##################################################################### 
                    Table of Contents
===================================================================== 
	1::Clock Frequency Summary
	2::Clock Relationship Summary
	3::Datasheet Report
		3.1::Setup to Clock
		3.2::Clock to Out
		3.3::Pad to Pad
	4::Path Details for Clock Frequency Summary
		4.1::Critical Path Report for Clock
		4.2::Critical Path Report for CyHFClk
	5::Path Details for Clock Relationship Summary
		5.1::Critical Path Report for (CyHFClk:R vs. Clock:R)
		5.2::Critical Path Report for (Clock:R vs. Clock:R)
===================================================================== 
                    End of Table of Contents
##################################################################### 

##################################################################### 
                    1::Clock Frequency Summary
===================================================================== 
Number of clocks: 14
Clock: ADC_intClock       | N/A                    | Target: 1.00 MHz   | 
Clock: ADC_intClock(FFB)  | N/A                    | Target: 1.00 MHz   | 
Clock: Clock              | Frequency: 119.08 MHz  | Target: 0.00 MHz   | 
Clock: Clock(FFB)         | N/A                    | Target: 0.00 MHz   | 
Clock: CyHFClk            | Frequency: 119.08 MHz  | Target: 24.00 MHz  | 
Clock: CyILO              | N/A                    | Target: 0.03 MHz   | 
Clock: CyIMO              | N/A                    | Target: 24.00 MHz  | 
Clock: CyLFClk            | N/A                    | Target: 0.03 MHz   | 
Clock: CyRouted1          | N/A                    | Target: 24.00 MHz  | 
Clock: CySysClk           | N/A                    | Target: 24.00 MHz  | 
Clock: I2C_SCBCLK         | N/A                    | Target: 1.60 MHz   | 
Clock: I2C_SCBCLK(FFB)    | N/A                    | Target: 1.60 MHz   | 
Clock: UART_SCBCLK        | N/A                    | Target: 0.12 MHz   | 
Clock: UART_SCBCLK(FFB)   | N/A                    | Target: 0.12 MHz   | 

 =====================================================================
                    End of Clock Frequency Summary
 #####################################################################


 #####################################################################
                    2::Clock Relationship Summary
 =====================================================================

Launch Clock  Capture Clock  Constraint(R-R)  Slack(R-R)  Constraint(R-F)  Slack(R-F)  Constraint(F-F)  Slack(F-F)  Constraint(F-R)  Slack(F-R)  
------------  -------------  ---------------  ----------  ---------------  ----------  ---------------  ----------  ---------------  ----------  
Clock         Clock          2.5e+008         249992152   N/A              N/A         N/A              N/A         N/A              N/A         
CyHFClk       Clock          41666.7          33269       N/A              N/A         N/A              N/A         N/A              N/A         

 =====================================================================
                    End of Clock Relationship Summary
 #####################################################################


 #####################################################################
                    3::Datasheet Report

All values are in Picoseconds
 =====================================================================

3.1::Setup to Clock                     
-------------------                     

Port Name  Setup to Clk  Clock Name:Phase  
---------  ------------  ----------------  


-----------------------3.2::Clock to Out
----------------------------------------

Port Name              Clock to Out  Clock Name:Phase  
---------------------  ------------  ----------------  
BLUE(0)_PAD            23124         Clock(FFB):R      
GREEN(0)_PAD           23055         Clock(FFB):R      
RED(0)_PAD             22297         Clock(FFB):R      
Step_1(0)_PAD          30595         CyHFClk:R         
Step_1(0)_PAD          29544         Clock:R           
Step_2_5(0)_PAD        30222         CyHFClk:R         
Step_2_5(0)_PAD        29166         Clock:R           
Step_3_4(0)_PAD        30344         CyHFClk:R         
Step_3_4(0)_PAD        29285         Clock:R           
Step_Container(0)_PAD  17931         Clock(FFB):R      


                         3.3::Pad to Pad
                         ---------------

Port Name (Source)  Port Name (Destination)  Delay  
------------------  -----------------------  -----  

===================================================================== 
                    End of Datasheet Report
##################################################################### 
##################################################################### 
                    4::Path Details for Clock Frequency Summary
===================================================================== 
4.1::Critical Path Report for Clock
***********************************
Clock: Clock
Frequency: 119.08 MHz | Target: 0.00 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Control_Reg_1:Sync:ctrl_reg\/control_0
Path End       : Net_75/main_0
Capture Clock  : Net_75/clock_0
Path slack     : 33269p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (CyHFClk:R#6000 vs. Clock:R#2)   41667
- Setup time                                    -3510
---------------------------------------------   ----- 
End-of-path required time (ps)                  38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4887
-------------------------------------   ---- 
End-of-path arrival time (ps)           4887
 
Launch Clock Path
pin name                                              model name          delay     AT  edge  Fanout
----------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/hfclk                                      m0s8clockblockcell      0      0  RISE       1
\Control_Reg_1:Sync:ctrl_reg\/busclk                  controlcell1            0      0  RISE       1

Data path
pin name                                 model name    delay     AT  slack  edge  Fanout
---------------------------------------  ------------  -----  -----  -----  ----  ------
\Control_Reg_1:Sync:ctrl_reg\/control_0  controlcell1   2580   2580  33269  RISE       1
Net_75/main_0                            macrocell11    2307   4887  33269  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
Net_75/clock_0                                            macrocell11                0      0  RISE       1


===================================================================== 
4.2::Critical Path Report for CyHFClk
*************************************
Clock: CyHFClk
Frequency: 119.08 MHz | Target: 24.00 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Control_Reg_1:Sync:ctrl_reg\/control_0
Path End       : Net_75/main_0
Capture Clock  : Net_75/clock_0
Path slack     : 33269p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (CyHFClk:R#6000 vs. Clock:R#2)   41667
- Setup time                                    -3510
---------------------------------------------   ----- 
End-of-path required time (ps)                  38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4887
-------------------------------------   ---- 
End-of-path arrival time (ps)           4887
 
Launch Clock Path
pin name                                              model name          delay     AT  edge  Fanout
----------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/hfclk                                      m0s8clockblockcell      0      0  RISE       1
\Control_Reg_1:Sync:ctrl_reg\/busclk                  controlcell1            0      0  RISE       1

Data path
pin name                                 model name    delay     AT  slack  edge  Fanout
---------------------------------------  ------------  -----  -----  -----  ----  ------
\Control_Reg_1:Sync:ctrl_reg\/control_0  controlcell1   2580   2580  33269  RISE       1
Net_75/main_0                            macrocell11    2307   4887  33269  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
Net_75/clock_0                                            macrocell11                0      0  RISE       1



===================================================================== 
                    End of Path Details for Clock Frequency Summary
##################################################################### 


##################################################################### 
                    5::Path Details for Clock Relationship Summary
===================================================================== 

5.1::Critical Path Report for (CyHFClk:R vs. Clock:R)
*****************************************************

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Control_Reg_1:Sync:ctrl_reg\/control_0
Path End       : Net_75/main_0
Capture Clock  : Net_75/clock_0
Path slack     : 33269p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (CyHFClk:R#6000 vs. Clock:R#2)   41667
- Setup time                                    -3510
---------------------------------------------   ----- 
End-of-path required time (ps)                  38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4887
-------------------------------------   ---- 
End-of-path arrival time (ps)           4887
 
Launch Clock Path
pin name                                              model name          delay     AT  edge  Fanout
----------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/hfclk                                      m0s8clockblockcell      0      0  RISE       1
\Control_Reg_1:Sync:ctrl_reg\/busclk                  controlcell1            0      0  RISE       1

Data path
pin name                                 model name    delay     AT  slack  edge  Fanout
---------------------------------------  ------------  -----  -----  -----  ----  ------
\Control_Reg_1:Sync:ctrl_reg\/control_0  controlcell1   2580   2580  33269  RISE       1
Net_75/main_0                            macrocell11    2307   4887  33269  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
Net_75/clock_0                                            macrocell11                0      0  RISE       1


5.2::Critical Path Report for (Clock:R vs. Clock:R)
***************************************************

++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_75/q
Path End       : Net_1761_0/main_2
Capture Clock  : Net_1761_0/clock_0
Path slack     : 249992152p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock:R#1 vs. Clock:R#2)   250000000
- Setup time                                   -3510
----------------------------------------   --------- 
End-of-path required time (ps)             249996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4338
-------------------------------------   ---- 
End-of-path arrival time (ps)           4338
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
Net_75/clock_0                                            macrocell11                0      0  RISE       1

Data path
pin name           model name   delay     AT      slack  edge  Fanout
-----------------  -----------  -----  -----  ---------  ----  ------
Net_75/q           macrocell11   1250   1250  249992152  RISE       1
Net_1761_0/main_2  macrocell5    3088   4338  249992152  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
Net_1761_0/clock_0                                        macrocell5                 0      0  RISE       1



===================================================================== 
                    End of Path Details for Clock Relationship Summary
##################################################################### 

##################################################################### 
                    Detailed Report for all timing paths 
===================================================================== 

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Control_Reg_1:Sync:ctrl_reg\/control_0
Path End       : Net_75/main_0
Capture Clock  : Net_75/clock_0
Path slack     : 33269p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (CyHFClk:R#6000 vs. Clock:R#2)   41667
- Setup time                                    -3510
---------------------------------------------   ----- 
End-of-path required time (ps)                  38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4887
-------------------------------------   ---- 
End-of-path arrival time (ps)           4887
 
Launch Clock Path
pin name                                              model name          delay     AT  edge  Fanout
----------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/hfclk                                      m0s8clockblockcell      0      0  RISE       1
\Control_Reg_1:Sync:ctrl_reg\/busclk                  controlcell1            0      0  RISE       1

Data path
pin name                                 model name    delay     AT  slack  edge  Fanout
---------------------------------------  ------------  -----  -----  -----  ----  ------
\Control_Reg_1:Sync:ctrl_reg\/control_0  controlcell1   2580   2580  33269  RISE       1
Net_75/main_0                            macrocell11    2307   4887  33269  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
Net_75/clock_0                                            macrocell11                0      0  RISE       1



++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_75/q
Path End       : Net_1761_0/main_2
Capture Clock  : Net_1761_0/clock_0
Path slack     : 249992152p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock:R#1 vs. Clock:R#2)   250000000
- Setup time                                   -3510
----------------------------------------   --------- 
End-of-path required time (ps)             249996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4338
-------------------------------------   ---- 
End-of-path arrival time (ps)           4338
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
Net_75/clock_0                                            macrocell11                0      0  RISE       1

Data path
pin name           model name   delay     AT      slack  edge  Fanout
-----------------  -----------  -----  -----  ---------  ----  ------
Net_75/q           macrocell11   1250   1250  249992152  RISE       1
Net_1761_0/main_2  macrocell5    3088   4338  249992152  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
Net_1761_0/clock_0                                        macrocell5                 0      0  RISE       1



++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_1761_4/q
Path End       : Net_75/main_1
Capture Clock  : Net_75/clock_0
Path slack     : 249992175p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock:R#1 vs. Clock:R#2)   250000000
- Setup time                                   -3510
----------------------------------------   --------- 
End-of-path required time (ps)             249996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4315
-------------------------------------   ---- 
End-of-path arrival time (ps)           4315
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
Net_1761_4/clock_0                                        macrocell7                 0      0  RISE       1

Data path
pin name       model name   delay     AT      slack  edge  Fanout
-------------  -----------  -----  -----  ---------  ----  ------
Net_1761_4/q   macrocell7    1250   1250  249992175  RISE       1
Net_75/main_1  macrocell11   3065   4315  249992175  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
Net_75/clock_0                                            macrocell11                0      0  RISE       1



++++ Path 4 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_1761_4/q
Path End       : Net_1761_0/main_1
Capture Clock  : Net_1761_0/clock_0
Path slack     : 249992175p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock:R#1 vs. Clock:R#2)   250000000
- Setup time                                   -3510
----------------------------------------   --------- 
End-of-path required time (ps)             249996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4315
-------------------------------------   ---- 
End-of-path arrival time (ps)           4315
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
Net_1761_4/clock_0                                        macrocell7                 0      0  RISE       1

Data path
pin name           model name   delay     AT      slack  edge  Fanout
-----------------  -----------  -----  -----  ---------  ----  ------
Net_1761_4/q       macrocell7    1250   1250  249992175  RISE       1
Net_1761_0/main_1  macrocell5    3065   4315  249992175  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
Net_1761_0/clock_0                                        macrocell5                 0      0  RISE       1



++++ Path 5 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_75/q
Path End       : Net_1761_4/main_2
Capture Clock  : Net_1761_4/clock_0
Path slack     : 249992289p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock:R#1 vs. Clock:R#2)   250000000
- Setup time                                   -3510
----------------------------------------   --------- 
End-of-path required time (ps)             249996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4201
-------------------------------------   ---- 
End-of-path arrival time (ps)           4201
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
Net_75/clock_0                                            macrocell11                0      0  RISE       1

Data path
pin name           model name   delay     AT      slack  edge  Fanout
-----------------  -----------  -----  -----  ---------  ----  ------
Net_75/q           macrocell11   1250   1250  249992152  RISE       1
Net_1761_4/main_2  macrocell7    2951   4201  249992289  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
Net_1761_4/clock_0                                        macrocell7                 0      0  RISE       1



++++ Path 6 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_75/q
Path End       : Net_1761_3/main_2
Capture Clock  : Net_1761_3/clock_0
Path slack     : 249992289p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock:R#1 vs. Clock:R#2)   250000000
- Setup time                                   -3510
----------------------------------------   --------- 
End-of-path required time (ps)             249996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4201
-------------------------------------   ---- 
End-of-path arrival time (ps)           4201
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
Net_75/clock_0                                            macrocell11                0      0  RISE       1

Data path
pin name           model name   delay     AT      slack  edge  Fanout
-----------------  -----------  -----  -----  ---------  ----  ------
Net_75/q           macrocell11   1250   1250  249992152  RISE       1
Net_1761_3/main_2  macrocell8    2951   4201  249992289  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
Net_1761_3/clock_0                                        macrocell8                 0      0  RISE       1



++++ Path 7 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_75/q
Path End       : Net_1761_2/main_2
Capture Clock  : Net_1761_2/clock_0
Path slack     : 249992289p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock:R#1 vs. Clock:R#2)   250000000
- Setup time                                   -3510
----------------------------------------   --------- 
End-of-path required time (ps)             249996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4201
-------------------------------------   ---- 
End-of-path arrival time (ps)           4201
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
Net_75/clock_0                                            macrocell11                0      0  RISE       1

Data path
pin name           model name   delay     AT      slack  edge  Fanout
-----------------  -----------  -----  -----  ---------  ----  ------
Net_75/q           macrocell11   1250   1250  249992152  RISE       1
Net_1761_2/main_2  macrocell9    2951   4201  249992289  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
Net_1761_2/clock_0                                        macrocell9                 0      0  RISE       1



++++ Path 8 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_75/q
Path End       : Net_1761_1/main_2
Capture Clock  : Net_1761_1/clock_0
Path slack     : 249992289p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock:R#1 vs. Clock:R#2)   250000000
- Setup time                                   -3510
----------------------------------------   --------- 
End-of-path required time (ps)             249996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4201
-------------------------------------   ---- 
End-of-path arrival time (ps)           4201
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
Net_75/clock_0                                            macrocell11                0      0  RISE       1

Data path
pin name           model name   delay     AT      slack  edge  Fanout
-----------------  -----------  -----  -----  ---------  ----  ------
Net_75/q           macrocell11   1250   1250  249992152  RISE       1
Net_1761_1/main_2  macrocell10   2951   4201  249992289  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
Net_1761_1/clock_0                                        macrocell10                0      0  RISE       1



++++ Path 9 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_1761_4/q
Path End       : Net_1761_4/main_1
Capture Clock  : Net_1761_4/clock_0
Path slack     : 249992292p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock:R#1 vs. Clock:R#2)   250000000
- Setup time                                   -3510
----------------------------------------   --------- 
End-of-path required time (ps)             249996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4198
-------------------------------------   ---- 
End-of-path arrival time (ps)           4198
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
Net_1761_4/clock_0                                        macrocell7                 0      0  RISE       1

Data path
pin name           model name   delay     AT      slack  edge  Fanout
-----------------  -----------  -----  -----  ---------  ----  ------
Net_1761_4/q       macrocell7    1250   1250  249992175  RISE       1
Net_1761_4/main_1  macrocell7    2948   4198  249992292  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
Net_1761_4/clock_0                                        macrocell7                 0      0  RISE       1



++++ Path 10 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_1761_4/q
Path End       : Net_1761_3/main_1
Capture Clock  : Net_1761_3/clock_0
Path slack     : 249992292p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock:R#1 vs. Clock:R#2)   250000000
- Setup time                                   -3510
----------------------------------------   --------- 
End-of-path required time (ps)             249996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4198
-------------------------------------   ---- 
End-of-path arrival time (ps)           4198
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
Net_1761_4/clock_0                                        macrocell7                 0      0  RISE       1

Data path
pin name           model name   delay     AT      slack  edge  Fanout
-----------------  -----------  -----  -----  ---------  ----  ------
Net_1761_4/q       macrocell7    1250   1250  249992175  RISE       1
Net_1761_3/main_1  macrocell8    2948   4198  249992292  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
Net_1761_3/clock_0                                        macrocell8                 0      0  RISE       1



++++ Path 11 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_1761_4/q
Path End       : Net_1761_2/main_1
Capture Clock  : Net_1761_2/clock_0
Path slack     : 249992292p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock:R#1 vs. Clock:R#2)   250000000
- Setup time                                   -3510
----------------------------------------   --------- 
End-of-path required time (ps)             249996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4198
-------------------------------------   ---- 
End-of-path arrival time (ps)           4198
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
Net_1761_4/clock_0                                        macrocell7                 0      0  RISE       1

Data path
pin name           model name   delay     AT      slack  edge  Fanout
-----------------  -----------  -----  -----  ---------  ----  ------
Net_1761_4/q       macrocell7    1250   1250  249992175  RISE       1
Net_1761_2/main_1  macrocell9    2948   4198  249992292  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
Net_1761_2/clock_0                                        macrocell9                 0      0  RISE       1



++++ Path 12 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_1761_4/q
Path End       : Net_1761_1/main_1
Capture Clock  : Net_1761_1/clock_0
Path slack     : 249992292p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock:R#1 vs. Clock:R#2)   250000000
- Setup time                                   -3510
----------------------------------------   --------- 
End-of-path required time (ps)             249996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4198
-------------------------------------   ---- 
End-of-path arrival time (ps)           4198
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
Net_1761_4/clock_0                                        macrocell7                 0      0  RISE       1

Data path
pin name           model name   delay     AT      slack  edge  Fanout
-----------------  -----------  -----  -----  ---------  ----  ------
Net_1761_4/q       macrocell7    1250   1250  249992175  RISE       1
Net_1761_1/main_1  macrocell10   2948   4198  249992292  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
Net_1761_1/clock_0                                        macrocell10                0      0  RISE       1



++++ Path 13 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FreqDiv_1:not_last_reset\/q
Path End       : Net_1460/main_0
Capture Clock  : Net_1460/clock_0
Path slack     : 249992526p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock:R#1 vs. Clock:R#2)   250000000
- Setup time                                   -3510
----------------------------------------   --------- 
End-of-path required time (ps)             249996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3964
-------------------------------------   ---- 
End-of-path arrival time (ps)           3964
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\FreqDiv_1:not_last_reset\/clock_0                        macrocell12                0      0  RISE       1

Data path
pin name                      model name   delay     AT      slack  edge  Fanout
----------------------------  -----------  -----  -----  ---------  ----  ------
\FreqDiv_1:not_last_reset\/q  macrocell12   1250   1250  249992526  RISE       1
Net_1460/main_0               macrocell13   2714   3964  249992526  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
Net_1460/clock_0                                          macrocell13                0      0  RISE       1



++++ Path 14 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FreqDiv_1:not_last_reset\/q
Path End       : \FreqDiv_1:count_5\/main_0
Capture Clock  : \FreqDiv_1:count_5\/clock_0
Path slack     : 249992526p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock:R#1 vs. Clock:R#2)   250000000
- Setup time                                   -3510
----------------------------------------   --------- 
End-of-path required time (ps)             249996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3964
-------------------------------------   ---- 
End-of-path arrival time (ps)           3964
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\FreqDiv_1:not_last_reset\/clock_0                        macrocell12                0      0  RISE       1

Data path
pin name                      model name   delay     AT      slack  edge  Fanout
----------------------------  -----------  -----  -----  ---------  ----  ------
\FreqDiv_1:not_last_reset\/q  macrocell12   1250   1250  249992526  RISE       1
\FreqDiv_1:count_5\/main_0    macrocell14   2714   3964  249992526  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\FreqDiv_1:count_5\/clock_0                               macrocell14                0      0  RISE       1



++++ Path 15 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FreqDiv_1:not_last_reset\/q
Path End       : \FreqDiv_1:count_4\/main_0
Capture Clock  : \FreqDiv_1:count_4\/clock_0
Path slack     : 249992526p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock:R#1 vs. Clock:R#2)   250000000
- Setup time                                   -3510
----------------------------------------   --------- 
End-of-path required time (ps)             249996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3964
-------------------------------------   ---- 
End-of-path arrival time (ps)           3964
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\FreqDiv_1:not_last_reset\/clock_0                        macrocell12                0      0  RISE       1

Data path
pin name                      model name   delay     AT      slack  edge  Fanout
----------------------------  -----------  -----  -----  ---------  ----  ------
\FreqDiv_1:not_last_reset\/q  macrocell12   1250   1250  249992526  RISE       1
\FreqDiv_1:count_4\/main_0    macrocell15   2714   3964  249992526  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\FreqDiv_1:count_4\/clock_0                               macrocell15                0      0  RISE       1



++++ Path 16 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FreqDiv_1:not_last_reset\/q
Path End       : \FreqDiv_1:count_3\/main_0
Capture Clock  : \FreqDiv_1:count_3\/clock_0
Path slack     : 249992526p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock:R#1 vs. Clock:R#2)   250000000
- Setup time                                   -3510
----------------------------------------   --------- 
End-of-path required time (ps)             249996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3964
-------------------------------------   ---- 
End-of-path arrival time (ps)           3964
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\FreqDiv_1:not_last_reset\/clock_0                        macrocell12                0      0  RISE       1

Data path
pin name                      model name   delay     AT      slack  edge  Fanout
----------------------------  -----------  -----  -----  ---------  ----  ------
\FreqDiv_1:not_last_reset\/q  macrocell12   1250   1250  249992526  RISE       1
\FreqDiv_1:count_3\/main_0    macrocell16   2714   3964  249992526  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\FreqDiv_1:count_3\/clock_0                               macrocell16                0      0  RISE       1



++++ Path 17 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FreqDiv_1:not_last_reset\/q
Path End       : \FreqDiv_1:count_2\/main_0
Capture Clock  : \FreqDiv_1:count_2\/clock_0
Path slack     : 249992534p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock:R#1 vs. Clock:R#2)   250000000
- Setup time                                   -3510
----------------------------------------   --------- 
End-of-path required time (ps)             249996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3956
-------------------------------------   ---- 
End-of-path arrival time (ps)           3956
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\FreqDiv_1:not_last_reset\/clock_0                        macrocell12                0      0  RISE       1

Data path
pin name                      model name   delay     AT      slack  edge  Fanout
----------------------------  -----------  -----  -----  ---------  ----  ------
\FreqDiv_1:not_last_reset\/q  macrocell12   1250   1250  249992526  RISE       1
\FreqDiv_1:count_2\/main_0    macrocell17   2706   3956  249992534  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\FreqDiv_1:count_2\/clock_0                               macrocell17                0      0  RISE       1



++++ Path 18 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FreqDiv_1:not_last_reset\/q
Path End       : \FreqDiv_1:count_1\/main_0
Capture Clock  : \FreqDiv_1:count_1\/clock_0
Path slack     : 249992534p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock:R#1 vs. Clock:R#2)   250000000
- Setup time                                   -3510
----------------------------------------   --------- 
End-of-path required time (ps)             249996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3956
-------------------------------------   ---- 
End-of-path arrival time (ps)           3956
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\FreqDiv_1:not_last_reset\/clock_0                        macrocell12                0      0  RISE       1

Data path
pin name                      model name   delay     AT      slack  edge  Fanout
----------------------------  -----------  -----  -----  ---------  ----  ------
\FreqDiv_1:not_last_reset\/q  macrocell12   1250   1250  249992526  RISE       1
\FreqDiv_1:count_1\/main_0    macrocell18   2706   3956  249992534  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\FreqDiv_1:count_1\/clock_0                               macrocell18                0      0  RISE       1



++++ Path 19 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FreqDiv_1:not_last_reset\/q
Path End       : \FreqDiv_1:count_0\/main_0
Capture Clock  : \FreqDiv_1:count_0\/clock_0
Path slack     : 249992534p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock:R#1 vs. Clock:R#2)   250000000
- Setup time                                   -3510
----------------------------------------   --------- 
End-of-path required time (ps)             249996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3956
-------------------------------------   ---- 
End-of-path arrival time (ps)           3956
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\FreqDiv_1:not_last_reset\/clock_0                        macrocell12                0      0  RISE       1

Data path
pin name                      model name   delay     AT      slack  edge  Fanout
----------------------------  -----------  -----  -----  ---------  ----  ------
\FreqDiv_1:not_last_reset\/q  macrocell12   1250   1250  249992526  RISE       1
\FreqDiv_1:count_0\/main_0    macrocell19   2706   3956  249992534  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\FreqDiv_1:count_0\/clock_0                               macrocell19                0      0  RISE       1



++++ Path 20 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_1232/q
Path End       : Net_1232/main_0
Capture Clock  : Net_1232/clock_0
Path slack     : 249992545p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock:R#1 vs. Clock:R#2)   250000000
- Setup time                                   -3510
----------------------------------------   --------- 
End-of-path required time (ps)             249996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3945
-------------------------------------   ---- 
End-of-path arrival time (ps)           3945
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
Net_1232/clock_0                                          macrocell6                 0      0  RISE       1

Data path
pin name         model name   delay     AT      slack  edge  Fanout
---------------  -----------  -----  -----  ---------  ----  ------
Net_1232/q       macrocell6    1250   1250  249992545  RISE       1
Net_1232/main_0  macrocell6    2695   3945  249992545  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
Net_1232/clock_0                                          macrocell6                 0      0  RISE       1



++++ Path 21 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_1761_0/q
Path End       : Net_1761_0/main_0
Capture Clock  : Net_1761_0/clock_0
Path slack     : 249992656p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock:R#1 vs. Clock:R#2)   250000000
- Setup time                                   -3510
----------------------------------------   --------- 
End-of-path required time (ps)             249996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3834
-------------------------------------   ---- 
End-of-path arrival time (ps)           3834
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
Net_1761_0/clock_0                                        macrocell5                 0      0  RISE       1

Data path
pin name           model name   delay     AT      slack  edge  Fanout
-----------------  -----------  -----  -----  ---------  ----  ------
Net_1761_0/q       macrocell5    1250   1250  249992656  RISE       1
Net_1761_0/main_0  macrocell5    2584   3834  249992656  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
Net_1761_0/clock_0                                        macrocell5                 0      0  RISE       1



++++ Path 22 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_1761_0/q
Path End       : Net_1761_4/main_0
Capture Clock  : Net_1761_4/clock_0
Path slack     : 249992659p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock:R#1 vs. Clock:R#2)   250000000
- Setup time                                   -3510
----------------------------------------   --------- 
End-of-path required time (ps)             249996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3831
-------------------------------------   ---- 
End-of-path arrival time (ps)           3831
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
Net_1761_0/clock_0                                        macrocell5                 0      0  RISE       1

Data path
pin name           model name   delay     AT      slack  edge  Fanout
-----------------  -----------  -----  -----  ---------  ----  ------
Net_1761_0/q       macrocell5    1250   1250  249992656  RISE       1
Net_1761_4/main_0  macrocell7    2581   3831  249992659  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
Net_1761_4/clock_0                                        macrocell7                 0      0  RISE       1



++++ Path 23 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_1761_0/q
Path End       : Net_1761_3/main_0
Capture Clock  : Net_1761_3/clock_0
Path slack     : 249992659p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock:R#1 vs. Clock:R#2)   250000000
- Setup time                                   -3510
----------------------------------------   --------- 
End-of-path required time (ps)             249996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3831
-------------------------------------   ---- 
End-of-path arrival time (ps)           3831
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
Net_1761_0/clock_0                                        macrocell5                 0      0  RISE       1

Data path
pin name           model name   delay     AT      slack  edge  Fanout
-----------------  -----------  -----  -----  ---------  ----  ------
Net_1761_0/q       macrocell5    1250   1250  249992656  RISE       1
Net_1761_3/main_0  macrocell8    2581   3831  249992659  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
Net_1761_3/clock_0                                        macrocell8                 0      0  RISE       1



++++ Path 24 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_1761_0/q
Path End       : Net_1761_2/main_0
Capture Clock  : Net_1761_2/clock_0
Path slack     : 249992659p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock:R#1 vs. Clock:R#2)   250000000
- Setup time                                   -3510
----------------------------------------   --------- 
End-of-path required time (ps)             249996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3831
-------------------------------------   ---- 
End-of-path arrival time (ps)           3831
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
Net_1761_0/clock_0                                        macrocell5                 0      0  RISE       1

Data path
pin name           model name   delay     AT      slack  edge  Fanout
-----------------  -----------  -----  -----  ---------  ----  ------
Net_1761_0/q       macrocell5    1250   1250  249992656  RISE       1
Net_1761_2/main_0  macrocell9    2581   3831  249992659  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
Net_1761_2/clock_0                                        macrocell9                 0      0  RISE       1



++++ Path 25 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_1761_0/q
Path End       : Net_1761_1/main_0
Capture Clock  : Net_1761_1/clock_0
Path slack     : 249992659p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock:R#1 vs. Clock:R#2)   250000000
- Setup time                                   -3510
----------------------------------------   --------- 
End-of-path required time (ps)             249996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3831
-------------------------------------   ---- 
End-of-path arrival time (ps)           3831
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
Net_1761_0/clock_0                                        macrocell5                 0      0  RISE       1

Data path
pin name           model name   delay     AT      slack  edge  Fanout
-----------------  -----------  -----  -----  ---------  ----  ------
Net_1761_0/q       macrocell5    1250   1250  249992656  RISE       1
Net_1761_1/main_0  macrocell10   2581   3831  249992659  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
Net_1761_1/clock_0                                        macrocell10                0      0  RISE       1



++++ Path 26 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FreqDiv_1:count_0\/q
Path End       : \FreqDiv_1:count_2\/main_2
Capture Clock  : \FreqDiv_1:count_2\/clock_0
Path slack     : 249992685p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock:R#1 vs. Clock:R#2)   250000000
- Setup time                                   -3510
----------------------------------------   --------- 
End-of-path required time (ps)             249996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3805
-------------------------------------   ---- 
End-of-path arrival time (ps)           3805
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\FreqDiv_1:count_0\/clock_0                               macrocell19                0      0  RISE       1

Data path
pin name                    model name   delay     AT      slack  edge  Fanout
--------------------------  -----------  -----  -----  ---------  ----  ------
\FreqDiv_1:count_0\/q       macrocell19   1250   1250  249992685  RISE       1
\FreqDiv_1:count_2\/main_2  macrocell17   2555   3805  249992685  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\FreqDiv_1:count_2\/clock_0                               macrocell17                0      0  RISE       1



++++ Path 27 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FreqDiv_1:count_0\/q
Path End       : \FreqDiv_1:count_1\/main_1
Capture Clock  : \FreqDiv_1:count_1\/clock_0
Path slack     : 249992685p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock:R#1 vs. Clock:R#2)   250000000
- Setup time                                   -3510
----------------------------------------   --------- 
End-of-path required time (ps)             249996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3805
-------------------------------------   ---- 
End-of-path arrival time (ps)           3805
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\FreqDiv_1:count_0\/clock_0                               macrocell19                0      0  RISE       1

Data path
pin name                    model name   delay     AT      slack  edge  Fanout
--------------------------  -----------  -----  -----  ---------  ----  ------
\FreqDiv_1:count_0\/q       macrocell19   1250   1250  249992685  RISE       1
\FreqDiv_1:count_1\/main_1  macrocell18   2555   3805  249992685  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\FreqDiv_1:count_1\/clock_0                               macrocell18                0      0  RISE       1



++++ Path 28 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FreqDiv_1:count_0\/q
Path End       : Net_1460/main_7
Capture Clock  : Net_1460/clock_0
Path slack     : 249992692p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock:R#1 vs. Clock:R#2)   250000000
- Setup time                                   -3510
----------------------------------------   --------- 
End-of-path required time (ps)             249996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3798
-------------------------------------   ---- 
End-of-path arrival time (ps)           3798
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\FreqDiv_1:count_0\/clock_0                               macrocell19                0      0  RISE       1

Data path
pin name               model name   delay     AT      slack  edge  Fanout
---------------------  -----------  -----  -----  ---------  ----  ------
\FreqDiv_1:count_0\/q  macrocell19   1250   1250  249992685  RISE       1
Net_1460/main_7        macrocell13   2548   3798  249992692  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
Net_1460/clock_0                                          macrocell13                0      0  RISE       1



++++ Path 29 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FreqDiv_1:count_0\/q
Path End       : \FreqDiv_1:count_5\/main_6
Capture Clock  : \FreqDiv_1:count_5\/clock_0
Path slack     : 249992692p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock:R#1 vs. Clock:R#2)   250000000
- Setup time                                   -3510
----------------------------------------   --------- 
End-of-path required time (ps)             249996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3798
-------------------------------------   ---- 
End-of-path arrival time (ps)           3798
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\FreqDiv_1:count_0\/clock_0                               macrocell19                0      0  RISE       1

Data path
pin name                    model name   delay     AT      slack  edge  Fanout
--------------------------  -----------  -----  -----  ---------  ----  ------
\FreqDiv_1:count_0\/q       macrocell19   1250   1250  249992685  RISE       1
\FreqDiv_1:count_5\/main_6  macrocell14   2548   3798  249992692  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\FreqDiv_1:count_5\/clock_0                               macrocell14                0      0  RISE       1



++++ Path 30 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FreqDiv_1:count_0\/q
Path End       : \FreqDiv_1:count_4\/main_4
Capture Clock  : \FreqDiv_1:count_4\/clock_0
Path slack     : 249992692p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock:R#1 vs. Clock:R#2)   250000000
- Setup time                                   -3510
----------------------------------------   --------- 
End-of-path required time (ps)             249996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3798
-------------------------------------   ---- 
End-of-path arrival time (ps)           3798
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\FreqDiv_1:count_0\/clock_0                               macrocell19                0      0  RISE       1

Data path
pin name                    model name   delay     AT      slack  edge  Fanout
--------------------------  -----------  -----  -----  ---------  ----  ------
\FreqDiv_1:count_0\/q       macrocell19   1250   1250  249992685  RISE       1
\FreqDiv_1:count_4\/main_4  macrocell15   2548   3798  249992692  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\FreqDiv_1:count_4\/clock_0                               macrocell15                0      0  RISE       1



++++ Path 31 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FreqDiv_1:count_0\/q
Path End       : \FreqDiv_1:count_3\/main_6
Capture Clock  : \FreqDiv_1:count_3\/clock_0
Path slack     : 249992692p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock:R#1 vs. Clock:R#2)   250000000
- Setup time                                   -3510
----------------------------------------   --------- 
End-of-path required time (ps)             249996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3798
-------------------------------------   ---- 
End-of-path arrival time (ps)           3798
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\FreqDiv_1:count_0\/clock_0                               macrocell19                0      0  RISE       1

Data path
pin name                    model name   delay     AT      slack  edge  Fanout
--------------------------  -----------  -----  -----  ---------  ----  ------
\FreqDiv_1:count_0\/q       macrocell19   1250   1250  249992685  RISE       1
\FreqDiv_1:count_3\/main_6  macrocell16   2548   3798  249992692  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\FreqDiv_1:count_3\/clock_0                               macrocell16                0      0  RISE       1



++++ Path 32 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FreqDiv_1:count_1\/q
Path End       : Net_1460/main_6
Capture Clock  : Net_1460/clock_0
Path slack     : 249992714p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock:R#1 vs. Clock:R#2)   250000000
- Setup time                                   -3510
----------------------------------------   --------- 
End-of-path required time (ps)             249996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3776
-------------------------------------   ---- 
End-of-path arrival time (ps)           3776
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\FreqDiv_1:count_1\/clock_0                               macrocell18                0      0  RISE       1

Data path
pin name               model name   delay     AT      slack  edge  Fanout
---------------------  -----------  -----  -----  ---------  ----  ------
\FreqDiv_1:count_1\/q  macrocell18   1250   1250  249992714  RISE       1
Net_1460/main_6        macrocell13   2526   3776  249992714  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
Net_1460/clock_0                                          macrocell13                0      0  RISE       1



++++ Path 33 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FreqDiv_1:count_1\/q
Path End       : \FreqDiv_1:count_5\/main_5
Capture Clock  : \FreqDiv_1:count_5\/clock_0
Path slack     : 249992714p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock:R#1 vs. Clock:R#2)   250000000
- Setup time                                   -3510
----------------------------------------   --------- 
End-of-path required time (ps)             249996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3776
-------------------------------------   ---- 
End-of-path arrival time (ps)           3776
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\FreqDiv_1:count_1\/clock_0                               macrocell18                0      0  RISE       1

Data path
pin name                    model name   delay     AT      slack  edge  Fanout
--------------------------  -----------  -----  -----  ---------  ----  ------
\FreqDiv_1:count_1\/q       macrocell18   1250   1250  249992714  RISE       1
\FreqDiv_1:count_5\/main_5  macrocell14   2526   3776  249992714  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\FreqDiv_1:count_5\/clock_0                               macrocell14                0      0  RISE       1



++++ Path 34 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FreqDiv_1:count_1\/q
Path End       : \FreqDiv_1:count_4\/main_3
Capture Clock  : \FreqDiv_1:count_4\/clock_0
Path slack     : 249992714p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock:R#1 vs. Clock:R#2)   250000000
- Setup time                                   -3510
----------------------------------------   --------- 
End-of-path required time (ps)             249996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3776
-------------------------------------   ---- 
End-of-path arrival time (ps)           3776
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\FreqDiv_1:count_1\/clock_0                               macrocell18                0      0  RISE       1

Data path
pin name                    model name   delay     AT      slack  edge  Fanout
--------------------------  -----------  -----  -----  ---------  ----  ------
\FreqDiv_1:count_1\/q       macrocell18   1250   1250  249992714  RISE       1
\FreqDiv_1:count_4\/main_3  macrocell15   2526   3776  249992714  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\FreqDiv_1:count_4\/clock_0                               macrocell15                0      0  RISE       1



++++ Path 35 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FreqDiv_1:count_1\/q
Path End       : \FreqDiv_1:count_3\/main_5
Capture Clock  : \FreqDiv_1:count_3\/clock_0
Path slack     : 249992714p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock:R#1 vs. Clock:R#2)   250000000
- Setup time                                   -3510
----------------------------------------   --------- 
End-of-path required time (ps)             249996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3776
-------------------------------------   ---- 
End-of-path arrival time (ps)           3776
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\FreqDiv_1:count_1\/clock_0                               macrocell18                0      0  RISE       1

Data path
pin name                    model name   delay     AT      slack  edge  Fanout
--------------------------  -----------  -----  -----  ---------  ----  ------
\FreqDiv_1:count_1\/q       macrocell18   1250   1250  249992714  RISE       1
\FreqDiv_1:count_3\/main_5  macrocell16   2526   3776  249992714  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\FreqDiv_1:count_3\/clock_0                               macrocell16                0      0  RISE       1



++++ Path 36 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FreqDiv_1:count_1\/q
Path End       : \FreqDiv_1:count_2\/main_1
Capture Clock  : \FreqDiv_1:count_2\/clock_0
Path slack     : 249992714p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock:R#1 vs. Clock:R#2)   250000000
- Setup time                                   -3510
----------------------------------------   --------- 
End-of-path required time (ps)             249996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3776
-------------------------------------   ---- 
End-of-path arrival time (ps)           3776
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\FreqDiv_1:count_1\/clock_0                               macrocell18                0      0  RISE       1

Data path
pin name                    model name   delay     AT      slack  edge  Fanout
--------------------------  -----------  -----  -----  ---------  ----  ------
\FreqDiv_1:count_1\/q       macrocell18   1250   1250  249992714  RISE       1
\FreqDiv_1:count_2\/main_1  macrocell17   2526   3776  249992714  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\FreqDiv_1:count_2\/clock_0                               macrocell17                0      0  RISE       1



++++ Path 37 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FreqDiv_2:not_last_reset\/q
Path End       : \FreqDiv_2:count_0\/main_0
Capture Clock  : \FreqDiv_2:count_0\/clock_0
Path slack     : 249992716p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock:R#1 vs. Clock:R#2)   250000000
- Setup time                                   -3510
----------------------------------------   --------- 
End-of-path required time (ps)             249996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3774
-------------------------------------   ---- 
End-of-path arrival time (ps)           3774
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\FreqDiv_2:not_last_reset\/clock_0                        macrocell20                0      0  RISE       1

Data path
pin name                      model name   delay     AT      slack  edge  Fanout
----------------------------  -----------  -----  -----  ---------  ----  ------
\FreqDiv_2:not_last_reset\/q  macrocell20   1250   1250  249992716  RISE       1
\FreqDiv_2:count_0\/main_0    macrocell24   2524   3774  249992716  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\FreqDiv_2:count_0\/clock_0                               macrocell24                0      0  RISE       1



++++ Path 38 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FreqDiv_2:not_last_reset\/q
Path End       : Net_1232/main_1
Capture Clock  : Net_1232/clock_0
Path slack     : 249992716p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock:R#1 vs. Clock:R#2)   250000000
- Setup time                                   -3510
----------------------------------------   --------- 
End-of-path required time (ps)             249996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3774
-------------------------------------   ---- 
End-of-path arrival time (ps)           3774
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\FreqDiv_2:not_last_reset\/clock_0                        macrocell20                0      0  RISE       1

Data path
pin name                      model name   delay     AT      slack  edge  Fanout
----------------------------  -----------  -----  -----  ---------  ----  ------
\FreqDiv_2:not_last_reset\/q  macrocell20   1250   1250  249992716  RISE       1
Net_1232/main_1               macrocell6    2524   3774  249992716  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
Net_1232/clock_0                                          macrocell6                 0      0  RISE       1



++++ Path 39 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FreqDiv_2:not_last_reset\/q
Path End       : \FreqDiv_2:count_3\/main_0
Capture Clock  : \FreqDiv_2:count_3\/clock_0
Path slack     : 249992716p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock:R#1 vs. Clock:R#2)   250000000
- Setup time                                   -3510
----------------------------------------   --------- 
End-of-path required time (ps)             249996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3774
-------------------------------------   ---- 
End-of-path arrival time (ps)           3774
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\FreqDiv_2:not_last_reset\/clock_0                        macrocell20                0      0  RISE       1

Data path
pin name                      model name   delay     AT      slack  edge  Fanout
----------------------------  -----------  -----  -----  ---------  ----  ------
\FreqDiv_2:not_last_reset\/q  macrocell20   1250   1250  249992716  RISE       1
\FreqDiv_2:count_3\/main_0    macrocell21   2524   3774  249992716  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\FreqDiv_2:count_3\/clock_0                               macrocell21                0      0  RISE       1



++++ Path 40 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FreqDiv_2:not_last_reset\/q
Path End       : \FreqDiv_2:count_2\/main_0
Capture Clock  : \FreqDiv_2:count_2\/clock_0
Path slack     : 249992716p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock:R#1 vs. Clock:R#2)   250000000
- Setup time                                   -3510
----------------------------------------   --------- 
End-of-path required time (ps)             249996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3774
-------------------------------------   ---- 
End-of-path arrival time (ps)           3774
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\FreqDiv_2:not_last_reset\/clock_0                        macrocell20                0      0  RISE       1

Data path
pin name                      model name   delay     AT      slack  edge  Fanout
----------------------------  -----------  -----  -----  ---------  ----  ------
\FreqDiv_2:not_last_reset\/q  macrocell20   1250   1250  249992716  RISE       1
\FreqDiv_2:count_2\/main_0    macrocell22   2524   3774  249992716  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\FreqDiv_2:count_2\/clock_0                               macrocell22                0      0  RISE       1



++++ Path 41 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FreqDiv_2:not_last_reset\/q
Path End       : \FreqDiv_2:count_1\/main_0
Capture Clock  : \FreqDiv_2:count_1\/clock_0
Path slack     : 249992716p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock:R#1 vs. Clock:R#2)   250000000
- Setup time                                   -3510
----------------------------------------   --------- 
End-of-path required time (ps)             249996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3774
-------------------------------------   ---- 
End-of-path arrival time (ps)           3774
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\FreqDiv_2:not_last_reset\/clock_0                        macrocell20                0      0  RISE       1

Data path
pin name                      model name   delay     AT      slack  edge  Fanout
----------------------------  -----------  -----  -----  ---------  ----  ------
\FreqDiv_2:not_last_reset\/q  macrocell20   1250   1250  249992716  RISE       1
\FreqDiv_2:count_1\/main_0    macrocell23   2524   3774  249992716  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\FreqDiv_2:count_1\/clock_0                               macrocell23                0      0  RISE       1



++++ Path 42 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Debouncer_1:DEBOUNCER[0]:d_sync_1\/q
Path End       : Net_1465/main_1
Capture Clock  : Net_1465/clock_0
Path slack     : 249992924p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock:R#1 vs. Clock:R#2)   250000000
- Setup time                                   -3510
----------------------------------------   --------- 
End-of-path required time (ps)             249996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3566
-------------------------------------   ---- 
End-of-path arrival time (ps)           3566
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\Debouncer_1:DEBOUNCER[0]:d_sync_1\/clock_0               macrocell26                0      0  RISE       1

Data path
pin name                               model name   delay     AT      slack  edge  Fanout
-------------------------------------  -----------  -----  -----  ---------  ----  ------
\Debouncer_1:DEBOUNCER[0]:d_sync_1\/q  macrocell26   1250   1250  249992924  RISE       1
Net_1465/main_1                        macrocell27   2316   3566  249992924  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
Net_1465/clock_0                                          macrocell27                0      0  RISE       1



++++ Path 43 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_1761_3/q
Path End       : Net_1761_4/main_3
Capture Clock  : Net_1761_4/clock_0
Path slack     : 249992930p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock:R#1 vs. Clock:R#2)   250000000
- Setup time                                   -3510
----------------------------------------   --------- 
End-of-path required time (ps)             249996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3560
-------------------------------------   ---- 
End-of-path arrival time (ps)           3560
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
Net_1761_3/clock_0                                        macrocell8                 0      0  RISE       1

Data path
pin name           model name   delay     AT      slack  edge  Fanout
-----------------  -----------  -----  -----  ---------  ----  ------
Net_1761_3/q       macrocell8    1250   1250  249992930  RISE       1
Net_1761_4/main_3  macrocell7    2310   3560  249992930  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
Net_1761_4/clock_0                                        macrocell7                 0      0  RISE       1



++++ Path 44 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_1761_3/q
Path End       : Net_1761_3/main_3
Capture Clock  : Net_1761_3/clock_0
Path slack     : 249992930p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock:R#1 vs. Clock:R#2)   250000000
- Setup time                                   -3510
----------------------------------------   --------- 
End-of-path required time (ps)             249996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3560
-------------------------------------   ---- 
End-of-path arrival time (ps)           3560
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
Net_1761_3/clock_0                                        macrocell8                 0      0  RISE       1

Data path
pin name           model name   delay     AT      slack  edge  Fanout
-----------------  -----------  -----  -----  ---------  ----  ------
Net_1761_3/q       macrocell8    1250   1250  249992930  RISE       1
Net_1761_3/main_3  macrocell8    2310   3560  249992930  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
Net_1761_3/clock_0                                        macrocell8                 0      0  RISE       1



++++ Path 45 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_1761_2/q
Path End       : Net_1761_4/main_4
Capture Clock  : Net_1761_4/clock_0
Path slack     : 249992934p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock:R#1 vs. Clock:R#2)   250000000
- Setup time                                   -3510
----------------------------------------   --------- 
End-of-path required time (ps)             249996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3556
-------------------------------------   ---- 
End-of-path arrival time (ps)           3556
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
Net_1761_2/clock_0                                        macrocell9                 0      0  RISE       1

Data path
pin name           model name   delay     AT      slack  edge  Fanout
-----------------  -----------  -----  -----  ---------  ----  ------
Net_1761_2/q       macrocell9    1250   1250  249992934  RISE       1
Net_1761_4/main_4  macrocell7    2306   3556  249992934  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
Net_1761_4/clock_0                                        macrocell7                 0      0  RISE       1



++++ Path 46 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_1761_2/q
Path End       : Net_1761_3/main_4
Capture Clock  : Net_1761_3/clock_0
Path slack     : 249992934p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock:R#1 vs. Clock:R#2)   250000000
- Setup time                                   -3510
----------------------------------------   --------- 
End-of-path required time (ps)             249996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3556
-------------------------------------   ---- 
End-of-path arrival time (ps)           3556
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
Net_1761_2/clock_0                                        macrocell9                 0      0  RISE       1

Data path
pin name           model name   delay     AT      slack  edge  Fanout
-----------------  -----------  -----  -----  ---------  ----  ------
Net_1761_2/q       macrocell9    1250   1250  249992934  RISE       1
Net_1761_3/main_4  macrocell8    2306   3556  249992934  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
Net_1761_3/clock_0                                        macrocell8                 0      0  RISE       1



++++ Path 47 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_1761_2/q
Path End       : Net_1761_2/main_3
Capture Clock  : Net_1761_2/clock_0
Path slack     : 249992934p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock:R#1 vs. Clock:R#2)   250000000
- Setup time                                   -3510
----------------------------------------   --------- 
End-of-path required time (ps)             249996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3556
-------------------------------------   ---- 
End-of-path arrival time (ps)           3556
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
Net_1761_2/clock_0                                        macrocell9                 0      0  RISE       1

Data path
pin name           model name   delay     AT      slack  edge  Fanout
-----------------  -----------  -----  -----  ---------  ----  ------
Net_1761_2/q       macrocell9    1250   1250  249992934  RISE       1
Net_1761_2/main_3  macrocell9    2306   3556  249992934  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
Net_1761_2/clock_0                                        macrocell9                 0      0  RISE       1



++++ Path 48 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_1761_1/q
Path End       : Net_1761_4/main_5
Capture Clock  : Net_1761_4/clock_0
Path slack     : 249992936p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock:R#1 vs. Clock:R#2)   250000000
- Setup time                                   -3510
----------------------------------------   --------- 
End-of-path required time (ps)             249996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3554
-------------------------------------   ---- 
End-of-path arrival time (ps)           3554
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
Net_1761_1/clock_0                                        macrocell10                0      0  RISE       1

Data path
pin name           model name   delay     AT      slack  edge  Fanout
-----------------  -----------  -----  -----  ---------  ----  ------
Net_1761_1/q       macrocell10   1250   1250  249992936  RISE       1
Net_1761_4/main_5  macrocell7    2304   3554  249992936  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
Net_1761_4/clock_0                                        macrocell7                 0      0  RISE       1



++++ Path 49 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_1761_1/q
Path End       : Net_1761_3/main_5
Capture Clock  : Net_1761_3/clock_0
Path slack     : 249992936p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock:R#1 vs. Clock:R#2)   250000000
- Setup time                                   -3510
----------------------------------------   --------- 
End-of-path required time (ps)             249996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3554
-------------------------------------   ---- 
End-of-path arrival time (ps)           3554
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
Net_1761_1/clock_0                                        macrocell10                0      0  RISE       1

Data path
pin name           model name   delay     AT      slack  edge  Fanout
-----------------  -----------  -----  -----  ---------  ----  ------
Net_1761_1/q       macrocell10   1250   1250  249992936  RISE       1
Net_1761_3/main_5  macrocell8    2304   3554  249992936  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
Net_1761_3/clock_0                                        macrocell8                 0      0  RISE       1



++++ Path 50 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_1761_1/q
Path End       : Net_1761_2/main_4
Capture Clock  : Net_1761_2/clock_0
Path slack     : 249992936p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock:R#1 vs. Clock:R#2)   250000000
- Setup time                                   -3510
----------------------------------------   --------- 
End-of-path required time (ps)             249996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3554
-------------------------------------   ---- 
End-of-path arrival time (ps)           3554
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
Net_1761_1/clock_0                                        macrocell10                0      0  RISE       1

Data path
pin name           model name   delay     AT      slack  edge  Fanout
-----------------  -----------  -----  -----  ---------  ----  ------
Net_1761_1/q       macrocell10   1250   1250  249992936  RISE       1
Net_1761_2/main_4  macrocell9    2304   3554  249992936  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
Net_1761_2/clock_0                                        macrocell9                 0      0  RISE       1



++++ Path 51 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_1761_1/q
Path End       : Net_1761_1/main_3
Capture Clock  : Net_1761_1/clock_0
Path slack     : 249992936p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock:R#1 vs. Clock:R#2)   250000000
- Setup time                                   -3510
----------------------------------------   --------- 
End-of-path required time (ps)             249996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3554
-------------------------------------   ---- 
End-of-path arrival time (ps)           3554
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
Net_1761_1/clock_0                                        macrocell10                0      0  RISE       1

Data path
pin name           model name   delay     AT      slack  edge  Fanout
-----------------  -----------  -----  -----  ---------  ----  ------
Net_1761_1/q       macrocell10   1250   1250  249992936  RISE       1
Net_1761_1/main_3  macrocell10   2304   3554  249992936  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
Net_1761_1/clock_0                                        macrocell10                0      0  RISE       1



++++ Path 52 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Debouncer_1:DEBOUNCER[0]:d_sync_0\/q
Path End       : \Debouncer_1:DEBOUNCER[0]:d_sync_1\/main_0
Capture Clock  : \Debouncer_1:DEBOUNCER[0]:d_sync_1\/clock_0
Path slack     : 249992941p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock:R#1 vs. Clock:R#2)   250000000
- Setup time                                   -3510
----------------------------------------   --------- 
End-of-path required time (ps)             249996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3549
-------------------------------------   ---- 
End-of-path arrival time (ps)           3549
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\Debouncer_1:DEBOUNCER[0]:d_sync_0\/clock_0               macrocell25                0      0  RISE       1

Data path
pin name                                    model name   delay     AT      slack  edge  Fanout
------------------------------------------  -----------  -----  -----  ---------  ----  ------
\Debouncer_1:DEBOUNCER[0]:d_sync_0\/q       macrocell25   1250   1250  249992941  RISE       1
\Debouncer_1:DEBOUNCER[0]:d_sync_1\/main_0  macrocell26   2299   3549  249992941  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\Debouncer_1:DEBOUNCER[0]:d_sync_1\/clock_0               macrocell26                0      0  RISE       1



++++ Path 53 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Debouncer_1:DEBOUNCER[0]:d_sync_0\/q
Path End       : Net_1465/main_0
Capture Clock  : Net_1465/clock_0
Path slack     : 249992941p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock:R#1 vs. Clock:R#2)   250000000
- Setup time                                   -3510
----------------------------------------   --------- 
End-of-path required time (ps)             249996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3549
-------------------------------------   ---- 
End-of-path arrival time (ps)           3549
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\Debouncer_1:DEBOUNCER[0]:d_sync_0\/clock_0               macrocell25                0      0  RISE       1

Data path
pin name                               model name   delay     AT      slack  edge  Fanout
-------------------------------------  -----------  -----  -----  ---------  ----  ------
\Debouncer_1:DEBOUNCER[0]:d_sync_0\/q  macrocell25   1250   1250  249992941  RISE       1
Net_1465/main_0                        macrocell27   2299   3549  249992941  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
Net_1465/clock_0                                          macrocell27                0      0  RISE       1



++++ Path 54 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_75/q
Path End       : Net_75/main_2
Capture Clock  : Net_75/clock_0
Path slack     : 249992952p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock:R#1 vs. Clock:R#2)   250000000
- Setup time                                   -3510
----------------------------------------   --------- 
End-of-path required time (ps)             249996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3538
-------------------------------------   ---- 
End-of-path arrival time (ps)           3538
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
Net_75/clock_0                                            macrocell11                0      0  RISE       1

Data path
pin name       model name   delay     AT      slack  edge  Fanout
-------------  -----------  -----  -----  ---------  ----  ------
Net_75/q       macrocell11   1250   1250  249992152  RISE       1
Net_75/main_2  macrocell11   2288   3538  249992952  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
Net_75/clock_0                                            macrocell11                0      0  RISE       1



++++ Path 55 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_1460/q
Path End       : Net_1460/main_1
Capture Clock  : Net_1460/clock_0
Path slack     : 249992981p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock:R#1 vs. Clock:R#2)   250000000
- Setup time                                   -3510
----------------------------------------   --------- 
End-of-path required time (ps)             249996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3509
-------------------------------------   ---- 
End-of-path arrival time (ps)           3509
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
Net_1460/clock_0                                          macrocell13                0      0  RISE       1

Data path
pin name         model name   delay     AT      slack  edge  Fanout
---------------  -----------  -----  -----  ---------  ----  ------
Net_1460/q       macrocell13   1250   1250  249992981  RISE       1
Net_1460/main_1  macrocell13   2259   3509  249992981  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
Net_1460/clock_0                                          macrocell13                0      0  RISE       1



++++ Path 56 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FreqDiv_1:count_3\/q
Path End       : Net_1460/main_4
Capture Clock  : Net_1460/clock_0
Path slack     : 249992984p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock:R#1 vs. Clock:R#2)   250000000
- Setup time                                   -3510
----------------------------------------   --------- 
End-of-path required time (ps)             249996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3506
-------------------------------------   ---- 
End-of-path arrival time (ps)           3506
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\FreqDiv_1:count_3\/clock_0                               macrocell16                0      0  RISE       1

Data path
pin name               model name   delay     AT      slack  edge  Fanout
---------------------  -----------  -----  -----  ---------  ----  ------
\FreqDiv_1:count_3\/q  macrocell16   1250   1250  249992984  RISE       1
Net_1460/main_4        macrocell13   2256   3506  249992984  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
Net_1460/clock_0                                          macrocell13                0      0  RISE       1



++++ Path 57 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FreqDiv_1:count_3\/q
Path End       : \FreqDiv_1:count_5\/main_3
Capture Clock  : \FreqDiv_1:count_5\/clock_0
Path slack     : 249992984p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock:R#1 vs. Clock:R#2)   250000000
- Setup time                                   -3510
----------------------------------------   --------- 
End-of-path required time (ps)             249996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3506
-------------------------------------   ---- 
End-of-path arrival time (ps)           3506
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\FreqDiv_1:count_3\/clock_0                               macrocell16                0      0  RISE       1

Data path
pin name                    model name   delay     AT      slack  edge  Fanout
--------------------------  -----------  -----  -----  ---------  ----  ------
\FreqDiv_1:count_3\/q       macrocell16   1250   1250  249992984  RISE       1
\FreqDiv_1:count_5\/main_3  macrocell14   2256   3506  249992984  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\FreqDiv_1:count_5\/clock_0                               macrocell14                0      0  RISE       1



++++ Path 58 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FreqDiv_1:count_3\/q
Path End       : \FreqDiv_1:count_4\/main_1
Capture Clock  : \FreqDiv_1:count_4\/clock_0
Path slack     : 249992984p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock:R#1 vs. Clock:R#2)   250000000
- Setup time                                   -3510
----------------------------------------   --------- 
End-of-path required time (ps)             249996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3506
-------------------------------------   ---- 
End-of-path arrival time (ps)           3506
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\FreqDiv_1:count_3\/clock_0                               macrocell16                0      0  RISE       1

Data path
pin name                    model name   delay     AT      slack  edge  Fanout
--------------------------  -----------  -----  -----  ---------  ----  ------
\FreqDiv_1:count_3\/q       macrocell16   1250   1250  249992984  RISE       1
\FreqDiv_1:count_4\/main_1  macrocell15   2256   3506  249992984  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\FreqDiv_1:count_4\/clock_0                               macrocell15                0      0  RISE       1



++++ Path 59 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FreqDiv_1:count_3\/q
Path End       : \FreqDiv_1:count_3\/main_3
Capture Clock  : \FreqDiv_1:count_3\/clock_0
Path slack     : 249992984p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock:R#1 vs. Clock:R#2)   250000000
- Setup time                                   -3510
----------------------------------------   --------- 
End-of-path required time (ps)             249996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3506
-------------------------------------   ---- 
End-of-path arrival time (ps)           3506
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\FreqDiv_1:count_3\/clock_0                               macrocell16                0      0  RISE       1

Data path
pin name                    model name   delay     AT      slack  edge  Fanout
--------------------------  -----------  -----  -----  ---------  ----  ------
\FreqDiv_1:count_3\/q       macrocell16   1250   1250  249992984  RISE       1
\FreqDiv_1:count_3\/main_3  macrocell16   2256   3506  249992984  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\FreqDiv_1:count_3\/clock_0                               macrocell16                0      0  RISE       1



++++ Path 60 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FreqDiv_2:count_1\/q
Path End       : Net_1232/main_4
Capture Clock  : Net_1232/clock_0
Path slack     : 249992991p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock:R#1 vs. Clock:R#2)   250000000
- Setup time                                   -3510
----------------------------------------   --------- 
End-of-path required time (ps)             249996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3499
-------------------------------------   ---- 
End-of-path arrival time (ps)           3499
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\FreqDiv_2:count_1\/clock_0                               macrocell23                0      0  RISE       1

Data path
pin name               model name   delay     AT      slack  edge  Fanout
---------------------  -----------  -----  -----  ---------  ----  ------
\FreqDiv_2:count_1\/q  macrocell23   1250   1250  249992991  RISE       1
Net_1232/main_4        macrocell6    2249   3499  249992991  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
Net_1232/clock_0                                          macrocell6                 0      0  RISE       1



++++ Path 61 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FreqDiv_2:count_1\/q
Path End       : \FreqDiv_2:count_3\/main_3
Capture Clock  : \FreqDiv_2:count_3\/clock_0
Path slack     : 249992991p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock:R#1 vs. Clock:R#2)   250000000
- Setup time                                   -3510
----------------------------------------   --------- 
End-of-path required time (ps)             249996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3499
-------------------------------------   ---- 
End-of-path arrival time (ps)           3499
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\FreqDiv_2:count_1\/clock_0                               macrocell23                0      0  RISE       1

Data path
pin name                    model name   delay     AT      slack  edge  Fanout
--------------------------  -----------  -----  -----  ---------  ----  ------
\FreqDiv_2:count_1\/q       macrocell23   1250   1250  249992991  RISE       1
\FreqDiv_2:count_3\/main_3  macrocell21   2249   3499  249992991  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\FreqDiv_2:count_3\/clock_0                               macrocell21                0      0  RISE       1



++++ Path 62 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FreqDiv_2:count_1\/q
Path End       : \FreqDiv_2:count_2\/main_1
Capture Clock  : \FreqDiv_2:count_2\/clock_0
Path slack     : 249992991p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock:R#1 vs. Clock:R#2)   250000000
- Setup time                                   -3510
----------------------------------------   --------- 
End-of-path required time (ps)             249996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3499
-------------------------------------   ---- 
End-of-path arrival time (ps)           3499
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\FreqDiv_2:count_1\/clock_0                               macrocell23                0      0  RISE       1

Data path
pin name                    model name   delay     AT      slack  edge  Fanout
--------------------------  -----------  -----  -----  ---------  ----  ------
\FreqDiv_2:count_1\/q       macrocell23   1250   1250  249992991  RISE       1
\FreqDiv_2:count_2\/main_1  macrocell22   2249   3499  249992991  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\FreqDiv_2:count_2\/clock_0                               macrocell22                0      0  RISE       1



++++ Path 63 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FreqDiv_2:count_1\/q
Path End       : \FreqDiv_2:count_1\/main_3
Capture Clock  : \FreqDiv_2:count_1\/clock_0
Path slack     : 249992991p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock:R#1 vs. Clock:R#2)   250000000
- Setup time                                   -3510
----------------------------------------   --------- 
End-of-path required time (ps)             249996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3499
-------------------------------------   ---- 
End-of-path arrival time (ps)           3499
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\FreqDiv_2:count_1\/clock_0                               macrocell23                0      0  RISE       1

Data path
pin name                    model name   delay     AT      slack  edge  Fanout
--------------------------  -----------  -----  -----  ---------  ----  ------
\FreqDiv_2:count_1\/q       macrocell23   1250   1250  249992991  RISE       1
\FreqDiv_2:count_1\/main_3  macrocell23   2249   3499  249992991  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\FreqDiv_2:count_1\/clock_0                               macrocell23                0      0  RISE       1



++++ Path 64 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FreqDiv_1:count_4\/q
Path End       : Net_1460/main_3
Capture Clock  : Net_1460/clock_0
Path slack     : 249992995p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock:R#1 vs. Clock:R#2)   250000000
- Setup time                                   -3510
----------------------------------------   --------- 
End-of-path required time (ps)             249996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3495
-------------------------------------   ---- 
End-of-path arrival time (ps)           3495
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\FreqDiv_1:count_4\/clock_0                               macrocell15                0      0  RISE       1

Data path
pin name               model name   delay     AT      slack  edge  Fanout
---------------------  -----------  -----  -----  ---------  ----  ------
\FreqDiv_1:count_4\/q  macrocell15   1250   1250  249992995  RISE       1
Net_1460/main_3        macrocell13   2245   3495  249992995  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
Net_1460/clock_0                                          macrocell13                0      0  RISE       1



++++ Path 65 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FreqDiv_1:count_4\/q
Path End       : \FreqDiv_1:count_5\/main_2
Capture Clock  : \FreqDiv_1:count_5\/clock_0
Path slack     : 249992995p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock:R#1 vs. Clock:R#2)   250000000
- Setup time                                   -3510
----------------------------------------   --------- 
End-of-path required time (ps)             249996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3495
-------------------------------------   ---- 
End-of-path arrival time (ps)           3495
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\FreqDiv_1:count_4\/clock_0                               macrocell15                0      0  RISE       1

Data path
pin name                    model name   delay     AT      slack  edge  Fanout
--------------------------  -----------  -----  -----  ---------  ----  ------
\FreqDiv_1:count_4\/q       macrocell15   1250   1250  249992995  RISE       1
\FreqDiv_1:count_5\/main_2  macrocell14   2245   3495  249992995  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\FreqDiv_1:count_5\/clock_0                               macrocell14                0      0  RISE       1



++++ Path 66 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FreqDiv_1:count_4\/q
Path End       : \FreqDiv_1:count_3\/main_2
Capture Clock  : \FreqDiv_1:count_3\/clock_0
Path slack     : 249992995p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock:R#1 vs. Clock:R#2)   250000000
- Setup time                                   -3510
----------------------------------------   --------- 
End-of-path required time (ps)             249996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3495
-------------------------------------   ---- 
End-of-path arrival time (ps)           3495
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\FreqDiv_1:count_4\/clock_0                               macrocell15                0      0  RISE       1

Data path
pin name                    model name   delay     AT      slack  edge  Fanout
--------------------------  -----------  -----  -----  ---------  ----  ------
\FreqDiv_1:count_4\/q       macrocell15   1250   1250  249992995  RISE       1
\FreqDiv_1:count_3\/main_2  macrocell16   2245   3495  249992995  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\FreqDiv_1:count_3\/clock_0                               macrocell16                0      0  RISE       1



++++ Path 67 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FreqDiv_1:count_2\/q
Path End       : Net_1460/main_5
Capture Clock  : Net_1460/clock_0
Path slack     : 249992995p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock:R#1 vs. Clock:R#2)   250000000
- Setup time                                   -3510
----------------------------------------   --------- 
End-of-path required time (ps)             249996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3495
-------------------------------------   ---- 
End-of-path arrival time (ps)           3495
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\FreqDiv_1:count_2\/clock_0                               macrocell17                0      0  RISE       1

Data path
pin name               model name   delay     AT      slack  edge  Fanout
---------------------  -----------  -----  -----  ---------  ----  ------
\FreqDiv_1:count_2\/q  macrocell17   1250   1250  249992995  RISE       1
Net_1460/main_5        macrocell13   2245   3495  249992995  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
Net_1460/clock_0                                          macrocell13                0      0  RISE       1



++++ Path 68 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FreqDiv_1:count_2\/q
Path End       : \FreqDiv_1:count_5\/main_4
Capture Clock  : \FreqDiv_1:count_5\/clock_0
Path slack     : 249992995p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock:R#1 vs. Clock:R#2)   250000000
- Setup time                                   -3510
----------------------------------------   --------- 
End-of-path required time (ps)             249996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3495
-------------------------------------   ---- 
End-of-path arrival time (ps)           3495
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\FreqDiv_1:count_2\/clock_0                               macrocell17                0      0  RISE       1

Data path
pin name                    model name   delay     AT      slack  edge  Fanout
--------------------------  -----------  -----  -----  ---------  ----  ------
\FreqDiv_1:count_2\/q       macrocell17   1250   1250  249992995  RISE       1
\FreqDiv_1:count_5\/main_4  macrocell14   2245   3495  249992995  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\FreqDiv_1:count_5\/clock_0                               macrocell14                0      0  RISE       1



++++ Path 69 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FreqDiv_1:count_2\/q
Path End       : \FreqDiv_1:count_4\/main_2
Capture Clock  : \FreqDiv_1:count_4\/clock_0
Path slack     : 249992995p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock:R#1 vs. Clock:R#2)   250000000
- Setup time                                   -3510
----------------------------------------   --------- 
End-of-path required time (ps)             249996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3495
-------------------------------------   ---- 
End-of-path arrival time (ps)           3495
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\FreqDiv_1:count_2\/clock_0                               macrocell17                0      0  RISE       1

Data path
pin name                    model name   delay     AT      slack  edge  Fanout
--------------------------  -----------  -----  -----  ---------  ----  ------
\FreqDiv_1:count_2\/q       macrocell17   1250   1250  249992995  RISE       1
\FreqDiv_1:count_4\/main_2  macrocell15   2245   3495  249992995  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\FreqDiv_1:count_4\/clock_0                               macrocell15                0      0  RISE       1



++++ Path 70 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FreqDiv_1:count_2\/q
Path End       : \FreqDiv_1:count_3\/main_4
Capture Clock  : \FreqDiv_1:count_3\/clock_0
Path slack     : 249992995p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock:R#1 vs. Clock:R#2)   250000000
- Setup time                                   -3510
----------------------------------------   --------- 
End-of-path required time (ps)             249996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3495
-------------------------------------   ---- 
End-of-path arrival time (ps)           3495
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\FreqDiv_1:count_2\/clock_0                               macrocell17                0      0  RISE       1

Data path
pin name                    model name   delay     AT      slack  edge  Fanout
--------------------------  -----------  -----  -----  ---------  ----  ------
\FreqDiv_1:count_2\/q       macrocell17   1250   1250  249992995  RISE       1
\FreqDiv_1:count_3\/main_4  macrocell16   2245   3495  249992995  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\FreqDiv_1:count_3\/clock_0                               macrocell16                0      0  RISE       1



++++ Path 71 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FreqDiv_1:count_5\/q
Path End       : Net_1460/main_2
Capture Clock  : Net_1460/clock_0
Path slack     : 249992997p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock:R#1 vs. Clock:R#2)   250000000
- Setup time                                   -3510
----------------------------------------   --------- 
End-of-path required time (ps)             249996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3493
-------------------------------------   ---- 
End-of-path arrival time (ps)           3493
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\FreqDiv_1:count_5\/clock_0                               macrocell14                0      0  RISE       1

Data path
pin name               model name   delay     AT      slack  edge  Fanout
---------------------  -----------  -----  -----  ---------  ----  ------
\FreqDiv_1:count_5\/q  macrocell14   1250   1250  249992997  RISE       1
Net_1460/main_2        macrocell13   2243   3493  249992997  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
Net_1460/clock_0                                          macrocell13                0      0  RISE       1



++++ Path 72 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FreqDiv_1:count_5\/q
Path End       : \FreqDiv_1:count_5\/main_1
Capture Clock  : \FreqDiv_1:count_5\/clock_0
Path slack     : 249992997p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock:R#1 vs. Clock:R#2)   250000000
- Setup time                                   -3510
----------------------------------------   --------- 
End-of-path required time (ps)             249996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3493
-------------------------------------   ---- 
End-of-path arrival time (ps)           3493
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\FreqDiv_1:count_5\/clock_0                               macrocell14                0      0  RISE       1

Data path
pin name                    model name   delay     AT      slack  edge  Fanout
--------------------------  -----------  -----  -----  ---------  ----  ------
\FreqDiv_1:count_5\/q       macrocell14   1250   1250  249992997  RISE       1
\FreqDiv_1:count_5\/main_1  macrocell14   2243   3493  249992997  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\FreqDiv_1:count_5\/clock_0                               macrocell14                0      0  RISE       1



++++ Path 73 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FreqDiv_1:count_5\/q
Path End       : \FreqDiv_1:count_3\/main_1
Capture Clock  : \FreqDiv_1:count_3\/clock_0
Path slack     : 249992997p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock:R#1 vs. Clock:R#2)   250000000
- Setup time                                   -3510
----------------------------------------   --------- 
End-of-path required time (ps)             249996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3493
-------------------------------------   ---- 
End-of-path arrival time (ps)           3493
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\FreqDiv_1:count_5\/clock_0                               macrocell14                0      0  RISE       1

Data path
pin name                    model name   delay     AT      slack  edge  Fanout
--------------------------  -----------  -----  -----  ---------  ----  ------
\FreqDiv_1:count_5\/q       macrocell14   1250   1250  249992997  RISE       1
\FreqDiv_1:count_3\/main_1  macrocell16   2243   3493  249992997  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\FreqDiv_1:count_3\/clock_0                               macrocell16                0      0  RISE       1



++++ Path 74 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FreqDiv_2:count_3\/q
Path End       : Net_1232/main_2
Capture Clock  : Net_1232/clock_0
Path slack     : 249993001p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock:R#1 vs. Clock:R#2)   250000000
- Setup time                                   -3510
----------------------------------------   --------- 
End-of-path required time (ps)             249996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3489
-------------------------------------   ---- 
End-of-path arrival time (ps)           3489
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\FreqDiv_2:count_3\/clock_0                               macrocell21                0      0  RISE       1

Data path
pin name               model name   delay     AT      slack  edge  Fanout
---------------------  -----------  -----  -----  ---------  ----  ------
\FreqDiv_2:count_3\/q  macrocell21   1250   1250  249993001  RISE       1
Net_1232/main_2        macrocell6    2239   3489  249993001  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
Net_1232/clock_0                                          macrocell6                 0      0  RISE       1



++++ Path 75 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FreqDiv_2:count_3\/q
Path End       : \FreqDiv_2:count_3\/main_1
Capture Clock  : \FreqDiv_2:count_3\/clock_0
Path slack     : 249993001p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock:R#1 vs. Clock:R#2)   250000000
- Setup time                                   -3510
----------------------------------------   --------- 
End-of-path required time (ps)             249996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3489
-------------------------------------   ---- 
End-of-path arrival time (ps)           3489
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\FreqDiv_2:count_3\/clock_0                               macrocell21                0      0  RISE       1

Data path
pin name                    model name   delay     AT      slack  edge  Fanout
--------------------------  -----------  -----  -----  ---------  ----  ------
\FreqDiv_2:count_3\/q       macrocell21   1250   1250  249993001  RISE       1
\FreqDiv_2:count_3\/main_1  macrocell21   2239   3489  249993001  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\FreqDiv_2:count_3\/clock_0                               macrocell21                0      0  RISE       1



++++ Path 76 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FreqDiv_2:count_3\/q
Path End       : \FreqDiv_2:count_1\/main_1
Capture Clock  : \FreqDiv_2:count_1\/clock_0
Path slack     : 249993001p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock:R#1 vs. Clock:R#2)   250000000
- Setup time                                   -3510
----------------------------------------   --------- 
End-of-path required time (ps)             249996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3489
-------------------------------------   ---- 
End-of-path arrival time (ps)           3489
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\FreqDiv_2:count_3\/clock_0                               macrocell21                0      0  RISE       1

Data path
pin name                    model name   delay     AT      slack  edge  Fanout
--------------------------  -----------  -----  -----  ---------  ----  ------
\FreqDiv_2:count_3\/q       macrocell21   1250   1250  249993001  RISE       1
\FreqDiv_2:count_1\/main_1  macrocell23   2239   3489  249993001  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\FreqDiv_2:count_1\/clock_0                               macrocell23                0      0  RISE       1



++++ Path 77 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FreqDiv_2:count_2\/q
Path End       : Net_1232/main_3
Capture Clock  : Net_1232/clock_0
Path slack     : 249993003p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock:R#1 vs. Clock:R#2)   250000000
- Setup time                                   -3510
----------------------------------------   --------- 
End-of-path required time (ps)             249996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3487
-------------------------------------   ---- 
End-of-path arrival time (ps)           3487
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\FreqDiv_2:count_2\/clock_0                               macrocell22                0      0  RISE       1

Data path
pin name               model name   delay     AT      slack  edge  Fanout
---------------------  -----------  -----  -----  ---------  ----  ------
\FreqDiv_2:count_2\/q  macrocell22   1250   1250  249993003  RISE       1
Net_1232/main_3        macrocell6    2237   3487  249993003  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
Net_1232/clock_0                                          macrocell6                 0      0  RISE       1



++++ Path 78 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FreqDiv_2:count_2\/q
Path End       : \FreqDiv_2:count_3\/main_2
Capture Clock  : \FreqDiv_2:count_3\/clock_0
Path slack     : 249993003p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock:R#1 vs. Clock:R#2)   250000000
- Setup time                                   -3510
----------------------------------------   --------- 
End-of-path required time (ps)             249996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3487
-------------------------------------   ---- 
End-of-path arrival time (ps)           3487
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\FreqDiv_2:count_2\/clock_0                               macrocell22                0      0  RISE       1

Data path
pin name                    model name   delay     AT      slack  edge  Fanout
--------------------------  -----------  -----  -----  ---------  ----  ------
\FreqDiv_2:count_2\/q       macrocell22   1250   1250  249993003  RISE       1
\FreqDiv_2:count_3\/main_2  macrocell21   2237   3487  249993003  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\FreqDiv_2:count_3\/clock_0                               macrocell21                0      0  RISE       1



++++ Path 79 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FreqDiv_2:count_2\/q
Path End       : \FreqDiv_2:count_1\/main_2
Capture Clock  : \FreqDiv_2:count_1\/clock_0
Path slack     : 249993003p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock:R#1 vs. Clock:R#2)   250000000
- Setup time                                   -3510
----------------------------------------   --------- 
End-of-path required time (ps)             249996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3487
-------------------------------------   ---- 
End-of-path arrival time (ps)           3487
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\FreqDiv_2:count_2\/clock_0                               macrocell22                0      0  RISE       1

Data path
pin name                    model name   delay     AT      slack  edge  Fanout
--------------------------  -----------  -----  -----  ---------  ----  ------
\FreqDiv_2:count_2\/q       macrocell22   1250   1250  249993003  RISE       1
\FreqDiv_2:count_1\/main_2  macrocell23   2237   3487  249993003  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\FreqDiv_2:count_1\/clock_0                               macrocell23                0      0  RISE       1



++++ Path 80 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FreqDiv_2:count_0\/q
Path End       : Net_1232/main_5
Capture Clock  : Net_1232/clock_0
Path slack     : 249993014p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock:R#1 vs. Clock:R#2)   250000000
- Setup time                                   -3510
----------------------------------------   --------- 
End-of-path required time (ps)             249996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3476
-------------------------------------   ---- 
End-of-path arrival time (ps)           3476
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\FreqDiv_2:count_0\/clock_0                               macrocell24                0      0  RISE       1

Data path
pin name               model name   delay     AT      slack  edge  Fanout
---------------------  -----------  -----  -----  ---------  ----  ------
\FreqDiv_2:count_0\/q  macrocell24   1250   1250  249993014  RISE       1
Net_1232/main_5        macrocell6    2226   3476  249993014  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
Net_1232/clock_0                                          macrocell6                 0      0  RISE       1



++++ Path 81 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FreqDiv_2:count_0\/q
Path End       : \FreqDiv_2:count_3\/main_4
Capture Clock  : \FreqDiv_2:count_3\/clock_0
Path slack     : 249993014p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock:R#1 vs. Clock:R#2)   250000000
- Setup time                                   -3510
----------------------------------------   --------- 
End-of-path required time (ps)             249996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3476
-------------------------------------   ---- 
End-of-path arrival time (ps)           3476
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\FreqDiv_2:count_0\/clock_0                               macrocell24                0      0  RISE       1

Data path
pin name                    model name   delay     AT      slack  edge  Fanout
--------------------------  -----------  -----  -----  ---------  ----  ------
\FreqDiv_2:count_0\/q       macrocell24   1250   1250  249993014  RISE       1
\FreqDiv_2:count_3\/main_4  macrocell21   2226   3476  249993014  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\FreqDiv_2:count_3\/clock_0                               macrocell21                0      0  RISE       1



++++ Path 82 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FreqDiv_2:count_0\/q
Path End       : \FreqDiv_2:count_2\/main_2
Capture Clock  : \FreqDiv_2:count_2\/clock_0
Path slack     : 249993014p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock:R#1 vs. Clock:R#2)   250000000
- Setup time                                   -3510
----------------------------------------   --------- 
End-of-path required time (ps)             249996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3476
-------------------------------------   ---- 
End-of-path arrival time (ps)           3476
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\FreqDiv_2:count_0\/clock_0                               macrocell24                0      0  RISE       1

Data path
pin name                    model name   delay     AT      slack  edge  Fanout
--------------------------  -----------  -----  -----  ---------  ----  ------
\FreqDiv_2:count_0\/q       macrocell24   1250   1250  249993014  RISE       1
\FreqDiv_2:count_2\/main_2  macrocell22   2226   3476  249993014  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\FreqDiv_2:count_2\/clock_0                               macrocell22                0      0  RISE       1



++++ Path 83 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \FreqDiv_2:count_0\/q
Path End       : \FreqDiv_2:count_1\/main_4
Capture Clock  : \FreqDiv_2:count_1\/clock_0
Path slack     : 249993014p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock:R#1 vs. Clock:R#2)   250000000
- Setup time                                   -3510
----------------------------------------   --------- 
End-of-path required time (ps)             249996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3476
-------------------------------------   ---- 
End-of-path arrival time (ps)           3476
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\FreqDiv_2:count_0\/clock_0                               macrocell24                0      0  RISE       1

Data path
pin name                    model name   delay     AT      slack  edge  Fanout
--------------------------  -----------  -----  -----  ---------  ----  ------
\FreqDiv_2:count_0\/q       macrocell24   1250   1250  249993014  RISE       1
\FreqDiv_2:count_1\/main_4  macrocell23   2226   3476  249993014  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\FreqDiv_2:count_1\/clock_0                               macrocell23                0      0  RISE       1



++++ Path 84 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_1232/q
Path End       : Net_1761_0/clk_en
Capture Clock  : Net_1761_0/clock_0
Path slack     : 249993021p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock:R#1 vs. Clock:R#2)   250000000
- Setup time                                   -2100
----------------------------------------   --------- 
End-of-path required time (ps)             249997900

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4879
-------------------------------------   ---- 
End-of-path arrival time (ps)           4879
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
Net_1232/clock_0                                          macrocell6                 0      0  RISE       1

Data path
pin name           model name   delay     AT      slack  edge  Fanout
-----------------  -----------  -----  -----  ---------  ----  ------
Net_1232/q         macrocell6    1250   1250  249992545  RISE       1
Net_1761_0/clk_en  macrocell5    3629   4879  249993021  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
Net_1761_0/clock_0                                        macrocell5                 0      0  RISE       1



++++ Path 85 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_1232/q
Path End       : Net_1761_4/clk_en
Capture Clock  : Net_1761_4/clock_0
Path slack     : 249993021p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock:R#1 vs. Clock:R#2)   250000000
- Setup time                                   -2100
----------------------------------------   --------- 
End-of-path required time (ps)             249997900

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4879
-------------------------------------   ---- 
End-of-path arrival time (ps)           4879
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
Net_1232/clock_0                                          macrocell6                 0      0  RISE       1

Data path
pin name           model name   delay     AT      slack  edge  Fanout
-----------------  -----------  -----  -----  ---------  ----  ------
Net_1232/q         macrocell6    1250   1250  249992545  RISE       1
Net_1761_4/clk_en  macrocell7    3629   4879  249993021  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
Net_1761_4/clock_0                                        macrocell7                 0      0  RISE       1



++++ Path 86 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_1232/q
Path End       : Net_1761_3/clk_en
Capture Clock  : Net_1761_3/clock_0
Path slack     : 249993021p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock:R#1 vs. Clock:R#2)   250000000
- Setup time                                   -2100
----------------------------------------   --------- 
End-of-path required time (ps)             249997900

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4879
-------------------------------------   ---- 
End-of-path arrival time (ps)           4879
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
Net_1232/clock_0                                          macrocell6                 0      0  RISE       1

Data path
pin name           model name   delay     AT      slack  edge  Fanout
-----------------  -----------  -----  -----  ---------  ----  ------
Net_1232/q         macrocell6    1250   1250  249992545  RISE       1
Net_1761_3/clk_en  macrocell8    3629   4879  249993021  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
Net_1761_3/clock_0                                        macrocell8                 0      0  RISE       1



++++ Path 87 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_1232/q
Path End       : Net_1761_2/clk_en
Capture Clock  : Net_1761_2/clock_0
Path slack     : 249993021p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock:R#1 vs. Clock:R#2)   250000000
- Setup time                                   -2100
----------------------------------------   --------- 
End-of-path required time (ps)             249997900

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4879
-------------------------------------   ---- 
End-of-path arrival time (ps)           4879
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
Net_1232/clock_0                                          macrocell6                 0      0  RISE       1

Data path
pin name           model name   delay     AT      slack  edge  Fanout
-----------------  -----------  -----  -----  ---------  ----  ------
Net_1232/q         macrocell6    1250   1250  249992545  RISE       1
Net_1761_2/clk_en  macrocell9    3629   4879  249993021  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
Net_1761_2/clock_0                                        macrocell9                 0      0  RISE       1



++++ Path 88 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_1232/q
Path End       : Net_1761_1/clk_en
Capture Clock  : Net_1761_1/clock_0
Path slack     : 249993021p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock:R#1 vs. Clock:R#2)   250000000
- Setup time                                   -2100
----------------------------------------   --------- 
End-of-path required time (ps)             249997900

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4879
-------------------------------------   ---- 
End-of-path arrival time (ps)           4879
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
Net_1232/clock_0                                          macrocell6                 0      0  RISE       1

Data path
pin name           model name   delay     AT      slack  edge  Fanout
-----------------  -----------  -----  -----  ---------  ----  ------
Net_1232/q         macrocell6    1250   1250  249992545  RISE       1
Net_1761_1/clk_en  macrocell10   3629   4879  249993021  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
Net_1761_1/clock_0                                        macrocell10                0      0  RISE       1



++++ Path 89 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_1460/q
Path End       : \Debouncer_1:DEBOUNCER[0]:d_sync_0\/clk_en
Capture Clock  : \Debouncer_1:DEBOUNCER[0]:d_sync_0\/clock_0
Path slack     : 249993456p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock:R#1 vs. Clock:R#2)   250000000
- Setup time                                   -2100
----------------------------------------   --------- 
End-of-path required time (ps)             249997900

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4444
-------------------------------------   ---- 
End-of-path arrival time (ps)           4444
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
Net_1460/clock_0                                          macrocell13                0      0  RISE       1

Data path
pin name                                    model name   delay     AT      slack  edge  Fanout
------------------------------------------  -----------  -----  -----  ---------  ----  ------
Net_1460/q                                  macrocell13   1250   1250  249992981  RISE       1
\Debouncer_1:DEBOUNCER[0]:d_sync_0\/clk_en  macrocell25   3194   4444  249993456  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\Debouncer_1:DEBOUNCER[0]:d_sync_0\/clock_0               macrocell25                0      0  RISE       1



++++ Path 90 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_1460/q
Path End       : \Debouncer_1:DEBOUNCER[0]:d_sync_1\/clk_en
Capture Clock  : \Debouncer_1:DEBOUNCER[0]:d_sync_1\/clock_0
Path slack     : 249993456p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock:R#1 vs. Clock:R#2)   250000000
- Setup time                                   -2100
----------------------------------------   --------- 
End-of-path required time (ps)             249997900

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4444
-------------------------------------   ---- 
End-of-path arrival time (ps)           4444
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
Net_1460/clock_0                                          macrocell13                0      0  RISE       1

Data path
pin name                                    model name   delay     AT      slack  edge  Fanout
------------------------------------------  -----------  -----  -----  ---------  ----  ------
Net_1460/q                                  macrocell13   1250   1250  249992981  RISE       1
\Debouncer_1:DEBOUNCER[0]:d_sync_1\/clk_en  macrocell26   3194   4444  249993456  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\Debouncer_1:DEBOUNCER[0]:d_sync_1\/clock_0               macrocell26                0      0  RISE       1



++++ Path 91 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_1460/q
Path End       : Net_1465/clk_en
Capture Clock  : Net_1465/clock_0
Path slack     : 249993456p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock:R#1 vs. Clock:R#2)   250000000
- Setup time                                   -2100
----------------------------------------   --------- 
End-of-path required time (ps)             249997900

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4444
-------------------------------------   ---- 
End-of-path arrival time (ps)           4444
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
Net_1460/clock_0                                          macrocell13                0      0  RISE       1

Data path
pin name         model name   delay     AT      slack  edge  Fanout
---------------  -----------  -----  -----  ---------  ----  ------
Net_1460/q       macrocell13   1250   1250  249992981  RISE       1
Net_1465/clk_en  macrocell27   3194   4444  249993456  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
Net_1465/clock_0                                          macrocell27                0      0  RISE       1



++++ Path 92 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_1232/q
Path End       : \FreqDiv_1:not_last_reset\/clk_en
Capture Clock  : \FreqDiv_1:not_last_reset\/clock_0
Path slack     : 249993945p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock:R#1 vs. Clock:R#2)   250000000
- Setup time                                   -2100
----------------------------------------   --------- 
End-of-path required time (ps)             249997900

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3955
-------------------------------------   ---- 
End-of-path arrival time (ps)           3955
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
Net_1232/clock_0                                          macrocell6                 0      0  RISE       1

Data path
pin name                           model name   delay     AT      slack  edge  Fanout
---------------------------------  -----------  -----  -----  ---------  ----  ------
Net_1232/q                         macrocell6    1250   1250  249992545  RISE       1
\FreqDiv_1:not_last_reset\/clk_en  macrocell12   2705   3955  249993945  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\FreqDiv_1:not_last_reset\/clock_0                        macrocell12                0      0  RISE       1



++++ Path 93 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_1232/q
Path End       : Net_1460/clk_en
Capture Clock  : Net_1460/clock_0
Path slack     : 249993945p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock:R#1 vs. Clock:R#2)   250000000
- Setup time                                   -2100
----------------------------------------   --------- 
End-of-path required time (ps)             249997900

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3955
-------------------------------------   ---- 
End-of-path arrival time (ps)           3955
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
Net_1232/clock_0                                          macrocell6                 0      0  RISE       1

Data path
pin name         model name   delay     AT      slack  edge  Fanout
---------------  -----------  -----  -----  ---------  ----  ------
Net_1232/q       macrocell6    1250   1250  249992545  RISE       1
Net_1460/clk_en  macrocell13   2705   3955  249993945  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
Net_1460/clock_0                                          macrocell13                0      0  RISE       1



++++ Path 94 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_1232/q
Path End       : \FreqDiv_1:count_5\/clk_en
Capture Clock  : \FreqDiv_1:count_5\/clock_0
Path slack     : 249993945p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock:R#1 vs. Clock:R#2)   250000000
- Setup time                                   -2100
----------------------------------------   --------- 
End-of-path required time (ps)             249997900

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3955
-------------------------------------   ---- 
End-of-path arrival time (ps)           3955
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
Net_1232/clock_0                                          macrocell6                 0      0  RISE       1

Data path
pin name                    model name   delay     AT      slack  edge  Fanout
--------------------------  -----------  -----  -----  ---------  ----  ------
Net_1232/q                  macrocell6    1250   1250  249992545  RISE       1
\FreqDiv_1:count_5\/clk_en  macrocell14   2705   3955  249993945  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\FreqDiv_1:count_5\/clock_0                               macrocell14                0      0  RISE       1



++++ Path 95 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_1232/q
Path End       : \FreqDiv_1:count_4\/clk_en
Capture Clock  : \FreqDiv_1:count_4\/clock_0
Path slack     : 249993945p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock:R#1 vs. Clock:R#2)   250000000
- Setup time                                   -2100
----------------------------------------   --------- 
End-of-path required time (ps)             249997900

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3955
-------------------------------------   ---- 
End-of-path arrival time (ps)           3955
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
Net_1232/clock_0                                          macrocell6                 0      0  RISE       1

Data path
pin name                    model name   delay     AT      slack  edge  Fanout
--------------------------  -----------  -----  -----  ---------  ----  ------
Net_1232/q                  macrocell6    1250   1250  249992545  RISE       1
\FreqDiv_1:count_4\/clk_en  macrocell15   2705   3955  249993945  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\FreqDiv_1:count_4\/clock_0                               macrocell15                0      0  RISE       1



++++ Path 96 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_1232/q
Path End       : \FreqDiv_1:count_3\/clk_en
Capture Clock  : \FreqDiv_1:count_3\/clock_0
Path slack     : 249993945p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock:R#1 vs. Clock:R#2)   250000000
- Setup time                                   -2100
----------------------------------------   --------- 
End-of-path required time (ps)             249997900

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3955
-------------------------------------   ---- 
End-of-path arrival time (ps)           3955
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
Net_1232/clock_0                                          macrocell6                 0      0  RISE       1

Data path
pin name                    model name   delay     AT      slack  edge  Fanout
--------------------------  -----------  -----  -----  ---------  ----  ------
Net_1232/q                  macrocell6    1250   1250  249992545  RISE       1
\FreqDiv_1:count_3\/clk_en  macrocell16   2705   3955  249993945  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\FreqDiv_1:count_3\/clock_0                               macrocell16                0      0  RISE       1



++++ Path 97 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_1232/q
Path End       : \FreqDiv_1:count_2\/clk_en
Capture Clock  : \FreqDiv_1:count_2\/clock_0
Path slack     : 249993945p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock:R#1 vs. Clock:R#2)   250000000
- Setup time                                   -2100
----------------------------------------   --------- 
End-of-path required time (ps)             249997900

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3955
-------------------------------------   ---- 
End-of-path arrival time (ps)           3955
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
Net_1232/clock_0                                          macrocell6                 0      0  RISE       1

Data path
pin name                    model name   delay     AT      slack  edge  Fanout
--------------------------  -----------  -----  -----  ---------  ----  ------
Net_1232/q                  macrocell6    1250   1250  249992545  RISE       1
\FreqDiv_1:count_2\/clk_en  macrocell17   2705   3955  249993945  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\FreqDiv_1:count_2\/clock_0                               macrocell17                0      0  RISE       1



++++ Path 98 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_1232/q
Path End       : \FreqDiv_1:count_1\/clk_en
Capture Clock  : \FreqDiv_1:count_1\/clock_0
Path slack     : 249993945p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock:R#1 vs. Clock:R#2)   250000000
- Setup time                                   -2100
----------------------------------------   --------- 
End-of-path required time (ps)             249997900

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3955
-------------------------------------   ---- 
End-of-path arrival time (ps)           3955
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
Net_1232/clock_0                                          macrocell6                 0      0  RISE       1

Data path
pin name                    model name   delay     AT      slack  edge  Fanout
--------------------------  -----------  -----  -----  ---------  ----  ------
Net_1232/q                  macrocell6    1250   1250  249992545  RISE       1
\FreqDiv_1:count_1\/clk_en  macrocell18   2705   3955  249993945  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\FreqDiv_1:count_1\/clock_0                               macrocell18                0      0  RISE       1



++++ Path 99 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_1232/q
Path End       : \FreqDiv_1:count_0\/clk_en
Capture Clock  : \FreqDiv_1:count_0\/clock_0
Path slack     : 249993945p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock:R#1 vs. Clock:R#2)   250000000
- Setup time                                   -2100
----------------------------------------   --------- 
End-of-path required time (ps)             249997900

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3955
-------------------------------------   ---- 
End-of-path arrival time (ps)           3955
 
Launch Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
Net_1232/clock_0                                          macrocell6                 0      0  RISE       1

Data path
pin name                    model name   delay     AT      slack  edge  Fanout
--------------------------  -----------  -----  -----  ---------  ----  ------
Net_1232/q                  macrocell6    1250   1250  249992545  RISE       1
\FreqDiv_1:count_0\/clk_en  macrocell19   2705   3955  249993945  RISE       1

Capture Clock Path
pin name                                                  model name             delay     AT  edge  Fanout
--------------------------------------------------------  ---------------------  -----  -----  ----  ------
ClockBlock/udb_div_0                                      m0s8clockblockcell         0      0  RISE       1
ClockGenBlock/gen_clk_in_0                                m0s8clockgenblockcell      0      0  RISE       1
ClockGenBlock/gen_clk_out_0                               m0s8clockgenblockcell      0      0  RISE       1
\FreqDiv_1:count_0\/clock_0                               macrocell19                0      0  RISE       1


===================================================================== 
                    End of Detailed Report for all timing paths 
##################################################################### 

##################################################################### 
                    End of Timing Report 
##################################################################### 

