// Seed: 3268892164
module module_0 (
    input supply1 id_0,
    output wand id_1,
    input tri0 id_2,
    output uwire id_3
);
  assign id_1 = -1;
  wire id_5;
  parameter id_6 = -1'o0;
  assign id_3 = -1;
  assign id_1 = -1;
  parameter id_7 = id_6;
  logic id_8;
  ;
endmodule
module module_1 #(
    parameter id_3 = 32'd37,
    parameter id_6 = 32'd53
) (
    output wire id_0,
    input supply1 id_1,
    output wor id_2,
    input wor _id_3,
    input wand id_4,
    input wor id_5,
    input tri1 _id_6,
    output wire id_7
);
  assign id_7 = id_4 & 1 ? id_5 : id_4;
  parameter [-1 : 1] id_9 = ~1;
  uwire id_10 = id_9;
  logic [id_3 : id_6] id_11, id_12;
  real  id_13;
  wire  id_14;
  logic id_15 = id_10;
  module_0 modCall_1 (
      id_5,
      id_2,
      id_1,
      id_2
  );
  assign id_10 = 1'b0 === -1;
  logic [id_3 : -1] id_16;
endmodule
