<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<generated_project xmlns="http://www.xilinx.com/XMLSchema" xmlns:xil_pn="http://www.xilinx.com/XMLSchema">

  <!--                                                          -->

  <!--             For tool use only. Do not edit.              -->

  <!--                                                          -->

  <!-- ProjectNavigator created generated project file.         -->

  <!-- For use in tracking generated file and other information -->

  <!-- allowing preservation of process status.                 -->

  <!--                                                          -->

  <!-- Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved. -->

  <version xmlns="http://www.xilinx.com/XMLSchema">11.1</version>

  <sourceproject xmlns="http://www.xilinx.com/XMLSchema" xil_pn:fileType="FILE_XISE" xil_pn:name="Clock.xise"/>

  <files xmlns="http://www.xilinx.com/XMLSchema">
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="AudioDriver.cmd_log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="AudioDriver.lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="AudioDriver.ngc"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGR" xil_pn:name="AudioDriver.ngr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="AudioDriver.prj"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_STX" xil_pn:name="AudioDriver.stx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="AudioDriver.syr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="AudioDriver.xst"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="AudioDriver_envsettings.html"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="AudioDriver_summary.html"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="AudioDriver_testbench_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="AudioDriver_testbench_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_ISIM_MISC" xil_pn:name="AudioDriver_testbench_isim_beh.wdb"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="AudioDriver_xst.xrpt"/>
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="BinToHexadecimalConverter.cmd_log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="BinToHexadecimalConverter.lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="BinToHexadecimalConverter.ngc"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGR" xil_pn:name="BinToHexadecimalConverter.ngr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="BinToHexadecimalConverter.prj"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_STX" xil_pn:name="BinToHexadecimalConverter.stx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="BinToHexadecimalConverter.syr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="BinToHexadecimalConverter.xst"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="BinToHexadecimalConverter_summary.html"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="BinToHexadecimalConverter_testbench_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="BinToHexadecimalConverter_xst.xrpt"/>
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="FSMClockUnit.cmd_log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="FSMClockUnit.lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="FSMClockUnit.ngc"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGR" xil_pn:name="FSMClockUnit.ngr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="FSMClockUnit.prj"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_STX" xil_pn:name="FSMClockUnit.stx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="FSMClockUnit.syr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="FSMClockUnit.xst"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="FSMClockUnit_Tests_isim_beh.exe"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="FSMClockUnit_Tests_stx_beh.prj"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="FSMClockUnit_envsettings.html"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="FSMClockUnit_summary.html"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="FSMClockUnit_xst.xrpt"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGR" xil_pn:name="PWM.ngr"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/xst.xmsgs"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="fuse.log"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="isim"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_CMD" xil_pn:name="isim.cmd"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_LOG" xil_pn:name="isim.log"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="webtalk_pn.xml"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_INI" xil_pn:name="xilinxsim.ini"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xst"/>
  </files>

  <transforms xmlns="http://www.xilinx.com/XMLSchema">
    <transform xil_pn:end_ts="1575023462" xil_pn:name="TRAN_copyInitialToAbstractSimulation" xil_pn:start_ts="1575023462">
      <status xil_pn:value="SuccessfullyRun"/>
    </transform>
    <transform xil_pn:end_ts="1575024171" xil_pn:in_ck="1391926986157475094" xil_pn:name="TRAN_copyAbstractToPostAbstractSimulation" xil_pn:start_ts="1575024171">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="AlarmController.vhd"/>
      <outfile xil_pn:name="AudioDriver.vhd"/>
      <outfile xil_pn:name="AudioDriver_testbench.vhd"/>
      <outfile xil_pn:name="BCDToSevSegDecoder.vhd"/>
      <outfile xil_pn:name="BinToHexadecimalConverter.vhd"/>
      <outfile xil_pn:name="BinToHexadecimalConverter_testbench.vhd"/>
      <outfile xil_pn:name="Clock.vhd"/>
      <outfile xil_pn:name="ClockController.vhd"/>
      <outfile xil_pn:name="ClockController_Tests.vhd"/>
      <outfile xil_pn:name="ClockFSM.vhd"/>
      <outfile xil_pn:name="FDIV.vhd"/>
      <outfile xil_pn:name="FSMClockUnit.vhd"/>
      <outfile xil_pn:name="FSMClockUnit_Tests.vhd"/>
      <outfile xil_pn:name="PWM.vhd"/>
      <outfile xil_pn:name="PWM_testbench.vhd"/>
      <outfile xil_pn:name="ROM.vhd"/>
      <outfile xil_pn:name="ROM_testbench.vhd"/>
      <outfile xil_pn:name="SevSegDriver.vhd"/>
    </transform>
    <transform xil_pn:end_ts="1575023462" xil_pn:name="TRAN_xawsToSimhdl" xil_pn:prop_ck="-962184331941924237" xil_pn:start_ts="1575023462">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1575023462" xil_pn:name="TRAN_schematicsToHdlSim" xil_pn:prop_ck="-5954037678236660495" xil_pn:start_ts="1575023462">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1575023462" xil_pn:name="TRAN_regenerateCoresSim" xil_pn:prop_ck="-3081484687639469905" xil_pn:start_ts="1575023462">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1575024171" xil_pn:in_ck="1391926986157475094" xil_pn:name="TRAN_copyPostAbstractToPreSimulation" xil_pn:start_ts="1575024171">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="AlarmController.vhd"/>
      <outfile xil_pn:name="AudioDriver.vhd"/>
      <outfile xil_pn:name="AudioDriver_testbench.vhd"/>
      <outfile xil_pn:name="BCDToSevSegDecoder.vhd"/>
      <outfile xil_pn:name="BinToHexadecimalConverter.vhd"/>
      <outfile xil_pn:name="BinToHexadecimalConverter_testbench.vhd"/>
      <outfile xil_pn:name="Clock.vhd"/>
      <outfile xil_pn:name="ClockController.vhd"/>
      <outfile xil_pn:name="ClockController_Tests.vhd"/>
      <outfile xil_pn:name="ClockFSM.vhd"/>
      <outfile xil_pn:name="FDIV.vhd"/>
      <outfile xil_pn:name="FSMClockUnit.vhd"/>
      <outfile xil_pn:name="FSMClockUnit_Tests.vhd"/>
      <outfile xil_pn:name="PWM.vhd"/>
      <outfile xil_pn:name="PWM_testbench.vhd"/>
      <outfile xil_pn:name="ROM.vhd"/>
      <outfile xil_pn:name="ROM_testbench.vhd"/>
      <outfile xil_pn:name="SevSegDriver.vhd"/>
    </transform>
    <transform xil_pn:end_ts="1575024176" xil_pn:in_ck="1391926986157475094" xil_pn:name="TRAN_ISimulateBehavioralModelRunFuse" xil_pn:prop_ck="-192290728525755418" xil_pn:start_ts="1575024171">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="AudioDriver_testbench_beh.prj"/>
      <outfile xil_pn:name="AudioDriver_testbench_isim_beh.exe"/>
      <outfile xil_pn:name="fuse.log"/>
      <outfile xil_pn:name="isim"/>
      <outfile xil_pn:name="isim.log"/>
      <outfile xil_pn:name="xilinxsim.ini"/>
    </transform>
    <transform xil_pn:end_ts="1575024176" xil_pn:in_ck="-5128807805002270602" xil_pn:name="TRAN_ISimulateBehavioralModel" xil_pn:prop_ck="3114829203131899315" xil_pn:start_ts="1575024176">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="AudioDriver_testbench_isim_beh.wdb"/>
      <outfile xil_pn:name="isim.cmd"/>
      <outfile xil_pn:name="isim.log"/>
    </transform>
    <transform xil_pn:end_ts="1575009833" xil_pn:name="TRAN_copyInitialToXSTAbstractSynthesis" xil_pn:start_ts="1575009833">
      <status xil_pn:value="SuccessfullyRun"/>
    </transform>
    <transform xil_pn:end_ts="1575021694" xil_pn:name="TRAN_schematicsToHdl" xil_pn:prop_ck="8603434400940883711" xil_pn:start_ts="1575021694">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1575021694" xil_pn:name="TRAN_regenerateCores" xil_pn:prop_ck="-3081484687639469905" xil_pn:start_ts="1575021694">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1575016736" xil_pn:name="TRAN_SubProjectAbstractToPreProxy" xil_pn:start_ts="1575016736">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1575021694" xil_pn:name="TRAN_xawsTohdl" xil_pn:prop_ck="-8383551806874426047" xil_pn:start_ts="1575021694">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1575016736" xil_pn:name="TRAN_SubProjectPreToStructuralProxy" xil_pn:prop_ck="250970745955965653" xil_pn:start_ts="1575016736">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1575021694" xil_pn:name="TRAN_platgen" xil_pn:prop_ck="7933382311524995513" xil_pn:start_ts="1575021694">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1575022054" xil_pn:in_ck="4318357731819382827" xil_pn:name="TRANEXT_xstsynthesize_spartan6" xil_pn:prop_ck="-1626701048734309688" xil_pn:start_ts="1575022045">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="InputChanged"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="AudioDriver.lso"/>
      <outfile xil_pn:name="AudioDriver.ngc"/>
      <outfile xil_pn:name="AudioDriver.ngr"/>
      <outfile xil_pn:name="AudioDriver.prj"/>
      <outfile xil_pn:name="AudioDriver.stx"/>
      <outfile xil_pn:name="AudioDriver.syr"/>
      <outfile xil_pn:name="AudioDriver.xst"/>
      <outfile xil_pn:name="AudioDriver_xst.xrpt"/>
      <outfile xil_pn:name="PWM.ngr"/>
      <outfile xil_pn:name="_xmsgs/xst.xmsgs"/>
      <outfile xil_pn:name="webtalk_pn.xml"/>
      <outfile xil_pn:name="xst"/>
    </transform>
  </transforms>

</generated_project>
