INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ACA/assignment_2/adder/question3/question3.srcs/sources_1/new/priority_encoder_4_to_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module priority_encoder_4_to_2
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ACA/assignment_2/adder/question3/question3.srcs/sources_1/new/priority_encoder_4_to_2_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module priority_encoder_4_to_2_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ACA/assignment_2/adder/question3/question3.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
