{"top":"global.mobilenet_unrolled",
"namespaces":{
  "global":{
    "modules":{
      "cu_op_hcompute_dw_conv_stencil":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["valid_pass_in","BitIn"],
          ["valid_pass_out","Bit"],
          ["dw_conv_stencil_clkwrk_dsa23_op_hcompute_dw_conv_stencil_write",["Array",1,["Array",16,"Bit"]]]
        ]],
        "instances":{
          "inner_compute":{
            "modref":"global.hcompute_dw_conv_stencil"
          }
        },
        "connections":[
          ["self.dw_conv_stencil_clkwrk_dsa23_op_hcompute_dw_conv_stencil_write.0","inner_compute.out_dw_conv_stencil"],
          ["self.valid_pass_out","self.valid_pass_in"]
        ]
      },
      "cu_op_hcompute_dw_conv_stencil_1":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["valid_pass_in","BitIn"],
          ["valid_pass_out","Bit"],
          ["dw_conv_stencil_clkwrk_dsa23_op_hcompute_dw_conv_stencil_1_write",["Array",1,["Array",16,"Bit"]]]
        ]],
        "instances":{
          "inner_compute":{
            "modref":"global.hcompute_dw_conv_stencil_1"
          }
        },
        "connections":[
          ["self.dw_conv_stencil_clkwrk_dsa23_op_hcompute_dw_conv_stencil_1_write.0","inner_compute.out_dw_conv_stencil"],
          ["self.valid_pass_out","self.valid_pass_in"]
        ]
      },
      "cu_op_hcompute_dw_conv_stencil_2":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["valid_pass_in","BitIn"],
          ["valid_pass_out","Bit"],
          ["dw_conv_stencil_clkwrk_dsa23_op_hcompute_dw_conv_stencil_2_write",["Array",1,["Array",16,"Bit"]]]
        ]],
        "instances":{
          "inner_compute":{
            "modref":"global.hcompute_dw_conv_stencil_2"
          }
        },
        "connections":[
          ["self.dw_conv_stencil_clkwrk_dsa23_op_hcompute_dw_conv_stencil_2_write.0","inner_compute.out_dw_conv_stencil"],
          ["self.valid_pass_out","self.valid_pass_in"]
        ]
      },
      "cu_op_hcompute_dw_conv_stencil_3":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["valid_pass_in","BitIn"],
          ["valid_pass_out","Bit"],
          ["dw_conv_stencil_clkwrk_dsa23_op_hcompute_dw_conv_stencil_3_write",["Array",1,["Array",16,"Bit"]]]
        ]],
        "instances":{
          "inner_compute":{
            "modref":"global.hcompute_dw_conv_stencil_3"
          }
        },
        "connections":[
          ["self.dw_conv_stencil_clkwrk_dsa23_op_hcompute_dw_conv_stencil_3_write.0","inner_compute.out_dw_conv_stencil"],
          ["self.valid_pass_out","self.valid_pass_in"]
        ]
      },
      "cu_op_hcompute_dw_conv_stencil_4":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["valid_pass_in","BitIn"],
          ["valid_pass_out","Bit"],
          ["dw_conv_stencil_clkwrk_dsa23_op_hcompute_dw_conv_stencil_4_read",["Array",1,["Array",16,"BitIn"]]],
          ["hw_filter_dw_global_wrapper_stencil_op_hcompute_dw_conv_stencil_4_read",["Array",9,["Array",16,"BitIn"]]],
          ["hw_input_global_wrapper_stencil_op_hcompute_dw_conv_stencil_4_read",["Array",9,["Array",16,"BitIn"]]],
          ["dw_conv_stencil_op_hcompute_dw_conv_stencil_4_write",["Array",1,["Array",16,"Bit"]]]
        ]],
        "instances":{
          "inner_compute":{
            "modref":"global.hcompute_dw_conv_stencil_4"
          }
        },
        "connections":[
          ["self.dw_conv_stencil_clkwrk_dsa23_op_hcompute_dw_conv_stencil_4_read.0","inner_compute.in0_dw_conv_stencil.0"],
          ["self.hw_filter_dw_global_wrapper_stencil_op_hcompute_dw_conv_stencil_4_read.0","inner_compute.in1_hw_filter_dw_global_wrapper_stencil.0"],
          ["self.hw_filter_dw_global_wrapper_stencil_op_hcompute_dw_conv_stencil_4_read.1","inner_compute.in1_hw_filter_dw_global_wrapper_stencil.1"],
          ["self.hw_filter_dw_global_wrapper_stencil_op_hcompute_dw_conv_stencil_4_read.2","inner_compute.in1_hw_filter_dw_global_wrapper_stencil.2"],
          ["self.hw_filter_dw_global_wrapper_stencil_op_hcompute_dw_conv_stencil_4_read.3","inner_compute.in1_hw_filter_dw_global_wrapper_stencil.3"],
          ["self.hw_filter_dw_global_wrapper_stencil_op_hcompute_dw_conv_stencil_4_read.4","inner_compute.in1_hw_filter_dw_global_wrapper_stencil.4"],
          ["self.hw_filter_dw_global_wrapper_stencil_op_hcompute_dw_conv_stencil_4_read.5","inner_compute.in1_hw_filter_dw_global_wrapper_stencil.5"],
          ["self.hw_filter_dw_global_wrapper_stencil_op_hcompute_dw_conv_stencil_4_read.6","inner_compute.in1_hw_filter_dw_global_wrapper_stencil.6"],
          ["self.hw_filter_dw_global_wrapper_stencil_op_hcompute_dw_conv_stencil_4_read.7","inner_compute.in1_hw_filter_dw_global_wrapper_stencil.7"],
          ["self.hw_filter_dw_global_wrapper_stencil_op_hcompute_dw_conv_stencil_4_read.8","inner_compute.in1_hw_filter_dw_global_wrapper_stencil.8"],
          ["self.hw_input_global_wrapper_stencil_op_hcompute_dw_conv_stencil_4_read.0","inner_compute.in2_hw_input_global_wrapper_stencil.0"],
          ["self.hw_input_global_wrapper_stencil_op_hcompute_dw_conv_stencil_4_read.1","inner_compute.in2_hw_input_global_wrapper_stencil.1"],
          ["self.hw_input_global_wrapper_stencil_op_hcompute_dw_conv_stencil_4_read.2","inner_compute.in2_hw_input_global_wrapper_stencil.2"],
          ["self.hw_input_global_wrapper_stencil_op_hcompute_dw_conv_stencil_4_read.3","inner_compute.in2_hw_input_global_wrapper_stencil.3"],
          ["self.hw_input_global_wrapper_stencil_op_hcompute_dw_conv_stencil_4_read.4","inner_compute.in2_hw_input_global_wrapper_stencil.4"],
          ["self.hw_input_global_wrapper_stencil_op_hcompute_dw_conv_stencil_4_read.5","inner_compute.in2_hw_input_global_wrapper_stencil.5"],
          ["self.hw_input_global_wrapper_stencil_op_hcompute_dw_conv_stencil_4_read.6","inner_compute.in2_hw_input_global_wrapper_stencil.6"],
          ["self.hw_input_global_wrapper_stencil_op_hcompute_dw_conv_stencil_4_read.7","inner_compute.in2_hw_input_global_wrapper_stencil.7"],
          ["self.hw_input_global_wrapper_stencil_op_hcompute_dw_conv_stencil_4_read.8","inner_compute.in2_hw_input_global_wrapper_stencil.8"],
          ["self.dw_conv_stencil_op_hcompute_dw_conv_stencil_4_write.0","inner_compute.out_dw_conv_stencil"],
          ["self.valid_pass_out","self.valid_pass_in"]
        ]
      },
      "cu_op_hcompute_dw_conv_stencil_5":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["valid_pass_in","BitIn"],
          ["valid_pass_out","Bit"],
          ["dw_conv_stencil_clkwrk_dsa23_op_hcompute_dw_conv_stencil_5_read",["Array",1,["Array",16,"BitIn"]]],
          ["hw_filter_dw_global_wrapper_stencil_op_hcompute_dw_conv_stencil_5_read",["Array",9,["Array",16,"BitIn"]]],
          ["hw_input_global_wrapper_stencil_op_hcompute_dw_conv_stencil_5_read",["Array",9,["Array",16,"BitIn"]]],
          ["dw_conv_stencil_op_hcompute_dw_conv_stencil_5_write",["Array",1,["Array",16,"Bit"]]]
        ]],
        "instances":{
          "inner_compute":{
            "modref":"global.hcompute_dw_conv_stencil_5"
          }
        },
        "connections":[
          ["self.dw_conv_stencil_clkwrk_dsa23_op_hcompute_dw_conv_stencil_5_read.0","inner_compute.in0_dw_conv_stencil.0"],
          ["self.hw_filter_dw_global_wrapper_stencil_op_hcompute_dw_conv_stencil_5_read.0","inner_compute.in1_hw_filter_dw_global_wrapper_stencil.0"],
          ["self.hw_filter_dw_global_wrapper_stencil_op_hcompute_dw_conv_stencil_5_read.1","inner_compute.in1_hw_filter_dw_global_wrapper_stencil.1"],
          ["self.hw_filter_dw_global_wrapper_stencil_op_hcompute_dw_conv_stencil_5_read.2","inner_compute.in1_hw_filter_dw_global_wrapper_stencil.2"],
          ["self.hw_filter_dw_global_wrapper_stencil_op_hcompute_dw_conv_stencil_5_read.3","inner_compute.in1_hw_filter_dw_global_wrapper_stencil.3"],
          ["self.hw_filter_dw_global_wrapper_stencil_op_hcompute_dw_conv_stencil_5_read.4","inner_compute.in1_hw_filter_dw_global_wrapper_stencil.4"],
          ["self.hw_filter_dw_global_wrapper_stencil_op_hcompute_dw_conv_stencil_5_read.5","inner_compute.in1_hw_filter_dw_global_wrapper_stencil.5"],
          ["self.hw_filter_dw_global_wrapper_stencil_op_hcompute_dw_conv_stencil_5_read.6","inner_compute.in1_hw_filter_dw_global_wrapper_stencil.6"],
          ["self.hw_filter_dw_global_wrapper_stencil_op_hcompute_dw_conv_stencil_5_read.7","inner_compute.in1_hw_filter_dw_global_wrapper_stencil.7"],
          ["self.hw_filter_dw_global_wrapper_stencil_op_hcompute_dw_conv_stencil_5_read.8","inner_compute.in1_hw_filter_dw_global_wrapper_stencil.8"],
          ["self.hw_input_global_wrapper_stencil_op_hcompute_dw_conv_stencil_5_read.0","inner_compute.in2_hw_input_global_wrapper_stencil.0"],
          ["self.hw_input_global_wrapper_stencil_op_hcompute_dw_conv_stencil_5_read.1","inner_compute.in2_hw_input_global_wrapper_stencil.1"],
          ["self.hw_input_global_wrapper_stencil_op_hcompute_dw_conv_stencil_5_read.2","inner_compute.in2_hw_input_global_wrapper_stencil.2"],
          ["self.hw_input_global_wrapper_stencil_op_hcompute_dw_conv_stencil_5_read.3","inner_compute.in2_hw_input_global_wrapper_stencil.3"],
          ["self.hw_input_global_wrapper_stencil_op_hcompute_dw_conv_stencil_5_read.4","inner_compute.in2_hw_input_global_wrapper_stencil.4"],
          ["self.hw_input_global_wrapper_stencil_op_hcompute_dw_conv_stencil_5_read.5","inner_compute.in2_hw_input_global_wrapper_stencil.5"],
          ["self.hw_input_global_wrapper_stencil_op_hcompute_dw_conv_stencil_5_read.6","inner_compute.in2_hw_input_global_wrapper_stencil.6"],
          ["self.hw_input_global_wrapper_stencil_op_hcompute_dw_conv_stencil_5_read.7","inner_compute.in2_hw_input_global_wrapper_stencil.7"],
          ["self.hw_input_global_wrapper_stencil_op_hcompute_dw_conv_stencil_5_read.8","inner_compute.in2_hw_input_global_wrapper_stencil.8"],
          ["self.dw_conv_stencil_op_hcompute_dw_conv_stencil_5_write.0","inner_compute.out_dw_conv_stencil"],
          ["self.valid_pass_out","self.valid_pass_in"]
        ]
      },
      "cu_op_hcompute_dw_conv_stencil_6":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["valid_pass_in","BitIn"],
          ["valid_pass_out","Bit"],
          ["dw_conv_stencil_clkwrk_dsa23_op_hcompute_dw_conv_stencil_6_read",["Array",1,["Array",16,"BitIn"]]],
          ["hw_filter_dw_global_wrapper_stencil_op_hcompute_dw_conv_stencil_6_read",["Array",9,["Array",16,"BitIn"]]],
          ["hw_input_global_wrapper_stencil_op_hcompute_dw_conv_stencil_6_read",["Array",9,["Array",16,"BitIn"]]],
          ["dw_conv_stencil_op_hcompute_dw_conv_stencil_6_write",["Array",1,["Array",16,"Bit"]]]
        ]],
        "instances":{
          "inner_compute":{
            "modref":"global.hcompute_dw_conv_stencil_6"
          }
        },
        "connections":[
          ["self.dw_conv_stencil_clkwrk_dsa23_op_hcompute_dw_conv_stencil_6_read.0","inner_compute.in0_dw_conv_stencil.0"],
          ["self.hw_filter_dw_global_wrapper_stencil_op_hcompute_dw_conv_stencil_6_read.0","inner_compute.in1_hw_filter_dw_global_wrapper_stencil.0"],
          ["self.hw_filter_dw_global_wrapper_stencil_op_hcompute_dw_conv_stencil_6_read.1","inner_compute.in1_hw_filter_dw_global_wrapper_stencil.1"],
          ["self.hw_filter_dw_global_wrapper_stencil_op_hcompute_dw_conv_stencil_6_read.2","inner_compute.in1_hw_filter_dw_global_wrapper_stencil.2"],
          ["self.hw_filter_dw_global_wrapper_stencil_op_hcompute_dw_conv_stencil_6_read.3","inner_compute.in1_hw_filter_dw_global_wrapper_stencil.3"],
          ["self.hw_filter_dw_global_wrapper_stencil_op_hcompute_dw_conv_stencil_6_read.4","inner_compute.in1_hw_filter_dw_global_wrapper_stencil.4"],
          ["self.hw_filter_dw_global_wrapper_stencil_op_hcompute_dw_conv_stencil_6_read.5","inner_compute.in1_hw_filter_dw_global_wrapper_stencil.5"],
          ["self.hw_filter_dw_global_wrapper_stencil_op_hcompute_dw_conv_stencil_6_read.6","inner_compute.in1_hw_filter_dw_global_wrapper_stencil.6"],
          ["self.hw_filter_dw_global_wrapper_stencil_op_hcompute_dw_conv_stencil_6_read.7","inner_compute.in1_hw_filter_dw_global_wrapper_stencil.7"],
          ["self.hw_filter_dw_global_wrapper_stencil_op_hcompute_dw_conv_stencil_6_read.8","inner_compute.in1_hw_filter_dw_global_wrapper_stencil.8"],
          ["self.hw_input_global_wrapper_stencil_op_hcompute_dw_conv_stencil_6_read.0","inner_compute.in2_hw_input_global_wrapper_stencil.0"],
          ["self.hw_input_global_wrapper_stencil_op_hcompute_dw_conv_stencil_6_read.1","inner_compute.in2_hw_input_global_wrapper_stencil.1"],
          ["self.hw_input_global_wrapper_stencil_op_hcompute_dw_conv_stencil_6_read.2","inner_compute.in2_hw_input_global_wrapper_stencil.2"],
          ["self.hw_input_global_wrapper_stencil_op_hcompute_dw_conv_stencil_6_read.3","inner_compute.in2_hw_input_global_wrapper_stencil.3"],
          ["self.hw_input_global_wrapper_stencil_op_hcompute_dw_conv_stencil_6_read.4","inner_compute.in2_hw_input_global_wrapper_stencil.4"],
          ["self.hw_input_global_wrapper_stencil_op_hcompute_dw_conv_stencil_6_read.5","inner_compute.in2_hw_input_global_wrapper_stencil.5"],
          ["self.hw_input_global_wrapper_stencil_op_hcompute_dw_conv_stencil_6_read.6","inner_compute.in2_hw_input_global_wrapper_stencil.6"],
          ["self.hw_input_global_wrapper_stencil_op_hcompute_dw_conv_stencil_6_read.7","inner_compute.in2_hw_input_global_wrapper_stencil.7"],
          ["self.hw_input_global_wrapper_stencil_op_hcompute_dw_conv_stencil_6_read.8","inner_compute.in2_hw_input_global_wrapper_stencil.8"],
          ["self.dw_conv_stencil_op_hcompute_dw_conv_stencil_6_write.0","inner_compute.out_dw_conv_stencil"],
          ["self.valid_pass_out","self.valid_pass_in"]
        ]
      },
      "cu_op_hcompute_dw_conv_stencil_7":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["valid_pass_in","BitIn"],
          ["valid_pass_out","Bit"],
          ["dw_conv_stencil_clkwrk_dsa23_op_hcompute_dw_conv_stencil_7_read",["Array",1,["Array",16,"BitIn"]]],
          ["hw_filter_dw_global_wrapper_stencil_op_hcompute_dw_conv_stencil_7_read",["Array",9,["Array",16,"BitIn"]]],
          ["hw_input_global_wrapper_stencil_op_hcompute_dw_conv_stencil_7_read",["Array",9,["Array",16,"BitIn"]]],
          ["dw_conv_stencil_op_hcompute_dw_conv_stencil_7_write",["Array",1,["Array",16,"Bit"]]]
        ]],
        "instances":{
          "inner_compute":{
            "modref":"global.hcompute_dw_conv_stencil_7"
          }
        },
        "connections":[
          ["self.dw_conv_stencil_clkwrk_dsa23_op_hcompute_dw_conv_stencil_7_read.0","inner_compute.in0_dw_conv_stencil.0"],
          ["self.hw_filter_dw_global_wrapper_stencil_op_hcompute_dw_conv_stencil_7_read.0","inner_compute.in1_hw_filter_dw_global_wrapper_stencil.0"],
          ["self.hw_filter_dw_global_wrapper_stencil_op_hcompute_dw_conv_stencil_7_read.1","inner_compute.in1_hw_filter_dw_global_wrapper_stencil.1"],
          ["self.hw_filter_dw_global_wrapper_stencil_op_hcompute_dw_conv_stencil_7_read.2","inner_compute.in1_hw_filter_dw_global_wrapper_stencil.2"],
          ["self.hw_filter_dw_global_wrapper_stencil_op_hcompute_dw_conv_stencil_7_read.3","inner_compute.in1_hw_filter_dw_global_wrapper_stencil.3"],
          ["self.hw_filter_dw_global_wrapper_stencil_op_hcompute_dw_conv_stencil_7_read.4","inner_compute.in1_hw_filter_dw_global_wrapper_stencil.4"],
          ["self.hw_filter_dw_global_wrapper_stencil_op_hcompute_dw_conv_stencil_7_read.5","inner_compute.in1_hw_filter_dw_global_wrapper_stencil.5"],
          ["self.hw_filter_dw_global_wrapper_stencil_op_hcompute_dw_conv_stencil_7_read.6","inner_compute.in1_hw_filter_dw_global_wrapper_stencil.6"],
          ["self.hw_filter_dw_global_wrapper_stencil_op_hcompute_dw_conv_stencil_7_read.7","inner_compute.in1_hw_filter_dw_global_wrapper_stencil.7"],
          ["self.hw_filter_dw_global_wrapper_stencil_op_hcompute_dw_conv_stencil_7_read.8","inner_compute.in1_hw_filter_dw_global_wrapper_stencil.8"],
          ["self.hw_input_global_wrapper_stencil_op_hcompute_dw_conv_stencil_7_read.0","inner_compute.in2_hw_input_global_wrapper_stencil.0"],
          ["self.hw_input_global_wrapper_stencil_op_hcompute_dw_conv_stencil_7_read.1","inner_compute.in2_hw_input_global_wrapper_stencil.1"],
          ["self.hw_input_global_wrapper_stencil_op_hcompute_dw_conv_stencil_7_read.2","inner_compute.in2_hw_input_global_wrapper_stencil.2"],
          ["self.hw_input_global_wrapper_stencil_op_hcompute_dw_conv_stencil_7_read.3","inner_compute.in2_hw_input_global_wrapper_stencil.3"],
          ["self.hw_input_global_wrapper_stencil_op_hcompute_dw_conv_stencil_7_read.4","inner_compute.in2_hw_input_global_wrapper_stencil.4"],
          ["self.hw_input_global_wrapper_stencil_op_hcompute_dw_conv_stencil_7_read.5","inner_compute.in2_hw_input_global_wrapper_stencil.5"],
          ["self.hw_input_global_wrapper_stencil_op_hcompute_dw_conv_stencil_7_read.6","inner_compute.in2_hw_input_global_wrapper_stencil.6"],
          ["self.hw_input_global_wrapper_stencil_op_hcompute_dw_conv_stencil_7_read.7","inner_compute.in2_hw_input_global_wrapper_stencil.7"],
          ["self.hw_input_global_wrapper_stencil_op_hcompute_dw_conv_stencil_7_read.8","inner_compute.in2_hw_input_global_wrapper_stencil.8"],
          ["self.dw_conv_stencil_op_hcompute_dw_conv_stencil_7_write.0","inner_compute.out_dw_conv_stencil"],
          ["self.valid_pass_out","self.valid_pass_in"]
        ]
      },
      "cu_op_hcompute_hw_filter_dw_global_wrapper_stencil":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["valid_pass_in","BitIn"],
          ["valid_pass_out","Bit"],
          ["hw_filter_dw_stencil_clkwrk_0_op_hcompute_hw_filter_dw_global_wrapper_stencil_read",["Array",1,["Array",16,"BitIn"]]],
          ["hw_filter_dw_global_wrapper_stencil_op_hcompute_hw_filter_dw_global_wrapper_stencil_write",["Array",1,["Array",16,"Bit"]]]
        ]],
        "instances":{
          "inner_compute":{
            "modref":"global.hcompute_hw_filter_dw_global_wrapper_stencil"
          }
        },
        "connections":[
          ["self.hw_filter_dw_stencil_clkwrk_0_op_hcompute_hw_filter_dw_global_wrapper_stencil_read.0","inner_compute.in0_hw_filter_dw_stencil.0"],
          ["self.hw_filter_dw_global_wrapper_stencil_op_hcompute_hw_filter_dw_global_wrapper_stencil_write.0","inner_compute.out_hw_filter_dw_global_wrapper_stencil"],
          ["self.valid_pass_out","self.valid_pass_in"]
        ]
      },
      "cu_op_hcompute_hw_filter_dw_global_wrapper_stencil_1":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["valid_pass_in","BitIn"],
          ["valid_pass_out","Bit"],
          ["hw_filter_dw_stencil_clkwrk_1_op_hcompute_hw_filter_dw_global_wrapper_stencil_1_read",["Array",1,["Array",16,"BitIn"]]],
          ["hw_filter_dw_global_wrapper_stencil_op_hcompute_hw_filter_dw_global_wrapper_stencil_1_write",["Array",1,["Array",16,"Bit"]]]
        ]],
        "instances":{
          "inner_compute":{
            "modref":"global.hcompute_hw_filter_dw_global_wrapper_stencil_1"
          }
        },
        "connections":[
          ["self.hw_filter_dw_stencil_clkwrk_1_op_hcompute_hw_filter_dw_global_wrapper_stencil_1_read.0","inner_compute.in0_hw_filter_dw_stencil.0"],
          ["self.hw_filter_dw_global_wrapper_stencil_op_hcompute_hw_filter_dw_global_wrapper_stencil_1_write.0","inner_compute.out_hw_filter_dw_global_wrapper_stencil"],
          ["self.valid_pass_out","self.valid_pass_in"]
        ]
      },
      "cu_op_hcompute_hw_filter_dw_global_wrapper_stencil_2":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["valid_pass_in","BitIn"],
          ["valid_pass_out","Bit"],
          ["hw_filter_dw_stencil_clkwrk_2_op_hcompute_hw_filter_dw_global_wrapper_stencil_2_read",["Array",1,["Array",16,"BitIn"]]],
          ["hw_filter_dw_global_wrapper_stencil_op_hcompute_hw_filter_dw_global_wrapper_stencil_2_write",["Array",1,["Array",16,"Bit"]]]
        ]],
        "instances":{
          "inner_compute":{
            "modref":"global.hcompute_hw_filter_dw_global_wrapper_stencil_2"
          }
        },
        "connections":[
          ["self.hw_filter_dw_stencil_clkwrk_2_op_hcompute_hw_filter_dw_global_wrapper_stencil_2_read.0","inner_compute.in0_hw_filter_dw_stencil.0"],
          ["self.hw_filter_dw_global_wrapper_stencil_op_hcompute_hw_filter_dw_global_wrapper_stencil_2_write.0","inner_compute.out_hw_filter_dw_global_wrapper_stencil"],
          ["self.valid_pass_out","self.valid_pass_in"]
        ]
      },
      "cu_op_hcompute_hw_filter_dw_global_wrapper_stencil_3":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["valid_pass_in","BitIn"],
          ["valid_pass_out","Bit"],
          ["hw_filter_dw_stencil_clkwrk_3_op_hcompute_hw_filter_dw_global_wrapper_stencil_3_read",["Array",1,["Array",16,"BitIn"]]],
          ["hw_filter_dw_global_wrapper_stencil_op_hcompute_hw_filter_dw_global_wrapper_stencil_3_write",["Array",1,["Array",16,"Bit"]]]
        ]],
        "instances":{
          "inner_compute":{
            "modref":"global.hcompute_hw_filter_dw_global_wrapper_stencil_3"
          }
        },
        "connections":[
          ["self.hw_filter_dw_stencil_clkwrk_3_op_hcompute_hw_filter_dw_global_wrapper_stencil_3_read.0","inner_compute.in0_hw_filter_dw_stencil.0"],
          ["self.hw_filter_dw_global_wrapper_stencil_op_hcompute_hw_filter_dw_global_wrapper_stencil_3_write.0","inner_compute.out_hw_filter_dw_global_wrapper_stencil"],
          ["self.valid_pass_out","self.valid_pass_in"]
        ]
      },
      "cu_op_hcompute_hw_filter_pw_global_wrapper_stencil":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["valid_pass_in","BitIn"],
          ["valid_pass_out","Bit"],
          ["hw_filter_pw_stencil_clkwrk_4_op_hcompute_hw_filter_pw_global_wrapper_stencil_read",["Array",1,["Array",16,"BitIn"]]],
          ["hw_filter_pw_global_wrapper_stencil_op_hcompute_hw_filter_pw_global_wrapper_stencil_write",["Array",1,["Array",16,"Bit"]]]
        ]],
        "instances":{
          "inner_compute":{
            "modref":"global.hcompute_hw_filter_pw_global_wrapper_stencil"
          }
        },
        "connections":[
          ["self.hw_filter_pw_stencil_clkwrk_4_op_hcompute_hw_filter_pw_global_wrapper_stencil_read.0","inner_compute.in0_hw_filter_pw_stencil.0"],
          ["self.hw_filter_pw_global_wrapper_stencil_op_hcompute_hw_filter_pw_global_wrapper_stencil_write.0","inner_compute.out_hw_filter_pw_global_wrapper_stencil"],
          ["self.valid_pass_out","self.valid_pass_in"]
        ]
      },
      "cu_op_hcompute_hw_filter_pw_global_wrapper_stencil_1":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["valid_pass_in","BitIn"],
          ["valid_pass_out","Bit"],
          ["hw_filter_pw_stencil_clkwrk_5_op_hcompute_hw_filter_pw_global_wrapper_stencil_1_read",["Array",1,["Array",16,"BitIn"]]],
          ["hw_filter_pw_global_wrapper_stencil_op_hcompute_hw_filter_pw_global_wrapper_stencil_1_write",["Array",1,["Array",16,"Bit"]]]
        ]],
        "instances":{
          "inner_compute":{
            "modref":"global.hcompute_hw_filter_pw_global_wrapper_stencil_1"
          }
        },
        "connections":[
          ["self.hw_filter_pw_stencil_clkwrk_5_op_hcompute_hw_filter_pw_global_wrapper_stencil_1_read.0","inner_compute.in0_hw_filter_pw_stencil.0"],
          ["self.hw_filter_pw_global_wrapper_stencil_op_hcompute_hw_filter_pw_global_wrapper_stencil_1_write.0","inner_compute.out_hw_filter_pw_global_wrapper_stencil"],
          ["self.valid_pass_out","self.valid_pass_in"]
        ]
      },
      "cu_op_hcompute_hw_filter_pw_global_wrapper_stencil_10":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["valid_pass_in","BitIn"],
          ["valid_pass_out","Bit"],
          ["hw_filter_pw_stencil_clkwrk_14_op_hcompute_hw_filter_pw_global_wrapper_stencil_10_read",["Array",1,["Array",16,"BitIn"]]],
          ["hw_filter_pw_global_wrapper_stencil_op_hcompute_hw_filter_pw_global_wrapper_stencil_10_write",["Array",1,["Array",16,"Bit"]]]
        ]],
        "instances":{
          "inner_compute":{
            "modref":"global.hcompute_hw_filter_pw_global_wrapper_stencil_10"
          }
        },
        "connections":[
          ["self.hw_filter_pw_stencil_clkwrk_14_op_hcompute_hw_filter_pw_global_wrapper_stencil_10_read.0","inner_compute.in0_hw_filter_pw_stencil.0"],
          ["self.hw_filter_pw_global_wrapper_stencil_op_hcompute_hw_filter_pw_global_wrapper_stencil_10_write.0","inner_compute.out_hw_filter_pw_global_wrapper_stencil"],
          ["self.valid_pass_out","self.valid_pass_in"]
        ]
      },
      "cu_op_hcompute_hw_filter_pw_global_wrapper_stencil_11":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["valid_pass_in","BitIn"],
          ["valid_pass_out","Bit"],
          ["hw_filter_pw_stencil_clkwrk_15_op_hcompute_hw_filter_pw_global_wrapper_stencil_11_read",["Array",1,["Array",16,"BitIn"]]],
          ["hw_filter_pw_global_wrapper_stencil_op_hcompute_hw_filter_pw_global_wrapper_stencil_11_write",["Array",1,["Array",16,"Bit"]]]
        ]],
        "instances":{
          "inner_compute":{
            "modref":"global.hcompute_hw_filter_pw_global_wrapper_stencil_11"
          }
        },
        "connections":[
          ["self.hw_filter_pw_stencil_clkwrk_15_op_hcompute_hw_filter_pw_global_wrapper_stencil_11_read.0","inner_compute.in0_hw_filter_pw_stencil.0"],
          ["self.hw_filter_pw_global_wrapper_stencil_op_hcompute_hw_filter_pw_global_wrapper_stencil_11_write.0","inner_compute.out_hw_filter_pw_global_wrapper_stencil"],
          ["self.valid_pass_out","self.valid_pass_in"]
        ]
      },
      "cu_op_hcompute_hw_filter_pw_global_wrapper_stencil_2":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["valid_pass_in","BitIn"],
          ["valid_pass_out","Bit"],
          ["hw_filter_pw_stencil_clkwrk_6_op_hcompute_hw_filter_pw_global_wrapper_stencil_2_read",["Array",1,["Array",16,"BitIn"]]],
          ["hw_filter_pw_global_wrapper_stencil_op_hcompute_hw_filter_pw_global_wrapper_stencil_2_write",["Array",1,["Array",16,"Bit"]]]
        ]],
        "instances":{
          "inner_compute":{
            "modref":"global.hcompute_hw_filter_pw_global_wrapper_stencil_2"
          }
        },
        "connections":[
          ["self.hw_filter_pw_stencil_clkwrk_6_op_hcompute_hw_filter_pw_global_wrapper_stencil_2_read.0","inner_compute.in0_hw_filter_pw_stencil.0"],
          ["self.hw_filter_pw_global_wrapper_stencil_op_hcompute_hw_filter_pw_global_wrapper_stencil_2_write.0","inner_compute.out_hw_filter_pw_global_wrapper_stencil"],
          ["self.valid_pass_out","self.valid_pass_in"]
        ]
      },
      "cu_op_hcompute_hw_filter_pw_global_wrapper_stencil_3":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["valid_pass_in","BitIn"],
          ["valid_pass_out","Bit"],
          ["hw_filter_pw_stencil_clkwrk_7_op_hcompute_hw_filter_pw_global_wrapper_stencil_3_read",["Array",1,["Array",16,"BitIn"]]],
          ["hw_filter_pw_global_wrapper_stencil_op_hcompute_hw_filter_pw_global_wrapper_stencil_3_write",["Array",1,["Array",16,"Bit"]]]
        ]],
        "instances":{
          "inner_compute":{
            "modref":"global.hcompute_hw_filter_pw_global_wrapper_stencil_3"
          }
        },
        "connections":[
          ["self.hw_filter_pw_stencil_clkwrk_7_op_hcompute_hw_filter_pw_global_wrapper_stencil_3_read.0","inner_compute.in0_hw_filter_pw_stencil.0"],
          ["self.hw_filter_pw_global_wrapper_stencil_op_hcompute_hw_filter_pw_global_wrapper_stencil_3_write.0","inner_compute.out_hw_filter_pw_global_wrapper_stencil"],
          ["self.valid_pass_out","self.valid_pass_in"]
        ]
      },
      "cu_op_hcompute_hw_filter_pw_global_wrapper_stencil_4":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["valid_pass_in","BitIn"],
          ["valid_pass_out","Bit"],
          ["hw_filter_pw_stencil_clkwrk_8_op_hcompute_hw_filter_pw_global_wrapper_stencil_4_read",["Array",1,["Array",16,"BitIn"]]],
          ["hw_filter_pw_global_wrapper_stencil_op_hcompute_hw_filter_pw_global_wrapper_stencil_4_write",["Array",1,["Array",16,"Bit"]]]
        ]],
        "instances":{
          "inner_compute":{
            "modref":"global.hcompute_hw_filter_pw_global_wrapper_stencil_4"
          }
        },
        "connections":[
          ["self.hw_filter_pw_stencil_clkwrk_8_op_hcompute_hw_filter_pw_global_wrapper_stencil_4_read.0","inner_compute.in0_hw_filter_pw_stencil.0"],
          ["self.hw_filter_pw_global_wrapper_stencil_op_hcompute_hw_filter_pw_global_wrapper_stencil_4_write.0","inner_compute.out_hw_filter_pw_global_wrapper_stencil"],
          ["self.valid_pass_out","self.valid_pass_in"]
        ]
      },
      "cu_op_hcompute_hw_filter_pw_global_wrapper_stencil_5":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["valid_pass_in","BitIn"],
          ["valid_pass_out","Bit"],
          ["hw_filter_pw_stencil_clkwrk_9_op_hcompute_hw_filter_pw_global_wrapper_stencil_5_read",["Array",1,["Array",16,"BitIn"]]],
          ["hw_filter_pw_global_wrapper_stencil_op_hcompute_hw_filter_pw_global_wrapper_stencil_5_write",["Array",1,["Array",16,"Bit"]]]
        ]],
        "instances":{
          "inner_compute":{
            "modref":"global.hcompute_hw_filter_pw_global_wrapper_stencil_5"
          }
        },
        "connections":[
          ["self.hw_filter_pw_stencil_clkwrk_9_op_hcompute_hw_filter_pw_global_wrapper_stencil_5_read.0","inner_compute.in0_hw_filter_pw_stencil.0"],
          ["self.hw_filter_pw_global_wrapper_stencil_op_hcompute_hw_filter_pw_global_wrapper_stencil_5_write.0","inner_compute.out_hw_filter_pw_global_wrapper_stencil"],
          ["self.valid_pass_out","self.valid_pass_in"]
        ]
      },
      "cu_op_hcompute_hw_filter_pw_global_wrapper_stencil_6":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["valid_pass_in","BitIn"],
          ["valid_pass_out","Bit"],
          ["hw_filter_pw_stencil_clkwrk_10_op_hcompute_hw_filter_pw_global_wrapper_stencil_6_read",["Array",1,["Array",16,"BitIn"]]],
          ["hw_filter_pw_global_wrapper_stencil_op_hcompute_hw_filter_pw_global_wrapper_stencil_6_write",["Array",1,["Array",16,"Bit"]]]
        ]],
        "instances":{
          "inner_compute":{
            "modref":"global.hcompute_hw_filter_pw_global_wrapper_stencil_6"
          }
        },
        "connections":[
          ["self.hw_filter_pw_stencil_clkwrk_10_op_hcompute_hw_filter_pw_global_wrapper_stencil_6_read.0","inner_compute.in0_hw_filter_pw_stencil.0"],
          ["self.hw_filter_pw_global_wrapper_stencil_op_hcompute_hw_filter_pw_global_wrapper_stencil_6_write.0","inner_compute.out_hw_filter_pw_global_wrapper_stencil"],
          ["self.valid_pass_out","self.valid_pass_in"]
        ]
      },
      "cu_op_hcompute_hw_filter_pw_global_wrapper_stencil_7":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["valid_pass_in","BitIn"],
          ["valid_pass_out","Bit"],
          ["hw_filter_pw_stencil_clkwrk_11_op_hcompute_hw_filter_pw_global_wrapper_stencil_7_read",["Array",1,["Array",16,"BitIn"]]],
          ["hw_filter_pw_global_wrapper_stencil_op_hcompute_hw_filter_pw_global_wrapper_stencil_7_write",["Array",1,["Array",16,"Bit"]]]
        ]],
        "instances":{
          "inner_compute":{
            "modref":"global.hcompute_hw_filter_pw_global_wrapper_stencil_7"
          }
        },
        "connections":[
          ["self.hw_filter_pw_stencil_clkwrk_11_op_hcompute_hw_filter_pw_global_wrapper_stencil_7_read.0","inner_compute.in0_hw_filter_pw_stencil.0"],
          ["self.hw_filter_pw_global_wrapper_stencil_op_hcompute_hw_filter_pw_global_wrapper_stencil_7_write.0","inner_compute.out_hw_filter_pw_global_wrapper_stencil"],
          ["self.valid_pass_out","self.valid_pass_in"]
        ]
      },
      "cu_op_hcompute_hw_filter_pw_global_wrapper_stencil_8":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["valid_pass_in","BitIn"],
          ["valid_pass_out","Bit"],
          ["hw_filter_pw_stencil_clkwrk_12_op_hcompute_hw_filter_pw_global_wrapper_stencil_8_read",["Array",1,["Array",16,"BitIn"]]],
          ["hw_filter_pw_global_wrapper_stencil_op_hcompute_hw_filter_pw_global_wrapper_stencil_8_write",["Array",1,["Array",16,"Bit"]]]
        ]],
        "instances":{
          "inner_compute":{
            "modref":"global.hcompute_hw_filter_pw_global_wrapper_stencil_8"
          }
        },
        "connections":[
          ["self.hw_filter_pw_stencil_clkwrk_12_op_hcompute_hw_filter_pw_global_wrapper_stencil_8_read.0","inner_compute.in0_hw_filter_pw_stencil.0"],
          ["self.hw_filter_pw_global_wrapper_stencil_op_hcompute_hw_filter_pw_global_wrapper_stencil_8_write.0","inner_compute.out_hw_filter_pw_global_wrapper_stencil"],
          ["self.valid_pass_out","self.valid_pass_in"]
        ]
      },
      "cu_op_hcompute_hw_filter_pw_global_wrapper_stencil_9":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["valid_pass_in","BitIn"],
          ["valid_pass_out","Bit"],
          ["hw_filter_pw_stencil_clkwrk_13_op_hcompute_hw_filter_pw_global_wrapper_stencil_9_read",["Array",1,["Array",16,"BitIn"]]],
          ["hw_filter_pw_global_wrapper_stencil_op_hcompute_hw_filter_pw_global_wrapper_stencil_9_write",["Array",1,["Array",16,"Bit"]]]
        ]],
        "instances":{
          "inner_compute":{
            "modref":"global.hcompute_hw_filter_pw_global_wrapper_stencil_9"
          }
        },
        "connections":[
          ["self.hw_filter_pw_stencil_clkwrk_13_op_hcompute_hw_filter_pw_global_wrapper_stencil_9_read.0","inner_compute.in0_hw_filter_pw_stencil.0"],
          ["self.hw_filter_pw_global_wrapper_stencil_op_hcompute_hw_filter_pw_global_wrapper_stencil_9_write.0","inner_compute.out_hw_filter_pw_global_wrapper_stencil"],
          ["self.valid_pass_out","self.valid_pass_in"]
        ]
      },
      "cu_op_hcompute_hw_input_global_wrapper_stencil":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["valid_pass_in","BitIn"],
          ["valid_pass_out","Bit"],
          ["hw_input_stencil_clkwrk_16_op_hcompute_hw_input_global_wrapper_stencil_read",["Array",1,["Array",16,"BitIn"]]],
          ["hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_write",["Array",1,["Array",16,"Bit"]]]
        ]],
        "instances":{
          "inner_compute":{
            "modref":"global.hcompute_hw_input_global_wrapper_stencil"
          }
        },
        "connections":[
          ["self.hw_input_stencil_clkwrk_16_op_hcompute_hw_input_global_wrapper_stencil_read.0","inner_compute.in0_hw_input_stencil.0"],
          ["self.hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_write.0","inner_compute.out_hw_input_global_wrapper_stencil"],
          ["self.valid_pass_out","self.valid_pass_in"]
        ]
      },
      "cu_op_hcompute_hw_input_global_wrapper_stencil_1":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["valid_pass_in","BitIn"],
          ["valid_pass_out","Bit"],
          ["hw_input_stencil_clkwrk_17_op_hcompute_hw_input_global_wrapper_stencil_1_read",["Array",1,["Array",16,"BitIn"]]],
          ["hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_1_write",["Array",1,["Array",16,"Bit"]]]
        ]],
        "instances":{
          "inner_compute":{
            "modref":"global.hcompute_hw_input_global_wrapper_stencil_1"
          }
        },
        "connections":[
          ["self.hw_input_stencil_clkwrk_17_op_hcompute_hw_input_global_wrapper_stencil_1_read.0","inner_compute.in0_hw_input_stencil.0"],
          ["self.hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_1_write.0","inner_compute.out_hw_input_global_wrapper_stencil"],
          ["self.valid_pass_out","self.valid_pass_in"]
        ]
      },
      "cu_op_hcompute_hw_input_global_wrapper_stencil_2":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["valid_pass_in","BitIn"],
          ["valid_pass_out","Bit"],
          ["hw_input_stencil_clkwrk_18_op_hcompute_hw_input_global_wrapper_stencil_2_read",["Array",1,["Array",16,"BitIn"]]],
          ["hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_2_write",["Array",1,["Array",16,"Bit"]]]
        ]],
        "instances":{
          "inner_compute":{
            "modref":"global.hcompute_hw_input_global_wrapper_stencil_2"
          }
        },
        "connections":[
          ["self.hw_input_stencil_clkwrk_18_op_hcompute_hw_input_global_wrapper_stencil_2_read.0","inner_compute.in0_hw_input_stencil.0"],
          ["self.hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_2_write.0","inner_compute.out_hw_input_global_wrapper_stencil"],
          ["self.valid_pass_out","self.valid_pass_in"]
        ]
      },
      "cu_op_hcompute_hw_input_global_wrapper_stencil_3":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["valid_pass_in","BitIn"],
          ["valid_pass_out","Bit"],
          ["hw_input_stencil_clkwrk_19_op_hcompute_hw_input_global_wrapper_stencil_3_read",["Array",1,["Array",16,"BitIn"]]],
          ["hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_3_write",["Array",1,["Array",16,"Bit"]]]
        ]],
        "instances":{
          "inner_compute":{
            "modref":"global.hcompute_hw_input_global_wrapper_stencil_3"
          }
        },
        "connections":[
          ["self.hw_input_stencil_clkwrk_19_op_hcompute_hw_input_global_wrapper_stencil_3_read.0","inner_compute.in0_hw_input_stencil.0"],
          ["self.hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_3_write.0","inner_compute.out_hw_input_global_wrapper_stencil"],
          ["self.valid_pass_out","self.valid_pass_in"]
        ]
      },
      "cu_op_hcompute_hw_output_stencil":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["valid_pass_in","BitIn"],
          ["valid_pass_out","Bit"],
          ["pw_conv_reduction_stencil_op_hcompute_hw_output_stencil_read",["Array",1,["Array",16,"BitIn"]]],
          ["hw_output_stencil_clkwrk_20_op_hcompute_hw_output_stencil_write",["Array",1,["Array",16,"Bit"]]]
        ]],
        "instances":{
          "inner_compute":{
            "modref":"global.hcompute_hw_output_stencil"
          }
        },
        "connections":[
          ["self.pw_conv_reduction_stencil_op_hcompute_hw_output_stencil_read.0","inner_compute.in0_pw_conv_reduction_stencil.0"],
          ["self.hw_output_stencil_clkwrk_20_op_hcompute_hw_output_stencil_write.0","inner_compute.out_hw_output_stencil"],
          ["self.valid_pass_out","self.valid_pass_in"]
        ]
      },
      "cu_op_hcompute_hw_output_stencil_1":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["valid_pass_in","BitIn"],
          ["valid_pass_out","Bit"],
          ["pw_conv_reduction_stencil_op_hcompute_hw_output_stencil_1_read",["Array",1,["Array",16,"BitIn"]]],
          ["hw_output_stencil_clkwrk_21_op_hcompute_hw_output_stencil_1_write",["Array",1,["Array",16,"Bit"]]]
        ]],
        "instances":{
          "inner_compute":{
            "modref":"global.hcompute_hw_output_stencil_1"
          }
        },
        "connections":[
          ["self.pw_conv_reduction_stencil_op_hcompute_hw_output_stencil_1_read.0","inner_compute.in0_pw_conv_reduction_stencil.0"],
          ["self.hw_output_stencil_clkwrk_21_op_hcompute_hw_output_stencil_1_write.0","inner_compute.out_hw_output_stencil"],
          ["self.valid_pass_out","self.valid_pass_in"]
        ]
      },
      "cu_op_hcompute_hw_output_stencil_2":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["valid_pass_in","BitIn"],
          ["valid_pass_out","Bit"],
          ["pw_conv_reduction_stencil_op_hcompute_hw_output_stencil_2_read",["Array",1,["Array",16,"BitIn"]]],
          ["hw_output_stencil_clkwrk_22_op_hcompute_hw_output_stencil_2_write",["Array",1,["Array",16,"Bit"]]]
        ]],
        "instances":{
          "inner_compute":{
            "modref":"global.hcompute_hw_output_stencil_2"
          }
        },
        "connections":[
          ["self.pw_conv_reduction_stencil_op_hcompute_hw_output_stencil_2_read.0","inner_compute.in0_pw_conv_reduction_stencil.0"],
          ["self.hw_output_stencil_clkwrk_22_op_hcompute_hw_output_stencil_2_write.0","inner_compute.out_hw_output_stencil"],
          ["self.valid_pass_out","self.valid_pass_in"]
        ]
      },
      "cu_op_hcompute_pw_conv_reduction_stencil":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["valid_pass_in","BitIn"],
          ["valid_pass_out","Bit"],
          ["pw_conv_reduction_stencil_clkwrk_dsa24_op_hcompute_pw_conv_reduction_stencil_write",["Array",1,["Array",16,"Bit"]]]
        ]],
        "instances":{
          "inner_compute":{
            "modref":"global.hcompute_pw_conv_reduction_stencil"
          }
        },
        "connections":[
          ["self.pw_conv_reduction_stencil_clkwrk_dsa24_op_hcompute_pw_conv_reduction_stencil_write.0","inner_compute.out_pw_conv_reduction_stencil"],
          ["self.valid_pass_out","self.valid_pass_in"]
        ]
      },
      "cu_op_hcompute_pw_conv_reduction_stencil_1":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["valid_pass_in","BitIn"],
          ["valid_pass_out","Bit"],
          ["pw_conv_reduction_stencil_clkwrk_dsa24_op_hcompute_pw_conv_reduction_stencil_1_write",["Array",1,["Array",16,"Bit"]]]
        ]],
        "instances":{
          "inner_compute":{
            "modref":"global.hcompute_pw_conv_reduction_stencil_1"
          }
        },
        "connections":[
          ["self.pw_conv_reduction_stencil_clkwrk_dsa24_op_hcompute_pw_conv_reduction_stencil_1_write.0","inner_compute.out_pw_conv_reduction_stencil"],
          ["self.valid_pass_out","self.valid_pass_in"]
        ]
      },
      "cu_op_hcompute_pw_conv_reduction_stencil_2":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["valid_pass_in","BitIn"],
          ["valid_pass_out","Bit"],
          ["pw_conv_reduction_stencil_clkwrk_dsa24_op_hcompute_pw_conv_reduction_stencil_2_write",["Array",1,["Array",16,"Bit"]]]
        ]],
        "instances":{
          "inner_compute":{
            "modref":"global.hcompute_pw_conv_reduction_stencil_2"
          }
        },
        "connections":[
          ["self.pw_conv_reduction_stencil_clkwrk_dsa24_op_hcompute_pw_conv_reduction_stencil_2_write.0","inner_compute.out_pw_conv_reduction_stencil"],
          ["self.valid_pass_out","self.valid_pass_in"]
        ]
      },
      "cu_op_hcompute_pw_conv_reduction_stencil_3":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["valid_pass_in","BitIn"],
          ["valid_pass_out","Bit"],
          ["dw_conv_stencil_op_hcompute_pw_conv_reduction_stencil_3_read",["Array",4,["Array",16,"BitIn"]]],
          ["hw_filter_pw_global_wrapper_stencil_op_hcompute_pw_conv_reduction_stencil_3_read",["Array",4,["Array",16,"BitIn"]]],
          ["pw_conv_reduction_stencil_clkwrk_dsa24_op_hcompute_pw_conv_reduction_stencil_3_read",["Array",1,["Array",16,"BitIn"]]],
          ["pw_conv_reduction_stencil_op_hcompute_pw_conv_reduction_stencil_3_write",["Array",1,["Array",16,"Bit"]]]
        ]],
        "instances":{
          "inner_compute":{
            "modref":"global.hcompute_pw_conv_reduction_stencil_3"
          }
        },
        "connections":[
          ["self.dw_conv_stencil_op_hcompute_pw_conv_reduction_stencil_3_read.0","inner_compute.in0_dw_conv_stencil.0"],
          ["self.dw_conv_stencil_op_hcompute_pw_conv_reduction_stencil_3_read.1","inner_compute.in0_dw_conv_stencil.1"],
          ["self.dw_conv_stencil_op_hcompute_pw_conv_reduction_stencil_3_read.2","inner_compute.in0_dw_conv_stencil.2"],
          ["self.dw_conv_stencil_op_hcompute_pw_conv_reduction_stencil_3_read.3","inner_compute.in0_dw_conv_stencil.3"],
          ["self.hw_filter_pw_global_wrapper_stencil_op_hcompute_pw_conv_reduction_stencil_3_read.0","inner_compute.in1_hw_filter_pw_global_wrapper_stencil.0"],
          ["self.hw_filter_pw_global_wrapper_stencil_op_hcompute_pw_conv_reduction_stencil_3_read.1","inner_compute.in1_hw_filter_pw_global_wrapper_stencil.1"],
          ["self.hw_filter_pw_global_wrapper_stencil_op_hcompute_pw_conv_reduction_stencil_3_read.2","inner_compute.in1_hw_filter_pw_global_wrapper_stencil.2"],
          ["self.hw_filter_pw_global_wrapper_stencil_op_hcompute_pw_conv_reduction_stencil_3_read.3","inner_compute.in1_hw_filter_pw_global_wrapper_stencil.3"],
          ["self.pw_conv_reduction_stencil_clkwrk_dsa24_op_hcompute_pw_conv_reduction_stencil_3_read.0","inner_compute.in2_pw_conv_reduction_stencil.0"],
          ["self.pw_conv_reduction_stencil_op_hcompute_pw_conv_reduction_stencil_3_write.0","inner_compute.out_pw_conv_reduction_stencil"],
          ["self.valid_pass_out","self.valid_pass_in"]
        ]
      },
      "cu_op_hcompute_pw_conv_reduction_stencil_4":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["valid_pass_in","BitIn"],
          ["valid_pass_out","Bit"],
          ["dw_conv_stencil_op_hcompute_pw_conv_reduction_stencil_4_read",["Array",4,["Array",16,"BitIn"]]],
          ["hw_filter_pw_global_wrapper_stencil_op_hcompute_pw_conv_reduction_stencil_4_read",["Array",4,["Array",16,"BitIn"]]],
          ["pw_conv_reduction_stencil_clkwrk_dsa24_op_hcompute_pw_conv_reduction_stencil_4_read",["Array",1,["Array",16,"BitIn"]]],
          ["pw_conv_reduction_stencil_op_hcompute_pw_conv_reduction_stencil_4_write",["Array",1,["Array",16,"Bit"]]]
        ]],
        "instances":{
          "inner_compute":{
            "modref":"global.hcompute_pw_conv_reduction_stencil_4"
          }
        },
        "connections":[
          ["self.dw_conv_stencil_op_hcompute_pw_conv_reduction_stencil_4_read.0","inner_compute.in0_dw_conv_stencil.0"],
          ["self.dw_conv_stencil_op_hcompute_pw_conv_reduction_stencil_4_read.1","inner_compute.in0_dw_conv_stencil.1"],
          ["self.dw_conv_stencil_op_hcompute_pw_conv_reduction_stencil_4_read.2","inner_compute.in0_dw_conv_stencil.2"],
          ["self.dw_conv_stencil_op_hcompute_pw_conv_reduction_stencil_4_read.3","inner_compute.in0_dw_conv_stencil.3"],
          ["self.hw_filter_pw_global_wrapper_stencil_op_hcompute_pw_conv_reduction_stencil_4_read.0","inner_compute.in1_hw_filter_pw_global_wrapper_stencil.0"],
          ["self.hw_filter_pw_global_wrapper_stencil_op_hcompute_pw_conv_reduction_stencil_4_read.1","inner_compute.in1_hw_filter_pw_global_wrapper_stencil.1"],
          ["self.hw_filter_pw_global_wrapper_stencil_op_hcompute_pw_conv_reduction_stencil_4_read.2","inner_compute.in1_hw_filter_pw_global_wrapper_stencil.2"],
          ["self.hw_filter_pw_global_wrapper_stencil_op_hcompute_pw_conv_reduction_stencil_4_read.3","inner_compute.in1_hw_filter_pw_global_wrapper_stencil.3"],
          ["self.pw_conv_reduction_stencil_clkwrk_dsa24_op_hcompute_pw_conv_reduction_stencil_4_read.0","inner_compute.in2_pw_conv_reduction_stencil.0"],
          ["self.pw_conv_reduction_stencil_op_hcompute_pw_conv_reduction_stencil_4_write.0","inner_compute.out_pw_conv_reduction_stencil"],
          ["self.valid_pass_out","self.valid_pass_in"]
        ]
      },
      "cu_op_hcompute_pw_conv_reduction_stencil_5":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["valid_pass_in","BitIn"],
          ["valid_pass_out","Bit"],
          ["dw_conv_stencil_op_hcompute_pw_conv_reduction_stencil_5_read",["Array",4,["Array",16,"BitIn"]]],
          ["hw_filter_pw_global_wrapper_stencil_op_hcompute_pw_conv_reduction_stencil_5_read",["Array",4,["Array",16,"BitIn"]]],
          ["pw_conv_reduction_stencil_clkwrk_dsa24_op_hcompute_pw_conv_reduction_stencil_5_read",["Array",1,["Array",16,"BitIn"]]],
          ["pw_conv_reduction_stencil_op_hcompute_pw_conv_reduction_stencil_5_write",["Array",1,["Array",16,"Bit"]]]
        ]],
        "instances":{
          "inner_compute":{
            "modref":"global.hcompute_pw_conv_reduction_stencil_5"
          }
        },
        "connections":[
          ["self.dw_conv_stencil_op_hcompute_pw_conv_reduction_stencil_5_read.0","inner_compute.in0_dw_conv_stencil.0"],
          ["self.dw_conv_stencil_op_hcompute_pw_conv_reduction_stencil_5_read.1","inner_compute.in0_dw_conv_stencil.1"],
          ["self.dw_conv_stencil_op_hcompute_pw_conv_reduction_stencil_5_read.2","inner_compute.in0_dw_conv_stencil.2"],
          ["self.dw_conv_stencil_op_hcompute_pw_conv_reduction_stencil_5_read.3","inner_compute.in0_dw_conv_stencil.3"],
          ["self.hw_filter_pw_global_wrapper_stencil_op_hcompute_pw_conv_reduction_stencil_5_read.0","inner_compute.in1_hw_filter_pw_global_wrapper_stencil.0"],
          ["self.hw_filter_pw_global_wrapper_stencil_op_hcompute_pw_conv_reduction_stencil_5_read.1","inner_compute.in1_hw_filter_pw_global_wrapper_stencil.1"],
          ["self.hw_filter_pw_global_wrapper_stencil_op_hcompute_pw_conv_reduction_stencil_5_read.2","inner_compute.in1_hw_filter_pw_global_wrapper_stencil.2"],
          ["self.hw_filter_pw_global_wrapper_stencil_op_hcompute_pw_conv_reduction_stencil_5_read.3","inner_compute.in1_hw_filter_pw_global_wrapper_stencil.3"],
          ["self.pw_conv_reduction_stencil_clkwrk_dsa24_op_hcompute_pw_conv_reduction_stencil_5_read.0","inner_compute.in2_pw_conv_reduction_stencil.0"],
          ["self.pw_conv_reduction_stencil_op_hcompute_pw_conv_reduction_stencil_5_write.0","inner_compute.out_pw_conv_reduction_stencil"],
          ["self.valid_pass_out","self.valid_pass_in"]
        ]
      },
      "dw_conv_stencil_clkwrk_dsa23_ub":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["flush","BitIn"],
          ["reset","BitIn"],
          ["op_hcompute_dw_conv_stencil_1_write",["Array",1,["Array",16,"BitIn"]]],
          ["op_hcompute_dw_conv_stencil_1_write_extra_ctrl","BitIn"],
          ["op_hcompute_dw_conv_stencil_2_write",["Array",1,["Array",16,"BitIn"]]],
          ["op_hcompute_dw_conv_stencil_2_write_extra_ctrl","BitIn"],
          ["op_hcompute_dw_conv_stencil_3_write",["Array",1,["Array",16,"BitIn"]]],
          ["op_hcompute_dw_conv_stencil_3_write_extra_ctrl","BitIn"],
          ["op_hcompute_dw_conv_stencil_4_read",["Array",1,["Array",16,"Bit"]]],
          ["op_hcompute_dw_conv_stencil_4_read_extra_ctrl","Bit"],
          ["op_hcompute_dw_conv_stencil_5_read",["Array",1,["Array",16,"Bit"]]],
          ["op_hcompute_dw_conv_stencil_5_read_extra_ctrl","Bit"],
          ["op_hcompute_dw_conv_stencil_6_read",["Array",1,["Array",16,"Bit"]]],
          ["op_hcompute_dw_conv_stencil_6_read_extra_ctrl","Bit"],
          ["op_hcompute_dw_conv_stencil_7_read",["Array",1,["Array",16,"Bit"]]],
          ["op_hcompute_dw_conv_stencil_7_read_extra_ctrl","Bit"],
          ["op_hcompute_dw_conv_stencil_write",["Array",1,["Array",16,"BitIn"]]],
          ["op_hcompute_dw_conv_stencil_write_extra_ctrl","BitIn"]
        ]],
        "connections":[
          ["self.op_hcompute_dw_conv_stencil_5_read.0","self.op_hcompute_dw_conv_stencil_1_write.0"],
          ["self.op_hcompute_dw_conv_stencil_5_read_extra_ctrl","self.op_hcompute_dw_conv_stencil_1_write_extra_ctrl"],
          ["self.op_hcompute_dw_conv_stencil_6_read.0","self.op_hcompute_dw_conv_stencil_2_write.0"],
          ["self.op_hcompute_dw_conv_stencil_6_read_extra_ctrl","self.op_hcompute_dw_conv_stencil_2_write_extra_ctrl"],
          ["self.op_hcompute_dw_conv_stencil_7_read.0","self.op_hcompute_dw_conv_stencil_3_write.0"],
          ["self.op_hcompute_dw_conv_stencil_7_read_extra_ctrl","self.op_hcompute_dw_conv_stencil_3_write_extra_ctrl"],
          ["self.op_hcompute_dw_conv_stencil_write.0","self.op_hcompute_dw_conv_stencil_4_read.0"],
          ["self.op_hcompute_dw_conv_stencil_write_extra_ctrl","self.op_hcompute_dw_conv_stencil_4_read_extra_ctrl"]
        ]
      },
      "dw_conv_stencil_ub":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["flush","BitIn"],
          ["reset","BitIn"],
          ["op_hcompute_dw_conv_stencil_4_write",["Array",1,["Array",16,"BitIn"]]],
          ["op_hcompute_dw_conv_stencil_4_write_extra_ctrl","BitIn"],
          ["op_hcompute_dw_conv_stencil_5_write",["Array",1,["Array",16,"BitIn"]]],
          ["op_hcompute_dw_conv_stencil_5_write_extra_ctrl","BitIn"],
          ["op_hcompute_dw_conv_stencil_6_write",["Array",1,["Array",16,"BitIn"]]],
          ["op_hcompute_dw_conv_stencil_6_write_extra_ctrl","BitIn"],
          ["op_hcompute_dw_conv_stencil_7_write",["Array",1,["Array",16,"BitIn"]]],
          ["op_hcompute_dw_conv_stencil_7_write_extra_ctrl","BitIn"],
          ["op_hcompute_pw_conv_reduction_stencil_3_read",["Array",4,["Array",16,"Bit"]]],
          ["op_hcompute_pw_conv_reduction_stencil_3_read_extra_ctrl","Bit"],
          ["op_hcompute_pw_conv_reduction_stencil_4_read",["Array",4,["Array",16,"Bit"]]],
          ["op_hcompute_pw_conv_reduction_stencil_4_read_extra_ctrl","Bit"],
          ["op_hcompute_pw_conv_reduction_stencil_5_read",["Array",4,["Array",16,"Bit"]]],
          ["op_hcompute_pw_conv_reduction_stencil_5_read_extra_ctrl","Bit"]
        ]],
        "instances":{
          "and_all__U0":{
            "modref":"corebit.and"
          },
          "and_all__U1":{
            "modref":"corebit.and"
          },
          "and_all__U2":{
            "modref":"corebit.and"
          },
          "and_all__U3":{
            "modref":"corebit.and"
          },
          "and_all__U4":{
            "modref":"corebit.and"
          },
          "and_all__U5":{
            "modref":"corebit.and"
          },
          "and_all__U6":{
            "modref":"corebit.and"
          },
          "and_all__U7":{
            "modref":"corebit.and"
          },
          "and_all__U8":{
            "modref":"corebit.and"
          }
        },
        "connections":[
          ["self.op_hcompute_dw_conv_stencil_4_write_extra_ctrl","and_all__U0.in0"],
          ["self.op_hcompute_dw_conv_stencil_5_write_extra_ctrl","and_all__U0.in1"],
          ["and_all__U1.in0","and_all__U0.out"],
          ["self.op_hcompute_dw_conv_stencil_6_write_extra_ctrl","and_all__U1.in1"],
          ["and_all__U2.in0","and_all__U1.out"],
          ["self.op_hcompute_dw_conv_stencil_7_write_extra_ctrl","and_all__U2.in1"],
          ["self.op_hcompute_pw_conv_reduction_stencil_3_read_extra_ctrl","and_all__U2.out"],
          ["self.op_hcompute_dw_conv_stencil_4_write_extra_ctrl","and_all__U3.in0"],
          ["self.op_hcompute_dw_conv_stencil_5_write_extra_ctrl","and_all__U3.in1"],
          ["and_all__U4.in0","and_all__U3.out"],
          ["self.op_hcompute_dw_conv_stencil_6_write_extra_ctrl","and_all__U4.in1"],
          ["and_all__U5.in0","and_all__U4.out"],
          ["self.op_hcompute_dw_conv_stencil_7_write_extra_ctrl","and_all__U5.in1"],
          ["self.op_hcompute_pw_conv_reduction_stencil_4_read_extra_ctrl","and_all__U5.out"],
          ["self.op_hcompute_dw_conv_stencil_4_write_extra_ctrl","and_all__U6.in0"],
          ["self.op_hcompute_dw_conv_stencil_5_write_extra_ctrl","and_all__U6.in1"],
          ["and_all__U7.in0","and_all__U6.out"],
          ["self.op_hcompute_dw_conv_stencil_6_write_extra_ctrl","and_all__U7.in1"],
          ["and_all__U8.in0","and_all__U7.out"],
          ["self.op_hcompute_dw_conv_stencil_7_write_extra_ctrl","and_all__U8.in1"],
          ["self.op_hcompute_pw_conv_reduction_stencil_5_read_extra_ctrl","and_all__U8.out"],
          ["self.op_hcompute_pw_conv_reduction_stencil_3_read.0","self.op_hcompute_dw_conv_stencil_4_write.0"],
          ["self.op_hcompute_pw_conv_reduction_stencil_4_read.3","self.op_hcompute_dw_conv_stencil_4_write.0"],
          ["self.op_hcompute_pw_conv_reduction_stencil_5_read.0","self.op_hcompute_dw_conv_stencil_4_write.0"],
          ["self.op_hcompute_pw_conv_reduction_stencil_3_read.1","self.op_hcompute_dw_conv_stencil_5_write.0"],
          ["self.op_hcompute_pw_conv_reduction_stencil_4_read.0","self.op_hcompute_dw_conv_stencil_5_write.0"],
          ["self.op_hcompute_pw_conv_reduction_stencil_5_read.1","self.op_hcompute_dw_conv_stencil_5_write.0"],
          ["self.op_hcompute_pw_conv_reduction_stencil_3_read.3","self.op_hcompute_dw_conv_stencil_6_write.0"],
          ["self.op_hcompute_pw_conv_reduction_stencil_4_read.2","self.op_hcompute_dw_conv_stencil_6_write.0"],
          ["self.op_hcompute_pw_conv_reduction_stencil_5_read.3","self.op_hcompute_dw_conv_stencil_6_write.0"],
          ["self.op_hcompute_pw_conv_reduction_stencil_3_read.2","self.op_hcompute_dw_conv_stencil_7_write.0"],
          ["self.op_hcompute_pw_conv_reduction_stencil_4_read.1","self.op_hcompute_dw_conv_stencil_7_write.0"],
          ["self.op_hcompute_pw_conv_reduction_stencil_5_read.2","self.op_hcompute_dw_conv_stencil_7_write.0"]
        ]
      },
      "hcompute_dw_conv_stencil":{
        "type":["Record",[
          ["out_dw_conv_stencil",["Array",16,"Bit"]]
        ]],
        "instances":{
          "const_p0__739":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          }
        },
        "connections":[
          ["self.out_dw_conv_stencil","const_p0__739.out"]
        ]
      },
      "hcompute_dw_conv_stencil_1":{
        "type":["Record",[
          ["out_dw_conv_stencil",["Array",16,"Bit"]]
        ]],
        "instances":{
          "const_p0__742":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          }
        },
        "connections":[
          ["self.out_dw_conv_stencil","const_p0__742.out"]
        ]
      },
      "hcompute_dw_conv_stencil_2":{
        "type":["Record",[
          ["out_dw_conv_stencil",["Array",16,"Bit"]]
        ]],
        "instances":{
          "const_p0__745":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          }
        },
        "connections":[
          ["self.out_dw_conv_stencil","const_p0__745.out"]
        ]
      },
      "hcompute_dw_conv_stencil_3":{
        "type":["Record",[
          ["out_dw_conv_stencil",["Array",16,"Bit"]]
        ]],
        "instances":{
          "const_p0__748$1":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          }
        },
        "connections":[
          ["self.out_dw_conv_stencil","const_p0__748$1.out"]
        ]
      },
      "hcompute_dw_conv_stencil_4":{
        "type":["Record",[
          ["out_dw_conv_stencil",["Array",16,"Bit"]],
          ["in0_dw_conv_stencil",["Array",1,["Array",16,"BitIn"]]],
          ["in1_hw_filter_dw_global_wrapper_stencil",["Array",9,["Array",16,"BitIn"]]],
          ["in2_hw_input_global_wrapper_stencil",["Array",9,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "add_768_784_785":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_769_782_783":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_770_781_782":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_771_780_781":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_772_779_780":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_773_778_779":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_774_777_778":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_775_776_777":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_dw_conv_stencil_1_783_784":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "mul_hw_filter_dw_global_wrapper_stencil_1_hw_input_global_wrapper_stencil_1_768":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_hw_filter_dw_global_wrapper_stencil_2_hw_input_global_wrapper_stencil_2_769":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_hw_filter_dw_global_wrapper_stencil_3_hw_input_global_wrapper_stencil_3_770":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_hw_filter_dw_global_wrapper_stencil_4_hw_input_global_wrapper_stencil_4_771":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_hw_filter_dw_global_wrapper_stencil_5_hw_input_global_wrapper_stencil_5_772":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_hw_filter_dw_global_wrapper_stencil_6_hw_input_global_wrapper_stencil_6_773":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_hw_filter_dw_global_wrapper_stencil_7_hw_input_global_wrapper_stencil_7_774":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_hw_filter_dw_global_wrapper_stencil_8_hw_input_global_wrapper_stencil_8_775":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_hw_filter_dw_global_wrapper_stencil_9_hw_input_global_wrapper_stencil_9_776":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["mul_hw_filter_dw_global_wrapper_stencil_1_hw_input_global_wrapper_stencil_1_768.out","add_768_784_785.in0"],
          ["add_dw_conv_stencil_1_783_784.out","add_768_784_785.in1"],
          ["self.out_dw_conv_stencil","add_768_784_785.out"],
          ["mul_hw_filter_dw_global_wrapper_stencil_2_hw_input_global_wrapper_stencil_2_769.out","add_769_782_783.in0"],
          ["add_770_781_782.out","add_769_782_783.in1"],
          ["add_dw_conv_stencil_1_783_784.in1","add_769_782_783.out"],
          ["mul_hw_filter_dw_global_wrapper_stencil_3_hw_input_global_wrapper_stencil_3_770.out","add_770_781_782.in0"],
          ["add_771_780_781.out","add_770_781_782.in1"],
          ["mul_hw_filter_dw_global_wrapper_stencil_4_hw_input_global_wrapper_stencil_4_771.out","add_771_780_781.in0"],
          ["add_772_779_780.out","add_771_780_781.in1"],
          ["mul_hw_filter_dw_global_wrapper_stencil_5_hw_input_global_wrapper_stencil_5_772.out","add_772_779_780.in0"],
          ["add_773_778_779.out","add_772_779_780.in1"],
          ["mul_hw_filter_dw_global_wrapper_stencil_6_hw_input_global_wrapper_stencil_6_773.out","add_773_778_779.in0"],
          ["add_774_777_778.out","add_773_778_779.in1"],
          ["mul_hw_filter_dw_global_wrapper_stencil_7_hw_input_global_wrapper_stencil_7_774.out","add_774_777_778.in0"],
          ["add_775_776_777.out","add_774_777_778.in1"],
          ["mul_hw_filter_dw_global_wrapper_stencil_8_hw_input_global_wrapper_stencil_8_775.out","add_775_776_777.in0"],
          ["mul_hw_filter_dw_global_wrapper_stencil_9_hw_input_global_wrapper_stencil_9_776.out","add_775_776_777.in1"],
          ["self.in0_dw_conv_stencil.0","add_dw_conv_stencil_1_783_784.in0"],
          ["self.in1_hw_filter_dw_global_wrapper_stencil.0","mul_hw_filter_dw_global_wrapper_stencil_1_hw_input_global_wrapper_stencil_1_768.in0"],
          ["self.in2_hw_input_global_wrapper_stencil.0","mul_hw_filter_dw_global_wrapper_stencil_1_hw_input_global_wrapper_stencil_1_768.in1"],
          ["self.in1_hw_filter_dw_global_wrapper_stencil.1","mul_hw_filter_dw_global_wrapper_stencil_2_hw_input_global_wrapper_stencil_2_769.in0"],
          ["self.in2_hw_input_global_wrapper_stencil.1","mul_hw_filter_dw_global_wrapper_stencil_2_hw_input_global_wrapper_stencil_2_769.in1"],
          ["self.in1_hw_filter_dw_global_wrapper_stencil.2","mul_hw_filter_dw_global_wrapper_stencil_3_hw_input_global_wrapper_stencil_3_770.in0"],
          ["self.in2_hw_input_global_wrapper_stencil.2","mul_hw_filter_dw_global_wrapper_stencil_3_hw_input_global_wrapper_stencil_3_770.in1"],
          ["self.in1_hw_filter_dw_global_wrapper_stencil.3","mul_hw_filter_dw_global_wrapper_stencil_4_hw_input_global_wrapper_stencil_4_771.in0"],
          ["self.in2_hw_input_global_wrapper_stencil.3","mul_hw_filter_dw_global_wrapper_stencil_4_hw_input_global_wrapper_stencil_4_771.in1"],
          ["self.in1_hw_filter_dw_global_wrapper_stencil.4","mul_hw_filter_dw_global_wrapper_stencil_5_hw_input_global_wrapper_stencil_5_772.in0"],
          ["self.in2_hw_input_global_wrapper_stencil.4","mul_hw_filter_dw_global_wrapper_stencil_5_hw_input_global_wrapper_stencil_5_772.in1"],
          ["self.in1_hw_filter_dw_global_wrapper_stencil.5","mul_hw_filter_dw_global_wrapper_stencil_6_hw_input_global_wrapper_stencil_6_773.in0"],
          ["self.in2_hw_input_global_wrapper_stencil.5","mul_hw_filter_dw_global_wrapper_stencil_6_hw_input_global_wrapper_stencil_6_773.in1"],
          ["self.in1_hw_filter_dw_global_wrapper_stencil.6","mul_hw_filter_dw_global_wrapper_stencil_7_hw_input_global_wrapper_stencil_7_774.in0"],
          ["self.in2_hw_input_global_wrapper_stencil.6","mul_hw_filter_dw_global_wrapper_stencil_7_hw_input_global_wrapper_stencil_7_774.in1"],
          ["self.in1_hw_filter_dw_global_wrapper_stencil.7","mul_hw_filter_dw_global_wrapper_stencil_8_hw_input_global_wrapper_stencil_8_775.in0"],
          ["self.in2_hw_input_global_wrapper_stencil.7","mul_hw_filter_dw_global_wrapper_stencil_8_hw_input_global_wrapper_stencil_8_775.in1"],
          ["self.in1_hw_filter_dw_global_wrapper_stencil.8","mul_hw_filter_dw_global_wrapper_stencil_9_hw_input_global_wrapper_stencil_9_776.in0"],
          ["self.in2_hw_input_global_wrapper_stencil.8","mul_hw_filter_dw_global_wrapper_stencil_9_hw_input_global_wrapper_stencil_9_776.in1"]
        ]
      },
      "hcompute_dw_conv_stencil_5":{
        "type":["Record",[
          ["out_dw_conv_stencil",["Array",16,"Bit"]],
          ["in0_dw_conv_stencil",["Array",1,["Array",16,"BitIn"]]],
          ["in1_hw_filter_dw_global_wrapper_stencil",["Array",9,["Array",16,"BitIn"]]],
          ["in2_hw_input_global_wrapper_stencil",["Array",9,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "add_845_861_862":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_846_859_860":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_847_858_859":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_848_857_858":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_849_856_857":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_850_855_856":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_851_854_855":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_852_853_854":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_dw_conv_stencil_2_860_861":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "mul_hw_filter_dw_global_wrapper_stencil_10_hw_input_global_wrapper_stencil_10_845":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_hw_filter_dw_global_wrapper_stencil_11_hw_input_global_wrapper_stencil_11_846":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_hw_filter_dw_global_wrapper_stencil_12_hw_input_global_wrapper_stencil_12_847":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_hw_filter_dw_global_wrapper_stencil_13_hw_input_global_wrapper_stencil_13_848":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_hw_filter_dw_global_wrapper_stencil_14_hw_input_global_wrapper_stencil_14_849":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_hw_filter_dw_global_wrapper_stencil_15_hw_input_global_wrapper_stencil_15_850":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_hw_filter_dw_global_wrapper_stencil_16_hw_input_global_wrapper_stencil_16_851":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_hw_filter_dw_global_wrapper_stencil_17_hw_input_global_wrapper_stencil_17_852":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_hw_filter_dw_global_wrapper_stencil_18_hw_input_global_wrapper_stencil_18_853":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["mul_hw_filter_dw_global_wrapper_stencil_10_hw_input_global_wrapper_stencil_10_845.out","add_845_861_862.in0"],
          ["add_dw_conv_stencil_2_860_861.out","add_845_861_862.in1"],
          ["self.out_dw_conv_stencil","add_845_861_862.out"],
          ["mul_hw_filter_dw_global_wrapper_stencil_11_hw_input_global_wrapper_stencil_11_846.out","add_846_859_860.in0"],
          ["add_847_858_859.out","add_846_859_860.in1"],
          ["add_dw_conv_stencil_2_860_861.in1","add_846_859_860.out"],
          ["mul_hw_filter_dw_global_wrapper_stencil_12_hw_input_global_wrapper_stencil_12_847.out","add_847_858_859.in0"],
          ["add_848_857_858.out","add_847_858_859.in1"],
          ["mul_hw_filter_dw_global_wrapper_stencil_13_hw_input_global_wrapper_stencil_13_848.out","add_848_857_858.in0"],
          ["add_849_856_857.out","add_848_857_858.in1"],
          ["mul_hw_filter_dw_global_wrapper_stencil_14_hw_input_global_wrapper_stencil_14_849.out","add_849_856_857.in0"],
          ["add_850_855_856.out","add_849_856_857.in1"],
          ["mul_hw_filter_dw_global_wrapper_stencil_15_hw_input_global_wrapper_stencil_15_850.out","add_850_855_856.in0"],
          ["add_851_854_855.out","add_850_855_856.in1"],
          ["mul_hw_filter_dw_global_wrapper_stencil_16_hw_input_global_wrapper_stencil_16_851.out","add_851_854_855.in0"],
          ["add_852_853_854.out","add_851_854_855.in1"],
          ["mul_hw_filter_dw_global_wrapper_stencil_17_hw_input_global_wrapper_stencil_17_852.out","add_852_853_854.in0"],
          ["mul_hw_filter_dw_global_wrapper_stencil_18_hw_input_global_wrapper_stencil_18_853.out","add_852_853_854.in1"],
          ["self.in0_dw_conv_stencil.0","add_dw_conv_stencil_2_860_861.in0"],
          ["self.in1_hw_filter_dw_global_wrapper_stencil.0","mul_hw_filter_dw_global_wrapper_stencil_10_hw_input_global_wrapper_stencil_10_845.in0"],
          ["self.in2_hw_input_global_wrapper_stencil.0","mul_hw_filter_dw_global_wrapper_stencil_10_hw_input_global_wrapper_stencil_10_845.in1"],
          ["self.in1_hw_filter_dw_global_wrapper_stencil.1","mul_hw_filter_dw_global_wrapper_stencil_11_hw_input_global_wrapper_stencil_11_846.in0"],
          ["self.in2_hw_input_global_wrapper_stencil.1","mul_hw_filter_dw_global_wrapper_stencil_11_hw_input_global_wrapper_stencil_11_846.in1"],
          ["self.in1_hw_filter_dw_global_wrapper_stencil.2","mul_hw_filter_dw_global_wrapper_stencil_12_hw_input_global_wrapper_stencil_12_847.in0"],
          ["self.in2_hw_input_global_wrapper_stencil.2","mul_hw_filter_dw_global_wrapper_stencil_12_hw_input_global_wrapper_stencil_12_847.in1"],
          ["self.in1_hw_filter_dw_global_wrapper_stencil.3","mul_hw_filter_dw_global_wrapper_stencil_13_hw_input_global_wrapper_stencil_13_848.in0"],
          ["self.in2_hw_input_global_wrapper_stencil.3","mul_hw_filter_dw_global_wrapper_stencil_13_hw_input_global_wrapper_stencil_13_848.in1"],
          ["self.in1_hw_filter_dw_global_wrapper_stencil.4","mul_hw_filter_dw_global_wrapper_stencil_14_hw_input_global_wrapper_stencil_14_849.in0"],
          ["self.in2_hw_input_global_wrapper_stencil.4","mul_hw_filter_dw_global_wrapper_stencil_14_hw_input_global_wrapper_stencil_14_849.in1"],
          ["self.in1_hw_filter_dw_global_wrapper_stencil.5","mul_hw_filter_dw_global_wrapper_stencil_15_hw_input_global_wrapper_stencil_15_850.in0"],
          ["self.in2_hw_input_global_wrapper_stencil.5","mul_hw_filter_dw_global_wrapper_stencil_15_hw_input_global_wrapper_stencil_15_850.in1"],
          ["self.in1_hw_filter_dw_global_wrapper_stencil.6","mul_hw_filter_dw_global_wrapper_stencil_16_hw_input_global_wrapper_stencil_16_851.in0"],
          ["self.in2_hw_input_global_wrapper_stencil.6","mul_hw_filter_dw_global_wrapper_stencil_16_hw_input_global_wrapper_stencil_16_851.in1"],
          ["self.in1_hw_filter_dw_global_wrapper_stencil.7","mul_hw_filter_dw_global_wrapper_stencil_17_hw_input_global_wrapper_stencil_17_852.in0"],
          ["self.in2_hw_input_global_wrapper_stencil.7","mul_hw_filter_dw_global_wrapper_stencil_17_hw_input_global_wrapper_stencil_17_852.in1"],
          ["self.in1_hw_filter_dw_global_wrapper_stencil.8","mul_hw_filter_dw_global_wrapper_stencil_18_hw_input_global_wrapper_stencil_18_853.in0"],
          ["self.in2_hw_input_global_wrapper_stencil.8","mul_hw_filter_dw_global_wrapper_stencil_18_hw_input_global_wrapper_stencil_18_853.in1"]
        ]
      },
      "hcompute_dw_conv_stencil_6":{
        "type":["Record",[
          ["out_dw_conv_stencil",["Array",16,"Bit"]],
          ["in0_dw_conv_stencil",["Array",1,["Array",16,"BitIn"]]],
          ["in1_hw_filter_dw_global_wrapper_stencil",["Array",9,["Array",16,"BitIn"]]],
          ["in2_hw_input_global_wrapper_stencil",["Array",9,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "add_922_938_939":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_923_936_937":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_924_935_936":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_925_934_935":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_926_933_934":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_927_932_933":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_928_931_932":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_929_930_931":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_dw_conv_stencil_3_937_938":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "mul_hw_filter_dw_global_wrapper_stencil_19_hw_input_global_wrapper_stencil_19_922":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_hw_filter_dw_global_wrapper_stencil_20_hw_input_global_wrapper_stencil_20_923":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_hw_filter_dw_global_wrapper_stencil_21_hw_input_global_wrapper_stencil_21_924":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_hw_filter_dw_global_wrapper_stencil_22_hw_input_global_wrapper_stencil_22_925":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_hw_filter_dw_global_wrapper_stencil_23_hw_input_global_wrapper_stencil_23_926":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_hw_filter_dw_global_wrapper_stencil_24_hw_input_global_wrapper_stencil_24_927":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_hw_filter_dw_global_wrapper_stencil_25_hw_input_global_wrapper_stencil_25_928":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_hw_filter_dw_global_wrapper_stencil_26_hw_input_global_wrapper_stencil_26_929":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_hw_filter_dw_global_wrapper_stencil_27_hw_input_global_wrapper_stencil_27_930":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["mul_hw_filter_dw_global_wrapper_stencil_19_hw_input_global_wrapper_stencil_19_922.out","add_922_938_939.in0"],
          ["add_dw_conv_stencil_3_937_938.out","add_922_938_939.in1"],
          ["self.out_dw_conv_stencil","add_922_938_939.out"],
          ["mul_hw_filter_dw_global_wrapper_stencil_20_hw_input_global_wrapper_stencil_20_923.out","add_923_936_937.in0"],
          ["add_924_935_936.out","add_923_936_937.in1"],
          ["add_dw_conv_stencil_3_937_938.in1","add_923_936_937.out"],
          ["mul_hw_filter_dw_global_wrapper_stencil_21_hw_input_global_wrapper_stencil_21_924.out","add_924_935_936.in0"],
          ["add_925_934_935.out","add_924_935_936.in1"],
          ["mul_hw_filter_dw_global_wrapper_stencil_22_hw_input_global_wrapper_stencil_22_925.out","add_925_934_935.in0"],
          ["add_926_933_934.out","add_925_934_935.in1"],
          ["mul_hw_filter_dw_global_wrapper_stencil_23_hw_input_global_wrapper_stencil_23_926.out","add_926_933_934.in0"],
          ["add_927_932_933.out","add_926_933_934.in1"],
          ["mul_hw_filter_dw_global_wrapper_stencil_24_hw_input_global_wrapper_stencil_24_927.out","add_927_932_933.in0"],
          ["add_928_931_932.out","add_927_932_933.in1"],
          ["mul_hw_filter_dw_global_wrapper_stencil_25_hw_input_global_wrapper_stencil_25_928.out","add_928_931_932.in0"],
          ["add_929_930_931.out","add_928_931_932.in1"],
          ["mul_hw_filter_dw_global_wrapper_stencil_26_hw_input_global_wrapper_stencil_26_929.out","add_929_930_931.in0"],
          ["mul_hw_filter_dw_global_wrapper_stencil_27_hw_input_global_wrapper_stencil_27_930.out","add_929_930_931.in1"],
          ["self.in0_dw_conv_stencil.0","add_dw_conv_stencil_3_937_938.in0"],
          ["self.in1_hw_filter_dw_global_wrapper_stencil.0","mul_hw_filter_dw_global_wrapper_stencil_19_hw_input_global_wrapper_stencil_19_922.in0"],
          ["self.in2_hw_input_global_wrapper_stencil.0","mul_hw_filter_dw_global_wrapper_stencil_19_hw_input_global_wrapper_stencil_19_922.in1"],
          ["self.in1_hw_filter_dw_global_wrapper_stencil.1","mul_hw_filter_dw_global_wrapper_stencil_20_hw_input_global_wrapper_stencil_20_923.in0"],
          ["self.in2_hw_input_global_wrapper_stencil.1","mul_hw_filter_dw_global_wrapper_stencil_20_hw_input_global_wrapper_stencil_20_923.in1"],
          ["self.in1_hw_filter_dw_global_wrapper_stencil.2","mul_hw_filter_dw_global_wrapper_stencil_21_hw_input_global_wrapper_stencil_21_924.in0"],
          ["self.in2_hw_input_global_wrapper_stencil.2","mul_hw_filter_dw_global_wrapper_stencil_21_hw_input_global_wrapper_stencil_21_924.in1"],
          ["self.in1_hw_filter_dw_global_wrapper_stencil.3","mul_hw_filter_dw_global_wrapper_stencil_22_hw_input_global_wrapper_stencil_22_925.in0"],
          ["self.in2_hw_input_global_wrapper_stencil.3","mul_hw_filter_dw_global_wrapper_stencil_22_hw_input_global_wrapper_stencil_22_925.in1"],
          ["self.in1_hw_filter_dw_global_wrapper_stencil.4","mul_hw_filter_dw_global_wrapper_stencil_23_hw_input_global_wrapper_stencil_23_926.in0"],
          ["self.in2_hw_input_global_wrapper_stencil.4","mul_hw_filter_dw_global_wrapper_stencil_23_hw_input_global_wrapper_stencil_23_926.in1"],
          ["self.in1_hw_filter_dw_global_wrapper_stencil.5","mul_hw_filter_dw_global_wrapper_stencil_24_hw_input_global_wrapper_stencil_24_927.in0"],
          ["self.in2_hw_input_global_wrapper_stencil.5","mul_hw_filter_dw_global_wrapper_stencil_24_hw_input_global_wrapper_stencil_24_927.in1"],
          ["self.in1_hw_filter_dw_global_wrapper_stencil.6","mul_hw_filter_dw_global_wrapper_stencil_25_hw_input_global_wrapper_stencil_25_928.in0"],
          ["self.in2_hw_input_global_wrapper_stencil.6","mul_hw_filter_dw_global_wrapper_stencil_25_hw_input_global_wrapper_stencil_25_928.in1"],
          ["self.in1_hw_filter_dw_global_wrapper_stencil.7","mul_hw_filter_dw_global_wrapper_stencil_26_hw_input_global_wrapper_stencil_26_929.in0"],
          ["self.in2_hw_input_global_wrapper_stencil.7","mul_hw_filter_dw_global_wrapper_stencil_26_hw_input_global_wrapper_stencil_26_929.in1"],
          ["self.in1_hw_filter_dw_global_wrapper_stencil.8","mul_hw_filter_dw_global_wrapper_stencil_27_hw_input_global_wrapper_stencil_27_930.in0"],
          ["self.in2_hw_input_global_wrapper_stencil.8","mul_hw_filter_dw_global_wrapper_stencil_27_hw_input_global_wrapper_stencil_27_930.in1"]
        ]
      },
      "hcompute_dw_conv_stencil_7":{
        "type":["Record",[
          ["out_dw_conv_stencil",["Array",16,"Bit"]],
          ["in0_dw_conv_stencil",["Array",1,["Array",16,"BitIn"]]],
          ["in1_hw_filter_dw_global_wrapper_stencil",["Array",9,["Array",16,"BitIn"]]],
          ["in2_hw_input_global_wrapper_stencil",["Array",9,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "add_1000_1013_1014":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_1001_1012_1013":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_1002_1011_1012":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_1003_1010_1011":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_1004_1009_1010":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_1005_1008_1009":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_1006_1007_1008":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_999_1015_1016":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_dw_conv_stencil_4_1014_1015":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "mul_hw_filter_dw_global_wrapper_stencil_28_hw_input_global_wrapper_stencil_28_999":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_hw_filter_dw_global_wrapper_stencil_29_hw_input_global_wrapper_stencil_29_1000":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_hw_filter_dw_global_wrapper_stencil_30_hw_input_global_wrapper_stencil_30_1001":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_hw_filter_dw_global_wrapper_stencil_31_hw_input_global_wrapper_stencil_31_1002":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_hw_filter_dw_global_wrapper_stencil_32_hw_input_global_wrapper_stencil_32_1003":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_hw_filter_dw_global_wrapper_stencil_33_hw_input_global_wrapper_stencil_33_1004":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_hw_filter_dw_global_wrapper_stencil_34_hw_input_global_wrapper_stencil_34_1005":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_hw_filter_dw_global_wrapper_stencil_35_hw_input_global_wrapper_stencil_35_1006":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_hw_filter_dw_global_wrapper_stencil_36_hw_input_global_wrapper_stencil_36_1007":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["mul_hw_filter_dw_global_wrapper_stencil_29_hw_input_global_wrapper_stencil_29_1000.out","add_1000_1013_1014.in0"],
          ["add_1001_1012_1013.out","add_1000_1013_1014.in1"],
          ["add_dw_conv_stencil_4_1014_1015.in1","add_1000_1013_1014.out"],
          ["mul_hw_filter_dw_global_wrapper_stencil_30_hw_input_global_wrapper_stencil_30_1001.out","add_1001_1012_1013.in0"],
          ["add_1002_1011_1012.out","add_1001_1012_1013.in1"],
          ["mul_hw_filter_dw_global_wrapper_stencil_31_hw_input_global_wrapper_stencil_31_1002.out","add_1002_1011_1012.in0"],
          ["add_1003_1010_1011.out","add_1002_1011_1012.in1"],
          ["mul_hw_filter_dw_global_wrapper_stencil_32_hw_input_global_wrapper_stencil_32_1003.out","add_1003_1010_1011.in0"],
          ["add_1004_1009_1010.out","add_1003_1010_1011.in1"],
          ["mul_hw_filter_dw_global_wrapper_stencil_33_hw_input_global_wrapper_stencil_33_1004.out","add_1004_1009_1010.in0"],
          ["add_1005_1008_1009.out","add_1004_1009_1010.in1"],
          ["mul_hw_filter_dw_global_wrapper_stencil_34_hw_input_global_wrapper_stencil_34_1005.out","add_1005_1008_1009.in0"],
          ["add_1006_1007_1008.out","add_1005_1008_1009.in1"],
          ["mul_hw_filter_dw_global_wrapper_stencil_35_hw_input_global_wrapper_stencil_35_1006.out","add_1006_1007_1008.in0"],
          ["mul_hw_filter_dw_global_wrapper_stencil_36_hw_input_global_wrapper_stencil_36_1007.out","add_1006_1007_1008.in1"],
          ["mul_hw_filter_dw_global_wrapper_stencil_28_hw_input_global_wrapper_stencil_28_999.out","add_999_1015_1016.in0"],
          ["add_dw_conv_stencil_4_1014_1015.out","add_999_1015_1016.in1"],
          ["self.out_dw_conv_stencil","add_999_1015_1016.out"],
          ["self.in0_dw_conv_stencil.0","add_dw_conv_stencil_4_1014_1015.in0"],
          ["self.in1_hw_filter_dw_global_wrapper_stencil.0","mul_hw_filter_dw_global_wrapper_stencil_28_hw_input_global_wrapper_stencil_28_999.in0"],
          ["self.in2_hw_input_global_wrapper_stencil.0","mul_hw_filter_dw_global_wrapper_stencil_28_hw_input_global_wrapper_stencil_28_999.in1"],
          ["self.in1_hw_filter_dw_global_wrapper_stencil.1","mul_hw_filter_dw_global_wrapper_stencil_29_hw_input_global_wrapper_stencil_29_1000.in0"],
          ["self.in2_hw_input_global_wrapper_stencil.1","mul_hw_filter_dw_global_wrapper_stencil_29_hw_input_global_wrapper_stencil_29_1000.in1"],
          ["self.in1_hw_filter_dw_global_wrapper_stencil.2","mul_hw_filter_dw_global_wrapper_stencil_30_hw_input_global_wrapper_stencil_30_1001.in0"],
          ["self.in2_hw_input_global_wrapper_stencil.2","mul_hw_filter_dw_global_wrapper_stencil_30_hw_input_global_wrapper_stencil_30_1001.in1"],
          ["self.in1_hw_filter_dw_global_wrapper_stencil.3","mul_hw_filter_dw_global_wrapper_stencil_31_hw_input_global_wrapper_stencil_31_1002.in0"],
          ["self.in2_hw_input_global_wrapper_stencil.3","mul_hw_filter_dw_global_wrapper_stencil_31_hw_input_global_wrapper_stencil_31_1002.in1"],
          ["self.in1_hw_filter_dw_global_wrapper_stencil.4","mul_hw_filter_dw_global_wrapper_stencil_32_hw_input_global_wrapper_stencil_32_1003.in0"],
          ["self.in2_hw_input_global_wrapper_stencil.4","mul_hw_filter_dw_global_wrapper_stencil_32_hw_input_global_wrapper_stencil_32_1003.in1"],
          ["self.in1_hw_filter_dw_global_wrapper_stencil.5","mul_hw_filter_dw_global_wrapper_stencil_33_hw_input_global_wrapper_stencil_33_1004.in0"],
          ["self.in2_hw_input_global_wrapper_stencil.5","mul_hw_filter_dw_global_wrapper_stencil_33_hw_input_global_wrapper_stencil_33_1004.in1"],
          ["self.in1_hw_filter_dw_global_wrapper_stencil.6","mul_hw_filter_dw_global_wrapper_stencil_34_hw_input_global_wrapper_stencil_34_1005.in0"],
          ["self.in2_hw_input_global_wrapper_stencil.6","mul_hw_filter_dw_global_wrapper_stencil_34_hw_input_global_wrapper_stencil_34_1005.in1"],
          ["self.in1_hw_filter_dw_global_wrapper_stencil.7","mul_hw_filter_dw_global_wrapper_stencil_35_hw_input_global_wrapper_stencil_35_1006.in0"],
          ["self.in2_hw_input_global_wrapper_stencil.7","mul_hw_filter_dw_global_wrapper_stencil_35_hw_input_global_wrapper_stencil_35_1006.in1"],
          ["self.in1_hw_filter_dw_global_wrapper_stencil.8","mul_hw_filter_dw_global_wrapper_stencil_36_hw_input_global_wrapper_stencil_36_1007.in0"],
          ["self.in2_hw_input_global_wrapper_stencil.8","mul_hw_filter_dw_global_wrapper_stencil_36_hw_input_global_wrapper_stencil_36_1007.in1"]
        ]
      },
      "hcompute_hw_filter_dw_global_wrapper_stencil":{
        "type":["Record",[
          ["out_hw_filter_dw_global_wrapper_stencil",["Array",16,"Bit"]],
          ["in0_hw_filter_dw_stencil",["Array",1,["Array",16,"BitIn"]]]
        ]],
        "connections":[
          ["self.out_hw_filter_dw_global_wrapper_stencil","self.in0_hw_filter_dw_stencil.0"]
        ]
      },
      "hcompute_hw_filter_dw_global_wrapper_stencil_1":{
        "type":["Record",[
          ["out_hw_filter_dw_global_wrapper_stencil",["Array",16,"Bit"]],
          ["in0_hw_filter_dw_stencil",["Array",1,["Array",16,"BitIn"]]]
        ]],
        "connections":[
          ["self.out_hw_filter_dw_global_wrapper_stencil","self.in0_hw_filter_dw_stencil.0"]
        ]
      },
      "hcompute_hw_filter_dw_global_wrapper_stencil_2":{
        "type":["Record",[
          ["out_hw_filter_dw_global_wrapper_stencil",["Array",16,"Bit"]],
          ["in0_hw_filter_dw_stencil",["Array",1,["Array",16,"BitIn"]]]
        ]],
        "connections":[
          ["self.out_hw_filter_dw_global_wrapper_stencil","self.in0_hw_filter_dw_stencil.0"]
        ]
      },
      "hcompute_hw_filter_dw_global_wrapper_stencil_3":{
        "type":["Record",[
          ["out_hw_filter_dw_global_wrapper_stencil",["Array",16,"Bit"]],
          ["in0_hw_filter_dw_stencil",["Array",1,["Array",16,"BitIn"]]]
        ]],
        "connections":[
          ["self.out_hw_filter_dw_global_wrapper_stencil","self.in0_hw_filter_dw_stencil.0"]
        ]
      },
      "hcompute_hw_filter_pw_global_wrapper_stencil":{
        "type":["Record",[
          ["out_hw_filter_pw_global_wrapper_stencil",["Array",16,"Bit"]],
          ["in0_hw_filter_pw_stencil",["Array",1,["Array",16,"BitIn"]]]
        ]],
        "connections":[
          ["self.out_hw_filter_pw_global_wrapper_stencil","self.in0_hw_filter_pw_stencil.0"]
        ]
      },
      "hcompute_hw_filter_pw_global_wrapper_stencil_1":{
        "type":["Record",[
          ["out_hw_filter_pw_global_wrapper_stencil",["Array",16,"Bit"]],
          ["in0_hw_filter_pw_stencil",["Array",1,["Array",16,"BitIn"]]]
        ]],
        "connections":[
          ["self.out_hw_filter_pw_global_wrapper_stencil","self.in0_hw_filter_pw_stencil.0"]
        ]
      },
      "hcompute_hw_filter_pw_global_wrapper_stencil_10":{
        "type":["Record",[
          ["out_hw_filter_pw_global_wrapper_stencil",["Array",16,"Bit"]],
          ["in0_hw_filter_pw_stencil",["Array",1,["Array",16,"BitIn"]]]
        ]],
        "connections":[
          ["self.out_hw_filter_pw_global_wrapper_stencil","self.in0_hw_filter_pw_stencil.0"]
        ]
      },
      "hcompute_hw_filter_pw_global_wrapper_stencil_11":{
        "type":["Record",[
          ["out_hw_filter_pw_global_wrapper_stencil",["Array",16,"Bit"]],
          ["in0_hw_filter_pw_stencil",["Array",1,["Array",16,"BitIn"]]]
        ]],
        "connections":[
          ["self.out_hw_filter_pw_global_wrapper_stencil","self.in0_hw_filter_pw_stencil.0"]
        ]
      },
      "hcompute_hw_filter_pw_global_wrapper_stencil_2":{
        "type":["Record",[
          ["out_hw_filter_pw_global_wrapper_stencil",["Array",16,"Bit"]],
          ["in0_hw_filter_pw_stencil",["Array",1,["Array",16,"BitIn"]]]
        ]],
        "connections":[
          ["self.out_hw_filter_pw_global_wrapper_stencil","self.in0_hw_filter_pw_stencil.0"]
        ]
      },
      "hcompute_hw_filter_pw_global_wrapper_stencil_3":{
        "type":["Record",[
          ["out_hw_filter_pw_global_wrapper_stencil",["Array",16,"Bit"]],
          ["in0_hw_filter_pw_stencil",["Array",1,["Array",16,"BitIn"]]]
        ]],
        "connections":[
          ["self.out_hw_filter_pw_global_wrapper_stencil","self.in0_hw_filter_pw_stencil.0"]
        ]
      },
      "hcompute_hw_filter_pw_global_wrapper_stencil_4":{
        "type":["Record",[
          ["out_hw_filter_pw_global_wrapper_stencil",["Array",16,"Bit"]],
          ["in0_hw_filter_pw_stencil",["Array",1,["Array",16,"BitIn"]]]
        ]],
        "connections":[
          ["self.out_hw_filter_pw_global_wrapper_stencil","self.in0_hw_filter_pw_stencil.0"]
        ]
      },
      "hcompute_hw_filter_pw_global_wrapper_stencil_5":{
        "type":["Record",[
          ["out_hw_filter_pw_global_wrapper_stencil",["Array",16,"Bit"]],
          ["in0_hw_filter_pw_stencil",["Array",1,["Array",16,"BitIn"]]]
        ]],
        "connections":[
          ["self.out_hw_filter_pw_global_wrapper_stencil","self.in0_hw_filter_pw_stencil.0"]
        ]
      },
      "hcompute_hw_filter_pw_global_wrapper_stencil_6":{
        "type":["Record",[
          ["out_hw_filter_pw_global_wrapper_stencil",["Array",16,"Bit"]],
          ["in0_hw_filter_pw_stencil",["Array",1,["Array",16,"BitIn"]]]
        ]],
        "connections":[
          ["self.out_hw_filter_pw_global_wrapper_stencil","self.in0_hw_filter_pw_stencil.0"]
        ]
      },
      "hcompute_hw_filter_pw_global_wrapper_stencil_7":{
        "type":["Record",[
          ["out_hw_filter_pw_global_wrapper_stencil",["Array",16,"Bit"]],
          ["in0_hw_filter_pw_stencil",["Array",1,["Array",16,"BitIn"]]]
        ]],
        "connections":[
          ["self.out_hw_filter_pw_global_wrapper_stencil","self.in0_hw_filter_pw_stencil.0"]
        ]
      },
      "hcompute_hw_filter_pw_global_wrapper_stencil_8":{
        "type":["Record",[
          ["out_hw_filter_pw_global_wrapper_stencil",["Array",16,"Bit"]],
          ["in0_hw_filter_pw_stencil",["Array",1,["Array",16,"BitIn"]]]
        ]],
        "connections":[
          ["self.out_hw_filter_pw_global_wrapper_stencil","self.in0_hw_filter_pw_stencil.0"]
        ]
      },
      "hcompute_hw_filter_pw_global_wrapper_stencil_9":{
        "type":["Record",[
          ["out_hw_filter_pw_global_wrapper_stencil",["Array",16,"Bit"]],
          ["in0_hw_filter_pw_stencil",["Array",1,["Array",16,"BitIn"]]]
        ]],
        "connections":[
          ["self.out_hw_filter_pw_global_wrapper_stencil","self.in0_hw_filter_pw_stencil.0"]
        ]
      },
      "hcompute_hw_input_global_wrapper_stencil":{
        "type":["Record",[
          ["out_hw_input_global_wrapper_stencil",["Array",16,"Bit"]],
          ["in0_hw_input_stencil",["Array",1,["Array",16,"BitIn"]]]
        ]],
        "connections":[
          ["self.out_hw_input_global_wrapper_stencil","self.in0_hw_input_stencil.0"]
        ]
      },
      "hcompute_hw_input_global_wrapper_stencil_1":{
        "type":["Record",[
          ["out_hw_input_global_wrapper_stencil",["Array",16,"Bit"]],
          ["in0_hw_input_stencil",["Array",1,["Array",16,"BitIn"]]]
        ]],
        "connections":[
          ["self.out_hw_input_global_wrapper_stencil","self.in0_hw_input_stencil.0"]
        ]
      },
      "hcompute_hw_input_global_wrapper_stencil_2":{
        "type":["Record",[
          ["out_hw_input_global_wrapper_stencil",["Array",16,"Bit"]],
          ["in0_hw_input_stencil",["Array",1,["Array",16,"BitIn"]]]
        ]],
        "connections":[
          ["self.out_hw_input_global_wrapper_stencil","self.in0_hw_input_stencil.0"]
        ]
      },
      "hcompute_hw_input_global_wrapper_stencil_3":{
        "type":["Record",[
          ["out_hw_input_global_wrapper_stencil",["Array",16,"Bit"]],
          ["in0_hw_input_stencil",["Array",1,["Array",16,"BitIn"]]]
        ]],
        "connections":[
          ["self.out_hw_input_global_wrapper_stencil","self.in0_hw_input_stencil.0"]
        ]
      },
      "hcompute_hw_output_stencil":{
        "type":["Record",[
          ["out_hw_output_stencil",["Array",16,"Bit"]],
          ["in0_pw_conv_reduction_stencil",["Array",1,["Array",16,"BitIn"]]]
        ]],
        "connections":[
          ["self.out_hw_output_stencil","self.in0_pw_conv_reduction_stencil.0"]
        ]
      },
      "hcompute_hw_output_stencil_1":{
        "type":["Record",[
          ["out_hw_output_stencil",["Array",16,"Bit"]],
          ["in0_pw_conv_reduction_stencil",["Array",1,["Array",16,"BitIn"]]]
        ]],
        "connections":[
          ["self.out_hw_output_stencil","self.in0_pw_conv_reduction_stencil.0"]
        ]
      },
      "hcompute_hw_output_stencil_2":{
        "type":["Record",[
          ["out_hw_output_stencil",["Array",16,"Bit"]],
          ["in0_pw_conv_reduction_stencil",["Array",1,["Array",16,"BitIn"]]]
        ]],
        "connections":[
          ["self.out_hw_output_stencil","self.in0_pw_conv_reduction_stencil.0"]
        ]
      },
      "hcompute_pw_conv_reduction_stencil":{
        "type":["Record",[
          ["out_pw_conv_reduction_stencil",["Array",16,"Bit"]]
        ]],
        "instances":{
          "const_p0__1071":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          }
        },
        "connections":[
          ["self.out_pw_conv_reduction_stencil","const_p0__1071.out"]
        ]
      },
      "hcompute_pw_conv_reduction_stencil_1":{
        "type":["Record",[
          ["out_pw_conv_reduction_stencil",["Array",16,"Bit"]]
        ]],
        "instances":{
          "const_p0__1074":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          }
        },
        "connections":[
          ["self.out_pw_conv_reduction_stencil","const_p0__1074.out"]
        ]
      },
      "hcompute_pw_conv_reduction_stencil_2":{
        "type":["Record",[
          ["out_pw_conv_reduction_stencil",["Array",16,"Bit"]]
        ]],
        "instances":{
          "const_p0__1077":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          }
        },
        "connections":[
          ["self.out_pw_conv_reduction_stencil","const_p0__1077.out"]
        ]
      },
      "hcompute_pw_conv_reduction_stencil_3":{
        "type":["Record",[
          ["out_pw_conv_reduction_stencil",["Array",16,"Bit"]],
          ["in0_dw_conv_stencil",["Array",4,["Array",16,"BitIn"]]],
          ["in1_hw_filter_pw_global_wrapper_stencil",["Array",4,["Array",16,"BitIn"]]],
          ["in2_pw_conv_reduction_stencil",["Array",1,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "add_1087_1093_1094":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_1088_1091_1092":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_1089_1090_1091":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_pw_conv_reduction_stencil_1_1092_1093":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "mul_hw_filter_pw_global_wrapper_stencil_1_dw_conv_stencil_5_1087":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_hw_filter_pw_global_wrapper_stencil_2_dw_conv_stencil_6_1088":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_hw_filter_pw_global_wrapper_stencil_3_dw_conv_stencil_7_1089":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_hw_filter_pw_global_wrapper_stencil_4_dw_conv_stencil_8_1090":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["mul_hw_filter_pw_global_wrapper_stencil_1_dw_conv_stencil_5_1087.out","add_1087_1093_1094.in0"],
          ["add_pw_conv_reduction_stencil_1_1092_1093.out","add_1087_1093_1094.in1"],
          ["self.out_pw_conv_reduction_stencil","add_1087_1093_1094.out"],
          ["mul_hw_filter_pw_global_wrapper_stencil_2_dw_conv_stencil_6_1088.out","add_1088_1091_1092.in0"],
          ["add_1089_1090_1091.out","add_1088_1091_1092.in1"],
          ["add_pw_conv_reduction_stencil_1_1092_1093.in1","add_1088_1091_1092.out"],
          ["mul_hw_filter_pw_global_wrapper_stencil_3_dw_conv_stencil_7_1089.out","add_1089_1090_1091.in0"],
          ["mul_hw_filter_pw_global_wrapper_stencil_4_dw_conv_stencil_8_1090.out","add_1089_1090_1091.in1"],
          ["self.in2_pw_conv_reduction_stencil.0","add_pw_conv_reduction_stencil_1_1092_1093.in0"],
          ["self.in1_hw_filter_pw_global_wrapper_stencil.0","mul_hw_filter_pw_global_wrapper_stencil_1_dw_conv_stencil_5_1087.in0"],
          ["self.in0_dw_conv_stencil.0","mul_hw_filter_pw_global_wrapper_stencil_1_dw_conv_stencil_5_1087.in1"],
          ["self.in1_hw_filter_pw_global_wrapper_stencil.1","mul_hw_filter_pw_global_wrapper_stencil_2_dw_conv_stencil_6_1088.in0"],
          ["self.in0_dw_conv_stencil.1","mul_hw_filter_pw_global_wrapper_stencil_2_dw_conv_stencil_6_1088.in1"],
          ["self.in1_hw_filter_pw_global_wrapper_stencil.2","mul_hw_filter_pw_global_wrapper_stencil_3_dw_conv_stencil_7_1089.in0"],
          ["self.in0_dw_conv_stencil.2","mul_hw_filter_pw_global_wrapper_stencil_3_dw_conv_stencil_7_1089.in1"],
          ["self.in1_hw_filter_pw_global_wrapper_stencil.3","mul_hw_filter_pw_global_wrapper_stencil_4_dw_conv_stencil_8_1090.in0"],
          ["self.in0_dw_conv_stencil.3","mul_hw_filter_pw_global_wrapper_stencil_4_dw_conv_stencil_8_1090.in1"]
        ]
      },
      "hcompute_pw_conv_reduction_stencil_4":{
        "type":["Record",[
          ["out_pw_conv_reduction_stencil",["Array",16,"Bit"]],
          ["in0_dw_conv_stencil",["Array",4,["Array",16,"BitIn"]]],
          ["in1_hw_filter_pw_global_wrapper_stencil",["Array",4,["Array",16,"BitIn"]]],
          ["in2_pw_conv_reduction_stencil",["Array",1,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "add_1120_1126_1127":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_1121_1124_1125":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_1122_1123_1124":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_pw_conv_reduction_stencil_2_1125_1126":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "mul_hw_filter_pw_global_wrapper_stencil_5_dw_conv_stencil_9_1120":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_hw_filter_pw_global_wrapper_stencil_6_dw_conv_stencil_10_1121":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_hw_filter_pw_global_wrapper_stencil_7_dw_conv_stencil_11_1122":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_hw_filter_pw_global_wrapper_stencil_8_dw_conv_stencil_12_1123":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["mul_hw_filter_pw_global_wrapper_stencil_5_dw_conv_stencil_9_1120.out","add_1120_1126_1127.in0"],
          ["add_pw_conv_reduction_stencil_2_1125_1126.out","add_1120_1126_1127.in1"],
          ["self.out_pw_conv_reduction_stencil","add_1120_1126_1127.out"],
          ["mul_hw_filter_pw_global_wrapper_stencil_6_dw_conv_stencil_10_1121.out","add_1121_1124_1125.in0"],
          ["add_1122_1123_1124.out","add_1121_1124_1125.in1"],
          ["add_pw_conv_reduction_stencil_2_1125_1126.in1","add_1121_1124_1125.out"],
          ["mul_hw_filter_pw_global_wrapper_stencil_7_dw_conv_stencil_11_1122.out","add_1122_1123_1124.in0"],
          ["mul_hw_filter_pw_global_wrapper_stencil_8_dw_conv_stencil_12_1123.out","add_1122_1123_1124.in1"],
          ["self.in2_pw_conv_reduction_stencil.0","add_pw_conv_reduction_stencil_2_1125_1126.in0"],
          ["self.in1_hw_filter_pw_global_wrapper_stencil.0","mul_hw_filter_pw_global_wrapper_stencil_5_dw_conv_stencil_9_1120.in0"],
          ["self.in0_dw_conv_stencil.3","mul_hw_filter_pw_global_wrapper_stencil_5_dw_conv_stencil_9_1120.in1"],
          ["self.in1_hw_filter_pw_global_wrapper_stencil.1","mul_hw_filter_pw_global_wrapper_stencil_6_dw_conv_stencil_10_1121.in0"],
          ["self.in0_dw_conv_stencil.0","mul_hw_filter_pw_global_wrapper_stencil_6_dw_conv_stencil_10_1121.in1"],
          ["self.in1_hw_filter_pw_global_wrapper_stencil.2","mul_hw_filter_pw_global_wrapper_stencil_7_dw_conv_stencil_11_1122.in0"],
          ["self.in0_dw_conv_stencil.1","mul_hw_filter_pw_global_wrapper_stencil_7_dw_conv_stencil_11_1122.in1"],
          ["self.in1_hw_filter_pw_global_wrapper_stencil.3","mul_hw_filter_pw_global_wrapper_stencil_8_dw_conv_stencil_12_1123.in0"],
          ["self.in0_dw_conv_stencil.2","mul_hw_filter_pw_global_wrapper_stencil_8_dw_conv_stencil_12_1123.in1"]
        ]
      },
      "hcompute_pw_conv_reduction_stencil_5":{
        "type":["Record",[
          ["out_pw_conv_reduction_stencil",["Array",16,"Bit"]],
          ["in0_dw_conv_stencil",["Array",4,["Array",16,"BitIn"]]],
          ["in1_hw_filter_pw_global_wrapper_stencil",["Array",4,["Array",16,"BitIn"]]],
          ["in2_pw_conv_reduction_stencil",["Array",1,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "add_1153_1159_1160":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_1154_1157_1158":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_1155_1156_1157":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_pw_conv_reduction_stencil_3_1158_1159":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "mul_hw_filter_pw_global_wrapper_stencil_10_dw_conv_stencil_14_1154":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_hw_filter_pw_global_wrapper_stencil_11_dw_conv_stencil_15_1155":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_hw_filter_pw_global_wrapper_stencil_12_dw_conv_stencil_16_1156":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_hw_filter_pw_global_wrapper_stencil_9_dw_conv_stencil_13_1153":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["mul_hw_filter_pw_global_wrapper_stencil_9_dw_conv_stencil_13_1153.out","add_1153_1159_1160.in0"],
          ["add_pw_conv_reduction_stencil_3_1158_1159.out","add_1153_1159_1160.in1"],
          ["self.out_pw_conv_reduction_stencil","add_1153_1159_1160.out"],
          ["mul_hw_filter_pw_global_wrapper_stencil_10_dw_conv_stencil_14_1154.out","add_1154_1157_1158.in0"],
          ["add_1155_1156_1157.out","add_1154_1157_1158.in1"],
          ["add_pw_conv_reduction_stencil_3_1158_1159.in1","add_1154_1157_1158.out"],
          ["mul_hw_filter_pw_global_wrapper_stencil_11_dw_conv_stencil_15_1155.out","add_1155_1156_1157.in0"],
          ["mul_hw_filter_pw_global_wrapper_stencil_12_dw_conv_stencil_16_1156.out","add_1155_1156_1157.in1"],
          ["self.in2_pw_conv_reduction_stencil.0","add_pw_conv_reduction_stencil_3_1158_1159.in0"],
          ["self.in1_hw_filter_pw_global_wrapper_stencil.0","mul_hw_filter_pw_global_wrapper_stencil_10_dw_conv_stencil_14_1154.in0"],
          ["self.in0_dw_conv_stencil.1","mul_hw_filter_pw_global_wrapper_stencil_10_dw_conv_stencil_14_1154.in1"],
          ["self.in1_hw_filter_pw_global_wrapper_stencil.1","mul_hw_filter_pw_global_wrapper_stencil_11_dw_conv_stencil_15_1155.in0"],
          ["self.in0_dw_conv_stencil.2","mul_hw_filter_pw_global_wrapper_stencil_11_dw_conv_stencil_15_1155.in1"],
          ["self.in1_hw_filter_pw_global_wrapper_stencil.2","mul_hw_filter_pw_global_wrapper_stencil_12_dw_conv_stencil_16_1156.in0"],
          ["self.in0_dw_conv_stencil.3","mul_hw_filter_pw_global_wrapper_stencil_12_dw_conv_stencil_16_1156.in1"],
          ["self.in1_hw_filter_pw_global_wrapper_stencil.3","mul_hw_filter_pw_global_wrapper_stencil_9_dw_conv_stencil_13_1153.in0"],
          ["self.in0_dw_conv_stencil.0","mul_hw_filter_pw_global_wrapper_stencil_9_dw_conv_stencil_13_1153.in1"]
        ]
      },
      "hw_filter_dw_global_wrapper_stencil_ub":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["flush","BitIn"],
          ["reset","BitIn"],
          ["op_hcompute_dw_conv_stencil_4_read",["Array",9,["Array",16,"Bit"]]],
          ["op_hcompute_dw_conv_stencil_4_read_extra_ctrl","Bit"],
          ["op_hcompute_dw_conv_stencil_5_read",["Array",9,["Array",16,"Bit"]]],
          ["op_hcompute_dw_conv_stencil_5_read_extra_ctrl","Bit"],
          ["op_hcompute_dw_conv_stencil_6_read",["Array",9,["Array",16,"Bit"]]],
          ["op_hcompute_dw_conv_stencil_6_read_extra_ctrl","Bit"],
          ["op_hcompute_dw_conv_stencil_7_read",["Array",9,["Array",16,"Bit"]]],
          ["op_hcompute_dw_conv_stencil_7_read_extra_ctrl","Bit"],
          ["op_hcompute_hw_filter_dw_global_wrapper_stencil_1_write",["Array",1,["Array",16,"BitIn"]]],
          ["op_hcompute_hw_filter_dw_global_wrapper_stencil_1_write_extra_ctrl","BitIn"],
          ["op_hcompute_hw_filter_dw_global_wrapper_stencil_2_write",["Array",1,["Array",16,"BitIn"]]],
          ["op_hcompute_hw_filter_dw_global_wrapper_stencil_2_write_extra_ctrl","BitIn"],
          ["op_hcompute_hw_filter_dw_global_wrapper_stencil_3_write",["Array",1,["Array",16,"BitIn"]]],
          ["op_hcompute_hw_filter_dw_global_wrapper_stencil_3_write_extra_ctrl","BitIn"],
          ["op_hcompute_hw_filter_dw_global_wrapper_stencil_write",["Array",1,["Array",16,"BitIn"]]],
          ["op_hcompute_hw_filter_dw_global_wrapper_stencil_write_extra_ctrl","BitIn"]
        ]],
        "instances":{
          "chain_disen_const_U45":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",false]}
          },
          "ub_hw_filter_dw_global_wrapper_stencil_cyclic_0_0_0":{
            "genref":"cgralib.Mem_amber",
            "genargs":{"ID":["String","_U10"], "has_external_addrgen":["Bool",false], "has_flush":["Bool",true], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",true], "width":["Int",16]},
            "metadata":{"config":{"agg2sram_0":{"cycle_starting_addr":[1],"cycle_stride":[0],"dimensionality":1,"extent":[1],"read_data_starting_addr":[0],"read_data_stride":[0],"write_data_starting_addr":[0],"write_data_stride":[0]},"in2agg_0":{"cycle_starting_addr":[0],"cycle_stride":[0],"dimensionality":1,"extent":[1],"write_data_starting_addr":[0],"write_data_stride":[0]},"sram2tb_0":{"cycle_starting_addr":[4],"cycle_stride":[0],"dimensionality":1,"extent":[1],"read_data_starting_addr":[0],"read_data_stride":[0],"write_data_starting_addr":[0],"write_data_stride":[0]},"tb2out_0":{"cycle_starting_addr":[66],"cycle_stride":[1,32],"dimensionality":2,"extent":[30,30],"read_data_starting_addr":[0],"read_data_stride":[0,0]}},"mode":"lake"}
          },
          "ub_hw_filter_dw_global_wrapper_stencil_cyclic_0_0_0_clk_en_const":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "ub_hw_filter_dw_global_wrapper_stencil_cyclic_0_0_1":{
            "genref":"cgralib.Mem_amber",
            "genargs":{"ID":["String","_U9"], "has_external_addrgen":["Bool",false], "has_flush":["Bool",true], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",true], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",true], "width":["Int",16]},
            "metadata":{"config":{"agg2sram_0":{"cycle_starting_addr":[1],"cycle_stride":[0],"dimensionality":1,"extent":[1],"read_data_starting_addr":[0],"read_data_stride":[0],"write_data_starting_addr":[0],"write_data_stride":[0]},"in2agg_0":{"cycle_starting_addr":[0],"cycle_stride":[0],"dimensionality":1,"extent":[1],"write_data_starting_addr":[0],"write_data_stride":[0]},"sram2tb_0":{"cycle_starting_addr":[4],"cycle_stride":[0],"dimensionality":1,"extent":[1],"read_data_starting_addr":[0],"read_data_stride":[0],"write_data_starting_addr":[0],"write_data_stride":[0]},"stencil_valid":{"cycle_starting_addr":[66],"cycle_stride":[1,32],"dimensionality":2,"extent":[30,30]},"tb2out_0":{"cycle_starting_addr":[66],"cycle_stride":[1,32],"dimensionality":2,"extent":[30,30],"read_data_starting_addr":[0],"read_data_stride":[0,0]}},"mode":"lake"}
          },
          "ub_hw_filter_dw_global_wrapper_stencil_cyclic_0_0_1_clk_en_const":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "ub_hw_filter_dw_global_wrapper_stencil_cyclic_0_0_2":{
            "genref":"cgralib.Mem_amber",
            "genargs":{"ID":["String","_U12"], "has_external_addrgen":["Bool",false], "has_flush":["Bool",true], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",true], "width":["Int",16]},
            "metadata":{"config":{"agg2sram_0":{"cycle_starting_addr":[1],"cycle_stride":[0],"dimensionality":1,"extent":[1],"read_data_starting_addr":[0],"read_data_stride":[0],"write_data_starting_addr":[0],"write_data_stride":[0]},"in2agg_0":{"cycle_starting_addr":[0],"cycle_stride":[0],"dimensionality":1,"extent":[1],"write_data_starting_addr":[0],"write_data_stride":[0]},"sram2tb_0":{"cycle_starting_addr":[4],"cycle_stride":[0],"dimensionality":1,"extent":[1],"read_data_starting_addr":[0],"read_data_stride":[0],"write_data_starting_addr":[0],"write_data_stride":[0]},"tb2out_0":{"cycle_starting_addr":[66],"cycle_stride":[1,32],"dimensionality":2,"extent":[30,30],"read_data_starting_addr":[0],"read_data_stride":[0,0]}},"mode":"lake"}
          },
          "ub_hw_filter_dw_global_wrapper_stencil_cyclic_0_0_2_clk_en_const":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "ub_hw_filter_dw_global_wrapper_stencil_cyclic_0_0_3":{
            "genref":"cgralib.Mem_amber",
            "genargs":{"ID":["String","_U11"], "has_external_addrgen":["Bool",false], "has_flush":["Bool",true], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",true], "width":["Int",16]},
            "metadata":{"config":{"agg2sram_0":{"cycle_starting_addr":[1],"cycle_stride":[0],"dimensionality":1,"extent":[1],"read_data_starting_addr":[0],"read_data_stride":[0],"write_data_starting_addr":[0],"write_data_stride":[0]},"in2agg_0":{"cycle_starting_addr":[0],"cycle_stride":[0],"dimensionality":1,"extent":[1],"write_data_starting_addr":[0],"write_data_stride":[0]},"sram2tb_0":{"cycle_starting_addr":[4],"cycle_stride":[0],"dimensionality":1,"extent":[1],"read_data_starting_addr":[0],"read_data_stride":[0],"write_data_starting_addr":[0],"write_data_stride":[0]},"tb2out_0":{"cycle_starting_addr":[66],"cycle_stride":[1,32],"dimensionality":2,"extent":[30,30],"read_data_starting_addr":[0],"read_data_stride":[0,0]}},"mode":"lake"}
          },
          "ub_hw_filter_dw_global_wrapper_stencil_cyclic_0_0_3_clk_en_const":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "ub_hw_filter_dw_global_wrapper_stencil_cyclic_0_1_0":{
            "genref":"cgralib.Mem_amber",
            "genargs":{"ID":["String","_U13"], "has_external_addrgen":["Bool",false], "has_flush":["Bool",true], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",true], "width":["Int",16]},
            "metadata":{"config":{"agg2sram_0":{"cycle_starting_addr":[2],"cycle_stride":[0],"dimensionality":1,"extent":[1],"read_data_starting_addr":[0],"read_data_stride":[0],"write_data_starting_addr":[0],"write_data_stride":[0]},"in2agg_0":{"cycle_starting_addr":[1],"cycle_stride":[0],"dimensionality":1,"extent":[1],"write_data_starting_addr":[0],"write_data_stride":[0]},"sram2tb_0":{"cycle_starting_addr":[5],"cycle_stride":[0],"dimensionality":1,"extent":[1],"read_data_starting_addr":[0],"read_data_stride":[0],"write_data_starting_addr":[0],"write_data_stride":[0]},"tb2out_0":{"cycle_starting_addr":[66],"cycle_stride":[1,32],"dimensionality":2,"extent":[30,30],"read_data_starting_addr":[0],"read_data_stride":[0,0]}},"mode":"lake"}
          },
          "ub_hw_filter_dw_global_wrapper_stencil_cyclic_0_1_0_clk_en_const":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "ub_hw_filter_dw_global_wrapper_stencil_cyclic_0_1_1":{
            "genref":"cgralib.Mem_amber",
            "genargs":{"ID":["String","_U14"], "has_external_addrgen":["Bool",false], "has_flush":["Bool",true], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",true], "width":["Int",16]},
            "metadata":{"config":{"agg2sram_0":{"cycle_starting_addr":[2],"cycle_stride":[0],"dimensionality":1,"extent":[1],"read_data_starting_addr":[0],"read_data_stride":[0],"write_data_starting_addr":[0],"write_data_stride":[0]},"in2agg_0":{"cycle_starting_addr":[1],"cycle_stride":[0],"dimensionality":1,"extent":[1],"write_data_starting_addr":[0],"write_data_stride":[0]},"sram2tb_0":{"cycle_starting_addr":[5],"cycle_stride":[0],"dimensionality":1,"extent":[1],"read_data_starting_addr":[0],"read_data_stride":[0],"write_data_starting_addr":[0],"write_data_stride":[0]},"tb2out_0":{"cycle_starting_addr":[66],"cycle_stride":[1,32],"dimensionality":2,"extent":[30,30],"read_data_starting_addr":[0],"read_data_stride":[0,0]}},"mode":"lake"}
          },
          "ub_hw_filter_dw_global_wrapper_stencil_cyclic_0_1_1_clk_en_const":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "ub_hw_filter_dw_global_wrapper_stencil_cyclic_0_1_2":{
            "genref":"cgralib.Mem_amber",
            "genargs":{"ID":["String","_U15"], "has_external_addrgen":["Bool",false], "has_flush":["Bool",true], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",true], "width":["Int",16]},
            "metadata":{"config":{"agg2sram_0":{"cycle_starting_addr":[2],"cycle_stride":[0],"dimensionality":1,"extent":[1],"read_data_starting_addr":[0],"read_data_stride":[0],"write_data_starting_addr":[0],"write_data_stride":[0]},"in2agg_0":{"cycle_starting_addr":[1],"cycle_stride":[0],"dimensionality":1,"extent":[1],"write_data_starting_addr":[0],"write_data_stride":[0]},"sram2tb_0":{"cycle_starting_addr":[5],"cycle_stride":[0],"dimensionality":1,"extent":[1],"read_data_starting_addr":[0],"read_data_stride":[0],"write_data_starting_addr":[0],"write_data_stride":[0]},"tb2out_0":{"cycle_starting_addr":[66],"cycle_stride":[1,32],"dimensionality":2,"extent":[30,30],"read_data_starting_addr":[0],"read_data_stride":[0,0]}},"mode":"lake"}
          },
          "ub_hw_filter_dw_global_wrapper_stencil_cyclic_0_1_2_clk_en_const":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "ub_hw_filter_dw_global_wrapper_stencil_cyclic_0_1_3":{
            "genref":"cgralib.Mem_amber",
            "genargs":{"ID":["String","_U16"], "has_external_addrgen":["Bool",false], "has_flush":["Bool",true], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",true], "width":["Int",16]},
            "metadata":{"config":{"agg2sram_0":{"cycle_starting_addr":[2],"cycle_stride":[0],"dimensionality":1,"extent":[1],"read_data_starting_addr":[0],"read_data_stride":[0],"write_data_starting_addr":[0],"write_data_stride":[0]},"in2agg_0":{"cycle_starting_addr":[1],"cycle_stride":[0],"dimensionality":1,"extent":[1],"write_data_starting_addr":[0],"write_data_stride":[0]},"sram2tb_0":{"cycle_starting_addr":[5],"cycle_stride":[0],"dimensionality":1,"extent":[1],"read_data_starting_addr":[0],"read_data_stride":[0],"write_data_starting_addr":[0],"write_data_stride":[0]},"tb2out_0":{"cycle_starting_addr":[66],"cycle_stride":[1,32],"dimensionality":2,"extent":[30,30],"read_data_starting_addr":[0],"read_data_stride":[0,0]}},"mode":"lake"}
          },
          "ub_hw_filter_dw_global_wrapper_stencil_cyclic_0_1_3_clk_en_const":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "ub_hw_filter_dw_global_wrapper_stencil_cyclic_0_2_0":{
            "genref":"cgralib.Mem_amber",
            "genargs":{"ID":["String","_U17"], "has_external_addrgen":["Bool",false], "has_flush":["Bool",true], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",true], "width":["Int",16]},
            "metadata":{"config":{"agg2sram_0":{"cycle_starting_addr":[3],"cycle_stride":[0],"dimensionality":1,"extent":[1],"read_data_starting_addr":[0],"read_data_stride":[0],"write_data_starting_addr":[0],"write_data_stride":[0]},"in2agg_0":{"cycle_starting_addr":[2],"cycle_stride":[0],"dimensionality":1,"extent":[1],"write_data_starting_addr":[0],"write_data_stride":[0]},"sram2tb_0":{"cycle_starting_addr":[6],"cycle_stride":[0],"dimensionality":1,"extent":[1],"read_data_starting_addr":[0],"read_data_stride":[0],"write_data_starting_addr":[0],"write_data_stride":[0]},"tb2out_0":{"cycle_starting_addr":[66],"cycle_stride":[1,32],"dimensionality":2,"extent":[30,30],"read_data_starting_addr":[0],"read_data_stride":[0,0]}},"mode":"lake"}
          },
          "ub_hw_filter_dw_global_wrapper_stencil_cyclic_0_2_0_clk_en_const":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "ub_hw_filter_dw_global_wrapper_stencil_cyclic_0_2_1":{
            "genref":"cgralib.Mem_amber",
            "genargs":{"ID":["String","_U18"], "has_external_addrgen":["Bool",false], "has_flush":["Bool",true], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",true], "width":["Int",16]},
            "metadata":{"config":{"agg2sram_0":{"cycle_starting_addr":[3],"cycle_stride":[0],"dimensionality":1,"extent":[1],"read_data_starting_addr":[0],"read_data_stride":[0],"write_data_starting_addr":[0],"write_data_stride":[0]},"in2agg_0":{"cycle_starting_addr":[2],"cycle_stride":[0],"dimensionality":1,"extent":[1],"write_data_starting_addr":[0],"write_data_stride":[0]},"sram2tb_0":{"cycle_starting_addr":[6],"cycle_stride":[0],"dimensionality":1,"extent":[1],"read_data_starting_addr":[0],"read_data_stride":[0],"write_data_starting_addr":[0],"write_data_stride":[0]},"tb2out_0":{"cycle_starting_addr":[66],"cycle_stride":[1,32],"dimensionality":2,"extent":[30,30],"read_data_starting_addr":[0],"read_data_stride":[0,0]}},"mode":"lake"}
          },
          "ub_hw_filter_dw_global_wrapper_stencil_cyclic_0_2_1_clk_en_const":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "ub_hw_filter_dw_global_wrapper_stencil_cyclic_0_2_2":{
            "genref":"cgralib.Mem_amber",
            "genargs":{"ID":["String","_U19"], "has_external_addrgen":["Bool",false], "has_flush":["Bool",true], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",true], "width":["Int",16]},
            "metadata":{"config":{"agg2sram_0":{"cycle_starting_addr":[3],"cycle_stride":[0],"dimensionality":1,"extent":[1],"read_data_starting_addr":[0],"read_data_stride":[0],"write_data_starting_addr":[0],"write_data_stride":[0]},"in2agg_0":{"cycle_starting_addr":[2],"cycle_stride":[0],"dimensionality":1,"extent":[1],"write_data_starting_addr":[0],"write_data_stride":[0]},"sram2tb_0":{"cycle_starting_addr":[6],"cycle_stride":[0],"dimensionality":1,"extent":[1],"read_data_starting_addr":[0],"read_data_stride":[0],"write_data_starting_addr":[0],"write_data_stride":[0]},"tb2out_0":{"cycle_starting_addr":[66],"cycle_stride":[1,32],"dimensionality":2,"extent":[30,30],"read_data_starting_addr":[0],"read_data_stride":[0,0]}},"mode":"lake"}
          },
          "ub_hw_filter_dw_global_wrapper_stencil_cyclic_0_2_2_clk_en_const":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "ub_hw_filter_dw_global_wrapper_stencil_cyclic_0_2_3":{
            "genref":"cgralib.Mem_amber",
            "genargs":{"ID":["String","_U20"], "has_external_addrgen":["Bool",false], "has_flush":["Bool",true], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",true], "width":["Int",16]},
            "metadata":{"config":{"agg2sram_0":{"cycle_starting_addr":[3],"cycle_stride":[0],"dimensionality":1,"extent":[1],"read_data_starting_addr":[0],"read_data_stride":[0],"write_data_starting_addr":[0],"write_data_stride":[0]},"in2agg_0":{"cycle_starting_addr":[2],"cycle_stride":[0],"dimensionality":1,"extent":[1],"write_data_starting_addr":[0],"write_data_stride":[0]},"sram2tb_0":{"cycle_starting_addr":[6],"cycle_stride":[0],"dimensionality":1,"extent":[1],"read_data_starting_addr":[0],"read_data_stride":[0],"write_data_starting_addr":[0],"write_data_stride":[0]},"tb2out_0":{"cycle_starting_addr":[66],"cycle_stride":[1,32],"dimensionality":2,"extent":[30,30],"read_data_starting_addr":[0],"read_data_stride":[0,0]}},"mode":"lake"}
          },
          "ub_hw_filter_dw_global_wrapper_stencil_cyclic_0_2_3_clk_en_const":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "ub_hw_filter_dw_global_wrapper_stencil_cyclic_1_0_0":{
            "genref":"cgralib.Mem_amber",
            "genargs":{"ID":["String","_U21"], "has_external_addrgen":["Bool",false], "has_flush":["Bool",true], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",true], "width":["Int",16]},
            "metadata":{"config":{"agg2sram_0":{"cycle_starting_addr":[5],"cycle_stride":[0],"dimensionality":1,"extent":[1],"read_data_starting_addr":[0],"read_data_stride":[0],"write_data_starting_addr":[0],"write_data_stride":[0]},"in2agg_0":{"cycle_starting_addr":[4],"cycle_stride":[0],"dimensionality":1,"extent":[1],"write_data_starting_addr":[1],"write_data_stride":[0]},"sram2tb_0":{"cycle_starting_addr":[8],"cycle_stride":[0],"dimensionality":1,"extent":[1],"read_data_starting_addr":[0],"read_data_stride":[0],"write_data_starting_addr":[0],"write_data_stride":[0]},"tb2out_0":{"cycle_starting_addr":[66],"cycle_stride":[1,32],"dimensionality":2,"extent":[30,30],"read_data_starting_addr":[1],"read_data_stride":[0,0]}},"mode":"lake"}
          },
          "ub_hw_filter_dw_global_wrapper_stencil_cyclic_1_0_0_clk_en_const":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "ub_hw_filter_dw_global_wrapper_stencil_cyclic_1_0_1":{
            "genref":"cgralib.Mem_amber",
            "genargs":{"ID":["String","_U22"], "has_external_addrgen":["Bool",false], "has_flush":["Bool",true], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",true], "width":["Int",16]},
            "metadata":{"config":{"agg2sram_0":{"cycle_starting_addr":[5],"cycle_stride":[0],"dimensionality":1,"extent":[1],"read_data_starting_addr":[0],"read_data_stride":[0],"write_data_starting_addr":[0],"write_data_stride":[0]},"in2agg_0":{"cycle_starting_addr":[4],"cycle_stride":[0],"dimensionality":1,"extent":[1],"write_data_starting_addr":[1],"write_data_stride":[0]},"sram2tb_0":{"cycle_starting_addr":[8],"cycle_stride":[0],"dimensionality":1,"extent":[1],"read_data_starting_addr":[0],"read_data_stride":[0],"write_data_starting_addr":[0],"write_data_stride":[0]},"tb2out_0":{"cycle_starting_addr":[66],"cycle_stride":[1,32],"dimensionality":2,"extent":[30,30],"read_data_starting_addr":[1],"read_data_stride":[0,0]}},"mode":"lake"}
          },
          "ub_hw_filter_dw_global_wrapper_stencil_cyclic_1_0_1_clk_en_const":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "ub_hw_filter_dw_global_wrapper_stencil_cyclic_1_0_2":{
            "genref":"cgralib.Mem_amber",
            "genargs":{"ID":["String","_U23"], "has_external_addrgen":["Bool",false], "has_flush":["Bool",true], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",true], "width":["Int",16]},
            "metadata":{"config":{"agg2sram_0":{"cycle_starting_addr":[5],"cycle_stride":[0],"dimensionality":1,"extent":[1],"read_data_starting_addr":[0],"read_data_stride":[0],"write_data_starting_addr":[0],"write_data_stride":[0]},"in2agg_0":{"cycle_starting_addr":[4],"cycle_stride":[0],"dimensionality":1,"extent":[1],"write_data_starting_addr":[1],"write_data_stride":[0]},"sram2tb_0":{"cycle_starting_addr":[8],"cycle_stride":[0],"dimensionality":1,"extent":[1],"read_data_starting_addr":[0],"read_data_stride":[0],"write_data_starting_addr":[0],"write_data_stride":[0]},"tb2out_0":{"cycle_starting_addr":[66],"cycle_stride":[1,32],"dimensionality":2,"extent":[30,30],"read_data_starting_addr":[1],"read_data_stride":[0,0]}},"mode":"lake"}
          },
          "ub_hw_filter_dw_global_wrapper_stencil_cyclic_1_0_2_clk_en_const":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "ub_hw_filter_dw_global_wrapper_stencil_cyclic_1_0_3":{
            "genref":"cgralib.Mem_amber",
            "genargs":{"ID":["String","_U24"], "has_external_addrgen":["Bool",false], "has_flush":["Bool",true], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",true], "width":["Int",16]},
            "metadata":{"config":{"agg2sram_0":{"cycle_starting_addr":[5],"cycle_stride":[0],"dimensionality":1,"extent":[1],"read_data_starting_addr":[0],"read_data_stride":[0],"write_data_starting_addr":[0],"write_data_stride":[0]},"in2agg_0":{"cycle_starting_addr":[4],"cycle_stride":[0],"dimensionality":1,"extent":[1],"write_data_starting_addr":[1],"write_data_stride":[0]},"sram2tb_0":{"cycle_starting_addr":[8],"cycle_stride":[0],"dimensionality":1,"extent":[1],"read_data_starting_addr":[0],"read_data_stride":[0],"write_data_starting_addr":[0],"write_data_stride":[0]},"tb2out_0":{"cycle_starting_addr":[66],"cycle_stride":[1,32],"dimensionality":2,"extent":[30,30],"read_data_starting_addr":[1],"read_data_stride":[0,0]}},"mode":"lake"}
          },
          "ub_hw_filter_dw_global_wrapper_stencil_cyclic_1_0_3_clk_en_const":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "ub_hw_filter_dw_global_wrapper_stencil_cyclic_1_1_0":{
            "genref":"cgralib.Mem_amber",
            "genargs":{"ID":["String","_U27"], "has_external_addrgen":["Bool",false], "has_flush":["Bool",true], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",true], "width":["Int",16]},
            "metadata":{"config":{"agg2sram_0":{"cycle_starting_addr":[6],"cycle_stride":[0],"dimensionality":1,"extent":[1],"read_data_starting_addr":[0],"read_data_stride":[0],"write_data_starting_addr":[0],"write_data_stride":[0]},"in2agg_0":{"cycle_starting_addr":[5],"cycle_stride":[0],"dimensionality":1,"extent":[1],"write_data_starting_addr":[1],"write_data_stride":[0]},"sram2tb_0":{"cycle_starting_addr":[9],"cycle_stride":[0],"dimensionality":1,"extent":[1],"read_data_starting_addr":[0],"read_data_stride":[0],"write_data_starting_addr":[0],"write_data_stride":[0]},"tb2out_0":{"cycle_starting_addr":[66],"cycle_stride":[1,32],"dimensionality":2,"extent":[30,30],"read_data_starting_addr":[1],"read_data_stride":[0,0]}},"mode":"lake"}
          },
          "ub_hw_filter_dw_global_wrapper_stencil_cyclic_1_1_0_clk_en_const":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "ub_hw_filter_dw_global_wrapper_stencil_cyclic_1_1_1":{
            "genref":"cgralib.Mem_amber",
            "genargs":{"ID":["String","_U28"], "has_external_addrgen":["Bool",false], "has_flush":["Bool",true], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",true], "width":["Int",16]},
            "metadata":{"config":{"agg2sram_0":{"cycle_starting_addr":[6],"cycle_stride":[0],"dimensionality":1,"extent":[1],"read_data_starting_addr":[0],"read_data_stride":[0],"write_data_starting_addr":[0],"write_data_stride":[0]},"in2agg_0":{"cycle_starting_addr":[5],"cycle_stride":[0],"dimensionality":1,"extent":[1],"write_data_starting_addr":[1],"write_data_stride":[0]},"sram2tb_0":{"cycle_starting_addr":[9],"cycle_stride":[0],"dimensionality":1,"extent":[1],"read_data_starting_addr":[0],"read_data_stride":[0],"write_data_starting_addr":[0],"write_data_stride":[0]},"tb2out_0":{"cycle_starting_addr":[66],"cycle_stride":[1,32],"dimensionality":2,"extent":[30,30],"read_data_starting_addr":[1],"read_data_stride":[0,0]}},"mode":"lake"}
          },
          "ub_hw_filter_dw_global_wrapper_stencil_cyclic_1_1_1_clk_en_const":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "ub_hw_filter_dw_global_wrapper_stencil_cyclic_1_1_2":{
            "genref":"cgralib.Mem_amber",
            "genargs":{"ID":["String","_U26"], "has_external_addrgen":["Bool",false], "has_flush":["Bool",true], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",true], "width":["Int",16]},
            "metadata":{"config":{"agg2sram_0":{"cycle_starting_addr":[6],"cycle_stride":[0],"dimensionality":1,"extent":[1],"read_data_starting_addr":[0],"read_data_stride":[0],"write_data_starting_addr":[0],"write_data_stride":[0]},"in2agg_0":{"cycle_starting_addr":[5],"cycle_stride":[0],"dimensionality":1,"extent":[1],"write_data_starting_addr":[1],"write_data_stride":[0]},"sram2tb_0":{"cycle_starting_addr":[9],"cycle_stride":[0],"dimensionality":1,"extent":[1],"read_data_starting_addr":[0],"read_data_stride":[0],"write_data_starting_addr":[0],"write_data_stride":[0]},"tb2out_0":{"cycle_starting_addr":[66],"cycle_stride":[1,32],"dimensionality":2,"extent":[30,30],"read_data_starting_addr":[1],"read_data_stride":[0,0]}},"mode":"lake"}
          },
          "ub_hw_filter_dw_global_wrapper_stencil_cyclic_1_1_2_clk_en_const":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "ub_hw_filter_dw_global_wrapper_stencil_cyclic_1_1_3":{
            "genref":"cgralib.Mem_amber",
            "genargs":{"ID":["String","_U25"], "has_external_addrgen":["Bool",false], "has_flush":["Bool",true], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",true], "width":["Int",16]},
            "metadata":{"config":{"agg2sram_0":{"cycle_starting_addr":[6],"cycle_stride":[0],"dimensionality":1,"extent":[1],"read_data_starting_addr":[0],"read_data_stride":[0],"write_data_starting_addr":[0],"write_data_stride":[0]},"in2agg_0":{"cycle_starting_addr":[5],"cycle_stride":[0],"dimensionality":1,"extent":[1],"write_data_starting_addr":[1],"write_data_stride":[0]},"sram2tb_0":{"cycle_starting_addr":[9],"cycle_stride":[0],"dimensionality":1,"extent":[1],"read_data_starting_addr":[0],"read_data_stride":[0],"write_data_starting_addr":[0],"write_data_stride":[0]},"tb2out_0":{"cycle_starting_addr":[66],"cycle_stride":[1,32],"dimensionality":2,"extent":[30,30],"read_data_starting_addr":[1],"read_data_stride":[0,0]}},"mode":"lake"}
          },
          "ub_hw_filter_dw_global_wrapper_stencil_cyclic_1_1_3_clk_en_const":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "ub_hw_filter_dw_global_wrapper_stencil_cyclic_1_2_0":{
            "genref":"cgralib.Mem_amber",
            "genargs":{"ID":["String","_U29"], "has_external_addrgen":["Bool",false], "has_flush":["Bool",true], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",true], "width":["Int",16]},
            "metadata":{"config":{"agg2sram_0":{"cycle_starting_addr":[7],"cycle_stride":[0],"dimensionality":1,"extent":[1],"read_data_starting_addr":[0],"read_data_stride":[0],"write_data_starting_addr":[0],"write_data_stride":[0]},"in2agg_0":{"cycle_starting_addr":[6],"cycle_stride":[0],"dimensionality":1,"extent":[1],"write_data_starting_addr":[1],"write_data_stride":[0]},"sram2tb_0":{"cycle_starting_addr":[10],"cycle_stride":[0],"dimensionality":1,"extent":[1],"read_data_starting_addr":[0],"read_data_stride":[0],"write_data_starting_addr":[0],"write_data_stride":[0]},"tb2out_0":{"cycle_starting_addr":[66],"cycle_stride":[1,32],"dimensionality":2,"extent":[30,30],"read_data_starting_addr":[1],"read_data_stride":[0,0]}},"mode":"lake"}
          },
          "ub_hw_filter_dw_global_wrapper_stencil_cyclic_1_2_0_clk_en_const":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "ub_hw_filter_dw_global_wrapper_stencil_cyclic_1_2_1":{
            "genref":"cgralib.Mem_amber",
            "genargs":{"ID":["String","_U30"], "has_external_addrgen":["Bool",false], "has_flush":["Bool",true], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",true], "width":["Int",16]},
            "metadata":{"config":{"agg2sram_0":{"cycle_starting_addr":[7],"cycle_stride":[0],"dimensionality":1,"extent":[1],"read_data_starting_addr":[0],"read_data_stride":[0],"write_data_starting_addr":[0],"write_data_stride":[0]},"in2agg_0":{"cycle_starting_addr":[6],"cycle_stride":[0],"dimensionality":1,"extent":[1],"write_data_starting_addr":[1],"write_data_stride":[0]},"sram2tb_0":{"cycle_starting_addr":[10],"cycle_stride":[0],"dimensionality":1,"extent":[1],"read_data_starting_addr":[0],"read_data_stride":[0],"write_data_starting_addr":[0],"write_data_stride":[0]},"tb2out_0":{"cycle_starting_addr":[66],"cycle_stride":[1,32],"dimensionality":2,"extent":[30,30],"read_data_starting_addr":[1],"read_data_stride":[0,0]}},"mode":"lake"}
          },
          "ub_hw_filter_dw_global_wrapper_stencil_cyclic_1_2_1_clk_en_const":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "ub_hw_filter_dw_global_wrapper_stencil_cyclic_1_2_2":{
            "genref":"cgralib.Mem_amber",
            "genargs":{"ID":["String","_U31"], "has_external_addrgen":["Bool",false], "has_flush":["Bool",true], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",true], "width":["Int",16]},
            "metadata":{"config":{"agg2sram_0":{"cycle_starting_addr":[7],"cycle_stride":[0],"dimensionality":1,"extent":[1],"read_data_starting_addr":[0],"read_data_stride":[0],"write_data_starting_addr":[0],"write_data_stride":[0]},"in2agg_0":{"cycle_starting_addr":[6],"cycle_stride":[0],"dimensionality":1,"extent":[1],"write_data_starting_addr":[1],"write_data_stride":[0]},"sram2tb_0":{"cycle_starting_addr":[10],"cycle_stride":[0],"dimensionality":1,"extent":[1],"read_data_starting_addr":[0],"read_data_stride":[0],"write_data_starting_addr":[0],"write_data_stride":[0]},"tb2out_0":{"cycle_starting_addr":[66],"cycle_stride":[1,32],"dimensionality":2,"extent":[30,30],"read_data_starting_addr":[1],"read_data_stride":[0,0]}},"mode":"lake"}
          },
          "ub_hw_filter_dw_global_wrapper_stencil_cyclic_1_2_2_clk_en_const":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "ub_hw_filter_dw_global_wrapper_stencil_cyclic_1_2_3":{
            "genref":"cgralib.Mem_amber",
            "genargs":{"ID":["String","_U32"], "has_external_addrgen":["Bool",false], "has_flush":["Bool",true], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",true], "width":["Int",16]},
            "metadata":{"config":{"agg2sram_0":{"cycle_starting_addr":[7],"cycle_stride":[0],"dimensionality":1,"extent":[1],"read_data_starting_addr":[0],"read_data_stride":[0],"write_data_starting_addr":[0],"write_data_stride":[0]},"in2agg_0":{"cycle_starting_addr":[6],"cycle_stride":[0],"dimensionality":1,"extent":[1],"write_data_starting_addr":[1],"write_data_stride":[0]},"sram2tb_0":{"cycle_starting_addr":[10],"cycle_stride":[0],"dimensionality":1,"extent":[1],"read_data_starting_addr":[0],"read_data_stride":[0],"write_data_starting_addr":[0],"write_data_stride":[0]},"tb2out_0":{"cycle_starting_addr":[66],"cycle_stride":[1,32],"dimensionality":2,"extent":[30,30],"read_data_starting_addr":[1],"read_data_stride":[0,0]}},"mode":"lake"}
          },
          "ub_hw_filter_dw_global_wrapper_stencil_cyclic_1_2_3_clk_en_const":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "ub_hw_filter_dw_global_wrapper_stencil_cyclic_2_0_0":{
            "genref":"cgralib.Mem_amber",
            "genargs":{"ID":["String","_U36"], "has_external_addrgen":["Bool",false], "has_flush":["Bool",true], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",true], "width":["Int",16]},
            "metadata":{"config":{"agg2sram_0":{"cycle_starting_addr":[9],"cycle_stride":[0],"dimensionality":1,"extent":[1],"read_data_starting_addr":[0],"read_data_stride":[0],"write_data_starting_addr":[0],"write_data_stride":[0]},"in2agg_0":{"cycle_starting_addr":[8],"cycle_stride":[0],"dimensionality":1,"extent":[1],"write_data_starting_addr":[2],"write_data_stride":[0]},"sram2tb_0":{"cycle_starting_addr":[12],"cycle_stride":[0],"dimensionality":1,"extent":[1],"read_data_starting_addr":[0],"read_data_stride":[0],"write_data_starting_addr":[0],"write_data_stride":[0]},"tb2out_0":{"cycle_starting_addr":[66],"cycle_stride":[1,32],"dimensionality":2,"extent":[30,30],"read_data_starting_addr":[2],"read_data_stride":[0,0]}},"mode":"lake"}
          },
          "ub_hw_filter_dw_global_wrapper_stencil_cyclic_2_0_0_clk_en_const":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "ub_hw_filter_dw_global_wrapper_stencil_cyclic_2_0_1":{
            "genref":"cgralib.Mem_amber",
            "genargs":{"ID":["String","_U35"], "has_external_addrgen":["Bool",false], "has_flush":["Bool",true], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",true], "width":["Int",16]},
            "metadata":{"config":{"agg2sram_0":{"cycle_starting_addr":[9],"cycle_stride":[0],"dimensionality":1,"extent":[1],"read_data_starting_addr":[0],"read_data_stride":[0],"write_data_starting_addr":[0],"write_data_stride":[0]},"in2agg_0":{"cycle_starting_addr":[8],"cycle_stride":[0],"dimensionality":1,"extent":[1],"write_data_starting_addr":[2],"write_data_stride":[0]},"sram2tb_0":{"cycle_starting_addr":[12],"cycle_stride":[0],"dimensionality":1,"extent":[1],"read_data_starting_addr":[0],"read_data_stride":[0],"write_data_starting_addr":[0],"write_data_stride":[0]},"tb2out_0":{"cycle_starting_addr":[66],"cycle_stride":[1,32],"dimensionality":2,"extent":[30,30],"read_data_starting_addr":[2],"read_data_stride":[0,0]}},"mode":"lake"}
          },
          "ub_hw_filter_dw_global_wrapper_stencil_cyclic_2_0_1_clk_en_const":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "ub_hw_filter_dw_global_wrapper_stencil_cyclic_2_0_2":{
            "genref":"cgralib.Mem_amber",
            "genargs":{"ID":["String","_U34"], "has_external_addrgen":["Bool",false], "has_flush":["Bool",true], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",true], "width":["Int",16]},
            "metadata":{"config":{"agg2sram_0":{"cycle_starting_addr":[9],"cycle_stride":[0],"dimensionality":1,"extent":[1],"read_data_starting_addr":[0],"read_data_stride":[0],"write_data_starting_addr":[0],"write_data_stride":[0]},"in2agg_0":{"cycle_starting_addr":[8],"cycle_stride":[0],"dimensionality":1,"extent":[1],"write_data_starting_addr":[2],"write_data_stride":[0]},"sram2tb_0":{"cycle_starting_addr":[12],"cycle_stride":[0],"dimensionality":1,"extent":[1],"read_data_starting_addr":[0],"read_data_stride":[0],"write_data_starting_addr":[0],"write_data_stride":[0]},"tb2out_0":{"cycle_starting_addr":[66],"cycle_stride":[1,32],"dimensionality":2,"extent":[30,30],"read_data_starting_addr":[2],"read_data_stride":[0,0]}},"mode":"lake"}
          },
          "ub_hw_filter_dw_global_wrapper_stencil_cyclic_2_0_2_clk_en_const":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "ub_hw_filter_dw_global_wrapper_stencil_cyclic_2_0_3":{
            "genref":"cgralib.Mem_amber",
            "genargs":{"ID":["String","_U33"], "has_external_addrgen":["Bool",false], "has_flush":["Bool",true], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",true], "width":["Int",16]},
            "metadata":{"config":{"agg2sram_0":{"cycle_starting_addr":[9],"cycle_stride":[0],"dimensionality":1,"extent":[1],"read_data_starting_addr":[0],"read_data_stride":[0],"write_data_starting_addr":[0],"write_data_stride":[0]},"in2agg_0":{"cycle_starting_addr":[8],"cycle_stride":[0],"dimensionality":1,"extent":[1],"write_data_starting_addr":[2],"write_data_stride":[0]},"sram2tb_0":{"cycle_starting_addr":[12],"cycle_stride":[0],"dimensionality":1,"extent":[1],"read_data_starting_addr":[0],"read_data_stride":[0],"write_data_starting_addr":[0],"write_data_stride":[0]},"tb2out_0":{"cycle_starting_addr":[66],"cycle_stride":[1,32],"dimensionality":2,"extent":[30,30],"read_data_starting_addr":[2],"read_data_stride":[0,0]}},"mode":"lake"}
          },
          "ub_hw_filter_dw_global_wrapper_stencil_cyclic_2_0_3_clk_en_const":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "ub_hw_filter_dw_global_wrapper_stencil_cyclic_2_1_0":{
            "genref":"cgralib.Mem_amber",
            "genargs":{"ID":["String","_U37"], "has_external_addrgen":["Bool",false], "has_flush":["Bool",true], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",true], "width":["Int",16]},
            "metadata":{"config":{"agg2sram_0":{"cycle_starting_addr":[10],"cycle_stride":[0],"dimensionality":1,"extent":[1],"read_data_starting_addr":[0],"read_data_stride":[0],"write_data_starting_addr":[0],"write_data_stride":[0]},"in2agg_0":{"cycle_starting_addr":[9],"cycle_stride":[0],"dimensionality":1,"extent":[1],"write_data_starting_addr":[2],"write_data_stride":[0]},"sram2tb_0":{"cycle_starting_addr":[13],"cycle_stride":[0],"dimensionality":1,"extent":[1],"read_data_starting_addr":[0],"read_data_stride":[0],"write_data_starting_addr":[0],"write_data_stride":[0]},"tb2out_0":{"cycle_starting_addr":[66],"cycle_stride":[1,32],"dimensionality":2,"extent":[30,30],"read_data_starting_addr":[2],"read_data_stride":[0,0]}},"mode":"lake"}
          },
          "ub_hw_filter_dw_global_wrapper_stencil_cyclic_2_1_0_clk_en_const":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "ub_hw_filter_dw_global_wrapper_stencil_cyclic_2_1_1":{
            "genref":"cgralib.Mem_amber",
            "genargs":{"ID":["String","_U38"], "has_external_addrgen":["Bool",false], "has_flush":["Bool",true], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",true], "width":["Int",16]},
            "metadata":{"config":{"agg2sram_0":{"cycle_starting_addr":[10],"cycle_stride":[0],"dimensionality":1,"extent":[1],"read_data_starting_addr":[0],"read_data_stride":[0],"write_data_starting_addr":[0],"write_data_stride":[0]},"in2agg_0":{"cycle_starting_addr":[9],"cycle_stride":[0],"dimensionality":1,"extent":[1],"write_data_starting_addr":[2],"write_data_stride":[0]},"sram2tb_0":{"cycle_starting_addr":[13],"cycle_stride":[0],"dimensionality":1,"extent":[1],"read_data_starting_addr":[0],"read_data_stride":[0],"write_data_starting_addr":[0],"write_data_stride":[0]},"tb2out_0":{"cycle_starting_addr":[66],"cycle_stride":[1,32],"dimensionality":2,"extent":[30,30],"read_data_starting_addr":[2],"read_data_stride":[0,0]}},"mode":"lake"}
          },
          "ub_hw_filter_dw_global_wrapper_stencil_cyclic_2_1_1_clk_en_const":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "ub_hw_filter_dw_global_wrapper_stencil_cyclic_2_1_2":{
            "genref":"cgralib.Mem_amber",
            "genargs":{"ID":["String","_U39"], "has_external_addrgen":["Bool",false], "has_flush":["Bool",true], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",true], "width":["Int",16]},
            "metadata":{"config":{"agg2sram_0":{"cycle_starting_addr":[10],"cycle_stride":[0],"dimensionality":1,"extent":[1],"read_data_starting_addr":[0],"read_data_stride":[0],"write_data_starting_addr":[0],"write_data_stride":[0]},"in2agg_0":{"cycle_starting_addr":[9],"cycle_stride":[0],"dimensionality":1,"extent":[1],"write_data_starting_addr":[2],"write_data_stride":[0]},"sram2tb_0":{"cycle_starting_addr":[13],"cycle_stride":[0],"dimensionality":1,"extent":[1],"read_data_starting_addr":[0],"read_data_stride":[0],"write_data_starting_addr":[0],"write_data_stride":[0]},"tb2out_0":{"cycle_starting_addr":[66],"cycle_stride":[1,32],"dimensionality":2,"extent":[30,30],"read_data_starting_addr":[2],"read_data_stride":[0,0]}},"mode":"lake"}
          },
          "ub_hw_filter_dw_global_wrapper_stencil_cyclic_2_1_2_clk_en_const":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "ub_hw_filter_dw_global_wrapper_stencil_cyclic_2_1_3":{
            "genref":"cgralib.Mem_amber",
            "genargs":{"ID":["String","_U40"], "has_external_addrgen":["Bool",false], "has_flush":["Bool",true], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",true], "width":["Int",16]},
            "metadata":{"config":{"agg2sram_0":{"cycle_starting_addr":[10],"cycle_stride":[0],"dimensionality":1,"extent":[1],"read_data_starting_addr":[0],"read_data_stride":[0],"write_data_starting_addr":[0],"write_data_stride":[0]},"in2agg_0":{"cycle_starting_addr":[9],"cycle_stride":[0],"dimensionality":1,"extent":[1],"write_data_starting_addr":[2],"write_data_stride":[0]},"sram2tb_0":{"cycle_starting_addr":[13],"cycle_stride":[0],"dimensionality":1,"extent":[1],"read_data_starting_addr":[0],"read_data_stride":[0],"write_data_starting_addr":[0],"write_data_stride":[0]},"tb2out_0":{"cycle_starting_addr":[66],"cycle_stride":[1,32],"dimensionality":2,"extent":[30,30],"read_data_starting_addr":[2],"read_data_stride":[0,0]}},"mode":"lake"}
          },
          "ub_hw_filter_dw_global_wrapper_stencil_cyclic_2_1_3_clk_en_const":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "ub_hw_filter_dw_global_wrapper_stencil_cyclic_2_2_0":{
            "genref":"cgralib.Mem_amber",
            "genargs":{"ID":["String","_U41"], "has_external_addrgen":["Bool",false], "has_flush":["Bool",true], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",true], "width":["Int",16]},
            "metadata":{"config":{"agg2sram_0":{"cycle_starting_addr":[11],"cycle_stride":[0],"dimensionality":1,"extent":[1],"read_data_starting_addr":[0],"read_data_stride":[0],"write_data_starting_addr":[0],"write_data_stride":[0]},"in2agg_0":{"cycle_starting_addr":[10],"cycle_stride":[0],"dimensionality":1,"extent":[1],"write_data_starting_addr":[2],"write_data_stride":[0]},"sram2tb_0":{"cycle_starting_addr":[14],"cycle_stride":[0],"dimensionality":1,"extent":[1],"read_data_starting_addr":[0],"read_data_stride":[0],"write_data_starting_addr":[0],"write_data_stride":[0]},"tb2out_0":{"cycle_starting_addr":[66],"cycle_stride":[1,32],"dimensionality":2,"extent":[30,30],"read_data_starting_addr":[2],"read_data_stride":[0,0]}},"mode":"lake"}
          },
          "ub_hw_filter_dw_global_wrapper_stencil_cyclic_2_2_0_clk_en_const":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "ub_hw_filter_dw_global_wrapper_stencil_cyclic_2_2_1":{
            "genref":"cgralib.Mem_amber",
            "genargs":{"ID":["String","_U42"], "has_external_addrgen":["Bool",false], "has_flush":["Bool",true], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",true], "width":["Int",16]},
            "metadata":{"config":{"agg2sram_0":{"cycle_starting_addr":[11],"cycle_stride":[0],"dimensionality":1,"extent":[1],"read_data_starting_addr":[0],"read_data_stride":[0],"write_data_starting_addr":[0],"write_data_stride":[0]},"in2agg_0":{"cycle_starting_addr":[10],"cycle_stride":[0],"dimensionality":1,"extent":[1],"write_data_starting_addr":[2],"write_data_stride":[0]},"sram2tb_0":{"cycle_starting_addr":[14],"cycle_stride":[0],"dimensionality":1,"extent":[1],"read_data_starting_addr":[0],"read_data_stride":[0],"write_data_starting_addr":[0],"write_data_stride":[0]},"tb2out_0":{"cycle_starting_addr":[66],"cycle_stride":[1,32],"dimensionality":2,"extent":[30,30],"read_data_starting_addr":[2],"read_data_stride":[0,0]}},"mode":"lake"}
          },
          "ub_hw_filter_dw_global_wrapper_stencil_cyclic_2_2_1_clk_en_const":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "ub_hw_filter_dw_global_wrapper_stencil_cyclic_2_2_2":{
            "genref":"cgralib.Mem_amber",
            "genargs":{"ID":["String","_U43"], "has_external_addrgen":["Bool",false], "has_flush":["Bool",true], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",true], "width":["Int",16]},
            "metadata":{"config":{"agg2sram_0":{"cycle_starting_addr":[11],"cycle_stride":[0],"dimensionality":1,"extent":[1],"read_data_starting_addr":[0],"read_data_stride":[0],"write_data_starting_addr":[0],"write_data_stride":[0]},"in2agg_0":{"cycle_starting_addr":[10],"cycle_stride":[0],"dimensionality":1,"extent":[1],"write_data_starting_addr":[2],"write_data_stride":[0]},"sram2tb_0":{"cycle_starting_addr":[14],"cycle_stride":[0],"dimensionality":1,"extent":[1],"read_data_starting_addr":[0],"read_data_stride":[0],"write_data_starting_addr":[0],"write_data_stride":[0]},"tb2out_0":{"cycle_starting_addr":[66],"cycle_stride":[1,32],"dimensionality":2,"extent":[30,30],"read_data_starting_addr":[2],"read_data_stride":[0,0]}},"mode":"lake"}
          },
          "ub_hw_filter_dw_global_wrapper_stencil_cyclic_2_2_2_clk_en_const":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "ub_hw_filter_dw_global_wrapper_stencil_cyclic_2_2_3":{
            "genref":"cgralib.Mem_amber",
            "genargs":{"ID":["String","_U44"], "has_external_addrgen":["Bool",false], "has_flush":["Bool",true], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",true], "width":["Int",16]},
            "metadata":{"config":{"agg2sram_0":{"cycle_starting_addr":[11],"cycle_stride":[0],"dimensionality":1,"extent":[1],"read_data_starting_addr":[0],"read_data_stride":[0],"write_data_starting_addr":[0],"write_data_stride":[0]},"in2agg_0":{"cycle_starting_addr":[10],"cycle_stride":[0],"dimensionality":1,"extent":[1],"write_data_starting_addr":[2],"write_data_stride":[0]},"sram2tb_0":{"cycle_starting_addr":[14],"cycle_stride":[0],"dimensionality":1,"extent":[1],"read_data_starting_addr":[0],"read_data_stride":[0],"write_data_starting_addr":[0],"write_data_stride":[0]},"tb2out_0":{"cycle_starting_addr":[66],"cycle_stride":[1,32],"dimensionality":2,"extent":[30,30],"read_data_starting_addr":[2],"read_data_stride":[0,0]}},"mode":"lake"}
          },
          "ub_hw_filter_dw_global_wrapper_stencil_cyclic_2_2_3_clk_en_const":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          }
        },
        "connections":[
          ["ub_hw_filter_dw_global_wrapper_stencil_cyclic_0_0_0.chain_chain_en","chain_disen_const_U45.out"],
          ["ub_hw_filter_dw_global_wrapper_stencil_cyclic_0_0_1.chain_chain_en","chain_disen_const_U45.out"],
          ["ub_hw_filter_dw_global_wrapper_stencil_cyclic_0_0_2.chain_chain_en","chain_disen_const_U45.out"],
          ["ub_hw_filter_dw_global_wrapper_stencil_cyclic_0_0_3.chain_chain_en","chain_disen_const_U45.out"],
          ["ub_hw_filter_dw_global_wrapper_stencil_cyclic_0_1_0.chain_chain_en","chain_disen_const_U45.out"],
          ["ub_hw_filter_dw_global_wrapper_stencil_cyclic_0_1_1.chain_chain_en","chain_disen_const_U45.out"],
          ["ub_hw_filter_dw_global_wrapper_stencil_cyclic_0_1_2.chain_chain_en","chain_disen_const_U45.out"],
          ["ub_hw_filter_dw_global_wrapper_stencil_cyclic_0_1_3.chain_chain_en","chain_disen_const_U45.out"],
          ["ub_hw_filter_dw_global_wrapper_stencil_cyclic_0_2_0.chain_chain_en","chain_disen_const_U45.out"],
          ["ub_hw_filter_dw_global_wrapper_stencil_cyclic_0_2_1.chain_chain_en","chain_disen_const_U45.out"],
          ["ub_hw_filter_dw_global_wrapper_stencil_cyclic_0_2_2.chain_chain_en","chain_disen_const_U45.out"],
          ["ub_hw_filter_dw_global_wrapper_stencil_cyclic_0_2_3.chain_chain_en","chain_disen_const_U45.out"],
          ["ub_hw_filter_dw_global_wrapper_stencil_cyclic_1_0_0.chain_chain_en","chain_disen_const_U45.out"],
          ["ub_hw_filter_dw_global_wrapper_stencil_cyclic_1_0_1.chain_chain_en","chain_disen_const_U45.out"],
          ["ub_hw_filter_dw_global_wrapper_stencil_cyclic_1_0_2.chain_chain_en","chain_disen_const_U45.out"],
          ["ub_hw_filter_dw_global_wrapper_stencil_cyclic_1_0_3.chain_chain_en","chain_disen_const_U45.out"],
          ["ub_hw_filter_dw_global_wrapper_stencil_cyclic_1_1_0.chain_chain_en","chain_disen_const_U45.out"],
          ["ub_hw_filter_dw_global_wrapper_stencil_cyclic_1_1_1.chain_chain_en","chain_disen_const_U45.out"],
          ["ub_hw_filter_dw_global_wrapper_stencil_cyclic_1_1_2.chain_chain_en","chain_disen_const_U45.out"],
          ["ub_hw_filter_dw_global_wrapper_stencil_cyclic_1_1_3.chain_chain_en","chain_disen_const_U45.out"],
          ["ub_hw_filter_dw_global_wrapper_stencil_cyclic_1_2_0.chain_chain_en","chain_disen_const_U45.out"],
          ["ub_hw_filter_dw_global_wrapper_stencil_cyclic_1_2_1.chain_chain_en","chain_disen_const_U45.out"],
          ["ub_hw_filter_dw_global_wrapper_stencil_cyclic_1_2_2.chain_chain_en","chain_disen_const_U45.out"],
          ["ub_hw_filter_dw_global_wrapper_stencil_cyclic_1_2_3.chain_chain_en","chain_disen_const_U45.out"],
          ["ub_hw_filter_dw_global_wrapper_stencil_cyclic_2_0_0.chain_chain_en","chain_disen_const_U45.out"],
          ["ub_hw_filter_dw_global_wrapper_stencil_cyclic_2_0_1.chain_chain_en","chain_disen_const_U45.out"],
          ["ub_hw_filter_dw_global_wrapper_stencil_cyclic_2_0_2.chain_chain_en","chain_disen_const_U45.out"],
          ["ub_hw_filter_dw_global_wrapper_stencil_cyclic_2_0_3.chain_chain_en","chain_disen_const_U45.out"],
          ["ub_hw_filter_dw_global_wrapper_stencil_cyclic_2_1_0.chain_chain_en","chain_disen_const_U45.out"],
          ["ub_hw_filter_dw_global_wrapper_stencil_cyclic_2_1_1.chain_chain_en","chain_disen_const_U45.out"],
          ["ub_hw_filter_dw_global_wrapper_stencil_cyclic_2_1_2.chain_chain_en","chain_disen_const_U45.out"],
          ["ub_hw_filter_dw_global_wrapper_stencil_cyclic_2_1_3.chain_chain_en","chain_disen_const_U45.out"],
          ["ub_hw_filter_dw_global_wrapper_stencil_cyclic_2_2_0.chain_chain_en","chain_disen_const_U45.out"],
          ["ub_hw_filter_dw_global_wrapper_stencil_cyclic_2_2_1.chain_chain_en","chain_disen_const_U45.out"],
          ["ub_hw_filter_dw_global_wrapper_stencil_cyclic_2_2_2.chain_chain_en","chain_disen_const_U45.out"],
          ["ub_hw_filter_dw_global_wrapper_stencil_cyclic_2_2_3.chain_chain_en","chain_disen_const_U45.out"],
          ["ub_hw_filter_dw_global_wrapper_stencil_cyclic_0_0_0.clk","self.clk"],
          ["ub_hw_filter_dw_global_wrapper_stencil_cyclic_0_0_1.clk","self.clk"],
          ["ub_hw_filter_dw_global_wrapper_stencil_cyclic_0_0_2.clk","self.clk"],
          ["ub_hw_filter_dw_global_wrapper_stencil_cyclic_0_0_3.clk","self.clk"],
          ["ub_hw_filter_dw_global_wrapper_stencil_cyclic_0_1_0.clk","self.clk"],
          ["ub_hw_filter_dw_global_wrapper_stencil_cyclic_0_1_1.clk","self.clk"],
          ["ub_hw_filter_dw_global_wrapper_stencil_cyclic_0_1_2.clk","self.clk"],
          ["ub_hw_filter_dw_global_wrapper_stencil_cyclic_0_1_3.clk","self.clk"],
          ["ub_hw_filter_dw_global_wrapper_stencil_cyclic_0_2_0.clk","self.clk"],
          ["ub_hw_filter_dw_global_wrapper_stencil_cyclic_0_2_1.clk","self.clk"],
          ["ub_hw_filter_dw_global_wrapper_stencil_cyclic_0_2_2.clk","self.clk"],
          ["ub_hw_filter_dw_global_wrapper_stencil_cyclic_0_2_3.clk","self.clk"],
          ["ub_hw_filter_dw_global_wrapper_stencil_cyclic_1_0_0.clk","self.clk"],
          ["ub_hw_filter_dw_global_wrapper_stencil_cyclic_1_0_1.clk","self.clk"],
          ["ub_hw_filter_dw_global_wrapper_stencil_cyclic_1_0_2.clk","self.clk"],
          ["ub_hw_filter_dw_global_wrapper_stencil_cyclic_1_0_3.clk","self.clk"],
          ["ub_hw_filter_dw_global_wrapper_stencil_cyclic_1_1_0.clk","self.clk"],
          ["ub_hw_filter_dw_global_wrapper_stencil_cyclic_1_1_1.clk","self.clk"],
          ["ub_hw_filter_dw_global_wrapper_stencil_cyclic_1_1_2.clk","self.clk"],
          ["ub_hw_filter_dw_global_wrapper_stencil_cyclic_1_1_3.clk","self.clk"],
          ["ub_hw_filter_dw_global_wrapper_stencil_cyclic_1_2_0.clk","self.clk"],
          ["ub_hw_filter_dw_global_wrapper_stencil_cyclic_1_2_1.clk","self.clk"],
          ["ub_hw_filter_dw_global_wrapper_stencil_cyclic_1_2_2.clk","self.clk"],
          ["ub_hw_filter_dw_global_wrapper_stencil_cyclic_1_2_3.clk","self.clk"],
          ["ub_hw_filter_dw_global_wrapper_stencil_cyclic_2_0_0.clk","self.clk"],
          ["ub_hw_filter_dw_global_wrapper_stencil_cyclic_2_0_1.clk","self.clk"],
          ["ub_hw_filter_dw_global_wrapper_stencil_cyclic_2_0_2.clk","self.clk"],
          ["ub_hw_filter_dw_global_wrapper_stencil_cyclic_2_0_3.clk","self.clk"],
          ["ub_hw_filter_dw_global_wrapper_stencil_cyclic_2_1_0.clk","self.clk"],
          ["ub_hw_filter_dw_global_wrapper_stencil_cyclic_2_1_1.clk","self.clk"],
          ["ub_hw_filter_dw_global_wrapper_stencil_cyclic_2_1_2.clk","self.clk"],
          ["ub_hw_filter_dw_global_wrapper_stencil_cyclic_2_1_3.clk","self.clk"],
          ["ub_hw_filter_dw_global_wrapper_stencil_cyclic_2_2_0.clk","self.clk"],
          ["ub_hw_filter_dw_global_wrapper_stencil_cyclic_2_2_1.clk","self.clk"],
          ["ub_hw_filter_dw_global_wrapper_stencil_cyclic_2_2_2.clk","self.clk"],
          ["ub_hw_filter_dw_global_wrapper_stencil_cyclic_2_2_3.clk","self.clk"],
          ["ub_hw_filter_dw_global_wrapper_stencil_cyclic_0_0_0.data_out_0","self.op_hcompute_dw_conv_stencil_4_read.0"],
          ["ub_hw_filter_dw_global_wrapper_stencil_cyclic_0_1_0.data_out_0","self.op_hcompute_dw_conv_stencil_4_read.1"],
          ["ub_hw_filter_dw_global_wrapper_stencil_cyclic_0_2_0.data_out_0","self.op_hcompute_dw_conv_stencil_4_read.2"],
          ["ub_hw_filter_dw_global_wrapper_stencil_cyclic_1_0_0.data_out_0","self.op_hcompute_dw_conv_stencil_4_read.3"],
          ["ub_hw_filter_dw_global_wrapper_stencil_cyclic_1_1_0.data_out_0","self.op_hcompute_dw_conv_stencil_4_read.4"],
          ["ub_hw_filter_dw_global_wrapper_stencil_cyclic_1_2_0.data_out_0","self.op_hcompute_dw_conv_stencil_4_read.5"],
          ["ub_hw_filter_dw_global_wrapper_stencil_cyclic_2_0_0.data_out_0","self.op_hcompute_dw_conv_stencil_4_read.6"],
          ["ub_hw_filter_dw_global_wrapper_stencil_cyclic_2_2_0.data_out_0","self.op_hcompute_dw_conv_stencil_4_read.7"],
          ["ub_hw_filter_dw_global_wrapper_stencil_cyclic_2_1_0.data_out_0","self.op_hcompute_dw_conv_stencil_4_read.8"],
          ["ub_hw_filter_dw_global_wrapper_stencil_cyclic_0_0_1.data_out_0","self.op_hcompute_dw_conv_stencil_5_read.0"],
          ["ub_hw_filter_dw_global_wrapper_stencil_cyclic_0_1_1.data_out_0","self.op_hcompute_dw_conv_stencil_5_read.1"],
          ["ub_hw_filter_dw_global_wrapper_stencil_cyclic_0_2_1.data_out_0","self.op_hcompute_dw_conv_stencil_5_read.2"],
          ["ub_hw_filter_dw_global_wrapper_stencil_cyclic_1_0_1.data_out_0","self.op_hcompute_dw_conv_stencil_5_read.3"],
          ["ub_hw_filter_dw_global_wrapper_stencil_cyclic_1_1_1.data_out_0","self.op_hcompute_dw_conv_stencil_5_read.4"],
          ["ub_hw_filter_dw_global_wrapper_stencil_cyclic_1_2_1.data_out_0","self.op_hcompute_dw_conv_stencil_5_read.5"],
          ["ub_hw_filter_dw_global_wrapper_stencil_cyclic_2_0_1.data_out_0","self.op_hcompute_dw_conv_stencil_5_read.6"],
          ["ub_hw_filter_dw_global_wrapper_stencil_cyclic_2_2_1.data_out_0","self.op_hcompute_dw_conv_stencil_5_read.7"],
          ["ub_hw_filter_dw_global_wrapper_stencil_cyclic_2_1_1.data_out_0","self.op_hcompute_dw_conv_stencil_5_read.8"],
          ["ub_hw_filter_dw_global_wrapper_stencil_cyclic_0_0_1.stencil_valid","self.op_hcompute_dw_conv_stencil_5_read_extra_ctrl"],
          ["ub_hw_filter_dw_global_wrapper_stencil_cyclic_0_0_2.data_out_0","self.op_hcompute_dw_conv_stencil_6_read.0"],
          ["ub_hw_filter_dw_global_wrapper_stencil_cyclic_0_1_2.data_out_0","self.op_hcompute_dw_conv_stencil_6_read.1"],
          ["ub_hw_filter_dw_global_wrapper_stencil_cyclic_0_2_2.data_out_0","self.op_hcompute_dw_conv_stencil_6_read.2"],
          ["ub_hw_filter_dw_global_wrapper_stencil_cyclic_1_0_2.data_out_0","self.op_hcompute_dw_conv_stencil_6_read.3"],
          ["ub_hw_filter_dw_global_wrapper_stencil_cyclic_1_1_2.data_out_0","self.op_hcompute_dw_conv_stencil_6_read.4"],
          ["ub_hw_filter_dw_global_wrapper_stencil_cyclic_1_2_2.data_out_0","self.op_hcompute_dw_conv_stencil_6_read.5"],
          ["ub_hw_filter_dw_global_wrapper_stencil_cyclic_2_0_2.data_out_0","self.op_hcompute_dw_conv_stencil_6_read.6"],
          ["ub_hw_filter_dw_global_wrapper_stencil_cyclic_2_2_2.data_out_0","self.op_hcompute_dw_conv_stencil_6_read.7"],
          ["ub_hw_filter_dw_global_wrapper_stencil_cyclic_2_1_2.data_out_0","self.op_hcompute_dw_conv_stencil_6_read.8"],
          ["ub_hw_filter_dw_global_wrapper_stencil_cyclic_0_0_3.data_out_0","self.op_hcompute_dw_conv_stencil_7_read.0"],
          ["ub_hw_filter_dw_global_wrapper_stencil_cyclic_0_1_3.data_out_0","self.op_hcompute_dw_conv_stencil_7_read.1"],
          ["ub_hw_filter_dw_global_wrapper_stencil_cyclic_0_2_3.data_out_0","self.op_hcompute_dw_conv_stencil_7_read.2"],
          ["ub_hw_filter_dw_global_wrapper_stencil_cyclic_1_0_3.data_out_0","self.op_hcompute_dw_conv_stencil_7_read.3"],
          ["ub_hw_filter_dw_global_wrapper_stencil_cyclic_1_1_3.data_out_0","self.op_hcompute_dw_conv_stencil_7_read.4"],
          ["ub_hw_filter_dw_global_wrapper_stencil_cyclic_1_2_3.data_out_0","self.op_hcompute_dw_conv_stencil_7_read.5"],
          ["ub_hw_filter_dw_global_wrapper_stencil_cyclic_2_0_3.data_out_0","self.op_hcompute_dw_conv_stencil_7_read.6"],
          ["ub_hw_filter_dw_global_wrapper_stencil_cyclic_2_2_3.data_out_0","self.op_hcompute_dw_conv_stencil_7_read.7"],
          ["ub_hw_filter_dw_global_wrapper_stencil_cyclic_2_1_3.data_out_0","self.op_hcompute_dw_conv_stencil_7_read.8"],
          ["ub_hw_filter_dw_global_wrapper_stencil_cyclic_0_0_1.data_in_0","self.op_hcompute_hw_filter_dw_global_wrapper_stencil_1_write.0"],
          ["ub_hw_filter_dw_global_wrapper_stencil_cyclic_0_1_1.data_in_0","self.op_hcompute_hw_filter_dw_global_wrapper_stencil_1_write.0"],
          ["ub_hw_filter_dw_global_wrapper_stencil_cyclic_0_2_1.data_in_0","self.op_hcompute_hw_filter_dw_global_wrapper_stencil_1_write.0"],
          ["ub_hw_filter_dw_global_wrapper_stencil_cyclic_1_0_1.data_in_0","self.op_hcompute_hw_filter_dw_global_wrapper_stencil_1_write.0"],
          ["ub_hw_filter_dw_global_wrapper_stencil_cyclic_1_1_1.data_in_0","self.op_hcompute_hw_filter_dw_global_wrapper_stencil_1_write.0"],
          ["ub_hw_filter_dw_global_wrapper_stencil_cyclic_1_2_1.data_in_0","self.op_hcompute_hw_filter_dw_global_wrapper_stencil_1_write.0"],
          ["ub_hw_filter_dw_global_wrapper_stencil_cyclic_2_0_1.data_in_0","self.op_hcompute_hw_filter_dw_global_wrapper_stencil_1_write.0"],
          ["ub_hw_filter_dw_global_wrapper_stencil_cyclic_2_1_1.data_in_0","self.op_hcompute_hw_filter_dw_global_wrapper_stencil_1_write.0"],
          ["ub_hw_filter_dw_global_wrapper_stencil_cyclic_2_2_1.data_in_0","self.op_hcompute_hw_filter_dw_global_wrapper_stencil_1_write.0"],
          ["ub_hw_filter_dw_global_wrapper_stencil_cyclic_0_0_2.data_in_0","self.op_hcompute_hw_filter_dw_global_wrapper_stencil_2_write.0"],
          ["ub_hw_filter_dw_global_wrapper_stencil_cyclic_0_1_2.data_in_0","self.op_hcompute_hw_filter_dw_global_wrapper_stencil_2_write.0"],
          ["ub_hw_filter_dw_global_wrapper_stencil_cyclic_0_2_2.data_in_0","self.op_hcompute_hw_filter_dw_global_wrapper_stencil_2_write.0"],
          ["ub_hw_filter_dw_global_wrapper_stencil_cyclic_1_0_2.data_in_0","self.op_hcompute_hw_filter_dw_global_wrapper_stencil_2_write.0"],
          ["ub_hw_filter_dw_global_wrapper_stencil_cyclic_1_1_2.data_in_0","self.op_hcompute_hw_filter_dw_global_wrapper_stencil_2_write.0"],
          ["ub_hw_filter_dw_global_wrapper_stencil_cyclic_1_2_2.data_in_0","self.op_hcompute_hw_filter_dw_global_wrapper_stencil_2_write.0"],
          ["ub_hw_filter_dw_global_wrapper_stencil_cyclic_2_0_2.data_in_0","self.op_hcompute_hw_filter_dw_global_wrapper_stencil_2_write.0"],
          ["ub_hw_filter_dw_global_wrapper_stencil_cyclic_2_1_2.data_in_0","self.op_hcompute_hw_filter_dw_global_wrapper_stencil_2_write.0"],
          ["ub_hw_filter_dw_global_wrapper_stencil_cyclic_2_2_2.data_in_0","self.op_hcompute_hw_filter_dw_global_wrapper_stencil_2_write.0"],
          ["ub_hw_filter_dw_global_wrapper_stencil_cyclic_0_0_3.data_in_0","self.op_hcompute_hw_filter_dw_global_wrapper_stencil_3_write.0"],
          ["ub_hw_filter_dw_global_wrapper_stencil_cyclic_0_1_3.data_in_0","self.op_hcompute_hw_filter_dw_global_wrapper_stencil_3_write.0"],
          ["ub_hw_filter_dw_global_wrapper_stencil_cyclic_0_2_3.data_in_0","self.op_hcompute_hw_filter_dw_global_wrapper_stencil_3_write.0"],
          ["ub_hw_filter_dw_global_wrapper_stencil_cyclic_1_0_3.data_in_0","self.op_hcompute_hw_filter_dw_global_wrapper_stencil_3_write.0"],
          ["ub_hw_filter_dw_global_wrapper_stencil_cyclic_1_1_3.data_in_0","self.op_hcompute_hw_filter_dw_global_wrapper_stencil_3_write.0"],
          ["ub_hw_filter_dw_global_wrapper_stencil_cyclic_1_2_3.data_in_0","self.op_hcompute_hw_filter_dw_global_wrapper_stencil_3_write.0"],
          ["ub_hw_filter_dw_global_wrapper_stencil_cyclic_2_0_3.data_in_0","self.op_hcompute_hw_filter_dw_global_wrapper_stencil_3_write.0"],
          ["ub_hw_filter_dw_global_wrapper_stencil_cyclic_2_1_3.data_in_0","self.op_hcompute_hw_filter_dw_global_wrapper_stencil_3_write.0"],
          ["ub_hw_filter_dw_global_wrapper_stencil_cyclic_2_2_3.data_in_0","self.op_hcompute_hw_filter_dw_global_wrapper_stencil_3_write.0"],
          ["ub_hw_filter_dw_global_wrapper_stencil_cyclic_0_0_0.data_in_0","self.op_hcompute_hw_filter_dw_global_wrapper_stencil_write.0"],
          ["ub_hw_filter_dw_global_wrapper_stencil_cyclic_0_1_0.data_in_0","self.op_hcompute_hw_filter_dw_global_wrapper_stencil_write.0"],
          ["ub_hw_filter_dw_global_wrapper_stencil_cyclic_0_2_0.data_in_0","self.op_hcompute_hw_filter_dw_global_wrapper_stencil_write.0"],
          ["ub_hw_filter_dw_global_wrapper_stencil_cyclic_1_0_0.data_in_0","self.op_hcompute_hw_filter_dw_global_wrapper_stencil_write.0"],
          ["ub_hw_filter_dw_global_wrapper_stencil_cyclic_1_1_0.data_in_0","self.op_hcompute_hw_filter_dw_global_wrapper_stencil_write.0"],
          ["ub_hw_filter_dw_global_wrapper_stencil_cyclic_1_2_0.data_in_0","self.op_hcompute_hw_filter_dw_global_wrapper_stencil_write.0"],
          ["ub_hw_filter_dw_global_wrapper_stencil_cyclic_2_0_0.data_in_0","self.op_hcompute_hw_filter_dw_global_wrapper_stencil_write.0"],
          ["ub_hw_filter_dw_global_wrapper_stencil_cyclic_2_1_0.data_in_0","self.op_hcompute_hw_filter_dw_global_wrapper_stencil_write.0"],
          ["ub_hw_filter_dw_global_wrapper_stencil_cyclic_2_2_0.data_in_0","self.op_hcompute_hw_filter_dw_global_wrapper_stencil_write.0"],
          ["ub_hw_filter_dw_global_wrapper_stencil_cyclic_0_0_0.flush","self.reset"],
          ["ub_hw_filter_dw_global_wrapper_stencil_cyclic_0_0_1.flush","self.reset"],
          ["ub_hw_filter_dw_global_wrapper_stencil_cyclic_0_0_2.flush","self.reset"],
          ["ub_hw_filter_dw_global_wrapper_stencil_cyclic_0_0_3.flush","self.reset"],
          ["ub_hw_filter_dw_global_wrapper_stencil_cyclic_0_1_0.flush","self.reset"],
          ["ub_hw_filter_dw_global_wrapper_stencil_cyclic_0_1_1.flush","self.reset"],
          ["ub_hw_filter_dw_global_wrapper_stencil_cyclic_0_1_2.flush","self.reset"],
          ["ub_hw_filter_dw_global_wrapper_stencil_cyclic_0_1_3.flush","self.reset"],
          ["ub_hw_filter_dw_global_wrapper_stencil_cyclic_0_2_0.flush","self.reset"],
          ["ub_hw_filter_dw_global_wrapper_stencil_cyclic_0_2_1.flush","self.reset"],
          ["ub_hw_filter_dw_global_wrapper_stencil_cyclic_0_2_2.flush","self.reset"],
          ["ub_hw_filter_dw_global_wrapper_stencil_cyclic_0_2_3.flush","self.reset"],
          ["ub_hw_filter_dw_global_wrapper_stencil_cyclic_1_0_0.flush","self.reset"],
          ["ub_hw_filter_dw_global_wrapper_stencil_cyclic_1_0_1.flush","self.reset"],
          ["ub_hw_filter_dw_global_wrapper_stencil_cyclic_1_0_2.flush","self.reset"],
          ["ub_hw_filter_dw_global_wrapper_stencil_cyclic_1_0_3.flush","self.reset"],
          ["ub_hw_filter_dw_global_wrapper_stencil_cyclic_1_1_0.flush","self.reset"],
          ["ub_hw_filter_dw_global_wrapper_stencil_cyclic_1_1_1.flush","self.reset"],
          ["ub_hw_filter_dw_global_wrapper_stencil_cyclic_1_1_2.flush","self.reset"],
          ["ub_hw_filter_dw_global_wrapper_stencil_cyclic_1_1_3.flush","self.reset"],
          ["ub_hw_filter_dw_global_wrapper_stencil_cyclic_1_2_0.flush","self.reset"],
          ["ub_hw_filter_dw_global_wrapper_stencil_cyclic_1_2_1.flush","self.reset"],
          ["ub_hw_filter_dw_global_wrapper_stencil_cyclic_1_2_2.flush","self.reset"],
          ["ub_hw_filter_dw_global_wrapper_stencil_cyclic_1_2_3.flush","self.reset"],
          ["ub_hw_filter_dw_global_wrapper_stencil_cyclic_2_0_0.flush","self.reset"],
          ["ub_hw_filter_dw_global_wrapper_stencil_cyclic_2_0_1.flush","self.reset"],
          ["ub_hw_filter_dw_global_wrapper_stencil_cyclic_2_0_2.flush","self.reset"],
          ["ub_hw_filter_dw_global_wrapper_stencil_cyclic_2_0_3.flush","self.reset"],
          ["ub_hw_filter_dw_global_wrapper_stencil_cyclic_2_1_0.flush","self.reset"],
          ["ub_hw_filter_dw_global_wrapper_stencil_cyclic_2_1_1.flush","self.reset"],
          ["ub_hw_filter_dw_global_wrapper_stencil_cyclic_2_1_2.flush","self.reset"],
          ["ub_hw_filter_dw_global_wrapper_stencil_cyclic_2_1_3.flush","self.reset"],
          ["ub_hw_filter_dw_global_wrapper_stencil_cyclic_2_2_0.flush","self.reset"],
          ["ub_hw_filter_dw_global_wrapper_stencil_cyclic_2_2_1.flush","self.reset"],
          ["ub_hw_filter_dw_global_wrapper_stencil_cyclic_2_2_2.flush","self.reset"],
          ["ub_hw_filter_dw_global_wrapper_stencil_cyclic_2_2_3.flush","self.reset"],
          ["ub_hw_filter_dw_global_wrapper_stencil_cyclic_0_0_0_clk_en_const.out","ub_hw_filter_dw_global_wrapper_stencil_cyclic_0_0_0.clk_en"],
          ["ub_hw_filter_dw_global_wrapper_stencil_cyclic_0_0_0_clk_en_const.out","ub_hw_filter_dw_global_wrapper_stencil_cyclic_0_0_0.rst_n"],
          ["ub_hw_filter_dw_global_wrapper_stencil_cyclic_0_0_1_clk_en_const.out","ub_hw_filter_dw_global_wrapper_stencil_cyclic_0_0_1.clk_en"],
          ["ub_hw_filter_dw_global_wrapper_stencil_cyclic_0_0_1_clk_en_const.out","ub_hw_filter_dw_global_wrapper_stencil_cyclic_0_0_1.rst_n"],
          ["ub_hw_filter_dw_global_wrapper_stencil_cyclic_0_0_2_clk_en_const.out","ub_hw_filter_dw_global_wrapper_stencil_cyclic_0_0_2.clk_en"],
          ["ub_hw_filter_dw_global_wrapper_stencil_cyclic_0_0_2_clk_en_const.out","ub_hw_filter_dw_global_wrapper_stencil_cyclic_0_0_2.rst_n"],
          ["ub_hw_filter_dw_global_wrapper_stencil_cyclic_0_0_3_clk_en_const.out","ub_hw_filter_dw_global_wrapper_stencil_cyclic_0_0_3.clk_en"],
          ["ub_hw_filter_dw_global_wrapper_stencil_cyclic_0_0_3_clk_en_const.out","ub_hw_filter_dw_global_wrapper_stencil_cyclic_0_0_3.rst_n"],
          ["ub_hw_filter_dw_global_wrapper_stencil_cyclic_0_1_0_clk_en_const.out","ub_hw_filter_dw_global_wrapper_stencil_cyclic_0_1_0.clk_en"],
          ["ub_hw_filter_dw_global_wrapper_stencil_cyclic_0_1_0_clk_en_const.out","ub_hw_filter_dw_global_wrapper_stencil_cyclic_0_1_0.rst_n"],
          ["ub_hw_filter_dw_global_wrapper_stencil_cyclic_0_1_1_clk_en_const.out","ub_hw_filter_dw_global_wrapper_stencil_cyclic_0_1_1.clk_en"],
          ["ub_hw_filter_dw_global_wrapper_stencil_cyclic_0_1_1_clk_en_const.out","ub_hw_filter_dw_global_wrapper_stencil_cyclic_0_1_1.rst_n"],
          ["ub_hw_filter_dw_global_wrapper_stencil_cyclic_0_1_2_clk_en_const.out","ub_hw_filter_dw_global_wrapper_stencil_cyclic_0_1_2.clk_en"],
          ["ub_hw_filter_dw_global_wrapper_stencil_cyclic_0_1_2_clk_en_const.out","ub_hw_filter_dw_global_wrapper_stencil_cyclic_0_1_2.rst_n"],
          ["ub_hw_filter_dw_global_wrapper_stencil_cyclic_0_1_3_clk_en_const.out","ub_hw_filter_dw_global_wrapper_stencil_cyclic_0_1_3.clk_en"],
          ["ub_hw_filter_dw_global_wrapper_stencil_cyclic_0_1_3_clk_en_const.out","ub_hw_filter_dw_global_wrapper_stencil_cyclic_0_1_3.rst_n"],
          ["ub_hw_filter_dw_global_wrapper_stencil_cyclic_0_2_0_clk_en_const.out","ub_hw_filter_dw_global_wrapper_stencil_cyclic_0_2_0.clk_en"],
          ["ub_hw_filter_dw_global_wrapper_stencil_cyclic_0_2_0_clk_en_const.out","ub_hw_filter_dw_global_wrapper_stencil_cyclic_0_2_0.rst_n"],
          ["ub_hw_filter_dw_global_wrapper_stencil_cyclic_0_2_1_clk_en_const.out","ub_hw_filter_dw_global_wrapper_stencil_cyclic_0_2_1.clk_en"],
          ["ub_hw_filter_dw_global_wrapper_stencil_cyclic_0_2_1_clk_en_const.out","ub_hw_filter_dw_global_wrapper_stencil_cyclic_0_2_1.rst_n"],
          ["ub_hw_filter_dw_global_wrapper_stencil_cyclic_0_2_2_clk_en_const.out","ub_hw_filter_dw_global_wrapper_stencil_cyclic_0_2_2.clk_en"],
          ["ub_hw_filter_dw_global_wrapper_stencil_cyclic_0_2_2_clk_en_const.out","ub_hw_filter_dw_global_wrapper_stencil_cyclic_0_2_2.rst_n"],
          ["ub_hw_filter_dw_global_wrapper_stencil_cyclic_0_2_3_clk_en_const.out","ub_hw_filter_dw_global_wrapper_stencil_cyclic_0_2_3.clk_en"],
          ["ub_hw_filter_dw_global_wrapper_stencil_cyclic_0_2_3_clk_en_const.out","ub_hw_filter_dw_global_wrapper_stencil_cyclic_0_2_3.rst_n"],
          ["ub_hw_filter_dw_global_wrapper_stencil_cyclic_1_0_0_clk_en_const.out","ub_hw_filter_dw_global_wrapper_stencil_cyclic_1_0_0.clk_en"],
          ["ub_hw_filter_dw_global_wrapper_stencil_cyclic_1_0_0_clk_en_const.out","ub_hw_filter_dw_global_wrapper_stencil_cyclic_1_0_0.rst_n"],
          ["ub_hw_filter_dw_global_wrapper_stencil_cyclic_1_0_1_clk_en_const.out","ub_hw_filter_dw_global_wrapper_stencil_cyclic_1_0_1.clk_en"],
          ["ub_hw_filter_dw_global_wrapper_stencil_cyclic_1_0_1_clk_en_const.out","ub_hw_filter_dw_global_wrapper_stencil_cyclic_1_0_1.rst_n"],
          ["ub_hw_filter_dw_global_wrapper_stencil_cyclic_1_0_2_clk_en_const.out","ub_hw_filter_dw_global_wrapper_stencil_cyclic_1_0_2.clk_en"],
          ["ub_hw_filter_dw_global_wrapper_stencil_cyclic_1_0_2_clk_en_const.out","ub_hw_filter_dw_global_wrapper_stencil_cyclic_1_0_2.rst_n"],
          ["ub_hw_filter_dw_global_wrapper_stencil_cyclic_1_0_3_clk_en_const.out","ub_hw_filter_dw_global_wrapper_stencil_cyclic_1_0_3.clk_en"],
          ["ub_hw_filter_dw_global_wrapper_stencil_cyclic_1_0_3_clk_en_const.out","ub_hw_filter_dw_global_wrapper_stencil_cyclic_1_0_3.rst_n"],
          ["ub_hw_filter_dw_global_wrapper_stencil_cyclic_1_1_0_clk_en_const.out","ub_hw_filter_dw_global_wrapper_stencil_cyclic_1_1_0.clk_en"],
          ["ub_hw_filter_dw_global_wrapper_stencil_cyclic_1_1_0_clk_en_const.out","ub_hw_filter_dw_global_wrapper_stencil_cyclic_1_1_0.rst_n"],
          ["ub_hw_filter_dw_global_wrapper_stencil_cyclic_1_1_1_clk_en_const.out","ub_hw_filter_dw_global_wrapper_stencil_cyclic_1_1_1.clk_en"],
          ["ub_hw_filter_dw_global_wrapper_stencil_cyclic_1_1_1_clk_en_const.out","ub_hw_filter_dw_global_wrapper_stencil_cyclic_1_1_1.rst_n"],
          ["ub_hw_filter_dw_global_wrapper_stencil_cyclic_1_1_2_clk_en_const.out","ub_hw_filter_dw_global_wrapper_stencil_cyclic_1_1_2.clk_en"],
          ["ub_hw_filter_dw_global_wrapper_stencil_cyclic_1_1_2_clk_en_const.out","ub_hw_filter_dw_global_wrapper_stencil_cyclic_1_1_2.rst_n"],
          ["ub_hw_filter_dw_global_wrapper_stencil_cyclic_1_1_3_clk_en_const.out","ub_hw_filter_dw_global_wrapper_stencil_cyclic_1_1_3.clk_en"],
          ["ub_hw_filter_dw_global_wrapper_stencil_cyclic_1_1_3_clk_en_const.out","ub_hw_filter_dw_global_wrapper_stencil_cyclic_1_1_3.rst_n"],
          ["ub_hw_filter_dw_global_wrapper_stencil_cyclic_1_2_0_clk_en_const.out","ub_hw_filter_dw_global_wrapper_stencil_cyclic_1_2_0.clk_en"],
          ["ub_hw_filter_dw_global_wrapper_stencil_cyclic_1_2_0_clk_en_const.out","ub_hw_filter_dw_global_wrapper_stencil_cyclic_1_2_0.rst_n"],
          ["ub_hw_filter_dw_global_wrapper_stencil_cyclic_1_2_1_clk_en_const.out","ub_hw_filter_dw_global_wrapper_stencil_cyclic_1_2_1.clk_en"],
          ["ub_hw_filter_dw_global_wrapper_stencil_cyclic_1_2_1_clk_en_const.out","ub_hw_filter_dw_global_wrapper_stencil_cyclic_1_2_1.rst_n"],
          ["ub_hw_filter_dw_global_wrapper_stencil_cyclic_1_2_2_clk_en_const.out","ub_hw_filter_dw_global_wrapper_stencil_cyclic_1_2_2.clk_en"],
          ["ub_hw_filter_dw_global_wrapper_stencil_cyclic_1_2_2_clk_en_const.out","ub_hw_filter_dw_global_wrapper_stencil_cyclic_1_2_2.rst_n"],
          ["ub_hw_filter_dw_global_wrapper_stencil_cyclic_1_2_3_clk_en_const.out","ub_hw_filter_dw_global_wrapper_stencil_cyclic_1_2_3.clk_en"],
          ["ub_hw_filter_dw_global_wrapper_stencil_cyclic_1_2_3_clk_en_const.out","ub_hw_filter_dw_global_wrapper_stencil_cyclic_1_2_3.rst_n"],
          ["ub_hw_filter_dw_global_wrapper_stencil_cyclic_2_0_0_clk_en_const.out","ub_hw_filter_dw_global_wrapper_stencil_cyclic_2_0_0.clk_en"],
          ["ub_hw_filter_dw_global_wrapper_stencil_cyclic_2_0_0_clk_en_const.out","ub_hw_filter_dw_global_wrapper_stencil_cyclic_2_0_0.rst_n"],
          ["ub_hw_filter_dw_global_wrapper_stencil_cyclic_2_0_1_clk_en_const.out","ub_hw_filter_dw_global_wrapper_stencil_cyclic_2_0_1.clk_en"],
          ["ub_hw_filter_dw_global_wrapper_stencil_cyclic_2_0_1_clk_en_const.out","ub_hw_filter_dw_global_wrapper_stencil_cyclic_2_0_1.rst_n"],
          ["ub_hw_filter_dw_global_wrapper_stencil_cyclic_2_0_2_clk_en_const.out","ub_hw_filter_dw_global_wrapper_stencil_cyclic_2_0_2.clk_en"],
          ["ub_hw_filter_dw_global_wrapper_stencil_cyclic_2_0_2_clk_en_const.out","ub_hw_filter_dw_global_wrapper_stencil_cyclic_2_0_2.rst_n"],
          ["ub_hw_filter_dw_global_wrapper_stencil_cyclic_2_0_3_clk_en_const.out","ub_hw_filter_dw_global_wrapper_stencil_cyclic_2_0_3.clk_en"],
          ["ub_hw_filter_dw_global_wrapper_stencil_cyclic_2_0_3_clk_en_const.out","ub_hw_filter_dw_global_wrapper_stencil_cyclic_2_0_3.rst_n"],
          ["ub_hw_filter_dw_global_wrapper_stencil_cyclic_2_1_0_clk_en_const.out","ub_hw_filter_dw_global_wrapper_stencil_cyclic_2_1_0.clk_en"],
          ["ub_hw_filter_dw_global_wrapper_stencil_cyclic_2_1_0_clk_en_const.out","ub_hw_filter_dw_global_wrapper_stencil_cyclic_2_1_0.rst_n"],
          ["ub_hw_filter_dw_global_wrapper_stencil_cyclic_2_1_1_clk_en_const.out","ub_hw_filter_dw_global_wrapper_stencil_cyclic_2_1_1.clk_en"],
          ["ub_hw_filter_dw_global_wrapper_stencil_cyclic_2_1_1_clk_en_const.out","ub_hw_filter_dw_global_wrapper_stencil_cyclic_2_1_1.rst_n"],
          ["ub_hw_filter_dw_global_wrapper_stencil_cyclic_2_1_2_clk_en_const.out","ub_hw_filter_dw_global_wrapper_stencil_cyclic_2_1_2.clk_en"],
          ["ub_hw_filter_dw_global_wrapper_stencil_cyclic_2_1_2_clk_en_const.out","ub_hw_filter_dw_global_wrapper_stencil_cyclic_2_1_2.rst_n"],
          ["ub_hw_filter_dw_global_wrapper_stencil_cyclic_2_1_3_clk_en_const.out","ub_hw_filter_dw_global_wrapper_stencil_cyclic_2_1_3.clk_en"],
          ["ub_hw_filter_dw_global_wrapper_stencil_cyclic_2_1_3_clk_en_const.out","ub_hw_filter_dw_global_wrapper_stencil_cyclic_2_1_3.rst_n"],
          ["ub_hw_filter_dw_global_wrapper_stencil_cyclic_2_2_0_clk_en_const.out","ub_hw_filter_dw_global_wrapper_stencil_cyclic_2_2_0.clk_en"],
          ["ub_hw_filter_dw_global_wrapper_stencil_cyclic_2_2_0_clk_en_const.out","ub_hw_filter_dw_global_wrapper_stencil_cyclic_2_2_0.rst_n"],
          ["ub_hw_filter_dw_global_wrapper_stencil_cyclic_2_2_1_clk_en_const.out","ub_hw_filter_dw_global_wrapper_stencil_cyclic_2_2_1.clk_en"],
          ["ub_hw_filter_dw_global_wrapper_stencil_cyclic_2_2_1_clk_en_const.out","ub_hw_filter_dw_global_wrapper_stencil_cyclic_2_2_1.rst_n"],
          ["ub_hw_filter_dw_global_wrapper_stencil_cyclic_2_2_2_clk_en_const.out","ub_hw_filter_dw_global_wrapper_stencil_cyclic_2_2_2.clk_en"],
          ["ub_hw_filter_dw_global_wrapper_stencil_cyclic_2_2_2_clk_en_const.out","ub_hw_filter_dw_global_wrapper_stencil_cyclic_2_2_2.rst_n"],
          ["ub_hw_filter_dw_global_wrapper_stencil_cyclic_2_2_3_clk_en_const.out","ub_hw_filter_dw_global_wrapper_stencil_cyclic_2_2_3.clk_en"],
          ["ub_hw_filter_dw_global_wrapper_stencil_cyclic_2_2_3_clk_en_const.out","ub_hw_filter_dw_global_wrapper_stencil_cyclic_2_2_3.rst_n"]
        ]
      },
      "hw_filter_pw_global_wrapper_stencil_ub":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["flush","BitIn"],
          ["reset","BitIn"],
          ["op_hcompute_hw_filter_pw_global_wrapper_stencil_10_write",["Array",1,["Array",16,"BitIn"]]],
          ["op_hcompute_hw_filter_pw_global_wrapper_stencil_10_write_extra_ctrl","BitIn"],
          ["op_hcompute_hw_filter_pw_global_wrapper_stencil_11_write",["Array",1,["Array",16,"BitIn"]]],
          ["op_hcompute_hw_filter_pw_global_wrapper_stencil_11_write_extra_ctrl","BitIn"],
          ["op_hcompute_hw_filter_pw_global_wrapper_stencil_1_write",["Array",1,["Array",16,"BitIn"]]],
          ["op_hcompute_hw_filter_pw_global_wrapper_stencil_1_write_extra_ctrl","BitIn"],
          ["op_hcompute_hw_filter_pw_global_wrapper_stencil_2_write",["Array",1,["Array",16,"BitIn"]]],
          ["op_hcompute_hw_filter_pw_global_wrapper_stencil_2_write_extra_ctrl","BitIn"],
          ["op_hcompute_hw_filter_pw_global_wrapper_stencil_3_write",["Array",1,["Array",16,"BitIn"]]],
          ["op_hcompute_hw_filter_pw_global_wrapper_stencil_3_write_extra_ctrl","BitIn"],
          ["op_hcompute_hw_filter_pw_global_wrapper_stencil_4_write",["Array",1,["Array",16,"BitIn"]]],
          ["op_hcompute_hw_filter_pw_global_wrapper_stencil_4_write_extra_ctrl","BitIn"],
          ["op_hcompute_hw_filter_pw_global_wrapper_stencil_5_write",["Array",1,["Array",16,"BitIn"]]],
          ["op_hcompute_hw_filter_pw_global_wrapper_stencil_5_write_extra_ctrl","BitIn"],
          ["op_hcompute_hw_filter_pw_global_wrapper_stencil_6_write",["Array",1,["Array",16,"BitIn"]]],
          ["op_hcompute_hw_filter_pw_global_wrapper_stencil_6_write_extra_ctrl","BitIn"],
          ["op_hcompute_hw_filter_pw_global_wrapper_stencil_7_write",["Array",1,["Array",16,"BitIn"]]],
          ["op_hcompute_hw_filter_pw_global_wrapper_stencil_7_write_extra_ctrl","BitIn"],
          ["op_hcompute_hw_filter_pw_global_wrapper_stencil_8_write",["Array",1,["Array",16,"BitIn"]]],
          ["op_hcompute_hw_filter_pw_global_wrapper_stencil_8_write_extra_ctrl","BitIn"],
          ["op_hcompute_hw_filter_pw_global_wrapper_stencil_9_write",["Array",1,["Array",16,"BitIn"]]],
          ["op_hcompute_hw_filter_pw_global_wrapper_stencil_9_write_extra_ctrl","BitIn"],
          ["op_hcompute_hw_filter_pw_global_wrapper_stencil_write",["Array",1,["Array",16,"BitIn"]]],
          ["op_hcompute_hw_filter_pw_global_wrapper_stencil_write_extra_ctrl","BitIn"],
          ["op_hcompute_pw_conv_reduction_stencil_3_read",["Array",4,["Array",16,"Bit"]]],
          ["op_hcompute_pw_conv_reduction_stencil_3_read_extra_ctrl","Bit"],
          ["op_hcompute_pw_conv_reduction_stencil_4_read",["Array",4,["Array",16,"Bit"]]],
          ["op_hcompute_pw_conv_reduction_stencil_4_read_extra_ctrl","Bit"],
          ["op_hcompute_pw_conv_reduction_stencil_5_read",["Array",4,["Array",16,"Bit"]]],
          ["op_hcompute_pw_conv_reduction_stencil_5_read_extra_ctrl","Bit"]
        ]],
        "instances":{
          "chain_disen_const_U58":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",false]}
          },
          "ub_hw_filter_pw_global_wrapper_stencil_cyclic_0_0":{
            "genref":"cgralib.Mem_amber",
            "genargs":{"ID":["String","_U46"], "has_external_addrgen":["Bool",false], "has_flush":["Bool",true], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",true], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",true], "width":["Int",16]},
            "metadata":{"config":{"agg2sram_0":{"cycle_starting_addr":[1],"cycle_stride":[0],"dimensionality":1,"extent":[1],"read_data_starting_addr":[0],"read_data_stride":[0],"write_data_starting_addr":[0],"write_data_stride":[0]},"in2agg_0":{"cycle_starting_addr":[0],"cycle_stride":[0],"dimensionality":1,"extent":[1],"write_data_starting_addr":[0],"write_data_stride":[0]},"sram2tb_0":{"cycle_starting_addr":[4],"cycle_stride":[0],"dimensionality":1,"extent":[1],"read_data_starting_addr":[0],"read_data_stride":[0],"write_data_starting_addr":[0],"write_data_stride":[0]},"stencil_valid":{"cycle_starting_addr":[66],"cycle_stride":[1,32],"dimensionality":2,"extent":[30,30]},"tb2out_0":{"cycle_starting_addr":[66],"cycle_stride":[1,32],"dimensionality":2,"extent":[30,30],"read_data_starting_addr":[0],"read_data_stride":[0,0]}},"mode":"lake"}
          },
          "ub_hw_filter_pw_global_wrapper_stencil_cyclic_0_0_clk_en_const":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "ub_hw_filter_pw_global_wrapper_stencil_cyclic_0_1":{
            "genref":"cgralib.Mem_amber",
            "genargs":{"ID":["String","_U50"], "has_external_addrgen":["Bool",false], "has_flush":["Bool",true], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",true], "width":["Int",16]},
            "metadata":{"config":{"agg2sram_0":{"cycle_starting_addr":[1],"cycle_stride":[0],"dimensionality":1,"extent":[1],"read_data_starting_addr":[0],"read_data_stride":[0],"write_data_starting_addr":[0],"write_data_stride":[0]},"in2agg_0":{"cycle_starting_addr":[0],"cycle_stride":[0],"dimensionality":1,"extent":[1],"write_data_starting_addr":[0],"write_data_stride":[0]},"sram2tb_0":{"cycle_starting_addr":[4],"cycle_stride":[0],"dimensionality":1,"extent":[1],"read_data_starting_addr":[0],"read_data_stride":[0],"write_data_starting_addr":[0],"write_data_stride":[0]},"tb2out_0":{"cycle_starting_addr":[66],"cycle_stride":[1,32],"dimensionality":2,"extent":[30,30],"read_data_starting_addr":[0],"read_data_stride":[0,0]}},"mode":"lake"}
          },
          "ub_hw_filter_pw_global_wrapper_stencil_cyclic_0_1_clk_en_const":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "ub_hw_filter_pw_global_wrapper_stencil_cyclic_0_2":{
            "genref":"cgralib.Mem_amber",
            "genargs":{"ID":["String","_U54"], "has_external_addrgen":["Bool",false], "has_flush":["Bool",true], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",true], "width":["Int",16]},
            "metadata":{"config":{"agg2sram_0":{"cycle_starting_addr":[1],"cycle_stride":[0],"dimensionality":1,"extent":[1],"read_data_starting_addr":[0],"read_data_stride":[0],"write_data_starting_addr":[0],"write_data_stride":[0]},"in2agg_0":{"cycle_starting_addr":[0],"cycle_stride":[0],"dimensionality":1,"extent":[1],"write_data_starting_addr":[0],"write_data_stride":[0]},"sram2tb_0":{"cycle_starting_addr":[4],"cycle_stride":[0],"dimensionality":1,"extent":[1],"read_data_starting_addr":[0],"read_data_stride":[0],"write_data_starting_addr":[0],"write_data_stride":[0]},"tb2out_0":{"cycle_starting_addr":[66],"cycle_stride":[1,32],"dimensionality":2,"extent":[30,30],"read_data_starting_addr":[0],"read_data_stride":[0,0]}},"mode":"lake"}
          },
          "ub_hw_filter_pw_global_wrapper_stencil_cyclic_0_2_clk_en_const":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "ub_hw_filter_pw_global_wrapper_stencil_cyclic_1_0":{
            "genref":"cgralib.Mem_amber",
            "genargs":{"ID":["String","_U47"], "has_external_addrgen":["Bool",false], "has_flush":["Bool",true], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",true], "width":["Int",16]},
            "metadata":{"config":{"agg2sram_0":{"cycle_starting_addr":[1],"cycle_stride":[0],"dimensionality":1,"extent":[1],"read_data_starting_addr":[0],"read_data_stride":[0],"write_data_starting_addr":[0],"write_data_stride":[0]},"in2agg_0":{"cycle_starting_addr":[0],"cycle_stride":[0],"dimensionality":1,"extent":[1],"write_data_starting_addr":[1],"write_data_stride":[0]},"sram2tb_0":{"cycle_starting_addr":[4],"cycle_stride":[0],"dimensionality":1,"extent":[1],"read_data_starting_addr":[0],"read_data_stride":[0],"write_data_starting_addr":[0],"write_data_stride":[0]},"tb2out_0":{"cycle_starting_addr":[66],"cycle_stride":[1,32],"dimensionality":2,"extent":[30,30],"read_data_starting_addr":[1],"read_data_stride":[0,0]}},"mode":"lake"}
          },
          "ub_hw_filter_pw_global_wrapper_stencil_cyclic_1_0_clk_en_const":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "ub_hw_filter_pw_global_wrapper_stencil_cyclic_1_1":{
            "genref":"cgralib.Mem_amber",
            "genargs":{"ID":["String","_U51"], "has_external_addrgen":["Bool",false], "has_flush":["Bool",true], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",true], "width":["Int",16]},
            "metadata":{"config":{"agg2sram_0":{"cycle_starting_addr":[1],"cycle_stride":[0],"dimensionality":1,"extent":[1],"read_data_starting_addr":[0],"read_data_stride":[0],"write_data_starting_addr":[0],"write_data_stride":[0]},"in2agg_0":{"cycle_starting_addr":[0],"cycle_stride":[0],"dimensionality":1,"extent":[1],"write_data_starting_addr":[1],"write_data_stride":[0]},"sram2tb_0":{"cycle_starting_addr":[4],"cycle_stride":[0],"dimensionality":1,"extent":[1],"read_data_starting_addr":[0],"read_data_stride":[0],"write_data_starting_addr":[0],"write_data_stride":[0]},"tb2out_0":{"cycle_starting_addr":[66],"cycle_stride":[1,32],"dimensionality":2,"extent":[30,30],"read_data_starting_addr":[1],"read_data_stride":[0,0]}},"mode":"lake"}
          },
          "ub_hw_filter_pw_global_wrapper_stencil_cyclic_1_1_clk_en_const":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "ub_hw_filter_pw_global_wrapper_stencil_cyclic_1_2":{
            "genref":"cgralib.Mem_amber",
            "genargs":{"ID":["String","_U55"], "has_external_addrgen":["Bool",false], "has_flush":["Bool",true], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",true], "width":["Int",16]},
            "metadata":{"config":{"agg2sram_0":{"cycle_starting_addr":[1],"cycle_stride":[0],"dimensionality":1,"extent":[1],"read_data_starting_addr":[0],"read_data_stride":[0],"write_data_starting_addr":[0],"write_data_stride":[0]},"in2agg_0":{"cycle_starting_addr":[0],"cycle_stride":[0],"dimensionality":1,"extent":[1],"write_data_starting_addr":[1],"write_data_stride":[0]},"sram2tb_0":{"cycle_starting_addr":[4],"cycle_stride":[0],"dimensionality":1,"extent":[1],"read_data_starting_addr":[0],"read_data_stride":[0],"write_data_starting_addr":[0],"write_data_stride":[0]},"tb2out_0":{"cycle_starting_addr":[66],"cycle_stride":[1,32],"dimensionality":2,"extent":[30,30],"read_data_starting_addr":[1],"read_data_stride":[0,0]}},"mode":"lake"}
          },
          "ub_hw_filter_pw_global_wrapper_stencil_cyclic_1_2_clk_en_const":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "ub_hw_filter_pw_global_wrapper_stencil_cyclic_2_0":{
            "genref":"cgralib.Mem_amber",
            "genargs":{"ID":["String","_U48"], "has_external_addrgen":["Bool",false], "has_flush":["Bool",true], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",true], "width":["Int",16]},
            "metadata":{"config":{"agg2sram_0":{"cycle_starting_addr":[1],"cycle_stride":[0],"dimensionality":1,"extent":[1],"read_data_starting_addr":[0],"read_data_stride":[0],"write_data_starting_addr":[0],"write_data_stride":[0]},"in2agg_0":{"cycle_starting_addr":[0],"cycle_stride":[0],"dimensionality":1,"extent":[1],"write_data_starting_addr":[2],"write_data_stride":[0]},"sram2tb_0":{"cycle_starting_addr":[4],"cycle_stride":[0],"dimensionality":1,"extent":[1],"read_data_starting_addr":[0],"read_data_stride":[0],"write_data_starting_addr":[0],"write_data_stride":[0]},"tb2out_0":{"cycle_starting_addr":[66],"cycle_stride":[1,32],"dimensionality":2,"extent":[30,30],"read_data_starting_addr":[2],"read_data_stride":[0,0]}},"mode":"lake"}
          },
          "ub_hw_filter_pw_global_wrapper_stencil_cyclic_2_0_clk_en_const":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "ub_hw_filter_pw_global_wrapper_stencil_cyclic_2_1":{
            "genref":"cgralib.Mem_amber",
            "genargs":{"ID":["String","_U52"], "has_external_addrgen":["Bool",false], "has_flush":["Bool",true], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",true], "width":["Int",16]},
            "metadata":{"config":{"agg2sram_0":{"cycle_starting_addr":[1],"cycle_stride":[0],"dimensionality":1,"extent":[1],"read_data_starting_addr":[0],"read_data_stride":[0],"write_data_starting_addr":[0],"write_data_stride":[0]},"in2agg_0":{"cycle_starting_addr":[0],"cycle_stride":[0],"dimensionality":1,"extent":[1],"write_data_starting_addr":[2],"write_data_stride":[0]},"sram2tb_0":{"cycle_starting_addr":[4],"cycle_stride":[0],"dimensionality":1,"extent":[1],"read_data_starting_addr":[0],"read_data_stride":[0],"write_data_starting_addr":[0],"write_data_stride":[0]},"tb2out_0":{"cycle_starting_addr":[66],"cycle_stride":[1,32],"dimensionality":2,"extent":[30,30],"read_data_starting_addr":[2],"read_data_stride":[0,0]}},"mode":"lake"}
          },
          "ub_hw_filter_pw_global_wrapper_stencil_cyclic_2_1_clk_en_const":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "ub_hw_filter_pw_global_wrapper_stencil_cyclic_2_2":{
            "genref":"cgralib.Mem_amber",
            "genargs":{"ID":["String","_U56"], "has_external_addrgen":["Bool",false], "has_flush":["Bool",true], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",true], "width":["Int",16]},
            "metadata":{"config":{"agg2sram_0":{"cycle_starting_addr":[1],"cycle_stride":[0],"dimensionality":1,"extent":[1],"read_data_starting_addr":[0],"read_data_stride":[0],"write_data_starting_addr":[0],"write_data_stride":[0]},"in2agg_0":{"cycle_starting_addr":[0],"cycle_stride":[0],"dimensionality":1,"extent":[1],"write_data_starting_addr":[2],"write_data_stride":[0]},"sram2tb_0":{"cycle_starting_addr":[4],"cycle_stride":[0],"dimensionality":1,"extent":[1],"read_data_starting_addr":[0],"read_data_stride":[0],"write_data_starting_addr":[0],"write_data_stride":[0]},"tb2out_0":{"cycle_starting_addr":[66],"cycle_stride":[1,32],"dimensionality":2,"extent":[30,30],"read_data_starting_addr":[2],"read_data_stride":[0,0]}},"mode":"lake"}
          },
          "ub_hw_filter_pw_global_wrapper_stencil_cyclic_2_2_clk_en_const":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "ub_hw_filter_pw_global_wrapper_stencil_cyclic_3_0":{
            "genref":"cgralib.Mem_amber",
            "genargs":{"ID":["String","_U49"], "has_external_addrgen":["Bool",false], "has_flush":["Bool",true], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",true], "width":["Int",16]},
            "metadata":{"config":{"agg2sram_0":{"cycle_starting_addr":[1],"cycle_stride":[0],"dimensionality":1,"extent":[1],"read_data_starting_addr":[0],"read_data_stride":[0],"write_data_starting_addr":[0],"write_data_stride":[0]},"in2agg_0":{"cycle_starting_addr":[0],"cycle_stride":[0],"dimensionality":1,"extent":[1],"write_data_starting_addr":[3],"write_data_stride":[0]},"sram2tb_0":{"cycle_starting_addr":[4],"cycle_stride":[0],"dimensionality":1,"extent":[1],"read_data_starting_addr":[0],"read_data_stride":[0],"write_data_starting_addr":[0],"write_data_stride":[0]},"tb2out_0":{"cycle_starting_addr":[66],"cycle_stride":[1,32],"dimensionality":2,"extent":[30,30],"read_data_starting_addr":[3],"read_data_stride":[0,0]}},"mode":"lake"}
          },
          "ub_hw_filter_pw_global_wrapper_stencil_cyclic_3_0_clk_en_const":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "ub_hw_filter_pw_global_wrapper_stencil_cyclic_3_1":{
            "genref":"cgralib.Mem_amber",
            "genargs":{"ID":["String","_U53"], "has_external_addrgen":["Bool",false], "has_flush":["Bool",true], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",true], "width":["Int",16]},
            "metadata":{"config":{"agg2sram_0":{"cycle_starting_addr":[1],"cycle_stride":[0],"dimensionality":1,"extent":[1],"read_data_starting_addr":[0],"read_data_stride":[0],"write_data_starting_addr":[0],"write_data_stride":[0]},"in2agg_0":{"cycle_starting_addr":[0],"cycle_stride":[0],"dimensionality":1,"extent":[1],"write_data_starting_addr":[3],"write_data_stride":[0]},"sram2tb_0":{"cycle_starting_addr":[4],"cycle_stride":[0],"dimensionality":1,"extent":[1],"read_data_starting_addr":[0],"read_data_stride":[0],"write_data_starting_addr":[0],"write_data_stride":[0]},"tb2out_0":{"cycle_starting_addr":[66],"cycle_stride":[1,32],"dimensionality":2,"extent":[30,30],"read_data_starting_addr":[3],"read_data_stride":[0,0]}},"mode":"lake"}
          },
          "ub_hw_filter_pw_global_wrapper_stencil_cyclic_3_1_clk_en_const":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "ub_hw_filter_pw_global_wrapper_stencil_cyclic_3_2":{
            "genref":"cgralib.Mem_amber",
            "genargs":{"ID":["String","_U57"], "has_external_addrgen":["Bool",false], "has_flush":["Bool",true], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",true], "width":["Int",16]},
            "metadata":{"config":{"agg2sram_0":{"cycle_starting_addr":[1],"cycle_stride":[0],"dimensionality":1,"extent":[1],"read_data_starting_addr":[0],"read_data_stride":[0],"write_data_starting_addr":[0],"write_data_stride":[0]},"in2agg_0":{"cycle_starting_addr":[0],"cycle_stride":[0],"dimensionality":1,"extent":[1],"write_data_starting_addr":[3],"write_data_stride":[0]},"sram2tb_0":{"cycle_starting_addr":[4],"cycle_stride":[0],"dimensionality":1,"extent":[1],"read_data_starting_addr":[0],"read_data_stride":[0],"write_data_starting_addr":[0],"write_data_stride":[0]},"tb2out_0":{"cycle_starting_addr":[66],"cycle_stride":[1,32],"dimensionality":2,"extent":[30,30],"read_data_starting_addr":[3],"read_data_stride":[0,0]}},"mode":"lake"}
          },
          "ub_hw_filter_pw_global_wrapper_stencil_cyclic_3_2_clk_en_const":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          }
        },
        "connections":[
          ["ub_hw_filter_pw_global_wrapper_stencil_cyclic_0_0.chain_chain_en","chain_disen_const_U58.out"],
          ["ub_hw_filter_pw_global_wrapper_stencil_cyclic_0_1.chain_chain_en","chain_disen_const_U58.out"],
          ["ub_hw_filter_pw_global_wrapper_stencil_cyclic_0_2.chain_chain_en","chain_disen_const_U58.out"],
          ["ub_hw_filter_pw_global_wrapper_stencil_cyclic_1_0.chain_chain_en","chain_disen_const_U58.out"],
          ["ub_hw_filter_pw_global_wrapper_stencil_cyclic_1_1.chain_chain_en","chain_disen_const_U58.out"],
          ["ub_hw_filter_pw_global_wrapper_stencil_cyclic_1_2.chain_chain_en","chain_disen_const_U58.out"],
          ["ub_hw_filter_pw_global_wrapper_stencil_cyclic_2_0.chain_chain_en","chain_disen_const_U58.out"],
          ["ub_hw_filter_pw_global_wrapper_stencil_cyclic_2_1.chain_chain_en","chain_disen_const_U58.out"],
          ["ub_hw_filter_pw_global_wrapper_stencil_cyclic_2_2.chain_chain_en","chain_disen_const_U58.out"],
          ["ub_hw_filter_pw_global_wrapper_stencil_cyclic_3_0.chain_chain_en","chain_disen_const_U58.out"],
          ["ub_hw_filter_pw_global_wrapper_stencil_cyclic_3_1.chain_chain_en","chain_disen_const_U58.out"],
          ["ub_hw_filter_pw_global_wrapper_stencil_cyclic_3_2.chain_chain_en","chain_disen_const_U58.out"],
          ["ub_hw_filter_pw_global_wrapper_stencil_cyclic_0_0.clk","self.clk"],
          ["ub_hw_filter_pw_global_wrapper_stencil_cyclic_0_1.clk","self.clk"],
          ["ub_hw_filter_pw_global_wrapper_stencil_cyclic_0_2.clk","self.clk"],
          ["ub_hw_filter_pw_global_wrapper_stencil_cyclic_1_0.clk","self.clk"],
          ["ub_hw_filter_pw_global_wrapper_stencil_cyclic_1_1.clk","self.clk"],
          ["ub_hw_filter_pw_global_wrapper_stencil_cyclic_1_2.clk","self.clk"],
          ["ub_hw_filter_pw_global_wrapper_stencil_cyclic_2_0.clk","self.clk"],
          ["ub_hw_filter_pw_global_wrapper_stencil_cyclic_2_1.clk","self.clk"],
          ["ub_hw_filter_pw_global_wrapper_stencil_cyclic_2_2.clk","self.clk"],
          ["ub_hw_filter_pw_global_wrapper_stencil_cyclic_3_0.clk","self.clk"],
          ["ub_hw_filter_pw_global_wrapper_stencil_cyclic_3_1.clk","self.clk"],
          ["ub_hw_filter_pw_global_wrapper_stencil_cyclic_3_2.clk","self.clk"],
          ["ub_hw_filter_pw_global_wrapper_stencil_cyclic_3_1.data_in_0","self.op_hcompute_hw_filter_pw_global_wrapper_stencil_10_write.0"],
          ["ub_hw_filter_pw_global_wrapper_stencil_cyclic_3_2.data_in_0","self.op_hcompute_hw_filter_pw_global_wrapper_stencil_11_write.0"],
          ["ub_hw_filter_pw_global_wrapper_stencil_cyclic_0_1.data_in_0","self.op_hcompute_hw_filter_pw_global_wrapper_stencil_1_write.0"],
          ["ub_hw_filter_pw_global_wrapper_stencil_cyclic_0_2.data_in_0","self.op_hcompute_hw_filter_pw_global_wrapper_stencil_2_write.0"],
          ["ub_hw_filter_pw_global_wrapper_stencil_cyclic_1_0.data_in_0","self.op_hcompute_hw_filter_pw_global_wrapper_stencil_3_write.0"],
          ["ub_hw_filter_pw_global_wrapper_stencil_cyclic_1_1.data_in_0","self.op_hcompute_hw_filter_pw_global_wrapper_stencil_4_write.0"],
          ["ub_hw_filter_pw_global_wrapper_stencil_cyclic_1_2.data_in_0","self.op_hcompute_hw_filter_pw_global_wrapper_stencil_5_write.0"],
          ["ub_hw_filter_pw_global_wrapper_stencil_cyclic_2_0.data_in_0","self.op_hcompute_hw_filter_pw_global_wrapper_stencil_6_write.0"],
          ["ub_hw_filter_pw_global_wrapper_stencil_cyclic_2_1.data_in_0","self.op_hcompute_hw_filter_pw_global_wrapper_stencil_7_write.0"],
          ["ub_hw_filter_pw_global_wrapper_stencil_cyclic_2_2.data_in_0","self.op_hcompute_hw_filter_pw_global_wrapper_stencil_8_write.0"],
          ["ub_hw_filter_pw_global_wrapper_stencil_cyclic_3_0.data_in_0","self.op_hcompute_hw_filter_pw_global_wrapper_stencil_9_write.0"],
          ["ub_hw_filter_pw_global_wrapper_stencil_cyclic_0_0.data_in_0","self.op_hcompute_hw_filter_pw_global_wrapper_stencil_write.0"],
          ["ub_hw_filter_pw_global_wrapper_stencil_cyclic_0_0.data_out_0","self.op_hcompute_pw_conv_reduction_stencil_3_read.0"],
          ["ub_hw_filter_pw_global_wrapper_stencil_cyclic_1_0.data_out_0","self.op_hcompute_pw_conv_reduction_stencil_3_read.1"],
          ["ub_hw_filter_pw_global_wrapper_stencil_cyclic_3_0.data_out_0","self.op_hcompute_pw_conv_reduction_stencil_3_read.2"],
          ["ub_hw_filter_pw_global_wrapper_stencil_cyclic_2_0.data_out_0","self.op_hcompute_pw_conv_reduction_stencil_3_read.3"],
          ["ub_hw_filter_pw_global_wrapper_stencil_cyclic_0_0.stencil_valid","self.op_hcompute_pw_conv_reduction_stencil_3_read_extra_ctrl"],
          ["ub_hw_filter_pw_global_wrapper_stencil_cyclic_0_1.data_out_0","self.op_hcompute_pw_conv_reduction_stencil_4_read.0"],
          ["ub_hw_filter_pw_global_wrapper_stencil_cyclic_1_1.data_out_0","self.op_hcompute_pw_conv_reduction_stencil_4_read.1"],
          ["ub_hw_filter_pw_global_wrapper_stencil_cyclic_3_1.data_out_0","self.op_hcompute_pw_conv_reduction_stencil_4_read.2"],
          ["ub_hw_filter_pw_global_wrapper_stencil_cyclic_2_1.data_out_0","self.op_hcompute_pw_conv_reduction_stencil_4_read.3"],
          ["ub_hw_filter_pw_global_wrapper_stencil_cyclic_1_2.data_out_0","self.op_hcompute_pw_conv_reduction_stencil_5_read.0"],
          ["ub_hw_filter_pw_global_wrapper_stencil_cyclic_3_2.data_out_0","self.op_hcompute_pw_conv_reduction_stencil_5_read.1"],
          ["ub_hw_filter_pw_global_wrapper_stencil_cyclic_2_2.data_out_0","self.op_hcompute_pw_conv_reduction_stencil_5_read.2"],
          ["ub_hw_filter_pw_global_wrapper_stencil_cyclic_0_2.data_out_0","self.op_hcompute_pw_conv_reduction_stencil_5_read.3"],
          ["ub_hw_filter_pw_global_wrapper_stencil_cyclic_0_0.flush","self.reset"],
          ["ub_hw_filter_pw_global_wrapper_stencil_cyclic_0_1.flush","self.reset"],
          ["ub_hw_filter_pw_global_wrapper_stencil_cyclic_0_2.flush","self.reset"],
          ["ub_hw_filter_pw_global_wrapper_stencil_cyclic_1_0.flush","self.reset"],
          ["ub_hw_filter_pw_global_wrapper_stencil_cyclic_1_1.flush","self.reset"],
          ["ub_hw_filter_pw_global_wrapper_stencil_cyclic_1_2.flush","self.reset"],
          ["ub_hw_filter_pw_global_wrapper_stencil_cyclic_2_0.flush","self.reset"],
          ["ub_hw_filter_pw_global_wrapper_stencil_cyclic_2_1.flush","self.reset"],
          ["ub_hw_filter_pw_global_wrapper_stencil_cyclic_2_2.flush","self.reset"],
          ["ub_hw_filter_pw_global_wrapper_stencil_cyclic_3_0.flush","self.reset"],
          ["ub_hw_filter_pw_global_wrapper_stencil_cyclic_3_1.flush","self.reset"],
          ["ub_hw_filter_pw_global_wrapper_stencil_cyclic_3_2.flush","self.reset"],
          ["ub_hw_filter_pw_global_wrapper_stencil_cyclic_0_0_clk_en_const.out","ub_hw_filter_pw_global_wrapper_stencil_cyclic_0_0.clk_en"],
          ["ub_hw_filter_pw_global_wrapper_stencil_cyclic_0_0_clk_en_const.out","ub_hw_filter_pw_global_wrapper_stencil_cyclic_0_0.rst_n"],
          ["ub_hw_filter_pw_global_wrapper_stencil_cyclic_0_1_clk_en_const.out","ub_hw_filter_pw_global_wrapper_stencil_cyclic_0_1.clk_en"],
          ["ub_hw_filter_pw_global_wrapper_stencil_cyclic_0_1_clk_en_const.out","ub_hw_filter_pw_global_wrapper_stencil_cyclic_0_1.rst_n"],
          ["ub_hw_filter_pw_global_wrapper_stencil_cyclic_0_2_clk_en_const.out","ub_hw_filter_pw_global_wrapper_stencil_cyclic_0_2.clk_en"],
          ["ub_hw_filter_pw_global_wrapper_stencil_cyclic_0_2_clk_en_const.out","ub_hw_filter_pw_global_wrapper_stencil_cyclic_0_2.rst_n"],
          ["ub_hw_filter_pw_global_wrapper_stencil_cyclic_1_0_clk_en_const.out","ub_hw_filter_pw_global_wrapper_stencil_cyclic_1_0.clk_en"],
          ["ub_hw_filter_pw_global_wrapper_stencil_cyclic_1_0_clk_en_const.out","ub_hw_filter_pw_global_wrapper_stencil_cyclic_1_0.rst_n"],
          ["ub_hw_filter_pw_global_wrapper_stencil_cyclic_1_1_clk_en_const.out","ub_hw_filter_pw_global_wrapper_stencil_cyclic_1_1.clk_en"],
          ["ub_hw_filter_pw_global_wrapper_stencil_cyclic_1_1_clk_en_const.out","ub_hw_filter_pw_global_wrapper_stencil_cyclic_1_1.rst_n"],
          ["ub_hw_filter_pw_global_wrapper_stencil_cyclic_1_2_clk_en_const.out","ub_hw_filter_pw_global_wrapper_stencil_cyclic_1_2.clk_en"],
          ["ub_hw_filter_pw_global_wrapper_stencil_cyclic_1_2_clk_en_const.out","ub_hw_filter_pw_global_wrapper_stencil_cyclic_1_2.rst_n"],
          ["ub_hw_filter_pw_global_wrapper_stencil_cyclic_2_0_clk_en_const.out","ub_hw_filter_pw_global_wrapper_stencil_cyclic_2_0.clk_en"],
          ["ub_hw_filter_pw_global_wrapper_stencil_cyclic_2_0_clk_en_const.out","ub_hw_filter_pw_global_wrapper_stencil_cyclic_2_0.rst_n"],
          ["ub_hw_filter_pw_global_wrapper_stencil_cyclic_2_1_clk_en_const.out","ub_hw_filter_pw_global_wrapper_stencil_cyclic_2_1.clk_en"],
          ["ub_hw_filter_pw_global_wrapper_stencil_cyclic_2_1_clk_en_const.out","ub_hw_filter_pw_global_wrapper_stencil_cyclic_2_1.rst_n"],
          ["ub_hw_filter_pw_global_wrapper_stencil_cyclic_2_2_clk_en_const.out","ub_hw_filter_pw_global_wrapper_stencil_cyclic_2_2.clk_en"],
          ["ub_hw_filter_pw_global_wrapper_stencil_cyclic_2_2_clk_en_const.out","ub_hw_filter_pw_global_wrapper_stencil_cyclic_2_2.rst_n"],
          ["ub_hw_filter_pw_global_wrapper_stencil_cyclic_3_0_clk_en_const.out","ub_hw_filter_pw_global_wrapper_stencil_cyclic_3_0.clk_en"],
          ["ub_hw_filter_pw_global_wrapper_stencil_cyclic_3_0_clk_en_const.out","ub_hw_filter_pw_global_wrapper_stencil_cyclic_3_0.rst_n"],
          ["ub_hw_filter_pw_global_wrapper_stencil_cyclic_3_1_clk_en_const.out","ub_hw_filter_pw_global_wrapper_stencil_cyclic_3_1.clk_en"],
          ["ub_hw_filter_pw_global_wrapper_stencil_cyclic_3_1_clk_en_const.out","ub_hw_filter_pw_global_wrapper_stencil_cyclic_3_1.rst_n"],
          ["ub_hw_filter_pw_global_wrapper_stencil_cyclic_3_2_clk_en_const.out","ub_hw_filter_pw_global_wrapper_stencil_cyclic_3_2.clk_en"],
          ["ub_hw_filter_pw_global_wrapper_stencil_cyclic_3_2_clk_en_const.out","ub_hw_filter_pw_global_wrapper_stencil_cyclic_3_2.rst_n"]
        ]
      },
      "hw_input_global_wrapper_stencil_ub":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["flush","BitIn"],
          ["reset","BitIn"],
          ["op_hcompute_dw_conv_stencil_4_read",["Array",9,["Array",16,"Bit"]]],
          ["op_hcompute_dw_conv_stencil_4_read_extra_ctrl","Bit"],
          ["op_hcompute_dw_conv_stencil_5_read",["Array",9,["Array",16,"Bit"]]],
          ["op_hcompute_dw_conv_stencil_5_read_extra_ctrl","Bit"],
          ["op_hcompute_dw_conv_stencil_6_read",["Array",9,["Array",16,"Bit"]]],
          ["op_hcompute_dw_conv_stencil_6_read_extra_ctrl","Bit"],
          ["op_hcompute_dw_conv_stencil_7_read",["Array",9,["Array",16,"Bit"]]],
          ["op_hcompute_dw_conv_stencil_7_read_extra_ctrl","Bit"],
          ["op_hcompute_hw_input_global_wrapper_stencil_1_write",["Array",1,["Array",16,"BitIn"]]],
          ["op_hcompute_hw_input_global_wrapper_stencil_1_write_extra_ctrl","BitIn"],
          ["op_hcompute_hw_input_global_wrapper_stencil_2_write",["Array",1,["Array",16,"BitIn"]]],
          ["op_hcompute_hw_input_global_wrapper_stencil_2_write_extra_ctrl","BitIn"],
          ["op_hcompute_hw_input_global_wrapper_stencil_3_write",["Array",1,["Array",16,"BitIn"]]],
          ["op_hcompute_hw_input_global_wrapper_stencil_3_write_extra_ctrl","BitIn"],
          ["op_hcompute_hw_input_global_wrapper_stencil_write",["Array",1,["Array",16,"BitIn"]]],
          ["op_hcompute_hw_input_global_wrapper_stencil_write_extra_ctrl","BitIn"]
        ]],
        "instances":{
          "chain_disen_const_U87":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",false]}
          },
          "d_reg__U63":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "d_reg__U64":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "d_reg__U65":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "d_reg__U66":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "d_reg__U67":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "d_reg__U68":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "d_reg__U69":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "d_reg__U70":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "d_reg__U71":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "d_reg__U72":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "d_reg__U73":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "d_reg__U74":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "d_reg__U75":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "d_reg__U76":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "d_reg__U77":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "d_reg__U78":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "d_reg__U79":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "d_reg__U80":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "d_reg__U81":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "d_reg__U82":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "d_reg__U83":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "d_reg__U84":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "d_reg__U85":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "d_reg__U86":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "ub_hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_1_43_to_hw_input_global_wrapper_stencil_op_hcompute_dw_conv_stencil_5_132":{
            "genref":"cgralib.Mem_amber",
            "genargs":{"ID":["String","_U59"], "has_external_addrgen":["Bool",false], "has_flush":["Bool",true], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",true], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",2], "use_prebuilt_mem":["Bool",true], "width":["Int",16]},
            "metadata":{"config":{"agg2sram_0":{"cycle_starting_addr":[4],"cycle_stride":[4,32],"dimensionality":2,"extent":[8,32],"read_data_starting_addr":[0],"read_data_stride":[1,0],"write_data_starting_addr":[0],"write_data_stride":[1,8]},"in2agg_0":{"cycle_starting_addr":[0],"cycle_stride":[1,4,32],"dimensionality":3,"extent":[4,8,32],"write_data_starting_addr":[0],"write_data_stride":[1,4,0]},"sram2tb_0":{"cycle_starting_addr":[59],"cycle_stride":[4,32],"dimensionality":2,"extent":[8,30],"read_data_starting_addr":[0],"read_data_stride":[1,8],"write_data_starting_addr":[0],"write_data_stride":[1,0]},"sram2tb_1":{"cycle_starting_addr":[61],"cycle_stride":[4,32],"dimensionality":2,"extent":[8,30],"read_data_starting_addr":[8],"read_data_stride":[1,8],"write_data_starting_addr":[0],"write_data_stride":[1,0]},"stencil_valid":{"cycle_starting_addr":[66],"cycle_stride":[1,32],"dimensionality":2,"extent":[30,30]},"tb2out_0":{"cycle_starting_addr":[64],"cycle_stride":[1,4,32],"dimensionality":3,"extent":[4,8,30],"read_data_starting_addr":[0],"read_data_stride":[1,4,0]},"tb2out_1":{"cycle_starting_addr":[64],"cycle_stride":[1,4,32],"dimensionality":3,"extent":[4,8,30],"read_data_starting_addr":[0],"read_data_stride":[1,4,0]}},"mode":"lake"}
          },
          "ub_hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_1_43_to_hw_input_global_wrapper_stencil_op_hcompute_dw_conv_stencil_5_132_clk_en_const":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "ub_hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_2_41_to_hw_input_global_wrapper_stencil_op_hcompute_dw_conv_stencil_6_112":{
            "genref":"cgralib.Mem_amber",
            "genargs":{"ID":["String","_U61"], "has_external_addrgen":["Bool",false], "has_flush":["Bool",true], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",2], "use_prebuilt_mem":["Bool",true], "width":["Int",16]},
            "metadata":{"config":{"agg2sram_0":{"cycle_starting_addr":[4],"cycle_stride":[4,32],"dimensionality":2,"extent":[8,32],"read_data_starting_addr":[0],"read_data_stride":[1,0],"write_data_starting_addr":[0],"write_data_stride":[1,8]},"in2agg_0":{"cycle_starting_addr":[0],"cycle_stride":[1,4,32],"dimensionality":3,"extent":[4,8,32],"write_data_starting_addr":[0],"write_data_stride":[1,4,0]},"sram2tb_0":{"cycle_starting_addr":[59],"cycle_stride":[4,32],"dimensionality":2,"extent":[8,30],"read_data_starting_addr":[0],"read_data_stride":[1,8],"write_data_starting_addr":[0],"write_data_stride":[1,0]},"sram2tb_1":{"cycle_starting_addr":[61],"cycle_stride":[4,32],"dimensionality":2,"extent":[8,30],"read_data_starting_addr":[8],"read_data_stride":[1,8],"write_data_starting_addr":[0],"write_data_stride":[1,0]},"tb2out_0":{"cycle_starting_addr":[64],"cycle_stride":[1,4,32],"dimensionality":3,"extent":[4,8,30],"read_data_starting_addr":[0],"read_data_stride":[1,4,0]},"tb2out_1":{"cycle_starting_addr":[64],"cycle_stride":[1,4,32],"dimensionality":3,"extent":[4,8,30],"read_data_starting_addr":[0],"read_data_stride":[1,4,0]}},"mode":"lake"}
          },
          "ub_hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_2_41_to_hw_input_global_wrapper_stencil_op_hcompute_dw_conv_stencil_6_112_clk_en_const":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "ub_hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_3_39_to_hw_input_global_wrapper_stencil_op_hcompute_dw_conv_stencil_7_92":{
            "genref":"cgralib.Mem_amber",
            "genargs":{"ID":["String","_U62"], "has_external_addrgen":["Bool",false], "has_flush":["Bool",true], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",2], "use_prebuilt_mem":["Bool",true], "width":["Int",16]},
            "metadata":{"config":{"agg2sram_0":{"cycle_starting_addr":[4],"cycle_stride":[4,32],"dimensionality":2,"extent":[8,32],"read_data_starting_addr":[0],"read_data_stride":[1,0],"write_data_starting_addr":[0],"write_data_stride":[1,8]},"in2agg_0":{"cycle_starting_addr":[0],"cycle_stride":[1,4,32],"dimensionality":3,"extent":[4,8,32],"write_data_starting_addr":[0],"write_data_stride":[1,4,0]},"sram2tb_0":{"cycle_starting_addr":[59],"cycle_stride":[4,32],"dimensionality":2,"extent":[8,30],"read_data_starting_addr":[0],"read_data_stride":[1,8],"write_data_starting_addr":[0],"write_data_stride":[1,0]},"sram2tb_1":{"cycle_starting_addr":[61],"cycle_stride":[4,32],"dimensionality":2,"extent":[8,30],"read_data_starting_addr":[8],"read_data_stride":[1,8],"write_data_starting_addr":[0],"write_data_stride":[1,0]},"tb2out_0":{"cycle_starting_addr":[64],"cycle_stride":[1,4,32],"dimensionality":3,"extent":[4,8,30],"read_data_starting_addr":[0],"read_data_stride":[1,4,0]},"tb2out_1":{"cycle_starting_addr":[64],"cycle_stride":[1,4,32],"dimensionality":3,"extent":[4,8,30],"read_data_starting_addr":[0],"read_data_stride":[1,4,0]}},"mode":"lake"}
          },
          "ub_hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_3_39_to_hw_input_global_wrapper_stencil_op_hcompute_dw_conv_stencil_7_92_clk_en_const":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "ub_hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_45_to_hw_input_global_wrapper_stencil_op_hcompute_dw_conv_stencil_4_152":{
            "genref":"cgralib.Mem_amber",
            "genargs":{"ID":["String","_U60"], "has_external_addrgen":["Bool",false], "has_flush":["Bool",true], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",false], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",2], "use_prebuilt_mem":["Bool",true], "width":["Int",16]},
            "metadata":{"config":{"agg2sram_0":{"cycle_starting_addr":[4],"cycle_stride":[4,32],"dimensionality":2,"extent":[8,32],"read_data_starting_addr":[0],"read_data_stride":[1,0],"write_data_starting_addr":[0],"write_data_stride":[1,8]},"in2agg_0":{"cycle_starting_addr":[0],"cycle_stride":[1,4,32],"dimensionality":3,"extent":[4,8,32],"write_data_starting_addr":[0],"write_data_stride":[1,4,0]},"sram2tb_0":{"cycle_starting_addr":[59],"cycle_stride":[4,32],"dimensionality":2,"extent":[8,30],"read_data_starting_addr":[0],"read_data_stride":[1,8],"write_data_starting_addr":[0],"write_data_stride":[1,0]},"sram2tb_1":{"cycle_starting_addr":[61],"cycle_stride":[4,32],"dimensionality":2,"extent":[8,30],"read_data_starting_addr":[8],"read_data_stride":[1,8],"write_data_starting_addr":[0],"write_data_stride":[1,0]},"tb2out_0":{"cycle_starting_addr":[64],"cycle_stride":[1,4,32],"dimensionality":3,"extent":[4,8,30],"read_data_starting_addr":[0],"read_data_stride":[1,4,0]},"tb2out_1":{"cycle_starting_addr":[64],"cycle_stride":[1,4,32],"dimensionality":3,"extent":[4,8,30],"read_data_starting_addr":[0],"read_data_stride":[1,4,0]}},"mode":"lake"}
          },
          "ub_hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_45_to_hw_input_global_wrapper_stencil_op_hcompute_dw_conv_stencil_4_152_clk_en_const":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          }
        },
        "connections":[
          ["ub_hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_1_43_to_hw_input_global_wrapper_stencil_op_hcompute_dw_conv_stencil_5_132.chain_chain_en","chain_disen_const_U87.out"],
          ["ub_hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_2_41_to_hw_input_global_wrapper_stencil_op_hcompute_dw_conv_stencil_6_112.chain_chain_en","chain_disen_const_U87.out"],
          ["ub_hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_3_39_to_hw_input_global_wrapper_stencil_op_hcompute_dw_conv_stencil_7_92.chain_chain_en","chain_disen_const_U87.out"],
          ["ub_hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_45_to_hw_input_global_wrapper_stencil_op_hcompute_dw_conv_stencil_4_152.chain_chain_en","chain_disen_const_U87.out"],
          ["self.clk","d_reg__U63.clk"],
          ["self.op_hcompute_hw_input_global_wrapper_stencil_2_write.0","d_reg__U63.in"],
          ["d_reg__U74.in","d_reg__U63.out"],
          ["self.op_hcompute_dw_conv_stencil_6_read.8","d_reg__U63.out"],
          ["self.clk","d_reg__U64.clk"],
          ["d_reg__U65.out","d_reg__U64.in"],
          ["self.op_hcompute_dw_conv_stencil_5_read.0","d_reg__U64.out"],
          ["self.clk","d_reg__U65.clk"],
          ["ub_hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_1_43_to_hw_input_global_wrapper_stencil_op_hcompute_dw_conv_stencil_5_132.data_out_0","d_reg__U65.in"],
          ["self.op_hcompute_dw_conv_stencil_5_read.1","d_reg__U65.out"],
          ["self.clk","d_reg__U66.clk"],
          ["d_reg__U67.out","d_reg__U66.in"],
          ["self.op_hcompute_dw_conv_stencil_5_read.3","d_reg__U66.out"],
          ["self.clk","d_reg__U67.clk"],
          ["ub_hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_1_43_to_hw_input_global_wrapper_stencil_op_hcompute_dw_conv_stencil_5_132.data_out_1","d_reg__U67.in"],
          ["self.op_hcompute_dw_conv_stencil_5_read.4","d_reg__U67.out"],
          ["self.clk","d_reg__U68.clk"],
          ["d_reg__U69.out","d_reg__U68.in"],
          ["self.op_hcompute_dw_conv_stencil_5_read.6","d_reg__U68.out"],
          ["self.clk","d_reg__U69.clk"],
          ["self.op_hcompute_hw_input_global_wrapper_stencil_1_write.0","d_reg__U69.in"],
          ["self.op_hcompute_dw_conv_stencil_5_read.8","d_reg__U69.out"],
          ["self.clk","d_reg__U70.clk"],
          ["d_reg__U71.out","d_reg__U70.in"],
          ["self.op_hcompute_dw_conv_stencil_6_read.0","d_reg__U70.out"],
          ["self.clk","d_reg__U71.clk"],
          ["ub_hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_2_41_to_hw_input_global_wrapper_stencil_op_hcompute_dw_conv_stencil_6_112.data_out_0","d_reg__U71.in"],
          ["self.op_hcompute_dw_conv_stencil_6_read.1","d_reg__U71.out"],
          ["self.clk","d_reg__U72.clk"],
          ["d_reg__U73.out","d_reg__U72.in"],
          ["self.op_hcompute_dw_conv_stencil_6_read.3","d_reg__U72.out"],
          ["self.clk","d_reg__U73.clk"],
          ["ub_hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_2_41_to_hw_input_global_wrapper_stencil_op_hcompute_dw_conv_stencil_6_112.data_out_1","d_reg__U73.in"],
          ["self.op_hcompute_dw_conv_stencil_6_read.4","d_reg__U73.out"],
          ["self.clk","d_reg__U74.clk"],
          ["self.op_hcompute_dw_conv_stencil_6_read.6","d_reg__U74.out"],
          ["self.clk","d_reg__U75.clk"],
          ["self.op_hcompute_hw_input_global_wrapper_stencil_write.0","d_reg__U75.in"],
          ["d_reg__U86.in","d_reg__U75.out"],
          ["self.op_hcompute_dw_conv_stencil_4_read.8","d_reg__U75.out"],
          ["self.clk","d_reg__U76.clk"],
          ["d_reg__U77.out","d_reg__U76.in"],
          ["self.op_hcompute_dw_conv_stencil_7_read.0","d_reg__U76.out"],
          ["self.clk","d_reg__U77.clk"],
          ["ub_hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_3_39_to_hw_input_global_wrapper_stencil_op_hcompute_dw_conv_stencil_7_92.data_out_0","d_reg__U77.in"],
          ["self.op_hcompute_dw_conv_stencil_7_read.1","d_reg__U77.out"],
          ["self.clk","d_reg__U78.clk"],
          ["d_reg__U79.out","d_reg__U78.in"],
          ["self.op_hcompute_dw_conv_stencil_7_read.3","d_reg__U78.out"],
          ["self.clk","d_reg__U79.clk"],
          ["ub_hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_3_39_to_hw_input_global_wrapper_stencil_op_hcompute_dw_conv_stencil_7_92.data_out_1","d_reg__U79.in"],
          ["self.op_hcompute_dw_conv_stencil_7_read.4","d_reg__U79.out"],
          ["self.clk","d_reg__U80.clk"],
          ["d_reg__U81.out","d_reg__U80.in"],
          ["self.op_hcompute_dw_conv_stencil_7_read.6","d_reg__U80.out"],
          ["self.clk","d_reg__U81.clk"],
          ["self.op_hcompute_hw_input_global_wrapper_stencil_3_write.0","d_reg__U81.in"],
          ["self.op_hcompute_dw_conv_stencil_7_read.8","d_reg__U81.out"],
          ["self.clk","d_reg__U82.clk"],
          ["d_reg__U83.out","d_reg__U82.in"],
          ["self.op_hcompute_dw_conv_stencil_4_read.0","d_reg__U82.out"],
          ["self.clk","d_reg__U83.clk"],
          ["ub_hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_45_to_hw_input_global_wrapper_stencil_op_hcompute_dw_conv_stencil_4_152.data_out_0","d_reg__U83.in"],
          ["self.op_hcompute_dw_conv_stencil_4_read.1","d_reg__U83.out"],
          ["self.clk","d_reg__U84.clk"],
          ["d_reg__U85.out","d_reg__U84.in"],
          ["self.op_hcompute_dw_conv_stencil_4_read.3","d_reg__U84.out"],
          ["self.clk","d_reg__U85.clk"],
          ["ub_hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_45_to_hw_input_global_wrapper_stencil_op_hcompute_dw_conv_stencil_4_152.data_out_1","d_reg__U85.in"],
          ["self.op_hcompute_dw_conv_stencil_4_read.4","d_reg__U85.out"],
          ["self.clk","d_reg__U86.clk"],
          ["self.op_hcompute_dw_conv_stencil_4_read.6","d_reg__U86.out"],
          ["ub_hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_1_43_to_hw_input_global_wrapper_stencil_op_hcompute_dw_conv_stencil_5_132.clk","self.clk"],
          ["ub_hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_2_41_to_hw_input_global_wrapper_stencil_op_hcompute_dw_conv_stencil_6_112.clk","self.clk"],
          ["ub_hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_3_39_to_hw_input_global_wrapper_stencil_op_hcompute_dw_conv_stencil_7_92.clk","self.clk"],
          ["ub_hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_45_to_hw_input_global_wrapper_stencil_op_hcompute_dw_conv_stencil_4_152.clk","self.clk"],
          ["ub_hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_45_to_hw_input_global_wrapper_stencil_op_hcompute_dw_conv_stencil_4_152.data_out_0","self.op_hcompute_dw_conv_stencil_4_read.2"],
          ["ub_hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_45_to_hw_input_global_wrapper_stencil_op_hcompute_dw_conv_stencil_4_152.data_out_1","self.op_hcompute_dw_conv_stencil_4_read.5"],
          ["self.op_hcompute_hw_input_global_wrapper_stencil_write.0","self.op_hcompute_dw_conv_stencil_4_read.7"],
          ["ub_hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_1_43_to_hw_input_global_wrapper_stencil_op_hcompute_dw_conv_stencil_5_132.data_out_0","self.op_hcompute_dw_conv_stencil_5_read.2"],
          ["ub_hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_1_43_to_hw_input_global_wrapper_stencil_op_hcompute_dw_conv_stencil_5_132.data_out_1","self.op_hcompute_dw_conv_stencil_5_read.5"],
          ["self.op_hcompute_hw_input_global_wrapper_stencil_1_write.0","self.op_hcompute_dw_conv_stencil_5_read.7"],
          ["ub_hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_1_43_to_hw_input_global_wrapper_stencil_op_hcompute_dw_conv_stencil_5_132.stencil_valid","self.op_hcompute_dw_conv_stencil_5_read_extra_ctrl"],
          ["ub_hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_2_41_to_hw_input_global_wrapper_stencil_op_hcompute_dw_conv_stencil_6_112.data_out_0","self.op_hcompute_dw_conv_stencil_6_read.2"],
          ["ub_hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_2_41_to_hw_input_global_wrapper_stencil_op_hcompute_dw_conv_stencil_6_112.data_out_1","self.op_hcompute_dw_conv_stencil_6_read.5"],
          ["self.op_hcompute_hw_input_global_wrapper_stencil_2_write.0","self.op_hcompute_dw_conv_stencil_6_read.7"],
          ["ub_hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_3_39_to_hw_input_global_wrapper_stencil_op_hcompute_dw_conv_stencil_7_92.data_out_0","self.op_hcompute_dw_conv_stencil_7_read.2"],
          ["ub_hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_3_39_to_hw_input_global_wrapper_stencil_op_hcompute_dw_conv_stencil_7_92.data_out_1","self.op_hcompute_dw_conv_stencil_7_read.5"],
          ["self.op_hcompute_hw_input_global_wrapper_stencil_3_write.0","self.op_hcompute_dw_conv_stencil_7_read.7"],
          ["ub_hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_1_43_to_hw_input_global_wrapper_stencil_op_hcompute_dw_conv_stencil_5_132.data_in_0","self.op_hcompute_hw_input_global_wrapper_stencil_1_write.0"],
          ["ub_hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_2_41_to_hw_input_global_wrapper_stencil_op_hcompute_dw_conv_stencil_6_112.data_in_0","self.op_hcompute_hw_input_global_wrapper_stencil_2_write.0"],
          ["ub_hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_3_39_to_hw_input_global_wrapper_stencil_op_hcompute_dw_conv_stencil_7_92.data_in_0","self.op_hcompute_hw_input_global_wrapper_stencil_3_write.0"],
          ["ub_hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_45_to_hw_input_global_wrapper_stencil_op_hcompute_dw_conv_stencil_4_152.data_in_0","self.op_hcompute_hw_input_global_wrapper_stencil_write.0"],
          ["ub_hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_1_43_to_hw_input_global_wrapper_stencil_op_hcompute_dw_conv_stencil_5_132.flush","self.reset"],
          ["ub_hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_2_41_to_hw_input_global_wrapper_stencil_op_hcompute_dw_conv_stencil_6_112.flush","self.reset"],
          ["ub_hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_3_39_to_hw_input_global_wrapper_stencil_op_hcompute_dw_conv_stencil_7_92.flush","self.reset"],
          ["ub_hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_45_to_hw_input_global_wrapper_stencil_op_hcompute_dw_conv_stencil_4_152.flush","self.reset"],
          ["ub_hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_1_43_to_hw_input_global_wrapper_stencil_op_hcompute_dw_conv_stencil_5_132_clk_en_const.out","ub_hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_1_43_to_hw_input_global_wrapper_stencil_op_hcompute_dw_conv_stencil_5_132.clk_en"],
          ["ub_hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_1_43_to_hw_input_global_wrapper_stencil_op_hcompute_dw_conv_stencil_5_132_clk_en_const.out","ub_hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_1_43_to_hw_input_global_wrapper_stencil_op_hcompute_dw_conv_stencil_5_132.rst_n"],
          ["ub_hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_2_41_to_hw_input_global_wrapper_stencil_op_hcompute_dw_conv_stencil_6_112_clk_en_const.out","ub_hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_2_41_to_hw_input_global_wrapper_stencil_op_hcompute_dw_conv_stencil_6_112.clk_en"],
          ["ub_hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_2_41_to_hw_input_global_wrapper_stencil_op_hcompute_dw_conv_stencil_6_112_clk_en_const.out","ub_hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_2_41_to_hw_input_global_wrapper_stencil_op_hcompute_dw_conv_stencil_6_112.rst_n"],
          ["ub_hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_3_39_to_hw_input_global_wrapper_stencil_op_hcompute_dw_conv_stencil_7_92_clk_en_const.out","ub_hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_3_39_to_hw_input_global_wrapper_stencil_op_hcompute_dw_conv_stencil_7_92.clk_en"],
          ["ub_hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_3_39_to_hw_input_global_wrapper_stencil_op_hcompute_dw_conv_stencil_7_92_clk_en_const.out","ub_hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_3_39_to_hw_input_global_wrapper_stencil_op_hcompute_dw_conv_stencil_7_92.rst_n"],
          ["ub_hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_45_to_hw_input_global_wrapper_stencil_op_hcompute_dw_conv_stencil_4_152_clk_en_const.out","ub_hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_45_to_hw_input_global_wrapper_stencil_op_hcompute_dw_conv_stencil_4_152.clk_en"],
          ["ub_hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_45_to_hw_input_global_wrapper_stencil_op_hcompute_dw_conv_stencil_4_152_clk_en_const.out","ub_hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_45_to_hw_input_global_wrapper_stencil_op_hcompute_dw_conv_stencil_4_152.rst_n"]
        ]
      },
      "mobilenet_unrolled":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["reset","BitIn"],
          ["hw_filter_dw_stencil_clkwrk_0_op_hcompute_hw_filter_dw_global_wrapper_stencil_read_en","Bit"],
          ["hw_filter_dw_stencil_clkwrk_0_op_hcompute_hw_filter_dw_global_wrapper_stencil_read",["Array",1,["Array",16,"BitIn"]]],
          ["hw_filter_dw_stencil_clkwrk_1_op_hcompute_hw_filter_dw_global_wrapper_stencil_1_read_en","Bit"],
          ["hw_filter_dw_stencil_clkwrk_1_op_hcompute_hw_filter_dw_global_wrapper_stencil_1_read",["Array",1,["Array",16,"BitIn"]]],
          ["hw_filter_dw_stencil_clkwrk_2_op_hcompute_hw_filter_dw_global_wrapper_stencil_2_read_en","Bit"],
          ["hw_filter_dw_stencil_clkwrk_2_op_hcompute_hw_filter_dw_global_wrapper_stencil_2_read",["Array",1,["Array",16,"BitIn"]]],
          ["hw_filter_dw_stencil_clkwrk_3_op_hcompute_hw_filter_dw_global_wrapper_stencil_3_read_en","Bit"],
          ["hw_filter_dw_stencil_clkwrk_3_op_hcompute_hw_filter_dw_global_wrapper_stencil_3_read",["Array",1,["Array",16,"BitIn"]]],
          ["hw_filter_pw_stencil_clkwrk_10_op_hcompute_hw_filter_pw_global_wrapper_stencil_6_read_en","Bit"],
          ["hw_filter_pw_stencil_clkwrk_10_op_hcompute_hw_filter_pw_global_wrapper_stencil_6_read",["Array",1,["Array",16,"BitIn"]]],
          ["hw_filter_pw_stencil_clkwrk_11_op_hcompute_hw_filter_pw_global_wrapper_stencil_7_read_en","Bit"],
          ["hw_filter_pw_stencil_clkwrk_11_op_hcompute_hw_filter_pw_global_wrapper_stencil_7_read",["Array",1,["Array",16,"BitIn"]]],
          ["hw_filter_pw_stencil_clkwrk_12_op_hcompute_hw_filter_pw_global_wrapper_stencil_8_read_en","Bit"],
          ["hw_filter_pw_stencil_clkwrk_12_op_hcompute_hw_filter_pw_global_wrapper_stencil_8_read",["Array",1,["Array",16,"BitIn"]]],
          ["hw_filter_pw_stencil_clkwrk_13_op_hcompute_hw_filter_pw_global_wrapper_stencil_9_read_en","Bit"],
          ["hw_filter_pw_stencil_clkwrk_13_op_hcompute_hw_filter_pw_global_wrapper_stencil_9_read",["Array",1,["Array",16,"BitIn"]]],
          ["hw_filter_pw_stencil_clkwrk_14_op_hcompute_hw_filter_pw_global_wrapper_stencil_10_read_en","Bit"],
          ["hw_filter_pw_stencil_clkwrk_14_op_hcompute_hw_filter_pw_global_wrapper_stencil_10_read",["Array",1,["Array",16,"BitIn"]]],
          ["hw_filter_pw_stencil_clkwrk_15_op_hcompute_hw_filter_pw_global_wrapper_stencil_11_read_en","Bit"],
          ["hw_filter_pw_stencil_clkwrk_15_op_hcompute_hw_filter_pw_global_wrapper_stencil_11_read",["Array",1,["Array",16,"BitIn"]]],
          ["hw_filter_pw_stencil_clkwrk_4_op_hcompute_hw_filter_pw_global_wrapper_stencil_read_en","Bit"],
          ["hw_filter_pw_stencil_clkwrk_4_op_hcompute_hw_filter_pw_global_wrapper_stencil_read",["Array",1,["Array",16,"BitIn"]]],
          ["hw_filter_pw_stencil_clkwrk_5_op_hcompute_hw_filter_pw_global_wrapper_stencil_1_read_en","Bit"],
          ["hw_filter_pw_stencil_clkwrk_5_op_hcompute_hw_filter_pw_global_wrapper_stencil_1_read",["Array",1,["Array",16,"BitIn"]]],
          ["hw_filter_pw_stencil_clkwrk_6_op_hcompute_hw_filter_pw_global_wrapper_stencil_2_read_en","Bit"],
          ["hw_filter_pw_stencil_clkwrk_6_op_hcompute_hw_filter_pw_global_wrapper_stencil_2_read",["Array",1,["Array",16,"BitIn"]]],
          ["hw_filter_pw_stencil_clkwrk_7_op_hcompute_hw_filter_pw_global_wrapper_stencil_3_read_en","Bit"],
          ["hw_filter_pw_stencil_clkwrk_7_op_hcompute_hw_filter_pw_global_wrapper_stencil_3_read",["Array",1,["Array",16,"BitIn"]]],
          ["hw_filter_pw_stencil_clkwrk_8_op_hcompute_hw_filter_pw_global_wrapper_stencil_4_read_en","Bit"],
          ["hw_filter_pw_stencil_clkwrk_8_op_hcompute_hw_filter_pw_global_wrapper_stencil_4_read",["Array",1,["Array",16,"BitIn"]]],
          ["hw_filter_pw_stencil_clkwrk_9_op_hcompute_hw_filter_pw_global_wrapper_stencil_5_read_en","Bit"],
          ["hw_filter_pw_stencil_clkwrk_9_op_hcompute_hw_filter_pw_global_wrapper_stencil_5_read",["Array",1,["Array",16,"BitIn"]]],
          ["hw_input_stencil_clkwrk_16_op_hcompute_hw_input_global_wrapper_stencil_read_en","Bit"],
          ["hw_input_stencil_clkwrk_16_op_hcompute_hw_input_global_wrapper_stencil_read",["Array",1,["Array",16,"BitIn"]]],
          ["hw_input_stencil_clkwrk_17_op_hcompute_hw_input_global_wrapper_stencil_1_read_en","Bit"],
          ["hw_input_stencil_clkwrk_17_op_hcompute_hw_input_global_wrapper_stencil_1_read",["Array",1,["Array",16,"BitIn"]]],
          ["hw_input_stencil_clkwrk_18_op_hcompute_hw_input_global_wrapper_stencil_2_read_en","Bit"],
          ["hw_input_stencil_clkwrk_18_op_hcompute_hw_input_global_wrapper_stencil_2_read",["Array",1,["Array",16,"BitIn"]]],
          ["hw_input_stencil_clkwrk_19_op_hcompute_hw_input_global_wrapper_stencil_3_read_en","Bit"],
          ["hw_input_stencil_clkwrk_19_op_hcompute_hw_input_global_wrapper_stencil_3_read",["Array",1,["Array",16,"BitIn"]]],
          ["hw_output_stencil_clkwrk_20_op_hcompute_hw_output_stencil_write_valid","Bit"],
          ["hw_output_stencil_clkwrk_20_op_hcompute_hw_output_stencil_write",["Array",1,["Array",16,"Bit"]]],
          ["hw_output_stencil_clkwrk_21_op_hcompute_hw_output_stencil_1_write_valid","Bit"],
          ["hw_output_stencil_clkwrk_21_op_hcompute_hw_output_stencil_1_write",["Array",1,["Array",16,"Bit"]]],
          ["hw_output_stencil_clkwrk_22_op_hcompute_hw_output_stencil_2_write_valid","Bit"],
          ["hw_output_stencil_clkwrk_22_op_hcompute_hw_output_stencil_2_write",["Array",1,["Array",16,"Bit"]]]
        ]],
        "instances":{
          "_U104":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U109":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U114":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U119":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U124":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U129":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U134":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U139":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U144":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U149":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U154":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U159":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U164":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U169":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U174":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U179":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U184":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U189":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U194":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U199":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "dw_conv_stencil":{
            "modref":"global.dw_conv_stencil_ub"
          },
          "dw_conv_stencil_clkwrk_dsa23":{
            "modref":"global.dw_conv_stencil_clkwrk_dsa23_ub"
          },
          "hw_filter_dw_global_wrapper_stencil":{
            "modref":"global.hw_filter_dw_global_wrapper_stencil_ub"
          },
          "hw_filter_pw_global_wrapper_stencil":{
            "modref":"global.hw_filter_pw_global_wrapper_stencil_ub"
          },
          "hw_input_global_wrapper_stencil":{
            "modref":"global.hw_input_global_wrapper_stencil_ub"
          },
          "op_hcompute_dw_conv_stencil":{
            "modref":"global.cu_op_hcompute_dw_conv_stencil"
          },
          "op_hcompute_dw_conv_stencil_1":{
            "modref":"global.cu_op_hcompute_dw_conv_stencil_1"
          },
          "op_hcompute_dw_conv_stencil_2":{
            "modref":"global.cu_op_hcompute_dw_conv_stencil_2"
          },
          "op_hcompute_dw_conv_stencil_3":{
            "modref":"global.cu_op_hcompute_dw_conv_stencil_3"
          },
          "op_hcompute_dw_conv_stencil_4":{
            "modref":"global.cu_op_hcompute_dw_conv_stencil_4"
          },
          "op_hcompute_dw_conv_stencil_5":{
            "modref":"global.cu_op_hcompute_dw_conv_stencil_5"
          },
          "op_hcompute_dw_conv_stencil_6":{
            "modref":"global.cu_op_hcompute_dw_conv_stencil_6"
          },
          "op_hcompute_dw_conv_stencil_7":{
            "modref":"global.cu_op_hcompute_dw_conv_stencil_7"
          },
          "op_hcompute_hw_filter_dw_global_wrapper_stencil":{
            "modref":"global.cu_op_hcompute_hw_filter_dw_global_wrapper_stencil"
          },
          "op_hcompute_hw_filter_dw_global_wrapper_stencil_1":{
            "modref":"global.cu_op_hcompute_hw_filter_dw_global_wrapper_stencil_1"
          },
          "op_hcompute_hw_filter_dw_global_wrapper_stencil_1_exe_start":{
            "modref":"global.op_hcompute_hw_filter_dw_global_wrapper_stencil_1_exe_start_pt__U192"
          },
          "op_hcompute_hw_filter_dw_global_wrapper_stencil_1_port_controller":{
            "genref":"cgralib.Mem_amber",
            "genargs":{"ID":["String","_U190"], "has_external_addrgen":["Bool",false], "has_flush":["Bool",true], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",true], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",0], "num_outputs":["Int",0], "use_prebuilt_mem":["Bool",true], "width":["Int",16]},
            "metadata":{"config":{"stencil_valid":{"cycle_starting_addr":[0],"cycle_stride":[1,4],"dimensionality":2,"extent":[3,3]}},"mode":"lake"}
          },
          "op_hcompute_hw_filter_dw_global_wrapper_stencil_1_port_controller_clk_en_const":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "op_hcompute_hw_filter_dw_global_wrapper_stencil_1_read_start":{
            "modref":"global.op_hcompute_hw_filter_dw_global_wrapper_stencil_1_read_start_pt__U191"
          },
          "op_hcompute_hw_filter_dw_global_wrapper_stencil_1_write_start":{
            "modref":"global.op_hcompute_hw_filter_dw_global_wrapper_stencil_1_write_start_pt__U193"
          },
          "op_hcompute_hw_filter_dw_global_wrapper_stencil_2":{
            "modref":"global.cu_op_hcompute_hw_filter_dw_global_wrapper_stencil_2"
          },
          "op_hcompute_hw_filter_dw_global_wrapper_stencil_2_exe_start":{
            "modref":"global.op_hcompute_hw_filter_dw_global_wrapper_stencil_2_exe_start_pt__U187"
          },
          "op_hcompute_hw_filter_dw_global_wrapper_stencil_2_port_controller":{
            "genref":"cgralib.Mem_amber",
            "genargs":{"ID":["String","_U185"], "has_external_addrgen":["Bool",false], "has_flush":["Bool",true], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",true], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",0], "num_outputs":["Int",0], "use_prebuilt_mem":["Bool",true], "width":["Int",16]},
            "metadata":{"config":{"stencil_valid":{"cycle_starting_addr":[0],"cycle_stride":[1,4],"dimensionality":2,"extent":[3,3]}},"mode":"lake"}
          },
          "op_hcompute_hw_filter_dw_global_wrapper_stencil_2_port_controller_clk_en_const":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "op_hcompute_hw_filter_dw_global_wrapper_stencil_2_read_start":{
            "modref":"global.op_hcompute_hw_filter_dw_global_wrapper_stencil_2_read_start_pt__U186"
          },
          "op_hcompute_hw_filter_dw_global_wrapper_stencil_2_write_start":{
            "modref":"global.op_hcompute_hw_filter_dw_global_wrapper_stencil_2_write_start_pt__U188"
          },
          "op_hcompute_hw_filter_dw_global_wrapper_stencil_3":{
            "modref":"global.cu_op_hcompute_hw_filter_dw_global_wrapper_stencil_3"
          },
          "op_hcompute_hw_filter_dw_global_wrapper_stencil_3_exe_start":{
            "modref":"global.op_hcompute_hw_filter_dw_global_wrapper_stencil_3_exe_start_pt__U182"
          },
          "op_hcompute_hw_filter_dw_global_wrapper_stencil_3_port_controller":{
            "genref":"cgralib.Mem_amber",
            "genargs":{"ID":["String","_U180"], "has_external_addrgen":["Bool",false], "has_flush":["Bool",true], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",true], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",0], "num_outputs":["Int",0], "use_prebuilt_mem":["Bool",true], "width":["Int",16]},
            "metadata":{"config":{"stencil_valid":{"cycle_starting_addr":[0],"cycle_stride":[1,4],"dimensionality":2,"extent":[3,3]}},"mode":"lake"}
          },
          "op_hcompute_hw_filter_dw_global_wrapper_stencil_3_port_controller_clk_en_const":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "op_hcompute_hw_filter_dw_global_wrapper_stencil_3_read_start":{
            "modref":"global.op_hcompute_hw_filter_dw_global_wrapper_stencil_3_read_start_pt__U181"
          },
          "op_hcompute_hw_filter_dw_global_wrapper_stencil_3_write_start":{
            "modref":"global.op_hcompute_hw_filter_dw_global_wrapper_stencil_3_write_start_pt__U183"
          },
          "op_hcompute_hw_filter_dw_global_wrapper_stencil_exe_start":{
            "modref":"global.op_hcompute_hw_filter_dw_global_wrapper_stencil_exe_start_pt__U197"
          },
          "op_hcompute_hw_filter_dw_global_wrapper_stencil_port_controller":{
            "genref":"cgralib.Mem_amber",
            "genargs":{"ID":["String","_U195"], "has_external_addrgen":["Bool",false], "has_flush":["Bool",true], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",true], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",0], "num_outputs":["Int",0], "use_prebuilt_mem":["Bool",true], "width":["Int",16]},
            "metadata":{"config":{"stencil_valid":{"cycle_starting_addr":[0],"cycle_stride":[1,4],"dimensionality":2,"extent":[3,3]}},"mode":"lake"}
          },
          "op_hcompute_hw_filter_dw_global_wrapper_stencil_port_controller_clk_en_const":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "op_hcompute_hw_filter_dw_global_wrapper_stencil_read_start":{
            "modref":"global.op_hcompute_hw_filter_dw_global_wrapper_stencil_read_start_pt__U196"
          },
          "op_hcompute_hw_filter_dw_global_wrapper_stencil_write_start":{
            "modref":"global.op_hcompute_hw_filter_dw_global_wrapper_stencil_write_start_pt__U198"
          },
          "op_hcompute_hw_filter_pw_global_wrapper_stencil":{
            "modref":"global.cu_op_hcompute_hw_filter_pw_global_wrapper_stencil"
          },
          "op_hcompute_hw_filter_pw_global_wrapper_stencil_1":{
            "modref":"global.cu_op_hcompute_hw_filter_pw_global_wrapper_stencil_1"
          },
          "op_hcompute_hw_filter_pw_global_wrapper_stencil_10":{
            "modref":"global.cu_op_hcompute_hw_filter_pw_global_wrapper_stencil_10"
          },
          "op_hcompute_hw_filter_pw_global_wrapper_stencil_10_exe_start":{
            "modref":"global.op_hcompute_hw_filter_pw_global_wrapper_stencil_10_exe_start_pt__U107"
          },
          "op_hcompute_hw_filter_pw_global_wrapper_stencil_10_port_controller":{
            "genref":"cgralib.Mem_amber",
            "genargs":{"ID":["String","_U105"], "has_external_addrgen":["Bool",false], "has_flush":["Bool",true], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",true], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",0], "num_outputs":["Int",0], "use_prebuilt_mem":["Bool",true], "width":["Int",16]},
            "metadata":{"config":{"stencil_valid":{"cycle_starting_addr":[0],"cycle_stride":[0],"dimensionality":1,"extent":[1]}},"mode":"lake"}
          },
          "op_hcompute_hw_filter_pw_global_wrapper_stencil_10_port_controller_clk_en_const":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "op_hcompute_hw_filter_pw_global_wrapper_stencil_10_read_start":{
            "modref":"global.op_hcompute_hw_filter_pw_global_wrapper_stencil_10_read_start_pt__U106"
          },
          "op_hcompute_hw_filter_pw_global_wrapper_stencil_10_write_start":{
            "modref":"global.op_hcompute_hw_filter_pw_global_wrapper_stencil_10_write_start_pt__U108"
          },
          "op_hcompute_hw_filter_pw_global_wrapper_stencil_11":{
            "modref":"global.cu_op_hcompute_hw_filter_pw_global_wrapper_stencil_11"
          },
          "op_hcompute_hw_filter_pw_global_wrapper_stencil_11_exe_start":{
            "modref":"global.op_hcompute_hw_filter_pw_global_wrapper_stencil_11_exe_start_pt__U102"
          },
          "op_hcompute_hw_filter_pw_global_wrapper_stencil_11_port_controller":{
            "genref":"cgralib.Mem_amber",
            "genargs":{"ID":["String","_U100"], "has_external_addrgen":["Bool",false], "has_flush":["Bool",true], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",true], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",0], "num_outputs":["Int",0], "use_prebuilt_mem":["Bool",true], "width":["Int",16]},
            "metadata":{"config":{"stencil_valid":{"cycle_starting_addr":[0],"cycle_stride":[0],"dimensionality":1,"extent":[1]}},"mode":"lake"}
          },
          "op_hcompute_hw_filter_pw_global_wrapper_stencil_11_port_controller_clk_en_const":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "op_hcompute_hw_filter_pw_global_wrapper_stencil_11_read_start":{
            "modref":"global.op_hcompute_hw_filter_pw_global_wrapper_stencil_11_read_start_pt__U101"
          },
          "op_hcompute_hw_filter_pw_global_wrapper_stencil_11_write_start":{
            "modref":"global.op_hcompute_hw_filter_pw_global_wrapper_stencil_11_write_start_pt__U103"
          },
          "op_hcompute_hw_filter_pw_global_wrapper_stencil_1_exe_start":{
            "modref":"global.op_hcompute_hw_filter_pw_global_wrapper_stencil_1_exe_start_pt__U152"
          },
          "op_hcompute_hw_filter_pw_global_wrapper_stencil_1_port_controller":{
            "genref":"cgralib.Mem_amber",
            "genargs":{"ID":["String","_U150"], "has_external_addrgen":["Bool",false], "has_flush":["Bool",true], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",true], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",0], "num_outputs":["Int",0], "use_prebuilt_mem":["Bool",true], "width":["Int",16]},
            "metadata":{"config":{"stencil_valid":{"cycle_starting_addr":[0],"cycle_stride":[0],"dimensionality":1,"extent":[1]}},"mode":"lake"}
          },
          "op_hcompute_hw_filter_pw_global_wrapper_stencil_1_port_controller_clk_en_const":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "op_hcompute_hw_filter_pw_global_wrapper_stencil_1_read_start":{
            "modref":"global.op_hcompute_hw_filter_pw_global_wrapper_stencil_1_read_start_pt__U151"
          },
          "op_hcompute_hw_filter_pw_global_wrapper_stencil_1_write_start":{
            "modref":"global.op_hcompute_hw_filter_pw_global_wrapper_stencil_1_write_start_pt__U153"
          },
          "op_hcompute_hw_filter_pw_global_wrapper_stencil_2":{
            "modref":"global.cu_op_hcompute_hw_filter_pw_global_wrapper_stencil_2"
          },
          "op_hcompute_hw_filter_pw_global_wrapper_stencil_2_exe_start":{
            "modref":"global.op_hcompute_hw_filter_pw_global_wrapper_stencil_2_exe_start_pt__U147"
          },
          "op_hcompute_hw_filter_pw_global_wrapper_stencil_2_port_controller":{
            "genref":"cgralib.Mem_amber",
            "genargs":{"ID":["String","_U145"], "has_external_addrgen":["Bool",false], "has_flush":["Bool",true], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",true], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",0], "num_outputs":["Int",0], "use_prebuilt_mem":["Bool",true], "width":["Int",16]},
            "metadata":{"config":{"stencil_valid":{"cycle_starting_addr":[0],"cycle_stride":[0],"dimensionality":1,"extent":[1]}},"mode":"lake"}
          },
          "op_hcompute_hw_filter_pw_global_wrapper_stencil_2_port_controller_clk_en_const":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "op_hcompute_hw_filter_pw_global_wrapper_stencil_2_read_start":{
            "modref":"global.op_hcompute_hw_filter_pw_global_wrapper_stencil_2_read_start_pt__U146"
          },
          "op_hcompute_hw_filter_pw_global_wrapper_stencil_2_write_start":{
            "modref":"global.op_hcompute_hw_filter_pw_global_wrapper_stencil_2_write_start_pt__U148"
          },
          "op_hcompute_hw_filter_pw_global_wrapper_stencil_3":{
            "modref":"global.cu_op_hcompute_hw_filter_pw_global_wrapper_stencil_3"
          },
          "op_hcompute_hw_filter_pw_global_wrapper_stencil_3_exe_start":{
            "modref":"global.op_hcompute_hw_filter_pw_global_wrapper_stencil_3_exe_start_pt__U142"
          },
          "op_hcompute_hw_filter_pw_global_wrapper_stencil_3_port_controller":{
            "genref":"cgralib.Mem_amber",
            "genargs":{"ID":["String","_U140"], "has_external_addrgen":["Bool",false], "has_flush":["Bool",true], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",true], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",0], "num_outputs":["Int",0], "use_prebuilt_mem":["Bool",true], "width":["Int",16]},
            "metadata":{"config":{"stencil_valid":{"cycle_starting_addr":[0],"cycle_stride":[0],"dimensionality":1,"extent":[1]}},"mode":"lake"}
          },
          "op_hcompute_hw_filter_pw_global_wrapper_stencil_3_port_controller_clk_en_const":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "op_hcompute_hw_filter_pw_global_wrapper_stencil_3_read_start":{
            "modref":"global.op_hcompute_hw_filter_pw_global_wrapper_stencil_3_read_start_pt__U141"
          },
          "op_hcompute_hw_filter_pw_global_wrapper_stencil_3_write_start":{
            "modref":"global.op_hcompute_hw_filter_pw_global_wrapper_stencil_3_write_start_pt__U143"
          },
          "op_hcompute_hw_filter_pw_global_wrapper_stencil_4":{
            "modref":"global.cu_op_hcompute_hw_filter_pw_global_wrapper_stencil_4"
          },
          "op_hcompute_hw_filter_pw_global_wrapper_stencil_4_exe_start":{
            "modref":"global.op_hcompute_hw_filter_pw_global_wrapper_stencil_4_exe_start_pt__U137"
          },
          "op_hcompute_hw_filter_pw_global_wrapper_stencil_4_port_controller":{
            "genref":"cgralib.Mem_amber",
            "genargs":{"ID":["String","_U135"], "has_external_addrgen":["Bool",false], "has_flush":["Bool",true], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",true], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",0], "num_outputs":["Int",0], "use_prebuilt_mem":["Bool",true], "width":["Int",16]},
            "metadata":{"config":{"stencil_valid":{"cycle_starting_addr":[0],"cycle_stride":[0],"dimensionality":1,"extent":[1]}},"mode":"lake"}
          },
          "op_hcompute_hw_filter_pw_global_wrapper_stencil_4_port_controller_clk_en_const":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "op_hcompute_hw_filter_pw_global_wrapper_stencil_4_read_start":{
            "modref":"global.op_hcompute_hw_filter_pw_global_wrapper_stencil_4_read_start_pt__U136"
          },
          "op_hcompute_hw_filter_pw_global_wrapper_stencil_4_write_start":{
            "modref":"global.op_hcompute_hw_filter_pw_global_wrapper_stencil_4_write_start_pt__U138"
          },
          "op_hcompute_hw_filter_pw_global_wrapper_stencil_5":{
            "modref":"global.cu_op_hcompute_hw_filter_pw_global_wrapper_stencil_5"
          },
          "op_hcompute_hw_filter_pw_global_wrapper_stencil_5_exe_start":{
            "modref":"global.op_hcompute_hw_filter_pw_global_wrapper_stencil_5_exe_start_pt__U132"
          },
          "op_hcompute_hw_filter_pw_global_wrapper_stencil_5_port_controller":{
            "genref":"cgralib.Mem_amber",
            "genargs":{"ID":["String","_U130"], "has_external_addrgen":["Bool",false], "has_flush":["Bool",true], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",true], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",0], "num_outputs":["Int",0], "use_prebuilt_mem":["Bool",true], "width":["Int",16]},
            "metadata":{"config":{"stencil_valid":{"cycle_starting_addr":[0],"cycle_stride":[0],"dimensionality":1,"extent":[1]}},"mode":"lake"}
          },
          "op_hcompute_hw_filter_pw_global_wrapper_stencil_5_port_controller_clk_en_const":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "op_hcompute_hw_filter_pw_global_wrapper_stencil_5_read_start":{
            "modref":"global.op_hcompute_hw_filter_pw_global_wrapper_stencil_5_read_start_pt__U131"
          },
          "op_hcompute_hw_filter_pw_global_wrapper_stencil_5_write_start":{
            "modref":"global.op_hcompute_hw_filter_pw_global_wrapper_stencil_5_write_start_pt__U133"
          },
          "op_hcompute_hw_filter_pw_global_wrapper_stencil_6":{
            "modref":"global.cu_op_hcompute_hw_filter_pw_global_wrapper_stencil_6"
          },
          "op_hcompute_hw_filter_pw_global_wrapper_stencil_6_exe_start":{
            "modref":"global.op_hcompute_hw_filter_pw_global_wrapper_stencil_6_exe_start_pt__U127"
          },
          "op_hcompute_hw_filter_pw_global_wrapper_stencil_6_port_controller":{
            "genref":"cgralib.Mem_amber",
            "genargs":{"ID":["String","_U125"], "has_external_addrgen":["Bool",false], "has_flush":["Bool",true], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",true], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",0], "num_outputs":["Int",0], "use_prebuilt_mem":["Bool",true], "width":["Int",16]},
            "metadata":{"config":{"stencil_valid":{"cycle_starting_addr":[0],"cycle_stride":[0],"dimensionality":1,"extent":[1]}},"mode":"lake"}
          },
          "op_hcompute_hw_filter_pw_global_wrapper_stencil_6_port_controller_clk_en_const":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "op_hcompute_hw_filter_pw_global_wrapper_stencil_6_read_start":{
            "modref":"global.op_hcompute_hw_filter_pw_global_wrapper_stencil_6_read_start_pt__U126"
          },
          "op_hcompute_hw_filter_pw_global_wrapper_stencil_6_write_start":{
            "modref":"global.op_hcompute_hw_filter_pw_global_wrapper_stencil_6_write_start_pt__U128"
          },
          "op_hcompute_hw_filter_pw_global_wrapper_stencil_7":{
            "modref":"global.cu_op_hcompute_hw_filter_pw_global_wrapper_stencil_7"
          },
          "op_hcompute_hw_filter_pw_global_wrapper_stencil_7_exe_start":{
            "modref":"global.op_hcompute_hw_filter_pw_global_wrapper_stencil_7_exe_start_pt__U122"
          },
          "op_hcompute_hw_filter_pw_global_wrapper_stencil_7_port_controller":{
            "genref":"cgralib.Mem_amber",
            "genargs":{"ID":["String","_U120"], "has_external_addrgen":["Bool",false], "has_flush":["Bool",true], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",true], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",0], "num_outputs":["Int",0], "use_prebuilt_mem":["Bool",true], "width":["Int",16]},
            "metadata":{"config":{"stencil_valid":{"cycle_starting_addr":[0],"cycle_stride":[0],"dimensionality":1,"extent":[1]}},"mode":"lake"}
          },
          "op_hcompute_hw_filter_pw_global_wrapper_stencil_7_port_controller_clk_en_const":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "op_hcompute_hw_filter_pw_global_wrapper_stencil_7_read_start":{
            "modref":"global.op_hcompute_hw_filter_pw_global_wrapper_stencil_7_read_start_pt__U121"
          },
          "op_hcompute_hw_filter_pw_global_wrapper_stencil_7_write_start":{
            "modref":"global.op_hcompute_hw_filter_pw_global_wrapper_stencil_7_write_start_pt__U123"
          },
          "op_hcompute_hw_filter_pw_global_wrapper_stencil_8":{
            "modref":"global.cu_op_hcompute_hw_filter_pw_global_wrapper_stencil_8"
          },
          "op_hcompute_hw_filter_pw_global_wrapper_stencil_8_exe_start":{
            "modref":"global.op_hcompute_hw_filter_pw_global_wrapper_stencil_8_exe_start_pt__U117"
          },
          "op_hcompute_hw_filter_pw_global_wrapper_stencil_8_port_controller":{
            "genref":"cgralib.Mem_amber",
            "genargs":{"ID":["String","_U115"], "has_external_addrgen":["Bool",false], "has_flush":["Bool",true], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",true], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",0], "num_outputs":["Int",0], "use_prebuilt_mem":["Bool",true], "width":["Int",16]},
            "metadata":{"config":{"stencil_valid":{"cycle_starting_addr":[0],"cycle_stride":[0],"dimensionality":1,"extent":[1]}},"mode":"lake"}
          },
          "op_hcompute_hw_filter_pw_global_wrapper_stencil_8_port_controller_clk_en_const":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "op_hcompute_hw_filter_pw_global_wrapper_stencil_8_read_start":{
            "modref":"global.op_hcompute_hw_filter_pw_global_wrapper_stencil_8_read_start_pt__U116"
          },
          "op_hcompute_hw_filter_pw_global_wrapper_stencil_8_write_start":{
            "modref":"global.op_hcompute_hw_filter_pw_global_wrapper_stencil_8_write_start_pt__U118"
          },
          "op_hcompute_hw_filter_pw_global_wrapper_stencil_9":{
            "modref":"global.cu_op_hcompute_hw_filter_pw_global_wrapper_stencil_9"
          },
          "op_hcompute_hw_filter_pw_global_wrapper_stencil_9_exe_start":{
            "modref":"global.op_hcompute_hw_filter_pw_global_wrapper_stencil_9_exe_start_pt__U112"
          },
          "op_hcompute_hw_filter_pw_global_wrapper_stencil_9_port_controller":{
            "genref":"cgralib.Mem_amber",
            "genargs":{"ID":["String","_U110"], "has_external_addrgen":["Bool",false], "has_flush":["Bool",true], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",true], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",0], "num_outputs":["Int",0], "use_prebuilt_mem":["Bool",true], "width":["Int",16]},
            "metadata":{"config":{"stencil_valid":{"cycle_starting_addr":[0],"cycle_stride":[0],"dimensionality":1,"extent":[1]}},"mode":"lake"}
          },
          "op_hcompute_hw_filter_pw_global_wrapper_stencil_9_port_controller_clk_en_const":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "op_hcompute_hw_filter_pw_global_wrapper_stencil_9_read_start":{
            "modref":"global.op_hcompute_hw_filter_pw_global_wrapper_stencil_9_read_start_pt__U111"
          },
          "op_hcompute_hw_filter_pw_global_wrapper_stencil_9_write_start":{
            "modref":"global.op_hcompute_hw_filter_pw_global_wrapper_stencil_9_write_start_pt__U113"
          },
          "op_hcompute_hw_filter_pw_global_wrapper_stencil_exe_start":{
            "modref":"global.op_hcompute_hw_filter_pw_global_wrapper_stencil_exe_start_pt__U157"
          },
          "op_hcompute_hw_filter_pw_global_wrapper_stencil_port_controller":{
            "genref":"cgralib.Mem_amber",
            "genargs":{"ID":["String","_U155"], "has_external_addrgen":["Bool",false], "has_flush":["Bool",true], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",true], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",0], "num_outputs":["Int",0], "use_prebuilt_mem":["Bool",true], "width":["Int",16]},
            "metadata":{"config":{"stencil_valid":{"cycle_starting_addr":[0],"cycle_stride":[0],"dimensionality":1,"extent":[1]}},"mode":"lake"}
          },
          "op_hcompute_hw_filter_pw_global_wrapper_stencil_port_controller_clk_en_const":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "op_hcompute_hw_filter_pw_global_wrapper_stencil_read_start":{
            "modref":"global.op_hcompute_hw_filter_pw_global_wrapper_stencil_read_start_pt__U156"
          },
          "op_hcompute_hw_filter_pw_global_wrapper_stencil_write_start":{
            "modref":"global.op_hcompute_hw_filter_pw_global_wrapper_stencil_write_start_pt__U158"
          },
          "op_hcompute_hw_input_global_wrapper_stencil":{
            "modref":"global.cu_op_hcompute_hw_input_global_wrapper_stencil"
          },
          "op_hcompute_hw_input_global_wrapper_stencil_1":{
            "modref":"global.cu_op_hcompute_hw_input_global_wrapper_stencil_1"
          },
          "op_hcompute_hw_input_global_wrapper_stencil_1_exe_start":{
            "modref":"global.op_hcompute_hw_input_global_wrapper_stencil_1_exe_start_pt__U172"
          },
          "op_hcompute_hw_input_global_wrapper_stencil_1_port_controller":{
            "genref":"cgralib.Mem_amber",
            "genargs":{"ID":["String","_U170"], "has_external_addrgen":["Bool",false], "has_flush":["Bool",true], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",true], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",0], "num_outputs":["Int",0], "use_prebuilt_mem":["Bool",true], "width":["Int",16]},
            "metadata":{"config":{"stencil_valid":{"cycle_starting_addr":[0],"cycle_stride":[1,32],"dimensionality":2,"extent":[32,32]}},"mode":"lake"}
          },
          "op_hcompute_hw_input_global_wrapper_stencil_1_port_controller_clk_en_const":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "op_hcompute_hw_input_global_wrapper_stencil_1_read_start":{
            "modref":"global.op_hcompute_hw_input_global_wrapper_stencil_1_read_start_pt__U171"
          },
          "op_hcompute_hw_input_global_wrapper_stencil_1_write_start":{
            "modref":"global.op_hcompute_hw_input_global_wrapper_stencil_1_write_start_pt__U173"
          },
          "op_hcompute_hw_input_global_wrapper_stencil_2":{
            "modref":"global.cu_op_hcompute_hw_input_global_wrapper_stencil_2"
          },
          "op_hcompute_hw_input_global_wrapper_stencil_2_exe_start":{
            "modref":"global.op_hcompute_hw_input_global_wrapper_stencil_2_exe_start_pt__U167"
          },
          "op_hcompute_hw_input_global_wrapper_stencil_2_port_controller":{
            "genref":"cgralib.Mem_amber",
            "genargs":{"ID":["String","_U165"], "has_external_addrgen":["Bool",false], "has_flush":["Bool",true], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",true], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",0], "num_outputs":["Int",0], "use_prebuilt_mem":["Bool",true], "width":["Int",16]},
            "metadata":{"config":{"stencil_valid":{"cycle_starting_addr":[0],"cycle_stride":[1,32],"dimensionality":2,"extent":[32,32]}},"mode":"lake"}
          },
          "op_hcompute_hw_input_global_wrapper_stencil_2_port_controller_clk_en_const":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "op_hcompute_hw_input_global_wrapper_stencil_2_read_start":{
            "modref":"global.op_hcompute_hw_input_global_wrapper_stencil_2_read_start_pt__U166"
          },
          "op_hcompute_hw_input_global_wrapper_stencil_2_write_start":{
            "modref":"global.op_hcompute_hw_input_global_wrapper_stencil_2_write_start_pt__U168"
          },
          "op_hcompute_hw_input_global_wrapper_stencil_3":{
            "modref":"global.cu_op_hcompute_hw_input_global_wrapper_stencil_3"
          },
          "op_hcompute_hw_input_global_wrapper_stencil_3_exe_start":{
            "modref":"global.op_hcompute_hw_input_global_wrapper_stencil_3_exe_start_pt__U162"
          },
          "op_hcompute_hw_input_global_wrapper_stencil_3_port_controller":{
            "genref":"cgralib.Mem_amber",
            "genargs":{"ID":["String","_U160"], "has_external_addrgen":["Bool",false], "has_flush":["Bool",true], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",true], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",0], "num_outputs":["Int",0], "use_prebuilt_mem":["Bool",true], "width":["Int",16]},
            "metadata":{"config":{"stencil_valid":{"cycle_starting_addr":[0],"cycle_stride":[1,32],"dimensionality":2,"extent":[32,32]}},"mode":"lake"}
          },
          "op_hcompute_hw_input_global_wrapper_stencil_3_port_controller_clk_en_const":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "op_hcompute_hw_input_global_wrapper_stencil_3_read_start":{
            "modref":"global.op_hcompute_hw_input_global_wrapper_stencil_3_read_start_pt__U161"
          },
          "op_hcompute_hw_input_global_wrapper_stencil_3_write_start":{
            "modref":"global.op_hcompute_hw_input_global_wrapper_stencil_3_write_start_pt__U163"
          },
          "op_hcompute_hw_input_global_wrapper_stencil_exe_start":{
            "modref":"global.op_hcompute_hw_input_global_wrapper_stencil_exe_start_pt__U177"
          },
          "op_hcompute_hw_input_global_wrapper_stencil_port_controller":{
            "genref":"cgralib.Mem_amber",
            "genargs":{"ID":["String","_U175"], "has_external_addrgen":["Bool",false], "has_flush":["Bool",true], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",true], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",0], "num_outputs":["Int",0], "use_prebuilt_mem":["Bool",true], "width":["Int",16]},
            "metadata":{"config":{"stencil_valid":{"cycle_starting_addr":[0],"cycle_stride":[1,32],"dimensionality":2,"extent":[32,32]}},"mode":"lake"}
          },
          "op_hcompute_hw_input_global_wrapper_stencil_port_controller_clk_en_const":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "op_hcompute_hw_input_global_wrapper_stencil_read_start":{
            "modref":"global.op_hcompute_hw_input_global_wrapper_stencil_read_start_pt__U176"
          },
          "op_hcompute_hw_input_global_wrapper_stencil_write_start":{
            "modref":"global.op_hcompute_hw_input_global_wrapper_stencil_write_start_pt__U178"
          },
          "op_hcompute_hw_output_stencil":{
            "modref":"global.cu_op_hcompute_hw_output_stencil"
          },
          "op_hcompute_hw_output_stencil_1":{
            "modref":"global.cu_op_hcompute_hw_output_stencil_1"
          },
          "op_hcompute_hw_output_stencil_1_exe_start":{
            "modref":"global.op_hcompute_hw_output_stencil_1_exe_start_pt__U94"
          },
          "op_hcompute_hw_output_stencil_1_port_controller":{
            "genref":"cgralib.Mem_amber",
            "genargs":{"ID":["String","_U92"], "has_external_addrgen":["Bool",false], "has_flush":["Bool",true], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",true], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",0], "num_outputs":["Int",0], "use_prebuilt_mem":["Bool",true], "width":["Int",16]},
            "metadata":{"config":{"stencil_valid":{"cycle_starting_addr":[66],"cycle_stride":[1,32],"dimensionality":2,"extent":[30,30]}},"mode":"lake"}
          },
          "op_hcompute_hw_output_stencil_1_port_controller_clk_en_const":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "op_hcompute_hw_output_stencil_1_read_start":{
            "modref":"global.op_hcompute_hw_output_stencil_1_read_start_pt__U93"
          },
          "op_hcompute_hw_output_stencil_1_write_start":{
            "modref":"global.op_hcompute_hw_output_stencil_1_write_start_pt__U95"
          },
          "op_hcompute_hw_output_stencil_2":{
            "modref":"global.cu_op_hcompute_hw_output_stencil_2"
          },
          "op_hcompute_hw_output_stencil_2_exe_start":{
            "modref":"global.op_hcompute_hw_output_stencil_2_exe_start_pt__U90"
          },
          "op_hcompute_hw_output_stencil_2_port_controller":{
            "genref":"cgralib.Mem_amber",
            "genargs":{"ID":["String","_U88"], "has_external_addrgen":["Bool",false], "has_flush":["Bool",true], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",true], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",0], "num_outputs":["Int",0], "use_prebuilt_mem":["Bool",true], "width":["Int",16]},
            "metadata":{"config":{"stencil_valid":{"cycle_starting_addr":[66],"cycle_stride":[1,32],"dimensionality":2,"extent":[30,30]}},"mode":"lake"}
          },
          "op_hcompute_hw_output_stencil_2_port_controller_clk_en_const":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "op_hcompute_hw_output_stencil_2_read_start":{
            "modref":"global.op_hcompute_hw_output_stencil_2_read_start_pt__U89"
          },
          "op_hcompute_hw_output_stencil_2_write_start":{
            "modref":"global.op_hcompute_hw_output_stencil_2_write_start_pt__U91"
          },
          "op_hcompute_hw_output_stencil_exe_start":{
            "modref":"global.op_hcompute_hw_output_stencil_exe_start_pt__U98"
          },
          "op_hcompute_hw_output_stencil_port_controller":{
            "genref":"cgralib.Mem_amber",
            "genargs":{"ID":["String","_U96"], "has_external_addrgen":["Bool",false], "has_flush":["Bool",true], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",true], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",0], "num_outputs":["Int",0], "use_prebuilt_mem":["Bool",true], "width":["Int",16]},
            "metadata":{"config":{"stencil_valid":{"cycle_starting_addr":[66],"cycle_stride":[1,32],"dimensionality":2,"extent":[30,30]}},"mode":"lake"}
          },
          "op_hcompute_hw_output_stencil_port_controller_clk_en_const":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "op_hcompute_hw_output_stencil_read_start":{
            "modref":"global.op_hcompute_hw_output_stencil_read_start_pt__U97"
          },
          "op_hcompute_hw_output_stencil_write_start":{
            "modref":"global.op_hcompute_hw_output_stencil_write_start_pt__U99"
          },
          "op_hcompute_pw_conv_reduction_stencil":{
            "modref":"global.cu_op_hcompute_pw_conv_reduction_stencil"
          },
          "op_hcompute_pw_conv_reduction_stencil_1":{
            "modref":"global.cu_op_hcompute_pw_conv_reduction_stencil_1"
          },
          "op_hcompute_pw_conv_reduction_stencil_2":{
            "modref":"global.cu_op_hcompute_pw_conv_reduction_stencil_2"
          },
          "op_hcompute_pw_conv_reduction_stencil_3":{
            "modref":"global.cu_op_hcompute_pw_conv_reduction_stencil_3"
          },
          "op_hcompute_pw_conv_reduction_stencil_4":{
            "modref":"global.cu_op_hcompute_pw_conv_reduction_stencil_4"
          },
          "op_hcompute_pw_conv_reduction_stencil_5":{
            "modref":"global.cu_op_hcompute_pw_conv_reduction_stencil_5"
          },
          "pw_conv_reduction_stencil":{
            "modref":"global.pw_conv_reduction_stencil_ub"
          },
          "pw_conv_reduction_stencil_clkwrk_dsa24":{
            "modref":"global.pw_conv_reduction_stencil_clkwrk_dsa24_ub"
          }
        },
        "connections":[
          ["self.clk","_U104.clk"],
          ["self.hw_filter_pw_stencil_clkwrk_15_op_hcompute_hw_filter_pw_global_wrapper_stencil_11_read.0","_U104.in"],
          ["self.clk","_U109.clk"],
          ["self.hw_filter_pw_stencil_clkwrk_14_op_hcompute_hw_filter_pw_global_wrapper_stencil_10_read.0","_U109.in"],
          ["self.clk","_U114.clk"],
          ["self.hw_filter_pw_stencil_clkwrk_13_op_hcompute_hw_filter_pw_global_wrapper_stencil_9_read.0","_U114.in"],
          ["self.clk","_U119.clk"],
          ["self.hw_filter_pw_stencil_clkwrk_12_op_hcompute_hw_filter_pw_global_wrapper_stencil_8_read.0","_U119.in"],
          ["self.clk","_U124.clk"],
          ["self.hw_filter_pw_stencil_clkwrk_11_op_hcompute_hw_filter_pw_global_wrapper_stencil_7_read.0","_U124.in"],
          ["self.clk","_U129.clk"],
          ["self.hw_filter_pw_stencil_clkwrk_10_op_hcompute_hw_filter_pw_global_wrapper_stencil_6_read.0","_U129.in"],
          ["self.clk","_U134.clk"],
          ["self.hw_filter_pw_stencil_clkwrk_9_op_hcompute_hw_filter_pw_global_wrapper_stencil_5_read.0","_U134.in"],
          ["self.clk","_U139.clk"],
          ["self.hw_filter_pw_stencil_clkwrk_8_op_hcompute_hw_filter_pw_global_wrapper_stencil_4_read.0","_U139.in"],
          ["self.clk","_U144.clk"],
          ["self.hw_filter_pw_stencil_clkwrk_7_op_hcompute_hw_filter_pw_global_wrapper_stencil_3_read.0","_U144.in"],
          ["self.clk","_U149.clk"],
          ["self.hw_filter_pw_stencil_clkwrk_6_op_hcompute_hw_filter_pw_global_wrapper_stencil_2_read.0","_U149.in"],
          ["self.clk","_U154.clk"],
          ["self.hw_filter_pw_stencil_clkwrk_5_op_hcompute_hw_filter_pw_global_wrapper_stencil_1_read.0","_U154.in"],
          ["self.clk","_U159.clk"],
          ["self.hw_filter_pw_stencil_clkwrk_4_op_hcompute_hw_filter_pw_global_wrapper_stencil_read.0","_U159.in"],
          ["self.clk","_U164.clk"],
          ["self.hw_input_stencil_clkwrk_19_op_hcompute_hw_input_global_wrapper_stencil_3_read.0","_U164.in"],
          ["self.clk","_U169.clk"],
          ["self.hw_input_stencil_clkwrk_18_op_hcompute_hw_input_global_wrapper_stencil_2_read.0","_U169.in"],
          ["self.clk","_U174.clk"],
          ["self.hw_input_stencil_clkwrk_17_op_hcompute_hw_input_global_wrapper_stencil_1_read.0","_U174.in"],
          ["self.clk","_U179.clk"],
          ["self.hw_input_stencil_clkwrk_16_op_hcompute_hw_input_global_wrapper_stencil_read.0","_U179.in"],
          ["self.clk","_U184.clk"],
          ["self.hw_filter_dw_stencil_clkwrk_3_op_hcompute_hw_filter_dw_global_wrapper_stencil_3_read.0","_U184.in"],
          ["self.clk","_U189.clk"],
          ["self.hw_filter_dw_stencil_clkwrk_2_op_hcompute_hw_filter_dw_global_wrapper_stencil_2_read.0","_U189.in"],
          ["self.clk","_U194.clk"],
          ["self.hw_filter_dw_stencil_clkwrk_1_op_hcompute_hw_filter_dw_global_wrapper_stencil_1_read.0","_U194.in"],
          ["self.clk","_U199.clk"],
          ["self.hw_filter_dw_stencil_clkwrk_0_op_hcompute_hw_filter_dw_global_wrapper_stencil_read.0","_U199.in"],
          ["self.clk","dw_conv_stencil.clk"],
          ["op_hcompute_dw_conv_stencil_4.dw_conv_stencil_op_hcompute_dw_conv_stencil_4_write","dw_conv_stencil.op_hcompute_dw_conv_stencil_4_write"],
          ["op_hcompute_dw_conv_stencil_5.dw_conv_stencil_op_hcompute_dw_conv_stencil_5_write","dw_conv_stencil.op_hcompute_dw_conv_stencil_5_write"],
          ["op_hcompute_dw_conv_stencil_6.dw_conv_stencil_op_hcompute_dw_conv_stencil_6_write","dw_conv_stencil.op_hcompute_dw_conv_stencil_6_write"],
          ["op_hcompute_dw_conv_stencil_7.dw_conv_stencil_op_hcompute_dw_conv_stencil_7_write","dw_conv_stencil.op_hcompute_dw_conv_stencil_7_write"],
          ["op_hcompute_pw_conv_reduction_stencil_3.dw_conv_stencil_op_hcompute_pw_conv_reduction_stencil_3_read","dw_conv_stencil.op_hcompute_pw_conv_reduction_stencil_3_read"],
          ["op_hcompute_pw_conv_reduction_stencil_4.dw_conv_stencil_op_hcompute_pw_conv_reduction_stencil_4_read","dw_conv_stencil.op_hcompute_pw_conv_reduction_stencil_4_read"],
          ["op_hcompute_pw_conv_reduction_stencil_5.dw_conv_stencil_op_hcompute_pw_conv_reduction_stencil_5_read","dw_conv_stencil.op_hcompute_pw_conv_reduction_stencil_5_read"],
          ["self.reset","dw_conv_stencil.reset"],
          ["self.clk","dw_conv_stencil_clkwrk_dsa23.clk"],
          ["op_hcompute_dw_conv_stencil_1.dw_conv_stencil_clkwrk_dsa23_op_hcompute_dw_conv_stencil_1_write","dw_conv_stencil_clkwrk_dsa23.op_hcompute_dw_conv_stencil_1_write"],
          ["op_hcompute_dw_conv_stencil_2.dw_conv_stencil_clkwrk_dsa23_op_hcompute_dw_conv_stencil_2_write","dw_conv_stencil_clkwrk_dsa23.op_hcompute_dw_conv_stencil_2_write"],
          ["op_hcompute_dw_conv_stencil_3.dw_conv_stencil_clkwrk_dsa23_op_hcompute_dw_conv_stencil_3_write","dw_conv_stencil_clkwrk_dsa23.op_hcompute_dw_conv_stencil_3_write"],
          ["op_hcompute_dw_conv_stencil_4.dw_conv_stencil_clkwrk_dsa23_op_hcompute_dw_conv_stencil_4_read","dw_conv_stencil_clkwrk_dsa23.op_hcompute_dw_conv_stencil_4_read"],
          ["op_hcompute_dw_conv_stencil_5.dw_conv_stencil_clkwrk_dsa23_op_hcompute_dw_conv_stencil_5_read","dw_conv_stencil_clkwrk_dsa23.op_hcompute_dw_conv_stencil_5_read"],
          ["op_hcompute_dw_conv_stencil_6.dw_conv_stencil_clkwrk_dsa23_op_hcompute_dw_conv_stencil_6_read","dw_conv_stencil_clkwrk_dsa23.op_hcompute_dw_conv_stencil_6_read"],
          ["op_hcompute_dw_conv_stencil_7.dw_conv_stencil_clkwrk_dsa23_op_hcompute_dw_conv_stencil_7_read","dw_conv_stencil_clkwrk_dsa23.op_hcompute_dw_conv_stencil_7_read"],
          ["op_hcompute_dw_conv_stencil.dw_conv_stencil_clkwrk_dsa23_op_hcompute_dw_conv_stencil_write","dw_conv_stencil_clkwrk_dsa23.op_hcompute_dw_conv_stencil_write"],
          ["self.reset","dw_conv_stencil_clkwrk_dsa23.reset"],
          ["self.clk","hw_filter_dw_global_wrapper_stencil.clk"],
          ["op_hcompute_dw_conv_stencil_4.hw_filter_dw_global_wrapper_stencil_op_hcompute_dw_conv_stencil_4_read","hw_filter_dw_global_wrapper_stencil.op_hcompute_dw_conv_stencil_4_read"],
          ["op_hcompute_dw_conv_stencil_5.hw_filter_dw_global_wrapper_stencil_op_hcompute_dw_conv_stencil_5_read","hw_filter_dw_global_wrapper_stencil.op_hcompute_dw_conv_stencil_5_read"],
          ["op_hcompute_dw_conv_stencil_6.hw_filter_dw_global_wrapper_stencil_op_hcompute_dw_conv_stencil_6_read","hw_filter_dw_global_wrapper_stencil.op_hcompute_dw_conv_stencil_6_read"],
          ["op_hcompute_dw_conv_stencil_7.hw_filter_dw_global_wrapper_stencil_op_hcompute_dw_conv_stencil_7_read","hw_filter_dw_global_wrapper_stencil.op_hcompute_dw_conv_stencil_7_read"],
          ["op_hcompute_hw_filter_dw_global_wrapper_stencil_1.hw_filter_dw_global_wrapper_stencil_op_hcompute_hw_filter_dw_global_wrapper_stencil_1_write","hw_filter_dw_global_wrapper_stencil.op_hcompute_hw_filter_dw_global_wrapper_stencil_1_write"],
          ["op_hcompute_hw_filter_dw_global_wrapper_stencil_2.hw_filter_dw_global_wrapper_stencil_op_hcompute_hw_filter_dw_global_wrapper_stencil_2_write","hw_filter_dw_global_wrapper_stencil.op_hcompute_hw_filter_dw_global_wrapper_stencil_2_write"],
          ["op_hcompute_hw_filter_dw_global_wrapper_stencil_3.hw_filter_dw_global_wrapper_stencil_op_hcompute_hw_filter_dw_global_wrapper_stencil_3_write","hw_filter_dw_global_wrapper_stencil.op_hcompute_hw_filter_dw_global_wrapper_stencil_3_write"],
          ["op_hcompute_hw_filter_dw_global_wrapper_stencil.hw_filter_dw_global_wrapper_stencil_op_hcompute_hw_filter_dw_global_wrapper_stencil_write","hw_filter_dw_global_wrapper_stencil.op_hcompute_hw_filter_dw_global_wrapper_stencil_write"],
          ["self.reset","hw_filter_dw_global_wrapper_stencil.reset"],
          ["self.clk","hw_filter_pw_global_wrapper_stencil.clk"],
          ["op_hcompute_hw_filter_pw_global_wrapper_stencil_10.hw_filter_pw_global_wrapper_stencil_op_hcompute_hw_filter_pw_global_wrapper_stencil_10_write","hw_filter_pw_global_wrapper_stencil.op_hcompute_hw_filter_pw_global_wrapper_stencil_10_write"],
          ["op_hcompute_hw_filter_pw_global_wrapper_stencil_11.hw_filter_pw_global_wrapper_stencil_op_hcompute_hw_filter_pw_global_wrapper_stencil_11_write","hw_filter_pw_global_wrapper_stencil.op_hcompute_hw_filter_pw_global_wrapper_stencil_11_write"],
          ["op_hcompute_hw_filter_pw_global_wrapper_stencil_1.hw_filter_pw_global_wrapper_stencil_op_hcompute_hw_filter_pw_global_wrapper_stencil_1_write","hw_filter_pw_global_wrapper_stencil.op_hcompute_hw_filter_pw_global_wrapper_stencil_1_write"],
          ["op_hcompute_hw_filter_pw_global_wrapper_stencil_2.hw_filter_pw_global_wrapper_stencil_op_hcompute_hw_filter_pw_global_wrapper_stencil_2_write","hw_filter_pw_global_wrapper_stencil.op_hcompute_hw_filter_pw_global_wrapper_stencil_2_write"],
          ["op_hcompute_hw_filter_pw_global_wrapper_stencil_3.hw_filter_pw_global_wrapper_stencil_op_hcompute_hw_filter_pw_global_wrapper_stencil_3_write","hw_filter_pw_global_wrapper_stencil.op_hcompute_hw_filter_pw_global_wrapper_stencil_3_write"],
          ["op_hcompute_hw_filter_pw_global_wrapper_stencil_4.hw_filter_pw_global_wrapper_stencil_op_hcompute_hw_filter_pw_global_wrapper_stencil_4_write","hw_filter_pw_global_wrapper_stencil.op_hcompute_hw_filter_pw_global_wrapper_stencil_4_write"],
          ["op_hcompute_hw_filter_pw_global_wrapper_stencil_5.hw_filter_pw_global_wrapper_stencil_op_hcompute_hw_filter_pw_global_wrapper_stencil_5_write","hw_filter_pw_global_wrapper_stencil.op_hcompute_hw_filter_pw_global_wrapper_stencil_5_write"],
          ["op_hcompute_hw_filter_pw_global_wrapper_stencil_6.hw_filter_pw_global_wrapper_stencil_op_hcompute_hw_filter_pw_global_wrapper_stencil_6_write","hw_filter_pw_global_wrapper_stencil.op_hcompute_hw_filter_pw_global_wrapper_stencil_6_write"],
          ["op_hcompute_hw_filter_pw_global_wrapper_stencil_7.hw_filter_pw_global_wrapper_stencil_op_hcompute_hw_filter_pw_global_wrapper_stencil_7_write","hw_filter_pw_global_wrapper_stencil.op_hcompute_hw_filter_pw_global_wrapper_stencil_7_write"],
          ["op_hcompute_hw_filter_pw_global_wrapper_stencil_8.hw_filter_pw_global_wrapper_stencil_op_hcompute_hw_filter_pw_global_wrapper_stencil_8_write","hw_filter_pw_global_wrapper_stencil.op_hcompute_hw_filter_pw_global_wrapper_stencil_8_write"],
          ["op_hcompute_hw_filter_pw_global_wrapper_stencil_9.hw_filter_pw_global_wrapper_stencil_op_hcompute_hw_filter_pw_global_wrapper_stencil_9_write","hw_filter_pw_global_wrapper_stencil.op_hcompute_hw_filter_pw_global_wrapper_stencil_9_write"],
          ["op_hcompute_hw_filter_pw_global_wrapper_stencil.hw_filter_pw_global_wrapper_stencil_op_hcompute_hw_filter_pw_global_wrapper_stencil_write","hw_filter_pw_global_wrapper_stencil.op_hcompute_hw_filter_pw_global_wrapper_stencil_write"],
          ["op_hcompute_pw_conv_reduction_stencil_3.hw_filter_pw_global_wrapper_stencil_op_hcompute_pw_conv_reduction_stencil_3_read","hw_filter_pw_global_wrapper_stencil.op_hcompute_pw_conv_reduction_stencil_3_read"],
          ["op_hcompute_pw_conv_reduction_stencil_4.hw_filter_pw_global_wrapper_stencil_op_hcompute_pw_conv_reduction_stencil_4_read","hw_filter_pw_global_wrapper_stencil.op_hcompute_pw_conv_reduction_stencil_4_read"],
          ["op_hcompute_pw_conv_reduction_stencil_5.hw_filter_pw_global_wrapper_stencil_op_hcompute_pw_conv_reduction_stencil_5_read","hw_filter_pw_global_wrapper_stencil.op_hcompute_pw_conv_reduction_stencil_5_read"],
          ["self.reset","hw_filter_pw_global_wrapper_stencil.reset"],
          ["self.clk","hw_input_global_wrapper_stencil.clk"],
          ["op_hcompute_dw_conv_stencil_4.hw_input_global_wrapper_stencil_op_hcompute_dw_conv_stencil_4_read","hw_input_global_wrapper_stencil.op_hcompute_dw_conv_stencil_4_read"],
          ["op_hcompute_dw_conv_stencil_5.hw_input_global_wrapper_stencil_op_hcompute_dw_conv_stencil_5_read","hw_input_global_wrapper_stencil.op_hcompute_dw_conv_stencil_5_read"],
          ["op_hcompute_dw_conv_stencil_6.hw_input_global_wrapper_stencil_op_hcompute_dw_conv_stencil_6_read","hw_input_global_wrapper_stencil.op_hcompute_dw_conv_stencil_6_read"],
          ["op_hcompute_dw_conv_stencil_7.hw_input_global_wrapper_stencil_op_hcompute_dw_conv_stencil_7_read","hw_input_global_wrapper_stencil.op_hcompute_dw_conv_stencil_7_read"],
          ["op_hcompute_hw_input_global_wrapper_stencil_1.hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_1_write","hw_input_global_wrapper_stencil.op_hcompute_hw_input_global_wrapper_stencil_1_write"],
          ["op_hcompute_hw_input_global_wrapper_stencil_2.hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_2_write","hw_input_global_wrapper_stencil.op_hcompute_hw_input_global_wrapper_stencil_2_write"],
          ["op_hcompute_hw_input_global_wrapper_stencil_3.hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_3_write","hw_input_global_wrapper_stencil.op_hcompute_hw_input_global_wrapper_stencil_3_write"],
          ["op_hcompute_hw_input_global_wrapper_stencil.hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_write","hw_input_global_wrapper_stencil.op_hcompute_hw_input_global_wrapper_stencil_write"],
          ["self.reset","hw_input_global_wrapper_stencil.reset"],
          ["self.clk","op_hcompute_dw_conv_stencil.clk"],
          ["self.clk","op_hcompute_dw_conv_stencil_1.clk"],
          ["self.clk","op_hcompute_dw_conv_stencil_2.clk"],
          ["self.clk","op_hcompute_dw_conv_stencil_3.clk"],
          ["self.clk","op_hcompute_dw_conv_stencil_4.clk"],
          ["self.clk","op_hcompute_dw_conv_stencil_5.clk"],
          ["self.clk","op_hcompute_dw_conv_stencil_6.clk"],
          ["self.clk","op_hcompute_dw_conv_stencil_7.clk"],
          ["self.clk","op_hcompute_hw_filter_dw_global_wrapper_stencil.clk"],
          ["self.hw_filter_dw_stencil_clkwrk_0_op_hcompute_hw_filter_dw_global_wrapper_stencil_read","op_hcompute_hw_filter_dw_global_wrapper_stencil.hw_filter_dw_stencil_clkwrk_0_op_hcompute_hw_filter_dw_global_wrapper_stencil_read"],
          ["self.clk","op_hcompute_hw_filter_dw_global_wrapper_stencil_1.clk"],
          ["self.hw_filter_dw_stencil_clkwrk_1_op_hcompute_hw_filter_dw_global_wrapper_stencil_1_read","op_hcompute_hw_filter_dw_global_wrapper_stencil_1.hw_filter_dw_stencil_clkwrk_1_op_hcompute_hw_filter_dw_global_wrapper_stencil_1_read"],
          ["op_hcompute_hw_filter_dw_global_wrapper_stencil_1_port_controller.stencil_valid","op_hcompute_hw_filter_dw_global_wrapper_stencil_1_exe_start.in"],
          ["self.clk","op_hcompute_hw_filter_dw_global_wrapper_stencil_1_port_controller.clk"],
          ["op_hcompute_hw_filter_dw_global_wrapper_stencil_1_port_controller_clk_en_const.out","op_hcompute_hw_filter_dw_global_wrapper_stencil_1_port_controller.clk_en"],
          ["self.reset","op_hcompute_hw_filter_dw_global_wrapper_stencil_1_port_controller.flush"],
          ["op_hcompute_hw_filter_dw_global_wrapper_stencil_1_port_controller_clk_en_const.out","op_hcompute_hw_filter_dw_global_wrapper_stencil_1_port_controller.rst_n"],
          ["op_hcompute_hw_filter_dw_global_wrapper_stencil_1_read_start.in","op_hcompute_hw_filter_dw_global_wrapper_stencil_1_port_controller.stencil_valid"],
          ["op_hcompute_hw_filter_dw_global_wrapper_stencil_1_write_start.in","op_hcompute_hw_filter_dw_global_wrapper_stencil_1_port_controller.stencil_valid"],
          ["self.hw_filter_dw_stencil_clkwrk_1_op_hcompute_hw_filter_dw_global_wrapper_stencil_1_read_en","op_hcompute_hw_filter_dw_global_wrapper_stencil_1_read_start.out"],
          ["self.clk","op_hcompute_hw_filter_dw_global_wrapper_stencil_2.clk"],
          ["self.hw_filter_dw_stencil_clkwrk_2_op_hcompute_hw_filter_dw_global_wrapper_stencil_2_read","op_hcompute_hw_filter_dw_global_wrapper_stencil_2.hw_filter_dw_stencil_clkwrk_2_op_hcompute_hw_filter_dw_global_wrapper_stencil_2_read"],
          ["op_hcompute_hw_filter_dw_global_wrapper_stencil_2_port_controller.stencil_valid","op_hcompute_hw_filter_dw_global_wrapper_stencil_2_exe_start.in"],
          ["self.clk","op_hcompute_hw_filter_dw_global_wrapper_stencil_2_port_controller.clk"],
          ["op_hcompute_hw_filter_dw_global_wrapper_stencil_2_port_controller_clk_en_const.out","op_hcompute_hw_filter_dw_global_wrapper_stencil_2_port_controller.clk_en"],
          ["self.reset","op_hcompute_hw_filter_dw_global_wrapper_stencil_2_port_controller.flush"],
          ["op_hcompute_hw_filter_dw_global_wrapper_stencil_2_port_controller_clk_en_const.out","op_hcompute_hw_filter_dw_global_wrapper_stencil_2_port_controller.rst_n"],
          ["op_hcompute_hw_filter_dw_global_wrapper_stencil_2_read_start.in","op_hcompute_hw_filter_dw_global_wrapper_stencil_2_port_controller.stencil_valid"],
          ["op_hcompute_hw_filter_dw_global_wrapper_stencil_2_write_start.in","op_hcompute_hw_filter_dw_global_wrapper_stencil_2_port_controller.stencil_valid"],
          ["self.hw_filter_dw_stencil_clkwrk_2_op_hcompute_hw_filter_dw_global_wrapper_stencil_2_read_en","op_hcompute_hw_filter_dw_global_wrapper_stencil_2_read_start.out"],
          ["self.clk","op_hcompute_hw_filter_dw_global_wrapper_stencil_3.clk"],
          ["self.hw_filter_dw_stencil_clkwrk_3_op_hcompute_hw_filter_dw_global_wrapper_stencil_3_read","op_hcompute_hw_filter_dw_global_wrapper_stencil_3.hw_filter_dw_stencil_clkwrk_3_op_hcompute_hw_filter_dw_global_wrapper_stencil_3_read"],
          ["op_hcompute_hw_filter_dw_global_wrapper_stencil_3_port_controller.stencil_valid","op_hcompute_hw_filter_dw_global_wrapper_stencil_3_exe_start.in"],
          ["self.clk","op_hcompute_hw_filter_dw_global_wrapper_stencil_3_port_controller.clk"],
          ["op_hcompute_hw_filter_dw_global_wrapper_stencil_3_port_controller_clk_en_const.out","op_hcompute_hw_filter_dw_global_wrapper_stencil_3_port_controller.clk_en"],
          ["self.reset","op_hcompute_hw_filter_dw_global_wrapper_stencil_3_port_controller.flush"],
          ["op_hcompute_hw_filter_dw_global_wrapper_stencil_3_port_controller_clk_en_const.out","op_hcompute_hw_filter_dw_global_wrapper_stencil_3_port_controller.rst_n"],
          ["op_hcompute_hw_filter_dw_global_wrapper_stencil_3_read_start.in","op_hcompute_hw_filter_dw_global_wrapper_stencil_3_port_controller.stencil_valid"],
          ["op_hcompute_hw_filter_dw_global_wrapper_stencil_3_write_start.in","op_hcompute_hw_filter_dw_global_wrapper_stencil_3_port_controller.stencil_valid"],
          ["self.hw_filter_dw_stencil_clkwrk_3_op_hcompute_hw_filter_dw_global_wrapper_stencil_3_read_en","op_hcompute_hw_filter_dw_global_wrapper_stencil_3_read_start.out"],
          ["op_hcompute_hw_filter_dw_global_wrapper_stencil_port_controller.stencil_valid","op_hcompute_hw_filter_dw_global_wrapper_stencil_exe_start.in"],
          ["self.clk","op_hcompute_hw_filter_dw_global_wrapper_stencil_port_controller.clk"],
          ["op_hcompute_hw_filter_dw_global_wrapper_stencil_port_controller_clk_en_const.out","op_hcompute_hw_filter_dw_global_wrapper_stencil_port_controller.clk_en"],
          ["self.reset","op_hcompute_hw_filter_dw_global_wrapper_stencil_port_controller.flush"],
          ["op_hcompute_hw_filter_dw_global_wrapper_stencil_port_controller_clk_en_const.out","op_hcompute_hw_filter_dw_global_wrapper_stencil_port_controller.rst_n"],
          ["op_hcompute_hw_filter_dw_global_wrapper_stencil_read_start.in","op_hcompute_hw_filter_dw_global_wrapper_stencil_port_controller.stencil_valid"],
          ["op_hcompute_hw_filter_dw_global_wrapper_stencil_write_start.in","op_hcompute_hw_filter_dw_global_wrapper_stencil_port_controller.stencil_valid"],
          ["self.hw_filter_dw_stencil_clkwrk_0_op_hcompute_hw_filter_dw_global_wrapper_stencil_read_en","op_hcompute_hw_filter_dw_global_wrapper_stencil_read_start.out"],
          ["self.clk","op_hcompute_hw_filter_pw_global_wrapper_stencil.clk"],
          ["self.hw_filter_pw_stencil_clkwrk_4_op_hcompute_hw_filter_pw_global_wrapper_stencil_read","op_hcompute_hw_filter_pw_global_wrapper_stencil.hw_filter_pw_stencil_clkwrk_4_op_hcompute_hw_filter_pw_global_wrapper_stencil_read"],
          ["self.clk","op_hcompute_hw_filter_pw_global_wrapper_stencil_1.clk"],
          ["self.hw_filter_pw_stencil_clkwrk_5_op_hcompute_hw_filter_pw_global_wrapper_stencil_1_read","op_hcompute_hw_filter_pw_global_wrapper_stencil_1.hw_filter_pw_stencil_clkwrk_5_op_hcompute_hw_filter_pw_global_wrapper_stencil_1_read"],
          ["self.clk","op_hcompute_hw_filter_pw_global_wrapper_stencil_10.clk"],
          ["self.hw_filter_pw_stencil_clkwrk_14_op_hcompute_hw_filter_pw_global_wrapper_stencil_10_read","op_hcompute_hw_filter_pw_global_wrapper_stencil_10.hw_filter_pw_stencil_clkwrk_14_op_hcompute_hw_filter_pw_global_wrapper_stencil_10_read"],
          ["op_hcompute_hw_filter_pw_global_wrapper_stencil_10_port_controller.stencil_valid","op_hcompute_hw_filter_pw_global_wrapper_stencil_10_exe_start.in"],
          ["self.clk","op_hcompute_hw_filter_pw_global_wrapper_stencil_10_port_controller.clk"],
          ["op_hcompute_hw_filter_pw_global_wrapper_stencil_10_port_controller_clk_en_const.out","op_hcompute_hw_filter_pw_global_wrapper_stencil_10_port_controller.clk_en"],
          ["self.reset","op_hcompute_hw_filter_pw_global_wrapper_stencil_10_port_controller.flush"],
          ["op_hcompute_hw_filter_pw_global_wrapper_stencil_10_port_controller_clk_en_const.out","op_hcompute_hw_filter_pw_global_wrapper_stencil_10_port_controller.rst_n"],
          ["op_hcompute_hw_filter_pw_global_wrapper_stencil_10_read_start.in","op_hcompute_hw_filter_pw_global_wrapper_stencil_10_port_controller.stencil_valid"],
          ["op_hcompute_hw_filter_pw_global_wrapper_stencil_10_write_start.in","op_hcompute_hw_filter_pw_global_wrapper_stencil_10_port_controller.stencil_valid"],
          ["self.hw_filter_pw_stencil_clkwrk_14_op_hcompute_hw_filter_pw_global_wrapper_stencil_10_read_en","op_hcompute_hw_filter_pw_global_wrapper_stencil_10_read_start.out"],
          ["self.clk","op_hcompute_hw_filter_pw_global_wrapper_stencil_11.clk"],
          ["self.hw_filter_pw_stencil_clkwrk_15_op_hcompute_hw_filter_pw_global_wrapper_stencil_11_read","op_hcompute_hw_filter_pw_global_wrapper_stencil_11.hw_filter_pw_stencil_clkwrk_15_op_hcompute_hw_filter_pw_global_wrapper_stencil_11_read"],
          ["op_hcompute_hw_filter_pw_global_wrapper_stencil_11_port_controller.stencil_valid","op_hcompute_hw_filter_pw_global_wrapper_stencil_11_exe_start.in"],
          ["self.clk","op_hcompute_hw_filter_pw_global_wrapper_stencil_11_port_controller.clk"],
          ["op_hcompute_hw_filter_pw_global_wrapper_stencil_11_port_controller_clk_en_const.out","op_hcompute_hw_filter_pw_global_wrapper_stencil_11_port_controller.clk_en"],
          ["self.reset","op_hcompute_hw_filter_pw_global_wrapper_stencil_11_port_controller.flush"],
          ["op_hcompute_hw_filter_pw_global_wrapper_stencil_11_port_controller_clk_en_const.out","op_hcompute_hw_filter_pw_global_wrapper_stencil_11_port_controller.rst_n"],
          ["op_hcompute_hw_filter_pw_global_wrapper_stencil_11_read_start.in","op_hcompute_hw_filter_pw_global_wrapper_stencil_11_port_controller.stencil_valid"],
          ["op_hcompute_hw_filter_pw_global_wrapper_stencil_11_write_start.in","op_hcompute_hw_filter_pw_global_wrapper_stencil_11_port_controller.stencil_valid"],
          ["self.hw_filter_pw_stencil_clkwrk_15_op_hcompute_hw_filter_pw_global_wrapper_stencil_11_read_en","op_hcompute_hw_filter_pw_global_wrapper_stencil_11_read_start.out"],
          ["op_hcompute_hw_filter_pw_global_wrapper_stencil_1_port_controller.stencil_valid","op_hcompute_hw_filter_pw_global_wrapper_stencil_1_exe_start.in"],
          ["self.clk","op_hcompute_hw_filter_pw_global_wrapper_stencil_1_port_controller.clk"],
          ["op_hcompute_hw_filter_pw_global_wrapper_stencil_1_port_controller_clk_en_const.out","op_hcompute_hw_filter_pw_global_wrapper_stencil_1_port_controller.clk_en"],
          ["self.reset","op_hcompute_hw_filter_pw_global_wrapper_stencil_1_port_controller.flush"],
          ["op_hcompute_hw_filter_pw_global_wrapper_stencil_1_port_controller_clk_en_const.out","op_hcompute_hw_filter_pw_global_wrapper_stencil_1_port_controller.rst_n"],
          ["op_hcompute_hw_filter_pw_global_wrapper_stencil_1_read_start.in","op_hcompute_hw_filter_pw_global_wrapper_stencil_1_port_controller.stencil_valid"],
          ["op_hcompute_hw_filter_pw_global_wrapper_stencil_1_write_start.in","op_hcompute_hw_filter_pw_global_wrapper_stencil_1_port_controller.stencil_valid"],
          ["self.hw_filter_pw_stencil_clkwrk_5_op_hcompute_hw_filter_pw_global_wrapper_stencil_1_read_en","op_hcompute_hw_filter_pw_global_wrapper_stencil_1_read_start.out"],
          ["self.clk","op_hcompute_hw_filter_pw_global_wrapper_stencil_2.clk"],
          ["self.hw_filter_pw_stencil_clkwrk_6_op_hcompute_hw_filter_pw_global_wrapper_stencil_2_read","op_hcompute_hw_filter_pw_global_wrapper_stencil_2.hw_filter_pw_stencil_clkwrk_6_op_hcompute_hw_filter_pw_global_wrapper_stencil_2_read"],
          ["op_hcompute_hw_filter_pw_global_wrapper_stencil_2_port_controller.stencil_valid","op_hcompute_hw_filter_pw_global_wrapper_stencil_2_exe_start.in"],
          ["self.clk","op_hcompute_hw_filter_pw_global_wrapper_stencil_2_port_controller.clk"],
          ["op_hcompute_hw_filter_pw_global_wrapper_stencil_2_port_controller_clk_en_const.out","op_hcompute_hw_filter_pw_global_wrapper_stencil_2_port_controller.clk_en"],
          ["self.reset","op_hcompute_hw_filter_pw_global_wrapper_stencil_2_port_controller.flush"],
          ["op_hcompute_hw_filter_pw_global_wrapper_stencil_2_port_controller_clk_en_const.out","op_hcompute_hw_filter_pw_global_wrapper_stencil_2_port_controller.rst_n"],
          ["op_hcompute_hw_filter_pw_global_wrapper_stencil_2_read_start.in","op_hcompute_hw_filter_pw_global_wrapper_stencil_2_port_controller.stencil_valid"],
          ["op_hcompute_hw_filter_pw_global_wrapper_stencil_2_write_start.in","op_hcompute_hw_filter_pw_global_wrapper_stencil_2_port_controller.stencil_valid"],
          ["self.hw_filter_pw_stencil_clkwrk_6_op_hcompute_hw_filter_pw_global_wrapper_stencil_2_read_en","op_hcompute_hw_filter_pw_global_wrapper_stencil_2_read_start.out"],
          ["self.clk","op_hcompute_hw_filter_pw_global_wrapper_stencil_3.clk"],
          ["self.hw_filter_pw_stencil_clkwrk_7_op_hcompute_hw_filter_pw_global_wrapper_stencil_3_read","op_hcompute_hw_filter_pw_global_wrapper_stencil_3.hw_filter_pw_stencil_clkwrk_7_op_hcompute_hw_filter_pw_global_wrapper_stencil_3_read"],
          ["op_hcompute_hw_filter_pw_global_wrapper_stencil_3_port_controller.stencil_valid","op_hcompute_hw_filter_pw_global_wrapper_stencil_3_exe_start.in"],
          ["self.clk","op_hcompute_hw_filter_pw_global_wrapper_stencil_3_port_controller.clk"],
          ["op_hcompute_hw_filter_pw_global_wrapper_stencil_3_port_controller_clk_en_const.out","op_hcompute_hw_filter_pw_global_wrapper_stencil_3_port_controller.clk_en"],
          ["self.reset","op_hcompute_hw_filter_pw_global_wrapper_stencil_3_port_controller.flush"],
          ["op_hcompute_hw_filter_pw_global_wrapper_stencil_3_port_controller_clk_en_const.out","op_hcompute_hw_filter_pw_global_wrapper_stencil_3_port_controller.rst_n"],
          ["op_hcompute_hw_filter_pw_global_wrapper_stencil_3_read_start.in","op_hcompute_hw_filter_pw_global_wrapper_stencil_3_port_controller.stencil_valid"],
          ["op_hcompute_hw_filter_pw_global_wrapper_stencil_3_write_start.in","op_hcompute_hw_filter_pw_global_wrapper_stencil_3_port_controller.stencil_valid"],
          ["self.hw_filter_pw_stencil_clkwrk_7_op_hcompute_hw_filter_pw_global_wrapper_stencil_3_read_en","op_hcompute_hw_filter_pw_global_wrapper_stencil_3_read_start.out"],
          ["self.clk","op_hcompute_hw_filter_pw_global_wrapper_stencil_4.clk"],
          ["self.hw_filter_pw_stencil_clkwrk_8_op_hcompute_hw_filter_pw_global_wrapper_stencil_4_read","op_hcompute_hw_filter_pw_global_wrapper_stencil_4.hw_filter_pw_stencil_clkwrk_8_op_hcompute_hw_filter_pw_global_wrapper_stencil_4_read"],
          ["op_hcompute_hw_filter_pw_global_wrapper_stencil_4_port_controller.stencil_valid","op_hcompute_hw_filter_pw_global_wrapper_stencil_4_exe_start.in"],
          ["self.clk","op_hcompute_hw_filter_pw_global_wrapper_stencil_4_port_controller.clk"],
          ["op_hcompute_hw_filter_pw_global_wrapper_stencil_4_port_controller_clk_en_const.out","op_hcompute_hw_filter_pw_global_wrapper_stencil_4_port_controller.clk_en"],
          ["self.reset","op_hcompute_hw_filter_pw_global_wrapper_stencil_4_port_controller.flush"],
          ["op_hcompute_hw_filter_pw_global_wrapper_stencil_4_port_controller_clk_en_const.out","op_hcompute_hw_filter_pw_global_wrapper_stencil_4_port_controller.rst_n"],
          ["op_hcompute_hw_filter_pw_global_wrapper_stencil_4_read_start.in","op_hcompute_hw_filter_pw_global_wrapper_stencil_4_port_controller.stencil_valid"],
          ["op_hcompute_hw_filter_pw_global_wrapper_stencil_4_write_start.in","op_hcompute_hw_filter_pw_global_wrapper_stencil_4_port_controller.stencil_valid"],
          ["self.hw_filter_pw_stencil_clkwrk_8_op_hcompute_hw_filter_pw_global_wrapper_stencil_4_read_en","op_hcompute_hw_filter_pw_global_wrapper_stencil_4_read_start.out"],
          ["self.clk","op_hcompute_hw_filter_pw_global_wrapper_stencil_5.clk"],
          ["self.hw_filter_pw_stencil_clkwrk_9_op_hcompute_hw_filter_pw_global_wrapper_stencil_5_read","op_hcompute_hw_filter_pw_global_wrapper_stencil_5.hw_filter_pw_stencil_clkwrk_9_op_hcompute_hw_filter_pw_global_wrapper_stencil_5_read"],
          ["op_hcompute_hw_filter_pw_global_wrapper_stencil_5_port_controller.stencil_valid","op_hcompute_hw_filter_pw_global_wrapper_stencil_5_exe_start.in"],
          ["self.clk","op_hcompute_hw_filter_pw_global_wrapper_stencil_5_port_controller.clk"],
          ["op_hcompute_hw_filter_pw_global_wrapper_stencil_5_port_controller_clk_en_const.out","op_hcompute_hw_filter_pw_global_wrapper_stencil_5_port_controller.clk_en"],
          ["self.reset","op_hcompute_hw_filter_pw_global_wrapper_stencil_5_port_controller.flush"],
          ["op_hcompute_hw_filter_pw_global_wrapper_stencil_5_port_controller_clk_en_const.out","op_hcompute_hw_filter_pw_global_wrapper_stencil_5_port_controller.rst_n"],
          ["op_hcompute_hw_filter_pw_global_wrapper_stencil_5_read_start.in","op_hcompute_hw_filter_pw_global_wrapper_stencil_5_port_controller.stencil_valid"],
          ["op_hcompute_hw_filter_pw_global_wrapper_stencil_5_write_start.in","op_hcompute_hw_filter_pw_global_wrapper_stencil_5_port_controller.stencil_valid"],
          ["self.hw_filter_pw_stencil_clkwrk_9_op_hcompute_hw_filter_pw_global_wrapper_stencil_5_read_en","op_hcompute_hw_filter_pw_global_wrapper_stencil_5_read_start.out"],
          ["self.clk","op_hcompute_hw_filter_pw_global_wrapper_stencil_6.clk"],
          ["self.hw_filter_pw_stencil_clkwrk_10_op_hcompute_hw_filter_pw_global_wrapper_stencil_6_read","op_hcompute_hw_filter_pw_global_wrapper_stencil_6.hw_filter_pw_stencil_clkwrk_10_op_hcompute_hw_filter_pw_global_wrapper_stencil_6_read"],
          ["op_hcompute_hw_filter_pw_global_wrapper_stencil_6_port_controller.stencil_valid","op_hcompute_hw_filter_pw_global_wrapper_stencil_6_exe_start.in"],
          ["self.clk","op_hcompute_hw_filter_pw_global_wrapper_stencil_6_port_controller.clk"],
          ["op_hcompute_hw_filter_pw_global_wrapper_stencil_6_port_controller_clk_en_const.out","op_hcompute_hw_filter_pw_global_wrapper_stencil_6_port_controller.clk_en"],
          ["self.reset","op_hcompute_hw_filter_pw_global_wrapper_stencil_6_port_controller.flush"],
          ["op_hcompute_hw_filter_pw_global_wrapper_stencil_6_port_controller_clk_en_const.out","op_hcompute_hw_filter_pw_global_wrapper_stencil_6_port_controller.rst_n"],
          ["op_hcompute_hw_filter_pw_global_wrapper_stencil_6_read_start.in","op_hcompute_hw_filter_pw_global_wrapper_stencil_6_port_controller.stencil_valid"],
          ["op_hcompute_hw_filter_pw_global_wrapper_stencil_6_write_start.in","op_hcompute_hw_filter_pw_global_wrapper_stencil_6_port_controller.stencil_valid"],
          ["self.hw_filter_pw_stencil_clkwrk_10_op_hcompute_hw_filter_pw_global_wrapper_stencil_6_read_en","op_hcompute_hw_filter_pw_global_wrapper_stencil_6_read_start.out"],
          ["self.clk","op_hcompute_hw_filter_pw_global_wrapper_stencil_7.clk"],
          ["self.hw_filter_pw_stencil_clkwrk_11_op_hcompute_hw_filter_pw_global_wrapper_stencil_7_read","op_hcompute_hw_filter_pw_global_wrapper_stencil_7.hw_filter_pw_stencil_clkwrk_11_op_hcompute_hw_filter_pw_global_wrapper_stencil_7_read"],
          ["op_hcompute_hw_filter_pw_global_wrapper_stencil_7_port_controller.stencil_valid","op_hcompute_hw_filter_pw_global_wrapper_stencil_7_exe_start.in"],
          ["self.clk","op_hcompute_hw_filter_pw_global_wrapper_stencil_7_port_controller.clk"],
          ["op_hcompute_hw_filter_pw_global_wrapper_stencil_7_port_controller_clk_en_const.out","op_hcompute_hw_filter_pw_global_wrapper_stencil_7_port_controller.clk_en"],
          ["self.reset","op_hcompute_hw_filter_pw_global_wrapper_stencil_7_port_controller.flush"],
          ["op_hcompute_hw_filter_pw_global_wrapper_stencil_7_port_controller_clk_en_const.out","op_hcompute_hw_filter_pw_global_wrapper_stencil_7_port_controller.rst_n"],
          ["op_hcompute_hw_filter_pw_global_wrapper_stencil_7_read_start.in","op_hcompute_hw_filter_pw_global_wrapper_stencil_7_port_controller.stencil_valid"],
          ["op_hcompute_hw_filter_pw_global_wrapper_stencil_7_write_start.in","op_hcompute_hw_filter_pw_global_wrapper_stencil_7_port_controller.stencil_valid"],
          ["self.hw_filter_pw_stencil_clkwrk_11_op_hcompute_hw_filter_pw_global_wrapper_stencil_7_read_en","op_hcompute_hw_filter_pw_global_wrapper_stencil_7_read_start.out"],
          ["self.clk","op_hcompute_hw_filter_pw_global_wrapper_stencil_8.clk"],
          ["self.hw_filter_pw_stencil_clkwrk_12_op_hcompute_hw_filter_pw_global_wrapper_stencil_8_read","op_hcompute_hw_filter_pw_global_wrapper_stencil_8.hw_filter_pw_stencil_clkwrk_12_op_hcompute_hw_filter_pw_global_wrapper_stencil_8_read"],
          ["op_hcompute_hw_filter_pw_global_wrapper_stencil_8_port_controller.stencil_valid","op_hcompute_hw_filter_pw_global_wrapper_stencil_8_exe_start.in"],
          ["self.clk","op_hcompute_hw_filter_pw_global_wrapper_stencil_8_port_controller.clk"],
          ["op_hcompute_hw_filter_pw_global_wrapper_stencil_8_port_controller_clk_en_const.out","op_hcompute_hw_filter_pw_global_wrapper_stencil_8_port_controller.clk_en"],
          ["self.reset","op_hcompute_hw_filter_pw_global_wrapper_stencil_8_port_controller.flush"],
          ["op_hcompute_hw_filter_pw_global_wrapper_stencil_8_port_controller_clk_en_const.out","op_hcompute_hw_filter_pw_global_wrapper_stencil_8_port_controller.rst_n"],
          ["op_hcompute_hw_filter_pw_global_wrapper_stencil_8_read_start.in","op_hcompute_hw_filter_pw_global_wrapper_stencil_8_port_controller.stencil_valid"],
          ["op_hcompute_hw_filter_pw_global_wrapper_stencil_8_write_start.in","op_hcompute_hw_filter_pw_global_wrapper_stencil_8_port_controller.stencil_valid"],
          ["self.hw_filter_pw_stencil_clkwrk_12_op_hcompute_hw_filter_pw_global_wrapper_stencil_8_read_en","op_hcompute_hw_filter_pw_global_wrapper_stencil_8_read_start.out"],
          ["self.clk","op_hcompute_hw_filter_pw_global_wrapper_stencil_9.clk"],
          ["self.hw_filter_pw_stencil_clkwrk_13_op_hcompute_hw_filter_pw_global_wrapper_stencil_9_read","op_hcompute_hw_filter_pw_global_wrapper_stencil_9.hw_filter_pw_stencil_clkwrk_13_op_hcompute_hw_filter_pw_global_wrapper_stencil_9_read"],
          ["op_hcompute_hw_filter_pw_global_wrapper_stencil_9_port_controller.stencil_valid","op_hcompute_hw_filter_pw_global_wrapper_stencil_9_exe_start.in"],
          ["self.clk","op_hcompute_hw_filter_pw_global_wrapper_stencil_9_port_controller.clk"],
          ["op_hcompute_hw_filter_pw_global_wrapper_stencil_9_port_controller_clk_en_const.out","op_hcompute_hw_filter_pw_global_wrapper_stencil_9_port_controller.clk_en"],
          ["self.reset","op_hcompute_hw_filter_pw_global_wrapper_stencil_9_port_controller.flush"],
          ["op_hcompute_hw_filter_pw_global_wrapper_stencil_9_port_controller_clk_en_const.out","op_hcompute_hw_filter_pw_global_wrapper_stencil_9_port_controller.rst_n"],
          ["op_hcompute_hw_filter_pw_global_wrapper_stencil_9_read_start.in","op_hcompute_hw_filter_pw_global_wrapper_stencil_9_port_controller.stencil_valid"],
          ["op_hcompute_hw_filter_pw_global_wrapper_stencil_9_write_start.in","op_hcompute_hw_filter_pw_global_wrapper_stencil_9_port_controller.stencil_valid"],
          ["self.hw_filter_pw_stencil_clkwrk_13_op_hcompute_hw_filter_pw_global_wrapper_stencil_9_read_en","op_hcompute_hw_filter_pw_global_wrapper_stencil_9_read_start.out"],
          ["op_hcompute_hw_filter_pw_global_wrapper_stencil_port_controller.stencil_valid","op_hcompute_hw_filter_pw_global_wrapper_stencil_exe_start.in"],
          ["self.clk","op_hcompute_hw_filter_pw_global_wrapper_stencil_port_controller.clk"],
          ["op_hcompute_hw_filter_pw_global_wrapper_stencil_port_controller_clk_en_const.out","op_hcompute_hw_filter_pw_global_wrapper_stencil_port_controller.clk_en"],
          ["self.reset","op_hcompute_hw_filter_pw_global_wrapper_stencil_port_controller.flush"],
          ["op_hcompute_hw_filter_pw_global_wrapper_stencil_port_controller_clk_en_const.out","op_hcompute_hw_filter_pw_global_wrapper_stencil_port_controller.rst_n"],
          ["op_hcompute_hw_filter_pw_global_wrapper_stencil_read_start.in","op_hcompute_hw_filter_pw_global_wrapper_stencil_port_controller.stencil_valid"],
          ["op_hcompute_hw_filter_pw_global_wrapper_stencil_write_start.in","op_hcompute_hw_filter_pw_global_wrapper_stencil_port_controller.stencil_valid"],
          ["self.hw_filter_pw_stencil_clkwrk_4_op_hcompute_hw_filter_pw_global_wrapper_stencil_read_en","op_hcompute_hw_filter_pw_global_wrapper_stencil_read_start.out"],
          ["self.clk","op_hcompute_hw_input_global_wrapper_stencil.clk"],
          ["self.hw_input_stencil_clkwrk_16_op_hcompute_hw_input_global_wrapper_stencil_read","op_hcompute_hw_input_global_wrapper_stencil.hw_input_stencil_clkwrk_16_op_hcompute_hw_input_global_wrapper_stencil_read"],
          ["self.clk","op_hcompute_hw_input_global_wrapper_stencil_1.clk"],
          ["self.hw_input_stencil_clkwrk_17_op_hcompute_hw_input_global_wrapper_stencil_1_read","op_hcompute_hw_input_global_wrapper_stencil_1.hw_input_stencil_clkwrk_17_op_hcompute_hw_input_global_wrapper_stencil_1_read"],
          ["op_hcompute_hw_input_global_wrapper_stencil_1_port_controller.stencil_valid","op_hcompute_hw_input_global_wrapper_stencil_1_exe_start.in"],
          ["self.clk","op_hcompute_hw_input_global_wrapper_stencil_1_port_controller.clk"],
          ["op_hcompute_hw_input_global_wrapper_stencil_1_port_controller_clk_en_const.out","op_hcompute_hw_input_global_wrapper_stencil_1_port_controller.clk_en"],
          ["self.reset","op_hcompute_hw_input_global_wrapper_stencil_1_port_controller.flush"],
          ["op_hcompute_hw_input_global_wrapper_stencil_1_port_controller_clk_en_const.out","op_hcompute_hw_input_global_wrapper_stencil_1_port_controller.rst_n"],
          ["op_hcompute_hw_input_global_wrapper_stencil_1_read_start.in","op_hcompute_hw_input_global_wrapper_stencil_1_port_controller.stencil_valid"],
          ["op_hcompute_hw_input_global_wrapper_stencil_1_write_start.in","op_hcompute_hw_input_global_wrapper_stencil_1_port_controller.stencil_valid"],
          ["self.hw_input_stencil_clkwrk_17_op_hcompute_hw_input_global_wrapper_stencil_1_read_en","op_hcompute_hw_input_global_wrapper_stencil_1_read_start.out"],
          ["self.clk","op_hcompute_hw_input_global_wrapper_stencil_2.clk"],
          ["self.hw_input_stencil_clkwrk_18_op_hcompute_hw_input_global_wrapper_stencil_2_read","op_hcompute_hw_input_global_wrapper_stencil_2.hw_input_stencil_clkwrk_18_op_hcompute_hw_input_global_wrapper_stencil_2_read"],
          ["op_hcompute_hw_input_global_wrapper_stencil_2_port_controller.stencil_valid","op_hcompute_hw_input_global_wrapper_stencil_2_exe_start.in"],
          ["self.clk","op_hcompute_hw_input_global_wrapper_stencil_2_port_controller.clk"],
          ["op_hcompute_hw_input_global_wrapper_stencil_2_port_controller_clk_en_const.out","op_hcompute_hw_input_global_wrapper_stencil_2_port_controller.clk_en"],
          ["self.reset","op_hcompute_hw_input_global_wrapper_stencil_2_port_controller.flush"],
          ["op_hcompute_hw_input_global_wrapper_stencil_2_port_controller_clk_en_const.out","op_hcompute_hw_input_global_wrapper_stencil_2_port_controller.rst_n"],
          ["op_hcompute_hw_input_global_wrapper_stencil_2_read_start.in","op_hcompute_hw_input_global_wrapper_stencil_2_port_controller.stencil_valid"],
          ["op_hcompute_hw_input_global_wrapper_stencil_2_write_start.in","op_hcompute_hw_input_global_wrapper_stencil_2_port_controller.stencil_valid"],
          ["self.hw_input_stencil_clkwrk_18_op_hcompute_hw_input_global_wrapper_stencil_2_read_en","op_hcompute_hw_input_global_wrapper_stencil_2_read_start.out"],
          ["self.clk","op_hcompute_hw_input_global_wrapper_stencil_3.clk"],
          ["self.hw_input_stencil_clkwrk_19_op_hcompute_hw_input_global_wrapper_stencil_3_read","op_hcompute_hw_input_global_wrapper_stencil_3.hw_input_stencil_clkwrk_19_op_hcompute_hw_input_global_wrapper_stencil_3_read"],
          ["op_hcompute_hw_input_global_wrapper_stencil_3_port_controller.stencil_valid","op_hcompute_hw_input_global_wrapper_stencil_3_exe_start.in"],
          ["self.clk","op_hcompute_hw_input_global_wrapper_stencil_3_port_controller.clk"],
          ["op_hcompute_hw_input_global_wrapper_stencil_3_port_controller_clk_en_const.out","op_hcompute_hw_input_global_wrapper_stencil_3_port_controller.clk_en"],
          ["self.reset","op_hcompute_hw_input_global_wrapper_stencil_3_port_controller.flush"],
          ["op_hcompute_hw_input_global_wrapper_stencil_3_port_controller_clk_en_const.out","op_hcompute_hw_input_global_wrapper_stencil_3_port_controller.rst_n"],
          ["op_hcompute_hw_input_global_wrapper_stencil_3_read_start.in","op_hcompute_hw_input_global_wrapper_stencil_3_port_controller.stencil_valid"],
          ["op_hcompute_hw_input_global_wrapper_stencil_3_write_start.in","op_hcompute_hw_input_global_wrapper_stencil_3_port_controller.stencil_valid"],
          ["self.hw_input_stencil_clkwrk_19_op_hcompute_hw_input_global_wrapper_stencil_3_read_en","op_hcompute_hw_input_global_wrapper_stencil_3_read_start.out"],
          ["op_hcompute_hw_input_global_wrapper_stencil_port_controller.stencil_valid","op_hcompute_hw_input_global_wrapper_stencil_exe_start.in"],
          ["self.clk","op_hcompute_hw_input_global_wrapper_stencil_port_controller.clk"],
          ["op_hcompute_hw_input_global_wrapper_stencil_port_controller_clk_en_const.out","op_hcompute_hw_input_global_wrapper_stencil_port_controller.clk_en"],
          ["self.reset","op_hcompute_hw_input_global_wrapper_stencil_port_controller.flush"],
          ["op_hcompute_hw_input_global_wrapper_stencil_port_controller_clk_en_const.out","op_hcompute_hw_input_global_wrapper_stencil_port_controller.rst_n"],
          ["op_hcompute_hw_input_global_wrapper_stencil_read_start.in","op_hcompute_hw_input_global_wrapper_stencil_port_controller.stencil_valid"],
          ["op_hcompute_hw_input_global_wrapper_stencil_write_start.in","op_hcompute_hw_input_global_wrapper_stencil_port_controller.stencil_valid"],
          ["self.hw_input_stencil_clkwrk_16_op_hcompute_hw_input_global_wrapper_stencil_read_en","op_hcompute_hw_input_global_wrapper_stencil_read_start.out"],
          ["self.clk","op_hcompute_hw_output_stencil.clk"],
          ["self.hw_output_stencil_clkwrk_20_op_hcompute_hw_output_stencil_write","op_hcompute_hw_output_stencil.hw_output_stencil_clkwrk_20_op_hcompute_hw_output_stencil_write"],
          ["pw_conv_reduction_stencil.op_hcompute_hw_output_stencil_read","op_hcompute_hw_output_stencil.pw_conv_reduction_stencil_op_hcompute_hw_output_stencil_read"],
          ["self.clk","op_hcompute_hw_output_stencil_1.clk"],
          ["self.hw_output_stencil_clkwrk_21_op_hcompute_hw_output_stencil_1_write","op_hcompute_hw_output_stencil_1.hw_output_stencil_clkwrk_21_op_hcompute_hw_output_stencil_1_write"],
          ["pw_conv_reduction_stencil.op_hcompute_hw_output_stencil_1_read","op_hcompute_hw_output_stencil_1.pw_conv_reduction_stencil_op_hcompute_hw_output_stencil_1_read"],
          ["op_hcompute_hw_output_stencil_1_port_controller.stencil_valid","op_hcompute_hw_output_stencil_1_exe_start.in"],
          ["self.clk","op_hcompute_hw_output_stencil_1_port_controller.clk"],
          ["op_hcompute_hw_output_stencil_1_port_controller_clk_en_const.out","op_hcompute_hw_output_stencil_1_port_controller.clk_en"],
          ["self.reset","op_hcompute_hw_output_stencil_1_port_controller.flush"],
          ["op_hcompute_hw_output_stencil_1_port_controller_clk_en_const.out","op_hcompute_hw_output_stencil_1_port_controller.rst_n"],
          ["op_hcompute_hw_output_stencil_1_read_start.in","op_hcompute_hw_output_stencil_1_port_controller.stencil_valid"],
          ["op_hcompute_hw_output_stencil_1_write_start.in","op_hcompute_hw_output_stencil_1_port_controller.stencil_valid"],
          ["self.hw_output_stencil_clkwrk_21_op_hcompute_hw_output_stencil_1_write_valid","op_hcompute_hw_output_stencil_1_write_start.out"],
          ["self.clk","op_hcompute_hw_output_stencil_2.clk"],
          ["self.hw_output_stencil_clkwrk_22_op_hcompute_hw_output_stencil_2_write","op_hcompute_hw_output_stencil_2.hw_output_stencil_clkwrk_22_op_hcompute_hw_output_stencil_2_write"],
          ["pw_conv_reduction_stencil.op_hcompute_hw_output_stencil_2_read","op_hcompute_hw_output_stencil_2.pw_conv_reduction_stencil_op_hcompute_hw_output_stencil_2_read"],
          ["op_hcompute_hw_output_stencil_2_port_controller.stencil_valid","op_hcompute_hw_output_stencil_2_exe_start.in"],
          ["self.clk","op_hcompute_hw_output_stencil_2_port_controller.clk"],
          ["op_hcompute_hw_output_stencil_2_port_controller_clk_en_const.out","op_hcompute_hw_output_stencil_2_port_controller.clk_en"],
          ["self.reset","op_hcompute_hw_output_stencil_2_port_controller.flush"],
          ["op_hcompute_hw_output_stencil_2_port_controller_clk_en_const.out","op_hcompute_hw_output_stencil_2_port_controller.rst_n"],
          ["op_hcompute_hw_output_stencil_2_read_start.in","op_hcompute_hw_output_stencil_2_port_controller.stencil_valid"],
          ["op_hcompute_hw_output_stencil_2_write_start.in","op_hcompute_hw_output_stencil_2_port_controller.stencil_valid"],
          ["self.hw_output_stencil_clkwrk_22_op_hcompute_hw_output_stencil_2_write_valid","op_hcompute_hw_output_stencil_2_write_start.out"],
          ["op_hcompute_hw_output_stencil_port_controller.stencil_valid","op_hcompute_hw_output_stencil_exe_start.in"],
          ["self.clk","op_hcompute_hw_output_stencil_port_controller.clk"],
          ["op_hcompute_hw_output_stencil_port_controller_clk_en_const.out","op_hcompute_hw_output_stencil_port_controller.clk_en"],
          ["self.reset","op_hcompute_hw_output_stencil_port_controller.flush"],
          ["op_hcompute_hw_output_stencil_port_controller_clk_en_const.out","op_hcompute_hw_output_stencil_port_controller.rst_n"],
          ["op_hcompute_hw_output_stencil_read_start.in","op_hcompute_hw_output_stencil_port_controller.stencil_valid"],
          ["op_hcompute_hw_output_stencil_write_start.in","op_hcompute_hw_output_stencil_port_controller.stencil_valid"],
          ["self.hw_output_stencil_clkwrk_20_op_hcompute_hw_output_stencil_write_valid","op_hcompute_hw_output_stencil_write_start.out"],
          ["self.clk","op_hcompute_pw_conv_reduction_stencil.clk"],
          ["pw_conv_reduction_stencil_clkwrk_dsa24.op_hcompute_pw_conv_reduction_stencil_write","op_hcompute_pw_conv_reduction_stencil.pw_conv_reduction_stencil_clkwrk_dsa24_op_hcompute_pw_conv_reduction_stencil_write"],
          ["self.clk","op_hcompute_pw_conv_reduction_stencil_1.clk"],
          ["pw_conv_reduction_stencil_clkwrk_dsa24.op_hcompute_pw_conv_reduction_stencil_1_write","op_hcompute_pw_conv_reduction_stencil_1.pw_conv_reduction_stencil_clkwrk_dsa24_op_hcompute_pw_conv_reduction_stencil_1_write"],
          ["self.clk","op_hcompute_pw_conv_reduction_stencil_2.clk"],
          ["pw_conv_reduction_stencil_clkwrk_dsa24.op_hcompute_pw_conv_reduction_stencil_2_write","op_hcompute_pw_conv_reduction_stencil_2.pw_conv_reduction_stencil_clkwrk_dsa24_op_hcompute_pw_conv_reduction_stencil_2_write"],
          ["self.clk","op_hcompute_pw_conv_reduction_stencil_3.clk"],
          ["pw_conv_reduction_stencil_clkwrk_dsa24.op_hcompute_pw_conv_reduction_stencil_3_read","op_hcompute_pw_conv_reduction_stencil_3.pw_conv_reduction_stencil_clkwrk_dsa24_op_hcompute_pw_conv_reduction_stencil_3_read"],
          ["pw_conv_reduction_stencil.op_hcompute_pw_conv_reduction_stencil_3_write","op_hcompute_pw_conv_reduction_stencil_3.pw_conv_reduction_stencil_op_hcompute_pw_conv_reduction_stencil_3_write"],
          ["self.clk","op_hcompute_pw_conv_reduction_stencil_4.clk"],
          ["pw_conv_reduction_stencil_clkwrk_dsa24.op_hcompute_pw_conv_reduction_stencil_4_read","op_hcompute_pw_conv_reduction_stencil_4.pw_conv_reduction_stencil_clkwrk_dsa24_op_hcompute_pw_conv_reduction_stencil_4_read"],
          ["pw_conv_reduction_stencil.op_hcompute_pw_conv_reduction_stencil_4_write","op_hcompute_pw_conv_reduction_stencil_4.pw_conv_reduction_stencil_op_hcompute_pw_conv_reduction_stencil_4_write"],
          ["self.clk","op_hcompute_pw_conv_reduction_stencil_5.clk"],
          ["pw_conv_reduction_stencil_clkwrk_dsa24.op_hcompute_pw_conv_reduction_stencil_5_read","op_hcompute_pw_conv_reduction_stencil_5.pw_conv_reduction_stencil_clkwrk_dsa24_op_hcompute_pw_conv_reduction_stencil_5_read"],
          ["pw_conv_reduction_stencil.op_hcompute_pw_conv_reduction_stencil_5_write","op_hcompute_pw_conv_reduction_stencil_5.pw_conv_reduction_stencil_op_hcompute_pw_conv_reduction_stencil_5_write"],
          ["self.clk","pw_conv_reduction_stencil.clk"],
          ["self.reset","pw_conv_reduction_stencil.reset"],
          ["self.clk","pw_conv_reduction_stencil_clkwrk_dsa24.clk"],
          ["self.reset","pw_conv_reduction_stencil_clkwrk_dsa24.reset"]
        ]
      },
      "op_hcompute_hw_filter_dw_global_wrapper_stencil_1_exe_start_pt__U192":{
        "type":["Record",[
          ["in","BitIn"],
          ["out","Bit"]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_hw_filter_dw_global_wrapper_stencil_1_read_start_pt__U191":{
        "type":["Record",[
          ["in","BitIn"],
          ["out","Bit"]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_hw_filter_dw_global_wrapper_stencil_1_write_start_pt__U193":{
        "type":["Record",[
          ["in","BitIn"],
          ["out","Bit"]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_hw_filter_dw_global_wrapper_stencil_2_exe_start_pt__U187":{
        "type":["Record",[
          ["in","BitIn"],
          ["out","Bit"]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_hw_filter_dw_global_wrapper_stencil_2_read_start_pt__U186":{
        "type":["Record",[
          ["in","BitIn"],
          ["out","Bit"]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_hw_filter_dw_global_wrapper_stencil_2_write_start_pt__U188":{
        "type":["Record",[
          ["in","BitIn"],
          ["out","Bit"]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_hw_filter_dw_global_wrapper_stencil_3_exe_start_pt__U182":{
        "type":["Record",[
          ["in","BitIn"],
          ["out","Bit"]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_hw_filter_dw_global_wrapper_stencil_3_read_start_pt__U181":{
        "type":["Record",[
          ["in","BitIn"],
          ["out","Bit"]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_hw_filter_dw_global_wrapper_stencil_3_write_start_pt__U183":{
        "type":["Record",[
          ["in","BitIn"],
          ["out","Bit"]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_hw_filter_dw_global_wrapper_stencil_exe_start_pt__U197":{
        "type":["Record",[
          ["in","BitIn"],
          ["out","Bit"]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_hw_filter_dw_global_wrapper_stencil_read_start_pt__U196":{
        "type":["Record",[
          ["in","BitIn"],
          ["out","Bit"]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_hw_filter_dw_global_wrapper_stencil_write_start_pt__U198":{
        "type":["Record",[
          ["in","BitIn"],
          ["out","Bit"]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_hw_filter_pw_global_wrapper_stencil_10_exe_start_pt__U107":{
        "type":["Record",[
          ["in","BitIn"],
          ["out","Bit"]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_hw_filter_pw_global_wrapper_stencil_10_read_start_pt__U106":{
        "type":["Record",[
          ["in","BitIn"],
          ["out","Bit"]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_hw_filter_pw_global_wrapper_stencil_10_write_start_pt__U108":{
        "type":["Record",[
          ["in","BitIn"],
          ["out","Bit"]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_hw_filter_pw_global_wrapper_stencil_11_exe_start_pt__U102":{
        "type":["Record",[
          ["in","BitIn"],
          ["out","Bit"]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_hw_filter_pw_global_wrapper_stencil_11_read_start_pt__U101":{
        "type":["Record",[
          ["in","BitIn"],
          ["out","Bit"]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_hw_filter_pw_global_wrapper_stencil_11_write_start_pt__U103":{
        "type":["Record",[
          ["in","BitIn"],
          ["out","Bit"]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_hw_filter_pw_global_wrapper_stencil_1_exe_start_pt__U152":{
        "type":["Record",[
          ["in","BitIn"],
          ["out","Bit"]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_hw_filter_pw_global_wrapper_stencil_1_read_start_pt__U151":{
        "type":["Record",[
          ["in","BitIn"],
          ["out","Bit"]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_hw_filter_pw_global_wrapper_stencil_1_write_start_pt__U153":{
        "type":["Record",[
          ["in","BitIn"],
          ["out","Bit"]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_hw_filter_pw_global_wrapper_stencil_2_exe_start_pt__U147":{
        "type":["Record",[
          ["in","BitIn"],
          ["out","Bit"]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_hw_filter_pw_global_wrapper_stencil_2_read_start_pt__U146":{
        "type":["Record",[
          ["in","BitIn"],
          ["out","Bit"]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_hw_filter_pw_global_wrapper_stencil_2_write_start_pt__U148":{
        "type":["Record",[
          ["in","BitIn"],
          ["out","Bit"]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_hw_filter_pw_global_wrapper_stencil_3_exe_start_pt__U142":{
        "type":["Record",[
          ["in","BitIn"],
          ["out","Bit"]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_hw_filter_pw_global_wrapper_stencil_3_read_start_pt__U141":{
        "type":["Record",[
          ["in","BitIn"],
          ["out","Bit"]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_hw_filter_pw_global_wrapper_stencil_3_write_start_pt__U143":{
        "type":["Record",[
          ["in","BitIn"],
          ["out","Bit"]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_hw_filter_pw_global_wrapper_stencil_4_exe_start_pt__U137":{
        "type":["Record",[
          ["in","BitIn"],
          ["out","Bit"]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_hw_filter_pw_global_wrapper_stencil_4_read_start_pt__U136":{
        "type":["Record",[
          ["in","BitIn"],
          ["out","Bit"]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_hw_filter_pw_global_wrapper_stencil_4_write_start_pt__U138":{
        "type":["Record",[
          ["in","BitIn"],
          ["out","Bit"]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_hw_filter_pw_global_wrapper_stencil_5_exe_start_pt__U132":{
        "type":["Record",[
          ["in","BitIn"],
          ["out","Bit"]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_hw_filter_pw_global_wrapper_stencil_5_read_start_pt__U131":{
        "type":["Record",[
          ["in","BitIn"],
          ["out","Bit"]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_hw_filter_pw_global_wrapper_stencil_5_write_start_pt__U133":{
        "type":["Record",[
          ["in","BitIn"],
          ["out","Bit"]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_hw_filter_pw_global_wrapper_stencil_6_exe_start_pt__U127":{
        "type":["Record",[
          ["in","BitIn"],
          ["out","Bit"]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_hw_filter_pw_global_wrapper_stencil_6_read_start_pt__U126":{
        "type":["Record",[
          ["in","BitIn"],
          ["out","Bit"]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_hw_filter_pw_global_wrapper_stencil_6_write_start_pt__U128":{
        "type":["Record",[
          ["in","BitIn"],
          ["out","Bit"]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_hw_filter_pw_global_wrapper_stencil_7_exe_start_pt__U122":{
        "type":["Record",[
          ["in","BitIn"],
          ["out","Bit"]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_hw_filter_pw_global_wrapper_stencil_7_read_start_pt__U121":{
        "type":["Record",[
          ["in","BitIn"],
          ["out","Bit"]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_hw_filter_pw_global_wrapper_stencil_7_write_start_pt__U123":{
        "type":["Record",[
          ["in","BitIn"],
          ["out","Bit"]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_hw_filter_pw_global_wrapper_stencil_8_exe_start_pt__U117":{
        "type":["Record",[
          ["in","BitIn"],
          ["out","Bit"]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_hw_filter_pw_global_wrapper_stencil_8_read_start_pt__U116":{
        "type":["Record",[
          ["in","BitIn"],
          ["out","Bit"]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_hw_filter_pw_global_wrapper_stencil_8_write_start_pt__U118":{
        "type":["Record",[
          ["in","BitIn"],
          ["out","Bit"]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_hw_filter_pw_global_wrapper_stencil_9_exe_start_pt__U112":{
        "type":["Record",[
          ["in","BitIn"],
          ["out","Bit"]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_hw_filter_pw_global_wrapper_stencil_9_read_start_pt__U111":{
        "type":["Record",[
          ["in","BitIn"],
          ["out","Bit"]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_hw_filter_pw_global_wrapper_stencil_9_write_start_pt__U113":{
        "type":["Record",[
          ["in","BitIn"],
          ["out","Bit"]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_hw_filter_pw_global_wrapper_stencil_exe_start_pt__U157":{
        "type":["Record",[
          ["in","BitIn"],
          ["out","Bit"]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_hw_filter_pw_global_wrapper_stencil_read_start_pt__U156":{
        "type":["Record",[
          ["in","BitIn"],
          ["out","Bit"]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_hw_filter_pw_global_wrapper_stencil_write_start_pt__U158":{
        "type":["Record",[
          ["in","BitIn"],
          ["out","Bit"]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_hw_input_global_wrapper_stencil_1_exe_start_pt__U172":{
        "type":["Record",[
          ["in","BitIn"],
          ["out","Bit"]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_hw_input_global_wrapper_stencil_1_read_start_pt__U171":{
        "type":["Record",[
          ["in","BitIn"],
          ["out","Bit"]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_hw_input_global_wrapper_stencil_1_write_start_pt__U173":{
        "type":["Record",[
          ["in","BitIn"],
          ["out","Bit"]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_hw_input_global_wrapper_stencil_2_exe_start_pt__U167":{
        "type":["Record",[
          ["in","BitIn"],
          ["out","Bit"]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_hw_input_global_wrapper_stencil_2_read_start_pt__U166":{
        "type":["Record",[
          ["in","BitIn"],
          ["out","Bit"]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_hw_input_global_wrapper_stencil_2_write_start_pt__U168":{
        "type":["Record",[
          ["in","BitIn"],
          ["out","Bit"]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_hw_input_global_wrapper_stencil_3_exe_start_pt__U162":{
        "type":["Record",[
          ["in","BitIn"],
          ["out","Bit"]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_hw_input_global_wrapper_stencil_3_read_start_pt__U161":{
        "type":["Record",[
          ["in","BitIn"],
          ["out","Bit"]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_hw_input_global_wrapper_stencil_3_write_start_pt__U163":{
        "type":["Record",[
          ["in","BitIn"],
          ["out","Bit"]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_hw_input_global_wrapper_stencil_exe_start_pt__U177":{
        "type":["Record",[
          ["in","BitIn"],
          ["out","Bit"]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_hw_input_global_wrapper_stencil_read_start_pt__U176":{
        "type":["Record",[
          ["in","BitIn"],
          ["out","Bit"]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_hw_input_global_wrapper_stencil_write_start_pt__U178":{
        "type":["Record",[
          ["in","BitIn"],
          ["out","Bit"]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_hw_output_stencil_1_exe_start_pt__U94":{
        "type":["Record",[
          ["in","BitIn"],
          ["out","Bit"]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_hw_output_stencil_1_read_start_pt__U93":{
        "type":["Record",[
          ["in","BitIn"],
          ["out","Bit"]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_hw_output_stencil_1_write_start_pt__U95":{
        "type":["Record",[
          ["in","BitIn"],
          ["out","Bit"]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_hw_output_stencil_2_exe_start_pt__U90":{
        "type":["Record",[
          ["in","BitIn"],
          ["out","Bit"]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_hw_output_stencil_2_read_start_pt__U89":{
        "type":["Record",[
          ["in","BitIn"],
          ["out","Bit"]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_hw_output_stencil_2_write_start_pt__U91":{
        "type":["Record",[
          ["in","BitIn"],
          ["out","Bit"]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_hw_output_stencil_exe_start_pt__U98":{
        "type":["Record",[
          ["in","BitIn"],
          ["out","Bit"]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_hw_output_stencil_read_start_pt__U97":{
        "type":["Record",[
          ["in","BitIn"],
          ["out","Bit"]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_hw_output_stencil_write_start_pt__U99":{
        "type":["Record",[
          ["in","BitIn"],
          ["out","Bit"]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "pw_conv_reduction_stencil_clkwrk_dsa24_ub":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["flush","BitIn"],
          ["reset","BitIn"],
          ["op_hcompute_pw_conv_reduction_stencil_1_write",["Array",1,["Array",16,"BitIn"]]],
          ["op_hcompute_pw_conv_reduction_stencil_1_write_extra_ctrl","BitIn"],
          ["op_hcompute_pw_conv_reduction_stencil_2_write",["Array",1,["Array",16,"BitIn"]]],
          ["op_hcompute_pw_conv_reduction_stencil_2_write_extra_ctrl","BitIn"],
          ["op_hcompute_pw_conv_reduction_stencil_3_read",["Array",1,["Array",16,"Bit"]]],
          ["op_hcompute_pw_conv_reduction_stencil_3_read_extra_ctrl","Bit"],
          ["op_hcompute_pw_conv_reduction_stencil_4_read",["Array",1,["Array",16,"Bit"]]],
          ["op_hcompute_pw_conv_reduction_stencil_4_read_extra_ctrl","Bit"],
          ["op_hcompute_pw_conv_reduction_stencil_5_read",["Array",1,["Array",16,"Bit"]]],
          ["op_hcompute_pw_conv_reduction_stencil_5_read_extra_ctrl","Bit"],
          ["op_hcompute_pw_conv_reduction_stencil_write",["Array",1,["Array",16,"BitIn"]]],
          ["op_hcompute_pw_conv_reduction_stencil_write_extra_ctrl","BitIn"]
        ]],
        "connections":[
          ["self.op_hcompute_pw_conv_reduction_stencil_4_read.0","self.op_hcompute_pw_conv_reduction_stencil_1_write.0"],
          ["self.op_hcompute_pw_conv_reduction_stencil_4_read_extra_ctrl","self.op_hcompute_pw_conv_reduction_stencil_1_write_extra_ctrl"],
          ["self.op_hcompute_pw_conv_reduction_stencil_5_read.0","self.op_hcompute_pw_conv_reduction_stencil_2_write.0"],
          ["self.op_hcompute_pw_conv_reduction_stencil_5_read_extra_ctrl","self.op_hcompute_pw_conv_reduction_stencil_2_write_extra_ctrl"],
          ["self.op_hcompute_pw_conv_reduction_stencil_write.0","self.op_hcompute_pw_conv_reduction_stencil_3_read.0"],
          ["self.op_hcompute_pw_conv_reduction_stencil_write_extra_ctrl","self.op_hcompute_pw_conv_reduction_stencil_3_read_extra_ctrl"]
        ]
      },
      "pw_conv_reduction_stencil_ub":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["flush","BitIn"],
          ["reset","BitIn"],
          ["op_hcompute_hw_output_stencil_1_read",["Array",1,["Array",16,"Bit"]]],
          ["op_hcompute_hw_output_stencil_1_read_extra_ctrl","Bit"],
          ["op_hcompute_hw_output_stencil_2_read",["Array",1,["Array",16,"Bit"]]],
          ["op_hcompute_hw_output_stencil_2_read_extra_ctrl","Bit"],
          ["op_hcompute_hw_output_stencil_read",["Array",1,["Array",16,"Bit"]]],
          ["op_hcompute_hw_output_stencil_read_extra_ctrl","Bit"],
          ["op_hcompute_pw_conv_reduction_stencil_3_write",["Array",1,["Array",16,"BitIn"]]],
          ["op_hcompute_pw_conv_reduction_stencil_3_write_extra_ctrl","BitIn"],
          ["op_hcompute_pw_conv_reduction_stencil_4_write",["Array",1,["Array",16,"BitIn"]]],
          ["op_hcompute_pw_conv_reduction_stencil_4_write_extra_ctrl","BitIn"],
          ["op_hcompute_pw_conv_reduction_stencil_5_write",["Array",1,["Array",16,"BitIn"]]],
          ["op_hcompute_pw_conv_reduction_stencil_5_write_extra_ctrl","BitIn"]
        ]],
        "connections":[
          ["self.op_hcompute_pw_conv_reduction_stencil_4_write.0","self.op_hcompute_hw_output_stencil_1_read.0"],
          ["self.op_hcompute_pw_conv_reduction_stencil_4_write_extra_ctrl","self.op_hcompute_hw_output_stencil_1_read_extra_ctrl"],
          ["self.op_hcompute_pw_conv_reduction_stencil_5_write.0","self.op_hcompute_hw_output_stencil_2_read.0"],
          ["self.op_hcompute_pw_conv_reduction_stencil_5_write_extra_ctrl","self.op_hcompute_hw_output_stencil_2_read_extra_ctrl"],
          ["self.op_hcompute_pw_conv_reduction_stencil_3_write.0","self.op_hcompute_hw_output_stencil_read.0"],
          ["self.op_hcompute_pw_conv_reduction_stencil_3_write_extra_ctrl","self.op_hcompute_hw_output_stencil_read_extra_ctrl"]
        ]
      }
    },
    "generators":{
      "delay_tile":{
        "typegen":"global.delay_tile_TG",
        "genparams":{"delay":"Int"}
      },
      "raw_dual_port_sram_tile":{
        "typegen":"global.raw_dual_port_sram_TG",
        "genparams":{"depth":"Int"}
      },
      "raw_quad_port_memtile":{
        "typegen":"global.raw_quad_port_memtile_TG",
        "genparams":{"depth":"Int"}
      },
      "tahoe":{
        "typegen":"global.tahoe_TG",
        "genparams":{"depth":"Int"}
      }
    },
    "typegens":{
      "delay_tile_TG":[{"delay":"Int"},"implicit"],
      "raw_dual_port_sram_TG":[{"depth":"Int"},"implicit"],
      "raw_quad_port_memtile_TG":[{"depth":"Int"},"implicit"],
      "tahoe_TG":[{"depth":"Int"},"implicit"]
    }
  }
}
}
