Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Wed May  5 22:19:38 2021
| Host         : DESKTOP-CJI5TPG running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file series_adder_timing_summary_routed.rpt -pb series_adder_timing_summary_routed.pb -rpx series_adder_timing_summary_routed.rpx -warn_on_violation
| Design       : series_adder
| Device       : 7z010-clg400
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 34 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 14 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      2.971        0.000                      0                   47        0.171        0.000                      0                   47        4.500        0.000                       0                    63  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock   Waveform(ns)       Period(ns)      Frequency(MHz)
-----   ------------       ----------      --------------
sysclk  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sysclk              2.971        0.000                      0                   47        0.171        0.000                      0                   47        4.500        0.000                       0                    63  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sysclk
  To Clock:  sysclk

Setup :            0  Failing Endpoints,  Worst Slack        2.971ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.171ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.971ns  (required time - arrival time)
  Source:                 data_reg_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by sysclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            partial_sum_reg_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sysclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sysclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sysclk rise@10.000ns - sysclk rise@0.000ns)
  Data Path Delay:        6.974ns  (logic 2.594ns (37.197%)  route 4.380ns (62.803%))
  Logic Levels:           8  (CARRY4=2 LUT4=1 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysclk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=62, unset)           0.973     0.973    clk
    SLICE_X15Y49         FDRE                                         r  data_reg_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y49         FDRE (Prop_fdre_C_Q)         0.456     1.429 r  data_reg_reg[28]/Q
                         net (fo=3, routed)           0.960     2.389    p_0_in26_in
    SLICE_X15Y49         LUT5 (Prop_lut5_I1_O)        0.152     2.541 r  partial_sum_reg[4]_i_24/O
                         net (fo=2, routed)           0.723     3.264    partial_sum_reg[4]_i_24_n_0
    SLICE_X13Y49         LUT6 (Prop_lut6_I0_O)        0.326     3.590 r  partial_sum_reg[1]_i_6/O
                         net (fo=2, routed)           0.973     4.563    partial_sum_reg[1]_i_6_n_0
    SLICE_X12Y50         LUT5 (Prop_lut5_I1_O)        0.153     4.716 r  partial_sum_reg[1]_i_3/O
                         net (fo=3, routed)           0.820     5.536    partial_sum_reg[1]_i_3_n_0
    SLICE_X14Y50         LUT6 (Prop_lut6_I3_O)        0.331     5.867 r  partial_sum_reg[4]_i_2/O
                         net (fo=6, routed)           0.553     6.419    partial_sum_reg[4]_i_2_n_0
    SLICE_X14Y51         LUT4 (Prop_lut4_I3_O)        0.124     6.543 r  result[10]_i_2/O
                         net (fo=1, routed)           0.000     6.543    result[10]_i_2_n_0
    SLICE_X14Y51         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     6.944 r  result_reg[10]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.944    result_reg[10]_i_1_n_0
    SLICE_X14Y52         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.348     7.292 r  result_reg[12]_i_1/O[1]
                         net (fo=2, routed)           0.351     7.644    partial_sum_reg1[5]
    SLICE_X15Y52         LUT6 (Prop_lut6_I5_O)        0.303     7.947 r  partial_sum_reg[4]_i_1/O
                         net (fo=1, routed)           0.000     7.947    partial_sum_reg[4]_i_1_n_0
    SLICE_X15Y52         FDRE                                         r  partial_sum_reg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sysclk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  clk (IN)
                         net (fo=62, unset)           0.924    10.924    clk
    SLICE_X15Y52         FDRE                                         r  partial_sum_reg_reg[4]/C
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    SLICE_X15Y52         FDRE (Setup_fdre_C_D)        0.029    10.918    partial_sum_reg_reg[4]
  -------------------------------------------------------------------
                         required time                         10.918    
                         arrival time                          -7.947    
  -------------------------------------------------------------------
                         slack                                  2.971    

Slack (MET) :             3.146ns  (required time - arrival time)
  Source:                 data_reg_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by sysclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            partial_sum_reg_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sysclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sysclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sysclk rise@10.000ns - sysclk rise@0.000ns)
  Data Path Delay:        6.801ns  (logic 2.477ns (36.419%)  route 4.324ns (63.581%))
  Logic Levels:           8  (CARRY4=2 LUT4=1 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysclk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=62, unset)           0.973     0.973    clk
    SLICE_X15Y49         FDRE                                         r  data_reg_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y49         FDRE (Prop_fdre_C_Q)         0.456     1.429 r  data_reg_reg[28]/Q
                         net (fo=3, routed)           0.960     2.389    p_0_in26_in
    SLICE_X15Y49         LUT5 (Prop_lut5_I1_O)        0.152     2.541 r  partial_sum_reg[4]_i_24/O
                         net (fo=2, routed)           0.723     3.264    partial_sum_reg[4]_i_24_n_0
    SLICE_X13Y49         LUT6 (Prop_lut6_I0_O)        0.326     3.590 r  partial_sum_reg[1]_i_6/O
                         net (fo=2, routed)           0.973     4.563    partial_sum_reg[1]_i_6_n_0
    SLICE_X12Y50         LUT5 (Prop_lut5_I1_O)        0.153     4.716 r  partial_sum_reg[1]_i_3/O
                         net (fo=3, routed)           0.820     5.536    partial_sum_reg[1]_i_3_n_0
    SLICE_X14Y50         LUT6 (Prop_lut6_I3_O)        0.331     5.867 r  partial_sum_reg[4]_i_2/O
                         net (fo=6, routed)           0.553     6.419    partial_sum_reg[4]_i_2_n_0
    SLICE_X14Y51         LUT4 (Prop_lut4_I3_O)        0.124     6.543 r  result[10]_i_2/O
                         net (fo=1, routed)           0.000     6.543    result[10]_i_2_n_0
    SLICE_X14Y51         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     6.944 r  result_reg[10]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.944    result_reg[10]_i_1_n_0
    SLICE_X14Y52         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.235     7.179 r  result_reg[12]_i_1/O[0]
                         net (fo=2, routed)           0.296     7.475    partial_sum_reg1[4]
    SLICE_X15Y50         LUT6 (Prop_lut6_I5_O)        0.299     7.774 r  partial_sum_reg[3]_i_1/O
                         net (fo=1, routed)           0.000     7.774    partial_sum_reg[3]_i_1_n_0
    SLICE_X15Y50         FDRE                                         r  partial_sum_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sysclk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  clk (IN)
                         net (fo=62, unset)           0.924    10.924    clk
    SLICE_X15Y50         FDRE                                         r  partial_sum_reg_reg[3]/C
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    SLICE_X15Y50         FDRE (Setup_fdre_C_D)        0.031    10.920    partial_sum_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         10.920    
                         arrival time                          -7.774    
  -------------------------------------------------------------------
                         slack                                  3.146    

Slack (MET) :             3.343ns  (required time - arrival time)
  Source:                 data_reg_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by sysclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            partial_sum_reg_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sysclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sysclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sysclk rise@10.000ns - sysclk rise@0.000ns)
  Data Path Delay:        6.602ns  (logic 2.975ns (45.064%)  route 3.627ns (54.936%))
  Logic Levels:           7  (CARRY4=1 LUT2=1 LUT3=2 LUT4=1 LUT5=2)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysclk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=62, unset)           0.973     0.973    clk
    SLICE_X12Y49         FDRE                                         r  data_reg_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y49         FDRE (Prop_fdre_C_Q)         0.518     1.491 r  data_reg_reg[27]/Q
                         net (fo=2, routed)           0.641     2.132    p_0_in25_in
    SLICE_X12Y49         LUT3 (Prop_lut3_I0_O)        0.150     2.282 r  result_temp[6]_i_7/O
                         net (fo=4, routed)           1.163     3.446    result_temp[6]_i_7_n_0
    SLICE_X14Y49         LUT5 (Prop_lut5_I3_O)        0.356     3.802 r  partial_sum_reg[4]_i_20/O
                         net (fo=1, routed)           0.472     4.274    partial_sum_reg[4]_i_20_n_0
    SLICE_X14Y49         LUT4 (Prop_lut4_I0_O)        0.321     4.595 r  partial_sum_reg[4]_i_9/O
                         net (fo=3, routed)           0.721     5.316    partial_sum_reg[4]_i_9_n_0
    SLICE_X14Y50         LUT3 (Prop_lut3_I0_O)        0.358     5.674 r  partial_sum_reg[0]_i_2/O
                         net (fo=2, routed)           0.319     5.993    partial_sum_reg[0]_i_2_n_0
    SLICE_X14Y51         LUT2 (Prop_lut2_I1_O)        0.326     6.319 r  result[10]_i_4/O
                         net (fo=1, routed)           0.000     6.319    result[10]_i_4_n_0
    SLICE_X14Y51         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640     6.959 r  result_reg[10]_i_1/O[3]
                         net (fo=2, routed)           0.310     7.269    partial_sum_reg1[3]
    SLICE_X15Y50         LUT5 (Prop_lut5_I4_O)        0.306     7.575 r  partial_sum_reg[2]_i_1/O
                         net (fo=1, routed)           0.000     7.575    partial_sum_reg[2]_i_1_n_0
    SLICE_X15Y50         FDRE                                         r  partial_sum_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sysclk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  clk (IN)
                         net (fo=62, unset)           0.924    10.924    clk
    SLICE_X15Y50         FDRE                                         r  partial_sum_reg_reg[2]/C
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    SLICE_X15Y50         FDRE (Setup_fdre_C_D)        0.029    10.918    partial_sum_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         10.918    
                         arrival time                          -7.575    
  -------------------------------------------------------------------
                         slack                                  3.343    

Slack (MET) :             3.415ns  (required time - arrival time)
  Source:                 data_reg_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by sysclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            partial_sum_reg_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sysclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sysclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sysclk rise@10.000ns - sysclk rise@0.000ns)
  Data Path Delay:        6.532ns  (logic 2.911ns (44.568%)  route 3.621ns (55.432%))
  Logic Levels:           7  (CARRY4=1 LUT2=1 LUT3=2 LUT4=1 LUT5=2)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysclk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=62, unset)           0.973     0.973    clk
    SLICE_X12Y49         FDRE                                         r  data_reg_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y49         FDRE (Prop_fdre_C_Q)         0.518     1.491 r  data_reg_reg[27]/Q
                         net (fo=2, routed)           0.641     2.132    p_0_in25_in
    SLICE_X12Y49         LUT3 (Prop_lut3_I0_O)        0.150     2.282 r  result_temp[6]_i_7/O
                         net (fo=4, routed)           1.163     3.446    result_temp[6]_i_7_n_0
    SLICE_X14Y49         LUT5 (Prop_lut5_I3_O)        0.356     3.802 r  partial_sum_reg[4]_i_20/O
                         net (fo=1, routed)           0.472     4.274    partial_sum_reg[4]_i_20_n_0
    SLICE_X14Y49         LUT4 (Prop_lut4_I0_O)        0.321     4.595 r  partial_sum_reg[4]_i_9/O
                         net (fo=3, routed)           0.721     5.316    partial_sum_reg[4]_i_9_n_0
    SLICE_X14Y50         LUT3 (Prop_lut3_I0_O)        0.358     5.674 r  partial_sum_reg[0]_i_2/O
                         net (fo=2, routed)           0.319     5.993    partial_sum_reg[0]_i_2_n_0
    SLICE_X14Y51         LUT2 (Prop_lut2_I1_O)        0.326     6.319 r  result[10]_i_4/O
                         net (fo=1, routed)           0.000     6.319    result[10]_i_4_n_0
    SLICE_X14Y51         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     6.899 r  result_reg[10]_i_1/O[2]
                         net (fo=2, routed)           0.304     7.203    partial_sum_reg1[2]
    SLICE_X14Y50         LUT5 (Prop_lut5_I4_O)        0.302     7.505 r  partial_sum_reg[1]_i_1/O
                         net (fo=1, routed)           0.000     7.505    partial_sum_reg[1]_i_1_n_0
    SLICE_X14Y50         FDRE                                         r  partial_sum_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sysclk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  clk (IN)
                         net (fo=62, unset)           0.924    10.924    clk
    SLICE_X14Y50         FDRE                                         r  partial_sum_reg_reg[1]/C
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    SLICE_X14Y50         FDRE (Setup_fdre_C_D)        0.031    10.920    partial_sum_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         10.920    
                         arrival time                          -7.505    
  -------------------------------------------------------------------
                         slack                                  3.415    

Slack (MET) :             3.648ns  (required time - arrival time)
  Source:                 data_reg_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by sysclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            result_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by sysclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sysclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sysclk rise@10.000ns - sysclk rise@0.000ns)
  Data Path Delay:        6.319ns  (logic 2.291ns (36.254%)  route 4.028ns (63.746%))
  Logic Levels:           7  (CARRY4=2 LUT4=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysclk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=62, unset)           0.973     0.973    clk
    SLICE_X15Y49         FDRE                                         r  data_reg_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y49         FDRE (Prop_fdre_C_Q)         0.456     1.429 r  data_reg_reg[28]/Q
                         net (fo=3, routed)           0.960     2.389    p_0_in26_in
    SLICE_X15Y49         LUT5 (Prop_lut5_I1_O)        0.152     2.541 r  partial_sum_reg[4]_i_24/O
                         net (fo=2, routed)           0.723     3.264    partial_sum_reg[4]_i_24_n_0
    SLICE_X13Y49         LUT6 (Prop_lut6_I0_O)        0.326     3.590 r  partial_sum_reg[1]_i_6/O
                         net (fo=2, routed)           0.973     4.563    partial_sum_reg[1]_i_6_n_0
    SLICE_X12Y50         LUT5 (Prop_lut5_I1_O)        0.153     4.716 r  partial_sum_reg[1]_i_3/O
                         net (fo=3, routed)           0.820     5.536    partial_sum_reg[1]_i_3_n_0
    SLICE_X14Y50         LUT6 (Prop_lut6_I3_O)        0.331     5.867 r  partial_sum_reg[4]_i_2/O
                         net (fo=6, routed)           0.553     6.419    partial_sum_reg[4]_i_2_n_0
    SLICE_X14Y51         LUT4 (Prop_lut4_I3_O)        0.124     6.543 r  result[10]_i_2/O
                         net (fo=1, routed)           0.000     6.543    result[10]_i_2_n_0
    SLICE_X14Y51         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     6.944 r  result_reg[10]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.944    result_reg[10]_i_1_n_0
    SLICE_X14Y52         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.348     7.292 r  result_reg[12]_i_1/O[1]
                         net (fo=2, routed)           0.000     7.292    partial_sum_reg1[5]
    SLICE_X14Y52         FDRE                                         r  result_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sysclk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  clk (IN)
                         net (fo=62, unset)           0.924    10.924    clk
    SLICE_X14Y52         FDRE                                         r  result_reg[12]/C
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    SLICE_X14Y52         FDRE (Setup_fdre_C_D)        0.051    10.940    result_reg[12]
  -------------------------------------------------------------------
                         required time                         10.940    
                         arrival time                          -7.292    
  -------------------------------------------------------------------
                         slack                                  3.648    

Slack (MET) :             3.718ns  (required time - arrival time)
  Source:                 data_reg_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by sysclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            partial_sum_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sysclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sysclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sysclk rise@10.000ns - sysclk rise@0.000ns)
  Data Path Delay:        6.227ns  (logic 2.559ns (41.096%)  route 3.668ns (58.904%))
  Logic Levels:           7  (CARRY4=1 LUT2=1 LUT3=2 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysclk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=62, unset)           0.973     0.973    clk
    SLICE_X12Y49         FDRE                                         r  data_reg_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y49         FDRE (Prop_fdre_C_Q)         0.518     1.491 r  data_reg_reg[27]/Q
                         net (fo=2, routed)           0.641     2.132    p_0_in25_in
    SLICE_X12Y49         LUT3 (Prop_lut3_I0_O)        0.150     2.282 r  result_temp[6]_i_7/O
                         net (fo=4, routed)           1.163     3.446    result_temp[6]_i_7_n_0
    SLICE_X14Y49         LUT5 (Prop_lut5_I3_O)        0.356     3.802 r  partial_sum_reg[4]_i_20/O
                         net (fo=1, routed)           0.472     4.274    partial_sum_reg[4]_i_20_n_0
    SLICE_X14Y49         LUT4 (Prop_lut4_I0_O)        0.321     4.595 r  partial_sum_reg[4]_i_9/O
                         net (fo=3, routed)           0.721     5.316    partial_sum_reg[4]_i_9_n_0
    SLICE_X14Y50         LUT3 (Prop_lut3_I0_O)        0.358     5.674 r  partial_sum_reg[0]_i_2/O
                         net (fo=2, routed)           0.319     5.993    partial_sum_reg[0]_i_2_n_0
    SLICE_X14Y51         LUT2 (Prop_lut2_I1_O)        0.326     6.319 r  result[10]_i_4/O
                         net (fo=1, routed)           0.000     6.319    result[10]_i_4_n_0
    SLICE_X14Y51         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.227     6.546 r  result_reg[10]_i_1/O[1]
                         net (fo=2, routed)           0.351     6.897    partial_sum_reg1[1]
    SLICE_X15Y51         LUT6 (Prop_lut6_I5_O)        0.303     7.200 r  partial_sum_reg[0]_i_1/O
                         net (fo=1, routed)           0.000     7.200    partial_sum_reg[0]_i_1_n_0
    SLICE_X15Y51         FDRE                                         r  partial_sum_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sysclk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  clk (IN)
                         net (fo=62, unset)           0.924    10.924    clk
    SLICE_X15Y51         FDRE                                         r  partial_sum_reg_reg[0]/C
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    SLICE_X15Y51         FDRE (Setup_fdre_C_D)        0.029    10.918    partial_sum_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         10.918    
                         arrival time                          -7.200    
  -------------------------------------------------------------------
                         slack                                  3.718    

Slack (MET) :             3.761ns  (required time - arrival time)
  Source:                 data_reg_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by sysclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            result_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sysclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sysclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sysclk rise@10.000ns - sysclk rise@0.000ns)
  Data Path Delay:        6.206ns  (logic 2.178ns (35.093%)  route 4.028ns (64.907%))
  Logic Levels:           7  (CARRY4=2 LUT4=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysclk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=62, unset)           0.973     0.973    clk
    SLICE_X15Y49         FDRE                                         r  data_reg_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y49         FDRE (Prop_fdre_C_Q)         0.456     1.429 r  data_reg_reg[28]/Q
                         net (fo=3, routed)           0.960     2.389    p_0_in26_in
    SLICE_X15Y49         LUT5 (Prop_lut5_I1_O)        0.152     2.541 r  partial_sum_reg[4]_i_24/O
                         net (fo=2, routed)           0.723     3.264    partial_sum_reg[4]_i_24_n_0
    SLICE_X13Y49         LUT6 (Prop_lut6_I0_O)        0.326     3.590 r  partial_sum_reg[1]_i_6/O
                         net (fo=2, routed)           0.973     4.563    partial_sum_reg[1]_i_6_n_0
    SLICE_X12Y50         LUT5 (Prop_lut5_I1_O)        0.153     4.716 r  partial_sum_reg[1]_i_3/O
                         net (fo=3, routed)           0.820     5.536    partial_sum_reg[1]_i_3_n_0
    SLICE_X14Y50         LUT6 (Prop_lut6_I3_O)        0.331     5.867 r  partial_sum_reg[4]_i_2/O
                         net (fo=6, routed)           0.553     6.419    partial_sum_reg[4]_i_2_n_0
    SLICE_X14Y51         LUT4 (Prop_lut4_I3_O)        0.124     6.543 r  result[10]_i_2/O
                         net (fo=1, routed)           0.000     6.543    result[10]_i_2_n_0
    SLICE_X14Y51         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     6.944 r  result_reg[10]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.944    result_reg[10]_i_1_n_0
    SLICE_X14Y52         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.235     7.179 r  result_reg[12]_i_1/O[0]
                         net (fo=2, routed)           0.000     7.179    partial_sum_reg1[4]
    SLICE_X14Y52         FDRE                                         r  result_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sysclk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  clk (IN)
                         net (fo=62, unset)           0.924    10.924    clk
    SLICE_X14Y52         FDRE                                         r  result_reg[11]/C
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    SLICE_X14Y52         FDRE (Setup_fdre_C_D)        0.051    10.940    result_reg[11]
  -------------------------------------------------------------------
                         required time                         10.940    
                         arrival time                          -7.179    
  -------------------------------------------------------------------
                         slack                                  3.761    

Slack (MET) :             3.981ns  (required time - arrival time)
  Source:                 data_reg_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by sysclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            result_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by sysclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sysclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sysclk rise@10.000ns - sysclk rise@0.000ns)
  Data Path Delay:        5.986ns  (logic 2.669ns (44.590%)  route 3.317ns (55.410%))
  Logic Levels:           6  (CARRY4=1 LUT2=1 LUT3=2 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysclk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=62, unset)           0.973     0.973    clk
    SLICE_X12Y49         FDRE                                         r  data_reg_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y49         FDRE (Prop_fdre_C_Q)         0.518     1.491 r  data_reg_reg[27]/Q
                         net (fo=2, routed)           0.641     2.132    p_0_in25_in
    SLICE_X12Y49         LUT3 (Prop_lut3_I0_O)        0.150     2.282 r  result_temp[6]_i_7/O
                         net (fo=4, routed)           1.163     3.446    result_temp[6]_i_7_n_0
    SLICE_X14Y49         LUT5 (Prop_lut5_I3_O)        0.356     3.802 r  partial_sum_reg[4]_i_20/O
                         net (fo=1, routed)           0.472     4.274    partial_sum_reg[4]_i_20_n_0
    SLICE_X14Y49         LUT4 (Prop_lut4_I0_O)        0.321     4.595 r  partial_sum_reg[4]_i_9/O
                         net (fo=3, routed)           0.721     5.316    partial_sum_reg[4]_i_9_n_0
    SLICE_X14Y50         LUT3 (Prop_lut3_I0_O)        0.358     5.674 r  partial_sum_reg[0]_i_2/O
                         net (fo=2, routed)           0.319     5.993    partial_sum_reg[0]_i_2_n_0
    SLICE_X14Y51         LUT2 (Prop_lut2_I1_O)        0.326     6.319 r  result[10]_i_4/O
                         net (fo=1, routed)           0.000     6.319    result[10]_i_4_n_0
    SLICE_X14Y51         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640     6.959 r  result_reg[10]_i_1/O[3]
                         net (fo=2, routed)           0.000     6.959    partial_sum_reg1[3]
    SLICE_X14Y51         FDRE                                         r  result_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sysclk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  clk (IN)
                         net (fo=62, unset)           0.924    10.924    clk
    SLICE_X14Y51         FDRE                                         r  result_reg[10]/C
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    SLICE_X14Y51         FDRE (Setup_fdre_C_D)        0.051    10.940    result_reg[10]
  -------------------------------------------------------------------
                         required time                         10.940    
                         arrival time                          -6.959    
  -------------------------------------------------------------------
                         slack                                  3.981    

Slack (MET) :             4.041ns  (required time - arrival time)
  Source:                 data_reg_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by sysclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            result_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by sysclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sysclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sysclk rise@10.000ns - sysclk rise@0.000ns)
  Data Path Delay:        5.926ns  (logic 2.609ns (44.029%)  route 3.317ns (55.971%))
  Logic Levels:           6  (CARRY4=1 LUT2=1 LUT3=2 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysclk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=62, unset)           0.973     0.973    clk
    SLICE_X12Y49         FDRE                                         r  data_reg_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y49         FDRE (Prop_fdre_C_Q)         0.518     1.491 r  data_reg_reg[27]/Q
                         net (fo=2, routed)           0.641     2.132    p_0_in25_in
    SLICE_X12Y49         LUT3 (Prop_lut3_I0_O)        0.150     2.282 r  result_temp[6]_i_7/O
                         net (fo=4, routed)           1.163     3.446    result_temp[6]_i_7_n_0
    SLICE_X14Y49         LUT5 (Prop_lut5_I3_O)        0.356     3.802 r  partial_sum_reg[4]_i_20/O
                         net (fo=1, routed)           0.472     4.274    partial_sum_reg[4]_i_20_n_0
    SLICE_X14Y49         LUT4 (Prop_lut4_I0_O)        0.321     4.595 r  partial_sum_reg[4]_i_9/O
                         net (fo=3, routed)           0.721     5.316    partial_sum_reg[4]_i_9_n_0
    SLICE_X14Y50         LUT3 (Prop_lut3_I0_O)        0.358     5.674 r  partial_sum_reg[0]_i_2/O
                         net (fo=2, routed)           0.319     5.993    partial_sum_reg[0]_i_2_n_0
    SLICE_X14Y51         LUT2 (Prop_lut2_I1_O)        0.326     6.319 r  result[10]_i_4/O
                         net (fo=1, routed)           0.000     6.319    result[10]_i_4_n_0
    SLICE_X14Y51         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     6.899 r  result_reg[10]_i_1/O[2]
                         net (fo=2, routed)           0.000     6.899    partial_sum_reg1[2]
    SLICE_X14Y51         FDRE                                         r  result_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sysclk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  clk (IN)
                         net (fo=62, unset)           0.924    10.924    clk
    SLICE_X14Y51         FDRE                                         r  result_reg[9]/C
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    SLICE_X14Y51         FDRE (Setup_fdre_C_D)        0.051    10.940    result_reg[9]
  -------------------------------------------------------------------
                         required time                         10.940    
                         arrival time                          -6.899    
  -------------------------------------------------------------------
                         slack                                  4.041    

Slack (MET) :             4.288ns  (required time - arrival time)
  Source:                 data_reg_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sysclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            result_temp_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sysclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sysclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sysclk rise@10.000ns - sysclk rise@0.000ns)
  Data Path Delay:        5.373ns  (logic 1.338ns (24.902%)  route 4.035ns (75.098%))
  Logic Levels:           5  (LUT3=2 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysclk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=62, unset)           0.973     0.973    clk
    SLICE_X11Y50         FDRE                                         r  data_reg_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y50         FDRE (Prop_fdre_C_Q)         0.456     1.429 r  data_reg_reg[16]/Q
                         net (fo=2, routed)           0.656     2.085    p_0_in14_in
    SLICE_X11Y50         LUT3 (Prop_lut3_I1_O)        0.124     2.209 r  partial_sum_reg[1]_i_14/O
                         net (fo=2, routed)           0.844     3.053    partial_sum_reg[1]_i_14_n_0
    SLICE_X11Y50         LUT5 (Prop_lut5_I3_O)        0.152     3.205 r  partial_sum_reg[4]_i_17/O
                         net (fo=3, routed)           0.983     4.188    partial_sum_reg[4]_i_17_n_0
    SLICE_X14Y49         LUT3 (Prop_lut3_I0_O)        0.332     4.520 r  result_temp[6]_i_5/O
                         net (fo=1, routed)           0.158     4.678    result_temp[6]_i_5_n_0
    SLICE_X14Y49         LUT6 (Prop_lut6_I0_O)        0.124     4.802 r  result_temp[6]_i_2/O
                         net (fo=8, routed)           1.012     5.814    result_temp[6]_i_2_n_0
    SLICE_X13Y51         LUT5 (Prop_lut5_I0_O)        0.150     5.964 r  result_temp[0]_i_1/O
                         net (fo=1, routed)           0.382     6.346    result_temp[0]_i_1_n_0
    SLICE_X13Y51         FDRE                                         r  result_temp_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sysclk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  clk (IN)
                         net (fo=62, unset)           0.924    10.924    clk
    SLICE_X13Y51         FDRE                                         r  result_temp_reg[0]/C
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    SLICE_X13Y51         FDRE (Setup_fdre_C_D)       -0.255    10.634    result_temp_reg[0]
  -------------------------------------------------------------------
                         required time                         10.634    
                         arrival time                          -6.346    
  -------------------------------------------------------------------
                         slack                                  4.288    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.171ns  (arrival time - required time)
  Source:                 result_temp_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sysclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            result_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sysclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sysclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sysclk rise@0.000ns - sysclk rise@0.000ns)
  Data Path Delay:        0.262ns  (logic 0.141ns (53.794%)  route 0.121ns (46.206%))
  Logic Levels:           0  
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysclk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=62, unset)           0.410     0.410    clk
    SLICE_X13Y51         FDRE                                         r  result_temp_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y51         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  result_temp_reg[5]/Q
                         net (fo=2, routed)           0.121     0.672    result_temp[5]
    SLICE_X13Y52         FDRE                                         r  result_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sysclk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=62, unset)           0.432     0.432    clk
    SLICE_X13Y52         FDRE                                         r  result_reg[5]/C
                         clock pessimism              0.000     0.432    
    SLICE_X13Y52         FDRE (Hold_fdre_C_D)         0.070     0.502    result_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.502    
                         arrival time                           0.672    
  -------------------------------------------------------------------
                         slack                                  0.171    

Slack (MET) :             0.173ns  (arrival time - required time)
  Source:                 result_temp_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sysclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            result_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sysclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sysclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sysclk rise@0.000ns - sysclk rise@0.000ns)
  Data Path Delay:        0.265ns  (logic 0.141ns (53.210%)  route 0.124ns (46.790%))
  Logic Levels:           0  
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysclk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=62, unset)           0.410     0.410    clk
    SLICE_X15Y51         FDRE                                         r  result_temp_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y51         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  result_temp_reg[1]/Q
                         net (fo=2, routed)           0.124     0.675    result_temp[1]
    SLICE_X17Y51         FDRE                                         r  result_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sysclk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=62, unset)           0.432     0.432    clk
    SLICE_X17Y51         FDRE                                         r  result_reg[1]/C
                         clock pessimism              0.000     0.432    
    SLICE_X17Y51         FDRE (Hold_fdre_C_D)         0.070     0.502    result_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.502    
                         arrival time                           0.675    
  -------------------------------------------------------------------
                         slack                                  0.173    

Slack (MET) :             0.234ns  (arrival time - required time)
  Source:                 partial_sum_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sysclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            result_temp_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sysclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sysclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sysclk rise@0.000ns - sysclk rise@0.000ns)
  Data Path Delay:        0.348ns  (logic 0.186ns (53.474%)  route 0.162ns (46.526%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysclk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=62, unset)           0.410     0.410    clk
    SLICE_X15Y51         FDRE                                         r  partial_sum_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y51         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  partial_sum_reg_reg[0]/Q
                         net (fo=8, routed)           0.162     0.713    partial_sum_reg[0]
    SLICE_X13Y51         LUT6 (Prop_lut6_I1_O)        0.045     0.758 r  result_temp[6]_i_1/O
                         net (fo=1, routed)           0.000     0.758    result_temp[6]_i_1_n_0
    SLICE_X13Y51         FDRE                                         r  result_temp_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sysclk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=62, unset)           0.432     0.432    clk
    SLICE_X13Y51         FDRE                                         r  result_temp_reg[6]/C
                         clock pessimism              0.000     0.432    
    SLICE_X13Y51         FDRE (Hold_fdre_C_D)         0.092     0.524    result_temp_reg[6]
  -------------------------------------------------------------------
                         required time                         -0.524    
                         arrival time                           0.758    
  -------------------------------------------------------------------
                         slack                                  0.234    

Slack (MET) :             0.235ns  (arrival time - required time)
  Source:                 result_temp_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sysclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            result_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sysclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sysclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sysclk rise@0.000ns - sysclk rise@0.000ns)
  Data Path Delay:        0.322ns  (logic 0.141ns (43.738%)  route 0.181ns (56.262%))
  Logic Levels:           0  
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysclk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=62, unset)           0.410     0.410    clk
    SLICE_X13Y51         FDRE                                         r  result_temp_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y51         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  result_temp_reg[6]/Q
                         net (fo=2, routed)           0.181     0.733    result_temp[6]
    SLICE_X13Y52         FDRE                                         r  result_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sysclk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=62, unset)           0.432     0.432    clk
    SLICE_X13Y52         FDRE                                         r  result_reg[6]/C
                         clock pessimism              0.000     0.432    
    SLICE_X13Y52         FDRE (Hold_fdre_C_D)         0.066     0.498    result_reg[6]
  -------------------------------------------------------------------
                         required time                         -0.498    
                         arrival time                           0.733    
  -------------------------------------------------------------------
                         slack                                  0.235    

Slack (MET) :             0.235ns  (arrival time - required time)
  Source:                 result_temp_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sysclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            result_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sysclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sysclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sysclk rise@0.000ns - sysclk rise@0.000ns)
  Data Path Delay:        0.262ns  (logic 0.128ns (48.889%)  route 0.134ns (51.111%))
  Logic Levels:           0  
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysclk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=62, unset)           0.410     0.410    clk
    SLICE_X13Y51         FDRE                                         r  result_temp_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y51         FDRE (Prop_fdre_C_Q)         0.128     0.538 r  result_temp_reg[0]/Q
                         net (fo=2, routed)           0.134     0.672    result_temp[0]
    SLICE_X12Y51         FDRE                                         r  result_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sysclk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=62, unset)           0.432     0.432    clk
    SLICE_X12Y51         FDRE                                         r  result_reg[0]/C
                         clock pessimism              0.000     0.432    
    SLICE_X12Y51         FDRE (Hold_fdre_C_D)         0.005     0.437    result_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.437    
                         arrival time                           0.672    
  -------------------------------------------------------------------
                         slack                                  0.235    

Slack (MET) :             0.239ns  (arrival time - required time)
  Source:                 partial_sum_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sysclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            result_temp_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sysclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sysclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sysclk rise@0.000ns - sysclk rise@0.000ns)
  Data Path Delay:        0.353ns  (logic 0.186ns (52.704%)  route 0.167ns (47.296%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysclk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=62, unset)           0.410     0.410    clk
    SLICE_X15Y51         FDRE                                         r  partial_sum_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y51         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  partial_sum_reg_reg[0]/Q
                         net (fo=8, routed)           0.167     0.718    partial_sum_reg[0]
    SLICE_X15Y51         LUT6 (Prop_lut6_I1_O)        0.045     0.763 r  result_temp[3]_i_1/O
                         net (fo=1, routed)           0.000     0.763    result_temp[3]_i_1_n_0
    SLICE_X15Y51         FDRE                                         r  result_temp_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sysclk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=62, unset)           0.432     0.432    clk
    SLICE_X15Y51         FDRE                                         r  result_temp_reg[3]/C
                         clock pessimism              0.000     0.432    
    SLICE_X15Y51         FDRE (Hold_fdre_C_D)         0.092     0.524    result_temp_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.524    
                         arrival time                           0.763    
  -------------------------------------------------------------------
                         slack                                  0.239    

Slack (MET) :             0.242ns  (arrival time - required time)
  Source:                 result_temp_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sysclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            result_temp_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sysclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sysclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sysclk rise@0.000ns - sysclk rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.186ns (52.507%)  route 0.168ns (47.493%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysclk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=62, unset)           0.410     0.410    clk
    SLICE_X13Y51         FDRE                                         r  result_temp_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y51         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  result_temp_reg[2]/Q
                         net (fo=2, routed)           0.168     0.719    result_temp[2]
    SLICE_X13Y51         LUT6 (Prop_lut6_I5_O)        0.045     0.764 r  result_temp[2]_i_1/O
                         net (fo=1, routed)           0.000     0.764    result_temp[2]_i_1_n_0
    SLICE_X13Y51         FDRE                                         r  result_temp_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sysclk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=62, unset)           0.432     0.432    clk
    SLICE_X13Y51         FDRE                                         r  result_temp_reg[2]/C
                         clock pessimism              0.000     0.432    
    SLICE_X13Y51         FDRE (Hold_fdre_C_D)         0.091     0.523    result_temp_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.523    
                         arrival time                           0.764    
  -------------------------------------------------------------------
                         slack                                  0.242    

Slack (MET) :             0.243ns  (arrival time - required time)
  Source:                 result_temp_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sysclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            result_temp_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sysclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sysclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sysclk rise@0.000ns - sysclk rise@0.000ns)
  Data Path Delay:        0.356ns  (logic 0.186ns (52.212%)  route 0.170ns (47.788%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysclk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=62, unset)           0.410     0.410    clk
    SLICE_X15Y51         FDRE                                         r  result_temp_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y51         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  result_temp_reg[4]/Q
                         net (fo=2, routed)           0.170     0.721    result_temp[4]
    SLICE_X15Y51         LUT6 (Prop_lut6_I5_O)        0.045     0.766 r  result_temp[4]_i_1/O
                         net (fo=1, routed)           0.000     0.766    result_temp[4]_i_1_n_0
    SLICE_X15Y51         FDRE                                         r  result_temp_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sysclk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=62, unset)           0.432     0.432    clk
    SLICE_X15Y51         FDRE                                         r  result_temp_reg[4]/C
                         clock pessimism              0.000     0.432    
    SLICE_X15Y51         FDRE (Hold_fdre_C_D)         0.092     0.524    result_temp_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.524    
                         arrival time                           0.766    
  -------------------------------------------------------------------
                         slack                                  0.243    

Slack (MET) :             0.249ns  (arrival time - required time)
  Source:                 result_temp_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sysclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            result_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sysclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sysclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sysclk rise@0.000ns - sysclk rise@0.000ns)
  Data Path Delay:        0.322ns  (logic 0.141ns (43.738%)  route 0.181ns (56.262%))
  Logic Levels:           0  
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysclk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=62, unset)           0.410     0.410    clk
    SLICE_X13Y51         FDRE                                         r  result_temp_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y51         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  result_temp_reg[2]/Q
                         net (fo=2, routed)           0.181     0.733    result_temp[2]
    SLICE_X12Y51         FDRE                                         r  result_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sysclk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=62, unset)           0.432     0.432    clk
    SLICE_X12Y51         FDRE                                         r  result_reg[2]/C
                         clock pessimism              0.000     0.432    
    SLICE_X12Y51         FDRE (Hold_fdre_C_D)         0.052     0.484    result_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.484    
                         arrival time                           0.733    
  -------------------------------------------------------------------
                         slack                                  0.249    

Slack (MET) :             0.249ns  (arrival time - required time)
  Source:                 partial_sum_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sysclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            result_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sysclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sysclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sysclk rise@0.000ns - sysclk rise@0.000ns)
  Data Path Delay:        0.376ns  (logic 0.256ns (68.092%)  route 0.120ns (31.908%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysclk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=62, unset)           0.410     0.410    clk
    SLICE_X15Y51         FDRE                                         r  partial_sum_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y51         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  partial_sum_reg_reg[0]/Q
                         net (fo=8, routed)           0.120     0.671    partial_sum_reg[0]
    SLICE_X14Y51         LUT2 (Prop_lut2_I0_O)        0.045     0.716 r  result[10]_i_5/O
                         net (fo=1, routed)           0.000     0.716    result[10]_i_5_n_0
    SLICE_X14Y51         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     0.786 r  result_reg[10]_i_1/O[0]
                         net (fo=1, routed)           0.000     0.786    partial_sum_reg1[0]
    SLICE_X14Y51         FDRE                                         r  result_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sysclk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=62, unset)           0.432     0.432    clk
    SLICE_X14Y51         FDRE                                         r  result_reg[7]/C
                         clock pessimism              0.000     0.432    
    SLICE_X14Y51         FDRE (Hold_fdre_C_D)         0.105     0.537    result_reg[7]
  -------------------------------------------------------------------
                         required time                         -0.537    
                         arrival time                           0.786    
  -------------------------------------------------------------------
                         slack                                  0.249    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sysclk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X16Y52  counter_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X16Y52  counter_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X16Y51  counter_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X16Y51  counter_reg[3]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X14Y49  data_reg_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X10Y50  data_reg_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X10Y50  data_reg_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X11Y50  data_reg_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X11Y49  data_reg_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X11Y49  data_reg_reg[14]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X16Y52  counter_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X16Y52  counter_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X16Y51  counter_reg[2]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X16Y51  counter_reg[3]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X14Y49  data_reg_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X10Y50  data_reg_reg[10]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X10Y50  data_reg_reg[11]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X11Y50  data_reg_reg[12]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X11Y49  data_reg_reg[13]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X11Y49  data_reg_reg[14]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X16Y52  counter_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X16Y52  counter_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X16Y52  counter_reg[1]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X16Y52  counter_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X16Y51  counter_reg[2]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X16Y51  counter_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X16Y51  counter_reg[3]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X16Y51  counter_reg[3]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X14Y49  data_reg_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X14Y49  data_reg_reg[0]/C



