// Seed: 2746667867
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8
);
  inout wire id_8;
  inout wire id_7;
  input wire id_6;
  output wire id_5;
  inout wire id_4;
  input wire id_3;
  output wire id_2;
  input wire id_1;
  always #1 begin : LABEL_0
    id_8 = 1;
  end
endmodule
module module_1 (
    output tri  id_0
    , id_8,
    input  tri  id_1,
    input  wire id_2,
    output wand id_3,
    output wire id_4,
    output tri1 id_5,
    output tri0 id_6
);
  wire id_9 = id_9;
  module_0 modCall_1 (
      id_8,
      id_9,
      id_8,
      id_9,
      id_9,
      id_9,
      id_8,
      id_9
  );
  wire id_10;
endmodule
