题目2

1.RTL代码描述

```vhdl
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
entity encoder_42 is
--  Port ( );
port(
b : in std_logic_vector(3 downto 0);
a: out std_logic_vector(1 downto 0)
);
end encoder_42;

architecture Behavioral of encoder_42 is
begin
process(b)
begin
if b(0)='0' then 
a<="00";
elsif b(1)='0' then
a<="01";
elsif b(2)='0' then
a<="10";
else 
a<="11";
end if;
end process;
end Behavioral;
```

2.行为级描述原理图

![20221015101636](C:\Users\22837\Documents\Tencent Files\228371071\Image\SharePic\20221015101636.png)

3.tb测试代码

```vhdl
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
use IEEE.STD_LOGIC_UNSIGNED.ALL;

entity encoder42_testbench is
--  Port ( );
end encoder42_testbench;

architecture Behavioral of encoder42_testbench is
component encoder_42
port(
b : in std_logic_vector(3 downto 0);
a: out std_logic_vector(1 downto 0)
);
end component;
signal b: std_logic_vector(3 downto 0):="1110";
signal a: std_logic_vector(1 downto 0):="00";
begin
u0: encoder_42 port map(
b=>b,
a=>a
);
process
begin
wait for 20ns;
b<=to_stdlogicvector(to_bitvector(b) rol 1);--循环左移
end process;

end Behavioral;

```

4.仿真波形图

![20221015102158](C:\Users\22837\Documents\Tencent Files\228371071\Image\SharePic\20221015102158.png)

5.RTL综合后原理图

![20221015102350](C:\Users\22837\Documents\Tencent Files\228371071\Image\SharePic\20221015102350.png)

6.资源占用结果

![20221015102433](C:\Users\22837\Documents\Tencent Files\228371071\Image\SharePic\20221015102433.png)