[2025-09-17 01:30:55] START suite=qualcomm_srv trace=srv266_ap
CMD: ./bin/champsim -w 20000000 -i 100000000 /home/ho/itp_asplos25_AE/traces/qualcomm_srv/srv266_ap.champsimtrace.xz
[VMEM] WARNING: physical memory size is smaller than virtual memory size.

*** ChampSim Multicore Out-of-Order Simulator ***
Warmup Instructions: 20000000
Simulation Instructions: 100000000
Number of CPUs: 1
Page size: 4096

Off-chip DRAM Size: 16 GiB Channels: 1 Width: 64-bit Data Rate: 3205 MT/s
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
Heartbeat CPU 0 instructions: 10000002 cycles: 2632195 heartbeat IPC: 3.799 cumulative IPC: 3.799 (Simulation time: 00 hr 00 min 39 sec)
Heartbeat CPU 0 instructions: 20000004 cycles: 5077203 heartbeat IPC: 4.09 cumulative IPC: 3.939 (Simulation time: 00 hr 01 min 16 sec)
Warmup finished CPU 0 instructions: 20000004 cycles: 5077203 cumulative IPC: 3.939 (Simulation time: 00 hr 01 min 16 sec)
Warmup complete CPU 0 instructions: 20000004 cycles: 5077203 cumulative IPC: 3.939 (Simulation time: 00 hr 01 min 16 sec)
Heartbeat CPU 0 instructions: 30000007 cycles: 13749012 heartbeat IPC: 1.153 cumulative IPC: 1.153 (Simulation time: 00 hr 02 min 25 sec)
Heartbeat CPU 0 instructions: 40000011 cycles: 22487669 heartbeat IPC: 1.144 cumulative IPC: 1.149 (Simulation time: 00 hr 03 min 35 sec)
Heartbeat CPU 0 instructions: 50000015 cycles: 31049428 heartbeat IPC: 1.168 cumulative IPC: 1.155 (Simulation time: 00 hr 04 min 41 sec)
Heartbeat CPU 0 instructions: 60000015 cycles: 39762853 heartbeat IPC: 1.148 cumulative IPC: 1.153 (Simulation time: 00 hr 05 min 52 sec)
Heartbeat CPU 0 instructions: 70000018 cycles: 48422400 heartbeat IPC: 1.155 cumulative IPC: 1.154 (Simulation time: 00 hr 07 min 03 sec)
Heartbeat CPU 0 instructions: 80000018 cycles: 57294489 heartbeat IPC: 1.127 cumulative IPC: 1.149 (Simulation time: 00 hr 08 min 07 sec)
*** Reached end of trace: (0, "/home/ho/itp_asplos25_AE/traces/qualcomm_srv/srv266_ap.champsimtrace.xz")
Heartbeat CPU 0 instructions: 90000022 cycles: 65938288 heartbeat IPC: 1.157 cumulative IPC: 1.15 (Simulation time: 00 hr 09 min 08 sec)
Heartbeat CPU 0 instructions: 100000025 cycles: 74558468 heartbeat IPC: 1.16 cumulative IPC: 1.151 (Simulation time: 00 hr 10 min 14 sec)
Heartbeat CPU 0 instructions: 110000025 cycles: 83115420 heartbeat IPC: 1.169 cumulative IPC: 1.153 (Simulation time: 00 hr 11 min 22 sec)
Simulation finished CPU 0 instructions: 100000000 cycles: 86583955 cumulative IPC: 1.155 (Simulation time: 00 hr 12 min 30 sec)
Simulation complete CPU 0 instructions: 100000000 cycles: 86583955 cumulative IPC: 1.155 (Simulation time: 00 hr 12 min 30 sec)

ChampSim completed all CPUs

=== Simulation ===
CPU 0 runs /home/ho/itp_asplos25_AE/traces/qualcomm_srv/srv266_ap.champsimtrace.xz

Region of Interest Statistics

CPU 0 cumulative IPC: 1.155 instructions: 100000000 cycles: 86583955
CPU 0 Branch Prediction Accuracy: 92.22% MPKI: 14.09 Average ROB Occupancy at Mispredict: 27.77
Branch type MPKI
BRANCH_DIRECT_JUMP: 0.1289
BRANCH_INDIRECT: 0.3459
BRANCH_CONDITIONAL: 12.23
BRANCH_DIRECT_CALL: 0.4281
BRANCH_INDIRECT_CALL: 0.5022
BRANCH_RETURN: 0.45


====Backend Stall Breakdown====
ROB_STALL: 81398
LQ_STALL: 0
SQ_STALL: 372884


====ROB Stall Breakdown====

== Average ==
ADDR_TRANS: 75.25714
REPLAY_LOAD: 33.17353
NON_REPLAY_LOAD: 10.73262

== Total ==
ADDR_TRANS: 7902
REPLAY_LOAD: 11279
NON_REPLAY_LOAD: 62217

== Counts ==
ADDR_TRANS: 105
REPLAY_LOAD: 340
NON_REPLAY_LOAD: 5797

cpu0->cpu0_STLB TOTAL        ACCESS:    2077407 HIT:    2064985 MISS:      12422 MSHR_MERGE:          0
cpu0->cpu0_STLB LOAD         ACCESS:    2077407 HIT:    2064985 MISS:      12422 MSHR_MERGE:          0
cpu0->cpu0_STLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_STLB AVERAGE MISS LATENCY: 84.68 cycles
cpu0->cpu0_L2C TOTAL        ACCESS:    9606950 HIT:    8779724 MISS:     827226 MSHR_MERGE:          0
cpu0->cpu0_L2C LOAD         ACCESS:    7844530 HIT:    7124431 MISS:     720099 MSHR_MERGE:          0
cpu0->cpu0_L2C RFO          ACCESS:     593426 HIT:     507483 MISS:      85943 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L2C WRITE        ACCESS:    1148177 HIT:    1138195 MISS:       9982 MSHR_MERGE:          0
cpu0->cpu0_L2C TRANSLATION  ACCESS:      20817 HIT:       9615 MISS:      11202 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L2C AVERAGE MISS LATENCY: 32.81 cycles
cpu0->cpu0_L1I TOTAL        ACCESS:   15264487 HIT:    7736650 MISS:    7527837 MSHR_MERGE:    1806702
cpu0->cpu0_L1I LOAD         ACCESS:   15264487 HIT:    7736650 MISS:    7527837 MSHR_MERGE:    1806702
cpu0->cpu0_L1I RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L1I AVERAGE MISS LATENCY: 13.7 cycles
cpu0->cpu0_L1D TOTAL        ACCESS:   29794652 HIT:   25402546 MISS:    4392106 MSHR_MERGE:    1654466
cpu0->cpu0_L1D LOAD         ACCESS:   16622279 HIT:   14035026 MISS:    2587253 MSHR_MERGE:     463856
cpu0->cpu0_L1D RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1D PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1D WRITE        ACCESS:   13147222 HIT:   11363274 MISS:    1783948 MSHR_MERGE:    1190522
cpu0->cpu0_L1D TRANSLATION  ACCESS:      25151 HIT:       4246 MISS:      20905 MSHR_MERGE:         88
cpu0->cpu0_L1D PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L1D AVERAGE MISS LATENCY: 17.08 cycles
cpu0->cpu0_ITLB TOTAL        ACCESS:   12547086 HIT:   10442424 MISS:    2104662 MSHR_MERGE:    1051220
cpu0->cpu0_ITLB LOAD         ACCESS:   12547086 HIT:   10442424 MISS:    2104662 MSHR_MERGE:    1051220
cpu0->cpu0_ITLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_ITLB AVERAGE MISS LATENCY: 5.31 cycles
cpu0->cpu0_DTLB TOTAL        ACCESS:   28363525 HIT:   26986970 MISS:    1376555 MSHR_MERGE:     352590
cpu0->cpu0_DTLB LOAD         ACCESS:   28363525 HIT:   26986970 MISS:    1376555 MSHR_MERGE:     352590
cpu0->cpu0_DTLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_DTLB AVERAGE MISS LATENCY: 5.694 cycles
cpu0->LLC TOTAL        ACCESS:     958049 HIT:     932130 MISS:      25919 MSHR_MERGE:          0
cpu0->LLC LOAD         ACCESS:     720099 HIT:     701462 MISS:      18637 MSHR_MERGE:          0
cpu0->LLC RFO          ACCESS:      85943 HIT:      81538 MISS:       4405 MSHR_MERGE:          0
cpu0->LLC PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->LLC WRITE        ACCESS:     140805 HIT:     140678 MISS:        127 MSHR_MERGE:          0
cpu0->LLC TRANSLATION  ACCESS:      11202 HIT:       8452 MISS:       2750 MSHR_MERGE:          0
cpu0->LLC PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->LLC AVERAGE MISS LATENCY: 105.8 cycles

DRAM Statistics

Channel 0 RQ ROW_BUFFER_HIT:        647
  ROW_BUFFER_MISS:      25144
  AVG DBUS CONGESTED CYCLE: 3.208
Channel 0 WQ ROW_BUFFER_HIT:        107
  ROW_BUFFER_MISS:       1838
  FULL:          0
Channel 0 REFRESHES ISSUED:       7215

==== TLB→Cache/MEM Breakdown (ROI totals across all caches) ====

DTLB
  (case)                                L1I          L1D          L2C          LLC          MEM
  STLB hit → final level                  0       525668       571131        73256         2272
---------------------------------------------------------------
  STLB miss resolved @ L1D                0           39         1529         1374          222
  STLB miss resolved @ L2C                0         1650         2013         1570          144
  STLB miss resolved @ LLC                0          563         1275         3196          669
  STLB miss resolved @ MEM                0            2          581         2041         1188

ITLB
  (case)                                L1I          L1D          L2C          LLC          MEM
  STLB hit → final level             175492        57495      1440136       111104          212
---------------------------------------------------------------
  STLB miss resolved @ L1D                0            2         1227          356           42
  STLB miss resolved @ L2C                0         1050         5657         1299            3
  STLB miss resolved @ LLC                0          295         3123         1457           32
  STLB miss resolved @ MEM                0            0           70          160          104
[2025-09-17 01:43:25] END   suite=qualcomm_srv trace=srv266_ap (rc=0)
