# Reconfigurable-AES-IP
An AES IP design in SystemVerilog, ultilizing dual clocks and supporting reconfigurable SBox and timing.
