design,design_name,config,flow_status,total_runtime,routed_runtime,(Cell/mm^2)/Core_Util,DIEAREA_mm^2,CellPer_mm^2,OpenDP_Util,Final_Util,Peak_Memory_Usage_MB,synth_cell_count,tritonRoute_violations,Short_violations,MetSpc_violations,OffGrid_violations,MinHole_violations,Other_violations,Magic_violations,pin_antenna_violations,net_antenna_violations,lvs_total_errors,cvc_total_errors,klayout_violations,wire_length,vias,wns,pl_wns,optimized_wns,fastroute_wns,spef_wns,tns,pl_tns,optimized_tns,fastroute_tns,spef_tns,HPWL,routing_layer1_pct,routing_layer2_pct,routing_layer3_pct,routing_layer4_pct,routing_layer5_pct,routing_layer6_pct,wires_count,wire_bits,public_wires_count,public_wire_bits,memories_count,memory_bits,processes_count,cells_pre_abc,AND,DFF,NAND,NOR,OR,XOR,XNOR,MUX,inputs,outputs,level,DecapCells,WelltapCells,DiodeCells,FillCells,NonPhysCells,TotalCells,CoreArea_um^2,power_slowest_internal_uW,power_slowest_switching_uW,power_slowest_leakage_uW,power_typical_internal_uW,power_typical_switching_uW,power_typical_leakage_uW,power_fastest_internal_uW,power_fastest_switching_uW,power_fastest_leakage_uW,critical_path_ns,suggested_clock_period,suggested_clock_frequency,CLOCK_PERIOD,FP_ASPECT_RATIO,FP_CORE_UTIL,FP_PDN_HPITCH,FP_PDN_VPITCH,GRT_ADJUSTMENT,GRT_REPAIR_ANTENNAS,MAX_FANOUT_CONSTRAINT,PL_TARGET_DENSITY,RUN_HEURISTIC_DIODE_INSERTION,STD_CELL_LIBRARY,SYNTH_STRATEGY
/home/cass/projects/IC5-CASS-2024/openlane/vco_adc_wrapper,vco_adc_wrapper,24_11_14_13_32,flow completed,0h58m3s0ms,0h39m31s0ms,121677.77777777778,1.44,60838.88888888889,58.78,-1,8174.86,62508,0,0,0,0,0,0,-1,1196,607,0,-1,-1,3574846,591315,0.0,-1,-1,-1,0.0,0.0,-1,-1,-1,0.0,2223015489.0,0.0,65.92,64.22,37.04,42.85,-1,20333,37938,681,17878,0,0,0,37117,74,15,90,147,1159,356,112,16596,17207,17169,15,29622,20010,0,27631,87608,164871,1399932.6464000002,-1,-1,-1,0.0646,0.034,5.16e-07,-1,-1,-1,8.74,20.0,50.0,20,1,50,153.18,153.6,0.3,0,16,0.59,0,sky130_fd_sc_hd,DELAY 4
