# compile verilog/system verilog design source files
verilog xil_defaultlib  \
"../../../../z80_registerFile.srcs/sources_1/new/z80RegisterFile.v" \
"../../../../z80_registerFile.srcs/sim_1/new/testbench_RegisterFile.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
