
==========================================================================
global route report_tns
--------------------------------------------------------------------------
tns 0.00

==========================================================================
global route report_wns
--------------------------------------------------------------------------
wns 0.00

==========================================================================
global route report_worst_slack
--------------------------------------------------------------------------
worst slack 3.95

==========================================================================
global route report_clock_skew
--------------------------------------------------------------------------
Clock clk
   0.86 source latency core.CPU_src1_value_a3[7]$_DFF_P_/CLK ^
  -0.82 target latency core.CPU_Xreg_value_a4[12][23]$_SDFFE_PP0P_/CLK ^
   0.48 clock uncertainty
   0.00 CRPR
--------------
   0.52 setup skew


==========================================================================
global route report_checks -path_delay min
--------------------------------------------------------------------------
Startpoint: core.CPU_dmem_rd_data_a5[4]$_DFF_P_
            (rising edge-triggered flip-flop clocked by clk)
Endpoint: core.CPU_Xreg_value_a4[4][4]$_SDFFE_PP0P_
          (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
     1    0.24    0.00    0.00    0.00 ^ pll/CLK (avsdpll)
                                         CLK (net)
                  0.04    0.02    0.02 ^ clkbuf_0_CLK/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.34    0.35    0.34    0.36 ^ clkbuf_0_CLK/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_CLK (net)
                  0.35    0.01    0.37 ^ clkbuf_4_3_0_CLK/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.11    0.13    0.28    0.65 ^ clkbuf_4_3_0_CLK/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_4_3_0_CLK (net)
                  0.13    0.00    0.65 ^ clkbuf_leaf_9_CLK/A (sky130_fd_sc_hd__clkbuf_16)
    13    0.05    0.07    0.18    0.83 ^ clkbuf_leaf_9_CLK/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_leaf_9_CLK (net)
                  0.07    0.00    0.83 ^ core.CPU_dmem_rd_data_a5[4]$_DFF_P_/CLK (sky130_fd_sc_hd__dfxtp_2)
     1    0.03    0.08    0.36    1.20 v core.CPU_dmem_rd_data_a5[4]$_DFF_P_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         core.CPU_dmem_rd_data_a5[4] (net)
                  0.08    0.00    1.20 v _08589_/A (sky130_fd_sc_hd__nand2_2)
     1    0.02    0.11    0.12    1.32 ^ _08589_/Y (sky130_fd_sc_hd__nand2_2)
                                         _03191_ (net)
                  0.11    0.00    1.32 ^ _08590_/B (sky130_fd_sc_hd__nand2_8)
    15    0.08    0.11    0.12    1.44 v _08590_/Y (sky130_fd_sc_hd__nand2_8)
                                         _03192_ (net)
                  0.11    0.01    1.45 v _09514_/A (sky130_fd_sc_hd__nand2_1)
     1    0.00    0.05    0.08    1.53 ^ _09514_/Y (sky130_fd_sc_hd__nand2_1)
                                         _03827_ (net)
                  0.05    0.00    1.53 ^ _09516_/A1 (sky130_fd_sc_hd__a21oi_1)
     1    0.00    0.04    0.05    1.58 v _09516_/Y (sky130_fd_sc_hd__a21oi_1)
                                         _00858_ (net)
                  0.04    0.00    1.58 v core.CPU_Xreg_value_a4[4][4]$_SDFFE_PP0P_/D (sky130_fd_sc_hd__dfxtp_1)
                                  1.58   data arrival time

                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
     1    0.24    0.00    0.00    0.00 ^ pll/CLK (avsdpll)
                                         CLK (net)
                  0.04    0.02    0.02 ^ clkbuf_0_CLK/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.34    0.35    0.34    0.36 ^ clkbuf_0_CLK/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_CLK (net)
                  0.35    0.01    0.37 ^ clkbuf_4_8_0_CLK/A (sky130_fd_sc_hd__clkbuf_16)
     9    0.13    0.14    0.29    0.66 ^ clkbuf_4_8_0_CLK/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_4_8_0_CLK (net)
                  0.14    0.00    0.66 ^ clkbuf_leaf_101_CLK/A (sky130_fd_sc_hd__clkbuf_16)
    12    0.04    0.06    0.18    0.84 ^ clkbuf_leaf_101_CLK/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_leaf_101_CLK (net)
                  0.06    0.00    0.84 ^ core.CPU_Xreg_value_a4[4][4]$_SDFFE_PP0P_/CLK (sky130_fd_sc_hd__dfxtp_1)
                          0.76    1.61   clock uncertainty
                          0.00    1.61   clock reconvergence pessimism
                         -0.05    1.56   library hold time
                                  1.56   data required time
-----------------------------------------------------------------------------
                                  1.56   data required time
                                 -1.58   data arrival time
-----------------------------------------------------------------------------
                                  0.02   slack (MET)



==========================================================================
global route report_checks -path_delay max
--------------------------------------------------------------------------
Startpoint: core.CPU_valid_load_a5$_DFF_P_
            (rising edge-triggered flip-flop clocked by clk)
Endpoint: core.CPU_Xreg_value_a4[14][21]$_SDFFE_PP0P_
          (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
     1    0.24    0.00    0.00    0.00 ^ pll/CLK (avsdpll)
                                         CLK (net)
                  0.04    0.02    0.02 ^ clkbuf_0_CLK/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.34    0.35    0.34    0.36 ^ clkbuf_0_CLK/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_CLK (net)
                  0.35    0.01    0.37 ^ clkbuf_4_13_0_CLK/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.12    0.13    0.29    0.66 ^ clkbuf_4_13_0_CLK/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_4_13_0_CLK (net)
                  0.13    0.00    0.66 ^ clkbuf_leaf_59_CLK/A (sky130_fd_sc_hd__clkbuf_16)
    13    0.05    0.06    0.18    0.84 ^ clkbuf_leaf_59_CLK/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_leaf_59_CLK (net)
                  0.06    0.00    0.84 ^ core.CPU_valid_load_a5$_DFF_P_/CLK (sky130_fd_sc_hd__dfxtp_1)
     2    0.02    0.18    0.41    1.25 ^ core.CPU_valid_load_a5$_DFF_P_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         core.CPU_valid_load_a5 (net)
                  0.18    0.00    1.25 ^ _05805_/D (sky130_fd_sc_hd__or4_4)
    48    0.48    1.36    1.05    2.30 ^ _05805_/X (sky130_fd_sc_hd__or4_4)
                                         _01035_ (net)
                  1.37    0.07    2.37 ^ _05806_/A (sky130_fd_sc_hd__clkinv_16)
    48    0.46    0.57    0.56    2.93 v _05806_/Y (sky130_fd_sc_hd__clkinv_16)
                                         _01036_ (net)
                  0.58    0.06    2.99 v _07859_/C (sky130_fd_sc_hd__nor3_1)
     1    0.01    0.33    0.43    3.42 ^ _07859_/Y (sky130_fd_sc_hd__nor3_1)
                                         _02490_ (net)
                  0.33    0.00    3.42 ^ _07860_/B1 (sky130_fd_sc_hd__a21oi_2)
     3    0.02    0.15    0.13    3.55 v _07860_/Y (sky130_fd_sc_hd__a21oi_2)
                                         _02491_ (net)
                  0.15    0.00    3.55 v _07956_/B (sky130_fd_sc_hd__nor3_4)
     4    0.08    0.79    0.69    4.23 ^ _07956_/Y (sky130_fd_sc_hd__nor3_4)
                                         _02586_ (net)
                  0.79    0.00    4.24 ^ _08969_/A (sky130_fd_sc_hd__nand2_8)
    49    0.30    0.47    0.52    4.75 v _08969_/Y (sky130_fd_sc_hd__nand2_8)
                                         _03467_ (net)
                  0.47    0.01    4.77 v _09006_/B (sky130_fd_sc_hd__nor2_1)
     1    0.01    0.19    0.28    5.04 ^ _09006_/Y (sky130_fd_sc_hd__nor2_1)
                                         _03492_ (net)
                  0.19    0.00    5.04 ^ _09007_/B1 (sky130_fd_sc_hd__a22oi_1)
     1    0.01    0.16    0.11    5.16 v _09007_/Y (sky130_fd_sc_hd__a22oi_1)
                                         _03493_ (net)
                  0.16    0.00    5.16 v _09008_/B (sky130_fd_sc_hd__nor2_1)
     1    0.00    0.11    0.14    5.30 ^ _09008_/Y (sky130_fd_sc_hd__nor2_1)
                                         _00685_ (net)
                  0.11    0.00    5.30 ^ hold1586/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.01    0.08    0.58    5.88 ^ hold1586/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                         net1700 (net)
                  0.08    0.00    5.88 ^ core.CPU_Xreg_value_a4[14][21]$_SDFFE_PP0P_/D (sky130_fd_sc_hd__dfxtp_1)
                                  5.88   data arrival time

                          9.55    9.55   clock clk (rise edge)
                          0.00    9.55   clock source latency
     1    0.24    0.00    0.00    9.55 ^ pll/CLK (avsdpll)
                                         CLK (net)
                  0.04    0.02    9.57 ^ clkbuf_0_CLK/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.34    0.35    0.34    9.91 ^ clkbuf_0_CLK/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_CLK (net)
                  0.35    0.01    9.92 ^ clkbuf_4_12_0_CLK/A (sky130_fd_sc_hd__clkbuf_16)
     6    0.11    0.12    0.28   10.20 ^ clkbuf_4_12_0_CLK/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_4_12_0_CLK (net)
                  0.12    0.00   10.20 ^ clkbuf_leaf_58_CLK/A (sky130_fd_sc_hd__clkbuf_16)
     9    0.04    0.06    0.17   10.37 ^ clkbuf_leaf_58_CLK/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_leaf_58_CLK (net)
                  0.06    0.00   10.37 ^ core.CPU_Xreg_value_a4[14][21]$_SDFFE_PP0P_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.48    9.89   clock uncertainty
                          0.00    9.89   clock reconvergence pessimism
                         -0.06    9.83   library setup time
                                  9.83   data required time
-----------------------------------------------------------------------------
                                  9.83   data required time
                                 -5.88   data arrival time
-----------------------------------------------------------------------------
                                  3.95   slack (MET)



==========================================================================
global route report_checks -unconstrained
--------------------------------------------------------------------------
Startpoint: core.CPU_valid_load_a5$_DFF_P_
            (rising edge-triggered flip-flop clocked by clk)
Endpoint: core.CPU_Xreg_value_a4[14][21]$_SDFFE_PP0P_
          (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
     1    0.24    0.00    0.00    0.00 ^ pll/CLK (avsdpll)
                                         CLK (net)
                  0.04    0.02    0.02 ^ clkbuf_0_CLK/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.34    0.35    0.34    0.36 ^ clkbuf_0_CLK/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_CLK (net)
                  0.35    0.01    0.37 ^ clkbuf_4_13_0_CLK/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.12    0.13    0.29    0.66 ^ clkbuf_4_13_0_CLK/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_4_13_0_CLK (net)
                  0.13    0.00    0.66 ^ clkbuf_leaf_59_CLK/A (sky130_fd_sc_hd__clkbuf_16)
    13    0.05    0.06    0.18    0.84 ^ clkbuf_leaf_59_CLK/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_leaf_59_CLK (net)
                  0.06    0.00    0.84 ^ core.CPU_valid_load_a5$_DFF_P_/CLK (sky130_fd_sc_hd__dfxtp_1)
     2    0.02    0.18    0.41    1.25 ^ core.CPU_valid_load_a5$_DFF_P_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         core.CPU_valid_load_a5 (net)
                  0.18    0.00    1.25 ^ _05805_/D (sky130_fd_sc_hd__or4_4)
    48    0.48    1.36    1.05    2.30 ^ _05805_/X (sky130_fd_sc_hd__or4_4)
                                         _01035_ (net)
                  1.37    0.07    2.37 ^ _05806_/A (sky130_fd_sc_hd__clkinv_16)
    48    0.46    0.57    0.56    2.93 v _05806_/Y (sky130_fd_sc_hd__clkinv_16)
                                         _01036_ (net)
                  0.58    0.06    2.99 v _07859_/C (sky130_fd_sc_hd__nor3_1)
     1    0.01    0.33    0.43    3.42 ^ _07859_/Y (sky130_fd_sc_hd__nor3_1)
                                         _02490_ (net)
                  0.33    0.00    3.42 ^ _07860_/B1 (sky130_fd_sc_hd__a21oi_2)
     3    0.02    0.15    0.13    3.55 v _07860_/Y (sky130_fd_sc_hd__a21oi_2)
                                         _02491_ (net)
                  0.15    0.00    3.55 v _07956_/B (sky130_fd_sc_hd__nor3_4)
     4    0.08    0.79    0.69    4.23 ^ _07956_/Y (sky130_fd_sc_hd__nor3_4)
                                         _02586_ (net)
                  0.79    0.00    4.24 ^ _08969_/A (sky130_fd_sc_hd__nand2_8)
    49    0.30    0.47    0.52    4.75 v _08969_/Y (sky130_fd_sc_hd__nand2_8)
                                         _03467_ (net)
                  0.47    0.01    4.77 v _09006_/B (sky130_fd_sc_hd__nor2_1)
     1    0.01    0.19    0.28    5.04 ^ _09006_/Y (sky130_fd_sc_hd__nor2_1)
                                         _03492_ (net)
                  0.19    0.00    5.04 ^ _09007_/B1 (sky130_fd_sc_hd__a22oi_1)
     1    0.01    0.16    0.11    5.16 v _09007_/Y (sky130_fd_sc_hd__a22oi_1)
                                         _03493_ (net)
                  0.16    0.00    5.16 v _09008_/B (sky130_fd_sc_hd__nor2_1)
     1    0.00    0.11    0.14    5.30 ^ _09008_/Y (sky130_fd_sc_hd__nor2_1)
                                         _00685_ (net)
                  0.11    0.00    5.30 ^ hold1586/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.01    0.08    0.58    5.88 ^ hold1586/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                         net1700 (net)
                  0.08    0.00    5.88 ^ core.CPU_Xreg_value_a4[14][21]$_SDFFE_PP0P_/D (sky130_fd_sc_hd__dfxtp_1)
                                  5.88   data arrival time

                          9.55    9.55   clock clk (rise edge)
                          0.00    9.55   clock source latency
     1    0.24    0.00    0.00    9.55 ^ pll/CLK (avsdpll)
                                         CLK (net)
                  0.04    0.02    9.57 ^ clkbuf_0_CLK/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.34    0.35    0.34    9.91 ^ clkbuf_0_CLK/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_CLK (net)
                  0.35    0.01    9.92 ^ clkbuf_4_12_0_CLK/A (sky130_fd_sc_hd__clkbuf_16)
     6    0.11    0.12    0.28   10.20 ^ clkbuf_4_12_0_CLK/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_4_12_0_CLK (net)
                  0.12    0.00   10.20 ^ clkbuf_leaf_58_CLK/A (sky130_fd_sc_hd__clkbuf_16)
     9    0.04    0.06    0.17   10.37 ^ clkbuf_leaf_58_CLK/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_leaf_58_CLK (net)
                  0.06    0.00   10.37 ^ core.CPU_Xreg_value_a4[14][21]$_SDFFE_PP0P_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.48    9.89   clock uncertainty
                          0.00    9.89   clock reconvergence pessimism
                         -0.06    9.83   library setup time
                                  9.83   data required time
-----------------------------------------------------------------------------
                                  9.83   data required time
                                 -5.88   data arrival time
-----------------------------------------------------------------------------
                                  3.95   slack (MET)



==========================================================================
global route report_check_types -max_slew -max_cap -max_fanout -violators
--------------------------------------------------------------------------

==========================================================================
global route max_slew_check_slack
--------------------------------------------------------------------------
0.1314147710800171

==========================================================================
global route max_slew_check_limit
--------------------------------------------------------------------------
1.5

==========================================================================
global route max_slew_check_slack_limit
--------------------------------------------------------------------------
0.0876

==========================================================================
global route max_fanout_check_slack
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
global route max_fanout_check_limit
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
global route max_capacitance_check_slack
--------------------------------------------------------------------------
0.015580258332192898

==========================================================================
global route max_capacitance_check_limit
--------------------------------------------------------------------------
0.021067000925540924

==========================================================================
global route max_capacitance_check_slack_limit
--------------------------------------------------------------------------
0.7396

==========================================================================
global route max_slew_violation_count
--------------------------------------------------------------------------
max slew violation count 0

==========================================================================
global route max_fanout_violation_count
--------------------------------------------------------------------------
max fanout violation count 0

==========================================================================
global route max_cap_violation_count
--------------------------------------------------------------------------
max cap violation count 0

==========================================================================
global route setup_violation_count
--------------------------------------------------------------------------
setup violation count 0

==========================================================================
global route hold_violation_count
--------------------------------------------------------------------------
hold violation count 0

==========================================================================
global route report_checks -path_delay max reg to reg
--------------------------------------------------------------------------
Startpoint: core.CPU_valid_load_a5$_DFF_P_
            (rising edge-triggered flip-flop clocked by clk)
Endpoint: core.CPU_Xreg_value_a4[14][21]$_SDFFE_PP0P_
          (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk (rise edge)
   0.00    0.00   clock source latency
   0.00    0.00 ^ pll/CLK (avsdpll)
   0.36    0.36 ^ clkbuf_0_CLK/X (sky130_fd_sc_hd__clkbuf_16)
   0.30    0.66 ^ clkbuf_4_13_0_CLK/X (sky130_fd_sc_hd__clkbuf_16)
   0.18    0.84 ^ clkbuf_leaf_59_CLK/X (sky130_fd_sc_hd__clkbuf_16)
   0.00    0.84 ^ core.CPU_valid_load_a5$_DFF_P_/CLK (sky130_fd_sc_hd__dfxtp_1)
   0.41    1.25 ^ core.CPU_valid_load_a5$_DFF_P_/Q (sky130_fd_sc_hd__dfxtp_1)
   1.05    2.30 ^ _05805_/X (sky130_fd_sc_hd__or4_4)
   0.63    2.93 v _05806_/Y (sky130_fd_sc_hd__clkinv_16)
   0.49    3.42 ^ _07859_/Y (sky130_fd_sc_hd__nor3_1)
   0.13    3.55 v _07860_/Y (sky130_fd_sc_hd__a21oi_2)
   0.69    4.23 ^ _07956_/Y (sky130_fd_sc_hd__nor3_4)
   0.52    4.75 v _08969_/Y (sky130_fd_sc_hd__nand2_8)
   0.29    5.04 ^ _09006_/Y (sky130_fd_sc_hd__nor2_1)
   0.11    5.16 v _09007_/Y (sky130_fd_sc_hd__a22oi_1)
   0.14    5.30 ^ _09008_/Y (sky130_fd_sc_hd__nor2_1)
   0.58    5.88 ^ hold1586/X (sky130_fd_sc_hd__dlygate4sd3_1)
   0.00    5.88 ^ core.CPU_Xreg_value_a4[14][21]$_SDFFE_PP0P_/D (sky130_fd_sc_hd__dfxtp_1)
           5.88   data arrival time

   9.55    9.55   clock clk (rise edge)
   0.00    9.55   clock source latency
   0.00    9.55 ^ pll/CLK (avsdpll)
   0.36    9.91 ^ clkbuf_0_CLK/X (sky130_fd_sc_hd__clkbuf_16)
   0.29   10.20 ^ clkbuf_4_12_0_CLK/X (sky130_fd_sc_hd__clkbuf_16)
   0.17   10.37 ^ clkbuf_leaf_58_CLK/X (sky130_fd_sc_hd__clkbuf_16)
   0.00   10.37 ^ core.CPU_Xreg_value_a4[14][21]$_SDFFE_PP0P_/CLK (sky130_fd_sc_hd__dfxtp_1)
  -0.48    9.89   clock uncertainty
   0.00    9.89   clock reconvergence pessimism
  -0.06    9.83   library setup time
           9.83   data required time
---------------------------------------------------------
           9.83   data required time
          -5.88   data arrival time
---------------------------------------------------------
           3.95   slack (MET)



==========================================================================
global route report_checks -path_delay min reg to reg
--------------------------------------------------------------------------
Startpoint: core.CPU_dmem_rd_data_a5[4]$_DFF_P_
            (rising edge-triggered flip-flop clocked by clk)
Endpoint: core.CPU_Xreg_value_a4[4][4]$_SDFFE_PP0P_
          (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk (rise edge)
   0.00    0.00   clock source latency
   0.00    0.00 ^ pll/CLK (avsdpll)
   0.36    0.36 ^ clkbuf_0_CLK/X (sky130_fd_sc_hd__clkbuf_16)
   0.29    0.65 ^ clkbuf_4_3_0_CLK/X (sky130_fd_sc_hd__clkbuf_16)
   0.18    0.83 ^ clkbuf_leaf_9_CLK/X (sky130_fd_sc_hd__clkbuf_16)
   0.00    0.83 ^ core.CPU_dmem_rd_data_a5[4]$_DFF_P_/CLK (sky130_fd_sc_hd__dfxtp_2)
   0.36    1.20 v core.CPU_dmem_rd_data_a5[4]$_DFF_P_/Q (sky130_fd_sc_hd__dfxtp_2)
   0.12    1.32 ^ _08589_/Y (sky130_fd_sc_hd__nand2_2)
   0.12    1.44 v _08590_/Y (sky130_fd_sc_hd__nand2_8)
   0.09    1.53 ^ _09514_/Y (sky130_fd_sc_hd__nand2_1)
   0.05    1.58 v _09516_/Y (sky130_fd_sc_hd__a21oi_1)
   0.00    1.58 v core.CPU_Xreg_value_a4[4][4]$_SDFFE_PP0P_/D (sky130_fd_sc_hd__dfxtp_1)
           1.58   data arrival time

   0.00    0.00   clock clk (rise edge)
   0.00    0.00   clock source latency
   0.00    0.00 ^ pll/CLK (avsdpll)
   0.36    0.36 ^ clkbuf_0_CLK/X (sky130_fd_sc_hd__clkbuf_16)
   0.30    0.66 ^ clkbuf_4_8_0_CLK/X (sky130_fd_sc_hd__clkbuf_16)
   0.18    0.84 ^ clkbuf_leaf_101_CLK/X (sky130_fd_sc_hd__clkbuf_16)
   0.00    0.84 ^ core.CPU_Xreg_value_a4[4][4]$_SDFFE_PP0P_/CLK (sky130_fd_sc_hd__dfxtp_1)
   0.76    1.61   clock uncertainty
   0.00    1.61   clock reconvergence pessimism
  -0.05    1.56   library hold time
           1.56   data required time
---------------------------------------------------------
           1.56   data required time
          -1.58   data arrival time
---------------------------------------------------------
           0.02   slack (MET)



==========================================================================
global route critical path target clock latency max path
--------------------------------------------------------------------------
0

==========================================================================
global route critical path target clock latency min path
--------------------------------------------------------------------------
0

==========================================================================
global route critical path source clock latency min path
--------------------------------------------------------------------------
0

==========================================================================
global route critical path delay
--------------------------------------------------------------------------
5.8813

==========================================================================
global route critical path slack
--------------------------------------------------------------------------
3.9520

==========================================================================
global route slack div critical path delay
--------------------------------------------------------------------------
67.196028

==========================================================================
global route report_power
--------------------------------------------------------------------------
Group                  Internal  Switching    Leakage      Total
                          Power      Power      Power      Power (Watts)
----------------------------------------------------------------
Sequential             5.84e-03   1.05e-03   1.04e-08   6.89e-03  37.1%
Combinational          1.98e-03   4.11e-03   2.21e-08   6.08e-03  32.7%
Clock                  3.03e-03   2.58e-03   2.17e-09   5.61e-03  30.2%
Macro                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Pad                    0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
----------------------------------------------------------------
Total                  1.08e-02   7.73e-03   3.46e-08   1.86e-02 100.0%
                          58.4%      41.6%       0.0%
