I 000055 55 1063          1497272646542 GRegister_Arch
(_unit VHDL (gregister 0 8(gregister_arch 0 18))
	(_version vd0)
	(_time 1497272646543 2017.06.12 15:04:06)
	(_source (\./../../../src/gregister.vhd\))
	(_parameters tan)
	(_code 39373c3d326e682f3f3820626b3e3d3f3c3e3b3f3e)
	(_ent
		(_time 1497272646527)
	)
	(_object
		(_gen (_int size -1 0 9 \8\ (_ent gms((i 8)))))
		(_port (_int clock -2 0 11(_ent(_in)(_event))))
		(_port (_int reset -2 0 12(_ent(_in)(_event))))
		(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~12 0 13(_array -2 ((_dto c 1 i 0)))))
		(_port (_int data 0 0 13(_ent(_in))))
		(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~122 0 14(_array -2 ((_dto c 2 i 0)))))
		(_port (_int value 1 0 14(_ent(_out))))
		(_prcs
			(assignment(_arch 0 0 20(_prcs (_trgt(3))(_sens(0)(1)(2))(_dssslsensitivity 2))))
		)
		(_type (_ext ~extstd.standard.POSITIVE (0 POSITIVE)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (1 STD_ULOGIC)))
		(_type (_ext ~extstd.standard.INTEGER (0 INTEGER)))
	)
	(_use (std(standard))(ieee(std_logic_1164)))
	(_model . GRegister_Arch 3 -1)
)
I 000055 55 797           1497272708558 FullAdder_Arch
(_unit VHDL (fulladder 0 4(fulladder_arch 0 14))
	(_version vd0)
	(_time 1497272708559 2017.06.12 15:05:08)
	(_source (\./../../../src/fulladder.vhd\))
	(_parameters tan)
	(_code 78797a78752f7f6e2a7f69222d7e7c7e7d7f7a7e7e)
	(_ent
		(_time 1497272646463)
	)
	(_object
		(_port (_int inB -1 0 6(_ent(_in))))
		(_port (_int inA -1 0 7(_ent(_in))))
		(_port (_int carryIn -1 0 8(_ent(_in))))
		(_port (_int carryOut -1 0 9(_ent(_out))))
		(_port (_int sum -1 0 10(_ent(_out))))
		(_prcs
			(line__16(_arch 0 0 16(_assignment (_trgt(4))(_sens(0)(1)(2)))))
			(line__17(_arch 1 0 17(_assignment (_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (0 STD_ULOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard)))
	(_model . FullAdder_Arch 2 -1)
)
I 000055 55 1063          1497272708667 GRegister_Arch
(_unit VHDL (gregister 0 8(gregister_arch 0 18))
	(_version vd0)
	(_time 1497272708668 2017.06.12 15:05:08)
	(_source (\./../../../src/gregister.vhd\))
	(_parameters tan)
	(_code e6e7e5b4e2b1b7f0e0e7ffbdb4e1e2e0e3e1e4e0e1)
	(_ent
		(_time 1497272646526)
	)
	(_object
		(_gen (_int size -1 0 9 \8\ (_ent gms((i 8)))))
		(_port (_int clock -2 0 11(_ent(_in)(_event))))
		(_port (_int reset -2 0 12(_ent(_in)(_event))))
		(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~12 0 13(_array -2 ((_dto c 1 i 0)))))
		(_port (_int data 0 0 13(_ent(_in))))
		(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~122 0 14(_array -2 ((_dto c 2 i 0)))))
		(_port (_int value 1 0 14(_ent(_out))))
		(_prcs
			(assignment(_arch 0 0 20(_prcs (_trgt(3))(_sens(0)(1)(2))(_dssslsensitivity 2))))
		)
		(_type (_ext ~extstd.standard.POSITIVE (0 POSITIVE)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (1 STD_ULOGIC)))
		(_type (_ext ~extstd.standard.INTEGER (0 INTEGER)))
	)
	(_use (std(standard))(ieee(std_logic_1164)))
	(_model . GRegister_Arch 3 -1)
)
I 000055 55 797           1497272739370 FullAdder_Arch
(_unit VHDL (fulladder 0 4(fulladder_arch 0 14))
	(_version vd0)
	(_time 1497272739371 2017.06.12 15:05:39)
	(_source (\./../../../src/fulladder.vhd\))
	(_parameters tan)
	(_code d5868086d582d2c387d2c48f80d3d1d3d0d2d7d3d3)
	(_ent
		(_time 1497272646463)
	)
	(_object
		(_port (_int inB -1 0 6(_ent(_in))))
		(_port (_int inA -1 0 7(_ent(_in))))
		(_port (_int carryIn -1 0 8(_ent(_in))))
		(_port (_int carryOut -1 0 9(_ent(_out))))
		(_port (_int sum -1 0 10(_ent(_out))))
		(_prcs
			(line__16(_arch 0 0 16(_assignment (_trgt(4))(_sens(0)(1)(2)))))
			(line__17(_arch 1 0 17(_assignment (_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (0 STD_ULOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard)))
	(_model . FullAdder_Arch 2 -1)
)
I 000055 55 1063          1497272739435 GRegister_Arch
(_unit VHDL (gregister 0 8(gregister_arch 0 18))
	(_version vd0)
	(_time 1497272739436 2017.06.12 15:05:39)
	(_source (\./../../../src/gregister.vhd\))
	(_parameters tan)
	(_code 134040151244420515120a48411417151614111514)
	(_ent
		(_time 1497272646526)
	)
	(_object
		(_gen (_int size -1 0 9 \8\ (_ent gms((i 8)))))
		(_port (_int clock -2 0 11(_ent(_in)(_event))))
		(_port (_int reset -2 0 12(_ent(_in)(_event))))
		(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~12 0 13(_array -2 ((_dto c 1 i 0)))))
		(_port (_int data 0 0 13(_ent(_in))))
		(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~122 0 14(_array -2 ((_dto c 2 i 0)))))
		(_port (_int value 1 0 14(_ent(_out))))
		(_prcs
			(assignment(_arch 0 0 20(_prcs (_trgt(3))(_sens(0)(1)(2))(_dssslsensitivity 2))))
		)
		(_type (_ext ~extstd.standard.POSITIVE (0 POSITIVE)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (1 STD_ULOGIC)))
		(_type (_ext ~extstd.standard.INTEGER (0 INTEGER)))
	)
	(_use (std(standard))(ieee(std_logic_1164)))
	(_model . GRegister_Arch 3 -1)
)
I 000053 55 3031          1497272777730 Counter_Arch
(_unit VHDL (counter 0 4(counter_arch 0 14))
	(_version vd0)
	(_time 1497272777731 2017.06.12 15:06:17)
	(_source (\./../../../src/counter.vhd\))
	(_parameters tan)
	(_code aca2adfba9fafdbafda9b8f6f8abaeaaafaafaaba9)
	(_ent
		(_time 1497272646401)
	)
	(_comp
		(RippleCarryAdder
			(_object
				(_gen (_int size -1 0 16(_ent((i 8)))))
				(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~13 0 18(_array -2 ((_dto c 1 i 0)))))
				(_port (_int inA 3 0 18(_ent (_in))))
				(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~132 0 19(_array -2 ((_dto c 2 i 0)))))
				(_port (_int inB 4 0 19(_ent (_in))))
				(_port (_int carryIn -2 0 20(_ent (_in))))
				(_port (_int carryOut -2 0 21(_ent (_out))))
				(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~134 0 22(_array -2 ((_dto c 3 i 0)))))
				(_port (_int sum 5 0 22(_ent (_out))))
			)
		)
		(GRegister
			(_object
				(_gen (_int size -1 0 27(_ent((i 8)))))
				(_port (_int clock -2 0 29(_ent (_in))))
				(_port (_int reset -2 0 30(_ent (_in))))
				(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~136 0 31(_array -2 ((_dto c 4 i 0)))))
				(_port (_int data 3 0 31(_ent (_in))))
				(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~138 0 32(_array -2 ((_dto c 5 i 0)))))
				(_port (_int value 4 0 32(_ent (_out))))
			)
		)
	)
	(_inst rcaInstance 0 45(_comp RippleCarryAdder)
		(_gen
			((size)(_code 6))
		)
		(_port
			((inA)(inA))
			((inB)(loopback))
			((carryIn)((i 2)))
			((carryOut)(_open))
			((sum)(data))
		)
		(_use (_ent . RippleCarryAdder)
			(_gen
				((size)(_code 7))
			)
			(_port
				((inA)(inA))
				((inB)(inB))
				((carryIn)(carryIn))
				((carryOut)(carryOut))
				((sum)(sum))
			)
		)
	)
	(_inst registerInstance 0 55(_comp GRegister)
		(_gen
			((size)(_code 8))
		)
		(_port
			((clock)(clock))
			((reset)(reset))
			((data)(data))
			((value)(loopback))
		)
		(_use (_ent . GRegister)
			(_gen
				((size)(_code 9))
			)
			(_port
				((clock)(clock))
				((reset)(reset))
				((data)(data))
				((value)(value))
			)
		)
	)
	(_object
		(_gen (_int size -1 0 5 \8\ (_ent gms((i 8)))))
		(_port (_int clock -2 0 7(_ent(_in))))
		(_port (_int reset -2 0 8(_ent(_in))))
		(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~12 0 9(_array -2 ((_dto c 10 i 0)))))
		(_port (_int inA 0 0 9(_ent(_in))))
		(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~122 0 10(_array -2 ((_dto c 11 i 0)))))
		(_port (_int value 1 0 10(_ent(_out))))
		(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~1310 0 37(_array -2 ((_dto c 12 i 0)))))
		(_sig (_int data 2 0 37(_arch(_uni))))
		(_sig (_int loopback 2 0 41(_arch(_uni))))
		(_prcs
			(line__65(_arch 0 0 65(_assignment (_trgt(3))(_sens(5)))))
		)
		(_type (_ext ~extstd.standard.POSITIVE (0 POSITIVE)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (1 STD_ULOGIC)))
		(_type (_ext ~extstd.standard.INTEGER (0 INTEGER)))
	)
	(_use (std(standard))(ieee(std_logic_1164)))
	(_model . Counter_Arch 13 -1)
)
I 000055 55 1063          1497272787683 GRegister_Arch
(_unit VHDL (gregister 0 8(gregister_arch 0 18))
	(_version vd0)
	(_time 1497272787684 2017.06.12 15:06:27)
	(_source (\./../../../src/gregister.vhd\))
	(_parameters tan)
	(_code 8dda8382dbdadc9b8b8c94d6df8a898b888a8f8b8a)
	(_ent
		(_time 1497272646526)
	)
	(_object
		(_gen (_int size -1 0 9 \8\ (_ent gms((i 8)))))
		(_port (_int clock -2 0 11(_ent(_in)(_event))))
		(_port (_int reset -2 0 12(_ent(_in)(_event))))
		(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~12 0 13(_array -2 ((_dto c 1 i 0)))))
		(_port (_int data 0 0 13(_ent(_in))))
		(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~122 0 14(_array -2 ((_dto c 2 i 0)))))
		(_port (_int value 1 0 14(_ent(_out))))
		(_prcs
			(assignment(_arch 0 0 20(_prcs (_trgt(3))(_sens(0)(1)(2))(_dssslsensitivity 2))))
		)
		(_type (_ext ~extstd.standard.POSITIVE (0 POSITIVE)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (1 STD_ULOGIC)))
		(_type (_ext ~extstd.standard.INTEGER (0 INTEGER)))
	)
	(_use (std(standard))(ieee(std_logic_1164)))
	(_model . GRegister_Arch 3 -1)
)
I 000055 55 1063          1497272799482 GRegister_Arch
(_unit VHDL (gregister 0 8(gregister_arch 0 18))
	(_version vd0)
	(_time 1497272799483 2017.06.12 15:06:39)
	(_source (\./../../../src/gregister.vhd\))
	(_parameters tan)
	(_code a2f0a2f4a2f5f3b4a4a3bbf9f0a5a6a4a7a5a0a4a5)
	(_ent
		(_time 1497272646526)
	)
	(_object
		(_gen (_int size -1 0 9 \8\ (_ent gms((i 8)))))
		(_port (_int clock -2 0 11(_ent(_in)(_event))))
		(_port (_int reset -2 0 12(_ent(_in)(_event))))
		(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~12 0 13(_array -2 ((_dto c 1 i 0)))))
		(_port (_int data 0 0 13(_ent(_in))))
		(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~122 0 14(_array -2 ((_dto c 2 i 0)))))
		(_port (_int value 1 0 14(_ent(_out))))
		(_prcs
			(assignment(_arch 0 0 20(_prcs (_trgt(3))(_sens(0)(1)(2))(_dssslsensitivity 2))))
		)
		(_type (_ext ~extstd.standard.POSITIVE (0 POSITIVE)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (1 STD_ULOGIC)))
		(_type (_ext ~extstd.standard.INTEGER (0 INTEGER)))
	)
	(_use (std(standard))(ieee(std_logic_1164)))
	(_model . GRegister_Arch 3 -1)
)
I 000062 55 3109          1497272847838 RippleCarryAdder_Arch
(_unit VHDL (ripplecarryadder 0 4(ripplecarryadder_arch 0 15))
	(_version vd0)
	(_time 1497272847839 2017.06.12 15:07:27)
	(_source (\./../../../src/ripplecarryadder.vhd\))
	(_parameters tan)
	(_code 89878f8789dfdd9e8d8bcad3dd8f8a8f888e8b8e8b)
	(_ent
		(_time 1497272646714)
	)
	(_comp
		(FullAdder
			(_object
				(_port (_int inA -2 0 19(_ent (_in))))
				(_port (_int inB -2 0 20(_ent (_in))))
				(_port (_int carryIn -2 0 21(_ent (_in))))
				(_port (_int carryOut -2 0 22(_ent (_out))))
				(_port (_int sum -2 0 23(_ent (_out))))
			)
		)
	)
	(_generate generateFullAdders 0 31(_for 4 )
		(_generate first 0 34(_if 0)
			(_inst fullAdderFirst 0 35(_comp FullAdder)
				(_port
					((inA)(inA(_object 1)))
					((inB)(inB(_object 1)))
					((carryIn)(carryIn))
					((carryOut)(carryWires(_object 1)))
					((sum)(sum(_object 1)))
				)
				(_use (_ent . FullAdder)
					(_port
						((inB)(inB))
						((inA)(inA))
						((carryIn)(carryIn))
						((carryOut)(carryOut))
						((sum)(sum))
					)
				)
			)
		)
		(_generate internal 0 46(_if 1)
			(_inst fullAdderInternal 0 47(_comp FullAdder)
				(_port
					((inA)(inA(_object 1)))
					((inB)(inB(_object 1)))
					((carryIn)(carryWires(_index 2)))
					((carryOut)(carryWires(_object 1)))
					((sum)(sum(_object 1)))
				)
				(_use (_ent . FullAdder)
					(_port
						((inB)(inB))
						((inA)(inA))
						((carryIn)(carryIn))
						((carryOut)(carryOut))
						((sum)(sum))
					)
				)
			)
		)
		(_generate last 0 58(_if 3)
			(_inst fullAdderLast 0 59(_comp FullAdder)
				(_port
					((inA)(inA(_object 1)))
					((inB)(inB(_object 1)))
					((carryIn)(carryWires(_index 4)))
					((carryOut)(carryOut))
					((sum)(sum(_object 1)))
				)
				(_use (_ent . FullAdder)
					(_port
						((inB)(inB))
						((inA)(inA))
						((carryIn)(carryIn))
						((carryOut)(carryOut))
						((sum)(sum))
					)
				)
			)
		)
		(_object
			(_cnst (_int i 4 0 31(_arch)))
		)
	)
	(_object
		(_gen (_int size -1 0 5 \8\ (_ent gms((i 8)))))
		(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~12 0 7(_array -2 ((_dto c 5 i 0)))))
		(_port (_int inA 0 0 7(_ent(_in))))
		(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~122 0 8(_array -2 ((_dto c 6 i 0)))))
		(_port (_int inB 1 0 8(_ent(_in))))
		(_port (_int carryIn -2 0 9(_ent(_in))))
		(_port (_int carryOut -2 0 10(_ent(_out))))
		(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~124 0 11(_array -2 ((_dto c 7 i 0)))))
		(_port (_int sum 2 0 11(_ent(_out))))
		(_type (_int ~STD_ULOGIC_VECTOR{size-2~downto~0}~13 0 27(_array -2 ((_dto c 8 i 0)))))
		(_sig (_int carryWires 3 0 27(_arch(_uni))))
		(_type (_int ~INTEGER~range~0~to~size-1~13 0 31(_scalar (_to i 0 c 9))))
		(_type (_ext ~extstd.standard.POSITIVE (0 POSITIVE)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (1 STD_ULOGIC)))
		(_type (_ext ~extstd.standard.BOOLEAN (0 BOOLEAN)))
		(_type (_ext ~extstd.standard.INTEGER (0 INTEGER)))
	)
	(_use (std(standard))(ieee(std_logic_1164)))
	(_model . RippleCarryAdder_Arch 10 -1)
)
I 000059 55 1304          1497518863770 MuxWithOffset_Arch
(_unit VHDL (muxwithoffset 0 5(muxwithoffset_arch 0 18))
	(_version vd0)
	(_time 1497518863771 2017.06.15 11:27:43)
	(_source (\./../../../src/muxwithoffset.vhd\))
	(_parameters tan)
	(_code 1615471015404a0113100f4d43101e104010101010)
	(_ent
		(_time 1497518575753)
	)
	(_object
		(_gen (_int size -1 0 7 \8\ (_ent gms((i 8)))))
		(_gen (_int selSize -1 0 8 \3\ (_ent gms((i 3)))))
		(_gen (_int offset -2 0 9 \0\ (_ent gms((i 0)))))
		(_type (_int ~STD_ULOGIC_VECTOR{selSize-1~downto~0}~12 0 12(_array -3 ((_dto c 1 i 0)))))
		(_port (_int sel 0 0 12(_ent(_in))))
		(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~12 0 13(_array -3 ((_dto c 2 i 0)))))
		(_port (_int input 1 0 13(_ent(_in))))
		(_port (_int output -3 0 14(_ent(_out))))
		(_var (_int selValue -2 0 22(_prcs 0((i 0)))))
		(_prcs
			(selection(_arch 0 0 21(_prcs (_simple)(_trgt(2))(_sens(0)(1))(_mon))))
		)
		(_type (_ext ~extstd.standard.POSITIVE (0 POSITIVE)))
		(_type (_ext ~extstd.standard.NATURAL (0 NATURAL)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (1 STD_ULOGIC)))
		(_type (_ext ~extieee.NUMERIC_STD.UNSIGNED (2 UNSIGNED)))
		(_type (_ext ~extstd.standard.INTEGER (0 INTEGER)))
	)
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_model . MuxWithOffset_Arch 3 -1)
)
I 000063 55 2309          1497519136864 ArithmeticShifter_Arch
(_unit VHDL (arithmeticshifter 0 5(arithmeticshifter_arch 0 17))
	(_version vd0)
	(_time 1497519136865 2017.06.15 11:32:16)
	(_source (\./../../../src/arithmeticshifter.vhd\))
	(_parameters tan)
	(_code dcdd8b8f8d8b81cbda8ec486d9dad9dbd8dad5dadf)
	(_ent
		(_time 1497519123817)
	)
	(_comp
		(MuxWithOffset
			(_object
				(_gen (_int size -1 0 20(_ent((i 8)))))
				(_gen (_int selSize -1 0 21(_ent((i 3)))))
				(_gen (_int offset -3 0 22(_ent((i 0)))))
				(_type (_int ~STD_ULOGIC_VECTOR{selSize-1~downto~0}~13 0 25(_array -2 ((_dto c 0 i 0)))))
				(_port (_int sel 4 0 25(_ent (_in))))
				(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~13 0 26(_array -2 ((_dto c 1 i 0)))))
				(_port (_int input 5 0 26(_ent (_in))))
				(_port (_int output -2 0 27(_ent (_out))))
			)
		)
	)
	(_generate generateMuxes 0 32(_for 3 )
		(_inst mux 0 33(_comp MuxWithOffset)
			(_gen
				((size)(_code 2))
				((selSize)(_code 3))
				((offset)(_code 4))
			)
			(_port
				((sel)(shift))
				((input)(input))
				((output)(output(_object 2)))
			)
			(_use (_ent . MuxWithOffset)
				(_gen
					((size)(_code 5))
					((selSize)(_code 6))
					((offset)(_code 7))
				)
				(_port
					((sel)(sel))
					((input)(input))
					((output)(output))
				)
			)
		)
		(_object
			(_cnst (_int i 3 0 32(_arch)))
		)
	)
	(_object
		(_gen (_int size -1 0 7 \8\ (_ent gms((i 8)))))
		(_gen (_int shiftSize -1 0 8 \3\ (_ent gms((i 3)))))
		(_type (_int ~STD_ULOGIC_VECTOR{shiftSize-1~downto~0}~12 0 11(_array -2 ((_dto c 8 i 0)))))
		(_port (_int shift 0 0 11(_ent(_in))))
		(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~12 0 12(_array -2 ((_dto c 9 i 0)))))
		(_port (_int input 1 0 12(_ent(_in))))
		(_type (_int ~STD_ULOGIC_VECTOR{shiftSize-1~downto~0}~122 0 13(_array -2 ((_dto c 10 i 0)))))
		(_port (_int output 2 0 13(_ent(_out))))
		(_type (_int ~INTEGER~range~0~to~size-1~13 0 32(_scalar (_to i 0 c 11))))
		(_type (_ext ~extstd.standard.POSITIVE (0 POSITIVE)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (1 STD_ULOGIC)))
		(_type (_ext ~extstd.standard.NATURAL (0 NATURAL)))
		(_type (_ext ~extstd.standard.INTEGER (0 INTEGER)))
	)
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_model . ArithmeticShifter_Arch 12 -1)
)
I 000063 55 2309          1497519138804 ArithmeticShifter_Arch
(_unit VHDL (arithmeticshifter 0 5(arithmeticshifter_arch 0 17))
	(_version vd0)
	(_time 1497519138805 2017.06.15 11:32:18)
	(_source (\./../../../src/arithmeticshifter.vhd\))
	(_parameters tan)
	(_code 6d636b6c3b3a307a6b3f7537686b686a696b646b6e)
	(_ent
		(_time 1497519123817)
	)
	(_comp
		(MuxWithOffset
			(_object
				(_gen (_int size -1 0 20(_ent((i 8)))))
				(_gen (_int selSize -1 0 21(_ent((i 3)))))
				(_gen (_int offset -3 0 22(_ent((i 0)))))
				(_type (_int ~STD_ULOGIC_VECTOR{selSize-1~downto~0}~13 0 25(_array -2 ((_dto c 0 i 0)))))
				(_port (_int sel 4 0 25(_ent (_in))))
				(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~13 0 26(_array -2 ((_dto c 1 i 0)))))
				(_port (_int input 5 0 26(_ent (_in))))
				(_port (_int output -2 0 27(_ent (_out))))
			)
		)
	)
	(_generate generateMuxes 0 32(_for 3 )
		(_inst mux 0 33(_comp MuxWithOffset)
			(_gen
				((size)(_code 2))
				((selSize)(_code 3))
				((offset)(_code 4))
			)
			(_port
				((sel)(shift))
				((input)(input))
				((output)(output(_object 2)))
			)
			(_use (_ent . MuxWithOffset)
				(_gen
					((size)(_code 5))
					((selSize)(_code 6))
					((offset)(_code 7))
				)
				(_port
					((sel)(sel))
					((input)(input))
					((output)(output))
				)
			)
		)
		(_object
			(_cnst (_int i 3 0 32(_arch)))
		)
	)
	(_object
		(_gen (_int size -1 0 7 \8\ (_ent gms((i 8)))))
		(_gen (_int shiftSize -1 0 8 \3\ (_ent gms((i 3)))))
		(_type (_int ~STD_ULOGIC_VECTOR{shiftSize-1~downto~0}~12 0 11(_array -2 ((_dto c 8 i 0)))))
		(_port (_int shift 0 0 11(_ent(_in))))
		(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~12 0 12(_array -2 ((_dto c 9 i 0)))))
		(_port (_int input 1 0 12(_ent(_in))))
		(_type (_int ~STD_ULOGIC_VECTOR{shiftSize-1~downto~0}~122 0 13(_array -2 ((_dto c 10 i 0)))))
		(_port (_int output 2 0 13(_ent(_out))))
		(_type (_int ~INTEGER~range~0~to~size-1~13 0 32(_scalar (_to i 0 c 11))))
		(_type (_ext ~extstd.standard.POSITIVE (0 POSITIVE)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (1 STD_ULOGIC)))
		(_type (_ext ~extstd.standard.NATURAL (0 NATURAL)))
		(_type (_ext ~extstd.standard.INTEGER (0 INTEGER)))
	)
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_model . ArithmeticShifter_Arch 12 -1)
)
I 000063 55 2309          1497519143398 ArithmeticShifter_Arch
(_unit VHDL (arithmeticshifter 0 5(arithmeticshifter_arch 0 17))
	(_version vd0)
	(_time 1497519143399 2017.06.15 11:32:23)
	(_source (\./../../../src/arithmeticshifter.vhd\))
	(_parameters tan)
	(_code 5f50575d0b080248590d47055a595a585b5956595c)
	(_ent
		(_time 1497519123817)
	)
	(_comp
		(MuxWithOffset
			(_object
				(_gen (_int size -1 0 20(_ent((i 8)))))
				(_gen (_int selSize -1 0 21(_ent((i 3)))))
				(_gen (_int offset -3 0 22(_ent((i 0)))))
				(_type (_int ~STD_ULOGIC_VECTOR{selSize-1~downto~0}~13 0 25(_array -2 ((_dto c 0 i 0)))))
				(_port (_int sel 4 0 25(_ent (_in))))
				(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~13 0 26(_array -2 ((_dto c 1 i 0)))))
				(_port (_int input 5 0 26(_ent (_in))))
				(_port (_int output -2 0 27(_ent (_out))))
			)
		)
	)
	(_generate generateMuxes 0 32(_for 3 )
		(_inst mux 0 33(_comp MuxWithOffset)
			(_gen
				((size)(_code 2))
				((selSize)(_code 3))
				((offset)(_code 4))
			)
			(_port
				((sel)(shift))
				((input)(input))
				((output)(output(_object 2)))
			)
			(_use (_ent . MuxWithOffset)
				(_gen
					((size)(_code 5))
					((selSize)(_code 6))
					((offset)(_code 7))
				)
				(_port
					((sel)(sel))
					((input)(input))
					((output)(output))
				)
			)
		)
		(_object
			(_cnst (_int i 3 0 32(_arch)))
		)
	)
	(_object
		(_gen (_int size -1 0 7 \8\ (_ent gms((i 8)))))
		(_gen (_int shiftSize -1 0 8 \3\ (_ent gms((i 3)))))
		(_type (_int ~STD_ULOGIC_VECTOR{shiftSize-1~downto~0}~12 0 11(_array -2 ((_dto c 8 i 0)))))
		(_port (_int shift 0 0 11(_ent(_in))))
		(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~12 0 12(_array -2 ((_dto c 9 i 0)))))
		(_port (_int input 1 0 12(_ent(_in))))
		(_type (_int ~STD_ULOGIC_VECTOR{shiftSize-1~downto~0}~122 0 13(_array -2 ((_dto c 10 i 0)))))
		(_port (_int output 2 0 13(_ent(_out))))
		(_type (_int ~INTEGER~range~0~to~size-1~13 0 32(_scalar (_to i 0 c 11))))
		(_type (_ext ~extstd.standard.POSITIVE (0 POSITIVE)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (1 STD_ULOGIC)))
		(_type (_ext ~extstd.standard.NATURAL (0 NATURAL)))
		(_type (_ext ~extstd.standard.INTEGER (0 INTEGER)))
	)
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_model . ArithmeticShifter_Arch 12 -1)
)
I 000066 55 2353          1497519349273 ArithmeticShifter_TB_Arch
(_unit VHDL (arithmeticshifter_tb 0 5(arithmeticshifter_tb_arch 0 8))
	(_version vd0)
	(_time 1497519349274 2017.06.15 11:35:49)
	(_source (\./../../../test/shifter_tb.vhd\))
	(_parameters tan)
	(_code 92c6c79c92c5cf8595c28ac89794979596949b9491)
	(_ent
		(_time 1497519168129)
	)
	(_comp
		(ArithmeticShifter
			(_object
				(_gen (_int size -1 0 15(_ent((i 8)))))
				(_gen (_int shiftSize -1 0 16(_ent((i 3)))))
				(_type (_int ~STD_ULOGIC_VECTOR{shiftSize-1~downto~0}~13 0 19(_array -2 ((_dto c 2 i 0)))))
				(_port (_int shift 2 0 19(_ent (_in))))
				(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~13 0 20(_array -2 ((_dto c 3 i 0)))))
				(_port (_int input 3 0 20(_ent (_in))))
				(_type (_int ~STD_ULOGIC_VECTOR{shiftSize-1~downto~0}~132 0 21(_array -2 ((_dto c 4 i 0)))))
				(_port (_int output 4 0 21(_ent (_out))))
			)
		)
	)
	(_inst shifterUnderTest 0 32(_comp ArithmeticShifter)
		(_gen
			((size)((i 12)))
			((shiftSize)((i 4)))
		)
		(_port
			((shift)(test_shift))
			((input)(test_in))
			((output)(_open))
		)
		(_use (_ent . ArithmeticShifter)
			(_gen
				((size)((i 12)))
				((shiftSize)((i 4)))
			)
			(_port
				((shift)(shift))
				((input)(input))
				((output)(output))
			)
		)
	)
	(_object
		(_cnst (_int SIZE -1 0 10(_arch((i 12)))))
		(_cnst (_int SHIFT_SIZE -1 0 11(_arch((i 4)))))
		(_type (_int ~STD_ULOGIC_VECTOR{SIZE~downto~0}~13 0 25(_array -2 ((_dto i 12 i 0)))))
		(_sig (_int test_in 0 0 25(_arch(_uni))))
		(_type (_int ~STD_ULOGIC_VECTOR{SHIFT_SIZE~downto~0}~13 0 26(_array -2 ((_dto i 4 i 0)))))
		(_sig (_int test_shift 1 0 26(_arch(_uni))))
		(_sig (_int test_clock -2 0 28(_arch(_uni((i 2)))(_event))))
		(_sig (_int test_end -2 0 29(_arch(_uni((i 2))))))
		(_prcs
			(line__43(_arch 0 0 43(_assignment (_trgt(2))(_sens(2)(3)))))
			(driveProcess(_arch 1 0 47(_prcs (_trgt(0)(1)(3))(_sens(2))(_mon))))
		)
		(_type (_ext ~extstd.standard.POSITIVE (0 POSITIVE)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (1 STD_ULOGIC)))
		(_type (_ext ~extstd.standard.INTEGER (0 INTEGER)))
		(_type (_ext ~extstd.standard.NATURAL (0 NATURAL)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC_VECTOR (1 STD_ULOGIC_VECTOR)))
	)
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_model . ArithmeticShifter_TB_Arch 5 -1)
)
I 000053 55 3031          1497519371364 Counter_Arch
(_unit VHDL (counter 0 4(counter_arch 0 14))
	(_version vd0)
	(_time 1497519371365 2017.06.15 11:36:11)
	(_source (\./../../../src/counter.vhd\))
	(_parameters tan)
	(_code e0e7e0b3b6b6b1f6b1e5f4bab4e7e2e6e3e6b6e7e5)
	(_ent
		(_time 1497272646401)
	)
	(_comp
		(RippleCarryAdder
			(_object
				(_gen (_int size -1 0 16(_ent((i 8)))))
				(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~13 0 18(_array -2 ((_dto c 1 i 0)))))
				(_port (_int inA 3 0 18(_ent (_in))))
				(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~132 0 19(_array -2 ((_dto c 2 i 0)))))
				(_port (_int inB 4 0 19(_ent (_in))))
				(_port (_int carryIn -2 0 20(_ent (_in))))
				(_port (_int carryOut -2 0 21(_ent (_out))))
				(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~134 0 22(_array -2 ((_dto c 3 i 0)))))
				(_port (_int sum 5 0 22(_ent (_out))))
			)
		)
		(GRegister
			(_object
				(_gen (_int size -1 0 27(_ent((i 8)))))
				(_port (_int clock -2 0 29(_ent (_in))))
				(_port (_int reset -2 0 30(_ent (_in))))
				(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~136 0 31(_array -2 ((_dto c 4 i 0)))))
				(_port (_int data 3 0 31(_ent (_in))))
				(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~138 0 32(_array -2 ((_dto c 5 i 0)))))
				(_port (_int value 4 0 32(_ent (_out))))
			)
		)
	)
	(_inst rcaInstance 0 45(_comp RippleCarryAdder)
		(_gen
			((size)(_code 6))
		)
		(_port
			((inA)(inA))
			((inB)(loopback))
			((carryIn)((i 2)))
			((carryOut)(_open))
			((sum)(data))
		)
		(_use (_ent . RippleCarryAdder)
			(_gen
				((size)(_code 7))
			)
			(_port
				((inA)(inA))
				((inB)(inB))
				((carryIn)(carryIn))
				((carryOut)(carryOut))
				((sum)(sum))
			)
		)
	)
	(_inst registerInstance 0 55(_comp GRegister)
		(_gen
			((size)(_code 8))
		)
		(_port
			((clock)(clock))
			((reset)(reset))
			((data)(data))
			((value)(loopback))
		)
		(_use (_ent . GRegister)
			(_gen
				((size)(_code 9))
			)
			(_port
				((clock)(clock))
				((reset)(reset))
				((data)(data))
				((value)(value))
			)
		)
	)
	(_object
		(_gen (_int size -1 0 5 \8\ (_ent gms((i 8)))))
		(_port (_int clock -2 0 7(_ent(_in))))
		(_port (_int reset -2 0 8(_ent(_in))))
		(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~12 0 9(_array -2 ((_dto c 10 i 0)))))
		(_port (_int inA 0 0 9(_ent(_in))))
		(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~122 0 10(_array -2 ((_dto c 11 i 0)))))
		(_port (_int value 1 0 10(_ent(_out))))
		(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~1310 0 37(_array -2 ((_dto c 12 i 0)))))
		(_sig (_int data 2 0 37(_arch(_uni))))
		(_sig (_int loopback 2 0 41(_arch(_uni))))
		(_prcs
			(line__65(_arch 0 0 65(_assignment (_trgt(3))(_sens(5)))))
		)
		(_type (_ext ~extstd.standard.POSITIVE (0 POSITIVE)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (1 STD_ULOGIC)))
		(_type (_ext ~extstd.standard.INTEGER (0 INTEGER)))
	)
	(_use (std(standard))(ieee(std_logic_1164)))
	(_model . Counter_Arch 13 -1)
)
I 000055 55 797           1497519371444 FullAdder_Arch
(_unit VHDL (fulladder 0 4(fulladder_arch 0 14))
	(_version vd0)
	(_time 1497519371445 2017.06.15 11:36:11)
	(_source (\./../../../src/fulladder.vhd\))
	(_parameters tan)
	(_code 3d3a3f396c6a3a2b6f3a2c67683b393b383a3f3b3b)
	(_ent
		(_time 1497272646463)
	)
	(_object
		(_port (_int inB -1 0 6(_ent(_in))))
		(_port (_int inA -1 0 7(_ent(_in))))
		(_port (_int carryIn -1 0 8(_ent(_in))))
		(_port (_int carryOut -1 0 9(_ent(_out))))
		(_port (_int sum -1 0 10(_ent(_out))))
		(_prcs
			(line__16(_arch 0 0 16(_assignment (_trgt(4))(_sens(0)(1)(2)))))
			(line__17(_arch 1 0 17(_assignment (_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (0 STD_ULOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard)))
	(_model . FullAdder_Arch 2 -1)
)
I 000055 55 1063          1497519371662 GRegister_Arch
(_unit VHDL (gregister 0 8(gregister_arch 0 18))
	(_version vd0)
	(_time 1497519371663 2017.06.15 11:36:11)
	(_source (\./../../../src/gregister.vhd\))
	(_parameters tan)
	(_code 080f0a0f025f591e0e0911535a0f0c0e0d0f0a0e0f)
	(_ent
		(_time 1497272646526)
	)
	(_object
		(_gen (_int size -1 0 9 \8\ (_ent gms((i 8)))))
		(_port (_int clock -2 0 11(_ent(_in)(_event))))
		(_port (_int reset -2 0 12(_ent(_in)(_event))))
		(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~12 0 13(_array -2 ((_dto c 1 i 0)))))
		(_port (_int data 0 0 13(_ent(_in))))
		(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~122 0 14(_array -2 ((_dto c 2 i 0)))))
		(_port (_int value 1 0 14(_ent(_out))))
		(_prcs
			(assignment(_arch 0 0 20(_prcs (_trgt(3))(_sens(0)(1)(2))(_dssslsensitivity 2))))
		)
		(_type (_ext ~extstd.standard.POSITIVE (0 POSITIVE)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (1 STD_ULOGIC)))
		(_type (_ext ~extstd.standard.INTEGER (0 INTEGER)))
	)
	(_use (std(standard))(ieee(std_logic_1164)))
	(_model . GRegister_Arch 3 -1)
)
I 000062 55 3109          1497519371740 RippleCarryAdder_Arch
(_unit VHDL (ripplecarryadder 0 4(ripplecarryadder_arch 0 15))
	(_version vd0)
	(_time 1497519371741 2017.06.15 11:36:11)
	(_source (\./../../../src/ripplecarryadder.vhd\))
	(_parameters tan)
	(_code 57515054590103405355140d035154515650555055)
	(_ent
		(_time 1497272646714)
	)
	(_comp
		(FullAdder
			(_object
				(_port (_int inA -2 0 19(_ent (_in))))
				(_port (_int inB -2 0 20(_ent (_in))))
				(_port (_int carryIn -2 0 21(_ent (_in))))
				(_port (_int carryOut -2 0 22(_ent (_out))))
				(_port (_int sum -2 0 23(_ent (_out))))
			)
		)
	)
	(_generate generateFullAdders 0 31(_for 4 )
		(_generate first 0 34(_if 0)
			(_inst fullAdderFirst 0 35(_comp FullAdder)
				(_port
					((inA)(inA(_object 1)))
					((inB)(inB(_object 1)))
					((carryIn)(carryIn))
					((carryOut)(carryWires(_object 1)))
					((sum)(sum(_object 1)))
				)
				(_use (_ent . FullAdder)
					(_port
						((inB)(inB))
						((inA)(inA))
						((carryIn)(carryIn))
						((carryOut)(carryOut))
						((sum)(sum))
					)
				)
			)
		)
		(_generate internal 0 46(_if 1)
			(_inst fullAdderInternal 0 47(_comp FullAdder)
				(_port
					((inA)(inA(_object 1)))
					((inB)(inB(_object 1)))
					((carryIn)(carryWires(_index 2)))
					((carryOut)(carryWires(_object 1)))
					((sum)(sum(_object 1)))
				)
				(_use (_ent . FullAdder)
					(_port
						((inB)(inB))
						((inA)(inA))
						((carryIn)(carryIn))
						((carryOut)(carryOut))
						((sum)(sum))
					)
				)
			)
		)
		(_generate last 0 58(_if 3)
			(_inst fullAdderLast 0 59(_comp FullAdder)
				(_port
					((inA)(inA(_object 1)))
					((inB)(inB(_object 1)))
					((carryIn)(carryWires(_index 4)))
					((carryOut)(carryOut))
					((sum)(sum(_object 1)))
				)
				(_use (_ent . FullAdder)
					(_port
						((inB)(inB))
						((inA)(inA))
						((carryIn)(carryIn))
						((carryOut)(carryOut))
						((sum)(sum))
					)
				)
			)
		)
		(_object
			(_cnst (_int i 4 0 31(_arch)))
		)
	)
	(_object
		(_gen (_int size -1 0 5 \8\ (_ent gms((i 8)))))
		(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~12 0 7(_array -2 ((_dto c 5 i 0)))))
		(_port (_int inA 0 0 7(_ent(_in))))
		(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~122 0 8(_array -2 ((_dto c 6 i 0)))))
		(_port (_int inB 1 0 8(_ent(_in))))
		(_port (_int carryIn -2 0 9(_ent(_in))))
		(_port (_int carryOut -2 0 10(_ent(_out))))
		(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~124 0 11(_array -2 ((_dto c 7 i 0)))))
		(_port (_int sum 2 0 11(_ent(_out))))
		(_type (_int ~STD_ULOGIC_VECTOR{size-2~downto~0}~13 0 27(_array -2 ((_dto c 8 i 0)))))
		(_sig (_int carryWires 3 0 27(_arch(_uni))))
		(_type (_int ~INTEGER~range~0~to~size-1~13 0 31(_scalar (_to i 0 c 9))))
		(_type (_ext ~extstd.standard.POSITIVE (0 POSITIVE)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (1 STD_ULOGIC)))
		(_type (_ext ~extstd.standard.BOOLEAN (0 BOOLEAN)))
		(_type (_ext ~extstd.standard.INTEGER (0 INTEGER)))
	)
	(_use (std(standard))(ieee(std_logic_1164)))
	(_model . RippleCarryAdder_Arch 10 -1)
)
I 000063 55 2309          1497519371818 ArithmeticShifter_Arch
(_unit VHDL (arithmeticshifter 0 5(arithmeticshifter_arch 0 17))
	(_version vd0)
	(_time 1497519371819 2017.06.15 11:36:11)
	(_source (\./../../../src/arithmeticshifter.vhd\))
	(_parameters tan)
	(_code a5a2a1f3a2f2f8b2a3f7bdffa0a3a0a2a1a3aca3a6)
	(_ent
		(_time 1497519123817)
	)
	(_comp
		(MuxWithOffset
			(_object
				(_gen (_int size -1 0 20(_ent((i 8)))))
				(_gen (_int selSize -1 0 21(_ent((i 3)))))
				(_gen (_int offset -3 0 22(_ent((i 0)))))
				(_type (_int ~STD_ULOGIC_VECTOR{selSize-1~downto~0}~13 0 25(_array -2 ((_dto c 0 i 0)))))
				(_port (_int sel 4 0 25(_ent (_in))))
				(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~13 0 26(_array -2 ((_dto c 1 i 0)))))
				(_port (_int input 5 0 26(_ent (_in))))
				(_port (_int output -2 0 27(_ent (_out))))
			)
		)
	)
	(_generate generateMuxes 0 32(_for 3 )
		(_inst mux 0 33(_comp MuxWithOffset)
			(_gen
				((size)(_code 2))
				((selSize)(_code 3))
				((offset)(_code 4))
			)
			(_port
				((sel)(shift))
				((input)(input))
				((output)(output(_object 2)))
			)
			(_use (_ent . MuxWithOffset)
				(_gen
					((size)(_code 5))
					((selSize)(_code 6))
					((offset)(_code 7))
				)
				(_port
					((sel)(sel))
					((input)(input))
					((output)(output))
				)
			)
		)
		(_object
			(_cnst (_int i 3 0 32(_arch)))
		)
	)
	(_object
		(_gen (_int size -1 0 7 \8\ (_ent gms((i 8)))))
		(_gen (_int shiftSize -1 0 8 \3\ (_ent gms((i 3)))))
		(_type (_int ~STD_ULOGIC_VECTOR{shiftSize-1~downto~0}~12 0 11(_array -2 ((_dto c 8 i 0)))))
		(_port (_int shift 0 0 11(_ent(_in))))
		(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~12 0 12(_array -2 ((_dto c 9 i 0)))))
		(_port (_int input 1 0 12(_ent(_in))))
		(_type (_int ~STD_ULOGIC_VECTOR{shiftSize-1~downto~0}~122 0 13(_array -2 ((_dto c 10 i 0)))))
		(_port (_int output 2 0 13(_ent(_out))))
		(_type (_int ~INTEGER~range~0~to~size-1~13 0 32(_scalar (_to i 0 c 11))))
		(_type (_ext ~extstd.standard.POSITIVE (0 POSITIVE)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (1 STD_ULOGIC)))
		(_type (_ext ~extstd.standard.NATURAL (0 NATURAL)))
		(_type (_ext ~extstd.standard.INTEGER (0 INTEGER)))
	)
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_model . ArithmeticShifter_Arch 12 -1)
)
I 000059 55 1304          1497519372005 MuxWithOffset_Arch
(_unit VHDL (muxwithoffset 0 5(muxwithoffset_arch 0 18))
	(_version vd0)
	(_time 1497519372006 2017.06.15 11:36:12)
	(_source (\./../../../src/muxwithoffset.vhd\))
	(_parameters tan)
	(_code 6067326165363c776566793b356668663666666666)
	(_ent
		(_time 1497518575753)
	)
	(_object
		(_gen (_int size -1 0 7 \8\ (_ent gms((i 8)))))
		(_gen (_int selSize -1 0 8 \3\ (_ent gms((i 3)))))
		(_gen (_int offset -2 0 9 \0\ (_ent gms((i 0)))))
		(_type (_int ~STD_ULOGIC_VECTOR{selSize-1~downto~0}~12 0 12(_array -3 ((_dto c 1 i 0)))))
		(_port (_int sel 0 0 12(_ent(_in))))
		(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~12 0 13(_array -3 ((_dto c 2 i 0)))))
		(_port (_int input 1 0 13(_ent(_in))))
		(_port (_int output -3 0 14(_ent(_out))))
		(_var (_int selValue -2 0 22(_prcs 0((i 0)))))
		(_prcs
			(selection(_arch 0 0 21(_prcs (_simple)(_trgt(2))(_sens(0)(1))(_mon))))
		)
		(_type (_ext ~extstd.standard.POSITIVE (0 POSITIVE)))
		(_type (_ext ~extstd.standard.NATURAL (0 NATURAL)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (1 STD_ULOGIC)))
		(_type (_ext ~extieee.NUMERIC_STD.UNSIGNED (2 UNSIGNED)))
		(_type (_ext ~extstd.standard.INTEGER (0 INTEGER)))
	)
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_model . MuxWithOffset_Arch 3 -1)
)
I 000066 55 2353          1497519372083 ArithmeticShifter_TB_Arch
(_unit VHDL (arithmeticshifter_tb 0 5(arithmeticshifter_tb_arch 0 8))
	(_version vd0)
	(_time 1497519372084 2017.06.15 11:36:12)
	(_source (\./../../../test/shifter_tb.vhd\))
	(_parameters tan)
	(_code aea9a9f8f9f9f3b9a9feb6f4aba8aba9aaa8a7a8ad)
	(_ent
		(_time 1497519168129)
	)
	(_comp
		(ArithmeticShifter
			(_object
				(_gen (_int size -1 0 15(_ent((i 8)))))
				(_gen (_int shiftSize -1 0 16(_ent((i 3)))))
				(_type (_int ~STD_ULOGIC_VECTOR{shiftSize-1~downto~0}~13 0 19(_array -2 ((_dto c 2 i 0)))))
				(_port (_int shift 2 0 19(_ent (_in))))
				(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~13 0 20(_array -2 ((_dto c 3 i 0)))))
				(_port (_int input 3 0 20(_ent (_in))))
				(_type (_int ~STD_ULOGIC_VECTOR{shiftSize-1~downto~0}~132 0 21(_array -2 ((_dto c 4 i 0)))))
				(_port (_int output 4 0 21(_ent (_out))))
			)
		)
	)
	(_inst shifterUnderTest 0 32(_comp ArithmeticShifter)
		(_gen
			((size)((i 12)))
			((shiftSize)((i 4)))
		)
		(_port
			((shift)(test_shift))
			((input)(test_in))
			((output)(_open))
		)
		(_use (_ent . ArithmeticShifter)
			(_gen
				((size)((i 12)))
				((shiftSize)((i 4)))
			)
			(_port
				((shift)(shift))
				((input)(input))
				((output)(output))
			)
		)
	)
	(_object
		(_cnst (_int SIZE -1 0 10(_arch((i 12)))))
		(_cnst (_int SHIFT_SIZE -1 0 11(_arch((i 4)))))
		(_type (_int ~STD_ULOGIC_VECTOR{SIZE~downto~0}~13 0 25(_array -2 ((_dto i 12 i 0)))))
		(_sig (_int test_in 0 0 25(_arch(_uni))))
		(_type (_int ~STD_ULOGIC_VECTOR{SHIFT_SIZE~downto~0}~13 0 26(_array -2 ((_dto i 4 i 0)))))
		(_sig (_int test_shift 1 0 26(_arch(_uni))))
		(_sig (_int test_clock -2 0 28(_arch(_uni((i 2)))(_event))))
		(_sig (_int test_end -2 0 29(_arch(_uni((i 2))))))
		(_prcs
			(line__43(_arch 0 0 43(_assignment (_trgt(2))(_sens(2)(3)))))
			(driveProcess(_arch 1 0 47(_prcs (_trgt(0)(1)(3))(_sens(2))(_mon))))
		)
		(_type (_ext ~extstd.standard.POSITIVE (0 POSITIVE)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (1 STD_ULOGIC)))
		(_type (_ext ~extstd.standard.INTEGER (0 INTEGER)))
		(_type (_ext ~extstd.standard.NATURAL (0 NATURAL)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC_VECTOR (1 STD_ULOGIC_VECTOR)))
	)
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_model . ArithmeticShifter_TB_Arch 5 -1)
)
I 000053 55 3031          1497519422681 Counter_Arch
(_unit VHDL (counter 0 4(counter_arch 0 14))
	(_version vd0)
	(_time 1497519422682 2017.06.15 11:37:02)
	(_source (\./../../../src/counter.vhd\))
	(_parameters tan)
	(_code 60323060363631763165743a346762666366366765)
	(_ent
		(_time 1497272646401)
	)
	(_comp
		(RippleCarryAdder
			(_object
				(_gen (_int size -1 0 16(_ent((i 8)))))
				(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~13 0 18(_array -2 ((_dto c 1 i 0)))))
				(_port (_int inA 3 0 18(_ent (_in))))
				(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~132 0 19(_array -2 ((_dto c 2 i 0)))))
				(_port (_int inB 4 0 19(_ent (_in))))
				(_port (_int carryIn -2 0 20(_ent (_in))))
				(_port (_int carryOut -2 0 21(_ent (_out))))
				(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~134 0 22(_array -2 ((_dto c 3 i 0)))))
				(_port (_int sum 5 0 22(_ent (_out))))
			)
		)
		(GRegister
			(_object
				(_gen (_int size -1 0 27(_ent((i 8)))))
				(_port (_int clock -2 0 29(_ent (_in))))
				(_port (_int reset -2 0 30(_ent (_in))))
				(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~136 0 31(_array -2 ((_dto c 4 i 0)))))
				(_port (_int data 3 0 31(_ent (_in))))
				(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~138 0 32(_array -2 ((_dto c 5 i 0)))))
				(_port (_int value 4 0 32(_ent (_out))))
			)
		)
	)
	(_inst rcaInstance 0 45(_comp RippleCarryAdder)
		(_gen
			((size)(_code 6))
		)
		(_port
			((inA)(inA))
			((inB)(loopback))
			((carryIn)((i 2)))
			((carryOut)(_open))
			((sum)(data))
		)
		(_use (_ent . RippleCarryAdder)
			(_gen
				((size)(_code 7))
			)
			(_port
				((inA)(inA))
				((inB)(inB))
				((carryIn)(carryIn))
				((carryOut)(carryOut))
				((sum)(sum))
			)
		)
	)
	(_inst registerInstance 0 55(_comp GRegister)
		(_gen
			((size)(_code 8))
		)
		(_port
			((clock)(clock))
			((reset)(reset))
			((data)(data))
			((value)(loopback))
		)
		(_use (_ent . GRegister)
			(_gen
				((size)(_code 9))
			)
			(_port
				((clock)(clock))
				((reset)(reset))
				((data)(data))
				((value)(value))
			)
		)
	)
	(_object
		(_gen (_int size -1 0 5 \8\ (_ent gms((i 8)))))
		(_port (_int clock -2 0 7(_ent(_in))))
		(_port (_int reset -2 0 8(_ent(_in))))
		(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~12 0 9(_array -2 ((_dto c 10 i 0)))))
		(_port (_int inA 0 0 9(_ent(_in))))
		(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~122 0 10(_array -2 ((_dto c 11 i 0)))))
		(_port (_int value 1 0 10(_ent(_out))))
		(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~1310 0 37(_array -2 ((_dto c 12 i 0)))))
		(_sig (_int data 2 0 37(_arch(_uni))))
		(_sig (_int loopback 2 0 41(_arch(_uni))))
		(_prcs
			(line__65(_arch 0 0 65(_assignment (_trgt(3))(_sens(5)))))
		)
		(_type (_ext ~extstd.standard.POSITIVE (0 POSITIVE)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (1 STD_ULOGIC)))
		(_type (_ext ~extstd.standard.INTEGER (0 INTEGER)))
	)
	(_use (std(standard))(ieee(std_logic_1164)))
	(_model . Counter_Arch 13 -1)
)
I 000055 55 797           1497519422849 FullAdder_Arch
(_unit VHDL (fulladder 0 4(fulladder_arch 0 14))
	(_version vd0)
	(_time 1497519422850 2017.06.15 11:37:02)
	(_source (\./../../../src/fulladder.vhd\))
	(_parameters tan)
	(_code fcaea9adaaabfbeaaefbeda6a9faf8faf9fbfefafa)
	(_ent
		(_time 1497272646463)
	)
	(_object
		(_port (_int inB -1 0 6(_ent(_in))))
		(_port (_int inA -1 0 7(_ent(_in))))
		(_port (_int carryIn -1 0 8(_ent(_in))))
		(_port (_int carryOut -1 0 9(_ent(_out))))
		(_port (_int sum -1 0 10(_ent(_out))))
		(_prcs
			(line__16(_arch 0 0 16(_assignment (_trgt(4))(_sens(0)(1)(2)))))
			(line__17(_arch 1 0 17(_assignment (_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (0 STD_ULOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard)))
	(_model . FullAdder_Arch 2 -1)
)
I 000055 55 1063          1497519422912 GRegister_Arch
(_unit VHDL (gregister 0 8(gregister_arch 0 18))
	(_version vd0)
	(_time 1497519422913 2017.06.15 11:37:02)
	(_source (\./../../../src/gregister.vhd\))
	(_parameters tan)
	(_code 3a68693e696d6b2c3c3b2361683d3e3c3f3d383c3d)
	(_ent
		(_time 1497272646526)
	)
	(_object
		(_gen (_int size -1 0 9 \8\ (_ent gms((i 8)))))
		(_port (_int clock -2 0 11(_ent(_in)(_event))))
		(_port (_int reset -2 0 12(_ent(_in)(_event))))
		(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~12 0 13(_array -2 ((_dto c 1 i 0)))))
		(_port (_int data 0 0 13(_ent(_in))))
		(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~122 0 14(_array -2 ((_dto c 2 i 0)))))
		(_port (_int value 1 0 14(_ent(_out))))
		(_prcs
			(assignment(_arch 0 0 20(_prcs (_trgt(3))(_sens(0)(1)(2))(_dssslsensitivity 2))))
		)
		(_type (_ext ~extstd.standard.POSITIVE (0 POSITIVE)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (1 STD_ULOGIC)))
		(_type (_ext ~extstd.standard.INTEGER (0 INTEGER)))
	)
	(_use (std(standard))(ieee(std_logic_1164)))
	(_model . GRegister_Arch 3 -1)
)
I 000062 55 3109          1497519422961 RippleCarryAdder_Arch
(_unit VHDL (ripplecarryadder 0 4(ripplecarryadder_arch 0 15))
	(_version vd0)
	(_time 1497519422962 2017.06.15 11:37:02)
	(_source (\./../../../src/ripplecarryadder.vhd\))
	(_parameters tan)
	(_code 693a3f69693f3d7e6d6b2a333d6f6a6f686e6b6e6b)
	(_ent
		(_time 1497272646714)
	)
	(_comp
		(FullAdder
			(_object
				(_port (_int inA -2 0 19(_ent (_in))))
				(_port (_int inB -2 0 20(_ent (_in))))
				(_port (_int carryIn -2 0 21(_ent (_in))))
				(_port (_int carryOut -2 0 22(_ent (_out))))
				(_port (_int sum -2 0 23(_ent (_out))))
			)
		)
	)
	(_generate generateFullAdders 0 31(_for 4 )
		(_generate first 0 34(_if 0)
			(_inst fullAdderFirst 0 35(_comp FullAdder)
				(_port
					((inA)(inA(_object 1)))
					((inB)(inB(_object 1)))
					((carryIn)(carryIn))
					((carryOut)(carryWires(_object 1)))
					((sum)(sum(_object 1)))
				)
				(_use (_ent . FullAdder)
					(_port
						((inB)(inB))
						((inA)(inA))
						((carryIn)(carryIn))
						((carryOut)(carryOut))
						((sum)(sum))
					)
				)
			)
		)
		(_generate internal 0 46(_if 1)
			(_inst fullAdderInternal 0 47(_comp FullAdder)
				(_port
					((inA)(inA(_object 1)))
					((inB)(inB(_object 1)))
					((carryIn)(carryWires(_index 2)))
					((carryOut)(carryWires(_object 1)))
					((sum)(sum(_object 1)))
				)
				(_use (_ent . FullAdder)
					(_port
						((inB)(inB))
						((inA)(inA))
						((carryIn)(carryIn))
						((carryOut)(carryOut))
						((sum)(sum))
					)
				)
			)
		)
		(_generate last 0 58(_if 3)
			(_inst fullAdderLast 0 59(_comp FullAdder)
				(_port
					((inA)(inA(_object 1)))
					((inB)(inB(_object 1)))
					((carryIn)(carryWires(_index 4)))
					((carryOut)(carryOut))
					((sum)(sum(_object 1)))
				)
				(_use (_ent . FullAdder)
					(_port
						((inB)(inB))
						((inA)(inA))
						((carryIn)(carryIn))
						((carryOut)(carryOut))
						((sum)(sum))
					)
				)
			)
		)
		(_object
			(_cnst (_int i 4 0 31(_arch)))
		)
	)
	(_object
		(_gen (_int size -1 0 5 \8\ (_ent gms((i 8)))))
		(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~12 0 7(_array -2 ((_dto c 5 i 0)))))
		(_port (_int inA 0 0 7(_ent(_in))))
		(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~122 0 8(_array -2 ((_dto c 6 i 0)))))
		(_port (_int inB 1 0 8(_ent(_in))))
		(_port (_int carryIn -2 0 9(_ent(_in))))
		(_port (_int carryOut -2 0 10(_ent(_out))))
		(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~124 0 11(_array -2 ((_dto c 7 i 0)))))
		(_port (_int sum 2 0 11(_ent(_out))))
		(_type (_int ~STD_ULOGIC_VECTOR{size-2~downto~0}~13 0 27(_array -2 ((_dto c 8 i 0)))))
		(_sig (_int carryWires 3 0 27(_arch(_uni))))
		(_type (_int ~INTEGER~range~0~to~size-1~13 0 31(_scalar (_to i 0 c 9))))
		(_type (_ext ~extstd.standard.POSITIVE (0 POSITIVE)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (1 STD_ULOGIC)))
		(_type (_ext ~extstd.standard.BOOLEAN (0 BOOLEAN)))
		(_type (_ext ~extstd.standard.INTEGER (0 INTEGER)))
	)
	(_use (std(standard))(ieee(std_logic_1164)))
	(_model . RippleCarryAdder_Arch 10 -1)
)
I 000063 55 2309          1497519423023 ArithmeticShifter_Arch
(_unit VHDL (arithmeticshifter 0 5(arithmeticshifter_arch 0 17))
	(_version vd0)
	(_time 1497519423024 2017.06.15 11:37:03)
	(_source (\./../../../src/arithmeticshifter.vhd\))
	(_parameters tan)
	(_code a8fafdfea2fff5bfaefab0f2adaeadafacaea1aeab)
	(_ent
		(_time 1497519123817)
	)
	(_comp
		(MuxWithOffset
			(_object
				(_gen (_int size -1 0 20(_ent((i 8)))))
				(_gen (_int selSize -1 0 21(_ent((i 3)))))
				(_gen (_int offset -3 0 22(_ent((i 0)))))
				(_type (_int ~STD_ULOGIC_VECTOR{selSize-1~downto~0}~13 0 25(_array -2 ((_dto c 0 i 0)))))
				(_port (_int sel 4 0 25(_ent (_in))))
				(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~13 0 26(_array -2 ((_dto c 1 i 0)))))
				(_port (_int input 5 0 26(_ent (_in))))
				(_port (_int output -2 0 27(_ent (_out))))
			)
		)
	)
	(_generate generateMuxes 0 32(_for 3 )
		(_inst mux 0 33(_comp MuxWithOffset)
			(_gen
				((size)(_code 2))
				((selSize)(_code 3))
				((offset)(_code 4))
			)
			(_port
				((sel)(shift))
				((input)(input))
				((output)(output(_object 2)))
			)
			(_use (_ent . MuxWithOffset)
				(_gen
					((size)(_code 5))
					((selSize)(_code 6))
					((offset)(_code 7))
				)
				(_port
					((sel)(sel))
					((input)(input))
					((output)(output))
				)
			)
		)
		(_object
			(_cnst (_int i 3 0 32(_arch)))
		)
	)
	(_object
		(_gen (_int size -1 0 7 \8\ (_ent gms((i 8)))))
		(_gen (_int shiftSize -1 0 8 \3\ (_ent gms((i 3)))))
		(_type (_int ~STD_ULOGIC_VECTOR{shiftSize-1~downto~0}~12 0 11(_array -2 ((_dto c 8 i 0)))))
		(_port (_int shift 0 0 11(_ent(_in))))
		(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~12 0 12(_array -2 ((_dto c 9 i 0)))))
		(_port (_int input 1 0 12(_ent(_in))))
		(_type (_int ~STD_ULOGIC_VECTOR{shiftSize-1~downto~0}~122 0 13(_array -2 ((_dto c 10 i 0)))))
		(_port (_int output 2 0 13(_ent(_out))))
		(_type (_int ~INTEGER~range~0~to~size-1~13 0 32(_scalar (_to i 0 c 11))))
		(_type (_ext ~extstd.standard.POSITIVE (0 POSITIVE)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (1 STD_ULOGIC)))
		(_type (_ext ~extstd.standard.NATURAL (0 NATURAL)))
		(_type (_ext ~extstd.standard.INTEGER (0 INTEGER)))
	)
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_model . ArithmeticShifter_Arch 12 -1)
)
I 000059 55 1304          1497519423070 MuxWithOffset_Arch
(_unit VHDL (muxwithoffset 0 5(muxwithoffset_arch 0 18))
	(_version vd0)
	(_time 1497519423071 2017.06.15 11:37:03)
	(_source (\./../../../src/muxwithoffset.vhd\))
	(_parameters tan)
	(_code d785d784d5818bc0d2d1ce8c82d1dfd181d1d1d1d1)
	(_ent
		(_time 1497518575753)
	)
	(_object
		(_gen (_int size -1 0 7 \8\ (_ent gms((i 8)))))
		(_gen (_int selSize -1 0 8 \3\ (_ent gms((i 3)))))
		(_gen (_int offset -2 0 9 \0\ (_ent gms((i 0)))))
		(_type (_int ~STD_ULOGIC_VECTOR{selSize-1~downto~0}~12 0 12(_array -3 ((_dto c 1 i 0)))))
		(_port (_int sel 0 0 12(_ent(_in))))
		(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~12 0 13(_array -3 ((_dto c 2 i 0)))))
		(_port (_int input 1 0 13(_ent(_in))))
		(_port (_int output -3 0 14(_ent(_out))))
		(_var (_int selValue -2 0 22(_prcs 0((i 0)))))
		(_prcs
			(selection(_arch 0 0 21(_prcs (_simple)(_trgt(2))(_sens(0)(1))(_mon))))
		)
		(_type (_ext ~extstd.standard.POSITIVE (0 POSITIVE)))
		(_type (_ext ~extstd.standard.NATURAL (0 NATURAL)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (1 STD_ULOGIC)))
		(_type (_ext ~extieee.NUMERIC_STD.UNSIGNED (2 UNSIGNED)))
		(_type (_ext ~extstd.standard.INTEGER (0 INTEGER)))
	)
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_model . MuxWithOffset_Arch 3 -1)
)
I 000066 55 2353          1497519423130 ArithmeticShifter_TB_Arch
(_unit VHDL (arithmeticshifter_tb 0 5(arithmeticshifter_tb_arch 0 8))
	(_version vd0)
	(_time 1497519423131 2017.06.15 11:37:03)
	(_source (\./../../../test/shifter_tb.vhd\))
	(_parameters tan)
	(_code 154741131242480212450d4f1013101211131c1316)
	(_ent
		(_time 1497519168129)
	)
	(_comp
		(ArithmeticShifter
			(_object
				(_gen (_int size -1 0 15(_ent((i 8)))))
				(_gen (_int shiftSize -1 0 16(_ent((i 3)))))
				(_type (_int ~STD_ULOGIC_VECTOR{shiftSize-1~downto~0}~13 0 19(_array -2 ((_dto c 2 i 0)))))
				(_port (_int shift 2 0 19(_ent (_in))))
				(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~13 0 20(_array -2 ((_dto c 3 i 0)))))
				(_port (_int input 3 0 20(_ent (_in))))
				(_type (_int ~STD_ULOGIC_VECTOR{shiftSize-1~downto~0}~132 0 21(_array -2 ((_dto c 4 i 0)))))
				(_port (_int output 4 0 21(_ent (_out))))
			)
		)
	)
	(_inst shifterUnderTest 0 32(_comp ArithmeticShifter)
		(_gen
			((size)((i 12)))
			((shiftSize)((i 4)))
		)
		(_port
			((shift)(test_shift))
			((input)(test_in))
			((output)(_open))
		)
		(_use (_ent . ArithmeticShifter)
			(_gen
				((size)((i 12)))
				((shiftSize)((i 4)))
			)
			(_port
				((shift)(shift))
				((input)(input))
				((output)(output))
			)
		)
	)
	(_object
		(_cnst (_int SIZE -1 0 10(_arch((i 12)))))
		(_cnst (_int SHIFT_SIZE -1 0 11(_arch((i 4)))))
		(_type (_int ~STD_ULOGIC_VECTOR{SIZE~downto~0}~13 0 25(_array -2 ((_dto i 12 i 0)))))
		(_sig (_int test_in 0 0 25(_arch(_uni))))
		(_type (_int ~STD_ULOGIC_VECTOR{SHIFT_SIZE~downto~0}~13 0 26(_array -2 ((_dto i 4 i 0)))))
		(_sig (_int test_shift 1 0 26(_arch(_uni))))
		(_sig (_int test_clock -2 0 28(_arch(_uni((i 2)))(_event))))
		(_sig (_int test_end -2 0 29(_arch(_uni((i 2))))))
		(_prcs
			(line__43(_arch 0 0 43(_assignment (_trgt(2))(_sens(2)(3)))))
			(driveProcess(_arch 1 0 47(_prcs (_trgt(0)(1)(3))(_sens(2))(_mon))))
		)
		(_type (_ext ~extstd.standard.POSITIVE (0 POSITIVE)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (1 STD_ULOGIC)))
		(_type (_ext ~extstd.standard.INTEGER (0 INTEGER)))
		(_type (_ext ~extstd.standard.NATURAL (0 NATURAL)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC_VECTOR (1 STD_ULOGIC_VECTOR)))
	)
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_model . ArithmeticShifter_TB_Arch 5 -1)
)
I 000053 55 3031          1497519477336 Counter_Arch
(_unit VHDL (counter 0 4(counter_arch 0 14))
	(_version vd0)
	(_time 1497519477337 2017.06.15 11:37:57)
	(_source (\./../../../src/counter.vhd\))
	(_parameters tan)
	(_code e0b4e2b3b6b6b1f6b1e5f4bab4e7e2e6e3e6b6e7e5)
	(_ent
		(_time 1497272646401)
	)
	(_comp
		(RippleCarryAdder
			(_object
				(_gen (_int size -1 0 16(_ent((i 8)))))
				(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~13 0 18(_array -2 ((_dto c 1 i 0)))))
				(_port (_int inA 3 0 18(_ent (_in))))
				(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~132 0 19(_array -2 ((_dto c 2 i 0)))))
				(_port (_int inB 4 0 19(_ent (_in))))
				(_port (_int carryIn -2 0 20(_ent (_in))))
				(_port (_int carryOut -2 0 21(_ent (_out))))
				(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~134 0 22(_array -2 ((_dto c 3 i 0)))))
				(_port (_int sum 5 0 22(_ent (_out))))
			)
		)
		(GRegister
			(_object
				(_gen (_int size -1 0 27(_ent((i 8)))))
				(_port (_int clock -2 0 29(_ent (_in))))
				(_port (_int reset -2 0 30(_ent (_in))))
				(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~136 0 31(_array -2 ((_dto c 4 i 0)))))
				(_port (_int data 3 0 31(_ent (_in))))
				(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~138 0 32(_array -2 ((_dto c 5 i 0)))))
				(_port (_int value 4 0 32(_ent (_out))))
			)
		)
	)
	(_inst rcaInstance 0 45(_comp RippleCarryAdder)
		(_gen
			((size)(_code 6))
		)
		(_port
			((inA)(inA))
			((inB)(loopback))
			((carryIn)((i 2)))
			((carryOut)(_open))
			((sum)(data))
		)
		(_use (_ent . RippleCarryAdder)
			(_gen
				((size)(_code 7))
			)
			(_port
				((inA)(inA))
				((inB)(inB))
				((carryIn)(carryIn))
				((carryOut)(carryOut))
				((sum)(sum))
			)
		)
	)
	(_inst registerInstance 0 55(_comp GRegister)
		(_gen
			((size)(_code 8))
		)
		(_port
			((clock)(clock))
			((reset)(reset))
			((data)(data))
			((value)(loopback))
		)
		(_use (_ent . GRegister)
			(_gen
				((size)(_code 9))
			)
			(_port
				((clock)(clock))
				((reset)(reset))
				((data)(data))
				((value)(value))
			)
		)
	)
	(_object
		(_gen (_int size -1 0 5 \8\ (_ent gms((i 8)))))
		(_port (_int clock -2 0 7(_ent(_in))))
		(_port (_int reset -2 0 8(_ent(_in))))
		(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~12 0 9(_array -2 ((_dto c 10 i 0)))))
		(_port (_int inA 0 0 9(_ent(_in))))
		(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~122 0 10(_array -2 ((_dto c 11 i 0)))))
		(_port (_int value 1 0 10(_ent(_out))))
		(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~1310 0 37(_array -2 ((_dto c 12 i 0)))))
		(_sig (_int data 2 0 37(_arch(_uni))))
		(_sig (_int loopback 2 0 41(_arch(_uni))))
		(_prcs
			(line__65(_arch 0 0 65(_assignment (_trgt(3))(_sens(5)))))
		)
		(_type (_ext ~extstd.standard.POSITIVE (0 POSITIVE)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (1 STD_ULOGIC)))
		(_type (_ext ~extstd.standard.INTEGER (0 INTEGER)))
	)
	(_use (std(standard))(ieee(std_logic_1164)))
	(_model . Counter_Arch 13 -1)
)
I 000055 55 797           1497519477412 FullAdder_Arch
(_unit VHDL (fulladder 0 4(fulladder_arch 0 14))
	(_version vd0)
	(_time 1497519477413 2017.06.15 11:37:57)
	(_source (\./../../../src/fulladder.vhd\))
	(_parameters tan)
	(_code 1e4a1a184e4919084c190f444b181a181b191c1818)
	(_ent
		(_time 1497272646463)
	)
	(_object
		(_port (_int inB -1 0 6(_ent(_in))))
		(_port (_int inA -1 0 7(_ent(_in))))
		(_port (_int carryIn -1 0 8(_ent(_in))))
		(_port (_int carryOut -1 0 9(_ent(_out))))
		(_port (_int sum -1 0 10(_ent(_out))))
		(_prcs
			(line__16(_arch 0 0 16(_assignment (_trgt(4))(_sens(0)(1)(2)))))
			(line__17(_arch 1 0 17(_assignment (_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (0 STD_ULOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard)))
	(_model . FullAdder_Arch 2 -1)
)
I 000055 55 1063          1497519477475 GRegister_Arch
(_unit VHDL (gregister 0 8(gregister_arch 0 18))
	(_version vd0)
	(_time 1497519477476 2017.06.15 11:37:57)
	(_source (\./../../../src/gregister.vhd\))
	(_parameters tan)
	(_code 6d39686c3b3a3c7b6b6c74363f6a696b686a6f6b6a)
	(_ent
		(_time 1497272646526)
	)
	(_object
		(_gen (_int size -1 0 9 \8\ (_ent gms((i 8)))))
		(_port (_int clock -2 0 11(_ent(_in)(_event))))
		(_port (_int reset -2 0 12(_ent(_in)(_event))))
		(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~12 0 13(_array -2 ((_dto c 1 i 0)))))
		(_port (_int data 0 0 13(_ent(_in))))
		(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~122 0 14(_array -2 ((_dto c 2 i 0)))))
		(_port (_int value 1 0 14(_ent(_out))))
		(_prcs
			(assignment(_arch 0 0 20(_prcs (_trgt(3))(_sens(0)(1)(2))(_dssslsensitivity 2))))
		)
		(_type (_ext ~extstd.standard.POSITIVE (0 POSITIVE)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (1 STD_ULOGIC)))
		(_type (_ext ~extstd.standard.INTEGER (0 INTEGER)))
	)
	(_use (std(standard))(ieee(std_logic_1164)))
	(_model . GRegister_Arch 3 -1)
)
I 000062 55 3109          1497519477537 RippleCarryAdder_Arch
(_unit VHDL (ripplecarryadder 0 4(ripplecarryadder_arch 0 15))
	(_version vd0)
	(_time 1497519477538 2017.06.15 11:37:57)
	(_source (\./../../../src/ripplecarryadder.vhd\))
	(_parameters tan)
	(_code 9bce9b94c0cdcf8c9f99d8c1cf9d989d9a9c999c99)
	(_ent
		(_time 1497272646714)
	)
	(_comp
		(FullAdder
			(_object
				(_port (_int inA -2 0 19(_ent (_in))))
				(_port (_int inB -2 0 20(_ent (_in))))
				(_port (_int carryIn -2 0 21(_ent (_in))))
				(_port (_int carryOut -2 0 22(_ent (_out))))
				(_port (_int sum -2 0 23(_ent (_out))))
			)
		)
	)
	(_generate generateFullAdders 0 31(_for 4 )
		(_generate first 0 34(_if 0)
			(_inst fullAdderFirst 0 35(_comp FullAdder)
				(_port
					((inA)(inA(_object 1)))
					((inB)(inB(_object 1)))
					((carryIn)(carryIn))
					((carryOut)(carryWires(_object 1)))
					((sum)(sum(_object 1)))
				)
				(_use (_ent . FullAdder)
					(_port
						((inB)(inB))
						((inA)(inA))
						((carryIn)(carryIn))
						((carryOut)(carryOut))
						((sum)(sum))
					)
				)
			)
		)
		(_generate internal 0 46(_if 1)
			(_inst fullAdderInternal 0 47(_comp FullAdder)
				(_port
					((inA)(inA(_object 1)))
					((inB)(inB(_object 1)))
					((carryIn)(carryWires(_index 2)))
					((carryOut)(carryWires(_object 1)))
					((sum)(sum(_object 1)))
				)
				(_use (_ent . FullAdder)
					(_port
						((inB)(inB))
						((inA)(inA))
						((carryIn)(carryIn))
						((carryOut)(carryOut))
						((sum)(sum))
					)
				)
			)
		)
		(_generate last 0 58(_if 3)
			(_inst fullAdderLast 0 59(_comp FullAdder)
				(_port
					((inA)(inA(_object 1)))
					((inB)(inB(_object 1)))
					((carryIn)(carryWires(_index 4)))
					((carryOut)(carryOut))
					((sum)(sum(_object 1)))
				)
				(_use (_ent . FullAdder)
					(_port
						((inB)(inB))
						((inA)(inA))
						((carryIn)(carryIn))
						((carryOut)(carryOut))
						((sum)(sum))
					)
				)
			)
		)
		(_object
			(_cnst (_int i 4 0 31(_arch)))
		)
	)
	(_object
		(_gen (_int size -1 0 5 \8\ (_ent gms((i 8)))))
		(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~12 0 7(_array -2 ((_dto c 5 i 0)))))
		(_port (_int inA 0 0 7(_ent(_in))))
		(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~122 0 8(_array -2 ((_dto c 6 i 0)))))
		(_port (_int inB 1 0 8(_ent(_in))))
		(_port (_int carryIn -2 0 9(_ent(_in))))
		(_port (_int carryOut -2 0 10(_ent(_out))))
		(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~124 0 11(_array -2 ((_dto c 7 i 0)))))
		(_port (_int sum 2 0 11(_ent(_out))))
		(_type (_int ~STD_ULOGIC_VECTOR{size-2~downto~0}~13 0 27(_array -2 ((_dto c 8 i 0)))))
		(_sig (_int carryWires 3 0 27(_arch(_uni))))
		(_type (_int ~INTEGER~range~0~to~size-1~13 0 31(_scalar (_to i 0 c 9))))
		(_type (_ext ~extstd.standard.POSITIVE (0 POSITIVE)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (1 STD_ULOGIC)))
		(_type (_ext ~extstd.standard.BOOLEAN (0 BOOLEAN)))
		(_type (_ext ~extstd.standard.INTEGER (0 INTEGER)))
	)
	(_use (std(standard))(ieee(std_logic_1164)))
	(_model . RippleCarryAdder_Arch 10 -1)
)
I 000063 55 2309          1497519477599 ArithmeticShifter_Arch
(_unit VHDL (arithmeticshifter 0 5(arithmeticshifter_arch 0 17))
	(_version vd0)
	(_time 1497519477600 2017.06.15 11:37:57)
	(_source (\./../../../src/arithmeticshifter.vhd\))
	(_parameters tan)
	(_code da8ed989898d87cddc88c280dfdcdfdddedcd3dcd9)
	(_ent
		(_time 1497519123817)
	)
	(_comp
		(MuxWithOffset
			(_object
				(_gen (_int size -1 0 20(_ent((i 8)))))
				(_gen (_int selSize -1 0 21(_ent((i 3)))))
				(_gen (_int offset -3 0 22(_ent((i 0)))))
				(_type (_int ~STD_ULOGIC_VECTOR{selSize-1~downto~0}~13 0 25(_array -2 ((_dto c 0 i 0)))))
				(_port (_int sel 4 0 25(_ent (_in))))
				(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~13 0 26(_array -2 ((_dto c 1 i 0)))))
				(_port (_int input 5 0 26(_ent (_in))))
				(_port (_int output -2 0 27(_ent (_out))))
			)
		)
	)
	(_generate generateMuxes 0 32(_for 3 )
		(_inst mux 0 33(_comp MuxWithOffset)
			(_gen
				((size)(_code 2))
				((selSize)(_code 3))
				((offset)(_code 4))
			)
			(_port
				((sel)(shift))
				((input)(input))
				((output)(output(_object 2)))
			)
			(_use (_ent . MuxWithOffset)
				(_gen
					((size)(_code 5))
					((selSize)(_code 6))
					((offset)(_code 7))
				)
				(_port
					((sel)(sel))
					((input)(input))
					((output)(output))
				)
			)
		)
		(_object
			(_cnst (_int i 3 0 32(_arch)))
		)
	)
	(_object
		(_gen (_int size -1 0 7 \8\ (_ent gms((i 8)))))
		(_gen (_int shiftSize -1 0 8 \3\ (_ent gms((i 3)))))
		(_type (_int ~STD_ULOGIC_VECTOR{shiftSize-1~downto~0}~12 0 11(_array -2 ((_dto c 8 i 0)))))
		(_port (_int shift 0 0 11(_ent(_in))))
		(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~12 0 12(_array -2 ((_dto c 9 i 0)))))
		(_port (_int input 1 0 12(_ent(_in))))
		(_type (_int ~STD_ULOGIC_VECTOR{shiftSize-1~downto~0}~122 0 13(_array -2 ((_dto c 10 i 0)))))
		(_port (_int output 2 0 13(_ent(_out))))
		(_type (_int ~INTEGER~range~0~to~size-1~13 0 32(_scalar (_to i 0 c 11))))
		(_type (_ext ~extstd.standard.POSITIVE (0 POSITIVE)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (1 STD_ULOGIC)))
		(_type (_ext ~extstd.standard.NATURAL (0 NATURAL)))
		(_type (_ext ~extstd.standard.INTEGER (0 INTEGER)))
	)
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_model . ArithmeticShifter_Arch 12 -1)
)
I 000059 55 1304          1497519477648 MuxWithOffset_Arch
(_unit VHDL (muxwithoffset 0 5(muxwithoffset_arch 0 18))
	(_version vd0)
	(_time 1497519477649 2017.06.15 11:37:57)
	(_source (\./../../../src/muxwithoffset.vhd\))
	(_parameters tan)
	(_code 095d5e0e055f551e0c0f10525c0f010f5f0f0f0f0f)
	(_ent
		(_time 1497518575753)
	)
	(_object
		(_gen (_int size -1 0 7 \8\ (_ent gms((i 8)))))
		(_gen (_int selSize -1 0 8 \3\ (_ent gms((i 3)))))
		(_gen (_int offset -2 0 9 \0\ (_ent gms((i 0)))))
		(_type (_int ~STD_ULOGIC_VECTOR{selSize-1~downto~0}~12 0 12(_array -3 ((_dto c 1 i 0)))))
		(_port (_int sel 0 0 12(_ent(_in))))
		(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~12 0 13(_array -3 ((_dto c 2 i 0)))))
		(_port (_int input 1 0 13(_ent(_in))))
		(_port (_int output -3 0 14(_ent(_out))))
		(_var (_int selValue -2 0 22(_prcs 0((i 0)))))
		(_prcs
			(selection(_arch 0 0 21(_prcs (_simple)(_trgt(2))(_sens(0)(1))(_mon))))
		)
		(_type (_ext ~extstd.standard.POSITIVE (0 POSITIVE)))
		(_type (_ext ~extstd.standard.NATURAL (0 NATURAL)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (1 STD_ULOGIC)))
		(_type (_ext ~extieee.NUMERIC_STD.UNSIGNED (2 UNSIGNED)))
		(_type (_ext ~extstd.standard.INTEGER (0 INTEGER)))
	)
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_model . MuxWithOffset_Arch 3 -1)
)
I 000066 55 2358          1497519477711 ArithmeticShifter_TB_Arch
(_unit VHDL (arithmeticshifter_tb 0 5(arithmeticshifter_tb_arch 0 8))
	(_version vd0)
	(_time 1497519477712 2017.06.15 11:37:57)
	(_source (\./../../../test/shifter_tb.vhd\))
	(_parameters tan)
	(_code 4713454442101a5040175f1d4241424043414e4144)
	(_ent
		(_time 1497519168129)
	)
	(_comp
		(ArithmeticShifter
			(_object
				(_gen (_int size -1 0 15(_ent((i 8)))))
				(_gen (_int shiftSize -1 0 16(_ent((i 3)))))
				(_type (_int ~STD_ULOGIC_VECTOR{shiftSize-1~downto~0}~13 0 19(_array -2 ((_dto c 2 i 0)))))
				(_port (_int shift 2 0 19(_ent (_in))))
				(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~13 0 20(_array -2 ((_dto c 3 i 0)))))
				(_port (_int input 3 0 20(_ent (_in))))
				(_type (_int ~STD_ULOGIC_VECTOR{shiftSize-1~downto~0}~132 0 21(_array -2 ((_dto c 4 i 0)))))
				(_port (_int output 4 0 21(_ent (_out))))
			)
		)
	)
	(_inst shifterUnderTest 0 32(_comp ArithmeticShifter)
		(_gen
			((size)((i 12)))
			((shiftSize)((i 4)))
		)
		(_port
			((shift)(test_shift))
			((input)(test_in))
			((output)(_open))
		)
		(_use (_ent . ArithmeticShifter)
			(_gen
				((size)((i 12)))
				((shiftSize)((i 4)))
			)
			(_port
				((shift)(shift))
				((input)(input))
				((output)(output))
			)
		)
	)
	(_object
		(_cnst (_int SIZE -1 0 10(_arch((i 12)))))
		(_cnst (_int SHIFT_SIZE -1 0 11(_arch((i 4)))))
		(_type (_int ~STD_ULOGIC_VECTOR{SIZE-1~downto~0}~134 0 25(_array -2 ((_dto i 11 i 0)))))
		(_sig (_int test_in 0 0 25(_arch(_uni))))
		(_type (_int ~STD_ULOGIC_VECTOR{SHIFT_SIZE-1~downto~0}~13 0 26(_array -2 ((_dto i 3 i 0)))))
		(_sig (_int test_shift 1 0 26(_arch(_uni))))
		(_sig (_int test_clock -2 0 28(_arch(_uni((i 2)))(_event))))
		(_sig (_int test_end -2 0 29(_arch(_uni((i 2))))))
		(_prcs
			(line__43(_arch 0 0 43(_assignment (_trgt(2))(_sens(2)(3)))))
			(driveProcess(_arch 1 0 47(_prcs (_trgt(0)(1)(3))(_sens(2))(_mon))))
		)
		(_type (_ext ~extstd.standard.POSITIVE (0 POSITIVE)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (1 STD_ULOGIC)))
		(_type (_ext ~extstd.standard.INTEGER (0 INTEGER)))
		(_type (_ext ~extstd.standard.NATURAL (0 NATURAL)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC_VECTOR (1 STD_ULOGIC_VECTOR)))
	)
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_model . ArithmeticShifter_TB_Arch 5 -1)
)
I 000053 55 3031          1497519488586 Counter_Arch
(_unit VHDL (counter 0 4(counter_arch 0 14))
	(_version vd0)
	(_time 1497519488587 2017.06.15 11:38:08)
	(_source (\./../../../src/counter.vhd\))
	(_parameters tan)
	(_code c2909597969493d493c7d69896c5c0c4c1c494c5c7)
	(_ent
		(_time 1497272646401)
	)
	(_comp
		(RippleCarryAdder
			(_object
				(_gen (_int size -1 0 16(_ent((i 8)))))
				(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~13 0 18(_array -2 ((_dto c 1 i 0)))))
				(_port (_int inA 3 0 18(_ent (_in))))
				(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~132 0 19(_array -2 ((_dto c 2 i 0)))))
				(_port (_int inB 4 0 19(_ent (_in))))
				(_port (_int carryIn -2 0 20(_ent (_in))))
				(_port (_int carryOut -2 0 21(_ent (_out))))
				(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~134 0 22(_array -2 ((_dto c 3 i 0)))))
				(_port (_int sum 5 0 22(_ent (_out))))
			)
		)
		(GRegister
			(_object
				(_gen (_int size -1 0 27(_ent((i 8)))))
				(_port (_int clock -2 0 29(_ent (_in))))
				(_port (_int reset -2 0 30(_ent (_in))))
				(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~136 0 31(_array -2 ((_dto c 4 i 0)))))
				(_port (_int data 3 0 31(_ent (_in))))
				(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~138 0 32(_array -2 ((_dto c 5 i 0)))))
				(_port (_int value 4 0 32(_ent (_out))))
			)
		)
	)
	(_inst rcaInstance 0 45(_comp RippleCarryAdder)
		(_gen
			((size)(_code 6))
		)
		(_port
			((inA)(inA))
			((inB)(loopback))
			((carryIn)((i 2)))
			((carryOut)(_open))
			((sum)(data))
		)
		(_use (_ent . RippleCarryAdder)
			(_gen
				((size)(_code 7))
			)
			(_port
				((inA)(inA))
				((inB)(inB))
				((carryIn)(carryIn))
				((carryOut)(carryOut))
				((sum)(sum))
			)
		)
	)
	(_inst registerInstance 0 55(_comp GRegister)
		(_gen
			((size)(_code 8))
		)
		(_port
			((clock)(clock))
			((reset)(reset))
			((data)(data))
			((value)(loopback))
		)
		(_use (_ent . GRegister)
			(_gen
				((size)(_code 9))
			)
			(_port
				((clock)(clock))
				((reset)(reset))
				((data)(data))
				((value)(value))
			)
		)
	)
	(_object
		(_gen (_int size -1 0 5 \8\ (_ent gms((i 8)))))
		(_port (_int clock -2 0 7(_ent(_in))))
		(_port (_int reset -2 0 8(_ent(_in))))
		(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~12 0 9(_array -2 ((_dto c 10 i 0)))))
		(_port (_int inA 0 0 9(_ent(_in))))
		(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~122 0 10(_array -2 ((_dto c 11 i 0)))))
		(_port (_int value 1 0 10(_ent(_out))))
		(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~1310 0 37(_array -2 ((_dto c 12 i 0)))))
		(_sig (_int data 2 0 37(_arch(_uni))))
		(_sig (_int loopback 2 0 41(_arch(_uni))))
		(_prcs
			(line__65(_arch 0 0 65(_assignment (_trgt(3))(_sens(5)))))
		)
		(_type (_ext ~extstd.standard.POSITIVE (0 POSITIVE)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (1 STD_ULOGIC)))
		(_type (_ext ~extstd.standard.INTEGER (0 INTEGER)))
	)
	(_use (std(standard))(ieee(std_logic_1164)))
	(_model . Counter_Arch 13 -1)
)
I 000055 55 797           1497519488649 FullAdder_Arch
(_unit VHDL (fulladder 0 4(fulladder_arch 0 14))
	(_version vd0)
	(_time 1497519488650 2017.06.15 11:38:08)
	(_source (\./../../../src/fulladder.vhd\))
	(_parameters tan)
	(_code 10424316154717064217014a451614161517121616)
	(_ent
		(_time 1497272646463)
	)
	(_object
		(_port (_int inB -1 0 6(_ent(_in))))
		(_port (_int inA -1 0 7(_ent(_in))))
		(_port (_int carryIn -1 0 8(_ent(_in))))
		(_port (_int carryOut -1 0 9(_ent(_out))))
		(_port (_int sum -1 0 10(_ent(_out))))
		(_prcs
			(line__16(_arch 0 0 16(_assignment (_trgt(4))(_sens(0)(1)(2)))))
			(line__17(_arch 1 0 17(_assignment (_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (0 STD_ULOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard)))
	(_model . FullAdder_Arch 2 -1)
)
I 000055 55 1063          1497519488804 GRegister_Arch
(_unit VHDL (gregister 0 8(gregister_arch 0 18))
	(_version vd0)
	(_time 1497519488805 2017.06.15 11:38:08)
	(_source (\./../../../src/gregister.vhd\))
	(_parameters tan)
	(_code 9dcfcf93cbcacc8b9b9c84c6cf9a999b989a9f9b9a)
	(_ent
		(_time 1497272646526)
	)
	(_object
		(_gen (_int size -1 0 9 \8\ (_ent gms((i 8)))))
		(_port (_int clock -2 0 11(_ent(_in)(_event))))
		(_port (_int reset -2 0 12(_ent(_in)(_event))))
		(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~12 0 13(_array -2 ((_dto c 1 i 0)))))
		(_port (_int data 0 0 13(_ent(_in))))
		(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~122 0 14(_array -2 ((_dto c 2 i 0)))))
		(_port (_int value 1 0 14(_ent(_out))))
		(_prcs
			(assignment(_arch 0 0 20(_prcs (_trgt(3))(_sens(0)(1)(2))(_dssslsensitivity 2))))
		)
		(_type (_ext ~extstd.standard.POSITIVE (0 POSITIVE)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (1 STD_ULOGIC)))
		(_type (_ext ~extstd.standard.INTEGER (0 INTEGER)))
	)
	(_use (std(standard))(ieee(std_logic_1164)))
	(_model . GRegister_Arch 3 -1)
)
I 000062 55 3109          1497519488865 RippleCarryAdder_Arch
(_unit VHDL (ripplecarryadder 0 4(ripplecarryadder_arch 0 15))
	(_version vd0)
	(_time 1497519488866 2017.06.15 11:38:08)
	(_source (\./../../../src/ripplecarryadder.vhd\))
	(_parameters tan)
	(_code dc8f8b8e868a88cbd8de9f8688dadfdadddbdedbde)
	(_ent
		(_time 1497272646714)
	)
	(_comp
		(FullAdder
			(_object
				(_port (_int inA -2 0 19(_ent (_in))))
				(_port (_int inB -2 0 20(_ent (_in))))
				(_port (_int carryIn -2 0 21(_ent (_in))))
				(_port (_int carryOut -2 0 22(_ent (_out))))
				(_port (_int sum -2 0 23(_ent (_out))))
			)
		)
	)
	(_generate generateFullAdders 0 31(_for 4 )
		(_generate first 0 34(_if 0)
			(_inst fullAdderFirst 0 35(_comp FullAdder)
				(_port
					((inA)(inA(_object 1)))
					((inB)(inB(_object 1)))
					((carryIn)(carryIn))
					((carryOut)(carryWires(_object 1)))
					((sum)(sum(_object 1)))
				)
				(_use (_ent . FullAdder)
					(_port
						((inB)(inB))
						((inA)(inA))
						((carryIn)(carryIn))
						((carryOut)(carryOut))
						((sum)(sum))
					)
				)
			)
		)
		(_generate internal 0 46(_if 1)
			(_inst fullAdderInternal 0 47(_comp FullAdder)
				(_port
					((inA)(inA(_object 1)))
					((inB)(inB(_object 1)))
					((carryIn)(carryWires(_index 2)))
					((carryOut)(carryWires(_object 1)))
					((sum)(sum(_object 1)))
				)
				(_use (_ent . FullAdder)
					(_port
						((inB)(inB))
						((inA)(inA))
						((carryIn)(carryIn))
						((carryOut)(carryOut))
						((sum)(sum))
					)
				)
			)
		)
		(_generate last 0 58(_if 3)
			(_inst fullAdderLast 0 59(_comp FullAdder)
				(_port
					((inA)(inA(_object 1)))
					((inB)(inB(_object 1)))
					((carryIn)(carryWires(_index 4)))
					((carryOut)(carryOut))
					((sum)(sum(_object 1)))
				)
				(_use (_ent . FullAdder)
					(_port
						((inB)(inB))
						((inA)(inA))
						((carryIn)(carryIn))
						((carryOut)(carryOut))
						((sum)(sum))
					)
				)
			)
		)
		(_object
			(_cnst (_int i 4 0 31(_arch)))
		)
	)
	(_object
		(_gen (_int size -1 0 5 \8\ (_ent gms((i 8)))))
		(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~12 0 7(_array -2 ((_dto c 5 i 0)))))
		(_port (_int inA 0 0 7(_ent(_in))))
		(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~122 0 8(_array -2 ((_dto c 6 i 0)))))
		(_port (_int inB 1 0 8(_ent(_in))))
		(_port (_int carryIn -2 0 9(_ent(_in))))
		(_port (_int carryOut -2 0 10(_ent(_out))))
		(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~124 0 11(_array -2 ((_dto c 7 i 0)))))
		(_port (_int sum 2 0 11(_ent(_out))))
		(_type (_int ~STD_ULOGIC_VECTOR{size-2~downto~0}~13 0 27(_array -2 ((_dto c 8 i 0)))))
		(_sig (_int carryWires 3 0 27(_arch(_uni))))
		(_type (_int ~INTEGER~range~0~to~size-1~13 0 31(_scalar (_to i 0 c 9))))
		(_type (_ext ~extstd.standard.POSITIVE (0 POSITIVE)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (1 STD_ULOGIC)))
		(_type (_ext ~extstd.standard.BOOLEAN (0 BOOLEAN)))
		(_type (_ext ~extstd.standard.INTEGER (0 INTEGER)))
	)
	(_use (std(standard))(ieee(std_logic_1164)))
	(_model . RippleCarryAdder_Arch 10 -1)
)
I 000063 55 2309          1497519488915 ArithmeticShifter_Arch
(_unit VHDL (arithmeticshifter 0 5(arithmeticshifter_arch 0 17))
	(_version vd0)
	(_time 1497519488916 2017.06.15 11:38:08)
	(_source (\./../../../src/arithmeticshifter.vhd\))
	(_parameters tan)
	(_code 1a484d1c494d470d1c4802401f1c1f1d1e1c131c19)
	(_ent
		(_time 1497519123817)
	)
	(_comp
		(MuxWithOffset
			(_object
				(_gen (_int size -1 0 20(_ent((i 8)))))
				(_gen (_int selSize -1 0 21(_ent((i 3)))))
				(_gen (_int offset -3 0 22(_ent((i 0)))))
				(_type (_int ~STD_ULOGIC_VECTOR{selSize-1~downto~0}~13 0 25(_array -2 ((_dto c 0 i 0)))))
				(_port (_int sel 4 0 25(_ent (_in))))
				(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~13 0 26(_array -2 ((_dto c 1 i 0)))))
				(_port (_int input 5 0 26(_ent (_in))))
				(_port (_int output -2 0 27(_ent (_out))))
			)
		)
	)
	(_generate generateMuxes 0 32(_for 3 )
		(_inst mux 0 33(_comp MuxWithOffset)
			(_gen
				((size)(_code 2))
				((selSize)(_code 3))
				((offset)(_code 4))
			)
			(_port
				((sel)(shift))
				((input)(input))
				((output)(output(_object 2)))
			)
			(_use (_ent . MuxWithOffset)
				(_gen
					((size)(_code 5))
					((selSize)(_code 6))
					((offset)(_code 7))
				)
				(_port
					((sel)(sel))
					((input)(input))
					((output)(output))
				)
			)
		)
		(_object
			(_cnst (_int i 3 0 32(_arch)))
		)
	)
	(_object
		(_gen (_int size -1 0 7 \8\ (_ent gms((i 8)))))
		(_gen (_int shiftSize -1 0 8 \3\ (_ent gms((i 3)))))
		(_type (_int ~STD_ULOGIC_VECTOR{shiftSize-1~downto~0}~12 0 11(_array -2 ((_dto c 8 i 0)))))
		(_port (_int shift 0 0 11(_ent(_in))))
		(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~12 0 12(_array -2 ((_dto c 9 i 0)))))
		(_port (_int input 1 0 12(_ent(_in))))
		(_type (_int ~STD_ULOGIC_VECTOR{shiftSize-1~downto~0}~122 0 13(_array -2 ((_dto c 10 i 0)))))
		(_port (_int output 2 0 13(_ent(_out))))
		(_type (_int ~INTEGER~range~0~to~size-1~13 0 32(_scalar (_to i 0 c 11))))
		(_type (_ext ~extstd.standard.POSITIVE (0 POSITIVE)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (1 STD_ULOGIC)))
		(_type (_ext ~extstd.standard.NATURAL (0 NATURAL)))
		(_type (_ext ~extstd.standard.INTEGER (0 INTEGER)))
	)
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_model . ArithmeticShifter_Arch 12 -1)
)
I 000059 55 1304          1497519488961 MuxWithOffset_Arch
(_unit VHDL (muxwithoffset 0 5(muxwithoffset_arch 0 18))
	(_version vd0)
	(_time 1497519488962 2017.06.15 11:38:08)
	(_source (\./../../../src/muxwithoffset.vhd\))
	(_parameters tan)
	(_code 396b3b3d356f652e3c3f20626c3f313f6f3f3f3f3f)
	(_ent
		(_time 1497518575753)
	)
	(_object
		(_gen (_int size -1 0 7 \8\ (_ent gms((i 8)))))
		(_gen (_int selSize -1 0 8 \3\ (_ent gms((i 3)))))
		(_gen (_int offset -2 0 9 \0\ (_ent gms((i 0)))))
		(_type (_int ~STD_ULOGIC_VECTOR{selSize-1~downto~0}~12 0 12(_array -3 ((_dto c 1 i 0)))))
		(_port (_int sel 0 0 12(_ent(_in))))
		(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~12 0 13(_array -3 ((_dto c 2 i 0)))))
		(_port (_int input 1 0 13(_ent(_in))))
		(_port (_int output -3 0 14(_ent(_out))))
		(_var (_int selValue -2 0 22(_prcs 0((i 0)))))
		(_prcs
			(selection(_arch 0 0 21(_prcs (_simple)(_trgt(2))(_sens(0)(1))(_mon))))
		)
		(_type (_ext ~extstd.standard.POSITIVE (0 POSITIVE)))
		(_type (_ext ~extstd.standard.NATURAL (0 NATURAL)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (1 STD_ULOGIC)))
		(_type (_ext ~extieee.NUMERIC_STD.UNSIGNED (2 UNSIGNED)))
		(_type (_ext ~extstd.standard.INTEGER (0 INTEGER)))
	)
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_model . MuxWithOffset_Arch 3 -1)
)
I 000066 55 2358          1497519489023 ArithmeticShifter_TB_Arch
(_unit VHDL (arithmeticshifter_tb 0 5(arithmeticshifter_tb_arch 0 8))
	(_version vd0)
	(_time 1497519489024 2017.06.15 11:38:09)
	(_source (\./../../../test/shifter_tb.vhd\))
	(_parameters tan)
	(_code 782a2f78722f256f7f2860227d7e7d7f7c7e717e7b)
	(_ent
		(_time 1497519168129)
	)
	(_comp
		(ArithmeticShifter
			(_object
				(_gen (_int size -1 0 15(_ent((i 8)))))
				(_gen (_int shiftSize -1 0 16(_ent((i 3)))))
				(_type (_int ~STD_ULOGIC_VECTOR{shiftSize-1~downto~0}~13 0 19(_array -2 ((_dto c 2 i 0)))))
				(_port (_int shift 2 0 19(_ent (_in))))
				(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~13 0 20(_array -2 ((_dto c 3 i 0)))))
				(_port (_int input 3 0 20(_ent (_in))))
				(_type (_int ~STD_ULOGIC_VECTOR{shiftSize-1~downto~0}~132 0 21(_array -2 ((_dto c 4 i 0)))))
				(_port (_int output 4 0 21(_ent (_out))))
			)
		)
	)
	(_inst shifterUnderTest 0 32(_comp ArithmeticShifter)
		(_gen
			((size)((i 12)))
			((shiftSize)((i 4)))
		)
		(_port
			((shift)(test_shift))
			((input)(test_in))
			((output)(_open))
		)
		(_use (_ent . ArithmeticShifter)
			(_gen
				((size)((i 12)))
				((shiftSize)((i 4)))
			)
			(_port
				((shift)(shift))
				((input)(input))
				((output)(output))
			)
		)
	)
	(_object
		(_cnst (_int SIZE -1 0 10(_arch((i 12)))))
		(_cnst (_int SHIFT_SIZE -1 0 11(_arch((i 4)))))
		(_type (_int ~STD_ULOGIC_VECTOR{SIZE-1~downto~0}~134 0 25(_array -2 ((_dto i 11 i 0)))))
		(_sig (_int test_in 0 0 25(_arch(_uni))))
		(_type (_int ~STD_ULOGIC_VECTOR{SHIFT_SIZE-1~downto~0}~13 0 26(_array -2 ((_dto i 3 i 0)))))
		(_sig (_int test_shift 1 0 26(_arch(_uni))))
		(_sig (_int test_clock -2 0 28(_arch(_uni((i 2)))(_event))))
		(_sig (_int test_end -2 0 29(_arch(_uni((i 2))))))
		(_prcs
			(line__43(_arch 0 0 43(_assignment (_trgt(2))(_sens(2)(3)))))
			(driveProcess(_arch 1 0 47(_prcs (_trgt(0)(1)(3))(_sens(2))(_mon))))
		)
		(_type (_ext ~extstd.standard.POSITIVE (0 POSITIVE)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (1 STD_ULOGIC)))
		(_type (_ext ~extstd.standard.INTEGER (0 INTEGER)))
		(_type (_ext ~extstd.standard.NATURAL (0 NATURAL)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC_VECTOR (1 STD_ULOGIC_VECTOR)))
	)
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_model . ArithmeticShifter_TB_Arch 5 -1)
)
I 000053 55 3031          1497519572789 Counter_Arch
(_unit VHDL (counter 0 4(counter_arch 0 14))
	(_version vd0)
	(_time 1497519572790 2017.06.15 11:39:32)
	(_source (\./../../../src/counter.vhd\))
	(_parameters tan)
	(_code ada9a8faaffbfcbbfca8b9f7f9aaafabaeabfbaaa8)
	(_ent
		(_time 1497272646401)
	)
	(_comp
		(RippleCarryAdder
			(_object
				(_gen (_int size -1 0 16(_ent((i 8)))))
				(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~13 0 18(_array -2 ((_dto c 1 i 0)))))
				(_port (_int inA 3 0 18(_ent (_in))))
				(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~132 0 19(_array -2 ((_dto c 2 i 0)))))
				(_port (_int inB 4 0 19(_ent (_in))))
				(_port (_int carryIn -2 0 20(_ent (_in))))
				(_port (_int carryOut -2 0 21(_ent (_out))))
				(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~134 0 22(_array -2 ((_dto c 3 i 0)))))
				(_port (_int sum 5 0 22(_ent (_out))))
			)
		)
		(GRegister
			(_object
				(_gen (_int size -1 0 27(_ent((i 8)))))
				(_port (_int clock -2 0 29(_ent (_in))))
				(_port (_int reset -2 0 30(_ent (_in))))
				(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~136 0 31(_array -2 ((_dto c 4 i 0)))))
				(_port (_int data 3 0 31(_ent (_in))))
				(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~138 0 32(_array -2 ((_dto c 5 i 0)))))
				(_port (_int value 4 0 32(_ent (_out))))
			)
		)
	)
	(_inst rcaInstance 0 45(_comp RippleCarryAdder)
		(_gen
			((size)(_code 6))
		)
		(_port
			((inA)(inA))
			((inB)(loopback))
			((carryIn)((i 2)))
			((carryOut)(_open))
			((sum)(data))
		)
		(_use (_ent . RippleCarryAdder)
			(_gen
				((size)(_code 7))
			)
			(_port
				((inA)(inA))
				((inB)(inB))
				((carryIn)(carryIn))
				((carryOut)(carryOut))
				((sum)(sum))
			)
		)
	)
	(_inst registerInstance 0 55(_comp GRegister)
		(_gen
			((size)(_code 8))
		)
		(_port
			((clock)(clock))
			((reset)(reset))
			((data)(data))
			((value)(loopback))
		)
		(_use (_ent . GRegister)
			(_gen
				((size)(_code 9))
			)
			(_port
				((clock)(clock))
				((reset)(reset))
				((data)(data))
				((value)(value))
			)
		)
	)
	(_object
		(_gen (_int size -1 0 5 \8\ (_ent gms((i 8)))))
		(_port (_int clock -2 0 7(_ent(_in))))
		(_port (_int reset -2 0 8(_ent(_in))))
		(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~12 0 9(_array -2 ((_dto c 10 i 0)))))
		(_port (_int inA 0 0 9(_ent(_in))))
		(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~122 0 10(_array -2 ((_dto c 11 i 0)))))
		(_port (_int value 1 0 10(_ent(_out))))
		(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~1310 0 37(_array -2 ((_dto c 12 i 0)))))
		(_sig (_int data 2 0 37(_arch(_uni))))
		(_sig (_int loopback 2 0 41(_arch(_uni))))
		(_prcs
			(line__65(_arch 0 0 65(_assignment (_trgt(3))(_sens(5)))))
		)
		(_type (_ext ~extstd.standard.POSITIVE (0 POSITIVE)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (1 STD_ULOGIC)))
		(_type (_ext ~extstd.standard.INTEGER (0 INTEGER)))
	)
	(_use (std(standard))(ieee(std_logic_1164)))
	(_model . Counter_Arch 13 -1)
)
I 000055 55 797           1497519572865 FullAdder_Arch
(_unit VHDL (fulladder 0 4(fulladder_arch 0 14))
	(_version vd0)
	(_time 1497519572866 2017.06.15 11:39:32)
	(_source (\./../../../src/fulladder.vhd\))
	(_parameters tan)
	(_code fcf8fcadaaabfbeaaefbeda6a9faf8faf9fbfefafa)
	(_ent
		(_time 1497272646463)
	)
	(_object
		(_port (_int inB -1 0 6(_ent(_in))))
		(_port (_int inA -1 0 7(_ent(_in))))
		(_port (_int carryIn -1 0 8(_ent(_in))))
		(_port (_int carryOut -1 0 9(_ent(_out))))
		(_port (_int sum -1 0 10(_ent(_out))))
		(_prcs
			(line__16(_arch 0 0 16(_assignment (_trgt(4))(_sens(0)(1)(2)))))
			(line__17(_arch 1 0 17(_assignment (_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (0 STD_ULOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard)))
	(_model . FullAdder_Arch 2 -1)
)
I 000055 55 1063          1497519572930 GRegister_Arch
(_unit VHDL (gregister 0 8(gregister_arch 0 18))
	(_version vd0)
	(_time 1497519572931 2017.06.15 11:39:32)
	(_source (\./../../../src/gregister.vhd\))
	(_parameters tan)
	(_code 3a3e3a3e696d6b2c3c3b2361683d3e3c3f3d383c3d)
	(_ent
		(_time 1497272646526)
	)
	(_object
		(_gen (_int size -1 0 9 \8\ (_ent gms((i 8)))))
		(_port (_int clock -2 0 11(_ent(_in)(_event))))
		(_port (_int reset -2 0 12(_ent(_in)(_event))))
		(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~12 0 13(_array -2 ((_dto c 1 i 0)))))
		(_port (_int data 0 0 13(_ent(_in))))
		(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~122 0 14(_array -2 ((_dto c 2 i 0)))))
		(_port (_int value 1 0 14(_ent(_out))))
		(_prcs
			(assignment(_arch 0 0 20(_prcs (_trgt(3))(_sens(0)(1)(2))(_dssslsensitivity 2))))
		)
		(_type (_ext ~extstd.standard.POSITIVE (0 POSITIVE)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (1 STD_ULOGIC)))
		(_type (_ext ~extstd.standard.INTEGER (0 INTEGER)))
	)
	(_use (std(standard))(ieee(std_logic_1164)))
	(_model . GRegister_Arch 3 -1)
)
I 000062 55 3109          1497519572990 RippleCarryAdder_Arch
(_unit VHDL (ripplecarryadder 0 4(ripplecarryadder_arch 0 15))
	(_version vd0)
	(_time 1497519572991 2017.06.15 11:39:32)
	(_source (\./../../../src/ripplecarryadder.vhd\))
	(_parameters tan)
	(_code 797c7c78792f2d6e7d7b3a232d7f7a7f787e7b7e7b)
	(_ent
		(_time 1497272646714)
	)
	(_comp
		(FullAdder
			(_object
				(_port (_int inA -2 0 19(_ent (_in))))
				(_port (_int inB -2 0 20(_ent (_in))))
				(_port (_int carryIn -2 0 21(_ent (_in))))
				(_port (_int carryOut -2 0 22(_ent (_out))))
				(_port (_int sum -2 0 23(_ent (_out))))
			)
		)
	)
	(_generate generateFullAdders 0 31(_for 4 )
		(_generate first 0 34(_if 0)
			(_inst fullAdderFirst 0 35(_comp FullAdder)
				(_port
					((inA)(inA(_object 1)))
					((inB)(inB(_object 1)))
					((carryIn)(carryIn))
					((carryOut)(carryWires(_object 1)))
					((sum)(sum(_object 1)))
				)
				(_use (_ent . FullAdder)
					(_port
						((inB)(inB))
						((inA)(inA))
						((carryIn)(carryIn))
						((carryOut)(carryOut))
						((sum)(sum))
					)
				)
			)
		)
		(_generate internal 0 46(_if 1)
			(_inst fullAdderInternal 0 47(_comp FullAdder)
				(_port
					((inA)(inA(_object 1)))
					((inB)(inB(_object 1)))
					((carryIn)(carryWires(_index 2)))
					((carryOut)(carryWires(_object 1)))
					((sum)(sum(_object 1)))
				)
				(_use (_ent . FullAdder)
					(_port
						((inB)(inB))
						((inA)(inA))
						((carryIn)(carryIn))
						((carryOut)(carryOut))
						((sum)(sum))
					)
				)
			)
		)
		(_generate last 0 58(_if 3)
			(_inst fullAdderLast 0 59(_comp FullAdder)
				(_port
					((inA)(inA(_object 1)))
					((inB)(inB(_object 1)))
					((carryIn)(carryWires(_index 4)))
					((carryOut)(carryOut))
					((sum)(sum(_object 1)))
				)
				(_use (_ent . FullAdder)
					(_port
						((inB)(inB))
						((inA)(inA))
						((carryIn)(carryIn))
						((carryOut)(carryOut))
						((sum)(sum))
					)
				)
			)
		)
		(_object
			(_cnst (_int i 4 0 31(_arch)))
		)
	)
	(_object
		(_gen (_int size -1 0 5 \8\ (_ent gms((i 8)))))
		(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~12 0 7(_array -2 ((_dto c 5 i 0)))))
		(_port (_int inA 0 0 7(_ent(_in))))
		(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~122 0 8(_array -2 ((_dto c 6 i 0)))))
		(_port (_int inB 1 0 8(_ent(_in))))
		(_port (_int carryIn -2 0 9(_ent(_in))))
		(_port (_int carryOut -2 0 10(_ent(_out))))
		(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~124 0 11(_array -2 ((_dto c 7 i 0)))))
		(_port (_int sum 2 0 11(_ent(_out))))
		(_type (_int ~STD_ULOGIC_VECTOR{size-2~downto~0}~13 0 27(_array -2 ((_dto c 8 i 0)))))
		(_sig (_int carryWires 3 0 27(_arch(_uni))))
		(_type (_int ~INTEGER~range~0~to~size-1~13 0 31(_scalar (_to i 0 c 9))))
		(_type (_ext ~extstd.standard.POSITIVE (0 POSITIVE)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (1 STD_ULOGIC)))
		(_type (_ext ~extstd.standard.BOOLEAN (0 BOOLEAN)))
		(_type (_ext ~extstd.standard.INTEGER (0 INTEGER)))
	)
	(_use (std(standard))(ieee(std_logic_1164)))
	(_model . RippleCarryAdder_Arch 10 -1)
)
I 000063 55 2304          1497519573039 ArithmeticShifter_Arch
(_unit VHDL (arithmeticshifter 0 5(arithmeticshifter_arch 0 17))
	(_version vd0)
	(_time 1497519573040 2017.06.15 11:39:33)
	(_source (\./../../../src/arithmeticshifter.vhd\))
	(_parameters tan)
	(_code a7a3a1f1a2f0fab0a1f5bffda2a1a2a0a3a1aea1a4)
	(_ent
		(_time 1497519573037)
	)
	(_comp
		(MuxWithOffset
			(_object
				(_gen (_int size -1 0 20(_ent((i 8)))))
				(_gen (_int selSize -1 0 21(_ent((i 3)))))
				(_gen (_int offset -3 0 22(_ent((i 0)))))
				(_type (_int ~STD_ULOGIC_VECTOR{selSize-1~downto~0}~13 0 25(_array -2 ((_dto c 0 i 0)))))
				(_port (_int sel 4 0 25(_ent (_in))))
				(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~13 0 26(_array -2 ((_dto c 1 i 0)))))
				(_port (_int input 5 0 26(_ent (_in))))
				(_port (_int output -2 0 27(_ent (_out))))
			)
		)
	)
	(_generate generateMuxes 0 32(_for 3 )
		(_inst mux 0 33(_comp MuxWithOffset)
			(_gen
				((size)(_code 2))
				((selSize)(_code 3))
				((offset)(_code 4))
			)
			(_port
				((sel)(shift))
				((input)(input))
				((output)(output(_object 2)))
			)
			(_use (_ent . MuxWithOffset)
				(_gen
					((size)(_code 5))
					((selSize)(_code 6))
					((offset)(_code 7))
				)
				(_port
					((sel)(sel))
					((input)(input))
					((output)(output))
				)
			)
		)
		(_object
			(_cnst (_int i 3 0 32(_arch)))
		)
	)
	(_object
		(_gen (_int size -1 0 7 \8\ (_ent gms((i 8)))))
		(_gen (_int shiftSize -1 0 8 \3\ (_ent gms((i 3)))))
		(_type (_int ~STD_ULOGIC_VECTOR{shiftSize-1~downto~0}~12 0 11(_array -2 ((_dto c 8 i 0)))))
		(_port (_int shift 0 0 11(_ent(_in))))
		(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~12 0 12(_array -2 ((_dto c 9 i 0)))))
		(_port (_int input 1 0 12(_ent(_in))))
		(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~122 0 13(_array -2 ((_dto c 10 i 0)))))
		(_port (_int output 2 0 13(_ent(_out))))
		(_type (_int ~INTEGER~range~0~to~size-1~13 0 32(_scalar (_to i 0 c 11))))
		(_type (_ext ~extstd.standard.POSITIVE (0 POSITIVE)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (1 STD_ULOGIC)))
		(_type (_ext ~extstd.standard.NATURAL (0 NATURAL)))
		(_type (_ext ~extstd.standard.INTEGER (0 INTEGER)))
	)
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_model . ArithmeticShifter_Arch 12 -1)
)
I 000059 55 1304          1497519573242 MuxWithOffset_Arch
(_unit VHDL (muxwithoffset 0 5(muxwithoffset_arch 0 18))
	(_version vd0)
	(_time 1497519573243 2017.06.15 11:39:33)
	(_source (\./../../../src/muxwithoffset.vhd\))
	(_parameters tan)
	(_code 73772f7375252f6476756a2826757b752575757575)
	(_ent
		(_time 1497518575753)
	)
	(_object
		(_gen (_int size -1 0 7 \8\ (_ent gms((i 8)))))
		(_gen (_int selSize -1 0 8 \3\ (_ent gms((i 3)))))
		(_gen (_int offset -2 0 9 \0\ (_ent gms((i 0)))))
		(_type (_int ~STD_ULOGIC_VECTOR{selSize-1~downto~0}~12 0 12(_array -3 ((_dto c 1 i 0)))))
		(_port (_int sel 0 0 12(_ent(_in))))
		(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~12 0 13(_array -3 ((_dto c 2 i 0)))))
		(_port (_int input 1 0 13(_ent(_in))))
		(_port (_int output -3 0 14(_ent(_out))))
		(_var (_int selValue -2 0 22(_prcs 0((i 0)))))
		(_prcs
			(selection(_arch 0 0 21(_prcs (_simple)(_trgt(2))(_sens(0)(1))(_mon))))
		)
		(_type (_ext ~extstd.standard.POSITIVE (0 POSITIVE)))
		(_type (_ext ~extstd.standard.NATURAL (0 NATURAL)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (1 STD_ULOGIC)))
		(_type (_ext ~extieee.NUMERIC_STD.UNSIGNED (2 UNSIGNED)))
		(_type (_ext ~extstd.standard.INTEGER (0 INTEGER)))
	)
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_model . MuxWithOffset_Arch 3 -1)
)
I 000066 55 2358          1497519573305 ArithmeticShifter_TB_Arch
(_unit VHDL (arithmeticshifter_tb 0 5(arithmeticshifter_tb_arch 0 8))
	(_version vd0)
	(_time 1497519573306 2017.06.15 11:39:33)
	(_source (\./../../../test/shifter_tb.vhd\))
	(_parameters tan)
	(_code c1c5c895c2969cd6c691d99bc4c7c4c6c5c7c8c7c2)
	(_ent
		(_time 1497519168129)
	)
	(_comp
		(ArithmeticShifter
			(_object
				(_gen (_int size -1 0 15(_ent((i 8)))))
				(_gen (_int shiftSize -1 0 16(_ent((i 3)))))
				(_type (_int ~STD_ULOGIC_VECTOR{shiftSize-1~downto~0}~13 0 19(_array -2 ((_dto c 2 i 0)))))
				(_port (_int shift 2 0 19(_ent (_in))))
				(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~13 0 20(_array -2 ((_dto c 3 i 0)))))
				(_port (_int input 3 0 20(_ent (_in))))
				(_type (_int ~STD_ULOGIC_VECTOR{shiftSize-1~downto~0}~132 0 21(_array -2 ((_dto c 4 i 0)))))
				(_port (_int output 4 0 21(_ent (_out))))
			)
		)
	)
	(_inst shifterUnderTest 0 32(_comp ArithmeticShifter)
		(_gen
			((size)((i 12)))
			((shiftSize)((i 4)))
		)
		(_port
			((shift)(test_shift))
			((input)(test_in))
			((output)(_open))
		)
		(_use (_ent . ArithmeticShifter)
			(_gen
				((size)((i 12)))
				((shiftSize)((i 4)))
			)
			(_port
				((shift)(shift))
				((input)(input))
				((output)(output))
			)
		)
	)
	(_object
		(_cnst (_int SIZE -1 0 10(_arch((i 12)))))
		(_cnst (_int SHIFT_SIZE -1 0 11(_arch((i 4)))))
		(_type (_int ~STD_ULOGIC_VECTOR{SIZE-1~downto~0}~134 0 25(_array -2 ((_dto i 11 i 0)))))
		(_sig (_int test_in 0 0 25(_arch(_uni))))
		(_type (_int ~STD_ULOGIC_VECTOR{SHIFT_SIZE-1~downto~0}~13 0 26(_array -2 ((_dto i 3 i 0)))))
		(_sig (_int test_shift 1 0 26(_arch(_uni))))
		(_sig (_int test_clock -2 0 28(_arch(_uni((i 2)))(_event))))
		(_sig (_int test_end -2 0 29(_arch(_uni((i 2))))))
		(_prcs
			(line__43(_arch 0 0 43(_assignment (_trgt(2))(_sens(2)(3)))))
			(driveProcess(_arch 1 0 47(_prcs (_trgt(0)(1)(3))(_sens(2))(_mon))))
		)
		(_type (_ext ~extstd.standard.POSITIVE (0 POSITIVE)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (1 STD_ULOGIC)))
		(_type (_ext ~extstd.standard.INTEGER (0 INTEGER)))
		(_type (_ext ~extstd.standard.NATURAL (0 NATURAL)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC_VECTOR (1 STD_ULOGIC_VECTOR)))
	)
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_model . ArithmeticShifter_TB_Arch 5 -1)
)
I 000053 55 3031          1497519637305 Counter_Arch
(_unit VHDL (counter 0 4(counter_arch 0 14))
	(_version vd0)
	(_time 1497519637306 2017.06.15 11:40:37)
	(_source (\./../../../src/counter.vhd\))
	(_parameters tan)
	(_code b1b5b0e5e6e7e0a7e0b4a5ebe5b6b3b7b2b7e7b6b4)
	(_ent
		(_time 1497272646401)
	)
	(_comp
		(RippleCarryAdder
			(_object
				(_gen (_int size -1 0 16(_ent((i 8)))))
				(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~13 0 18(_array -2 ((_dto c 1 i 0)))))
				(_port (_int inA 3 0 18(_ent (_in))))
				(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~132 0 19(_array -2 ((_dto c 2 i 0)))))
				(_port (_int inB 4 0 19(_ent (_in))))
				(_port (_int carryIn -2 0 20(_ent (_in))))
				(_port (_int carryOut -2 0 21(_ent (_out))))
				(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~134 0 22(_array -2 ((_dto c 3 i 0)))))
				(_port (_int sum 5 0 22(_ent (_out))))
			)
		)
		(GRegister
			(_object
				(_gen (_int size -1 0 27(_ent((i 8)))))
				(_port (_int clock -2 0 29(_ent (_in))))
				(_port (_int reset -2 0 30(_ent (_in))))
				(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~136 0 31(_array -2 ((_dto c 4 i 0)))))
				(_port (_int data 3 0 31(_ent (_in))))
				(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~138 0 32(_array -2 ((_dto c 5 i 0)))))
				(_port (_int value 4 0 32(_ent (_out))))
			)
		)
	)
	(_inst rcaInstance 0 45(_comp RippleCarryAdder)
		(_gen
			((size)(_code 6))
		)
		(_port
			((inA)(inA))
			((inB)(loopback))
			((carryIn)((i 2)))
			((carryOut)(_open))
			((sum)(data))
		)
		(_use (_ent . RippleCarryAdder)
			(_gen
				((size)(_code 7))
			)
			(_port
				((inA)(inA))
				((inB)(inB))
				((carryIn)(carryIn))
				((carryOut)(carryOut))
				((sum)(sum))
			)
		)
	)
	(_inst registerInstance 0 55(_comp GRegister)
		(_gen
			((size)(_code 8))
		)
		(_port
			((clock)(clock))
			((reset)(reset))
			((data)(data))
			((value)(loopback))
		)
		(_use (_ent . GRegister)
			(_gen
				((size)(_code 9))
			)
			(_port
				((clock)(clock))
				((reset)(reset))
				((data)(data))
				((value)(value))
			)
		)
	)
	(_object
		(_gen (_int size -1 0 5 \8\ (_ent gms((i 8)))))
		(_port (_int clock -2 0 7(_ent(_in))))
		(_port (_int reset -2 0 8(_ent(_in))))
		(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~12 0 9(_array -2 ((_dto c 10 i 0)))))
		(_port (_int inA 0 0 9(_ent(_in))))
		(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~122 0 10(_array -2 ((_dto c 11 i 0)))))
		(_port (_int value 1 0 10(_ent(_out))))
		(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~1310 0 37(_array -2 ((_dto c 12 i 0)))))
		(_sig (_int data 2 0 37(_arch(_uni))))
		(_sig (_int loopback 2 0 41(_arch(_uni))))
		(_prcs
			(line__65(_arch 0 0 65(_assignment (_trgt(3))(_sens(5)))))
		)
		(_type (_ext ~extstd.standard.POSITIVE (0 POSITIVE)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (1 STD_ULOGIC)))
		(_type (_ext ~extstd.standard.INTEGER (0 INTEGER)))
	)
	(_use (std(standard))(ieee(std_logic_1164)))
	(_model . Counter_Arch 13 -1)
)
I 000055 55 797           1497519637381 FullAdder_Arch
(_unit VHDL (fulladder 0 4(fulladder_arch 0 14))
	(_version vd0)
	(_time 1497519637382 2017.06.15 11:40:37)
	(_source (\./../../../src/fulladder.vhd\))
	(_parameters tan)
	(_code fffbfbaeaca8f8e9adf8eea5aaf9fbf9faf8fdf9f9)
	(_ent
		(_time 1497272646463)
	)
	(_object
		(_port (_int inB -1 0 6(_ent(_in))))
		(_port (_int inA -1 0 7(_ent(_in))))
		(_port (_int carryIn -1 0 8(_ent(_in))))
		(_port (_int carryOut -1 0 9(_ent(_out))))
		(_port (_int sum -1 0 10(_ent(_out))))
		(_prcs
			(line__16(_arch 0 0 16(_assignment (_trgt(4))(_sens(0)(1)(2)))))
			(line__17(_arch 1 0 17(_assignment (_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (0 STD_ULOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard)))
	(_model . FullAdder_Arch 2 -1)
)
I 000055 55 1063          1497519637430 GRegister_Arch
(_unit VHDL (gregister 0 8(gregister_arch 0 18))
	(_version vd0)
	(_time 1497519637431 2017.06.15 11:40:37)
	(_source (\./../../../src/gregister.vhd\))
	(_parameters tan)
	(_code 2e2a2a2b79797f38282f37757c292a282b292c2829)
	(_ent
		(_time 1497272646526)
	)
	(_object
		(_gen (_int size -1 0 9 \8\ (_ent gms((i 8)))))
		(_port (_int clock -2 0 11(_ent(_in)(_event))))
		(_port (_int reset -2 0 12(_ent(_in)(_event))))
		(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~12 0 13(_array -2 ((_dto c 1 i 0)))))
		(_port (_int data 0 0 13(_ent(_in))))
		(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~122 0 14(_array -2 ((_dto c 2 i 0)))))
		(_port (_int value 1 0 14(_ent(_out))))
		(_prcs
			(assignment(_arch 0 0 20(_prcs (_trgt(3))(_sens(0)(1)(2))(_dssslsensitivity 2))))
		)
		(_type (_ext ~extstd.standard.POSITIVE (0 POSITIVE)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (1 STD_ULOGIC)))
		(_type (_ext ~extstd.standard.INTEGER (0 INTEGER)))
	)
	(_use (std(standard))(ieee(std_logic_1164)))
	(_model . GRegister_Arch 3 -1)
)
I 000062 55 3109          1497519637633 RippleCarryAdder_Arch
(_unit VHDL (ripplecarryadder 0 4(ripplecarryadder_arch 0 15))
	(_version vd0)
	(_time 1497519637634 2017.06.15 11:40:37)
	(_source (\./../../../src/ripplecarryadder.vhd\))
	(_parameters tan)
	(_code f9fcf8a9f9afadeefdfbbaa3adfffafff8fefbfefb)
	(_ent
		(_time 1497272646714)
	)
	(_comp
		(FullAdder
			(_object
				(_port (_int inA -2 0 19(_ent (_in))))
				(_port (_int inB -2 0 20(_ent (_in))))
				(_port (_int carryIn -2 0 21(_ent (_in))))
				(_port (_int carryOut -2 0 22(_ent (_out))))
				(_port (_int sum -2 0 23(_ent (_out))))
			)
		)
	)
	(_generate generateFullAdders 0 31(_for 4 )
		(_generate first 0 34(_if 0)
			(_inst fullAdderFirst 0 35(_comp FullAdder)
				(_port
					((inA)(inA(_object 1)))
					((inB)(inB(_object 1)))
					((carryIn)(carryIn))
					((carryOut)(carryWires(_object 1)))
					((sum)(sum(_object 1)))
				)
				(_use (_ent . FullAdder)
					(_port
						((inB)(inB))
						((inA)(inA))
						((carryIn)(carryIn))
						((carryOut)(carryOut))
						((sum)(sum))
					)
				)
			)
		)
		(_generate internal 0 46(_if 1)
			(_inst fullAdderInternal 0 47(_comp FullAdder)
				(_port
					((inA)(inA(_object 1)))
					((inB)(inB(_object 1)))
					((carryIn)(carryWires(_index 2)))
					((carryOut)(carryWires(_object 1)))
					((sum)(sum(_object 1)))
				)
				(_use (_ent . FullAdder)
					(_port
						((inB)(inB))
						((inA)(inA))
						((carryIn)(carryIn))
						((carryOut)(carryOut))
						((sum)(sum))
					)
				)
			)
		)
		(_generate last 0 58(_if 3)
			(_inst fullAdderLast 0 59(_comp FullAdder)
				(_port
					((inA)(inA(_object 1)))
					((inB)(inB(_object 1)))
					((carryIn)(carryWires(_index 4)))
					((carryOut)(carryOut))
					((sum)(sum(_object 1)))
				)
				(_use (_ent . FullAdder)
					(_port
						((inB)(inB))
						((inA)(inA))
						((carryIn)(carryIn))
						((carryOut)(carryOut))
						((sum)(sum))
					)
				)
			)
		)
		(_object
			(_cnst (_int i 4 0 31(_arch)))
		)
	)
	(_object
		(_gen (_int size -1 0 5 \8\ (_ent gms((i 8)))))
		(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~12 0 7(_array -2 ((_dto c 5 i 0)))))
		(_port (_int inA 0 0 7(_ent(_in))))
		(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~122 0 8(_array -2 ((_dto c 6 i 0)))))
		(_port (_int inB 1 0 8(_ent(_in))))
		(_port (_int carryIn -2 0 9(_ent(_in))))
		(_port (_int carryOut -2 0 10(_ent(_out))))
		(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~124 0 11(_array -2 ((_dto c 7 i 0)))))
		(_port (_int sum 2 0 11(_ent(_out))))
		(_type (_int ~STD_ULOGIC_VECTOR{size-2~downto~0}~13 0 27(_array -2 ((_dto c 8 i 0)))))
		(_sig (_int carryWires 3 0 27(_arch(_uni))))
		(_type (_int ~INTEGER~range~0~to~size-1~13 0 31(_scalar (_to i 0 c 9))))
		(_type (_ext ~extstd.standard.POSITIVE (0 POSITIVE)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (1 STD_ULOGIC)))
		(_type (_ext ~extstd.standard.BOOLEAN (0 BOOLEAN)))
		(_type (_ext ~extstd.standard.INTEGER (0 INTEGER)))
	)
	(_use (std(standard))(ieee(std_logic_1164)))
	(_model . RippleCarryAdder_Arch 10 -1)
)
I 000063 55 2304          1497519637694 ArithmeticShifter_Arch
(_unit VHDL (arithmeticshifter 0 5(arithmeticshifter_arch 0 17))
	(_version vd0)
	(_time 1497519637695 2017.06.15 11:40:37)
	(_source (\./../../../src/arithmeticshifter.vhd\))
	(_parameters tan)
	(_code 4743424442101a5041155f1d4241424043414e4144)
	(_ent
		(_time 1497519573036)
	)
	(_comp
		(MuxWithOffset
			(_object
				(_gen (_int size -1 0 20(_ent((i 8)))))
				(_gen (_int selSize -1 0 21(_ent((i 3)))))
				(_gen (_int offset -3 0 22(_ent((i 0)))))
				(_type (_int ~STD_ULOGIC_VECTOR{selSize-1~downto~0}~13 0 25(_array -2 ((_dto c 0 i 0)))))
				(_port (_int sel 4 0 25(_ent (_in))))
				(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~13 0 26(_array -2 ((_dto c 1 i 0)))))
				(_port (_int input 5 0 26(_ent (_in))))
				(_port (_int output -2 0 27(_ent (_out))))
			)
		)
	)
	(_generate generateMuxes 0 32(_for 3 )
		(_inst mux 0 33(_comp MuxWithOffset)
			(_gen
				((size)(_code 2))
				((selSize)(_code 3))
				((offset)(_code 4))
			)
			(_port
				((sel)(shift))
				((input)(input))
				((output)(output(_object 2)))
			)
			(_use (_ent . MuxWithOffset)
				(_gen
					((size)(_code 5))
					((selSize)(_code 6))
					((offset)(_code 7))
				)
				(_port
					((sel)(sel))
					((input)(input))
					((output)(output))
				)
			)
		)
		(_object
			(_cnst (_int i 3 0 32(_arch)))
		)
	)
	(_object
		(_gen (_int size -1 0 7 \8\ (_ent gms((i 8)))))
		(_gen (_int shiftSize -1 0 8 \3\ (_ent gms((i 3)))))
		(_type (_int ~STD_ULOGIC_VECTOR{shiftSize-1~downto~0}~12 0 11(_array -2 ((_dto c 8 i 0)))))
		(_port (_int shift 0 0 11(_ent(_in))))
		(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~12 0 12(_array -2 ((_dto c 9 i 0)))))
		(_port (_int input 1 0 12(_ent(_in))))
		(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~122 0 13(_array -2 ((_dto c 10 i 0)))))
		(_port (_int output 2 0 13(_ent(_out))))
		(_type (_int ~INTEGER~range~0~to~size-1~13 0 32(_scalar (_to i 0 c 11))))
		(_type (_ext ~extstd.standard.POSITIVE (0 POSITIVE)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (1 STD_ULOGIC)))
		(_type (_ext ~extstd.standard.NATURAL (0 NATURAL)))
		(_type (_ext ~extstd.standard.INTEGER (0 INTEGER)))
	)
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_model . ArithmeticShifter_Arch 12 -1)
)
I 000059 55 1304          1497519637742 MuxWithOffset_Arch
(_unit VHDL (muxwithoffset 0 5(muxwithoffset_arch 0 18))
	(_version vd0)
	(_time 1497519637743 2017.06.15 11:40:37)
	(_source (\./../../../src/muxwithoffset.vhd\))
	(_parameters tan)
	(_code 6763376665313b7062617e3c32616f613161616161)
	(_ent
		(_time 1497518575753)
	)
	(_object
		(_gen (_int size -1 0 7 \8\ (_ent gms((i 8)))))
		(_gen (_int selSize -1 0 8 \3\ (_ent gms((i 3)))))
		(_gen (_int offset -2 0 9 \0\ (_ent gms((i 0)))))
		(_type (_int ~STD_ULOGIC_VECTOR{selSize-1~downto~0}~12 0 12(_array -3 ((_dto c 1 i 0)))))
		(_port (_int sel 0 0 12(_ent(_in))))
		(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~12 0 13(_array -3 ((_dto c 2 i 0)))))
		(_port (_int input 1 0 13(_ent(_in))))
		(_port (_int output -3 0 14(_ent(_out))))
		(_var (_int selValue -2 0 22(_prcs 0((i 0)))))
		(_prcs
			(selection(_arch 0 0 21(_prcs (_simple)(_trgt(2))(_sens(0)(1))(_mon))))
		)
		(_type (_ext ~extstd.standard.POSITIVE (0 POSITIVE)))
		(_type (_ext ~extstd.standard.NATURAL (0 NATURAL)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (1 STD_ULOGIC)))
		(_type (_ext ~extieee.NUMERIC_STD.UNSIGNED (2 UNSIGNED)))
		(_type (_ext ~extstd.standard.INTEGER (0 INTEGER)))
	)
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_model . MuxWithOffset_Arch 3 -1)
)
I 000066 55 2353          1497519637805 ArithmeticShifter_TB_Arch
(_unit VHDL (arithmeticshifter_tb 0 5(arithmeticshifter_tb_arch 0 8))
	(_version vd0)
	(_time 1497519637806 2017.06.15 11:40:37)
	(_source (\./../../../test/shifter_tb.vhd\))
	(_parameters tan)
	(_code b5b1b0e0b2e2e8a2b2e5adefb0b3b0b2b1b3bcb3b6)
	(_ent
		(_time 1497519168129)
	)
	(_comp
		(ArithmeticShifter
			(_object
				(_gen (_int size -1 0 15(_ent((i 8)))))
				(_gen (_int shiftSize -1 0 16(_ent((i 3)))))
				(_type (_int ~STD_ULOGIC_VECTOR{shiftSize-1~downto~0}~13 0 19(_array -2 ((_dto c 2 i 0)))))
				(_port (_int shift 2 0 19(_ent (_in))))
				(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~13 0 20(_array -2 ((_dto c 3 i 0)))))
				(_port (_int input 3 0 20(_ent (_in))))
				(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~132 0 21(_array -2 ((_dto c 4 i 0)))))
				(_port (_int output 4 0 21(_ent (_out))))
			)
		)
	)
	(_inst shifterUnderTest 0 32(_comp ArithmeticShifter)
		(_gen
			((size)((i 12)))
			((shiftSize)((i 4)))
		)
		(_port
			((shift)(test_shift))
			((input)(test_in))
			((output)(_open))
		)
		(_use (_ent . ArithmeticShifter)
			(_gen
				((size)((i 12)))
				((shiftSize)((i 4)))
			)
			(_port
				((shift)(shift))
				((input)(input))
				((output)(output))
			)
		)
	)
	(_object
		(_cnst (_int SIZE -1 0 10(_arch((i 12)))))
		(_cnst (_int SHIFT_SIZE -1 0 11(_arch((i 4)))))
		(_type (_int ~STD_ULOGIC_VECTOR{SIZE-1~downto~0}~134 0 25(_array -2 ((_dto i 11 i 0)))))
		(_sig (_int test_in 0 0 25(_arch(_uni))))
		(_type (_int ~STD_ULOGIC_VECTOR{SHIFT_SIZE-1~downto~0}~13 0 26(_array -2 ((_dto i 3 i 0)))))
		(_sig (_int test_shift 1 0 26(_arch(_uni))))
		(_sig (_int test_clock -2 0 28(_arch(_uni((i 2)))(_event))))
		(_sig (_int test_end -2 0 29(_arch(_uni((i 2))))))
		(_prcs
			(line__43(_arch 0 0 43(_assignment (_trgt(2))(_sens(2)(3)))))
			(driveProcess(_arch 1 0 47(_prcs (_trgt(0)(1)(3))(_sens(2))(_mon))))
		)
		(_type (_ext ~extstd.standard.POSITIVE (0 POSITIVE)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (1 STD_ULOGIC)))
		(_type (_ext ~extstd.standard.INTEGER (0 INTEGER)))
		(_type (_ext ~extstd.standard.NATURAL (0 NATURAL)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC_VECTOR (1 STD_ULOGIC_VECTOR)))
	)
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_model . ArithmeticShifter_TB_Arch 5 -1)
)
I 000053 55 3031          1497519765131 Counter_Arch
(_unit VHDL (counter 0 4(counter_arch 0 14))
	(_version vd0)
	(_time 1497519765132 2017.06.15 11:42:45)
	(_source (\./../../../src/counter.vhd\))
	(_parameters tan)
	(_code 15121012464344034410014f411217131613431210)
	(_ent
		(_time 1497272646401)
	)
	(_comp
		(RippleCarryAdder
			(_object
				(_gen (_int size -1 0 16(_ent((i 8)))))
				(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~13 0 18(_array -2 ((_dto c 1 i 0)))))
				(_port (_int inA 3 0 18(_ent (_in))))
				(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~132 0 19(_array -2 ((_dto c 2 i 0)))))
				(_port (_int inB 4 0 19(_ent (_in))))
				(_port (_int carryIn -2 0 20(_ent (_in))))
				(_port (_int carryOut -2 0 21(_ent (_out))))
				(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~134 0 22(_array -2 ((_dto c 3 i 0)))))
				(_port (_int sum 5 0 22(_ent (_out))))
			)
		)
		(GRegister
			(_object
				(_gen (_int size -1 0 27(_ent((i 8)))))
				(_port (_int clock -2 0 29(_ent (_in))))
				(_port (_int reset -2 0 30(_ent (_in))))
				(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~136 0 31(_array -2 ((_dto c 4 i 0)))))
				(_port (_int data 3 0 31(_ent (_in))))
				(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~138 0 32(_array -2 ((_dto c 5 i 0)))))
				(_port (_int value 4 0 32(_ent (_out))))
			)
		)
	)
	(_inst rcaInstance 0 45(_comp RippleCarryAdder)
		(_gen
			((size)(_code 6))
		)
		(_port
			((inA)(inA))
			((inB)(loopback))
			((carryIn)((i 2)))
			((carryOut)(_open))
			((sum)(data))
		)
		(_use (_ent . RippleCarryAdder)
			(_gen
				((size)(_code 7))
			)
			(_port
				((inA)(inA))
				((inB)(inB))
				((carryIn)(carryIn))
				((carryOut)(carryOut))
				((sum)(sum))
			)
		)
	)
	(_inst registerInstance 0 55(_comp GRegister)
		(_gen
			((size)(_code 8))
		)
		(_port
			((clock)(clock))
			((reset)(reset))
			((data)(data))
			((value)(loopback))
		)
		(_use (_ent . GRegister)
			(_gen
				((size)(_code 9))
			)
			(_port
				((clock)(clock))
				((reset)(reset))
				((data)(data))
				((value)(value))
			)
		)
	)
	(_object
		(_gen (_int size -1 0 5 \8\ (_ent gms((i 8)))))
		(_port (_int clock -2 0 7(_ent(_in))))
		(_port (_int reset -2 0 8(_ent(_in))))
		(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~12 0 9(_array -2 ((_dto c 10 i 0)))))
		(_port (_int inA 0 0 9(_ent(_in))))
		(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~122 0 10(_array -2 ((_dto c 11 i 0)))))
		(_port (_int value 1 0 10(_ent(_out))))
		(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~1310 0 37(_array -2 ((_dto c 12 i 0)))))
		(_sig (_int data 2 0 37(_arch(_uni))))
		(_sig (_int loopback 2 0 41(_arch(_uni))))
		(_prcs
			(line__65(_arch 0 0 65(_assignment (_trgt(3))(_sens(5)))))
		)
		(_type (_ext ~extstd.standard.POSITIVE (0 POSITIVE)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (1 STD_ULOGIC)))
		(_type (_ext ~extstd.standard.INTEGER (0 INTEGER)))
	)
	(_use (std(standard))(ieee(std_logic_1164)))
	(_model . Counter_Arch 13 -1)
)
I 000055 55 797           1497519765196 FullAdder_Arch
(_unit VHDL (fulladder 0 4(fulladder_arch 0 14))
	(_version vd0)
	(_time 1497519765197 2017.06.15 11:42:45)
	(_source (\./../../../src/fulladder.vhd\))
	(_parameters tan)
	(_code 44434447451343521643551e114240424143464242)
	(_ent
		(_time 1497272646463)
	)
	(_object
		(_port (_int inB -1 0 6(_ent(_in))))
		(_port (_int inA -1 0 7(_ent(_in))))
		(_port (_int carryIn -1 0 8(_ent(_in))))
		(_port (_int carryOut -1 0 9(_ent(_out))))
		(_port (_int sum -1 0 10(_ent(_out))))
		(_prcs
			(line__16(_arch 0 0 16(_assignment (_trgt(4))(_sens(0)(1)(2)))))
			(line__17(_arch 1 0 17(_assignment (_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (0 STD_ULOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard)))
	(_model . FullAdder_Arch 2 -1)
)
I 000055 55 1063          1497519765274 GRegister_Arch
(_unit VHDL (gregister 0 8(gregister_arch 0 18))
	(_version vd0)
	(_time 1497519765275 2017.06.15 11:42:45)
	(_source (\./../../../src/gregister.vhd\))
	(_parameters tan)
	(_code a1a6a0f7a2f6f0b7a7a0b8faf3a6a5a7a4a6a3a7a6)
	(_ent
		(_time 1497272646526)
	)
	(_object
		(_gen (_int size -1 0 9 \8\ (_ent gms((i 8)))))
		(_port (_int clock -2 0 11(_ent(_in)(_event))))
		(_port (_int reset -2 0 12(_ent(_in)(_event))))
		(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~12 0 13(_array -2 ((_dto c 1 i 0)))))
		(_port (_int data 0 0 13(_ent(_in))))
		(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~122 0 14(_array -2 ((_dto c 2 i 0)))))
		(_port (_int value 1 0 14(_ent(_out))))
		(_prcs
			(assignment(_arch 0 0 20(_prcs (_trgt(3))(_sens(0)(1)(2))(_dssslsensitivity 2))))
		)
		(_type (_ext ~extstd.standard.POSITIVE (0 POSITIVE)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (1 STD_ULOGIC)))
		(_type (_ext ~extstd.standard.INTEGER (0 INTEGER)))
	)
	(_use (std(standard))(ieee(std_logic_1164)))
	(_model . GRegister_Arch 3 -1)
)
I 000062 55 3109          1497519765337 RippleCarryAdder_Arch
(_unit VHDL (ripplecarryadder 0 4(ripplecarryadder_arch 0 15))
	(_version vd0)
	(_time 1497519765338 2017.06.15 11:42:45)
	(_source (\./../../../src/ripplecarryadder.vhd\))
	(_parameters tan)
	(_code e0e6e4b3e9b6b4f7e4e2a3bab4e6e3e6e1e7e2e7e2)
	(_ent
		(_time 1497272646714)
	)
	(_comp
		(FullAdder
			(_object
				(_port (_int inA -2 0 19(_ent (_in))))
				(_port (_int inB -2 0 20(_ent (_in))))
				(_port (_int carryIn -2 0 21(_ent (_in))))
				(_port (_int carryOut -2 0 22(_ent (_out))))
				(_port (_int sum -2 0 23(_ent (_out))))
			)
		)
	)
	(_generate generateFullAdders 0 31(_for 4 )
		(_generate first 0 34(_if 0)
			(_inst fullAdderFirst 0 35(_comp FullAdder)
				(_port
					((inA)(inA(_object 1)))
					((inB)(inB(_object 1)))
					((carryIn)(carryIn))
					((carryOut)(carryWires(_object 1)))
					((sum)(sum(_object 1)))
				)
				(_use (_ent . FullAdder)
					(_port
						((inB)(inB))
						((inA)(inA))
						((carryIn)(carryIn))
						((carryOut)(carryOut))
						((sum)(sum))
					)
				)
			)
		)
		(_generate internal 0 46(_if 1)
			(_inst fullAdderInternal 0 47(_comp FullAdder)
				(_port
					((inA)(inA(_object 1)))
					((inB)(inB(_object 1)))
					((carryIn)(carryWires(_index 2)))
					((carryOut)(carryWires(_object 1)))
					((sum)(sum(_object 1)))
				)
				(_use (_ent . FullAdder)
					(_port
						((inB)(inB))
						((inA)(inA))
						((carryIn)(carryIn))
						((carryOut)(carryOut))
						((sum)(sum))
					)
				)
			)
		)
		(_generate last 0 58(_if 3)
			(_inst fullAdderLast 0 59(_comp FullAdder)
				(_port
					((inA)(inA(_object 1)))
					((inB)(inB(_object 1)))
					((carryIn)(carryWires(_index 4)))
					((carryOut)(carryOut))
					((sum)(sum(_object 1)))
				)
				(_use (_ent . FullAdder)
					(_port
						((inB)(inB))
						((inA)(inA))
						((carryIn)(carryIn))
						((carryOut)(carryOut))
						((sum)(sum))
					)
				)
			)
		)
		(_object
			(_cnst (_int i 4 0 31(_arch)))
		)
	)
	(_object
		(_gen (_int size -1 0 5 \8\ (_ent gms((i 8)))))
		(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~12 0 7(_array -2 ((_dto c 5 i 0)))))
		(_port (_int inA 0 0 7(_ent(_in))))
		(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~122 0 8(_array -2 ((_dto c 6 i 0)))))
		(_port (_int inB 1 0 8(_ent(_in))))
		(_port (_int carryIn -2 0 9(_ent(_in))))
		(_port (_int carryOut -2 0 10(_ent(_out))))
		(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~124 0 11(_array -2 ((_dto c 7 i 0)))))
		(_port (_int sum 2 0 11(_ent(_out))))
		(_type (_int ~STD_ULOGIC_VECTOR{size-2~downto~0}~13 0 27(_array -2 ((_dto c 8 i 0)))))
		(_sig (_int carryWires 3 0 27(_arch(_uni))))
		(_type (_int ~INTEGER~range~0~to~size-1~13 0 31(_scalar (_to i 0 c 9))))
		(_type (_ext ~extstd.standard.POSITIVE (0 POSITIVE)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (1 STD_ULOGIC)))
		(_type (_ext ~extstd.standard.BOOLEAN (0 BOOLEAN)))
		(_type (_ext ~extstd.standard.INTEGER (0 INTEGER)))
	)
	(_use (std(standard))(ieee(std_logic_1164)))
	(_model . RippleCarryAdder_Arch 10 -1)
)
I 000063 55 2304          1497519765397 ArithmeticShifter_Arch
(_unit VHDL (arithmeticshifter 0 5(arithmeticshifter_arch 0 17))
	(_version vd0)
	(_time 1497519765398 2017.06.15 11:42:45)
	(_source (\./../../../src/arithmeticshifter.vhd\))
	(_parameters tan)
	(_code 1e19181849494309184c06441b181b191a1817181d)
	(_ent
		(_time 1497519573036)
	)
	(_comp
		(MuxWithOffset
			(_object
				(_gen (_int size -1 0 20(_ent((i 8)))))
				(_gen (_int selSize -1 0 21(_ent((i 3)))))
				(_gen (_int offset -3 0 22(_ent((i 0)))))
				(_type (_int ~STD_ULOGIC_VECTOR{selSize-1~downto~0}~13 0 25(_array -2 ((_dto c 0 i 0)))))
				(_port (_int sel 4 0 25(_ent (_in))))
				(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~13 0 26(_array -2 ((_dto c 1 i 0)))))
				(_port (_int input 5 0 26(_ent (_in))))
				(_port (_int output -2 0 27(_ent (_out))))
			)
		)
	)
	(_generate generateMuxes 0 32(_for 3 )
		(_inst mux 0 33(_comp MuxWithOffset)
			(_gen
				((size)(_code 2))
				((selSize)(_code 3))
				((offset)(_code 4))
			)
			(_port
				((sel)(shift))
				((input)(input))
				((output)(output(_object 2)))
			)
			(_use (_ent . MuxWithOffset)
				(_gen
					((size)(_code 5))
					((selSize)(_code 6))
					((offset)(_code 7))
				)
				(_port
					((sel)(sel))
					((input)(input))
					((output)(output))
				)
			)
		)
		(_object
			(_cnst (_int i 3 0 32(_arch)))
		)
	)
	(_object
		(_gen (_int size -1 0 7 \8\ (_ent gms((i 8)))))
		(_gen (_int shiftSize -1 0 8 \3\ (_ent gms((i 3)))))
		(_type (_int ~STD_ULOGIC_VECTOR{shiftSize-1~downto~0}~12 0 11(_array -2 ((_dto c 8 i 0)))))
		(_port (_int shift 0 0 11(_ent(_in))))
		(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~12 0 12(_array -2 ((_dto c 9 i 0)))))
		(_port (_int input 1 0 12(_ent(_in))))
		(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~122 0 13(_array -2 ((_dto c 10 i 0)))))
		(_port (_int output 2 0 13(_ent(_out))))
		(_type (_int ~INTEGER~range~0~to~size-1~13 0 32(_scalar (_to i 0 c 11))))
		(_type (_ext ~extstd.standard.POSITIVE (0 POSITIVE)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (1 STD_ULOGIC)))
		(_type (_ext ~extstd.standard.NATURAL (0 NATURAL)))
		(_type (_ext ~extstd.standard.INTEGER (0 INTEGER)))
	)
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_model . ArithmeticShifter_Arch 12 -1)
)
I 000059 55 1304          1497519765461 MuxWithOffset_Arch
(_unit VHDL (muxwithoffset 0 5(muxwithoffset_arch 0 18))
	(_version vd0)
	(_time 1497519765462 2017.06.15 11:42:45)
	(_source (\./../../../src/muxwithoffset.vhd\))
	(_parameters tan)
	(_code 5d5a0e5f0c0b014a585b4406085b555b0b5b5b5b5b)
	(_ent
		(_time 1497518575753)
	)
	(_object
		(_gen (_int size -1 0 7 \8\ (_ent gms((i 8)))))
		(_gen (_int selSize -1 0 8 \3\ (_ent gms((i 3)))))
		(_gen (_int offset -2 0 9 \0\ (_ent gms((i 0)))))
		(_type (_int ~STD_ULOGIC_VECTOR{selSize-1~downto~0}~12 0 12(_array -3 ((_dto c 1 i 0)))))
		(_port (_int sel 0 0 12(_ent(_in))))
		(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~12 0 13(_array -3 ((_dto c 2 i 0)))))
		(_port (_int input 1 0 13(_ent(_in))))
		(_port (_int output -3 0 14(_ent(_out))))
		(_var (_int selValue -2 0 22(_prcs 0((i 0)))))
		(_prcs
			(selection(_arch 0 0 21(_prcs (_simple)(_trgt(2))(_sens(0)(1))(_mon))))
		)
		(_type (_ext ~extstd.standard.POSITIVE (0 POSITIVE)))
		(_type (_ext ~extstd.standard.NATURAL (0 NATURAL)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (1 STD_ULOGIC)))
		(_type (_ext ~extieee.NUMERIC_STD.UNSIGNED (2 UNSIGNED)))
		(_type (_ext ~extstd.standard.INTEGER (0 INTEGER)))
	)
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_model . MuxWithOffset_Arch 3 -1)
)
I 000066 55 2353          1497519765539 ArithmeticShifter_TB_Arch
(_unit VHDL (arithmeticshifter_tb 0 5(arithmeticshifter_tb_arch 0 8))
	(_version vd0)
	(_time 1497519765540 2017.06.15 11:42:45)
	(_source (\./../../../test/shifter_tb.vhd\))
	(_parameters tan)
	(_code abacadfdfbfcf6bcacfbb3f1aeadaeacafada2ada8)
	(_ent
		(_time 1497519168129)
	)
	(_comp
		(ArithmeticShifter
			(_object
				(_gen (_int size -1 0 15(_ent((i 8)))))
				(_gen (_int shiftSize -1 0 16(_ent((i 3)))))
				(_type (_int ~STD_ULOGIC_VECTOR{shiftSize-1~downto~0}~13 0 19(_array -2 ((_dto c 2 i 0)))))
				(_port (_int shift 2 0 19(_ent (_in))))
				(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~13 0 20(_array -2 ((_dto c 3 i 0)))))
				(_port (_int input 3 0 20(_ent (_in))))
				(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~132 0 21(_array -2 ((_dto c 4 i 0)))))
				(_port (_int output 4 0 21(_ent (_out))))
			)
		)
	)
	(_inst shifterUnderTest 0 32(_comp ArithmeticShifter)
		(_gen
			((size)((i 12)))
			((shiftSize)((i 4)))
		)
		(_port
			((shift)(test_shift))
			((input)(test_in))
			((output)(_open))
		)
		(_use (_ent . ArithmeticShifter)
			(_gen
				((size)((i 12)))
				((shiftSize)((i 4)))
			)
			(_port
				((shift)(shift))
				((input)(input))
				((output)(output))
			)
		)
	)
	(_object
		(_cnst (_int SIZE -1 0 10(_arch((i 12)))))
		(_cnst (_int SHIFT_SIZE -1 0 11(_arch((i 4)))))
		(_type (_int ~STD_ULOGIC_VECTOR{SIZE-1~downto~0}~134 0 25(_array -2 ((_dto i 11 i 0)))))
		(_sig (_int test_in 0 0 25(_arch(_uni))))
		(_type (_int ~STD_ULOGIC_VECTOR{SHIFT_SIZE-1~downto~0}~13 0 26(_array -2 ((_dto i 3 i 0)))))
		(_sig (_int test_shift 1 0 26(_arch(_uni))))
		(_sig (_int test_clock -2 0 28(_arch(_uni((i 2)))(_event))))
		(_sig (_int test_end -2 0 29(_arch(_uni((i 2))))))
		(_prcs
			(line__43(_arch 0 0 43(_assignment (_trgt(2))(_sens(2)(3)))))
			(driveProcess(_arch 1 0 47(_prcs (_trgt(0)(1)(3))(_sens(2))(_mon))))
		)
		(_type (_ext ~extstd.standard.POSITIVE (0 POSITIVE)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (1 STD_ULOGIC)))
		(_type (_ext ~extstd.standard.INTEGER (0 INTEGER)))
		(_type (_ext ~extstd.standard.NATURAL (0 NATURAL)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC_VECTOR (1 STD_ULOGIC_VECTOR)))
	)
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_model . ArithmeticShifter_TB_Arch 5 -1)
)
I 000053 55 3031          1497520746352 Counter_Arch
(_unit VHDL (counter 0 4(counter_arch 0 14))
	(_version vd0)
	(_time 1497520746353 2017.06.15 11:59:06)
	(_source (\./../../../src/counter.vhd\))
	(_parameters tan)
	(_code f8feaea8a6aea9eea9fdeca2acfffafefbfeaefffd)
	(_ent
		(_time 1497272646401)
	)
	(_comp
		(RippleCarryAdder
			(_object
				(_gen (_int size -1 0 16(_ent((i 8)))))
				(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~13 0 18(_array -2 ((_dto c 1 i 0)))))
				(_port (_int inA 3 0 18(_ent (_in))))
				(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~132 0 19(_array -2 ((_dto c 2 i 0)))))
				(_port (_int inB 4 0 19(_ent (_in))))
				(_port (_int carryIn -2 0 20(_ent (_in))))
				(_port (_int carryOut -2 0 21(_ent (_out))))
				(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~134 0 22(_array -2 ((_dto c 3 i 0)))))
				(_port (_int sum 5 0 22(_ent (_out))))
			)
		)
		(GRegister
			(_object
				(_gen (_int size -1 0 27(_ent((i 8)))))
				(_port (_int clock -2 0 29(_ent (_in))))
				(_port (_int reset -2 0 30(_ent (_in))))
				(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~136 0 31(_array -2 ((_dto c 4 i 0)))))
				(_port (_int data 3 0 31(_ent (_in))))
				(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~138 0 32(_array -2 ((_dto c 5 i 0)))))
				(_port (_int value 4 0 32(_ent (_out))))
			)
		)
	)
	(_inst rcaInstance 0 45(_comp RippleCarryAdder)
		(_gen
			((size)(_code 6))
		)
		(_port
			((inA)(inA))
			((inB)(loopback))
			((carryIn)((i 2)))
			((carryOut)(_open))
			((sum)(data))
		)
		(_use (_ent . RippleCarryAdder)
			(_gen
				((size)(_code 7))
			)
			(_port
				((inA)(inA))
				((inB)(inB))
				((carryIn)(carryIn))
				((carryOut)(carryOut))
				((sum)(sum))
			)
		)
	)
	(_inst registerInstance 0 55(_comp GRegister)
		(_gen
			((size)(_code 8))
		)
		(_port
			((clock)(clock))
			((reset)(reset))
			((data)(data))
			((value)(loopback))
		)
		(_use (_ent . GRegister)
			(_gen
				((size)(_code 9))
			)
			(_port
				((clock)(clock))
				((reset)(reset))
				((data)(data))
				((value)(value))
			)
		)
	)
	(_object
		(_gen (_int size -1 0 5 \8\ (_ent gms((i 8)))))
		(_port (_int clock -2 0 7(_ent(_in))))
		(_port (_int reset -2 0 8(_ent(_in))))
		(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~12 0 9(_array -2 ((_dto c 10 i 0)))))
		(_port (_int inA 0 0 9(_ent(_in))))
		(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~122 0 10(_array -2 ((_dto c 11 i 0)))))
		(_port (_int value 1 0 10(_ent(_out))))
		(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~1310 0 37(_array -2 ((_dto c 12 i 0)))))
		(_sig (_int data 2 0 37(_arch(_uni))))
		(_sig (_int loopback 2 0 41(_arch(_uni))))
		(_prcs
			(line__65(_arch 0 0 65(_assignment (_trgt(3))(_sens(5)))))
		)
		(_type (_ext ~extstd.standard.POSITIVE (0 POSITIVE)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (1 STD_ULOGIC)))
		(_type (_ext ~extstd.standard.INTEGER (0 INTEGER)))
	)
	(_use (std(standard))(ieee(std_logic_1164)))
	(_model . Counter_Arch 13 -1)
)
I 000055 55 797           1497520746430 FullAdder_Arch
(_unit VHDL (fulladder 0 4(fulladder_arch 0 14))
	(_version vd0)
	(_time 1497520746431 2017.06.15 11:59:06)
	(_source (\./../../../src/fulladder.vhd\))
	(_parameters tan)
	(_code 46401645451141501441571c134042404341444040)
	(_ent
		(_time 1497272646463)
	)
	(_object
		(_port (_int inB -1 0 6(_ent(_in))))
		(_port (_int inA -1 0 7(_ent(_in))))
		(_port (_int carryIn -1 0 8(_ent(_in))))
		(_port (_int carryOut -1 0 9(_ent(_out))))
		(_port (_int sum -1 0 10(_ent(_out))))
		(_prcs
			(line__16(_arch 0 0 16(_assignment (_trgt(4))(_sens(0)(1)(2)))))
			(line__17(_arch 1 0 17(_assignment (_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (0 STD_ULOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard)))
	(_model . FullAdder_Arch 2 -1)
)
I 000055 55 1063          1497520746493 GRegister_Arch
(_unit VHDL (gregister 0 8(gregister_arch 0 18))
	(_version vd0)
	(_time 1497520746494 2017.06.15 11:59:06)
	(_source (\./../../../src/gregister.vhd\))
	(_parameters tan)
	(_code 8482d58b82d3d59282859ddfd68380828183868283)
	(_ent
		(_time 1497272646526)
	)
	(_object
		(_gen (_int size -1 0 9 \8\ (_ent gms((i 8)))))
		(_port (_int clock -2 0 11(_ent(_in)(_event))))
		(_port (_int reset -2 0 12(_ent(_in)(_event))))
		(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~12 0 13(_array -2 ((_dto c 1 i 0)))))
		(_port (_int data 0 0 13(_ent(_in))))
		(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~122 0 14(_array -2 ((_dto c 2 i 0)))))
		(_port (_int value 1 0 14(_ent(_out))))
		(_prcs
			(assignment(_arch 0 0 20(_prcs (_trgt(3))(_sens(0)(1)(2))(_dssslsensitivity 2))))
		)
		(_type (_ext ~extstd.standard.POSITIVE (0 POSITIVE)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (1 STD_ULOGIC)))
		(_type (_ext ~extstd.standard.INTEGER (0 INTEGER)))
	)
	(_use (std(standard))(ieee(std_logic_1164)))
	(_model . GRegister_Arch 3 -1)
)
I 000062 55 3109          1497520746542 RippleCarryAdder_Arch
(_unit VHDL (ripplecarryadder 0 4(ripplecarryadder_arch 0 15))
	(_version vd0)
	(_time 1497520746543 2017.06.15 11:59:06)
	(_source (\./../../../src/ripplecarryadder.vhd\))
	(_parameters tan)
	(_code b3b4e7e7b9e5e7a4b7b1f0e9e7b5b0b5b2b4b1b4b1)
	(_ent
		(_time 1497272646714)
	)
	(_comp
		(FullAdder
			(_object
				(_port (_int inA -2 0 19(_ent (_in))))
				(_port (_int inB -2 0 20(_ent (_in))))
				(_port (_int carryIn -2 0 21(_ent (_in))))
				(_port (_int carryOut -2 0 22(_ent (_out))))
				(_port (_int sum -2 0 23(_ent (_out))))
			)
		)
	)
	(_generate generateFullAdders 0 31(_for 4 )
		(_generate first 0 34(_if 0)
			(_inst fullAdderFirst 0 35(_comp FullAdder)
				(_port
					((inA)(inA(_object 1)))
					((inB)(inB(_object 1)))
					((carryIn)(carryIn))
					((carryOut)(carryWires(_object 1)))
					((sum)(sum(_object 1)))
				)
				(_use (_ent . FullAdder)
					(_port
						((inB)(inB))
						((inA)(inA))
						((carryIn)(carryIn))
						((carryOut)(carryOut))
						((sum)(sum))
					)
				)
			)
		)
		(_generate internal 0 46(_if 1)
			(_inst fullAdderInternal 0 47(_comp FullAdder)
				(_port
					((inA)(inA(_object 1)))
					((inB)(inB(_object 1)))
					((carryIn)(carryWires(_index 2)))
					((carryOut)(carryWires(_object 1)))
					((sum)(sum(_object 1)))
				)
				(_use (_ent . FullAdder)
					(_port
						((inB)(inB))
						((inA)(inA))
						((carryIn)(carryIn))
						((carryOut)(carryOut))
						((sum)(sum))
					)
				)
			)
		)
		(_generate last 0 58(_if 3)
			(_inst fullAdderLast 0 59(_comp FullAdder)
				(_port
					((inA)(inA(_object 1)))
					((inB)(inB(_object 1)))
					((carryIn)(carryWires(_index 4)))
					((carryOut)(carryOut))
					((sum)(sum(_object 1)))
				)
				(_use (_ent . FullAdder)
					(_port
						((inB)(inB))
						((inA)(inA))
						((carryIn)(carryIn))
						((carryOut)(carryOut))
						((sum)(sum))
					)
				)
			)
		)
		(_object
			(_cnst (_int i 4 0 31(_arch)))
		)
	)
	(_object
		(_gen (_int size -1 0 5 \8\ (_ent gms((i 8)))))
		(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~12 0 7(_array -2 ((_dto c 5 i 0)))))
		(_port (_int inA 0 0 7(_ent(_in))))
		(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~122 0 8(_array -2 ((_dto c 6 i 0)))))
		(_port (_int inB 1 0 8(_ent(_in))))
		(_port (_int carryIn -2 0 9(_ent(_in))))
		(_port (_int carryOut -2 0 10(_ent(_out))))
		(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~124 0 11(_array -2 ((_dto c 7 i 0)))))
		(_port (_int sum 2 0 11(_ent(_out))))
		(_type (_int ~STD_ULOGIC_VECTOR{size-2~downto~0}~13 0 27(_array -2 ((_dto c 8 i 0)))))
		(_sig (_int carryWires 3 0 27(_arch(_uni))))
		(_type (_int ~INTEGER~range~0~to~size-1~13 0 31(_scalar (_to i 0 c 9))))
		(_type (_ext ~extstd.standard.POSITIVE (0 POSITIVE)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (1 STD_ULOGIC)))
		(_type (_ext ~extstd.standard.BOOLEAN (0 BOOLEAN)))
		(_type (_ext ~extstd.standard.INTEGER (0 INTEGER)))
	)
	(_use (std(standard))(ieee(std_logic_1164)))
	(_model . RippleCarryAdder_Arch 10 -1)
)
I 000063 55 2304          1497520746602 ArithmeticShifter_Arch
(_unit VHDL (arithmeticshifter 0 5(arithmeticshifter_arch 0 17))
	(_version vd0)
	(_time 1497520746603 2017.06.15 11:59:06)
	(_source (\./../../../src/arithmeticshifter.vhd\))
	(_parameters tan)
	(_code f2f4a5a3f2a5afe5f4a0eaa8f7f4f7f5f6f4fbf4f1)
	(_ent
		(_time 1497519573036)
	)
	(_comp
		(MuxWithOffset
			(_object
				(_gen (_int size -1 0 20(_ent((i 8)))))
				(_gen (_int selSize -1 0 21(_ent((i 3)))))
				(_gen (_int offset -3 0 22(_ent((i 0)))))
				(_type (_int ~STD_ULOGIC_VECTOR{selSize-1~downto~0}~13 0 25(_array -2 ((_dto c 0 i 0)))))
				(_port (_int sel 4 0 25(_ent (_in))))
				(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~13 0 26(_array -2 ((_dto c 1 i 0)))))
				(_port (_int input 5 0 26(_ent (_in))))
				(_port (_int output -2 0 27(_ent (_out))))
			)
		)
	)
	(_generate generateMuxes 0 32(_for 3 )
		(_inst mux 0 33(_comp MuxWithOffset)
			(_gen
				((size)(_code 2))
				((selSize)(_code 3))
				((offset)(_code 4))
			)
			(_port
				((sel)(shift))
				((input)(input))
				((output)(output(_object 2)))
			)
			(_use (_ent . MuxWithOffset)
				(_gen
					((size)(_code 5))
					((selSize)(_code 6))
					((offset)(_code 7))
				)
				(_port
					((sel)(sel))
					((input)(input))
					((output)(output))
				)
			)
		)
		(_object
			(_cnst (_int i 3 0 32(_arch)))
		)
	)
	(_object
		(_gen (_int size -1 0 7 \8\ (_ent gms((i 8)))))
		(_gen (_int shiftSize -1 0 8 \3\ (_ent gms((i 3)))))
		(_type (_int ~STD_ULOGIC_VECTOR{shiftSize-1~downto~0}~12 0 11(_array -2 ((_dto c 8 i 0)))))
		(_port (_int shift 0 0 11(_ent(_in))))
		(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~12 0 12(_array -2 ((_dto c 9 i 0)))))
		(_port (_int input 1 0 12(_ent(_in))))
		(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~122 0 13(_array -2 ((_dto c 10 i 0)))))
		(_port (_int output 2 0 13(_ent(_out))))
		(_type (_int ~INTEGER~range~0~to~size-1~13 0 32(_scalar (_to i 0 c 11))))
		(_type (_ext ~extstd.standard.POSITIVE (0 POSITIVE)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (1 STD_ULOGIC)))
		(_type (_ext ~extstd.standard.NATURAL (0 NATURAL)))
		(_type (_ext ~extstd.standard.INTEGER (0 INTEGER)))
	)
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_model . ArithmeticShifter_Arch 12 -1)
)
I 000059 55 1304          1497520746790 MuxWithOffset_Arch
(_unit VHDL (muxwithoffset 0 5(muxwithoffset_arch 0 18))
	(_version vd0)
	(_time 1497520746791 2017.06.15 11:59:06)
	(_source (\./../../../src/muxwithoffset.vhd\))
	(_parameters tan)
	(_code adaaf9fbfcfbf1baa8abb4f6f8aba5abfbabababab)
	(_ent
		(_time 1497518575753)
	)
	(_object
		(_gen (_int size -1 0 7 \8\ (_ent gms((i 8)))))
		(_gen (_int selSize -1 0 8 \3\ (_ent gms((i 3)))))
		(_gen (_int offset -2 0 9 \0\ (_ent gms((i 0)))))
		(_type (_int ~STD_ULOGIC_VECTOR{selSize-1~downto~0}~12 0 12(_array -3 ((_dto c 1 i 0)))))
		(_port (_int sel 0 0 12(_ent(_in))))
		(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~12 0 13(_array -3 ((_dto c 2 i 0)))))
		(_port (_int input 1 0 13(_ent(_in))))
		(_port (_int output -3 0 14(_ent(_out))))
		(_var (_int selValue -2 0 22(_prcs 0((i 0)))))
		(_prcs
			(selection(_arch 0 0 21(_prcs (_simple)(_trgt(2))(_sens(0)(1))(_mon))))
		)
		(_type (_ext ~extstd.standard.POSITIVE (0 POSITIVE)))
		(_type (_ext ~extstd.standard.NATURAL (0 NATURAL)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (1 STD_ULOGIC)))
		(_type (_ext ~extieee.NUMERIC_STD.UNSIGNED (2 UNSIGNED)))
		(_type (_ext ~extstd.standard.INTEGER (0 INTEGER)))
	)
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_model . MuxWithOffset_Arch 3 -1)
)
I 000066 55 2353          1497520746852 ArithmeticShifter_TB_Arch
(_unit VHDL (arithmeticshifter_tb 0 5(arithmeticshifter_tb_arch 0 8))
	(_version vd0)
	(_time 1497520746853 2017.06.15 11:59:06)
	(_source (\./../../../test/shifter_tb.vhd\))
	(_parameters tan)
	(_code ecebedbebdbbb1fbebbcf4b6e9eae9ebe8eae5eaef)
	(_ent
		(_time 1497519168129)
	)
	(_comp
		(ArithmeticShifter
			(_object
				(_gen (_int size -1 0 15(_ent((i 8)))))
				(_gen (_int shiftSize -1 0 16(_ent((i 3)))))
				(_type (_int ~STD_ULOGIC_VECTOR{shiftSize-1~downto~0}~13 0 19(_array -2 ((_dto c 2 i 0)))))
				(_port (_int shift 2 0 19(_ent (_in))))
				(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~13 0 20(_array -2 ((_dto c 3 i 0)))))
				(_port (_int input 3 0 20(_ent (_in))))
				(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~132 0 21(_array -2 ((_dto c 4 i 0)))))
				(_port (_int output 4 0 21(_ent (_out))))
			)
		)
	)
	(_inst shifterUnderTest 0 32(_comp ArithmeticShifter)
		(_gen
			((size)((i 12)))
			((shiftSize)((i 4)))
		)
		(_port
			((shift)(test_shift))
			((input)(test_in))
			((output)(_open))
		)
		(_use (_ent . ArithmeticShifter)
			(_gen
				((size)((i 12)))
				((shiftSize)((i 4)))
			)
			(_port
				((shift)(shift))
				((input)(input))
				((output)(output))
			)
		)
	)
	(_object
		(_cnst (_int SIZE -1 0 10(_arch((i 12)))))
		(_cnst (_int SHIFT_SIZE -1 0 11(_arch((i 4)))))
		(_type (_int ~STD_ULOGIC_VECTOR{SIZE-1~downto~0}~134 0 25(_array -2 ((_dto i 11 i 0)))))
		(_sig (_int test_in 0 0 25(_arch(_uni))))
		(_type (_int ~STD_ULOGIC_VECTOR{SHIFT_SIZE-1~downto~0}~13 0 26(_array -2 ((_dto i 3 i 0)))))
		(_sig (_int test_shift 1 0 26(_arch(_uni))))
		(_sig (_int test_clock -2 0 28(_arch(_uni((i 2)))(_event))))
		(_sig (_int test_end -2 0 29(_arch(_uni((i 2))))))
		(_prcs
			(line__43(_arch 0 0 43(_assignment (_trgt(2))(_sens(2)(3)))))
			(driveProcess(_arch 1 0 47(_prcs (_trgt(0)(1)(3))(_sens(2))(_mon))))
		)
		(_type (_ext ~extstd.standard.POSITIVE (0 POSITIVE)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (1 STD_ULOGIC)))
		(_type (_ext ~extstd.standard.INTEGER (0 INTEGER)))
		(_type (_ext ~extstd.standard.NATURAL (0 NATURAL)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC_VECTOR (1 STD_ULOGIC_VECTOR)))
	)
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_model . ArithmeticShifter_TB_Arch 5 -1)
)
I 000053 55 3031          1497521675526 Counter_Arch
(_unit VHDL (counter 0 4(counter_arch 0 14))
	(_version vd0)
	(_time 1497521675527 2017.06.15 12:14:35)
	(_source (\./../../../src/counter.vhd\))
	(_parameters tan)
	(_code 8b8edb858fddda9dda8e9fd1df8c898d888ddd8c8e)
	(_ent
		(_time 1497272646401)
	)
	(_comp
		(RippleCarryAdder
			(_object
				(_gen (_int size -1 0 16(_ent((i 8)))))
				(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~13 0 18(_array -2 ((_dto c 1 i 0)))))
				(_port (_int inA 3 0 18(_ent (_in))))
				(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~132 0 19(_array -2 ((_dto c 2 i 0)))))
				(_port (_int inB 4 0 19(_ent (_in))))
				(_port (_int carryIn -2 0 20(_ent (_in))))
				(_port (_int carryOut -2 0 21(_ent (_out))))
				(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~134 0 22(_array -2 ((_dto c 3 i 0)))))
				(_port (_int sum 5 0 22(_ent (_out))))
			)
		)
		(GRegister
			(_object
				(_gen (_int size -1 0 27(_ent((i 8)))))
				(_port (_int clock -2 0 29(_ent (_in))))
				(_port (_int reset -2 0 30(_ent (_in))))
				(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~136 0 31(_array -2 ((_dto c 4 i 0)))))
				(_port (_int data 3 0 31(_ent (_in))))
				(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~138 0 32(_array -2 ((_dto c 5 i 0)))))
				(_port (_int value 4 0 32(_ent (_out))))
			)
		)
	)
	(_inst rcaInstance 0 45(_comp RippleCarryAdder)
		(_gen
			((size)(_code 6))
		)
		(_port
			((inA)(inA))
			((inB)(loopback))
			((carryIn)((i 2)))
			((carryOut)(_open))
			((sum)(data))
		)
		(_use (_ent . RippleCarryAdder)
			(_gen
				((size)(_code 7))
			)
			(_port
				((inA)(inA))
				((inB)(inB))
				((carryIn)(carryIn))
				((carryOut)(carryOut))
				((sum)(sum))
			)
		)
	)
	(_inst registerInstance 0 55(_comp GRegister)
		(_gen
			((size)(_code 8))
		)
		(_port
			((clock)(clock))
			((reset)(reset))
			((data)(data))
			((value)(loopback))
		)
		(_use (_ent . GRegister)
			(_gen
				((size)(_code 9))
			)
			(_port
				((clock)(clock))
				((reset)(reset))
				((data)(data))
				((value)(value))
			)
		)
	)
	(_object
		(_gen (_int size -1 0 5 \8\ (_ent gms((i 8)))))
		(_port (_int clock -2 0 7(_ent(_in))))
		(_port (_int reset -2 0 8(_ent(_in))))
		(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~12 0 9(_array -2 ((_dto c 10 i 0)))))
		(_port (_int inA 0 0 9(_ent(_in))))
		(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~122 0 10(_array -2 ((_dto c 11 i 0)))))
		(_port (_int value 1 0 10(_ent(_out))))
		(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~1310 0 37(_array -2 ((_dto c 12 i 0)))))
		(_sig (_int data 2 0 37(_arch(_uni))))
		(_sig (_int loopback 2 0 41(_arch(_uni))))
		(_prcs
			(line__65(_arch 0 0 65(_assignment (_trgt(3))(_sens(5)))))
		)
		(_type (_ext ~extstd.standard.POSITIVE (0 POSITIVE)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (1 STD_ULOGIC)))
		(_type (_ext ~extstd.standard.INTEGER (0 INTEGER)))
	)
	(_use (std(standard))(ieee(std_logic_1164)))
	(_model . Counter_Arch 13 -1)
)
I 000055 55 797           1497521675604 FullAdder_Arch
(_unit VHDL (fulladder 0 4(fulladder_arch 0 14))
	(_version vd0)
	(_time 1497521675605 2017.06.15 12:14:35)
	(_source (\./../../../src/fulladder.vhd\))
	(_parameters tan)
	(_code dadf8f898e8dddcc88ddcb808fdcdedcdfddd8dcdc)
	(_ent
		(_time 1497272646463)
	)
	(_object
		(_port (_int inB -1 0 6(_ent(_in))))
		(_port (_int inA -1 0 7(_ent(_in))))
		(_port (_int carryIn -1 0 8(_ent(_in))))
		(_port (_int carryOut -1 0 9(_ent(_out))))
		(_port (_int sum -1 0 10(_ent(_out))))
		(_prcs
			(line__16(_arch 0 0 16(_assignment (_trgt(4))(_sens(0)(1)(2)))))
			(line__17(_arch 1 0 17(_assignment (_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (0 STD_ULOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard)))
	(_model . FullAdder_Arch 2 -1)
)
I 000055 55 1063          1497521675666 GRegister_Arch
(_unit VHDL (gregister 0 8(gregister_arch 0 18))
	(_version vd0)
	(_time 1497521675667 2017.06.15 12:14:35)
	(_source (\./../../../src/gregister.vhd\))
	(_parameters tan)
	(_code 181d4b1e124f490e1e1901434a1f1c1e1d1f1a1e1f)
	(_ent
		(_time 1497272646526)
	)
	(_object
		(_gen (_int size -1 0 9 \8\ (_ent gms((i 8)))))
		(_port (_int clock -2 0 11(_ent(_in)(_event))))
		(_port (_int reset -2 0 12(_ent(_in)(_event))))
		(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~12 0 13(_array -2 ((_dto c 1 i 0)))))
		(_port (_int data 0 0 13(_ent(_in))))
		(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~122 0 14(_array -2 ((_dto c 2 i 0)))))
		(_port (_int value 1 0 14(_ent(_out))))
		(_prcs
			(assignment(_arch 0 0 20(_prcs (_trgt(3))(_sens(0)(1)(2))(_dssslsensitivity 2))))
		)
		(_type (_ext ~extstd.standard.POSITIVE (0 POSITIVE)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (1 STD_ULOGIC)))
		(_type (_ext ~extstd.standard.INTEGER (0 INTEGER)))
	)
	(_use (std(standard))(ieee(std_logic_1164)))
	(_model . GRegister_Arch 3 -1)
)
I 000062 55 3109          1497521675716 RippleCarryAdder_Arch
(_unit VHDL (ripplecarryadder 0 4(ripplecarryadder_arch 0 15))
	(_version vd0)
	(_time 1497521675717 2017.06.15 12:14:35)
	(_source (\./../../../src/ripplecarryadder.vhd\))
	(_parameters tan)
	(_code 47431145491113504345041d134144414640454045)
	(_ent
		(_time 1497272646714)
	)
	(_comp
		(FullAdder
			(_object
				(_port (_int inA -2 0 19(_ent (_in))))
				(_port (_int inB -2 0 20(_ent (_in))))
				(_port (_int carryIn -2 0 21(_ent (_in))))
				(_port (_int carryOut -2 0 22(_ent (_out))))
				(_port (_int sum -2 0 23(_ent (_out))))
			)
		)
	)
	(_generate generateFullAdders 0 31(_for 4 )
		(_generate first 0 34(_if 0)
			(_inst fullAdderFirst 0 35(_comp FullAdder)
				(_port
					((inA)(inA(_object 1)))
					((inB)(inB(_object 1)))
					((carryIn)(carryIn))
					((carryOut)(carryWires(_object 1)))
					((sum)(sum(_object 1)))
				)
				(_use (_ent . FullAdder)
					(_port
						((inB)(inB))
						((inA)(inA))
						((carryIn)(carryIn))
						((carryOut)(carryOut))
						((sum)(sum))
					)
				)
			)
		)
		(_generate internal 0 46(_if 1)
			(_inst fullAdderInternal 0 47(_comp FullAdder)
				(_port
					((inA)(inA(_object 1)))
					((inB)(inB(_object 1)))
					((carryIn)(carryWires(_index 2)))
					((carryOut)(carryWires(_object 1)))
					((sum)(sum(_object 1)))
				)
				(_use (_ent . FullAdder)
					(_port
						((inB)(inB))
						((inA)(inA))
						((carryIn)(carryIn))
						((carryOut)(carryOut))
						((sum)(sum))
					)
				)
			)
		)
		(_generate last 0 58(_if 3)
			(_inst fullAdderLast 0 59(_comp FullAdder)
				(_port
					((inA)(inA(_object 1)))
					((inB)(inB(_object 1)))
					((carryIn)(carryWires(_index 4)))
					((carryOut)(carryOut))
					((sum)(sum(_object 1)))
				)
				(_use (_ent . FullAdder)
					(_port
						((inB)(inB))
						((inA)(inA))
						((carryIn)(carryIn))
						((carryOut)(carryOut))
						((sum)(sum))
					)
				)
			)
		)
		(_object
			(_cnst (_int i 4 0 31(_arch)))
		)
	)
	(_object
		(_gen (_int size -1 0 5 \8\ (_ent gms((i 8)))))
		(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~12 0 7(_array -2 ((_dto c 5 i 0)))))
		(_port (_int inA 0 0 7(_ent(_in))))
		(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~122 0 8(_array -2 ((_dto c 6 i 0)))))
		(_port (_int inB 1 0 8(_ent(_in))))
		(_port (_int carryIn -2 0 9(_ent(_in))))
		(_port (_int carryOut -2 0 10(_ent(_out))))
		(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~124 0 11(_array -2 ((_dto c 7 i 0)))))
		(_port (_int sum 2 0 11(_ent(_out))))
		(_type (_int ~STD_ULOGIC_VECTOR{size-2~downto~0}~13 0 27(_array -2 ((_dto c 8 i 0)))))
		(_sig (_int carryWires 3 0 27(_arch(_uni))))
		(_type (_int ~INTEGER~range~0~to~size-1~13 0 31(_scalar (_to i 0 c 9))))
		(_type (_ext ~extstd.standard.POSITIVE (0 POSITIVE)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (1 STD_ULOGIC)))
		(_type (_ext ~extstd.standard.BOOLEAN (0 BOOLEAN)))
		(_type (_ext ~extstd.standard.INTEGER (0 INTEGER)))
	)
	(_use (std(standard))(ieee(std_logic_1164)))
	(_model . RippleCarryAdder_Arch 10 -1)
)
I 000063 55 2335          1497521675776 ArithmeticShifter_Arch
(_unit VHDL (arithmeticshifter 0 5(arithmeticshifter_arch 0 17))
	(_version vd0)
	(_time 1497521675777 2017.06.15 12:14:35)
	(_source (\./../../../src/arithmeticshifter.vhd\))
	(_parameters tan)
	(_code 8580d08a82d2d89283d79ddf8083808281838c8386)
	(_ent
		(_time 1497519573036)
	)
	(_comp
		(MuxWithOffset
			(_object
				(_gen (_int size -1 0 20(_ent((i 8)))))
				(_gen (_int selSize -1 0 21(_ent((i 3)))))
				(_gen (_int offset -3 0 22(_ent((i 0)))))
				(_type (_int ~STD_ULOGIC_VECTOR{selSize-1~downto~0}~13 0 25(_array -2 ((_dto c 0 i 0)))))
				(_port (_int sel 4 0 25(_ent (_in))))
				(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~13 0 26(_array -2 ((_dto c 1 i 0)))))
				(_port (_int input 5 0 26(_ent (_in))))
				(_port (_int output -2 0 27(_ent (_out))))
			)
		)
	)
	(_generate generateMuxes 0 32(_for 3 )
		(_inst mux 0 33(_comp MuxWithOffset)
			(_gen
				((size)(_code 2))
				((selSize)(_code 3))
				((offset)(_code 4))
			)
			(_port
				((sel)(shift))
				((input)(input))
				((output)(output(_object 2)))
			)
			(_use (_ent . MuxWithOffset)
				(_gen
					((size)(_code 5))
					((selSize)(_code 6))
					((offset)(_code 7))
				)
				(_port
					((sel)(sel))
					((input)(input))
					((test_selValue)(_open))
					((output)(output))
				)
			)
		)
		(_object
			(_cnst (_int i 3 0 32(_arch)))
		)
	)
	(_object
		(_gen (_int size -1 0 7 \8\ (_ent gms((i 8)))))
		(_gen (_int shiftSize -1 0 8 \3\ (_ent gms((i 3)))))
		(_type (_int ~STD_ULOGIC_VECTOR{shiftSize-1~downto~0}~12 0 11(_array -2 ((_dto c 8 i 0)))))
		(_port (_int shift 0 0 11(_ent(_in))))
		(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~12 0 12(_array -2 ((_dto c 9 i 0)))))
		(_port (_int input 1 0 12(_ent(_in))))
		(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~122 0 13(_array -2 ((_dto c 10 i 0)))))
		(_port (_int output 2 0 13(_ent(_out))))
		(_type (_int ~INTEGER~range~0~to~size-1~13 0 32(_scalar (_to i 0 c 11))))
		(_type (_ext ~extstd.standard.POSITIVE (0 POSITIVE)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (1 STD_ULOGIC)))
		(_type (_ext ~extstd.standard.NATURAL (0 NATURAL)))
		(_type (_ext ~extstd.standard.INTEGER (0 INTEGER)))
	)
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_model . ArithmeticShifter_Arch 12 -1)
)
I 000066 55 2353          1497521675854 ArithmeticShifter_TB_Arch
(_unit VHDL (arithmeticshifter_tb 0 5(arithmeticshifter_tb_arch 0 8))
	(_version vd0)
	(_time 1497521675855 2017.06.15 12:14:35)
	(_source (\./../../../test/shifter_tb.vhd\))
	(_parameters tan)
	(_code d4d18187d28389c3d384cc8ed1d2d1d3d0d2ddd2d7)
	(_ent
		(_time 1497519168129)
	)
	(_comp
		(ArithmeticShifter
			(_object
				(_gen (_int size -1 0 15(_ent((i 8)))))
				(_gen (_int shiftSize -1 0 16(_ent((i 3)))))
				(_type (_int ~STD_ULOGIC_VECTOR{shiftSize-1~downto~0}~13 0 19(_array -2 ((_dto c 2 i 0)))))
				(_port (_int shift 2 0 19(_ent (_in))))
				(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~13 0 20(_array -2 ((_dto c 3 i 0)))))
				(_port (_int input 3 0 20(_ent (_in))))
				(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~132 0 21(_array -2 ((_dto c 4 i 0)))))
				(_port (_int output 4 0 21(_ent (_out))))
			)
		)
	)
	(_inst shifterUnderTest 0 32(_comp ArithmeticShifter)
		(_gen
			((size)((i 12)))
			((shiftSize)((i 4)))
		)
		(_port
			((shift)(test_shift))
			((input)(test_in))
			((output)(_open))
		)
		(_use (_ent . ArithmeticShifter)
			(_gen
				((size)((i 12)))
				((shiftSize)((i 4)))
			)
			(_port
				((shift)(shift))
				((input)(input))
				((output)(output))
			)
		)
	)
	(_object
		(_cnst (_int SIZE -1 0 10(_arch((i 12)))))
		(_cnst (_int SHIFT_SIZE -1 0 11(_arch((i 4)))))
		(_type (_int ~STD_ULOGIC_VECTOR{SIZE-1~downto~0}~134 0 25(_array -2 ((_dto i 11 i 0)))))
		(_sig (_int test_in 0 0 25(_arch(_uni))))
		(_type (_int ~STD_ULOGIC_VECTOR{SHIFT_SIZE-1~downto~0}~13 0 26(_array -2 ((_dto i 3 i 0)))))
		(_sig (_int test_shift 1 0 26(_arch(_uni))))
		(_sig (_int test_clock -2 0 28(_arch(_uni((i 2)))(_event))))
		(_sig (_int test_end -2 0 29(_arch(_uni((i 2))))))
		(_prcs
			(line__43(_arch 0 0 43(_assignment (_trgt(2))(_sens(2)(3)))))
			(driveProcess(_arch 1 0 47(_prcs (_trgt(0)(1)(3))(_sens(2))(_mon))))
		)
		(_type (_ext ~extstd.standard.POSITIVE (0 POSITIVE)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (1 STD_ULOGIC)))
		(_type (_ext ~extstd.standard.INTEGER (0 INTEGER)))
		(_type (_ext ~extstd.standard.NATURAL (0 NATURAL)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC_VECTOR (1 STD_ULOGIC_VECTOR)))
	)
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_model . ArithmeticShifter_TB_Arch 5 -1)
)
I 000059 55 1533          1497521690619 MuxWithOffset_Arch
(_unit VHDL (muxwithoffset 0 5(muxwithoffset_arch 0 19))
	(_version vd0)
	(_time 1497521690620 2017.06.15 12:14:50)
	(_source (\./../../../src/muxwithoffset.vhd\))
	(_parameters tan)
	(_code 8180d28e85d7dd96848398dad4878987d787878787)
	(_ent
		(_time 1497521654947)
	)
	(_object
		(_gen (_int size -1 0 7 \8\ (_ent gms((i 8)))))
		(_gen (_int selSize -1 0 8 \3\ (_ent gms((i 3)))))
		(_gen (_int offset -2 0 9 \0\ (_ent gms((i 0)))))
		(_type (_int ~STD_ULOGIC_VECTOR{selSize-1~downto~0}~12 0 12(_array -3 ((_dto c 1 i 0)))))
		(_port (_int sel 0 0 12(_ent(_in))))
		(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~12 0 13(_array -3 ((_dto c 2 i 0)))))
		(_port (_int input 1 0 13(_ent(_in))))
		(_type (_int ~STD_ULOGIC_VECTOR{selSize+5~downto~0}~12 0 14(_array -3 ((_dto c 3 i 0)))))
		(_port (_int test_selValue 2 0 14(_ent(_out))))
		(_port (_int output -3 0 15(_ent(_out))))
		(_var (_int selValue -2 0 23(_prcs 0((i 0)))))
		(_prcs
			(selection(_arch 0 0 22(_prcs (_simple)(_trgt(2)(3))(_sens(0)(1))(_mon))))
		)
		(_type (_ext ~extstd.standard.POSITIVE (0 POSITIVE)))
		(_type (_ext ~extstd.standard.NATURAL (0 NATURAL)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (1 STD_ULOGIC)))
		(_type (_ext ~extieee.NUMERIC_STD.UNSIGNED (2 UNSIGNED)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC_VECTOR (1 STD_ULOGIC_VECTOR)))
		(_type (_ext ~extstd.standard.INTEGER (0 INTEGER)))
	)
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_model . MuxWithOffset_Arch 4 -1)
)
I 000053 55 3031          1497521693950 Counter_Arch
(_unit VHDL (counter 0 4(counter_arch 0 14))
	(_version vd0)
	(_time 1497521693951 2017.06.15 12:14:53)
	(_source (\./../../../src/counter.vhd\))
	(_parameters tan)
	(_code 818f868fd6d7d097d08495dbd58683878287d78684)
	(_ent
		(_time 1497272646401)
	)
	(_comp
		(RippleCarryAdder
			(_object
				(_gen (_int size -1 0 16(_ent((i 8)))))
				(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~13 0 18(_array -2 ((_dto c 1 i 0)))))
				(_port (_int inA 3 0 18(_ent (_in))))
				(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~132 0 19(_array -2 ((_dto c 2 i 0)))))
				(_port (_int inB 4 0 19(_ent (_in))))
				(_port (_int carryIn -2 0 20(_ent (_in))))
				(_port (_int carryOut -2 0 21(_ent (_out))))
				(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~134 0 22(_array -2 ((_dto c 3 i 0)))))
				(_port (_int sum 5 0 22(_ent (_out))))
			)
		)
		(GRegister
			(_object
				(_gen (_int size -1 0 27(_ent((i 8)))))
				(_port (_int clock -2 0 29(_ent (_in))))
				(_port (_int reset -2 0 30(_ent (_in))))
				(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~136 0 31(_array -2 ((_dto c 4 i 0)))))
				(_port (_int data 3 0 31(_ent (_in))))
				(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~138 0 32(_array -2 ((_dto c 5 i 0)))))
				(_port (_int value 4 0 32(_ent (_out))))
			)
		)
	)
	(_inst rcaInstance 0 45(_comp RippleCarryAdder)
		(_gen
			((size)(_code 6))
		)
		(_port
			((inA)(inA))
			((inB)(loopback))
			((carryIn)((i 2)))
			((carryOut)(_open))
			((sum)(data))
		)
		(_use (_ent . RippleCarryAdder)
			(_gen
				((size)(_code 7))
			)
			(_port
				((inA)(inA))
				((inB)(inB))
				((carryIn)(carryIn))
				((carryOut)(carryOut))
				((sum)(sum))
			)
		)
	)
	(_inst registerInstance 0 55(_comp GRegister)
		(_gen
			((size)(_code 8))
		)
		(_port
			((clock)(clock))
			((reset)(reset))
			((data)(data))
			((value)(loopback))
		)
		(_use (_ent . GRegister)
			(_gen
				((size)(_code 9))
			)
			(_port
				((clock)(clock))
				((reset)(reset))
				((data)(data))
				((value)(value))
			)
		)
	)
	(_object
		(_gen (_int size -1 0 5 \8\ (_ent gms((i 8)))))
		(_port (_int clock -2 0 7(_ent(_in))))
		(_port (_int reset -2 0 8(_ent(_in))))
		(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~12 0 9(_array -2 ((_dto c 10 i 0)))))
		(_port (_int inA 0 0 9(_ent(_in))))
		(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~122 0 10(_array -2 ((_dto c 11 i 0)))))
		(_port (_int value 1 0 10(_ent(_out))))
		(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~1310 0 37(_array -2 ((_dto c 12 i 0)))))
		(_sig (_int data 2 0 37(_arch(_uni))))
		(_sig (_int loopback 2 0 41(_arch(_uni))))
		(_prcs
			(line__65(_arch 0 0 65(_assignment (_trgt(3))(_sens(5)))))
		)
		(_type (_ext ~extstd.standard.POSITIVE (0 POSITIVE)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (1 STD_ULOGIC)))
		(_type (_ext ~extstd.standard.INTEGER (0 INTEGER)))
	)
	(_use (std(standard))(ieee(std_logic_1164)))
	(_model . Counter_Arch 13 -1)
)
I 000055 55 797           1497521694012 FullAdder_Arch
(_unit VHDL (fulladder 0 4(fulladder_arch 0 14))
	(_version vd0)
	(_time 1497521694013 2017.06.15 12:14:54)
	(_source (\./../../../src/fulladder.vhd\))
	(_parameters tan)
	(_code c0cec294c597c7d692c7d19a95c6c4c6c5c7c2c6c6)
	(_ent
		(_time 1497272646463)
	)
	(_object
		(_port (_int inB -1 0 6(_ent(_in))))
		(_port (_int inA -1 0 7(_ent(_in))))
		(_port (_int carryIn -1 0 8(_ent(_in))))
		(_port (_int carryOut -1 0 9(_ent(_out))))
		(_port (_int sum -1 0 10(_ent(_out))))
		(_prcs
			(line__16(_arch 0 0 16(_assignment (_trgt(4))(_sens(0)(1)(2)))))
			(line__17(_arch 1 0 17(_assignment (_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (0 STD_ULOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard)))
	(_model . FullAdder_Arch 2 -1)
)
I 000055 55 1063          1497521694059 GRegister_Arch
(_unit VHDL (gregister 0 8(gregister_arch 0 18))
	(_version vd0)
	(_time 1497521694072 2017.06.15 12:14:54)
	(_source (\./../../../src/gregister.vhd\))
	(_parameters tan)
	(_code fef0fdafa9a9afe8f8ffe7a5acf9faf8fbf9fcf8f9)
	(_ent
		(_time 1497272646526)
	)
	(_object
		(_gen (_int size -1 0 9 \8\ (_ent gms((i 8)))))
		(_port (_int clock -2 0 11(_ent(_in)(_event))))
		(_port (_int reset -2 0 12(_ent(_in)(_event))))
		(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~12 0 13(_array -2 ((_dto c 1 i 0)))))
		(_port (_int data 0 0 13(_ent(_in))))
		(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~122 0 14(_array -2 ((_dto c 2 i 0)))))
		(_port (_int value 1 0 14(_ent(_out))))
		(_prcs
			(assignment(_arch 0 0 20(_prcs (_trgt(3))(_sens(0)(1)(2))(_dssslsensitivity 2))))
		)
		(_type (_ext ~extstd.standard.POSITIVE (0 POSITIVE)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (1 STD_ULOGIC)))
		(_type (_ext ~extstd.standard.INTEGER (0 INTEGER)))
	)
	(_use (std(standard))(ieee(std_logic_1164)))
	(_model . GRegister_Arch 3 -1)
)
I 000062 55 3109          1497521694121 RippleCarryAdder_Arch
(_unit VHDL (ripplecarryadder 0 4(ripplecarryadder_arch 0 15))
	(_version vd0)
	(_time 1497521694122 2017.06.15 12:14:54)
	(_source (\./../../../src/ripplecarryadder.vhd\))
	(_parameters tan)
	(_code 2d222a29707b793a292f6e77792b2e2b2c2a2f2a2f)
	(_ent
		(_time 1497272646714)
	)
	(_comp
		(FullAdder
			(_object
				(_port (_int inA -2 0 19(_ent (_in))))
				(_port (_int inB -2 0 20(_ent (_in))))
				(_port (_int carryIn -2 0 21(_ent (_in))))
				(_port (_int carryOut -2 0 22(_ent (_out))))
				(_port (_int sum -2 0 23(_ent (_out))))
			)
		)
	)
	(_generate generateFullAdders 0 31(_for 4 )
		(_generate first 0 34(_if 0)
			(_inst fullAdderFirst 0 35(_comp FullAdder)
				(_port
					((inA)(inA(_object 1)))
					((inB)(inB(_object 1)))
					((carryIn)(carryIn))
					((carryOut)(carryWires(_object 1)))
					((sum)(sum(_object 1)))
				)
				(_use (_ent . FullAdder)
					(_port
						((inB)(inB))
						((inA)(inA))
						((carryIn)(carryIn))
						((carryOut)(carryOut))
						((sum)(sum))
					)
				)
			)
		)
		(_generate internal 0 46(_if 1)
			(_inst fullAdderInternal 0 47(_comp FullAdder)
				(_port
					((inA)(inA(_object 1)))
					((inB)(inB(_object 1)))
					((carryIn)(carryWires(_index 2)))
					((carryOut)(carryWires(_object 1)))
					((sum)(sum(_object 1)))
				)
				(_use (_ent . FullAdder)
					(_port
						((inB)(inB))
						((inA)(inA))
						((carryIn)(carryIn))
						((carryOut)(carryOut))
						((sum)(sum))
					)
				)
			)
		)
		(_generate last 0 58(_if 3)
			(_inst fullAdderLast 0 59(_comp FullAdder)
				(_port
					((inA)(inA(_object 1)))
					((inB)(inB(_object 1)))
					((carryIn)(carryWires(_index 4)))
					((carryOut)(carryOut))
					((sum)(sum(_object 1)))
				)
				(_use (_ent . FullAdder)
					(_port
						((inB)(inB))
						((inA)(inA))
						((carryIn)(carryIn))
						((carryOut)(carryOut))
						((sum)(sum))
					)
				)
			)
		)
		(_object
			(_cnst (_int i 4 0 31(_arch)))
		)
	)
	(_object
		(_gen (_int size -1 0 5 \8\ (_ent gms((i 8)))))
		(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~12 0 7(_array -2 ((_dto c 5 i 0)))))
		(_port (_int inA 0 0 7(_ent(_in))))
		(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~122 0 8(_array -2 ((_dto c 6 i 0)))))
		(_port (_int inB 1 0 8(_ent(_in))))
		(_port (_int carryIn -2 0 9(_ent(_in))))
		(_port (_int carryOut -2 0 10(_ent(_out))))
		(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~124 0 11(_array -2 ((_dto c 7 i 0)))))
		(_port (_int sum 2 0 11(_ent(_out))))
		(_type (_int ~STD_ULOGIC_VECTOR{size-2~downto~0}~13 0 27(_array -2 ((_dto c 8 i 0)))))
		(_sig (_int carryWires 3 0 27(_arch(_uni))))
		(_type (_int ~INTEGER~range~0~to~size-1~13 0 31(_scalar (_to i 0 c 9))))
		(_type (_ext ~extstd.standard.POSITIVE (0 POSITIVE)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (1 STD_ULOGIC)))
		(_type (_ext ~extstd.standard.BOOLEAN (0 BOOLEAN)))
		(_type (_ext ~extstd.standard.INTEGER (0 INTEGER)))
	)
	(_use (std(standard))(ieee(std_logic_1164)))
	(_model . RippleCarryAdder_Arch 10 -1)
)
I 000063 55 2335          1497521694168 ArithmeticShifter_Arch
(_unit VHDL (arithmeticshifter 0 5(arithmeticshifter_arch 0 17))
	(_version vd0)
	(_time 1497521694169 2017.06.15 12:14:54)
	(_source (\./../../../src/arithmeticshifter.vhd\))
	(_parameters tan)
	(_code 5c52585e0d0b014b5a0e4406595a595b585a555a5f)
	(_ent
		(_time 1497519573036)
	)
	(_comp
		(MuxWithOffset
			(_object
				(_gen (_int size -1 0 20(_ent((i 8)))))
				(_gen (_int selSize -1 0 21(_ent((i 3)))))
				(_gen (_int offset -3 0 22(_ent((i 0)))))
				(_type (_int ~STD_ULOGIC_VECTOR{selSize-1~downto~0}~13 0 25(_array -2 ((_dto c 0 i 0)))))
				(_port (_int sel 4 0 25(_ent (_in))))
				(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~13 0 26(_array -2 ((_dto c 1 i 0)))))
				(_port (_int input 5 0 26(_ent (_in))))
				(_port (_int output -2 0 27(_ent (_out))))
			)
		)
	)
	(_generate generateMuxes 0 32(_for 3 )
		(_inst mux 0 33(_comp MuxWithOffset)
			(_gen
				((size)(_code 2))
				((selSize)(_code 3))
				((offset)(_code 4))
			)
			(_port
				((sel)(shift))
				((input)(input))
				((output)(output(_object 2)))
			)
			(_use (_ent . MuxWithOffset)
				(_gen
					((size)(_code 5))
					((selSize)(_code 6))
					((offset)(_code 7))
				)
				(_port
					((sel)(sel))
					((input)(input))
					((test_selValue)(_open))
					((output)(output))
				)
			)
		)
		(_object
			(_cnst (_int i 3 0 32(_arch)))
		)
	)
	(_object
		(_gen (_int size -1 0 7 \8\ (_ent gms((i 8)))))
		(_gen (_int shiftSize -1 0 8 \3\ (_ent gms((i 3)))))
		(_type (_int ~STD_ULOGIC_VECTOR{shiftSize-1~downto~0}~12 0 11(_array -2 ((_dto c 8 i 0)))))
		(_port (_int shift 0 0 11(_ent(_in))))
		(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~12 0 12(_array -2 ((_dto c 9 i 0)))))
		(_port (_int input 1 0 12(_ent(_in))))
		(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~122 0 13(_array -2 ((_dto c 10 i 0)))))
		(_port (_int output 2 0 13(_ent(_out))))
		(_type (_int ~INTEGER~range~0~to~size-1~13 0 32(_scalar (_to i 0 c 11))))
		(_type (_ext ~extstd.standard.POSITIVE (0 POSITIVE)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (1 STD_ULOGIC)))
		(_type (_ext ~extstd.standard.NATURAL (0 NATURAL)))
		(_type (_ext ~extstd.standard.INTEGER (0 INTEGER)))
	)
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_model . ArithmeticShifter_Arch 12 -1)
)
I 000059 55 1533          1497521694229 MuxWithOffset_Arch
(_unit VHDL (muxwithoffset 0 5(muxwithoffset_arch 0 19))
	(_version vd0)
	(_time 1497521694230 2017.06.15 12:14:54)
	(_source (\./../../../src/muxwithoffset.vhd\))
	(_parameters tan)
	(_code 9b95ca95cccdc78c9e9982c0ce9d939dcd9d9d9d9d)
	(_ent
		(_time 1497521654947)
	)
	(_object
		(_gen (_int size -1 0 7 \8\ (_ent gms((i 8)))))
		(_gen (_int selSize -1 0 8 \3\ (_ent gms((i 3)))))
		(_gen (_int offset -2 0 9 \0\ (_ent gms((i 0)))))
		(_type (_int ~STD_ULOGIC_VECTOR{selSize-1~downto~0}~12 0 12(_array -3 ((_dto c 1 i 0)))))
		(_port (_int sel 0 0 12(_ent(_in))))
		(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~12 0 13(_array -3 ((_dto c 2 i 0)))))
		(_port (_int input 1 0 13(_ent(_in))))
		(_type (_int ~STD_ULOGIC_VECTOR{selSize+5~downto~0}~12 0 14(_array -3 ((_dto c 3 i 0)))))
		(_port (_int test_selValue 2 0 14(_ent(_out))))
		(_port (_int output -3 0 15(_ent(_out))))
		(_var (_int selValue -2 0 23(_prcs 0((i 0)))))
		(_prcs
			(selection(_arch 0 0 22(_prcs (_simple)(_trgt(2)(3))(_sens(0)(1))(_mon))))
		)
		(_type (_ext ~extstd.standard.POSITIVE (0 POSITIVE)))
		(_type (_ext ~extstd.standard.NATURAL (0 NATURAL)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (1 STD_ULOGIC)))
		(_type (_ext ~extieee.NUMERIC_STD.UNSIGNED (2 UNSIGNED)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC_VECTOR (1 STD_ULOGIC_VECTOR)))
		(_type (_ext ~extstd.standard.INTEGER (0 INTEGER)))
	)
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_model . MuxWithOffset_Arch 4 -1)
)
I 000066 55 2353          1497521694291 ArithmeticShifter_TB_Arch
(_unit VHDL (arithmeticshifter_tb 0 5(arithmeticshifter_tb_arch 0 8))
	(_version vd0)
	(_time 1497521694292 2017.06.15 12:14:54)
	(_source (\./../../../test/shifter_tb.vhd\))
	(_parameters tan)
	(_code d9d7dd8ad28e84cede89c183dcdfdcdedddfd0dfda)
	(_ent
		(_time 1497519168129)
	)
	(_comp
		(ArithmeticShifter
			(_object
				(_gen (_int size -1 0 15(_ent((i 8)))))
				(_gen (_int shiftSize -1 0 16(_ent((i 3)))))
				(_type (_int ~STD_ULOGIC_VECTOR{shiftSize-1~downto~0}~13 0 19(_array -2 ((_dto c 2 i 0)))))
				(_port (_int shift 2 0 19(_ent (_in))))
				(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~13 0 20(_array -2 ((_dto c 3 i 0)))))
				(_port (_int input 3 0 20(_ent (_in))))
				(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~132 0 21(_array -2 ((_dto c 4 i 0)))))
				(_port (_int output 4 0 21(_ent (_out))))
			)
		)
	)
	(_inst shifterUnderTest 0 32(_comp ArithmeticShifter)
		(_gen
			((size)((i 12)))
			((shiftSize)((i 4)))
		)
		(_port
			((shift)(test_shift))
			((input)(test_in))
			((output)(_open))
		)
		(_use (_ent . ArithmeticShifter)
			(_gen
				((size)((i 12)))
				((shiftSize)((i 4)))
			)
			(_port
				((shift)(shift))
				((input)(input))
				((output)(output))
			)
		)
	)
	(_object
		(_cnst (_int SIZE -1 0 10(_arch((i 12)))))
		(_cnst (_int SHIFT_SIZE -1 0 11(_arch((i 4)))))
		(_type (_int ~STD_ULOGIC_VECTOR{SIZE-1~downto~0}~134 0 25(_array -2 ((_dto i 11 i 0)))))
		(_sig (_int test_in 0 0 25(_arch(_uni))))
		(_type (_int ~STD_ULOGIC_VECTOR{SHIFT_SIZE-1~downto~0}~13 0 26(_array -2 ((_dto i 3 i 0)))))
		(_sig (_int test_shift 1 0 26(_arch(_uni))))
		(_sig (_int test_clock -2 0 28(_arch(_uni((i 2)))(_event))))
		(_sig (_int test_end -2 0 29(_arch(_uni((i 2))))))
		(_prcs
			(line__43(_arch 0 0 43(_assignment (_trgt(2))(_sens(2)(3)))))
			(driveProcess(_arch 1 0 47(_prcs (_trgt(0)(1)(3))(_sens(2))(_mon))))
		)
		(_type (_ext ~extstd.standard.POSITIVE (0 POSITIVE)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (1 STD_ULOGIC)))
		(_type (_ext ~extstd.standard.INTEGER (0 INTEGER)))
		(_type (_ext ~extstd.standard.NATURAL (0 NATURAL)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC_VECTOR (1 STD_ULOGIC_VECTOR)))
	)
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_model . ArithmeticShifter_TB_Arch 5 -1)
)
I 000053 55 3031          1497521771122 Counter_Arch
(_unit VHDL (counter 0 4(counter_arch 0 14))
	(_version vd0)
	(_time 1497521771123 2017.06.15 12:16:11)
	(_source (\./../../../src/counter.vhd\))
	(_parameters tan)
	(_code f5a1f7a5a6a3a4e3a4f0e1afa1f2f7f3f6f3a3f2f0)
	(_ent
		(_time 1497272646401)
	)
	(_comp
		(RippleCarryAdder
			(_object
				(_gen (_int size -1 0 16(_ent((i 8)))))
				(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~13 0 18(_array -2 ((_dto c 1 i 0)))))
				(_port (_int inA 3 0 18(_ent (_in))))
				(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~132 0 19(_array -2 ((_dto c 2 i 0)))))
				(_port (_int inB 4 0 19(_ent (_in))))
				(_port (_int carryIn -2 0 20(_ent (_in))))
				(_port (_int carryOut -2 0 21(_ent (_out))))
				(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~134 0 22(_array -2 ((_dto c 3 i 0)))))
				(_port (_int sum 5 0 22(_ent (_out))))
			)
		)
		(GRegister
			(_object
				(_gen (_int size -1 0 27(_ent((i 8)))))
				(_port (_int clock -2 0 29(_ent (_in))))
				(_port (_int reset -2 0 30(_ent (_in))))
				(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~136 0 31(_array -2 ((_dto c 4 i 0)))))
				(_port (_int data 3 0 31(_ent (_in))))
				(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~138 0 32(_array -2 ((_dto c 5 i 0)))))
				(_port (_int value 4 0 32(_ent (_out))))
			)
		)
	)
	(_inst rcaInstance 0 45(_comp RippleCarryAdder)
		(_gen
			((size)(_code 6))
		)
		(_port
			((inA)(inA))
			((inB)(loopback))
			((carryIn)((i 2)))
			((carryOut)(_open))
			((sum)(data))
		)
		(_use (_ent . RippleCarryAdder)
			(_gen
				((size)(_code 7))
			)
			(_port
				((inA)(inA))
				((inB)(inB))
				((carryIn)(carryIn))
				((carryOut)(carryOut))
				((sum)(sum))
			)
		)
	)
	(_inst registerInstance 0 55(_comp GRegister)
		(_gen
			((size)(_code 8))
		)
		(_port
			((clock)(clock))
			((reset)(reset))
			((data)(data))
			((value)(loopback))
		)
		(_use (_ent . GRegister)
			(_gen
				((size)(_code 9))
			)
			(_port
				((clock)(clock))
				((reset)(reset))
				((data)(data))
				((value)(value))
			)
		)
	)
	(_object
		(_gen (_int size -1 0 5 \8\ (_ent gms((i 8)))))
		(_port (_int clock -2 0 7(_ent(_in))))
		(_port (_int reset -2 0 8(_ent(_in))))
		(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~12 0 9(_array -2 ((_dto c 10 i 0)))))
		(_port (_int inA 0 0 9(_ent(_in))))
		(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~122 0 10(_array -2 ((_dto c 11 i 0)))))
		(_port (_int value 1 0 10(_ent(_out))))
		(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~1310 0 37(_array -2 ((_dto c 12 i 0)))))
		(_sig (_int data 2 0 37(_arch(_uni))))
		(_sig (_int loopback 2 0 41(_arch(_uni))))
		(_prcs
			(line__65(_arch 0 0 65(_assignment (_trgt(3))(_sens(5)))))
		)
		(_type (_ext ~extstd.standard.POSITIVE (0 POSITIVE)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (1 STD_ULOGIC)))
		(_type (_ext ~extstd.standard.INTEGER (0 INTEGER)))
	)
	(_use (std(standard))(ieee(std_logic_1164)))
	(_model . Counter_Arch 13 -1)
)
I 000055 55 797           1497521771294 FullAdder_Arch
(_unit VHDL (fulladder 0 4(fulladder_arch 0 14))
	(_version vd0)
	(_time 1497521771295 2017.06.15 12:16:11)
	(_source (\./../../../src/fulladder.vhd\))
	(_parameters tan)
	(_code a1f5a5f7a5f6a6b7f3a6b0fbf4a7a5a7a4a6a3a7a7)
	(_ent
		(_time 1497272646463)
	)
	(_object
		(_port (_int inB -1 0 6(_ent(_in))))
		(_port (_int inA -1 0 7(_ent(_in))))
		(_port (_int carryIn -1 0 8(_ent(_in))))
		(_port (_int carryOut -1 0 9(_ent(_out))))
		(_port (_int sum -1 0 10(_ent(_out))))
		(_prcs
			(line__16(_arch 0 0 16(_assignment (_trgt(4))(_sens(0)(1)(2)))))
			(line__17(_arch 1 0 17(_assignment (_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (0 STD_ULOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard)))
	(_model . FullAdder_Arch 2 -1)
)
I 000055 55 1063          1497521771357 GRegister_Arch
(_unit VHDL (gregister 0 8(gregister_arch 0 18))
	(_version vd0)
	(_time 1497521771358 2017.06.15 12:16:11)
	(_source (\./../../../src/gregister.vhd\))
	(_parameters tan)
	(_code e0b4e5b2e2b7b1f6e6e1f9bbb2e7e4e6e5e7e2e6e7)
	(_ent
		(_time 1497272646526)
	)
	(_object
		(_gen (_int size -1 0 9 \8\ (_ent gms((i 8)))))
		(_port (_int clock -2 0 11(_ent(_in)(_event))))
		(_port (_int reset -2 0 12(_ent(_in)(_event))))
		(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~12 0 13(_array -2 ((_dto c 1 i 0)))))
		(_port (_int data 0 0 13(_ent(_in))))
		(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~122 0 14(_array -2 ((_dto c 2 i 0)))))
		(_port (_int value 1 0 14(_ent(_out))))
		(_prcs
			(assignment(_arch 0 0 20(_prcs (_trgt(3))(_sens(0)(1)(2))(_dssslsensitivity 2))))
		)
		(_type (_ext ~extstd.standard.POSITIVE (0 POSITIVE)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (1 STD_ULOGIC)))
		(_type (_ext ~extstd.standard.INTEGER (0 INTEGER)))
	)
	(_use (std(standard))(ieee(std_logic_1164)))
	(_model . GRegister_Arch 3 -1)
)
I 000062 55 3109          1497521771417 RippleCarryAdder_Arch
(_unit VHDL (ripplecarryadder 0 4(ripplecarryadder_arch 0 15))
	(_version vd0)
	(_time 1497521771418 2017.06.15 12:16:11)
	(_source (\./../../../src/ripplecarryadder.vhd\))
	(_parameters tan)
	(_code 1e4b1f1942484a091a1c5d444a181d181f191c191c)
	(_ent
		(_time 1497272646714)
	)
	(_comp
		(FullAdder
			(_object
				(_port (_int inA -2 0 19(_ent (_in))))
				(_port (_int inB -2 0 20(_ent (_in))))
				(_port (_int carryIn -2 0 21(_ent (_in))))
				(_port (_int carryOut -2 0 22(_ent (_out))))
				(_port (_int sum -2 0 23(_ent (_out))))
			)
		)
	)
	(_generate generateFullAdders 0 31(_for 4 )
		(_generate first 0 34(_if 0)
			(_inst fullAdderFirst 0 35(_comp FullAdder)
				(_port
					((inA)(inA(_object 1)))
					((inB)(inB(_object 1)))
					((carryIn)(carryIn))
					((carryOut)(carryWires(_object 1)))
					((sum)(sum(_object 1)))
				)
				(_use (_ent . FullAdder)
					(_port
						((inB)(inB))
						((inA)(inA))
						((carryIn)(carryIn))
						((carryOut)(carryOut))
						((sum)(sum))
					)
				)
			)
		)
		(_generate internal 0 46(_if 1)
			(_inst fullAdderInternal 0 47(_comp FullAdder)
				(_port
					((inA)(inA(_object 1)))
					((inB)(inB(_object 1)))
					((carryIn)(carryWires(_index 2)))
					((carryOut)(carryWires(_object 1)))
					((sum)(sum(_object 1)))
				)
				(_use (_ent . FullAdder)
					(_port
						((inB)(inB))
						((inA)(inA))
						((carryIn)(carryIn))
						((carryOut)(carryOut))
						((sum)(sum))
					)
				)
			)
		)
		(_generate last 0 58(_if 3)
			(_inst fullAdderLast 0 59(_comp FullAdder)
				(_port
					((inA)(inA(_object 1)))
					((inB)(inB(_object 1)))
					((carryIn)(carryWires(_index 4)))
					((carryOut)(carryOut))
					((sum)(sum(_object 1)))
				)
				(_use (_ent . FullAdder)
					(_port
						((inB)(inB))
						((inA)(inA))
						((carryIn)(carryIn))
						((carryOut)(carryOut))
						((sum)(sum))
					)
				)
			)
		)
		(_object
			(_cnst (_int i 4 0 31(_arch)))
		)
	)
	(_object
		(_gen (_int size -1 0 5 \8\ (_ent gms((i 8)))))
		(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~12 0 7(_array -2 ((_dto c 5 i 0)))))
		(_port (_int inA 0 0 7(_ent(_in))))
		(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~122 0 8(_array -2 ((_dto c 6 i 0)))))
		(_port (_int inB 1 0 8(_ent(_in))))
		(_port (_int carryIn -2 0 9(_ent(_in))))
		(_port (_int carryOut -2 0 10(_ent(_out))))
		(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~124 0 11(_array -2 ((_dto c 7 i 0)))))
		(_port (_int sum 2 0 11(_ent(_out))))
		(_type (_int ~STD_ULOGIC_VECTOR{size-2~downto~0}~13 0 27(_array -2 ((_dto c 8 i 0)))))
		(_sig (_int carryWires 3 0 27(_arch(_uni))))
		(_type (_int ~INTEGER~range~0~to~size-1~13 0 31(_scalar (_to i 0 c 9))))
		(_type (_ext ~extstd.standard.POSITIVE (0 POSITIVE)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (1 STD_ULOGIC)))
		(_type (_ext ~extstd.standard.BOOLEAN (0 BOOLEAN)))
		(_type (_ext ~extstd.standard.INTEGER (0 INTEGER)))
	)
	(_use (std(standard))(ieee(std_logic_1164)))
	(_model . RippleCarryAdder_Arch 10 -1)
)
I 000063 55 2335          1497521771465 ArithmeticShifter_Arch
(_unit VHDL (arithmeticshifter 0 5(arithmeticshifter_arch 0 17))
	(_version vd0)
	(_time 1497521771466 2017.06.15 12:16:11)
	(_source (\./../../../src/arithmeticshifter.vhd\))
	(_parameters tan)
	(_code 4d194f4e1b1a105a4b1f5517484b484a494b444b4e)
	(_ent
		(_time 1497519573036)
	)
	(_comp
		(MuxWithOffset
			(_object
				(_gen (_int size -1 0 20(_ent((i 8)))))
				(_gen (_int selSize -1 0 21(_ent((i 3)))))
				(_gen (_int offset -3 0 22(_ent((i 0)))))
				(_type (_int ~STD_ULOGIC_VECTOR{selSize-1~downto~0}~13 0 25(_array -2 ((_dto c 0 i 0)))))
				(_port (_int sel 4 0 25(_ent (_in))))
				(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~13 0 26(_array -2 ((_dto c 1 i 0)))))
				(_port (_int input 5 0 26(_ent (_in))))
				(_port (_int output -2 0 27(_ent (_out))))
			)
		)
	)
	(_generate generateMuxes 0 32(_for 3 )
		(_inst mux 0 33(_comp MuxWithOffset)
			(_gen
				((size)(_code 2))
				((selSize)(_code 3))
				((offset)(_code 4))
			)
			(_port
				((sel)(shift))
				((input)(input))
				((output)(output(_object 2)))
			)
			(_use (_ent . MuxWithOffset)
				(_gen
					((size)(_code 5))
					((selSize)(_code 6))
					((offset)(_code 7))
				)
				(_port
					((sel)(sel))
					((input)(input))
					((test_selValue)(_open))
					((output)(output))
				)
			)
		)
		(_object
			(_cnst (_int i 3 0 32(_arch)))
		)
	)
	(_object
		(_gen (_int size -1 0 7 \8\ (_ent gms((i 8)))))
		(_gen (_int shiftSize -1 0 8 \3\ (_ent gms((i 3)))))
		(_type (_int ~STD_ULOGIC_VECTOR{shiftSize-1~downto~0}~12 0 11(_array -2 ((_dto c 8 i 0)))))
		(_port (_int shift 0 0 11(_ent(_in))))
		(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~12 0 12(_array -2 ((_dto c 9 i 0)))))
		(_port (_int input 1 0 12(_ent(_in))))
		(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~122 0 13(_array -2 ((_dto c 10 i 0)))))
		(_port (_int output 2 0 13(_ent(_out))))
		(_type (_int ~INTEGER~range~0~to~size-1~13 0 32(_scalar (_to i 0 c 11))))
		(_type (_ext ~extstd.standard.POSITIVE (0 POSITIVE)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (1 STD_ULOGIC)))
		(_type (_ext ~extstd.standard.NATURAL (0 NATURAL)))
		(_type (_ext ~extstd.standard.INTEGER (0 INTEGER)))
	)
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_model . ArithmeticShifter_Arch 12 -1)
)
I 000059 55 1533          1497521771526 MuxWithOffset_Arch
(_unit VHDL (muxwithoffset 0 5(muxwithoffset_arch 0 19))
	(_version vd0)
	(_time 1497521771527 2017.06.15 12:16:11)
	(_source (\./../../../src/muxwithoffset.vhd\))
	(_parameters tan)
	(_code 8bdfdc84dcddd79c8e8992d0de8d838ddd8d8d8d8d)
	(_ent
		(_time 1497521654947)
	)
	(_object
		(_gen (_int size -1 0 7 \8\ (_ent gms((i 8)))))
		(_gen (_int selSize -1 0 8 \3\ (_ent gms((i 3)))))
		(_gen (_int offset -2 0 9 \0\ (_ent gms((i 0)))))
		(_type (_int ~STD_ULOGIC_VECTOR{selSize-1~downto~0}~12 0 12(_array -3 ((_dto c 1 i 0)))))
		(_port (_int sel 0 0 12(_ent(_in))))
		(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~12 0 13(_array -3 ((_dto c 2 i 0)))))
		(_port (_int input 1 0 13(_ent(_in))))
		(_type (_int ~STD_ULOGIC_VECTOR{selSize+5~downto~0}~12 0 14(_array -3 ((_dto c 3 i 0)))))
		(_port (_int test_selValue 2 0 14(_ent(_out))))
		(_port (_int output -3 0 15(_ent(_out))))
		(_var (_int selValue -2 0 23(_prcs 0((i 0)))))
		(_prcs
			(selection(_arch 0 0 22(_prcs (_simple)(_trgt(2)(3))(_sens(0)(1))(_mon))))
		)
		(_type (_ext ~extstd.standard.POSITIVE (0 POSITIVE)))
		(_type (_ext ~extstd.standard.NATURAL (0 NATURAL)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (1 STD_ULOGIC)))
		(_type (_ext ~extieee.NUMERIC_STD.UNSIGNED (2 UNSIGNED)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC_VECTOR (1 STD_ULOGIC_VECTOR)))
		(_type (_ext ~extstd.standard.INTEGER (0 INTEGER)))
	)
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_model . MuxWithOffset_Arch 4 -1)
)
I 000066 55 2353          1497521771590 ArithmeticShifter_TB_Arch
(_unit VHDL (arithmeticshifter_tb 0 5(arithmeticshifter_tb_arch 0 8))
	(_version vd0)
	(_time 1497521771603 2017.06.15 12:16:11)
	(_source (\./../../../test/shifter_tb.vhd\))
	(_parameters tan)
	(_code da8ed889898d87cddd8ac280dfdcdfdddedcd3dcd9)
	(_ent
		(_time 1497519168129)
	)
	(_comp
		(ArithmeticShifter
			(_object
				(_gen (_int size -1 0 15(_ent((i 8)))))
				(_gen (_int shiftSize -1 0 16(_ent((i 3)))))
				(_type (_int ~STD_ULOGIC_VECTOR{shiftSize-1~downto~0}~13 0 19(_array -2 ((_dto c 2 i 0)))))
				(_port (_int shift 2 0 19(_ent (_in))))
				(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~13 0 20(_array -2 ((_dto c 3 i 0)))))
				(_port (_int input 3 0 20(_ent (_in))))
				(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~132 0 21(_array -2 ((_dto c 4 i 0)))))
				(_port (_int output 4 0 21(_ent (_out))))
			)
		)
	)
	(_inst shifterUnderTest 0 32(_comp ArithmeticShifter)
		(_gen
			((size)((i 12)))
			((shiftSize)((i 4)))
		)
		(_port
			((shift)(test_shift))
			((input)(test_in))
			((output)(_open))
		)
		(_use (_ent . ArithmeticShifter)
			(_gen
				((size)((i 12)))
				((shiftSize)((i 4)))
			)
			(_port
				((shift)(shift))
				((input)(input))
				((output)(output))
			)
		)
	)
	(_object
		(_cnst (_int SIZE -1 0 10(_arch((i 12)))))
		(_cnst (_int SHIFT_SIZE -1 0 11(_arch((i 4)))))
		(_type (_int ~STD_ULOGIC_VECTOR{SIZE-1~downto~0}~134 0 25(_array -2 ((_dto i 11 i 0)))))
		(_sig (_int test_in 0 0 25(_arch(_uni))))
		(_type (_int ~STD_ULOGIC_VECTOR{SHIFT_SIZE-1~downto~0}~13 0 26(_array -2 ((_dto i 3 i 0)))))
		(_sig (_int test_shift 1 0 26(_arch(_uni))))
		(_sig (_int test_clock -2 0 28(_arch(_uni((i 2)))(_event))))
		(_sig (_int test_end -2 0 29(_arch(_uni((i 2))))))
		(_prcs
			(line__43(_arch 0 0 43(_assignment (_trgt(2))(_sens(2)(3)))))
			(driveProcess(_arch 1 0 47(_prcs (_trgt(0)(1)(3))(_sens(2))(_mon))))
		)
		(_type (_ext ~extstd.standard.POSITIVE (0 POSITIVE)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (1 STD_ULOGIC)))
		(_type (_ext ~extstd.standard.INTEGER (0 INTEGER)))
		(_type (_ext ~extstd.standard.NATURAL (0 NATURAL)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC_VECTOR (1 STD_ULOGIC_VECTOR)))
	)
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_model . ArithmeticShifter_TB_Arch 5 -1)
)
I 000053 55 3031          1497521788355 Counter_Arch
(_unit VHDL (counter 0 4(counter_arch 0 14))
	(_version vd0)
	(_time 1497521788356 2017.06.15 12:16:28)
	(_source (\./../../../src/counter.vhd\))
	(_parameters tan)
	(_code 48184e4a161e195e194d5c121c4f4a4e4b4e1e4f4d)
	(_ent
		(_time 1497272646401)
	)
	(_comp
		(RippleCarryAdder
			(_object
				(_gen (_int size -1 0 16(_ent((i 8)))))
				(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~13 0 18(_array -2 ((_dto c 1 i 0)))))
				(_port (_int inA 3 0 18(_ent (_in))))
				(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~132 0 19(_array -2 ((_dto c 2 i 0)))))
				(_port (_int inB 4 0 19(_ent (_in))))
				(_port (_int carryIn -2 0 20(_ent (_in))))
				(_port (_int carryOut -2 0 21(_ent (_out))))
				(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~134 0 22(_array -2 ((_dto c 3 i 0)))))
				(_port (_int sum 5 0 22(_ent (_out))))
			)
		)
		(GRegister
			(_object
				(_gen (_int size -1 0 27(_ent((i 8)))))
				(_port (_int clock -2 0 29(_ent (_in))))
				(_port (_int reset -2 0 30(_ent (_in))))
				(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~136 0 31(_array -2 ((_dto c 4 i 0)))))
				(_port (_int data 3 0 31(_ent (_in))))
				(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~138 0 32(_array -2 ((_dto c 5 i 0)))))
				(_port (_int value 4 0 32(_ent (_out))))
			)
		)
	)
	(_inst rcaInstance 0 45(_comp RippleCarryAdder)
		(_gen
			((size)(_code 6))
		)
		(_port
			((inA)(inA))
			((inB)(loopback))
			((carryIn)((i 2)))
			((carryOut)(_open))
			((sum)(data))
		)
		(_use (_ent . RippleCarryAdder)
			(_gen
				((size)(_code 7))
			)
			(_port
				((inA)(inA))
				((inB)(inB))
				((carryIn)(carryIn))
				((carryOut)(carryOut))
				((sum)(sum))
			)
		)
	)
	(_inst registerInstance 0 55(_comp GRegister)
		(_gen
			((size)(_code 8))
		)
		(_port
			((clock)(clock))
			((reset)(reset))
			((data)(data))
			((value)(loopback))
		)
		(_use (_ent . GRegister)
			(_gen
				((size)(_code 9))
			)
			(_port
				((clock)(clock))
				((reset)(reset))
				((data)(data))
				((value)(value))
			)
		)
	)
	(_object
		(_gen (_int size -1 0 5 \8\ (_ent gms((i 8)))))
		(_port (_int clock -2 0 7(_ent(_in))))
		(_port (_int reset -2 0 8(_ent(_in))))
		(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~12 0 9(_array -2 ((_dto c 10 i 0)))))
		(_port (_int inA 0 0 9(_ent(_in))))
		(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~122 0 10(_array -2 ((_dto c 11 i 0)))))
		(_port (_int value 1 0 10(_ent(_out))))
		(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~1310 0 37(_array -2 ((_dto c 12 i 0)))))
		(_sig (_int data 2 0 37(_arch(_uni))))
		(_sig (_int loopback 2 0 41(_arch(_uni))))
		(_prcs
			(line__65(_arch 0 0 65(_assignment (_trgt(3))(_sens(5)))))
		)
		(_type (_ext ~extstd.standard.POSITIVE (0 POSITIVE)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (1 STD_ULOGIC)))
		(_type (_ext ~extstd.standard.INTEGER (0 INTEGER)))
	)
	(_use (std(standard))(ieee(std_logic_1164)))
	(_model . Counter_Arch 13 -1)
)
I 000055 55 797           1497521788417 FullAdder_Arch
(_unit VHDL (fulladder 0 4(fulladder_arch 0 14))
	(_version vd0)
	(_time 1497521788418 2017.06.15 12:16:28)
	(_source (\./../../../src/fulladder.vhd\))
	(_parameters tan)
	(_code 86d6858985d18190d48197dcd38082808381848080)
	(_ent
		(_time 1497272646463)
	)
	(_object
		(_port (_int inB -1 0 6(_ent(_in))))
		(_port (_int inA -1 0 7(_ent(_in))))
		(_port (_int carryIn -1 0 8(_ent(_in))))
		(_port (_int carryOut -1 0 9(_ent(_out))))
		(_port (_int sum -1 0 10(_ent(_out))))
		(_prcs
			(line__16(_arch 0 0 16(_assignment (_trgt(4))(_sens(0)(1)(2)))))
			(line__17(_arch 1 0 17(_assignment (_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (0 STD_ULOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard)))
	(_model . FullAdder_Arch 2 -1)
)
I 000055 55 1063          1497521788482 GRegister_Arch
(_unit VHDL (gregister 0 8(gregister_arch 0 18))
	(_version vd0)
	(_time 1497521788483 2017.06.15 12:16:28)
	(_source (\./../../../src/gregister.vhd\))
	(_parameters tan)
	(_code c595c791c29294d3c3c4dc9e97c2c1c3c0c2c7c3c2)
	(_ent
		(_time 1497272646526)
	)
	(_object
		(_gen (_int size -1 0 9 \8\ (_ent gms((i 8)))))
		(_port (_int clock -2 0 11(_ent(_in)(_event))))
		(_port (_int reset -2 0 12(_ent(_in)(_event))))
		(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~12 0 13(_array -2 ((_dto c 1 i 0)))))
		(_port (_int data 0 0 13(_ent(_in))))
		(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~122 0 14(_array -2 ((_dto c 2 i 0)))))
		(_port (_int value 1 0 14(_ent(_out))))
		(_prcs
			(assignment(_arch 0 0 20(_prcs (_trgt(3))(_sens(0)(1)(2))(_dssslsensitivity 2))))
		)
		(_type (_ext ~extstd.standard.POSITIVE (0 POSITIVE)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (1 STD_ULOGIC)))
		(_type (_ext ~extstd.standard.INTEGER (0 INTEGER)))
	)
	(_use (std(standard))(ieee(std_logic_1164)))
	(_model . GRegister_Arch 3 -1)
)
I 000062 55 3109          1497521788544 RippleCarryAdder_Arch
(_unit VHDL (ripplecarryadder 0 4(ripplecarryadder_arch 0 15))
	(_version vd0)
	(_time 1497521788545 2017.06.15 12:16:28)
	(_source (\./../../../src/ripplecarryadder.vhd\))
	(_parameters tan)
	(_code 035207050955571407014059570500050204010401)
	(_ent
		(_time 1497272646714)
	)
	(_comp
		(FullAdder
			(_object
				(_port (_int inA -2 0 19(_ent (_in))))
				(_port (_int inB -2 0 20(_ent (_in))))
				(_port (_int carryIn -2 0 21(_ent (_in))))
				(_port (_int carryOut -2 0 22(_ent (_out))))
				(_port (_int sum -2 0 23(_ent (_out))))
			)
		)
	)
	(_generate generateFullAdders 0 31(_for 4 )
		(_generate first 0 34(_if 0)
			(_inst fullAdderFirst 0 35(_comp FullAdder)
				(_port
					((inA)(inA(_object 1)))
					((inB)(inB(_object 1)))
					((carryIn)(carryIn))
					((carryOut)(carryWires(_object 1)))
					((sum)(sum(_object 1)))
				)
				(_use (_ent . FullAdder)
					(_port
						((inB)(inB))
						((inA)(inA))
						((carryIn)(carryIn))
						((carryOut)(carryOut))
						((sum)(sum))
					)
				)
			)
		)
		(_generate internal 0 46(_if 1)
			(_inst fullAdderInternal 0 47(_comp FullAdder)
				(_port
					((inA)(inA(_object 1)))
					((inB)(inB(_object 1)))
					((carryIn)(carryWires(_index 2)))
					((carryOut)(carryWires(_object 1)))
					((sum)(sum(_object 1)))
				)
				(_use (_ent . FullAdder)
					(_port
						((inB)(inB))
						((inA)(inA))
						((carryIn)(carryIn))
						((carryOut)(carryOut))
						((sum)(sum))
					)
				)
			)
		)
		(_generate last 0 58(_if 3)
			(_inst fullAdderLast 0 59(_comp FullAdder)
				(_port
					((inA)(inA(_object 1)))
					((inB)(inB(_object 1)))
					((carryIn)(carryWires(_index 4)))
					((carryOut)(carryOut))
					((sum)(sum(_object 1)))
				)
				(_use (_ent . FullAdder)
					(_port
						((inB)(inB))
						((inA)(inA))
						((carryIn)(carryIn))
						((carryOut)(carryOut))
						((sum)(sum))
					)
				)
			)
		)
		(_object
			(_cnst (_int i 4 0 31(_arch)))
		)
	)
	(_object
		(_gen (_int size -1 0 5 \8\ (_ent gms((i 8)))))
		(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~12 0 7(_array -2 ((_dto c 5 i 0)))))
		(_port (_int inA 0 0 7(_ent(_in))))
		(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~122 0 8(_array -2 ((_dto c 6 i 0)))))
		(_port (_int inB 1 0 8(_ent(_in))))
		(_port (_int carryIn -2 0 9(_ent(_in))))
		(_port (_int carryOut -2 0 10(_ent(_out))))
		(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~124 0 11(_array -2 ((_dto c 7 i 0)))))
		(_port (_int sum 2 0 11(_ent(_out))))
		(_type (_int ~STD_ULOGIC_VECTOR{size-2~downto~0}~13 0 27(_array -2 ((_dto c 8 i 0)))))
		(_sig (_int carryWires 3 0 27(_arch(_uni))))
		(_type (_int ~INTEGER~range~0~to~size-1~13 0 31(_scalar (_to i 0 c 9))))
		(_type (_ext ~extstd.standard.POSITIVE (0 POSITIVE)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (1 STD_ULOGIC)))
		(_type (_ext ~extstd.standard.BOOLEAN (0 BOOLEAN)))
		(_type (_ext ~extstd.standard.INTEGER (0 INTEGER)))
	)
	(_use (std(standard))(ieee(std_logic_1164)))
	(_model . RippleCarryAdder_Arch 10 -1)
)
I 000063 55 2335          1497521788604 ArithmeticShifter_Arch
(_unit VHDL (arithmeticshifter 0 5(arithmeticshifter_arch 0 17))
	(_version vd0)
	(_time 1497521788605 2017.06.15 12:16:28)
	(_source (\./../../../src/arithmeticshifter.vhd\))
	(_parameters tan)
	(_code 4212454142151f5544105a184744474546444b4441)
	(_ent
		(_time 1497519573036)
	)
	(_comp
		(MuxWithOffset
			(_object
				(_gen (_int size -1 0 20(_ent((i 8)))))
				(_gen (_int selSize -1 0 21(_ent((i 3)))))
				(_gen (_int offset -3 0 22(_ent((i 0)))))
				(_type (_int ~STD_ULOGIC_VECTOR{selSize-1~downto~0}~13 0 25(_array -2 ((_dto c 0 i 0)))))
				(_port (_int sel 4 0 25(_ent (_in))))
				(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~13 0 26(_array -2 ((_dto c 1 i 0)))))
				(_port (_int input 5 0 26(_ent (_in))))
				(_port (_int output -2 0 27(_ent (_out))))
			)
		)
	)
	(_generate generateMuxes 0 32(_for 3 )
		(_inst mux 0 33(_comp MuxWithOffset)
			(_gen
				((size)(_code 2))
				((selSize)(_code 3))
				((offset)(_code 4))
			)
			(_port
				((sel)(shift))
				((input)(input))
				((output)(output(_object 2)))
			)
			(_use (_ent . MuxWithOffset)
				(_gen
					((size)(_code 5))
					((selSize)(_code 6))
					((offset)(_code 7))
				)
				(_port
					((sel)(sel))
					((input)(input))
					((test_selValue)(_open))
					((output)(output))
				)
			)
		)
		(_object
			(_cnst (_int i 3 0 32(_arch)))
		)
	)
	(_object
		(_gen (_int size -1 0 7 \8\ (_ent gms((i 8)))))
		(_gen (_int shiftSize -1 0 8 \3\ (_ent gms((i 3)))))
		(_type (_int ~STD_ULOGIC_VECTOR{shiftSize-1~downto~0}~12 0 11(_array -2 ((_dto c 8 i 0)))))
		(_port (_int shift 0 0 11(_ent(_in))))
		(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~12 0 12(_array -2 ((_dto c 9 i 0)))))
		(_port (_int input 1 0 12(_ent(_in))))
		(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~122 0 13(_array -2 ((_dto c 10 i 0)))))
		(_port (_int output 2 0 13(_ent(_out))))
		(_type (_int ~INTEGER~range~0~to~size-1~13 0 32(_scalar (_to i 0 c 11))))
		(_type (_ext ~extstd.standard.POSITIVE (0 POSITIVE)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (1 STD_ULOGIC)))
		(_type (_ext ~extstd.standard.NATURAL (0 NATURAL)))
		(_type (_ext ~extstd.standard.INTEGER (0 INTEGER)))
	)
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_model . ArithmeticShifter_Arch 12 -1)
)
I 000059 55 1533          1497521788653 MuxWithOffset_Arch
(_unit VHDL (muxwithoffset 0 5(muxwithoffset_arch 0 19))
	(_version vd0)
	(_time 1497521788654 2017.06.15 12:16:28)
	(_source (\./../../../src/muxwithoffset.vhd\))
	(_parameters tan)
	(_code 7020227075262c677572692b257678762676767676)
	(_ent
		(_time 1497521654947)
	)
	(_object
		(_gen (_int size -1 0 7 \8\ (_ent gms((i 8)))))
		(_gen (_int selSize -1 0 8 \3\ (_ent gms((i 3)))))
		(_gen (_int offset -2 0 9 \0\ (_ent gms((i 0)))))
		(_type (_int ~STD_ULOGIC_VECTOR{selSize-1~downto~0}~12 0 12(_array -3 ((_dto c 1 i 0)))))
		(_port (_int sel 0 0 12(_ent(_in))))
		(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~12 0 13(_array -3 ((_dto c 2 i 0)))))
		(_port (_int input 1 0 13(_ent(_in))))
		(_type (_int ~STD_ULOGIC_VECTOR{selSize+5~downto~0}~12 0 14(_array -3 ((_dto c 3 i 0)))))
		(_port (_int test_selValue 2 0 14(_ent(_out))))
		(_port (_int output -3 0 15(_ent(_out))))
		(_var (_int selValue -2 0 23(_prcs 0((i 0)))))
		(_prcs
			(selection(_arch 0 0 22(_prcs (_simple)(_trgt(2)(3))(_sens(0)(1))(_mon))))
		)
		(_type (_ext ~extstd.standard.POSITIVE (0 POSITIVE)))
		(_type (_ext ~extstd.standard.NATURAL (0 NATURAL)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (1 STD_ULOGIC)))
		(_type (_ext ~extieee.NUMERIC_STD.UNSIGNED (2 UNSIGNED)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC_VECTOR (1 STD_ULOGIC_VECTOR)))
		(_type (_ext ~extstd.standard.INTEGER (0 INTEGER)))
	)
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_model . MuxWithOffset_Arch 4 -1)
)
I 000066 55 2353          1497521788716 ArithmeticShifter_TB_Arch
(_unit VHDL (arithmeticshifter_tb 0 5(arithmeticshifter_tb_arch 0 8))
	(_version vd0)
	(_time 1497521788717 2017.06.15 12:16:28)
	(_source (\./../../../test/shifter_tb.vhd\))
	(_parameters tan)
	(_code afffa8f9fbf8f2b8a8ffb7f5aaa9aaa8aba9a6a9ac)
	(_ent
		(_time 1497519168129)
	)
	(_comp
		(ArithmeticShifter
			(_object
				(_gen (_int size -1 0 15(_ent((i 8)))))
				(_gen (_int shiftSize -1 0 16(_ent((i 3)))))
				(_type (_int ~STD_ULOGIC_VECTOR{shiftSize-1~downto~0}~13 0 19(_array -2 ((_dto c 2 i 0)))))
				(_port (_int shift 2 0 19(_ent (_in))))
				(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~13 0 20(_array -2 ((_dto c 3 i 0)))))
				(_port (_int input 3 0 20(_ent (_in))))
				(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~132 0 21(_array -2 ((_dto c 4 i 0)))))
				(_port (_int output 4 0 21(_ent (_out))))
			)
		)
	)
	(_inst shifterUnderTest 0 32(_comp ArithmeticShifter)
		(_gen
			((size)((i 12)))
			((shiftSize)((i 4)))
		)
		(_port
			((shift)(test_shift))
			((input)(test_in))
			((output)(_open))
		)
		(_use (_ent . ArithmeticShifter)
			(_gen
				((size)((i 12)))
				((shiftSize)((i 4)))
			)
			(_port
				((shift)(shift))
				((input)(input))
				((output)(output))
			)
		)
	)
	(_object
		(_cnst (_int SIZE -1 0 10(_arch((i 12)))))
		(_cnst (_int SHIFT_SIZE -1 0 11(_arch((i 4)))))
		(_type (_int ~STD_ULOGIC_VECTOR{SIZE-1~downto~0}~134 0 25(_array -2 ((_dto i 11 i 0)))))
		(_sig (_int test_in 0 0 25(_arch(_uni))))
		(_type (_int ~STD_ULOGIC_VECTOR{SHIFT_SIZE-1~downto~0}~13 0 26(_array -2 ((_dto i 3 i 0)))))
		(_sig (_int test_shift 1 0 26(_arch(_uni))))
		(_sig (_int test_clock -2 0 28(_arch(_uni((i 2)))(_event))))
		(_sig (_int test_end -2 0 29(_arch(_uni((i 2))))))
		(_prcs
			(line__43(_arch 0 0 43(_assignment (_trgt(2))(_sens(2)(3)))))
			(driveProcess(_arch 1 0 47(_prcs (_trgt(0)(1)(3))(_sens(2))(_mon))))
		)
		(_type (_ext ~extstd.standard.POSITIVE (0 POSITIVE)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (1 STD_ULOGIC)))
		(_type (_ext ~extstd.standard.INTEGER (0 INTEGER)))
		(_type (_ext ~extstd.standard.NATURAL (0 NATURAL)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC_VECTOR (1 STD_ULOGIC_VECTOR)))
	)
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_model . ArithmeticShifter_TB_Arch 5 -1)
)
V 000053 55 3031          1497521982792 Counter_Arch
(_unit VHDL (counter 0 4(counter_arch 0 14))
	(_version vd0)
	(_time 1497521982793 2017.06.15 12:19:42)
	(_source (\./../../../src/counter.vhd\))
	(_parameters tan)
	(_code cd9e9d98cf9b9cdb9cc8d99799cacfcbcecb9bcac8)
	(_ent
		(_time 1497272646401)
	)
	(_comp
		(RippleCarryAdder
			(_object
				(_gen (_int size -1 0 16(_ent((i 8)))))
				(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~13 0 18(_array -2 ((_dto c 1 i 0)))))
				(_port (_int inA 3 0 18(_ent (_in))))
				(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~132 0 19(_array -2 ((_dto c 2 i 0)))))
				(_port (_int inB 4 0 19(_ent (_in))))
				(_port (_int carryIn -2 0 20(_ent (_in))))
				(_port (_int carryOut -2 0 21(_ent (_out))))
				(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~134 0 22(_array -2 ((_dto c 3 i 0)))))
				(_port (_int sum 5 0 22(_ent (_out))))
			)
		)
		(GRegister
			(_object
				(_gen (_int size -1 0 27(_ent((i 8)))))
				(_port (_int clock -2 0 29(_ent (_in))))
				(_port (_int reset -2 0 30(_ent (_in))))
				(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~136 0 31(_array -2 ((_dto c 4 i 0)))))
				(_port (_int data 3 0 31(_ent (_in))))
				(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~138 0 32(_array -2 ((_dto c 5 i 0)))))
				(_port (_int value 4 0 32(_ent (_out))))
			)
		)
	)
	(_inst rcaInstance 0 45(_comp RippleCarryAdder)
		(_gen
			((size)(_code 6))
		)
		(_port
			((inA)(inA))
			((inB)(loopback))
			((carryIn)((i 2)))
			((carryOut)(_open))
			((sum)(data))
		)
		(_use (_ent . RippleCarryAdder)
			(_gen
				((size)(_code 7))
			)
			(_port
				((inA)(inA))
				((inB)(inB))
				((carryIn)(carryIn))
				((carryOut)(carryOut))
				((sum)(sum))
			)
		)
	)
	(_inst registerInstance 0 55(_comp GRegister)
		(_gen
			((size)(_code 8))
		)
		(_port
			((clock)(clock))
			((reset)(reset))
			((data)(data))
			((value)(loopback))
		)
		(_use (_ent . GRegister)
			(_gen
				((size)(_code 9))
			)
			(_port
				((clock)(clock))
				((reset)(reset))
				((data)(data))
				((value)(value))
			)
		)
	)
	(_object
		(_gen (_int size -1 0 5 \8\ (_ent gms((i 8)))))
		(_port (_int clock -2 0 7(_ent(_in))))
		(_port (_int reset -2 0 8(_ent(_in))))
		(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~12 0 9(_array -2 ((_dto c 10 i 0)))))
		(_port (_int inA 0 0 9(_ent(_in))))
		(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~122 0 10(_array -2 ((_dto c 11 i 0)))))
		(_port (_int value 1 0 10(_ent(_out))))
		(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~1310 0 37(_array -2 ((_dto c 12 i 0)))))
		(_sig (_int data 2 0 37(_arch(_uni))))
		(_sig (_int loopback 2 0 41(_arch(_uni))))
		(_prcs
			(line__65(_arch 0 0 65(_assignment (_trgt(3))(_sens(5)))))
		)
		(_type (_ext ~extstd.standard.POSITIVE (0 POSITIVE)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (1 STD_ULOGIC)))
		(_type (_ext ~extstd.standard.INTEGER (0 INTEGER)))
	)
	(_use (std(standard))(ieee(std_logic_1164)))
	(_model . Counter_Arch 13 -1)
)
V 000055 55 797           1497521982856 FullAdder_Arch
(_unit VHDL (fulladder 0 4(fulladder_arch 0 14))
	(_version vd0)
	(_time 1497521982857 2017.06.15 12:19:42)
	(_source (\./../../../src/fulladder.vhd\))
	(_parameters tan)
	(_code 0c5f5e0b5a5b0b1a5e0b1d56590a080a090b0e0a0a)
	(_ent
		(_time 1497272646463)
	)
	(_object
		(_port (_int inB -1 0 6(_ent(_in))))
		(_port (_int inA -1 0 7(_ent(_in))))
		(_port (_int carryIn -1 0 8(_ent(_in))))
		(_port (_int carryOut -1 0 9(_ent(_out))))
		(_port (_int sum -1 0 10(_ent(_out))))
		(_prcs
			(line__16(_arch 0 0 16(_assignment (_trgt(4))(_sens(0)(1)(2)))))
			(line__17(_arch 1 0 17(_assignment (_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (0 STD_ULOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard)))
	(_model . FullAdder_Arch 2 -1)
)
V 000055 55 1063          1497521982919 GRegister_Arch
(_unit VHDL (gregister 0 8(gregister_arch 0 18))
	(_version vd0)
	(_time 1497521982920 2017.06.15 12:19:42)
	(_source (\./../../../src/gregister.vhd\))
	(_parameters tan)
	(_code 4a191949191d1b5c4c4b5311184d4e4c4f4d484c4d)
	(_ent
		(_time 1497272646526)
	)
	(_object
		(_gen (_int size -1 0 9 \8\ (_ent gms((i 8)))))
		(_port (_int clock -2 0 11(_ent(_in)(_event))))
		(_port (_int reset -2 0 12(_ent(_in)(_event))))
		(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~12 0 13(_array -2 ((_dto c 1 i 0)))))
		(_port (_int data 0 0 13(_ent(_in))))
		(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~122 0 14(_array -2 ((_dto c 2 i 0)))))
		(_port (_int value 1 0 14(_ent(_out))))
		(_prcs
			(assignment(_arch 0 0 20(_prcs (_trgt(3))(_sens(0)(1)(2))(_dssslsensitivity 2))))
		)
		(_type (_ext ~extstd.standard.POSITIVE (0 POSITIVE)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (1 STD_ULOGIC)))
		(_type (_ext ~extstd.standard.INTEGER (0 INTEGER)))
	)
	(_use (std(standard))(ieee(std_logic_1164)))
	(_model . GRegister_Arch 3 -1)
)
V 000062 55 3109          1497521982981 RippleCarryAdder_Arch
(_unit VHDL (ripplecarryadder 0 4(ripplecarryadder_arch 0 15))
	(_version vd0)
	(_time 1497521982982 2017.06.15 12:19:42)
	(_source (\./../../../src/ripplecarryadder.vhd\))
	(_parameters tan)
	(_code 89dbdf8789dfdd9e8d8bcad3dd8f8a8f888e8b8e8b)
	(_ent
		(_time 1497272646714)
	)
	(_comp
		(FullAdder
			(_object
				(_port (_int inA -2 0 19(_ent (_in))))
				(_port (_int inB -2 0 20(_ent (_in))))
				(_port (_int carryIn -2 0 21(_ent (_in))))
				(_port (_int carryOut -2 0 22(_ent (_out))))
				(_port (_int sum -2 0 23(_ent (_out))))
			)
		)
	)
	(_generate generateFullAdders 0 31(_for 4 )
		(_generate first 0 34(_if 0)
			(_inst fullAdderFirst 0 35(_comp FullAdder)
				(_port
					((inA)(inA(_object 1)))
					((inB)(inB(_object 1)))
					((carryIn)(carryIn))
					((carryOut)(carryWires(_object 1)))
					((sum)(sum(_object 1)))
				)
				(_use (_ent . FullAdder)
					(_port
						((inB)(inB))
						((inA)(inA))
						((carryIn)(carryIn))
						((carryOut)(carryOut))
						((sum)(sum))
					)
				)
			)
		)
		(_generate internal 0 46(_if 1)
			(_inst fullAdderInternal 0 47(_comp FullAdder)
				(_port
					((inA)(inA(_object 1)))
					((inB)(inB(_object 1)))
					((carryIn)(carryWires(_index 2)))
					((carryOut)(carryWires(_object 1)))
					((sum)(sum(_object 1)))
				)
				(_use (_ent . FullAdder)
					(_port
						((inB)(inB))
						((inA)(inA))
						((carryIn)(carryIn))
						((carryOut)(carryOut))
						((sum)(sum))
					)
				)
			)
		)
		(_generate last 0 58(_if 3)
			(_inst fullAdderLast 0 59(_comp FullAdder)
				(_port
					((inA)(inA(_object 1)))
					((inB)(inB(_object 1)))
					((carryIn)(carryWires(_index 4)))
					((carryOut)(carryOut))
					((sum)(sum(_object 1)))
				)
				(_use (_ent . FullAdder)
					(_port
						((inB)(inB))
						((inA)(inA))
						((carryIn)(carryIn))
						((carryOut)(carryOut))
						((sum)(sum))
					)
				)
			)
		)
		(_object
			(_cnst (_int i 4 0 31(_arch)))
		)
	)
	(_object
		(_gen (_int size -1 0 5 \8\ (_ent gms((i 8)))))
		(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~12 0 7(_array -2 ((_dto c 5 i 0)))))
		(_port (_int inA 0 0 7(_ent(_in))))
		(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~122 0 8(_array -2 ((_dto c 6 i 0)))))
		(_port (_int inB 1 0 8(_ent(_in))))
		(_port (_int carryIn -2 0 9(_ent(_in))))
		(_port (_int carryOut -2 0 10(_ent(_out))))
		(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~124 0 11(_array -2 ((_dto c 7 i 0)))))
		(_port (_int sum 2 0 11(_ent(_out))))
		(_type (_int ~STD_ULOGIC_VECTOR{size-2~downto~0}~13 0 27(_array -2 ((_dto c 8 i 0)))))
		(_sig (_int carryWires 3 0 27(_arch(_uni))))
		(_type (_int ~INTEGER~range~0~to~size-1~13 0 31(_scalar (_to i 0 c 9))))
		(_type (_ext ~extstd.standard.POSITIVE (0 POSITIVE)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (1 STD_ULOGIC)))
		(_type (_ext ~extstd.standard.BOOLEAN (0 BOOLEAN)))
		(_type (_ext ~extstd.standard.INTEGER (0 INTEGER)))
	)
	(_use (std(standard))(ieee(std_logic_1164)))
	(_model . RippleCarryAdder_Arch 10 -1)
)
V 000063 55 2335          1497521983042 ArithmeticShifter_Arch
(_unit VHDL (arithmeticshifter 0 5(arithmeticshifter_arch 0 17))
	(_version vd0)
	(_time 1497521983043 2017.06.15 12:19:43)
	(_source (\./../../../src/arithmeticshifter.vhd\))
	(_parameters tan)
	(_code c7949293c2909ad0c195df9dc2c1c2c0c3c1cec1c4)
	(_ent
		(_time 1497519573036)
	)
	(_comp
		(MuxWithOffset
			(_object
				(_gen (_int size -1 0 20(_ent((i 8)))))
				(_gen (_int selSize -1 0 21(_ent((i 3)))))
				(_gen (_int offset -3 0 22(_ent((i 0)))))
				(_type (_int ~STD_ULOGIC_VECTOR{selSize-1~downto~0}~13 0 25(_array -2 ((_dto c 0 i 0)))))
				(_port (_int sel 4 0 25(_ent (_in))))
				(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~13 0 26(_array -2 ((_dto c 1 i 0)))))
				(_port (_int input 5 0 26(_ent (_in))))
				(_port (_int output -2 0 27(_ent (_out))))
			)
		)
	)
	(_generate generateMuxes 0 32(_for 3 )
		(_inst mux 0 33(_comp MuxWithOffset)
			(_gen
				((size)(_code 2))
				((selSize)(_code 3))
				((offset)(_code 4))
			)
			(_port
				((sel)(shift))
				((input)(input))
				((output)(output(_object 2)))
			)
			(_use (_ent . MuxWithOffset)
				(_gen
					((size)(_code 5))
					((selSize)(_code 6))
					((offset)(_code 7))
				)
				(_port
					((sel)(sel))
					((input)(input))
					((test_selValue)(_open))
					((output)(output))
				)
			)
		)
		(_object
			(_cnst (_int i 3 0 32(_arch)))
		)
	)
	(_object
		(_gen (_int size -1 0 7 \8\ (_ent gms((i 8)))))
		(_gen (_int shiftSize -1 0 8 \3\ (_ent gms((i 3)))))
		(_type (_int ~STD_ULOGIC_VECTOR{shiftSize-1~downto~0}~12 0 11(_array -2 ((_dto c 8 i 0)))))
		(_port (_int shift 0 0 11(_ent(_in))))
		(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~12 0 12(_array -2 ((_dto c 9 i 0)))))
		(_port (_int input 1 0 12(_ent(_in))))
		(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~122 0 13(_array -2 ((_dto c 10 i 0)))))
		(_port (_int output 2 0 13(_ent(_out))))
		(_type (_int ~INTEGER~range~0~to~size-1~13 0 32(_scalar (_to i 0 c 11))))
		(_type (_ext ~extstd.standard.POSITIVE (0 POSITIVE)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (1 STD_ULOGIC)))
		(_type (_ext ~extstd.standard.NATURAL (0 NATURAL)))
		(_type (_ext ~extstd.standard.INTEGER (0 INTEGER)))
	)
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_model . ArithmeticShifter_Arch 12 -1)
)
V 000059 55 1533          1497521983105 MuxWithOffset_Arch
(_unit VHDL (muxwithoffset 0 5(muxwithoffset_arch 0 19))
	(_version vd0)
	(_time 1497521983106 2017.06.15 12:19:43)
	(_source (\./../../../src/muxwithoffset.vhd\))
	(_parameters tan)
	(_code 0655070105505a1103041f5d53000e005000000000)
	(_ent
		(_time 1497521654947)
	)
	(_object
		(_gen (_int size -1 0 7 \8\ (_ent gms((i 8)))))
		(_gen (_int selSize -1 0 8 \3\ (_ent gms((i 3)))))
		(_gen (_int offset -2 0 9 \0\ (_ent gms((i 0)))))
		(_type (_int ~STD_ULOGIC_VECTOR{selSize-1~downto~0}~12 0 12(_array -3 ((_dto c 1 i 0)))))
		(_port (_int sel 0 0 12(_ent(_in))))
		(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~12 0 13(_array -3 ((_dto c 2 i 0)))))
		(_port (_int input 1 0 13(_ent(_in))))
		(_type (_int ~STD_ULOGIC_VECTOR{selSize+5~downto~0}~12 0 14(_array -3 ((_dto c 3 i 0)))))
		(_port (_int test_selValue 2 0 14(_ent(_out))))
		(_port (_int output -3 0 15(_ent(_out))))
		(_var (_int selValue -2 0 23(_prcs 0((i 0)))))
		(_prcs
			(selection(_arch 0 0 22(_prcs (_simple)(_trgt(2)(3))(_sens(0)(1))(_mon))))
		)
		(_type (_ext ~extstd.standard.POSITIVE (0 POSITIVE)))
		(_type (_ext ~extstd.standard.NATURAL (0 NATURAL)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (1 STD_ULOGIC)))
		(_type (_ext ~extieee.NUMERIC_STD.UNSIGNED (2 UNSIGNED)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC_VECTOR (1 STD_ULOGIC_VECTOR)))
		(_type (_ext ~extstd.standard.INTEGER (0 INTEGER)))
	)
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_model . MuxWithOffset_Arch 4 -1)
)
V 000066 55 2353          1497521983183 ArithmeticShifter_TB_Arch
(_unit VHDL (arithmeticshifter_tb 0 5(arithmeticshifter_tb_arch 0 8))
	(_version vd0)
	(_time 1497521983184 2017.06.15 12:19:43)
	(_source (\./../../../test/shifter_tb.vhd\))
	(_parameters tan)
	(_code 540700565203094353044c0e5152515350525d5257)
	(_ent
		(_time 1497519168129)
	)
	(_comp
		(ArithmeticShifter
			(_object
				(_gen (_int size -1 0 15(_ent((i 8)))))
				(_gen (_int shiftSize -1 0 16(_ent((i 3)))))
				(_type (_int ~STD_ULOGIC_VECTOR{shiftSize-1~downto~0}~13 0 19(_array -2 ((_dto c 2 i 0)))))
				(_port (_int shift 2 0 19(_ent (_in))))
				(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~13 0 20(_array -2 ((_dto c 3 i 0)))))
				(_port (_int input 3 0 20(_ent (_in))))
				(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~132 0 21(_array -2 ((_dto c 4 i 0)))))
				(_port (_int output 4 0 21(_ent (_out))))
			)
		)
	)
	(_inst shifterUnderTest 0 32(_comp ArithmeticShifter)
		(_gen
			((size)((i 12)))
			((shiftSize)((i 4)))
		)
		(_port
			((shift)(test_shift))
			((input)(test_in))
			((output)(_open))
		)
		(_use (_ent . ArithmeticShifter)
			(_gen
				((size)((i 12)))
				((shiftSize)((i 4)))
			)
			(_port
				((shift)(shift))
				((input)(input))
				((output)(output))
			)
		)
	)
	(_object
		(_cnst (_int SIZE -1 0 10(_arch((i 12)))))
		(_cnst (_int SHIFT_SIZE -1 0 11(_arch((i 4)))))
		(_type (_int ~STD_ULOGIC_VECTOR{SIZE-1~downto~0}~134 0 25(_array -2 ((_dto i 11 i 0)))))
		(_sig (_int test_in 0 0 25(_arch(_uni))))
		(_type (_int ~STD_ULOGIC_VECTOR{SHIFT_SIZE-1~downto~0}~13 0 26(_array -2 ((_dto i 3 i 0)))))
		(_sig (_int test_shift 1 0 26(_arch(_uni))))
		(_sig (_int test_clock -2 0 28(_arch(_uni((i 2)))(_event))))
		(_sig (_int test_end -2 0 29(_arch(_uni((i 2))))))
		(_prcs
			(line__43(_arch 0 0 43(_assignment (_trgt(2))(_sens(2)(3)))))
			(driveProcess(_arch 1 0 47(_prcs (_trgt(0)(1)(3))(_sens(2))(_mon))))
		)
		(_type (_ext ~extstd.standard.POSITIVE (0 POSITIVE)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (1 STD_ULOGIC)))
		(_type (_ext ~extstd.standard.INTEGER (0 INTEGER)))
		(_type (_ext ~extstd.standard.NATURAL (0 NATURAL)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC_VECTOR (1 STD_ULOGIC_VECTOR)))
	)
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_model . ArithmeticShifter_TB_Arch 5 -1)
)
I 000055 55 797           1497531641738 FullAdder_Arch
(_unit VHDL (fulladder 0 4(fulladder_arch 0 14))
	(_version vd0)
	(_time 1497531641739 2017.06.15 15:00:41)
	(_source (\./../../../src/fulladder.vhd\))
	(_parameters tan)
	(_code 0e595d095e5909185c091f545b080a080b090c0808)
	(_ent
		(_time 1497272646463)
	)
	(_object
		(_port (_int inB -1 0 6(_ent(_in))))
		(_port (_int inA -1 0 7(_ent(_in))))
		(_port (_int carryIn -1 0 8(_ent(_in))))
		(_port (_int carryOut -1 0 9(_ent(_out))))
		(_port (_int sum -1 0 10(_ent(_out))))
		(_prcs
			(line__16(_arch 0 0 16(_assignment (_trgt(4))(_sens(0)(1)(2)))))
			(line__17(_arch 1 0 17(_assignment (_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (0 STD_ULOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard)))
	(_model . FullAdder_Arch 2 -1)
)
I 000055 55 1063          1497531641802 GRegister_Arch
(_unit VHDL (gregister 0 8(gregister_arch 0 18))
	(_version vd0)
	(_time 1497531641803 2017.06.15 15:00:41)
	(_source (\./../../../src/gregister.vhd\))
	(_parameters tan)
	(_code 4c1b1e4f1d1b1d5a4a4d55171e4b484a494b4e4a4b)
	(_ent
		(_time 1497272646526)
	)
	(_object
		(_gen (_int size -1 0 9 \8\ (_ent gms((i 8)))))
		(_port (_int clock -2 0 11(_ent(_in)(_event))))
		(_port (_int reset -2 0 12(_ent(_in)(_event))))
		(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~12 0 13(_array -2 ((_dto c 1 i 0)))))
		(_port (_int data 0 0 13(_ent(_in))))
		(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~122 0 14(_array -2 ((_dto c 2 i 0)))))
		(_port (_int value 1 0 14(_ent(_out))))
		(_prcs
			(assignment(_arch 0 0 20(_prcs (_trgt(3))(_sens(0)(1)(2))(_dssslsensitivity 2))))
		)
		(_type (_ext ~extstd.standard.POSITIVE (0 POSITIVE)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (1 STD_ULOGIC)))
		(_type (_ext ~extstd.standard.INTEGER (0 INTEGER)))
	)
	(_use (std(standard))(ieee(std_logic_1164)))
	(_model . GRegister_Arch 3 -1)
)
I 000063 55 2335          1497531642022 ArithmeticShifter_Arch
(_unit VHDL (arithmeticshifter 0 5(arithmeticshifter_arch 0 17))
	(_version vd0)
	(_time 1497531642023 2017.06.15 15:00:42)
	(_source (\./../../../src/arithmeticshifter.vhd\))
	(_parameters tan)
	(_code 2770702222707a3021753f7d2221222023212e2124)
	(_ent
		(_time 1497519573036)
	)
	(_comp
		(MuxWithOffset
			(_object
				(_gen (_int size -1 0 20(_ent((i 8)))))
				(_gen (_int selSize -1 0 21(_ent((i 3)))))
				(_gen (_int offset -3 0 22(_ent((i 0)))))
				(_type (_int ~STD_ULOGIC_VECTOR{selSize-1~downto~0}~13 0 25(_array -2 ((_dto c 0 i 0)))))
				(_port (_int sel 4 0 25(_ent (_in))))
				(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~13 0 26(_array -2 ((_dto c 1 i 0)))))
				(_port (_int input 5 0 26(_ent (_in))))
				(_port (_int output -2 0 27(_ent (_out))))
			)
		)
	)
	(_generate generateMuxes 0 32(_for 3 )
		(_inst mux 0 33(_comp MuxWithOffset)
			(_gen
				((size)(_code 2))
				((selSize)(_code 3))
				((offset)(_code 4))
			)
			(_port
				((sel)(shift))
				((input)(input))
				((output)(output(_object 2)))
			)
			(_use (_ent . MuxWithOffset)
				(_gen
					((size)(_code 5))
					((selSize)(_code 6))
					((offset)(_code 7))
				)
				(_port
					((sel)(sel))
					((input)(input))
					((test_selValue)(_open))
					((output)(output))
				)
			)
		)
		(_object
			(_cnst (_int i 3 0 32(_arch)))
		)
	)
	(_object
		(_gen (_int size -1 0 7 \8\ (_ent gms((i 8)))))
		(_gen (_int shiftSize -1 0 8 \3\ (_ent gms((i 3)))))
		(_type (_int ~STD_ULOGIC_VECTOR{shiftSize-1~downto~0}~12 0 11(_array -2 ((_dto c 8 i 0)))))
		(_port (_int shift 0 0 11(_ent(_in))))
		(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~12 0 12(_array -2 ((_dto c 9 i 0)))))
		(_port (_int input 1 0 12(_ent(_in))))
		(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~122 0 13(_array -2 ((_dto c 10 i 0)))))
		(_port (_int output 2 0 13(_ent(_out))))
		(_type (_int ~INTEGER~range~0~to~size-1~13 0 32(_scalar (_to i 0 c 11))))
		(_type (_ext ~extstd.standard.POSITIVE (0 POSITIVE)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (1 STD_ULOGIC)))
		(_type (_ext ~extstd.standard.NATURAL (0 NATURAL)))
		(_type (_ext ~extstd.standard.INTEGER (0 INTEGER)))
	)
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_model . ArithmeticShifter_Arch 12 -1)
)
I 000059 55 1304          1497531642097 MuxWithOffset_Arch
(_unit VHDL (muxwithoffset 0 5(muxwithoffset_arch 0 18))
	(_version vd0)
	(_time 1497531642098 2017.06.15 15:00:42)
	(_source (\./../../../src/muxwithoffset.vhd\))
	(_parameters tan)
	(_code 752277757523296270726c2e20737d732373737373)
	(_ent
		(_time 1497531642081)
	)
	(_object
		(_gen (_int size -1 0 7 \8\ (_ent gms((i 8)))))
		(_gen (_int selSize -1 0 8 \3\ (_ent gms((i 3)))))
		(_gen (_int offset -2 0 9 \0\ (_ent gms((i 0)))))
		(_type (_int ~STD_ULOGIC_VECTOR{selSize-1~downto~0}~12 0 12(_array -3 ((_dto c 1 i 0)))))
		(_port (_int sel 0 0 12(_ent(_in))))
		(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~12 0 13(_array -3 ((_dto c 2 i 0)))))
		(_port (_int input 1 0 13(_ent(_in))))
		(_port (_int output -3 0 14(_ent(_out))))
		(_var (_int selValue -2 0 22(_prcs 0((i 0)))))
		(_prcs
			(selection(_arch 0 0 21(_prcs (_simple)(_trgt(2))(_sens(0)(1))(_mon))))
		)
		(_type (_ext ~extstd.standard.POSITIVE (0 POSITIVE)))
		(_type (_ext ~extstd.standard.NATURAL (0 NATURAL)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (1 STD_ULOGIC)))
		(_type (_ext ~extieee.NUMERIC_STD.UNSIGNED (2 UNSIGNED)))
		(_type (_ext ~extstd.standard.INTEGER (0 INTEGER)))
	)
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_model . MuxWithOffset_Arch 3 -1)
)
I 000066 55 2353          1497531642191 ArithmeticShifter_TB_Arch
(_unit VHDL (arithmeticshifter_tb 0 5(arithmeticshifter_tb_arch 0 8))
	(_version vd0)
	(_time 1497531642192 2017.06.15 15:00:42)
	(_source (\./../../../test/shifter_tb.vhd\))
	(_parameters tan)
	(_code d3848480d2848ec4d483cb89d6d5d6d4d7d5dad5d0)
	(_ent
		(_time 1497519168129)
	)
	(_comp
		(ArithmeticShifter
			(_object
				(_gen (_int size -1 0 15(_ent((i 8)))))
				(_gen (_int shiftSize -1 0 16(_ent((i 3)))))
				(_type (_int ~STD_ULOGIC_VECTOR{shiftSize-1~downto~0}~13 0 19(_array -2 ((_dto c 2 i 0)))))
				(_port (_int shift 2 0 19(_ent (_in))))
				(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~13 0 20(_array -2 ((_dto c 3 i 0)))))
				(_port (_int input 3 0 20(_ent (_in))))
				(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~132 0 21(_array -2 ((_dto c 4 i 0)))))
				(_port (_int output 4 0 21(_ent (_out))))
			)
		)
	)
	(_inst shifterUnderTest 0 32(_comp ArithmeticShifter)
		(_gen
			((size)((i 12)))
			((shiftSize)((i 4)))
		)
		(_port
			((shift)(test_shift))
			((input)(test_in))
			((output)(_open))
		)
		(_use (_ent . ArithmeticShifter)
			(_gen
				((size)((i 12)))
				((shiftSize)((i 4)))
			)
			(_port
				((shift)(shift))
				((input)(input))
				((output)(output))
			)
		)
	)
	(_object
		(_cnst (_int SIZE -1 0 10(_arch((i 12)))))
		(_cnst (_int SHIFT_SIZE -1 0 11(_arch((i 4)))))
		(_type (_int ~STD_ULOGIC_VECTOR{SIZE-1~downto~0}~134 0 25(_array -2 ((_dto i 11 i 0)))))
		(_sig (_int test_in 0 0 25(_arch(_uni))))
		(_type (_int ~STD_ULOGIC_VECTOR{SHIFT_SIZE-1~downto~0}~13 0 26(_array -2 ((_dto i 3 i 0)))))
		(_sig (_int test_shift 1 0 26(_arch(_uni))))
		(_sig (_int test_clock -2 0 28(_arch(_uni((i 2)))(_event))))
		(_sig (_int test_end -2 0 29(_arch(_uni((i 2))))))
		(_prcs
			(line__43(_arch 0 0 43(_assignment (_trgt(2))(_sens(2)(3)))))
			(driveProcess(_arch 1 0 47(_prcs (_trgt(0)(1)(3))(_sens(2))(_mon))))
		)
		(_type (_ext ~extstd.standard.POSITIVE (0 POSITIVE)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (1 STD_ULOGIC)))
		(_type (_ext ~extstd.standard.INTEGER (0 INTEGER)))
		(_type (_ext ~extstd.standard.NATURAL (0 NATURAL)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC_VECTOR (1 STD_ULOGIC_VECTOR)))
	)
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_model . ArithmeticShifter_TB_Arch 5 -1)
)
V 000055 55 797           1497531673629 FullAdder_Arch
(_unit VHDL (fulladder 0 4(fulladder_arch 0 14))
	(_version vd0)
	(_time 1497531673630 2017.06.15 15:01:13)
	(_source (\./../../../src/fulladder.vhd\))
	(_parameters tan)
	(_code a1a5f6f7a5f6a6b7f3a6b0fbf4a7a5a7a4a6a3a7a7)
	(_ent
		(_time 1497272646463)
	)
	(_object
		(_port (_int inB -1 0 6(_ent(_in))))
		(_port (_int inA -1 0 7(_ent(_in))))
		(_port (_int carryIn -1 0 8(_ent(_in))))
		(_port (_int carryOut -1 0 9(_ent(_out))))
		(_port (_int sum -1 0 10(_ent(_out))))
		(_prcs
			(line__16(_arch 0 0 16(_assignment (_trgt(4))(_sens(0)(1)(2)))))
			(line__17(_arch 1 0 17(_assignment (_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (0 STD_ULOGIC)))
	)
	(_use (ieee(std_logic_1164))(std(standard)))
	(_model . FullAdder_Arch 2 -1)
)
V 000055 55 1063          1497531673691 GRegister_Arch
(_unit VHDL (gregister 0 8(gregister_arch 0 18))
	(_version vd0)
	(_time 1497531673692 2017.06.15 15:01:13)
	(_source (\./../../../src/gregister.vhd\))
	(_parameters tan)
	(_code dfdb898c8b888ec9d9dec6848dd8dbd9dad8ddd9d8)
	(_ent
		(_time 1497272646526)
	)
	(_object
		(_gen (_int size -1 0 9 \8\ (_ent gms((i 8)))))
		(_port (_int clock -2 0 11(_ent(_in)(_event))))
		(_port (_int reset -2 0 12(_ent(_in)(_event))))
		(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~12 0 13(_array -2 ((_dto c 1 i 0)))))
		(_port (_int data 0 0 13(_ent(_in))))
		(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~122 0 14(_array -2 ((_dto c 2 i 0)))))
		(_port (_int value 1 0 14(_ent(_out))))
		(_prcs
			(assignment(_arch 0 0 20(_prcs (_trgt(3))(_sens(0)(1)(2))(_dssslsensitivity 2))))
		)
		(_type (_ext ~extstd.standard.POSITIVE (0 POSITIVE)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (1 STD_ULOGIC)))
		(_type (_ext ~extstd.standard.INTEGER (0 INTEGER)))
	)
	(_use (std(standard))(ieee(std_logic_1164)))
	(_model . GRegister_Arch 3 -1)
)
V 000063 55 2304          1497531673879 ArithmeticShifter_Arch
(_unit VHDL (arithmeticshifter 0 5(arithmeticshifter_arch 0 17))
	(_version vd0)
	(_time 1497531673880 2017.06.15 15:01:13)
	(_source (\./../../../src/arithmeticshifter.vhd\))
	(_parameters tan)
	(_code 9b9fc895cbccc68c9dc983c19e9d9e9c9f9d929d98)
	(_ent
		(_time 1497519573036)
	)
	(_comp
		(MuxWithOffset
			(_object
				(_gen (_int size -1 0 20(_ent((i 8)))))
				(_gen (_int selSize -1 0 21(_ent((i 3)))))
				(_gen (_int offset -3 0 22(_ent((i 0)))))
				(_type (_int ~STD_ULOGIC_VECTOR{selSize-1~downto~0}~13 0 25(_array -2 ((_dto c 0 i 0)))))
				(_port (_int sel 4 0 25(_ent (_in))))
				(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~13 0 26(_array -2 ((_dto c 1 i 0)))))
				(_port (_int input 5 0 26(_ent (_in))))
				(_port (_int output -2 0 27(_ent (_out))))
			)
		)
	)
	(_generate generateMuxes 0 32(_for 3 )
		(_inst mux 0 33(_comp MuxWithOffset)
			(_gen
				((size)(_code 2))
				((selSize)(_code 3))
				((offset)(_code 4))
			)
			(_port
				((sel)(shift))
				((input)(input))
				((output)(output(_object 2)))
			)
			(_use (_ent . MuxWithOffset)
				(_gen
					((size)(_code 5))
					((selSize)(_code 6))
					((offset)(_code 7))
				)
				(_port
					((sel)(sel))
					((input)(input))
					((output)(output))
				)
			)
		)
		(_object
			(_cnst (_int i 3 0 32(_arch)))
		)
	)
	(_object
		(_gen (_int size -1 0 7 \8\ (_ent gms((i 8)))))
		(_gen (_int shiftSize -1 0 8 \3\ (_ent gms((i 3)))))
		(_type (_int ~STD_ULOGIC_VECTOR{shiftSize-1~downto~0}~12 0 11(_array -2 ((_dto c 8 i 0)))))
		(_port (_int shift 0 0 11(_ent(_in))))
		(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~12 0 12(_array -2 ((_dto c 9 i 0)))))
		(_port (_int input 1 0 12(_ent(_in))))
		(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~122 0 13(_array -2 ((_dto c 10 i 0)))))
		(_port (_int output 2 0 13(_ent(_out))))
		(_type (_int ~INTEGER~range~0~to~size-1~13 0 32(_scalar (_to i 0 c 11))))
		(_type (_ext ~extstd.standard.POSITIVE (0 POSITIVE)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (1 STD_ULOGIC)))
		(_type (_ext ~extstd.standard.NATURAL (0 NATURAL)))
		(_type (_ext ~extstd.standard.INTEGER (0 INTEGER)))
	)
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_model . ArithmeticShifter_Arch 12 -1)
)
V 000059 55 1304          1497531673943 MuxWithOffset_Arch
(_unit VHDL (muxwithoffset 0 5(muxwithoffset_arch 0 18))
	(_version vd0)
	(_time 1497531673944 2017.06.15 15:01:13)
	(_source (\./../../../src/muxwithoffset.vhd\))
	(_parameters tan)
	(_code d9dddf8ad58f85cedcdec0828cdfd1df8fdfdfdfdf)
	(_ent
		(_time 1497531642080)
	)
	(_object
		(_gen (_int size -1 0 7 \8\ (_ent gms((i 8)))))
		(_gen (_int selSize -1 0 8 \3\ (_ent gms((i 3)))))
		(_gen (_int offset -2 0 9 \0\ (_ent gms((i 0)))))
		(_type (_int ~STD_ULOGIC_VECTOR{selSize-1~downto~0}~12 0 12(_array -3 ((_dto c 1 i 0)))))
		(_port (_int sel 0 0 12(_ent(_in))))
		(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~12 0 13(_array -3 ((_dto c 2 i 0)))))
		(_port (_int input 1 0 13(_ent(_in))))
		(_port (_int output -3 0 14(_ent(_out))))
		(_var (_int selValue -2 0 22(_prcs 0((i 0)))))
		(_prcs
			(selection(_arch 0 0 21(_prcs (_simple)(_trgt(2))(_sens(0)(1))(_mon))))
		)
		(_type (_ext ~extstd.standard.POSITIVE (0 POSITIVE)))
		(_type (_ext ~extstd.standard.NATURAL (0 NATURAL)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (1 STD_ULOGIC)))
		(_type (_ext ~extieee.NUMERIC_STD.UNSIGNED (2 UNSIGNED)))
		(_type (_ext ~extstd.standard.INTEGER (0 INTEGER)))
	)
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_model . MuxWithOffset_Arch 3 -1)
)
V 000066 55 2353          1497531674018 ArithmeticShifter_TB_Arch
(_unit VHDL (arithmeticshifter_tb 0 5(arithmeticshifter_tb_arch 0 8))
	(_version vd0)
	(_time 1497531674019 2017.06.15 15:01:14)
	(_source (\./../../../test/shifter_tb.vhd\))
	(_parameters tan)
	(_code 2723752222707a3020773f7d2221222023212e2124)
	(_ent
		(_time 1497519168129)
	)
	(_comp
		(ArithmeticShifter
			(_object
				(_gen (_int size -1 0 15(_ent((i 8)))))
				(_gen (_int shiftSize -1 0 16(_ent((i 3)))))
				(_type (_int ~STD_ULOGIC_VECTOR{shiftSize-1~downto~0}~13 0 19(_array -2 ((_dto c 2 i 0)))))
				(_port (_int shift 2 0 19(_ent (_in))))
				(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~13 0 20(_array -2 ((_dto c 3 i 0)))))
				(_port (_int input 3 0 20(_ent (_in))))
				(_type (_int ~STD_ULOGIC_VECTOR{size-1~downto~0}~132 0 21(_array -2 ((_dto c 4 i 0)))))
				(_port (_int output 4 0 21(_ent (_out))))
			)
		)
	)
	(_inst shifterUnderTest 0 32(_comp ArithmeticShifter)
		(_gen
			((size)((i 12)))
			((shiftSize)((i 4)))
		)
		(_port
			((shift)(test_shift))
			((input)(test_in))
			((output)(_open))
		)
		(_use (_ent . ArithmeticShifter)
			(_gen
				((size)((i 12)))
				((shiftSize)((i 4)))
			)
			(_port
				((shift)(shift))
				((input)(input))
				((output)(output))
			)
		)
	)
	(_object
		(_cnst (_int SIZE -1 0 10(_arch((i 12)))))
		(_cnst (_int SHIFT_SIZE -1 0 11(_arch((i 4)))))
		(_type (_int ~STD_ULOGIC_VECTOR{SIZE-1~downto~0}~134 0 25(_array -2 ((_dto i 11 i 0)))))
		(_sig (_int test_in 0 0 25(_arch(_uni))))
		(_type (_int ~STD_ULOGIC_VECTOR{SHIFT_SIZE-1~downto~0}~13 0 26(_array -2 ((_dto i 3 i 0)))))
		(_sig (_int test_shift 1 0 26(_arch(_uni))))
		(_sig (_int test_clock -2 0 28(_arch(_uni((i 2)))(_event))))
		(_sig (_int test_end -2 0 29(_arch(_uni((i 2))))))
		(_prcs
			(line__43(_arch 0 0 43(_assignment (_trgt(2))(_sens(2)(3)))))
			(driveProcess(_arch 1 0 47(_prcs (_trgt(0)(1)(3))(_sens(2))(_mon))))
		)
		(_type (_ext ~extstd.standard.POSITIVE (0 POSITIVE)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC (1 STD_ULOGIC)))
		(_type (_ext ~extstd.standard.INTEGER (0 INTEGER)))
		(_type (_ext ~extstd.standard.NATURAL (0 NATURAL)))
		(_type (_ext ~extieee.std_logic_1164.STD_ULOGIC_VECTOR (1 STD_ULOGIC_VECTOR)))
	)
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_model . ArithmeticShifter_TB_Arch 5 -1)
)
