#-----------------------------------------------------------
# Vivado v2023.2 (64-bit)
# SW Build 4029153 on Fri Oct 13 20:14:34 MDT 2023
# IP Build 4028589 on Sat Oct 14 00:45:43 MDT 2023
# SharedData Build 4025554 on Tue Oct 10 17:18:54 MDT 2023
# Start of session at: Sun Apr 27 00:20:40 2025
# Process ID: 19692
# Current directory: C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/NTT
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent13188 C:\Users\fossu\Desktop\ML_DSA_Syn_new\IMP2\NTT\NTT.xpr
# Log file: C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/NTT/vivado.log
# Journal file: C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/NTT\vivado.jou
# Running On: DESKTOP-5RUADSS, OS: Windows, CPU Frequency: 3593 MHz, CPU Physical cores: 12, Host memory: 34287 MB
#-----------------------------------------------------------
start_gui
open_project C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/NTT/NTT.xpr
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kc705:part0:1.6 available at D:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kc705/1.6/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu105:part0:1.6 available at D:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu105/1.6/board.xml as part xcku040-ffva1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu105:part0:1.7 available at D:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu105/1.7/board.xml as part xcku040-ffva1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu1500:part0:1.2 available at D:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu1500/1.2/board.xml as part xcku115-flvb2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vc707:part0:1.4 available at D:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vc707/1.4/board.xml as part xc7vx485tffg1761-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vc709:part0:1.8 available at D:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vc709/1.8/board.xml as part xc7vx690tffg1761-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:2.2 available at D:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/2.2/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:3.0 available at D:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/3.0/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:3.1 available at D:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/3.1/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:3.2 available at D:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/3.2/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190_newl:part0:1.0 available at D:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190_newl/production/1.0/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190_newl:part0:1.1 available at D:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190_newl/production/1.1/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu108:part0:1.6 available at D:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu108/1.6/board.xml as part xcvu095-ffva2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu108:part0:1.7 available at D:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu108/1.7/board.xml as part xcvu095-ffva2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu110:part0:1.4 available at D:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu110/1.4/board.xml as part xcvu190-flgc2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.0 available at D:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu118/2.0/board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.3 available at D:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu118/2.3/board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.4 available at D:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu118/2.4/board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu129:part0:1.0 available at D:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu129/production/1.0/board.xml as part xcvu29p-fsga2577-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu1525:part0:1.3 available at D:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu1525/1.3/board.xml as part xcvu9p-fsgd2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280:part0:1.0 available at D:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/production/1.0/board.xml as part xcve2802-vsvh1760-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es:part0:1.0 available at D:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_a/1.0/board.xml as part xcve2802-vsvh1760-2lp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es:part0:1.1 available at D:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_a/1.1/board.xml as part xcve2802-vsvh1760-2lp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es_revb:part0:1.0 available at D:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_b/1.0/board.xml as part xcve2802-vsvh1760-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es_revb:part0:1.1 available at D:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_b/1.1/board.xml as part xcve2802-vsvh1760-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vermeo_t1_mpsoc:part0:1.0 available at D:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vermeo_t1_mpsoc/1.0/board.xml as part xczu19eg-ffvd1760-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vermeo_t1_rfsoc:part0:1.0 available at D:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vermeo_t1_rfsoc/1.0/board.xml as part xczu21dr-ffvd1156-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158:part0:1.0 available at D:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/production/1.0/board.xml as part xcvh1582-vsva3697-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158:part0:1.1 available at D:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/production/1.1/board.xml as part xcvh1582-vsva3697-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158_es:part0:1.0 available at D:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/es/1.0/board.xml as part xcvh1582-vsva3697-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158_es:part0:1.1 available at D:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/es/1.1/board.xml as part xcvh1582-vsva3697-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:2.2 available at D:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/2.2/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:3.0 available at D:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/3.0/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:3.1 available at D:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/3.1/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:3.2 available at D:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/3.2/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180_newl:part0:1.0 available at D:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180_newl/production/1.0/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180_newl:part0:1.1 available at D:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180_newl/production/1.1/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120:part0:1.0 available at D:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/production/1.0/board.xml as part xcvp1202-vsva2785-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120:part0:1.1 available at D:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/production/1.1/board.xml as part xcvp1202-vsva2785-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120:part0:1.2 available at D:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/production/1.2/board.xml as part xcvp1202-vsva2785-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk180:part0:1.0 available at D:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk180/production/1.0/board.xml as part xcvp1802-lsvc4072-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk180:part0:1.1 available at D:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk180/production/1.1/board.xml as part xcvp1802-lsvc4072-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zc706:part0:1.4 available at D:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zc706/1.4/board.xml as part xc7z045ffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu102:part0:3.3 available at D:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu102/3.3/board.xml as part xczu9eg-ffvb1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu102:part0:3.4 available at D:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu102/3.4/board.xml as part xczu9eg-ffvb1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu111:part0:1.2 available at D:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu111/1.2/board.xml as part xczu28dr-ffvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu111:part0:1.3 available at D:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu111/1.3/board.xml as part xczu28dr-ffvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu111:part0:1.4 available at D:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu111/1.4/board.xml as part xczu28dr-ffvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu1275:part0:1.0 available at D:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu1275/1.0/board.xml as part xczu29dr-ffvf1760-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu1285:part0:1.0 available at D:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu1285/1.0/board.xml as part xczu39dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208:part0:2.0 available at D:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208/production/2.0/board.xml as part xczu48dr-fsvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208ld:part0:2.0 available at D:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208ld/production/2.0/board.xml as part xczu58dr-fsvg1517-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216:part0:2.0 available at D:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216/production/2.0/board.xml as part xczu49dr-ffvf1760-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216ld:part0:2.0 available at D:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216ld/production/2.0/board.xml as part xczu59dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670:part0:2.0 available at D:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670/2.0/board.xml as part xczu67dr-fsve1156-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670ld:part0:1.0 available at D:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670ld/1.0/board.xml as part xczu57dr-fsve1156-2-i specified in board_part file is either invalid or not available
INFO: [filemgmt 56-3] Default IP Output Path : Could not find the directory 'C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/NTT/NTT.gen/sources_1'.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Xilinx/Vivado/2023.2/data/ip'.
open_project: Time (s): cpu = 00:00:18 ; elapsed = 00:00:08 . Memory (MB): peak = 1444.559 ; gain = 173.910
update_compile_order -fileset sources_1
update_compile_order -fileset sim_1
update_compile_order -fileset sim_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sim_1
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\fossu\Desktop\ML_DSA_Syn_new\IMP2\NTT\NTT.srcs\sources_1\imports\NTT\RU.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\fossu\Desktop\ML_DSA_Syn_new\IMP2\NTT\NTT.srcs\sources_1\imports\NTT\NTT.v:]
ERROR: [Common 17-180] Spawn failed: No error
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'NTT_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/NTT/NTT.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'D:/Xilinx/Vivado/2023.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'NTT_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/NTT/NTT.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj NTT_tb_vlog.prj"
ECHO 已關閉。
ECHO 已關閉。
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/NTT/NTT.srcs/sources_1/imports/NTT/BU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/NTT/NTT.srcs/sim_1/imports/NTT/Dual_Port_Ram_Single_clk.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Dual_Port_Ram_Single_clk
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/NTT/NTT.srcs/sources_1/imports/NTT/Modular_Reduction.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Modular_Reduction
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/NTT/NTT.srcs/sources_1/imports/NTT/NTT.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NTT
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/NTT/NTT.srcs/sources_1/imports/NTT/RU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/NTT/NTT.srcs/sources_1/imports/NTT/mod_add.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mod_add
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/NTT/NTT.srcs/sources_1/imports/NTT/mod_mul.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mod_mul
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/NTT/NTT.srcs/sources_1/imports/NTT/mod_sub.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mod_sub
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/NTT/NTT.srcs/sim_1/imports/NTT/NTT_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NTT_tb
ERROR: [VRFC 10-2989] 'i' is not declared [C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/NTT/NTT.srcs/sim_1/imports/NTT/NTT_tb.v:252]
ERROR: [VRFC 10-2989] 'i' is not declared [C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/NTT/NTT.srcs/sim_1/imports/NTT/NTT_tb.v:254]
ERROR: [VRFC 10-2989] 'i' is not declared [C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/NTT/NTT.srcs/sim_1/imports/NTT/NTT_tb.v:255]
ERROR: [VRFC 10-8530] module 'NTT_tb' is ignored due to previous errors [C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/NTT/NTT.srcs/sim_1/imports/NTT/NTT_tb.v:154]
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/NTT/NTT.sim/sim_1/behav/xsim/xvlog.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/NTT/NTT.sim/sim_1/behav/xsim/xvlog.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\fossu\Desktop\ML_DSA_Syn_new\IMP2\NTT\NTT.srcs\sources_1\imports\NTT\RU.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\fossu\Desktop\ML_DSA_Syn_new\IMP2\NTT\NTT.srcs\sources_1\imports\NTT\NTT.v:]
ERROR: [Common 17-180] Spawn failed: No error
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'NTT_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/NTT/NTT.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'D:/Xilinx/Vivado/2023.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'NTT_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/NTT/NTT.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj NTT_tb_vlog.prj"
ECHO 已關閉。
ECHO 已關閉。
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/NTT/NTT.srcs/sources_1/imports/NTT/BU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/NTT/NTT.srcs/sim_1/imports/NTT/Dual_Port_Ram_Single_clk.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Dual_Port_Ram_Single_clk
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/NTT/NTT.srcs/sources_1/imports/NTT/Modular_Reduction.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Modular_Reduction
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/NTT/NTT.srcs/sources_1/imports/NTT/NTT.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NTT
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/NTT/NTT.srcs/sources_1/imports/NTT/RU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/NTT/NTT.srcs/sources_1/imports/NTT/mod_add.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mod_add
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/NTT/NTT.srcs/sources_1/imports/NTT/mod_mul.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mod_mul
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/NTT/NTT.srcs/sources_1/imports/NTT/mod_sub.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mod_sub
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/NTT/NTT.srcs/sim_1/imports/NTT/NTT_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NTT_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/NTT/NTT.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot NTT_tb_behav xil_defaultlib.NTT_tb xil_defaultlib.glbl -log elaborate.log"
ECHO 已關閉。
ECHO 已關閉。
Vivado Simulator v2023.2
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2023.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot NTT_tb_behav xil_defaultlib.NTT_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.mod_add
Compiling module xil_defaultlib.mod_sub
Compiling module xil_defaultlib.Modular_Reduction
Compiling module xil_defaultlib.mod_mul
Compiling module xil_defaultlib.BU
Compiling module xil_defaultlib.RU_default
Compiling module xil_defaultlib.NTT
Compiling module xil_defaultlib.Dual_Port_Ram_Single_clk(INIT_FI...
Compiling module xil_defaultlib.NTT_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot NTT_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/NTT/NTT.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "NTT_tb_behav -key {Behavioral:sim_1:Functional:NTT_tb} -tclbatch {NTT_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source NTT_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'NTT_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:05 ; elapsed = 00:00:09 . Memory (MB): peak = 1558.184 ; gain = 43.980
run 10 us
current_wave_config {Untitled 1}
Untitled 1
add_wave {{/NTT_tb/dut/i_ready}} {{/NTT_tb/dut/NTT_in_u}} {{/NTT_tb/dut/NTT_in_d}} 
current_wave_config {Untitled 1}
Untitled 1
add_wave {{/NTT_tb/dut/BU_0/i_valid}} {{/NTT_tb/dut/BU_0/a}} {{/NTT_tb/dut/BU_0/b}} {{/NTT_tb/dut/BU_0/zeta}} {{/NTT_tb/dut/BU_0/o_valid}} {{/NTT_tb/dut/BU_0/out_a}} {{/NTT_tb/dut/BU_0/out_b}} 
current_wave_config {Untitled 1}
Untitled 1
add_wave {{/NTT_tb/dut/RU_1/i_valid}} {{/NTT_tb/dut/RU_1/in_u}} {{/NTT_tb/dut/RU_1/in_d}} {{/NTT_tb/dut/RU_1/o_valid}} {{/NTT_tb/dut/RU_1/out_u}} {{/NTT_tb/dut/RU_1/out_d}} {{/NTT_tb/dut/RU_1/switch}} 
current_wave_config {Untitled 1}
Untitled 1
add_wave {{/NTT_tb/dut/RU_1/switch_buf}} {{/NTT_tb/dut/RU_1/valid_buf}} 
restart
INFO: [Wavedata 42-604] Simulation restarted
run 10 us
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\fossu\Desktop\ML_DSA_Syn_new\IMP2\NTT\NTT.srcs\sources_1\imports\NTT\RU.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\fossu\Desktop\ML_DSA_Syn_new\IMP2\NTT\NTT.srcs\sources_1\imports\NTT\NTT.v:]
ERROR: [Common 17-180] Spawn failed: No error
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'NTT_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/NTT/NTT.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'D:/Xilinx/Vivado/2023.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'NTT_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/NTT/NTT.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj NTT_tb_vlog.prj"
ECHO 已關閉。
ECHO 已關閉。
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/NTT/NTT.srcs/sources_1/imports/NTT/BU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/NTT/NTT.srcs/sim_1/imports/NTT/Dual_Port_Ram_Single_clk.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Dual_Port_Ram_Single_clk
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/NTT/NTT.srcs/sources_1/imports/NTT/Modular_Reduction.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Modular_Reduction
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/NTT/NTT.srcs/sources_1/imports/NTT/NTT.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NTT
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/NTT/NTT.srcs/sources_1/imports/NTT/RU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/NTT/NTT.srcs/sources_1/imports/NTT/mod_add.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mod_add
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/NTT/NTT.srcs/sources_1/imports/NTT/mod_mul.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mod_mul
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/NTT/NTT.srcs/sources_1/imports/NTT/mod_sub.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mod_sub
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/NTT/NTT.srcs/sim_1/imports/NTT/NTT_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NTT_tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'NTT_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/NTT/NTT.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/NTT/NTT.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot NTT_tb_behav xil_defaultlib.NTT_tb xil_defaultlib.glbl -log elaborate.log"
ECHO 已關閉。
ECHO 已關閉。
Vivado Simulator v2023.2
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2023.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot NTT_tb_behav xil_defaultlib.NTT_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.mod_add
Compiling module xil_defaultlib.mod_sub
Compiling module xil_defaultlib.Modular_Reduction
Compiling module xil_defaultlib.mod_mul
Compiling module xil_defaultlib.BU
Compiling module xil_defaultlib.RU_default
Compiling module xil_defaultlib.NTT
Compiling module xil_defaultlib.Dual_Port_Ram_Single_clk(INIT_FI...
Compiling module xil_defaultlib.NTT_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot NTT_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 2239.051 ; gain = 0.000
run 10 us
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\fossu\Desktop\ML_DSA_Syn_new\IMP2\NTT\NTT.srcs\sources_1\imports\NTT\RU.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\fossu\Desktop\ML_DSA_Syn_new\IMP2\NTT\NTT.srcs\sources_1\imports\NTT\NTT.v:]
ERROR: [Common 17-180] Spawn failed: No error
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'NTT_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/NTT/NTT.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/NTT/NTT.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj NTT_tb_vlog.prj"
ECHO 已關閉。
ECHO 已關閉。
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/NTT/NTT.srcs/sources_1/imports/NTT/BU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/NTT/NTT.srcs/sim_1/imports/NTT/Dual_Port_Ram_Single_clk.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Dual_Port_Ram_Single_clk
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/NTT/NTT.srcs/sources_1/imports/NTT/Modular_Reduction.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Modular_Reduction
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/NTT/NTT.srcs/sources_1/imports/NTT/NTT.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NTT
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/NTT/NTT.srcs/sources_1/imports/NTT/RU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/NTT/NTT.srcs/sources_1/imports/NTT/mod_add.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mod_add
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/NTT/NTT.srcs/sources_1/imports/NTT/mod_mul.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mod_mul
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/NTT/NTT.srcs/sources_1/imports/NTT/mod_sub.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mod_sub
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/NTT/NTT.srcs/sim_1/imports/NTT/NTT_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NTT_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'NTT_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/NTT/NTT.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/NTT/NTT.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot NTT_tb_behav xil_defaultlib.NTT_tb xil_defaultlib.glbl -log elaborate.log"
ECHO 已關閉。
ECHO 已關閉。
Vivado Simulator v2023.2
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2023.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot NTT_tb_behav xil_defaultlib.NTT_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.mod_add
Compiling module xil_defaultlib.mod_sub
Compiling module xil_defaultlib.Modular_Reduction
Compiling module xil_defaultlib.mod_mul
Compiling module xil_defaultlib.BU
Compiling module xil_defaultlib.RU_default
Compiling module xil_defaultlib.NTT
Compiling module xil_defaultlib.Dual_Port_Ram_Single_clk(INIT_FI...
Compiling module xil_defaultlib.NTT_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot NTT_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:08 . Memory (MB): peak = 2239.051 ; gain = 0.000
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\fossu\Desktop\ML_DSA_Syn_new\IMP2\NTT\NTT.srcs\sources_1\imports\NTT\RU.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\fossu\Desktop\ML_DSA_Syn_new\IMP2\NTT\NTT.srcs\sources_1\imports\NTT\NTT.v:]
run 10 us
ERROR: [Common 17-180] Spawn failed: No error
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\fossu\Desktop\ML_DSA_Syn_new\IMP2\NTT\NTT.srcs\sources_1\imports\NTT\RU.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\fossu\Desktop\ML_DSA_Syn_new\IMP2\NTT\NTT.srcs\sources_1\imports\NTT\NTT.v:]
ERROR: [Common 17-180] Spawn failed: No error
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\fossu\Desktop\ML_DSA_Syn_new\IMP2\NTT\NTT.srcs\sources_1\imports\NTT\RU.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\fossu\Desktop\ML_DSA_Syn_new\IMP2\NTT\NTT.srcs\sources_1\imports\NTT\NTT.v:]
ERROR: [Common 17-180] Spawn failed: No error
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\fossu\Desktop\ML_DSA_Syn_new\IMP2\NTT\NTT.srcs\sources_1\imports\NTT\RU.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\fossu\Desktop\ML_DSA_Syn_new\IMP2\NTT\NTT.srcs\sources_1\imports\NTT\NTT.v:]
ERROR: [Common 17-180] Spawn failed: No error
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'NTT_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/NTT/NTT.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/NTT/NTT.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj NTT_tb_vlog.prj"
ECHO 已關閉。
ECHO 已關閉。
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/NTT/NTT.srcs/sources_1/imports/NTT/BU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/NTT/NTT.srcs/sim_1/imports/NTT/Dual_Port_Ram_Single_clk.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Dual_Port_Ram_Single_clk
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/NTT/NTT.srcs/sources_1/imports/NTT/Modular_Reduction.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Modular_Reduction
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/NTT/NTT.srcs/sources_1/imports/NTT/NTT.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NTT
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/NTT/NTT.srcs/sources_1/imports/NTT/RU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/NTT/NTT.srcs/sources_1/imports/NTT/mod_add.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mod_add
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/NTT/NTT.srcs/sources_1/imports/NTT/mod_mul.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mod_mul
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/NTT/NTT.srcs/sources_1/imports/NTT/mod_sub.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mod_sub
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/NTT/NTT.srcs/sim_1/imports/NTT/NTT_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NTT_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'NTT_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/NTT/NTT.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/NTT/NTT.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot NTT_tb_behav xil_defaultlib.NTT_tb xil_defaultlib.glbl -log elaborate.log"
ECHO 已關閉。
ECHO 已關閉。
Vivado Simulator v2023.2
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2023.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot NTT_tb_behav xil_defaultlib.NTT_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.mod_add
Compiling module xil_defaultlib.mod_sub
Compiling module xil_defaultlib.Modular_Reduction
Compiling module xil_defaultlib.mod_mul
Compiling module xil_defaultlib.BU
Compiling module xil_defaultlib.RU_default
Compiling module xil_defaultlib.NTT
Compiling module xil_defaultlib.Dual_Port_Ram_Single_clk(INIT_FI...
Compiling module xil_defaultlib.NTT_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot NTT_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 2239.051 ; gain = 0.000
run 10 us
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\fossu\Desktop\ML_DSA_Syn_new\IMP2\NTT\NTT.srcs\sources_1\imports\NTT\RU.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\fossu\Desktop\ML_DSA_Syn_new\IMP2\NTT\NTT.srcs\sources_1\imports\NTT\NTT.v:]
ERROR: [Common 17-180] Spawn failed: No error
current_wave_config {Untitled 1}
Untitled 1
add_wave {{/NTT_tb/s1/data_a}} {{/NTT_tb/s1/data_b}} {{/NTT_tb/s1/addr_a}} {{/NTT_tb/s1/addr_b}} {{/NTT_tb/s1/en_a}} {{/NTT_tb/s1/en_b}} {{/NTT_tb/s1/we_a}} {{/NTT_tb/s1/we_b}} {{/NTT_tb/s1/q_a}} {{/NTT_tb/s1/q_b}} 
restart
INFO: [Wavedata 42-604] Simulation restarted
run 10 us
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\fossu\Desktop\ML_DSA_Syn_new\IMP2\NTT\NTT.srcs\sources_1\imports\NTT\RU.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\fossu\Desktop\ML_DSA_Syn_new\IMP2\NTT\NTT.srcs\sources_1\imports\NTT\NTT.v:]
relaunch_sim
ERROR: [Common 17-180] Spawn failed: No error
ERROR: [Common 17-39] 'suspend_sim' failed due to earlier errors.
INFO: [Common 17-17] undo 'relaunch_sim'
INFO: [Common 17-17] undo 'relaunch_sim'
ERROR: [Common 17-69] Command failed: ERROR: [Common 17-39] 'suspend_sim' failed due to earlier errors.

WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\fossu\Desktop\ML_DSA_Syn_new\IMP2\NTT\NTT.srcs\sources_1\imports\NTT\RU.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\fossu\Desktop\ML_DSA_Syn_new\IMP2\NTT\NTT.srcs\sources_1\imports\NTT\NTT.v:]
ERROR: [Common 17-180] Spawn failed: No error
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\fossu\Desktop\ML_DSA_Syn_new\IMP2\NTT\NTT.srcs\sources_1\imports\NTT\RU.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\fossu\Desktop\ML_DSA_Syn_new\IMP2\NTT\NTT.srcs\sources_1\imports\NTT\NTT.v:]
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'NTT_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/NTT/NTT.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/NTT/NTT.sim/sim_1/behav/xsim'
ERROR: [Common 17-180] Spawn failed: No error
"xvlog --incr --relax -prj NTT_tb_vlog.prj"
ECHO 已關閉。
ECHO 已關閉。
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/NTT/NTT.srcs/sources_1/imports/NTT/BU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/NTT/NTT.srcs/sim_1/imports/NTT/Dual_Port_Ram_Single_clk.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Dual_Port_Ram_Single_clk
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/NTT/NTT.srcs/sources_1/imports/NTT/Modular_Reduction.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Modular_Reduction
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/NTT/NTT.srcs/sources_1/imports/NTT/NTT.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NTT
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/NTT/NTT.srcs/sources_1/imports/NTT/RU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/NTT/NTT.srcs/sources_1/imports/NTT/mod_add.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mod_add
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/NTT/NTT.srcs/sources_1/imports/NTT/mod_mul.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mod_mul
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/NTT/NTT.srcs/sources_1/imports/NTT/mod_sub.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mod_sub
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/NTT/NTT.srcs/sim_1/imports/NTT/NTT_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NTT_tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
ERROR: [USF-XSim-62] 'compile' step failed with error(s) while executing 'C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/NTT/NTT.sim/sim_1/behav/xsim/compile.bat' script. Please check that the file has the correct 'read/write/execute' permissions and the Tcl console output for any other possible errors or warnings.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
ERROR: [Common 17-69] Command failed: ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.

relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'NTT_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/NTT/NTT.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/NTT/NTT.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj NTT_tb_vlog.prj"
ECHO 已關閉。
ECHO 已關閉。
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/NTT/NTT.srcs/sources_1/imports/NTT/BU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/NTT/NTT.srcs/sim_1/imports/NTT/Dual_Port_Ram_Single_clk.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Dual_Port_Ram_Single_clk
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/NTT/NTT.srcs/sources_1/imports/NTT/Modular_Reduction.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Modular_Reduction
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/NTT/NTT.srcs/sources_1/imports/NTT/NTT.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NTT
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/NTT/NTT.srcs/sources_1/imports/NTT/RU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/NTT/NTT.srcs/sources_1/imports/NTT/mod_add.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mod_add
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/NTT/NTT.srcs/sources_1/imports/NTT/mod_mul.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mod_mul
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/NTT/NTT.srcs/sources_1/imports/NTT/mod_sub.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mod_sub
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/NTT/NTT.srcs/sim_1/imports/NTT/NTT_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NTT_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'NTT_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/NTT/NTT.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/NTT/NTT.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot NTT_tb_behav xil_defaultlib.NTT_tb xil_defaultlib.glbl -log elaborate.log"
ECHO 已關閉。
ECHO 已關閉。
Vivado Simulator v2023.2
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2023.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot NTT_tb_behav xil_defaultlib.NTT_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.mod_add
Compiling module xil_defaultlib.mod_sub
Compiling module xil_defaultlib.Modular_Reduction
Compiling module xil_defaultlib.mod_mul
Compiling module xil_defaultlib.BU
Compiling module xil_defaultlib.RU_default
Compiling module xil_defaultlib.NTT
Compiling module xil_defaultlib.Dual_Port_Ram_Single_clk(INIT_FI...
Compiling module xil_defaultlib.NTT_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot NTT_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:08 . Memory (MB): peak = 2239.051 ; gain = 0.000
run 10 us
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'NTT_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/NTT/NTT.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/NTT/NTT.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj NTT_tb_vlog.prj"
ECHO 已關閉。
ECHO 已關閉。
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/NTT/NTT.srcs/sources_1/imports/NTT/BU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/NTT/NTT.srcs/sim_1/imports/NTT/Dual_Port_Ram_Single_clk.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Dual_Port_Ram_Single_clk
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/NTT/NTT.srcs/sources_1/imports/NTT/Modular_Reduction.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Modular_Reduction
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/NTT/NTT.srcs/sources_1/imports/NTT/NTT.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NTT
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/NTT/NTT.srcs/sources_1/imports/NTT/RU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/NTT/NTT.srcs/sources_1/imports/NTT/mod_add.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mod_add
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/NTT/NTT.srcs/sources_1/imports/NTT/mod_mul.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mod_mul
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/NTT/NTT.srcs/sources_1/imports/NTT/mod_sub.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mod_sub
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/NTT/NTT.srcs/sim_1/imports/NTT/NTT_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NTT_tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'NTT_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/NTT/NTT.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/NTT/NTT.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot NTT_tb_behav xil_defaultlib.NTT_tb xil_defaultlib.glbl -log elaborate.log"
ECHO 已關閉。
ECHO 已關閉。
Vivado Simulator v2023.2
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2023.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot NTT_tb_behav xil_defaultlib.NTT_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.mod_add
Compiling module xil_defaultlib.mod_sub
Compiling module xil_defaultlib.Modular_Reduction
Compiling module xil_defaultlib.mod_mul
Compiling module xil_defaultlib.BU
Compiling module xil_defaultlib.RU_default
Compiling module xil_defaultlib.NTT
Compiling module xil_defaultlib.Dual_Port_Ram_Single_clk(INIT_FI...
Compiling module xil_defaultlib.NTT_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot NTT_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:10 . Memory (MB): peak = 2239.051 ; gain = 0.000
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\fossu\Desktop\ML_DSA_Syn_new\IMP2\NTT\NTT.srcs\sources_1\imports\NTT\RU.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\fossu\Desktop\ML_DSA_Syn_new\IMP2\NTT\NTT.srcs\sources_1\imports\NTT\NTT.v:]
ERROR: [Common 17-180] Spawn failed: No error
run 10 us
current_wave_config {Untitled 1}
Untitled 1
add_wave {{/NTT_tb/dut/BU_0/valid_buf}} 
restart
INFO: [Wavedata 42-604] Simulation restarted
run 10 us
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\fossu\Desktop\ML_DSA_Syn_new\IMP2\NTT\NTT.srcs\sources_1\imports\NTT\RU.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\fossu\Desktop\ML_DSA_Syn_new\IMP2\NTT\NTT.srcs\sources_1\imports\NTT\NTT.v:]
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'NTT_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/NTT/NTT.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/NTT/NTT.sim/sim_1/behav/xsim'
ERROR: [Common 17-180] Spawn failed: No error
"xvlog --incr --relax -prj NTT_tb_vlog.prj"
ECHO 已關閉。
ECHO 已關閉。
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/NTT/NTT.srcs/sources_1/imports/NTT/BU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/NTT/NTT.srcs/sim_1/imports/NTT/Dual_Port_Ram_Single_clk.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Dual_Port_Ram_Single_clk
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/NTT/NTT.srcs/sources_1/imports/NTT/Modular_Reduction.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Modular_Reduction
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/NTT/NTT.srcs/sources_1/imports/NTT/NTT.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NTT
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/NTT/NTT.srcs/sources_1/imports/NTT/RU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/NTT/NTT.srcs/sources_1/imports/NTT/mod_add.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mod_add
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/NTT/NTT.srcs/sources_1/imports/NTT/mod_mul.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mod_mul
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/NTT/NTT.srcs/sources_1/imports/NTT/mod_sub.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mod_sub
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/NTT/NTT.srcs/sim_1/imports/NTT/NTT_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NTT_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
ERROR: [USF-XSim-62] 'compile' step failed with error(s) while executing 'C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/NTT/NTT.sim/sim_1/behav/xsim/compile.bat' script. Please check that the file has the correct 'read/write/execute' permissions and the Tcl console output for any other possible errors or warnings.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
ERROR: [Common 17-69] Command failed: ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.

relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'NTT_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/NTT/NTT.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/NTT/NTT.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj NTT_tb_vlog.prj"
ECHO 已關閉。
ECHO 已關閉。
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'NTT_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/NTT/NTT.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/NTT/NTT.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot NTT_tb_behav xil_defaultlib.NTT_tb xil_defaultlib.glbl -log elaborate.log"
ECHO 已關閉。
ECHO 已關閉。
Vivado Simulator v2023.2
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2023.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot NTT_tb_behav xil_defaultlib.NTT_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.mod_add
Compiling module xil_defaultlib.mod_sub
Compiling module xil_defaultlib.Modular_Reduction
Compiling module xil_defaultlib.mod_mul
Compiling module xil_defaultlib.BU
Compiling module xil_defaultlib.RU_default
Compiling module xil_defaultlib.NTT
Compiling module xil_defaultlib.Dual_Port_Ram_Single_clk(INIT_FI...
Compiling module xil_defaultlib.NTT_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot NTT_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 2239.051 ; gain = 0.000
run 10 us
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\fossu\Desktop\ML_DSA_Syn_new\IMP2\NTT\NTT.srcs\sources_1\imports\NTT\RU.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\fossu\Desktop\ML_DSA_Syn_new\IMP2\NTT\NTT.srcs\sources_1\imports\NTT\NTT.v:]
ERROR: [Common 17-180] Spawn failed: No error
relaunch_sim
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\fossu\Desktop\ML_DSA_Syn_new\IMP2\NTT\NTT.srcs\sources_1\imports\NTT\RU.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\fossu\Desktop\ML_DSA_Syn_new\IMP2\NTT\NTT.srcs\sources_1\imports\NTT\NTT.v:]
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'NTT_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
ERROR: [Common 17-180] Spawn failed: No error
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/NTT/NTT.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/NTT/NTT.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj NTT_tb_vlog.prj"
ECHO 已關閉。
ECHO 已關閉。
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/NTT/NTT.srcs/sources_1/imports/NTT/BU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/NTT/NTT.srcs/sim_1/imports/NTT/Dual_Port_Ram_Single_clk.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Dual_Port_Ram_Single_clk
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/NTT/NTT.srcs/sources_1/imports/NTT/Modular_Reduction.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Modular_Reduction
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/NTT/NTT.srcs/sources_1/imports/NTT/NTT.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NTT
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/NTT/NTT.srcs/sources_1/imports/NTT/RU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/NTT/NTT.srcs/sources_1/imports/NTT/mod_add.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mod_add
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/NTT/NTT.srcs/sources_1/imports/NTT/mod_mul.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mod_mul
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/NTT/NTT.srcs/sources_1/imports/NTT/mod_sub.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mod_sub
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/NTT/NTT.srcs/sim_1/imports/NTT/NTT_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NTT_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
ERROR: [Common 17-69] Command failed: ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.

relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'NTT_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/NTT/NTT.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/NTT/NTT.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj NTT_tb_vlog.prj"
ECHO 已關閉。
ECHO 已關閉。
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'NTT_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/NTT/NTT.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/NTT/NTT.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot NTT_tb_behav xil_defaultlib.NTT_tb xil_defaultlib.glbl -log elaborate.log"
ECHO 已關閉。
ECHO 已關閉。
Vivado Simulator v2023.2
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2023.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot NTT_tb_behav xil_defaultlib.NTT_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.mod_add
Compiling module xil_defaultlib.mod_sub
Compiling module xil_defaultlib.Modular_Reduction
Compiling module xil_defaultlib.mod_mul
Compiling module xil_defaultlib.BU
Compiling module xil_defaultlib.RU_default
Compiling module xil_defaultlib.NTT
Compiling module xil_defaultlib.Dual_Port_Ram_Single_clk(INIT_FI...
Compiling module xil_defaultlib.NTT_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot NTT_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 2239.051 ; gain = 0.000
run 10 us
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\fossu\Desktop\ML_DSA_Syn_new\IMP2\NTT\NTT.srcs\sources_1\imports\NTT\RU.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\fossu\Desktop\ML_DSA_Syn_new\IMP2\NTT\NTT.srcs\sources_1\imports\NTT\NTT.v:]
ERROR: [Common 17-180] Spawn failed: No error
update_compile_order -fileset sim_1
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\fossu\Desktop\ML_DSA_Syn_new\IMP2\NTT\NTT.srcs\sources_1\imports\NTT\RU.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\fossu\Desktop\ML_DSA_Syn_new\IMP2\NTT\NTT.srcs\sources_1\imports\NTT\NTT.v:]
ERROR: [Common 17-180] Spawn failed: No error
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\fossu\Desktop\ML_DSA_Syn_new\IMP2\NTT\NTT.srcs\sources_1\imports\NTT\RU.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\fossu\Desktop\ML_DSA_Syn_new\IMP2\NTT\NTT.srcs\sources_1\imports\NTT\NTT.v:]
ERROR: [Common 17-180] Spawn failed: No error
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\fossu\Desktop\ML_DSA_Syn_new\IMP2\NTT\NTT.srcs\sources_1\imports\NTT\RU.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\fossu\Desktop\ML_DSA_Syn_new\IMP2\NTT\NTT.srcs\sources_1\imports\NTT\NTT.v:]
ERROR: [Common 17-180] Spawn failed: No error
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\fossu\Desktop\ML_DSA_Syn_new\IMP2\NTT\NTT.srcs\sources_1\imports\NTT\RU.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\fossu\Desktop\ML_DSA_Syn_new\IMP2\NTT\NTT.srcs\sources_1\imports\NTT\NTT.v:]
ERROR: [Common 17-180] Spawn failed: No error
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\fossu\Desktop\ML_DSA_Syn_new\IMP2\NTT\NTT.srcs\sources_1\imports\NTT\RU.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\fossu\Desktop\ML_DSA_Syn_new\IMP2\NTT\NTT.srcs\sources_1\imports\NTT\NTT.v:]
ERROR: [Common 17-180] Spawn failed: No error
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\fossu\Desktop\ML_DSA_Syn_new\IMP2\NTT\NTT.srcs\sources_1\imports\NTT\RU.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\fossu\Desktop\ML_DSA_Syn_new\IMP2\NTT\NTT.srcs\sources_1\imports\NTT\NTT.v:]
ERROR: [Common 17-180] Spawn failed: No error
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\fossu\Desktop\ML_DSA_Syn_new\IMP2\NTT\NTT.srcs\sources_1\imports\NTT\RU.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\fossu\Desktop\ML_DSA_Syn_new\IMP2\NTT\NTT.srcs\sources_1\imports\NTT\NTT.v:]
ERROR: [Common 17-180] Spawn failed: No error
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'NTT_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/NTT/NTT.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/NTT/NTT.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj NTT_tb_vlog.prj"
ECHO 已關閉。
ECHO 已關閉。
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/NTT/NTT.srcs/sources_1/imports/NTT/BU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/NTT/NTT.srcs/sim_1/imports/NTT/Dual_Port_Ram_Single_clk.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Dual_Port_Ram_Single_clk
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/NTT/NTT.srcs/sources_1/imports/NTT/Modular_Reduction.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Modular_Reduction
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/NTT/NTT.srcs/sources_1/imports/NTT/NTT.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NTT
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/NTT/NTT.srcs/sources_1/imports/NTT/RU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/NTT/NTT.srcs/sources_1/imports/NTT/mod_add.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mod_add
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/NTT/NTT.srcs/sources_1/imports/NTT/mod_mul.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mod_mul
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/NTT/NTT.srcs/sources_1/imports/NTT/mod_sub.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mod_sub
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/NTT/NTT.srcs/sim_1/imports/NTT/NTT_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NTT_tb
ERROR: [VRFC 10-2989] 's1_data_a' is not declared [C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/NTT/NTT.srcs/sim_1/imports/NTT/NTT_tb.v:259]
ERROR: [VRFC 10-2989] 's1_data_b' is not declared [C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/NTT/NTT.srcs/sim_1/imports/NTT/NTT_tb.v:260]
ERROR: [VRFC 10-2989] 's1_addr_a' is not declared [C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/NTT/NTT.srcs/sim_1/imports/NTT/NTT_tb.v:261]
ERROR: [VRFC 10-2989] 's1_addr_b' is not declared [C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/NTT/NTT.srcs/sim_1/imports/NTT/NTT_tb.v:262]
ERROR: [VRFC 10-2989] 's1_we_a' is not declared [C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/NTT/NTT.srcs/sim_1/imports/NTT/NTT_tb.v:263]
ERROR: [VRFC 10-2989] 's1_we_b' is not declared [C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/NTT/NTT.srcs/sim_1/imports/NTT/NTT_tb.v:264]
ERROR: [VRFC 10-8530] module 'NTT_tb' is ignored due to previous errors [C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/NTT/NTT.srcs/sim_1/imports/NTT/NTT_tb.v:154]
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/NTT/NTT.sim/sim_1/behav/xsim/xvlog.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/NTT/NTT.sim/sim_1/behav/xsim/xvlog.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
ERROR: [Common 17-69] Command failed: ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.

WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\fossu\Desktop\ML_DSA_Syn_new\IMP2\NTT\NTT.srcs\sources_1\imports\NTT\RU.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\fossu\Desktop\ML_DSA_Syn_new\IMP2\NTT\NTT.srcs\sources_1\imports\NTT\NTT.v:]
ERROR: [Common 17-180] Spawn failed: No error
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\fossu\Desktop\ML_DSA_Syn_new\IMP2\NTT\NTT.srcs\sources_1\imports\NTT\RU.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\fossu\Desktop\ML_DSA_Syn_new\IMP2\NTT\NTT.srcs\sources_1\imports\NTT\NTT.v:]
ERROR: [Common 17-180] Spawn failed: No error
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'NTT_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/NTT/NTT.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/NTT/NTT.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj NTT_tb_vlog.prj"
ECHO 已關閉。
ECHO 已關閉。
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/NTT/NTT.srcs/sources_1/imports/NTT/BU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/NTT/NTT.srcs/sim_1/imports/NTT/Dual_Port_Ram_Single_clk.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Dual_Port_Ram_Single_clk
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/NTT/NTT.srcs/sources_1/imports/NTT/Modular_Reduction.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Modular_Reduction
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/NTT/NTT.srcs/sources_1/imports/NTT/NTT.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NTT
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/NTT/NTT.srcs/sources_1/imports/NTT/RU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/NTT/NTT.srcs/sources_1/imports/NTT/mod_add.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mod_add
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/NTT/NTT.srcs/sources_1/imports/NTT/mod_mul.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mod_mul
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/NTT/NTT.srcs/sources_1/imports/NTT/mod_sub.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mod_sub
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/NTT/NTT.srcs/sim_1/imports/NTT/NTT_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NTT_tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'NTT_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/NTT/NTT.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/NTT/NTT.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot NTT_tb_behav xil_defaultlib.NTT_tb xil_defaultlib.glbl -log elaborate.log"
ECHO 已關閉。
ECHO 已關閉。
Vivado Simulator v2023.2
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2023.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot NTT_tb_behav xil_defaultlib.NTT_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.mod_add
Compiling module xil_defaultlib.mod_sub
Compiling module xil_defaultlib.Modular_Reduction
Compiling module xil_defaultlib.mod_mul
Compiling module xil_defaultlib.BU
Compiling module xil_defaultlib.RU_default
Compiling module xil_defaultlib.NTT
Compiling module xil_defaultlib.NTT_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot NTT_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
Time resolution is 1 ps
WARNING: File ../../../../NTT.srcs/sim_1/imports/NTT/s1_0_hat.txt referenced on C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/NTT/NTT.srcs/sources_1/imports/NTT/BU.v at line 49 cannot be opened for reading. Please ensure that this file is available in the current working directory or parent directory of xsim.dir location specified via -xsimdir switch.
relaunch_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:09 . Memory (MB): peak = 2239.051 ; gain = 0.000
run 10 us
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\fossu\Desktop\ML_DSA_Syn_new\IMP2\NTT\NTT.srcs\sources_1\imports\NTT\RU.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\fossu\Desktop\ML_DSA_Syn_new\IMP2\NTT\NTT.srcs\sources_1\imports\NTT\NTT.v:]
ERROR: [Common 17-180] Spawn failed: No error
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\fossu\Desktop\ML_DSA_Syn_new\IMP2\NTT\NTT.srcs\sources_1\imports\NTT\RU.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\fossu\Desktop\ML_DSA_Syn_new\IMP2\NTT\NTT.srcs\sources_1\imports\NTT\NTT.v:]
ERROR: [Common 17-180] Spawn failed: No error
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'NTT_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/NTT/NTT.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/NTT/NTT.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj NTT_tb_vlog.prj"
ECHO 已關閉。
ECHO 已關閉。
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/NTT/NTT.srcs/sources_1/imports/NTT/BU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/NTT/NTT.srcs/sim_1/imports/NTT/Dual_Port_Ram_Single_clk.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Dual_Port_Ram_Single_clk
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/NTT/NTT.srcs/sources_1/imports/NTT/Modular_Reduction.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Modular_Reduction
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/NTT/NTT.srcs/sources_1/imports/NTT/NTT.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NTT
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/NTT/NTT.srcs/sources_1/imports/NTT/RU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/NTT/NTT.srcs/sources_1/imports/NTT/mod_add.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mod_add
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/NTT/NTT.srcs/sources_1/imports/NTT/mod_mul.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mod_mul
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/NTT/NTT.srcs/sources_1/imports/NTT/mod_sub.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mod_sub
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/NTT/NTT.srcs/sim_1/imports/NTT/NTT_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NTT_tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'NTT_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/NTT/NTT.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/NTT/NTT.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot NTT_tb_behav xil_defaultlib.NTT_tb xil_defaultlib.glbl -log elaborate.log"
ECHO 已關閉。
ECHO 已關閉。
Vivado Simulator v2023.2
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2023.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot NTT_tb_behav xil_defaultlib.NTT_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.mod_add
Compiling module xil_defaultlib.mod_sub
Compiling module xil_defaultlib.Modular_Reduction
Compiling module xil_defaultlib.mod_mul
Compiling module xil_defaultlib.BU
Compiling module xil_defaultlib.RU_default
Compiling module xil_defaultlib.NTT
Compiling module xil_defaultlib.NTT_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot NTT_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
Time resolution is 1 ps
WARNING: File ../../../../NTT.srcs/sim_1/imports/NTT/s1_0_hat.txt referenced on C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/NTT/NTT.srcs/sources_1/imports/NTT/BU.v at line 49 cannot be opened for reading. Please ensure that this file is available in the current working directory or parent directory of xsim.dir location specified via -xsimdir switch.
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 2239.051 ; gain = 0.000
run 10 us
run 10 us
run 10 us
run 10 us
run 10 us
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\fossu\Desktop\ML_DSA_Syn_new\IMP2\NTT\NTT.srcs\sources_1\imports\NTT\RU.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\fossu\Desktop\ML_DSA_Syn_new\IMP2\NTT\NTT.srcs\sources_1\imports\NTT\NTT.v:]
ERROR: [Common 17-180] Spawn failed: No error
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\fossu\Desktop\ML_DSA_Syn_new\IMP2\NTT\NTT.srcs\sources_1\imports\NTT\RU.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\fossu\Desktop\ML_DSA_Syn_new\IMP2\NTT\NTT.srcs\sources_1\imports\NTT\NTT.v:]
ERROR: [Common 17-180] Spawn failed: No error
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\fossu\Desktop\ML_DSA_Syn_new\IMP2\NTT\NTT.srcs\sources_1\imports\NTT\RU.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\fossu\Desktop\ML_DSA_Syn_new\IMP2\NTT\NTT.srcs\sources_1\imports\NTT\NTT.v:]
ERROR: [Common 17-180] Spawn failed: No error
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'NTT_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/NTT/NTT.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/NTT/NTT.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj NTT_tb_vlog.prj"
ECHO 已關閉。
ECHO 已關閉。
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/NTT/NTT.srcs/sources_1/imports/NTT/BU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/NTT/NTT.srcs/sim_1/imports/NTT/Dual_Port_Ram_Single_clk.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Dual_Port_Ram_Single_clk
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/NTT/NTT.srcs/sources_1/imports/NTT/Modular_Reduction.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Modular_Reduction
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/NTT/NTT.srcs/sources_1/imports/NTT/NTT.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NTT
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/NTT/NTT.srcs/sources_1/imports/NTT/RU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/NTT/NTT.srcs/sources_1/imports/NTT/mod_add.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mod_add
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/NTT/NTT.srcs/sources_1/imports/NTT/mod_mul.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mod_mul
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/NTT/NTT.srcs/sources_1/imports/NTT/mod_sub.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mod_sub
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/NTT/NTT.srcs/sim_1/imports/NTT/NTT_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NTT_tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'NTT_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/NTT/NTT.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/NTT/NTT.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot NTT_tb_behav xil_defaultlib.NTT_tb xil_defaultlib.glbl -log elaborate.log"
ECHO 已關閉。
ECHO 已關閉。
Vivado Simulator v2023.2
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2023.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot NTT_tb_behav xil_defaultlib.NTT_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3705] select index 64 into 'switch_buf' is out of bounds [C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/NTT/NTT.srcs/sources_1/imports/NTT/RU.v:80]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.mod_add
Compiling module xil_defaultlib.mod_sub
Compiling module xil_defaultlib.Modular_Reduction
Compiling module xil_defaultlib.mod_mul
Compiling module xil_defaultlib.BU
Compiling module xil_defaultlib.RU_default
Compiling module xil_defaultlib.NTT
Compiling module xil_defaultlib.NTT_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot NTT_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
Time resolution is 1 ps
WARNING: File ../../../../NTT.srcs/sim_1/imports/NTT/s1_0_hat.txt referenced on C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/NTT/NTT.srcs/sources_1/imports/NTT/BU.v at line 49 cannot be opened for reading. Please ensure that this file is available in the current working directory or parent directory of xsim.dir location specified via -xsimdir switch.
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:09 . Memory (MB): peak = 2331.203 ; gain = 0.000
run 10 us
run 10 us
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\fossu\Desktop\ML_DSA_Syn_new\IMP2\NTT\NTT.srcs\sources_1\imports\NTT\RU.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\fossu\Desktop\ML_DSA_Syn_new\IMP2\NTT\NTT.srcs\sources_1\imports\NTT\NTT.v:]
relaunch_sim
ERROR: [Common 17-180] Spawn failed: No error
ERROR: [Common 17-39] 'suspend_sim' failed due to earlier errors.
INFO: [Common 17-17] undo 'relaunch_sim'
INFO: [Common 17-17] undo 'relaunch_sim'
ERROR: [Common 17-69] Command failed: ERROR: [Common 17-39] 'suspend_sim' failed due to earlier errors.

relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'NTT_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/NTT/NTT.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/NTT/NTT.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj NTT_tb_vlog.prj"
ECHO 已關閉。
ECHO 已關閉。
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/NTT/NTT.srcs/sources_1/imports/NTT/BU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/NTT/NTT.srcs/sim_1/imports/NTT/Dual_Port_Ram_Single_clk.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Dual_Port_Ram_Single_clk
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/NTT/NTT.srcs/sources_1/imports/NTT/Modular_Reduction.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Modular_Reduction
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/NTT/NTT.srcs/sources_1/imports/NTT/NTT.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NTT
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/NTT/NTT.srcs/sources_1/imports/NTT/RU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/NTT/NTT.srcs/sources_1/imports/NTT/mod_add.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mod_add
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/NTT/NTT.srcs/sources_1/imports/NTT/mod_mul.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mod_mul
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/NTT/NTT.srcs/sources_1/imports/NTT/mod_sub.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mod_sub
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/NTT/NTT.srcs/sim_1/imports/NTT/NTT_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NTT_tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'NTT_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/NTT/NTT.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/NTT/NTT.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot NTT_tb_behav xil_defaultlib.NTT_tb xil_defaultlib.glbl -log elaborate.log"
ECHO 已關閉。
ECHO 已關閉。
Vivado Simulator v2023.2
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2023.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot NTT_tb_behav xil_defaultlib.NTT_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.mod_add
Compiling module xil_defaultlib.mod_sub
Compiling module xil_defaultlib.Modular_Reduction
Compiling module xil_defaultlib.mod_mul
Compiling module xil_defaultlib.BU
Compiling module xil_defaultlib.RU_default
Compiling module xil_defaultlib.NTT
Compiling module xil_defaultlib.NTT_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot NTT_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
Time resolution is 1 ps
WARNING: File ../../../../NTT.srcs/sim_1/imports/NTT/s1_0_hat.txt referenced on C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/NTT/NTT.srcs/sources_1/imports/NTT/BU.v at line 49 cannot be opened for reading. Please ensure that this file is available in the current working directory or parent directory of xsim.dir location specified via -xsimdir switch.
relaunch_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 2331.203 ; gain = 0.000
run 10 us
run 10 us
run 10 us
run 10 us
relaunch_sim
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\fossu\Desktop\ML_DSA_Syn_new\IMP2\NTT\NTT.srcs\sources_1\imports\NTT\RU.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\fossu\Desktop\ML_DSA_Syn_new\IMP2\NTT\NTT.srcs\sources_1\imports\NTT\NTT.v:]
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'NTT_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
ERROR: [Common 17-180] Spawn failed: No error
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/NTT/NTT.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/NTT/NTT.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj NTT_tb_vlog.prj"
ECHO 已關閉。
ECHO 已關閉。
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/NTT/NTT.srcs/sources_1/imports/NTT/BU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/NTT/NTT.srcs/sim_1/imports/NTT/Dual_Port_Ram_Single_clk.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Dual_Port_Ram_Single_clk
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/NTT/NTT.srcs/sources_1/imports/NTT/Modular_Reduction.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Modular_Reduction
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/NTT/NTT.srcs/sources_1/imports/NTT/NTT.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NTT
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/NTT/NTT.srcs/sources_1/imports/NTT/RU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/NTT/NTT.srcs/sources_1/imports/NTT/mod_add.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mod_add
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/NTT/NTT.srcs/sources_1/imports/NTT/mod_mul.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mod_mul
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/NTT/NTT.srcs/sources_1/imports/NTT/mod_sub.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mod_sub
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/NTT/NTT.srcs/sim_1/imports/NTT/NTT_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NTT_tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
ERROR: [Common 17-69] Command failed: ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.

relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'NTT_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/NTT/NTT.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/NTT/NTT.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj NTT_tb_vlog.prj"
ECHO 已關閉。
ECHO 已關閉。
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'NTT_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/NTT/NTT.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/NTT/NTT.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot NTT_tb_behav xil_defaultlib.NTT_tb xil_defaultlib.glbl -log elaborate.log"
ECHO 已關閉。
ECHO 已關閉。
Vivado Simulator v2023.2
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2023.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot NTT_tb_behav xil_defaultlib.NTT_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.mod_add
Compiling module xil_defaultlib.mod_sub
Compiling module xil_defaultlib.Modular_Reduction
Compiling module xil_defaultlib.mod_mul
Compiling module xil_defaultlib.BU
Compiling module xil_defaultlib.RU_default
Compiling module xil_defaultlib.NTT
Compiling module xil_defaultlib.NTT_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot NTT_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
Time resolution is 1 ps
WARNING: File ../../../../NTT.srcs/sim_1/imports/NTT/s1_0_hat.txt referenced on C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/NTT/NTT.srcs/sources_1/imports/NTT/BU.v at line 49 cannot be opened for reading. Please ensure that this file is available in the current working directory or parent directory of xsim.dir location specified via -xsimdir switch.
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 2331.203 ; gain = 0.000
run 10 us
run 10 us
run 10 us
current_wave_config {Untitled 1}
Untitled 1
add_wave {{/NTT_tb/dut/BU_0/shift_reg_a}} {{/NTT_tb/dut/BU_0/shift_reg_b}} 
restart
INFO: [Wavedata 42-604] Simulation restarted
run 10 us
WARNING: File ../../../../NTT.srcs/sim_1/imports/NTT/s1_0_hat.txt referenced on C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/NTT/NTT.srcs/sources_1/imports/NTT/BU.v at line 49 cannot be opened for reading. Please ensure that this file is available in the current working directory or parent directory of xsim.dir location specified via -xsimdir switch.
run 10 us
run 10 us
current_wave_config {Untitled 1}
Untitled 1
add_wave {{/NTT_tb/dut/RU_1/shift_reg_u}} {{/NTT_tb/dut/RU_1/shift_reg_d}} 
restart
INFO: [Wavedata 42-604] Simulation restarted
run 10 us
WARNING: File ../../../../NTT.srcs/sim_1/imports/NTT/s1_0_hat.txt referenced on C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/NTT/NTT.srcs/sources_1/imports/NTT/BU.v at line 49 cannot be opened for reading. Please ensure that this file is available in the current working directory or parent directory of xsim.dir location specified via -xsimdir switch.
run 10 us
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\fossu\Desktop\ML_DSA_Syn_new\IMP2\NTT\NTT.srcs\sources_1\imports\NTT\RU.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\fossu\Desktop\ML_DSA_Syn_new\IMP2\NTT\NTT.srcs\sources_1\imports\NTT\NTT.v:]
relaunch_sim
ERROR: [Common 17-180] Spawn failed: No error
ERROR: [Common 17-39] 'suspend_sim' failed due to earlier errors.
INFO: [Common 17-17] undo 'relaunch_sim'
INFO: [Common 17-17] undo 'relaunch_sim'
ERROR: [Common 17-69] Command failed: ERROR: [Common 17-39] 'suspend_sim' failed due to earlier errors.

WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\fossu\Desktop\ML_DSA_Syn_new\IMP2\NTT\NTT.srcs\sources_1\imports\NTT\RU.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\fossu\Desktop\ML_DSA_Syn_new\IMP2\NTT\NTT.srcs\sources_1\imports\NTT\NTT.v:]
ERROR: [Common 17-180] Spawn failed: No error
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'NTT_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/NTT/NTT.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/NTT/NTT.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj NTT_tb_vlog.prj"
ECHO 已關閉。
ECHO 已關閉。
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/NTT/NTT.srcs/sources_1/imports/NTT/BU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/NTT/NTT.srcs/sim_1/imports/NTT/Dual_Port_Ram_Single_clk.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Dual_Port_Ram_Single_clk
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/NTT/NTT.srcs/sources_1/imports/NTT/Modular_Reduction.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Modular_Reduction
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/NTT/NTT.srcs/sources_1/imports/NTT/NTT.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NTT
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/NTT/NTT.srcs/sources_1/imports/NTT/RU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/NTT/NTT.srcs/sources_1/imports/NTT/mod_add.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mod_add
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/NTT/NTT.srcs/sources_1/imports/NTT/mod_mul.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mod_mul
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/NTT/NTT.srcs/sources_1/imports/NTT/mod_sub.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mod_sub
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/NTT/NTT.srcs/sim_1/imports/NTT/NTT_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NTT_tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'NTT_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/NTT/NTT.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/NTT/NTT.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot NTT_tb_behav xil_defaultlib.NTT_tb xil_defaultlib.glbl -log elaborate.log"
ECHO 已關閉。
ECHO 已關閉。
Vivado Simulator v2023.2
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2023.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot NTT_tb_behav xil_defaultlib.NTT_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.mod_add
Compiling module xil_defaultlib.mod_sub
Compiling module xil_defaultlib.Modular_Reduction
Compiling module xil_defaultlib.mod_mul
Compiling module xil_defaultlib.BU
Compiling module xil_defaultlib.RU_default
Compiling module xil_defaultlib.NTT
Compiling module xil_defaultlib.NTT_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot NTT_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
Time resolution is 1 ps
WARNING: File ../../../../NTT.srcs/sim_1/imports/NTT/s1_0_hat.txt referenced on C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/NTT/NTT.srcs/sources_1/imports/NTT/BU.v at line 49 cannot be opened for reading. Please ensure that this file is available in the current working directory or parent directory of xsim.dir location specified via -xsimdir switch.
relaunch_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:08 . Memory (MB): peak = 2550.980 ; gain = 0.000
run 10 us
run 10 us
run 10 us
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\fossu\Desktop\ML_DSA_Syn_new\IMP2\NTT\NTT.srcs\sources_1\imports\NTT\RU.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\fossu\Desktop\ML_DSA_Syn_new\IMP2\NTT\NTT.srcs\sources_1\imports\NTT\NTT.v:]
ERROR: [Common 17-180] Spawn failed: No error
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\fossu\Desktop\ML_DSA_Syn_new\IMP2\NTT\NTT.srcs\sources_1\imports\NTT\RU.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\fossu\Desktop\ML_DSA_Syn_new\IMP2\NTT\NTT.srcs\sources_1\imports\NTT\NTT.v:]
ERROR: [Common 17-180] Spawn failed: No error
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\fossu\Desktop\ML_DSA_Syn_new\IMP2\NTT\NTT.srcs\sources_1\imports\NTT\RU.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\fossu\Desktop\ML_DSA_Syn_new\IMP2\NTT\NTT.srcs\sources_1\imports\NTT\NTT.v:]
ERROR: [Common 17-180] Spawn failed: No error
update_compile_order -fileset sources_1
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\fossu\Desktop\ML_DSA_Syn_new\IMP2\NTT\NTT.srcs\sources_1\imports\NTT\RU.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\fossu\Desktop\ML_DSA_Syn_new\IMP2\NTT\NTT.srcs\sources_1\imports\NTT\NTT.v:]
ERROR: [Common 17-180] Spawn failed: No error
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\fossu\Desktop\ML_DSA_Syn_new\IMP2\NTT\NTT.srcs\sources_1\imports\NTT\RU.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\fossu\Desktop\ML_DSA_Syn_new\IMP2\NTT\NTT.srcs\sources_1\imports\NTT\NTT.v:]
ERROR: [Common 17-180] Spawn failed: No error
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\fossu\Desktop\ML_DSA_Syn_new\IMP2\NTT\NTT.srcs\sources_1\imports\NTT\RU.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\fossu\Desktop\ML_DSA_Syn_new\IMP2\NTT\NTT.srcs\sources_1\imports\NTT\NTT.v:]
ERROR: [Common 17-180] Spawn failed: No error
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\fossu\Desktop\ML_DSA_Syn_new\IMP2\NTT\NTT.srcs\sources_1\imports\NTT\RU.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\fossu\Desktop\ML_DSA_Syn_new\IMP2\NTT\NTT.srcs\sources_1\imports\NTT\NTT.v:]
ERROR: [Common 17-180] Spawn failed: No error
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\fossu\Desktop\ML_DSA_Syn_new\IMP2\NTT\NTT.srcs\sources_1\imports\NTT\RU.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\fossu\Desktop\ML_DSA_Syn_new\IMP2\NTT\NTT.srcs\sources_1\imports\NTT\NTT.v:]
ERROR: [Common 17-180] Spawn failed: No error
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\fossu\Desktop\ML_DSA_Syn_new\IMP2\NTT\NTT.srcs\sources_1\imports\NTT\RU.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\fossu\Desktop\ML_DSA_Syn_new\IMP2\NTT\NTT.srcs\sources_1\imports\NTT\NTT.v:]
ERROR: [Common 17-180] Spawn failed: No error
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\fossu\Desktop\ML_DSA_Syn_new\IMP2\NTT\NTT.srcs\sources_1\imports\NTT\RU.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\fossu\Desktop\ML_DSA_Syn_new\IMP2\NTT\NTT.srcs\sources_1\imports\NTT\NTT.v:]
ERROR: [Common 17-180] Spawn failed: No error
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\fossu\Desktop\ML_DSA_Syn_new\IMP2\NTT\NTT.srcs\sources_1\imports\NTT\RU.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\fossu\Desktop\ML_DSA_Syn_new\IMP2\NTT\NTT.srcs\sources_1\imports\NTT\NTT.v:]
ERROR: [Common 17-180] Spawn failed: No error
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\fossu\Desktop\ML_DSA_Syn_new\IMP2\NTT\NTT.srcs\sources_1\imports\NTT\RU.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\fossu\Desktop\ML_DSA_Syn_new\IMP2\NTT\NTT.srcs\sources_1\imports\NTT\NTT.v:]
ERROR: [Common 17-180] Spawn failed: No error
relaunch_sim
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\fossu\Desktop\ML_DSA_Syn_new\IMP2\NTT\NTT.srcs\sources_1\imports\NTT\RU.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\fossu\Desktop\ML_DSA_Syn_new\IMP2\NTT\NTT.srcs\sources_1\imports\NTT\NTT.v:]
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'NTT_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
ERROR: [Common 17-180] Spawn failed: No error
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/NTT/NTT.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/NTT/NTT.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj NTT_tb_vlog.prj"
ECHO 已關閉。
ECHO 已關閉。
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/NTT/NTT.srcs/sources_1/imports/NTT/BU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/NTT/NTT.srcs/sim_1/imports/NTT/Dual_Port_Ram_Single_clk.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Dual_Port_Ram_Single_clk
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/NTT/NTT.srcs/sources_1/imports/NTT/Modular_Reduction.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Modular_Reduction
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/NTT/NTT.srcs/sources_1/imports/NTT/NTT.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NTT
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/NTT/NTT.srcs/sources_1/imports/NTT/RU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/NTT/NTT.srcs/sources_1/imports/NTT/mod_add.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mod_add
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/NTT/NTT.srcs/sources_1/imports/NTT/mod_mul.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mod_mul
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/NTT/NTT.srcs/sources_1/imports/NTT/mod_sub.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mod_sub
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/NTT/NTT.srcs/sim_1/imports/NTT/NTT_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NTT_tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
ERROR: [Common 17-69] Command failed: ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.

relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'NTT_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/NTT/NTT.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/NTT/NTT.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj NTT_tb_vlog.prj"
ECHO 已關閉。
ECHO 已關閉。
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'NTT_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/NTT/NTT.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/NTT/NTT.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot NTT_tb_behav xil_defaultlib.NTT_tb xil_defaultlib.glbl -log elaborate.log"
ECHO 已關閉。
ECHO 已關閉。
Vivado Simulator v2023.2
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2023.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot NTT_tb_behav xil_defaultlib.NTT_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
ERROR: [VRFC 10-3180] cannot find port 'switch' on this module [C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/NTT/NTT.srcs/sources_1/imports/NTT/NTT.v:79]
ERROR: [VRFC 10-8530] module 'RU_default' is ignored due to previous errors [C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/NTT/NTT.srcs/sources_1/imports/NTT/RU.v:1]
ERROR: [VRFC 10-8530] module 'rom(LENGTH=2,INIT_FILE="../../../../MLDSA.srcs/sources_1/NTT/MEM_zeta/MEM_zeta_1.txt")' is ignored due to previous errors [C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/NTT/NTT.srcs/sources_1/imports/NTT/rom.v:1]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/NTT/NTT.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/NTT/NTT.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
ERROR: [Common 17-69] Command failed: ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.

WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\fossu\Desktop\ML_DSA_Syn_new\IMP2\NTT\NTT.srcs\sources_1\imports\NTT\RU.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\fossu\Desktop\ML_DSA_Syn_new\IMP2\NTT\NTT.srcs\sources_1\imports\NTT\NTT.v:]
ERROR: [Common 17-180] Spawn failed: No error
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\fossu\Desktop\ML_DSA_Syn_new\IMP2\NTT\NTT.srcs\sources_1\imports\NTT\RU.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\fossu\Desktop\ML_DSA_Syn_new\IMP2\NTT\NTT.srcs\sources_1\imports\NTT\NTT.v:]
ERROR: [Common 17-180] Spawn failed: No error
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\fossu\Desktop\ML_DSA_Syn_new\IMP2\NTT\NTT.srcs\sources_1\imports\NTT\RU.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\fossu\Desktop\ML_DSA_Syn_new\IMP2\NTT\NTT.srcs\sources_1\imports\NTT\NTT.v:]
ERROR: [Common 17-180] Spawn failed: No error
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'NTT_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/NTT/NTT.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/NTT/NTT.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj NTT_tb_vlog.prj"
ECHO 已關閉。
ECHO 已關閉。
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/NTT/NTT.srcs/sources_1/imports/NTT/BU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/NTT/NTT.srcs/sim_1/imports/NTT/Dual_Port_Ram_Single_clk.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Dual_Port_Ram_Single_clk
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/NTT/NTT.srcs/sources_1/imports/NTT/Modular_Reduction.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Modular_Reduction
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/NTT/NTT.srcs/sources_1/imports/NTT/NTT.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NTT
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/NTT/NTT.srcs/sources_1/imports/NTT/RU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/NTT/NTT.srcs/sources_1/imports/NTT/mod_add.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mod_add
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/NTT/NTT.srcs/sources_1/imports/NTT/mod_mul.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mod_mul
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/NTT/NTT.srcs/sources_1/imports/NTT/mod_sub.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mod_sub
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/NTT/NTT.srcs/sim_1/imports/NTT/NTT_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NTT_tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'NTT_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/NTT/NTT.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/NTT/NTT.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot NTT_tb_behav xil_defaultlib.NTT_tb xil_defaultlib.glbl -log elaborate.log"
ECHO 已關閉。
ECHO 已關閉。
Vivado Simulator v2023.2
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2023.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot NTT_tb_behav xil_defaultlib.NTT_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/NTT/NTT.srcs/sources_1/imports/NTT/rom.v" Line 1. Module rom(LENGTH=2,INIT_FILE="../../../../MLDSA.srcs/sources_1/NTT/MEM_zeta/MEM_zeta_1.txt") doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/NTT/NTT.srcs/sources_1/imports/NTT/rom.v" Line 1. Module rom(LENGTH=2,INIT_FILE="../../../../MLDSA.srcs/sources_1/NTT/MEM_zeta/MEM_zeta_1.txt") doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.mod_add
Compiling module xil_defaultlib.mod_sub
Compiling module xil_defaultlib.Modular_Reduction
Compiling module xil_defaultlib.mod_mul
Compiling module xil_defaultlib.BU
Compiling module xil_defaultlib.RU_default
Compiling module xil_defaultlib.rom(LENGTH=2,INIT_FILE="../../.....
Compiling module xil_defaultlib.NTT
Compiling module xil_defaultlib.NTT_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot NTT_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
Time resolution is 1 ps
WARNING: File ../../../../MLDSA.srcs/sources_1/NTT/MEM_zeta/MEM_zeta_1.txt referenced on C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/NTT/NTT.srcs/sources_1/imports/NTT/BU.v at line 49 cannot be opened for reading. Please ensure that this file is available in the current working directory or parent directory of xsim.dir location specified via -xsimdir switch.
WARNING: File ../../../../NTT.srcs/sim_1/imports/NTT/s1_0_hat.txt referenced on C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/NTT/NTT.srcs/sources_1/imports/NTT/BU.v at line 49 cannot be opened for reading. Please ensure that this file is available in the current working directory or parent directory of xsim.dir location specified via -xsimdir switch.
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 2550.980 ; gain = 0.000
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'NTT_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/NTT/NTT.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/NTT/NTT.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj NTT_tb_vlog.prj"
ECHO 已關閉。
ECHO 已關閉。
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'NTT_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/NTT/NTT.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/NTT/NTT.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot NTT_tb_behav xil_defaultlib.NTT_tb xil_defaultlib.glbl -log elaborate.log"
ECHO 已關閉。
ECHO 已關閉。
Vivado Simulator v2023.2
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2023.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot NTT_tb_behav xil_defaultlib.NTT_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Time resolution is 1 ps
WARNING: File ../../../../MLDSA.srcs/sources_1/NTT/MEM_zeta/MEM_zeta_1.txt referenced on C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/NTT/NTT.srcs/sources_1/imports/NTT/BU.v at line 49 cannot be opened for reading. Please ensure that this file is available in the current working directory or parent directory of xsim.dir location specified via -xsimdir switch.
WARNING: File ../../../../NTT.srcs/sim_1/imports/NTT/s1_0_hat.txt referenced on C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/NTT/NTT.srcs/sources_1/imports/NTT/BU.v at line 49 cannot be opened for reading. Please ensure that this file is available in the current working directory or parent directory of xsim.dir location specified via -xsimdir switch.
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 2550.980 ; gain = 0.000
run 10 us
run 10 us
run 10 us
current_wave_config {Untitled 1}
Untitled 1
add_wave {{/NTT_tb/dut/BU_1/i_valid}} {{/NTT_tb/dut/BU_1/a}} {{/NTT_tb/dut/BU_1/b}} {{/NTT_tb/dut/BU_1/zeta}} {{/NTT_tb/dut/BU_1/o_valid}} {{/NTT_tb/dut/BU_1/out_a}} {{/NTT_tb/dut/BU_1/out_b}} {{/NTT_tb/dut/BU_1/valid_buf}} 
restart
INFO: [Wavedata 42-604] Simulation restarted
run 10 us
WARNING: File ../../../../MLDSA.srcs/sources_1/NTT/MEM_zeta/MEM_zeta_1.txt referenced on C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/NTT/NTT.srcs/sources_1/imports/NTT/BU.v at line 49 cannot be opened for reading. Please ensure that this file is available in the current working directory or parent directory of xsim.dir location specified via -xsimdir switch.
WARNING: File ../../../../NTT.srcs/sim_1/imports/NTT/s1_0_hat.txt referenced on C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/NTT/NTT.srcs/sources_1/imports/NTT/BU.v at line 49 cannot be opened for reading. Please ensure that this file is available in the current working directory or parent directory of xsim.dir location specified via -xsimdir switch.
run 10 us
current_wave_config {Untitled 1}
Untitled 1
add_wave {{/NTT_tb/dut/RU_0/i_valid}} {{/NTT_tb/dut/RU_0/in_u}} {{/NTT_tb/dut/RU_0/in_d}} {{/NTT_tb/dut/RU_0/o_valid}} {{/NTT_tb/dut/RU_0/switch}} {{/NTT_tb/dut/RU_0/out_u}} {{/NTT_tb/dut/RU_0/out_d}} 
restart
INFO: [Wavedata 42-604] Simulation restarted
run 10 us
WARNING: File ../../../../MLDSA.srcs/sources_1/NTT/MEM_zeta/MEM_zeta_1.txt referenced on C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/NTT/NTT.srcs/sources_1/imports/NTT/BU.v at line 49 cannot be opened for reading. Please ensure that this file is available in the current working directory or parent directory of xsim.dir location specified via -xsimdir switch.
WARNING: File ../../../../NTT.srcs/sim_1/imports/NTT/s1_0_hat.txt referenced on C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/NTT/NTT.srcs/sources_1/imports/NTT/BU.v at line 49 cannot be opened for reading. Please ensure that this file is available in the current working directory or parent directory of xsim.dir location specified via -xsimdir switch.
run 10 us
run 10 us
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\fossu\Desktop\ML_DSA_Syn_new\IMP2\NTT\NTT.srcs\sources_1\imports\NTT\RU.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\fossu\Desktop\ML_DSA_Syn_new\IMP2\NTT\NTT.srcs\sources_1\imports\NTT\NTT.v:]
relaunch_sim
ERROR: [Common 17-180] Spawn failed: No error
ERROR: [Common 17-39] 'suspend_sim' failed due to earlier errors.
INFO: [Common 17-17] undo 'relaunch_sim'
INFO: [Common 17-17] undo 'relaunch_sim'
ERROR: [Common 17-69] Command failed: ERROR: [Common 17-39] 'suspend_sim' failed due to earlier errors.

relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'NTT_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/NTT/NTT.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/NTT/NTT.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj NTT_tb_vlog.prj"
ECHO 已關閉。
ECHO 已關閉。
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/NTT/NTT.srcs/sources_1/imports/NTT/BU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/NTT/NTT.srcs/sim_1/imports/NTT/Dual_Port_Ram_Single_clk.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Dual_Port_Ram_Single_clk
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/NTT/NTT.srcs/sources_1/imports/NTT/Modular_Reduction.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Modular_Reduction
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/NTT/NTT.srcs/sources_1/imports/NTT/NTT.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NTT
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/NTT/NTT.srcs/sources_1/imports/NTT/RU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/NTT/NTT.srcs/sources_1/imports/NTT/mod_add.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mod_add
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/NTT/NTT.srcs/sources_1/imports/NTT/mod_mul.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mod_mul
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/NTT/NTT.srcs/sources_1/imports/NTT/mod_sub.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mod_sub
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/NTT/NTT.srcs/sim_1/imports/NTT/NTT_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NTT_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'NTT_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/NTT/NTT.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/NTT/NTT.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot NTT_tb_behav xil_defaultlib.NTT_tb xil_defaultlib.glbl -log elaborate.log"
ECHO 已關閉。
ECHO 已關閉。
Vivado Simulator v2023.2
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2023.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot NTT_tb_behav xil_defaultlib.NTT_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/NTT/NTT.srcs/sources_1/imports/NTT/rom.v" Line 1. Module rom(LENGTH=2,INIT_FILE="../../../../NTT.srcs/sources_1/imports/NTT/MEM_zeta/MEM_zeta_1.txt") doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/NTT/NTT.srcs/sources_1/imports/NTT/rom.v" Line 1. Module rom(LENGTH=2,INIT_FILE="../../../../NTT.srcs/sources_1/imports/NTT/MEM_zeta/MEM_zeta_1.txt") doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.mod_add
Compiling module xil_defaultlib.mod_sub
Compiling module xil_defaultlib.Modular_Reduction
Compiling module xil_defaultlib.mod_mul
Compiling module xil_defaultlib.BU
Compiling module xil_defaultlib.RU_default
Compiling module xil_defaultlib.rom(LENGTH=2,INIT_FILE="../../.....
Compiling module xil_defaultlib.NTT
Compiling module xil_defaultlib.NTT_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot NTT_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
Time resolution is 1 ps
WARNING: File ../../../../NTT.srcs/sim_1/imports/NTT/s1_0_hat.txt referenced on C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/NTT/NTT.srcs/sources_1/imports/NTT/BU.v at line 49 cannot be opened for reading. Please ensure that this file is available in the current working directory or parent directory of xsim.dir location specified via -xsimdir switch.
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 2550.980 ; gain = 0.000
run 10 us
run 10 us
run 10 us
run 10 us
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\fossu\Desktop\ML_DSA_Syn_new\IMP2\NTT\NTT.srcs\sources_1\imports\NTT\RU.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\fossu\Desktop\ML_DSA_Syn_new\IMP2\NTT\NTT.srcs\sources_1\imports\NTT\NTT.v:]
ERROR: [Common 17-180] Spawn failed: No error
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\fossu\Desktop\ML_DSA_Syn_new\IMP2\NTT\NTT.srcs\sources_1\imports\NTT\RU.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\fossu\Desktop\ML_DSA_Syn_new\IMP2\NTT\NTT.srcs\sources_1\imports\NTT\NTT.v:]
ERROR: [Common 17-180] Spawn failed: No error
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'NTT_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/NTT/NTT.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/NTT/NTT.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj NTT_tb_vlog.prj"
ECHO 已關閉。
ECHO 已關閉。
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/NTT/NTT.srcs/sources_1/imports/NTT/BU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/NTT/NTT.srcs/sim_1/imports/NTT/Dual_Port_Ram_Single_clk.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Dual_Port_Ram_Single_clk
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/NTT/NTT.srcs/sources_1/imports/NTT/Modular_Reduction.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Modular_Reduction
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/NTT/NTT.srcs/sources_1/imports/NTT/NTT.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NTT
ERROR: [VRFC 10-4982] syntax error near ''' [C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/NTT/NTT.srcs/sources_1/imports/NTT/NTT.v:31]
WARNING: [VRFC 10-8956] extra semicolon is not allowed here in this dialect; use SystemVerilog mode instead [C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/NTT/NTT.srcs/sources_1/imports/NTT/NTT.v:39]
ERROR: [VRFC 10-2989] 'INIT_FILES' is not declared [C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/NTT/NTT.srcs/sources_1/imports/NTT/NTT.v:123]
ERROR: [VRFC 10-8530] module 'NTT' is ignored due to previous errors [C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/NTT/NTT.srcs/sources_1/imports/NTT/NTT.v:1]
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/NTT/NTT.sim/sim_1/behav/xsim/xvlog.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/NTT/NTT.sim/sim_1/behav/xsim/xvlog.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
ERROR: [Common 17-69] Command failed: ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.

relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'NTT_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/NTT/NTT.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/NTT/NTT.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj NTT_tb_vlog.prj"
ECHO 已關閉。
ECHO 已關閉。
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/NTT/NTT.srcs/sources_1/imports/NTT/BU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/NTT/NTT.srcs/sim_1/imports/NTT/Dual_Port_Ram_Single_clk.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Dual_Port_Ram_Single_clk
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/NTT/NTT.srcs/sources_1/imports/NTT/Modular_Reduction.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Modular_Reduction
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/NTT/NTT.srcs/sources_1/imports/NTT/NTT.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NTT
ERROR: [VRFC 10-4982] syntax error near ''' [C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/NTT/NTT.srcs/sources_1/imports/NTT/NTT.v:31]
WARNING: [VRFC 10-8956] extra semicolon is not allowed here in this dialect; use SystemVerilog mode instead [C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/NTT/NTT.srcs/sources_1/imports/NTT/NTT.v:39]
ERROR: [VRFC 10-2989] 'INIT_FILES' is not declared [C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/NTT/NTT.srcs/sources_1/imports/NTT/NTT.v:123]
ERROR: [VRFC 10-8530] module 'NTT' is ignored due to previous errors [C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/NTT/NTT.srcs/sources_1/imports/NTT/NTT.v:1]
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/NTT/NTT.sim/sim_1/behav/xsim/xvlog.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/NTT/NTT.sim/sim_1/behav/xsim/xvlog.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
ERROR: [Common 17-69] Command failed: ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.

WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\fossu\Desktop\ML_DSA_Syn_new\IMP2\NTT\NTT.srcs\sources_1\imports\NTT\RU.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\fossu\Desktop\ML_DSA_Syn_new\IMP2\NTT\NTT.srcs\sources_1\imports\NTT\NTT.v:]
ERROR: [Common 17-180] Spawn failed: No error
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\fossu\Desktop\ML_DSA_Syn_new\IMP2\NTT\NTT.srcs\sources_1\imports\NTT\RU.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\fossu\Desktop\ML_DSA_Syn_new\IMP2\NTT\NTT.srcs\sources_1\imports\NTT\NTT.v:]
ERROR: [Common 17-180] Spawn failed: No error
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\fossu\Desktop\ML_DSA_Syn_new\IMP2\NTT\NTT.srcs\sources_1\imports\NTT\RU.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\fossu\Desktop\ML_DSA_Syn_new\IMP2\NTT\NTT.srcs\sources_1\imports\NTT\NTT.v:]
ERROR: [Common 17-180] Spawn failed: No error
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'NTT_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/NTT/NTT.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/NTT/NTT.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj NTT_tb_vlog.prj"
ECHO 已關閉。
ECHO 已關閉。
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/NTT/NTT.srcs/sources_1/imports/NTT/BU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/NTT/NTT.srcs/sim_1/imports/NTT/Dual_Port_Ram_Single_clk.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Dual_Port_Ram_Single_clk
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/NTT/NTT.srcs/sources_1/imports/NTT/Modular_Reduction.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Modular_Reduction
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/NTT/NTT.srcs/sources_1/imports/NTT/NTT.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NTT
ERROR: [VRFC 10-4982] syntax error near ''' [C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/NTT/NTT.srcs/sources_1/imports/NTT/NTT.v:31]
WARNING: [VRFC 10-8956] extra semicolon is not allowed here in this dialect; use SystemVerilog mode instead [C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/NTT/NTT.srcs/sources_1/imports/NTT/NTT.v:39]
ERROR: [VRFC 10-2989] 'INIT_FILES' is not declared [C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/NTT/NTT.srcs/sources_1/imports/NTT/NTT.v:123]
ERROR: [VRFC 10-8530] module 'NTT' is ignored due to previous errors [C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/NTT/NTT.srcs/sources_1/imports/NTT/NTT.v:1]
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/NTT/NTT.sim/sim_1/behav/xsim/xvlog.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/NTT/NTT.sim/sim_1/behav/xsim/xvlog.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
ERROR: [Common 17-69] Command failed: ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.

WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\fossu\Desktop\ML_DSA_Syn_new\IMP2\NTT\NTT.srcs\sources_1\imports\NTT\RU.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\fossu\Desktop\ML_DSA_Syn_new\IMP2\NTT\NTT.srcs\sources_1\imports\NTT\NTT.v:]
ERROR: [Common 17-180] Spawn failed: No error
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'NTT_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/NTT/NTT.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/NTT/NTT.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj NTT_tb_vlog.prj"
ECHO 已關閉。
ECHO 已關閉。
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/NTT/NTT.srcs/sources_1/imports/NTT/BU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/NTT/NTT.srcs/sim_1/imports/NTT/Dual_Port_Ram_Single_clk.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Dual_Port_Ram_Single_clk
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/NTT/NTT.srcs/sources_1/imports/NTT/Modular_Reduction.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Modular_Reduction
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/NTT/NTT.srcs/sources_1/imports/NTT/NTT.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NTT
ERROR: [VRFC 10-2323] parameter with unpacked dimension is only allowed in SystemVerilog [C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/NTT/NTT.srcs/sources_1/imports/NTT/NTT.v:31]
ERROR: [VRFC 10-2939] 'string' is an unknown type [C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/NTT/NTT.srcs/sources_1/imports/NTT/NTT.v:31]
ERROR: [VRFC 10-8530] module 'NTT' is ignored due to previous errors [C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/NTT/NTT.srcs/sources_1/imports/NTT/NTT.v:1]
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/NTT/NTT.sim/sim_1/behav/xsim/xvlog.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/NTT/NTT.sim/sim_1/behav/xsim/xvlog.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
ERROR: [Common 17-69] Command failed: ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.

WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\fossu\Desktop\ML_DSA_Syn_new\IMP2\NTT\NTT.srcs\sources_1\imports\NTT\RU.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\fossu\Desktop\ML_DSA_Syn_new\IMP2\NTT\NTT.srcs\sources_1\imports\NTT\NTT.v:]
ERROR: [Common 17-180] Spawn failed: No error
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\fossu\Desktop\ML_DSA_Syn_new\IMP2\NTT\NTT.srcs\sources_1\imports\NTT\RU.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\fossu\Desktop\ML_DSA_Syn_new\IMP2\NTT\NTT.srcs\sources_1\imports\NTT\NTT.v:]
ERROR: [Common 17-180] Spawn failed: No error
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'NTT_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/NTT/NTT.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/NTT/NTT.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj NTT_tb_vlog.prj"
ECHO 已關閉。
ECHO 已關閉。
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/NTT/NTT.srcs/sources_1/imports/NTT/BU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/NTT/NTT.srcs/sim_1/imports/NTT/Dual_Port_Ram_Single_clk.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Dual_Port_Ram_Single_clk
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/NTT/NTT.srcs/sources_1/imports/NTT/Modular_Reduction.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Modular_Reduction
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/NTT/NTT.srcs/sources_1/imports/NTT/NTT.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NTT
ERROR: [VRFC 10-4982] syntax error near ''' [C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/NTT/NTT.srcs/sources_1/imports/NTT/NTT.v:31]
WARNING: [VRFC 10-8956] extra semicolon is not allowed here in this dialect; use SystemVerilog mode instead [C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/NTT/NTT.srcs/sources_1/imports/NTT/NTT.v:39]
ERROR: [VRFC 10-8530] module 'NTT' is ignored due to previous errors [C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/NTT/NTT.srcs/sources_1/imports/NTT/NTT.v:1]
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/NTT/NTT.sim/sim_1/behav/xsim/xvlog.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/NTT/NTT.sim/sim_1/behav/xsim/xvlog.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
ERROR: [Common 17-69] Command failed: ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.

WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\fossu\Desktop\ML_DSA_Syn_new\IMP2\NTT\NTT.srcs\sources_1\imports\NTT\RU.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\fossu\Desktop\ML_DSA_Syn_new\IMP2\NTT\NTT.srcs\sources_1\imports\NTT\NTT.v:]
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'NTT_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/NTT/NTT.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/NTT/NTT.sim/sim_1/behav/xsim'
ERROR: [Common 17-180] Spawn failed: No error
"xvlog --incr --relax -prj NTT_tb_vlog.prj"
ECHO 已關閉。
ECHO 已關閉。
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/NTT/NTT.srcs/sources_1/imports/NTT/BU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/NTT/NTT.srcs/sim_1/imports/NTT/Dual_Port_Ram_Single_clk.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Dual_Port_Ram_Single_clk
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/NTT/NTT.srcs/sources_1/imports/NTT/Modular_Reduction.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Modular_Reduction
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/NTT/NTT.srcs/sources_1/imports/NTT/NTT.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NTT
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/NTT/NTT.srcs/sources_1/imports/NTT/RU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/NTT/NTT.srcs/sources_1/imports/NTT/mod_add.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mod_add
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/NTT/NTT.srcs/sources_1/imports/NTT/mod_mul.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mod_mul
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/NTT/NTT.srcs/sources_1/imports/NTT/mod_sub.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mod_sub
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/NTT/NTT.srcs/sim_1/imports/NTT/NTT_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NTT_tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
ERROR: [USF-XSim-62] 'compile' step failed with error(s) while executing 'C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/NTT/NTT.sim/sim_1/behav/xsim/compile.bat' script. Please check that the file has the correct 'read/write/execute' permissions and the Tcl console output for any other possible errors or warnings.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
ERROR: [Common 17-69] Command failed: ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.

relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'NTT_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/NTT/NTT.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/NTT/NTT.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj NTT_tb_vlog.prj"
ECHO 已關閉。
ECHO 已關閉。
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'NTT_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/NTT/NTT.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/NTT/NTT.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot NTT_tb_behav xil_defaultlib.NTT_tb xil_defaultlib.glbl -log elaborate.log"
ECHO 已關閉。
ECHO 已關閉。
Vivado Simulator v2023.2
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2023.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot NTT_tb_behav xil_defaultlib.NTT_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/NTT/NTT.srcs/sources_1/imports/NTT/rom.v" Line 1. Module rom(LENGTH=2,INIT_FILE="../../../../NTT.srcs/sources_1/imports/NTT/MEM_zeta/MEM_zeta_1.txt") doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/NTT/NTT.srcs/sources_1/imports/NTT/rom.v" Line 1. Module rom(LENGTH=2,INIT_FILE="../../../../NTT.srcs/sources_1/imports/NTT/MEM_zeta/MEM_zeta_1.txt") doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.mod_add
Compiling module xil_defaultlib.mod_sub
Compiling module xil_defaultlib.Modular_Reduction
Compiling module xil_defaultlib.mod_mul
Compiling module xil_defaultlib.BU
Compiling module xil_defaultlib.RU_default
Compiling module xil_defaultlib.rom(LENGTH=2,INIT_FILE="../../.....
Compiling module xil_defaultlib.NTT
Compiling module xil_defaultlib.NTT_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot NTT_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
Time resolution is 1 ps
WARNING: File ../../../../NTT.srcs/sim_1/imports/NTT/s1_0_hat.txt referenced on C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/NTT/NTT.srcs/sources_1/imports/NTT/BU.v at line 49 cannot be opened for reading. Please ensure that this file is available in the current working directory or parent directory of xsim.dir location specified via -xsimdir switch.
relaunch_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:08 . Memory (MB): peak = 2550.980 ; gain = 0.000
run 10 us
current_wave_config {Untitled 1}
Untitled 1
add_wave {{/NTT_tb/dut/RU_1/i_valid}} {{/NTT_tb/dut/RU_1/in_u}} {{/NTT_tb/dut/RU_1/in_d}} {{/NTT_tb/dut/RU_1/o_valid}} {{/NTT_tb/dut/RU_1/switch}} {{/NTT_tb/dut/RU_1/out_u}} {{/NTT_tb/dut/RU_1/out_d}} 
restart
INFO: [Wavedata 42-604] Simulation restarted
run 10 us
WARNING: File ../../../../NTT.srcs/sim_1/imports/NTT/s1_0_hat.txt referenced on C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/NTT/NTT.srcs/sources_1/imports/NTT/BU.v at line 49 cannot be opened for reading. Please ensure that this file is available in the current working directory or parent directory of xsim.dir location specified via -xsimdir switch.
run 10 us
run 10 us
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\fossu\Desktop\ML_DSA_Syn_new\IMP2\NTT\NTT.srcs\sources_1\imports\NTT\RU.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\fossu\Desktop\ML_DSA_Syn_new\IMP2\NTT\NTT.srcs\sources_1\imports\NTT\NTT.v:]
ERROR: [Common 17-180] Spawn failed: No error
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'NTT_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/NTT/NTT.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/NTT/NTT.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj NTT_tb_vlog.prj"
ECHO 已關閉。
ECHO 已關閉。
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/NTT/NTT.srcs/sources_1/imports/NTT/BU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/NTT/NTT.srcs/sim_1/imports/NTT/Dual_Port_Ram_Single_clk.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Dual_Port_Ram_Single_clk
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/NTT/NTT.srcs/sources_1/imports/NTT/Modular_Reduction.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Modular_Reduction
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/NTT/NTT.srcs/sources_1/imports/NTT/NTT.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NTT
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/NTT/NTT.srcs/sources_1/imports/NTT/RU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/NTT/NTT.srcs/sources_1/imports/NTT/mod_add.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mod_add
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/NTT/NTT.srcs/sources_1/imports/NTT/mod_mul.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mod_mul
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/NTT/NTT.srcs/sources_1/imports/NTT/mod_sub.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mod_sub
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/NTT/NTT.srcs/sim_1/imports/NTT/NTT_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NTT_tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'NTT_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/NTT/NTT.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/NTT/NTT.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot NTT_tb_behav xil_defaultlib.NTT_tb xil_defaultlib.glbl -log elaborate.log"
ECHO 已關閉。
ECHO 已關閉。
Vivado Simulator v2023.2
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2023.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot NTT_tb_behav xil_defaultlib.NTT_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/NTT/NTT.srcs/sources_1/imports/NTT/rom.v" Line 1. Module rom(LENGTH=2,INIT_FILE="../../../../NTT.srcs/sources_1/imports/NTT/MEM_zeta/MEM_zeta_1.txt") doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/NTT/NTT.srcs/sources_1/imports/NTT/rom.v" Line 1. Module rom(LENGTH=2,INIT_FILE="../../../../NTT.srcs/sources_1/imports/NTT/MEM_zeta/MEM_zeta_1.txt") doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.mod_add
Compiling module xil_defaultlib.mod_sub
Compiling module xil_defaultlib.Modular_Reduction
Compiling module xil_defaultlib.mod_mul
Compiling module xil_defaultlib.BU
Compiling module xil_defaultlib.RU_default
Compiling module xil_defaultlib.rom(LENGTH=2,INIT_FILE="../../.....
Compiling module xil_defaultlib.RU(depth=32)
Compiling module xil_defaultlib.NTT
Compiling module xil_defaultlib.NTT_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot NTT_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
Time resolution is 1 ps
WARNING: File ../../../../NTT.srcs/sim_1/imports/NTT/s1_0_hat.txt referenced on C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/NTT/NTT.srcs/sources_1/imports/NTT/BU.v at line 49 cannot be opened for reading. Please ensure that this file is available in the current working directory or parent directory of xsim.dir location specified via -xsimdir switch.
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:09 . Memory (MB): peak = 2550.980 ; gain = 0.000
run 10 us
run 10 us
run 10 us
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\fossu\Desktop\ML_DSA_Syn_new\IMP2\NTT\NTT.srcs\sources_1\imports\NTT\RU.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\fossu\Desktop\ML_DSA_Syn_new\IMP2\NTT\NTT.srcs\sources_1\imports\NTT\NTT.v:]
ERROR: [Common 17-180] Spawn failed: No error
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\fossu\Desktop\ML_DSA_Syn_new\IMP2\NTT\NTT.srcs\sources_1\imports\NTT\RU.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\fossu\Desktop\ML_DSA_Syn_new\IMP2\NTT\NTT.srcs\sources_1\imports\NTT\NTT.v:]
ERROR: [Common 17-180] Spawn failed: No error
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\fossu\Desktop\ML_DSA_Syn_new\IMP2\NTT\NTT.srcs\sources_1\imports\NTT\RU.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\fossu\Desktop\ML_DSA_Syn_new\IMP2\NTT\NTT.srcs\sources_1\imports\NTT\NTT.v:]
ERROR: [Common 17-180] Spawn failed: No error
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\fossu\Desktop\ML_DSA_Syn_new\IMP2\NTT\NTT.srcs\sources_1\imports\NTT\RU.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\fossu\Desktop\ML_DSA_Syn_new\IMP2\NTT\NTT.srcs\sources_1\imports\NTT\NTT.v:]
ERROR: [Common 17-180] Spawn failed: No error
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\fossu\Desktop\ML_DSA_Syn_new\IMP2\NTT\NTT.srcs\sources_1\imports\NTT\RU.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\fossu\Desktop\ML_DSA_Syn_new\IMP2\NTT\NTT.srcs\sources_1\imports\NTT\NTT.v:]
ERROR: [Common 17-180] Spawn failed: No error
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\fossu\Desktop\ML_DSA_Syn_new\IMP2\NTT\NTT.srcs\sources_1\imports\NTT\RU.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\fossu\Desktop\ML_DSA_Syn_new\IMP2\NTT\NTT.srcs\sources_1\imports\NTT\NTT.v:]
ERROR: [Common 17-180] Spawn failed: No error
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\fossu\Desktop\ML_DSA_Syn_new\IMP2\NTT\NTT.srcs\sources_1\imports\NTT\RU.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\fossu\Desktop\ML_DSA_Syn_new\IMP2\NTT\NTT.srcs\sources_1\imports\NTT\NTT.v:]
ERROR: [Common 17-180] Spawn failed: No error
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\fossu\Desktop\ML_DSA_Syn_new\IMP2\NTT\NTT.srcs\sources_1\imports\NTT\RU.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\fossu\Desktop\ML_DSA_Syn_new\IMP2\NTT\NTT.srcs\sources_1\imports\NTT\NTT.v:]
ERROR: [Common 17-180] Spawn failed: No error
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\fossu\Desktop\ML_DSA_Syn_new\IMP2\NTT\NTT.srcs\sources_1\imports\NTT\RU.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\fossu\Desktop\ML_DSA_Syn_new\IMP2\NTT\NTT.srcs\sources_1\imports\NTT\NTT.v:]
ERROR: [Common 17-180] Spawn failed: No error
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\fossu\Desktop\ML_DSA_Syn_new\IMP2\NTT\NTT.srcs\sources_1\imports\NTT\RU.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\fossu\Desktop\ML_DSA_Syn_new\IMP2\NTT\NTT.srcs\sources_1\imports\NTT\NTT.v:]
ERROR: [Common 17-180] Spawn failed: No error
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\fossu\Desktop\ML_DSA_Syn_new\IMP2\NTT\NTT.srcs\sources_1\imports\NTT\RU.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\fossu\Desktop\ML_DSA_Syn_new\IMP2\NTT\NTT.srcs\sources_1\imports\NTT\NTT.v:]
ERROR: [Common 17-180] Spawn failed: No error
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\fossu\Desktop\ML_DSA_Syn_new\IMP2\NTT\NTT.srcs\sources_1\imports\NTT\RU.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\fossu\Desktop\ML_DSA_Syn_new\IMP2\NTT\NTT.srcs\sources_1\imports\NTT\NTT.v:]
ERROR: [Common 17-180] Spawn failed: No error
update_compile_order -fileset sources_1
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\fossu\Desktop\ML_DSA_Syn_new\IMP2\NTT\NTT.srcs\sources_1\imports\NTT\RU.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\fossu\Desktop\ML_DSA_Syn_new\IMP2\NTT\NTT.srcs\sources_1\imports\NTT\NTT.v:]
ERROR: [Common 17-180] Spawn failed: No error
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\fossu\Desktop\ML_DSA_Syn_new\IMP2\NTT\NTT.srcs\sources_1\imports\NTT\RU.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\fossu\Desktop\ML_DSA_Syn_new\IMP2\NTT\NTT.srcs\sources_1\imports\NTT\NTT.v:]
ERROR: [Common 17-180] Spawn failed: No error
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\fossu\Desktop\ML_DSA_Syn_new\IMP2\NTT\NTT.srcs\sources_1\imports\NTT\RU.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\fossu\Desktop\ML_DSA_Syn_new\IMP2\NTT\NTT.srcs\sources_1\imports\NTT\NTT.v:]
ERROR: [Common 17-180] Spawn failed: No error
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\fossu\Desktop\ML_DSA_Syn_new\IMP2\NTT\NTT.srcs\sources_1\imports\NTT\RU.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\fossu\Desktop\ML_DSA_Syn_new\IMP2\NTT\NTT.srcs\sources_1\imports\NTT\NTT.v:]
ERROR: [Common 17-180] Spawn failed: No error
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\fossu\Desktop\ML_DSA_Syn_new\IMP2\NTT\NTT.srcs\sources_1\imports\NTT\RU.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\fossu\Desktop\ML_DSA_Syn_new\IMP2\NTT\NTT.srcs\sources_1\imports\NTT\NTT.v:]
ERROR: [Common 17-180] Spawn failed: No error
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\fossu\Desktop\ML_DSA_Syn_new\IMP2\NTT\NTT.srcs\sources_1\imports\NTT\RU.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\fossu\Desktop\ML_DSA_Syn_new\IMP2\NTT\NTT.srcs\sources_1\imports\NTT\NTT.v:]
ERROR: [Common 17-180] Spawn failed: No error
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\fossu\Desktop\ML_DSA_Syn_new\IMP2\NTT\NTT.srcs\sources_1\imports\NTT\RU.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\fossu\Desktop\ML_DSA_Syn_new\IMP2\NTT\NTT.srcs\sources_1\imports\NTT\NTT.v:]
ERROR: [Common 17-180] Spawn failed: No error
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\fossu\Desktop\ML_DSA_Syn_new\IMP2\NTT\NTT.srcs\sources_1\imports\NTT\RU.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\fossu\Desktop\ML_DSA_Syn_new\IMP2\NTT\NTT.srcs\sources_1\imports\NTT\NTT.v:]
ERROR: [Common 17-180] Spawn failed: No error
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\fossu\Desktop\ML_DSA_Syn_new\IMP2\NTT\NTT.srcs\sources_1\imports\NTT\RU.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\fossu\Desktop\ML_DSA_Syn_new\IMP2\NTT\NTT.srcs\sources_1\imports\NTT\NTT.v:]
ERROR: [Common 17-180] Spawn failed: No error
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\fossu\Desktop\ML_DSA_Syn_new\IMP2\NTT\NTT.srcs\sources_1\imports\NTT\RU.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\fossu\Desktop\ML_DSA_Syn_new\IMP2\NTT\NTT.srcs\sources_1\imports\NTT\NTT.v:]
ERROR: [Common 17-180] Spawn failed: No error
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'NTT_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/NTT/NTT.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/NTT/NTT.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj NTT_tb_vlog.prj"
ECHO 已關閉。
ECHO 已關閉。
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/NTT/NTT.srcs/sources_1/imports/NTT/BU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/NTT/NTT.srcs/sim_1/imports/NTT/Dual_Port_Ram_Single_clk.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Dual_Port_Ram_Single_clk
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/NTT/NTT.srcs/sources_1/imports/NTT/Modular_Reduction.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Modular_Reduction
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/NTT/NTT.srcs/sources_1/imports/NTT/NTT.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NTT
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/NTT/NTT.srcs/sources_1/imports/NTT/RU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/NTT/NTT.srcs/sources_1/imports/NTT/mod_add.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mod_add
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/NTT/NTT.srcs/sources_1/imports/NTT/mod_mul.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mod_mul
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/NTT/NTT.srcs/sources_1/imports/NTT/mod_sub.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mod_sub
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/NTT/NTT.srcs/sim_1/imports/NTT/NTT_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NTT_tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'NTT_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/NTT/NTT.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/NTT/NTT.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot NTT_tb_behav xil_defaultlib.NTT_tb xil_defaultlib.glbl -log elaborate.log"
ECHO 已關閉。
ECHO 已關閉。
Vivado Simulator v2023.2
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2023.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot NTT_tb_behav xil_defaultlib.NTT_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
ERROR: [VRFC 10-3180] cannot find port 'zeta_addr' on this module [C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/NTT/NTT.srcs/sources_1/imports/NTT/NTT.v:106]
ERROR: [VRFC 10-3180] cannot find port 'zeta_trig' on this module [C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/NTT/NTT.srcs/sources_1/imports/NTT/NTT.v:105]
ERROR: [VRFC 10-3180] cannot find port 'i_valid' on this module [C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/NTT/NTT.srcs/sources_1/imports/NTT/NTT.v:104]
ERROR: [VRFC 10-8530] module 'RU_default' is ignored due to previous errors [C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/NTT/NTT.srcs/sources_1/imports/NTT/RU.v:1]
ERROR: [VRFC 10-8530] module 'rom(LENGTH=2,INIT_FILE="../../../../NTT.srcs/sources_1/imports/NTT/MEM_zeta/MEM_zeta_1.txt")' is ignored due to previous errors [C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/NTT/NTT.srcs/sources_1/imports/NTT/rom.v:1]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/NTT/NTT.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/NTT/NTT.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
ERROR: [Common 17-69] Command failed: ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.

WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\fossu\Desktop\ML_DSA_Syn_new\IMP2\NTT\NTT.srcs\sources_1\imports\NTT\RU.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\fossu\Desktop\ML_DSA_Syn_new\IMP2\NTT\NTT.srcs\sources_1\imports\NTT\NTT.v:]
ERROR: [Common 17-180] Spawn failed: No error
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'NTT_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/NTT/NTT.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'D:/Xilinx/Vivado/2023.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'NTT_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/NTT/NTT.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj NTT_tb_vlog.prj"
ECHO 已關閉。
ECHO 已關閉。
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/NTT/NTT.srcs/sources_1/imports/NTT/BU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/NTT/NTT.srcs/sources_1/imports/NTT/CONTR.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CONTR
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/NTT/NTT.srcs/sources_1/imports/NTT/Modular_Reduction.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Modular_Reduction
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/NTT/NTT.srcs/sources_1/imports/NTT/NTT.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NTT
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/NTT/NTT.srcs/sources_1/imports/NTT/RU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/NTT/NTT.srcs/sources_1/imports/NTT/mod_add.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mod_add
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/NTT/NTT.srcs/sources_1/imports/NTT/mod_mul.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mod_mul
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/NTT/NTT.srcs/sources_1/imports/NTT/mod_sub.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mod_sub
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/NTT/NTT.srcs/sources_1/imports/NTT/rom.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rom
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/NTT/NTT.srcs/sim_1/imports/NTT/NTT_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NTT_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/NTT/NTT.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot NTT_tb_behav xil_defaultlib.NTT_tb xil_defaultlib.glbl -log elaborate.log"
ECHO 已關閉。
ECHO 已關閉。
Vivado Simulator v2023.2
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2023.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot NTT_tb_behav xil_defaultlib.NTT_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 23 for port 'do' [C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/NTT/NTT.srcs/sources_1/imports/NTT/NTT.v:118]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 23 for port 'zeta' [C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/NTT/NTT.srcs/sources_1/imports/NTT/NTT.v:129]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.mod_add
Compiling module xil_defaultlib.mod_sub
Compiling module xil_defaultlib.Modular_Reduction
Compiling module xil_defaultlib.mod_mul
Compiling module xil_defaultlib.BU
Compiling module xil_defaultlib.RU_default
Compiling module xil_defaultlib.CONTR
Compiling module xil_defaultlib.rom(LENGTH=2,INIT_FILE="../../.....
Compiling module xil_defaultlib.NTT
Compiling module xil_defaultlib.NTT_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot NTT_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/NTT/NTT.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "NTT_tb_behav -key {Behavioral:sim_1:Functional:NTT_tb} -tclbatch {NTT_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source NTT_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
WARNING: File ../../../../NTT.srcs/sim_1/imports/NTT/s1_0_hat.txt referenced on C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/NTT/NTT.srcs/sources_1/imports/NTT/BU.v at line 49 cannot be opened for reading. Please ensure that this file is available in the current working directory or parent directory of xsim.dir location specified via -xsimdir switch.
INFO: [USF-XSim-96] XSim completed. Design snapshot 'NTT_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:09 . Memory (MB): peak = 2550.980 ; gain = 0.000
run 10 us
open_wave_config {C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/NTT/NTT_tb_behav.wcfg}
WARNING: Simulation object /NTT_tb/uut/next_state was not found in the design.
WARNING: Simulation object /NTT_tb/uut/curr_state was not found in the design.
WARNING: Simulation object /NTT_tb/uut/done was not found in the design.
WARNING: Simulation object /NTT_tb/uut/data_en was not found in the design.
WARNING: Simulation object /NTT_tb/uut/cnt was not found in the design.
WARNING: Simulation object /NTT_tb/uut/in_ready was not found in the design.
WARNING: Simulation object /NTT_tb/uut/NTT_in_u was not found in the design.
WARNING: Simulation object /NTT_tb/uut/NTT_in_d was not found in the design.
WARNING: Simulation object /NTT_tb/uut/BU_0/out_a was not found in the design.
WARNING: Simulation object /NTT_tb/uut/BU_0/out_b was not found in the design.
WARNING: Simulation object /NTT_tb/uut/BU_1/out_a was not found in the design.
WARNING: Simulation object /NTT_tb/uut/BU_1/out_b was not found in the design.
WARNING: Simulation object /NTT_tb/uut/BU_2/out_a was not found in the design.
WARNING: Simulation object /NTT_tb/uut/BU_2/out_b was not found in the design.
WARNING: Simulation object /NTT_tb/uut/BU_3/out_a was not found in the design.
WARNING: Simulation object /NTT_tb/uut/BU_3/out_b was not found in the design.
WARNING: Simulation object /NTT_tb/uut/BU_4/out_a was not found in the design.
WARNING: Simulation object /NTT_tb/uut/BU_4/out_b was not found in the design.
WARNING: Simulation object /NTT_tb/uut/BU_5/out_a was not found in the design.
WARNING: Simulation object /NTT_tb/uut/BU_5/out_b was not found in the design.
WARNING: Simulation object /NTT_tb/uut/BU_6/out_a was not found in the design.
WARNING: Simulation object /NTT_tb/uut/BU_6/out_b was not found in the design.
WARNING: Simulation object /NTT_tb/uut/BU_7/out_a was not found in the design.
WARNING: Simulation object /NTT_tb/uut/BU_7/out_b was not found in the design.
WARNING: Simulation object /NTT_tb/uut/out_ready was not found in the design.
WARNING: Simulation object /NTT_tb/uut/BU_7/a was not found in the design.
WARNING: Simulation object /NTT_tb/uut/BU_7/b was not found in the design.
WARNING: Simulation object /NTT_tb/uut/out_ready was not found in the design.
WARNING: Simulation object /NTT_tb/uut/NTT_out_u was not found in the design.
WARNING: Simulation object /NTT_tb/uut/NTT_out_d was not found in the design.
WARNING: Simulation object /NTT_tb/uut/cnt was not found in the design.
current_wave_config {NTT_tb_behav.wcfg}
NTT_tb_behav.wcfg
add_wave {{/NTT_tb/dut/mode}} {{/NTT_tb/dut/i_valid}} {{/NTT_tb/dut/i_ready}} {{/NTT_tb/dut/NTT_in_u}} {{/NTT_tb/dut/NTT_in_d}} 
restart
INFO: [Wavedata 42-604] Simulation restarted
run 10 us
WARNING: File ../../../../NTT.srcs/sim_1/imports/NTT/s1_0_hat.txt referenced on C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/NTT/NTT.srcs/sources_1/imports/NTT/BU.v at line 49 cannot be opened for reading. Please ensure that this file is available in the current working directory or parent directory of xsim.dir location specified via -xsimdir switch.
current_wave_config {NTT_tb_behav.wcfg}
NTT_tb_behav.wcfg
add_wave {{/NTT_tb/dut/BU_0/mode}} {{/NTT_tb/dut/BU_0/i_valid}} {{/NTT_tb/dut/BU_0/a}} {{/NTT_tb/dut/BU_0/b}} {{/NTT_tb/dut/BU_0/zeta}} {{/NTT_tb/dut/BU_0/o_valid}} {{/NTT_tb/dut/BU_0/out_a}} {{/NTT_tb/dut/BU_0/out_b}} 
restart
INFO: [Wavedata 42-604] Simulation restarted
run 10 us
WARNING: File ../../../../NTT.srcs/sim_1/imports/NTT/s1_0_hat.txt referenced on C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/NTT/NTT.srcs/sources_1/imports/NTT/BU.v at line 49 cannot be opened for reading. Please ensure that this file is available in the current working directory or parent directory of xsim.dir location specified via -xsimdir switch.
run 10 us
current_wave_config {NTT_tb_behav.wcfg}
NTT_tb_behav.wcfg
add_wave {{/NTT_tb/dut/RU_1/i_valid}} {{/NTT_tb/dut/RU_1/in_u}} {{/NTT_tb/dut/RU_1/in_d}} {{/NTT_tb/dut/RU_1/o_valid}} {{/NTT_tb/dut/RU_1/zeta_trig}} {{/NTT_tb/dut/RU_1/out_u}} {{/NTT_tb/dut/RU_1/out_d}} 
restart
INFO: [Wavedata 42-604] Simulation restarted
run 10 us
WARNING: File ../../../../NTT.srcs/sim_1/imports/NTT/s1_0_hat.txt referenced on C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/NTT/NTT.srcs/sources_1/imports/NTT/BU.v at line 49 cannot be opened for reading. Please ensure that this file is available in the current working directory or parent directory of xsim.dir location specified via -xsimdir switch.
run 10 us
current_wave_config {NTT_tb_behav.wcfg}
NTT_tb_behav.wcfg
add_wave {{/NTT_tb/dut/BU_1/i_valid}} {{/NTT_tb/dut/BU_1/a}} {{/NTT_tb/dut/BU_1/b}} {{/NTT_tb/dut/BU_1/zeta}} {{/NTT_tb/dut/BU_1/o_valid}} {{/NTT_tb/dut/BU_1/out_a}} {{/NTT_tb/dut/BU_1/out_b}} 
restart
INFO: [Wavedata 42-604] Simulation restarted
run 10 us
WARNING: File ../../../../NTT.srcs/sim_1/imports/NTT/s1_0_hat.txt referenced on C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/NTT/NTT.srcs/sources_1/imports/NTT/BU.v at line 49 cannot be opened for reading. Please ensure that this file is available in the current working directory or parent directory of xsim.dir location specified via -xsimdir switch.
current_wave_config {NTT_tb_behav.wcfg}
NTT_tb_behav.wcfg
add_wave {{/NTT_tb/dut/CONTR_1/mode}} {{/NTT_tb/dut/CONTR_1/i_valid}} {{/NTT_tb/dut/CONTR_1/zeta_trig}} {{/NTT_tb/dut/CONTR_1/zeta_addr}} {{/NTT_tb/dut/CONTR_1/BIT_LEN}} {{/NTT_tb/dut/CONTR_1/depth}} 
restart
INFO: [Wavedata 42-604] Simulation restarted
run 10 us
WARNING: File ../../../../NTT.srcs/sim_1/imports/NTT/s1_0_hat.txt referenced on C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/NTT/NTT.srcs/sources_1/imports/NTT/BU.v at line 49 cannot be opened for reading. Please ensure that this file is available in the current working directory or parent directory of xsim.dir location specified via -xsimdir switch.
relaunch_sim
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\fossu\Desktop\ML_DSA_Syn_new\IMP2\NTT\NTT.srcs\sources_1\imports\NTT\RU.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\fossu\Desktop\ML_DSA_Syn_new\IMP2\NTT\NTT.srcs\sources_1\imports\NTT\NTT.v:]
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'NTT_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
ERROR: [Common 17-180] Spawn failed: No error
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/NTT/NTT.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/NTT/NTT.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj NTT_tb_vlog.prj"
ECHO 已關閉。
ECHO 已關閉。
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/NTT/NTT.srcs/sources_1/imports/NTT/BU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/NTT/NTT.srcs/sources_1/imports/NTT/CONTR.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CONTR
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/NTT/NTT.srcs/sources_1/imports/NTT/Modular_Reduction.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Modular_Reduction
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/NTT/NTT.srcs/sources_1/imports/NTT/NTT.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NTT
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/NTT/NTT.srcs/sources_1/imports/NTT/RU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/NTT/NTT.srcs/sources_1/imports/NTT/mod_add.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mod_add
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/NTT/NTT.srcs/sources_1/imports/NTT/mod_mul.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mod_mul
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/NTT/NTT.srcs/sources_1/imports/NTT/mod_sub.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mod_sub
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/NTT/NTT.srcs/sources_1/imports/NTT/rom.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rom
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/NTT/NTT.srcs/sim_1/imports/NTT/NTT_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NTT_tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
ERROR: [Common 17-69] Command failed: ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.

relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'NTT_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/NTT/NTT.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/NTT/NTT.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj NTT_tb_vlog.prj"
ECHO 已關閉。
ECHO 已關閉。
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/NTT/NTT.srcs/sources_1/imports/NTT/BU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/NTT/NTT.srcs/sources_1/imports/NTT/CONTR.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CONTR
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/NTT/NTT.srcs/sources_1/imports/NTT/Modular_Reduction.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Modular_Reduction
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/NTT/NTT.srcs/sources_1/imports/NTT/NTT.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NTT
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/NTT/NTT.srcs/sources_1/imports/NTT/RU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/NTT/NTT.srcs/sources_1/imports/NTT/mod_add.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mod_add
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/NTT/NTT.srcs/sources_1/imports/NTT/mod_mul.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mod_mul
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/NTT/NTT.srcs/sources_1/imports/NTT/mod_sub.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mod_sub
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/NTT/NTT.srcs/sources_1/imports/NTT/rom.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rom
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/NTT/NTT.srcs/sim_1/imports/NTT/NTT_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NTT_tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'NTT_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/NTT/NTT.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/NTT/NTT.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot NTT_tb_behav xil_defaultlib.NTT_tb xil_defaultlib.glbl -log elaborate.log"
ECHO 已關閉。
ECHO 已關閉。
Vivado Simulator v2023.2
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2023.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot NTT_tb_behav xil_defaultlib.NTT_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.mod_add
Compiling module xil_defaultlib.mod_sub
Compiling module xil_defaultlib.Modular_Reduction
Compiling module xil_defaultlib.mod_mul
Compiling module xil_defaultlib.BU
Compiling module xil_defaultlib.RU_default
Compiling module xil_defaultlib.CONTR
Compiling module xil_defaultlib.rom(LENGTH=2,INIT_FILE="../../.....
Compiling module xil_defaultlib.NTT
Compiling module xil_defaultlib.NTT_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot NTT_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
Time resolution is 1 ps
WARNING: File ../../../../NTT.srcs/sim_1/imports/NTT/s1_0_hat.txt referenced on C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/NTT/NTT.srcs/sources_1/imports/NTT/BU.v at line 49 cannot be opened for reading. Please ensure that this file is available in the current working directory or parent directory of xsim.dir location specified via -xsimdir switch.
relaunch_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 2550.980 ; gain = 0.000
run 10 us
run 10 us
run 10 us
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\fossu\Desktop\ML_DSA_Syn_new\IMP2\NTT\NTT.srcs\sources_1\imports\NTT\RU.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\fossu\Desktop\ML_DSA_Syn_new\IMP2\NTT\NTT.srcs\sources_1\imports\NTT\NTT.v:]
ERROR: [Common 17-180] Spawn failed: No error
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\fossu\Desktop\ML_DSA_Syn_new\IMP2\NTT\NTT.srcs\sources_1\imports\NTT\RU.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\fossu\Desktop\ML_DSA_Syn_new\IMP2\NTT\NTT.srcs\sources_1\imports\NTT\NTT.v:]
relaunch_sim
ERROR: [Common 17-180] Spawn failed: No error
ERROR: [Common 17-39] 'suspend_sim' failed due to earlier errors.
INFO: [Common 17-17] undo 'relaunch_sim'
INFO: [Common 17-17] undo 'relaunch_sim'
ERROR: [Common 17-69] Command failed: ERROR: [Common 17-39] 'suspend_sim' failed due to earlier errors.

relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'NTT_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/NTT/NTT.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/NTT/NTT.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj NTT_tb_vlog.prj"
ECHO 已關閉。
ECHO 已關閉。
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/NTT/NTT.srcs/sources_1/imports/NTT/BU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/NTT/NTT.srcs/sources_1/imports/NTT/CONTR.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CONTR
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/NTT/NTT.srcs/sources_1/imports/NTT/Modular_Reduction.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Modular_Reduction
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/NTT/NTT.srcs/sources_1/imports/NTT/NTT.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NTT
ERROR: [VRFC 10-2989] 'depths' is not declared [C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/NTT/NTT.srcs/sources_1/imports/NTT/NTT.v:181]
ERROR: [VRFC 10-1775] range must be bounded by constant expressions [C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/NTT/NTT.srcs/sources_1/imports/NTT/NTT.v:181]
ERROR: [VRFC 10-2989] 'BU_0_o_valid' is not declared [C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/NTT/NTT.srcs/sources_1/imports/NTT/NTT.v:192]
ERROR: [VRFC 10-2989] 'BU_0_out_data_u' is not declared [C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/NTT/NTT.srcs/sources_1/imports/NTT/NTT.v:193]
ERROR: [VRFC 10-2989] 'BU_0_out_data_d' is not declared [C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/NTT/NTT.srcs/sources_1/imports/NTT/NTT.v:194]
ERROR: [VRFC 10-2989] 'depths' is not declared [C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/NTT/NTT.srcs/sources_1/imports/NTT/NTT.v:203]
ERROR: [VRFC 10-2989] 'depths' is not declared [C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/NTT/NTT.srcs/sources_1/imports/NTT/NTT.v:219]
ERROR: [VRFC 10-8530] module 'NTT' is ignored due to previous errors [C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/NTT/NTT.srcs/sources_1/imports/NTT/NTT.v:140]
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/NTT/NTT.sim/sim_1/behav/xsim/xvlog.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/NTT/NTT.sim/sim_1/behav/xsim/xvlog.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
ERROR: [Common 17-69] Command failed: ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.

WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\fossu\Desktop\ML_DSA_Syn_new\IMP2\NTT\NTT.srcs\sources_1\imports\NTT\RU.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\fossu\Desktop\ML_DSA_Syn_new\IMP2\NTT\NTT.srcs\sources_1\imports\NTT\NTT.v:]
ERROR: [Common 17-180] Spawn failed: No error
update_compile_order -fileset sources_1
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\fossu\Desktop\ML_DSA_Syn_new\IMP2\NTT\NTT.srcs\sources_1\imports\NTT\RU.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\fossu\Desktop\ML_DSA_Syn_new\IMP2\NTT\NTT.srcs\sources_1\imports\NTT\NTT.v:]
ERROR: [Common 17-180] Spawn failed: No error
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\fossu\Desktop\ML_DSA_Syn_new\IMP2\NTT\NTT.srcs\sources_1\imports\NTT\RU.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\fossu\Desktop\ML_DSA_Syn_new\IMP2\NTT\NTT.srcs\sources_1\imports\NTT\NTT.v:]
ERROR: [Common 17-180] Spawn failed: No error
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'NTT_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/NTT/NTT.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/NTT/NTT.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj NTT_tb_vlog.prj"
ECHO 已關閉。
ECHO 已關閉。
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/NTT/NTT.srcs/sources_1/imports/NTT/BU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/NTT/NTT.srcs/sources_1/imports/NTT/CONTR.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CONTR
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/NTT/NTT.srcs/sources_1/imports/NTT/Modular_Reduction.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Modular_Reduction
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/NTT/NTT.srcs/sources_1/imports/NTT/NTT.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NTT
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/NTT/NTT.srcs/sources_1/imports/NTT/RU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/NTT/NTT.srcs/sources_1/imports/NTT/mod_add.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mod_add
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/NTT/NTT.srcs/sources_1/imports/NTT/mod_mul.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mod_mul
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/NTT/NTT.srcs/sources_1/imports/NTT/mod_sub.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mod_sub
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/NTT/NTT.srcs/sources_1/imports/NTT/rom.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rom
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/NTT/NTT.srcs/sim_1/imports/NTT/NTT_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NTT_tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'NTT_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/NTT/NTT.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/NTT/NTT.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot NTT_tb_behav xil_defaultlib.NTT_tb xil_defaultlib.glbl -log elaborate.log"
ECHO 已關閉。
ECHO 已關閉。
Vivado Simulator v2023.2
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2023.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot NTT_tb_behav xil_defaultlib.NTT_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3705] select index -1 into 'valid_buf' is out of bounds [C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/NTT/NTT.srcs/sources_1/imports/NTT/RU.v:65]
WARNING: [VRFC 10-3705] select index -1 into 'switch_buf' is out of bounds [C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/NTT/NTT.srcs/sources_1/imports/NTT/RU.v:72]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.RU_default
Compiling module xil_defaultlib.RU(depth=32)
Compiling module xil_defaultlib.RU(depth=16)
Compiling module xil_defaultlib.RU(depth=8)
Compiling module xil_defaultlib.RU(depth=4)
Compiling module xil_defaultlib.RU(depth=2)
Compiling module xil_defaultlib.RU(depth=1)
Compiling module xil_defaultlib.NTT_default
Compiling module xil_defaultlib.NTT_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot NTT_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
Time resolution is 1 ps
WARNING: File ../../../../NTT.srcs/sim_1/imports/NTT/s1_0_hat.txt referenced from process on C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/NTT/NTT.srcs/sim_1/imports/NTT/NTT_tb.v at line 205 cannot be opened for reading. Please ensure that this file is available in the current working directory or parent directory of xsim.dir location specified via -xsimdir switch.
relaunch_xsim_kernel: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 2550.980 ; gain = 0.000
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:13 . Memory (MB): peak = 2550.980 ; gain = 0.000
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\fossu\Desktop\ML_DSA_Syn_new\IMP2\NTT\NTT.srcs\sources_1\imports\NTT\RU.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\fossu\Desktop\ML_DSA_Syn_new\IMP2\NTT\NTT.srcs\sources_1\imports\NTT\NTT.v:]
ERROR: [Common 17-180] Spawn failed: No error
update_compile_order -fileset sources_1
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\fossu\Desktop\ML_DSA_Syn_new\IMP2\NTT\NTT.srcs\sources_1\imports\NTT\RU.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\fossu\Desktop\ML_DSA_Syn_new\IMP2\NTT\NTT.srcs\sources_1\imports\NTT\NTT.v:]
ERROR: [Common 17-180] Spawn failed: No error
relaunch_sim
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\fossu\Desktop\ML_DSA_Syn_new\IMP2\NTT\NTT.srcs\sources_1\imports\NTT\RU.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\fossu\Desktop\ML_DSA_Syn_new\IMP2\NTT\NTT.srcs\sources_1\imports\NTT\NTT.v:]
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'NTT_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/NTT/NTT.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/NTT/NTT.sim/sim_1/behav/xsim'
ERROR: [Common 17-180] Spawn failed: No error
"xvlog --incr --relax -prj NTT_tb_vlog.prj"
ECHO 已關閉。
ECHO 已關閉。
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/NTT/NTT.srcs/sources_1/imports/NTT/BU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/NTT/NTT.srcs/sources_1/imports/NTT/CONTR.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CONTR
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/NTT/NTT.srcs/sources_1/imports/NTT/Modular_Reduction.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Modular_Reduction
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/NTT/NTT.srcs/sources_1/imports/NTT/NTT.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NTT
ERROR: [VRFC 10-2989] 'BU_0_o_valid' is not declared [C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/NTT/NTT.srcs/sources_1/imports/NTT/NTT.v:191]
ERROR: [VRFC 10-2989] 'BU_0_out_data_u' is not declared [C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/NTT/NTT.srcs/sources_1/imports/NTT/NTT.v:192]
ERROR: [VRFC 10-2989] 'BU_0_out_data_d' is not declared [C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/NTT/NTT.srcs/sources_1/imports/NTT/NTT.v:193]
ERROR: [VRFC 10-8530] module 'NTT' is ignored due to previous errors [C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/NTT/NTT.srcs/sources_1/imports/NTT/NTT.v:140]
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/NTT/NTT.sim/sim_1/behav/xsim/xvlog.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/NTT/NTT.sim/sim_1/behav/xsim/xvlog.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
ERROR: [Common 17-69] Command failed: ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.

relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'NTT_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/NTT/NTT.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/NTT/NTT.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj NTT_tb_vlog.prj"
ECHO 已關閉。
ECHO 已關閉。
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/NTT/NTT.srcs/sources_1/imports/NTT/BU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/NTT/NTT.srcs/sources_1/imports/NTT/CONTR.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CONTR
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/NTT/NTT.srcs/sources_1/imports/NTT/Modular_Reduction.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Modular_Reduction
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/NTT/NTT.srcs/sources_1/imports/NTT/NTT.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NTT
ERROR: [VRFC 10-2989] 'BU_0_o_valid' is not declared [C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/NTT/NTT.srcs/sources_1/imports/NTT/NTT.v:191]
ERROR: [VRFC 10-2989] 'BU_0_out_data_u' is not declared [C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/NTT/NTT.srcs/sources_1/imports/NTT/NTT.v:192]
ERROR: [VRFC 10-2989] 'BU_0_out_data_d' is not declared [C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/NTT/NTT.srcs/sources_1/imports/NTT/NTT.v:193]
ERROR: [VRFC 10-8530] module 'NTT' is ignored due to previous errors [C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/NTT/NTT.srcs/sources_1/imports/NTT/NTT.v:140]
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/NTT/NTT.sim/sim_1/behav/xsim/xvlog.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/NTT/NTT.sim/sim_1/behav/xsim/xvlog.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
ERROR: [Common 17-69] Command failed: ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.

WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\fossu\Desktop\ML_DSA_Syn_new\IMP2\NTT\NTT.srcs\sources_1\imports\NTT\RU.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\fossu\Desktop\ML_DSA_Syn_new\IMP2\NTT\NTT.srcs\sources_1\imports\NTT\NTT.v:]
ERROR: [Common 17-180] Spawn failed: No error
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\fossu\Desktop\ML_DSA_Syn_new\IMP2\NTT\NTT.srcs\sources_1\imports\NTT\RU.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\fossu\Desktop\ML_DSA_Syn_new\IMP2\NTT\NTT.srcs\sources_1\imports\NTT\NTT.v:]
ERROR: [Common 17-180] Spawn failed: No error
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\fossu\Desktop\ML_DSA_Syn_new\IMP2\NTT\NTT.srcs\sources_1\imports\NTT\RU.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\fossu\Desktop\ML_DSA_Syn_new\IMP2\NTT\NTT.srcs\sources_1\imports\NTT\NTT.v:]
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'NTT_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
ERROR: [Common 17-180] Spawn failed: No error
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/NTT/NTT.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/NTT/NTT.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj NTT_tb_vlog.prj"
ECHO 已關閉。
ECHO 已關閉。
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/NTT/NTT.srcs/sources_1/imports/NTT/BU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/NTT/NTT.srcs/sources_1/imports/NTT/CONTR.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CONTR
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/NTT/NTT.srcs/sources_1/imports/NTT/Modular_Reduction.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Modular_Reduction
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/NTT/NTT.srcs/sources_1/imports/NTT/NTT.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NTT
ERROR: [VRFC 10-4982] syntax error near '=' [C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/NTT/NTT.srcs/sources_1/imports/NTT/NTT.v:221]
ERROR: [VRFC 10-4982] syntax error near 'else' [C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/NTT/NTT.srcs/sources_1/imports/NTT/NTT.v:226]
ERROR: [VRFC 10-8549] Verilog 2000 keyword 'else' used in incorrect context [C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/NTT/NTT.srcs/sources_1/imports/NTT/NTT.v:226]
ERROR: [VRFC 10-8530] module 'NTT' is ignored due to previous errors [C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/NTT/NTT.srcs/sources_1/imports/NTT/NTT.v:140]
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/NTT/NTT.sim/sim_1/behav/xsim/xvlog.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/NTT/NTT.sim/sim_1/behav/xsim/xvlog.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
ERROR: [Common 17-69] Command failed: ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.

relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'NTT_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/NTT/NTT.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/NTT/NTT.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj NTT_tb_vlog.prj"
ECHO 已關閉。
ECHO 已關閉。
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/NTT/NTT.srcs/sources_1/imports/NTT/BU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/NTT/NTT.srcs/sources_1/imports/NTT/CONTR.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CONTR
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/NTT/NTT.srcs/sources_1/imports/NTT/Modular_Reduction.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Modular_Reduction
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/NTT/NTT.srcs/sources_1/imports/NTT/NTT.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NTT
ERROR: [VRFC 10-4982] syntax error near '=' [C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/NTT/NTT.srcs/sources_1/imports/NTT/NTT.v:221]
ERROR: [VRFC 10-4982] syntax error near 'else' [C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/NTT/NTT.srcs/sources_1/imports/NTT/NTT.v:226]
ERROR: [VRFC 10-8549] Verilog 2000 keyword 'else' used in incorrect context [C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/NTT/NTT.srcs/sources_1/imports/NTT/NTT.v:226]
ERROR: [VRFC 10-8530] module 'NTT' is ignored due to previous errors [C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/NTT/NTT.srcs/sources_1/imports/NTT/NTT.v:140]
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/NTT/NTT.sim/sim_1/behav/xsim/xvlog.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/NTT/NTT.sim/sim_1/behav/xsim/xvlog.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
ERROR: [Common 17-69] Command failed: ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.

WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\fossu\Desktop\ML_DSA_Syn_new\IMP2\NTT\NTT.srcs\sources_1\imports\NTT\RU.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\fossu\Desktop\ML_DSA_Syn_new\IMP2\NTT\NTT.srcs\sources_1\imports\NTT\NTT.v:]
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'NTT_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/NTT/NTT.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
ERROR: [Common 17-180] Spawn failed: No error
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/NTT/NTT.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj NTT_tb_vlog.prj"
ECHO 已關閉。
ECHO 已關閉。
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/NTT/NTT.srcs/sources_1/imports/NTT/BU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/NTT/NTT.srcs/sources_1/imports/NTT/CONTR.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CONTR
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/NTT/NTT.srcs/sources_1/imports/NTT/Modular_Reduction.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Modular_Reduction
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/NTT/NTT.srcs/sources_1/imports/NTT/NTT.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NTT
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/NTT/NTT.srcs/sources_1/imports/NTT/RU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/NTT/NTT.srcs/sources_1/imports/NTT/mod_add.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mod_add
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/NTT/NTT.srcs/sources_1/imports/NTT/mod_mul.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mod_mul
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/NTT/NTT.srcs/sources_1/imports/NTT/mod_sub.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mod_sub
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/NTT/NTT.srcs/sources_1/imports/NTT/rom.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rom
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/NTT/NTT.srcs/sim_1/imports/NTT/NTT_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NTT_tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
ERROR: [Common 17-69] Command failed: ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.

relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'NTT_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/NTT/NTT.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/NTT/NTT.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj NTT_tb_vlog.prj"
ECHO 已關閉。
ECHO 已關閉。
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/NTT/NTT.srcs/sources_1/imports/NTT/BU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/NTT/NTT.srcs/sources_1/imports/NTT/CONTR.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CONTR
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/NTT/NTT.srcs/sources_1/imports/NTT/Modular_Reduction.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Modular_Reduction
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/NTT/NTT.srcs/sources_1/imports/NTT/NTT.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NTT
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/NTT/NTT.srcs/sources_1/imports/NTT/RU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/NTT/NTT.srcs/sources_1/imports/NTT/mod_add.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mod_add
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/NTT/NTT.srcs/sources_1/imports/NTT/mod_mul.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mod_mul
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/NTT/NTT.srcs/sources_1/imports/NTT/mod_sub.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mod_sub
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/NTT/NTT.srcs/sources_1/imports/NTT/rom.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rom
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/NTT/NTT.srcs/sim_1/imports/NTT/NTT_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NTT_tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'NTT_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/NTT/NTT.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/NTT/NTT.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot NTT_tb_behav xil_defaultlib.NTT_tb xil_defaultlib.glbl -log elaborate.log"
ECHO 已關閉。
ECHO 已關閉。
Vivado Simulator v2023.2
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2023.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot NTT_tb_behav xil_defaultlib.NTT_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3705] select index -1 into 'valid_buf' is out of bounds [C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/NTT/NTT.srcs/sources_1/imports/NTT/RU.v:65]
WARNING: [VRFC 10-3705] select index -1 into 'switch_buf' is out of bounds [C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/NTT/NTT.srcs/sources_1/imports/NTT/RU.v:72]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.RU_default
Compiling module xil_defaultlib.RU(depth=32)
Compiling module xil_defaultlib.RU(depth=16)
Compiling module xil_defaultlib.RU(depth=8)
Compiling module xil_defaultlib.RU(depth=4)
Compiling module xil_defaultlib.RU(depth=2)
Compiling module xil_defaultlib.RU(depth=1)
Compiling module xil_defaultlib.mod_add
Compiling module xil_defaultlib.mod_sub
Compiling module xil_defaultlib.Modular_Reduction
Compiling module xil_defaultlib.mod_mul
Compiling module xil_defaultlib.BU
Compiling module xil_defaultlib.NTT_default
Compiling module xil_defaultlib.NTT_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot NTT_tb_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 2550.980 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 2550.980 ; gain = 0.000
Time resolution is 1 ps
WARNING: File ../../../../NTT.srcs/sim_1/imports/NTT/s1_0_hat.txt referenced on C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/NTT/NTT.srcs/sources_1/imports/NTT/BU.v at line 49 cannot be opened for reading. Please ensure that this file is available in the current working directory or parent directory of xsim.dir location specified via -xsimdir switch.
relaunch_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:09 . Memory (MB): peak = 2550.980 ; gain = 0.000
run 10 us
run 10 us
run 10 us
current_wave_config {NTT_tb_behav.wcfg}
NTT_tb_behav.wcfg
add_wave {{/NTT_tb/dut/\GEN_BU[0].BU_inst }} 
current_wave_config {NTT_tb_behav.wcfg}
NTT_tb_behav.wcfg
add_wave {{/NTT_tb/dut/\GEN_BU[0].BU_inst /i_valid}} {{/NTT_tb/dut/\GEN_BU[0].BU_inst /a}} {{/NTT_tb/dut/\GEN_BU[0].BU_inst /b}} {{/NTT_tb/dut/\GEN_BU[0].BU_inst /zeta}} {{/NTT_tb/dut/\GEN_BU[0].BU_inst /o_valid}} {{/NTT_tb/dut/\GEN_BU[0].BU_inst /out_a}} {{/NTT_tb/dut/\GEN_BU[0].BU_inst /out_b}} {{/NTT_tb/dut/\GEN_BU[0].BU_inst /valid_buf}} 
restart
INFO: [Wavedata 42-604] Simulation restarted
run 10 us
WARNING: File ../../../../NTT.srcs/sim_1/imports/NTT/s1_0_hat.txt referenced on C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/NTT/NTT.srcs/sources_1/imports/NTT/BU.v at line 49 cannot be opened for reading. Please ensure that this file is available in the current working directory or parent directory of xsim.dir location specified via -xsimdir switch.
run 10 us
run 10 us
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\fossu\Desktop\ML_DSA_Syn_new\IMP2\NTT\NTT.srcs\sources_1\imports\NTT\RU.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\fossu\Desktop\ML_DSA_Syn_new\IMP2\NTT\NTT.srcs\sources_1\imports\NTT\NTT.v:]
relaunch_sim
ERROR: [Common 17-180] Spawn failed: No error
ERROR: [Common 17-39] 'suspend_sim' failed due to earlier errors.
INFO: [Common 17-17] undo 'relaunch_sim'
INFO: [Common 17-17] undo 'relaunch_sim'
ERROR: [Common 17-69] Command failed: ERROR: [Common 17-39] 'suspend_sim' failed due to earlier errors.

relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'NTT_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/NTT/NTT.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/NTT/NTT.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj NTT_tb_vlog.prj"
ECHO 已關閉。
ECHO 已關閉。
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/NTT/NTT.srcs/sources_1/imports/NTT/BU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/NTT/NTT.srcs/sources_1/imports/NTT/CONTR.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CONTR
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/NTT/NTT.srcs/sources_1/imports/NTT/Modular_Reduction.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Modular_Reduction
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/NTT/NTT.srcs/sources_1/imports/NTT/NTT.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NTT
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/NTT/NTT.srcs/sources_1/imports/NTT/RU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/NTT/NTT.srcs/sources_1/imports/NTT/mod_add.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mod_add
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/NTT/NTT.srcs/sources_1/imports/NTT/mod_mul.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mod_mul
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/NTT/NTT.srcs/sources_1/imports/NTT/mod_sub.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mod_sub
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/NTT/NTT.srcs/sources_1/imports/NTT/rom.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rom
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/NTT/NTT.srcs/sim_1/imports/NTT/NTT_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NTT_tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'NTT_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/NTT/NTT.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/NTT/NTT.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot NTT_tb_behav xil_defaultlib.NTT_tb xil_defaultlib.glbl -log elaborate.log"
ECHO 已關閉。
ECHO 已關閉。
Vivado Simulator v2023.2
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2023.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot NTT_tb_behav xil_defaultlib.NTT_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3705] select index -1 into 'valid_buf' is out of bounds [C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/NTT/NTT.srcs/sources_1/imports/NTT/RU.v:65]
WARNING: [VRFC 10-3705] select index -1 into 'switch_buf' is out of bounds [C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/NTT/NTT.srcs/sources_1/imports/NTT/RU.v:72]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.RU_default
Compiling module xil_defaultlib.RU(depth=32)
Compiling module xil_defaultlib.RU(depth=16)
Compiling module xil_defaultlib.RU(depth=8)
Compiling module xil_defaultlib.RU(depth=4)
Compiling module xil_defaultlib.RU(depth=2)
Compiling module xil_defaultlib.RU(depth=1)
Compiling module xil_defaultlib.mod_add
Compiling module xil_defaultlib.mod_sub
Compiling module xil_defaultlib.Modular_Reduction
Compiling module xil_defaultlib.mod_mul
Compiling module xil_defaultlib.BU
Compiling module xil_defaultlib.NTT_default
Compiling module xil_defaultlib.NTT_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot NTT_tb_behav
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 2550.980 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 2550.980 ; gain = 0.000
Time resolution is 1 ps
WARNING: File ../../../../NTT.srcs/sim_1/imports/NTT/s1_0_hat.txt referenced on C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/NTT/NTT.srcs/sources_1/imports/NTT/BU.v at line 49 cannot be opened for reading. Please ensure that this file is available in the current working directory or parent directory of xsim.dir location specified via -xsimdir switch.
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:09 . Memory (MB): peak = 2550.980 ; gain = 0.000
run 10 us
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\fossu\Desktop\ML_DSA_Syn_new\IMP2\NTT\NTT.srcs\sources_1\imports\NTT\BU.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\fossu\Desktop\ML_DSA_Syn_new\IMP2\NTT\NTT.srcs\sources_1\imports\NTT\RU.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\fossu\Desktop\ML_DSA_Syn_new\IMP2\NTT\NTT.srcs\sources_1\imports\NTT\NTT.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\fossu\Desktop\ML_DSA_Syn_new\IMP2\NTT\NTT.srcs\sources_1\imports\NTT\BU.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\fossu\Desktop\ML_DSA_Syn_new\IMP2\NTT\NTT.srcs\sources_1\imports\NTT\RU.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\fossu\Desktop\ML_DSA_Syn_new\IMP2\NTT\NTT.srcs\sources_1\imports\NTT\NTT.v:]
relaunch_sim
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\fossu\Desktop\ML_DSA_Syn_new\IMP2\NTT\NTT.srcs\sources_1\imports\NTT\BU.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\fossu\Desktop\ML_DSA_Syn_new\IMP2\NTT\NTT.srcs\sources_1\imports\NTT\RU.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\fossu\Desktop\ML_DSA_Syn_new\IMP2\NTT\NTT.srcs\sources_1\imports\NTT\NTT.v:]
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'NTT_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/NTT/NTT.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/NTT/NTT.sim/sim_1/behav/xsim'
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\fossu\Desktop\ML_DSA_Syn_new\IMP2\NTT\NTT.srcs\sources_1\imports\NTT\BU.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\fossu\Desktop\ML_DSA_Syn_new\IMP2\NTT\NTT.srcs\sources_1\imports\NTT\RU.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\fossu\Desktop\ML_DSA_Syn_new\IMP2\NTT\NTT.srcs\sources_1\imports\NTT\NTT.v:]
"xvlog --incr --relax -prj NTT_tb_vlog.prj"
ECHO 已關閉。
ECHO 已關閉。
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/NTT/NTT.srcs/sources_1/imports/NTT/BU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/NTT/NTT.srcs/sources_1/imports/NTT/CONTR.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CONTR
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/NTT/NTT.srcs/sources_1/imports/NTT/Modular_Reduction.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Modular_Reduction
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/NTT/NTT.srcs/sources_1/imports/NTT/NTT.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NTT
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/NTT/NTT.srcs/sources_1/imports/NTT/RU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/NTT/NTT.srcs/sources_1/imports/NTT/mod_add.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mod_add
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/NTT/NTT.srcs/sources_1/imports/NTT/mod_mul.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mod_mul
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/NTT/NTT.srcs/sources_1/imports/NTT/mod_sub.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mod_sub
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/NTT/NTT.srcs/sources_1/imports/NTT/rom.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rom
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/NTT/NTT.srcs/sim_1/imports/NTT/NTT_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NTT_tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'NTT_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/NTT/NTT.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/NTT/NTT.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot NTT_tb_behav xil_defaultlib.NTT_tb xil_defaultlib.glbl -log elaborate.log"
ECHO 已關閉。
ECHO 已關閉。
Vivado Simulator v2023.2
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2023.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot NTT_tb_behav xil_defaultlib.NTT_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.NTT
Compiling module xil_defaultlib.NTT_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot NTT_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Time resolution is 1 ps
WARNING: File ../../../../NTT.srcs/sim_1/imports/NTT/s1_0_hat.txt referenced from process on C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/NTT/NTT.srcs/sim_1/imports/NTT/NTT_tb.v at line 205 cannot be opened for reading. Please ensure that this file is available in the current working directory or parent directory of xsim.dir location specified via -xsimdir switch.
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 2550.980 ; gain = 0.000
update_compile_order -fileset sources_1
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\fossu\Desktop\ML_DSA_Syn_new\IMP2\NTT\NTT.srcs\sources_1\imports\NTT\BU.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\fossu\Desktop\ML_DSA_Syn_new\IMP2\NTT\NTT.srcs\sources_1\imports\NTT\RU.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\fossu\Desktop\ML_DSA_Syn_new\IMP2\NTT\NTT.srcs\sources_1\imports\NTT\NTT.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\fossu\Desktop\ML_DSA_Syn_new\IMP2\NTT\NTT.srcs\sources_1\imports\NTT\BU.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\fossu\Desktop\ML_DSA_Syn_new\IMP2\NTT\NTT.srcs\sources_1\imports\NTT\RU.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\fossu\Desktop\ML_DSA_Syn_new\IMP2\NTT\NTT.srcs\sources_1\imports\NTT\NTT.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\fossu\Desktop\ML_DSA_Syn_new\IMP2\NTT\NTT.srcs\sources_1\imports\NTT\BU.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\fossu\Desktop\ML_DSA_Syn_new\IMP2\NTT\NTT.srcs\sources_1\imports\NTT\RU.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\fossu\Desktop\ML_DSA_Syn_new\IMP2\NTT\NTT.srcs\sources_1\imports\NTT\NTT.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\fossu\Desktop\ML_DSA_Syn_new\IMP2\NTT\NTT.srcs\sources_1\imports\NTT\BU.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\fossu\Desktop\ML_DSA_Syn_new\IMP2\NTT\NTT.srcs\sources_1\imports\NTT\RU.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\fossu\Desktop\ML_DSA_Syn_new\IMP2\NTT\NTT.srcs\sources_1\imports\NTT\NTT.v:]
update_compile_order -fileset sources_1
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\fossu\Desktop\ML_DSA_Syn_new\IMP2\NTT\NTT.srcs\sources_1\imports\NTT\BU.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\fossu\Desktop\ML_DSA_Syn_new\IMP2\NTT\NTT.srcs\sources_1\imports\NTT\RU.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\fossu\Desktop\ML_DSA_Syn_new\IMP2\NTT\NTT.srcs\sources_1\imports\NTT\NTT.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\fossu\Desktop\ML_DSA_Syn_new\IMP2\NTT\NTT.srcs\sources_1\imports\NTT\BU.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\fossu\Desktop\ML_DSA_Syn_new\IMP2\NTT\NTT.srcs\sources_1\imports\NTT\RU.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\fossu\Desktop\ML_DSA_Syn_new\IMP2\NTT\NTT.srcs\sources_1\imports\NTT\NTT.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\fossu\Desktop\ML_DSA_Syn_new\IMP2\NTT\NTT.srcs\sources_1\imports\NTT\BU.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\fossu\Desktop\ML_DSA_Syn_new\IMP2\NTT\NTT.srcs\sources_1\imports\NTT\RU.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\fossu\Desktop\ML_DSA_Syn_new\IMP2\NTT\NTT.srcs\sources_1\imports\NTT\NTT.v:]
update_compile_order -fileset sources_1
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\fossu\Desktop\ML_DSA_Syn_new\IMP2\NTT\NTT.srcs\sources_1\imports\NTT\BU.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\fossu\Desktop\ML_DSA_Syn_new\IMP2\NTT\NTT.srcs\sources_1\imports\NTT\RU.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\fossu\Desktop\ML_DSA_Syn_new\IMP2\NTT\NTT.srcs\sources_1\imports\NTT\NTT.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\fossu\Desktop\ML_DSA_Syn_new\IMP2\NTT\NTT.srcs\sources_1\imports\NTT\BU.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\fossu\Desktop\ML_DSA_Syn_new\IMP2\NTT\NTT.srcs\sources_1\imports\NTT\RU.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\fossu\Desktop\ML_DSA_Syn_new\IMP2\NTT\NTT.srcs\sources_1\imports\NTT\NTT.v:]
current_wave_config {NTT_tb_behav.wcfg}
NTT_tb_behav.wcfg
add_wave {{/NTT_tb/dut/BU_i_valid}} {{/NTT_tb/dut/BU_in_data_u}} {{/NTT_tb/dut/BU_in_data_d}} 
restart
INFO: [Wavedata 42-604] Simulation restarted
run 10 us
WARNING: File ../../../../NTT.srcs/sim_1/imports/NTT/s1_0_hat.txt referenced from process on C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/NTT/NTT.srcs/sim_1/imports/NTT/NTT_tb.v at line 205 cannot be opened for reading. Please ensure that this file is available in the current working directory or parent directory of xsim.dir location specified via -xsimdir switch.
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\fossu\Desktop\ML_DSA_Syn_new\IMP2\NTT\NTT.srcs\sources_1\imports\NTT\BU.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\fossu\Desktop\ML_DSA_Syn_new\IMP2\NTT\NTT.srcs\sources_1\imports\NTT\RU.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\fossu\Desktop\ML_DSA_Syn_new\IMP2\NTT\NTT.srcs\sources_1\imports\NTT\NTT.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\fossu\Desktop\ML_DSA_Syn_new\IMP2\NTT\NTT.srcs\sources_1\imports\NTT\BU.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\fossu\Desktop\ML_DSA_Syn_new\IMP2\NTT\NTT.srcs\sources_1\imports\NTT\RU.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\fossu\Desktop\ML_DSA_Syn_new\IMP2\NTT\NTT.srcs\sources_1\imports\NTT\NTT.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\fossu\Desktop\ML_DSA_Syn_new\IMP2\NTT\NTT.srcs\sources_1\imports\NTT\BU.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\fossu\Desktop\ML_DSA_Syn_new\IMP2\NTT\NTT.srcs\sources_1\imports\NTT\RU.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\fossu\Desktop\ML_DSA_Syn_new\IMP2\NTT\NTT.srcs\sources_1\imports\NTT\NTT.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\fossu\Desktop\ML_DSA_Syn_new\IMP2\NTT\NTT.srcs\sources_1\imports\NTT\BU.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\fossu\Desktop\ML_DSA_Syn_new\IMP2\NTT\NTT.srcs\sources_1\imports\NTT\RU.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\fossu\Desktop\ML_DSA_Syn_new\IMP2\NTT\NTT.srcs\sources_1\imports\NTT\NTT.v:]
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'NTT_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/NTT/NTT.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/NTT/NTT.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj NTT_tb_vlog.prj"
ECHO 已關閉。
ECHO 已關閉。
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/NTT/NTT.srcs/sources_1/imports/NTT/BU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/NTT/NTT.srcs/sources_1/imports/NTT/CONTR.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CONTR
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/NTT/NTT.srcs/sources_1/imports/NTT/Modular_Reduction.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Modular_Reduction
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/NTT/NTT.srcs/sources_1/imports/NTT/NTT.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NTT
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/NTT/NTT.srcs/sources_1/imports/NTT/RU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/NTT/NTT.srcs/sources_1/imports/NTT/mod_add.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mod_add
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/NTT/NTT.srcs/sources_1/imports/NTT/mod_mul.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mod_mul
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/NTT/NTT.srcs/sources_1/imports/NTT/mod_sub.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mod_sub
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/NTT/NTT.srcs/sources_1/imports/NTT/rom.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rom
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/NTT/NTT.srcs/sim_1/imports/NTT/NTT_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NTT_tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'NTT_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/NTT/NTT.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/NTT/NTT.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot NTT_tb_behav xil_defaultlib.NTT_tb xil_defaultlib.glbl -log elaborate.log"
ECHO 已關閉。
ECHO 已關閉。
Vivado Simulator v2023.2
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2023.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot NTT_tb_behav xil_defaultlib.NTT_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3705] select index 7 into 'BU_i_valid' is out of bounds [C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/NTT/NTT.srcs/sources_1/imports/NTT/NTT.v:221]
WARNING: [VRFC 10-3705] select index 7 into 'BU_in_data_u' is out of bounds [C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/NTT/NTT.srcs/sources_1/imports/NTT/NTT.v:222]
WARNING: [VRFC 10-3705] select index 7 into 'BU_in_data_d' is out of bounds [C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/NTT/NTT.srcs/sources_1/imports/NTT/NTT.v:223]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.mod_add
Compiling module xil_defaultlib.mod_sub
Compiling module xil_defaultlib.Modular_Reduction
Compiling module xil_defaultlib.mod_mul
Compiling module xil_defaultlib.BU
Compiling module xil_defaultlib.NTT_default
Compiling module xil_defaultlib.NTT_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot NTT_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
Time resolution is 1 ps
WARNING: File ../../../../NTT.srcs/sim_1/imports/NTT/s1_0_hat.txt referenced on C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/NTT/NTT.srcs/sources_1/imports/NTT/BU.v at line 49 cannot be opened for reading. Please ensure that this file is available in the current working directory or parent directory of xsim.dir location specified via -xsimdir switch.
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 2550.980 ; gain = 0.000
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\fossu\Desktop\ML_DSA_Syn_new\IMP2\NTT\NTT.srcs\sources_1\imports\NTT\BU.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\fossu\Desktop\ML_DSA_Syn_new\IMP2\NTT\NTT.srcs\sources_1\imports\NTT\RU.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\fossu\Desktop\ML_DSA_Syn_new\IMP2\NTT\NTT.srcs\sources_1\imports\NTT\NTT.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\fossu\Desktop\ML_DSA_Syn_new\IMP2\NTT\NTT.srcs\sources_1\imports\NTT\BU.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\fossu\Desktop\ML_DSA_Syn_new\IMP2\NTT\NTT.srcs\sources_1\imports\NTT\RU.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\fossu\Desktop\ML_DSA_Syn_new\IMP2\NTT\NTT.srcs\sources_1\imports\NTT\NTT.v:]
current_wave_config {NTT_tb_behav.wcfg}
NTT_tb_behav.wcfg
add_wave {{/NTT_tb/dut/\GEN_BU[0].BU_inst /mode}} {{/NTT_tb/dut/\GEN_BU[0].BU_inst /i_valid}} {{/NTT_tb/dut/\GEN_BU[0].BU_inst /a}} {{/NTT_tb/dut/\GEN_BU[0].BU_inst /b}} {{/NTT_tb/dut/\GEN_BU[0].BU_inst /zeta}} {{/NTT_tb/dut/\GEN_BU[0].BU_inst /o_valid}} {{/NTT_tb/dut/\GEN_BU[0].BU_inst /out_a}} {{/NTT_tb/dut/\GEN_BU[0].BU_inst /out_b}} {{/NTT_tb/dut/\GEN_BU[0].BU_inst /valid_buf}} 
restart
INFO: [Wavedata 42-604] Simulation restarted
run 10 us
WARNING: File ../../../../NTT.srcs/sim_1/imports/NTT/s1_0_hat.txt referenced on C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/NTT/NTT.srcs/sources_1/imports/NTT/BU.v at line 49 cannot be opened for reading. Please ensure that this file is available in the current working directory or parent directory of xsim.dir location specified via -xsimdir switch.
run 10 us
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\fossu\Desktop\ML_DSA_Syn_new\IMP2\NTT\NTT.srcs\sources_1\imports\NTT\BU.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\fossu\Desktop\ML_DSA_Syn_new\IMP2\NTT\NTT.srcs\sources_1\imports\NTT\RU.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\fossu\Desktop\ML_DSA_Syn_new\IMP2\NTT\NTT.srcs\sources_1\imports\NTT\NTT.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\fossu\Desktop\ML_DSA_Syn_new\IMP2\NTT\NTT.srcs\sources_1\imports\NTT\BU.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\fossu\Desktop\ML_DSA_Syn_new\IMP2\NTT\NTT.srcs\sources_1\imports\NTT\RU.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\fossu\Desktop\ML_DSA_Syn_new\IMP2\NTT\NTT.srcs\sources_1\imports\NTT\NTT.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\fossu\Desktop\ML_DSA_Syn_new\IMP2\NTT\NTT.srcs\sources_1\imports\NTT\BU.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\fossu\Desktop\ML_DSA_Syn_new\IMP2\NTT\NTT.srcs\sources_1\imports\NTT\RU.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\fossu\Desktop\ML_DSA_Syn_new\IMP2\NTT\NTT.srcs\sources_1\imports\NTT\NTT.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\fossu\Desktop\ML_DSA_Syn_new\IMP2\NTT\NTT.srcs\sources_1\imports\NTT\BU.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\fossu\Desktop\ML_DSA_Syn_new\IMP2\NTT\NTT.srcs\sources_1\imports\NTT\RU.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\fossu\Desktop\ML_DSA_Syn_new\IMP2\NTT\NTT.srcs\sources_1\imports\NTT\NTT.v:]
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'NTT_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/NTT/NTT.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/NTT/NTT.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj NTT_tb_vlog.prj"
ECHO 已關閉。
ECHO 已關閉。
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/NTT/NTT.srcs/sources_1/imports/NTT/BU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/NTT/NTT.srcs/sources_1/imports/NTT/CONTR.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CONTR
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/NTT/NTT.srcs/sources_1/imports/NTT/Modular_Reduction.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Modular_Reduction
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/NTT/NTT.srcs/sources_1/imports/NTT/NTT.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NTT
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/NTT/NTT.srcs/sources_1/imports/NTT/RU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/NTT/NTT.srcs/sources_1/imports/NTT/mod_add.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mod_add
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/NTT/NTT.srcs/sources_1/imports/NTT/mod_mul.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mod_mul
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/NTT/NTT.srcs/sources_1/imports/NTT/mod_sub.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mod_sub
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/NTT/NTT.srcs/sources_1/imports/NTT/rom.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rom
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/NTT/NTT.srcs/sim_1/imports/NTT/NTT_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NTT_tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'NTT_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/NTT/NTT.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/NTT/NTT.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot NTT_tb_behav xil_defaultlib.NTT_tb xil_defaultlib.glbl -log elaborate.log"
ECHO 已關閉。
ECHO 已關閉。
Vivado Simulator v2023.2
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2023.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot NTT_tb_behav xil_defaultlib.NTT_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3705] select index 7 into 'BU_i_valid' is out of bounds [C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/NTT/NTT.srcs/sources_1/imports/NTT/NTT.v:221]
WARNING: [VRFC 10-3705] select index 7 into 'BU_in_data_u' is out of bounds [C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/NTT/NTT.srcs/sources_1/imports/NTT/NTT.v:222]
WARNING: [VRFC 10-3705] select index 7 into 'BU_in_data_d' is out of bounds [C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/NTT/NTT.srcs/sources_1/imports/NTT/NTT.v:223]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.mod_add
Compiling module xil_defaultlib.mod_sub
Compiling module xil_defaultlib.Modular_Reduction
Compiling module xil_defaultlib.mod_mul
Compiling module xil_defaultlib.BU
Compiling module xil_defaultlib.NTT_default
Compiling module xil_defaultlib.NTT_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot NTT_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
Time resolution is 1 ps
WARNING: File ../../../../NTT.srcs/sim_1/imports/NTT/s1_0_hat.txt referenced on C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/NTT/NTT.srcs/sources_1/imports/NTT/BU.v at line 49 cannot be opened for reading. Please ensure that this file is available in the current working directory or parent directory of xsim.dir location specified via -xsimdir switch.
relaunch_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 2550.980 ; gain = 0.000
save_wave_config {C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/NTT/NTT_tb_behav.wcfg}
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'NTT_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/NTT/NTT.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'D:/Xilinx/Vivado/2023.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'NTT_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/NTT/NTT.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj NTT_tb_vlog.prj"
ECHO 已關閉。
ECHO 已關閉。
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/NTT/NTT.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot NTT_tb_behav xil_defaultlib.NTT_tb xil_defaultlib.glbl -log elaborate.log"
ECHO 已關閉。
ECHO 已關閉。
Vivado Simulator v2023.2
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2023.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot NTT_tb_behav xil_defaultlib.NTT_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3705] select index 7 into 'BU_i_valid' is out of bounds [C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/NTT/NTT.srcs/sources_1/imports/NTT/NTT.v:221]
WARNING: [VRFC 10-3705] select index 7 into 'BU_in_data_u' is out of bounds [C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/NTT/NTT.srcs/sources_1/imports/NTT/NTT.v:222]
WARNING: [VRFC 10-3705] select index 7 into 'BU_in_data_d' is out of bounds [C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/NTT/NTT.srcs/sources_1/imports/NTT/NTT.v:223]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/NTT/NTT.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "NTT_tb_behav -key {Behavioral:sim_1:Functional:NTT_tb} -tclbatch {NTT_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source NTT_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
WARNING: File ../../../../NTT.srcs/sim_1/imports/NTT/s1_0_hat.txt referenced on C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/NTT/NTT.srcs/sources_1/imports/NTT/BU.v at line 49 cannot be opened for reading. Please ensure that this file is available in the current working directory or parent directory of xsim.dir location specified via -xsimdir switch.
INFO: [USF-XSim-96] XSim completed. Design snapshot 'NTT_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 2550.980 ; gain = 0.000
open_wave_config {C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/NTT/NTT_tb_behav.wcfg}
restart
INFO: [Wavedata 42-604] Simulation restarted
run 10 us
WARNING: File ../../../../NTT.srcs/sim_1/imports/NTT/s1_0_hat.txt referenced on C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/NTT/NTT.srcs/sources_1/imports/NTT/BU.v at line 49 cannot be opened for reading. Please ensure that this file is available in the current working directory or parent directory of xsim.dir location specified via -xsimdir switch.
run 10 us
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\fossu\Desktop\ML_DSA_Syn_new\IMP2\NTT\NTT.srcs\sources_1\imports\NTT\BU.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\fossu\Desktop\ML_DSA_Syn_new\IMP2\NTT\NTT.srcs\sources_1\imports\NTT\RU.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\fossu\Desktop\ML_DSA_Syn_new\IMP2\NTT\NTT.srcs\sources_1\imports\NTT\NTT.v:]
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'NTT_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\fossu\Desktop\ML_DSA_Syn_new\IMP2\NTT\NTT.srcs\sources_1\imports\NTT\BU.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\fossu\Desktop\ML_DSA_Syn_new\IMP2\NTT\NTT.srcs\sources_1\imports\NTT\RU.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\fossu\Desktop\ML_DSA_Syn_new\IMP2\NTT\NTT.srcs\sources_1\imports\NTT\NTT.v:]
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/NTT/NTT.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/NTT/NTT.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj NTT_tb_vlog.prj"
ECHO 已關閉。
ECHO 已關閉。
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/NTT/NTT.srcs/sources_1/imports/NTT/BU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/NTT/NTT.srcs/sources_1/imports/NTT/Modular_Reduction.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Modular_Reduction
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/NTT/NTT.srcs/sources_1/imports/NTT/NTT.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NTT
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/NTT/NTT.srcs/sources_1/imports/NTT/mod_add.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mod_add
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/NTT/NTT.srcs/sources_1/imports/NTT/mod_mul.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mod_mul
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/NTT/NTT.srcs/sources_1/imports/NTT/mod_sub.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mod_sub
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/NTT/NTT.srcs/sim_1/imports/NTT/NTT_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NTT_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'NTT_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/NTT/NTT.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/NTT/NTT.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot NTT_tb_behav xil_defaultlib.NTT_tb xil_defaultlib.glbl -log elaborate.log"
ECHO 已關閉。
ECHO 已關閉。
Vivado Simulator v2023.2
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2023.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot NTT_tb_behav xil_defaultlib.NTT_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.mod_add
Compiling module xil_defaultlib.mod_sub
Compiling module xil_defaultlib.Modular_Reduction
Compiling module xil_defaultlib.mod_mul
Compiling module xil_defaultlib.BU
Compiling module xil_defaultlib.NTT_default
Compiling module xil_defaultlib.NTT_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot NTT_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
Time resolution is 1 ps
WARNING: File ../../../../NTT.srcs/sim_1/imports/NTT/s1_0_hat.txt referenced on C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/NTT/NTT.srcs/sources_1/imports/NTT/BU.v at line 49 cannot be opened for reading. Please ensure that this file is available in the current working directory or parent directory of xsim.dir location specified via -xsimdir switch.
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 2550.980 ; gain = 0.000
run 10 us
current_wave_config {NTT_tb_behav.wcfg}
NTT_tb_behav.wcfg
add_wave {{/NTT_tb/dut/BU_i_valid}} {{/NTT_tb/dut/BU_in_data_u}} {{/NTT_tb/dut/BU_in_data_d}} 
restart
INFO: [Wavedata 42-604] Simulation restarted
run 10 us
WARNING: File ../../../../NTT.srcs/sim_1/imports/NTT/s1_0_hat.txt referenced on C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/NTT/NTT.srcs/sources_1/imports/NTT/BU.v at line 49 cannot be opened for reading. Please ensure that this file is available in the current working directory or parent directory of xsim.dir location specified via -xsimdir switch.
current_wave_config {NTT_tb_behav.wcfg}
NTT_tb_behav.wcfg
add_wave {{/NTT_tb/dut/\GEN_BU[0].BU_inst /mode}} {{/NTT_tb/dut/\GEN_BU[0].BU_inst /i_valid}} {{/NTT_tb/dut/\GEN_BU[0].BU_inst /a}} {{/NTT_tb/dut/\GEN_BU[0].BU_inst /b}} {{/NTT_tb/dut/\GEN_BU[0].BU_inst /zeta}} {{/NTT_tb/dut/\GEN_BU[0].BU_inst /o_valid}} {{/NTT_tb/dut/\GEN_BU[0].BU_inst /out_a}} {{/NTT_tb/dut/\GEN_BU[0].BU_inst /out_b}} 
restart
INFO: [Wavedata 42-604] Simulation restarted
run 10 us
WARNING: File ../../../../NTT.srcs/sim_1/imports/NTT/s1_0_hat.txt referenced on C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/NTT/NTT.srcs/sources_1/imports/NTT/BU.v at line 49 cannot be opened for reading. Please ensure that this file is available in the current working directory or parent directory of xsim.dir location specified via -xsimdir switch.
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'NTT_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/NTT/NTT.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/NTT/NTT.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj NTT_tb_vlog.prj"
ECHO 已關閉。
ECHO 已關閉。
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/NTT/NTT.srcs/sources_1/imports/NTT/BU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/NTT/NTT.srcs/sources_1/imports/NTT/Modular_Reduction.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Modular_Reduction
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/NTT/NTT.srcs/sources_1/imports/NTT/NTT.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NTT
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/NTT/NTT.srcs/sources_1/imports/NTT/mod_add.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mod_add
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/NTT/NTT.srcs/sources_1/imports/NTT/mod_mul.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mod_mul
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/NTT/NTT.srcs/sources_1/imports/NTT/mod_sub.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mod_sub
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/NTT/NTT.srcs/sim_1/imports/NTT/NTT_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NTT_tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'NTT_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/NTT/NTT.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/NTT/NTT.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot NTT_tb_behav xil_defaultlib.NTT_tb xil_defaultlib.glbl -log elaborate.log"
ECHO 已關閉。
ECHO 已關閉。
Vivado Simulator v2023.2
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2023.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot NTT_tb_behav xil_defaultlib.NTT_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.mod_add
Compiling module xil_defaultlib.mod_sub
Compiling module xil_defaultlib.Modular_Reduction
Compiling module xil_defaultlib.mod_mul
Compiling module xil_defaultlib.BU
Compiling module xil_defaultlib.NTT_default
Compiling module xil_defaultlib.NTT_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot NTT_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Time resolution is 1 ps
WARNING: File ../../../../NTT.srcs/sim_1/imports/NTT/s1_0_hat.txt referenced on C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/NTT/NTT.srcs/sources_1/imports/NTT/BU.v at line 49 cannot be opened for reading. Please ensure that this file is available in the current working directory or parent directory of xsim.dir location specified via -xsimdir switch.
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 2550.980 ; gain = 0.000
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\fossu\Desktop\ML_DSA_Syn_new\IMP2\NTT\NTT.srcs\sources_1\imports\NTT\BU.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\fossu\Desktop\ML_DSA_Syn_new\IMP2\NTT\NTT.srcs\sources_1\imports\NTT\RU.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\fossu\Desktop\ML_DSA_Syn_new\IMP2\NTT\NTT.srcs\sources_1\imports\NTT\NTT.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\fossu\Desktop\ML_DSA_Syn_new\IMP2\NTT\NTT.srcs\sources_1\imports\NTT\BU.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\fossu\Desktop\ML_DSA_Syn_new\IMP2\NTT\NTT.srcs\sources_1\imports\NTT\RU.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\fossu\Desktop\ML_DSA_Syn_new\IMP2\NTT\NTT.srcs\sources_1\imports\NTT\NTT.v:]
ERROR: [Common 17-180] Spawn failed: No error
run 10 us
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\fossu\Desktop\ML_DSA_Syn_new\IMP2\NTT\NTT.srcs\sources_1\imports\NTT\BU.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\fossu\Desktop\ML_DSA_Syn_new\IMP2\NTT\NTT.srcs\sources_1\imports\NTT\RU.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\fossu\Desktop\ML_DSA_Syn_new\IMP2\NTT\NTT.srcs\sources_1\imports\NTT\NTT.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\fossu\Desktop\ML_DSA_Syn_new\IMP2\NTT\NTT.srcs\sources_1\imports\NTT\BU.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\fossu\Desktop\ML_DSA_Syn_new\IMP2\NTT\NTT.srcs\sources_1\imports\NTT\RU.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\fossu\Desktop\ML_DSA_Syn_new\IMP2\NTT\NTT.srcs\sources_1\imports\NTT\NTT.v:]
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'NTT_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/NTT/NTT.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/NTT/NTT.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj NTT_tb_vlog.prj"
ECHO 已關閉。
ECHO 已關閉。
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/NTT/NTT.srcs/sources_1/imports/NTT/BU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/NTT/NTT.srcs/sources_1/imports/NTT/Modular_Reduction.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Modular_Reduction
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/NTT/NTT.srcs/sources_1/imports/NTT/NTT.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NTT
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/NTT/NTT.srcs/sources_1/imports/NTT/mod_add.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mod_add
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/NTT/NTT.srcs/sources_1/imports/NTT/mod_mul.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mod_mul
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/NTT/NTT.srcs/sources_1/imports/NTT/mod_sub.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mod_sub
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/NTT/NTT.srcs/sim_1/imports/NTT/NTT_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NTT_tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'NTT_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/NTT/NTT.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/NTT/NTT.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot NTT_tb_behav xil_defaultlib.NTT_tb xil_defaultlib.glbl -log elaborate.log"
ECHO 已關閉。
ECHO 已關閉。
Vivado Simulator v2023.2
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2023.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot NTT_tb_behav xil_defaultlib.NTT_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.mod_add
Compiling module xil_defaultlib.mod_sub
Compiling module xil_defaultlib.Modular_Reduction
Compiling module xil_defaultlib.mod_mul
Compiling module xil_defaultlib.BU
Compiling module xil_defaultlib.NTT_default
Compiling module xil_defaultlib.NTT_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot NTT_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Time resolution is 1 ps
WARNING: File ../../../../NTT.srcs/sim_1/imports/NTT/s1_0_hat.txt referenced on C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/NTT/NTT.srcs/sources_1/imports/NTT/BU.v at line 49 cannot be opened for reading. Please ensure that this file is available in the current working directory or parent directory of xsim.dir location specified via -xsimdir switch.
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 2550.980 ; gain = 0.000
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\fossu\Desktop\ML_DSA_Syn_new\IMP2\NTT\NTT.srcs\sources_1\imports\NTT\BU.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\fossu\Desktop\ML_DSA_Syn_new\IMP2\NTT\NTT.srcs\sources_1\imports\NTT\RU.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\fossu\Desktop\ML_DSA_Syn_new\IMP2\NTT\NTT.srcs\sources_1\imports\NTT\NTT.v:]
ERROR: [Common 17-180] Spawn failed: No error
run 10 us
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\fossu\Desktop\ML_DSA_Syn_new\IMP2\NTT\NTT.srcs\sources_1\imports\NTT\BU.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\fossu\Desktop\ML_DSA_Syn_new\IMP2\NTT\NTT.srcs\sources_1\imports\NTT\RU.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\fossu\Desktop\ML_DSA_Syn_new\IMP2\NTT\NTT.srcs\sources_1\imports\NTT\NTT.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\fossu\Desktop\ML_DSA_Syn_new\IMP2\NTT\NTT.srcs\sources_1\imports\NTT\BU.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\fossu\Desktop\ML_DSA_Syn_new\IMP2\NTT\NTT.srcs\sources_1\imports\NTT\RU.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\fossu\Desktop\ML_DSA_Syn_new\IMP2\NTT\NTT.srcs\sources_1\imports\NTT\NTT.v:]
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'NTT_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/NTT/NTT.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/NTT/NTT.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj NTT_tb_vlog.prj"
ECHO 已關閉。
ECHO 已關閉。
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/NTT/NTT.srcs/sources_1/imports/NTT/BU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/NTT/NTT.srcs/sources_1/imports/NTT/Modular_Reduction.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Modular_Reduction
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/NTT/NTT.srcs/sources_1/imports/NTT/NTT.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NTT
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/NTT/NTT.srcs/sources_1/imports/NTT/mod_add.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mod_add
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/NTT/NTT.srcs/sources_1/imports/NTT/mod_mul.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mod_mul
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/NTT/NTT.srcs/sources_1/imports/NTT/mod_sub.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mod_sub
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/NTT/NTT.srcs/sim_1/imports/NTT/NTT_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NTT_tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'NTT_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/NTT/NTT.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/NTT/NTT.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot NTT_tb_behav xil_defaultlib.NTT_tb xil_defaultlib.glbl -log elaborate.log"
ECHO 已關閉。
ECHO 已關閉。
Vivado Simulator v2023.2
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2023.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot NTT_tb_behav xil_defaultlib.NTT_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.mod_add
Compiling module xil_defaultlib.mod_sub
Compiling module xil_defaultlib.Modular_Reduction
Compiling module xil_defaultlib.mod_mul
Compiling module xil_defaultlib.BU
Compiling module xil_defaultlib.NTT_default
Compiling module xil_defaultlib.NTT_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot NTT_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Time resolution is 1 ps
WARNING: File ../../../../NTT.srcs/sim_1/imports/NTT/s1_0_hat.txt referenced on C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/NTT/NTT.srcs/sources_1/imports/NTT/BU.v at line 49 cannot be opened for reading. Please ensure that this file is available in the current working directory or parent directory of xsim.dir location specified via -xsimdir switch.
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 2550.980 ; gain = 0.000
run 10 us
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\fossu\Desktop\ML_DSA_Syn_new\IMP2\NTT\NTT.srcs\sources_1\imports\NTT\BU.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\fossu\Desktop\ML_DSA_Syn_new\IMP2\NTT\NTT.srcs\sources_1\imports\NTT\RU.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\fossu\Desktop\ML_DSA_Syn_new\IMP2\NTT\NTT.srcs\sources_1\imports\NTT\NTT.v:]
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'NTT_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/NTT/NTT.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/NTT/NTT.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj NTT_tb_vlog.prj"
ECHO 已關閉。
ECHO 已關閉。
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/NTT/NTT.srcs/sources_1/imports/NTT/BU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/NTT/NTT.srcs/sources_1/imports/NTT/Modular_Reduction.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Modular_Reduction
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/NTT/NTT.srcs/sources_1/imports/NTT/NTT.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NTT
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/NTT/NTT.srcs/sources_1/imports/NTT/mod_add.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mod_add
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/NTT/NTT.srcs/sources_1/imports/NTT/mod_mul.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mod_mul
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/NTT/NTT.srcs/sources_1/imports/NTT/mod_sub.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mod_sub
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/NTT/NTT.srcs/sim_1/imports/NTT/NTT_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NTT_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'NTT_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/NTT/NTT.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/NTT/NTT.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot NTT_tb_behav xil_defaultlib.NTT_tb xil_defaultlib.glbl -log elaborate.log"
ECHO 已關閉。
ECHO 已關閉。
Vivado Simulator v2023.2
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2023.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot NTT_tb_behav xil_defaultlib.NTT_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.mod_add
Compiling module xil_defaultlib.mod_sub
Compiling module xil_defaultlib.Modular_Reduction
Compiling module xil_defaultlib.mod_mul
Compiling module xil_defaultlib.BU
Compiling module xil_defaultlib.NTT_default
Compiling module xil_defaultlib.NTT_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot NTT_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
Time resolution is 1 ps
WARNING: File ../../../../NTT.srcs/sim_1/imports/NTT/s1_0_hat.txt referenced on C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/NTT/NTT.srcs/sources_1/imports/NTT/BU.v at line 49 cannot be opened for reading. Please ensure that this file is available in the current working directory or parent directory of xsim.dir location specified via -xsimdir switch.
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 2550.980 ; gain = 0.000
run 10 us
save_wave_config {C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/NTT/NTT_tb_behav.wcfg}
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'NTT_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/NTT/NTT.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'D:/Xilinx/Vivado/2023.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'NTT_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/NTT/NTT.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj NTT_tb_vlog.prj"
ECHO 已關閉。
ECHO 已關閉。
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/NTT/NTT.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot NTT_tb_behav xil_defaultlib.NTT_tb xil_defaultlib.glbl -log elaborate.log"
ECHO 已關閉。
ECHO 已關閉。
Vivado Simulator v2023.2
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2023.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot NTT_tb_behav xil_defaultlib.NTT_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/NTT/NTT.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "NTT_tb_behav -key {Behavioral:sim_1:Functional:NTT_tb} -tclbatch {NTT_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source NTT_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
WARNING: File ../../../../NTT.srcs/sim_1/imports/NTT/s1_0_hat.txt referenced on C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/NTT/NTT.srcs/sources_1/imports/NTT/BU.v at line 49 cannot be opened for reading. Please ensure that this file is available in the current working directory or parent directory of xsim.dir location specified via -xsimdir switch.
INFO: [USF-XSim-96] XSim completed. Design snapshot 'NTT_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 2550.980 ; gain = 0.000
open_wave_config {C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/NTT/NTT_tb_behav.wcfg}
save_wave_config {C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/NTT/NTT_tb_behav.wcfg}
run 10 us
restart
INFO: [Wavedata 42-604] Simulation restarted
run 10 us
WARNING: File ../../../../NTT.srcs/sim_1/imports/NTT/s1_0_hat.txt referenced on C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/NTT/NTT.srcs/sources_1/imports/NTT/BU.v at line 49 cannot be opened for reading. Please ensure that this file is available in the current working directory or parent directory of xsim.dir location specified via -xsimdir switch.
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\fossu\Desktop\ML_DSA_Syn_new\IMP2\NTT\NTT.srcs\sources_1\imports\NTT\BU.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\fossu\Desktop\ML_DSA_Syn_new\IMP2\NTT\NTT.srcs\sources_1\imports\NTT\RU.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\fossu\Desktop\ML_DSA_Syn_new\IMP2\NTT\NTT.srcs\sources_1\imports\NTT\NTT.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\fossu\Desktop\ML_DSA_Syn_new\IMP2\NTT\NTT.srcs\sources_1\imports\NTT\BU.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\fossu\Desktop\ML_DSA_Syn_new\IMP2\NTT\NTT.srcs\sources_1\imports\NTT\RU.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\fossu\Desktop\ML_DSA_Syn_new\IMP2\NTT\NTT.srcs\sources_1\imports\NTT\NTT.v:]
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'NTT_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/NTT/NTT.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/NTT/NTT.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj NTT_tb_vlog.prj"
ECHO 已關閉。
ECHO 已關閉。
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/NTT/NTT.srcs/sources_1/imports/NTT/BU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/NTT/NTT.srcs/sources_1/imports/NTT/Modular_Reduction.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Modular_Reduction
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/NTT/NTT.srcs/sources_1/imports/NTT/NTT.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NTT
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/NTT/NTT.srcs/sources_1/imports/NTT/mod_add.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mod_add
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/NTT/NTT.srcs/sources_1/imports/NTT/mod_mul.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mod_mul
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/NTT/NTT.srcs/sources_1/imports/NTT/mod_sub.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mod_sub
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/NTT/NTT.srcs/sim_1/imports/NTT/NTT_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NTT_tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'NTT_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/NTT/NTT.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/NTT/NTT.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot NTT_tb_behav xil_defaultlib.NTT_tb xil_defaultlib.glbl -log elaborate.log"
ECHO 已關閉。
ECHO 已關閉。
Vivado Simulator v2023.2
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2023.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot NTT_tb_behav xil_defaultlib.NTT_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.mod_add
Compiling module xil_defaultlib.mod_sub
Compiling module xil_defaultlib.Modular_Reduction
Compiling module xil_defaultlib.mod_mul
Compiling module xil_defaultlib.BU
Compiling module xil_defaultlib.NTT_default
Compiling module xil_defaultlib.NTT_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot NTT_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Time resolution is 1 ps
WARNING: File ../../../../NTT.srcs/sim_1/imports/NTT/s1_0_hat.txt referenced on C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/NTT/NTT.srcs/sources_1/imports/NTT/BU.v at line 49 cannot be opened for reading. Please ensure that this file is available in the current working directory or parent directory of xsim.dir location specified via -xsimdir switch.
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 2550.980 ; gain = 0.000
run 10 us
run 10 us
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\fossu\Desktop\ML_DSA_Syn_new\IMP2\NTT\NTT.srcs\sources_1\imports\NTT\BU.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\fossu\Desktop\ML_DSA_Syn_new\IMP2\NTT\NTT.srcs\sources_1\imports\NTT\RU.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\fossu\Desktop\ML_DSA_Syn_new\IMP2\NTT\NTT.srcs\sources_1\imports\NTT\NTT.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\fossu\Desktop\ML_DSA_Syn_new\IMP2\NTT\NTT.srcs\sources_1\imports\NTT\BU.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\fossu\Desktop\ML_DSA_Syn_new\IMP2\NTT\NTT.srcs\sources_1\imports\NTT\BU.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\fossu\Desktop\ML_DSA_Syn_new\IMP2\NTT\NTT.srcs\sources_1\imports\NTT\RU.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\fossu\Desktop\ML_DSA_Syn_new\IMP2\NTT\NTT.srcs\sources_1\imports\NTT\NTT.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\fossu\Desktop\ML_DSA_Syn_new\IMP2\NTT\NTT.srcs\sources_1\imports\NTT\BU.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\fossu\Desktop\ML_DSA_Syn_new\IMP2\NTT\NTT.srcs\sources_1\imports\NTT\RU.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\fossu\Desktop\ML_DSA_Syn_new\IMP2\NTT\NTT.srcs\sources_1\imports\NTT\NTT.v:]
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'NTT_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/NTT/NTT.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/NTT/NTT.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj NTT_tb_vlog.prj"
ECHO 已關閉。
ECHO 已關閉。
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/NTT/NTT.srcs/sources_1/imports/NTT/BU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/NTT/NTT.srcs/sources_1/imports/NTT/Modular_Reduction.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Modular_Reduction
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/NTT/NTT.srcs/sources_1/imports/NTT/NTT.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NTT
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/NTT/NTT.srcs/sources_1/imports/NTT/mod_add.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mod_add
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/NTT/NTT.srcs/sources_1/imports/NTT/mod_mul.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mod_mul
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/NTT/NTT.srcs/sources_1/imports/NTT/mod_sub.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mod_sub
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/NTT/NTT.srcs/sim_1/imports/NTT/NTT_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NTT_tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'NTT_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/NTT/NTT.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/NTT/NTT.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot NTT_tb_behav xil_defaultlib.NTT_tb xil_defaultlib.glbl -log elaborate.log"
ECHO 已關閉。
ECHO 已關閉。
Vivado Simulator v2023.2
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2023.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot NTT_tb_behav xil_defaultlib.NTT_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.mod_add
Compiling module xil_defaultlib.mod_sub
Compiling module xil_defaultlib.Modular_Reduction
Compiling module xil_defaultlib.mod_mul
Compiling module xil_defaultlib.BU
Compiling module xil_defaultlib.NTT_default
Compiling module xil_defaultlib.NTT_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot NTT_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Time resolution is 1 ps
WARNING: File ../../../../NTT.srcs/sim_1/imports/NTT/s1_0_hat.txt referenced on C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/NTT/NTT.srcs/sources_1/imports/NTT/BU.v at line 49 cannot be opened for reading. Please ensure that this file is available in the current working directory or parent directory of xsim.dir location specified via -xsimdir switch.
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 2550.980 ; gain = 0.000
run 10 us
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\fossu\Desktop\ML_DSA_Syn_new\IMP2\NTT\NTT.srcs\sources_1\imports\NTT\BU.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\fossu\Desktop\ML_DSA_Syn_new\IMP2\NTT\NTT.srcs\sources_1\imports\NTT\RU.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\fossu\Desktop\ML_DSA_Syn_new\IMP2\NTT\NTT.srcs\sources_1\imports\NTT\NTT.v:]
relaunch_sim
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\fossu\Desktop\ML_DSA_Syn_new\IMP2\NTT\NTT.srcs\sources_1\imports\NTT\BU.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\fossu\Desktop\ML_DSA_Syn_new\IMP2\NTT\NTT.srcs\sources_1\imports\NTT\RU.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\fossu\Desktop\ML_DSA_Syn_new\IMP2\NTT\NTT.srcs\sources_1\imports\NTT\NTT.v:]
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'NTT_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/NTT/NTT.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/NTT/NTT.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj NTT_tb_vlog.prj"
ECHO 已關閉。
ECHO 已關閉。
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/NTT/NTT.srcs/sources_1/imports/NTT/BU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/NTT/NTT.srcs/sources_1/imports/NTT/Modular_Reduction.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Modular_Reduction
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/NTT/NTT.srcs/sources_1/imports/NTT/NTT.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NTT
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/NTT/NTT.srcs/sources_1/imports/NTT/mod_add.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mod_add
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/NTT/NTT.srcs/sources_1/imports/NTT/mod_mul.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mod_mul
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/NTT/NTT.srcs/sources_1/imports/NTT/mod_sub.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mod_sub
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/NTT/NTT.srcs/sim_1/imports/NTT/NTT_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NTT_tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'NTT_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/NTT/NTT.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/NTT/NTT.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot NTT_tb_behav xil_defaultlib.NTT_tb xil_defaultlib.glbl -log elaborate.log"
ECHO 已關閉。
ECHO 已關閉。
Vivado Simulator v2023.2
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2023.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot NTT_tb_behav xil_defaultlib.NTT_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.mod_add
Compiling module xil_defaultlib.mod_sub
Compiling module xil_defaultlib.Modular_Reduction
Compiling module xil_defaultlib.mod_mul
Compiling module xil_defaultlib.BU
Compiling module xil_defaultlib.NTT_default
Compiling module xil_defaultlib.NTT_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot NTT_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Time resolution is 1 ps
WARNING: File ../../../../NTT.srcs/sim_1/imports/NTT/s1_0_hat.txt referenced on C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP2/NTT/NTT.srcs/sources_1/imports/NTT/BU.v at line 49 cannot be opened for reading. Please ensure that this file is available in the current working directory or parent directory of xsim.dir location specified via -xsimdir switch.
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 2550.980 ; gain = 0.000
run 10 us
run 10 us
