// Seed: 2618239148
module module_0 (
    id_1,
    .id_9(id_2),
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8
);
  input wire id_8;
  output wire id_7;
  output wire id_6;
  inout wire id_5;
  output wire id_4;
  input wire id_3;
  inout wire id_2;
  input wire id_1;
  initial begin
    id_6 = id_3;
  end
endmodule
module module_1 (
    input tri0 id_0,
    output wor id_1,
    output wor id_2,
    input supply1 id_3,
    input tri0 id_4,
    input supply0 id_5
);
  wire id_7;
  module_0(
      id_7, id_7, id_7, id_7, id_7, id_7, id_7, id_7
  );
  wire id_8;
endmodule
