[2025-09-17 11:26:08] START suite=qualcomm_srv trace=srv732_ap
CMD: ./bin/champsim -w 20000000 -i 100000000 /home/ho/itp_asplos25_AE/traces/qualcomm_srv/srv732_ap.champsimtrace.xz
[VMEM] WARNING: physical memory size is smaller than virtual memory size.

*** ChampSim Multicore Out-of-Order Simulator ***
Warmup Instructions: 20000000
Simulation Instructions: 100000000
Number of CPUs: 1
Page size: 4096

Off-chip DRAM Size: 16 GiB Channels: 1 Width: 64-bit Data Rate: 3205 MT/s
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
Heartbeat CPU 0 instructions: 10000004 cycles: 2690450 heartbeat IPC: 3.717 cumulative IPC: 3.717 (Simulation time: 00 hr 00 min 38 sec)
Warmup finished CPU 0 instructions: 20000002 cycles: 5075140 cumulative IPC: 3.941 (Simulation time: 00 hr 01 min 14 sec)
Warmup complete CPU 0 instructions: 20000002 cycles: 5075140 cumulative IPC: 3.941 (Simulation time: 00 hr 01 min 14 sec)
Heartbeat CPU 0 instructions: 20000007 cycles: 5075141 heartbeat IPC: 4.193 cumulative IPC: 5 (Simulation time: 00 hr 01 min 14 sec)
Heartbeat CPU 0 instructions: 30000007 cycles: 11936490 heartbeat IPC: 1.457 cumulative IPC: 1.457 (Simulation time: 00 hr 02 min 15 sec)
Heartbeat CPU 0 instructions: 40000007 cycles: 18830835 heartbeat IPC: 1.45 cumulative IPC: 1.454 (Simulation time: 00 hr 03 min 16 sec)
Heartbeat CPU 0 instructions: 50000007 cycles: 25711127 heartbeat IPC: 1.453 cumulative IPC: 1.454 (Simulation time: 00 hr 04 min 16 sec)
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
Heartbeat CPU 0 instructions: 60000007 cycles: 33100160 heartbeat IPC: 1.353 cumulative IPC: 1.427 (Simulation time: 00 hr 05 min 17 sec)
Heartbeat CPU 0 instructions: 70000009 cycles: 40104960 heartbeat IPC: 1.428 cumulative IPC: 1.427 (Simulation time: 00 hr 06 min 16 sec)
Heartbeat CPU 0 instructions: 80000012 cycles: 47019066 heartbeat IPC: 1.446 cumulative IPC: 1.43 (Simulation time: 00 hr 07 min 18 sec)
Heartbeat CPU 0 instructions: 90000015 cycles: 53945870 heartbeat IPC: 1.444 cumulative IPC: 1.432 (Simulation time: 00 hr 08 min 20 sec)
Heartbeat CPU 0 instructions: 100000017 cycles: 60859179 heartbeat IPC: 1.446 cumulative IPC: 1.434 (Simulation time: 00 hr 09 min 20 sec)
*** Reached end of trace: (0, "/home/ho/itp_asplos25_AE/traces/qualcomm_srv/srv732_ap.champsimtrace.xz")
Heartbeat CPU 0 instructions: 110000021 cycles: 68150402 heartbeat IPC: 1.372 cumulative IPC: 1.427 (Simulation time: 00 hr 10 min 18 sec)
Simulation finished CPU 0 instructions: 100000000 cycles: 70076038 cumulative IPC: 1.427 (Simulation time: 00 hr 11 min 13 sec)
Simulation complete CPU 0 instructions: 100000000 cycles: 70076038 cumulative IPC: 1.427 (Simulation time: 00 hr 11 min 13 sec)

ChampSim completed all CPUs

=== Simulation ===
CPU 0 runs /home/ho/itp_asplos25_AE/traces/qualcomm_srv/srv732_ap.champsimtrace.xz

Region of Interest Statistics

CPU 0 cumulative IPC: 1.427 instructions: 100000000 cycles: 70076038
CPU 0 Branch Prediction Accuracy: 93.82% MPKI: 11.53 Average ROB Occupancy at Mispredict: 33.84
Branch type MPKI
BRANCH_DIRECT_JUMP: 0.00218
BRANCH_INDIRECT: 0.4247
BRANCH_CONDITIONAL: 10.89
BRANCH_DIRECT_CALL: 0.00206
BRANCH_INDIRECT_CALL: 0.2089
BRANCH_RETURN: 0.00282


====Backend Stall Breakdown====
ROB_STALL: 714367
LQ_STALL: 0
SQ_STALL: 2853


====ROB Stall Breakdown====

== Average ==
ADDR_TRANS: 144.6453
REPLAY_LOAD: 75.255684
NON_REPLAY_LOAD: 32.6672

== Total ==
ADDR_TRANS: 33847
REPLAY_LOAD: 26490
NON_REPLAY_LOAD: 654030

== Counts ==
ADDR_TRANS: 234
REPLAY_LOAD: 352
NON_REPLAY_LOAD: 20021

cpu0->cpu0_STLB TOTAL        ACCESS:    1800986 HIT:    1796171 MISS:       4815 MSHR_MERGE:          0
cpu0->cpu0_STLB LOAD         ACCESS:    1800986 HIT:    1796171 MISS:       4815 MSHR_MERGE:          0
cpu0->cpu0_STLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_STLB AVERAGE MISS LATENCY: 155.7 cycles
cpu0->cpu0_L2C TOTAL        ACCESS:    7985801 HIT:    7602828 MISS:     382973 MSHR_MERGE:          0
cpu0->cpu0_L2C LOAD         ACCESS:    7336241 HIT:    7011162 MISS:     325079 MSHR_MERGE:          0
cpu0->cpu0_L2C RFO          ACCESS:     177389 HIT:     132114 MISS:      45275 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L2C WRITE        ACCESS:     462834 HIT:     458986 MISS:       3848 MSHR_MERGE:          0
cpu0->cpu0_L2C TRANSLATION  ACCESS:       9337 HIT:        566 MISS:       8771 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L2C AVERAGE MISS LATENCY: 37.89 cycles
cpu0->cpu0_L1I TOTAL        ACCESS:   15685407 HIT:    7145632 MISS:    8539775 MSHR_MERGE:    2229195
cpu0->cpu0_L1I LOAD         ACCESS:   15685407 HIT:    7145632 MISS:    8539775 MSHR_MERGE:    2229195
cpu0->cpu0_L1I RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L1I AVERAGE MISS LATENCY: 11.43 cycles
cpu0->cpu0_L1D TOTAL        ACCESS:   27330430 HIT:   25465585 MISS:    1864845 MSHR_MERGE:     652456
cpu0->cpu0_L1D LOAD         ACCESS:   14973471 HIT:   13562830 MISS:    1410641 MSHR_MERGE:     384980
cpu0->cpu0_L1D RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1D PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1D WRITE        ACCESS:   12347142 HIT:   11902307 MISS:     444835 MSHR_MERGE:     267444
cpu0->cpu0_L1D TRANSLATION  ACCESS:       9817 HIT:        448 MISS:       9369 MSHR_MERGE:         32
cpu0->cpu0_L1D PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L1D AVERAGE MISS LATENCY: 22.93 cycles
cpu0->cpu0_ITLB TOTAL        ACCESS:   13048667 HIT:   11063650 MISS:    1985017 MSHR_MERGE:    1028325
cpu0->cpu0_ITLB LOAD         ACCESS:   13048667 HIT:   11063650 MISS:    1985017 MSHR_MERGE:    1028325
cpu0->cpu0_ITLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_ITLB AVERAGE MISS LATENCY: 5.051 cycles
cpu0->cpu0_DTLB TOTAL        ACCESS:   25760512 HIT:   24565621 MISS:    1194891 MSHR_MERGE:     350596
cpu0->cpu0_DTLB LOAD         ACCESS:   25760512 HIT:   24565621 MISS:    1194891 MSHR_MERGE:     350596
cpu0->cpu0_DTLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_DTLB AVERAGE MISS LATENCY: 5.835 cycles
cpu0->LLC TOTAL        ACCESS:     569738 HIT:     532643 MISS:      37095 MSHR_MERGE:          0
cpu0->LLC LOAD         ACCESS:     325079 HIT:     298929 MISS:      26150 MSHR_MERGE:          0
cpu0->LLC RFO          ACCESS:      45275 HIT:      37702 MISS:       7573 MSHR_MERGE:          0
cpu0->LLC PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->LLC WRITE        ACCESS:     190613 HIT:     190488 MISS:        125 MSHR_MERGE:          0
cpu0->LLC TRANSLATION  ACCESS:       8771 HIT:       5524 MISS:       3247 MSHR_MERGE:          0
cpu0->LLC PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->LLC AVERAGE MISS LATENCY: 88.86 cycles

DRAM Statistics

Channel 0 RQ ROW_BUFFER_HIT:        591
  ROW_BUFFER_MISS:      36378
  AVG DBUS CONGESTED CYCLE: 6.894
Channel 0 WQ ROW_BUFFER_HIT:       2185
  ROW_BUFFER_MISS:      14622
  FULL:          0
Channel 0 REFRESHES ISSUED:       5840

==== TLB→Cache/MEM Breakdown (ROI totals across all caches) ====

DTLB
  (case)                                L1I          L1D          L2C          LLC          MEM
  STLB hit → final level                  0       652019       292798        77586         5676
---------------------------------------------------------------
  STLB miss resolved @ L1D                0            1           35          439          199
  STLB miss resolved @ L2C                0           14           62          705          164
  STLB miss resolved @ LLC                0           63          218         4523          476
  STLB miss resolved @ MEM                0            3          127         2546         1623

ITLB
  (case)                                L1I          L1D          L2C          LLC          MEM
  STLB hit → final level             145475        50875      1470390        18956         1380
---------------------------------------------------------------
  STLB miss resolved @ L1D                0            0            9          190           56
  STLB miss resolved @ L2C                0            0            0          136           72
  STLB miss resolved @ LLC                0           66           52          928          121
  STLB miss resolved @ MEM                0            1           27          588          317
[2025-09-17 11:37:22] END   suite=qualcomm_srv trace=srv732_ap (rc=0)
