$comment
	File created using the following command:
		vcd file EightBitRot.msim.vcd -direction
$end
$date
	Wed Oct 16 18:49:46 2013
$end
$version
	ModelSim Version 10.1d
$end
$timescale
	1ps
$end
$scope module EightBitRot_vlg_vec_tst $end
$var reg 8 ! A [7:0] $end
$var reg 1 " ROL $end
$var reg 1 # ROR $end
$var wire 1 $ B [7] $end
$var wire 1 % B [6] $end
$var wire 1 & B [5] $end
$var wire 1 ' B [4] $end
$var wire 1 ( B [3] $end
$var wire 1 ) B [2] $end
$var wire 1 * B [1] $end
$var wire 1 + B [0] $end
$var wire 1 , sampler $end
$scope module i1 $end
$var wire 1 - gnd $end
$var wire 1 . vcc $end
$var wire 1 / unknown $end
$var tri1 1 0 devclrn $end
$var tri1 1 1 devpor $end
$var tri1 1 2 devoe $end
$var wire 1 3 B[7]~output_o $end
$var wire 1 4 B[6]~output_o $end
$var wire 1 5 B[5]~output_o $end
$var wire 1 6 B[4]~output_o $end
$var wire 1 7 B[3]~output_o $end
$var wire 1 8 B[2]~output_o $end
$var wire 1 9 B[1]~output_o $end
$var wire 1 : B[0]~output_o $end
$var wire 1 ; A[0]~input_o $end
$var wire 1 < A[6]~input_o $end
$var wire 1 = ROR~input_o $end
$var wire 1 > ROL~input_o $end
$var wire 1 ? inst19~combout $end
$var wire 1 @ A[5]~input_o $end
$var wire 1 A A[7]~input_o $end
$var wire 1 B inst20~combout $end
$var wire 1 C A[4]~input_o $end
$var wire 1 D inst18~combout $end
$var wire 1 E A[3]~input_o $end
$var wire 1 F inst17~combout $end
$var wire 1 G A[2]~input_o $end
$var wire 1 H inst16~combout $end
$var wire 1 I A[1]~input_o $end
$var wire 1 J inst23~combout $end
$var wire 1 K inst22~combout $end
$var wire 1 L inst21~combout $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b0 !
0"
0#
1+
1*
1)
1(
1'
1&
1%
1$
x,
0-
1.
x/
10
11
12
13
14
15
16
17
18
19
1:
0;
0<
0=
0>
0?
0@
0A
0B
0C
0D
0E
0F
0G
0H
0I
0J
0K
0L
$end
#1000000
