#-----------------------------------------------------------
# Vivado v2017.2 (64-bit)
# SW Build 1909853 on Thu Jun 15 18:39:09 MDT 2017
# IP Build 1909766 on Thu Jun 15 19:58:00 MDT 2017
# Start of session at: Tue Jan 23 07:10:52 2018
# Process ID: 1676
# Current directory: C:/Users/geirj/OneDrive - Universitetet i Agder/Documents/ELE112/LAB_5/LAB_5
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent11648 C:\Users\geirj\OneDrive - Universitetet i Agder\Documents\ELE112\LAB_5\LAB_5\LAB_5.xpr
# Log file: C:/Users/geirj/OneDrive - Universitetet i Agder/Documents/ELE112/LAB_5/LAB_5/vivado.log
# Journal file: C:/Users/geirj/OneDrive - Universitetet i Agder/Documents/ELE112/LAB_5/LAB_5\vivado.jou
#-----------------------------------------------------------
start_gui
open_project {C:/Users/geirj/OneDrive - Universitetet i Agder/Documents/ELE112/LAB_5/LAB_5/LAB_5.xpr}
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2017.2/data/ip'.
update_compile_order -fileset sources_1
launch_simulation
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'ELE112_LAB_5_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/geirj/OneDrive - Universitetet i Agder/Documents/ELE112/LAB_5/LAB_5/LAB_5.sim/sim_1/behav'
"xvhdl -m64 --relax -prj ELE112_LAB_5_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/geirj/OneDrive - Universitetet i Agder/Documents/ELE112/LAB_5/LAB_5/LAB_5.srcs/sources_1/imports/new/Components.vhd" into library xil_defaultlib
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/geirj/OneDrive - Universitetet i Agder/Documents/ELE112/LAB_5/LAB_5/LAB_5.srcs/sources_1/new/ELE112_LAB_5.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity ELE112_LAB_5
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/geirj/OneDrive - Universitetet i Agder/Documents/ELE112/LAB_5/LAB_5/LAB_5.srcs/sources_1/new/ELE112_shiftlne.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity ELE112_shiftlne
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/geirj/OneDrive - Universitetet i Agder/Documents/ELE112/LAB_5/LAB_5/LAB_5.srcs/sources_1/imports/new/UP_DOWN_CONTER.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity ele112_UpDownCounter
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/geirj/OneDrive - Universitetet i Agder/Documents/ELE112/LAB_5/LAB_5/LAB_5.srcs/sources_1/imports/new/ele112_regn.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity ele112_regn
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/geirj/OneDrive - Universitetet i Agder/Documents/ELE112/LAB_5/LAB_5/LAB_5.srcs/sim_1/new/ELE112_LAB_5_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity ELE112_LAB_5_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/geirj/OneDrive - Universitetet i Agder/Documents/ELE112/LAB_5/LAB_5/LAB_5.sim/sim_1/behav'
Vivado Simulator 2017.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.2/bin/unwrapped/win64.o/xelab.exe -wto 9ec5c2bbfcec493c9bc26b2461348983 --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot ELE112_LAB_5_tb_behav xil_defaultlib.ELE112_LAB_5_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package xil_defaultlib.components
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling architecture behavioral of entity xil_defaultlib.ele112_UpDownCounter [ele112_updowncounter_default]
Compiling architecture behavioral of entity xil_defaultlib.ele112_regn [ele112_regn_default]
Compiling architecture behavioral of entity xil_defaultlib.ELE112_shiftlne [\ELE112_shiftlne(n=24)\]
Compiling architecture behavioral of entity xil_defaultlib.ELE112_LAB_5 [ele112_lab_5_default]
Compiling architecture behavioral of entity xil_defaultlib.ele112_lab_5_tb
Built simulation snapshot ELE112_LAB_5_tb_behav
ERROR: [Common 17-165] Too many positional options when parsing '-notrace', please type 'webtalk -help' for usage info.

INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/geirj/OneDrive - Universitetet i Agder/Documents/ELE112/LAB_5/LAB_5/LAB_5.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "ELE112_LAB_5_tb_behav -key {Behavioral:sim_1:Functional:ELE112_LAB_5_tb} -tclbatch {ELE112_LAB_5_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2017.2
Time resolution is 1 ps
source ELE112_LAB_5_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'ELE112_LAB_5_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:08 . Memory (MB): peak = 818.660 ; gain = 6.801
run 300 us
run 300 us
run 300 us
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/geirj/OneDrive - Universitetet i Agder/Documents/ELE112/LAB_5/LAB_5/LAB_5.runs/synth_1

launch_runs synth_1 -jobs 4
[Tue Jan 23 07:15:07 2018] Launched synth_1...
Run output will be captured here: C:/Users/geirj/OneDrive - Universitetet i Agder/Documents/ELE112/LAB_5/LAB_5/LAB_5.runs/synth_1/runme.log
launch_runs impl_1 -jobs 4
[Tue Jan 23 07:21:30 2018] Launched impl_1...
Run output will be captured here: C:/Users/geirj/OneDrive - Universitetet i Agder/Documents/ELE112/LAB_5/LAB_5/LAB_5.runs/impl_1/runme.log
launch_simulation -mode post-implementation -type functional
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [Netlist 29-17] Analyzing 9 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2017.2
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Project 1-570] Preparing netlist for logic optimization
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.047 . Memory (MB): peak = 1135.078 ; gain = 0.074
Restored from archive | CPU: 0.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.048 . Memory (MB): peak = 1135.078 ; gain = 0.074
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

open_run: Time (s): cpu = 00:00:16 ; elapsed = 00:00:10 . Memory (MB): peak = 1218.516 ; gain = 374.953
INFO: [SIM-utils-31] Writing simulation netlist file for design 'impl_1'...
INFO: [SIM-utils-33] write_vhdl -mode funcsim -nolib -force -file "C:/Users/geirj/OneDrive - Universitetet i Agder/Documents/ELE112/LAB_5/LAB_5/LAB_5.sim/sim_1/impl/func/ELE112_LAB_5_tb_func_impl.vhd"
INFO: [SIM-utils-36] Netlist generated:C:/Users/geirj/OneDrive - Universitetet i Agder/Documents/ELE112/LAB_5/LAB_5/LAB_5.sim/sim_1/impl/func/ELE112_LAB_5_tb_func_impl.vhd
INFO: [SIM-utils-54] Inspecting design source files for 'ELE112_LAB_5_tb' in fileset 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/geirj/OneDrive - Universitetet i Agder/Documents/ELE112/LAB_5/LAB_5/LAB_5.sim/sim_1/impl/func'
"xvhdl -m64 --relax -prj ELE112_LAB_5_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/geirj/OneDrive - Universitetet i Agder/Documents/ELE112/LAB_5/LAB_5/LAB_5.sim/sim_1/impl/func/ELE112_LAB_5_tb_func_impl.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity ELE112_shiftlne
INFO: [VRFC 10-307] analyzing entity ele112_UpDownCounter
INFO: [VRFC 10-307] analyzing entity ELE112_LAB_5
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/geirj/OneDrive - Universitetet i Agder/Documents/ELE112/LAB_5/LAB_5/LAB_5.srcs/sim_1/new/ELE112_LAB_5_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity ELE112_LAB_5_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/geirj/OneDrive - Universitetet i Agder/Documents/ELE112/LAB_5/LAB_5/LAB_5.sim/sim_1/impl/func'
Vivado Simulator 2017.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.2/bin/unwrapped/win64.o/xelab.exe -wto 9ec5c2bbfcec493c9bc26b2461348983 --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot ELE112_LAB_5_tb_func_impl xil_defaultlib.ELE112_LAB_5_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package unisim.vcomponents
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling package ieee.numeric_std
Compiling architecture bufg_v of entity unisim.BUFG [bufg_default]
Compiling architecture ibuf_v of entity unisim.IBUF [\IBUF(1,9,1,1,1,4,1,7)\]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1110111111111111")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1111111111111110")(0...]
Compiling architecture lut1_v of entity unisim.LUT1 [\LUT1(init="0001")(0,3)\]
Compiling architecture lut2_v of entity unisim.LUT2 [\LUT2(init="0110")(0,3)\]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="01111000")(0,7)\]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0111111110000000")(0...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="01111111111111111000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="01111111111111111111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10000000000000000000...]
Compiling architecture fdre_v of entity unisim.FDRE [\FDRE(is_c_inverted='1')\]
Compiling architecture structure of entity xil_defaultlib.ele112_UpDownCounter [ele112_updowncounter_default]
Compiling architecture obuf_v of entity unisim.OBUF [\OBUF(1,9,1,7,1,4)\]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="00010000")(0,7)\]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0000010001001010")(0...]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="01000000")(0,7)\]
Compiling architecture fdce_v of entity unisim.FDCE [fdce_default]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="00000001")(0,7)\]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="00000100")(0,7)\]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="00001000")(0,7)\]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="00011111")(0,7)\]
Compiling architecture fdpe_v of entity unisim.FDPE [fdpe_default]
Compiling architecture fdre_v of entity unisim.FDRE [fdre_default]
Compiling architecture lut2_v of entity unisim.LUT2 [\LUT2(init="1000")(0,3)\]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111111111110000...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0000000000000010")(0...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111111111111111...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1111111100000010")(0...]
Compiling architecture fdse_v of entity unisim.FDSE [\FDSE(is_c_inverted='1')\]
Compiling architecture srl16e_v of entity unisim.SRL16E [\SRL16E(is_clk_inverted='1')(0,1...]
Compiling architecture structure of entity xil_defaultlib.ELE112_shiftlne [ele112_shiftlne_default]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="00011101")(0,7)\]
Compiling architecture structure of entity xil_defaultlib.ELE112_LAB_5 [ele112_lab_5_default]
Compiling architecture behavioral of entity xil_defaultlib.ele112_lab_5_tb
Built simulation snapshot ELE112_LAB_5_tb_func_impl
ERROR: [Common 17-165] Too many positional options when parsing '-notrace', please type 'webtalk -help' for usage info.

INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/geirj/OneDrive - Universitetet i Agder/Documents/ELE112/LAB_5/LAB_5/LAB_5.sim/sim_1/impl/func'
INFO: [USF-XSim-98] *** Running xsim
   with args "ELE112_LAB_5_tb_func_impl -key {Post-Implementation:sim_1:Functional:ELE112_LAB_5_tb} -tclbatch {ELE112_LAB_5_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2017.2
Time resolution is 1 ps
source ELE112_LAB_5_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'ELE112_LAB_5_tb_func_impl' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:34 ; elapsed = 00:00:18 . Memory (MB): peak = 1278.828 ; gain = 435.266
run 300 us
run 300 us
launch_simulation -mode post-implementation -type timing
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-20] The target language is set to VHDL, it is not supported for simulation type 'timing', using Verilog instead.
INFO: [SIM-utils-31] Writing simulation netlist file for design 'impl_1'...
INFO: [SIM-utils-32] write_verilog -mode timesim -nolib -sdf_anno true -force -file "C:/Users/geirj/OneDrive - Universitetet i Agder/Documents/ELE112/LAB_5/LAB_5/LAB_5.sim/sim_1/impl/timing/ELE112_LAB_5_tb_time_impl.v"
INFO: [SIM-utils-34] Writing SDF file...
INFO: [SIM-utils-35] write_sdf -mode timesim -process_corner slow -force -file "C:/Users/geirj/OneDrive - Universitetet i Agder/Documents/ELE112/LAB_5/LAB_5/LAB_5.sim/sim_1/impl/timing/ELE112_LAB_5_tb_time_impl.sdf"
INFO: [SIM-utils-36] Netlist generated:C:/Users/geirj/OneDrive - Universitetet i Agder/Documents/ELE112/LAB_5/LAB_5/LAB_5.sim/sim_1/impl/timing/ELE112_LAB_5_tb_time_impl.v
INFO: [SIM-utils-37] SDF generated:C:/Users/geirj/OneDrive - Universitetet i Agder/Documents/ELE112/LAB_5/LAB_5/LAB_5.sim/sim_1/impl/timing/ELE112_LAB_5_tb_time_impl.sdf
INFO: [SIM-utils-54] Inspecting design source files for 'ELE112_LAB_5_tb' in fileset 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/geirj/OneDrive - Universitetet i Agder/Documents/ELE112/LAB_5/LAB_5/LAB_5.sim/sim_1/impl/timing'
"xvlog -m64 --relax -prj ELE112_LAB_5_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/geirj/OneDrive - Universitetet i Agder/Documents/ELE112/LAB_5/LAB_5/LAB_5.sim/sim_1/impl/timing/ELE112_LAB_5_tb_time_impl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ELE112_LAB_5
INFO: [VRFC 10-311] analyzing module ELE112_shiftlne
INFO: [VRFC 10-311] analyzing module ele112_UpDownCounter
INFO: [VRFC 10-311] analyzing module glbl
"xvhdl -m64 --relax -prj ELE112_LAB_5_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/geirj/OneDrive - Universitetet i Agder/Documents/ELE112/LAB_5/LAB_5/LAB_5.srcs/sim_1/new/ELE112_LAB_5_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity ELE112_LAB_5_tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/geirj/OneDrive - Universitetet i Agder/Documents/ELE112/LAB_5/LAB_5/LAB_5.sim/sim_1/impl/timing'
Vivado Simulator 2017.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.2/bin/unwrapped/win64.o/xelab.exe -wto 9ec5c2bbfcec493c9bc26b2461348983 --debug typical --relax --mt 2 --maxdelay -L xil_defaultlib -L simprims_ver -L secureip --snapshot ELE112_LAB_5_tb_time_impl -transport_int_delays -pulse_r 0 -pulse_int_r 0 -pulse_e 0 -pulse_int_e 0 xil_defaultlib.ELE112_LAB_5_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
INFO: [XSIM 43-3451] SDF backannotation process started with SDF file "ELE112_LAB_5_tb_time_impl.sdf", for root module "ELE112_LAB_5_tb/UUT".
INFO: [XSIM 43-3452] SDF backannotation was successful for SDF file "ELE112_LAB_5_tb_time_impl.sdf", for root module "ELE112_LAB_5_tb/UUT".
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package vl.vl_types
Compiling module xil_defaultlib.glbl
Compiling module simprims_ver.BUFG
Compiling module simprims_ver.IBUF
Compiling module simprims_ver.LUT6
Compiling module simprims_ver.LUT4
Compiling module simprims_ver.x_lut1_mux2
Compiling module simprims_ver.LUT1
Compiling module simprims_ver.x_lut2_mux4
Compiling module simprims_ver.LUT2
Compiling module simprims_ver.x_lut3_mux8
Compiling module simprims_ver.LUT3
Compiling module simprims_ver.LUT5
Compiling module simprims_ver.FDRE(IS_C_INVERTED=1'b1)
Compiling module xil_defaultlib.ele112_UpDownCounter
Compiling module simprims_ver.OBUF
Compiling module simprims_ver.FDCE_default
Compiling module simprims_ver.FDPE_default
Compiling module simprims_ver.FDRE_default
Compiling module simprims_ver.FDSE(IS_C_INVERTED=1'b1)
Compiling module simprims_ver.SRL16E(IS_CLK_INVERTED=1'b1)
Compiling module xil_defaultlib.ELE112_shiftlne
Compiling module xil_defaultlib.ELE112_LAB_5
Compiling architecture behavioral of entity xil_defaultlib.ele112_lab_5_tb
Built simulation snapshot ELE112_LAB_5_tb_time_impl
ERROR: [Common 17-165] Too many positional options when parsing '-notrace', please type 'webtalk -help' for usage info.

INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/geirj/OneDrive - Universitetet i Agder/Documents/ELE112/LAB_5/LAB_5/LAB_5.sim/sim_1/impl/timing'
INFO: [USF-XSim-98] *** Running xsim
   with args "ELE112_LAB_5_tb_time_impl -key {Post-Implementation:sim_1:Timing:ELE112_LAB_5_tb} -tclbatch {ELE112_LAB_5_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2017.2
Time resolution is 1 ps
source ELE112_LAB_5_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'ELE112_LAB_5_tb_time_impl' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:09 . Memory (MB): peak = 1690.422 ; gain = 13.633
run 300 us
close_sim
INFO: [Simtcl 6-16] Simulation closed
current_sim simulation_2
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'ELE112_LAB_5_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/geirj/OneDrive - Universitetet i Agder/Documents/ELE112/LAB_5/LAB_5/LAB_5.sim/sim_1/behav'
"xvhdl -m64 --relax -prj ELE112_LAB_5_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/geirj/OneDrive - Universitetet i Agder/Documents/ELE112/LAB_5/LAB_5/LAB_5.srcs/sources_1/imports/new/Components.vhd" into library xil_defaultlib
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/geirj/OneDrive - Universitetet i Agder/Documents/ELE112/LAB_5/LAB_5/LAB_5.srcs/sources_1/new/ELE112_LAB_5.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity ELE112_LAB_5
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/geirj/OneDrive - Universitetet i Agder/Documents/ELE112/LAB_5/LAB_5/LAB_5.srcs/sources_1/new/ELE112_shiftlne.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity ELE112_shiftlne
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/geirj/OneDrive - Universitetet i Agder/Documents/ELE112/LAB_5/LAB_5/LAB_5.srcs/sources_1/imports/new/UP_DOWN_CONTER.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity ele112_UpDownCounter
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/geirj/OneDrive - Universitetet i Agder/Documents/ELE112/LAB_5/LAB_5/LAB_5.srcs/sources_1/imports/new/ele112_regn.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity ele112_regn
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/geirj/OneDrive - Universitetet i Agder/Documents/ELE112/LAB_5/LAB_5/LAB_5.srcs/sim_1/new/ELE112_LAB_5_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity ELE112_LAB_5_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/geirj/OneDrive - Universitetet i Agder/Documents/ELE112/LAB_5/LAB_5/LAB_5.sim/sim_1/behav'
Vivado Simulator 2017.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.2/bin/unwrapped/win64.o/xelab.exe -wto 9ec5c2bbfcec493c9bc26b2461348983 --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot ELE112_LAB_5_tb_behav xil_defaultlib.ELE112_LAB_5_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package xil_defaultlib.components
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling architecture behavioral of entity xil_defaultlib.ele112_UpDownCounter [ele112_updowncounter_default]
Compiling architecture behavioral of entity xil_defaultlib.ele112_regn [ele112_regn_default]
Compiling architecture behavioral of entity xil_defaultlib.ELE112_shiftlne [\ELE112_shiftlne(n=24)\]
Compiling architecture behavioral of entity xil_defaultlib.ELE112_LAB_5 [ele112_lab_5_default]
Compiling architecture behavioral of entity xil_defaultlib.ele112_lab_5_tb
Built simulation snapshot ELE112_LAB_5_tb_behav
ERROR: [Common 17-165] Too many positional options when parsing '-notrace', please type 'webtalk -help' for usage info.

INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/geirj/OneDrive - Universitetet i Agder/Documents/ELE112/LAB_5/LAB_5/LAB_5.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "ELE112_LAB_5_tb_behav -key {Behavioral:sim_1:Functional:ELE112_LAB_5_tb} -tclbatch {ELE112_LAB_5_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2017.2
Time resolution is 1 ps
source ELE112_LAB_5_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'ELE112_LAB_5_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 1696.262 ; gain = 0.000
run 300 us
run 300 us
run 300 us
run 300 us
run 300 us
run 300 us
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'ELE112_LAB_5_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/geirj/OneDrive - Universitetet i Agder/Documents/ELE112/LAB_5/LAB_5/LAB_5.sim/sim_1/behav'
"xvhdl -m64 --relax -prj ELE112_LAB_5_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/geirj/OneDrive - Universitetet i Agder/Documents/ELE112/LAB_5/LAB_5/LAB_5.srcs/sources_1/imports/new/Components.vhd" into library xil_defaultlib
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/geirj/OneDrive - Universitetet i Agder/Documents/ELE112/LAB_5/LAB_5/LAB_5.srcs/sources_1/new/ELE112_LAB_5.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity ELE112_LAB_5
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/geirj/OneDrive - Universitetet i Agder/Documents/ELE112/LAB_5/LAB_5/LAB_5.srcs/sources_1/new/ELE112_shiftlne.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity ELE112_shiftlne
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/geirj/OneDrive - Universitetet i Agder/Documents/ELE112/LAB_5/LAB_5/LAB_5.srcs/sources_1/imports/new/UP_DOWN_CONTER.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity ele112_UpDownCounter
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/geirj/OneDrive - Universitetet i Agder/Documents/ELE112/LAB_5/LAB_5/LAB_5.srcs/sources_1/imports/new/ele112_regn.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity ele112_regn
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/geirj/OneDrive - Universitetet i Agder/Documents/ELE112/LAB_5/LAB_5/LAB_5.srcs/sim_1/new/ELE112_LAB_5_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity ELE112_LAB_5_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/geirj/OneDrive - Universitetet i Agder/Documents/ELE112/LAB_5/LAB_5/LAB_5.sim/sim_1/behav'
Vivado Simulator 2017.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.2/bin/unwrapped/win64.o/xelab.exe -wto 9ec5c2bbfcec493c9bc26b2461348983 --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot ELE112_LAB_5_tb_behav xil_defaultlib.ELE112_LAB_5_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package xil_defaultlib.components
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling architecture behavioral of entity xil_defaultlib.ele112_UpDownCounter [ele112_updowncounter_default]
Compiling architecture behavioral of entity xil_defaultlib.ele112_regn [ele112_regn_default]
Compiling architecture behavioral of entity xil_defaultlib.ELE112_shiftlne [\ELE112_shiftlne(n=24)\]
Compiling architecture behavioral of entity xil_defaultlib.ELE112_LAB_5 [ele112_lab_5_default]
Compiling architecture behavioral of entity xil_defaultlib.ele112_lab_5_tb
Built simulation snapshot ELE112_LAB_5_tb_behav
ERROR: [Common 17-165] Too many positional options when parsing '-notrace', please type 'webtalk -help' for usage info.

INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/geirj/OneDrive - Universitetet i Agder/Documents/ELE112/LAB_5/LAB_5/LAB_5.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "ELE112_LAB_5_tb_behav -key {Behavioral:sim_1:Functional:ELE112_LAB_5_tb} -tclbatch {ELE112_LAB_5_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2017.2
Time resolution is 1 ps
source ELE112_LAB_5_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'ELE112_LAB_5_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 1696.262 ; gain = 0.000
run 300 us
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'ELE112_LAB_5_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/geirj/OneDrive - Universitetet i Agder/Documents/ELE112/LAB_5/LAB_5/LAB_5.sim/sim_1/behav'
"xvhdl -m64 --relax -prj ELE112_LAB_5_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/geirj/OneDrive - Universitetet i Agder/Documents/ELE112/LAB_5/LAB_5/LAB_5.srcs/sources_1/imports/new/Components.vhd" into library xil_defaultlib
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/geirj/OneDrive - Universitetet i Agder/Documents/ELE112/LAB_5/LAB_5/LAB_5.srcs/sources_1/new/ELE112_LAB_5.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity ELE112_LAB_5
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/geirj/OneDrive - Universitetet i Agder/Documents/ELE112/LAB_5/LAB_5/LAB_5.srcs/sources_1/new/ELE112_shiftlne.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity ELE112_shiftlne
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/geirj/OneDrive - Universitetet i Agder/Documents/ELE112/LAB_5/LAB_5/LAB_5.srcs/sources_1/imports/new/UP_DOWN_CONTER.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity ele112_UpDownCounter
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/geirj/OneDrive - Universitetet i Agder/Documents/ELE112/LAB_5/LAB_5/LAB_5.srcs/sources_1/imports/new/ele112_regn.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity ele112_regn
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/geirj/OneDrive - Universitetet i Agder/Documents/ELE112/LAB_5/LAB_5/LAB_5.srcs/sim_1/new/ELE112_LAB_5_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity ELE112_LAB_5_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/geirj/OneDrive - Universitetet i Agder/Documents/ELE112/LAB_5/LAB_5/LAB_5.sim/sim_1/behav'
Vivado Simulator 2017.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.2/bin/unwrapped/win64.o/xelab.exe -wto 9ec5c2bbfcec493c9bc26b2461348983 --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot ELE112_LAB_5_tb_behav xil_defaultlib.ELE112_LAB_5_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package xil_defaultlib.components
Compiling architecture behavioral of entity xil_defaultlib.ele112_UpDownCounter [ele112_updowncounter_default]
Compiling architecture behavioral of entity xil_defaultlib.ele112_regn [ele112_regn_default]
Compiling architecture behavioral of entity xil_defaultlib.ELE112_shiftlne [\ELE112_shiftlne(n=24)\]
Compiling architecture behavioral of entity xil_defaultlib.ELE112_LAB_5 [ele112_lab_5_default]
Compiling architecture behavioral of entity xil_defaultlib.ele112_lab_5_tb
Built simulation snapshot ELE112_LAB_5_tb_behav
ERROR: [Common 17-165] Too many positional options when parsing '-notrace', please type 'webtalk -help' for usage info.

INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/geirj/OneDrive - Universitetet i Agder/Documents/ELE112/LAB_5/LAB_5/LAB_5.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "ELE112_LAB_5_tb_behav -key {Behavioral:sim_1:Functional:ELE112_LAB_5_tb} -tclbatch {ELE112_LAB_5_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2017.2
Time resolution is 1 ps
source ELE112_LAB_5_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'ELE112_LAB_5_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 1696.262 ; gain = 0.000
restart
INFO: [Simtcl 6-17] Simulation restarted
run 300 us
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/geirj/OneDrive - Universitetet i Agder/Documents/ELE112/LAB_5/LAB_5/LAB_5.runs/synth_1

launch_runs synth_1 -jobs 4
[Tue Jan 23 07:48:52 2018] Launched synth_1...
Run output will be captured here: C:/Users/geirj/OneDrive - Universitetet i Agder/Documents/ELE112/LAB_5/LAB_5/LAB_5.runs/synth_1/runme.log
launch_simulation -mode post-synthesis -type timing
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-20] The target language is set to VHDL, it is not supported for simulation type 'timing', using Verilog instead.
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xc7a100tcsg324-1
INFO: [Netlist 29-17] Analyzing 11 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2017.2
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [SIM-utils-24] Writing simulation netlist file for design 'synth_1'...
INFO: [SIM-utils-25] write_verilog -mode timesim -nolib -sdf_anno true -force -file "C:/Users/geirj/OneDrive - Universitetet i Agder/Documents/ELE112/LAB_5/LAB_5/LAB_5.sim/sim_1/synth/timing/ELE112_LAB_5_tb_time_synth.v"
INFO: [SIM-utils-27] Writing SDF file...
INFO: [SIM-utils-28] write_sdf -mode timesim -process_corner slow -force -file "C:/Users/geirj/OneDrive - Universitetet i Agder/Documents/ELE112/LAB_5/LAB_5/LAB_5.sim/sim_1/synth/timing/ELE112_LAB_5_tb_time_synth.sdf"
INFO: [SIM-utils-36] Netlist generated:C:/Users/geirj/OneDrive - Universitetet i Agder/Documents/ELE112/LAB_5/LAB_5/LAB_5.sim/sim_1/synth/timing/ELE112_LAB_5_tb_time_synth.v
INFO: [SIM-utils-37] SDF generated:C:/Users/geirj/OneDrive - Universitetet i Agder/Documents/ELE112/LAB_5/LAB_5/LAB_5.sim/sim_1/synth/timing/ELE112_LAB_5_tb_time_synth.sdf
INFO: [SIM-utils-54] Inspecting design source files for 'ELE112_LAB_5_tb' in fileset 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/geirj/OneDrive - Universitetet i Agder/Documents/ELE112/LAB_5/LAB_5/LAB_5.sim/sim_1/synth/timing'
"xvlog -m64 --relax -prj ELE112_LAB_5_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/geirj/OneDrive - Universitetet i Agder/Documents/ELE112/LAB_5/LAB_5/LAB_5.sim/sim_1/synth/timing/ELE112_LAB_5_tb_time_synth.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ELE112_LAB_5
INFO: [VRFC 10-311] analyzing module ELE112_shiftlne
INFO: [VRFC 10-311] analyzing module ele112_UpDownCounter
INFO: [VRFC 10-311] analyzing module ele112_regn
INFO: [VRFC 10-311] analyzing module ele112_regn_0
INFO: [VRFC 10-311] analyzing module ele112_regn_1
INFO: [VRFC 10-311] analyzing module glbl
"xvhdl -m64 --relax -prj ELE112_LAB_5_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/geirj/OneDrive - Universitetet i Agder/Documents/ELE112/LAB_5/LAB_5/LAB_5.srcs/sim_1/new/ELE112_LAB_5_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity ELE112_LAB_5_tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/geirj/OneDrive - Universitetet i Agder/Documents/ELE112/LAB_5/LAB_5/LAB_5.sim/sim_1/synth/timing'
Vivado Simulator 2017.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.2/bin/unwrapped/win64.o/xelab.exe -wto 9ec5c2bbfcec493c9bc26b2461348983 --debug typical --relax --mt 2 --maxdelay -L xil_defaultlib -L simprims_ver -L secureip --snapshot ELE112_LAB_5_tb_time_synth -transport_int_delays -pulse_r 0 -pulse_int_r 0 -pulse_e 0 -pulse_int_e 0 xil_defaultlib.ELE112_LAB_5_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
INFO: [XSIM 43-3451] SDF backannotation process started with SDF file "ELE112_LAB_5_tb_time_synth.sdf", for root module "ELE112_LAB_5_tb/UUT".
INFO: [XSIM 43-3452] SDF backannotation was successful for SDF file "ELE112_LAB_5_tb_time_synth.sdf", for root module "ELE112_LAB_5_tb/UUT".
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package vl.vl_types
Compiling module xil_defaultlib.glbl
Compiling module simprims_ver.BUFG
Compiling module simprims_ver.IBUF
Compiling module simprims_ver.LUT6
Compiling module simprims_ver.LUT4
Compiling module simprims_ver.x_lut1_mux2
Compiling module simprims_ver.LUT1
Compiling module simprims_ver.x_lut2_mux4
Compiling module simprims_ver.LUT2
Compiling module simprims_ver.x_lut3_mux8
Compiling module simprims_ver.LUT3
Compiling module simprims_ver.LUT5
Compiling module simprims_ver.FDRE(IS_C_INVERTED=1'b1)
Compiling module xil_defaultlib.ele112_UpDownCounter
Compiling module simprims_ver.OBUF
Compiling module simprims_ver.FDCE_default
Compiling module simprims_ver.FDRE_default
Compiling module simprims_ver.FDSE(IS_C_INVERTED=1'b1)
Compiling module simprims_ver.SRL16E(IS_CLK_INVERTED=1'b1)
Compiling module xil_defaultlib.ELE112_shiftlne
Compiling module xil_defaultlib.ele112_regn
Compiling module xil_defaultlib.ele112_regn_0
Compiling module xil_defaultlib.ele112_regn_1
Compiling module xil_defaultlib.ELE112_LAB_5
Compiling architecture behavioral of entity xil_defaultlib.ele112_lab_5_tb
Built simulation snapshot ELE112_LAB_5_tb_time_synth
ERROR: [Common 17-165] Too many positional options when parsing '-notrace', please type 'webtalk -help' for usage info.

INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/geirj/OneDrive - Universitetet i Agder/Documents/ELE112/LAB_5/LAB_5/LAB_5.sim/sim_1/synth/timing'
INFO: [USF-XSim-98] *** Running xsim
   with args "ELE112_LAB_5_tb_time_synth -key {Post-Synthesis:sim_1:Timing:ELE112_LAB_5_tb} -tclbatch {ELE112_LAB_5_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2017.2
Time resolution is 1 ps
source ELE112_LAB_5_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'ELE112_LAB_5_tb_time_synth' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:16 ; elapsed = 00:00:13 . Memory (MB): peak = 1882.855 ; gain = 186.594
run 300 us
run 300 us
run 300 us
run 300 us
restart
INFO: [Simtcl 6-17] Simulation restarted
run 300 us
restart
INFO: [Simtcl 6-17] Simulation restarted
run 300 us
restart
INFO: [Simtcl 6-17] Simulation restarted
run 300 us
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'ELE112_LAB_5_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/geirj/OneDrive - Universitetet i Agder/Documents/ELE112/LAB_5/LAB_5/LAB_5.sim/sim_1/behav'
"xvhdl -m64 --relax -prj ELE112_LAB_5_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/geirj/OneDrive - Universitetet i Agder/Documents/ELE112/LAB_5/LAB_5/LAB_5.srcs/sources_1/imports/new/Components.vhd" into library xil_defaultlib
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/geirj/OneDrive - Universitetet i Agder/Documents/ELE112/LAB_5/LAB_5/LAB_5.srcs/sources_1/new/ELE112_LAB_5.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity ELE112_LAB_5
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/geirj/OneDrive - Universitetet i Agder/Documents/ELE112/LAB_5/LAB_5/LAB_5.srcs/sources_1/new/ELE112_shiftlne.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity ELE112_shiftlne
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/geirj/OneDrive - Universitetet i Agder/Documents/ELE112/LAB_5/LAB_5/LAB_5.srcs/sources_1/imports/new/UP_DOWN_CONTER.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity ele112_UpDownCounter
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/geirj/OneDrive - Universitetet i Agder/Documents/ELE112/LAB_5/LAB_5/LAB_5.srcs/sources_1/imports/new/ele112_regn.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity ele112_regn
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/geirj/OneDrive - Universitetet i Agder/Documents/ELE112/LAB_5/LAB_5/LAB_5.srcs/sim_1/new/ELE112_LAB_5_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity ELE112_LAB_5_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/geirj/OneDrive - Universitetet i Agder/Documents/ELE112/LAB_5/LAB_5/LAB_5.sim/sim_1/behav'
Vivado Simulator 2017.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.2/bin/unwrapped/win64.o/xelab.exe -wto 9ec5c2bbfcec493c9bc26b2461348983 --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot ELE112_LAB_5_tb_behav xil_defaultlib.ELE112_LAB_5_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package xil_defaultlib.components
Compiling architecture behavioral of entity xil_defaultlib.ele112_UpDownCounter [ele112_updowncounter_default]
Compiling architecture behavioral of entity xil_defaultlib.ele112_regn [ele112_regn_default]
Compiling architecture behavioral of entity xil_defaultlib.ELE112_shiftlne [\ELE112_shiftlne(n=24)\]
Compiling architecture behavioral of entity xil_defaultlib.ELE112_LAB_5 [ele112_lab_5_default]
Compiling architecture behavioral of entity xil_defaultlib.ele112_lab_5_tb
Built simulation snapshot ELE112_LAB_5_tb_behav
ERROR: [Common 17-165] Too many positional options when parsing '-notrace', please type 'webtalk -help' for usage info.

run_program: Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 1883.430 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/geirj/OneDrive - Universitetet i Agder/Documents/ELE112/LAB_5/LAB_5/LAB_5.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "ELE112_LAB_5_tb_behav -key {Behavioral:sim_1:Functional:ELE112_LAB_5_tb} -tclbatch {ELE112_LAB_5_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2017.2
Time resolution is 1 ps
source ELE112_LAB_5_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'ELE112_LAB_5_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 1883.430 ; gain = 0.000
run 300 us
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/geirj/OneDrive - Universitetet i Agder/Documents/ELE112/LAB_5/LAB_5/LAB_5.runs/synth_1

launch_runs synth_1 -jobs 4
[Tue Jan 23 09:16:29 2018] Launched synth_1...
Run output will be captured here: C:/Users/geirj/OneDrive - Universitetet i Agder/Documents/ELE112/LAB_5/LAB_5/LAB_5.runs/synth_1/runme.log
launch_runs impl_1 -jobs 4
WARNING: [Project 1-478] Design 'synth_1' is stale and will not be used when launching 'impl_1'
[Tue Jan 23 09:18:09 2018] Launched impl_1...
Run output will be captured here: C:/Users/geirj/OneDrive - Universitetet i Agder/Documents/ELE112/LAB_5/LAB_5/LAB_5.runs/impl_1/runme.log
current_design impl_1
close_design
launch_simulation -mode post-implementation -type functional
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [Netlist 29-17] Analyzing 11 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2017.2
INFO: [Project 1-570] Preparing netlist for logic optimization
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.058 . Memory (MB): peak = 1883.430 ; gain = 0.000
Restored from archive | CPU: 0.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.059 . Memory (MB): peak = 1883.430 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [SIM-utils-31] Writing simulation netlist file for design 'impl_1'...
INFO: [SIM-utils-33] write_vhdl -mode funcsim -nolib -force -file "C:/Users/geirj/OneDrive - Universitetet i Agder/Documents/ELE112/LAB_5/LAB_5/LAB_5.sim/sim_1/impl/func/ELE112_LAB_5_tb_func_impl.vhd"
INFO: [SIM-utils-36] Netlist generated:C:/Users/geirj/OneDrive - Universitetet i Agder/Documents/ELE112/LAB_5/LAB_5/LAB_5.sim/sim_1/impl/func/ELE112_LAB_5_tb_func_impl.vhd
INFO: [SIM-utils-54] Inspecting design source files for 'ELE112_LAB_5_tb' in fileset 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/geirj/OneDrive - Universitetet i Agder/Documents/ELE112/LAB_5/LAB_5/LAB_5.sim/sim_1/impl/func'
"xvhdl -m64 --relax -prj ELE112_LAB_5_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/geirj/OneDrive - Universitetet i Agder/Documents/ELE112/LAB_5/LAB_5/LAB_5.sim/sim_1/impl/func/ELE112_LAB_5_tb_func_impl.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity ELE112_shiftlne
INFO: [VRFC 10-307] analyzing entity ele112_UpDownCounter
INFO: [VRFC 10-307] analyzing entity ele112_regn
INFO: [VRFC 10-307] analyzing entity ele112_regn_0
INFO: [VRFC 10-307] analyzing entity ele112_regn_1
INFO: [VRFC 10-307] analyzing entity ELE112_LAB_5
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/geirj/OneDrive - Universitetet i Agder/Documents/ELE112/LAB_5/LAB_5/LAB_5.srcs/sim_1/new/ELE112_LAB_5_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity ELE112_LAB_5_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/geirj/OneDrive - Universitetet i Agder/Documents/ELE112/LAB_5/LAB_5/LAB_5.sim/sim_1/impl/func'
Vivado Simulator 2017.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.2/bin/unwrapped/win64.o/xelab.exe -wto 9ec5c2bbfcec493c9bc26b2461348983 --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot ELE112_LAB_5_tb_func_impl xil_defaultlib.ELE112_LAB_5_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package unisim.vcomponents
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling package ieee.numeric_std
Compiling architecture bufg_v of entity unisim.BUFG [bufg_default]
Compiling architecture ibuf_v of entity unisim.IBUF [\IBUF(1,9,1,1,1,4,1,7)\]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1110111111111111")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1111111111111110")(0...]
Compiling architecture lut1_v of entity unisim.LUT1 [\LUT1(init="0001")(0,3)\]
Compiling architecture lut2_v of entity unisim.LUT2 [\LUT2(init="0110")(0,3)\]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="01111000")(0,7)\]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0111111110000000")(0...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="01111111111111111000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="01111111111111111111...]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="00000010")(0,7)\]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10000000000000000000...]
Compiling architecture fdce_v of entity unisim.FDCE [\FDCE(is_c_inverted='1')\]
Compiling architecture structure of entity xil_defaultlib.ele112_UpDownCounter [ele112_updowncounter_default]
Compiling architecture obuf_v of entity unisim.OBUF [\OBUF(1,9,1,7,1,4)\]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="00010000")(0,7)\]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0000010001001010")(0...]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="01000000")(0,7)\]
Compiling architecture fdce_v of entity unisim.FDCE [fdce_default]
Compiling architecture fdre_v of entity unisim.FDRE [fdre_default]
Compiling architecture lut2_v of entity unisim.LUT2 [\LUT2(init="1000")(0,3)\]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111111111110000...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0000000000000010")(0...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111111111111111...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1111111100000010")(0...]
Compiling architecture fdre_v of entity unisim.FDRE [\FDRE(is_c_inverted='1')\]
Compiling architecture fdse_v of entity unisim.FDSE [\FDSE(is_c_inverted='1')\]
Compiling architecture srl16e_v of entity unisim.SRL16E [\SRL16E(is_clk_inverted='1')(0,1...]
Compiling architecture structure of entity xil_defaultlib.ELE112_shiftlne [ele112_shiftlne_default]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="00011101")(0,7)\]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0010000000000000")(0...]
Compiling architecture structure of entity xil_defaultlib.ele112_regn [ele112_regn_default]
Compiling architecture structure of entity xil_defaultlib.ele112_regn_0 [ele112_regn_0_default]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="10111000101110111011...]
Compiling architecture structure of entity xil_defaultlib.ele112_regn_1 [ele112_regn_1_default]
Compiling architecture structure of entity xil_defaultlib.ELE112_LAB_5 [ele112_lab_5_default]
Compiling architecture behavioral of entity xil_defaultlib.ele112_lab_5_tb
Built simulation snapshot ELE112_LAB_5_tb_func_impl
ERROR: [Common 17-165] Too many positional options when parsing '-notrace', please type 'webtalk -help' for usage info.

INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/geirj/OneDrive - Universitetet i Agder/Documents/ELE112/LAB_5/LAB_5/LAB_5.sim/sim_1/impl/func'
INFO: [USF-XSim-98] *** Running xsim
   with args "ELE112_LAB_5_tb_func_impl -key {Post-Implementation:sim_1:Functional:ELE112_LAB_5_tb} -tclbatch {ELE112_LAB_5_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2017.2
Time resolution is 1 ps
source ELE112_LAB_5_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'ELE112_LAB_5_tb_func_impl' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 1892.961 ; gain = 9.531
run 300 us
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'ELE112_LAB_5_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/geirj/OneDrive - Universitetet i Agder/Documents/ELE112/LAB_5/LAB_5/LAB_5.sim/sim_1/behav'
"xvhdl -m64 --relax -prj ELE112_LAB_5_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/geirj/OneDrive - Universitetet i Agder/Documents/ELE112/LAB_5/LAB_5/LAB_5.srcs/sources_1/imports/new/Components.vhd" into library xil_defaultlib
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/geirj/OneDrive - Universitetet i Agder/Documents/ELE112/LAB_5/LAB_5/LAB_5.srcs/sources_1/new/ELE112_LAB_5.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity ELE112_LAB_5
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/geirj/OneDrive - Universitetet i Agder/Documents/ELE112/LAB_5/LAB_5/LAB_5.srcs/sources_1/new/ELE112_shiftlne.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity ELE112_shiftlne
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/geirj/OneDrive - Universitetet i Agder/Documents/ELE112/LAB_5/LAB_5/LAB_5.srcs/sources_1/imports/new/UP_DOWN_CONTER.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity ele112_UpDownCounter
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/geirj/OneDrive - Universitetet i Agder/Documents/ELE112/LAB_5/LAB_5/LAB_5.srcs/sources_1/imports/new/ele112_regn.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity ele112_regn
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/geirj/OneDrive - Universitetet i Agder/Documents/ELE112/LAB_5/LAB_5/LAB_5.srcs/sim_1/new/ELE112_LAB_5_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity ELE112_LAB_5_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/geirj/OneDrive - Universitetet i Agder/Documents/ELE112/LAB_5/LAB_5/LAB_5.sim/sim_1/behav'
Vivado Simulator 2017.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.2/bin/unwrapped/win64.o/xelab.exe -wto 9ec5c2bbfcec493c9bc26b2461348983 --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot ELE112_LAB_5_tb_behav xil_defaultlib.ELE112_LAB_5_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package xil_defaultlib.components
Compiling architecture behavioral of entity xil_defaultlib.ele112_UpDownCounter [ele112_updowncounter_default]
Compiling architecture behavioral of entity xil_defaultlib.ele112_regn [ele112_regn_default]
Compiling architecture behavioral of entity xil_defaultlib.ELE112_shiftlne [\ELE112_shiftlne(n=24)\]
Compiling architecture behavioral of entity xil_defaultlib.ELE112_LAB_5 [ele112_lab_5_default]
Compiling architecture behavioral of entity xil_defaultlib.ele112_lab_5_tb
Built simulation snapshot ELE112_LAB_5_tb_behav
ERROR: [Common 17-165] Too many positional options when parsing '-notrace', please type 'webtalk -help' for usage info.

INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/geirj/OneDrive - Universitetet i Agder/Documents/ELE112/LAB_5/LAB_5/LAB_5.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "ELE112_LAB_5_tb_behav -key {Behavioral:sim_1:Functional:ELE112_LAB_5_tb} -tclbatch {ELE112_LAB_5_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2017.2
Time resolution is 1 ps
source ELE112_LAB_5_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'ELE112_LAB_5_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 1894.000 ; gain = 0.000
run 300 us
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'ELE112_LAB_5_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/geirj/OneDrive - Universitetet i Agder/Documents/ELE112/LAB_5/LAB_5/LAB_5.sim/sim_1/behav'
"xvhdl -m64 --relax -prj ELE112_LAB_5_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/geirj/OneDrive - Universitetet i Agder/Documents/ELE112/LAB_5/LAB_5/LAB_5.srcs/sources_1/imports/new/Components.vhd" into library xil_defaultlib
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/geirj/OneDrive - Universitetet i Agder/Documents/ELE112/LAB_5/LAB_5/LAB_5.srcs/sources_1/new/ELE112_LAB_5.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity ELE112_LAB_5
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/geirj/OneDrive - Universitetet i Agder/Documents/ELE112/LAB_5/LAB_5/LAB_5.srcs/sources_1/new/ELE112_shiftlne.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity ELE112_shiftlne
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/geirj/OneDrive - Universitetet i Agder/Documents/ELE112/LAB_5/LAB_5/LAB_5.srcs/sources_1/imports/new/UP_DOWN_CONTER.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity ele112_UpDownCounter
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/geirj/OneDrive - Universitetet i Agder/Documents/ELE112/LAB_5/LAB_5/LAB_5.srcs/sources_1/imports/new/ele112_regn.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity ele112_regn
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/geirj/OneDrive - Universitetet i Agder/Documents/ELE112/LAB_5/LAB_5/LAB_5.srcs/sim_1/new/ELE112_LAB_5_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity ELE112_LAB_5_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/geirj/OneDrive - Universitetet i Agder/Documents/ELE112/LAB_5/LAB_5/LAB_5.sim/sim_1/behav'
Vivado Simulator 2017.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.2/bin/unwrapped/win64.o/xelab.exe -wto 9ec5c2bbfcec493c9bc26b2461348983 --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot ELE112_LAB_5_tb_behav xil_defaultlib.ELE112_LAB_5_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package xil_defaultlib.components
Compiling architecture behavioral of entity xil_defaultlib.ele112_UpDownCounter [ele112_updowncounter_default]
Compiling architecture behavioral of entity xil_defaultlib.ele112_regn [ele112_regn_default]
Compiling architecture behavioral of entity xil_defaultlib.ELE112_shiftlne [\ELE112_shiftlne(n=24)\]
Compiling architecture behavioral of entity xil_defaultlib.ELE112_LAB_5 [ele112_lab_5_default]
Compiling architecture behavioral of entity xil_defaultlib.ele112_lab_5_tb
Built simulation snapshot ELE112_LAB_5_tb_behav
ERROR: [Common 17-165] Too many positional options when parsing '-notrace', please type 'webtalk -help' for usage info.

INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/geirj/OneDrive - Universitetet i Agder/Documents/ELE112/LAB_5/LAB_5/LAB_5.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "ELE112_LAB_5_tb_behav -key {Behavioral:sim_1:Functional:ELE112_LAB_5_tb} -tclbatch {ELE112_LAB_5_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2017.2
Time resolution is 1 ps
source ELE112_LAB_5_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'ELE112_LAB_5_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 1894.000 ; gain = 0.000
run 300 us
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/geirj/OneDrive - Universitetet i Agder/Documents/ELE112/LAB_5/LAB_5/LAB_5.runs/synth_1

launch_runs synth_1 -jobs 4
[Tue Jan 23 09:41:28 2018] Launched synth_1...
Run output will be captured here: C:/Users/geirj/OneDrive - Universitetet i Agder/Documents/ELE112/LAB_5/LAB_5/LAB_5.runs/synth_1/runme.log
launch_runs impl_1 -jobs 4
WARNING: [Project 1-478] Design 'synth_1' is stale and will not be used when launching 'impl_1'
[Tue Jan 23 09:42:40 2018] Launched impl_1...
Run output will be captured here: C:/Users/geirj/OneDrive - Universitetet i Agder/Documents/ELE112/LAB_5/LAB_5/LAB_5.runs/impl_1/runme.log
refresh_design
INFO: [Netlist 29-17] Analyzing 11 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2017.2
INFO: [Project 1-570] Preparing netlist for logic optimization
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.049 . Memory (MB): peak = 1895.340 ; gain = 0.000
Restored from archive | CPU: 1.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.049 . Memory (MB): peak = 1895.340 ; gain = 0.000
WARNING: [Timing 38-313] There are no user specified timing constraints. Timing constraints are needed for proper timing analysis.
launch_simulation -mode post-implementation -type timing
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-20] The target language is set to VHDL, it is not supported for simulation type 'timing', using Verilog instead.
INFO: [SIM-utils-31] Writing simulation netlist file for design 'impl_1'...
INFO: [SIM-utils-32] write_verilog -mode timesim -nolib -sdf_anno true -force -file "C:/Users/geirj/OneDrive - Universitetet i Agder/Documents/ELE112/LAB_5/LAB_5/LAB_5.sim/sim_1/impl/timing/ELE112_LAB_5_tb_time_impl.v"
INFO: [SIM-utils-34] Writing SDF file...
INFO: [SIM-utils-35] write_sdf -mode timesim -process_corner slow -force -file "C:/Users/geirj/OneDrive - Universitetet i Agder/Documents/ELE112/LAB_5/LAB_5/LAB_5.sim/sim_1/impl/timing/ELE112_LAB_5_tb_time_impl.sdf"
INFO: [SIM-utils-36] Netlist generated:C:/Users/geirj/OneDrive - Universitetet i Agder/Documents/ELE112/LAB_5/LAB_5/LAB_5.sim/sim_1/impl/timing/ELE112_LAB_5_tb_time_impl.v
INFO: [SIM-utils-37] SDF generated:C:/Users/geirj/OneDrive - Universitetet i Agder/Documents/ELE112/LAB_5/LAB_5/LAB_5.sim/sim_1/impl/timing/ELE112_LAB_5_tb_time_impl.sdf
INFO: [SIM-utils-54] Inspecting design source files for 'ELE112_LAB_5_tb' in fileset 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/geirj/OneDrive - Universitetet i Agder/Documents/ELE112/LAB_5/LAB_5/LAB_5.sim/sim_1/impl/timing'
"xvlog -m64 --relax -prj ELE112_LAB_5_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/geirj/OneDrive - Universitetet i Agder/Documents/ELE112/LAB_5/LAB_5/LAB_5.sim/sim_1/impl/timing/ELE112_LAB_5_tb_time_impl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ELE112_LAB_5
INFO: [VRFC 10-311] analyzing module ELE112_shiftlne
INFO: [VRFC 10-311] analyzing module ele112_UpDownCounter
INFO: [VRFC 10-311] analyzing module ele112_regn
INFO: [VRFC 10-311] analyzing module ele112_regn_0
INFO: [VRFC 10-311] analyzing module ele112_regn_1
INFO: [VRFC 10-311] analyzing module glbl
"xvhdl -m64 --relax -prj ELE112_LAB_5_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/geirj/OneDrive - Universitetet i Agder/Documents/ELE112/LAB_5/LAB_5/LAB_5.srcs/sim_1/new/ELE112_LAB_5_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity ELE112_LAB_5_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/geirj/OneDrive - Universitetet i Agder/Documents/ELE112/LAB_5/LAB_5/LAB_5.sim/sim_1/impl/timing'
Vivado Simulator 2017.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.2/bin/unwrapped/win64.o/xelab.exe -wto 9ec5c2bbfcec493c9bc26b2461348983 --debug typical --relax --mt 2 --maxdelay -L xil_defaultlib -L simprims_ver -L secureip --snapshot ELE112_LAB_5_tb_time_impl -transport_int_delays -pulse_r 0 -pulse_int_r 0 -pulse_e 0 -pulse_int_e 0 xil_defaultlib.ELE112_LAB_5_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
INFO: [XSIM 43-3451] SDF backannotation process started with SDF file "ELE112_LAB_5_tb_time_impl.sdf", for root module "ELE112_LAB_5_tb/UUT".
INFO: [XSIM 43-3452] SDF backannotation was successful for SDF file "ELE112_LAB_5_tb_time_impl.sdf", for root module "ELE112_LAB_5_tb/UUT".
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package vl.vl_types
Compiling module xil_defaultlib.glbl
Compiling module simprims_ver.BUFG
Compiling module simprims_ver.IBUF
Compiling module simprims_ver.LUT6
Compiling module simprims_ver.LUT4
Compiling module simprims_ver.x_lut1_mux2
Compiling module simprims_ver.LUT1
Compiling module simprims_ver.x_lut2_mux4
Compiling module simprims_ver.LUT2
Compiling module simprims_ver.x_lut3_mux8
Compiling module simprims_ver.LUT3
Compiling module simprims_ver.LUT5
Compiling module simprims_ver.FDCE(IS_C_INVERTED=1'b1)
Compiling module xil_defaultlib.ele112_UpDownCounter
Compiling module simprims_ver.OBUF
Compiling module simprims_ver.FDCE_default
Compiling module simprims_ver.FDRE_default
Compiling module simprims_ver.FDRE(IS_C_INVERTED=1'b1)
Compiling module simprims_ver.FDSE(IS_C_INVERTED=1'b1)
Compiling module simprims_ver.SRL16E(IS_CLK_INVERTED=1'b1)
Compiling module xil_defaultlib.ELE112_shiftlne
Compiling module xil_defaultlib.ele112_regn
Compiling module xil_defaultlib.ele112_regn_0
Compiling module xil_defaultlib.ele112_regn_1
Compiling module xil_defaultlib.ELE112_LAB_5
Compiling architecture behavioral of entity xil_defaultlib.ele112_lab_5_tb
Built simulation snapshot ELE112_LAB_5_tb_time_impl
ERROR: [Common 17-165] Too many positional options when parsing '-notrace', please type 'webtalk -help' for usage info.

run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 1932.750 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '6' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/geirj/OneDrive - Universitetet i Agder/Documents/ELE112/LAB_5/LAB_5/LAB_5.sim/sim_1/impl/timing'
INFO: [USF-XSim-98] *** Running xsim
   with args "ELE112_LAB_5_tb_time_impl -key {Post-Implementation:sim_1:Timing:ELE112_LAB_5_tb} -tclbatch {ELE112_LAB_5_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2017.2
Time resolution is 1 ps
source ELE112_LAB_5_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'ELE112_LAB_5_tb_time_impl' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:06 ; elapsed = 00:00:10 . Memory (MB): peak = 1932.750 ; gain = 0.000
run 300 us
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'ELE112_LAB_5_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/geirj/OneDrive - Universitetet i Agder/Documents/ELE112/LAB_5/LAB_5/LAB_5.sim/sim_1/behav'
"xvhdl -m64 --relax -prj ELE112_LAB_5_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/geirj/OneDrive - Universitetet i Agder/Documents/ELE112/LAB_5/LAB_5/LAB_5.srcs/sources_1/imports/new/Components.vhd" into library xil_defaultlib
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/geirj/OneDrive - Universitetet i Agder/Documents/ELE112/LAB_5/LAB_5/LAB_5.srcs/sources_1/new/ELE112_LAB_5.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity ELE112_LAB_5
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/geirj/OneDrive - Universitetet i Agder/Documents/ELE112/LAB_5/LAB_5/LAB_5.srcs/sources_1/new/ELE112_shiftlne.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity ELE112_shiftlne
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/geirj/OneDrive - Universitetet i Agder/Documents/ELE112/LAB_5/LAB_5/LAB_5.srcs/sources_1/imports/new/UP_DOWN_CONTER.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity ele112_UpDownCounter
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/geirj/OneDrive - Universitetet i Agder/Documents/ELE112/LAB_5/LAB_5/LAB_5.srcs/sources_1/imports/new/ele112_regn.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity ele112_regn
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/geirj/OneDrive - Universitetet i Agder/Documents/ELE112/LAB_5/LAB_5/LAB_5.srcs/sim_1/new/ELE112_LAB_5_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity ELE112_LAB_5_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/geirj/OneDrive - Universitetet i Agder/Documents/ELE112/LAB_5/LAB_5/LAB_5.sim/sim_1/behav'
Vivado Simulator 2017.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.2/bin/unwrapped/win64.o/xelab.exe -wto 9ec5c2bbfcec493c9bc26b2461348983 --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot ELE112_LAB_5_tb_behav xil_defaultlib.ELE112_LAB_5_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package xil_defaultlib.components
Compiling architecture behavioral of entity xil_defaultlib.ele112_UpDownCounter [ele112_updowncounter_default]
Compiling architecture behavioral of entity xil_defaultlib.ele112_regn [ele112_regn_default]
Compiling architecture behavioral of entity xil_defaultlib.ELE112_shiftlne [\ELE112_shiftlne(n=24)\]
Compiling architecture behavioral of entity xil_defaultlib.ELE112_LAB_5 [ele112_lab_5_default]
Compiling architecture behavioral of entity xil_defaultlib.ele112_lab_5_tb
Built simulation snapshot ELE112_LAB_5_tb_behav
ERROR: [Common 17-165] Too many positional options when parsing '-notrace', please type 'webtalk -help' for usage info.

INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/geirj/OneDrive - Universitetet i Agder/Documents/ELE112/LAB_5/LAB_5/LAB_5.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "ELE112_LAB_5_tb_behav -key {Behavioral:sim_1:Functional:ELE112_LAB_5_tb} -tclbatch {ELE112_LAB_5_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2017.2
Time resolution is 1 ps
source ELE112_LAB_5_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'ELE112_LAB_5_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 1932.750 ; gain = 0.000
run 300 us
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/geirj/OneDrive - Universitetet i Agder/Documents/ELE112/LAB_5/LAB_5/LAB_5.runs/synth_1

launch_runs synth_1 -jobs 4
[Tue Jan 23 10:09:29 2018] Launched synth_1...
Run output will be captured here: C:/Users/geirj/OneDrive - Universitetet i Agder/Documents/ELE112/LAB_5/LAB_5/LAB_5.runs/synth_1/runme.log
launch_runs impl_1 -jobs 4
WARNING: [Project 1-478] Design 'synth_1' is stale and will not be used when launching 'impl_1'
[Tue Jan 23 10:09:59 2018] Launched impl_1...
Run output will be captured here: C:/Users/geirj/OneDrive - Universitetet i Agder/Documents/ELE112/LAB_5/LAB_5/LAB_5.runs/impl_1/runme.log
refresh_design
INFO: [Netlist 29-17] Analyzing 11 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2017.2
INFO: [Project 1-570] Preparing netlist for logic optimization
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.053 . Memory (MB): peak = 1932.750 ; gain = 0.000
Restored from archive | CPU: 0.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.053 . Memory (MB): peak = 1932.750 ; gain = 0.000
WARNING: [Timing 38-313] There are no user specified timing constraints. Timing constraints are needed for proper timing analysis.
launch_simulation -mode post-implementation -type timing
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-20] The target language is set to VHDL, it is not supported for simulation type 'timing', using Verilog instead.
INFO: [SIM-utils-31] Writing simulation netlist file for design 'impl_1'...
INFO: [SIM-utils-32] write_verilog -mode timesim -nolib -sdf_anno true -force -file "C:/Users/geirj/OneDrive - Universitetet i Agder/Documents/ELE112/LAB_5/LAB_5/LAB_5.sim/sim_1/impl/timing/ELE112_LAB_5_tb_time_impl.v"
INFO: [SIM-utils-34] Writing SDF file...
INFO: [SIM-utils-35] write_sdf -mode timesim -process_corner slow -force -file "C:/Users/geirj/OneDrive - Universitetet i Agder/Documents/ELE112/LAB_5/LAB_5/LAB_5.sim/sim_1/impl/timing/ELE112_LAB_5_tb_time_impl.sdf"
INFO: [SIM-utils-36] Netlist generated:C:/Users/geirj/OneDrive - Universitetet i Agder/Documents/ELE112/LAB_5/LAB_5/LAB_5.sim/sim_1/impl/timing/ELE112_LAB_5_tb_time_impl.v
INFO: [SIM-utils-37] SDF generated:C:/Users/geirj/OneDrive - Universitetet i Agder/Documents/ELE112/LAB_5/LAB_5/LAB_5.sim/sim_1/impl/timing/ELE112_LAB_5_tb_time_impl.sdf
INFO: [SIM-utils-54] Inspecting design source files for 'ELE112_LAB_5_tb' in fileset 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/geirj/OneDrive - Universitetet i Agder/Documents/ELE112/LAB_5/LAB_5/LAB_5.sim/sim_1/impl/timing'
"xvlog -m64 --relax -prj ELE112_LAB_5_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/geirj/OneDrive - Universitetet i Agder/Documents/ELE112/LAB_5/LAB_5/LAB_5.sim/sim_1/impl/timing/ELE112_LAB_5_tb_time_impl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ELE112_LAB_5
INFO: [VRFC 10-311] analyzing module ELE112_shiftlne
INFO: [VRFC 10-311] analyzing module ele112_UpDownCounter
INFO: [VRFC 10-311] analyzing module ele112_regn
INFO: [VRFC 10-311] analyzing module ele112_regn_0
INFO: [VRFC 10-311] analyzing module ele112_regn_1
INFO: [VRFC 10-311] analyzing module glbl
"xvhdl -m64 --relax -prj ELE112_LAB_5_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/geirj/OneDrive - Universitetet i Agder/Documents/ELE112/LAB_5/LAB_5/LAB_5.srcs/sim_1/new/ELE112_LAB_5_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity ELE112_LAB_5_tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/geirj/OneDrive - Universitetet i Agder/Documents/ELE112/LAB_5/LAB_5/LAB_5.sim/sim_1/impl/timing'
Vivado Simulator 2017.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.2/bin/unwrapped/win64.o/xelab.exe -wto 9ec5c2bbfcec493c9bc26b2461348983 --debug typical --relax --mt 2 --maxdelay -L xil_defaultlib -L simprims_ver -L secureip --snapshot ELE112_LAB_5_tb_time_impl -transport_int_delays -pulse_r 0 -pulse_int_r 0 -pulse_e 0 -pulse_int_e 0 xil_defaultlib.ELE112_LAB_5_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
INFO: [XSIM 43-3451] SDF backannotation process started with SDF file "ELE112_LAB_5_tb_time_impl.sdf", for root module "ELE112_LAB_5_tb/UUT".
INFO: [XSIM 43-3452] SDF backannotation was successful for SDF file "ELE112_LAB_5_tb_time_impl.sdf", for root module "ELE112_LAB_5_tb/UUT".
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package vl.vl_types
Compiling module xil_defaultlib.glbl
Compiling module simprims_ver.BUFG
Compiling module simprims_ver.IBUF
Compiling module simprims_ver.LUT6
Compiling module simprims_ver.LUT4
Compiling module simprims_ver.x_lut1_mux2
Compiling module simprims_ver.LUT1
Compiling module simprims_ver.x_lut2_mux4
Compiling module simprims_ver.LUT2
Compiling module simprims_ver.x_lut3_mux8
Compiling module simprims_ver.LUT3
Compiling module simprims_ver.LUT5
Compiling module simprims_ver.FDCE(IS_C_INVERTED=1'b1)
Compiling module xil_defaultlib.ele112_UpDownCounter
Compiling module simprims_ver.OBUF
Compiling module simprims_ver.FDCE_default
Compiling module simprims_ver.FDRE_default
Compiling module simprims_ver.latchsre_ldce
Compiling module simprims_ver.LDCE
Compiling module simprims_ver.FDPE_default
Compiling module simprims_ver.FDRE(IS_C_INVERTED=1'b1)
Compiling module simprims_ver.FDSE(IS_C_INVERTED=1'b1)
Compiling module simprims_ver.SRL16E(IS_CLK_INVERTED=1'b1)
Compiling module xil_defaultlib.ELE112_shiftlne
Compiling module xil_defaultlib.ele112_regn
Compiling module xil_defaultlib.ele112_regn_0
Compiling module xil_defaultlib.ele112_regn_1
Compiling module xil_defaultlib.ELE112_LAB_5
Compiling architecture behavioral of entity xil_defaultlib.ele112_lab_5_tb
Built simulation snapshot ELE112_LAB_5_tb_time_impl
ERROR: [Common 17-165] Too many positional options when parsing '-notrace', please type 'webtalk -help' for usage info.

run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 1932.750 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '6' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/geirj/OneDrive - Universitetet i Agder/Documents/ELE112/LAB_5/LAB_5/LAB_5.sim/sim_1/impl/timing'
INFO: [USF-XSim-98] *** Running xsim
   with args "ELE112_LAB_5_tb_time_impl -key {Post-Implementation:sim_1:Timing:ELE112_LAB_5_tb} -tclbatch {ELE112_LAB_5_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2017.2
Time resolution is 1 ps
source ELE112_LAB_5_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'ELE112_LAB_5_tb_time_impl' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:10 . Memory (MB): peak = 1932.750 ; gain = 0.000
run 300 us
WARNING: "C:\Xilinx\Vivado\2017.2\data/verilog/src/unisims/LDCE.v" Line 171: Timing violation in scope /ELE112_LAB_5_tb/UUT/SCLK_OUT_reg_LDC/TChk171_1124 at time 2757431 ps $width (posedge G,(0:0:0),0,notifier) 
WARNING: "C:\Xilinx\Vivado\2017.2\data/verilog/src/unisims/LDCE.v" Line 171: Timing violation in scope /ELE112_LAB_5_tb/UUT/SCLK_OUT_reg_LDC/TChk171_1124 at time 5457431 ps $width (posedge G,(0:0:0),0,notifier) 
WARNING: "C:\Xilinx\Vivado\2017.2\data/verilog/src/unisims/LDCE.v" Line 171: Timing violation in scope /ELE112_LAB_5_tb/UUT/SCLK_OUT_reg_LDC/TChk171_1124 at time 8157431 ps $width (posedge G,(0:0:0),0,notifier) 
WARNING: "C:\Xilinx\Vivado\2017.2\data/verilog/src/unisims/LDCE.v" Line 171: Timing violation in scope /ELE112_LAB_5_tb/UUT/SCLK_OUT_reg_LDC/TChk171_1124 at time 10857431 ps $width (posedge G,(0:0:0),0,notifier) 
WARNING: "C:\Xilinx\Vivado\2017.2\data/verilog/src/unisims/LDCE.v" Line 171: Timing violation in scope /ELE112_LAB_5_tb/UUT/SCLK_OUT_reg_LDC/TChk171_1124 at time 13557431 ps $width (posedge G,(0:0:0),0,notifier) 
WARNING: "C:\Xilinx\Vivado\2017.2\data/verilog/src/unisims/LDCE.v" Line 171: Timing violation in scope /ELE112_LAB_5_tb/UUT/SCLK_OUT_reg_LDC/TChk171_1124 at time 16257431 ps $width (posedge G,(0:0:0),0,notifier) 
WARNING: "C:\Xilinx\Vivado\2017.2\data/verilog/src/unisims/LDCE.v" Line 171: Timing violation in scope /ELE112_LAB_5_tb/UUT/SCLK_OUT_reg_LDC/TChk171_1124 at time 18957431 ps $width (posedge G,(0:0:0),0,notifier) 
WARNING: "C:\Xilinx\Vivado\2017.2\data/verilog/src/unisims/LDCE.v" Line 171: Timing violation in scope /ELE112_LAB_5_tb/UUT/SCLK_OUT_reg_LDC/TChk171_1124 at time 21657431 ps $width (posedge G,(0:0:0),0,notifier) 
WARNING: "C:\Xilinx\Vivado\2017.2\data/verilog/src/unisims/LDCE.v" Line 171: Timing violation in scope /ELE112_LAB_5_tb/UUT/SCLK_OUT_reg_LDC/TChk171_1124 at time 24357431 ps $width (posedge G,(0:0:0),0,notifier) 
WARNING: "C:\Xilinx\Vivado\2017.2\data/verilog/src/unisims/LDCE.v" Line 171: Timing violation in scope /ELE112_LAB_5_tb/UUT/SCLK_OUT_reg_LDC/TChk171_1124 at time 27057431 ps $width (posedge G,(0:0:0),0,notifier) 
WARNING: "C:\Xilinx\Vivado\2017.2\data/verilog/src/unisims/LDCE.v" Line 171: Timing violation in scope /ELE112_LAB_5_tb/UUT/SCLK_OUT_reg_LDC/TChk171_1124 at time 29757431 ps $width (posedge G,(0:0:0),0,notifier) 
WARNING: "C:\Xilinx\Vivado\2017.2\data/verilog/src/unisims/LDCE.v" Line 171: Timing violation in scope /ELE112_LAB_5_tb/UUT/SCLK_OUT_reg_LDC/TChk171_1124 at time 32457431 ps $width (posedge G,(0:0:0),0,notifier) 
WARNING: "C:\Xilinx\Vivado\2017.2\data/verilog/src/unisims/LDCE.v" Line 171: Timing violation in scope /ELE112_LAB_5_tb/UUT/SCLK_OUT_reg_LDC/TChk171_1124 at time 35157431 ps $width (posedge G,(0:0:0),0,notifier) 
WARNING: "C:\Xilinx\Vivado\2017.2\data/verilog/src/unisims/LDCE.v" Line 171: Timing violation in scope /ELE112_LAB_5_tb/UUT/SCLK_OUT_reg_LDC/TChk171_1124 at time 37857431 ps $width (posedge G,(0:0:0),0,notifier) 
WARNING: "C:\Xilinx\Vivado\2017.2\data/verilog/src/unisims/LDCE.v" Line 171: Timing violation in scope /ELE112_LAB_5_tb/UUT/SCLK_OUT_reg_LDC/TChk171_1124 at time 40557431 ps $width (posedge G,(0:0:0),0,notifier) 
WARNING: "C:\Xilinx\Vivado\2017.2\data/verilog/src/unisims/LDCE.v" Line 171: Timing violation in scope /ELE112_LAB_5_tb/UUT/SCLK_OUT_reg_LDC/TChk171_1124 at time 43257431 ps $width (posedge G,(0:0:0),0,notifier) 
WARNING: "C:\Xilinx\Vivado\2017.2\data/verilog/src/unisims/LDCE.v" Line 171: Timing violation in scope /ELE112_LAB_5_tb/UUT/SCLK_OUT_reg_LDC/TChk171_1124 at time 45957431 ps $width (posedge G,(0:0:0),0,notifier) 
WARNING: "C:\Xilinx\Vivado\2017.2\data/verilog/src/unisims/LDCE.v" Line 171: Timing violation in scope /ELE112_LAB_5_tb/UUT/SCLK_OUT_reg_LDC/TChk171_1124 at time 48657431 ps $width (posedge G,(0:0:0),0,notifier) 
WARNING: "C:\Xilinx\Vivado\2017.2\data/verilog/src/unisims/LDCE.v" Line 171: Timing violation in scope /ELE112_LAB_5_tb/UUT/SCLK_OUT_reg_LDC/TChk171_1124 at time 51357431 ps $width (posedge G,(0:0:0),0,notifier) 
WARNING: "C:\Xilinx\Vivado\2017.2\data/verilog/src/unisims/LDCE.v" Line 171: Timing violation in scope /ELE112_LAB_5_tb/UUT/SCLK_OUT_reg_LDC/TChk171_1124 at time 54057431 ps $width (posedge G,(0:0:0),0,notifier) 
WARNING: "C:\Xilinx\Vivado\2017.2\data/verilog/src/unisims/LDCE.v" Line 171: Timing violation in scope /ELE112_LAB_5_tb/UUT/SCLK_OUT_reg_LDC/TChk171_1124 at time 56757431 ps $width (posedge G,(0:0:0),0,notifier) 
WARNING: "C:\Xilinx\Vivado\2017.2\data/verilog/src/unisims/LDCE.v" Line 171: Timing violation in scope /ELE112_LAB_5_tb/UUT/SCLK_OUT_reg_LDC/TChk171_1124 at time 59457431 ps $width (posedge G,(0:0:0),0,notifier) 
WARNING: "C:\Xilinx\Vivado\2017.2\data/verilog/src/unisims/LDCE.v" Line 171: Timing violation in scope /ELE112_LAB_5_tb/UUT/SCLK_OUT_reg_LDC/TChk171_1124 at time 62157431 ps $width (posedge G,(0:0:0),0,notifier) 
WARNING: "C:\Xilinx\Vivado\2017.2\data/verilog/src/unisims/LDCE.v" Line 171: Timing violation in scope /ELE112_LAB_5_tb/UUT/SCLK_OUT_reg_LDC/TChk171_1124 at time 64857431 ps $width (posedge G,(0:0:0),0,notifier) 
WARNING: "C:\Xilinx\Vivado\2017.2\data/verilog/src/unisims/LDCE.v" Line 171: Timing violation in scope /ELE112_LAB_5_tb/UUT/SCLK_OUT_reg_LDC/TChk171_1124 at time 67557431 ps $width (posedge G,(0:0:0),0,notifier) 
WARNING: "C:\Xilinx\Vivado\2017.2\data/verilog/src/unisims/LDCE.v" Line 171: Timing violation in scope /ELE112_LAB_5_tb/UUT/SCLK_OUT_reg_LDC/TChk171_1124 at time 70257431 ps $width (posedge G,(0:0:0),0,notifier) 
WARNING: "C:\Xilinx\Vivado\2017.2\data/verilog/src/unisims/LDCE.v" Line 171: Timing violation in scope /ELE112_LAB_5_tb/UUT/SCLK_OUT_reg_LDC/TChk171_1124 at time 72957431 ps $width (posedge G,(0:0:0),0,notifier) 
WARNING: "C:\Xilinx\Vivado\2017.2\data/verilog/src/unisims/LDCE.v" Line 171: Timing violation in scope /ELE112_LAB_5_tb/UUT/SCLK_OUT_reg_LDC/TChk171_1124 at time 75657431 ps $width (posedge G,(0:0:0),0,notifier) 
WARNING: "C:\Xilinx\Vivado\2017.2\data/verilog/src/unisims/LDCE.v" Line 171: Timing violation in scope /ELE112_LAB_5_tb/UUT/SCLK_OUT_reg_LDC/TChk171_1124 at time 78357431 ps $width (posedge G,(0:0:0),0,notifier) 
WARNING: "C:\Xilinx\Vivado\2017.2\data/verilog/src/unisims/LDCE.v" Line 171: Timing violation in scope /ELE112_LAB_5_tb/UUT/SCLK_OUT_reg_LDC/TChk171_1124 at time 81057431 ps $width (posedge G,(0:0:0),0,notifier) 
WARNING: "C:\Xilinx\Vivado\2017.2\data/verilog/src/unisims/LDCE.v" Line 171: Timing violation in scope /ELE112_LAB_5_tb/UUT/SCLK_OUT_reg_LDC/TChk171_1124 at time 83757431 ps $width (posedge G,(0:0:0),0,notifier) 
WARNING: "C:\Xilinx\Vivado\2017.2\data/verilog/src/unisims/LDCE.v" Line 171: Timing violation in scope /ELE112_LAB_5_tb/UUT/SCLK_OUT_reg_LDC/TChk171_1124 at time 86457431 ps $width (posedge G,(0:0:0),0,notifier) 
WARNING: "C:\Xilinx\Vivado\2017.2\data/verilog/src/unisims/LDCE.v" Line 171: Timing violation in scope /ELE112_LAB_5_tb/UUT/SCLK_OUT_reg_LDC/TChk171_1124 at time 89157431 ps $width (posedge G,(0:0:0),0,notifier) 
WARNING: "C:\Xilinx\Vivado\2017.2\data/verilog/src/unisims/LDCE.v" Line 171: Timing violation in scope /ELE112_LAB_5_tb/UUT/SCLK_OUT_reg_LDC/TChk171_1124 at time 91857431 ps $width (posedge G,(0:0:0),0,notifier) 
WARNING: "C:\Xilinx\Vivado\2017.2\data/verilog/src/unisims/LDCE.v" Line 171: Timing violation in scope /ELE112_LAB_5_tb/UUT/SCLK_OUT_reg_LDC/TChk171_1124 at time 94557431 ps $width (posedge G,(0:0:0),0,notifier) 
WARNING: "C:\Xilinx\Vivado\2017.2\data/verilog/src/unisims/LDCE.v" Line 171: Timing violation in scope /ELE112_LAB_5_tb/UUT/SCLK_OUT_reg_LDC/TChk171_1124 at time 97257431 ps $width (posedge G,(0:0:0),0,notifier) 
WARNING: "C:\Xilinx\Vivado\2017.2\data/verilog/src/unisims/LDCE.v" Line 171: Timing violation in scope /ELE112_LAB_5_tb/UUT/SCLK_OUT_reg_LDC/TChk171_1124 at time 99957431 ps $width (posedge G,(0:0:0),0,notifier) 
WARNING: "C:\Xilinx\Vivado\2017.2\data/verilog/src/unisims/LDCE.v" Line 171: Timing violation in scope /ELE112_LAB_5_tb/UUT/SCLK_OUT_reg_LDC/TChk171_1124 at time 102657431 ps $width (posedge G,(0:0:0),0,notifier) 
WARNING: "C:\Xilinx\Vivado\2017.2\data/verilog/src/unisims/LDCE.v" Line 171: Timing violation in scope /ELE112_LAB_5_tb/UUT/SCLK_OUT_reg_LDC/TChk171_1124 at time 105357431 ps $width (posedge G,(0:0:0),0,notifier) 
WARNING: "C:\Xilinx\Vivado\2017.2\data/verilog/src/unisims/LDCE.v" Line 171: Timing violation in scope /ELE112_LAB_5_tb/UUT/SCLK_OUT_reg_LDC/TChk171_1124 at time 108057431 ps $width (posedge G,(0:0:0),0,notifier) 
WARNING: "C:\Xilinx\Vivado\2017.2\data/verilog/src/unisims/LDCE.v" Line 171: Timing violation in scope /ELE112_LAB_5_tb/UUT/SCLK_OUT_reg_LDC/TChk171_1124 at time 110757431 ps $width (posedge G,(0:0:0),0,notifier) 
WARNING: "C:\Xilinx\Vivado\2017.2\data/verilog/src/unisims/LDCE.v" Line 171: Timing violation in scope /ELE112_LAB_5_tb/UUT/SCLK_OUT_reg_LDC/TChk171_1124 at time 113457431 ps $width (posedge G,(0:0:0),0,notifier) 
WARNING: "C:\Xilinx\Vivado\2017.2\data/verilog/src/unisims/LDCE.v" Line 171: Timing violation in scope /ELE112_LAB_5_tb/UUT/SCLK_OUT_reg_LDC/TChk171_1124 at time 116157431 ps $width (posedge G,(0:0:0),0,notifier) 
WARNING: "C:\Xilinx\Vivado\2017.2\data/verilog/src/unisims/LDCE.v" Line 171: Timing violation in scope /ELE112_LAB_5_tb/UUT/SCLK_OUT_reg_LDC/TChk171_1124 at time 118857431 ps $width (posedge G,(0:0:0),0,notifier) 
WARNING: "C:\Xilinx\Vivado\2017.2\data/verilog/src/unisims/LDCE.v" Line 171: Timing violation in scope /ELE112_LAB_5_tb/UUT/SCLK_OUT_reg_LDC/TChk171_1124 at time 121557431 ps $width (posedge G,(0:0:0),0,notifier) 
WARNING: "C:\Xilinx\Vivado\2017.2\data/verilog/src/unisims/LDCE.v" Line 171: Timing violation in scope /ELE112_LAB_5_tb/UUT/SCLK_OUT_reg_LDC/TChk171_1124 at time 124257431 ps $width (posedge G,(0:0:0),0,notifier) 
WARNING: "C:\Xilinx\Vivado\2017.2\data/verilog/src/unisims/LDCE.v" Line 171: Timing violation in scope /ELE112_LAB_5_tb/UUT/SCLK_OUT_reg_LDC/TChk171_1124 at time 126957431 ps $width (posedge G,(0:0:0),0,notifier) 
WARNING: "C:\Xilinx\Vivado\2017.2\data/verilog/src/unisims/LDCE.v" Line 171: Timing violation in scope /ELE112_LAB_5_tb/UUT/SCLK_OUT_reg_LDC/TChk171_1124 at time 129657431 ps $width (posedge G,(0:0:0),0,notifier) 
WARNING: "C:\Xilinx\Vivado\2017.2\data/verilog/src/unisims/LDCE.v" Line 171: Timing violation in scope /ELE112_LAB_5_tb/UUT/SCLK_OUT_reg_LDC/TChk171_1124 at time 132357431 ps $width (posedge G,(0:0:0),0,notifier) 
WARNING: "C:\Xilinx\Vivado\2017.2\data/verilog/src/unisims/LDCE.v" Line 171: Timing violation in scope /ELE112_LAB_5_tb/UUT/SCLK_OUT_reg_LDC/TChk171_1124 at time 135057431 ps $width (posedge G,(0:0:0),0,notifier) 
WARNING: "C:\Xilinx\Vivado\2017.2\data/verilog/src/unisims/LDCE.v" Line 171: Timing violation in scope /ELE112_LAB_5_tb/UUT/SCLK_OUT_reg_LDC/TChk171_1124 at time 137757431 ps $width (posedge G,(0:0:0),0,notifier) 
WARNING: "C:\Xilinx\Vivado\2017.2\data/verilog/src/unisims/LDCE.v" Line 171: Timing violation in scope /ELE112_LAB_5_tb/UUT/SCLK_OUT_reg_LDC/TChk171_1124 at time 140457431 ps $width (posedge G,(0:0:0),0,notifier) 
WARNING: "C:\Xilinx\Vivado\2017.2\data/verilog/src/unisims/LDCE.v" Line 171: Timing violation in scope /ELE112_LAB_5_tb/UUT/SCLK_OUT_reg_LDC/TChk171_1124 at time 143157431 ps $width (posedge G,(0:0:0),0,notifier) 
WARNING: "C:\Xilinx\Vivado\2017.2\data/verilog/src/unisims/LDCE.v" Line 171: Timing violation in scope /ELE112_LAB_5_tb/UUT/SCLK_OUT_reg_LDC/TChk171_1124 at time 145857431 ps $width (posedge G,(0:0:0),0,notifier) 
WARNING: "C:\Xilinx\Vivado\2017.2\data/verilog/src/unisims/LDCE.v" Line 171: Timing violation in scope /ELE112_LAB_5_tb/UUT/SCLK_OUT_reg_LDC/TChk171_1124 at time 148557431 ps $width (posedge G,(0:0:0),0,notifier) 
WARNING: "C:\Xilinx\Vivado\2017.2\data/verilog/src/unisims/LDCE.v" Line 171: Timing violation in scope /ELE112_LAB_5_tb/UUT/SCLK_OUT_reg_LDC/TChk171_1124 at time 151257431 ps $width (posedge G,(0:0:0),0,notifier) 
WARNING: "C:\Xilinx\Vivado\2017.2\data/verilog/src/unisims/LDCE.v" Line 171: Timing violation in scope /ELE112_LAB_5_tb/UUT/SCLK_OUT_reg_LDC/TChk171_1124 at time 153957431 ps $width (posedge G,(0:0:0),0,notifier) 
WARNING: "C:\Xilinx\Vivado\2017.2\data/verilog/src/unisims/LDCE.v" Line 171: Timing violation in scope /ELE112_LAB_5_tb/UUT/SCLK_OUT_reg_LDC/TChk171_1124 at time 156657431 ps $width (posedge G,(0:0:0),0,notifier) 
WARNING: "C:\Xilinx\Vivado\2017.2\data/verilog/src/unisims/LDCE.v" Line 171: Timing violation in scope /ELE112_LAB_5_tb/UUT/SCLK_OUT_reg_LDC/TChk171_1124 at time 159357431 ps $width (posedge G,(0:0:0),0,notifier) 
WARNING: "C:\Xilinx\Vivado\2017.2\data/verilog/src/unisims/LDCE.v" Line 171: Timing violation in scope /ELE112_LAB_5_tb/UUT/SCLK_OUT_reg_LDC/TChk171_1124 at time 162057431 ps $width (posedge G,(0:0:0),0,notifier) 
WARNING: "C:\Xilinx\Vivado\2017.2\data/verilog/src/unisims/LDCE.v" Line 171: Timing violation in scope /ELE112_LAB_5_tb/UUT/SCLK_OUT_reg_LDC/TChk171_1124 at time 164757431 ps $width (posedge G,(0:0:0),0,notifier) 
WARNING: "C:\Xilinx\Vivado\2017.2\data/verilog/src/unisims/LDCE.v" Line 171: Timing violation in scope /ELE112_LAB_5_tb/UUT/SCLK_OUT_reg_LDC/TChk171_1124 at time 167457431 ps $width (posedge G,(0:0:0),0,notifier) 
WARNING: "C:\Xilinx\Vivado\2017.2\data/verilog/src/unisims/LDCE.v" Line 171: Timing violation in scope /ELE112_LAB_5_tb/UUT/SCLK_OUT_reg_LDC/TChk171_1124 at time 170157431 ps $width (posedge G,(0:0:0),0,notifier) 
WARNING: "C:\Xilinx\Vivado\2017.2\data/verilog/src/unisims/LDCE.v" Line 171: Timing violation in scope /ELE112_LAB_5_tb/UUT/SCLK_OUT_reg_LDC/TChk171_1124 at time 172857431 ps $width (posedge G,(0:0:0),0,notifier) 
WARNING: "C:\Xilinx\Vivado\2017.2\data/verilog/src/unisims/LDCE.v" Line 171: Timing violation in scope /ELE112_LAB_5_tb/UUT/SCLK_OUT_reg_LDC/TChk171_1124 at time 175557431 ps $width (posedge G,(0:0:0),0,notifier) 
WARNING: "C:\Xilinx\Vivado\2017.2\data/verilog/src/unisims/LDCE.v" Line 171: Timing violation in scope /ELE112_LAB_5_tb/UUT/SCLK_OUT_reg_LDC/TChk171_1124 at time 178257431 ps $width (posedge G,(0:0:0),0,notifier) 
WARNING: "C:\Xilinx\Vivado\2017.2\data/verilog/src/unisims/LDCE.v" Line 171: Timing violation in scope /ELE112_LAB_5_tb/UUT/SCLK_OUT_reg_LDC/TChk171_1124 at time 180957431 ps $width (posedge G,(0:0:0),0,notifier) 
WARNING: "C:\Xilinx\Vivado\2017.2\data/verilog/src/unisims/LDCE.v" Line 171: Timing violation in scope /ELE112_LAB_5_tb/UUT/SCLK_OUT_reg_LDC/TChk171_1124 at time 183657431 ps $width (posedge G,(0:0:0),0,notifier) 
WARNING: "C:\Xilinx\Vivado\2017.2\data/verilog/src/unisims/LDCE.v" Line 171: Timing violation in scope /ELE112_LAB_5_tb/UUT/SCLK_OUT_reg_LDC/TChk171_1124 at time 186357431 ps $width (posedge G,(0:0:0),0,notifier) 
WARNING: "C:\Xilinx\Vivado\2017.2\data/verilog/src/unisims/LDCE.v" Line 171: Timing violation in scope /ELE112_LAB_5_tb/UUT/SCLK_OUT_reg_LDC/TChk171_1124 at time 189057431 ps $width (posedge G,(0:0:0),0,notifier) 
WARNING: "C:\Xilinx\Vivado\2017.2\data/verilog/src/unisims/LDCE.v" Line 171: Timing violation in scope /ELE112_LAB_5_tb/UUT/SCLK_OUT_reg_LDC/TChk171_1124 at time 191757431 ps $width (posedge G,(0:0:0),0,notifier) 
WARNING: "C:\Xilinx\Vivado\2017.2\data/verilog/src/unisims/LDCE.v" Line 171: Timing violation in scope /ELE112_LAB_5_tb/UUT/SCLK_OUT_reg_LDC/TChk171_1124 at time 194457431 ps $width (posedge G,(0:0:0),0,notifier) 
WARNING: "C:\Xilinx\Vivado\2017.2\data/verilog/src/unisims/LDCE.v" Line 171: Timing violation in scope /ELE112_LAB_5_tb/UUT/SCLK_OUT_reg_LDC/TChk171_1124 at time 197157431 ps $width (posedge G,(0:0:0),0,notifier) 
WARNING: "C:\Xilinx\Vivado\2017.2\data/verilog/src/unisims/LDCE.v" Line 171: Timing violation in scope /ELE112_LAB_5_tb/UUT/SCLK_OUT_reg_LDC/TChk171_1124 at time 199857431 ps $width (posedge G,(0:0:0),0,notifier) 
WARNING: "C:\Xilinx\Vivado\2017.2\data/verilog/src/unisims/LDCE.v" Line 171: Timing violation in scope /ELE112_LAB_5_tb/UUT/SCLK_OUT_reg_LDC/TChk171_1124 at time 202557431 ps $width (posedge G,(0:0:0),0,notifier) 
WARNING: "C:\Xilinx\Vivado\2017.2\data/verilog/src/unisims/LDCE.v" Line 171: Timing violation in scope /ELE112_LAB_5_tb/UUT/SCLK_OUT_reg_LDC/TChk171_1124 at time 205257431 ps $width (posedge G,(0:0:0),0,notifier) 
WARNING: "C:\Xilinx\Vivado\2017.2\data/verilog/src/unisims/LDCE.v" Line 171: Timing violation in scope /ELE112_LAB_5_tb/UUT/SCLK_OUT_reg_LDC/TChk171_1124 at time 207957431 ps $width (posedge G,(0:0:0),0,notifier) 
WARNING: "C:\Xilinx\Vivado\2017.2\data/verilog/src/unisims/LDCE.v" Line 171: Timing violation in scope /ELE112_LAB_5_tb/UUT/SCLK_OUT_reg_LDC/TChk171_1124 at time 210657431 ps $width (posedge G,(0:0:0),0,notifier) 
WARNING: "C:\Xilinx\Vivado\2017.2\data/verilog/src/unisims/LDCE.v" Line 171: Timing violation in scope /ELE112_LAB_5_tb/UUT/SCLK_OUT_reg_LDC/TChk171_1124 at time 213357431 ps $width (posedge G,(0:0:0),0,notifier) 
WARNING: "C:\Xilinx\Vivado\2017.2\data/verilog/src/unisims/LDCE.v" Line 171: Timing violation in scope /ELE112_LAB_5_tb/UUT/SCLK_OUT_reg_LDC/TChk171_1124 at time 216057431 ps $width (posedge G,(0:0:0),0,notifier) 
WARNING: "C:\Xilinx\Vivado\2017.2\data/verilog/src/unisims/LDCE.v" Line 171: Timing violation in scope /ELE112_LAB_5_tb/UUT/SCLK_OUT_reg_LDC/TChk171_1124 at time 218757431 ps $width (posedge G,(0:0:0),0,notifier) 
WARNING: "C:\Xilinx\Vivado\2017.2\data/verilog/src/unisims/LDCE.v" Line 171: Timing violation in scope /ELE112_LAB_5_tb/UUT/SCLK_OUT_reg_LDC/TChk171_1124 at time 221457431 ps $width (posedge G,(0:0:0),0,notifier) 
WARNING: "C:\Xilinx\Vivado\2017.2\data/verilog/src/unisims/LDCE.v" Line 171: Timing violation in scope /ELE112_LAB_5_tb/UUT/SCLK_OUT_reg_LDC/TChk171_1124 at time 224157431 ps $width (posedge G,(0:0:0),0,notifier) 
WARNING: "C:\Xilinx\Vivado\2017.2\data/verilog/src/unisims/LDCE.v" Line 171: Timing violation in scope /ELE112_LAB_5_tb/UUT/SCLK_OUT_reg_LDC/TChk171_1124 at time 226857431 ps $width (posedge G,(0:0:0),0,notifier) 
WARNING: "C:\Xilinx\Vivado\2017.2\data/verilog/src/unisims/LDCE.v" Line 171: Timing violation in scope /ELE112_LAB_5_tb/UUT/SCLK_OUT_reg_LDC/TChk171_1124 at time 229557431 ps $width (posedge G,(0:0:0),0,notifier) 
WARNING: "C:\Xilinx\Vivado\2017.2\data/verilog/src/unisims/LDCE.v" Line 171: Timing violation in scope /ELE112_LAB_5_tb/UUT/SCLK_OUT_reg_LDC/TChk171_1124 at time 232257431 ps $width (posedge G,(0:0:0),0,notifier) 
WARNING: "C:\Xilinx\Vivado\2017.2\data/verilog/src/unisims/LDCE.v" Line 171: Timing violation in scope /ELE112_LAB_5_tb/UUT/SCLK_OUT_reg_LDC/TChk171_1124 at time 234957431 ps $width (posedge G,(0:0:0),0,notifier) 
WARNING: "C:\Xilinx\Vivado\2017.2\data/verilog/src/unisims/LDCE.v" Line 171: Timing violation in scope /ELE112_LAB_5_tb/UUT/SCLK_OUT_reg_LDC/TChk171_1124 at time 237657431 ps $width (posedge G,(0:0:0),0,notifier) 
WARNING: "C:\Xilinx\Vivado\2017.2\data/verilog/src/unisims/LDCE.v" Line 171: Timing violation in scope /ELE112_LAB_5_tb/UUT/SCLK_OUT_reg_LDC/TChk171_1124 at time 240357431 ps $width (posedge G,(0:0:0),0,notifier) 
WARNING: "C:\Xilinx\Vivado\2017.2\data/verilog/src/unisims/LDCE.v" Line 171: Timing violation in scope /ELE112_LAB_5_tb/UUT/SCLK_OUT_reg_LDC/TChk171_1124 at time 243057431 ps $width (posedge G,(0:0:0),0,notifier) 
WARNING: "C:\Xilinx\Vivado\2017.2\data/verilog/src/unisims/LDCE.v" Line 171: Timing violation in scope /ELE112_LAB_5_tb/UUT/SCLK_OUT_reg_LDC/TChk171_1124 at time 245757431 ps $width (posedge G,(0:0:0),0,notifier) 
WARNING: "C:\Xilinx\Vivado\2017.2\data/verilog/src/unisims/LDCE.v" Line 171: Timing violation in scope /ELE112_LAB_5_tb/UUT/SCLK_OUT_reg_LDC/TChk171_1124 at time 248457431 ps $width (posedge G,(0:0:0),0,notifier) 
WARNING: "C:\Xilinx\Vivado\2017.2\data/verilog/src/unisims/LDCE.v" Line 171: Timing violation in scope /ELE112_LAB_5_tb/UUT/SCLK_OUT_reg_LDC/TChk171_1124 at time 251157431 ps $width (posedge G,(0:0:0),0,notifier) 
WARNING: "C:\Xilinx\Vivado\2017.2\data/verilog/src/unisims/LDCE.v" Line 171: Timing violation in scope /ELE112_LAB_5_tb/UUT/SCLK_OUT_reg_LDC/TChk171_1124 at time 253857431 ps $width (posedge G,(0:0:0),0,notifier) 
WARNING: "C:\Xilinx\Vivado\2017.2\data/verilog/src/unisims/LDCE.v" Line 171: Timing violation in scope /ELE112_LAB_5_tb/UUT/SCLK_OUT_reg_LDC/TChk171_1124 at time 256557431 ps $width (posedge G,(0:0:0),0,notifier) 
WARNING: "C:\Xilinx\Vivado\2017.2\data/verilog/src/unisims/LDCE.v" Line 171: Timing violation in scope /ELE112_LAB_5_tb/UUT/SCLK_OUT_reg_LDC/TChk171_1124 at time 259257431 ps $width (posedge G,(0:0:0),0,notifier) 
WARNING: "C:\Xilinx\Vivado\2017.2\data/verilog/src/unisims/LDCE.v" Line 171: Timing violation in scope /ELE112_LAB_5_tb/UUT/SCLK_OUT_reg_LDC/TChk171_1124 at time 261957431 ps $width (posedge G,(0:0:0),0,notifier) 
WARNING: "C:\Xilinx\Vivado\2017.2\data/verilog/src/unisims/LDCE.v" Line 171: Timing violation in scope /ELE112_LAB_5_tb/UUT/SCLK_OUT_reg_LDC/TChk171_1124 at time 264657431 ps $width (posedge G,(0:0:0),0,notifier) 
WARNING: "C:\Xilinx\Vivado\2017.2\data/verilog/src/unisims/LDCE.v" Line 171: Timing violation in scope /ELE112_LAB_5_tb/UUT/SCLK_OUT_reg_LDC/TChk171_1124 at time 267357431 ps $width (posedge G,(0:0:0),0,notifier) 
WARNING: "C:\Xilinx\Vivado\2017.2\data/verilog/src/unisims/LDCE.v" Line 171: Timing violation in scope /ELE112_LAB_5_tb/UUT/SCLK_OUT_reg_LDC/TChk171_1124 at time 270057431 ps $width (posedge G,(0:0:0),0,notifier) 
WARNING: "C:\Xilinx\Vivado\2017.2\data/verilog/src/unisims/LDCE.v" Line 171: Timing violation in scope /ELE112_LAB_5_tb/UUT/SCLK_OUT_reg_LDC/TChk171_1124 at time 272757431 ps $width (posedge G,(0:0:0),0,notifier) 
WARNING: "C:\Xilinx\Vivado\2017.2\data/verilog/src/unisims/LDCE.v" Line 171: Timing violation in scope /ELE112_LAB_5_tb/UUT/SCLK_OUT_reg_LDC/TChk171_1124 at time 275457431 ps $width (posedge G,(0:0:0),0,notifier) 
WARNING: "C:\Xilinx\Vivado\2017.2\data/verilog/src/unisims/LDCE.v" Line 171: Timing violation in scope /ELE112_LAB_5_tb/UUT/SCLK_OUT_reg_LDC/TChk171_1124 at time 278157431 ps $width (posedge G,(0:0:0),0,notifier) 
WARNING: "C:\Xilinx\Vivado\2017.2\data/verilog/src/unisims/LDCE.v" Line 171: Timing violation in scope /ELE112_LAB_5_tb/UUT/SCLK_OUT_reg_LDC/TChk171_1124 at time 280857431 ps $width (posedge G,(0:0:0),0,notifier) 
WARNING: "C:\Xilinx\Vivado\2017.2\data/verilog/src/unisims/LDCE.v" Line 171: Timing violation in scope /ELE112_LAB_5_tb/UUT/SCLK_OUT_reg_LDC/TChk171_1124 at time 283557431 ps $width (posedge G,(0:0:0),0,notifier) 
WARNING: "C:\Xilinx\Vivado\2017.2\data/verilog/src/unisims/LDCE.v" Line 171: Timing violation in scope /ELE112_LAB_5_tb/UUT/SCLK_OUT_reg_LDC/TChk171_1124 at time 286257431 ps $width (posedge G,(0:0:0),0,notifier) 
WARNING: "C:\Xilinx\Vivado\2017.2\data/verilog/src/unisims/LDCE.v" Line 171: Timing violation in scope /ELE112_LAB_5_tb/UUT/SCLK_OUT_reg_LDC/TChk171_1124 at time 288957431 ps $width (posedge G,(0:0:0),0,notifier) 
WARNING: "C:\Xilinx\Vivado\2017.2\data/verilog/src/unisims/LDCE.v" Line 171: Timing violation in scope /ELE112_LAB_5_tb/UUT/SCLK_OUT_reg_LDC/TChk171_1124 at time 291657431 ps $width (posedge G,(0:0:0),0,notifier) 
WARNING: "C:\Xilinx\Vivado\2017.2\data/verilog/src/unisims/LDCE.v" Line 171: Timing violation in scope /ELE112_LAB_5_tb/UUT/SCLK_OUT_reg_LDC/TChk171_1124 at time 294357431 ps $width (posedge G,(0:0:0),0,notifier) 
WARNING: "C:\Xilinx\Vivado\2017.2\data/verilog/src/unisims/LDCE.v" Line 171: Timing violation in scope /ELE112_LAB_5_tb/UUT/SCLK_OUT_reg_LDC/TChk171_1124 at time 297057431 ps $width (posedge G,(0:0:0),0,notifier) 
WARNING: "C:\Xilinx\Vivado\2017.2\data/verilog/src/unisims/LDCE.v" Line 171: Timing violation in scope /ELE112_LAB_5_tb/UUT/SCLK_OUT_reg_LDC/TChk171_1124 at time 299757431 ps $width (posedge G,(0:0:0),0,notifier) 
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'ELE112_LAB_5_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/geirj/OneDrive - Universitetet i Agder/Documents/ELE112/LAB_5/LAB_5/LAB_5.sim/sim_1/behav'
"xvhdl -m64 --relax -prj ELE112_LAB_5_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/geirj/OneDrive - Universitetet i Agder/Documents/ELE112/LAB_5/LAB_5/LAB_5.srcs/sources_1/imports/new/Components.vhd" into library xil_defaultlib
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/geirj/OneDrive - Universitetet i Agder/Documents/ELE112/LAB_5/LAB_5/LAB_5.srcs/sources_1/new/ELE112_LAB_5.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity ELE112_LAB_5
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/geirj/OneDrive - Universitetet i Agder/Documents/ELE112/LAB_5/LAB_5/LAB_5.srcs/sources_1/new/ELE112_shiftlne.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity ELE112_shiftlne
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/geirj/OneDrive - Universitetet i Agder/Documents/ELE112/LAB_5/LAB_5/LAB_5.srcs/sources_1/imports/new/UP_DOWN_CONTER.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity ele112_UpDownCounter
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/geirj/OneDrive - Universitetet i Agder/Documents/ELE112/LAB_5/LAB_5/LAB_5.srcs/sources_1/imports/new/ele112_regn.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity ele112_regn
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/geirj/OneDrive - Universitetet i Agder/Documents/ELE112/LAB_5/LAB_5/LAB_5.srcs/sim_1/new/ELE112_LAB_5_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity ELE112_LAB_5_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/geirj/OneDrive - Universitetet i Agder/Documents/ELE112/LAB_5/LAB_5/LAB_5.sim/sim_1/behav'
Vivado Simulator 2017.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.2/bin/unwrapped/win64.o/xelab.exe -wto 9ec5c2bbfcec493c9bc26b2461348983 --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot ELE112_LAB_5_tb_behav xil_defaultlib.ELE112_LAB_5_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package xil_defaultlib.components
Compiling architecture behavioral of entity xil_defaultlib.ele112_UpDownCounter [ele112_updowncounter_default]
Compiling architecture behavioral of entity xil_defaultlib.ele112_regn [ele112_regn_default]
Compiling architecture behavioral of entity xil_defaultlib.ELE112_shiftlne [\ELE112_shiftlne(n=24)\]
Compiling architecture behavioral of entity xil_defaultlib.ELE112_LAB_5 [ele112_lab_5_default]
Compiling architecture behavioral of entity xil_defaultlib.ele112_lab_5_tb
Built simulation snapshot ELE112_LAB_5_tb_behav
ERROR: [Common 17-165] Too many positional options when parsing '-notrace', please type 'webtalk -help' for usage info.

INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/geirj/OneDrive - Universitetet i Agder/Documents/ELE112/LAB_5/LAB_5/LAB_5.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "ELE112_LAB_5_tb_behav -key {Behavioral:sim_1:Functional:ELE112_LAB_5_tb} -tclbatch {ELE112_LAB_5_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2017.2
Time resolution is 1 ps
source ELE112_LAB_5_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'ELE112_LAB_5_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:05 ; elapsed = 00:00:07 . Memory (MB): peak = 1932.750 ; gain = 0.000
run 300 us
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/geirj/OneDrive - Universitetet i Agder/Documents/ELE112/LAB_5/LAB_5/LAB_5.runs/synth_1

launch_runs synth_1 -jobs 4
[Tue Jan 23 13:32:41 2018] Launched synth_1...
Run output will be captured here: C:/Users/geirj/OneDrive - Universitetet i Agder/Documents/ELE112/LAB_5/LAB_5/LAB_5.runs/synth_1/runme.log
launch_runs impl_1 -jobs 4
WARNING: [Project 1-478] Design 'synth_1' is stale and will not be used when launching 'impl_1'
[Tue Jan 23 13:33:12 2018] Launched impl_1...
Run output will be captured here: C:/Users/geirj/OneDrive - Universitetet i Agder/Documents/ELE112/LAB_5/LAB_5/LAB_5.runs/impl_1/runme.log
refresh_design
INFO: [Netlist 29-17] Analyzing 11 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2017.2
INFO: [Project 1-570] Preparing netlist for logic optimization
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.050 . Memory (MB): peak = 1932.750 ; gain = 0.000
Restored from archive | CPU: 0.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.050 . Memory (MB): peak = 1932.750 ; gain = 0.000
WARNING: [Timing 38-313] There are no user specified timing constraints. Timing constraints are needed for proper timing analysis.
launch_simulation -mode post-implementation -type timing
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-20] The target language is set to VHDL, it is not supported for simulation type 'timing', using Verilog instead.
INFO: [SIM-utils-31] Writing simulation netlist file for design 'impl_1'...
INFO: [SIM-utils-32] write_verilog -mode timesim -nolib -sdf_anno true -force -file "C:/Users/geirj/OneDrive - Universitetet i Agder/Documents/ELE112/LAB_5/LAB_5/LAB_5.sim/sim_1/impl/timing/ELE112_LAB_5_tb_time_impl.v"
INFO: [SIM-utils-34] Writing SDF file...
INFO: [SIM-utils-35] write_sdf -mode timesim -process_corner slow -force -file "C:/Users/geirj/OneDrive - Universitetet i Agder/Documents/ELE112/LAB_5/LAB_5/LAB_5.sim/sim_1/impl/timing/ELE112_LAB_5_tb_time_impl.sdf"
INFO: [SIM-utils-36] Netlist generated:C:/Users/geirj/OneDrive - Universitetet i Agder/Documents/ELE112/LAB_5/LAB_5/LAB_5.sim/sim_1/impl/timing/ELE112_LAB_5_tb_time_impl.v
INFO: [SIM-utils-37] SDF generated:C:/Users/geirj/OneDrive - Universitetet i Agder/Documents/ELE112/LAB_5/LAB_5/LAB_5.sim/sim_1/impl/timing/ELE112_LAB_5_tb_time_impl.sdf
INFO: [SIM-utils-54] Inspecting design source files for 'ELE112_LAB_5_tb' in fileset 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/geirj/OneDrive - Universitetet i Agder/Documents/ELE112/LAB_5/LAB_5/LAB_5.sim/sim_1/impl/timing'
"xvlog -m64 --relax -prj ELE112_LAB_5_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/geirj/OneDrive - Universitetet i Agder/Documents/ELE112/LAB_5/LAB_5/LAB_5.sim/sim_1/impl/timing/ELE112_LAB_5_tb_time_impl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ELE112_LAB_5
INFO: [VRFC 10-311] analyzing module ELE112_shiftlne
INFO: [VRFC 10-311] analyzing module ele112_UpDownCounter
INFO: [VRFC 10-311] analyzing module ele112_regn
INFO: [VRFC 10-311] analyzing module ele112_regn_0
INFO: [VRFC 10-311] analyzing module ele112_regn_1
INFO: [VRFC 10-311] analyzing module glbl
"xvhdl -m64 --relax -prj ELE112_LAB_5_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/geirj/OneDrive - Universitetet i Agder/Documents/ELE112/LAB_5/LAB_5/LAB_5.srcs/sim_1/new/ELE112_LAB_5_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity ELE112_LAB_5_tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/geirj/OneDrive - Universitetet i Agder/Documents/ELE112/LAB_5/LAB_5/LAB_5.sim/sim_1/impl/timing'
Vivado Simulator 2017.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.2/bin/unwrapped/win64.o/xelab.exe -wto 9ec5c2bbfcec493c9bc26b2461348983 --debug typical --relax --mt 2 --maxdelay -L xil_defaultlib -L simprims_ver -L secureip --snapshot ELE112_LAB_5_tb_time_impl -transport_int_delays -pulse_r 0 -pulse_int_r 0 -pulse_e 0 -pulse_int_e 0 xil_defaultlib.ELE112_LAB_5_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
INFO: [XSIM 43-3451] SDF backannotation process started with SDF file "ELE112_LAB_5_tb_time_impl.sdf", for root module "ELE112_LAB_5_tb/UUT".
INFO: [XSIM 43-3452] SDF backannotation was successful for SDF file "ELE112_LAB_5_tb_time_impl.sdf", for root module "ELE112_LAB_5_tb/UUT".
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package vl.vl_types
Compiling module xil_defaultlib.glbl
Compiling module simprims_ver.BUFG
Compiling module simprims_ver.IBUF
Compiling module simprims_ver.LUT6
Compiling module simprims_ver.LUT4
Compiling module simprims_ver.x_lut1_mux2
Compiling module simprims_ver.LUT1
Compiling module simprims_ver.x_lut2_mux4
Compiling module simprims_ver.LUT2
Compiling module simprims_ver.x_lut3_mux8
Compiling module simprims_ver.LUT3
Compiling module simprims_ver.LUT5
Compiling module simprims_ver.FDCE(IS_C_INVERTED=1'b1)
Compiling module xil_defaultlib.ele112_UpDownCounter
Compiling module simprims_ver.OBUF
Compiling module simprims_ver.FDCE_default
Compiling module simprims_ver.FDRE_default
Compiling module simprims_ver.latchsre_ldce
Compiling module simprims_ver.LDCE
Compiling module simprims_ver.FDPE(IS_C_INVERTED=1'b1)
Compiling module simprims_ver.FDRE(IS_C_INVERTED=1'b1)
Compiling module simprims_ver.FDSE(IS_C_INVERTED=1'b1)
Compiling module simprims_ver.SRL16E(IS_CLK_INVERTED=1'b1)
Compiling module xil_defaultlib.ELE112_shiftlne
Compiling module xil_defaultlib.ele112_regn
Compiling module xil_defaultlib.ele112_regn_0
Compiling module xil_defaultlib.ele112_regn_1
Compiling module xil_defaultlib.ELE112_LAB_5
Compiling architecture behavioral of entity xil_defaultlib.ele112_lab_5_tb
Built simulation snapshot ELE112_LAB_5_tb_time_impl
ERROR: [Common 17-165] Too many positional options when parsing '-notrace', please type 'webtalk -help' for usage info.

run_program: Time (s): cpu = 00:00:18 ; elapsed = 00:00:08 . Memory (MB): peak = 1944.938 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '8' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/geirj/OneDrive - Universitetet i Agder/Documents/ELE112/LAB_5/LAB_5/LAB_5.sim/sim_1/impl/timing'
INFO: [USF-XSim-98] *** Running xsim
   with args "ELE112_LAB_5_tb_time_impl -key {Post-Implementation:sim_1:Timing:ELE112_LAB_5_tb} -tclbatch {ELE112_LAB_5_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2017.2
Time resolution is 1 ps
source ELE112_LAB_5_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'ELE112_LAB_5_tb_time_impl' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:32 ; elapsed = 00:00:13 . Memory (MB): peak = 1944.938 ; gain = 12.188
run 300 us
WARNING: "C:\Xilinx\Vivado\2017.2\data/verilog/src/unisims/LDCE.v" Line 171: Timing violation in scope /ELE112_LAB_5_tb/UUT/SCLK_OUT_reg_LDC/TChk171_1124 at time 2757431 ps $width (posedge G,(0:0:0),0,notifier) 
WARNING: "C:\Xilinx\Vivado\2017.2\data/verilog/src/unisims/LDCE.v" Line 171: Timing violation in scope /ELE112_LAB_5_tb/UUT/SCLK_OUT_reg_LDC/TChk171_1124 at time 5457431 ps $width (posedge G,(0:0:0),0,notifier) 
WARNING: "C:\Xilinx\Vivado\2017.2\data/verilog/src/unisims/LDCE.v" Line 171: Timing violation in scope /ELE112_LAB_5_tb/UUT/SCLK_OUT_reg_LDC/TChk171_1124 at time 8157431 ps $width (posedge G,(0:0:0),0,notifier) 
WARNING: "C:\Xilinx\Vivado\2017.2\data/verilog/src/unisims/LDCE.v" Line 171: Timing violation in scope /ELE112_LAB_5_tb/UUT/SCLK_OUT_reg_LDC/TChk171_1124 at time 10857431 ps $width (posedge G,(0:0:0),0,notifier) 
WARNING: "C:\Xilinx\Vivado\2017.2\data/verilog/src/unisims/LDCE.v" Line 171: Timing violation in scope /ELE112_LAB_5_tb/UUT/SCLK_OUT_reg_LDC/TChk171_1124 at time 13557431 ps $width (posedge G,(0:0:0),0,notifier) 
WARNING: "C:\Xilinx\Vivado\2017.2\data/verilog/src/unisims/LDCE.v" Line 171: Timing violation in scope /ELE112_LAB_5_tb/UUT/SCLK_OUT_reg_LDC/TChk171_1124 at time 16257431 ps $width (posedge G,(0:0:0),0,notifier) 
WARNING: "C:\Xilinx\Vivado\2017.2\data/verilog/src/unisims/LDCE.v" Line 171: Timing violation in scope /ELE112_LAB_5_tb/UUT/SCLK_OUT_reg_LDC/TChk171_1124 at time 18957431 ps $width (posedge G,(0:0:0),0,notifier) 
WARNING: "C:\Xilinx\Vivado\2017.2\data/verilog/src/unisims/LDCE.v" Line 171: Timing violation in scope /ELE112_LAB_5_tb/UUT/SCLK_OUT_reg_LDC/TChk171_1124 at time 21657431 ps $width (posedge G,(0:0:0),0,notifier) 
WARNING: "C:\Xilinx\Vivado\2017.2\data/verilog/src/unisims/LDCE.v" Line 171: Timing violation in scope /ELE112_LAB_5_tb/UUT/SCLK_OUT_reg_LDC/TChk171_1124 at time 24357431 ps $width (posedge G,(0:0:0),0,notifier) 
WARNING: "C:\Xilinx\Vivado\2017.2\data/verilog/src/unisims/LDCE.v" Line 171: Timing violation in scope /ELE112_LAB_5_tb/UUT/SCLK_OUT_reg_LDC/TChk171_1124 at time 27057431 ps $width (posedge G,(0:0:0),0,notifier) 
WARNING: "C:\Xilinx\Vivado\2017.2\data/verilog/src/unisims/LDCE.v" Line 171: Timing violation in scope /ELE112_LAB_5_tb/UUT/SCLK_OUT_reg_LDC/TChk171_1124 at time 29757431 ps $width (posedge G,(0:0:0),0,notifier) 
WARNING: "C:\Xilinx\Vivado\2017.2\data/verilog/src/unisims/LDCE.v" Line 171: Timing violation in scope /ELE112_LAB_5_tb/UUT/SCLK_OUT_reg_LDC/TChk171_1124 at time 32457431 ps $width (posedge G,(0:0:0),0,notifier) 
WARNING: "C:\Xilinx\Vivado\2017.2\data/verilog/src/unisims/LDCE.v" Line 171: Timing violation in scope /ELE112_LAB_5_tb/UUT/SCLK_OUT_reg_LDC/TChk171_1124 at time 35157431 ps $width (posedge G,(0:0:0),0,notifier) 
WARNING: "C:\Xilinx\Vivado\2017.2\data/verilog/src/unisims/LDCE.v" Line 171: Timing violation in scope /ELE112_LAB_5_tb/UUT/SCLK_OUT_reg_LDC/TChk171_1124 at time 37857431 ps $width (posedge G,(0:0:0),0,notifier) 
WARNING: "C:\Xilinx\Vivado\2017.2\data/verilog/src/unisims/LDCE.v" Line 171: Timing violation in scope /ELE112_LAB_5_tb/UUT/SCLK_OUT_reg_LDC/TChk171_1124 at time 40557431 ps $width (posedge G,(0:0:0),0,notifier) 
WARNING: "C:\Xilinx\Vivado\2017.2\data/verilog/src/unisims/LDCE.v" Line 171: Timing violation in scope /ELE112_LAB_5_tb/UUT/SCLK_OUT_reg_LDC/TChk171_1124 at time 43257431 ps $width (posedge G,(0:0:0),0,notifier) 
WARNING: "C:\Xilinx\Vivado\2017.2\data/verilog/src/unisims/LDCE.v" Line 171: Timing violation in scope /ELE112_LAB_5_tb/UUT/SCLK_OUT_reg_LDC/TChk171_1124 at time 45957431 ps $width (posedge G,(0:0:0),0,notifier) 
WARNING: "C:\Xilinx\Vivado\2017.2\data/verilog/src/unisims/LDCE.v" Line 171: Timing violation in scope /ELE112_LAB_5_tb/UUT/SCLK_OUT_reg_LDC/TChk171_1124 at time 48657431 ps $width (posedge G,(0:0:0),0,notifier) 
WARNING: "C:\Xilinx\Vivado\2017.2\data/verilog/src/unisims/LDCE.v" Line 171: Timing violation in scope /ELE112_LAB_5_tb/UUT/SCLK_OUT_reg_LDC/TChk171_1124 at time 51357431 ps $width (posedge G,(0:0:0),0,notifier) 
WARNING: "C:\Xilinx\Vivado\2017.2\data/verilog/src/unisims/LDCE.v" Line 171: Timing violation in scope /ELE112_LAB_5_tb/UUT/SCLK_OUT_reg_LDC/TChk171_1124 at time 54057431 ps $width (posedge G,(0:0:0),0,notifier) 
WARNING: "C:\Xilinx\Vivado\2017.2\data/verilog/src/unisims/LDCE.v" Line 171: Timing violation in scope /ELE112_LAB_5_tb/UUT/SCLK_OUT_reg_LDC/TChk171_1124 at time 56757431 ps $width (posedge G,(0:0:0),0,notifier) 
WARNING: "C:\Xilinx\Vivado\2017.2\data/verilog/src/unisims/LDCE.v" Line 171: Timing violation in scope /ELE112_LAB_5_tb/UUT/SCLK_OUT_reg_LDC/TChk171_1124 at time 59457431 ps $width (posedge G,(0:0:0),0,notifier) 
WARNING: "C:\Xilinx\Vivado\2017.2\data/verilog/src/unisims/LDCE.v" Line 171: Timing violation in scope /ELE112_LAB_5_tb/UUT/SCLK_OUT_reg_LDC/TChk171_1124 at time 62157431 ps $width (posedge G,(0:0:0),0,notifier) 
WARNING: "C:\Xilinx\Vivado\2017.2\data/verilog/src/unisims/LDCE.v" Line 171: Timing violation in scope /ELE112_LAB_5_tb/UUT/SCLK_OUT_reg_LDC/TChk171_1124 at time 64857431 ps $width (posedge G,(0:0:0),0,notifier) 
WARNING: "C:\Xilinx\Vivado\2017.2\data/verilog/src/unisims/LDCE.v" Line 171: Timing violation in scope /ELE112_LAB_5_tb/UUT/SCLK_OUT_reg_LDC/TChk171_1124 at time 67557431 ps $width (posedge G,(0:0:0),0,notifier) 
WARNING: "C:\Xilinx\Vivado\2017.2\data/verilog/src/unisims/LDCE.v" Line 171: Timing violation in scope /ELE112_LAB_5_tb/UUT/SCLK_OUT_reg_LDC/TChk171_1124 at time 70257431 ps $width (posedge G,(0:0:0),0,notifier) 
WARNING: "C:\Xilinx\Vivado\2017.2\data/verilog/src/unisims/LDCE.v" Line 171: Timing violation in scope /ELE112_LAB_5_tb/UUT/SCLK_OUT_reg_LDC/TChk171_1124 at time 72957431 ps $width (posedge G,(0:0:0),0,notifier) 
WARNING: "C:\Xilinx\Vivado\2017.2\data/verilog/src/unisims/LDCE.v" Line 171: Timing violation in scope /ELE112_LAB_5_tb/UUT/SCLK_OUT_reg_LDC/TChk171_1124 at time 75657431 ps $width (posedge G,(0:0:0),0,notifier) 
WARNING: "C:\Xilinx\Vivado\2017.2\data/verilog/src/unisims/LDCE.v" Line 171: Timing violation in scope /ELE112_LAB_5_tb/UUT/SCLK_OUT_reg_LDC/TChk171_1124 at time 78357431 ps $width (posedge G,(0:0:0),0,notifier) 
WARNING: "C:\Xilinx\Vivado\2017.2\data/verilog/src/unisims/LDCE.v" Line 171: Timing violation in scope /ELE112_LAB_5_tb/UUT/SCLK_OUT_reg_LDC/TChk171_1124 at time 81057431 ps $width (posedge G,(0:0:0),0,notifier) 
WARNING: "C:\Xilinx\Vivado\2017.2\data/verilog/src/unisims/LDCE.v" Line 171: Timing violation in scope /ELE112_LAB_5_tb/UUT/SCLK_OUT_reg_LDC/TChk171_1124 at time 83757431 ps $width (posedge G,(0:0:0),0,notifier) 
WARNING: "C:\Xilinx\Vivado\2017.2\data/verilog/src/unisims/LDCE.v" Line 171: Timing violation in scope /ELE112_LAB_5_tb/UUT/SCLK_OUT_reg_LDC/TChk171_1124 at time 86457431 ps $width (posedge G,(0:0:0),0,notifier) 
WARNING: "C:\Xilinx\Vivado\2017.2\data/verilog/src/unisims/LDCE.v" Line 171: Timing violation in scope /ELE112_LAB_5_tb/UUT/SCLK_OUT_reg_LDC/TChk171_1124 at time 89157431 ps $width (posedge G,(0:0:0),0,notifier) 
WARNING: "C:\Xilinx\Vivado\2017.2\data/verilog/src/unisims/LDCE.v" Line 171: Timing violation in scope /ELE112_LAB_5_tb/UUT/SCLK_OUT_reg_LDC/TChk171_1124 at time 91857431 ps $width (posedge G,(0:0:0),0,notifier) 
WARNING: "C:\Xilinx\Vivado\2017.2\data/verilog/src/unisims/LDCE.v" Line 171: Timing violation in scope /ELE112_LAB_5_tb/UUT/SCLK_OUT_reg_LDC/TChk171_1124 at time 94557431 ps $width (posedge G,(0:0:0),0,notifier) 
WARNING: "C:\Xilinx\Vivado\2017.2\data/verilog/src/unisims/LDCE.v" Line 171: Timing violation in scope /ELE112_LAB_5_tb/UUT/SCLK_OUT_reg_LDC/TChk171_1124 at time 97257431 ps $width (posedge G,(0:0:0),0,notifier) 
WARNING: "C:\Xilinx\Vivado\2017.2\data/verilog/src/unisims/LDCE.v" Line 171: Timing violation in scope /ELE112_LAB_5_tb/UUT/SCLK_OUT_reg_LDC/TChk171_1124 at time 99957431 ps $width (posedge G,(0:0:0),0,notifier) 
WARNING: "C:\Xilinx\Vivado\2017.2\data/verilog/src/unisims/LDCE.v" Line 171: Timing violation in scope /ELE112_LAB_5_tb/UUT/SCLK_OUT_reg_LDC/TChk171_1124 at time 102657431 ps $width (posedge G,(0:0:0),0,notifier) 
WARNING: "C:\Xilinx\Vivado\2017.2\data/verilog/src/unisims/LDCE.v" Line 171: Timing violation in scope /ELE112_LAB_5_tb/UUT/SCLK_OUT_reg_LDC/TChk171_1124 at time 105357431 ps $width (posedge G,(0:0:0),0,notifier) 
WARNING: "C:\Xilinx\Vivado\2017.2\data/verilog/src/unisims/LDCE.v" Line 171: Timing violation in scope /ELE112_LAB_5_tb/UUT/SCLK_OUT_reg_LDC/TChk171_1124 at time 108057431 ps $width (posedge G,(0:0:0),0,notifier) 
WARNING: "C:\Xilinx\Vivado\2017.2\data/verilog/src/unisims/LDCE.v" Line 171: Timing violation in scope /ELE112_LAB_5_tb/UUT/SCLK_OUT_reg_LDC/TChk171_1124 at time 110757431 ps $width (posedge G,(0:0:0),0,notifier) 
WARNING: "C:\Xilinx\Vivado\2017.2\data/verilog/src/unisims/LDCE.v" Line 171: Timing violation in scope /ELE112_LAB_5_tb/UUT/SCLK_OUT_reg_LDC/TChk171_1124 at time 113457431 ps $width (posedge G,(0:0:0),0,notifier) 
WARNING: "C:\Xilinx\Vivado\2017.2\data/verilog/src/unisims/LDCE.v" Line 171: Timing violation in scope /ELE112_LAB_5_tb/UUT/SCLK_OUT_reg_LDC/TChk171_1124 at time 116157431 ps $width (posedge G,(0:0:0),0,notifier) 
WARNING: "C:\Xilinx\Vivado\2017.2\data/verilog/src/unisims/LDCE.v" Line 171: Timing violation in scope /ELE112_LAB_5_tb/UUT/SCLK_OUT_reg_LDC/TChk171_1124 at time 118857431 ps $width (posedge G,(0:0:0),0,notifier) 
WARNING: "C:\Xilinx\Vivado\2017.2\data/verilog/src/unisims/LDCE.v" Line 171: Timing violation in scope /ELE112_LAB_5_tb/UUT/SCLK_OUT_reg_LDC/TChk171_1124 at time 121557431 ps $width (posedge G,(0:0:0),0,notifier) 
WARNING: "C:\Xilinx\Vivado\2017.2\data/verilog/src/unisims/LDCE.v" Line 171: Timing violation in scope /ELE112_LAB_5_tb/UUT/SCLK_OUT_reg_LDC/TChk171_1124 at time 124257431 ps $width (posedge G,(0:0:0),0,notifier) 
WARNING: "C:\Xilinx\Vivado\2017.2\data/verilog/src/unisims/LDCE.v" Line 171: Timing violation in scope /ELE112_LAB_5_tb/UUT/SCLK_OUT_reg_LDC/TChk171_1124 at time 126957431 ps $width (posedge G,(0:0:0),0,notifier) 
WARNING: "C:\Xilinx\Vivado\2017.2\data/verilog/src/unisims/LDCE.v" Line 171: Timing violation in scope /ELE112_LAB_5_tb/UUT/SCLK_OUT_reg_LDC/TChk171_1124 at time 129657431 ps $width (posedge G,(0:0:0),0,notifier) 
WARNING: "C:\Xilinx\Vivado\2017.2\data/verilog/src/unisims/LDCE.v" Line 171: Timing violation in scope /ELE112_LAB_5_tb/UUT/SCLK_OUT_reg_LDC/TChk171_1124 at time 132357431 ps $width (posedge G,(0:0:0),0,notifier) 
WARNING: "C:\Xilinx\Vivado\2017.2\data/verilog/src/unisims/LDCE.v" Line 171: Timing violation in scope /ELE112_LAB_5_tb/UUT/SCLK_OUT_reg_LDC/TChk171_1124 at time 135057431 ps $width (posedge G,(0:0:0),0,notifier) 
WARNING: "C:\Xilinx\Vivado\2017.2\data/verilog/src/unisims/LDCE.v" Line 171: Timing violation in scope /ELE112_LAB_5_tb/UUT/SCLK_OUT_reg_LDC/TChk171_1124 at time 137757431 ps $width (posedge G,(0:0:0),0,notifier) 
WARNING: "C:\Xilinx\Vivado\2017.2\data/verilog/src/unisims/LDCE.v" Line 171: Timing violation in scope /ELE112_LAB_5_tb/UUT/SCLK_OUT_reg_LDC/TChk171_1124 at time 140457431 ps $width (posedge G,(0:0:0),0,notifier) 
WARNING: "C:\Xilinx\Vivado\2017.2\data/verilog/src/unisims/LDCE.v" Line 171: Timing violation in scope /ELE112_LAB_5_tb/UUT/SCLK_OUT_reg_LDC/TChk171_1124 at time 143157431 ps $width (posedge G,(0:0:0),0,notifier) 
WARNING: "C:\Xilinx\Vivado\2017.2\data/verilog/src/unisims/LDCE.v" Line 171: Timing violation in scope /ELE112_LAB_5_tb/UUT/SCLK_OUT_reg_LDC/TChk171_1124 at time 145857431 ps $width (posedge G,(0:0:0),0,notifier) 
WARNING: "C:\Xilinx\Vivado\2017.2\data/verilog/src/unisims/LDCE.v" Line 171: Timing violation in scope /ELE112_LAB_5_tb/UUT/SCLK_OUT_reg_LDC/TChk171_1124 at time 148557431 ps $width (posedge G,(0:0:0),0,notifier) 
WARNING: "C:\Xilinx\Vivado\2017.2\data/verilog/src/unisims/LDCE.v" Line 171: Timing violation in scope /ELE112_LAB_5_tb/UUT/SCLK_OUT_reg_LDC/TChk171_1124 at time 151257431 ps $width (posedge G,(0:0:0),0,notifier) 
WARNING: "C:\Xilinx\Vivado\2017.2\data/verilog/src/unisims/LDCE.v" Line 171: Timing violation in scope /ELE112_LAB_5_tb/UUT/SCLK_OUT_reg_LDC/TChk171_1124 at time 153957431 ps $width (posedge G,(0:0:0),0,notifier) 
WARNING: "C:\Xilinx\Vivado\2017.2\data/verilog/src/unisims/LDCE.v" Line 171: Timing violation in scope /ELE112_LAB_5_tb/UUT/SCLK_OUT_reg_LDC/TChk171_1124 at time 156657431 ps $width (posedge G,(0:0:0),0,notifier) 
WARNING: "C:\Xilinx\Vivado\2017.2\data/verilog/src/unisims/LDCE.v" Line 171: Timing violation in scope /ELE112_LAB_5_tb/UUT/SCLK_OUT_reg_LDC/TChk171_1124 at time 159357431 ps $width (posedge G,(0:0:0),0,notifier) 
WARNING: "C:\Xilinx\Vivado\2017.2\data/verilog/src/unisims/LDCE.v" Line 171: Timing violation in scope /ELE112_LAB_5_tb/UUT/SCLK_OUT_reg_LDC/TChk171_1124 at time 162057431 ps $width (posedge G,(0:0:0),0,notifier) 
WARNING: "C:\Xilinx\Vivado\2017.2\data/verilog/src/unisims/LDCE.v" Line 171: Timing violation in scope /ELE112_LAB_5_tb/UUT/SCLK_OUT_reg_LDC/TChk171_1124 at time 164757431 ps $width (posedge G,(0:0:0),0,notifier) 
WARNING: "C:\Xilinx\Vivado\2017.2\data/verilog/src/unisims/LDCE.v" Line 171: Timing violation in scope /ELE112_LAB_5_tb/UUT/SCLK_OUT_reg_LDC/TChk171_1124 at time 167457431 ps $width (posedge G,(0:0:0),0,notifier) 
WARNING: "C:\Xilinx\Vivado\2017.2\data/verilog/src/unisims/LDCE.v" Line 171: Timing violation in scope /ELE112_LAB_5_tb/UUT/SCLK_OUT_reg_LDC/TChk171_1124 at time 170157431 ps $width (posedge G,(0:0:0),0,notifier) 
WARNING: "C:\Xilinx\Vivado\2017.2\data/verilog/src/unisims/LDCE.v" Line 171: Timing violation in scope /ELE112_LAB_5_tb/UUT/SCLK_OUT_reg_LDC/TChk171_1124 at time 172857431 ps $width (posedge G,(0:0:0),0,notifier) 
WARNING: "C:\Xilinx\Vivado\2017.2\data/verilog/src/unisims/LDCE.v" Line 171: Timing violation in scope /ELE112_LAB_5_tb/UUT/SCLK_OUT_reg_LDC/TChk171_1124 at time 175557431 ps $width (posedge G,(0:0:0),0,notifier) 
WARNING: "C:\Xilinx\Vivado\2017.2\data/verilog/src/unisims/LDCE.v" Line 171: Timing violation in scope /ELE112_LAB_5_tb/UUT/SCLK_OUT_reg_LDC/TChk171_1124 at time 178257431 ps $width (posedge G,(0:0:0),0,notifier) 
WARNING: "C:\Xilinx\Vivado\2017.2\data/verilog/src/unisims/LDCE.v" Line 171: Timing violation in scope /ELE112_LAB_5_tb/UUT/SCLK_OUT_reg_LDC/TChk171_1124 at time 180957431 ps $width (posedge G,(0:0:0),0,notifier) 
WARNING: "C:\Xilinx\Vivado\2017.2\data/verilog/src/unisims/LDCE.v" Line 171: Timing violation in scope /ELE112_LAB_5_tb/UUT/SCLK_OUT_reg_LDC/TChk171_1124 at time 183657431 ps $width (posedge G,(0:0:0),0,notifier) 
WARNING: "C:\Xilinx\Vivado\2017.2\data/verilog/src/unisims/LDCE.v" Line 171: Timing violation in scope /ELE112_LAB_5_tb/UUT/SCLK_OUT_reg_LDC/TChk171_1124 at time 186357431 ps $width (posedge G,(0:0:0),0,notifier) 
WARNING: "C:\Xilinx\Vivado\2017.2\data/verilog/src/unisims/LDCE.v" Line 171: Timing violation in scope /ELE112_LAB_5_tb/UUT/SCLK_OUT_reg_LDC/TChk171_1124 at time 189057431 ps $width (posedge G,(0:0:0),0,notifier) 
WARNING: "C:\Xilinx\Vivado\2017.2\data/verilog/src/unisims/LDCE.v" Line 171: Timing violation in scope /ELE112_LAB_5_tb/UUT/SCLK_OUT_reg_LDC/TChk171_1124 at time 191757431 ps $width (posedge G,(0:0:0),0,notifier) 
WARNING: "C:\Xilinx\Vivado\2017.2\data/verilog/src/unisims/LDCE.v" Line 171: Timing violation in scope /ELE112_LAB_5_tb/UUT/SCLK_OUT_reg_LDC/TChk171_1124 at time 194457431 ps $width (posedge G,(0:0:0),0,notifier) 
WARNING: "C:\Xilinx\Vivado\2017.2\data/verilog/src/unisims/LDCE.v" Line 171: Timing violation in scope /ELE112_LAB_5_tb/UUT/SCLK_OUT_reg_LDC/TChk171_1124 at time 197157431 ps $width (posedge G,(0:0:0),0,notifier) 
WARNING: "C:\Xilinx\Vivado\2017.2\data/verilog/src/unisims/LDCE.v" Line 171: Timing violation in scope /ELE112_LAB_5_tb/UUT/SCLK_OUT_reg_LDC/TChk171_1124 at time 199857431 ps $width (posedge G,(0:0:0),0,notifier) 
WARNING: "C:\Xilinx\Vivado\2017.2\data/verilog/src/unisims/LDCE.v" Line 171: Timing violation in scope /ELE112_LAB_5_tb/UUT/SCLK_OUT_reg_LDC/TChk171_1124 at time 202557431 ps $width (posedge G,(0:0:0),0,notifier) 
WARNING: "C:\Xilinx\Vivado\2017.2\data/verilog/src/unisims/LDCE.v" Line 171: Timing violation in scope /ELE112_LAB_5_tb/UUT/SCLK_OUT_reg_LDC/TChk171_1124 at time 205257431 ps $width (posedge G,(0:0:0),0,notifier) 
WARNING: "C:\Xilinx\Vivado\2017.2\data/verilog/src/unisims/LDCE.v" Line 171: Timing violation in scope /ELE112_LAB_5_tb/UUT/SCLK_OUT_reg_LDC/TChk171_1124 at time 207957431 ps $width (posedge G,(0:0:0),0,notifier) 
WARNING: "C:\Xilinx\Vivado\2017.2\data/verilog/src/unisims/LDCE.v" Line 171: Timing violation in scope /ELE112_LAB_5_tb/UUT/SCLK_OUT_reg_LDC/TChk171_1124 at time 210657431 ps $width (posedge G,(0:0:0),0,notifier) 
WARNING: "C:\Xilinx\Vivado\2017.2\data/verilog/src/unisims/LDCE.v" Line 171: Timing violation in scope /ELE112_LAB_5_tb/UUT/SCLK_OUT_reg_LDC/TChk171_1124 at time 213357431 ps $width (posedge G,(0:0:0),0,notifier) 
WARNING: "C:\Xilinx\Vivado\2017.2\data/verilog/src/unisims/LDCE.v" Line 171: Timing violation in scope /ELE112_LAB_5_tb/UUT/SCLK_OUT_reg_LDC/TChk171_1124 at time 216057431 ps $width (posedge G,(0:0:0),0,notifier) 
WARNING: "C:\Xilinx\Vivado\2017.2\data/verilog/src/unisims/LDCE.v" Line 171: Timing violation in scope /ELE112_LAB_5_tb/UUT/SCLK_OUT_reg_LDC/TChk171_1124 at time 218757431 ps $width (posedge G,(0:0:0),0,notifier) 
WARNING: "C:\Xilinx\Vivado\2017.2\data/verilog/src/unisims/LDCE.v" Line 171: Timing violation in scope /ELE112_LAB_5_tb/UUT/SCLK_OUT_reg_LDC/TChk171_1124 at time 221457431 ps $width (posedge G,(0:0:0),0,notifier) 
WARNING: "C:\Xilinx\Vivado\2017.2\data/verilog/src/unisims/LDCE.v" Line 171: Timing violation in scope /ELE112_LAB_5_tb/UUT/SCLK_OUT_reg_LDC/TChk171_1124 at time 224157431 ps $width (posedge G,(0:0:0),0,notifier) 
WARNING: "C:\Xilinx\Vivado\2017.2\data/verilog/src/unisims/LDCE.v" Line 171: Timing violation in scope /ELE112_LAB_5_tb/UUT/SCLK_OUT_reg_LDC/TChk171_1124 at time 226857431 ps $width (posedge G,(0:0:0),0,notifier) 
WARNING: "C:\Xilinx\Vivado\2017.2\data/verilog/src/unisims/LDCE.v" Line 171: Timing violation in scope /ELE112_LAB_5_tb/UUT/SCLK_OUT_reg_LDC/TChk171_1124 at time 229557431 ps $width (posedge G,(0:0:0),0,notifier) 
WARNING: "C:\Xilinx\Vivado\2017.2\data/verilog/src/unisims/LDCE.v" Line 171: Timing violation in scope /ELE112_LAB_5_tb/UUT/SCLK_OUT_reg_LDC/TChk171_1124 at time 232257431 ps $width (posedge G,(0:0:0),0,notifier) 
WARNING: "C:\Xilinx\Vivado\2017.2\data/verilog/src/unisims/LDCE.v" Line 171: Timing violation in scope /ELE112_LAB_5_tb/UUT/SCLK_OUT_reg_LDC/TChk171_1124 at time 234957431 ps $width (posedge G,(0:0:0),0,notifier) 
WARNING: "C:\Xilinx\Vivado\2017.2\data/verilog/src/unisims/LDCE.v" Line 171: Timing violation in scope /ELE112_LAB_5_tb/UUT/SCLK_OUT_reg_LDC/TChk171_1124 at time 237657431 ps $width (posedge G,(0:0:0),0,notifier) 
WARNING: "C:\Xilinx\Vivado\2017.2\data/verilog/src/unisims/LDCE.v" Line 171: Timing violation in scope /ELE112_LAB_5_tb/UUT/SCLK_OUT_reg_LDC/TChk171_1124 at time 240357431 ps $width (posedge G,(0:0:0),0,notifier) 
WARNING: "C:\Xilinx\Vivado\2017.2\data/verilog/src/unisims/LDCE.v" Line 171: Timing violation in scope /ELE112_LAB_5_tb/UUT/SCLK_OUT_reg_LDC/TChk171_1124 at time 243057431 ps $width (posedge G,(0:0:0),0,notifier) 
WARNING: "C:\Xilinx\Vivado\2017.2\data/verilog/src/unisims/LDCE.v" Line 171: Timing violation in scope /ELE112_LAB_5_tb/UUT/SCLK_OUT_reg_LDC/TChk171_1124 at time 245757431 ps $width (posedge G,(0:0:0),0,notifier) 
WARNING: "C:\Xilinx\Vivado\2017.2\data/verilog/src/unisims/LDCE.v" Line 171: Timing violation in scope /ELE112_LAB_5_tb/UUT/SCLK_OUT_reg_LDC/TChk171_1124 at time 248457431 ps $width (posedge G,(0:0:0),0,notifier) 
WARNING: "C:\Xilinx\Vivado\2017.2\data/verilog/src/unisims/LDCE.v" Line 171: Timing violation in scope /ELE112_LAB_5_tb/UUT/SCLK_OUT_reg_LDC/TChk171_1124 at time 251157431 ps $width (posedge G,(0:0:0),0,notifier) 
WARNING: "C:\Xilinx\Vivado\2017.2\data/verilog/src/unisims/LDCE.v" Line 171: Timing violation in scope /ELE112_LAB_5_tb/UUT/SCLK_OUT_reg_LDC/TChk171_1124 at time 253857431 ps $width (posedge G,(0:0:0),0,notifier) 
WARNING: "C:\Xilinx\Vivado\2017.2\data/verilog/src/unisims/LDCE.v" Line 171: Timing violation in scope /ELE112_LAB_5_tb/UUT/SCLK_OUT_reg_LDC/TChk171_1124 at time 256557431 ps $width (posedge G,(0:0:0),0,notifier) 
WARNING: "C:\Xilinx\Vivado\2017.2\data/verilog/src/unisims/LDCE.v" Line 171: Timing violation in scope /ELE112_LAB_5_tb/UUT/SCLK_OUT_reg_LDC/TChk171_1124 at time 259257431 ps $width (posedge G,(0:0:0),0,notifier) 
WARNING: "C:\Xilinx\Vivado\2017.2\data/verilog/src/unisims/LDCE.v" Line 171: Timing violation in scope /ELE112_LAB_5_tb/UUT/SCLK_OUT_reg_LDC/TChk171_1124 at time 261957431 ps $width (posedge G,(0:0:0),0,notifier) 
WARNING: "C:\Xilinx\Vivado\2017.2\data/verilog/src/unisims/LDCE.v" Line 171: Timing violation in scope /ELE112_LAB_5_tb/UUT/SCLK_OUT_reg_LDC/TChk171_1124 at time 264657431 ps $width (posedge G,(0:0:0),0,notifier) 
WARNING: "C:\Xilinx\Vivado\2017.2\data/verilog/src/unisims/LDCE.v" Line 171: Timing violation in scope /ELE112_LAB_5_tb/UUT/SCLK_OUT_reg_LDC/TChk171_1124 at time 267357431 ps $width (posedge G,(0:0:0),0,notifier) 
WARNING: "C:\Xilinx\Vivado\2017.2\data/verilog/src/unisims/LDCE.v" Line 171: Timing violation in scope /ELE112_LAB_5_tb/UUT/SCLK_OUT_reg_LDC/TChk171_1124 at time 270057431 ps $width (posedge G,(0:0:0),0,notifier) 
WARNING: "C:\Xilinx\Vivado\2017.2\data/verilog/src/unisims/LDCE.v" Line 171: Timing violation in scope /ELE112_LAB_5_tb/UUT/SCLK_OUT_reg_LDC/TChk171_1124 at time 272757431 ps $width (posedge G,(0:0:0),0,notifier) 
WARNING: "C:\Xilinx\Vivado\2017.2\data/verilog/src/unisims/LDCE.v" Line 171: Timing violation in scope /ELE112_LAB_5_tb/UUT/SCLK_OUT_reg_LDC/TChk171_1124 at time 275457431 ps $width (posedge G,(0:0:0),0,notifier) 
WARNING: "C:\Xilinx\Vivado\2017.2\data/verilog/src/unisims/LDCE.v" Line 171: Timing violation in scope /ELE112_LAB_5_tb/UUT/SCLK_OUT_reg_LDC/TChk171_1124 at time 278157431 ps $width (posedge G,(0:0:0),0,notifier) 
WARNING: "C:\Xilinx\Vivado\2017.2\data/verilog/src/unisims/LDCE.v" Line 171: Timing violation in scope /ELE112_LAB_5_tb/UUT/SCLK_OUT_reg_LDC/TChk171_1124 at time 280857431 ps $width (posedge G,(0:0:0),0,notifier) 
WARNING: "C:\Xilinx\Vivado\2017.2\data/verilog/src/unisims/LDCE.v" Line 171: Timing violation in scope /ELE112_LAB_5_tb/UUT/SCLK_OUT_reg_LDC/TChk171_1124 at time 283557431 ps $width (posedge G,(0:0:0),0,notifier) 
WARNING: "C:\Xilinx\Vivado\2017.2\data/verilog/src/unisims/LDCE.v" Line 171: Timing violation in scope /ELE112_LAB_5_tb/UUT/SCLK_OUT_reg_LDC/TChk171_1124 at time 286257431 ps $width (posedge G,(0:0:0),0,notifier) 
WARNING: "C:\Xilinx\Vivado\2017.2\data/verilog/src/unisims/LDCE.v" Line 171: Timing violation in scope /ELE112_LAB_5_tb/UUT/SCLK_OUT_reg_LDC/TChk171_1124 at time 288957431 ps $width (posedge G,(0:0:0),0,notifier) 
WARNING: "C:\Xilinx\Vivado\2017.2\data/verilog/src/unisims/LDCE.v" Line 171: Timing violation in scope /ELE112_LAB_5_tb/UUT/SCLK_OUT_reg_LDC/TChk171_1124 at time 291657431 ps $width (posedge G,(0:0:0),0,notifier) 
WARNING: "C:\Xilinx\Vivado\2017.2\data/verilog/src/unisims/LDCE.v" Line 171: Timing violation in scope /ELE112_LAB_5_tb/UUT/SCLK_OUT_reg_LDC/TChk171_1124 at time 294357431 ps $width (posedge G,(0:0:0),0,notifier) 
WARNING: "C:\Xilinx\Vivado\2017.2\data/verilog/src/unisims/LDCE.v" Line 171: Timing violation in scope /ELE112_LAB_5_tb/UUT/SCLK_OUT_reg_LDC/TChk171_1124 at time 297057431 ps $width (posedge G,(0:0:0),0,notifier) 
WARNING: "C:\Xilinx\Vivado\2017.2\data/verilog/src/unisims/LDCE.v" Line 171: Timing violation in scope /ELE112_LAB_5_tb/UUT/SCLK_OUT_reg_LDC/TChk171_1124 at time 299757431 ps $width (posedge G,(0:0:0),0,notifier) 
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'ELE112_LAB_5_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/geirj/OneDrive - Universitetet i Agder/Documents/ELE112/LAB_5/LAB_5/LAB_5.sim/sim_1/behav'
"xvhdl -m64 --relax -prj ELE112_LAB_5_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/geirj/OneDrive - Universitetet i Agder/Documents/ELE112/LAB_5/LAB_5/LAB_5.srcs/sources_1/imports/new/Components.vhd" into library xil_defaultlib
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/geirj/OneDrive - Universitetet i Agder/Documents/ELE112/LAB_5/LAB_5/LAB_5.srcs/sources_1/new/ELE112_LAB_5.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity ELE112_LAB_5
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/geirj/OneDrive - Universitetet i Agder/Documents/ELE112/LAB_5/LAB_5/LAB_5.srcs/sources_1/new/ELE112_shiftlne.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity ELE112_shiftlne
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/geirj/OneDrive - Universitetet i Agder/Documents/ELE112/LAB_5/LAB_5/LAB_5.srcs/sources_1/imports/new/UP_DOWN_CONTER.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity ele112_UpDownCounter
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/geirj/OneDrive - Universitetet i Agder/Documents/ELE112/LAB_5/LAB_5/LAB_5.srcs/sources_1/imports/new/ele112_regn.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity ele112_regn
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/geirj/OneDrive - Universitetet i Agder/Documents/ELE112/LAB_5/LAB_5/LAB_5.srcs/sim_1/new/ELE112_LAB_5_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity ELE112_LAB_5_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/geirj/OneDrive - Universitetet i Agder/Documents/ELE112/LAB_5/LAB_5/LAB_5.sim/sim_1/behav'
Vivado Simulator 2017.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.2/bin/unwrapped/win64.o/xelab.exe -wto 9ec5c2bbfcec493c9bc26b2461348983 --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot ELE112_LAB_5_tb_behav xil_defaultlib.ELE112_LAB_5_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package xil_defaultlib.components
Compiling architecture behavioral of entity xil_defaultlib.ele112_UpDownCounter [ele112_updowncounter_default]
Compiling architecture behavioral of entity xil_defaultlib.ele112_regn [ele112_regn_default]
Compiling architecture behavioral of entity xil_defaultlib.ELE112_shiftlne [\ELE112_shiftlne(n=24)\]
Compiling architecture behavioral of entity xil_defaultlib.ELE112_LAB_5 [ele112_lab_5_default]
Compiling architecture behavioral of entity xil_defaultlib.ele112_lab_5_tb
Built simulation snapshot ELE112_LAB_5_tb_behav
ERROR: [Common 17-165] Too many positional options when parsing '-notrace', please type 'webtalk -help' for usage info.

INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/geirj/OneDrive - Universitetet i Agder/Documents/ELE112/LAB_5/LAB_5/LAB_5.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "ELE112_LAB_5_tb_behav -key {Behavioral:sim_1:Functional:ELE112_LAB_5_tb} -tclbatch {ELE112_LAB_5_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2017.2
Time resolution is 1 ps
source ELE112_LAB_5_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'ELE112_LAB_5_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 1944.938 ; gain = 0.000
run 300 us
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/geirj/OneDrive - Universitetet i Agder/Documents/ELE112/LAB_5/LAB_5/LAB_5.runs/synth_1

launch_runs synth_1 -jobs 4
[Tue Jan 23 13:38:35 2018] Launched synth_1...
Run output will be captured here: C:/Users/geirj/OneDrive - Universitetet i Agder/Documents/ELE112/LAB_5/LAB_5/LAB_5.runs/synth_1/runme.log
launch_runs impl_1 -jobs 4
WARNING: [Project 1-478] Design 'synth_1' is stale and will not be used when launching 'impl_1'
[Tue Jan 23 13:39:14 2018] Launched impl_1...
Run output will be captured here: C:/Users/geirj/OneDrive - Universitetet i Agder/Documents/ELE112/LAB_5/LAB_5/LAB_5.runs/impl_1/runme.log
refresh_design
INFO: [Netlist 29-17] Analyzing 11 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2017.2
INFO: [Project 1-570] Preparing netlist for logic optimization
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.049 . Memory (MB): peak = 1945.938 ; gain = 0.000
Restored from archive | CPU: 0.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.049 . Memory (MB): peak = 1945.938 ; gain = 0.000
WARNING: [Timing 38-313] There are no user specified timing constraints. Timing constraints are needed for proper timing analysis.
launch_simulation -mode post-implementation -type timing
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-20] The target language is set to VHDL, it is not supported for simulation type 'timing', using Verilog instead.
INFO: [SIM-utils-31] Writing simulation netlist file for design 'impl_1'...
INFO: [SIM-utils-32] write_verilog -mode timesim -nolib -sdf_anno true -force -file "C:/Users/geirj/OneDrive - Universitetet i Agder/Documents/ELE112/LAB_5/LAB_5/LAB_5.sim/sim_1/impl/timing/ELE112_LAB_5_tb_time_impl.v"
INFO: [SIM-utils-34] Writing SDF file...
INFO: [SIM-utils-35] write_sdf -mode timesim -process_corner slow -force -file "C:/Users/geirj/OneDrive - Universitetet i Agder/Documents/ELE112/LAB_5/LAB_5/LAB_5.sim/sim_1/impl/timing/ELE112_LAB_5_tb_time_impl.sdf"
INFO: [SIM-utils-36] Netlist generated:C:/Users/geirj/OneDrive - Universitetet i Agder/Documents/ELE112/LAB_5/LAB_5/LAB_5.sim/sim_1/impl/timing/ELE112_LAB_5_tb_time_impl.v
INFO: [SIM-utils-37] SDF generated:C:/Users/geirj/OneDrive - Universitetet i Agder/Documents/ELE112/LAB_5/LAB_5/LAB_5.sim/sim_1/impl/timing/ELE112_LAB_5_tb_time_impl.sdf
INFO: [SIM-utils-54] Inspecting design source files for 'ELE112_LAB_5_tb' in fileset 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/geirj/OneDrive - Universitetet i Agder/Documents/ELE112/LAB_5/LAB_5/LAB_5.sim/sim_1/impl/timing'
"xvlog -m64 --relax -prj ELE112_LAB_5_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/geirj/OneDrive - Universitetet i Agder/Documents/ELE112/LAB_5/LAB_5/LAB_5.sim/sim_1/impl/timing/ELE112_LAB_5_tb_time_impl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ELE112_LAB_5
INFO: [VRFC 10-311] analyzing module ELE112_shiftlne
INFO: [VRFC 10-311] analyzing module ele112_UpDownCounter
INFO: [VRFC 10-311] analyzing module ele112_regn
INFO: [VRFC 10-311] analyzing module ele112_regn_0
INFO: [VRFC 10-311] analyzing module ele112_regn_1
INFO: [VRFC 10-311] analyzing module glbl
"xvhdl -m64 --relax -prj ELE112_LAB_5_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/geirj/OneDrive - Universitetet i Agder/Documents/ELE112/LAB_5/LAB_5/LAB_5.srcs/sim_1/new/ELE112_LAB_5_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity ELE112_LAB_5_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/geirj/OneDrive - Universitetet i Agder/Documents/ELE112/LAB_5/LAB_5/LAB_5.sim/sim_1/impl/timing'
Vivado Simulator 2017.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.2/bin/unwrapped/win64.o/xelab.exe -wto 9ec5c2bbfcec493c9bc26b2461348983 --debug typical --relax --mt 2 --maxdelay -L xil_defaultlib -L simprims_ver -L secureip --snapshot ELE112_LAB_5_tb_time_impl -transport_int_delays -pulse_r 0 -pulse_int_r 0 -pulse_e 0 -pulse_int_e 0 xil_defaultlib.ELE112_LAB_5_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
INFO: [XSIM 43-3451] SDF backannotation process started with SDF file "ELE112_LAB_5_tb_time_impl.sdf", for root module "ELE112_LAB_5_tb/UUT".
INFO: [XSIM 43-3452] SDF backannotation was successful for SDF file "ELE112_LAB_5_tb_time_impl.sdf", for root module "ELE112_LAB_5_tb/UUT".
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package vl.vl_types
Compiling module xil_defaultlib.glbl
Compiling module simprims_ver.BUFG
Compiling module simprims_ver.IBUF
Compiling module simprims_ver.LUT6
Compiling module simprims_ver.LUT4
Compiling module simprims_ver.x_lut1_mux2
Compiling module simprims_ver.LUT1
Compiling module simprims_ver.x_lut2_mux4
Compiling module simprims_ver.LUT2
Compiling module simprims_ver.x_lut3_mux8
Compiling module simprims_ver.LUT3
Compiling module simprims_ver.LUT5
Compiling module simprims_ver.FDCE(IS_C_INVERTED=1'b1)
Compiling module xil_defaultlib.ele112_UpDownCounter
Compiling module simprims_ver.OBUF
Compiling module simprims_ver.FDCE_default
Compiling module simprims_ver.FDRE_default
Compiling module simprims_ver.latchsre_ldce
Compiling module simprims_ver.LDCE
Compiling module simprims_ver.FDPE_default
Compiling module simprims_ver.FDRE(IS_C_INVERTED=1'b1)
Compiling module simprims_ver.FDSE(IS_C_INVERTED=1'b1)
Compiling module simprims_ver.SRL16E(IS_CLK_INVERTED=1'b1)
Compiling module xil_defaultlib.ELE112_shiftlne
Compiling module xil_defaultlib.ele112_regn
Compiling module xil_defaultlib.ele112_regn_0
Compiling module xil_defaultlib.ele112_regn_1
Compiling module xil_defaultlib.ELE112_LAB_5
Compiling architecture behavioral of entity xil_defaultlib.ele112_lab_5_tb
Built simulation snapshot ELE112_LAB_5_tb_time_impl
ERROR: [Common 17-165] Too many positional options when parsing '-notrace', please type 'webtalk -help' for usage info.

run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 1945.938 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '6' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/geirj/OneDrive - Universitetet i Agder/Documents/ELE112/LAB_5/LAB_5/LAB_5.sim/sim_1/impl/timing'
INFO: [USF-XSim-98] *** Running xsim
   with args "ELE112_LAB_5_tb_time_impl -key {Post-Implementation:sim_1:Timing:ELE112_LAB_5_tb} -tclbatch {ELE112_LAB_5_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2017.2
Time resolution is 1 ps
source ELE112_LAB_5_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'ELE112_LAB_5_tb_time_impl' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:10 . Memory (MB): peak = 1945.938 ; gain = 0.000
run 300 us
WARNING: "C:\Xilinx\Vivado\2017.2\data/verilog/src/unisims/LDCE.v" Line 170: Timing violation in scope /ELE112_LAB_5_tb/UUT/SCLK_OUT_reg_LDC/TChk170_1123 at time 2857663 ps $width (posedge CLR,(0:0:0),0,notifier) 
WARNING: "C:\Xilinx\Vivado\2017.2\data/verilog/src/unisims/LDCE.v" Line 170: Timing violation in scope /ELE112_LAB_5_tb/UUT/SCLK_OUT_reg_LDC/TChk170_1123 at time 5657663 ps $width (posedge CLR,(0:0:0),0,notifier) 
WARNING: "C:\Xilinx\Vivado\2017.2\data/verilog/src/unisims/LDCE.v" Line 170: Timing violation in scope /ELE112_LAB_5_tb/UUT/SCLK_OUT_reg_LDC/TChk170_1123 at time 8457663 ps $width (posedge CLR,(0:0:0),0,notifier) 
WARNING: "C:\Xilinx\Vivado\2017.2\data/verilog/src/unisims/LDCE.v" Line 170: Timing violation in scope /ELE112_LAB_5_tb/UUT/SCLK_OUT_reg_LDC/TChk170_1123 at time 11257663 ps $width (posedge CLR,(0:0:0),0,notifier) 
WARNING: "C:\Xilinx\Vivado\2017.2\data/verilog/src/unisims/LDCE.v" Line 170: Timing violation in scope /ELE112_LAB_5_tb/UUT/SCLK_OUT_reg_LDC/TChk170_1123 at time 14057663 ps $width (posedge CLR,(0:0:0),0,notifier) 
WARNING: "C:\Xilinx\Vivado\2017.2\data/verilog/src/unisims/LDCE.v" Line 170: Timing violation in scope /ELE112_LAB_5_tb/UUT/SCLK_OUT_reg_LDC/TChk170_1123 at time 16857663 ps $width (posedge CLR,(0:0:0),0,notifier) 
WARNING: "C:\Xilinx\Vivado\2017.2\data/verilog/src/unisims/LDCE.v" Line 170: Timing violation in scope /ELE112_LAB_5_tb/UUT/SCLK_OUT_reg_LDC/TChk170_1123 at time 19657663 ps $width (posedge CLR,(0:0:0),0,notifier) 
WARNING: "C:\Xilinx\Vivado\2017.2\data/verilog/src/unisims/LDCE.v" Line 170: Timing violation in scope /ELE112_LAB_5_tb/UUT/SCLK_OUT_reg_LDC/TChk170_1123 at time 22457663 ps $width (posedge CLR,(0:0:0),0,notifier) 
WARNING: "C:\Xilinx\Vivado\2017.2\data/verilog/src/unisims/LDCE.v" Line 170: Timing violation in scope /ELE112_LAB_5_tb/UUT/SCLK_OUT_reg_LDC/TChk170_1123 at time 25257663 ps $width (posedge CLR,(0:0:0),0,notifier) 
WARNING: "C:\Xilinx\Vivado\2017.2\data/verilog/src/unisims/LDCE.v" Line 170: Timing violation in scope /ELE112_LAB_5_tb/UUT/SCLK_OUT_reg_LDC/TChk170_1123 at time 28057663 ps $width (posedge CLR,(0:0:0),0,notifier) 
WARNING: "C:\Xilinx\Vivado\2017.2\data/verilog/src/unisims/LDCE.v" Line 170: Timing violation in scope /ELE112_LAB_5_tb/UUT/SCLK_OUT_reg_LDC/TChk170_1123 at time 30857663 ps $width (posedge CLR,(0:0:0),0,notifier) 
WARNING: "C:\Xilinx\Vivado\2017.2\data/verilog/src/unisims/LDCE.v" Line 170: Timing violation in scope /ELE112_LAB_5_tb/UUT/SCLK_OUT_reg_LDC/TChk170_1123 at time 33657663 ps $width (posedge CLR,(0:0:0),0,notifier) 
WARNING: "C:\Xilinx\Vivado\2017.2\data/verilog/src/unisims/LDCE.v" Line 170: Timing violation in scope /ELE112_LAB_5_tb/UUT/SCLK_OUT_reg_LDC/TChk170_1123 at time 36457663 ps $width (posedge CLR,(0:0:0),0,notifier) 
WARNING: "C:\Xilinx\Vivado\2017.2\data/verilog/src/unisims/LDCE.v" Line 170: Timing violation in scope /ELE112_LAB_5_tb/UUT/SCLK_OUT_reg_LDC/TChk170_1123 at time 39257663 ps $width (posedge CLR,(0:0:0),0,notifier) 
WARNING: "C:\Xilinx\Vivado\2017.2\data/verilog/src/unisims/LDCE.v" Line 170: Timing violation in scope /ELE112_LAB_5_tb/UUT/SCLK_OUT_reg_LDC/TChk170_1123 at time 42057663 ps $width (posedge CLR,(0:0:0),0,notifier) 
WARNING: "C:\Xilinx\Vivado\2017.2\data/verilog/src/unisims/LDCE.v" Line 170: Timing violation in scope /ELE112_LAB_5_tb/UUT/SCLK_OUT_reg_LDC/TChk170_1123 at time 44857663 ps $width (posedge CLR,(0:0:0),0,notifier) 
WARNING: "C:\Xilinx\Vivado\2017.2\data/verilog/src/unisims/LDCE.v" Line 170: Timing violation in scope /ELE112_LAB_5_tb/UUT/SCLK_OUT_reg_LDC/TChk170_1123 at time 47657663 ps $width (posedge CLR,(0:0:0),0,notifier) 
WARNING: "C:\Xilinx\Vivado\2017.2\data/verilog/src/unisims/LDCE.v" Line 170: Timing violation in scope /ELE112_LAB_5_tb/UUT/SCLK_OUT_reg_LDC/TChk170_1123 at time 50457663 ps $width (posedge CLR,(0:0:0),0,notifier) 
WARNING: "C:\Xilinx\Vivado\2017.2\data/verilog/src/unisims/LDCE.v" Line 170: Timing violation in scope /ELE112_LAB_5_tb/UUT/SCLK_OUT_reg_LDC/TChk170_1123 at time 53257663 ps $width (posedge CLR,(0:0:0),0,notifier) 
WARNING: "C:\Xilinx\Vivado\2017.2\data/verilog/src/unisims/LDCE.v" Line 170: Timing violation in scope /ELE112_LAB_5_tb/UUT/SCLK_OUT_reg_LDC/TChk170_1123 at time 56057663 ps $width (posedge CLR,(0:0:0),0,notifier) 
WARNING: "C:\Xilinx\Vivado\2017.2\data/verilog/src/unisims/LDCE.v" Line 170: Timing violation in scope /ELE112_LAB_5_tb/UUT/SCLK_OUT_reg_LDC/TChk170_1123 at time 58857663 ps $width (posedge CLR,(0:0:0),0,notifier) 
WARNING: "C:\Xilinx\Vivado\2017.2\data/verilog/src/unisims/LDCE.v" Line 170: Timing violation in scope /ELE112_LAB_5_tb/UUT/SCLK_OUT_reg_LDC/TChk170_1123 at time 61657663 ps $width (posedge CLR,(0:0:0),0,notifier) 
WARNING: "C:\Xilinx\Vivado\2017.2\data/verilog/src/unisims/LDCE.v" Line 170: Timing violation in scope /ELE112_LAB_5_tb/UUT/SCLK_OUT_reg_LDC/TChk170_1123 at time 64457663 ps $width (posedge CLR,(0:0:0),0,notifier) 
WARNING: "C:\Xilinx\Vivado\2017.2\data/verilog/src/unisims/LDCE.v" Line 170: Timing violation in scope /ELE112_LAB_5_tb/UUT/SCLK_OUT_reg_LDC/TChk170_1123 at time 67257663 ps $width (posedge CLR,(0:0:0),0,notifier) 
WARNING: "C:\Xilinx\Vivado\2017.2\data/verilog/src/unisims/LDCE.v" Line 170: Timing violation in scope /ELE112_LAB_5_tb/UUT/SCLK_OUT_reg_LDC/TChk170_1123 at time 70057663 ps $width (posedge CLR,(0:0:0),0,notifier) 
WARNING: "C:\Xilinx\Vivado\2017.2\data/verilog/src/unisims/LDCE.v" Line 170: Timing violation in scope /ELE112_LAB_5_tb/UUT/SCLK_OUT_reg_LDC/TChk170_1123 at time 72857663 ps $width (posedge CLR,(0:0:0),0,notifier) 
WARNING: "C:\Xilinx\Vivado\2017.2\data/verilog/src/unisims/LDCE.v" Line 170: Timing violation in scope /ELE112_LAB_5_tb/UUT/SCLK_OUT_reg_LDC/TChk170_1123 at time 75657663 ps $width (posedge CLR,(0:0:0),0,notifier) 
WARNING: "C:\Xilinx\Vivado\2017.2\data/verilog/src/unisims/LDCE.v" Line 170: Timing violation in scope /ELE112_LAB_5_tb/UUT/SCLK_OUT_reg_LDC/TChk170_1123 at time 78457663 ps $width (posedge CLR,(0:0:0),0,notifier) 
WARNING: "C:\Xilinx\Vivado\2017.2\data/verilog/src/unisims/LDCE.v" Line 170: Timing violation in scope /ELE112_LAB_5_tb/UUT/SCLK_OUT_reg_LDC/TChk170_1123 at time 81257663 ps $width (posedge CLR,(0:0:0),0,notifier) 
WARNING: "C:\Xilinx\Vivado\2017.2\data/verilog/src/unisims/LDCE.v" Line 170: Timing violation in scope /ELE112_LAB_5_tb/UUT/SCLK_OUT_reg_LDC/TChk170_1123 at time 84057663 ps $width (posedge CLR,(0:0:0),0,notifier) 
WARNING: "C:\Xilinx\Vivado\2017.2\data/verilog/src/unisims/LDCE.v" Line 170: Timing violation in scope /ELE112_LAB_5_tb/UUT/SCLK_OUT_reg_LDC/TChk170_1123 at time 86857663 ps $width (posedge CLR,(0:0:0),0,notifier) 
WARNING: "C:\Xilinx\Vivado\2017.2\data/verilog/src/unisims/LDCE.v" Line 170: Timing violation in scope /ELE112_LAB_5_tb/UUT/SCLK_OUT_reg_LDC/TChk170_1123 at time 89657663 ps $width (posedge CLR,(0:0:0),0,notifier) 
WARNING: "C:\Xilinx\Vivado\2017.2\data/verilog/src/unisims/LDCE.v" Line 170: Timing violation in scope /ELE112_LAB_5_tb/UUT/SCLK_OUT_reg_LDC/TChk170_1123 at time 92457663 ps $width (posedge CLR,(0:0:0),0,notifier) 
WARNING: "C:\Xilinx\Vivado\2017.2\data/verilog/src/unisims/LDCE.v" Line 170: Timing violation in scope /ELE112_LAB_5_tb/UUT/SCLK_OUT_reg_LDC/TChk170_1123 at time 95257663 ps $width (posedge CLR,(0:0:0),0,notifier) 
WARNING: "C:\Xilinx\Vivado\2017.2\data/verilog/src/unisims/LDCE.v" Line 170: Timing violation in scope /ELE112_LAB_5_tb/UUT/SCLK_OUT_reg_LDC/TChk170_1123 at time 98057663 ps $width (posedge CLR,(0:0:0),0,notifier) 
WARNING: "C:\Xilinx\Vivado\2017.2\data/verilog/src/unisims/LDCE.v" Line 170: Timing violation in scope /ELE112_LAB_5_tb/UUT/SCLK_OUT_reg_LDC/TChk170_1123 at time 100857663 ps $width (posedge CLR,(0:0:0),0,notifier) 
WARNING: "C:\Xilinx\Vivado\2017.2\data/verilog/src/unisims/LDCE.v" Line 170: Timing violation in scope /ELE112_LAB_5_tb/UUT/SCLK_OUT_reg_LDC/TChk170_1123 at time 103657663 ps $width (posedge CLR,(0:0:0),0,notifier) 
WARNING: "C:\Xilinx\Vivado\2017.2\data/verilog/src/unisims/LDCE.v" Line 170: Timing violation in scope /ELE112_LAB_5_tb/UUT/SCLK_OUT_reg_LDC/TChk170_1123 at time 106457663 ps $width (posedge CLR,(0:0:0),0,notifier) 
WARNING: "C:\Xilinx\Vivado\2017.2\data/verilog/src/unisims/LDCE.v" Line 170: Timing violation in scope /ELE112_LAB_5_tb/UUT/SCLK_OUT_reg_LDC/TChk170_1123 at time 109257663 ps $width (posedge CLR,(0:0:0),0,notifier) 
WARNING: "C:\Xilinx\Vivado\2017.2\data/verilog/src/unisims/LDCE.v" Line 170: Timing violation in scope /ELE112_LAB_5_tb/UUT/SCLK_OUT_reg_LDC/TChk170_1123 at time 112057663 ps $width (posedge CLR,(0:0:0),0,notifier) 
WARNING: "C:\Xilinx\Vivado\2017.2\data/verilog/src/unisims/LDCE.v" Line 170: Timing violation in scope /ELE112_LAB_5_tb/UUT/SCLK_OUT_reg_LDC/TChk170_1123 at time 114857663 ps $width (posedge CLR,(0:0:0),0,notifier) 
WARNING: "C:\Xilinx\Vivado\2017.2\data/verilog/src/unisims/LDCE.v" Line 170: Timing violation in scope /ELE112_LAB_5_tb/UUT/SCLK_OUT_reg_LDC/TChk170_1123 at time 117657663 ps $width (posedge CLR,(0:0:0),0,notifier) 
WARNING: "C:\Xilinx\Vivado\2017.2\data/verilog/src/unisims/LDCE.v" Line 170: Timing violation in scope /ELE112_LAB_5_tb/UUT/SCLK_OUT_reg_LDC/TChk170_1123 at time 120457663 ps $width (posedge CLR,(0:0:0),0,notifier) 
WARNING: "C:\Xilinx\Vivado\2017.2\data/verilog/src/unisims/LDCE.v" Line 170: Timing violation in scope /ELE112_LAB_5_tb/UUT/SCLK_OUT_reg_LDC/TChk170_1123 at time 123257663 ps $width (posedge CLR,(0:0:0),0,notifier) 
WARNING: "C:\Xilinx\Vivado\2017.2\data/verilog/src/unisims/LDCE.v" Line 170: Timing violation in scope /ELE112_LAB_5_tb/UUT/SCLK_OUT_reg_LDC/TChk170_1123 at time 126057663 ps $width (posedge CLR,(0:0:0),0,notifier) 
WARNING: "C:\Xilinx\Vivado\2017.2\data/verilog/src/unisims/LDCE.v" Line 170: Timing violation in scope /ELE112_LAB_5_tb/UUT/SCLK_OUT_reg_LDC/TChk170_1123 at time 128857663 ps $width (posedge CLR,(0:0:0),0,notifier) 
WARNING: "C:\Xilinx\Vivado\2017.2\data/verilog/src/unisims/LDCE.v" Line 170: Timing violation in scope /ELE112_LAB_5_tb/UUT/SCLK_OUT_reg_LDC/TChk170_1123 at time 131657663 ps $width (posedge CLR,(0:0:0),0,notifier) 
WARNING: "C:\Xilinx\Vivado\2017.2\data/verilog/src/unisims/LDCE.v" Line 170: Timing violation in scope /ELE112_LAB_5_tb/UUT/SCLK_OUT_reg_LDC/TChk170_1123 at time 134457663 ps $width (posedge CLR,(0:0:0),0,notifier) 
WARNING: "C:\Xilinx\Vivado\2017.2\data/verilog/src/unisims/LDCE.v" Line 170: Timing violation in scope /ELE112_LAB_5_tb/UUT/SCLK_OUT_reg_LDC/TChk170_1123 at time 137257663 ps $width (posedge CLR,(0:0:0),0,notifier) 
WARNING: "C:\Xilinx\Vivado\2017.2\data/verilog/src/unisims/LDCE.v" Line 170: Timing violation in scope /ELE112_LAB_5_tb/UUT/SCLK_OUT_reg_LDC/TChk170_1123 at time 140057663 ps $width (posedge CLR,(0:0:0),0,notifier) 
WARNING: "C:\Xilinx\Vivado\2017.2\data/verilog/src/unisims/LDCE.v" Line 170: Timing violation in scope /ELE112_LAB_5_tb/UUT/SCLK_OUT_reg_LDC/TChk170_1123 at time 142857663 ps $width (posedge CLR,(0:0:0),0,notifier) 
WARNING: "C:\Xilinx\Vivado\2017.2\data/verilog/src/unisims/LDCE.v" Line 170: Timing violation in scope /ELE112_LAB_5_tb/UUT/SCLK_OUT_reg_LDC/TChk170_1123 at time 145657663 ps $width (posedge CLR,(0:0:0),0,notifier) 
WARNING: "C:\Xilinx\Vivado\2017.2\data/verilog/src/unisims/LDCE.v" Line 170: Timing violation in scope /ELE112_LAB_5_tb/UUT/SCLK_OUT_reg_LDC/TChk170_1123 at time 148457663 ps $width (posedge CLR,(0:0:0),0,notifier) 
WARNING: "C:\Xilinx\Vivado\2017.2\data/verilog/src/unisims/LDCE.v" Line 170: Timing violation in scope /ELE112_LAB_5_tb/UUT/SCLK_OUT_reg_LDC/TChk170_1123 at time 151257663 ps $width (posedge CLR,(0:0:0),0,notifier) 
WARNING: "C:\Xilinx\Vivado\2017.2\data/verilog/src/unisims/LDCE.v" Line 170: Timing violation in scope /ELE112_LAB_5_tb/UUT/SCLK_OUT_reg_LDC/TChk170_1123 at time 154057663 ps $width (posedge CLR,(0:0:0),0,notifier) 
WARNING: "C:\Xilinx\Vivado\2017.2\data/verilog/src/unisims/LDCE.v" Line 170: Timing violation in scope /ELE112_LAB_5_tb/UUT/SCLK_OUT_reg_LDC/TChk170_1123 at time 156857663 ps $width (posedge CLR,(0:0:0),0,notifier) 
WARNING: "C:\Xilinx\Vivado\2017.2\data/verilog/src/unisims/LDCE.v" Line 170: Timing violation in scope /ELE112_LAB_5_tb/UUT/SCLK_OUT_reg_LDC/TChk170_1123 at time 159657663 ps $width (posedge CLR,(0:0:0),0,notifier) 
WARNING: "C:\Xilinx\Vivado\2017.2\data/verilog/src/unisims/LDCE.v" Line 170: Timing violation in scope /ELE112_LAB_5_tb/UUT/SCLK_OUT_reg_LDC/TChk170_1123 at time 162457663 ps $width (posedge CLR,(0:0:0),0,notifier) 
WARNING: "C:\Xilinx\Vivado\2017.2\data/verilog/src/unisims/LDCE.v" Line 170: Timing violation in scope /ELE112_LAB_5_tb/UUT/SCLK_OUT_reg_LDC/TChk170_1123 at time 165257663 ps $width (posedge CLR,(0:0:0),0,notifier) 
WARNING: "C:\Xilinx\Vivado\2017.2\data/verilog/src/unisims/LDCE.v" Line 170: Timing violation in scope /ELE112_LAB_5_tb/UUT/SCLK_OUT_reg_LDC/TChk170_1123 at time 168057663 ps $width (posedge CLR,(0:0:0),0,notifier) 
WARNING: "C:\Xilinx\Vivado\2017.2\data/verilog/src/unisims/LDCE.v" Line 170: Timing violation in scope /ELE112_LAB_5_tb/UUT/SCLK_OUT_reg_LDC/TChk170_1123 at time 170857663 ps $width (posedge CLR,(0:0:0),0,notifier) 
WARNING: "C:\Xilinx\Vivado\2017.2\data/verilog/src/unisims/LDCE.v" Line 170: Timing violation in scope /ELE112_LAB_5_tb/UUT/SCLK_OUT_reg_LDC/TChk170_1123 at time 173657663 ps $width (posedge CLR,(0:0:0),0,notifier) 
WARNING: "C:\Xilinx\Vivado\2017.2\data/verilog/src/unisims/LDCE.v" Line 170: Timing violation in scope /ELE112_LAB_5_tb/UUT/SCLK_OUT_reg_LDC/TChk170_1123 at time 176457663 ps $width (posedge CLR,(0:0:0),0,notifier) 
WARNING: "C:\Xilinx\Vivado\2017.2\data/verilog/src/unisims/LDCE.v" Line 170: Timing violation in scope /ELE112_LAB_5_tb/UUT/SCLK_OUT_reg_LDC/TChk170_1123 at time 179257663 ps $width (posedge CLR,(0:0:0),0,notifier) 
WARNING: "C:\Xilinx\Vivado\2017.2\data/verilog/src/unisims/LDCE.v" Line 170: Timing violation in scope /ELE112_LAB_5_tb/UUT/SCLK_OUT_reg_LDC/TChk170_1123 at time 182057663 ps $width (posedge CLR,(0:0:0),0,notifier) 
WARNING: "C:\Xilinx\Vivado\2017.2\data/verilog/src/unisims/LDCE.v" Line 170: Timing violation in scope /ELE112_LAB_5_tb/UUT/SCLK_OUT_reg_LDC/TChk170_1123 at time 184857663 ps $width (posedge CLR,(0:0:0),0,notifier) 
WARNING: "C:\Xilinx\Vivado\2017.2\data/verilog/src/unisims/LDCE.v" Line 170: Timing violation in scope /ELE112_LAB_5_tb/UUT/SCLK_OUT_reg_LDC/TChk170_1123 at time 187657663 ps $width (posedge CLR,(0:0:0),0,notifier) 
WARNING: "C:\Xilinx\Vivado\2017.2\data/verilog/src/unisims/LDCE.v" Line 170: Timing violation in scope /ELE112_LAB_5_tb/UUT/SCLK_OUT_reg_LDC/TChk170_1123 at time 190457663 ps $width (posedge CLR,(0:0:0),0,notifier) 
WARNING: "C:\Xilinx\Vivado\2017.2\data/verilog/src/unisims/LDCE.v" Line 170: Timing violation in scope /ELE112_LAB_5_tb/UUT/SCLK_OUT_reg_LDC/TChk170_1123 at time 193257663 ps $width (posedge CLR,(0:0:0),0,notifier) 
WARNING: "C:\Xilinx\Vivado\2017.2\data/verilog/src/unisims/LDCE.v" Line 170: Timing violation in scope /ELE112_LAB_5_tb/UUT/SCLK_OUT_reg_LDC/TChk170_1123 at time 196057663 ps $width (posedge CLR,(0:0:0),0,notifier) 
WARNING: "C:\Xilinx\Vivado\2017.2\data/verilog/src/unisims/LDCE.v" Line 170: Timing violation in scope /ELE112_LAB_5_tb/UUT/SCLK_OUT_reg_LDC/TChk170_1123 at time 198857663 ps $width (posedge CLR,(0:0:0),0,notifier) 
WARNING: "C:\Xilinx\Vivado\2017.2\data/verilog/src/unisims/LDCE.v" Line 170: Timing violation in scope /ELE112_LAB_5_tb/UUT/SCLK_OUT_reg_LDC/TChk170_1123 at time 201657663 ps $width (posedge CLR,(0:0:0),0,notifier) 
WARNING: "C:\Xilinx\Vivado\2017.2\data/verilog/src/unisims/LDCE.v" Line 170: Timing violation in scope /ELE112_LAB_5_tb/UUT/SCLK_OUT_reg_LDC/TChk170_1123 at time 204457663 ps $width (posedge CLR,(0:0:0),0,notifier) 
WARNING: "C:\Xilinx\Vivado\2017.2\data/verilog/src/unisims/LDCE.v" Line 170: Timing violation in scope /ELE112_LAB_5_tb/UUT/SCLK_OUT_reg_LDC/TChk170_1123 at time 207257663 ps $width (posedge CLR,(0:0:0),0,notifier) 
WARNING: "C:\Xilinx\Vivado\2017.2\data/verilog/src/unisims/LDCE.v" Line 170: Timing violation in scope /ELE112_LAB_5_tb/UUT/SCLK_OUT_reg_LDC/TChk170_1123 at time 210057663 ps $width (posedge CLR,(0:0:0),0,notifier) 
WARNING: "C:\Xilinx\Vivado\2017.2\data/verilog/src/unisims/LDCE.v" Line 170: Timing violation in scope /ELE112_LAB_5_tb/UUT/SCLK_OUT_reg_LDC/TChk170_1123 at time 212857663 ps $width (posedge CLR,(0:0:0),0,notifier) 
WARNING: "C:\Xilinx\Vivado\2017.2\data/verilog/src/unisims/LDCE.v" Line 170: Timing violation in scope /ELE112_LAB_5_tb/UUT/SCLK_OUT_reg_LDC/TChk170_1123 at time 215657663 ps $width (posedge CLR,(0:0:0),0,notifier) 
WARNING: "C:\Xilinx\Vivado\2017.2\data/verilog/src/unisims/LDCE.v" Line 170: Timing violation in scope /ELE112_LAB_5_tb/UUT/SCLK_OUT_reg_LDC/TChk170_1123 at time 218457663 ps $width (posedge CLR,(0:0:0),0,notifier) 
WARNING: "C:\Xilinx\Vivado\2017.2\data/verilog/src/unisims/LDCE.v" Line 170: Timing violation in scope /ELE112_LAB_5_tb/UUT/SCLK_OUT_reg_LDC/TChk170_1123 at time 221257663 ps $width (posedge CLR,(0:0:0),0,notifier) 
WARNING: "C:\Xilinx\Vivado\2017.2\data/verilog/src/unisims/LDCE.v" Line 170: Timing violation in scope /ELE112_LAB_5_tb/UUT/SCLK_OUT_reg_LDC/TChk170_1123 at time 224057663 ps $width (posedge CLR,(0:0:0),0,notifier) 
WARNING: "C:\Xilinx\Vivado\2017.2\data/verilog/src/unisims/LDCE.v" Line 170: Timing violation in scope /ELE112_LAB_5_tb/UUT/SCLK_OUT_reg_LDC/TChk170_1123 at time 226857663 ps $width (posedge CLR,(0:0:0),0,notifier) 
WARNING: "C:\Xilinx\Vivado\2017.2\data/verilog/src/unisims/LDCE.v" Line 170: Timing violation in scope /ELE112_LAB_5_tb/UUT/SCLK_OUT_reg_LDC/TChk170_1123 at time 229657663 ps $width (posedge CLR,(0:0:0),0,notifier) 
WARNING: "C:\Xilinx\Vivado\2017.2\data/verilog/src/unisims/LDCE.v" Line 170: Timing violation in scope /ELE112_LAB_5_tb/UUT/SCLK_OUT_reg_LDC/TChk170_1123 at time 232457663 ps $width (posedge CLR,(0:0:0),0,notifier) 
WARNING: "C:\Xilinx\Vivado\2017.2\data/verilog/src/unisims/LDCE.v" Line 170: Timing violation in scope /ELE112_LAB_5_tb/UUT/SCLK_OUT_reg_LDC/TChk170_1123 at time 235257663 ps $width (posedge CLR,(0:0:0),0,notifier) 
WARNING: "C:\Xilinx\Vivado\2017.2\data/verilog/src/unisims/LDCE.v" Line 170: Timing violation in scope /ELE112_LAB_5_tb/UUT/SCLK_OUT_reg_LDC/TChk170_1123 at time 238057663 ps $width (posedge CLR,(0:0:0),0,notifier) 
WARNING: "C:\Xilinx\Vivado\2017.2\data/verilog/src/unisims/LDCE.v" Line 170: Timing violation in scope /ELE112_LAB_5_tb/UUT/SCLK_OUT_reg_LDC/TChk170_1123 at time 240857663 ps $width (posedge CLR,(0:0:0),0,notifier) 
WARNING: "C:\Xilinx\Vivado\2017.2\data/verilog/src/unisims/LDCE.v" Line 170: Timing violation in scope /ELE112_LAB_5_tb/UUT/SCLK_OUT_reg_LDC/TChk170_1123 at time 243657663 ps $width (posedge CLR,(0:0:0),0,notifier) 
WARNING: "C:\Xilinx\Vivado\2017.2\data/verilog/src/unisims/LDCE.v" Line 170: Timing violation in scope /ELE112_LAB_5_tb/UUT/SCLK_OUT_reg_LDC/TChk170_1123 at time 246457663 ps $width (posedge CLR,(0:0:0),0,notifier) 
WARNING: "C:\Xilinx\Vivado\2017.2\data/verilog/src/unisims/LDCE.v" Line 170: Timing violation in scope /ELE112_LAB_5_tb/UUT/SCLK_OUT_reg_LDC/TChk170_1123 at time 249257663 ps $width (posedge CLR,(0:0:0),0,notifier) 
WARNING: "C:\Xilinx\Vivado\2017.2\data/verilog/src/unisims/LDCE.v" Line 170: Timing violation in scope /ELE112_LAB_5_tb/UUT/SCLK_OUT_reg_LDC/TChk170_1123 at time 252057663 ps $width (posedge CLR,(0:0:0),0,notifier) 
WARNING: "C:\Xilinx\Vivado\2017.2\data/verilog/src/unisims/LDCE.v" Line 170: Timing violation in scope /ELE112_LAB_5_tb/UUT/SCLK_OUT_reg_LDC/TChk170_1123 at time 254857663 ps $width (posedge CLR,(0:0:0),0,notifier) 
WARNING: "C:\Xilinx\Vivado\2017.2\data/verilog/src/unisims/LDCE.v" Line 170: Timing violation in scope /ELE112_LAB_5_tb/UUT/SCLK_OUT_reg_LDC/TChk170_1123 at time 257657663 ps $width (posedge CLR,(0:0:0),0,notifier) 
WARNING: "C:\Xilinx\Vivado\2017.2\data/verilog/src/unisims/LDCE.v" Line 170: Timing violation in scope /ELE112_LAB_5_tb/UUT/SCLK_OUT_reg_LDC/TChk170_1123 at time 260457663 ps $width (posedge CLR,(0:0:0),0,notifier) 
WARNING: "C:\Xilinx\Vivado\2017.2\data/verilog/src/unisims/LDCE.v" Line 170: Timing violation in scope /ELE112_LAB_5_tb/UUT/SCLK_OUT_reg_LDC/TChk170_1123 at time 263257663 ps $width (posedge CLR,(0:0:0),0,notifier) 
WARNING: "C:\Xilinx\Vivado\2017.2\data/verilog/src/unisims/LDCE.v" Line 170: Timing violation in scope /ELE112_LAB_5_tb/UUT/SCLK_OUT_reg_LDC/TChk170_1123 at time 266057663 ps $width (posedge CLR,(0:0:0),0,notifier) 
WARNING: "C:\Xilinx\Vivado\2017.2\data/verilog/src/unisims/LDCE.v" Line 170: Timing violation in scope /ELE112_LAB_5_tb/UUT/SCLK_OUT_reg_LDC/TChk170_1123 at time 268857663 ps $width (posedge CLR,(0:0:0),0,notifier) 
WARNING: "C:\Xilinx\Vivado\2017.2\data/verilog/src/unisims/LDCE.v" Line 170: Timing violation in scope /ELE112_LAB_5_tb/UUT/SCLK_OUT_reg_LDC/TChk170_1123 at time 271657663 ps $width (posedge CLR,(0:0:0),0,notifier) 
WARNING: "C:\Xilinx\Vivado\2017.2\data/verilog/src/unisims/LDCE.v" Line 170: Timing violation in scope /ELE112_LAB_5_tb/UUT/SCLK_OUT_reg_LDC/TChk170_1123 at time 274457663 ps $width (posedge CLR,(0:0:0),0,notifier) 
WARNING: "C:\Xilinx\Vivado\2017.2\data/verilog/src/unisims/LDCE.v" Line 170: Timing violation in scope /ELE112_LAB_5_tb/UUT/SCLK_OUT_reg_LDC/TChk170_1123 at time 277257663 ps $width (posedge CLR,(0:0:0),0,notifier) 
WARNING: "C:\Xilinx\Vivado\2017.2\data/verilog/src/unisims/LDCE.v" Line 170: Timing violation in scope /ELE112_LAB_5_tb/UUT/SCLK_OUT_reg_LDC/TChk170_1123 at time 280057663 ps $width (posedge CLR,(0:0:0),0,notifier) 
WARNING: "C:\Xilinx\Vivado\2017.2\data/verilog/src/unisims/LDCE.v" Line 170: Timing violation in scope /ELE112_LAB_5_tb/UUT/SCLK_OUT_reg_LDC/TChk170_1123 at time 282857663 ps $width (posedge CLR,(0:0:0),0,notifier) 
WARNING: "C:\Xilinx\Vivado\2017.2\data/verilog/src/unisims/LDCE.v" Line 170: Timing violation in scope /ELE112_LAB_5_tb/UUT/SCLK_OUT_reg_LDC/TChk170_1123 at time 285657663 ps $width (posedge CLR,(0:0:0),0,notifier) 
WARNING: "C:\Xilinx\Vivado\2017.2\data/verilog/src/unisims/LDCE.v" Line 170: Timing violation in scope /ELE112_LAB_5_tb/UUT/SCLK_OUT_reg_LDC/TChk170_1123 at time 288457663 ps $width (posedge CLR,(0:0:0),0,notifier) 
WARNING: "C:\Xilinx\Vivado\2017.2\data/verilog/src/unisims/LDCE.v" Line 170: Timing violation in scope /ELE112_LAB_5_tb/UUT/SCLK_OUT_reg_LDC/TChk170_1123 at time 291257663 ps $width (posedge CLR,(0:0:0),0,notifier) 
WARNING: "C:\Xilinx\Vivado\2017.2\data/verilog/src/unisims/LDCE.v" Line 170: Timing violation in scope /ELE112_LAB_5_tb/UUT/SCLK_OUT_reg_LDC/TChk170_1123 at time 294057663 ps $width (posedge CLR,(0:0:0),0,notifier) 
WARNING: "C:\Xilinx\Vivado\2017.2\data/verilog/src/unisims/LDCE.v" Line 170: Timing violation in scope /ELE112_LAB_5_tb/UUT/SCLK_OUT_reg_LDC/TChk170_1123 at time 296857663 ps $width (posedge CLR,(0:0:0),0,notifier) 
WARNING: "C:\Xilinx\Vivado\2017.2\data/verilog/src/unisims/LDCE.v" Line 170: Timing violation in scope /ELE112_LAB_5_tb/UUT/SCLK_OUT_reg_LDC/TChk170_1123 at time 299657663 ps $width (posedge CLR,(0:0:0),0,notifier) 
current_sim simulation_17
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/geirj/OneDrive - Universitetet i Agder/Documents/ELE112/LAB_5/LAB_5/LAB_5.sim/sim_1/behav/ELE112_LAB_5_tb_behav.wdb
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/geirj/OneDrive - Universitetet i Agder/Documents/ELE112/LAB_5/LAB_5/LAB_5.sim/sim_1/behav/simulate.log
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'ELE112_LAB_5_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/geirj/OneDrive - Universitetet i Agder/Documents/ELE112/LAB_5/LAB_5/LAB_5.sim/sim_1/behav'
"xvhdl -m64 --relax -prj ELE112_LAB_5_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/geirj/OneDrive - Universitetet i Agder/Documents/ELE112/LAB_5/LAB_5/LAB_5.srcs/sources_1/imports/new/Components.vhd" into library xil_defaultlib
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/geirj/OneDrive - Universitetet i Agder/Documents/ELE112/LAB_5/LAB_5/LAB_5.srcs/sources_1/new/ELE112_LAB_5.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity ELE112_LAB_5
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/geirj/OneDrive - Universitetet i Agder/Documents/ELE112/LAB_5/LAB_5/LAB_5.srcs/sources_1/new/ELE112_shiftlne.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity ELE112_shiftlne
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/geirj/OneDrive - Universitetet i Agder/Documents/ELE112/LAB_5/LAB_5/LAB_5.srcs/sources_1/imports/new/UP_DOWN_CONTER.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity ele112_UpDownCounter
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/geirj/OneDrive - Universitetet i Agder/Documents/ELE112/LAB_5/LAB_5/LAB_5.srcs/sources_1/imports/new/ele112_regn.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity ele112_regn
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/geirj/OneDrive - Universitetet i Agder/Documents/ELE112/LAB_5/LAB_5/LAB_5.srcs/sim_1/new/ELE112_LAB_5_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity ELE112_LAB_5_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/geirj/OneDrive - Universitetet i Agder/Documents/ELE112/LAB_5/LAB_5/LAB_5.sim/sim_1/behav'
Vivado Simulator 2017.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.2/bin/unwrapped/win64.o/xelab.exe -wto 9ec5c2bbfcec493c9bc26b2461348983 --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot ELE112_LAB_5_tb_behav xil_defaultlib.ELE112_LAB_5_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package xil_defaultlib.components
Compiling architecture behavioral of entity xil_defaultlib.ele112_UpDownCounter [ele112_updowncounter_default]
Compiling architecture behavioral of entity xil_defaultlib.ele112_regn [ele112_regn_default]
Compiling architecture behavioral of entity xil_defaultlib.ELE112_shiftlne [\ELE112_shiftlne(n=24)\]
Compiling architecture behavioral of entity xil_defaultlib.ELE112_LAB_5 [ele112_lab_5_default]
Compiling architecture behavioral of entity xil_defaultlib.ele112_lab_5_tb
Built simulation snapshot ELE112_LAB_5_tb_behav
ERROR: [Common 17-165] Too many positional options when parsing '-notrace', please type 'webtalk -help' for usage info.

INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/geirj/OneDrive - Universitetet i Agder/Documents/ELE112/LAB_5/LAB_5/LAB_5.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "ELE112_LAB_5_tb_behav -key {Behavioral:sim_1:Functional:ELE112_LAB_5_tb} -tclbatch {ELE112_LAB_5_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2017.2
Time resolution is 1 ps
source ELE112_LAB_5_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'ELE112_LAB_5_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 1945.938 ; gain = 0.000
run 300 us
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/geirj/OneDrive - Universitetet i Agder/Documents/ELE112/LAB_5/LAB_5/LAB_5.runs/synth_1

launch_runs synth_1 -jobs 4
[Tue Jan 23 14:02:36 2018] Launched synth_1...
Run output will be captured here: C:/Users/geirj/OneDrive - Universitetet i Agder/Documents/ELE112/LAB_5/LAB_5/LAB_5.runs/synth_1/runme.log
launch_runs impl_1 -jobs 4
WARNING: [Project 1-478] Design 'synth_1' is stale and will not be used when launching 'impl_1'
[Tue Jan 23 14:03:12 2018] Launched impl_1...
Run output will be captured here: C:/Users/geirj/OneDrive - Universitetet i Agder/Documents/ELE112/LAB_5/LAB_5/LAB_5.runs/impl_1/runme.log
current_sim simulation_18
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_design
launch_simulation -mode post-implementation -type timing
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/geirj/OneDrive - Universitetet i Agder/Documents/ELE112/LAB_5/LAB_5/LAB_5.sim/sim_1/impl/timing/ELE112_LAB_5_tb_time_impl.wdb
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/geirj/OneDrive - Universitetet i Agder/Documents/ELE112/LAB_5/LAB_5/LAB_5.sim/sim_1/impl/timing/simulate.log
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-20] The target language is set to VHDL, it is not supported for simulation type 'timing', using Verilog instead.
INFO: [Netlist 29-17] Analyzing 11 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2017.2
INFO: [Project 1-570] Preparing netlist for logic optimization
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.066 . Memory (MB): peak = 1951.586 ; gain = 0.000
Restored from archive | CPU: 0.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.066 . Memory (MB): peak = 1951.586 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [SIM-utils-31] Writing simulation netlist file for design 'impl_1'...
INFO: [SIM-utils-32] write_verilog -mode timesim -nolib -sdf_anno true -force -file "C:/Users/geirj/OneDrive - Universitetet i Agder/Documents/ELE112/LAB_5/LAB_5/LAB_5.sim/sim_1/impl/timing/ELE112_LAB_5_tb_time_impl.v"
INFO: [SIM-utils-34] Writing SDF file...
INFO: [SIM-utils-35] write_sdf -mode timesim -process_corner slow -force -file "C:/Users/geirj/OneDrive - Universitetet i Agder/Documents/ELE112/LAB_5/LAB_5/LAB_5.sim/sim_1/impl/timing/ELE112_LAB_5_tb_time_impl.sdf"
INFO: [SIM-utils-36] Netlist generated:C:/Users/geirj/OneDrive - Universitetet i Agder/Documents/ELE112/LAB_5/LAB_5/LAB_5.sim/sim_1/impl/timing/ELE112_LAB_5_tb_time_impl.v
INFO: [SIM-utils-37] SDF generated:C:/Users/geirj/OneDrive - Universitetet i Agder/Documents/ELE112/LAB_5/LAB_5/LAB_5.sim/sim_1/impl/timing/ELE112_LAB_5_tb_time_impl.sdf
INFO: [SIM-utils-54] Inspecting design source files for 'ELE112_LAB_5_tb' in fileset 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/geirj/OneDrive - Universitetet i Agder/Documents/ELE112/LAB_5/LAB_5/LAB_5.sim/sim_1/impl/timing'
"xvlog -m64 --relax -prj ELE112_LAB_5_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/geirj/OneDrive - Universitetet i Agder/Documents/ELE112/LAB_5/LAB_5/LAB_5.sim/sim_1/impl/timing/ELE112_LAB_5_tb_time_impl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ELE112_LAB_5
INFO: [VRFC 10-311] analyzing module ELE112_shiftlne
INFO: [VRFC 10-311] analyzing module ele112_UpDownCounter
INFO: [VRFC 10-311] analyzing module ele112_regn
INFO: [VRFC 10-311] analyzing module ele112_regn_0
INFO: [VRFC 10-311] analyzing module ele112_regn_1
INFO: [VRFC 10-311] analyzing module glbl
"xvhdl -m64 --relax -prj ELE112_LAB_5_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/geirj/OneDrive - Universitetet i Agder/Documents/ELE112/LAB_5/LAB_5/LAB_5.srcs/sim_1/new/ELE112_LAB_5_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity ELE112_LAB_5_tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/geirj/OneDrive - Universitetet i Agder/Documents/ELE112/LAB_5/LAB_5/LAB_5.sim/sim_1/impl/timing'
Vivado Simulator 2017.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.2/bin/unwrapped/win64.o/xelab.exe -wto 9ec5c2bbfcec493c9bc26b2461348983 --debug typical --relax --mt 2 --maxdelay -L xil_defaultlib -L simprims_ver -L secureip --snapshot ELE112_LAB_5_tb_time_impl -transport_int_delays -pulse_r 0 -pulse_int_r 0 -pulse_e 0 -pulse_int_e 0 xil_defaultlib.ELE112_LAB_5_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
INFO: [XSIM 43-3451] SDF backannotation process started with SDF file "ELE112_LAB_5_tb_time_impl.sdf", for root module "ELE112_LAB_5_tb/UUT".
INFO: [XSIM 43-3452] SDF backannotation was successful for SDF file "ELE112_LAB_5_tb_time_impl.sdf", for root module "ELE112_LAB_5_tb/UUT".
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package vl.vl_types
Compiling module xil_defaultlib.glbl
Compiling module simprims_ver.BUFG
Compiling module simprims_ver.IBUF
Compiling module simprims_ver.LUT6
Compiling module simprims_ver.LUT4
Compiling module simprims_ver.x_lut1_mux2
Compiling module simprims_ver.LUT1
Compiling module simprims_ver.x_lut2_mux4
Compiling module simprims_ver.LUT2
Compiling module simprims_ver.x_lut3_mux8
Compiling module simprims_ver.LUT3
Compiling module simprims_ver.LUT5
Compiling module simprims_ver.FDCE(IS_C_INVERTED=1'b1)
Compiling module xil_defaultlib.ele112_UpDownCounter
Compiling module simprims_ver.OBUF
Compiling module simprims_ver.FDCE_default
Compiling module simprims_ver.FDRE_default
Compiling module simprims_ver.latchsre_ldce
Compiling module simprims_ver.LDCE
Compiling module simprims_ver.FDPE_default
Compiling module simprims_ver.FDRE(IS_C_INVERTED=1'b1)
Compiling module simprims_ver.FDSE(IS_C_INVERTED=1'b1)
Compiling module simprims_ver.SRL16E(IS_CLK_INVERTED=1'b1)
Compiling module xil_defaultlib.ELE112_shiftlne
Compiling module xil_defaultlib.ele112_regn
Compiling module xil_defaultlib.ele112_regn_0
Compiling module xil_defaultlib.ele112_regn_1
Compiling module xil_defaultlib.ELE112_LAB_5
Compiling architecture behavioral of entity xil_defaultlib.ele112_lab_5_tb
Built simulation snapshot ELE112_LAB_5_tb_time_impl
ERROR: [Common 17-165] Too many positional options when parsing '-notrace', please type 'webtalk -help' for usage info.

run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 1960.891 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '6' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/geirj/OneDrive - Universitetet i Agder/Documents/ELE112/LAB_5/LAB_5/LAB_5.sim/sim_1/impl/timing'
INFO: [USF-XSim-98] *** Running xsim
   with args "ELE112_LAB_5_tb_time_impl -key {Post-Implementation:sim_1:Timing:ELE112_LAB_5_tb} -tclbatch {ELE112_LAB_5_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2017.2
Time resolution is 1 ps
source ELE112_LAB_5_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'ELE112_LAB_5_tb_time_impl' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:09 ; elapsed = 00:00:13 . Memory (MB): peak = 1960.891 ; gain = 9.305
run 300 us
WARNING: "C:\Xilinx\Vivado\2017.2\data/verilog/src/unisims/LDCE.v" Line 170: Timing violation in scope /ELE112_LAB_5_tb/UUT/SCLK_OUT_reg_LDC/TChk170_1123 at time 2857663 ps $width (posedge CLR,(0:0:0),0,notifier) 
WARNING: "C:\Xilinx\Vivado\2017.2\data/verilog/src/unisims/LDCE.v" Line 170: Timing violation in scope /ELE112_LAB_5_tb/UUT/SCLK_OUT_reg_LDC/TChk170_1123 at time 5657663 ps $width (posedge CLR,(0:0:0),0,notifier) 
WARNING: "C:\Xilinx\Vivado\2017.2\data/verilog/src/unisims/LDCE.v" Line 170: Timing violation in scope /ELE112_LAB_5_tb/UUT/SCLK_OUT_reg_LDC/TChk170_1123 at time 8457663 ps $width (posedge CLR,(0:0:0),0,notifier) 
WARNING: "C:\Xilinx\Vivado\2017.2\data/verilog/src/unisims/LDCE.v" Line 170: Timing violation in scope /ELE112_LAB_5_tb/UUT/SCLK_OUT_reg_LDC/TChk170_1123 at time 11257663 ps $width (posedge CLR,(0:0:0),0,notifier) 
WARNING: "C:\Xilinx\Vivado\2017.2\data/verilog/src/unisims/LDCE.v" Line 170: Timing violation in scope /ELE112_LAB_5_tb/UUT/SCLK_OUT_reg_LDC/TChk170_1123 at time 14057663 ps $width (posedge CLR,(0:0:0),0,notifier) 
WARNING: "C:\Xilinx\Vivado\2017.2\data/verilog/src/unisims/LDCE.v" Line 170: Timing violation in scope /ELE112_LAB_5_tb/UUT/SCLK_OUT_reg_LDC/TChk170_1123 at time 16857663 ps $width (posedge CLR,(0:0:0),0,notifier) 
WARNING: "C:\Xilinx\Vivado\2017.2\data/verilog/src/unisims/LDCE.v" Line 170: Timing violation in scope /ELE112_LAB_5_tb/UUT/SCLK_OUT_reg_LDC/TChk170_1123 at time 19657663 ps $width (posedge CLR,(0:0:0),0,notifier) 
WARNING: "C:\Xilinx\Vivado\2017.2\data/verilog/src/unisims/LDCE.v" Line 170: Timing violation in scope /ELE112_LAB_5_tb/UUT/SCLK_OUT_reg_LDC/TChk170_1123 at time 22457663 ps $width (posedge CLR,(0:0:0),0,notifier) 
WARNING: "C:\Xilinx\Vivado\2017.2\data/verilog/src/unisims/LDCE.v" Line 170: Timing violation in scope /ELE112_LAB_5_tb/UUT/SCLK_OUT_reg_LDC/TChk170_1123 at time 25257663 ps $width (posedge CLR,(0:0:0),0,notifier) 
WARNING: "C:\Xilinx\Vivado\2017.2\data/verilog/src/unisims/LDCE.v" Line 170: Timing violation in scope /ELE112_LAB_5_tb/UUT/SCLK_OUT_reg_LDC/TChk170_1123 at time 28057663 ps $width (posedge CLR,(0:0:0),0,notifier) 
WARNING: "C:\Xilinx\Vivado\2017.2\data/verilog/src/unisims/LDCE.v" Line 170: Timing violation in scope /ELE112_LAB_5_tb/UUT/SCLK_OUT_reg_LDC/TChk170_1123 at time 30857663 ps $width (posedge CLR,(0:0:0),0,notifier) 
WARNING: "C:\Xilinx\Vivado\2017.2\data/verilog/src/unisims/LDCE.v" Line 170: Timing violation in scope /ELE112_LAB_5_tb/UUT/SCLK_OUT_reg_LDC/TChk170_1123 at time 33657663 ps $width (posedge CLR,(0:0:0),0,notifier) 
WARNING: "C:\Xilinx\Vivado\2017.2\data/verilog/src/unisims/LDCE.v" Line 170: Timing violation in scope /ELE112_LAB_5_tb/UUT/SCLK_OUT_reg_LDC/TChk170_1123 at time 36457663 ps $width (posedge CLR,(0:0:0),0,notifier) 
WARNING: "C:\Xilinx\Vivado\2017.2\data/verilog/src/unisims/LDCE.v" Line 170: Timing violation in scope /ELE112_LAB_5_tb/UUT/SCLK_OUT_reg_LDC/TChk170_1123 at time 39257663 ps $width (posedge CLR,(0:0:0),0,notifier) 
WARNING: "C:\Xilinx\Vivado\2017.2\data/verilog/src/unisims/LDCE.v" Line 170: Timing violation in scope /ELE112_LAB_5_tb/UUT/SCLK_OUT_reg_LDC/TChk170_1123 at time 42057663 ps $width (posedge CLR,(0:0:0),0,notifier) 
WARNING: "C:\Xilinx\Vivado\2017.2\data/verilog/src/unisims/LDCE.v" Line 170: Timing violation in scope /ELE112_LAB_5_tb/UUT/SCLK_OUT_reg_LDC/TChk170_1123 at time 44857663 ps $width (posedge CLR,(0:0:0),0,notifier) 
WARNING: "C:\Xilinx\Vivado\2017.2\data/verilog/src/unisims/LDCE.v" Line 170: Timing violation in scope /ELE112_LAB_5_tb/UUT/SCLK_OUT_reg_LDC/TChk170_1123 at time 47657663 ps $width (posedge CLR,(0:0:0),0,notifier) 
WARNING: "C:\Xilinx\Vivado\2017.2\data/verilog/src/unisims/LDCE.v" Line 170: Timing violation in scope /ELE112_LAB_5_tb/UUT/SCLK_OUT_reg_LDC/TChk170_1123 at time 50457663 ps $width (posedge CLR,(0:0:0),0,notifier) 
WARNING: "C:\Xilinx\Vivado\2017.2\data/verilog/src/unisims/LDCE.v" Line 170: Timing violation in scope /ELE112_LAB_5_tb/UUT/SCLK_OUT_reg_LDC/TChk170_1123 at time 53257663 ps $width (posedge CLR,(0:0:0),0,notifier) 
WARNING: "C:\Xilinx\Vivado\2017.2\data/verilog/src/unisims/LDCE.v" Line 170: Timing violation in scope /ELE112_LAB_5_tb/UUT/SCLK_OUT_reg_LDC/TChk170_1123 at time 56057663 ps $width (posedge CLR,(0:0:0),0,notifier) 
WARNING: "C:\Xilinx\Vivado\2017.2\data/verilog/src/unisims/LDCE.v" Line 170: Timing violation in scope /ELE112_LAB_5_tb/UUT/SCLK_OUT_reg_LDC/TChk170_1123 at time 58857663 ps $width (posedge CLR,(0:0:0),0,notifier) 
WARNING: "C:\Xilinx\Vivado\2017.2\data/verilog/src/unisims/LDCE.v" Line 170: Timing violation in scope /ELE112_LAB_5_tb/UUT/SCLK_OUT_reg_LDC/TChk170_1123 at time 61657663 ps $width (posedge CLR,(0:0:0),0,notifier) 
WARNING: "C:\Xilinx\Vivado\2017.2\data/verilog/src/unisims/LDCE.v" Line 170: Timing violation in scope /ELE112_LAB_5_tb/UUT/SCLK_OUT_reg_LDC/TChk170_1123 at time 64457663 ps $width (posedge CLR,(0:0:0),0,notifier) 
WARNING: "C:\Xilinx\Vivado\2017.2\data/verilog/src/unisims/LDCE.v" Line 170: Timing violation in scope /ELE112_LAB_5_tb/UUT/SCLK_OUT_reg_LDC/TChk170_1123 at time 67257663 ps $width (posedge CLR,(0:0:0),0,notifier) 
WARNING: "C:\Xilinx\Vivado\2017.2\data/verilog/src/unisims/LDCE.v" Line 170: Timing violation in scope /ELE112_LAB_5_tb/UUT/SCLK_OUT_reg_LDC/TChk170_1123 at time 70057663 ps $width (posedge CLR,(0:0:0),0,notifier) 
WARNING: "C:\Xilinx\Vivado\2017.2\data/verilog/src/unisims/LDCE.v" Line 170: Timing violation in scope /ELE112_LAB_5_tb/UUT/SCLK_OUT_reg_LDC/TChk170_1123 at time 72857663 ps $width (posedge CLR,(0:0:0),0,notifier) 
WARNING: "C:\Xilinx\Vivado\2017.2\data/verilog/src/unisims/LDCE.v" Line 170: Timing violation in scope /ELE112_LAB_5_tb/UUT/SCLK_OUT_reg_LDC/TChk170_1123 at time 75657663 ps $width (posedge CLR,(0:0:0),0,notifier) 
WARNING: "C:\Xilinx\Vivado\2017.2\data/verilog/src/unisims/LDCE.v" Line 170: Timing violation in scope /ELE112_LAB_5_tb/UUT/SCLK_OUT_reg_LDC/TChk170_1123 at time 78457663 ps $width (posedge CLR,(0:0:0),0,notifier) 
WARNING: "C:\Xilinx\Vivado\2017.2\data/verilog/src/unisims/LDCE.v" Line 170: Timing violation in scope /ELE112_LAB_5_tb/UUT/SCLK_OUT_reg_LDC/TChk170_1123 at time 81257663 ps $width (posedge CLR,(0:0:0),0,notifier) 
WARNING: "C:\Xilinx\Vivado\2017.2\data/verilog/src/unisims/LDCE.v" Line 170: Timing violation in scope /ELE112_LAB_5_tb/UUT/SCLK_OUT_reg_LDC/TChk170_1123 at time 84057663 ps $width (posedge CLR,(0:0:0),0,notifier) 
WARNING: "C:\Xilinx\Vivado\2017.2\data/verilog/src/unisims/LDCE.v" Line 170: Timing violation in scope /ELE112_LAB_5_tb/UUT/SCLK_OUT_reg_LDC/TChk170_1123 at time 86857663 ps $width (posedge CLR,(0:0:0),0,notifier) 
WARNING: "C:\Xilinx\Vivado\2017.2\data/verilog/src/unisims/LDCE.v" Line 170: Timing violation in scope /ELE112_LAB_5_tb/UUT/SCLK_OUT_reg_LDC/TChk170_1123 at time 89657663 ps $width (posedge CLR,(0:0:0),0,notifier) 
WARNING: "C:\Xilinx\Vivado\2017.2\data/verilog/src/unisims/LDCE.v" Line 170: Timing violation in scope /ELE112_LAB_5_tb/UUT/SCLK_OUT_reg_LDC/TChk170_1123 at time 92457663 ps $width (posedge CLR,(0:0:0),0,notifier) 
WARNING: "C:\Xilinx\Vivado\2017.2\data/verilog/src/unisims/LDCE.v" Line 170: Timing violation in scope /ELE112_LAB_5_tb/UUT/SCLK_OUT_reg_LDC/TChk170_1123 at time 95257663 ps $width (posedge CLR,(0:0:0),0,notifier) 
WARNING: "C:\Xilinx\Vivado\2017.2\data/verilog/src/unisims/LDCE.v" Line 170: Timing violation in scope /ELE112_LAB_5_tb/UUT/SCLK_OUT_reg_LDC/TChk170_1123 at time 98057663 ps $width (posedge CLR,(0:0:0),0,notifier) 
WARNING: "C:\Xilinx\Vivado\2017.2\data/verilog/src/unisims/LDCE.v" Line 170: Timing violation in scope /ELE112_LAB_5_tb/UUT/SCLK_OUT_reg_LDC/TChk170_1123 at time 100857663 ps $width (posedge CLR,(0:0:0),0,notifier) 
WARNING: "C:\Xilinx\Vivado\2017.2\data/verilog/src/unisims/LDCE.v" Line 170: Timing violation in scope /ELE112_LAB_5_tb/UUT/SCLK_OUT_reg_LDC/TChk170_1123 at time 103657663 ps $width (posedge CLR,(0:0:0),0,notifier) 
WARNING: "C:\Xilinx\Vivado\2017.2\data/verilog/src/unisims/LDCE.v" Line 170: Timing violation in scope /ELE112_LAB_5_tb/UUT/SCLK_OUT_reg_LDC/TChk170_1123 at time 106457663 ps $width (posedge CLR,(0:0:0),0,notifier) 
WARNING: "C:\Xilinx\Vivado\2017.2\data/verilog/src/unisims/LDCE.v" Line 170: Timing violation in scope /ELE112_LAB_5_tb/UUT/SCLK_OUT_reg_LDC/TChk170_1123 at time 109257663 ps $width (posedge CLR,(0:0:0),0,notifier) 
WARNING: "C:\Xilinx\Vivado\2017.2\data/verilog/src/unisims/LDCE.v" Line 170: Timing violation in scope /ELE112_LAB_5_tb/UUT/SCLK_OUT_reg_LDC/TChk170_1123 at time 112057663 ps $width (posedge CLR,(0:0:0),0,notifier) 
WARNING: "C:\Xilinx\Vivado\2017.2\data/verilog/src/unisims/LDCE.v" Line 170: Timing violation in scope /ELE112_LAB_5_tb/UUT/SCLK_OUT_reg_LDC/TChk170_1123 at time 114857663 ps $width (posedge CLR,(0:0:0),0,notifier) 
WARNING: "C:\Xilinx\Vivado\2017.2\data/verilog/src/unisims/LDCE.v" Line 170: Timing violation in scope /ELE112_LAB_5_tb/UUT/SCLK_OUT_reg_LDC/TChk170_1123 at time 117657663 ps $width (posedge CLR,(0:0:0),0,notifier) 
WARNING: "C:\Xilinx\Vivado\2017.2\data/verilog/src/unisims/LDCE.v" Line 170: Timing violation in scope /ELE112_LAB_5_tb/UUT/SCLK_OUT_reg_LDC/TChk170_1123 at time 120457663 ps $width (posedge CLR,(0:0:0),0,notifier) 
WARNING: "C:\Xilinx\Vivado\2017.2\data/verilog/src/unisims/LDCE.v" Line 170: Timing violation in scope /ELE112_LAB_5_tb/UUT/SCLK_OUT_reg_LDC/TChk170_1123 at time 123257663 ps $width (posedge CLR,(0:0:0),0,notifier) 
WARNING: "C:\Xilinx\Vivado\2017.2\data/verilog/src/unisims/LDCE.v" Line 170: Timing violation in scope /ELE112_LAB_5_tb/UUT/SCLK_OUT_reg_LDC/TChk170_1123 at time 126057663 ps $width (posedge CLR,(0:0:0),0,notifier) 
WARNING: "C:\Xilinx\Vivado\2017.2\data/verilog/src/unisims/LDCE.v" Line 170: Timing violation in scope /ELE112_LAB_5_tb/UUT/SCLK_OUT_reg_LDC/TChk170_1123 at time 128857663 ps $width (posedge CLR,(0:0:0),0,notifier) 
WARNING: "C:\Xilinx\Vivado\2017.2\data/verilog/src/unisims/LDCE.v" Line 170: Timing violation in scope /ELE112_LAB_5_tb/UUT/SCLK_OUT_reg_LDC/TChk170_1123 at time 131657663 ps $width (posedge CLR,(0:0:0),0,notifier) 
WARNING: "C:\Xilinx\Vivado\2017.2\data/verilog/src/unisims/LDCE.v" Line 170: Timing violation in scope /ELE112_LAB_5_tb/UUT/SCLK_OUT_reg_LDC/TChk170_1123 at time 134457663 ps $width (posedge CLR,(0:0:0),0,notifier) 
WARNING: "C:\Xilinx\Vivado\2017.2\data/verilog/src/unisims/LDCE.v" Line 170: Timing violation in scope /ELE112_LAB_5_tb/UUT/SCLK_OUT_reg_LDC/TChk170_1123 at time 137257663 ps $width (posedge CLR,(0:0:0),0,notifier) 
WARNING: "C:\Xilinx\Vivado\2017.2\data/verilog/src/unisims/LDCE.v" Line 170: Timing violation in scope /ELE112_LAB_5_tb/UUT/SCLK_OUT_reg_LDC/TChk170_1123 at time 140057663 ps $width (posedge CLR,(0:0:0),0,notifier) 
WARNING: "C:\Xilinx\Vivado\2017.2\data/verilog/src/unisims/LDCE.v" Line 170: Timing violation in scope /ELE112_LAB_5_tb/UUT/SCLK_OUT_reg_LDC/TChk170_1123 at time 142857663 ps $width (posedge CLR,(0:0:0),0,notifier) 
WARNING: "C:\Xilinx\Vivado\2017.2\data/verilog/src/unisims/LDCE.v" Line 170: Timing violation in scope /ELE112_LAB_5_tb/UUT/SCLK_OUT_reg_LDC/TChk170_1123 at time 145657663 ps $width (posedge CLR,(0:0:0),0,notifier) 
WARNING: "C:\Xilinx\Vivado\2017.2\data/verilog/src/unisims/LDCE.v" Line 170: Timing violation in scope /ELE112_LAB_5_tb/UUT/SCLK_OUT_reg_LDC/TChk170_1123 at time 148457663 ps $width (posedge CLR,(0:0:0),0,notifier) 
WARNING: "C:\Xilinx\Vivado\2017.2\data/verilog/src/unisims/LDCE.v" Line 170: Timing violation in scope /ELE112_LAB_5_tb/UUT/SCLK_OUT_reg_LDC/TChk170_1123 at time 151257663 ps $width (posedge CLR,(0:0:0),0,notifier) 
WARNING: "C:\Xilinx\Vivado\2017.2\data/verilog/src/unisims/LDCE.v" Line 170: Timing violation in scope /ELE112_LAB_5_tb/UUT/SCLK_OUT_reg_LDC/TChk170_1123 at time 154057663 ps $width (posedge CLR,(0:0:0),0,notifier) 
WARNING: "C:\Xilinx\Vivado\2017.2\data/verilog/src/unisims/LDCE.v" Line 170: Timing violation in scope /ELE112_LAB_5_tb/UUT/SCLK_OUT_reg_LDC/TChk170_1123 at time 156857663 ps $width (posedge CLR,(0:0:0),0,notifier) 
WARNING: "C:\Xilinx\Vivado\2017.2\data/verilog/src/unisims/LDCE.v" Line 170: Timing violation in scope /ELE112_LAB_5_tb/UUT/SCLK_OUT_reg_LDC/TChk170_1123 at time 159657663 ps $width (posedge CLR,(0:0:0),0,notifier) 
WARNING: "C:\Xilinx\Vivado\2017.2\data/verilog/src/unisims/LDCE.v" Line 170: Timing violation in scope /ELE112_LAB_5_tb/UUT/SCLK_OUT_reg_LDC/TChk170_1123 at time 162457663 ps $width (posedge CLR,(0:0:0),0,notifier) 
WARNING: "C:\Xilinx\Vivado\2017.2\data/verilog/src/unisims/LDCE.v" Line 170: Timing violation in scope /ELE112_LAB_5_tb/UUT/SCLK_OUT_reg_LDC/TChk170_1123 at time 165257663 ps $width (posedge CLR,(0:0:0),0,notifier) 
WARNING: "C:\Xilinx\Vivado\2017.2\data/verilog/src/unisims/LDCE.v" Line 170: Timing violation in scope /ELE112_LAB_5_tb/UUT/SCLK_OUT_reg_LDC/TChk170_1123 at time 168057663 ps $width (posedge CLR,(0:0:0),0,notifier) 
WARNING: "C:\Xilinx\Vivado\2017.2\data/verilog/src/unisims/LDCE.v" Line 170: Timing violation in scope /ELE112_LAB_5_tb/UUT/SCLK_OUT_reg_LDC/TChk170_1123 at time 170857663 ps $width (posedge CLR,(0:0:0),0,notifier) 
WARNING: "C:\Xilinx\Vivado\2017.2\data/verilog/src/unisims/LDCE.v" Line 170: Timing violation in scope /ELE112_LAB_5_tb/UUT/SCLK_OUT_reg_LDC/TChk170_1123 at time 173657663 ps $width (posedge CLR,(0:0:0),0,notifier) 
WARNING: "C:\Xilinx\Vivado\2017.2\data/verilog/src/unisims/LDCE.v" Line 170: Timing violation in scope /ELE112_LAB_5_tb/UUT/SCLK_OUT_reg_LDC/TChk170_1123 at time 176457663 ps $width (posedge CLR,(0:0:0),0,notifier) 
WARNING: "C:\Xilinx\Vivado\2017.2\data/verilog/src/unisims/LDCE.v" Line 170: Timing violation in scope /ELE112_LAB_5_tb/UUT/SCLK_OUT_reg_LDC/TChk170_1123 at time 179257663 ps $width (posedge CLR,(0:0:0),0,notifier) 
WARNING: "C:\Xilinx\Vivado\2017.2\data/verilog/src/unisims/LDCE.v" Line 170: Timing violation in scope /ELE112_LAB_5_tb/UUT/SCLK_OUT_reg_LDC/TChk170_1123 at time 182057663 ps $width (posedge CLR,(0:0:0),0,notifier) 
WARNING: "C:\Xilinx\Vivado\2017.2\data/verilog/src/unisims/LDCE.v" Line 170: Timing violation in scope /ELE112_LAB_5_tb/UUT/SCLK_OUT_reg_LDC/TChk170_1123 at time 184857663 ps $width (posedge CLR,(0:0:0),0,notifier) 
WARNING: "C:\Xilinx\Vivado\2017.2\data/verilog/src/unisims/LDCE.v" Line 170: Timing violation in scope /ELE112_LAB_5_tb/UUT/SCLK_OUT_reg_LDC/TChk170_1123 at time 187657663 ps $width (posedge CLR,(0:0:0),0,notifier) 
WARNING: "C:\Xilinx\Vivado\2017.2\data/verilog/src/unisims/LDCE.v" Line 170: Timing violation in scope /ELE112_LAB_5_tb/UUT/SCLK_OUT_reg_LDC/TChk170_1123 at time 190457663 ps $width (posedge CLR,(0:0:0),0,notifier) 
WARNING: "C:\Xilinx\Vivado\2017.2\data/verilog/src/unisims/LDCE.v" Line 170: Timing violation in scope /ELE112_LAB_5_tb/UUT/SCLK_OUT_reg_LDC/TChk170_1123 at time 193257663 ps $width (posedge CLR,(0:0:0),0,notifier) 
WARNING: "C:\Xilinx\Vivado\2017.2\data/verilog/src/unisims/LDCE.v" Line 170: Timing violation in scope /ELE112_LAB_5_tb/UUT/SCLK_OUT_reg_LDC/TChk170_1123 at time 196057663 ps $width (posedge CLR,(0:0:0),0,notifier) 
WARNING: "C:\Xilinx\Vivado\2017.2\data/verilog/src/unisims/LDCE.v" Line 170: Timing violation in scope /ELE112_LAB_5_tb/UUT/SCLK_OUT_reg_LDC/TChk170_1123 at time 198857663 ps $width (posedge CLR,(0:0:0),0,notifier) 
WARNING: "C:\Xilinx\Vivado\2017.2\data/verilog/src/unisims/LDCE.v" Line 170: Timing violation in scope /ELE112_LAB_5_tb/UUT/SCLK_OUT_reg_LDC/TChk170_1123 at time 201657663 ps $width (posedge CLR,(0:0:0),0,notifier) 
WARNING: "C:\Xilinx\Vivado\2017.2\data/verilog/src/unisims/LDCE.v" Line 170: Timing violation in scope /ELE112_LAB_5_tb/UUT/SCLK_OUT_reg_LDC/TChk170_1123 at time 204457663 ps $width (posedge CLR,(0:0:0),0,notifier) 
WARNING: "C:\Xilinx\Vivado\2017.2\data/verilog/src/unisims/LDCE.v" Line 170: Timing violation in scope /ELE112_LAB_5_tb/UUT/SCLK_OUT_reg_LDC/TChk170_1123 at time 207257663 ps $width (posedge CLR,(0:0:0),0,notifier) 
WARNING: "C:\Xilinx\Vivado\2017.2\data/verilog/src/unisims/LDCE.v" Line 170: Timing violation in scope /ELE112_LAB_5_tb/UUT/SCLK_OUT_reg_LDC/TChk170_1123 at time 210057663 ps $width (posedge CLR,(0:0:0),0,notifier) 
WARNING: "C:\Xilinx\Vivado\2017.2\data/verilog/src/unisims/LDCE.v" Line 170: Timing violation in scope /ELE112_LAB_5_tb/UUT/SCLK_OUT_reg_LDC/TChk170_1123 at time 212857663 ps $width (posedge CLR,(0:0:0),0,notifier) 
WARNING: "C:\Xilinx\Vivado\2017.2\data/verilog/src/unisims/LDCE.v" Line 170: Timing violation in scope /ELE112_LAB_5_tb/UUT/SCLK_OUT_reg_LDC/TChk170_1123 at time 215657663 ps $width (posedge CLR,(0:0:0),0,notifier) 
WARNING: "C:\Xilinx\Vivado\2017.2\data/verilog/src/unisims/LDCE.v" Line 170: Timing violation in scope /ELE112_LAB_5_tb/UUT/SCLK_OUT_reg_LDC/TChk170_1123 at time 218457663 ps $width (posedge CLR,(0:0:0),0,notifier) 
WARNING: "C:\Xilinx\Vivado\2017.2\data/verilog/src/unisims/LDCE.v" Line 170: Timing violation in scope /ELE112_LAB_5_tb/UUT/SCLK_OUT_reg_LDC/TChk170_1123 at time 221257663 ps $width (posedge CLR,(0:0:0),0,notifier) 
WARNING: "C:\Xilinx\Vivado\2017.2\data/verilog/src/unisims/LDCE.v" Line 170: Timing violation in scope /ELE112_LAB_5_tb/UUT/SCLK_OUT_reg_LDC/TChk170_1123 at time 224057663 ps $width (posedge CLR,(0:0:0),0,notifier) 
WARNING: "C:\Xilinx\Vivado\2017.2\data/verilog/src/unisims/LDCE.v" Line 170: Timing violation in scope /ELE112_LAB_5_tb/UUT/SCLK_OUT_reg_LDC/TChk170_1123 at time 226857663 ps $width (posedge CLR,(0:0:0),0,notifier) 
WARNING: "C:\Xilinx\Vivado\2017.2\data/verilog/src/unisims/LDCE.v" Line 170: Timing violation in scope /ELE112_LAB_5_tb/UUT/SCLK_OUT_reg_LDC/TChk170_1123 at time 229657663 ps $width (posedge CLR,(0:0:0),0,notifier) 
WARNING: "C:\Xilinx\Vivado\2017.2\data/verilog/src/unisims/LDCE.v" Line 170: Timing violation in scope /ELE112_LAB_5_tb/UUT/SCLK_OUT_reg_LDC/TChk170_1123 at time 232457663 ps $width (posedge CLR,(0:0:0),0,notifier) 
WARNING: "C:\Xilinx\Vivado\2017.2\data/verilog/src/unisims/LDCE.v" Line 170: Timing violation in scope /ELE112_LAB_5_tb/UUT/SCLK_OUT_reg_LDC/TChk170_1123 at time 235257663 ps $width (posedge CLR,(0:0:0),0,notifier) 
WARNING: "C:\Xilinx\Vivado\2017.2\data/verilog/src/unisims/LDCE.v" Line 170: Timing violation in scope /ELE112_LAB_5_tb/UUT/SCLK_OUT_reg_LDC/TChk170_1123 at time 238057663 ps $width (posedge CLR,(0:0:0),0,notifier) 
WARNING: "C:\Xilinx\Vivado\2017.2\data/verilog/src/unisims/LDCE.v" Line 170: Timing violation in scope /ELE112_LAB_5_tb/UUT/SCLK_OUT_reg_LDC/TChk170_1123 at time 240857663 ps $width (posedge CLR,(0:0:0),0,notifier) 
WARNING: "C:\Xilinx\Vivado\2017.2\data/verilog/src/unisims/LDCE.v" Line 170: Timing violation in scope /ELE112_LAB_5_tb/UUT/SCLK_OUT_reg_LDC/TChk170_1123 at time 243657663 ps $width (posedge CLR,(0:0:0),0,notifier) 
WARNING: "C:\Xilinx\Vivado\2017.2\data/verilog/src/unisims/LDCE.v" Line 170: Timing violation in scope /ELE112_LAB_5_tb/UUT/SCLK_OUT_reg_LDC/TChk170_1123 at time 246457663 ps $width (posedge CLR,(0:0:0),0,notifier) 
WARNING: "C:\Xilinx\Vivado\2017.2\data/verilog/src/unisims/LDCE.v" Line 170: Timing violation in scope /ELE112_LAB_5_tb/UUT/SCLK_OUT_reg_LDC/TChk170_1123 at time 249257663 ps $width (posedge CLR,(0:0:0),0,notifier) 
WARNING: "C:\Xilinx\Vivado\2017.2\data/verilog/src/unisims/LDCE.v" Line 170: Timing violation in scope /ELE112_LAB_5_tb/UUT/SCLK_OUT_reg_LDC/TChk170_1123 at time 252057663 ps $width (posedge CLR,(0:0:0),0,notifier) 
WARNING: "C:\Xilinx\Vivado\2017.2\data/verilog/src/unisims/LDCE.v" Line 170: Timing violation in scope /ELE112_LAB_5_tb/UUT/SCLK_OUT_reg_LDC/TChk170_1123 at time 254857663 ps $width (posedge CLR,(0:0:0),0,notifier) 
WARNING: "C:\Xilinx\Vivado\2017.2\data/verilog/src/unisims/LDCE.v" Line 170: Timing violation in scope /ELE112_LAB_5_tb/UUT/SCLK_OUT_reg_LDC/TChk170_1123 at time 257657663 ps $width (posedge CLR,(0:0:0),0,notifier) 
WARNING: "C:\Xilinx\Vivado\2017.2\data/verilog/src/unisims/LDCE.v" Line 170: Timing violation in scope /ELE112_LAB_5_tb/UUT/SCLK_OUT_reg_LDC/TChk170_1123 at time 260457663 ps $width (posedge CLR,(0:0:0),0,notifier) 
WARNING: "C:\Xilinx\Vivado\2017.2\data/verilog/src/unisims/LDCE.v" Line 170: Timing violation in scope /ELE112_LAB_5_tb/UUT/SCLK_OUT_reg_LDC/TChk170_1123 at time 263257663 ps $width (posedge CLR,(0:0:0),0,notifier) 
WARNING: "C:\Xilinx\Vivado\2017.2\data/verilog/src/unisims/LDCE.v" Line 170: Timing violation in scope /ELE112_LAB_5_tb/UUT/SCLK_OUT_reg_LDC/TChk170_1123 at time 266057663 ps $width (posedge CLR,(0:0:0),0,notifier) 
WARNING: "C:\Xilinx\Vivado\2017.2\data/verilog/src/unisims/LDCE.v" Line 170: Timing violation in scope /ELE112_LAB_5_tb/UUT/SCLK_OUT_reg_LDC/TChk170_1123 at time 268857663 ps $width (posedge CLR,(0:0:0),0,notifier) 
WARNING: "C:\Xilinx\Vivado\2017.2\data/verilog/src/unisims/LDCE.v" Line 170: Timing violation in scope /ELE112_LAB_5_tb/UUT/SCLK_OUT_reg_LDC/TChk170_1123 at time 271657663 ps $width (posedge CLR,(0:0:0),0,notifier) 
WARNING: "C:\Xilinx\Vivado\2017.2\data/verilog/src/unisims/LDCE.v" Line 170: Timing violation in scope /ELE112_LAB_5_tb/UUT/SCLK_OUT_reg_LDC/TChk170_1123 at time 274457663 ps $width (posedge CLR,(0:0:0),0,notifier) 
WARNING: "C:\Xilinx\Vivado\2017.2\data/verilog/src/unisims/LDCE.v" Line 170: Timing violation in scope /ELE112_LAB_5_tb/UUT/SCLK_OUT_reg_LDC/TChk170_1123 at time 277257663 ps $width (posedge CLR,(0:0:0),0,notifier) 
WARNING: "C:\Xilinx\Vivado\2017.2\data/verilog/src/unisims/LDCE.v" Line 170: Timing violation in scope /ELE112_LAB_5_tb/UUT/SCLK_OUT_reg_LDC/TChk170_1123 at time 280057663 ps $width (posedge CLR,(0:0:0),0,notifier) 
WARNING: "C:\Xilinx\Vivado\2017.2\data/verilog/src/unisims/LDCE.v" Line 170: Timing violation in scope /ELE112_LAB_5_tb/UUT/SCLK_OUT_reg_LDC/TChk170_1123 at time 282857663 ps $width (posedge CLR,(0:0:0),0,notifier) 
WARNING: "C:\Xilinx\Vivado\2017.2\data/verilog/src/unisims/LDCE.v" Line 170: Timing violation in scope /ELE112_LAB_5_tb/UUT/SCLK_OUT_reg_LDC/TChk170_1123 at time 285657663 ps $width (posedge CLR,(0:0:0),0,notifier) 
WARNING: "C:\Xilinx\Vivado\2017.2\data/verilog/src/unisims/LDCE.v" Line 170: Timing violation in scope /ELE112_LAB_5_tb/UUT/SCLK_OUT_reg_LDC/TChk170_1123 at time 288457663 ps $width (posedge CLR,(0:0:0),0,notifier) 
WARNING: "C:\Xilinx\Vivado\2017.2\data/verilog/src/unisims/LDCE.v" Line 170: Timing violation in scope /ELE112_LAB_5_tb/UUT/SCLK_OUT_reg_LDC/TChk170_1123 at time 291257663 ps $width (posedge CLR,(0:0:0),0,notifier) 
WARNING: "C:\Xilinx\Vivado\2017.2\data/verilog/src/unisims/LDCE.v" Line 170: Timing violation in scope /ELE112_LAB_5_tb/UUT/SCLK_OUT_reg_LDC/TChk170_1123 at time 294057663 ps $width (posedge CLR,(0:0:0),0,notifier) 
WARNING: "C:\Xilinx\Vivado\2017.2\data/verilog/src/unisims/LDCE.v" Line 170: Timing violation in scope /ELE112_LAB_5_tb/UUT/SCLK_OUT_reg_LDC/TChk170_1123 at time 296857663 ps $width (posedge CLR,(0:0:0),0,notifier) 
WARNING: "C:\Xilinx\Vivado\2017.2\data/verilog/src/unisims/LDCE.v" Line 170: Timing violation in scope /ELE112_LAB_5_tb/UUT/SCLK_OUT_reg_LDC/TChk170_1123 at time 299657663 ps $width (posedge CLR,(0:0:0),0,notifier) 
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/geirj/OneDrive - Universitetet i Agder/Documents/ELE112/LAB_5/LAB_5/LAB_5.runs/synth_1

launch_runs synth_1 -jobs 4
[Tue Jan 23 14:27:29 2018] Launched synth_1...
Run output will be captured here: C:/Users/geirj/OneDrive - Universitetet i Agder/Documents/ELE112/LAB_5/LAB_5/LAB_5.runs/synth_1/runme.log
launch_runs impl_1 -jobs 4
WARNING: [Project 1-478] Design 'synth_1' is stale and will not be used when launching 'impl_1'
[Tue Jan 23 14:28:09 2018] Launched impl_1...
Run output will be captured here: C:/Users/geirj/OneDrive - Universitetet i Agder/Documents/ELE112/LAB_5/LAB_5/LAB_5.runs/impl_1/runme.log
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_design
launch_simulation -mode post-implementation -type timing
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/geirj/OneDrive - Universitetet i Agder/Documents/ELE112/LAB_5/LAB_5/LAB_5.sim/sim_1/impl/timing/ELE112_LAB_5_tb_time_impl.wdb
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/geirj/OneDrive - Universitetet i Agder/Documents/ELE112/LAB_5/LAB_5/LAB_5.sim/sim_1/impl/timing/simulate.log
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-20] The target language is set to VHDL, it is not supported for simulation type 'timing', using Verilog instead.
INFO: [Netlist 29-17] Analyzing 11 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2017.2
INFO: [Project 1-570] Preparing netlist for logic optimization
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.070 . Memory (MB): peak = 1965.680 ; gain = 0.000
Restored from archive | CPU: 1.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.070 . Memory (MB): peak = 1965.680 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [SIM-utils-31] Writing simulation netlist file for design 'impl_1'...
INFO: [SIM-utils-32] write_verilog -mode timesim -nolib -sdf_anno true -force -file "C:/Users/geirj/OneDrive - Universitetet i Agder/Documents/ELE112/LAB_5/LAB_5/LAB_5.sim/sim_1/impl/timing/ELE112_LAB_5_tb_time_impl.v"
INFO: [SIM-utils-34] Writing SDF file...
INFO: [SIM-utils-35] write_sdf -mode timesim -process_corner slow -force -file "C:/Users/geirj/OneDrive - Universitetet i Agder/Documents/ELE112/LAB_5/LAB_5/LAB_5.sim/sim_1/impl/timing/ELE112_LAB_5_tb_time_impl.sdf"
INFO: [SIM-utils-36] Netlist generated:C:/Users/geirj/OneDrive - Universitetet i Agder/Documents/ELE112/LAB_5/LAB_5/LAB_5.sim/sim_1/impl/timing/ELE112_LAB_5_tb_time_impl.v
INFO: [SIM-utils-37] SDF generated:C:/Users/geirj/OneDrive - Universitetet i Agder/Documents/ELE112/LAB_5/LAB_5/LAB_5.sim/sim_1/impl/timing/ELE112_LAB_5_tb_time_impl.sdf
INFO: [SIM-utils-54] Inspecting design source files for 'ELE112_LAB_5_tb' in fileset 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/geirj/OneDrive - Universitetet i Agder/Documents/ELE112/LAB_5/LAB_5/LAB_5.sim/sim_1/impl/timing'
"xvlog -m64 --relax -prj ELE112_LAB_5_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/geirj/OneDrive - Universitetet i Agder/Documents/ELE112/LAB_5/LAB_5/LAB_5.sim/sim_1/impl/timing/ELE112_LAB_5_tb_time_impl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ELE112_LAB_5
INFO: [VRFC 10-311] analyzing module ELE112_shiftlne
INFO: [VRFC 10-311] analyzing module ele112_UpDownCounter
INFO: [VRFC 10-311] analyzing module ele112_regn
INFO: [VRFC 10-311] analyzing module ele112_regn_0
INFO: [VRFC 10-311] analyzing module ele112_regn_1
INFO: [VRFC 10-311] analyzing module glbl
"xvhdl -m64 --relax -prj ELE112_LAB_5_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/geirj/OneDrive - Universitetet i Agder/Documents/ELE112/LAB_5/LAB_5/LAB_5.srcs/sim_1/new/ELE112_LAB_5_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity ELE112_LAB_5_tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/geirj/OneDrive - Universitetet i Agder/Documents/ELE112/LAB_5/LAB_5/LAB_5.sim/sim_1/impl/timing'
Vivado Simulator 2017.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.2/bin/unwrapped/win64.o/xelab.exe -wto 9ec5c2bbfcec493c9bc26b2461348983 --debug typical --relax --mt 2 --maxdelay -L xil_defaultlib -L simprims_ver -L secureip --snapshot ELE112_LAB_5_tb_time_impl -transport_int_delays -pulse_r 0 -pulse_int_r 0 -pulse_e 0 -pulse_int_e 0 xil_defaultlib.ELE112_LAB_5_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
INFO: [XSIM 43-3451] SDF backannotation process started with SDF file "ELE112_LAB_5_tb_time_impl.sdf", for root module "ELE112_LAB_5_tb/UUT".
INFO: [XSIM 43-3452] SDF backannotation was successful for SDF file "ELE112_LAB_5_tb_time_impl.sdf", for root module "ELE112_LAB_5_tb/UUT".
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package vl.vl_types
Compiling module xil_defaultlib.glbl
Compiling module simprims_ver.BUFG
Compiling module simprims_ver.IBUF
Compiling module simprims_ver.LUT6
Compiling module simprims_ver.LUT4
Compiling module simprims_ver.x_lut1_mux2
Compiling module simprims_ver.LUT1
Compiling module simprims_ver.x_lut2_mux4
Compiling module simprims_ver.LUT2
Compiling module simprims_ver.x_lut3_mux8
Compiling module simprims_ver.LUT3
Compiling module simprims_ver.LUT5
Compiling module simprims_ver.FDCE(IS_C_INVERTED=1'b1)
Compiling module xil_defaultlib.ele112_UpDownCounter
Compiling module simprims_ver.OBUF
Compiling module simprims_ver.FDCE_default
Compiling module simprims_ver.FDRE_default
Compiling module simprims_ver.latchsre_ldce
Compiling module simprims_ver.LDCE
Compiling module simprims_ver.FDPE_default
Compiling module simprims_ver.FDPE(IS_C_INVERTED=1'b1)
Compiling module simprims_ver.SRL16E(IS_CLK_INVERTED=1'b1)
Compiling module simprims_ver.FDRE(IS_C_INVERTED=1'b1)
Compiling module xil_defaultlib.ELE112_shiftlne
Compiling module xil_defaultlib.ele112_regn
Compiling module xil_defaultlib.ele112_regn_0
Compiling module xil_defaultlib.ele112_regn_1
Compiling module xil_defaultlib.ELE112_LAB_5
Compiling architecture behavioral of entity xil_defaultlib.ele112_lab_5_tb
Built simulation snapshot ELE112_LAB_5_tb_time_impl
ERROR: [Common 17-165] Too many positional options when parsing '-notrace', please type 'webtalk -help' for usage info.

run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 1969.648 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '6' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/geirj/OneDrive - Universitetet i Agder/Documents/ELE112/LAB_5/LAB_5/LAB_5.sim/sim_1/impl/timing'
INFO: [USF-XSim-98] *** Running xsim
   with args "ELE112_LAB_5_tb_time_impl -key {Post-Implementation:sim_1:Timing:ELE112_LAB_5_tb} -tclbatch {ELE112_LAB_5_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2017.2
Time resolution is 1 ps
source ELE112_LAB_5_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'ELE112_LAB_5_tb_time_impl' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:08 ; elapsed = 00:00:13 . Memory (MB): peak = 1969.648 ; gain = 3.969
run 300 us
current_sim simulation_19
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/geirj/OneDrive - Universitetet i Agder/Documents/ELE112/LAB_5/LAB_5/LAB_5.sim/sim_1/behav/ELE112_LAB_5_tb_behav.wdb
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/geirj/OneDrive - Universitetet i Agder/Documents/ELE112/LAB_5/LAB_5/LAB_5.sim/sim_1/behav/simulate.log
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'ELE112_LAB_5_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/geirj/OneDrive - Universitetet i Agder/Documents/ELE112/LAB_5/LAB_5/LAB_5.sim/sim_1/behav'
"xvhdl -m64 --relax -prj ELE112_LAB_5_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/geirj/OneDrive - Universitetet i Agder/Documents/ELE112/LAB_5/LAB_5/LAB_5.srcs/sources_1/imports/new/Components.vhd" into library xil_defaultlib
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/geirj/OneDrive - Universitetet i Agder/Documents/ELE112/LAB_5/LAB_5/LAB_5.srcs/sources_1/new/ELE112_LAB_5.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity ELE112_LAB_5
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/geirj/OneDrive - Universitetet i Agder/Documents/ELE112/LAB_5/LAB_5/LAB_5.srcs/sources_1/new/ELE112_shiftlne.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity ELE112_shiftlne
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/geirj/OneDrive - Universitetet i Agder/Documents/ELE112/LAB_5/LAB_5/LAB_5.srcs/sources_1/imports/new/UP_DOWN_CONTER.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity ele112_UpDownCounter
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/geirj/OneDrive - Universitetet i Agder/Documents/ELE112/LAB_5/LAB_5/LAB_5.srcs/sources_1/imports/new/ele112_regn.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity ele112_regn
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/geirj/OneDrive - Universitetet i Agder/Documents/ELE112/LAB_5/LAB_5/LAB_5.srcs/sim_1/new/ELE112_LAB_5_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity ELE112_LAB_5_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/geirj/OneDrive - Universitetet i Agder/Documents/ELE112/LAB_5/LAB_5/LAB_5.sim/sim_1/behav'
Vivado Simulator 2017.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.2/bin/unwrapped/win64.o/xelab.exe -wto 9ec5c2bbfcec493c9bc26b2461348983 --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot ELE112_LAB_5_tb_behav xil_defaultlib.ELE112_LAB_5_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package xil_defaultlib.components
Compiling architecture behavioral of entity xil_defaultlib.ele112_UpDownCounter [ele112_updowncounter_default]
Compiling architecture behavioral of entity xil_defaultlib.ele112_regn [ele112_regn_default]
Compiling architecture behavioral of entity xil_defaultlib.ELE112_shiftlne [\ELE112_shiftlne(n=24)\]
Compiling architecture behavioral of entity xil_defaultlib.ELE112_LAB_5 [ele112_lab_5_default]
Compiling architecture behavioral of entity xil_defaultlib.ele112_lab_5_tb
Built simulation snapshot ELE112_LAB_5_tb_behav
ERROR: [Common 17-165] Too many positional options when parsing '-notrace', please type 'webtalk -help' for usage info.

INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/geirj/OneDrive - Universitetet i Agder/Documents/ELE112/LAB_5/LAB_5/LAB_5.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "ELE112_LAB_5_tb_behav -key {Behavioral:sim_1:Functional:ELE112_LAB_5_tb} -tclbatch {ELE112_LAB_5_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2017.2
Time resolution is 1 ps
source ELE112_LAB_5_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'ELE112_LAB_5_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:07 . Memory (MB): peak = 2150.262 ; gain = 0.000
run 300 us
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim
INFO: [Simtcl 6-16] Simulation closed
reset_run synth_1
launch_runs synth_1 -jobs 4
[Tue Jan 23 14:53:51 2018] Launched synth_1...
Run output will be captured here: C:/Users/geirj/OneDrive - Universitetet i Agder/Documents/ELE112/LAB_5/LAB_5/LAB_5.runs/synth_1/runme.log
launch_runs impl_1 -jobs 4
WARNING: [Project 1-478] Design 'synth_1' is stale and will not be used when launching 'impl_1'
[Tue Jan 23 14:55:37 2018] Launched impl_1...
Run output will be captured here: C:/Users/geirj/OneDrive - Universitetet i Agder/Documents/ELE112/LAB_5/LAB_5/LAB_5.runs/impl_1/runme.log
refresh_design
INFO: [Netlist 29-17] Analyzing 11 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2017.2
INFO: [Project 1-570] Preparing netlist for logic optimization
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.050 . Memory (MB): peak = 2150.262 ; gain = 0.000
Restored from archive | CPU: 0.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.050 . Memory (MB): peak = 2150.262 ; gain = 0.000
refresh_design: Time (s): cpu = 00:00:12 ; elapsed = 00:00:06 . Memory (MB): peak = 2150.262 ; gain = 0.000
WARNING: [Timing 38-313] There are no user specified timing constraints. Timing constraints are needed for proper timing analysis.
launch_simulation -mode post-implementation -type timing
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-20] The target language is set to VHDL, it is not supported for simulation type 'timing', using Verilog instead.
INFO: [SIM-utils-31] Writing simulation netlist file for design 'impl_1'...
INFO: [SIM-utils-32] write_verilog -mode timesim -nolib -sdf_anno true -force -file "C:/Users/geirj/OneDrive - Universitetet i Agder/Documents/ELE112/LAB_5/LAB_5/LAB_5.sim/sim_1/impl/timing/ELE112_LAB_5_tb_time_impl.v"
INFO: [SIM-utils-34] Writing SDF file...
INFO: [SIM-utils-35] write_sdf -mode timesim -process_corner slow -force -file "C:/Users/geirj/OneDrive - Universitetet i Agder/Documents/ELE112/LAB_5/LAB_5/LAB_5.sim/sim_1/impl/timing/ELE112_LAB_5_tb_time_impl.sdf"
INFO: [SIM-utils-36] Netlist generated:C:/Users/geirj/OneDrive - Universitetet i Agder/Documents/ELE112/LAB_5/LAB_5/LAB_5.sim/sim_1/impl/timing/ELE112_LAB_5_tb_time_impl.v
INFO: [SIM-utils-37] SDF generated:C:/Users/geirj/OneDrive - Universitetet i Agder/Documents/ELE112/LAB_5/LAB_5/LAB_5.sim/sim_1/impl/timing/ELE112_LAB_5_tb_time_impl.sdf
INFO: [SIM-utils-54] Inspecting design source files for 'ELE112_LAB_5_tb' in fileset 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/geirj/OneDrive - Universitetet i Agder/Documents/ELE112/LAB_5/LAB_5/LAB_5.sim/sim_1/impl/timing'
"xvlog -m64 --relax -prj ELE112_LAB_5_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/geirj/OneDrive - Universitetet i Agder/Documents/ELE112/LAB_5/LAB_5/LAB_5.sim/sim_1/impl/timing/ELE112_LAB_5_tb_time_impl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ELE112_LAB_5
INFO: [VRFC 10-311] analyzing module ELE112_shiftlne
INFO: [VRFC 10-311] analyzing module ele112_UpDownCounter
INFO: [VRFC 10-311] analyzing module ele112_regn
INFO: [VRFC 10-311] analyzing module ele112_regn_0
INFO: [VRFC 10-311] analyzing module ele112_regn_1
INFO: [VRFC 10-311] analyzing module glbl
"xvhdl -m64 --relax -prj ELE112_LAB_5_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/geirj/OneDrive - Universitetet i Agder/Documents/ELE112/LAB_5/LAB_5/LAB_5.srcs/sim_1/new/ELE112_LAB_5_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity ELE112_LAB_5_tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/geirj/OneDrive - Universitetet i Agder/Documents/ELE112/LAB_5/LAB_5/LAB_5.sim/sim_1/impl/timing'
Vivado Simulator 2017.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.2/bin/unwrapped/win64.o/xelab.exe -wto 9ec5c2bbfcec493c9bc26b2461348983 --debug typical --relax --mt 2 --maxdelay -L xil_defaultlib -L simprims_ver -L secureip --snapshot ELE112_LAB_5_tb_time_impl -transport_int_delays -pulse_r 0 -pulse_int_r 0 -pulse_e 0 -pulse_int_e 0 xil_defaultlib.ELE112_LAB_5_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
INFO: [XSIM 43-3451] SDF backannotation process started with SDF file "ELE112_LAB_5_tb_time_impl.sdf", for root module "ELE112_LAB_5_tb/UUT".
INFO: [XSIM 43-3452] SDF backannotation was successful for SDF file "ELE112_LAB_5_tb_time_impl.sdf", for root module "ELE112_LAB_5_tb/UUT".
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package vl.vl_types
Compiling module xil_defaultlib.glbl
Compiling module simprims_ver.BUFG
Compiling module simprims_ver.IBUF
Compiling module simprims_ver.LUT6
Compiling module simprims_ver.LUT4
Compiling module simprims_ver.x_lut1_mux2
Compiling module simprims_ver.LUT1
Compiling module simprims_ver.x_lut2_mux4
Compiling module simprims_ver.LUT2
Compiling module simprims_ver.x_lut3_mux8
Compiling module simprims_ver.LUT3
Compiling module simprims_ver.LUT5
Compiling module simprims_ver.FDCE(IS_C_INVERTED=1'b1)
Compiling module xil_defaultlib.ele112_UpDownCounter
Compiling module simprims_ver.OBUF
Compiling module simprims_ver.FDCE_default
Compiling module simprims_ver.FDRE_default
Compiling module simprims_ver.latchsre_ldce
Compiling module simprims_ver.LDCE
Compiling module simprims_ver.FDPE_default
Compiling module simprims_ver.FDPE(IS_C_INVERTED=1'b1)
Compiling module simprims_ver.SRL16E(IS_CLK_INVERTED=1'b1)
Compiling module simprims_ver.FDRE(IS_C_INVERTED=1'b1)
Compiling module xil_defaultlib.ELE112_shiftlne
Compiling module xil_defaultlib.ele112_regn
Compiling module xil_defaultlib.ele112_regn_0
Compiling module xil_defaultlib.ele112_regn_1
Compiling module xil_defaultlib.ELE112_LAB_5
Compiling architecture behavioral of entity xil_defaultlib.ele112_lab_5_tb
Built simulation snapshot ELE112_LAB_5_tb_time_impl
ERROR: [Common 17-165] Too many positional options when parsing '-notrace', please type 'webtalk -help' for usage info.

run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 2153.332 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '6' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/geirj/OneDrive - Universitetet i Agder/Documents/ELE112/LAB_5/LAB_5/LAB_5.sim/sim_1/impl/timing'
INFO: [USF-XSim-98] *** Running xsim
   with args "ELE112_LAB_5_tb_time_impl -key {Post-Implementation:sim_1:Timing:ELE112_LAB_5_tb} -tclbatch {ELE112_LAB_5_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2017.2
Time resolution is 1 ps
source ELE112_LAB_5_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'ELE112_LAB_5_tb_time_impl' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:10 . Memory (MB): peak = 2153.332 ; gain = 3.070
run 300 us
launch_simulation
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'ELE112_LAB_5_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/geirj/OneDrive - Universitetet i Agder/Documents/ELE112/LAB_5/LAB_5/LAB_5.sim/sim_1/behav'
"xvhdl -m64 --relax -prj ELE112_LAB_5_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/geirj/OneDrive - Universitetet i Agder/Documents/ELE112/LAB_5/LAB_5/LAB_5.srcs/sources_1/imports/new/Components.vhd" into library xil_defaultlib
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/geirj/OneDrive - Universitetet i Agder/Documents/ELE112/LAB_5/LAB_5/LAB_5.srcs/sources_1/new/ELE112_LAB_5.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity ELE112_LAB_5
ERROR: [VRFC 10-91] sclk_in is not declared [C:/Users/geirj/OneDrive - Universitetet i Agder/Documents/ELE112/LAB_5/LAB_5/LAB_5.srcs/sources_1/new/ELE112_LAB_5.vhd:137]
ERROR: [VRFC 10-362] attribute event requires a static signal prefix [C:/Users/geirj/OneDrive - Universitetet i Agder/Documents/ELE112/LAB_5/LAB_5/LAB_5.srcs/sources_1/new/ELE112_LAB_5.vhd:137]
ERROR: [VRFC 10-2123] 0 definitions of operator "and" match here [C:/Users/geirj/OneDrive - Universitetet i Agder/Documents/ELE112/LAB_5/LAB_5/LAB_5.srcs/sources_1/new/ELE112_LAB_5.vhd:137]
ERROR: [VRFC 10-91] sclk_in is not declared [C:/Users/geirj/OneDrive - Universitetet i Agder/Documents/ELE112/LAB_5/LAB_5/LAB_5.srcs/sources_1/new/ELE112_LAB_5.vhd:135]
ERROR: [VRFC 10-91] sclk_out is not declared [C:/Users/geirj/OneDrive - Universitetet i Agder/Documents/ELE112/LAB_5/LAB_5/LAB_5.srcs/sources_1/new/ELE112_LAB_5.vhd:145]
ERROR: [VRFC 10-91] sclk_out is not declared [C:/Users/geirj/OneDrive - Universitetet i Agder/Documents/ELE112/LAB_5/LAB_5/LAB_5.srcs/sources_1/new/ELE112_LAB_5.vhd:147]
ERROR: [VRFC 10-91] sclk_in is not declared [C:/Users/geirj/OneDrive - Universitetet i Agder/Documents/ELE112/LAB_5/LAB_5/LAB_5.srcs/sources_1/new/ELE112_LAB_5.vhd:154]
ERROR: [VRFC 10-91] sclk_in is not declared [C:/Users/geirj/OneDrive - Universitetet i Agder/Documents/ELE112/LAB_5/LAB_5/LAB_5.srcs/sources_1/new/ELE112_LAB_5.vhd:162]
ERROR: [VRFC 10-1504] unit behavioral ignored due to previous errors [C:/Users/geirj/OneDrive - Universitetet i Agder/Documents/ELE112/LAB_5/LAB_5/LAB_5.srcs/sources_1/new/ELE112_LAB_5.vhd:51]
INFO: [VRFC 10-240] VHDL file C:/Users/geirj/OneDrive - Universitetet i Agder/Documents/ELE112/LAB_5/LAB_5/LAB_5.srcs/sources_1/new/ELE112_LAB_5.vhd ignored due to errors
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/geirj/OneDrive - Universitetet i Agder/Documents/ELE112/LAB_5/LAB_5/LAB_5.srcs/sources_1/new/ELE112_shiftlne.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity ELE112_shiftlne
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/geirj/OneDrive - Universitetet i Agder/Documents/ELE112/LAB_5/LAB_5/LAB_5.srcs/sources_1/imports/new/UP_DOWN_CONTER.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity ele112_UpDownCounter
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/geirj/OneDrive - Universitetet i Agder/Documents/ELE112/LAB_5/LAB_5/LAB_5.srcs/sources_1/imports/new/ele112_regn.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity ele112_regn
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/geirj/OneDrive - Universitetet i Agder/Documents/ELE112/LAB_5/LAB_5/LAB_5.srcs/sim_1/new/ELE112_LAB_5_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity ELE112_LAB_5_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/geirj/OneDrive - Universitetet i Agder/Documents/ELE112/LAB_5/LAB_5/LAB_5.sim/sim_1/behav/xvhdl.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'C:/Users/geirj/OneDrive - Universitetet i Agder/Documents/ELE112/LAB_5/LAB_5/LAB_5.sim/sim_1/behav/xvhdl.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'ELE112_LAB_5_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/geirj/OneDrive - Universitetet i Agder/Documents/ELE112/LAB_5/LAB_5/LAB_5.sim/sim_1/behav'
"xvhdl -m64 --relax -prj ELE112_LAB_5_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/geirj/OneDrive - Universitetet i Agder/Documents/ELE112/LAB_5/LAB_5/LAB_5.srcs/sources_1/imports/new/Components.vhd" into library xil_defaultlib
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/geirj/OneDrive - Universitetet i Agder/Documents/ELE112/LAB_5/LAB_5/LAB_5.srcs/sources_1/new/ELE112_LAB_5.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity ELE112_LAB_5
ERROR: [VRFC 10-91] sclk_in is not declared [C:/Users/geirj/OneDrive - Universitetet i Agder/Documents/ELE112/LAB_5/LAB_5/LAB_5.srcs/sources_1/new/ELE112_LAB_5.vhd:154]
ERROR: [VRFC 10-91] sclk_in is not declared [C:/Users/geirj/OneDrive - Universitetet i Agder/Documents/ELE112/LAB_5/LAB_5/LAB_5.srcs/sources_1/new/ELE112_LAB_5.vhd:162]
ERROR: [VRFC 10-1504] unit behavioral ignored due to previous errors [C:/Users/geirj/OneDrive - Universitetet i Agder/Documents/ELE112/LAB_5/LAB_5/LAB_5.srcs/sources_1/new/ELE112_LAB_5.vhd:51]
INFO: [VRFC 10-240] VHDL file C:/Users/geirj/OneDrive - Universitetet i Agder/Documents/ELE112/LAB_5/LAB_5/LAB_5.srcs/sources_1/new/ELE112_LAB_5.vhd ignored due to errors
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/geirj/OneDrive - Universitetet i Agder/Documents/ELE112/LAB_5/LAB_5/LAB_5.srcs/sources_1/new/ELE112_shiftlne.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity ELE112_shiftlne
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/geirj/OneDrive - Universitetet i Agder/Documents/ELE112/LAB_5/LAB_5/LAB_5.srcs/sources_1/imports/new/UP_DOWN_CONTER.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity ele112_UpDownCounter
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/geirj/OneDrive - Universitetet i Agder/Documents/ELE112/LAB_5/LAB_5/LAB_5.srcs/sources_1/imports/new/ele112_regn.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity ele112_regn
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/geirj/OneDrive - Universitetet i Agder/Documents/ELE112/LAB_5/LAB_5/LAB_5.srcs/sim_1/new/ELE112_LAB_5_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity ELE112_LAB_5_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/geirj/OneDrive - Universitetet i Agder/Documents/ELE112/LAB_5/LAB_5/LAB_5.sim/sim_1/behav/xvhdl.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'C:/Users/geirj/OneDrive - Universitetet i Agder/Documents/ELE112/LAB_5/LAB_5/LAB_5.sim/sim_1/behav/xvhdl.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'ELE112_LAB_5_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/geirj/OneDrive - Universitetet i Agder/Documents/ELE112/LAB_5/LAB_5/LAB_5.sim/sim_1/behav'
"xvhdl -m64 --relax -prj ELE112_LAB_5_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/geirj/OneDrive - Universitetet i Agder/Documents/ELE112/LAB_5/LAB_5/LAB_5.srcs/sources_1/imports/new/Components.vhd" into library xil_defaultlib
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/geirj/OneDrive - Universitetet i Agder/Documents/ELE112/LAB_5/LAB_5/LAB_5.srcs/sources_1/new/ELE112_LAB_5.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity ELE112_LAB_5
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/geirj/OneDrive - Universitetet i Agder/Documents/ELE112/LAB_5/LAB_5/LAB_5.srcs/sources_1/new/ELE112_shiftlne.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity ELE112_shiftlne
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/geirj/OneDrive - Universitetet i Agder/Documents/ELE112/LAB_5/LAB_5/LAB_5.srcs/sources_1/imports/new/UP_DOWN_CONTER.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity ele112_UpDownCounter
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/geirj/OneDrive - Universitetet i Agder/Documents/ELE112/LAB_5/LAB_5/LAB_5.srcs/sources_1/imports/new/ele112_regn.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity ele112_regn
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/geirj/OneDrive - Universitetet i Agder/Documents/ELE112/LAB_5/LAB_5/LAB_5.srcs/sim_1/new/ELE112_LAB_5_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity ELE112_LAB_5_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/geirj/OneDrive - Universitetet i Agder/Documents/ELE112/LAB_5/LAB_5/LAB_5.sim/sim_1/behav'
Vivado Simulator 2017.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.2/bin/unwrapped/win64.o/xelab.exe -wto 9ec5c2bbfcec493c9bc26b2461348983 --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot ELE112_LAB_5_tb_behav xil_defaultlib.ELE112_LAB_5_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package xil_defaultlib.components
Compiling architecture behavioral of entity xil_defaultlib.ele112_UpDownCounter [ele112_updowncounter_default]
Compiling architecture behavioral of entity xil_defaultlib.ele112_regn [ele112_regn_default]
Compiling architecture behavioral of entity xil_defaultlib.ELE112_shiftlne [\ELE112_shiftlne(n=24)\]
Compiling architecture behavioral of entity xil_defaultlib.ELE112_LAB_5 [ele112_lab_5_default]
Compiling architecture behavioral of entity xil_defaultlib.ele112_lab_5_tb
Built simulation snapshot ELE112_LAB_5_tb_behav
ERROR: [Common 17-165] Too many positional options when parsing '-notrace', please type 'webtalk -help' for usage info.

INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/geirj/OneDrive - Universitetet i Agder/Documents/ELE112/LAB_5/LAB_5/LAB_5.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "ELE112_LAB_5_tb_behav -key {Behavioral:sim_1:Functional:ELE112_LAB_5_tb} -tclbatch {ELE112_LAB_5_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2017.2
Time resolution is 1 ps
source ELE112_LAB_5_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'ELE112_LAB_5_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:05 ; elapsed = 00:00:07 . Memory (MB): peak = 2158.469 ; gain = 4.738
run 300 us
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'ELE112_LAB_5_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/geirj/OneDrive - Universitetet i Agder/Documents/ELE112/LAB_5/LAB_5/LAB_5.sim/sim_1/behav'
"xvhdl -m64 --relax -prj ELE112_LAB_5_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/geirj/OneDrive - Universitetet i Agder/Documents/ELE112/LAB_5/LAB_5/LAB_5.srcs/sources_1/imports/new/Components.vhd" into library xil_defaultlib
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/geirj/OneDrive - Universitetet i Agder/Documents/ELE112/LAB_5/LAB_5/LAB_5.srcs/sources_1/new/ELE112_LAB_5.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity ELE112_LAB_5
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/geirj/OneDrive - Universitetet i Agder/Documents/ELE112/LAB_5/LAB_5/LAB_5.srcs/sources_1/new/ELE112_shiftlne.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity ELE112_shiftlne
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/geirj/OneDrive - Universitetet i Agder/Documents/ELE112/LAB_5/LAB_5/LAB_5.srcs/sources_1/imports/new/UP_DOWN_CONTER.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity ele112_UpDownCounter
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/geirj/OneDrive - Universitetet i Agder/Documents/ELE112/LAB_5/LAB_5/LAB_5.srcs/sources_1/imports/new/ele112_regn.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity ele112_regn
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/geirj/OneDrive - Universitetet i Agder/Documents/ELE112/LAB_5/LAB_5/LAB_5.srcs/sim_1/new/ELE112_LAB_5_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity ELE112_LAB_5_tb
ERROR: [VRFC 10-91] sclk is not declared [C:/Users/geirj/OneDrive - Universitetet i Agder/Documents/ELE112/LAB_5/LAB_5/LAB_5.srcs/sim_1/new/ELE112_LAB_5_tb.vhd:77]
ERROR: [VRFC 10-362] attribute event requires a static signal prefix [C:/Users/geirj/OneDrive - Universitetet i Agder/Documents/ELE112/LAB_5/LAB_5/LAB_5.srcs/sim_1/new/ELE112_LAB_5_tb.vhd:77]
ERROR: [VRFC 10-2123] 0 definitions of operator "and" match here [C:/Users/geirj/OneDrive - Universitetet i Agder/Documents/ELE112/LAB_5/LAB_5/LAB_5.srcs/sim_1/new/ELE112_LAB_5_tb.vhd:77]
ERROR: [VRFC 10-1504] unit behavioral ignored due to previous errors [C:/Users/geirj/OneDrive - Universitetet i Agder/Documents/ELE112/LAB_5/LAB_5/LAB_5.srcs/sim_1/new/ELE112_LAB_5_tb.vhd:39]
INFO: [VRFC 10-240] VHDL file C:/Users/geirj/OneDrive - Universitetet i Agder/Documents/ELE112/LAB_5/LAB_5/LAB_5.srcs/sim_1/new/ELE112_LAB_5_tb.vhd ignored due to errors
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/geirj/OneDrive - Universitetet i Agder/Documents/ELE112/LAB_5/LAB_5/LAB_5.sim/sim_1/behav/xvhdl.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'C:/Users/geirj/OneDrive - Universitetet i Agder/Documents/ELE112/LAB_5/LAB_5/LAB_5.sim/sim_1/behav/xvhdl.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'ELE112_LAB_5_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/geirj/OneDrive - Universitetet i Agder/Documents/ELE112/LAB_5/LAB_5/LAB_5.sim/sim_1/behav'
"xvhdl -m64 --relax -prj ELE112_LAB_5_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/geirj/OneDrive - Universitetet i Agder/Documents/ELE112/LAB_5/LAB_5/LAB_5.srcs/sources_1/imports/new/Components.vhd" into library xil_defaultlib
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/geirj/OneDrive - Universitetet i Agder/Documents/ELE112/LAB_5/LAB_5/LAB_5.srcs/sources_1/new/ELE112_LAB_5.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity ELE112_LAB_5
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/geirj/OneDrive - Universitetet i Agder/Documents/ELE112/LAB_5/LAB_5/LAB_5.srcs/sources_1/new/ELE112_shiftlne.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity ELE112_shiftlne
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/geirj/OneDrive - Universitetet i Agder/Documents/ELE112/LAB_5/LAB_5/LAB_5.srcs/sources_1/imports/new/UP_DOWN_CONTER.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity ele112_UpDownCounter
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/geirj/OneDrive - Universitetet i Agder/Documents/ELE112/LAB_5/LAB_5/LAB_5.srcs/sources_1/imports/new/ele112_regn.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity ele112_regn
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/geirj/OneDrive - Universitetet i Agder/Documents/ELE112/LAB_5/LAB_5/LAB_5.srcs/sim_1/new/ELE112_LAB_5_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity ELE112_LAB_5_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/geirj/OneDrive - Universitetet i Agder/Documents/ELE112/LAB_5/LAB_5/LAB_5.sim/sim_1/behav'
Vivado Simulator 2017.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.2/bin/unwrapped/win64.o/xelab.exe -wto 9ec5c2bbfcec493c9bc26b2461348983 --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot ELE112_LAB_5_tb_behav xil_defaultlib.ELE112_LAB_5_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package xil_defaultlib.components
Compiling architecture behavioral of entity xil_defaultlib.ele112_UpDownCounter [ele112_updowncounter_default]
Compiling architecture behavioral of entity xil_defaultlib.ele112_regn [ele112_regn_default]
Compiling architecture behavioral of entity xil_defaultlib.ELE112_shiftlne [\ELE112_shiftlne(n=24)\]
Compiling architecture behavioral of entity xil_defaultlib.ELE112_LAB_5 [ele112_lab_5_default]
Compiling architecture behavioral of entity xil_defaultlib.ele112_lab_5_tb
Built simulation snapshot ELE112_LAB_5_tb_behav
ERROR: [Common 17-165] Too many positional options when parsing '-notrace', please type 'webtalk -help' for usage info.

INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/geirj/OneDrive - Universitetet i Agder/Documents/ELE112/LAB_5/LAB_5/LAB_5.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "ELE112_LAB_5_tb_behav -key {Behavioral:sim_1:Functional:ELE112_LAB_5_tb} -tclbatch {ELE112_LAB_5_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2017.2
Time resolution is 1 ps
source ELE112_LAB_5_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [Common 17-41] Interrupt caught. Command should exit soon.
run: Time (s): cpu = 00:00:00 ; elapsed = 00:00:18 . Memory (MB): peak = 2159.617 ; gain = 0.000
INFO: [Common 17-344] 'run' was cancelled
INFO: [Common 17-344] 'source' was cancelled
xsim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:20 . Memory (MB): peak = 2159.617 ; gain = 0.000
INFO: [Common 17-344] 'xsim' was cancelled
INFO: [Vivado 12-5357] 'simulate' step aborted
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:25 . Memory (MB): peak = 2159.617 ; gain = 0.000
INFO: [Common 17-344] 'launch_simulation' was cancelled
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'ELE112_LAB_5_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/geirj/OneDrive - Universitetet i Agder/Documents/ELE112/LAB_5/LAB_5/LAB_5.sim/sim_1/behav'
"xvhdl -m64 --relax -prj ELE112_LAB_5_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/geirj/OneDrive - Universitetet i Agder/Documents/ELE112/LAB_5/LAB_5/LAB_5.srcs/sources_1/imports/new/Components.vhd" into library xil_defaultlib
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/geirj/OneDrive - Universitetet i Agder/Documents/ELE112/LAB_5/LAB_5/LAB_5.srcs/sources_1/new/ELE112_LAB_5.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity ELE112_LAB_5
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/geirj/OneDrive - Universitetet i Agder/Documents/ELE112/LAB_5/LAB_5/LAB_5.srcs/sources_1/new/ELE112_shiftlne.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity ELE112_shiftlne
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/geirj/OneDrive - Universitetet i Agder/Documents/ELE112/LAB_5/LAB_5/LAB_5.srcs/sources_1/imports/new/UP_DOWN_CONTER.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity ele112_UpDownCounter
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/geirj/OneDrive - Universitetet i Agder/Documents/ELE112/LAB_5/LAB_5/LAB_5.srcs/sources_1/imports/new/ele112_regn.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity ele112_regn
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/geirj/OneDrive - Universitetet i Agder/Documents/ELE112/LAB_5/LAB_5/LAB_5.srcs/sim_1/new/ELE112_LAB_5_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity ELE112_LAB_5_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/geirj/OneDrive - Universitetet i Agder/Documents/ELE112/LAB_5/LAB_5/LAB_5.sim/sim_1/behav'
Vivado Simulator 2017.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.2/bin/unwrapped/win64.o/xelab.exe -wto 9ec5c2bbfcec493c9bc26b2461348983 --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot ELE112_LAB_5_tb_behav xil_defaultlib.ELE112_LAB_5_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package xil_defaultlib.components
Compiling architecture behavioral of entity xil_defaultlib.ele112_UpDownCounter [ele112_updowncounter_default]
Compiling architecture behavioral of entity xil_defaultlib.ele112_regn [ele112_regn_default]
Compiling architecture behavioral of entity xil_defaultlib.ELE112_shiftlne [\ELE112_shiftlne(n=24)\]
Compiling architecture behavioral of entity xil_defaultlib.ELE112_LAB_5 [ele112_lab_5_default]
Compiling architecture behavioral of entity xil_defaultlib.ele112_lab_5_tb
Built simulation snapshot ELE112_LAB_5_tb_behav
ERROR: [Common 17-165] Too many positional options when parsing '-notrace', please type 'webtalk -help' for usage info.

INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/geirj/OneDrive - Universitetet i Agder/Documents/ELE112/LAB_5/LAB_5/LAB_5.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "ELE112_LAB_5_tb_behav -key {Behavioral:sim_1:Functional:ELE112_LAB_5_tb} -tclbatch {ELE112_LAB_5_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2017.2
Time resolution is 1 ps
source ELE112_LAB_5_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'ELE112_LAB_5_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:05 ; elapsed = 00:00:07 . Memory (MB): peak = 2160.297 ; gain = 0.000
run 300 us
restart
INFO: [Simtcl 6-17] Simulation restarted
run 300 us
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'ELE112_LAB_5_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/geirj/OneDrive - Universitetet i Agder/Documents/ELE112/LAB_5/LAB_5/LAB_5.sim/sim_1/behav'
"xvhdl -m64 --relax -prj ELE112_LAB_5_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/geirj/OneDrive - Universitetet i Agder/Documents/ELE112/LAB_5/LAB_5/LAB_5.srcs/sources_1/imports/new/Components.vhd" into library xil_defaultlib
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/geirj/OneDrive - Universitetet i Agder/Documents/ELE112/LAB_5/LAB_5/LAB_5.srcs/sources_1/new/ELE112_LAB_5.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity ELE112_LAB_5
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/geirj/OneDrive - Universitetet i Agder/Documents/ELE112/LAB_5/LAB_5/LAB_5.srcs/sources_1/new/ELE112_shiftlne.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity ELE112_shiftlne
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/geirj/OneDrive - Universitetet i Agder/Documents/ELE112/LAB_5/LAB_5/LAB_5.srcs/sources_1/imports/new/UP_DOWN_CONTER.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity ele112_UpDownCounter
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/geirj/OneDrive - Universitetet i Agder/Documents/ELE112/LAB_5/LAB_5/LAB_5.srcs/sources_1/imports/new/ele112_regn.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity ele112_regn
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/geirj/OneDrive - Universitetet i Agder/Documents/ELE112/LAB_5/LAB_5/LAB_5.srcs/sim_1/new/ELE112_LAB_5_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity ELE112_LAB_5_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/geirj/OneDrive - Universitetet i Agder/Documents/ELE112/LAB_5/LAB_5/LAB_5.sim/sim_1/behav'
Vivado Simulator 2017.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.2/bin/unwrapped/win64.o/xelab.exe -wto 9ec5c2bbfcec493c9bc26b2461348983 --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot ELE112_LAB_5_tb_behav xil_defaultlib.ELE112_LAB_5_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package xil_defaultlib.components
Compiling architecture behavioral of entity xil_defaultlib.ele112_UpDownCounter [ele112_updowncounter_default]
Compiling architecture behavioral of entity xil_defaultlib.ele112_regn [ele112_regn_default]
Compiling architecture behavioral of entity xil_defaultlib.ELE112_shiftlne [\ELE112_shiftlne(n=24)\]
Compiling architecture behavioral of entity xil_defaultlib.ELE112_LAB_5 [ele112_lab_5_default]
Compiling architecture behavioral of entity xil_defaultlib.ele112_lab_5_tb
Built simulation snapshot ELE112_LAB_5_tb_behav
ERROR: [Common 17-165] Too many positional options when parsing '-notrace', please type 'webtalk -help' for usage info.

INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/geirj/OneDrive - Universitetet i Agder/Documents/ELE112/LAB_5/LAB_5/LAB_5.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "ELE112_LAB_5_tb_behav -key {Behavioral:sim_1:Functional:ELE112_LAB_5_tb} -tclbatch {ELE112_LAB_5_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2017.2
Time resolution is 1 ps
source ELE112_LAB_5_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'ELE112_LAB_5_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:07 . Memory (MB): peak = 2160.297 ; gain = 0.000
run 300 us
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/geirj/OneDrive - Universitetet i Agder/Documents/ELE112/LAB_5/LAB_5/LAB_5.runs/synth_1

launch_runs synth_1 -jobs 4
[Tue Jan 23 15:32:15 2018] Launched synth_1...
Run output will be captured here: C:/Users/geirj/OneDrive - Universitetet i Agder/Documents/ELE112/LAB_5/LAB_5/LAB_5.runs/synth_1/runme.log
launch_runs impl_1 -jobs 4
WARNING: [Project 1-478] Design 'synth_1' is stale and will not be used when launching 'impl_1'
[Tue Jan 23 15:32:46 2018] Launched impl_1...
Run output will be captured here: C:/Users/geirj/OneDrive - Universitetet i Agder/Documents/ELE112/LAB_5/LAB_5/LAB_5.runs/impl_1/runme.log
current_sim simulation_23
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_design
launch_simulation -mode post-implementation -type timing
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/geirj/OneDrive - Universitetet i Agder/Documents/ELE112/LAB_5/LAB_5/LAB_5.sim/sim_1/impl/timing/ELE112_LAB_5_tb_time_impl.wdb
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/geirj/OneDrive - Universitetet i Agder/Documents/ELE112/LAB_5/LAB_5/LAB_5.sim/sim_1/impl/timing/simulate.log
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-20] The target language is set to VHDL, it is not supported for simulation type 'timing', using Verilog instead.
INFO: [Netlist 29-17] Analyzing 10 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2017.2
INFO: [Project 1-570] Preparing netlist for logic optimization
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.068 . Memory (MB): peak = 2165.215 ; gain = 0.000
Restored from archive | CPU: 0.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.068 . Memory (MB): peak = 2165.215 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [SIM-utils-31] Writing simulation netlist file for design 'impl_1'...
INFO: [SIM-utils-32] write_verilog -mode timesim -nolib -sdf_anno true -force -file "C:/Users/geirj/OneDrive - Universitetet i Agder/Documents/ELE112/LAB_5/LAB_5/LAB_5.sim/sim_1/impl/timing/ELE112_LAB_5_tb_time_impl.v"
INFO: [SIM-utils-34] Writing SDF file...
INFO: [SIM-utils-35] write_sdf -mode timesim -process_corner slow -force -file "C:/Users/geirj/OneDrive - Universitetet i Agder/Documents/ELE112/LAB_5/LAB_5/LAB_5.sim/sim_1/impl/timing/ELE112_LAB_5_tb_time_impl.sdf"
INFO: [SIM-utils-36] Netlist generated:C:/Users/geirj/OneDrive - Universitetet i Agder/Documents/ELE112/LAB_5/LAB_5/LAB_5.sim/sim_1/impl/timing/ELE112_LAB_5_tb_time_impl.v
INFO: [SIM-utils-37] SDF generated:C:/Users/geirj/OneDrive - Universitetet i Agder/Documents/ELE112/LAB_5/LAB_5/LAB_5.sim/sim_1/impl/timing/ELE112_LAB_5_tb_time_impl.sdf
INFO: [SIM-utils-54] Inspecting design source files for 'ELE112_LAB_5_tb' in fileset 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/geirj/OneDrive - Universitetet i Agder/Documents/ELE112/LAB_5/LAB_5/LAB_5.sim/sim_1/impl/timing'
"xvlog -m64 --relax -prj ELE112_LAB_5_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/geirj/OneDrive - Universitetet i Agder/Documents/ELE112/LAB_5/LAB_5/LAB_5.sim/sim_1/impl/timing/ELE112_LAB_5_tb_time_impl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ELE112_LAB_5
INFO: [VRFC 10-311] analyzing module ELE112_shiftlne
INFO: [VRFC 10-311] analyzing module ele112_UpDownCounter
INFO: [VRFC 10-311] analyzing module ele112_regn
INFO: [VRFC 10-311] analyzing module ele112_regn_0
INFO: [VRFC 10-311] analyzing module ele112_regn_1
INFO: [VRFC 10-311] analyzing module glbl
"xvhdl -m64 --relax -prj ELE112_LAB_5_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/geirj/OneDrive - Universitetet i Agder/Documents/ELE112/LAB_5/LAB_5/LAB_5.srcs/sim_1/new/ELE112_LAB_5_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity ELE112_LAB_5_tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/geirj/OneDrive - Universitetet i Agder/Documents/ELE112/LAB_5/LAB_5/LAB_5.sim/sim_1/impl/timing'
Vivado Simulator 2017.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.2/bin/unwrapped/win64.o/xelab.exe -wto 9ec5c2bbfcec493c9bc26b2461348983 --debug typical --relax --mt 2 --maxdelay -L xil_defaultlib -L simprims_ver -L secureip --snapshot ELE112_LAB_5_tb_time_impl -transport_int_delays -pulse_r 0 -pulse_int_r 0 -pulse_e 0 -pulse_int_e 0 xil_defaultlib.ELE112_LAB_5_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
INFO: [XSIM 43-3451] SDF backannotation process started with SDF file "ELE112_LAB_5_tb_time_impl.sdf", for root module "ELE112_LAB_5_tb/UUT".
INFO: [XSIM 43-3452] SDF backannotation was successful for SDF file "ELE112_LAB_5_tb_time_impl.sdf", for root module "ELE112_LAB_5_tb/UUT".
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package vl.vl_types
Compiling module xil_defaultlib.glbl
Compiling module simprims_ver.BUFG
Compiling module simprims_ver.IBUF
Compiling module simprims_ver.LUT6
Compiling module simprims_ver.LUT5
Compiling module simprims_ver.x_lut1_mux2
Compiling module simprims_ver.LUT1
Compiling module simprims_ver.x_lut2_mux4
Compiling module simprims_ver.LUT2
Compiling module simprims_ver.x_lut3_mux8
Compiling module simprims_ver.LUT3
Compiling module simprims_ver.LUT4
Compiling module simprims_ver.FDCE(IS_C_INVERTED=1'b1)
Compiling module xil_defaultlib.ele112_UpDownCounter
Compiling module simprims_ver.OBUF
Compiling module simprims_ver.FDCE_default
Compiling module simprims_ver.FDRE_default
Compiling module simprims_ver.latchsre_ldce
Compiling module simprims_ver.LDCE
Compiling module simprims_ver.FDPE_default
Compiling module simprims_ver.FDPE(IS_C_INVERTED=1'b1)
Compiling module simprims_ver.SRL16E(IS_CLK_INVERTED=1'b1)
Compiling module simprims_ver.FDRE(IS_C_INVERTED=1'b1)
Compiling module xil_defaultlib.ELE112_shiftlne
Compiling module xil_defaultlib.ele112_regn
Compiling module xil_defaultlib.ele112_regn_0
Compiling module xil_defaultlib.ele112_regn_1
Compiling module xil_defaultlib.ELE112_LAB_5
Compiling architecture behavioral of entity xil_defaultlib.ele112_lab_5_tb
Built simulation snapshot ELE112_LAB_5_tb_time_impl
ERROR: [Common 17-165] Too many positional options when parsing '-notrace', please type 'webtalk -help' for usage info.

run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 2166.613 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '6' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/geirj/OneDrive - Universitetet i Agder/Documents/ELE112/LAB_5/LAB_5/LAB_5.sim/sim_1/impl/timing'
INFO: [USF-XSim-98] *** Running xsim
   with args "ELE112_LAB_5_tb_time_impl -key {Post-Implementation:sim_1:Timing:ELE112_LAB_5_tb} -tclbatch {ELE112_LAB_5_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2017.2
Time resolution is 1 ps
source ELE112_LAB_5_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'ELE112_LAB_5_tb_time_impl' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:08 ; elapsed = 00:00:14 . Memory (MB): peak = 2166.613 ; gain = 1.398
run 300 us
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Tue Jan 23 15:42:31 2018...
