Time	Sample	FilterOut
0	0	0
100000	1000	0
10517000	2000	0
20934000	3000	0
31351000	4000	0
41768000	5000	0
52185000	6000	0
62602000	7000	0
73019000	8000	0
83436000	9000	0
93853000	10000	0
104270000	11000	0
114687000	12000	0
125104000	13000	0
135521000	14000	0
145938000	15000	0
156355000	16000	0
166772000	17000	0
177189000	18000	0
187606000	19000	0
198023000	20000	0
208440000	21000	0
218857000	22000	0
229274000	23000	0
239691000	24000	0
250108000	25000	0
260525000	26000	0
270942000	27000	0
281359000	28000	0
291776000	29000	0
302193000	30000	0
312610000	31000	0
323027000	32000	0
333444000	33000	0
343861000	34000	0
354278000	35000	0
364695000	36000	0
375112000	37000	0
385529000	38000	0
395946000	39000	0
406363000	40000	0
416780000	41000	0
427197000	42000	0
437614000	43000	0
448031000	44000	0
458448000	45000	0
468865000	46000	0
479282000	47000	0
489699000	48000	0
500116000	49000	0
510533000	50000	0
520950000	51000	0
531367000	52000	0
541784000	53000	0
552201000	54000	0
562618000	55000	0
573035000	56000	0
583452000	57000	0
593869000	58000	0
604286000	59000	0
614703000	60000	0
625120000	61000	0
635537000	62000	0
645954000	63000	0
656371000	64000	0
666788000	65000	0
677205000	66000	0
687622000	67000	0
698039000	68000	0
708456000	69000	0
718873000	70000	0
729290000	71000	0
739707000	72000	0
750124000	73000	0
760541000	74000	0
770958000	75000	0
781375000	76000	0
791792000	77000	0
802209000	78000	0
812626000	79000	0
823043000	80000	0
833460000	81000	0
843877000	82000	0
854294000	83000	0
864711000	84000	0
875128000	85000	0
885545000	86000	0
895962000	87000	0
906379000	88000	0
916796000	89000	0
927213000	90000	0
937630000	91000	0
948047000	92000	0
958464000	93000	0
968881000	94000	0
979298000	95000	0
989715000	96000	0
1000132000	97000	0
1010549000	98000	0
1020966000	99000	0
1031383000	100000	0
- tb_wah.sv:55: Verilog $finish
- S i m u l a t i o n   R e p o r t: Verilator 5.034 2025-02-24
- Verilator: $finish at 1ms; walltime 0.136 s; speed 7.614 ms/s
- Verilator: cpu 0.137 s on 1 threads; alloced 121 MB
