INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
INFO: [Timing 38-78] ReportTimingParams: -max_paths 1 -nworst 1 -delay_type max -sort_by slack.
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (lin64) Build 5239630 Fri Nov 08 22:34:34 MST 2024
| Date         : Wed Dec 17 01:21:00 2025
| Host         : lap-inf133 running 64-bit Ubuntu 24.04.3 LTS
| Command      : report_timing
| Design       : jacobi_1d_imper
| Device       : 7k160t-fbg484
| Speed File   : -3  PRODUCTION 1.12 2017-02-17
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             1.191ns  (required time - arrival time)
  Source:                 buffer11/control/fullReg_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.850ns period=7.700ns})
  Destination:            mem_controller1/stores/count_stores.counter_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.850ns period=7.700ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.700ns  (clk rise@7.700ns - clk rise@0.000ns)
  Data Path Delay:        6.525ns  (logic 2.035ns (31.190%)  route 4.490ns (68.810%))
  Logic Levels:           23  (CARRY4=10 LUT2=1 LUT3=3 LUT4=4 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.483ns = ( 8.183 - 7.700 ) 
    Source Clock Delay      (SCD):    0.508ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=627, unset)          0.508     0.508    buffer11/control/clk
    SLICE_X11Y141        FDRE                                         r  buffer11/control/fullReg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y141        FDRE (Prop_fdre_C_Q)         0.216     0.724 r  buffer11/control/fullReg_reg/Q
                         net (fo=80, routed)          0.470     1.194    buffer11/control/fullReg_reg_0
    SLICE_X9Y136         LUT3 (Prop_lut3_I1_O)        0.043     1.237 r  buffer11/control/A_loadAddr[0]_INST_0_i_2/O
                         net (fo=10, routed)          0.201     1.438    buffer11/control/dataReg_reg[0]
    SLICE_X11Y137        LUT6 (Prop_lut6_I2_O)        0.043     1.481 f  buffer11/control/A_loadAddr[4]_INST_0_i_4/O
                         net (fo=2, routed)           0.095     1.576    buffer11/control/A_loadAddr[4]_INST_0_i_4_n_0
    SLICE_X11Y137        LUT6 (Prop_lut6_I5_O)        0.043     1.619 r  buffer11/control/A_loadAddr[6]_INST_0_i_7/O
                         net (fo=2, routed)           0.340     1.959    buffer11/control/A_loadAddr[6]_INST_0_i_7_n_0
    SLICE_X10Y138        LUT6 (Prop_lut6_I2_O)        0.043     2.002 r  buffer11/control/A_loadAddr[6]_INST_0_i_2/O
                         net (fo=4, routed)           0.378     2.379    buffer11/control/dataReg_reg[5][6]
    SLICE_X8Y139         LUT4 (Prop_lut4_I0_O)        0.043     2.422 r  buffer11/control/result0_carry_i_4/O
                         net (fo=1, routed)           0.000     2.422    cmpi0/S[3]
    SLICE_X8Y139         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.173     2.595 r  cmpi0/result0_carry/CO[3]
                         net (fo=1, routed)           0.000     2.595    cmpi0/result0_carry_n_0
    SLICE_X8Y140         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.122     2.717 f  cmpi0/result0_carry__0/CO[0]
                         net (fo=25, routed)          0.519     3.237    buffer14/CO[0]
    SLICE_X12Y146        LUT5 (Prop_lut5_I4_O)        0.127     3.364 f  buffer14/dataReg[0]_i_3__3/O
                         net (fo=5, routed)           0.303     3.667    control_merge2/tehb/control/dataReg_reg[0]_1
    SLICE_X13Y147        LUT4 (Prop_lut4_I3_O)        0.051     3.718 r  control_merge2/tehb/control/A_storeAddr[6]_INST_0_i_4/O
                         net (fo=9, routed)           0.353     4.071    control_merge2/tehb/control/dataReg_reg[0]
    SLICE_X13Y146        LUT6 (Prop_lut6_I0_O)        0.129     4.200 f  control_merge2/tehb/control/B_loadEn_INST_0_i_5/O
                         net (fo=2, routed)           0.501     4.701    control_merge2/tehb/control/transmitValue_reg_2
    SLICE_X18Y145        LUT3 (Prop_lut3_I1_O)        0.051     4.752 f  control_merge2/tehb/control/B_loadEn_INST_0_i_3/O
                         net (fo=5, routed)           0.269     5.021    control_merge2/tehb/control/fullReg_reg_1
    SLICE_X20Y146        LUT2 (Prop_lut2_I0_O)        0.132     5.153 f  control_merge2/tehb/control/B_loadEn_INST_0_i_1/O
                         net (fo=13, routed)          0.294     5.447    fork20/control/generateBlocks[1].regblock/Full_reg_1
    SLICE_X21Y145        LUT3 (Prop_lut3_I1_O)        0.043     5.490 f  fork20/control/generateBlocks[1].regblock/A_storeEn_INST_0_i_2/O
                         net (fo=4, routed)           0.269     5.759    buffer20/A_storeEn
    SLICE_X21Y146        LUT4 (Prop_lut4_I3_O)        0.043     5.802 r  buffer20/A_storeEn_INST_0/O
                         net (fo=43, routed)          0.497     6.299    mem_controller1/stores/count_stores.counter_reg[3]_0
    SLICE_X12Y149        LUT4 (Prop_lut4_I3_O)        0.043     6.342 r  mem_controller1/stores/minusOp_carry_i_6/O
                         net (fo=1, routed)           0.000     6.342    mem_controller1/stores/minusOp_carry_i_6_n_0
    SLICE_X12Y149        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.238     6.580 r  mem_controller1/stores/minusOp_carry/CO[3]
                         net (fo=1, routed)           0.001     6.581    mem_controller1/stores/minusOp_carry_n_0
    SLICE_X12Y150        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     6.631 r  mem_controller1/stores/minusOp_carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.631    mem_controller1/stores/minusOp_carry__0_n_0
    SLICE_X12Y151        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     6.681 r  mem_controller1/stores/minusOp_carry__1/CO[3]
                         net (fo=1, routed)           0.000     6.681    mem_controller1/stores/minusOp_carry__1_n_0
    SLICE_X12Y152        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     6.731 r  mem_controller1/stores/minusOp_carry__2/CO[3]
                         net (fo=1, routed)           0.000     6.731    mem_controller1/stores/minusOp_carry__2_n_0
    SLICE_X12Y153        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     6.781 r  mem_controller1/stores/minusOp_carry__3/CO[3]
                         net (fo=1, routed)           0.000     6.781    mem_controller1/stores/minusOp_carry__3_n_0
    SLICE_X12Y154        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     6.831 r  mem_controller1/stores/minusOp_carry__4/CO[3]
                         net (fo=1, routed)           0.000     6.831    mem_controller1/stores/minusOp_carry__4_n_0
    SLICE_X12Y155        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     6.881 r  mem_controller1/stores/minusOp_carry__5/CO[3]
                         net (fo=1, routed)           0.000     6.881    mem_controller1/stores/minusOp_carry__5_n_0
    SLICE_X12Y156        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.152     7.033 r  mem_controller1/stores/minusOp_carry__6/O[1]
                         net (fo=1, routed)           0.000     7.033    mem_controller1/stores/minusOp_carry__6_n_6
    SLICE_X12Y156        FDRE                                         r  mem_controller1/stores/count_stores.counter_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.700     7.700 r  
                                                      0.000     7.700 r  clk (IN)
                         net (fo=627, unset)          0.483     8.183    mem_controller1/stores/clk
    SLICE_X12Y156        FDRE                                         r  mem_controller1/stores/count_stores.counter_reg[29]/C
                         clock pessimism              0.000     8.183    
                         clock uncertainty           -0.035     8.147    
    SLICE_X12Y156        FDRE (Setup_fdre_C_D)        0.076     8.223    mem_controller1/stores/count_stores.counter_reg[29]
  -------------------------------------------------------------------
                         required time                          8.223    
                         arrival time                          -7.033    
  -------------------------------------------------------------------
                         slack                                  1.191    




