
ex-freertos-outils-analyses.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001f8  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00007584  08000200  08000200  00001200  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000000cc  08007784  08007784  00008784  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08007850  08007850  000091a0  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  08007850  08007850  00008850  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08007858  08007858  000091a0  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08007858  08007858  00008858  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  0800785c  0800785c  0000885c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000060  20000000  08007860  00009000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .RxDecripSection 000000a0  20000060  080078c0  00009060  2**2
                  CONTENTS, ALLOC, LOAD, DATA
 10 .TxDecripSection 000000a0  20000100  08007960  00009100  2**2
                  CONTENTS, ALLOC, LOAD, DATA
 11 .bss          00005714  200001a0  08007a00  000091a0  2**2
                  ALLOC
 12 ._user_heap_stack 00000604  200058b4  08007a00  000098b4  2**0
                  ALLOC
 13 .ARM.attributes 0000002e  00000000  00000000  000091a0  2**0
                  CONTENTS, READONLY
 14 .debug_info   0001b58d  00000000  00000000  000091ce  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_abbrev 000039fa  00000000  00000000  0002475b  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_aranges 000014b0  00000000  00000000  00028158  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_rnglists 00000ff2  00000000  00000000  00029608  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_macro  000042e1  00000000  00000000  0002a5fa  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_line   00018a10  00000000  00000000  0002e8db  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .debug_str    0010360d  00000000  00000000  000472eb  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .comment      00000043  00000000  00000000  0014a8f8  2**0
                  CONTENTS, READONLY
 22 .debug_frame  00005b80  00000000  00000000  0014a93c  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 23 .debug_line_str 0000007f  00000000  00000000  001504bc  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000200 <__do_global_dtors_aux>:
 8000200:	b510      	push	{r4, lr}
 8000202:	4c05      	ldr	r4, [pc, #20]	@ (8000218 <__do_global_dtors_aux+0x18>)
 8000204:	7823      	ldrb	r3, [r4, #0]
 8000206:	b933      	cbnz	r3, 8000216 <__do_global_dtors_aux+0x16>
 8000208:	4b04      	ldr	r3, [pc, #16]	@ (800021c <__do_global_dtors_aux+0x1c>)
 800020a:	b113      	cbz	r3, 8000212 <__do_global_dtors_aux+0x12>
 800020c:	4804      	ldr	r0, [pc, #16]	@ (8000220 <__do_global_dtors_aux+0x20>)
 800020e:	f3af 8000 	nop.w
 8000212:	2301      	movs	r3, #1
 8000214:	7023      	strb	r3, [r4, #0]
 8000216:	bd10      	pop	{r4, pc}
 8000218:	200001a0 	.word	0x200001a0
 800021c:	00000000 	.word	0x00000000
 8000220:	0800776c 	.word	0x0800776c

08000224 <frame_dummy>:
 8000224:	b508      	push	{r3, lr}
 8000226:	4b03      	ldr	r3, [pc, #12]	@ (8000234 <frame_dummy+0x10>)
 8000228:	b11b      	cbz	r3, 8000232 <frame_dummy+0xe>
 800022a:	4903      	ldr	r1, [pc, #12]	@ (8000238 <frame_dummy+0x14>)
 800022c:	4803      	ldr	r0, [pc, #12]	@ (800023c <frame_dummy+0x18>)
 800022e:	f3af 8000 	nop.w
 8000232:	bd08      	pop	{r3, pc}
 8000234:	00000000 	.word	0x00000000
 8000238:	200001a4 	.word	0x200001a4
 800023c:	0800776c 	.word	0x0800776c

08000240 <strlen>:
 8000240:	4603      	mov	r3, r0
 8000242:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000246:	2a00      	cmp	r2, #0
 8000248:	d1fb      	bne.n	8000242 <strlen+0x2>
 800024a:	1a18      	subs	r0, r3, r0
 800024c:	3801      	subs	r0, #1
 800024e:	4770      	bx	lr

08000250 <memchr>:
 8000250:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 8000254:	2a10      	cmp	r2, #16
 8000256:	db2b      	blt.n	80002b0 <memchr+0x60>
 8000258:	f010 0f07 	tst.w	r0, #7
 800025c:	d008      	beq.n	8000270 <memchr+0x20>
 800025e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000262:	3a01      	subs	r2, #1
 8000264:	428b      	cmp	r3, r1
 8000266:	d02d      	beq.n	80002c4 <memchr+0x74>
 8000268:	f010 0f07 	tst.w	r0, #7
 800026c:	b342      	cbz	r2, 80002c0 <memchr+0x70>
 800026e:	d1f6      	bne.n	800025e <memchr+0xe>
 8000270:	b4f0      	push	{r4, r5, r6, r7}
 8000272:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000276:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800027a:	f022 0407 	bic.w	r4, r2, #7
 800027e:	f07f 0700 	mvns.w	r7, #0
 8000282:	2300      	movs	r3, #0
 8000284:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000288:	3c08      	subs	r4, #8
 800028a:	ea85 0501 	eor.w	r5, r5, r1
 800028e:	ea86 0601 	eor.w	r6, r6, r1
 8000292:	fa85 f547 	uadd8	r5, r5, r7
 8000296:	faa3 f587 	sel	r5, r3, r7
 800029a:	fa86 f647 	uadd8	r6, r6, r7
 800029e:	faa5 f687 	sel	r6, r5, r7
 80002a2:	b98e      	cbnz	r6, 80002c8 <memchr+0x78>
 80002a4:	d1ee      	bne.n	8000284 <memchr+0x34>
 80002a6:	bcf0      	pop	{r4, r5, r6, r7}
 80002a8:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 80002ac:	f002 0207 	and.w	r2, r2, #7
 80002b0:	b132      	cbz	r2, 80002c0 <memchr+0x70>
 80002b2:	f810 3b01 	ldrb.w	r3, [r0], #1
 80002b6:	3a01      	subs	r2, #1
 80002b8:	ea83 0301 	eor.w	r3, r3, r1
 80002bc:	b113      	cbz	r3, 80002c4 <memchr+0x74>
 80002be:	d1f8      	bne.n	80002b2 <memchr+0x62>
 80002c0:	2000      	movs	r0, #0
 80002c2:	4770      	bx	lr
 80002c4:	3801      	subs	r0, #1
 80002c6:	4770      	bx	lr
 80002c8:	2d00      	cmp	r5, #0
 80002ca:	bf06      	itte	eq
 80002cc:	4635      	moveq	r5, r6
 80002ce:	3803      	subeq	r0, #3
 80002d0:	3807      	subne	r0, #7
 80002d2:	f015 0f01 	tst.w	r5, #1
 80002d6:	d107      	bne.n	80002e8 <memchr+0x98>
 80002d8:	3001      	adds	r0, #1
 80002da:	f415 7f80 	tst.w	r5, #256	@ 0x100
 80002de:	bf02      	ittt	eq
 80002e0:	3001      	addeq	r0, #1
 80002e2:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 80002e6:	3001      	addeq	r0, #1
 80002e8:	bcf0      	pop	{r4, r5, r6, r7}
 80002ea:	3801      	subs	r0, #1
 80002ec:	4770      	bx	lr
 80002ee:	bf00      	nop

080002f0 <__aeabi_uldivmod>:
 80002f0:	b953      	cbnz	r3, 8000308 <__aeabi_uldivmod+0x18>
 80002f2:	b94a      	cbnz	r2, 8000308 <__aeabi_uldivmod+0x18>
 80002f4:	2900      	cmp	r1, #0
 80002f6:	bf08      	it	eq
 80002f8:	2800      	cmpeq	r0, #0
 80002fa:	bf1c      	itt	ne
 80002fc:	f04f 31ff 	movne.w	r1, #4294967295
 8000300:	f04f 30ff 	movne.w	r0, #4294967295
 8000304:	f000 b988 	b.w	8000618 <__aeabi_idiv0>
 8000308:	f1ad 0c08 	sub.w	ip, sp, #8
 800030c:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000310:	f000 f806 	bl	8000320 <__udivmoddi4>
 8000314:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000318:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800031c:	b004      	add	sp, #16
 800031e:	4770      	bx	lr

08000320 <__udivmoddi4>:
 8000320:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000324:	9d08      	ldr	r5, [sp, #32]
 8000326:	468e      	mov	lr, r1
 8000328:	4604      	mov	r4, r0
 800032a:	4688      	mov	r8, r1
 800032c:	2b00      	cmp	r3, #0
 800032e:	d14a      	bne.n	80003c6 <__udivmoddi4+0xa6>
 8000330:	428a      	cmp	r2, r1
 8000332:	4617      	mov	r7, r2
 8000334:	d962      	bls.n	80003fc <__udivmoddi4+0xdc>
 8000336:	fab2 f682 	clz	r6, r2
 800033a:	b14e      	cbz	r6, 8000350 <__udivmoddi4+0x30>
 800033c:	f1c6 0320 	rsb	r3, r6, #32
 8000340:	fa01 f806 	lsl.w	r8, r1, r6
 8000344:	fa20 f303 	lsr.w	r3, r0, r3
 8000348:	40b7      	lsls	r7, r6
 800034a:	ea43 0808 	orr.w	r8, r3, r8
 800034e:	40b4      	lsls	r4, r6
 8000350:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000354:	fa1f fc87 	uxth.w	ip, r7
 8000358:	fbb8 f1fe 	udiv	r1, r8, lr
 800035c:	0c23      	lsrs	r3, r4, #16
 800035e:	fb0e 8811 	mls	r8, lr, r1, r8
 8000362:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000366:	fb01 f20c 	mul.w	r2, r1, ip
 800036a:	429a      	cmp	r2, r3
 800036c:	d909      	bls.n	8000382 <__udivmoddi4+0x62>
 800036e:	18fb      	adds	r3, r7, r3
 8000370:	f101 30ff 	add.w	r0, r1, #4294967295
 8000374:	f080 80ea 	bcs.w	800054c <__udivmoddi4+0x22c>
 8000378:	429a      	cmp	r2, r3
 800037a:	f240 80e7 	bls.w	800054c <__udivmoddi4+0x22c>
 800037e:	3902      	subs	r1, #2
 8000380:	443b      	add	r3, r7
 8000382:	1a9a      	subs	r2, r3, r2
 8000384:	b2a3      	uxth	r3, r4
 8000386:	fbb2 f0fe 	udiv	r0, r2, lr
 800038a:	fb0e 2210 	mls	r2, lr, r0, r2
 800038e:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000392:	fb00 fc0c 	mul.w	ip, r0, ip
 8000396:	459c      	cmp	ip, r3
 8000398:	d909      	bls.n	80003ae <__udivmoddi4+0x8e>
 800039a:	18fb      	adds	r3, r7, r3
 800039c:	f100 32ff 	add.w	r2, r0, #4294967295
 80003a0:	f080 80d6 	bcs.w	8000550 <__udivmoddi4+0x230>
 80003a4:	459c      	cmp	ip, r3
 80003a6:	f240 80d3 	bls.w	8000550 <__udivmoddi4+0x230>
 80003aa:	443b      	add	r3, r7
 80003ac:	3802      	subs	r0, #2
 80003ae:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 80003b2:	eba3 030c 	sub.w	r3, r3, ip
 80003b6:	2100      	movs	r1, #0
 80003b8:	b11d      	cbz	r5, 80003c2 <__udivmoddi4+0xa2>
 80003ba:	40f3      	lsrs	r3, r6
 80003bc:	2200      	movs	r2, #0
 80003be:	e9c5 3200 	strd	r3, r2, [r5]
 80003c2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80003c6:	428b      	cmp	r3, r1
 80003c8:	d905      	bls.n	80003d6 <__udivmoddi4+0xb6>
 80003ca:	b10d      	cbz	r5, 80003d0 <__udivmoddi4+0xb0>
 80003cc:	e9c5 0100 	strd	r0, r1, [r5]
 80003d0:	2100      	movs	r1, #0
 80003d2:	4608      	mov	r0, r1
 80003d4:	e7f5      	b.n	80003c2 <__udivmoddi4+0xa2>
 80003d6:	fab3 f183 	clz	r1, r3
 80003da:	2900      	cmp	r1, #0
 80003dc:	d146      	bne.n	800046c <__udivmoddi4+0x14c>
 80003de:	4573      	cmp	r3, lr
 80003e0:	d302      	bcc.n	80003e8 <__udivmoddi4+0xc8>
 80003e2:	4282      	cmp	r2, r0
 80003e4:	f200 8105 	bhi.w	80005f2 <__udivmoddi4+0x2d2>
 80003e8:	1a84      	subs	r4, r0, r2
 80003ea:	eb6e 0203 	sbc.w	r2, lr, r3
 80003ee:	2001      	movs	r0, #1
 80003f0:	4690      	mov	r8, r2
 80003f2:	2d00      	cmp	r5, #0
 80003f4:	d0e5      	beq.n	80003c2 <__udivmoddi4+0xa2>
 80003f6:	e9c5 4800 	strd	r4, r8, [r5]
 80003fa:	e7e2      	b.n	80003c2 <__udivmoddi4+0xa2>
 80003fc:	2a00      	cmp	r2, #0
 80003fe:	f000 8090 	beq.w	8000522 <__udivmoddi4+0x202>
 8000402:	fab2 f682 	clz	r6, r2
 8000406:	2e00      	cmp	r6, #0
 8000408:	f040 80a4 	bne.w	8000554 <__udivmoddi4+0x234>
 800040c:	1a8a      	subs	r2, r1, r2
 800040e:	0c03      	lsrs	r3, r0, #16
 8000410:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000414:	b280      	uxth	r0, r0
 8000416:	b2bc      	uxth	r4, r7
 8000418:	2101      	movs	r1, #1
 800041a:	fbb2 fcfe 	udiv	ip, r2, lr
 800041e:	fb0e 221c 	mls	r2, lr, ip, r2
 8000422:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000426:	fb04 f20c 	mul.w	r2, r4, ip
 800042a:	429a      	cmp	r2, r3
 800042c:	d907      	bls.n	800043e <__udivmoddi4+0x11e>
 800042e:	18fb      	adds	r3, r7, r3
 8000430:	f10c 38ff 	add.w	r8, ip, #4294967295
 8000434:	d202      	bcs.n	800043c <__udivmoddi4+0x11c>
 8000436:	429a      	cmp	r2, r3
 8000438:	f200 80e0 	bhi.w	80005fc <__udivmoddi4+0x2dc>
 800043c:	46c4      	mov	ip, r8
 800043e:	1a9b      	subs	r3, r3, r2
 8000440:	fbb3 f2fe 	udiv	r2, r3, lr
 8000444:	fb0e 3312 	mls	r3, lr, r2, r3
 8000448:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 800044c:	fb02 f404 	mul.w	r4, r2, r4
 8000450:	429c      	cmp	r4, r3
 8000452:	d907      	bls.n	8000464 <__udivmoddi4+0x144>
 8000454:	18fb      	adds	r3, r7, r3
 8000456:	f102 30ff 	add.w	r0, r2, #4294967295
 800045a:	d202      	bcs.n	8000462 <__udivmoddi4+0x142>
 800045c:	429c      	cmp	r4, r3
 800045e:	f200 80ca 	bhi.w	80005f6 <__udivmoddi4+0x2d6>
 8000462:	4602      	mov	r2, r0
 8000464:	1b1b      	subs	r3, r3, r4
 8000466:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 800046a:	e7a5      	b.n	80003b8 <__udivmoddi4+0x98>
 800046c:	f1c1 0620 	rsb	r6, r1, #32
 8000470:	408b      	lsls	r3, r1
 8000472:	fa22 f706 	lsr.w	r7, r2, r6
 8000476:	431f      	orrs	r7, r3
 8000478:	fa0e f401 	lsl.w	r4, lr, r1
 800047c:	fa20 f306 	lsr.w	r3, r0, r6
 8000480:	fa2e fe06 	lsr.w	lr, lr, r6
 8000484:	ea4f 4917 	mov.w	r9, r7, lsr #16
 8000488:	4323      	orrs	r3, r4
 800048a:	fa00 f801 	lsl.w	r8, r0, r1
 800048e:	fa1f fc87 	uxth.w	ip, r7
 8000492:	fbbe f0f9 	udiv	r0, lr, r9
 8000496:	0c1c      	lsrs	r4, r3, #16
 8000498:	fb09 ee10 	mls	lr, r9, r0, lr
 800049c:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 80004a0:	fb00 fe0c 	mul.w	lr, r0, ip
 80004a4:	45a6      	cmp	lr, r4
 80004a6:	fa02 f201 	lsl.w	r2, r2, r1
 80004aa:	d909      	bls.n	80004c0 <__udivmoddi4+0x1a0>
 80004ac:	193c      	adds	r4, r7, r4
 80004ae:	f100 3aff 	add.w	sl, r0, #4294967295
 80004b2:	f080 809c 	bcs.w	80005ee <__udivmoddi4+0x2ce>
 80004b6:	45a6      	cmp	lr, r4
 80004b8:	f240 8099 	bls.w	80005ee <__udivmoddi4+0x2ce>
 80004bc:	3802      	subs	r0, #2
 80004be:	443c      	add	r4, r7
 80004c0:	eba4 040e 	sub.w	r4, r4, lr
 80004c4:	fa1f fe83 	uxth.w	lr, r3
 80004c8:	fbb4 f3f9 	udiv	r3, r4, r9
 80004cc:	fb09 4413 	mls	r4, r9, r3, r4
 80004d0:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 80004d4:	fb03 fc0c 	mul.w	ip, r3, ip
 80004d8:	45a4      	cmp	ip, r4
 80004da:	d908      	bls.n	80004ee <__udivmoddi4+0x1ce>
 80004dc:	193c      	adds	r4, r7, r4
 80004de:	f103 3eff 	add.w	lr, r3, #4294967295
 80004e2:	f080 8082 	bcs.w	80005ea <__udivmoddi4+0x2ca>
 80004e6:	45a4      	cmp	ip, r4
 80004e8:	d97f      	bls.n	80005ea <__udivmoddi4+0x2ca>
 80004ea:	3b02      	subs	r3, #2
 80004ec:	443c      	add	r4, r7
 80004ee:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 80004f2:	eba4 040c 	sub.w	r4, r4, ip
 80004f6:	fba0 ec02 	umull	lr, ip, r0, r2
 80004fa:	4564      	cmp	r4, ip
 80004fc:	4673      	mov	r3, lr
 80004fe:	46e1      	mov	r9, ip
 8000500:	d362      	bcc.n	80005c8 <__udivmoddi4+0x2a8>
 8000502:	d05f      	beq.n	80005c4 <__udivmoddi4+0x2a4>
 8000504:	b15d      	cbz	r5, 800051e <__udivmoddi4+0x1fe>
 8000506:	ebb8 0203 	subs.w	r2, r8, r3
 800050a:	eb64 0409 	sbc.w	r4, r4, r9
 800050e:	fa04 f606 	lsl.w	r6, r4, r6
 8000512:	fa22 f301 	lsr.w	r3, r2, r1
 8000516:	431e      	orrs	r6, r3
 8000518:	40cc      	lsrs	r4, r1
 800051a:	e9c5 6400 	strd	r6, r4, [r5]
 800051e:	2100      	movs	r1, #0
 8000520:	e74f      	b.n	80003c2 <__udivmoddi4+0xa2>
 8000522:	fbb1 fcf2 	udiv	ip, r1, r2
 8000526:	0c01      	lsrs	r1, r0, #16
 8000528:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 800052c:	b280      	uxth	r0, r0
 800052e:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 8000532:	463b      	mov	r3, r7
 8000534:	4638      	mov	r0, r7
 8000536:	463c      	mov	r4, r7
 8000538:	46b8      	mov	r8, r7
 800053a:	46be      	mov	lr, r7
 800053c:	2620      	movs	r6, #32
 800053e:	fbb1 f1f7 	udiv	r1, r1, r7
 8000542:	eba2 0208 	sub.w	r2, r2, r8
 8000546:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 800054a:	e766      	b.n	800041a <__udivmoddi4+0xfa>
 800054c:	4601      	mov	r1, r0
 800054e:	e718      	b.n	8000382 <__udivmoddi4+0x62>
 8000550:	4610      	mov	r0, r2
 8000552:	e72c      	b.n	80003ae <__udivmoddi4+0x8e>
 8000554:	f1c6 0220 	rsb	r2, r6, #32
 8000558:	fa2e f302 	lsr.w	r3, lr, r2
 800055c:	40b7      	lsls	r7, r6
 800055e:	40b1      	lsls	r1, r6
 8000560:	fa20 f202 	lsr.w	r2, r0, r2
 8000564:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000568:	430a      	orrs	r2, r1
 800056a:	fbb3 f8fe 	udiv	r8, r3, lr
 800056e:	b2bc      	uxth	r4, r7
 8000570:	fb0e 3318 	mls	r3, lr, r8, r3
 8000574:	0c11      	lsrs	r1, r2, #16
 8000576:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 800057a:	fb08 f904 	mul.w	r9, r8, r4
 800057e:	40b0      	lsls	r0, r6
 8000580:	4589      	cmp	r9, r1
 8000582:	ea4f 4310 	mov.w	r3, r0, lsr #16
 8000586:	b280      	uxth	r0, r0
 8000588:	d93e      	bls.n	8000608 <__udivmoddi4+0x2e8>
 800058a:	1879      	adds	r1, r7, r1
 800058c:	f108 3cff 	add.w	ip, r8, #4294967295
 8000590:	d201      	bcs.n	8000596 <__udivmoddi4+0x276>
 8000592:	4589      	cmp	r9, r1
 8000594:	d81f      	bhi.n	80005d6 <__udivmoddi4+0x2b6>
 8000596:	eba1 0109 	sub.w	r1, r1, r9
 800059a:	fbb1 f9fe 	udiv	r9, r1, lr
 800059e:	fb09 f804 	mul.w	r8, r9, r4
 80005a2:	fb0e 1119 	mls	r1, lr, r9, r1
 80005a6:	b292      	uxth	r2, r2
 80005a8:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 80005ac:	4542      	cmp	r2, r8
 80005ae:	d229      	bcs.n	8000604 <__udivmoddi4+0x2e4>
 80005b0:	18ba      	adds	r2, r7, r2
 80005b2:	f109 31ff 	add.w	r1, r9, #4294967295
 80005b6:	d2c4      	bcs.n	8000542 <__udivmoddi4+0x222>
 80005b8:	4542      	cmp	r2, r8
 80005ba:	d2c2      	bcs.n	8000542 <__udivmoddi4+0x222>
 80005bc:	f1a9 0102 	sub.w	r1, r9, #2
 80005c0:	443a      	add	r2, r7
 80005c2:	e7be      	b.n	8000542 <__udivmoddi4+0x222>
 80005c4:	45f0      	cmp	r8, lr
 80005c6:	d29d      	bcs.n	8000504 <__udivmoddi4+0x1e4>
 80005c8:	ebbe 0302 	subs.w	r3, lr, r2
 80005cc:	eb6c 0c07 	sbc.w	ip, ip, r7
 80005d0:	3801      	subs	r0, #1
 80005d2:	46e1      	mov	r9, ip
 80005d4:	e796      	b.n	8000504 <__udivmoddi4+0x1e4>
 80005d6:	eba7 0909 	sub.w	r9, r7, r9
 80005da:	4449      	add	r1, r9
 80005dc:	f1a8 0c02 	sub.w	ip, r8, #2
 80005e0:	fbb1 f9fe 	udiv	r9, r1, lr
 80005e4:	fb09 f804 	mul.w	r8, r9, r4
 80005e8:	e7db      	b.n	80005a2 <__udivmoddi4+0x282>
 80005ea:	4673      	mov	r3, lr
 80005ec:	e77f      	b.n	80004ee <__udivmoddi4+0x1ce>
 80005ee:	4650      	mov	r0, sl
 80005f0:	e766      	b.n	80004c0 <__udivmoddi4+0x1a0>
 80005f2:	4608      	mov	r0, r1
 80005f4:	e6fd      	b.n	80003f2 <__udivmoddi4+0xd2>
 80005f6:	443b      	add	r3, r7
 80005f8:	3a02      	subs	r2, #2
 80005fa:	e733      	b.n	8000464 <__udivmoddi4+0x144>
 80005fc:	f1ac 0c02 	sub.w	ip, ip, #2
 8000600:	443b      	add	r3, r7
 8000602:	e71c      	b.n	800043e <__udivmoddi4+0x11e>
 8000604:	4649      	mov	r1, r9
 8000606:	e79c      	b.n	8000542 <__udivmoddi4+0x222>
 8000608:	eba1 0109 	sub.w	r1, r1, r9
 800060c:	46c4      	mov	ip, r8
 800060e:	fbb1 f9fe 	udiv	r9, r1, lr
 8000612:	fb09 f804 	mul.w	r8, r9, r4
 8000616:	e7c4      	b.n	80005a2 <__udivmoddi4+0x282>

08000618 <__aeabi_idiv0>:
 8000618:	4770      	bx	lr
 800061a:	bf00      	nop

0800061c <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 800061c:	b580      	push	{r7, lr}
 800061e:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000620:	f000 fc85 	bl	8000f2e <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000624:	f000 f82a 	bl	800067c <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000628:	f000 f946 	bl	80008b8 <MX_GPIO_Init>
  MX_ETH_Init();
 800062c:	f000 f898 	bl	8000760 <MX_ETH_Init>
  MX_USART3_UART_Init();
 8000630:	f000 f8e4 	bl	80007fc <MX_USART3_UART_Init>
  MX_USB_OTG_FS_PCD_Init();
 8000634:	f000 f912 	bl	800085c <MX_USB_OTG_FS_PCD_Init>
  /* USER CODE BEGIN 2 */

  /* USER CODE END 2 */

  /* Init scheduler */
  osKernelInitialize();
 8000638:	f003 fdfa 	bl	8004230 <osKernelInitialize>
  /* add queues, ... */
  /* USER CODE END RTOS_QUEUES */

  /* Create the thread(s) */
  /* creation of task01 */
  task01Handle = osThreadNew(StartTask01, NULL, &task01_attributes);
 800063c:	4a09      	ldr	r2, [pc, #36]	@ (8000664 <main+0x48>)
 800063e:	2100      	movs	r1, #0
 8000640:	4809      	ldr	r0, [pc, #36]	@ (8000668 <main+0x4c>)
 8000642:	f003 fe5f 	bl	8004304 <osThreadNew>
 8000646:	4603      	mov	r3, r0
 8000648:	4a08      	ldr	r2, [pc, #32]	@ (800066c <main+0x50>)
 800064a:	6013      	str	r3, [r2, #0]

  /* creation of task02 */
  task02Handle = osThreadNew(StartTask02, NULL, &task02_attributes);
 800064c:	4a08      	ldr	r2, [pc, #32]	@ (8000670 <main+0x54>)
 800064e:	2100      	movs	r1, #0
 8000650:	4808      	ldr	r0, [pc, #32]	@ (8000674 <main+0x58>)
 8000652:	f003 fe57 	bl	8004304 <osThreadNew>
 8000656:	4603      	mov	r3, r0
 8000658:	4a07      	ldr	r2, [pc, #28]	@ (8000678 <main+0x5c>)
 800065a:	6013      	str	r3, [r2, #0]
  /* USER CODE BEGIN RTOS_EVENTS */
  /* add events, ... */
  /* USER CODE END RTOS_EVENTS */

  /* Start scheduler */
  osKernelStart();
 800065c:	f003 fe1c 	bl	8004298 <osKernelStart>

  /* We should never get here as control is now taken by the scheduler */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 8000660:	bf00      	nop
 8000662:	e7fd      	b.n	8000660 <main+0x44>
 8000664:	080077bc 	.word	0x080077bc
 8000668:	080009fd 	.word	0x080009fd
 800066c:	2000080c 	.word	0x2000080c
 8000670:	080077e0 	.word	0x080077e0
 8000674:	08000a5d 	.word	0x08000a5d
 8000678:	20000810 	.word	0x20000810

0800067c <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 800067c:	b580      	push	{r7, lr}
 800067e:	b094      	sub	sp, #80	@ 0x50
 8000680:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000682:	f107 031c 	add.w	r3, r7, #28
 8000686:	2234      	movs	r2, #52	@ 0x34
 8000688:	2100      	movs	r1, #0
 800068a:	4618      	mov	r0, r3
 800068c:	f006 fbf0 	bl	8006e70 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000690:	f107 0308 	add.w	r3, r7, #8
 8000694:	2200      	movs	r2, #0
 8000696:	601a      	str	r2, [r3, #0]
 8000698:	605a      	str	r2, [r3, #4]
 800069a:	609a      	str	r2, [r3, #8]
 800069c:	60da      	str	r2, [r3, #12]
 800069e:	611a      	str	r2, [r3, #16]

  /** Configure LSE Drive Capability
  */
  HAL_PWR_EnableBkUpAccess();
 80006a0:	f001 fc14 	bl	8001ecc <HAL_PWR_EnableBkUpAccess>

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 80006a4:	4b2c      	ldr	r3, [pc, #176]	@ (8000758 <SystemClock_Config+0xdc>)
 80006a6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80006a8:	4a2b      	ldr	r2, [pc, #172]	@ (8000758 <SystemClock_Config+0xdc>)
 80006aa:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80006ae:	6413      	str	r3, [r2, #64]	@ 0x40
 80006b0:	4b29      	ldr	r3, [pc, #164]	@ (8000758 <SystemClock_Config+0xdc>)
 80006b2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80006b4:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80006b8:	607b      	str	r3, [r7, #4]
 80006ba:	687b      	ldr	r3, [r7, #4]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE3);
 80006bc:	4b27      	ldr	r3, [pc, #156]	@ (800075c <SystemClock_Config+0xe0>)
 80006be:	681b      	ldr	r3, [r3, #0]
 80006c0:	f423 4340 	bic.w	r3, r3, #49152	@ 0xc000
 80006c4:	4a25      	ldr	r2, [pc, #148]	@ (800075c <SystemClock_Config+0xe0>)
 80006c6:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 80006ca:	6013      	str	r3, [r2, #0]
 80006cc:	4b23      	ldr	r3, [pc, #140]	@ (800075c <SystemClock_Config+0xe0>)
 80006ce:	681b      	ldr	r3, [r3, #0]
 80006d0:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 80006d4:	603b      	str	r3, [r7, #0]
 80006d6:	683b      	ldr	r3, [r7, #0]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 80006d8:	2301      	movs	r3, #1
 80006da:	61fb      	str	r3, [r7, #28]
  RCC_OscInitStruct.HSEState = RCC_HSE_BYPASS;
 80006dc:	f44f 23a0 	mov.w	r3, #327680	@ 0x50000
 80006e0:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80006e2:	2302      	movs	r3, #2
 80006e4:	637b      	str	r3, [r7, #52]	@ 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 80006e6:	f44f 0380 	mov.w	r3, #4194304	@ 0x400000
 80006ea:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLM = 4;
 80006ec:	2304      	movs	r3, #4
 80006ee:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLN = 96;
 80006f0:	2360      	movs	r3, #96	@ 0x60
 80006f2:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 80006f4:	2302      	movs	r3, #2
 80006f6:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLQ = 4;
 80006f8:	2304      	movs	r3, #4
 80006fa:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLR = 2;
 80006fc:	2302      	movs	r3, #2
 80006fe:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000700:	f107 031c 	add.w	r3, r7, #28
 8000704:	4618      	mov	r0, r3
 8000706:	f001 fc41 	bl	8001f8c <HAL_RCC_OscConfig>
 800070a:	4603      	mov	r3, r0
 800070c:	2b00      	cmp	r3, #0
 800070e:	d001      	beq.n	8000714 <SystemClock_Config+0x98>
  {
    Error_Handler();
 8000710:	f000 f9b4 	bl	8000a7c <Error_Handler>
  }

  /** Activate the Over-Drive mode
  */
  if (HAL_PWREx_EnableOverDrive() != HAL_OK)
 8000714:	f001 fbea 	bl	8001eec <HAL_PWREx_EnableOverDrive>
 8000718:	4603      	mov	r3, r0
 800071a:	2b00      	cmp	r3, #0
 800071c:	d001      	beq.n	8000722 <SystemClock_Config+0xa6>
  {
    Error_Handler();
 800071e:	f000 f9ad 	bl	8000a7c <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000722:	230f      	movs	r3, #15
 8000724:	60bb      	str	r3, [r7, #8]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000726:	2302      	movs	r3, #2
 8000728:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 800072a:	2300      	movs	r3, #0
 800072c:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 800072e:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8000732:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8000734:	2300      	movs	r3, #0
 8000736:	61bb      	str	r3, [r7, #24]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_3) != HAL_OK)
 8000738:	f107 0308 	add.w	r3, r7, #8
 800073c:	2103      	movs	r1, #3
 800073e:	4618      	mov	r0, r3
 8000740:	f001 fed2 	bl	80024e8 <HAL_RCC_ClockConfig>
 8000744:	4603      	mov	r3, r0
 8000746:	2b00      	cmp	r3, #0
 8000748:	d001      	beq.n	800074e <SystemClock_Config+0xd2>
  {
    Error_Handler();
 800074a:	f000 f997 	bl	8000a7c <Error_Handler>
  }
}
 800074e:	bf00      	nop
 8000750:	3750      	adds	r7, #80	@ 0x50
 8000752:	46bd      	mov	sp, r7
 8000754:	bd80      	pop	{r7, pc}
 8000756:	bf00      	nop
 8000758:	40023800 	.word	0x40023800
 800075c:	40007000 	.word	0x40007000

08000760 <MX_ETH_Init>:
  * @brief ETH Initialization Function
  * @param None
  * @retval None
  */
static void MX_ETH_Init(void)
{
 8000760:	b580      	push	{r7, lr}
 8000762:	af00      	add	r7, sp, #0
   static uint8_t MACAddr[6];

  /* USER CODE BEGIN ETH_Init 1 */

  /* USER CODE END ETH_Init 1 */
  heth.Instance = ETH;
 8000764:	4b1f      	ldr	r3, [pc, #124]	@ (80007e4 <MX_ETH_Init+0x84>)
 8000766:	4a20      	ldr	r2, [pc, #128]	@ (80007e8 <MX_ETH_Init+0x88>)
 8000768:	601a      	str	r2, [r3, #0]
  MACAddr[0] = 0x00;
 800076a:	4b20      	ldr	r3, [pc, #128]	@ (80007ec <MX_ETH_Init+0x8c>)
 800076c:	2200      	movs	r2, #0
 800076e:	701a      	strb	r2, [r3, #0]
  MACAddr[1] = 0x80;
 8000770:	4b1e      	ldr	r3, [pc, #120]	@ (80007ec <MX_ETH_Init+0x8c>)
 8000772:	2280      	movs	r2, #128	@ 0x80
 8000774:	705a      	strb	r2, [r3, #1]
  MACAddr[2] = 0xE1;
 8000776:	4b1d      	ldr	r3, [pc, #116]	@ (80007ec <MX_ETH_Init+0x8c>)
 8000778:	22e1      	movs	r2, #225	@ 0xe1
 800077a:	709a      	strb	r2, [r3, #2]
  MACAddr[3] = 0x00;
 800077c:	4b1b      	ldr	r3, [pc, #108]	@ (80007ec <MX_ETH_Init+0x8c>)
 800077e:	2200      	movs	r2, #0
 8000780:	70da      	strb	r2, [r3, #3]
  MACAddr[4] = 0x00;
 8000782:	4b1a      	ldr	r3, [pc, #104]	@ (80007ec <MX_ETH_Init+0x8c>)
 8000784:	2200      	movs	r2, #0
 8000786:	711a      	strb	r2, [r3, #4]
  MACAddr[5] = 0x00;
 8000788:	4b18      	ldr	r3, [pc, #96]	@ (80007ec <MX_ETH_Init+0x8c>)
 800078a:	2200      	movs	r2, #0
 800078c:	715a      	strb	r2, [r3, #5]
  heth.Init.MACAddr = &MACAddr[0];
 800078e:	4b15      	ldr	r3, [pc, #84]	@ (80007e4 <MX_ETH_Init+0x84>)
 8000790:	4a16      	ldr	r2, [pc, #88]	@ (80007ec <MX_ETH_Init+0x8c>)
 8000792:	605a      	str	r2, [r3, #4]
  heth.Init.MediaInterface = HAL_ETH_RMII_MODE;
 8000794:	4b13      	ldr	r3, [pc, #76]	@ (80007e4 <MX_ETH_Init+0x84>)
 8000796:	f44f 0200 	mov.w	r2, #8388608	@ 0x800000
 800079a:	609a      	str	r2, [r3, #8]
  heth.Init.TxDesc = DMATxDscrTab;
 800079c:	4b11      	ldr	r3, [pc, #68]	@ (80007e4 <MX_ETH_Init+0x84>)
 800079e:	4a14      	ldr	r2, [pc, #80]	@ (80007f0 <MX_ETH_Init+0x90>)
 80007a0:	60da      	str	r2, [r3, #12]
  heth.Init.RxDesc = DMARxDscrTab;
 80007a2:	4b10      	ldr	r3, [pc, #64]	@ (80007e4 <MX_ETH_Init+0x84>)
 80007a4:	4a13      	ldr	r2, [pc, #76]	@ (80007f4 <MX_ETH_Init+0x94>)
 80007a6:	611a      	str	r2, [r3, #16]
  heth.Init.RxBuffLen = 1524;
 80007a8:	4b0e      	ldr	r3, [pc, #56]	@ (80007e4 <MX_ETH_Init+0x84>)
 80007aa:	f240 52f4 	movw	r2, #1524	@ 0x5f4
 80007ae:	615a      	str	r2, [r3, #20]

  /* USER CODE BEGIN MACADDRESS */

  /* USER CODE END MACADDRESS */

  if (HAL_ETH_Init(&heth) != HAL_OK)
 80007b0:	480c      	ldr	r0, [pc, #48]	@ (80007e4 <MX_ETH_Init+0x84>)
 80007b2:	f000 fd23 	bl	80011fc <HAL_ETH_Init>
 80007b6:	4603      	mov	r3, r0
 80007b8:	2b00      	cmp	r3, #0
 80007ba:	d001      	beq.n	80007c0 <MX_ETH_Init+0x60>
  {
    Error_Handler();
 80007bc:	f000 f95e 	bl	8000a7c <Error_Handler>
  }

  memset(&TxConfig, 0 , sizeof(ETH_TxPacketConfig));
 80007c0:	2238      	movs	r2, #56	@ 0x38
 80007c2:	2100      	movs	r1, #0
 80007c4:	480c      	ldr	r0, [pc, #48]	@ (80007f8 <MX_ETH_Init+0x98>)
 80007c6:	f006 fb53 	bl	8006e70 <memset>
  TxConfig.Attributes = ETH_TX_PACKETS_FEATURES_CSUM | ETH_TX_PACKETS_FEATURES_CRCPAD;
 80007ca:	4b0b      	ldr	r3, [pc, #44]	@ (80007f8 <MX_ETH_Init+0x98>)
 80007cc:	2221      	movs	r2, #33	@ 0x21
 80007ce:	601a      	str	r2, [r3, #0]
  TxConfig.ChecksumCtrl = ETH_CHECKSUM_IPHDR_PAYLOAD_INSERT_PHDR_CALC;
 80007d0:	4b09      	ldr	r3, [pc, #36]	@ (80007f8 <MX_ETH_Init+0x98>)
 80007d2:	f44f 0240 	mov.w	r2, #12582912	@ 0xc00000
 80007d6:	615a      	str	r2, [r3, #20]
  TxConfig.CRCPadCtrl = ETH_CRC_PAD_INSERT;
 80007d8:	4b07      	ldr	r3, [pc, #28]	@ (80007f8 <MX_ETH_Init+0x98>)
 80007da:	2200      	movs	r2, #0
 80007dc:	611a      	str	r2, [r3, #16]
  /* USER CODE BEGIN ETH_Init 2 */

  /* USER CODE END ETH_Init 2 */

}
 80007de:	bf00      	nop
 80007e0:	bd80      	pop	{r7, pc}
 80007e2:	bf00      	nop
 80007e4:	200001f4 	.word	0x200001f4
 80007e8:	40028000 	.word	0x40028000
 80007ec:	20000814 	.word	0x20000814
 80007f0:	20000100 	.word	0x20000100
 80007f4:	20000060 	.word	0x20000060
 80007f8:	200001bc 	.word	0x200001bc

080007fc <MX_USART3_UART_Init>:
  * @brief USART3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART3_UART_Init(void)
{
 80007fc:	b580      	push	{r7, lr}
 80007fe:	af00      	add	r7, sp, #0
  /* USER CODE END USART3_Init 0 */

  /* USER CODE BEGIN USART3_Init 1 */

  /* USER CODE END USART3_Init 1 */
  huart3.Instance = USART3;
 8000800:	4b14      	ldr	r3, [pc, #80]	@ (8000854 <MX_USART3_UART_Init+0x58>)
 8000802:	4a15      	ldr	r2, [pc, #84]	@ (8000858 <MX_USART3_UART_Init+0x5c>)
 8000804:	601a      	str	r2, [r3, #0]
  huart3.Init.BaudRate = 115200;
 8000806:	4b13      	ldr	r3, [pc, #76]	@ (8000854 <MX_USART3_UART_Init+0x58>)
 8000808:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 800080c:	605a      	str	r2, [r3, #4]
  huart3.Init.WordLength = UART_WORDLENGTH_8B;
 800080e:	4b11      	ldr	r3, [pc, #68]	@ (8000854 <MX_USART3_UART_Init+0x58>)
 8000810:	2200      	movs	r2, #0
 8000812:	609a      	str	r2, [r3, #8]
  huart3.Init.StopBits = UART_STOPBITS_1;
 8000814:	4b0f      	ldr	r3, [pc, #60]	@ (8000854 <MX_USART3_UART_Init+0x58>)
 8000816:	2200      	movs	r2, #0
 8000818:	60da      	str	r2, [r3, #12]
  huart3.Init.Parity = UART_PARITY_NONE;
 800081a:	4b0e      	ldr	r3, [pc, #56]	@ (8000854 <MX_USART3_UART_Init+0x58>)
 800081c:	2200      	movs	r2, #0
 800081e:	611a      	str	r2, [r3, #16]
  huart3.Init.Mode = UART_MODE_TX_RX;
 8000820:	4b0c      	ldr	r3, [pc, #48]	@ (8000854 <MX_USART3_UART_Init+0x58>)
 8000822:	220c      	movs	r2, #12
 8000824:	615a      	str	r2, [r3, #20]
  huart3.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8000826:	4b0b      	ldr	r3, [pc, #44]	@ (8000854 <MX_USART3_UART_Init+0x58>)
 8000828:	2200      	movs	r2, #0
 800082a:	619a      	str	r2, [r3, #24]
  huart3.Init.OverSampling = UART_OVERSAMPLING_16;
 800082c:	4b09      	ldr	r3, [pc, #36]	@ (8000854 <MX_USART3_UART_Init+0x58>)
 800082e:	2200      	movs	r2, #0
 8000830:	61da      	str	r2, [r3, #28]
  huart3.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8000832:	4b08      	ldr	r3, [pc, #32]	@ (8000854 <MX_USART3_UART_Init+0x58>)
 8000834:	2200      	movs	r2, #0
 8000836:	621a      	str	r2, [r3, #32]
  huart3.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8000838:	4b06      	ldr	r3, [pc, #24]	@ (8000854 <MX_USART3_UART_Init+0x58>)
 800083a:	2200      	movs	r2, #0
 800083c:	625a      	str	r2, [r3, #36]	@ 0x24
  if (HAL_UART_Init(&huart3) != HAL_OK)
 800083e:	4805      	ldr	r0, [pc, #20]	@ (8000854 <MX_USART3_UART_Init+0x58>)
 8000840:	f002 fca0 	bl	8003184 <HAL_UART_Init>
 8000844:	4603      	mov	r3, r0
 8000846:	2b00      	cmp	r3, #0
 8000848:	d001      	beq.n	800084e <MX_USART3_UART_Init+0x52>
  {
    Error_Handler();
 800084a:	f000 f917 	bl	8000a7c <Error_Handler>
  }
  /* USER CODE BEGIN USART3_Init 2 */

  /* USER CODE END USART3_Init 2 */

}
 800084e:	bf00      	nop
 8000850:	bd80      	pop	{r7, pc}
 8000852:	bf00      	nop
 8000854:	200002a4 	.word	0x200002a4
 8000858:	40004800 	.word	0x40004800

0800085c <MX_USB_OTG_FS_PCD_Init>:
  * @brief USB_OTG_FS Initialization Function
  * @param None
  * @retval None
  */
static void MX_USB_OTG_FS_PCD_Init(void)
{
 800085c:	b580      	push	{r7, lr}
 800085e:	af00      	add	r7, sp, #0
  /* USER CODE END USB_OTG_FS_Init 0 */

  /* USER CODE BEGIN USB_OTG_FS_Init 1 */

  /* USER CODE END USB_OTG_FS_Init 1 */
  hpcd_USB_OTG_FS.Instance = USB_OTG_FS;
 8000860:	4b14      	ldr	r3, [pc, #80]	@ (80008b4 <MX_USB_OTG_FS_PCD_Init+0x58>)
 8000862:	f04f 42a0 	mov.w	r2, #1342177280	@ 0x50000000
 8000866:	601a      	str	r2, [r3, #0]
  hpcd_USB_OTG_FS.Init.dev_endpoints = 6;
 8000868:	4b12      	ldr	r3, [pc, #72]	@ (80008b4 <MX_USB_OTG_FS_PCD_Init+0x58>)
 800086a:	2206      	movs	r2, #6
 800086c:	711a      	strb	r2, [r3, #4]
  hpcd_USB_OTG_FS.Init.speed = PCD_SPEED_FULL;
 800086e:	4b11      	ldr	r3, [pc, #68]	@ (80008b4 <MX_USB_OTG_FS_PCD_Init+0x58>)
 8000870:	2202      	movs	r2, #2
 8000872:	71da      	strb	r2, [r3, #7]
  hpcd_USB_OTG_FS.Init.dma_enable = DISABLE;
 8000874:	4b0f      	ldr	r3, [pc, #60]	@ (80008b4 <MX_USB_OTG_FS_PCD_Init+0x58>)
 8000876:	2200      	movs	r2, #0
 8000878:	719a      	strb	r2, [r3, #6]
  hpcd_USB_OTG_FS.Init.phy_itface = PCD_PHY_EMBEDDED;
 800087a:	4b0e      	ldr	r3, [pc, #56]	@ (80008b4 <MX_USB_OTG_FS_PCD_Init+0x58>)
 800087c:	2202      	movs	r2, #2
 800087e:	725a      	strb	r2, [r3, #9]
  hpcd_USB_OTG_FS.Init.Sof_enable = ENABLE;
 8000880:	4b0c      	ldr	r3, [pc, #48]	@ (80008b4 <MX_USB_OTG_FS_PCD_Init+0x58>)
 8000882:	2201      	movs	r2, #1
 8000884:	729a      	strb	r2, [r3, #10]
  hpcd_USB_OTG_FS.Init.low_power_enable = DISABLE;
 8000886:	4b0b      	ldr	r3, [pc, #44]	@ (80008b4 <MX_USB_OTG_FS_PCD_Init+0x58>)
 8000888:	2200      	movs	r2, #0
 800088a:	72da      	strb	r2, [r3, #11]
  hpcd_USB_OTG_FS.Init.lpm_enable = DISABLE;
 800088c:	4b09      	ldr	r3, [pc, #36]	@ (80008b4 <MX_USB_OTG_FS_PCD_Init+0x58>)
 800088e:	2200      	movs	r2, #0
 8000890:	731a      	strb	r2, [r3, #12]
  hpcd_USB_OTG_FS.Init.vbus_sensing_enable = ENABLE;
 8000892:	4b08      	ldr	r3, [pc, #32]	@ (80008b4 <MX_USB_OTG_FS_PCD_Init+0x58>)
 8000894:	2201      	movs	r2, #1
 8000896:	739a      	strb	r2, [r3, #14]
  hpcd_USB_OTG_FS.Init.use_dedicated_ep1 = DISABLE;
 8000898:	4b06      	ldr	r3, [pc, #24]	@ (80008b4 <MX_USB_OTG_FS_PCD_Init+0x58>)
 800089a:	2200      	movs	r2, #0
 800089c:	73da      	strb	r2, [r3, #15]
  if (HAL_PCD_Init(&hpcd_USB_OTG_FS) != HAL_OK)
 800089e:	4805      	ldr	r0, [pc, #20]	@ (80008b4 <MX_USB_OTG_FS_PCD_Init+0x58>)
 80008a0:	f001 f9d9 	bl	8001c56 <HAL_PCD_Init>
 80008a4:	4603      	mov	r3, r0
 80008a6:	2b00      	cmp	r3, #0
 80008a8:	d001      	beq.n	80008ae <MX_USB_OTG_FS_PCD_Init+0x52>
  {
    Error_Handler();
 80008aa:	f000 f8e7 	bl	8000a7c <Error_Handler>
  }
  /* USER CODE BEGIN USB_OTG_FS_Init 2 */

  /* USER CODE END USB_OTG_FS_Init 2 */

}
 80008ae:	bf00      	nop
 80008b0:	bd80      	pop	{r7, pc}
 80008b2:	bf00      	nop
 80008b4:	2000032c 	.word	0x2000032c

080008b8 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 80008b8:	b580      	push	{r7, lr}
 80008ba:	b08c      	sub	sp, #48	@ 0x30
 80008bc:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80008be:	f107 031c 	add.w	r3, r7, #28
 80008c2:	2200      	movs	r2, #0
 80008c4:	601a      	str	r2, [r3, #0]
 80008c6:	605a      	str	r2, [r3, #4]
 80008c8:	609a      	str	r2, [r3, #8]
 80008ca:	60da      	str	r2, [r3, #12]
 80008cc:	611a      	str	r2, [r3, #16]
  /* USER CODE BEGIN MX_GPIO_Init_1 */

  /* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80008ce:	4b47      	ldr	r3, [pc, #284]	@ (80009ec <MX_GPIO_Init+0x134>)
 80008d0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80008d2:	4a46      	ldr	r2, [pc, #280]	@ (80009ec <MX_GPIO_Init+0x134>)
 80008d4:	f043 0304 	orr.w	r3, r3, #4
 80008d8:	6313      	str	r3, [r2, #48]	@ 0x30
 80008da:	4b44      	ldr	r3, [pc, #272]	@ (80009ec <MX_GPIO_Init+0x134>)
 80008dc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80008de:	f003 0304 	and.w	r3, r3, #4
 80008e2:	61bb      	str	r3, [r7, #24]
 80008e4:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 80008e6:	4b41      	ldr	r3, [pc, #260]	@ (80009ec <MX_GPIO_Init+0x134>)
 80008e8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80008ea:	4a40      	ldr	r2, [pc, #256]	@ (80009ec <MX_GPIO_Init+0x134>)
 80008ec:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80008f0:	6313      	str	r3, [r2, #48]	@ 0x30
 80008f2:	4b3e      	ldr	r3, [pc, #248]	@ (80009ec <MX_GPIO_Init+0x134>)
 80008f4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80008f6:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80008fa:	617b      	str	r3, [r7, #20]
 80008fc:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80008fe:	4b3b      	ldr	r3, [pc, #236]	@ (80009ec <MX_GPIO_Init+0x134>)
 8000900:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000902:	4a3a      	ldr	r2, [pc, #232]	@ (80009ec <MX_GPIO_Init+0x134>)
 8000904:	f043 0301 	orr.w	r3, r3, #1
 8000908:	6313      	str	r3, [r2, #48]	@ 0x30
 800090a:	4b38      	ldr	r3, [pc, #224]	@ (80009ec <MX_GPIO_Init+0x134>)
 800090c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800090e:	f003 0301 	and.w	r3, r3, #1
 8000912:	613b      	str	r3, [r7, #16]
 8000914:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000916:	4b35      	ldr	r3, [pc, #212]	@ (80009ec <MX_GPIO_Init+0x134>)
 8000918:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800091a:	4a34      	ldr	r2, [pc, #208]	@ (80009ec <MX_GPIO_Init+0x134>)
 800091c:	f043 0302 	orr.w	r3, r3, #2
 8000920:	6313      	str	r3, [r2, #48]	@ 0x30
 8000922:	4b32      	ldr	r3, [pc, #200]	@ (80009ec <MX_GPIO_Init+0x134>)
 8000924:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000926:	f003 0302 	and.w	r3, r3, #2
 800092a:	60fb      	str	r3, [r7, #12]
 800092c:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 800092e:	4b2f      	ldr	r3, [pc, #188]	@ (80009ec <MX_GPIO_Init+0x134>)
 8000930:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000932:	4a2e      	ldr	r2, [pc, #184]	@ (80009ec <MX_GPIO_Init+0x134>)
 8000934:	f043 0308 	orr.w	r3, r3, #8
 8000938:	6313      	str	r3, [r2, #48]	@ 0x30
 800093a:	4b2c      	ldr	r3, [pc, #176]	@ (80009ec <MX_GPIO_Init+0x134>)
 800093c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800093e:	f003 0308 	and.w	r3, r3, #8
 8000942:	60bb      	str	r3, [r7, #8]
 8000944:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOG_CLK_ENABLE();
 8000946:	4b29      	ldr	r3, [pc, #164]	@ (80009ec <MX_GPIO_Init+0x134>)
 8000948:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800094a:	4a28      	ldr	r2, [pc, #160]	@ (80009ec <MX_GPIO_Init+0x134>)
 800094c:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8000950:	6313      	str	r3, [r2, #48]	@ 0x30
 8000952:	4b26      	ldr	r3, [pc, #152]	@ (80009ec <MX_GPIO_Init+0x134>)
 8000954:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000956:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800095a:	607b      	str	r3, [r7, #4]
 800095c:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, LD1_Pin|LD3_Pin|LD2_Pin, GPIO_PIN_RESET);
 800095e:	2200      	movs	r2, #0
 8000960:	f244 0181 	movw	r1, #16513	@ 0x4081
 8000964:	4822      	ldr	r0, [pc, #136]	@ (80009f0 <MX_GPIO_Init+0x138>)
 8000966:	f001 f943 	bl	8001bf0 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(USB_PowerSwitchOn_GPIO_Port, USB_PowerSwitchOn_Pin, GPIO_PIN_RESET);
 800096a:	2200      	movs	r2, #0
 800096c:	2140      	movs	r1, #64	@ 0x40
 800096e:	4821      	ldr	r0, [pc, #132]	@ (80009f4 <MX_GPIO_Init+0x13c>)
 8000970:	f001 f93e 	bl	8001bf0 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : USER_Btn_Pin */
  GPIO_InitStruct.Pin = USER_Btn_Pin;
 8000974:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8000978:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 800097a:	f44f 1388 	mov.w	r3, #1114112	@ 0x110000
 800097e:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000980:	2300      	movs	r3, #0
 8000982:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(USER_Btn_GPIO_Port, &GPIO_InitStruct);
 8000984:	f107 031c 	add.w	r3, r7, #28
 8000988:	4619      	mov	r1, r3
 800098a:	481b      	ldr	r0, [pc, #108]	@ (80009f8 <MX_GPIO_Init+0x140>)
 800098c:	f000 ff84 	bl	8001898 <HAL_GPIO_Init>

  /*Configure GPIO pins : LD1_Pin LD3_Pin LD2_Pin */
  GPIO_InitStruct.Pin = LD1_Pin|LD3_Pin|LD2_Pin;
 8000990:	f244 0381 	movw	r3, #16513	@ 0x4081
 8000994:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000996:	2301      	movs	r3, #1
 8000998:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800099a:	2300      	movs	r3, #0
 800099c:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800099e:	2300      	movs	r3, #0
 80009a0:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80009a2:	f107 031c 	add.w	r3, r7, #28
 80009a6:	4619      	mov	r1, r3
 80009a8:	4811      	ldr	r0, [pc, #68]	@ (80009f0 <MX_GPIO_Init+0x138>)
 80009aa:	f000 ff75 	bl	8001898 <HAL_GPIO_Init>

  /*Configure GPIO pin : USB_PowerSwitchOn_Pin */
  GPIO_InitStruct.Pin = USB_PowerSwitchOn_Pin;
 80009ae:	2340      	movs	r3, #64	@ 0x40
 80009b0:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80009b2:	2301      	movs	r3, #1
 80009b4:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80009b6:	2300      	movs	r3, #0
 80009b8:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80009ba:	2300      	movs	r3, #0
 80009bc:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init(USB_PowerSwitchOn_GPIO_Port, &GPIO_InitStruct);
 80009be:	f107 031c 	add.w	r3, r7, #28
 80009c2:	4619      	mov	r1, r3
 80009c4:	480b      	ldr	r0, [pc, #44]	@ (80009f4 <MX_GPIO_Init+0x13c>)
 80009c6:	f000 ff67 	bl	8001898 <HAL_GPIO_Init>

  /*Configure GPIO pin : USB_OverCurrent_Pin */
  GPIO_InitStruct.Pin = USB_OverCurrent_Pin;
 80009ca:	2380      	movs	r3, #128	@ 0x80
 80009cc:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80009ce:	2300      	movs	r3, #0
 80009d0:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80009d2:	2300      	movs	r3, #0
 80009d4:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(USB_OverCurrent_GPIO_Port, &GPIO_InitStruct);
 80009d6:	f107 031c 	add.w	r3, r7, #28
 80009da:	4619      	mov	r1, r3
 80009dc:	4805      	ldr	r0, [pc, #20]	@ (80009f4 <MX_GPIO_Init+0x13c>)
 80009de:	f000 ff5b 	bl	8001898 <HAL_GPIO_Init>

  /* USER CODE BEGIN MX_GPIO_Init_2 */

  /* USER CODE END MX_GPIO_Init_2 */
}
 80009e2:	bf00      	nop
 80009e4:	3730      	adds	r7, #48	@ 0x30
 80009e6:	46bd      	mov	sp, r7
 80009e8:	bd80      	pop	{r7, pc}
 80009ea:	bf00      	nop
 80009ec:	40023800 	.word	0x40023800
 80009f0:	40020400 	.word	0x40020400
 80009f4:	40021800 	.word	0x40021800
 80009f8:	40020800 	.word	0x40020800

080009fc <StartTask01>:
  * @param  argument: Not used
  * @retval None
  */
/* USER CODE END Header_StartTask01 */
void StartTask01(void *argument)
{
 80009fc:	b580      	push	{r7, lr}
 80009fe:	b08c      	sub	sp, #48	@ 0x30
 8000a00:	af00      	add	r7, sp, #0
 8000a02:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN 5 */
  uint8_t counter = 0;
 8000a04:	2300      	movs	r3, #0
 8000a06:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f

  /* Infinite loop */
  for(;;)
  {
    // Format du message
    sprintf((char*)msg, "Compteur: %d\r\n", counter);
 8000a0a:	f897 202f 	ldrb.w	r2, [r7, #47]	@ 0x2f
 8000a0e:	f107 030c 	add.w	r3, r7, #12
 8000a12:	4910      	ldr	r1, [pc, #64]	@ (8000a54 <StartTask01+0x58>)
 8000a14:	4618      	mov	r0, r3
 8000a16:	f006 fa09 	bl	8006e2c <siprintf>

    // Envoi via UART3
    HAL_UART_Transmit(&huart3, msg, strlen((char*)msg), 10);
 8000a1a:	f107 030c 	add.w	r3, r7, #12
 8000a1e:	4618      	mov	r0, r3
 8000a20:	f7ff fc0e 	bl	8000240 <strlen>
 8000a24:	4603      	mov	r3, r0
 8000a26:	b29a      	uxth	r2, r3
 8000a28:	f107 010c 	add.w	r1, r7, #12
 8000a2c:	230a      	movs	r3, #10
 8000a2e:	480a      	ldr	r0, [pc, #40]	@ (8000a58 <StartTask01+0x5c>)
 8000a30:	f002 fbf6 	bl	8003220 <HAL_UART_Transmit>

    // Incrémentation du compteur
    counter++;
 8000a34:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 8000a38:	3301      	adds	r3, #1
 8000a3a:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
    if(counter > 99) {
 8000a3e:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 8000a42:	2b63      	cmp	r3, #99	@ 0x63
 8000a44:	d902      	bls.n	8000a4c <StartTask01+0x50>
      counter = 0;
 8000a46:	2300      	movs	r3, #0
 8000a48:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
    }

    // Délai
    osDelay(100);
 8000a4c:	2064      	movs	r0, #100	@ 0x64
 8000a4e:	f003 fcff 	bl	8004450 <osDelay>
  {
 8000a52:	e7da      	b.n	8000a0a <StartTask01+0xe>
 8000a54:	08007794 	.word	0x08007794
 8000a58:	200002a4 	.word	0x200002a4

08000a5c <StartTask02>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_StartTask02 */
void StartTask02(void *argument)
{
 8000a5c:	b580      	push	{r7, lr}
 8000a5e:	b082      	sub	sp, #8
 8000a60:	af00      	add	r7, sp, #0
 8000a62:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN StartTask02 */
  /* Infinite loop */
  for(;;)
  {
    // Bascule de la LED
    HAL_GPIO_TogglePin(GPIOB, LD2_Pin);
 8000a64:	2180      	movs	r1, #128	@ 0x80
 8000a66:	4804      	ldr	r0, [pc, #16]	@ (8000a78 <StartTask02+0x1c>)
 8000a68:	f001 f8db 	bl	8001c22 <HAL_GPIO_TogglePin>

    // Délai
    osDelay(500);
 8000a6c:	f44f 70fa 	mov.w	r0, #500	@ 0x1f4
 8000a70:	f003 fcee 	bl	8004450 <osDelay>
    HAL_GPIO_TogglePin(GPIOB, LD2_Pin);
 8000a74:	bf00      	nop
 8000a76:	e7f5      	b.n	8000a64 <StartTask02+0x8>
 8000a78:	40020400 	.word	0x40020400

08000a7c <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000a7c:	b480      	push	{r7}
 8000a7e:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000a80:	b672      	cpsid	i
}
 8000a82:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8000a84:	bf00      	nop
 8000a86:	e7fd      	b.n	8000a84 <Error_Handler+0x8>

08000a88 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000a88:	b580      	push	{r7, lr}
 8000a8a:	b082      	sub	sp, #8
 8000a8c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_PWR_CLK_ENABLE();
 8000a8e:	4b11      	ldr	r3, [pc, #68]	@ (8000ad4 <HAL_MspInit+0x4c>)
 8000a90:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000a92:	4a10      	ldr	r2, [pc, #64]	@ (8000ad4 <HAL_MspInit+0x4c>)
 8000a94:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8000a98:	6413      	str	r3, [r2, #64]	@ 0x40
 8000a9a:	4b0e      	ldr	r3, [pc, #56]	@ (8000ad4 <HAL_MspInit+0x4c>)
 8000a9c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000a9e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8000aa2:	607b      	str	r3, [r7, #4]
 8000aa4:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000aa6:	4b0b      	ldr	r3, [pc, #44]	@ (8000ad4 <HAL_MspInit+0x4c>)
 8000aa8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8000aaa:	4a0a      	ldr	r2, [pc, #40]	@ (8000ad4 <HAL_MspInit+0x4c>)
 8000aac:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8000ab0:	6453      	str	r3, [r2, #68]	@ 0x44
 8000ab2:	4b08      	ldr	r3, [pc, #32]	@ (8000ad4 <HAL_MspInit+0x4c>)
 8000ab4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8000ab6:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8000aba:	603b      	str	r3, [r7, #0]
 8000abc:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 15, 0);
 8000abe:	2200      	movs	r2, #0
 8000ac0:	210f      	movs	r1, #15
 8000ac2:	f06f 0001 	mvn.w	r0, #1
 8000ac6:	f000 fb70 	bl	80011aa <HAL_NVIC_SetPriority>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000aca:	bf00      	nop
 8000acc:	3708      	adds	r7, #8
 8000ace:	46bd      	mov	sp, r7
 8000ad0:	bd80      	pop	{r7, pc}
 8000ad2:	bf00      	nop
 8000ad4:	40023800 	.word	0x40023800

08000ad8 <HAL_ETH_MspInit>:
  * This function configures the hardware resources used in this example
  * @param heth: ETH handle pointer
  * @retval None
  */
void HAL_ETH_MspInit(ETH_HandleTypeDef* heth)
{
 8000ad8:	b580      	push	{r7, lr}
 8000ada:	b08e      	sub	sp, #56	@ 0x38
 8000adc:	af00      	add	r7, sp, #0
 8000ade:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000ae0:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8000ae4:	2200      	movs	r2, #0
 8000ae6:	601a      	str	r2, [r3, #0]
 8000ae8:	605a      	str	r2, [r3, #4]
 8000aea:	609a      	str	r2, [r3, #8]
 8000aec:	60da      	str	r2, [r3, #12]
 8000aee:	611a      	str	r2, [r3, #16]
  if(heth->Instance==ETH)
 8000af0:	687b      	ldr	r3, [r7, #4]
 8000af2:	681b      	ldr	r3, [r3, #0]
 8000af4:	4a4e      	ldr	r2, [pc, #312]	@ (8000c30 <HAL_ETH_MspInit+0x158>)
 8000af6:	4293      	cmp	r3, r2
 8000af8:	f040 8096 	bne.w	8000c28 <HAL_ETH_MspInit+0x150>
  {
    /* USER CODE BEGIN ETH_MspInit 0 */

    /* USER CODE END ETH_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ETH_CLK_ENABLE();
 8000afc:	4b4d      	ldr	r3, [pc, #308]	@ (8000c34 <HAL_ETH_MspInit+0x15c>)
 8000afe:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000b00:	4a4c      	ldr	r2, [pc, #304]	@ (8000c34 <HAL_ETH_MspInit+0x15c>)
 8000b02:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 8000b06:	6313      	str	r3, [r2, #48]	@ 0x30
 8000b08:	4b4a      	ldr	r3, [pc, #296]	@ (8000c34 <HAL_ETH_MspInit+0x15c>)
 8000b0a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000b0c:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8000b10:	623b      	str	r3, [r7, #32]
 8000b12:	6a3b      	ldr	r3, [r7, #32]
 8000b14:	4b47      	ldr	r3, [pc, #284]	@ (8000c34 <HAL_ETH_MspInit+0x15c>)
 8000b16:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000b18:	4a46      	ldr	r2, [pc, #280]	@ (8000c34 <HAL_ETH_MspInit+0x15c>)
 8000b1a:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 8000b1e:	6313      	str	r3, [r2, #48]	@ 0x30
 8000b20:	4b44      	ldr	r3, [pc, #272]	@ (8000c34 <HAL_ETH_MspInit+0x15c>)
 8000b22:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000b24:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 8000b28:	61fb      	str	r3, [r7, #28]
 8000b2a:	69fb      	ldr	r3, [r7, #28]
 8000b2c:	4b41      	ldr	r3, [pc, #260]	@ (8000c34 <HAL_ETH_MspInit+0x15c>)
 8000b2e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000b30:	4a40      	ldr	r2, [pc, #256]	@ (8000c34 <HAL_ETH_MspInit+0x15c>)
 8000b32:	f043 6300 	orr.w	r3, r3, #134217728	@ 0x8000000
 8000b36:	6313      	str	r3, [r2, #48]	@ 0x30
 8000b38:	4b3e      	ldr	r3, [pc, #248]	@ (8000c34 <HAL_ETH_MspInit+0x15c>)
 8000b3a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000b3c:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8000b40:	61bb      	str	r3, [r7, #24]
 8000b42:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 8000b44:	4b3b      	ldr	r3, [pc, #236]	@ (8000c34 <HAL_ETH_MspInit+0x15c>)
 8000b46:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000b48:	4a3a      	ldr	r2, [pc, #232]	@ (8000c34 <HAL_ETH_MspInit+0x15c>)
 8000b4a:	f043 0304 	orr.w	r3, r3, #4
 8000b4e:	6313      	str	r3, [r2, #48]	@ 0x30
 8000b50:	4b38      	ldr	r3, [pc, #224]	@ (8000c34 <HAL_ETH_MspInit+0x15c>)
 8000b52:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000b54:	f003 0304 	and.w	r3, r3, #4
 8000b58:	617b      	str	r3, [r7, #20]
 8000b5a:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000b5c:	4b35      	ldr	r3, [pc, #212]	@ (8000c34 <HAL_ETH_MspInit+0x15c>)
 8000b5e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000b60:	4a34      	ldr	r2, [pc, #208]	@ (8000c34 <HAL_ETH_MspInit+0x15c>)
 8000b62:	f043 0301 	orr.w	r3, r3, #1
 8000b66:	6313      	str	r3, [r2, #48]	@ 0x30
 8000b68:	4b32      	ldr	r3, [pc, #200]	@ (8000c34 <HAL_ETH_MspInit+0x15c>)
 8000b6a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000b6c:	f003 0301 	and.w	r3, r3, #1
 8000b70:	613b      	str	r3, [r7, #16]
 8000b72:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8000b74:	4b2f      	ldr	r3, [pc, #188]	@ (8000c34 <HAL_ETH_MspInit+0x15c>)
 8000b76:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000b78:	4a2e      	ldr	r2, [pc, #184]	@ (8000c34 <HAL_ETH_MspInit+0x15c>)
 8000b7a:	f043 0302 	orr.w	r3, r3, #2
 8000b7e:	6313      	str	r3, [r2, #48]	@ 0x30
 8000b80:	4b2c      	ldr	r3, [pc, #176]	@ (8000c34 <HAL_ETH_MspInit+0x15c>)
 8000b82:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000b84:	f003 0302 	and.w	r3, r3, #2
 8000b88:	60fb      	str	r3, [r7, #12]
 8000b8a:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOG_CLK_ENABLE();
 8000b8c:	4b29      	ldr	r3, [pc, #164]	@ (8000c34 <HAL_ETH_MspInit+0x15c>)
 8000b8e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000b90:	4a28      	ldr	r2, [pc, #160]	@ (8000c34 <HAL_ETH_MspInit+0x15c>)
 8000b92:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8000b96:	6313      	str	r3, [r2, #48]	@ 0x30
 8000b98:	4b26      	ldr	r3, [pc, #152]	@ (8000c34 <HAL_ETH_MspInit+0x15c>)
 8000b9a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000b9c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8000ba0:	60bb      	str	r3, [r7, #8]
 8000ba2:	68bb      	ldr	r3, [r7, #8]
    PC5     ------> ETH_RXD1
    PB13     ------> ETH_TXD1
    PG11     ------> ETH_TX_EN
    PG13     ------> ETH_TXD0
    */
    GPIO_InitStruct.Pin = RMII_MDC_Pin|RMII_RXD0_Pin|RMII_RXD1_Pin;
 8000ba4:	2332      	movs	r3, #50	@ 0x32
 8000ba6:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000ba8:	2302      	movs	r3, #2
 8000baa:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000bac:	2300      	movs	r3, #0
 8000bae:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000bb0:	2303      	movs	r3, #3
 8000bb2:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 8000bb4:	230b      	movs	r3, #11
 8000bb6:	637b      	str	r3, [r7, #52]	@ 0x34
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8000bb8:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8000bbc:	4619      	mov	r1, r3
 8000bbe:	481e      	ldr	r0, [pc, #120]	@ (8000c38 <HAL_ETH_MspInit+0x160>)
 8000bc0:	f000 fe6a 	bl	8001898 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = RMII_REF_CLK_Pin|RMII_MDIO_Pin|RMII_CRS_DV_Pin;
 8000bc4:	2386      	movs	r3, #134	@ 0x86
 8000bc6:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000bc8:	2302      	movs	r3, #2
 8000bca:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000bcc:	2300      	movs	r3, #0
 8000bce:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000bd0:	2303      	movs	r3, #3
 8000bd2:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 8000bd4:	230b      	movs	r3, #11
 8000bd6:	637b      	str	r3, [r7, #52]	@ 0x34
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000bd8:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8000bdc:	4619      	mov	r1, r3
 8000bde:	4817      	ldr	r0, [pc, #92]	@ (8000c3c <HAL_ETH_MspInit+0x164>)
 8000be0:	f000 fe5a 	bl	8001898 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = RMII_TXD1_Pin;
 8000be4:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8000be8:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000bea:	2302      	movs	r3, #2
 8000bec:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000bee:	2300      	movs	r3, #0
 8000bf0:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000bf2:	2303      	movs	r3, #3
 8000bf4:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 8000bf6:	230b      	movs	r3, #11
 8000bf8:	637b      	str	r3, [r7, #52]	@ 0x34
    HAL_GPIO_Init(RMII_TXD1_GPIO_Port, &GPIO_InitStruct);
 8000bfa:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8000bfe:	4619      	mov	r1, r3
 8000c00:	480f      	ldr	r0, [pc, #60]	@ (8000c40 <HAL_ETH_MspInit+0x168>)
 8000c02:	f000 fe49 	bl	8001898 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = RMII_TX_EN_Pin|RMII_TXD0_Pin;
 8000c06:	f44f 5320 	mov.w	r3, #10240	@ 0x2800
 8000c0a:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000c0c:	2302      	movs	r3, #2
 8000c0e:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000c10:	2300      	movs	r3, #0
 8000c12:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000c14:	2303      	movs	r3, #3
 8000c16:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 8000c18:	230b      	movs	r3, #11
 8000c1a:	637b      	str	r3, [r7, #52]	@ 0x34
    HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 8000c1c:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8000c20:	4619      	mov	r1, r3
 8000c22:	4808      	ldr	r0, [pc, #32]	@ (8000c44 <HAL_ETH_MspInit+0x16c>)
 8000c24:	f000 fe38 	bl	8001898 <HAL_GPIO_Init>

    /* USER CODE END ETH_MspInit 1 */

  }

}
 8000c28:	bf00      	nop
 8000c2a:	3738      	adds	r7, #56	@ 0x38
 8000c2c:	46bd      	mov	sp, r7
 8000c2e:	bd80      	pop	{r7, pc}
 8000c30:	40028000 	.word	0x40028000
 8000c34:	40023800 	.word	0x40023800
 8000c38:	40020800 	.word	0x40020800
 8000c3c:	40020000 	.word	0x40020000
 8000c40:	40020400 	.word	0x40020400
 8000c44:	40021800 	.word	0x40021800

08000c48 <HAL_UART_MspInit>:
  * This function configures the hardware resources used in this example
  * @param huart: UART handle pointer
  * @retval None
  */
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8000c48:	b580      	push	{r7, lr}
 8000c4a:	b0ae      	sub	sp, #184	@ 0xb8
 8000c4c:	af00      	add	r7, sp, #0
 8000c4e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000c50:	f107 03a4 	add.w	r3, r7, #164	@ 0xa4
 8000c54:	2200      	movs	r2, #0
 8000c56:	601a      	str	r2, [r3, #0]
 8000c58:	605a      	str	r2, [r3, #4]
 8000c5a:	609a      	str	r2, [r3, #8]
 8000c5c:	60da      	str	r2, [r3, #12]
 8000c5e:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8000c60:	f107 0314 	add.w	r3, r7, #20
 8000c64:	2290      	movs	r2, #144	@ 0x90
 8000c66:	2100      	movs	r1, #0
 8000c68:	4618      	mov	r0, r3
 8000c6a:	f006 f901 	bl	8006e70 <memset>
  if(huart->Instance==USART3)
 8000c6e:	687b      	ldr	r3, [r7, #4]
 8000c70:	681b      	ldr	r3, [r3, #0]
 8000c72:	4a22      	ldr	r2, [pc, #136]	@ (8000cfc <HAL_UART_MspInit+0xb4>)
 8000c74:	4293      	cmp	r3, r2
 8000c76:	d13c      	bne.n	8000cf2 <HAL_UART_MspInit+0xaa>

    /* USER CODE END USART3_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_USART3;
 8000c78:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8000c7c:	617b      	str	r3, [r7, #20]
    PeriphClkInitStruct.Usart3ClockSelection = RCC_USART3CLKSOURCE_PCLK1;
 8000c7e:	2300      	movs	r3, #0
 8000c80:	663b      	str	r3, [r7, #96]	@ 0x60
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8000c82:	f107 0314 	add.w	r3, r7, #20
 8000c86:	4618      	mov	r0, r3
 8000c88:	f001 fe54 	bl	8002934 <HAL_RCCEx_PeriphCLKConfig>
 8000c8c:	4603      	mov	r3, r0
 8000c8e:	2b00      	cmp	r3, #0
 8000c90:	d001      	beq.n	8000c96 <HAL_UART_MspInit+0x4e>
    {
      Error_Handler();
 8000c92:	f7ff fef3 	bl	8000a7c <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_USART3_CLK_ENABLE();
 8000c96:	4b1a      	ldr	r3, [pc, #104]	@ (8000d00 <HAL_UART_MspInit+0xb8>)
 8000c98:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000c9a:	4a19      	ldr	r2, [pc, #100]	@ (8000d00 <HAL_UART_MspInit+0xb8>)
 8000c9c:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8000ca0:	6413      	str	r3, [r2, #64]	@ 0x40
 8000ca2:	4b17      	ldr	r3, [pc, #92]	@ (8000d00 <HAL_UART_MspInit+0xb8>)
 8000ca4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000ca6:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8000caa:	613b      	str	r3, [r7, #16]
 8000cac:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOD_CLK_ENABLE();
 8000cae:	4b14      	ldr	r3, [pc, #80]	@ (8000d00 <HAL_UART_MspInit+0xb8>)
 8000cb0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000cb2:	4a13      	ldr	r2, [pc, #76]	@ (8000d00 <HAL_UART_MspInit+0xb8>)
 8000cb4:	f043 0308 	orr.w	r3, r3, #8
 8000cb8:	6313      	str	r3, [r2, #48]	@ 0x30
 8000cba:	4b11      	ldr	r3, [pc, #68]	@ (8000d00 <HAL_UART_MspInit+0xb8>)
 8000cbc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000cbe:	f003 0308 	and.w	r3, r3, #8
 8000cc2:	60fb      	str	r3, [r7, #12]
 8000cc4:	68fb      	ldr	r3, [r7, #12]
    /**USART3 GPIO Configuration
    PD8     ------> USART3_TX
    PD9     ------> USART3_RX
    */
    GPIO_InitStruct.Pin = STLK_RX_Pin|STLK_TX_Pin;
 8000cc6:	f44f 7340 	mov.w	r3, #768	@ 0x300
 8000cca:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000cce:	2302      	movs	r3, #2
 8000cd0:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000cd4:	2300      	movs	r3, #0
 8000cd6:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000cda:	2303      	movs	r3, #3
 8000cdc:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
    GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
 8000ce0:	2307      	movs	r3, #7
 8000ce2:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8000ce6:	f107 03a4 	add.w	r3, r7, #164	@ 0xa4
 8000cea:	4619      	mov	r1, r3
 8000cec:	4805      	ldr	r0, [pc, #20]	@ (8000d04 <HAL_UART_MspInit+0xbc>)
 8000cee:	f000 fdd3 	bl	8001898 <HAL_GPIO_Init>

    /* USER CODE END USART3_MspInit 1 */

  }

}
 8000cf2:	bf00      	nop
 8000cf4:	37b8      	adds	r7, #184	@ 0xb8
 8000cf6:	46bd      	mov	sp, r7
 8000cf8:	bd80      	pop	{r7, pc}
 8000cfa:	bf00      	nop
 8000cfc:	40004800 	.word	0x40004800
 8000d00:	40023800 	.word	0x40023800
 8000d04:	40020c00 	.word	0x40020c00

08000d08 <HAL_PCD_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hpcd: PCD handle pointer
  * @retval None
  */
void HAL_PCD_MspInit(PCD_HandleTypeDef* hpcd)
{
 8000d08:	b580      	push	{r7, lr}
 8000d0a:	b0ae      	sub	sp, #184	@ 0xb8
 8000d0c:	af00      	add	r7, sp, #0
 8000d0e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000d10:	f107 03a4 	add.w	r3, r7, #164	@ 0xa4
 8000d14:	2200      	movs	r2, #0
 8000d16:	601a      	str	r2, [r3, #0]
 8000d18:	605a      	str	r2, [r3, #4]
 8000d1a:	609a      	str	r2, [r3, #8]
 8000d1c:	60da      	str	r2, [r3, #12]
 8000d1e:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8000d20:	f107 0314 	add.w	r3, r7, #20
 8000d24:	2290      	movs	r2, #144	@ 0x90
 8000d26:	2100      	movs	r1, #0
 8000d28:	4618      	mov	r0, r3
 8000d2a:	f006 f8a1 	bl	8006e70 <memset>
  if(hpcd->Instance==USB_OTG_FS)
 8000d2e:	687b      	ldr	r3, [r7, #4]
 8000d30:	681b      	ldr	r3, [r3, #0]
 8000d32:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8000d36:	d159      	bne.n	8000dec <HAL_PCD_MspInit+0xe4>

    /* USER CODE END USB_OTG_FS_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_CLK48;
 8000d38:	f44f 1300 	mov.w	r3, #2097152	@ 0x200000
 8000d3c:	617b      	str	r3, [r7, #20]
    PeriphClkInitStruct.Clk48ClockSelection = RCC_CLK48SOURCE_PLL;
 8000d3e:	2300      	movs	r3, #0
 8000d40:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8000d44:	f107 0314 	add.w	r3, r7, #20
 8000d48:	4618      	mov	r0, r3
 8000d4a:	f001 fdf3 	bl	8002934 <HAL_RCCEx_PeriphCLKConfig>
 8000d4e:	4603      	mov	r3, r0
 8000d50:	2b00      	cmp	r3, #0
 8000d52:	d001      	beq.n	8000d58 <HAL_PCD_MspInit+0x50>
    {
      Error_Handler();
 8000d54:	f7ff fe92 	bl	8000a7c <Error_Handler>
    }

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000d58:	4b26      	ldr	r3, [pc, #152]	@ (8000df4 <HAL_PCD_MspInit+0xec>)
 8000d5a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000d5c:	4a25      	ldr	r2, [pc, #148]	@ (8000df4 <HAL_PCD_MspInit+0xec>)
 8000d5e:	f043 0301 	orr.w	r3, r3, #1
 8000d62:	6313      	str	r3, [r2, #48]	@ 0x30
 8000d64:	4b23      	ldr	r3, [pc, #140]	@ (8000df4 <HAL_PCD_MspInit+0xec>)
 8000d66:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000d68:	f003 0301 	and.w	r3, r3, #1
 8000d6c:	613b      	str	r3, [r7, #16]
 8000d6e:	693b      	ldr	r3, [r7, #16]
    PA9     ------> USB_OTG_FS_VBUS
    PA10     ------> USB_OTG_FS_ID
    PA11     ------> USB_OTG_FS_DM
    PA12     ------> USB_OTG_FS_DP
    */
    GPIO_InitStruct.Pin = USB_SOF_Pin|USB_ID_Pin|USB_DM_Pin|USB_DP_Pin;
 8000d70:	f44f 53e8 	mov.w	r3, #7424	@ 0x1d00
 8000d74:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000d78:	2302      	movs	r3, #2
 8000d7a:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000d7e:	2300      	movs	r3, #0
 8000d80:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000d84:	2303      	movs	r3, #3
 8000d86:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
    GPIO_InitStruct.Alternate = GPIO_AF10_OTG_FS;
 8000d8a:	230a      	movs	r3, #10
 8000d8c:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000d90:	f107 03a4 	add.w	r3, r7, #164	@ 0xa4
 8000d94:	4619      	mov	r1, r3
 8000d96:	4818      	ldr	r0, [pc, #96]	@ (8000df8 <HAL_PCD_MspInit+0xf0>)
 8000d98:	f000 fd7e 	bl	8001898 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = USB_VBUS_Pin;
 8000d9c:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8000da0:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000da4:	2300      	movs	r3, #0
 8000da6:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000daa:	2300      	movs	r3, #0
 8000dac:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
    HAL_GPIO_Init(USB_VBUS_GPIO_Port, &GPIO_InitStruct);
 8000db0:	f107 03a4 	add.w	r3, r7, #164	@ 0xa4
 8000db4:	4619      	mov	r1, r3
 8000db6:	4810      	ldr	r0, [pc, #64]	@ (8000df8 <HAL_PCD_MspInit+0xf0>)
 8000db8:	f000 fd6e 	bl	8001898 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_USB_OTG_FS_CLK_ENABLE();
 8000dbc:	4b0d      	ldr	r3, [pc, #52]	@ (8000df4 <HAL_PCD_MspInit+0xec>)
 8000dbe:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8000dc0:	4a0c      	ldr	r2, [pc, #48]	@ (8000df4 <HAL_PCD_MspInit+0xec>)
 8000dc2:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8000dc6:	6353      	str	r3, [r2, #52]	@ 0x34
 8000dc8:	4b0a      	ldr	r3, [pc, #40]	@ (8000df4 <HAL_PCD_MspInit+0xec>)
 8000dca:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8000dcc:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8000dd0:	60fb      	str	r3, [r7, #12]
 8000dd2:	68fb      	ldr	r3, [r7, #12]
 8000dd4:	4b07      	ldr	r3, [pc, #28]	@ (8000df4 <HAL_PCD_MspInit+0xec>)
 8000dd6:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8000dd8:	4a06      	ldr	r2, [pc, #24]	@ (8000df4 <HAL_PCD_MspInit+0xec>)
 8000dda:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8000dde:	6453      	str	r3, [r2, #68]	@ 0x44
 8000de0:	4b04      	ldr	r3, [pc, #16]	@ (8000df4 <HAL_PCD_MspInit+0xec>)
 8000de2:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8000de4:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8000de8:	60bb      	str	r3, [r7, #8]
 8000dea:	68bb      	ldr	r3, [r7, #8]

    /* USER CODE END USB_OTG_FS_MspInit 1 */

  }

}
 8000dec:	bf00      	nop
 8000dee:	37b8      	adds	r7, #184	@ 0xb8
 8000df0:	46bd      	mov	sp, r7
 8000df2:	bd80      	pop	{r7, pc}
 8000df4:	40023800 	.word	0x40023800
 8000df8:	40020000 	.word	0x40020000

08000dfc <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000dfc:	b480      	push	{r7}
 8000dfe:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8000e00:	bf00      	nop
 8000e02:	e7fd      	b.n	8000e00 <NMI_Handler+0x4>

08000e04 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000e04:	b480      	push	{r7}
 8000e06:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000e08:	bf00      	nop
 8000e0a:	e7fd      	b.n	8000e08 <HardFault_Handler+0x4>

08000e0c <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8000e0c:	b480      	push	{r7}
 8000e0e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8000e10:	bf00      	nop
 8000e12:	e7fd      	b.n	8000e10 <MemManage_Handler+0x4>

08000e14 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8000e14:	b480      	push	{r7}
 8000e16:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8000e18:	bf00      	nop
 8000e1a:	e7fd      	b.n	8000e18 <BusFault_Handler+0x4>

08000e1c <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8000e1c:	b480      	push	{r7}
 8000e1e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8000e20:	bf00      	nop
 8000e22:	e7fd      	b.n	8000e20 <UsageFault_Handler+0x4>

08000e24 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8000e24:	b480      	push	{r7}
 8000e26:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8000e28:	bf00      	nop
 8000e2a:	46bd      	mov	sp, r7
 8000e2c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e30:	4770      	bx	lr

08000e32 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8000e32:	b580      	push	{r7, lr}
 8000e34:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8000e36:	f000 f8b7 	bl	8000fa8 <HAL_IncTick>
#if (INCLUDE_xTaskGetSchedulerState == 1 )
  if (xTaskGetSchedulerState() != taskSCHEDULER_NOT_STARTED)
 8000e3a:	f004 ff83 	bl	8005d44 <xTaskGetSchedulerState>
 8000e3e:	4603      	mov	r3, r0
 8000e40:	2b01      	cmp	r3, #1
 8000e42:	d001      	beq.n	8000e48 <SysTick_Handler+0x16>
  {
#endif /* INCLUDE_xTaskGetSchedulerState */
  xPortSysTickHandler();
 8000e44:	f005 fd70 	bl	8006928 <xPortSysTickHandler>
  }
#endif /* INCLUDE_xTaskGetSchedulerState */
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8000e48:	bf00      	nop
 8000e4a:	bd80      	pop	{r7, pc}

08000e4c <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8000e4c:	b580      	push	{r7, lr}
 8000e4e:	b086      	sub	sp, #24
 8000e50:	af00      	add	r7, sp, #0
 8000e52:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8000e54:	4a14      	ldr	r2, [pc, #80]	@ (8000ea8 <_sbrk+0x5c>)
 8000e56:	4b15      	ldr	r3, [pc, #84]	@ (8000eac <_sbrk+0x60>)
 8000e58:	1ad3      	subs	r3, r2, r3
 8000e5a:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8000e5c:	697b      	ldr	r3, [r7, #20]
 8000e5e:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8000e60:	4b13      	ldr	r3, [pc, #76]	@ (8000eb0 <_sbrk+0x64>)
 8000e62:	681b      	ldr	r3, [r3, #0]
 8000e64:	2b00      	cmp	r3, #0
 8000e66:	d102      	bne.n	8000e6e <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8000e68:	4b11      	ldr	r3, [pc, #68]	@ (8000eb0 <_sbrk+0x64>)
 8000e6a:	4a12      	ldr	r2, [pc, #72]	@ (8000eb4 <_sbrk+0x68>)
 8000e6c:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8000e6e:	4b10      	ldr	r3, [pc, #64]	@ (8000eb0 <_sbrk+0x64>)
 8000e70:	681a      	ldr	r2, [r3, #0]
 8000e72:	687b      	ldr	r3, [r7, #4]
 8000e74:	4413      	add	r3, r2
 8000e76:	693a      	ldr	r2, [r7, #16]
 8000e78:	429a      	cmp	r2, r3
 8000e7a:	d207      	bcs.n	8000e8c <_sbrk+0x40>
  {
    errno = ENOMEM;
 8000e7c:	f006 f800 	bl	8006e80 <__errno>
 8000e80:	4603      	mov	r3, r0
 8000e82:	220c      	movs	r2, #12
 8000e84:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8000e86:	f04f 33ff 	mov.w	r3, #4294967295
 8000e8a:	e009      	b.n	8000ea0 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8000e8c:	4b08      	ldr	r3, [pc, #32]	@ (8000eb0 <_sbrk+0x64>)
 8000e8e:	681b      	ldr	r3, [r3, #0]
 8000e90:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8000e92:	4b07      	ldr	r3, [pc, #28]	@ (8000eb0 <_sbrk+0x64>)
 8000e94:	681a      	ldr	r2, [r3, #0]
 8000e96:	687b      	ldr	r3, [r7, #4]
 8000e98:	4413      	add	r3, r2
 8000e9a:	4a05      	ldr	r2, [pc, #20]	@ (8000eb0 <_sbrk+0x64>)
 8000e9c:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8000e9e:	68fb      	ldr	r3, [r7, #12]
}
 8000ea0:	4618      	mov	r0, r3
 8000ea2:	3718      	adds	r7, #24
 8000ea4:	46bd      	mov	sp, r7
 8000ea6:	bd80      	pop	{r7, pc}
 8000ea8:	20080000 	.word	0x20080000
 8000eac:	00000400 	.word	0x00000400
 8000eb0:	2000081c 	.word	0x2000081c
 8000eb4:	200058b8 	.word	0x200058b8

08000eb8 <SystemInit>:
  *         SystemFrequency variable.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8000eb8:	b480      	push	{r7}
 8000eba:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8000ebc:	4b06      	ldr	r3, [pc, #24]	@ (8000ed8 <SystemInit+0x20>)
 8000ebe:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8000ec2:	4a05      	ldr	r2, [pc, #20]	@ (8000ed8 <SystemInit+0x20>)
 8000ec4:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8000ec8:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8000ecc:	bf00      	nop
 8000ece:	46bd      	mov	sp, r7
 8000ed0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ed4:	4770      	bx	lr
 8000ed6:	bf00      	nop
 8000ed8:	e000ed00 	.word	0xe000ed00

08000edc <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack      /* set stack pointer */
 8000edc:	f8df d034 	ldr.w	sp, [pc, #52]	@ 8000f14 <LoopFillZerobss+0xe>

/* Call the clock system initialization function.*/
  bl  SystemInit   
 8000ee0:	f7ff ffea 	bl	8000eb8 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8000ee4:	480c      	ldr	r0, [pc, #48]	@ (8000f18 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 8000ee6:	490d      	ldr	r1, [pc, #52]	@ (8000f1c <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 8000ee8:	4a0d      	ldr	r2, [pc, #52]	@ (8000f20 <LoopFillZerobss+0x1a>)
  movs r3, #0
 8000eea:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8000eec:	e002      	b.n	8000ef4 <LoopCopyDataInit>

08000eee <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8000eee:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8000ef0:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8000ef2:	3304      	adds	r3, #4

08000ef4 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8000ef4:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8000ef6:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8000ef8:	d3f9      	bcc.n	8000eee <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8000efa:	4a0a      	ldr	r2, [pc, #40]	@ (8000f24 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 8000efc:	4c0a      	ldr	r4, [pc, #40]	@ (8000f28 <LoopFillZerobss+0x22>)
  movs r3, #0
 8000efe:	2300      	movs	r3, #0
  b LoopFillZerobss
 8000f00:	e001      	b.n	8000f06 <LoopFillZerobss>

08000f02 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8000f02:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8000f04:	3204      	adds	r2, #4

08000f06 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8000f06:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8000f08:	d3fb      	bcc.n	8000f02 <FillZerobss>
  
/* Call static constructors */
    bl __libc_init_array
 8000f0a:	f005 ffbf 	bl	8006e8c <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8000f0e:	f7ff fb85 	bl	800061c <main>
  bx  lr    
 8000f12:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 8000f14:	20080000 	.word	0x20080000
  ldr r0, =_sdata
 8000f18:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8000f1c:	20000060 	.word	0x20000060
  ldr r2, =_sidata
 8000f20:	08007860 	.word	0x08007860
  ldr r2, =_sbss
 8000f24:	200001a0 	.word	0x200001a0
  ldr r4, =_ebss
 8000f28:	200058b4 	.word	0x200058b4

08000f2c <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8000f2c:	e7fe      	b.n	8000f2c <ADC_IRQHandler>

08000f2e <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8000f2e:	b580      	push	{r7, lr}
 8000f30:	af00      	add	r7, sp, #0
#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8000f32:	2003      	movs	r0, #3
 8000f34:	f000 f92e 	bl	8001194 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8000f38:	200f      	movs	r0, #15
 8000f3a:	f000 f805 	bl	8000f48 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8000f3e:	f7ff fda3 	bl	8000a88 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8000f42:	2300      	movs	r3, #0
}
 8000f44:	4618      	mov	r0, r3
 8000f46:	bd80      	pop	{r7, pc}

08000f48 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000f48:	b580      	push	{r7, lr}
 8000f4a:	b082      	sub	sp, #8
 8000f4c:	af00      	add	r7, sp, #0
 8000f4e:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8000f50:	4b12      	ldr	r3, [pc, #72]	@ (8000f9c <HAL_InitTick+0x54>)
 8000f52:	681a      	ldr	r2, [r3, #0]
 8000f54:	4b12      	ldr	r3, [pc, #72]	@ (8000fa0 <HAL_InitTick+0x58>)
 8000f56:	781b      	ldrb	r3, [r3, #0]
 8000f58:	4619      	mov	r1, r3
 8000f5a:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8000f5e:	fbb3 f3f1 	udiv	r3, r3, r1
 8000f62:	fbb2 f3f3 	udiv	r3, r2, r3
 8000f66:	4618      	mov	r0, r3
 8000f68:	f000 f93b 	bl	80011e2 <HAL_SYSTICK_Config>
 8000f6c:	4603      	mov	r3, r0
 8000f6e:	2b00      	cmp	r3, #0
 8000f70:	d001      	beq.n	8000f76 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8000f72:	2301      	movs	r3, #1
 8000f74:	e00e      	b.n	8000f94 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8000f76:	687b      	ldr	r3, [r7, #4]
 8000f78:	2b0f      	cmp	r3, #15
 8000f7a:	d80a      	bhi.n	8000f92 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8000f7c:	2200      	movs	r2, #0
 8000f7e:	6879      	ldr	r1, [r7, #4]
 8000f80:	f04f 30ff 	mov.w	r0, #4294967295
 8000f84:	f000 f911 	bl	80011aa <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8000f88:	4a06      	ldr	r2, [pc, #24]	@ (8000fa4 <HAL_InitTick+0x5c>)
 8000f8a:	687b      	ldr	r3, [r7, #4]
 8000f8c:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8000f8e:	2300      	movs	r3, #0
 8000f90:	e000      	b.n	8000f94 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8000f92:	2301      	movs	r3, #1
}
 8000f94:	4618      	mov	r0, r3
 8000f96:	3708      	adds	r7, #8
 8000f98:	46bd      	mov	sp, r7
 8000f9a:	bd80      	pop	{r7, pc}
 8000f9c:	20000000 	.word	0x20000000
 8000fa0:	20000008 	.word	0x20000008
 8000fa4:	20000004 	.word	0x20000004

08000fa8 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8000fa8:	b480      	push	{r7}
 8000faa:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8000fac:	4b06      	ldr	r3, [pc, #24]	@ (8000fc8 <HAL_IncTick+0x20>)
 8000fae:	781b      	ldrb	r3, [r3, #0]
 8000fb0:	461a      	mov	r2, r3
 8000fb2:	4b06      	ldr	r3, [pc, #24]	@ (8000fcc <HAL_IncTick+0x24>)
 8000fb4:	681b      	ldr	r3, [r3, #0]
 8000fb6:	4413      	add	r3, r2
 8000fb8:	4a04      	ldr	r2, [pc, #16]	@ (8000fcc <HAL_IncTick+0x24>)
 8000fba:	6013      	str	r3, [r2, #0]
}
 8000fbc:	bf00      	nop
 8000fbe:	46bd      	mov	sp, r7
 8000fc0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000fc4:	4770      	bx	lr
 8000fc6:	bf00      	nop
 8000fc8:	20000008 	.word	0x20000008
 8000fcc:	20000820 	.word	0x20000820

08000fd0 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8000fd0:	b480      	push	{r7}
 8000fd2:	af00      	add	r7, sp, #0
  return uwTick;
 8000fd4:	4b03      	ldr	r3, [pc, #12]	@ (8000fe4 <HAL_GetTick+0x14>)
 8000fd6:	681b      	ldr	r3, [r3, #0]
}
 8000fd8:	4618      	mov	r0, r3
 8000fda:	46bd      	mov	sp, r7
 8000fdc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000fe0:	4770      	bx	lr
 8000fe2:	bf00      	nop
 8000fe4:	20000820 	.word	0x20000820

08000fe8 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8000fe8:	b580      	push	{r7, lr}
 8000fea:	b084      	sub	sp, #16
 8000fec:	af00      	add	r7, sp, #0
 8000fee:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8000ff0:	f7ff ffee 	bl	8000fd0 <HAL_GetTick>
 8000ff4:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8000ff6:	687b      	ldr	r3, [r7, #4]
 8000ff8:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8000ffa:	68fb      	ldr	r3, [r7, #12]
 8000ffc:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001000:	d005      	beq.n	800100e <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8001002:	4b0a      	ldr	r3, [pc, #40]	@ (800102c <HAL_Delay+0x44>)
 8001004:	781b      	ldrb	r3, [r3, #0]
 8001006:	461a      	mov	r2, r3
 8001008:	68fb      	ldr	r3, [r7, #12]
 800100a:	4413      	add	r3, r2
 800100c:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 800100e:	bf00      	nop
 8001010:	f7ff ffde 	bl	8000fd0 <HAL_GetTick>
 8001014:	4602      	mov	r2, r0
 8001016:	68bb      	ldr	r3, [r7, #8]
 8001018:	1ad3      	subs	r3, r2, r3
 800101a:	68fa      	ldr	r2, [r7, #12]
 800101c:	429a      	cmp	r2, r3
 800101e:	d8f7      	bhi.n	8001010 <HAL_Delay+0x28>
  {
  }
}
 8001020:	bf00      	nop
 8001022:	bf00      	nop
 8001024:	3710      	adds	r7, #16
 8001026:	46bd      	mov	sp, r7
 8001028:	bd80      	pop	{r7, pc}
 800102a:	bf00      	nop
 800102c:	20000008 	.word	0x20000008

08001030 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001030:	b480      	push	{r7}
 8001032:	b085      	sub	sp, #20
 8001034:	af00      	add	r7, sp, #0
 8001036:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8001038:	687b      	ldr	r3, [r7, #4]
 800103a:	f003 0307 	and.w	r3, r3, #7
 800103e:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8001040:	4b0b      	ldr	r3, [pc, #44]	@ (8001070 <__NVIC_SetPriorityGrouping+0x40>)
 8001042:	68db      	ldr	r3, [r3, #12]
 8001044:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8001046:	68ba      	ldr	r2, [r7, #8]
 8001048:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 800104c:	4013      	ands	r3, r2
 800104e:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8001050:	68fb      	ldr	r3, [r7, #12]
 8001052:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8001054:	68bb      	ldr	r3, [r7, #8]
 8001056:	431a      	orrs	r2, r3
  reg_value  =  (reg_value                                   |
 8001058:	4b06      	ldr	r3, [pc, #24]	@ (8001074 <__NVIC_SetPriorityGrouping+0x44>)
 800105a:	4313      	orrs	r3, r2
 800105c:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 800105e:	4a04      	ldr	r2, [pc, #16]	@ (8001070 <__NVIC_SetPriorityGrouping+0x40>)
 8001060:	68bb      	ldr	r3, [r7, #8]
 8001062:	60d3      	str	r3, [r2, #12]
}
 8001064:	bf00      	nop
 8001066:	3714      	adds	r7, #20
 8001068:	46bd      	mov	sp, r7
 800106a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800106e:	4770      	bx	lr
 8001070:	e000ed00 	.word	0xe000ed00
 8001074:	05fa0000 	.word	0x05fa0000

08001078 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8001078:	b480      	push	{r7}
 800107a:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 800107c:	4b04      	ldr	r3, [pc, #16]	@ (8001090 <__NVIC_GetPriorityGrouping+0x18>)
 800107e:	68db      	ldr	r3, [r3, #12]
 8001080:	0a1b      	lsrs	r3, r3, #8
 8001082:	f003 0307 	and.w	r3, r3, #7
}
 8001086:	4618      	mov	r0, r3
 8001088:	46bd      	mov	sp, r7
 800108a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800108e:	4770      	bx	lr
 8001090:	e000ed00 	.word	0xe000ed00

08001094 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8001094:	b480      	push	{r7}
 8001096:	b083      	sub	sp, #12
 8001098:	af00      	add	r7, sp, #0
 800109a:	4603      	mov	r3, r0
 800109c:	6039      	str	r1, [r7, #0]
 800109e:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80010a0:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80010a4:	2b00      	cmp	r3, #0
 80010a6:	db0a      	blt.n	80010be <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]                = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80010a8:	683b      	ldr	r3, [r7, #0]
 80010aa:	b2da      	uxtb	r2, r3
 80010ac:	490c      	ldr	r1, [pc, #48]	@ (80010e0 <__NVIC_SetPriority+0x4c>)
 80010ae:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80010b2:	0112      	lsls	r2, r2, #4
 80010b4:	b2d2      	uxtb	r2, r2
 80010b6:	440b      	add	r3, r1
 80010b8:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80010bc:	e00a      	b.n	80010d4 <__NVIC_SetPriority+0x40>
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80010be:	683b      	ldr	r3, [r7, #0]
 80010c0:	b2da      	uxtb	r2, r3
 80010c2:	4908      	ldr	r1, [pc, #32]	@ (80010e4 <__NVIC_SetPriority+0x50>)
 80010c4:	79fb      	ldrb	r3, [r7, #7]
 80010c6:	f003 030f 	and.w	r3, r3, #15
 80010ca:	3b04      	subs	r3, #4
 80010cc:	0112      	lsls	r2, r2, #4
 80010ce:	b2d2      	uxtb	r2, r2
 80010d0:	440b      	add	r3, r1
 80010d2:	761a      	strb	r2, [r3, #24]
}
 80010d4:	bf00      	nop
 80010d6:	370c      	adds	r7, #12
 80010d8:	46bd      	mov	sp, r7
 80010da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80010de:	4770      	bx	lr
 80010e0:	e000e100 	.word	0xe000e100
 80010e4:	e000ed00 	.word	0xe000ed00

080010e8 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80010e8:	b480      	push	{r7}
 80010ea:	b089      	sub	sp, #36	@ 0x24
 80010ec:	af00      	add	r7, sp, #0
 80010ee:	60f8      	str	r0, [r7, #12]
 80010f0:	60b9      	str	r1, [r7, #8]
 80010f2:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80010f4:	68fb      	ldr	r3, [r7, #12]
 80010f6:	f003 0307 	and.w	r3, r3, #7
 80010fa:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80010fc:	69fb      	ldr	r3, [r7, #28]
 80010fe:	f1c3 0307 	rsb	r3, r3, #7
 8001102:	2b04      	cmp	r3, #4
 8001104:	bf28      	it	cs
 8001106:	2304      	movcs	r3, #4
 8001108:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800110a:	69fb      	ldr	r3, [r7, #28]
 800110c:	3304      	adds	r3, #4
 800110e:	2b06      	cmp	r3, #6
 8001110:	d902      	bls.n	8001118 <NVIC_EncodePriority+0x30>
 8001112:	69fb      	ldr	r3, [r7, #28]
 8001114:	3b03      	subs	r3, #3
 8001116:	e000      	b.n	800111a <NVIC_EncodePriority+0x32>
 8001118:	2300      	movs	r3, #0
 800111a:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800111c:	f04f 32ff 	mov.w	r2, #4294967295
 8001120:	69bb      	ldr	r3, [r7, #24]
 8001122:	fa02 f303 	lsl.w	r3, r2, r3
 8001126:	43da      	mvns	r2, r3
 8001128:	68bb      	ldr	r3, [r7, #8]
 800112a:	401a      	ands	r2, r3
 800112c:	697b      	ldr	r3, [r7, #20]
 800112e:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8001130:	f04f 31ff 	mov.w	r1, #4294967295
 8001134:	697b      	ldr	r3, [r7, #20]
 8001136:	fa01 f303 	lsl.w	r3, r1, r3
 800113a:	43d9      	mvns	r1, r3
 800113c:	687b      	ldr	r3, [r7, #4]
 800113e:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001140:	4313      	orrs	r3, r2
         );
}
 8001142:	4618      	mov	r0, r3
 8001144:	3724      	adds	r7, #36	@ 0x24
 8001146:	46bd      	mov	sp, r7
 8001148:	f85d 7b04 	ldr.w	r7, [sp], #4
 800114c:	4770      	bx	lr
	...

08001150 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8001150:	b580      	push	{r7, lr}
 8001152:	b082      	sub	sp, #8
 8001154:	af00      	add	r7, sp, #0
 8001156:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8001158:	687b      	ldr	r3, [r7, #4]
 800115a:	3b01      	subs	r3, #1
 800115c:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8001160:	d301      	bcc.n	8001166 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8001162:	2301      	movs	r3, #1
 8001164:	e00f      	b.n	8001186 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8001166:	4a0a      	ldr	r2, [pc, #40]	@ (8001190 <SysTick_Config+0x40>)
 8001168:	687b      	ldr	r3, [r7, #4]
 800116a:	3b01      	subs	r3, #1
 800116c:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 800116e:	210f      	movs	r1, #15
 8001170:	f04f 30ff 	mov.w	r0, #4294967295
 8001174:	f7ff ff8e 	bl	8001094 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8001178:	4b05      	ldr	r3, [pc, #20]	@ (8001190 <SysTick_Config+0x40>)
 800117a:	2200      	movs	r2, #0
 800117c:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800117e:	4b04      	ldr	r3, [pc, #16]	@ (8001190 <SysTick_Config+0x40>)
 8001180:	2207      	movs	r2, #7
 8001182:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8001184:	2300      	movs	r3, #0
}
 8001186:	4618      	mov	r0, r3
 8001188:	3708      	adds	r7, #8
 800118a:	46bd      	mov	sp, r7
 800118c:	bd80      	pop	{r7, pc}
 800118e:	bf00      	nop
 8001190:	e000e010 	.word	0xe000e010

08001194 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001194:	b580      	push	{r7, lr}
 8001196:	b082      	sub	sp, #8
 8001198:	af00      	add	r7, sp, #0
 800119a:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 800119c:	6878      	ldr	r0, [r7, #4]
 800119e:	f7ff ff47 	bl	8001030 <__NVIC_SetPriorityGrouping>
}
 80011a2:	bf00      	nop
 80011a4:	3708      	adds	r7, #8
 80011a6:	46bd      	mov	sp, r7
 80011a8:	bd80      	pop	{r7, pc}

080011aa <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 80011aa:	b580      	push	{r7, lr}
 80011ac:	b086      	sub	sp, #24
 80011ae:	af00      	add	r7, sp, #0
 80011b0:	4603      	mov	r3, r0
 80011b2:	60b9      	str	r1, [r7, #8]
 80011b4:	607a      	str	r2, [r7, #4]
 80011b6:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00;
 80011b8:	2300      	movs	r3, #0
 80011ba:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 80011bc:	f7ff ff5c 	bl	8001078 <__NVIC_GetPriorityGrouping>
 80011c0:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80011c2:	687a      	ldr	r2, [r7, #4]
 80011c4:	68b9      	ldr	r1, [r7, #8]
 80011c6:	6978      	ldr	r0, [r7, #20]
 80011c8:	f7ff ff8e 	bl	80010e8 <NVIC_EncodePriority>
 80011cc:	4602      	mov	r2, r0
 80011ce:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80011d2:	4611      	mov	r1, r2
 80011d4:	4618      	mov	r0, r3
 80011d6:	f7ff ff5d 	bl	8001094 <__NVIC_SetPriority>
}
 80011da:	bf00      	nop
 80011dc:	3718      	adds	r7, #24
 80011de:	46bd      	mov	sp, r7
 80011e0:	bd80      	pop	{r7, pc}

080011e2 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 80011e2:	b580      	push	{r7, lr}
 80011e4:	b082      	sub	sp, #8
 80011e6:	af00      	add	r7, sp, #0
 80011e8:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 80011ea:	6878      	ldr	r0, [r7, #4]
 80011ec:	f7ff ffb0 	bl	8001150 <SysTick_Config>
 80011f0:	4603      	mov	r3, r0
}
 80011f2:	4618      	mov	r0, r3
 80011f4:	3708      	adds	r7, #8
 80011f6:	46bd      	mov	sp, r7
 80011f8:	bd80      	pop	{r7, pc}
	...

080011fc <HAL_ETH_Init>:
  * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ETH_Init(ETH_HandleTypeDef *heth)
{
 80011fc:	b580      	push	{r7, lr}
 80011fe:	b084      	sub	sp, #16
 8001200:	af00      	add	r7, sp, #0
 8001202:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  if (heth == NULL)
 8001204:	687b      	ldr	r3, [r7, #4]
 8001206:	2b00      	cmp	r3, #0
 8001208:	d101      	bne.n	800120e <HAL_ETH_Init+0x12>
  {
    return HAL_ERROR;
 800120a:	2301      	movs	r3, #1
 800120c:	e086      	b.n	800131c <HAL_ETH_Init+0x120>
  }
  if (heth->gState == HAL_ETH_STATE_RESET)
 800120e:	687b      	ldr	r3, [r7, #4]
 8001210:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8001214:	2b00      	cmp	r3, #0
 8001216:	d106      	bne.n	8001226 <HAL_ETH_Init+0x2a>
  {
    heth->gState = HAL_ETH_STATE_BUSY;
 8001218:	687b      	ldr	r3, [r7, #4]
 800121a:	2220      	movs	r2, #32
 800121c:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

    /* Init the low level hardware */
    heth->MspInitCallback(heth);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC. */
    HAL_ETH_MspInit(heth);
 8001220:	6878      	ldr	r0, [r7, #4]
 8001222:	f7ff fc59 	bl	8000ad8 <HAL_ETH_MspInit>

#endif /* (USE_HAL_ETH_REGISTER_CALLBACKS) */
  }

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001226:	4b3f      	ldr	r3, [pc, #252]	@ (8001324 <HAL_ETH_Init+0x128>)
 8001228:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800122a:	4a3e      	ldr	r2, [pc, #248]	@ (8001324 <HAL_ETH_Init+0x128>)
 800122c:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8001230:	6453      	str	r3, [r2, #68]	@ 0x44
 8001232:	4b3c      	ldr	r3, [pc, #240]	@ (8001324 <HAL_ETH_Init+0x128>)
 8001234:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001236:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800123a:	60bb      	str	r3, [r7, #8]
 800123c:	68bb      	ldr	r3, [r7, #8]

  /* Select MII or RMII Mode*/
  SYSCFG->PMC &= ~(SYSCFG_PMC_MII_RMII_SEL);
 800123e:	4b3a      	ldr	r3, [pc, #232]	@ (8001328 <HAL_ETH_Init+0x12c>)
 8001240:	685b      	ldr	r3, [r3, #4]
 8001242:	4a39      	ldr	r2, [pc, #228]	@ (8001328 <HAL_ETH_Init+0x12c>)
 8001244:	f423 0300 	bic.w	r3, r3, #8388608	@ 0x800000
 8001248:	6053      	str	r3, [r2, #4]
  SYSCFG->PMC |= (uint32_t)heth->Init.MediaInterface;
 800124a:	4b37      	ldr	r3, [pc, #220]	@ (8001328 <HAL_ETH_Init+0x12c>)
 800124c:	685a      	ldr	r2, [r3, #4]
 800124e:	687b      	ldr	r3, [r7, #4]
 8001250:	689b      	ldr	r3, [r3, #8]
 8001252:	4935      	ldr	r1, [pc, #212]	@ (8001328 <HAL_ETH_Init+0x12c>)
 8001254:	4313      	orrs	r3, r2
 8001256:	604b      	str	r3, [r1, #4]
  /* Dummy read to sync SYSCFG with ETH */
  (void)SYSCFG->PMC;
 8001258:	4b33      	ldr	r3, [pc, #204]	@ (8001328 <HAL_ETH_Init+0x12c>)
 800125a:	685b      	ldr	r3, [r3, #4]

  /* Ethernet Software reset */
  /* Set the SWR bit: resets all MAC subsystem internal registers and logic */
  /* After reset all the registers holds their respective reset values */
  SET_BIT(heth->Instance->DMABMR, ETH_DMABMR_SR);
 800125c:	687b      	ldr	r3, [r7, #4]
 800125e:	681b      	ldr	r3, [r3, #0]
 8001260:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8001264:	681b      	ldr	r3, [r3, #0]
 8001266:	687a      	ldr	r2, [r7, #4]
 8001268:	6812      	ldr	r2, [r2, #0]
 800126a:	f043 0301 	orr.w	r3, r3, #1
 800126e:	f502 5280 	add.w	r2, r2, #4096	@ 0x1000
 8001272:	6013      	str	r3, [r2, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 8001274:	f7ff feac 	bl	8000fd0 <HAL_GetTick>
 8001278:	60f8      	str	r0, [r7, #12]

  /* Wait for software reset */
  while (READ_BIT(heth->Instance->DMABMR, ETH_DMABMR_SR) > 0U)
 800127a:	e011      	b.n	80012a0 <HAL_ETH_Init+0xa4>
  {
    if (((HAL_GetTick() - tickstart) > ETH_SWRESET_TIMEOUT))
 800127c:	f7ff fea8 	bl	8000fd0 <HAL_GetTick>
 8001280:	4602      	mov	r2, r0
 8001282:	68fb      	ldr	r3, [r7, #12]
 8001284:	1ad3      	subs	r3, r2, r3
 8001286:	f5b3 7ffa 	cmp.w	r3, #500	@ 0x1f4
 800128a:	d909      	bls.n	80012a0 <HAL_ETH_Init+0xa4>
    {
      /* Set Error Code */
      heth->ErrorCode = HAL_ETH_ERROR_TIMEOUT;
 800128c:	687b      	ldr	r3, [r7, #4]
 800128e:	2204      	movs	r2, #4
 8001290:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
      /* Set State as Error */
      heth->gState = HAL_ETH_STATE_ERROR;
 8001294:	687b      	ldr	r3, [r7, #4]
 8001296:	22e0      	movs	r2, #224	@ 0xe0
 8001298:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
      /* Return Error */
      return HAL_ERROR;
 800129c:	2301      	movs	r3, #1
 800129e:	e03d      	b.n	800131c <HAL_ETH_Init+0x120>
  while (READ_BIT(heth->Instance->DMABMR, ETH_DMABMR_SR) > 0U)
 80012a0:	687b      	ldr	r3, [r7, #4]
 80012a2:	681b      	ldr	r3, [r3, #0]
 80012a4:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 80012a8:	681b      	ldr	r3, [r3, #0]
 80012aa:	f003 0301 	and.w	r3, r3, #1
 80012ae:	2b00      	cmp	r3, #0
 80012b0:	d1e4      	bne.n	800127c <HAL_ETH_Init+0x80>
    }
  }


  /*------------------ MAC, MTL and DMA default Configuration ----------------*/
  ETH_MACDMAConfig(heth);
 80012b2:	6878      	ldr	r0, [r7, #4]
 80012b4:	f000 f97a 	bl	80015ac <ETH_MACDMAConfig>


  /*------------------ DMA Tx Descriptors Configuration ----------------------*/
  ETH_DMATxDescListInit(heth);
 80012b8:	6878      	ldr	r0, [r7, #4]
 80012ba:	f000 fa25 	bl	8001708 <ETH_DMATxDescListInit>

  /*------------------ DMA Rx Descriptors Configuration ----------------------*/
  ETH_DMARxDescListInit(heth);
 80012be:	6878      	ldr	r0, [r7, #4]
 80012c0:	f000 fa7b 	bl	80017ba <ETH_DMARxDescListInit>

  /*--------------------- ETHERNET MAC Address Configuration ------------------*/
  ETH_MACAddressConfig(heth, ETH_MAC_ADDRESS0, heth->Init.MACAddr);
 80012c4:	687b      	ldr	r3, [r7, #4]
 80012c6:	685b      	ldr	r3, [r3, #4]
 80012c8:	461a      	mov	r2, r3
 80012ca:	2100      	movs	r1, #0
 80012cc:	6878      	ldr	r0, [r7, #4]
 80012ce:	f000 f9e3 	bl	8001698 <ETH_MACAddressConfig>

  /* Disable MMC Interrupts */
  SET_BIT(heth->Instance->MACIMR, ETH_MACIMR_TSTIM | ETH_MACIMR_PMTIM);
 80012d2:	687b      	ldr	r3, [r7, #4]
 80012d4:	681b      	ldr	r3, [r3, #0]
 80012d6:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 80012d8:	687b      	ldr	r3, [r7, #4]
 80012da:	681b      	ldr	r3, [r3, #0]
 80012dc:	f442 7202 	orr.w	r2, r2, #520	@ 0x208
 80012e0:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Disable Rx MMC Interrupts */
  SET_BIT(heth->Instance->MMCRIMR, ETH_MMCRIMR_RGUFM | ETH_MMCRIMR_RFAEM | \
 80012e2:	687b      	ldr	r3, [r7, #4]
 80012e4:	681b      	ldr	r3, [r3, #0]
 80012e6:	f8d3 110c 	ldr.w	r1, [r3, #268]	@ 0x10c
 80012ea:	687b      	ldr	r3, [r7, #4]
 80012ec:	681a      	ldr	r2, [r3, #0]
 80012ee:	4b0f      	ldr	r3, [pc, #60]	@ (800132c <HAL_ETH_Init+0x130>)
 80012f0:	430b      	orrs	r3, r1
 80012f2:	f8c2 310c 	str.w	r3, [r2, #268]	@ 0x10c
          ETH_MMCRIMR_RFCEM);

  /* Disable Tx MMC Interrupts */
  SET_BIT(heth->Instance->MMCTIMR, ETH_MMCTIMR_TGFM | ETH_MMCTIMR_TGFMSCM | \
 80012f6:	687b      	ldr	r3, [r7, #4]
 80012f8:	681b      	ldr	r3, [r3, #0]
 80012fa:	f8d3 2110 	ldr.w	r2, [r3, #272]	@ 0x110
 80012fe:	687b      	ldr	r3, [r7, #4]
 8001300:	681b      	ldr	r3, [r3, #0]
 8001302:	f442 1203 	orr.w	r2, r2, #2146304	@ 0x20c000
 8001306:	f8c3 2110 	str.w	r2, [r3, #272]	@ 0x110
          ETH_MMCTIMR_TGFSCM);

  heth->ErrorCode = HAL_ETH_ERROR_NONE;
 800130a:	687b      	ldr	r3, [r7, #4]
 800130c:	2200      	movs	r2, #0
 800130e:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
  heth->gState = HAL_ETH_STATE_READY;
 8001312:	687b      	ldr	r3, [r7, #4]
 8001314:	2210      	movs	r2, #16
 8001316:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 800131a:	2300      	movs	r3, #0
}
 800131c:	4618      	mov	r0, r3
 800131e:	3710      	adds	r7, #16
 8001320:	46bd      	mov	sp, r7
 8001322:	bd80      	pop	{r7, pc}
 8001324:	40023800 	.word	0x40023800
 8001328:	40013800 	.word	0x40013800
 800132c:	00020060 	.word	0x00020060

08001330 <ETH_SetMACConfig>:
  HAL_Delay(ETH_REG_WRITE_DELAY);
  (heth->Instance)->DMAOMR = tmpreg;
}

static void ETH_SetMACConfig(ETH_HandleTypeDef *heth, const ETH_MACConfigTypeDef *macconf)
{
 8001330:	b580      	push	{r7, lr}
 8001332:	b084      	sub	sp, #16
 8001334:	af00      	add	r7, sp, #0
 8001336:	6078      	str	r0, [r7, #4]
 8001338:	6039      	str	r1, [r7, #0]
  uint32_t tmpreg1;

  /*------------------------ ETHERNET MACCR Configuration --------------------*/
  /* Get the ETHERNET MACCR value */
  tmpreg1 = (heth->Instance)->MACCR;
 800133a:	687b      	ldr	r3, [r7, #4]
 800133c:	681b      	ldr	r3, [r3, #0]
 800133e:	681b      	ldr	r3, [r3, #0]
 8001340:	60fb      	str	r3, [r7, #12]
  /* Clear CSTF, WD, PCE, PS, TE and RE bits */
  tmpreg1 &= ETH_MACCR_CLEAR_MASK;
 8001342:	68fa      	ldr	r2, [r7, #12]
 8001344:	4b53      	ldr	r3, [pc, #332]	@ (8001494 <ETH_SetMACConfig+0x164>)
 8001346:	4013      	ands	r3, r2
 8001348:	60fb      	str	r3, [r7, #12]

  tmpreg1 |= (uint32_t)(((uint32_t)macconf->CRCStripTypePacket << 25U) |
 800134a:	683b      	ldr	r3, [r7, #0]
 800134c:	7b9b      	ldrb	r3, [r3, #14]
 800134e:	065b      	lsls	r3, r3, #25
                        ((uint32_t)((macconf->Watchdog == DISABLE) ? 1U : 0U) << 23U) |
 8001350:	683a      	ldr	r2, [r7, #0]
 8001352:	7c12      	ldrb	r2, [r2, #16]
 8001354:	2a00      	cmp	r2, #0
 8001356:	d102      	bne.n	800135e <ETH_SetMACConfig+0x2e>
 8001358:	f44f 0200 	mov.w	r2, #8388608	@ 0x800000
 800135c:	e000      	b.n	8001360 <ETH_SetMACConfig+0x30>
 800135e:	2200      	movs	r2, #0
  tmpreg1 |= (uint32_t)(((uint32_t)macconf->CRCStripTypePacket << 25U) |
 8001360:	4313      	orrs	r3, r2
                        ((uint32_t)((macconf->Jabber == DISABLE) ? 1U : 0U) << 22U) |
 8001362:	683a      	ldr	r2, [r7, #0]
 8001364:	7c52      	ldrb	r2, [r2, #17]
 8001366:	2a00      	cmp	r2, #0
 8001368:	d102      	bne.n	8001370 <ETH_SetMACConfig+0x40>
 800136a:	f44f 0280 	mov.w	r2, #4194304	@ 0x400000
 800136e:	e000      	b.n	8001372 <ETH_SetMACConfig+0x42>
 8001370:	2200      	movs	r2, #0
                        ((uint32_t)((macconf->Watchdog == DISABLE) ? 1U : 0U) << 23U) |
 8001372:	431a      	orrs	r2, r3
                        (uint32_t)macconf->InterPacketGapVal |
 8001374:	683b      	ldr	r3, [r7, #0]
 8001376:	689b      	ldr	r3, [r3, #8]
                        ((uint32_t)((macconf->Jabber == DISABLE) ? 1U : 0U) << 22U) |
 8001378:	431a      	orrs	r2, r3
                        ((uint32_t)macconf->CarrierSenseDuringTransmit << 16U) |
 800137a:	683b      	ldr	r3, [r7, #0]
 800137c:	7fdb      	ldrb	r3, [r3, #31]
 800137e:	041b      	lsls	r3, r3, #16
                        (uint32_t)macconf->InterPacketGapVal |
 8001380:	431a      	orrs	r2, r3
                        macconf->Speed |
 8001382:	683b      	ldr	r3, [r7, #0]
 8001384:	695b      	ldr	r3, [r3, #20]
                        ((uint32_t)macconf->CarrierSenseDuringTransmit << 16U) |
 8001386:	4313      	orrs	r3, r2
                        ((uint32_t)((macconf->ReceiveOwn == DISABLE) ? 1U : 0U) << 13U) |
 8001388:	683a      	ldr	r2, [r7, #0]
 800138a:	7f92      	ldrb	r2, [r2, #30]
 800138c:	2a00      	cmp	r2, #0
 800138e:	d102      	bne.n	8001396 <ETH_SetMACConfig+0x66>
 8001390:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8001394:	e000      	b.n	8001398 <ETH_SetMACConfig+0x68>
 8001396:	2200      	movs	r2, #0
                        macconf->Speed |
 8001398:	431a      	orrs	r2, r3
                        ((uint32_t)macconf->LoopbackMode << 12U) |
 800139a:	683b      	ldr	r3, [r7, #0]
 800139c:	7f1b      	ldrb	r3, [r3, #28]
 800139e:	031b      	lsls	r3, r3, #12
                        ((uint32_t)((macconf->ReceiveOwn == DISABLE) ? 1U : 0U) << 13U) |
 80013a0:	431a      	orrs	r2, r3
                        macconf->DuplexMode |
 80013a2:	683b      	ldr	r3, [r7, #0]
 80013a4:	699b      	ldr	r3, [r3, #24]
                        ((uint32_t)macconf->LoopbackMode << 12U) |
 80013a6:	431a      	orrs	r2, r3
                        ((uint32_t)macconf->ChecksumOffload << 10U) |
 80013a8:	683b      	ldr	r3, [r7, #0]
 80013aa:	791b      	ldrb	r3, [r3, #4]
 80013ac:	029b      	lsls	r3, r3, #10
                        macconf->DuplexMode |
 80013ae:	4313      	orrs	r3, r2
                        ((uint32_t)((macconf->RetryTransmission == DISABLE) ? 1U : 0U) << 9U) |
 80013b0:	683a      	ldr	r2, [r7, #0]
 80013b2:	f892 2020 	ldrb.w	r2, [r2, #32]
 80013b6:	2a00      	cmp	r2, #0
 80013b8:	d102      	bne.n	80013c0 <ETH_SetMACConfig+0x90>
 80013ba:	f44f 7200 	mov.w	r2, #512	@ 0x200
 80013be:	e000      	b.n	80013c2 <ETH_SetMACConfig+0x92>
 80013c0:	2200      	movs	r2, #0
                        ((uint32_t)macconf->ChecksumOffload << 10U) |
 80013c2:	431a      	orrs	r2, r3
                        ((uint32_t)macconf->AutomaticPadCRCStrip << 7U) |
 80013c4:	683b      	ldr	r3, [r7, #0]
 80013c6:	7bdb      	ldrb	r3, [r3, #15]
 80013c8:	01db      	lsls	r3, r3, #7
                        ((uint32_t)((macconf->RetryTransmission == DISABLE) ? 1U : 0U) << 9U) |
 80013ca:	431a      	orrs	r2, r3
                        macconf->BackOffLimit |
 80013cc:	683b      	ldr	r3, [r7, #0]
 80013ce:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
                        ((uint32_t)macconf->AutomaticPadCRCStrip << 7U) |
 80013d0:	431a      	orrs	r2, r3
                        ((uint32_t)macconf->DeferralCheck << 4U));
 80013d2:	683b      	ldr	r3, [r7, #0]
 80013d4:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 80013d8:	011b      	lsls	r3, r3, #4
  tmpreg1 |= (uint32_t)(((uint32_t)macconf->CRCStripTypePacket << 25U) |
 80013da:	4313      	orrs	r3, r2
 80013dc:	68fa      	ldr	r2, [r7, #12]
 80013de:	4313      	orrs	r3, r2
 80013e0:	60fb      	str	r3, [r7, #12]

  /* Write to ETHERNET MACCR */
  (heth->Instance)->MACCR = (uint32_t)tmpreg1;
 80013e2:	687b      	ldr	r3, [r7, #4]
 80013e4:	681b      	ldr	r3, [r3, #0]
 80013e6:	68fa      	ldr	r2, [r7, #12]
 80013e8:	601a      	str	r2, [r3, #0]

  /* Wait until the write operation will be taken into account :
  at least four TX_CLK/RX_CLK clock cycles */
  tmpreg1 = (heth->Instance)->MACCR;
 80013ea:	687b      	ldr	r3, [r7, #4]
 80013ec:	681b      	ldr	r3, [r3, #0]
 80013ee:	681b      	ldr	r3, [r3, #0]
 80013f0:	60fb      	str	r3, [r7, #12]
  HAL_Delay(ETH_REG_WRITE_DELAY);
 80013f2:	2001      	movs	r0, #1
 80013f4:	f7ff fdf8 	bl	8000fe8 <HAL_Delay>
  (heth->Instance)->MACCR = tmpreg1;
 80013f8:	687b      	ldr	r3, [r7, #4]
 80013fa:	681b      	ldr	r3, [r3, #0]
 80013fc:	68fa      	ldr	r2, [r7, #12]
 80013fe:	601a      	str	r2, [r3, #0]

  /*----------------------- ETHERNET MACFCR Configuration --------------------*/

  /* Get the ETHERNET MACFCR value */
  tmpreg1 = (heth->Instance)->MACFCR;
 8001400:	687b      	ldr	r3, [r7, #4]
 8001402:	681b      	ldr	r3, [r3, #0]
 8001404:	699b      	ldr	r3, [r3, #24]
 8001406:	60fb      	str	r3, [r7, #12]
  /* Clear xx bits */
  tmpreg1 &= ETH_MACFCR_CLEAR_MASK;
 8001408:	68fa      	ldr	r2, [r7, #12]
 800140a:	f64f 7341 	movw	r3, #65345	@ 0xff41
 800140e:	4013      	ands	r3, r2
 8001410:	60fb      	str	r3, [r7, #12]

  tmpreg1 |= (uint32_t)((macconf->PauseTime << 16U) |
 8001412:	683b      	ldr	r3, [r7, #0]
 8001414:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8001416:	041b      	lsls	r3, r3, #16
                        ((uint32_t)((macconf->ZeroQuantaPause == DISABLE) ? 1U : 0U) << 7U) |
 8001418:	683a      	ldr	r2, [r7, #0]
 800141a:	f892 204c 	ldrb.w	r2, [r2, #76]	@ 0x4c
 800141e:	2a00      	cmp	r2, #0
 8001420:	d101      	bne.n	8001426 <ETH_SetMACConfig+0xf6>
 8001422:	2280      	movs	r2, #128	@ 0x80
 8001424:	e000      	b.n	8001428 <ETH_SetMACConfig+0xf8>
 8001426:	2200      	movs	r2, #0
  tmpreg1 |= (uint32_t)((macconf->PauseTime << 16U) |
 8001428:	431a      	orrs	r2, r3
                        macconf->PauseLowThreshold |
 800142a:	683b      	ldr	r3, [r7, #0]
 800142c:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
                        ((uint32_t)((macconf->ZeroQuantaPause == DISABLE) ? 1U : 0U) << 7U) |
 800142e:	4313      	orrs	r3, r2
                        ((uint32_t)((macconf->UnicastPausePacketDetect == ENABLE) ? 1U : 0U) << 3U) |
 8001430:	683a      	ldr	r2, [r7, #0]
 8001432:	f892 2055 	ldrb.w	r2, [r2, #85]	@ 0x55
 8001436:	2a01      	cmp	r2, #1
 8001438:	d101      	bne.n	800143e <ETH_SetMACConfig+0x10e>
 800143a:	2208      	movs	r2, #8
 800143c:	e000      	b.n	8001440 <ETH_SetMACConfig+0x110>
 800143e:	2200      	movs	r2, #0
                        macconf->PauseLowThreshold |
 8001440:	4313      	orrs	r3, r2
                        ((uint32_t)((macconf->ReceiveFlowControl == ENABLE) ? 1U : 0U) << 2U) |
 8001442:	683a      	ldr	r2, [r7, #0]
 8001444:	f892 2056 	ldrb.w	r2, [r2, #86]	@ 0x56
 8001448:	2a01      	cmp	r2, #1
 800144a:	d101      	bne.n	8001450 <ETH_SetMACConfig+0x120>
 800144c:	2204      	movs	r2, #4
 800144e:	e000      	b.n	8001452 <ETH_SetMACConfig+0x122>
 8001450:	2200      	movs	r2, #0
                        ((uint32_t)((macconf->UnicastPausePacketDetect == ENABLE) ? 1U : 0U) << 3U) |
 8001452:	4313      	orrs	r3, r2
                        ((uint32_t)((macconf->TransmitFlowControl == ENABLE) ? 1U : 0U) << 1U));
 8001454:	683a      	ldr	r2, [r7, #0]
 8001456:	f892 2054 	ldrb.w	r2, [r2, #84]	@ 0x54
 800145a:	2a01      	cmp	r2, #1
 800145c:	d101      	bne.n	8001462 <ETH_SetMACConfig+0x132>
 800145e:	2202      	movs	r2, #2
 8001460:	e000      	b.n	8001464 <ETH_SetMACConfig+0x134>
 8001462:	2200      	movs	r2, #0
  tmpreg1 |= (uint32_t)((macconf->PauseTime << 16U) |
 8001464:	4313      	orrs	r3, r2
 8001466:	68fa      	ldr	r2, [r7, #12]
 8001468:	4313      	orrs	r3, r2
 800146a:	60fb      	str	r3, [r7, #12]

  /* Write to ETHERNET MACFCR */
  (heth->Instance)->MACFCR = (uint32_t)tmpreg1;
 800146c:	687b      	ldr	r3, [r7, #4]
 800146e:	681b      	ldr	r3, [r3, #0]
 8001470:	68fa      	ldr	r2, [r7, #12]
 8001472:	619a      	str	r2, [r3, #24]

  /* Wait until the write operation will be taken into account :
  at least four TX_CLK/RX_CLK clock cycles */
  tmpreg1 = (heth->Instance)->MACFCR;
 8001474:	687b      	ldr	r3, [r7, #4]
 8001476:	681b      	ldr	r3, [r3, #0]
 8001478:	699b      	ldr	r3, [r3, #24]
 800147a:	60fb      	str	r3, [r7, #12]
  HAL_Delay(ETH_REG_WRITE_DELAY);
 800147c:	2001      	movs	r0, #1
 800147e:	f7ff fdb3 	bl	8000fe8 <HAL_Delay>
  (heth->Instance)->MACFCR = tmpreg1;
 8001482:	687b      	ldr	r3, [r7, #4]
 8001484:	681b      	ldr	r3, [r3, #0]
 8001486:	68fa      	ldr	r2, [r7, #12]
 8001488:	619a      	str	r2, [r3, #24]
}
 800148a:	bf00      	nop
 800148c:	3710      	adds	r7, #16
 800148e:	46bd      	mov	sp, r7
 8001490:	bd80      	pop	{r7, pc}
 8001492:	bf00      	nop
 8001494:	fd20810f 	.word	0xfd20810f

08001498 <ETH_SetDMAConfig>:

static void ETH_SetDMAConfig(ETH_HandleTypeDef *heth, const ETH_DMAConfigTypeDef *dmaconf)
{
 8001498:	b580      	push	{r7, lr}
 800149a:	b084      	sub	sp, #16
 800149c:	af00      	add	r7, sp, #0
 800149e:	6078      	str	r0, [r7, #4]
 80014a0:	6039      	str	r1, [r7, #0]
  uint32_t tmpreg1;

  /*----------------------- ETHERNET DMAOMR Configuration --------------------*/
  /* Get the ETHERNET DMAOMR value */
  tmpreg1 = (heth->Instance)->DMAOMR;
 80014a2:	687b      	ldr	r3, [r7, #4]
 80014a4:	681b      	ldr	r3, [r3, #0]
 80014a6:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 80014aa:	699b      	ldr	r3, [r3, #24]
 80014ac:	60fb      	str	r3, [r7, #12]
  /* Clear xx bits */
  tmpreg1 &= ETH_DMAOMR_CLEAR_MASK;
 80014ae:	68fa      	ldr	r2, [r7, #12]
 80014b0:	4b3d      	ldr	r3, [pc, #244]	@ (80015a8 <ETH_SetDMAConfig+0x110>)
 80014b2:	4013      	ands	r3, r2
 80014b4:	60fb      	str	r3, [r7, #12]

  tmpreg1 |= (uint32_t)(((uint32_t)((dmaconf->DropTCPIPChecksumErrorFrame == DISABLE) ? 1U : 0U) << 26U) |
 80014b6:	683b      	ldr	r3, [r7, #0]
 80014b8:	7b1b      	ldrb	r3, [r3, #12]
 80014ba:	2b00      	cmp	r3, #0
 80014bc:	d102      	bne.n	80014c4 <ETH_SetDMAConfig+0x2c>
 80014be:	f04f 6280 	mov.w	r2, #67108864	@ 0x4000000
 80014c2:	e000      	b.n	80014c6 <ETH_SetDMAConfig+0x2e>
 80014c4:	2200      	movs	r2, #0
                        ((uint32_t)dmaconf->ReceiveStoreForward << 25U) |
 80014c6:	683b      	ldr	r3, [r7, #0]
 80014c8:	7b5b      	ldrb	r3, [r3, #13]
 80014ca:	065b      	lsls	r3, r3, #25
  tmpreg1 |= (uint32_t)(((uint32_t)((dmaconf->DropTCPIPChecksumErrorFrame == DISABLE) ? 1U : 0U) << 26U) |
 80014cc:	4313      	orrs	r3, r2
                        ((uint32_t)((dmaconf->FlushRxPacket == DISABLE) ? 1U : 0U) << 20U) |
 80014ce:	683a      	ldr	r2, [r7, #0]
 80014d0:	7f52      	ldrb	r2, [r2, #29]
 80014d2:	2a00      	cmp	r2, #0
 80014d4:	d102      	bne.n	80014dc <ETH_SetDMAConfig+0x44>
 80014d6:	f44f 1280 	mov.w	r2, #1048576	@ 0x100000
 80014da:	e000      	b.n	80014de <ETH_SetDMAConfig+0x46>
 80014dc:	2200      	movs	r2, #0
                        ((uint32_t)dmaconf->ReceiveStoreForward << 25U) |
 80014de:	431a      	orrs	r2, r3
                        ((uint32_t)dmaconf->TransmitStoreForward << 21U) |
 80014e0:	683b      	ldr	r3, [r7, #0]
 80014e2:	7b9b      	ldrb	r3, [r3, #14]
 80014e4:	055b      	lsls	r3, r3, #21
                        ((uint32_t)((dmaconf->FlushRxPacket == DISABLE) ? 1U : 0U) << 20U) |
 80014e6:	431a      	orrs	r2, r3
                        dmaconf->TransmitThresholdControl |
 80014e8:	683b      	ldr	r3, [r7, #0]
 80014ea:	695b      	ldr	r3, [r3, #20]
                        ((uint32_t)dmaconf->TransmitStoreForward << 21U) |
 80014ec:	431a      	orrs	r2, r3
                        ((uint32_t)dmaconf->ForwardErrorFrames << 7U) |
 80014ee:	683b      	ldr	r3, [r7, #0]
 80014f0:	7f1b      	ldrb	r3, [r3, #28]
 80014f2:	01db      	lsls	r3, r3, #7
                        dmaconf->TransmitThresholdControl |
 80014f4:	431a      	orrs	r2, r3
                        ((uint32_t)dmaconf->ForwardUndersizedGoodFrames << 6U) |
 80014f6:	683b      	ldr	r3, [r7, #0]
 80014f8:	7f9b      	ldrb	r3, [r3, #30]
 80014fa:	019b      	lsls	r3, r3, #6
                        ((uint32_t)dmaconf->ForwardErrorFrames << 7U) |
 80014fc:	431a      	orrs	r2, r3
                        dmaconf->ReceiveThresholdControl |
 80014fe:	683b      	ldr	r3, [r7, #0]
 8001500:	6a1b      	ldr	r3, [r3, #32]
                        ((uint32_t)dmaconf->ForwardUndersizedGoodFrames << 6U) |
 8001502:	431a      	orrs	r2, r3
                        ((uint32_t)dmaconf->SecondFrameOperate << 2U));
 8001504:	683b      	ldr	r3, [r7, #0]
 8001506:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 800150a:	009b      	lsls	r3, r3, #2
  tmpreg1 |= (uint32_t)(((uint32_t)((dmaconf->DropTCPIPChecksumErrorFrame == DISABLE) ? 1U : 0U) << 26U) |
 800150c:	4313      	orrs	r3, r2
 800150e:	68fa      	ldr	r2, [r7, #12]
 8001510:	4313      	orrs	r3, r2
 8001512:	60fb      	str	r3, [r7, #12]

  /* Write to ETHERNET DMAOMR */
  (heth->Instance)->DMAOMR = (uint32_t)tmpreg1;
 8001514:	687b      	ldr	r3, [r7, #4]
 8001516:	681b      	ldr	r3, [r3, #0]
 8001518:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 800151c:	461a      	mov	r2, r3
 800151e:	68fb      	ldr	r3, [r7, #12]
 8001520:	6193      	str	r3, [r2, #24]

  /* Wait until the write operation will be taken into account:
  at least four TX_CLK/RX_CLK clock cycles */
  tmpreg1 = (heth->Instance)->DMAOMR;
 8001522:	687b      	ldr	r3, [r7, #4]
 8001524:	681b      	ldr	r3, [r3, #0]
 8001526:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 800152a:	699b      	ldr	r3, [r3, #24]
 800152c:	60fb      	str	r3, [r7, #12]
  HAL_Delay(ETH_REG_WRITE_DELAY);
 800152e:	2001      	movs	r0, #1
 8001530:	f7ff fd5a 	bl	8000fe8 <HAL_Delay>
  (heth->Instance)->DMAOMR = tmpreg1;
 8001534:	687b      	ldr	r3, [r7, #4]
 8001536:	681b      	ldr	r3, [r3, #0]
 8001538:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 800153c:	461a      	mov	r2, r3
 800153e:	68fb      	ldr	r3, [r7, #12]
 8001540:	6193      	str	r3, [r2, #24]

  /*----------------------- ETHERNET DMABMR Configuration --------------------*/
  (heth->Instance)->DMABMR = (uint32_t)(((uint32_t)dmaconf->AddressAlignedBeats << 25U) |
 8001542:	683b      	ldr	r3, [r7, #0]
 8001544:	791b      	ldrb	r3, [r3, #4]
 8001546:	065a      	lsls	r2, r3, #25
                                        dmaconf->BurstMode |
 8001548:	683b      	ldr	r3, [r7, #0]
 800154a:	689b      	ldr	r3, [r3, #8]
  (heth->Instance)->DMABMR = (uint32_t)(((uint32_t)dmaconf->AddressAlignedBeats << 25U) |
 800154c:	431a      	orrs	r2, r3
                                        dmaconf->RxDMABurstLength | /* !! if 4xPBL is selected for Tx or
 800154e:	683b      	ldr	r3, [r7, #0]
 8001550:	699b      	ldr	r3, [r3, #24]
                                        dmaconf->BurstMode |
 8001552:	431a      	orrs	r2, r3
                                                                       Rx it is applied for the other */
                                        dmaconf->TxDMABurstLength |
 8001554:	683b      	ldr	r3, [r7, #0]
 8001556:	691b      	ldr	r3, [r3, #16]
                                        dmaconf->RxDMABurstLength | /* !! if 4xPBL is selected for Tx or
 8001558:	431a      	orrs	r2, r3
                                        ((uint32_t)dmaconf->EnhancedDescriptorFormat << 7U) |
 800155a:	683b      	ldr	r3, [r7, #0]
 800155c:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 8001560:	01db      	lsls	r3, r3, #7
                                        dmaconf->TxDMABurstLength |
 8001562:	431a      	orrs	r2, r3
                                        (dmaconf->DescriptorSkipLength << 2U) |
 8001564:	683b      	ldr	r3, [r7, #0]
 8001566:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001568:	009b      	lsls	r3, r3, #2
                                        ((uint32_t)dmaconf->EnhancedDescriptorFormat << 7U) |
 800156a:	431a      	orrs	r2, r3
                                        dmaconf->DMAArbitration |
 800156c:	683b      	ldr	r3, [r7, #0]
 800156e:	681b      	ldr	r3, [r3, #0]
                                        (dmaconf->DescriptorSkipLength << 2U) |
 8001570:	4313      	orrs	r3, r2
  (heth->Instance)->DMABMR = (uint32_t)(((uint32_t)dmaconf->AddressAlignedBeats << 25U) |
 8001572:	687a      	ldr	r2, [r7, #4]
 8001574:	6812      	ldr	r2, [r2, #0]
 8001576:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 800157a:	f502 5280 	add.w	r2, r2, #4096	@ 0x1000
 800157e:	6013      	str	r3, [r2, #0]
                                        ETH_DMABMR_USP); /* Enable use of separate PBL for Rx and Tx */

  /* Wait until the write operation will be taken into account:
     at least four TX_CLK/RX_CLK clock cycles */
  tmpreg1 = (heth->Instance)->DMABMR;
 8001580:	687b      	ldr	r3, [r7, #4]
 8001582:	681b      	ldr	r3, [r3, #0]
 8001584:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8001588:	681b      	ldr	r3, [r3, #0]
 800158a:	60fb      	str	r3, [r7, #12]
  HAL_Delay(ETH_REG_WRITE_DELAY);
 800158c:	2001      	movs	r0, #1
 800158e:	f7ff fd2b 	bl	8000fe8 <HAL_Delay>
  (heth->Instance)->DMABMR = tmpreg1;
 8001592:	687b      	ldr	r3, [r7, #4]
 8001594:	681b      	ldr	r3, [r3, #0]
 8001596:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 800159a:	461a      	mov	r2, r3
 800159c:	68fb      	ldr	r3, [r7, #12]
 800159e:	6013      	str	r3, [r2, #0]
}
 80015a0:	bf00      	nop
 80015a2:	3710      	adds	r7, #16
 80015a4:	46bd      	mov	sp, r7
 80015a6:	bd80      	pop	{r7, pc}
 80015a8:	f8de3f23 	.word	0xf8de3f23

080015ac <ETH_MACDMAConfig>:
  * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval HAL status
  */
static void ETH_MACDMAConfig(ETH_HandleTypeDef *heth)
{
 80015ac:	b580      	push	{r7, lr}
 80015ae:	b0a6      	sub	sp, #152	@ 0x98
 80015b0:	af00      	add	r7, sp, #0
 80015b2:	6078      	str	r0, [r7, #4]
  ETH_MACConfigTypeDef macDefaultConf;
  ETH_DMAConfigTypeDef dmaDefaultConf;

  /*--------------- ETHERNET MAC registers default Configuration --------------*/
  macDefaultConf.Watchdog = ENABLE;
 80015b4:	2301      	movs	r3, #1
 80015b6:	f887 3044 	strb.w	r3, [r7, #68]	@ 0x44
  macDefaultConf.Jabber = ENABLE;
 80015ba:	2301      	movs	r3, #1
 80015bc:	f887 3045 	strb.w	r3, [r7, #69]	@ 0x45
  macDefaultConf.InterPacketGapVal = ETH_INTERFRAMEGAP_96BIT;
 80015c0:	2300      	movs	r3, #0
 80015c2:	63fb      	str	r3, [r7, #60]	@ 0x3c
  macDefaultConf.CarrierSenseDuringTransmit = DISABLE;
 80015c4:	2300      	movs	r3, #0
 80015c6:	f887 3053 	strb.w	r3, [r7, #83]	@ 0x53
  macDefaultConf.ReceiveOwn = ENABLE;
 80015ca:	2301      	movs	r3, #1
 80015cc:	f887 3052 	strb.w	r3, [r7, #82]	@ 0x52
  macDefaultConf.LoopbackMode = DISABLE;
 80015d0:	2300      	movs	r3, #0
 80015d2:	f887 3050 	strb.w	r3, [r7, #80]	@ 0x50
  macDefaultConf.CRCStripTypePacket = ENABLE;
 80015d6:	2301      	movs	r3, #1
 80015d8:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
  macDefaultConf.ChecksumOffload = ENABLE;
 80015dc:	2301      	movs	r3, #1
 80015de:	f887 3038 	strb.w	r3, [r7, #56]	@ 0x38
  macDefaultConf.RetryTransmission = DISABLE;
 80015e2:	2300      	movs	r3, #0
 80015e4:	f887 3054 	strb.w	r3, [r7, #84]	@ 0x54
  macDefaultConf.AutomaticPadCRCStrip = DISABLE;
 80015e8:	2300      	movs	r3, #0
 80015ea:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
  macDefaultConf.BackOffLimit = ETH_BACKOFFLIMIT_10;
 80015ee:	2300      	movs	r3, #0
 80015f0:	65bb      	str	r3, [r7, #88]	@ 0x58
  macDefaultConf.DeferralCheck = DISABLE;
 80015f2:	2300      	movs	r3, #0
 80015f4:	f887 305c 	strb.w	r3, [r7, #92]	@ 0x5c
  macDefaultConf.PauseTime = 0x0U;
 80015f8:	2300      	movs	r3, #0
 80015fa:	67fb      	str	r3, [r7, #124]	@ 0x7c
  macDefaultConf.ZeroQuantaPause = DISABLE;
 80015fc:	2300      	movs	r3, #0
 80015fe:	f887 3080 	strb.w	r3, [r7, #128]	@ 0x80
  macDefaultConf.PauseLowThreshold = ETH_PAUSELOWTHRESHOLD_MINUS4;
 8001602:	2300      	movs	r3, #0
 8001604:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
  macDefaultConf.ReceiveFlowControl = DISABLE;
 8001608:	2300      	movs	r3, #0
 800160a:	f887 308a 	strb.w	r3, [r7, #138]	@ 0x8a
  macDefaultConf.TransmitFlowControl = DISABLE;
 800160e:	2300      	movs	r3, #0
 8001610:	f887 3088 	strb.w	r3, [r7, #136]	@ 0x88
  macDefaultConf.Speed = ETH_SPEED_100M;
 8001614:	f44f 4380 	mov.w	r3, #16384	@ 0x4000
 8001618:	64bb      	str	r3, [r7, #72]	@ 0x48
  macDefaultConf.DuplexMode = ETH_FULLDUPLEX_MODE;
 800161a:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 800161e:	64fb      	str	r3, [r7, #76]	@ 0x4c
  macDefaultConf.UnicastPausePacketDetect = DISABLE;
 8001620:	2300      	movs	r3, #0
 8001622:	f887 3089 	strb.w	r3, [r7, #137]	@ 0x89

  /* MAC default configuration */
  ETH_SetMACConfig(heth, &macDefaultConf);
 8001626:	f107 0334 	add.w	r3, r7, #52	@ 0x34
 800162a:	4619      	mov	r1, r3
 800162c:	6878      	ldr	r0, [r7, #4]
 800162e:	f7ff fe7f 	bl	8001330 <ETH_SetMACConfig>

  /*--------------- ETHERNET DMA registers default Configuration --------------*/
  dmaDefaultConf.DropTCPIPChecksumErrorFrame = ENABLE;
 8001632:	2301      	movs	r3, #1
 8001634:	753b      	strb	r3, [r7, #20]
  dmaDefaultConf.ReceiveStoreForward = ENABLE;
 8001636:	2301      	movs	r3, #1
 8001638:	757b      	strb	r3, [r7, #21]
  dmaDefaultConf.FlushRxPacket = ENABLE;
 800163a:	2301      	movs	r3, #1
 800163c:	f887 3025 	strb.w	r3, [r7, #37]	@ 0x25
  dmaDefaultConf.TransmitStoreForward = ENABLE;
 8001640:	2301      	movs	r3, #1
 8001642:	75bb      	strb	r3, [r7, #22]
  dmaDefaultConf.TransmitThresholdControl = ETH_TRANSMITTHRESHOLDCONTROL_64BYTES;
 8001644:	2300      	movs	r3, #0
 8001646:	61fb      	str	r3, [r7, #28]
  dmaDefaultConf.ForwardErrorFrames = DISABLE;
 8001648:	2300      	movs	r3, #0
 800164a:	f887 3024 	strb.w	r3, [r7, #36]	@ 0x24
  dmaDefaultConf.ForwardUndersizedGoodFrames = DISABLE;
 800164e:	2300      	movs	r3, #0
 8001650:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26
  dmaDefaultConf.ReceiveThresholdControl = ETH_RECEIVEDTHRESHOLDCONTROL_64BYTES;
 8001654:	2300      	movs	r3, #0
 8001656:	62bb      	str	r3, [r7, #40]	@ 0x28
  dmaDefaultConf.SecondFrameOperate = ENABLE;
 8001658:	2301      	movs	r3, #1
 800165a:	f887 302c 	strb.w	r3, [r7, #44]	@ 0x2c
  dmaDefaultConf.AddressAlignedBeats = ENABLE;
 800165e:	2301      	movs	r3, #1
 8001660:	733b      	strb	r3, [r7, #12]
  dmaDefaultConf.BurstMode = ETH_BURSTLENGTH_FIXED;
 8001662:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8001666:	613b      	str	r3, [r7, #16]
  dmaDefaultConf.RxDMABurstLength = ETH_RXDMABURSTLENGTH_32BEAT;
 8001668:	f44f 0380 	mov.w	r3, #4194304	@ 0x400000
 800166c:	623b      	str	r3, [r7, #32]
  dmaDefaultConf.TxDMABurstLength = ETH_TXDMABURSTLENGTH_32BEAT;
 800166e:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8001672:	61bb      	str	r3, [r7, #24]
  dmaDefaultConf.EnhancedDescriptorFormat = ENABLE;
 8001674:	2301      	movs	r3, #1
 8001676:	f887 302d 	strb.w	r3, [r7, #45]	@ 0x2d
  dmaDefaultConf.DescriptorSkipLength = 0x0U;
 800167a:	2300      	movs	r3, #0
 800167c:	633b      	str	r3, [r7, #48]	@ 0x30
  dmaDefaultConf.DMAArbitration = ETH_DMAARBITRATION_ROUNDROBIN_RXTX_1_1;
 800167e:	2300      	movs	r3, #0
 8001680:	60bb      	str	r3, [r7, #8]

  /* DMA default configuration */
  ETH_SetDMAConfig(heth, &dmaDefaultConf);
 8001682:	f107 0308 	add.w	r3, r7, #8
 8001686:	4619      	mov	r1, r3
 8001688:	6878      	ldr	r0, [r7, #4]
 800168a:	f7ff ff05 	bl	8001498 <ETH_SetDMAConfig>
}
 800168e:	bf00      	nop
 8001690:	3798      	adds	r7, #152	@ 0x98
 8001692:	46bd      	mov	sp, r7
 8001694:	bd80      	pop	{r7, pc}
	...

08001698 <ETH_MACAddressConfig>:
  *             @arg ETH_MAC_Address3: MAC Address3
  * @param  Addr Pointer to MAC address buffer data (6 bytes)
  * @retval HAL status
  */
static void ETH_MACAddressConfig(ETH_HandleTypeDef *heth, uint32_t MacAddr, uint8_t *Addr)
{
 8001698:	b480      	push	{r7}
 800169a:	b087      	sub	sp, #28
 800169c:	af00      	add	r7, sp, #0
 800169e:	60f8      	str	r0, [r7, #12]
 80016a0:	60b9      	str	r1, [r7, #8]
 80016a2:	607a      	str	r2, [r7, #4]

  /* Prevent unused argument(s) compilation warning */
  UNUSED(heth);

  /* Calculate the selected MAC address high register */
  tmpreg1 = ((uint32_t)Addr[5U] << 8U) | (uint32_t)Addr[4U];
 80016a4:	687b      	ldr	r3, [r7, #4]
 80016a6:	3305      	adds	r3, #5
 80016a8:	781b      	ldrb	r3, [r3, #0]
 80016aa:	021b      	lsls	r3, r3, #8
 80016ac:	687a      	ldr	r2, [r7, #4]
 80016ae:	3204      	adds	r2, #4
 80016b0:	7812      	ldrb	r2, [r2, #0]
 80016b2:	4313      	orrs	r3, r2
 80016b4:	617b      	str	r3, [r7, #20]
  /* Load the selected MAC address high register */
  (*(__IO uint32_t *)((uint32_t)(ETH_MAC_ADDR_HBASE + MacAddr))) = tmpreg1;
 80016b6:	68ba      	ldr	r2, [r7, #8]
 80016b8:	4b11      	ldr	r3, [pc, #68]	@ (8001700 <ETH_MACAddressConfig+0x68>)
 80016ba:	4413      	add	r3, r2
 80016bc:	461a      	mov	r2, r3
 80016be:	697b      	ldr	r3, [r7, #20]
 80016c0:	6013      	str	r3, [r2, #0]
  /* Calculate the selected MAC address low register */
  tmpreg1 = ((uint32_t)Addr[3U] << 24U) | ((uint32_t)Addr[2U] << 16U) | ((uint32_t)Addr[1U] << 8U) | Addr[0U];
 80016c2:	687b      	ldr	r3, [r7, #4]
 80016c4:	3303      	adds	r3, #3
 80016c6:	781b      	ldrb	r3, [r3, #0]
 80016c8:	061a      	lsls	r2, r3, #24
 80016ca:	687b      	ldr	r3, [r7, #4]
 80016cc:	3302      	adds	r3, #2
 80016ce:	781b      	ldrb	r3, [r3, #0]
 80016d0:	041b      	lsls	r3, r3, #16
 80016d2:	431a      	orrs	r2, r3
 80016d4:	687b      	ldr	r3, [r7, #4]
 80016d6:	3301      	adds	r3, #1
 80016d8:	781b      	ldrb	r3, [r3, #0]
 80016da:	021b      	lsls	r3, r3, #8
 80016dc:	4313      	orrs	r3, r2
 80016de:	687a      	ldr	r2, [r7, #4]
 80016e0:	7812      	ldrb	r2, [r2, #0]
 80016e2:	4313      	orrs	r3, r2
 80016e4:	617b      	str	r3, [r7, #20]

  /* Load the selected MAC address low register */
  (*(__IO uint32_t *)((uint32_t)(ETH_MAC_ADDR_LBASE + MacAddr))) = tmpreg1;
 80016e6:	68ba      	ldr	r2, [r7, #8]
 80016e8:	4b06      	ldr	r3, [pc, #24]	@ (8001704 <ETH_MACAddressConfig+0x6c>)
 80016ea:	4413      	add	r3, r2
 80016ec:	461a      	mov	r2, r3
 80016ee:	697b      	ldr	r3, [r7, #20]
 80016f0:	6013      	str	r3, [r2, #0]
}
 80016f2:	bf00      	nop
 80016f4:	371c      	adds	r7, #28
 80016f6:	46bd      	mov	sp, r7
 80016f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80016fc:	4770      	bx	lr
 80016fe:	bf00      	nop
 8001700:	40028040 	.word	0x40028040
 8001704:	40028044 	.word	0x40028044

08001708 <ETH_DMATxDescListInit>:
  * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval None
  */
static void ETH_DMATxDescListInit(ETH_HandleTypeDef *heth)
{
 8001708:	b480      	push	{r7}
 800170a:	b085      	sub	sp, #20
 800170c:	af00      	add	r7, sp, #0
 800170e:	6078      	str	r0, [r7, #4]
  ETH_DMADescTypeDef *dmatxdesc;
  uint32_t i;

  /* Fill each DMATxDesc descriptor with the right values */
  for (i = 0; i < (uint32_t)ETH_TX_DESC_CNT; i++)
 8001710:	2300      	movs	r3, #0
 8001712:	60fb      	str	r3, [r7, #12]
 8001714:	e03e      	b.n	8001794 <ETH_DMATxDescListInit+0x8c>
  {
    dmatxdesc = heth->Init.TxDesc + i;
 8001716:	687b      	ldr	r3, [r7, #4]
 8001718:	68d9      	ldr	r1, [r3, #12]
 800171a:	68fa      	ldr	r2, [r7, #12]
 800171c:	4613      	mov	r3, r2
 800171e:	009b      	lsls	r3, r3, #2
 8001720:	4413      	add	r3, r2
 8001722:	00db      	lsls	r3, r3, #3
 8001724:	440b      	add	r3, r1
 8001726:	60bb      	str	r3, [r7, #8]

    WRITE_REG(dmatxdesc->DESC0, 0x0U);
 8001728:	68bb      	ldr	r3, [r7, #8]
 800172a:	2200      	movs	r2, #0
 800172c:	601a      	str	r2, [r3, #0]
    WRITE_REG(dmatxdesc->DESC1, 0x0U);
 800172e:	68bb      	ldr	r3, [r7, #8]
 8001730:	2200      	movs	r2, #0
 8001732:	605a      	str	r2, [r3, #4]
    WRITE_REG(dmatxdesc->DESC2, 0x0U);
 8001734:	68bb      	ldr	r3, [r7, #8]
 8001736:	2200      	movs	r2, #0
 8001738:	609a      	str	r2, [r3, #8]
    WRITE_REG(dmatxdesc->DESC3, 0x0U);
 800173a:	68bb      	ldr	r3, [r7, #8]
 800173c:	2200      	movs	r2, #0
 800173e:	60da      	str	r2, [r3, #12]

    WRITE_REG(heth->TxDescList.TxDesc[i], (uint32_t)dmatxdesc);
 8001740:	68b9      	ldr	r1, [r7, #8]
 8001742:	687b      	ldr	r3, [r7, #4]
 8001744:	68fa      	ldr	r2, [r7, #12]
 8001746:	3206      	adds	r2, #6
 8001748:	f843 1022 	str.w	r1, [r3, r2, lsl #2]

    /* Set Second Address Chained bit */
    SET_BIT(dmatxdesc->DESC0, ETH_DMATXDESC_TCH);
 800174c:	68bb      	ldr	r3, [r7, #8]
 800174e:	681b      	ldr	r3, [r3, #0]
 8001750:	f443 1280 	orr.w	r2, r3, #1048576	@ 0x100000
 8001754:	68bb      	ldr	r3, [r7, #8]
 8001756:	601a      	str	r2, [r3, #0]

    if (i < ((uint32_t)ETH_TX_DESC_CNT - 1U))
 8001758:	68fb      	ldr	r3, [r7, #12]
 800175a:	2b02      	cmp	r3, #2
 800175c:	d80c      	bhi.n	8001778 <ETH_DMATxDescListInit+0x70>
    {
      WRITE_REG(dmatxdesc->DESC3, (uint32_t)(heth->Init.TxDesc + i + 1U));
 800175e:	687b      	ldr	r3, [r7, #4]
 8001760:	68d9      	ldr	r1, [r3, #12]
 8001762:	68fb      	ldr	r3, [r7, #12]
 8001764:	1c5a      	adds	r2, r3, #1
 8001766:	4613      	mov	r3, r2
 8001768:	009b      	lsls	r3, r3, #2
 800176a:	4413      	add	r3, r2
 800176c:	00db      	lsls	r3, r3, #3
 800176e:	440b      	add	r3, r1
 8001770:	461a      	mov	r2, r3
 8001772:	68bb      	ldr	r3, [r7, #8]
 8001774:	60da      	str	r2, [r3, #12]
 8001776:	e004      	b.n	8001782 <ETH_DMATxDescListInit+0x7a>
    }
    else
    {
      WRITE_REG(dmatxdesc->DESC3, (uint32_t)(heth->Init.TxDesc));
 8001778:	687b      	ldr	r3, [r7, #4]
 800177a:	68db      	ldr	r3, [r3, #12]
 800177c:	461a      	mov	r2, r3
 800177e:	68bb      	ldr	r3, [r7, #8]
 8001780:	60da      	str	r2, [r3, #12]
    }

    /* Set the DMA Tx descriptors checksum insertion */
    SET_BIT(dmatxdesc->DESC0, ETH_DMATXDESC_CHECKSUMTCPUDPICMPFULL);
 8001782:	68bb      	ldr	r3, [r7, #8]
 8001784:	681b      	ldr	r3, [r3, #0]
 8001786:	f443 0240 	orr.w	r2, r3, #12582912	@ 0xc00000
 800178a:	68bb      	ldr	r3, [r7, #8]
 800178c:	601a      	str	r2, [r3, #0]
  for (i = 0; i < (uint32_t)ETH_TX_DESC_CNT; i++)
 800178e:	68fb      	ldr	r3, [r7, #12]
 8001790:	3301      	adds	r3, #1
 8001792:	60fb      	str	r3, [r7, #12]
 8001794:	68fb      	ldr	r3, [r7, #12]
 8001796:	2b03      	cmp	r3, #3
 8001798:	d9bd      	bls.n	8001716 <ETH_DMATxDescListInit+0xe>
  }

  heth->TxDescList.CurTxDesc = 0;
 800179a:	687b      	ldr	r3, [r7, #4]
 800179c:	2200      	movs	r2, #0
 800179e:	629a      	str	r2, [r3, #40]	@ 0x28

  /* Set Transmit Descriptor List Address */
  WRITE_REG(heth->Instance->DMATDLAR, (uint32_t) heth->Init.TxDesc);
 80017a0:	687b      	ldr	r3, [r7, #4]
 80017a2:	68da      	ldr	r2, [r3, #12]
 80017a4:	687b      	ldr	r3, [r7, #4]
 80017a6:	681b      	ldr	r3, [r3, #0]
 80017a8:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 80017ac:	611a      	str	r2, [r3, #16]
}
 80017ae:	bf00      	nop
 80017b0:	3714      	adds	r7, #20
 80017b2:	46bd      	mov	sp, r7
 80017b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80017b8:	4770      	bx	lr

080017ba <ETH_DMARxDescListInit>:
  * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval None
  */
static void ETH_DMARxDescListInit(ETH_HandleTypeDef *heth)
{
 80017ba:	b480      	push	{r7}
 80017bc:	b085      	sub	sp, #20
 80017be:	af00      	add	r7, sp, #0
 80017c0:	6078      	str	r0, [r7, #4]
  ETH_DMADescTypeDef *dmarxdesc;
  uint32_t i;

  for (i = 0; i < (uint32_t)ETH_RX_DESC_CNT; i++)
 80017c2:	2300      	movs	r3, #0
 80017c4:	60fb      	str	r3, [r7, #12]
 80017c6:	e048      	b.n	800185a <ETH_DMARxDescListInit+0xa0>
  {
    dmarxdesc =  heth->Init.RxDesc + i;
 80017c8:	687b      	ldr	r3, [r7, #4]
 80017ca:	6919      	ldr	r1, [r3, #16]
 80017cc:	68fa      	ldr	r2, [r7, #12]
 80017ce:	4613      	mov	r3, r2
 80017d0:	009b      	lsls	r3, r3, #2
 80017d2:	4413      	add	r3, r2
 80017d4:	00db      	lsls	r3, r3, #3
 80017d6:	440b      	add	r3, r1
 80017d8:	60bb      	str	r3, [r7, #8]

    WRITE_REG(dmarxdesc->DESC0, 0x0U);
 80017da:	68bb      	ldr	r3, [r7, #8]
 80017dc:	2200      	movs	r2, #0
 80017de:	601a      	str	r2, [r3, #0]
    WRITE_REG(dmarxdesc->DESC1, 0x0U);
 80017e0:	68bb      	ldr	r3, [r7, #8]
 80017e2:	2200      	movs	r2, #0
 80017e4:	605a      	str	r2, [r3, #4]
    WRITE_REG(dmarxdesc->DESC2, 0x0U);
 80017e6:	68bb      	ldr	r3, [r7, #8]
 80017e8:	2200      	movs	r2, #0
 80017ea:	609a      	str	r2, [r3, #8]
    WRITE_REG(dmarxdesc->DESC3, 0x0U);
 80017ec:	68bb      	ldr	r3, [r7, #8]
 80017ee:	2200      	movs	r2, #0
 80017f0:	60da      	str	r2, [r3, #12]
    WRITE_REG(dmarxdesc->BackupAddr0, 0x0U);
 80017f2:	68bb      	ldr	r3, [r7, #8]
 80017f4:	2200      	movs	r2, #0
 80017f6:	621a      	str	r2, [r3, #32]
    WRITE_REG(dmarxdesc->BackupAddr1, 0x0U);
 80017f8:	68bb      	ldr	r3, [r7, #8]
 80017fa:	2200      	movs	r2, #0
 80017fc:	625a      	str	r2, [r3, #36]	@ 0x24

    /* Set Own bit of the Rx descriptor Status */
    dmarxdesc->DESC0 = ETH_DMARXDESC_OWN;
 80017fe:	68bb      	ldr	r3, [r7, #8]
 8001800:	f04f 4200 	mov.w	r2, #2147483648	@ 0x80000000
 8001804:	601a      	str	r2, [r3, #0]

    /* Set Buffer1 size and Second Address Chained bit */
    dmarxdesc->DESC1 = heth->Init.RxBuffLen | ETH_DMARXDESC_RCH;
 8001806:	687b      	ldr	r3, [r7, #4]
 8001808:	695b      	ldr	r3, [r3, #20]
 800180a:	f443 4280 	orr.w	r2, r3, #16384	@ 0x4000
 800180e:	68bb      	ldr	r3, [r7, #8]
 8001810:	605a      	str	r2, [r3, #4]

    /* Enable Ethernet DMA Rx Descriptor interrupt */
    dmarxdesc->DESC1 &= ~ETH_DMARXDESC_DIC;
 8001812:	68bb      	ldr	r3, [r7, #8]
 8001814:	685b      	ldr	r3, [r3, #4]
 8001816:	f023 4200 	bic.w	r2, r3, #2147483648	@ 0x80000000
 800181a:	68bb      	ldr	r3, [r7, #8]
 800181c:	605a      	str	r2, [r3, #4]
    /* Set Rx descritors addresses */
    WRITE_REG(heth->RxDescList.RxDesc[i], (uint32_t)dmarxdesc);
 800181e:	68b9      	ldr	r1, [r7, #8]
 8001820:	687b      	ldr	r3, [r7, #4]
 8001822:	68fa      	ldr	r2, [r7, #12]
 8001824:	3212      	adds	r2, #18
 8001826:	f843 1022 	str.w	r1, [r3, r2, lsl #2]

    if (i < ((uint32_t)ETH_RX_DESC_CNT - 1U))
 800182a:	68fb      	ldr	r3, [r7, #12]
 800182c:	2b02      	cmp	r3, #2
 800182e:	d80c      	bhi.n	800184a <ETH_DMARxDescListInit+0x90>
    {
      WRITE_REG(dmarxdesc->DESC3, (uint32_t)(heth->Init.RxDesc + i + 1U));
 8001830:	687b      	ldr	r3, [r7, #4]
 8001832:	6919      	ldr	r1, [r3, #16]
 8001834:	68fb      	ldr	r3, [r7, #12]
 8001836:	1c5a      	adds	r2, r3, #1
 8001838:	4613      	mov	r3, r2
 800183a:	009b      	lsls	r3, r3, #2
 800183c:	4413      	add	r3, r2
 800183e:	00db      	lsls	r3, r3, #3
 8001840:	440b      	add	r3, r1
 8001842:	461a      	mov	r2, r3
 8001844:	68bb      	ldr	r3, [r7, #8]
 8001846:	60da      	str	r2, [r3, #12]
 8001848:	e004      	b.n	8001854 <ETH_DMARxDescListInit+0x9a>
    }
    else
    {
      WRITE_REG(dmarxdesc->DESC3, (uint32_t)(heth->Init.RxDesc));
 800184a:	687b      	ldr	r3, [r7, #4]
 800184c:	691b      	ldr	r3, [r3, #16]
 800184e:	461a      	mov	r2, r3
 8001850:	68bb      	ldr	r3, [r7, #8]
 8001852:	60da      	str	r2, [r3, #12]
  for (i = 0; i < (uint32_t)ETH_RX_DESC_CNT; i++)
 8001854:	68fb      	ldr	r3, [r7, #12]
 8001856:	3301      	adds	r3, #1
 8001858:	60fb      	str	r3, [r7, #12]
 800185a:	68fb      	ldr	r3, [r7, #12]
 800185c:	2b03      	cmp	r3, #3
 800185e:	d9b3      	bls.n	80017c8 <ETH_DMARxDescListInit+0xe>
    }
  }

  WRITE_REG(heth->RxDescList.RxDescIdx, 0U);
 8001860:	687b      	ldr	r3, [r7, #4]
 8001862:	2200      	movs	r2, #0
 8001864:	65da      	str	r2, [r3, #92]	@ 0x5c
  WRITE_REG(heth->RxDescList.RxDescCnt, 0U);
 8001866:	687b      	ldr	r3, [r7, #4]
 8001868:	2200      	movs	r2, #0
 800186a:	661a      	str	r2, [r3, #96]	@ 0x60
  WRITE_REG(heth->RxDescList.RxBuildDescIdx, 0U);
 800186c:	687b      	ldr	r3, [r7, #4]
 800186e:	2200      	movs	r2, #0
 8001870:	669a      	str	r2, [r3, #104]	@ 0x68
  WRITE_REG(heth->RxDescList.RxBuildDescCnt, 0U);
 8001872:	687b      	ldr	r3, [r7, #4]
 8001874:	2200      	movs	r2, #0
 8001876:	66da      	str	r2, [r3, #108]	@ 0x6c
  WRITE_REG(heth->RxDescList.ItMode, 0U);
 8001878:	687b      	ldr	r3, [r7, #4]
 800187a:	2200      	movs	r2, #0
 800187c:	659a      	str	r2, [r3, #88]	@ 0x58

  /* Set Receive Descriptor List Address */
  WRITE_REG(heth->Instance->DMARDLAR, (uint32_t) heth->Init.RxDesc);
 800187e:	687b      	ldr	r3, [r7, #4]
 8001880:	691a      	ldr	r2, [r3, #16]
 8001882:	687b      	ldr	r3, [r7, #4]
 8001884:	681b      	ldr	r3, [r3, #0]
 8001886:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 800188a:	60da      	str	r2, [r3, #12]
}
 800188c:	bf00      	nop
 800188e:	3714      	adds	r7, #20
 8001890:	46bd      	mov	sp, r7
 8001892:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001896:	4770      	bx	lr

08001898 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8001898:	b480      	push	{r7}
 800189a:	b089      	sub	sp, #36	@ 0x24
 800189c:	af00      	add	r7, sp, #0
 800189e:	6078      	str	r0, [r7, #4]
 80018a0:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00;
 80018a2:	2300      	movs	r3, #0
 80018a4:	61fb      	str	r3, [r7, #28]
  uint32_t ioposition = 0x00;
 80018a6:	2300      	movs	r3, #0
 80018a8:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00;
 80018aa:	2300      	movs	r3, #0
 80018ac:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00;
 80018ae:	2300      	movs	r3, #0
 80018b0:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for (position = 0; position < GPIO_NUMBER; position++)
 80018b2:	2300      	movs	r3, #0
 80018b4:	61fb      	str	r3, [r7, #28]
 80018b6:	e175      	b.n	8001ba4 <HAL_GPIO_Init+0x30c>
  {
    /* Get the IO position */
    ioposition = ((uint32_t)0x01) << position;
 80018b8:	2201      	movs	r2, #1
 80018ba:	69fb      	ldr	r3, [r7, #28]
 80018bc:	fa02 f303 	lsl.w	r3, r2, r3
 80018c0:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 80018c2:	683b      	ldr	r3, [r7, #0]
 80018c4:	681b      	ldr	r3, [r3, #0]
 80018c6:	697a      	ldr	r2, [r7, #20]
 80018c8:	4013      	ands	r3, r2
 80018ca:	613b      	str	r3, [r7, #16]

    if (iocurrent == ioposition)
 80018cc:	693a      	ldr	r2, [r7, #16]
 80018ce:	697b      	ldr	r3, [r7, #20]
 80018d0:	429a      	cmp	r2, r3
 80018d2:	f040 8164 	bne.w	8001b9e <HAL_GPIO_Init+0x306>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 80018d6:	683b      	ldr	r3, [r7, #0]
 80018d8:	685b      	ldr	r3, [r3, #4]
 80018da:	f003 0303 	and.w	r3, r3, #3
 80018de:	2b01      	cmp	r3, #1
 80018e0:	d005      	beq.n	80018ee <HAL_GPIO_Init+0x56>
 80018e2:	683b      	ldr	r3, [r7, #0]
 80018e4:	685b      	ldr	r3, [r3, #4]
 80018e6:	f003 0303 	and.w	r3, r3, #3
 80018ea:	2b02      	cmp	r3, #2
 80018ec:	d130      	bne.n	8001950 <HAL_GPIO_Init+0xb8>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 80018ee:	687b      	ldr	r3, [r7, #4]
 80018f0:	689b      	ldr	r3, [r3, #8]
 80018f2:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2));
 80018f4:	69fb      	ldr	r3, [r7, #28]
 80018f6:	005b      	lsls	r3, r3, #1
 80018f8:	2203      	movs	r2, #3
 80018fa:	fa02 f303 	lsl.w	r3, r2, r3
 80018fe:	43db      	mvns	r3, r3
 8001900:	69ba      	ldr	r2, [r7, #24]
 8001902:	4013      	ands	r3, r2
 8001904:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2));
 8001906:	683b      	ldr	r3, [r7, #0]
 8001908:	68da      	ldr	r2, [r3, #12]
 800190a:	69fb      	ldr	r3, [r7, #28]
 800190c:	005b      	lsls	r3, r3, #1
 800190e:	fa02 f303 	lsl.w	r3, r2, r3
 8001912:	69ba      	ldr	r2, [r7, #24]
 8001914:	4313      	orrs	r3, r2
 8001916:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8001918:	687b      	ldr	r3, [r7, #4]
 800191a:	69ba      	ldr	r2, [r7, #24]
 800191c:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 800191e:	687b      	ldr	r3, [r7, #4]
 8001920:	685b      	ldr	r3, [r3, #4]
 8001922:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8001924:	2201      	movs	r2, #1
 8001926:	69fb      	ldr	r3, [r7, #28]
 8001928:	fa02 f303 	lsl.w	r3, r2, r3
 800192c:	43db      	mvns	r3, r3
 800192e:	69ba      	ldr	r2, [r7, #24]
 8001930:	4013      	ands	r3, r2
 8001932:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8001934:	683b      	ldr	r3, [r7, #0]
 8001936:	685b      	ldr	r3, [r3, #4]
 8001938:	091b      	lsrs	r3, r3, #4
 800193a:	f003 0201 	and.w	r2, r3, #1
 800193e:	69fb      	ldr	r3, [r7, #28]
 8001940:	fa02 f303 	lsl.w	r3, r2, r3
 8001944:	69ba      	ldr	r2, [r7, #24]
 8001946:	4313      	orrs	r3, r2
 8001948:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 800194a:	687b      	ldr	r3, [r7, #4]
 800194c:	69ba      	ldr	r2, [r7, #24]
 800194e:	605a      	str	r2, [r3, #4]
      }

      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8001950:	683b      	ldr	r3, [r7, #0]
 8001952:	685b      	ldr	r3, [r3, #4]
 8001954:	f003 0303 	and.w	r3, r3, #3
 8001958:	2b03      	cmp	r3, #3
 800195a:	d017      	beq.n	800198c <HAL_GPIO_Init+0xf4>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 800195c:	687b      	ldr	r3, [r7, #4]
 800195e:	68db      	ldr	r3, [r3, #12]
 8001960:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2));
 8001962:	69fb      	ldr	r3, [r7, #28]
 8001964:	005b      	lsls	r3, r3, #1
 8001966:	2203      	movs	r2, #3
 8001968:	fa02 f303 	lsl.w	r3, r2, r3
 800196c:	43db      	mvns	r3, r3
 800196e:	69ba      	ldr	r2, [r7, #24]
 8001970:	4013      	ands	r3, r2
 8001972:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2));
 8001974:	683b      	ldr	r3, [r7, #0]
 8001976:	689a      	ldr	r2, [r3, #8]
 8001978:	69fb      	ldr	r3, [r7, #28]
 800197a:	005b      	lsls	r3, r3, #1
 800197c:	fa02 f303 	lsl.w	r3, r2, r3
 8001980:	69ba      	ldr	r2, [r7, #24]
 8001982:	4313      	orrs	r3, r2
 8001984:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 8001986:	687b      	ldr	r3, [r7, #4]
 8001988:	69ba      	ldr	r2, [r7, #24]
 800198a:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 800198c:	683b      	ldr	r3, [r7, #0]
 800198e:	685b      	ldr	r3, [r3, #4]
 8001990:	f003 0303 	and.w	r3, r3, #3
 8001994:	2b02      	cmp	r3, #2
 8001996:	d123      	bne.n	80019e0 <HAL_GPIO_Init+0x148>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3];
 8001998:	69fb      	ldr	r3, [r7, #28]
 800199a:	08da      	lsrs	r2, r3, #3
 800199c:	687b      	ldr	r3, [r7, #4]
 800199e:	3208      	adds	r2, #8
 80019a0:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80019a4:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)0xF << ((uint32_t)(position & (uint32_t)0x07) * 4)) ;
 80019a6:	69fb      	ldr	r3, [r7, #28]
 80019a8:	f003 0307 	and.w	r3, r3, #7
 80019ac:	009b      	lsls	r3, r3, #2
 80019ae:	220f      	movs	r2, #15
 80019b0:	fa02 f303 	lsl.w	r3, r2, r3
 80019b4:	43db      	mvns	r3, r3
 80019b6:	69ba      	ldr	r2, [r7, #24]
 80019b8:	4013      	ands	r3, r2
 80019ba:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & (uint32_t)0x07) * 4));
 80019bc:	683b      	ldr	r3, [r7, #0]
 80019be:	691a      	ldr	r2, [r3, #16]
 80019c0:	69fb      	ldr	r3, [r7, #28]
 80019c2:	f003 0307 	and.w	r3, r3, #7
 80019c6:	009b      	lsls	r3, r3, #2
 80019c8:	fa02 f303 	lsl.w	r3, r2, r3
 80019cc:	69ba      	ldr	r2, [r7, #24]
 80019ce:	4313      	orrs	r3, r2
 80019d0:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3] = temp;
 80019d2:	69fb      	ldr	r3, [r7, #28]
 80019d4:	08da      	lsrs	r2, r3, #3
 80019d6:	687b      	ldr	r3, [r7, #4]
 80019d8:	3208      	adds	r2, #8
 80019da:	69b9      	ldr	r1, [r7, #24]
 80019dc:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 80019e0:	687b      	ldr	r3, [r7, #4]
 80019e2:	681b      	ldr	r3, [r3, #0]
 80019e4:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2));
 80019e6:	69fb      	ldr	r3, [r7, #28]
 80019e8:	005b      	lsls	r3, r3, #1
 80019ea:	2203      	movs	r2, #3
 80019ec:	fa02 f303 	lsl.w	r3, r2, r3
 80019f0:	43db      	mvns	r3, r3
 80019f2:	69ba      	ldr	r2, [r7, #24]
 80019f4:	4013      	ands	r3, r2
 80019f6:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2));
 80019f8:	683b      	ldr	r3, [r7, #0]
 80019fa:	685b      	ldr	r3, [r3, #4]
 80019fc:	f003 0203 	and.w	r2, r3, #3
 8001a00:	69fb      	ldr	r3, [r7, #28]
 8001a02:	005b      	lsls	r3, r3, #1
 8001a04:	fa02 f303 	lsl.w	r3, r2, r3
 8001a08:	69ba      	ldr	r2, [r7, #24]
 8001a0a:	4313      	orrs	r3, r2
 8001a0c:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8001a0e:	687b      	ldr	r3, [r7, #4]
 8001a10:	69ba      	ldr	r2, [r7, #24]
 8001a12:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8001a14:	683b      	ldr	r3, [r7, #0]
 8001a16:	685b      	ldr	r3, [r3, #4]
 8001a18:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8001a1c:	2b00      	cmp	r3, #0
 8001a1e:	f000 80be 	beq.w	8001b9e <HAL_GPIO_Init+0x306>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001a22:	4b66      	ldr	r3, [pc, #408]	@ (8001bbc <HAL_GPIO_Init+0x324>)
 8001a24:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001a26:	4a65      	ldr	r2, [pc, #404]	@ (8001bbc <HAL_GPIO_Init+0x324>)
 8001a28:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8001a2c:	6453      	str	r3, [r2, #68]	@ 0x44
 8001a2e:	4b63      	ldr	r3, [pc, #396]	@ (8001bbc <HAL_GPIO_Init+0x324>)
 8001a30:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001a32:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8001a36:	60fb      	str	r3, [r7, #12]
 8001a38:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2];
 8001a3a:	4a61      	ldr	r2, [pc, #388]	@ (8001bc0 <HAL_GPIO_Init+0x328>)
 8001a3c:	69fb      	ldr	r3, [r7, #28]
 8001a3e:	089b      	lsrs	r3, r3, #2
 8001a40:	3302      	adds	r3, #2
 8001a42:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001a46:	61bb      	str	r3, [r7, #24]
        temp &= ~(((uint32_t)0x0F) << (4 * (position & 0x03)));
 8001a48:	69fb      	ldr	r3, [r7, #28]
 8001a4a:	f003 0303 	and.w	r3, r3, #3
 8001a4e:	009b      	lsls	r3, r3, #2
 8001a50:	220f      	movs	r2, #15
 8001a52:	fa02 f303 	lsl.w	r3, r2, r3
 8001a56:	43db      	mvns	r3, r3
 8001a58:	69ba      	ldr	r2, [r7, #24]
 8001a5a:	4013      	ands	r3, r2
 8001a5c:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4 * (position & 0x03)));
 8001a5e:	687b      	ldr	r3, [r7, #4]
 8001a60:	4a58      	ldr	r2, [pc, #352]	@ (8001bc4 <HAL_GPIO_Init+0x32c>)
 8001a62:	4293      	cmp	r3, r2
 8001a64:	d037      	beq.n	8001ad6 <HAL_GPIO_Init+0x23e>
 8001a66:	687b      	ldr	r3, [r7, #4]
 8001a68:	4a57      	ldr	r2, [pc, #348]	@ (8001bc8 <HAL_GPIO_Init+0x330>)
 8001a6a:	4293      	cmp	r3, r2
 8001a6c:	d031      	beq.n	8001ad2 <HAL_GPIO_Init+0x23a>
 8001a6e:	687b      	ldr	r3, [r7, #4]
 8001a70:	4a56      	ldr	r2, [pc, #344]	@ (8001bcc <HAL_GPIO_Init+0x334>)
 8001a72:	4293      	cmp	r3, r2
 8001a74:	d02b      	beq.n	8001ace <HAL_GPIO_Init+0x236>
 8001a76:	687b      	ldr	r3, [r7, #4]
 8001a78:	4a55      	ldr	r2, [pc, #340]	@ (8001bd0 <HAL_GPIO_Init+0x338>)
 8001a7a:	4293      	cmp	r3, r2
 8001a7c:	d025      	beq.n	8001aca <HAL_GPIO_Init+0x232>
 8001a7e:	687b      	ldr	r3, [r7, #4]
 8001a80:	4a54      	ldr	r2, [pc, #336]	@ (8001bd4 <HAL_GPIO_Init+0x33c>)
 8001a82:	4293      	cmp	r3, r2
 8001a84:	d01f      	beq.n	8001ac6 <HAL_GPIO_Init+0x22e>
 8001a86:	687b      	ldr	r3, [r7, #4]
 8001a88:	4a53      	ldr	r2, [pc, #332]	@ (8001bd8 <HAL_GPIO_Init+0x340>)
 8001a8a:	4293      	cmp	r3, r2
 8001a8c:	d019      	beq.n	8001ac2 <HAL_GPIO_Init+0x22a>
 8001a8e:	687b      	ldr	r3, [r7, #4]
 8001a90:	4a52      	ldr	r2, [pc, #328]	@ (8001bdc <HAL_GPIO_Init+0x344>)
 8001a92:	4293      	cmp	r3, r2
 8001a94:	d013      	beq.n	8001abe <HAL_GPIO_Init+0x226>
 8001a96:	687b      	ldr	r3, [r7, #4]
 8001a98:	4a51      	ldr	r2, [pc, #324]	@ (8001be0 <HAL_GPIO_Init+0x348>)
 8001a9a:	4293      	cmp	r3, r2
 8001a9c:	d00d      	beq.n	8001aba <HAL_GPIO_Init+0x222>
 8001a9e:	687b      	ldr	r3, [r7, #4]
 8001aa0:	4a50      	ldr	r2, [pc, #320]	@ (8001be4 <HAL_GPIO_Init+0x34c>)
 8001aa2:	4293      	cmp	r3, r2
 8001aa4:	d007      	beq.n	8001ab6 <HAL_GPIO_Init+0x21e>
 8001aa6:	687b      	ldr	r3, [r7, #4]
 8001aa8:	4a4f      	ldr	r2, [pc, #316]	@ (8001be8 <HAL_GPIO_Init+0x350>)
 8001aaa:	4293      	cmp	r3, r2
 8001aac:	d101      	bne.n	8001ab2 <HAL_GPIO_Init+0x21a>
 8001aae:	2309      	movs	r3, #9
 8001ab0:	e012      	b.n	8001ad8 <HAL_GPIO_Init+0x240>
 8001ab2:	230a      	movs	r3, #10
 8001ab4:	e010      	b.n	8001ad8 <HAL_GPIO_Init+0x240>
 8001ab6:	2308      	movs	r3, #8
 8001ab8:	e00e      	b.n	8001ad8 <HAL_GPIO_Init+0x240>
 8001aba:	2307      	movs	r3, #7
 8001abc:	e00c      	b.n	8001ad8 <HAL_GPIO_Init+0x240>
 8001abe:	2306      	movs	r3, #6
 8001ac0:	e00a      	b.n	8001ad8 <HAL_GPIO_Init+0x240>
 8001ac2:	2305      	movs	r3, #5
 8001ac4:	e008      	b.n	8001ad8 <HAL_GPIO_Init+0x240>
 8001ac6:	2304      	movs	r3, #4
 8001ac8:	e006      	b.n	8001ad8 <HAL_GPIO_Init+0x240>
 8001aca:	2303      	movs	r3, #3
 8001acc:	e004      	b.n	8001ad8 <HAL_GPIO_Init+0x240>
 8001ace:	2302      	movs	r3, #2
 8001ad0:	e002      	b.n	8001ad8 <HAL_GPIO_Init+0x240>
 8001ad2:	2301      	movs	r3, #1
 8001ad4:	e000      	b.n	8001ad8 <HAL_GPIO_Init+0x240>
 8001ad6:	2300      	movs	r3, #0
 8001ad8:	69fa      	ldr	r2, [r7, #28]
 8001ada:	f002 0203 	and.w	r2, r2, #3
 8001ade:	0092      	lsls	r2, r2, #2
 8001ae0:	4093      	lsls	r3, r2
 8001ae2:	69ba      	ldr	r2, [r7, #24]
 8001ae4:	4313      	orrs	r3, r2
 8001ae6:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2] = temp;
 8001ae8:	4935      	ldr	r1, [pc, #212]	@ (8001bc0 <HAL_GPIO_Init+0x328>)
 8001aea:	69fb      	ldr	r3, [r7, #28]
 8001aec:	089b      	lsrs	r3, r3, #2
 8001aee:	3302      	adds	r3, #2
 8001af0:	69ba      	ldr	r2, [r7, #24]
 8001af2:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8001af6:	4b3d      	ldr	r3, [pc, #244]	@ (8001bec <HAL_GPIO_Init+0x354>)
 8001af8:	689b      	ldr	r3, [r3, #8]
 8001afa:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001afc:	693b      	ldr	r3, [r7, #16]
 8001afe:	43db      	mvns	r3, r3
 8001b00:	69ba      	ldr	r2, [r7, #24]
 8001b02:	4013      	ands	r3, r2
 8001b04:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 8001b06:	683b      	ldr	r3, [r7, #0]
 8001b08:	685b      	ldr	r3, [r3, #4]
 8001b0a:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8001b0e:	2b00      	cmp	r3, #0
 8001b10:	d003      	beq.n	8001b1a <HAL_GPIO_Init+0x282>
        {
          temp |= iocurrent;
 8001b12:	69ba      	ldr	r2, [r7, #24]
 8001b14:	693b      	ldr	r3, [r7, #16]
 8001b16:	4313      	orrs	r3, r2
 8001b18:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8001b1a:	4a34      	ldr	r2, [pc, #208]	@ (8001bec <HAL_GPIO_Init+0x354>)
 8001b1c:	69bb      	ldr	r3, [r7, #24]
 8001b1e:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8001b20:	4b32      	ldr	r3, [pc, #200]	@ (8001bec <HAL_GPIO_Init+0x354>)
 8001b22:	68db      	ldr	r3, [r3, #12]
 8001b24:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001b26:	693b      	ldr	r3, [r7, #16]
 8001b28:	43db      	mvns	r3, r3
 8001b2a:	69ba      	ldr	r2, [r7, #24]
 8001b2c:	4013      	ands	r3, r2
 8001b2e:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 8001b30:	683b      	ldr	r3, [r7, #0]
 8001b32:	685b      	ldr	r3, [r3, #4]
 8001b34:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8001b38:	2b00      	cmp	r3, #0
 8001b3a:	d003      	beq.n	8001b44 <HAL_GPIO_Init+0x2ac>
        {
          temp |= iocurrent;
 8001b3c:	69ba      	ldr	r2, [r7, #24]
 8001b3e:	693b      	ldr	r3, [r7, #16]
 8001b40:	4313      	orrs	r3, r2
 8001b42:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8001b44:	4a29      	ldr	r2, [pc, #164]	@ (8001bec <HAL_GPIO_Init+0x354>)
 8001b46:	69bb      	ldr	r3, [r7, #24]
 8001b48:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 8001b4a:	4b28      	ldr	r3, [pc, #160]	@ (8001bec <HAL_GPIO_Init+0x354>)
 8001b4c:	685b      	ldr	r3, [r3, #4]
 8001b4e:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001b50:	693b      	ldr	r3, [r7, #16]
 8001b52:	43db      	mvns	r3, r3
 8001b54:	69ba      	ldr	r2, [r7, #24]
 8001b56:	4013      	ands	r3, r2
 8001b58:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 8001b5a:	683b      	ldr	r3, [r7, #0]
 8001b5c:	685b      	ldr	r3, [r3, #4]
 8001b5e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001b62:	2b00      	cmp	r3, #0
 8001b64:	d003      	beq.n	8001b6e <HAL_GPIO_Init+0x2d6>
        {
          temp |= iocurrent;
 8001b66:	69ba      	ldr	r2, [r7, #24]
 8001b68:	693b      	ldr	r3, [r7, #16]
 8001b6a:	4313      	orrs	r3, r2
 8001b6c:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8001b6e:	4a1f      	ldr	r2, [pc, #124]	@ (8001bec <HAL_GPIO_Init+0x354>)
 8001b70:	69bb      	ldr	r3, [r7, #24]
 8001b72:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8001b74:	4b1d      	ldr	r3, [pc, #116]	@ (8001bec <HAL_GPIO_Init+0x354>)
 8001b76:	681b      	ldr	r3, [r3, #0]
 8001b78:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001b7a:	693b      	ldr	r3, [r7, #16]
 8001b7c:	43db      	mvns	r3, r3
 8001b7e:	69ba      	ldr	r2, [r7, #24]
 8001b80:	4013      	ands	r3, r2
 8001b82:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 8001b84:	683b      	ldr	r3, [r7, #0]
 8001b86:	685b      	ldr	r3, [r3, #4]
 8001b88:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8001b8c:	2b00      	cmp	r3, #0
 8001b8e:	d003      	beq.n	8001b98 <HAL_GPIO_Init+0x300>
        {
          temp |= iocurrent;
 8001b90:	69ba      	ldr	r2, [r7, #24]
 8001b92:	693b      	ldr	r3, [r7, #16]
 8001b94:	4313      	orrs	r3, r2
 8001b96:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8001b98:	4a14      	ldr	r2, [pc, #80]	@ (8001bec <HAL_GPIO_Init+0x354>)
 8001b9a:	69bb      	ldr	r3, [r7, #24]
 8001b9c:	6013      	str	r3, [r2, #0]
  for (position = 0; position < GPIO_NUMBER; position++)
 8001b9e:	69fb      	ldr	r3, [r7, #28]
 8001ba0:	3301      	adds	r3, #1
 8001ba2:	61fb      	str	r3, [r7, #28]
 8001ba4:	69fb      	ldr	r3, [r7, #28]
 8001ba6:	2b0f      	cmp	r3, #15
 8001ba8:	f67f ae86 	bls.w	80018b8 <HAL_GPIO_Init+0x20>
      }
    }
  }
}
 8001bac:	bf00      	nop
 8001bae:	bf00      	nop
 8001bb0:	3724      	adds	r7, #36	@ 0x24
 8001bb2:	46bd      	mov	sp, r7
 8001bb4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001bb8:	4770      	bx	lr
 8001bba:	bf00      	nop
 8001bbc:	40023800 	.word	0x40023800
 8001bc0:	40013800 	.word	0x40013800
 8001bc4:	40020000 	.word	0x40020000
 8001bc8:	40020400 	.word	0x40020400
 8001bcc:	40020800 	.word	0x40020800
 8001bd0:	40020c00 	.word	0x40020c00
 8001bd4:	40021000 	.word	0x40021000
 8001bd8:	40021400 	.word	0x40021400
 8001bdc:	40021800 	.word	0x40021800
 8001be0:	40021c00 	.word	0x40021c00
 8001be4:	40022000 	.word	0x40022000
 8001be8:	40022400 	.word	0x40022400
 8001bec:	40013c00 	.word	0x40013c00

08001bf0 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8001bf0:	b480      	push	{r7}
 8001bf2:	b083      	sub	sp, #12
 8001bf4:	af00      	add	r7, sp, #0
 8001bf6:	6078      	str	r0, [r7, #4]
 8001bf8:	460b      	mov	r3, r1
 8001bfa:	807b      	strh	r3, [r7, #2]
 8001bfc:	4613      	mov	r3, r2
 8001bfe:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8001c00:	787b      	ldrb	r3, [r7, #1]
 8001c02:	2b00      	cmp	r3, #0
 8001c04:	d003      	beq.n	8001c0e <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8001c06:	887a      	ldrh	r2, [r7, #2]
 8001c08:	687b      	ldr	r3, [r7, #4]
 8001c0a:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16;
  }
}
 8001c0c:	e003      	b.n	8001c16 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16;
 8001c0e:	887b      	ldrh	r3, [r7, #2]
 8001c10:	041a      	lsls	r2, r3, #16
 8001c12:	687b      	ldr	r3, [r7, #4]
 8001c14:	619a      	str	r2, [r3, #24]
}
 8001c16:	bf00      	nop
 8001c18:	370c      	adds	r7, #12
 8001c1a:	46bd      	mov	sp, r7
 8001c1c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c20:	4770      	bx	lr

08001c22 <HAL_GPIO_TogglePin>:
  * @param  GPIO_Pin Specifies the pins to be toggled.
  *         This parameter can be any combination of GPIO_PIN_x where x can be (0..15).
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 8001c22:	b480      	push	{r7}
 8001c24:	b085      	sub	sp, #20
 8001c26:	af00      	add	r7, sp, #0
 8001c28:	6078      	str	r0, [r7, #4]
 8001c2a:	460b      	mov	r3, r1
 8001c2c:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 8001c2e:	687b      	ldr	r3, [r7, #4]
 8001c30:	695b      	ldr	r3, [r3, #20]
 8001c32:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 8001c34:	887a      	ldrh	r2, [r7, #2]
 8001c36:	68fb      	ldr	r3, [r7, #12]
 8001c38:	4013      	ands	r3, r2
 8001c3a:	041a      	lsls	r2, r3, #16
 8001c3c:	68fb      	ldr	r3, [r7, #12]
 8001c3e:	43d9      	mvns	r1, r3
 8001c40:	887b      	ldrh	r3, [r7, #2]
 8001c42:	400b      	ands	r3, r1
 8001c44:	431a      	orrs	r2, r3
 8001c46:	687b      	ldr	r3, [r7, #4]
 8001c48:	619a      	str	r2, [r3, #24]
}
 8001c4a:	bf00      	nop
 8001c4c:	3714      	adds	r7, #20
 8001c4e:	46bd      	mov	sp, r7
 8001c50:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c54:	4770      	bx	lr

08001c56 <HAL_PCD_Init>:
  *         parameters in the PCD_InitTypeDef and initialize the associated handle.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Init(PCD_HandleTypeDef *hpcd)
{
 8001c56:	b580      	push	{r7, lr}
 8001c58:	b086      	sub	sp, #24
 8001c5a:	af02      	add	r7, sp, #8
 8001c5c:	6078      	str	r0, [r7, #4]
  const USB_OTG_GlobalTypeDef *USBx;
#endif /* defined (USB_OTG_FS) */
  uint8_t i;

  /* Check the PCD handle allocation */
  if (hpcd == NULL)
 8001c5e:	687b      	ldr	r3, [r7, #4]
 8001c60:	2b00      	cmp	r3, #0
 8001c62:	d101      	bne.n	8001c68 <HAL_PCD_Init+0x12>
  {
    return HAL_ERROR;
 8001c64:	2301      	movs	r3, #1
 8001c66:	e108      	b.n	8001e7a <HAL_PCD_Init+0x224>

  /* Check the parameters */
  assert_param(IS_PCD_ALL_INSTANCE(hpcd->Instance));

#if defined (USB_OTG_FS)
  USBx = hpcd->Instance;
 8001c68:	687b      	ldr	r3, [r7, #4]
 8001c6a:	681b      	ldr	r3, [r3, #0]
 8001c6c:	60bb      	str	r3, [r7, #8]
#endif /* defined (USB_OTG_FS) */

  if (hpcd->State == HAL_PCD_STATE_RESET)
 8001c6e:	687b      	ldr	r3, [r7, #4]
 8001c70:	f893 3495 	ldrb.w	r3, [r3, #1173]	@ 0x495
 8001c74:	b2db      	uxtb	r3, r3
 8001c76:	2b00      	cmp	r3, #0
 8001c78:	d106      	bne.n	8001c88 <HAL_PCD_Init+0x32>
  {
    /* Allocate lock resource and initialize it */
    hpcd->Lock = HAL_UNLOCKED;
 8001c7a:	687b      	ldr	r3, [r7, #4]
 8001c7c:	2200      	movs	r2, #0
 8001c7e:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

    /* Init the low level hardware */
    hpcd->MspInitCallback(hpcd);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_PCD_MspInit(hpcd);
 8001c82:	6878      	ldr	r0, [r7, #4]
 8001c84:	f7ff f840 	bl	8000d08 <HAL_PCD_MspInit>
#endif /* (USE_HAL_PCD_REGISTER_CALLBACKS) */
  }

  hpcd->State = HAL_PCD_STATE_BUSY;
 8001c88:	687b      	ldr	r3, [r7, #4]
 8001c8a:	2203      	movs	r2, #3
 8001c8c:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495

#if defined (USB_OTG_FS)
  /* Disable DMA mode for FS instance */
  if (USBx == USB_OTG_FS)
 8001c90:	68bb      	ldr	r3, [r7, #8]
 8001c92:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8001c96:	d102      	bne.n	8001c9e <HAL_PCD_Init+0x48>
  {
    hpcd->Init.dma_enable = 0U;
 8001c98:	687b      	ldr	r3, [r7, #4]
 8001c9a:	2200      	movs	r2, #0
 8001c9c:	719a      	strb	r2, [r3, #6]
  }
#endif /* defined (USB_OTG_FS) */

  /* Disable the Interrupts */
  __HAL_PCD_DISABLE(hpcd);
 8001c9e:	687b      	ldr	r3, [r7, #4]
 8001ca0:	681b      	ldr	r3, [r3, #0]
 8001ca2:	4618      	mov	r0, r3
 8001ca4:	f002 f820 	bl	8003ce8 <USB_DisableGlobalInt>

  /*Init the Core (common init.) */
  if (USB_CoreInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 8001ca8:	687b      	ldr	r3, [r7, #4]
 8001caa:	6818      	ldr	r0, [r3, #0]
 8001cac:	687b      	ldr	r3, [r7, #4]
 8001cae:	7c1a      	ldrb	r2, [r3, #16]
 8001cb0:	f88d 2000 	strb.w	r2, [sp]
 8001cb4:	3304      	adds	r3, #4
 8001cb6:	cb0e      	ldmia	r3, {r1, r2, r3}
 8001cb8:	f001 ffbc 	bl	8003c34 <USB_CoreInit>
 8001cbc:	4603      	mov	r3, r0
 8001cbe:	2b00      	cmp	r3, #0
 8001cc0:	d005      	beq.n	8001cce <HAL_PCD_Init+0x78>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 8001cc2:	687b      	ldr	r3, [r7, #4]
 8001cc4:	2202      	movs	r2, #2
 8001cc6:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495
    return HAL_ERROR;
 8001cca:	2301      	movs	r3, #1
 8001ccc:	e0d5      	b.n	8001e7a <HAL_PCD_Init+0x224>
  }

  /* Force Device Mode */
  if (USB_SetCurrentMode(hpcd->Instance, USB_DEVICE_MODE) != HAL_OK)
 8001cce:	687b      	ldr	r3, [r7, #4]
 8001cd0:	681b      	ldr	r3, [r3, #0]
 8001cd2:	2100      	movs	r1, #0
 8001cd4:	4618      	mov	r0, r3
 8001cd6:	f002 f818 	bl	8003d0a <USB_SetCurrentMode>
 8001cda:	4603      	mov	r3, r0
 8001cdc:	2b00      	cmp	r3, #0
 8001cde:	d005      	beq.n	8001cec <HAL_PCD_Init+0x96>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 8001ce0:	687b      	ldr	r3, [r7, #4]
 8001ce2:	2202      	movs	r2, #2
 8001ce4:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495
    return HAL_ERROR;
 8001ce8:	2301      	movs	r3, #1
 8001cea:	e0c6      	b.n	8001e7a <HAL_PCD_Init+0x224>
  }

  /* Init endpoints structures */
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8001cec:	2300      	movs	r3, #0
 8001cee:	73fb      	strb	r3, [r7, #15]
 8001cf0:	e04a      	b.n	8001d88 <HAL_PCD_Init+0x132>
  {
    /* Init ep structure */
    hpcd->IN_ep[i].is_in = 1U;
 8001cf2:	7bfa      	ldrb	r2, [r7, #15]
 8001cf4:	6879      	ldr	r1, [r7, #4]
 8001cf6:	4613      	mov	r3, r2
 8001cf8:	00db      	lsls	r3, r3, #3
 8001cfa:	4413      	add	r3, r2
 8001cfc:	009b      	lsls	r3, r3, #2
 8001cfe:	440b      	add	r3, r1
 8001d00:	3315      	adds	r3, #21
 8001d02:	2201      	movs	r2, #1
 8001d04:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].num = i;
 8001d06:	7bfa      	ldrb	r2, [r7, #15]
 8001d08:	6879      	ldr	r1, [r7, #4]
 8001d0a:	4613      	mov	r3, r2
 8001d0c:	00db      	lsls	r3, r3, #3
 8001d0e:	4413      	add	r3, r2
 8001d10:	009b      	lsls	r3, r3, #2
 8001d12:	440b      	add	r3, r1
 8001d14:	3314      	adds	r3, #20
 8001d16:	7bfa      	ldrb	r2, [r7, #15]
 8001d18:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].tx_fifo_num = i;
 8001d1a:	7bfa      	ldrb	r2, [r7, #15]
 8001d1c:	7bfb      	ldrb	r3, [r7, #15]
 8001d1e:	b298      	uxth	r0, r3
 8001d20:	6879      	ldr	r1, [r7, #4]
 8001d22:	4613      	mov	r3, r2
 8001d24:	00db      	lsls	r3, r3, #3
 8001d26:	4413      	add	r3, r2
 8001d28:	009b      	lsls	r3, r3, #2
 8001d2a:	440b      	add	r3, r1
 8001d2c:	332e      	adds	r3, #46	@ 0x2e
 8001d2e:	4602      	mov	r2, r0
 8001d30:	801a      	strh	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->IN_ep[i].type = EP_TYPE_CTRL;
 8001d32:	7bfa      	ldrb	r2, [r7, #15]
 8001d34:	6879      	ldr	r1, [r7, #4]
 8001d36:	4613      	mov	r3, r2
 8001d38:	00db      	lsls	r3, r3, #3
 8001d3a:	4413      	add	r3, r2
 8001d3c:	009b      	lsls	r3, r3, #2
 8001d3e:	440b      	add	r3, r1
 8001d40:	3318      	adds	r3, #24
 8001d42:	2200      	movs	r2, #0
 8001d44:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].maxpacket = 0U;
 8001d46:	7bfa      	ldrb	r2, [r7, #15]
 8001d48:	6879      	ldr	r1, [r7, #4]
 8001d4a:	4613      	mov	r3, r2
 8001d4c:	00db      	lsls	r3, r3, #3
 8001d4e:	4413      	add	r3, r2
 8001d50:	009b      	lsls	r3, r3, #2
 8001d52:	440b      	add	r3, r1
 8001d54:	331c      	adds	r3, #28
 8001d56:	2200      	movs	r2, #0
 8001d58:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_buff = 0U;
 8001d5a:	7bfa      	ldrb	r2, [r7, #15]
 8001d5c:	6879      	ldr	r1, [r7, #4]
 8001d5e:	4613      	mov	r3, r2
 8001d60:	00db      	lsls	r3, r3, #3
 8001d62:	4413      	add	r3, r2
 8001d64:	009b      	lsls	r3, r3, #2
 8001d66:	440b      	add	r3, r1
 8001d68:	3320      	adds	r3, #32
 8001d6a:	2200      	movs	r2, #0
 8001d6c:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_len = 0U;
 8001d6e:	7bfa      	ldrb	r2, [r7, #15]
 8001d70:	6879      	ldr	r1, [r7, #4]
 8001d72:	4613      	mov	r3, r2
 8001d74:	00db      	lsls	r3, r3, #3
 8001d76:	4413      	add	r3, r2
 8001d78:	009b      	lsls	r3, r3, #2
 8001d7a:	440b      	add	r3, r1
 8001d7c:	3324      	adds	r3, #36	@ 0x24
 8001d7e:	2200      	movs	r2, #0
 8001d80:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8001d82:	7bfb      	ldrb	r3, [r7, #15]
 8001d84:	3301      	adds	r3, #1
 8001d86:	73fb      	strb	r3, [r7, #15]
 8001d88:	687b      	ldr	r3, [r7, #4]
 8001d8a:	791b      	ldrb	r3, [r3, #4]
 8001d8c:	7bfa      	ldrb	r2, [r7, #15]
 8001d8e:	429a      	cmp	r2, r3
 8001d90:	d3af      	bcc.n	8001cf2 <HAL_PCD_Init+0x9c>
  }

  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8001d92:	2300      	movs	r3, #0
 8001d94:	73fb      	strb	r3, [r7, #15]
 8001d96:	e044      	b.n	8001e22 <HAL_PCD_Init+0x1cc>
  {
    hpcd->OUT_ep[i].is_in = 0U;
 8001d98:	7bfa      	ldrb	r2, [r7, #15]
 8001d9a:	6879      	ldr	r1, [r7, #4]
 8001d9c:	4613      	mov	r3, r2
 8001d9e:	00db      	lsls	r3, r3, #3
 8001da0:	4413      	add	r3, r2
 8001da2:	009b      	lsls	r3, r3, #2
 8001da4:	440b      	add	r3, r1
 8001da6:	f203 2355 	addw	r3, r3, #597	@ 0x255
 8001daa:	2200      	movs	r2, #0
 8001dac:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].num = i;
 8001dae:	7bfa      	ldrb	r2, [r7, #15]
 8001db0:	6879      	ldr	r1, [r7, #4]
 8001db2:	4613      	mov	r3, r2
 8001db4:	00db      	lsls	r3, r3, #3
 8001db6:	4413      	add	r3, r2
 8001db8:	009b      	lsls	r3, r3, #2
 8001dba:	440b      	add	r3, r1
 8001dbc:	f503 7315 	add.w	r3, r3, #596	@ 0x254
 8001dc0:	7bfa      	ldrb	r2, [r7, #15]
 8001dc2:	701a      	strb	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->OUT_ep[i].type = EP_TYPE_CTRL;
 8001dc4:	7bfa      	ldrb	r2, [r7, #15]
 8001dc6:	6879      	ldr	r1, [r7, #4]
 8001dc8:	4613      	mov	r3, r2
 8001dca:	00db      	lsls	r3, r3, #3
 8001dcc:	4413      	add	r3, r2
 8001dce:	009b      	lsls	r3, r3, #2
 8001dd0:	440b      	add	r3, r1
 8001dd2:	f503 7316 	add.w	r3, r3, #600	@ 0x258
 8001dd6:	2200      	movs	r2, #0
 8001dd8:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].maxpacket = 0U;
 8001dda:	7bfa      	ldrb	r2, [r7, #15]
 8001ddc:	6879      	ldr	r1, [r7, #4]
 8001dde:	4613      	mov	r3, r2
 8001de0:	00db      	lsls	r3, r3, #3
 8001de2:	4413      	add	r3, r2
 8001de4:	009b      	lsls	r3, r3, #2
 8001de6:	440b      	add	r3, r1
 8001de8:	f503 7317 	add.w	r3, r3, #604	@ 0x25c
 8001dec:	2200      	movs	r2, #0
 8001dee:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_buff = 0U;
 8001df0:	7bfa      	ldrb	r2, [r7, #15]
 8001df2:	6879      	ldr	r1, [r7, #4]
 8001df4:	4613      	mov	r3, r2
 8001df6:	00db      	lsls	r3, r3, #3
 8001df8:	4413      	add	r3, r2
 8001dfa:	009b      	lsls	r3, r3, #2
 8001dfc:	440b      	add	r3, r1
 8001dfe:	f503 7318 	add.w	r3, r3, #608	@ 0x260
 8001e02:	2200      	movs	r2, #0
 8001e04:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_len = 0U;
 8001e06:	7bfa      	ldrb	r2, [r7, #15]
 8001e08:	6879      	ldr	r1, [r7, #4]
 8001e0a:	4613      	mov	r3, r2
 8001e0c:	00db      	lsls	r3, r3, #3
 8001e0e:	4413      	add	r3, r2
 8001e10:	009b      	lsls	r3, r3, #2
 8001e12:	440b      	add	r3, r1
 8001e14:	f503 7319 	add.w	r3, r3, #612	@ 0x264
 8001e18:	2200      	movs	r2, #0
 8001e1a:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8001e1c:	7bfb      	ldrb	r3, [r7, #15]
 8001e1e:	3301      	adds	r3, #1
 8001e20:	73fb      	strb	r3, [r7, #15]
 8001e22:	687b      	ldr	r3, [r7, #4]
 8001e24:	791b      	ldrb	r3, [r3, #4]
 8001e26:	7bfa      	ldrb	r2, [r7, #15]
 8001e28:	429a      	cmp	r2, r3
 8001e2a:	d3b5      	bcc.n	8001d98 <HAL_PCD_Init+0x142>
  }

  /* Init Device */
  if (USB_DevInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 8001e2c:	687b      	ldr	r3, [r7, #4]
 8001e2e:	6818      	ldr	r0, [r3, #0]
 8001e30:	687b      	ldr	r3, [r7, #4]
 8001e32:	7c1a      	ldrb	r2, [r3, #16]
 8001e34:	f88d 2000 	strb.w	r2, [sp]
 8001e38:	3304      	adds	r3, #4
 8001e3a:	cb0e      	ldmia	r3, {r1, r2, r3}
 8001e3c:	f001 ffb2 	bl	8003da4 <USB_DevInit>
 8001e40:	4603      	mov	r3, r0
 8001e42:	2b00      	cmp	r3, #0
 8001e44:	d005      	beq.n	8001e52 <HAL_PCD_Init+0x1fc>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 8001e46:	687b      	ldr	r3, [r7, #4]
 8001e48:	2202      	movs	r2, #2
 8001e4a:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495
    return HAL_ERROR;
 8001e4e:	2301      	movs	r3, #1
 8001e50:	e013      	b.n	8001e7a <HAL_PCD_Init+0x224>
  }

  hpcd->USB_Address = 0U;
 8001e52:	687b      	ldr	r3, [r7, #4]
 8001e54:	2200      	movs	r2, #0
 8001e56:	745a      	strb	r2, [r3, #17]
  hpcd->State = HAL_PCD_STATE_READY;
 8001e58:	687b      	ldr	r3, [r7, #4]
 8001e5a:	2201      	movs	r2, #1
 8001e5c:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495

  /* Activate LPM */
  if (hpcd->Init.lpm_enable == 1U)
 8001e60:	687b      	ldr	r3, [r7, #4]
 8001e62:	7b1b      	ldrb	r3, [r3, #12]
 8001e64:	2b01      	cmp	r3, #1
 8001e66:	d102      	bne.n	8001e6e <HAL_PCD_Init+0x218>
  {
    (void)HAL_PCDEx_ActivateLPM(hpcd);
 8001e68:	6878      	ldr	r0, [r7, #4]
 8001e6a:	f000 f80b 	bl	8001e84 <HAL_PCDEx_ActivateLPM>
  }

  (void)USB_DevDisconnect(hpcd->Instance);
 8001e6e:	687b      	ldr	r3, [r7, #4]
 8001e70:	681b      	ldr	r3, [r3, #0]
 8001e72:	4618      	mov	r0, r3
 8001e74:	f002 f96d 	bl	8004152 <USB_DevDisconnect>

  return HAL_OK;
 8001e78:	2300      	movs	r3, #0
}
 8001e7a:	4618      	mov	r0, r3
 8001e7c:	3710      	adds	r7, #16
 8001e7e:	46bd      	mov	sp, r7
 8001e80:	bd80      	pop	{r7, pc}
	...

08001e84 <HAL_PCDEx_ActivateLPM>:
  * @brief  Activate LPM feature.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCDEx_ActivateLPM(PCD_HandleTypeDef *hpcd)
{
 8001e84:	b480      	push	{r7}
 8001e86:	b085      	sub	sp, #20
 8001e88:	af00      	add	r7, sp, #0
 8001e8a:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 8001e8c:	687b      	ldr	r3, [r7, #4]
 8001e8e:	681b      	ldr	r3, [r3, #0]
 8001e90:	60fb      	str	r3, [r7, #12]

  hpcd->lpm_active = 1U;
 8001e92:	687b      	ldr	r3, [r7, #4]
 8001e94:	2201      	movs	r2, #1
 8001e96:	f8c3 24d8 	str.w	r2, [r3, #1240]	@ 0x4d8
  hpcd->LPM_State = LPM_L0;
 8001e9a:	687b      	ldr	r3, [r7, #4]
 8001e9c:	2200      	movs	r2, #0
 8001e9e:	f883 24cc 	strb.w	r2, [r3, #1228]	@ 0x4cc
  USBx->GINTMSK |= USB_OTG_GINTMSK_LPMINTM;
 8001ea2:	68fb      	ldr	r3, [r7, #12]
 8001ea4:	699b      	ldr	r3, [r3, #24]
 8001ea6:	f043 6200 	orr.w	r2, r3, #134217728	@ 0x8000000
 8001eaa:	68fb      	ldr	r3, [r7, #12]
 8001eac:	619a      	str	r2, [r3, #24]
  USBx->GLPMCFG |= (USB_OTG_GLPMCFG_LPMEN | USB_OTG_GLPMCFG_LPMACK | USB_OTG_GLPMCFG_ENBESL);
 8001eae:	68fb      	ldr	r3, [r7, #12]
 8001eb0:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 8001eb2:	4b05      	ldr	r3, [pc, #20]	@ (8001ec8 <HAL_PCDEx_ActivateLPM+0x44>)
 8001eb4:	4313      	orrs	r3, r2
 8001eb6:	68fa      	ldr	r2, [r7, #12]
 8001eb8:	6553      	str	r3, [r2, #84]	@ 0x54

  return HAL_OK;
 8001eba:	2300      	movs	r3, #0
}
 8001ebc:	4618      	mov	r0, r3
 8001ebe:	3714      	adds	r7, #20
 8001ec0:	46bd      	mov	sp, r7
 8001ec2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ec6:	4770      	bx	lr
 8001ec8:	10000003 	.word	0x10000003

08001ecc <HAL_PWR_EnableBkUpAccess>:
  * @note If the HSE divided by 2, 3, ..31 is used as the RTC clock, the 
  *         Backup Domain Access should be kept enabled.
  * @retval None
  */
void HAL_PWR_EnableBkUpAccess(void)
{
 8001ecc:	b480      	push	{r7}
 8001ece:	af00      	add	r7, sp, #0
  /* Enable access to RTC and backup registers */
  SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8001ed0:	4b05      	ldr	r3, [pc, #20]	@ (8001ee8 <HAL_PWR_EnableBkUpAccess+0x1c>)
 8001ed2:	681b      	ldr	r3, [r3, #0]
 8001ed4:	4a04      	ldr	r2, [pc, #16]	@ (8001ee8 <HAL_PWR_EnableBkUpAccess+0x1c>)
 8001ed6:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8001eda:	6013      	str	r3, [r2, #0]
}
 8001edc:	bf00      	nop
 8001ede:	46bd      	mov	sp, r7
 8001ee0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ee4:	4770      	bx	lr
 8001ee6:	bf00      	nop
 8001ee8:	40007000 	.word	0x40007000

08001eec <HAL_PWREx_EnableOverDrive>:
  *         During the Over-drive switch activation, no peripheral clocks should be enabled.   
  *         The peripheral clocks must be enabled once the Over-drive mode is activated.   
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PWREx_EnableOverDrive(void)
{
 8001eec:	b580      	push	{r7, lr}
 8001eee:	b082      	sub	sp, #8
 8001ef0:	af00      	add	r7, sp, #0
  uint32_t tickstart = 0;
 8001ef2:	2300      	movs	r3, #0
 8001ef4:	607b      	str	r3, [r7, #4]

  __HAL_RCC_PWR_CLK_ENABLE();
 8001ef6:	4b23      	ldr	r3, [pc, #140]	@ (8001f84 <HAL_PWREx_EnableOverDrive+0x98>)
 8001ef8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001efa:	4a22      	ldr	r2, [pc, #136]	@ (8001f84 <HAL_PWREx_EnableOverDrive+0x98>)
 8001efc:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8001f00:	6413      	str	r3, [r2, #64]	@ 0x40
 8001f02:	4b20      	ldr	r3, [pc, #128]	@ (8001f84 <HAL_PWREx_EnableOverDrive+0x98>)
 8001f04:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001f06:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001f0a:	603b      	str	r3, [r7, #0]
 8001f0c:	683b      	ldr	r3, [r7, #0]
  
  /* Enable the Over-drive to extend the clock frequency to 216 MHz */
  __HAL_PWR_OVERDRIVE_ENABLE();
 8001f0e:	4b1e      	ldr	r3, [pc, #120]	@ (8001f88 <HAL_PWREx_EnableOverDrive+0x9c>)
 8001f10:	681b      	ldr	r3, [r3, #0]
 8001f12:	4a1d      	ldr	r2, [pc, #116]	@ (8001f88 <HAL_PWREx_EnableOverDrive+0x9c>)
 8001f14:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8001f18:	6013      	str	r3, [r2, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 8001f1a:	f7ff f859 	bl	8000fd0 <HAL_GetTick>
 8001f1e:	6078      	str	r0, [r7, #4]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODRDY))
 8001f20:	e009      	b.n	8001f36 <HAL_PWREx_EnableOverDrive+0x4a>
  {
    if((HAL_GetTick() - tickstart ) > PWR_OVERDRIVE_TIMEOUT_VALUE)
 8001f22:	f7ff f855 	bl	8000fd0 <HAL_GetTick>
 8001f26:	4602      	mov	r2, r0
 8001f28:	687b      	ldr	r3, [r7, #4]
 8001f2a:	1ad3      	subs	r3, r2, r3
 8001f2c:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8001f30:	d901      	bls.n	8001f36 <HAL_PWREx_EnableOverDrive+0x4a>
    {
      return HAL_TIMEOUT;
 8001f32:	2303      	movs	r3, #3
 8001f34:	e022      	b.n	8001f7c <HAL_PWREx_EnableOverDrive+0x90>
  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODRDY))
 8001f36:	4b14      	ldr	r3, [pc, #80]	@ (8001f88 <HAL_PWREx_EnableOverDrive+0x9c>)
 8001f38:	685b      	ldr	r3, [r3, #4]
 8001f3a:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8001f3e:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8001f42:	d1ee      	bne.n	8001f22 <HAL_PWREx_EnableOverDrive+0x36>
    }
  }
  
  /* Enable the Over-drive switch */
  __HAL_PWR_OVERDRIVESWITCHING_ENABLE();
 8001f44:	4b10      	ldr	r3, [pc, #64]	@ (8001f88 <HAL_PWREx_EnableOverDrive+0x9c>)
 8001f46:	681b      	ldr	r3, [r3, #0]
 8001f48:	4a0f      	ldr	r2, [pc, #60]	@ (8001f88 <HAL_PWREx_EnableOverDrive+0x9c>)
 8001f4a:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8001f4e:	6013      	str	r3, [r2, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 8001f50:	f7ff f83e 	bl	8000fd0 <HAL_GetTick>
 8001f54:	6078      	str	r0, [r7, #4]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODSWRDY))
 8001f56:	e009      	b.n	8001f6c <HAL_PWREx_EnableOverDrive+0x80>
  {
    if((HAL_GetTick() - tickstart ) > PWR_OVERDRIVE_TIMEOUT_VALUE)
 8001f58:	f7ff f83a 	bl	8000fd0 <HAL_GetTick>
 8001f5c:	4602      	mov	r2, r0
 8001f5e:	687b      	ldr	r3, [r7, #4]
 8001f60:	1ad3      	subs	r3, r2, r3
 8001f62:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8001f66:	d901      	bls.n	8001f6c <HAL_PWREx_EnableOverDrive+0x80>
    {
      return HAL_TIMEOUT;
 8001f68:	2303      	movs	r3, #3
 8001f6a:	e007      	b.n	8001f7c <HAL_PWREx_EnableOverDrive+0x90>
  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODSWRDY))
 8001f6c:	4b06      	ldr	r3, [pc, #24]	@ (8001f88 <HAL_PWREx_EnableOverDrive+0x9c>)
 8001f6e:	685b      	ldr	r3, [r3, #4]
 8001f70:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001f74:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8001f78:	d1ee      	bne.n	8001f58 <HAL_PWREx_EnableOverDrive+0x6c>
    }
  } 
  return HAL_OK;
 8001f7a:	2300      	movs	r3, #0
}
 8001f7c:	4618      	mov	r0, r3
 8001f7e:	3708      	adds	r7, #8
 8001f80:	46bd      	mov	sp, r7
 8001f82:	bd80      	pop	{r7, pc}
 8001f84:	40023800 	.word	0x40023800
 8001f88:	40007000 	.word	0x40007000

08001f8c <HAL_RCC_OscConfig>:
  *         supported by this function. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(const RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8001f8c:	b580      	push	{r7, lr}
 8001f8e:	b086      	sub	sp, #24
 8001f90:	af00      	add	r7, sp, #0
 8001f92:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;
  FlagStatus pwrclkchanged = RESET;
 8001f94:	2300      	movs	r3, #0
 8001f96:	75fb      	strb	r3, [r7, #23]

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8001f98:	687b      	ldr	r3, [r7, #4]
 8001f9a:	2b00      	cmp	r3, #0
 8001f9c:	d101      	bne.n	8001fa2 <HAL_RCC_OscConfig+0x16>
  {
    return HAL_ERROR;
 8001f9e:	2301      	movs	r3, #1
 8001fa0:	e29b      	b.n	80024da <HAL_RCC_OscConfig+0x54e>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8001fa2:	687b      	ldr	r3, [r7, #4]
 8001fa4:	681b      	ldr	r3, [r3, #0]
 8001fa6:	f003 0301 	and.w	r3, r3, #1
 8001faa:	2b00      	cmp	r3, #0
 8001fac:	f000 8087 	beq.w	80020be <HAL_RCC_OscConfig+0x132>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL, It can not be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 8001fb0:	4b96      	ldr	r3, [pc, #600]	@ (800220c <HAL_RCC_OscConfig+0x280>)
 8001fb2:	689b      	ldr	r3, [r3, #8]
 8001fb4:	f003 030c 	and.w	r3, r3, #12
 8001fb8:	2b04      	cmp	r3, #4
 8001fba:	d00c      	beq.n	8001fd6 <HAL_RCC_OscConfig+0x4a>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8001fbc:	4b93      	ldr	r3, [pc, #588]	@ (800220c <HAL_RCC_OscConfig+0x280>)
 8001fbe:	689b      	ldr	r3, [r3, #8]
 8001fc0:	f003 030c 	and.w	r3, r3, #12
 8001fc4:	2b08      	cmp	r3, #8
 8001fc6:	d112      	bne.n	8001fee <HAL_RCC_OscConfig+0x62>
 8001fc8:	4b90      	ldr	r3, [pc, #576]	@ (800220c <HAL_RCC_OscConfig+0x280>)
 8001fca:	685b      	ldr	r3, [r3, #4]
 8001fcc:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8001fd0:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8001fd4:	d10b      	bne.n	8001fee <HAL_RCC_OscConfig+0x62>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001fd6:	4b8d      	ldr	r3, [pc, #564]	@ (800220c <HAL_RCC_OscConfig+0x280>)
 8001fd8:	681b      	ldr	r3, [r3, #0]
 8001fda:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001fde:	2b00      	cmp	r3, #0
 8001fe0:	d06c      	beq.n	80020bc <HAL_RCC_OscConfig+0x130>
 8001fe2:	687b      	ldr	r3, [r7, #4]
 8001fe4:	685b      	ldr	r3, [r3, #4]
 8001fe6:	2b00      	cmp	r3, #0
 8001fe8:	d168      	bne.n	80020bc <HAL_RCC_OscConfig+0x130>
      {
        return HAL_ERROR;
 8001fea:	2301      	movs	r3, #1
 8001fec:	e275      	b.n	80024da <HAL_RCC_OscConfig+0x54e>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8001fee:	687b      	ldr	r3, [r7, #4]
 8001ff0:	685b      	ldr	r3, [r3, #4]
 8001ff2:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8001ff6:	d106      	bne.n	8002006 <HAL_RCC_OscConfig+0x7a>
 8001ff8:	4b84      	ldr	r3, [pc, #528]	@ (800220c <HAL_RCC_OscConfig+0x280>)
 8001ffa:	681b      	ldr	r3, [r3, #0]
 8001ffc:	4a83      	ldr	r2, [pc, #524]	@ (800220c <HAL_RCC_OscConfig+0x280>)
 8001ffe:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8002002:	6013      	str	r3, [r2, #0]
 8002004:	e02e      	b.n	8002064 <HAL_RCC_OscConfig+0xd8>
 8002006:	687b      	ldr	r3, [r7, #4]
 8002008:	685b      	ldr	r3, [r3, #4]
 800200a:	2b00      	cmp	r3, #0
 800200c:	d10c      	bne.n	8002028 <HAL_RCC_OscConfig+0x9c>
 800200e:	4b7f      	ldr	r3, [pc, #508]	@ (800220c <HAL_RCC_OscConfig+0x280>)
 8002010:	681b      	ldr	r3, [r3, #0]
 8002012:	4a7e      	ldr	r2, [pc, #504]	@ (800220c <HAL_RCC_OscConfig+0x280>)
 8002014:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8002018:	6013      	str	r3, [r2, #0]
 800201a:	4b7c      	ldr	r3, [pc, #496]	@ (800220c <HAL_RCC_OscConfig+0x280>)
 800201c:	681b      	ldr	r3, [r3, #0]
 800201e:	4a7b      	ldr	r2, [pc, #492]	@ (800220c <HAL_RCC_OscConfig+0x280>)
 8002020:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8002024:	6013      	str	r3, [r2, #0]
 8002026:	e01d      	b.n	8002064 <HAL_RCC_OscConfig+0xd8>
 8002028:	687b      	ldr	r3, [r7, #4]
 800202a:	685b      	ldr	r3, [r3, #4]
 800202c:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8002030:	d10c      	bne.n	800204c <HAL_RCC_OscConfig+0xc0>
 8002032:	4b76      	ldr	r3, [pc, #472]	@ (800220c <HAL_RCC_OscConfig+0x280>)
 8002034:	681b      	ldr	r3, [r3, #0]
 8002036:	4a75      	ldr	r2, [pc, #468]	@ (800220c <HAL_RCC_OscConfig+0x280>)
 8002038:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 800203c:	6013      	str	r3, [r2, #0]
 800203e:	4b73      	ldr	r3, [pc, #460]	@ (800220c <HAL_RCC_OscConfig+0x280>)
 8002040:	681b      	ldr	r3, [r3, #0]
 8002042:	4a72      	ldr	r2, [pc, #456]	@ (800220c <HAL_RCC_OscConfig+0x280>)
 8002044:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8002048:	6013      	str	r3, [r2, #0]
 800204a:	e00b      	b.n	8002064 <HAL_RCC_OscConfig+0xd8>
 800204c:	4b6f      	ldr	r3, [pc, #444]	@ (800220c <HAL_RCC_OscConfig+0x280>)
 800204e:	681b      	ldr	r3, [r3, #0]
 8002050:	4a6e      	ldr	r2, [pc, #440]	@ (800220c <HAL_RCC_OscConfig+0x280>)
 8002052:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8002056:	6013      	str	r3, [r2, #0]
 8002058:	4b6c      	ldr	r3, [pc, #432]	@ (800220c <HAL_RCC_OscConfig+0x280>)
 800205a:	681b      	ldr	r3, [r3, #0]
 800205c:	4a6b      	ldr	r2, [pc, #428]	@ (800220c <HAL_RCC_OscConfig+0x280>)
 800205e:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8002062:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8002064:	687b      	ldr	r3, [r7, #4]
 8002066:	685b      	ldr	r3, [r3, #4]
 8002068:	2b00      	cmp	r3, #0
 800206a:	d013      	beq.n	8002094 <HAL_RCC_OscConfig+0x108>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800206c:	f7fe ffb0 	bl	8000fd0 <HAL_GetTick>
 8002070:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002072:	e008      	b.n	8002086 <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8002074:	f7fe ffac 	bl	8000fd0 <HAL_GetTick>
 8002078:	4602      	mov	r2, r0
 800207a:	693b      	ldr	r3, [r7, #16]
 800207c:	1ad3      	subs	r3, r2, r3
 800207e:	2b64      	cmp	r3, #100	@ 0x64
 8002080:	d901      	bls.n	8002086 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8002082:	2303      	movs	r3, #3
 8002084:	e229      	b.n	80024da <HAL_RCC_OscConfig+0x54e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002086:	4b61      	ldr	r3, [pc, #388]	@ (800220c <HAL_RCC_OscConfig+0x280>)
 8002088:	681b      	ldr	r3, [r3, #0]
 800208a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800208e:	2b00      	cmp	r3, #0
 8002090:	d0f0      	beq.n	8002074 <HAL_RCC_OscConfig+0xe8>
 8002092:	e014      	b.n	80020be <HAL_RCC_OscConfig+0x132>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002094:	f7fe ff9c 	bl	8000fd0 <HAL_GetTick>
 8002098:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800209a:	e008      	b.n	80020ae <HAL_RCC_OscConfig+0x122>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 800209c:	f7fe ff98 	bl	8000fd0 <HAL_GetTick>
 80020a0:	4602      	mov	r2, r0
 80020a2:	693b      	ldr	r3, [r7, #16]
 80020a4:	1ad3      	subs	r3, r2, r3
 80020a6:	2b64      	cmp	r3, #100	@ 0x64
 80020a8:	d901      	bls.n	80020ae <HAL_RCC_OscConfig+0x122>
          {
            return HAL_TIMEOUT;
 80020aa:	2303      	movs	r3, #3
 80020ac:	e215      	b.n	80024da <HAL_RCC_OscConfig+0x54e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80020ae:	4b57      	ldr	r3, [pc, #348]	@ (800220c <HAL_RCC_OscConfig+0x280>)
 80020b0:	681b      	ldr	r3, [r3, #0]
 80020b2:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80020b6:	2b00      	cmp	r3, #0
 80020b8:	d1f0      	bne.n	800209c <HAL_RCC_OscConfig+0x110>
 80020ba:	e000      	b.n	80020be <HAL_RCC_OscConfig+0x132>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80020bc:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80020be:	687b      	ldr	r3, [r7, #4]
 80020c0:	681b      	ldr	r3, [r3, #0]
 80020c2:	f003 0302 	and.w	r3, r3, #2
 80020c6:	2b00      	cmp	r3, #0
 80020c8:	d069      	beq.n	800219e <HAL_RCC_OscConfig+0x212>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 80020ca:	4b50      	ldr	r3, [pc, #320]	@ (800220c <HAL_RCC_OscConfig+0x280>)
 80020cc:	689b      	ldr	r3, [r3, #8]
 80020ce:	f003 030c 	and.w	r3, r3, #12
 80020d2:	2b00      	cmp	r3, #0
 80020d4:	d00b      	beq.n	80020ee <HAL_RCC_OscConfig+0x162>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 80020d6:	4b4d      	ldr	r3, [pc, #308]	@ (800220c <HAL_RCC_OscConfig+0x280>)
 80020d8:	689b      	ldr	r3, [r3, #8]
 80020da:	f003 030c 	and.w	r3, r3, #12
 80020de:	2b08      	cmp	r3, #8
 80020e0:	d11c      	bne.n	800211c <HAL_RCC_OscConfig+0x190>
 80020e2:	4b4a      	ldr	r3, [pc, #296]	@ (800220c <HAL_RCC_OscConfig+0x280>)
 80020e4:	685b      	ldr	r3, [r3, #4]
 80020e6:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80020ea:	2b00      	cmp	r3, #0
 80020ec:	d116      	bne.n	800211c <HAL_RCC_OscConfig+0x190>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80020ee:	4b47      	ldr	r3, [pc, #284]	@ (800220c <HAL_RCC_OscConfig+0x280>)
 80020f0:	681b      	ldr	r3, [r3, #0]
 80020f2:	f003 0302 	and.w	r3, r3, #2
 80020f6:	2b00      	cmp	r3, #0
 80020f8:	d005      	beq.n	8002106 <HAL_RCC_OscConfig+0x17a>
 80020fa:	687b      	ldr	r3, [r7, #4]
 80020fc:	68db      	ldr	r3, [r3, #12]
 80020fe:	2b01      	cmp	r3, #1
 8002100:	d001      	beq.n	8002106 <HAL_RCC_OscConfig+0x17a>
      {
        return HAL_ERROR;
 8002102:	2301      	movs	r3, #1
 8002104:	e1e9      	b.n	80024da <HAL_RCC_OscConfig+0x54e>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002106:	4b41      	ldr	r3, [pc, #260]	@ (800220c <HAL_RCC_OscConfig+0x280>)
 8002108:	681b      	ldr	r3, [r3, #0]
 800210a:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 800210e:	687b      	ldr	r3, [r7, #4]
 8002110:	691b      	ldr	r3, [r3, #16]
 8002112:	00db      	lsls	r3, r3, #3
 8002114:	493d      	ldr	r1, [pc, #244]	@ (800220c <HAL_RCC_OscConfig+0x280>)
 8002116:	4313      	orrs	r3, r2
 8002118:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800211a:	e040      	b.n	800219e <HAL_RCC_OscConfig+0x212>
      }
    }
    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 800211c:	687b      	ldr	r3, [r7, #4]
 800211e:	68db      	ldr	r3, [r3, #12]
 8002120:	2b00      	cmp	r3, #0
 8002122:	d023      	beq.n	800216c <HAL_RCC_OscConfig+0x1e0>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8002124:	4b39      	ldr	r3, [pc, #228]	@ (800220c <HAL_RCC_OscConfig+0x280>)
 8002126:	681b      	ldr	r3, [r3, #0]
 8002128:	4a38      	ldr	r2, [pc, #224]	@ (800220c <HAL_RCC_OscConfig+0x280>)
 800212a:	f043 0301 	orr.w	r3, r3, #1
 800212e:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002130:	f7fe ff4e 	bl	8000fd0 <HAL_GetTick>
 8002134:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002136:	e008      	b.n	800214a <HAL_RCC_OscConfig+0x1be>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8002138:	f7fe ff4a 	bl	8000fd0 <HAL_GetTick>
 800213c:	4602      	mov	r2, r0
 800213e:	693b      	ldr	r3, [r7, #16]
 8002140:	1ad3      	subs	r3, r2, r3
 8002142:	2b02      	cmp	r3, #2
 8002144:	d901      	bls.n	800214a <HAL_RCC_OscConfig+0x1be>
          {
            return HAL_TIMEOUT;
 8002146:	2303      	movs	r3, #3
 8002148:	e1c7      	b.n	80024da <HAL_RCC_OscConfig+0x54e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800214a:	4b30      	ldr	r3, [pc, #192]	@ (800220c <HAL_RCC_OscConfig+0x280>)
 800214c:	681b      	ldr	r3, [r3, #0]
 800214e:	f003 0302 	and.w	r3, r3, #2
 8002152:	2b00      	cmp	r3, #0
 8002154:	d0f0      	beq.n	8002138 <HAL_RCC_OscConfig+0x1ac>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002156:	4b2d      	ldr	r3, [pc, #180]	@ (800220c <HAL_RCC_OscConfig+0x280>)
 8002158:	681b      	ldr	r3, [r3, #0]
 800215a:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 800215e:	687b      	ldr	r3, [r7, #4]
 8002160:	691b      	ldr	r3, [r3, #16]
 8002162:	00db      	lsls	r3, r3, #3
 8002164:	4929      	ldr	r1, [pc, #164]	@ (800220c <HAL_RCC_OscConfig+0x280>)
 8002166:	4313      	orrs	r3, r2
 8002168:	600b      	str	r3, [r1, #0]
 800216a:	e018      	b.n	800219e <HAL_RCC_OscConfig+0x212>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 800216c:	4b27      	ldr	r3, [pc, #156]	@ (800220c <HAL_RCC_OscConfig+0x280>)
 800216e:	681b      	ldr	r3, [r3, #0]
 8002170:	4a26      	ldr	r2, [pc, #152]	@ (800220c <HAL_RCC_OscConfig+0x280>)
 8002172:	f023 0301 	bic.w	r3, r3, #1
 8002176:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002178:	f7fe ff2a 	bl	8000fd0 <HAL_GetTick>
 800217c:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800217e:	e008      	b.n	8002192 <HAL_RCC_OscConfig+0x206>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8002180:	f7fe ff26 	bl	8000fd0 <HAL_GetTick>
 8002184:	4602      	mov	r2, r0
 8002186:	693b      	ldr	r3, [r7, #16]
 8002188:	1ad3      	subs	r3, r2, r3
 800218a:	2b02      	cmp	r3, #2
 800218c:	d901      	bls.n	8002192 <HAL_RCC_OscConfig+0x206>
          {
            return HAL_TIMEOUT;
 800218e:	2303      	movs	r3, #3
 8002190:	e1a3      	b.n	80024da <HAL_RCC_OscConfig+0x54e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8002192:	4b1e      	ldr	r3, [pc, #120]	@ (800220c <HAL_RCC_OscConfig+0x280>)
 8002194:	681b      	ldr	r3, [r3, #0]
 8002196:	f003 0302 	and.w	r3, r3, #2
 800219a:	2b00      	cmp	r3, #0
 800219c:	d1f0      	bne.n	8002180 <HAL_RCC_OscConfig+0x1f4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800219e:	687b      	ldr	r3, [r7, #4]
 80021a0:	681b      	ldr	r3, [r3, #0]
 80021a2:	f003 0308 	and.w	r3, r3, #8
 80021a6:	2b00      	cmp	r3, #0
 80021a8:	d038      	beq.n	800221c <HAL_RCC_OscConfig+0x290>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 80021aa:	687b      	ldr	r3, [r7, #4]
 80021ac:	695b      	ldr	r3, [r3, #20]
 80021ae:	2b00      	cmp	r3, #0
 80021b0:	d019      	beq.n	80021e6 <HAL_RCC_OscConfig+0x25a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80021b2:	4b16      	ldr	r3, [pc, #88]	@ (800220c <HAL_RCC_OscConfig+0x280>)
 80021b4:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80021b6:	4a15      	ldr	r2, [pc, #84]	@ (800220c <HAL_RCC_OscConfig+0x280>)
 80021b8:	f043 0301 	orr.w	r3, r3, #1
 80021bc:	6753      	str	r3, [r2, #116]	@ 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80021be:	f7fe ff07 	bl	8000fd0 <HAL_GetTick>
 80021c2:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80021c4:	e008      	b.n	80021d8 <HAL_RCC_OscConfig+0x24c>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80021c6:	f7fe ff03 	bl	8000fd0 <HAL_GetTick>
 80021ca:	4602      	mov	r2, r0
 80021cc:	693b      	ldr	r3, [r7, #16]
 80021ce:	1ad3      	subs	r3, r2, r3
 80021d0:	2b02      	cmp	r3, #2
 80021d2:	d901      	bls.n	80021d8 <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 80021d4:	2303      	movs	r3, #3
 80021d6:	e180      	b.n	80024da <HAL_RCC_OscConfig+0x54e>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80021d8:	4b0c      	ldr	r3, [pc, #48]	@ (800220c <HAL_RCC_OscConfig+0x280>)
 80021da:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80021dc:	f003 0302 	and.w	r3, r3, #2
 80021e0:	2b00      	cmp	r3, #0
 80021e2:	d0f0      	beq.n	80021c6 <HAL_RCC_OscConfig+0x23a>
 80021e4:	e01a      	b.n	800221c <HAL_RCC_OscConfig+0x290>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80021e6:	4b09      	ldr	r3, [pc, #36]	@ (800220c <HAL_RCC_OscConfig+0x280>)
 80021e8:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80021ea:	4a08      	ldr	r2, [pc, #32]	@ (800220c <HAL_RCC_OscConfig+0x280>)
 80021ec:	f023 0301 	bic.w	r3, r3, #1
 80021f0:	6753      	str	r3, [r2, #116]	@ 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80021f2:	f7fe feed 	bl	8000fd0 <HAL_GetTick>
 80021f6:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80021f8:	e00a      	b.n	8002210 <HAL_RCC_OscConfig+0x284>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80021fa:	f7fe fee9 	bl	8000fd0 <HAL_GetTick>
 80021fe:	4602      	mov	r2, r0
 8002200:	693b      	ldr	r3, [r7, #16]
 8002202:	1ad3      	subs	r3, r2, r3
 8002204:	2b02      	cmp	r3, #2
 8002206:	d903      	bls.n	8002210 <HAL_RCC_OscConfig+0x284>
        {
          return HAL_TIMEOUT;
 8002208:	2303      	movs	r3, #3
 800220a:	e166      	b.n	80024da <HAL_RCC_OscConfig+0x54e>
 800220c:	40023800 	.word	0x40023800
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8002210:	4b92      	ldr	r3, [pc, #584]	@ (800245c <HAL_RCC_OscConfig+0x4d0>)
 8002212:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8002214:	f003 0302 	and.w	r3, r3, #2
 8002218:	2b00      	cmp	r3, #0
 800221a:	d1ee      	bne.n	80021fa <HAL_RCC_OscConfig+0x26e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 800221c:	687b      	ldr	r3, [r7, #4]
 800221e:	681b      	ldr	r3, [r3, #0]
 8002220:	f003 0304 	and.w	r3, r3, #4
 8002224:	2b00      	cmp	r3, #0
 8002226:	f000 80a4 	beq.w	8002372 <HAL_RCC_OscConfig+0x3e6>
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 800222a:	4b8c      	ldr	r3, [pc, #560]	@ (800245c <HAL_RCC_OscConfig+0x4d0>)
 800222c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800222e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002232:	2b00      	cmp	r3, #0
 8002234:	d10d      	bne.n	8002252 <HAL_RCC_OscConfig+0x2c6>
    {
      /* Enable Power Clock*/
      __HAL_RCC_PWR_CLK_ENABLE();
 8002236:	4b89      	ldr	r3, [pc, #548]	@ (800245c <HAL_RCC_OscConfig+0x4d0>)
 8002238:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800223a:	4a88      	ldr	r2, [pc, #544]	@ (800245c <HAL_RCC_OscConfig+0x4d0>)
 800223c:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8002240:	6413      	str	r3, [r2, #64]	@ 0x40
 8002242:	4b86      	ldr	r3, [pc, #536]	@ (800245c <HAL_RCC_OscConfig+0x4d0>)
 8002244:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002246:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800224a:	60bb      	str	r3, [r7, #8]
 800224c:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800224e:	2301      	movs	r3, #1
 8002250:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8002252:	4b83      	ldr	r3, [pc, #524]	@ (8002460 <HAL_RCC_OscConfig+0x4d4>)
 8002254:	681b      	ldr	r3, [r3, #0]
 8002256:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800225a:	2b00      	cmp	r3, #0
 800225c:	d118      	bne.n	8002290 <HAL_RCC_OscConfig+0x304>
    {
      /* Enable write access to Backup domain */
      PWR->CR1 |= PWR_CR1_DBP;
 800225e:	4b80      	ldr	r3, [pc, #512]	@ (8002460 <HAL_RCC_OscConfig+0x4d4>)
 8002260:	681b      	ldr	r3, [r3, #0]
 8002262:	4a7f      	ldr	r2, [pc, #508]	@ (8002460 <HAL_RCC_OscConfig+0x4d4>)
 8002264:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8002268:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800226a:	f7fe feb1 	bl	8000fd0 <HAL_GetTick>
 800226e:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8002270:	e008      	b.n	8002284 <HAL_RCC_OscConfig+0x2f8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8002272:	f7fe fead 	bl	8000fd0 <HAL_GetTick>
 8002276:	4602      	mov	r2, r0
 8002278:	693b      	ldr	r3, [r7, #16]
 800227a:	1ad3      	subs	r3, r2, r3
 800227c:	2b64      	cmp	r3, #100	@ 0x64
 800227e:	d901      	bls.n	8002284 <HAL_RCC_OscConfig+0x2f8>
        {
          return HAL_TIMEOUT;
 8002280:	2303      	movs	r3, #3
 8002282:	e12a      	b.n	80024da <HAL_RCC_OscConfig+0x54e>
      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8002284:	4b76      	ldr	r3, [pc, #472]	@ (8002460 <HAL_RCC_OscConfig+0x4d4>)
 8002286:	681b      	ldr	r3, [r3, #0]
 8002288:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800228c:	2b00      	cmp	r3, #0
 800228e:	d0f0      	beq.n	8002272 <HAL_RCC_OscConfig+0x2e6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8002290:	687b      	ldr	r3, [r7, #4]
 8002292:	689b      	ldr	r3, [r3, #8]
 8002294:	2b01      	cmp	r3, #1
 8002296:	d106      	bne.n	80022a6 <HAL_RCC_OscConfig+0x31a>
 8002298:	4b70      	ldr	r3, [pc, #448]	@ (800245c <HAL_RCC_OscConfig+0x4d0>)
 800229a:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800229c:	4a6f      	ldr	r2, [pc, #444]	@ (800245c <HAL_RCC_OscConfig+0x4d0>)
 800229e:	f043 0301 	orr.w	r3, r3, #1
 80022a2:	6713      	str	r3, [r2, #112]	@ 0x70
 80022a4:	e02d      	b.n	8002302 <HAL_RCC_OscConfig+0x376>
 80022a6:	687b      	ldr	r3, [r7, #4]
 80022a8:	689b      	ldr	r3, [r3, #8]
 80022aa:	2b00      	cmp	r3, #0
 80022ac:	d10c      	bne.n	80022c8 <HAL_RCC_OscConfig+0x33c>
 80022ae:	4b6b      	ldr	r3, [pc, #428]	@ (800245c <HAL_RCC_OscConfig+0x4d0>)
 80022b0:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80022b2:	4a6a      	ldr	r2, [pc, #424]	@ (800245c <HAL_RCC_OscConfig+0x4d0>)
 80022b4:	f023 0301 	bic.w	r3, r3, #1
 80022b8:	6713      	str	r3, [r2, #112]	@ 0x70
 80022ba:	4b68      	ldr	r3, [pc, #416]	@ (800245c <HAL_RCC_OscConfig+0x4d0>)
 80022bc:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80022be:	4a67      	ldr	r2, [pc, #412]	@ (800245c <HAL_RCC_OscConfig+0x4d0>)
 80022c0:	f023 0304 	bic.w	r3, r3, #4
 80022c4:	6713      	str	r3, [r2, #112]	@ 0x70
 80022c6:	e01c      	b.n	8002302 <HAL_RCC_OscConfig+0x376>
 80022c8:	687b      	ldr	r3, [r7, #4]
 80022ca:	689b      	ldr	r3, [r3, #8]
 80022cc:	2b05      	cmp	r3, #5
 80022ce:	d10c      	bne.n	80022ea <HAL_RCC_OscConfig+0x35e>
 80022d0:	4b62      	ldr	r3, [pc, #392]	@ (800245c <HAL_RCC_OscConfig+0x4d0>)
 80022d2:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80022d4:	4a61      	ldr	r2, [pc, #388]	@ (800245c <HAL_RCC_OscConfig+0x4d0>)
 80022d6:	f043 0304 	orr.w	r3, r3, #4
 80022da:	6713      	str	r3, [r2, #112]	@ 0x70
 80022dc:	4b5f      	ldr	r3, [pc, #380]	@ (800245c <HAL_RCC_OscConfig+0x4d0>)
 80022de:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80022e0:	4a5e      	ldr	r2, [pc, #376]	@ (800245c <HAL_RCC_OscConfig+0x4d0>)
 80022e2:	f043 0301 	orr.w	r3, r3, #1
 80022e6:	6713      	str	r3, [r2, #112]	@ 0x70
 80022e8:	e00b      	b.n	8002302 <HAL_RCC_OscConfig+0x376>
 80022ea:	4b5c      	ldr	r3, [pc, #368]	@ (800245c <HAL_RCC_OscConfig+0x4d0>)
 80022ec:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80022ee:	4a5b      	ldr	r2, [pc, #364]	@ (800245c <HAL_RCC_OscConfig+0x4d0>)
 80022f0:	f023 0301 	bic.w	r3, r3, #1
 80022f4:	6713      	str	r3, [r2, #112]	@ 0x70
 80022f6:	4b59      	ldr	r3, [pc, #356]	@ (800245c <HAL_RCC_OscConfig+0x4d0>)
 80022f8:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80022fa:	4a58      	ldr	r2, [pc, #352]	@ (800245c <HAL_RCC_OscConfig+0x4d0>)
 80022fc:	f023 0304 	bic.w	r3, r3, #4
 8002300:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8002302:	687b      	ldr	r3, [r7, #4]
 8002304:	689b      	ldr	r3, [r3, #8]
 8002306:	2b00      	cmp	r3, #0
 8002308:	d015      	beq.n	8002336 <HAL_RCC_OscConfig+0x3aa>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800230a:	f7fe fe61 	bl	8000fd0 <HAL_GetTick>
 800230e:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002310:	e00a      	b.n	8002328 <HAL_RCC_OscConfig+0x39c>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002312:	f7fe fe5d 	bl	8000fd0 <HAL_GetTick>
 8002316:	4602      	mov	r2, r0
 8002318:	693b      	ldr	r3, [r7, #16]
 800231a:	1ad3      	subs	r3, r2, r3
 800231c:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002320:	4293      	cmp	r3, r2
 8002322:	d901      	bls.n	8002328 <HAL_RCC_OscConfig+0x39c>
        {
          return HAL_TIMEOUT;
 8002324:	2303      	movs	r3, #3
 8002326:	e0d8      	b.n	80024da <HAL_RCC_OscConfig+0x54e>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002328:	4b4c      	ldr	r3, [pc, #304]	@ (800245c <HAL_RCC_OscConfig+0x4d0>)
 800232a:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800232c:	f003 0302 	and.w	r3, r3, #2
 8002330:	2b00      	cmp	r3, #0
 8002332:	d0ee      	beq.n	8002312 <HAL_RCC_OscConfig+0x386>
 8002334:	e014      	b.n	8002360 <HAL_RCC_OscConfig+0x3d4>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002336:	f7fe fe4b 	bl	8000fd0 <HAL_GetTick>
 800233a:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800233c:	e00a      	b.n	8002354 <HAL_RCC_OscConfig+0x3c8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800233e:	f7fe fe47 	bl	8000fd0 <HAL_GetTick>
 8002342:	4602      	mov	r2, r0
 8002344:	693b      	ldr	r3, [r7, #16]
 8002346:	1ad3      	subs	r3, r2, r3
 8002348:	f241 3288 	movw	r2, #5000	@ 0x1388
 800234c:	4293      	cmp	r3, r2
 800234e:	d901      	bls.n	8002354 <HAL_RCC_OscConfig+0x3c8>
        {
          return HAL_TIMEOUT;
 8002350:	2303      	movs	r3, #3
 8002352:	e0c2      	b.n	80024da <HAL_RCC_OscConfig+0x54e>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8002354:	4b41      	ldr	r3, [pc, #260]	@ (800245c <HAL_RCC_OscConfig+0x4d0>)
 8002356:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002358:	f003 0302 	and.w	r3, r3, #2
 800235c:	2b00      	cmp	r3, #0
 800235e:	d1ee      	bne.n	800233e <HAL_RCC_OscConfig+0x3b2>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 8002360:	7dfb      	ldrb	r3, [r7, #23]
 8002362:	2b01      	cmp	r3, #1
 8002364:	d105      	bne.n	8002372 <HAL_RCC_OscConfig+0x3e6>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8002366:	4b3d      	ldr	r3, [pc, #244]	@ (800245c <HAL_RCC_OscConfig+0x4d0>)
 8002368:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800236a:	4a3c      	ldr	r2, [pc, #240]	@ (800245c <HAL_RCC_OscConfig+0x4d0>)
 800236c:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8002370:	6413      	str	r3, [r2, #64]	@ 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8002372:	687b      	ldr	r3, [r7, #4]
 8002374:	699b      	ldr	r3, [r3, #24]
 8002376:	2b00      	cmp	r3, #0
 8002378:	f000 80ae 	beq.w	80024d8 <HAL_RCC_OscConfig+0x54c>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 800237c:	4b37      	ldr	r3, [pc, #220]	@ (800245c <HAL_RCC_OscConfig+0x4d0>)
 800237e:	689b      	ldr	r3, [r3, #8]
 8002380:	f003 030c 	and.w	r3, r3, #12
 8002384:	2b08      	cmp	r3, #8
 8002386:	d06d      	beq.n	8002464 <HAL_RCC_OscConfig+0x4d8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8002388:	687b      	ldr	r3, [r7, #4]
 800238a:	699b      	ldr	r3, [r3, #24]
 800238c:	2b02      	cmp	r3, #2
 800238e:	d14b      	bne.n	8002428 <HAL_RCC_OscConfig+0x49c>
#if defined (RCC_PLLCFGR_PLLR)
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));
#endif

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002390:	4b32      	ldr	r3, [pc, #200]	@ (800245c <HAL_RCC_OscConfig+0x4d0>)
 8002392:	681b      	ldr	r3, [r3, #0]
 8002394:	4a31      	ldr	r2, [pc, #196]	@ (800245c <HAL_RCC_OscConfig+0x4d0>)
 8002396:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 800239a:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800239c:	f7fe fe18 	bl	8000fd0 <HAL_GetTick>
 80023a0:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80023a2:	e008      	b.n	80023b6 <HAL_RCC_OscConfig+0x42a>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80023a4:	f7fe fe14 	bl	8000fd0 <HAL_GetTick>
 80023a8:	4602      	mov	r2, r0
 80023aa:	693b      	ldr	r3, [r7, #16]
 80023ac:	1ad3      	subs	r3, r2, r3
 80023ae:	2b02      	cmp	r3, #2
 80023b0:	d901      	bls.n	80023b6 <HAL_RCC_OscConfig+0x42a>
          {
            return HAL_TIMEOUT;
 80023b2:	2303      	movs	r3, #3
 80023b4:	e091      	b.n	80024da <HAL_RCC_OscConfig+0x54e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80023b6:	4b29      	ldr	r3, [pc, #164]	@ (800245c <HAL_RCC_OscConfig+0x4d0>)
 80023b8:	681b      	ldr	r3, [r3, #0]
 80023ba:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80023be:	2b00      	cmp	r3, #0
 80023c0:	d1f0      	bne.n	80023a4 <HAL_RCC_OscConfig+0x418>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
#if defined (RCC_PLLCFGR_PLLR)
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 80023c2:	687b      	ldr	r3, [r7, #4]
 80023c4:	69da      	ldr	r2, [r3, #28]
 80023c6:	687b      	ldr	r3, [r7, #4]
 80023c8:	6a1b      	ldr	r3, [r3, #32]
 80023ca:	431a      	orrs	r2, r3
 80023cc:	687b      	ldr	r3, [r7, #4]
 80023ce:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80023d0:	019b      	lsls	r3, r3, #6
 80023d2:	431a      	orrs	r2, r3
 80023d4:	687b      	ldr	r3, [r7, #4]
 80023d6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80023d8:	085b      	lsrs	r3, r3, #1
 80023da:	3b01      	subs	r3, #1
 80023dc:	041b      	lsls	r3, r3, #16
 80023de:	431a      	orrs	r2, r3
 80023e0:	687b      	ldr	r3, [r7, #4]
 80023e2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80023e4:	061b      	lsls	r3, r3, #24
 80023e6:	431a      	orrs	r2, r3
 80023e8:	687b      	ldr	r3, [r7, #4]
 80023ea:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80023ec:	071b      	lsls	r3, r3, #28
 80023ee:	491b      	ldr	r1, [pc, #108]	@ (800245c <HAL_RCC_OscConfig+0x4d0>)
 80023f0:	4313      	orrs	r3, r2
 80023f2:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ);
#endif

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 80023f4:	4b19      	ldr	r3, [pc, #100]	@ (800245c <HAL_RCC_OscConfig+0x4d0>)
 80023f6:	681b      	ldr	r3, [r3, #0]
 80023f8:	4a18      	ldr	r2, [pc, #96]	@ (800245c <HAL_RCC_OscConfig+0x4d0>)
 80023fa:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 80023fe:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002400:	f7fe fde6 	bl	8000fd0 <HAL_GetTick>
 8002404:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8002406:	e008      	b.n	800241a <HAL_RCC_OscConfig+0x48e>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002408:	f7fe fde2 	bl	8000fd0 <HAL_GetTick>
 800240c:	4602      	mov	r2, r0
 800240e:	693b      	ldr	r3, [r7, #16]
 8002410:	1ad3      	subs	r3, r2, r3
 8002412:	2b02      	cmp	r3, #2
 8002414:	d901      	bls.n	800241a <HAL_RCC_OscConfig+0x48e>
          {
            return HAL_TIMEOUT;
 8002416:	2303      	movs	r3, #3
 8002418:	e05f      	b.n	80024da <HAL_RCC_OscConfig+0x54e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800241a:	4b10      	ldr	r3, [pc, #64]	@ (800245c <HAL_RCC_OscConfig+0x4d0>)
 800241c:	681b      	ldr	r3, [r3, #0]
 800241e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002422:	2b00      	cmp	r3, #0
 8002424:	d0f0      	beq.n	8002408 <HAL_RCC_OscConfig+0x47c>
 8002426:	e057      	b.n	80024d8 <HAL_RCC_OscConfig+0x54c>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002428:	4b0c      	ldr	r3, [pc, #48]	@ (800245c <HAL_RCC_OscConfig+0x4d0>)
 800242a:	681b      	ldr	r3, [r3, #0]
 800242c:	4a0b      	ldr	r2, [pc, #44]	@ (800245c <HAL_RCC_OscConfig+0x4d0>)
 800242e:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8002432:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002434:	f7fe fdcc 	bl	8000fd0 <HAL_GetTick>
 8002438:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800243a:	e008      	b.n	800244e <HAL_RCC_OscConfig+0x4c2>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800243c:	f7fe fdc8 	bl	8000fd0 <HAL_GetTick>
 8002440:	4602      	mov	r2, r0
 8002442:	693b      	ldr	r3, [r7, #16]
 8002444:	1ad3      	subs	r3, r2, r3
 8002446:	2b02      	cmp	r3, #2
 8002448:	d901      	bls.n	800244e <HAL_RCC_OscConfig+0x4c2>
          {
            return HAL_TIMEOUT;
 800244a:	2303      	movs	r3, #3
 800244c:	e045      	b.n	80024da <HAL_RCC_OscConfig+0x54e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800244e:	4b03      	ldr	r3, [pc, #12]	@ (800245c <HAL_RCC_OscConfig+0x4d0>)
 8002450:	681b      	ldr	r3, [r3, #0]
 8002452:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002456:	2b00      	cmp	r3, #0
 8002458:	d1f0      	bne.n	800243c <HAL_RCC_OscConfig+0x4b0>
 800245a:	e03d      	b.n	80024d8 <HAL_RCC_OscConfig+0x54c>
 800245c:	40023800 	.word	0x40023800
 8002460:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* Do not return HAL_ERROR if request repeats the current configuration */
      pll_config = RCC->PLLCFGR;
 8002464:	4b1f      	ldr	r3, [pc, #124]	@ (80024e4 <HAL_RCC_OscConfig+0x558>)
 8002466:	685b      	ldr	r3, [r3, #4]
 8002468:	60fb      	str	r3, [r7, #12]
#if defined (RCC_PLLCFGR_PLLR)
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 800246a:	687b      	ldr	r3, [r7, #4]
 800246c:	699b      	ldr	r3, [r3, #24]
 800246e:	2b01      	cmp	r3, #1
 8002470:	d030      	beq.n	80024d4 <HAL_RCC_OscConfig+0x548>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8002472:	68fb      	ldr	r3, [r7, #12]
 8002474:	f403 0280 	and.w	r2, r3, #4194304	@ 0x400000
 8002478:	687b      	ldr	r3, [r7, #4]
 800247a:	69db      	ldr	r3, [r3, #28]
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 800247c:	429a      	cmp	r2, r3
 800247e:	d129      	bne.n	80024d4 <HAL_RCC_OscConfig+0x548>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 8002480:	68fb      	ldr	r3, [r7, #12]
 8002482:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 8002486:	687b      	ldr	r3, [r7, #4]
 8002488:	6a1b      	ldr	r3, [r3, #32]
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800248a:	429a      	cmp	r2, r3
 800248c:	d122      	bne.n	80024d4 <HAL_RCC_OscConfig+0x548>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 800248e:	68fa      	ldr	r2, [r7, #12]
 8002490:	f647 73c0 	movw	r3, #32704	@ 0x7fc0
 8002494:	4013      	ands	r3, r2
 8002496:	687a      	ldr	r2, [r7, #4]
 8002498:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 800249a:	0192      	lsls	r2, r2, #6
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 800249c:	4293      	cmp	r3, r2
 800249e:	d119      	bne.n	80024d4 <HAL_RCC_OscConfig+0x548>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != ((((RCC_OscInitStruct->PLL.PLLP) >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)) ||
 80024a0:	68fb      	ldr	r3, [r7, #12]
 80024a2:	f403 3240 	and.w	r2, r3, #196608	@ 0x30000
 80024a6:	687b      	ldr	r3, [r7, #4]
 80024a8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80024aa:	085b      	lsrs	r3, r3, #1
 80024ac:	3b01      	subs	r3, #1
 80024ae:	041b      	lsls	r3, r3, #16
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 80024b0:	429a      	cmp	r2, r3
 80024b2:	d10f      	bne.n	80024d4 <HAL_RCC_OscConfig+0x548>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
 80024b4:	68fb      	ldr	r3, [r7, #12]
 80024b6:	f003 6270 	and.w	r2, r3, #251658240	@ 0xf000000
 80024ba:	687b      	ldr	r3, [r7, #4]
 80024bc:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80024be:	061b      	lsls	r3, r3, #24
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != ((((RCC_OscInitStruct->PLL.PLLP) >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)) ||
 80024c0:	429a      	cmp	r2, r3
 80024c2:	d107      	bne.n	80024d4 <HAL_RCC_OscConfig+0x548>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
 80024c4:	68fb      	ldr	r3, [r7, #12]
 80024c6:	f003 42e0 	and.w	r2, r3, #1879048192	@ 0x70000000
 80024ca:	687b      	ldr	r3, [r7, #4]
 80024cc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80024ce:	071b      	lsls	r3, r3, #28
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
 80024d0:	429a      	cmp	r2, r3
 80024d2:	d001      	beq.n	80024d8 <HAL_RCC_OscConfig+0x54c>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != ((((RCC_OscInitStruct->PLL.PLLP) >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)) ||
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
#endif
      {
        return HAL_ERROR;
 80024d4:	2301      	movs	r3, #1
 80024d6:	e000      	b.n	80024da <HAL_RCC_OscConfig+0x54e>
      }
    }
  }
  return HAL_OK;
 80024d8:	2300      	movs	r3, #0
}
 80024da:	4618      	mov	r0, r3
 80024dc:	3718      	adds	r7, #24
 80024de:	46bd      	mov	sp, r7
 80024e0:	bd80      	pop	{r7, pc}
 80024e2:	bf00      	nop
 80024e4:	40023800 	.word	0x40023800

080024e8 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(const RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80024e8:	b580      	push	{r7, lr}
 80024ea:	b084      	sub	sp, #16
 80024ec:	af00      	add	r7, sp, #0
 80024ee:	6078      	str	r0, [r7, #4]
 80024f0:	6039      	str	r1, [r7, #0]
  uint32_t tickstart = 0;
 80024f2:	2300      	movs	r3, #0
 80024f4:	60fb      	str	r3, [r7, #12]

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 80024f6:	687b      	ldr	r3, [r7, #4]
 80024f8:	2b00      	cmp	r3, #0
 80024fa:	d101      	bne.n	8002500 <HAL_RCC_ClockConfig+0x18>
  {
    return HAL_ERROR;
 80024fc:	2301      	movs	r3, #1
 80024fe:	e0d0      	b.n	80026a2 <HAL_RCC_ClockConfig+0x1ba>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
     must be correctly programmed according to the frequency of the CPU clock
     (HCLK) and the supply voltage of the device. */

  /* Increasing the CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8002500:	4b6a      	ldr	r3, [pc, #424]	@ (80026ac <HAL_RCC_ClockConfig+0x1c4>)
 8002502:	681b      	ldr	r3, [r3, #0]
 8002504:	f003 030f 	and.w	r3, r3, #15
 8002508:	683a      	ldr	r2, [r7, #0]
 800250a:	429a      	cmp	r2, r3
 800250c:	d910      	bls.n	8002530 <HAL_RCC_ClockConfig+0x48>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800250e:	4b67      	ldr	r3, [pc, #412]	@ (80026ac <HAL_RCC_ClockConfig+0x1c4>)
 8002510:	681b      	ldr	r3, [r3, #0]
 8002512:	f023 020f 	bic.w	r2, r3, #15
 8002516:	4965      	ldr	r1, [pc, #404]	@ (80026ac <HAL_RCC_ClockConfig+0x1c4>)
 8002518:	683b      	ldr	r3, [r7, #0]
 800251a:	4313      	orrs	r3, r2
 800251c:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800251e:	4b63      	ldr	r3, [pc, #396]	@ (80026ac <HAL_RCC_ClockConfig+0x1c4>)
 8002520:	681b      	ldr	r3, [r3, #0]
 8002522:	f003 030f 	and.w	r3, r3, #15
 8002526:	683a      	ldr	r2, [r7, #0]
 8002528:	429a      	cmp	r2, r3
 800252a:	d001      	beq.n	8002530 <HAL_RCC_ClockConfig+0x48>
    {
      return HAL_ERROR;
 800252c:	2301      	movs	r3, #1
 800252e:	e0b8      	b.n	80026a2 <HAL_RCC_ClockConfig+0x1ba>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8002530:	687b      	ldr	r3, [r7, #4]
 8002532:	681b      	ldr	r3, [r3, #0]
 8002534:	f003 0302 	and.w	r3, r3, #2
 8002538:	2b00      	cmp	r3, #0
 800253a:	d020      	beq.n	800257e <HAL_RCC_ClockConfig+0x96>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800253c:	687b      	ldr	r3, [r7, #4]
 800253e:	681b      	ldr	r3, [r3, #0]
 8002540:	f003 0304 	and.w	r3, r3, #4
 8002544:	2b00      	cmp	r3, #0
 8002546:	d005      	beq.n	8002554 <HAL_RCC_ClockConfig+0x6c>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8002548:	4b59      	ldr	r3, [pc, #356]	@ (80026b0 <HAL_RCC_ClockConfig+0x1c8>)
 800254a:	689b      	ldr	r3, [r3, #8]
 800254c:	4a58      	ldr	r2, [pc, #352]	@ (80026b0 <HAL_RCC_ClockConfig+0x1c8>)
 800254e:	f443 53e0 	orr.w	r3, r3, #7168	@ 0x1c00
 8002552:	6093      	str	r3, [r2, #8]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002554:	687b      	ldr	r3, [r7, #4]
 8002556:	681b      	ldr	r3, [r3, #0]
 8002558:	f003 0308 	and.w	r3, r3, #8
 800255c:	2b00      	cmp	r3, #0
 800255e:	d005      	beq.n	800256c <HAL_RCC_ClockConfig+0x84>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8002560:	4b53      	ldr	r3, [pc, #332]	@ (80026b0 <HAL_RCC_ClockConfig+0x1c8>)
 8002562:	689b      	ldr	r3, [r3, #8]
 8002564:	4a52      	ldr	r2, [pc, #328]	@ (80026b0 <HAL_RCC_ClockConfig+0x1c8>)
 8002566:	f443 4360 	orr.w	r3, r3, #57344	@ 0xe000
 800256a:	6093      	str	r3, [r2, #8]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 800256c:	4b50      	ldr	r3, [pc, #320]	@ (80026b0 <HAL_RCC_ClockConfig+0x1c8>)
 800256e:	689b      	ldr	r3, [r3, #8]
 8002570:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8002574:	687b      	ldr	r3, [r7, #4]
 8002576:	689b      	ldr	r3, [r3, #8]
 8002578:	494d      	ldr	r1, [pc, #308]	@ (80026b0 <HAL_RCC_ClockConfig+0x1c8>)
 800257a:	4313      	orrs	r3, r2
 800257c:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800257e:	687b      	ldr	r3, [r7, #4]
 8002580:	681b      	ldr	r3, [r3, #0]
 8002582:	f003 0301 	and.w	r3, r3, #1
 8002586:	2b00      	cmp	r3, #0
 8002588:	d040      	beq.n	800260c <HAL_RCC_ClockConfig+0x124>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800258a:	687b      	ldr	r3, [r7, #4]
 800258c:	685b      	ldr	r3, [r3, #4]
 800258e:	2b01      	cmp	r3, #1
 8002590:	d107      	bne.n	80025a2 <HAL_RCC_ClockConfig+0xba>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002592:	4b47      	ldr	r3, [pc, #284]	@ (80026b0 <HAL_RCC_ClockConfig+0x1c8>)
 8002594:	681b      	ldr	r3, [r3, #0]
 8002596:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800259a:	2b00      	cmp	r3, #0
 800259c:	d115      	bne.n	80025ca <HAL_RCC_ClockConfig+0xe2>
      {
        return HAL_ERROR;
 800259e:	2301      	movs	r3, #1
 80025a0:	e07f      	b.n	80026a2 <HAL_RCC_ClockConfig+0x1ba>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 80025a2:	687b      	ldr	r3, [r7, #4]
 80025a4:	685b      	ldr	r3, [r3, #4]
 80025a6:	2b02      	cmp	r3, #2
 80025a8:	d107      	bne.n	80025ba <HAL_RCC_ClockConfig+0xd2>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80025aa:	4b41      	ldr	r3, [pc, #260]	@ (80026b0 <HAL_RCC_ClockConfig+0x1c8>)
 80025ac:	681b      	ldr	r3, [r3, #0]
 80025ae:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80025b2:	2b00      	cmp	r3, #0
 80025b4:	d109      	bne.n	80025ca <HAL_RCC_ClockConfig+0xe2>
      {
        return HAL_ERROR;
 80025b6:	2301      	movs	r3, #1
 80025b8:	e073      	b.n	80026a2 <HAL_RCC_ClockConfig+0x1ba>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80025ba:	4b3d      	ldr	r3, [pc, #244]	@ (80026b0 <HAL_RCC_ClockConfig+0x1c8>)
 80025bc:	681b      	ldr	r3, [r3, #0]
 80025be:	f003 0302 	and.w	r3, r3, #2
 80025c2:	2b00      	cmp	r3, #0
 80025c4:	d101      	bne.n	80025ca <HAL_RCC_ClockConfig+0xe2>
      {
        return HAL_ERROR;
 80025c6:	2301      	movs	r3, #1
 80025c8:	e06b      	b.n	80026a2 <HAL_RCC_ClockConfig+0x1ba>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 80025ca:	4b39      	ldr	r3, [pc, #228]	@ (80026b0 <HAL_RCC_ClockConfig+0x1c8>)
 80025cc:	689b      	ldr	r3, [r3, #8]
 80025ce:	f023 0203 	bic.w	r2, r3, #3
 80025d2:	687b      	ldr	r3, [r7, #4]
 80025d4:	685b      	ldr	r3, [r3, #4]
 80025d6:	4936      	ldr	r1, [pc, #216]	@ (80026b0 <HAL_RCC_ClockConfig+0x1c8>)
 80025d8:	4313      	orrs	r3, r2
 80025da:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80025dc:	f7fe fcf8 	bl	8000fd0 <HAL_GetTick>
 80025e0:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80025e2:	e00a      	b.n	80025fa <HAL_RCC_ClockConfig+0x112>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80025e4:	f7fe fcf4 	bl	8000fd0 <HAL_GetTick>
 80025e8:	4602      	mov	r2, r0
 80025ea:	68fb      	ldr	r3, [r7, #12]
 80025ec:	1ad3      	subs	r3, r2, r3
 80025ee:	f241 3288 	movw	r2, #5000	@ 0x1388
 80025f2:	4293      	cmp	r3, r2
 80025f4:	d901      	bls.n	80025fa <HAL_RCC_ClockConfig+0x112>
      {
        return HAL_TIMEOUT;
 80025f6:	2303      	movs	r3, #3
 80025f8:	e053      	b.n	80026a2 <HAL_RCC_ClockConfig+0x1ba>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80025fa:	4b2d      	ldr	r3, [pc, #180]	@ (80026b0 <HAL_RCC_ClockConfig+0x1c8>)
 80025fc:	689b      	ldr	r3, [r3, #8]
 80025fe:	f003 020c 	and.w	r2, r3, #12
 8002602:	687b      	ldr	r3, [r7, #4]
 8002604:	685b      	ldr	r3, [r3, #4]
 8002606:	009b      	lsls	r3, r3, #2
 8002608:	429a      	cmp	r2, r3
 800260a:	d1eb      	bne.n	80025e4 <HAL_RCC_ClockConfig+0xfc>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 800260c:	4b27      	ldr	r3, [pc, #156]	@ (80026ac <HAL_RCC_ClockConfig+0x1c4>)
 800260e:	681b      	ldr	r3, [r3, #0]
 8002610:	f003 030f 	and.w	r3, r3, #15
 8002614:	683a      	ldr	r2, [r7, #0]
 8002616:	429a      	cmp	r2, r3
 8002618:	d210      	bcs.n	800263c <HAL_RCC_ClockConfig+0x154>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800261a:	4b24      	ldr	r3, [pc, #144]	@ (80026ac <HAL_RCC_ClockConfig+0x1c4>)
 800261c:	681b      	ldr	r3, [r3, #0]
 800261e:	f023 020f 	bic.w	r2, r3, #15
 8002622:	4922      	ldr	r1, [pc, #136]	@ (80026ac <HAL_RCC_ClockConfig+0x1c4>)
 8002624:	683b      	ldr	r3, [r7, #0]
 8002626:	4313      	orrs	r3, r2
 8002628:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800262a:	4b20      	ldr	r3, [pc, #128]	@ (80026ac <HAL_RCC_ClockConfig+0x1c4>)
 800262c:	681b      	ldr	r3, [r3, #0]
 800262e:	f003 030f 	and.w	r3, r3, #15
 8002632:	683a      	ldr	r2, [r7, #0]
 8002634:	429a      	cmp	r2, r3
 8002636:	d001      	beq.n	800263c <HAL_RCC_ClockConfig+0x154>
    {
      return HAL_ERROR;
 8002638:	2301      	movs	r3, #1
 800263a:	e032      	b.n	80026a2 <HAL_RCC_ClockConfig+0x1ba>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800263c:	687b      	ldr	r3, [r7, #4]
 800263e:	681b      	ldr	r3, [r3, #0]
 8002640:	f003 0304 	and.w	r3, r3, #4
 8002644:	2b00      	cmp	r3, #0
 8002646:	d008      	beq.n	800265a <HAL_RCC_ClockConfig+0x172>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8002648:	4b19      	ldr	r3, [pc, #100]	@ (80026b0 <HAL_RCC_ClockConfig+0x1c8>)
 800264a:	689b      	ldr	r3, [r3, #8]
 800264c:	f423 52e0 	bic.w	r2, r3, #7168	@ 0x1c00
 8002650:	687b      	ldr	r3, [r7, #4]
 8002652:	68db      	ldr	r3, [r3, #12]
 8002654:	4916      	ldr	r1, [pc, #88]	@ (80026b0 <HAL_RCC_ClockConfig+0x1c8>)
 8002656:	4313      	orrs	r3, r2
 8002658:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800265a:	687b      	ldr	r3, [r7, #4]
 800265c:	681b      	ldr	r3, [r3, #0]
 800265e:	f003 0308 	and.w	r3, r3, #8
 8002662:	2b00      	cmp	r3, #0
 8002664:	d009      	beq.n	800267a <HAL_RCC_ClockConfig+0x192>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 8002666:	4b12      	ldr	r3, [pc, #72]	@ (80026b0 <HAL_RCC_ClockConfig+0x1c8>)
 8002668:	689b      	ldr	r3, [r3, #8]
 800266a:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 800266e:	687b      	ldr	r3, [r7, #4]
 8002670:	691b      	ldr	r3, [r3, #16]
 8002672:	00db      	lsls	r3, r3, #3
 8002674:	490e      	ldr	r1, [pc, #56]	@ (80026b0 <HAL_RCC_ClockConfig+0x1c8>)
 8002676:	4313      	orrs	r3, r2
 8002678:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 800267a:	f000 f821 	bl	80026c0 <HAL_RCC_GetSysClockFreq>
 800267e:	4602      	mov	r2, r0
 8002680:	4b0b      	ldr	r3, [pc, #44]	@ (80026b0 <HAL_RCC_ClockConfig+0x1c8>)
 8002682:	689b      	ldr	r3, [r3, #8]
 8002684:	091b      	lsrs	r3, r3, #4
 8002686:	f003 030f 	and.w	r3, r3, #15
 800268a:	490a      	ldr	r1, [pc, #40]	@ (80026b4 <HAL_RCC_ClockConfig+0x1cc>)
 800268c:	5ccb      	ldrb	r3, [r1, r3]
 800268e:	fa22 f303 	lsr.w	r3, r2, r3
 8002692:	4a09      	ldr	r2, [pc, #36]	@ (80026b8 <HAL_RCC_ClockConfig+0x1d0>)
 8002694:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 8002696:	4b09      	ldr	r3, [pc, #36]	@ (80026bc <HAL_RCC_ClockConfig+0x1d4>)
 8002698:	681b      	ldr	r3, [r3, #0]
 800269a:	4618      	mov	r0, r3
 800269c:	f7fe fc54 	bl	8000f48 <HAL_InitTick>

  return HAL_OK;
 80026a0:	2300      	movs	r3, #0
}
 80026a2:	4618      	mov	r0, r3
 80026a4:	3710      	adds	r7, #16
 80026a6:	46bd      	mov	sp, r7
 80026a8:	bd80      	pop	{r7, pc}
 80026aa:	bf00      	nop
 80026ac:	40023c00 	.word	0x40023c00
 80026b0:	40023800 	.word	0x40023800
 80026b4:	08007804 	.word	0x08007804
 80026b8:	20000000 	.word	0x20000000
 80026bc:	20000004 	.word	0x20000004

080026c0 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80026c0:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 80026c4:	b094      	sub	sp, #80	@ 0x50
 80026c6:	af00      	add	r7, sp, #0
  uint32_t pllm = 0, pllvco = 0, pllp = 0;
 80026c8:	2300      	movs	r3, #0
 80026ca:	647b      	str	r3, [r7, #68]	@ 0x44
 80026cc:	2300      	movs	r3, #0
 80026ce:	64fb      	str	r3, [r7, #76]	@ 0x4c
 80026d0:	2300      	movs	r3, #0
 80026d2:	643b      	str	r3, [r7, #64]	@ 0x40
  uint32_t sysclockfreq = 0;
 80026d4:	2300      	movs	r3, #0
 80026d6:	64bb      	str	r3, [r7, #72]	@ 0x48

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 80026d8:	4b79      	ldr	r3, [pc, #484]	@ (80028c0 <HAL_RCC_GetSysClockFreq+0x200>)
 80026da:	689b      	ldr	r3, [r3, #8]
 80026dc:	f003 030c 	and.w	r3, r3, #12
 80026e0:	2b08      	cmp	r3, #8
 80026e2:	d00d      	beq.n	8002700 <HAL_RCC_GetSysClockFreq+0x40>
 80026e4:	2b08      	cmp	r3, #8
 80026e6:	f200 80e1 	bhi.w	80028ac <HAL_RCC_GetSysClockFreq+0x1ec>
 80026ea:	2b00      	cmp	r3, #0
 80026ec:	d002      	beq.n	80026f4 <HAL_RCC_GetSysClockFreq+0x34>
 80026ee:	2b04      	cmp	r3, #4
 80026f0:	d003      	beq.n	80026fa <HAL_RCC_GetSysClockFreq+0x3a>
 80026f2:	e0db      	b.n	80028ac <HAL_RCC_GetSysClockFreq+0x1ec>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 80026f4:	4b73      	ldr	r3, [pc, #460]	@ (80028c4 <HAL_RCC_GetSysClockFreq+0x204>)
 80026f6:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 80026f8:	e0db      	b.n	80028b2 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 80026fa:	4b73      	ldr	r3, [pc, #460]	@ (80028c8 <HAL_RCC_GetSysClockFreq+0x208>)
 80026fc:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 80026fe:	e0d8      	b.n	80028b2 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8002700:	4b6f      	ldr	r3, [pc, #444]	@ (80028c0 <HAL_RCC_GetSysClockFreq+0x200>)
 8002702:	685b      	ldr	r3, [r3, #4]
 8002704:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8002708:	647b      	str	r3, [r7, #68]	@ 0x44
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLCFGR_PLLSRC_HSI)
 800270a:	4b6d      	ldr	r3, [pc, #436]	@ (80028c0 <HAL_RCC_GetSysClockFreq+0x200>)
 800270c:	685b      	ldr	r3, [r3, #4]
 800270e:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8002712:	2b00      	cmp	r3, #0
 8002714:	d063      	beq.n	80027de <HAL_RCC_GetSysClockFreq+0x11e>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8002716:	4b6a      	ldr	r3, [pc, #424]	@ (80028c0 <HAL_RCC_GetSysClockFreq+0x200>)
 8002718:	685b      	ldr	r3, [r3, #4]
 800271a:	099b      	lsrs	r3, r3, #6
 800271c:	2200      	movs	r2, #0
 800271e:	63bb      	str	r3, [r7, #56]	@ 0x38
 8002720:	63fa      	str	r2, [r7, #60]	@ 0x3c
 8002722:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8002724:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8002728:	633b      	str	r3, [r7, #48]	@ 0x30
 800272a:	2300      	movs	r3, #0
 800272c:	637b      	str	r3, [r7, #52]	@ 0x34
 800272e:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	@ 0x30
 8002732:	4622      	mov	r2, r4
 8002734:	462b      	mov	r3, r5
 8002736:	f04f 0000 	mov.w	r0, #0
 800273a:	f04f 0100 	mov.w	r1, #0
 800273e:	0159      	lsls	r1, r3, #5
 8002740:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8002744:	0150      	lsls	r0, r2, #5
 8002746:	4602      	mov	r2, r0
 8002748:	460b      	mov	r3, r1
 800274a:	4621      	mov	r1, r4
 800274c:	1a51      	subs	r1, r2, r1
 800274e:	6139      	str	r1, [r7, #16]
 8002750:	4629      	mov	r1, r5
 8002752:	eb63 0301 	sbc.w	r3, r3, r1
 8002756:	617b      	str	r3, [r7, #20]
 8002758:	f04f 0200 	mov.w	r2, #0
 800275c:	f04f 0300 	mov.w	r3, #0
 8002760:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8002764:	4659      	mov	r1, fp
 8002766:	018b      	lsls	r3, r1, #6
 8002768:	4651      	mov	r1, sl
 800276a:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 800276e:	4651      	mov	r1, sl
 8002770:	018a      	lsls	r2, r1, #6
 8002772:	4651      	mov	r1, sl
 8002774:	ebb2 0801 	subs.w	r8, r2, r1
 8002778:	4659      	mov	r1, fp
 800277a:	eb63 0901 	sbc.w	r9, r3, r1
 800277e:	f04f 0200 	mov.w	r2, #0
 8002782:	f04f 0300 	mov.w	r3, #0
 8002786:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 800278a:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 800278e:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8002792:	4690      	mov	r8, r2
 8002794:	4699      	mov	r9, r3
 8002796:	4623      	mov	r3, r4
 8002798:	eb18 0303 	adds.w	r3, r8, r3
 800279c:	60bb      	str	r3, [r7, #8]
 800279e:	462b      	mov	r3, r5
 80027a0:	eb49 0303 	adc.w	r3, r9, r3
 80027a4:	60fb      	str	r3, [r7, #12]
 80027a6:	f04f 0200 	mov.w	r2, #0
 80027aa:	f04f 0300 	mov.w	r3, #0
 80027ae:	e9d7 4502 	ldrd	r4, r5, [r7, #8]
 80027b2:	4629      	mov	r1, r5
 80027b4:	024b      	lsls	r3, r1, #9
 80027b6:	4621      	mov	r1, r4
 80027b8:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 80027bc:	4621      	mov	r1, r4
 80027be:	024a      	lsls	r2, r1, #9
 80027c0:	4610      	mov	r0, r2
 80027c2:	4619      	mov	r1, r3
 80027c4:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80027c6:	2200      	movs	r2, #0
 80027c8:	62bb      	str	r3, [r7, #40]	@ 0x28
 80027ca:	62fa      	str	r2, [r7, #44]	@ 0x2c
 80027cc:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 80027d0:	f7fd fd8e 	bl	80002f0 <__aeabi_uldivmod>
 80027d4:	4602      	mov	r2, r0
 80027d6:	460b      	mov	r3, r1
 80027d8:	4613      	mov	r3, r2
 80027da:	64fb      	str	r3, [r7, #76]	@ 0x4c
 80027dc:	e058      	b.n	8002890 <HAL_RCC_GetSysClockFreq+0x1d0>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80027de:	4b38      	ldr	r3, [pc, #224]	@ (80028c0 <HAL_RCC_GetSysClockFreq+0x200>)
 80027e0:	685b      	ldr	r3, [r3, #4]
 80027e2:	099b      	lsrs	r3, r3, #6
 80027e4:	2200      	movs	r2, #0
 80027e6:	4618      	mov	r0, r3
 80027e8:	4611      	mov	r1, r2
 80027ea:	f3c0 0308 	ubfx	r3, r0, #0, #9
 80027ee:	623b      	str	r3, [r7, #32]
 80027f0:	2300      	movs	r3, #0
 80027f2:	627b      	str	r3, [r7, #36]	@ 0x24
 80027f4:	e9d7 8908 	ldrd	r8, r9, [r7, #32]
 80027f8:	4642      	mov	r2, r8
 80027fa:	464b      	mov	r3, r9
 80027fc:	f04f 0000 	mov.w	r0, #0
 8002800:	f04f 0100 	mov.w	r1, #0
 8002804:	0159      	lsls	r1, r3, #5
 8002806:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 800280a:	0150      	lsls	r0, r2, #5
 800280c:	4602      	mov	r2, r0
 800280e:	460b      	mov	r3, r1
 8002810:	4641      	mov	r1, r8
 8002812:	ebb2 0a01 	subs.w	sl, r2, r1
 8002816:	4649      	mov	r1, r9
 8002818:	eb63 0b01 	sbc.w	fp, r3, r1
 800281c:	f04f 0200 	mov.w	r2, #0
 8002820:	f04f 0300 	mov.w	r3, #0
 8002824:	ea4f 138b 	mov.w	r3, fp, lsl #6
 8002828:	ea43 639a 	orr.w	r3, r3, sl, lsr #26
 800282c:	ea4f 128a 	mov.w	r2, sl, lsl #6
 8002830:	ebb2 040a 	subs.w	r4, r2, sl
 8002834:	eb63 050b 	sbc.w	r5, r3, fp
 8002838:	f04f 0200 	mov.w	r2, #0
 800283c:	f04f 0300 	mov.w	r3, #0
 8002840:	00eb      	lsls	r3, r5, #3
 8002842:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8002846:	00e2      	lsls	r2, r4, #3
 8002848:	4614      	mov	r4, r2
 800284a:	461d      	mov	r5, r3
 800284c:	4643      	mov	r3, r8
 800284e:	18e3      	adds	r3, r4, r3
 8002850:	603b      	str	r3, [r7, #0]
 8002852:	464b      	mov	r3, r9
 8002854:	eb45 0303 	adc.w	r3, r5, r3
 8002858:	607b      	str	r3, [r7, #4]
 800285a:	f04f 0200 	mov.w	r2, #0
 800285e:	f04f 0300 	mov.w	r3, #0
 8002862:	e9d7 4500 	ldrd	r4, r5, [r7]
 8002866:	4629      	mov	r1, r5
 8002868:	028b      	lsls	r3, r1, #10
 800286a:	4621      	mov	r1, r4
 800286c:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8002870:	4621      	mov	r1, r4
 8002872:	028a      	lsls	r2, r1, #10
 8002874:	4610      	mov	r0, r2
 8002876:	4619      	mov	r1, r3
 8002878:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800287a:	2200      	movs	r2, #0
 800287c:	61bb      	str	r3, [r7, #24]
 800287e:	61fa      	str	r2, [r7, #28]
 8002880:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8002884:	f7fd fd34 	bl	80002f0 <__aeabi_uldivmod>
 8002888:	4602      	mov	r2, r0
 800288a:	460b      	mov	r3, r1
 800288c:	4613      	mov	r3, r2
 800288e:	64fb      	str	r3, [r7, #76]	@ 0x4c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1) * 2);
 8002890:	4b0b      	ldr	r3, [pc, #44]	@ (80028c0 <HAL_RCC_GetSysClockFreq+0x200>)
 8002892:	685b      	ldr	r3, [r3, #4]
 8002894:	0c1b      	lsrs	r3, r3, #16
 8002896:	f003 0303 	and.w	r3, r3, #3
 800289a:	3301      	adds	r3, #1
 800289c:	005b      	lsls	r3, r3, #1
 800289e:	643b      	str	r3, [r7, #64]	@ 0x40

      sysclockfreq = pllvco / pllp;
 80028a0:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 80028a2:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80028a4:	fbb2 f3f3 	udiv	r3, r2, r3
 80028a8:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 80028aa:	e002      	b.n	80028b2 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 80028ac:	4b05      	ldr	r3, [pc, #20]	@ (80028c4 <HAL_RCC_GetSysClockFreq+0x204>)
 80028ae:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 80028b0:	bf00      	nop
    }
  }
  return sysclockfreq;
 80028b2:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
}
 80028b4:	4618      	mov	r0, r3
 80028b6:	3750      	adds	r7, #80	@ 0x50
 80028b8:	46bd      	mov	sp, r7
 80028ba:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 80028be:	bf00      	nop
 80028c0:	40023800 	.word	0x40023800
 80028c4:	00f42400 	.word	0x00f42400
 80028c8:	007a1200 	.word	0x007a1200

080028cc <HAL_RCC_GetHCLKFreq>:
  *         right HCLK value. Otherwise, any configuration based on this function will be incorrect.
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 80028cc:	b480      	push	{r7}
 80028ce:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 80028d0:	4b03      	ldr	r3, [pc, #12]	@ (80028e0 <HAL_RCC_GetHCLKFreq+0x14>)
 80028d2:	681b      	ldr	r3, [r3, #0]
}
 80028d4:	4618      	mov	r0, r3
 80028d6:	46bd      	mov	sp, r7
 80028d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80028dc:	4770      	bx	lr
 80028de:	bf00      	nop
 80028e0:	20000000 	.word	0x20000000

080028e4 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 80028e4:	b580      	push	{r7, lr}
 80028e6:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 80028e8:	f7ff fff0 	bl	80028cc <HAL_RCC_GetHCLKFreq>
 80028ec:	4602      	mov	r2, r0
 80028ee:	4b05      	ldr	r3, [pc, #20]	@ (8002904 <HAL_RCC_GetPCLK1Freq+0x20>)
 80028f0:	689b      	ldr	r3, [r3, #8]
 80028f2:	0a9b      	lsrs	r3, r3, #10
 80028f4:	f003 0307 	and.w	r3, r3, #7
 80028f8:	4903      	ldr	r1, [pc, #12]	@ (8002908 <HAL_RCC_GetPCLK1Freq+0x24>)
 80028fa:	5ccb      	ldrb	r3, [r1, r3]
 80028fc:	fa22 f303 	lsr.w	r3, r2, r3
}
 8002900:	4618      	mov	r0, r3
 8002902:	bd80      	pop	{r7, pc}
 8002904:	40023800 	.word	0x40023800
 8002908:	08007814 	.word	0x08007814

0800290c <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 800290c:	b580      	push	{r7, lr}
 800290e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8002910:	f7ff ffdc 	bl	80028cc <HAL_RCC_GetHCLKFreq>
 8002914:	4602      	mov	r2, r0
 8002916:	4b05      	ldr	r3, [pc, #20]	@ (800292c <HAL_RCC_GetPCLK2Freq+0x20>)
 8002918:	689b      	ldr	r3, [r3, #8]
 800291a:	0b5b      	lsrs	r3, r3, #13
 800291c:	f003 0307 	and.w	r3, r3, #7
 8002920:	4903      	ldr	r1, [pc, #12]	@ (8002930 <HAL_RCC_GetPCLK2Freq+0x24>)
 8002922:	5ccb      	ldrb	r3, [r1, r3]
 8002924:	fa22 f303 	lsr.w	r3, r2, r3
}
 8002928:	4618      	mov	r0, r3
 800292a:	bd80      	pop	{r7, pc}
 800292c:	40023800 	.word	0x40023800
 8002930:	08007814 	.word	0x08007814

08002934 <HAL_RCCEx_PeriphCLKConfig>:
  *         the backup registers) are set to their reset values.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8002934:	b580      	push	{r7, lr}
 8002936:	b088      	sub	sp, #32
 8002938:	af00      	add	r7, sp, #0
 800293a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0;
 800293c:	2300      	movs	r3, #0
 800293e:	617b      	str	r3, [r7, #20]
  uint32_t tmpreg0 = 0;
 8002940:	2300      	movs	r3, #0
 8002942:	613b      	str	r3, [r7, #16]
  uint32_t tmpreg1 = 0;
 8002944:	2300      	movs	r3, #0
 8002946:	60fb      	str	r3, [r7, #12]
  uint32_t plli2sused = 0;
 8002948:	2300      	movs	r3, #0
 800294a:	61fb      	str	r3, [r7, #28]
  uint32_t pllsaiused = 0;
 800294c:	2300      	movs	r3, #0
 800294e:	61bb      	str	r3, [r7, #24]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*----------------------------------- I2S configuration ----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == (RCC_PERIPHCLK_I2S))
 8002950:	687b      	ldr	r3, [r7, #4]
 8002952:	681b      	ldr	r3, [r3, #0]
 8002954:	f003 0301 	and.w	r3, r3, #1
 8002958:	2b00      	cmp	r3, #0
 800295a:	d012      	beq.n	8002982 <HAL_RCCEx_PeriphCLKConfig+0x4e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2SCLKSOURCE(PeriphClkInit->I2sClockSelection));

    /* Configure I2S Clock source */
    __HAL_RCC_I2S_CONFIG(PeriphClkInit->I2sClockSelection);
 800295c:	4b69      	ldr	r3, [pc, #420]	@ (8002b04 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800295e:	689b      	ldr	r3, [r3, #8]
 8002960:	4a68      	ldr	r2, [pc, #416]	@ (8002b04 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8002962:	f423 0300 	bic.w	r3, r3, #8388608	@ 0x800000
 8002966:	6093      	str	r3, [r2, #8]
 8002968:	4b66      	ldr	r3, [pc, #408]	@ (8002b04 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800296a:	689a      	ldr	r2, [r3, #8]
 800296c:	687b      	ldr	r3, [r7, #4]
 800296e:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8002970:	4964      	ldr	r1, [pc, #400]	@ (8002b04 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8002972:	4313      	orrs	r3, r2
 8002974:	608b      	str	r3, [r1, #8]

    /* Enable the PLLI2S when it's used as clock source for I2S */
    if(PeriphClkInit->I2sClockSelection == RCC_I2SCLKSOURCE_PLLI2S)
 8002976:	687b      	ldr	r3, [r7, #4]
 8002978:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800297a:	2b00      	cmp	r3, #0
 800297c:	d101      	bne.n	8002982 <HAL_RCCEx_PeriphCLKConfig+0x4e>
    {
      plli2sused = 1;
 800297e:	2301      	movs	r3, #1
 8002980:	61fb      	str	r3, [r7, #28]
    }
  }

  /*------------------------------------ SAI1 configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == (RCC_PERIPHCLK_SAI1))
 8002982:	687b      	ldr	r3, [r7, #4]
 8002984:	681b      	ldr	r3, [r3, #0]
 8002986:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 800298a:	2b00      	cmp	r3, #0
 800298c:	d017      	beq.n	80029be <HAL_RCCEx_PeriphCLKConfig+0x8a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLKSOURCE(PeriphClkInit->Sai1ClockSelection));

    /* Configure SAI1 Clock source */
    __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 800298e:	4b5d      	ldr	r3, [pc, #372]	@ (8002b04 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8002990:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8002994:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 8002998:	687b      	ldr	r3, [r7, #4]
 800299a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800299c:	4959      	ldr	r1, [pc, #356]	@ (8002b04 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800299e:	4313      	orrs	r3, r2
 80029a0:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c
    /* Enable the PLLI2S when it's used as clock source for SAI */
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)
 80029a4:	687b      	ldr	r3, [r7, #4]
 80029a6:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80029a8:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 80029ac:	d101      	bne.n	80029b2 <HAL_RCCEx_PeriphCLKConfig+0x7e>
    {
      plli2sused = 1;
 80029ae:	2301      	movs	r3, #1
 80029b0:	61fb      	str	r3, [r7, #28]
    }
    /* Enable the PLLSAI when it's used as clock source for SAI */
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)
 80029b2:	687b      	ldr	r3, [r7, #4]
 80029b4:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80029b6:	2b00      	cmp	r3, #0
 80029b8:	d101      	bne.n	80029be <HAL_RCCEx_PeriphCLKConfig+0x8a>
    {
      pllsaiused = 1;
 80029ba:	2301      	movs	r3, #1
 80029bc:	61bb      	str	r3, [r7, #24]
    }
  }

  /*------------------------------------ SAI2 configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == (RCC_PERIPHCLK_SAI2))
 80029be:	687b      	ldr	r3, [r7, #4]
 80029c0:	681b      	ldr	r3, [r3, #0]
 80029c2:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 80029c6:	2b00      	cmp	r3, #0
 80029c8:	d017      	beq.n	80029fa <HAL_RCCEx_PeriphCLKConfig+0xc6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI2CLKSOURCE(PeriphClkInit->Sai2ClockSelection));

    /* Configure SAI2 Clock source */
    __HAL_RCC_SAI2_CONFIG(PeriphClkInit->Sai2ClockSelection);
 80029ca:	4b4e      	ldr	r3, [pc, #312]	@ (8002b04 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80029cc:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 80029d0:	f423 0240 	bic.w	r2, r3, #12582912	@ 0xc00000
 80029d4:	687b      	ldr	r3, [r7, #4]
 80029d6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80029d8:	494a      	ldr	r1, [pc, #296]	@ (8002b04 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80029da:	4313      	orrs	r3, r2
 80029dc:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c

    /* Enable the PLLI2S when it's used as clock source for SAI */
    if(PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)
 80029e0:	687b      	ldr	r3, [r7, #4]
 80029e2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80029e4:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 80029e8:	d101      	bne.n	80029ee <HAL_RCCEx_PeriphCLKConfig+0xba>
    {
      plli2sused = 1;
 80029ea:	2301      	movs	r3, #1
 80029ec:	61fb      	str	r3, [r7, #28]
    }
    /* Enable the PLLSAI when it's used as clock source for SAI */
    if(PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)
 80029ee:	687b      	ldr	r3, [r7, #4]
 80029f0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80029f2:	2b00      	cmp	r3, #0
 80029f4:	d101      	bne.n	80029fa <HAL_RCCEx_PeriphCLKConfig+0xc6>
    {
      pllsaiused = 1;
 80029f6:	2301      	movs	r3, #1
 80029f8:	61bb      	str	r3, [r7, #24]
    }
  }

  /*-------------------------------------- SPDIF-RX Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX)
 80029fa:	687b      	ldr	r3, [r7, #4]
 80029fc:	681b      	ldr	r3, [r3, #0]
 80029fe:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8002a02:	2b00      	cmp	r3, #0
 8002a04:	d001      	beq.n	8002a0a <HAL_RCCEx_PeriphCLKConfig+0xd6>
  {
      plli2sused = 1;
 8002a06:	2301      	movs	r3, #1
 8002a08:	61fb      	str	r3, [r7, #28]
  }

  /*------------------------------------ RTC configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 8002a0a:	687b      	ldr	r3, [r7, #4]
 8002a0c:	681b      	ldr	r3, [r3, #0]
 8002a0e:	f003 0320 	and.w	r3, r3, #32
 8002a12:	2b00      	cmp	r3, #0
 8002a14:	f000 808b 	beq.w	8002b2e <HAL_RCCEx_PeriphCLKConfig+0x1fa>
  {
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock*/
    __HAL_RCC_PWR_CLK_ENABLE();
 8002a18:	4b3a      	ldr	r3, [pc, #232]	@ (8002b04 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8002a1a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002a1c:	4a39      	ldr	r2, [pc, #228]	@ (8002b04 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8002a1e:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8002a22:	6413      	str	r3, [r2, #64]	@ 0x40
 8002a24:	4b37      	ldr	r3, [pc, #220]	@ (8002b04 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8002a26:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002a28:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002a2c:	60bb      	str	r3, [r7, #8]
 8002a2e:	68bb      	ldr	r3, [r7, #8]

    /* Enable write access to Backup domain */
    PWR->CR1 |= PWR_CR1_DBP;
 8002a30:	4b35      	ldr	r3, [pc, #212]	@ (8002b08 <HAL_RCCEx_PeriphCLKConfig+0x1d4>)
 8002a32:	681b      	ldr	r3, [r3, #0]
 8002a34:	4a34      	ldr	r2, [pc, #208]	@ (8002b08 <HAL_RCCEx_PeriphCLKConfig+0x1d4>)
 8002a36:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8002a3a:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8002a3c:	f7fe fac8 	bl	8000fd0 <HAL_GetTick>
 8002a40:	6178      	str	r0, [r7, #20]

    /* Wait for Backup domain Write protection disable */
    while((PWR->CR1 & PWR_CR1_DBP) == RESET)
 8002a42:	e008      	b.n	8002a56 <HAL_RCCEx_PeriphCLKConfig+0x122>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8002a44:	f7fe fac4 	bl	8000fd0 <HAL_GetTick>
 8002a48:	4602      	mov	r2, r0
 8002a4a:	697b      	ldr	r3, [r7, #20]
 8002a4c:	1ad3      	subs	r3, r2, r3
 8002a4e:	2b64      	cmp	r3, #100	@ 0x64
 8002a50:	d901      	bls.n	8002a56 <HAL_RCCEx_PeriphCLKConfig+0x122>
      {
        return HAL_TIMEOUT;
 8002a52:	2303      	movs	r3, #3
 8002a54:	e38f      	b.n	8003176 <HAL_RCCEx_PeriphCLKConfig+0x842>
    while((PWR->CR1 & PWR_CR1_DBP) == RESET)
 8002a56:	4b2c      	ldr	r3, [pc, #176]	@ (8002b08 <HAL_RCCEx_PeriphCLKConfig+0x1d4>)
 8002a58:	681b      	ldr	r3, [r3, #0]
 8002a5a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002a5e:	2b00      	cmp	r3, #0
 8002a60:	d0f0      	beq.n	8002a44 <HAL_RCCEx_PeriphCLKConfig+0x110>
      }
    }

    /* Reset the Backup domain only if the RTC Clock source selection is modified */
    tmpreg0 = (RCC->BDCR & RCC_BDCR_RTCSEL);
 8002a62:	4b28      	ldr	r3, [pc, #160]	@ (8002b04 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8002a64:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002a66:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8002a6a:	613b      	str	r3, [r7, #16]

    if((tmpreg0 != 0x00000000U) && (tmpreg0 != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 8002a6c:	693b      	ldr	r3, [r7, #16]
 8002a6e:	2b00      	cmp	r3, #0
 8002a70:	d035      	beq.n	8002ade <HAL_RCCEx_PeriphCLKConfig+0x1aa>
 8002a72:	687b      	ldr	r3, [r7, #4]
 8002a74:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002a76:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8002a7a:	693a      	ldr	r2, [r7, #16]
 8002a7c:	429a      	cmp	r2, r3
 8002a7e:	d02e      	beq.n	8002ade <HAL_RCCEx_PeriphCLKConfig+0x1aa>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      tmpreg0 = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8002a80:	4b20      	ldr	r3, [pc, #128]	@ (8002b04 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8002a82:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002a84:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8002a88:	613b      	str	r3, [r7, #16]

      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 8002a8a:	4b1e      	ldr	r3, [pc, #120]	@ (8002b04 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8002a8c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002a8e:	4a1d      	ldr	r2, [pc, #116]	@ (8002b04 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8002a90:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8002a94:	6713      	str	r3, [r2, #112]	@ 0x70
      __HAL_RCC_BACKUPRESET_RELEASE();
 8002a96:	4b1b      	ldr	r3, [pc, #108]	@ (8002b04 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8002a98:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002a9a:	4a1a      	ldr	r2, [pc, #104]	@ (8002b04 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8002a9c:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8002aa0:	6713      	str	r3, [r2, #112]	@ 0x70

      /* Restore the Content of BDCR register */
      RCC->BDCR = tmpreg0;
 8002aa2:	4a18      	ldr	r2, [pc, #96]	@ (8002b04 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8002aa4:	693b      	ldr	r3, [r7, #16]
 8002aa6:	6713      	str	r3, [r2, #112]	@ 0x70

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSEON))
 8002aa8:	4b16      	ldr	r3, [pc, #88]	@ (8002b04 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8002aaa:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002aac:	f003 0301 	and.w	r3, r3, #1
 8002ab0:	2b01      	cmp	r3, #1
 8002ab2:	d114      	bne.n	8002ade <HAL_RCCEx_PeriphCLKConfig+0x1aa>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002ab4:	f7fe fa8c 	bl	8000fd0 <HAL_GetTick>
 8002ab8:	6178      	str	r0, [r7, #20]

        /* Wait till LSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002aba:	e00a      	b.n	8002ad2 <HAL_RCCEx_PeriphCLKConfig+0x19e>
        {
          if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8002abc:	f7fe fa88 	bl	8000fd0 <HAL_GetTick>
 8002ac0:	4602      	mov	r2, r0
 8002ac2:	697b      	ldr	r3, [r7, #20]
 8002ac4:	1ad3      	subs	r3, r2, r3
 8002ac6:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002aca:	4293      	cmp	r3, r2
 8002acc:	d901      	bls.n	8002ad2 <HAL_RCCEx_PeriphCLKConfig+0x19e>
          {
            return HAL_TIMEOUT;
 8002ace:	2303      	movs	r3, #3
 8002ad0:	e351      	b.n	8003176 <HAL_RCCEx_PeriphCLKConfig+0x842>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002ad2:	4b0c      	ldr	r3, [pc, #48]	@ (8002b04 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8002ad4:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002ad6:	f003 0302 	and.w	r3, r3, #2
 8002ada:	2b00      	cmp	r3, #0
 8002adc:	d0ee      	beq.n	8002abc <HAL_RCCEx_PeriphCLKConfig+0x188>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8002ade:	687b      	ldr	r3, [r7, #4]
 8002ae0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002ae2:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8002ae6:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8002aea:	d111      	bne.n	8002b10 <HAL_RCCEx_PeriphCLKConfig+0x1dc>
 8002aec:	4b05      	ldr	r3, [pc, #20]	@ (8002b04 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8002aee:	689b      	ldr	r3, [r3, #8]
 8002af0:	f423 12f8 	bic.w	r2, r3, #2031616	@ 0x1f0000
 8002af4:	687b      	ldr	r3, [r7, #4]
 8002af6:	6b19      	ldr	r1, [r3, #48]	@ 0x30
 8002af8:	4b04      	ldr	r3, [pc, #16]	@ (8002b0c <HAL_RCCEx_PeriphCLKConfig+0x1d8>)
 8002afa:	400b      	ands	r3, r1
 8002afc:	4901      	ldr	r1, [pc, #4]	@ (8002b04 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8002afe:	4313      	orrs	r3, r2
 8002b00:	608b      	str	r3, [r1, #8]
 8002b02:	e00b      	b.n	8002b1c <HAL_RCCEx_PeriphCLKConfig+0x1e8>
 8002b04:	40023800 	.word	0x40023800
 8002b08:	40007000 	.word	0x40007000
 8002b0c:	0ffffcff 	.word	0x0ffffcff
 8002b10:	4bac      	ldr	r3, [pc, #688]	@ (8002dc4 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8002b12:	689b      	ldr	r3, [r3, #8]
 8002b14:	4aab      	ldr	r2, [pc, #684]	@ (8002dc4 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8002b16:	f423 13f8 	bic.w	r3, r3, #2031616	@ 0x1f0000
 8002b1a:	6093      	str	r3, [r2, #8]
 8002b1c:	4ba9      	ldr	r3, [pc, #676]	@ (8002dc4 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8002b1e:	6f1a      	ldr	r2, [r3, #112]	@ 0x70
 8002b20:	687b      	ldr	r3, [r7, #4]
 8002b22:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002b24:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002b28:	49a6      	ldr	r1, [pc, #664]	@ (8002dc4 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8002b2a:	4313      	orrs	r3, r2
 8002b2c:	670b      	str	r3, [r1, #112]	@ 0x70
  }

  /*------------------------------------ TIM configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == (RCC_PERIPHCLK_TIM))
 8002b2e:	687b      	ldr	r3, [r7, #4]
 8002b30:	681b      	ldr	r3, [r3, #0]
 8002b32:	f003 0310 	and.w	r3, r3, #16
 8002b36:	2b00      	cmp	r3, #0
 8002b38:	d010      	beq.n	8002b5c <HAL_RCCEx_PeriphCLKConfig+0x228>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIMPRES(PeriphClkInit->TIMPresSelection));

    /* Configure Timer Prescaler */
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
 8002b3a:	4ba2      	ldr	r3, [pc, #648]	@ (8002dc4 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8002b3c:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8002b40:	4aa0      	ldr	r2, [pc, #640]	@ (8002dc4 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8002b42:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8002b46:	f8c2 308c 	str.w	r3, [r2, #140]	@ 0x8c
 8002b4a:	4b9e      	ldr	r3, [pc, #632]	@ (8002dc4 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8002b4c:	f8d3 208c 	ldr.w	r2, [r3, #140]	@ 0x8c
 8002b50:	687b      	ldr	r3, [r7, #4]
 8002b52:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002b54:	499b      	ldr	r1, [pc, #620]	@ (8002dc4 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8002b56:	4313      	orrs	r3, r2
 8002b58:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c
  }

  /*-------------------------------------- I2C1 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8002b5c:	687b      	ldr	r3, [r7, #4]
 8002b5e:	681b      	ldr	r3, [r3, #0]
 8002b60:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8002b64:	2b00      	cmp	r3, #0
 8002b66:	d00a      	beq.n	8002b7e <HAL_RCCEx_PeriphCLKConfig+0x24a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8002b68:	4b96      	ldr	r3, [pc, #600]	@ (8002dc4 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8002b6a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002b6e:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 8002b72:	687b      	ldr	r3, [r7, #4]
 8002b74:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8002b76:	4993      	ldr	r1, [pc, #588]	@ (8002dc4 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8002b78:	4313      	orrs	r3, r2
 8002b7a:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- I2C2 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 8002b7e:	687b      	ldr	r3, [r7, #4]
 8002b80:	681b      	ldr	r3, [r3, #0]
 8002b82:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8002b86:	2b00      	cmp	r3, #0
 8002b88:	d00a      	beq.n	8002ba0 <HAL_RCCEx_PeriphCLKConfig+0x26c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 8002b8a:	4b8e      	ldr	r3, [pc, #568]	@ (8002dc4 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8002b8c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002b90:	f423 2240 	bic.w	r2, r3, #786432	@ 0xc0000
 8002b94:	687b      	ldr	r3, [r7, #4]
 8002b96:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8002b98:	498a      	ldr	r1, [pc, #552]	@ (8002dc4 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8002b9a:	4313      	orrs	r3, r2
 8002b9c:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- I2C3 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 8002ba0:	687b      	ldr	r3, [r7, #4]
 8002ba2:	681b      	ldr	r3, [r3, #0]
 8002ba4:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8002ba8:	2b00      	cmp	r3, #0
 8002baa:	d00a      	beq.n	8002bc2 <HAL_RCCEx_PeriphCLKConfig+0x28e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 8002bac:	4b85      	ldr	r3, [pc, #532]	@ (8002dc4 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8002bae:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002bb2:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 8002bb6:	687b      	ldr	r3, [r7, #4]
 8002bb8:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8002bba:	4982      	ldr	r1, [pc, #520]	@ (8002dc4 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8002bbc:	4313      	orrs	r3, r2
 8002bbe:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- I2C4 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 8002bc2:	687b      	ldr	r3, [r7, #4]
 8002bc4:	681b      	ldr	r3, [r3, #0]
 8002bc6:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002bca:	2b00      	cmp	r3, #0
 8002bcc:	d00a      	beq.n	8002be4 <HAL_RCCEx_PeriphCLKConfig+0x2b0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C4CLKSOURCE(PeriphClkInit->I2c4ClockSelection));

    /* Configure the I2C4 clock source */
    __HAL_RCC_I2C4_CONFIG(PeriphClkInit->I2c4ClockSelection);
 8002bce:	4b7d      	ldr	r3, [pc, #500]	@ (8002dc4 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8002bd0:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002bd4:	f423 0240 	bic.w	r2, r3, #12582912	@ 0xc00000
 8002bd8:	687b      	ldr	r3, [r7, #4]
 8002bda:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002bdc:	4979      	ldr	r1, [pc, #484]	@ (8002dc4 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8002bde:	4313      	orrs	r3, r2
 8002be0:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- USART1 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8002be4:	687b      	ldr	r3, [r7, #4]
 8002be6:	681b      	ldr	r3, [r3, #0]
 8002be8:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8002bec:	2b00      	cmp	r3, #0
 8002bee:	d00a      	beq.n	8002c06 <HAL_RCCEx_PeriphCLKConfig+0x2d2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8002bf0:	4b74      	ldr	r3, [pc, #464]	@ (8002dc4 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8002bf2:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002bf6:	f023 0203 	bic.w	r2, r3, #3
 8002bfa:	687b      	ldr	r3, [r7, #4]
 8002bfc:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002bfe:	4971      	ldr	r1, [pc, #452]	@ (8002dc4 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8002c00:	4313      	orrs	r3, r2
 8002c02:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- USART2 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8002c06:	687b      	ldr	r3, [r7, #4]
 8002c08:	681b      	ldr	r3, [r3, #0]
 8002c0a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8002c0e:	2b00      	cmp	r3, #0
 8002c10:	d00a      	beq.n	8002c28 <HAL_RCCEx_PeriphCLKConfig+0x2f4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 8002c12:	4b6c      	ldr	r3, [pc, #432]	@ (8002dc4 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8002c14:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002c18:	f023 020c 	bic.w	r2, r3, #12
 8002c1c:	687b      	ldr	r3, [r7, #4]
 8002c1e:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8002c20:	4968      	ldr	r1, [pc, #416]	@ (8002dc4 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8002c22:	4313      	orrs	r3, r2
 8002c24:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- USART3 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 8002c28:	687b      	ldr	r3, [r7, #4]
 8002c2a:	681b      	ldr	r3, [r3, #0]
 8002c2c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002c30:	2b00      	cmp	r3, #0
 8002c32:	d00a      	beq.n	8002c4a <HAL_RCCEx_PeriphCLKConfig+0x316>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 8002c34:	4b63      	ldr	r3, [pc, #396]	@ (8002dc4 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8002c36:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002c3a:	f023 0230 	bic.w	r2, r3, #48	@ 0x30
 8002c3e:	687b      	ldr	r3, [r7, #4]
 8002c40:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002c42:	4960      	ldr	r1, [pc, #384]	@ (8002dc4 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8002c44:	4313      	orrs	r3, r2
 8002c46:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- UART4 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 8002c4a:	687b      	ldr	r3, [r7, #4]
 8002c4c:	681b      	ldr	r3, [r3, #0]
 8002c4e:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8002c52:	2b00      	cmp	r3, #0
 8002c54:	d00a      	beq.n	8002c6c <HAL_RCCEx_PeriphCLKConfig+0x338>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 8002c56:	4b5b      	ldr	r3, [pc, #364]	@ (8002dc4 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8002c58:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002c5c:	f023 02c0 	bic.w	r2, r3, #192	@ 0xc0
 8002c60:	687b      	ldr	r3, [r7, #4]
 8002c62:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8002c64:	4957      	ldr	r1, [pc, #348]	@ (8002dc4 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8002c66:	4313      	orrs	r3, r2
 8002c68:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- UART5 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 8002c6c:	687b      	ldr	r3, [r7, #4]
 8002c6e:	681b      	ldr	r3, [r3, #0]
 8002c70:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8002c74:	2b00      	cmp	r3, #0
 8002c76:	d00a      	beq.n	8002c8e <HAL_RCCEx_PeriphCLKConfig+0x35a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));

    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 8002c78:	4b52      	ldr	r3, [pc, #328]	@ (8002dc4 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8002c7a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002c7e:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 8002c82:	687b      	ldr	r3, [r7, #4]
 8002c84:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002c86:	494f      	ldr	r1, [pc, #316]	@ (8002dc4 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8002c88:	4313      	orrs	r3, r2
 8002c8a:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- USART6 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART6) == RCC_PERIPHCLK_USART6)
 8002c8e:	687b      	ldr	r3, [r7, #4]
 8002c90:	681b      	ldr	r3, [r3, #0]
 8002c92:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8002c96:	2b00      	cmp	r3, #0
 8002c98:	d00a      	beq.n	8002cb0 <HAL_RCCEx_PeriphCLKConfig+0x37c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART6CLKSOURCE(PeriphClkInit->Usart6ClockSelection));

    /* Configure the USART6 clock source */
    __HAL_RCC_USART6_CONFIG(PeriphClkInit->Usart6ClockSelection);
 8002c9a:	4b4a      	ldr	r3, [pc, #296]	@ (8002dc4 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8002c9c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002ca0:	f423 6240 	bic.w	r2, r3, #3072	@ 0xc00
 8002ca4:	687b      	ldr	r3, [r7, #4]
 8002ca6:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002ca8:	4946      	ldr	r1, [pc, #280]	@ (8002dc4 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8002caa:	4313      	orrs	r3, r2
 8002cac:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- UART7 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART7) == RCC_PERIPHCLK_UART7)
 8002cb0:	687b      	ldr	r3, [r7, #4]
 8002cb2:	681b      	ldr	r3, [r3, #0]
 8002cb4:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8002cb8:	2b00      	cmp	r3, #0
 8002cba:	d00a      	beq.n	8002cd2 <HAL_RCCEx_PeriphCLKConfig+0x39e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART7CLKSOURCE(PeriphClkInit->Uart7ClockSelection));

    /* Configure the UART7 clock source */
    __HAL_RCC_UART7_CONFIG(PeriphClkInit->Uart7ClockSelection);
 8002cbc:	4b41      	ldr	r3, [pc, #260]	@ (8002dc4 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8002cbe:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002cc2:	f423 5240 	bic.w	r2, r3, #12288	@ 0x3000
 8002cc6:	687b      	ldr	r3, [r7, #4]
 8002cc8:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002cca:	493e      	ldr	r1, [pc, #248]	@ (8002dc4 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8002ccc:	4313      	orrs	r3, r2
 8002cce:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- UART8 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART8) == RCC_PERIPHCLK_UART8)
 8002cd2:	687b      	ldr	r3, [r7, #4]
 8002cd4:	681b      	ldr	r3, [r3, #0]
 8002cd6:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8002cda:	2b00      	cmp	r3, #0
 8002cdc:	d00a      	beq.n	8002cf4 <HAL_RCCEx_PeriphCLKConfig+0x3c0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART8CLKSOURCE(PeriphClkInit->Uart8ClockSelection));

    /* Configure the UART8 clock source */
    __HAL_RCC_UART8_CONFIG(PeriphClkInit->Uart8ClockSelection);
 8002cde:	4b39      	ldr	r3, [pc, #228]	@ (8002dc4 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8002ce0:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002ce4:	f423 4240 	bic.w	r2, r3, #49152	@ 0xc000
 8002ce8:	687b      	ldr	r3, [r7, #4]
 8002cea:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8002cec:	4935      	ldr	r1, [pc, #212]	@ (8002dc4 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8002cee:	4313      	orrs	r3, r2
 8002cf0:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*--------------------------------------- CEC Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CEC) == RCC_PERIPHCLK_CEC)
 8002cf4:	687b      	ldr	r3, [r7, #4]
 8002cf6:	681b      	ldr	r3, [r3, #0]
 8002cf8:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8002cfc:	2b00      	cmp	r3, #0
 8002cfe:	d00a      	beq.n	8002d16 <HAL_RCCEx_PeriphCLKConfig+0x3e2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CECCLKSOURCE(PeriphClkInit->CecClockSelection));

    /* Configure the CEC clock source */
    __HAL_RCC_CEC_CONFIG(PeriphClkInit->CecClockSelection);
 8002d00:	4b30      	ldr	r3, [pc, #192]	@ (8002dc4 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8002d02:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002d06:	f023 6280 	bic.w	r2, r3, #67108864	@ 0x4000000
 8002d0a:	687b      	ldr	r3, [r7, #4]
 8002d0c:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8002d0e:	492d      	ldr	r1, [pc, #180]	@ (8002dc4 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8002d10:	4313      	orrs	r3, r2
 8002d12:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- CK48 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CLK48) == RCC_PERIPHCLK_CLK48)
 8002d16:	687b      	ldr	r3, [r7, #4]
 8002d18:	681b      	ldr	r3, [r3, #0]
 8002d1a:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8002d1e:	2b00      	cmp	r3, #0
 8002d20:	d011      	beq.n	8002d46 <HAL_RCCEx_PeriphCLKConfig+0x412>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CLK48SOURCE(PeriphClkInit->Clk48ClockSelection));

    /* Configure the CLK48 source */
    __HAL_RCC_CLK48_CONFIG(PeriphClkInit->Clk48ClockSelection);
 8002d22:	4b28      	ldr	r3, [pc, #160]	@ (8002dc4 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8002d24:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002d28:	f023 6200 	bic.w	r2, r3, #134217728	@ 0x8000000
 8002d2c:	687b      	ldr	r3, [r7, #4]
 8002d2e:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8002d30:	4924      	ldr	r1, [pc, #144]	@ (8002dc4 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8002d32:	4313      	orrs	r3, r2
 8002d34:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90

    /* Enable the PLLSAI when it's used as clock source for CK48 */
    if(PeriphClkInit->Clk48ClockSelection == RCC_CLK48SOURCE_PLLSAIP)
 8002d38:	687b      	ldr	r3, [r7, #4]
 8002d3a:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8002d3c:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8002d40:	d101      	bne.n	8002d46 <HAL_RCCEx_PeriphCLKConfig+0x412>
    {
      pllsaiused = 1;
 8002d42:	2301      	movs	r3, #1
 8002d44:	61bb      	str	r3, [r7, #24]
    }
  }

  /*-------------------------------------- LTDC Configuration -----------------------------------*/
#if defined(STM32F746xx) || defined(STM32F756xx) || defined (STM32F767xx) || defined (STM32F769xx) || defined (STM32F777xx) || defined (STM32F779xx) || defined (STM32F750xx)
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == RCC_PERIPHCLK_LTDC)
 8002d46:	687b      	ldr	r3, [r7, #4]
 8002d48:	681b      	ldr	r3, [r3, #0]
 8002d4a:	f003 0308 	and.w	r3, r3, #8
 8002d4e:	2b00      	cmp	r3, #0
 8002d50:	d001      	beq.n	8002d56 <HAL_RCCEx_PeriphCLKConfig+0x422>
  {
    pllsaiused = 1;
 8002d52:	2301      	movs	r3, #1
 8002d54:	61bb      	str	r3, [r7, #24]
  }
#endif /* STM32F746xx || STM32F756xx || STM32F767xx || STM32F769xx || STM32F777xx || STM32F779xx || STM32F750xx */

  /*-------------------------------------- LPTIM1 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 8002d56:	687b      	ldr	r3, [r7, #4]
 8002d58:	681b      	ldr	r3, [r3, #0]
 8002d5a:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8002d5e:	2b00      	cmp	r3, #0
 8002d60:	d00a      	beq.n	8002d78 <HAL_RCCEx_PeriphCLKConfig+0x444>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPTIM1CLK(PeriphClkInit->Lptim1ClockSelection));

    /* Configure the LTPIM1 clock source */
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 8002d62:	4b18      	ldr	r3, [pc, #96]	@ (8002dc4 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8002d64:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002d68:	f023 7240 	bic.w	r2, r3, #50331648	@ 0x3000000
 8002d6c:	687b      	ldr	r3, [r7, #4]
 8002d6e:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8002d70:	4914      	ldr	r1, [pc, #80]	@ (8002dc4 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8002d72:	4313      	orrs	r3, r2
 8002d74:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
   }

  /*------------------------------------- SDMMC1 Configuration ------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC1) == RCC_PERIPHCLK_SDMMC1)
 8002d78:	687b      	ldr	r3, [r7, #4]
 8002d7a:	681b      	ldr	r3, [r3, #0]
 8002d7c:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8002d80:	2b00      	cmp	r3, #0
 8002d82:	d00b      	beq.n	8002d9c <HAL_RCCEx_PeriphCLKConfig+0x468>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SDMMC1CLKSOURCE(PeriphClkInit->Sdmmc1ClockSelection));

    /* Configure the SDMMC1 clock source */
    __HAL_RCC_SDMMC1_CONFIG(PeriphClkInit->Sdmmc1ClockSelection);
 8002d84:	4b0f      	ldr	r3, [pc, #60]	@ (8002dc4 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8002d86:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002d8a:	f023 5280 	bic.w	r2, r3, #268435456	@ 0x10000000
 8002d8e:	687b      	ldr	r3, [r7, #4]
 8002d90:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8002d94:	490b      	ldr	r1, [pc, #44]	@ (8002dc4 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8002d96:	4313      	orrs	r3, r2
 8002d98:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

#if defined (STM32F765xx) || defined (STM32F767xx) || defined (STM32F769xx) || defined (STM32F777xx) || defined (STM32F779xx)
  /*------------------------------------- SDMMC2 Configuration ------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC2) == RCC_PERIPHCLK_SDMMC2)
 8002d9c:	687b      	ldr	r3, [r7, #4]
 8002d9e:	681b      	ldr	r3, [r3, #0]
 8002da0:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 8002da4:	2b00      	cmp	r3, #0
 8002da6:	d00f      	beq.n	8002dc8 <HAL_RCCEx_PeriphCLKConfig+0x494>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SDMMC2CLKSOURCE(PeriphClkInit->Sdmmc2ClockSelection));

    /* Configure the SDMMC2 clock source */
    __HAL_RCC_SDMMC2_CONFIG(PeriphClkInit->Sdmmc2ClockSelection);
 8002da8:	4b06      	ldr	r3, [pc, #24]	@ (8002dc4 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8002daa:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002dae:	f023 5200 	bic.w	r2, r3, #536870912	@ 0x20000000
 8002db2:	687b      	ldr	r3, [r7, #4]
 8002db4:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8002db8:	4902      	ldr	r1, [pc, #8]	@ (8002dc4 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8002dba:	4313      	orrs	r3, r2
 8002dbc:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
 8002dc0:	e002      	b.n	8002dc8 <HAL_RCCEx_PeriphCLKConfig+0x494>
 8002dc2:	bf00      	nop
 8002dc4:	40023800 	.word	0x40023800
  }

  /*------------------------------------- DFSDM1 Configuration -------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1) == RCC_PERIPHCLK_DFSDM1)
 8002dc8:	687b      	ldr	r3, [r7, #4]
 8002dca:	681b      	ldr	r3, [r3, #0]
 8002dcc:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8002dd0:	2b00      	cmp	r3, #0
 8002dd2:	d00b      	beq.n	8002dec <HAL_RCCEx_PeriphCLKConfig+0x4b8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1CLKSOURCE(PeriphClkInit->Dfsdm1ClockSelection));

    /* Configure the DFSDM1 interface clock source */
    __HAL_RCC_DFSDM1_CONFIG(PeriphClkInit->Dfsdm1ClockSelection);
 8002dd4:	4b8a      	ldr	r3, [pc, #552]	@ (8003000 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8002dd6:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8002dda:	f023 7200 	bic.w	r2, r3, #33554432	@ 0x2000000
 8002dde:	687b      	ldr	r3, [r7, #4]
 8002de0:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002de4:	4986      	ldr	r1, [pc, #536]	@ (8003000 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8002de6:	4313      	orrs	r3, r2
 8002de8:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c
  }

  /*------------------------------------- DFSDM AUDIO Configuration -------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1_AUDIO) == RCC_PERIPHCLK_DFSDM1_AUDIO)
 8002dec:	687b      	ldr	r3, [r7, #4]
 8002dee:	681b      	ldr	r3, [r3, #0]
 8002df0:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002df4:	2b00      	cmp	r3, #0
 8002df6:	d00b      	beq.n	8002e10 <HAL_RCCEx_PeriphCLKConfig+0x4dc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1AUDIOCLKSOURCE(PeriphClkInit->Dfsdm1AudioClockSelection));

    /* Configure the DFSDM interface clock source */
    __HAL_RCC_DFSDM1AUDIO_CONFIG(PeriphClkInit->Dfsdm1AudioClockSelection);
 8002df8:	4b81      	ldr	r3, [pc, #516]	@ (8003000 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8002dfa:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8002dfe:	f023 6280 	bic.w	r2, r3, #67108864	@ 0x4000000
 8002e02:	687b      	ldr	r3, [r7, #4]
 8002e04:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8002e08:	497d      	ldr	r1, [pc, #500]	@ (8003000 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8002e0a:	4313      	orrs	r3, r2
 8002e0c:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c
  }
#endif /* STM32F767xx || STM32F769xx || STM32F777xx || STM32F779xx */

  /*-------------------------------------- PLLI2S Configuration ---------------------------------*/
  /* PLLI2S is configured when a peripheral will use it as source clock : SAI1, SAI2, I2S or SPDIF-RX */
  if((plli2sused == 1) || ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S))
 8002e10:	69fb      	ldr	r3, [r7, #28]
 8002e12:	2b01      	cmp	r3, #1
 8002e14:	d006      	beq.n	8002e24 <HAL_RCCEx_PeriphCLKConfig+0x4f0>
 8002e16:	687b      	ldr	r3, [r7, #4]
 8002e18:	681b      	ldr	r3, [r3, #0]
 8002e1a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002e1e:	2b00      	cmp	r3, #0
 8002e20:	f000 80d6 	beq.w	8002fd0 <HAL_RCCEx_PeriphCLKConfig+0x69c>
  {
    /* Disable the PLLI2S */
    __HAL_RCC_PLLI2S_DISABLE();
 8002e24:	4b76      	ldr	r3, [pc, #472]	@ (8003000 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8002e26:	681b      	ldr	r3, [r3, #0]
 8002e28:	4a75      	ldr	r2, [pc, #468]	@ (8003000 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8002e2a:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 8002e2e:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8002e30:	f7fe f8ce 	bl	8000fd0 <HAL_GetTick>
 8002e34:	6178      	str	r0, [r7, #20]

    /* Wait till PLLI2S is disabled */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 8002e36:	e008      	b.n	8002e4a <HAL_RCCEx_PeriphCLKConfig+0x516>
    {
      if((HAL_GetTick() - tickstart) > PLLI2S_TIMEOUT_VALUE)
 8002e38:	f7fe f8ca 	bl	8000fd0 <HAL_GetTick>
 8002e3c:	4602      	mov	r2, r0
 8002e3e:	697b      	ldr	r3, [r7, #20]
 8002e40:	1ad3      	subs	r3, r2, r3
 8002e42:	2b64      	cmp	r3, #100	@ 0x64
 8002e44:	d901      	bls.n	8002e4a <HAL_RCCEx_PeriphCLKConfig+0x516>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8002e46:	2303      	movs	r3, #3
 8002e48:	e195      	b.n	8003176 <HAL_RCCEx_PeriphCLKConfig+0x842>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 8002e4a:	4b6d      	ldr	r3, [pc, #436]	@ (8003000 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8002e4c:	681b      	ldr	r3, [r3, #0]
 8002e4e:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8002e52:	2b00      	cmp	r3, #0
 8002e54:	d1f0      	bne.n	8002e38 <HAL_RCCEx_PeriphCLKConfig+0x504>

    /* check for common PLLI2S Parameters */
    assert_param(IS_RCC_PLLI2SN_VALUE(PeriphClkInit->PLLI2S.PLLI2SN));

    /*----------------- In Case of PLLI2S is selected as source clock for I2S -------------------*/
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S) && (PeriphClkInit->I2sClockSelection == RCC_I2SCLKSOURCE_PLLI2S)))
 8002e56:	687b      	ldr	r3, [r7, #4]
 8002e58:	681b      	ldr	r3, [r3, #0]
 8002e5a:	f003 0301 	and.w	r3, r3, #1
 8002e5e:	2b00      	cmp	r3, #0
 8002e60:	d021      	beq.n	8002ea6 <HAL_RCCEx_PeriphCLKConfig+0x572>
 8002e62:	687b      	ldr	r3, [r7, #4]
 8002e64:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8002e66:	2b00      	cmp	r3, #0
 8002e68:	d11d      	bne.n	8002ea6 <HAL_RCCEx_PeriphCLKConfig+0x572>
    {
      /* check for Parameters */
      assert_param(IS_RCC_PLLI2SR_VALUE(PeriphClkInit->PLLI2S.PLLI2SR));

      /* Read PLLI2SP and PLLI2SQ value from PLLI2SCFGR register (this value is not needed for I2S configuration) */
      tmpreg0 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SP) >> RCC_PLLI2SCFGR_PLLI2SP_Pos);
 8002e6a:	4b65      	ldr	r3, [pc, #404]	@ (8003000 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8002e6c:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8002e70:	0c1b      	lsrs	r3, r3, #16
 8002e72:	f003 0303 	and.w	r3, r3, #3
 8002e76:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SQ) >> RCC_PLLI2SCFGR_PLLI2SQ_Pos);
 8002e78:	4b61      	ldr	r3, [pc, #388]	@ (8003000 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8002e7a:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8002e7e:	0e1b      	lsrs	r3, r3, #24
 8002e80:	f003 030f 	and.w	r3, r3, #15
 8002e84:	60fb      	str	r3, [r7, #12]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) x (PLLI2SN/PLLM) */
      /* I2SCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SR */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , tmpreg0, tmpreg1, PeriphClkInit->PLLI2S.PLLI2SR);
 8002e86:	687b      	ldr	r3, [r7, #4]
 8002e88:	685b      	ldr	r3, [r3, #4]
 8002e8a:	019a      	lsls	r2, r3, #6
 8002e8c:	693b      	ldr	r3, [r7, #16]
 8002e8e:	041b      	lsls	r3, r3, #16
 8002e90:	431a      	orrs	r2, r3
 8002e92:	68fb      	ldr	r3, [r7, #12]
 8002e94:	061b      	lsls	r3, r3, #24
 8002e96:	431a      	orrs	r2, r3
 8002e98:	687b      	ldr	r3, [r7, #4]
 8002e9a:	689b      	ldr	r3, [r3, #8]
 8002e9c:	071b      	lsls	r3, r3, #28
 8002e9e:	4958      	ldr	r1, [pc, #352]	@ (8003000 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8002ea0:	4313      	orrs	r3, r2
 8002ea2:	f8c1 3084 	str.w	r3, [r1, #132]	@ 0x84
    }

    /*----------------- In Case of PLLI2S is selected as source clock for SAI -------------------*/
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)) ||
 8002ea6:	687b      	ldr	r3, [r7, #4]
 8002ea8:	681b      	ldr	r3, [r3, #0]
 8002eaa:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8002eae:	2b00      	cmp	r3, #0
 8002eb0:	d004      	beq.n	8002ebc <HAL_RCCEx_PeriphCLKConfig+0x588>
 8002eb2:	687b      	ldr	r3, [r7, #4]
 8002eb4:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002eb6:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8002eba:	d00a      	beq.n	8002ed2 <HAL_RCCEx_PeriphCLKConfig+0x59e>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)))
 8002ebc:	687b      	ldr	r3, [r7, #4]
 8002ebe:	681b      	ldr	r3, [r3, #0]
 8002ec0:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)) ||
 8002ec4:	2b00      	cmp	r3, #0
 8002ec6:	d02e      	beq.n	8002f26 <HAL_RCCEx_PeriphCLKConfig+0x5f2>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)))
 8002ec8:	687b      	ldr	r3, [r7, #4]
 8002eca:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002ecc:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8002ed0:	d129      	bne.n	8002f26 <HAL_RCCEx_PeriphCLKConfig+0x5f2>
      assert_param(IS_RCC_PLLI2SQ_VALUE(PeriphClkInit->PLLI2S.PLLI2SQ));
      /* Check for PLLI2S/DIVQ parameters */
      assert_param(IS_RCC_PLLI2S_DIVQ_VALUE(PeriphClkInit->PLLI2SDivQ));

      /* Read PLLI2SP and PLLI2SR values from PLLI2SCFGR register (this value is not needed for SAI configuration) */
      tmpreg0 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SP) >> RCC_PLLI2SCFGR_PLLI2SP_Pos);
 8002ed2:	4b4b      	ldr	r3, [pc, #300]	@ (8003000 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8002ed4:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8002ed8:	0c1b      	lsrs	r3, r3, #16
 8002eda:	f003 0303 	and.w	r3, r3, #3
 8002ede:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLI2SCFGR_PLLI2SR_Pos);
 8002ee0:	4b47      	ldr	r3, [pc, #284]	@ (8003000 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8002ee2:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8002ee6:	0f1b      	lsrs	r3, r3, #28
 8002ee8:	f003 0307 	and.w	r3, r3, #7
 8002eec:	60fb      	str	r3, [r7, #12]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLI2S_VCO Output = PLLI2S_VCO Input * PLLI2SN */
      /* SAI_CLK(first level) = PLLI2S_VCO Output/PLLI2SQ */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN, tmpreg0, PeriphClkInit->PLLI2S.PLLI2SQ, tmpreg1);
 8002eee:	687b      	ldr	r3, [r7, #4]
 8002ef0:	685b      	ldr	r3, [r3, #4]
 8002ef2:	019a      	lsls	r2, r3, #6
 8002ef4:	693b      	ldr	r3, [r7, #16]
 8002ef6:	041b      	lsls	r3, r3, #16
 8002ef8:	431a      	orrs	r2, r3
 8002efa:	687b      	ldr	r3, [r7, #4]
 8002efc:	68db      	ldr	r3, [r3, #12]
 8002efe:	061b      	lsls	r3, r3, #24
 8002f00:	431a      	orrs	r2, r3
 8002f02:	68fb      	ldr	r3, [r7, #12]
 8002f04:	071b      	lsls	r3, r3, #28
 8002f06:	493e      	ldr	r1, [pc, #248]	@ (8003000 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8002f08:	4313      	orrs	r3, r2
 8002f0a:	f8c1 3084 	str.w	r3, [r1, #132]	@ 0x84

      /* SAI_CLK_x = SAI_CLK(first level)/PLLI2SDIVQ */
      __HAL_RCC_PLLI2S_PLLSAICLKDIVQ_CONFIG(PeriphClkInit->PLLI2SDivQ);
 8002f0e:	4b3c      	ldr	r3, [pc, #240]	@ (8003000 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8002f10:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8002f14:	f023 021f 	bic.w	r2, r3, #31
 8002f18:	687b      	ldr	r3, [r7, #4]
 8002f1a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002f1c:	3b01      	subs	r3, #1
 8002f1e:	4938      	ldr	r1, [pc, #224]	@ (8003000 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8002f20:	4313      	orrs	r3, r2
 8002f22:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c
    }

    /*----------------- In Case of PLLI2S is selected as source clock for SPDIF-RX -------------------*/
    if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX)
 8002f26:	687b      	ldr	r3, [r7, #4]
 8002f28:	681b      	ldr	r3, [r3, #0]
 8002f2a:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8002f2e:	2b00      	cmp	r3, #0
 8002f30:	d01d      	beq.n	8002f6e <HAL_RCCEx_PeriphCLKConfig+0x63a>
    {
      /* check for Parameters */
      assert_param(IS_RCC_PLLI2SP_VALUE(PeriphClkInit->PLLI2S.PLLI2SP));

     /* Read PLLI2SR value from PLLI2SCFGR register (this value is not needed for SPDIF-RX configuration) */
      tmpreg0 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SQ) >> RCC_PLLI2SCFGR_PLLI2SQ_Pos);
 8002f32:	4b33      	ldr	r3, [pc, #204]	@ (8003000 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8002f34:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8002f38:	0e1b      	lsrs	r3, r3, #24
 8002f3a:	f003 030f 	and.w	r3, r3, #15
 8002f3e:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLI2SCFGR_PLLI2SR_Pos);
 8002f40:	4b2f      	ldr	r3, [pc, #188]	@ (8003000 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8002f42:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8002f46:	0f1b      	lsrs	r3, r3, #28
 8002f48:	f003 0307 	and.w	r3, r3, #7
 8002f4c:	60fb      	str	r3, [r7, #12]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) x (PLLI2SN/PLLM) */
      /* SPDIFCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SP */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , PeriphClkInit->PLLI2S.PLLI2SP, tmpreg0, tmpreg1);
 8002f4e:	687b      	ldr	r3, [r7, #4]
 8002f50:	685b      	ldr	r3, [r3, #4]
 8002f52:	019a      	lsls	r2, r3, #6
 8002f54:	687b      	ldr	r3, [r7, #4]
 8002f56:	691b      	ldr	r3, [r3, #16]
 8002f58:	041b      	lsls	r3, r3, #16
 8002f5a:	431a      	orrs	r2, r3
 8002f5c:	693b      	ldr	r3, [r7, #16]
 8002f5e:	061b      	lsls	r3, r3, #24
 8002f60:	431a      	orrs	r2, r3
 8002f62:	68fb      	ldr	r3, [r7, #12]
 8002f64:	071b      	lsls	r3, r3, #28
 8002f66:	4926      	ldr	r1, [pc, #152]	@ (8003000 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8002f68:	4313      	orrs	r3, r2
 8002f6a:	f8c1 3084 	str.w	r3, [r1, #132]	@ 0x84
    }

    /*----------------- In Case of PLLI2S is just selected  -----------------*/
    if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S)
 8002f6e:	687b      	ldr	r3, [r7, #4]
 8002f70:	681b      	ldr	r3, [r3, #0]
 8002f72:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002f76:	2b00      	cmp	r3, #0
 8002f78:	d011      	beq.n	8002f9e <HAL_RCCEx_PeriphCLKConfig+0x66a>
      assert_param(IS_RCC_PLLI2SQ_VALUE(PeriphClkInit->PLLI2S.PLLI2SQ));

      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) x (PLLI2SN/PLLI2SM) */
      /* SPDIFRXCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SP */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , PeriphClkInit->PLLI2S.PLLI2SP, PeriphClkInit->PLLI2S.PLLI2SQ, PeriphClkInit->PLLI2S.PLLI2SR);
 8002f7a:	687b      	ldr	r3, [r7, #4]
 8002f7c:	685b      	ldr	r3, [r3, #4]
 8002f7e:	019a      	lsls	r2, r3, #6
 8002f80:	687b      	ldr	r3, [r7, #4]
 8002f82:	691b      	ldr	r3, [r3, #16]
 8002f84:	041b      	lsls	r3, r3, #16
 8002f86:	431a      	orrs	r2, r3
 8002f88:	687b      	ldr	r3, [r7, #4]
 8002f8a:	68db      	ldr	r3, [r3, #12]
 8002f8c:	061b      	lsls	r3, r3, #24
 8002f8e:	431a      	orrs	r2, r3
 8002f90:	687b      	ldr	r3, [r7, #4]
 8002f92:	689b      	ldr	r3, [r3, #8]
 8002f94:	071b      	lsls	r3, r3, #28
 8002f96:	491a      	ldr	r1, [pc, #104]	@ (8003000 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8002f98:	4313      	orrs	r3, r2
 8002f9a:	f8c1 3084 	str.w	r3, [r1, #132]	@ 0x84
    }

    /* Enable the PLLI2S */
    __HAL_RCC_PLLI2S_ENABLE();
 8002f9e:	4b18      	ldr	r3, [pc, #96]	@ (8003000 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8002fa0:	681b      	ldr	r3, [r3, #0]
 8002fa2:	4a17      	ldr	r2, [pc, #92]	@ (8003000 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8002fa4:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 8002fa8:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8002faa:	f7fe f811 	bl	8000fd0 <HAL_GetTick>
 8002fae:	6178      	str	r0, [r7, #20]

    /* Wait till PLLI2S is ready */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 8002fb0:	e008      	b.n	8002fc4 <HAL_RCCEx_PeriphCLKConfig+0x690>
    {
      if((HAL_GetTick() - tickstart) > PLLI2S_TIMEOUT_VALUE)
 8002fb2:	f7fe f80d 	bl	8000fd0 <HAL_GetTick>
 8002fb6:	4602      	mov	r2, r0
 8002fb8:	697b      	ldr	r3, [r7, #20]
 8002fba:	1ad3      	subs	r3, r2, r3
 8002fbc:	2b64      	cmp	r3, #100	@ 0x64
 8002fbe:	d901      	bls.n	8002fc4 <HAL_RCCEx_PeriphCLKConfig+0x690>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8002fc0:	2303      	movs	r3, #3
 8002fc2:	e0d8      	b.n	8003176 <HAL_RCCEx_PeriphCLKConfig+0x842>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 8002fc4:	4b0e      	ldr	r3, [pc, #56]	@ (8003000 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8002fc6:	681b      	ldr	r3, [r3, #0]
 8002fc8:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8002fcc:	2b00      	cmp	r3, #0
 8002fce:	d0f0      	beq.n	8002fb2 <HAL_RCCEx_PeriphCLKConfig+0x67e>
    }
  }

  /*-------------------------------------- PLLSAI Configuration ---------------------------------*/
  /* PLLSAI is configured when a peripheral will use it as source clock : SAI1, SAI2, LTDC or CK48 */
  if(pllsaiused == 1)
 8002fd0:	69bb      	ldr	r3, [r7, #24]
 8002fd2:	2b01      	cmp	r3, #1
 8002fd4:	f040 80ce 	bne.w	8003174 <HAL_RCCEx_PeriphCLKConfig+0x840>
  {
    /* Disable PLLSAI Clock */
    __HAL_RCC_PLLSAI_DISABLE();
 8002fd8:	4b09      	ldr	r3, [pc, #36]	@ (8003000 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8002fda:	681b      	ldr	r3, [r3, #0]
 8002fdc:	4a08      	ldr	r2, [pc, #32]	@ (8003000 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8002fde:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8002fe2:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8002fe4:	f7fd fff4 	bl	8000fd0 <HAL_GetTick>
 8002fe8:	6178      	str	r0, [r7, #20]

    /* Wait till PLLSAI is disabled */
    while(__HAL_RCC_PLLSAI_GET_FLAG() != RESET)
 8002fea:	e00b      	b.n	8003004 <HAL_RCCEx_PeriphCLKConfig+0x6d0>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI_TIMEOUT_VALUE)
 8002fec:	f7fd fff0 	bl	8000fd0 <HAL_GetTick>
 8002ff0:	4602      	mov	r2, r0
 8002ff2:	697b      	ldr	r3, [r7, #20]
 8002ff4:	1ad3      	subs	r3, r2, r3
 8002ff6:	2b64      	cmp	r3, #100	@ 0x64
 8002ff8:	d904      	bls.n	8003004 <HAL_RCCEx_PeriphCLKConfig+0x6d0>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8002ffa:	2303      	movs	r3, #3
 8002ffc:	e0bb      	b.n	8003176 <HAL_RCCEx_PeriphCLKConfig+0x842>
 8002ffe:	bf00      	nop
 8003000:	40023800 	.word	0x40023800
    while(__HAL_RCC_PLLSAI_GET_FLAG() != RESET)
 8003004:	4b5e      	ldr	r3, [pc, #376]	@ (8003180 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8003006:	681b      	ldr	r3, [r3, #0]
 8003008:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 800300c:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8003010:	d0ec      	beq.n	8002fec <HAL_RCCEx_PeriphCLKConfig+0x6b8>

    /* Check the PLLSAI division factors */
    assert_param(IS_RCC_PLLSAIN_VALUE(PeriphClkInit->PLLSAI.PLLSAIN));

    /*----------------- In Case of PLLSAI is selected as source clock for SAI -------------------*/
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)) ||\
 8003012:	687b      	ldr	r3, [r7, #4]
 8003014:	681b      	ldr	r3, [r3, #0]
 8003016:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 800301a:	2b00      	cmp	r3, #0
 800301c:	d003      	beq.n	8003026 <HAL_RCCEx_PeriphCLKConfig+0x6f2>
 800301e:	687b      	ldr	r3, [r7, #4]
 8003020:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003022:	2b00      	cmp	r3, #0
 8003024:	d009      	beq.n	800303a <HAL_RCCEx_PeriphCLKConfig+0x706>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)))
 8003026:	687b      	ldr	r3, [r7, #4]
 8003028:	681b      	ldr	r3, [r3, #0]
 800302a:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)) ||\
 800302e:	2b00      	cmp	r3, #0
 8003030:	d02e      	beq.n	8003090 <HAL_RCCEx_PeriphCLKConfig+0x75c>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)))
 8003032:	687b      	ldr	r3, [r7, #4]
 8003034:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003036:	2b00      	cmp	r3, #0
 8003038:	d12a      	bne.n	8003090 <HAL_RCCEx_PeriphCLKConfig+0x75c>
      assert_param(IS_RCC_PLLSAIQ_VALUE(PeriphClkInit->PLLSAI.PLLSAIQ));
      /* check for PLLSAI/DIVQ Parameter */
      assert_param(IS_RCC_PLLSAI_DIVQ_VALUE(PeriphClkInit->PLLSAIDivQ));

      /* Read PLLSAIP value from PLLSAICFGR register (this value is not needed for SAI configuration) */
      tmpreg0 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIP) >> RCC_PLLSAICFGR_PLLSAIP_Pos);
 800303a:	4b51      	ldr	r3, [pc, #324]	@ (8003180 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 800303c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003040:	0c1b      	lsrs	r3, r3, #16
 8003042:	f003 0303 	and.w	r3, r3, #3
 8003046:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLSAICFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLSAICFGR_PLLSAIR_Pos);
 8003048:	4b4d      	ldr	r3, [pc, #308]	@ (8003180 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 800304a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800304e:	0f1b      	lsrs	r3, r3, #28
 8003050:	f003 0307 	and.w	r3, r3, #7
 8003054:	60fb      	str	r3, [r7, #12]
      /* PLLSAI_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLSAI_VCO Output = PLLSAI_VCO Input * PLLSAIN */
      /* SAI_CLK(first level) = PLLSAI_VCO Output/PLLSAIQ */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN , tmpreg0, PeriphClkInit->PLLSAI.PLLSAIQ, tmpreg1);
 8003056:	687b      	ldr	r3, [r7, #4]
 8003058:	695b      	ldr	r3, [r3, #20]
 800305a:	019a      	lsls	r2, r3, #6
 800305c:	693b      	ldr	r3, [r7, #16]
 800305e:	041b      	lsls	r3, r3, #16
 8003060:	431a      	orrs	r2, r3
 8003062:	687b      	ldr	r3, [r7, #4]
 8003064:	699b      	ldr	r3, [r3, #24]
 8003066:	061b      	lsls	r3, r3, #24
 8003068:	431a      	orrs	r2, r3
 800306a:	68fb      	ldr	r3, [r7, #12]
 800306c:	071b      	lsls	r3, r3, #28
 800306e:	4944      	ldr	r1, [pc, #272]	@ (8003180 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8003070:	4313      	orrs	r3, r2
 8003072:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

      /* SAI_CLK_x = SAI_CLK(first level)/PLLSAIDIVQ */
      __HAL_RCC_PLLSAI_PLLSAICLKDIVQ_CONFIG(PeriphClkInit->PLLSAIDivQ);
 8003076:	4b42      	ldr	r3, [pc, #264]	@ (8003180 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8003078:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800307c:	f423 52f8 	bic.w	r2, r3, #7936	@ 0x1f00
 8003080:	687b      	ldr	r3, [r7, #4]
 8003082:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003084:	3b01      	subs	r3, #1
 8003086:	021b      	lsls	r3, r3, #8
 8003088:	493d      	ldr	r1, [pc, #244]	@ (8003180 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 800308a:	4313      	orrs	r3, r2
 800308c:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c
    }

    /*----------------- In Case of PLLSAI is selected as source clock for CLK48 -------------------*/
    /* In Case of PLLI2S is selected as source clock for CK48 */
    if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CLK48) == RCC_PERIPHCLK_CLK48) && (PeriphClkInit->Clk48ClockSelection == RCC_CLK48SOURCE_PLLSAIP))
 8003090:	687b      	ldr	r3, [r7, #4]
 8003092:	681b      	ldr	r3, [r3, #0]
 8003094:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8003098:	2b00      	cmp	r3, #0
 800309a:	d022      	beq.n	80030e2 <HAL_RCCEx_PeriphCLKConfig+0x7ae>
 800309c:	687b      	ldr	r3, [r7, #4]
 800309e:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 80030a0:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 80030a4:	d11d      	bne.n	80030e2 <HAL_RCCEx_PeriphCLKConfig+0x7ae>
    {
      /* check for Parameters */
      assert_param(IS_RCC_PLLSAIP_VALUE(PeriphClkInit->PLLSAI.PLLSAIP));
      /* Read PLLSAIQ and PLLSAIR value from PLLSAICFGR register (this value is not needed for CK48 configuration) */
      tmpreg0 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIQ) >> RCC_PLLSAICFGR_PLLSAIQ_Pos);
 80030a6:	4b36      	ldr	r3, [pc, #216]	@ (8003180 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 80030a8:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80030ac:	0e1b      	lsrs	r3, r3, #24
 80030ae:	f003 030f 	and.w	r3, r3, #15
 80030b2:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIR) >> RCC_PLLSAICFGR_PLLSAIR_Pos);
 80030b4:	4b32      	ldr	r3, [pc, #200]	@ (8003180 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 80030b6:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80030ba:	0f1b      	lsrs	r3, r3, #28
 80030bc:	f003 0307 	and.w	r3, r3, #7
 80030c0:	60fb      	str	r3, [r7, #12]

      /* Configure the PLLSAI division factors */
      /* PLLSAI_VCO = f(VCO clock) = f(PLLSAI clock input) x (PLLI2SN/PLLM) */
      /* 48CLK = f(PLLSAI clock output) = f(VCO clock) / PLLSAIP */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN , PeriphClkInit->PLLSAI.PLLSAIP, tmpreg0, tmpreg1);
 80030c2:	687b      	ldr	r3, [r7, #4]
 80030c4:	695b      	ldr	r3, [r3, #20]
 80030c6:	019a      	lsls	r2, r3, #6
 80030c8:	687b      	ldr	r3, [r7, #4]
 80030ca:	6a1b      	ldr	r3, [r3, #32]
 80030cc:	041b      	lsls	r3, r3, #16
 80030ce:	431a      	orrs	r2, r3
 80030d0:	693b      	ldr	r3, [r7, #16]
 80030d2:	061b      	lsls	r3, r3, #24
 80030d4:	431a      	orrs	r2, r3
 80030d6:	68fb      	ldr	r3, [r7, #12]
 80030d8:	071b      	lsls	r3, r3, #28
 80030da:	4929      	ldr	r1, [pc, #164]	@ (8003180 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 80030dc:	4313      	orrs	r3, r2
 80030de:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    }

#if defined(STM32F746xx) || defined(STM32F756xx) || defined (STM32F767xx) || defined (STM32F769xx) || defined (STM32F777xx) || defined (STM32F779xx) || defined (STM32F750xx)
    /*---------------------------- LTDC configuration -------------------------------*/
    if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == (RCC_PERIPHCLK_LTDC))
 80030e2:	687b      	ldr	r3, [r7, #4]
 80030e4:	681b      	ldr	r3, [r3, #0]
 80030e6:	f003 0308 	and.w	r3, r3, #8
 80030ea:	2b00      	cmp	r3, #0
 80030ec:	d028      	beq.n	8003140 <HAL_RCCEx_PeriphCLKConfig+0x80c>
    {
      assert_param(IS_RCC_PLLSAIR_VALUE(PeriphClkInit->PLLSAI.PLLSAIR));
      assert_param(IS_RCC_PLLSAI_DIVR_VALUE(PeriphClkInit->PLLSAIDivR));

      /* Read PLLSAIP and PLLSAIQ value from PLLSAICFGR register (these value are not needed for LTDC configuration) */
      tmpreg0 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIQ) >> RCC_PLLSAICFGR_PLLSAIQ_Pos);
 80030ee:	4b24      	ldr	r3, [pc, #144]	@ (8003180 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 80030f0:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80030f4:	0e1b      	lsrs	r3, r3, #24
 80030f6:	f003 030f 	and.w	r3, r3, #15
 80030fa:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIP) >> RCC_PLLSAICFGR_PLLSAIP_Pos);
 80030fc:	4b20      	ldr	r3, [pc, #128]	@ (8003180 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 80030fe:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003102:	0c1b      	lsrs	r3, r3, #16
 8003104:	f003 0303 	and.w	r3, r3, #3
 8003108:	60fb      	str	r3, [r7, #12]

      /* PLLSAI_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLSAI_VCO Output = PLLSAI_VCO Input * PLLSAIN */
      /* LTDC_CLK(first level) = PLLSAI_VCO Output/PLLSAIR */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN , tmpreg1, tmpreg0, PeriphClkInit->PLLSAI.PLLSAIR);
 800310a:	687b      	ldr	r3, [r7, #4]
 800310c:	695b      	ldr	r3, [r3, #20]
 800310e:	019a      	lsls	r2, r3, #6
 8003110:	68fb      	ldr	r3, [r7, #12]
 8003112:	041b      	lsls	r3, r3, #16
 8003114:	431a      	orrs	r2, r3
 8003116:	693b      	ldr	r3, [r7, #16]
 8003118:	061b      	lsls	r3, r3, #24
 800311a:	431a      	orrs	r2, r3
 800311c:	687b      	ldr	r3, [r7, #4]
 800311e:	69db      	ldr	r3, [r3, #28]
 8003120:	071b      	lsls	r3, r3, #28
 8003122:	4917      	ldr	r1, [pc, #92]	@ (8003180 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8003124:	4313      	orrs	r3, r2
 8003126:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

      /* LTDC_CLK = LTDC_CLK(first level)/PLLSAIDIVR */
      __HAL_RCC_PLLSAI_PLLSAICLKDIVR_CONFIG(PeriphClkInit->PLLSAIDivR);
 800312a:	4b15      	ldr	r3, [pc, #84]	@ (8003180 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 800312c:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8003130:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 8003134:	687b      	ldr	r3, [r7, #4]
 8003136:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003138:	4911      	ldr	r1, [pc, #68]	@ (8003180 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 800313a:	4313      	orrs	r3, r2
 800313c:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c
    }
#endif /* STM32F746xx || STM32F756xx || STM32F767xx || STM32F769xx || STM32F777xx || STM32F779xx || STM32F750xx  */

    /* Enable PLLSAI Clock */
    __HAL_RCC_PLLSAI_ENABLE();
 8003140:	4b0f      	ldr	r3, [pc, #60]	@ (8003180 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8003142:	681b      	ldr	r3, [r3, #0]
 8003144:	4a0e      	ldr	r2, [pc, #56]	@ (8003180 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8003146:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800314a:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800314c:	f7fd ff40 	bl	8000fd0 <HAL_GetTick>
 8003150:	6178      	str	r0, [r7, #20]

    /* Wait till PLLSAI is ready */
    while(__HAL_RCC_PLLSAI_GET_FLAG() == RESET)
 8003152:	e008      	b.n	8003166 <HAL_RCCEx_PeriphCLKConfig+0x832>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI_TIMEOUT_VALUE)
 8003154:	f7fd ff3c 	bl	8000fd0 <HAL_GetTick>
 8003158:	4602      	mov	r2, r0
 800315a:	697b      	ldr	r3, [r7, #20]
 800315c:	1ad3      	subs	r3, r2, r3
 800315e:	2b64      	cmp	r3, #100	@ 0x64
 8003160:	d901      	bls.n	8003166 <HAL_RCCEx_PeriphCLKConfig+0x832>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8003162:	2303      	movs	r3, #3
 8003164:	e007      	b.n	8003176 <HAL_RCCEx_PeriphCLKConfig+0x842>
    while(__HAL_RCC_PLLSAI_GET_FLAG() == RESET)
 8003166:	4b06      	ldr	r3, [pc, #24]	@ (8003180 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8003168:	681b      	ldr	r3, [r3, #0]
 800316a:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 800316e:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8003172:	d1ef      	bne.n	8003154 <HAL_RCCEx_PeriphCLKConfig+0x820>
      }
    }
  }
  return HAL_OK;
 8003174:	2300      	movs	r3, #0
}
 8003176:	4618      	mov	r0, r3
 8003178:	3720      	adds	r7, #32
 800317a:	46bd      	mov	sp, r7
 800317c:	bd80      	pop	{r7, pc}
 800317e:	bf00      	nop
 8003180:	40023800 	.word	0x40023800

08003184 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8003184:	b580      	push	{r7, lr}
 8003186:	b082      	sub	sp, #8
 8003188:	af00      	add	r7, sp, #0
 800318a:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 800318c:	687b      	ldr	r3, [r7, #4]
 800318e:	2b00      	cmp	r3, #0
 8003190:	d101      	bne.n	8003196 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8003192:	2301      	movs	r3, #1
 8003194:	e040      	b.n	8003218 <HAL_UART_Init+0x94>
  {
    /* Check the parameters */
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 8003196:	687b      	ldr	r3, [r7, #4]
 8003198:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 800319a:	2b00      	cmp	r3, #0
 800319c:	d106      	bne.n	80031ac <HAL_UART_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 800319e:	687b      	ldr	r3, [r7, #4]
 80031a0:	2200      	movs	r2, #0
 80031a2:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 80031a6:	6878      	ldr	r0, [r7, #4]
 80031a8:	f7fd fd4e 	bl	8000c48 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 80031ac:	687b      	ldr	r3, [r7, #4]
 80031ae:	2224      	movs	r2, #36	@ 0x24
 80031b0:	67da      	str	r2, [r3, #124]	@ 0x7c

  __HAL_UART_DISABLE(huart);
 80031b2:	687b      	ldr	r3, [r7, #4]
 80031b4:	681b      	ldr	r3, [r3, #0]
 80031b6:	681a      	ldr	r2, [r3, #0]
 80031b8:	687b      	ldr	r3, [r7, #4]
 80031ba:	681b      	ldr	r3, [r3, #0]
 80031bc:	f022 0201 	bic.w	r2, r2, #1
 80031c0:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 80031c2:	687b      	ldr	r3, [r7, #4]
 80031c4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80031c6:	2b00      	cmp	r3, #0
 80031c8:	d002      	beq.n	80031d0 <HAL_UART_Init+0x4c>
  {
    UART_AdvFeatureConfig(huart);
 80031ca:	6878      	ldr	r0, [r7, #4]
 80031cc:	f000 fb16 	bl	80037fc <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 80031d0:	6878      	ldr	r0, [r7, #4]
 80031d2:	f000 f8af 	bl	8003334 <UART_SetConfig>
 80031d6:	4603      	mov	r3, r0
 80031d8:	2b01      	cmp	r3, #1
 80031da:	d101      	bne.n	80031e0 <HAL_UART_Init+0x5c>
  {
    return HAL_ERROR;
 80031dc:	2301      	movs	r3, #1
 80031de:	e01b      	b.n	8003218 <HAL_UART_Init+0x94>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 80031e0:	687b      	ldr	r3, [r7, #4]
 80031e2:	681b      	ldr	r3, [r3, #0]
 80031e4:	685a      	ldr	r2, [r3, #4]
 80031e6:	687b      	ldr	r3, [r7, #4]
 80031e8:	681b      	ldr	r3, [r3, #0]
 80031ea:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 80031ee:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 80031f0:	687b      	ldr	r3, [r7, #4]
 80031f2:	681b      	ldr	r3, [r3, #0]
 80031f4:	689a      	ldr	r2, [r3, #8]
 80031f6:	687b      	ldr	r3, [r7, #4]
 80031f8:	681b      	ldr	r3, [r3, #0]
 80031fa:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 80031fe:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 8003200:	687b      	ldr	r3, [r7, #4]
 8003202:	681b      	ldr	r3, [r3, #0]
 8003204:	681a      	ldr	r2, [r3, #0]
 8003206:	687b      	ldr	r3, [r7, #4]
 8003208:	681b      	ldr	r3, [r3, #0]
 800320a:	f042 0201 	orr.w	r2, r2, #1
 800320e:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8003210:	6878      	ldr	r0, [r7, #4]
 8003212:	f000 fb95 	bl	8003940 <UART_CheckIdleState>
 8003216:	4603      	mov	r3, r0
}
 8003218:	4618      	mov	r0, r3
 800321a:	3708      	adds	r7, #8
 800321c:	46bd      	mov	sp, r7
 800321e:	bd80      	pop	{r7, pc}

08003220 <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8003220:	b580      	push	{r7, lr}
 8003222:	b08a      	sub	sp, #40	@ 0x28
 8003224:	af02      	add	r7, sp, #8
 8003226:	60f8      	str	r0, [r7, #12]
 8003228:	60b9      	str	r1, [r7, #8]
 800322a:	603b      	str	r3, [r7, #0]
 800322c:	4613      	mov	r3, r2
 800322e:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8003230:	68fb      	ldr	r3, [r7, #12]
 8003232:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8003234:	2b20      	cmp	r3, #32
 8003236:	d177      	bne.n	8003328 <HAL_UART_Transmit+0x108>
  {
    if ((pData == NULL) || (Size == 0U))
 8003238:	68bb      	ldr	r3, [r7, #8]
 800323a:	2b00      	cmp	r3, #0
 800323c:	d002      	beq.n	8003244 <HAL_UART_Transmit+0x24>
 800323e:	88fb      	ldrh	r3, [r7, #6]
 8003240:	2b00      	cmp	r3, #0
 8003242:	d101      	bne.n	8003248 <HAL_UART_Transmit+0x28>
    {
      return  HAL_ERROR;
 8003244:	2301      	movs	r3, #1
 8003246:	e070      	b.n	800332a <HAL_UART_Transmit+0x10a>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003248:	68fb      	ldr	r3, [r7, #12]
 800324a:	2200      	movs	r2, #0
 800324c:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8003250:	68fb      	ldr	r3, [r7, #12]
 8003252:	2221      	movs	r2, #33	@ 0x21
 8003254:	67da      	str	r2, [r3, #124]	@ 0x7c

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8003256:	f7fd febb 	bl	8000fd0 <HAL_GetTick>
 800325a:	6178      	str	r0, [r7, #20]

    huart->TxXferSize  = Size;
 800325c:	68fb      	ldr	r3, [r7, #12]
 800325e:	88fa      	ldrh	r2, [r7, #6]
 8003260:	f8a3 2050 	strh.w	r2, [r3, #80]	@ 0x50
    huart->TxXferCount = Size;
 8003264:	68fb      	ldr	r3, [r7, #12]
 8003266:	88fa      	ldrh	r2, [r7, #6]
 8003268:	f8a3 2052 	strh.w	r2, [r3, #82]	@ 0x52

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800326c:	68fb      	ldr	r3, [r7, #12]
 800326e:	689b      	ldr	r3, [r3, #8]
 8003270:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8003274:	d108      	bne.n	8003288 <HAL_UART_Transmit+0x68>
 8003276:	68fb      	ldr	r3, [r7, #12]
 8003278:	691b      	ldr	r3, [r3, #16]
 800327a:	2b00      	cmp	r3, #0
 800327c:	d104      	bne.n	8003288 <HAL_UART_Transmit+0x68>
    {
      pdata8bits  = NULL;
 800327e:	2300      	movs	r3, #0
 8003280:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8003282:	68bb      	ldr	r3, [r7, #8]
 8003284:	61bb      	str	r3, [r7, #24]
 8003286:	e003      	b.n	8003290 <HAL_UART_Transmit+0x70>
    }
    else
    {
      pdata8bits  = pData;
 8003288:	68bb      	ldr	r3, [r7, #8]
 800328a:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 800328c:	2300      	movs	r3, #0
 800328e:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 8003290:	e02f      	b.n	80032f2 <HAL_UART_Transmit+0xd2>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8003292:	683b      	ldr	r3, [r7, #0]
 8003294:	9300      	str	r3, [sp, #0]
 8003296:	697b      	ldr	r3, [r7, #20]
 8003298:	2200      	movs	r2, #0
 800329a:	2180      	movs	r1, #128	@ 0x80
 800329c:	68f8      	ldr	r0, [r7, #12]
 800329e:	f000 fbf7 	bl	8003a90 <UART_WaitOnFlagUntilTimeout>
 80032a2:	4603      	mov	r3, r0
 80032a4:	2b00      	cmp	r3, #0
 80032a6:	d004      	beq.n	80032b2 <HAL_UART_Transmit+0x92>
      {

        huart->gState = HAL_UART_STATE_READY;
 80032a8:	68fb      	ldr	r3, [r7, #12]
 80032aa:	2220      	movs	r2, #32
 80032ac:	67da      	str	r2, [r3, #124]	@ 0x7c

        return HAL_TIMEOUT;
 80032ae:	2303      	movs	r3, #3
 80032b0:	e03b      	b.n	800332a <HAL_UART_Transmit+0x10a>
      }
      if (pdata8bits == NULL)
 80032b2:	69fb      	ldr	r3, [r7, #28]
 80032b4:	2b00      	cmp	r3, #0
 80032b6:	d10b      	bne.n	80032d0 <HAL_UART_Transmit+0xb0>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 80032b8:	69bb      	ldr	r3, [r7, #24]
 80032ba:	881b      	ldrh	r3, [r3, #0]
 80032bc:	461a      	mov	r2, r3
 80032be:	68fb      	ldr	r3, [r7, #12]
 80032c0:	681b      	ldr	r3, [r3, #0]
 80032c2:	f3c2 0208 	ubfx	r2, r2, #0, #9
 80032c6:	629a      	str	r2, [r3, #40]	@ 0x28
        pdata16bits++;
 80032c8:	69bb      	ldr	r3, [r7, #24]
 80032ca:	3302      	adds	r3, #2
 80032cc:	61bb      	str	r3, [r7, #24]
 80032ce:	e007      	b.n	80032e0 <HAL_UART_Transmit+0xc0>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 80032d0:	69fb      	ldr	r3, [r7, #28]
 80032d2:	781a      	ldrb	r2, [r3, #0]
 80032d4:	68fb      	ldr	r3, [r7, #12]
 80032d6:	681b      	ldr	r3, [r3, #0]
 80032d8:	629a      	str	r2, [r3, #40]	@ 0x28
        pdata8bits++;
 80032da:	69fb      	ldr	r3, [r7, #28]
 80032dc:	3301      	adds	r3, #1
 80032de:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 80032e0:	68fb      	ldr	r3, [r7, #12]
 80032e2:	f8b3 3052 	ldrh.w	r3, [r3, #82]	@ 0x52
 80032e6:	b29b      	uxth	r3, r3
 80032e8:	3b01      	subs	r3, #1
 80032ea:	b29a      	uxth	r2, r3
 80032ec:	68fb      	ldr	r3, [r7, #12]
 80032ee:	f8a3 2052 	strh.w	r2, [r3, #82]	@ 0x52
    while (huart->TxXferCount > 0U)
 80032f2:	68fb      	ldr	r3, [r7, #12]
 80032f4:	f8b3 3052 	ldrh.w	r3, [r3, #82]	@ 0x52
 80032f8:	b29b      	uxth	r3, r3
 80032fa:	2b00      	cmp	r3, #0
 80032fc:	d1c9      	bne.n	8003292 <HAL_UART_Transmit+0x72>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 80032fe:	683b      	ldr	r3, [r7, #0]
 8003300:	9300      	str	r3, [sp, #0]
 8003302:	697b      	ldr	r3, [r7, #20]
 8003304:	2200      	movs	r2, #0
 8003306:	2140      	movs	r1, #64	@ 0x40
 8003308:	68f8      	ldr	r0, [r7, #12]
 800330a:	f000 fbc1 	bl	8003a90 <UART_WaitOnFlagUntilTimeout>
 800330e:	4603      	mov	r3, r0
 8003310:	2b00      	cmp	r3, #0
 8003312:	d004      	beq.n	800331e <HAL_UART_Transmit+0xfe>
    {
      huart->gState = HAL_UART_STATE_READY;
 8003314:	68fb      	ldr	r3, [r7, #12]
 8003316:	2220      	movs	r2, #32
 8003318:	67da      	str	r2, [r3, #124]	@ 0x7c

      return HAL_TIMEOUT;
 800331a:	2303      	movs	r3, #3
 800331c:	e005      	b.n	800332a <HAL_UART_Transmit+0x10a>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 800331e:	68fb      	ldr	r3, [r7, #12]
 8003320:	2220      	movs	r2, #32
 8003322:	67da      	str	r2, [r3, #124]	@ 0x7c

    return HAL_OK;
 8003324:	2300      	movs	r3, #0
 8003326:	e000      	b.n	800332a <HAL_UART_Transmit+0x10a>
  }
  else
  {
    return HAL_BUSY;
 8003328:	2302      	movs	r3, #2
  }
}
 800332a:	4618      	mov	r0, r3
 800332c:	3720      	adds	r7, #32
 800332e:	46bd      	mov	sp, r7
 8003330:	bd80      	pop	{r7, pc}
	...

08003334 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8003334:	b580      	push	{r7, lr}
 8003336:	b088      	sub	sp, #32
 8003338:	af00      	add	r7, sp, #0
 800333a:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 800333c:	2300      	movs	r3, #0
 800333e:	77bb      	strb	r3, [r7, #30]
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8003340:	687b      	ldr	r3, [r7, #4]
 8003342:	689a      	ldr	r2, [r3, #8]
 8003344:	687b      	ldr	r3, [r7, #4]
 8003346:	691b      	ldr	r3, [r3, #16]
 8003348:	431a      	orrs	r2, r3
 800334a:	687b      	ldr	r3, [r7, #4]
 800334c:	695b      	ldr	r3, [r3, #20]
 800334e:	431a      	orrs	r2, r3
 8003350:	687b      	ldr	r3, [r7, #4]
 8003352:	69db      	ldr	r3, [r3, #28]
 8003354:	4313      	orrs	r3, r2
 8003356:	617b      	str	r3, [r7, #20]
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8003358:	687b      	ldr	r3, [r7, #4]
 800335a:	681b      	ldr	r3, [r3, #0]
 800335c:	681a      	ldr	r2, [r3, #0]
 800335e:	4ba6      	ldr	r3, [pc, #664]	@ (80035f8 <UART_SetConfig+0x2c4>)
 8003360:	4013      	ands	r3, r2
 8003362:	687a      	ldr	r2, [r7, #4]
 8003364:	6812      	ldr	r2, [r2, #0]
 8003366:	6979      	ldr	r1, [r7, #20]
 8003368:	430b      	orrs	r3, r1
 800336a:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 800336c:	687b      	ldr	r3, [r7, #4]
 800336e:	681b      	ldr	r3, [r3, #0]
 8003370:	685b      	ldr	r3, [r3, #4]
 8003372:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 8003376:	687b      	ldr	r3, [r7, #4]
 8003378:	68da      	ldr	r2, [r3, #12]
 800337a:	687b      	ldr	r3, [r7, #4]
 800337c:	681b      	ldr	r3, [r3, #0]
 800337e:	430a      	orrs	r2, r1
 8003380:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8003382:	687b      	ldr	r3, [r7, #4]
 8003384:	699b      	ldr	r3, [r3, #24]
 8003386:	617b      	str	r3, [r7, #20]

  tmpreg |= huart->Init.OneBitSampling;
 8003388:	687b      	ldr	r3, [r7, #4]
 800338a:	6a1b      	ldr	r3, [r3, #32]
 800338c:	697a      	ldr	r2, [r7, #20]
 800338e:	4313      	orrs	r3, r2
 8003390:	617b      	str	r3, [r7, #20]
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8003392:	687b      	ldr	r3, [r7, #4]
 8003394:	681b      	ldr	r3, [r3, #0]
 8003396:	689b      	ldr	r3, [r3, #8]
 8003398:	f423 6130 	bic.w	r1, r3, #2816	@ 0xb00
 800339c:	687b      	ldr	r3, [r7, #4]
 800339e:	681b      	ldr	r3, [r3, #0]
 80033a0:	697a      	ldr	r2, [r7, #20]
 80033a2:	430a      	orrs	r2, r1
 80033a4:	609a      	str	r2, [r3, #8]


  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 80033a6:	687b      	ldr	r3, [r7, #4]
 80033a8:	681b      	ldr	r3, [r3, #0]
 80033aa:	4a94      	ldr	r2, [pc, #592]	@ (80035fc <UART_SetConfig+0x2c8>)
 80033ac:	4293      	cmp	r3, r2
 80033ae:	d120      	bne.n	80033f2 <UART_SetConfig+0xbe>
 80033b0:	4b93      	ldr	r3, [pc, #588]	@ (8003600 <UART_SetConfig+0x2cc>)
 80033b2:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80033b6:	f003 0303 	and.w	r3, r3, #3
 80033ba:	2b03      	cmp	r3, #3
 80033bc:	d816      	bhi.n	80033ec <UART_SetConfig+0xb8>
 80033be:	a201      	add	r2, pc, #4	@ (adr r2, 80033c4 <UART_SetConfig+0x90>)
 80033c0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80033c4:	080033d5 	.word	0x080033d5
 80033c8:	080033e1 	.word	0x080033e1
 80033cc:	080033db 	.word	0x080033db
 80033d0:	080033e7 	.word	0x080033e7
 80033d4:	2301      	movs	r3, #1
 80033d6:	77fb      	strb	r3, [r7, #31]
 80033d8:	e150      	b.n	800367c <UART_SetConfig+0x348>
 80033da:	2302      	movs	r3, #2
 80033dc:	77fb      	strb	r3, [r7, #31]
 80033de:	e14d      	b.n	800367c <UART_SetConfig+0x348>
 80033e0:	2304      	movs	r3, #4
 80033e2:	77fb      	strb	r3, [r7, #31]
 80033e4:	e14a      	b.n	800367c <UART_SetConfig+0x348>
 80033e6:	2308      	movs	r3, #8
 80033e8:	77fb      	strb	r3, [r7, #31]
 80033ea:	e147      	b.n	800367c <UART_SetConfig+0x348>
 80033ec:	2310      	movs	r3, #16
 80033ee:	77fb      	strb	r3, [r7, #31]
 80033f0:	e144      	b.n	800367c <UART_SetConfig+0x348>
 80033f2:	687b      	ldr	r3, [r7, #4]
 80033f4:	681b      	ldr	r3, [r3, #0]
 80033f6:	4a83      	ldr	r2, [pc, #524]	@ (8003604 <UART_SetConfig+0x2d0>)
 80033f8:	4293      	cmp	r3, r2
 80033fa:	d132      	bne.n	8003462 <UART_SetConfig+0x12e>
 80033fc:	4b80      	ldr	r3, [pc, #512]	@ (8003600 <UART_SetConfig+0x2cc>)
 80033fe:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003402:	f003 030c 	and.w	r3, r3, #12
 8003406:	2b0c      	cmp	r3, #12
 8003408:	d828      	bhi.n	800345c <UART_SetConfig+0x128>
 800340a:	a201      	add	r2, pc, #4	@ (adr r2, 8003410 <UART_SetConfig+0xdc>)
 800340c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003410:	08003445 	.word	0x08003445
 8003414:	0800345d 	.word	0x0800345d
 8003418:	0800345d 	.word	0x0800345d
 800341c:	0800345d 	.word	0x0800345d
 8003420:	08003451 	.word	0x08003451
 8003424:	0800345d 	.word	0x0800345d
 8003428:	0800345d 	.word	0x0800345d
 800342c:	0800345d 	.word	0x0800345d
 8003430:	0800344b 	.word	0x0800344b
 8003434:	0800345d 	.word	0x0800345d
 8003438:	0800345d 	.word	0x0800345d
 800343c:	0800345d 	.word	0x0800345d
 8003440:	08003457 	.word	0x08003457
 8003444:	2300      	movs	r3, #0
 8003446:	77fb      	strb	r3, [r7, #31]
 8003448:	e118      	b.n	800367c <UART_SetConfig+0x348>
 800344a:	2302      	movs	r3, #2
 800344c:	77fb      	strb	r3, [r7, #31]
 800344e:	e115      	b.n	800367c <UART_SetConfig+0x348>
 8003450:	2304      	movs	r3, #4
 8003452:	77fb      	strb	r3, [r7, #31]
 8003454:	e112      	b.n	800367c <UART_SetConfig+0x348>
 8003456:	2308      	movs	r3, #8
 8003458:	77fb      	strb	r3, [r7, #31]
 800345a:	e10f      	b.n	800367c <UART_SetConfig+0x348>
 800345c:	2310      	movs	r3, #16
 800345e:	77fb      	strb	r3, [r7, #31]
 8003460:	e10c      	b.n	800367c <UART_SetConfig+0x348>
 8003462:	687b      	ldr	r3, [r7, #4]
 8003464:	681b      	ldr	r3, [r3, #0]
 8003466:	4a68      	ldr	r2, [pc, #416]	@ (8003608 <UART_SetConfig+0x2d4>)
 8003468:	4293      	cmp	r3, r2
 800346a:	d120      	bne.n	80034ae <UART_SetConfig+0x17a>
 800346c:	4b64      	ldr	r3, [pc, #400]	@ (8003600 <UART_SetConfig+0x2cc>)
 800346e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003472:	f003 0330 	and.w	r3, r3, #48	@ 0x30
 8003476:	2b30      	cmp	r3, #48	@ 0x30
 8003478:	d013      	beq.n	80034a2 <UART_SetConfig+0x16e>
 800347a:	2b30      	cmp	r3, #48	@ 0x30
 800347c:	d814      	bhi.n	80034a8 <UART_SetConfig+0x174>
 800347e:	2b20      	cmp	r3, #32
 8003480:	d009      	beq.n	8003496 <UART_SetConfig+0x162>
 8003482:	2b20      	cmp	r3, #32
 8003484:	d810      	bhi.n	80034a8 <UART_SetConfig+0x174>
 8003486:	2b00      	cmp	r3, #0
 8003488:	d002      	beq.n	8003490 <UART_SetConfig+0x15c>
 800348a:	2b10      	cmp	r3, #16
 800348c:	d006      	beq.n	800349c <UART_SetConfig+0x168>
 800348e:	e00b      	b.n	80034a8 <UART_SetConfig+0x174>
 8003490:	2300      	movs	r3, #0
 8003492:	77fb      	strb	r3, [r7, #31]
 8003494:	e0f2      	b.n	800367c <UART_SetConfig+0x348>
 8003496:	2302      	movs	r3, #2
 8003498:	77fb      	strb	r3, [r7, #31]
 800349a:	e0ef      	b.n	800367c <UART_SetConfig+0x348>
 800349c:	2304      	movs	r3, #4
 800349e:	77fb      	strb	r3, [r7, #31]
 80034a0:	e0ec      	b.n	800367c <UART_SetConfig+0x348>
 80034a2:	2308      	movs	r3, #8
 80034a4:	77fb      	strb	r3, [r7, #31]
 80034a6:	e0e9      	b.n	800367c <UART_SetConfig+0x348>
 80034a8:	2310      	movs	r3, #16
 80034aa:	77fb      	strb	r3, [r7, #31]
 80034ac:	e0e6      	b.n	800367c <UART_SetConfig+0x348>
 80034ae:	687b      	ldr	r3, [r7, #4]
 80034b0:	681b      	ldr	r3, [r3, #0]
 80034b2:	4a56      	ldr	r2, [pc, #344]	@ (800360c <UART_SetConfig+0x2d8>)
 80034b4:	4293      	cmp	r3, r2
 80034b6:	d120      	bne.n	80034fa <UART_SetConfig+0x1c6>
 80034b8:	4b51      	ldr	r3, [pc, #324]	@ (8003600 <UART_SetConfig+0x2cc>)
 80034ba:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80034be:	f003 03c0 	and.w	r3, r3, #192	@ 0xc0
 80034c2:	2bc0      	cmp	r3, #192	@ 0xc0
 80034c4:	d013      	beq.n	80034ee <UART_SetConfig+0x1ba>
 80034c6:	2bc0      	cmp	r3, #192	@ 0xc0
 80034c8:	d814      	bhi.n	80034f4 <UART_SetConfig+0x1c0>
 80034ca:	2b80      	cmp	r3, #128	@ 0x80
 80034cc:	d009      	beq.n	80034e2 <UART_SetConfig+0x1ae>
 80034ce:	2b80      	cmp	r3, #128	@ 0x80
 80034d0:	d810      	bhi.n	80034f4 <UART_SetConfig+0x1c0>
 80034d2:	2b00      	cmp	r3, #0
 80034d4:	d002      	beq.n	80034dc <UART_SetConfig+0x1a8>
 80034d6:	2b40      	cmp	r3, #64	@ 0x40
 80034d8:	d006      	beq.n	80034e8 <UART_SetConfig+0x1b4>
 80034da:	e00b      	b.n	80034f4 <UART_SetConfig+0x1c0>
 80034dc:	2300      	movs	r3, #0
 80034de:	77fb      	strb	r3, [r7, #31]
 80034e0:	e0cc      	b.n	800367c <UART_SetConfig+0x348>
 80034e2:	2302      	movs	r3, #2
 80034e4:	77fb      	strb	r3, [r7, #31]
 80034e6:	e0c9      	b.n	800367c <UART_SetConfig+0x348>
 80034e8:	2304      	movs	r3, #4
 80034ea:	77fb      	strb	r3, [r7, #31]
 80034ec:	e0c6      	b.n	800367c <UART_SetConfig+0x348>
 80034ee:	2308      	movs	r3, #8
 80034f0:	77fb      	strb	r3, [r7, #31]
 80034f2:	e0c3      	b.n	800367c <UART_SetConfig+0x348>
 80034f4:	2310      	movs	r3, #16
 80034f6:	77fb      	strb	r3, [r7, #31]
 80034f8:	e0c0      	b.n	800367c <UART_SetConfig+0x348>
 80034fa:	687b      	ldr	r3, [r7, #4]
 80034fc:	681b      	ldr	r3, [r3, #0]
 80034fe:	4a44      	ldr	r2, [pc, #272]	@ (8003610 <UART_SetConfig+0x2dc>)
 8003500:	4293      	cmp	r3, r2
 8003502:	d125      	bne.n	8003550 <UART_SetConfig+0x21c>
 8003504:	4b3e      	ldr	r3, [pc, #248]	@ (8003600 <UART_SetConfig+0x2cc>)
 8003506:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800350a:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800350e:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8003512:	d017      	beq.n	8003544 <UART_SetConfig+0x210>
 8003514:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8003518:	d817      	bhi.n	800354a <UART_SetConfig+0x216>
 800351a:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800351e:	d00b      	beq.n	8003538 <UART_SetConfig+0x204>
 8003520:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8003524:	d811      	bhi.n	800354a <UART_SetConfig+0x216>
 8003526:	2b00      	cmp	r3, #0
 8003528:	d003      	beq.n	8003532 <UART_SetConfig+0x1fe>
 800352a:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800352e:	d006      	beq.n	800353e <UART_SetConfig+0x20a>
 8003530:	e00b      	b.n	800354a <UART_SetConfig+0x216>
 8003532:	2300      	movs	r3, #0
 8003534:	77fb      	strb	r3, [r7, #31]
 8003536:	e0a1      	b.n	800367c <UART_SetConfig+0x348>
 8003538:	2302      	movs	r3, #2
 800353a:	77fb      	strb	r3, [r7, #31]
 800353c:	e09e      	b.n	800367c <UART_SetConfig+0x348>
 800353e:	2304      	movs	r3, #4
 8003540:	77fb      	strb	r3, [r7, #31]
 8003542:	e09b      	b.n	800367c <UART_SetConfig+0x348>
 8003544:	2308      	movs	r3, #8
 8003546:	77fb      	strb	r3, [r7, #31]
 8003548:	e098      	b.n	800367c <UART_SetConfig+0x348>
 800354a:	2310      	movs	r3, #16
 800354c:	77fb      	strb	r3, [r7, #31]
 800354e:	e095      	b.n	800367c <UART_SetConfig+0x348>
 8003550:	687b      	ldr	r3, [r7, #4]
 8003552:	681b      	ldr	r3, [r3, #0]
 8003554:	4a2f      	ldr	r2, [pc, #188]	@ (8003614 <UART_SetConfig+0x2e0>)
 8003556:	4293      	cmp	r3, r2
 8003558:	d125      	bne.n	80035a6 <UART_SetConfig+0x272>
 800355a:	4b29      	ldr	r3, [pc, #164]	@ (8003600 <UART_SetConfig+0x2cc>)
 800355c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003560:	f403 6340 	and.w	r3, r3, #3072	@ 0xc00
 8003564:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 8003568:	d017      	beq.n	800359a <UART_SetConfig+0x266>
 800356a:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 800356e:	d817      	bhi.n	80035a0 <UART_SetConfig+0x26c>
 8003570:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8003574:	d00b      	beq.n	800358e <UART_SetConfig+0x25a>
 8003576:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800357a:	d811      	bhi.n	80035a0 <UART_SetConfig+0x26c>
 800357c:	2b00      	cmp	r3, #0
 800357e:	d003      	beq.n	8003588 <UART_SetConfig+0x254>
 8003580:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8003584:	d006      	beq.n	8003594 <UART_SetConfig+0x260>
 8003586:	e00b      	b.n	80035a0 <UART_SetConfig+0x26c>
 8003588:	2301      	movs	r3, #1
 800358a:	77fb      	strb	r3, [r7, #31]
 800358c:	e076      	b.n	800367c <UART_SetConfig+0x348>
 800358e:	2302      	movs	r3, #2
 8003590:	77fb      	strb	r3, [r7, #31]
 8003592:	e073      	b.n	800367c <UART_SetConfig+0x348>
 8003594:	2304      	movs	r3, #4
 8003596:	77fb      	strb	r3, [r7, #31]
 8003598:	e070      	b.n	800367c <UART_SetConfig+0x348>
 800359a:	2308      	movs	r3, #8
 800359c:	77fb      	strb	r3, [r7, #31]
 800359e:	e06d      	b.n	800367c <UART_SetConfig+0x348>
 80035a0:	2310      	movs	r3, #16
 80035a2:	77fb      	strb	r3, [r7, #31]
 80035a4:	e06a      	b.n	800367c <UART_SetConfig+0x348>
 80035a6:	687b      	ldr	r3, [r7, #4]
 80035a8:	681b      	ldr	r3, [r3, #0]
 80035aa:	4a1b      	ldr	r2, [pc, #108]	@ (8003618 <UART_SetConfig+0x2e4>)
 80035ac:	4293      	cmp	r3, r2
 80035ae:	d138      	bne.n	8003622 <UART_SetConfig+0x2ee>
 80035b0:	4b13      	ldr	r3, [pc, #76]	@ (8003600 <UART_SetConfig+0x2cc>)
 80035b2:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80035b6:	f403 5340 	and.w	r3, r3, #12288	@ 0x3000
 80035ba:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 80035be:	d017      	beq.n	80035f0 <UART_SetConfig+0x2bc>
 80035c0:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 80035c4:	d82a      	bhi.n	800361c <UART_SetConfig+0x2e8>
 80035c6:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80035ca:	d00b      	beq.n	80035e4 <UART_SetConfig+0x2b0>
 80035cc:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80035d0:	d824      	bhi.n	800361c <UART_SetConfig+0x2e8>
 80035d2:	2b00      	cmp	r3, #0
 80035d4:	d003      	beq.n	80035de <UART_SetConfig+0x2aa>
 80035d6:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80035da:	d006      	beq.n	80035ea <UART_SetConfig+0x2b6>
 80035dc:	e01e      	b.n	800361c <UART_SetConfig+0x2e8>
 80035de:	2300      	movs	r3, #0
 80035e0:	77fb      	strb	r3, [r7, #31]
 80035e2:	e04b      	b.n	800367c <UART_SetConfig+0x348>
 80035e4:	2302      	movs	r3, #2
 80035e6:	77fb      	strb	r3, [r7, #31]
 80035e8:	e048      	b.n	800367c <UART_SetConfig+0x348>
 80035ea:	2304      	movs	r3, #4
 80035ec:	77fb      	strb	r3, [r7, #31]
 80035ee:	e045      	b.n	800367c <UART_SetConfig+0x348>
 80035f0:	2308      	movs	r3, #8
 80035f2:	77fb      	strb	r3, [r7, #31]
 80035f4:	e042      	b.n	800367c <UART_SetConfig+0x348>
 80035f6:	bf00      	nop
 80035f8:	efff69f3 	.word	0xefff69f3
 80035fc:	40011000 	.word	0x40011000
 8003600:	40023800 	.word	0x40023800
 8003604:	40004400 	.word	0x40004400
 8003608:	40004800 	.word	0x40004800
 800360c:	40004c00 	.word	0x40004c00
 8003610:	40005000 	.word	0x40005000
 8003614:	40011400 	.word	0x40011400
 8003618:	40007800 	.word	0x40007800
 800361c:	2310      	movs	r3, #16
 800361e:	77fb      	strb	r3, [r7, #31]
 8003620:	e02c      	b.n	800367c <UART_SetConfig+0x348>
 8003622:	687b      	ldr	r3, [r7, #4]
 8003624:	681b      	ldr	r3, [r3, #0]
 8003626:	4a72      	ldr	r2, [pc, #456]	@ (80037f0 <UART_SetConfig+0x4bc>)
 8003628:	4293      	cmp	r3, r2
 800362a:	d125      	bne.n	8003678 <UART_SetConfig+0x344>
 800362c:	4b71      	ldr	r3, [pc, #452]	@ (80037f4 <UART_SetConfig+0x4c0>)
 800362e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003632:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 8003636:	f5b3 4f40 	cmp.w	r3, #49152	@ 0xc000
 800363a:	d017      	beq.n	800366c <UART_SetConfig+0x338>
 800363c:	f5b3 4f40 	cmp.w	r3, #49152	@ 0xc000
 8003640:	d817      	bhi.n	8003672 <UART_SetConfig+0x33e>
 8003642:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8003646:	d00b      	beq.n	8003660 <UART_SetConfig+0x32c>
 8003648:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800364c:	d811      	bhi.n	8003672 <UART_SetConfig+0x33e>
 800364e:	2b00      	cmp	r3, #0
 8003650:	d003      	beq.n	800365a <UART_SetConfig+0x326>
 8003652:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8003656:	d006      	beq.n	8003666 <UART_SetConfig+0x332>
 8003658:	e00b      	b.n	8003672 <UART_SetConfig+0x33e>
 800365a:	2300      	movs	r3, #0
 800365c:	77fb      	strb	r3, [r7, #31]
 800365e:	e00d      	b.n	800367c <UART_SetConfig+0x348>
 8003660:	2302      	movs	r3, #2
 8003662:	77fb      	strb	r3, [r7, #31]
 8003664:	e00a      	b.n	800367c <UART_SetConfig+0x348>
 8003666:	2304      	movs	r3, #4
 8003668:	77fb      	strb	r3, [r7, #31]
 800366a:	e007      	b.n	800367c <UART_SetConfig+0x348>
 800366c:	2308      	movs	r3, #8
 800366e:	77fb      	strb	r3, [r7, #31]
 8003670:	e004      	b.n	800367c <UART_SetConfig+0x348>
 8003672:	2310      	movs	r3, #16
 8003674:	77fb      	strb	r3, [r7, #31]
 8003676:	e001      	b.n	800367c <UART_SetConfig+0x348>
 8003678:	2310      	movs	r3, #16
 800367a:	77fb      	strb	r3, [r7, #31]

  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800367c:	687b      	ldr	r3, [r7, #4]
 800367e:	69db      	ldr	r3, [r3, #28]
 8003680:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8003684:	d15b      	bne.n	800373e <UART_SetConfig+0x40a>
  {
    switch (clocksource)
 8003686:	7ffb      	ldrb	r3, [r7, #31]
 8003688:	2b08      	cmp	r3, #8
 800368a:	d828      	bhi.n	80036de <UART_SetConfig+0x3aa>
 800368c:	a201      	add	r2, pc, #4	@ (adr r2, 8003694 <UART_SetConfig+0x360>)
 800368e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003692:	bf00      	nop
 8003694:	080036b9 	.word	0x080036b9
 8003698:	080036c1 	.word	0x080036c1
 800369c:	080036c9 	.word	0x080036c9
 80036a0:	080036df 	.word	0x080036df
 80036a4:	080036cf 	.word	0x080036cf
 80036a8:	080036df 	.word	0x080036df
 80036ac:	080036df 	.word	0x080036df
 80036b0:	080036df 	.word	0x080036df
 80036b4:	080036d7 	.word	0x080036d7
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 80036b8:	f7ff f914 	bl	80028e4 <HAL_RCC_GetPCLK1Freq>
 80036bc:	61b8      	str	r0, [r7, #24]
        break;
 80036be:	e013      	b.n	80036e8 <UART_SetConfig+0x3b4>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 80036c0:	f7ff f924 	bl	800290c <HAL_RCC_GetPCLK2Freq>
 80036c4:	61b8      	str	r0, [r7, #24]
        break;
 80036c6:	e00f      	b.n	80036e8 <UART_SetConfig+0x3b4>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 80036c8:	4b4b      	ldr	r3, [pc, #300]	@ (80037f8 <UART_SetConfig+0x4c4>)
 80036ca:	61bb      	str	r3, [r7, #24]
        break;
 80036cc:	e00c      	b.n	80036e8 <UART_SetConfig+0x3b4>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 80036ce:	f7fe fff7 	bl	80026c0 <HAL_RCC_GetSysClockFreq>
 80036d2:	61b8      	str	r0, [r7, #24]
        break;
 80036d4:	e008      	b.n	80036e8 <UART_SetConfig+0x3b4>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 80036d6:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 80036da:	61bb      	str	r3, [r7, #24]
        break;
 80036dc:	e004      	b.n	80036e8 <UART_SetConfig+0x3b4>
      default:
        pclk = 0U;
 80036de:	2300      	movs	r3, #0
 80036e0:	61bb      	str	r3, [r7, #24]
        ret = HAL_ERROR;
 80036e2:	2301      	movs	r3, #1
 80036e4:	77bb      	strb	r3, [r7, #30]
        break;
 80036e6:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 80036e8:	69bb      	ldr	r3, [r7, #24]
 80036ea:	2b00      	cmp	r3, #0
 80036ec:	d074      	beq.n	80037d8 <UART_SetConfig+0x4a4>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 80036ee:	69bb      	ldr	r3, [r7, #24]
 80036f0:	005a      	lsls	r2, r3, #1
 80036f2:	687b      	ldr	r3, [r7, #4]
 80036f4:	685b      	ldr	r3, [r3, #4]
 80036f6:	085b      	lsrs	r3, r3, #1
 80036f8:	441a      	add	r2, r3
 80036fa:	687b      	ldr	r3, [r7, #4]
 80036fc:	685b      	ldr	r3, [r3, #4]
 80036fe:	fbb2 f3f3 	udiv	r3, r2, r3
 8003702:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8003704:	693b      	ldr	r3, [r7, #16]
 8003706:	2b0f      	cmp	r3, #15
 8003708:	d916      	bls.n	8003738 <UART_SetConfig+0x404>
 800370a:	693b      	ldr	r3, [r7, #16]
 800370c:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8003710:	d212      	bcs.n	8003738 <UART_SetConfig+0x404>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8003712:	693b      	ldr	r3, [r7, #16]
 8003714:	b29b      	uxth	r3, r3
 8003716:	f023 030f 	bic.w	r3, r3, #15
 800371a:	81fb      	strh	r3, [r7, #14]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 800371c:	693b      	ldr	r3, [r7, #16]
 800371e:	085b      	lsrs	r3, r3, #1
 8003720:	b29b      	uxth	r3, r3
 8003722:	f003 0307 	and.w	r3, r3, #7
 8003726:	b29a      	uxth	r2, r3
 8003728:	89fb      	ldrh	r3, [r7, #14]
 800372a:	4313      	orrs	r3, r2
 800372c:	81fb      	strh	r3, [r7, #14]
        huart->Instance->BRR = brrtemp;
 800372e:	687b      	ldr	r3, [r7, #4]
 8003730:	681b      	ldr	r3, [r3, #0]
 8003732:	89fa      	ldrh	r2, [r7, #14]
 8003734:	60da      	str	r2, [r3, #12]
 8003736:	e04f      	b.n	80037d8 <UART_SetConfig+0x4a4>
      }
      else
      {
        ret = HAL_ERROR;
 8003738:	2301      	movs	r3, #1
 800373a:	77bb      	strb	r3, [r7, #30]
 800373c:	e04c      	b.n	80037d8 <UART_SetConfig+0x4a4>
      }
    }
  }
  else
  {
    switch (clocksource)
 800373e:	7ffb      	ldrb	r3, [r7, #31]
 8003740:	2b08      	cmp	r3, #8
 8003742:	d828      	bhi.n	8003796 <UART_SetConfig+0x462>
 8003744:	a201      	add	r2, pc, #4	@ (adr r2, 800374c <UART_SetConfig+0x418>)
 8003746:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800374a:	bf00      	nop
 800374c:	08003771 	.word	0x08003771
 8003750:	08003779 	.word	0x08003779
 8003754:	08003781 	.word	0x08003781
 8003758:	08003797 	.word	0x08003797
 800375c:	08003787 	.word	0x08003787
 8003760:	08003797 	.word	0x08003797
 8003764:	08003797 	.word	0x08003797
 8003768:	08003797 	.word	0x08003797
 800376c:	0800378f 	.word	0x0800378f
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8003770:	f7ff f8b8 	bl	80028e4 <HAL_RCC_GetPCLK1Freq>
 8003774:	61b8      	str	r0, [r7, #24]
        break;
 8003776:	e013      	b.n	80037a0 <UART_SetConfig+0x46c>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8003778:	f7ff f8c8 	bl	800290c <HAL_RCC_GetPCLK2Freq>
 800377c:	61b8      	str	r0, [r7, #24]
        break;
 800377e:	e00f      	b.n	80037a0 <UART_SetConfig+0x46c>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8003780:	4b1d      	ldr	r3, [pc, #116]	@ (80037f8 <UART_SetConfig+0x4c4>)
 8003782:	61bb      	str	r3, [r7, #24]
        break;
 8003784:	e00c      	b.n	80037a0 <UART_SetConfig+0x46c>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8003786:	f7fe ff9b 	bl	80026c0 <HAL_RCC_GetSysClockFreq>
 800378a:	61b8      	str	r0, [r7, #24]
        break;
 800378c:	e008      	b.n	80037a0 <UART_SetConfig+0x46c>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800378e:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8003792:	61bb      	str	r3, [r7, #24]
        break;
 8003794:	e004      	b.n	80037a0 <UART_SetConfig+0x46c>
      default:
        pclk = 0U;
 8003796:	2300      	movs	r3, #0
 8003798:	61bb      	str	r3, [r7, #24]
        ret = HAL_ERROR;
 800379a:	2301      	movs	r3, #1
 800379c:	77bb      	strb	r3, [r7, #30]
        break;
 800379e:	bf00      	nop
    }

    if (pclk != 0U)
 80037a0:	69bb      	ldr	r3, [r7, #24]
 80037a2:	2b00      	cmp	r3, #0
 80037a4:	d018      	beq.n	80037d8 <UART_SetConfig+0x4a4>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 80037a6:	687b      	ldr	r3, [r7, #4]
 80037a8:	685b      	ldr	r3, [r3, #4]
 80037aa:	085a      	lsrs	r2, r3, #1
 80037ac:	69bb      	ldr	r3, [r7, #24]
 80037ae:	441a      	add	r2, r3
 80037b0:	687b      	ldr	r3, [r7, #4]
 80037b2:	685b      	ldr	r3, [r3, #4]
 80037b4:	fbb2 f3f3 	udiv	r3, r2, r3
 80037b8:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 80037ba:	693b      	ldr	r3, [r7, #16]
 80037bc:	2b0f      	cmp	r3, #15
 80037be:	d909      	bls.n	80037d4 <UART_SetConfig+0x4a0>
 80037c0:	693b      	ldr	r3, [r7, #16]
 80037c2:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80037c6:	d205      	bcs.n	80037d4 <UART_SetConfig+0x4a0>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 80037c8:	693b      	ldr	r3, [r7, #16]
 80037ca:	b29a      	uxth	r2, r3
 80037cc:	687b      	ldr	r3, [r7, #4]
 80037ce:	681b      	ldr	r3, [r3, #0]
 80037d0:	60da      	str	r2, [r3, #12]
 80037d2:	e001      	b.n	80037d8 <UART_SetConfig+0x4a4>
      }
      else
      {
        ret = HAL_ERROR;
 80037d4:	2301      	movs	r3, #1
 80037d6:	77bb      	strb	r3, [r7, #30]
    }
  }


  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 80037d8:	687b      	ldr	r3, [r7, #4]
 80037da:	2200      	movs	r2, #0
 80037dc:	669a      	str	r2, [r3, #104]	@ 0x68
  huart->TxISR = NULL;
 80037de:	687b      	ldr	r3, [r7, #4]
 80037e0:	2200      	movs	r2, #0
 80037e2:	66da      	str	r2, [r3, #108]	@ 0x6c

  return ret;
 80037e4:	7fbb      	ldrb	r3, [r7, #30]
}
 80037e6:	4618      	mov	r0, r3
 80037e8:	3720      	adds	r7, #32
 80037ea:	46bd      	mov	sp, r7
 80037ec:	bd80      	pop	{r7, pc}
 80037ee:	bf00      	nop
 80037f0:	40007c00 	.word	0x40007c00
 80037f4:	40023800 	.word	0x40023800
 80037f8:	00f42400 	.word	0x00f42400

080037fc <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 80037fc:	b480      	push	{r7}
 80037fe:	b083      	sub	sp, #12
 8003800:	af00      	add	r7, sp, #0
 8003802:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8003804:	687b      	ldr	r3, [r7, #4]
 8003806:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003808:	f003 0308 	and.w	r3, r3, #8
 800380c:	2b00      	cmp	r3, #0
 800380e:	d00a      	beq.n	8003826 <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8003810:	687b      	ldr	r3, [r7, #4]
 8003812:	681b      	ldr	r3, [r3, #0]
 8003814:	685b      	ldr	r3, [r3, #4]
 8003816:	f423 4100 	bic.w	r1, r3, #32768	@ 0x8000
 800381a:	687b      	ldr	r3, [r7, #4]
 800381c:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800381e:	687b      	ldr	r3, [r7, #4]
 8003820:	681b      	ldr	r3, [r3, #0]
 8003822:	430a      	orrs	r2, r1
 8003824:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8003826:	687b      	ldr	r3, [r7, #4]
 8003828:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800382a:	f003 0301 	and.w	r3, r3, #1
 800382e:	2b00      	cmp	r3, #0
 8003830:	d00a      	beq.n	8003848 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8003832:	687b      	ldr	r3, [r7, #4]
 8003834:	681b      	ldr	r3, [r3, #0]
 8003836:	685b      	ldr	r3, [r3, #4]
 8003838:	f423 3100 	bic.w	r1, r3, #131072	@ 0x20000
 800383c:	687b      	ldr	r3, [r7, #4]
 800383e:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8003840:	687b      	ldr	r3, [r7, #4]
 8003842:	681b      	ldr	r3, [r3, #0]
 8003844:	430a      	orrs	r2, r1
 8003846:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8003848:	687b      	ldr	r3, [r7, #4]
 800384a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800384c:	f003 0302 	and.w	r3, r3, #2
 8003850:	2b00      	cmp	r3, #0
 8003852:	d00a      	beq.n	800386a <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8003854:	687b      	ldr	r3, [r7, #4]
 8003856:	681b      	ldr	r3, [r3, #0]
 8003858:	685b      	ldr	r3, [r3, #4]
 800385a:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 800385e:	687b      	ldr	r3, [r7, #4]
 8003860:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8003862:	687b      	ldr	r3, [r7, #4]
 8003864:	681b      	ldr	r3, [r3, #0]
 8003866:	430a      	orrs	r2, r1
 8003868:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 800386a:	687b      	ldr	r3, [r7, #4]
 800386c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800386e:	f003 0304 	and.w	r3, r3, #4
 8003872:	2b00      	cmp	r3, #0
 8003874:	d00a      	beq.n	800388c <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8003876:	687b      	ldr	r3, [r7, #4]
 8003878:	681b      	ldr	r3, [r3, #0]
 800387a:	685b      	ldr	r3, [r3, #4]
 800387c:	f423 2180 	bic.w	r1, r3, #262144	@ 0x40000
 8003880:	687b      	ldr	r3, [r7, #4]
 8003882:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8003884:	687b      	ldr	r3, [r7, #4]
 8003886:	681b      	ldr	r3, [r3, #0]
 8003888:	430a      	orrs	r2, r1
 800388a:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 800388c:	687b      	ldr	r3, [r7, #4]
 800388e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003890:	f003 0310 	and.w	r3, r3, #16
 8003894:	2b00      	cmp	r3, #0
 8003896:	d00a      	beq.n	80038ae <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8003898:	687b      	ldr	r3, [r7, #4]
 800389a:	681b      	ldr	r3, [r3, #0]
 800389c:	689b      	ldr	r3, [r3, #8]
 800389e:	f423 5180 	bic.w	r1, r3, #4096	@ 0x1000
 80038a2:	687b      	ldr	r3, [r7, #4]
 80038a4:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 80038a6:	687b      	ldr	r3, [r7, #4]
 80038a8:	681b      	ldr	r3, [r3, #0]
 80038aa:	430a      	orrs	r2, r1
 80038ac:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 80038ae:	687b      	ldr	r3, [r7, #4]
 80038b0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80038b2:	f003 0320 	and.w	r3, r3, #32
 80038b6:	2b00      	cmp	r3, #0
 80038b8:	d00a      	beq.n	80038d0 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 80038ba:	687b      	ldr	r3, [r7, #4]
 80038bc:	681b      	ldr	r3, [r3, #0]
 80038be:	689b      	ldr	r3, [r3, #8]
 80038c0:	f423 5100 	bic.w	r1, r3, #8192	@ 0x2000
 80038c4:	687b      	ldr	r3, [r7, #4]
 80038c6:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 80038c8:	687b      	ldr	r3, [r7, #4]
 80038ca:	681b      	ldr	r3, [r3, #0]
 80038cc:	430a      	orrs	r2, r1
 80038ce:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 80038d0:	687b      	ldr	r3, [r7, #4]
 80038d2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80038d4:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80038d8:	2b00      	cmp	r3, #0
 80038da:	d01a      	beq.n	8003912 <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 80038dc:	687b      	ldr	r3, [r7, #4]
 80038de:	681b      	ldr	r3, [r3, #0]
 80038e0:	685b      	ldr	r3, [r3, #4]
 80038e2:	f423 1180 	bic.w	r1, r3, #1048576	@ 0x100000
 80038e6:	687b      	ldr	r3, [r7, #4]
 80038e8:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 80038ea:	687b      	ldr	r3, [r7, #4]
 80038ec:	681b      	ldr	r3, [r3, #0]
 80038ee:	430a      	orrs	r2, r1
 80038f0:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 80038f2:	687b      	ldr	r3, [r7, #4]
 80038f4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80038f6:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 80038fa:	d10a      	bne.n	8003912 <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 80038fc:	687b      	ldr	r3, [r7, #4]
 80038fe:	681b      	ldr	r3, [r3, #0]
 8003900:	685b      	ldr	r3, [r3, #4]
 8003902:	f423 01c0 	bic.w	r1, r3, #6291456	@ 0x600000
 8003906:	687b      	ldr	r3, [r7, #4]
 8003908:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 800390a:	687b      	ldr	r3, [r7, #4]
 800390c:	681b      	ldr	r3, [r3, #0]
 800390e:	430a      	orrs	r2, r1
 8003910:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8003912:	687b      	ldr	r3, [r7, #4]
 8003914:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003916:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800391a:	2b00      	cmp	r3, #0
 800391c:	d00a      	beq.n	8003934 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 800391e:	687b      	ldr	r3, [r7, #4]
 8003920:	681b      	ldr	r3, [r3, #0]
 8003922:	685b      	ldr	r3, [r3, #4]
 8003924:	f423 2100 	bic.w	r1, r3, #524288	@ 0x80000
 8003928:	687b      	ldr	r3, [r7, #4]
 800392a:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 800392c:	687b      	ldr	r3, [r7, #4]
 800392e:	681b      	ldr	r3, [r3, #0]
 8003930:	430a      	orrs	r2, r1
 8003932:	605a      	str	r2, [r3, #4]
  }
}
 8003934:	bf00      	nop
 8003936:	370c      	adds	r7, #12
 8003938:	46bd      	mov	sp, r7
 800393a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800393e:	4770      	bx	lr

08003940 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8003940:	b580      	push	{r7, lr}
 8003942:	b098      	sub	sp, #96	@ 0x60
 8003944:	af02      	add	r7, sp, #8
 8003946:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003948:	687b      	ldr	r3, [r7, #4]
 800394a:	2200      	movs	r2, #0
 800394c:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 8003950:	f7fd fb3e 	bl	8000fd0 <HAL_GetTick>
 8003954:	6578      	str	r0, [r7, #84]	@ 0x54

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8003956:	687b      	ldr	r3, [r7, #4]
 8003958:	681b      	ldr	r3, [r3, #0]
 800395a:	681b      	ldr	r3, [r3, #0]
 800395c:	f003 0308 	and.w	r3, r3, #8
 8003960:	2b08      	cmp	r3, #8
 8003962:	d12e      	bne.n	80039c2 <UART_CheckIdleState+0x82>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8003964:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 8003968:	9300      	str	r3, [sp, #0]
 800396a:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800396c:	2200      	movs	r2, #0
 800396e:	f44f 1100 	mov.w	r1, #2097152	@ 0x200000
 8003972:	6878      	ldr	r0, [r7, #4]
 8003974:	f000 f88c 	bl	8003a90 <UART_WaitOnFlagUntilTimeout>
 8003978:	4603      	mov	r3, r0
 800397a:	2b00      	cmp	r3, #0
 800397c:	d021      	beq.n	80039c2 <UART_CheckIdleState+0x82>
    {
      /* Disable TXE interrupt for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE));
 800397e:	687b      	ldr	r3, [r7, #4]
 8003980:	681b      	ldr	r3, [r3, #0]
 8003982:	63bb      	str	r3, [r7, #56]	@ 0x38
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003984:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003986:	e853 3f00 	ldrex	r3, [r3]
 800398a:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 800398c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800398e:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8003992:	653b      	str	r3, [r7, #80]	@ 0x50
 8003994:	687b      	ldr	r3, [r7, #4]
 8003996:	681b      	ldr	r3, [r3, #0]
 8003998:	461a      	mov	r2, r3
 800399a:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800399c:	647b      	str	r3, [r7, #68]	@ 0x44
 800399e:	643a      	str	r2, [r7, #64]	@ 0x40
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80039a0:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 80039a2:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 80039a4:	e841 2300 	strex	r3, r2, [r1]
 80039a8:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 80039aa:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80039ac:	2b00      	cmp	r3, #0
 80039ae:	d1e6      	bne.n	800397e <UART_CheckIdleState+0x3e>

      huart->gState = HAL_UART_STATE_READY;
 80039b0:	687b      	ldr	r3, [r7, #4]
 80039b2:	2220      	movs	r2, #32
 80039b4:	67da      	str	r2, [r3, #124]	@ 0x7c

      __HAL_UNLOCK(huart);
 80039b6:	687b      	ldr	r3, [r7, #4]
 80039b8:	2200      	movs	r2, #0
 80039ba:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

      /* Timeout occurred */
      return HAL_TIMEOUT;
 80039be:	2303      	movs	r3, #3
 80039c0:	e062      	b.n	8003a88 <UART_CheckIdleState+0x148>
    }
  }
#if defined(USART_ISR_REACK)

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 80039c2:	687b      	ldr	r3, [r7, #4]
 80039c4:	681b      	ldr	r3, [r3, #0]
 80039c6:	681b      	ldr	r3, [r3, #0]
 80039c8:	f003 0304 	and.w	r3, r3, #4
 80039cc:	2b04      	cmp	r3, #4
 80039ce:	d149      	bne.n	8003a64 <UART_CheckIdleState+0x124>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 80039d0:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 80039d4:	9300      	str	r3, [sp, #0]
 80039d6:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80039d8:	2200      	movs	r2, #0
 80039da:	f44f 0180 	mov.w	r1, #4194304	@ 0x400000
 80039de:	6878      	ldr	r0, [r7, #4]
 80039e0:	f000 f856 	bl	8003a90 <UART_WaitOnFlagUntilTimeout>
 80039e4:	4603      	mov	r3, r0
 80039e6:	2b00      	cmp	r3, #0
 80039e8:	d03c      	beq.n	8003a64 <UART_CheckIdleState+0x124>
    {
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 80039ea:	687b      	ldr	r3, [r7, #4]
 80039ec:	681b      	ldr	r3, [r3, #0]
 80039ee:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80039f0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80039f2:	e853 3f00 	ldrex	r3, [r3]
 80039f6:	623b      	str	r3, [r7, #32]
   return(result);
 80039f8:	6a3b      	ldr	r3, [r7, #32]
 80039fa:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 80039fe:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8003a00:	687b      	ldr	r3, [r7, #4]
 8003a02:	681b      	ldr	r3, [r3, #0]
 8003a04:	461a      	mov	r2, r3
 8003a06:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8003a08:	633b      	str	r3, [r7, #48]	@ 0x30
 8003a0a:	62fa      	str	r2, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003a0c:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8003a0e:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8003a10:	e841 2300 	strex	r3, r2, [r1]
 8003a14:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8003a16:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003a18:	2b00      	cmp	r3, #0
 8003a1a:	d1e6      	bne.n	80039ea <UART_CheckIdleState+0xaa>
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8003a1c:	687b      	ldr	r3, [r7, #4]
 8003a1e:	681b      	ldr	r3, [r3, #0]
 8003a20:	3308      	adds	r3, #8
 8003a22:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003a24:	693b      	ldr	r3, [r7, #16]
 8003a26:	e853 3f00 	ldrex	r3, [r3]
 8003a2a:	60fb      	str	r3, [r7, #12]
   return(result);
 8003a2c:	68fb      	ldr	r3, [r7, #12]
 8003a2e:	f023 0301 	bic.w	r3, r3, #1
 8003a32:	64bb      	str	r3, [r7, #72]	@ 0x48
 8003a34:	687b      	ldr	r3, [r7, #4]
 8003a36:	681b      	ldr	r3, [r3, #0]
 8003a38:	3308      	adds	r3, #8
 8003a3a:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8003a3c:	61fa      	str	r2, [r7, #28]
 8003a3e:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003a40:	69b9      	ldr	r1, [r7, #24]
 8003a42:	69fa      	ldr	r2, [r7, #28]
 8003a44:	e841 2300 	strex	r3, r2, [r1]
 8003a48:	617b      	str	r3, [r7, #20]
   return(result);
 8003a4a:	697b      	ldr	r3, [r7, #20]
 8003a4c:	2b00      	cmp	r3, #0
 8003a4e:	d1e5      	bne.n	8003a1c <UART_CheckIdleState+0xdc>

      huart->RxState = HAL_UART_STATE_READY;
 8003a50:	687b      	ldr	r3, [r7, #4]
 8003a52:	2220      	movs	r2, #32
 8003a54:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

      __HAL_UNLOCK(huart);
 8003a58:	687b      	ldr	r3, [r7, #4]
 8003a5a:	2200      	movs	r2, #0
 8003a5c:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8003a60:	2303      	movs	r3, #3
 8003a62:	e011      	b.n	8003a88 <UART_CheckIdleState+0x148>
    }
  }
#endif /* USART_ISR_REACK */

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 8003a64:	687b      	ldr	r3, [r7, #4]
 8003a66:	2220      	movs	r2, #32
 8003a68:	67da      	str	r2, [r3, #124]	@ 0x7c
  huart->RxState = HAL_UART_STATE_READY;
 8003a6a:	687b      	ldr	r3, [r7, #4]
 8003a6c:	2220      	movs	r2, #32
 8003a6e:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8003a72:	687b      	ldr	r3, [r7, #4]
 8003a74:	2200      	movs	r2, #0
 8003a76:	661a      	str	r2, [r3, #96]	@ 0x60
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8003a78:	687b      	ldr	r3, [r7, #4]
 8003a7a:	2200      	movs	r2, #0
 8003a7c:	665a      	str	r2, [r3, #100]	@ 0x64

  __HAL_UNLOCK(huart);
 8003a7e:	687b      	ldr	r3, [r7, #4]
 8003a80:	2200      	movs	r2, #0
 8003a82:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

  return HAL_OK;
 8003a86:	2300      	movs	r3, #0
}
 8003a88:	4618      	mov	r0, r3
 8003a8a:	3758      	adds	r7, #88	@ 0x58
 8003a8c:	46bd      	mov	sp, r7
 8003a8e:	bd80      	pop	{r7, pc}

08003a90 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8003a90:	b580      	push	{r7, lr}
 8003a92:	b084      	sub	sp, #16
 8003a94:	af00      	add	r7, sp, #0
 8003a96:	60f8      	str	r0, [r7, #12]
 8003a98:	60b9      	str	r1, [r7, #8]
 8003a9a:	603b      	str	r3, [r7, #0]
 8003a9c:	4613      	mov	r3, r2
 8003a9e:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8003aa0:	e04f      	b.n	8003b42 <UART_WaitOnFlagUntilTimeout+0xb2>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8003aa2:	69bb      	ldr	r3, [r7, #24]
 8003aa4:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003aa8:	d04b      	beq.n	8003b42 <UART_WaitOnFlagUntilTimeout+0xb2>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003aaa:	f7fd fa91 	bl	8000fd0 <HAL_GetTick>
 8003aae:	4602      	mov	r2, r0
 8003ab0:	683b      	ldr	r3, [r7, #0]
 8003ab2:	1ad3      	subs	r3, r2, r3
 8003ab4:	69ba      	ldr	r2, [r7, #24]
 8003ab6:	429a      	cmp	r2, r3
 8003ab8:	d302      	bcc.n	8003ac0 <UART_WaitOnFlagUntilTimeout+0x30>
 8003aba:	69bb      	ldr	r3, [r7, #24]
 8003abc:	2b00      	cmp	r3, #0
 8003abe:	d101      	bne.n	8003ac4 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 8003ac0:	2303      	movs	r3, #3
 8003ac2:	e04e      	b.n	8003b62 <UART_WaitOnFlagUntilTimeout+0xd2>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 8003ac4:	68fb      	ldr	r3, [r7, #12]
 8003ac6:	681b      	ldr	r3, [r3, #0]
 8003ac8:	681b      	ldr	r3, [r3, #0]
 8003aca:	f003 0304 	and.w	r3, r3, #4
 8003ace:	2b00      	cmp	r3, #0
 8003ad0:	d037      	beq.n	8003b42 <UART_WaitOnFlagUntilTimeout+0xb2>
 8003ad2:	68bb      	ldr	r3, [r7, #8]
 8003ad4:	2b80      	cmp	r3, #128	@ 0x80
 8003ad6:	d034      	beq.n	8003b42 <UART_WaitOnFlagUntilTimeout+0xb2>
 8003ad8:	68bb      	ldr	r3, [r7, #8]
 8003ada:	2b40      	cmp	r3, #64	@ 0x40
 8003adc:	d031      	beq.n	8003b42 <UART_WaitOnFlagUntilTimeout+0xb2>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8003ade:	68fb      	ldr	r3, [r7, #12]
 8003ae0:	681b      	ldr	r3, [r3, #0]
 8003ae2:	69db      	ldr	r3, [r3, #28]
 8003ae4:	f003 0308 	and.w	r3, r3, #8
 8003ae8:	2b08      	cmp	r3, #8
 8003aea:	d110      	bne.n	8003b0e <UART_WaitOnFlagUntilTimeout+0x7e>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8003aec:	68fb      	ldr	r3, [r7, #12]
 8003aee:	681b      	ldr	r3, [r3, #0]
 8003af0:	2208      	movs	r2, #8
 8003af2:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8003af4:	68f8      	ldr	r0, [r7, #12]
 8003af6:	f000 f838 	bl	8003b6a <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 8003afa:	68fb      	ldr	r3, [r7, #12]
 8003afc:	2208      	movs	r2, #8
 8003afe:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8003b02:	68fb      	ldr	r3, [r7, #12]
 8003b04:	2200      	movs	r2, #0
 8003b06:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

          return HAL_ERROR;
 8003b0a:	2301      	movs	r3, #1
 8003b0c:	e029      	b.n	8003b62 <UART_WaitOnFlagUntilTimeout+0xd2>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8003b0e:	68fb      	ldr	r3, [r7, #12]
 8003b10:	681b      	ldr	r3, [r3, #0]
 8003b12:	69db      	ldr	r3, [r3, #28]
 8003b14:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8003b18:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8003b1c:	d111      	bne.n	8003b42 <UART_WaitOnFlagUntilTimeout+0xb2>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8003b1e:	68fb      	ldr	r3, [r7, #12]
 8003b20:	681b      	ldr	r3, [r3, #0]
 8003b22:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8003b26:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8003b28:	68f8      	ldr	r0, [r7, #12]
 8003b2a:	f000 f81e 	bl	8003b6a <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8003b2e:	68fb      	ldr	r3, [r7, #12]
 8003b30:	2220      	movs	r2, #32
 8003b32:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8003b36:	68fb      	ldr	r3, [r7, #12]
 8003b38:	2200      	movs	r2, #0
 8003b3a:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

          return HAL_TIMEOUT;
 8003b3e:	2303      	movs	r3, #3
 8003b40:	e00f      	b.n	8003b62 <UART_WaitOnFlagUntilTimeout+0xd2>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8003b42:	68fb      	ldr	r3, [r7, #12]
 8003b44:	681b      	ldr	r3, [r3, #0]
 8003b46:	69da      	ldr	r2, [r3, #28]
 8003b48:	68bb      	ldr	r3, [r7, #8]
 8003b4a:	4013      	ands	r3, r2
 8003b4c:	68ba      	ldr	r2, [r7, #8]
 8003b4e:	429a      	cmp	r2, r3
 8003b50:	bf0c      	ite	eq
 8003b52:	2301      	moveq	r3, #1
 8003b54:	2300      	movne	r3, #0
 8003b56:	b2db      	uxtb	r3, r3
 8003b58:	461a      	mov	r2, r3
 8003b5a:	79fb      	ldrb	r3, [r7, #7]
 8003b5c:	429a      	cmp	r2, r3
 8003b5e:	d0a0      	beq.n	8003aa2 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8003b60:	2300      	movs	r3, #0
}
 8003b62:	4618      	mov	r0, r3
 8003b64:	3710      	adds	r7, #16
 8003b66:	46bd      	mov	sp, r7
 8003b68:	bd80      	pop	{r7, pc}

08003b6a <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8003b6a:	b480      	push	{r7}
 8003b6c:	b095      	sub	sp, #84	@ 0x54
 8003b6e:	af00      	add	r7, sp, #0
 8003b70:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8003b72:	687b      	ldr	r3, [r7, #4]
 8003b74:	681b      	ldr	r3, [r3, #0]
 8003b76:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003b78:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8003b7a:	e853 3f00 	ldrex	r3, [r3]
 8003b7e:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8003b80:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003b82:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8003b86:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8003b88:	687b      	ldr	r3, [r7, #4]
 8003b8a:	681b      	ldr	r3, [r3, #0]
 8003b8c:	461a      	mov	r2, r3
 8003b8e:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8003b90:	643b      	str	r3, [r7, #64]	@ 0x40
 8003b92:	63fa      	str	r2, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003b94:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8003b96:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8003b98:	e841 2300 	strex	r3, r2, [r1]
 8003b9c:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8003b9e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003ba0:	2b00      	cmp	r3, #0
 8003ba2:	d1e6      	bne.n	8003b72 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8003ba4:	687b      	ldr	r3, [r7, #4]
 8003ba6:	681b      	ldr	r3, [r3, #0]
 8003ba8:	3308      	adds	r3, #8
 8003baa:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003bac:	6a3b      	ldr	r3, [r7, #32]
 8003bae:	e853 3f00 	ldrex	r3, [r3]
 8003bb2:	61fb      	str	r3, [r7, #28]
   return(result);
 8003bb4:	69fb      	ldr	r3, [r7, #28]
 8003bb6:	f023 0301 	bic.w	r3, r3, #1
 8003bba:	64bb      	str	r3, [r7, #72]	@ 0x48
 8003bbc:	687b      	ldr	r3, [r7, #4]
 8003bbe:	681b      	ldr	r3, [r3, #0]
 8003bc0:	3308      	adds	r3, #8
 8003bc2:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8003bc4:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8003bc6:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003bc8:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8003bca:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8003bcc:	e841 2300 	strex	r3, r2, [r1]
 8003bd0:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8003bd2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003bd4:	2b00      	cmp	r3, #0
 8003bd6:	d1e5      	bne.n	8003ba4 <UART_EndRxTransfer+0x3a>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8003bd8:	687b      	ldr	r3, [r7, #4]
 8003bda:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8003bdc:	2b01      	cmp	r3, #1
 8003bde:	d118      	bne.n	8003c12 <UART_EndRxTransfer+0xa8>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8003be0:	687b      	ldr	r3, [r7, #4]
 8003be2:	681b      	ldr	r3, [r3, #0]
 8003be4:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003be6:	68fb      	ldr	r3, [r7, #12]
 8003be8:	e853 3f00 	ldrex	r3, [r3]
 8003bec:	60bb      	str	r3, [r7, #8]
   return(result);
 8003bee:	68bb      	ldr	r3, [r7, #8]
 8003bf0:	f023 0310 	bic.w	r3, r3, #16
 8003bf4:	647b      	str	r3, [r7, #68]	@ 0x44
 8003bf6:	687b      	ldr	r3, [r7, #4]
 8003bf8:	681b      	ldr	r3, [r3, #0]
 8003bfa:	461a      	mov	r2, r3
 8003bfc:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8003bfe:	61bb      	str	r3, [r7, #24]
 8003c00:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003c02:	6979      	ldr	r1, [r7, #20]
 8003c04:	69ba      	ldr	r2, [r7, #24]
 8003c06:	e841 2300 	strex	r3, r2, [r1]
 8003c0a:	613b      	str	r3, [r7, #16]
   return(result);
 8003c0c:	693b      	ldr	r3, [r7, #16]
 8003c0e:	2b00      	cmp	r3, #0
 8003c10:	d1e6      	bne.n	8003be0 <UART_EndRxTransfer+0x76>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8003c12:	687b      	ldr	r3, [r7, #4]
 8003c14:	2220      	movs	r2, #32
 8003c16:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8003c1a:	687b      	ldr	r3, [r7, #4]
 8003c1c:	2200      	movs	r2, #0
 8003c1e:	661a      	str	r2, [r3, #96]	@ 0x60

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 8003c20:	687b      	ldr	r3, [r7, #4]
 8003c22:	2200      	movs	r2, #0
 8003c24:	669a      	str	r2, [r3, #104]	@ 0x68
}
 8003c26:	bf00      	nop
 8003c28:	3754      	adds	r7, #84	@ 0x54
 8003c2a:	46bd      	mov	sp, r7
 8003c2c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c30:	4770      	bx	lr
	...

08003c34 <USB_CoreInit>:
  * @param  cfg pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_CoreInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 8003c34:	b084      	sub	sp, #16
 8003c36:	b580      	push	{r7, lr}
 8003c38:	b084      	sub	sp, #16
 8003c3a:	af00      	add	r7, sp, #0
 8003c3c:	6078      	str	r0, [r7, #4]
 8003c3e:	f107 001c 	add.w	r0, r7, #28
 8003c42:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret;

  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 8003c46:	f897 3021 	ldrb.w	r3, [r7, #33]	@ 0x21
 8003c4a:	2b01      	cmp	r3, #1
 8003c4c:	d121      	bne.n	8003c92 <USB_CoreInit+0x5e>
  {
    USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 8003c4e:	687b      	ldr	r3, [r7, #4]
 8003c50:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003c52:	f423 3280 	bic.w	r2, r3, #65536	@ 0x10000
 8003c56:	687b      	ldr	r3, [r7, #4]
 8003c58:	639a      	str	r2, [r3, #56]	@ 0x38

    /* Init The ULPI Interface */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_TSDPS | USB_OTG_GUSBCFG_ULPIFSLS | USB_OTG_GUSBCFG_PHYSEL);
 8003c5a:	687b      	ldr	r3, [r7, #4]
 8003c5c:	68da      	ldr	r2, [r3, #12]
 8003c5e:	4b21      	ldr	r3, [pc, #132]	@ (8003ce4 <USB_CoreInit+0xb0>)
 8003c60:	4013      	ands	r3, r2
 8003c62:	687a      	ldr	r2, [r7, #4]
 8003c64:	60d3      	str	r3, [r2, #12]
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_ULPI_UTMI_SEL;
#endif /* defined(STM32F722xx) || defined(STM32F723xx) || defined(STM32F730xx) ||
          defined(STM32F732xx) || defined(STM32F733xx) */

    /* Select vbus source */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_ULPIEVBUSD | USB_OTG_GUSBCFG_ULPIEVBUSI);
 8003c66:	687b      	ldr	r3, [r7, #4]
 8003c68:	68db      	ldr	r3, [r3, #12]
 8003c6a:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 8003c6e:	687b      	ldr	r3, [r7, #4]
 8003c70:	60da      	str	r2, [r3, #12]
    if (cfg.use_external_vbus == 1U)
 8003c72:	f897 3028 	ldrb.w	r3, [r7, #40]	@ 0x28
 8003c76:	2b01      	cmp	r3, #1
 8003c78:	d105      	bne.n	8003c86 <USB_CoreInit+0x52>
    {
      USBx->GUSBCFG |= USB_OTG_GUSBCFG_ULPIEVBUSD;
 8003c7a:	687b      	ldr	r3, [r7, #4]
 8003c7c:	68db      	ldr	r3, [r3, #12]
 8003c7e:	f443 1280 	orr.w	r2, r3, #1048576	@ 0x100000
 8003c82:	687b      	ldr	r3, [r7, #4]
 8003c84:	60da      	str	r2, [r3, #12]
    }

    /* Reset after a PHY select */
    ret = USB_CoreReset(USBx);
 8003c86:	6878      	ldr	r0, [r7, #4]
 8003c88:	f000 fa92 	bl	80041b0 <USB_CoreReset>
 8003c8c:	4603      	mov	r3, r0
 8003c8e:	73fb      	strb	r3, [r7, #15]
 8003c90:	e010      	b.n	8003cb4 <USB_CoreInit+0x80>
#endif /* defined(STM32F722xx) || defined(STM32F723xx) || defined(STM32F730xx) ||
          defined(STM32F732xx) || defined(STM32F733xx) */
  else /* FS interface (embedded Phy) */
  {
    /* Select FS Embedded PHY */
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_PHYSEL;
 8003c92:	687b      	ldr	r3, [r7, #4]
 8003c94:	68db      	ldr	r3, [r3, #12]
 8003c96:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 8003c9a:	687b      	ldr	r3, [r7, #4]
 8003c9c:	60da      	str	r2, [r3, #12]

    /* Reset after a PHY select */
    ret = USB_CoreReset(USBx);
 8003c9e:	6878      	ldr	r0, [r7, #4]
 8003ca0:	f000 fa86 	bl	80041b0 <USB_CoreReset>
 8003ca4:	4603      	mov	r3, r0
 8003ca6:	73fb      	strb	r3, [r7, #15]

    /* Activate the USB Transceiver */
    USBx->GCCFG |= USB_OTG_GCCFG_PWRDWN;
 8003ca8:	687b      	ldr	r3, [r7, #4]
 8003caa:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003cac:	f443 3280 	orr.w	r2, r3, #65536	@ 0x10000
 8003cb0:	687b      	ldr	r3, [r7, #4]
 8003cb2:	639a      	str	r2, [r3, #56]	@ 0x38
  }

  if (cfg.dma_enable == 1U)
 8003cb4:	7fbb      	ldrb	r3, [r7, #30]
 8003cb6:	2b01      	cmp	r3, #1
 8003cb8:	d10b      	bne.n	8003cd2 <USB_CoreInit+0x9e>
  {
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_HBSTLEN_2;
 8003cba:	687b      	ldr	r3, [r7, #4]
 8003cbc:	689b      	ldr	r3, [r3, #8]
 8003cbe:	f043 0206 	orr.w	r2, r3, #6
 8003cc2:	687b      	ldr	r3, [r7, #4]
 8003cc4:	609a      	str	r2, [r3, #8]
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_DMAEN;
 8003cc6:	687b      	ldr	r3, [r7, #4]
 8003cc8:	689b      	ldr	r3, [r3, #8]
 8003cca:	f043 0220 	orr.w	r2, r3, #32
 8003cce:	687b      	ldr	r3, [r7, #4]
 8003cd0:	609a      	str	r2, [r3, #8]
  }

  return ret;
 8003cd2:	7bfb      	ldrb	r3, [r7, #15]
}
 8003cd4:	4618      	mov	r0, r3
 8003cd6:	3710      	adds	r7, #16
 8003cd8:	46bd      	mov	sp, r7
 8003cda:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8003cde:	b004      	add	sp, #16
 8003ce0:	4770      	bx	lr
 8003ce2:	bf00      	nop
 8003ce4:	ffbdffbf 	.word	0xffbdffbf

08003ce8 <USB_DisableGlobalInt>:
  *         Disable the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DisableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 8003ce8:	b480      	push	{r7}
 8003cea:	b083      	sub	sp, #12
 8003cec:	af00      	add	r7, sp, #0
 8003cee:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG &= ~USB_OTG_GAHBCFG_GINT;
 8003cf0:	687b      	ldr	r3, [r7, #4]
 8003cf2:	689b      	ldr	r3, [r3, #8]
 8003cf4:	f023 0201 	bic.w	r2, r3, #1
 8003cf8:	687b      	ldr	r3, [r7, #4]
 8003cfa:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 8003cfc:	2300      	movs	r3, #0
}
 8003cfe:	4618      	mov	r0, r3
 8003d00:	370c      	adds	r7, #12
 8003d02:	46bd      	mov	sp, r7
 8003d04:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d08:	4770      	bx	lr

08003d0a <USB_SetCurrentMode>:
  *            @arg USB_DEVICE_MODE Peripheral mode
  *            @arg USB_HOST_MODE Host mode
  * @retval HAL status
  */
HAL_StatusTypeDef USB_SetCurrentMode(USB_OTG_GlobalTypeDef *USBx, USB_OTG_ModeTypeDef mode)
{
 8003d0a:	b580      	push	{r7, lr}
 8003d0c:	b084      	sub	sp, #16
 8003d0e:	af00      	add	r7, sp, #0
 8003d10:	6078      	str	r0, [r7, #4]
 8003d12:	460b      	mov	r3, r1
 8003d14:	70fb      	strb	r3, [r7, #3]
  uint32_t ms = 0U;
 8003d16:	2300      	movs	r3, #0
 8003d18:	60fb      	str	r3, [r7, #12]

  USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_FHMOD | USB_OTG_GUSBCFG_FDMOD);
 8003d1a:	687b      	ldr	r3, [r7, #4]
 8003d1c:	68db      	ldr	r3, [r3, #12]
 8003d1e:	f023 42c0 	bic.w	r2, r3, #1610612736	@ 0x60000000
 8003d22:	687b      	ldr	r3, [r7, #4]
 8003d24:	60da      	str	r2, [r3, #12]

  if (mode == USB_HOST_MODE)
 8003d26:	78fb      	ldrb	r3, [r7, #3]
 8003d28:	2b01      	cmp	r3, #1
 8003d2a:	d115      	bne.n	8003d58 <USB_SetCurrentMode+0x4e>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FHMOD;
 8003d2c:	687b      	ldr	r3, [r7, #4]
 8003d2e:	68db      	ldr	r3, [r3, #12]
 8003d30:	f043 5200 	orr.w	r2, r3, #536870912	@ 0x20000000
 8003d34:	687b      	ldr	r3, [r7, #4]
 8003d36:	60da      	str	r2, [r3, #12]

    do
    {
      HAL_Delay(10U);
 8003d38:	200a      	movs	r0, #10
 8003d3a:	f7fd f955 	bl	8000fe8 <HAL_Delay>
      ms += 10U;
 8003d3e:	68fb      	ldr	r3, [r7, #12]
 8003d40:	330a      	adds	r3, #10
 8003d42:	60fb      	str	r3, [r7, #12]
    } while ((USB_GetMode(USBx) != (uint32_t)USB_HOST_MODE) && (ms < HAL_USB_CURRENT_MODE_MAX_DELAY_MS));
 8003d44:	6878      	ldr	r0, [r7, #4]
 8003d46:	f000 fa25 	bl	8004194 <USB_GetMode>
 8003d4a:	4603      	mov	r3, r0
 8003d4c:	2b01      	cmp	r3, #1
 8003d4e:	d01e      	beq.n	8003d8e <USB_SetCurrentMode+0x84>
 8003d50:	68fb      	ldr	r3, [r7, #12]
 8003d52:	2bc7      	cmp	r3, #199	@ 0xc7
 8003d54:	d9f0      	bls.n	8003d38 <USB_SetCurrentMode+0x2e>
 8003d56:	e01a      	b.n	8003d8e <USB_SetCurrentMode+0x84>
  }
  else if (mode == USB_DEVICE_MODE)
 8003d58:	78fb      	ldrb	r3, [r7, #3]
 8003d5a:	2b00      	cmp	r3, #0
 8003d5c:	d115      	bne.n	8003d8a <USB_SetCurrentMode+0x80>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FDMOD;
 8003d5e:	687b      	ldr	r3, [r7, #4]
 8003d60:	68db      	ldr	r3, [r3, #12]
 8003d62:	f043 4280 	orr.w	r2, r3, #1073741824	@ 0x40000000
 8003d66:	687b      	ldr	r3, [r7, #4]
 8003d68:	60da      	str	r2, [r3, #12]

    do
    {
      HAL_Delay(10U);
 8003d6a:	200a      	movs	r0, #10
 8003d6c:	f7fd f93c 	bl	8000fe8 <HAL_Delay>
      ms += 10U;
 8003d70:	68fb      	ldr	r3, [r7, #12]
 8003d72:	330a      	adds	r3, #10
 8003d74:	60fb      	str	r3, [r7, #12]
    } while ((USB_GetMode(USBx) != (uint32_t)USB_DEVICE_MODE) && (ms < HAL_USB_CURRENT_MODE_MAX_DELAY_MS));
 8003d76:	6878      	ldr	r0, [r7, #4]
 8003d78:	f000 fa0c 	bl	8004194 <USB_GetMode>
 8003d7c:	4603      	mov	r3, r0
 8003d7e:	2b00      	cmp	r3, #0
 8003d80:	d005      	beq.n	8003d8e <USB_SetCurrentMode+0x84>
 8003d82:	68fb      	ldr	r3, [r7, #12]
 8003d84:	2bc7      	cmp	r3, #199	@ 0xc7
 8003d86:	d9f0      	bls.n	8003d6a <USB_SetCurrentMode+0x60>
 8003d88:	e001      	b.n	8003d8e <USB_SetCurrentMode+0x84>
  }
  else
  {
    return HAL_ERROR;
 8003d8a:	2301      	movs	r3, #1
 8003d8c:	e005      	b.n	8003d9a <USB_SetCurrentMode+0x90>
  }

  if (ms == HAL_USB_CURRENT_MODE_MAX_DELAY_MS)
 8003d8e:	68fb      	ldr	r3, [r7, #12]
 8003d90:	2bc8      	cmp	r3, #200	@ 0xc8
 8003d92:	d101      	bne.n	8003d98 <USB_SetCurrentMode+0x8e>
  {
    return HAL_ERROR;
 8003d94:	2301      	movs	r3, #1
 8003d96:	e000      	b.n	8003d9a <USB_SetCurrentMode+0x90>
  }

  return HAL_OK;
 8003d98:	2300      	movs	r3, #0
}
 8003d9a:	4618      	mov	r0, r3
 8003d9c:	3710      	adds	r7, #16
 8003d9e:	46bd      	mov	sp, r7
 8003da0:	bd80      	pop	{r7, pc}
	...

08003da4 <USB_DevInit>:
  * @param  cfg   pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 8003da4:	b084      	sub	sp, #16
 8003da6:	b580      	push	{r7, lr}
 8003da8:	b086      	sub	sp, #24
 8003daa:	af00      	add	r7, sp, #0
 8003dac:	6078      	str	r0, [r7, #4]
 8003dae:	f107 0024 	add.w	r0, r7, #36	@ 0x24
 8003db2:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret = HAL_OK;
 8003db6:	2300      	movs	r3, #0
 8003db8:	75fb      	strb	r3, [r7, #23]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8003dba:	687b      	ldr	r3, [r7, #4]
 8003dbc:	60fb      	str	r3, [r7, #12]
  uint32_t i;

  for (i = 0U; i < 15U; i++)
 8003dbe:	2300      	movs	r3, #0
 8003dc0:	613b      	str	r3, [r7, #16]
 8003dc2:	e009      	b.n	8003dd8 <USB_DevInit+0x34>
  {
    USBx->DIEPTXF[i] = 0U;
 8003dc4:	687a      	ldr	r2, [r7, #4]
 8003dc6:	693b      	ldr	r3, [r7, #16]
 8003dc8:	3340      	adds	r3, #64	@ 0x40
 8003dca:	009b      	lsls	r3, r3, #2
 8003dcc:	4413      	add	r3, r2
 8003dce:	2200      	movs	r2, #0
 8003dd0:	605a      	str	r2, [r3, #4]
  for (i = 0U; i < 15U; i++)
 8003dd2:	693b      	ldr	r3, [r7, #16]
 8003dd4:	3301      	adds	r3, #1
 8003dd6:	613b      	str	r3, [r7, #16]
 8003dd8:	693b      	ldr	r3, [r7, #16]
 8003dda:	2b0e      	cmp	r3, #14
 8003ddc:	d9f2      	bls.n	8003dc4 <USB_DevInit+0x20>
  }

  /* VBUS Sensing setup */
  if (cfg.vbus_sensing_enable == 0U)
 8003dde:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 8003de2:	2b00      	cmp	r3, #0
 8003de4:	d11c      	bne.n	8003e20 <USB_DevInit+0x7c>
  {
    USBx_DEVICE->DCTL |= USB_OTG_DCTL_SDIS;
 8003de6:	68fb      	ldr	r3, [r7, #12]
 8003de8:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8003dec:	685b      	ldr	r3, [r3, #4]
 8003dee:	68fa      	ldr	r2, [r7, #12]
 8003df0:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8003df4:	f043 0302 	orr.w	r3, r3, #2
 8003df8:	6053      	str	r3, [r2, #4]

    /* Deactivate VBUS Sensing B */
    USBx->GCCFG &= ~USB_OTG_GCCFG_VBDEN;
 8003dfa:	687b      	ldr	r3, [r7, #4]
 8003dfc:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003dfe:	f423 1200 	bic.w	r2, r3, #2097152	@ 0x200000
 8003e02:	687b      	ldr	r3, [r7, #4]
 8003e04:	639a      	str	r2, [r3, #56]	@ 0x38

    /* B-peripheral session valid override enable */
    USBx->GOTGCTL |= USB_OTG_GOTGCTL_BVALOEN;
 8003e06:	687b      	ldr	r3, [r7, #4]
 8003e08:	681b      	ldr	r3, [r3, #0]
 8003e0a:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 8003e0e:	687b      	ldr	r3, [r7, #4]
 8003e10:	601a      	str	r2, [r3, #0]
    USBx->GOTGCTL |= USB_OTG_GOTGCTL_BVALOVAL;
 8003e12:	687b      	ldr	r3, [r7, #4]
 8003e14:	681b      	ldr	r3, [r3, #0]
 8003e16:	f043 0280 	orr.w	r2, r3, #128	@ 0x80
 8003e1a:	687b      	ldr	r3, [r7, #4]
 8003e1c:	601a      	str	r2, [r3, #0]
 8003e1e:	e005      	b.n	8003e2c <USB_DevInit+0x88>
  }
  else
  {
    /* Enable HW VBUS sensing */
    USBx->GCCFG |= USB_OTG_GCCFG_VBDEN;
 8003e20:	687b      	ldr	r3, [r7, #4]
 8003e22:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003e24:	f443 1200 	orr.w	r2, r3, #2097152	@ 0x200000
 8003e28:	687b      	ldr	r3, [r7, #4]
 8003e2a:	639a      	str	r2, [r3, #56]	@ 0x38
  }

  /* Restart the Phy Clock */
  USBx_PCGCCTL = 0U;
 8003e2c:	68fb      	ldr	r3, [r7, #12]
 8003e2e:	f503 6360 	add.w	r3, r3, #3584	@ 0xe00
 8003e32:	461a      	mov	r2, r3
 8003e34:	2300      	movs	r3, #0
 8003e36:	6013      	str	r3, [r2, #0]

  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 8003e38:	f897 3029 	ldrb.w	r3, [r7, #41]	@ 0x29
 8003e3c:	2b01      	cmp	r3, #1
 8003e3e:	d10d      	bne.n	8003e5c <USB_DevInit+0xb8>
  {
    if (cfg.speed == USBD_HS_SPEED)
 8003e40:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8003e44:	2b00      	cmp	r3, #0
 8003e46:	d104      	bne.n	8003e52 <USB_DevInit+0xae>
    {
      /* Set Core speed to High speed mode */
      (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_HIGH);
 8003e48:	2100      	movs	r1, #0
 8003e4a:	6878      	ldr	r0, [r7, #4]
 8003e4c:	f000 f968 	bl	8004120 <USB_SetDevSpeed>
 8003e50:	e008      	b.n	8003e64 <USB_DevInit+0xc0>
    }
    else
    {
      /* Set Core speed to Full speed mode */
      (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_HIGH_IN_FULL);
 8003e52:	2101      	movs	r1, #1
 8003e54:	6878      	ldr	r0, [r7, #4]
 8003e56:	f000 f963 	bl	8004120 <USB_SetDevSpeed>
 8003e5a:	e003      	b.n	8003e64 <USB_DevInit+0xc0>
#endif /* defined(STM32F722xx) || defined(STM32F723xx) || defined(STM32F730xx) ||
          defined(STM32F732xx) || defined(STM32F733xx) */
  else
  {
    /* Set Core speed to Full speed mode */
    (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_FULL);
 8003e5c:	2103      	movs	r1, #3
 8003e5e:	6878      	ldr	r0, [r7, #4]
 8003e60:	f000 f95e 	bl	8004120 <USB_SetDevSpeed>
  }

  /* Flush the FIFOs */
  if (USB_FlushTxFifo(USBx, 0x10U) != HAL_OK) /* all Tx FIFOs */
 8003e64:	2110      	movs	r1, #16
 8003e66:	6878      	ldr	r0, [r7, #4]
 8003e68:	f000 f8fa 	bl	8004060 <USB_FlushTxFifo>
 8003e6c:	4603      	mov	r3, r0
 8003e6e:	2b00      	cmp	r3, #0
 8003e70:	d001      	beq.n	8003e76 <USB_DevInit+0xd2>
  {
    ret = HAL_ERROR;
 8003e72:	2301      	movs	r3, #1
 8003e74:	75fb      	strb	r3, [r7, #23]
  }

  if (USB_FlushRxFifo(USBx) != HAL_OK)
 8003e76:	6878      	ldr	r0, [r7, #4]
 8003e78:	f000 f924 	bl	80040c4 <USB_FlushRxFifo>
 8003e7c:	4603      	mov	r3, r0
 8003e7e:	2b00      	cmp	r3, #0
 8003e80:	d001      	beq.n	8003e86 <USB_DevInit+0xe2>
  {
    ret = HAL_ERROR;
 8003e82:	2301      	movs	r3, #1
 8003e84:	75fb      	strb	r3, [r7, #23]
  }

  /* Clear all pending Device Interrupts */
  USBx_DEVICE->DIEPMSK = 0U;
 8003e86:	68fb      	ldr	r3, [r7, #12]
 8003e88:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8003e8c:	461a      	mov	r2, r3
 8003e8e:	2300      	movs	r3, #0
 8003e90:	6113      	str	r3, [r2, #16]
  USBx_DEVICE->DOEPMSK = 0U;
 8003e92:	68fb      	ldr	r3, [r7, #12]
 8003e94:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8003e98:	461a      	mov	r2, r3
 8003e9a:	2300      	movs	r3, #0
 8003e9c:	6153      	str	r3, [r2, #20]
  USBx_DEVICE->DAINTMSK = 0U;
 8003e9e:	68fb      	ldr	r3, [r7, #12]
 8003ea0:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8003ea4:	461a      	mov	r2, r3
 8003ea6:	2300      	movs	r3, #0
 8003ea8:	61d3      	str	r3, [r2, #28]

  for (i = 0U; i < cfg.dev_endpoints; i++)
 8003eaa:	2300      	movs	r3, #0
 8003eac:	613b      	str	r3, [r7, #16]
 8003eae:	e043      	b.n	8003f38 <USB_DevInit+0x194>
  {
    if ((USBx_INEP(i)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 8003eb0:	693b      	ldr	r3, [r7, #16]
 8003eb2:	015a      	lsls	r2, r3, #5
 8003eb4:	68fb      	ldr	r3, [r7, #12]
 8003eb6:	4413      	add	r3, r2
 8003eb8:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8003ebc:	681b      	ldr	r3, [r3, #0]
 8003ebe:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8003ec2:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8003ec6:	d118      	bne.n	8003efa <USB_DevInit+0x156>
    {
      if (i == 0U)
 8003ec8:	693b      	ldr	r3, [r7, #16]
 8003eca:	2b00      	cmp	r3, #0
 8003ecc:	d10a      	bne.n	8003ee4 <USB_DevInit+0x140>
      {
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_SNAK;
 8003ece:	693b      	ldr	r3, [r7, #16]
 8003ed0:	015a      	lsls	r2, r3, #5
 8003ed2:	68fb      	ldr	r3, [r7, #12]
 8003ed4:	4413      	add	r3, r2
 8003ed6:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8003eda:	461a      	mov	r2, r3
 8003edc:	f04f 6300 	mov.w	r3, #134217728	@ 0x8000000
 8003ee0:	6013      	str	r3, [r2, #0]
 8003ee2:	e013      	b.n	8003f0c <USB_DevInit+0x168>
      }
      else
      {
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_EPDIS | USB_OTG_DIEPCTL_SNAK;
 8003ee4:	693b      	ldr	r3, [r7, #16]
 8003ee6:	015a      	lsls	r2, r3, #5
 8003ee8:	68fb      	ldr	r3, [r7, #12]
 8003eea:	4413      	add	r3, r2
 8003eec:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8003ef0:	461a      	mov	r2, r3
 8003ef2:	f04f 4390 	mov.w	r3, #1207959552	@ 0x48000000
 8003ef6:	6013      	str	r3, [r2, #0]
 8003ef8:	e008      	b.n	8003f0c <USB_DevInit+0x168>
      }
    }
    else
    {
      USBx_INEP(i)->DIEPCTL = 0U;
 8003efa:	693b      	ldr	r3, [r7, #16]
 8003efc:	015a      	lsls	r2, r3, #5
 8003efe:	68fb      	ldr	r3, [r7, #12]
 8003f00:	4413      	add	r3, r2
 8003f02:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8003f06:	461a      	mov	r2, r3
 8003f08:	2300      	movs	r3, #0
 8003f0a:	6013      	str	r3, [r2, #0]
    }

    USBx_INEP(i)->DIEPTSIZ = 0U;
 8003f0c:	693b      	ldr	r3, [r7, #16]
 8003f0e:	015a      	lsls	r2, r3, #5
 8003f10:	68fb      	ldr	r3, [r7, #12]
 8003f12:	4413      	add	r3, r2
 8003f14:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8003f18:	461a      	mov	r2, r3
 8003f1a:	2300      	movs	r3, #0
 8003f1c:	6113      	str	r3, [r2, #16]
    USBx_INEP(i)->DIEPINT  = 0xFB7FU;
 8003f1e:	693b      	ldr	r3, [r7, #16]
 8003f20:	015a      	lsls	r2, r3, #5
 8003f22:	68fb      	ldr	r3, [r7, #12]
 8003f24:	4413      	add	r3, r2
 8003f26:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8003f2a:	461a      	mov	r2, r3
 8003f2c:	f64f 337f 	movw	r3, #64383	@ 0xfb7f
 8003f30:	6093      	str	r3, [r2, #8]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 8003f32:	693b      	ldr	r3, [r7, #16]
 8003f34:	3301      	adds	r3, #1
 8003f36:	613b      	str	r3, [r7, #16]
 8003f38:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 8003f3c:	461a      	mov	r2, r3
 8003f3e:	693b      	ldr	r3, [r7, #16]
 8003f40:	4293      	cmp	r3, r2
 8003f42:	d3b5      	bcc.n	8003eb0 <USB_DevInit+0x10c>
  }

  for (i = 0U; i < cfg.dev_endpoints; i++)
 8003f44:	2300      	movs	r3, #0
 8003f46:	613b      	str	r3, [r7, #16]
 8003f48:	e043      	b.n	8003fd2 <USB_DevInit+0x22e>
  {
    if ((USBx_OUTEP(i)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 8003f4a:	693b      	ldr	r3, [r7, #16]
 8003f4c:	015a      	lsls	r2, r3, #5
 8003f4e:	68fb      	ldr	r3, [r7, #12]
 8003f50:	4413      	add	r3, r2
 8003f52:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8003f56:	681b      	ldr	r3, [r3, #0]
 8003f58:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8003f5c:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8003f60:	d118      	bne.n	8003f94 <USB_DevInit+0x1f0>
    {
      if (i == 0U)
 8003f62:	693b      	ldr	r3, [r7, #16]
 8003f64:	2b00      	cmp	r3, #0
 8003f66:	d10a      	bne.n	8003f7e <USB_DevInit+0x1da>
      {
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_SNAK;
 8003f68:	693b      	ldr	r3, [r7, #16]
 8003f6a:	015a      	lsls	r2, r3, #5
 8003f6c:	68fb      	ldr	r3, [r7, #12]
 8003f6e:	4413      	add	r3, r2
 8003f70:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8003f74:	461a      	mov	r2, r3
 8003f76:	f04f 6300 	mov.w	r3, #134217728	@ 0x8000000
 8003f7a:	6013      	str	r3, [r2, #0]
 8003f7c:	e013      	b.n	8003fa6 <USB_DevInit+0x202>
      }
      else
      {
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_EPDIS | USB_OTG_DOEPCTL_SNAK;
 8003f7e:	693b      	ldr	r3, [r7, #16]
 8003f80:	015a      	lsls	r2, r3, #5
 8003f82:	68fb      	ldr	r3, [r7, #12]
 8003f84:	4413      	add	r3, r2
 8003f86:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8003f8a:	461a      	mov	r2, r3
 8003f8c:	f04f 4390 	mov.w	r3, #1207959552	@ 0x48000000
 8003f90:	6013      	str	r3, [r2, #0]
 8003f92:	e008      	b.n	8003fa6 <USB_DevInit+0x202>
      }
    }
    else
    {
      USBx_OUTEP(i)->DOEPCTL = 0U;
 8003f94:	693b      	ldr	r3, [r7, #16]
 8003f96:	015a      	lsls	r2, r3, #5
 8003f98:	68fb      	ldr	r3, [r7, #12]
 8003f9a:	4413      	add	r3, r2
 8003f9c:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8003fa0:	461a      	mov	r2, r3
 8003fa2:	2300      	movs	r3, #0
 8003fa4:	6013      	str	r3, [r2, #0]
    }

    USBx_OUTEP(i)->DOEPTSIZ = 0U;
 8003fa6:	693b      	ldr	r3, [r7, #16]
 8003fa8:	015a      	lsls	r2, r3, #5
 8003faa:	68fb      	ldr	r3, [r7, #12]
 8003fac:	4413      	add	r3, r2
 8003fae:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8003fb2:	461a      	mov	r2, r3
 8003fb4:	2300      	movs	r3, #0
 8003fb6:	6113      	str	r3, [r2, #16]
    USBx_OUTEP(i)->DOEPINT  = 0xFB7FU;
 8003fb8:	693b      	ldr	r3, [r7, #16]
 8003fba:	015a      	lsls	r2, r3, #5
 8003fbc:	68fb      	ldr	r3, [r7, #12]
 8003fbe:	4413      	add	r3, r2
 8003fc0:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8003fc4:	461a      	mov	r2, r3
 8003fc6:	f64f 337f 	movw	r3, #64383	@ 0xfb7f
 8003fca:	6093      	str	r3, [r2, #8]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 8003fcc:	693b      	ldr	r3, [r7, #16]
 8003fce:	3301      	adds	r3, #1
 8003fd0:	613b      	str	r3, [r7, #16]
 8003fd2:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 8003fd6:	461a      	mov	r2, r3
 8003fd8:	693b      	ldr	r3, [r7, #16]
 8003fda:	4293      	cmp	r3, r2
 8003fdc:	d3b5      	bcc.n	8003f4a <USB_DevInit+0x1a6>
  }

  USBx_DEVICE->DIEPMSK &= ~(USB_OTG_DIEPMSK_TXFURM);
 8003fde:	68fb      	ldr	r3, [r7, #12]
 8003fe0:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8003fe4:	691b      	ldr	r3, [r3, #16]
 8003fe6:	68fa      	ldr	r2, [r7, #12]
 8003fe8:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8003fec:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8003ff0:	6113      	str	r3, [r2, #16]

  /* Disable all interrupts. */
  USBx->GINTMSK = 0U;
 8003ff2:	687b      	ldr	r3, [r7, #4]
 8003ff4:	2200      	movs	r2, #0
 8003ff6:	619a      	str	r2, [r3, #24]

  /* Clear any pending interrupts */
  USBx->GINTSTS = 0xBFFFFFFFU;
 8003ff8:	687b      	ldr	r3, [r7, #4]
 8003ffa:	f06f 4280 	mvn.w	r2, #1073741824	@ 0x40000000
 8003ffe:	615a      	str	r2, [r3, #20]

  /* Enable the common interrupts */
  if (cfg.dma_enable == 0U)
 8004000:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 8004004:	2b00      	cmp	r3, #0
 8004006:	d105      	bne.n	8004014 <USB_DevInit+0x270>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_RXFLVLM;
 8004008:	687b      	ldr	r3, [r7, #4]
 800400a:	699b      	ldr	r3, [r3, #24]
 800400c:	f043 0210 	orr.w	r2, r3, #16
 8004010:	687b      	ldr	r3, [r7, #4]
 8004012:	619a      	str	r2, [r3, #24]
  }

  /* Enable interrupts matching to the Device mode ONLY */
  USBx->GINTMSK |= USB_OTG_GINTMSK_USBSUSPM | USB_OTG_GINTMSK_USBRST |
 8004014:	687b      	ldr	r3, [r7, #4]
 8004016:	699a      	ldr	r2, [r3, #24]
 8004018:	4b0f      	ldr	r3, [pc, #60]	@ (8004058 <USB_DevInit+0x2b4>)
 800401a:	4313      	orrs	r3, r2
 800401c:	687a      	ldr	r2, [r7, #4]
 800401e:	6193      	str	r3, [r2, #24]
                   USB_OTG_GINTMSK_ENUMDNEM | USB_OTG_GINTMSK_IEPINT |
                   USB_OTG_GINTMSK_OEPINT   | USB_OTG_GINTMSK_IISOIXFRM |
                   USB_OTG_GINTMSK_PXFRM_IISOOXFRM | USB_OTG_GINTMSK_WUIM;

  if (cfg.Sof_enable != 0U)
 8004020:	f897 302a 	ldrb.w	r3, [r7, #42]	@ 0x2a
 8004024:	2b00      	cmp	r3, #0
 8004026:	d005      	beq.n	8004034 <USB_DevInit+0x290>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_SOFM;
 8004028:	687b      	ldr	r3, [r7, #4]
 800402a:	699b      	ldr	r3, [r3, #24]
 800402c:	f043 0208 	orr.w	r2, r3, #8
 8004030:	687b      	ldr	r3, [r7, #4]
 8004032:	619a      	str	r2, [r3, #24]
  }

  if (cfg.vbus_sensing_enable == 1U)
 8004034:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 8004038:	2b01      	cmp	r3, #1
 800403a:	d105      	bne.n	8004048 <USB_DevInit+0x2a4>
  {
    USBx->GINTMSK |= (USB_OTG_GINTMSK_SRQIM | USB_OTG_GINTMSK_OTGINT);
 800403c:	687b      	ldr	r3, [r7, #4]
 800403e:	699a      	ldr	r2, [r3, #24]
 8004040:	4b06      	ldr	r3, [pc, #24]	@ (800405c <USB_DevInit+0x2b8>)
 8004042:	4313      	orrs	r3, r2
 8004044:	687a      	ldr	r2, [r7, #4]
 8004046:	6193      	str	r3, [r2, #24]
  }

  return ret;
 8004048:	7dfb      	ldrb	r3, [r7, #23]
}
 800404a:	4618      	mov	r0, r3
 800404c:	3718      	adds	r7, #24
 800404e:	46bd      	mov	sp, r7
 8004050:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8004054:	b004      	add	sp, #16
 8004056:	4770      	bx	lr
 8004058:	803c3800 	.word	0x803c3800
 800405c:	40000004 	.word	0x40000004

08004060 <USB_FlushTxFifo>:
  *         This parameter can be a value from 1 to 15
            15 means Flush all Tx FIFOs
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushTxFifo(USB_OTG_GlobalTypeDef *USBx, uint32_t num)
{
 8004060:	b480      	push	{r7}
 8004062:	b085      	sub	sp, #20
 8004064:	af00      	add	r7, sp, #0
 8004066:	6078      	str	r0, [r7, #4]
 8004068:	6039      	str	r1, [r7, #0]
  __IO uint32_t count = 0U;
 800406a:	2300      	movs	r3, #0
 800406c:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 800406e:	68fb      	ldr	r3, [r7, #12]
 8004070:	3301      	adds	r3, #1
 8004072:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 8004074:	68fb      	ldr	r3, [r7, #12]
 8004076:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 800407a:	d901      	bls.n	8004080 <USB_FlushTxFifo+0x20>
    {
      return HAL_TIMEOUT;
 800407c:	2303      	movs	r3, #3
 800407e:	e01b      	b.n	80040b8 <USB_FlushTxFifo+0x58>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 8004080:	687b      	ldr	r3, [r7, #4]
 8004082:	691b      	ldr	r3, [r3, #16]
 8004084:	2b00      	cmp	r3, #0
 8004086:	daf2      	bge.n	800406e <USB_FlushTxFifo+0xe>

  /* Flush TX Fifo */
  count = 0U;
 8004088:	2300      	movs	r3, #0
 800408a:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL = (USB_OTG_GRSTCTL_TXFFLSH | (num << 6));
 800408c:	683b      	ldr	r3, [r7, #0]
 800408e:	019b      	lsls	r3, r3, #6
 8004090:	f043 0220 	orr.w	r2, r3, #32
 8004094:	687b      	ldr	r3, [r7, #4]
 8004096:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 8004098:	68fb      	ldr	r3, [r7, #12]
 800409a:	3301      	adds	r3, #1
 800409c:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 800409e:	68fb      	ldr	r3, [r7, #12]
 80040a0:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 80040a4:	d901      	bls.n	80040aa <USB_FlushTxFifo+0x4a>
    {
      return HAL_TIMEOUT;
 80040a6:	2303      	movs	r3, #3
 80040a8:	e006      	b.n	80040b8 <USB_FlushTxFifo+0x58>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_TXFFLSH) == USB_OTG_GRSTCTL_TXFFLSH);
 80040aa:	687b      	ldr	r3, [r7, #4]
 80040ac:	691b      	ldr	r3, [r3, #16]
 80040ae:	f003 0320 	and.w	r3, r3, #32
 80040b2:	2b20      	cmp	r3, #32
 80040b4:	d0f0      	beq.n	8004098 <USB_FlushTxFifo+0x38>

  return HAL_OK;
 80040b6:	2300      	movs	r3, #0
}
 80040b8:	4618      	mov	r0, r3
 80040ba:	3714      	adds	r7, #20
 80040bc:	46bd      	mov	sp, r7
 80040be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80040c2:	4770      	bx	lr

080040c4 <USB_FlushRxFifo>:
  * @brief  USB_FlushRxFifo  Flush Rx FIFO
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushRxFifo(USB_OTG_GlobalTypeDef *USBx)
{
 80040c4:	b480      	push	{r7}
 80040c6:	b085      	sub	sp, #20
 80040c8:	af00      	add	r7, sp, #0
 80040ca:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 80040cc:	2300      	movs	r3, #0
 80040ce:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 80040d0:	68fb      	ldr	r3, [r7, #12]
 80040d2:	3301      	adds	r3, #1
 80040d4:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 80040d6:	68fb      	ldr	r3, [r7, #12]
 80040d8:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 80040dc:	d901      	bls.n	80040e2 <USB_FlushRxFifo+0x1e>
    {
      return HAL_TIMEOUT;
 80040de:	2303      	movs	r3, #3
 80040e0:	e018      	b.n	8004114 <USB_FlushRxFifo+0x50>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 80040e2:	687b      	ldr	r3, [r7, #4]
 80040e4:	691b      	ldr	r3, [r3, #16]
 80040e6:	2b00      	cmp	r3, #0
 80040e8:	daf2      	bge.n	80040d0 <USB_FlushRxFifo+0xc>

  /* Flush RX Fifo */
  count = 0U;
 80040ea:	2300      	movs	r3, #0
 80040ec:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL = USB_OTG_GRSTCTL_RXFFLSH;
 80040ee:	687b      	ldr	r3, [r7, #4]
 80040f0:	2210      	movs	r2, #16
 80040f2:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 80040f4:	68fb      	ldr	r3, [r7, #12]
 80040f6:	3301      	adds	r3, #1
 80040f8:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 80040fa:	68fb      	ldr	r3, [r7, #12]
 80040fc:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 8004100:	d901      	bls.n	8004106 <USB_FlushRxFifo+0x42>
    {
      return HAL_TIMEOUT;
 8004102:	2303      	movs	r3, #3
 8004104:	e006      	b.n	8004114 <USB_FlushRxFifo+0x50>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_RXFFLSH) == USB_OTG_GRSTCTL_RXFFLSH);
 8004106:	687b      	ldr	r3, [r7, #4]
 8004108:	691b      	ldr	r3, [r3, #16]
 800410a:	f003 0310 	and.w	r3, r3, #16
 800410e:	2b10      	cmp	r3, #16
 8004110:	d0f0      	beq.n	80040f4 <USB_FlushRxFifo+0x30>

  return HAL_OK;
 8004112:	2300      	movs	r3, #0
}
 8004114:	4618      	mov	r0, r3
 8004116:	3714      	adds	r7, #20
 8004118:	46bd      	mov	sp, r7
 800411a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800411e:	4770      	bx	lr

08004120 <USB_SetDevSpeed>:
  *            @arg USB_OTG_SPEED_HIGH_IN_FULL: High speed core in Full Speed mode
  *            @arg USB_OTG_SPEED_FULL: Full speed mode
  * @retval  Hal status
  */
HAL_StatusTypeDef USB_SetDevSpeed(const USB_OTG_GlobalTypeDef *USBx, uint8_t speed)
{
 8004120:	b480      	push	{r7}
 8004122:	b085      	sub	sp, #20
 8004124:	af00      	add	r7, sp, #0
 8004126:	6078      	str	r0, [r7, #4]
 8004128:	460b      	mov	r3, r1
 800412a:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800412c:	687b      	ldr	r3, [r7, #4]
 800412e:	60fb      	str	r3, [r7, #12]

  USBx_DEVICE->DCFG |= speed;
 8004130:	68fb      	ldr	r3, [r7, #12]
 8004132:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8004136:	681a      	ldr	r2, [r3, #0]
 8004138:	78fb      	ldrb	r3, [r7, #3]
 800413a:	68f9      	ldr	r1, [r7, #12]
 800413c:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 8004140:	4313      	orrs	r3, r2
 8004142:	600b      	str	r3, [r1, #0]
  return HAL_OK;
 8004144:	2300      	movs	r3, #0
}
 8004146:	4618      	mov	r0, r3
 8004148:	3714      	adds	r7, #20
 800414a:	46bd      	mov	sp, r7
 800414c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004150:	4770      	bx	lr

08004152 <USB_DevDisconnect>:
  * @brief  USB_DevDisconnect : Disconnect the USB device by disabling Rpu
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevDisconnect(const USB_OTG_GlobalTypeDef *USBx)
{
 8004152:	b480      	push	{r7}
 8004154:	b085      	sub	sp, #20
 8004156:	af00      	add	r7, sp, #0
 8004158:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800415a:	687b      	ldr	r3, [r7, #4]
 800415c:	60fb      	str	r3, [r7, #12]

  /* In case phy is stopped, ensure to ungate and restore the phy CLK */
  USBx_PCGCCTL &= ~(USB_OTG_PCGCCTL_STOPCLK | USB_OTG_PCGCCTL_GATECLK);
 800415e:	68fb      	ldr	r3, [r7, #12]
 8004160:	f503 6360 	add.w	r3, r3, #3584	@ 0xe00
 8004164:	681b      	ldr	r3, [r3, #0]
 8004166:	68fa      	ldr	r2, [r7, #12]
 8004168:	f502 6260 	add.w	r2, r2, #3584	@ 0xe00
 800416c:	f023 0303 	bic.w	r3, r3, #3
 8004170:	6013      	str	r3, [r2, #0]

  USBx_DEVICE->DCTL |= USB_OTG_DCTL_SDIS;
 8004172:	68fb      	ldr	r3, [r7, #12]
 8004174:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8004178:	685b      	ldr	r3, [r3, #4]
 800417a:	68fa      	ldr	r2, [r7, #12]
 800417c:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8004180:	f043 0302 	orr.w	r3, r3, #2
 8004184:	6053      	str	r3, [r2, #4]

  return HAL_OK;
 8004186:	2300      	movs	r3, #0
}
 8004188:	4618      	mov	r0, r3
 800418a:	3714      	adds	r7, #20
 800418c:	46bd      	mov	sp, r7
 800418e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004192:	4770      	bx	lr

08004194 <USB_GetMode>:
  *          This parameter can be one of these values:
  *           1 : Host
  *           0 : Device
  */
uint32_t USB_GetMode(const USB_OTG_GlobalTypeDef *USBx)
{
 8004194:	b480      	push	{r7}
 8004196:	b083      	sub	sp, #12
 8004198:	af00      	add	r7, sp, #0
 800419a:	6078      	str	r0, [r7, #4]
  return ((USBx->GINTSTS) & 0x1U);
 800419c:	687b      	ldr	r3, [r7, #4]
 800419e:	695b      	ldr	r3, [r3, #20]
 80041a0:	f003 0301 	and.w	r3, r3, #1
}
 80041a4:	4618      	mov	r0, r3
 80041a6:	370c      	adds	r7, #12
 80041a8:	46bd      	mov	sp, r7
 80041aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80041ae:	4770      	bx	lr

080041b0 <USB_CoreReset>:
  * @brief  Reset the USB Core (needed after USB clock settings change)
  * @param  USBx  Selected device
  * @retval HAL status
  */
static HAL_StatusTypeDef USB_CoreReset(USB_OTG_GlobalTypeDef *USBx)
{
 80041b0:	b480      	push	{r7}
 80041b2:	b085      	sub	sp, #20
 80041b4:	af00      	add	r7, sp, #0
 80041b6:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 80041b8:	2300      	movs	r3, #0
 80041ba:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 80041bc:	68fb      	ldr	r3, [r7, #12]
 80041be:	3301      	adds	r3, #1
 80041c0:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 80041c2:	68fb      	ldr	r3, [r7, #12]
 80041c4:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 80041c8:	d901      	bls.n	80041ce <USB_CoreReset+0x1e>
    {
      return HAL_TIMEOUT;
 80041ca:	2303      	movs	r3, #3
 80041cc:	e022      	b.n	8004214 <USB_CoreReset+0x64>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 80041ce:	687b      	ldr	r3, [r7, #4]
 80041d0:	691b      	ldr	r3, [r3, #16]
 80041d2:	2b00      	cmp	r3, #0
 80041d4:	daf2      	bge.n	80041bc <USB_CoreReset+0xc>

  count = 10U;
 80041d6:	230a      	movs	r3, #10
 80041d8:	60fb      	str	r3, [r7, #12]

  /* few cycles before setting core reset */
  while (count > 0U)
 80041da:	e002      	b.n	80041e2 <USB_CoreReset+0x32>
  {
    count--;
 80041dc:	68fb      	ldr	r3, [r7, #12]
 80041de:	3b01      	subs	r3, #1
 80041e0:	60fb      	str	r3, [r7, #12]
  while (count > 0U)
 80041e2:	68fb      	ldr	r3, [r7, #12]
 80041e4:	2b00      	cmp	r3, #0
 80041e6:	d1f9      	bne.n	80041dc <USB_CoreReset+0x2c>
  }

  /* Core Soft Reset */
  USBx->GRSTCTL |= USB_OTG_GRSTCTL_CSRST;
 80041e8:	687b      	ldr	r3, [r7, #4]
 80041ea:	691b      	ldr	r3, [r3, #16]
 80041ec:	f043 0201 	orr.w	r2, r3, #1
 80041f0:	687b      	ldr	r3, [r7, #4]
 80041f2:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 80041f4:	68fb      	ldr	r3, [r7, #12]
 80041f6:	3301      	adds	r3, #1
 80041f8:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 80041fa:	68fb      	ldr	r3, [r7, #12]
 80041fc:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 8004200:	d901      	bls.n	8004206 <USB_CoreReset+0x56>
    {
      return HAL_TIMEOUT;
 8004202:	2303      	movs	r3, #3
 8004204:	e006      	b.n	8004214 <USB_CoreReset+0x64>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_CSRST) == USB_OTG_GRSTCTL_CSRST);
 8004206:	687b      	ldr	r3, [r7, #4]
 8004208:	691b      	ldr	r3, [r3, #16]
 800420a:	f003 0301 	and.w	r3, r3, #1
 800420e:	2b01      	cmp	r3, #1
 8004210:	d0f0      	beq.n	80041f4 <USB_CoreReset+0x44>

  return HAL_OK;
 8004212:	2300      	movs	r3, #0
}
 8004214:	4618      	mov	r0, r3
 8004216:	3714      	adds	r7, #20
 8004218:	46bd      	mov	sp, r7
 800421a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800421e:	4770      	bx	lr

08004220 <SVC_Setup>:
#endif /* SysTick */

/*
  Setup SVC to reset value.
*/
__STATIC_INLINE void SVC_Setup (void) {
 8004220:	b480      	push	{r7}
 8004222:	af00      	add	r7, sp, #0
  * The issue was logged under:https://github.com/ARM-software/CMSIS-FreeRTOS/issues/35
  * until it is correctly fixed, the code below is commented
  */
/*    NVIC_SetPriority (SVCall_IRQn, 0U); */
#endif
}
 8004224:	bf00      	nop
 8004226:	46bd      	mov	sp, r7
 8004228:	f85d 7b04 	ldr.w	r7, [sp], #4
 800422c:	4770      	bx	lr
	...

08004230 <osKernelInitialize>:

/*---------------------------------------------------------------------------*/

osStatus_t osKernelInitialize (void) {
 8004230:	b480      	push	{r7}
 8004232:	b085      	sub	sp, #20
 8004234:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8004236:	f3ef 8305 	mrs	r3, IPSR
 800423a:	60bb      	str	r3, [r7, #8]
  return(result);
 800423c:	68bb      	ldr	r3, [r7, #8]
  osStatus_t stat;

  if (IS_IRQ()) {
 800423e:	2b00      	cmp	r3, #0
 8004240:	d10f      	bne.n	8004262 <osKernelInitialize+0x32>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8004242:	f3ef 8310 	mrs	r3, PRIMASK
 8004246:	607b      	str	r3, [r7, #4]
  return(result);
 8004248:	687b      	ldr	r3, [r7, #4]
 800424a:	2b00      	cmp	r3, #0
 800424c:	d105      	bne.n	800425a <osKernelInitialize+0x2a>
  __ASM volatile ("MRS %0, basepri" : "=r" (result) );
 800424e:	f3ef 8311 	mrs	r3, BASEPRI
 8004252:	603b      	str	r3, [r7, #0]
  return(result);
 8004254:	683b      	ldr	r3, [r7, #0]
 8004256:	2b00      	cmp	r3, #0
 8004258:	d007      	beq.n	800426a <osKernelInitialize+0x3a>
 800425a:	4b0e      	ldr	r3, [pc, #56]	@ (8004294 <osKernelInitialize+0x64>)
 800425c:	681b      	ldr	r3, [r3, #0]
 800425e:	2b02      	cmp	r3, #2
 8004260:	d103      	bne.n	800426a <osKernelInitialize+0x3a>
    stat = osErrorISR;
 8004262:	f06f 0305 	mvn.w	r3, #5
 8004266:	60fb      	str	r3, [r7, #12]
 8004268:	e00c      	b.n	8004284 <osKernelInitialize+0x54>
  }
  else {
    if (KernelState == osKernelInactive) {
 800426a:	4b0a      	ldr	r3, [pc, #40]	@ (8004294 <osKernelInitialize+0x64>)
 800426c:	681b      	ldr	r3, [r3, #0]
 800426e:	2b00      	cmp	r3, #0
 8004270:	d105      	bne.n	800427e <osKernelInitialize+0x4e>
      #if defined(USE_FREERTOS_HEAP_5) && (HEAP_5_REGION_SETUP == 1)
        vPortDefineHeapRegions (configHEAP_5_REGIONS);
      #endif
      KernelState = osKernelReady;
 8004272:	4b08      	ldr	r3, [pc, #32]	@ (8004294 <osKernelInitialize+0x64>)
 8004274:	2201      	movs	r2, #1
 8004276:	601a      	str	r2, [r3, #0]
      stat = osOK;
 8004278:	2300      	movs	r3, #0
 800427a:	60fb      	str	r3, [r7, #12]
 800427c:	e002      	b.n	8004284 <osKernelInitialize+0x54>
    } else {
      stat = osError;
 800427e:	f04f 33ff 	mov.w	r3, #4294967295
 8004282:	60fb      	str	r3, [r7, #12]
    }
  }

  return (stat);
 8004284:	68fb      	ldr	r3, [r7, #12]
}
 8004286:	4618      	mov	r0, r3
 8004288:	3714      	adds	r7, #20
 800428a:	46bd      	mov	sp, r7
 800428c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004290:	4770      	bx	lr
 8004292:	bf00      	nop
 8004294:	20000824 	.word	0x20000824

08004298 <osKernelStart>:
  }

  return (state);
}

osStatus_t osKernelStart (void) {
 8004298:	b580      	push	{r7, lr}
 800429a:	b084      	sub	sp, #16
 800429c:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800429e:	f3ef 8305 	mrs	r3, IPSR
 80042a2:	60bb      	str	r3, [r7, #8]
  return(result);
 80042a4:	68bb      	ldr	r3, [r7, #8]
  osStatus_t stat;

  if (IS_IRQ()) {
 80042a6:	2b00      	cmp	r3, #0
 80042a8:	d10f      	bne.n	80042ca <osKernelStart+0x32>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80042aa:	f3ef 8310 	mrs	r3, PRIMASK
 80042ae:	607b      	str	r3, [r7, #4]
  return(result);
 80042b0:	687b      	ldr	r3, [r7, #4]
 80042b2:	2b00      	cmp	r3, #0
 80042b4:	d105      	bne.n	80042c2 <osKernelStart+0x2a>
  __ASM volatile ("MRS %0, basepri" : "=r" (result) );
 80042b6:	f3ef 8311 	mrs	r3, BASEPRI
 80042ba:	603b      	str	r3, [r7, #0]
  return(result);
 80042bc:	683b      	ldr	r3, [r7, #0]
 80042be:	2b00      	cmp	r3, #0
 80042c0:	d007      	beq.n	80042d2 <osKernelStart+0x3a>
 80042c2:	4b0f      	ldr	r3, [pc, #60]	@ (8004300 <osKernelStart+0x68>)
 80042c4:	681b      	ldr	r3, [r3, #0]
 80042c6:	2b02      	cmp	r3, #2
 80042c8:	d103      	bne.n	80042d2 <osKernelStart+0x3a>
    stat = osErrorISR;
 80042ca:	f06f 0305 	mvn.w	r3, #5
 80042ce:	60fb      	str	r3, [r7, #12]
 80042d0:	e010      	b.n	80042f4 <osKernelStart+0x5c>
  }
  else {
    if (KernelState == osKernelReady) {
 80042d2:	4b0b      	ldr	r3, [pc, #44]	@ (8004300 <osKernelStart+0x68>)
 80042d4:	681b      	ldr	r3, [r3, #0]
 80042d6:	2b01      	cmp	r3, #1
 80042d8:	d109      	bne.n	80042ee <osKernelStart+0x56>
      /* Ensure SVC priority is at the reset value */
      SVC_Setup();
 80042da:	f7ff ffa1 	bl	8004220 <SVC_Setup>
      /* Change state to enable IRQ masking check */
      KernelState = osKernelRunning;
 80042de:	4b08      	ldr	r3, [pc, #32]	@ (8004300 <osKernelStart+0x68>)
 80042e0:	2202      	movs	r2, #2
 80042e2:	601a      	str	r2, [r3, #0]
      /* Start the kernel scheduler */
      vTaskStartScheduler();
 80042e4:	f001 f8ca 	bl	800547c <vTaskStartScheduler>
      stat = osOK;
 80042e8:	2300      	movs	r3, #0
 80042ea:	60fb      	str	r3, [r7, #12]
 80042ec:	e002      	b.n	80042f4 <osKernelStart+0x5c>
    } else {
      stat = osError;
 80042ee:	f04f 33ff 	mov.w	r3, #4294967295
 80042f2:	60fb      	str	r3, [r7, #12]
    }
  }

  return (stat);
 80042f4:	68fb      	ldr	r3, [r7, #12]
}
 80042f6:	4618      	mov	r0, r3
 80042f8:	3710      	adds	r7, #16
 80042fa:	46bd      	mov	sp, r7
 80042fc:	bd80      	pop	{r7, pc}
 80042fe:	bf00      	nop
 8004300:	20000824 	.word	0x20000824

08004304 <osThreadNew>:
  return (configCPU_CLOCK_HZ);
}

/*---------------------------------------------------------------------------*/

osThreadId_t osThreadNew (osThreadFunc_t func, void *argument, const osThreadAttr_t *attr) {
 8004304:	b580      	push	{r7, lr}
 8004306:	b090      	sub	sp, #64	@ 0x40
 8004308:	af04      	add	r7, sp, #16
 800430a:	60f8      	str	r0, [r7, #12]
 800430c:	60b9      	str	r1, [r7, #8]
 800430e:	607a      	str	r2, [r7, #4]
  uint32_t stack;
  TaskHandle_t hTask;
  UBaseType_t prio;
  int32_t mem;

  hTask = NULL;
 8004310:	2300      	movs	r3, #0
 8004312:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8004314:	f3ef 8305 	mrs	r3, IPSR
 8004318:	61fb      	str	r3, [r7, #28]
  return(result);
 800431a:	69fb      	ldr	r3, [r7, #28]

  if (!IS_IRQ() && (func != NULL)) {
 800431c:	2b00      	cmp	r3, #0
 800431e:	f040 8090 	bne.w	8004442 <osThreadNew+0x13e>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8004322:	f3ef 8310 	mrs	r3, PRIMASK
 8004326:	61bb      	str	r3, [r7, #24]
  return(result);
 8004328:	69bb      	ldr	r3, [r7, #24]
 800432a:	2b00      	cmp	r3, #0
 800432c:	d105      	bne.n	800433a <osThreadNew+0x36>
  __ASM volatile ("MRS %0, basepri" : "=r" (result) );
 800432e:	f3ef 8311 	mrs	r3, BASEPRI
 8004332:	617b      	str	r3, [r7, #20]
  return(result);
 8004334:	697b      	ldr	r3, [r7, #20]
 8004336:	2b00      	cmp	r3, #0
 8004338:	d003      	beq.n	8004342 <osThreadNew+0x3e>
 800433a:	4b44      	ldr	r3, [pc, #272]	@ (800444c <osThreadNew+0x148>)
 800433c:	681b      	ldr	r3, [r3, #0]
 800433e:	2b02      	cmp	r3, #2
 8004340:	d07f      	beq.n	8004442 <osThreadNew+0x13e>
 8004342:	68fb      	ldr	r3, [r7, #12]
 8004344:	2b00      	cmp	r3, #0
 8004346:	d07c      	beq.n	8004442 <osThreadNew+0x13e>
    stack = configMINIMAL_STACK_SIZE;
 8004348:	f44f 7380 	mov.w	r3, #256	@ 0x100
 800434c:	62bb      	str	r3, [r7, #40]	@ 0x28
    prio  = (UBaseType_t)osPriorityNormal;
 800434e:	2318      	movs	r3, #24
 8004350:	627b      	str	r3, [r7, #36]	@ 0x24

    name = NULL;
 8004352:	2300      	movs	r3, #0
 8004354:	62fb      	str	r3, [r7, #44]	@ 0x2c
    mem  = -1;
 8004356:	f04f 33ff 	mov.w	r3, #4294967295
 800435a:	623b      	str	r3, [r7, #32]

    if (attr != NULL) {
 800435c:	687b      	ldr	r3, [r7, #4]
 800435e:	2b00      	cmp	r3, #0
 8004360:	d045      	beq.n	80043ee <osThreadNew+0xea>
      if (attr->name != NULL) {
 8004362:	687b      	ldr	r3, [r7, #4]
 8004364:	681b      	ldr	r3, [r3, #0]
 8004366:	2b00      	cmp	r3, #0
 8004368:	d002      	beq.n	8004370 <osThreadNew+0x6c>
        name = attr->name;
 800436a:	687b      	ldr	r3, [r7, #4]
 800436c:	681b      	ldr	r3, [r3, #0]
 800436e:	62fb      	str	r3, [r7, #44]	@ 0x2c
      }
      if (attr->priority != osPriorityNone) {
 8004370:	687b      	ldr	r3, [r7, #4]
 8004372:	699b      	ldr	r3, [r3, #24]
 8004374:	2b00      	cmp	r3, #0
 8004376:	d002      	beq.n	800437e <osThreadNew+0x7a>
        prio = (UBaseType_t)attr->priority;
 8004378:	687b      	ldr	r3, [r7, #4]
 800437a:	699b      	ldr	r3, [r3, #24]
 800437c:	627b      	str	r3, [r7, #36]	@ 0x24
      }

      if ((prio < osPriorityIdle) || (prio > osPriorityISR) || ((attr->attr_bits & osThreadJoinable) == osThreadJoinable)) {
 800437e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004380:	2b00      	cmp	r3, #0
 8004382:	d008      	beq.n	8004396 <osThreadNew+0x92>
 8004384:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004386:	2b38      	cmp	r3, #56	@ 0x38
 8004388:	d805      	bhi.n	8004396 <osThreadNew+0x92>
 800438a:	687b      	ldr	r3, [r7, #4]
 800438c:	685b      	ldr	r3, [r3, #4]
 800438e:	f003 0301 	and.w	r3, r3, #1
 8004392:	2b00      	cmp	r3, #0
 8004394:	d001      	beq.n	800439a <osThreadNew+0x96>
        return (NULL);
 8004396:	2300      	movs	r3, #0
 8004398:	e054      	b.n	8004444 <osThreadNew+0x140>
      }

      if (attr->stack_size > 0U) {
 800439a:	687b      	ldr	r3, [r7, #4]
 800439c:	695b      	ldr	r3, [r3, #20]
 800439e:	2b00      	cmp	r3, #0
 80043a0:	d003      	beq.n	80043aa <osThreadNew+0xa6>
        /* In FreeRTOS stack is not in bytes, but in sizeof(StackType_t) which is 4 on ARM ports.       */
        /* Stack size should be therefore 4 byte aligned in order to avoid division caused side effects */
        stack = attr->stack_size / sizeof(StackType_t);
 80043a2:	687b      	ldr	r3, [r7, #4]
 80043a4:	695b      	ldr	r3, [r3, #20]
 80043a6:	089b      	lsrs	r3, r3, #2
 80043a8:	62bb      	str	r3, [r7, #40]	@ 0x28
      }

      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 80043aa:	687b      	ldr	r3, [r7, #4]
 80043ac:	689b      	ldr	r3, [r3, #8]
 80043ae:	2b00      	cmp	r3, #0
 80043b0:	d00e      	beq.n	80043d0 <osThreadNew+0xcc>
 80043b2:	687b      	ldr	r3, [r7, #4]
 80043b4:	68db      	ldr	r3, [r3, #12]
 80043b6:	2b5b      	cmp	r3, #91	@ 0x5b
 80043b8:	d90a      	bls.n	80043d0 <osThreadNew+0xcc>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 80043ba:	687b      	ldr	r3, [r7, #4]
 80043bc:	691b      	ldr	r3, [r3, #16]
      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 80043be:	2b00      	cmp	r3, #0
 80043c0:	d006      	beq.n	80043d0 <osThreadNew+0xcc>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 80043c2:	687b      	ldr	r3, [r7, #4]
 80043c4:	695b      	ldr	r3, [r3, #20]
 80043c6:	2b00      	cmp	r3, #0
 80043c8:	d002      	beq.n	80043d0 <osThreadNew+0xcc>
        mem = 1;
 80043ca:	2301      	movs	r3, #1
 80043cc:	623b      	str	r3, [r7, #32]
 80043ce:	e010      	b.n	80043f2 <osThreadNew+0xee>
      }
      else {
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U) && (attr->stack_mem == NULL)) {
 80043d0:	687b      	ldr	r3, [r7, #4]
 80043d2:	689b      	ldr	r3, [r3, #8]
 80043d4:	2b00      	cmp	r3, #0
 80043d6:	d10c      	bne.n	80043f2 <osThreadNew+0xee>
 80043d8:	687b      	ldr	r3, [r7, #4]
 80043da:	68db      	ldr	r3, [r3, #12]
 80043dc:	2b00      	cmp	r3, #0
 80043de:	d108      	bne.n	80043f2 <osThreadNew+0xee>
 80043e0:	687b      	ldr	r3, [r7, #4]
 80043e2:	691b      	ldr	r3, [r3, #16]
 80043e4:	2b00      	cmp	r3, #0
 80043e6:	d104      	bne.n	80043f2 <osThreadNew+0xee>
          mem = 0;
 80043e8:	2300      	movs	r3, #0
 80043ea:	623b      	str	r3, [r7, #32]
 80043ec:	e001      	b.n	80043f2 <osThreadNew+0xee>
        }
      }
    }
    else {
      mem = 0;
 80043ee:	2300      	movs	r3, #0
 80043f0:	623b      	str	r3, [r7, #32]
    }

    if (mem == 1) {
 80043f2:	6a3b      	ldr	r3, [r7, #32]
 80043f4:	2b01      	cmp	r3, #1
 80043f6:	d110      	bne.n	800441a <osThreadNew+0x116>
      hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 80043f8:	687b      	ldr	r3, [r7, #4]
 80043fa:	691b      	ldr	r3, [r3, #16]
                                                                                    (StaticTask_t *)attr->cb_mem);
 80043fc:	687a      	ldr	r2, [r7, #4]
 80043fe:	6892      	ldr	r2, [r2, #8]
      hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 8004400:	9202      	str	r2, [sp, #8]
 8004402:	9301      	str	r3, [sp, #4]
 8004404:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004406:	9300      	str	r3, [sp, #0]
 8004408:	68bb      	ldr	r3, [r7, #8]
 800440a:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800440c:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800440e:	68f8      	ldr	r0, [r7, #12]
 8004410:	f000 fe4e 	bl	80050b0 <xTaskCreateStatic>
 8004414:	4603      	mov	r3, r0
 8004416:	613b      	str	r3, [r7, #16]
 8004418:	e013      	b.n	8004442 <osThreadNew+0x13e>
    }
    else {
      if (mem == 0) {
 800441a:	6a3b      	ldr	r3, [r7, #32]
 800441c:	2b00      	cmp	r3, #0
 800441e:	d110      	bne.n	8004442 <osThreadNew+0x13e>
        if (xTaskCreate ((TaskFunction_t)func, name, (uint16_t)stack, argument, prio, &hTask) != pdPASS) {
 8004420:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004422:	b29a      	uxth	r2, r3
 8004424:	f107 0310 	add.w	r3, r7, #16
 8004428:	9301      	str	r3, [sp, #4]
 800442a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800442c:	9300      	str	r3, [sp, #0]
 800442e:	68bb      	ldr	r3, [r7, #8]
 8004430:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8004432:	68f8      	ldr	r0, [r7, #12]
 8004434:	f000 fea2 	bl	800517c <xTaskCreate>
 8004438:	4603      	mov	r3, r0
 800443a:	2b01      	cmp	r3, #1
 800443c:	d001      	beq.n	8004442 <osThreadNew+0x13e>
          hTask = NULL;
 800443e:	2300      	movs	r3, #0
 8004440:	613b      	str	r3, [r7, #16]
        }
      }
    }
  }

  return ((osThreadId_t)hTask);
 8004442:	693b      	ldr	r3, [r7, #16]
}
 8004444:	4618      	mov	r0, r3
 8004446:	3730      	adds	r7, #48	@ 0x30
 8004448:	46bd      	mov	sp, r7
 800444a:	bd80      	pop	{r7, pc}
 800444c:	20000824 	.word	0x20000824

08004450 <osDelay>:

  /* Return flags before clearing */
  return (rflags);
}

osStatus_t osDelay (uint32_t ticks) {
 8004450:	b580      	push	{r7, lr}
 8004452:	b086      	sub	sp, #24
 8004454:	af00      	add	r7, sp, #0
 8004456:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8004458:	f3ef 8305 	mrs	r3, IPSR
 800445c:	613b      	str	r3, [r7, #16]
  return(result);
 800445e:	693b      	ldr	r3, [r7, #16]
  osStatus_t stat;

  if (IS_IRQ()) {
 8004460:	2b00      	cmp	r3, #0
 8004462:	d10f      	bne.n	8004484 <osDelay+0x34>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8004464:	f3ef 8310 	mrs	r3, PRIMASK
 8004468:	60fb      	str	r3, [r7, #12]
  return(result);
 800446a:	68fb      	ldr	r3, [r7, #12]
 800446c:	2b00      	cmp	r3, #0
 800446e:	d105      	bne.n	800447c <osDelay+0x2c>
  __ASM volatile ("MRS %0, basepri" : "=r" (result) );
 8004470:	f3ef 8311 	mrs	r3, BASEPRI
 8004474:	60bb      	str	r3, [r7, #8]
  return(result);
 8004476:	68bb      	ldr	r3, [r7, #8]
 8004478:	2b00      	cmp	r3, #0
 800447a:	d007      	beq.n	800448c <osDelay+0x3c>
 800447c:	4b0a      	ldr	r3, [pc, #40]	@ (80044a8 <osDelay+0x58>)
 800447e:	681b      	ldr	r3, [r3, #0]
 8004480:	2b02      	cmp	r3, #2
 8004482:	d103      	bne.n	800448c <osDelay+0x3c>
    stat = osErrorISR;
 8004484:	f06f 0305 	mvn.w	r3, #5
 8004488:	617b      	str	r3, [r7, #20]
 800448a:	e007      	b.n	800449c <osDelay+0x4c>
  }
  else {
    stat = osOK;
 800448c:	2300      	movs	r3, #0
 800448e:	617b      	str	r3, [r7, #20]

    if (ticks != 0U) {
 8004490:	687b      	ldr	r3, [r7, #4]
 8004492:	2b00      	cmp	r3, #0
 8004494:	d002      	beq.n	800449c <osDelay+0x4c>
      vTaskDelay(ticks);
 8004496:	6878      	ldr	r0, [r7, #4]
 8004498:	f000 ffb8 	bl	800540c <vTaskDelay>
    }
  }

  return (stat);
 800449c:	697b      	ldr	r3, [r7, #20]
}
 800449e:	4618      	mov	r0, r3
 80044a0:	3718      	adds	r7, #24
 80044a2:	46bd      	mov	sp, r7
 80044a4:	bd80      	pop	{r7, pc}
 80044a6:	bf00      	nop
 80044a8:	20000824 	.word	0x20000824

080044ac <vApplicationGetIdleTaskMemory>:

/*
  vApplicationGetIdleTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
void vApplicationGetIdleTaskMemory (StaticTask_t **ppxIdleTaskTCBBuffer, StackType_t **ppxIdleTaskStackBuffer, uint32_t *pulIdleTaskStackSize) {
 80044ac:	b480      	push	{r7}
 80044ae:	b085      	sub	sp, #20
 80044b0:	af00      	add	r7, sp, #0
 80044b2:	60f8      	str	r0, [r7, #12]
 80044b4:	60b9      	str	r1, [r7, #8]
 80044b6:	607a      	str	r2, [r7, #4]
  *ppxIdleTaskTCBBuffer   = &Idle_TCB;
 80044b8:	68fb      	ldr	r3, [r7, #12]
 80044ba:	4a07      	ldr	r2, [pc, #28]	@ (80044d8 <vApplicationGetIdleTaskMemory+0x2c>)
 80044bc:	601a      	str	r2, [r3, #0]
  *ppxIdleTaskStackBuffer = &Idle_Stack[0];
 80044be:	68bb      	ldr	r3, [r7, #8]
 80044c0:	4a06      	ldr	r2, [pc, #24]	@ (80044dc <vApplicationGetIdleTaskMemory+0x30>)
 80044c2:	601a      	str	r2, [r3, #0]
  *pulIdleTaskStackSize   = (uint32_t)configMINIMAL_STACK_SIZE;
 80044c4:	687b      	ldr	r3, [r7, #4]
 80044c6:	f44f 7280 	mov.w	r2, #256	@ 0x100
 80044ca:	601a      	str	r2, [r3, #0]
}
 80044cc:	bf00      	nop
 80044ce:	3714      	adds	r7, #20
 80044d0:	46bd      	mov	sp, r7
 80044d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80044d6:	4770      	bx	lr
 80044d8:	20000828 	.word	0x20000828
 80044dc:	20000884 	.word	0x20000884

080044e0 <vApplicationGetTimerTaskMemory>:

/*
  vApplicationGetTimerTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
void vApplicationGetTimerTaskMemory (StaticTask_t **ppxTimerTaskTCBBuffer, StackType_t **ppxTimerTaskStackBuffer, uint32_t *pulTimerTaskStackSize) {
 80044e0:	b480      	push	{r7}
 80044e2:	b085      	sub	sp, #20
 80044e4:	af00      	add	r7, sp, #0
 80044e6:	60f8      	str	r0, [r7, #12]
 80044e8:	60b9      	str	r1, [r7, #8]
 80044ea:	607a      	str	r2, [r7, #4]
  *ppxTimerTaskTCBBuffer   = &Timer_TCB;
 80044ec:	68fb      	ldr	r3, [r7, #12]
 80044ee:	4a07      	ldr	r2, [pc, #28]	@ (800450c <vApplicationGetTimerTaskMemory+0x2c>)
 80044f0:	601a      	str	r2, [r3, #0]
  *ppxTimerTaskStackBuffer = &Timer_Stack[0];
 80044f2:	68bb      	ldr	r3, [r7, #8]
 80044f4:	4a06      	ldr	r2, [pc, #24]	@ (8004510 <vApplicationGetTimerTaskMemory+0x30>)
 80044f6:	601a      	str	r2, [r3, #0]
  *pulTimerTaskStackSize   = (uint32_t)configTIMER_TASK_STACK_DEPTH;
 80044f8:	687b      	ldr	r3, [r7, #4]
 80044fa:	f44f 7200 	mov.w	r2, #512	@ 0x200
 80044fe:	601a      	str	r2, [r3, #0]
}
 8004500:	bf00      	nop
 8004502:	3714      	adds	r7, #20
 8004504:	46bd      	mov	sp, r7
 8004506:	f85d 7b04 	ldr.w	r7, [sp], #4
 800450a:	4770      	bx	lr
 800450c:	20000c84 	.word	0x20000c84
 8004510:	20000ce0 	.word	0x20000ce0

08004514 <vListInitialise>:
/*-----------------------------------------------------------
 * PUBLIC LIST API documented in list.h
 *----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 8004514:	b480      	push	{r7}
 8004516:	b083      	sub	sp, #12
 8004518:	af00      	add	r7, sp, #0
 800451a:	6078      	str	r0, [r7, #4]
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 800451c:	687b      	ldr	r3, [r7, #4]
 800451e:	f103 0208 	add.w	r2, r3, #8
 8004522:	687b      	ldr	r3, [r7, #4]
 8004524:	605a      	str	r2, [r3, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 8004526:	687b      	ldr	r3, [r7, #4]
 8004528:	f04f 32ff 	mov.w	r2, #4294967295
 800452c:	609a      	str	r2, [r3, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 800452e:	687b      	ldr	r3, [r7, #4]
 8004530:	f103 0208 	add.w	r2, r3, #8
 8004534:	687b      	ldr	r3, [r7, #4]
 8004536:	60da      	str	r2, [r3, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8004538:	687b      	ldr	r3, [r7, #4]
 800453a:	f103 0208 	add.w	r2, r3, #8
 800453e:	687b      	ldr	r3, [r7, #4]
 8004540:	611a      	str	r2, [r3, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 8004542:	687b      	ldr	r3, [r7, #4]
 8004544:	2200      	movs	r2, #0
 8004546:	601a      	str	r2, [r3, #0]

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 8004548:	bf00      	nop
 800454a:	370c      	adds	r7, #12
 800454c:	46bd      	mov	sp, r7
 800454e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004552:	4770      	bx	lr

08004554 <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 8004554:	b480      	push	{r7}
 8004556:	b083      	sub	sp, #12
 8004558:	af00      	add	r7, sp, #0
 800455a:	6078      	str	r0, [r7, #4]
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pxContainer = NULL;
 800455c:	687b      	ldr	r3, [r7, #4]
 800455e:	2200      	movs	r2, #0
 8004560:	611a      	str	r2, [r3, #16]

	/* Write known values into the list item if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 8004562:	bf00      	nop
 8004564:	370c      	adds	r7, #12
 8004566:	46bd      	mov	sp, r7
 8004568:	f85d 7b04 	ldr.w	r7, [sp], #4
 800456c:	4770      	bx	lr

0800456e <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 800456e:	b480      	push	{r7}
 8004570:	b085      	sub	sp, #20
 8004572:	af00      	add	r7, sp, #0
 8004574:	6078      	str	r0, [r7, #4]
 8004576:	6039      	str	r1, [r7, #0]
ListItem_t * const pxIndex = pxList->pxIndex;
 8004578:	687b      	ldr	r3, [r7, #4]
 800457a:	685b      	ldr	r3, [r3, #4]
 800457c:	60fb      	str	r3, [r7, #12]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
 800457e:	683b      	ldr	r3, [r7, #0]
 8004580:	68fa      	ldr	r2, [r7, #12]
 8004582:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 8004584:	68fb      	ldr	r3, [r7, #12]
 8004586:	689a      	ldr	r2, [r3, #8]
 8004588:	683b      	ldr	r3, [r7, #0]
 800458a:	609a      	str	r2, [r3, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
 800458c:	68fb      	ldr	r3, [r7, #12]
 800458e:	689b      	ldr	r3, [r3, #8]
 8004590:	683a      	ldr	r2, [r7, #0]
 8004592:	605a      	str	r2, [r3, #4]
	pxIndex->pxPrevious = pxNewListItem;
 8004594:	68fb      	ldr	r3, [r7, #12]
 8004596:	683a      	ldr	r2, [r7, #0]
 8004598:	609a      	str	r2, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pxContainer = pxList;
 800459a:	683b      	ldr	r3, [r7, #0]
 800459c:	687a      	ldr	r2, [r7, #4]
 800459e:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 80045a0:	687b      	ldr	r3, [r7, #4]
 80045a2:	681b      	ldr	r3, [r3, #0]
 80045a4:	1c5a      	adds	r2, r3, #1
 80045a6:	687b      	ldr	r3, [r7, #4]
 80045a8:	601a      	str	r2, [r3, #0]
}
 80045aa:	bf00      	nop
 80045ac:	3714      	adds	r7, #20
 80045ae:	46bd      	mov	sp, r7
 80045b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80045b4:	4770      	bx	lr

080045b6 <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 80045b6:	b480      	push	{r7}
 80045b8:	b085      	sub	sp, #20
 80045ba:	af00      	add	r7, sp, #0
 80045bc:	6078      	str	r0, [r7, #4]
 80045be:	6039      	str	r1, [r7, #0]
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 80045c0:	683b      	ldr	r3, [r7, #0]
 80045c2:	681b      	ldr	r3, [r3, #0]
 80045c4:	60bb      	str	r3, [r7, #8]
	new list item should be placed after it.  This ensures that TCBs which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
 80045c6:	68bb      	ldr	r3, [r7, #8]
 80045c8:	f1b3 3fff 	cmp.w	r3, #4294967295
 80045cc:	d103      	bne.n	80045d6 <vListInsert+0x20>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
 80045ce:	687b      	ldr	r3, [r7, #4]
 80045d0:	691b      	ldr	r3, [r3, #16]
 80045d2:	60fb      	str	r3, [r7, #12]
 80045d4:	e00c      	b.n	80045f0 <vListInsert+0x3a>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. *//*lint !e440 The iterator moves to a different value, not xValueOfInsertion. */
 80045d6:	687b      	ldr	r3, [r7, #4]
 80045d8:	3308      	adds	r3, #8
 80045da:	60fb      	str	r3, [r7, #12]
 80045dc:	e002      	b.n	80045e4 <vListInsert+0x2e>
 80045de:	68fb      	ldr	r3, [r7, #12]
 80045e0:	685b      	ldr	r3, [r3, #4]
 80045e2:	60fb      	str	r3, [r7, #12]
 80045e4:	68fb      	ldr	r3, [r7, #12]
 80045e6:	685b      	ldr	r3, [r3, #4]
 80045e8:	681b      	ldr	r3, [r3, #0]
 80045ea:	68ba      	ldr	r2, [r7, #8]
 80045ec:	429a      	cmp	r2, r3
 80045ee:	d2f6      	bcs.n	80045de <vListInsert+0x28>
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
 80045f0:	68fb      	ldr	r3, [r7, #12]
 80045f2:	685a      	ldr	r2, [r3, #4]
 80045f4:	683b      	ldr	r3, [r7, #0]
 80045f6:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 80045f8:	683b      	ldr	r3, [r7, #0]
 80045fa:	685b      	ldr	r3, [r3, #4]
 80045fc:	683a      	ldr	r2, [r7, #0]
 80045fe:	609a      	str	r2, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
 8004600:	683b      	ldr	r3, [r7, #0]
 8004602:	68fa      	ldr	r2, [r7, #12]
 8004604:	609a      	str	r2, [r3, #8]
	pxIterator->pxNext = pxNewListItem;
 8004606:	68fb      	ldr	r3, [r7, #12]
 8004608:	683a      	ldr	r2, [r7, #0]
 800460a:	605a      	str	r2, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pxContainer = pxList;
 800460c:	683b      	ldr	r3, [r7, #0]
 800460e:	687a      	ldr	r2, [r7, #4]
 8004610:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 8004612:	687b      	ldr	r3, [r7, #4]
 8004614:	681b      	ldr	r3, [r3, #0]
 8004616:	1c5a      	adds	r2, r3, #1
 8004618:	687b      	ldr	r3, [r7, #4]
 800461a:	601a      	str	r2, [r3, #0]
}
 800461c:	bf00      	nop
 800461e:	3714      	adds	r7, #20
 8004620:	46bd      	mov	sp, r7
 8004622:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004626:	4770      	bx	lr

08004628 <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 8004628:	b480      	push	{r7}
 800462a:	b085      	sub	sp, #20
 800462c:	af00      	add	r7, sp, #0
 800462e:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = pxItemToRemove->pxContainer;
 8004630:	687b      	ldr	r3, [r7, #4]
 8004632:	691b      	ldr	r3, [r3, #16]
 8004634:	60fb      	str	r3, [r7, #12]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 8004636:	687b      	ldr	r3, [r7, #4]
 8004638:	685b      	ldr	r3, [r3, #4]
 800463a:	687a      	ldr	r2, [r7, #4]
 800463c:	6892      	ldr	r2, [r2, #8]
 800463e:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 8004640:	687b      	ldr	r3, [r7, #4]
 8004642:	689b      	ldr	r3, [r3, #8]
 8004644:	687a      	ldr	r2, [r7, #4]
 8004646:	6852      	ldr	r2, [r2, #4]
 8004648:	605a      	str	r2, [r3, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 800464a:	68fb      	ldr	r3, [r7, #12]
 800464c:	685b      	ldr	r3, [r3, #4]
 800464e:	687a      	ldr	r2, [r7, #4]
 8004650:	429a      	cmp	r2, r3
 8004652:	d103      	bne.n	800465c <uxListRemove+0x34>
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 8004654:	687b      	ldr	r3, [r7, #4]
 8004656:	689a      	ldr	r2, [r3, #8]
 8004658:	68fb      	ldr	r3, [r7, #12]
 800465a:	605a      	str	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pxContainer = NULL;
 800465c:	687b      	ldr	r3, [r7, #4]
 800465e:	2200      	movs	r2, #0
 8004660:	611a      	str	r2, [r3, #16]
	( pxList->uxNumberOfItems )--;
 8004662:	68fb      	ldr	r3, [r7, #12]
 8004664:	681b      	ldr	r3, [r3, #0]
 8004666:	1e5a      	subs	r2, r3, #1
 8004668:	68fb      	ldr	r3, [r7, #12]
 800466a:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
 800466c:	68fb      	ldr	r3, [r7, #12]
 800466e:	681b      	ldr	r3, [r3, #0]
}
 8004670:	4618      	mov	r0, r3
 8004672:	3714      	adds	r7, #20
 8004674:	46bd      	mov	sp, r7
 8004676:	f85d 7b04 	ldr.w	r7, [sp], #4
 800467a:	4770      	bx	lr

0800467c <xQueueGenericReset>:
	}														\
	taskEXIT_CRITICAL()
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericReset( QueueHandle_t xQueue, BaseType_t xNewQueue )
{
 800467c:	b580      	push	{r7, lr}
 800467e:	b084      	sub	sp, #16
 8004680:	af00      	add	r7, sp, #0
 8004682:	6078      	str	r0, [r7, #4]
 8004684:	6039      	str	r1, [r7, #0]
Queue_t * const pxQueue = xQueue;
 8004686:	687b      	ldr	r3, [r7, #4]
 8004688:	60fb      	str	r3, [r7, #12]

	configASSERT( pxQueue );
 800468a:	68fb      	ldr	r3, [r7, #12]
 800468c:	2b00      	cmp	r3, #0
 800468e:	d10d      	bne.n	80046ac <xQueueGenericReset+0x30>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
 8004690:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004694:	b672      	cpsid	i
 8004696:	f383 8811 	msr	BASEPRI, r3
 800469a:	f3bf 8f6f 	isb	sy
 800469e:	f3bf 8f4f 	dsb	sy
 80046a2:	b662      	cpsie	i
 80046a4:	60bb      	str	r3, [r7, #8]
		"	isb														\n" \
		"	dsb														\n" \
		"	cpsie i													\n" \
		:"=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);
}
 80046a6:	bf00      	nop
 80046a8:	bf00      	nop
 80046aa:	e7fd      	b.n	80046a8 <xQueueGenericReset+0x2c>

	taskENTER_CRITICAL();
 80046ac:	f002 f8a6 	bl	80067fc <vPortEnterCritical>
	{
		pxQueue->u.xQueue.pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 80046b0:	68fb      	ldr	r3, [r7, #12]
 80046b2:	681a      	ldr	r2, [r3, #0]
 80046b4:	68fb      	ldr	r3, [r7, #12]
 80046b6:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80046b8:	68f9      	ldr	r1, [r7, #12]
 80046ba:	6c09      	ldr	r1, [r1, #64]	@ 0x40
 80046bc:	fb01 f303 	mul.w	r3, r1, r3
 80046c0:	441a      	add	r2, r3
 80046c2:	68fb      	ldr	r3, [r7, #12]
 80046c4:	609a      	str	r2, [r3, #8]
		pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
 80046c6:	68fb      	ldr	r3, [r7, #12]
 80046c8:	2200      	movs	r2, #0
 80046ca:	639a      	str	r2, [r3, #56]	@ 0x38
		pxQueue->pcWriteTo = pxQueue->pcHead;
 80046cc:	68fb      	ldr	r3, [r7, #12]
 80046ce:	681a      	ldr	r2, [r3, #0]
 80046d0:	68fb      	ldr	r3, [r7, #12]
 80046d2:	605a      	str	r2, [r3, #4]
		pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - 1U ) * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 80046d4:	68fb      	ldr	r3, [r7, #12]
 80046d6:	681a      	ldr	r2, [r3, #0]
 80046d8:	68fb      	ldr	r3, [r7, #12]
 80046da:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80046dc:	3b01      	subs	r3, #1
 80046de:	68f9      	ldr	r1, [r7, #12]
 80046e0:	6c09      	ldr	r1, [r1, #64]	@ 0x40
 80046e2:	fb01 f303 	mul.w	r3, r1, r3
 80046e6:	441a      	add	r2, r3
 80046e8:	68fb      	ldr	r3, [r7, #12]
 80046ea:	60da      	str	r2, [r3, #12]
		pxQueue->cRxLock = queueUNLOCKED;
 80046ec:	68fb      	ldr	r3, [r7, #12]
 80046ee:	22ff      	movs	r2, #255	@ 0xff
 80046f0:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
		pxQueue->cTxLock = queueUNLOCKED;
 80046f4:	68fb      	ldr	r3, [r7, #12]
 80046f6:	22ff      	movs	r2, #255	@ 0xff
 80046f8:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

		if( xNewQueue == pdFALSE )
 80046fc:	683b      	ldr	r3, [r7, #0]
 80046fe:	2b00      	cmp	r3, #0
 8004700:	d114      	bne.n	800472c <xQueueGenericReset+0xb0>
			/* If there are tasks blocked waiting to read from the queue, then
			the tasks will remain blocked as after this function exits the queue
			will still be empty.  If there are tasks blocked waiting to write to
			the queue, then one should be unblocked as after this function exits
			it will be possible to write to it. */
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8004702:	68fb      	ldr	r3, [r7, #12]
 8004704:	691b      	ldr	r3, [r3, #16]
 8004706:	2b00      	cmp	r3, #0
 8004708:	d01a      	beq.n	8004740 <xQueueGenericReset+0xc4>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800470a:	68fb      	ldr	r3, [r7, #12]
 800470c:	3310      	adds	r3, #16
 800470e:	4618      	mov	r0, r3
 8004710:	f001 f950 	bl	80059b4 <xTaskRemoveFromEventList>
 8004714:	4603      	mov	r3, r0
 8004716:	2b00      	cmp	r3, #0
 8004718:	d012      	beq.n	8004740 <xQueueGenericReset+0xc4>
				{
					queueYIELD_IF_USING_PREEMPTION();
 800471a:	4b0d      	ldr	r3, [pc, #52]	@ (8004750 <xQueueGenericReset+0xd4>)
 800471c:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8004720:	601a      	str	r2, [r3, #0]
 8004722:	f3bf 8f4f 	dsb	sy
 8004726:	f3bf 8f6f 	isb	sy
 800472a:	e009      	b.n	8004740 <xQueueGenericReset+0xc4>
			}
		}
		else
		{
			/* Ensure the event queues start in the correct state. */
			vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
 800472c:	68fb      	ldr	r3, [r7, #12]
 800472e:	3310      	adds	r3, #16
 8004730:	4618      	mov	r0, r3
 8004732:	f7ff feef 	bl	8004514 <vListInitialise>
			vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
 8004736:	68fb      	ldr	r3, [r7, #12]
 8004738:	3324      	adds	r3, #36	@ 0x24
 800473a:	4618      	mov	r0, r3
 800473c:	f7ff feea 	bl	8004514 <vListInitialise>
		}
	}
	taskEXIT_CRITICAL();
 8004740:	f002 f892 	bl	8006868 <vPortExitCritical>

	/* A value is returned for calling semantic consistency with previous
	versions. */
	return pdPASS;
 8004744:	2301      	movs	r3, #1
}
 8004746:	4618      	mov	r0, r3
 8004748:	3710      	adds	r7, #16
 800474a:	46bd      	mov	sp, r7
 800474c:	bd80      	pop	{r7, pc}
 800474e:	bf00      	nop
 8004750:	e000ed04 	.word	0xe000ed04

08004754 <xQueueGenericCreateStatic>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_STATIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreateStatic( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, StaticQueue_t *pxStaticQueue, const uint8_t ucQueueType )
	{
 8004754:	b580      	push	{r7, lr}
 8004756:	b08e      	sub	sp, #56	@ 0x38
 8004758:	af02      	add	r7, sp, #8
 800475a:	60f8      	str	r0, [r7, #12]
 800475c:	60b9      	str	r1, [r7, #8]
 800475e:	607a      	str	r2, [r7, #4]
 8004760:	603b      	str	r3, [r7, #0]
	Queue_t *pxNewQueue;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 8004762:	68fb      	ldr	r3, [r7, #12]
 8004764:	2b00      	cmp	r3, #0
 8004766:	d10d      	bne.n	8004784 <xQueueGenericCreateStatic+0x30>
	__asm volatile
 8004768:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800476c:	b672      	cpsid	i
 800476e:	f383 8811 	msr	BASEPRI, r3
 8004772:	f3bf 8f6f 	isb	sy
 8004776:	f3bf 8f4f 	dsb	sy
 800477a:	b662      	cpsie	i
 800477c:	62bb      	str	r3, [r7, #40]	@ 0x28
}
 800477e:	bf00      	nop
 8004780:	bf00      	nop
 8004782:	e7fd      	b.n	8004780 <xQueueGenericCreateStatic+0x2c>

		/* The StaticQueue_t structure and the queue storage area must be
		supplied. */
		configASSERT( pxStaticQueue != NULL );
 8004784:	683b      	ldr	r3, [r7, #0]
 8004786:	2b00      	cmp	r3, #0
 8004788:	d10d      	bne.n	80047a6 <xQueueGenericCreateStatic+0x52>
	__asm volatile
 800478a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800478e:	b672      	cpsid	i
 8004790:	f383 8811 	msr	BASEPRI, r3
 8004794:	f3bf 8f6f 	isb	sy
 8004798:	f3bf 8f4f 	dsb	sy
 800479c:	b662      	cpsie	i
 800479e:	627b      	str	r3, [r7, #36]	@ 0x24
}
 80047a0:	bf00      	nop
 80047a2:	bf00      	nop
 80047a4:	e7fd      	b.n	80047a2 <xQueueGenericCreateStatic+0x4e>

		/* A queue storage area should be provided if the item size is not 0, and
		should not be provided if the item size is 0. */
		configASSERT( !( ( pucQueueStorage != NULL ) && ( uxItemSize == 0 ) ) );
 80047a6:	687b      	ldr	r3, [r7, #4]
 80047a8:	2b00      	cmp	r3, #0
 80047aa:	d002      	beq.n	80047b2 <xQueueGenericCreateStatic+0x5e>
 80047ac:	68bb      	ldr	r3, [r7, #8]
 80047ae:	2b00      	cmp	r3, #0
 80047b0:	d001      	beq.n	80047b6 <xQueueGenericCreateStatic+0x62>
 80047b2:	2301      	movs	r3, #1
 80047b4:	e000      	b.n	80047b8 <xQueueGenericCreateStatic+0x64>
 80047b6:	2300      	movs	r3, #0
 80047b8:	2b00      	cmp	r3, #0
 80047ba:	d10d      	bne.n	80047d8 <xQueueGenericCreateStatic+0x84>
	__asm volatile
 80047bc:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80047c0:	b672      	cpsid	i
 80047c2:	f383 8811 	msr	BASEPRI, r3
 80047c6:	f3bf 8f6f 	isb	sy
 80047ca:	f3bf 8f4f 	dsb	sy
 80047ce:	b662      	cpsie	i
 80047d0:	623b      	str	r3, [r7, #32]
}
 80047d2:	bf00      	nop
 80047d4:	bf00      	nop
 80047d6:	e7fd      	b.n	80047d4 <xQueueGenericCreateStatic+0x80>
		configASSERT( !( ( pucQueueStorage == NULL ) && ( uxItemSize != 0 ) ) );
 80047d8:	687b      	ldr	r3, [r7, #4]
 80047da:	2b00      	cmp	r3, #0
 80047dc:	d102      	bne.n	80047e4 <xQueueGenericCreateStatic+0x90>
 80047de:	68bb      	ldr	r3, [r7, #8]
 80047e0:	2b00      	cmp	r3, #0
 80047e2:	d101      	bne.n	80047e8 <xQueueGenericCreateStatic+0x94>
 80047e4:	2301      	movs	r3, #1
 80047e6:	e000      	b.n	80047ea <xQueueGenericCreateStatic+0x96>
 80047e8:	2300      	movs	r3, #0
 80047ea:	2b00      	cmp	r3, #0
 80047ec:	d10d      	bne.n	800480a <xQueueGenericCreateStatic+0xb6>
	__asm volatile
 80047ee:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80047f2:	b672      	cpsid	i
 80047f4:	f383 8811 	msr	BASEPRI, r3
 80047f8:	f3bf 8f6f 	isb	sy
 80047fc:	f3bf 8f4f 	dsb	sy
 8004800:	b662      	cpsie	i
 8004802:	61fb      	str	r3, [r7, #28]
}
 8004804:	bf00      	nop
 8004806:	bf00      	nop
 8004808:	e7fd      	b.n	8004806 <xQueueGenericCreateStatic+0xb2>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticQueue_t or StaticSemaphore_t equals the size of
			the real queue and semaphore structures. */
			volatile size_t xSize = sizeof( StaticQueue_t );
 800480a:	2350      	movs	r3, #80	@ 0x50
 800480c:	617b      	str	r3, [r7, #20]
			configASSERT( xSize == sizeof( Queue_t ) );
 800480e:	697b      	ldr	r3, [r7, #20]
 8004810:	2b50      	cmp	r3, #80	@ 0x50
 8004812:	d00d      	beq.n	8004830 <xQueueGenericCreateStatic+0xdc>
	__asm volatile
 8004814:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004818:	b672      	cpsid	i
 800481a:	f383 8811 	msr	BASEPRI, r3
 800481e:	f3bf 8f6f 	isb	sy
 8004822:	f3bf 8f4f 	dsb	sy
 8004826:	b662      	cpsie	i
 8004828:	61bb      	str	r3, [r7, #24]
}
 800482a:	bf00      	nop
 800482c:	bf00      	nop
 800482e:	e7fd      	b.n	800482c <xQueueGenericCreateStatic+0xd8>
			( void ) xSize; /* Keeps lint quiet when configASSERT() is not defined. */
 8004830:	697b      	ldr	r3, [r7, #20]
		#endif /* configASSERT_DEFINED */

		/* The address of a statically allocated queue was passed in, use it.
		The address of a statically allocated storage area was also passed in
		but is already set. */
		pxNewQueue = ( Queue_t * ) pxStaticQueue; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 8004832:	683b      	ldr	r3, [r7, #0]
 8004834:	62fb      	str	r3, [r7, #44]	@ 0x2c

		if( pxNewQueue != NULL )
 8004836:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8004838:	2b00      	cmp	r3, #0
 800483a:	d00d      	beq.n	8004858 <xQueueGenericCreateStatic+0x104>
			#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
			{
				/* Queues can be allocated wither statically or dynamically, so
				note this queue was allocated statically in case the queue is
				later deleted. */
				pxNewQueue->ucStaticallyAllocated = pdTRUE;
 800483c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800483e:	2201      	movs	r2, #1
 8004840:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
			}
			#endif /* configSUPPORT_DYNAMIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 8004844:	f897 2038 	ldrb.w	r2, [r7, #56]	@ 0x38
 8004848:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800484a:	9300      	str	r3, [sp, #0]
 800484c:	4613      	mov	r3, r2
 800484e:	687a      	ldr	r2, [r7, #4]
 8004850:	68b9      	ldr	r1, [r7, #8]
 8004852:	68f8      	ldr	r0, [r7, #12]
 8004854:	f000 f805 	bl	8004862 <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 8004858:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
	}
 800485a:	4618      	mov	r0, r3
 800485c:	3730      	adds	r7, #48	@ 0x30
 800485e:	46bd      	mov	sp, r7
 8004860:	bd80      	pop	{r7, pc}

08004862 <prvInitialiseNewQueue>:

#endif /* configSUPPORT_STATIC_ALLOCATION */
/*-----------------------------------------------------------*/

static void prvInitialiseNewQueue( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, const uint8_t ucQueueType, Queue_t *pxNewQueue )
{
 8004862:	b580      	push	{r7, lr}
 8004864:	b084      	sub	sp, #16
 8004866:	af00      	add	r7, sp, #0
 8004868:	60f8      	str	r0, [r7, #12]
 800486a:	60b9      	str	r1, [r7, #8]
 800486c:	607a      	str	r2, [r7, #4]
 800486e:	70fb      	strb	r3, [r7, #3]
	/* Remove compiler warnings about unused parameters should
	configUSE_TRACE_FACILITY not be set to 1. */
	( void ) ucQueueType;

	if( uxItemSize == ( UBaseType_t ) 0 )
 8004870:	68bb      	ldr	r3, [r7, #8]
 8004872:	2b00      	cmp	r3, #0
 8004874:	d103      	bne.n	800487e <prvInitialiseNewQueue+0x1c>
	{
		/* No RAM was allocated for the queue storage area, but PC head cannot
		be set to NULL because NULL is used as a key to say the queue is used as
		a mutex.  Therefore just set pcHead to point to the queue as a benign
		value that is known to be within the memory map. */
		pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
 8004876:	69bb      	ldr	r3, [r7, #24]
 8004878:	69ba      	ldr	r2, [r7, #24]
 800487a:	601a      	str	r2, [r3, #0]
 800487c:	e002      	b.n	8004884 <prvInitialiseNewQueue+0x22>
	}
	else
	{
		/* Set the head to the start of the queue storage area. */
		pxNewQueue->pcHead = ( int8_t * ) pucQueueStorage;
 800487e:	69bb      	ldr	r3, [r7, #24]
 8004880:	687a      	ldr	r2, [r7, #4]
 8004882:	601a      	str	r2, [r3, #0]
	}

	/* Initialise the queue members as described where the queue type is
	defined. */
	pxNewQueue->uxLength = uxQueueLength;
 8004884:	69bb      	ldr	r3, [r7, #24]
 8004886:	68fa      	ldr	r2, [r7, #12]
 8004888:	63da      	str	r2, [r3, #60]	@ 0x3c
	pxNewQueue->uxItemSize = uxItemSize;
 800488a:	69bb      	ldr	r3, [r7, #24]
 800488c:	68ba      	ldr	r2, [r7, #8]
 800488e:	641a      	str	r2, [r3, #64]	@ 0x40
	( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
 8004890:	2101      	movs	r1, #1
 8004892:	69b8      	ldr	r0, [r7, #24]
 8004894:	f7ff fef2 	bl	800467c <xQueueGenericReset>

	#if ( configUSE_TRACE_FACILITY == 1 )
	{
		pxNewQueue->ucQueueType = ucQueueType;
 8004898:	69bb      	ldr	r3, [r7, #24]
 800489a:	78fa      	ldrb	r2, [r7, #3]
 800489c:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c
		pxNewQueue->pxQueueSetContainer = NULL;
	}
	#endif /* configUSE_QUEUE_SETS */

	traceQUEUE_CREATE( pxNewQueue );
}
 80048a0:	bf00      	nop
 80048a2:	3710      	adds	r7, #16
 80048a4:	46bd      	mov	sp, r7
 80048a6:	bd80      	pop	{r7, pc}

080048a8 <xQueueGenericSend>:

#endif /* ( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) ) */
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSend( QueueHandle_t xQueue, const void * const pvItemToQueue, TickType_t xTicksToWait, const BaseType_t xCopyPosition )
{
 80048a8:	b580      	push	{r7, lr}
 80048aa:	b08e      	sub	sp, #56	@ 0x38
 80048ac:	af00      	add	r7, sp, #0
 80048ae:	60f8      	str	r0, [r7, #12]
 80048b0:	60b9      	str	r1, [r7, #8]
 80048b2:	607a      	str	r2, [r7, #4]
 80048b4:	603b      	str	r3, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE, xYieldRequired;
 80048b6:	2300      	movs	r3, #0
 80048b8:	637b      	str	r3, [r7, #52]	@ 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 80048ba:	68fb      	ldr	r3, [r7, #12]
 80048bc:	633b      	str	r3, [r7, #48]	@ 0x30

	configASSERT( pxQueue );
 80048be:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80048c0:	2b00      	cmp	r3, #0
 80048c2:	d10d      	bne.n	80048e0 <xQueueGenericSend+0x38>
	__asm volatile
 80048c4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80048c8:	b672      	cpsid	i
 80048ca:	f383 8811 	msr	BASEPRI, r3
 80048ce:	f3bf 8f6f 	isb	sy
 80048d2:	f3bf 8f4f 	dsb	sy
 80048d6:	b662      	cpsie	i
 80048d8:	62bb      	str	r3, [r7, #40]	@ 0x28
}
 80048da:	bf00      	nop
 80048dc:	bf00      	nop
 80048de:	e7fd      	b.n	80048dc <xQueueGenericSend+0x34>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 80048e0:	68bb      	ldr	r3, [r7, #8]
 80048e2:	2b00      	cmp	r3, #0
 80048e4:	d103      	bne.n	80048ee <xQueueGenericSend+0x46>
 80048e6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80048e8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80048ea:	2b00      	cmp	r3, #0
 80048ec:	d101      	bne.n	80048f2 <xQueueGenericSend+0x4a>
 80048ee:	2301      	movs	r3, #1
 80048f0:	e000      	b.n	80048f4 <xQueueGenericSend+0x4c>
 80048f2:	2300      	movs	r3, #0
 80048f4:	2b00      	cmp	r3, #0
 80048f6:	d10d      	bne.n	8004914 <xQueueGenericSend+0x6c>
	__asm volatile
 80048f8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80048fc:	b672      	cpsid	i
 80048fe:	f383 8811 	msr	BASEPRI, r3
 8004902:	f3bf 8f6f 	isb	sy
 8004906:	f3bf 8f4f 	dsb	sy
 800490a:	b662      	cpsie	i
 800490c:	627b      	str	r3, [r7, #36]	@ 0x24
}
 800490e:	bf00      	nop
 8004910:	bf00      	nop
 8004912:	e7fd      	b.n	8004910 <xQueueGenericSend+0x68>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 8004914:	683b      	ldr	r3, [r7, #0]
 8004916:	2b02      	cmp	r3, #2
 8004918:	d103      	bne.n	8004922 <xQueueGenericSend+0x7a>
 800491a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800491c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800491e:	2b01      	cmp	r3, #1
 8004920:	d101      	bne.n	8004926 <xQueueGenericSend+0x7e>
 8004922:	2301      	movs	r3, #1
 8004924:	e000      	b.n	8004928 <xQueueGenericSend+0x80>
 8004926:	2300      	movs	r3, #0
 8004928:	2b00      	cmp	r3, #0
 800492a:	d10d      	bne.n	8004948 <xQueueGenericSend+0xa0>
	__asm volatile
 800492c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004930:	b672      	cpsid	i
 8004932:	f383 8811 	msr	BASEPRI, r3
 8004936:	f3bf 8f6f 	isb	sy
 800493a:	f3bf 8f4f 	dsb	sy
 800493e:	b662      	cpsie	i
 8004940:	623b      	str	r3, [r7, #32]
}
 8004942:	bf00      	nop
 8004944:	bf00      	nop
 8004946:	e7fd      	b.n	8004944 <xQueueGenericSend+0x9c>
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8004948:	f001 f9fc 	bl	8005d44 <xTaskGetSchedulerState>
 800494c:	4603      	mov	r3, r0
 800494e:	2b00      	cmp	r3, #0
 8004950:	d102      	bne.n	8004958 <xQueueGenericSend+0xb0>
 8004952:	687b      	ldr	r3, [r7, #4]
 8004954:	2b00      	cmp	r3, #0
 8004956:	d101      	bne.n	800495c <xQueueGenericSend+0xb4>
 8004958:	2301      	movs	r3, #1
 800495a:	e000      	b.n	800495e <xQueueGenericSend+0xb6>
 800495c:	2300      	movs	r3, #0
 800495e:	2b00      	cmp	r3, #0
 8004960:	d10d      	bne.n	800497e <xQueueGenericSend+0xd6>
	__asm volatile
 8004962:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004966:	b672      	cpsid	i
 8004968:	f383 8811 	msr	BASEPRI, r3
 800496c:	f3bf 8f6f 	isb	sy
 8004970:	f3bf 8f4f 	dsb	sy
 8004974:	b662      	cpsie	i
 8004976:	61fb      	str	r3, [r7, #28]
}
 8004978:	bf00      	nop
 800497a:	bf00      	nop
 800497c:	e7fd      	b.n	800497a <xQueueGenericSend+0xd2>
	/*lint -save -e904 This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 800497e:	f001 ff3d 	bl	80067fc <vPortEnterCritical>
		{
			/* Is there room on the queue now?  The running task must be the
			highest priority task wanting to access the queue.  If the head item
			in the queue is to be overwritten then it does not matter if the
			queue is full. */
			if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 8004982:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004984:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8004986:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004988:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800498a:	429a      	cmp	r2, r3
 800498c:	d302      	bcc.n	8004994 <xQueueGenericSend+0xec>
 800498e:	683b      	ldr	r3, [r7, #0]
 8004990:	2b02      	cmp	r3, #2
 8004992:	d129      	bne.n	80049e8 <xQueueGenericSend+0x140>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					xYieldRequired = prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 8004994:	683a      	ldr	r2, [r7, #0]
 8004996:	68b9      	ldr	r1, [r7, #8]
 8004998:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 800499a:	f000 fa1b 	bl	8004dd4 <prvCopyDataToQueue>
 800499e:	62f8      	str	r0, [r7, #44]	@ 0x2c

					/* If there was a task waiting for data to arrive on the
					queue then unblock it now. */
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 80049a0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80049a2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80049a4:	2b00      	cmp	r3, #0
 80049a6:	d010      	beq.n	80049ca <xQueueGenericSend+0x122>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 80049a8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80049aa:	3324      	adds	r3, #36	@ 0x24
 80049ac:	4618      	mov	r0, r3
 80049ae:	f001 f801 	bl	80059b4 <xTaskRemoveFromEventList>
 80049b2:	4603      	mov	r3, r0
 80049b4:	2b00      	cmp	r3, #0
 80049b6:	d013      	beq.n	80049e0 <xQueueGenericSend+0x138>
						{
							/* The unblocked task has a priority higher than
							our own so yield immediately.  Yes it is ok to do
							this from within the critical section - the kernel
							takes care of that. */
							queueYIELD_IF_USING_PREEMPTION();
 80049b8:	4b3f      	ldr	r3, [pc, #252]	@ (8004ab8 <xQueueGenericSend+0x210>)
 80049ba:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80049be:	601a      	str	r2, [r3, #0]
 80049c0:	f3bf 8f4f 	dsb	sy
 80049c4:	f3bf 8f6f 	isb	sy
 80049c8:	e00a      	b.n	80049e0 <xQueueGenericSend+0x138>
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}
					}
					else if( xYieldRequired != pdFALSE )
 80049ca:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80049cc:	2b00      	cmp	r3, #0
 80049ce:	d007      	beq.n	80049e0 <xQueueGenericSend+0x138>
					{
						/* This path is a special case that will only get
						executed if the task was holding multiple mutexes and
						the mutexes were given back in an order that is
						different to that in which they were taken. */
						queueYIELD_IF_USING_PREEMPTION();
 80049d0:	4b39      	ldr	r3, [pc, #228]	@ (8004ab8 <xQueueGenericSend+0x210>)
 80049d2:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80049d6:	601a      	str	r2, [r3, #0]
 80049d8:	f3bf 8f4f 	dsb	sy
 80049dc:	f3bf 8f6f 	isb	sy
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif /* configUSE_QUEUE_SETS */

				taskEXIT_CRITICAL();
 80049e0:	f001 ff42 	bl	8006868 <vPortExitCritical>
				return pdPASS;
 80049e4:	2301      	movs	r3, #1
 80049e6:	e063      	b.n	8004ab0 <xQueueGenericSend+0x208>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 80049e8:	687b      	ldr	r3, [r7, #4]
 80049ea:	2b00      	cmp	r3, #0
 80049ec:	d103      	bne.n	80049f6 <xQueueGenericSend+0x14e>
				{
					/* The queue was full and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 80049ee:	f001 ff3b 	bl	8006868 <vPortExitCritical>

					/* Return to the original privilege level before exiting
					the function. */
					traceQUEUE_SEND_FAILED( pxQueue );
					return errQUEUE_FULL;
 80049f2:	2300      	movs	r3, #0
 80049f4:	e05c      	b.n	8004ab0 <xQueueGenericSend+0x208>
				}
				else if( xEntryTimeSet == pdFALSE )
 80049f6:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80049f8:	2b00      	cmp	r3, #0
 80049fa:	d106      	bne.n	8004a0a <xQueueGenericSend+0x162>
				{
					/* The queue was full and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 80049fc:	f107 0314 	add.w	r3, r7, #20
 8004a00:	4618      	mov	r0, r3
 8004a02:	f001 f83d 	bl	8005a80 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 8004a06:	2301      	movs	r3, #1
 8004a08:	637b      	str	r3, [r7, #52]	@ 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 8004a0a:	f001 ff2d 	bl	8006868 <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 8004a0e:	f000 fda1 	bl	8005554 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 8004a12:	f001 fef3 	bl	80067fc <vPortEnterCritical>
 8004a16:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004a18:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8004a1c:	b25b      	sxtb	r3, r3
 8004a1e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004a22:	d103      	bne.n	8004a2c <xQueueGenericSend+0x184>
 8004a24:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004a26:	2200      	movs	r2, #0
 8004a28:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8004a2c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004a2e:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8004a32:	b25b      	sxtb	r3, r3
 8004a34:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004a38:	d103      	bne.n	8004a42 <xQueueGenericSend+0x19a>
 8004a3a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004a3c:	2200      	movs	r2, #0
 8004a3e:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8004a42:	f001 ff11 	bl	8006868 <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8004a46:	1d3a      	adds	r2, r7, #4
 8004a48:	f107 0314 	add.w	r3, r7, #20
 8004a4c:	4611      	mov	r1, r2
 8004a4e:	4618      	mov	r0, r3
 8004a50:	f001 f82c 	bl	8005aac <xTaskCheckForTimeOut>
 8004a54:	4603      	mov	r3, r0
 8004a56:	2b00      	cmp	r3, #0
 8004a58:	d124      	bne.n	8004aa4 <xQueueGenericSend+0x1fc>
		{
			if( prvIsQueueFull( pxQueue ) != pdFALSE )
 8004a5a:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8004a5c:	f000 fab2 	bl	8004fc4 <prvIsQueueFull>
 8004a60:	4603      	mov	r3, r0
 8004a62:	2b00      	cmp	r3, #0
 8004a64:	d018      	beq.n	8004a98 <xQueueGenericSend+0x1f0>
			{
				traceBLOCKING_ON_QUEUE_SEND( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToSend ), xTicksToWait );
 8004a66:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004a68:	3310      	adds	r3, #16
 8004a6a:	687a      	ldr	r2, [r7, #4]
 8004a6c:	4611      	mov	r1, r2
 8004a6e:	4618      	mov	r0, r3
 8004a70:	f000 ff4a 	bl	8005908 <vTaskPlaceOnEventList>
				/* Unlocking the queue means queue events can effect the
				event list.  It is possible that interrupts occurring now
				remove this task from the event list again - but as the
				scheduler is suspended the task will go onto the pending
				ready last instead of the actual ready list. */
				prvUnlockQueue( pxQueue );
 8004a74:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8004a76:	f000 fa3d 	bl	8004ef4 <prvUnlockQueue>
				/* Resuming the scheduler will move tasks from the pending
				ready list into the ready list - so it is feasible that this
				task is already in a ready list before it yields - in which
				case the yield will not cause a context switch unless there
				is also a higher priority task in the pending ready list. */
				if( xTaskResumeAll() == pdFALSE )
 8004a7a:	f000 fd79 	bl	8005570 <xTaskResumeAll>
 8004a7e:	4603      	mov	r3, r0
 8004a80:	2b00      	cmp	r3, #0
 8004a82:	f47f af7c 	bne.w	800497e <xQueueGenericSend+0xd6>
				{
					portYIELD_WITHIN_API();
 8004a86:	4b0c      	ldr	r3, [pc, #48]	@ (8004ab8 <xQueueGenericSend+0x210>)
 8004a88:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8004a8c:	601a      	str	r2, [r3, #0]
 8004a8e:	f3bf 8f4f 	dsb	sy
 8004a92:	f3bf 8f6f 	isb	sy
 8004a96:	e772      	b.n	800497e <xQueueGenericSend+0xd6>
				}
			}
			else
			{
				/* Try again. */
				prvUnlockQueue( pxQueue );
 8004a98:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8004a9a:	f000 fa2b 	bl	8004ef4 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 8004a9e:	f000 fd67 	bl	8005570 <xTaskResumeAll>
 8004aa2:	e76c      	b.n	800497e <xQueueGenericSend+0xd6>
			}
		}
		else
		{
			/* The timeout has expired. */
			prvUnlockQueue( pxQueue );
 8004aa4:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8004aa6:	f000 fa25 	bl	8004ef4 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 8004aaa:	f000 fd61 	bl	8005570 <xTaskResumeAll>

			traceQUEUE_SEND_FAILED( pxQueue );
			return errQUEUE_FULL;
 8004aae:	2300      	movs	r3, #0
		}
	} /*lint -restore */
}
 8004ab0:	4618      	mov	r0, r3
 8004ab2:	3738      	adds	r7, #56	@ 0x38
 8004ab4:	46bd      	mov	sp, r7
 8004ab6:	bd80      	pop	{r7, pc}
 8004ab8:	e000ed04 	.word	0xe000ed04

08004abc <xQueueGenericSendFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSendFromISR( QueueHandle_t xQueue, const void * const pvItemToQueue, BaseType_t * const pxHigherPriorityTaskWoken, const BaseType_t xCopyPosition )
{
 8004abc:	b580      	push	{r7, lr}
 8004abe:	b08e      	sub	sp, #56	@ 0x38
 8004ac0:	af00      	add	r7, sp, #0
 8004ac2:	60f8      	str	r0, [r7, #12]
 8004ac4:	60b9      	str	r1, [r7, #8]
 8004ac6:	607a      	str	r2, [r7, #4]
 8004ac8:	603b      	str	r3, [r7, #0]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 8004aca:	68fb      	ldr	r3, [r7, #12]
 8004acc:	633b      	str	r3, [r7, #48]	@ 0x30

	configASSERT( pxQueue );
 8004ace:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004ad0:	2b00      	cmp	r3, #0
 8004ad2:	d10d      	bne.n	8004af0 <xQueueGenericSendFromISR+0x34>
	__asm volatile
 8004ad4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004ad8:	b672      	cpsid	i
 8004ada:	f383 8811 	msr	BASEPRI, r3
 8004ade:	f3bf 8f6f 	isb	sy
 8004ae2:	f3bf 8f4f 	dsb	sy
 8004ae6:	b662      	cpsie	i
 8004ae8:	627b      	str	r3, [r7, #36]	@ 0x24
}
 8004aea:	bf00      	nop
 8004aec:	bf00      	nop
 8004aee:	e7fd      	b.n	8004aec <xQueueGenericSendFromISR+0x30>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8004af0:	68bb      	ldr	r3, [r7, #8]
 8004af2:	2b00      	cmp	r3, #0
 8004af4:	d103      	bne.n	8004afe <xQueueGenericSendFromISR+0x42>
 8004af6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004af8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004afa:	2b00      	cmp	r3, #0
 8004afc:	d101      	bne.n	8004b02 <xQueueGenericSendFromISR+0x46>
 8004afe:	2301      	movs	r3, #1
 8004b00:	e000      	b.n	8004b04 <xQueueGenericSendFromISR+0x48>
 8004b02:	2300      	movs	r3, #0
 8004b04:	2b00      	cmp	r3, #0
 8004b06:	d10d      	bne.n	8004b24 <xQueueGenericSendFromISR+0x68>
	__asm volatile
 8004b08:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004b0c:	b672      	cpsid	i
 8004b0e:	f383 8811 	msr	BASEPRI, r3
 8004b12:	f3bf 8f6f 	isb	sy
 8004b16:	f3bf 8f4f 	dsb	sy
 8004b1a:	b662      	cpsie	i
 8004b1c:	623b      	str	r3, [r7, #32]
}
 8004b1e:	bf00      	nop
 8004b20:	bf00      	nop
 8004b22:	e7fd      	b.n	8004b20 <xQueueGenericSendFromISR+0x64>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 8004b24:	683b      	ldr	r3, [r7, #0]
 8004b26:	2b02      	cmp	r3, #2
 8004b28:	d103      	bne.n	8004b32 <xQueueGenericSendFromISR+0x76>
 8004b2a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004b2c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004b2e:	2b01      	cmp	r3, #1
 8004b30:	d101      	bne.n	8004b36 <xQueueGenericSendFromISR+0x7a>
 8004b32:	2301      	movs	r3, #1
 8004b34:	e000      	b.n	8004b38 <xQueueGenericSendFromISR+0x7c>
 8004b36:	2300      	movs	r3, #0
 8004b38:	2b00      	cmp	r3, #0
 8004b3a:	d10d      	bne.n	8004b58 <xQueueGenericSendFromISR+0x9c>
	__asm volatile
 8004b3c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004b40:	b672      	cpsid	i
 8004b42:	f383 8811 	msr	BASEPRI, r3
 8004b46:	f3bf 8f6f 	isb	sy
 8004b4a:	f3bf 8f4f 	dsb	sy
 8004b4e:	b662      	cpsie	i
 8004b50:	61fb      	str	r3, [r7, #28]
}
 8004b52:	bf00      	nop
 8004b54:	bf00      	nop
 8004b56:	e7fd      	b.n	8004b54 <xQueueGenericSendFromISR+0x98>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 8004b58:	f001 ff38 	bl	80069cc <vPortValidateInterruptPriority>

portFORCE_INLINE static uint32_t ulPortRaiseBASEPRI( void )
{
uint32_t ulOriginalBASEPRI, ulNewBASEPRI;

	__asm volatile
 8004b5c:	f3ef 8211 	mrs	r2, BASEPRI
 8004b60:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004b64:	b672      	cpsid	i
 8004b66:	f383 8811 	msr	BASEPRI, r3
 8004b6a:	f3bf 8f6f 	isb	sy
 8004b6e:	f3bf 8f4f 	dsb	sy
 8004b72:	b662      	cpsie	i
 8004b74:	61ba      	str	r2, [r7, #24]
 8004b76:	617b      	str	r3, [r7, #20]
		:"=r" (ulOriginalBASEPRI), "=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);

	/* This return will not be reached but is necessary to prevent compiler
	warnings. */
	return ulOriginalBASEPRI;
 8004b78:	69bb      	ldr	r3, [r7, #24]
	/* Similar to xQueueGenericSend, except without blocking if there is no room
	in the queue.  Also don't directly wake a task that was blocked on a queue
	read, instead return a flag to say whether a context switch is required or
	not (i.e. has a task with a higher priority than us been woken by this
	post). */
	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 8004b7a:	62fb      	str	r3, [r7, #44]	@ 0x2c
	{
		if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 8004b7c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004b7e:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8004b80:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004b82:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004b84:	429a      	cmp	r2, r3
 8004b86:	d302      	bcc.n	8004b8e <xQueueGenericSendFromISR+0xd2>
 8004b88:	683b      	ldr	r3, [r7, #0]
 8004b8a:	2b02      	cmp	r3, #2
 8004b8c:	d12c      	bne.n	8004be8 <xQueueGenericSendFromISR+0x12c>
		{
			const int8_t cTxLock = pxQueue->cTxLock;
 8004b8e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004b90:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8004b94:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
			/* Semaphores use xQueueGiveFromISR(), so pxQueue will not be a
			semaphore or mutex.  That means prvCopyDataToQueue() cannot result
			in a task disinheriting a priority and prvCopyDataToQueue() can be
			called here even though the disinherit function does not check if
			the scheduler is suspended before accessing the ready lists. */
			( void ) prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 8004b98:	683a      	ldr	r2, [r7, #0]
 8004b9a:	68b9      	ldr	r1, [r7, #8]
 8004b9c:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8004b9e:	f000 f919 	bl	8004dd4 <prvCopyDataToQueue>

			/* The event list is not altered if the queue is locked.  This will
			be done when the queue is unlocked later. */
			if( cTxLock == queueUNLOCKED )
 8004ba2:	f997 302b 	ldrsb.w	r3, [r7, #43]	@ 0x2b
 8004ba6:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004baa:	d112      	bne.n	8004bd2 <xQueueGenericSendFromISR+0x116>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8004bac:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004bae:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004bb0:	2b00      	cmp	r3, #0
 8004bb2:	d016      	beq.n	8004be2 <xQueueGenericSendFromISR+0x126>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8004bb4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004bb6:	3324      	adds	r3, #36	@ 0x24
 8004bb8:	4618      	mov	r0, r3
 8004bba:	f000 fefb 	bl	80059b4 <xTaskRemoveFromEventList>
 8004bbe:	4603      	mov	r3, r0
 8004bc0:	2b00      	cmp	r3, #0
 8004bc2:	d00e      	beq.n	8004be2 <xQueueGenericSendFromISR+0x126>
						{
							/* The task waiting has a higher priority so record that a
							context	switch is required. */
							if( pxHigherPriorityTaskWoken != NULL )
 8004bc4:	687b      	ldr	r3, [r7, #4]
 8004bc6:	2b00      	cmp	r3, #0
 8004bc8:	d00b      	beq.n	8004be2 <xQueueGenericSendFromISR+0x126>
							{
								*pxHigherPriorityTaskWoken = pdTRUE;
 8004bca:	687b      	ldr	r3, [r7, #4]
 8004bcc:	2201      	movs	r2, #1
 8004bce:	601a      	str	r2, [r3, #0]
 8004bd0:	e007      	b.n	8004be2 <xQueueGenericSendFromISR+0x126>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 8004bd2:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 8004bd6:	3301      	adds	r3, #1
 8004bd8:	b2db      	uxtb	r3, r3
 8004bda:	b25a      	sxtb	r2, r3
 8004bdc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004bde:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
			}

			xReturn = pdPASS;
 8004be2:	2301      	movs	r3, #1
 8004be4:	637b      	str	r3, [r7, #52]	@ 0x34
		{
 8004be6:	e001      	b.n	8004bec <xQueueGenericSendFromISR+0x130>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
 8004be8:	2300      	movs	r3, #0
 8004bea:	637b      	str	r3, [r7, #52]	@ 0x34
 8004bec:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8004bee:	613b      	str	r3, [r7, #16]
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
 8004bf0:	693b      	ldr	r3, [r7, #16]
 8004bf2:	f383 8811 	msr	BASEPRI, r3
	(
		"	msr basepri, %0	" :: "r" ( ulNewMaskValue ) : "memory"
	);
}
 8004bf6:	bf00      	nop
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 8004bf8:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
}
 8004bfa:	4618      	mov	r0, r3
 8004bfc:	3738      	adds	r7, #56	@ 0x38
 8004bfe:	46bd      	mov	sp, r7
 8004c00:	bd80      	pop	{r7, pc}
	...

08004c04 <xQueueReceive>:
	return xReturn;
}
/*-----------------------------------------------------------*/

BaseType_t xQueueReceive( QueueHandle_t xQueue, void * const pvBuffer, TickType_t xTicksToWait )
{
 8004c04:	b580      	push	{r7, lr}
 8004c06:	b08c      	sub	sp, #48	@ 0x30
 8004c08:	af00      	add	r7, sp, #0
 8004c0a:	60f8      	str	r0, [r7, #12]
 8004c0c:	60b9      	str	r1, [r7, #8]
 8004c0e:	607a      	str	r2, [r7, #4]
BaseType_t xEntryTimeSet = pdFALSE;
 8004c10:	2300      	movs	r3, #0
 8004c12:	62fb      	str	r3, [r7, #44]	@ 0x2c
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 8004c14:	68fb      	ldr	r3, [r7, #12]
 8004c16:	62bb      	str	r3, [r7, #40]	@ 0x28

	/* Check the pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 8004c18:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004c1a:	2b00      	cmp	r3, #0
 8004c1c:	d10d      	bne.n	8004c3a <xQueueReceive+0x36>
	__asm volatile
 8004c1e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004c22:	b672      	cpsid	i
 8004c24:	f383 8811 	msr	BASEPRI, r3
 8004c28:	f3bf 8f6f 	isb	sy
 8004c2c:	f3bf 8f4f 	dsb	sy
 8004c30:	b662      	cpsie	i
 8004c32:	623b      	str	r3, [r7, #32]
}
 8004c34:	bf00      	nop
 8004c36:	bf00      	nop
 8004c38:	e7fd      	b.n	8004c36 <xQueueReceive+0x32>

	/* The buffer into which data is received can only be NULL if the data size
	is zero (so no data is copied into the buffer. */
	configASSERT( !( ( ( pvBuffer ) == NULL ) && ( ( pxQueue )->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8004c3a:	68bb      	ldr	r3, [r7, #8]
 8004c3c:	2b00      	cmp	r3, #0
 8004c3e:	d103      	bne.n	8004c48 <xQueueReceive+0x44>
 8004c40:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004c42:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004c44:	2b00      	cmp	r3, #0
 8004c46:	d101      	bne.n	8004c4c <xQueueReceive+0x48>
 8004c48:	2301      	movs	r3, #1
 8004c4a:	e000      	b.n	8004c4e <xQueueReceive+0x4a>
 8004c4c:	2300      	movs	r3, #0
 8004c4e:	2b00      	cmp	r3, #0
 8004c50:	d10d      	bne.n	8004c6e <xQueueReceive+0x6a>
	__asm volatile
 8004c52:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004c56:	b672      	cpsid	i
 8004c58:	f383 8811 	msr	BASEPRI, r3
 8004c5c:	f3bf 8f6f 	isb	sy
 8004c60:	f3bf 8f4f 	dsb	sy
 8004c64:	b662      	cpsie	i
 8004c66:	61fb      	str	r3, [r7, #28]
}
 8004c68:	bf00      	nop
 8004c6a:	bf00      	nop
 8004c6c:	e7fd      	b.n	8004c6a <xQueueReceive+0x66>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8004c6e:	f001 f869 	bl	8005d44 <xTaskGetSchedulerState>
 8004c72:	4603      	mov	r3, r0
 8004c74:	2b00      	cmp	r3, #0
 8004c76:	d102      	bne.n	8004c7e <xQueueReceive+0x7a>
 8004c78:	687b      	ldr	r3, [r7, #4]
 8004c7a:	2b00      	cmp	r3, #0
 8004c7c:	d101      	bne.n	8004c82 <xQueueReceive+0x7e>
 8004c7e:	2301      	movs	r3, #1
 8004c80:	e000      	b.n	8004c84 <xQueueReceive+0x80>
 8004c82:	2300      	movs	r3, #0
 8004c84:	2b00      	cmp	r3, #0
 8004c86:	d10d      	bne.n	8004ca4 <xQueueReceive+0xa0>
	__asm volatile
 8004c88:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004c8c:	b672      	cpsid	i
 8004c8e:	f383 8811 	msr	BASEPRI, r3
 8004c92:	f3bf 8f6f 	isb	sy
 8004c96:	f3bf 8f4f 	dsb	sy
 8004c9a:	b662      	cpsie	i
 8004c9c:	61bb      	str	r3, [r7, #24]
}
 8004c9e:	bf00      	nop
 8004ca0:	bf00      	nop
 8004ca2:	e7fd      	b.n	8004ca0 <xQueueReceive+0x9c>
	/*lint -save -e904  This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 8004ca4:	f001 fdaa 	bl	80067fc <vPortEnterCritical>
		{
			const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8004ca8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004caa:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004cac:	627b      	str	r3, [r7, #36]	@ 0x24

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 8004cae:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004cb0:	2b00      	cmp	r3, #0
 8004cb2:	d01f      	beq.n	8004cf4 <xQueueReceive+0xf0>
			{
				/* Data available, remove one item. */
				prvCopyDataFromQueue( pxQueue, pvBuffer );
 8004cb4:	68b9      	ldr	r1, [r7, #8]
 8004cb6:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8004cb8:	f000 f8f6 	bl	8004ea8 <prvCopyDataFromQueue>
				traceQUEUE_RECEIVE( pxQueue );
				pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 8004cbc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004cbe:	1e5a      	subs	r2, r3, #1
 8004cc0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004cc2:	639a      	str	r2, [r3, #56]	@ 0x38

				/* There is now space in the queue, were any tasks waiting to
				post to the queue?  If so, unblock the highest priority waiting
				task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8004cc4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004cc6:	691b      	ldr	r3, [r3, #16]
 8004cc8:	2b00      	cmp	r3, #0
 8004cca:	d00f      	beq.n	8004cec <xQueueReceive+0xe8>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8004ccc:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004cce:	3310      	adds	r3, #16
 8004cd0:	4618      	mov	r0, r3
 8004cd2:	f000 fe6f 	bl	80059b4 <xTaskRemoveFromEventList>
 8004cd6:	4603      	mov	r3, r0
 8004cd8:	2b00      	cmp	r3, #0
 8004cda:	d007      	beq.n	8004cec <xQueueReceive+0xe8>
					{
						queueYIELD_IF_USING_PREEMPTION();
 8004cdc:	4b3c      	ldr	r3, [pc, #240]	@ (8004dd0 <xQueueReceive+0x1cc>)
 8004cde:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8004ce2:	601a      	str	r2, [r3, #0]
 8004ce4:	f3bf 8f4f 	dsb	sy
 8004ce8:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 8004cec:	f001 fdbc 	bl	8006868 <vPortExitCritical>
				return pdPASS;
 8004cf0:	2301      	movs	r3, #1
 8004cf2:	e069      	b.n	8004dc8 <xQueueReceive+0x1c4>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 8004cf4:	687b      	ldr	r3, [r7, #4]
 8004cf6:	2b00      	cmp	r3, #0
 8004cf8:	d103      	bne.n	8004d02 <xQueueReceive+0xfe>
				{
					/* The queue was empty and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 8004cfa:	f001 fdb5 	bl	8006868 <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 8004cfe:	2300      	movs	r3, #0
 8004d00:	e062      	b.n	8004dc8 <xQueueReceive+0x1c4>
				}
				else if( xEntryTimeSet == pdFALSE )
 8004d02:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8004d04:	2b00      	cmp	r3, #0
 8004d06:	d106      	bne.n	8004d16 <xQueueReceive+0x112>
				{
					/* The queue was empty and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 8004d08:	f107 0310 	add.w	r3, r7, #16
 8004d0c:	4618      	mov	r0, r3
 8004d0e:	f000 feb7 	bl	8005a80 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 8004d12:	2301      	movs	r3, #1
 8004d14:	62fb      	str	r3, [r7, #44]	@ 0x2c
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 8004d16:	f001 fda7 	bl	8006868 <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 8004d1a:	f000 fc1b 	bl	8005554 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 8004d1e:	f001 fd6d 	bl	80067fc <vPortEnterCritical>
 8004d22:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004d24:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8004d28:	b25b      	sxtb	r3, r3
 8004d2a:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004d2e:	d103      	bne.n	8004d38 <xQueueReceive+0x134>
 8004d30:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004d32:	2200      	movs	r2, #0
 8004d34:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8004d38:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004d3a:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8004d3e:	b25b      	sxtb	r3, r3
 8004d40:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004d44:	d103      	bne.n	8004d4e <xQueueReceive+0x14a>
 8004d46:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004d48:	2200      	movs	r2, #0
 8004d4a:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8004d4e:	f001 fd8b 	bl	8006868 <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8004d52:	1d3a      	adds	r2, r7, #4
 8004d54:	f107 0310 	add.w	r3, r7, #16
 8004d58:	4611      	mov	r1, r2
 8004d5a:	4618      	mov	r0, r3
 8004d5c:	f000 fea6 	bl	8005aac <xTaskCheckForTimeOut>
 8004d60:	4603      	mov	r3, r0
 8004d62:	2b00      	cmp	r3, #0
 8004d64:	d123      	bne.n	8004dae <xQueueReceive+0x1aa>
		{
			/* The timeout has not expired.  If the queue is still empty place
			the task on the list of tasks waiting to receive from the queue. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8004d66:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8004d68:	f000 f916 	bl	8004f98 <prvIsQueueEmpty>
 8004d6c:	4603      	mov	r3, r0
 8004d6e:	2b00      	cmp	r3, #0
 8004d70:	d017      	beq.n	8004da2 <xQueueReceive+0x19e>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 8004d72:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004d74:	3324      	adds	r3, #36	@ 0x24
 8004d76:	687a      	ldr	r2, [r7, #4]
 8004d78:	4611      	mov	r1, r2
 8004d7a:	4618      	mov	r0, r3
 8004d7c:	f000 fdc4 	bl	8005908 <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 8004d80:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8004d82:	f000 f8b7 	bl	8004ef4 <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 8004d86:	f000 fbf3 	bl	8005570 <xTaskResumeAll>
 8004d8a:	4603      	mov	r3, r0
 8004d8c:	2b00      	cmp	r3, #0
 8004d8e:	d189      	bne.n	8004ca4 <xQueueReceive+0xa0>
				{
					portYIELD_WITHIN_API();
 8004d90:	4b0f      	ldr	r3, [pc, #60]	@ (8004dd0 <xQueueReceive+0x1cc>)
 8004d92:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8004d96:	601a      	str	r2, [r3, #0]
 8004d98:	f3bf 8f4f 	dsb	sy
 8004d9c:	f3bf 8f6f 	isb	sy
 8004da0:	e780      	b.n	8004ca4 <xQueueReceive+0xa0>
			}
			else
			{
				/* The queue contains data again.  Loop back to try and read the
				data. */
				prvUnlockQueue( pxQueue );
 8004da2:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8004da4:	f000 f8a6 	bl	8004ef4 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 8004da8:	f000 fbe2 	bl	8005570 <xTaskResumeAll>
 8004dac:	e77a      	b.n	8004ca4 <xQueueReceive+0xa0>
		}
		else
		{
			/* Timed out.  If there is no data in the queue exit, otherwise loop
			back and attempt to read the data. */
			prvUnlockQueue( pxQueue );
 8004dae:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8004db0:	f000 f8a0 	bl	8004ef4 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 8004db4:	f000 fbdc 	bl	8005570 <xTaskResumeAll>

			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8004db8:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8004dba:	f000 f8ed 	bl	8004f98 <prvIsQueueEmpty>
 8004dbe:	4603      	mov	r3, r0
 8004dc0:	2b00      	cmp	r3, #0
 8004dc2:	f43f af6f 	beq.w	8004ca4 <xQueueReceive+0xa0>
			{
				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 8004dc6:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	} /*lint -restore */
}
 8004dc8:	4618      	mov	r0, r3
 8004dca:	3730      	adds	r7, #48	@ 0x30
 8004dcc:	46bd      	mov	sp, r7
 8004dce:	bd80      	pop	{r7, pc}
 8004dd0:	e000ed04 	.word	0xe000ed04

08004dd4 <prvCopyDataToQueue>:

#endif /* configUSE_MUTEXES */
/*-----------------------------------------------------------*/

static BaseType_t prvCopyDataToQueue( Queue_t * const pxQueue, const void *pvItemToQueue, const BaseType_t xPosition )
{
 8004dd4:	b580      	push	{r7, lr}
 8004dd6:	b086      	sub	sp, #24
 8004dd8:	af00      	add	r7, sp, #0
 8004dda:	60f8      	str	r0, [r7, #12]
 8004ddc:	60b9      	str	r1, [r7, #8]
 8004dde:	607a      	str	r2, [r7, #4]
BaseType_t xReturn = pdFALSE;
 8004de0:	2300      	movs	r3, #0
 8004de2:	617b      	str	r3, [r7, #20]
UBaseType_t uxMessagesWaiting;

	/* This function is called from a critical section. */

	uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8004de4:	68fb      	ldr	r3, [r7, #12]
 8004de6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004de8:	613b      	str	r3, [r7, #16]

	if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
 8004dea:	68fb      	ldr	r3, [r7, #12]
 8004dec:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004dee:	2b00      	cmp	r3, #0
 8004df0:	d10d      	bne.n	8004e0e <prvCopyDataToQueue+0x3a>
	{
		#if ( configUSE_MUTEXES == 1 )
		{
			if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 8004df2:	68fb      	ldr	r3, [r7, #12]
 8004df4:	681b      	ldr	r3, [r3, #0]
 8004df6:	2b00      	cmp	r3, #0
 8004df8:	d14d      	bne.n	8004e96 <prvCopyDataToQueue+0xc2>
			{
				/* The mutex is no longer being held. */
				xReturn = xTaskPriorityDisinherit( pxQueue->u.xSemaphore.xMutexHolder );
 8004dfa:	68fb      	ldr	r3, [r7, #12]
 8004dfc:	689b      	ldr	r3, [r3, #8]
 8004dfe:	4618      	mov	r0, r3
 8004e00:	f000 ffbe 	bl	8005d80 <xTaskPriorityDisinherit>
 8004e04:	6178      	str	r0, [r7, #20]
				pxQueue->u.xSemaphore.xMutexHolder = NULL;
 8004e06:	68fb      	ldr	r3, [r7, #12]
 8004e08:	2200      	movs	r2, #0
 8004e0a:	609a      	str	r2, [r3, #8]
 8004e0c:	e043      	b.n	8004e96 <prvCopyDataToQueue+0xc2>
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configUSE_MUTEXES */
	}
	else if( xPosition == queueSEND_TO_BACK )
 8004e0e:	687b      	ldr	r3, [r7, #4]
 8004e10:	2b00      	cmp	r3, #0
 8004e12:	d119      	bne.n	8004e48 <prvCopyDataToQueue+0x74>
	{
		( void ) memcpy( ( void * ) pxQueue->pcWriteTo, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports, plus previous logic ensures a null pointer can only be passed to memcpy() if the copy size is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 8004e14:	68fb      	ldr	r3, [r7, #12]
 8004e16:	6858      	ldr	r0, [r3, #4]
 8004e18:	68fb      	ldr	r3, [r7, #12]
 8004e1a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004e1c:	461a      	mov	r2, r3
 8004e1e:	68b9      	ldr	r1, [r7, #8]
 8004e20:	f002 f85a 	bl	8006ed8 <memcpy>
		pxQueue->pcWriteTo += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 8004e24:	68fb      	ldr	r3, [r7, #12]
 8004e26:	685a      	ldr	r2, [r3, #4]
 8004e28:	68fb      	ldr	r3, [r7, #12]
 8004e2a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004e2c:	441a      	add	r2, r3
 8004e2e:	68fb      	ldr	r3, [r7, #12]
 8004e30:	605a      	str	r2, [r3, #4]
		if( pxQueue->pcWriteTo >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 8004e32:	68fb      	ldr	r3, [r7, #12]
 8004e34:	685a      	ldr	r2, [r3, #4]
 8004e36:	68fb      	ldr	r3, [r7, #12]
 8004e38:	689b      	ldr	r3, [r3, #8]
 8004e3a:	429a      	cmp	r2, r3
 8004e3c:	d32b      	bcc.n	8004e96 <prvCopyDataToQueue+0xc2>
		{
			pxQueue->pcWriteTo = pxQueue->pcHead;
 8004e3e:	68fb      	ldr	r3, [r7, #12]
 8004e40:	681a      	ldr	r2, [r3, #0]
 8004e42:	68fb      	ldr	r3, [r7, #12]
 8004e44:	605a      	str	r2, [r3, #4]
 8004e46:	e026      	b.n	8004e96 <prvCopyDataToQueue+0xc2>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		( void ) memcpy( ( void * ) pxQueue->u.xQueue.pcReadFrom, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e9087 !e418 MISRA exception as the casts are only redundant for some ports.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes.  Assert checks null pointer only used when length is 0. */
 8004e48:	68fb      	ldr	r3, [r7, #12]
 8004e4a:	68d8      	ldr	r0, [r3, #12]
 8004e4c:	68fb      	ldr	r3, [r7, #12]
 8004e4e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004e50:	461a      	mov	r2, r3
 8004e52:	68b9      	ldr	r1, [r7, #8]
 8004e54:	f002 f840 	bl	8006ed8 <memcpy>
		pxQueue->u.xQueue.pcReadFrom -= pxQueue->uxItemSize;
 8004e58:	68fb      	ldr	r3, [r7, #12]
 8004e5a:	68da      	ldr	r2, [r3, #12]
 8004e5c:	68fb      	ldr	r3, [r7, #12]
 8004e5e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004e60:	425b      	negs	r3, r3
 8004e62:	441a      	add	r2, r3
 8004e64:	68fb      	ldr	r3, [r7, #12]
 8004e66:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom < pxQueue->pcHead ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 8004e68:	68fb      	ldr	r3, [r7, #12]
 8004e6a:	68da      	ldr	r2, [r3, #12]
 8004e6c:	68fb      	ldr	r3, [r7, #12]
 8004e6e:	681b      	ldr	r3, [r3, #0]
 8004e70:	429a      	cmp	r2, r3
 8004e72:	d207      	bcs.n	8004e84 <prvCopyDataToQueue+0xb0>
		{
			pxQueue->u.xQueue.pcReadFrom = ( pxQueue->u.xQueue.pcTail - pxQueue->uxItemSize );
 8004e74:	68fb      	ldr	r3, [r7, #12]
 8004e76:	689a      	ldr	r2, [r3, #8]
 8004e78:	68fb      	ldr	r3, [r7, #12]
 8004e7a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004e7c:	425b      	negs	r3, r3
 8004e7e:	441a      	add	r2, r3
 8004e80:	68fb      	ldr	r3, [r7, #12]
 8004e82:	60da      	str	r2, [r3, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		if( xPosition == queueOVERWRITE )
 8004e84:	687b      	ldr	r3, [r7, #4]
 8004e86:	2b02      	cmp	r3, #2
 8004e88:	d105      	bne.n	8004e96 <prvCopyDataToQueue+0xc2>
		{
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 8004e8a:	693b      	ldr	r3, [r7, #16]
 8004e8c:	2b00      	cmp	r3, #0
 8004e8e:	d002      	beq.n	8004e96 <prvCopyDataToQueue+0xc2>
			{
				/* An item is not being added but overwritten, so subtract
				one from the recorded number of items in the queue so when
				one is added again below the number of recorded items remains
				correct. */
				--uxMessagesWaiting;
 8004e90:	693b      	ldr	r3, [r7, #16]
 8004e92:	3b01      	subs	r3, #1
 8004e94:	613b      	str	r3, [r7, #16]
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 8004e96:	693b      	ldr	r3, [r7, #16]
 8004e98:	1c5a      	adds	r2, r3, #1
 8004e9a:	68fb      	ldr	r3, [r7, #12]
 8004e9c:	639a      	str	r2, [r3, #56]	@ 0x38

	return xReturn;
 8004e9e:	697b      	ldr	r3, [r7, #20]
}
 8004ea0:	4618      	mov	r0, r3
 8004ea2:	3718      	adds	r7, #24
 8004ea4:	46bd      	mov	sp, r7
 8004ea6:	bd80      	pop	{r7, pc}

08004ea8 <prvCopyDataFromQueue>:
/*-----------------------------------------------------------*/

static void prvCopyDataFromQueue( Queue_t * const pxQueue, void * const pvBuffer )
{
 8004ea8:	b580      	push	{r7, lr}
 8004eaa:	b082      	sub	sp, #8
 8004eac:	af00      	add	r7, sp, #0
 8004eae:	6078      	str	r0, [r7, #4]
 8004eb0:	6039      	str	r1, [r7, #0]
	if( pxQueue->uxItemSize != ( UBaseType_t ) 0 )
 8004eb2:	687b      	ldr	r3, [r7, #4]
 8004eb4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004eb6:	2b00      	cmp	r3, #0
 8004eb8:	d018      	beq.n	8004eec <prvCopyDataFromQueue+0x44>
	{
		pxQueue->u.xQueue.pcReadFrom += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 8004eba:	687b      	ldr	r3, [r7, #4]
 8004ebc:	68da      	ldr	r2, [r3, #12]
 8004ebe:	687b      	ldr	r3, [r7, #4]
 8004ec0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004ec2:	441a      	add	r2, r3
 8004ec4:	687b      	ldr	r3, [r7, #4]
 8004ec6:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as use of the relational operator is the cleanest solutions. */
 8004ec8:	687b      	ldr	r3, [r7, #4]
 8004eca:	68da      	ldr	r2, [r3, #12]
 8004ecc:	687b      	ldr	r3, [r7, #4]
 8004ece:	689b      	ldr	r3, [r3, #8]
 8004ed0:	429a      	cmp	r2, r3
 8004ed2:	d303      	bcc.n	8004edc <prvCopyDataFromQueue+0x34>
		{
			pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead;
 8004ed4:	687b      	ldr	r3, [r7, #4]
 8004ed6:	681a      	ldr	r2, [r3, #0]
 8004ed8:	687b      	ldr	r3, [r7, #4]
 8004eda:	60da      	str	r2, [r3, #12]
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		( void ) memcpy( ( void * ) pvBuffer, ( void * ) pxQueue->u.xQueue.pcReadFrom, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports.  Also previous logic ensures a null pointer can only be passed to memcpy() when the count is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 8004edc:	687b      	ldr	r3, [r7, #4]
 8004ede:	68d9      	ldr	r1, [r3, #12]
 8004ee0:	687b      	ldr	r3, [r7, #4]
 8004ee2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004ee4:	461a      	mov	r2, r3
 8004ee6:	6838      	ldr	r0, [r7, #0]
 8004ee8:	f001 fff6 	bl	8006ed8 <memcpy>
	}
}
 8004eec:	bf00      	nop
 8004eee:	3708      	adds	r7, #8
 8004ef0:	46bd      	mov	sp, r7
 8004ef2:	bd80      	pop	{r7, pc}

08004ef4 <prvUnlockQueue>:
/*-----------------------------------------------------------*/

static void prvUnlockQueue( Queue_t * const pxQueue )
{
 8004ef4:	b580      	push	{r7, lr}
 8004ef6:	b084      	sub	sp, #16
 8004ef8:	af00      	add	r7, sp, #0
 8004efa:	6078      	str	r0, [r7, #4]

	/* The lock counts contains the number of extra data items placed or
	removed from the queue while the queue was locked.  When a queue is
	locked items can be added or removed, but the event lists cannot be
	updated. */
	taskENTER_CRITICAL();
 8004efc:	f001 fc7e 	bl	80067fc <vPortEnterCritical>
	{
		int8_t cTxLock = pxQueue->cTxLock;
 8004f00:	687b      	ldr	r3, [r7, #4]
 8004f02:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8004f06:	73fb      	strb	r3, [r7, #15]

		/* See if data was added to the queue while it was locked. */
		while( cTxLock > queueLOCKED_UNMODIFIED )
 8004f08:	e011      	b.n	8004f2e <prvUnlockQueue+0x3a>
			}
			#else /* configUSE_QUEUE_SETS */
			{
				/* Tasks that are removed from the event list will get added to
				the pending ready list as the scheduler is still suspended. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8004f0a:	687b      	ldr	r3, [r7, #4]
 8004f0c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004f0e:	2b00      	cmp	r3, #0
 8004f10:	d012      	beq.n	8004f38 <prvUnlockQueue+0x44>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8004f12:	687b      	ldr	r3, [r7, #4]
 8004f14:	3324      	adds	r3, #36	@ 0x24
 8004f16:	4618      	mov	r0, r3
 8004f18:	f000 fd4c 	bl	80059b4 <xTaskRemoveFromEventList>
 8004f1c:	4603      	mov	r3, r0
 8004f1e:	2b00      	cmp	r3, #0
 8004f20:	d001      	beq.n	8004f26 <prvUnlockQueue+0x32>
					{
						/* The task waiting has a higher priority so record that
						a context switch is required. */
						vTaskMissedYield();
 8004f22:	f000 fe2b 	bl	8005b7c <vTaskMissedYield>
					break;
				}
			}
			#endif /* configUSE_QUEUE_SETS */

			--cTxLock;
 8004f26:	7bfb      	ldrb	r3, [r7, #15]
 8004f28:	3b01      	subs	r3, #1
 8004f2a:	b2db      	uxtb	r3, r3
 8004f2c:	73fb      	strb	r3, [r7, #15]
		while( cTxLock > queueLOCKED_UNMODIFIED )
 8004f2e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8004f32:	2b00      	cmp	r3, #0
 8004f34:	dce9      	bgt.n	8004f0a <prvUnlockQueue+0x16>
 8004f36:	e000      	b.n	8004f3a <prvUnlockQueue+0x46>
					break;
 8004f38:	bf00      	nop
		}

		pxQueue->cTxLock = queueUNLOCKED;
 8004f3a:	687b      	ldr	r3, [r7, #4]
 8004f3c:	22ff      	movs	r2, #255	@ 0xff
 8004f3e:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
	}
	taskEXIT_CRITICAL();
 8004f42:	f001 fc91 	bl	8006868 <vPortExitCritical>

	/* Do the same for the Rx lock. */
	taskENTER_CRITICAL();
 8004f46:	f001 fc59 	bl	80067fc <vPortEnterCritical>
	{
		int8_t cRxLock = pxQueue->cRxLock;
 8004f4a:	687b      	ldr	r3, [r7, #4]
 8004f4c:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8004f50:	73bb      	strb	r3, [r7, #14]

		while( cRxLock > queueLOCKED_UNMODIFIED )
 8004f52:	e011      	b.n	8004f78 <prvUnlockQueue+0x84>
		{
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8004f54:	687b      	ldr	r3, [r7, #4]
 8004f56:	691b      	ldr	r3, [r3, #16]
 8004f58:	2b00      	cmp	r3, #0
 8004f5a:	d012      	beq.n	8004f82 <prvUnlockQueue+0x8e>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8004f5c:	687b      	ldr	r3, [r7, #4]
 8004f5e:	3310      	adds	r3, #16
 8004f60:	4618      	mov	r0, r3
 8004f62:	f000 fd27 	bl	80059b4 <xTaskRemoveFromEventList>
 8004f66:	4603      	mov	r3, r0
 8004f68:	2b00      	cmp	r3, #0
 8004f6a:	d001      	beq.n	8004f70 <prvUnlockQueue+0x7c>
				{
					vTaskMissedYield();
 8004f6c:	f000 fe06 	bl	8005b7c <vTaskMissedYield>
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				--cRxLock;
 8004f70:	7bbb      	ldrb	r3, [r7, #14]
 8004f72:	3b01      	subs	r3, #1
 8004f74:	b2db      	uxtb	r3, r3
 8004f76:	73bb      	strb	r3, [r7, #14]
		while( cRxLock > queueLOCKED_UNMODIFIED )
 8004f78:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8004f7c:	2b00      	cmp	r3, #0
 8004f7e:	dce9      	bgt.n	8004f54 <prvUnlockQueue+0x60>
 8004f80:	e000      	b.n	8004f84 <prvUnlockQueue+0x90>
			}
			else
			{
				break;
 8004f82:	bf00      	nop
			}
		}

		pxQueue->cRxLock = queueUNLOCKED;
 8004f84:	687b      	ldr	r3, [r7, #4]
 8004f86:	22ff      	movs	r2, #255	@ 0xff
 8004f88:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
	}
	taskEXIT_CRITICAL();
 8004f8c:	f001 fc6c 	bl	8006868 <vPortExitCritical>
}
 8004f90:	bf00      	nop
 8004f92:	3710      	adds	r7, #16
 8004f94:	46bd      	mov	sp, r7
 8004f96:	bd80      	pop	{r7, pc}

08004f98 <prvIsQueueEmpty>:
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueEmpty( const Queue_t *pxQueue )
{
 8004f98:	b580      	push	{r7, lr}
 8004f9a:	b084      	sub	sp, #16
 8004f9c:	af00      	add	r7, sp, #0
 8004f9e:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 8004fa0:	f001 fc2c 	bl	80067fc <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t )  0 )
 8004fa4:	687b      	ldr	r3, [r7, #4]
 8004fa6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004fa8:	2b00      	cmp	r3, #0
 8004faa:	d102      	bne.n	8004fb2 <prvIsQueueEmpty+0x1a>
		{
			xReturn = pdTRUE;
 8004fac:	2301      	movs	r3, #1
 8004fae:	60fb      	str	r3, [r7, #12]
 8004fb0:	e001      	b.n	8004fb6 <prvIsQueueEmpty+0x1e>
		}
		else
		{
			xReturn = pdFALSE;
 8004fb2:	2300      	movs	r3, #0
 8004fb4:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 8004fb6:	f001 fc57 	bl	8006868 <vPortExitCritical>

	return xReturn;
 8004fba:	68fb      	ldr	r3, [r7, #12]
}
 8004fbc:	4618      	mov	r0, r3
 8004fbe:	3710      	adds	r7, #16
 8004fc0:	46bd      	mov	sp, r7
 8004fc2:	bd80      	pop	{r7, pc}

08004fc4 <prvIsQueueFull>:
	return xReturn;
} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueFull( const Queue_t *pxQueue )
{
 8004fc4:	b580      	push	{r7, lr}
 8004fc6:	b084      	sub	sp, #16
 8004fc8:	af00      	add	r7, sp, #0
 8004fca:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 8004fcc:	f001 fc16 	bl	80067fc <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == pxQueue->uxLength )
 8004fd0:	687b      	ldr	r3, [r7, #4]
 8004fd2:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8004fd4:	687b      	ldr	r3, [r7, #4]
 8004fd6:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004fd8:	429a      	cmp	r2, r3
 8004fda:	d102      	bne.n	8004fe2 <prvIsQueueFull+0x1e>
		{
			xReturn = pdTRUE;
 8004fdc:	2301      	movs	r3, #1
 8004fde:	60fb      	str	r3, [r7, #12]
 8004fe0:	e001      	b.n	8004fe6 <prvIsQueueFull+0x22>
		}
		else
		{
			xReturn = pdFALSE;
 8004fe2:	2300      	movs	r3, #0
 8004fe4:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 8004fe6:	f001 fc3f 	bl	8006868 <vPortExitCritical>

	return xReturn;
 8004fea:	68fb      	ldr	r3, [r7, #12]
}
 8004fec:	4618      	mov	r0, r3
 8004fee:	3710      	adds	r7, #16
 8004ff0:	46bd      	mov	sp, r7
 8004ff2:	bd80      	pop	{r7, pc}

08004ff4 <vQueueAddToRegistry>:
/*-----------------------------------------------------------*/

#if ( configQUEUE_REGISTRY_SIZE > 0 )

	void vQueueAddToRegistry( QueueHandle_t xQueue, const char *pcQueueName ) /*lint !e971 Unqualified char types are allowed for strings and single characters only. */
	{
 8004ff4:	b480      	push	{r7}
 8004ff6:	b085      	sub	sp, #20
 8004ff8:	af00      	add	r7, sp, #0
 8004ffa:	6078      	str	r0, [r7, #4]
 8004ffc:	6039      	str	r1, [r7, #0]
	UBaseType_t ux;

		/* See if there is an empty space in the registry.  A NULL name denotes
		a free slot. */
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 8004ffe:	2300      	movs	r3, #0
 8005000:	60fb      	str	r3, [r7, #12]
 8005002:	e014      	b.n	800502e <vQueueAddToRegistry+0x3a>
		{
			if( xQueueRegistry[ ux ].pcQueueName == NULL )
 8005004:	4a0f      	ldr	r2, [pc, #60]	@ (8005044 <vQueueAddToRegistry+0x50>)
 8005006:	68fb      	ldr	r3, [r7, #12]
 8005008:	f852 3033 	ldr.w	r3, [r2, r3, lsl #3]
 800500c:	2b00      	cmp	r3, #0
 800500e:	d10b      	bne.n	8005028 <vQueueAddToRegistry+0x34>
			{
				/* Store the information on this queue. */
				xQueueRegistry[ ux ].pcQueueName = pcQueueName;
 8005010:	490c      	ldr	r1, [pc, #48]	@ (8005044 <vQueueAddToRegistry+0x50>)
 8005012:	68fb      	ldr	r3, [r7, #12]
 8005014:	683a      	ldr	r2, [r7, #0]
 8005016:	f841 2033 	str.w	r2, [r1, r3, lsl #3]
				xQueueRegistry[ ux ].xHandle = xQueue;
 800501a:	4a0a      	ldr	r2, [pc, #40]	@ (8005044 <vQueueAddToRegistry+0x50>)
 800501c:	68fb      	ldr	r3, [r7, #12]
 800501e:	00db      	lsls	r3, r3, #3
 8005020:	4413      	add	r3, r2
 8005022:	687a      	ldr	r2, [r7, #4]
 8005024:	605a      	str	r2, [r3, #4]

				traceQUEUE_REGISTRY_ADD( xQueue, pcQueueName );
				break;
 8005026:	e006      	b.n	8005036 <vQueueAddToRegistry+0x42>
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 8005028:	68fb      	ldr	r3, [r7, #12]
 800502a:	3301      	adds	r3, #1
 800502c:	60fb      	str	r3, [r7, #12]
 800502e:	68fb      	ldr	r3, [r7, #12]
 8005030:	2b07      	cmp	r3, #7
 8005032:	d9e7      	bls.n	8005004 <vQueueAddToRegistry+0x10>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	}
 8005034:	bf00      	nop
 8005036:	bf00      	nop
 8005038:	3714      	adds	r7, #20
 800503a:	46bd      	mov	sp, r7
 800503c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005040:	4770      	bx	lr
 8005042:	bf00      	nop
 8005044:	200014e0 	.word	0x200014e0

08005048 <vQueueWaitForMessageRestricted>:
/*-----------------------------------------------------------*/

#if ( configUSE_TIMERS == 1 )

	void vQueueWaitForMessageRestricted( QueueHandle_t xQueue, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 8005048:	b580      	push	{r7, lr}
 800504a:	b086      	sub	sp, #24
 800504c:	af00      	add	r7, sp, #0
 800504e:	60f8      	str	r0, [r7, #12]
 8005050:	60b9      	str	r1, [r7, #8]
 8005052:	607a      	str	r2, [r7, #4]
	Queue_t * const pxQueue = xQueue;
 8005054:	68fb      	ldr	r3, [r7, #12]
 8005056:	617b      	str	r3, [r7, #20]
		will not actually cause the task to block, just place it on a blocked
		list.  It will not block until the scheduler is unlocked - at which
		time a yield will be performed.  If an item is added to the queue while
		the queue is locked, and the calling task blocks on the queue, then the
		calling task will be immediately unblocked when the queue is unlocked. */
		prvLockQueue( pxQueue );
 8005058:	f001 fbd0 	bl	80067fc <vPortEnterCritical>
 800505c:	697b      	ldr	r3, [r7, #20]
 800505e:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8005062:	b25b      	sxtb	r3, r3
 8005064:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005068:	d103      	bne.n	8005072 <vQueueWaitForMessageRestricted+0x2a>
 800506a:	697b      	ldr	r3, [r7, #20]
 800506c:	2200      	movs	r2, #0
 800506e:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8005072:	697b      	ldr	r3, [r7, #20]
 8005074:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8005078:	b25b      	sxtb	r3, r3
 800507a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800507e:	d103      	bne.n	8005088 <vQueueWaitForMessageRestricted+0x40>
 8005080:	697b      	ldr	r3, [r7, #20]
 8005082:	2200      	movs	r2, #0
 8005084:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8005088:	f001 fbee 	bl	8006868 <vPortExitCritical>
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t ) 0U )
 800508c:	697b      	ldr	r3, [r7, #20]
 800508e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005090:	2b00      	cmp	r3, #0
 8005092:	d106      	bne.n	80050a2 <vQueueWaitForMessageRestricted+0x5a>
		{
			/* There is nothing in the queue, block for the specified period. */
			vTaskPlaceOnEventListRestricted( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait, xWaitIndefinitely );
 8005094:	697b      	ldr	r3, [r7, #20]
 8005096:	3324      	adds	r3, #36	@ 0x24
 8005098:	687a      	ldr	r2, [r7, #4]
 800509a:	68b9      	ldr	r1, [r7, #8]
 800509c:	4618      	mov	r0, r3
 800509e:	f000 fc5b 	bl	8005958 <vTaskPlaceOnEventListRestricted>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		prvUnlockQueue( pxQueue );
 80050a2:	6978      	ldr	r0, [r7, #20]
 80050a4:	f7ff ff26 	bl	8004ef4 <prvUnlockQueue>
	}
 80050a8:	bf00      	nop
 80050aa:	3718      	adds	r7, #24
 80050ac:	46bd      	mov	sp, r7
 80050ae:	bd80      	pop	{r7, pc}

080050b0 <xTaskCreateStatic>:
									const uint32_t ulStackDepth,
									void * const pvParameters,
									UBaseType_t uxPriority,
									StackType_t * const puxStackBuffer,
									StaticTask_t * const pxTaskBuffer )
	{
 80050b0:	b580      	push	{r7, lr}
 80050b2:	b08e      	sub	sp, #56	@ 0x38
 80050b4:	af04      	add	r7, sp, #16
 80050b6:	60f8      	str	r0, [r7, #12]
 80050b8:	60b9      	str	r1, [r7, #8]
 80050ba:	607a      	str	r2, [r7, #4]
 80050bc:	603b      	str	r3, [r7, #0]
	TCB_t *pxNewTCB;
	TaskHandle_t xReturn;

		configASSERT( puxStackBuffer != NULL );
 80050be:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80050c0:	2b00      	cmp	r3, #0
 80050c2:	d10d      	bne.n	80050e0 <xTaskCreateStatic+0x30>
	__asm volatile
 80050c4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80050c8:	b672      	cpsid	i
 80050ca:	f383 8811 	msr	BASEPRI, r3
 80050ce:	f3bf 8f6f 	isb	sy
 80050d2:	f3bf 8f4f 	dsb	sy
 80050d6:	b662      	cpsie	i
 80050d8:	623b      	str	r3, [r7, #32]
}
 80050da:	bf00      	nop
 80050dc:	bf00      	nop
 80050de:	e7fd      	b.n	80050dc <xTaskCreateStatic+0x2c>
		configASSERT( pxTaskBuffer != NULL );
 80050e0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80050e2:	2b00      	cmp	r3, #0
 80050e4:	d10d      	bne.n	8005102 <xTaskCreateStatic+0x52>
	__asm volatile
 80050e6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80050ea:	b672      	cpsid	i
 80050ec:	f383 8811 	msr	BASEPRI, r3
 80050f0:	f3bf 8f6f 	isb	sy
 80050f4:	f3bf 8f4f 	dsb	sy
 80050f8:	b662      	cpsie	i
 80050fa:	61fb      	str	r3, [r7, #28]
}
 80050fc:	bf00      	nop
 80050fe:	bf00      	nop
 8005100:	e7fd      	b.n	80050fe <xTaskCreateStatic+0x4e>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticTask_t equals the size of the real task
			structure. */
			volatile size_t xSize = sizeof( StaticTask_t );
 8005102:	235c      	movs	r3, #92	@ 0x5c
 8005104:	613b      	str	r3, [r7, #16]
			configASSERT( xSize == sizeof( TCB_t ) );
 8005106:	693b      	ldr	r3, [r7, #16]
 8005108:	2b5c      	cmp	r3, #92	@ 0x5c
 800510a:	d00d      	beq.n	8005128 <xTaskCreateStatic+0x78>
	__asm volatile
 800510c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005110:	b672      	cpsid	i
 8005112:	f383 8811 	msr	BASEPRI, r3
 8005116:	f3bf 8f6f 	isb	sy
 800511a:	f3bf 8f4f 	dsb	sy
 800511e:	b662      	cpsie	i
 8005120:	61bb      	str	r3, [r7, #24]
}
 8005122:	bf00      	nop
 8005124:	bf00      	nop
 8005126:	e7fd      	b.n	8005124 <xTaskCreateStatic+0x74>
			( void ) xSize; /* Prevent lint warning when configASSERT() is not used. */
 8005128:	693b      	ldr	r3, [r7, #16]
		}
		#endif /* configASSERT_DEFINED */


		if( ( pxTaskBuffer != NULL ) && ( puxStackBuffer != NULL ) )
 800512a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800512c:	2b00      	cmp	r3, #0
 800512e:	d01e      	beq.n	800516e <xTaskCreateStatic+0xbe>
 8005130:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8005132:	2b00      	cmp	r3, #0
 8005134:	d01b      	beq.n	800516e <xTaskCreateStatic+0xbe>
		{
			/* The memory used for the task's TCB and stack are passed into this
			function - use them. */
			pxNewTCB = ( TCB_t * ) pxTaskBuffer; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 8005136:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005138:	627b      	str	r3, [r7, #36]	@ 0x24
			pxNewTCB->pxStack = ( StackType_t * ) puxStackBuffer;
 800513a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800513c:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 800513e:	631a      	str	r2, [r3, #48]	@ 0x30

			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created statically in case the task is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskSTATICALLY_ALLOCATED_STACK_AND_TCB;
 8005140:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005142:	2202      	movs	r2, #2
 8005144:	f883 2059 	strb.w	r2, [r3, #89]	@ 0x59
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ulStackDepth, pvParameters, uxPriority, &xReturn, pxNewTCB, NULL );
 8005148:	2300      	movs	r3, #0
 800514a:	9303      	str	r3, [sp, #12]
 800514c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800514e:	9302      	str	r3, [sp, #8]
 8005150:	f107 0314 	add.w	r3, r7, #20
 8005154:	9301      	str	r3, [sp, #4]
 8005156:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005158:	9300      	str	r3, [sp, #0]
 800515a:	683b      	ldr	r3, [r7, #0]
 800515c:	687a      	ldr	r2, [r7, #4]
 800515e:	68b9      	ldr	r1, [r7, #8]
 8005160:	68f8      	ldr	r0, [r7, #12]
 8005162:	f000 f850 	bl	8005206 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 8005166:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 8005168:	f000 f8e0 	bl	800532c <prvAddNewTaskToReadyList>
 800516c:	e001      	b.n	8005172 <xTaskCreateStatic+0xc2>
		}
		else
		{
			xReturn = NULL;
 800516e:	2300      	movs	r3, #0
 8005170:	617b      	str	r3, [r7, #20]
		}

		return xReturn;
 8005172:	697b      	ldr	r3, [r7, #20]
	}
 8005174:	4618      	mov	r0, r3
 8005176:	3728      	adds	r7, #40	@ 0x28
 8005178:	46bd      	mov	sp, r7
 800517a:	bd80      	pop	{r7, pc}

0800517c <xTaskCreate>:
							const char * const pcName,		/*lint !e971 Unqualified char types are allowed for strings and single characters only. */
							const configSTACK_DEPTH_TYPE usStackDepth,
							void * const pvParameters,
							UBaseType_t uxPriority,
							TaskHandle_t * const pxCreatedTask )
	{
 800517c:	b580      	push	{r7, lr}
 800517e:	b08c      	sub	sp, #48	@ 0x30
 8005180:	af04      	add	r7, sp, #16
 8005182:	60f8      	str	r0, [r7, #12]
 8005184:	60b9      	str	r1, [r7, #8]
 8005186:	603b      	str	r3, [r7, #0]
 8005188:	4613      	mov	r3, r2
 800518a:	80fb      	strh	r3, [r7, #6]
		#else /* portSTACK_GROWTH */
		{
		StackType_t *pxStack;

			/* Allocate space for the stack used by the task being created. */
			pxStack = pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack and this allocation is the stack. */
 800518c:	88fb      	ldrh	r3, [r7, #6]
 800518e:	009b      	lsls	r3, r3, #2
 8005190:	4618      	mov	r0, r3
 8005192:	f001 fc61 	bl	8006a58 <pvPortMalloc>
 8005196:	6178      	str	r0, [r7, #20]

			if( pxStack != NULL )
 8005198:	697b      	ldr	r3, [r7, #20]
 800519a:	2b00      	cmp	r3, #0
 800519c:	d00e      	beq.n	80051bc <xTaskCreate+0x40>
			{
				/* Allocate space for the TCB. */
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e9087 !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack, and the first member of TCB_t is always a pointer to the task's stack. */
 800519e:	205c      	movs	r0, #92	@ 0x5c
 80051a0:	f001 fc5a 	bl	8006a58 <pvPortMalloc>
 80051a4:	61f8      	str	r0, [r7, #28]

				if( pxNewTCB != NULL )
 80051a6:	69fb      	ldr	r3, [r7, #28]
 80051a8:	2b00      	cmp	r3, #0
 80051aa:	d003      	beq.n	80051b4 <xTaskCreate+0x38>
				{
					/* Store the stack location in the TCB. */
					pxNewTCB->pxStack = pxStack;
 80051ac:	69fb      	ldr	r3, [r7, #28]
 80051ae:	697a      	ldr	r2, [r7, #20]
 80051b0:	631a      	str	r2, [r3, #48]	@ 0x30
 80051b2:	e005      	b.n	80051c0 <xTaskCreate+0x44>
				}
				else
				{
					/* The stack cannot be used as the TCB was not created.  Free
					it again. */
					vPortFree( pxStack );
 80051b4:	6978      	ldr	r0, [r7, #20]
 80051b6:	f001 fd1d 	bl	8006bf4 <vPortFree>
 80051ba:	e001      	b.n	80051c0 <xTaskCreate+0x44>
				}
			}
			else
			{
				pxNewTCB = NULL;
 80051bc:	2300      	movs	r3, #0
 80051be:	61fb      	str	r3, [r7, #28]
			}
		}
		#endif /* portSTACK_GROWTH */

		if( pxNewTCB != NULL )
 80051c0:	69fb      	ldr	r3, [r7, #28]
 80051c2:	2b00      	cmp	r3, #0
 80051c4:	d017      	beq.n	80051f6 <xTaskCreate+0x7a>
		{
			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e9029 !e731 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created dynamically in case it is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
 80051c6:	69fb      	ldr	r3, [r7, #28]
 80051c8:	2200      	movs	r2, #0
 80051ca:	f883 2059 	strb.w	r2, [r3, #89]	@ 0x59
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 80051ce:	88fa      	ldrh	r2, [r7, #6]
 80051d0:	2300      	movs	r3, #0
 80051d2:	9303      	str	r3, [sp, #12]
 80051d4:	69fb      	ldr	r3, [r7, #28]
 80051d6:	9302      	str	r3, [sp, #8]
 80051d8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80051da:	9301      	str	r3, [sp, #4]
 80051dc:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80051de:	9300      	str	r3, [sp, #0]
 80051e0:	683b      	ldr	r3, [r7, #0]
 80051e2:	68b9      	ldr	r1, [r7, #8]
 80051e4:	68f8      	ldr	r0, [r7, #12]
 80051e6:	f000 f80e 	bl	8005206 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 80051ea:	69f8      	ldr	r0, [r7, #28]
 80051ec:	f000 f89e 	bl	800532c <prvAddNewTaskToReadyList>
			xReturn = pdPASS;
 80051f0:	2301      	movs	r3, #1
 80051f2:	61bb      	str	r3, [r7, #24]
 80051f4:	e002      	b.n	80051fc <xTaskCreate+0x80>
		}
		else
		{
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 80051f6:	f04f 33ff 	mov.w	r3, #4294967295
 80051fa:	61bb      	str	r3, [r7, #24]
		}

		return xReturn;
 80051fc:	69bb      	ldr	r3, [r7, #24]
	}
 80051fe:	4618      	mov	r0, r3
 8005200:	3720      	adds	r7, #32
 8005202:	46bd      	mov	sp, r7
 8005204:	bd80      	pop	{r7, pc}

08005206 <prvInitialiseNewTask>:
									void * const pvParameters,
									UBaseType_t uxPriority,
									TaskHandle_t * const pxCreatedTask,
									TCB_t *pxNewTCB,
									const MemoryRegion_t * const xRegions )
{
 8005206:	b580      	push	{r7, lr}
 8005208:	b088      	sub	sp, #32
 800520a:	af00      	add	r7, sp, #0
 800520c:	60f8      	str	r0, [r7, #12]
 800520e:	60b9      	str	r1, [r7, #8]
 8005210:	607a      	str	r2, [r7, #4]
 8005212:	603b      	str	r3, [r7, #0]

	/* Avoid dependency on memset() if it is not required. */
	#if( tskSET_NEW_STACKS_TO_KNOWN_VALUE == 1 )
	{
		/* Fill the stack with a known value to assist debugging. */
		( void ) memset( pxNewTCB->pxStack, ( int ) tskSTACK_FILL_BYTE, ( size_t ) ulStackDepth * sizeof( StackType_t ) );
 8005214:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005216:	6b18      	ldr	r0, [r3, #48]	@ 0x30
 8005218:	687b      	ldr	r3, [r7, #4]
 800521a:	009b      	lsls	r3, r3, #2
 800521c:	461a      	mov	r2, r3
 800521e:	21a5      	movs	r1, #165	@ 0xa5
 8005220:	f001 fe26 	bl	8006e70 <memset>
	grows from high memory to low (as per the 80x86) or vice versa.
	portSTACK_GROWTH is used to make the result positive or negative as required
	by the port. */
	#if( portSTACK_GROWTH < 0 )
	{
		pxTopOfStack = &( pxNewTCB->pxStack[ ulStackDepth - ( uint32_t ) 1 ] );
 8005224:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005226:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8005228:	6879      	ldr	r1, [r7, #4]
 800522a:	f06f 4340 	mvn.w	r3, #3221225472	@ 0xc0000000
 800522e:	440b      	add	r3, r1
 8005230:	009b      	lsls	r3, r3, #2
 8005232:	4413      	add	r3, r2
 8005234:	61bb      	str	r3, [r7, #24]
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 !e9033 !e9078 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type.  Checked by assert(). */
 8005236:	69bb      	ldr	r3, [r7, #24]
 8005238:	f023 0307 	bic.w	r3, r3, #7
 800523c:	61bb      	str	r3, [r7, #24]

		/* Check the alignment of the calculated top of stack is correct. */
		configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
 800523e:	69bb      	ldr	r3, [r7, #24]
 8005240:	f003 0307 	and.w	r3, r3, #7
 8005244:	2b00      	cmp	r3, #0
 8005246:	d00d      	beq.n	8005264 <prvInitialiseNewTask+0x5e>
	__asm volatile
 8005248:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800524c:	b672      	cpsid	i
 800524e:	f383 8811 	msr	BASEPRI, r3
 8005252:	f3bf 8f6f 	isb	sy
 8005256:	f3bf 8f4f 	dsb	sy
 800525a:	b662      	cpsie	i
 800525c:	617b      	str	r3, [r7, #20]
}
 800525e:	bf00      	nop
 8005260:	bf00      	nop
 8005262:	e7fd      	b.n	8005260 <prvInitialiseNewTask+0x5a>
		pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
	}
	#endif /* portSTACK_GROWTH */

	/* Store the task name in the TCB. */
	if( pcName != NULL )
 8005264:	68bb      	ldr	r3, [r7, #8]
 8005266:	2b00      	cmp	r3, #0
 8005268:	d01f      	beq.n	80052aa <prvInitialiseNewTask+0xa4>
	{
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 800526a:	2300      	movs	r3, #0
 800526c:	61fb      	str	r3, [r7, #28]
 800526e:	e012      	b.n	8005296 <prvInitialiseNewTask+0x90>
		{
			pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 8005270:	68ba      	ldr	r2, [r7, #8]
 8005272:	69fb      	ldr	r3, [r7, #28]
 8005274:	4413      	add	r3, r2
 8005276:	7819      	ldrb	r1, [r3, #0]
 8005278:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800527a:	69fb      	ldr	r3, [r7, #28]
 800527c:	4413      	add	r3, r2
 800527e:	3334      	adds	r3, #52	@ 0x34
 8005280:	460a      	mov	r2, r1
 8005282:	701a      	strb	r2, [r3, #0]

			/* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
			configMAX_TASK_NAME_LEN characters just in case the memory after the
			string is not accessible (extremely unlikely). */
			if( pcName[ x ] == ( char ) 0x00 )
 8005284:	68ba      	ldr	r2, [r7, #8]
 8005286:	69fb      	ldr	r3, [r7, #28]
 8005288:	4413      	add	r3, r2
 800528a:	781b      	ldrb	r3, [r3, #0]
 800528c:	2b00      	cmp	r3, #0
 800528e:	d006      	beq.n	800529e <prvInitialiseNewTask+0x98>
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8005290:	69fb      	ldr	r3, [r7, #28]
 8005292:	3301      	adds	r3, #1
 8005294:	61fb      	str	r3, [r7, #28]
 8005296:	69fb      	ldr	r3, [r7, #28]
 8005298:	2b0f      	cmp	r3, #15
 800529a:	d9e9      	bls.n	8005270 <prvInitialiseNewTask+0x6a>
 800529c:	e000      	b.n	80052a0 <prvInitialiseNewTask+0x9a>
			{
				break;
 800529e:	bf00      	nop
			}
		}

		/* Ensure the name string is terminated in the case that the string length
		was greater or equal to configMAX_TASK_NAME_LEN. */
		pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 80052a0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80052a2:	2200      	movs	r2, #0
 80052a4:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 80052a8:	e003      	b.n	80052b2 <prvInitialiseNewTask+0xac>
	}
	else
	{
		/* The task has not been given a name, so just ensure there is a NULL
		terminator when it is read out. */
		pxNewTCB->pcTaskName[ 0 ] = 0x00;
 80052aa:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80052ac:	2200      	movs	r2, #0
 80052ae:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
	}

	/* This is used as an array index so must ensure it's not too large.  First
	remove the privilege bit if one is present. */
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 80052b2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80052b4:	2b37      	cmp	r3, #55	@ 0x37
 80052b6:	d901      	bls.n	80052bc <prvInitialiseNewTask+0xb6>
	{
		uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 80052b8:	2337      	movs	r3, #55	@ 0x37
 80052ba:	62bb      	str	r3, [r7, #40]	@ 0x28
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxNewTCB->uxPriority = uxPriority;
 80052bc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80052be:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 80052c0:	62da      	str	r2, [r3, #44]	@ 0x2c
	#if ( configUSE_MUTEXES == 1 )
	{
		pxNewTCB->uxBasePriority = uxPriority;
 80052c2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80052c4:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 80052c6:	64da      	str	r2, [r3, #76]	@ 0x4c
		pxNewTCB->uxMutexesHeld = 0;
 80052c8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80052ca:	2200      	movs	r2, #0
 80052cc:	651a      	str	r2, [r3, #80]	@ 0x50
	}
	#endif /* configUSE_MUTEXES */

	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 80052ce:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80052d0:	3304      	adds	r3, #4
 80052d2:	4618      	mov	r0, r3
 80052d4:	f7ff f93e 	bl	8004554 <vListInitialiseItem>
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 80052d8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80052da:	3318      	adds	r3, #24
 80052dc:	4618      	mov	r0, r3
 80052de:	f7ff f939 	bl	8004554 <vListInitialiseItem>

	/* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 80052e2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80052e4:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80052e6:	611a      	str	r2, [r3, #16]

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80052e8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80052ea:	f1c3 0238 	rsb	r2, r3, #56	@ 0x38
 80052ee:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80052f0:	619a      	str	r2, [r3, #24]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 80052f2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80052f4:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80052f6:	625a      	str	r2, [r3, #36]	@ 0x24
	}
	#endif

	#if ( configUSE_TASK_NOTIFICATIONS == 1 )
	{
		pxNewTCB->ulNotifiedValue = 0;
 80052f8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80052fa:	2200      	movs	r2, #0
 80052fc:	655a      	str	r2, [r3, #84]	@ 0x54
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 80052fe:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005300:	2200      	movs	r2, #0
 8005302:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58
			}
			#endif /* portSTACK_GROWTH */
		}
		#else /* portHAS_STACK_OVERFLOW_CHECKING */
		{
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 8005306:	683a      	ldr	r2, [r7, #0]
 8005308:	68f9      	ldr	r1, [r7, #12]
 800530a:	69b8      	ldr	r0, [r7, #24]
 800530c:	f001 f968 	bl	80065e0 <pxPortInitialiseStack>
 8005310:	4602      	mov	r2, r0
 8005312:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005314:	601a      	str	r2, [r3, #0]
		}
		#endif /* portHAS_STACK_OVERFLOW_CHECKING */
	}
	#endif /* portUSING_MPU_WRAPPERS */

	if( pxCreatedTask != NULL )
 8005316:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005318:	2b00      	cmp	r3, #0
 800531a:	d002      	beq.n	8005322 <prvInitialiseNewTask+0x11c>
	{
		/* Pass the handle out in an anonymous way.  The handle can be used to
		change the created task's priority, delete the created task, etc.*/
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 800531c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800531e:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8005320:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8005322:	bf00      	nop
 8005324:	3720      	adds	r7, #32
 8005326:	46bd      	mov	sp, r7
 8005328:	bd80      	pop	{r7, pc}
	...

0800532c <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t *pxNewTCB )
{
 800532c:	b580      	push	{r7, lr}
 800532e:	b082      	sub	sp, #8
 8005330:	af00      	add	r7, sp, #0
 8005332:	6078      	str	r0, [r7, #4]
	/* Ensure interrupts don't access the task lists while the lists are being
	updated. */
	taskENTER_CRITICAL();
 8005334:	f001 fa62 	bl	80067fc <vPortEnterCritical>
	{
		uxCurrentNumberOfTasks++;
 8005338:	4b2d      	ldr	r3, [pc, #180]	@ (80053f0 <prvAddNewTaskToReadyList+0xc4>)
 800533a:	681b      	ldr	r3, [r3, #0]
 800533c:	3301      	adds	r3, #1
 800533e:	4a2c      	ldr	r2, [pc, #176]	@ (80053f0 <prvAddNewTaskToReadyList+0xc4>)
 8005340:	6013      	str	r3, [r2, #0]
		if( pxCurrentTCB == NULL )
 8005342:	4b2c      	ldr	r3, [pc, #176]	@ (80053f4 <prvAddNewTaskToReadyList+0xc8>)
 8005344:	681b      	ldr	r3, [r3, #0]
 8005346:	2b00      	cmp	r3, #0
 8005348:	d109      	bne.n	800535e <prvAddNewTaskToReadyList+0x32>
		{
			/* There are no other tasks, or all the other tasks are in
			the suspended state - make this the current task. */
			pxCurrentTCB = pxNewTCB;
 800534a:	4a2a      	ldr	r2, [pc, #168]	@ (80053f4 <prvAddNewTaskToReadyList+0xc8>)
 800534c:	687b      	ldr	r3, [r7, #4]
 800534e:	6013      	str	r3, [r2, #0]

			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 8005350:	4b27      	ldr	r3, [pc, #156]	@ (80053f0 <prvAddNewTaskToReadyList+0xc4>)
 8005352:	681b      	ldr	r3, [r3, #0]
 8005354:	2b01      	cmp	r3, #1
 8005356:	d110      	bne.n	800537a <prvAddNewTaskToReadyList+0x4e>
			{
				/* This is the first task to be created so do the preliminary
				initialisation required.  We will not recover if this call
				fails, but we will report the failure. */
				prvInitialiseTaskLists();
 8005358:	f000 fc34 	bl	8005bc4 <prvInitialiseTaskLists>
 800535c:	e00d      	b.n	800537a <prvAddNewTaskToReadyList+0x4e>
		else
		{
			/* If the scheduler is not already running, make this task the
			current task if it is the highest priority task to be created
			so far. */
			if( xSchedulerRunning == pdFALSE )
 800535e:	4b26      	ldr	r3, [pc, #152]	@ (80053f8 <prvAddNewTaskToReadyList+0xcc>)
 8005360:	681b      	ldr	r3, [r3, #0]
 8005362:	2b00      	cmp	r3, #0
 8005364:	d109      	bne.n	800537a <prvAddNewTaskToReadyList+0x4e>
			{
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 8005366:	4b23      	ldr	r3, [pc, #140]	@ (80053f4 <prvAddNewTaskToReadyList+0xc8>)
 8005368:	681b      	ldr	r3, [r3, #0]
 800536a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800536c:	687b      	ldr	r3, [r7, #4]
 800536e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005370:	429a      	cmp	r2, r3
 8005372:	d802      	bhi.n	800537a <prvAddNewTaskToReadyList+0x4e>
				{
					pxCurrentTCB = pxNewTCB;
 8005374:	4a1f      	ldr	r2, [pc, #124]	@ (80053f4 <prvAddNewTaskToReadyList+0xc8>)
 8005376:	687b      	ldr	r3, [r7, #4]
 8005378:	6013      	str	r3, [r2, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

		uxTaskNumber++;
 800537a:	4b20      	ldr	r3, [pc, #128]	@ (80053fc <prvAddNewTaskToReadyList+0xd0>)
 800537c:	681b      	ldr	r3, [r3, #0]
 800537e:	3301      	adds	r3, #1
 8005380:	4a1e      	ldr	r2, [pc, #120]	@ (80053fc <prvAddNewTaskToReadyList+0xd0>)
 8005382:	6013      	str	r3, [r2, #0]

		#if ( configUSE_TRACE_FACILITY == 1 )
		{
			/* Add a counter into the TCB for tracing only. */
			pxNewTCB->uxTCBNumber = uxTaskNumber;
 8005384:	4b1d      	ldr	r3, [pc, #116]	@ (80053fc <prvAddNewTaskToReadyList+0xd0>)
 8005386:	681a      	ldr	r2, [r3, #0]
 8005388:	687b      	ldr	r3, [r7, #4]
 800538a:	645a      	str	r2, [r3, #68]	@ 0x44
		}
		#endif /* configUSE_TRACE_FACILITY */
		traceTASK_CREATE( pxNewTCB );

		prvAddTaskToReadyList( pxNewTCB );
 800538c:	687b      	ldr	r3, [r7, #4]
 800538e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8005390:	4b1b      	ldr	r3, [pc, #108]	@ (8005400 <prvAddNewTaskToReadyList+0xd4>)
 8005392:	681b      	ldr	r3, [r3, #0]
 8005394:	429a      	cmp	r2, r3
 8005396:	d903      	bls.n	80053a0 <prvAddNewTaskToReadyList+0x74>
 8005398:	687b      	ldr	r3, [r7, #4]
 800539a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800539c:	4a18      	ldr	r2, [pc, #96]	@ (8005400 <prvAddNewTaskToReadyList+0xd4>)
 800539e:	6013      	str	r3, [r2, #0]
 80053a0:	687b      	ldr	r3, [r7, #4]
 80053a2:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80053a4:	4613      	mov	r3, r2
 80053a6:	009b      	lsls	r3, r3, #2
 80053a8:	4413      	add	r3, r2
 80053aa:	009b      	lsls	r3, r3, #2
 80053ac:	4a15      	ldr	r2, [pc, #84]	@ (8005404 <prvAddNewTaskToReadyList+0xd8>)
 80053ae:	441a      	add	r2, r3
 80053b0:	687b      	ldr	r3, [r7, #4]
 80053b2:	3304      	adds	r3, #4
 80053b4:	4619      	mov	r1, r3
 80053b6:	4610      	mov	r0, r2
 80053b8:	f7ff f8d9 	bl	800456e <vListInsertEnd>

		portSETUP_TCB( pxNewTCB );
	}
	taskEXIT_CRITICAL();
 80053bc:	f001 fa54 	bl	8006868 <vPortExitCritical>

	if( xSchedulerRunning != pdFALSE )
 80053c0:	4b0d      	ldr	r3, [pc, #52]	@ (80053f8 <prvAddNewTaskToReadyList+0xcc>)
 80053c2:	681b      	ldr	r3, [r3, #0]
 80053c4:	2b00      	cmp	r3, #0
 80053c6:	d00e      	beq.n	80053e6 <prvAddNewTaskToReadyList+0xba>
	{
		/* If the created task is of a higher priority than the current task
		then it should run now. */
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 80053c8:	4b0a      	ldr	r3, [pc, #40]	@ (80053f4 <prvAddNewTaskToReadyList+0xc8>)
 80053ca:	681b      	ldr	r3, [r3, #0]
 80053cc:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80053ce:	687b      	ldr	r3, [r7, #4]
 80053d0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80053d2:	429a      	cmp	r2, r3
 80053d4:	d207      	bcs.n	80053e6 <prvAddNewTaskToReadyList+0xba>
		{
			taskYIELD_IF_USING_PREEMPTION();
 80053d6:	4b0c      	ldr	r3, [pc, #48]	@ (8005408 <prvAddNewTaskToReadyList+0xdc>)
 80053d8:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80053dc:	601a      	str	r2, [r3, #0]
 80053de:	f3bf 8f4f 	dsb	sy
 80053e2:	f3bf 8f6f 	isb	sy
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 80053e6:	bf00      	nop
 80053e8:	3708      	adds	r7, #8
 80053ea:	46bd      	mov	sp, r7
 80053ec:	bd80      	pop	{r7, pc}
 80053ee:	bf00      	nop
 80053f0:	200019f4 	.word	0x200019f4
 80053f4:	20001520 	.word	0x20001520
 80053f8:	20001a00 	.word	0x20001a00
 80053fc:	20001a10 	.word	0x20001a10
 8005400:	200019fc 	.word	0x200019fc
 8005404:	20001524 	.word	0x20001524
 8005408:	e000ed04 	.word	0xe000ed04

0800540c <vTaskDelay>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelay == 1 )

	void vTaskDelay( const TickType_t xTicksToDelay )
	{
 800540c:	b580      	push	{r7, lr}
 800540e:	b084      	sub	sp, #16
 8005410:	af00      	add	r7, sp, #0
 8005412:	6078      	str	r0, [r7, #4]
	BaseType_t xAlreadyYielded = pdFALSE;
 8005414:	2300      	movs	r3, #0
 8005416:	60fb      	str	r3, [r7, #12]

		/* A delay time of zero just forces a reschedule. */
		if( xTicksToDelay > ( TickType_t ) 0U )
 8005418:	687b      	ldr	r3, [r7, #4]
 800541a:	2b00      	cmp	r3, #0
 800541c:	d01a      	beq.n	8005454 <vTaskDelay+0x48>
		{
			configASSERT( uxSchedulerSuspended == 0 );
 800541e:	4b15      	ldr	r3, [pc, #84]	@ (8005474 <vTaskDelay+0x68>)
 8005420:	681b      	ldr	r3, [r3, #0]
 8005422:	2b00      	cmp	r3, #0
 8005424:	d00d      	beq.n	8005442 <vTaskDelay+0x36>
	__asm volatile
 8005426:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800542a:	b672      	cpsid	i
 800542c:	f383 8811 	msr	BASEPRI, r3
 8005430:	f3bf 8f6f 	isb	sy
 8005434:	f3bf 8f4f 	dsb	sy
 8005438:	b662      	cpsie	i
 800543a:	60bb      	str	r3, [r7, #8]
}
 800543c:	bf00      	nop
 800543e:	bf00      	nop
 8005440:	e7fd      	b.n	800543e <vTaskDelay+0x32>
			vTaskSuspendAll();
 8005442:	f000 f887 	bl	8005554 <vTaskSuspendAll>
				list or removed from the blocked list until the scheduler
				is resumed.

				This task cannot be in an event list as it is the currently
				executing task. */
				prvAddCurrentTaskToDelayedList( xTicksToDelay, pdFALSE );
 8005446:	2100      	movs	r1, #0
 8005448:	6878      	ldr	r0, [r7, #4]
 800544a:	f000 fd0d 	bl	8005e68 <prvAddCurrentTaskToDelayedList>
			}
			xAlreadyYielded = xTaskResumeAll();
 800544e:	f000 f88f 	bl	8005570 <xTaskResumeAll>
 8005452:	60f8      	str	r0, [r7, #12]
			mtCOVERAGE_TEST_MARKER();
		}

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
 8005454:	68fb      	ldr	r3, [r7, #12]
 8005456:	2b00      	cmp	r3, #0
 8005458:	d107      	bne.n	800546a <vTaskDelay+0x5e>
		{
			portYIELD_WITHIN_API();
 800545a:	4b07      	ldr	r3, [pc, #28]	@ (8005478 <vTaskDelay+0x6c>)
 800545c:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8005460:	601a      	str	r2, [r3, #0]
 8005462:	f3bf 8f4f 	dsb	sy
 8005466:	f3bf 8f6f 	isb	sy
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 800546a:	bf00      	nop
 800546c:	3710      	adds	r7, #16
 800546e:	46bd      	mov	sp, r7
 8005470:	bd80      	pop	{r7, pc}
 8005472:	bf00      	nop
 8005474:	20001a1c 	.word	0x20001a1c
 8005478:	e000ed04 	.word	0xe000ed04

0800547c <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 800547c:	b580      	push	{r7, lr}
 800547e:	b08a      	sub	sp, #40	@ 0x28
 8005480:	af04      	add	r7, sp, #16
BaseType_t xReturn;

	/* Add the idle task at the lowest priority. */
	#if( configSUPPORT_STATIC_ALLOCATION == 1 )
	{
		StaticTask_t *pxIdleTaskTCBBuffer = NULL;
 8005482:	2300      	movs	r3, #0
 8005484:	60bb      	str	r3, [r7, #8]
		StackType_t *pxIdleTaskStackBuffer = NULL;
 8005486:	2300      	movs	r3, #0
 8005488:	607b      	str	r3, [r7, #4]
		uint32_t ulIdleTaskStackSize;

		/* The Idle task is created using user provided RAM - obtain the
		address of the RAM then create the idle task. */
		vApplicationGetIdleTaskMemory( &pxIdleTaskTCBBuffer, &pxIdleTaskStackBuffer, &ulIdleTaskStackSize );
 800548a:	463a      	mov	r2, r7
 800548c:	1d39      	adds	r1, r7, #4
 800548e:	f107 0308 	add.w	r3, r7, #8
 8005492:	4618      	mov	r0, r3
 8005494:	f7ff f80a 	bl	80044ac <vApplicationGetIdleTaskMemory>
		xIdleTaskHandle = xTaskCreateStatic(	prvIdleTask,
 8005498:	6839      	ldr	r1, [r7, #0]
 800549a:	687b      	ldr	r3, [r7, #4]
 800549c:	68ba      	ldr	r2, [r7, #8]
 800549e:	9202      	str	r2, [sp, #8]
 80054a0:	9301      	str	r3, [sp, #4]
 80054a2:	2300      	movs	r3, #0
 80054a4:	9300      	str	r3, [sp, #0]
 80054a6:	2300      	movs	r3, #0
 80054a8:	460a      	mov	r2, r1
 80054aa:	4924      	ldr	r1, [pc, #144]	@ (800553c <vTaskStartScheduler+0xc0>)
 80054ac:	4824      	ldr	r0, [pc, #144]	@ (8005540 <vTaskStartScheduler+0xc4>)
 80054ae:	f7ff fdff 	bl	80050b0 <xTaskCreateStatic>
 80054b2:	4603      	mov	r3, r0
 80054b4:	4a23      	ldr	r2, [pc, #140]	@ (8005544 <vTaskStartScheduler+0xc8>)
 80054b6:	6013      	str	r3, [r2, #0]
												( void * ) NULL, /*lint !e961.  The cast is not redundant for all compilers. */
												portPRIVILEGE_BIT, /* In effect ( tskIDLE_PRIORITY | portPRIVILEGE_BIT ), but tskIDLE_PRIORITY is zero. */
												pxIdleTaskStackBuffer,
												pxIdleTaskTCBBuffer ); /*lint !e961 MISRA exception, justified as it is not a redundant explicit cast to all supported compilers. */

		if( xIdleTaskHandle != NULL )
 80054b8:	4b22      	ldr	r3, [pc, #136]	@ (8005544 <vTaskStartScheduler+0xc8>)
 80054ba:	681b      	ldr	r3, [r3, #0]
 80054bc:	2b00      	cmp	r3, #0
 80054be:	d002      	beq.n	80054c6 <vTaskStartScheduler+0x4a>
		{
			xReturn = pdPASS;
 80054c0:	2301      	movs	r3, #1
 80054c2:	617b      	str	r3, [r7, #20]
 80054c4:	e001      	b.n	80054ca <vTaskStartScheduler+0x4e>
		}
		else
		{
			xReturn = pdFAIL;
 80054c6:	2300      	movs	r3, #0
 80054c8:	617b      	str	r3, [r7, #20]
	}
	#endif /* configSUPPORT_STATIC_ALLOCATION */

	#if ( configUSE_TIMERS == 1 )
	{
		if( xReturn == pdPASS )
 80054ca:	697b      	ldr	r3, [r7, #20]
 80054cc:	2b01      	cmp	r3, #1
 80054ce:	d102      	bne.n	80054d6 <vTaskStartScheduler+0x5a>
		{
			xReturn = xTimerCreateTimerTask();
 80054d0:	f000 fd1e 	bl	8005f10 <xTimerCreateTimerTask>
 80054d4:	6178      	str	r0, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_TIMERS */

	if( xReturn == pdPASS )
 80054d6:	697b      	ldr	r3, [r7, #20]
 80054d8:	2b01      	cmp	r3, #1
 80054da:	d118      	bne.n	800550e <vTaskStartScheduler+0x92>
	__asm volatile
 80054dc:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80054e0:	b672      	cpsid	i
 80054e2:	f383 8811 	msr	BASEPRI, r3
 80054e6:	f3bf 8f6f 	isb	sy
 80054ea:	f3bf 8f4f 	dsb	sy
 80054ee:	b662      	cpsie	i
 80054f0:	613b      	str	r3, [r7, #16]
}
 80054f2:	bf00      	nop
			structure specific to the task that will run first. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */

		xNextTaskUnblockTime = portMAX_DELAY;
 80054f4:	4b14      	ldr	r3, [pc, #80]	@ (8005548 <vTaskStartScheduler+0xcc>)
 80054f6:	f04f 32ff 	mov.w	r2, #4294967295
 80054fa:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
 80054fc:	4b13      	ldr	r3, [pc, #76]	@ (800554c <vTaskStartScheduler+0xd0>)
 80054fe:	2201      	movs	r2, #1
 8005500:	601a      	str	r2, [r3, #0]
		xTickCount = ( TickType_t ) configINITIAL_TICK_COUNT;
 8005502:	4b13      	ldr	r3, [pc, #76]	@ (8005550 <vTaskStartScheduler+0xd4>)
 8005504:	2200      	movs	r2, #0
 8005506:	601a      	str	r2, [r3, #0]

		traceTASK_SWITCHED_IN();

		/* Setting up the timer tick is hardware specific and thus in the
		portable interface. */
		if( xPortStartScheduler() != pdFALSE )
 8005508:	f001 f8fa 	bl	8006700 <xPortStartScheduler>
	}

	/* Prevent compiler warnings if INCLUDE_xTaskGetIdleTaskHandle is set to 0,
	meaning xIdleTaskHandle is not used anywhere else. */
	( void ) xIdleTaskHandle;
}
 800550c:	e011      	b.n	8005532 <vTaskStartScheduler+0xb6>
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 800550e:	697b      	ldr	r3, [r7, #20]
 8005510:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005514:	d10d      	bne.n	8005532 <vTaskStartScheduler+0xb6>
	__asm volatile
 8005516:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800551a:	b672      	cpsid	i
 800551c:	f383 8811 	msr	BASEPRI, r3
 8005520:	f3bf 8f6f 	isb	sy
 8005524:	f3bf 8f4f 	dsb	sy
 8005528:	b662      	cpsie	i
 800552a:	60fb      	str	r3, [r7, #12]
}
 800552c:	bf00      	nop
 800552e:	bf00      	nop
 8005530:	e7fd      	b.n	800552e <vTaskStartScheduler+0xb2>
}
 8005532:	bf00      	nop
 8005534:	3718      	adds	r7, #24
 8005536:	46bd      	mov	sp, r7
 8005538:	bd80      	pop	{r7, pc}
 800553a:	bf00      	nop
 800553c:	080077a4 	.word	0x080077a4
 8005540:	08005b95 	.word	0x08005b95
 8005544:	20001a18 	.word	0x20001a18
 8005548:	20001a14 	.word	0x20001a14
 800554c:	20001a00 	.word	0x20001a00
 8005550:	200019f8 	.word	0x200019f8

08005554 <vTaskSuspendAll>:
	vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 8005554:	b480      	push	{r7}
 8005556:	af00      	add	r7, sp, #0
	/* A critical section is not required as the variable is of type
	BaseType_t.  Please read Richard Barry's reply in the following link to a
	post in the FreeRTOS support forum before reporting this as a bug! -
	http://goo.gl/wu4acr */
	++uxSchedulerSuspended;
 8005558:	4b04      	ldr	r3, [pc, #16]	@ (800556c <vTaskSuspendAll+0x18>)
 800555a:	681b      	ldr	r3, [r3, #0]
 800555c:	3301      	adds	r3, #1
 800555e:	4a03      	ldr	r2, [pc, #12]	@ (800556c <vTaskSuspendAll+0x18>)
 8005560:	6013      	str	r3, [r2, #0]
	portMEMORY_BARRIER();
}
 8005562:	bf00      	nop
 8005564:	46bd      	mov	sp, r7
 8005566:	f85d 7b04 	ldr.w	r7, [sp], #4
 800556a:	4770      	bx	lr
 800556c:	20001a1c 	.word	0x20001a1c

08005570 <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 8005570:	b580      	push	{r7, lr}
 8005572:	b084      	sub	sp, #16
 8005574:	af00      	add	r7, sp, #0
TCB_t *pxTCB = NULL;
 8005576:	2300      	movs	r3, #0
 8005578:	60fb      	str	r3, [r7, #12]
BaseType_t xAlreadyYielded = pdFALSE;
 800557a:	2300      	movs	r3, #0
 800557c:	60bb      	str	r3, [r7, #8]

	/* If uxSchedulerSuspended is zero then this function does not match a
	previous call to vTaskSuspendAll(). */
	configASSERT( uxSchedulerSuspended );
 800557e:	4b43      	ldr	r3, [pc, #268]	@ (800568c <xTaskResumeAll+0x11c>)
 8005580:	681b      	ldr	r3, [r3, #0]
 8005582:	2b00      	cmp	r3, #0
 8005584:	d10d      	bne.n	80055a2 <xTaskResumeAll+0x32>
	__asm volatile
 8005586:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800558a:	b672      	cpsid	i
 800558c:	f383 8811 	msr	BASEPRI, r3
 8005590:	f3bf 8f6f 	isb	sy
 8005594:	f3bf 8f4f 	dsb	sy
 8005598:	b662      	cpsie	i
 800559a:	603b      	str	r3, [r7, #0]
}
 800559c:	bf00      	nop
 800559e:	bf00      	nop
 80055a0:	e7fd      	b.n	800559e <xTaskResumeAll+0x2e>
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
 80055a2:	f001 f92b 	bl	80067fc <vPortEnterCritical>
	{
		--uxSchedulerSuspended;
 80055a6:	4b39      	ldr	r3, [pc, #228]	@ (800568c <xTaskResumeAll+0x11c>)
 80055a8:	681b      	ldr	r3, [r3, #0]
 80055aa:	3b01      	subs	r3, #1
 80055ac:	4a37      	ldr	r2, [pc, #220]	@ (800568c <xTaskResumeAll+0x11c>)
 80055ae:	6013      	str	r3, [r2, #0]

		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 80055b0:	4b36      	ldr	r3, [pc, #216]	@ (800568c <xTaskResumeAll+0x11c>)
 80055b2:	681b      	ldr	r3, [r3, #0]
 80055b4:	2b00      	cmp	r3, #0
 80055b6:	d162      	bne.n	800567e <xTaskResumeAll+0x10e>
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 80055b8:	4b35      	ldr	r3, [pc, #212]	@ (8005690 <xTaskResumeAll+0x120>)
 80055ba:	681b      	ldr	r3, [r3, #0]
 80055bc:	2b00      	cmp	r3, #0
 80055be:	d05e      	beq.n	800567e <xTaskResumeAll+0x10e>
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 80055c0:	e02f      	b.n	8005622 <xTaskResumeAll+0xb2>
				{
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80055c2:	4b34      	ldr	r3, [pc, #208]	@ (8005694 <xTaskResumeAll+0x124>)
 80055c4:	68db      	ldr	r3, [r3, #12]
 80055c6:	68db      	ldr	r3, [r3, #12]
 80055c8:	60fb      	str	r3, [r7, #12]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 80055ca:	68fb      	ldr	r3, [r7, #12]
 80055cc:	3318      	adds	r3, #24
 80055ce:	4618      	mov	r0, r3
 80055d0:	f7ff f82a 	bl	8004628 <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 80055d4:	68fb      	ldr	r3, [r7, #12]
 80055d6:	3304      	adds	r3, #4
 80055d8:	4618      	mov	r0, r3
 80055da:	f7ff f825 	bl	8004628 <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 80055de:	68fb      	ldr	r3, [r7, #12]
 80055e0:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80055e2:	4b2d      	ldr	r3, [pc, #180]	@ (8005698 <xTaskResumeAll+0x128>)
 80055e4:	681b      	ldr	r3, [r3, #0]
 80055e6:	429a      	cmp	r2, r3
 80055e8:	d903      	bls.n	80055f2 <xTaskResumeAll+0x82>
 80055ea:	68fb      	ldr	r3, [r7, #12]
 80055ec:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80055ee:	4a2a      	ldr	r2, [pc, #168]	@ (8005698 <xTaskResumeAll+0x128>)
 80055f0:	6013      	str	r3, [r2, #0]
 80055f2:	68fb      	ldr	r3, [r7, #12]
 80055f4:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80055f6:	4613      	mov	r3, r2
 80055f8:	009b      	lsls	r3, r3, #2
 80055fa:	4413      	add	r3, r2
 80055fc:	009b      	lsls	r3, r3, #2
 80055fe:	4a27      	ldr	r2, [pc, #156]	@ (800569c <xTaskResumeAll+0x12c>)
 8005600:	441a      	add	r2, r3
 8005602:	68fb      	ldr	r3, [r7, #12]
 8005604:	3304      	adds	r3, #4
 8005606:	4619      	mov	r1, r3
 8005608:	4610      	mov	r0, r2
 800560a:	f7fe ffb0 	bl	800456e <vListInsertEnd>

					/* If the moved task has a priority higher than the current
					task then a yield must be performed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 800560e:	68fb      	ldr	r3, [r7, #12]
 8005610:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8005612:	4b23      	ldr	r3, [pc, #140]	@ (80056a0 <xTaskResumeAll+0x130>)
 8005614:	681b      	ldr	r3, [r3, #0]
 8005616:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005618:	429a      	cmp	r2, r3
 800561a:	d302      	bcc.n	8005622 <xTaskResumeAll+0xb2>
					{
						xYieldPending = pdTRUE;
 800561c:	4b21      	ldr	r3, [pc, #132]	@ (80056a4 <xTaskResumeAll+0x134>)
 800561e:	2201      	movs	r2, #1
 8005620:	601a      	str	r2, [r3, #0]
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8005622:	4b1c      	ldr	r3, [pc, #112]	@ (8005694 <xTaskResumeAll+0x124>)
 8005624:	681b      	ldr	r3, [r3, #0]
 8005626:	2b00      	cmp	r3, #0
 8005628:	d1cb      	bne.n	80055c2 <xTaskResumeAll+0x52>
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( pxTCB != NULL )
 800562a:	68fb      	ldr	r3, [r7, #12]
 800562c:	2b00      	cmp	r3, #0
 800562e:	d001      	beq.n	8005634 <xTaskResumeAll+0xc4>
					which may have prevented the next unblock time from being
					re-calculated, in which case re-calculate it now.  Mainly
					important for low power tickless implementations, where
					this can prevent an unnecessary exit from low power
					state. */
					prvResetNextTaskUnblockTime();
 8005630:	f000 fb68 	bl	8005d04 <prvResetNextTaskUnblockTime>
				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does
				not	slip, and that any delayed tasks are resumed at the correct
				time. */
				{
					UBaseType_t uxPendedCounts = uxPendedTicks; /* Non-volatile copy. */
 8005634:	4b1c      	ldr	r3, [pc, #112]	@ (80056a8 <xTaskResumeAll+0x138>)
 8005636:	681b      	ldr	r3, [r3, #0]
 8005638:	607b      	str	r3, [r7, #4]

					if( uxPendedCounts > ( UBaseType_t ) 0U )
 800563a:	687b      	ldr	r3, [r7, #4]
 800563c:	2b00      	cmp	r3, #0
 800563e:	d010      	beq.n	8005662 <xTaskResumeAll+0xf2>
					{
						do
						{
							if( xTaskIncrementTick() != pdFALSE )
 8005640:	f000 f846 	bl	80056d0 <xTaskIncrementTick>
 8005644:	4603      	mov	r3, r0
 8005646:	2b00      	cmp	r3, #0
 8005648:	d002      	beq.n	8005650 <xTaskResumeAll+0xe0>
							{
								xYieldPending = pdTRUE;
 800564a:	4b16      	ldr	r3, [pc, #88]	@ (80056a4 <xTaskResumeAll+0x134>)
 800564c:	2201      	movs	r2, #1
 800564e:	601a      	str	r2, [r3, #0]
							}
							else
							{
								mtCOVERAGE_TEST_MARKER();
							}
							--uxPendedCounts;
 8005650:	687b      	ldr	r3, [r7, #4]
 8005652:	3b01      	subs	r3, #1
 8005654:	607b      	str	r3, [r7, #4]
						} while( uxPendedCounts > ( UBaseType_t ) 0U );
 8005656:	687b      	ldr	r3, [r7, #4]
 8005658:	2b00      	cmp	r3, #0
 800565a:	d1f1      	bne.n	8005640 <xTaskResumeAll+0xd0>

						uxPendedTicks = 0;
 800565c:	4b12      	ldr	r3, [pc, #72]	@ (80056a8 <xTaskResumeAll+0x138>)
 800565e:	2200      	movs	r2, #0
 8005660:	601a      	str	r2, [r3, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( xYieldPending != pdFALSE )
 8005662:	4b10      	ldr	r3, [pc, #64]	@ (80056a4 <xTaskResumeAll+0x134>)
 8005664:	681b      	ldr	r3, [r3, #0]
 8005666:	2b00      	cmp	r3, #0
 8005668:	d009      	beq.n	800567e <xTaskResumeAll+0x10e>
				{
					#if( configUSE_PREEMPTION != 0 )
					{
						xAlreadyYielded = pdTRUE;
 800566a:	2301      	movs	r3, #1
 800566c:	60bb      	str	r3, [r7, #8]
					}
					#endif
					taskYIELD_IF_USING_PREEMPTION();
 800566e:	4b0f      	ldr	r3, [pc, #60]	@ (80056ac <xTaskResumeAll+0x13c>)
 8005670:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8005674:	601a      	str	r2, [r3, #0]
 8005676:	f3bf 8f4f 	dsb	sy
 800567a:	f3bf 8f6f 	isb	sy
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 800567e:	f001 f8f3 	bl	8006868 <vPortExitCritical>

	return xAlreadyYielded;
 8005682:	68bb      	ldr	r3, [r7, #8]
}
 8005684:	4618      	mov	r0, r3
 8005686:	3710      	adds	r7, #16
 8005688:	46bd      	mov	sp, r7
 800568a:	bd80      	pop	{r7, pc}
 800568c:	20001a1c 	.word	0x20001a1c
 8005690:	200019f4 	.word	0x200019f4
 8005694:	200019b4 	.word	0x200019b4
 8005698:	200019fc 	.word	0x200019fc
 800569c:	20001524 	.word	0x20001524
 80056a0:	20001520 	.word	0x20001520
 80056a4:	20001a08 	.word	0x20001a08
 80056a8:	20001a04 	.word	0x20001a04
 80056ac:	e000ed04 	.word	0xe000ed04

080056b0 <xTaskGetTickCount>:
/*-----------------------------------------------------------*/

TickType_t xTaskGetTickCount( void )
{
 80056b0:	b480      	push	{r7}
 80056b2:	b083      	sub	sp, #12
 80056b4:	af00      	add	r7, sp, #0
TickType_t xTicks;

	/* Critical section required if running on a 16 bit processor. */
	portTICK_TYPE_ENTER_CRITICAL();
	{
		xTicks = xTickCount;
 80056b6:	4b05      	ldr	r3, [pc, #20]	@ (80056cc <xTaskGetTickCount+0x1c>)
 80056b8:	681b      	ldr	r3, [r3, #0]
 80056ba:	607b      	str	r3, [r7, #4]
	}
	portTICK_TYPE_EXIT_CRITICAL();

	return xTicks;
 80056bc:	687b      	ldr	r3, [r7, #4]
}
 80056be:	4618      	mov	r0, r3
 80056c0:	370c      	adds	r7, #12
 80056c2:	46bd      	mov	sp, r7
 80056c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80056c8:	4770      	bx	lr
 80056ca:	bf00      	nop
 80056cc:	200019f8 	.word	0x200019f8

080056d0 <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 80056d0:	b580      	push	{r7, lr}
 80056d2:	b086      	sub	sp, #24
 80056d4:	af00      	add	r7, sp, #0
TCB_t * pxTCB;
TickType_t xItemValue;
BaseType_t xSwitchRequired = pdFALSE;
 80056d6:	2300      	movs	r3, #0
 80056d8:	617b      	str	r3, [r7, #20]

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 80056da:	4b50      	ldr	r3, [pc, #320]	@ (800581c <xTaskIncrementTick+0x14c>)
 80056dc:	681b      	ldr	r3, [r3, #0]
 80056de:	2b00      	cmp	r3, #0
 80056e0:	f040 808c 	bne.w	80057fc <xTaskIncrementTick+0x12c>
	{
		/* Minor optimisation.  The tick count cannot change in this
		block. */
		const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 80056e4:	4b4e      	ldr	r3, [pc, #312]	@ (8005820 <xTaskIncrementTick+0x150>)
 80056e6:	681b      	ldr	r3, [r3, #0]
 80056e8:	3301      	adds	r3, #1
 80056ea:	613b      	str	r3, [r7, #16]

		/* Increment the RTOS tick, switching the delayed and overflowed
		delayed lists if it wraps to 0. */
		xTickCount = xConstTickCount;
 80056ec:	4a4c      	ldr	r2, [pc, #304]	@ (8005820 <xTaskIncrementTick+0x150>)
 80056ee:	693b      	ldr	r3, [r7, #16]
 80056f0:	6013      	str	r3, [r2, #0]

		if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 80056f2:	693b      	ldr	r3, [r7, #16]
 80056f4:	2b00      	cmp	r3, #0
 80056f6:	d123      	bne.n	8005740 <xTaskIncrementTick+0x70>
		{
			taskSWITCH_DELAYED_LISTS();
 80056f8:	4b4a      	ldr	r3, [pc, #296]	@ (8005824 <xTaskIncrementTick+0x154>)
 80056fa:	681b      	ldr	r3, [r3, #0]
 80056fc:	681b      	ldr	r3, [r3, #0]
 80056fe:	2b00      	cmp	r3, #0
 8005700:	d00d      	beq.n	800571e <xTaskIncrementTick+0x4e>
	__asm volatile
 8005702:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005706:	b672      	cpsid	i
 8005708:	f383 8811 	msr	BASEPRI, r3
 800570c:	f3bf 8f6f 	isb	sy
 8005710:	f3bf 8f4f 	dsb	sy
 8005714:	b662      	cpsie	i
 8005716:	603b      	str	r3, [r7, #0]
}
 8005718:	bf00      	nop
 800571a:	bf00      	nop
 800571c:	e7fd      	b.n	800571a <xTaskIncrementTick+0x4a>
 800571e:	4b41      	ldr	r3, [pc, #260]	@ (8005824 <xTaskIncrementTick+0x154>)
 8005720:	681b      	ldr	r3, [r3, #0]
 8005722:	60fb      	str	r3, [r7, #12]
 8005724:	4b40      	ldr	r3, [pc, #256]	@ (8005828 <xTaskIncrementTick+0x158>)
 8005726:	681b      	ldr	r3, [r3, #0]
 8005728:	4a3e      	ldr	r2, [pc, #248]	@ (8005824 <xTaskIncrementTick+0x154>)
 800572a:	6013      	str	r3, [r2, #0]
 800572c:	4a3e      	ldr	r2, [pc, #248]	@ (8005828 <xTaskIncrementTick+0x158>)
 800572e:	68fb      	ldr	r3, [r7, #12]
 8005730:	6013      	str	r3, [r2, #0]
 8005732:	4b3e      	ldr	r3, [pc, #248]	@ (800582c <xTaskIncrementTick+0x15c>)
 8005734:	681b      	ldr	r3, [r3, #0]
 8005736:	3301      	adds	r3, #1
 8005738:	4a3c      	ldr	r2, [pc, #240]	@ (800582c <xTaskIncrementTick+0x15c>)
 800573a:	6013      	str	r3, [r2, #0]
 800573c:	f000 fae2 	bl	8005d04 <prvResetNextTaskUnblockTime>

		/* See if this tick has made a timeout expire.  Tasks are stored in
		the	queue in the order of their wake time - meaning once one task
		has been found whose block time has not expired there is no need to
		look any further down the list. */
		if( xConstTickCount >= xNextTaskUnblockTime )
 8005740:	4b3b      	ldr	r3, [pc, #236]	@ (8005830 <xTaskIncrementTick+0x160>)
 8005742:	681b      	ldr	r3, [r3, #0]
 8005744:	693a      	ldr	r2, [r7, #16]
 8005746:	429a      	cmp	r2, r3
 8005748:	d349      	bcc.n	80057de <xTaskIncrementTick+0x10e>
		{
			for( ;; )
			{
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800574a:	4b36      	ldr	r3, [pc, #216]	@ (8005824 <xTaskIncrementTick+0x154>)
 800574c:	681b      	ldr	r3, [r3, #0]
 800574e:	681b      	ldr	r3, [r3, #0]
 8005750:	2b00      	cmp	r3, #0
 8005752:	d104      	bne.n	800575e <xTaskIncrementTick+0x8e>
					/* The delayed list is empty.  Set xNextTaskUnblockTime
					to the maximum possible value so it is extremely
					unlikely that the
					if( xTickCount >= xNextTaskUnblockTime ) test will pass
					next time through. */
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8005754:	4b36      	ldr	r3, [pc, #216]	@ (8005830 <xTaskIncrementTick+0x160>)
 8005756:	f04f 32ff 	mov.w	r2, #4294967295
 800575a:	601a      	str	r2, [r3, #0]
					break;
 800575c:	e03f      	b.n	80057de <xTaskIncrementTick+0x10e>
				{
					/* The delayed list is not empty, get the value of the
					item at the head of the delayed list.  This is the time
					at which the task at the head of the delayed list must
					be removed from the Blocked state. */
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800575e:	4b31      	ldr	r3, [pc, #196]	@ (8005824 <xTaskIncrementTick+0x154>)
 8005760:	681b      	ldr	r3, [r3, #0]
 8005762:	68db      	ldr	r3, [r3, #12]
 8005764:	68db      	ldr	r3, [r3, #12]
 8005766:	60bb      	str	r3, [r7, #8]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 8005768:	68bb      	ldr	r3, [r7, #8]
 800576a:	685b      	ldr	r3, [r3, #4]
 800576c:	607b      	str	r3, [r7, #4]

					if( xConstTickCount < xItemValue )
 800576e:	693a      	ldr	r2, [r7, #16]
 8005770:	687b      	ldr	r3, [r7, #4]
 8005772:	429a      	cmp	r2, r3
 8005774:	d203      	bcs.n	800577e <xTaskIncrementTick+0xae>
						/* It is not time to unblock this item yet, but the
						item value is the time at which the task at the head
						of the blocked list must be removed from the Blocked
						state -	so record the item value in
						xNextTaskUnblockTime. */
						xNextTaskUnblockTime = xItemValue;
 8005776:	4a2e      	ldr	r2, [pc, #184]	@ (8005830 <xTaskIncrementTick+0x160>)
 8005778:	687b      	ldr	r3, [r7, #4]
 800577a:	6013      	str	r3, [r2, #0]
						break; /*lint !e9011 Code structure here is deedmed easier to understand with multiple breaks. */
 800577c:	e02f      	b.n	80057de <xTaskIncrementTick+0x10e>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* It is time to remove the item from the Blocked state. */
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800577e:	68bb      	ldr	r3, [r7, #8]
 8005780:	3304      	adds	r3, #4
 8005782:	4618      	mov	r0, r3
 8005784:	f7fe ff50 	bl	8004628 <uxListRemove>

					/* Is the task waiting on an event also?  If so remove
					it from the event list. */
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 8005788:	68bb      	ldr	r3, [r7, #8]
 800578a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800578c:	2b00      	cmp	r3, #0
 800578e:	d004      	beq.n	800579a <xTaskIncrementTick+0xca>
					{
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8005790:	68bb      	ldr	r3, [r7, #8]
 8005792:	3318      	adds	r3, #24
 8005794:	4618      	mov	r0, r3
 8005796:	f7fe ff47 	bl	8004628 <uxListRemove>
						mtCOVERAGE_TEST_MARKER();
					}

					/* Place the unblocked task into the appropriate ready
					list. */
					prvAddTaskToReadyList( pxTCB );
 800579a:	68bb      	ldr	r3, [r7, #8]
 800579c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800579e:	4b25      	ldr	r3, [pc, #148]	@ (8005834 <xTaskIncrementTick+0x164>)
 80057a0:	681b      	ldr	r3, [r3, #0]
 80057a2:	429a      	cmp	r2, r3
 80057a4:	d903      	bls.n	80057ae <xTaskIncrementTick+0xde>
 80057a6:	68bb      	ldr	r3, [r7, #8]
 80057a8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80057aa:	4a22      	ldr	r2, [pc, #136]	@ (8005834 <xTaskIncrementTick+0x164>)
 80057ac:	6013      	str	r3, [r2, #0]
 80057ae:	68bb      	ldr	r3, [r7, #8]
 80057b0:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80057b2:	4613      	mov	r3, r2
 80057b4:	009b      	lsls	r3, r3, #2
 80057b6:	4413      	add	r3, r2
 80057b8:	009b      	lsls	r3, r3, #2
 80057ba:	4a1f      	ldr	r2, [pc, #124]	@ (8005838 <xTaskIncrementTick+0x168>)
 80057bc:	441a      	add	r2, r3
 80057be:	68bb      	ldr	r3, [r7, #8]
 80057c0:	3304      	adds	r3, #4
 80057c2:	4619      	mov	r1, r3
 80057c4:	4610      	mov	r0, r2
 80057c6:	f7fe fed2 	bl	800456e <vListInsertEnd>
					{
						/* Preemption is on, but a context switch should
						only be performed if the unblocked task has a
						priority that is equal to or higher than the
						currently executing task. */
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 80057ca:	68bb      	ldr	r3, [r7, #8]
 80057cc:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80057ce:	4b1b      	ldr	r3, [pc, #108]	@ (800583c <xTaskIncrementTick+0x16c>)
 80057d0:	681b      	ldr	r3, [r3, #0]
 80057d2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80057d4:	429a      	cmp	r2, r3
 80057d6:	d3b8      	bcc.n	800574a <xTaskIncrementTick+0x7a>
						{
							xSwitchRequired = pdTRUE;
 80057d8:	2301      	movs	r3, #1
 80057da:	617b      	str	r3, [r7, #20]
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 80057dc:	e7b5      	b.n	800574a <xTaskIncrementTick+0x7a>
		/* Tasks of equal priority to the currently running task will share
		processing time (time slice) if preemption is on, and the application
		writer has not explicitly turned time slicing off. */
		#if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
		{
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 80057de:	4b17      	ldr	r3, [pc, #92]	@ (800583c <xTaskIncrementTick+0x16c>)
 80057e0:	681b      	ldr	r3, [r3, #0]
 80057e2:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80057e4:	4914      	ldr	r1, [pc, #80]	@ (8005838 <xTaskIncrementTick+0x168>)
 80057e6:	4613      	mov	r3, r2
 80057e8:	009b      	lsls	r3, r3, #2
 80057ea:	4413      	add	r3, r2
 80057ec:	009b      	lsls	r3, r3, #2
 80057ee:	440b      	add	r3, r1
 80057f0:	681b      	ldr	r3, [r3, #0]
 80057f2:	2b01      	cmp	r3, #1
 80057f4:	d907      	bls.n	8005806 <xTaskIncrementTick+0x136>
			{
				xSwitchRequired = pdTRUE;
 80057f6:	2301      	movs	r3, #1
 80057f8:	617b      	str	r3, [r7, #20]
 80057fa:	e004      	b.n	8005806 <xTaskIncrementTick+0x136>
		}
		#endif /* configUSE_TICK_HOOK */
	}
	else
	{
		++uxPendedTicks;
 80057fc:	4b10      	ldr	r3, [pc, #64]	@ (8005840 <xTaskIncrementTick+0x170>)
 80057fe:	681b      	ldr	r3, [r3, #0]
 8005800:	3301      	adds	r3, #1
 8005802:	4a0f      	ldr	r2, [pc, #60]	@ (8005840 <xTaskIncrementTick+0x170>)
 8005804:	6013      	str	r3, [r2, #0]
		#endif
	}

	#if ( configUSE_PREEMPTION == 1 )
	{
		if( xYieldPending != pdFALSE )
 8005806:	4b0f      	ldr	r3, [pc, #60]	@ (8005844 <xTaskIncrementTick+0x174>)
 8005808:	681b      	ldr	r3, [r3, #0]
 800580a:	2b00      	cmp	r3, #0
 800580c:	d001      	beq.n	8005812 <xTaskIncrementTick+0x142>
		{
			xSwitchRequired = pdTRUE;
 800580e:	2301      	movs	r3, #1
 8005810:	617b      	str	r3, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_PREEMPTION */

	return xSwitchRequired;
 8005812:	697b      	ldr	r3, [r7, #20]
}
 8005814:	4618      	mov	r0, r3
 8005816:	3718      	adds	r7, #24
 8005818:	46bd      	mov	sp, r7
 800581a:	bd80      	pop	{r7, pc}
 800581c:	20001a1c 	.word	0x20001a1c
 8005820:	200019f8 	.word	0x200019f8
 8005824:	200019ac 	.word	0x200019ac
 8005828:	200019b0 	.word	0x200019b0
 800582c:	20001a0c 	.word	0x20001a0c
 8005830:	20001a14 	.word	0x20001a14
 8005834:	200019fc 	.word	0x200019fc
 8005838:	20001524 	.word	0x20001524
 800583c:	20001520 	.word	0x20001520
 8005840:	20001a04 	.word	0x20001a04
 8005844:	20001a08 	.word	0x20001a08

08005848 <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 8005848:	b480      	push	{r7}
 800584a:	b085      	sub	sp, #20
 800584c:	af00      	add	r7, sp, #0
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 800584e:	4b29      	ldr	r3, [pc, #164]	@ (80058f4 <vTaskSwitchContext+0xac>)
 8005850:	681b      	ldr	r3, [r3, #0]
 8005852:	2b00      	cmp	r3, #0
 8005854:	d003      	beq.n	800585e <vTaskSwitchContext+0x16>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xYieldPending = pdTRUE;
 8005856:	4b28      	ldr	r3, [pc, #160]	@ (80058f8 <vTaskSwitchContext+0xb0>)
 8005858:	2201      	movs	r2, #1
 800585a:	601a      	str	r2, [r3, #0]
			structure specific to this task. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */
	}
}
 800585c:	e044      	b.n	80058e8 <vTaskSwitchContext+0xa0>
		xYieldPending = pdFALSE;
 800585e:	4b26      	ldr	r3, [pc, #152]	@ (80058f8 <vTaskSwitchContext+0xb0>)
 8005860:	2200      	movs	r2, #0
 8005862:	601a      	str	r2, [r3, #0]
		taskSELECT_HIGHEST_PRIORITY_TASK(); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8005864:	4b25      	ldr	r3, [pc, #148]	@ (80058fc <vTaskSwitchContext+0xb4>)
 8005866:	681b      	ldr	r3, [r3, #0]
 8005868:	60fb      	str	r3, [r7, #12]
 800586a:	e013      	b.n	8005894 <vTaskSwitchContext+0x4c>
 800586c:	68fb      	ldr	r3, [r7, #12]
 800586e:	2b00      	cmp	r3, #0
 8005870:	d10d      	bne.n	800588e <vTaskSwitchContext+0x46>
	__asm volatile
 8005872:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005876:	b672      	cpsid	i
 8005878:	f383 8811 	msr	BASEPRI, r3
 800587c:	f3bf 8f6f 	isb	sy
 8005880:	f3bf 8f4f 	dsb	sy
 8005884:	b662      	cpsie	i
 8005886:	607b      	str	r3, [r7, #4]
}
 8005888:	bf00      	nop
 800588a:	bf00      	nop
 800588c:	e7fd      	b.n	800588a <vTaskSwitchContext+0x42>
 800588e:	68fb      	ldr	r3, [r7, #12]
 8005890:	3b01      	subs	r3, #1
 8005892:	60fb      	str	r3, [r7, #12]
 8005894:	491a      	ldr	r1, [pc, #104]	@ (8005900 <vTaskSwitchContext+0xb8>)
 8005896:	68fa      	ldr	r2, [r7, #12]
 8005898:	4613      	mov	r3, r2
 800589a:	009b      	lsls	r3, r3, #2
 800589c:	4413      	add	r3, r2
 800589e:	009b      	lsls	r3, r3, #2
 80058a0:	440b      	add	r3, r1
 80058a2:	681b      	ldr	r3, [r3, #0]
 80058a4:	2b00      	cmp	r3, #0
 80058a6:	d0e1      	beq.n	800586c <vTaskSwitchContext+0x24>
 80058a8:	68fa      	ldr	r2, [r7, #12]
 80058aa:	4613      	mov	r3, r2
 80058ac:	009b      	lsls	r3, r3, #2
 80058ae:	4413      	add	r3, r2
 80058b0:	009b      	lsls	r3, r3, #2
 80058b2:	4a13      	ldr	r2, [pc, #76]	@ (8005900 <vTaskSwitchContext+0xb8>)
 80058b4:	4413      	add	r3, r2
 80058b6:	60bb      	str	r3, [r7, #8]
 80058b8:	68bb      	ldr	r3, [r7, #8]
 80058ba:	685b      	ldr	r3, [r3, #4]
 80058bc:	685a      	ldr	r2, [r3, #4]
 80058be:	68bb      	ldr	r3, [r7, #8]
 80058c0:	605a      	str	r2, [r3, #4]
 80058c2:	68bb      	ldr	r3, [r7, #8]
 80058c4:	685a      	ldr	r2, [r3, #4]
 80058c6:	68bb      	ldr	r3, [r7, #8]
 80058c8:	3308      	adds	r3, #8
 80058ca:	429a      	cmp	r2, r3
 80058cc:	d104      	bne.n	80058d8 <vTaskSwitchContext+0x90>
 80058ce:	68bb      	ldr	r3, [r7, #8]
 80058d0:	685b      	ldr	r3, [r3, #4]
 80058d2:	685a      	ldr	r2, [r3, #4]
 80058d4:	68bb      	ldr	r3, [r7, #8]
 80058d6:	605a      	str	r2, [r3, #4]
 80058d8:	68bb      	ldr	r3, [r7, #8]
 80058da:	685b      	ldr	r3, [r3, #4]
 80058dc:	68db      	ldr	r3, [r3, #12]
 80058de:	4a09      	ldr	r2, [pc, #36]	@ (8005904 <vTaskSwitchContext+0xbc>)
 80058e0:	6013      	str	r3, [r2, #0]
 80058e2:	4a06      	ldr	r2, [pc, #24]	@ (80058fc <vTaskSwitchContext+0xb4>)
 80058e4:	68fb      	ldr	r3, [r7, #12]
 80058e6:	6013      	str	r3, [r2, #0]
}
 80058e8:	bf00      	nop
 80058ea:	3714      	adds	r7, #20
 80058ec:	46bd      	mov	sp, r7
 80058ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80058f2:	4770      	bx	lr
 80058f4:	20001a1c 	.word	0x20001a1c
 80058f8:	20001a08 	.word	0x20001a08
 80058fc:	200019fc 	.word	0x200019fc
 8005900:	20001524 	.word	0x20001524
 8005904:	20001520 	.word	0x20001520

08005908 <vTaskPlaceOnEventList>:
/*-----------------------------------------------------------*/

void vTaskPlaceOnEventList( List_t * const pxEventList, const TickType_t xTicksToWait )
{
 8005908:	b580      	push	{r7, lr}
 800590a:	b084      	sub	sp, #16
 800590c:	af00      	add	r7, sp, #0
 800590e:	6078      	str	r0, [r7, #4]
 8005910:	6039      	str	r1, [r7, #0]
	configASSERT( pxEventList );
 8005912:	687b      	ldr	r3, [r7, #4]
 8005914:	2b00      	cmp	r3, #0
 8005916:	d10d      	bne.n	8005934 <vTaskPlaceOnEventList+0x2c>
	__asm volatile
 8005918:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800591c:	b672      	cpsid	i
 800591e:	f383 8811 	msr	BASEPRI, r3
 8005922:	f3bf 8f6f 	isb	sy
 8005926:	f3bf 8f4f 	dsb	sy
 800592a:	b662      	cpsie	i
 800592c:	60fb      	str	r3, [r7, #12]
}
 800592e:	bf00      	nop
 8005930:	bf00      	nop
 8005932:	e7fd      	b.n	8005930 <vTaskPlaceOnEventList+0x28>

	/* Place the event list item of the TCB in the appropriate event list.
	This is placed in the list in priority order so the highest priority task
	is the first to be woken by the event.  The queue that contains the event
	list is locked, preventing simultaneous access from interrupts. */
	vListInsert( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 8005934:	4b07      	ldr	r3, [pc, #28]	@ (8005954 <vTaskPlaceOnEventList+0x4c>)
 8005936:	681b      	ldr	r3, [r3, #0]
 8005938:	3318      	adds	r3, #24
 800593a:	4619      	mov	r1, r3
 800593c:	6878      	ldr	r0, [r7, #4]
 800593e:	f7fe fe3a 	bl	80045b6 <vListInsert>

	prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 8005942:	2101      	movs	r1, #1
 8005944:	6838      	ldr	r0, [r7, #0]
 8005946:	f000 fa8f 	bl	8005e68 <prvAddCurrentTaskToDelayedList>
}
 800594a:	bf00      	nop
 800594c:	3710      	adds	r7, #16
 800594e:	46bd      	mov	sp, r7
 8005950:	bd80      	pop	{r7, pc}
 8005952:	bf00      	nop
 8005954:	20001520 	.word	0x20001520

08005958 <vTaskPlaceOnEventListRestricted>:
/*-----------------------------------------------------------*/

#if( configUSE_TIMERS == 1 )

	void vTaskPlaceOnEventListRestricted( List_t * const pxEventList, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 8005958:	b580      	push	{r7, lr}
 800595a:	b086      	sub	sp, #24
 800595c:	af00      	add	r7, sp, #0
 800595e:	60f8      	str	r0, [r7, #12]
 8005960:	60b9      	str	r1, [r7, #8]
 8005962:	607a      	str	r2, [r7, #4]
		configASSERT( pxEventList );
 8005964:	68fb      	ldr	r3, [r7, #12]
 8005966:	2b00      	cmp	r3, #0
 8005968:	d10d      	bne.n	8005986 <vTaskPlaceOnEventListRestricted+0x2e>
	__asm volatile
 800596a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800596e:	b672      	cpsid	i
 8005970:	f383 8811 	msr	BASEPRI, r3
 8005974:	f3bf 8f6f 	isb	sy
 8005978:	f3bf 8f4f 	dsb	sy
 800597c:	b662      	cpsie	i
 800597e:	617b      	str	r3, [r7, #20]
}
 8005980:	bf00      	nop
 8005982:	bf00      	nop
 8005984:	e7fd      	b.n	8005982 <vTaskPlaceOnEventListRestricted+0x2a>

		/* Place the event list item of the TCB in the appropriate event list.
		In this case it is assume that this is the only task that is going to
		be waiting on this event list, so the faster vListInsertEnd() function
		can be used in place of vListInsert. */
		vListInsertEnd( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 8005986:	4b0a      	ldr	r3, [pc, #40]	@ (80059b0 <vTaskPlaceOnEventListRestricted+0x58>)
 8005988:	681b      	ldr	r3, [r3, #0]
 800598a:	3318      	adds	r3, #24
 800598c:	4619      	mov	r1, r3
 800598e:	68f8      	ldr	r0, [r7, #12]
 8005990:	f7fe fded 	bl	800456e <vListInsertEnd>

		/* If the task should block indefinitely then set the block time to a
		value that will be recognised as an indefinite delay inside the
		prvAddCurrentTaskToDelayedList() function. */
		if( xWaitIndefinitely != pdFALSE )
 8005994:	687b      	ldr	r3, [r7, #4]
 8005996:	2b00      	cmp	r3, #0
 8005998:	d002      	beq.n	80059a0 <vTaskPlaceOnEventListRestricted+0x48>
		{
			xTicksToWait = portMAX_DELAY;
 800599a:	f04f 33ff 	mov.w	r3, #4294967295
 800599e:	60bb      	str	r3, [r7, #8]
		}

		traceTASK_DELAY_UNTIL( ( xTickCount + xTicksToWait ) );
		prvAddCurrentTaskToDelayedList( xTicksToWait, xWaitIndefinitely );
 80059a0:	6879      	ldr	r1, [r7, #4]
 80059a2:	68b8      	ldr	r0, [r7, #8]
 80059a4:	f000 fa60 	bl	8005e68 <prvAddCurrentTaskToDelayedList>
	}
 80059a8:	bf00      	nop
 80059aa:	3718      	adds	r7, #24
 80059ac:	46bd      	mov	sp, r7
 80059ae:	bd80      	pop	{r7, pc}
 80059b0:	20001520 	.word	0x20001520

080059b4 <xTaskRemoveFromEventList>:

#endif /* configUSE_TIMERS */
/*-----------------------------------------------------------*/

BaseType_t xTaskRemoveFromEventList( const List_t * const pxEventList )
{
 80059b4:	b580      	push	{r7, lr}
 80059b6:	b086      	sub	sp, #24
 80059b8:	af00      	add	r7, sp, #0
 80059ba:	6078      	str	r0, [r7, #4]
	get called - the lock count on the queue will get modified instead.  This
	means exclusive access to the event list is guaranteed here.

	This function assumes that a check has already been made to ensure that
	pxEventList is not empty. */
	pxUnblockedTCB = listGET_OWNER_OF_HEAD_ENTRY( pxEventList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80059bc:	687b      	ldr	r3, [r7, #4]
 80059be:	68db      	ldr	r3, [r3, #12]
 80059c0:	68db      	ldr	r3, [r3, #12]
 80059c2:	613b      	str	r3, [r7, #16]
	configASSERT( pxUnblockedTCB );
 80059c4:	693b      	ldr	r3, [r7, #16]
 80059c6:	2b00      	cmp	r3, #0
 80059c8:	d10d      	bne.n	80059e6 <xTaskRemoveFromEventList+0x32>
	__asm volatile
 80059ca:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80059ce:	b672      	cpsid	i
 80059d0:	f383 8811 	msr	BASEPRI, r3
 80059d4:	f3bf 8f6f 	isb	sy
 80059d8:	f3bf 8f4f 	dsb	sy
 80059dc:	b662      	cpsie	i
 80059de:	60fb      	str	r3, [r7, #12]
}
 80059e0:	bf00      	nop
 80059e2:	bf00      	nop
 80059e4:	e7fd      	b.n	80059e2 <xTaskRemoveFromEventList+0x2e>
	( void ) uxListRemove( &( pxUnblockedTCB->xEventListItem ) );
 80059e6:	693b      	ldr	r3, [r7, #16]
 80059e8:	3318      	adds	r3, #24
 80059ea:	4618      	mov	r0, r3
 80059ec:	f7fe fe1c 	bl	8004628 <uxListRemove>

	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 80059f0:	4b1d      	ldr	r3, [pc, #116]	@ (8005a68 <xTaskRemoveFromEventList+0xb4>)
 80059f2:	681b      	ldr	r3, [r3, #0]
 80059f4:	2b00      	cmp	r3, #0
 80059f6:	d11d      	bne.n	8005a34 <xTaskRemoveFromEventList+0x80>
	{
		( void ) uxListRemove( &( pxUnblockedTCB->xStateListItem ) );
 80059f8:	693b      	ldr	r3, [r7, #16]
 80059fa:	3304      	adds	r3, #4
 80059fc:	4618      	mov	r0, r3
 80059fe:	f7fe fe13 	bl	8004628 <uxListRemove>
		prvAddTaskToReadyList( pxUnblockedTCB );
 8005a02:	693b      	ldr	r3, [r7, #16]
 8005a04:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8005a06:	4b19      	ldr	r3, [pc, #100]	@ (8005a6c <xTaskRemoveFromEventList+0xb8>)
 8005a08:	681b      	ldr	r3, [r3, #0]
 8005a0a:	429a      	cmp	r2, r3
 8005a0c:	d903      	bls.n	8005a16 <xTaskRemoveFromEventList+0x62>
 8005a0e:	693b      	ldr	r3, [r7, #16]
 8005a10:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005a12:	4a16      	ldr	r2, [pc, #88]	@ (8005a6c <xTaskRemoveFromEventList+0xb8>)
 8005a14:	6013      	str	r3, [r2, #0]
 8005a16:	693b      	ldr	r3, [r7, #16]
 8005a18:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8005a1a:	4613      	mov	r3, r2
 8005a1c:	009b      	lsls	r3, r3, #2
 8005a1e:	4413      	add	r3, r2
 8005a20:	009b      	lsls	r3, r3, #2
 8005a22:	4a13      	ldr	r2, [pc, #76]	@ (8005a70 <xTaskRemoveFromEventList+0xbc>)
 8005a24:	441a      	add	r2, r3
 8005a26:	693b      	ldr	r3, [r7, #16]
 8005a28:	3304      	adds	r3, #4
 8005a2a:	4619      	mov	r1, r3
 8005a2c:	4610      	mov	r0, r2
 8005a2e:	f7fe fd9e 	bl	800456e <vListInsertEnd>
 8005a32:	e005      	b.n	8005a40 <xTaskRemoveFromEventList+0x8c>
	}
	else
	{
		/* The delayed and ready lists cannot be accessed, so hold this task
		pending until the scheduler is resumed. */
		vListInsertEnd( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
 8005a34:	693b      	ldr	r3, [r7, #16]
 8005a36:	3318      	adds	r3, #24
 8005a38:	4619      	mov	r1, r3
 8005a3a:	480e      	ldr	r0, [pc, #56]	@ (8005a74 <xTaskRemoveFromEventList+0xc0>)
 8005a3c:	f7fe fd97 	bl	800456e <vListInsertEnd>
	}

	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 8005a40:	693b      	ldr	r3, [r7, #16]
 8005a42:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8005a44:	4b0c      	ldr	r3, [pc, #48]	@ (8005a78 <xTaskRemoveFromEventList+0xc4>)
 8005a46:	681b      	ldr	r3, [r3, #0]
 8005a48:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005a4a:	429a      	cmp	r2, r3
 8005a4c:	d905      	bls.n	8005a5a <xTaskRemoveFromEventList+0xa6>
	{
		/* Return true if the task removed from the event list has a higher
		priority than the calling task.  This allows the calling task to know if
		it should force a context switch now. */
		xReturn = pdTRUE;
 8005a4e:	2301      	movs	r3, #1
 8005a50:	617b      	str	r3, [r7, #20]

		/* Mark that a yield is pending in case the user is not using the
		"xHigherPriorityTaskWoken" parameter to an ISR safe FreeRTOS function. */
		xYieldPending = pdTRUE;
 8005a52:	4b0a      	ldr	r3, [pc, #40]	@ (8005a7c <xTaskRemoveFromEventList+0xc8>)
 8005a54:	2201      	movs	r2, #1
 8005a56:	601a      	str	r2, [r3, #0]
 8005a58:	e001      	b.n	8005a5e <xTaskRemoveFromEventList+0xaa>
	}
	else
	{
		xReturn = pdFALSE;
 8005a5a:	2300      	movs	r3, #0
 8005a5c:	617b      	str	r3, [r7, #20]
	}

	return xReturn;
 8005a5e:	697b      	ldr	r3, [r7, #20]
}
 8005a60:	4618      	mov	r0, r3
 8005a62:	3718      	adds	r7, #24
 8005a64:	46bd      	mov	sp, r7
 8005a66:	bd80      	pop	{r7, pc}
 8005a68:	20001a1c 	.word	0x20001a1c
 8005a6c:	200019fc 	.word	0x200019fc
 8005a70:	20001524 	.word	0x20001524
 8005a74:	200019b4 	.word	0x200019b4
 8005a78:	20001520 	.word	0x20001520
 8005a7c:	20001a08 	.word	0x20001a08

08005a80 <vTaskInternalSetTimeOutState>:
	taskEXIT_CRITICAL();
}
/*-----------------------------------------------------------*/

void vTaskInternalSetTimeOutState( TimeOut_t * const pxTimeOut )
{
 8005a80:	b480      	push	{r7}
 8005a82:	b083      	sub	sp, #12
 8005a84:	af00      	add	r7, sp, #0
 8005a86:	6078      	str	r0, [r7, #4]
	/* For internal use only as it does not use a critical section. */
	pxTimeOut->xOverflowCount = xNumOfOverflows;
 8005a88:	4b06      	ldr	r3, [pc, #24]	@ (8005aa4 <vTaskInternalSetTimeOutState+0x24>)
 8005a8a:	681a      	ldr	r2, [r3, #0]
 8005a8c:	687b      	ldr	r3, [r7, #4]
 8005a8e:	601a      	str	r2, [r3, #0]
	pxTimeOut->xTimeOnEntering = xTickCount;
 8005a90:	4b05      	ldr	r3, [pc, #20]	@ (8005aa8 <vTaskInternalSetTimeOutState+0x28>)
 8005a92:	681a      	ldr	r2, [r3, #0]
 8005a94:	687b      	ldr	r3, [r7, #4]
 8005a96:	605a      	str	r2, [r3, #4]
}
 8005a98:	bf00      	nop
 8005a9a:	370c      	adds	r7, #12
 8005a9c:	46bd      	mov	sp, r7
 8005a9e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005aa2:	4770      	bx	lr
 8005aa4:	20001a0c 	.word	0x20001a0c
 8005aa8:	200019f8 	.word	0x200019f8

08005aac <xTaskCheckForTimeOut>:
/*-----------------------------------------------------------*/

BaseType_t xTaskCheckForTimeOut( TimeOut_t * const pxTimeOut, TickType_t * const pxTicksToWait )
{
 8005aac:	b580      	push	{r7, lr}
 8005aae:	b088      	sub	sp, #32
 8005ab0:	af00      	add	r7, sp, #0
 8005ab2:	6078      	str	r0, [r7, #4]
 8005ab4:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;

	configASSERT( pxTimeOut );
 8005ab6:	687b      	ldr	r3, [r7, #4]
 8005ab8:	2b00      	cmp	r3, #0
 8005aba:	d10d      	bne.n	8005ad8 <xTaskCheckForTimeOut+0x2c>
	__asm volatile
 8005abc:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005ac0:	b672      	cpsid	i
 8005ac2:	f383 8811 	msr	BASEPRI, r3
 8005ac6:	f3bf 8f6f 	isb	sy
 8005aca:	f3bf 8f4f 	dsb	sy
 8005ace:	b662      	cpsie	i
 8005ad0:	613b      	str	r3, [r7, #16]
}
 8005ad2:	bf00      	nop
 8005ad4:	bf00      	nop
 8005ad6:	e7fd      	b.n	8005ad4 <xTaskCheckForTimeOut+0x28>
	configASSERT( pxTicksToWait );
 8005ad8:	683b      	ldr	r3, [r7, #0]
 8005ada:	2b00      	cmp	r3, #0
 8005adc:	d10d      	bne.n	8005afa <xTaskCheckForTimeOut+0x4e>
	__asm volatile
 8005ade:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005ae2:	b672      	cpsid	i
 8005ae4:	f383 8811 	msr	BASEPRI, r3
 8005ae8:	f3bf 8f6f 	isb	sy
 8005aec:	f3bf 8f4f 	dsb	sy
 8005af0:	b662      	cpsie	i
 8005af2:	60fb      	str	r3, [r7, #12]
}
 8005af4:	bf00      	nop
 8005af6:	bf00      	nop
 8005af8:	e7fd      	b.n	8005af6 <xTaskCheckForTimeOut+0x4a>

	taskENTER_CRITICAL();
 8005afa:	f000 fe7f 	bl	80067fc <vPortEnterCritical>
	{
		/* Minor optimisation.  The tick count cannot change in this block. */
		const TickType_t xConstTickCount = xTickCount;
 8005afe:	4b1d      	ldr	r3, [pc, #116]	@ (8005b74 <xTaskCheckForTimeOut+0xc8>)
 8005b00:	681b      	ldr	r3, [r3, #0]
 8005b02:	61bb      	str	r3, [r7, #24]
		const TickType_t xElapsedTime = xConstTickCount - pxTimeOut->xTimeOnEntering;
 8005b04:	687b      	ldr	r3, [r7, #4]
 8005b06:	685b      	ldr	r3, [r3, #4]
 8005b08:	69ba      	ldr	r2, [r7, #24]
 8005b0a:	1ad3      	subs	r3, r2, r3
 8005b0c:	617b      	str	r3, [r7, #20]
			}
			else
		#endif

		#if ( INCLUDE_vTaskSuspend == 1 )
			if( *pxTicksToWait == portMAX_DELAY )
 8005b0e:	683b      	ldr	r3, [r7, #0]
 8005b10:	681b      	ldr	r3, [r3, #0]
 8005b12:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005b16:	d102      	bne.n	8005b1e <xTaskCheckForTimeOut+0x72>
			{
				/* If INCLUDE_vTaskSuspend is set to 1 and the block time
				specified is the maximum block time then the task should block
				indefinitely, and therefore never time out. */
				xReturn = pdFALSE;
 8005b18:	2300      	movs	r3, #0
 8005b1a:	61fb      	str	r3, [r7, #28]
 8005b1c:	e023      	b.n	8005b66 <xTaskCheckForTimeOut+0xba>
			}
			else
		#endif

		if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) ) /*lint !e525 Indentation preferred as is to make code within pre-processor directives clearer. */
 8005b1e:	687b      	ldr	r3, [r7, #4]
 8005b20:	681a      	ldr	r2, [r3, #0]
 8005b22:	4b15      	ldr	r3, [pc, #84]	@ (8005b78 <xTaskCheckForTimeOut+0xcc>)
 8005b24:	681b      	ldr	r3, [r3, #0]
 8005b26:	429a      	cmp	r2, r3
 8005b28:	d007      	beq.n	8005b3a <xTaskCheckForTimeOut+0x8e>
 8005b2a:	687b      	ldr	r3, [r7, #4]
 8005b2c:	685b      	ldr	r3, [r3, #4]
 8005b2e:	69ba      	ldr	r2, [r7, #24]
 8005b30:	429a      	cmp	r2, r3
 8005b32:	d302      	bcc.n	8005b3a <xTaskCheckForTimeOut+0x8e>
			/* The tick count is greater than the time at which
			vTaskSetTimeout() was called, but has also overflowed since
			vTaskSetTimeOut() was called.  It must have wrapped all the way
			around and gone past again. This passed since vTaskSetTimeout()
			was called. */
			xReturn = pdTRUE;
 8005b34:	2301      	movs	r3, #1
 8005b36:	61fb      	str	r3, [r7, #28]
 8005b38:	e015      	b.n	8005b66 <xTaskCheckForTimeOut+0xba>
		}
		else if( xElapsedTime < *pxTicksToWait ) /*lint !e961 Explicit casting is only redundant with some compilers, whereas others require it to prevent integer conversion errors. */
 8005b3a:	683b      	ldr	r3, [r7, #0]
 8005b3c:	681b      	ldr	r3, [r3, #0]
 8005b3e:	697a      	ldr	r2, [r7, #20]
 8005b40:	429a      	cmp	r2, r3
 8005b42:	d20b      	bcs.n	8005b5c <xTaskCheckForTimeOut+0xb0>
		{
			/* Not a genuine timeout. Adjust parameters for time remaining. */
			*pxTicksToWait -= xElapsedTime;
 8005b44:	683b      	ldr	r3, [r7, #0]
 8005b46:	681a      	ldr	r2, [r3, #0]
 8005b48:	697b      	ldr	r3, [r7, #20]
 8005b4a:	1ad2      	subs	r2, r2, r3
 8005b4c:	683b      	ldr	r3, [r7, #0]
 8005b4e:	601a      	str	r2, [r3, #0]
			vTaskInternalSetTimeOutState( pxTimeOut );
 8005b50:	6878      	ldr	r0, [r7, #4]
 8005b52:	f7ff ff95 	bl	8005a80 <vTaskInternalSetTimeOutState>
			xReturn = pdFALSE;
 8005b56:	2300      	movs	r3, #0
 8005b58:	61fb      	str	r3, [r7, #28]
 8005b5a:	e004      	b.n	8005b66 <xTaskCheckForTimeOut+0xba>
		}
		else
		{
			*pxTicksToWait = 0;
 8005b5c:	683b      	ldr	r3, [r7, #0]
 8005b5e:	2200      	movs	r2, #0
 8005b60:	601a      	str	r2, [r3, #0]
			xReturn = pdTRUE;
 8005b62:	2301      	movs	r3, #1
 8005b64:	61fb      	str	r3, [r7, #28]
		}
	}
	taskEXIT_CRITICAL();
 8005b66:	f000 fe7f 	bl	8006868 <vPortExitCritical>

	return xReturn;
 8005b6a:	69fb      	ldr	r3, [r7, #28]
}
 8005b6c:	4618      	mov	r0, r3
 8005b6e:	3720      	adds	r7, #32
 8005b70:	46bd      	mov	sp, r7
 8005b72:	bd80      	pop	{r7, pc}
 8005b74:	200019f8 	.word	0x200019f8
 8005b78:	20001a0c 	.word	0x20001a0c

08005b7c <vTaskMissedYield>:
/*-----------------------------------------------------------*/

void vTaskMissedYield( void )
{
 8005b7c:	b480      	push	{r7}
 8005b7e:	af00      	add	r7, sp, #0
	xYieldPending = pdTRUE;
 8005b80:	4b03      	ldr	r3, [pc, #12]	@ (8005b90 <vTaskMissedYield+0x14>)
 8005b82:	2201      	movs	r2, #1
 8005b84:	601a      	str	r2, [r3, #0]
}
 8005b86:	bf00      	nop
 8005b88:	46bd      	mov	sp, r7
 8005b8a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005b8e:	4770      	bx	lr
 8005b90:	20001a08 	.word	0x20001a08

08005b94 <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 8005b94:	b580      	push	{r7, lr}
 8005b96:	b082      	sub	sp, #8
 8005b98:	af00      	add	r7, sp, #0
 8005b9a:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* See if any tasks have deleted themselves - if so then the idle task
		is responsible for freeing the deleted task's TCB and stack. */
		prvCheckTasksWaitingTermination();
 8005b9c:	f000 f852 	bl	8005c44 <prvCheckTasksWaitingTermination>

			A critical region is not required here as we are just reading from
			the list, and an occasional incorrect value will not matter.  If
			the ready list at the idle priority contains more than one task
			then a task other than the idle task is ready to execute. */
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 8005ba0:	4b06      	ldr	r3, [pc, #24]	@ (8005bbc <prvIdleTask+0x28>)
 8005ba2:	681b      	ldr	r3, [r3, #0]
 8005ba4:	2b01      	cmp	r3, #1
 8005ba6:	d9f9      	bls.n	8005b9c <prvIdleTask+0x8>
			{
				taskYIELD();
 8005ba8:	4b05      	ldr	r3, [pc, #20]	@ (8005bc0 <prvIdleTask+0x2c>)
 8005baa:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8005bae:	601a      	str	r2, [r3, #0]
 8005bb0:	f3bf 8f4f 	dsb	sy
 8005bb4:	f3bf 8f6f 	isb	sy
		prvCheckTasksWaitingTermination();
 8005bb8:	e7f0      	b.n	8005b9c <prvIdleTask+0x8>
 8005bba:	bf00      	nop
 8005bbc:	20001524 	.word	0x20001524
 8005bc0:	e000ed04 	.word	0xe000ed04

08005bc4 <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 8005bc4:	b580      	push	{r7, lr}
 8005bc6:	b082      	sub	sp, #8
 8005bc8:	af00      	add	r7, sp, #0
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8005bca:	2300      	movs	r3, #0
 8005bcc:	607b      	str	r3, [r7, #4]
 8005bce:	e00c      	b.n	8005bea <prvInitialiseTaskLists+0x26>
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 8005bd0:	687a      	ldr	r2, [r7, #4]
 8005bd2:	4613      	mov	r3, r2
 8005bd4:	009b      	lsls	r3, r3, #2
 8005bd6:	4413      	add	r3, r2
 8005bd8:	009b      	lsls	r3, r3, #2
 8005bda:	4a12      	ldr	r2, [pc, #72]	@ (8005c24 <prvInitialiseTaskLists+0x60>)
 8005bdc:	4413      	add	r3, r2
 8005bde:	4618      	mov	r0, r3
 8005be0:	f7fe fc98 	bl	8004514 <vListInitialise>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8005be4:	687b      	ldr	r3, [r7, #4]
 8005be6:	3301      	adds	r3, #1
 8005be8:	607b      	str	r3, [r7, #4]
 8005bea:	687b      	ldr	r3, [r7, #4]
 8005bec:	2b37      	cmp	r3, #55	@ 0x37
 8005bee:	d9ef      	bls.n	8005bd0 <prvInitialiseTaskLists+0xc>
	}

	vListInitialise( &xDelayedTaskList1 );
 8005bf0:	480d      	ldr	r0, [pc, #52]	@ (8005c28 <prvInitialiseTaskLists+0x64>)
 8005bf2:	f7fe fc8f 	bl	8004514 <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 8005bf6:	480d      	ldr	r0, [pc, #52]	@ (8005c2c <prvInitialiseTaskLists+0x68>)
 8005bf8:	f7fe fc8c 	bl	8004514 <vListInitialise>
	vListInitialise( &xPendingReadyList );
 8005bfc:	480c      	ldr	r0, [pc, #48]	@ (8005c30 <prvInitialiseTaskLists+0x6c>)
 8005bfe:	f7fe fc89 	bl	8004514 <vListInitialise>

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( &xTasksWaitingTermination );
 8005c02:	480c      	ldr	r0, [pc, #48]	@ (8005c34 <prvInitialiseTaskLists+0x70>)
 8005c04:	f7fe fc86 	bl	8004514 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskDelete */

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( &xSuspendedTaskList );
 8005c08:	480b      	ldr	r0, [pc, #44]	@ (8005c38 <prvInitialiseTaskLists+0x74>)
 8005c0a:	f7fe fc83 	bl	8004514 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskSuspend */

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
 8005c0e:	4b0b      	ldr	r3, [pc, #44]	@ (8005c3c <prvInitialiseTaskLists+0x78>)
 8005c10:	4a05      	ldr	r2, [pc, #20]	@ (8005c28 <prvInitialiseTaskLists+0x64>)
 8005c12:	601a      	str	r2, [r3, #0]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 8005c14:	4b0a      	ldr	r3, [pc, #40]	@ (8005c40 <prvInitialiseTaskLists+0x7c>)
 8005c16:	4a05      	ldr	r2, [pc, #20]	@ (8005c2c <prvInitialiseTaskLists+0x68>)
 8005c18:	601a      	str	r2, [r3, #0]
}
 8005c1a:	bf00      	nop
 8005c1c:	3708      	adds	r7, #8
 8005c1e:	46bd      	mov	sp, r7
 8005c20:	bd80      	pop	{r7, pc}
 8005c22:	bf00      	nop
 8005c24:	20001524 	.word	0x20001524
 8005c28:	20001984 	.word	0x20001984
 8005c2c:	20001998 	.word	0x20001998
 8005c30:	200019b4 	.word	0x200019b4
 8005c34:	200019c8 	.word	0x200019c8
 8005c38:	200019e0 	.word	0x200019e0
 8005c3c:	200019ac 	.word	0x200019ac
 8005c40:	200019b0 	.word	0x200019b0

08005c44 <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 8005c44:	b580      	push	{r7, lr}
 8005c46:	b082      	sub	sp, #8
 8005c48:	af00      	add	r7, sp, #0
	{
		TCB_t *pxTCB;

		/* uxDeletedTasksWaitingCleanUp is used to prevent taskENTER_CRITICAL()
		being called too often in the idle task. */
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8005c4a:	e019      	b.n	8005c80 <prvCheckTasksWaitingTermination+0x3c>
		{
			taskENTER_CRITICAL();
 8005c4c:	f000 fdd6 	bl	80067fc <vPortEnterCritical>
			{
				pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8005c50:	4b10      	ldr	r3, [pc, #64]	@ (8005c94 <prvCheckTasksWaitingTermination+0x50>)
 8005c52:	68db      	ldr	r3, [r3, #12]
 8005c54:	68db      	ldr	r3, [r3, #12]
 8005c56:	607b      	str	r3, [r7, #4]
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8005c58:	687b      	ldr	r3, [r7, #4]
 8005c5a:	3304      	adds	r3, #4
 8005c5c:	4618      	mov	r0, r3
 8005c5e:	f7fe fce3 	bl	8004628 <uxListRemove>
				--uxCurrentNumberOfTasks;
 8005c62:	4b0d      	ldr	r3, [pc, #52]	@ (8005c98 <prvCheckTasksWaitingTermination+0x54>)
 8005c64:	681b      	ldr	r3, [r3, #0]
 8005c66:	3b01      	subs	r3, #1
 8005c68:	4a0b      	ldr	r2, [pc, #44]	@ (8005c98 <prvCheckTasksWaitingTermination+0x54>)
 8005c6a:	6013      	str	r3, [r2, #0]
				--uxDeletedTasksWaitingCleanUp;
 8005c6c:	4b0b      	ldr	r3, [pc, #44]	@ (8005c9c <prvCheckTasksWaitingTermination+0x58>)
 8005c6e:	681b      	ldr	r3, [r3, #0]
 8005c70:	3b01      	subs	r3, #1
 8005c72:	4a0a      	ldr	r2, [pc, #40]	@ (8005c9c <prvCheckTasksWaitingTermination+0x58>)
 8005c74:	6013      	str	r3, [r2, #0]
			}
			taskEXIT_CRITICAL();
 8005c76:	f000 fdf7 	bl	8006868 <vPortExitCritical>

			prvDeleteTCB( pxTCB );
 8005c7a:	6878      	ldr	r0, [r7, #4]
 8005c7c:	f000 f810 	bl	8005ca0 <prvDeleteTCB>
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8005c80:	4b06      	ldr	r3, [pc, #24]	@ (8005c9c <prvCheckTasksWaitingTermination+0x58>)
 8005c82:	681b      	ldr	r3, [r3, #0]
 8005c84:	2b00      	cmp	r3, #0
 8005c86:	d1e1      	bne.n	8005c4c <prvCheckTasksWaitingTermination+0x8>
		}
	}
	#endif /* INCLUDE_vTaskDelete */
}
 8005c88:	bf00      	nop
 8005c8a:	bf00      	nop
 8005c8c:	3708      	adds	r7, #8
 8005c8e:	46bd      	mov	sp, r7
 8005c90:	bd80      	pop	{r7, pc}
 8005c92:	bf00      	nop
 8005c94:	200019c8 	.word	0x200019c8
 8005c98:	200019f4 	.word	0x200019f4
 8005c9c:	200019dc 	.word	0x200019dc

08005ca0 <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	static void prvDeleteTCB( TCB_t *pxTCB )
	{
 8005ca0:	b580      	push	{r7, lr}
 8005ca2:	b084      	sub	sp, #16
 8005ca4:	af00      	add	r7, sp, #0
 8005ca6:	6078      	str	r0, [r7, #4]
		#elif( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
		{
			/* The task could have been allocated statically or dynamically, so
			check what was statically allocated before trying to free the
			memory. */
			if( pxTCB->ucStaticallyAllocated == tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB )
 8005ca8:	687b      	ldr	r3, [r7, #4]
 8005caa:	f893 3059 	ldrb.w	r3, [r3, #89]	@ 0x59
 8005cae:	2b00      	cmp	r3, #0
 8005cb0:	d108      	bne.n	8005cc4 <prvDeleteTCB+0x24>
			{
				/* Both the stack and TCB were allocated dynamically, so both
				must be freed. */
				vPortFree( pxTCB->pxStack );
 8005cb2:	687b      	ldr	r3, [r7, #4]
 8005cb4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005cb6:	4618      	mov	r0, r3
 8005cb8:	f000 ff9c 	bl	8006bf4 <vPortFree>
				vPortFree( pxTCB );
 8005cbc:	6878      	ldr	r0, [r7, #4]
 8005cbe:	f000 ff99 	bl	8006bf4 <vPortFree>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
	}
 8005cc2:	e01b      	b.n	8005cfc <prvDeleteTCB+0x5c>
			else if( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_ONLY )
 8005cc4:	687b      	ldr	r3, [r7, #4]
 8005cc6:	f893 3059 	ldrb.w	r3, [r3, #89]	@ 0x59
 8005cca:	2b01      	cmp	r3, #1
 8005ccc:	d103      	bne.n	8005cd6 <prvDeleteTCB+0x36>
				vPortFree( pxTCB );
 8005cce:	6878      	ldr	r0, [r7, #4]
 8005cd0:	f000 ff90 	bl	8006bf4 <vPortFree>
	}
 8005cd4:	e012      	b.n	8005cfc <prvDeleteTCB+0x5c>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
 8005cd6:	687b      	ldr	r3, [r7, #4]
 8005cd8:	f893 3059 	ldrb.w	r3, [r3, #89]	@ 0x59
 8005cdc:	2b02      	cmp	r3, #2
 8005cde:	d00d      	beq.n	8005cfc <prvDeleteTCB+0x5c>
	__asm volatile
 8005ce0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005ce4:	b672      	cpsid	i
 8005ce6:	f383 8811 	msr	BASEPRI, r3
 8005cea:	f3bf 8f6f 	isb	sy
 8005cee:	f3bf 8f4f 	dsb	sy
 8005cf2:	b662      	cpsie	i
 8005cf4:	60fb      	str	r3, [r7, #12]
}
 8005cf6:	bf00      	nop
 8005cf8:	bf00      	nop
 8005cfa:	e7fd      	b.n	8005cf8 <prvDeleteTCB+0x58>
	}
 8005cfc:	bf00      	nop
 8005cfe:	3710      	adds	r7, #16
 8005d00:	46bd      	mov	sp, r7
 8005d02:	bd80      	pop	{r7, pc}

08005d04 <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 8005d04:	b480      	push	{r7}
 8005d06:	b083      	sub	sp, #12
 8005d08:	af00      	add	r7, sp, #0
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8005d0a:	4b0c      	ldr	r3, [pc, #48]	@ (8005d3c <prvResetNextTaskUnblockTime+0x38>)
 8005d0c:	681b      	ldr	r3, [r3, #0]
 8005d0e:	681b      	ldr	r3, [r3, #0]
 8005d10:	2b00      	cmp	r3, #0
 8005d12:	d104      	bne.n	8005d1e <prvResetNextTaskUnblockTime+0x1a>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
 8005d14:	4b0a      	ldr	r3, [pc, #40]	@ (8005d40 <prvResetNextTaskUnblockTime+0x3c>)
 8005d16:	f04f 32ff 	mov.w	r2, #4294967295
 8005d1a:	601a      	str	r2, [r3, #0]
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
	}
}
 8005d1c:	e008      	b.n	8005d30 <prvResetNextTaskUnblockTime+0x2c>
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8005d1e:	4b07      	ldr	r3, [pc, #28]	@ (8005d3c <prvResetNextTaskUnblockTime+0x38>)
 8005d20:	681b      	ldr	r3, [r3, #0]
 8005d22:	68db      	ldr	r3, [r3, #12]
 8005d24:	68db      	ldr	r3, [r3, #12]
 8005d26:	607b      	str	r3, [r7, #4]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 8005d28:	687b      	ldr	r3, [r7, #4]
 8005d2a:	685b      	ldr	r3, [r3, #4]
 8005d2c:	4a04      	ldr	r2, [pc, #16]	@ (8005d40 <prvResetNextTaskUnblockTime+0x3c>)
 8005d2e:	6013      	str	r3, [r2, #0]
}
 8005d30:	bf00      	nop
 8005d32:	370c      	adds	r7, #12
 8005d34:	46bd      	mov	sp, r7
 8005d36:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005d3a:	4770      	bx	lr
 8005d3c:	200019ac 	.word	0x200019ac
 8005d40:	20001a14 	.word	0x20001a14

08005d44 <xTaskGetSchedulerState>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )

	BaseType_t xTaskGetSchedulerState( void )
	{
 8005d44:	b480      	push	{r7}
 8005d46:	b083      	sub	sp, #12
 8005d48:	af00      	add	r7, sp, #0
	BaseType_t xReturn;

		if( xSchedulerRunning == pdFALSE )
 8005d4a:	4b0b      	ldr	r3, [pc, #44]	@ (8005d78 <xTaskGetSchedulerState+0x34>)
 8005d4c:	681b      	ldr	r3, [r3, #0]
 8005d4e:	2b00      	cmp	r3, #0
 8005d50:	d102      	bne.n	8005d58 <xTaskGetSchedulerState+0x14>
		{
			xReturn = taskSCHEDULER_NOT_STARTED;
 8005d52:	2301      	movs	r3, #1
 8005d54:	607b      	str	r3, [r7, #4]
 8005d56:	e008      	b.n	8005d6a <xTaskGetSchedulerState+0x26>
		}
		else
		{
			if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8005d58:	4b08      	ldr	r3, [pc, #32]	@ (8005d7c <xTaskGetSchedulerState+0x38>)
 8005d5a:	681b      	ldr	r3, [r3, #0]
 8005d5c:	2b00      	cmp	r3, #0
 8005d5e:	d102      	bne.n	8005d66 <xTaskGetSchedulerState+0x22>
			{
				xReturn = taskSCHEDULER_RUNNING;
 8005d60:	2302      	movs	r3, #2
 8005d62:	607b      	str	r3, [r7, #4]
 8005d64:	e001      	b.n	8005d6a <xTaskGetSchedulerState+0x26>
			}
			else
			{
				xReturn = taskSCHEDULER_SUSPENDED;
 8005d66:	2300      	movs	r3, #0
 8005d68:	607b      	str	r3, [r7, #4]
			}
		}

		return xReturn;
 8005d6a:	687b      	ldr	r3, [r7, #4]
	}
 8005d6c:	4618      	mov	r0, r3
 8005d6e:	370c      	adds	r7, #12
 8005d70:	46bd      	mov	sp, r7
 8005d72:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005d76:	4770      	bx	lr
 8005d78:	20001a00 	.word	0x20001a00
 8005d7c:	20001a1c 	.word	0x20001a1c

08005d80 <xTaskPriorityDisinherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityDisinherit( TaskHandle_t const pxMutexHolder )
	{
 8005d80:	b580      	push	{r7, lr}
 8005d82:	b086      	sub	sp, #24
 8005d84:	af00      	add	r7, sp, #0
 8005d86:	6078      	str	r0, [r7, #4]
	TCB_t * const pxTCB = pxMutexHolder;
 8005d88:	687b      	ldr	r3, [r7, #4]
 8005d8a:	613b      	str	r3, [r7, #16]
	BaseType_t xReturn = pdFALSE;
 8005d8c:	2300      	movs	r3, #0
 8005d8e:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 8005d90:	687b      	ldr	r3, [r7, #4]
 8005d92:	2b00      	cmp	r3, #0
 8005d94:	d05c      	beq.n	8005e50 <xTaskPriorityDisinherit+0xd0>
		{
			/* A task can only have an inherited priority if it holds the mutex.
			If the mutex is held by a task then it cannot be given from an
			interrupt, and if a mutex is given by the holding task then it must
			be the running state task. */
			configASSERT( pxTCB == pxCurrentTCB );
 8005d96:	4b31      	ldr	r3, [pc, #196]	@ (8005e5c <xTaskPriorityDisinherit+0xdc>)
 8005d98:	681b      	ldr	r3, [r3, #0]
 8005d9a:	693a      	ldr	r2, [r7, #16]
 8005d9c:	429a      	cmp	r2, r3
 8005d9e:	d00d      	beq.n	8005dbc <xTaskPriorityDisinherit+0x3c>
	__asm volatile
 8005da0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005da4:	b672      	cpsid	i
 8005da6:	f383 8811 	msr	BASEPRI, r3
 8005daa:	f3bf 8f6f 	isb	sy
 8005dae:	f3bf 8f4f 	dsb	sy
 8005db2:	b662      	cpsie	i
 8005db4:	60fb      	str	r3, [r7, #12]
}
 8005db6:	bf00      	nop
 8005db8:	bf00      	nop
 8005dba:	e7fd      	b.n	8005db8 <xTaskPriorityDisinherit+0x38>
			configASSERT( pxTCB->uxMutexesHeld );
 8005dbc:	693b      	ldr	r3, [r7, #16]
 8005dbe:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8005dc0:	2b00      	cmp	r3, #0
 8005dc2:	d10d      	bne.n	8005de0 <xTaskPriorityDisinherit+0x60>
	__asm volatile
 8005dc4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005dc8:	b672      	cpsid	i
 8005dca:	f383 8811 	msr	BASEPRI, r3
 8005dce:	f3bf 8f6f 	isb	sy
 8005dd2:	f3bf 8f4f 	dsb	sy
 8005dd6:	b662      	cpsie	i
 8005dd8:	60bb      	str	r3, [r7, #8]
}
 8005dda:	bf00      	nop
 8005ddc:	bf00      	nop
 8005dde:	e7fd      	b.n	8005ddc <xTaskPriorityDisinherit+0x5c>
			( pxTCB->uxMutexesHeld )--;
 8005de0:	693b      	ldr	r3, [r7, #16]
 8005de2:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8005de4:	1e5a      	subs	r2, r3, #1
 8005de6:	693b      	ldr	r3, [r7, #16]
 8005de8:	651a      	str	r2, [r3, #80]	@ 0x50

			/* Has the holder of the mutex inherited the priority of another
			task? */
			if( pxTCB->uxPriority != pxTCB->uxBasePriority )
 8005dea:	693b      	ldr	r3, [r7, #16]
 8005dec:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8005dee:	693b      	ldr	r3, [r7, #16]
 8005df0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8005df2:	429a      	cmp	r2, r3
 8005df4:	d02c      	beq.n	8005e50 <xTaskPriorityDisinherit+0xd0>
			{
				/* Only disinherit if no other mutexes are held. */
				if( pxTCB->uxMutexesHeld == ( UBaseType_t ) 0 )
 8005df6:	693b      	ldr	r3, [r7, #16]
 8005df8:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8005dfa:	2b00      	cmp	r3, #0
 8005dfc:	d128      	bne.n	8005e50 <xTaskPriorityDisinherit+0xd0>
					/* A task can only have an inherited priority if it holds
					the mutex.  If the mutex is held by a task then it cannot be
					given from an interrupt, and if a mutex is given by the
					holding task then it must be the running state task.  Remove
					the holding task from the ready list. */
					if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8005dfe:	693b      	ldr	r3, [r7, #16]
 8005e00:	3304      	adds	r3, #4
 8005e02:	4618      	mov	r0, r3
 8005e04:	f7fe fc10 	bl	8004628 <uxListRemove>
					}

					/* Disinherit the priority before adding the task into the
					new	ready list. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					pxTCB->uxPriority = pxTCB->uxBasePriority;
 8005e08:	693b      	ldr	r3, [r7, #16]
 8005e0a:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8005e0c:	693b      	ldr	r3, [r7, #16]
 8005e0e:	62da      	str	r2, [r3, #44]	@ 0x2c

					/* Reset the event list item value.  It cannot be in use for
					any other purpose if this task is running, and it must be
					running to give back the mutex. */
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8005e10:	693b      	ldr	r3, [r7, #16]
 8005e12:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005e14:	f1c3 0238 	rsb	r2, r3, #56	@ 0x38
 8005e18:	693b      	ldr	r3, [r7, #16]
 8005e1a:	619a      	str	r2, [r3, #24]
					prvAddTaskToReadyList( pxTCB );
 8005e1c:	693b      	ldr	r3, [r7, #16]
 8005e1e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8005e20:	4b0f      	ldr	r3, [pc, #60]	@ (8005e60 <xTaskPriorityDisinherit+0xe0>)
 8005e22:	681b      	ldr	r3, [r3, #0]
 8005e24:	429a      	cmp	r2, r3
 8005e26:	d903      	bls.n	8005e30 <xTaskPriorityDisinherit+0xb0>
 8005e28:	693b      	ldr	r3, [r7, #16]
 8005e2a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005e2c:	4a0c      	ldr	r2, [pc, #48]	@ (8005e60 <xTaskPriorityDisinherit+0xe0>)
 8005e2e:	6013      	str	r3, [r2, #0]
 8005e30:	693b      	ldr	r3, [r7, #16]
 8005e32:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8005e34:	4613      	mov	r3, r2
 8005e36:	009b      	lsls	r3, r3, #2
 8005e38:	4413      	add	r3, r2
 8005e3a:	009b      	lsls	r3, r3, #2
 8005e3c:	4a09      	ldr	r2, [pc, #36]	@ (8005e64 <xTaskPriorityDisinherit+0xe4>)
 8005e3e:	441a      	add	r2, r3
 8005e40:	693b      	ldr	r3, [r7, #16]
 8005e42:	3304      	adds	r3, #4
 8005e44:	4619      	mov	r1, r3
 8005e46:	4610      	mov	r0, r2
 8005e48:	f7fe fb91 	bl	800456e <vListInsertEnd>
					in an order different to that in which they were taken.
					If a context switch did not occur when the first mutex was
					returned, even if a task was waiting on it, then a context
					switch should occur when the last mutex is returned whether
					a task is waiting on it or not. */
					xReturn = pdTRUE;
 8005e4c:	2301      	movs	r3, #1
 8005e4e:	617b      	str	r3, [r7, #20]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 8005e50:	697b      	ldr	r3, [r7, #20]
	}
 8005e52:	4618      	mov	r0, r3
 8005e54:	3718      	adds	r7, #24
 8005e56:	46bd      	mov	sp, r7
 8005e58:	bd80      	pop	{r7, pc}
 8005e5a:	bf00      	nop
 8005e5c:	20001520 	.word	0x20001520
 8005e60:	200019fc 	.word	0x200019fc
 8005e64:	20001524 	.word	0x20001524

08005e68 <prvAddCurrentTaskToDelayedList>:
	}
#endif
/*-----------------------------------------------------------*/

static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
 8005e68:	b580      	push	{r7, lr}
 8005e6a:	b084      	sub	sp, #16
 8005e6c:	af00      	add	r7, sp, #0
 8005e6e:	6078      	str	r0, [r7, #4]
 8005e70:	6039      	str	r1, [r7, #0]
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
 8005e72:	4b21      	ldr	r3, [pc, #132]	@ (8005ef8 <prvAddCurrentTaskToDelayedList+0x90>)
 8005e74:	681b      	ldr	r3, [r3, #0]
 8005e76:	60fb      	str	r3, [r7, #12]
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8005e78:	4b20      	ldr	r3, [pc, #128]	@ (8005efc <prvAddCurrentTaskToDelayedList+0x94>)
 8005e7a:	681b      	ldr	r3, [r3, #0]
 8005e7c:	3304      	adds	r3, #4
 8005e7e:	4618      	mov	r0, r3
 8005e80:	f7fe fbd2 	bl	8004628 <uxListRemove>
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 8005e84:	687b      	ldr	r3, [r7, #4]
 8005e86:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005e8a:	d10a      	bne.n	8005ea2 <prvAddCurrentTaskToDelayedList+0x3a>
 8005e8c:	683b      	ldr	r3, [r7, #0]
 8005e8e:	2b00      	cmp	r3, #0
 8005e90:	d007      	beq.n	8005ea2 <prvAddCurrentTaskToDelayedList+0x3a>
		{
			/* Add the task to the suspended task list instead of a delayed task
			list to ensure it is not woken by a timing event.  It will block
			indefinitely. */
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8005e92:	4b1a      	ldr	r3, [pc, #104]	@ (8005efc <prvAddCurrentTaskToDelayedList+0x94>)
 8005e94:	681b      	ldr	r3, [r3, #0]
 8005e96:	3304      	adds	r3, #4
 8005e98:	4619      	mov	r1, r3
 8005e9a:	4819      	ldr	r0, [pc, #100]	@ (8005f00 <prvAddCurrentTaskToDelayedList+0x98>)
 8005e9c:	f7fe fb67 	bl	800456e <vListInsertEnd>

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
 8005ea0:	e026      	b.n	8005ef0 <prvAddCurrentTaskToDelayedList+0x88>
			xTimeToWake = xConstTickCount + xTicksToWait;
 8005ea2:	68fa      	ldr	r2, [r7, #12]
 8005ea4:	687b      	ldr	r3, [r7, #4]
 8005ea6:	4413      	add	r3, r2
 8005ea8:	60bb      	str	r3, [r7, #8]
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 8005eaa:	4b14      	ldr	r3, [pc, #80]	@ (8005efc <prvAddCurrentTaskToDelayedList+0x94>)
 8005eac:	681b      	ldr	r3, [r3, #0]
 8005eae:	68ba      	ldr	r2, [r7, #8]
 8005eb0:	605a      	str	r2, [r3, #4]
			if( xTimeToWake < xConstTickCount )
 8005eb2:	68ba      	ldr	r2, [r7, #8]
 8005eb4:	68fb      	ldr	r3, [r7, #12]
 8005eb6:	429a      	cmp	r2, r3
 8005eb8:	d209      	bcs.n	8005ece <prvAddCurrentTaskToDelayedList+0x66>
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8005eba:	4b12      	ldr	r3, [pc, #72]	@ (8005f04 <prvAddCurrentTaskToDelayedList+0x9c>)
 8005ebc:	681a      	ldr	r2, [r3, #0]
 8005ebe:	4b0f      	ldr	r3, [pc, #60]	@ (8005efc <prvAddCurrentTaskToDelayedList+0x94>)
 8005ec0:	681b      	ldr	r3, [r3, #0]
 8005ec2:	3304      	adds	r3, #4
 8005ec4:	4619      	mov	r1, r3
 8005ec6:	4610      	mov	r0, r2
 8005ec8:	f7fe fb75 	bl	80045b6 <vListInsert>
}
 8005ecc:	e010      	b.n	8005ef0 <prvAddCurrentTaskToDelayedList+0x88>
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8005ece:	4b0e      	ldr	r3, [pc, #56]	@ (8005f08 <prvAddCurrentTaskToDelayedList+0xa0>)
 8005ed0:	681a      	ldr	r2, [r3, #0]
 8005ed2:	4b0a      	ldr	r3, [pc, #40]	@ (8005efc <prvAddCurrentTaskToDelayedList+0x94>)
 8005ed4:	681b      	ldr	r3, [r3, #0]
 8005ed6:	3304      	adds	r3, #4
 8005ed8:	4619      	mov	r1, r3
 8005eda:	4610      	mov	r0, r2
 8005edc:	f7fe fb6b 	bl	80045b6 <vListInsert>
				if( xTimeToWake < xNextTaskUnblockTime )
 8005ee0:	4b0a      	ldr	r3, [pc, #40]	@ (8005f0c <prvAddCurrentTaskToDelayedList+0xa4>)
 8005ee2:	681b      	ldr	r3, [r3, #0]
 8005ee4:	68ba      	ldr	r2, [r7, #8]
 8005ee6:	429a      	cmp	r2, r3
 8005ee8:	d202      	bcs.n	8005ef0 <prvAddCurrentTaskToDelayedList+0x88>
					xNextTaskUnblockTime = xTimeToWake;
 8005eea:	4a08      	ldr	r2, [pc, #32]	@ (8005f0c <prvAddCurrentTaskToDelayedList+0xa4>)
 8005eec:	68bb      	ldr	r3, [r7, #8]
 8005eee:	6013      	str	r3, [r2, #0]
}
 8005ef0:	bf00      	nop
 8005ef2:	3710      	adds	r7, #16
 8005ef4:	46bd      	mov	sp, r7
 8005ef6:	bd80      	pop	{r7, pc}
 8005ef8:	200019f8 	.word	0x200019f8
 8005efc:	20001520 	.word	0x20001520
 8005f00:	200019e0 	.word	0x200019e0
 8005f04:	200019b0 	.word	0x200019b0
 8005f08:	200019ac 	.word	0x200019ac
 8005f0c:	20001a14 	.word	0x20001a14

08005f10 <xTimerCreateTimerTask>:
									TimerCallbackFunction_t pxCallbackFunction,
									Timer_t *pxNewTimer ) PRIVILEGED_FUNCTION;
/*-----------------------------------------------------------*/

BaseType_t xTimerCreateTimerTask( void )
{
 8005f10:	b580      	push	{r7, lr}
 8005f12:	b08a      	sub	sp, #40	@ 0x28
 8005f14:	af04      	add	r7, sp, #16
BaseType_t xReturn = pdFAIL;
 8005f16:	2300      	movs	r3, #0
 8005f18:	617b      	str	r3, [r7, #20]

	/* This function is called when the scheduler is started if
	configUSE_TIMERS is set to 1.  Check that the infrastructure used by the
	timer service task has been created/initialised.  If timers have already
	been created then the initialisation will already have been performed. */
	prvCheckForValidListAndQueue();
 8005f1a:	f000 fb21 	bl	8006560 <prvCheckForValidListAndQueue>

	if( xTimerQueue != NULL )
 8005f1e:	4b1e      	ldr	r3, [pc, #120]	@ (8005f98 <xTimerCreateTimerTask+0x88>)
 8005f20:	681b      	ldr	r3, [r3, #0]
 8005f22:	2b00      	cmp	r3, #0
 8005f24:	d021      	beq.n	8005f6a <xTimerCreateTimerTask+0x5a>
	{
		#if( configSUPPORT_STATIC_ALLOCATION == 1 )
		{
			StaticTask_t *pxTimerTaskTCBBuffer = NULL;
 8005f26:	2300      	movs	r3, #0
 8005f28:	60fb      	str	r3, [r7, #12]
			StackType_t *pxTimerTaskStackBuffer = NULL;
 8005f2a:	2300      	movs	r3, #0
 8005f2c:	60bb      	str	r3, [r7, #8]
			uint32_t ulTimerTaskStackSize;

			vApplicationGetTimerTaskMemory( &pxTimerTaskTCBBuffer, &pxTimerTaskStackBuffer, &ulTimerTaskStackSize );
 8005f2e:	1d3a      	adds	r2, r7, #4
 8005f30:	f107 0108 	add.w	r1, r7, #8
 8005f34:	f107 030c 	add.w	r3, r7, #12
 8005f38:	4618      	mov	r0, r3
 8005f3a:	f7fe fad1 	bl	80044e0 <vApplicationGetTimerTaskMemory>
			xTimerTaskHandle = xTaskCreateStatic(	prvTimerTask,
 8005f3e:	6879      	ldr	r1, [r7, #4]
 8005f40:	68bb      	ldr	r3, [r7, #8]
 8005f42:	68fa      	ldr	r2, [r7, #12]
 8005f44:	9202      	str	r2, [sp, #8]
 8005f46:	9301      	str	r3, [sp, #4]
 8005f48:	2302      	movs	r3, #2
 8005f4a:	9300      	str	r3, [sp, #0]
 8005f4c:	2300      	movs	r3, #0
 8005f4e:	460a      	mov	r2, r1
 8005f50:	4912      	ldr	r1, [pc, #72]	@ (8005f9c <xTimerCreateTimerTask+0x8c>)
 8005f52:	4813      	ldr	r0, [pc, #76]	@ (8005fa0 <xTimerCreateTimerTask+0x90>)
 8005f54:	f7ff f8ac 	bl	80050b0 <xTaskCreateStatic>
 8005f58:	4603      	mov	r3, r0
 8005f5a:	4a12      	ldr	r2, [pc, #72]	@ (8005fa4 <xTimerCreateTimerTask+0x94>)
 8005f5c:	6013      	str	r3, [r2, #0]
													NULL,
													( ( UBaseType_t ) configTIMER_TASK_PRIORITY ) | portPRIVILEGE_BIT,
													pxTimerTaskStackBuffer,
													pxTimerTaskTCBBuffer );

			if( xTimerTaskHandle != NULL )
 8005f5e:	4b11      	ldr	r3, [pc, #68]	@ (8005fa4 <xTimerCreateTimerTask+0x94>)
 8005f60:	681b      	ldr	r3, [r3, #0]
 8005f62:	2b00      	cmp	r3, #0
 8005f64:	d001      	beq.n	8005f6a <xTimerCreateTimerTask+0x5a>
			{
				xReturn = pdPASS;
 8005f66:	2301      	movs	r3, #1
 8005f68:	617b      	str	r3, [r7, #20]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	configASSERT( xReturn );
 8005f6a:	697b      	ldr	r3, [r7, #20]
 8005f6c:	2b00      	cmp	r3, #0
 8005f6e:	d10d      	bne.n	8005f8c <xTimerCreateTimerTask+0x7c>
	__asm volatile
 8005f70:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005f74:	b672      	cpsid	i
 8005f76:	f383 8811 	msr	BASEPRI, r3
 8005f7a:	f3bf 8f6f 	isb	sy
 8005f7e:	f3bf 8f4f 	dsb	sy
 8005f82:	b662      	cpsie	i
 8005f84:	613b      	str	r3, [r7, #16]
}
 8005f86:	bf00      	nop
 8005f88:	bf00      	nop
 8005f8a:	e7fd      	b.n	8005f88 <xTimerCreateTimerTask+0x78>
	return xReturn;
 8005f8c:	697b      	ldr	r3, [r7, #20]
}
 8005f8e:	4618      	mov	r0, r3
 8005f90:	3718      	adds	r7, #24
 8005f92:	46bd      	mov	sp, r7
 8005f94:	bd80      	pop	{r7, pc}
 8005f96:	bf00      	nop
 8005f98:	20001a50 	.word	0x20001a50
 8005f9c:	080077ac 	.word	0x080077ac
 8005fa0:	080060e9 	.word	0x080060e9
 8005fa4:	20001a54 	.word	0x20001a54

08005fa8 <xTimerGenericCommand>:
	}
}
/*-----------------------------------------------------------*/

BaseType_t xTimerGenericCommand( TimerHandle_t xTimer, const BaseType_t xCommandID, const TickType_t xOptionalValue, BaseType_t * const pxHigherPriorityTaskWoken, const TickType_t xTicksToWait )
{
 8005fa8:	b580      	push	{r7, lr}
 8005faa:	b08a      	sub	sp, #40	@ 0x28
 8005fac:	af00      	add	r7, sp, #0
 8005fae:	60f8      	str	r0, [r7, #12]
 8005fb0:	60b9      	str	r1, [r7, #8]
 8005fb2:	607a      	str	r2, [r7, #4]
 8005fb4:	603b      	str	r3, [r7, #0]
BaseType_t xReturn = pdFAIL;
 8005fb6:	2300      	movs	r3, #0
 8005fb8:	627b      	str	r3, [r7, #36]	@ 0x24
DaemonTaskMessage_t xMessage;

	configASSERT( xTimer );
 8005fba:	68fb      	ldr	r3, [r7, #12]
 8005fbc:	2b00      	cmp	r3, #0
 8005fbe:	d10d      	bne.n	8005fdc <xTimerGenericCommand+0x34>
	__asm volatile
 8005fc0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005fc4:	b672      	cpsid	i
 8005fc6:	f383 8811 	msr	BASEPRI, r3
 8005fca:	f3bf 8f6f 	isb	sy
 8005fce:	f3bf 8f4f 	dsb	sy
 8005fd2:	b662      	cpsie	i
 8005fd4:	623b      	str	r3, [r7, #32]
}
 8005fd6:	bf00      	nop
 8005fd8:	bf00      	nop
 8005fda:	e7fd      	b.n	8005fd8 <xTimerGenericCommand+0x30>

	/* Send a message to the timer service task to perform a particular action
	on a particular timer definition. */
	if( xTimerQueue != NULL )
 8005fdc:	4b19      	ldr	r3, [pc, #100]	@ (8006044 <xTimerGenericCommand+0x9c>)
 8005fde:	681b      	ldr	r3, [r3, #0]
 8005fe0:	2b00      	cmp	r3, #0
 8005fe2:	d02a      	beq.n	800603a <xTimerGenericCommand+0x92>
	{
		/* Send a command to the timer service task to start the xTimer timer. */
		xMessage.xMessageID = xCommandID;
 8005fe4:	68bb      	ldr	r3, [r7, #8]
 8005fe6:	613b      	str	r3, [r7, #16]
		xMessage.u.xTimerParameters.xMessageValue = xOptionalValue;
 8005fe8:	687b      	ldr	r3, [r7, #4]
 8005fea:	617b      	str	r3, [r7, #20]
		xMessage.u.xTimerParameters.pxTimer = xTimer;
 8005fec:	68fb      	ldr	r3, [r7, #12]
 8005fee:	61bb      	str	r3, [r7, #24]

		if( xCommandID < tmrFIRST_FROM_ISR_COMMAND )
 8005ff0:	68bb      	ldr	r3, [r7, #8]
 8005ff2:	2b05      	cmp	r3, #5
 8005ff4:	dc18      	bgt.n	8006028 <xTimerGenericCommand+0x80>
		{
			if( xTaskGetSchedulerState() == taskSCHEDULER_RUNNING )
 8005ff6:	f7ff fea5 	bl	8005d44 <xTaskGetSchedulerState>
 8005ffa:	4603      	mov	r3, r0
 8005ffc:	2b02      	cmp	r3, #2
 8005ffe:	d109      	bne.n	8006014 <xTimerGenericCommand+0x6c>
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, xTicksToWait );
 8006000:	4b10      	ldr	r3, [pc, #64]	@ (8006044 <xTimerGenericCommand+0x9c>)
 8006002:	6818      	ldr	r0, [r3, #0]
 8006004:	f107 0110 	add.w	r1, r7, #16
 8006008:	2300      	movs	r3, #0
 800600a:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800600c:	f7fe fc4c 	bl	80048a8 <xQueueGenericSend>
 8006010:	6278      	str	r0, [r7, #36]	@ 0x24
 8006012:	e012      	b.n	800603a <xTimerGenericCommand+0x92>
			}
			else
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, tmrNO_DELAY );
 8006014:	4b0b      	ldr	r3, [pc, #44]	@ (8006044 <xTimerGenericCommand+0x9c>)
 8006016:	6818      	ldr	r0, [r3, #0]
 8006018:	f107 0110 	add.w	r1, r7, #16
 800601c:	2300      	movs	r3, #0
 800601e:	2200      	movs	r2, #0
 8006020:	f7fe fc42 	bl	80048a8 <xQueueGenericSend>
 8006024:	6278      	str	r0, [r7, #36]	@ 0x24
 8006026:	e008      	b.n	800603a <xTimerGenericCommand+0x92>
			}
		}
		else
		{
			xReturn = xQueueSendToBackFromISR( xTimerQueue, &xMessage, pxHigherPriorityTaskWoken );
 8006028:	4b06      	ldr	r3, [pc, #24]	@ (8006044 <xTimerGenericCommand+0x9c>)
 800602a:	6818      	ldr	r0, [r3, #0]
 800602c:	f107 0110 	add.w	r1, r7, #16
 8006030:	2300      	movs	r3, #0
 8006032:	683a      	ldr	r2, [r7, #0]
 8006034:	f7fe fd42 	bl	8004abc <xQueueGenericSendFromISR>
 8006038:	6278      	str	r0, [r7, #36]	@ 0x24
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	return xReturn;
 800603a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
}
 800603c:	4618      	mov	r0, r3
 800603e:	3728      	adds	r7, #40	@ 0x28
 8006040:	46bd      	mov	sp, r7
 8006042:	bd80      	pop	{r7, pc}
 8006044:	20001a50 	.word	0x20001a50

08006048 <prvProcessExpiredTimer>:
	return pxTimer->pcTimerName;
}
/*-----------------------------------------------------------*/

static void prvProcessExpiredTimer( const TickType_t xNextExpireTime, const TickType_t xTimeNow )
{
 8006048:	b580      	push	{r7, lr}
 800604a:	b088      	sub	sp, #32
 800604c:	af02      	add	r7, sp, #8
 800604e:	6078      	str	r0, [r7, #4]
 8006050:	6039      	str	r1, [r7, #0]
BaseType_t xResult;
Timer_t * const pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8006052:	4b24      	ldr	r3, [pc, #144]	@ (80060e4 <prvProcessExpiredTimer+0x9c>)
 8006054:	681b      	ldr	r3, [r3, #0]
 8006056:	68db      	ldr	r3, [r3, #12]
 8006058:	68db      	ldr	r3, [r3, #12]
 800605a:	617b      	str	r3, [r7, #20]

	/* Remove the timer from the list of active timers.  A check has already
	been performed to ensure the list is not empty. */
	( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 800605c:	697b      	ldr	r3, [r7, #20]
 800605e:	3304      	adds	r3, #4
 8006060:	4618      	mov	r0, r3
 8006062:	f7fe fae1 	bl	8004628 <uxListRemove>
	traceTIMER_EXPIRED( pxTimer );

	/* If the timer is an auto reload timer then calculate the next
	expiry time and re-insert the timer in the list of active timers. */
	if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 8006066:	697b      	ldr	r3, [r7, #20]
 8006068:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800606c:	f003 0304 	and.w	r3, r3, #4
 8006070:	2b00      	cmp	r3, #0
 8006072:	d025      	beq.n	80060c0 <prvProcessExpiredTimer+0x78>
	{
		/* The timer is inserted into a list using a time relative to anything
		other than the current time.  It will therefore be inserted into the
		correct list relative to the time this task thinks it is now. */
		if( prvInsertTimerInActiveList( pxTimer, ( xNextExpireTime + pxTimer->xTimerPeriodInTicks ), xTimeNow, xNextExpireTime ) != pdFALSE )
 8006074:	697b      	ldr	r3, [r7, #20]
 8006076:	699a      	ldr	r2, [r3, #24]
 8006078:	687b      	ldr	r3, [r7, #4]
 800607a:	18d1      	adds	r1, r2, r3
 800607c:	687b      	ldr	r3, [r7, #4]
 800607e:	683a      	ldr	r2, [r7, #0]
 8006080:	6978      	ldr	r0, [r7, #20]
 8006082:	f000 f8d7 	bl	8006234 <prvInsertTimerInActiveList>
 8006086:	4603      	mov	r3, r0
 8006088:	2b00      	cmp	r3, #0
 800608a:	d022      	beq.n	80060d2 <prvProcessExpiredTimer+0x8a>
		{
			/* The timer expired before it was added to the active timer
			list.  Reload it now.  */
			xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 800608c:	2300      	movs	r3, #0
 800608e:	9300      	str	r3, [sp, #0]
 8006090:	2300      	movs	r3, #0
 8006092:	687a      	ldr	r2, [r7, #4]
 8006094:	2100      	movs	r1, #0
 8006096:	6978      	ldr	r0, [r7, #20]
 8006098:	f7ff ff86 	bl	8005fa8 <xTimerGenericCommand>
 800609c:	6138      	str	r0, [r7, #16]
			configASSERT( xResult );
 800609e:	693b      	ldr	r3, [r7, #16]
 80060a0:	2b00      	cmp	r3, #0
 80060a2:	d116      	bne.n	80060d2 <prvProcessExpiredTimer+0x8a>
	__asm volatile
 80060a4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80060a8:	b672      	cpsid	i
 80060aa:	f383 8811 	msr	BASEPRI, r3
 80060ae:	f3bf 8f6f 	isb	sy
 80060b2:	f3bf 8f4f 	dsb	sy
 80060b6:	b662      	cpsie	i
 80060b8:	60fb      	str	r3, [r7, #12]
}
 80060ba:	bf00      	nop
 80060bc:	bf00      	nop
 80060be:	e7fd      	b.n	80060bc <prvProcessExpiredTimer+0x74>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 80060c0:	697b      	ldr	r3, [r7, #20]
 80060c2:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 80060c6:	f023 0301 	bic.w	r3, r3, #1
 80060ca:	b2da      	uxtb	r2, r3
 80060cc:	697b      	ldr	r3, [r7, #20]
 80060ce:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
		mtCOVERAGE_TEST_MARKER();
	}

	/* Call the timer callback. */
	pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 80060d2:	697b      	ldr	r3, [r7, #20]
 80060d4:	6a1b      	ldr	r3, [r3, #32]
 80060d6:	6978      	ldr	r0, [r7, #20]
 80060d8:	4798      	blx	r3
}
 80060da:	bf00      	nop
 80060dc:	3718      	adds	r7, #24
 80060de:	46bd      	mov	sp, r7
 80060e0:	bd80      	pop	{r7, pc}
 80060e2:	bf00      	nop
 80060e4:	20001a48 	.word	0x20001a48

080060e8 <prvTimerTask>:
/*-----------------------------------------------------------*/

static portTASK_FUNCTION( prvTimerTask, pvParameters )
{
 80060e8:	b580      	push	{r7, lr}
 80060ea:	b084      	sub	sp, #16
 80060ec:	af00      	add	r7, sp, #0
 80060ee:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* Query the timers list to see if it contains any timers, and if so,
		obtain the time at which the next timer will expire. */
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 80060f0:	f107 0308 	add.w	r3, r7, #8
 80060f4:	4618      	mov	r0, r3
 80060f6:	f000 f859 	bl	80061ac <prvGetNextExpireTime>
 80060fa:	60f8      	str	r0, [r7, #12]

		/* If a timer has expired, process it.  Otherwise, block this task
		until either a timer does expire, or a command is received. */
		prvProcessTimerOrBlockTask( xNextExpireTime, xListWasEmpty );
 80060fc:	68bb      	ldr	r3, [r7, #8]
 80060fe:	4619      	mov	r1, r3
 8006100:	68f8      	ldr	r0, [r7, #12]
 8006102:	f000 f805 	bl	8006110 <prvProcessTimerOrBlockTask>

		/* Empty the command queue. */
		prvProcessReceivedCommands();
 8006106:	f000 f8d7 	bl	80062b8 <prvProcessReceivedCommands>
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 800610a:	bf00      	nop
 800610c:	e7f0      	b.n	80060f0 <prvTimerTask+0x8>
	...

08006110 <prvProcessTimerOrBlockTask>:
	}
}
/*-----------------------------------------------------------*/

static void prvProcessTimerOrBlockTask( const TickType_t xNextExpireTime, BaseType_t xListWasEmpty )
{
 8006110:	b580      	push	{r7, lr}
 8006112:	b084      	sub	sp, #16
 8006114:	af00      	add	r7, sp, #0
 8006116:	6078      	str	r0, [r7, #4]
 8006118:	6039      	str	r1, [r7, #0]
TickType_t xTimeNow;
BaseType_t xTimerListsWereSwitched;

	vTaskSuspendAll();
 800611a:	f7ff fa1b 	bl	8005554 <vTaskSuspendAll>
		/* Obtain the time now to make an assessment as to whether the timer
		has expired or not.  If obtaining the time causes the lists to switch
		then don't process this timer as any timers that remained in the list
		when the lists were switched will have been processed within the
		prvSampleTimeNow() function. */
		xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 800611e:	f107 0308 	add.w	r3, r7, #8
 8006122:	4618      	mov	r0, r3
 8006124:	f000 f866 	bl	80061f4 <prvSampleTimeNow>
 8006128:	60f8      	str	r0, [r7, #12]
		if( xTimerListsWereSwitched == pdFALSE )
 800612a:	68bb      	ldr	r3, [r7, #8]
 800612c:	2b00      	cmp	r3, #0
 800612e:	d130      	bne.n	8006192 <prvProcessTimerOrBlockTask+0x82>
		{
			/* The tick count has not overflowed, has the timer expired? */
			if( ( xListWasEmpty == pdFALSE ) && ( xNextExpireTime <= xTimeNow ) )
 8006130:	683b      	ldr	r3, [r7, #0]
 8006132:	2b00      	cmp	r3, #0
 8006134:	d10a      	bne.n	800614c <prvProcessTimerOrBlockTask+0x3c>
 8006136:	687a      	ldr	r2, [r7, #4]
 8006138:	68fb      	ldr	r3, [r7, #12]
 800613a:	429a      	cmp	r2, r3
 800613c:	d806      	bhi.n	800614c <prvProcessTimerOrBlockTask+0x3c>
			{
				( void ) xTaskResumeAll();
 800613e:	f7ff fa17 	bl	8005570 <xTaskResumeAll>
				prvProcessExpiredTimer( xNextExpireTime, xTimeNow );
 8006142:	68f9      	ldr	r1, [r7, #12]
 8006144:	6878      	ldr	r0, [r7, #4]
 8006146:	f7ff ff7f 	bl	8006048 <prvProcessExpiredTimer>
		else
		{
			( void ) xTaskResumeAll();
		}
	}
}
 800614a:	e024      	b.n	8006196 <prvProcessTimerOrBlockTask+0x86>
				if( xListWasEmpty != pdFALSE )
 800614c:	683b      	ldr	r3, [r7, #0]
 800614e:	2b00      	cmp	r3, #0
 8006150:	d008      	beq.n	8006164 <prvProcessTimerOrBlockTask+0x54>
					xListWasEmpty = listLIST_IS_EMPTY( pxOverflowTimerList );
 8006152:	4b13      	ldr	r3, [pc, #76]	@ (80061a0 <prvProcessTimerOrBlockTask+0x90>)
 8006154:	681b      	ldr	r3, [r3, #0]
 8006156:	681b      	ldr	r3, [r3, #0]
 8006158:	2b00      	cmp	r3, #0
 800615a:	d101      	bne.n	8006160 <prvProcessTimerOrBlockTask+0x50>
 800615c:	2301      	movs	r3, #1
 800615e:	e000      	b.n	8006162 <prvProcessTimerOrBlockTask+0x52>
 8006160:	2300      	movs	r3, #0
 8006162:	603b      	str	r3, [r7, #0]
				vQueueWaitForMessageRestricted( xTimerQueue, ( xNextExpireTime - xTimeNow ), xListWasEmpty );
 8006164:	4b0f      	ldr	r3, [pc, #60]	@ (80061a4 <prvProcessTimerOrBlockTask+0x94>)
 8006166:	6818      	ldr	r0, [r3, #0]
 8006168:	687a      	ldr	r2, [r7, #4]
 800616a:	68fb      	ldr	r3, [r7, #12]
 800616c:	1ad3      	subs	r3, r2, r3
 800616e:	683a      	ldr	r2, [r7, #0]
 8006170:	4619      	mov	r1, r3
 8006172:	f7fe ff69 	bl	8005048 <vQueueWaitForMessageRestricted>
				if( xTaskResumeAll() == pdFALSE )
 8006176:	f7ff f9fb 	bl	8005570 <xTaskResumeAll>
 800617a:	4603      	mov	r3, r0
 800617c:	2b00      	cmp	r3, #0
 800617e:	d10a      	bne.n	8006196 <prvProcessTimerOrBlockTask+0x86>
					portYIELD_WITHIN_API();
 8006180:	4b09      	ldr	r3, [pc, #36]	@ (80061a8 <prvProcessTimerOrBlockTask+0x98>)
 8006182:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8006186:	601a      	str	r2, [r3, #0]
 8006188:	f3bf 8f4f 	dsb	sy
 800618c:	f3bf 8f6f 	isb	sy
}
 8006190:	e001      	b.n	8006196 <prvProcessTimerOrBlockTask+0x86>
			( void ) xTaskResumeAll();
 8006192:	f7ff f9ed 	bl	8005570 <xTaskResumeAll>
}
 8006196:	bf00      	nop
 8006198:	3710      	adds	r7, #16
 800619a:	46bd      	mov	sp, r7
 800619c:	bd80      	pop	{r7, pc}
 800619e:	bf00      	nop
 80061a0:	20001a4c 	.word	0x20001a4c
 80061a4:	20001a50 	.word	0x20001a50
 80061a8:	e000ed04 	.word	0xe000ed04

080061ac <prvGetNextExpireTime>:
/*-----------------------------------------------------------*/

static TickType_t prvGetNextExpireTime( BaseType_t * const pxListWasEmpty )
{
 80061ac:	b480      	push	{r7}
 80061ae:	b085      	sub	sp, #20
 80061b0:	af00      	add	r7, sp, #0
 80061b2:	6078      	str	r0, [r7, #4]
	the timer with the nearest expiry time will expire.  If there are no
	active timers then just set the next expire time to 0.  That will cause
	this task to unblock when the tick count overflows, at which point the
	timer lists will be switched and the next expiry time can be
	re-assessed.  */
	*pxListWasEmpty = listLIST_IS_EMPTY( pxCurrentTimerList );
 80061b4:	4b0e      	ldr	r3, [pc, #56]	@ (80061f0 <prvGetNextExpireTime+0x44>)
 80061b6:	681b      	ldr	r3, [r3, #0]
 80061b8:	681b      	ldr	r3, [r3, #0]
 80061ba:	2b00      	cmp	r3, #0
 80061bc:	d101      	bne.n	80061c2 <prvGetNextExpireTime+0x16>
 80061be:	2201      	movs	r2, #1
 80061c0:	e000      	b.n	80061c4 <prvGetNextExpireTime+0x18>
 80061c2:	2200      	movs	r2, #0
 80061c4:	687b      	ldr	r3, [r7, #4]
 80061c6:	601a      	str	r2, [r3, #0]
	if( *pxListWasEmpty == pdFALSE )
 80061c8:	687b      	ldr	r3, [r7, #4]
 80061ca:	681b      	ldr	r3, [r3, #0]
 80061cc:	2b00      	cmp	r3, #0
 80061ce:	d105      	bne.n	80061dc <prvGetNextExpireTime+0x30>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 80061d0:	4b07      	ldr	r3, [pc, #28]	@ (80061f0 <prvGetNextExpireTime+0x44>)
 80061d2:	681b      	ldr	r3, [r3, #0]
 80061d4:	68db      	ldr	r3, [r3, #12]
 80061d6:	681b      	ldr	r3, [r3, #0]
 80061d8:	60fb      	str	r3, [r7, #12]
 80061da:	e001      	b.n	80061e0 <prvGetNextExpireTime+0x34>
	}
	else
	{
		/* Ensure the task unblocks when the tick count rolls over. */
		xNextExpireTime = ( TickType_t ) 0U;
 80061dc:	2300      	movs	r3, #0
 80061de:	60fb      	str	r3, [r7, #12]
	}

	return xNextExpireTime;
 80061e0:	68fb      	ldr	r3, [r7, #12]
}
 80061e2:	4618      	mov	r0, r3
 80061e4:	3714      	adds	r7, #20
 80061e6:	46bd      	mov	sp, r7
 80061e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80061ec:	4770      	bx	lr
 80061ee:	bf00      	nop
 80061f0:	20001a48 	.word	0x20001a48

080061f4 <prvSampleTimeNow>:
/*-----------------------------------------------------------*/

static TickType_t prvSampleTimeNow( BaseType_t * const pxTimerListsWereSwitched )
{
 80061f4:	b580      	push	{r7, lr}
 80061f6:	b084      	sub	sp, #16
 80061f8:	af00      	add	r7, sp, #0
 80061fa:	6078      	str	r0, [r7, #4]
TickType_t xTimeNow;
PRIVILEGED_DATA static TickType_t xLastTime = ( TickType_t ) 0U; /*lint !e956 Variable is only accessible to one task. */

	xTimeNow = xTaskGetTickCount();
 80061fc:	f7ff fa58 	bl	80056b0 <xTaskGetTickCount>
 8006200:	60f8      	str	r0, [r7, #12]

	if( xTimeNow < xLastTime )
 8006202:	4b0b      	ldr	r3, [pc, #44]	@ (8006230 <prvSampleTimeNow+0x3c>)
 8006204:	681b      	ldr	r3, [r3, #0]
 8006206:	68fa      	ldr	r2, [r7, #12]
 8006208:	429a      	cmp	r2, r3
 800620a:	d205      	bcs.n	8006218 <prvSampleTimeNow+0x24>
	{
		prvSwitchTimerLists();
 800620c:	f000 f940 	bl	8006490 <prvSwitchTimerLists>
		*pxTimerListsWereSwitched = pdTRUE;
 8006210:	687b      	ldr	r3, [r7, #4]
 8006212:	2201      	movs	r2, #1
 8006214:	601a      	str	r2, [r3, #0]
 8006216:	e002      	b.n	800621e <prvSampleTimeNow+0x2a>
	}
	else
	{
		*pxTimerListsWereSwitched = pdFALSE;
 8006218:	687b      	ldr	r3, [r7, #4]
 800621a:	2200      	movs	r2, #0
 800621c:	601a      	str	r2, [r3, #0]
	}

	xLastTime = xTimeNow;
 800621e:	4a04      	ldr	r2, [pc, #16]	@ (8006230 <prvSampleTimeNow+0x3c>)
 8006220:	68fb      	ldr	r3, [r7, #12]
 8006222:	6013      	str	r3, [r2, #0]

	return xTimeNow;
 8006224:	68fb      	ldr	r3, [r7, #12]
}
 8006226:	4618      	mov	r0, r3
 8006228:	3710      	adds	r7, #16
 800622a:	46bd      	mov	sp, r7
 800622c:	bd80      	pop	{r7, pc}
 800622e:	bf00      	nop
 8006230:	20001a58 	.word	0x20001a58

08006234 <prvInsertTimerInActiveList>:
/*-----------------------------------------------------------*/

static BaseType_t prvInsertTimerInActiveList( Timer_t * const pxTimer, const TickType_t xNextExpiryTime, const TickType_t xTimeNow, const TickType_t xCommandTime )
{
 8006234:	b580      	push	{r7, lr}
 8006236:	b086      	sub	sp, #24
 8006238:	af00      	add	r7, sp, #0
 800623a:	60f8      	str	r0, [r7, #12]
 800623c:	60b9      	str	r1, [r7, #8]
 800623e:	607a      	str	r2, [r7, #4]
 8006240:	603b      	str	r3, [r7, #0]
BaseType_t xProcessTimerNow = pdFALSE;
 8006242:	2300      	movs	r3, #0
 8006244:	617b      	str	r3, [r7, #20]

	listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xNextExpiryTime );
 8006246:	68fb      	ldr	r3, [r7, #12]
 8006248:	68ba      	ldr	r2, [r7, #8]
 800624a:	605a      	str	r2, [r3, #4]
	listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 800624c:	68fb      	ldr	r3, [r7, #12]
 800624e:	68fa      	ldr	r2, [r7, #12]
 8006250:	611a      	str	r2, [r3, #16]

	if( xNextExpiryTime <= xTimeNow )
 8006252:	68ba      	ldr	r2, [r7, #8]
 8006254:	687b      	ldr	r3, [r7, #4]
 8006256:	429a      	cmp	r2, r3
 8006258:	d812      	bhi.n	8006280 <prvInsertTimerInActiveList+0x4c>
	{
		/* Has the expiry time elapsed between the command to start/reset a
		timer was issued, and the time the command was processed? */
		if( ( ( TickType_t ) ( xTimeNow - xCommandTime ) ) >= pxTimer->xTimerPeriodInTicks ) /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800625a:	687a      	ldr	r2, [r7, #4]
 800625c:	683b      	ldr	r3, [r7, #0]
 800625e:	1ad2      	subs	r2, r2, r3
 8006260:	68fb      	ldr	r3, [r7, #12]
 8006262:	699b      	ldr	r3, [r3, #24]
 8006264:	429a      	cmp	r2, r3
 8006266:	d302      	bcc.n	800626e <prvInsertTimerInActiveList+0x3a>
		{
			/* The time between a command being issued and the command being
			processed actually exceeds the timers period.  */
			xProcessTimerNow = pdTRUE;
 8006268:	2301      	movs	r3, #1
 800626a:	617b      	str	r3, [r7, #20]
 800626c:	e01b      	b.n	80062a6 <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxOverflowTimerList, &( pxTimer->xTimerListItem ) );
 800626e:	4b10      	ldr	r3, [pc, #64]	@ (80062b0 <prvInsertTimerInActiveList+0x7c>)
 8006270:	681a      	ldr	r2, [r3, #0]
 8006272:	68fb      	ldr	r3, [r7, #12]
 8006274:	3304      	adds	r3, #4
 8006276:	4619      	mov	r1, r3
 8006278:	4610      	mov	r0, r2
 800627a:	f7fe f99c 	bl	80045b6 <vListInsert>
 800627e:	e012      	b.n	80062a6 <prvInsertTimerInActiveList+0x72>
		}
	}
	else
	{
		if( ( xTimeNow < xCommandTime ) && ( xNextExpiryTime >= xCommandTime ) )
 8006280:	687a      	ldr	r2, [r7, #4]
 8006282:	683b      	ldr	r3, [r7, #0]
 8006284:	429a      	cmp	r2, r3
 8006286:	d206      	bcs.n	8006296 <prvInsertTimerInActiveList+0x62>
 8006288:	68ba      	ldr	r2, [r7, #8]
 800628a:	683b      	ldr	r3, [r7, #0]
 800628c:	429a      	cmp	r2, r3
 800628e:	d302      	bcc.n	8006296 <prvInsertTimerInActiveList+0x62>
		{
			/* If, since the command was issued, the tick count has overflowed
			but the expiry time has not, then the timer must have already passed
			its expiry time and should be processed immediately. */
			xProcessTimerNow = pdTRUE;
 8006290:	2301      	movs	r3, #1
 8006292:	617b      	str	r3, [r7, #20]
 8006294:	e007      	b.n	80062a6 <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 8006296:	4b07      	ldr	r3, [pc, #28]	@ (80062b4 <prvInsertTimerInActiveList+0x80>)
 8006298:	681a      	ldr	r2, [r3, #0]
 800629a:	68fb      	ldr	r3, [r7, #12]
 800629c:	3304      	adds	r3, #4
 800629e:	4619      	mov	r1, r3
 80062a0:	4610      	mov	r0, r2
 80062a2:	f7fe f988 	bl	80045b6 <vListInsert>
		}
	}

	return xProcessTimerNow;
 80062a6:	697b      	ldr	r3, [r7, #20]
}
 80062a8:	4618      	mov	r0, r3
 80062aa:	3718      	adds	r7, #24
 80062ac:	46bd      	mov	sp, r7
 80062ae:	bd80      	pop	{r7, pc}
 80062b0:	20001a4c 	.word	0x20001a4c
 80062b4:	20001a48 	.word	0x20001a48

080062b8 <prvProcessReceivedCommands>:
/*-----------------------------------------------------------*/

static void	prvProcessReceivedCommands( void )
{
 80062b8:	b580      	push	{r7, lr}
 80062ba:	b08e      	sub	sp, #56	@ 0x38
 80062bc:	af02      	add	r7, sp, #8
DaemonTaskMessage_t xMessage;
Timer_t *pxTimer;
BaseType_t xTimerListsWereSwitched, xResult;
TickType_t xTimeNow;

	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 80062be:	e0d4      	b.n	800646a <prvProcessReceivedCommands+0x1b2>
	{
		#if ( INCLUDE_xTimerPendFunctionCall == 1 )
		{
			/* Negative commands are pended function calls rather than timer
			commands. */
			if( xMessage.xMessageID < ( BaseType_t ) 0 )
 80062c0:	687b      	ldr	r3, [r7, #4]
 80062c2:	2b00      	cmp	r3, #0
 80062c4:	da1b      	bge.n	80062fe <prvProcessReceivedCommands+0x46>
			{
				const CallbackParameters_t * const pxCallback = &( xMessage.u.xCallbackParameters );
 80062c6:	1d3b      	adds	r3, r7, #4
 80062c8:	3304      	adds	r3, #4
 80062ca:	62fb      	str	r3, [r7, #44]	@ 0x2c

				/* The timer uses the xCallbackParameters member to request a
				callback be executed.  Check the callback is not NULL. */
				configASSERT( pxCallback );
 80062cc:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80062ce:	2b00      	cmp	r3, #0
 80062d0:	d10d      	bne.n	80062ee <prvProcessReceivedCommands+0x36>
	__asm volatile
 80062d2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80062d6:	b672      	cpsid	i
 80062d8:	f383 8811 	msr	BASEPRI, r3
 80062dc:	f3bf 8f6f 	isb	sy
 80062e0:	f3bf 8f4f 	dsb	sy
 80062e4:	b662      	cpsie	i
 80062e6:	61fb      	str	r3, [r7, #28]
}
 80062e8:	bf00      	nop
 80062ea:	bf00      	nop
 80062ec:	e7fd      	b.n	80062ea <prvProcessReceivedCommands+0x32>

				/* Call the function. */
				pxCallback->pxCallbackFunction( pxCallback->pvParameter1, pxCallback->ulParameter2 );
 80062ee:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80062f0:	681b      	ldr	r3, [r3, #0]
 80062f2:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80062f4:	6850      	ldr	r0, [r2, #4]
 80062f6:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80062f8:	6892      	ldr	r2, [r2, #8]
 80062fa:	4611      	mov	r1, r2
 80062fc:	4798      	blx	r3
		}
		#endif /* INCLUDE_xTimerPendFunctionCall */

		/* Commands that are positive are timer commands rather than pended
		function calls. */
		if( xMessage.xMessageID >= ( BaseType_t ) 0 )
 80062fe:	687b      	ldr	r3, [r7, #4]
 8006300:	2b00      	cmp	r3, #0
 8006302:	f2c0 80b2 	blt.w	800646a <prvProcessReceivedCommands+0x1b2>
		{
			/* The messages uses the xTimerParameters member to work on a
			software timer. */
			pxTimer = xMessage.u.xTimerParameters.pxTimer;
 8006306:	68fb      	ldr	r3, [r7, #12]
 8006308:	62bb      	str	r3, [r7, #40]	@ 0x28

			if( listIS_CONTAINED_WITHIN( NULL, &( pxTimer->xTimerListItem ) ) == pdFALSE ) /*lint !e961. The cast is only redundant when NULL is passed into the macro. */
 800630a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800630c:	695b      	ldr	r3, [r3, #20]
 800630e:	2b00      	cmp	r3, #0
 8006310:	d004      	beq.n	800631c <prvProcessReceivedCommands+0x64>
			{
				/* The timer is in a list, remove it. */
				( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 8006312:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006314:	3304      	adds	r3, #4
 8006316:	4618      	mov	r0, r3
 8006318:	f7fe f986 	bl	8004628 <uxListRemove>
			it must be present in the function call.  prvSampleTimeNow() must be
			called after the message is received from xTimerQueue so there is no
			possibility of a higher priority task adding a message to the message
			queue with a time that is ahead of the timer daemon task (because it
			pre-empted the timer daemon task after the xTimeNow value was set). */
			xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 800631c:	463b      	mov	r3, r7
 800631e:	4618      	mov	r0, r3
 8006320:	f7ff ff68 	bl	80061f4 <prvSampleTimeNow>
 8006324:	6278      	str	r0, [r7, #36]	@ 0x24

			switch( xMessage.xMessageID )
 8006326:	687b      	ldr	r3, [r7, #4]
 8006328:	2b09      	cmp	r3, #9
 800632a:	f200 809b 	bhi.w	8006464 <prvProcessReceivedCommands+0x1ac>
 800632e:	a201      	add	r2, pc, #4	@ (adr r2, 8006334 <prvProcessReceivedCommands+0x7c>)
 8006330:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006334:	0800635d 	.word	0x0800635d
 8006338:	0800635d 	.word	0x0800635d
 800633c:	0800635d 	.word	0x0800635d
 8006340:	080063d7 	.word	0x080063d7
 8006344:	080063eb 	.word	0x080063eb
 8006348:	0800643b 	.word	0x0800643b
 800634c:	0800635d 	.word	0x0800635d
 8006350:	0800635d 	.word	0x0800635d
 8006354:	080063d7 	.word	0x080063d7
 8006358:	080063eb 	.word	0x080063eb
				case tmrCOMMAND_START_FROM_ISR :
				case tmrCOMMAND_RESET :
				case tmrCOMMAND_RESET_FROM_ISR :
				case tmrCOMMAND_START_DONT_TRACE :
					/* Start or restart a timer. */
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 800635c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800635e:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8006362:	f043 0301 	orr.w	r3, r3, #1
 8006366:	b2da      	uxtb	r2, r3
 8006368:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800636a:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					if( prvInsertTimerInActiveList( pxTimer,  xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, xTimeNow, xMessage.u.xTimerParameters.xMessageValue ) != pdFALSE )
 800636e:	68ba      	ldr	r2, [r7, #8]
 8006370:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006372:	699b      	ldr	r3, [r3, #24]
 8006374:	18d1      	adds	r1, r2, r3
 8006376:	68bb      	ldr	r3, [r7, #8]
 8006378:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800637a:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800637c:	f7ff ff5a 	bl	8006234 <prvInsertTimerInActiveList>
 8006380:	4603      	mov	r3, r0
 8006382:	2b00      	cmp	r3, #0
 8006384:	d070      	beq.n	8006468 <prvProcessReceivedCommands+0x1b0>
					{
						/* The timer expired before it was added to the active
						timer list.  Process it now. */
						pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 8006386:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006388:	6a1b      	ldr	r3, [r3, #32]
 800638a:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800638c:	4798      	blx	r3
						traceTIMER_EXPIRED( pxTimer );

						if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 800638e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006390:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8006394:	f003 0304 	and.w	r3, r3, #4
 8006398:	2b00      	cmp	r3, #0
 800639a:	d065      	beq.n	8006468 <prvProcessReceivedCommands+0x1b0>
						{
							xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, NULL, tmrNO_DELAY );
 800639c:	68ba      	ldr	r2, [r7, #8]
 800639e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80063a0:	699b      	ldr	r3, [r3, #24]
 80063a2:	441a      	add	r2, r3
 80063a4:	2300      	movs	r3, #0
 80063a6:	9300      	str	r3, [sp, #0]
 80063a8:	2300      	movs	r3, #0
 80063aa:	2100      	movs	r1, #0
 80063ac:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 80063ae:	f7ff fdfb 	bl	8005fa8 <xTimerGenericCommand>
 80063b2:	6238      	str	r0, [r7, #32]
							configASSERT( xResult );
 80063b4:	6a3b      	ldr	r3, [r7, #32]
 80063b6:	2b00      	cmp	r3, #0
 80063b8:	d156      	bne.n	8006468 <prvProcessReceivedCommands+0x1b0>
	__asm volatile
 80063ba:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80063be:	b672      	cpsid	i
 80063c0:	f383 8811 	msr	BASEPRI, r3
 80063c4:	f3bf 8f6f 	isb	sy
 80063c8:	f3bf 8f4f 	dsb	sy
 80063cc:	b662      	cpsie	i
 80063ce:	61bb      	str	r3, [r7, #24]
}
 80063d0:	bf00      	nop
 80063d2:	bf00      	nop
 80063d4:	e7fd      	b.n	80063d2 <prvProcessReceivedCommands+0x11a>
					break;

				case tmrCOMMAND_STOP :
				case tmrCOMMAND_STOP_FROM_ISR :
					/* The timer has already been removed from the active list. */
					pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 80063d6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80063d8:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 80063dc:	f023 0301 	bic.w	r3, r3, #1
 80063e0:	b2da      	uxtb	r2, r3
 80063e2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80063e4:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					break;
 80063e8:	e03f      	b.n	800646a <prvProcessReceivedCommands+0x1b2>

				case tmrCOMMAND_CHANGE_PERIOD :
				case tmrCOMMAND_CHANGE_PERIOD_FROM_ISR :
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 80063ea:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80063ec:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 80063f0:	f043 0301 	orr.w	r3, r3, #1
 80063f4:	b2da      	uxtb	r2, r3
 80063f6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80063f8:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					pxTimer->xTimerPeriodInTicks = xMessage.u.xTimerParameters.xMessageValue;
 80063fc:	68ba      	ldr	r2, [r7, #8]
 80063fe:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006400:	619a      	str	r2, [r3, #24]
					configASSERT( ( pxTimer->xTimerPeriodInTicks > 0 ) );
 8006402:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006404:	699b      	ldr	r3, [r3, #24]
 8006406:	2b00      	cmp	r3, #0
 8006408:	d10d      	bne.n	8006426 <prvProcessReceivedCommands+0x16e>
	__asm volatile
 800640a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800640e:	b672      	cpsid	i
 8006410:	f383 8811 	msr	BASEPRI, r3
 8006414:	f3bf 8f6f 	isb	sy
 8006418:	f3bf 8f4f 	dsb	sy
 800641c:	b662      	cpsie	i
 800641e:	617b      	str	r3, [r7, #20]
}
 8006420:	bf00      	nop
 8006422:	bf00      	nop
 8006424:	e7fd      	b.n	8006422 <prvProcessReceivedCommands+0x16a>
					be longer or shorter than the old one.  The command time is
					therefore set to the current time, and as the period cannot
					be zero the next expiry time can only be in the future,
					meaning (unlike for the xTimerStart() case above) there is
					no fail case that needs to be handled here. */
					( void ) prvInsertTimerInActiveList( pxTimer, ( xTimeNow + pxTimer->xTimerPeriodInTicks ), xTimeNow, xTimeNow );
 8006426:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006428:	699a      	ldr	r2, [r3, #24]
 800642a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800642c:	18d1      	adds	r1, r2, r3
 800642e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006430:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8006432:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8006434:	f7ff fefe 	bl	8006234 <prvInsertTimerInActiveList>
					break;
 8006438:	e017      	b.n	800646a <prvProcessReceivedCommands+0x1b2>
					#if ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
					{
						/* The timer has already been removed from the active list,
						just free up the memory if the memory was dynamically
						allocated. */
						if( ( pxTimer->ucStatus & tmrSTATUS_IS_STATICALLY_ALLOCATED ) == ( uint8_t ) 0 )
 800643a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800643c:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8006440:	f003 0302 	and.w	r3, r3, #2
 8006444:	2b00      	cmp	r3, #0
 8006446:	d103      	bne.n	8006450 <prvProcessReceivedCommands+0x198>
						{
							vPortFree( pxTimer );
 8006448:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800644a:	f000 fbd3 	bl	8006bf4 <vPortFree>
						no need to free the memory - just mark the timer as
						"not active". */
						pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
					}
					#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
					break;
 800644e:	e00c      	b.n	800646a <prvProcessReceivedCommands+0x1b2>
							pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 8006450:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006452:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8006456:	f023 0301 	bic.w	r3, r3, #1
 800645a:	b2da      	uxtb	r2, r3
 800645c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800645e:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					break;
 8006462:	e002      	b.n	800646a <prvProcessReceivedCommands+0x1b2>

				default	:
					/* Don't expect to get here. */
					break;
 8006464:	bf00      	nop
 8006466:	e000      	b.n	800646a <prvProcessReceivedCommands+0x1b2>
					break;
 8006468:	bf00      	nop
	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 800646a:	4b08      	ldr	r3, [pc, #32]	@ (800648c <prvProcessReceivedCommands+0x1d4>)
 800646c:	681b      	ldr	r3, [r3, #0]
 800646e:	1d39      	adds	r1, r7, #4
 8006470:	2200      	movs	r2, #0
 8006472:	4618      	mov	r0, r3
 8006474:	f7fe fbc6 	bl	8004c04 <xQueueReceive>
 8006478:	4603      	mov	r3, r0
 800647a:	2b00      	cmp	r3, #0
 800647c:	f47f af20 	bne.w	80062c0 <prvProcessReceivedCommands+0x8>
			}
		}
	}
}
 8006480:	bf00      	nop
 8006482:	bf00      	nop
 8006484:	3730      	adds	r7, #48	@ 0x30
 8006486:	46bd      	mov	sp, r7
 8006488:	bd80      	pop	{r7, pc}
 800648a:	bf00      	nop
 800648c:	20001a50 	.word	0x20001a50

08006490 <prvSwitchTimerLists>:
/*-----------------------------------------------------------*/

static void prvSwitchTimerLists( void )
{
 8006490:	b580      	push	{r7, lr}
 8006492:	b088      	sub	sp, #32
 8006494:	af02      	add	r7, sp, #8

	/* The tick count has overflowed.  The timer lists must be switched.
	If there are any timers still referenced from the current timer list
	then they must have expired and should be processed before the lists
	are switched. */
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 8006496:	e04b      	b.n	8006530 <prvSwitchTimerLists+0xa0>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 8006498:	4b2f      	ldr	r3, [pc, #188]	@ (8006558 <prvSwitchTimerLists+0xc8>)
 800649a:	681b      	ldr	r3, [r3, #0]
 800649c:	68db      	ldr	r3, [r3, #12]
 800649e:	681b      	ldr	r3, [r3, #0]
 80064a0:	613b      	str	r3, [r7, #16]

		/* Remove the timer from the list. */
		pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80064a2:	4b2d      	ldr	r3, [pc, #180]	@ (8006558 <prvSwitchTimerLists+0xc8>)
 80064a4:	681b      	ldr	r3, [r3, #0]
 80064a6:	68db      	ldr	r3, [r3, #12]
 80064a8:	68db      	ldr	r3, [r3, #12]
 80064aa:	60fb      	str	r3, [r7, #12]
		( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 80064ac:	68fb      	ldr	r3, [r7, #12]
 80064ae:	3304      	adds	r3, #4
 80064b0:	4618      	mov	r0, r3
 80064b2:	f7fe f8b9 	bl	8004628 <uxListRemove>
		traceTIMER_EXPIRED( pxTimer );

		/* Execute its callback, then send a command to restart the timer if
		it is an auto-reload timer.  It cannot be restarted here as the lists
		have not yet been switched. */
		pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 80064b6:	68fb      	ldr	r3, [r7, #12]
 80064b8:	6a1b      	ldr	r3, [r3, #32]
 80064ba:	68f8      	ldr	r0, [r7, #12]
 80064bc:	4798      	blx	r3

		if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 80064be:	68fb      	ldr	r3, [r7, #12]
 80064c0:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 80064c4:	f003 0304 	and.w	r3, r3, #4
 80064c8:	2b00      	cmp	r3, #0
 80064ca:	d031      	beq.n	8006530 <prvSwitchTimerLists+0xa0>
			the timer going into the same timer list then it has already expired
			and the timer should be re-inserted into the current list so it is
			processed again within this loop.  Otherwise a command should be sent
			to restart the timer to ensure it is only inserted into a list after
			the lists have been swapped. */
			xReloadTime = ( xNextExpireTime + pxTimer->xTimerPeriodInTicks );
 80064cc:	68fb      	ldr	r3, [r7, #12]
 80064ce:	699b      	ldr	r3, [r3, #24]
 80064d0:	693a      	ldr	r2, [r7, #16]
 80064d2:	4413      	add	r3, r2
 80064d4:	60bb      	str	r3, [r7, #8]
			if( xReloadTime > xNextExpireTime )
 80064d6:	68ba      	ldr	r2, [r7, #8]
 80064d8:	693b      	ldr	r3, [r7, #16]
 80064da:	429a      	cmp	r2, r3
 80064dc:	d90e      	bls.n	80064fc <prvSwitchTimerLists+0x6c>
			{
				listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xReloadTime );
 80064de:	68fb      	ldr	r3, [r7, #12]
 80064e0:	68ba      	ldr	r2, [r7, #8]
 80064e2:	605a      	str	r2, [r3, #4]
				listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 80064e4:	68fb      	ldr	r3, [r7, #12]
 80064e6:	68fa      	ldr	r2, [r7, #12]
 80064e8:	611a      	str	r2, [r3, #16]
				vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 80064ea:	4b1b      	ldr	r3, [pc, #108]	@ (8006558 <prvSwitchTimerLists+0xc8>)
 80064ec:	681a      	ldr	r2, [r3, #0]
 80064ee:	68fb      	ldr	r3, [r7, #12]
 80064f0:	3304      	adds	r3, #4
 80064f2:	4619      	mov	r1, r3
 80064f4:	4610      	mov	r0, r2
 80064f6:	f7fe f85e 	bl	80045b6 <vListInsert>
 80064fa:	e019      	b.n	8006530 <prvSwitchTimerLists+0xa0>
			}
			else
			{
				xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 80064fc:	2300      	movs	r3, #0
 80064fe:	9300      	str	r3, [sp, #0]
 8006500:	2300      	movs	r3, #0
 8006502:	693a      	ldr	r2, [r7, #16]
 8006504:	2100      	movs	r1, #0
 8006506:	68f8      	ldr	r0, [r7, #12]
 8006508:	f7ff fd4e 	bl	8005fa8 <xTimerGenericCommand>
 800650c:	6078      	str	r0, [r7, #4]
				configASSERT( xResult );
 800650e:	687b      	ldr	r3, [r7, #4]
 8006510:	2b00      	cmp	r3, #0
 8006512:	d10d      	bne.n	8006530 <prvSwitchTimerLists+0xa0>
	__asm volatile
 8006514:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006518:	b672      	cpsid	i
 800651a:	f383 8811 	msr	BASEPRI, r3
 800651e:	f3bf 8f6f 	isb	sy
 8006522:	f3bf 8f4f 	dsb	sy
 8006526:	b662      	cpsie	i
 8006528:	603b      	str	r3, [r7, #0]
}
 800652a:	bf00      	nop
 800652c:	bf00      	nop
 800652e:	e7fd      	b.n	800652c <prvSwitchTimerLists+0x9c>
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 8006530:	4b09      	ldr	r3, [pc, #36]	@ (8006558 <prvSwitchTimerLists+0xc8>)
 8006532:	681b      	ldr	r3, [r3, #0]
 8006534:	681b      	ldr	r3, [r3, #0]
 8006536:	2b00      	cmp	r3, #0
 8006538:	d1ae      	bne.n	8006498 <prvSwitchTimerLists+0x8>
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxTemp = pxCurrentTimerList;
 800653a:	4b07      	ldr	r3, [pc, #28]	@ (8006558 <prvSwitchTimerLists+0xc8>)
 800653c:	681b      	ldr	r3, [r3, #0]
 800653e:	617b      	str	r3, [r7, #20]
	pxCurrentTimerList = pxOverflowTimerList;
 8006540:	4b06      	ldr	r3, [pc, #24]	@ (800655c <prvSwitchTimerLists+0xcc>)
 8006542:	681b      	ldr	r3, [r3, #0]
 8006544:	4a04      	ldr	r2, [pc, #16]	@ (8006558 <prvSwitchTimerLists+0xc8>)
 8006546:	6013      	str	r3, [r2, #0]
	pxOverflowTimerList = pxTemp;
 8006548:	4a04      	ldr	r2, [pc, #16]	@ (800655c <prvSwitchTimerLists+0xcc>)
 800654a:	697b      	ldr	r3, [r7, #20]
 800654c:	6013      	str	r3, [r2, #0]
}
 800654e:	bf00      	nop
 8006550:	3718      	adds	r7, #24
 8006552:	46bd      	mov	sp, r7
 8006554:	bd80      	pop	{r7, pc}
 8006556:	bf00      	nop
 8006558:	20001a48 	.word	0x20001a48
 800655c:	20001a4c 	.word	0x20001a4c

08006560 <prvCheckForValidListAndQueue>:
/*-----------------------------------------------------------*/

static void prvCheckForValidListAndQueue( void )
{
 8006560:	b580      	push	{r7, lr}
 8006562:	b082      	sub	sp, #8
 8006564:	af02      	add	r7, sp, #8
	/* Check that the list from which active timers are referenced, and the
	queue used to communicate with the timer service, have been
	initialised. */
	taskENTER_CRITICAL();
 8006566:	f000 f949 	bl	80067fc <vPortEnterCritical>
	{
		if( xTimerQueue == NULL )
 800656a:	4b15      	ldr	r3, [pc, #84]	@ (80065c0 <prvCheckForValidListAndQueue+0x60>)
 800656c:	681b      	ldr	r3, [r3, #0]
 800656e:	2b00      	cmp	r3, #0
 8006570:	d120      	bne.n	80065b4 <prvCheckForValidListAndQueue+0x54>
		{
			vListInitialise( &xActiveTimerList1 );
 8006572:	4814      	ldr	r0, [pc, #80]	@ (80065c4 <prvCheckForValidListAndQueue+0x64>)
 8006574:	f7fd ffce 	bl	8004514 <vListInitialise>
			vListInitialise( &xActiveTimerList2 );
 8006578:	4813      	ldr	r0, [pc, #76]	@ (80065c8 <prvCheckForValidListAndQueue+0x68>)
 800657a:	f7fd ffcb 	bl	8004514 <vListInitialise>
			pxCurrentTimerList = &xActiveTimerList1;
 800657e:	4b13      	ldr	r3, [pc, #76]	@ (80065cc <prvCheckForValidListAndQueue+0x6c>)
 8006580:	4a10      	ldr	r2, [pc, #64]	@ (80065c4 <prvCheckForValidListAndQueue+0x64>)
 8006582:	601a      	str	r2, [r3, #0]
			pxOverflowTimerList = &xActiveTimerList2;
 8006584:	4b12      	ldr	r3, [pc, #72]	@ (80065d0 <prvCheckForValidListAndQueue+0x70>)
 8006586:	4a10      	ldr	r2, [pc, #64]	@ (80065c8 <prvCheckForValidListAndQueue+0x68>)
 8006588:	601a      	str	r2, [r3, #0]
				/* The timer queue is allocated statically in case
				configSUPPORT_DYNAMIC_ALLOCATION is 0. */
				static StaticQueue_t xStaticTimerQueue; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */
				static uint8_t ucStaticTimerQueueStorage[ ( size_t ) configTIMER_QUEUE_LENGTH * sizeof( DaemonTaskMessage_t ) ]; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */

				xTimerQueue = xQueueCreateStatic( ( UBaseType_t ) configTIMER_QUEUE_LENGTH, ( UBaseType_t ) sizeof( DaemonTaskMessage_t ), &( ucStaticTimerQueueStorage[ 0 ] ), &xStaticTimerQueue );
 800658a:	2300      	movs	r3, #0
 800658c:	9300      	str	r3, [sp, #0]
 800658e:	4b11      	ldr	r3, [pc, #68]	@ (80065d4 <prvCheckForValidListAndQueue+0x74>)
 8006590:	4a11      	ldr	r2, [pc, #68]	@ (80065d8 <prvCheckForValidListAndQueue+0x78>)
 8006592:	2110      	movs	r1, #16
 8006594:	200a      	movs	r0, #10
 8006596:	f7fe f8dd 	bl	8004754 <xQueueGenericCreateStatic>
 800659a:	4603      	mov	r3, r0
 800659c:	4a08      	ldr	r2, [pc, #32]	@ (80065c0 <prvCheckForValidListAndQueue+0x60>)
 800659e:	6013      	str	r3, [r2, #0]
			}
			#endif

			#if ( configQUEUE_REGISTRY_SIZE > 0 )
			{
				if( xTimerQueue != NULL )
 80065a0:	4b07      	ldr	r3, [pc, #28]	@ (80065c0 <prvCheckForValidListAndQueue+0x60>)
 80065a2:	681b      	ldr	r3, [r3, #0]
 80065a4:	2b00      	cmp	r3, #0
 80065a6:	d005      	beq.n	80065b4 <prvCheckForValidListAndQueue+0x54>
				{
					vQueueAddToRegistry( xTimerQueue, "TmrQ" );
 80065a8:	4b05      	ldr	r3, [pc, #20]	@ (80065c0 <prvCheckForValidListAndQueue+0x60>)
 80065aa:	681b      	ldr	r3, [r3, #0]
 80065ac:	490b      	ldr	r1, [pc, #44]	@ (80065dc <prvCheckForValidListAndQueue+0x7c>)
 80065ae:	4618      	mov	r0, r3
 80065b0:	f7fe fd20 	bl	8004ff4 <vQueueAddToRegistry>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 80065b4:	f000 f958 	bl	8006868 <vPortExitCritical>
}
 80065b8:	bf00      	nop
 80065ba:	46bd      	mov	sp, r7
 80065bc:	bd80      	pop	{r7, pc}
 80065be:	bf00      	nop
 80065c0:	20001a50 	.word	0x20001a50
 80065c4:	20001a20 	.word	0x20001a20
 80065c8:	20001a34 	.word	0x20001a34
 80065cc:	20001a48 	.word	0x20001a48
 80065d0:	20001a4c 	.word	0x20001a4c
 80065d4:	20001afc 	.word	0x20001afc
 80065d8:	20001a5c 	.word	0x20001a5c
 80065dc:	080077b4 	.word	0x080077b4

080065e0 <pxPortInitialiseStack>:

/*
 * See header file for description.
 */
StackType_t *pxPortInitialiseStack( StackType_t *pxTopOfStack, TaskFunction_t pxCode, void *pvParameters )
{
 80065e0:	b480      	push	{r7}
 80065e2:	b085      	sub	sp, #20
 80065e4:	af00      	add	r7, sp, #0
 80065e6:	60f8      	str	r0, [r7, #12]
 80065e8:	60b9      	str	r1, [r7, #8]
 80065ea:	607a      	str	r2, [r7, #4]
	/* Simulate the stack frame as it would be created by a context switch
	interrupt. */

	/* Offset added to account for the way the MCU uses the stack on entry/exit
	of interrupts, and to ensure alignment. */
	pxTopOfStack--;
 80065ec:	68fb      	ldr	r3, [r7, #12]
 80065ee:	3b04      	subs	r3, #4
 80065f0:	60fb      	str	r3, [r7, #12]

	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 80065f2:	68fb      	ldr	r3, [r7, #12]
 80065f4:	f04f 7280 	mov.w	r2, #16777216	@ 0x1000000
 80065f8:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 80065fa:	68fb      	ldr	r3, [r7, #12]
 80065fc:	3b04      	subs	r3, #4
 80065fe:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK;	/* PC */
 8006600:	68bb      	ldr	r3, [r7, #8]
 8006602:	f023 0201 	bic.w	r2, r3, #1
 8006606:	68fb      	ldr	r3, [r7, #12]
 8006608:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 800660a:	68fb      	ldr	r3, [r7, #12]
 800660c:	3b04      	subs	r3, #4
 800660e:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 8006610:	4a0c      	ldr	r2, [pc, #48]	@ (8006644 <pxPortInitialiseStack+0x64>)
 8006612:	68fb      	ldr	r3, [r7, #12]
 8006614:	601a      	str	r2, [r3, #0]

	/* Save code space by skipping register initialisation. */
	pxTopOfStack -= 5;	/* R12, R3, R2 and R1. */
 8006616:	68fb      	ldr	r3, [r7, #12]
 8006618:	3b14      	subs	r3, #20
 800661a:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
 800661c:	687a      	ldr	r2, [r7, #4]
 800661e:	68fb      	ldr	r3, [r7, #12]
 8006620:	601a      	str	r2, [r3, #0]

	/* A save method is being used that requires each task to maintain its
	own exec return value. */
	pxTopOfStack--;
 8006622:	68fb      	ldr	r3, [r7, #12]
 8006624:	3b04      	subs	r3, #4
 8006626:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = portINITIAL_EXC_RETURN;
 8006628:	68fb      	ldr	r3, [r7, #12]
 800662a:	f06f 0202 	mvn.w	r2, #2
 800662e:	601a      	str	r2, [r3, #0]

	pxTopOfStack -= 8;	/* R11, R10, R9, R8, R7, R6, R5 and R4. */
 8006630:	68fb      	ldr	r3, [r7, #12]
 8006632:	3b20      	subs	r3, #32
 8006634:	60fb      	str	r3, [r7, #12]

	return pxTopOfStack;
 8006636:	68fb      	ldr	r3, [r7, #12]
}
 8006638:	4618      	mov	r0, r3
 800663a:	3714      	adds	r7, #20
 800663c:	46bd      	mov	sp, r7
 800663e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006642:	4770      	bx	lr
 8006644:	08006649 	.word	0x08006649

08006648 <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 8006648:	b480      	push	{r7}
 800664a:	b085      	sub	sp, #20
 800664c:	af00      	add	r7, sp, #0
volatile uint32_t ulDummy = 0;
 800664e:	2300      	movs	r3, #0
 8006650:	607b      	str	r3, [r7, #4]
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
 8006652:	4b15      	ldr	r3, [pc, #84]	@ (80066a8 <prvTaskExitError+0x60>)
 8006654:	681b      	ldr	r3, [r3, #0]
 8006656:	f1b3 3fff 	cmp.w	r3, #4294967295
 800665a:	d00d      	beq.n	8006678 <prvTaskExitError+0x30>
	__asm volatile
 800665c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006660:	b672      	cpsid	i
 8006662:	f383 8811 	msr	BASEPRI, r3
 8006666:	f3bf 8f6f 	isb	sy
 800666a:	f3bf 8f4f 	dsb	sy
 800666e:	b662      	cpsie	i
 8006670:	60fb      	str	r3, [r7, #12]
}
 8006672:	bf00      	nop
 8006674:	bf00      	nop
 8006676:	e7fd      	b.n	8006674 <prvTaskExitError+0x2c>
	__asm volatile
 8006678:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800667c:	b672      	cpsid	i
 800667e:	f383 8811 	msr	BASEPRI, r3
 8006682:	f3bf 8f6f 	isb	sy
 8006686:	f3bf 8f4f 	dsb	sy
 800668a:	b662      	cpsie	i
 800668c:	60bb      	str	r3, [r7, #8]
}
 800668e:	bf00      	nop
	portDISABLE_INTERRUPTS();
	while( ulDummy == 0 )
 8006690:	bf00      	nop
 8006692:	687b      	ldr	r3, [r7, #4]
 8006694:	2b00      	cmp	r3, #0
 8006696:	d0fc      	beq.n	8006692 <prvTaskExitError+0x4a>
		about code appearing after this function is called - making ulDummy
		volatile makes the compiler think the function could return and
		therefore not output an 'unreachable code' warning for code that appears
		after it. */
	}
}
 8006698:	bf00      	nop
 800669a:	bf00      	nop
 800669c:	3714      	adds	r7, #20
 800669e:	46bd      	mov	sp, r7
 80066a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80066a4:	4770      	bx	lr
 80066a6:	bf00      	nop
 80066a8:	2000000c 	.word	0x2000000c
 80066ac:	00000000 	.word	0x00000000

080066b0 <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
	__asm volatile (
 80066b0:	4b07      	ldr	r3, [pc, #28]	@ (80066d0 <pxCurrentTCBConst2>)
 80066b2:	6819      	ldr	r1, [r3, #0]
 80066b4:	6808      	ldr	r0, [r1, #0]
 80066b6:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80066ba:	f380 8809 	msr	PSP, r0
 80066be:	f3bf 8f6f 	isb	sy
 80066c2:	f04f 0000 	mov.w	r0, #0
 80066c6:	f380 8811 	msr	BASEPRI, r0
 80066ca:	4770      	bx	lr
 80066cc:	f3af 8000 	nop.w

080066d0 <pxCurrentTCBConst2>:
 80066d0:	20001520 	.word	0x20001520
					"	bx r14							\n"
					"									\n"
					"	.align 4						\n"
					"pxCurrentTCBConst2: .word pxCurrentTCB				\n"
				);
}
 80066d4:	bf00      	nop
 80066d6:	bf00      	nop

080066d8 <prvPortStartFirstTask>:
{
	/* Start the first task.  This also clears the bit that indicates the FPU is
	in use in case the FPU was used before the scheduler was started - which
	would otherwise result in the unnecessary leaving of space in the SVC stack
	for lazy saving of FPU registers. */
	__asm volatile(
 80066d8:	4808      	ldr	r0, [pc, #32]	@ (80066fc <prvPortStartFirstTask+0x24>)
 80066da:	6800      	ldr	r0, [r0, #0]
 80066dc:	6800      	ldr	r0, [r0, #0]
 80066de:	f380 8808 	msr	MSP, r0
 80066e2:	f04f 0000 	mov.w	r0, #0
 80066e6:	f380 8814 	msr	CONTROL, r0
 80066ea:	b662      	cpsie	i
 80066ec:	b661      	cpsie	f
 80066ee:	f3bf 8f4f 	dsb	sy
 80066f2:	f3bf 8f6f 	isb	sy
 80066f6:	df00      	svc	0
 80066f8:	bf00      	nop
					" dsb					\n"
					" isb					\n"
					" svc 0					\n" /* System call to start first task. */
					" nop					\n"
				);
}
 80066fa:	bf00      	nop
 80066fc:	e000ed08 	.word	0xe000ed08

08006700 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 8006700:	b580      	push	{r7, lr}
 8006702:	b084      	sub	sp, #16
 8006704:	af00      	add	r7, sp, #0
	configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

	#if( configASSERT_DEFINED == 1 )
	{
		volatile uint32_t ulOriginalPriority;
		volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
 8006706:	4b37      	ldr	r3, [pc, #220]	@ (80067e4 <xPortStartScheduler+0xe4>)
 8006708:	60fb      	str	r3, [r7, #12]
		functions can be called.  ISR safe functions are those that end in
		"FromISR".  FreeRTOS maintains separate thread and ISR API functions to
		ensure interrupt entry is as fast and simple as possible.

		Save the interrupt priority value that is about to be clobbered. */
		ulOriginalPriority = *pucFirstUserPriorityRegister;
 800670a:	68fb      	ldr	r3, [r7, #12]
 800670c:	781b      	ldrb	r3, [r3, #0]
 800670e:	b2db      	uxtb	r3, r3
 8006710:	607b      	str	r3, [r7, #4]

		/* Determine the number of priority bits available.  First write to all
		possible bits. */
		*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 8006712:	68fb      	ldr	r3, [r7, #12]
 8006714:	22ff      	movs	r2, #255	@ 0xff
 8006716:	701a      	strb	r2, [r3, #0]

		/* Read the value back to see how many bits stuck. */
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 8006718:	68fb      	ldr	r3, [r7, #12]
 800671a:	781b      	ldrb	r3, [r3, #0]
 800671c:	b2db      	uxtb	r3, r3
 800671e:	70fb      	strb	r3, [r7, #3]

		/* Use the same mask on the maximum system call priority. */
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 8006720:	78fb      	ldrb	r3, [r7, #3]
 8006722:	b2db      	uxtb	r3, r3
 8006724:	f003 0350 	and.w	r3, r3, #80	@ 0x50
 8006728:	b2da      	uxtb	r2, r3
 800672a:	4b2f      	ldr	r3, [pc, #188]	@ (80067e8 <xPortStartScheduler+0xe8>)
 800672c:	701a      	strb	r2, [r3, #0]

		/* Calculate the maximum acceptable priority group value for the number
		of bits read back. */
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 800672e:	4b2f      	ldr	r3, [pc, #188]	@ (80067ec <xPortStartScheduler+0xec>)
 8006730:	2207      	movs	r2, #7
 8006732:	601a      	str	r2, [r3, #0]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 8006734:	e009      	b.n	800674a <xPortStartScheduler+0x4a>
		{
			ulMaxPRIGROUPValue--;
 8006736:	4b2d      	ldr	r3, [pc, #180]	@ (80067ec <xPortStartScheduler+0xec>)
 8006738:	681b      	ldr	r3, [r3, #0]
 800673a:	3b01      	subs	r3, #1
 800673c:	4a2b      	ldr	r2, [pc, #172]	@ (80067ec <xPortStartScheduler+0xec>)
 800673e:	6013      	str	r3, [r2, #0]
			ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 8006740:	78fb      	ldrb	r3, [r7, #3]
 8006742:	b2db      	uxtb	r3, r3
 8006744:	005b      	lsls	r3, r3, #1
 8006746:	b2db      	uxtb	r3, r3
 8006748:	70fb      	strb	r3, [r7, #3]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 800674a:	78fb      	ldrb	r3, [r7, #3]
 800674c:	b2db      	uxtb	r3, r3
 800674e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8006752:	2b80      	cmp	r3, #128	@ 0x80
 8006754:	d0ef      	beq.n	8006736 <xPortStartScheduler+0x36>
		#ifdef configPRIO_BITS
		{
			/* Check the FreeRTOS configuration that defines the number of
			priority bits matches the number of priority bits actually queried
			from the hardware. */
			configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == configPRIO_BITS );
 8006756:	4b25      	ldr	r3, [pc, #148]	@ (80067ec <xPortStartScheduler+0xec>)
 8006758:	681b      	ldr	r3, [r3, #0]
 800675a:	f1c3 0307 	rsb	r3, r3, #7
 800675e:	2b04      	cmp	r3, #4
 8006760:	d00d      	beq.n	800677e <xPortStartScheduler+0x7e>
	__asm volatile
 8006762:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006766:	b672      	cpsid	i
 8006768:	f383 8811 	msr	BASEPRI, r3
 800676c:	f3bf 8f6f 	isb	sy
 8006770:	f3bf 8f4f 	dsb	sy
 8006774:	b662      	cpsie	i
 8006776:	60bb      	str	r3, [r7, #8]
}
 8006778:	bf00      	nop
 800677a:	bf00      	nop
 800677c:	e7fd      	b.n	800677a <xPortStartScheduler+0x7a>
		}
		#endif

		/* Shift the priority group value back to its position within the AIRCR
		register. */
		ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 800677e:	4b1b      	ldr	r3, [pc, #108]	@ (80067ec <xPortStartScheduler+0xec>)
 8006780:	681b      	ldr	r3, [r3, #0]
 8006782:	021b      	lsls	r3, r3, #8
 8006784:	4a19      	ldr	r2, [pc, #100]	@ (80067ec <xPortStartScheduler+0xec>)
 8006786:	6013      	str	r3, [r2, #0]
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 8006788:	4b18      	ldr	r3, [pc, #96]	@ (80067ec <xPortStartScheduler+0xec>)
 800678a:	681b      	ldr	r3, [r3, #0]
 800678c:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 8006790:	4a16      	ldr	r2, [pc, #88]	@ (80067ec <xPortStartScheduler+0xec>)
 8006792:	6013      	str	r3, [r2, #0]

		/* Restore the clobbered interrupt priority register to its original
		value. */
		*pucFirstUserPriorityRegister = ulOriginalPriority;
 8006794:	687b      	ldr	r3, [r7, #4]
 8006796:	b2da      	uxtb	r2, r3
 8006798:	68fb      	ldr	r3, [r7, #12]
 800679a:	701a      	strb	r2, [r3, #0]
	}
	#endif /* conifgASSERT_DEFINED */

	/* Make PendSV and SysTick the lowest priority interrupts. */
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
 800679c:	4b14      	ldr	r3, [pc, #80]	@ (80067f0 <xPortStartScheduler+0xf0>)
 800679e:	681b      	ldr	r3, [r3, #0]
 80067a0:	4a13      	ldr	r2, [pc, #76]	@ (80067f0 <xPortStartScheduler+0xf0>)
 80067a2:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 80067a6:	6013      	str	r3, [r2, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
 80067a8:	4b11      	ldr	r3, [pc, #68]	@ (80067f0 <xPortStartScheduler+0xf0>)
 80067aa:	681b      	ldr	r3, [r3, #0]
 80067ac:	4a10      	ldr	r2, [pc, #64]	@ (80067f0 <xPortStartScheduler+0xf0>)
 80067ae:	f043 4370 	orr.w	r3, r3, #4026531840	@ 0xf0000000
 80067b2:	6013      	str	r3, [r2, #0]

	/* Start the timer that generates the tick ISR.  Interrupts are disabled
	here already. */
	vPortSetupTimerInterrupt();
 80067b4:	f000 f8dc 	bl	8006970 <vPortSetupTimerInterrupt>

	/* Initialise the critical nesting count ready for the first task. */
	uxCriticalNesting = 0;
 80067b8:	4b0e      	ldr	r3, [pc, #56]	@ (80067f4 <xPortStartScheduler+0xf4>)
 80067ba:	2200      	movs	r2, #0
 80067bc:	601a      	str	r2, [r3, #0]

	/* Ensure the VFP is enabled - it should be anyway. */
	vPortEnableVFP();
 80067be:	f000 f8fb 	bl	80069b8 <vPortEnableVFP>

	/* Lazy save always. */
	*( portFPCCR ) |= portASPEN_AND_LSPEN_BITS;
 80067c2:	4b0d      	ldr	r3, [pc, #52]	@ (80067f8 <xPortStartScheduler+0xf8>)
 80067c4:	681b      	ldr	r3, [r3, #0]
 80067c6:	4a0c      	ldr	r2, [pc, #48]	@ (80067f8 <xPortStartScheduler+0xf8>)
 80067c8:	f043 4340 	orr.w	r3, r3, #3221225472	@ 0xc0000000
 80067cc:	6013      	str	r3, [r2, #0]

	/* Start the first task. */
	prvPortStartFirstTask();
 80067ce:	f7ff ff83 	bl	80066d8 <prvPortStartFirstTask>
	exit error function to prevent compiler warnings about a static function
	not being called in the case that the application writer overrides this
	functionality by defining configTASK_RETURN_ADDRESS.  Call
	vTaskSwitchContext() so link time optimisation does not remove the
	symbol. */
	vTaskSwitchContext();
 80067d2:	f7ff f839 	bl	8005848 <vTaskSwitchContext>
	prvTaskExitError();
 80067d6:	f7ff ff37 	bl	8006648 <prvTaskExitError>

	/* Should not get here! */
	return 0;
 80067da:	2300      	movs	r3, #0
}
 80067dc:	4618      	mov	r0, r3
 80067de:	3710      	adds	r7, #16
 80067e0:	46bd      	mov	sp, r7
 80067e2:	bd80      	pop	{r7, pc}
 80067e4:	e000e400 	.word	0xe000e400
 80067e8:	20001b4c 	.word	0x20001b4c
 80067ec:	20001b50 	.word	0x20001b50
 80067f0:	e000ed20 	.word	0xe000ed20
 80067f4:	2000000c 	.word	0x2000000c
 80067f8:	e000ef34 	.word	0xe000ef34

080067fc <vPortEnterCritical>:
	configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 80067fc:	b480      	push	{r7}
 80067fe:	b083      	sub	sp, #12
 8006800:	af00      	add	r7, sp, #0
	__asm volatile
 8006802:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006806:	b672      	cpsid	i
 8006808:	f383 8811 	msr	BASEPRI, r3
 800680c:	f3bf 8f6f 	isb	sy
 8006810:	f3bf 8f4f 	dsb	sy
 8006814:	b662      	cpsie	i
 8006816:	607b      	str	r3, [r7, #4]
}
 8006818:	bf00      	nop
	portDISABLE_INTERRUPTS();
	uxCriticalNesting++;
 800681a:	4b11      	ldr	r3, [pc, #68]	@ (8006860 <vPortEnterCritical+0x64>)
 800681c:	681b      	ldr	r3, [r3, #0]
 800681e:	3301      	adds	r3, #1
 8006820:	4a0f      	ldr	r2, [pc, #60]	@ (8006860 <vPortEnterCritical+0x64>)
 8006822:	6013      	str	r3, [r2, #0]
	/* This is not the interrupt safe version of the enter critical function so
	assert() if it is being called from an interrupt context.  Only API
	functions that end in "FromISR" can be used in an interrupt.  Only assert if
	the critical nesting count is 1 to protect against recursive calls if the
	assert function also uses a critical section. */
	if( uxCriticalNesting == 1 )
 8006824:	4b0e      	ldr	r3, [pc, #56]	@ (8006860 <vPortEnterCritical+0x64>)
 8006826:	681b      	ldr	r3, [r3, #0]
 8006828:	2b01      	cmp	r3, #1
 800682a:	d112      	bne.n	8006852 <vPortEnterCritical+0x56>
	{
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 800682c:	4b0d      	ldr	r3, [pc, #52]	@ (8006864 <vPortEnterCritical+0x68>)
 800682e:	681b      	ldr	r3, [r3, #0]
 8006830:	b2db      	uxtb	r3, r3
 8006832:	2b00      	cmp	r3, #0
 8006834:	d00d      	beq.n	8006852 <vPortEnterCritical+0x56>
	__asm volatile
 8006836:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800683a:	b672      	cpsid	i
 800683c:	f383 8811 	msr	BASEPRI, r3
 8006840:	f3bf 8f6f 	isb	sy
 8006844:	f3bf 8f4f 	dsb	sy
 8006848:	b662      	cpsie	i
 800684a:	603b      	str	r3, [r7, #0]
}
 800684c:	bf00      	nop
 800684e:	bf00      	nop
 8006850:	e7fd      	b.n	800684e <vPortEnterCritical+0x52>
	}
}
 8006852:	bf00      	nop
 8006854:	370c      	adds	r7, #12
 8006856:	46bd      	mov	sp, r7
 8006858:	f85d 7b04 	ldr.w	r7, [sp], #4
 800685c:	4770      	bx	lr
 800685e:	bf00      	nop
 8006860:	2000000c 	.word	0x2000000c
 8006864:	e000ed04 	.word	0xe000ed04

08006868 <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 8006868:	b480      	push	{r7}
 800686a:	b083      	sub	sp, #12
 800686c:	af00      	add	r7, sp, #0
	configASSERT( uxCriticalNesting );
 800686e:	4b13      	ldr	r3, [pc, #76]	@ (80068bc <vPortExitCritical+0x54>)
 8006870:	681b      	ldr	r3, [r3, #0]
 8006872:	2b00      	cmp	r3, #0
 8006874:	d10d      	bne.n	8006892 <vPortExitCritical+0x2a>
	__asm volatile
 8006876:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800687a:	b672      	cpsid	i
 800687c:	f383 8811 	msr	BASEPRI, r3
 8006880:	f3bf 8f6f 	isb	sy
 8006884:	f3bf 8f4f 	dsb	sy
 8006888:	b662      	cpsie	i
 800688a:	607b      	str	r3, [r7, #4]
}
 800688c:	bf00      	nop
 800688e:	bf00      	nop
 8006890:	e7fd      	b.n	800688e <vPortExitCritical+0x26>
	uxCriticalNesting--;
 8006892:	4b0a      	ldr	r3, [pc, #40]	@ (80068bc <vPortExitCritical+0x54>)
 8006894:	681b      	ldr	r3, [r3, #0]
 8006896:	3b01      	subs	r3, #1
 8006898:	4a08      	ldr	r2, [pc, #32]	@ (80068bc <vPortExitCritical+0x54>)
 800689a:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
 800689c:	4b07      	ldr	r3, [pc, #28]	@ (80068bc <vPortExitCritical+0x54>)
 800689e:	681b      	ldr	r3, [r3, #0]
 80068a0:	2b00      	cmp	r3, #0
 80068a2:	d105      	bne.n	80068b0 <vPortExitCritical+0x48>
 80068a4:	2300      	movs	r3, #0
 80068a6:	603b      	str	r3, [r7, #0]
	__asm volatile
 80068a8:	683b      	ldr	r3, [r7, #0]
 80068aa:	f383 8811 	msr	BASEPRI, r3
}
 80068ae:	bf00      	nop
	{
		portENABLE_INTERRUPTS();
	}
}
 80068b0:	bf00      	nop
 80068b2:	370c      	adds	r7, #12
 80068b4:	46bd      	mov	sp, r7
 80068b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80068ba:	4770      	bx	lr
 80068bc:	2000000c 	.word	0x2000000c

080068c0 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
	/* This is a naked function. */

	__asm volatile
 80068c0:	f3ef 8009 	mrs	r0, PSP
 80068c4:	f3bf 8f6f 	isb	sy
 80068c8:	4b15      	ldr	r3, [pc, #84]	@ (8006920 <pxCurrentTCBConst>)
 80068ca:	681a      	ldr	r2, [r3, #0]
 80068cc:	f01e 0f10 	tst.w	lr, #16
 80068d0:	bf08      	it	eq
 80068d2:	ed20 8a10 	vstmdbeq	r0!, {s16-s31}
 80068d6:	e920 4ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80068da:	6010      	str	r0, [r2, #0]
 80068dc:	e92d 0009 	stmdb	sp!, {r0, r3}
 80068e0:	f04f 0050 	mov.w	r0, #80	@ 0x50
 80068e4:	b672      	cpsid	i
 80068e6:	f380 8811 	msr	BASEPRI, r0
 80068ea:	f3bf 8f4f 	dsb	sy
 80068ee:	f3bf 8f6f 	isb	sy
 80068f2:	b662      	cpsie	i
 80068f4:	f7fe ffa8 	bl	8005848 <vTaskSwitchContext>
 80068f8:	f04f 0000 	mov.w	r0, #0
 80068fc:	f380 8811 	msr	BASEPRI, r0
 8006900:	bc09      	pop	{r0, r3}
 8006902:	6819      	ldr	r1, [r3, #0]
 8006904:	6808      	ldr	r0, [r1, #0]
 8006906:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800690a:	f01e 0f10 	tst.w	lr, #16
 800690e:	bf08      	it	eq
 8006910:	ecb0 8a10 	vldmiaeq	r0!, {s16-s31}
 8006914:	f380 8809 	msr	PSP, r0
 8006918:	f3bf 8f6f 	isb	sy
 800691c:	4770      	bx	lr
 800691e:	bf00      	nop

08006920 <pxCurrentTCBConst>:
 8006920:	20001520 	.word	0x20001520
	"										\n"
	"	.align 4							\n"
	"pxCurrentTCBConst: .word pxCurrentTCB	\n"
	::"i"(configMAX_SYSCALL_INTERRUPT_PRIORITY)
	);
}
 8006924:	bf00      	nop
 8006926:	bf00      	nop

08006928 <xPortSysTickHandler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 8006928:	b580      	push	{r7, lr}
 800692a:	b082      	sub	sp, #8
 800692c:	af00      	add	r7, sp, #0
	__asm volatile
 800692e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006932:	b672      	cpsid	i
 8006934:	f383 8811 	msr	BASEPRI, r3
 8006938:	f3bf 8f6f 	isb	sy
 800693c:	f3bf 8f4f 	dsb	sy
 8006940:	b662      	cpsie	i
 8006942:	607b      	str	r3, [r7, #4]
}
 8006944:	bf00      	nop
	save and then restore the interrupt mask value as its value is already
	known. */
	portDISABLE_INTERRUPTS();
	{
		/* Increment the RTOS tick. */
		if( xTaskIncrementTick() != pdFALSE )
 8006946:	f7fe fec3 	bl	80056d0 <xTaskIncrementTick>
 800694a:	4603      	mov	r3, r0
 800694c:	2b00      	cmp	r3, #0
 800694e:	d003      	beq.n	8006958 <xPortSysTickHandler+0x30>
		{
			/* A context switch is required.  Context switching is performed in
			the PendSV interrupt.  Pend the PendSV interrupt. */
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 8006950:	4b06      	ldr	r3, [pc, #24]	@ (800696c <xPortSysTickHandler+0x44>)
 8006952:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8006956:	601a      	str	r2, [r3, #0]
 8006958:	2300      	movs	r3, #0
 800695a:	603b      	str	r3, [r7, #0]
	__asm volatile
 800695c:	683b      	ldr	r3, [r7, #0]
 800695e:	f383 8811 	msr	BASEPRI, r3
}
 8006962:	bf00      	nop
		}
	}
	portENABLE_INTERRUPTS();
}
 8006964:	bf00      	nop
 8006966:	3708      	adds	r7, #8
 8006968:	46bd      	mov	sp, r7
 800696a:	bd80      	pop	{r7, pc}
 800696c:	e000ed04 	.word	0xe000ed04

08006970 <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__(( weak )) void vPortSetupTimerInterrupt( void )
{
 8006970:	b480      	push	{r7}
 8006972:	af00      	add	r7, sp, #0
		ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
	}
	#endif /* configUSE_TICKLESS_IDLE */

	/* Stop and clear the SysTick. */
	portNVIC_SYSTICK_CTRL_REG = 0UL;
 8006974:	4b0b      	ldr	r3, [pc, #44]	@ (80069a4 <vPortSetupTimerInterrupt+0x34>)
 8006976:	2200      	movs	r2, #0
 8006978:	601a      	str	r2, [r3, #0]
	portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 800697a:	4b0b      	ldr	r3, [pc, #44]	@ (80069a8 <vPortSetupTimerInterrupt+0x38>)
 800697c:	2200      	movs	r2, #0
 800697e:	601a      	str	r2, [r3, #0]

	/* Configure SysTick to interrupt at the requested rate. */
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 8006980:	4b0a      	ldr	r3, [pc, #40]	@ (80069ac <vPortSetupTimerInterrupt+0x3c>)
 8006982:	681b      	ldr	r3, [r3, #0]
 8006984:	4a0a      	ldr	r2, [pc, #40]	@ (80069b0 <vPortSetupTimerInterrupt+0x40>)
 8006986:	fba2 2303 	umull	r2, r3, r2, r3
 800698a:	099b      	lsrs	r3, r3, #6
 800698c:	4a09      	ldr	r2, [pc, #36]	@ (80069b4 <vPortSetupTimerInterrupt+0x44>)
 800698e:	3b01      	subs	r3, #1
 8006990:	6013      	str	r3, [r2, #0]
	portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 8006992:	4b04      	ldr	r3, [pc, #16]	@ (80069a4 <vPortSetupTimerInterrupt+0x34>)
 8006994:	2207      	movs	r2, #7
 8006996:	601a      	str	r2, [r3, #0]
}
 8006998:	bf00      	nop
 800699a:	46bd      	mov	sp, r7
 800699c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80069a0:	4770      	bx	lr
 80069a2:	bf00      	nop
 80069a4:	e000e010 	.word	0xe000e010
 80069a8:	e000e018 	.word	0xe000e018
 80069ac:	20000000 	.word	0x20000000
 80069b0:	10624dd3 	.word	0x10624dd3
 80069b4:	e000e014 	.word	0xe000e014

080069b8 <vPortEnableVFP>:
/*-----------------------------------------------------------*/

/* This is a naked function. */
static void vPortEnableVFP( void )
{
	__asm volatile
 80069b8:	f8df 000c 	ldr.w	r0, [pc, #12]	@ 80069c8 <vPortEnableVFP+0x10>
 80069bc:	6801      	ldr	r1, [r0, #0]
 80069be:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 80069c2:	6001      	str	r1, [r0, #0]
 80069c4:	4770      	bx	lr
		"								\n"
		"	orr r1, r1, #( 0xf << 20 )	\n" /* Enable CP10 and CP11 coprocessors, then save back. */
		"	str r1, [r0]				\n"
		"	bx r14						"
	);
}
 80069c6:	bf00      	nop
 80069c8:	e000ed88 	.word	0xe000ed88

080069cc <vPortValidateInterruptPriority>:
/*-----------------------------------------------------------*/

#if( configASSERT_DEFINED == 1 )

	void vPortValidateInterruptPriority( void )
	{
 80069cc:	b480      	push	{r7}
 80069ce:	b085      	sub	sp, #20
 80069d0:	af00      	add	r7, sp, #0
	uint32_t ulCurrentInterrupt;
	uint8_t ucCurrentPriority;

		/* Obtain the number of the currently executing interrupt. */
		__asm volatile( "mrs %0, ipsr" : "=r"( ulCurrentInterrupt ) :: "memory" );
 80069d2:	f3ef 8305 	mrs	r3, IPSR
 80069d6:	60fb      	str	r3, [r7, #12]

		/* Is the interrupt number a user defined interrupt? */
		if( ulCurrentInterrupt >= portFIRST_USER_INTERRUPT_NUMBER )
 80069d8:	68fb      	ldr	r3, [r7, #12]
 80069da:	2b0f      	cmp	r3, #15
 80069dc:	d917      	bls.n	8006a0e <vPortValidateInterruptPriority+0x42>
		{
			/* Look up the interrupt's priority. */
			ucCurrentPriority = pcInterruptPriorityRegisters[ ulCurrentInterrupt ];
 80069de:	4a1a      	ldr	r2, [pc, #104]	@ (8006a48 <vPortValidateInterruptPriority+0x7c>)
 80069e0:	68fb      	ldr	r3, [r7, #12]
 80069e2:	4413      	add	r3, r2
 80069e4:	781b      	ldrb	r3, [r3, #0]
 80069e6:	72fb      	strb	r3, [r7, #11]
			interrupt entry is as fast and simple as possible.

			The following links provide detailed information:
			http://www.freertos.org/RTOS-Cortex-M3-M4.html
			http://www.freertos.org/FAQHelp.html */
			configASSERT( ucCurrentPriority >= ucMaxSysCallPriority );
 80069e8:	4b18      	ldr	r3, [pc, #96]	@ (8006a4c <vPortValidateInterruptPriority+0x80>)
 80069ea:	781b      	ldrb	r3, [r3, #0]
 80069ec:	7afa      	ldrb	r2, [r7, #11]
 80069ee:	429a      	cmp	r2, r3
 80069f0:	d20d      	bcs.n	8006a0e <vPortValidateInterruptPriority+0x42>
	__asm volatile
 80069f2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80069f6:	b672      	cpsid	i
 80069f8:	f383 8811 	msr	BASEPRI, r3
 80069fc:	f3bf 8f6f 	isb	sy
 8006a00:	f3bf 8f4f 	dsb	sy
 8006a04:	b662      	cpsie	i
 8006a06:	607b      	str	r3, [r7, #4]
}
 8006a08:	bf00      	nop
 8006a0a:	bf00      	nop
 8006a0c:	e7fd      	b.n	8006a0a <vPortValidateInterruptPriority+0x3e>
		configuration then the correct setting can be achieved on all Cortex-M
		devices by calling NVIC_SetPriorityGrouping( 0 ); before starting the
		scheduler.  Note however that some vendor specific peripheral libraries
		assume a non-zero priority group setting, in which cases using a value
		of zero will result in unpredictable behaviour. */
		configASSERT( ( portAIRCR_REG & portPRIORITY_GROUP_MASK ) <= ulMaxPRIGROUPValue );
 8006a0e:	4b10      	ldr	r3, [pc, #64]	@ (8006a50 <vPortValidateInterruptPriority+0x84>)
 8006a10:	681b      	ldr	r3, [r3, #0]
 8006a12:	f403 62e0 	and.w	r2, r3, #1792	@ 0x700
 8006a16:	4b0f      	ldr	r3, [pc, #60]	@ (8006a54 <vPortValidateInterruptPriority+0x88>)
 8006a18:	681b      	ldr	r3, [r3, #0]
 8006a1a:	429a      	cmp	r2, r3
 8006a1c:	d90d      	bls.n	8006a3a <vPortValidateInterruptPriority+0x6e>
	__asm volatile
 8006a1e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006a22:	b672      	cpsid	i
 8006a24:	f383 8811 	msr	BASEPRI, r3
 8006a28:	f3bf 8f6f 	isb	sy
 8006a2c:	f3bf 8f4f 	dsb	sy
 8006a30:	b662      	cpsie	i
 8006a32:	603b      	str	r3, [r7, #0]
}
 8006a34:	bf00      	nop
 8006a36:	bf00      	nop
 8006a38:	e7fd      	b.n	8006a36 <vPortValidateInterruptPriority+0x6a>
	}
 8006a3a:	bf00      	nop
 8006a3c:	3714      	adds	r7, #20
 8006a3e:	46bd      	mov	sp, r7
 8006a40:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006a44:	4770      	bx	lr
 8006a46:	bf00      	nop
 8006a48:	e000e3f0 	.word	0xe000e3f0
 8006a4c:	20001b4c 	.word	0x20001b4c
 8006a50:	e000ed0c 	.word	0xe000ed0c
 8006a54:	20001b50 	.word	0x20001b50

08006a58 <pvPortMalloc>:
static size_t xBlockAllocatedBit = 0;

/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
 8006a58:	b580      	push	{r7, lr}
 8006a5a:	b08a      	sub	sp, #40	@ 0x28
 8006a5c:	af00      	add	r7, sp, #0
 8006a5e:	6078      	str	r0, [r7, #4]
BlockLink_t *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
void *pvReturn = NULL;
 8006a60:	2300      	movs	r3, #0
 8006a62:	61fb      	str	r3, [r7, #28]

	vTaskSuspendAll();
 8006a64:	f7fe fd76 	bl	8005554 <vTaskSuspendAll>
	{
		/* If this is the first call to malloc then the heap will require
		initialisation to setup the list of free blocks. */
		if( pxEnd == NULL )
 8006a68:	4b5d      	ldr	r3, [pc, #372]	@ (8006be0 <pvPortMalloc+0x188>)
 8006a6a:	681b      	ldr	r3, [r3, #0]
 8006a6c:	2b00      	cmp	r3, #0
 8006a6e:	d101      	bne.n	8006a74 <pvPortMalloc+0x1c>
		{
			prvHeapInit();
 8006a70:	f000 f920 	bl	8006cb4 <prvHeapInit>

		/* Check the requested block size is not so large that the top bit is
		set.  The top bit of the block size member of the BlockLink_t structure
		is used to determine who owns the block - the application or the
		kernel, so it must be free. */
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 8006a74:	4b5b      	ldr	r3, [pc, #364]	@ (8006be4 <pvPortMalloc+0x18c>)
 8006a76:	681a      	ldr	r2, [r3, #0]
 8006a78:	687b      	ldr	r3, [r7, #4]
 8006a7a:	4013      	ands	r3, r2
 8006a7c:	2b00      	cmp	r3, #0
 8006a7e:	f040 8094 	bne.w	8006baa <pvPortMalloc+0x152>
		{
			/* The wanted size is increased so it can contain a BlockLink_t
			structure in addition to the requested amount of bytes. */
			if( xWantedSize > 0 )
 8006a82:	687b      	ldr	r3, [r7, #4]
 8006a84:	2b00      	cmp	r3, #0
 8006a86:	d020      	beq.n	8006aca <pvPortMalloc+0x72>
			{
				xWantedSize += xHeapStructSize;
 8006a88:	2208      	movs	r2, #8
 8006a8a:	687b      	ldr	r3, [r7, #4]
 8006a8c:	4413      	add	r3, r2
 8006a8e:	607b      	str	r3, [r7, #4]

				/* Ensure that blocks are always aligned to the required number
				of bytes. */
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 8006a90:	687b      	ldr	r3, [r7, #4]
 8006a92:	f003 0307 	and.w	r3, r3, #7
 8006a96:	2b00      	cmp	r3, #0
 8006a98:	d017      	beq.n	8006aca <pvPortMalloc+0x72>
				{
					/* Byte alignment required. */
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 8006a9a:	687b      	ldr	r3, [r7, #4]
 8006a9c:	f023 0307 	bic.w	r3, r3, #7
 8006aa0:	3308      	adds	r3, #8
 8006aa2:	607b      	str	r3, [r7, #4]
					configASSERT( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) == 0 );
 8006aa4:	687b      	ldr	r3, [r7, #4]
 8006aa6:	f003 0307 	and.w	r3, r3, #7
 8006aaa:	2b00      	cmp	r3, #0
 8006aac:	d00d      	beq.n	8006aca <pvPortMalloc+0x72>
	__asm volatile
 8006aae:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006ab2:	b672      	cpsid	i
 8006ab4:	f383 8811 	msr	BASEPRI, r3
 8006ab8:	f3bf 8f6f 	isb	sy
 8006abc:	f3bf 8f4f 	dsb	sy
 8006ac0:	b662      	cpsie	i
 8006ac2:	617b      	str	r3, [r7, #20]
}
 8006ac4:	bf00      	nop
 8006ac6:	bf00      	nop
 8006ac8:	e7fd      	b.n	8006ac6 <pvPortMalloc+0x6e>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 8006aca:	687b      	ldr	r3, [r7, #4]
 8006acc:	2b00      	cmp	r3, #0
 8006ace:	d06c      	beq.n	8006baa <pvPortMalloc+0x152>
 8006ad0:	4b45      	ldr	r3, [pc, #276]	@ (8006be8 <pvPortMalloc+0x190>)
 8006ad2:	681b      	ldr	r3, [r3, #0]
 8006ad4:	687a      	ldr	r2, [r7, #4]
 8006ad6:	429a      	cmp	r2, r3
 8006ad8:	d867      	bhi.n	8006baa <pvPortMalloc+0x152>
			{
				/* Traverse the list from the start	(lowest address) block until
				one	of adequate size is found. */
				pxPreviousBlock = &xStart;
 8006ada:	4b44      	ldr	r3, [pc, #272]	@ (8006bec <pvPortMalloc+0x194>)
 8006adc:	623b      	str	r3, [r7, #32]
				pxBlock = xStart.pxNextFreeBlock;
 8006ade:	4b43      	ldr	r3, [pc, #268]	@ (8006bec <pvPortMalloc+0x194>)
 8006ae0:	681b      	ldr	r3, [r3, #0]
 8006ae2:	627b      	str	r3, [r7, #36]	@ 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 8006ae4:	e004      	b.n	8006af0 <pvPortMalloc+0x98>
				{
					pxPreviousBlock = pxBlock;
 8006ae6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006ae8:	623b      	str	r3, [r7, #32]
					pxBlock = pxBlock->pxNextFreeBlock;
 8006aea:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006aec:	681b      	ldr	r3, [r3, #0]
 8006aee:	627b      	str	r3, [r7, #36]	@ 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 8006af0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006af2:	685b      	ldr	r3, [r3, #4]
 8006af4:	687a      	ldr	r2, [r7, #4]
 8006af6:	429a      	cmp	r2, r3
 8006af8:	d903      	bls.n	8006b02 <pvPortMalloc+0xaa>
 8006afa:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006afc:	681b      	ldr	r3, [r3, #0]
 8006afe:	2b00      	cmp	r3, #0
 8006b00:	d1f1      	bne.n	8006ae6 <pvPortMalloc+0x8e>
				}

				/* If the end marker was reached then a block of adequate size
				was	not found. */
				if( pxBlock != pxEnd )
 8006b02:	4b37      	ldr	r3, [pc, #220]	@ (8006be0 <pvPortMalloc+0x188>)
 8006b04:	681b      	ldr	r3, [r3, #0]
 8006b06:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8006b08:	429a      	cmp	r2, r3
 8006b0a:	d04e      	beq.n	8006baa <pvPortMalloc+0x152>
				{
					/* Return the memory space pointed to - jumping over the
					BlockLink_t structure at its start. */
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 8006b0c:	6a3b      	ldr	r3, [r7, #32]
 8006b0e:	681b      	ldr	r3, [r3, #0]
 8006b10:	2208      	movs	r2, #8
 8006b12:	4413      	add	r3, r2
 8006b14:	61fb      	str	r3, [r7, #28]

					/* This block is being returned for use so must be taken out
					of the list of free blocks. */
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 8006b16:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006b18:	681a      	ldr	r2, [r3, #0]
 8006b1a:	6a3b      	ldr	r3, [r7, #32]
 8006b1c:	601a      	str	r2, [r3, #0]

					/* If the block is larger than required it can be split into
					two. */
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 8006b1e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006b20:	685a      	ldr	r2, [r3, #4]
 8006b22:	687b      	ldr	r3, [r7, #4]
 8006b24:	1ad2      	subs	r2, r2, r3
 8006b26:	2308      	movs	r3, #8
 8006b28:	005b      	lsls	r3, r3, #1
 8006b2a:	429a      	cmp	r2, r3
 8006b2c:	d922      	bls.n	8006b74 <pvPortMalloc+0x11c>
					{
						/* This block is to be split into two.  Create a new
						block following the number of bytes requested. The void
						cast is used to prevent byte alignment warnings from the
						compiler. */
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 8006b2e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8006b30:	687b      	ldr	r3, [r7, #4]
 8006b32:	4413      	add	r3, r2
 8006b34:	61bb      	str	r3, [r7, #24]
						configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 8006b36:	69bb      	ldr	r3, [r7, #24]
 8006b38:	f003 0307 	and.w	r3, r3, #7
 8006b3c:	2b00      	cmp	r3, #0
 8006b3e:	d00d      	beq.n	8006b5c <pvPortMalloc+0x104>
	__asm volatile
 8006b40:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006b44:	b672      	cpsid	i
 8006b46:	f383 8811 	msr	BASEPRI, r3
 8006b4a:	f3bf 8f6f 	isb	sy
 8006b4e:	f3bf 8f4f 	dsb	sy
 8006b52:	b662      	cpsie	i
 8006b54:	613b      	str	r3, [r7, #16]
}
 8006b56:	bf00      	nop
 8006b58:	bf00      	nop
 8006b5a:	e7fd      	b.n	8006b58 <pvPortMalloc+0x100>

						/* Calculate the sizes of two blocks split from the
						single block. */
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 8006b5c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006b5e:	685a      	ldr	r2, [r3, #4]
 8006b60:	687b      	ldr	r3, [r7, #4]
 8006b62:	1ad2      	subs	r2, r2, r3
 8006b64:	69bb      	ldr	r3, [r7, #24]
 8006b66:	605a      	str	r2, [r3, #4]
						pxBlock->xBlockSize = xWantedSize;
 8006b68:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006b6a:	687a      	ldr	r2, [r7, #4]
 8006b6c:	605a      	str	r2, [r3, #4]

						/* Insert the new block into the list of free blocks. */
						prvInsertBlockIntoFreeList( pxNewBlockLink );
 8006b6e:	69b8      	ldr	r0, [r7, #24]
 8006b70:	f000 f902 	bl	8006d78 <prvInsertBlockIntoFreeList>
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}

					xFreeBytesRemaining -= pxBlock->xBlockSize;
 8006b74:	4b1c      	ldr	r3, [pc, #112]	@ (8006be8 <pvPortMalloc+0x190>)
 8006b76:	681a      	ldr	r2, [r3, #0]
 8006b78:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006b7a:	685b      	ldr	r3, [r3, #4]
 8006b7c:	1ad3      	subs	r3, r2, r3
 8006b7e:	4a1a      	ldr	r2, [pc, #104]	@ (8006be8 <pvPortMalloc+0x190>)
 8006b80:	6013      	str	r3, [r2, #0]

					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 8006b82:	4b19      	ldr	r3, [pc, #100]	@ (8006be8 <pvPortMalloc+0x190>)
 8006b84:	681a      	ldr	r2, [r3, #0]
 8006b86:	4b1a      	ldr	r3, [pc, #104]	@ (8006bf0 <pvPortMalloc+0x198>)
 8006b88:	681b      	ldr	r3, [r3, #0]
 8006b8a:	429a      	cmp	r2, r3
 8006b8c:	d203      	bcs.n	8006b96 <pvPortMalloc+0x13e>
					{
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 8006b8e:	4b16      	ldr	r3, [pc, #88]	@ (8006be8 <pvPortMalloc+0x190>)
 8006b90:	681b      	ldr	r3, [r3, #0]
 8006b92:	4a17      	ldr	r2, [pc, #92]	@ (8006bf0 <pvPortMalloc+0x198>)
 8006b94:	6013      	str	r3, [r2, #0]
						mtCOVERAGE_TEST_MARKER();
					}

					/* The block is being returned - it is allocated and owned
					by the application and has no "next" block. */
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 8006b96:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006b98:	685a      	ldr	r2, [r3, #4]
 8006b9a:	4b12      	ldr	r3, [pc, #72]	@ (8006be4 <pvPortMalloc+0x18c>)
 8006b9c:	681b      	ldr	r3, [r3, #0]
 8006b9e:	431a      	orrs	r2, r3
 8006ba0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006ba2:	605a      	str	r2, [r3, #4]
					pxBlock->pxNextFreeBlock = NULL;
 8006ba4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006ba6:	2200      	movs	r2, #0
 8006ba8:	601a      	str	r2, [r3, #0]
			mtCOVERAGE_TEST_MARKER();
		}

		traceMALLOC( pvReturn, xWantedSize );
	}
	( void ) xTaskResumeAll();
 8006baa:	f7fe fce1 	bl	8005570 <xTaskResumeAll>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif

	configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 8006bae:	69fb      	ldr	r3, [r7, #28]
 8006bb0:	f003 0307 	and.w	r3, r3, #7
 8006bb4:	2b00      	cmp	r3, #0
 8006bb6:	d00d      	beq.n	8006bd4 <pvPortMalloc+0x17c>
	__asm volatile
 8006bb8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006bbc:	b672      	cpsid	i
 8006bbe:	f383 8811 	msr	BASEPRI, r3
 8006bc2:	f3bf 8f6f 	isb	sy
 8006bc6:	f3bf 8f4f 	dsb	sy
 8006bca:	b662      	cpsie	i
 8006bcc:	60fb      	str	r3, [r7, #12]
}
 8006bce:	bf00      	nop
 8006bd0:	bf00      	nop
 8006bd2:	e7fd      	b.n	8006bd0 <pvPortMalloc+0x178>
	return pvReturn;
 8006bd4:	69fb      	ldr	r3, [r7, #28]
}
 8006bd6:	4618      	mov	r0, r3
 8006bd8:	3728      	adds	r7, #40	@ 0x28
 8006bda:	46bd      	mov	sp, r7
 8006bdc:	bd80      	pop	{r7, pc}
 8006bde:	bf00      	nop
 8006be0:	2000575c 	.word	0x2000575c
 8006be4:	20005768 	.word	0x20005768
 8006be8:	20005760 	.word	0x20005760
 8006bec:	20005754 	.word	0x20005754
 8006bf0:	20005764 	.word	0x20005764

08006bf4 <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void *pv )
{
 8006bf4:	b580      	push	{r7, lr}
 8006bf6:	b086      	sub	sp, #24
 8006bf8:	af00      	add	r7, sp, #0
 8006bfa:	6078      	str	r0, [r7, #4]
uint8_t *puc = ( uint8_t * ) pv;
 8006bfc:	687b      	ldr	r3, [r7, #4]
 8006bfe:	617b      	str	r3, [r7, #20]
BlockLink_t *pxLink;

	if( pv != NULL )
 8006c00:	687b      	ldr	r3, [r7, #4]
 8006c02:	2b00      	cmp	r3, #0
 8006c04:	d04e      	beq.n	8006ca4 <vPortFree+0xb0>
	{
		/* The memory being freed will have an BlockLink_t structure immediately
		before it. */
		puc -= xHeapStructSize;
 8006c06:	2308      	movs	r3, #8
 8006c08:	425b      	negs	r3, r3
 8006c0a:	697a      	ldr	r2, [r7, #20]
 8006c0c:	4413      	add	r3, r2
 8006c0e:	617b      	str	r3, [r7, #20]

		/* This casting is to keep the compiler from issuing warnings. */
		pxLink = ( void * ) puc;
 8006c10:	697b      	ldr	r3, [r7, #20]
 8006c12:	613b      	str	r3, [r7, #16]

		/* Check the block is actually allocated. */
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 8006c14:	693b      	ldr	r3, [r7, #16]
 8006c16:	685a      	ldr	r2, [r3, #4]
 8006c18:	4b24      	ldr	r3, [pc, #144]	@ (8006cac <vPortFree+0xb8>)
 8006c1a:	681b      	ldr	r3, [r3, #0]
 8006c1c:	4013      	ands	r3, r2
 8006c1e:	2b00      	cmp	r3, #0
 8006c20:	d10d      	bne.n	8006c3e <vPortFree+0x4a>
	__asm volatile
 8006c22:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006c26:	b672      	cpsid	i
 8006c28:	f383 8811 	msr	BASEPRI, r3
 8006c2c:	f3bf 8f6f 	isb	sy
 8006c30:	f3bf 8f4f 	dsb	sy
 8006c34:	b662      	cpsie	i
 8006c36:	60fb      	str	r3, [r7, #12]
}
 8006c38:	bf00      	nop
 8006c3a:	bf00      	nop
 8006c3c:	e7fd      	b.n	8006c3a <vPortFree+0x46>
		configASSERT( pxLink->pxNextFreeBlock == NULL );
 8006c3e:	693b      	ldr	r3, [r7, #16]
 8006c40:	681b      	ldr	r3, [r3, #0]
 8006c42:	2b00      	cmp	r3, #0
 8006c44:	d00d      	beq.n	8006c62 <vPortFree+0x6e>
	__asm volatile
 8006c46:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006c4a:	b672      	cpsid	i
 8006c4c:	f383 8811 	msr	BASEPRI, r3
 8006c50:	f3bf 8f6f 	isb	sy
 8006c54:	f3bf 8f4f 	dsb	sy
 8006c58:	b662      	cpsie	i
 8006c5a:	60bb      	str	r3, [r7, #8]
}
 8006c5c:	bf00      	nop
 8006c5e:	bf00      	nop
 8006c60:	e7fd      	b.n	8006c5e <vPortFree+0x6a>

		if( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 )
 8006c62:	693b      	ldr	r3, [r7, #16]
 8006c64:	685a      	ldr	r2, [r3, #4]
 8006c66:	4b11      	ldr	r3, [pc, #68]	@ (8006cac <vPortFree+0xb8>)
 8006c68:	681b      	ldr	r3, [r3, #0]
 8006c6a:	4013      	ands	r3, r2
 8006c6c:	2b00      	cmp	r3, #0
 8006c6e:	d019      	beq.n	8006ca4 <vPortFree+0xb0>
		{
			if( pxLink->pxNextFreeBlock == NULL )
 8006c70:	693b      	ldr	r3, [r7, #16]
 8006c72:	681b      	ldr	r3, [r3, #0]
 8006c74:	2b00      	cmp	r3, #0
 8006c76:	d115      	bne.n	8006ca4 <vPortFree+0xb0>
			{
				/* The block is being returned to the heap - it is no longer
				allocated. */
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 8006c78:	693b      	ldr	r3, [r7, #16]
 8006c7a:	685a      	ldr	r2, [r3, #4]
 8006c7c:	4b0b      	ldr	r3, [pc, #44]	@ (8006cac <vPortFree+0xb8>)
 8006c7e:	681b      	ldr	r3, [r3, #0]
 8006c80:	43db      	mvns	r3, r3
 8006c82:	401a      	ands	r2, r3
 8006c84:	693b      	ldr	r3, [r7, #16]
 8006c86:	605a      	str	r2, [r3, #4]

				vTaskSuspendAll();
 8006c88:	f7fe fc64 	bl	8005554 <vTaskSuspendAll>
				{
					/* Add this block to the list of free blocks. */
					xFreeBytesRemaining += pxLink->xBlockSize;
 8006c8c:	693b      	ldr	r3, [r7, #16]
 8006c8e:	685a      	ldr	r2, [r3, #4]
 8006c90:	4b07      	ldr	r3, [pc, #28]	@ (8006cb0 <vPortFree+0xbc>)
 8006c92:	681b      	ldr	r3, [r3, #0]
 8006c94:	4413      	add	r3, r2
 8006c96:	4a06      	ldr	r2, [pc, #24]	@ (8006cb0 <vPortFree+0xbc>)
 8006c98:	6013      	str	r3, [r2, #0]
					traceFREE( pv, pxLink->xBlockSize );
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 8006c9a:	6938      	ldr	r0, [r7, #16]
 8006c9c:	f000 f86c 	bl	8006d78 <prvInsertBlockIntoFreeList>
				}
				( void ) xTaskResumeAll();
 8006ca0:	f7fe fc66 	bl	8005570 <xTaskResumeAll>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
}
 8006ca4:	bf00      	nop
 8006ca6:	3718      	adds	r7, #24
 8006ca8:	46bd      	mov	sp, r7
 8006caa:	bd80      	pop	{r7, pc}
 8006cac:	20005768 	.word	0x20005768
 8006cb0:	20005760 	.word	0x20005760

08006cb4 <prvHeapInit>:
	/* This just exists to keep the linker quiet. */
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void )
{
 8006cb4:	b480      	push	{r7}
 8006cb6:	b085      	sub	sp, #20
 8006cb8:	af00      	add	r7, sp, #0
BlockLink_t *pxFirstFreeBlock;
uint8_t *pucAlignedHeap;
size_t uxAddress;
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 8006cba:	f44f 5370 	mov.w	r3, #15360	@ 0x3c00
 8006cbe:	60bb      	str	r3, [r7, #8]

	/* Ensure the heap starts on a correctly aligned boundary. */
	uxAddress = ( size_t ) ucHeap;
 8006cc0:	4b27      	ldr	r3, [pc, #156]	@ (8006d60 <prvHeapInit+0xac>)
 8006cc2:	60fb      	str	r3, [r7, #12]

	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 8006cc4:	68fb      	ldr	r3, [r7, #12]
 8006cc6:	f003 0307 	and.w	r3, r3, #7
 8006cca:	2b00      	cmp	r3, #0
 8006ccc:	d00c      	beq.n	8006ce8 <prvHeapInit+0x34>
	{
		uxAddress += ( portBYTE_ALIGNMENT - 1 );
 8006cce:	68fb      	ldr	r3, [r7, #12]
 8006cd0:	3307      	adds	r3, #7
 8006cd2:	60fb      	str	r3, [r7, #12]
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8006cd4:	68fb      	ldr	r3, [r7, #12]
 8006cd6:	f023 0307 	bic.w	r3, r3, #7
 8006cda:	60fb      	str	r3, [r7, #12]
		xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 8006cdc:	68ba      	ldr	r2, [r7, #8]
 8006cde:	68fb      	ldr	r3, [r7, #12]
 8006ce0:	1ad3      	subs	r3, r2, r3
 8006ce2:	4a1f      	ldr	r2, [pc, #124]	@ (8006d60 <prvHeapInit+0xac>)
 8006ce4:	4413      	add	r3, r2
 8006ce6:	60bb      	str	r3, [r7, #8]
	}

	pucAlignedHeap = ( uint8_t * ) uxAddress;
 8006ce8:	68fb      	ldr	r3, [r7, #12]
 8006cea:	607b      	str	r3, [r7, #4]

	/* xStart is used to hold a pointer to the first item in the list of free
	blocks.  The void cast is used to prevent compiler warnings. */
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 8006cec:	4a1d      	ldr	r2, [pc, #116]	@ (8006d64 <prvHeapInit+0xb0>)
 8006cee:	687b      	ldr	r3, [r7, #4]
 8006cf0:	6013      	str	r3, [r2, #0]
	xStart.xBlockSize = ( size_t ) 0;
 8006cf2:	4b1c      	ldr	r3, [pc, #112]	@ (8006d64 <prvHeapInit+0xb0>)
 8006cf4:	2200      	movs	r2, #0
 8006cf6:	605a      	str	r2, [r3, #4]

	/* pxEnd is used to mark the end of the list of free blocks and is inserted
	at the end of the heap space. */
	uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 8006cf8:	687b      	ldr	r3, [r7, #4]
 8006cfa:	68ba      	ldr	r2, [r7, #8]
 8006cfc:	4413      	add	r3, r2
 8006cfe:	60fb      	str	r3, [r7, #12]
	uxAddress -= xHeapStructSize;
 8006d00:	2208      	movs	r2, #8
 8006d02:	68fb      	ldr	r3, [r7, #12]
 8006d04:	1a9b      	subs	r3, r3, r2
 8006d06:	60fb      	str	r3, [r7, #12]
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8006d08:	68fb      	ldr	r3, [r7, #12]
 8006d0a:	f023 0307 	bic.w	r3, r3, #7
 8006d0e:	60fb      	str	r3, [r7, #12]
	pxEnd = ( void * ) uxAddress;
 8006d10:	68fb      	ldr	r3, [r7, #12]
 8006d12:	4a15      	ldr	r2, [pc, #84]	@ (8006d68 <prvHeapInit+0xb4>)
 8006d14:	6013      	str	r3, [r2, #0]
	pxEnd->xBlockSize = 0;
 8006d16:	4b14      	ldr	r3, [pc, #80]	@ (8006d68 <prvHeapInit+0xb4>)
 8006d18:	681b      	ldr	r3, [r3, #0]
 8006d1a:	2200      	movs	r2, #0
 8006d1c:	605a      	str	r2, [r3, #4]
	pxEnd->pxNextFreeBlock = NULL;
 8006d1e:	4b12      	ldr	r3, [pc, #72]	@ (8006d68 <prvHeapInit+0xb4>)
 8006d20:	681b      	ldr	r3, [r3, #0]
 8006d22:	2200      	movs	r2, #0
 8006d24:	601a      	str	r2, [r3, #0]

	/* To start with there is a single free block that is sized to take up the
	entire heap space, minus the space taken by pxEnd. */
	pxFirstFreeBlock = ( void * ) pucAlignedHeap;
 8006d26:	687b      	ldr	r3, [r7, #4]
 8006d28:	603b      	str	r3, [r7, #0]
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 8006d2a:	683b      	ldr	r3, [r7, #0]
 8006d2c:	68fa      	ldr	r2, [r7, #12]
 8006d2e:	1ad2      	subs	r2, r2, r3
 8006d30:	683b      	ldr	r3, [r7, #0]
 8006d32:	605a      	str	r2, [r3, #4]
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 8006d34:	4b0c      	ldr	r3, [pc, #48]	@ (8006d68 <prvHeapInit+0xb4>)
 8006d36:	681a      	ldr	r2, [r3, #0]
 8006d38:	683b      	ldr	r3, [r7, #0]
 8006d3a:	601a      	str	r2, [r3, #0]

	/* Only one block exists - and it covers the entire usable heap space. */
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8006d3c:	683b      	ldr	r3, [r7, #0]
 8006d3e:	685b      	ldr	r3, [r3, #4]
 8006d40:	4a0a      	ldr	r2, [pc, #40]	@ (8006d6c <prvHeapInit+0xb8>)
 8006d42:	6013      	str	r3, [r2, #0]
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8006d44:	683b      	ldr	r3, [r7, #0]
 8006d46:	685b      	ldr	r3, [r3, #4]
 8006d48:	4a09      	ldr	r2, [pc, #36]	@ (8006d70 <prvHeapInit+0xbc>)
 8006d4a:	6013      	str	r3, [r2, #0]

	/* Work out the position of the top bit in a size_t variable. */
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 8006d4c:	4b09      	ldr	r3, [pc, #36]	@ (8006d74 <prvHeapInit+0xc0>)
 8006d4e:	f04f 4200 	mov.w	r2, #2147483648	@ 0x80000000
 8006d52:	601a      	str	r2, [r3, #0]
}
 8006d54:	bf00      	nop
 8006d56:	3714      	adds	r7, #20
 8006d58:	46bd      	mov	sp, r7
 8006d5a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006d5e:	4770      	bx	lr
 8006d60:	20001b54 	.word	0x20001b54
 8006d64:	20005754 	.word	0x20005754
 8006d68:	2000575c 	.word	0x2000575c
 8006d6c:	20005764 	.word	0x20005764
 8006d70:	20005760 	.word	0x20005760
 8006d74:	20005768 	.word	0x20005768

08006d78 <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t *pxBlockToInsert )
{
 8006d78:	b480      	push	{r7}
 8006d7a:	b085      	sub	sp, #20
 8006d7c:	af00      	add	r7, sp, #0
 8006d7e:	6078      	str	r0, [r7, #4]
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 8006d80:	4b28      	ldr	r3, [pc, #160]	@ (8006e24 <prvInsertBlockIntoFreeList+0xac>)
 8006d82:	60fb      	str	r3, [r7, #12]
 8006d84:	e002      	b.n	8006d8c <prvInsertBlockIntoFreeList+0x14>
 8006d86:	68fb      	ldr	r3, [r7, #12]
 8006d88:	681b      	ldr	r3, [r3, #0]
 8006d8a:	60fb      	str	r3, [r7, #12]
 8006d8c:	68fb      	ldr	r3, [r7, #12]
 8006d8e:	681b      	ldr	r3, [r3, #0]
 8006d90:	687a      	ldr	r2, [r7, #4]
 8006d92:	429a      	cmp	r2, r3
 8006d94:	d8f7      	bhi.n	8006d86 <prvInsertBlockIntoFreeList+0xe>
		/* Nothing to do here, just iterate to the right position. */
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
 8006d96:	68fb      	ldr	r3, [r7, #12]
 8006d98:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 8006d9a:	68fb      	ldr	r3, [r7, #12]
 8006d9c:	685b      	ldr	r3, [r3, #4]
 8006d9e:	68ba      	ldr	r2, [r7, #8]
 8006da0:	4413      	add	r3, r2
 8006da2:	687a      	ldr	r2, [r7, #4]
 8006da4:	429a      	cmp	r2, r3
 8006da6:	d108      	bne.n	8006dba <prvInsertBlockIntoFreeList+0x42>
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 8006da8:	68fb      	ldr	r3, [r7, #12]
 8006daa:	685a      	ldr	r2, [r3, #4]
 8006dac:	687b      	ldr	r3, [r7, #4]
 8006dae:	685b      	ldr	r3, [r3, #4]
 8006db0:	441a      	add	r2, r3
 8006db2:	68fb      	ldr	r3, [r7, #12]
 8006db4:	605a      	str	r2, [r3, #4]
		pxBlockToInsert = pxIterator;
 8006db6:	68fb      	ldr	r3, [r7, #12]
 8006db8:	607b      	str	r3, [r7, #4]
		mtCOVERAGE_TEST_MARKER();
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
 8006dba:	687b      	ldr	r3, [r7, #4]
 8006dbc:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 8006dbe:	687b      	ldr	r3, [r7, #4]
 8006dc0:	685b      	ldr	r3, [r3, #4]
 8006dc2:	68ba      	ldr	r2, [r7, #8]
 8006dc4:	441a      	add	r2, r3
 8006dc6:	68fb      	ldr	r3, [r7, #12]
 8006dc8:	681b      	ldr	r3, [r3, #0]
 8006dca:	429a      	cmp	r2, r3
 8006dcc:	d118      	bne.n	8006e00 <prvInsertBlockIntoFreeList+0x88>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
 8006dce:	68fb      	ldr	r3, [r7, #12]
 8006dd0:	681a      	ldr	r2, [r3, #0]
 8006dd2:	4b15      	ldr	r3, [pc, #84]	@ (8006e28 <prvInsertBlockIntoFreeList+0xb0>)
 8006dd4:	681b      	ldr	r3, [r3, #0]
 8006dd6:	429a      	cmp	r2, r3
 8006dd8:	d00d      	beq.n	8006df6 <prvInsertBlockIntoFreeList+0x7e>
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 8006dda:	687b      	ldr	r3, [r7, #4]
 8006ddc:	685a      	ldr	r2, [r3, #4]
 8006dde:	68fb      	ldr	r3, [r7, #12]
 8006de0:	681b      	ldr	r3, [r3, #0]
 8006de2:	685b      	ldr	r3, [r3, #4]
 8006de4:	441a      	add	r2, r3
 8006de6:	687b      	ldr	r3, [r7, #4]
 8006de8:	605a      	str	r2, [r3, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 8006dea:	68fb      	ldr	r3, [r7, #12]
 8006dec:	681b      	ldr	r3, [r3, #0]
 8006dee:	681a      	ldr	r2, [r3, #0]
 8006df0:	687b      	ldr	r3, [r7, #4]
 8006df2:	601a      	str	r2, [r3, #0]
 8006df4:	e008      	b.n	8006e08 <prvInsertBlockIntoFreeList+0x90>
		}
		else
		{
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
 8006df6:	4b0c      	ldr	r3, [pc, #48]	@ (8006e28 <prvInsertBlockIntoFreeList+0xb0>)
 8006df8:	681a      	ldr	r2, [r3, #0]
 8006dfa:	687b      	ldr	r3, [r7, #4]
 8006dfc:	601a      	str	r2, [r3, #0]
 8006dfe:	e003      	b.n	8006e08 <prvInsertBlockIntoFreeList+0x90>
		}
	}
	else
	{
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 8006e00:	68fb      	ldr	r3, [r7, #12]
 8006e02:	681a      	ldr	r2, [r3, #0]
 8006e04:	687b      	ldr	r3, [r7, #4]
 8006e06:	601a      	str	r2, [r3, #0]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
 8006e08:	68fa      	ldr	r2, [r7, #12]
 8006e0a:	687b      	ldr	r3, [r7, #4]
 8006e0c:	429a      	cmp	r2, r3
 8006e0e:	d002      	beq.n	8006e16 <prvInsertBlockIntoFreeList+0x9e>
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 8006e10:	68fb      	ldr	r3, [r7, #12]
 8006e12:	687a      	ldr	r2, [r7, #4]
 8006e14:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8006e16:	bf00      	nop
 8006e18:	3714      	adds	r7, #20
 8006e1a:	46bd      	mov	sp, r7
 8006e1c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006e20:	4770      	bx	lr
 8006e22:	bf00      	nop
 8006e24:	20005754 	.word	0x20005754
 8006e28:	2000575c 	.word	0x2000575c

08006e2c <siprintf>:
 8006e2c:	b40e      	push	{r1, r2, r3}
 8006e2e:	b510      	push	{r4, lr}
 8006e30:	b09d      	sub	sp, #116	@ 0x74
 8006e32:	ab1f      	add	r3, sp, #124	@ 0x7c
 8006e34:	9002      	str	r0, [sp, #8]
 8006e36:	9006      	str	r0, [sp, #24]
 8006e38:	f06f 4100 	mvn.w	r1, #2147483648	@ 0x80000000
 8006e3c:	480a      	ldr	r0, [pc, #40]	@ (8006e68 <siprintf+0x3c>)
 8006e3e:	9107      	str	r1, [sp, #28]
 8006e40:	9104      	str	r1, [sp, #16]
 8006e42:	490a      	ldr	r1, [pc, #40]	@ (8006e6c <siprintf+0x40>)
 8006e44:	f853 2b04 	ldr.w	r2, [r3], #4
 8006e48:	9105      	str	r1, [sp, #20]
 8006e4a:	2400      	movs	r4, #0
 8006e4c:	a902      	add	r1, sp, #8
 8006e4e:	6800      	ldr	r0, [r0, #0]
 8006e50:	9301      	str	r3, [sp, #4]
 8006e52:	941b      	str	r4, [sp, #108]	@ 0x6c
 8006e54:	f000 f9a2 	bl	800719c <_svfiprintf_r>
 8006e58:	9b02      	ldr	r3, [sp, #8]
 8006e5a:	701c      	strb	r4, [r3, #0]
 8006e5c:	b01d      	add	sp, #116	@ 0x74
 8006e5e:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8006e62:	b003      	add	sp, #12
 8006e64:	4770      	bx	lr
 8006e66:	bf00      	nop
 8006e68:	20000010 	.word	0x20000010
 8006e6c:	ffff0208 	.word	0xffff0208

08006e70 <memset>:
 8006e70:	4402      	add	r2, r0
 8006e72:	4603      	mov	r3, r0
 8006e74:	4293      	cmp	r3, r2
 8006e76:	d100      	bne.n	8006e7a <memset+0xa>
 8006e78:	4770      	bx	lr
 8006e7a:	f803 1b01 	strb.w	r1, [r3], #1
 8006e7e:	e7f9      	b.n	8006e74 <memset+0x4>

08006e80 <__errno>:
 8006e80:	4b01      	ldr	r3, [pc, #4]	@ (8006e88 <__errno+0x8>)
 8006e82:	6818      	ldr	r0, [r3, #0]
 8006e84:	4770      	bx	lr
 8006e86:	bf00      	nop
 8006e88:	20000010 	.word	0x20000010

08006e8c <__libc_init_array>:
 8006e8c:	b570      	push	{r4, r5, r6, lr}
 8006e8e:	4d0d      	ldr	r5, [pc, #52]	@ (8006ec4 <__libc_init_array+0x38>)
 8006e90:	4c0d      	ldr	r4, [pc, #52]	@ (8006ec8 <__libc_init_array+0x3c>)
 8006e92:	1b64      	subs	r4, r4, r5
 8006e94:	10a4      	asrs	r4, r4, #2
 8006e96:	2600      	movs	r6, #0
 8006e98:	42a6      	cmp	r6, r4
 8006e9a:	d109      	bne.n	8006eb0 <__libc_init_array+0x24>
 8006e9c:	4d0b      	ldr	r5, [pc, #44]	@ (8006ecc <__libc_init_array+0x40>)
 8006e9e:	4c0c      	ldr	r4, [pc, #48]	@ (8006ed0 <__libc_init_array+0x44>)
 8006ea0:	f000 fc64 	bl	800776c <_init>
 8006ea4:	1b64      	subs	r4, r4, r5
 8006ea6:	10a4      	asrs	r4, r4, #2
 8006ea8:	2600      	movs	r6, #0
 8006eaa:	42a6      	cmp	r6, r4
 8006eac:	d105      	bne.n	8006eba <__libc_init_array+0x2e>
 8006eae:	bd70      	pop	{r4, r5, r6, pc}
 8006eb0:	f855 3b04 	ldr.w	r3, [r5], #4
 8006eb4:	4798      	blx	r3
 8006eb6:	3601      	adds	r6, #1
 8006eb8:	e7ee      	b.n	8006e98 <__libc_init_array+0xc>
 8006eba:	f855 3b04 	ldr.w	r3, [r5], #4
 8006ebe:	4798      	blx	r3
 8006ec0:	3601      	adds	r6, #1
 8006ec2:	e7f2      	b.n	8006eaa <__libc_init_array+0x1e>
 8006ec4:	08007858 	.word	0x08007858
 8006ec8:	08007858 	.word	0x08007858
 8006ecc:	08007858 	.word	0x08007858
 8006ed0:	0800785c 	.word	0x0800785c

08006ed4 <__retarget_lock_acquire_recursive>:
 8006ed4:	4770      	bx	lr

08006ed6 <__retarget_lock_release_recursive>:
 8006ed6:	4770      	bx	lr

08006ed8 <memcpy>:
 8006ed8:	440a      	add	r2, r1
 8006eda:	4291      	cmp	r1, r2
 8006edc:	f100 33ff 	add.w	r3, r0, #4294967295
 8006ee0:	d100      	bne.n	8006ee4 <memcpy+0xc>
 8006ee2:	4770      	bx	lr
 8006ee4:	b510      	push	{r4, lr}
 8006ee6:	f811 4b01 	ldrb.w	r4, [r1], #1
 8006eea:	f803 4f01 	strb.w	r4, [r3, #1]!
 8006eee:	4291      	cmp	r1, r2
 8006ef0:	d1f9      	bne.n	8006ee6 <memcpy+0xe>
 8006ef2:	bd10      	pop	{r4, pc}

08006ef4 <_free_r>:
 8006ef4:	b538      	push	{r3, r4, r5, lr}
 8006ef6:	4605      	mov	r5, r0
 8006ef8:	2900      	cmp	r1, #0
 8006efa:	d041      	beq.n	8006f80 <_free_r+0x8c>
 8006efc:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8006f00:	1f0c      	subs	r4, r1, #4
 8006f02:	2b00      	cmp	r3, #0
 8006f04:	bfb8      	it	lt
 8006f06:	18e4      	addlt	r4, r4, r3
 8006f08:	f000 f8e0 	bl	80070cc <__malloc_lock>
 8006f0c:	4a1d      	ldr	r2, [pc, #116]	@ (8006f84 <_free_r+0x90>)
 8006f0e:	6813      	ldr	r3, [r2, #0]
 8006f10:	b933      	cbnz	r3, 8006f20 <_free_r+0x2c>
 8006f12:	6063      	str	r3, [r4, #4]
 8006f14:	6014      	str	r4, [r2, #0]
 8006f16:	4628      	mov	r0, r5
 8006f18:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8006f1c:	f000 b8dc 	b.w	80070d8 <__malloc_unlock>
 8006f20:	42a3      	cmp	r3, r4
 8006f22:	d908      	bls.n	8006f36 <_free_r+0x42>
 8006f24:	6820      	ldr	r0, [r4, #0]
 8006f26:	1821      	adds	r1, r4, r0
 8006f28:	428b      	cmp	r3, r1
 8006f2a:	bf01      	itttt	eq
 8006f2c:	6819      	ldreq	r1, [r3, #0]
 8006f2e:	685b      	ldreq	r3, [r3, #4]
 8006f30:	1809      	addeq	r1, r1, r0
 8006f32:	6021      	streq	r1, [r4, #0]
 8006f34:	e7ed      	b.n	8006f12 <_free_r+0x1e>
 8006f36:	461a      	mov	r2, r3
 8006f38:	685b      	ldr	r3, [r3, #4]
 8006f3a:	b10b      	cbz	r3, 8006f40 <_free_r+0x4c>
 8006f3c:	42a3      	cmp	r3, r4
 8006f3e:	d9fa      	bls.n	8006f36 <_free_r+0x42>
 8006f40:	6811      	ldr	r1, [r2, #0]
 8006f42:	1850      	adds	r0, r2, r1
 8006f44:	42a0      	cmp	r0, r4
 8006f46:	d10b      	bne.n	8006f60 <_free_r+0x6c>
 8006f48:	6820      	ldr	r0, [r4, #0]
 8006f4a:	4401      	add	r1, r0
 8006f4c:	1850      	adds	r0, r2, r1
 8006f4e:	4283      	cmp	r3, r0
 8006f50:	6011      	str	r1, [r2, #0]
 8006f52:	d1e0      	bne.n	8006f16 <_free_r+0x22>
 8006f54:	6818      	ldr	r0, [r3, #0]
 8006f56:	685b      	ldr	r3, [r3, #4]
 8006f58:	6053      	str	r3, [r2, #4]
 8006f5a:	4408      	add	r0, r1
 8006f5c:	6010      	str	r0, [r2, #0]
 8006f5e:	e7da      	b.n	8006f16 <_free_r+0x22>
 8006f60:	d902      	bls.n	8006f68 <_free_r+0x74>
 8006f62:	230c      	movs	r3, #12
 8006f64:	602b      	str	r3, [r5, #0]
 8006f66:	e7d6      	b.n	8006f16 <_free_r+0x22>
 8006f68:	6820      	ldr	r0, [r4, #0]
 8006f6a:	1821      	adds	r1, r4, r0
 8006f6c:	428b      	cmp	r3, r1
 8006f6e:	bf04      	itt	eq
 8006f70:	6819      	ldreq	r1, [r3, #0]
 8006f72:	685b      	ldreq	r3, [r3, #4]
 8006f74:	6063      	str	r3, [r4, #4]
 8006f76:	bf04      	itt	eq
 8006f78:	1809      	addeq	r1, r1, r0
 8006f7a:	6021      	streq	r1, [r4, #0]
 8006f7c:	6054      	str	r4, [r2, #4]
 8006f7e:	e7ca      	b.n	8006f16 <_free_r+0x22>
 8006f80:	bd38      	pop	{r3, r4, r5, pc}
 8006f82:	bf00      	nop
 8006f84:	200058b0 	.word	0x200058b0

08006f88 <sbrk_aligned>:
 8006f88:	b570      	push	{r4, r5, r6, lr}
 8006f8a:	4e0f      	ldr	r6, [pc, #60]	@ (8006fc8 <sbrk_aligned+0x40>)
 8006f8c:	460c      	mov	r4, r1
 8006f8e:	6831      	ldr	r1, [r6, #0]
 8006f90:	4605      	mov	r5, r0
 8006f92:	b911      	cbnz	r1, 8006f9a <sbrk_aligned+0x12>
 8006f94:	f000 fba4 	bl	80076e0 <_sbrk_r>
 8006f98:	6030      	str	r0, [r6, #0]
 8006f9a:	4621      	mov	r1, r4
 8006f9c:	4628      	mov	r0, r5
 8006f9e:	f000 fb9f 	bl	80076e0 <_sbrk_r>
 8006fa2:	1c43      	adds	r3, r0, #1
 8006fa4:	d103      	bne.n	8006fae <sbrk_aligned+0x26>
 8006fa6:	f04f 34ff 	mov.w	r4, #4294967295
 8006faa:	4620      	mov	r0, r4
 8006fac:	bd70      	pop	{r4, r5, r6, pc}
 8006fae:	1cc4      	adds	r4, r0, #3
 8006fb0:	f024 0403 	bic.w	r4, r4, #3
 8006fb4:	42a0      	cmp	r0, r4
 8006fb6:	d0f8      	beq.n	8006faa <sbrk_aligned+0x22>
 8006fb8:	1a21      	subs	r1, r4, r0
 8006fba:	4628      	mov	r0, r5
 8006fbc:	f000 fb90 	bl	80076e0 <_sbrk_r>
 8006fc0:	3001      	adds	r0, #1
 8006fc2:	d1f2      	bne.n	8006faa <sbrk_aligned+0x22>
 8006fc4:	e7ef      	b.n	8006fa6 <sbrk_aligned+0x1e>
 8006fc6:	bf00      	nop
 8006fc8:	200058ac 	.word	0x200058ac

08006fcc <_malloc_r>:
 8006fcc:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8006fd0:	1ccd      	adds	r5, r1, #3
 8006fd2:	f025 0503 	bic.w	r5, r5, #3
 8006fd6:	3508      	adds	r5, #8
 8006fd8:	2d0c      	cmp	r5, #12
 8006fda:	bf38      	it	cc
 8006fdc:	250c      	movcc	r5, #12
 8006fde:	2d00      	cmp	r5, #0
 8006fe0:	4606      	mov	r6, r0
 8006fe2:	db01      	blt.n	8006fe8 <_malloc_r+0x1c>
 8006fe4:	42a9      	cmp	r1, r5
 8006fe6:	d904      	bls.n	8006ff2 <_malloc_r+0x26>
 8006fe8:	230c      	movs	r3, #12
 8006fea:	6033      	str	r3, [r6, #0]
 8006fec:	2000      	movs	r0, #0
 8006fee:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8006ff2:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 80070c8 <_malloc_r+0xfc>
 8006ff6:	f000 f869 	bl	80070cc <__malloc_lock>
 8006ffa:	f8d8 3000 	ldr.w	r3, [r8]
 8006ffe:	461c      	mov	r4, r3
 8007000:	bb44      	cbnz	r4, 8007054 <_malloc_r+0x88>
 8007002:	4629      	mov	r1, r5
 8007004:	4630      	mov	r0, r6
 8007006:	f7ff ffbf 	bl	8006f88 <sbrk_aligned>
 800700a:	1c43      	adds	r3, r0, #1
 800700c:	4604      	mov	r4, r0
 800700e:	d158      	bne.n	80070c2 <_malloc_r+0xf6>
 8007010:	f8d8 4000 	ldr.w	r4, [r8]
 8007014:	4627      	mov	r7, r4
 8007016:	2f00      	cmp	r7, #0
 8007018:	d143      	bne.n	80070a2 <_malloc_r+0xd6>
 800701a:	2c00      	cmp	r4, #0
 800701c:	d04b      	beq.n	80070b6 <_malloc_r+0xea>
 800701e:	6823      	ldr	r3, [r4, #0]
 8007020:	4639      	mov	r1, r7
 8007022:	4630      	mov	r0, r6
 8007024:	eb04 0903 	add.w	r9, r4, r3
 8007028:	f000 fb5a 	bl	80076e0 <_sbrk_r>
 800702c:	4581      	cmp	r9, r0
 800702e:	d142      	bne.n	80070b6 <_malloc_r+0xea>
 8007030:	6821      	ldr	r1, [r4, #0]
 8007032:	1a6d      	subs	r5, r5, r1
 8007034:	4629      	mov	r1, r5
 8007036:	4630      	mov	r0, r6
 8007038:	f7ff ffa6 	bl	8006f88 <sbrk_aligned>
 800703c:	3001      	adds	r0, #1
 800703e:	d03a      	beq.n	80070b6 <_malloc_r+0xea>
 8007040:	6823      	ldr	r3, [r4, #0]
 8007042:	442b      	add	r3, r5
 8007044:	6023      	str	r3, [r4, #0]
 8007046:	f8d8 3000 	ldr.w	r3, [r8]
 800704a:	685a      	ldr	r2, [r3, #4]
 800704c:	bb62      	cbnz	r2, 80070a8 <_malloc_r+0xdc>
 800704e:	f8c8 7000 	str.w	r7, [r8]
 8007052:	e00f      	b.n	8007074 <_malloc_r+0xa8>
 8007054:	6822      	ldr	r2, [r4, #0]
 8007056:	1b52      	subs	r2, r2, r5
 8007058:	d420      	bmi.n	800709c <_malloc_r+0xd0>
 800705a:	2a0b      	cmp	r2, #11
 800705c:	d917      	bls.n	800708e <_malloc_r+0xc2>
 800705e:	1961      	adds	r1, r4, r5
 8007060:	42a3      	cmp	r3, r4
 8007062:	6025      	str	r5, [r4, #0]
 8007064:	bf18      	it	ne
 8007066:	6059      	strne	r1, [r3, #4]
 8007068:	6863      	ldr	r3, [r4, #4]
 800706a:	bf08      	it	eq
 800706c:	f8c8 1000 	streq.w	r1, [r8]
 8007070:	5162      	str	r2, [r4, r5]
 8007072:	604b      	str	r3, [r1, #4]
 8007074:	4630      	mov	r0, r6
 8007076:	f000 f82f 	bl	80070d8 <__malloc_unlock>
 800707a:	f104 000b 	add.w	r0, r4, #11
 800707e:	1d23      	adds	r3, r4, #4
 8007080:	f020 0007 	bic.w	r0, r0, #7
 8007084:	1ac2      	subs	r2, r0, r3
 8007086:	bf1c      	itt	ne
 8007088:	1a1b      	subne	r3, r3, r0
 800708a:	50a3      	strne	r3, [r4, r2]
 800708c:	e7af      	b.n	8006fee <_malloc_r+0x22>
 800708e:	6862      	ldr	r2, [r4, #4]
 8007090:	42a3      	cmp	r3, r4
 8007092:	bf0c      	ite	eq
 8007094:	f8c8 2000 	streq.w	r2, [r8]
 8007098:	605a      	strne	r2, [r3, #4]
 800709a:	e7eb      	b.n	8007074 <_malloc_r+0xa8>
 800709c:	4623      	mov	r3, r4
 800709e:	6864      	ldr	r4, [r4, #4]
 80070a0:	e7ae      	b.n	8007000 <_malloc_r+0x34>
 80070a2:	463c      	mov	r4, r7
 80070a4:	687f      	ldr	r7, [r7, #4]
 80070a6:	e7b6      	b.n	8007016 <_malloc_r+0x4a>
 80070a8:	461a      	mov	r2, r3
 80070aa:	685b      	ldr	r3, [r3, #4]
 80070ac:	42a3      	cmp	r3, r4
 80070ae:	d1fb      	bne.n	80070a8 <_malloc_r+0xdc>
 80070b0:	2300      	movs	r3, #0
 80070b2:	6053      	str	r3, [r2, #4]
 80070b4:	e7de      	b.n	8007074 <_malloc_r+0xa8>
 80070b6:	230c      	movs	r3, #12
 80070b8:	6033      	str	r3, [r6, #0]
 80070ba:	4630      	mov	r0, r6
 80070bc:	f000 f80c 	bl	80070d8 <__malloc_unlock>
 80070c0:	e794      	b.n	8006fec <_malloc_r+0x20>
 80070c2:	6005      	str	r5, [r0, #0]
 80070c4:	e7d6      	b.n	8007074 <_malloc_r+0xa8>
 80070c6:	bf00      	nop
 80070c8:	200058b0 	.word	0x200058b0

080070cc <__malloc_lock>:
 80070cc:	4801      	ldr	r0, [pc, #4]	@ (80070d4 <__malloc_lock+0x8>)
 80070ce:	f7ff bf01 	b.w	8006ed4 <__retarget_lock_acquire_recursive>
 80070d2:	bf00      	nop
 80070d4:	200058a8 	.word	0x200058a8

080070d8 <__malloc_unlock>:
 80070d8:	4801      	ldr	r0, [pc, #4]	@ (80070e0 <__malloc_unlock+0x8>)
 80070da:	f7ff befc 	b.w	8006ed6 <__retarget_lock_release_recursive>
 80070de:	bf00      	nop
 80070e0:	200058a8 	.word	0x200058a8

080070e4 <__ssputs_r>:
 80070e4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80070e8:	688e      	ldr	r6, [r1, #8]
 80070ea:	461f      	mov	r7, r3
 80070ec:	42be      	cmp	r6, r7
 80070ee:	680b      	ldr	r3, [r1, #0]
 80070f0:	4682      	mov	sl, r0
 80070f2:	460c      	mov	r4, r1
 80070f4:	4690      	mov	r8, r2
 80070f6:	d82d      	bhi.n	8007154 <__ssputs_r+0x70>
 80070f8:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 80070fc:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 8007100:	d026      	beq.n	8007150 <__ssputs_r+0x6c>
 8007102:	6965      	ldr	r5, [r4, #20]
 8007104:	6909      	ldr	r1, [r1, #16]
 8007106:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 800710a:	eba3 0901 	sub.w	r9, r3, r1
 800710e:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 8007112:	1c7b      	adds	r3, r7, #1
 8007114:	444b      	add	r3, r9
 8007116:	106d      	asrs	r5, r5, #1
 8007118:	429d      	cmp	r5, r3
 800711a:	bf38      	it	cc
 800711c:	461d      	movcc	r5, r3
 800711e:	0553      	lsls	r3, r2, #21
 8007120:	d527      	bpl.n	8007172 <__ssputs_r+0x8e>
 8007122:	4629      	mov	r1, r5
 8007124:	f7ff ff52 	bl	8006fcc <_malloc_r>
 8007128:	4606      	mov	r6, r0
 800712a:	b360      	cbz	r0, 8007186 <__ssputs_r+0xa2>
 800712c:	6921      	ldr	r1, [r4, #16]
 800712e:	464a      	mov	r2, r9
 8007130:	f7ff fed2 	bl	8006ed8 <memcpy>
 8007134:	89a3      	ldrh	r3, [r4, #12]
 8007136:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 800713a:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800713e:	81a3      	strh	r3, [r4, #12]
 8007140:	6126      	str	r6, [r4, #16]
 8007142:	6165      	str	r5, [r4, #20]
 8007144:	444e      	add	r6, r9
 8007146:	eba5 0509 	sub.w	r5, r5, r9
 800714a:	6026      	str	r6, [r4, #0]
 800714c:	60a5      	str	r5, [r4, #8]
 800714e:	463e      	mov	r6, r7
 8007150:	42be      	cmp	r6, r7
 8007152:	d900      	bls.n	8007156 <__ssputs_r+0x72>
 8007154:	463e      	mov	r6, r7
 8007156:	6820      	ldr	r0, [r4, #0]
 8007158:	4632      	mov	r2, r6
 800715a:	4641      	mov	r1, r8
 800715c:	f000 faa6 	bl	80076ac <memmove>
 8007160:	68a3      	ldr	r3, [r4, #8]
 8007162:	1b9b      	subs	r3, r3, r6
 8007164:	60a3      	str	r3, [r4, #8]
 8007166:	6823      	ldr	r3, [r4, #0]
 8007168:	4433      	add	r3, r6
 800716a:	6023      	str	r3, [r4, #0]
 800716c:	2000      	movs	r0, #0
 800716e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8007172:	462a      	mov	r2, r5
 8007174:	f000 fac4 	bl	8007700 <_realloc_r>
 8007178:	4606      	mov	r6, r0
 800717a:	2800      	cmp	r0, #0
 800717c:	d1e0      	bne.n	8007140 <__ssputs_r+0x5c>
 800717e:	6921      	ldr	r1, [r4, #16]
 8007180:	4650      	mov	r0, sl
 8007182:	f7ff feb7 	bl	8006ef4 <_free_r>
 8007186:	230c      	movs	r3, #12
 8007188:	f8ca 3000 	str.w	r3, [sl]
 800718c:	89a3      	ldrh	r3, [r4, #12]
 800718e:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8007192:	81a3      	strh	r3, [r4, #12]
 8007194:	f04f 30ff 	mov.w	r0, #4294967295
 8007198:	e7e9      	b.n	800716e <__ssputs_r+0x8a>
	...

0800719c <_svfiprintf_r>:
 800719c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80071a0:	4698      	mov	r8, r3
 80071a2:	898b      	ldrh	r3, [r1, #12]
 80071a4:	061b      	lsls	r3, r3, #24
 80071a6:	b09d      	sub	sp, #116	@ 0x74
 80071a8:	4607      	mov	r7, r0
 80071aa:	460d      	mov	r5, r1
 80071ac:	4614      	mov	r4, r2
 80071ae:	d510      	bpl.n	80071d2 <_svfiprintf_r+0x36>
 80071b0:	690b      	ldr	r3, [r1, #16]
 80071b2:	b973      	cbnz	r3, 80071d2 <_svfiprintf_r+0x36>
 80071b4:	2140      	movs	r1, #64	@ 0x40
 80071b6:	f7ff ff09 	bl	8006fcc <_malloc_r>
 80071ba:	6028      	str	r0, [r5, #0]
 80071bc:	6128      	str	r0, [r5, #16]
 80071be:	b930      	cbnz	r0, 80071ce <_svfiprintf_r+0x32>
 80071c0:	230c      	movs	r3, #12
 80071c2:	603b      	str	r3, [r7, #0]
 80071c4:	f04f 30ff 	mov.w	r0, #4294967295
 80071c8:	b01d      	add	sp, #116	@ 0x74
 80071ca:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80071ce:	2340      	movs	r3, #64	@ 0x40
 80071d0:	616b      	str	r3, [r5, #20]
 80071d2:	2300      	movs	r3, #0
 80071d4:	9309      	str	r3, [sp, #36]	@ 0x24
 80071d6:	2320      	movs	r3, #32
 80071d8:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 80071dc:	f8cd 800c 	str.w	r8, [sp, #12]
 80071e0:	2330      	movs	r3, #48	@ 0x30
 80071e2:	f8df 819c 	ldr.w	r8, [pc, #412]	@ 8007380 <_svfiprintf_r+0x1e4>
 80071e6:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 80071ea:	f04f 0901 	mov.w	r9, #1
 80071ee:	4623      	mov	r3, r4
 80071f0:	469a      	mov	sl, r3
 80071f2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80071f6:	b10a      	cbz	r2, 80071fc <_svfiprintf_r+0x60>
 80071f8:	2a25      	cmp	r2, #37	@ 0x25
 80071fa:	d1f9      	bne.n	80071f0 <_svfiprintf_r+0x54>
 80071fc:	ebba 0b04 	subs.w	fp, sl, r4
 8007200:	d00b      	beq.n	800721a <_svfiprintf_r+0x7e>
 8007202:	465b      	mov	r3, fp
 8007204:	4622      	mov	r2, r4
 8007206:	4629      	mov	r1, r5
 8007208:	4638      	mov	r0, r7
 800720a:	f7ff ff6b 	bl	80070e4 <__ssputs_r>
 800720e:	3001      	adds	r0, #1
 8007210:	f000 80a7 	beq.w	8007362 <_svfiprintf_r+0x1c6>
 8007214:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8007216:	445a      	add	r2, fp
 8007218:	9209      	str	r2, [sp, #36]	@ 0x24
 800721a:	f89a 3000 	ldrb.w	r3, [sl]
 800721e:	2b00      	cmp	r3, #0
 8007220:	f000 809f 	beq.w	8007362 <_svfiprintf_r+0x1c6>
 8007224:	2300      	movs	r3, #0
 8007226:	f04f 32ff 	mov.w	r2, #4294967295
 800722a:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800722e:	f10a 0a01 	add.w	sl, sl, #1
 8007232:	9304      	str	r3, [sp, #16]
 8007234:	9307      	str	r3, [sp, #28]
 8007236:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 800723a:	931a      	str	r3, [sp, #104]	@ 0x68
 800723c:	4654      	mov	r4, sl
 800723e:	2205      	movs	r2, #5
 8007240:	f814 1b01 	ldrb.w	r1, [r4], #1
 8007244:	484e      	ldr	r0, [pc, #312]	@ (8007380 <_svfiprintf_r+0x1e4>)
 8007246:	f7f9 f803 	bl	8000250 <memchr>
 800724a:	9a04      	ldr	r2, [sp, #16]
 800724c:	b9d8      	cbnz	r0, 8007286 <_svfiprintf_r+0xea>
 800724e:	06d0      	lsls	r0, r2, #27
 8007250:	bf44      	itt	mi
 8007252:	2320      	movmi	r3, #32
 8007254:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8007258:	0711      	lsls	r1, r2, #28
 800725a:	bf44      	itt	mi
 800725c:	232b      	movmi	r3, #43	@ 0x2b
 800725e:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8007262:	f89a 3000 	ldrb.w	r3, [sl]
 8007266:	2b2a      	cmp	r3, #42	@ 0x2a
 8007268:	d015      	beq.n	8007296 <_svfiprintf_r+0xfa>
 800726a:	9a07      	ldr	r2, [sp, #28]
 800726c:	4654      	mov	r4, sl
 800726e:	2000      	movs	r0, #0
 8007270:	f04f 0c0a 	mov.w	ip, #10
 8007274:	4621      	mov	r1, r4
 8007276:	f811 3b01 	ldrb.w	r3, [r1], #1
 800727a:	3b30      	subs	r3, #48	@ 0x30
 800727c:	2b09      	cmp	r3, #9
 800727e:	d94b      	bls.n	8007318 <_svfiprintf_r+0x17c>
 8007280:	b1b0      	cbz	r0, 80072b0 <_svfiprintf_r+0x114>
 8007282:	9207      	str	r2, [sp, #28]
 8007284:	e014      	b.n	80072b0 <_svfiprintf_r+0x114>
 8007286:	eba0 0308 	sub.w	r3, r0, r8
 800728a:	fa09 f303 	lsl.w	r3, r9, r3
 800728e:	4313      	orrs	r3, r2
 8007290:	9304      	str	r3, [sp, #16]
 8007292:	46a2      	mov	sl, r4
 8007294:	e7d2      	b.n	800723c <_svfiprintf_r+0xa0>
 8007296:	9b03      	ldr	r3, [sp, #12]
 8007298:	1d19      	adds	r1, r3, #4
 800729a:	681b      	ldr	r3, [r3, #0]
 800729c:	9103      	str	r1, [sp, #12]
 800729e:	2b00      	cmp	r3, #0
 80072a0:	bfbb      	ittet	lt
 80072a2:	425b      	neglt	r3, r3
 80072a4:	f042 0202 	orrlt.w	r2, r2, #2
 80072a8:	9307      	strge	r3, [sp, #28]
 80072aa:	9307      	strlt	r3, [sp, #28]
 80072ac:	bfb8      	it	lt
 80072ae:	9204      	strlt	r2, [sp, #16]
 80072b0:	7823      	ldrb	r3, [r4, #0]
 80072b2:	2b2e      	cmp	r3, #46	@ 0x2e
 80072b4:	d10a      	bne.n	80072cc <_svfiprintf_r+0x130>
 80072b6:	7863      	ldrb	r3, [r4, #1]
 80072b8:	2b2a      	cmp	r3, #42	@ 0x2a
 80072ba:	d132      	bne.n	8007322 <_svfiprintf_r+0x186>
 80072bc:	9b03      	ldr	r3, [sp, #12]
 80072be:	1d1a      	adds	r2, r3, #4
 80072c0:	681b      	ldr	r3, [r3, #0]
 80072c2:	9203      	str	r2, [sp, #12]
 80072c4:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 80072c8:	3402      	adds	r4, #2
 80072ca:	9305      	str	r3, [sp, #20]
 80072cc:	f8df a0c0 	ldr.w	sl, [pc, #192]	@ 8007390 <_svfiprintf_r+0x1f4>
 80072d0:	7821      	ldrb	r1, [r4, #0]
 80072d2:	2203      	movs	r2, #3
 80072d4:	4650      	mov	r0, sl
 80072d6:	f7f8 ffbb 	bl	8000250 <memchr>
 80072da:	b138      	cbz	r0, 80072ec <_svfiprintf_r+0x150>
 80072dc:	9b04      	ldr	r3, [sp, #16]
 80072de:	eba0 000a 	sub.w	r0, r0, sl
 80072e2:	2240      	movs	r2, #64	@ 0x40
 80072e4:	4082      	lsls	r2, r0
 80072e6:	4313      	orrs	r3, r2
 80072e8:	3401      	adds	r4, #1
 80072ea:	9304      	str	r3, [sp, #16]
 80072ec:	f814 1b01 	ldrb.w	r1, [r4], #1
 80072f0:	4824      	ldr	r0, [pc, #144]	@ (8007384 <_svfiprintf_r+0x1e8>)
 80072f2:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 80072f6:	2206      	movs	r2, #6
 80072f8:	f7f8 ffaa 	bl	8000250 <memchr>
 80072fc:	2800      	cmp	r0, #0
 80072fe:	d036      	beq.n	800736e <_svfiprintf_r+0x1d2>
 8007300:	4b21      	ldr	r3, [pc, #132]	@ (8007388 <_svfiprintf_r+0x1ec>)
 8007302:	bb1b      	cbnz	r3, 800734c <_svfiprintf_r+0x1b0>
 8007304:	9b03      	ldr	r3, [sp, #12]
 8007306:	3307      	adds	r3, #7
 8007308:	f023 0307 	bic.w	r3, r3, #7
 800730c:	3308      	adds	r3, #8
 800730e:	9303      	str	r3, [sp, #12]
 8007310:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8007312:	4433      	add	r3, r6
 8007314:	9309      	str	r3, [sp, #36]	@ 0x24
 8007316:	e76a      	b.n	80071ee <_svfiprintf_r+0x52>
 8007318:	fb0c 3202 	mla	r2, ip, r2, r3
 800731c:	460c      	mov	r4, r1
 800731e:	2001      	movs	r0, #1
 8007320:	e7a8      	b.n	8007274 <_svfiprintf_r+0xd8>
 8007322:	2300      	movs	r3, #0
 8007324:	3401      	adds	r4, #1
 8007326:	9305      	str	r3, [sp, #20]
 8007328:	4619      	mov	r1, r3
 800732a:	f04f 0c0a 	mov.w	ip, #10
 800732e:	4620      	mov	r0, r4
 8007330:	f810 2b01 	ldrb.w	r2, [r0], #1
 8007334:	3a30      	subs	r2, #48	@ 0x30
 8007336:	2a09      	cmp	r2, #9
 8007338:	d903      	bls.n	8007342 <_svfiprintf_r+0x1a6>
 800733a:	2b00      	cmp	r3, #0
 800733c:	d0c6      	beq.n	80072cc <_svfiprintf_r+0x130>
 800733e:	9105      	str	r1, [sp, #20]
 8007340:	e7c4      	b.n	80072cc <_svfiprintf_r+0x130>
 8007342:	fb0c 2101 	mla	r1, ip, r1, r2
 8007346:	4604      	mov	r4, r0
 8007348:	2301      	movs	r3, #1
 800734a:	e7f0      	b.n	800732e <_svfiprintf_r+0x192>
 800734c:	ab03      	add	r3, sp, #12
 800734e:	9300      	str	r3, [sp, #0]
 8007350:	462a      	mov	r2, r5
 8007352:	4b0e      	ldr	r3, [pc, #56]	@ (800738c <_svfiprintf_r+0x1f0>)
 8007354:	a904      	add	r1, sp, #16
 8007356:	4638      	mov	r0, r7
 8007358:	f3af 8000 	nop.w
 800735c:	1c42      	adds	r2, r0, #1
 800735e:	4606      	mov	r6, r0
 8007360:	d1d6      	bne.n	8007310 <_svfiprintf_r+0x174>
 8007362:	89ab      	ldrh	r3, [r5, #12]
 8007364:	065b      	lsls	r3, r3, #25
 8007366:	f53f af2d 	bmi.w	80071c4 <_svfiprintf_r+0x28>
 800736a:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800736c:	e72c      	b.n	80071c8 <_svfiprintf_r+0x2c>
 800736e:	ab03      	add	r3, sp, #12
 8007370:	9300      	str	r3, [sp, #0]
 8007372:	462a      	mov	r2, r5
 8007374:	4b05      	ldr	r3, [pc, #20]	@ (800738c <_svfiprintf_r+0x1f0>)
 8007376:	a904      	add	r1, sp, #16
 8007378:	4638      	mov	r0, r7
 800737a:	f000 f879 	bl	8007470 <_printf_i>
 800737e:	e7ed      	b.n	800735c <_svfiprintf_r+0x1c0>
 8007380:	0800781c 	.word	0x0800781c
 8007384:	08007826 	.word	0x08007826
 8007388:	00000000 	.word	0x00000000
 800738c:	080070e5 	.word	0x080070e5
 8007390:	08007822 	.word	0x08007822

08007394 <_printf_common>:
 8007394:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8007398:	4616      	mov	r6, r2
 800739a:	4698      	mov	r8, r3
 800739c:	688a      	ldr	r2, [r1, #8]
 800739e:	690b      	ldr	r3, [r1, #16]
 80073a0:	f8dd 9020 	ldr.w	r9, [sp, #32]
 80073a4:	4293      	cmp	r3, r2
 80073a6:	bfb8      	it	lt
 80073a8:	4613      	movlt	r3, r2
 80073aa:	6033      	str	r3, [r6, #0]
 80073ac:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 80073b0:	4607      	mov	r7, r0
 80073b2:	460c      	mov	r4, r1
 80073b4:	b10a      	cbz	r2, 80073ba <_printf_common+0x26>
 80073b6:	3301      	adds	r3, #1
 80073b8:	6033      	str	r3, [r6, #0]
 80073ba:	6823      	ldr	r3, [r4, #0]
 80073bc:	0699      	lsls	r1, r3, #26
 80073be:	bf42      	ittt	mi
 80073c0:	6833      	ldrmi	r3, [r6, #0]
 80073c2:	3302      	addmi	r3, #2
 80073c4:	6033      	strmi	r3, [r6, #0]
 80073c6:	6825      	ldr	r5, [r4, #0]
 80073c8:	f015 0506 	ands.w	r5, r5, #6
 80073cc:	d106      	bne.n	80073dc <_printf_common+0x48>
 80073ce:	f104 0a19 	add.w	sl, r4, #25
 80073d2:	68e3      	ldr	r3, [r4, #12]
 80073d4:	6832      	ldr	r2, [r6, #0]
 80073d6:	1a9b      	subs	r3, r3, r2
 80073d8:	42ab      	cmp	r3, r5
 80073da:	dc26      	bgt.n	800742a <_printf_common+0x96>
 80073dc:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 80073e0:	6822      	ldr	r2, [r4, #0]
 80073e2:	3b00      	subs	r3, #0
 80073e4:	bf18      	it	ne
 80073e6:	2301      	movne	r3, #1
 80073e8:	0692      	lsls	r2, r2, #26
 80073ea:	d42b      	bmi.n	8007444 <_printf_common+0xb0>
 80073ec:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 80073f0:	4641      	mov	r1, r8
 80073f2:	4638      	mov	r0, r7
 80073f4:	47c8      	blx	r9
 80073f6:	3001      	adds	r0, #1
 80073f8:	d01e      	beq.n	8007438 <_printf_common+0xa4>
 80073fa:	6823      	ldr	r3, [r4, #0]
 80073fc:	6922      	ldr	r2, [r4, #16]
 80073fe:	f003 0306 	and.w	r3, r3, #6
 8007402:	2b04      	cmp	r3, #4
 8007404:	bf02      	ittt	eq
 8007406:	68e5      	ldreq	r5, [r4, #12]
 8007408:	6833      	ldreq	r3, [r6, #0]
 800740a:	1aed      	subeq	r5, r5, r3
 800740c:	68a3      	ldr	r3, [r4, #8]
 800740e:	bf0c      	ite	eq
 8007410:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8007414:	2500      	movne	r5, #0
 8007416:	4293      	cmp	r3, r2
 8007418:	bfc4      	itt	gt
 800741a:	1a9b      	subgt	r3, r3, r2
 800741c:	18ed      	addgt	r5, r5, r3
 800741e:	2600      	movs	r6, #0
 8007420:	341a      	adds	r4, #26
 8007422:	42b5      	cmp	r5, r6
 8007424:	d11a      	bne.n	800745c <_printf_common+0xc8>
 8007426:	2000      	movs	r0, #0
 8007428:	e008      	b.n	800743c <_printf_common+0xa8>
 800742a:	2301      	movs	r3, #1
 800742c:	4652      	mov	r2, sl
 800742e:	4641      	mov	r1, r8
 8007430:	4638      	mov	r0, r7
 8007432:	47c8      	blx	r9
 8007434:	3001      	adds	r0, #1
 8007436:	d103      	bne.n	8007440 <_printf_common+0xac>
 8007438:	f04f 30ff 	mov.w	r0, #4294967295
 800743c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8007440:	3501      	adds	r5, #1
 8007442:	e7c6      	b.n	80073d2 <_printf_common+0x3e>
 8007444:	18e1      	adds	r1, r4, r3
 8007446:	1c5a      	adds	r2, r3, #1
 8007448:	2030      	movs	r0, #48	@ 0x30
 800744a:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 800744e:	4422      	add	r2, r4
 8007450:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 8007454:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 8007458:	3302      	adds	r3, #2
 800745a:	e7c7      	b.n	80073ec <_printf_common+0x58>
 800745c:	2301      	movs	r3, #1
 800745e:	4622      	mov	r2, r4
 8007460:	4641      	mov	r1, r8
 8007462:	4638      	mov	r0, r7
 8007464:	47c8      	blx	r9
 8007466:	3001      	adds	r0, #1
 8007468:	d0e6      	beq.n	8007438 <_printf_common+0xa4>
 800746a:	3601      	adds	r6, #1
 800746c:	e7d9      	b.n	8007422 <_printf_common+0x8e>
	...

08007470 <_printf_i>:
 8007470:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8007474:	7e0f      	ldrb	r7, [r1, #24]
 8007476:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 8007478:	2f78      	cmp	r7, #120	@ 0x78
 800747a:	4691      	mov	r9, r2
 800747c:	4680      	mov	r8, r0
 800747e:	460c      	mov	r4, r1
 8007480:	469a      	mov	sl, r3
 8007482:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 8007486:	d807      	bhi.n	8007498 <_printf_i+0x28>
 8007488:	2f62      	cmp	r7, #98	@ 0x62
 800748a:	d80a      	bhi.n	80074a2 <_printf_i+0x32>
 800748c:	2f00      	cmp	r7, #0
 800748e:	f000 80d1 	beq.w	8007634 <_printf_i+0x1c4>
 8007492:	2f58      	cmp	r7, #88	@ 0x58
 8007494:	f000 80b8 	beq.w	8007608 <_printf_i+0x198>
 8007498:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 800749c:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 80074a0:	e03a      	b.n	8007518 <_printf_i+0xa8>
 80074a2:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 80074a6:	2b15      	cmp	r3, #21
 80074a8:	d8f6      	bhi.n	8007498 <_printf_i+0x28>
 80074aa:	a101      	add	r1, pc, #4	@ (adr r1, 80074b0 <_printf_i+0x40>)
 80074ac:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 80074b0:	08007509 	.word	0x08007509
 80074b4:	0800751d 	.word	0x0800751d
 80074b8:	08007499 	.word	0x08007499
 80074bc:	08007499 	.word	0x08007499
 80074c0:	08007499 	.word	0x08007499
 80074c4:	08007499 	.word	0x08007499
 80074c8:	0800751d 	.word	0x0800751d
 80074cc:	08007499 	.word	0x08007499
 80074d0:	08007499 	.word	0x08007499
 80074d4:	08007499 	.word	0x08007499
 80074d8:	08007499 	.word	0x08007499
 80074dc:	0800761b 	.word	0x0800761b
 80074e0:	08007547 	.word	0x08007547
 80074e4:	080075d5 	.word	0x080075d5
 80074e8:	08007499 	.word	0x08007499
 80074ec:	08007499 	.word	0x08007499
 80074f0:	0800763d 	.word	0x0800763d
 80074f4:	08007499 	.word	0x08007499
 80074f8:	08007547 	.word	0x08007547
 80074fc:	08007499 	.word	0x08007499
 8007500:	08007499 	.word	0x08007499
 8007504:	080075dd 	.word	0x080075dd
 8007508:	6833      	ldr	r3, [r6, #0]
 800750a:	1d1a      	adds	r2, r3, #4
 800750c:	681b      	ldr	r3, [r3, #0]
 800750e:	6032      	str	r2, [r6, #0]
 8007510:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8007514:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 8007518:	2301      	movs	r3, #1
 800751a:	e09c      	b.n	8007656 <_printf_i+0x1e6>
 800751c:	6833      	ldr	r3, [r6, #0]
 800751e:	6820      	ldr	r0, [r4, #0]
 8007520:	1d19      	adds	r1, r3, #4
 8007522:	6031      	str	r1, [r6, #0]
 8007524:	0606      	lsls	r6, r0, #24
 8007526:	d501      	bpl.n	800752c <_printf_i+0xbc>
 8007528:	681d      	ldr	r5, [r3, #0]
 800752a:	e003      	b.n	8007534 <_printf_i+0xc4>
 800752c:	0645      	lsls	r5, r0, #25
 800752e:	d5fb      	bpl.n	8007528 <_printf_i+0xb8>
 8007530:	f9b3 5000 	ldrsh.w	r5, [r3]
 8007534:	2d00      	cmp	r5, #0
 8007536:	da03      	bge.n	8007540 <_printf_i+0xd0>
 8007538:	232d      	movs	r3, #45	@ 0x2d
 800753a:	426d      	negs	r5, r5
 800753c:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8007540:	4858      	ldr	r0, [pc, #352]	@ (80076a4 <_printf_i+0x234>)
 8007542:	230a      	movs	r3, #10
 8007544:	e011      	b.n	800756a <_printf_i+0xfa>
 8007546:	6821      	ldr	r1, [r4, #0]
 8007548:	6833      	ldr	r3, [r6, #0]
 800754a:	0608      	lsls	r0, r1, #24
 800754c:	f853 5b04 	ldr.w	r5, [r3], #4
 8007550:	d402      	bmi.n	8007558 <_printf_i+0xe8>
 8007552:	0649      	lsls	r1, r1, #25
 8007554:	bf48      	it	mi
 8007556:	b2ad      	uxthmi	r5, r5
 8007558:	2f6f      	cmp	r7, #111	@ 0x6f
 800755a:	4852      	ldr	r0, [pc, #328]	@ (80076a4 <_printf_i+0x234>)
 800755c:	6033      	str	r3, [r6, #0]
 800755e:	bf14      	ite	ne
 8007560:	230a      	movne	r3, #10
 8007562:	2308      	moveq	r3, #8
 8007564:	2100      	movs	r1, #0
 8007566:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 800756a:	6866      	ldr	r6, [r4, #4]
 800756c:	60a6      	str	r6, [r4, #8]
 800756e:	2e00      	cmp	r6, #0
 8007570:	db05      	blt.n	800757e <_printf_i+0x10e>
 8007572:	6821      	ldr	r1, [r4, #0]
 8007574:	432e      	orrs	r6, r5
 8007576:	f021 0104 	bic.w	r1, r1, #4
 800757a:	6021      	str	r1, [r4, #0]
 800757c:	d04b      	beq.n	8007616 <_printf_i+0x1a6>
 800757e:	4616      	mov	r6, r2
 8007580:	fbb5 f1f3 	udiv	r1, r5, r3
 8007584:	fb03 5711 	mls	r7, r3, r1, r5
 8007588:	5dc7      	ldrb	r7, [r0, r7]
 800758a:	f806 7d01 	strb.w	r7, [r6, #-1]!
 800758e:	462f      	mov	r7, r5
 8007590:	42bb      	cmp	r3, r7
 8007592:	460d      	mov	r5, r1
 8007594:	d9f4      	bls.n	8007580 <_printf_i+0x110>
 8007596:	2b08      	cmp	r3, #8
 8007598:	d10b      	bne.n	80075b2 <_printf_i+0x142>
 800759a:	6823      	ldr	r3, [r4, #0]
 800759c:	07df      	lsls	r7, r3, #31
 800759e:	d508      	bpl.n	80075b2 <_printf_i+0x142>
 80075a0:	6923      	ldr	r3, [r4, #16]
 80075a2:	6861      	ldr	r1, [r4, #4]
 80075a4:	4299      	cmp	r1, r3
 80075a6:	bfde      	ittt	le
 80075a8:	2330      	movle	r3, #48	@ 0x30
 80075aa:	f806 3c01 	strble.w	r3, [r6, #-1]
 80075ae:	f106 36ff 	addle.w	r6, r6, #4294967295
 80075b2:	1b92      	subs	r2, r2, r6
 80075b4:	6122      	str	r2, [r4, #16]
 80075b6:	f8cd a000 	str.w	sl, [sp]
 80075ba:	464b      	mov	r3, r9
 80075bc:	aa03      	add	r2, sp, #12
 80075be:	4621      	mov	r1, r4
 80075c0:	4640      	mov	r0, r8
 80075c2:	f7ff fee7 	bl	8007394 <_printf_common>
 80075c6:	3001      	adds	r0, #1
 80075c8:	d14a      	bne.n	8007660 <_printf_i+0x1f0>
 80075ca:	f04f 30ff 	mov.w	r0, #4294967295
 80075ce:	b004      	add	sp, #16
 80075d0:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80075d4:	6823      	ldr	r3, [r4, #0]
 80075d6:	f043 0320 	orr.w	r3, r3, #32
 80075da:	6023      	str	r3, [r4, #0]
 80075dc:	4832      	ldr	r0, [pc, #200]	@ (80076a8 <_printf_i+0x238>)
 80075de:	2778      	movs	r7, #120	@ 0x78
 80075e0:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 80075e4:	6823      	ldr	r3, [r4, #0]
 80075e6:	6831      	ldr	r1, [r6, #0]
 80075e8:	061f      	lsls	r7, r3, #24
 80075ea:	f851 5b04 	ldr.w	r5, [r1], #4
 80075ee:	d402      	bmi.n	80075f6 <_printf_i+0x186>
 80075f0:	065f      	lsls	r7, r3, #25
 80075f2:	bf48      	it	mi
 80075f4:	b2ad      	uxthmi	r5, r5
 80075f6:	6031      	str	r1, [r6, #0]
 80075f8:	07d9      	lsls	r1, r3, #31
 80075fa:	bf44      	itt	mi
 80075fc:	f043 0320 	orrmi.w	r3, r3, #32
 8007600:	6023      	strmi	r3, [r4, #0]
 8007602:	b11d      	cbz	r5, 800760c <_printf_i+0x19c>
 8007604:	2310      	movs	r3, #16
 8007606:	e7ad      	b.n	8007564 <_printf_i+0xf4>
 8007608:	4826      	ldr	r0, [pc, #152]	@ (80076a4 <_printf_i+0x234>)
 800760a:	e7e9      	b.n	80075e0 <_printf_i+0x170>
 800760c:	6823      	ldr	r3, [r4, #0]
 800760e:	f023 0320 	bic.w	r3, r3, #32
 8007612:	6023      	str	r3, [r4, #0]
 8007614:	e7f6      	b.n	8007604 <_printf_i+0x194>
 8007616:	4616      	mov	r6, r2
 8007618:	e7bd      	b.n	8007596 <_printf_i+0x126>
 800761a:	6833      	ldr	r3, [r6, #0]
 800761c:	6825      	ldr	r5, [r4, #0]
 800761e:	6961      	ldr	r1, [r4, #20]
 8007620:	1d18      	adds	r0, r3, #4
 8007622:	6030      	str	r0, [r6, #0]
 8007624:	062e      	lsls	r6, r5, #24
 8007626:	681b      	ldr	r3, [r3, #0]
 8007628:	d501      	bpl.n	800762e <_printf_i+0x1be>
 800762a:	6019      	str	r1, [r3, #0]
 800762c:	e002      	b.n	8007634 <_printf_i+0x1c4>
 800762e:	0668      	lsls	r0, r5, #25
 8007630:	d5fb      	bpl.n	800762a <_printf_i+0x1ba>
 8007632:	8019      	strh	r1, [r3, #0]
 8007634:	2300      	movs	r3, #0
 8007636:	6123      	str	r3, [r4, #16]
 8007638:	4616      	mov	r6, r2
 800763a:	e7bc      	b.n	80075b6 <_printf_i+0x146>
 800763c:	6833      	ldr	r3, [r6, #0]
 800763e:	1d1a      	adds	r2, r3, #4
 8007640:	6032      	str	r2, [r6, #0]
 8007642:	681e      	ldr	r6, [r3, #0]
 8007644:	6862      	ldr	r2, [r4, #4]
 8007646:	2100      	movs	r1, #0
 8007648:	4630      	mov	r0, r6
 800764a:	f7f8 fe01 	bl	8000250 <memchr>
 800764e:	b108      	cbz	r0, 8007654 <_printf_i+0x1e4>
 8007650:	1b80      	subs	r0, r0, r6
 8007652:	6060      	str	r0, [r4, #4]
 8007654:	6863      	ldr	r3, [r4, #4]
 8007656:	6123      	str	r3, [r4, #16]
 8007658:	2300      	movs	r3, #0
 800765a:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800765e:	e7aa      	b.n	80075b6 <_printf_i+0x146>
 8007660:	6923      	ldr	r3, [r4, #16]
 8007662:	4632      	mov	r2, r6
 8007664:	4649      	mov	r1, r9
 8007666:	4640      	mov	r0, r8
 8007668:	47d0      	blx	sl
 800766a:	3001      	adds	r0, #1
 800766c:	d0ad      	beq.n	80075ca <_printf_i+0x15a>
 800766e:	6823      	ldr	r3, [r4, #0]
 8007670:	079b      	lsls	r3, r3, #30
 8007672:	d413      	bmi.n	800769c <_printf_i+0x22c>
 8007674:	68e0      	ldr	r0, [r4, #12]
 8007676:	9b03      	ldr	r3, [sp, #12]
 8007678:	4298      	cmp	r0, r3
 800767a:	bfb8      	it	lt
 800767c:	4618      	movlt	r0, r3
 800767e:	e7a6      	b.n	80075ce <_printf_i+0x15e>
 8007680:	2301      	movs	r3, #1
 8007682:	4632      	mov	r2, r6
 8007684:	4649      	mov	r1, r9
 8007686:	4640      	mov	r0, r8
 8007688:	47d0      	blx	sl
 800768a:	3001      	adds	r0, #1
 800768c:	d09d      	beq.n	80075ca <_printf_i+0x15a>
 800768e:	3501      	adds	r5, #1
 8007690:	68e3      	ldr	r3, [r4, #12]
 8007692:	9903      	ldr	r1, [sp, #12]
 8007694:	1a5b      	subs	r3, r3, r1
 8007696:	42ab      	cmp	r3, r5
 8007698:	dcf2      	bgt.n	8007680 <_printf_i+0x210>
 800769a:	e7eb      	b.n	8007674 <_printf_i+0x204>
 800769c:	2500      	movs	r5, #0
 800769e:	f104 0619 	add.w	r6, r4, #25
 80076a2:	e7f5      	b.n	8007690 <_printf_i+0x220>
 80076a4:	0800782d 	.word	0x0800782d
 80076a8:	0800783e 	.word	0x0800783e

080076ac <memmove>:
 80076ac:	4288      	cmp	r0, r1
 80076ae:	b510      	push	{r4, lr}
 80076b0:	eb01 0402 	add.w	r4, r1, r2
 80076b4:	d902      	bls.n	80076bc <memmove+0x10>
 80076b6:	4284      	cmp	r4, r0
 80076b8:	4623      	mov	r3, r4
 80076ba:	d807      	bhi.n	80076cc <memmove+0x20>
 80076bc:	1e43      	subs	r3, r0, #1
 80076be:	42a1      	cmp	r1, r4
 80076c0:	d008      	beq.n	80076d4 <memmove+0x28>
 80076c2:	f811 2b01 	ldrb.w	r2, [r1], #1
 80076c6:	f803 2f01 	strb.w	r2, [r3, #1]!
 80076ca:	e7f8      	b.n	80076be <memmove+0x12>
 80076cc:	4402      	add	r2, r0
 80076ce:	4601      	mov	r1, r0
 80076d0:	428a      	cmp	r2, r1
 80076d2:	d100      	bne.n	80076d6 <memmove+0x2a>
 80076d4:	bd10      	pop	{r4, pc}
 80076d6:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 80076da:	f802 4d01 	strb.w	r4, [r2, #-1]!
 80076de:	e7f7      	b.n	80076d0 <memmove+0x24>

080076e0 <_sbrk_r>:
 80076e0:	b538      	push	{r3, r4, r5, lr}
 80076e2:	4d06      	ldr	r5, [pc, #24]	@ (80076fc <_sbrk_r+0x1c>)
 80076e4:	2300      	movs	r3, #0
 80076e6:	4604      	mov	r4, r0
 80076e8:	4608      	mov	r0, r1
 80076ea:	602b      	str	r3, [r5, #0]
 80076ec:	f7f9 fbae 	bl	8000e4c <_sbrk>
 80076f0:	1c43      	adds	r3, r0, #1
 80076f2:	d102      	bne.n	80076fa <_sbrk_r+0x1a>
 80076f4:	682b      	ldr	r3, [r5, #0]
 80076f6:	b103      	cbz	r3, 80076fa <_sbrk_r+0x1a>
 80076f8:	6023      	str	r3, [r4, #0]
 80076fa:	bd38      	pop	{r3, r4, r5, pc}
 80076fc:	200058a4 	.word	0x200058a4

08007700 <_realloc_r>:
 8007700:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8007704:	4607      	mov	r7, r0
 8007706:	4614      	mov	r4, r2
 8007708:	460d      	mov	r5, r1
 800770a:	b921      	cbnz	r1, 8007716 <_realloc_r+0x16>
 800770c:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8007710:	4611      	mov	r1, r2
 8007712:	f7ff bc5b 	b.w	8006fcc <_malloc_r>
 8007716:	b92a      	cbnz	r2, 8007724 <_realloc_r+0x24>
 8007718:	f7ff fbec 	bl	8006ef4 <_free_r>
 800771c:	4625      	mov	r5, r4
 800771e:	4628      	mov	r0, r5
 8007720:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8007724:	f000 f81a 	bl	800775c <_malloc_usable_size_r>
 8007728:	4284      	cmp	r4, r0
 800772a:	4606      	mov	r6, r0
 800772c:	d802      	bhi.n	8007734 <_realloc_r+0x34>
 800772e:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 8007732:	d8f4      	bhi.n	800771e <_realloc_r+0x1e>
 8007734:	4621      	mov	r1, r4
 8007736:	4638      	mov	r0, r7
 8007738:	f7ff fc48 	bl	8006fcc <_malloc_r>
 800773c:	4680      	mov	r8, r0
 800773e:	b908      	cbnz	r0, 8007744 <_realloc_r+0x44>
 8007740:	4645      	mov	r5, r8
 8007742:	e7ec      	b.n	800771e <_realloc_r+0x1e>
 8007744:	42b4      	cmp	r4, r6
 8007746:	4622      	mov	r2, r4
 8007748:	4629      	mov	r1, r5
 800774a:	bf28      	it	cs
 800774c:	4632      	movcs	r2, r6
 800774e:	f7ff fbc3 	bl	8006ed8 <memcpy>
 8007752:	4629      	mov	r1, r5
 8007754:	4638      	mov	r0, r7
 8007756:	f7ff fbcd 	bl	8006ef4 <_free_r>
 800775a:	e7f1      	b.n	8007740 <_realloc_r+0x40>

0800775c <_malloc_usable_size_r>:
 800775c:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8007760:	1f18      	subs	r0, r3, #4
 8007762:	2b00      	cmp	r3, #0
 8007764:	bfbc      	itt	lt
 8007766:	580b      	ldrlt	r3, [r1, r0]
 8007768:	18c0      	addlt	r0, r0, r3
 800776a:	4770      	bx	lr

0800776c <_init>:
 800776c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800776e:	bf00      	nop
 8007770:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8007772:	bc08      	pop	{r3}
 8007774:	469e      	mov	lr, r3
 8007776:	4770      	bx	lr

08007778 <_fini>:
 8007778:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800777a:	bf00      	nop
 800777c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800777e:	bc08      	pop	{r3}
 8007780:	469e      	mov	lr, r3
 8007782:	4770      	bx	lr
