INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/ammic/OneDrive/Documents/GitHub/Lab09/Lab09_project/codedirectory/register.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module register
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/ammic/OneDrive/Documents/GitHub/Lab09/Lab09_project/codedirectory/register_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module register_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ammic/OneDrive/Documents/GitHub/Lab09/Lab09_project/Lab09_project.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
