{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1432682881578 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 14.1.0 Build 186 12/03/2014 SJ Full Version " "Version 14.1.0 Build 186 12/03/2014 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1432682881579 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue May 26 16:28:01 2015 " "Processing started: Tue May 26 16:28:01 2015" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1432682881579 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1432682881579 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off simple_io -c simple_io " "Command: quartus_map --read_settings_files=on --write_settings_files=off simple_io -c simple_io" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1432682881579 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Quartus II" 0 -1 1432682882435 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "simple_io.v 1 1 " "Found 1 design units, including 1 entities, in source file simple_io.v" { { "Info" "ISGN_ENTITY_NAME" "1 simple_io " "Found entity 1: simple_io" {  } { { "simple_io.v" "" { Text "/home/cubic/cubic_soc_board/uc_davis/simple_io.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1432682898373 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1432682898373 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "simple_system/synthesis/simple_system.v 1 1 " "Found 1 design units, including 1 entities, in source file simple_system/synthesis/simple_system.v" { { "Info" "ISGN_ENTITY_NAME" "1 simple_system " "Found entity 1: simple_system" {  } { { "simple_system/synthesis/simple_system.v" "" { Text "/home/cubic/cubic_soc_board/uc_davis/simple_system/synthesis/simple_system.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1432682898377 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1432682898377 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "simple_system/synthesis/submodules/altera_reset_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file simple_system/synthesis/submodules/altera_reset_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_controller " "Found entity 1: altera_reset_controller" {  } { { "simple_system/synthesis/submodules/altera_reset_controller.v" "" { Text "/home/cubic/cubic_soc_board/uc_davis/simple_system/synthesis/submodules/altera_reset_controller.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1432682898378 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1432682898378 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "simple_system/synthesis/submodules/altera_reset_synchronizer.v 1 1 " "Found 1 design units, including 1 entities, in source file simple_system/synthesis/submodules/altera_reset_synchronizer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_synchronizer " "Found entity 1: altera_reset_synchronizer" {  } { { "simple_system/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "/home/cubic/cubic_soc_board/uc_davis/simple_system/synthesis/submodules/altera_reset_synchronizer.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1432682898379 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1432682898379 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "simple_system/synthesis/submodules/simple_system_irq_mapper.sv 1 1 " "Found 1 design units, including 1 entities, in source file simple_system/synthesis/submodules/simple_system_irq_mapper.sv" { { "Info" "ISGN_ENTITY_NAME" "1 simple_system_irq_mapper " "Found entity 1: simple_system_irq_mapper" {  } { { "simple_system/synthesis/submodules/simple_system_irq_mapper.sv" "" { Text "/home/cubic/cubic_soc_board/uc_davis/simple_system/synthesis/submodules/simple_system_irq_mapper.sv" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1432682898379 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1432682898379 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "simple_system/synthesis/submodules/simple_system_mm_interconnect_2.v 1 1 " "Found 1 design units, including 1 entities, in source file simple_system/synthesis/submodules/simple_system_mm_interconnect_2.v" { { "Info" "ISGN_ENTITY_NAME" "1 simple_system_mm_interconnect_2 " "Found entity 1: simple_system_mm_interconnect_2" {  } { { "simple_system/synthesis/submodules/simple_system_mm_interconnect_2.v" "" { Text "/home/cubic/cubic_soc_board/uc_davis/simple_system/synthesis/submodules/simple_system_mm_interconnect_2.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1432682898381 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1432682898381 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "simple_system/synthesis/submodules/altera_merlin_width_adapter.sv 1 1 " "Found 1 design units, including 1 entities, in source file simple_system/synthesis/submodules/altera_merlin_width_adapter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_width_adapter " "Found entity 1: altera_merlin_width_adapter" {  } { { "simple_system/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "/home/cubic/cubic_soc_board/uc_davis/simple_system/synthesis/submodules/altera_merlin_width_adapter.sv" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1432682898384 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1432682898384 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "simple_system/synthesis/submodules/altera_merlin_address_alignment.sv 1 1 " "Found 1 design units, including 1 entities, in source file simple_system/synthesis/submodules/altera_merlin_address_alignment.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_address_alignment " "Found entity 1: altera_merlin_address_alignment" {  } { { "simple_system/synthesis/submodules/altera_merlin_address_alignment.sv" "" { Text "/home/cubic/cubic_soc_board/uc_davis/simple_system/synthesis/submodules/altera_merlin_address_alignment.sv" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1432682898385 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1432682898385 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "simple_system/synthesis/submodules/altera_merlin_burst_uncompressor.sv 1 1 " "Found 1 design units, including 1 entities, in source file simple_system/synthesis/submodules/altera_merlin_burst_uncompressor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_uncompressor " "Found entity 1: altera_merlin_burst_uncompressor" {  } { { "simple_system/synthesis/submodules/altera_merlin_burst_uncompressor.sv" "" { Text "/home/cubic/cubic_soc_board/uc_davis/simple_system/synthesis/submodules/altera_merlin_burst_uncompressor.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1432682898387 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1432682898387 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "simple_system/synthesis/submodules/altera_merlin_arbitrator.sv 2 2 " "Found 2 design units, including 2 entities, in source file simple_system/synthesis/submodules/altera_merlin_arbitrator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_arbitrator " "Found entity 1: altera_merlin_arbitrator" {  } { { "simple_system/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "/home/cubic/cubic_soc_board/uc_davis/simple_system/synthesis/submodules/altera_merlin_arbitrator.sv" 103 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1432682898388 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_arb_adder " "Found entity 2: altera_merlin_arb_adder" {  } { { "simple_system/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "/home/cubic/cubic_soc_board/uc_davis/simple_system/synthesis/submodules/altera_merlin_arbitrator.sv" 228 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1432682898388 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1432682898388 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "simple_system/synthesis/submodules/simple_system_mm_interconnect_2_rsp_xbar_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file simple_system/synthesis/submodules/simple_system_mm_interconnect_2_rsp_xbar_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 simple_system_mm_interconnect_2_rsp_xbar_mux " "Found entity 1: simple_system_mm_interconnect_2_rsp_xbar_mux" {  } { { "simple_system/synthesis/submodules/simple_system_mm_interconnect_2_rsp_xbar_mux.sv" "" { Text "/home/cubic/cubic_soc_board/uc_davis/simple_system/synthesis/submodules/simple_system_mm_interconnect_2_rsp_xbar_mux.sv" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1432682898389 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1432682898389 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "simple_system/synthesis/submodules/simple_system_mm_interconnect_2_cmd_xbar_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file simple_system/synthesis/submodules/simple_system_mm_interconnect_2_cmd_xbar_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 simple_system_mm_interconnect_2_cmd_xbar_mux " "Found entity 1: simple_system_mm_interconnect_2_cmd_xbar_mux" {  } { { "simple_system/synthesis/submodules/simple_system_mm_interconnect_2_cmd_xbar_mux.sv" "" { Text "/home/cubic/cubic_soc_board/uc_davis/simple_system/synthesis/submodules/simple_system_mm_interconnect_2_cmd_xbar_mux.sv" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1432682898389 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1432682898389 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "simple_system/synthesis/submodules/simple_system_mm_interconnect_2_cmd_xbar_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file simple_system/synthesis/submodules/simple_system_mm_interconnect_2_cmd_xbar_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 simple_system_mm_interconnect_2_cmd_xbar_demux " "Found entity 1: simple_system_mm_interconnect_2_cmd_xbar_demux" {  } { { "simple_system/synthesis/submodules/simple_system_mm_interconnect_2_cmd_xbar_demux.sv" "" { Text "/home/cubic/cubic_soc_board/uc_davis/simple_system/synthesis/submodules/simple_system_mm_interconnect_2_cmd_xbar_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1432682898390 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1432682898390 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel simple_system_mm_interconnect_2_id_router.sv(48) " "Verilog HDL Declaration information at simple_system_mm_interconnect_2_id_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "simple_system/synthesis/submodules/simple_system_mm_interconnect_2_id_router.sv" "" { Text "/home/cubic/cubic_soc_board/uc_davis/simple_system/synthesis/submodules/simple_system_mm_interconnect_2_id_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1432682898391 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel simple_system_mm_interconnect_2_id_router.sv(49) " "Verilog HDL Declaration information at simple_system_mm_interconnect_2_id_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "simple_system/synthesis/submodules/simple_system_mm_interconnect_2_id_router.sv" "" { Text "/home/cubic/cubic_soc_board/uc_davis/simple_system/synthesis/submodules/simple_system_mm_interconnect_2_id_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1432682898391 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "simple_system/synthesis/submodules/simple_system_mm_interconnect_2_id_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file simple_system/synthesis/submodules/simple_system_mm_interconnect_2_id_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 simple_system_mm_interconnect_2_id_router_default_decode " "Found entity 1: simple_system_mm_interconnect_2_id_router_default_decode" {  } { { "simple_system/synthesis/submodules/simple_system_mm_interconnect_2_id_router.sv" "" { Text "/home/cubic/cubic_soc_board/uc_davis/simple_system/synthesis/submodules/simple_system_mm_interconnect_2_id_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1432682898391 ""} { "Info" "ISGN_ENTITY_NAME" "2 simple_system_mm_interconnect_2_id_router " "Found entity 2: simple_system_mm_interconnect_2_id_router" {  } { { "simple_system/synthesis/submodules/simple_system_mm_interconnect_2_id_router.sv" "" { Text "/home/cubic/cubic_soc_board/uc_davis/simple_system/synthesis/submodules/simple_system_mm_interconnect_2_id_router.sv" 86 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1432682898391 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1432682898391 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel simple_system_mm_interconnect_2_addr_router.sv(48) " "Verilog HDL Declaration information at simple_system_mm_interconnect_2_addr_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "simple_system/synthesis/submodules/simple_system_mm_interconnect_2_addr_router.sv" "" { Text "/home/cubic/cubic_soc_board/uc_davis/simple_system/synthesis/submodules/simple_system_mm_interconnect_2_addr_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1432682898392 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel simple_system_mm_interconnect_2_addr_router.sv(49) " "Verilog HDL Declaration information at simple_system_mm_interconnect_2_addr_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "simple_system/synthesis/submodules/simple_system_mm_interconnect_2_addr_router.sv" "" { Text "/home/cubic/cubic_soc_board/uc_davis/simple_system/synthesis/submodules/simple_system_mm_interconnect_2_addr_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1432682898392 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "simple_system/synthesis/submodules/simple_system_mm_interconnect_2_addr_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file simple_system/synthesis/submodules/simple_system_mm_interconnect_2_addr_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 simple_system_mm_interconnect_2_addr_router_default_decode " "Found entity 1: simple_system_mm_interconnect_2_addr_router_default_decode" {  } { { "simple_system/synthesis/submodules/simple_system_mm_interconnect_2_addr_router.sv" "" { Text "/home/cubic/cubic_soc_board/uc_davis/simple_system/synthesis/submodules/simple_system_mm_interconnect_2_addr_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1432682898393 ""} { "Info" "ISGN_ENTITY_NAME" "2 simple_system_mm_interconnect_2_addr_router " "Found entity 2: simple_system_mm_interconnect_2_addr_router" {  } { { "simple_system/synthesis/submodules/simple_system_mm_interconnect_2_addr_router.sv" "" { Text "/home/cubic/cubic_soc_board/uc_davis/simple_system/synthesis/submodules/simple_system_mm_interconnect_2_addr_router.sv" 86 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1432682898393 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1432682898393 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "simple_system/synthesis/submodules/altera_avalon_sc_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file simple_system/synthesis/submodules/altera_avalon_sc_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_sc_fifo " "Found entity 1: altera_avalon_sc_fifo" {  } { { "simple_system/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "/home/cubic/cubic_soc_board/uc_davis/simple_system/synthesis/submodules/altera_avalon_sc_fifo.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1432682898395 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1432682898395 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "simple_system/synthesis/submodules/altera_merlin_slave_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file simple_system/synthesis/submodules/altera_merlin_slave_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_agent " "Found entity 1: altera_merlin_slave_agent" {  } { { "simple_system/synthesis/submodules/altera_merlin_slave_agent.sv" "" { Text "/home/cubic/cubic_soc_board/uc_davis/simple_system/synthesis/submodules/altera_merlin_slave_agent.sv" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1432682898396 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1432682898396 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "simple_system/synthesis/submodules/altera_merlin_master_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file simple_system/synthesis/submodules/altera_merlin_master_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_agent " "Found entity 1: altera_merlin_master_agent" {  } { { "simple_system/synthesis/submodules/altera_merlin_master_agent.sv" "" { Text "/home/cubic/cubic_soc_board/uc_davis/simple_system/synthesis/submodules/altera_merlin_master_agent.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1432682898398 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1432682898398 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "simple_system/synthesis/submodules/altera_merlin_slave_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file simple_system/synthesis/submodules/altera_merlin_slave_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_translator " "Found entity 1: altera_merlin_slave_translator" {  } { { "simple_system/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "/home/cubic/cubic_soc_board/uc_davis/simple_system/synthesis/submodules/altera_merlin_slave_translator.sv" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1432682898399 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1432682898399 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "simple_system/synthesis/submodules/altera_merlin_master_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file simple_system/synthesis/submodules/altera_merlin_master_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_translator " "Found entity 1: altera_merlin_master_translator" {  } { { "simple_system/synthesis/submodules/altera_merlin_master_translator.sv" "" { Text "/home/cubic/cubic_soc_board/uc_davis/simple_system/synthesis/submodules/altera_merlin_master_translator.sv" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1432682898401 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1432682898401 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "simple_system/synthesis/submodules/simple_system_mm_interconnect_1.v 1 1 " "Found 1 design units, including 1 entities, in source file simple_system/synthesis/submodules/simple_system_mm_interconnect_1.v" { { "Info" "ISGN_ENTITY_NAME" "1 simple_system_mm_interconnect_1 " "Found entity 1: simple_system_mm_interconnect_1" {  } { { "simple_system/synthesis/submodules/simple_system_mm_interconnect_1.v" "" { Text "/home/cubic/cubic_soc_board/uc_davis/simple_system/synthesis/submodules/simple_system_mm_interconnect_1.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1432682898403 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1432682898403 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "simple_system/synthesis/submodules/simple_system_mm_interconnect_1_rsp_xbar_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file simple_system/synthesis/submodules/simple_system_mm_interconnect_1_rsp_xbar_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 simple_system_mm_interconnect_1_rsp_xbar_mux " "Found entity 1: simple_system_mm_interconnect_1_rsp_xbar_mux" {  } { { "simple_system/synthesis/submodules/simple_system_mm_interconnect_1_rsp_xbar_mux.sv" "" { Text "/home/cubic/cubic_soc_board/uc_davis/simple_system/synthesis/submodules/simple_system_mm_interconnect_1_rsp_xbar_mux.sv" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1432682898404 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1432682898404 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "simple_system/synthesis/submodules/simple_system_mm_interconnect_1_rsp_xbar_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file simple_system/synthesis/submodules/simple_system_mm_interconnect_1_rsp_xbar_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 simple_system_mm_interconnect_1_rsp_xbar_demux " "Found entity 1: simple_system_mm_interconnect_1_rsp_xbar_demux" {  } { { "simple_system/synthesis/submodules/simple_system_mm_interconnect_1_rsp_xbar_demux.sv" "" { Text "/home/cubic/cubic_soc_board/uc_davis/simple_system/synthesis/submodules/simple_system_mm_interconnect_1_rsp_xbar_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1432682898405 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1432682898405 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "simple_system/synthesis/submodules/simple_system_mm_interconnect_1_cmd_xbar_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file simple_system/synthesis/submodules/simple_system_mm_interconnect_1_cmd_xbar_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 simple_system_mm_interconnect_1_cmd_xbar_mux " "Found entity 1: simple_system_mm_interconnect_1_cmd_xbar_mux" {  } { { "simple_system/synthesis/submodules/simple_system_mm_interconnect_1_cmd_xbar_mux.sv" "" { Text "/home/cubic/cubic_soc_board/uc_davis/simple_system/synthesis/submodules/simple_system_mm_interconnect_1_cmd_xbar_mux.sv" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1432682898406 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1432682898406 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "simple_system/synthesis/submodules/simple_system_mm_interconnect_1_cmd_xbar_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file simple_system/synthesis/submodules/simple_system_mm_interconnect_1_cmd_xbar_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 simple_system_mm_interconnect_1_cmd_xbar_demux " "Found entity 1: simple_system_mm_interconnect_1_cmd_xbar_demux" {  } { { "simple_system/synthesis/submodules/simple_system_mm_interconnect_1_cmd_xbar_demux.sv" "" { Text "/home/cubic/cubic_soc_board/uc_davis/simple_system/synthesis/submodules/simple_system_mm_interconnect_1_cmd_xbar_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1432682898407 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1432682898407 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "simple_system/synthesis/submodules/altera_merlin_traffic_limiter.sv 1 1 " "Found 1 design units, including 1 entities, in source file simple_system/synthesis/submodules/altera_merlin_traffic_limiter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_traffic_limiter " "Found entity 1: altera_merlin_traffic_limiter" {  } { { "simple_system/synthesis/submodules/altera_merlin_traffic_limiter.sv" "" { Text "/home/cubic/cubic_soc_board/uc_davis/simple_system/synthesis/submodules/altera_merlin_traffic_limiter.sv" 44 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1432682898409 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1432682898409 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "simple_system/synthesis/submodules/altera_merlin_reorder_memory.sv 2 2 " "Found 2 design units, including 2 entities, in source file simple_system/synthesis/submodules/altera_merlin_reorder_memory.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_reorder_memory " "Found entity 1: altera_merlin_reorder_memory" {  } { { "simple_system/synthesis/submodules/altera_merlin_reorder_memory.sv" "" { Text "/home/cubic/cubic_soc_board/uc_davis/simple_system/synthesis/submodules/altera_merlin_reorder_memory.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1432682898410 ""} { "Info" "ISGN_ENTITY_NAME" "2 memory_pointer_controller " "Found entity 2: memory_pointer_controller" {  } { { "simple_system/synthesis/submodules/altera_merlin_reorder_memory.sv" "" { Text "/home/cubic/cubic_soc_board/uc_davis/simple_system/synthesis/submodules/altera_merlin_reorder_memory.sv" 187 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1432682898410 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1432682898410 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "simple_system/synthesis/submodules/altera_avalon_st_pipeline_base.v 1 1 " "Found 1 design units, including 1 entities, in source file simple_system/synthesis/submodules/altera_avalon_st_pipeline_base.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_pipeline_base " "Found entity 1: altera_avalon_st_pipeline_base" {  } { { "simple_system/synthesis/submodules/altera_avalon_st_pipeline_base.v" "" { Text "/home/cubic/cubic_soc_board/uc_davis/simple_system/synthesis/submodules/altera_avalon_st_pipeline_base.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1432682898411 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1432682898411 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel simple_system_mm_interconnect_1_id_router.sv(48) " "Verilog HDL Declaration information at simple_system_mm_interconnect_1_id_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "simple_system/synthesis/submodules/simple_system_mm_interconnect_1_id_router.sv" "" { Text "/home/cubic/cubic_soc_board/uc_davis/simple_system/synthesis/submodules/simple_system_mm_interconnect_1_id_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1432682898411 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel simple_system_mm_interconnect_1_id_router.sv(49) " "Verilog HDL Declaration information at simple_system_mm_interconnect_1_id_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "simple_system/synthesis/submodules/simple_system_mm_interconnect_1_id_router.sv" "" { Text "/home/cubic/cubic_soc_board/uc_davis/simple_system/synthesis/submodules/simple_system_mm_interconnect_1_id_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1432682898412 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "simple_system/synthesis/submodules/simple_system_mm_interconnect_1_id_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file simple_system/synthesis/submodules/simple_system_mm_interconnect_1_id_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 simple_system_mm_interconnect_1_id_router_default_decode " "Found entity 1: simple_system_mm_interconnect_1_id_router_default_decode" {  } { { "simple_system/synthesis/submodules/simple_system_mm_interconnect_1_id_router.sv" "" { Text "/home/cubic/cubic_soc_board/uc_davis/simple_system/synthesis/submodules/simple_system_mm_interconnect_1_id_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1432682898412 ""} { "Info" "ISGN_ENTITY_NAME" "2 simple_system_mm_interconnect_1_id_router " "Found entity 2: simple_system_mm_interconnect_1_id_router" {  } { { "simple_system/synthesis/submodules/simple_system_mm_interconnect_1_id_router.sv" "" { Text "/home/cubic/cubic_soc_board/uc_davis/simple_system/synthesis/submodules/simple_system_mm_interconnect_1_id_router.sv" 86 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1432682898412 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1432682898412 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel simple_system_mm_interconnect_1_addr_router.sv(48) " "Verilog HDL Declaration information at simple_system_mm_interconnect_1_addr_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "simple_system/synthesis/submodules/simple_system_mm_interconnect_1_addr_router.sv" "" { Text "/home/cubic/cubic_soc_board/uc_davis/simple_system/synthesis/submodules/simple_system_mm_interconnect_1_addr_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1432682898413 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel simple_system_mm_interconnect_1_addr_router.sv(49) " "Verilog HDL Declaration information at simple_system_mm_interconnect_1_addr_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "simple_system/synthesis/submodules/simple_system_mm_interconnect_1_addr_router.sv" "" { Text "/home/cubic/cubic_soc_board/uc_davis/simple_system/synthesis/submodules/simple_system_mm_interconnect_1_addr_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1432682898413 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "simple_system/synthesis/submodules/simple_system_mm_interconnect_1_addr_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file simple_system/synthesis/submodules/simple_system_mm_interconnect_1_addr_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 simple_system_mm_interconnect_1_addr_router_default_decode " "Found entity 1: simple_system_mm_interconnect_1_addr_router_default_decode" {  } { { "simple_system/synthesis/submodules/simple_system_mm_interconnect_1_addr_router.sv" "" { Text "/home/cubic/cubic_soc_board/uc_davis/simple_system/synthesis/submodules/simple_system_mm_interconnect_1_addr_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1432682898414 ""} { "Info" "ISGN_ENTITY_NAME" "2 simple_system_mm_interconnect_1_addr_router " "Found entity 2: simple_system_mm_interconnect_1_addr_router" {  } { { "simple_system/synthesis/submodules/simple_system_mm_interconnect_1_addr_router.sv" "" { Text "/home/cubic/cubic_soc_board/uc_davis/simple_system/synthesis/submodules/simple_system_mm_interconnect_1_addr_router.sv" 86 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1432682898414 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1432682898414 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "simple_system/synthesis/submodules/altera_merlin_axi_slave_ni.sv 1 1 " "Found 1 design units, including 1 entities, in source file simple_system/synthesis/submodules/altera_merlin_axi_slave_ni.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_axi_slave_ni " "Found entity 1: altera_merlin_axi_slave_ni" {  } { { "simple_system/synthesis/submodules/altera_merlin_axi_slave_ni.sv" "" { Text "/home/cubic/cubic_soc_board/uc_davis/simple_system/synthesis/submodules/altera_merlin_axi_slave_ni.sv" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1432682898416 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1432682898416 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "simple_system/synthesis/submodules/credit_producer.v 1 1 " "Found 1 design units, including 1 entities, in source file simple_system/synthesis/submodules/credit_producer.v" { { "Info" "ISGN_ENTITY_NAME" "1 credit_producer " "Found entity 1: credit_producer" {  } { { "simple_system/synthesis/submodules/credit_producer.v" "" { Text "/home/cubic/cubic_soc_board/uc_davis/simple_system/synthesis/submodules/credit_producer.v" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1432682898417 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1432682898417 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "simple_system/synthesis/submodules/simple_system_mm_interconnect_0.v 1 1 " "Found 1 design units, including 1 entities, in source file simple_system/synthesis/submodules/simple_system_mm_interconnect_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 simple_system_mm_interconnect_0 " "Found entity 1: simple_system_mm_interconnect_0" {  } { { "simple_system/synthesis/submodules/simple_system_mm_interconnect_0.v" "" { Text "/home/cubic/cubic_soc_board/uc_davis/simple_system/synthesis/submodules/simple_system_mm_interconnect_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1432682898428 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1432682898428 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "simple_system/synthesis/submodules/simple_system_mm_interconnect_0_rsp_xbar_mux_003.sv 1 1 " "Found 1 design units, including 1 entities, in source file simple_system/synthesis/submodules/simple_system_mm_interconnect_0_rsp_xbar_mux_003.sv" { { "Info" "ISGN_ENTITY_NAME" "1 simple_system_mm_interconnect_0_rsp_xbar_mux_003 " "Found entity 1: simple_system_mm_interconnect_0_rsp_xbar_mux_003" {  } { { "simple_system/synthesis/submodules/simple_system_mm_interconnect_0_rsp_xbar_mux_003.sv" "" { Text "/home/cubic/cubic_soc_board/uc_davis/simple_system/synthesis/submodules/simple_system_mm_interconnect_0_rsp_xbar_mux_003.sv" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1432682898430 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1432682898430 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "simple_system/synthesis/submodules/simple_system_mm_interconnect_0_rsp_xbar_mux_002.sv 1 1 " "Found 1 design units, including 1 entities, in source file simple_system/synthesis/submodules/simple_system_mm_interconnect_0_rsp_xbar_mux_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 simple_system_mm_interconnect_0_rsp_xbar_mux_002 " "Found entity 1: simple_system_mm_interconnect_0_rsp_xbar_mux_002" {  } { { "simple_system/synthesis/submodules/simple_system_mm_interconnect_0_rsp_xbar_mux_002.sv" "" { Text "/home/cubic/cubic_soc_board/uc_davis/simple_system/synthesis/submodules/simple_system_mm_interconnect_0_rsp_xbar_mux_002.sv" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1432682898431 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1432682898431 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "simple_system/synthesis/submodules/simple_system_mm_interconnect_0_rsp_xbar_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file simple_system/synthesis/submodules/simple_system_mm_interconnect_0_rsp_xbar_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 simple_system_mm_interconnect_0_rsp_xbar_mux " "Found entity 1: simple_system_mm_interconnect_0_rsp_xbar_mux" {  } { { "simple_system/synthesis/submodules/simple_system_mm_interconnect_0_rsp_xbar_mux.sv" "" { Text "/home/cubic/cubic_soc_board/uc_davis/simple_system/synthesis/submodules/simple_system_mm_interconnect_0_rsp_xbar_mux.sv" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1432682898432 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1432682898432 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "simple_system/synthesis/submodules/simple_system_mm_interconnect_0_rsp_xbar_demux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file simple_system/synthesis/submodules/simple_system_mm_interconnect_0_rsp_xbar_demux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 simple_system_mm_interconnect_0_rsp_xbar_demux_001 " "Found entity 1: simple_system_mm_interconnect_0_rsp_xbar_demux_001" {  } { { "simple_system/synthesis/submodules/simple_system_mm_interconnect_0_rsp_xbar_demux_001.sv" "" { Text "/home/cubic/cubic_soc_board/uc_davis/simple_system/synthesis/submodules/simple_system_mm_interconnect_0_rsp_xbar_demux_001.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1432682898433 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1432682898433 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "simple_system/synthesis/submodules/simple_system_mm_interconnect_0_rsp_xbar_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file simple_system/synthesis/submodules/simple_system_mm_interconnect_0_rsp_xbar_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 simple_system_mm_interconnect_0_rsp_xbar_demux " "Found entity 1: simple_system_mm_interconnect_0_rsp_xbar_demux" {  } { { "simple_system/synthesis/submodules/simple_system_mm_interconnect_0_rsp_xbar_demux.sv" "" { Text "/home/cubic/cubic_soc_board/uc_davis/simple_system/synthesis/submodules/simple_system_mm_interconnect_0_rsp_xbar_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1432682898434 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1432682898434 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "simple_system/synthesis/submodules/simple_system_mm_interconnect_0_cmd_xbar_mux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file simple_system/synthesis/submodules/simple_system_mm_interconnect_0_cmd_xbar_mux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 simple_system_mm_interconnect_0_cmd_xbar_mux_001 " "Found entity 1: simple_system_mm_interconnect_0_cmd_xbar_mux_001" {  } { { "simple_system/synthesis/submodules/simple_system_mm_interconnect_0_cmd_xbar_mux_001.sv" "" { Text "/home/cubic/cubic_soc_board/uc_davis/simple_system/synthesis/submodules/simple_system_mm_interconnect_0_cmd_xbar_mux_001.sv" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1432682898435 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1432682898435 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "simple_system/synthesis/submodules/simple_system_mm_interconnect_0_cmd_xbar_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file simple_system/synthesis/submodules/simple_system_mm_interconnect_0_cmd_xbar_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 simple_system_mm_interconnect_0_cmd_xbar_mux " "Found entity 1: simple_system_mm_interconnect_0_cmd_xbar_mux" {  } { { "simple_system/synthesis/submodules/simple_system_mm_interconnect_0_cmd_xbar_mux.sv" "" { Text "/home/cubic/cubic_soc_board/uc_davis/simple_system/synthesis/submodules/simple_system_mm_interconnect_0_cmd_xbar_mux.sv" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1432682898436 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1432682898436 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "simple_system/synthesis/submodules/simple_system_mm_interconnect_0_cmd_xbar_demux_003.sv 1 1 " "Found 1 design units, including 1 entities, in source file simple_system/synthesis/submodules/simple_system_mm_interconnect_0_cmd_xbar_demux_003.sv" { { "Info" "ISGN_ENTITY_NAME" "1 simple_system_mm_interconnect_0_cmd_xbar_demux_003 " "Found entity 1: simple_system_mm_interconnect_0_cmd_xbar_demux_003" {  } { { "simple_system/synthesis/submodules/simple_system_mm_interconnect_0_cmd_xbar_demux_003.sv" "" { Text "/home/cubic/cubic_soc_board/uc_davis/simple_system/synthesis/submodules/simple_system_mm_interconnect_0_cmd_xbar_demux_003.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1432682898437 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1432682898437 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "simple_system/synthesis/submodules/simple_system_mm_interconnect_0_cmd_xbar_demux_002.sv 1 1 " "Found 1 design units, including 1 entities, in source file simple_system/synthesis/submodules/simple_system_mm_interconnect_0_cmd_xbar_demux_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 simple_system_mm_interconnect_0_cmd_xbar_demux_002 " "Found entity 1: simple_system_mm_interconnect_0_cmd_xbar_demux_002" {  } { { "simple_system/synthesis/submodules/simple_system_mm_interconnect_0_cmd_xbar_demux_002.sv" "" { Text "/home/cubic/cubic_soc_board/uc_davis/simple_system/synthesis/submodules/simple_system_mm_interconnect_0_cmd_xbar_demux_002.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1432682898438 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1432682898438 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "simple_system/synthesis/submodules/simple_system_mm_interconnect_0_cmd_xbar_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file simple_system/synthesis/submodules/simple_system_mm_interconnect_0_cmd_xbar_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 simple_system_mm_interconnect_0_cmd_xbar_demux " "Found entity 1: simple_system_mm_interconnect_0_cmd_xbar_demux" {  } { { "simple_system/synthesis/submodules/simple_system_mm_interconnect_0_cmd_xbar_demux.sv" "" { Text "/home/cubic/cubic_soc_board/uc_davis/simple_system/synthesis/submodules/simple_system_mm_interconnect_0_cmd_xbar_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1432682898439 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1432682898439 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "simple_system/synthesis/submodules/altera_merlin_burst_adapter.sv 7 7 " "Found 7 design units, including 7 entities, in source file simple_system/synthesis/submodules/altera_merlin_burst_adapter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter_burstwrap_increment " "Found entity 1: altera_merlin_burst_adapter_burstwrap_increment" {  } { { "simple_system/synthesis/submodules/altera_merlin_burst_adapter.sv" "" { Text "/home/cubic/cubic_soc_board/uc_davis/simple_system/synthesis/submodules/altera_merlin_burst_adapter.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1432682898443 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_burst_adapter_adder " "Found entity 2: altera_merlin_burst_adapter_adder" {  } { { "simple_system/synthesis/submodules/altera_merlin_burst_adapter.sv" "" { Text "/home/cubic/cubic_soc_board/uc_davis/simple_system/synthesis/submodules/altera_merlin_burst_adapter.sv" 55 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1432682898443 ""} { "Info" "ISGN_ENTITY_NAME" "3 altera_merlin_burst_adapter_subtractor " "Found entity 3: altera_merlin_burst_adapter_subtractor" {  } { { "simple_system/synthesis/submodules/altera_merlin_burst_adapter.sv" "" { Text "/home/cubic/cubic_soc_board/uc_davis/simple_system/synthesis/submodules/altera_merlin_burst_adapter.sv" 77 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1432682898443 ""} { "Info" "ISGN_ENTITY_NAME" "4 altera_merlin_burst_adapter_min " "Found entity 4: altera_merlin_burst_adapter_min" {  } { { "simple_system/synthesis/submodules/altera_merlin_burst_adapter.sv" "" { Text "/home/cubic/cubic_soc_board/uc_davis/simple_system/synthesis/submodules/altera_merlin_burst_adapter.sv" 98 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1432682898443 ""} { "Info" "ISGN_ENTITY_NAME" "5 altera_merlin_burst_adapter " "Found entity 5: altera_merlin_burst_adapter" {  } { { "simple_system/synthesis/submodules/altera_merlin_burst_adapter.sv" "" { Text "/home/cubic/cubic_soc_board/uc_davis/simple_system/synthesis/submodules/altera_merlin_burst_adapter.sv" 264 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1432682898443 ""} { "Info" "ISGN_ENTITY_NAME" "6 altera_merlin_burst_adapter_uncompressed_only " "Found entity 6: altera_merlin_burst_adapter_uncompressed_only" {  } { { "simple_system/synthesis/submodules/altera_merlin_burst_adapter.sv" "" { Text "/home/cubic/cubic_soc_board/uc_davis/simple_system/synthesis/submodules/altera_merlin_burst_adapter.sv" 414 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1432682898443 ""} { "Info" "ISGN_ENTITY_NAME" "7 altera_merlin_burst_adapter_full " "Found entity 7: altera_merlin_burst_adapter_full" {  } { { "simple_system/synthesis/submodules/altera_merlin_burst_adapter.sv" "" { Text "/home/cubic/cubic_soc_board/uc_davis/simple_system/synthesis/submodules/altera_merlin_burst_adapter.sv" 468 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1432682898443 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1432682898443 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel simple_system_mm_interconnect_0_id_router_001.sv(48) " "Verilog HDL Declaration information at simple_system_mm_interconnect_0_id_router_001.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "simple_system/synthesis/submodules/simple_system_mm_interconnect_0_id_router_001.sv" "" { Text "/home/cubic/cubic_soc_board/uc_davis/simple_system/synthesis/submodules/simple_system_mm_interconnect_0_id_router_001.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1432682898444 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel simple_system_mm_interconnect_0_id_router_001.sv(49) " "Verilog HDL Declaration information at simple_system_mm_interconnect_0_id_router_001.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "simple_system/synthesis/submodules/simple_system_mm_interconnect_0_id_router_001.sv" "" { Text "/home/cubic/cubic_soc_board/uc_davis/simple_system/synthesis/submodules/simple_system_mm_interconnect_0_id_router_001.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1432682898444 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "simple_system/synthesis/submodules/simple_system_mm_interconnect_0_id_router_001.sv 2 2 " "Found 2 design units, including 2 entities, in source file simple_system/synthesis/submodules/simple_system_mm_interconnect_0_id_router_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 simple_system_mm_interconnect_0_id_router_001_default_decode " "Found entity 1: simple_system_mm_interconnect_0_id_router_001_default_decode" {  } { { "simple_system/synthesis/submodules/simple_system_mm_interconnect_0_id_router_001.sv" "" { Text "/home/cubic/cubic_soc_board/uc_davis/simple_system/synthesis/submodules/simple_system_mm_interconnect_0_id_router_001.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1432682898445 ""} { "Info" "ISGN_ENTITY_NAME" "2 simple_system_mm_interconnect_0_id_router_001 " "Found entity 2: simple_system_mm_interconnect_0_id_router_001" {  } { { "simple_system/synthesis/submodules/simple_system_mm_interconnect_0_id_router_001.sv" "" { Text "/home/cubic/cubic_soc_board/uc_davis/simple_system/synthesis/submodules/simple_system_mm_interconnect_0_id_router_001.sv" 86 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1432682898445 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1432682898445 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel simple_system_mm_interconnect_0_id_router.sv(48) " "Verilog HDL Declaration information at simple_system_mm_interconnect_0_id_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "simple_system/synthesis/submodules/simple_system_mm_interconnect_0_id_router.sv" "" { Text "/home/cubic/cubic_soc_board/uc_davis/simple_system/synthesis/submodules/simple_system_mm_interconnect_0_id_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1432682898446 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel simple_system_mm_interconnect_0_id_router.sv(49) " "Verilog HDL Declaration information at simple_system_mm_interconnect_0_id_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "simple_system/synthesis/submodules/simple_system_mm_interconnect_0_id_router.sv" "" { Text "/home/cubic/cubic_soc_board/uc_davis/simple_system/synthesis/submodules/simple_system_mm_interconnect_0_id_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1432682898446 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "simple_system/synthesis/submodules/simple_system_mm_interconnect_0_id_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file simple_system/synthesis/submodules/simple_system_mm_interconnect_0_id_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 simple_system_mm_interconnect_0_id_router_default_decode " "Found entity 1: simple_system_mm_interconnect_0_id_router_default_decode" {  } { { "simple_system/synthesis/submodules/simple_system_mm_interconnect_0_id_router.sv" "" { Text "/home/cubic/cubic_soc_board/uc_davis/simple_system/synthesis/submodules/simple_system_mm_interconnect_0_id_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1432682898447 ""} { "Info" "ISGN_ENTITY_NAME" "2 simple_system_mm_interconnect_0_id_router " "Found entity 2: simple_system_mm_interconnect_0_id_router" {  } { { "simple_system/synthesis/submodules/simple_system_mm_interconnect_0_id_router.sv" "" { Text "/home/cubic/cubic_soc_board/uc_davis/simple_system/synthesis/submodules/simple_system_mm_interconnect_0_id_router.sv" 86 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1432682898447 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1432682898447 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel simple_system_mm_interconnect_0_addr_router_003.sv(48) " "Verilog HDL Declaration information at simple_system_mm_interconnect_0_addr_router_003.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "simple_system/synthesis/submodules/simple_system_mm_interconnect_0_addr_router_003.sv" "" { Text "/home/cubic/cubic_soc_board/uc_davis/simple_system/synthesis/submodules/simple_system_mm_interconnect_0_addr_router_003.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1432682898448 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel simple_system_mm_interconnect_0_addr_router_003.sv(49) " "Verilog HDL Declaration information at simple_system_mm_interconnect_0_addr_router_003.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "simple_system/synthesis/submodules/simple_system_mm_interconnect_0_addr_router_003.sv" "" { Text "/home/cubic/cubic_soc_board/uc_davis/simple_system/synthesis/submodules/simple_system_mm_interconnect_0_addr_router_003.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1432682898448 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "simple_system/synthesis/submodules/simple_system_mm_interconnect_0_addr_router_003.sv 2 2 " "Found 2 design units, including 2 entities, in source file simple_system/synthesis/submodules/simple_system_mm_interconnect_0_addr_router_003.sv" { { "Info" "ISGN_ENTITY_NAME" "1 simple_system_mm_interconnect_0_addr_router_003_default_decode " "Found entity 1: simple_system_mm_interconnect_0_addr_router_003_default_decode" {  } { { "simple_system/synthesis/submodules/simple_system_mm_interconnect_0_addr_router_003.sv" "" { Text "/home/cubic/cubic_soc_board/uc_davis/simple_system/synthesis/submodules/simple_system_mm_interconnect_0_addr_router_003.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1432682898449 ""} { "Info" "ISGN_ENTITY_NAME" "2 simple_system_mm_interconnect_0_addr_router_003 " "Found entity 2: simple_system_mm_interconnect_0_addr_router_003" {  } { { "simple_system/synthesis/submodules/simple_system_mm_interconnect_0_addr_router_003.sv" "" { Text "/home/cubic/cubic_soc_board/uc_davis/simple_system/synthesis/submodules/simple_system_mm_interconnect_0_addr_router_003.sv" 86 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1432682898449 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1432682898449 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel simple_system_mm_interconnect_0_addr_router_002.sv(48) " "Verilog HDL Declaration information at simple_system_mm_interconnect_0_addr_router_002.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "simple_system/synthesis/submodules/simple_system_mm_interconnect_0_addr_router_002.sv" "" { Text "/home/cubic/cubic_soc_board/uc_davis/simple_system/synthesis/submodules/simple_system_mm_interconnect_0_addr_router_002.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1432682898450 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel simple_system_mm_interconnect_0_addr_router_002.sv(49) " "Verilog HDL Declaration information at simple_system_mm_interconnect_0_addr_router_002.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "simple_system/synthesis/submodules/simple_system_mm_interconnect_0_addr_router_002.sv" "" { Text "/home/cubic/cubic_soc_board/uc_davis/simple_system/synthesis/submodules/simple_system_mm_interconnect_0_addr_router_002.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1432682898450 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "simple_system/synthesis/submodules/simple_system_mm_interconnect_0_addr_router_002.sv 2 2 " "Found 2 design units, including 2 entities, in source file simple_system/synthesis/submodules/simple_system_mm_interconnect_0_addr_router_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 simple_system_mm_interconnect_0_addr_router_002_default_decode " "Found entity 1: simple_system_mm_interconnect_0_addr_router_002_default_decode" {  } { { "simple_system/synthesis/submodules/simple_system_mm_interconnect_0_addr_router_002.sv" "" { Text "/home/cubic/cubic_soc_board/uc_davis/simple_system/synthesis/submodules/simple_system_mm_interconnect_0_addr_router_002.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1432682898451 ""} { "Info" "ISGN_ENTITY_NAME" "2 simple_system_mm_interconnect_0_addr_router_002 " "Found entity 2: simple_system_mm_interconnect_0_addr_router_002" {  } { { "simple_system/synthesis/submodules/simple_system_mm_interconnect_0_addr_router_002.sv" "" { Text "/home/cubic/cubic_soc_board/uc_davis/simple_system/synthesis/submodules/simple_system_mm_interconnect_0_addr_router_002.sv" 86 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1432682898451 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1432682898451 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel simple_system_mm_interconnect_0_addr_router.sv(48) " "Verilog HDL Declaration information at simple_system_mm_interconnect_0_addr_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "simple_system/synthesis/submodules/simple_system_mm_interconnect_0_addr_router.sv" "" { Text "/home/cubic/cubic_soc_board/uc_davis/simple_system/synthesis/submodules/simple_system_mm_interconnect_0_addr_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1432682898451 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel simple_system_mm_interconnect_0_addr_router.sv(49) " "Verilog HDL Declaration information at simple_system_mm_interconnect_0_addr_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "simple_system/synthesis/submodules/simple_system_mm_interconnect_0_addr_router.sv" "" { Text "/home/cubic/cubic_soc_board/uc_davis/simple_system/synthesis/submodules/simple_system_mm_interconnect_0_addr_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1432682898452 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "simple_system/synthesis/submodules/simple_system_mm_interconnect_0_addr_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file simple_system/synthesis/submodules/simple_system_mm_interconnect_0_addr_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 simple_system_mm_interconnect_0_addr_router_default_decode " "Found entity 1: simple_system_mm_interconnect_0_addr_router_default_decode" {  } { { "simple_system/synthesis/submodules/simple_system_mm_interconnect_0_addr_router.sv" "" { Text "/home/cubic/cubic_soc_board/uc_davis/simple_system/synthesis/submodules/simple_system_mm_interconnect_0_addr_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1432682898452 ""} { "Info" "ISGN_ENTITY_NAME" "2 simple_system_mm_interconnect_0_addr_router " "Found entity 2: simple_system_mm_interconnect_0_addr_router" {  } { { "simple_system/synthesis/submodules/simple_system_mm_interconnect_0_addr_router.sv" "" { Text "/home/cubic/cubic_soc_board/uc_davis/simple_system/synthesis/submodules/simple_system_mm_interconnect_0_addr_router.sv" 86 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1432682898452 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1432682898452 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "simple_system/synthesis/submodules/altera_merlin_axi_master_ni.sv 1 1 " "Found 1 design units, including 1 entities, in source file simple_system/synthesis/submodules/altera_merlin_axi_master_ni.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_axi_master_ni " "Found entity 1: altera_merlin_axi_master_ni" {  } { { "simple_system/synthesis/submodules/altera_merlin_axi_master_ni.sv" "" { Text "/home/cubic/cubic_soc_board/uc_davis/simple_system/synthesis/submodules/altera_merlin_axi_master_ni.sv" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1432682898454 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1432682898454 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "simple_system/synthesis/submodules/simple_system_sysid_qsys.v 1 1 " "Found 1 design units, including 1 entities, in source file simple_system/synthesis/submodules/simple_system_sysid_qsys.v" { { "Info" "ISGN_ENTITY_NAME" "1 simple_system_sysid_qsys " "Found entity 1: simple_system_sysid_qsys" {  } { { "simple_system/synthesis/submodules/simple_system_sysid_qsys.v" "" { Text "/home/cubic/cubic_soc_board/uc_davis/simple_system/synthesis/submodules/simple_system_sysid_qsys.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1432682898455 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1432682898455 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "simple_system/synthesis/submodules/simple_system_jtag_uart.v 5 5 " "Found 5 design units, including 5 entities, in source file simple_system/synthesis/submodules/simple_system_jtag_uart.v" { { "Info" "ISGN_ENTITY_NAME" "1 simple_system_jtag_uart_sim_scfifo_w " "Found entity 1: simple_system_jtag_uart_sim_scfifo_w" {  } { { "simple_system/synthesis/submodules/simple_system_jtag_uart.v" "" { Text "/home/cubic/cubic_soc_board/uc_davis/simple_system/synthesis/submodules/simple_system_jtag_uart.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1432682898458 ""} { "Info" "ISGN_ENTITY_NAME" "2 simple_system_jtag_uart_scfifo_w " "Found entity 2: simple_system_jtag_uart_scfifo_w" {  } { { "simple_system/synthesis/submodules/simple_system_jtag_uart.v" "" { Text "/home/cubic/cubic_soc_board/uc_davis/simple_system/synthesis/submodules/simple_system_jtag_uart.v" 77 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1432682898458 ""} { "Info" "ISGN_ENTITY_NAME" "3 simple_system_jtag_uart_sim_scfifo_r " "Found entity 3: simple_system_jtag_uart_sim_scfifo_r" {  } { { "simple_system/synthesis/submodules/simple_system_jtag_uart.v" "" { Text "/home/cubic/cubic_soc_board/uc_davis/simple_system/synthesis/submodules/simple_system_jtag_uart.v" 162 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1432682898458 ""} { "Info" "ISGN_ENTITY_NAME" "4 simple_system_jtag_uart_scfifo_r " "Found entity 4: simple_system_jtag_uart_scfifo_r" {  } { { "simple_system/synthesis/submodules/simple_system_jtag_uart.v" "" { Text "/home/cubic/cubic_soc_board/uc_davis/simple_system/synthesis/submodules/simple_system_jtag_uart.v" 240 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1432682898458 ""} { "Info" "ISGN_ENTITY_NAME" "5 simple_system_jtag_uart " "Found entity 5: simple_system_jtag_uart" {  } { { "simple_system/synthesis/submodules/simple_system_jtag_uart.v" "" { Text "/home/cubic/cubic_soc_board/uc_davis/simple_system/synthesis/submodules/simple_system_jtag_uart.v" 327 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1432682898458 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1432682898458 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "simple_system/synthesis/submodules/simple_system_hps_0.v 1 1 " "Found 1 design units, including 1 entities, in source file simple_system/synthesis/submodules/simple_system_hps_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 simple_system_hps_0 " "Found entity 1: simple_system_hps_0" {  } { { "simple_system/synthesis/submodules/simple_system_hps_0.v" "" { Text "/home/cubic/cubic_soc_board/uc_davis/simple_system/synthesis/submodules/simple_system_hps_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1432682898460 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1432682898460 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "simple_system/synthesis/submodules/simple_system_hps_0_hps_io.v 1 1 " "Found 1 design units, including 1 entities, in source file simple_system/synthesis/submodules/simple_system_hps_0_hps_io.v" { { "Info" "ISGN_ENTITY_NAME" "1 simple_system_hps_0_hps_io " "Found entity 1: simple_system_hps_0_hps_io" {  } { { "simple_system/synthesis/submodules/simple_system_hps_0_hps_io.v" "" { Text "/home/cubic/cubic_soc_board/uc_davis/simple_system/synthesis/submodules/simple_system_hps_0_hps_io.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1432682898461 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1432682898461 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "simple_system/synthesis/submodules/hps_sdram.v 1 1 " "Found 1 design units, including 1 entities, in source file simple_system/synthesis/submodules/hps_sdram.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram " "Found entity 1: hps_sdram" {  } { { "simple_system/synthesis/submodules/hps_sdram.v" "" { Text "/home/cubic/cubic_soc_board/uc_davis/simple_system/synthesis/submodules/hps_sdram.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1432682898463 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1432682898463 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "simple_system/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev_lpddr2.sv 1 1 " "Found 1 design units, including 1 entities, in source file simple_system/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev_lpddr2.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altdq_dqs2_acv_connect_to_hard_phy_cyclonev_lpddr2 " "Found entity 1: altdq_dqs2_acv_connect_to_hard_phy_cyclonev_lpddr2" {  } { { "simple_system/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev_lpddr2.sv" "" { Text "/home/cubic/cubic_soc_board/uc_davis/simple_system/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev_lpddr2.sv" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1432682898468 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1432682898468 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "simple_system/synthesis/submodules/altera_mem_if_dll_cyclonev.sv 1 1 " "Found 1 design units, including 1 entities, in source file simple_system/synthesis/submodules/altera_mem_if_dll_cyclonev.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_mem_if_dll_cyclonev " "Found entity 1: altera_mem_if_dll_cyclonev" {  } { { "simple_system/synthesis/submodules/altera_mem_if_dll_cyclonev.sv" "" { Text "/home/cubic/cubic_soc_board/uc_davis/simple_system/synthesis/submodules/altera_mem_if_dll_cyclonev.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1432682898469 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1432682898469 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "simple_system/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv 1 1 " "Found 1 design units, including 1 entities, in source file simple_system/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_mem_if_hard_memory_controller_top_cyclonev " "Found entity 1: altera_mem_if_hard_memory_controller_top_cyclonev" {  } { { "simple_system/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" "" { Text "/home/cubic/cubic_soc_board/uc_davis/simple_system/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1432682898474 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1432682898474 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "simple_system/synthesis/submodules/altera_mem_if_hhp_qseq_synth_top.v 1 1 " "Found 1 design units, including 1 entities, in source file simple_system/synthesis/submodules/altera_mem_if_hhp_qseq_synth_top.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_mem_if_hhp_qseq_synth_top " "Found entity 1: altera_mem_if_hhp_qseq_synth_top" {  } { { "simple_system/synthesis/submodules/altera_mem_if_hhp_qseq_synth_top.v" "" { Text "/home/cubic/cubic_soc_board/uc_davis/simple_system/synthesis/submodules/altera_mem_if_hhp_qseq_synth_top.v" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1432682898475 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1432682898475 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "simple_system/synthesis/submodules/altera_mem_if_oct_cyclonev.sv 1 1 " "Found 1 design units, including 1 entities, in source file simple_system/synthesis/submodules/altera_mem_if_oct_cyclonev.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_mem_if_oct_cyclonev " "Found entity 1: altera_mem_if_oct_cyclonev" {  } { { "simple_system/synthesis/submodules/altera_mem_if_oct_cyclonev.sv" "" { Text "/home/cubic/cubic_soc_board/uc_davis/simple_system/synthesis/submodules/altera_mem_if_oct_cyclonev.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1432682898476 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1432682898476 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "simple_system/synthesis/submodules/hps_sdram_p0.sv 1 1 " "Found 1 design units, including 1 entities, in source file simple_system/synthesis/submodules/hps_sdram_p0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0 " "Found entity 1: hps_sdram_p0" {  } { { "simple_system/synthesis/submodules/hps_sdram_p0.sv" "" { Text "/home/cubic/cubic_soc_board/uc_davis/simple_system/synthesis/submodules/hps_sdram_p0.sv" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1432682898478 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1432682898478 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "simple_system/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v 1 1 " "Found 1 design units, including 1 entities, in source file simple_system/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_acv_hard_addr_cmd_pads " "Found entity 1: hps_sdram_p0_acv_hard_addr_cmd_pads" {  } { { "simple_system/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" "" { Text "/home/cubic/cubic_soc_board/uc_davis/simple_system/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1432682898479 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1432682898479 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "simple_system/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v 1 1 " "Found 1 design units, including 1 entities, in source file simple_system/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_acv_hard_io_pads " "Found entity 1: hps_sdram_p0_acv_hard_io_pads" {  } { { "simple_system/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v" "" { Text "/home/cubic/cubic_soc_board/uc_davis/simple_system/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1432682898480 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1432682898480 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "simple_system/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v 1 1 " "Found 1 design units, including 1 entities, in source file simple_system/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_acv_hard_memphy " "Found entity 1: hps_sdram_p0_acv_hard_memphy" {  } { { "simple_system/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" "" { Text "/home/cubic/cubic_soc_board/uc_davis/simple_system/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1432682898482 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1432682898482 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "simple_system/synthesis/submodules/hps_sdram_p0_acv_ldc.v 1 1 " "Found 1 design units, including 1 entities, in source file simple_system/synthesis/submodules/hps_sdram_p0_acv_ldc.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_acv_ldc " "Found entity 1: hps_sdram_p0_acv_ldc" {  } { { "simple_system/synthesis/submodules/hps_sdram_p0_acv_ldc.v" "" { Text "/home/cubic/cubic_soc_board/uc_davis/simple_system/synthesis/submodules/hps_sdram_p0_acv_ldc.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1432682898483 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1432682898483 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "simple_system/synthesis/submodules/hps_sdram_p0_altdqdqs.v 1 1 " "Found 1 design units, including 1 entities, in source file simple_system/synthesis/submodules/hps_sdram_p0_altdqdqs.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_altdqdqs " "Found entity 1: hps_sdram_p0_altdqdqs" {  } { { "simple_system/synthesis/submodules/hps_sdram_p0_altdqdqs.v" "" { Text "/home/cubic/cubic_soc_board/uc_davis/simple_system/synthesis/submodules/hps_sdram_p0_altdqdqs.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1432682898484 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1432682898484 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "simple_system/synthesis/submodules/hps_sdram_p0_clock_pair_generator.v 1 1 " "Found 1 design units, including 1 entities, in source file simple_system/synthesis/submodules/hps_sdram_p0_clock_pair_generator.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_clock_pair_generator " "Found entity 1: hps_sdram_p0_clock_pair_generator" {  } { { "simple_system/synthesis/submodules/hps_sdram_p0_clock_pair_generator.v" "" { Text "/home/cubic/cubic_soc_board/uc_davis/simple_system/synthesis/submodules/hps_sdram_p0_clock_pair_generator.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1432682898575 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1432682898575 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "simple_system/synthesis/submodules/hps_sdram_p0_generic_ddio.v 1 1 " "Found 1 design units, including 1 entities, in source file simple_system/synthesis/submodules/hps_sdram_p0_generic_ddio.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_generic_ddio " "Found entity 1: hps_sdram_p0_generic_ddio" {  } { { "simple_system/synthesis/submodules/hps_sdram_p0_generic_ddio.v" "" { Text "/home/cubic/cubic_soc_board/uc_davis/simple_system/synthesis/submodules/hps_sdram_p0_generic_ddio.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1432682898576 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1432682898576 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "simple_system/synthesis/submodules/hps_sdram_p0_iss_probe.v 1 1 " "Found 1 design units, including 1 entities, in source file simple_system/synthesis/submodules/hps_sdram_p0_iss_probe.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_iss_probe " "Found entity 1: hps_sdram_p0_iss_probe" {  } { { "simple_system/synthesis/submodules/hps_sdram_p0_iss_probe.v" "" { Text "/home/cubic/cubic_soc_board/uc_davis/simple_system/synthesis/submodules/hps_sdram_p0_iss_probe.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1432682898577 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1432682898577 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "simple_system/synthesis/submodules/hps_sdram_p0_phy_csr.sv 1 1 " "Found 1 design units, including 1 entities, in source file simple_system/synthesis/submodules/hps_sdram_p0_phy_csr.sv" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_phy_csr " "Found entity 1: hps_sdram_p0_phy_csr" {  } { { "simple_system/synthesis/submodules/hps_sdram_p0_phy_csr.sv" "" { Text "/home/cubic/cubic_soc_board/uc_davis/simple_system/synthesis/submodules/hps_sdram_p0_phy_csr.sv" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1432682898578 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1432682898578 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "simple_system/synthesis/submodules/hps_sdram_p0_reset.v 1 1 " "Found 1 design units, including 1 entities, in source file simple_system/synthesis/submodules/hps_sdram_p0_reset.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_reset " "Found entity 1: hps_sdram_p0_reset" {  } { { "simple_system/synthesis/submodules/hps_sdram_p0_reset.v" "" { Text "/home/cubic/cubic_soc_board/uc_davis/simple_system/synthesis/submodules/hps_sdram_p0_reset.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1432682898578 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1432682898578 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "simple_system/synthesis/submodules/hps_sdram_p0_reset_sync.v 1 1 " "Found 1 design units, including 1 entities, in source file simple_system/synthesis/submodules/hps_sdram_p0_reset_sync.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_reset_sync " "Found entity 1: hps_sdram_p0_reset_sync" {  } { { "simple_system/synthesis/submodules/hps_sdram_p0_reset_sync.v" "" { Text "/home/cubic/cubic_soc_board/uc_davis/simple_system/synthesis/submodules/hps_sdram_p0_reset_sync.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1432682898579 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1432682898579 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "simple_system/synthesis/submodules/hps_sdram_pll.sv 1 1 " "Found 1 design units, including 1 entities, in source file simple_system/synthesis/submodules/hps_sdram_pll.sv" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_pll " "Found entity 1: hps_sdram_pll" {  } { { "simple_system/synthesis/submodules/hps_sdram_pll.sv" "" { Text "/home/cubic/cubic_soc_board/uc_davis/simple_system/synthesis/submodules/hps_sdram_pll.sv" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1432682898580 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1432682898580 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "simple_system/synthesis/submodules/simple_system_hps_0_hps_io_border.sv 1 1 " "Found 1 design units, including 1 entities, in source file simple_system/synthesis/submodules/simple_system_hps_0_hps_io_border.sv" { { "Info" "ISGN_ENTITY_NAME" "1 simple_system_hps_0_hps_io_border " "Found entity 1: simple_system_hps_0_hps_io_border" {  } { { "simple_system/synthesis/submodules/simple_system_hps_0_hps_io_border.sv" "" { Text "/home/cubic/cubic_soc_board/uc_davis/simple_system/synthesis/submodules/simple_system_hps_0_hps_io_border.sv" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1432682898581 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1432682898581 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "simple_system/synthesis/submodules/simple_system_hps_0_fpga_interfaces.sv 1 1 " "Found 1 design units, including 1 entities, in source file simple_system/synthesis/submodules/simple_system_hps_0_fpga_interfaces.sv" { { "Info" "ISGN_ENTITY_NAME" "1 simple_system_hps_0_fpga_interfaces " "Found entity 1: simple_system_hps_0_fpga_interfaces" {  } { { "simple_system/synthesis/submodules/simple_system_hps_0_fpga_interfaces.sv" "" { Text "/home/cubic/cubic_soc_board/uc_davis/simple_system/synthesis/submodules/simple_system_hps_0_fpga_interfaces.sv" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1432682898583 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1432682898583 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "simple_system/synthesis/submodules/simple_system_fpga_sensor.v 1 1 " "Found 1 design units, including 1 entities, in source file simple_system/synthesis/submodules/simple_system_fpga_sensor.v" { { "Info" "ISGN_ENTITY_NAME" "1 simple_system_fpga_sensor " "Found entity 1: simple_system_fpga_sensor" {  } { { "simple_system/synthesis/submodules/simple_system_fpga_sensor.v" "" { Text "/home/cubic/cubic_soc_board/uc_davis/simple_system/synthesis/submodules/simple_system_fpga_sensor.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1432682898584 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1432682898584 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "simple_system/synthesis/submodules/simple_system_fpga_onchip_ram.v 1 1 " "Found 1 design units, including 1 entities, in source file simple_system/synthesis/submodules/simple_system_fpga_onchip_ram.v" { { "Info" "ISGN_ENTITY_NAME" "1 simple_system_fpga_onchip_ram " "Found entity 1: simple_system_fpga_onchip_ram" {  } { { "simple_system/synthesis/submodules/simple_system_fpga_onchip_ram.v" "" { Text "/home/cubic/cubic_soc_board/uc_davis/simple_system/synthesis/submodules/simple_system_fpga_onchip_ram.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1432682898585 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1432682898585 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "simple_system/synthesis/submodules/simple_system_fpga_led.v 1 1 " "Found 1 design units, including 1 entities, in source file simple_system/synthesis/submodules/simple_system_fpga_led.v" { { "Info" "ISGN_ENTITY_NAME" "1 simple_system_fpga_led " "Found entity 1: simple_system_fpga_led" {  } { { "simple_system/synthesis/submodules/simple_system_fpga_led.v" "" { Text "/home/cubic/cubic_soc_board/uc_davis/simple_system/synthesis/submodules/simple_system_fpga_led.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1432682898586 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1432682898586 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "simple_system/synthesis/submodules/simple_system_fpga_key.v 1 1 " "Found 1 design units, including 1 entities, in source file simple_system/synthesis/submodules/simple_system_fpga_key.v" { { "Info" "ISGN_ENTITY_NAME" "1 simple_system_fpga_key " "Found entity 1: simple_system_fpga_key" {  } { { "simple_system/synthesis/submodules/simple_system_fpga_key.v" "" { Text "/home/cubic/cubic_soc_board/uc_davis/simple_system/synthesis/submodules/simple_system_fpga_key.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1432682898587 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1432682898587 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "simple_system/synthesis/submodules/simple_system_f2sdram_master.v 1 1 " "Found 1 design units, including 1 entities, in source file simple_system/synthesis/submodules/simple_system_f2sdram_master.v" { { "Info" "ISGN_ENTITY_NAME" "1 simple_system_f2sdram_master " "Found entity 1: simple_system_f2sdram_master" {  } { { "simple_system/synthesis/submodules/simple_system_f2sdram_master.v" "" { Text "/home/cubic/cubic_soc_board/uc_davis/simple_system/synthesis/submodules/simple_system_f2sdram_master.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1432682898588 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1432682898588 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "simple_system/synthesis/submodules/simple_system_f2sdram_master_p2b_adapter.v 1 1 " "Found 1 design units, including 1 entities, in source file simple_system/synthesis/submodules/simple_system_f2sdram_master_p2b_adapter.v" { { "Info" "ISGN_ENTITY_NAME" "1 simple_system_f2sdram_master_p2b_adapter " "Found entity 1: simple_system_f2sdram_master_p2b_adapter" {  } { { "simple_system/synthesis/submodules/simple_system_f2sdram_master_p2b_adapter.v" "" { Text "/home/cubic/cubic_soc_board/uc_davis/simple_system/synthesis/submodules/simple_system_f2sdram_master_p2b_adapter.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1432682898589 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1432682898589 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "simple_system/synthesis/submodules/simple_system_f2sdram_master_b2p_adapter.v 1 1 " "Found 1 design units, including 1 entities, in source file simple_system/synthesis/submodules/simple_system_f2sdram_master_b2p_adapter.v" { { "Info" "ISGN_ENTITY_NAME" "1 simple_system_f2sdram_master_b2p_adapter " "Found entity 1: simple_system_f2sdram_master_b2p_adapter" {  } { { "simple_system/synthesis/submodules/simple_system_f2sdram_master_b2p_adapter.v" "" { Text "/home/cubic/cubic_soc_board/uc_davis/simple_system/synthesis/submodules/simple_system_f2sdram_master_b2p_adapter.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1432682898590 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1432682898590 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "simple_system/synthesis/submodules/altera_avalon_packets_to_master.v 7 7 " "Found 7 design units, including 7 entities, in source file simple_system/synthesis/submodules/altera_avalon_packets_to_master.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_packets_to_master " "Found entity 1: altera_avalon_packets_to_master" {  } { { "simple_system/synthesis/submodules/altera_avalon_packets_to_master.v" "" { Text "/home/cubic/cubic_soc_board/uc_davis/simple_system/synthesis/submodules/altera_avalon_packets_to_master.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1432682898594 ""} { "Info" "ISGN_ENTITY_NAME" "2 packets_to_fifo " "Found entity 2: packets_to_fifo" {  } { { "simple_system/synthesis/submodules/altera_avalon_packets_to_master.v" "" { Text "/home/cubic/cubic_soc_board/uc_davis/simple_system/synthesis/submodules/altera_avalon_packets_to_master.v" 129 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1432682898594 ""} { "Info" "ISGN_ENTITY_NAME" "3 fifo_buffer_single_clock_fifo " "Found entity 3: fifo_buffer_single_clock_fifo" {  } { { "simple_system/synthesis/submodules/altera_avalon_packets_to_master.v" "" { Text "/home/cubic/cubic_soc_board/uc_davis/simple_system/synthesis/submodules/altera_avalon_packets_to_master.v" 499 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1432682898594 ""} { "Info" "ISGN_ENTITY_NAME" "4 fifo_buffer_scfifo_with_controls " "Found entity 4: fifo_buffer_scfifo_with_controls" {  } { { "simple_system/synthesis/submodules/altera_avalon_packets_to_master.v" "" { Text "/home/cubic/cubic_soc_board/uc_davis/simple_system/synthesis/submodules/altera_avalon_packets_to_master.v" 560 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1432682898594 ""} { "Info" "ISGN_ENTITY_NAME" "5 fifo_buffer " "Found entity 5: fifo_buffer" {  } { { "simple_system/synthesis/submodules/altera_avalon_packets_to_master.v" "" { Text "/home/cubic/cubic_soc_board/uc_davis/simple_system/synthesis/submodules/altera_avalon_packets_to_master.v" 614 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1432682898594 ""} { "Info" "ISGN_ENTITY_NAME" "6 fifo_to_packet " "Found entity 6: fifo_to_packet" {  } { { "simple_system/synthesis/submodules/altera_avalon_packets_to_master.v" "" { Text "/home/cubic/cubic_soc_board/uc_davis/simple_system/synthesis/submodules/altera_avalon_packets_to_master.v" 684 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1432682898594 ""} { "Info" "ISGN_ENTITY_NAME" "7 packets_to_master " "Found entity 7: packets_to_master" {  } { { "simple_system/synthesis/submodules/altera_avalon_packets_to_master.v" "" { Text "/home/cubic/cubic_soc_board/uc_davis/simple_system/synthesis/submodules/altera_avalon_packets_to_master.v" 838 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1432682898594 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1432682898594 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "simple_system/synthesis/submodules/altera_avalon_st_packets_to_bytes.v 1 1 " "Found 1 design units, including 1 entities, in source file simple_system/synthesis/submodules/altera_avalon_st_packets_to_bytes.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_packets_to_bytes " "Found entity 1: altera_avalon_st_packets_to_bytes" {  } { { "simple_system/synthesis/submodules/altera_avalon_st_packets_to_bytes.v" "" { Text "/home/cubic/cubic_soc_board/uc_davis/simple_system/synthesis/submodules/altera_avalon_st_packets_to_bytes.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1432682898595 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1432682898595 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "simple_system/synthesis/submodules/altera_avalon_st_bytes_to_packets.v 1 1 " "Found 1 design units, including 1 entities, in source file simple_system/synthesis/submodules/altera_avalon_st_bytes_to_packets.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_bytes_to_packets " "Found entity 1: altera_avalon_st_bytes_to_packets" {  } { { "simple_system/synthesis/submodules/altera_avalon_st_bytes_to_packets.v" "" { Text "/home/cubic/cubic_soc_board/uc_davis/simple_system/synthesis/submodules/altera_avalon_st_bytes_to_packets.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1432682898596 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1432682898596 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "simple_system/synthesis/submodules/simple_system_f2sdram_master_timing_adt.v 1 1 " "Found 1 design units, including 1 entities, in source file simple_system/synthesis/submodules/simple_system_f2sdram_master_timing_adt.v" { { "Info" "ISGN_ENTITY_NAME" "1 simple_system_f2sdram_master_timing_adt " "Found entity 1: simple_system_f2sdram_master_timing_adt" {  } { { "simple_system/synthesis/submodules/simple_system_f2sdram_master_timing_adt.v" "" { Text "/home/cubic/cubic_soc_board/uc_davis/simple_system/synthesis/submodules/simple_system_f2sdram_master_timing_adt.v" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1432682898597 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1432682898597 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "simple_system/synthesis/submodules/altera_avalon_st_jtag_interface.v 1 1 " "Found 1 design units, including 1 entities, in source file simple_system/synthesis/submodules/altera_avalon_st_jtag_interface.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_jtag_interface " "Found entity 1: altera_avalon_st_jtag_interface" {  } { { "simple_system/synthesis/submodules/altera_avalon_st_jtag_interface.v" "" { Text "/home/cubic/cubic_soc_board/uc_davis/simple_system/synthesis/submodules/altera_avalon_st_jtag_interface.v" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1432682898598 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1432682898598 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "simple_system/synthesis/submodules/altera_jtag_dc_streaming.v 3 3 " "Found 3 design units, including 3 entities, in source file simple_system/synthesis/submodules/altera_jtag_dc_streaming.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_jtag_control_signal_crosser " "Found entity 1: altera_jtag_control_signal_crosser" {  } { { "simple_system/synthesis/submodules/altera_jtag_dc_streaming.v" "" { Text "/home/cubic/cubic_soc_board/uc_davis/simple_system/synthesis/submodules/altera_jtag_dc_streaming.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1432682898599 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_jtag_src_crosser " "Found entity 2: altera_jtag_src_crosser" {  } { { "simple_system/synthesis/submodules/altera_jtag_dc_streaming.v" "" { Text "/home/cubic/cubic_soc_board/uc_davis/simple_system/synthesis/submodules/altera_jtag_dc_streaming.v" 59 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1432682898599 ""} { "Info" "ISGN_ENTITY_NAME" "3 altera_jtag_dc_streaming " "Found entity 3: altera_jtag_dc_streaming" {  } { { "simple_system/synthesis/submodules/altera_jtag_dc_streaming.v" "" { Text "/home/cubic/cubic_soc_board/uc_davis/simple_system/synthesis/submodules/altera_jtag_dc_streaming.v" 122 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1432682898599 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1432682898599 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "simple_system/synthesis/submodules/altera_jtag_sld_node.v 1 1 " "Found 1 design units, including 1 entities, in source file simple_system/synthesis/submodules/altera_jtag_sld_node.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_jtag_sld_node " "Found entity 1: altera_jtag_sld_node" {  } { { "simple_system/synthesis/submodules/altera_jtag_sld_node.v" "" { Text "/home/cubic/cubic_soc_board/uc_davis/simple_system/synthesis/submodules/altera_jtag_sld_node.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1432682898600 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1432682898600 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "simple_system/synthesis/submodules/altera_jtag_streaming.v 1 1 " "Found 1 design units, including 1 entities, in source file simple_system/synthesis/submodules/altera_jtag_streaming.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_jtag_streaming " "Found entity 1: altera_jtag_streaming" {  } { { "simple_system/synthesis/submodules/altera_jtag_streaming.v" "" { Text "/home/cubic/cubic_soc_board/uc_davis/simple_system/synthesis/submodules/altera_jtag_streaming.v" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1432682898602 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1432682898602 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "simple_system/synthesis/submodules/altera_pli_streaming.v 1 1 " "Found 1 design units, including 1 entities, in source file simple_system/synthesis/submodules/altera_pli_streaming.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_pli_streaming " "Found entity 1: altera_pli_streaming" {  } { { "simple_system/synthesis/submodules/altera_pli_streaming.v" "" { Text "/home/cubic/cubic_soc_board/uc_davis/simple_system/synthesis/submodules/altera_pli_streaming.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1432682898603 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1432682898603 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "simple_system/synthesis/submodules/altera_avalon_st_clock_crosser.v 1 1 " "Found 1 design units, including 1 entities, in source file simple_system/synthesis/submodules/altera_avalon_st_clock_crosser.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_clock_crosser " "Found entity 1: altera_avalon_st_clock_crosser" {  } { { "simple_system/synthesis/submodules/altera_avalon_st_clock_crosser.v" "" { Text "/home/cubic/cubic_soc_board/uc_davis/simple_system/synthesis/submodules/altera_avalon_st_clock_crosser.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1432682898604 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1432682898604 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "simple_system/synthesis/submodules/altera_avalon_st_idle_remover.v 1 1 " "Found 1 design units, including 1 entities, in source file simple_system/synthesis/submodules/altera_avalon_st_idle_remover.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_idle_remover " "Found entity 1: altera_avalon_st_idle_remover" {  } { { "simple_system/synthesis/submodules/altera_avalon_st_idle_remover.v" "" { Text "/home/cubic/cubic_soc_board/uc_davis/simple_system/synthesis/submodules/altera_avalon_st_idle_remover.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1432682898605 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1432682898605 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "simple_system/synthesis/submodules/altera_avalon_st_idle_inserter.v 1 1 " "Found 1 design units, including 1 entities, in source file simple_system/synthesis/submodules/altera_avalon_st_idle_inserter.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_idle_inserter " "Found entity 1: altera_avalon_st_idle_inserter" {  } { { "simple_system/synthesis/submodules/altera_avalon_st_idle_inserter.v" "" { Text "/home/cubic/cubic_soc_board/uc_davis/simple_system/synthesis/submodules/altera_avalon_st_idle_inserter.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1432682898606 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1432682898606 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "dqs_busout hps_sdram_p0_acv_hard_io_pads.v(289) " "Verilog HDL Implicit Net warning at hps_sdram_p0_acv_hard_io_pads.v(289): created implicit net for \"dqs_busout\"" {  } { { "simple_system/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v" "" { Text "/home/cubic/cubic_soc_board/uc_davis/simple_system/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v" 289 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1432682898607 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "pll_dr_clk hps_sdram_pll.sv(168) " "Verilog HDL Implicit Net warning at hps_sdram_pll.sv(168): created implicit net for \"pll_dr_clk\"" {  } { { "simple_system/synthesis/submodules/hps_sdram_pll.sv" "" { Text "/home/cubic/cubic_soc_board/uc_davis/simple_system/synthesis/submodules/hps_sdram_pll.sv" 168 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1432682898607 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "simple_io " "Elaborating entity \"simple_io\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1432682898768 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "vga_r_data simple_io.v(108) " "Output port \"vga_r_data\" at simple_io.v(108) has no driver" {  } { { "simple_io.v" "" { Text "/home/cubic/cubic_soc_board/uc_davis/simple_io.v" 108 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1432682898770 "|simple_io"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "vga_g_data simple_io.v(109) " "Output port \"vga_g_data\" at simple_io.v(109) has no driver" {  } { { "simple_io.v" "" { Text "/home/cubic/cubic_soc_board/uc_davis/simple_io.v" 109 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1432682898770 "|simple_io"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "vga_b_data simple_io.v(110) " "Output port \"vga_b_data\" at simple_io.v(110) has no driver" {  } { { "simple_io.v" "" { Text "/home/cubic/cubic_soc_board/uc_davis/simple_io.v" 110 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1432682898770 "|simple_io"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "fpga_gpio simple_io.v(121) " "Output port \"fpga_gpio\" at simple_io.v(121) has no driver" {  } { { "simple_io.v" "" { Text "/home/cubic/cubic_soc_board/uc_davis/simple_io.v" 121 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1432682898770 "|simple_io"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "fpga_out simple_io.v(138) " "Output port \"fpga_out\" at simple_io.v(138) has no driver" {  } { { "simple_io.v" "" { Text "/home/cubic/cubic_soc_board/uc_davis/simple_io.v" 138 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1432682898770 "|simple_io"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "aud_xck simple_io.v(92) " "Output port \"aud_xck\" at simple_io.v(92) has no driver" {  } { { "simple_io.v" "" { Text "/home/cubic/cubic_soc_board/uc_davis/simple_io.v" 92 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1432682898770 "|simple_io"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "adu_dacdat simple_io.v(93) " "Output port \"adu_dacdat\" at simple_io.v(93) has no driver" {  } { { "simple_io.v" "" { Text "/home/cubic/cubic_soc_board/uc_davis/simple_io.v" 93 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1432682898771 "|simple_io"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "aud_mute simple_io.v(94) " "Output port \"aud_mute\" at simple_io.v(94) has no driver" {  } { { "simple_io.v" "" { Text "/home/cubic/cubic_soc_board/uc_davis/simple_io.v" 94 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1432682898771 "|simple_io"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "fpga_sd_CLK simple_io.v(101) " "Output port \"fpga_sd_CLK\" at simple_io.v(101) has no driver" {  } { { "simple_io.v" "" { Text "/home/cubic/cubic_soc_board/uc_davis/simple_io.v" 101 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1432682898771 "|simple_io"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "bell_pwm simple_io.v(104) " "Output port \"bell_pwm\" at simple_io.v(104) has no driver" {  } { { "simple_io.v" "" { Text "/home/cubic/cubic_soc_board/uc_davis/simple_io.v" 104 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1432682898771 "|simple_io"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "vga_blank simple_io.v(111) " "Output port \"vga_blank\" at simple_io.v(111) has no driver" {  } { { "simple_io.v" "" { Text "/home/cubic/cubic_soc_board/uc_davis/simple_io.v" 111 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1432682898771 "|simple_io"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "vga_sync simple_io.v(112) " "Output port \"vga_sync\" at simple_io.v(112) has no driver" {  } { { "simple_io.v" "" { Text "/home/cubic/cubic_soc_board/uc_davis/simple_io.v" 112 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1432682898771 "|simple_io"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "lcd_hsync simple_io.v(113) " "Output port \"lcd_hsync\" at simple_io.v(113) has no driver" {  } { { "simple_io.v" "" { Text "/home/cubic/cubic_soc_board/uc_davis/simple_io.v" 113 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1432682898771 "|simple_io"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "lcd_vsync simple_io.v(114) " "Output port \"lcd_vsync\" at simple_io.v(114) has no driver" {  } { { "simple_io.v" "" { Text "/home/cubic/cubic_soc_board/uc_davis/simple_io.v" 114 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1432682898771 "|simple_io"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "lcd_clk simple_io.v(115) " "Output port \"lcd_clk\" at simple_io.v(115) has no driver" {  } { { "simple_io.v" "" { Text "/home/cubic/cubic_soc_board/uc_davis/simple_io.v" 115 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1432682898771 "|simple_io"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "lcd_de simple_io.v(116) " "Output port \"lcd_de\" at simple_io.v(116) has no driver" {  } { { "simple_io.v" "" { Text "/home/cubic/cubic_soc_board/uc_davis/simple_io.v" 116 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1432682898771 "|simple_io"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "lcd_pwm simple_io.v(117) " "Output port \"lcd_pwm\" at simple_io.v(117) has no driver" {  } { { "simple_io.v" "" { Text "/home/cubic/cubic_soc_board/uc_davis/simple_io.v" 117 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1432682898771 "|simple_io"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "simple_system simple_system:u0 " "Elaborating entity \"simple_system\" for hierarchy \"simple_system:u0\"" {  } { { "simple_io.v" "u0" { Text "/home/cubic/cubic_soc_board/uc_davis/simple_io.v" 216 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1432682898795 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "simple_system_f2sdram_master simple_system:u0\|simple_system_f2sdram_master:f2sdram_master " "Elaborating entity \"simple_system_f2sdram_master\" for hierarchy \"simple_system:u0\|simple_system_f2sdram_master:f2sdram_master\"" {  } { { "simple_system/synthesis/simple_system.v" "f2sdram_master" { Text "/home/cubic/cubic_soc_board/uc_davis/simple_system/synthesis/simple_system.v" 283 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1432682898873 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_st_jtag_interface simple_system:u0\|simple_system_f2sdram_master:f2sdram_master\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master " "Elaborating entity \"altera_avalon_st_jtag_interface\" for hierarchy \"simple_system:u0\|simple_system_f2sdram_master:f2sdram_master\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\"" {  } { { "simple_system/synthesis/submodules/simple_system_f2sdram_master.v" "jtag_phy_embedded_in_jtag_master" { Text "/home/cubic/cubic_soc_board/uc_davis/simple_system/synthesis/submodules/simple_system_f2sdram_master.v" 113 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1432682898886 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_jtag_dc_streaming simple_system:u0\|simple_system_f2sdram_master:f2sdram_master\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming " "Elaborating entity \"altera_jtag_dc_streaming\" for hierarchy \"simple_system:u0\|simple_system_f2sdram_master:f2sdram_master\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\"" {  } { { "simple_system/synthesis/submodules/altera_avalon_st_jtag_interface.v" "normal.jtag_dc_streaming" { Text "/home/cubic/cubic_soc_board/uc_davis/simple_system/synthesis/submodules/altera_avalon_st_jtag_interface.v" 75 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1432682898890 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_std_synchronizer simple_system:u0\|simple_system_f2sdram_master:f2sdram_master\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_std_synchronizer:synchronizer " "Elaborating entity \"altera_std_synchronizer\" for hierarchy \"simple_system:u0\|simple_system_f2sdram_master:f2sdram_master\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_std_synchronizer:synchronizer\"" {  } { { "simple_system/synthesis/submodules/altera_jtag_dc_streaming.v" "synchronizer" { Text "/home/cubic/cubic_soc_board/uc_davis/simple_system/synthesis/submodules/altera_jtag_dc_streaming.v" 188 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1432682898901 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "simple_system:u0\|simple_system_f2sdram_master:f2sdram_master\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_std_synchronizer:synchronizer " "Elaborated megafunction instantiation \"simple_system:u0\|simple_system_f2sdram_master:f2sdram_master\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_std_synchronizer:synchronizer\"" {  } { { "simple_system/synthesis/submodules/altera_jtag_dc_streaming.v" "" { Text "/home/cubic/cubic_soc_board/uc_davis/simple_system/synthesis/submodules/altera_jtag_dc_streaming.v" 188 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1432682898905 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "simple_system:u0\|simple_system_f2sdram_master:f2sdram_master\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_std_synchronizer:synchronizer " "Instantiated megafunction \"simple_system:u0\|simple_system_f2sdram_master:f2sdram_master\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_std_synchronizer:synchronizer\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "depth 3 " "Parameter \"depth\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1432682898905 ""}  } { { "simple_system/synthesis/submodules/altera_jtag_dc_streaming.v" "" { Text "/home/cubic/cubic_soc_board/uc_davis/simple_system/synthesis/submodules/altera_jtag_dc_streaming.v" 188 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1432682898905 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_jtag_streaming simple_system:u0\|simple_system_f2sdram_master:f2sdram_master\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_streaming:jtag_streaming " "Elaborating entity \"altera_jtag_streaming\" for hierarchy \"simple_system:u0\|simple_system_f2sdram_master:f2sdram_master\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_streaming:jtag_streaming\"" {  } { { "simple_system/synthesis/submodules/altera_jtag_dc_streaming.v" "jtag_streaming" { Text "/home/cubic/cubic_soc_board/uc_davis/simple_system/synthesis/submodules/altera_jtag_dc_streaming.v" 210 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1432682898908 ""}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "ir_out 0 altera_jtag_streaming.v(93) " "Net \"ir_out\" at altera_jtag_streaming.v(93) has no driver or initial value, using a default initial value '0'" {  } { { "simple_system/synthesis/submodules/altera_jtag_streaming.v" "" { Text "/home/cubic/cubic_soc_board/uc_davis/simple_system/synthesis/submodules/altera_jtag_streaming.v" 93 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1432682898926 "|simple_io|simple_system:u0|simple_system_f2sdram_master:f2sdram_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_std_synchronizer simple_system:u0\|simple_system_f2sdram_master:f2sdram_master\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_streaming:jtag_streaming\|altera_std_synchronizer:clock_sense_reset_n_synchronizer " "Elaborating entity \"altera_std_synchronizer\" for hierarchy \"simple_system:u0\|simple_system_f2sdram_master:f2sdram_master\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_streaming:jtag_streaming\|altera_std_synchronizer:clock_sense_reset_n_synchronizer\"" {  } { { "simple_system/synthesis/submodules/altera_jtag_streaming.v" "clock_sense_reset_n_synchronizer" { Text "/home/cubic/cubic_soc_board/uc_davis/simple_system/synthesis/submodules/altera_jtag_streaming.v" 241 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1432682898974 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "simple_system:u0\|simple_system_f2sdram_master:f2sdram_master\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_streaming:jtag_streaming\|altera_std_synchronizer:clock_sense_reset_n_synchronizer " "Elaborated megafunction instantiation \"simple_system:u0\|simple_system_f2sdram_master:f2sdram_master\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_streaming:jtag_streaming\|altera_std_synchronizer:clock_sense_reset_n_synchronizer\"" {  } { { "simple_system/synthesis/submodules/altera_jtag_streaming.v" "" { Text "/home/cubic/cubic_soc_board/uc_davis/simple_system/synthesis/submodules/altera_jtag_streaming.v" 241 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1432682898977 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "simple_system:u0\|simple_system_f2sdram_master:f2sdram_master\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_streaming:jtag_streaming\|altera_std_synchronizer:clock_sense_reset_n_synchronizer " "Instantiated megafunction \"simple_system:u0\|simple_system_f2sdram_master:f2sdram_master\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_streaming:jtag_streaming\|altera_std_synchronizer:clock_sense_reset_n_synchronizer\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "depth 8 " "Parameter \"depth\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1432682898977 ""}  } { { "simple_system/synthesis/submodules/altera_jtag_streaming.v" "" { Text "/home/cubic/cubic_soc_board/uc_davis/simple_system/synthesis/submodules/altera_jtag_streaming.v" 241 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1432682898977 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_jtag_sld_node simple_system:u0\|simple_system_f2sdram_master:f2sdram_master\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_streaming:jtag_streaming\|altera_jtag_sld_node:node " "Elaborating entity \"altera_jtag_sld_node\" for hierarchy \"simple_system:u0\|simple_system_f2sdram_master:f2sdram_master\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_streaming:jtag_streaming\|altera_jtag_sld_node:node\"" {  } { { "simple_system/synthesis/submodules/altera_jtag_streaming.v" "node" { Text "/home/cubic/cubic_soc_board/uc_davis/simple_system/synthesis/submodules/altera_jtag_streaming.v" 557 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1432682898980 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_basic simple_system:u0\|simple_system_f2sdram_master:f2sdram_master\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_streaming:jtag_streaming\|altera_jtag_sld_node:node\|sld_virtual_jtag_basic:sld_virtual_jtag_component " "Elaborating entity \"sld_virtual_jtag_basic\" for hierarchy \"simple_system:u0\|simple_system_f2sdram_master:f2sdram_master\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_streaming:jtag_streaming\|altera_jtag_sld_node:node\|sld_virtual_jtag_basic:sld_virtual_jtag_component\"" {  } { { "simple_system/synthesis/submodules/altera_jtag_sld_node.v" "sld_virtual_jtag_component" { Text "/home/cubic/cubic_soc_board/uc_davis/simple_system/synthesis/submodules/altera_jtag_sld_node.v" 86 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1432682898988 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "simple_system:u0\|simple_system_f2sdram_master:f2sdram_master\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_streaming:jtag_streaming\|altera_jtag_sld_node:node\|sld_virtual_jtag_basic:sld_virtual_jtag_component " "Elaborated megafunction instantiation \"simple_system:u0\|simple_system_f2sdram_master:f2sdram_master\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_streaming:jtag_streaming\|altera_jtag_sld_node:node\|sld_virtual_jtag_basic:sld_virtual_jtag_component\"" {  } { { "simple_system/synthesis/submodules/altera_jtag_sld_node.v" "" { Text "/home/cubic/cubic_soc_board/uc_davis/simple_system/synthesis/submodules/altera_jtag_sld_node.v" 86 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1432682898991 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "simple_system:u0\|simple_system_f2sdram_master:f2sdram_master\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_streaming:jtag_streaming\|altera_jtag_sld_node:node\|sld_virtual_jtag_basic:sld_virtual_jtag_component " "Instantiated megafunction \"simple_system:u0\|simple_system_f2sdram_master:f2sdram_master\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_streaming:jtag_streaming\|altera_jtag_sld_node:node\|sld_virtual_jtag_basic:sld_virtual_jtag_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_mfg_id 110 " "Parameter \"sld_mfg_id\" = \"110\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1432682898992 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_type_id 132 " "Parameter \"sld_type_id\" = \"132\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1432682898992 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_version 1 " "Parameter \"sld_version\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1432682898992 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_auto_instance_index YES " "Parameter \"sld_auto_instance_index\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1432682898992 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_instance_index 0 " "Parameter \"sld_instance_index\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1432682898992 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_ir_width 3 " "Parameter \"sld_ir_width\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1432682898992 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_action  " "Parameter \"sld_sim_action\" = \"\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1432682898992 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_n_scan 0 " "Parameter \"sld_sim_n_scan\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1432682898992 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_total_length 0 " "Parameter \"sld_sim_total_length\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1432682898992 ""}  } { { "simple_system/synthesis/submodules/altera_jtag_sld_node.v" "" { Text "/home/cubic/cubic_soc_board/uc_davis/simple_system/synthesis/submodules/altera_jtag_sld_node.v" 86 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1432682898992 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_impl simple_system:u0\|simple_system_f2sdram_master:f2sdram_master\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_streaming:jtag_streaming\|altera_jtag_sld_node:node\|sld_virtual_jtag_basic:sld_virtual_jtag_component\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst " "Elaborating entity \"sld_virtual_jtag_impl\" for hierarchy \"simple_system:u0\|simple_system_f2sdram_master:f2sdram_master\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_streaming:jtag_streaming\|altera_jtag_sld_node:node\|sld_virtual_jtag_basic:sld_virtual_jtag_component\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\"" {  } { { "sld_virtual_jtag_basic.v" "sld_virtual_jtag_impl_inst" { Text "/home/cubic/DevEnv/altera/14.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 152 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1432682898993 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "simple_system:u0\|simple_system_f2sdram_master:f2sdram_master\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_streaming:jtag_streaming\|altera_jtag_sld_node:node\|sld_virtual_jtag_basic:sld_virtual_jtag_component\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst simple_system:u0\|simple_system_f2sdram_master:f2sdram_master\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_streaming:jtag_streaming\|altera_jtag_sld_node:node\|sld_virtual_jtag_basic:sld_virtual_jtag_component " "Elaborated megafunction instantiation \"simple_system:u0\|simple_system_f2sdram_master:f2sdram_master\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_streaming:jtag_streaming\|altera_jtag_sld_node:node\|sld_virtual_jtag_basic:sld_virtual_jtag_component\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\", which is child of megafunction instantiation \"simple_system:u0\|simple_system_f2sdram_master:f2sdram_master\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_streaming:jtag_streaming\|altera_jtag_sld_node:node\|sld_virtual_jtag_basic:sld_virtual_jtag_component\"" {  } { { "sld_virtual_jtag_basic.v" "" { Text "/home/cubic/DevEnv/altera/14.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 152 0 0 } } { "simple_system/synthesis/submodules/altera_jtag_sld_node.v" "" { Text "/home/cubic/cubic_soc_board/uc_davis/simple_system/synthesis/submodules/altera_jtag_sld_node.v" 86 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1432682898998 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter simple_system:u0\|simple_system_f2sdram_master:f2sdram_master\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_streaming:jtag_streaming\|altera_jtag_sld_node:node\|sld_virtual_jtag_basic:sld_virtual_jtag_component\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter " "Elaborating entity \"sld_jtag_endpoint_adapter\" for hierarchy \"simple_system:u0\|simple_system_f2sdram_master:f2sdram_master\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_streaming:jtag_streaming\|altera_jtag_sld_node:node\|sld_virtual_jtag_basic:sld_virtual_jtag_component\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\"" {  } { { "sld_virtual_jtag_basic.v" "jtag_signal_adapter" { Text "/home/cubic/DevEnv/altera/14.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 414 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1432682899021 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_st_idle_remover simple_system:u0\|simple_system_f2sdram_master:f2sdram_master\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_streaming:jtag_streaming\|altera_avalon_st_idle_remover:idle_remover " "Elaborating entity \"altera_avalon_st_idle_remover\" for hierarchy \"simple_system:u0\|simple_system_f2sdram_master:f2sdram_master\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_streaming:jtag_streaming\|altera_avalon_st_idle_remover:idle_remover\"" {  } { { "simple_system/synthesis/submodules/altera_jtag_streaming.v" "idle_remover" { Text "/home/cubic/cubic_soc_board/uc_davis/simple_system/synthesis/submodules/altera_jtag_streaming.v" 574 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1432682899031 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_st_idle_inserter simple_system:u0\|simple_system_f2sdram_master:f2sdram_master\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_streaming:jtag_streaming\|altera_avalon_st_idle_inserter:idle_inserter " "Elaborating entity \"altera_avalon_st_idle_inserter\" for hierarchy \"simple_system:u0\|simple_system_f2sdram_master:f2sdram_master\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_streaming:jtag_streaming\|altera_avalon_st_idle_inserter:idle_inserter\"" {  } { { "simple_system/synthesis/submodules/altera_jtag_streaming.v" "idle_inserter" { Text "/home/cubic/cubic_soc_board/uc_davis/simple_system/synthesis/submodules/altera_jtag_streaming.v" 591 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1432682899036 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_st_clock_crosser simple_system:u0\|simple_system_f2sdram_master:f2sdram_master\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_avalon_st_clock_crosser:sink_crosser " "Elaborating entity \"altera_avalon_st_clock_crosser\" for hierarchy \"simple_system:u0\|simple_system_f2sdram_master:f2sdram_master\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_avalon_st_clock_crosser:sink_crosser\"" {  } { { "simple_system/synthesis/submodules/altera_jtag_dc_streaming.v" "sink_crosser" { Text "/home/cubic/cubic_soc_board/uc_davis/simple_system/synthesis/submodules/altera_jtag_dc_streaming.v" 230 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1432682899042 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_st_pipeline_base simple_system:u0\|simple_system_f2sdram_master:f2sdram_master\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_avalon_st_clock_crosser:sink_crosser\|altera_avalon_st_pipeline_base:output_stage " "Elaborating entity \"altera_avalon_st_pipeline_base\" for hierarchy \"simple_system:u0\|simple_system_f2sdram_master:f2sdram_master\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_avalon_st_clock_crosser:sink_crosser\|altera_avalon_st_pipeline_base:output_stage\"" {  } { { "simple_system/synthesis/submodules/altera_avalon_st_clock_crosser.v" "output_stage" { Text "/home/cubic/cubic_soc_board/uc_davis/simple_system/synthesis/submodules/altera_avalon_st_clock_crosser.v" 129 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1432682899053 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_jtag_src_crosser simple_system:u0\|simple_system_f2sdram_master:f2sdram_master\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_src_crosser:source_crosser " "Elaborating entity \"altera_jtag_src_crosser\" for hierarchy \"simple_system:u0\|simple_system_f2sdram_master:f2sdram_master\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_src_crosser:source_crosser\"" {  } { { "simple_system/synthesis/submodules/altera_jtag_dc_streaming.v" "source_crosser" { Text "/home/cubic/cubic_soc_board/uc_davis/simple_system/synthesis/submodules/altera_jtag_dc_streaming.v" 243 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1432682899059 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_jtag_control_signal_crosser simple_system:u0\|simple_system_f2sdram_master:f2sdram_master\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_src_crosser:source_crosser\|altera_jtag_control_signal_crosser:crosser " "Elaborating entity \"altera_jtag_control_signal_crosser\" for hierarchy \"simple_system:u0\|simple_system_f2sdram_master:f2sdram_master\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_src_crosser:source_crosser\|altera_jtag_control_signal_crosser:crosser\"" {  } { { "simple_system/synthesis/submodules/altera_jtag_dc_streaming.v" "crosser" { Text "/home/cubic/cubic_soc_board/uc_davis/simple_system/synthesis/submodules/altera_jtag_dc_streaming.v" 97 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1432682899065 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "simple_system_f2sdram_master_timing_adt simple_system:u0\|simple_system_f2sdram_master:f2sdram_master\|simple_system_f2sdram_master_timing_adt:timing_adt " "Elaborating entity \"simple_system_f2sdram_master_timing_adt\" for hierarchy \"simple_system:u0\|simple_system_f2sdram_master:f2sdram_master\|simple_system_f2sdram_master_timing_adt:timing_adt\"" {  } { { "simple_system/synthesis/submodules/simple_system_f2sdram_master.v" "timing_adt" { Text "/home/cubic/cubic_soc_board/uc_davis/simple_system/synthesis/submodules/simple_system_f2sdram_master.v" 123 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1432682899070 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo simple_system:u0\|simple_system_f2sdram_master:f2sdram_master\|altera_avalon_sc_fifo:fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"simple_system:u0\|simple_system_f2sdram_master:f2sdram_master\|altera_avalon_sc_fifo:fifo\"" {  } { { "simple_system/synthesis/submodules/simple_system_f2sdram_master.v" "fifo" { Text "/home/cubic/cubic_soc_board/uc_davis/simple_system/synthesis/submodules/simple_system_f2sdram_master.v" 164 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1432682899075 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_st_bytes_to_packets simple_system:u0\|simple_system_f2sdram_master:f2sdram_master\|altera_avalon_st_bytes_to_packets:b2p " "Elaborating entity \"altera_avalon_st_bytes_to_packets\" for hierarchy \"simple_system:u0\|simple_system_f2sdram_master:f2sdram_master\|altera_avalon_st_bytes_to_packets:b2p\"" {  } { { "simple_system/synthesis/submodules/simple_system_f2sdram_master.v" "b2p" { Text "/home/cubic/cubic_soc_board/uc_davis/simple_system/synthesis/submodules/simple_system_f2sdram_master.v" 181 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1432682899092 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_st_packets_to_bytes simple_system:u0\|simple_system_f2sdram_master:f2sdram_master\|altera_avalon_st_packets_to_bytes:p2b " "Elaborating entity \"altera_avalon_st_packets_to_bytes\" for hierarchy \"simple_system:u0\|simple_system_f2sdram_master:f2sdram_master\|altera_avalon_st_packets_to_bytes:p2b\"" {  } { { "simple_system/synthesis/submodules/simple_system_f2sdram_master.v" "p2b" { Text "/home/cubic/cubic_soc_board/uc_davis/simple_system/synthesis/submodules/simple_system_f2sdram_master.v" 198 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1432682899100 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_packets_to_master simple_system:u0\|simple_system_f2sdram_master:f2sdram_master\|altera_avalon_packets_to_master:transacto " "Elaborating entity \"altera_avalon_packets_to_master\" for hierarchy \"simple_system:u0\|simple_system_f2sdram_master:f2sdram_master\|altera_avalon_packets_to_master:transacto\"" {  } { { "simple_system/synthesis/submodules/simple_system_f2sdram_master.v" "transacto" { Text "/home/cubic/cubic_soc_board/uc_davis/simple_system/synthesis/submodules/simple_system_f2sdram_master.v" 225 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1432682899111 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "packets_to_master simple_system:u0\|simple_system_f2sdram_master:f2sdram_master\|altera_avalon_packets_to_master:transacto\|packets_to_master:p2m " "Elaborating entity \"packets_to_master\" for hierarchy \"simple_system:u0\|simple_system_f2sdram_master:f2sdram_master\|altera_avalon_packets_to_master:transacto\|packets_to_master:p2m\"" {  } { { "simple_system/synthesis/submodules/altera_avalon_packets_to_master.v" "p2m" { Text "/home/cubic/cubic_soc_board/uc_davis/simple_system/synthesis/submodules/altera_avalon_packets_to_master.v" 124 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1432682899118 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "simple_system_f2sdram_master_b2p_adapter simple_system:u0\|simple_system_f2sdram_master:f2sdram_master\|simple_system_f2sdram_master_b2p_adapter:b2p_adapter " "Elaborating entity \"simple_system_f2sdram_master_b2p_adapter\" for hierarchy \"simple_system:u0\|simple_system_f2sdram_master:f2sdram_master\|simple_system_f2sdram_master_b2p_adapter:b2p_adapter\"" {  } { { "simple_system/synthesis/submodules/simple_system_f2sdram_master.v" "b2p_adapter" { Text "/home/cubic/cubic_soc_board/uc_davis/simple_system/synthesis/submodules/simple_system_f2sdram_master.v" 241 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1432682899171 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "out_channel simple_system_f2sdram_master_b2p_adapter.v(28) " "Verilog HDL or VHDL warning at simple_system_f2sdram_master_b2p_adapter.v(28): object \"out_channel\" assigned a value but never read" {  } { { "simple_system/synthesis/submodules/simple_system_f2sdram_master_b2p_adapter.v" "" { Text "/home/cubic/cubic_soc_board/uc_davis/simple_system/synthesis/submodules/simple_system_f2sdram_master_b2p_adapter.v" 28 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1432682899171 "|simple_io|simple_system:u0|simple_system_f2sdram_master:f2sdram_master|simple_system_f2sdram_master_b2p_adapter:b2p_adapter"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 1 simple_system_f2sdram_master_b2p_adapter.v(40) " "Verilog HDL assignment warning at simple_system_f2sdram_master_b2p_adapter.v(40): truncated value with size 8 to match size of target (1)" {  } { { "simple_system/synthesis/submodules/simple_system_f2sdram_master_b2p_adapter.v" "" { Text "/home/cubic/cubic_soc_board/uc_davis/simple_system/synthesis/submodules/simple_system_f2sdram_master_b2p_adapter.v" 40 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1432682899171 "|simple_io|simple_system:u0|simple_system_f2sdram_master:f2sdram_master|simple_system_f2sdram_master_b2p_adapter:b2p_adapter"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "simple_system_f2sdram_master_p2b_adapter simple_system:u0\|simple_system_f2sdram_master:f2sdram_master\|simple_system_f2sdram_master_p2b_adapter:p2b_adapter " "Elaborating entity \"simple_system_f2sdram_master_p2b_adapter\" for hierarchy \"simple_system:u0\|simple_system_f2sdram_master:f2sdram_master\|simple_system_f2sdram_master_p2b_adapter:p2b_adapter\"" {  } { { "simple_system/synthesis/submodules/simple_system_f2sdram_master.v" "p2b_adapter" { Text "/home/cubic/cubic_soc_board/uc_davis/simple_system/synthesis/submodules/simple_system_f2sdram_master.v" 257 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1432682899175 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller simple_system:u0\|simple_system_f2sdram_master:f2sdram_master\|altera_reset_controller:rst_controller " "Elaborating entity \"altera_reset_controller\" for hierarchy \"simple_system:u0\|simple_system_f2sdram_master:f2sdram_master\|altera_reset_controller:rst_controller\"" {  } { { "simple_system/synthesis/submodules/simple_system_f2sdram_master.v" "rst_controller" { Text "/home/cubic/cubic_soc_board/uc_davis/simple_system/synthesis/submodules/simple_system_f2sdram_master.v" 320 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1432682899180 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer simple_system:u0\|simple_system_f2sdram_master:f2sdram_master\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"simple_system:u0\|simple_system_f2sdram_master:f2sdram_master\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1\"" {  } { { "simple_system/synthesis/submodules/altera_reset_controller.v" "alt_rst_sync_uq1" { Text "/home/cubic/cubic_soc_board/uc_davis/simple_system/synthesis/submodules/altera_reset_controller.v" 208 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1432682899188 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer simple_system:u0\|simple_system_f2sdram_master:f2sdram_master\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"simple_system:u0\|simple_system_f2sdram_master:f2sdram_master\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1\"" {  } { { "simple_system/synthesis/submodules/altera_reset_controller.v" "alt_rst_req_sync_uq1" { Text "/home/cubic/cubic_soc_board/uc_davis/simple_system/synthesis/submodules/altera_reset_controller.v" 220 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1432682899192 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "simple_system_fpga_key simple_system:u0\|simple_system_fpga_key:fpga_key " "Elaborating entity \"simple_system_fpga_key\" for hierarchy \"simple_system:u0\|simple_system_fpga_key:fpga_key\"" {  } { { "simple_system/synthesis/simple_system.v" "fpga_key" { Text "/home/cubic/cubic_soc_board/uc_davis/simple_system/synthesis/simple_system.v" 294 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1432682899196 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "simple_system_fpga_led simple_system:u0\|simple_system_fpga_led:fpga_led " "Elaborating entity \"simple_system_fpga_led\" for hierarchy \"simple_system:u0\|simple_system_fpga_led:fpga_led\"" {  } { { "simple_system/synthesis/simple_system.v" "fpga_led" { Text "/home/cubic/cubic_soc_board/uc_davis/simple_system/synthesis/simple_system.v" 305 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1432682899204 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "simple_system_fpga_onchip_ram simple_system:u0\|simple_system_fpga_onchip_ram:fpga_onchip_ram " "Elaborating entity \"simple_system_fpga_onchip_ram\" for hierarchy \"simple_system:u0\|simple_system_fpga_onchip_ram:fpga_onchip_ram\"" {  } { { "simple_system/synthesis/simple_system.v" "fpga_onchip_ram" { Text "/home/cubic/cubic_soc_board/uc_davis/simple_system/synthesis/simple_system.v" 336 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1432682899265 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram simple_system:u0\|simple_system_fpga_onchip_ram:fpga_onchip_ram\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"simple_system:u0\|simple_system_fpga_onchip_ram:fpga_onchip_ram\|altsyncram:the_altsyncram\"" {  } { { "simple_system/synthesis/submodules/simple_system_fpga_onchip_ram.v" "the_altsyncram" { Text "/home/cubic/cubic_soc_board/uc_davis/simple_system/synthesis/submodules/simple_system_fpga_onchip_ram.v" 66 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1432682899622 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "simple_system:u0\|simple_system_fpga_onchip_ram:fpga_onchip_ram\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"simple_system:u0\|simple_system_fpga_onchip_ram:fpga_onchip_ram\|altsyncram:the_altsyncram\"" {  } { { "simple_system/synthesis/submodules/simple_system_fpga_onchip_ram.v" "" { Text "/home/cubic/cubic_soc_board/uc_davis/simple_system/synthesis/submodules/simple_system_fpga_onchip_ram.v" 66 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1432682899636 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "simple_system:u0\|simple_system_fpga_onchip_ram:fpga_onchip_ram\|altsyncram:the_altsyncram " "Instantiated megafunction \"simple_system:u0\|simple_system_fpga_onchip_ram:fpga_onchip_ram\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1432682899636 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file simple_system_fpga_onchip_ram.hex " "Parameter \"init_file\" = \"simple_system_fpga_onchip_ram.hex\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1432682899636 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1432682899636 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 8192 " "Parameter \"maximum_depth\" = \"8192\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1432682899636 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 8192 " "Parameter \"numwords_a\" = \"8192\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1432682899636 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1432682899636 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1432682899636 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1432682899636 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1432682899636 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 64 " "Parameter \"width_a\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1432682899636 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 8 " "Parameter \"width_byteena_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1432682899636 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 13 " "Parameter \"widthad_a\" = \"13\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1432682899636 ""}  } { { "simple_system/synthesis/submodules/simple_system_fpga_onchip_ram.v" "" { Text "/home/cubic/cubic_soc_board/uc_davis/simple_system/synthesis/submodules/simple_system_fpga_onchip_ram.v" 66 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1432682899636 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_7uj1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_7uj1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_7uj1 " "Found entity 1: altsyncram_7uj1" {  } { { "db/altsyncram_7uj1.tdf" "" { Text "/home/cubic/cubic_soc_board/uc_davis/db/altsyncram_7uj1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1432682899690 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1432682899690 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_7uj1 simple_system:u0\|simple_system_fpga_onchip_ram:fpga_onchip_ram\|altsyncram:the_altsyncram\|altsyncram_7uj1:auto_generated " "Elaborating entity \"altsyncram_7uj1\" for hierarchy \"simple_system:u0\|simple_system_fpga_onchip_ram:fpga_onchip_ram\|altsyncram:the_altsyncram\|altsyncram_7uj1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "/home/cubic/DevEnv/altera/14.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1432682899691 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "simple_system_fpga_sensor simple_system:u0\|simple_system_fpga_sensor:fpga_sensor " "Elaborating entity \"simple_system_fpga_sensor\" for hierarchy \"simple_system:u0\|simple_system_fpga_sensor:fpga_sensor\"" {  } { { "simple_system/synthesis/simple_system.v" "fpga_sensor" { Text "/home/cubic/cubic_soc_board/uc_davis/simple_system/synthesis/simple_system.v" 344 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1432682900499 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "simple_system_hps_0 simple_system:u0\|simple_system_hps_0:hps_0 " "Elaborating entity \"simple_system_hps_0\" for hierarchy \"simple_system:u0\|simple_system_hps_0:hps_0\"" {  } { { "simple_system/synthesis/simple_system.v" "hps_0" { Text "/home/cubic/cubic_soc_board/uc_davis/simple_system/synthesis/simple_system.v" 546 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1432682900511 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "simple_system_hps_0_fpga_interfaces simple_system:u0\|simple_system_hps_0:hps_0\|simple_system_hps_0_fpga_interfaces:fpga_interfaces " "Elaborating entity \"simple_system_hps_0_fpga_interfaces\" for hierarchy \"simple_system:u0\|simple_system_hps_0:hps_0\|simple_system_hps_0_fpga_interfaces:fpga_interfaces\"" {  } { { "simple_system/synthesis/submodules/simple_system_hps_0.v" "fpga_interfaces" { Text "/home/cubic/cubic_soc_board/uc_davis/simple_system/synthesis/submodules/simple_system_hps_0.v" 365 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1432682900559 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "simple_system_hps_0_hps_io simple_system:u0\|simple_system_hps_0:hps_0\|simple_system_hps_0_hps_io:hps_io " "Elaborating entity \"simple_system_hps_0_hps_io\" for hierarchy \"simple_system:u0\|simple_system_hps_0:hps_0\|simple_system_hps_0_hps_io:hps_io\"" {  } { { "simple_system/synthesis/submodules/simple_system_hps_0.v" "hps_io" { Text "/home/cubic/cubic_soc_board/uc_davis/simple_system/synthesis/submodules/simple_system_hps_0.v" 437 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1432682900602 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "simple_system_hps_0_hps_io_border simple_system:u0\|simple_system_hps_0:hps_0\|simple_system_hps_0_hps_io:hps_io\|simple_system_hps_0_hps_io_border:border " "Elaborating entity \"simple_system_hps_0_hps_io_border\" for hierarchy \"simple_system:u0\|simple_system_hps_0:hps_0\|simple_system_hps_0_hps_io:hps_io\|simple_system_hps_0_hps_io_border:border\"" {  } { { "simple_system/synthesis/submodules/simple_system_hps_0_hps_io.v" "border" { Text "/home/cubic/cubic_soc_board/uc_davis/simple_system/synthesis/submodules/simple_system_hps_0_hps_io.v" 151 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1432682900620 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram simple_system:u0\|simple_system_hps_0:hps_0\|simple_system_hps_0_hps_io:hps_io\|simple_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst " "Elaborating entity \"hps_sdram\" for hierarchy \"simple_system:u0\|simple_system_hps_0:hps_0\|simple_system_hps_0_hps_io:hps_io\|simple_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\"" {  } { { "simple_system/synthesis/submodules/simple_system_hps_0_hps_io_border.sv" "hps_sdram_inst" { Text "/home/cubic/cubic_soc_board/uc_davis/simple_system/synthesis/submodules/simple_system_hps_0_hps_io_border.sv" 441 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1432682900637 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram_pll simple_system:u0\|simple_system_hps_0:hps_0\|simple_system_hps_0_hps_io:hps_io\|simple_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll " "Elaborating entity \"hps_sdram_pll\" for hierarchy \"simple_system:u0\|simple_system_hps_0:hps_0\|simple_system_hps_0_hps_io:hps_io\|simple_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\"" {  } { { "simple_system/synthesis/submodules/hps_sdram.v" "pll" { Text "/home/cubic/cubic_soc_board/uc_davis/simple_system/synthesis/submodules/hps_sdram.v" 99 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1432682900680 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "pll_dr_clk hps_sdram_pll.sv(168) " "Verilog HDL or VHDL warning at hps_sdram_pll.sv(168): object \"pll_dr_clk\" assigned a value but never read" {  } { { "simple_system/synthesis/submodules/hps_sdram_pll.sv" "" { Text "/home/cubic/cubic_soc_board/uc_davis/simple_system/synthesis/submodules/hps_sdram_pll.sv" 168 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1432682900681 "|simple_io|simple_system:u0|simple_system_hps_0:hps_0|simple_system_hps_0_hps_io:hps_io|simple_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "pll_locked hps_sdram_pll.sv(91) " "Output port \"pll_locked\" at hps_sdram_pll.sv(91) has no driver" {  } { { "simple_system/synthesis/submodules/hps_sdram_pll.sv" "" { Text "/home/cubic/cubic_soc_board/uc_davis/simple_system/synthesis/submodules/hps_sdram_pll.sv" 91 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1432682900682 "|simple_io|simple_system:u0|simple_system_hps_0:hps_0|simple_system_hps_0_hps_io:hps_io|simple_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram_p0 simple_system:u0\|simple_system_hps_0:hps_0\|simple_system_hps_0_hps_io:hps_io\|simple_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0 " "Elaborating entity \"hps_sdram_p0\" for hierarchy \"simple_system:u0\|simple_system_hps_0:hps_0\|simple_system_hps_0_hps_io:hps_io\|simple_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\"" {  } { { "simple_system/synthesis/submodules/hps_sdram.v" "p0" { Text "/home/cubic/cubic_soc_board/uc_davis/simple_system/synthesis/submodules/hps_sdram.v" 218 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1432682900686 ""}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "Using Regular core emif simulation models hps_sdram_p0.sv(391) " "Verilog HDL Display System Task info at hps_sdram_p0.sv(391): Using Regular core emif simulation models" {  } { { "simple_system/synthesis/submodules/hps_sdram_p0.sv" "" { Text "/home/cubic/cubic_soc_board/uc_davis/simple_system/synthesis/submodules/hps_sdram_p0.sv" 391 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Quartus II" 0 -1 1432682900688 "|simple_io|simple_system:u0|simple_system_hps_0:hps_0|simple_system_hps_0_hps_io:hps_io|simple_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram_p0_acv_hard_memphy simple_system:u0\|simple_system_hps_0:hps_0\|simple_system_hps_0_hps_io:hps_io\|simple_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy " "Elaborating entity \"hps_sdram_p0_acv_hard_memphy\" for hierarchy \"simple_system:u0\|simple_system_hps_0:hps_0\|simple_system_hps_0_hps_io:hps_io\|simple_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\"" {  } { { "simple_system/synthesis/submodules/hps_sdram_p0.sv" "umemphy" { Text "/home/cubic/cubic_soc_board/uc_davis/simple_system/synthesis/submodules/hps_sdram_p0.sv" 557 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1432682900726 ""}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "reset_n_seq_clk hps_sdram_p0_acv_hard_memphy.v(418) " "Verilog HDL warning at hps_sdram_p0_acv_hard_memphy.v(418): object reset_n_seq_clk used but never assigned" {  } { { "simple_system/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" "" { Text "/home/cubic/cubic_soc_board/uc_davis/simple_system/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" 418 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Quartus II" 0 -1 1432682900729 "|simple_io|simple_system:u0|simple_system_hps_0:hps_0|simple_system_hps_0_hps_io:hps_io|simple_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 1 hps_sdram_p0_acv_hard_memphy.v(555) " "Verilog HDL assignment warning at hps_sdram_p0_acv_hard_memphy.v(555): truncated value with size 4 to match size of target (1)" {  } { { "simple_system/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" "" { Text "/home/cubic/cubic_soc_board/uc_davis/simple_system/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" 555 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1432682900730 "|simple_io|simple_system:u0|simple_system_hps_0:hps_0|simple_system_hps_0_hps_io:hps_io|simple_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "reset_n_seq_clk 0 hps_sdram_p0_acv_hard_memphy.v(418) " "Net \"reset_n_seq_clk\" at hps_sdram_p0_acv_hard_memphy.v(418) has no driver or initial value, using a default initial value '0'" {  } { { "simple_system/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" "" { Text "/home/cubic/cubic_soc_board/uc_davis/simple_system/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" 418 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1432682900737 "|simple_io|simple_system:u0|simple_system_hps_0:hps_0|simple_system_hps_0_hps_io:hps_io|simple_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ctl_reset_export_n hps_sdram_p0_acv_hard_memphy.v(220) " "Output port \"ctl_reset_export_n\" at hps_sdram_p0_acv_hard_memphy.v(220) has no driver" {  } { { "simple_system/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" "" { Text "/home/cubic/cubic_soc_board/uc_davis/simple_system/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" 220 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1432682900737 "|simple_io|simple_system:u0|simple_system_hps_0:hps_0|simple_system_hps_0_hps_io:hps_io|simple_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram_p0_acv_ldc simple_system:u0\|simple_system_hps_0:hps_0\|simple_system_hps_0_hps_io:hps_io\|simple_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_ldc:memphy_ldc " "Elaborating entity \"hps_sdram_p0_acv_ldc\" for hierarchy \"simple_system:u0\|simple_system_hps_0:hps_0\|simple_system_hps_0_hps_io:hps_io\|simple_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_ldc:memphy_ldc\"" {  } { { "simple_system/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" "memphy_ldc" { Text "/home/cubic/cubic_soc_board/uc_davis/simple_system/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" 552 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1432682900810 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "phy_clk_dq hps_sdram_p0_acv_ldc.v(45) " "Verilog HDL or VHDL warning at hps_sdram_p0_acv_ldc.v(45): object \"phy_clk_dq\" assigned a value but never read" {  } { { "simple_system/synthesis/submodules/hps_sdram_p0_acv_ldc.v" "" { Text "/home/cubic/cubic_soc_board/uc_davis/simple_system/synthesis/submodules/hps_sdram_p0_acv_ldc.v" 45 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1432682900810 "|simple_io|simple_system:u0|simple_system_hps_0:hps_0|simple_system_hps_0_hps_io:hps_io|simple_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "phy_clk_dqs_2x hps_sdram_p0_acv_ldc.v(47) " "Verilog HDL or VHDL warning at hps_sdram_p0_acv_ldc.v(47): object \"phy_clk_dqs_2x\" assigned a value but never read" {  } { { "simple_system/synthesis/submodules/hps_sdram_p0_acv_ldc.v" "" { Text "/home/cubic/cubic_soc_board/uc_davis/simple_system/synthesis/submodules/hps_sdram_p0_acv_ldc.v" 47 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1432682900811 "|simple_io|simple_system:u0|simple_system_hps_0:hps_0|simple_system_hps_0_hps_io:hps_io|simple_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram_p0_acv_hard_io_pads simple_system:u0\|simple_system_hps_0:hps_0\|simple_system_hps_0_hps_io:hps_io\|simple_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads " "Elaborating entity \"hps_sdram_p0_acv_hard_io_pads\" for hierarchy \"simple_system:u0\|simple_system_hps_0:hps_0\|simple_system_hps_0_hps_io:hps_io\|simple_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\"" {  } { { "simple_system/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" "uio_pads" { Text "/home/cubic/cubic_soc_board/uc_davis/simple_system/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" 778 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1432682900817 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ddio_phy_dqdin\[179..140\] hps_sdram_p0_acv_hard_io_pads.v(191) " "Output port \"ddio_phy_dqdin\[179..140\]\" at hps_sdram_p0_acv_hard_io_pads.v(191) has no driver" {  } { { "simple_system/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v" "" { Text "/home/cubic/cubic_soc_board/uc_davis/simple_system/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v" 191 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1432682900827 "|simple_io|simple_system:u0|simple_system_hps_0:hps_0|simple_system_hps_0_hps_io:hps_io|simple_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ddio_phy_dqdin\[107..104\] hps_sdram_p0_acv_hard_io_pads.v(191) " "Output port \"ddio_phy_dqdin\[107..104\]\" at hps_sdram_p0_acv_hard_io_pads.v(191) has no driver" {  } { { "simple_system/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v" "" { Text "/home/cubic/cubic_soc_board/uc_davis/simple_system/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v" 191 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1432682900827 "|simple_io|simple_system:u0|simple_system_hps_0:hps_0|simple_system_hps_0_hps_io:hps_io|simple_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ddio_phy_dqdin\[71..68\] hps_sdram_p0_acv_hard_io_pads.v(191) " "Output port \"ddio_phy_dqdin\[71..68\]\" at hps_sdram_p0_acv_hard_io_pads.v(191) has no driver" {  } { { "simple_system/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v" "" { Text "/home/cubic/cubic_soc_board/uc_davis/simple_system/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v" 191 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1432682900827 "|simple_io|simple_system:u0|simple_system_hps_0:hps_0|simple_system_hps_0_hps_io:hps_io|simple_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ddio_phy_dqdin\[35..32\] hps_sdram_p0_acv_hard_io_pads.v(191) " "Output port \"ddio_phy_dqdin\[35..32\]\" at hps_sdram_p0_acv_hard_io_pads.v(191) has no driver" {  } { { "simple_system/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v" "" { Text "/home/cubic/cubic_soc_board/uc_davis/simple_system/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v" 191 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1432682900827 "|simple_io|simple_system:u0|simple_system_hps_0:hps_0|simple_system_hps_0_hps_io:hps_io|simple_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram_p0_acv_hard_addr_cmd_pads simple_system:u0\|simple_system_hps_0:hps_0\|simple_system_hps_0_hps_io:hps_io\|simple_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads " "Elaborating entity \"hps_sdram_p0_acv_hard_addr_cmd_pads\" for hierarchy \"simple_system:u0\|simple_system_hps_0:hps_0\|simple_system_hps_0_hps_io:hps_io\|simple_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\"" {  } { { "simple_system/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v" "uaddr_cmd_pads" { Text "/home/cubic/cubic_soc_board/uc_davis/simple_system/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v" 243 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1432682900843 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram_p0_acv_ldc simple_system:u0\|simple_system_hps_0:hps_0\|simple_system_hps_0_hps_io:hps_io\|simple_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|hps_sdram_p0_acv_ldc:address_gen\[0\].acv_ac_ldc " "Elaborating entity \"hps_sdram_p0_acv_ldc\" for hierarchy \"simple_system:u0\|simple_system_hps_0:hps_0\|simple_system_hps_0_hps_io:hps_io\|simple_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|hps_sdram_p0_acv_ldc:address_gen\[0\].acv_ac_ldc\"" {  } { { "simple_system/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" "address_gen\[0\].acv_ac_ldc" { Text "/home/cubic/cubic_soc_board/uc_davis/simple_system/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" 147 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1432682900860 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "phy_clk_dq hps_sdram_p0_acv_ldc.v(45) " "Verilog HDL or VHDL warning at hps_sdram_p0_acv_ldc.v(45): object \"phy_clk_dq\" assigned a value but never read" {  } { { "simple_system/synthesis/submodules/hps_sdram_p0_acv_ldc.v" "" { Text "/home/cubic/cubic_soc_board/uc_davis/simple_system/synthesis/submodules/hps_sdram_p0_acv_ldc.v" 45 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1432682900861 "|simple_io|simple_system:u0|simple_system_hps_0:hps_0|simple_system_hps_0_hps_io:hps_io|simple_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[0].acv_ac_ldc"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "phy_clk_dqs_2x hps_sdram_p0_acv_ldc.v(47) " "Verilog HDL or VHDL warning at hps_sdram_p0_acv_ldc.v(47): object \"phy_clk_dqs_2x\" assigned a value but never read" {  } { { "simple_system/synthesis/submodules/hps_sdram_p0_acv_ldc.v" "" { Text "/home/cubic/cubic_soc_board/uc_davis/simple_system/synthesis/submodules/hps_sdram_p0_acv_ldc.v" 47 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1432682900861 "|simple_io|simple_system:u0|simple_system_hps_0:hps_0|simple_system_hps_0_hps_io:hps_io|simple_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[0].acv_ac_ldc"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram_p0_generic_ddio simple_system:u0\|simple_system_hps_0:hps_0\|simple_system_hps_0_hps_io:hps_io\|simple_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|hps_sdram_p0_generic_ddio:uaddress_pad " "Elaborating entity \"hps_sdram_p0_generic_ddio\" for hierarchy \"simple_system:u0\|simple_system_hps_0:hps_0\|simple_system_hps_0_hps_io:hps_io\|simple_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|hps_sdram_p0_generic_ddio:uaddress_pad\"" {  } { { "simple_system/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" "uaddress_pad" { Text "/home/cubic/cubic_soc_board/uc_davis/simple_system/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" 157 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1432682900915 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram_p0_generic_ddio simple_system:u0\|simple_system_hps_0:hps_0\|simple_system_hps_0_hps_io:hps_io\|simple_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|hps_sdram_p0_generic_ddio:ubank_pad " "Elaborating entity \"hps_sdram_p0_generic_ddio\" for hierarchy \"simple_system:u0\|simple_system_hps_0:hps_0\|simple_system_hps_0_hps_io:hps_io\|simple_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|hps_sdram_p0_generic_ddio:ubank_pad\"" {  } { { "simple_system/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" "ubank_pad" { Text "/home/cubic/cubic_soc_board/uc_davis/simple_system/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" 166 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1432682900946 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram_p0_generic_ddio simple_system:u0\|simple_system_hps_0:hps_0\|simple_system_hps_0_hps_io:hps_io\|simple_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|hps_sdram_p0_generic_ddio:ucmd_pad " "Elaborating entity \"hps_sdram_p0_generic_ddio\" for hierarchy \"simple_system:u0\|simple_system_hps_0:hps_0\|simple_system_hps_0_hps_io:hps_io\|simple_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|hps_sdram_p0_generic_ddio:ucmd_pad\"" {  } { { "simple_system/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" "ucmd_pad" { Text "/home/cubic/cubic_soc_board/uc_davis/simple_system/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" 189 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1432682900968 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram_p0_generic_ddio simple_system:u0\|simple_system_hps_0:hps_0\|simple_system_hps_0_hps_io:hps_io\|simple_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|hps_sdram_p0_generic_ddio:ureset_n_pad " "Elaborating entity \"hps_sdram_p0_generic_ddio\" for hierarchy \"simple_system:u0\|simple_system_hps_0:hps_0\|simple_system_hps_0_hps_io:hps_io\|simple_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|hps_sdram_p0_generic_ddio:ureset_n_pad\"" {  } { { "simple_system/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" "ureset_n_pad" { Text "/home/cubic/cubic_soc_board/uc_davis/simple_system/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" 198 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1432682900992 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altddio_out simple_system:u0\|simple_system_hps_0:hps_0\|simple_system_hps_0_hps_io:hps_io\|simple_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|altddio_out:clock_gen\[0\].umem_ck_pad " "Elaborating entity \"altddio_out\" for hierarchy \"simple_system:u0\|simple_system_hps_0:hps_0\|simple_system_hps_0_hps_io:hps_io\|simple_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|altddio_out:clock_gen\[0\].umem_ck_pad\"" {  } { { "simple_system/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" "clock_gen\[0\].umem_ck_pad" { Text "/home/cubic/cubic_soc_board/uc_davis/simple_system/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" 317 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1432682901029 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "simple_system:u0\|simple_system_hps_0:hps_0\|simple_system_hps_0_hps_io:hps_io\|simple_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|altddio_out:clock_gen\[0\].umem_ck_pad " "Elaborated megafunction instantiation \"simple_system:u0\|simple_system_hps_0:hps_0\|simple_system_hps_0_hps_io:hps_io\|simple_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|altddio_out:clock_gen\[0\].umem_ck_pad\"" {  } { { "simple_system/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" "" { Text "/home/cubic/cubic_soc_board/uc_davis/simple_system/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" 317 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1432682901035 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "simple_system:u0\|simple_system_hps_0:hps_0\|simple_system_hps_0_hps_io:hps_io\|simple_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|altddio_out:clock_gen\[0\].umem_ck_pad " "Instantiated megafunction \"simple_system:u0\|simple_system_hps_0:hps_0\|simple_system_hps_0_hps_io:hps_io\|simple_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|altddio_out:clock_gen\[0\].umem_ck_pad\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "extend_oe_disable UNUSED " "Parameter \"extend_oe_disable\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1432682901036 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone V " "Parameter \"intended_device_family\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1432682901036 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "invert_output OFF " "Parameter \"invert_output\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1432682901036 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint UNUSED " "Parameter \"lpm_hint\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1432682901036 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altddio_out " "Parameter \"lpm_type\" = \"altddio_out\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1432682901036 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "oe_reg UNUSED " "Parameter \"oe_reg\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1432682901036 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_high OFF " "Parameter \"power_up_high\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1432682901036 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width 1 " "Parameter \"width\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1432682901036 ""}  } { { "simple_system/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" "" { Text "/home/cubic/cubic_soc_board/uc_davis/simple_system/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" 317 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1432682901036 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ddio_out_uqe.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/ddio_out_uqe.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 ddio_out_uqe " "Found entity 1: ddio_out_uqe" {  } { { "db/ddio_out_uqe.tdf" "" { Text "/home/cubic/cubic_soc_board/uc_davis/db/ddio_out_uqe.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1432682901072 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1432682901072 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ddio_out_uqe simple_system:u0\|simple_system_hps_0:hps_0\|simple_system_hps_0_hps_io:hps_io\|simple_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|altddio_out:clock_gen\[0\].umem_ck_pad\|ddio_out_uqe:auto_generated " "Elaborating entity \"ddio_out_uqe\" for hierarchy \"simple_system:u0\|simple_system_hps_0:hps_0\|simple_system_hps_0_hps_io:hps_io\|simple_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|altddio_out:clock_gen\[0\].umem_ck_pad\|ddio_out_uqe:auto_generated\"" {  } { { "altddio_out.tdf" "auto_generated" { Text "/home/cubic/DevEnv/altera/14.1/quartus/libraries/megafunctions/altddio_out.tdf" 101 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1432682901073 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram_p0_clock_pair_generator simple_system:u0\|simple_system_hps_0:hps_0\|simple_system_hps_0_hps_io:hps_io\|simple_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|hps_sdram_p0_clock_pair_generator:clock_gen\[0\].uclk_generator " "Elaborating entity \"hps_sdram_p0_clock_pair_generator\" for hierarchy \"simple_system:u0\|simple_system_hps_0:hps_0\|simple_system_hps_0_hps_io:hps_io\|simple_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|hps_sdram_p0_clock_pair_generator:clock_gen\[0\].uclk_generator\"" {  } { { "simple_system/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" "clock_gen\[0\].uclk_generator" { Text "/home/cubic/cubic_soc_board/uc_davis/simple_system/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" 337 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1432682901079 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram_p0_altdqdqs simple_system:u0\|simple_system_hps_0:hps_0\|simple_system_hps_0_hps_io:hps_io\|simple_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs " "Elaborating entity \"hps_sdram_p0_altdqdqs\" for hierarchy \"simple_system:u0\|simple_system_hps_0:hps_0\|simple_system_hps_0_hps_io:hps_io\|simple_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\"" {  } { { "simple_system/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v" "dq_ddio\[0\].ubidir_dq_dqs" { Text "/home/cubic/cubic_soc_board/uc_davis/simple_system/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v" 316 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1432682901085 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altdq_dqs2_acv_connect_to_hard_phy_cyclonev_lpddr2 simple_system:u0\|simple_system_hps_0:hps_0\|simple_system_hps_0_hps_io:hps_io\|simple_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev_lpddr2:altdq_dqs2_inst " "Elaborating entity \"altdq_dqs2_acv_connect_to_hard_phy_cyclonev_lpddr2\" for hierarchy \"simple_system:u0\|simple_system_hps_0:hps_0\|simple_system_hps_0_hps_io:hps_io\|simple_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev_lpddr2:altdq_dqs2_inst\"" {  } { { "simple_system/synthesis/submodules/hps_sdram_p0_altdqdqs.v" "altdq_dqs2_inst" { Text "/home/cubic/cubic_soc_board/uc_davis/simple_system/synthesis/submodules/hps_sdram_p0_altdqdqs.v" 146 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1432682901095 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mem_if_hhp_qseq_synth_top simple_system:u0\|simple_system_hps_0:hps_0\|simple_system_hps_0_hps_io:hps_io\|simple_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|altera_mem_if_hhp_qseq_synth_top:seq " "Elaborating entity \"altera_mem_if_hhp_qseq_synth_top\" for hierarchy \"simple_system:u0\|simple_system_hps_0:hps_0\|simple_system_hps_0_hps_io:hps_io\|simple_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|altera_mem_if_hhp_qseq_synth_top:seq\"" {  } { { "simple_system/synthesis/submodules/hps_sdram.v" "seq" { Text "/home/cubic/cubic_soc_board/uc_davis/simple_system/synthesis/submodules/hps_sdram.v" 226 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1432682901485 ""}
{ "Warning" "WSGN_EMPTY_SHELL" "altera_mem_if_hhp_qseq_synth_top " "Entity \"altera_mem_if_hhp_qseq_synth_top\" contains only dangling pins" {  } { { "simple_system/synthesis/submodules/hps_sdram.v" "seq" { Text "/home/cubic/cubic_soc_board/uc_davis/simple_system/synthesis/submodules/hps_sdram.v" 226 0 0 } }  } 0 12158 "Entity \"%1!s!\" contains only dangling pins" 0 0 "Quartus II" 0 -1 1432682901488 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mem_if_hard_memory_controller_top_cyclonev simple_system:u0\|simple_system_hps_0:hps_0\|simple_system_hps_0_hps_io:hps_io\|simple_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|altera_mem_if_hard_memory_controller_top_cyclonev:c0 " "Elaborating entity \"altera_mem_if_hard_memory_controller_top_cyclonev\" for hierarchy \"simple_system:u0\|simple_system_hps_0:hps_0\|simple_system_hps_0_hps_io:hps_io\|simple_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|altera_mem_if_hard_memory_controller_top_cyclonev:c0\"" {  } { { "simple_system/synthesis/submodules/hps_sdram.v" "c0" { Text "/home/cubic/cubic_soc_board/uc_davis/simple_system/synthesis/submodules/hps_sdram.v" 780 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1432682901499 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "320 1 altera_mem_if_hard_memory_controller_top_cyclonev.sv(1166) " "Verilog HDL assignment warning at altera_mem_if_hard_memory_controller_top_cyclonev.sv(1166): truncated value with size 320 to match size of target (1)" {  } { { "simple_system/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" "" { Text "/home/cubic/cubic_soc_board/uc_davis/simple_system/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" 1166 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1432682901743 "|simple_io|simple_system:u0|simple_system_hps_0:hps_0|simple_system_hps_0_hps_io:hps_io|simple_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_hard_memory_controller_top_cyclonev:c0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "320 1 altera_mem_if_hard_memory_controller_top_cyclonev.sv(1167) " "Verilog HDL assignment warning at altera_mem_if_hard_memory_controller_top_cyclonev.sv(1167): truncated value with size 320 to match size of target (1)" {  } { { "simple_system/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" "" { Text "/home/cubic/cubic_soc_board/uc_davis/simple_system/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" 1167 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1432682901744 "|simple_io|simple_system:u0|simple_system_hps_0:hps_0|simple_system_hps_0_hps_io:hps_io|simple_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_hard_memory_controller_top_cyclonev:c0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "320 1 altera_mem_if_hard_memory_controller_top_cyclonev.sv(1168) " "Verilog HDL assignment warning at altera_mem_if_hard_memory_controller_top_cyclonev.sv(1168): truncated value with size 320 to match size of target (1)" {  } { { "simple_system/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" "" { Text "/home/cubic/cubic_soc_board/uc_davis/simple_system/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" 1168 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1432682901744 "|simple_io|simple_system:u0|simple_system_hps_0:hps_0|simple_system_hps_0_hps_io:hps_io|simple_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_hard_memory_controller_top_cyclonev:c0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "320 1 altera_mem_if_hard_memory_controller_top_cyclonev.sv(1169) " "Verilog HDL assignment warning at altera_mem_if_hard_memory_controller_top_cyclonev.sv(1169): truncated value with size 320 to match size of target (1)" {  } { { "simple_system/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" "" { Text "/home/cubic/cubic_soc_board/uc_davis/simple_system/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" 1169 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1432682901745 "|simple_io|simple_system:u0|simple_system_hps_0:hps_0|simple_system_hps_0_hps_io:hps_io|simple_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_hard_memory_controller_top_cyclonev:c0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "320 1 altera_mem_if_hard_memory_controller_top_cyclonev.sv(1170) " "Verilog HDL assignment warning at altera_mem_if_hard_memory_controller_top_cyclonev.sv(1170): truncated value with size 320 to match size of target (1)" {  } { { "simple_system/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" "" { Text "/home/cubic/cubic_soc_board/uc_davis/simple_system/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" 1170 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1432682901745 "|simple_io|simple_system:u0|simple_system_hps_0:hps_0|simple_system_hps_0_hps_io:hps_io|simple_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_hard_memory_controller_top_cyclonev:c0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "320 1 altera_mem_if_hard_memory_controller_top_cyclonev.sv(1171) " "Verilog HDL assignment warning at altera_mem_if_hard_memory_controller_top_cyclonev.sv(1171): truncated value with size 320 to match size of target (1)" {  } { { "simple_system/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" "" { Text "/home/cubic/cubic_soc_board/uc_davis/simple_system/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" 1171 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1432682901746 "|simple_io|simple_system:u0|simple_system_hps_0:hps_0|simple_system_hps_0_hps_io:hps_io|simple_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_hard_memory_controller_top_cyclonev:c0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mem_if_oct_cyclonev simple_system:u0\|simple_system_hps_0:hps_0\|simple_system_hps_0_hps_io:hps_io\|simple_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|altera_mem_if_oct_cyclonev:oct " "Elaborating entity \"altera_mem_if_oct_cyclonev\" for hierarchy \"simple_system:u0\|simple_system_hps_0:hps_0\|simple_system_hps_0_hps_io:hps_io\|simple_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|altera_mem_if_oct_cyclonev:oct\"" {  } { { "simple_system/synthesis/submodules/hps_sdram.v" "oct" { Text "/home/cubic/cubic_soc_board/uc_davis/simple_system/synthesis/submodules/hps_sdram.v" 788 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1432682902881 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mem_if_dll_cyclonev simple_system:u0\|simple_system_hps_0:hps_0\|simple_system_hps_0_hps_io:hps_io\|simple_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|altera_mem_if_dll_cyclonev:dll " "Elaborating entity \"altera_mem_if_dll_cyclonev\" for hierarchy \"simple_system:u0\|simple_system_hps_0:hps_0\|simple_system_hps_0_hps_io:hps_io\|simple_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|altera_mem_if_dll_cyclonev:dll\"" {  } { { "simple_system/synthesis/submodules/hps_sdram.v" "dll" { Text "/home/cubic/cubic_soc_board/uc_davis/simple_system/synthesis/submodules/hps_sdram.v" 800 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1432682902887 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "simple_system_jtag_uart simple_system:u0\|simple_system_jtag_uart:jtag_uart " "Elaborating entity \"simple_system_jtag_uart\" for hierarchy \"simple_system:u0\|simple_system_jtag_uart:jtag_uart\"" {  } { { "simple_system/synthesis/simple_system.v" "jtag_uart" { Text "/home/cubic/cubic_soc_board/uc_davis/simple_system/synthesis/simple_system.v" 577 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1432682902945 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "simple_system_jtag_uart_scfifo_w simple_system:u0\|simple_system_jtag_uart:jtag_uart\|simple_system_jtag_uart_scfifo_w:the_simple_system_jtag_uart_scfifo_w " "Elaborating entity \"simple_system_jtag_uart_scfifo_w\" for hierarchy \"simple_system:u0\|simple_system_jtag_uart:jtag_uart\|simple_system_jtag_uart_scfifo_w:the_simple_system_jtag_uart_scfifo_w\"" {  } { { "simple_system/synthesis/submodules/simple_system_jtag_uart.v" "the_simple_system_jtag_uart_scfifo_w" { Text "/home/cubic/cubic_soc_board/uc_davis/simple_system/synthesis/submodules/simple_system_jtag_uart.v" 415 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1432682902983 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo simple_system:u0\|simple_system_jtag_uart:jtag_uart\|simple_system_jtag_uart_scfifo_w:the_simple_system_jtag_uart_scfifo_w\|scfifo:wfifo " "Elaborating entity \"scfifo\" for hierarchy \"simple_system:u0\|simple_system_jtag_uart:jtag_uart\|simple_system_jtag_uart_scfifo_w:the_simple_system_jtag_uart_scfifo_w\|scfifo:wfifo\"" {  } { { "simple_system/synthesis/submodules/simple_system_jtag_uart.v" "wfifo" { Text "/home/cubic/cubic_soc_board/uc_davis/simple_system/synthesis/submodules/simple_system_jtag_uart.v" 137 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1432682903110 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "simple_system:u0\|simple_system_jtag_uart:jtag_uart\|simple_system_jtag_uart_scfifo_w:the_simple_system_jtag_uart_scfifo_w\|scfifo:wfifo " "Elaborated megafunction instantiation \"simple_system:u0\|simple_system_jtag_uart:jtag_uart\|simple_system_jtag_uart_scfifo_w:the_simple_system_jtag_uart_scfifo_w\|scfifo:wfifo\"" {  } { { "simple_system/synthesis/submodules/simple_system_jtag_uart.v" "" { Text "/home/cubic/cubic_soc_board/uc_davis/simple_system/synthesis/submodules/simple_system_jtag_uart.v" 137 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1432682903114 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "simple_system:u0\|simple_system_jtag_uart:jtag_uart\|simple_system_jtag_uart_scfifo_w:the_simple_system_jtag_uart_scfifo_w\|scfifo:wfifo " "Instantiated megafunction \"simple_system:u0\|simple_system_jtag_uart:jtag_uart\|simple_system_jtag_uart_scfifo_w:the_simple_system_jtag_uart_scfifo_w\|scfifo:wfifo\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint RAM_BLOCK_TYPE=AUTO " "Parameter \"lpm_hint\" = \"RAM_BLOCK_TYPE=AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1432682903114 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 64 " "Parameter \"lpm_numwords\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1432682903114 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1432682903114 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1432682903114 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 8 " "Parameter \"lpm_width\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1432682903114 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 6 " "Parameter \"lpm_widthu\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1432682903114 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking OFF " "Parameter \"overflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1432682903114 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking OFF " "Parameter \"underflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1432682903114 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1432682903114 ""}  } { { "simple_system/synthesis/submodules/simple_system_jtag_uart.v" "" { Text "/home/cubic/cubic_soc_board/uc_davis/simple_system/synthesis/submodules/simple_system_jtag_uart.v" 137 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1432682903114 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_3291.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/scfifo_3291.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_3291 " "Found entity 1: scfifo_3291" {  } { { "db/scfifo_3291.tdf" "" { Text "/home/cubic/cubic_soc_board/uc_davis/db/scfifo_3291.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1432682903151 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1432682903151 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_3291 simple_system:u0\|simple_system_jtag_uart:jtag_uart\|simple_system_jtag_uart_scfifo_w:the_simple_system_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated " "Elaborating entity \"scfifo_3291\" for hierarchy \"simple_system:u0\|simple_system_jtag_uart:jtag_uart\|simple_system_jtag_uart_scfifo_w:the_simple_system_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "/home/cubic/DevEnv/altera/14.1/quartus/libraries/megafunctions/scfifo.tdf" 297 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1432682903152 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_a891.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_dpfifo_a891.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_a891 " "Found entity 1: a_dpfifo_a891" {  } { { "db/a_dpfifo_a891.tdf" "" { Text "/home/cubic/cubic_soc_board/uc_davis/db/a_dpfifo_a891.tdf" 29 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1432682903157 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1432682903157 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_a891 simple_system:u0\|simple_system_jtag_uart:jtag_uart\|simple_system_jtag_uart_scfifo_w:the_simple_system_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_a891:dpfifo " "Elaborating entity \"a_dpfifo_a891\" for hierarchy \"simple_system:u0\|simple_system_jtag_uart:jtag_uart\|simple_system_jtag_uart_scfifo_w:the_simple_system_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_a891:dpfifo\"" {  } { { "db/scfifo_3291.tdf" "dpfifo" { Text "/home/cubic/cubic_soc_board/uc_davis/db/scfifo_3291.tdf" 38 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1432682903158 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_fefifo_7cf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_fefifo_7cf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_fefifo_7cf " "Found entity 1: a_fefifo_7cf" {  } { { "db/a_fefifo_7cf.tdf" "" { Text "/home/cubic/cubic_soc_board/uc_davis/db/a_fefifo_7cf.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1432682903163 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1432682903163 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_fefifo_7cf simple_system:u0\|simple_system_jtag_uart:jtag_uart\|simple_system_jtag_uart_scfifo_w:the_simple_system_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_a891:dpfifo\|a_fefifo_7cf:fifo_state " "Elaborating entity \"a_fefifo_7cf\" for hierarchy \"simple_system:u0\|simple_system_jtag_uart:jtag_uart\|simple_system_jtag_uart_scfifo_w:the_simple_system_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_a891:dpfifo\|a_fefifo_7cf:fifo_state\"" {  } { { "db/a_dpfifo_a891.tdf" "fifo_state" { Text "/home/cubic/cubic_soc_board/uc_davis/db/a_dpfifo_a891.tdf" 43 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1432682903165 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_vg7.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_vg7.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_vg7 " "Found entity 1: cntr_vg7" {  } { { "db/cntr_vg7.tdf" "" { Text "/home/cubic/cubic_soc_board/uc_davis/db/cntr_vg7.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1432682903202 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1432682903202 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_vg7 simple_system:u0\|simple_system_jtag_uart:jtag_uart\|simple_system_jtag_uart_scfifo_w:the_simple_system_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_a891:dpfifo\|a_fefifo_7cf:fifo_state\|cntr_vg7:count_usedw " "Elaborating entity \"cntr_vg7\" for hierarchy \"simple_system:u0\|simple_system_jtag_uart:jtag_uart\|simple_system_jtag_uart_scfifo_w:the_simple_system_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_a891:dpfifo\|a_fefifo_7cf:fifo_state\|cntr_vg7:count_usedw\"" {  } { { "db/a_fefifo_7cf.tdf" "count_usedw" { Text "/home/cubic/cubic_soc_board/uc_davis/db/a_fefifo_7cf.tdf" 39 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1432682903204 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dpram_7s81.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dpram_7s81.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dpram_7s81 " "Found entity 1: dpram_7s81" {  } { { "db/dpram_7s81.tdf" "" { Text "/home/cubic/cubic_soc_board/uc_davis/db/dpram_7s81.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1432682903246 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1432682903246 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dpram_7s81 simple_system:u0\|simple_system_jtag_uart:jtag_uart\|simple_system_jtag_uart_scfifo_w:the_simple_system_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_a891:dpfifo\|dpram_7s81:FIFOram " "Elaborating entity \"dpram_7s81\" for hierarchy \"simple_system:u0\|simple_system_jtag_uart:jtag_uart\|simple_system_jtag_uart_scfifo_w:the_simple_system_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_a891:dpfifo\|dpram_7s81:FIFOram\"" {  } { { "db/a_dpfifo_a891.tdf" "FIFOram" { Text "/home/cubic/cubic_soc_board/uc_davis/db/a_dpfifo_a891.tdf" 44 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1432682903248 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_b8s1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_b8s1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_b8s1 " "Found entity 1: altsyncram_b8s1" {  } { { "db/altsyncram_b8s1.tdf" "" { Text "/home/cubic/cubic_soc_board/uc_davis/db/altsyncram_b8s1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1432682903288 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1432682903288 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_b8s1 simple_system:u0\|simple_system_jtag_uart:jtag_uart\|simple_system_jtag_uart_scfifo_w:the_simple_system_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_a891:dpfifo\|dpram_7s81:FIFOram\|altsyncram_b8s1:altsyncram1 " "Elaborating entity \"altsyncram_b8s1\" for hierarchy \"simple_system:u0\|simple_system_jtag_uart:jtag_uart\|simple_system_jtag_uart_scfifo_w:the_simple_system_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_a891:dpfifo\|dpram_7s81:FIFOram\|altsyncram_b8s1:altsyncram1\"" {  } { { "db/dpram_7s81.tdf" "altsyncram1" { Text "/home/cubic/cubic_soc_board/uc_davis/db/dpram_7s81.tdf" 37 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1432682903290 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_jgb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_jgb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_jgb " "Found entity 1: cntr_jgb" {  } { { "db/cntr_jgb.tdf" "" { Text "/home/cubic/cubic_soc_board/uc_davis/db/cntr_jgb.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1432682903337 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1432682903337 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_jgb simple_system:u0\|simple_system_jtag_uart:jtag_uart\|simple_system_jtag_uart_scfifo_w:the_simple_system_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_a891:dpfifo\|cntr_jgb:rd_ptr_count " "Elaborating entity \"cntr_jgb\" for hierarchy \"simple_system:u0\|simple_system_jtag_uart:jtag_uart\|simple_system_jtag_uart_scfifo_w:the_simple_system_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_a891:dpfifo\|cntr_jgb:rd_ptr_count\"" {  } { { "db/a_dpfifo_a891.tdf" "rd_ptr_count" { Text "/home/cubic/cubic_soc_board/uc_davis/db/a_dpfifo_a891.tdf" 45 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1432682903338 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "simple_system_jtag_uart_scfifo_r simple_system:u0\|simple_system_jtag_uart:jtag_uart\|simple_system_jtag_uart_scfifo_r:the_simple_system_jtag_uart_scfifo_r " "Elaborating entity \"simple_system_jtag_uart_scfifo_r\" for hierarchy \"simple_system:u0\|simple_system_jtag_uart:jtag_uart\|simple_system_jtag_uart_scfifo_r:the_simple_system_jtag_uart_scfifo_r\"" {  } { { "simple_system/synthesis/submodules/simple_system_jtag_uart.v" "the_simple_system_jtag_uart_scfifo_r" { Text "/home/cubic/cubic_soc_board/uc_davis/simple_system/synthesis/submodules/simple_system_jtag_uart.v" 429 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1432682903351 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_jtag_atlantic simple_system:u0\|simple_system_jtag_uart:jtag_uart\|alt_jtag_atlantic:simple_system_jtag_uart_alt_jtag_atlantic " "Elaborating entity \"alt_jtag_atlantic\" for hierarchy \"simple_system:u0\|simple_system_jtag_uart:jtag_uart\|alt_jtag_atlantic:simple_system_jtag_uart_alt_jtag_atlantic\"" {  } { { "simple_system/synthesis/submodules/simple_system_jtag_uart.v" "simple_system_jtag_uart_alt_jtag_atlantic" { Text "/home/cubic/cubic_soc_board/uc_davis/simple_system/synthesis/submodules/simple_system_jtag_uart.v" 564 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1432682903629 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "simple_system:u0\|simple_system_jtag_uart:jtag_uart\|alt_jtag_atlantic:simple_system_jtag_uart_alt_jtag_atlantic " "Elaborated megafunction instantiation \"simple_system:u0\|simple_system_jtag_uart:jtag_uart\|alt_jtag_atlantic:simple_system_jtag_uart_alt_jtag_atlantic\"" {  } { { "simple_system/synthesis/submodules/simple_system_jtag_uart.v" "" { Text "/home/cubic/cubic_soc_board/uc_davis/simple_system/synthesis/submodules/simple_system_jtag_uart.v" 564 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1432682903644 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "simple_system:u0\|simple_system_jtag_uart:jtag_uart\|alt_jtag_atlantic:simple_system_jtag_uart_alt_jtag_atlantic " "Instantiated megafunction \"simple_system:u0\|simple_system_jtag_uart:jtag_uart\|alt_jtag_atlantic:simple_system_jtag_uart_alt_jtag_atlantic\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "INSTANCE_ID 0 " "Parameter \"INSTANCE_ID\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1432682903644 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LOG2_RXFIFO_DEPTH 6 " "Parameter \"LOG2_RXFIFO_DEPTH\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1432682903644 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LOG2_TXFIFO_DEPTH 6 " "Parameter \"LOG2_TXFIFO_DEPTH\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1432682903644 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_AUTO_INSTANCE_INDEX YES " "Parameter \"SLD_AUTO_INSTANCE_INDEX\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1432682903644 ""}  } { { "simple_system/synthesis/submodules/simple_system_jtag_uart.v" "" { Text "/home/cubic/cubic_soc_board/uc_davis/simple_system/synthesis/submodules/simple_system_jtag_uart.v" 564 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1432682903644 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_sld_agent_endpoint simple_system:u0\|simple_system_jtag_uart:jtag_uart\|alt_jtag_atlantic:simple_system_jtag_uart_alt_jtag_atlantic\|altera_sld_agent_endpoint:inst " "Elaborating entity \"altera_sld_agent_endpoint\" for hierarchy \"simple_system:u0\|simple_system_jtag_uart:jtag_uart\|alt_jtag_atlantic:simple_system_jtag_uart_alt_jtag_atlantic\|altera_sld_agent_endpoint:inst\"" {  } { { "alt_jtag_atlantic.v" "inst" { Text "/home/cubic/DevEnv/altera/14.1/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 240 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1432682905927 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "simple_system:u0\|simple_system_jtag_uart:jtag_uart\|alt_jtag_atlantic:simple_system_jtag_uart_alt_jtag_atlantic\|altera_sld_agent_endpoint:inst simple_system:u0\|simple_system_jtag_uart:jtag_uart\|alt_jtag_atlantic:simple_system_jtag_uart_alt_jtag_atlantic " "Elaborated megafunction instantiation \"simple_system:u0\|simple_system_jtag_uart:jtag_uart\|alt_jtag_atlantic:simple_system_jtag_uart_alt_jtag_atlantic\|altera_sld_agent_endpoint:inst\", which is child of megafunction instantiation \"simple_system:u0\|simple_system_jtag_uart:jtag_uart\|alt_jtag_atlantic:simple_system_jtag_uart_alt_jtag_atlantic\"" {  } { { "alt_jtag_atlantic.v" "" { Text "/home/cubic/DevEnv/altera/14.1/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 240 0 0 } } { "simple_system/synthesis/submodules/simple_system_jtag_uart.v" "" { Text "/home/cubic/cubic_soc_board/uc_davis/simple_system/synthesis/submodules/simple_system_jtag_uart.v" 564 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1432682905964 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_fabric_endpoint simple_system:u0\|simple_system_jtag_uart:jtag_uart\|alt_jtag_atlantic:simple_system_jtag_uart_alt_jtag_atlantic\|altera_sld_agent_endpoint:inst\|altera_fabric_endpoint:ep " "Elaborating entity \"altera_fabric_endpoint\" for hierarchy \"simple_system:u0\|simple_system_jtag_uart:jtag_uart\|alt_jtag_atlantic:simple_system_jtag_uart_alt_jtag_atlantic\|altera_sld_agent_endpoint:inst\|altera_fabric_endpoint:ep\"" {  } { { "altera_sld_agent_endpoint.vhd" "ep" { Text "/home/cubic/DevEnv/altera/14.1/quartus/libraries/megafunctions/altera_sld_agent_endpoint.vhd" 247 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1432682905969 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "simple_system:u0\|simple_system_jtag_uart:jtag_uart\|alt_jtag_atlantic:simple_system_jtag_uart_alt_jtag_atlantic\|altera_sld_agent_endpoint:inst\|altera_fabric_endpoint:ep simple_system:u0\|simple_system_jtag_uart:jtag_uart\|alt_jtag_atlantic:simple_system_jtag_uart_alt_jtag_atlantic " "Elaborated megafunction instantiation \"simple_system:u0\|simple_system_jtag_uart:jtag_uart\|alt_jtag_atlantic:simple_system_jtag_uart_alt_jtag_atlantic\|altera_sld_agent_endpoint:inst\|altera_fabric_endpoint:ep\", which is child of megafunction instantiation \"simple_system:u0\|simple_system_jtag_uart:jtag_uart\|alt_jtag_atlantic:simple_system_jtag_uart_alt_jtag_atlantic\"" {  } { { "altera_sld_agent_endpoint.vhd" "" { Text "/home/cubic/DevEnv/altera/14.1/quartus/libraries/megafunctions/altera_sld_agent_endpoint.vhd" 247 0 0 } } { "simple_system/synthesis/submodules/simple_system_jtag_uart.v" "" { Text "/home/cubic/cubic_soc_board/uc_davis/simple_system/synthesis/submodules/simple_system_jtag_uart.v" 564 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1432682905973 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "simple_system_sysid_qsys simple_system:u0\|simple_system_sysid_qsys:sysid_qsys " "Elaborating entity \"simple_system_sysid_qsys\" for hierarchy \"simple_system:u0\|simple_system_sysid_qsys:sysid_qsys\"" {  } { { "simple_system/synthesis/simple_system.v" "sysid_qsys" { Text "/home/cubic/cubic_soc_board/uc_davis/simple_system/synthesis/simple_system.v" 595 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1432682905977 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "simple_system_mm_interconnect_0 simple_system:u0\|simple_system_mm_interconnect_0:mm_interconnect_0 " "Elaborating entity \"simple_system_mm_interconnect_0\" for hierarchy \"simple_system:u0\|simple_system_mm_interconnect_0:mm_interconnect_0\"" {  } { { "simple_system/synthesis/simple_system.v" "mm_interconnect_0" { Text "/home/cubic/cubic_soc_board/uc_davis/simple_system/synthesis/simple_system.v" 715 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1432682905981 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator simple_system:u0\|simple_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:fpga_master_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"simple_system:u0\|simple_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:fpga_master_master_translator\"" {  } { { "simple_system/synthesis/submodules/simple_system_mm_interconnect_0.v" "fpga_master_master_translator" { Text "/home/cubic/cubic_soc_board/uc_davis/simple_system/synthesis/submodules/simple_system_mm_interconnect_0.v" 936 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1432682908553 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator simple_system:u0\|simple_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:fpga_onchip_ram_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"simple_system:u0\|simple_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:fpga_onchip_ram_s1_translator\"" {  } { { "simple_system/synthesis/submodules/simple_system_mm_interconnect_0.v" "fpga_onchip_ram_s1_translator" { Text "/home/cubic/cubic_soc_board/uc_davis/simple_system/synthesis/submodules/simple_system_mm_interconnect_0.v" 1002 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1432682908565 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator simple_system:u0\|simple_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"simple_system:u0\|simple_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator\"" {  } { { "simple_system/synthesis/submodules/simple_system_mm_interconnect_0.v" "jtag_uart_avalon_jtag_slave_translator" { Text "/home/cubic/cubic_soc_board/uc_davis/simple_system/synthesis/submodules/simple_system_mm_interconnect_0.v" 1068 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1432682908580 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator simple_system:u0\|simple_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sysid_qsys_control_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"simple_system:u0\|simple_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sysid_qsys_control_slave_translator\"" {  } { { "simple_system/synthesis/submodules/simple_system_mm_interconnect_0.v" "sysid_qsys_control_slave_translator" { Text "/home/cubic/cubic_soc_board/uc_davis/simple_system/synthesis/submodules/simple_system_mm_interconnect_0.v" 1134 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1432682908595 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator simple_system:u0\|simple_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:fpga_key_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"simple_system:u0\|simple_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:fpga_key_s1_translator\"" {  } { { "simple_system/synthesis/submodules/simple_system_mm_interconnect_0.v" "fpga_key_s1_translator" { Text "/home/cubic/cubic_soc_board/uc_davis/simple_system/synthesis/submodules/simple_system_mm_interconnect_0.v" 1200 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1432682908610 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_axi_master_ni simple_system:u0\|simple_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_axi_master_ni:hps_0_h2f_axi_master_agent " "Elaborating entity \"altera_merlin_axi_master_ni\" for hierarchy \"simple_system:u0\|simple_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_axi_master_ni:hps_0_h2f_axi_master_agent\"" {  } { { "simple_system/synthesis/submodules/simple_system_mm_interconnect_0.v" "hps_0_h2f_axi_master_agent" { Text "/home/cubic/cubic_soc_board/uc_davis/simple_system/synthesis/submodules/simple_system_mm_interconnect_0.v" 1526 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1432682908632 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_address_alignment simple_system:u0\|simple_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_axi_master_ni:hps_0_h2f_axi_master_agent\|altera_merlin_address_alignment:align_address_to_size " "Elaborating entity \"altera_merlin_address_alignment\" for hierarchy \"simple_system:u0\|simple_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_axi_master_ni:hps_0_h2f_axi_master_agent\|altera_merlin_address_alignment:align_address_to_size\"" {  } { { "simple_system/synthesis/submodules/altera_merlin_axi_master_ni.sv" "align_address_to_size" { Text "/home/cubic/cubic_soc_board/uc_davis/simple_system/synthesis/submodules/altera_merlin_axi_master_ni.sv" 476 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1432682908682 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent simple_system:u0\|simple_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:fpga_master_master_translator_avalon_universal_master_0_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"simple_system:u0\|simple_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:fpga_master_master_translator_avalon_universal_master_0_agent\"" {  } { { "simple_system/synthesis/submodules/simple_system_mm_interconnect_0.v" "fpga_master_master_translator_avalon_universal_master_0_agent" { Text "/home/cubic/cubic_soc_board/uc_davis/simple_system/synthesis/submodules/simple_system_mm_interconnect_0.v" 1608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1432682908700 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_axi_master_ni simple_system:u0\|simple_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent " "Elaborating entity \"altera_merlin_axi_master_ni\" for hierarchy \"simple_system:u0\|simple_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent\"" {  } { { "simple_system/synthesis/submodules/simple_system_mm_interconnect_0.v" "hps_0_h2f_lw_axi_master_agent" { Text "/home/cubic/cubic_soc_board/uc_davis/simple_system/synthesis/submodules/simple_system_mm_interconnect_0.v" 1736 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1432682908714 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_address_alignment simple_system:u0\|simple_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent\|altera_merlin_address_alignment:align_address_to_size " "Elaborating entity \"altera_merlin_address_alignment\" for hierarchy \"simple_system:u0\|simple_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent\|altera_merlin_address_alignment:align_address_to_size\"" {  } { { "simple_system/synthesis/submodules/altera_merlin_axi_master_ni.sv" "align_address_to_size" { Text "/home/cubic/cubic_soc_board/uc_davis/simple_system/synthesis/submodules/altera_merlin_axi_master_ni.sv" 476 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1432682908762 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_agent simple_system:u0\|simple_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:fpga_onchip_ram_s1_translator_avalon_universal_slave_0_agent " "Elaborating entity \"altera_merlin_slave_agent\" for hierarchy \"simple_system:u0\|simple_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:fpga_onchip_ram_s1_translator_avalon_universal_slave_0_agent\"" {  } { { "simple_system/synthesis/submodules/simple_system_mm_interconnect_0.v" "fpga_onchip_ram_s1_translator_avalon_universal_slave_0_agent" { Text "/home/cubic/cubic_soc_board/uc_davis/simple_system/synthesis/submodules/simple_system_mm_interconnect_0.v" 1819 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1432682908778 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor simple_system:u0\|simple_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:fpga_onchip_ram_s1_translator_avalon_universal_slave_0_agent\|altera_merlin_burst_uncompressor:uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"simple_system:u0\|simple_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:fpga_onchip_ram_s1_translator_avalon_universal_slave_0_agent\|altera_merlin_burst_uncompressor:uncompressor\"" {  } { { "simple_system/synthesis/submodules/altera_merlin_slave_agent.sv" "uncompressor" { Text "/home/cubic/cubic_soc_board/uc_davis/simple_system/synthesis/submodules/altera_merlin_slave_agent.sv" 581 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1432682908801 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo simple_system:u0\|simple_system_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:fpga_onchip_ram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"simple_system:u0\|simple_system_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:fpga_onchip_ram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\"" {  } { { "simple_system/synthesis/submodules/simple_system_mm_interconnect_0.v" "fpga_onchip_ram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo" { Text "/home/cubic/cubic_soc_board/uc_davis/simple_system/synthesis/submodules/simple_system_mm_interconnect_0.v" 1860 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1432682908818 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo simple_system:u0\|simple_system_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:fpga_onchip_ram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"simple_system:u0\|simple_system_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:fpga_onchip_ram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo\"" {  } { { "simple_system/synthesis/submodules/simple_system_mm_interconnect_0.v" "fpga_onchip_ram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo" { Text "/home/cubic/cubic_soc_board/uc_davis/simple_system/synthesis/submodules/simple_system_mm_interconnect_0.v" 1901 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1432682908941 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_agent simple_system:u0\|simple_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent " "Elaborating entity \"altera_merlin_slave_agent\" for hierarchy \"simple_system:u0\|simple_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent\"" {  } { { "simple_system/synthesis/submodules/simple_system_mm_interconnect_0.v" "jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent" { Text "/home/cubic/cubic_soc_board/uc_davis/simple_system/synthesis/submodules/simple_system_mm_interconnect_0.v" 1984 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1432682908974 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor simple_system:u0\|simple_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent\|altera_merlin_burst_uncompressor:uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"simple_system:u0\|simple_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent\|altera_merlin_burst_uncompressor:uncompressor\"" {  } { { "simple_system/synthesis/submodules/altera_merlin_slave_agent.sv" "uncompressor" { Text "/home/cubic/cubic_soc_board/uc_davis/simple_system/synthesis/submodules/altera_merlin_slave_agent.sv" 581 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1432682908994 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo simple_system:u0\|simple_system_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"simple_system:u0\|simple_system_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo\"" {  } { { "simple_system/synthesis/submodules/simple_system_mm_interconnect_0.v" "jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo" { Text "/home/cubic/cubic_soc_board/uc_davis/simple_system/synthesis/submodules/simple_system_mm_interconnect_0.v" 2025 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1432682909011 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo simple_system:u0\|simple_system_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rdata_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"simple_system:u0\|simple_system_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rdata_fifo\"" {  } { { "simple_system/synthesis/submodules/simple_system_mm_interconnect_0.v" "jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rdata_fifo" { Text "/home/cubic/cubic_soc_board/uc_davis/simple_system/synthesis/submodules/simple_system_mm_interconnect_0.v" 2066 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1432682909047 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "simple_system_mm_interconnect_0_addr_router simple_system:u0\|simple_system_mm_interconnect_0:mm_interconnect_0\|simple_system_mm_interconnect_0_addr_router:addr_router " "Elaborating entity \"simple_system_mm_interconnect_0_addr_router\" for hierarchy \"simple_system:u0\|simple_system_mm_interconnect_0:mm_interconnect_0\|simple_system_mm_interconnect_0_addr_router:addr_router\"" {  } { { "simple_system/synthesis/submodules/simple_system_mm_interconnect_0.v" "addr_router" { Text "/home/cubic/cubic_soc_board/uc_davis/simple_system/synthesis/submodules/simple_system_mm_interconnect_0.v" 2907 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1432682909101 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "simple_system_mm_interconnect_0_addr_router_default_decode simple_system:u0\|simple_system_mm_interconnect_0:mm_interconnect_0\|simple_system_mm_interconnect_0_addr_router:addr_router\|simple_system_mm_interconnect_0_addr_router_default_decode:the_default_decode " "Elaborating entity \"simple_system_mm_interconnect_0_addr_router_default_decode\" for hierarchy \"simple_system:u0\|simple_system_mm_interconnect_0:mm_interconnect_0\|simple_system_mm_interconnect_0_addr_router:addr_router\|simple_system_mm_interconnect_0_addr_router_default_decode:the_default_decode\"" {  } { { "simple_system/synthesis/submodules/simple_system_mm_interconnect_0_addr_router.sv" "the_default_decode" { Text "/home/cubic/cubic_soc_board/uc_davis/simple_system/synthesis/submodules/simple_system_mm_interconnect_0_addr_router.sv" 176 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1432682909118 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "simple_system_mm_interconnect_0_addr_router_002 simple_system:u0\|simple_system_mm_interconnect_0:mm_interconnect_0\|simple_system_mm_interconnect_0_addr_router_002:addr_router_002 " "Elaborating entity \"simple_system_mm_interconnect_0_addr_router_002\" for hierarchy \"simple_system:u0\|simple_system_mm_interconnect_0:mm_interconnect_0\|simple_system_mm_interconnect_0_addr_router_002:addr_router_002\"" {  } { { "simple_system/synthesis/submodules/simple_system_mm_interconnect_0.v" "addr_router_002" { Text "/home/cubic/cubic_soc_board/uc_davis/simple_system/synthesis/submodules/simple_system_mm_interconnect_0.v" 2939 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1432682909125 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "simple_system_mm_interconnect_0_addr_router_002_default_decode simple_system:u0\|simple_system_mm_interconnect_0:mm_interconnect_0\|simple_system_mm_interconnect_0_addr_router_002:addr_router_002\|simple_system_mm_interconnect_0_addr_router_002_default_decode:the_default_decode " "Elaborating entity \"simple_system_mm_interconnect_0_addr_router_002_default_decode\" for hierarchy \"simple_system:u0\|simple_system_mm_interconnect_0:mm_interconnect_0\|simple_system_mm_interconnect_0_addr_router_002:addr_router_002\|simple_system_mm_interconnect_0_addr_router_002_default_decode:the_default_decode\"" {  } { { "simple_system/synthesis/submodules/simple_system_mm_interconnect_0_addr_router_002.sv" "the_default_decode" { Text "/home/cubic/cubic_soc_board/uc_davis/simple_system/synthesis/submodules/simple_system_mm_interconnect_0_addr_router_002.sv" 192 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1432682909148 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "simple_system_mm_interconnect_0_addr_router_003 simple_system:u0\|simple_system_mm_interconnect_0:mm_interconnect_0\|simple_system_mm_interconnect_0_addr_router_003:addr_router_003 " "Elaborating entity \"simple_system_mm_interconnect_0_addr_router_003\" for hierarchy \"simple_system:u0\|simple_system_mm_interconnect_0:mm_interconnect_0\|simple_system_mm_interconnect_0_addr_router_003:addr_router_003\"" {  } { { "simple_system/synthesis/submodules/simple_system_mm_interconnect_0.v" "addr_router_003" { Text "/home/cubic/cubic_soc_board/uc_davis/simple_system/synthesis/submodules/simple_system_mm_interconnect_0.v" 2955 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1432682909152 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "simple_system_mm_interconnect_0_addr_router_003_default_decode simple_system:u0\|simple_system_mm_interconnect_0:mm_interconnect_0\|simple_system_mm_interconnect_0_addr_router_003:addr_router_003\|simple_system_mm_interconnect_0_addr_router_003_default_decode:the_default_decode " "Elaborating entity \"simple_system_mm_interconnect_0_addr_router_003_default_decode\" for hierarchy \"simple_system:u0\|simple_system_mm_interconnect_0:mm_interconnect_0\|simple_system_mm_interconnect_0_addr_router_003:addr_router_003\|simple_system_mm_interconnect_0_addr_router_003_default_decode:the_default_decode\"" {  } { { "simple_system/synthesis/submodules/simple_system_mm_interconnect_0_addr_router_003.sv" "the_default_decode" { Text "/home/cubic/cubic_soc_board/uc_davis/simple_system/synthesis/submodules/simple_system_mm_interconnect_0_addr_router_003.sv" 191 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1432682909172 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "simple_system_mm_interconnect_0_id_router simple_system:u0\|simple_system_mm_interconnect_0:mm_interconnect_0\|simple_system_mm_interconnect_0_id_router:id_router " "Elaborating entity \"simple_system_mm_interconnect_0_id_router\" for hierarchy \"simple_system:u0\|simple_system_mm_interconnect_0:mm_interconnect_0\|simple_system_mm_interconnect_0_id_router:id_router\"" {  } { { "simple_system/synthesis/submodules/simple_system_mm_interconnect_0.v" "id_router" { Text "/home/cubic/cubic_soc_board/uc_davis/simple_system/synthesis/submodules/simple_system_mm_interconnect_0.v" 2987 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1432682909178 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "simple_system_mm_interconnect_0_id_router_default_decode simple_system:u0\|simple_system_mm_interconnect_0:mm_interconnect_0\|simple_system_mm_interconnect_0_id_router:id_router\|simple_system_mm_interconnect_0_id_router_default_decode:the_default_decode " "Elaborating entity \"simple_system_mm_interconnect_0_id_router_default_decode\" for hierarchy \"simple_system:u0\|simple_system_mm_interconnect_0:mm_interconnect_0\|simple_system_mm_interconnect_0_id_router:id_router\|simple_system_mm_interconnect_0_id_router_default_decode:the_default_decode\"" {  } { { "simple_system/synthesis/submodules/simple_system_mm_interconnect_0_id_router.sv" "the_default_decode" { Text "/home/cubic/cubic_soc_board/uc_davis/simple_system/synthesis/submodules/simple_system_mm_interconnect_0_id_router.sv" 183 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1432682909187 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "simple_system_mm_interconnect_0_id_router_001 simple_system:u0\|simple_system_mm_interconnect_0:mm_interconnect_0\|simple_system_mm_interconnect_0_id_router_001:id_router_001 " "Elaborating entity \"simple_system_mm_interconnect_0_id_router_001\" for hierarchy \"simple_system:u0\|simple_system_mm_interconnect_0:mm_interconnect_0\|simple_system_mm_interconnect_0_id_router_001:id_router_001\"" {  } { { "simple_system/synthesis/submodules/simple_system_mm_interconnect_0.v" "id_router_001" { Text "/home/cubic/cubic_soc_board/uc_davis/simple_system/synthesis/submodules/simple_system_mm_interconnect_0.v" 3003 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1432682909191 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "simple_system_mm_interconnect_0_id_router_001_default_decode simple_system:u0\|simple_system_mm_interconnect_0:mm_interconnect_0\|simple_system_mm_interconnect_0_id_router_001:id_router_001\|simple_system_mm_interconnect_0_id_router_001_default_decode:the_default_decode " "Elaborating entity \"simple_system_mm_interconnect_0_id_router_001_default_decode\" for hierarchy \"simple_system:u0\|simple_system_mm_interconnect_0:mm_interconnect_0\|simple_system_mm_interconnect_0_id_router_001:id_router_001\|simple_system_mm_interconnect_0_id_router_001_default_decode:the_default_decode\"" {  } { { "simple_system/synthesis/submodules/simple_system_mm_interconnect_0_id_router_001.sv" "the_default_decode" { Text "/home/cubic/cubic_soc_board/uc_davis/simple_system/synthesis/submodules/simple_system_mm_interconnect_0_id_router_001.sv" 182 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1432682909199 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_traffic_limiter simple_system:u0\|simple_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_traffic_limiter:limiter " "Elaborating entity \"altera_merlin_traffic_limiter\" for hierarchy \"simple_system:u0\|simple_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_traffic_limiter:limiter\"" {  } { { "simple_system/synthesis/submodules/simple_system_mm_interconnect_0.v" "limiter" { Text "/home/cubic/cubic_soc_board/uc_davis/simple_system/synthesis/submodules/simple_system_mm_interconnect_0.v" 3131 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1432682909215 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter simple_system:u0\|simple_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:burst_adapter " "Elaborating entity \"altera_merlin_burst_adapter\" for hierarchy \"simple_system:u0\|simple_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:burst_adapter\"" {  } { { "simple_system/synthesis/submodules/simple_system_mm_interconnect_0.v" "burst_adapter" { Text "/home/cubic/cubic_soc_board/uc_davis/simple_system/synthesis/submodules/simple_system_mm_interconnect_0.v" 3275 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1432682909236 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter_full simple_system:u0\|simple_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:burst_adapter\|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba " "Elaborating entity \"altera_merlin_burst_adapter_full\" for hierarchy \"simple_system:u0\|simple_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:burst_adapter\|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba\"" {  } { { "simple_system/synthesis/submodules/altera_merlin_burst_adapter.sv" "altera_merlin_burst_adapter_full.the_ba" { Text "/home/cubic/cubic_soc_board/uc_davis/simple_system/synthesis/submodules/altera_merlin_burst_adapter.sv" 372 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1432682909250 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_address_alignment simple_system:u0\|simple_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:burst_adapter\|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba\|altera_merlin_address_alignment:align_address_to_size " "Elaborating entity \"altera_merlin_address_alignment\" for hierarchy \"simple_system:u0\|simple_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:burst_adapter\|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba\|altera_merlin_address_alignment:align_address_to_size\"" {  } { { "simple_system/synthesis/submodules/altera_merlin_burst_adapter.sv" "align_address_to_size" { Text "/home/cubic/cubic_soc_board/uc_davis/simple_system/synthesis/submodules/altera_merlin_burst_adapter.sv" 979 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1432682909304 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter_burstwrap_increment simple_system:u0\|simple_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:burst_adapter\|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba\|altera_merlin_burst_adapter_burstwrap_increment:the_burstwrap_increment " "Elaborating entity \"altera_merlin_burst_adapter_burstwrap_increment\" for hierarchy \"simple_system:u0\|simple_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:burst_adapter\|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba\|altera_merlin_burst_adapter_burstwrap_increment:the_burstwrap_increment\"" {  } { { "simple_system/synthesis/submodules/altera_merlin_burst_adapter.sv" "the_burstwrap_increment" { Text "/home/cubic/cubic_soc_board/uc_davis/simple_system/synthesis/submodules/altera_merlin_burst_adapter.sv" 1180 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1432682909312 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter_min simple_system:u0\|simple_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:burst_adapter\|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba\|altera_merlin_burst_adapter_min:the_min " "Elaborating entity \"altera_merlin_burst_adapter_min\" for hierarchy \"simple_system:u0\|simple_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:burst_adapter\|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba\|altera_merlin_burst_adapter_min:the_min\"" {  } { { "simple_system/synthesis/submodules/altera_merlin_burst_adapter.sv" "the_min" { Text "/home/cubic/cubic_soc_board/uc_davis/simple_system/synthesis/submodules/altera_merlin_burst_adapter.sv" 1205 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1432682909316 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter_subtractor simple_system:u0\|simple_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:burst_adapter\|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba\|altera_merlin_burst_adapter_min:the_min\|altera_merlin_burst_adapter_subtractor:ab_sub " "Elaborating entity \"altera_merlin_burst_adapter_subtractor\" for hierarchy \"simple_system:u0\|simple_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:burst_adapter\|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba\|altera_merlin_burst_adapter_min:the_min\|altera_merlin_burst_adapter_subtractor:ab_sub\"" {  } { { "simple_system/synthesis/submodules/altera_merlin_burst_adapter.sv" "ab_sub" { Text "/home/cubic/cubic_soc_board/uc_davis/simple_system/synthesis/submodules/altera_merlin_burst_adapter.sv" 157 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1432682909324 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter_adder simple_system:u0\|simple_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:burst_adapter\|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba\|altera_merlin_burst_adapter_min:the_min\|altera_merlin_burst_adapter_subtractor:ab_sub\|altera_merlin_burst_adapter_adder:subtract " "Elaborating entity \"altera_merlin_burst_adapter_adder\" for hierarchy \"simple_system:u0\|simple_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:burst_adapter\|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba\|altera_merlin_burst_adapter_min:the_min\|altera_merlin_burst_adapter_subtractor:ab_sub\|altera_merlin_burst_adapter_adder:subtract\"" {  } { { "simple_system/synthesis/submodules/altera_merlin_burst_adapter.sv" "subtract" { Text "/home/cubic/cubic_soc_board/uc_davis/simple_system/synthesis/submodules/altera_merlin_burst_adapter.sv" 88 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1432682909328 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter simple_system:u0\|simple_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:burst_adapter_001 " "Elaborating entity \"altera_merlin_burst_adapter\" for hierarchy \"simple_system:u0\|simple_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:burst_adapter_001\"" {  } { { "simple_system/synthesis/submodules/simple_system_mm_interconnect_0.v" "burst_adapter_001" { Text "/home/cubic/cubic_soc_board/uc_davis/simple_system/synthesis/submodules/simple_system_mm_interconnect_0.v" 3323 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1432682909353 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter_full simple_system:u0\|simple_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:burst_adapter_001\|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba " "Elaborating entity \"altera_merlin_burst_adapter_full\" for hierarchy \"simple_system:u0\|simple_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:burst_adapter_001\|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba\"" {  } { { "simple_system/synthesis/submodules/altera_merlin_burst_adapter.sv" "altera_merlin_burst_adapter_full.the_ba" { Text "/home/cubic/cubic_soc_board/uc_davis/simple_system/synthesis/submodules/altera_merlin_burst_adapter.sv" 372 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1432682909363 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_address_alignment simple_system:u0\|simple_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:burst_adapter_001\|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba\|altera_merlin_address_alignment:align_address_to_size " "Elaborating entity \"altera_merlin_address_alignment\" for hierarchy \"simple_system:u0\|simple_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:burst_adapter_001\|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba\|altera_merlin_address_alignment:align_address_to_size\"" {  } { { "simple_system/synthesis/submodules/altera_merlin_burst_adapter.sv" "align_address_to_size" { Text "/home/cubic/cubic_soc_board/uc_davis/simple_system/synthesis/submodules/altera_merlin_burst_adapter.sv" 979 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1432682909414 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "simple_system_mm_interconnect_0_cmd_xbar_demux simple_system:u0\|simple_system_mm_interconnect_0:mm_interconnect_0\|simple_system_mm_interconnect_0_cmd_xbar_demux:cmd_xbar_demux " "Elaborating entity \"simple_system_mm_interconnect_0_cmd_xbar_demux\" for hierarchy \"simple_system:u0\|simple_system_mm_interconnect_0:mm_interconnect_0\|simple_system_mm_interconnect_0_cmd_xbar_demux:cmd_xbar_demux\"" {  } { { "simple_system/synthesis/submodules/simple_system_mm_interconnect_0.v" "cmd_xbar_demux" { Text "/home/cubic/cubic_soc_board/uc_davis/simple_system/synthesis/submodules/simple_system_mm_interconnect_0.v" 3580 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1432682909888 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "simple_system_mm_interconnect_0_cmd_xbar_demux_002 simple_system:u0\|simple_system_mm_interconnect_0:mm_interconnect_0\|simple_system_mm_interconnect_0_cmd_xbar_demux_002:cmd_xbar_demux_002 " "Elaborating entity \"simple_system_mm_interconnect_0_cmd_xbar_demux_002\" for hierarchy \"simple_system:u0\|simple_system_mm_interconnect_0:mm_interconnect_0\|simple_system_mm_interconnect_0_cmd_xbar_demux_002:cmd_xbar_demux_002\"" {  } { { "simple_system/synthesis/submodules/simple_system_mm_interconnect_0.v" "cmd_xbar_demux_002" { Text "/home/cubic/cubic_soc_board/uc_davis/simple_system/synthesis/submodules/simple_system_mm_interconnect_0.v" 3650 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1432682910026 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "simple_system_mm_interconnect_0_cmd_xbar_demux_003 simple_system:u0\|simple_system_mm_interconnect_0:mm_interconnect_0\|simple_system_mm_interconnect_0_cmd_xbar_demux_003:cmd_xbar_demux_003 " "Elaborating entity \"simple_system_mm_interconnect_0_cmd_xbar_demux_003\" for hierarchy \"simple_system:u0\|simple_system_mm_interconnect_0:mm_interconnect_0\|simple_system_mm_interconnect_0_cmd_xbar_demux_003:cmd_xbar_demux_003\"" {  } { { "simple_system/synthesis/submodules/simple_system_mm_interconnect_0.v" "cmd_xbar_demux_003" { Text "/home/cubic/cubic_soc_board/uc_davis/simple_system/synthesis/submodules/simple_system_mm_interconnect_0.v" 3697 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1432682910179 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "simple_system_mm_interconnect_0_cmd_xbar_mux simple_system:u0\|simple_system_mm_interconnect_0:mm_interconnect_0\|simple_system_mm_interconnect_0_cmd_xbar_mux:cmd_xbar_mux " "Elaborating entity \"simple_system_mm_interconnect_0_cmd_xbar_mux\" for hierarchy \"simple_system:u0\|simple_system_mm_interconnect_0:mm_interconnect_0\|simple_system_mm_interconnect_0_cmd_xbar_mux:cmd_xbar_mux\"" {  } { { "simple_system/synthesis/submodules/simple_system_mm_interconnect_0.v" "cmd_xbar_mux" { Text "/home/cubic/cubic_soc_board/uc_davis/simple_system/synthesis/submodules/simple_system_mm_interconnect_0.v" 3773 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1432682910292 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator simple_system:u0\|simple_system_mm_interconnect_0:mm_interconnect_0\|simple_system_mm_interconnect_0_cmd_xbar_mux:cmd_xbar_mux\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"simple_system:u0\|simple_system_mm_interconnect_0:mm_interconnect_0\|simple_system_mm_interconnect_0_cmd_xbar_mux:cmd_xbar_mux\|altera_merlin_arbitrator:arb\"" {  } { { "simple_system/synthesis/submodules/simple_system_mm_interconnect_0_cmd_xbar_mux.sv" "arb" { Text "/home/cubic/cubic_soc_board/uc_davis/simple_system/synthesis/submodules/simple_system_mm_interconnect_0_cmd_xbar_mux.sv" 287 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1432682910390 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder simple_system:u0\|simple_system_mm_interconnect_0:mm_interconnect_0\|simple_system_mm_interconnect_0_cmd_xbar_mux:cmd_xbar_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"simple_system:u0\|simple_system_mm_interconnect_0:mm_interconnect_0\|simple_system_mm_interconnect_0_cmd_xbar_mux:cmd_xbar_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "simple_system/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "/home/cubic/cubic_soc_board/uc_davis/simple_system/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1432682910395 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "simple_system_mm_interconnect_0_cmd_xbar_mux_001 simple_system:u0\|simple_system_mm_interconnect_0:mm_interconnect_0\|simple_system_mm_interconnect_0_cmd_xbar_mux_001:cmd_xbar_mux_001 " "Elaborating entity \"simple_system_mm_interconnect_0_cmd_xbar_mux_001\" for hierarchy \"simple_system:u0\|simple_system_mm_interconnect_0:mm_interconnect_0\|simple_system_mm_interconnect_0_cmd_xbar_mux_001:cmd_xbar_mux_001\"" {  } { { "simple_system/synthesis/submodules/simple_system_mm_interconnect_0.v" "cmd_xbar_mux_001" { Text "/home/cubic/cubic_soc_board/uc_davis/simple_system/synthesis/submodules/simple_system_mm_interconnect_0.v" 3802 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1432682910401 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "simple_system_mm_interconnect_0_rsp_xbar_demux simple_system:u0\|simple_system_mm_interconnect_0:mm_interconnect_0\|simple_system_mm_interconnect_0_rsp_xbar_demux:rsp_xbar_demux " "Elaborating entity \"simple_system_mm_interconnect_0_rsp_xbar_demux\" for hierarchy \"simple_system:u0\|simple_system_mm_interconnect_0:mm_interconnect_0\|simple_system_mm_interconnect_0_rsp_xbar_demux:rsp_xbar_demux\"" {  } { { "simple_system/synthesis/submodules/simple_system_mm_interconnect_0.v" "rsp_xbar_demux" { Text "/home/cubic/cubic_soc_board/uc_davis/simple_system/synthesis/submodules/simple_system_mm_interconnect_0.v" 3976 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1432682910584 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "simple_system_mm_interconnect_0_rsp_xbar_demux_001 simple_system:u0\|simple_system_mm_interconnect_0:mm_interconnect_0\|simple_system_mm_interconnect_0_rsp_xbar_demux_001:rsp_xbar_demux_001 " "Elaborating entity \"simple_system_mm_interconnect_0_rsp_xbar_demux_001\" for hierarchy \"simple_system:u0\|simple_system_mm_interconnect_0:mm_interconnect_0\|simple_system_mm_interconnect_0_rsp_xbar_demux_001:rsp_xbar_demux_001\"" {  } { { "simple_system/synthesis/submodules/simple_system_mm_interconnect_0.v" "rsp_xbar_demux_001" { Text "/home/cubic/cubic_soc_board/uc_davis/simple_system/synthesis/submodules/simple_system_mm_interconnect_0.v" 4005 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1432682910682 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "simple_system_mm_interconnect_0_rsp_xbar_mux simple_system:u0\|simple_system_mm_interconnect_0:mm_interconnect_0\|simple_system_mm_interconnect_0_rsp_xbar_mux:rsp_xbar_mux " "Elaborating entity \"simple_system_mm_interconnect_0_rsp_xbar_mux\" for hierarchy \"simple_system:u0\|simple_system_mm_interconnect_0:mm_interconnect_0\|simple_system_mm_interconnect_0_rsp_xbar_mux:rsp_xbar_mux\"" {  } { { "simple_system/synthesis/submodules/simple_system_mm_interconnect_0.v" "rsp_xbar_mux" { Text "/home/cubic/cubic_soc_board/uc_davis/simple_system/synthesis/submodules/simple_system_mm_interconnect_0.v" 4167 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1432682910812 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "simple_system_mm_interconnect_0_rsp_xbar_mux_002 simple_system:u0\|simple_system_mm_interconnect_0:mm_interconnect_0\|simple_system_mm_interconnect_0_rsp_xbar_mux_002:rsp_xbar_mux_002 " "Elaborating entity \"simple_system_mm_interconnect_0_rsp_xbar_mux_002\" for hierarchy \"simple_system:u0\|simple_system_mm_interconnect_0:mm_interconnect_0\|simple_system_mm_interconnect_0_rsp_xbar_mux_002:rsp_xbar_mux_002\"" {  } { { "simple_system/synthesis/submodules/simple_system_mm_interconnect_0.v" "rsp_xbar_mux_002" { Text "/home/cubic/cubic_soc_board/uc_davis/simple_system/synthesis/submodules/simple_system_mm_interconnect_0.v" 4237 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1432682910881 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator simple_system:u0\|simple_system_mm_interconnect_0:mm_interconnect_0\|simple_system_mm_interconnect_0_rsp_xbar_mux_002:rsp_xbar_mux_002\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"simple_system:u0\|simple_system_mm_interconnect_0:mm_interconnect_0\|simple_system_mm_interconnect_0_rsp_xbar_mux_002:rsp_xbar_mux_002\|altera_merlin_arbitrator:arb\"" {  } { { "simple_system/synthesis/submodules/simple_system_mm_interconnect_0_rsp_xbar_mux_002.sv" "arb" { Text "/home/cubic/cubic_soc_board/uc_davis/simple_system/synthesis/submodules/simple_system_mm_interconnect_0_rsp_xbar_mux_002.sv" 376 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1432682911519 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder simple_system:u0\|simple_system_mm_interconnect_0:mm_interconnect_0\|simple_system_mm_interconnect_0_rsp_xbar_mux_002:rsp_xbar_mux_002\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"simple_system:u0\|simple_system_mm_interconnect_0:mm_interconnect_0\|simple_system_mm_interconnect_0_rsp_xbar_mux_002:rsp_xbar_mux_002\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "simple_system/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "/home/cubic/cubic_soc_board/uc_davis/simple_system/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1432682911527 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "simple_system_mm_interconnect_0_rsp_xbar_mux_003 simple_system:u0\|simple_system_mm_interconnect_0:mm_interconnect_0\|simple_system_mm_interconnect_0_rsp_xbar_mux_003:rsp_xbar_mux_003 " "Elaborating entity \"simple_system_mm_interconnect_0_rsp_xbar_mux_003\" for hierarchy \"simple_system:u0\|simple_system_mm_interconnect_0:mm_interconnect_0\|simple_system_mm_interconnect_0_rsp_xbar_mux_003:rsp_xbar_mux_003\"" {  } { { "simple_system/synthesis/submodules/simple_system_mm_interconnect_0.v" "rsp_xbar_mux_003" { Text "/home/cubic/cubic_soc_board/uc_davis/simple_system/synthesis/submodules/simple_system_mm_interconnect_0.v" 4284 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1432682911534 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator simple_system:u0\|simple_system_mm_interconnect_0:mm_interconnect_0\|simple_system_mm_interconnect_0_rsp_xbar_mux_003:rsp_xbar_mux_003\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"simple_system:u0\|simple_system_mm_interconnect_0:mm_interconnect_0\|simple_system_mm_interconnect_0_rsp_xbar_mux_003:rsp_xbar_mux_003\|altera_merlin_arbitrator:arb\"" {  } { { "simple_system/synthesis/submodules/simple_system_mm_interconnect_0_rsp_xbar_mux_003.sv" "arb" { Text "/home/cubic/cubic_soc_board/uc_davis/simple_system/synthesis/submodules/simple_system_mm_interconnect_0_rsp_xbar_mux_003.sv" 360 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1432682911817 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder simple_system:u0\|simple_system_mm_interconnect_0:mm_interconnect_0\|simple_system_mm_interconnect_0_rsp_xbar_mux_003:rsp_xbar_mux_003\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"simple_system:u0\|simple_system_mm_interconnect_0:mm_interconnect_0\|simple_system_mm_interconnect_0_rsp_xbar_mux_003:rsp_xbar_mux_003\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "simple_system/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "/home/cubic/cubic_soc_board/uc_davis/simple_system/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1432682911835 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_width_adapter simple_system:u0\|simple_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:width_adapter " "Elaborating entity \"altera_merlin_width_adapter\" for hierarchy \"simple_system:u0\|simple_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:width_adapter\"" {  } { { "simple_system/synthesis/submodules/simple_system_mm_interconnect_0.v" "width_adapter" { Text "/home/cubic/cubic_soc_board/uc_davis/simple_system/synthesis/submodules/simple_system_mm_interconnect_0.v" 4395 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1432682911851 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "aligned_addr altera_merlin_width_adapter.sv(728) " "Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(728): object \"aligned_addr\" assigned a value but never read" {  } { { "simple_system/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "/home/cubic/cubic_soc_board/uc_davis/simple_system/synthesis/submodules/altera_merlin_width_adapter.sv" 728 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1432682911875 "|simple_io|simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:width_adapter"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "aligned_byte_cnt altera_merlin_width_adapter.sv(729) " "Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(729): object \"aligned_byte_cnt\" assigned a value but never read" {  } { { "simple_system/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "/home/cubic/cubic_soc_board/uc_davis/simple_system/synthesis/submodules/altera_merlin_width_adapter.sv" 729 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1432682911876 "|simple_io|simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:width_adapter"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_width_adapter simple_system:u0\|simple_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:width_adapter_001 " "Elaborating entity \"altera_merlin_width_adapter\" for hierarchy \"simple_system:u0\|simple_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:width_adapter_001\"" {  } { { "simple_system/synthesis/submodules/simple_system_mm_interconnect_0.v" "width_adapter_001" { Text "/home/cubic/cubic_soc_board/uc_davis/simple_system/synthesis/submodules/simple_system_mm_interconnect_0.v" 4459 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1432682912017 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "data_reg altera_merlin_width_adapter.sv(447) " "Verilog HDL Always Construct warning at altera_merlin_width_adapter.sv(447): inferring latch(es) for variable \"data_reg\", which holds its previous value in one or more paths through the always construct" {  } { { "simple_system/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "/home/cubic/cubic_soc_board/uc_davis/simple_system/synthesis/submodules/altera_merlin_width_adapter.sv" 447 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1432682912036 "|simple_io|simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:width_adapter_001"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "byteen_reg altera_merlin_width_adapter.sv(447) " "Verilog HDL Always Construct warning at altera_merlin_width_adapter.sv(447): inferring latch(es) for variable \"byteen_reg\", which holds its previous value in one or more paths through the always construct" {  } { { "simple_system/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "/home/cubic/cubic_soc_board/uc_davis/simple_system/synthesis/submodules/altera_merlin_width_adapter.sv" 447 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1432682912036 "|simple_io|simple_system:u0|simple_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:width_adapter_001"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_address_alignment simple_system:u0\|simple_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:width_adapter_001\|altera_merlin_address_alignment:check_and_align_address_to_size " "Elaborating entity \"altera_merlin_address_alignment\" for hierarchy \"simple_system:u0\|simple_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:width_adapter_001\|altera_merlin_address_alignment:check_and_align_address_to_size\"" {  } { { "simple_system/synthesis/submodules/altera_merlin_width_adapter.sv" "check_and_align_address_to_size" { Text "/home/cubic/cubic_soc_board/uc_davis/simple_system/synthesis/submodules/altera_merlin_width_adapter.sv" 378 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1432682912078 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "simple_system_mm_interconnect_1 simple_system:u0\|simple_system_mm_interconnect_1:mm_interconnect_1 " "Elaborating entity \"simple_system_mm_interconnect_1\" for hierarchy \"simple_system:u0\|simple_system_mm_interconnect_1:mm_interconnect_1\"" {  } { { "simple_system/synthesis/simple_system.v" "mm_interconnect_1" { Text "/home/cubic/cubic_soc_board/uc_davis/simple_system/synthesis/simple_system.v" 768 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1432682912088 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent simple_system:u0\|simple_system_mm_interconnect_1:mm_interconnect_1\|altera_merlin_master_agent:hps_master_master_translator_avalon_universal_master_0_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"simple_system:u0\|simple_system_mm_interconnect_1:mm_interconnect_1\|altera_merlin_master_agent:hps_master_master_translator_avalon_universal_master_0_agent\"" {  } { { "simple_system/synthesis/submodules/simple_system_mm_interconnect_1.v" "hps_master_master_translator_avalon_universal_master_0_agent" { Text "/home/cubic/cubic_soc_board/uc_davis/simple_system/synthesis/submodules/simple_system_mm_interconnect_1.v" 327 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1432682912616 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_axi_slave_ni simple_system:u0\|simple_system_mm_interconnect_1:mm_interconnect_1\|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent " "Elaborating entity \"altera_merlin_axi_slave_ni\" for hierarchy \"simple_system:u0\|simple_system_mm_interconnect_1:mm_interconnect_1\|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent\"" {  } { { "simple_system/synthesis/submodules/simple_system_mm_interconnect_1.v" "hps_0_f2h_axi_slave_agent" { Text "/home/cubic/cubic_soc_board/uc_davis/simple_system/synthesis/submodules/simple_system_mm_interconnect_1.v" 446 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1432682912639 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "write_cmd_qos altera_merlin_axi_slave_ni.sv(233) " "Verilog HDL or VHDL warning at altera_merlin_axi_slave_ni.sv(233): object \"write_cmd_qos\" assigned a value but never read" {  } { { "simple_system/synthesis/submodules/altera_merlin_axi_slave_ni.sv" "" { Text "/home/cubic/cubic_soc_board/uc_davis/simple_system/synthesis/submodules/altera_merlin_axi_slave_ni.sv" 233 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1432682912645 "|simple_io|simple_system:u0|simple_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "read_cmd_qos altera_merlin_axi_slave_ni.sv(250) " "Verilog HDL or VHDL warning at altera_merlin_axi_slave_ni.sv(250): object \"read_cmd_qos\" assigned a value but never read" {  } { { "simple_system/synthesis/submodules/altera_merlin_axi_slave_ni.sv" "" { Text "/home/cubic/cubic_soc_board/uc_davis/simple_system/synthesis/submodules/altera_merlin_axi_slave_ni.sv" 250 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1432682912645 "|simple_io|simple_system:u0|simple_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 2 altera_merlin_axi_slave_ni.sv(443) " "Verilog HDL assignment warning at altera_merlin_axi_slave_ni.sv(443): truncated value with size 8 to match size of target (2)" {  } { { "simple_system/synthesis/submodules/altera_merlin_axi_slave_ni.sv" "" { Text "/home/cubic/cubic_soc_board/uc_davis/simple_system/synthesis/submodules/altera_merlin_axi_slave_ni.sv" 443 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1432682912648 "|simple_io|simple_system:u0|simple_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 2 altera_merlin_axi_slave_ni.sv(674) " "Verilog HDL assignment warning at altera_merlin_axi_slave_ni.sv(674): truncated value with size 8 to match size of target (2)" {  } { { "simple_system/synthesis/submodules/altera_merlin_axi_slave_ni.sv" "" { Text "/home/cubic/cubic_soc_board/uc_davis/simple_system/synthesis/submodules/altera_merlin_axi_slave_ni.sv" 674 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1432682912653 "|simple_io|simple_system:u0|simple_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo simple_system:u0\|simple_system_mm_interconnect_1:mm_interconnect_1\|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent\|altera_avalon_sc_fifo:write_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"simple_system:u0\|simple_system_mm_interconnect_1:mm_interconnect_1\|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent\|altera_avalon_sc_fifo:write_rsp_fifo\"" {  } { { "simple_system/synthesis/submodules/altera_merlin_axi_slave_ni.sv" "write_rsp_fifo" { Text "/home/cubic/cubic_soc_board/uc_davis/simple_system/synthesis/submodules/altera_merlin_axi_slave_ni.sv" 796 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1432682912687 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "simple_system_mm_interconnect_1_addr_router simple_system:u0\|simple_system_mm_interconnect_1:mm_interconnect_1\|simple_system_mm_interconnect_1_addr_router:addr_router " "Elaborating entity \"simple_system_mm_interconnect_1_addr_router\" for hierarchy \"simple_system:u0\|simple_system_mm_interconnect_1:mm_interconnect_1\|simple_system_mm_interconnect_1_addr_router:addr_router\"" {  } { { "simple_system/synthesis/submodules/simple_system_mm_interconnect_1.v" "addr_router" { Text "/home/cubic/cubic_soc_board/uc_davis/simple_system/synthesis/submodules/simple_system_mm_interconnect_1.v" 462 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1432682912962 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "address simple_system_mm_interconnect_1_addr_router.sv(156) " "Verilog HDL or VHDL warning at simple_system_mm_interconnect_1_addr_router.sv(156): object \"address\" assigned a value but never read" {  } { { "simple_system/synthesis/submodules/simple_system_mm_interconnect_1_addr_router.sv" "" { Text "/home/cubic/cubic_soc_board/uc_davis/simple_system/synthesis/submodules/simple_system_mm_interconnect_1_addr_router.sv" 156 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1432682912986 "|simple_io|simple_system:u0|simple_system_mm_interconnect_1:mm_interconnect_1|simple_system_mm_interconnect_1_addr_router:addr_router"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "simple_system_mm_interconnect_1_addr_router_default_decode simple_system:u0\|simple_system_mm_interconnect_1:mm_interconnect_1\|simple_system_mm_interconnect_1_addr_router:addr_router\|simple_system_mm_interconnect_1_addr_router_default_decode:the_default_decode " "Elaborating entity \"simple_system_mm_interconnect_1_addr_router_default_decode\" for hierarchy \"simple_system:u0\|simple_system_mm_interconnect_1:mm_interconnect_1\|simple_system_mm_interconnect_1_addr_router:addr_router\|simple_system_mm_interconnect_1_addr_router_default_decode:the_default_decode\"" {  } { { "simple_system/synthesis/submodules/simple_system_mm_interconnect_1_addr_router.sv" "the_default_decode" { Text "/home/cubic/cubic_soc_board/uc_davis/simple_system/synthesis/submodules/simple_system_mm_interconnect_1_addr_router.sv" 190 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1432682912992 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "simple_system_mm_interconnect_1_id_router simple_system:u0\|simple_system_mm_interconnect_1:mm_interconnect_1\|simple_system_mm_interconnect_1_id_router:id_router " "Elaborating entity \"simple_system_mm_interconnect_1_id_router\" for hierarchy \"simple_system:u0\|simple_system_mm_interconnect_1:mm_interconnect_1\|simple_system_mm_interconnect_1_id_router:id_router\"" {  } { { "simple_system/synthesis/submodules/simple_system_mm_interconnect_1.v" "id_router" { Text "/home/cubic/cubic_soc_board/uc_davis/simple_system/synthesis/submodules/simple_system_mm_interconnect_1.v" 478 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1432682912995 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "simple_system_mm_interconnect_1_id_router_default_decode simple_system:u0\|simple_system_mm_interconnect_1:mm_interconnect_1\|simple_system_mm_interconnect_1_id_router:id_router\|simple_system_mm_interconnect_1_id_router_default_decode:the_default_decode " "Elaborating entity \"simple_system_mm_interconnect_1_id_router_default_decode\" for hierarchy \"simple_system:u0\|simple_system_mm_interconnect_1:mm_interconnect_1\|simple_system_mm_interconnect_1_id_router:id_router\|simple_system_mm_interconnect_1_id_router_default_decode:the_default_decode\"" {  } { { "simple_system/synthesis/submodules/simple_system_mm_interconnect_1_id_router.sv" "the_default_decode" { Text "/home/cubic/cubic_soc_board/uc_davis/simple_system/synthesis/submodules/simple_system_mm_interconnect_1_id_router.sv" 175 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1432682913004 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_traffic_limiter simple_system:u0\|simple_system_mm_interconnect_1:mm_interconnect_1\|altera_merlin_traffic_limiter:limiter " "Elaborating entity \"altera_merlin_traffic_limiter\" for hierarchy \"simple_system:u0\|simple_system_mm_interconnect_1:mm_interconnect_1\|altera_merlin_traffic_limiter:limiter\"" {  } { { "simple_system/synthesis/submodules/simple_system_mm_interconnect_1.v" "limiter" { Text "/home/cubic/cubic_soc_board/uc_davis/simple_system/synthesis/submodules/simple_system_mm_interconnect_1.v" 542 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1432682913010 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "simple_system_mm_interconnect_1_cmd_xbar_demux simple_system:u0\|simple_system_mm_interconnect_1:mm_interconnect_1\|simple_system_mm_interconnect_1_cmd_xbar_demux:cmd_xbar_demux " "Elaborating entity \"simple_system_mm_interconnect_1_cmd_xbar_demux\" for hierarchy \"simple_system:u0\|simple_system_mm_interconnect_1:mm_interconnect_1\|simple_system_mm_interconnect_1_cmd_xbar_demux:cmd_xbar_demux\"" {  } { { "simple_system/synthesis/submodules/simple_system_mm_interconnect_1.v" "cmd_xbar_demux" { Text "/home/cubic/cubic_soc_board/uc_davis/simple_system/synthesis/submodules/simple_system_mm_interconnect_1.v" 565 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1432682913027 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "simple_system_mm_interconnect_1_cmd_xbar_mux simple_system:u0\|simple_system_mm_interconnect_1:mm_interconnect_1\|simple_system_mm_interconnect_1_cmd_xbar_mux:cmd_xbar_mux " "Elaborating entity \"simple_system_mm_interconnect_1_cmd_xbar_mux\" for hierarchy \"simple_system:u0\|simple_system_mm_interconnect_1:mm_interconnect_1\|simple_system_mm_interconnect_1_cmd_xbar_mux:cmd_xbar_mux\"" {  } { { "simple_system/synthesis/submodules/simple_system_mm_interconnect_1.v" "cmd_xbar_mux" { Text "/home/cubic/cubic_soc_board/uc_davis/simple_system/synthesis/submodules/simple_system_mm_interconnect_1.v" 582 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1432682913034 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "simple_system_mm_interconnect_1_rsp_xbar_demux simple_system:u0\|simple_system_mm_interconnect_1:mm_interconnect_1\|simple_system_mm_interconnect_1_rsp_xbar_demux:rsp_xbar_demux " "Elaborating entity \"simple_system_mm_interconnect_1_rsp_xbar_demux\" for hierarchy \"simple_system:u0\|simple_system_mm_interconnect_1:mm_interconnect_1\|simple_system_mm_interconnect_1_rsp_xbar_demux:rsp_xbar_demux\"" {  } { { "simple_system/synthesis/submodules/simple_system_mm_interconnect_1.v" "rsp_xbar_demux" { Text "/home/cubic/cubic_soc_board/uc_davis/simple_system/synthesis/submodules/simple_system_mm_interconnect_1.v" 616 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1432682913041 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "simple_system_mm_interconnect_1_rsp_xbar_mux simple_system:u0\|simple_system_mm_interconnect_1:mm_interconnect_1\|simple_system_mm_interconnect_1_rsp_xbar_mux:rsp_xbar_mux " "Elaborating entity \"simple_system_mm_interconnect_1_rsp_xbar_mux\" for hierarchy \"simple_system:u0\|simple_system_mm_interconnect_1:mm_interconnect_1\|simple_system_mm_interconnect_1_rsp_xbar_mux:rsp_xbar_mux\"" {  } { { "simple_system/synthesis/submodules/simple_system_mm_interconnect_1.v" "rsp_xbar_mux" { Text "/home/cubic/cubic_soc_board/uc_davis/simple_system/synthesis/submodules/simple_system_mm_interconnect_1.v" 656 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1432682913049 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator simple_system:u0\|simple_system_mm_interconnect_1:mm_interconnect_1\|simple_system_mm_interconnect_1_rsp_xbar_mux:rsp_xbar_mux\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"simple_system:u0\|simple_system_mm_interconnect_1:mm_interconnect_1\|simple_system_mm_interconnect_1_rsp_xbar_mux:rsp_xbar_mux\|altera_merlin_arbitrator:arb\"" {  } { { "simple_system/synthesis/submodules/simple_system_mm_interconnect_1_rsp_xbar_mux.sv" "arb" { Text "/home/cubic/cubic_soc_board/uc_davis/simple_system/synthesis/submodules/simple_system_mm_interconnect_1_rsp_xbar_mux.sv" 296 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1432682913064 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder simple_system:u0\|simple_system_mm_interconnect_1:mm_interconnect_1\|simple_system_mm_interconnect_1_rsp_xbar_mux:rsp_xbar_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"simple_system:u0\|simple_system_mm_interconnect_1:mm_interconnect_1\|simple_system_mm_interconnect_1_rsp_xbar_mux:rsp_xbar_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "simple_system/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "/home/cubic/cubic_soc_board/uc_davis/simple_system/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1432682913069 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_width_adapter simple_system:u0\|simple_system_mm_interconnect_1:mm_interconnect_1\|altera_merlin_width_adapter:width_adapter " "Elaborating entity \"altera_merlin_width_adapter\" for hierarchy \"simple_system:u0\|simple_system_mm_interconnect_1:mm_interconnect_1\|altera_merlin_width_adapter:width_adapter\"" {  } { { "simple_system/synthesis/submodules/simple_system_mm_interconnect_1.v" "width_adapter" { Text "/home/cubic/cubic_soc_board/uc_davis/simple_system/synthesis/submodules/simple_system_mm_interconnect_1.v" 720 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1432682913074 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "aligned_addr altera_merlin_width_adapter.sv(728) " "Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(728): object \"aligned_addr\" assigned a value but never read" {  } { { "simple_system/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "/home/cubic/cubic_soc_board/uc_davis/simple_system/synthesis/submodules/altera_merlin_width_adapter.sv" 728 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1432682913087 "|simple_io|simple_system:u0|simple_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:width_adapter"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "aligned_byte_cnt altera_merlin_width_adapter.sv(729) " "Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(729): object \"aligned_byte_cnt\" assigned a value but never read" {  } { { "simple_system/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "/home/cubic/cubic_soc_board/uc_davis/simple_system/synthesis/submodules/altera_merlin_width_adapter.sv" 729 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1432682913087 "|simple_io|simple_system:u0|simple_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:width_adapter"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_width_adapter simple_system:u0\|simple_system_mm_interconnect_1:mm_interconnect_1\|altera_merlin_width_adapter:width_adapter_002 " "Elaborating entity \"altera_merlin_width_adapter\" for hierarchy \"simple_system:u0\|simple_system_mm_interconnect_1:mm_interconnect_1\|altera_merlin_width_adapter:width_adapter_002\"" {  } { { "simple_system/synthesis/submodules/simple_system_mm_interconnect_1.v" "width_adapter_002" { Text "/home/cubic/cubic_soc_board/uc_davis/simple_system/synthesis/submodules/simple_system_mm_interconnect_1.v" 848 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1432682913139 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "data_reg altera_merlin_width_adapter.sv(447) " "Verilog HDL Always Construct warning at altera_merlin_width_adapter.sv(447): inferring latch(es) for variable \"data_reg\", which holds its previous value in one or more paths through the always construct" {  } { { "simple_system/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "/home/cubic/cubic_soc_board/uc_davis/simple_system/synthesis/submodules/altera_merlin_width_adapter.sv" 447 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1432682913160 "|simple_io|simple_system:u0|simple_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:width_adapter_002"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "byteen_reg altera_merlin_width_adapter.sv(447) " "Verilog HDL Always Construct warning at altera_merlin_width_adapter.sv(447): inferring latch(es) for variable \"byteen_reg\", which holds its previous value in one or more paths through the always construct" {  } { { "simple_system/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "/home/cubic/cubic_soc_board/uc_davis/simple_system/synthesis/submodules/altera_merlin_width_adapter.sv" 447 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1432682913160 "|simple_io|simple_system:u0|simple_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:width_adapter_002"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "simple_system_mm_interconnect_2 simple_system:u0\|simple_system_mm_interconnect_2:mm_interconnect_2 " "Elaborating entity \"simple_system_mm_interconnect_2\" for hierarchy \"simple_system:u0\|simple_system_mm_interconnect_2:mm_interconnect_2\"" {  } { { "simple_system/synthesis/simple_system.v" "mm_interconnect_2" { Text "/home/cubic/cubic_soc_board/uc_davis/simple_system/synthesis/simple_system.v" 792 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1432682913184 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator simple_system:u0\|simple_system_mm_interconnect_2:mm_interconnect_2\|altera_merlin_slave_translator:hps_0_f2h_sdram0_data_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"simple_system:u0\|simple_system_mm_interconnect_2:mm_interconnect_2\|altera_merlin_slave_translator:hps_0_f2h_sdram0_data_translator\"" {  } { { "simple_system/synthesis/submodules/simple_system_mm_interconnect_2.v" "hps_0_f2h_sdram0_data_translator" { Text "/home/cubic/cubic_soc_board/uc_davis/simple_system/synthesis/submodules/simple_system_mm_interconnect_2.v" 253 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1432682914169 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent simple_system:u0\|simple_system_mm_interconnect_2:mm_interconnect_2\|altera_merlin_master_agent:f2sdram_master_master_translator_avalon_universal_master_0_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"simple_system:u0\|simple_system_mm_interconnect_2:mm_interconnect_2\|altera_merlin_master_agent:f2sdram_master_master_translator_avalon_universal_master_0_agent\"" {  } { { "simple_system/synthesis/submodules/simple_system_mm_interconnect_2.v" "f2sdram_master_master_translator_avalon_universal_master_0_agent" { Text "/home/cubic/cubic_soc_board/uc_davis/simple_system/synthesis/submodules/simple_system_mm_interconnect_2.v" 335 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1432682914199 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_agent simple_system:u0\|simple_system_mm_interconnect_2:mm_interconnect_2\|altera_merlin_slave_agent:hps_0_f2h_sdram0_data_translator_avalon_universal_slave_0_agent " "Elaborating entity \"altera_merlin_slave_agent\" for hierarchy \"simple_system:u0\|simple_system_mm_interconnect_2:mm_interconnect_2\|altera_merlin_slave_agent:hps_0_f2h_sdram0_data_translator_avalon_universal_slave_0_agent\"" {  } { { "simple_system/synthesis/submodules/simple_system_mm_interconnect_2.v" "hps_0_f2h_sdram0_data_translator_avalon_universal_slave_0_agent" { Text "/home/cubic/cubic_soc_board/uc_davis/simple_system/synthesis/submodules/simple_system_mm_interconnect_2.v" 418 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1432682914212 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor simple_system:u0\|simple_system_mm_interconnect_2:mm_interconnect_2\|altera_merlin_slave_agent:hps_0_f2h_sdram0_data_translator_avalon_universal_slave_0_agent\|altera_merlin_burst_uncompressor:uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"simple_system:u0\|simple_system_mm_interconnect_2:mm_interconnect_2\|altera_merlin_slave_agent:hps_0_f2h_sdram0_data_translator_avalon_universal_slave_0_agent\|altera_merlin_burst_uncompressor:uncompressor\"" {  } { { "simple_system/synthesis/submodules/altera_merlin_slave_agent.sv" "uncompressor" { Text "/home/cubic/cubic_soc_board/uc_davis/simple_system/synthesis/submodules/altera_merlin_slave_agent.sv" 581 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1432682914263 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo simple_system:u0\|simple_system_mm_interconnect_2:mm_interconnect_2\|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_translator_avalon_universal_slave_0_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"simple_system:u0\|simple_system_mm_interconnect_2:mm_interconnect_2\|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_translator_avalon_universal_slave_0_agent_rsp_fifo\"" {  } { { "simple_system/synthesis/submodules/simple_system_mm_interconnect_2.v" "hps_0_f2h_sdram0_data_translator_avalon_universal_slave_0_agent_rsp_fifo" { Text "/home/cubic/cubic_soc_board/uc_davis/simple_system/synthesis/submodules/simple_system_mm_interconnect_2.v" 459 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1432682914287 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "simple_system_mm_interconnect_2_addr_router simple_system:u0\|simple_system_mm_interconnect_2:mm_interconnect_2\|simple_system_mm_interconnect_2_addr_router:addr_router " "Elaborating entity \"simple_system_mm_interconnect_2_addr_router\" for hierarchy \"simple_system:u0\|simple_system_mm_interconnect_2:mm_interconnect_2\|simple_system_mm_interconnect_2_addr_router:addr_router\"" {  } { { "simple_system/synthesis/submodules/simple_system_mm_interconnect_2.v" "addr_router" { Text "/home/cubic/cubic_soc_board/uc_davis/simple_system/synthesis/submodules/simple_system_mm_interconnect_2.v" 475 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1432682915993 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "simple_system_mm_interconnect_2_addr_router_default_decode simple_system:u0\|simple_system_mm_interconnect_2:mm_interconnect_2\|simple_system_mm_interconnect_2_addr_router:addr_router\|simple_system_mm_interconnect_2_addr_router_default_decode:the_default_decode " "Elaborating entity \"simple_system_mm_interconnect_2_addr_router_default_decode\" for hierarchy \"simple_system:u0\|simple_system_mm_interconnect_2:mm_interconnect_2\|simple_system_mm_interconnect_2_addr_router:addr_router\|simple_system_mm_interconnect_2_addr_router_default_decode:the_default_decode\"" {  } { { "simple_system/synthesis/submodules/simple_system_mm_interconnect_2_addr_router.sv" "the_default_decode" { Text "/home/cubic/cubic_soc_board/uc_davis/simple_system/synthesis/submodules/simple_system_mm_interconnect_2_addr_router.sv" 176 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1432682916020 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "simple_system_mm_interconnect_2_id_router simple_system:u0\|simple_system_mm_interconnect_2:mm_interconnect_2\|simple_system_mm_interconnect_2_id_router:id_router " "Elaborating entity \"simple_system_mm_interconnect_2_id_router\" for hierarchy \"simple_system:u0\|simple_system_mm_interconnect_2:mm_interconnect_2\|simple_system_mm_interconnect_2_id_router:id_router\"" {  } { { "simple_system/synthesis/submodules/simple_system_mm_interconnect_2.v" "id_router" { Text "/home/cubic/cubic_soc_board/uc_davis/simple_system/synthesis/submodules/simple_system_mm_interconnect_2.v" 491 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1432682916023 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "simple_system_mm_interconnect_2_id_router_default_decode simple_system:u0\|simple_system_mm_interconnect_2:mm_interconnect_2\|simple_system_mm_interconnect_2_id_router:id_router\|simple_system_mm_interconnect_2_id_router_default_decode:the_default_decode " "Elaborating entity \"simple_system_mm_interconnect_2_id_router_default_decode\" for hierarchy \"simple_system:u0\|simple_system_mm_interconnect_2:mm_interconnect_2\|simple_system_mm_interconnect_2_id_router:id_router\|simple_system_mm_interconnect_2_id_router_default_decode:the_default_decode\"" {  } { { "simple_system/synthesis/submodules/simple_system_mm_interconnect_2_id_router.sv" "the_default_decode" { Text "/home/cubic/cubic_soc_board/uc_davis/simple_system/synthesis/submodules/simple_system_mm_interconnect_2_id_router.sv" 175 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1432682916035 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "simple_system_mm_interconnect_2_cmd_xbar_demux simple_system:u0\|simple_system_mm_interconnect_2:mm_interconnect_2\|simple_system_mm_interconnect_2_cmd_xbar_demux:cmd_xbar_demux " "Elaborating entity \"simple_system_mm_interconnect_2_cmd_xbar_demux\" for hierarchy \"simple_system:u0\|simple_system_mm_interconnect_2:mm_interconnect_2\|simple_system_mm_interconnect_2_cmd_xbar_demux:cmd_xbar_demux\"" {  } { { "simple_system/synthesis/submodules/simple_system_mm_interconnect_2.v" "cmd_xbar_demux" { Text "/home/cubic/cubic_soc_board/uc_davis/simple_system/synthesis/submodules/simple_system_mm_interconnect_2.v" 508 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1432682916039 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "simple_system_mm_interconnect_2_cmd_xbar_mux simple_system:u0\|simple_system_mm_interconnect_2:mm_interconnect_2\|simple_system_mm_interconnect_2_cmd_xbar_mux:cmd_xbar_mux " "Elaborating entity \"simple_system_mm_interconnect_2_cmd_xbar_mux\" for hierarchy \"simple_system:u0\|simple_system_mm_interconnect_2:mm_interconnect_2\|simple_system_mm_interconnect_2_cmd_xbar_mux:cmd_xbar_mux\"" {  } { { "simple_system/synthesis/submodules/simple_system_mm_interconnect_2.v" "cmd_xbar_mux" { Text "/home/cubic/cubic_soc_board/uc_davis/simple_system/synthesis/submodules/simple_system_mm_interconnect_2.v" 525 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1432682916045 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "simple_system_mm_interconnect_2_rsp_xbar_mux simple_system:u0\|simple_system_mm_interconnect_2:mm_interconnect_2\|simple_system_mm_interconnect_2_rsp_xbar_mux:rsp_xbar_mux " "Elaborating entity \"simple_system_mm_interconnect_2_rsp_xbar_mux\" for hierarchy \"simple_system:u0\|simple_system_mm_interconnect_2:mm_interconnect_2\|simple_system_mm_interconnect_2_rsp_xbar_mux:rsp_xbar_mux\"" {  } { { "simple_system/synthesis/submodules/simple_system_mm_interconnect_2.v" "rsp_xbar_mux" { Text "/home/cubic/cubic_soc_board/uc_davis/simple_system/synthesis/submodules/simple_system_mm_interconnect_2.v" 559 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1432682916053 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_width_adapter simple_system:u0\|simple_system_mm_interconnect_2:mm_interconnect_2\|altera_merlin_width_adapter:width_adapter " "Elaborating entity \"altera_merlin_width_adapter\" for hierarchy \"simple_system:u0\|simple_system_mm_interconnect_2:mm_interconnect_2\|altera_merlin_width_adapter:width_adapter\"" {  } { { "simple_system/synthesis/submodules/simple_system_mm_interconnect_2.v" "width_adapter" { Text "/home/cubic/cubic_soc_board/uc_davis/simple_system/synthesis/submodules/simple_system_mm_interconnect_2.v" 623 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1432682916060 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor simple_system:u0\|simple_system_mm_interconnect_2:mm_interconnect_2\|altera_merlin_width_adapter:width_adapter\|altera_merlin_burst_uncompressor:uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"simple_system:u0\|simple_system_mm_interconnect_2:mm_interconnect_2\|altera_merlin_width_adapter:width_adapter\|altera_merlin_burst_uncompressor:uncompressor\"" {  } { { "simple_system/synthesis/submodules/altera_merlin_width_adapter.sv" "uncompressor" { Text "/home/cubic/cubic_soc_board/uc_davis/simple_system/synthesis/submodules/altera_merlin_width_adapter.sv" 939 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1432682916146 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_width_adapter simple_system:u0\|simple_system_mm_interconnect_2:mm_interconnect_2\|altera_merlin_width_adapter:width_adapter_001 " "Elaborating entity \"altera_merlin_width_adapter\" for hierarchy \"simple_system:u0\|simple_system_mm_interconnect_2:mm_interconnect_2\|altera_merlin_width_adapter:width_adapter_001\"" {  } { { "simple_system/synthesis/submodules/simple_system_mm_interconnect_2.v" "width_adapter_001" { Text "/home/cubic/cubic_soc_board/uc_davis/simple_system/synthesis/submodules/simple_system_mm_interconnect_2.v" 687 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1432682916168 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "simple_system_irq_mapper simple_system:u0\|simple_system_irq_mapper:irq_mapper " "Elaborating entity \"simple_system_irq_mapper\" for hierarchy \"simple_system:u0\|simple_system_irq_mapper:irq_mapper\"" {  } { { "simple_system/synthesis/simple_system.v" "irq_mapper" { Text "/home/cubic/cubic_soc_board/uc_davis/simple_system/synthesis/simple_system.v" 798 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1432682916219 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller simple_system:u0\|altera_reset_controller:rst_controller " "Elaborating entity \"altera_reset_controller\" for hierarchy \"simple_system:u0\|altera_reset_controller:rst_controller\"" {  } { { "simple_system/synthesis/simple_system.v" "rst_controller" { Text "/home/cubic/cubic_soc_board/uc_davis/simple_system/synthesis/simple_system.v" 867 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1432682916223 ""}
{ "Info" "ISCI_START_SUPER_FABRIC_GEN" "sld_hub " "Start IP generation for the debug fabric within sld_hub." {  } {  } 0 11170 "Start IP generation for the debug fabric within %1!s!." 0 0 "Quartus II" 0 -1 1432682924248 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG " "Alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG" {  } {  } 0 11172 "%1!s!" 0 0 "Quartus II" 0 -1 1432682932920 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH " "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH" {  } {  } 0 11172 "%1!s!" 0 0 "Quartus II" 0 -1 1432682933219 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\" " "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\"" {  } {  } 0 11172 "%1!s!" 0 0 "Quartus II" 0 -1 1432682934112 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\" " "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\"" {  } {  } 0 11172 "%1!s!" 0 0 "Quartus II" 0 -1 1432682934138 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\" " "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\"" {  } {  } 0 11172 "%1!s!" 0 0 "Quartus II" 0 -1 1432682934188 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\" " "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\"" {  } {  } 0 11172 "%1!s!" 0 0 "Quartus II" 0 -1 1432682934194 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Done \"alt_sld_fab\" with 5 modules, 5 files " "Alt_sld_fab: Done \"alt_sld_fab\" with 5 modules, 5 files" {  } {  } 0 11172 "%1!s!" 0 0 "Quartus II" 0 -1 1432682934195 ""}
{ "Info" "ISCI_END_SUPER_FABRIC_GEN" "sld_hub " "Finished IP generation for the debug fabric within sld_hub." {  } {  } 0 11171 "Finished IP generation for the debug fabric within %1!s!." 0 0 "Quartus II" 0 -1 1432682934949 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld338641d1/alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld338641d1/alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab " "Found entity 1: alt_sld_fab" {  } { { "db/ip/sld338641d1/alt_sld_fab.v" "" { Text "/home/cubic/cubic_soc_board/uc_davis/db/ip/sld338641d1/alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1432682935121 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1432682935121 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld338641d1/submodules/alt_sld_fab_ident.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld338641d1/submodules/alt_sld_fab_ident.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_ident " "Found entity 1: alt_sld_fab_ident" {  } { { "db/ip/sld338641d1/submodules/alt_sld_fab_ident.sv" "" { Text "/home/cubic/cubic_soc_board/uc_davis/db/ip/sld338641d1/submodules/alt_sld_fab_ident.sv" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1432682935122 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1432682935122 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld338641d1/submodules/alt_sld_fab_presplit.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld338641d1/submodules/alt_sld_fab_presplit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_presplit " "Found entity 1: alt_sld_fab_presplit" {  } { { "db/ip/sld338641d1/submodules/alt_sld_fab_presplit.sv" "" { Text "/home/cubic/cubic_soc_board/uc_davis/db/ip/sld338641d1/submodules/alt_sld_fab_presplit.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1432682935130 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1432682935130 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld338641d1/submodules/alt_sld_fab_sldfabric.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/sld338641d1/submodules/alt_sld_fab_sldfabric.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_sld_fab_sldfabric-rtl " "Found design unit 1: alt_sld_fab_sldfabric-rtl" {  } { { "db/ip/sld338641d1/submodules/alt_sld_fab_sldfabric.vhd" "" { Text "/home/cubic/cubic_soc_board/uc_davis/db/ip/sld338641d1/submodules/alt_sld_fab_sldfabric.vhd" 202 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1432682935173 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_sldfabric " "Found entity 1: alt_sld_fab_sldfabric" {  } { { "db/ip/sld338641d1/submodules/alt_sld_fab_sldfabric.vhd" "" { Text "/home/cubic/cubic_soc_board/uc_davis/db/ip/sld338641d1/submodules/alt_sld_fab_sldfabric.vhd" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1432682935173 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1432682935173 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld338641d1/submodules/alt_sld_fab_splitter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld338641d1/submodules/alt_sld_fab_splitter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_splitter " "Found entity 1: alt_sld_fab_splitter" {  } { { "db/ip/sld338641d1/submodules/alt_sld_fab_splitter.sv" "" { Text "/home/cubic/cubic_soc_board/uc_davis/db/ip/sld338641d1/submodules/alt_sld_fab_splitter.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1432682935196 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1432682935196 ""}
{ "Info" "IOPT_INFERENCING_SUMMARY" "3 " "Inferred 3 megafunctions from design logic" { { "Info" "IINFER_ALTSYNCRAM_INFERRED" "simple_system:u0\|simple_system_f2sdram_master:hps_master\|altera_avalon_sc_fifo:fifo\|mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"simple_system:u0\|simple_system_f2sdram_master:hps_master\|altera_avalon_sc_fifo:fifo\|mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1432682956400 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 8 " "Parameter WIDTH_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1432682956400 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 6 " "Parameter WIDTHAD_A set to 6" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1432682956400 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 64 " "Parameter NUMWORDS_A set to 64" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1432682956400 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 8 " "Parameter WIDTH_B set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1432682956400 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 6 " "Parameter WIDTHAD_B set to 6" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1432682956400 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 64 " "Parameter NUMWORDS_B set to 64" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1432682956400 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1432682956400 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1432682956400 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1432682956400 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1432682956400 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1432682956400 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1432682956400 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1432682956400 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1432682956400 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Quartus II" 0 -1 1432682956400 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "simple_system:u0\|simple_system_f2sdram_master:fpga_master\|altera_avalon_sc_fifo:fifo\|mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"simple_system:u0\|simple_system_f2sdram_master:fpga_master\|altera_avalon_sc_fifo:fifo\|mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1432682956400 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 8 " "Parameter WIDTH_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1432682956400 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 6 " "Parameter WIDTHAD_A set to 6" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1432682956400 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 64 " "Parameter NUMWORDS_A set to 64" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1432682956400 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 8 " "Parameter WIDTH_B set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1432682956400 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 6 " "Parameter WIDTHAD_B set to 6" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1432682956400 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 64 " "Parameter NUMWORDS_B set to 64" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1432682956400 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1432682956400 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1432682956400 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1432682956400 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1432682956400 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1432682956400 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1432682956400 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1432682956400 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1432682956400 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Quartus II" 0 -1 1432682956400 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "simple_system:u0\|simple_system_f2sdram_master:f2sdram_master\|altera_avalon_sc_fifo:fifo\|mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"simple_system:u0\|simple_system_f2sdram_master:f2sdram_master\|altera_avalon_sc_fifo:fifo\|mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1432682956400 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 8 " "Parameter WIDTH_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1432682956400 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 6 " "Parameter WIDTHAD_A set to 6" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1432682956400 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 64 " "Parameter NUMWORDS_A set to 64" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1432682956400 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 8 " "Parameter WIDTH_B set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1432682956400 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 6 " "Parameter WIDTHAD_B set to 6" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1432682956400 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 64 " "Parameter NUMWORDS_B set to 64" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1432682956400 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1432682956400 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1432682956400 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1432682956400 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1432682956400 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1432682956400 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1432682956400 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1432682956400 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1432682956400 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Quartus II" 0 -1 1432682956400 ""}  } {  } 0 19000 "Inferred %1!d! megafunctions from design logic" 0 0 "Quartus II" 0 -1 1432682956400 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "simple_system:u0\|simple_system_f2sdram_master:hps_master\|altera_avalon_sc_fifo:fifo\|altsyncram:mem_rtl_0 " "Elaborated megafunction instantiation \"simple_system:u0\|simple_system_f2sdram_master:hps_master\|altera_avalon_sc_fifo:fifo\|altsyncram:mem_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1432682956443 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "simple_system:u0\|simple_system_f2sdram_master:hps_master\|altera_avalon_sc_fifo:fifo\|altsyncram:mem_rtl_0 " "Instantiated megafunction \"simple_system:u0\|simple_system_f2sdram_master:hps_master\|altera_avalon_sc_fifo:fifo\|altsyncram:mem_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1432682956444 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 8 " "Parameter \"WIDTH_A\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1432682956444 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 6 " "Parameter \"WIDTHAD_A\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1432682956444 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 64 " "Parameter \"NUMWORDS_A\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1432682956444 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 8 " "Parameter \"WIDTH_B\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1432682956444 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 6 " "Parameter \"WIDTHAD_B\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1432682956444 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 64 " "Parameter \"NUMWORDS_B\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1432682956444 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1432682956444 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1432682956444 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1432682956444 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1432682956444 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK0 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1432682956444 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1432682956444 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1432682956444 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter \"READ_DURING_WRITE_MODE_MIXED_PORTS\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1432682956444 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1432682956444 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_g0n1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_g0n1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_g0n1 " "Found entity 1: altsyncram_g0n1" {  } { { "db/altsyncram_g0n1.tdf" "" { Text "/home/cubic/cubic_soc_board/uc_davis/db/altsyncram_g0n1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1432682956485 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1432682956485 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "33 " "33 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Quartus II" 0 -1 1432682957416 ""}
{ "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI_HDR" "" "The following bidir pins have no drivers" { { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "aud_bclk " "Bidir \"aud_bclk\" has no driver" {  } { { "simple_io.v" "" { Text "/home/cubic/cubic_soc_board/uc_davis/simple_io.v" 89 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 3 1432682962451 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "aud_daclrck " "Bidir \"aud_daclrck\" has no driver" {  } { { "simple_io.v" "" { Text "/home/cubic/cubic_soc_board/uc_davis/simple_io.v" 90 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 3 1432682962451 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "aud_adclrck " "Bidir \"aud_adclrck\" has no driver" {  } { { "simple_io.v" "" { Text "/home/cubic/cubic_soc_board/uc_davis/simple_io.v" 91 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 3 1432682962451 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "fpga_sd_D0 " "Bidir \"fpga_sd_D0\" has no driver" {  } { { "simple_io.v" "" { Text "/home/cubic/cubic_soc_board/uc_davis/simple_io.v" 96 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 3 1432682962451 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "fpga_sd_D1 " "Bidir \"fpga_sd_D1\" has no driver" {  } { { "simple_io.v" "" { Text "/home/cubic/cubic_soc_board/uc_davis/simple_io.v" 97 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 3 1432682962451 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "fpga_sd_D2 " "Bidir \"fpga_sd_D2\" has no driver" {  } { { "simple_io.v" "" { Text "/home/cubic/cubic_soc_board/uc_davis/simple_io.v" 98 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 3 1432682962451 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "fpga_sd_D3 " "Bidir \"fpga_sd_D3\" has no driver" {  } { { "simple_io.v" "" { Text "/home/cubic/cubic_soc_board/uc_davis/simple_io.v" 99 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 3 1432682962451 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "fpga_sd_CMD " "Bidir \"fpga_sd_CMD\" has no driver" {  } { { "simple_io.v" "" { Text "/home/cubic/cubic_soc_board/uc_davis/simple_io.v" 100 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 3 1432682962451 ""}  } {  } 0 13039 "The following bidir pins have no drivers" 0 0 "Quartus II" 0 3 1432682962451 ""}
{ "Warning" "WMLS_MLS_ENABLED_OE" "" "TRI or OPNDRN buffers permanently enabled" { { "Warning" "WMLS_MLS_NODE_NAME" "memory_mem_dq\[0\]~synth " "Node \"memory_mem_dq\[0\]~synth\"" {  } { { "simple_io.v" "" { Text "/home/cubic/cubic_soc_board/uc_davis/simple_io.v" 10 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1432682963274 ""} { "Warning" "WMLS_MLS_NODE_NAME" "memory_mem_dq\[1\]~synth " "Node \"memory_mem_dq\[1\]~synth\"" {  } { { "simple_io.v" "" { Text "/home/cubic/cubic_soc_board/uc_davis/simple_io.v" 10 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1432682963274 ""} { "Warning" "WMLS_MLS_NODE_NAME" "memory_mem_dq\[2\]~synth " "Node \"memory_mem_dq\[2\]~synth\"" {  } { { "simple_io.v" "" { Text "/home/cubic/cubic_soc_board/uc_davis/simple_io.v" 10 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1432682963274 ""} { "Warning" "WMLS_MLS_NODE_NAME" "memory_mem_dq\[3\]~synth " "Node \"memory_mem_dq\[3\]~synth\"" {  } { { "simple_io.v" "" { Text "/home/cubic/cubic_soc_board/uc_davis/simple_io.v" 10 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1432682963274 ""} { "Warning" "WMLS_MLS_NODE_NAME" "memory_mem_dq\[4\]~synth " "Node \"memory_mem_dq\[4\]~synth\"" {  } { { "simple_io.v" "" { Text "/home/cubic/cubic_soc_board/uc_davis/simple_io.v" 10 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1432682963274 ""} { "Warning" "WMLS_MLS_NODE_NAME" "memory_mem_dq\[5\]~synth " "Node \"memory_mem_dq\[5\]~synth\"" {  } { { "simple_io.v" "" { Text "/home/cubic/cubic_soc_board/uc_davis/simple_io.v" 10 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1432682963274 ""} { "Warning" "WMLS_MLS_NODE_NAME" "memory_mem_dq\[6\]~synth " "Node \"memory_mem_dq\[6\]~synth\"" {  } { { "simple_io.v" "" { Text "/home/cubic/cubic_soc_board/uc_davis/simple_io.v" 10 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1432682963274 ""} { "Warning" "WMLS_MLS_NODE_NAME" "memory_mem_dq\[7\]~synth " "Node \"memory_mem_dq\[7\]~synth\"" {  } { { "simple_io.v" "" { Text "/home/cubic/cubic_soc_board/uc_davis/simple_io.v" 10 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1432682963274 ""} { "Warning" "WMLS_MLS_NODE_NAME" "memory_mem_dq\[8\]~synth " "Node \"memory_mem_dq\[8\]~synth\"" {  } { { "simple_io.v" "" { Text "/home/cubic/cubic_soc_board/uc_davis/simple_io.v" 10 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1432682963274 ""} { "Warning" "WMLS_MLS_NODE_NAME" "memory_mem_dq\[9\]~synth " "Node \"memory_mem_dq\[9\]~synth\"" {  } { { "simple_io.v" "" { Text "/home/cubic/cubic_soc_board/uc_davis/simple_io.v" 10 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1432682963274 ""} { "Warning" "WMLS_MLS_NODE_NAME" "memory_mem_dq\[10\]~synth " "Node \"memory_mem_dq\[10\]~synth\"" {  } { { "simple_io.v" "" { Text "/home/cubic/cubic_soc_board/uc_davis/simple_io.v" 10 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1432682963274 ""} { "Warning" "WMLS_MLS_NODE_NAME" "memory_mem_dq\[11\]~synth " "Node \"memory_mem_dq\[11\]~synth\"" {  } { { "simple_io.v" "" { Text "/home/cubic/cubic_soc_board/uc_davis/simple_io.v" 10 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1432682963274 ""} { "Warning" "WMLS_MLS_NODE_NAME" "memory_mem_dq\[12\]~synth " "Node \"memory_mem_dq\[12\]~synth\"" {  } { { "simple_io.v" "" { Text "/home/cubic/cubic_soc_board/uc_davis/simple_io.v" 10 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1432682963274 ""} { "Warning" "WMLS_MLS_NODE_NAME" "memory_mem_dq\[13\]~synth " "Node \"memory_mem_dq\[13\]~synth\"" {  } { { "simple_io.v" "" { Text "/home/cubic/cubic_soc_board/uc_davis/simple_io.v" 10 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1432682963274 ""} { "Warning" "WMLS_MLS_NODE_NAME" "memory_mem_dq\[14\]~synth " "Node \"memory_mem_dq\[14\]~synth\"" {  } { { "simple_io.v" "" { Text "/home/cubic/cubic_soc_board/uc_davis/simple_io.v" 10 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1432682963274 ""} { "Warning" "WMLS_MLS_NODE_NAME" "memory_mem_dq\[15\]~synth " "Node \"memory_mem_dq\[15\]~synth\"" {  } { { "simple_io.v" "" { Text "/home/cubic/cubic_soc_board/uc_davis/simple_io.v" 10 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1432682963274 ""} { "Warning" "WMLS_MLS_NODE_NAME" "memory_mem_dq\[16\]~synth " "Node \"memory_mem_dq\[16\]~synth\"" {  } { { "simple_io.v" "" { Text "/home/cubic/cubic_soc_board/uc_davis/simple_io.v" 10 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1432682963274 ""} { "Warning" "WMLS_MLS_NODE_NAME" "memory_mem_dq\[17\]~synth " "Node \"memory_mem_dq\[17\]~synth\"" {  } { { "simple_io.v" "" { Text "/home/cubic/cubic_soc_board/uc_davis/simple_io.v" 10 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1432682963274 ""} { "Warning" "WMLS_MLS_NODE_NAME" "memory_mem_dq\[18\]~synth " "Node \"memory_mem_dq\[18\]~synth\"" {  } { { "simple_io.v" "" { Text "/home/cubic/cubic_soc_board/uc_davis/simple_io.v" 10 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1432682963274 ""} { "Warning" "WMLS_MLS_NODE_NAME" "memory_mem_dq\[19\]~synth " "Node \"memory_mem_dq\[19\]~synth\"" {  } { { "simple_io.v" "" { Text "/home/cubic/cubic_soc_board/uc_davis/simple_io.v" 10 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1432682963274 ""} { "Warning" "WMLS_MLS_NODE_NAME" "memory_mem_dq\[20\]~synth " "Node \"memory_mem_dq\[20\]~synth\"" {  } { { "simple_io.v" "" { Text "/home/cubic/cubic_soc_board/uc_davis/simple_io.v" 10 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1432682963274 ""} { "Warning" "WMLS_MLS_NODE_NAME" "memory_mem_dq\[21\]~synth " "Node \"memory_mem_dq\[21\]~synth\"" {  } { { "simple_io.v" "" { Text "/home/cubic/cubic_soc_board/uc_davis/simple_io.v" 10 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1432682963274 ""} { "Warning" "WMLS_MLS_NODE_NAME" "memory_mem_dq\[22\]~synth " "Node \"memory_mem_dq\[22\]~synth\"" {  } { { "simple_io.v" "" { Text "/home/cubic/cubic_soc_board/uc_davis/simple_io.v" 10 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1432682963274 ""} { "Warning" "WMLS_MLS_NODE_NAME" "memory_mem_dq\[23\]~synth " "Node \"memory_mem_dq\[23\]~synth\"" {  } { { "simple_io.v" "" { Text "/home/cubic/cubic_soc_board/uc_davis/simple_io.v" 10 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1432682963274 ""} { "Warning" "WMLS_MLS_NODE_NAME" "memory_mem_dq\[24\]~synth " "Node \"memory_mem_dq\[24\]~synth\"" {  } { { "simple_io.v" "" { Text "/home/cubic/cubic_soc_board/uc_davis/simple_io.v" 10 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1432682963274 ""} { "Warning" "WMLS_MLS_NODE_NAME" "memory_mem_dq\[25\]~synth " "Node \"memory_mem_dq\[25\]~synth\"" {  } { { "simple_io.v" "" { Text "/home/cubic/cubic_soc_board/uc_davis/simple_io.v" 10 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1432682963274 ""} { "Warning" "WMLS_MLS_NODE_NAME" "memory_mem_dq\[26\]~synth " "Node \"memory_mem_dq\[26\]~synth\"" {  } { { "simple_io.v" "" { Text "/home/cubic/cubic_soc_board/uc_davis/simple_io.v" 10 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1432682963274 ""} { "Warning" "WMLS_MLS_NODE_NAME" "memory_mem_dq\[27\]~synth " "Node \"memory_mem_dq\[27\]~synth\"" {  } { { "simple_io.v" "" { Text "/home/cubic/cubic_soc_board/uc_davis/simple_io.v" 10 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1432682963274 ""} { "Warning" "WMLS_MLS_NODE_NAME" "memory_mem_dq\[28\]~synth " "Node \"memory_mem_dq\[28\]~synth\"" {  } { { "simple_io.v" "" { Text "/home/cubic/cubic_soc_board/uc_davis/simple_io.v" 10 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1432682963274 ""} { "Warning" "WMLS_MLS_NODE_NAME" "memory_mem_dq\[29\]~synth " "Node \"memory_mem_dq\[29\]~synth\"" {  } { { "simple_io.v" "" { Text "/home/cubic/cubic_soc_board/uc_davis/simple_io.v" 10 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1432682963274 ""} { "Warning" "WMLS_MLS_NODE_NAME" "memory_mem_dq\[30\]~synth " "Node \"memory_mem_dq\[30\]~synth\"" {  } { { "simple_io.v" "" { Text "/home/cubic/cubic_soc_board/uc_davis/simple_io.v" 10 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1432682963274 ""} { "Warning" "WMLS_MLS_NODE_NAME" "memory_mem_dq\[31\]~synth " "Node \"memory_mem_dq\[31\]~synth\"" {  } { { "simple_io.v" "" { Text "/home/cubic/cubic_soc_board/uc_davis/simple_io.v" 10 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1432682963274 ""} { "Warning" "WMLS_MLS_NODE_NAME" "memory_mem_dqs\[0\]~synth " "Node \"memory_mem_dqs\[0\]~synth\"" {  } { { "simple_io.v" "" { Text "/home/cubic/cubic_soc_board/uc_davis/simple_io.v" 11 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1432682963274 ""} { "Warning" "WMLS_MLS_NODE_NAME" "memory_mem_dqs\[1\]~synth " "Node \"memory_mem_dqs\[1\]~synth\"" {  } { { "simple_io.v" "" { Text "/home/cubic/cubic_soc_board/uc_davis/simple_io.v" 11 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1432682963274 ""} { "Warning" "WMLS_MLS_NODE_NAME" "memory_mem_dqs\[2\]~synth " "Node \"memory_mem_dqs\[2\]~synth\"" {  } { { "simple_io.v" "" { Text "/home/cubic/cubic_soc_board/uc_davis/simple_io.v" 11 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1432682963274 ""} { "Warning" "WMLS_MLS_NODE_NAME" "memory_mem_dqs\[3\]~synth " "Node \"memory_mem_dqs\[3\]~synth\"" {  } { { "simple_io.v" "" { Text "/home/cubic/cubic_soc_board/uc_davis/simple_io.v" 11 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1432682963274 ""} { "Warning" "WMLS_MLS_NODE_NAME" "memory_mem_dqs_n\[0\]~synth " "Node \"memory_mem_dqs_n\[0\]~synth\"" {  } { { "simple_io.v" "" { Text "/home/cubic/cubic_soc_board/uc_davis/simple_io.v" 12 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1432682963274 ""} { "Warning" "WMLS_MLS_NODE_NAME" "memory_mem_dqs_n\[1\]~synth " "Node \"memory_mem_dqs_n\[1\]~synth\"" {  } { { "simple_io.v" "" { Text "/home/cubic/cubic_soc_board/uc_davis/simple_io.v" 12 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1432682963274 ""} { "Warning" "WMLS_MLS_NODE_NAME" "memory_mem_dqs_n\[2\]~synth " "Node \"memory_mem_dqs_n\[2\]~synth\"" {  } { { "simple_io.v" "" { Text "/home/cubic/cubic_soc_board/uc_davis/simple_io.v" 12 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1432682963274 ""} { "Warning" "WMLS_MLS_NODE_NAME" "memory_mem_dqs_n\[3\]~synth " "Node \"memory_mem_dqs_n\[3\]~synth\"" {  } { { "simple_io.v" "" { Text "/home/cubic/cubic_soc_board/uc_davis/simple_io.v" 12 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1432682963274 ""} { "Warning" "WMLS_MLS_NODE_NAME" "hps_emac1_MDIO~synth " "Node \"hps_emac1_MDIO~synth\"" {  } { { "simple_io.v" "" { Text "/home/cubic/cubic_soc_board/uc_davis/simple_io.v" 21 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1432682963274 ""} { "Warning" "WMLS_MLS_NODE_NAME" "hps_qspi_IO0~synth " "Node \"hps_qspi_IO0~synth\"" {  } { { "simple_io.v" "" { Text "/home/cubic/cubic_soc_board/uc_davis/simple_io.v" 29 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1432682963274 ""} { "Warning" "WMLS_MLS_NODE_NAME" "hps_qspi_IO1~synth " "Node \"hps_qspi_IO1~synth\"" {  } { { "simple_io.v" "" { Text "/home/cubic/cubic_soc_board/uc_davis/simple_io.v" 30 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1432682963274 ""} { "Warning" "WMLS_MLS_NODE_NAME" "hps_qspi_IO2~synth " "Node \"hps_qspi_IO2~synth\"" {  } { { "simple_io.v" "" { Text "/home/cubic/cubic_soc_board/uc_davis/simple_io.v" 31 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1432682963274 ""} { "Warning" "WMLS_MLS_NODE_NAME" "hps_qspi_IO3~synth " "Node \"hps_qspi_IO3~synth\"" {  } { { "simple_io.v" "" { Text "/home/cubic/cubic_soc_board/uc_davis/simple_io.v" 32 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1432682963274 ""} { "Warning" "WMLS_MLS_NODE_NAME" "hps_sdio_CMD~synth " "Node \"hps_sdio_CMD~synth\"" {  } { { "simple_io.v" "" { Text "/home/cubic/cubic_soc_board/uc_davis/simple_io.v" 35 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1432682963274 ""} { "Warning" "WMLS_MLS_NODE_NAME" "hps_sdio_D0~synth " "Node \"hps_sdio_D0~synth\"" {  } { { "simple_io.v" "" { Text "/home/cubic/cubic_soc_board/uc_davis/simple_io.v" 36 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1432682963274 ""} { "Warning" "WMLS_MLS_NODE_NAME" "hps_sdio_D1~synth " "Node \"hps_sdio_D1~synth\"" {  } { { "simple_io.v" "" { Text "/home/cubic/cubic_soc_board/uc_davis/simple_io.v" 37 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1432682963274 ""} { "Warning" "WMLS_MLS_NODE_NAME" "hps_sdio_D2~synth " "Node \"hps_sdio_D2~synth\"" {  } { { "simple_io.v" "" { Text "/home/cubic/cubic_soc_board/uc_davis/simple_io.v" 39 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1432682963274 ""} { "Warning" "WMLS_MLS_NODE_NAME" "hps_sdio_D3~synth " "Node \"hps_sdio_D3~synth\"" {  } { { "simple_io.v" "" { Text "/home/cubic/cubic_soc_board/uc_davis/simple_io.v" 40 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1432682963274 ""} { "Warning" "WMLS_MLS_NODE_NAME" "hps_usb1_D0~synth " "Node \"hps_usb1_D0~synth\"" {  } { { "simple_io.v" "" { Text "/home/cubic/cubic_soc_board/uc_davis/simple_io.v" 41 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1432682963274 ""} { "Warning" "WMLS_MLS_NODE_NAME" "hps_usb1_D1~synth " "Node \"hps_usb1_D1~synth\"" {  } { { "simple_io.v" "" { Text "/home/cubic/cubic_soc_board/uc_davis/simple_io.v" 42 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1432682963274 ""} { "Warning" "WMLS_MLS_NODE_NAME" "hps_usb1_D2~synth " "Node \"hps_usb1_D2~synth\"" {  } { { "simple_io.v" "" { Text "/home/cubic/cubic_soc_board/uc_davis/simple_io.v" 43 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1432682963274 ""} { "Warning" "WMLS_MLS_NODE_NAME" "hps_usb1_D3~synth " "Node \"hps_usb1_D3~synth\"" {  } { { "simple_io.v" "" { Text "/home/cubic/cubic_soc_board/uc_davis/simple_io.v" 44 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1432682963274 ""} { "Warning" "WMLS_MLS_NODE_NAME" "hps_usb1_D4~synth " "Node \"hps_usb1_D4~synth\"" {  } { { "simple_io.v" "" { Text "/home/cubic/cubic_soc_board/uc_davis/simple_io.v" 45 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1432682963274 ""} { "Warning" "WMLS_MLS_NODE_NAME" "hps_usb1_D5~synth " "Node \"hps_usb1_D5~synth\"" {  } { { "simple_io.v" "" { Text "/home/cubic/cubic_soc_board/uc_davis/simple_io.v" 46 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1432682963274 ""} { "Warning" "WMLS_MLS_NODE_NAME" "hps_usb1_D6~synth " "Node \"hps_usb1_D6~synth\"" {  } { { "simple_io.v" "" { Text "/home/cubic/cubic_soc_board/uc_davis/simple_io.v" 47 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1432682963274 ""} { "Warning" "WMLS_MLS_NODE_NAME" "hps_usb1_D7~synth " "Node \"hps_usb1_D7~synth\"" {  } { { "simple_io.v" "" { Text "/home/cubic/cubic_soc_board/uc_davis/simple_io.v" 48 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1432682963274 ""} { "Warning" "WMLS_MLS_NODE_NAME" "hps_LED0~synth " "Node \"hps_LED0~synth\"" {  } { { "simple_io.v" "" { Text "/home/cubic/cubic_soc_board/uc_davis/simple_io.v" 59 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1432682963274 ""} { "Warning" "WMLS_MLS_NODE_NAME" "hps_LED1~synth " "Node \"hps_LED1~synth\"" {  } { { "simple_io.v" "" { Text "/home/cubic/cubic_soc_board/uc_davis/simple_io.v" 60 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1432682963274 ""} { "Warning" "WMLS_MLS_NODE_NAME" "hps_sm_SDA~synth " "Node \"hps_sm_SDA~synth\"" {  } { { "simple_io.v" "" { Text "/home/cubic/cubic_soc_board/uc_davis/simple_io.v" 63 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1432682963274 ""} { "Warning" "WMLS_MLS_NODE_NAME" "hps_sm_SCL~synth " "Node \"hps_sm_SCL~synth\"" {  } { { "simple_io.v" "" { Text "/home/cubic/cubic_soc_board/uc_davis/simple_io.v" 64 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1432682963274 ""} { "Warning" "WMLS_MLS_NODE_NAME" "hps_i2c1_SDA~synth " "Node \"hps_i2c1_SDA~synth\"" {  } { { "simple_io.v" "" { Text "/home/cubic/cubic_soc_board/uc_davis/simple_io.v" 65 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1432682963274 ""} { "Warning" "WMLS_MLS_NODE_NAME" "hps_i2c1_SCL~synth " "Node \"hps_i2c1_SCL~synth\"" {  } { { "simple_io.v" "" { Text "/home/cubic/cubic_soc_board/uc_davis/simple_io.v" 66 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1432682963274 ""} { "Warning" "WMLS_MLS_NODE_NAME" "hps_GPIO0~synth " "Node \"hps_GPIO0~synth\"" {  } { { "simple_io.v" "" { Text "/home/cubic/cubic_soc_board/uc_davis/simple_io.v" 70 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1432682963274 ""} { "Warning" "WMLS_MLS_NODE_NAME" "hps_GPIO1~synth " "Node \"hps_GPIO1~synth\"" {  } { { "simple_io.v" "" { Text "/home/cubic/cubic_soc_board/uc_davis/simple_io.v" 71 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1432682963274 ""} { "Warning" "WMLS_MLS_NODE_NAME" "hps_GPIO2~synth " "Node \"hps_GPIO2~synth\"" {  } { { "simple_io.v" "" { Text "/home/cubic/cubic_soc_board/uc_davis/simple_io.v" 72 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1432682963274 ""} { "Warning" "WMLS_MLS_NODE_NAME" "hps_TP_INT~synth " "Node \"hps_TP_INT~synth\"" {  } { { "simple_io.v" "" { Text "/home/cubic/cubic_soc_board/uc_davis/simple_io.v" 73 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1432682963274 ""} { "Warning" "WMLS_MLS_NODE_NAME" "hps_RS485_EN~synth " "Node \"hps_RS485_EN~synth\"" {  } { { "simple_io.v" "" { Text "/home/cubic/cubic_soc_board/uc_davis/simple_io.v" 75 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1432682963274 ""}  } {  } 0 13009 "TRI or OPNDRN buffers permanently enabled" 0 0 "Quartus II" 0 -1 1432682963274 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "fpga_sd_CLK GND " "Pin \"fpga_sd_CLK\" is stuck at GND" {  } { { "simple_io.v" "" { Text "/home/cubic/cubic_soc_board/uc_davis/simple_io.v" 101 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1432682963278 "|simple_io|fpga_sd_CLK"} { "Warning" "WMLS_MLS_STUCK_PIN" "bell_pwm GND " "Pin \"bell_pwm\" is stuck at GND" {  } { { "simple_io.v" "" { Text "/home/cubic/cubic_soc_board/uc_davis/simple_io.v" 104 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1432682963278 "|simple_io|bell_pwm"} { "Warning" "WMLS_MLS_STUCK_PIN" "vga_r_data\[0\] GND " "Pin \"vga_r_data\[0\]\" is stuck at GND" {  } { { "simple_io.v" "" { Text "/home/cubic/cubic_soc_board/uc_davis/simple_io.v" 108 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1432682963278 "|simple_io|vga_r_data[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "vga_r_data\[1\] GND " "Pin \"vga_r_data\[1\]\" is stuck at GND" {  } { { "simple_io.v" "" { Text "/home/cubic/cubic_soc_board/uc_davis/simple_io.v" 108 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1432682963278 "|simple_io|vga_r_data[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "vga_r_data\[2\] GND " "Pin \"vga_r_data\[2\]\" is stuck at GND" {  } { { "simple_io.v" "" { Text "/home/cubic/cubic_soc_board/uc_davis/simple_io.v" 108 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1432682963278 "|simple_io|vga_r_data[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "vga_r_data\[3\] GND " "Pin \"vga_r_data\[3\]\" is stuck at GND" {  } { { "simple_io.v" "" { Text "/home/cubic/cubic_soc_board/uc_davis/simple_io.v" 108 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1432682963278 "|simple_io|vga_r_data[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "vga_r_data\[4\] GND " "Pin \"vga_r_data\[4\]\" is stuck at GND" {  } { { "simple_io.v" "" { Text "/home/cubic/cubic_soc_board/uc_davis/simple_io.v" 108 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1432682963278 "|simple_io|vga_r_data[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "vga_r_data\[5\] GND " "Pin \"vga_r_data\[5\]\" is stuck at GND" {  } { { "simple_io.v" "" { Text "/home/cubic/cubic_soc_board/uc_davis/simple_io.v" 108 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1432682963278 "|simple_io|vga_r_data[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "vga_r_data\[6\] GND " "Pin \"vga_r_data\[6\]\" is stuck at GND" {  } { { "simple_io.v" "" { Text "/home/cubic/cubic_soc_board/uc_davis/simple_io.v" 108 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1432682963278 "|simple_io|vga_r_data[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "vga_r_data\[7\] GND " "Pin \"vga_r_data\[7\]\" is stuck at GND" {  } { { "simple_io.v" "" { Text "/home/cubic/cubic_soc_board/uc_davis/simple_io.v" 108 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1432682963278 "|simple_io|vga_r_data[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "vga_g_data\[0\] GND " "Pin \"vga_g_data\[0\]\" is stuck at GND" {  } { { "simple_io.v" "" { Text "/home/cubic/cubic_soc_board/uc_davis/simple_io.v" 109 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1432682963278 "|simple_io|vga_g_data[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "vga_g_data\[1\] GND " "Pin \"vga_g_data\[1\]\" is stuck at GND" {  } { { "simple_io.v" "" { Text "/home/cubic/cubic_soc_board/uc_davis/simple_io.v" 109 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1432682963278 "|simple_io|vga_g_data[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "vga_g_data\[2\] GND " "Pin \"vga_g_data\[2\]\" is stuck at GND" {  } { { "simple_io.v" "" { Text "/home/cubic/cubic_soc_board/uc_davis/simple_io.v" 109 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1432682963278 "|simple_io|vga_g_data[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "vga_g_data\[3\] GND " "Pin \"vga_g_data\[3\]\" is stuck at GND" {  } { { "simple_io.v" "" { Text "/home/cubic/cubic_soc_board/uc_davis/simple_io.v" 109 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1432682963278 "|simple_io|vga_g_data[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "vga_g_data\[4\] GND " "Pin \"vga_g_data\[4\]\" is stuck at GND" {  } { { "simple_io.v" "" { Text "/home/cubic/cubic_soc_board/uc_davis/simple_io.v" 109 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1432682963278 "|simple_io|vga_g_data[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "vga_g_data\[5\] GND " "Pin \"vga_g_data\[5\]\" is stuck at GND" {  } { { "simple_io.v" "" { Text "/home/cubic/cubic_soc_board/uc_davis/simple_io.v" 109 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1432682963278 "|simple_io|vga_g_data[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "vga_g_data\[6\] GND " "Pin \"vga_g_data\[6\]\" is stuck at GND" {  } { { "simple_io.v" "" { Text "/home/cubic/cubic_soc_board/uc_davis/simple_io.v" 109 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1432682963278 "|simple_io|vga_g_data[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "vga_g_data\[7\] GND " "Pin \"vga_g_data\[7\]\" is stuck at GND" {  } { { "simple_io.v" "" { Text "/home/cubic/cubic_soc_board/uc_davis/simple_io.v" 109 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1432682963278 "|simple_io|vga_g_data[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "vga_b_data\[0\] GND " "Pin \"vga_b_data\[0\]\" is stuck at GND" {  } { { "simple_io.v" "" { Text "/home/cubic/cubic_soc_board/uc_davis/simple_io.v" 110 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1432682963278 "|simple_io|vga_b_data[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "vga_b_data\[1\] GND " "Pin \"vga_b_data\[1\]\" is stuck at GND" {  } { { "simple_io.v" "" { Text "/home/cubic/cubic_soc_board/uc_davis/simple_io.v" 110 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1432682963278 "|simple_io|vga_b_data[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "vga_b_data\[2\] GND " "Pin \"vga_b_data\[2\]\" is stuck at GND" {  } { { "simple_io.v" "" { Text "/home/cubic/cubic_soc_board/uc_davis/simple_io.v" 110 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1432682963278 "|simple_io|vga_b_data[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "vga_b_data\[3\] GND " "Pin \"vga_b_data\[3\]\" is stuck at GND" {  } { { "simple_io.v" "" { Text "/home/cubic/cubic_soc_board/uc_davis/simple_io.v" 110 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1432682963278 "|simple_io|vga_b_data[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "vga_b_data\[4\] GND " "Pin \"vga_b_data\[4\]\" is stuck at GND" {  } { { "simple_io.v" "" { Text "/home/cubic/cubic_soc_board/uc_davis/simple_io.v" 110 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1432682963278 "|simple_io|vga_b_data[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "vga_b_data\[5\] GND " "Pin \"vga_b_data\[5\]\" is stuck at GND" {  } { { "simple_io.v" "" { Text "/home/cubic/cubic_soc_board/uc_davis/simple_io.v" 110 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1432682963278 "|simple_io|vga_b_data[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "vga_b_data\[6\] GND " "Pin \"vga_b_data\[6\]\" is stuck at GND" {  } { { "simple_io.v" "" { Text "/home/cubic/cubic_soc_board/uc_davis/simple_io.v" 110 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1432682963278 "|simple_io|vga_b_data[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "vga_b_data\[7\] GND " "Pin \"vga_b_data\[7\]\" is stuck at GND" {  } { { "simple_io.v" "" { Text "/home/cubic/cubic_soc_board/uc_davis/simple_io.v" 110 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1432682963278 "|simple_io|vga_b_data[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "vga_blank GND " "Pin \"vga_blank\" is stuck at GND" {  } { { "simple_io.v" "" { Text "/home/cubic/cubic_soc_board/uc_davis/simple_io.v" 111 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1432682963278 "|simple_io|vga_blank"} { "Warning" "WMLS_MLS_STUCK_PIN" "vga_sync GND " "Pin \"vga_sync\" is stuck at GND" {  } { { "simple_io.v" "" { Text "/home/cubic/cubic_soc_board/uc_davis/simple_io.v" 112 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1432682963278 "|simple_io|vga_sync"} { "Warning" "WMLS_MLS_STUCK_PIN" "lcd_hsync GND " "Pin \"lcd_hsync\" is stuck at GND" {  } { { "simple_io.v" "" { Text "/home/cubic/cubic_soc_board/uc_davis/simple_io.v" 113 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1432682963278 "|simple_io|lcd_hsync"} { "Warning" "WMLS_MLS_STUCK_PIN" "lcd_vsync GND " "Pin \"lcd_vsync\" is stuck at GND" {  } { { "simple_io.v" "" { Text "/home/cubic/cubic_soc_board/uc_davis/simple_io.v" 114 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1432682963278 "|simple_io|lcd_vsync"} { "Warning" "WMLS_MLS_STUCK_PIN" "lcd_clk GND " "Pin \"lcd_clk\" is stuck at GND" {  } { { "simple_io.v" "" { Text "/home/cubic/cubic_soc_board/uc_davis/simple_io.v" 115 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1432682963278 "|simple_io|lcd_clk"} { "Warning" "WMLS_MLS_STUCK_PIN" "lcd_de GND " "Pin \"lcd_de\" is stuck at GND" {  } { { "simple_io.v" "" { Text "/home/cubic/cubic_soc_board/uc_davis/simple_io.v" 116 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1432682963278 "|simple_io|lcd_de"} { "Warning" "WMLS_MLS_STUCK_PIN" "lcd_pwm GND " "Pin \"lcd_pwm\" is stuck at GND" {  } { { "simple_io.v" "" { Text "/home/cubic/cubic_soc_board/uc_davis/simple_io.v" 117 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1432682963278 "|simple_io|lcd_pwm"} { "Warning" "WMLS_MLS_STUCK_PIN" "fpga_gpio\[0\] GND " "Pin \"fpga_gpio\[0\]\" is stuck at GND" {  } { { "simple_io.v" "" { Text "/home/cubic/cubic_soc_board/uc_davis/simple_io.v" 121 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1432682963278 "|simple_io|fpga_gpio[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "fpga_gpio\[1\] GND " "Pin \"fpga_gpio\[1\]\" is stuck at GND" {  } { { "simple_io.v" "" { Text "/home/cubic/cubic_soc_board/uc_davis/simple_io.v" 121 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1432682963278 "|simple_io|fpga_gpio[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "fpga_gpio\[2\] GND " "Pin \"fpga_gpio\[2\]\" is stuck at GND" {  } { { "simple_io.v" "" { Text "/home/cubic/cubic_soc_board/uc_davis/simple_io.v" 121 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1432682963278 "|simple_io|fpga_gpio[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "fpga_gpio\[3\] GND " "Pin \"fpga_gpio\[3\]\" is stuck at GND" {  } { { "simple_io.v" "" { Text "/home/cubic/cubic_soc_board/uc_davis/simple_io.v" 121 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1432682963278 "|simple_io|fpga_gpio[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "fpga_out\[0\] GND " "Pin \"fpga_out\[0\]\" is stuck at GND" {  } { { "simple_io.v" "" { Text "/home/cubic/cubic_soc_board/uc_davis/simple_io.v" 138 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1432682963278 "|simple_io|fpga_out[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "fpga_out\[1\] GND " "Pin \"fpga_out\[1\]\" is stuck at GND" {  } { { "simple_io.v" "" { Text "/home/cubic/cubic_soc_board/uc_davis/simple_io.v" 138 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1432682963278 "|simple_io|fpga_out[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "fpga_out\[2\] GND " "Pin \"fpga_out\[2\]\" is stuck at GND" {  } { { "simple_io.v" "" { Text "/home/cubic/cubic_soc_board/uc_davis/simple_io.v" 138 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1432682963278 "|simple_io|fpga_out[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "fpga_out\[3\] GND " "Pin \"fpga_out\[3\]\" is stuck at GND" {  } { { "simple_io.v" "" { Text "/home/cubic/cubic_soc_board/uc_davis/simple_io.v" 138 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1432682963278 "|simple_io|fpga_out[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "fpga_out\[4\] GND " "Pin \"fpga_out\[4\]\" is stuck at GND" {  } { { "simple_io.v" "" { Text "/home/cubic/cubic_soc_board/uc_davis/simple_io.v" 138 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1432682963278 "|simple_io|fpga_out[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "fpga_out\[5\] GND " "Pin \"fpga_out\[5\]\" is stuck at GND" {  } { { "simple_io.v" "" { Text "/home/cubic/cubic_soc_board/uc_davis/simple_io.v" 138 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1432682963278 "|simple_io|fpga_out[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "fpga_out\[6\] GND " "Pin \"fpga_out\[6\]\" is stuck at GND" {  } { { "simple_io.v" "" { Text "/home/cubic/cubic_soc_board/uc_davis/simple_io.v" 138 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1432682963278 "|simple_io|fpga_out[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "fpga_out\[7\] GND " "Pin \"fpga_out\[7\]\" is stuck at GND" {  } { { "simple_io.v" "" { Text "/home/cubic/cubic_soc_board/uc_davis/simple_io.v" 138 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1432682963278 "|simple_io|fpga_out[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "fpga_out\[8\] GND " "Pin \"fpga_out\[8\]\" is stuck at GND" {  } { { "simple_io.v" "" { Text "/home/cubic/cubic_soc_board/uc_davis/simple_io.v" 138 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1432682963278 "|simple_io|fpga_out[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "fpga_out\[9\] GND " "Pin \"fpga_out\[9\]\" is stuck at GND" {  } { { "simple_io.v" "" { Text "/home/cubic/cubic_soc_board/uc_davis/simple_io.v" 138 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1432682963278 "|simple_io|fpga_out[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "fpga_out\[10\] GND " "Pin \"fpga_out\[10\]\" is stuck at GND" {  } { { "simple_io.v" "" { Text "/home/cubic/cubic_soc_board/uc_davis/simple_io.v" 138 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1432682963278 "|simple_io|fpga_out[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "fpga_out\[11\] GND " "Pin \"fpga_out\[11\]\" is stuck at GND" {  } { { "simple_io.v" "" { Text "/home/cubic/cubic_soc_board/uc_davis/simple_io.v" 138 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1432682963278 "|simple_io|fpga_out[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "fpga_out\[12\] GND " "Pin \"fpga_out\[12\]\" is stuck at GND" {  } { { "simple_io.v" "" { Text "/home/cubic/cubic_soc_board/uc_davis/simple_io.v" 138 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1432682963278 "|simple_io|fpga_out[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "fpga_out\[13\] GND " "Pin \"fpga_out\[13\]\" is stuck at GND" {  } { { "simple_io.v" "" { Text "/home/cubic/cubic_soc_board/uc_davis/simple_io.v" 138 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1432682963278 "|simple_io|fpga_out[13]"} { "Warning" "WMLS_MLS_STUCK_PIN" "fpga_out\[14\] GND " "Pin \"fpga_out\[14\]\" is stuck at GND" {  } { { "simple_io.v" "" { Text "/home/cubic/cubic_soc_board/uc_davis/simple_io.v" 138 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1432682963278 "|simple_io|fpga_out[14]"} { "Warning" "WMLS_MLS_STUCK_PIN" "fpga_out\[15\] GND " "Pin \"fpga_out\[15\]\" is stuck at GND" {  } { { "simple_io.v" "" { Text "/home/cubic/cubic_soc_board/uc_davis/simple_io.v" 138 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1432682963278 "|simple_io|fpga_out[15]"} { "Warning" "WMLS_MLS_STUCK_PIN" "fpga_out\[16\] GND " "Pin \"fpga_out\[16\]\" is stuck at GND" {  } { { "simple_io.v" "" { Text "/home/cubic/cubic_soc_board/uc_davis/simple_io.v" 138 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1432682963278 "|simple_io|fpga_out[16]"} { "Warning" "WMLS_MLS_STUCK_PIN" "fpga_out\[17\] GND " "Pin \"fpga_out\[17\]\" is stuck at GND" {  } { { "simple_io.v" "" { Text "/home/cubic/cubic_soc_board/uc_davis/simple_io.v" 138 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1432682963278 "|simple_io|fpga_out[17]"} { "Warning" "WMLS_MLS_STUCK_PIN" "fpga_out\[18\] GND " "Pin \"fpga_out\[18\]\" is stuck at GND" {  } { { "simple_io.v" "" { Text "/home/cubic/cubic_soc_board/uc_davis/simple_io.v" 138 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1432682963278 "|simple_io|fpga_out[18]"} { "Warning" "WMLS_MLS_STUCK_PIN" "fpga_out\[19\] GND " "Pin \"fpga_out\[19\]\" is stuck at GND" {  } { { "simple_io.v" "" { Text "/home/cubic/cubic_soc_board/uc_davis/simple_io.v" 138 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1432682963278 "|simple_io|fpga_out[19]"} { "Warning" "WMLS_MLS_STUCK_PIN" "fpga_out\[20\] GND " "Pin \"fpga_out\[20\]\" is stuck at GND" {  } { { "simple_io.v" "" { Text "/home/cubic/cubic_soc_board/uc_davis/simple_io.v" 138 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1432682963278 "|simple_io|fpga_out[20]"} { "Warning" "WMLS_MLS_STUCK_PIN" "fpga_out\[21\] GND " "Pin \"fpga_out\[21\]\" is stuck at GND" {  } { { "simple_io.v" "" { Text "/home/cubic/cubic_soc_board/uc_davis/simple_io.v" 138 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1432682963278 "|simple_io|fpga_out[21]"} { "Warning" "WMLS_MLS_STUCK_PIN" "aud_xck GND " "Pin \"aud_xck\" is stuck at GND" {  } { { "simple_io.v" "" { Text "/home/cubic/cubic_soc_board/uc_davis/simple_io.v" 92 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1432682963278 "|simple_io|aud_xck"} { "Warning" "WMLS_MLS_STUCK_PIN" "adu_dacdat GND " "Pin \"adu_dacdat\" is stuck at GND" {  } { { "simple_io.v" "" { Text "/home/cubic/cubic_soc_board/uc_davis/simple_io.v" 93 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1432682963278 "|simple_io|adu_dacdat"} { "Warning" "WMLS_MLS_STUCK_PIN" "aud_mute GND " "Pin \"aud_mute\" is stuck at GND" {  } { { "simple_io.v" "" { Text "/home/cubic/cubic_soc_board/uc_davis/simple_io.v" 94 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1432682963278 "|simple_io|aud_mute"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1432682963278 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "Top " "Timing-Driven Synthesis is running on partition \"Top\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1432682963853 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "886 " "886 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Quartus II" 0 -1 1432682967886 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "simple_system_hps_0_hps_io_border:border " "Timing-Driven Synthesis is running on partition \"simple_system_hps_0_hps_io_border:border\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1432682968417 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "sld_hub:auto_hub " "Timing-Driven Synthesis is running on partition \"sld_hub:auto_hub\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1432682969214 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "/home/cubic/cubic_soc_board/uc_davis/output_files/simple_io.map.smsg " "Generated suppressed messages file /home/cubic/cubic_soc_board/uc_davis/output_files/simple_io.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Quartus II" 0 -1 1432682969831 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "20 0 0 0 0 " "Adding 20 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1432682971426 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1432682971426 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "29 " "Design contains 29 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "irda_rxd " "No output dependent on input pin \"irda_rxd\"" {  } { { "simple_io.v" "" { Text "/home/cubic/cubic_soc_board/uc_davis/simple_io.v" 103 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1432682972848 "|simple_io|irda_rxd"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "temp_rxd " "No output dependent on input pin \"temp_rxd\"" {  } { { "simple_io.v" "" { Text "/home/cubic/cubic_soc_board/uc_davis/simple_io.v" 105 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1432682972848 "|simple_io|temp_rxd"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "hps_gsensor_int " "No output dependent on input pin \"hps_gsensor_int\"" {  } { { "simple_io.v" "" { Text "/home/cubic/cubic_soc_board/uc_davis/simple_io.v" 106 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1432682972848 "|simple_io|hps_gsensor_int"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "hdmi_int " "No output dependent on input pin \"hdmi_int\"" {  } { { "simple_io.v" "" { Text "/home/cubic/cubic_soc_board/uc_davis/simple_io.v" 118 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1432682972848 "|simple_io|hdmi_int"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "fpga_clk_in0 " "No output dependent on input pin \"fpga_clk_in0\"" {  } { { "simple_io.v" "" { Text "/home/cubic/cubic_soc_board/uc_davis/simple_io.v" 122 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1432682972848 "|simple_io|fpga_clk_in0"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "fpga_clk_in1 " "No output dependent on input pin \"fpga_clk_in1\"" {  } { { "simple_io.v" "" { Text "/home/cubic/cubic_soc_board/uc_davis/simple_io.v" 123 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1432682972848 "|simple_io|fpga_clk_in1"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "fpga_in\[0\] " "No output dependent on input pin \"fpga_in\[0\]\"" {  } { { "simple_io.v" "" { Text "/home/cubic/cubic_soc_board/uc_davis/simple_io.v" 124 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1432682972848 "|simple_io|fpga_in[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "fpga_in\[1\] " "No output dependent on input pin \"fpga_in\[1\]\"" {  } { { "simple_io.v" "" { Text "/home/cubic/cubic_soc_board/uc_davis/simple_io.v" 124 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1432682972848 "|simple_io|fpga_in[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "fpga_in\[2\] " "No output dependent on input pin \"fpga_in\[2\]\"" {  } { { "simple_io.v" "" { Text "/home/cubic/cubic_soc_board/uc_davis/simple_io.v" 124 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1432682972848 "|simple_io|fpga_in[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "fpga_in\[3\] " "No output dependent on input pin \"fpga_in\[3\]\"" {  } { { "simple_io.v" "" { Text "/home/cubic/cubic_soc_board/uc_davis/simple_io.v" 124 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1432682972848 "|simple_io|fpga_in[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "fpga_in\[4\] " "No output dependent on input pin \"fpga_in\[4\]\"" {  } { { "simple_io.v" "" { Text "/home/cubic/cubic_soc_board/uc_davis/simple_io.v" 124 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1432682972848 "|simple_io|fpga_in[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "fpga_in\[5\] " "No output dependent on input pin \"fpga_in\[5\]\"" {  } { { "simple_io.v" "" { Text "/home/cubic/cubic_soc_board/uc_davis/simple_io.v" 124 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1432682972848 "|simple_io|fpga_in[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "fpga_in\[6\] " "No output dependent on input pin \"fpga_in\[6\]\"" {  } { { "simple_io.v" "" { Text "/home/cubic/cubic_soc_board/uc_davis/simple_io.v" 124 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1432682972848 "|simple_io|fpga_in[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "fpga_in\[7\] " "No output dependent on input pin \"fpga_in\[7\]\"" {  } { { "simple_io.v" "" { Text "/home/cubic/cubic_soc_board/uc_davis/simple_io.v" 124 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1432682972848 "|simple_io|fpga_in[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "fpga_in\[8\] " "No output dependent on input pin \"fpga_in\[8\]\"" {  } { { "simple_io.v" "" { Text "/home/cubic/cubic_soc_board/uc_davis/simple_io.v" 124 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1432682972848 "|simple_io|fpga_in[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "fpga_in\[9\] " "No output dependent on input pin \"fpga_in\[9\]\"" {  } { { "simple_io.v" "" { Text "/home/cubic/cubic_soc_board/uc_davis/simple_io.v" 124 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1432682972848 "|simple_io|fpga_in[9]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "fpga_in\[10\] " "No output dependent on input pin \"fpga_in\[10\]\"" {  } { { "simple_io.v" "" { Text "/home/cubic/cubic_soc_board/uc_davis/simple_io.v" 124 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1432682972848 "|simple_io|fpga_in[10]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "fpga_in\[11\] " "No output dependent on input pin \"fpga_in\[11\]\"" {  } { { "simple_io.v" "" { Text "/home/cubic/cubic_soc_board/uc_davis/simple_io.v" 124 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1432682972848 "|simple_io|fpga_in[11]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "fpga_in\[12\] " "No output dependent on input pin \"fpga_in\[12\]\"" {  } { { "simple_io.v" "" { Text "/home/cubic/cubic_soc_board/uc_davis/simple_io.v" 124 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1432682972848 "|simple_io|fpga_in[12]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "fpga_in\[13\] " "No output dependent on input pin \"fpga_in\[13\]\"" {  } { { "simple_io.v" "" { Text "/home/cubic/cubic_soc_board/uc_davis/simple_io.v" 124 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1432682972848 "|simple_io|fpga_in[13]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "fpga_in\[14\] " "No output dependent on input pin \"fpga_in\[14\]\"" {  } { { "simple_io.v" "" { Text "/home/cubic/cubic_soc_board/uc_davis/simple_io.v" 124 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1432682972848 "|simple_io|fpga_in[14]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "fpga_in\[15\] " "No output dependent on input pin \"fpga_in\[15\]\"" {  } { { "simple_io.v" "" { Text "/home/cubic/cubic_soc_board/uc_davis/simple_io.v" 124 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1432682972848 "|simple_io|fpga_in[15]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "fpga_in\[16\] " "No output dependent on input pin \"fpga_in\[16\]\"" {  } { { "simple_io.v" "" { Text "/home/cubic/cubic_soc_board/uc_davis/simple_io.v" 124 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1432682972848 "|simple_io|fpga_in[16]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "fpga_in\[17\] " "No output dependent on input pin \"fpga_in\[17\]\"" {  } { { "simple_io.v" "" { Text "/home/cubic/cubic_soc_board/uc_davis/simple_io.v" 124 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1432682972848 "|simple_io|fpga_in[17]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "fpga_in\[18\] " "No output dependent on input pin \"fpga_in\[18\]\"" {  } { { "simple_io.v" "" { Text "/home/cubic/cubic_soc_board/uc_davis/simple_io.v" 124 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1432682972848 "|simple_io|fpga_in[18]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "fpga_in\[19\] " "No output dependent on input pin \"fpga_in\[19\]\"" {  } { { "simple_io.v" "" { Text "/home/cubic/cubic_soc_board/uc_davis/simple_io.v" 124 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1432682972848 "|simple_io|fpga_in[19]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "fpga_in\[20\] " "No output dependent on input pin \"fpga_in\[20\]\"" {  } { { "simple_io.v" "" { Text "/home/cubic/cubic_soc_board/uc_davis/simple_io.v" 124 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1432682972848 "|simple_io|fpga_in[20]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "fpga_in\[21\] " "No output dependent on input pin \"fpga_in\[21\]\"" {  } { { "simple_io.v" "" { Text "/home/cubic/cubic_soc_board/uc_davis/simple_io.v" 124 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1432682972848 "|simple_io|fpga_in[21]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "aud_adcdat " "No output dependent on input pin \"aud_adcdat\"" {  } { { "simple_io.v" "" { Text "/home/cubic/cubic_soc_board/uc_davis/simple_io.v" 88 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1432682972848 "|simple_io|aud_adcdat"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Quartus II" 0 -1 1432682972848 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "8931 " "Implemented 8931 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "60 " "Implemented 60 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1432682972876 ""} { "Info" "ICUT_CUT_TM_OPINS" "102 " "Implemented 102 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1432682972876 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "77 " "Implemented 77 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Quartus II" 0 -1 1432682972876 ""} { "Info" "ICUT_CUT_TM_LCELLS" "8011 " "Implemented 8011 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1432682972876 ""} { "Info" "ICUT_CUT_TM_RAMS" "104 " "Implemented 104 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Quartus II" 0 -1 1432682972876 ""} { "Info" "ICUT_CUT_TM_DLLS" "1 " "Implemented 1 delay-locked loops" {  } {  } 0 21066 "Implemented %1!d! delay-locked loops" 0 0 "Quartus II" 0 -1 1432682972876 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1432682972876 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 229 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 229 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1350 " "Peak virtual memory: 1350 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1432682972987 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue May 26 16:29:32 2015 " "Processing ended: Tue May 26 16:29:32 2015" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1432682972987 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:01:31 " "Elapsed time: 00:01:31" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1432682972987 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:02:41 " "Total CPU time (on all processors): 00:02:41" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1432682972987 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1432682972987 ""}
