============================================================
  Generated by:           Genus(TM) Synthesis Solution 25.11-s095_1
  Generated on:           Feb 09 2026  01:52:15 pm
  Module:                 counter_16bit
  Operating conditions:   tt_1.8_25 
  Interconnect mode:      global
  Area mode:              physical library
============================================================


Path 1: VIOLATED (-233 ps) Setup Check with Pin count_reg[15]/CK->D
           View: tt_v1.8_25C_Nominal_25_func
          Group: core_clock
     Startpoint: (R) count_reg[4]/CK
          Clock: (R) core_clock
       Endpoint: (F) count_reg[15]/D
          Clock: (R) core_clock

                     Capture       Launch     
        Clock Edge:+    1000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1000            0     
                                              
             Setup:-      32                  
       Uncertainty:-     250                  
     Required Time:=     718                  
      Launch Clock:-       0                  
         Data Path:-     951                  
             Slack:=    -233                  

Launch clock path:
#----------------------------------------------------------------------------------------
#  Timing Point   Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                      (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------
  clk             (i)     -     R     (arrival)     16  0.0     0     0       0    (-,-) 
  clk             -       -     -     (net)          -    -     -     -       -    (-,-) 
  clk             -       -     -     (net)          -    -     -     -       -    (-,-) 
  count_reg[4]/CK <<<     -     R     DFFRX4        16    -   150     0       0    (-,-) 
#----------------------------------------------------------------------------------------

#-----------------------------------------------------------------------------------------
#  Timing Point   Flags   Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                       (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------
  count_reg[4]/CK -       -     R     (arrival)     16     -   150     0       0    (-,-) 
  count_reg[4]/Q  -       CK->Q R     DFFRX4         4  33.3    75   386     386    (-,-) 
  count[4]_106    -       -     -     (net)          -     -     -     -       -    (-,-) 
  g77_dup/Y       -       B->Y  F     NAND3X4        1  17.9    68    86     472    (-,-) 
  n_360           -       -     -     (net)          -     -     -     -       -    (-,-) 
  g2825/Y         -       B->Y  R     NOR2X4         1  17.6    89    95     567    (-,-) 
  n_361           -       -     -     (net)          -     -     -     -       -    (-,-) 
  g173/Y          -       A->Y  F     NAND2X4        1  28.3    64    81     648    (-,-) 
  n_520           -       -     -     (net)          -     -     -     -       -    (-,-) 
  g172/Y          -       A->Y  R     CLKINVX8      12 105.2    97   104     752    (-,-) 
  n_521           -       -     -     (net)          -     -     -     -       -    (-,-) 
  g170/Y          -       A->Y  F     NAND2X2        1  17.9    69    90     842    (-,-) 
  n_524           -       -     -     (net)          -     -     -     -       -    (-,-) 
  g168/Y          -       B->Y  R     NAND2X4        1  12.8    44    58     900    (-,-) 
  n_525           -       -     -     (net)          -     -     -     -       -    (-,-) 
  g167/Y          -       B->Y  F     NAND2X2        1   8.9    40    51     951    (-,-) 
  n_526           -       -     -     (net)          -     -     -     -       -    (-,-) 
  count_reg[15]/D <<<     -     F     DFFRX4         1     -     -     0     951    (-,-) 
#-----------------------------------------------------------------------------------------

Capture clock path:
#-----------------------------------------------------------------------------------------
#  Timing Point    Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                       (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------
  clk              (i)     -     R     (arrival)     16  0.0     0     0    1000    (-,-) 
  clk              -       -     -     (net)          -    -     -     -       -    (-,-) 
  clk              -       -     -     (net)          -    -     -     -       -    (-,-) 
  count_reg[15]/CK <<<     -     R     DFFRX4        16    -   150     0    1000    (-,-) 
#-----------------------------------------------------------------------------------------


