#-----------------------------------------------------------
# Vivado v2019.1 (64-bit)
# SW Build 2552052 on Fri May 24 14:47:09 MDT 2019
# IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
# Start of session at: Tue Dec  8 19:51:28 2020
# Process ID: 25072
# Current directory: /media/ck/B6DAFDC2DAFD7F45/program/ViROB307/test/test.runs/impl_1
# Command line: vivado -log design_1_wrapper.vdi -applog -product Vivado -messageDb vivado.pb -mode batch -source design_1_wrapper.tcl -notrace
# Log file: /media/ck/B6DAFDC2DAFD7F45/program/ViROB307/test/test.runs/impl_1/design_1_wrapper.vdi
# Journal file: /media/ck/B6DAFDC2DAFD7F45/program/ViROB307/test/test.runs/impl_1/vivado.jou
#-----------------------------------------------------------
source design_1_wrapper.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/tools/Xilinx/Vivado/2019.1/data/ip'.
Command: link_design -top design_1_wrapper -part xc7z020clg484-1
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Device 21-403] Loading part xc7z020clg484-1
INFO: [Project 1-454] Reading design checkpoint '/media/ck/B6DAFDC2DAFD7F45/program/ViROB307/test/test.srcs/sources_1/bd/design_1/ip/design_1_axi_gpio_0_0/design_1_axi_gpio_0_0.dcp' for cell 'design_1_i/axi_gpio_0'
INFO: [Project 1-454] Reading design checkpoint '/media/ck/B6DAFDC2DAFD7F45/program/ViROB307/test/test.srcs/sources_1/bd/design_1/ip/design_1_axi_timer_0_0/design_1_axi_timer_0_0.dcp' for cell 'design_1_i/axi_timer_0'
INFO: [Project 1-454] Reading design checkpoint '/media/ck/B6DAFDC2DAFD7F45/program/ViROB307/test/test.srcs/sources_1/bd/design_1/ip/design_1_mdm_1_0/design_1_mdm_1_0.dcp' for cell 'design_1_i/mdm_1'
INFO: [Project 1-454] Reading design checkpoint '/media/ck/B6DAFDC2DAFD7F45/program/ViROB307/test/test.srcs/sources_1/bd/design_1/ip/design_1_microblaze_0_0/design_1_microblaze_0_0.dcp' for cell 'design_1_i/microblaze_0'
INFO: [Project 1-454] Reading design checkpoint '/media/ck/B6DAFDC2DAFD7F45/program/ViROB307/test/test.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0.dcp' for cell 'design_1_i/processing_system7_0'
INFO: [Project 1-454] Reading design checkpoint '/media/ck/B6DAFDC2DAFD7F45/program/ViROB307/test/test.srcs/sources_1/bd/design_1/ip/design_1_rst_ps7_0_100M_0/design_1_rst_ps7_0_100M_0.dcp' for cell 'design_1_i/rst_ps7_0_100M'
INFO: [Project 1-454] Reading design checkpoint '/media/ck/B6DAFDC2DAFD7F45/program/ViROB307/test/test.srcs/sources_1/bd/design_1/ip/design_1_xbar_0/design_1_xbar_0.dcp' for cell 'design_1_i/microblaze_0_axi_periph/xbar'
INFO: [Project 1-454] Reading design checkpoint '/media/ck/B6DAFDC2DAFD7F45/program/ViROB307/test/test.srcs/sources_1/bd/design_1/ip/design_1_dlmb_bram_if_cntlr_0/design_1_dlmb_bram_if_cntlr_0.dcp' for cell 'design_1_i/microblaze_0_local_memory/dlmb_bram_if_cntlr'
INFO: [Project 1-454] Reading design checkpoint '/media/ck/B6DAFDC2DAFD7F45/program/ViROB307/test/test.srcs/sources_1/bd/design_1/ip/design_1_dlmb_v10_0/design_1_dlmb_v10_0.dcp' for cell 'design_1_i/microblaze_0_local_memory/dlmb_v10'
INFO: [Project 1-454] Reading design checkpoint '/media/ck/B6DAFDC2DAFD7F45/program/ViROB307/test/test.srcs/sources_1/bd/design_1/ip/design_1_ilmb_bram_if_cntlr_0/design_1_ilmb_bram_if_cntlr_0.dcp' for cell 'design_1_i/microblaze_0_local_memory/ilmb_bram_if_cntlr'
INFO: [Project 1-454] Reading design checkpoint '/media/ck/B6DAFDC2DAFD7F45/program/ViROB307/test/test.srcs/sources_1/bd/design_1/ip/design_1_ilmb_v10_0/design_1_ilmb_v10_0.dcp' for cell 'design_1_i/microblaze_0_local_memory/ilmb_v10'
INFO: [Project 1-454] Reading design checkpoint '/media/ck/B6DAFDC2DAFD7F45/program/ViROB307/test/test.srcs/sources_1/bd/design_1/ip/design_1_lmb_bram_0/design_1_lmb_bram_0.dcp' for cell 'design_1_i/microblaze_0_local_memory/lmb_bram'
INFO: [Project 1-454] Reading design checkpoint '/media/ck/B6DAFDC2DAFD7F45/program/ViROB307/test/test.srcs/sources_1/bd/design_1/ip/design_1_auto_pc_0/design_1_auto_pc_0.dcp' for cell 'design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc'
INFO: [Netlist 29-17] Analyzing 377 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2019.1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/media/ck/B6DAFDC2DAFD7F45/program/ViROB307/test/test.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0.xdc] for cell 'design_1_i/processing_system7_0/inst'
Finished Parsing XDC File [/media/ck/B6DAFDC2DAFD7F45/program/ViROB307/test/test.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0.xdc] for cell 'design_1_i/processing_system7_0/inst'
Parsing XDC File [/media/ck/B6DAFDC2DAFD7F45/program/ViROB307/test/test.srcs/sources_1/bd/design_1/ip/design_1_axi_gpio_0_0/design_1_axi_gpio_0_0_board.xdc] for cell 'design_1_i/axi_gpio_0/U0'
Finished Parsing XDC File [/media/ck/B6DAFDC2DAFD7F45/program/ViROB307/test/test.srcs/sources_1/bd/design_1/ip/design_1_axi_gpio_0_0/design_1_axi_gpio_0_0_board.xdc] for cell 'design_1_i/axi_gpio_0/U0'
Parsing XDC File [/media/ck/B6DAFDC2DAFD7F45/program/ViROB307/test/test.srcs/sources_1/bd/design_1/ip/design_1_axi_gpio_0_0/design_1_axi_gpio_0_0.xdc] for cell 'design_1_i/axi_gpio_0/U0'
Finished Parsing XDC File [/media/ck/B6DAFDC2DAFD7F45/program/ViROB307/test/test.srcs/sources_1/bd/design_1/ip/design_1_axi_gpio_0_0/design_1_axi_gpio_0_0.xdc] for cell 'design_1_i/axi_gpio_0/U0'
Parsing XDC File [/media/ck/B6DAFDC2DAFD7F45/program/ViROB307/test/test.srcs/sources_1/bd/design_1/ip/design_1_rst_ps7_0_100M_0/design_1_rst_ps7_0_100M_0_board.xdc] for cell 'design_1_i/rst_ps7_0_100M/U0'
Finished Parsing XDC File [/media/ck/B6DAFDC2DAFD7F45/program/ViROB307/test/test.srcs/sources_1/bd/design_1/ip/design_1_rst_ps7_0_100M_0/design_1_rst_ps7_0_100M_0_board.xdc] for cell 'design_1_i/rst_ps7_0_100M/U0'
Parsing XDC File [/media/ck/B6DAFDC2DAFD7F45/program/ViROB307/test/test.srcs/sources_1/bd/design_1/ip/design_1_rst_ps7_0_100M_0/design_1_rst_ps7_0_100M_0.xdc] for cell 'design_1_i/rst_ps7_0_100M/U0'
Finished Parsing XDC File [/media/ck/B6DAFDC2DAFD7F45/program/ViROB307/test/test.srcs/sources_1/bd/design_1/ip/design_1_rst_ps7_0_100M_0/design_1_rst_ps7_0_100M_0.xdc] for cell 'design_1_i/rst_ps7_0_100M/U0'
Parsing XDC File [/media/ck/B6DAFDC2DAFD7F45/program/ViROB307/test/test.srcs/sources_1/bd/design_1/ip/design_1_microblaze_0_0/design_1_microblaze_0_0.xdc] for cell 'design_1_i/microblaze_0/U0'
Finished Parsing XDC File [/media/ck/B6DAFDC2DAFD7F45/program/ViROB307/test/test.srcs/sources_1/bd/design_1/ip/design_1_microblaze_0_0/design_1_microblaze_0_0.xdc] for cell 'design_1_i/microblaze_0/U0'
Parsing XDC File [/media/ck/B6DAFDC2DAFD7F45/program/ViROB307/test/test.srcs/sources_1/bd/design_1/ip/design_1_dlmb_v10_0/design_1_dlmb_v10_0.xdc] for cell 'design_1_i/microblaze_0_local_memory/dlmb_v10/U0'
Finished Parsing XDC File [/media/ck/B6DAFDC2DAFD7F45/program/ViROB307/test/test.srcs/sources_1/bd/design_1/ip/design_1_dlmb_v10_0/design_1_dlmb_v10_0.xdc] for cell 'design_1_i/microblaze_0_local_memory/dlmb_v10/U0'
Parsing XDC File [/media/ck/B6DAFDC2DAFD7F45/program/ViROB307/test/test.srcs/sources_1/bd/design_1/ip/design_1_ilmb_v10_0/design_1_ilmb_v10_0.xdc] for cell 'design_1_i/microblaze_0_local_memory/ilmb_v10/U0'
Finished Parsing XDC File [/media/ck/B6DAFDC2DAFD7F45/program/ViROB307/test/test.srcs/sources_1/bd/design_1/ip/design_1_ilmb_v10_0/design_1_ilmb_v10_0.xdc] for cell 'design_1_i/microblaze_0_local_memory/ilmb_v10/U0'
Parsing XDC File [/media/ck/B6DAFDC2DAFD7F45/program/ViROB307/test/test.srcs/sources_1/bd/design_1/ip/design_1_mdm_1_0/design_1_mdm_1_0.xdc] for cell 'design_1_i/mdm_1/U0'
INFO: [Timing 38-35] Done setting XDC timing constraints. [/media/ck/B6DAFDC2DAFD7F45/program/ViROB307/test/test.srcs/sources_1/bd/design_1/ip/design_1_mdm_1_0/design_1_mdm_1_0.xdc:50]
get_clocks: Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 2281.984 ; gain = 522.781 ; free physical = 8760 ; free virtual = 26920
Finished Parsing XDC File [/media/ck/B6DAFDC2DAFD7F45/program/ViROB307/test/test.srcs/sources_1/bd/design_1/ip/design_1_mdm_1_0/design_1_mdm_1_0.xdc] for cell 'design_1_i/mdm_1/U0'
Parsing XDC File [/media/ck/B6DAFDC2DAFD7F45/program/ViROB307/test/test.srcs/sources_1/bd/design_1/ip/design_1_axi_timer_0_0/design_1_axi_timer_0_0.xdc] for cell 'design_1_i/axi_timer_0/U0'
Finished Parsing XDC File [/media/ck/B6DAFDC2DAFD7F45/program/ViROB307/test/test.srcs/sources_1/bd/design_1/ip/design_1_axi_timer_0_0/design_1_axi_timer_0_0.xdc] for cell 'design_1_i/axi_timer_0/U0'
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Generating merged BMM file for the design top 'design_1_wrapper'...
INFO: [Memdata 28-144] Successfully populated the BRAM INIT strings from the following elf files: /media/ck/B6DAFDC2DAFD7F45/program/ViROB307/test/test.srcs/sources_1/bd/design_1/ip/design_1_microblaze_0_0/data/mb_bootloop_le.elf 
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2466.074 ; gain = 0.000 ; free physical = 8759 ; free virtual = 26924
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 96 instances were transformed.
  LUT6_2 => LUT6_2 (LUT5, LUT6): 80 instances
  RAM32M => RAM32M (RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMS32, RAMS32): 16 instances

25 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 2466.074 ; gain = 1070.031 ; free physical = 8759 ; free virtual = 26924
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 6 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:00.90 ; elapsed = 00:00:00.83 . Memory (MB): peak = 2466.074 ; gain = 0.000 ; free physical = 8752 ; free virtual = 26914

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 149f26f00

Time (s): cpu = 00:00:00.32 ; elapsed = 00:00:00.18 . Memory (MB): peak = 2466.074 ; gain = 0.000 ; free physical = 8744 ; free virtual = 26911

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 1 inverter(s) to 1 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 203d5b3c5

Time (s): cpu = 00:00:00.45 ; elapsed = 00:00:00.31 . Memory (MB): peak = 2466.074 ; gain = 0.000 ; free physical = 8619 ; free virtual = 26790
INFO: [Opt 31-389] Phase Retarget created 145 cells and removed 211 cells
INFO: [Opt 31-1021] In phase Retarget, 5 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 2 inverter(s) to 5 load pin(s).
Phase 2 Constant propagation | Checksum: 17e77e157

Time (s): cpu = 00:00:00.57 ; elapsed = 00:00:00.43 . Memory (MB): peak = 2466.074 ; gain = 0.000 ; free physical = 8619 ; free virtual = 26790
INFO: [Opt 31-389] Phase Constant propagation created 25 cells and removed 271 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: 1e471ca00

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 2466.074 ; gain = 0.000 ; free physical = 8620 ; free virtual = 26790
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 882 cells

Phase 4 BUFG optimization
Phase 4 BUFG optimization | Checksum: 1e471ca00

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 2466.074 ; gain = 0.000 ; free physical = 8620 ; free virtual = 26790
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 5 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 5 Shift Register Optimization | Checksum: 1e471ca00

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 2466.074 ; gain = 0.000 ; free physical = 8619 ; free virtual = 26790
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Post Processing Netlist
Phase 6 Post Processing Netlist | Checksum: 1e471ca00

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 2466.074 ; gain = 0.000 ; free physical = 8621 ; free virtual = 26790
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |             145  |             211  |                                              5  |
|  Constant propagation         |              25  |             271  |                                              0  |
|  Sweep                        |               0  |             882  |                                              0  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              0  |
-------------------------------------------------------------------------------------------------------------------------



Starting Connectivity Check Task

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2466.074 ; gain = 0.000 ; free physical = 8621 ; free virtual = 26790
Ending Logic Optimization Task | Checksum: 1c9edb7a8

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2466.074 ; gain = 0.000 ; free physical = 8621 ; free virtual = 26790

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=3.906 | TNS=0.000 |
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Pwropt 34-10] Applying ODC optimizations ...


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-162] WRITE_MODE attribute of 0 BRAM(s) out of a total of 64 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 0 WE to EN ports
Number of BRAM Ports augmented: 32 newly gated: 0 Total Ports: 128
Number of Flops added for Enable Generation: 1

Ending PowerOpt Patch Enables Task | Checksum: 1ef6fda49

Time (s): cpu = 00:00:00.41 ; elapsed = 00:00:00.29 . Memory (MB): peak = 2651.516 ; gain = 0.000 ; free physical = 8572 ; free virtual = 26753
Ending Power Optimization Task | Checksum: 1ef6fda49

Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 2651.516 ; gain = 185.441 ; free physical = 8583 ; free virtual = 26764

Starting Final Cleanup Task

Starting Logic Optimization Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Logic Optimization Task | Checksum: 1b462d01e

Time (s): cpu = 00:00:00.58 ; elapsed = 00:00:00.41 . Memory (MB): peak = 2651.516 ; gain = 0.000 ; free physical = 8533 ; free virtual = 26749
Ending Final Cleanup Task | Checksum: 1b462d01e

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2651.516 ; gain = 0.000 ; free physical = 8533 ; free virtual = 26748

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2651.516 ; gain = 0.000 ; free physical = 8533 ; free virtual = 26748
Ending Netlist Obfuscation Task | Checksum: 1b462d01e

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2651.516 ; gain = 0.000 ; free physical = 8534 ; free virtual = 26748
INFO: [Common 17-83] Releasing license: Implementation
50 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:12 ; elapsed = 00:00:10 . Memory (MB): peak = 2651.516 ; gain = 185.441 ; free physical = 8534 ; free virtual = 26748
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2651.516 ; gain = 0.000 ; free physical = 8534 ; free virtual = 26748
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.11 ; elapsed = 00:00:00.04 . Memory (MB): peak = 2651.516 ; gain = 0.000 ; free physical = 8528 ; free virtual = 26745
INFO: [Common 17-1381] The checkpoint '/media/ck/B6DAFDC2DAFD7F45/program/ViROB307/test/test.runs/impl_1/design_1_wrapper_opt.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file design_1_wrapper_drc_opted.rpt -pb design_1_wrapper_drc_opted.pb -rpx design_1_wrapper_drc_opted.rpx
Command: report_drc -file design_1_wrapper_drc_opted.rpt -pb design_1_wrapper_drc_opted.pb -rpx design_1_wrapper_drc_opted.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 6 threads
INFO: [Coretcl 2-168] The results of DRC are in file /media/ck/B6DAFDC2DAFD7F45/program/ViROB307/test/test.runs/impl_1/design_1_wrapper_drc_opted.rpt.
report_drc completed successfully
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [DRC 23-27] Running DRC with 6 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 6 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 6 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2715.547 ; gain = 0.000 ; free physical = 8495 ; free virtual = 26724
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 1669b4c5d

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2715.547 ; gain = 0.000 ; free physical = 8495 ; free virtual = 26724
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2715.547 ; gain = 0.000 ; free physical = 8495 ; free virtual = 26724

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 13d03af9f

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.92 . Memory (MB): peak = 2715.547 ; gain = 0.000 ; free physical = 8486 ; free virtual = 26715

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: c8904936

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 2715.547 ; gain = 0.000 ; free physical = 8480 ; free virtual = 26711

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: c8904936

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 2715.547 ; gain = 0.000 ; free physical = 8480 ; free virtual = 26711
Phase 1 Placer Initialization | Checksum: c8904936

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 2715.547 ; gain = 0.000 ; free physical = 8480 ; free virtual = 26711

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 17424bd4e

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 2715.547 ; gain = 0.000 ; free physical = 8477 ; free virtual = 26707

Phase 2.2 Global Placement Core

Phase 2.2.1 Physical Synthesis In Placer
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-670] No setup violation found.  DSP Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  BRAM Register Optimization was not performed.
INFO: [Physopt 32-949] No candidate nets found for HD net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2715.547 ; gain = 0.000 ; free physical = 8454 ; free virtual = 26685

Summary of Physical Synthesis Optimizations
============================================


----------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                  |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
----------------------------------------------------------------------------------------------------------------------------------------
|  Very High Fanout              |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                  |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register                |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  BRAM Register                 |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  HD Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                         |            0  |              0  |                     0  |           0  |           2  |  00:00:00  |
----------------------------------------------------------------------------------------------------------------------------------------


Phase 2.2.1 Physical Synthesis In Placer | Checksum: 1b060ea26

Time (s): cpu = 00:00:12 ; elapsed = 00:00:05 . Memory (MB): peak = 2715.547 ; gain = 0.000 ; free physical = 8453 ; free virtual = 26685
Phase 2.2 Global Placement Core | Checksum: 115f7d8ef

Time (s): cpu = 00:00:13 ; elapsed = 00:00:05 . Memory (MB): peak = 2715.547 ; gain = 0.000 ; free physical = 8452 ; free virtual = 26684
Phase 2 Global Placement | Checksum: 115f7d8ef

Time (s): cpu = 00:00:13 ; elapsed = 00:00:05 . Memory (MB): peak = 2715.547 ; gain = 0.000 ; free physical = 8455 ; free virtual = 26687

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 16bbd9e66

Time (s): cpu = 00:00:13 ; elapsed = 00:00:06 . Memory (MB): peak = 2715.547 ; gain = 0.000 ; free physical = 8454 ; free virtual = 26686

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 14cb86557

Time (s): cpu = 00:00:14 ; elapsed = 00:00:06 . Memory (MB): peak = 2715.547 ; gain = 0.000 ; free physical = 8453 ; free virtual = 26685

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 9deb0897

Time (s): cpu = 00:00:15 ; elapsed = 00:00:06 . Memory (MB): peak = 2715.547 ; gain = 0.000 ; free physical = 8453 ; free virtual = 26685

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 102485dc8

Time (s): cpu = 00:00:15 ; elapsed = 00:00:06 . Memory (MB): peak = 2715.547 ; gain = 0.000 ; free physical = 8453 ; free virtual = 26685

Phase 3.5 Small Shape Detail Placement
Phase 3.5 Small Shape Detail Placement | Checksum: c977e817

Time (s): cpu = 00:00:16 ; elapsed = 00:00:07 . Memory (MB): peak = 2715.547 ; gain = 0.000 ; free physical = 8450 ; free virtual = 26682

Phase 3.6 Re-assign LUT pins
Phase 3.6 Re-assign LUT pins | Checksum: 1369944bb

Time (s): cpu = 00:00:16 ; elapsed = 00:00:07 . Memory (MB): peak = 2715.547 ; gain = 0.000 ; free physical = 8452 ; free virtual = 26683

Phase 3.7 Pipeline Register Optimization
Phase 3.7 Pipeline Register Optimization | Checksum: 17a533a03

Time (s): cpu = 00:00:16 ; elapsed = 00:00:07 . Memory (MB): peak = 2715.547 ; gain = 0.000 ; free physical = 8452 ; free virtual = 26683
Phase 3 Detail Placement | Checksum: 17a533a03

Time (s): cpu = 00:00:16 ; elapsed = 00:00:07 . Memory (MB): peak = 2715.547 ; gain = 0.000 ; free physical = 8452 ; free virtual = 26683

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 205af6da4

Phase 4.1.1.1 BUFG Insertion
INFO: [Place 46-56] BUFG insertion identified 0 candidate nets. Inserted BUFG: 0, Replicated BUFG Driver: 0, Skipped due to Placement/Routing Conflicts: 0, Skipped due to Timing Degradation: 0, Skipped due to Illegal Netlist: 0.
Phase 4.1.1.1 BUFG Insertion | Checksum: 205af6da4

Time (s): cpu = 00:00:17 ; elapsed = 00:00:08 . Memory (MB): peak = 2715.547 ; gain = 0.000 ; free physical = 8455 ; free virtual = 26686
INFO: [Place 30-746] Post Placement Timing Summary WNS=1.767. For the most accurate timing information please run report_timing.
Phase 4.1.1 Post Placement Optimization | Checksum: 25ed20c08

Time (s): cpu = 00:00:18 ; elapsed = 00:00:08 . Memory (MB): peak = 2715.547 ; gain = 0.000 ; free physical = 8454 ; free virtual = 26686
Phase 4.1 Post Commit Optimization | Checksum: 25ed20c08

Time (s): cpu = 00:00:18 ; elapsed = 00:00:08 . Memory (MB): peak = 2715.547 ; gain = 0.000 ; free physical = 8454 ; free virtual = 26686

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 25ed20c08

Time (s): cpu = 00:00:18 ; elapsed = 00:00:08 . Memory (MB): peak = 2715.547 ; gain = 0.000 ; free physical = 8456 ; free virtual = 26688

Phase 4.3 Placer Reporting
Phase 4.3 Placer Reporting | Checksum: 25ed20c08

Time (s): cpu = 00:00:18 ; elapsed = 00:00:08 . Memory (MB): peak = 2715.547 ; gain = 0.000 ; free physical = 8457 ; free virtual = 26689

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2715.547 ; gain = 0.000 ; free physical = 8457 ; free virtual = 26689
Phase 4.4 Final Placement Cleanup | Checksum: 2758a8fc6

Time (s): cpu = 00:00:18 ; elapsed = 00:00:08 . Memory (MB): peak = 2715.547 ; gain = 0.000 ; free physical = 8457 ; free virtual = 26689
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 2758a8fc6

Time (s): cpu = 00:00:18 ; elapsed = 00:00:08 . Memory (MB): peak = 2715.547 ; gain = 0.000 ; free physical = 8457 ; free virtual = 26689
Ending Placer Task | Checksum: 17f9d9b7d

Time (s): cpu = 00:00:18 ; elapsed = 00:00:08 . Memory (MB): peak = 2715.547 ; gain = 0.000 ; free physical = 8457 ; free virtual = 26689
INFO: [Common 17-83] Releasing license: Implementation
77 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:00:19 ; elapsed = 00:00:09 . Memory (MB): peak = 2715.547 ; gain = 0.000 ; free physical = 8469 ; free virtual = 26700
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2715.547 ; gain = 0.000 ; free physical = 8469 ; free virtual = 26700
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.97 ; elapsed = 00:00:00.33 . Memory (MB): peak = 2715.547 ; gain = 0.000 ; free physical = 8441 ; free virtual = 26692
INFO: [Common 17-1381] The checkpoint '/media/ck/B6DAFDC2DAFD7F45/program/ViROB307/test/test.runs/impl_1/design_1_wrapper_placed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_io -file design_1_wrapper_io_placed.rpt
report_io: Time (s): cpu = 00:00:00.12 ; elapsed = 00:00:00.15 . Memory (MB): peak = 2715.547 ; gain = 0.000 ; free physical = 8444 ; free virtual = 26691
INFO: [runtcl-4] Executing : report_utilization -file design_1_wrapper_utilization_placed.rpt -pb design_1_wrapper_utilization_placed.pb
INFO: [runtcl-4] Executing : report_control_sets -verbose -file design_1_wrapper_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00.12 ; elapsed = 00:00:00.15 . Memory (MB): peak = 2715.547 ; gain = 0.000 ; free physical = 8456 ; free virtual = 26703
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 6 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 6 CPUs
Checksum: PlaceDB: e437adb9 ConstDB: 0 ShapeSum: 9b65edc4 RouteDB: 0

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: 105791db3

Time (s): cpu = 00:00:15 ; elapsed = 00:00:12 . Memory (MB): peak = 2715.547 ; gain = 0.000 ; free physical = 8316 ; free virtual = 26571
Post Restoration Checksum: NetGraph: 4fb0388f NumContArr: b5c8e524 Constraints: 0 Timing: 0

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: 105791db3

Time (s): cpu = 00:00:16 ; elapsed = 00:00:13 . Memory (MB): peak = 2715.547 ; gain = 0.000 ; free physical = 8284 ; free virtual = 26539

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: 105791db3

Time (s): cpu = 00:00:16 ; elapsed = 00:00:13 . Memory (MB): peak = 2715.547 ; gain = 0.000 ; free physical = 8258 ; free virtual = 26513

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: 105791db3

Time (s): cpu = 00:00:16 ; elapsed = 00:00:13 . Memory (MB): peak = 2715.547 ; gain = 0.000 ; free physical = 8258 ; free virtual = 26513
 Number of Nodes with overlaps = 0

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: 28c2490bb

Time (s): cpu = 00:00:17 ; elapsed = 00:00:14 . Memory (MB): peak = 2715.547 ; gain = 0.000 ; free physical = 8247 ; free virtual = 26501
INFO: [Route 35-416] Intermediate Timing Summary | WNS=1.940  | TNS=0.000  | WHS=-0.191 | THS=-37.824|

Phase 2 Router Initialization | Checksum: 24d63b90e

Time (s): cpu = 00:00:18 ; elapsed = 00:00:14 . Memory (MB): peak = 2715.547 ; gain = 0.000 ; free physical = 8244 ; free virtual = 26498

Router Utilization Summary
  Global Vertical Routing Utilization    = 0 %
  Global Horizontal Routing Utilization  = 0 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 3979
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 3979
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0


Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: 1e94f583e

Time (s): cpu = 00:00:34 ; elapsed = 00:00:20 . Memory (MB): peak = 2848.516 ; gain = 132.969 ; free physical = 8230 ; free virtual = 26487

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 507
 Number of Nodes with overlaps = 50
 Number of Nodes with overlaps = 12
 Number of Nodes with overlaps = 3
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=1.368  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 1948f8c68

Time (s): cpu = 00:00:42 ; elapsed = 00:00:25 . Memory (MB): peak = 2848.516 ; gain = 132.969 ; free physical = 8230 ; free virtual = 26489

Phase 4.2 Global Iteration 1
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=1.368  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.2 Global Iteration 1 | Checksum: 9cd80e78

Time (s): cpu = 00:00:42 ; elapsed = 00:00:26 . Memory (MB): peak = 2848.516 ; gain = 132.969 ; free physical = 8230 ; free virtual = 26488
Phase 4 Rip-up And Reroute | Checksum: 9cd80e78

Time (s): cpu = 00:00:42 ; elapsed = 00:00:26 . Memory (MB): peak = 2848.516 ; gain = 132.969 ; free physical = 8230 ; free virtual = 26488

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp
Phase 5.1 Delay CleanUp | Checksum: 9cd80e78

Time (s): cpu = 00:00:42 ; elapsed = 00:00:26 . Memory (MB): peak = 2848.516 ; gain = 132.969 ; free physical = 8230 ; free virtual = 26488

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 9cd80e78

Time (s): cpu = 00:00:42 ; elapsed = 00:00:26 . Memory (MB): peak = 2848.516 ; gain = 132.969 ; free physical = 8230 ; free virtual = 26488
Phase 5 Delay and Skew Optimization | Checksum: 9cd80e78

Time (s): cpu = 00:00:42 ; elapsed = 00:00:26 . Memory (MB): peak = 2848.516 ; gain = 132.969 ; free physical = 8230 ; free virtual = 26488

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 1156099bf

Time (s): cpu = 00:00:43 ; elapsed = 00:00:26 . Memory (MB): peak = 2848.516 ; gain = 132.969 ; free physical = 8231 ; free virtual = 26490
INFO: [Route 35-416] Intermediate Timing Summary | WNS=1.368  | TNS=0.000  | WHS=0.046  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: c9b89ad5

Time (s): cpu = 00:00:43 ; elapsed = 00:00:26 . Memory (MB): peak = 2848.516 ; gain = 132.969 ; free physical = 8230 ; free virtual = 26490
Phase 6 Post Hold Fix | Checksum: c9b89ad5

Time (s): cpu = 00:00:43 ; elapsed = 00:00:26 . Memory (MB): peak = 2848.516 ; gain = 132.969 ; free physical = 8230 ; free virtual = 26490

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 1.7929 %
  Global Horizontal Routing Utilization  = 1.94887 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: ae7ab234

Time (s): cpu = 00:00:43 ; elapsed = 00:00:26 . Memory (MB): peak = 2848.516 ; gain = 132.969 ; free physical = 8230 ; free virtual = 26490

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: ae7ab234

Time (s): cpu = 00:00:43 ; elapsed = 00:00:26 . Memory (MB): peak = 2848.516 ; gain = 132.969 ; free physical = 8229 ; free virtual = 26488

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 7f0d45ac

Time (s): cpu = 00:00:43 ; elapsed = 00:00:26 . Memory (MB): peak = 2848.516 ; gain = 132.969 ; free physical = 8229 ; free virtual = 26489

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=1.368  | TNS=0.000  | WHS=0.046  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 10 Post Router Timing | Checksum: 7f0d45ac

Time (s): cpu = 00:00:43 ; elapsed = 00:00:26 . Memory (MB): peak = 2848.516 ; gain = 132.969 ; free physical = 8229 ; free virtual = 26489
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:00:43 ; elapsed = 00:00:26 . Memory (MB): peak = 2848.516 ; gain = 132.969 ; free physical = 8260 ; free virtual = 26520

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
95 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:45 ; elapsed = 00:00:27 . Memory (MB): peak = 2848.516 ; gain = 132.969 ; free physical = 8260 ; free virtual = 26520
INFO: [Common 17-600] The following parameters have non-default value.
general.maxThreads
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2848.516 ; gain = 0.000 ; free physical = 8260 ; free virtual = 26520
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.38 . Memory (MB): peak = 2848.516 ; gain = 0.000 ; free physical = 8223 ; free virtual = 26506
INFO: [Common 17-1381] The checkpoint '/media/ck/B6DAFDC2DAFD7F45/program/ViROB307/test/test.runs/impl_1/design_1_wrapper_routed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file design_1_wrapper_drc_routed.rpt -pb design_1_wrapper_drc_routed.pb -rpx design_1_wrapper_drc_routed.rpx
Command: report_drc -file design_1_wrapper_drc_routed.rpt -pb design_1_wrapper_drc_routed.pb -rpx design_1_wrapper_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 6 threads
INFO: [Coretcl 2-168] The results of DRC are in file /media/ck/B6DAFDC2DAFD7F45/program/ViROB307/test/test.runs/impl_1/design_1_wrapper_drc_routed.rpt.
report_drc completed successfully
INFO: [runtcl-4] Executing : report_methodology -file design_1_wrapper_methodology_drc_routed.rpt -pb design_1_wrapper_methodology_drc_routed.pb -rpx design_1_wrapper_methodology_drc_routed.rpx
Command: report_methodology -file design_1_wrapper_methodology_drc_routed.rpt -pb design_1_wrapper_methodology_drc_routed.pb -rpx design_1_wrapper_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 6 threads
INFO: [Coretcl 2-1520] The results of Report Methodology are in file /media/ck/B6DAFDC2DAFD7F45/program/ViROB307/test/test.runs/impl_1/design_1_wrapper_methodology_drc_routed.rpt.
report_methodology completed successfully
INFO: [runtcl-4] Executing : report_power -file design_1_wrapper_power_routed.rpt -pb design_1_wrapper_power_summary_routed.pb -rpx design_1_wrapper_power_routed.rpx
Command: report_power -file design_1_wrapper_power_routed.rpt -pb design_1_wrapper_power_summary_routed.pb -rpx design_1_wrapper_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
WARNING: [Power 33-332] Found switching activity that implies high-fanout reset nets being asserted for excessive periods of time which may result in inaccurate power analysis.
Resolution: To review and fix problems, please run Power Constraints Advisor in the GUI from Tools > Power Constraints Advisor or run report_power with the -advisory option to generate a text report.
108 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
INFO: [runtcl-4] Executing : report_route_status -file design_1_wrapper_route_status.rpt -pb design_1_wrapper_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -file design_1_wrapper_timing_summary_routed.rpt -pb design_1_wrapper_timing_summary_routed.pb -rpx design_1_wrapper_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 6 CPUs
INFO: [runtcl-4] Executing : report_incremental_reuse -file design_1_wrapper_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
INFO: [runtcl-4] Executing : report_clock_utilization -file design_1_wrapper_clock_utilization_routed.rpt
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file design_1_wrapper_bus_skew_routed.rpt -pb design_1_wrapper_bus_skew_routed.pb -rpx design_1_wrapper_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 6 CPUs
Command: write_bitstream -force design_1_wrapper.bit
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command write_bitstream
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 6 threads
INFO: [Vivado 12-3199] DRC finished with 0 Errors
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
INFO: [Designutils 20-2272] Running write_bitstream with 6 threads.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Writing bitstream ./design_1_wrapper.bit...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Project 1-120] WebTalk data collection is mandatory when using a WebPACK part without a full Vivado license. To see the specific WebTalk data collected for your design, open the usage_statistics_webtalk.html or usage_statistics_webtalk.xml file in the implementation directory.
INFO: [Common 17-186] '/media/ck/B6DAFDC2DAFD7F45/program/ViROB307/test/test.runs/impl_1/usage_statistics_webtalk.xml' has been successfully sent to Xilinx on Tue Dec  8 19:53:04 2020. For additional details about this file, please refer to the WebTalk help file at /tools/Xilinx/Vivado/2019.1/doc/webtalk_introduction.html.
INFO: [Common 17-83] Releasing license: Implementation
128 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
write_bitstream completed successfully
write_bitstream: Time (s): cpu = 00:00:17 ; elapsed = 00:00:16 . Memory (MB): peak = 3031.734 ; gain = 127.191 ; free physical = 8159 ; free virtual = 26469
INFO: [Common 17-206] Exiting Vivado at Tue Dec  8 19:53:04 2020...
