---------- Begin Simulation Statistics ----------
# Stats desc: Network start
final_tick                                12342450400                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_ticks                                    12494400                       # Number of ticks simulated
system.acc0_datapath.dma_setup_cycles               0                       # Total number of cycles spent on setting up DMA transfers.
system.acc0_datapath.sim_cycles                     0                       # Total accelerator cycles
system.switch_cpus.idleCycles                   15153                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus.numCycles                    31236                       # number of cpu cycles simulated
system.acc0_datapath.clk_domain.clock            1000                       # Clock period in ticks
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.totQLat                      7076480                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                    1845000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat                15378980                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totGap                      12414000                       # Total gap between requests
system.cpu_clk_domain.clock                       400                       # Clock period in ticks
---------- End Simulation Statistics   ----------
---------- Begin Simulation Statistics ----------
# Stats desc: Tensor preparation start
final_tick                                12363233600                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_ticks                                    20783200                       # Number of ticks simulated
system.acc0_datapath.dma_setup_cycles               0                       # Total number of cycles spent on setting up DMA transfers.
system.acc0_datapath.sim_cycles                     0                       # Total accelerator cycles
system.switch_cpus.idleCycles                   19430                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus.numCycles                    51958                       # number of cpu cycles simulated
system.acc0_datapath.clk_domain.clock            1000                       # Clock period in ticks
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.totQLat                      8408994                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                    2025000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat                17521494                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totGap                      20844500                       # Total gap between requests
system.cpu_clk_domain.clock                       400                       # Clock period in ticks
---------- End Simulation Statistics   ----------
---------- Begin Simulation Statistics ----------
# Stats desc: Tensor preparation end
final_tick                                12367736000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_ticks                                     4502400                       # Number of ticks simulated
system.acc0_datapath.dma_setup_cycles               0                       # Total number of cycles spent on setting up DMA transfers.
system.acc0_datapath.sim_cycles                     0                       # Total accelerator cycles
system.switch_cpus.idleCycles                    7487                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus.numCycles                    11256                       # number of cpu cycles simulated
system.acc0_datapath.clk_domain.clock            1000                       # Clock period in ticks
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.totQLat                       765499                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                     480000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat                 2925499                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totGap                       4418500                       # Total gap between requests
system.cpu_clk_domain.clock                       400                       # Clock period in ticks
---------- End Simulation Statistics   ----------
---------- Begin Simulation Statistics ----------
# Stats desc: Tensor finalization start
final_tick                                12587027200                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_ticks                                   219291200                       # Number of ticks simulated
system.acc0_datapath.dma_setup_cycles           11748                       # Total number of cycles spent on setting up DMA transfers.
system.acc0_datapath.sim_cycles                 28516                       # Total accelerator cycles
system.switch_cpus.idleCycles                   35722                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus.numCycles                    57224                       # number of cpu cycles simulated
system.switch_cpus.quiesceCycles               491004                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.acc0_datapath.clk_domain.clock            1000                       # Clock period in ticks
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.totQLat                     73324492                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                    7335000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat               106331992                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totGap                     219321000                       # Total gap between requests
system.cpu_clk_domain.clock                       400                       # Clock period in ticks
---------- End Simulation Statistics   ----------
---------- Begin Simulation Statistics ----------
# Stats desc: Tensor finalization end
final_tick                                12587294000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_ticks                                      266800                       # Number of ticks simulated
system.acc0_datapath.dma_setup_cycles               0                       # Total number of cycles spent on setting up DMA transfers.
system.acc0_datapath.sim_cycles                     0                       # Total accelerator cycles
system.switch_cpus.idleCycles                     464                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus.numCycles                      667                       # number of cpu cycles simulated
system.acc0_datapath.clk_domain.clock            1000                       # Clock period in ticks
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.totQLat                        93500                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                      35000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat                  251000                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totGap                        263500                       # Total gap between requests
system.cpu_clk_domain.clock                       400                       # Clock period in ticks
---------- End Simulation Statistics   ----------
---------- Begin Simulation Statistics ----------
# Stats desc: Tensor preparation start
final_tick                                12590074000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_ticks                                     2780000                       # Number of ticks simulated
system.acc0_datapath.dma_setup_cycles               0                       # Total number of cycles spent on setting up DMA transfers.
system.acc0_datapath.sim_cycles                     0                       # Total accelerator cycles
system.switch_cpus.idleCycles                     672                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus.numCycles                     6950                       # number of cpu cycles simulated
system.acc0_datapath.clk_domain.clock            1000                       # Clock period in ticks
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.totQLat                       792499                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                     190000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat                 1647499                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totGap                       2832500                       # Total gap between requests
system.cpu_clk_domain.clock                       400                       # Clock period in ticks
---------- End Simulation Statistics   ----------
---------- Begin Simulation Statistics ----------
# Stats desc: Tensor preparation end
final_tick                                12590891600                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_ticks                                      817600                       # Number of ticks simulated
system.acc0_datapath.dma_setup_cycles               0                       # Total number of cycles spent on setting up DMA transfers.
system.acc0_datapath.sim_cycles                     0                       # Total accelerator cycles
system.switch_cpus.idleCycles                     326                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus.numCycles                     2044                       # number of cpu cycles simulated
system.acc0_datapath.clk_domain.clock            1000                       # Clock period in ticks
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.totQLat                       586749                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                      65000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat                  879249                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totGap                        832000                       # Total gap between requests
system.cpu_clk_domain.clock                       400                       # Clock period in ticks
---------- End Simulation Statistics   ----------
---------- Begin Simulation Statistics ----------
# Stats desc: Tensor finalization start
final_tick                                12615207200                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_ticks                                    24315600                       # Number of ticks simulated
system.acc0_datapath.dma_setup_cycles            5880                       # Total number of cycles spent on setting up DMA transfers.
system.acc0_datapath.sim_cycles                 14679                       # Total accelerator cycles
system.switch_cpus.idleCycles                   17035                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus.numCycles                    24214                       # number of cpu cycles simulated
system.switch_cpus.quiesceCycles                36575                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.acc0_datapath.clk_domain.clock            1000                       # Clock period in ticks
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.totQLat                     35276500                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                    3220000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat                49766500                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totGap                      24306000                       # Total gap between requests
system.cpu_clk_domain.clock                       400                       # Clock period in ticks
---------- End Simulation Statistics   ----------
---------- Begin Simulation Statistics ----------
# Stats desc: Tensor finalization end
final_tick                                12615314000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_ticks                                      106800                       # Number of ticks simulated
system.acc0_datapath.dma_setup_cycles               0                       # Total number of cycles spent on setting up DMA transfers.
system.acc0_datapath.sim_cycles                     0                       # Total accelerator cycles
system.switch_cpus.idleCycles                     138                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus.numCycles                      267                       # number of cpu cycles simulated
system.acc0_datapath.clk_domain.clock            1000                       # Clock period in ticks
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.totQLat                        36000                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                      10000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat                   81000                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totGap                         96000                       # Total gap between requests
system.cpu_clk_domain.clock                       400                       # Clock period in ticks
---------- End Simulation Statistics   ----------
---------- Begin Simulation Statistics ----------
# Stats desc: Tensor preparation start
final_tick                                12617472400                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_ticks                                     2158400                       # Number of ticks simulated
system.acc0_datapath.dma_setup_cycles               0                       # Total number of cycles spent on setting up DMA transfers.
system.acc0_datapath.sim_cycles                     0                       # Total accelerator cycles
system.switch_cpus.idleCycles                      95                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus.numCycles                     5396                       # number of cpu cycles simulated
system.acc0_datapath.clk_domain.clock            1000                       # Clock period in ticks
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.totQLat                       274000                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                      90000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat                  679000                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totGap                       1904000                       # Total gap between requests
system.cpu_clk_domain.clock                       400                       # Clock period in ticks
---------- End Simulation Statistics   ----------
---------- Begin Simulation Statistics ----------
# Stats desc: Tensor preparation end
final_tick                                12618419600                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_ticks                                      947200                       # Number of ticks simulated
system.acc0_datapath.dma_setup_cycles               0                       # Total number of cycles spent on setting up DMA transfers.
system.acc0_datapath.sim_cycles                     0                       # Total accelerator cycles
system.switch_cpus.idleCycles                      53                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus.numCycles                     2368                       # number of cpu cycles simulated
system.acc0_datapath.clk_domain.clock            1000                       # Clock period in ticks
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.totQLat                       694999                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                      85000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat                 1077499                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totGap                       1116001                       # Total gap between requests
system.cpu_clk_domain.clock                       400                       # Clock period in ticks
---------- End Simulation Statistics   ----------
---------- Begin Simulation Statistics ----------
# Stats desc: Tensor finalization start
final_tick                                12684382800                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_ticks                                    65963200                       # Number of ticks simulated
system.acc0_datapath.dma_setup_cycles            4776                       # Total number of cycles spent on setting up DMA transfers.
system.acc0_datapath.sim_cycles                 11093                       # Total accelerator cycles
system.switch_cpus.idleCycles                      86                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus.numCycles                     8806                       # number of cpu cycles simulated
system.switch_cpus.quiesceCycles               156102                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.acc0_datapath.clk_domain.clock            1000                       # Clock period in ticks
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.totQLat                     24992999                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                    2020000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat                34082999                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totGap                      65612499                       # Total gap between requests
system.cpu_clk_domain.clock                       400                       # Clock period in ticks
---------- End Simulation Statistics   ----------
---------- Begin Simulation Statistics ----------
# Stats desc: Tensor finalization end
final_tick                                12684466800                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_ticks                                       84000                       # Number of ticks simulated
system.acc0_datapath.dma_setup_cycles               0                       # Total number of cycles spent on setting up DMA transfers.
system.acc0_datapath.sim_cycles                     0                       # Total accelerator cycles
system.switch_cpus.numCycles                      210                       # number of cpu cycles simulated
system.acc0_datapath.clk_domain.clock            1000                       # Clock period in ticks
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.totQLat                        18000                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                       5000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat                   40500                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totGap                        466000                       # Total gap between requests
system.cpu_clk_domain.clock                       400                       # Clock period in ticks
---------- End Simulation Statistics   ----------
---------- Begin Simulation Statistics ----------
# Stats desc: Tensor preparation start
final_tick                                12686319200                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_ticks                                     1852400                       # Number of ticks simulated
system.acc0_datapath.dma_setup_cycles               0                       # Total number of cycles spent on setting up DMA transfers.
system.acc0_datapath.sim_cycles                     0                       # Total accelerator cycles
system.switch_cpus.idleCycles                       8                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus.numCycles                     4631                       # number of cpu cycles simulated
system.acc0_datapath.clk_domain.clock            1000                       # Clock period in ticks
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.totQLat                       339500                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                      85000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat                  722000                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totGap                       1863000                       # Total gap between requests
system.cpu_clk_domain.clock                       400                       # Clock period in ticks
---------- End Simulation Statistics   ----------
---------- Begin Simulation Statistics ----------
# Stats desc: Tensor preparation end
final_tick                                12687008000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_ticks                                      688800                       # Number of ticks simulated
system.acc0_datapath.dma_setup_cycles               0                       # Total number of cycles spent on setting up DMA transfers.
system.acc0_datapath.sim_cycles                     0                       # Total accelerator cycles
system.switch_cpus.idleCycles                     213                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus.numCycles                     1722                       # number of cpu cycles simulated
system.acc0_datapath.clk_domain.clock            1000                       # Clock period in ticks
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.totQLat                       210999                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                      35000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat                  368499                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totGap                        515000                       # Total gap between requests
system.cpu_clk_domain.clock                       400                       # Clock period in ticks
---------- End Simulation Statistics   ----------
---------- Begin Simulation Statistics ----------
# Stats desc: Tensor finalization start
final_tick                                12692824400                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_ticks                                     5816400                       # Number of ticks simulated
system.acc0_datapath.dma_setup_cycles            1500                       # Total number of cycles spent on setting up DMA transfers.
system.acc0_datapath.sim_cycles                  3475                       # Total accelerator cycles
system.switch_cpus.idleCycles                      52                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus.numCycles                     5883                       # number of cpu cycles simulated
system.switch_cpus.quiesceCycles                 8658                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.acc0_datapath.clk_domain.clock            1000                       # Clock period in ticks
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.totQLat                      6499500                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                     660000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat                 9469500                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totGap                       5777000                       # Total gap between requests
system.cpu_clk_domain.clock                       400                       # Clock period in ticks
---------- End Simulation Statistics   ----------
---------- Begin Simulation Statistics ----------
# Stats desc: Tensor finalization end
final_tick                                12692850800                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_ticks                                       26400                       # Number of ticks simulated
system.acc0_datapath.dma_setup_cycles               0                       # Total number of cycles spent on setting up DMA transfers.
system.acc0_datapath.sim_cycles                     0                       # Total accelerator cycles
system.switch_cpus.numCycles                       66                       # number of cpu cycles simulated
system.acc0_datapath.clk_domain.clock            1000                       # Clock period in ticks
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.totQLat                            0                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                          0                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat                       0                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totGap                             0                       # Total gap between requests
system.cpu_clk_domain.clock                       400                       # Clock period in ticks
---------- End Simulation Statistics   ----------
---------- Begin Simulation Statistics ----------
# Stats desc: Reordering start
final_tick                                12695039600                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_ticks                                     2188800                       # Number of ticks simulated
system.acc0_datapath.dma_setup_cycles               0                       # Total number of cycles spent on setting up DMA transfers.
system.acc0_datapath.sim_cycles                     0                       # Total accelerator cycles
system.switch_cpus.idleCycles                     407                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus.numCycles                     5472                       # number of cpu cycles simulated
system.acc0_datapath.clk_domain.clock            1000                       # Clock period in ticks
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.totQLat                       300999                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                     115000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat                  818499                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totGap                       2492500                       # Total gap between requests
system.cpu_clk_domain.clock                       400                       # Clock period in ticks
---------- End Simulation Statistics   ----------
---------- Begin Simulation Statistics ----------
# Stats desc: Reordering end
final_tick                                12705241600                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_ticks                                    10202000                       # Number of ticks simulated
system.acc0_datapath.dma_setup_cycles               0                       # Total number of cycles spent on setting up DMA transfers.
system.acc0_datapath.sim_cycles                     0                       # Total accelerator cycles
system.switch_cpus.idleCycles                    9548                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus.numCycles                    25505                       # number of cpu cycles simulated
system.acc0_datapath.clk_domain.clock            1000                       # Clock period in ticks
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.totQLat                      1157748                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                     690000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat                 4262748                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totGap                      10190000                       # Total gap between requests
system.cpu_clk_domain.clock                       400                       # Clock period in ticks
---------- End Simulation Statistics   ----------
---------- Begin Simulation Statistics ----------
# Stats desc: Tensor preparation start
final_tick                                12708845600                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_ticks                                     3604000                       # Number of ticks simulated
system.acc0_datapath.dma_setup_cycles               0                       # Total number of cycles spent on setting up DMA transfers.
system.acc0_datapath.sim_cycles                     0                       # Total accelerator cycles
system.switch_cpus.idleCycles                    3242                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus.numCycles                     9010                       # number of cpu cycles simulated
system.acc0_datapath.clk_domain.clock            1000                       # Clock period in ticks
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.totQLat                       475749                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                     235000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat                 1533249                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totGap                       3609000                       # Total gap between requests
system.cpu_clk_domain.clock                       400                       # Clock period in ticks
---------- End Simulation Statistics   ----------
---------- Begin Simulation Statistics ----------
# Stats desc: Tensor preparation end
final_tick                                12709691200                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_ticks                                      845600                       # Number of ticks simulated
system.acc0_datapath.dma_setup_cycles               0                       # Total number of cycles spent on setting up DMA transfers.
system.acc0_datapath.sim_cycles                     0                       # Total accelerator cycles
system.switch_cpus.idleCycles                     145                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus.numCycles                     2114                       # number of cpu cycles simulated
system.acc0_datapath.clk_domain.clock            1000                       # Clock period in ticks
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.totQLat                       625747                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                      80000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat                  985747                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totGap                        849000                       # Total gap between requests
system.cpu_clk_domain.clock                       400                       # Clock period in ticks
---------- End Simulation Statistics   ----------
---------- Begin Simulation Statistics ----------
# Stats desc: Tensor finalization start
final_tick                                12772460000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_ticks                                    62768800                       # Number of ticks simulated
system.acc0_datapath.dma_setup_cycles           12396                       # Total number of cycles spent on setting up DMA transfers.
system.acc0_datapath.sim_cycles                 46172                       # Total accelerator cycles
system.switch_cpus.idleCycles                   26348                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus.numCycles                    44089                       # number of cpu cycles simulated
system.switch_cpus.quiesceCycles               112833                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.acc0_datapath.clk_domain.clock            1000                       # Clock period in ticks
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.totQLat                     68852995                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                    6635000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat                98710495                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totGap                      62763000                       # Total gap between requests
system.cpu_clk_domain.clock                       400                       # Clock period in ticks
---------- End Simulation Statistics   ----------
---------- Begin Simulation Statistics ----------
# Stats desc: Tensor finalization end
final_tick                                12772567600                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_ticks                                      107600                       # Number of ticks simulated
system.acc0_datapath.dma_setup_cycles               0                       # Total number of cycles spent on setting up DMA transfers.
system.acc0_datapath.sim_cycles                     0                       # Total accelerator cycles
system.switch_cpus.idleCycles                       7                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus.numCycles                      269                       # number of cpu cycles simulated
system.acc0_datapath.clk_domain.clock            1000                       # Clock period in ticks
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.totQLat                        36000                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                       5000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat                   58500                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totGap                         24500                       # Total gap between requests
system.cpu_clk_domain.clock                       400                       # Clock period in ticks
---------- End Simulation Statistics   ----------
---------- Begin Simulation Statistics ----------
# Stats desc: Tensor preparation start
final_tick                                12774418000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_ticks                                     1850400                       # Number of ticks simulated
system.acc0_datapath.dma_setup_cycles               0                       # Total number of cycles spent on setting up DMA transfers.
system.acc0_datapath.sim_cycles                     0                       # Total accelerator cycles
system.switch_cpus.idleCycles                      28                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus.numCycles                     4626                       # number of cpu cycles simulated
system.acc0_datapath.clk_domain.clock            1000                       # Clock period in ticks
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.totQLat                        91999                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                      55000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat                  339499                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totGap                       1671500                       # Total gap between requests
system.cpu_clk_domain.clock                       400                       # Clock period in ticks
---------- End Simulation Statistics   ----------
---------- Begin Simulation Statistics ----------
# Stats desc: Tensor preparation end
final_tick                                12775094800                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_ticks                                      676800                       # Number of ticks simulated
system.acc0_datapath.dma_setup_cycles               0                       # Total number of cycles spent on setting up DMA transfers.
system.acc0_datapath.sim_cycles                     0                       # Total accelerator cycles
system.switch_cpus.idleCycles                     155                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus.numCycles                     1692                       # number of cpu cycles simulated
system.acc0_datapath.clk_domain.clock            1000                       # Clock period in ticks
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.totQLat                       190248                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                      60000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat                  460248                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totGap                        911500                       # Total gap between requests
system.cpu_clk_domain.clock                       400                       # Clock period in ticks
---------- End Simulation Statistics   ----------
---------- Begin Simulation Statistics ----------
# Stats desc: Tensor finalization start
final_tick                                12798685200                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_ticks                                    23590400                       # Number of ticks simulated
system.acc0_datapath.dma_setup_cycles            7728                       # Total number of cycles spent on setting up DMA transfers.
system.acc0_datapath.sim_cycles                 20171                       # Total accelerator cycles
system.switch_cpus.idleCycles                     123                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus.numCycles                     8736                       # number of cpu cycles simulated
system.switch_cpus.quiesceCycles                50240                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.acc0_datapath.clk_domain.clock            1000                       # Clock period in ticks
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.totQLat                     42444748                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                    3340000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat                57474748                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totGap                      23246000                       # Total gap between requests
system.cpu_clk_domain.clock                       400                       # Clock period in ticks
---------- End Simulation Statistics   ----------
---------- Begin Simulation Statistics ----------
# Stats desc: Tensor finalization end
final_tick                                12798774800                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_ticks                                       89600                       # Number of ticks simulated
system.acc0_datapath.dma_setup_cycles               0                       # Total number of cycles spent on setting up DMA transfers.
system.acc0_datapath.sim_cycles                     0                       # Total accelerator cycles
system.switch_cpus.idleCycles                     114                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus.numCycles                      224                       # number of cpu cycles simulated
system.acc0_datapath.clk_domain.clock            1000                       # Clock period in ticks
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.totQLat                        18000                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                      10000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat                   63000                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totGap                        399500                       # Total gap between requests
system.cpu_clk_domain.clock                       400                       # Clock period in ticks
---------- End Simulation Statistics   ----------
---------- Begin Simulation Statistics ----------
# Stats desc: Tensor preparation start
final_tick                                12800943200                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_ticks                                     2168400                       # Number of ticks simulated
system.acc0_datapath.dma_setup_cycles               0                       # Total number of cycles spent on setting up DMA transfers.
system.acc0_datapath.sim_cycles                     0                       # Total accelerator cycles
system.switch_cpus.idleCycles                     582                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus.numCycles                     5421                       # number of cpu cycles simulated
system.acc0_datapath.clk_domain.clock            1000                       # Clock period in ticks
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.totQLat                       624000                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                      50000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat                  849000                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totGap                       1986500                       # Total gap between requests
system.cpu_clk_domain.clock                       400                       # Clock period in ticks
---------- End Simulation Statistics   ----------
---------- Begin Simulation Statistics ----------
# Stats desc: Tensor preparation end
final_tick                                12801667600                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_ticks                                      724400                       # Number of ticks simulated
system.acc0_datapath.dma_setup_cycles               0                       # Total number of cycles spent on setting up DMA transfers.
system.acc0_datapath.sim_cycles                     0                       # Total accelerator cycles
system.switch_cpus.idleCycles                     151                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus.numCycles                     1811                       # number of cpu cycles simulated
system.acc0_datapath.clk_domain.clock            1000                       # Clock period in ticks
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.totQLat                       163998                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                      65000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat                  456498                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totGap                        943000                       # Total gap between requests
system.cpu_clk_domain.clock                       400                       # Clock period in ticks
---------- End Simulation Statistics   ----------
---------- Begin Simulation Statistics ----------
# Stats desc: Tensor finalization start
final_tick                                12808889600                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_ticks                                     7222000                       # Number of ticks simulated
system.acc0_datapath.dma_setup_cycles             744                       # Total number of cycles spent on setting up DMA transfers.
system.acc0_datapath.sim_cycles                  2104                       # Total accelerator cycles
system.switch_cpus.idleCycles                    3908                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus.numCycles                    13005                       # number of cpu cycles simulated
system.switch_cpus.quiesceCycles                 5050                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.acc0_datapath.clk_domain.clock            1000                       # Clock period in ticks
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.totQLat                      4015498                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                     640000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat                 6895498                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totGap                       6725500                       # Total gap between requests
system.cpu_clk_domain.clock                       400                       # Clock period in ticks
---------- End Simulation Statistics   ----------
---------- Begin Simulation Statistics ----------
# Stats desc: Tensor finalization end
final_tick                                12808976400                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_ticks                                       86800                       # Number of ticks simulated
system.acc0_datapath.dma_setup_cycles               0                       # Total number of cycles spent on setting up DMA transfers.
system.acc0_datapath.sim_cycles                     0                       # Total accelerator cycles
system.switch_cpus.numCycles                      217                       # number of cpu cycles simulated
system.acc0_datapath.clk_domain.clock            1000                       # Clock period in ticks
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.totQLat                        43500                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                      10000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat                   88500                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totGap                        545000                       # Total gap between requests
system.cpu_clk_domain.clock                       400                       # Clock period in ticks
---------- End Simulation Statistics   ----------
---------- Begin Simulation Statistics ----------
# Stats desc: Network end
final_tick                                12809356800                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_ticks                                      380400                       # Number of ticks simulated
system.acc0_datapath.dma_setup_cycles               0                       # Total number of cycles spent on setting up DMA transfers.
system.acc0_datapath.sim_cycles                     0                       # Total accelerator cycles
system.switch_cpus.idleCycles                      19                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus.numCycles                      951                       # number of cpu cycles simulated
system.acc0_datapath.clk_domain.clock            1000                       # Clock period in ticks
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.totQLat                            0                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                      10000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat                   45000                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totGap                        276000                       # Total gap between requests
system.cpu_clk_domain.clock                       400                       # Clock period in ticks
---------- End Simulation Statistics   ----------
---------- Begin Simulation Statistics ----------
final_tick                                12939068000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_ticks                                   129711200                       # Number of ticks simulated
system.acc0_datapath.dma_setup_cycles               0                       # Total number of cycles spent on setting up DMA transfers.
system.acc0_datapath.sim_cycles                     0                       # Total accelerator cycles
system.switch_cpus.idleCycles                   74113                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus.numCycles                   324278                       # number of cpu cycles simulated
system.acc0_datapath.clk_domain.clock            1000                       # Clock period in ticks
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.totQLat                     49152711                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                   12270000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat               104367711                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totGap                     129834000                       # Total gap between requests
system.cpu_clk_domain.clock                       400                       # Clock period in ticks
---------- End Simulation Statistics   ----------
