{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1664188717020 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition " "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1664188717023 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Sep 26 18:38:36 2022 " "Processing started: Mon Sep 26 18:38:36 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1664188717023 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1664188717023 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off bcd_adder -c bcd_adder " "Command: quartus_map --read_settings_files=on --write_settings_files=off bcd_adder -c bcd_adder" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1664188717023 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1664188717491 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1664188717491 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bcd_adder.bdf 1 1 " "Found 1 design units, including 1 entities, in source file bcd_adder.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 bcd_adder " "Found entity 1: bcd_adder" {  } { { "bcd_adder.bdf" "" { Schematic "C:/intelFPGA_lite/17.0/bcd_adder.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1664188724129 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1664188724129 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "bcd_adder " "Elaborating entity \"bcd_adder\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1664188724145 ""}
{ "Error" "EGDFX_SYMBOL_OR_BLOCK_ALREADY_DEFINED" "GND inst " "Logic function of type GND and instance \"inst\" is already defined as a signal name or another logic function" {  } { { "bcd_adder.bdf" "" { Schematic "C:/intelFPGA_lite/17.0/bcd_adder.bdf" { { 544 312 344 576 "inst" "" } { 336 360 456 432 "inst" "" } } } }  } 0 275062 "Logic function of type %1!s! and instance \"%2!s!\" is already defined as a signal name or another logic function" 0 0 "Analysis & Synthesis" 0 -1 1664188724146 ""}
{ "Error" "EGDFX_SYMBOL_OR_BLOCK_ALREADY_DEFINED" "AND2 inst5 " "Logic function of type AND2 and instance \"inst5\" is already defined as a signal name or another logic function" {  } { { "bcd_adder.bdf" "" { Schematic "C:/intelFPGA_lite/17.0/bcd_adder.bdf" { { 472 160 224 520 "inst5" "" } { 584 640 736 680 "inst5" "" } } } }  } 0 275062 "Logic function of type %1!s! and instance \"%2!s!\" is already defined as a signal name or another logic function" 0 0 "Analysis & Synthesis" 0 -1 1664188724146 ""}
{ "Error" "EGDFX_SYMBOL_OR_BLOCK_ALREADY_DEFINED" "OR3 inst6 " "Logic function of type OR3 and instance \"inst6\" is already defined as a signal name or another logic function" {  } { { "bcd_adder.bdf" "" { Schematic "C:/intelFPGA_lite/17.0/bcd_adder.bdf" { { 400 32 96 448 "inst6" "" } { 584 784 880 680 "inst6" "" } } } }  } 0 275062 "Logic function of type %1!s! and instance \"%2!s!\" is already defined as a signal name or another logic function" 0 0 "Analysis & Synthesis" 0 -1 1664188724146 ""}
{ "Error" "ESGN_TOP_HIER_ELABORATION_FAILURE" "" "Can't elaborate top-level user hierarchy" {  } {  } 0 12153 "Can't elaborate top-level user hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1664188724147 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 4 s 1  Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 4 errors, 1 warning" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4766 " "Peak virtual memory: 4766 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1664188724188 ""} { "Error" "EQEXE_END_BANNER_TIME" "Mon Sep 26 18:38:44 2022 " "Processing ended: Mon Sep 26 18:38:44 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1664188724188 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:08 " "Elapsed time: 00:00:08" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1664188724188 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:16 " "Total CPU time (on all processors): 00:00:16" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1664188724188 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1664188724188 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 6 s 1  " "Quartus Prime Full Compilation was unsuccessful. 6 errors, 1 warning" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1664188724781 ""}
