

================================================================
== Vitis HLS Report for 'pynqrypt_encrypt'
================================================================
* Date:           Fri Dec  9 23:28:08 2022

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        pynqrypt-vitis-hls
* Solution:       pynqrypt (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020i-clg400-1L


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.300 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        +-------------------------------------------------------------------+--------------------------------------------------------+---------+---------+----------+----------+-----+-----+---------+
        |                                                                   |                                                        |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
        |                              Instance                             |                         Module                         |   min   |   max   |    min   |    max   | min | max |   Type  |
        +-------------------------------------------------------------------+--------------------------------------------------------+---------+---------+----------+----------+-----+-----+---------+
        |grp_pynqrypt_encrypt_Pipeline_loop_aes_generate_round_keys_fu_239  |pynqrypt_encrypt_Pipeline_loop_aes_generate_round_keys  |       82|       82|  0.820 us|  0.820 us|   82|   82|       no|
        |grp_pynqrypt_encrypt_Pipeline_VITIS_LOOP_155_1_fu_248              |pynqrypt_encrypt_Pipeline_VITIS_LOOP_155_1              |       24|       24|  0.240 us|  0.240 us|   24|   24|       no|
        |grp_aes_encrypt_block_fu_254                                       |aes_encrypt_block                                       |      148|      148|  1.480 us|  1.480 us|  148|  148|       no|
        +-------------------------------------------------------------------+--------------------------------------------------------+---------+---------+----------+----------+-----+-----+---------+

        * Loop: 
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                    |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- loop_ctr_encrypt  |        ?|        ?|       152|          -|          -|     ?|        no|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 17
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 13 
10 --> 11 
11 --> 12 
12 --> 9 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 6.50>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%offset = alloca i32 1"   --->   Operation 18 'alloca' 'offset' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (1.00ns)   --->   "%ciphertext_read = read i64 @_ssdm_op_Read.s_axilite.i64, i64 %ciphertext"   --->   Operation 19 'read' 'ciphertext_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 114 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 20 [1/1] (1.00ns)   --->   "%plaintext_read = read i64 @_ssdm_op_Read.s_axilite.i64, i64 %plaintext"   --->   Operation 20 'read' 'plaintext_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 114 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 21 [1/1] (1.00ns)   --->   "%plaintext_length_read = read i64 @_ssdm_op_Read.s_axilite.i64, i64 %plaintext_length"   --->   Operation 21 'read' 'plaintext_length_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 114 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 22 [1/1] (1.00ns)   --->   "%nonce_read = read i96 @_ssdm_op_Read.s_axilite.i96, i96 %nonce"   --->   Operation 22 'read' 'nonce_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 114 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 23 [1/1] (1.00ns)   --->   "%key_read = read i128 @_ssdm_op_Read.s_axilite.i128, i128 %key"   --->   Operation 23 'read' 'key_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 114 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 24 [1/1] (3.25ns)   --->   "%p_round_key_V = alloca i64 1" [hw-impl/src/pynqrypt.cpp:135]   --->   Operation 24 'alloca' 'p_round_key_V' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 44> <RAM>
ST_1 : Operation 25 [1/1] (3.25ns)   --->   "%pynqrypt_round_keys_V = alloca i64 1" [hw-impl/src/pynqrypt_hls.cpp:20]   --->   Operation 25 'alloca' 'pynqrypt_round_keys_V' <Predicate = true> <Delay = 3.25>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%tmp7 = partselect i32 @_ssdm_op_PartSelect.i32.i128.i32.i32, i128 %key_read, i32 96, i32 127"   --->   Operation 26 'partselect' 'tmp7' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%p_round_key_V_addr = getelementptr i32 %p_round_key_V, i64 0, i64 0" [hw-impl/src/pynqrypt.cpp:137]   --->   Operation 27 'getelementptr' 'p_round_key_V_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (3.25ns)   --->   "%store_ln137 = store i32 %tmp7, i6 %p_round_key_V_addr" [hw-impl/src/pynqrypt.cpp:137]   --->   Operation 28 'store' 'store_ln137' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 44> <RAM>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%tmp_s = partselect i32 @_ssdm_op_PartSelect.i32.i128.i32.i32, i128 %key_read, i32 64, i32 95"   --->   Operation 29 'partselect' 'tmp_s' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%p_round_key_V_addr_1 = getelementptr i32 %p_round_key_V, i64 0, i64 1" [hw-impl/src/pynqrypt.cpp:138]   --->   Operation 30 'getelementptr' 'p_round_key_V_addr_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (3.25ns)   --->   "%store_ln138 = store i32 %tmp_s, i6 %p_round_key_V_addr_1" [hw-impl/src/pynqrypt.cpp:138]   --->   Operation 31 'store' 'store_ln138' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 44> <RAM>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%tmp_1 = partselect i32 @_ssdm_op_PartSelect.i32.i128.i32.i32, i128 %key_read, i32 32, i32 63"   --->   Operation 32 'partselect' 'tmp_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%trunc_ln628 = trunc i128 %key_read"   --->   Operation 33 'trunc' 'trunc_ln628' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%trunc_ln20_3 = partselect i60 @_ssdm_op_PartSelect.i60.i64.i32.i32, i64 %plaintext_length_read, i32 4, i32 63" [hw-impl/src/pynqrypt.cpp:20]   --->   Operation 34 'partselect' 'trunc_ln20_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%trunc_ln20_1 = partselect i60 @_ssdm_op_PartSelect.i60.i64.i32.i32, i64 %plaintext_read, i32 4, i32 63" [hw-impl/src/pynqrypt.cpp:20]   --->   Operation 35 'partselect' 'trunc_ln20_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%trunc_ln2 = partselect i32 @_ssdm_op_PartSelect.i32.i64.i32.i32, i64 %plaintext_length_read, i32 4, i32 35" [hw-impl/src/pynqrypt.cpp:20]   --->   Operation 36 'partselect' 'trunc_ln2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%trunc_ln20_2 = partselect i60 @_ssdm_op_PartSelect.i60.i64.i32.i32, i64 %ciphertext_read, i32 4, i32 63" [hw-impl/src/pynqrypt.cpp:20]   --->   Operation 37 'partselect' 'trunc_ln20_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (1.58ns)   --->   "%store_ln20 = store i60 0, i60 %offset" [hw-impl/src/pynqrypt.cpp:20]   --->   Operation 38 'store' 'store_ln20' <Predicate = true> <Delay = 1.58>

State 2 <SV = 1> <Delay = 7.30>
ST_2 : Operation 39 [1/1] (0.00ns)   --->   "%p_round_key_V_addr_2 = getelementptr i32 %p_round_key_V, i64 0, i64 2" [hw-impl/src/pynqrypt.cpp:139]   --->   Operation 39 'getelementptr' 'p_round_key_V_addr_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 40 [1/1] (3.25ns)   --->   "%store_ln139 = store i32 %tmp_1, i6 %p_round_key_V_addr_2" [hw-impl/src/pynqrypt.cpp:139]   --->   Operation 40 'store' 'store_ln139' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 44> <RAM>
ST_2 : Operation 41 [1/1] (0.00ns)   --->   "%p_round_key_V_addr_3 = getelementptr i32 %p_round_key_V, i64 0, i64 3" [hw-impl/src/pynqrypt.cpp:140]   --->   Operation 41 'getelementptr' 'p_round_key_V_addr_3' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 42 [1/1] (3.25ns)   --->   "%store_ln140 = store i32 %trunc_ln628, i6 %p_round_key_V_addr_3" [hw-impl/src/pynqrypt.cpp:140]   --->   Operation 42 'store' 'store_ln140' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 44> <RAM>
ST_2 : Operation 43 [1/1] (0.00ns)   --->   "%sext_ln20 = sext i60 %trunc_ln20_1" [hw-impl/src/pynqrypt.cpp:20]   --->   Operation 43 'sext' 'sext_ln20' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 44 [1/1] (0.00ns)   --->   "%gmem_addr = getelementptr i128 %gmem, i64 %sext_ln20" [hw-impl/src/pynqrypt.cpp:20]   --->   Operation 44 'getelementptr' 'gmem_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 45 [7/7] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i128, i128 %gmem_addr, i32 %trunc_ln2" [hw-impl/src/pynqrypt.cpp:20]   --->   Operation 45 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 3 <SV = 2> <Delay = 7.30>
ST_3 : Operation 46 [2/2] (0.00ns)   --->   "%call_ln0 = call void @pynqrypt_encrypt_Pipeline_loop_aes_generate_round_keys, i32 %p_round_key_V, i8 %crypto_aes_sbox_V, i8 %crypto_aes_rcon_V"   --->   Operation 46 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_3 : Operation 47 [6/7] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i128, i128 %gmem_addr, i32 %trunc_ln2" [hw-impl/src/pynqrypt.cpp:20]   --->   Operation 47 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 4 <SV = 3> <Delay = 7.30>
ST_4 : Operation 48 [1/2] (0.00ns)   --->   "%call_ln0 = call void @pynqrypt_encrypt_Pipeline_loop_aes_generate_round_keys, i32 %p_round_key_V, i8 %crypto_aes_sbox_V, i8 %crypto_aes_rcon_V"   --->   Operation 48 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_4 : Operation 49 [5/7] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i128, i128 %gmem_addr, i32 %trunc_ln2" [hw-impl/src/pynqrypt.cpp:20]   --->   Operation 49 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 5 <SV = 4> <Delay = 7.30>
ST_5 : Operation 50 [2/2] (0.00ns)   --->   "%call_ln0 = call void @pynqrypt_encrypt_Pipeline_VITIS_LOOP_155_1, i32 %p_round_key_V, i128 %pynqrypt_round_keys_V"   --->   Operation 50 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_5 : Operation 51 [4/7] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i128, i128 %gmem_addr, i32 %trunc_ln2" [hw-impl/src/pynqrypt.cpp:20]   --->   Operation 51 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 6 <SV = 5> <Delay = 7.30>
ST_6 : Operation 52 [1/2] (0.00ns)   --->   "%call_ln0 = call void @pynqrypt_encrypt_Pipeline_VITIS_LOOP_155_1, i32 %p_round_key_V, i128 %pynqrypt_round_keys_V"   --->   Operation 52 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_6 : Operation 53 [3/7] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i128, i128 %gmem_addr, i32 %trunc_ln2" [hw-impl/src/pynqrypt.cpp:20]   --->   Operation 53 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 7 <SV = 6> <Delay = 7.30>
ST_7 : Operation 54 [2/7] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i128, i128 %gmem_addr, i32 %trunc_ln2" [hw-impl/src/pynqrypt.cpp:20]   --->   Operation 54 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 8 <SV = 7> <Delay = 7.30>
ST_8 : Operation 55 [1/1] (0.00ns)   --->   "%spectopmodule_ln3 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_15" [hw-impl/src/pynqrypt_hls.cpp:3]   --->   Operation 55 'spectopmodule' 'spectopmodule_ln3' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 56 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %gmem, void @empty_4, i32 0, i32 0, void @empty_11, i32 0, i32 1024, void @empty_5, void @empty_10, void @empty_11, i32 16, i32 16, i32 16, i32 16, void @empty_11, void @empty_11, i32 4294967295, i32 0"   --->   Operation 56 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 57 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i128 %gmem"   --->   Operation 57 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 58 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i128 %key"   --->   Operation 58 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 59 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %key, void @empty, i32 0, i32 0, void @empty_11, i32 0, i32 0, void @empty_12, void @empty_0, void @empty_11, i32 0, i32 0, i32 0, i32 0, void @empty_11, void @empty_11, i32 4294967295, i32 0"   --->   Operation 59 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 60 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %key, void @empty_13, i32 0, i32 0, void @empty_11, i32 0, i32 0, void @empty_11, void @empty_11, void @empty_11, i32 0, i32 0, i32 0, i32 0, void @empty_11, void @empty_11, i32 4294967295, i32 0"   --->   Operation 60 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 61 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i96 %nonce"   --->   Operation 61 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 62 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i96 %nonce, void @empty, i32 0, i32 0, void @empty_11, i32 0, i32 0, void @empty_12, void @empty_9, void @empty_11, i32 0, i32 0, i32 0, i32 0, void @empty_11, void @empty_11, i32 4294967295, i32 0"   --->   Operation 62 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 63 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i96 %nonce, void @empty_13, i32 0, i32 0, void @empty_11, i32 0, i32 0, void @empty_11, void @empty_11, void @empty_11, i32 0, i32 0, i32 0, i32 0, void @empty_11, void @empty_11, i32 4294967295, i32 0"   --->   Operation 63 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 64 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i64 %plaintext_length"   --->   Operation 64 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 65 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %plaintext_length, void @empty, i32 0, i32 0, void @empty_11, i32 0, i32 0, void @empty_12, void @empty_3, void @empty_11, i32 0, i32 0, i32 0, i32 0, void @empty_11, void @empty_11, i32 4294967295, i32 0"   --->   Operation 65 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 66 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %plaintext_length, void @empty_13, i32 0, i32 0, void @empty_11, i32 0, i32 0, void @empty_11, void @empty_11, void @empty_11, i32 0, i32 0, i32 0, i32 0, void @empty_11, void @empty_11, i32 4294967295, i32 0"   --->   Operation 66 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 67 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %plaintext, void @empty, i32 0, i32 0, void @empty_11, i32 0, i32 0, void @empty_12, void @empty_2, void @empty_11, i32 0, i32 0, i32 0, i32 0, void @empty_11, void @empty_1, i32 4294967295, i32 0"   --->   Operation 67 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 68 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %plaintext, void @empty_13, i32 0, i32 0, void @empty_11, i32 0, i32 0, void @empty_11, void @empty_11, void @empty_11, i32 0, i32 0, i32 0, i32 0, void @empty_11, void @empty_1, i32 4294967295, i32 0"   --->   Operation 68 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 69 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %ciphertext, void @empty, i32 0, i32 0, void @empty_11, i32 0, i32 0, void @empty_12, void @empty_14, void @empty_11, i32 0, i32 0, i32 0, i32 0, void @empty_11, void @empty_1, i32 4294967295, i32 0"   --->   Operation 69 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 70 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %ciphertext, void @empty_13, i32 0, i32 0, void @empty_11, i32 0, i32 0, void @empty_11, void @empty_11, void @empty_11, i32 0, i32 0, i32 0, i32 0, void @empty_11, void @empty_1, i32 4294967295, i32 0"   --->   Operation 70 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 71 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 0, void @empty, i32 0, i32 0, void @empty_11, i32 0, i32 0, void @empty_12, void @empty_11, void @empty_11, i32 0, i32 0, i32 0, i32 0, void @empty_11, void @empty_11, i32 4294967295, i32 0"   --->   Operation 71 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 72 [1/7] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i128, i128 %gmem_addr, i32 %trunc_ln2" [hw-impl/src/pynqrypt.cpp:20]   --->   Operation 72 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_8 : Operation 73 [1/1] (0.00ns)   --->   "%sext_ln20_1 = sext i60 %trunc_ln20_2" [hw-impl/src/pynqrypt.cpp:20]   --->   Operation 73 'sext' 'sext_ln20_1' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 74 [1/1] (0.00ns)   --->   "%gmem_addr_1 = getelementptr i128 %gmem, i64 %sext_ln20_1" [hw-impl/src/pynqrypt.cpp:20]   --->   Operation 74 'getelementptr' 'gmem_addr_1' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 75 [1/1] (7.30ns)   --->   "%empty_29 = writereq i1 @_ssdm_op_WriteReq.m_axi.p1i128, i128 %gmem_addr_1, i32 %trunc_ln2" [hw-impl/src/pynqrypt.cpp:20]   --->   Operation 75 'writereq' 'empty_29' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_8 : Operation 76 [1/1] (0.00ns)   --->   "%br_ln20 = br void %for.inc.i" [hw-impl/src/pynqrypt.cpp:20]   --->   Operation 76 'br' 'br_ln20' <Predicate = true> <Delay = 0.00>

State 9 <SV = 8> <Delay = 5.00>
ST_9 : Operation 77 [1/1] (0.00ns)   --->   "%i_2 = load i60 %offset" [hw-impl/src/pynqrypt.cpp:35]   --->   Operation 77 'load' 'i_2' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 78 [1/1] (2.81ns)   --->   "%icmp_ln20 = icmp_eq  i60 %i_2, i60 %trunc_ln20_3" [hw-impl/src/pynqrypt.cpp:20]   --->   Operation 78 'icmp' 'icmp_ln20' <Predicate = true> <Delay = 2.81> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.81> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 79 [1/1] (3.41ns)   --->   "%i = add i60 %i_2, i60 1" [hw-impl/src/pynqrypt.cpp:20]   --->   Operation 79 'add' 'i' <Predicate = true> <Delay = 3.41> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.41> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 80 [1/1] (0.00ns)   --->   "%br_ln20 = br i1 %icmp_ln20, void %for.inc.i.split, void %_ZN6crypto8Pynqrypt11ctr_encryptEmP7ap_uintILi128EES3_.exit.loopexit" [hw-impl/src/pynqrypt.cpp:20]   --->   Operation 80 'br' 'br_ln20' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 81 [1/1] (0.00ns)   --->   "%offword_V = trunc i60 %i_2" [hw-impl/src/pynqrypt.cpp:35]   --->   Operation 81 'trunc' 'offword_V' <Predicate = (!icmp_ln20)> <Delay = 0.00>
ST_9 : Operation 82 [1/1] (1.58ns)   --->   "%store_ln20 = store i60 %i, i60 %offset" [hw-impl/src/pynqrypt.cpp:20]   --->   Operation 82 'store' 'store_ln20' <Predicate = (!icmp_ln20)> <Delay = 1.58>

State 10 <SV = 9> <Delay = 7.30>
ST_10 : Operation 83 [1/1] (7.30ns)   --->   "%block_V = read i128 @_ssdm_op_Read.m_axi.p1i128, i128 %gmem_addr" [hw-impl/src/pynqrypt.cpp:22]   --->   Operation 83 'read' 'block_V' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_10 : Operation 84 [1/1] (0.00ns)   --->   "%p_Result_s = bitconcatenate i128 @_ssdm_op_BitConcatenate.i128.i96.i32, i96 %nonce_read, i32 %offword_V"   --->   Operation 84 'bitconcatenate' 'p_Result_s' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 85 [2/2] (2.62ns)   --->   "%block_nonce_V_1 = call i128 @aes_encrypt_block, i128 %pynqrypt_round_keys_V, i128 %p_Result_s, i8 %crypto_aes_sbox_V, i8 %crypto_aes_mul2_V, i8 %crypto_aes_mul3_V" [hw-impl/src/pynqrypt.cpp:25]   --->   Operation 85 'call' 'block_nonce_V_1' <Predicate = true> <Delay = 2.62> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 11 <SV = 10> <Delay = 5.32>
ST_11 : Operation 86 [1/2] (4.28ns)   --->   "%block_nonce_V_1 = call i128 @aes_encrypt_block, i128 %pynqrypt_round_keys_V, i128 %p_Result_s, i8 %crypto_aes_sbox_V, i8 %crypto_aes_mul2_V, i8 %crypto_aes_mul3_V" [hw-impl/src/pynqrypt.cpp:25]   --->   Operation 86 'call' 'block_nonce_V_1' <Predicate = true> <Delay = 4.28> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_11 : Operation 87 [1/1] (1.03ns)   --->   "%block_V_1 = xor i128 %block_nonce_V_1, i128 %block_V"   --->   Operation 87 'xor' 'block_V_1' <Predicate = true> <Delay = 1.03> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 1.03> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>

State 12 <SV = 11> <Delay = 7.30>
ST_12 : Operation 88 [1/1] (0.00ns)   --->   "%specloopname_ln20 = specloopname void @_ssdm_op_SpecLoopName, void @empty_16" [hw-impl/src/pynqrypt.cpp:20]   --->   Operation 88 'specloopname' 'specloopname_ln20' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 89 [1/1] (7.30ns)   --->   "%write_ln29 = write void @_ssdm_op_Write.m_axi.p1i128, i128 %gmem_addr_1, i128 %block_V_1, i16 65535" [hw-impl/src/pynqrypt.cpp:29]   --->   Operation 89 'write' 'write_ln29' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_12 : Operation 90 [1/1] (0.00ns)   --->   "%br_ln20 = br void %for.inc.i" [hw-impl/src/pynqrypt.cpp:20]   --->   Operation 90 'br' 'br_ln20' <Predicate = true> <Delay = 0.00>

State 13 <SV = 9> <Delay = 7.30>
ST_13 : Operation 91 [5/5] (7.30ns)   --->   "%empty_30 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i128, i128 %gmem_addr_1" [hw-impl/src/pynqrypt_hls.cpp:23]   --->   Operation 91 'writeresp' 'empty_30' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 14 <SV = 10> <Delay = 7.30>
ST_14 : Operation 92 [4/5] (7.30ns)   --->   "%empty_30 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i128, i128 %gmem_addr_1" [hw-impl/src/pynqrypt_hls.cpp:23]   --->   Operation 92 'writeresp' 'empty_30' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 15 <SV = 11> <Delay = 7.30>
ST_15 : Operation 93 [3/5] (7.30ns)   --->   "%empty_30 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i128, i128 %gmem_addr_1" [hw-impl/src/pynqrypt_hls.cpp:23]   --->   Operation 93 'writeresp' 'empty_30' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 16 <SV = 12> <Delay = 7.30>
ST_16 : Operation 94 [2/5] (7.30ns)   --->   "%empty_30 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i128, i128 %gmem_addr_1" [hw-impl/src/pynqrypt_hls.cpp:23]   --->   Operation 94 'writeresp' 'empty_30' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 17 <SV = 13> <Delay = 7.30>
ST_17 : Operation 95 [1/5] (7.30ns)   --->   "%empty_30 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i128, i128 %gmem_addr_1" [hw-impl/src/pynqrypt_hls.cpp:23]   --->   Operation 95 'writeresp' 'empty_30' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_17 : Operation 96 [1/1] (0.00ns)   --->   "%ret_ln23 = ret" [hw-impl/src/pynqrypt_hls.cpp:23]   --->   Operation 96 'ret' 'ret_ln23' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ gmem]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=4; pingpong=0; private_global=0; IO mode=m_axi:ce=0
Port [ key]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ nonce]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ plaintext_length]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ plaintext]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ ciphertext]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ crypto_aes_sbox_V]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; MemPort=[11]; IO mode=ap_memory:ce=0
Port [ crypto_aes_rcon_V]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ crypto_aes_mul2_V]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[11]; IO mode=ap_memory:ce=0
Port [ crypto_aes_mul3_V]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[11]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
offset                (alloca        ) [ 011111111111100000]
ciphertext_read       (read          ) [ 000000000000000000]
plaintext_read        (read          ) [ 000000000000000000]
plaintext_length_read (read          ) [ 000000000000000000]
nonce_read            (read          ) [ 001111111111100000]
key_read              (read          ) [ 000000000000000000]
p_round_key_V         (alloca        ) [ 001111100000000000]
pynqrypt_round_keys_V (alloca        ) [ 001111111111100000]
tmp7                  (partselect    ) [ 000000000000000000]
p_round_key_V_addr    (getelementptr ) [ 000000000000000000]
store_ln137           (store         ) [ 000000000000000000]
tmp_s                 (partselect    ) [ 000000000000000000]
p_round_key_V_addr_1  (getelementptr ) [ 000000000000000000]
store_ln138           (store         ) [ 000000000000000000]
tmp_1                 (partselect    ) [ 001000000000000000]
trunc_ln628           (trunc         ) [ 001000000000000000]
trunc_ln20_3          (partselect    ) [ 001111111111100000]
trunc_ln20_1          (partselect    ) [ 001000000000000000]
trunc_ln2             (partselect    ) [ 001111111000000000]
trunc_ln20_2          (partselect    ) [ 001111111000000000]
store_ln20            (store         ) [ 000000000000000000]
p_round_key_V_addr_2  (getelementptr ) [ 000000000000000000]
store_ln139           (store         ) [ 000000000000000000]
p_round_key_V_addr_3  (getelementptr ) [ 000000000000000000]
store_ln140           (store         ) [ 000000000000000000]
sext_ln20             (sext          ) [ 000000000000000000]
gmem_addr             (getelementptr ) [ 000111111111100000]
call_ln0              (call          ) [ 000000000000000000]
call_ln0              (call          ) [ 000000000000000000]
spectopmodule_ln3     (spectopmodule ) [ 000000000000000000]
specinterface_ln0     (specinterface ) [ 000000000000000000]
specbitsmap_ln0       (specbitsmap   ) [ 000000000000000000]
specbitsmap_ln0       (specbitsmap   ) [ 000000000000000000]
specinterface_ln0     (specinterface ) [ 000000000000000000]
specinterface_ln0     (specinterface ) [ 000000000000000000]
specbitsmap_ln0       (specbitsmap   ) [ 000000000000000000]
specinterface_ln0     (specinterface ) [ 000000000000000000]
specinterface_ln0     (specinterface ) [ 000000000000000000]
specbitsmap_ln0       (specbitsmap   ) [ 000000000000000000]
specinterface_ln0     (specinterface ) [ 000000000000000000]
specinterface_ln0     (specinterface ) [ 000000000000000000]
specinterface_ln0     (specinterface ) [ 000000000000000000]
specinterface_ln0     (specinterface ) [ 000000000000000000]
specinterface_ln0     (specinterface ) [ 000000000000000000]
specinterface_ln0     (specinterface ) [ 000000000000000000]
specinterface_ln0     (specinterface ) [ 000000000000000000]
empty                 (readreq       ) [ 000000000000000000]
sext_ln20_1           (sext          ) [ 000000000000000000]
gmem_addr_1           (getelementptr ) [ 000000000111111111]
empty_29              (writereq      ) [ 000000000000000000]
br_ln20               (br            ) [ 000000000000000000]
i_2                   (load          ) [ 000000000000000000]
icmp_ln20             (icmp          ) [ 000000000111100000]
i                     (add           ) [ 000000000000000000]
br_ln20               (br            ) [ 000000000000000000]
offword_V             (trunc         ) [ 000000000010000000]
store_ln20            (store         ) [ 000000000000000000]
block_V               (read          ) [ 000000000001000000]
p_Result_s            (bitconcatenate) [ 000000000001000000]
block_nonce_V_1       (call          ) [ 000000000000000000]
block_V_1             (xor           ) [ 000000000000100000]
specloopname_ln20     (specloopname  ) [ 000000000000000000]
write_ln29            (write         ) [ 000000000000000000]
br_ln20               (br            ) [ 000000000000000000]
empty_30              (writeresp     ) [ 000000000000000000]
ret_ln23              (ret           ) [ 000000000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="gmem">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="gmem"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="key">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="key"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="nonce">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="nonce"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="plaintext_length">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="plaintext_length"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="plaintext">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="plaintext"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="ciphertext">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="ciphertext"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="crypto_aes_sbox_V">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="crypto_aes_sbox_V"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="crypto_aes_rcon_V">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="crypto_aes_rcon_V"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="crypto_aes_mul2_V">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="crypto_aes_mul2_V"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="crypto_aes_mul3_V">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="crypto_aes_mul3_V"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.s_axilite.i64"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.s_axilite.i96"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.s_axilite.i128"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i32.i128.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i60.i64.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i32.i64.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_ReadReq.m_axi.p1i128"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="pynqrypt_encrypt_Pipeline_loop_aes_generate_round_keys"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="pynqrypt_encrypt_Pipeline_VITIS_LOOP_155_1"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_15"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_4"/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_11"/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_5"/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_10"/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty"/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_12"/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_0"/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_13"/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_9"/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_3"/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_2"/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_1"/></StgValue>
</bind>
</comp>

<comp id="106" class="1001" name="const_106">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_14"/></StgValue>
</bind>
</comp>

<comp id="108" class="1001" name="const_108">
<pin_list>
<pin id="109" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_WriteReq.m_axi.p1i128"/></StgValue>
</bind>
</comp>

<comp id="110" class="1001" name="const_110">
<pin_list>
<pin id="111" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="112" class="1001" name="const_112">
<pin_list>
<pin id="113" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.m_axi.p1i128"/></StgValue>
</bind>
</comp>

<comp id="114" class="1001" name="const_114">
<pin_list>
<pin id="115" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i128.i96.i32"/></StgValue>
</bind>
</comp>

<comp id="116" class="1001" name="const_116">
<pin_list>
<pin id="117" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="aes_encrypt_block"/></StgValue>
</bind>
</comp>

<comp id="118" class="1001" name="const_118">
<pin_list>
<pin id="119" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="120" class="1001" name="const_120">
<pin_list>
<pin id="121" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_16"/></StgValue>
</bind>
</comp>

<comp id="122" class="1001" name="const_122">
<pin_list>
<pin id="123" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.m_axi.p1i128"/></StgValue>
</bind>
</comp>

<comp id="124" class="1001" name="const_124">
<pin_list>
<pin id="125" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="126" class="1001" name="const_126">
<pin_list>
<pin id="127" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_WriteResp.m_axi.p1i128"/></StgValue>
</bind>
</comp>

<comp id="128" class="1004" name="offset_fu_128">
<pin_list>
<pin id="129" dir="0" index="0" bw="1" slack="0"/>
<pin id="130" dir="1" index="1" bw="60" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="offset/1 "/>
</bind>
</comp>

<comp id="132" class="1004" name="p_round_key_V_alloca_fu_132">
<pin_list>
<pin id="133" dir="0" index="0" bw="1" slack="0"/>
<pin id="134" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="p_round_key_V/1 "/>
</bind>
</comp>

<comp id="136" class="1004" name="pynqrypt_round_keys_V_alloca_fu_136">
<pin_list>
<pin id="137" dir="0" index="0" bw="1" slack="0"/>
<pin id="138" dir="1" index="1" bw="128" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="pynqrypt_round_keys_V/1 "/>
</bind>
</comp>

<comp id="140" class="1004" name="ciphertext_read_read_fu_140">
<pin_list>
<pin id="141" dir="0" index="0" bw="64" slack="0"/>
<pin id="142" dir="0" index="1" bw="64" slack="0"/>
<pin id="143" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="ciphertext_read/1 "/>
</bind>
</comp>

<comp id="146" class="1004" name="plaintext_read_read_fu_146">
<pin_list>
<pin id="147" dir="0" index="0" bw="64" slack="0"/>
<pin id="148" dir="0" index="1" bw="64" slack="0"/>
<pin id="149" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="plaintext_read/1 "/>
</bind>
</comp>

<comp id="152" class="1004" name="plaintext_length_read_read_fu_152">
<pin_list>
<pin id="153" dir="0" index="0" bw="64" slack="0"/>
<pin id="154" dir="0" index="1" bw="64" slack="0"/>
<pin id="155" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="plaintext_length_read/1 "/>
</bind>
</comp>

<comp id="158" class="1004" name="nonce_read_read_fu_158">
<pin_list>
<pin id="159" dir="0" index="0" bw="96" slack="0"/>
<pin id="160" dir="0" index="1" bw="96" slack="0"/>
<pin id="161" dir="1" index="2" bw="96" slack="9"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="nonce_read/1 "/>
</bind>
</comp>

<comp id="164" class="1004" name="key_read_read_fu_164">
<pin_list>
<pin id="165" dir="0" index="0" bw="128" slack="0"/>
<pin id="166" dir="0" index="1" bw="128" slack="0"/>
<pin id="167" dir="1" index="2" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="key_read/1 "/>
</bind>
</comp>

<comp id="170" class="1004" name="grp_readreq_fu_170">
<pin_list>
<pin id="171" dir="0" index="0" bw="1" slack="0"/>
<pin id="172" dir="0" index="1" bw="128" slack="0"/>
<pin id="173" dir="0" index="2" bw="32" slack="1"/>
<pin id="174" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="readreq(1154) " fcode="readreq"/>
<opset="empty/2 "/>
</bind>
</comp>

<comp id="176" class="1004" name="grp_writeresp_fu_176">
<pin_list>
<pin id="177" dir="0" index="0" bw="1" slack="0"/>
<pin id="178" dir="0" index="1" bw="128" slack="0"/>
<pin id="179" dir="0" index="2" bw="32" slack="7"/>
<pin id="180" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="writereq(1155) writeresp(1158) " fcode="writeresp"/>
<opset="empty_29/8 empty_30/13 "/>
</bind>
</comp>

<comp id="182" class="1004" name="block_V_read_fu_182">
<pin_list>
<pin id="183" dir="0" index="0" bw="128" slack="0"/>
<pin id="184" dir="0" index="1" bw="128" slack="8"/>
<pin id="185" dir="1" index="2" bw="128" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="block_V/10 "/>
</bind>
</comp>

<comp id="187" class="1004" name="write_ln29_write_fu_187">
<pin_list>
<pin id="188" dir="0" index="0" bw="0" slack="0"/>
<pin id="189" dir="0" index="1" bw="128" slack="4"/>
<pin id="190" dir="0" index="2" bw="128" slack="1"/>
<pin id="191" dir="0" index="3" bw="1" slack="0"/>
<pin id="192" dir="1" index="4" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln29/12 "/>
</bind>
</comp>

<comp id="196" class="1004" name="p_round_key_V_addr_gep_fu_196">
<pin_list>
<pin id="197" dir="0" index="0" bw="32" slack="0"/>
<pin id="198" dir="0" index="1" bw="1" slack="0"/>
<pin id="199" dir="0" index="2" bw="1" slack="0"/>
<pin id="200" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="p_round_key_V_addr/1 "/>
</bind>
</comp>

<comp id="204" class="1004" name="grp_access_fu_204">
<pin_list>
<pin id="205" dir="0" index="0" bw="6" slack="0"/>
<pin id="206" dir="0" index="1" bw="32" slack="0"/>
<pin id="207" dir="0" index="2" bw="0" slack="0"/>
<pin id="209" dir="0" index="4" bw="6" slack="0"/>
<pin id="210" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="211" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="208" dir="1" index="3" bw="32" slack="2147483647"/>
<pin id="212" dir="1" index="7" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln137/1 store_ln138/1 store_ln139/2 store_ln140/2 "/>
</bind>
</comp>

<comp id="214" class="1004" name="p_round_key_V_addr_1_gep_fu_214">
<pin_list>
<pin id="215" dir="0" index="0" bw="32" slack="0"/>
<pin id="216" dir="0" index="1" bw="1" slack="0"/>
<pin id="217" dir="0" index="2" bw="1" slack="0"/>
<pin id="218" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="p_round_key_V_addr_1/1 "/>
</bind>
</comp>

<comp id="223" class="1004" name="p_round_key_V_addr_2_gep_fu_223">
<pin_list>
<pin id="224" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="225" dir="0" index="1" bw="1" slack="0"/>
<pin id="226" dir="0" index="2" bw="3" slack="0"/>
<pin id="227" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="p_round_key_V_addr_2/2 "/>
</bind>
</comp>

<comp id="231" class="1004" name="p_round_key_V_addr_3_gep_fu_231">
<pin_list>
<pin id="232" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="233" dir="0" index="1" bw="1" slack="0"/>
<pin id="234" dir="0" index="2" bw="3" slack="0"/>
<pin id="235" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="p_round_key_V_addr_3/2 "/>
</bind>
</comp>

<comp id="239" class="1004" name="grp_pynqrypt_encrypt_Pipeline_loop_aes_generate_round_keys_fu_239">
<pin_list>
<pin id="240" dir="0" index="0" bw="0" slack="0"/>
<pin id="241" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="242" dir="0" index="2" bw="8" slack="0"/>
<pin id="243" dir="0" index="3" bw="8" slack="0"/>
<pin id="244" dir="1" index="4" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln0/3 "/>
</bind>
</comp>

<comp id="248" class="1004" name="grp_pynqrypt_encrypt_Pipeline_VITIS_LOOP_155_1_fu_248">
<pin_list>
<pin id="249" dir="0" index="0" bw="0" slack="0"/>
<pin id="250" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="251" dir="0" index="2" bw="128" slack="2147483647"/>
<pin id="252" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln0/5 "/>
</bind>
</comp>

<comp id="254" class="1004" name="grp_aes_encrypt_block_fu_254">
<pin_list>
<pin id="255" dir="0" index="0" bw="128" slack="0"/>
<pin id="256" dir="0" index="1" bw="128" slack="2147483647"/>
<pin id="257" dir="0" index="2" bw="128" slack="0"/>
<pin id="258" dir="0" index="3" bw="8" slack="0"/>
<pin id="259" dir="0" index="4" bw="8" slack="0"/>
<pin id="260" dir="0" index="5" bw="8" slack="0"/>
<pin id="261" dir="1" index="6" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="block_nonce_V_1/10 "/>
</bind>
</comp>

<comp id="266" class="1004" name="tmp7_fu_266">
<pin_list>
<pin id="267" dir="0" index="0" bw="32" slack="0"/>
<pin id="268" dir="0" index="1" bw="128" slack="0"/>
<pin id="269" dir="0" index="2" bw="8" slack="0"/>
<pin id="270" dir="0" index="3" bw="8" slack="0"/>
<pin id="271" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp7/1 "/>
</bind>
</comp>

<comp id="277" class="1004" name="tmp_s_fu_277">
<pin_list>
<pin id="278" dir="0" index="0" bw="32" slack="0"/>
<pin id="279" dir="0" index="1" bw="128" slack="0"/>
<pin id="280" dir="0" index="2" bw="8" slack="0"/>
<pin id="281" dir="0" index="3" bw="8" slack="0"/>
<pin id="282" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_s/1 "/>
</bind>
</comp>

<comp id="288" class="1004" name="tmp_1_fu_288">
<pin_list>
<pin id="289" dir="0" index="0" bw="32" slack="0"/>
<pin id="290" dir="0" index="1" bw="128" slack="0"/>
<pin id="291" dir="0" index="2" bw="7" slack="0"/>
<pin id="292" dir="0" index="3" bw="7" slack="0"/>
<pin id="293" dir="1" index="4" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_1/1 "/>
</bind>
</comp>

<comp id="298" class="1004" name="trunc_ln628_fu_298">
<pin_list>
<pin id="299" dir="0" index="0" bw="128" slack="0"/>
<pin id="300" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln628/1 "/>
</bind>
</comp>

<comp id="302" class="1004" name="trunc_ln20_3_fu_302">
<pin_list>
<pin id="303" dir="0" index="0" bw="60" slack="0"/>
<pin id="304" dir="0" index="1" bw="64" slack="0"/>
<pin id="305" dir="0" index="2" bw="4" slack="0"/>
<pin id="306" dir="0" index="3" bw="7" slack="0"/>
<pin id="307" dir="1" index="4" bw="60" slack="8"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln20_3/1 "/>
</bind>
</comp>

<comp id="312" class="1004" name="trunc_ln20_1_fu_312">
<pin_list>
<pin id="313" dir="0" index="0" bw="60" slack="0"/>
<pin id="314" dir="0" index="1" bw="64" slack="0"/>
<pin id="315" dir="0" index="2" bw="4" slack="0"/>
<pin id="316" dir="0" index="3" bw="7" slack="0"/>
<pin id="317" dir="1" index="4" bw="60" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln20_1/1 "/>
</bind>
</comp>

<comp id="322" class="1004" name="trunc_ln2_fu_322">
<pin_list>
<pin id="323" dir="0" index="0" bw="32" slack="0"/>
<pin id="324" dir="0" index="1" bw="64" slack="0"/>
<pin id="325" dir="0" index="2" bw="4" slack="0"/>
<pin id="326" dir="0" index="3" bw="7" slack="0"/>
<pin id="327" dir="1" index="4" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln2/1 "/>
</bind>
</comp>

<comp id="332" class="1004" name="trunc_ln20_2_fu_332">
<pin_list>
<pin id="333" dir="0" index="0" bw="60" slack="0"/>
<pin id="334" dir="0" index="1" bw="64" slack="0"/>
<pin id="335" dir="0" index="2" bw="4" slack="0"/>
<pin id="336" dir="0" index="3" bw="7" slack="0"/>
<pin id="337" dir="1" index="4" bw="60" slack="7"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln20_2/1 "/>
</bind>
</comp>

<comp id="342" class="1004" name="store_ln20_store_fu_342">
<pin_list>
<pin id="343" dir="0" index="0" bw="1" slack="0"/>
<pin id="344" dir="0" index="1" bw="60" slack="0"/>
<pin id="345" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln20/1 "/>
</bind>
</comp>

<comp id="347" class="1004" name="sext_ln20_fu_347">
<pin_list>
<pin id="348" dir="0" index="0" bw="60" slack="1"/>
<pin id="349" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln20/2 "/>
</bind>
</comp>

<comp id="350" class="1004" name="gmem_addr_fu_350">
<pin_list>
<pin id="351" dir="0" index="0" bw="128" slack="0"/>
<pin id="352" dir="0" index="1" bw="60" slack="0"/>
<pin id="353" dir="1" index="2" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="gmem_addr/2 "/>
</bind>
</comp>

<comp id="357" class="1004" name="sext_ln20_1_fu_357">
<pin_list>
<pin id="358" dir="0" index="0" bw="60" slack="7"/>
<pin id="359" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln20_1/8 "/>
</bind>
</comp>

<comp id="360" class="1004" name="gmem_addr_1_fu_360">
<pin_list>
<pin id="361" dir="0" index="0" bw="128" slack="0"/>
<pin id="362" dir="0" index="1" bw="60" slack="0"/>
<pin id="363" dir="1" index="2" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="gmem_addr_1/8 "/>
</bind>
</comp>

<comp id="367" class="1004" name="i_2_load_fu_367">
<pin_list>
<pin id="368" dir="0" index="0" bw="60" slack="8"/>
<pin id="369" dir="1" index="1" bw="60" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="i_2/9 "/>
</bind>
</comp>

<comp id="370" class="1004" name="icmp_ln20_fu_370">
<pin_list>
<pin id="371" dir="0" index="0" bw="60" slack="0"/>
<pin id="372" dir="0" index="1" bw="60" slack="8"/>
<pin id="373" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln20/9 "/>
</bind>
</comp>

<comp id="375" class="1004" name="i_fu_375">
<pin_list>
<pin id="376" dir="0" index="0" bw="60" slack="0"/>
<pin id="377" dir="0" index="1" bw="1" slack="0"/>
<pin id="378" dir="1" index="2" bw="60" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i/9 "/>
</bind>
</comp>

<comp id="381" class="1004" name="offword_V_fu_381">
<pin_list>
<pin id="382" dir="0" index="0" bw="60" slack="0"/>
<pin id="383" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="offword_V/9 "/>
</bind>
</comp>

<comp id="385" class="1004" name="store_ln20_store_fu_385">
<pin_list>
<pin id="386" dir="0" index="0" bw="60" slack="0"/>
<pin id="387" dir="0" index="1" bw="60" slack="8"/>
<pin id="388" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln20/9 "/>
</bind>
</comp>

<comp id="390" class="1004" name="p_Result_s_fu_390">
<pin_list>
<pin id="391" dir="0" index="0" bw="128" slack="0"/>
<pin id="392" dir="0" index="1" bw="96" slack="9"/>
<pin id="393" dir="0" index="2" bw="32" slack="1"/>
<pin id="394" dir="1" index="3" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_Result_s/10 "/>
</bind>
</comp>

<comp id="397" class="1004" name="block_V_1_fu_397">
<pin_list>
<pin id="398" dir="0" index="0" bw="128" slack="0"/>
<pin id="399" dir="0" index="1" bw="128" slack="1"/>
<pin id="400" dir="1" index="2" bw="128" slack="1"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="block_V_1/11 "/>
</bind>
</comp>

<comp id="402" class="1005" name="offset_reg_402">
<pin_list>
<pin id="403" dir="0" index="0" bw="60" slack="0"/>
<pin id="404" dir="1" index="1" bw="60" slack="0"/>
</pin_list>
<bind>
<opset="offset "/>
</bind>
</comp>

<comp id="409" class="1005" name="nonce_read_reg_409">
<pin_list>
<pin id="410" dir="0" index="0" bw="96" slack="9"/>
<pin id="411" dir="1" index="1" bw="96" slack="9"/>
</pin_list>
<bind>
<opset="nonce_read "/>
</bind>
</comp>

<comp id="414" class="1005" name="tmp_1_reg_414">
<pin_list>
<pin id="415" dir="0" index="0" bw="32" slack="1"/>
<pin id="416" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_1 "/>
</bind>
</comp>

<comp id="419" class="1005" name="trunc_ln628_reg_419">
<pin_list>
<pin id="420" dir="0" index="0" bw="32" slack="1"/>
<pin id="421" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln628 "/>
</bind>
</comp>

<comp id="424" class="1005" name="trunc_ln20_3_reg_424">
<pin_list>
<pin id="425" dir="0" index="0" bw="60" slack="8"/>
<pin id="426" dir="1" index="1" bw="60" slack="8"/>
</pin_list>
<bind>
<opset="trunc_ln20_3 "/>
</bind>
</comp>

<comp id="429" class="1005" name="trunc_ln20_1_reg_429">
<pin_list>
<pin id="430" dir="0" index="0" bw="60" slack="1"/>
<pin id="431" dir="1" index="1" bw="60" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln20_1 "/>
</bind>
</comp>

<comp id="434" class="1005" name="trunc_ln2_reg_434">
<pin_list>
<pin id="435" dir="0" index="0" bw="32" slack="1"/>
<pin id="436" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln2 "/>
</bind>
</comp>

<comp id="440" class="1005" name="trunc_ln20_2_reg_440">
<pin_list>
<pin id="441" dir="0" index="0" bw="60" slack="7"/>
<pin id="442" dir="1" index="1" bw="60" slack="7"/>
</pin_list>
<bind>
<opset="trunc_ln20_2 "/>
</bind>
</comp>

<comp id="445" class="1005" name="gmem_addr_reg_445">
<pin_list>
<pin id="446" dir="0" index="0" bw="128" slack="1"/>
<pin id="447" dir="1" index="1" bw="128" slack="1"/>
</pin_list>
<bind>
<opset="gmem_addr "/>
</bind>
</comp>

<comp id="451" class="1005" name="gmem_addr_1_reg_451">
<pin_list>
<pin id="452" dir="0" index="0" bw="128" slack="2"/>
<pin id="453" dir="1" index="1" bw="128" slack="2"/>
</pin_list>
<bind>
<opset="gmem_addr_1 "/>
</bind>
</comp>

<comp id="460" class="1005" name="offword_V_reg_460">
<pin_list>
<pin id="461" dir="0" index="0" bw="32" slack="1"/>
<pin id="462" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="offword_V "/>
</bind>
</comp>

<comp id="465" class="1005" name="block_V_reg_465">
<pin_list>
<pin id="466" dir="0" index="0" bw="128" slack="1"/>
<pin id="467" dir="1" index="1" bw="128" slack="1"/>
</pin_list>
<bind>
<opset="block_V "/>
</bind>
</comp>

<comp id="470" class="1005" name="p_Result_s_reg_470">
<pin_list>
<pin id="471" dir="0" index="0" bw="128" slack="1"/>
<pin id="472" dir="1" index="1" bw="128" slack="1"/>
</pin_list>
<bind>
<opset="p_Result_s "/>
</bind>
</comp>

<comp id="475" class="1005" name="block_V_1_reg_475">
<pin_list>
<pin id="476" dir="0" index="0" bw="128" slack="1"/>
<pin id="477" dir="1" index="1" bw="128" slack="1"/>
</pin_list>
<bind>
<opset="block_V_1 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="131"><net_src comp="20" pin="0"/><net_sink comp="128" pin=0"/></net>

<net id="135"><net_src comp="28" pin="0"/><net_sink comp="132" pin=0"/></net>

<net id="139"><net_src comp="28" pin="0"/><net_sink comp="136" pin=0"/></net>

<net id="144"><net_src comp="22" pin="0"/><net_sink comp="140" pin=0"/></net>

<net id="145"><net_src comp="10" pin="0"/><net_sink comp="140" pin=1"/></net>

<net id="150"><net_src comp="22" pin="0"/><net_sink comp="146" pin=0"/></net>

<net id="151"><net_src comp="8" pin="0"/><net_sink comp="146" pin=1"/></net>

<net id="156"><net_src comp="22" pin="0"/><net_sink comp="152" pin=0"/></net>

<net id="157"><net_src comp="6" pin="0"/><net_sink comp="152" pin=1"/></net>

<net id="162"><net_src comp="24" pin="0"/><net_sink comp="158" pin=0"/></net>

<net id="163"><net_src comp="4" pin="0"/><net_sink comp="158" pin=1"/></net>

<net id="168"><net_src comp="26" pin="0"/><net_sink comp="164" pin=0"/></net>

<net id="169"><net_src comp="2" pin="0"/><net_sink comp="164" pin=1"/></net>

<net id="175"><net_src comp="60" pin="0"/><net_sink comp="170" pin=0"/></net>

<net id="181"><net_src comp="108" pin="0"/><net_sink comp="176" pin=0"/></net>

<net id="186"><net_src comp="112" pin="0"/><net_sink comp="182" pin=0"/></net>

<net id="193"><net_src comp="122" pin="0"/><net_sink comp="187" pin=0"/></net>

<net id="194"><net_src comp="124" pin="0"/><net_sink comp="187" pin=3"/></net>

<net id="195"><net_src comp="126" pin="0"/><net_sink comp="176" pin=0"/></net>

<net id="201"><net_src comp="132" pin="1"/><net_sink comp="196" pin=0"/></net>

<net id="202"><net_src comp="36" pin="0"/><net_sink comp="196" pin=1"/></net>

<net id="203"><net_src comp="36" pin="0"/><net_sink comp="196" pin=2"/></net>

<net id="213"><net_src comp="196" pin="3"/><net_sink comp="204" pin=2"/></net>

<net id="219"><net_src comp="132" pin="1"/><net_sink comp="214" pin=0"/></net>

<net id="220"><net_src comp="36" pin="0"/><net_sink comp="214" pin=1"/></net>

<net id="221"><net_src comp="28" pin="0"/><net_sink comp="214" pin=2"/></net>

<net id="222"><net_src comp="214" pin="3"/><net_sink comp="204" pin=0"/></net>

<net id="228"><net_src comp="36" pin="0"/><net_sink comp="223" pin=1"/></net>

<net id="229"><net_src comp="56" pin="0"/><net_sink comp="223" pin=2"/></net>

<net id="230"><net_src comp="223" pin="3"/><net_sink comp="204" pin=2"/></net>

<net id="236"><net_src comp="36" pin="0"/><net_sink comp="231" pin=1"/></net>

<net id="237"><net_src comp="58" pin="0"/><net_sink comp="231" pin=2"/></net>

<net id="238"><net_src comp="231" pin="3"/><net_sink comp="204" pin=0"/></net>

<net id="245"><net_src comp="62" pin="0"/><net_sink comp="239" pin=0"/></net>

<net id="246"><net_src comp="12" pin="0"/><net_sink comp="239" pin=2"/></net>

<net id="247"><net_src comp="14" pin="0"/><net_sink comp="239" pin=3"/></net>

<net id="253"><net_src comp="64" pin="0"/><net_sink comp="248" pin=0"/></net>

<net id="262"><net_src comp="116" pin="0"/><net_sink comp="254" pin=0"/></net>

<net id="263"><net_src comp="12" pin="0"/><net_sink comp="254" pin=3"/></net>

<net id="264"><net_src comp="16" pin="0"/><net_sink comp="254" pin=4"/></net>

<net id="265"><net_src comp="18" pin="0"/><net_sink comp="254" pin=5"/></net>

<net id="272"><net_src comp="30" pin="0"/><net_sink comp="266" pin=0"/></net>

<net id="273"><net_src comp="164" pin="2"/><net_sink comp="266" pin=1"/></net>

<net id="274"><net_src comp="32" pin="0"/><net_sink comp="266" pin=2"/></net>

<net id="275"><net_src comp="34" pin="0"/><net_sink comp="266" pin=3"/></net>

<net id="276"><net_src comp="266" pin="4"/><net_sink comp="204" pin=4"/></net>

<net id="283"><net_src comp="30" pin="0"/><net_sink comp="277" pin=0"/></net>

<net id="284"><net_src comp="164" pin="2"/><net_sink comp="277" pin=1"/></net>

<net id="285"><net_src comp="38" pin="0"/><net_sink comp="277" pin=2"/></net>

<net id="286"><net_src comp="40" pin="0"/><net_sink comp="277" pin=3"/></net>

<net id="287"><net_src comp="277" pin="4"/><net_sink comp="204" pin=1"/></net>

<net id="294"><net_src comp="30" pin="0"/><net_sink comp="288" pin=0"/></net>

<net id="295"><net_src comp="164" pin="2"/><net_sink comp="288" pin=1"/></net>

<net id="296"><net_src comp="42" pin="0"/><net_sink comp="288" pin=2"/></net>

<net id="297"><net_src comp="44" pin="0"/><net_sink comp="288" pin=3"/></net>

<net id="301"><net_src comp="164" pin="2"/><net_sink comp="298" pin=0"/></net>

<net id="308"><net_src comp="46" pin="0"/><net_sink comp="302" pin=0"/></net>

<net id="309"><net_src comp="152" pin="2"/><net_sink comp="302" pin=1"/></net>

<net id="310"><net_src comp="48" pin="0"/><net_sink comp="302" pin=2"/></net>

<net id="311"><net_src comp="44" pin="0"/><net_sink comp="302" pin=3"/></net>

<net id="318"><net_src comp="46" pin="0"/><net_sink comp="312" pin=0"/></net>

<net id="319"><net_src comp="146" pin="2"/><net_sink comp="312" pin=1"/></net>

<net id="320"><net_src comp="48" pin="0"/><net_sink comp="312" pin=2"/></net>

<net id="321"><net_src comp="44" pin="0"/><net_sink comp="312" pin=3"/></net>

<net id="328"><net_src comp="50" pin="0"/><net_sink comp="322" pin=0"/></net>

<net id="329"><net_src comp="152" pin="2"/><net_sink comp="322" pin=1"/></net>

<net id="330"><net_src comp="48" pin="0"/><net_sink comp="322" pin=2"/></net>

<net id="331"><net_src comp="52" pin="0"/><net_sink comp="322" pin=3"/></net>

<net id="338"><net_src comp="46" pin="0"/><net_sink comp="332" pin=0"/></net>

<net id="339"><net_src comp="140" pin="2"/><net_sink comp="332" pin=1"/></net>

<net id="340"><net_src comp="48" pin="0"/><net_sink comp="332" pin=2"/></net>

<net id="341"><net_src comp="44" pin="0"/><net_sink comp="332" pin=3"/></net>

<net id="346"><net_src comp="54" pin="0"/><net_sink comp="342" pin=0"/></net>

<net id="354"><net_src comp="0" pin="0"/><net_sink comp="350" pin=0"/></net>

<net id="355"><net_src comp="347" pin="1"/><net_sink comp="350" pin=1"/></net>

<net id="356"><net_src comp="350" pin="2"/><net_sink comp="170" pin=1"/></net>

<net id="364"><net_src comp="0" pin="0"/><net_sink comp="360" pin=0"/></net>

<net id="365"><net_src comp="357" pin="1"/><net_sink comp="360" pin=1"/></net>

<net id="366"><net_src comp="360" pin="2"/><net_sink comp="176" pin=1"/></net>

<net id="374"><net_src comp="367" pin="1"/><net_sink comp="370" pin=0"/></net>

<net id="379"><net_src comp="367" pin="1"/><net_sink comp="375" pin=0"/></net>

<net id="380"><net_src comp="110" pin="0"/><net_sink comp="375" pin=1"/></net>

<net id="384"><net_src comp="367" pin="1"/><net_sink comp="381" pin=0"/></net>

<net id="389"><net_src comp="375" pin="2"/><net_sink comp="385" pin=0"/></net>

<net id="395"><net_src comp="114" pin="0"/><net_sink comp="390" pin=0"/></net>

<net id="396"><net_src comp="390" pin="3"/><net_sink comp="254" pin=2"/></net>

<net id="401"><net_src comp="254" pin="6"/><net_sink comp="397" pin=0"/></net>

<net id="405"><net_src comp="128" pin="1"/><net_sink comp="402" pin=0"/></net>

<net id="406"><net_src comp="402" pin="1"/><net_sink comp="342" pin=1"/></net>

<net id="407"><net_src comp="402" pin="1"/><net_sink comp="367" pin=0"/></net>

<net id="408"><net_src comp="402" pin="1"/><net_sink comp="385" pin=1"/></net>

<net id="412"><net_src comp="158" pin="2"/><net_sink comp="409" pin=0"/></net>

<net id="413"><net_src comp="409" pin="1"/><net_sink comp="390" pin=1"/></net>

<net id="417"><net_src comp="288" pin="4"/><net_sink comp="414" pin=0"/></net>

<net id="418"><net_src comp="414" pin="1"/><net_sink comp="204" pin=4"/></net>

<net id="422"><net_src comp="298" pin="1"/><net_sink comp="419" pin=0"/></net>

<net id="423"><net_src comp="419" pin="1"/><net_sink comp="204" pin=1"/></net>

<net id="427"><net_src comp="302" pin="4"/><net_sink comp="424" pin=0"/></net>

<net id="428"><net_src comp="424" pin="1"/><net_sink comp="370" pin=1"/></net>

<net id="432"><net_src comp="312" pin="4"/><net_sink comp="429" pin=0"/></net>

<net id="433"><net_src comp="429" pin="1"/><net_sink comp="347" pin=0"/></net>

<net id="437"><net_src comp="322" pin="4"/><net_sink comp="434" pin=0"/></net>

<net id="438"><net_src comp="434" pin="1"/><net_sink comp="170" pin=2"/></net>

<net id="439"><net_src comp="434" pin="1"/><net_sink comp="176" pin=2"/></net>

<net id="443"><net_src comp="332" pin="4"/><net_sink comp="440" pin=0"/></net>

<net id="444"><net_src comp="440" pin="1"/><net_sink comp="357" pin=0"/></net>

<net id="448"><net_src comp="350" pin="2"/><net_sink comp="445" pin=0"/></net>

<net id="449"><net_src comp="445" pin="1"/><net_sink comp="170" pin=1"/></net>

<net id="450"><net_src comp="445" pin="1"/><net_sink comp="182" pin=1"/></net>

<net id="454"><net_src comp="360" pin="2"/><net_sink comp="451" pin=0"/></net>

<net id="455"><net_src comp="451" pin="1"/><net_sink comp="187" pin=1"/></net>

<net id="456"><net_src comp="451" pin="1"/><net_sink comp="176" pin=1"/></net>

<net id="463"><net_src comp="381" pin="1"/><net_sink comp="460" pin=0"/></net>

<net id="464"><net_src comp="460" pin="1"/><net_sink comp="390" pin=2"/></net>

<net id="468"><net_src comp="182" pin="2"/><net_sink comp="465" pin=0"/></net>

<net id="469"><net_src comp="465" pin="1"/><net_sink comp="397" pin=1"/></net>

<net id="473"><net_src comp="390" pin="3"/><net_sink comp="470" pin=0"/></net>

<net id="474"><net_src comp="470" pin="1"/><net_sink comp="254" pin=2"/></net>

<net id="478"><net_src comp="397" pin="2"/><net_sink comp="475" pin=0"/></net>

<net id="479"><net_src comp="475" pin="1"/><net_sink comp="187" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: gmem | {8 12 13 14 15 16 17 }
 - Input state : 
	Port: pynqrypt_encrypt : gmem | {2 3 4 5 6 7 8 10 }
	Port: pynqrypt_encrypt : key | {1 }
	Port: pynqrypt_encrypt : nonce | {1 }
	Port: pynqrypt_encrypt : plaintext_length | {1 }
	Port: pynqrypt_encrypt : plaintext | {1 }
	Port: pynqrypt_encrypt : ciphertext | {1 }
	Port: pynqrypt_encrypt : crypto_aes_sbox_V | {3 4 10 11 }
	Port: pynqrypt_encrypt : crypto_aes_rcon_V | {3 4 }
	Port: pynqrypt_encrypt : crypto_aes_mul2_V | {10 11 }
	Port: pynqrypt_encrypt : crypto_aes_mul3_V | {10 11 }
  - Chain level:
	State 1
		p_round_key_V_addr : 1
		store_ln137 : 2
		p_round_key_V_addr_1 : 1
		store_ln138 : 2
		store_ln20 : 1
	State 2
		store_ln139 : 1
		store_ln140 : 1
		gmem_addr : 1
		empty : 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
		gmem_addr_1 : 1
		empty_29 : 2
	State 9
		icmp_ln20 : 1
		i : 1
		br_ln20 : 2
		offword_V : 1
		store_ln20 : 2
	State 10
		block_nonce_V_1 : 1
	State 11
		block_V_1 : 1
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-------------------------------------------------------------------|---------|---------|---------|
| Operation|                          Functional Unit                          |  Delay  |    FF   |   LUT   |
|----------|-------------------------------------------------------------------|---------|---------|---------|
|          | grp_pynqrypt_encrypt_Pipeline_loop_aes_generate_round_keys_fu_239 | 11.1982 |   320   |   360   |
|   call   |       grp_pynqrypt_encrypt_Pipeline_VITIS_LOOP_155_1_fu_248       |  3.6532 |   105   |    64   |
|          |                    grp_aes_encrypt_block_fu_254                   | 18.9746 |   2045  |   2092  |
|----------|-------------------------------------------------------------------|---------|---------|---------|
|    xor   |                          block_V_1_fu_397                         |    0    |    0    |   128   |
|----------|-------------------------------------------------------------------|---------|---------|---------|
|    add   |                              i_fu_375                             |    0    |    0    |    67   |
|----------|-------------------------------------------------------------------|---------|---------|---------|
|   icmp   |                          icmp_ln20_fu_370                         |    0    |    0    |    27   |
|----------|-------------------------------------------------------------------|---------|---------|---------|
|          |                    ciphertext_read_read_fu_140                    |    0    |    0    |    0    |
|          |                     plaintext_read_read_fu_146                    |    0    |    0    |    0    |
|   read   |                 plaintext_length_read_read_fu_152                 |    0    |    0    |    0    |
|          |                       nonce_read_read_fu_158                      |    0    |    0    |    0    |
|          |                        key_read_read_fu_164                       |    0    |    0    |    0    |
|          |                        block_V_read_fu_182                        |    0    |    0    |    0    |
|----------|-------------------------------------------------------------------|---------|---------|---------|
|  readreq |                         grp_readreq_fu_170                        |    0    |    0    |    0    |
|----------|-------------------------------------------------------------------|---------|---------|---------|
| writeresp|                        grp_writeresp_fu_176                       |    0    |    0    |    0    |
|----------|-------------------------------------------------------------------|---------|---------|---------|
|   write  |                      write_ln29_write_fu_187                      |    0    |    0    |    0    |
|----------|-------------------------------------------------------------------|---------|---------|---------|
|          |                            tmp7_fu_266                            |    0    |    0    |    0    |
|          |                            tmp_s_fu_277                           |    0    |    0    |    0    |
|          |                            tmp_1_fu_288                           |    0    |    0    |    0    |
|partselect|                        trunc_ln20_3_fu_302                        |    0    |    0    |    0    |
|          |                        trunc_ln20_1_fu_312                        |    0    |    0    |    0    |
|          |                          trunc_ln2_fu_322                         |    0    |    0    |    0    |
|          |                        trunc_ln20_2_fu_332                        |    0    |    0    |    0    |
|----------|-------------------------------------------------------------------|---------|---------|---------|
|   trunc  |                         trunc_ln628_fu_298                        |    0    |    0    |    0    |
|          |                          offword_V_fu_381                         |    0    |    0    |    0    |
|----------|-------------------------------------------------------------------|---------|---------|---------|
|   sext   |                          sext_ln20_fu_347                         |    0    |    0    |    0    |
|          |                         sext_ln20_1_fu_357                        |    0    |    0    |    0    |
|----------|-------------------------------------------------------------------|---------|---------|---------|
|bitconcatenate|                         p_Result_s_fu_390                         |    0    |    0    |    0    |
|----------|-------------------------------------------------------------------|---------|---------|---------|
|   Total  |                                                                   |  33.826 |   2470  |   2738  |
|----------|-------------------------------------------------------------------|---------|---------|---------|

Memories:
+---------------------+--------+--------+--------+--------+
|                     |  BRAM  |   FF   |   LUT  |  URAM  |
+---------------------+--------+--------+--------+--------+
|  crypto_aes_mul2_V  |    1   |    0   |    0   |    -   |
|  crypto_aes_mul3_V  |    1   |    0   |    0   |    -   |
|  crypto_aes_rcon_V  |    0   |    8   |    2   |    -   |
|  crypto_aes_sbox_V  |    1   |    0   |    0   |    -   |
|    p_round_key_V    |    2   |    0   |    0   |    0   |
|pynqrypt_round_keys_V|    4   |    0   |    0   |    0   |
+---------------------+--------+--------+--------+--------+
|        Total        |    9   |    8   |    2   |    0   |
+---------------------+--------+--------+--------+--------+

* Register list:
+--------------------+--------+
|                    |   FF   |
+--------------------+--------+
|  block_V_1_reg_475 |   128  |
|   block_V_reg_465  |   128  |
| gmem_addr_1_reg_451|   128  |
|  gmem_addr_reg_445 |   128  |
| nonce_read_reg_409 |   96   |
|   offset_reg_402   |   60   |
|  offword_V_reg_460 |   32   |
| p_Result_s_reg_470 |   128  |
|    tmp_1_reg_414   |   32   |
|trunc_ln20_1_reg_429|   60   |
|trunc_ln20_2_reg_440|   60   |
|trunc_ln20_3_reg_424|   60   |
|  trunc_ln2_reg_434 |   32   |
| trunc_ln628_reg_419|   32   |
+--------------------+--------+
|        Total       |  1104  |
+--------------------+--------+

* Multiplexer (MUX) list: 
|------------------------------|------|------|------|--------||---------||---------|
|             Comp             |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------------------------|------|------|------|--------||---------||---------|
|      grp_readreq_fu_170      |  p1  |   2  |  128 |   256  ||    9    |
|     grp_writeresp_fu_176     |  p0  |   2  |   1  |    2   |
|     grp_writeresp_fu_176     |  p1  |   2  |  128 |   256  ||    9    |
|       grp_access_fu_204      |  p0  |   2  |   6  |   12   ||    9    |
|       grp_access_fu_204      |  p1  |   2  |  32  |   64   ||    9    |
|       grp_access_fu_204      |  p2  |   2  |   0  |    0   ||    9    |
|       grp_access_fu_204      |  p4  |   2  |   6  |   12   ||    9    |
| grp_aes_encrypt_block_fu_254 |  p2  |   2  |  128 |   256  ||    9    |
|------------------------------|------|------|------|--------||---------||---------|
|             Total            |      |      |      |   858  ||  12.704 ||    63   |
|------------------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+--------+
|           |  BRAM  |  Delay |   FF   |   LUT  |  URAM  |
+-----------+--------+--------+--------+--------+--------+
|  Function |    -   |   33   |  2470  |  2738  |    -   |
|   Memory  |    9   |    -   |    8   |    2   |    0   |
|Multiplexer|    -   |   12   |    -   |   63   |    -   |
|  Register |    -   |    -   |  1104  |    -   |    -   |
+-----------+--------+--------+--------+--------+--------+
|   Total   |    9   |   46   |  3582  |  2803  |    0   |
+-----------+--------+--------+--------+--------+--------+
