# aes
Verilog implementation of the symmetric block cipher AES (Advanced Encryption Standard) as specified in NIST FIPS 197. This implementation supports only 128 bit keys.

# INSTALLATION
* Download the code from the github repo
* run it in any stimulation software 
