#-----------------------------------------------------------
# Vivado v2016.3 (64-bit)
# SW Build 1682563 on Mon Oct 10 19:07:26 MDT 2016
# IP Build 1681267 on Mon Oct 10 21:28:31 MDT 2016
# Start of session at: Sat Dec 17 15:42:58 2016
# Process ID: 19253
# Current directory: /home/jaxc/FPGA/DJ-Jaxc
# Command line: vivado
# Log file: /home/jaxc/FPGA/DJ-Jaxc/vivado.log
# Journal file: /home/jaxc/FPGA/DJ-Jaxc/vivado.jou
#-----------------------------------------------------------
start_gui
open_project /home/jaxc/FPGA/DJ-Jaxc/HW/zybo_bsd.xpr
report_ip_status -name ip_status 
open_bd_design {/home/jaxc/FPGA/DJ-Jaxc/HW/zybo_bsd.srcs/sources_1/bd/system/system.bd}
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 2
wait_on_run impl_1
remove_files  /home/jaxc/FPGA/DJ-Jaxc/HW/zybo_bsd.srcs/sources_1/bd/system/ip/system_Jaxc_I2S_0_0/sources_1/ip/blk_mem_gen_0/BLK_init.coe
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 2
wait_on_run impl_1
synth_design -rtl -name rtl_1
set_property package_pin "" [get_ports [list  {LED_out[3]}]]
place_ports {LED_out[0]} D18
place_ports {LED_out[1]} G14
place_ports {LED_out[2]} M15
place_ports {LED_out[3]} M14
set_property IOSTANDARD LVCMOS33 [get_ports [list iic_0_sda_io]]
set_property IOSTANDARD LVCMOS33 [get_ports [list {LED_out[0]}]]
set_property IOSTANDARD LVCMOS33 [get_ports [list {LED_out[1]}]]
set_property IOSTANDARD LVCMOS33 [get_ports [list {LED_out[2]}]]
set_property IOSTANDARD LVCMOS33 [get_ports [list {LED_out[3]}]]
place_ports {MUTE[0]} P18
set_property IOSTANDARD LVCMOS33 [get_ports [list {MUTE[0]}]]
place_ports {PBDAT[0]} M17
set_property IOSTANDARD LVCMOS33 [get_ports [list {PBDAT[0]}]]
place_ports {BCLK[0]} K18
place_ports {ADC_DATA_in[0]} K17
set_property IOSTANDARD LVCMOS33 [get_ports [list {ADC_DATA_in[0]}]]
save_constraints
close_design
reset_run impl_1
launch_runs impl_1 -to_step write_bitstream -jobs 2
wait_on_run impl_1
open_run impl_1
file copy -force /home/jaxc/FPGA/DJ-Jaxc/HW/zybo_bsd.runs/impl_1/system_wrapper.sysdef /home/jaxc/FPGA/DJ-Jaxc/SW/system_wrapper.hdf

file copy -force /home/jaxc/FPGA/DJ-Jaxc/HW/zybo_bsd.runs/impl_1/system_wrapper.bit /home/jaxc/FPGA/DJ-Jaxc/SW/bitfile.bit
file copy -force /home/jaxc/FPGA/DJ-Jaxc/HW/zybo_bsd.runs/impl_1/system_wrapper.sysdef /home/jaxc/FPGA/DJ-Jaxc/SW/system_wrapper.hdf

