<map id="include/llvm/CodeGen/Register.h" name="include/llvm/CodeGen/Register.h">
<area shape="rect" id="node1" title=" " alt="" coords="4800,5,4951,47"/>
<area shape="rect" id="node2" href="$CallingConvLower_8h.html" title=" " alt="" coords="2411,184,2561,225"/>
<area shape="rect" id="node27" href="$CombinerHelper_8h.html" title=" " alt="" coords="1766,95,1961,136"/>
<area shape="rect" id="node28" href="$GISelKnownBits_8h.html" title=" " alt="" coords="1985,95,2182,136"/>
<area shape="rect" id="node29" href="$RegisterBankInfo_8h.html" title=" " alt="" coords="673,95,875,136"/>
<area shape="rect" id="node30" href="$AMDGPURegisterBankInfo_8h.html" title="This file declares the targeting of the RegisterBankInfo class for AMDGPU." alt="" coords="5,184,252,225"/>
<area shape="rect" id="node31" href="$llvm_2CodeGen_2GlobalISel_2Utils_8h.html" title=" " alt="" coords="4064,273,4215,315"/>
<area shape="rect" id="node32" href="$LiveInterval_8h.html" title=" " alt="" coords="4083,95,4233,136"/>
<area shape="rect" id="node33" href="$MachineFrameInfo_8h.html" title=" " alt="" coords="2257,95,2408,136"/>
<area shape="rect" id="node34" href="$MachineOperand_8h.html" title=" " alt="" coords="4555,184,4705,225"/>
<area shape="rect" id="node35" href="$TileShapeInfo_8h.html" title=" " alt="" coords="4945,273,5096,315"/>
<area shape="rect" id="node36" href="$PPCCTRLoops_8cpp.html" title=" " alt="" coords="5171,273,5310,315"/>
<area shape="rect" id="node37" href="$MachineSSAUpdater_8h.html" title=" " alt="" coords="4613,95,4772,136"/>
<area shape="rect" id="node38" href="$MIParser_8h.html" title=" " alt="" coords="4796,95,4955,136"/>
<area shape="rect" id="node39" href="$RegAllocPBQP_8h.html" title=" " alt="" coords="4979,95,5129,136"/>
<area shape="rect" id="node40" href="$SelectionDAGNodes_8h.html" title=" " alt="" coords="4309,184,4465,225"/>
<area shape="rect" id="node41" href="$SwiftErrorValueTracking_8h.html" title=" " alt="" coords="5205,95,5381,136"/>
<area shape="rect" id="node42" href="$AllocationOrder_8h.html" title=" " alt="" coords="5405,102,5604,129"/>
<area shape="rect" id="node43" href="$DwarfExpression_8cpp.html" title=" " alt="" coords="5629,95,5791,136"/>
<area shape="rect" id="node44" href="$MIRVRegNamerUtils_8h.html" title=" " alt="" coords="5816,95,6009,136"/>
<area shape="rect" id="node45" href="$RegisterCoalescer_8h.html" title=" " alt="" coords="6034,102,6250,129"/>
<area shape="rect" id="node46" href="$AMDGPUArgumentUsageInfo_8h.html" title=" " alt="" coords="6275,95,6529,136"/>
<area shape="rect" id="node47" href="$AMDGPUGlobalISelUtils_8h.html" title=" " alt="" coords="6553,95,6789,136"/>
<area shape="rect" id="node48" href="$AMDGPUInstructionSelector_8h.html" title="This file declares the targeting of the InstructionSelector class for AMDGPU." alt="" coords="6813,95,7073,136"/>
<area shape="rect" id="node49" href="$HexagonBlockRanges_8h.html" title=" " alt="" coords="7098,95,7263,136"/>
<area shape="rect" id="node50" href="$HexagonConstExtenders_8cpp.html" title=" " alt="" coords="7287,95,7485,136"/>
<area shape="rect" id="node3" href="$CallLowering_8h.html" title="This file describes how to lower LLVM calls to machine code calls." alt="" coords="4543,273,4717,315"/>
<area shape="rect" id="node4" href="$CallingConvLower_8cpp.html" title=" " alt="" coords="1351,281,1578,307"/>
<area shape="rect" id="node5" href="$TargetLowering_8cpp.html" title=" " alt="" coords="429,273,607,315"/>
<area shape="rect" id="node6" href="$AArch64CallingConvention_8cpp.html" title=" " alt="" coords="2011,363,2217,404"/>
<area shape="rect" id="node7" href="$AArch64CallingConvention_8h.html" title=" " alt="" coords="1949,273,2140,315"/>
<area shape="rect" id="node8" href="$AArch64FastISel_8cpp.html" title=" " alt="" coords="1836,363,1987,404"/>
<area shape="rect" id="node9" href="$AArch64ISelLowering_8cpp.html" title=" " alt="" coords="2527,363,2701,404"/>
<area shape="rect" id="node10" href="$AArch64ISelLowering_8h.html" title=" " alt="" coords="2592,273,2753,315"/>
<area shape="rect" id="node11" href="$AArch64CallLowering_8cpp.html" title="This file implements the lowering of LLVM calls to machine code calls for GlobalISel." alt="" coords="3238,363,3449,404"/>
<area shape="rect" id="node12" href="$AArch64MachineFunctionInfo_8h.html" title=" " alt="" coords="2778,273,2986,315"/>
<area shape="rect" id="node13" href="$AMDGPUISelLowering_8h.html" title="Interface definition of the TargetLowering class that is common to all AMD GPUs." alt="" coords="3011,273,3233,315"/>
<area shape="rect" id="node14" href="$ARCISelLowering_8cpp.html" title=" " alt="" coords="632,281,871,307"/>
<area shape="rect" id="node15" href="$ARMCallingConv_8h.html" title=" " alt="" coords="3563,273,3745,315"/>
<area shape="rect" id="node16" href="$ARMFastISel_8cpp.html" title=" " alt="" coords="3545,370,3763,397"/>
<area shape="rect" id="node17" href="$ARMISelLowering_8cpp.html" title=" " alt="" coords="3953,370,4195,397"/>
<area shape="rect" id="node18" href="$ARMCallLowering_8cpp.html" title="This file implements the lowering of LLVM calls to machine code calls for GlobalISel." alt="" coords="4384,370,4625,397"/>
<area shape="rect" id="node19" href="$ARMISelLowering_8h.html" title=" " alt="" coords="4239,281,4467,307"/>
<area shape="rect" id="node20" href="$AVRISelLowering_8cpp.html" title=" " alt="" coords="1577,370,1811,397"/>
<area shape="rect" id="node21" href="$AVRISelLowering_8h.html" title=" " alt="" coords="1602,281,1823,307"/>
<area shape="rect" id="node22" href="$BPFISelLowering_8cpp.html" title=" " alt="" coords="895,281,1127,307"/>
<area shape="rect" id="node23" href="$HexagonISelLowering_8cpp.html" title=" " alt="" coords="1151,273,1327,315"/>
<area shape="rect" id="node24" href="$LanaiISelLowering_8cpp.html" title=" " alt="" coords="3871,273,4039,315"/>
<area shape="rect" id="node25" href="$MipsCCState_8h.html" title=" " alt="" coords="2317,281,2516,307"/>
<area shape="rect" id="node26" href="$MipsFastISel_8cpp.html" title="This file defines the MIPS&#45;specific support for the FastISel class." alt="" coords="2241,363,2406,404"/>
</map>
