
qspi_test.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000002ac  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00007f78  080002ac  080002ac  000012ac  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000058  08008224  08008224  00009224  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM          00000008  0800827c  0800827c  0000927c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  4 .init_array   00000004  08008284  08008284  00009284  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .fini_array   00000004  08008288  08008288  00009288  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  6 .data         0000006c  24000000  0800828c  0000a000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .bss          00000260  2400006c  080082f8  0000a06c  2**2
                  ALLOC
  8 ._user_heap_stack 00000604  240002cc  080082f8  0000a2cc  2**0
                  ALLOC
  9 .ARM.attributes 0000002e  00000000  00000000  0000a06c  2**0
                  CONTENTS, READONLY
 10 .debug_info   00013a3f  00000000  00000000  0000a09a  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 11 .debug_abbrev 0000282a  00000000  00000000  0001dad9  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 12 .debug_aranges 00000d60  00000000  00000000  00020308  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_rnglists 00000a38  00000000  00000000  00021068  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_macro  000310fc  00000000  00000000  00021aa0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_line   00013366  00000000  00000000  00052b9c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_str    001392d9  00000000  00000000  00065f02  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .comment      00000043  00000000  00000000  0019f1db  2**0
                  CONTENTS, READONLY
 18 .debug_frame  00003ca4  00000000  00000000  0019f220  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_line_str 0000008a  00000000  00000000  001a2ec4  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080002ac <__do_global_dtors_aux>:
 80002ac:	b510      	push	{r4, lr}
 80002ae:	4c05      	ldr	r4, [pc, #20]	@ (80002c4 <__do_global_dtors_aux+0x18>)
 80002b0:	7823      	ldrb	r3, [r4, #0]
 80002b2:	b933      	cbnz	r3, 80002c2 <__do_global_dtors_aux+0x16>
 80002b4:	4b04      	ldr	r3, [pc, #16]	@ (80002c8 <__do_global_dtors_aux+0x1c>)
 80002b6:	b113      	cbz	r3, 80002be <__do_global_dtors_aux+0x12>
 80002b8:	4804      	ldr	r0, [pc, #16]	@ (80002cc <__do_global_dtors_aux+0x20>)
 80002ba:	f3af 8000 	nop.w
 80002be:	2301      	movs	r3, #1
 80002c0:	7023      	strb	r3, [r4, #0]
 80002c2:	bd10      	pop	{r4, pc}
 80002c4:	2400006c 	.word	0x2400006c
 80002c8:	00000000 	.word	0x00000000
 80002cc:	0800820c 	.word	0x0800820c

080002d0 <frame_dummy>:
 80002d0:	b508      	push	{r3, lr}
 80002d2:	4b03      	ldr	r3, [pc, #12]	@ (80002e0 <frame_dummy+0x10>)
 80002d4:	b11b      	cbz	r3, 80002de <frame_dummy+0xe>
 80002d6:	4903      	ldr	r1, [pc, #12]	@ (80002e4 <frame_dummy+0x14>)
 80002d8:	4803      	ldr	r0, [pc, #12]	@ (80002e8 <frame_dummy+0x18>)
 80002da:	f3af 8000 	nop.w
 80002de:	bd08      	pop	{r3, pc}
 80002e0:	00000000 	.word	0x00000000
 80002e4:	24000070 	.word	0x24000070
 80002e8:	0800820c 	.word	0x0800820c

080002ec <__aeabi_uldivmod>:
 80002ec:	b953      	cbnz	r3, 8000304 <__aeabi_uldivmod+0x18>
 80002ee:	b94a      	cbnz	r2, 8000304 <__aeabi_uldivmod+0x18>
 80002f0:	2900      	cmp	r1, #0
 80002f2:	bf08      	it	eq
 80002f4:	2800      	cmpeq	r0, #0
 80002f6:	bf1c      	itt	ne
 80002f8:	f04f 31ff 	movne.w	r1, #4294967295
 80002fc:	f04f 30ff 	movne.w	r0, #4294967295
 8000300:	f000 b96a 	b.w	80005d8 <__aeabi_idiv0>
 8000304:	f1ad 0c08 	sub.w	ip, sp, #8
 8000308:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 800030c:	f000 f806 	bl	800031c <__udivmoddi4>
 8000310:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000314:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000318:	b004      	add	sp, #16
 800031a:	4770      	bx	lr

0800031c <__udivmoddi4>:
 800031c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000320:	9d08      	ldr	r5, [sp, #32]
 8000322:	460c      	mov	r4, r1
 8000324:	2b00      	cmp	r3, #0
 8000326:	d14e      	bne.n	80003c6 <__udivmoddi4+0xaa>
 8000328:	4694      	mov	ip, r2
 800032a:	458c      	cmp	ip, r1
 800032c:	4686      	mov	lr, r0
 800032e:	fab2 f282 	clz	r2, r2
 8000332:	d962      	bls.n	80003fa <__udivmoddi4+0xde>
 8000334:	b14a      	cbz	r2, 800034a <__udivmoddi4+0x2e>
 8000336:	f1c2 0320 	rsb	r3, r2, #32
 800033a:	4091      	lsls	r1, r2
 800033c:	fa20 f303 	lsr.w	r3, r0, r3
 8000340:	fa0c fc02 	lsl.w	ip, ip, r2
 8000344:	4319      	orrs	r1, r3
 8000346:	fa00 fe02 	lsl.w	lr, r0, r2
 800034a:	ea4f 471c 	mov.w	r7, ip, lsr #16
 800034e:	fa1f f68c 	uxth.w	r6, ip
 8000352:	fbb1 f4f7 	udiv	r4, r1, r7
 8000356:	ea4f 431e 	mov.w	r3, lr, lsr #16
 800035a:	fb07 1114 	mls	r1, r7, r4, r1
 800035e:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000362:	fb04 f106 	mul.w	r1, r4, r6
 8000366:	4299      	cmp	r1, r3
 8000368:	d90a      	bls.n	8000380 <__udivmoddi4+0x64>
 800036a:	eb1c 0303 	adds.w	r3, ip, r3
 800036e:	f104 30ff 	add.w	r0, r4, #4294967295
 8000372:	f080 8112 	bcs.w	800059a <__udivmoddi4+0x27e>
 8000376:	4299      	cmp	r1, r3
 8000378:	f240 810f 	bls.w	800059a <__udivmoddi4+0x27e>
 800037c:	3c02      	subs	r4, #2
 800037e:	4463      	add	r3, ip
 8000380:	1a59      	subs	r1, r3, r1
 8000382:	fa1f f38e 	uxth.w	r3, lr
 8000386:	fbb1 f0f7 	udiv	r0, r1, r7
 800038a:	fb07 1110 	mls	r1, r7, r0, r1
 800038e:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000392:	fb00 f606 	mul.w	r6, r0, r6
 8000396:	429e      	cmp	r6, r3
 8000398:	d90a      	bls.n	80003b0 <__udivmoddi4+0x94>
 800039a:	eb1c 0303 	adds.w	r3, ip, r3
 800039e:	f100 31ff 	add.w	r1, r0, #4294967295
 80003a2:	f080 80fc 	bcs.w	800059e <__udivmoddi4+0x282>
 80003a6:	429e      	cmp	r6, r3
 80003a8:	f240 80f9 	bls.w	800059e <__udivmoddi4+0x282>
 80003ac:	4463      	add	r3, ip
 80003ae:	3802      	subs	r0, #2
 80003b0:	1b9b      	subs	r3, r3, r6
 80003b2:	ea40 4004 	orr.w	r0, r0, r4, lsl #16
 80003b6:	2100      	movs	r1, #0
 80003b8:	b11d      	cbz	r5, 80003c2 <__udivmoddi4+0xa6>
 80003ba:	40d3      	lsrs	r3, r2
 80003bc:	2200      	movs	r2, #0
 80003be:	e9c5 3200 	strd	r3, r2, [r5]
 80003c2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80003c6:	428b      	cmp	r3, r1
 80003c8:	d905      	bls.n	80003d6 <__udivmoddi4+0xba>
 80003ca:	b10d      	cbz	r5, 80003d0 <__udivmoddi4+0xb4>
 80003cc:	e9c5 0100 	strd	r0, r1, [r5]
 80003d0:	2100      	movs	r1, #0
 80003d2:	4608      	mov	r0, r1
 80003d4:	e7f5      	b.n	80003c2 <__udivmoddi4+0xa6>
 80003d6:	fab3 f183 	clz	r1, r3
 80003da:	2900      	cmp	r1, #0
 80003dc:	d146      	bne.n	800046c <__udivmoddi4+0x150>
 80003de:	42a3      	cmp	r3, r4
 80003e0:	d302      	bcc.n	80003e8 <__udivmoddi4+0xcc>
 80003e2:	4290      	cmp	r0, r2
 80003e4:	f0c0 80f0 	bcc.w	80005c8 <__udivmoddi4+0x2ac>
 80003e8:	1a86      	subs	r6, r0, r2
 80003ea:	eb64 0303 	sbc.w	r3, r4, r3
 80003ee:	2001      	movs	r0, #1
 80003f0:	2d00      	cmp	r5, #0
 80003f2:	d0e6      	beq.n	80003c2 <__udivmoddi4+0xa6>
 80003f4:	e9c5 6300 	strd	r6, r3, [r5]
 80003f8:	e7e3      	b.n	80003c2 <__udivmoddi4+0xa6>
 80003fa:	2a00      	cmp	r2, #0
 80003fc:	f040 8090 	bne.w	8000520 <__udivmoddi4+0x204>
 8000400:	eba1 040c 	sub.w	r4, r1, ip
 8000404:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000408:	fa1f f78c 	uxth.w	r7, ip
 800040c:	2101      	movs	r1, #1
 800040e:	fbb4 f6f8 	udiv	r6, r4, r8
 8000412:	ea4f 431e 	mov.w	r3, lr, lsr #16
 8000416:	fb08 4416 	mls	r4, r8, r6, r4
 800041a:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 800041e:	fb07 f006 	mul.w	r0, r7, r6
 8000422:	4298      	cmp	r0, r3
 8000424:	d908      	bls.n	8000438 <__udivmoddi4+0x11c>
 8000426:	eb1c 0303 	adds.w	r3, ip, r3
 800042a:	f106 34ff 	add.w	r4, r6, #4294967295
 800042e:	d202      	bcs.n	8000436 <__udivmoddi4+0x11a>
 8000430:	4298      	cmp	r0, r3
 8000432:	f200 80cd 	bhi.w	80005d0 <__udivmoddi4+0x2b4>
 8000436:	4626      	mov	r6, r4
 8000438:	1a1c      	subs	r4, r3, r0
 800043a:	fa1f f38e 	uxth.w	r3, lr
 800043e:	fbb4 f0f8 	udiv	r0, r4, r8
 8000442:	fb08 4410 	mls	r4, r8, r0, r4
 8000446:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 800044a:	fb00 f707 	mul.w	r7, r0, r7
 800044e:	429f      	cmp	r7, r3
 8000450:	d908      	bls.n	8000464 <__udivmoddi4+0x148>
 8000452:	eb1c 0303 	adds.w	r3, ip, r3
 8000456:	f100 34ff 	add.w	r4, r0, #4294967295
 800045a:	d202      	bcs.n	8000462 <__udivmoddi4+0x146>
 800045c:	429f      	cmp	r7, r3
 800045e:	f200 80b0 	bhi.w	80005c2 <__udivmoddi4+0x2a6>
 8000462:	4620      	mov	r0, r4
 8000464:	1bdb      	subs	r3, r3, r7
 8000466:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 800046a:	e7a5      	b.n	80003b8 <__udivmoddi4+0x9c>
 800046c:	f1c1 0620 	rsb	r6, r1, #32
 8000470:	408b      	lsls	r3, r1
 8000472:	fa22 f706 	lsr.w	r7, r2, r6
 8000476:	431f      	orrs	r7, r3
 8000478:	fa20 fc06 	lsr.w	ip, r0, r6
 800047c:	fa04 f301 	lsl.w	r3, r4, r1
 8000480:	ea43 030c 	orr.w	r3, r3, ip
 8000484:	40f4      	lsrs	r4, r6
 8000486:	fa00 f801 	lsl.w	r8, r0, r1
 800048a:	0c38      	lsrs	r0, r7, #16
 800048c:	ea4f 4913 	mov.w	r9, r3, lsr #16
 8000490:	fbb4 fef0 	udiv	lr, r4, r0
 8000494:	fa1f fc87 	uxth.w	ip, r7
 8000498:	fb00 441e 	mls	r4, r0, lr, r4
 800049c:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 80004a0:	fb0e f90c 	mul.w	r9, lr, ip
 80004a4:	45a1      	cmp	r9, r4
 80004a6:	fa02 f201 	lsl.w	r2, r2, r1
 80004aa:	d90a      	bls.n	80004c2 <__udivmoddi4+0x1a6>
 80004ac:	193c      	adds	r4, r7, r4
 80004ae:	f10e 3aff 	add.w	sl, lr, #4294967295
 80004b2:	f080 8084 	bcs.w	80005be <__udivmoddi4+0x2a2>
 80004b6:	45a1      	cmp	r9, r4
 80004b8:	f240 8081 	bls.w	80005be <__udivmoddi4+0x2a2>
 80004bc:	f1ae 0e02 	sub.w	lr, lr, #2
 80004c0:	443c      	add	r4, r7
 80004c2:	eba4 0409 	sub.w	r4, r4, r9
 80004c6:	fa1f f983 	uxth.w	r9, r3
 80004ca:	fbb4 f3f0 	udiv	r3, r4, r0
 80004ce:	fb00 4413 	mls	r4, r0, r3, r4
 80004d2:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 80004d6:	fb03 fc0c 	mul.w	ip, r3, ip
 80004da:	45a4      	cmp	ip, r4
 80004dc:	d907      	bls.n	80004ee <__udivmoddi4+0x1d2>
 80004de:	193c      	adds	r4, r7, r4
 80004e0:	f103 30ff 	add.w	r0, r3, #4294967295
 80004e4:	d267      	bcs.n	80005b6 <__udivmoddi4+0x29a>
 80004e6:	45a4      	cmp	ip, r4
 80004e8:	d965      	bls.n	80005b6 <__udivmoddi4+0x29a>
 80004ea:	3b02      	subs	r3, #2
 80004ec:	443c      	add	r4, r7
 80004ee:	ea43 400e 	orr.w	r0, r3, lr, lsl #16
 80004f2:	fba0 9302 	umull	r9, r3, r0, r2
 80004f6:	eba4 040c 	sub.w	r4, r4, ip
 80004fa:	429c      	cmp	r4, r3
 80004fc:	46ce      	mov	lr, r9
 80004fe:	469c      	mov	ip, r3
 8000500:	d351      	bcc.n	80005a6 <__udivmoddi4+0x28a>
 8000502:	d04e      	beq.n	80005a2 <__udivmoddi4+0x286>
 8000504:	b155      	cbz	r5, 800051c <__udivmoddi4+0x200>
 8000506:	ebb8 030e 	subs.w	r3, r8, lr
 800050a:	eb64 040c 	sbc.w	r4, r4, ip
 800050e:	fa04 f606 	lsl.w	r6, r4, r6
 8000512:	40cb      	lsrs	r3, r1
 8000514:	431e      	orrs	r6, r3
 8000516:	40cc      	lsrs	r4, r1
 8000518:	e9c5 6400 	strd	r6, r4, [r5]
 800051c:	2100      	movs	r1, #0
 800051e:	e750      	b.n	80003c2 <__udivmoddi4+0xa6>
 8000520:	f1c2 0320 	rsb	r3, r2, #32
 8000524:	fa20 f103 	lsr.w	r1, r0, r3
 8000528:	fa0c fc02 	lsl.w	ip, ip, r2
 800052c:	fa24 f303 	lsr.w	r3, r4, r3
 8000530:	4094      	lsls	r4, r2
 8000532:	430c      	orrs	r4, r1
 8000534:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000538:	fa00 fe02 	lsl.w	lr, r0, r2
 800053c:	fa1f f78c 	uxth.w	r7, ip
 8000540:	fbb3 f0f8 	udiv	r0, r3, r8
 8000544:	fb08 3110 	mls	r1, r8, r0, r3
 8000548:	0c23      	lsrs	r3, r4, #16
 800054a:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 800054e:	fb00 f107 	mul.w	r1, r0, r7
 8000552:	4299      	cmp	r1, r3
 8000554:	d908      	bls.n	8000568 <__udivmoddi4+0x24c>
 8000556:	eb1c 0303 	adds.w	r3, ip, r3
 800055a:	f100 36ff 	add.w	r6, r0, #4294967295
 800055e:	d22c      	bcs.n	80005ba <__udivmoddi4+0x29e>
 8000560:	4299      	cmp	r1, r3
 8000562:	d92a      	bls.n	80005ba <__udivmoddi4+0x29e>
 8000564:	3802      	subs	r0, #2
 8000566:	4463      	add	r3, ip
 8000568:	1a5b      	subs	r3, r3, r1
 800056a:	b2a4      	uxth	r4, r4
 800056c:	fbb3 f1f8 	udiv	r1, r3, r8
 8000570:	fb08 3311 	mls	r3, r8, r1, r3
 8000574:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000578:	fb01 f307 	mul.w	r3, r1, r7
 800057c:	42a3      	cmp	r3, r4
 800057e:	d908      	bls.n	8000592 <__udivmoddi4+0x276>
 8000580:	eb1c 0404 	adds.w	r4, ip, r4
 8000584:	f101 36ff 	add.w	r6, r1, #4294967295
 8000588:	d213      	bcs.n	80005b2 <__udivmoddi4+0x296>
 800058a:	42a3      	cmp	r3, r4
 800058c:	d911      	bls.n	80005b2 <__udivmoddi4+0x296>
 800058e:	3902      	subs	r1, #2
 8000590:	4464      	add	r4, ip
 8000592:	1ae4      	subs	r4, r4, r3
 8000594:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 8000598:	e739      	b.n	800040e <__udivmoddi4+0xf2>
 800059a:	4604      	mov	r4, r0
 800059c:	e6f0      	b.n	8000380 <__udivmoddi4+0x64>
 800059e:	4608      	mov	r0, r1
 80005a0:	e706      	b.n	80003b0 <__udivmoddi4+0x94>
 80005a2:	45c8      	cmp	r8, r9
 80005a4:	d2ae      	bcs.n	8000504 <__udivmoddi4+0x1e8>
 80005a6:	ebb9 0e02 	subs.w	lr, r9, r2
 80005aa:	eb63 0c07 	sbc.w	ip, r3, r7
 80005ae:	3801      	subs	r0, #1
 80005b0:	e7a8      	b.n	8000504 <__udivmoddi4+0x1e8>
 80005b2:	4631      	mov	r1, r6
 80005b4:	e7ed      	b.n	8000592 <__udivmoddi4+0x276>
 80005b6:	4603      	mov	r3, r0
 80005b8:	e799      	b.n	80004ee <__udivmoddi4+0x1d2>
 80005ba:	4630      	mov	r0, r6
 80005bc:	e7d4      	b.n	8000568 <__udivmoddi4+0x24c>
 80005be:	46d6      	mov	lr, sl
 80005c0:	e77f      	b.n	80004c2 <__udivmoddi4+0x1a6>
 80005c2:	4463      	add	r3, ip
 80005c4:	3802      	subs	r0, #2
 80005c6:	e74d      	b.n	8000464 <__udivmoddi4+0x148>
 80005c8:	4606      	mov	r6, r0
 80005ca:	4623      	mov	r3, r4
 80005cc:	4608      	mov	r0, r1
 80005ce:	e70f      	b.n	80003f0 <__udivmoddi4+0xd4>
 80005d0:	3e02      	subs	r6, #2
 80005d2:	4463      	add	r3, ip
 80005d4:	e730      	b.n	8000438 <__udivmoddi4+0x11c>
 80005d6:	bf00      	nop

080005d8 <__aeabi_idiv0>:
 80005d8:	4770      	bx	lr
 80005da:	bf00      	nop

080005dc <W25Q128_OCTO_SPI_Init>:
#include "W25Q128.h"
#include "octospi.h"

/* OCTO SPI Initial Function */
HAL_StatusTypeDef W25Q128_OCTO_SPI_Init(OSPI_HandleTypeDef* hospi)
{
 80005dc:	b580      	push	{r7, lr}
 80005de:	b082      	sub	sp, #8
 80005e0:	af00      	add	r7, sp, #0
 80005e2:	6078      	str	r0, [r7, #4]
	if (HAL_OSPI_DeInit(hospi) != HAL_OK) {
 80005e4:	6878      	ldr	r0, [r7, #4]
 80005e6:	f001 ff0d 	bl	8002404 <HAL_OSPI_DeInit>
 80005ea:	4603      	mov	r3, r0
 80005ec:	2b00      	cmp	r3, #0
 80005ee:	d001      	beq.n	80005f4 <W25Q128_OCTO_SPI_Init+0x18>
	    return HAL_ERROR;
 80005f0:	2301      	movs	r3, #1
 80005f2:	e025      	b.n	8000640 <W25Q128_OCTO_SPI_Init+0x64>
	}

	MX_OCTOSPI1_Init();
 80005f4:	f000 fe1e 	bl	8001234 <MX_OCTOSPI1_Init>

	if (W25Q128_OSPI_ResetChip(hospi) != HAL_OK) {
 80005f8:	6878      	ldr	r0, [r7, #4]
 80005fa:	f000 f825 	bl	8000648 <W25Q128_OSPI_ResetChip>
 80005fe:	4603      	mov	r3, r0
 8000600:	2b00      	cmp	r3, #0
 8000602:	d001      	beq.n	8000608 <W25Q128_OCTO_SPI_Init+0x2c>
	    return HAL_ERROR;
 8000604:	2301      	movs	r3, #1
 8000606:	e01b      	b.n	8000640 <W25Q128_OCTO_SPI_Init+0x64>
	}
	if (W25Q128_OSPI_Configuration(hospi) != HAL_OK) {
 8000608:	6878      	ldr	r0, [r7, #4]
 800060a:	f000 f899 	bl	8000740 <W25Q128_OSPI_Configuration>
 800060e:	4603      	mov	r3, r0
 8000610:	2b00      	cmp	r3, #0
 8000612:	d001      	beq.n	8000618 <W25Q128_OCTO_SPI_Init+0x3c>
        return HAL_ERROR;
 8000614:	2301      	movs	r3, #1
 8000616:	e013      	b.n	8000640 <W25Q128_OCTO_SPI_Init+0x64>
    }
	HAL_Delay(1);
 8000618:	2001      	movs	r0, #1
 800061a:	f001 fa75 	bl	8001b08 <HAL_Delay>
	if (W25Q128_OSPI_AutoPollingMemReady(hospi) != HAL_OK) {
 800061e:	6878      	ldr	r0, [r7, #4]
 8000620:	f000 f980 	bl	8000924 <W25Q128_OSPI_AutoPollingMemReady>
 8000624:	4603      	mov	r3, r0
 8000626:	2b00      	cmp	r3, #0
 8000628:	d001      	beq.n	800062e <W25Q128_OCTO_SPI_Init+0x52>
        return HAL_ERROR;
 800062a:	2301      	movs	r3, #1
 800062c:	e008      	b.n	8000640 <W25Q128_OCTO_SPI_Init+0x64>
    }
    if (W25Q128_OSPI_WriteEnable(hospi) != HAL_OK) {
 800062e:	6878      	ldr	r0, [r7, #4]
 8000630:	f000 f8ea 	bl	8000808 <W25Q128_OSPI_WriteEnable>
 8000634:	4603      	mov	r3, r0
 8000636:	2b00      	cmp	r3, #0
 8000638:	d001      	beq.n	800063e <W25Q128_OCTO_SPI_Init+0x62>
        return HAL_ERROR;
 800063a:	2301      	movs	r3, #1
 800063c:	e000      	b.n	8000640 <W25Q128_OCTO_SPI_Init+0x64>
    }
    return HAL_OK;
 800063e:	2300      	movs	r3, #0
}
 8000640:	4618      	mov	r0, r3
 8000642:	3708      	adds	r7, #8
 8000644:	46bd      	mov	sp, r7
 8000646:	bd80      	pop	{r7, pc}

08000648 <W25Q128_OSPI_ResetChip>:

/* Reset Chip Function */
HAL_StatusTypeDef W25Q128_OSPI_ResetChip(OSPI_HandleTypeDef* hospi)
{
 8000648:	b580      	push	{r7, lr}
 800064a:	b096      	sub	sp, #88	@ 0x58
 800064c:	af00      	add	r7, sp, #0
 800064e:	6078      	str	r0, [r7, #4]
    OSPI_RegularCmdTypeDef sCommand={0};
 8000650:	f107 0308 	add.w	r3, r7, #8
 8000654:	2250      	movs	r2, #80	@ 0x50
 8000656:	2100      	movs	r1, #0
 8000658:	4618      	mov	r0, r3
 800065a:	f007 fb15 	bl	8007c88 <memset>

    /* Enable Reset --------------------------- */
	/* Common Commands*/
	sCommand.OperationType      		= HAL_OSPI_OPTYPE_COMMON_CFG; 				/* Common configuration (indirect or auto-polling mode) */
 800065e:	2300      	movs	r3, #0
 8000660:	60bb      	str	r3, [r7, #8]
	sCommand.FlashId            		= HAL_OSPI_FLASH_ID_1; 						/* Set The OCTO SPI Flash ID */
 8000662:	2300      	movs	r3, #0
 8000664:	60fb      	str	r3, [r7, #12]
	sCommand.InstructionDtrMode 		= HAL_OSPI_INSTRUCTION_DTR_DISABLE; 		/* Disable Instruction DDR/DTR Mode */
 8000666:	2300      	movs	r3, #0
 8000668:	61fb      	str	r3, [r7, #28]
	sCommand.AddressDtrMode     		= HAL_OSPI_ADDRESS_DTR_DISABLE; 			/* Disable Address DDR/DTR Mode */
 800066a:	2300      	movs	r3, #0
 800066c:	62fb      	str	r3, [r7, #44]	@ 0x2c
	sCommand.DataDtrMode				= HAL_OSPI_DATA_DTR_DISABLE; 				/* Disable Data DDR/DTR Mode */
 800066e:	2300      	movs	r3, #0
 8000670:	64bb      	str	r3, [r7, #72]	@ 0x48
	sCommand.DQSMode            		= HAL_OSPI_DQS_DISABLE; 					/* Disable Data Strobe */
 8000672:	2300      	movs	r3, #0
 8000674:	653b      	str	r3, [r7, #80]	@ 0x50
	sCommand.SIOOMode          			= HAL_OSPI_SIOO_INST_EVERY_CMD; 			/* SIOO Mode: Send instruction on every transaction */
 8000676:	2300      	movs	r3, #0
 8000678:	657b      	str	r3, [r7, #84]	@ 0x54
	sCommand.AlternateBytesMode 		= HAL_OSPI_ALTERNATE_BYTES_NONE; 			/* Disable Alternate Bytes Mode */
 800067a:	2300      	movs	r3, #0
 800067c:	637b      	str	r3, [r7, #52]	@ 0x34
	sCommand.AlternateBytes				= HAL_OSPI_ALTERNATE_BYTES_NONE; 			/* Alternate Bytes = 0 */
 800067e:	2300      	movs	r3, #0
 8000680:	633b      	str	r3, [r7, #48]	@ 0x30
	sCommand.AlternateBytesSize			= HAL_OSPI_ALTERNATE_BYTES_NONE; 			/* Alternate Bytes Size = 0 */
 8000682:	2300      	movs	r3, #0
 8000684:	63bb      	str	r3, [r7, #56]	@ 0x38
	sCommand.AlternateBytesDtrMode		= HAL_OSPI_ALTERNATE_BYTES_DTR_DISABLE; 	/* Disable Alternate Bytes DDR/DTR Mode */
 8000686:	2300      	movs	r3, #0
 8000688:	63fb      	str	r3, [r7, #60]	@ 0x3c
	sCommand.InstructionMode   			= HAL_OSPI_INSTRUCTION_1_LINE;				/* Instruction on a single line */
 800068a:	2301      	movs	r3, #1
 800068c:	617b      	str	r3, [r7, #20]
	sCommand.InstructionSize    		= HAL_OSPI_INSTRUCTION_8_BITS;				/* 8-bit Instruction */
 800068e:	2300      	movs	r3, #0
 8000690:	61bb      	str	r3, [r7, #24]
	sCommand.AddressSize 				= HAL_OSPI_ADDRESS_24_BITS;					/* 24-bit Address */
 8000692:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8000696:	62bb      	str	r3, [r7, #40]	@ 0x28
	/* Instruction */
	sCommand.Instruction 				= W25Q_ENABLE_RST_CMD;						/* What We Do? */
 8000698:	2366      	movs	r3, #102	@ 0x66
 800069a:	613b      	str	r3, [r7, #16]
	/* Address */
	sCommand.AddressMode       			= HAL_OSPI_ADDRESS_NONE;					/* Define Address Lines: No Address */
 800069c:	2300      	movs	r3, #0
 800069e:	627b      	str	r3, [r7, #36]	@ 0x24
	sCommand.Address					= 0;										/* Byte Address */
 80006a0:	2300      	movs	r3, #0
 80006a2:	623b      	str	r3, [r7, #32]
	/* Data */
	sCommand.DataMode          			= HAL_OSPI_DATA_NONE;						/* Define Data Lines: No Data */
 80006a4:	2300      	movs	r3, #0
 80006a6:	643b      	str	r3, [r7, #64]	@ 0x40
	sCommand.DummyCycles       			= 0;										/* Bytes Send With No Data */
 80006a8:	2300      	movs	r3, #0
 80006aa:	64fb      	str	r3, [r7, #76]	@ 0x4c
	sCommand.NbData            			= 0;										/* Bytes Send With Data */
 80006ac:	2300      	movs	r3, #0
 80006ae:	647b      	str	r3, [r7, #68]	@ 0x44

    if (HAL_OSPI_Command(hospi, &sCommand, HAL_OSPI_TIMEOUT_DEFAULT_VALUE) != HAL_OK) {
 80006b0:	f107 0308 	add.w	r3, r7, #8
 80006b4:	f241 3288 	movw	r2, #5000	@ 0x1388
 80006b8:	4619      	mov	r1, r3
 80006ba:	6878      	ldr	r0, [r7, #4]
 80006bc:	f001 fec9 	bl	8002452 <HAL_OSPI_Command>
 80006c0:	4603      	mov	r3, r0
 80006c2:	2b00      	cmp	r3, #0
 80006c4:	d001      	beq.n	80006ca <W25Q128_OSPI_ResetChip+0x82>
        return HAL_ERROR;
 80006c6:	2301      	movs	r3, #1
 80006c8:	e036      	b.n	8000738 <W25Q128_OSPI_ResetChip+0xf0>
    }

    /* Reset Device --------------------------- */
	/* Common Commands*/
	sCommand.OperationType      		= HAL_OSPI_OPTYPE_COMMON_CFG; 				/* Common configuration (indirect or auto-polling mode) */
 80006ca:	2300      	movs	r3, #0
 80006cc:	60bb      	str	r3, [r7, #8]
	sCommand.FlashId            		= HAL_OSPI_FLASH_ID_1; 						/* Set The OCTO SPI Flash ID */
 80006ce:	2300      	movs	r3, #0
 80006d0:	60fb      	str	r3, [r7, #12]
	sCommand.InstructionDtrMode 		= HAL_OSPI_INSTRUCTION_DTR_DISABLE; 		/* Disable Instruction DDR/DTR Mode */
 80006d2:	2300      	movs	r3, #0
 80006d4:	61fb      	str	r3, [r7, #28]
	sCommand.AddressDtrMode     		= HAL_OSPI_ADDRESS_DTR_DISABLE; 			/* Disable Address DDR/DTR Mode */
 80006d6:	2300      	movs	r3, #0
 80006d8:	62fb      	str	r3, [r7, #44]	@ 0x2c
	sCommand.DataDtrMode				= HAL_OSPI_DATA_DTR_DISABLE; 				/* Disable Data DDR/DTR Mode */
 80006da:	2300      	movs	r3, #0
 80006dc:	64bb      	str	r3, [r7, #72]	@ 0x48
	sCommand.DQSMode            		= HAL_OSPI_DQS_DISABLE; 					/* Disable Data Strobe */
 80006de:	2300      	movs	r3, #0
 80006e0:	653b      	str	r3, [r7, #80]	@ 0x50
	sCommand.SIOOMode          			= HAL_OSPI_SIOO_INST_EVERY_CMD; 			/* SIOO Mode: Send instruction on every transaction */
 80006e2:	2300      	movs	r3, #0
 80006e4:	657b      	str	r3, [r7, #84]	@ 0x54
	sCommand.AlternateBytesMode 		= HAL_OSPI_ALTERNATE_BYTES_NONE; 			/* Disable Alternate Bytes Mode */
 80006e6:	2300      	movs	r3, #0
 80006e8:	637b      	str	r3, [r7, #52]	@ 0x34
	sCommand.AlternateBytes				= HAL_OSPI_ALTERNATE_BYTES_NONE; 			/* Alternate Bytes = 0 */
 80006ea:	2300      	movs	r3, #0
 80006ec:	633b      	str	r3, [r7, #48]	@ 0x30
	sCommand.AlternateBytesSize			= HAL_OSPI_ALTERNATE_BYTES_NONE; 			/* Alternate Bytes Size = 0 */
 80006ee:	2300      	movs	r3, #0
 80006f0:	63bb      	str	r3, [r7, #56]	@ 0x38
	sCommand.AlternateBytesDtrMode		= HAL_OSPI_ALTERNATE_BYTES_DTR_DISABLE; 	/* Disable Alternate Bytes DDR/DTR Mode */
 80006f2:	2300      	movs	r3, #0
 80006f4:	63fb      	str	r3, [r7, #60]	@ 0x3c
	sCommand.InstructionMode   			= HAL_OSPI_INSTRUCTION_1_LINE;				/* Instruction on a single line */
 80006f6:	2301      	movs	r3, #1
 80006f8:	617b      	str	r3, [r7, #20]
	sCommand.InstructionSize    		= HAL_OSPI_INSTRUCTION_8_BITS;				/* 8-bit Instruction */
 80006fa:	2300      	movs	r3, #0
 80006fc:	61bb      	str	r3, [r7, #24]
	sCommand.AddressSize 				= HAL_OSPI_ADDRESS_24_BITS;					/* 24-bit Address */
 80006fe:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8000702:	62bb      	str	r3, [r7, #40]	@ 0x28
	/* Instruction */
	sCommand.Instruction 				= W25Q_RESET_CMD;							/* What We Do? */
 8000704:	2399      	movs	r3, #153	@ 0x99
 8000706:	613b      	str	r3, [r7, #16]
	/* Address */
	sCommand.AddressMode       			= HAL_OSPI_ADDRESS_NONE;					/* Define Address Lines: No Address */
 8000708:	2300      	movs	r3, #0
 800070a:	627b      	str	r3, [r7, #36]	@ 0x24
	sCommand.Address					= 0;										/* Byte Address */
 800070c:	2300      	movs	r3, #0
 800070e:	623b      	str	r3, [r7, #32]
	/* Data */
	sCommand.DataMode          			= HAL_OSPI_DATA_NONE;						/* Define Data Lines: No Data */
 8000710:	2300      	movs	r3, #0
 8000712:	643b      	str	r3, [r7, #64]	@ 0x40
	sCommand.DummyCycles       			= 0;										/* Bytes Send With No Data */
 8000714:	2300      	movs	r3, #0
 8000716:	64fb      	str	r3, [r7, #76]	@ 0x4c
	sCommand.NbData            			= 0;										/* Bytes Send With Data */
 8000718:	2300      	movs	r3, #0
 800071a:	647b      	str	r3, [r7, #68]	@ 0x44

    if (HAL_OSPI_Command(hospi, &sCommand, HAL_OSPI_TIMEOUT_DEFAULT_VALUE) != HAL_OK) {
 800071c:	f107 0308 	add.w	r3, r7, #8
 8000720:	f241 3288 	movw	r2, #5000	@ 0x1388
 8000724:	4619      	mov	r1, r3
 8000726:	6878      	ldr	r0, [r7, #4]
 8000728:	f001 fe93 	bl	8002452 <HAL_OSPI_Command>
 800072c:	4603      	mov	r3, r0
 800072e:	2b00      	cmp	r3, #0
 8000730:	d001      	beq.n	8000736 <W25Q128_OSPI_ResetChip+0xee>
        return HAL_ERROR;
 8000732:	2301      	movs	r3, #1
 8000734:	e000      	b.n	8000738 <W25Q128_OSPI_ResetChip+0xf0>
    }
    return HAL_OK;
 8000736:	2300      	movs	r3, #0
}
 8000738:	4618      	mov	r0, r3
 800073a:	3758      	adds	r7, #88	@ 0x58
 800073c:	46bd      	mov	sp, r7
 800073e:	bd80      	pop	{r7, pc}

08000740 <W25Q128_OSPI_Configuration>:

/* Enable Quad Mode & Set Dummy Cycles Count */
HAL_StatusTypeDef W25Q128_OSPI_Configuration(OSPI_HandleTypeDef* hospi)
{
 8000740:	b580      	push	{r7, lr}
 8000742:	b084      	sub	sp, #16
 8000744:	af00      	add	r7, sp, #0
 8000746:	6078      	str	r0, [r7, #4]
    uint8_t reg1=0, reg2=0, reg3=0;
 8000748:	2300      	movs	r3, #0
 800074a:	733b      	strb	r3, [r7, #12]
 800074c:	2300      	movs	r3, #0
 800074e:	72fb      	strb	r3, [r7, #11]
 8000750:	2300      	movs	r3, #0
 8000752:	72bb      	strb	r3, [r7, #10]
    uint8_t w_reg1=0, w_reg2=0, w_reg3=0;
 8000754:	2300      	movs	r3, #0
 8000756:	73fb      	strb	r3, [r7, #15]
 8000758:	2300      	movs	r3, #0
 800075a:	73bb      	strb	r3, [r7, #14]
 800075c:	2300      	movs	r3, #0
 800075e:	737b      	strb	r3, [r7, #13]

    if (W25Q128_Read_Status_Registers(hospi, &reg1, 1) != HAL_OK)
 8000760:	f107 030c 	add.w	r3, r7, #12
 8000764:	2201      	movs	r2, #1
 8000766:	4619      	mov	r1, r3
 8000768:	6878      	ldr	r0, [r7, #4]
 800076a:	f000 fb47 	bl	8000dfc <W25Q128_Read_Status_Registers>
 800076e:	4603      	mov	r3, r0
 8000770:	2b00      	cmp	r3, #0
 8000772:	d001      	beq.n	8000778 <W25Q128_OSPI_Configuration+0x38>
    {
        return HAL_ERROR;
 8000774:	2301      	movs	r3, #1
 8000776:	e043      	b.n	8000800 <W25Q128_OSPI_Configuration+0xc0>
    }

    if (W25Q128_Read_Status_Registers(hospi, &reg2, 2) != HAL_OK)
 8000778:	f107 030b 	add.w	r3, r7, #11
 800077c:	2202      	movs	r2, #2
 800077e:	4619      	mov	r1, r3
 8000780:	6878      	ldr	r0, [r7, #4]
 8000782:	f000 fb3b 	bl	8000dfc <W25Q128_Read_Status_Registers>
 8000786:	4603      	mov	r3, r0
 8000788:	2b00      	cmp	r3, #0
 800078a:	d001      	beq.n	8000790 <W25Q128_OSPI_Configuration+0x50>
    {
        return HAL_ERROR;
 800078c:	2301      	movs	r3, #1
 800078e:	e037      	b.n	8000800 <W25Q128_OSPI_Configuration+0xc0>
    }

    if (W25Q128_Read_Status_Registers(hospi, &reg3, 3) != HAL_OK)
 8000790:	f107 030a 	add.w	r3, r7, #10
 8000794:	2203      	movs	r2, #3
 8000796:	4619      	mov	r1, r3
 8000798:	6878      	ldr	r0, [r7, #4]
 800079a:	f000 fb2f 	bl	8000dfc <W25Q128_Read_Status_Registers>
 800079e:	4603      	mov	r3, r0
 80007a0:	2b00      	cmp	r3, #0
 80007a2:	d001      	beq.n	80007a8 <W25Q128_OSPI_Configuration+0x68>
    {
        return HAL_ERROR;
 80007a4:	2301      	movs	r3, #1
 80007a6:	e02b      	b.n	8000800 <W25Q128_OSPI_Configuration+0xc0>
    }

    w_reg1 = reg1;
 80007a8:	7b3b      	ldrb	r3, [r7, #12]
 80007aa:	73fb      	strb	r3, [r7, #15]
    w_reg2 = reg2 | W25Q_SR_Quad_Enable;
 80007ac:	7afb      	ldrb	r3, [r7, #11]
 80007ae:	f043 0302 	orr.w	r3, r3, #2
 80007b2:	73bb      	strb	r3, [r7, #14]
    w_reg3 = (reg3 & W25Q_SR_DRV1);
 80007b4:	7abb      	ldrb	r3, [r7, #10]
 80007b6:	f023 0360 	bic.w	r3, r3, #96	@ 0x60
 80007ba:	737b      	strb	r3, [r7, #13]

    if (W25Q128_Write_Status_Registers(hospi, w_reg1, 1) != HAL_OK)
 80007bc:	7bfb      	ldrb	r3, [r7, #15]
 80007be:	2201      	movs	r2, #1
 80007c0:	4619      	mov	r1, r3
 80007c2:	6878      	ldr	r0, [r7, #4]
 80007c4:	f000 fb83 	bl	8000ece <W25Q128_Write_Status_Registers>
 80007c8:	4603      	mov	r3, r0
 80007ca:	2b00      	cmp	r3, #0
 80007cc:	d001      	beq.n	80007d2 <W25Q128_OSPI_Configuration+0x92>
    {
        return HAL_ERROR;
 80007ce:	2301      	movs	r3, #1
 80007d0:	e016      	b.n	8000800 <W25Q128_OSPI_Configuration+0xc0>
    }
    if (W25Q128_Write_Status_Registers(hospi, w_reg2, 2) != HAL_OK)
 80007d2:	7bbb      	ldrb	r3, [r7, #14]
 80007d4:	2202      	movs	r2, #2
 80007d6:	4619      	mov	r1, r3
 80007d8:	6878      	ldr	r0, [r7, #4]
 80007da:	f000 fb78 	bl	8000ece <W25Q128_Write_Status_Registers>
 80007de:	4603      	mov	r3, r0
 80007e0:	2b00      	cmp	r3, #0
 80007e2:	d001      	beq.n	80007e8 <W25Q128_OSPI_Configuration+0xa8>
    {
        return HAL_ERROR;
 80007e4:	2301      	movs	r3, #1
 80007e6:	e00b      	b.n	8000800 <W25Q128_OSPI_Configuration+0xc0>
    }

    if (W25Q128_Write_Status_Registers(hospi, w_reg3, 3) != HAL_OK)
 80007e8:	7b7b      	ldrb	r3, [r7, #13]
 80007ea:	2203      	movs	r2, #3
 80007ec:	4619      	mov	r1, r3
 80007ee:	6878      	ldr	r0, [r7, #4]
 80007f0:	f000 fb6d 	bl	8000ece <W25Q128_Write_Status_Registers>
 80007f4:	4603      	mov	r3, r0
 80007f6:	2b00      	cmp	r3, #0
 80007f8:	d001      	beq.n	80007fe <W25Q128_OSPI_Configuration+0xbe>
    {
        return HAL_ERROR;
 80007fa:	2301      	movs	r3, #1
 80007fc:	e000      	b.n	8000800 <W25Q128_OSPI_Configuration+0xc0>
    }

    return HAL_OK;
 80007fe:	2300      	movs	r3, #0
}
 8000800:	4618      	mov	r0, r3
 8000802:	3710      	adds	r7, #16
 8000804:	46bd      	mov	sp, r7
 8000806:	bd80      	pop	{r7, pc}

08000808 <W25Q128_OSPI_WriteEnable>:

/* Write Enable Function */
HAL_StatusTypeDef W25Q128_OSPI_WriteEnable(OSPI_HandleTypeDef* hospi)
{
 8000808:	b580      	push	{r7, lr}
 800080a:	b09c      	sub	sp, #112	@ 0x70
 800080c:	af00      	add	r7, sp, #0
 800080e:	6078      	str	r0, [r7, #4]
    OSPI_RegularCmdTypeDef sCommand;
    OSPI_AutoPollingTypeDef sConfig;

    /* Enable write operations ------------------------------------------ */
	/* Common Commands*/
	sCommand.OperationType      		= HAL_OSPI_OPTYPE_COMMON_CFG; 				/* Common configuration (indirect or auto-polling mode) */
 8000810:	2300      	movs	r3, #0
 8000812:	623b      	str	r3, [r7, #32]
	sCommand.FlashId            		= HAL_OSPI_FLASH_ID_1; 						/* Set The OCTO SPI Flash ID */
 8000814:	2300      	movs	r3, #0
 8000816:	627b      	str	r3, [r7, #36]	@ 0x24
	sCommand.InstructionDtrMode 		= HAL_OSPI_INSTRUCTION_DTR_DISABLE; 		/* Disable Instruction DDR/DTR Mode */
 8000818:	2300      	movs	r3, #0
 800081a:	637b      	str	r3, [r7, #52]	@ 0x34
	sCommand.AddressDtrMode     		= HAL_OSPI_ADDRESS_DTR_DISABLE; 			/* Disable Address DDR/DTR Mode */
 800081c:	2300      	movs	r3, #0
 800081e:	647b      	str	r3, [r7, #68]	@ 0x44
	sCommand.DataDtrMode				= HAL_OSPI_DATA_DTR_DISABLE; 				/* Disable Data DDR/DTR Mode */
 8000820:	2300      	movs	r3, #0
 8000822:	663b      	str	r3, [r7, #96]	@ 0x60
	sCommand.DQSMode            		= HAL_OSPI_DQS_DISABLE; 					/* Disable Data Strobe */
 8000824:	2300      	movs	r3, #0
 8000826:	66bb      	str	r3, [r7, #104]	@ 0x68
	sCommand.SIOOMode          			= HAL_OSPI_SIOO_INST_EVERY_CMD; 			/* SIOO Mode: Send instruction on every transaction */
 8000828:	2300      	movs	r3, #0
 800082a:	66fb      	str	r3, [r7, #108]	@ 0x6c
	sCommand.AlternateBytesMode 		= HAL_OSPI_ALTERNATE_BYTES_NONE; 			/* Disable Alternate Bytes Mode */
 800082c:	2300      	movs	r3, #0
 800082e:	64fb      	str	r3, [r7, #76]	@ 0x4c
	sCommand.AlternateBytes				= HAL_OSPI_ALTERNATE_BYTES_NONE; 			/* Alternate Bytes = 0 */
 8000830:	2300      	movs	r3, #0
 8000832:	64bb      	str	r3, [r7, #72]	@ 0x48
	sCommand.AlternateBytesSize			= HAL_OSPI_ALTERNATE_BYTES_NONE; 			/* Alternate Bytes Size = 0 */
 8000834:	2300      	movs	r3, #0
 8000836:	653b      	str	r3, [r7, #80]	@ 0x50
	sCommand.AlternateBytesDtrMode		= HAL_OSPI_ALTERNATE_BYTES_DTR_DISABLE; 	/* Disable Alternate Bytes DDR/DTR Mode */
 8000838:	2300      	movs	r3, #0
 800083a:	657b      	str	r3, [r7, #84]	@ 0x54
	sCommand.InstructionMode   			= HAL_OSPI_INSTRUCTION_1_LINE;				/* Instruction on a single line */
 800083c:	2301      	movs	r3, #1
 800083e:	62fb      	str	r3, [r7, #44]	@ 0x2c
	sCommand.InstructionSize    		= HAL_OSPI_INSTRUCTION_8_BITS;				/* 8-bit Instruction */
 8000840:	2300      	movs	r3, #0
 8000842:	633b      	str	r3, [r7, #48]	@ 0x30
	sCommand.AddressSize 				= HAL_OSPI_ADDRESS_24_BITS;					/* 24-bit Address */
 8000844:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8000848:	643b      	str	r3, [r7, #64]	@ 0x40
	/* Instruction */
	sCommand.Instruction 				= W25Q_WRITE_ENABLE_CMD;					/* What We Do? */
 800084a:	2306      	movs	r3, #6
 800084c:	62bb      	str	r3, [r7, #40]	@ 0x28
	/* Address */
	sCommand.AddressMode       			= HAL_OSPI_ADDRESS_NONE;					/* Define Address Lines: No Address */
 800084e:	2300      	movs	r3, #0
 8000850:	63fb      	str	r3, [r7, #60]	@ 0x3c
	sCommand.Address					= 0;										/* Byte Address */
 8000852:	2300      	movs	r3, #0
 8000854:	63bb      	str	r3, [r7, #56]	@ 0x38
	/* Data */
	sCommand.DataMode          			= HAL_OSPI_DATA_NONE;						/* Define Data Lines: No Data */
 8000856:	2300      	movs	r3, #0
 8000858:	65bb      	str	r3, [r7, #88]	@ 0x58
	sCommand.DummyCycles       			= 0;										/* Bytes Send With No Data */
 800085a:	2300      	movs	r3, #0
 800085c:	667b      	str	r3, [r7, #100]	@ 0x64
	sCommand.NbData            			= 0;										/* Bytes Send With Data */
 800085e:	2300      	movs	r3, #0
 8000860:	65fb      	str	r3, [r7, #92]	@ 0x5c

    if (HAL_OSPI_Command(hospi, &sCommand, HAL_OSPI_TIMEOUT_DEFAULT_VALUE) != HAL_OK) {
 8000862:	f107 0320 	add.w	r3, r7, #32
 8000866:	f241 3288 	movw	r2, #5000	@ 0x1388
 800086a:	4619      	mov	r1, r3
 800086c:	6878      	ldr	r0, [r7, #4]
 800086e:	f001 fdf0 	bl	8002452 <HAL_OSPI_Command>
 8000872:	4603      	mov	r3, r0
 8000874:	2b00      	cmp	r3, #0
 8000876:	d001      	beq.n	800087c <W25Q128_OSPI_WriteEnable+0x74>
        return HAL_ERROR;
 8000878:	2301      	movs	r3, #1
 800087a:	e04f      	b.n	800091c <W25Q128_OSPI_WriteEnable+0x114>
    }

	/* Common Commands*/
	sCommand.OperationType      		= HAL_OSPI_OPTYPE_COMMON_CFG; 				/* Common configuration (indirect or auto-polling mode) */
 800087c:	2300      	movs	r3, #0
 800087e:	623b      	str	r3, [r7, #32]
	sCommand.FlashId            		= HAL_OSPI_FLASH_ID_1; 						/* Set The OCTO SPI Flash ID */
 8000880:	2300      	movs	r3, #0
 8000882:	627b      	str	r3, [r7, #36]	@ 0x24
	sCommand.InstructionDtrMode 		= HAL_OSPI_INSTRUCTION_DTR_DISABLE; 		/* Disable Instruction DDR/DTR Mode */
 8000884:	2300      	movs	r3, #0
 8000886:	637b      	str	r3, [r7, #52]	@ 0x34
	sCommand.AddressDtrMode     		= HAL_OSPI_ADDRESS_DTR_DISABLE; 			/* Disable Address DDR/DTR Mode */
 8000888:	2300      	movs	r3, #0
 800088a:	647b      	str	r3, [r7, #68]	@ 0x44
	sCommand.DataDtrMode				= HAL_OSPI_DATA_DTR_DISABLE; 				/* Disable Data DDR/DTR Mode */
 800088c:	2300      	movs	r3, #0
 800088e:	663b      	str	r3, [r7, #96]	@ 0x60
	sCommand.DQSMode            		= HAL_OSPI_DQS_DISABLE; 					/* Disable Data Strobe */
 8000890:	2300      	movs	r3, #0
 8000892:	66bb      	str	r3, [r7, #104]	@ 0x68
	sCommand.SIOOMode          			= HAL_OSPI_SIOO_INST_EVERY_CMD; 			/* SIOO Mode: Send instruction on every transaction */
 8000894:	2300      	movs	r3, #0
 8000896:	66fb      	str	r3, [r7, #108]	@ 0x6c
	sCommand.AlternateBytesMode 		= HAL_OSPI_ALTERNATE_BYTES_NONE; 			/* Disable Alternate Bytes Mode */
 8000898:	2300      	movs	r3, #0
 800089a:	64fb      	str	r3, [r7, #76]	@ 0x4c
	sCommand.AlternateBytes				= HAL_OSPI_ALTERNATE_BYTES_NONE; 			/* Alternate Bytes = 0 */
 800089c:	2300      	movs	r3, #0
 800089e:	64bb      	str	r3, [r7, #72]	@ 0x48
	sCommand.AlternateBytesSize			= HAL_OSPI_ALTERNATE_BYTES_NONE; 			/* Alternate Bytes Size = 0 */
 80008a0:	2300      	movs	r3, #0
 80008a2:	653b      	str	r3, [r7, #80]	@ 0x50
	sCommand.AlternateBytesDtrMode		= HAL_OSPI_ALTERNATE_BYTES_DTR_DISABLE; 	/* Disable Alternate Bytes DDR/DTR Mode */
 80008a4:	2300      	movs	r3, #0
 80008a6:	657b      	str	r3, [r7, #84]	@ 0x54
	sCommand.InstructionMode   			= HAL_OSPI_INSTRUCTION_1_LINE;				/* Instruction on a single line */
 80008a8:	2301      	movs	r3, #1
 80008aa:	62fb      	str	r3, [r7, #44]	@ 0x2c
	sCommand.InstructionSize    		= HAL_OSPI_INSTRUCTION_8_BITS;				/* 8-bit Instruction */
 80008ac:	2300      	movs	r3, #0
 80008ae:	633b      	str	r3, [r7, #48]	@ 0x30
	sCommand.AddressSize 				= HAL_OSPI_ADDRESS_24_BITS;					/* 24-bit Address */
 80008b0:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 80008b4:	643b      	str	r3, [r7, #64]	@ 0x40
	/* Instruction */
	sCommand.Instruction 				= W25Q_READ_SR1_CMD;						/* What We Do? */
 80008b6:	2305      	movs	r3, #5
 80008b8:	62bb      	str	r3, [r7, #40]	@ 0x28
	/* Address */
	sCommand.AddressMode       			= HAL_OSPI_ADDRESS_NONE;					/* Define Address Lines: No Address */
 80008ba:	2300      	movs	r3, #0
 80008bc:	63fb      	str	r3, [r7, #60]	@ 0x3c
	sCommand.Address					= 0;										/* Byte Address */
 80008be:	2300      	movs	r3, #0
 80008c0:	63bb      	str	r3, [r7, #56]	@ 0x38
	/* Data */
	sCommand.DataMode          			= HAL_OSPI_DATA_1_LINE;						/* Define Data Lines: Data On a Single Line */
 80008c2:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 80008c6:	65bb      	str	r3, [r7, #88]	@ 0x58
	sCommand.DummyCycles       			= 0;										/* Bytes Send With No Data */
 80008c8:	2300      	movs	r3, #0
 80008ca:	667b      	str	r3, [r7, #100]	@ 0x64
	sCommand.NbData            			= 1;										/* Bytes Send With Data */
 80008cc:	2301      	movs	r3, #1
 80008ce:	65fb      	str	r3, [r7, #92]	@ 0x5c

    if (HAL_OSPI_Command(hospi, &sCommand, HAL_OSPI_TIMEOUT_DEFAULT_VALUE) != HAL_OK) {
 80008d0:	f107 0320 	add.w	r3, r7, #32
 80008d4:	f241 3288 	movw	r2, #5000	@ 0x1388
 80008d8:	4619      	mov	r1, r3
 80008da:	6878      	ldr	r0, [r7, #4]
 80008dc:	f001 fdb9 	bl	8002452 <HAL_OSPI_Command>
 80008e0:	4603      	mov	r3, r0
 80008e2:	2b00      	cmp	r3, #0
 80008e4:	d001      	beq.n	80008ea <W25Q128_OSPI_WriteEnable+0xe2>
        return HAL_ERROR;
 80008e6:	2301      	movs	r3, #1
 80008e8:	e018      	b.n	800091c <W25Q128_OSPI_WriteEnable+0x114>
    }

    /* Configure automatic polling mode to wait for write enabling ---- */
    sConfig.Match 					= 0x02U;
 80008ea:	2302      	movs	r3, #2
 80008ec:	60fb      	str	r3, [r7, #12]
    sConfig.Mask 					= 0x02U;
 80008ee:	2302      	movs	r3, #2
 80008f0:	613b      	str	r3, [r7, #16]
    sConfig.MatchMode 				= HAL_OSPI_MATCH_MODE_AND;
 80008f2:	2300      	movs	r3, #0
 80008f4:	617b      	str	r3, [r7, #20]
    sConfig.Interval 				= W25Q_AUTOPOLLING_INTERVAL_TIME;
 80008f6:	2310      	movs	r3, #16
 80008f8:	61fb      	str	r3, [r7, #28]
    sConfig.AutomaticStop 			= HAL_OSPI_AUTOMATIC_STOP_ENABLE;
 80008fa:	f44f 0380 	mov.w	r3, #4194304	@ 0x400000
 80008fe:	61bb      	str	r3, [r7, #24]


    if (HAL_OSPI_AutoPolling(hospi, &sConfig, HAL_OSPI_TIMEOUT_DEFAULT_VALUE) != HAL_OK) {
 8000900:	f107 030c 	add.w	r3, r7, #12
 8000904:	f241 3288 	movw	r2, #5000	@ 0x1388
 8000908:	4619      	mov	r1, r3
 800090a:	6878      	ldr	r0, [r7, #4]
 800090c:	f001 ff44 	bl	8002798 <HAL_OSPI_AutoPolling>
 8000910:	4603      	mov	r3, r0
 8000912:	2b00      	cmp	r3, #0
 8000914:	d001      	beq.n	800091a <W25Q128_OSPI_WriteEnable+0x112>
        return HAL_ERROR;
 8000916:	2301      	movs	r3, #1
 8000918:	e000      	b.n	800091c <W25Q128_OSPI_WriteEnable+0x114>
    }

    return HAL_OK;
 800091a:	2300      	movs	r3, #0
}
 800091c:	4618      	mov	r0, r3
 800091e:	3770      	adds	r7, #112	@ 0x70
 8000920:	46bd      	mov	sp, r7
 8000922:	bd80      	pop	{r7, pc}

08000924 <W25Q128_OSPI_AutoPollingMemReady>:

/* Auto Polling Memory Function */
HAL_StatusTypeDef W25Q128_OSPI_AutoPollingMemReady(OSPI_HandleTypeDef* hospi)
{
 8000924:	b580      	push	{r7, lr}
 8000926:	b09c      	sub	sp, #112	@ 0x70
 8000928:	af00      	add	r7, sp, #0
 800092a:	6078      	str	r0, [r7, #4]
    OSPI_RegularCmdTypeDef sCommand;
    OSPI_AutoPollingTypeDef sConfig;

    /* Configure automatic polling mode to wait for memory ready ------ */
	/* Common Commands*/
	sCommand.OperationType      		= HAL_OSPI_OPTYPE_COMMON_CFG; 				/* Common configuration (indirect or auto-polling mode) */
 800092c:	2300      	movs	r3, #0
 800092e:	623b      	str	r3, [r7, #32]
	sCommand.FlashId            		= HAL_OSPI_FLASH_ID_1; 						/* Set The OCTO SPI Flash ID */
 8000930:	2300      	movs	r3, #0
 8000932:	627b      	str	r3, [r7, #36]	@ 0x24
	sCommand.InstructionDtrMode 		= HAL_OSPI_INSTRUCTION_DTR_DISABLE; 		/* Disable Instruction DDR/DTR Mode */
 8000934:	2300      	movs	r3, #0
 8000936:	637b      	str	r3, [r7, #52]	@ 0x34
	sCommand.AddressDtrMode     		= HAL_OSPI_ADDRESS_DTR_DISABLE; 			/* Disable Address DDR/DTR Mode */
 8000938:	2300      	movs	r3, #0
 800093a:	647b      	str	r3, [r7, #68]	@ 0x44
	sCommand.DataDtrMode				= HAL_OSPI_DATA_DTR_DISABLE; 				/* Disable Data DDR/DTR Mode */
 800093c:	2300      	movs	r3, #0
 800093e:	663b      	str	r3, [r7, #96]	@ 0x60
	sCommand.DQSMode            		= HAL_OSPI_DQS_DISABLE; 					/* Disable Data Strobe */
 8000940:	2300      	movs	r3, #0
 8000942:	66bb      	str	r3, [r7, #104]	@ 0x68
	sCommand.SIOOMode          			= HAL_OSPI_SIOO_INST_EVERY_CMD; 			/* SIOO Mode: Send instruction on every transaction */
 8000944:	2300      	movs	r3, #0
 8000946:	66fb      	str	r3, [r7, #108]	@ 0x6c
	sCommand.AlternateBytesMode 		= HAL_OSPI_ALTERNATE_BYTES_NONE; 			/* Disable Alternate Bytes Mode */
 8000948:	2300      	movs	r3, #0
 800094a:	64fb      	str	r3, [r7, #76]	@ 0x4c
	sCommand.AlternateBytes				= HAL_OSPI_ALTERNATE_BYTES_NONE; 			/* Alternate Bytes = 0 */
 800094c:	2300      	movs	r3, #0
 800094e:	64bb      	str	r3, [r7, #72]	@ 0x48
	sCommand.AlternateBytesSize			= HAL_OSPI_ALTERNATE_BYTES_NONE; 			/* Alternate Bytes Size = 0 */
 8000950:	2300      	movs	r3, #0
 8000952:	653b      	str	r3, [r7, #80]	@ 0x50
	sCommand.AlternateBytesDtrMode		= HAL_OSPI_ALTERNATE_BYTES_DTR_DISABLE; 	/* Disable Alternate Bytes DDR/DTR Mode */
 8000954:	2300      	movs	r3, #0
 8000956:	657b      	str	r3, [r7, #84]	@ 0x54
	sCommand.InstructionMode   			= HAL_OSPI_INSTRUCTION_1_LINE;				/* Instruction on a single line */
 8000958:	2301      	movs	r3, #1
 800095a:	62fb      	str	r3, [r7, #44]	@ 0x2c
	sCommand.InstructionSize    		= HAL_OSPI_INSTRUCTION_8_BITS;				/* 8-bit Instruction */
 800095c:	2300      	movs	r3, #0
 800095e:	633b      	str	r3, [r7, #48]	@ 0x30
	sCommand.AddressSize 				= HAL_OSPI_ADDRESS_24_BITS;					/* 24-bit Address */
 8000960:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8000964:	643b      	str	r3, [r7, #64]	@ 0x40
	/* Instruction */
	sCommand.Instruction 				= W25Q_READ_SR1_CMD;						/* What We Do? */
 8000966:	2305      	movs	r3, #5
 8000968:	62bb      	str	r3, [r7, #40]	@ 0x28
	/* Address */
	sCommand.AddressMode       			= HAL_OSPI_ADDRESS_NONE;					/* Define Address Lines: No Address */
 800096a:	2300      	movs	r3, #0
 800096c:	63fb      	str	r3, [r7, #60]	@ 0x3c
	sCommand.Address					= 0;										/* Byte Address */
 800096e:	2300      	movs	r3, #0
 8000970:	63bb      	str	r3, [r7, #56]	@ 0x38
	/* Data */
	sCommand.DataMode          			= HAL_OSPI_DATA_1_LINE;						/* Define Data Lines: Data On a Single Line */
 8000972:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8000976:	65bb      	str	r3, [r7, #88]	@ 0x58
	sCommand.DummyCycles       			= 0;										/* Bytes Send With No Data */
 8000978:	2300      	movs	r3, #0
 800097a:	667b      	str	r3, [r7, #100]	@ 0x64
	sCommand.NbData            			= 1;										/* Bytes Send With Data */
 800097c:	2301      	movs	r3, #1
 800097e:	65fb      	str	r3, [r7, #92]	@ 0x5c

    if (HAL_OSPI_Command(hospi, &sCommand, HAL_OSPI_TIMEOUT_DEFAULT_VALUE) != HAL_OK) {
 8000980:	f107 0320 	add.w	r3, r7, #32
 8000984:	f241 3288 	movw	r2, #5000	@ 0x1388
 8000988:	4619      	mov	r1, r3
 800098a:	6878      	ldr	r0, [r7, #4]
 800098c:	f001 fd61 	bl	8002452 <HAL_OSPI_Command>
 8000990:	4603      	mov	r3, r0
 8000992:	2b00      	cmp	r3, #0
 8000994:	d001      	beq.n	800099a <W25Q128_OSPI_AutoPollingMemReady+0x76>
        return HAL_ERROR;
 8000996:	2301      	movs	r3, #1
 8000998:	e018      	b.n	80009cc <W25Q128_OSPI_AutoPollingMemReady+0xa8>
    }

    sConfig.Match           			= 0x00U;
 800099a:	2300      	movs	r3, #0
 800099c:	60fb      	str	r3, [r7, #12]
    sConfig.Mask            			= 0x01U;
 800099e:	2301      	movs	r3, #1
 80009a0:	613b      	str	r3, [r7, #16]
    sConfig.MatchMode       			= HAL_OSPI_MATCH_MODE_AND;
 80009a2:	2300      	movs	r3, #0
 80009a4:	617b      	str	r3, [r7, #20]
    sConfig.Interval        			= W25Q_AUTOPOLLING_INTERVAL_TIME;
 80009a6:	2310      	movs	r3, #16
 80009a8:	61fb      	str	r3, [r7, #28]
    sConfig.AutomaticStop   			= HAL_OSPI_AUTOMATIC_STOP_ENABLE;
 80009aa:	f44f 0380 	mov.w	r3, #4194304	@ 0x400000
 80009ae:	61bb      	str	r3, [r7, #24]

    if (HAL_OSPI_AutoPolling(hospi, &sConfig, HAL_OSPI_TIMEOUT_DEFAULT_VALUE) != HAL_OK) {
 80009b0:	f107 030c 	add.w	r3, r7, #12
 80009b4:	f241 3288 	movw	r2, #5000	@ 0x1388
 80009b8:	4619      	mov	r1, r3
 80009ba:	6878      	ldr	r0, [r7, #4]
 80009bc:	f001 feec 	bl	8002798 <HAL_OSPI_AutoPolling>
 80009c0:	4603      	mov	r3, r0
 80009c2:	2b00      	cmp	r3, #0
 80009c4:	d001      	beq.n	80009ca <W25Q128_OSPI_AutoPollingMemReady+0xa6>
        return HAL_ERROR;
 80009c6:	2301      	movs	r3, #1
 80009c8:	e000      	b.n	80009cc <W25Q128_OSPI_AutoPollingMemReady+0xa8>
    }

    return HAL_OK;
 80009ca:	2300      	movs	r3, #0
}
 80009cc:	4618      	mov	r0, r3
 80009ce:	3770      	adds	r7, #112	@ 0x70
 80009d0:	46bd      	mov	sp, r7
 80009d2:	bd80      	pop	{r7, pc}

080009d4 <W25Q128_OSPI_Erase_Chip>:

/* Erase Chip Function */
HAL_StatusTypeDef W25Q128_OSPI_Erase_Chip(OSPI_HandleTypeDef* hospi)
{
 80009d4:	b580      	push	{r7, lr}
 80009d6:	b096      	sub	sp, #88	@ 0x58
 80009d8:	af00      	add	r7, sp, #0
 80009da:	6078      	str	r0, [r7, #4]
    OSPI_RegularCmdTypeDef sCommand={0};
 80009dc:	f107 0308 	add.w	r3, r7, #8
 80009e0:	2250      	movs	r2, #80	@ 0x50
 80009e2:	2100      	movs	r1, #0
 80009e4:	4618      	mov	r0, r3
 80009e6:	f007 f94f 	bl	8007c88 <memset>
    //uint8_t reg3=0, w_reg3=0;

    /* Erasing Sequence ---------------------------------*/
	/* Common Commands*/
	sCommand.OperationType      		= HAL_OSPI_OPTYPE_COMMON_CFG; 				/* Common configuration (indirect or auto-polling mode) */
 80009ea:	2300      	movs	r3, #0
 80009ec:	60bb      	str	r3, [r7, #8]
	sCommand.FlashId            		= HAL_OSPI_FLASH_ID_1; 						/* Set The OCTO SPI Flash ID */
 80009ee:	2300      	movs	r3, #0
 80009f0:	60fb      	str	r3, [r7, #12]
	sCommand.InstructionDtrMode 		= HAL_OSPI_INSTRUCTION_DTR_DISABLE; 		/* Disable Instruction DDR/DTR Mode */
 80009f2:	2300      	movs	r3, #0
 80009f4:	61fb      	str	r3, [r7, #28]
	sCommand.AddressDtrMode     		= HAL_OSPI_ADDRESS_DTR_DISABLE; 			/* Disable Address DDR/DTR Mode */
 80009f6:	2300      	movs	r3, #0
 80009f8:	62fb      	str	r3, [r7, #44]	@ 0x2c
	sCommand.DataDtrMode				= HAL_OSPI_DATA_DTR_DISABLE; 				/* Disable Data DDR/DTR Mode */
 80009fa:	2300      	movs	r3, #0
 80009fc:	64bb      	str	r3, [r7, #72]	@ 0x48
	sCommand.DQSMode            		= HAL_OSPI_DQS_DISABLE; 					/* Disable Data Strobe */
 80009fe:	2300      	movs	r3, #0
 8000a00:	653b      	str	r3, [r7, #80]	@ 0x50
	sCommand.SIOOMode          			= HAL_OSPI_SIOO_INST_EVERY_CMD; 			/* SIOO Mode: Send instruction on every transaction */
 8000a02:	2300      	movs	r3, #0
 8000a04:	657b      	str	r3, [r7, #84]	@ 0x54
	sCommand.AlternateBytesMode 		= HAL_OSPI_ALTERNATE_BYTES_NONE; 			/* Disable Alternate Bytes Mode */
 8000a06:	2300      	movs	r3, #0
 8000a08:	637b      	str	r3, [r7, #52]	@ 0x34
	sCommand.AlternateBytes				= HAL_OSPI_ALTERNATE_BYTES_NONE; 			/* Alternate Bytes = 0 */
 8000a0a:	2300      	movs	r3, #0
 8000a0c:	633b      	str	r3, [r7, #48]	@ 0x30
	sCommand.AlternateBytesSize			= HAL_OSPI_ALTERNATE_BYTES_NONE; 			/* Alternate Bytes Size = 0 */
 8000a0e:	2300      	movs	r3, #0
 8000a10:	63bb      	str	r3, [r7, #56]	@ 0x38
	sCommand.AlternateBytesDtrMode		= HAL_OSPI_ALTERNATE_BYTES_DTR_DISABLE; 	/* Disable Alternate Bytes DDR/DTR Mode */
 8000a12:	2300      	movs	r3, #0
 8000a14:	63fb      	str	r3, [r7, #60]	@ 0x3c
	sCommand.InstructionMode   			= HAL_OSPI_INSTRUCTION_1_LINE;				/* Instruction on a single line */
 8000a16:	2301      	movs	r3, #1
 8000a18:	617b      	str	r3, [r7, #20]
	sCommand.InstructionSize    		= HAL_OSPI_INSTRUCTION_8_BITS;				/* 8-bit Instruction */
 8000a1a:	2300      	movs	r3, #0
 8000a1c:	61bb      	str	r3, [r7, #24]
	sCommand.AddressSize 				= HAL_OSPI_ADDRESS_24_BITS;					/* 24-bit Address */
 8000a1e:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8000a22:	62bb      	str	r3, [r7, #40]	@ 0x28
	/* Instruction */
	sCommand.Instruction 				= W25Q_CHIP_ERASE_CMD;						/* What We Do? */
 8000a24:	23c7      	movs	r3, #199	@ 0xc7
 8000a26:	613b      	str	r3, [r7, #16]
	/* Address */
	sCommand.AddressMode       			= HAL_OSPI_ADDRESS_NONE;					/* Define Address Lines: No Address */
 8000a28:	2300      	movs	r3, #0
 8000a2a:	627b      	str	r3, [r7, #36]	@ 0x24
	sCommand.Address					= 0;										/* Byte Address */
 8000a2c:	2300      	movs	r3, #0
 8000a2e:	623b      	str	r3, [r7, #32]
	/* Data */
	sCommand.DataMode          			= HAL_OSPI_DATA_NONE;						/* Define Data Lines: No Data */
 8000a30:	2300      	movs	r3, #0
 8000a32:	643b      	str	r3, [r7, #64]	@ 0x40
	sCommand.DummyCycles       			= 0;										/* Bytes Send With No Data */
 8000a34:	2300      	movs	r3, #0
 8000a36:	64fb      	str	r3, [r7, #76]	@ 0x4c
	sCommand.NbData            			= 1;										/* Bytes Send With Data */
 8000a38:	2301      	movs	r3, #1
 8000a3a:	647b      	str	r3, [r7, #68]	@ 0x44

    if (W25Q128_OSPI_WriteEnable(hospi) != HAL_OK) {
 8000a3c:	6878      	ldr	r0, [r7, #4]
 8000a3e:	f7ff fee3 	bl	8000808 <W25Q128_OSPI_WriteEnable>
 8000a42:	4603      	mov	r3, r0
 8000a44:	2b00      	cmp	r3, #0
 8000a46:	d001      	beq.n	8000a4c <W25Q128_OSPI_Erase_Chip+0x78>
        return HAL_ERROR;
 8000a48:	2301      	movs	r3, #1
 8000a4a:	e01e      	b.n	8000a8a <W25Q128_OSPI_Erase_Chip+0xb6>
    }

    if (HAL_OSPI_Command(hospi, &sCommand, HAL_OSPI_TIMEOUT_DEFAULT_VALUE) != HAL_OK) {
 8000a4c:	f107 0308 	add.w	r3, r7, #8
 8000a50:	f241 3288 	movw	r2, #5000	@ 0x1388
 8000a54:	4619      	mov	r1, r3
 8000a56:	6878      	ldr	r0, [r7, #4]
 8000a58:	f001 fcfb 	bl	8002452 <HAL_OSPI_Command>
 8000a5c:	4603      	mov	r3, r0
 8000a5e:	2b00      	cmp	r3, #0
 8000a60:	d004      	beq.n	8000a6c <W25Q128_OSPI_Erase_Chip+0x98>
        return HAL_ERROR;
 8000a62:	2301      	movs	r3, #1
 8000a64:	e011      	b.n	8000a8a <W25Q128_OSPI_Erase_Chip+0xb6>
    }

    while (W25Q128_IsBusy(hospi)==HAL_ERROR)
    {
    	HAL_Delay(1);
 8000a66:	2001      	movs	r0, #1
 8000a68:	f001 f84e 	bl	8001b08 <HAL_Delay>
    while (W25Q128_IsBusy(hospi)==HAL_ERROR)
 8000a6c:	6878      	ldr	r0, [r7, #4]
 8000a6e:	f000 f9a2 	bl	8000db6 <W25Q128_IsBusy>
 8000a72:	4603      	mov	r3, r0
 8000a74:	2b01      	cmp	r3, #1
 8000a76:	d0f6      	beq.n	8000a66 <W25Q128_OSPI_Erase_Chip+0x92>
    }

    if (W25Q128_OSPI_AutoPollingMemReady(hospi) != HAL_OK) {
 8000a78:	6878      	ldr	r0, [r7, #4]
 8000a7a:	f7ff ff53 	bl	8000924 <W25Q128_OSPI_AutoPollingMemReady>
 8000a7e:	4603      	mov	r3, r0
 8000a80:	2b00      	cmp	r3, #0
 8000a82:	d001      	beq.n	8000a88 <W25Q128_OSPI_Erase_Chip+0xb4>
        return HAL_ERROR;
 8000a84:	2301      	movs	r3, #1
 8000a86:	e000      	b.n	8000a8a <W25Q128_OSPI_Erase_Chip+0xb6>
    }

    return HAL_OK;
 8000a88:	2300      	movs	r3, #0
}
 8000a8a:	4618      	mov	r0, r3
 8000a8c:	3758      	adds	r7, #88	@ 0x58
 8000a8e:	46bd      	mov	sp, r7
 8000a90:	bd80      	pop	{r7, pc}

08000a92 <W25Q128_OSPI_Write>:
    return HAL_OK;
}

/* Write Function */
HAL_StatusTypeDef W25Q128_OSPI_Write(OSPI_HandleTypeDef* hospi, uint8_t* pData, uint32_t WriteAddr, uint32_t Size)
{
 8000a92:	b580      	push	{r7, lr}
 8000a94:	b09c      	sub	sp, #112	@ 0x70
 8000a96:	af00      	add	r7, sp, #0
 8000a98:	60f8      	str	r0, [r7, #12]
 8000a9a:	60b9      	str	r1, [r7, #8]
 8000a9c:	607a      	str	r2, [r7, #4]
 8000a9e:	603b      	str	r3, [r7, #0]
  OSPI_RegularCmdTypeDef sCommand={0};
 8000aa0:	f107 0310 	add.w	r3, r7, #16
 8000aa4:	2250      	movs	r2, #80	@ 0x50
 8000aa6:	2100      	movs	r1, #0
 8000aa8:	4618      	mov	r0, r3
 8000aaa:	f007 f8ed 	bl	8007c88 <memset>
  uint32_t end_addr=0, current_size=0, current_addr=0;
 8000aae:	2300      	movs	r3, #0
 8000ab0:	663b      	str	r3, [r7, #96]	@ 0x60
 8000ab2:	2300      	movs	r3, #0
 8000ab4:	66fb      	str	r3, [r7, #108]	@ 0x6c
 8000ab6:	2300      	movs	r3, #0
 8000ab8:	66bb      	str	r3, [r7, #104]	@ 0x68
  uint32_t data_addr=0;
 8000aba:	2300      	movs	r3, #0
 8000abc:	667b      	str	r3, [r7, #100]	@ 0x64

  current_addr = 0;
 8000abe:	2300      	movs	r3, #0
 8000ac0:	66bb      	str	r3, [r7, #104]	@ 0x68

  while (current_addr <= WriteAddr) {
 8000ac2:	e003      	b.n	8000acc <W25Q128_OSPI_Write+0x3a>
      current_addr += W25Q_PAGE_SIZE;
 8000ac4:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8000ac6:	f503 7380 	add.w	r3, r3, #256	@ 0x100
 8000aca:	66bb      	str	r3, [r7, #104]	@ 0x68
  while (current_addr <= WriteAddr) {
 8000acc:	6eba      	ldr	r2, [r7, #104]	@ 0x68
 8000ace:	687b      	ldr	r3, [r7, #4]
 8000ad0:	429a      	cmp	r2, r3
 8000ad2:	d9f7      	bls.n	8000ac4 <W25Q128_OSPI_Write+0x32>
  }
  current_size = current_addr - WriteAddr;
 8000ad4:	6eba      	ldr	r2, [r7, #104]	@ 0x68
 8000ad6:	687b      	ldr	r3, [r7, #4]
 8000ad8:	1ad3      	subs	r3, r2, r3
 8000ada:	66fb      	str	r3, [r7, #108]	@ 0x6c

  /* Check if the size of the data is less than the remaining place in the page */
  if (current_size > Size) {
 8000adc:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 8000ade:	683b      	ldr	r3, [r7, #0]
 8000ae0:	429a      	cmp	r2, r3
 8000ae2:	d901      	bls.n	8000ae8 <W25Q128_OSPI_Write+0x56>
      current_size = Size;
 8000ae4:	683b      	ldr	r3, [r7, #0]
 8000ae6:	66fb      	str	r3, [r7, #108]	@ 0x6c
  }

  /* Initialize the adress variables */
  current_addr = WriteAddr;
 8000ae8:	687b      	ldr	r3, [r7, #4]
 8000aea:	66bb      	str	r3, [r7, #104]	@ 0x68
  end_addr = WriteAddr + Size;
 8000aec:	687a      	ldr	r2, [r7, #4]
 8000aee:	683b      	ldr	r3, [r7, #0]
 8000af0:	4413      	add	r3, r2
 8000af2:	663b      	str	r3, [r7, #96]	@ 0x60

  data_addr = (uint32_t)pData;
 8000af4:	68bb      	ldr	r3, [r7, #8]
 8000af6:	667b      	str	r3, [r7, #100]	@ 0x64
  /* Perform the write page by page */
  do
  {
	/* Initialize the program command */
	/* Common Commands*/
	sCommand.OperationType      		= HAL_OSPI_OPTYPE_COMMON_CFG; 				/* Common configuration (indirect or auto-polling mode) */
 8000af8:	2300      	movs	r3, #0
 8000afa:	613b      	str	r3, [r7, #16]
	sCommand.FlashId            		= HAL_OSPI_FLASH_ID_1; 						/* Set The OCTO SPI Flash ID */
 8000afc:	2300      	movs	r3, #0
 8000afe:	617b      	str	r3, [r7, #20]
	sCommand.InstructionDtrMode 		= HAL_OSPI_INSTRUCTION_DTR_DISABLE; 		/* Disable Instruction DDR/DTR Mode */
 8000b00:	2300      	movs	r3, #0
 8000b02:	627b      	str	r3, [r7, #36]	@ 0x24
	sCommand.AddressDtrMode     		= HAL_OSPI_ADDRESS_DTR_DISABLE; 			/* Disable Address DDR/DTR Mode */
 8000b04:	2300      	movs	r3, #0
 8000b06:	637b      	str	r3, [r7, #52]	@ 0x34
	sCommand.DataDtrMode				= HAL_OSPI_DATA_DTR_DISABLE; 				/* Disable Data DDR/DTR Mode */
 8000b08:	2300      	movs	r3, #0
 8000b0a:	653b      	str	r3, [r7, #80]	@ 0x50
	sCommand.DQSMode            		= HAL_OSPI_DQS_DISABLE; 					/* Disable Data Strobe */
 8000b0c:	2300      	movs	r3, #0
 8000b0e:	65bb      	str	r3, [r7, #88]	@ 0x58
	sCommand.SIOOMode          			= HAL_OSPI_SIOO_INST_EVERY_CMD; 			/* SIOO Mode: Send instruction on every transaction */
 8000b10:	2300      	movs	r3, #0
 8000b12:	65fb      	str	r3, [r7, #92]	@ 0x5c
	sCommand.AlternateBytesMode 		= HAL_OSPI_ALTERNATE_BYTES_NONE; 			/* Disable Alternate Bytes Mode */
 8000b14:	2300      	movs	r3, #0
 8000b16:	63fb      	str	r3, [r7, #60]	@ 0x3c
	sCommand.AlternateBytes				= HAL_OSPI_ALTERNATE_BYTES_NONE; 			/* Alternate Bytes = 0 */
 8000b18:	2300      	movs	r3, #0
 8000b1a:	63bb      	str	r3, [r7, #56]	@ 0x38
	sCommand.AlternateBytesSize			= HAL_OSPI_ALTERNATE_BYTES_NONE; 			/* Alternate Bytes Size = 0 */
 8000b1c:	2300      	movs	r3, #0
 8000b1e:	643b      	str	r3, [r7, #64]	@ 0x40
	sCommand.AlternateBytesDtrMode		= HAL_OSPI_ALTERNATE_BYTES_DTR_DISABLE; 	/* Disable Alternate Bytes DDR/DTR Mode */
 8000b20:	2300      	movs	r3, #0
 8000b22:	647b      	str	r3, [r7, #68]	@ 0x44
	sCommand.InstructionMode   			= HAL_OSPI_INSTRUCTION_1_LINE;				/* Instruction on a single line */
 8000b24:	2301      	movs	r3, #1
 8000b26:	61fb      	str	r3, [r7, #28]
	sCommand.InstructionSize    		= HAL_OSPI_INSTRUCTION_8_BITS;				/* 8-bit Instruction */
 8000b28:	2300      	movs	r3, #0
 8000b2a:	623b      	str	r3, [r7, #32]
	sCommand.AddressSize 				= HAL_OSPI_ADDRESS_24_BITS;					/* 24-bit Address */
 8000b2c:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8000b30:	633b      	str	r3, [r7, #48]	@ 0x30
	/* Instruction */
	sCommand.Instruction 				= W25Q_PAGE_PROGRAM_QUAD_INP_CMD;			/* What We Do? */
 8000b32:	2332      	movs	r3, #50	@ 0x32
 8000b34:	61bb      	str	r3, [r7, #24]
	/* Address */
	sCommand.AddressMode       			= HAL_OSPI_ADDRESS_1_LINE;					/* Define Address Lines: Address On a Single Line */
 8000b36:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8000b3a:	62fb      	str	r3, [r7, #44]	@ 0x2c
	sCommand.Address					= current_addr;								/* Byte Address */
 8000b3c:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8000b3e:	62bb      	str	r3, [r7, #40]	@ 0x28
	/* Data */
	sCommand.DataMode          			= HAL_OSPI_DATA_4_LINES;					/* Define Data Lines: Data On Four Lines */
 8000b40:	f04f 7340 	mov.w	r3, #50331648	@ 0x3000000
 8000b44:	64bb      	str	r3, [r7, #72]	@ 0x48
	sCommand.DummyCycles       			= 0;										/* Bytes Send With No Data */
 8000b46:	2300      	movs	r3, #0
 8000b48:	657b      	str	r3, [r7, #84]	@ 0x54
	sCommand.NbData            			= current_size;								/* Bytes Send With Data */
 8000b4a:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8000b4c:	64fb      	str	r3, [r7, #76]	@ 0x4c

    if (current_size == 0) {
 8000b4e:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8000b50:	2b00      	cmp	r3, #0
 8000b52:	d101      	bne.n	8000b58 <W25Q128_OSPI_Write+0xc6>
        return HAL_OK;
 8000b54:	2300      	movs	r3, #0
 8000b56:	e042      	b.n	8000bde <W25Q128_OSPI_Write+0x14c>
    }

    /* Enable write operations */
    if (W25Q128_OSPI_WriteEnable(hospi) != HAL_OK)
 8000b58:	68f8      	ldr	r0, [r7, #12]
 8000b5a:	f7ff fe55 	bl	8000808 <W25Q128_OSPI_WriteEnable>
 8000b5e:	4603      	mov	r3, r0
 8000b60:	2b00      	cmp	r3, #0
 8000b62:	d001      	beq.n	8000b68 <W25Q128_OSPI_Write+0xd6>
    {
      return HAL_ERROR;
 8000b64:	2301      	movs	r3, #1
 8000b66:	e03a      	b.n	8000bde <W25Q128_OSPI_Write+0x14c>
    }

    /* Configure the command */
    if (HAL_OSPI_Command(hospi, &sCommand, HAL_OSPI_TIMEOUT_DEFAULT_VALUE) != HAL_OK)
 8000b68:	f107 0310 	add.w	r3, r7, #16
 8000b6c:	f241 3288 	movw	r2, #5000	@ 0x1388
 8000b70:	4619      	mov	r1, r3
 8000b72:	68f8      	ldr	r0, [r7, #12]
 8000b74:	f001 fc6d 	bl	8002452 <HAL_OSPI_Command>
 8000b78:	4603      	mov	r3, r0
 8000b7a:	2b00      	cmp	r3, #0
 8000b7c:	d001      	beq.n	8000b82 <W25Q128_OSPI_Write+0xf0>
    {
      return HAL_ERROR;
 8000b7e:	2301      	movs	r3, #1
 8000b80:	e02d      	b.n	8000bde <W25Q128_OSPI_Write+0x14c>
    }

    /* Transmission of the data */
    if (HAL_OSPI_Transmit(hospi, (uint8_t*)data_addr, HAL_OSPI_TIMEOUT_DEFAULT_VALUE) != HAL_OK)
 8000b82:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8000b84:	f241 3288 	movw	r2, #5000	@ 0x1388
 8000b88:	4619      	mov	r1, r3
 8000b8a:	68f8      	ldr	r0, [r7, #12]
 8000b8c:	f001 fcee 	bl	800256c <HAL_OSPI_Transmit>
 8000b90:	4603      	mov	r3, r0
 8000b92:	2b00      	cmp	r3, #0
 8000b94:	d001      	beq.n	8000b9a <W25Q128_OSPI_Write+0x108>
    {
      return HAL_ERROR;
 8000b96:	2301      	movs	r3, #1
 8000b98:	e021      	b.n	8000bde <W25Q128_OSPI_Write+0x14c>
    }

    /* Configure automatic polling mode to wait for end of program */
    if (W25Q128_OSPI_AutoPollingMemReady(hospi) != HAL_OK)
 8000b9a:	68f8      	ldr	r0, [r7, #12]
 8000b9c:	f7ff fec2 	bl	8000924 <W25Q128_OSPI_AutoPollingMemReady>
 8000ba0:	4603      	mov	r3, r0
 8000ba2:	2b00      	cmp	r3, #0
 8000ba4:	d001      	beq.n	8000baa <W25Q128_OSPI_Write+0x118>
    {
      return HAL_ERROR;
 8000ba6:	2301      	movs	r3, #1
 8000ba8:	e019      	b.n	8000bde <W25Q128_OSPI_Write+0x14c>
    }

    /* Update the address and size variables for next page programming */
    current_addr += current_size;
 8000baa:	6eba      	ldr	r2, [r7, #104]	@ 0x68
 8000bac:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8000bae:	4413      	add	r3, r2
 8000bb0:	66bb      	str	r3, [r7, #104]	@ 0x68
    data_addr += current_size;
 8000bb2:	6e7a      	ldr	r2, [r7, #100]	@ 0x64
 8000bb4:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8000bb6:	4413      	add	r3, r2
 8000bb8:	667b      	str	r3, [r7, #100]	@ 0x64
    current_size = ((current_addr + W25Q_PAGE_SIZE) > end_addr) ? (end_addr - current_addr) : W25Q_PAGE_SIZE;
 8000bba:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8000bbc:	f503 7380 	add.w	r3, r3, #256	@ 0x100
 8000bc0:	6e3a      	ldr	r2, [r7, #96]	@ 0x60
 8000bc2:	429a      	cmp	r2, r3
 8000bc4:	d203      	bcs.n	8000bce <W25Q128_OSPI_Write+0x13c>
 8000bc6:	6e3a      	ldr	r2, [r7, #96]	@ 0x60
 8000bc8:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8000bca:	1ad3      	subs	r3, r2, r3
 8000bcc:	e001      	b.n	8000bd2 <W25Q128_OSPI_Write+0x140>
 8000bce:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8000bd2:	66fb      	str	r3, [r7, #108]	@ 0x6c
  } while (current_addr <= end_addr);
 8000bd4:	6eba      	ldr	r2, [r7, #104]	@ 0x68
 8000bd6:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8000bd8:	429a      	cmp	r2, r3
 8000bda:	d98d      	bls.n	8000af8 <W25Q128_OSPI_Write+0x66>

  return HAL_OK;
 8000bdc:	2300      	movs	r3, #0
}
 8000bde:	4618      	mov	r0, r3
 8000be0:	3770      	adds	r7, #112	@ 0x70
 8000be2:	46bd      	mov	sp, r7
 8000be4:	bd80      	pop	{r7, pc}

08000be6 <W25Q128_OSPI_Read>:

/* Read Function */
HAL_StatusTypeDef W25Q128_OSPI_Read(OSPI_HandleTypeDef* hospi,uint8_t* pData, uint32_t ReadAddr, uint32_t Size)
{
 8000be6:	b580      	push	{r7, lr}
 8000be8:	b098      	sub	sp, #96	@ 0x60
 8000bea:	af00      	add	r7, sp, #0
 8000bec:	60f8      	str	r0, [r7, #12]
 8000bee:	60b9      	str	r1, [r7, #8]
 8000bf0:	607a      	str	r2, [r7, #4]
 8000bf2:	603b      	str	r3, [r7, #0]
  OSPI_RegularCmdTypeDef sCommand={0};
 8000bf4:	f107 0310 	add.w	r3, r7, #16
 8000bf8:	2250      	movs	r2, #80	@ 0x50
 8000bfa:	2100      	movs	r1, #0
 8000bfc:	4618      	mov	r0, r3
 8000bfe:	f007 f843 	bl	8007c88 <memset>
  /* Initialize the read command */
  /* Common Commands*/
  sCommand.OperationType      		= HAL_OSPI_OPTYPE_COMMON_CFG; 				/* Common configuration (indirect or auto-polling mode) */
 8000c02:	2300      	movs	r3, #0
 8000c04:	613b      	str	r3, [r7, #16]
  sCommand.FlashId            		= HAL_OSPI_FLASH_ID_1; 						/* Set The OCTO SPI Flash ID */
 8000c06:	2300      	movs	r3, #0
 8000c08:	617b      	str	r3, [r7, #20]
  sCommand.InstructionDtrMode 		= HAL_OSPI_INSTRUCTION_DTR_DISABLE; 		/* Disable Instruction DDR/DTR Mode */
 8000c0a:	2300      	movs	r3, #0
 8000c0c:	627b      	str	r3, [r7, #36]	@ 0x24
  sCommand.AddressDtrMode     		= HAL_OSPI_ADDRESS_DTR_DISABLE; 			/* Disable Address DDR/DTR Mode */
 8000c0e:	2300      	movs	r3, #0
 8000c10:	637b      	str	r3, [r7, #52]	@ 0x34
  sCommand.DataDtrMode				= HAL_OSPI_DATA_DTR_DISABLE; 				/* Disable Data DDR/DTR Mode */
 8000c12:	2300      	movs	r3, #0
 8000c14:	653b      	str	r3, [r7, #80]	@ 0x50
  sCommand.DQSMode            		= HAL_OSPI_DQS_DISABLE; 					/* Disable Data Strobe */
 8000c16:	2300      	movs	r3, #0
 8000c18:	65bb      	str	r3, [r7, #88]	@ 0x58
  sCommand.SIOOMode          		= HAL_OSPI_SIOO_INST_EVERY_CMD; 			/* SIOO Mode: Send instruction on every transaction */
 8000c1a:	2300      	movs	r3, #0
 8000c1c:	65fb      	str	r3, [r7, #92]	@ 0x5c
  sCommand.AlternateBytesMode 		= HAL_OSPI_ALTERNATE_BYTES_NONE; 			/* Disable Alternate Bytes Mode */
 8000c1e:	2300      	movs	r3, #0
 8000c20:	63fb      	str	r3, [r7, #60]	@ 0x3c
  sCommand.AlternateBytes			= HAL_OSPI_ALTERNATE_BYTES_NONE; 			/* Alternate Bytes = 0 */
 8000c22:	2300      	movs	r3, #0
 8000c24:	63bb      	str	r3, [r7, #56]	@ 0x38
  sCommand.AlternateBytesSize		= HAL_OSPI_ALTERNATE_BYTES_NONE; 			/* Alternate Bytes Size = 0 */
 8000c26:	2300      	movs	r3, #0
 8000c28:	643b      	str	r3, [r7, #64]	@ 0x40
  sCommand.AlternateBytesDtrMode	= HAL_OSPI_ALTERNATE_BYTES_DTR_DISABLE; 	/* Disable Alternate Bytes DDR/DTR Mode */
 8000c2a:	2300      	movs	r3, #0
 8000c2c:	647b      	str	r3, [r7, #68]	@ 0x44
  sCommand.InstructionMode   		= HAL_OSPI_INSTRUCTION_1_LINE;				/* Instruction on a single line */
 8000c2e:	2301      	movs	r3, #1
 8000c30:	61fb      	str	r3, [r7, #28]
  sCommand.InstructionSize    		= HAL_OSPI_INSTRUCTION_8_BITS;				/* 8-bit Instruction */
 8000c32:	2300      	movs	r3, #0
 8000c34:	623b      	str	r3, [r7, #32]
  sCommand.AddressSize 				= HAL_OSPI_ADDRESS_24_BITS;					/* 24-bit Address */
 8000c36:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8000c3a:	633b      	str	r3, [r7, #48]	@ 0x30
  /* Instruction */
  sCommand.Instruction 				= W25Q_FAST_READ_QUAD_IO_CMD;				/* What We Do? */
 8000c3c:	23eb      	movs	r3, #235	@ 0xeb
 8000c3e:	61bb      	str	r3, [r7, #24]
  /* Address */
  sCommand.AddressMode       		= HAL_OSPI_ADDRESS_4_LINES;					/* Define Address Lines: Address On Four Line */
 8000c40:	f44f 7340 	mov.w	r3, #768	@ 0x300
 8000c44:	62fb      	str	r3, [r7, #44]	@ 0x2c
  sCommand.Address					= ReadAddr;									/* Byte Address */
 8000c46:	687b      	ldr	r3, [r7, #4]
 8000c48:	62bb      	str	r3, [r7, #40]	@ 0x28
  /* Data */
  sCommand.DataMode          		= HAL_OSPI_DATA_4_LINES;					/* Define Data Lines: Data On Four Lines */
 8000c4a:	f04f 7340 	mov.w	r3, #50331648	@ 0x3000000
 8000c4e:	64bb      	str	r3, [r7, #72]	@ 0x48
  sCommand.DummyCycles       		= W25Q_DUMMY_CYCLES_READ_QUAD;										/* Bytes Send With No Data */
 8000c50:	2306      	movs	r3, #6
 8000c52:	657b      	str	r3, [r7, #84]	@ 0x54
  sCommand.NbData            		= Size;										/* Bytes Send With Data */
 8000c54:	683b      	ldr	r3, [r7, #0]
 8000c56:	64fb      	str	r3, [r7, #76]	@ 0x4c

  /* Configure the command */
  if (HAL_OSPI_Command(hospi, &sCommand, HAL_OSPI_TIMEOUT_DEFAULT_VALUE) != HAL_OK)
 8000c58:	f107 0310 	add.w	r3, r7, #16
 8000c5c:	f241 3288 	movw	r2, #5000	@ 0x1388
 8000c60:	4619      	mov	r1, r3
 8000c62:	68f8      	ldr	r0, [r7, #12]
 8000c64:	f001 fbf5 	bl	8002452 <HAL_OSPI_Command>
 8000c68:	4603      	mov	r3, r0
 8000c6a:	2b00      	cmp	r3, #0
 8000c6c:	d001      	beq.n	8000c72 <W25Q128_OSPI_Read+0x8c>
  {
    return HAL_ERROR;
 8000c6e:	2301      	movs	r3, #1
 8000c70:	e00b      	b.n	8000c8a <W25Q128_OSPI_Read+0xa4>
  }

  /* Reception of the data */
  if (HAL_OSPI_Receive(hospi, pData, HAL_OSPI_TIMEOUT_DEFAULT_VALUE) != HAL_OK)
 8000c72:	f241 3288 	movw	r2, #5000	@ 0x1388
 8000c76:	68b9      	ldr	r1, [r7, #8]
 8000c78:	68f8      	ldr	r0, [r7, #12]
 8000c7a:	f001 fcea 	bl	8002652 <HAL_OSPI_Receive>
 8000c7e:	4603      	mov	r3, r0
 8000c80:	2b00      	cmp	r3, #0
 8000c82:	d001      	beq.n	8000c88 <W25Q128_OSPI_Read+0xa2>
  {
    return HAL_ERROR;
 8000c84:	2301      	movs	r3, #1
 8000c86:	e000      	b.n	8000c8a <W25Q128_OSPI_Read+0xa4>
  }

  return HAL_OK;
 8000c88:	2300      	movs	r3, #0
}
 8000c8a:	4618      	mov	r0, r3
 8000c8c:	3760      	adds	r7, #96	@ 0x60
 8000c8e:	46bd      	mov	sp, r7
 8000c90:	bd80      	pop	{r7, pc}

08000c92 <W25Q128_OSPI_EnableMemoryMappedMode>:

/* Memory Map Enable Function while external loader operates*/
HAL_StatusTypeDef W25Q128_OSPI_EnableMemoryMappedMode(OSPI_HandleTypeDef* hospi)
{
 8000c92:	b580      	push	{r7, lr}
 8000c94:	b098      	sub	sp, #96	@ 0x60
 8000c96:	af00      	add	r7, sp, #0
 8000c98:	6078      	str	r0, [r7, #4]

    OSPI_RegularCmdTypeDef sCommand={0};
 8000c9a:	f107 0310 	add.w	r3, r7, #16
 8000c9e:	2250      	movs	r2, #80	@ 0x50
 8000ca0:	2100      	movs	r1, #0
 8000ca2:	4618      	mov	r0, r3
 8000ca4:	f006 fff0 	bl	8007c88 <memset>
    OSPI_MemoryMappedTypeDef sMemMappedCfg={0};
 8000ca8:	f107 0308 	add.w	r3, r7, #8
 8000cac:	2200      	movs	r2, #0
 8000cae:	601a      	str	r2, [r3, #0]
 8000cb0:	605a      	str	r2, [r3, #4]

    /* Enable Memory-Mapped mode while external loader operates--------------------------------------------- */
	/* Common Commands*/
    sCommand.OperationType      	= HAL_OSPI_OPTYPE_READ_CFG; 				/* Read Configuration (Memory-Mapped Mode) */
 8000cb2:	2301      	movs	r3, #1
 8000cb4:	613b      	str	r3, [r7, #16]
    sCommand.FlashId            	= HAL_OSPI_FLASH_ID_1; 						/* Set The OCTO SPI Flash ID */
 8000cb6:	2300      	movs	r3, #0
 8000cb8:	617b      	str	r3, [r7, #20]
    sCommand.InstructionDtrMode 	= HAL_OSPI_INSTRUCTION_DTR_DISABLE; 		/* Disable Instruction DDR/DTR Mode */
 8000cba:	2300      	movs	r3, #0
 8000cbc:	627b      	str	r3, [r7, #36]	@ 0x24
    sCommand.AddressDtrMode     	= HAL_OSPI_ADDRESS_DTR_DISABLE; 			/* Disable Address DDR/DTR Mode */
 8000cbe:	2300      	movs	r3, #0
 8000cc0:	637b      	str	r3, [r7, #52]	@ 0x34
    sCommand.DataDtrMode			= HAL_OSPI_DATA_DTR_DISABLE; 				/* Disable Data DDR/DTR Mode */
 8000cc2:	2300      	movs	r3, #0
 8000cc4:	653b      	str	r3, [r7, #80]	@ 0x50
    sCommand.DQSMode            	= HAL_OSPI_DQS_DISABLE; 					/* Disable Data Strobe */
 8000cc6:	2300      	movs	r3, #0
 8000cc8:	65bb      	str	r3, [r7, #88]	@ 0x58
    sCommand.SIOOMode          		= HAL_OSPI_SIOO_INST_EVERY_CMD; 			/* SIOO Mode: Send instruction on every transaction */
 8000cca:	2300      	movs	r3, #0
 8000ccc:	65fb      	str	r3, [r7, #92]	@ 0x5c
    sCommand.AlternateBytesMode 	= HAL_OSPI_ALTERNATE_BYTES_NONE; 			/* Disable Alternate Bytes Mode */
 8000cce:	2300      	movs	r3, #0
 8000cd0:	63fb      	str	r3, [r7, #60]	@ 0x3c
    sCommand.AlternateBytes			= HAL_OSPI_ALTERNATE_BYTES_NONE; 			/* Alternate Bytes = 0 */
 8000cd2:	2300      	movs	r3, #0
 8000cd4:	63bb      	str	r3, [r7, #56]	@ 0x38
    sCommand.AlternateBytesSize		= HAL_OSPI_ALTERNATE_BYTES_NONE; 			/* Alternate Bytes Size = 0 */
 8000cd6:	2300      	movs	r3, #0
 8000cd8:	643b      	str	r3, [r7, #64]	@ 0x40
    sCommand.AlternateBytesDtrMode	= HAL_OSPI_ALTERNATE_BYTES_DTR_DISABLE; 	/* Disable Alternate Bytes DDR/DTR Mode */
 8000cda:	2300      	movs	r3, #0
 8000cdc:	647b      	str	r3, [r7, #68]	@ 0x44
    sCommand.InstructionMode   		= HAL_OSPI_INSTRUCTION_1_LINE;				/* Instruction on a single line */
 8000cde:	2301      	movs	r3, #1
 8000ce0:	61fb      	str	r3, [r7, #28]
    sCommand.InstructionSize    	= HAL_OSPI_INSTRUCTION_8_BITS;				/* 8-bit Instruction */
 8000ce2:	2300      	movs	r3, #0
 8000ce4:	623b      	str	r3, [r7, #32]
    sCommand.AddressSize 			= HAL_OSPI_ADDRESS_24_BITS;					/* 24-bit Address */
 8000ce6:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8000cea:	633b      	str	r3, [r7, #48]	@ 0x30
    /* Instruction */
    sCommand.Instruction 			= W25Q_FAST_READ_QUAD_IO_CMD;				/* What We Do? */
 8000cec:	23eb      	movs	r3, #235	@ 0xeb
 8000cee:	61bb      	str	r3, [r7, #24]
    /* Address */
    sCommand.AddressMode       		= HAL_OSPI_ADDRESS_4_LINES;					/* Define Address Lines: Address On Four Lines */
 8000cf0:	f44f 7340 	mov.w	r3, #768	@ 0x300
 8000cf4:	62fb      	str	r3, [r7, #44]	@ 0x2c
    sCommand.Address				= 0;										/* Byte Address */
 8000cf6:	2300      	movs	r3, #0
 8000cf8:	62bb      	str	r3, [r7, #40]	@ 0x28
    /* Data */
    sCommand.DataMode          		= HAL_OSPI_DATA_4_LINES;					/* Define Data Lines: Data On Four Lines */
 8000cfa:	f04f 7340 	mov.w	r3, #50331648	@ 0x3000000
 8000cfe:	64bb      	str	r3, [r7, #72]	@ 0x48
    sCommand.DummyCycles       		= W25Q_DUMMY_CYCLES_READ_QUAD;				/* Bytes Send With No Data */
 8000d00:	2306      	movs	r3, #6
 8000d02:	657b      	str	r3, [r7, #84]	@ 0x54
    sCommand.NbData            		= 0;										/* Bytes Send With Data */
 8000d04:	2300      	movs	r3, #0
 8000d06:	64fb      	str	r3, [r7, #76]	@ 0x4c

    if (HAL_OSPI_Command(hospi, &sCommand, HAL_OSPI_TIMEOUT_DEFAULT_VALUE) != HAL_OK) {
 8000d08:	f107 0310 	add.w	r3, r7, #16
 8000d0c:	f241 3288 	movw	r2, #5000	@ 0x1388
 8000d10:	4619      	mov	r1, r3
 8000d12:	6878      	ldr	r0, [r7, #4]
 8000d14:	f001 fb9d 	bl	8002452 <HAL_OSPI_Command>
 8000d18:	4603      	mov	r3, r0
 8000d1a:	2b00      	cmp	r3, #0
 8000d1c:	d001      	beq.n	8000d22 <W25Q128_OSPI_EnableMemoryMappedMode+0x90>
        return HAL_ERROR;
 8000d1e:	2301      	movs	r3, #1
 8000d20:	e045      	b.n	8000dae <W25Q128_OSPI_EnableMemoryMappedMode+0x11c>
    }

    /* Initialize the program command */
	/* Common Commands*/
    sCommand.OperationType      	= HAL_OSPI_OPTYPE_WRITE_CFG; 				/* Write Configuration (Memory-Mapped Mode)) */
 8000d22:	2302      	movs	r3, #2
 8000d24:	613b      	str	r3, [r7, #16]
    sCommand.FlashId            	= HAL_OSPI_FLASH_ID_1; 						/* Set The OCTO SPI Flash ID */
 8000d26:	2300      	movs	r3, #0
 8000d28:	617b      	str	r3, [r7, #20]
    sCommand.InstructionDtrMode 	= HAL_OSPI_INSTRUCTION_DTR_DISABLE; 		/* Disable Instruction DDR/DTR Mode */
 8000d2a:	2300      	movs	r3, #0
 8000d2c:	627b      	str	r3, [r7, #36]	@ 0x24
    sCommand.AddressDtrMode     	= HAL_OSPI_ADDRESS_DTR_DISABLE; 			/* Disable Address DDR/DTR Mode */
 8000d2e:	2300      	movs	r3, #0
 8000d30:	637b      	str	r3, [r7, #52]	@ 0x34
    sCommand.DataDtrMode			= HAL_OSPI_DATA_DTR_DISABLE; 				/* Disable Data DDR/DTR Mode */
 8000d32:	2300      	movs	r3, #0
 8000d34:	653b      	str	r3, [r7, #80]	@ 0x50
    sCommand.DQSMode            	= HAL_OSPI_DQS_DISABLE; 					/* Disable Data Strobe */
 8000d36:	2300      	movs	r3, #0
 8000d38:	65bb      	str	r3, [r7, #88]	@ 0x58
    sCommand.SIOOMode          		= HAL_OSPI_SIOO_INST_EVERY_CMD; 			/* SIOO Mode: Send instruction on every transaction */
 8000d3a:	2300      	movs	r3, #0
 8000d3c:	65fb      	str	r3, [r7, #92]	@ 0x5c
    sCommand.AlternateBytesMode 	= HAL_OSPI_ALTERNATE_BYTES_NONE; 			/* Disable Alternate Bytes Mode */
 8000d3e:	2300      	movs	r3, #0
 8000d40:	63fb      	str	r3, [r7, #60]	@ 0x3c
    sCommand.AlternateBytes			= HAL_OSPI_ALTERNATE_BYTES_NONE; 			/* Alternate Bytes = 0 */
 8000d42:	2300      	movs	r3, #0
 8000d44:	63bb      	str	r3, [r7, #56]	@ 0x38
    sCommand.AlternateBytesSize		= HAL_OSPI_ALTERNATE_BYTES_NONE; 			/* Alternate Bytes Size = 0 */
 8000d46:	2300      	movs	r3, #0
 8000d48:	643b      	str	r3, [r7, #64]	@ 0x40
    sCommand.AlternateBytesDtrMode	= HAL_OSPI_ALTERNATE_BYTES_DTR_DISABLE; 	/* Disable Alternate Bytes DDR/DTR Mode */
 8000d4a:	2300      	movs	r3, #0
 8000d4c:	647b      	str	r3, [r7, #68]	@ 0x44
    sCommand.InstructionMode   		= HAL_OSPI_INSTRUCTION_1_LINE;				/* Instruction on a single line */
 8000d4e:	2301      	movs	r3, #1
 8000d50:	61fb      	str	r3, [r7, #28]
    sCommand.InstructionSize    	= HAL_OSPI_INSTRUCTION_8_BITS;				/* 8-bit Instruction */
 8000d52:	2300      	movs	r3, #0
 8000d54:	623b      	str	r3, [r7, #32]
    sCommand.AddressSize 			= HAL_OSPI_ADDRESS_24_BITS;					/* 24-bit Address */
 8000d56:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8000d5a:	633b      	str	r3, [r7, #48]	@ 0x30
    /* Instruction */
    sCommand.Instruction 			= W25Q_PAGE_PROGRAM_QUAD_INP_CMD;			/* What We Do? */
 8000d5c:	2332      	movs	r3, #50	@ 0x32
 8000d5e:	61bb      	str	r3, [r7, #24]
    /* Address */
    sCommand.AddressMode       		= HAL_OSPI_ADDRESS_1_LINE;					/* Define Address Lines: Address On a Single Line */
 8000d60:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8000d64:	62fb      	str	r3, [r7, #44]	@ 0x2c
    sCommand.Address				= 0;										/* Byte Address */
 8000d66:	2300      	movs	r3, #0
 8000d68:	62bb      	str	r3, [r7, #40]	@ 0x28
    /* Data */
    sCommand.DataMode          		= HAL_OSPI_DATA_4_LINES;					/* Define Data Lines: Data On Four Lines */
 8000d6a:	f04f 7340 	mov.w	r3, #50331648	@ 0x3000000
 8000d6e:	64bb      	str	r3, [r7, #72]	@ 0x48
    sCommand.DummyCycles       		= 0;										/* Bytes Send With No Data */
 8000d70:	2300      	movs	r3, #0
 8000d72:	657b      	str	r3, [r7, #84]	@ 0x54
    sCommand.NbData            		= 0;										/* Bytes Send With Data */
 8000d74:	2300      	movs	r3, #0
 8000d76:	64fb      	str	r3, [r7, #76]	@ 0x4c

    if (HAL_OSPI_Command(hospi, &sCommand, HAL_OSPI_TIMEOUT_DEFAULT_VALUE) != HAL_OK) {
 8000d78:	f107 0310 	add.w	r3, r7, #16
 8000d7c:	f241 3288 	movw	r2, #5000	@ 0x1388
 8000d80:	4619      	mov	r1, r3
 8000d82:	6878      	ldr	r0, [r7, #4]
 8000d84:	f001 fb65 	bl	8002452 <HAL_OSPI_Command>
 8000d88:	4603      	mov	r3, r0
 8000d8a:	2b00      	cmp	r3, #0
 8000d8c:	d001      	beq.n	8000d92 <W25Q128_OSPI_EnableMemoryMappedMode+0x100>
        return HAL_ERROR;
 8000d8e:	2301      	movs	r3, #1
 8000d90:	e00d      	b.n	8000dae <W25Q128_OSPI_EnableMemoryMappedMode+0x11c>
    }

    /* Initialize Memory Mapped Command */
    sMemMappedCfg.TimeOutActivation 	= HAL_OSPI_TIMEOUT_COUNTER_DISABLE;		/* Timeout counter disabled, nCS remains active */
 8000d92:	2300      	movs	r3, #0
 8000d94:	60bb      	str	r3, [r7, #8]

    if (HAL_OSPI_MemoryMapped(hospi, &sMemMappedCfg) != HAL_OK) {
 8000d96:	f107 0308 	add.w	r3, r7, #8
 8000d9a:	4619      	mov	r1, r3
 8000d9c:	6878      	ldr	r0, [r7, #4]
 8000d9e:	f001 fd83 	bl	80028a8 <HAL_OSPI_MemoryMapped>
 8000da2:	4603      	mov	r3, r0
 8000da4:	2b00      	cmp	r3, #0
 8000da6:	d001      	beq.n	8000dac <W25Q128_OSPI_EnableMemoryMappedMode+0x11a>
        return HAL_ERROR;
 8000da8:	2301      	movs	r3, #1
 8000daa:	e000      	b.n	8000dae <W25Q128_OSPI_EnableMemoryMappedMode+0x11c>
    }

    return HAL_OK;
 8000dac:	2300      	movs	r3, #0
}
 8000dae:	4618      	mov	r0, r3
 8000db0:	3760      	adds	r7, #96	@ 0x60
 8000db2:	46bd      	mov	sp, r7
 8000db4:	bd80      	pop	{r7, pc}

08000db6 <W25Q128_IsBusy>:

/* Check Chip is Busy Function */
HAL_StatusTypeDef W25Q128_IsBusy(OSPI_HandleTypeDef* hospi)
{
 8000db6:	b580      	push	{r7, lr}
 8000db8:	b084      	sub	sp, #16
 8000dba:	af00      	add	r7, sp, #0
 8000dbc:	6078      	str	r0, [r7, #4]
	HAL_StatusTypeDef state;
	uint8_t status_rgister = {0};
 8000dbe:	2300      	movs	r3, #0
 8000dc0:	73bb      	strb	r3, [r7, #14]

	state = W25Q128_Read_Status_Registers(hospi, &status_rgister, 1);
 8000dc2:	f107 030e 	add.w	r3, r7, #14
 8000dc6:	2201      	movs	r2, #1
 8000dc8:	4619      	mov	r1, r3
 8000dca:	6878      	ldr	r0, [r7, #4]
 8000dcc:	f000 f816 	bl	8000dfc <W25Q128_Read_Status_Registers>
 8000dd0:	4603      	mov	r3, r0
 8000dd2:	73fb      	strb	r3, [r7, #15]
	if (state != HAL_OK)
 8000dd4:	7bfb      	ldrb	r3, [r7, #15]
 8000dd6:	2b00      	cmp	r3, #0
 8000dd8:	d001      	beq.n	8000dde <W25Q128_IsBusy+0x28>
		return state;
 8000dda:	7bfb      	ldrb	r3, [r7, #15]
 8000ddc:	e00a      	b.n	8000df4 <W25Q128_IsBusy+0x3e>

	status_rgister = status_rgister & 0b1;
 8000dde:	7bbb      	ldrb	r3, [r7, #14]
 8000de0:	f003 0301 	and.w	r3, r3, #1
 8000de4:	b2db      	uxtb	r3, r3
 8000de6:	73bb      	strb	r3, [r7, #14]

	return status_rgister ? HAL_ERROR : HAL_OK;
 8000de8:	7bbb      	ldrb	r3, [r7, #14]
 8000dea:	2b00      	cmp	r3, #0
 8000dec:	bf14      	ite	ne
 8000dee:	2301      	movne	r3, #1
 8000df0:	2300      	moveq	r3, #0
 8000df2:	b2db      	uxtb	r3, r3
}
 8000df4:	4618      	mov	r0, r3
 8000df6:	3710      	adds	r7, #16
 8000df8:	46bd      	mov	sp, r7
 8000dfa:	bd80      	pop	{r7, pc}

08000dfc <W25Q128_Read_Status_Registers>:

/* Read Status Registers Function */
HAL_StatusTypeDef W25Q128_Read_Status_Registers(OSPI_HandleTypeDef* hospi, uint8_t* register_data, uint8_t register_num)
{
 8000dfc:	b580      	push	{r7, lr}
 8000dfe:	b098      	sub	sp, #96	@ 0x60
 8000e00:	af00      	add	r7, sp, #0
 8000e02:	60f8      	str	r0, [r7, #12]
 8000e04:	60b9      	str	r1, [r7, #8]
 8000e06:	4613      	mov	r3, r2
 8000e08:	71fb      	strb	r3, [r7, #7]
	OSPI_RegularCmdTypeDef sCommand={0};
 8000e0a:	f107 0310 	add.w	r3, r7, #16
 8000e0e:	2250      	movs	r2, #80	@ 0x50
 8000e10:	2100      	movs	r1, #0
 8000e12:	4618      	mov	r0, r3
 8000e14:	f006 ff38 	bl	8007c88 <memset>

	/* Common Commands*/
    sCommand.OperationType      	= HAL_OSPI_OPTYPE_COMMON_CFG; 				/* Common configuration (indirect or auto-polling mode) */
 8000e18:	2300      	movs	r3, #0
 8000e1a:	613b      	str	r3, [r7, #16]
    sCommand.FlashId            	= HAL_OSPI_FLASH_ID_1; 						/* Set The OCTO SPI Flash ID */
 8000e1c:	2300      	movs	r3, #0
 8000e1e:	617b      	str	r3, [r7, #20]
    sCommand.InstructionDtrMode 	= HAL_OSPI_INSTRUCTION_DTR_DISABLE; 		/* Disable Instruction DDR/DTR Mode */
 8000e20:	2300      	movs	r3, #0
 8000e22:	627b      	str	r3, [r7, #36]	@ 0x24
    sCommand.AddressDtrMode     	= HAL_OSPI_ADDRESS_DTR_DISABLE; 			/* Disable Address DDR/DTR Mode */
 8000e24:	2300      	movs	r3, #0
 8000e26:	637b      	str	r3, [r7, #52]	@ 0x34
    sCommand.DataDtrMode			= HAL_OSPI_DATA_DTR_DISABLE; 				/* Disable Data DDR/DTR Mode */
 8000e28:	2300      	movs	r3, #0
 8000e2a:	653b      	str	r3, [r7, #80]	@ 0x50
    sCommand.DQSMode            	= HAL_OSPI_DQS_DISABLE; 					/* Disable Data Strobe */
 8000e2c:	2300      	movs	r3, #0
 8000e2e:	65bb      	str	r3, [r7, #88]	@ 0x58
    sCommand.SIOOMode          		= HAL_OSPI_SIOO_INST_EVERY_CMD; 			/* SIOO Mode: Send instruction on every transaction */
 8000e30:	2300      	movs	r3, #0
 8000e32:	65fb      	str	r3, [r7, #92]	@ 0x5c
    sCommand.AlternateBytesMode 	= HAL_OSPI_ALTERNATE_BYTES_NONE; 			/* Disable Alternate Bytes Mode */
 8000e34:	2300      	movs	r3, #0
 8000e36:	63fb      	str	r3, [r7, #60]	@ 0x3c
    sCommand.AlternateBytes			= HAL_OSPI_ALTERNATE_BYTES_NONE; 			/* Alternate Bytes = 0 */
 8000e38:	2300      	movs	r3, #0
 8000e3a:	63bb      	str	r3, [r7, #56]	@ 0x38
    sCommand.AlternateBytesSize		= HAL_OSPI_ALTERNATE_BYTES_NONE; 			/* Alternate Bytes Size = 0 */
 8000e3c:	2300      	movs	r3, #0
 8000e3e:	643b      	str	r3, [r7, #64]	@ 0x40
    sCommand.AlternateBytesDtrMode	= HAL_OSPI_ALTERNATE_BYTES_DTR_DISABLE; 	/* Disable Alternate Bytes DDR/DTR Mode */
 8000e40:	2300      	movs	r3, #0
 8000e42:	647b      	str	r3, [r7, #68]	@ 0x44
    sCommand.InstructionMode   		= HAL_OSPI_INSTRUCTION_1_LINE;				/* Instruction on a single line */
 8000e44:	2301      	movs	r3, #1
 8000e46:	61fb      	str	r3, [r7, #28]
    sCommand.InstructionSize    	= HAL_OSPI_INSTRUCTION_8_BITS;				/* 8-bit Instruction */
 8000e48:	2300      	movs	r3, #0
 8000e4a:	623b      	str	r3, [r7, #32]
    sCommand.AddressSize 			= HAL_OSPI_ADDRESS_24_BITS;					/* 24-bit Address */
 8000e4c:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8000e50:	633b      	str	r3, [r7, #48]	@ 0x30
    /* Instruction */
    sCommand.Instruction 			= 0;										/* What We Do? */
 8000e52:	2300      	movs	r3, #0
 8000e54:	61bb      	str	r3, [r7, #24]
    /* Address */
    sCommand.AddressMode       		= HAL_OSPI_ADDRESS_NONE;					/* Define Address Lines: No Address */
 8000e56:	2300      	movs	r3, #0
 8000e58:	62fb      	str	r3, [r7, #44]	@ 0x2c
    sCommand.Address				= 0;										/* Byte Address */
 8000e5a:	2300      	movs	r3, #0
 8000e5c:	62bb      	str	r3, [r7, #40]	@ 0x28
    /* Data */
    sCommand.DataMode          		= HAL_OSPI_DATA_1_LINE;						/* Define Data Lines: Data On a Single Line */
 8000e5e:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8000e62:	64bb      	str	r3, [r7, #72]	@ 0x48
    sCommand.DummyCycles       		= 0;										/* Bytes Send With No Data */
 8000e64:	2300      	movs	r3, #0
 8000e66:	657b      	str	r3, [r7, #84]	@ 0x54
    sCommand.NbData            		= 1;										/* Bytes Send With Data */
 8000e68:	2301      	movs	r3, #1
 8000e6a:	64fb      	str	r3, [r7, #76]	@ 0x4c

	if (register_num == 1)
 8000e6c:	79fb      	ldrb	r3, [r7, #7]
 8000e6e:	2b01      	cmp	r3, #1
 8000e70:	d102      	bne.n	8000e78 <W25Q128_Read_Status_Registers+0x7c>
		sCommand.Instruction = W25Q_READ_SR1_CMD;
 8000e72:	2305      	movs	r3, #5
 8000e74:	61bb      	str	r3, [r7, #24]
 8000e76:	e00d      	b.n	8000e94 <W25Q128_Read_Status_Registers+0x98>
	else if (register_num == 2)
 8000e78:	79fb      	ldrb	r3, [r7, #7]
 8000e7a:	2b02      	cmp	r3, #2
 8000e7c:	d102      	bne.n	8000e84 <W25Q128_Read_Status_Registers+0x88>
		sCommand.Instruction = W25Q_READ_SR2_CMD;
 8000e7e:	2335      	movs	r3, #53	@ 0x35
 8000e80:	61bb      	str	r3, [r7, #24]
 8000e82:	e007      	b.n	8000e94 <W25Q128_Read_Status_Registers+0x98>
	else if (register_num == 3)
 8000e84:	79fb      	ldrb	r3, [r7, #7]
 8000e86:	2b03      	cmp	r3, #3
 8000e88:	d102      	bne.n	8000e90 <W25Q128_Read_Status_Registers+0x94>
		sCommand.Instruction = W25Q_READ_SR3_CMD;
 8000e8a:	2315      	movs	r3, #21
 8000e8c:	61bb      	str	r3, [r7, #24]
 8000e8e:	e001      	b.n	8000e94 <W25Q128_Read_Status_Registers+0x98>
	else
		return HAL_ERROR;
 8000e90:	2301      	movs	r3, #1
 8000e92:	e018      	b.n	8000ec6 <W25Q128_Read_Status_Registers+0xca>

    if (HAL_OSPI_Command(hospi, &sCommand, HAL_OSPI_TIMEOUT_DEFAULT_VALUE) != HAL_OK)
 8000e94:	f107 0310 	add.w	r3, r7, #16
 8000e98:	f241 3288 	movw	r2, #5000	@ 0x1388
 8000e9c:	4619      	mov	r1, r3
 8000e9e:	68f8      	ldr	r0, [r7, #12]
 8000ea0:	f001 fad7 	bl	8002452 <HAL_OSPI_Command>
 8000ea4:	4603      	mov	r3, r0
 8000ea6:	2b00      	cmp	r3, #0
 8000ea8:	d001      	beq.n	8000eae <W25Q128_Read_Status_Registers+0xb2>
    {
        return HAL_ERROR;
 8000eaa:	2301      	movs	r3, #1
 8000eac:	e00b      	b.n	8000ec6 <W25Q128_Read_Status_Registers+0xca>
    }

    if (HAL_OSPI_Receive(hospi, register_data, HAL_OSPI_TIMEOUT_DEFAULT_VALUE) != HAL_OK)
 8000eae:	f241 3288 	movw	r2, #5000	@ 0x1388
 8000eb2:	68b9      	ldr	r1, [r7, #8]
 8000eb4:	68f8      	ldr	r0, [r7, #12]
 8000eb6:	f001 fbcc 	bl	8002652 <HAL_OSPI_Receive>
 8000eba:	4603      	mov	r3, r0
 8000ebc:	2b00      	cmp	r3, #0
 8000ebe:	d001      	beq.n	8000ec4 <W25Q128_Read_Status_Registers+0xc8>
    {
        return HAL_ERROR;
 8000ec0:	2301      	movs	r3, #1
 8000ec2:	e000      	b.n	8000ec6 <W25Q128_Read_Status_Registers+0xca>
    }

	return HAL_OK;
 8000ec4:	2300      	movs	r3, #0
}
 8000ec6:	4618      	mov	r0, r3
 8000ec8:	3760      	adds	r7, #96	@ 0x60
 8000eca:	46bd      	mov	sp, r7
 8000ecc:	bd80      	pop	{r7, pc}

08000ece <W25Q128_Write_Status_Registers>:

/* Write Status Registers Function */
HAL_StatusTypeDef W25Q128_Write_Status_Registers(OSPI_HandleTypeDef* hospi, uint8_t reg_data, uint8_t reg_num)
{
 8000ece:	b580      	push	{r7, lr}
 8000ed0:	b096      	sub	sp, #88	@ 0x58
 8000ed2:	af00      	add	r7, sp, #0
 8000ed4:	6078      	str	r0, [r7, #4]
 8000ed6:	460b      	mov	r3, r1
 8000ed8:	70fb      	strb	r3, [r7, #3]
 8000eda:	4613      	mov	r3, r2
 8000edc:	70bb      	strb	r3, [r7, #2]
	OSPI_RegularCmdTypeDef sCommand;

	/* Common Commands*/
    sCommand.OperationType      	= HAL_OSPI_OPTYPE_COMMON_CFG; 				/* Common configuration (indirect or auto-polling mode) */
 8000ede:	2300      	movs	r3, #0
 8000ee0:	60bb      	str	r3, [r7, #8]
    sCommand.FlashId            	= HAL_OSPI_FLASH_ID_1; 						/* Set The OCTO SPI Flash ID */
 8000ee2:	2300      	movs	r3, #0
 8000ee4:	60fb      	str	r3, [r7, #12]
    sCommand.InstructionDtrMode 	= HAL_OSPI_INSTRUCTION_DTR_DISABLE; 		/* Disable Instruction DDR/DTR Mode */
 8000ee6:	2300      	movs	r3, #0
 8000ee8:	61fb      	str	r3, [r7, #28]
    sCommand.AddressDtrMode     	= HAL_OSPI_ADDRESS_DTR_DISABLE; 			/* Disable Address DDR/DTR Mode */
 8000eea:	2300      	movs	r3, #0
 8000eec:	62fb      	str	r3, [r7, #44]	@ 0x2c
    sCommand.DataDtrMode			= HAL_OSPI_DATA_DTR_DISABLE; 				/* Disable Data DDR/DTR Mode */
 8000eee:	2300      	movs	r3, #0
 8000ef0:	64bb      	str	r3, [r7, #72]	@ 0x48
    sCommand.DQSMode            	= HAL_OSPI_DQS_DISABLE; 					/* Disable Data Strobe */
 8000ef2:	2300      	movs	r3, #0
 8000ef4:	653b      	str	r3, [r7, #80]	@ 0x50
    sCommand.SIOOMode          		= HAL_OSPI_SIOO_INST_EVERY_CMD; 			/* SIOO Mode: Send instruction on every transaction */
 8000ef6:	2300      	movs	r3, #0
 8000ef8:	657b      	str	r3, [r7, #84]	@ 0x54
    sCommand.AlternateBytesMode 	= HAL_OSPI_ALTERNATE_BYTES_NONE; 			/* Disable Alternate Bytes Mode */
 8000efa:	2300      	movs	r3, #0
 8000efc:	637b      	str	r3, [r7, #52]	@ 0x34
    sCommand.AlternateBytes			= HAL_OSPI_ALTERNATE_BYTES_NONE; 			/* Alternate Bytes = 0 */
 8000efe:	2300      	movs	r3, #0
 8000f00:	633b      	str	r3, [r7, #48]	@ 0x30
    sCommand.AlternateBytesSize		= HAL_OSPI_ALTERNATE_BYTES_NONE; 			/* Alternate Bytes Size = 0 */
 8000f02:	2300      	movs	r3, #0
 8000f04:	63bb      	str	r3, [r7, #56]	@ 0x38
    sCommand.AlternateBytesDtrMode	= HAL_OSPI_ALTERNATE_BYTES_DTR_DISABLE; 	/* Disable Alternate Bytes DDR/DTR Mode */
 8000f06:	2300      	movs	r3, #0
 8000f08:	63fb      	str	r3, [r7, #60]	@ 0x3c
    sCommand.InstructionMode   		= HAL_OSPI_INSTRUCTION_1_LINE;				/* Instruction on a single line */
 8000f0a:	2301      	movs	r3, #1
 8000f0c:	617b      	str	r3, [r7, #20]
    sCommand.InstructionSize    	= HAL_OSPI_INSTRUCTION_8_BITS;				/* 8-bit Instruction */
 8000f0e:	2300      	movs	r3, #0
 8000f10:	61bb      	str	r3, [r7, #24]
    sCommand.AddressSize 			= HAL_OSPI_ADDRESS_24_BITS;					/* 24-bit Address */
 8000f12:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8000f16:	62bb      	str	r3, [r7, #40]	@ 0x28
    /* Instruction */
    sCommand.Instruction 			= W25Q_WRITE_DISABLE_CMD;					/* What We Do? */
 8000f18:	2304      	movs	r3, #4
 8000f1a:	613b      	str	r3, [r7, #16]
    /* Address */
    sCommand.AddressMode       		= HAL_OSPI_ADDRESS_NONE;					/* Define Address Lines: No Address */
 8000f1c:	2300      	movs	r3, #0
 8000f1e:	627b      	str	r3, [r7, #36]	@ 0x24
    sCommand.Address				= 0;										/* Byte Address */
 8000f20:	2300      	movs	r3, #0
 8000f22:	623b      	str	r3, [r7, #32]
    /* Data */
    sCommand.DataMode          		= HAL_OSPI_DATA_NONE;						/* Define Data Lines: No Data */
 8000f24:	2300      	movs	r3, #0
 8000f26:	643b      	str	r3, [r7, #64]	@ 0x40
    sCommand.DummyCycles       		= 0;										/* Bytes Send With No Data */
 8000f28:	2300      	movs	r3, #0
 8000f2a:	64fb      	str	r3, [r7, #76]	@ 0x4c
    sCommand.NbData            		= 0;										/* Bytes Send With Data */
 8000f2c:	2300      	movs	r3, #0
 8000f2e:	647b      	str	r3, [r7, #68]	@ 0x44

	if (HAL_OSPI_Command(hospi, &sCommand, HAL_OSPI_TIMEOUT_DEFAULT_VALUE) != HAL_OK) {
 8000f30:	f107 0308 	add.w	r3, r7, #8
 8000f34:	f241 3288 	movw	r2, #5000	@ 0x1388
 8000f38:	4619      	mov	r1, r3
 8000f3a:	6878      	ldr	r0, [r7, #4]
 8000f3c:	f001 fa89 	bl	8002452 <HAL_OSPI_Command>
 8000f40:	4603      	mov	r3, r0
 8000f42:	2b00      	cmp	r3, #0
 8000f44:	d001      	beq.n	8000f4a <W25Q128_Write_Status_Registers+0x7c>
		return HAL_ERROR;
 8000f46:	2301      	movs	r3, #1
 8000f48:	e061      	b.n	800100e <W25Q128_Write_Status_Registers+0x140>
	}
	if (W25Q128_OSPI_AutoPollingMemReady(hospi) != HAL_OK) {
 8000f4a:	6878      	ldr	r0, [r7, #4]
 8000f4c:	f7ff fcea 	bl	8000924 <W25Q128_OSPI_AutoPollingMemReady>
 8000f50:	4603      	mov	r3, r0
 8000f52:	2b00      	cmp	r3, #0
 8000f54:	d001      	beq.n	8000f5a <W25Q128_Write_Status_Registers+0x8c>
        return HAL_ERROR;
 8000f56:	2301      	movs	r3, #1
 8000f58:	e059      	b.n	800100e <W25Q128_Write_Status_Registers+0x140>
    }

	sCommand.Instruction 			= W25Q_ENABLE_VOLATILE_SR_CMD;				/* What We Do? */
 8000f5a:	2350      	movs	r3, #80	@ 0x50
 8000f5c:	613b      	str	r3, [r7, #16]
	if (HAL_OSPI_Command(hospi, &sCommand, HAL_OSPI_TIMEOUT_DEFAULT_VALUE) != HAL_OK) {
 8000f5e:	f107 0308 	add.w	r3, r7, #8
 8000f62:	f241 3288 	movw	r2, #5000	@ 0x1388
 8000f66:	4619      	mov	r1, r3
 8000f68:	6878      	ldr	r0, [r7, #4]
 8000f6a:	f001 fa72 	bl	8002452 <HAL_OSPI_Command>
 8000f6e:	4603      	mov	r3, r0
 8000f70:	2b00      	cmp	r3, #0
 8000f72:	d001      	beq.n	8000f78 <W25Q128_Write_Status_Registers+0xaa>
		return HAL_ERROR;
 8000f74:	2301      	movs	r3, #1
 8000f76:	e04a      	b.n	800100e <W25Q128_Write_Status_Registers+0x140>
	}
	if (W25Q128_OSPI_AutoPollingMemReady(hospi) != HAL_OK) {
 8000f78:	6878      	ldr	r0, [r7, #4]
 8000f7a:	f7ff fcd3 	bl	8000924 <W25Q128_OSPI_AutoPollingMemReady>
 8000f7e:	4603      	mov	r3, r0
 8000f80:	2b00      	cmp	r3, #0
 8000f82:	d001      	beq.n	8000f88 <W25Q128_Write_Status_Registers+0xba>
        return HAL_ERROR;
 8000f84:	2301      	movs	r3, #1
 8000f86:	e042      	b.n	800100e <W25Q128_Write_Status_Registers+0x140>
    }

	if (reg_num == 1)
 8000f88:	78bb      	ldrb	r3, [r7, #2]
 8000f8a:	2b01      	cmp	r3, #1
 8000f8c:	d102      	bne.n	8000f94 <W25Q128_Write_Status_Registers+0xc6>
		sCommand.Instruction = W25Q_WRITE_SR1_CMD;
 8000f8e:	2301      	movs	r3, #1
 8000f90:	613b      	str	r3, [r7, #16]
 8000f92:	e00d      	b.n	8000fb0 <W25Q128_Write_Status_Registers+0xe2>
	else if (reg_num == 2)
 8000f94:	78bb      	ldrb	r3, [r7, #2]
 8000f96:	2b02      	cmp	r3, #2
 8000f98:	d102      	bne.n	8000fa0 <W25Q128_Write_Status_Registers+0xd2>
		sCommand.Instruction = W25Q_WRITE_SR2_CMD;
 8000f9a:	2331      	movs	r3, #49	@ 0x31
 8000f9c:	613b      	str	r3, [r7, #16]
 8000f9e:	e007      	b.n	8000fb0 <W25Q128_Write_Status_Registers+0xe2>
	else if (reg_num == 3)
 8000fa0:	78bb      	ldrb	r3, [r7, #2]
 8000fa2:	2b03      	cmp	r3, #3
 8000fa4:	d102      	bne.n	8000fac <W25Q128_Write_Status_Registers+0xde>
		sCommand.Instruction = W25Q_WRITE_SR3_CMD;
 8000fa6:	2311      	movs	r3, #17
 8000fa8:	613b      	str	r3, [r7, #16]
 8000faa:	e001      	b.n	8000fb0 <W25Q128_Write_Status_Registers+0xe2>
	else
		return HAL_ERROR;
 8000fac:	2301      	movs	r3, #1
 8000fae:	e02e      	b.n	800100e <W25Q128_Write_Status_Registers+0x140>

	sCommand.DataMode          		= HAL_OSPI_DATA_1_LINE;
 8000fb0:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8000fb4:	643b      	str	r3, [r7, #64]	@ 0x40
	sCommand.NbData            		= 1;
 8000fb6:	2301      	movs	r3, #1
 8000fb8:	647b      	str	r3, [r7, #68]	@ 0x44

	if (W25Q128_OSPI_WriteEnable(hospi) != HAL_OK) {
 8000fba:	6878      	ldr	r0, [r7, #4]
 8000fbc:	f7ff fc24 	bl	8000808 <W25Q128_OSPI_WriteEnable>
 8000fc0:	4603      	mov	r3, r0
 8000fc2:	2b00      	cmp	r3, #0
 8000fc4:	d001      	beq.n	8000fca <W25Q128_Write_Status_Registers+0xfc>
		return HAL_ERROR;
 8000fc6:	2301      	movs	r3, #1
 8000fc8:	e021      	b.n	800100e <W25Q128_Write_Status_Registers+0x140>
	}

	if (HAL_OSPI_Command(hospi, &sCommand, HAL_OSPI_TIMEOUT_DEFAULT_VALUE) != HAL_OK) {
 8000fca:	f107 0308 	add.w	r3, r7, #8
 8000fce:	f241 3288 	movw	r2, #5000	@ 0x1388
 8000fd2:	4619      	mov	r1, r3
 8000fd4:	6878      	ldr	r0, [r7, #4]
 8000fd6:	f001 fa3c 	bl	8002452 <HAL_OSPI_Command>
 8000fda:	4603      	mov	r3, r0
 8000fdc:	2b00      	cmp	r3, #0
 8000fde:	d001      	beq.n	8000fe4 <W25Q128_Write_Status_Registers+0x116>
		return HAL_ERROR;
 8000fe0:	2301      	movs	r3, #1
 8000fe2:	e014      	b.n	800100e <W25Q128_Write_Status_Registers+0x140>
	}
	if (HAL_OSPI_Transmit(hospi, &reg_data, HAL_OSPI_TIMEOUT_DEFAULT_VALUE) != HAL_OK) {
 8000fe4:	1cfb      	adds	r3, r7, #3
 8000fe6:	f241 3288 	movw	r2, #5000	@ 0x1388
 8000fea:	4619      	mov	r1, r3
 8000fec:	6878      	ldr	r0, [r7, #4]
 8000fee:	f001 fabd 	bl	800256c <HAL_OSPI_Transmit>
 8000ff2:	4603      	mov	r3, r0
 8000ff4:	2b00      	cmp	r3, #0
 8000ff6:	d001      	beq.n	8000ffc <W25Q128_Write_Status_Registers+0x12e>
		return HAL_ERROR;
 8000ff8:	2301      	movs	r3, #1
 8000ffa:	e008      	b.n	800100e <W25Q128_Write_Status_Registers+0x140>
	}
	if (W25Q128_OSPI_AutoPollingMemReady(hospi) != HAL_OK) {
 8000ffc:	6878      	ldr	r0, [r7, #4]
 8000ffe:	f7ff fc91 	bl	8000924 <W25Q128_OSPI_AutoPollingMemReady>
 8001002:	4603      	mov	r3, r0
 8001004:	2b00      	cmp	r3, #0
 8001006:	d001      	beq.n	800100c <W25Q128_Write_Status_Registers+0x13e>
        return HAL_ERROR;
 8001008:	2301      	movs	r3, #1
 800100a:	e000      	b.n	800100e <W25Q128_Write_Status_Registers+0x140>
    }

	return HAL_OK;
 800100c:	2300      	movs	r3, #0
}
 800100e:	4618      	mov	r0, r3
 8001010:	3758      	adds	r7, #88	@ 0x58
 8001012:	46bd      	mov	sp, r7
 8001014:	bd80      	pop	{r7, pc}
	...

08001018 <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 8001018:	b480      	push	{r7}
 800101a:	b085      	sub	sp, #20
 800101c:	af00      	add	r7, sp, #0

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 800101e:	4b19      	ldr	r3, [pc, #100]	@ (8001084 <MX_GPIO_Init+0x6c>)
 8001020:	f8d3 3140 	ldr.w	r3, [r3, #320]	@ 0x140
 8001024:	4a17      	ldr	r2, [pc, #92]	@ (8001084 <MX_GPIO_Init+0x6c>)
 8001026:	f043 0304 	orr.w	r3, r3, #4
 800102a:	f8c2 3140 	str.w	r3, [r2, #320]	@ 0x140
 800102e:	4b15      	ldr	r3, [pc, #84]	@ (8001084 <MX_GPIO_Init+0x6c>)
 8001030:	f8d3 3140 	ldr.w	r3, [r3, #320]	@ 0x140
 8001034:	f003 0304 	and.w	r3, r3, #4
 8001038:	60fb      	str	r3, [r7, #12]
 800103a:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800103c:	4b11      	ldr	r3, [pc, #68]	@ (8001084 <MX_GPIO_Init+0x6c>)
 800103e:	f8d3 3140 	ldr.w	r3, [r3, #320]	@ 0x140
 8001042:	4a10      	ldr	r2, [pc, #64]	@ (8001084 <MX_GPIO_Init+0x6c>)
 8001044:	f043 0301 	orr.w	r3, r3, #1
 8001048:	f8c2 3140 	str.w	r3, [r2, #320]	@ 0x140
 800104c:	4b0d      	ldr	r3, [pc, #52]	@ (8001084 <MX_GPIO_Init+0x6c>)
 800104e:	f8d3 3140 	ldr.w	r3, [r3, #320]	@ 0x140
 8001052:	f003 0301 	and.w	r3, r3, #1
 8001056:	60bb      	str	r3, [r7, #8]
 8001058:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 800105a:	4b0a      	ldr	r3, [pc, #40]	@ (8001084 <MX_GPIO_Init+0x6c>)
 800105c:	f8d3 3140 	ldr.w	r3, [r3, #320]	@ 0x140
 8001060:	4a08      	ldr	r2, [pc, #32]	@ (8001084 <MX_GPIO_Init+0x6c>)
 8001062:	f043 0302 	orr.w	r3, r3, #2
 8001066:	f8c2 3140 	str.w	r3, [r2, #320]	@ 0x140
 800106a:	4b06      	ldr	r3, [pc, #24]	@ (8001084 <MX_GPIO_Init+0x6c>)
 800106c:	f8d3 3140 	ldr.w	r3, [r3, #320]	@ 0x140
 8001070:	f003 0302 	and.w	r3, r3, #2
 8001074:	607b      	str	r3, [r7, #4]
 8001076:	687b      	ldr	r3, [r7, #4]

}
 8001078:	bf00      	nop
 800107a:	3714      	adds	r7, #20
 800107c:	46bd      	mov	sp, r7
 800107e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001082:	4770      	bx	lr
 8001084:	58024400 	.word	0x58024400

08001088 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8001088:	b580      	push	{r7, lr}
 800108a:	b09e      	sub	sp, #120	@ 0x78
 800108c:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 800108e:	f000 fca9 	bl	80019e4 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8001092:	f000 f853 	bl	800113c <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8001096:	f7ff ffbf 	bl	8001018 <MX_GPIO_Init>
  MX_USART1_UART_Init();
 800109a:	f000 fbb1 	bl	8001800 <MX_USART1_UART_Init>
  MX_OCTOSPI1_Init();
 800109e:	f000 f8c9 	bl	8001234 <MX_OCTOSPI1_Init>



  HAL_StatusTypeDef ret;
  uint8_t rxbuf[100];
  uint8_t txbuf[] = "TEST";
 80010a2:	4a22      	ldr	r2, [pc, #136]	@ (800112c <main+0xa4>)
 80010a4:	463b      	mov	r3, r7
 80010a6:	e892 0003 	ldmia.w	r2, {r0, r1}
 80010aa:	6018      	str	r0, [r3, #0]
 80010ac:	3304      	adds	r3, #4
 80010ae:	7019      	strb	r1, [r3, #0]
  ret=W25Q128_OCTO_SPI_Init(&hospi1);
 80010b0:	481f      	ldr	r0, [pc, #124]	@ (8001130 <main+0xa8>)
 80010b2:	f7ff fa93 	bl	80005dc <W25Q128_OCTO_SPI_Init>
 80010b6:	4603      	mov	r3, r0
 80010b8:	f887 3077 	strb.w	r3, [r7, #119]	@ 0x77

  ret=W25Q128_OSPI_Erase_Chip(&hospi1);
 80010bc:	481c      	ldr	r0, [pc, #112]	@ (8001130 <main+0xa8>)
 80010be:	f7ff fc89 	bl	80009d4 <W25Q128_OSPI_Erase_Chip>
 80010c2:	4603      	mov	r3, r0
 80010c4:	f887 3077 	strb.w	r3, [r7, #119]	@ 0x77
  printf("Erased\r\n");
 80010c8:	481a      	ldr	r0, [pc, #104]	@ (8001134 <main+0xac>)
 80010ca:	f006 fcfd 	bl	8007ac8 <puts>
  ret=W25Q128_OSPI_Write(&hospi1,txbuf,0,sizeof(txbuf));
 80010ce:	4639      	mov	r1, r7
 80010d0:	2305      	movs	r3, #5
 80010d2:	2200      	movs	r2, #0
 80010d4:	4816      	ldr	r0, [pc, #88]	@ (8001130 <main+0xa8>)
 80010d6:	f7ff fcdc 	bl	8000a92 <W25Q128_OSPI_Write>
 80010da:	4603      	mov	r3, r0
 80010dc:	f887 3077 	strb.w	r3, [r7, #119]	@ 0x77
  ret=W25Q128_OSPI_Read(&hospi1, rxbuf, 0, 100);
 80010e0:	f107 0108 	add.w	r1, r7, #8
 80010e4:	2364      	movs	r3, #100	@ 0x64
 80010e6:	2200      	movs	r2, #0
 80010e8:	4811      	ldr	r0, [pc, #68]	@ (8001130 <main+0xa8>)
 80010ea:	f7ff fd7c 	bl	8000be6 <W25Q128_OSPI_Read>
 80010ee:	4603      	mov	r3, r0
 80010f0:	f887 3077 	strb.w	r3, [r7, #119]	@ 0x77
  ret=W25Q128_OSPI_EnableMemoryMappedMode(&hospi1);
 80010f4:	480e      	ldr	r0, [pc, #56]	@ (8001130 <main+0xa8>)
 80010f6:	f7ff fdcc 	bl	8000c92 <W25Q128_OSPI_EnableMemoryMappedMode>
 80010fa:	4603      	mov	r3, r0
 80010fc:	f887 3077 	strb.w	r3, [r7, #119]	@ 0x77
  HAL_Delay(1000);
 8001100:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 8001104:	f000 fd00 	bl	8001b08 <HAL_Delay>

  /*__IO*/ uint8_t *mem_addr;
  //mem_addr = (uint8_t *)(0x08010000);
  mem_addr = (uint8_t *)(0x090000000);
 8001108:	f04f 4310 	mov.w	r3, #2415919104	@ 0x90000000
 800110c:	673b      	str	r3, [r7, #112]	@ 0x70
  uint8_t* ala = mem_addr;
 800110e:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8001110:	66fb      	str	r3, [r7, #108]	@ 0x6c

  memcpy(rxbuf, mem_addr, 8);
 8001112:	f107 0308 	add.w	r3, r7, #8
 8001116:	2208      	movs	r2, #8
 8001118:	6f39      	ldr	r1, [r7, #112]	@ 0x70
 800111a:	4618      	mov	r0, r3
 800111c:	f006 fe2f 	bl	8007d7e <memcpy>
  printf("Hello world!!!\r\n");
 8001120:	4805      	ldr	r0, [pc, #20]	@ (8001138 <main+0xb0>)
 8001122:	f006 fcd1 	bl	8007ac8 <puts>

  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 8001126:	bf00      	nop
 8001128:	e7fd      	b.n	8001126 <main+0x9e>
 800112a:	bf00      	nop
 800112c:	0800823c 	.word	0x0800823c
 8001130:	24000088 	.word	0x24000088
 8001134:	08008224 	.word	0x08008224
 8001138:	0800822c 	.word	0x0800822c

0800113c <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 800113c:	b580      	push	{r7, lr}
 800113e:	b09c      	sub	sp, #112	@ 0x70
 8001140:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8001142:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8001146:	224c      	movs	r2, #76	@ 0x4c
 8001148:	2100      	movs	r1, #0
 800114a:	4618      	mov	r0, r3
 800114c:	f006 fd9c 	bl	8007c88 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001150:	1d3b      	adds	r3, r7, #4
 8001152:	2220      	movs	r2, #32
 8001154:	2100      	movs	r1, #0
 8001156:	4618      	mov	r0, r3
 8001158:	f006 fd96 	bl	8007c88 <memset>

  /*AXI clock gating */
  RCC->CKGAENR = 0xFFFFFFFF;
 800115c:	4b30      	ldr	r3, [pc, #192]	@ (8001220 <SystemClock_Config+0xe4>)
 800115e:	f04f 32ff 	mov.w	r2, #4294967295
 8001162:	f8c3 20b0 	str.w	r2, [r3, #176]	@ 0xb0

  /** Supply configuration update enable
  */
  HAL_PWREx_ConfigSupply(PWR_LDO_SUPPLY);
 8001166:	2002      	movs	r0, #2
 8001168:	f002 fb50 	bl	800380c <HAL_PWREx_ConfigSupply>

  /** Configure the main internal regulator output voltage
  */
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE0);
 800116c:	2300      	movs	r3, #0
 800116e:	603b      	str	r3, [r7, #0]
 8001170:	4b2c      	ldr	r3, [pc, #176]	@ (8001224 <SystemClock_Config+0xe8>)
 8001172:	699b      	ldr	r3, [r3, #24]
 8001174:	4a2b      	ldr	r2, [pc, #172]	@ (8001224 <SystemClock_Config+0xe8>)
 8001176:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 800117a:	6193      	str	r3, [r2, #24]
 800117c:	4b29      	ldr	r3, [pc, #164]	@ (8001224 <SystemClock_Config+0xe8>)
 800117e:	699b      	ldr	r3, [r3, #24]
 8001180:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 8001184:	603b      	str	r3, [r7, #0]
 8001186:	683b      	ldr	r3, [r7, #0]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_VOSRDY)) {}
 8001188:	bf00      	nop
 800118a:	4b26      	ldr	r3, [pc, #152]	@ (8001224 <SystemClock_Config+0xe8>)
 800118c:	699b      	ldr	r3, [r3, #24]
 800118e:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8001192:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8001196:	d1f8      	bne.n	800118a <SystemClock_Config+0x4e>

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8001198:	2302      	movs	r3, #2
 800119a:	627b      	str	r3, [r7, #36]	@ 0x24
  RCC_OscInitStruct.HSIState = RCC_HSI_DIV1;
 800119c:	2301      	movs	r3, #1
 800119e:	633b      	str	r3, [r7, #48]	@ 0x30
  RCC_OscInitStruct.HSICalibrationValue = 64;
 80011a0:	2340      	movs	r3, #64	@ 0x40
 80011a2:	637b      	str	r3, [r7, #52]	@ 0x34
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80011a4:	2302      	movs	r3, #2
 80011a6:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 80011a8:	2300      	movs	r3, #0
 80011aa:	64fb      	str	r3, [r7, #76]	@ 0x4c
  RCC_OscInitStruct.PLL.PLLM = 4;
 80011ac:	2304      	movs	r3, #4
 80011ae:	653b      	str	r3, [r7, #80]	@ 0x50
  RCC_OscInitStruct.PLL.PLLN = 31;
 80011b0:	231f      	movs	r3, #31
 80011b2:	657b      	str	r3, [r7, #84]	@ 0x54
  RCC_OscInitStruct.PLL.PLLP = 2;
 80011b4:	2302      	movs	r3, #2
 80011b6:	65bb      	str	r3, [r7, #88]	@ 0x58
  RCC_OscInitStruct.PLL.PLLQ = 2;
 80011b8:	2302      	movs	r3, #2
 80011ba:	65fb      	str	r3, [r7, #92]	@ 0x5c
  RCC_OscInitStruct.PLL.PLLR = 2;
 80011bc:	2302      	movs	r3, #2
 80011be:	663b      	str	r3, [r7, #96]	@ 0x60
  RCC_OscInitStruct.PLL.PLLRGE = RCC_PLL1VCIRANGE_3;
 80011c0:	230c      	movs	r3, #12
 80011c2:	667b      	str	r3, [r7, #100]	@ 0x64
  RCC_OscInitStruct.PLL.PLLVCOSEL = RCC_PLL1VCOWIDE;
 80011c4:	2300      	movs	r3, #0
 80011c6:	66bb      	str	r3, [r7, #104]	@ 0x68
  RCC_OscInitStruct.PLL.PLLFRACN = 2048;
 80011c8:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 80011cc:	66fb      	str	r3, [r7, #108]	@ 0x6c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80011ce:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80011d2:	4618      	mov	r0, r3
 80011d4:	f002 fb54 	bl	8003880 <HAL_RCC_OscConfig>
 80011d8:	4603      	mov	r3, r0
 80011da:	2b00      	cmp	r3, #0
 80011dc:	d001      	beq.n	80011e2 <SystemClock_Config+0xa6>
  {
    Error_Handler();
 80011de:	f000 f823 	bl	8001228 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80011e2:	233f      	movs	r3, #63	@ 0x3f
 80011e4:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2
                              |RCC_CLOCKTYPE_D3PCLK1|RCC_CLOCKTYPE_D1PCLK1;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80011e6:	2303      	movs	r3, #3
 80011e8:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.SYSCLKDivider = RCC_SYSCLK_DIV1;
 80011ea:	2300      	movs	r3, #0
 80011ec:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_HCLK_DIV1;
 80011ee:	2300      	movs	r3, #0
 80011f0:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB3CLKDivider = RCC_APB3_DIV2;
 80011f2:	2340      	movs	r3, #64	@ 0x40
 80011f4:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_APB1_DIV2;
 80011f6:	2340      	movs	r3, #64	@ 0x40
 80011f8:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_APB2_DIV2;
 80011fa:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 80011fe:	61fb      	str	r3, [r7, #28]
  RCC_ClkInitStruct.APB4CLKDivider = RCC_APB4_DIV2;
 8001200:	2340      	movs	r3, #64	@ 0x40
 8001202:	623b      	str	r3, [r7, #32]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_5) != HAL_OK)
 8001204:	1d3b      	adds	r3, r7, #4
 8001206:	2105      	movs	r1, #5
 8001208:	4618      	mov	r0, r3
 800120a:	f002 ff6b 	bl	80040e4 <HAL_RCC_ClockConfig>
 800120e:	4603      	mov	r3, r0
 8001210:	2b00      	cmp	r3, #0
 8001212:	d001      	beq.n	8001218 <SystemClock_Config+0xdc>
  {
    Error_Handler();
 8001214:	f000 f808 	bl	8001228 <Error_Handler>
  }
}
 8001218:	bf00      	nop
 800121a:	3770      	adds	r7, #112	@ 0x70
 800121c:	46bd      	mov	sp, r7
 800121e:	bd80      	pop	{r7, pc}
 8001220:	58024400 	.word	0x58024400
 8001224:	58024800 	.word	0x58024800

08001228 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001228:	b480      	push	{r7}
 800122a:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 800122c:	b672      	cpsid	i
}
 800122e:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8001230:	bf00      	nop
 8001232:	e7fd      	b.n	8001230 <Error_Handler+0x8>

08001234 <MX_OCTOSPI1_Init>:

OSPI_HandleTypeDef hospi1;

/* OCTOSPI1 init function */
void MX_OCTOSPI1_Init(void)
{
 8001234:	b580      	push	{r7, lr}
 8001236:	b086      	sub	sp, #24
 8001238:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN OCTOSPI1_Init 0 */

  /* USER CODE END OCTOSPI1_Init 0 */

  OSPIM_CfgTypeDef sOspiManagerCfg = {0};
 800123a:	463b      	mov	r3, r7
 800123c:	2200      	movs	r2, #0
 800123e:	601a      	str	r2, [r3, #0]
 8001240:	605a      	str	r2, [r3, #4]
 8001242:	609a      	str	r2, [r3, #8]
 8001244:	60da      	str	r2, [r3, #12]
 8001246:	611a      	str	r2, [r3, #16]
 8001248:	615a      	str	r2, [r3, #20]

  /* USER CODE BEGIN OCTOSPI1_Init 1 */

  /* USER CODE END OCTOSPI1_Init 1 */
  hospi1.Instance = OCTOSPI1;
 800124a:	4b28      	ldr	r3, [pc, #160]	@ (80012ec <MX_OCTOSPI1_Init+0xb8>)
 800124c:	4a28      	ldr	r2, [pc, #160]	@ (80012f0 <MX_OCTOSPI1_Init+0xbc>)
 800124e:	601a      	str	r2, [r3, #0]
  hospi1.Init.FifoThreshold = 1;
 8001250:	4b26      	ldr	r3, [pc, #152]	@ (80012ec <MX_OCTOSPI1_Init+0xb8>)
 8001252:	2201      	movs	r2, #1
 8001254:	605a      	str	r2, [r3, #4]
  hospi1.Init.DualQuad = HAL_OSPI_DUALQUAD_DISABLE;
 8001256:	4b25      	ldr	r3, [pc, #148]	@ (80012ec <MX_OCTOSPI1_Init+0xb8>)
 8001258:	2200      	movs	r2, #0
 800125a:	609a      	str	r2, [r3, #8]
  hospi1.Init.MemoryType = HAL_OSPI_MEMTYPE_MICRON;
 800125c:	4b23      	ldr	r3, [pc, #140]	@ (80012ec <MX_OCTOSPI1_Init+0xb8>)
 800125e:	2200      	movs	r2, #0
 8001260:	60da      	str	r2, [r3, #12]
  hospi1.Init.DeviceSize = 26;
 8001262:	4b22      	ldr	r3, [pc, #136]	@ (80012ec <MX_OCTOSPI1_Init+0xb8>)
 8001264:	221a      	movs	r2, #26
 8001266:	611a      	str	r2, [r3, #16]
  hospi1.Init.ChipSelectHighTime = 8;
 8001268:	4b20      	ldr	r3, [pc, #128]	@ (80012ec <MX_OCTOSPI1_Init+0xb8>)
 800126a:	2208      	movs	r2, #8
 800126c:	615a      	str	r2, [r3, #20]
  hospi1.Init.FreeRunningClock = HAL_OSPI_FREERUNCLK_DISABLE;
 800126e:	4b1f      	ldr	r3, [pc, #124]	@ (80012ec <MX_OCTOSPI1_Init+0xb8>)
 8001270:	2200      	movs	r2, #0
 8001272:	619a      	str	r2, [r3, #24]
  hospi1.Init.ClockMode = HAL_OSPI_CLOCK_MODE_0;
 8001274:	4b1d      	ldr	r3, [pc, #116]	@ (80012ec <MX_OCTOSPI1_Init+0xb8>)
 8001276:	2200      	movs	r2, #0
 8001278:	61da      	str	r2, [r3, #28]
  hospi1.Init.WrapSize = HAL_OSPI_WRAP_NOT_SUPPORTED;
 800127a:	4b1c      	ldr	r3, [pc, #112]	@ (80012ec <MX_OCTOSPI1_Init+0xb8>)
 800127c:	2200      	movs	r2, #0
 800127e:	621a      	str	r2, [r3, #32]
  hospi1.Init.ClockPrescaler = 2;
 8001280:	4b1a      	ldr	r3, [pc, #104]	@ (80012ec <MX_OCTOSPI1_Init+0xb8>)
 8001282:	2202      	movs	r2, #2
 8001284:	625a      	str	r2, [r3, #36]	@ 0x24
  hospi1.Init.SampleShifting = HAL_OSPI_SAMPLE_SHIFTING_HALFCYCLE;
 8001286:	4b19      	ldr	r3, [pc, #100]	@ (80012ec <MX_OCTOSPI1_Init+0xb8>)
 8001288:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 800128c:	629a      	str	r2, [r3, #40]	@ 0x28
  hospi1.Init.DelayHoldQuarterCycle = HAL_OSPI_DHQC_DISABLE;
 800128e:	4b17      	ldr	r3, [pc, #92]	@ (80012ec <MX_OCTOSPI1_Init+0xb8>)
 8001290:	2200      	movs	r2, #0
 8001292:	62da      	str	r2, [r3, #44]	@ 0x2c
  hospi1.Init.ChipSelectBoundary = 0;
 8001294:	4b15      	ldr	r3, [pc, #84]	@ (80012ec <MX_OCTOSPI1_Init+0xb8>)
 8001296:	2200      	movs	r2, #0
 8001298:	631a      	str	r2, [r3, #48]	@ 0x30
  hospi1.Init.DelayBlockBypass = HAL_OSPI_DELAY_BLOCK_BYPASSED;
 800129a:	4b14      	ldr	r3, [pc, #80]	@ (80012ec <MX_OCTOSPI1_Init+0xb8>)
 800129c:	2208      	movs	r2, #8
 800129e:	635a      	str	r2, [r3, #52]	@ 0x34
  hospi1.Init.MaxTran = 0;
 80012a0:	4b12      	ldr	r3, [pc, #72]	@ (80012ec <MX_OCTOSPI1_Init+0xb8>)
 80012a2:	2200      	movs	r2, #0
 80012a4:	639a      	str	r2, [r3, #56]	@ 0x38
  hospi1.Init.Refresh = 0;
 80012a6:	4b11      	ldr	r3, [pc, #68]	@ (80012ec <MX_OCTOSPI1_Init+0xb8>)
 80012a8:	2200      	movs	r2, #0
 80012aa:	63da      	str	r2, [r3, #60]	@ 0x3c
  if (HAL_OSPI_Init(&hospi1) != HAL_OK)
 80012ac:	480f      	ldr	r0, [pc, #60]	@ (80012ec <MX_OCTOSPI1_Init+0xb8>)
 80012ae:	f000 ffed 	bl	800228c <HAL_OSPI_Init>
 80012b2:	4603      	mov	r3, r0
 80012b4:	2b00      	cmp	r3, #0
 80012b6:	d001      	beq.n	80012bc <MX_OCTOSPI1_Init+0x88>
  {
    Error_Handler();
 80012b8:	f7ff ffb6 	bl	8001228 <Error_Handler>
  }
  sOspiManagerCfg.ClkPort = 1;
 80012bc:	2301      	movs	r3, #1
 80012be:	603b      	str	r3, [r7, #0]
  sOspiManagerCfg.NCSPort = 1;
 80012c0:	2301      	movs	r3, #1
 80012c2:	60bb      	str	r3, [r7, #8]
  sOspiManagerCfg.IOLowPort = HAL_OSPIM_IOPORT_1_LOW;
 80012c4:	f04f 1301 	mov.w	r3, #65537	@ 0x10001
 80012c8:	60fb      	str	r3, [r7, #12]
  if (HAL_OSPIM_Config(&hospi1, &sOspiManagerCfg, HAL_OSPI_TIMEOUT_DEFAULT_VALUE) != HAL_OK)
 80012ca:	463b      	mov	r3, r7
 80012cc:	f241 3288 	movw	r2, #5000	@ 0x1388
 80012d0:	4619      	mov	r1, r3
 80012d2:	4806      	ldr	r0, [pc, #24]	@ (80012ec <MX_OCTOSPI1_Init+0xb8>)
 80012d4:	f001 fb46 	bl	8002964 <HAL_OSPIM_Config>
 80012d8:	4603      	mov	r3, r0
 80012da:	2b00      	cmp	r3, #0
 80012dc:	d001      	beq.n	80012e2 <MX_OCTOSPI1_Init+0xae>
  {
    Error_Handler();
 80012de:	f7ff ffa3 	bl	8001228 <Error_Handler>
  }
  /* USER CODE BEGIN OCTOSPI1_Init 2 */

  /* USER CODE END OCTOSPI1_Init 2 */

}
 80012e2:	bf00      	nop
 80012e4:	3718      	adds	r7, #24
 80012e6:	46bd      	mov	sp, r7
 80012e8:	bd80      	pop	{r7, pc}
 80012ea:	bf00      	nop
 80012ec:	24000088 	.word	0x24000088
 80012f0:	52005000 	.word	0x52005000

080012f4 <HAL_OSPI_MspInit>:

void HAL_OSPI_MspInit(OSPI_HandleTypeDef* ospiHandle)
{
 80012f4:	b580      	push	{r7, lr}
 80012f6:	b0be      	sub	sp, #248	@ 0xf8
 80012f8:	af00      	add	r7, sp, #0
 80012fa:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80012fc:	f107 03e4 	add.w	r3, r7, #228	@ 0xe4
 8001300:	2200      	movs	r2, #0
 8001302:	601a      	str	r2, [r3, #0]
 8001304:	605a      	str	r2, [r3, #4]
 8001306:	609a      	str	r2, [r3, #8]
 8001308:	60da      	str	r2, [r3, #12]
 800130a:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 800130c:	f107 0320 	add.w	r3, r7, #32
 8001310:	22c0      	movs	r2, #192	@ 0xc0
 8001312:	2100      	movs	r1, #0
 8001314:	4618      	mov	r0, r3
 8001316:	f006 fcb7 	bl	8007c88 <memset>
  if(ospiHandle->Instance==OCTOSPI1)
 800131a:	687b      	ldr	r3, [r7, #4]
 800131c:	681b      	ldr	r3, [r3, #0]
 800131e:	4a67      	ldr	r2, [pc, #412]	@ (80014bc <HAL_OSPI_MspInit+0x1c8>)
 8001320:	4293      	cmp	r3, r2
 8001322:	f040 80c7 	bne.w	80014b4 <HAL_OSPI_MspInit+0x1c0>

  /* USER CODE END OCTOSPI1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_OSPI;
 8001326:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 800132a:	f04f 0300 	mov.w	r3, #0
 800132e:	e9c7 2308 	strd	r2, r3, [r7, #32]
    PeriphClkInitStruct.OspiClockSelection = RCC_OSPICLKSOURCE_D1HCLK;
 8001332:	2300      	movs	r3, #0
 8001334:	66fb      	str	r3, [r7, #108]	@ 0x6c
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8001336:	f107 0320 	add.w	r3, r7, #32
 800133a:	4618      	mov	r0, r3
 800133c:	f003 fa5e 	bl	80047fc <HAL_RCCEx_PeriphCLKConfig>
 8001340:	4603      	mov	r3, r0
 8001342:	2b00      	cmp	r3, #0
 8001344:	d001      	beq.n	800134a <HAL_OSPI_MspInit+0x56>
    {
      Error_Handler();
 8001346:	f7ff ff6f 	bl	8001228 <Error_Handler>
    }

    /* OCTOSPI1 clock enable */
    __HAL_RCC_OCTOSPIM_CLK_ENABLE();
 800134a:	4b5d      	ldr	r3, [pc, #372]	@ (80014c0 <HAL_OSPI_MspInit+0x1cc>)
 800134c:	f8d3 3134 	ldr.w	r3, [r3, #308]	@ 0x134
 8001350:	4a5b      	ldr	r2, [pc, #364]	@ (80014c0 <HAL_OSPI_MspInit+0x1cc>)
 8001352:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 8001356:	f8c2 3134 	str.w	r3, [r2, #308]	@ 0x134
 800135a:	4b59      	ldr	r3, [pc, #356]	@ (80014c0 <HAL_OSPI_MspInit+0x1cc>)
 800135c:	f8d3 3134 	ldr.w	r3, [r3, #308]	@ 0x134
 8001360:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8001364:	61fb      	str	r3, [r7, #28]
 8001366:	69fb      	ldr	r3, [r7, #28]
    __HAL_RCC_OSPI1_CLK_ENABLE();
 8001368:	4b55      	ldr	r3, [pc, #340]	@ (80014c0 <HAL_OSPI_MspInit+0x1cc>)
 800136a:	f8d3 3134 	ldr.w	r3, [r3, #308]	@ 0x134
 800136e:	4a54      	ldr	r2, [pc, #336]	@ (80014c0 <HAL_OSPI_MspInit+0x1cc>)
 8001370:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8001374:	f8c2 3134 	str.w	r3, [r2, #308]	@ 0x134
 8001378:	4b51      	ldr	r3, [pc, #324]	@ (80014c0 <HAL_OSPI_MspInit+0x1cc>)
 800137a:	f8d3 3134 	ldr.w	r3, [r3, #308]	@ 0x134
 800137e:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8001382:	61bb      	str	r3, [r7, #24]
 8001384:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 8001386:	4b4e      	ldr	r3, [pc, #312]	@ (80014c0 <HAL_OSPI_MspInit+0x1cc>)
 8001388:	f8d3 3140 	ldr.w	r3, [r3, #320]	@ 0x140
 800138c:	4a4c      	ldr	r2, [pc, #304]	@ (80014c0 <HAL_OSPI_MspInit+0x1cc>)
 800138e:	f043 0304 	orr.w	r3, r3, #4
 8001392:	f8c2 3140 	str.w	r3, [r2, #320]	@ 0x140
 8001396:	4b4a      	ldr	r3, [pc, #296]	@ (80014c0 <HAL_OSPI_MspInit+0x1cc>)
 8001398:	f8d3 3140 	ldr.w	r3, [r3, #320]	@ 0x140
 800139c:	f003 0304 	and.w	r3, r3, #4
 80013a0:	617b      	str	r3, [r7, #20]
 80013a2:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80013a4:	4b46      	ldr	r3, [pc, #280]	@ (80014c0 <HAL_OSPI_MspInit+0x1cc>)
 80013a6:	f8d3 3140 	ldr.w	r3, [r3, #320]	@ 0x140
 80013aa:	4a45      	ldr	r2, [pc, #276]	@ (80014c0 <HAL_OSPI_MspInit+0x1cc>)
 80013ac:	f043 0301 	orr.w	r3, r3, #1
 80013b0:	f8c2 3140 	str.w	r3, [r2, #320]	@ 0x140
 80013b4:	4b42      	ldr	r3, [pc, #264]	@ (80014c0 <HAL_OSPI_MspInit+0x1cc>)
 80013b6:	f8d3 3140 	ldr.w	r3, [r3, #320]	@ 0x140
 80013ba:	f003 0301 	and.w	r3, r3, #1
 80013be:	613b      	str	r3, [r7, #16]
 80013c0:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 80013c2:	4b3f      	ldr	r3, [pc, #252]	@ (80014c0 <HAL_OSPI_MspInit+0x1cc>)
 80013c4:	f8d3 3140 	ldr.w	r3, [r3, #320]	@ 0x140
 80013c8:	4a3d      	ldr	r2, [pc, #244]	@ (80014c0 <HAL_OSPI_MspInit+0x1cc>)
 80013ca:	f043 0302 	orr.w	r3, r3, #2
 80013ce:	f8c2 3140 	str.w	r3, [r2, #320]	@ 0x140
 80013d2:	4b3b      	ldr	r3, [pc, #236]	@ (80014c0 <HAL_OSPI_MspInit+0x1cc>)
 80013d4:	f8d3 3140 	ldr.w	r3, [r3, #320]	@ 0x140
 80013d8:	f003 0302 	and.w	r3, r3, #2
 80013dc:	60fb      	str	r3, [r7, #12]
 80013de:	68fb      	ldr	r3, [r7, #12]
    PA1     ------> OCTOSPIM_P1_IO3
    PA3     ------> OCTOSPIM_P1_CLK
    PB0     ------> OCTOSPIM_P1_IO1
    PB10     ------> OCTOSPIM_P1_NCS
    */
    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3;
 80013e0:	230c      	movs	r3, #12
 80013e2:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80013e6:	2302      	movs	r3, #2
 80013e8:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80013ec:	2300      	movs	r3, #0
 80013ee:	f8c7 30ec 	str.w	r3, [r7, #236]	@ 0xec
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80013f2:	2303      	movs	r3, #3
 80013f4:	f8c7 30f0 	str.w	r3, [r7, #240]	@ 0xf0
    GPIO_InitStruct.Alternate = GPIO_AF9_OCTOSPIM_P1;
 80013f8:	2309      	movs	r3, #9
 80013fa:	f8c7 30f4 	str.w	r3, [r7, #244]	@ 0xf4
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80013fe:	f107 03e4 	add.w	r3, r7, #228	@ 0xe4
 8001402:	4619      	mov	r1, r3
 8001404:	482f      	ldr	r0, [pc, #188]	@ (80014c4 <HAL_OSPI_MspInit+0x1d0>)
 8001406:	f000 fc87 	bl	8001d18 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_1;
 800140a:	2302      	movs	r3, #2
 800140c:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001410:	2302      	movs	r3, #2
 8001412:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001416:	2300      	movs	r3, #0
 8001418:	f8c7 30ec 	str.w	r3, [r7, #236]	@ 0xec
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800141c:	2303      	movs	r3, #3
 800141e:	f8c7 30f0 	str.w	r3, [r7, #240]	@ 0xf0
    GPIO_InitStruct.Alternate = GPIO_AF9_OCTOSPIM_P1;
 8001422:	2309      	movs	r3, #9
 8001424:	f8c7 30f4 	str.w	r3, [r7, #244]	@ 0xf4
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001428:	f107 03e4 	add.w	r3, r7, #228	@ 0xe4
 800142c:	4619      	mov	r1, r3
 800142e:	4826      	ldr	r0, [pc, #152]	@ (80014c8 <HAL_OSPI_MspInit+0x1d4>)
 8001430:	f000 fc72 	bl	8001d18 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_3;
 8001434:	2308      	movs	r3, #8
 8001436:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800143a:	2302      	movs	r3, #2
 800143c:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001440:	2300      	movs	r3, #0
 8001442:	f8c7 30ec 	str.w	r3, [r7, #236]	@ 0xec
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001446:	2303      	movs	r3, #3
 8001448:	f8c7 30f0 	str.w	r3, [r7, #240]	@ 0xf0
    GPIO_InitStruct.Alternate = GPIO_AF3_OCTOSPIM_P1;
 800144c:	2303      	movs	r3, #3
 800144e:	f8c7 30f4 	str.w	r3, [r7, #244]	@ 0xf4
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001452:	f107 03e4 	add.w	r3, r7, #228	@ 0xe4
 8001456:	4619      	mov	r1, r3
 8001458:	481b      	ldr	r0, [pc, #108]	@ (80014c8 <HAL_OSPI_MspInit+0x1d4>)
 800145a:	f000 fc5d 	bl	8001d18 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_0;
 800145e:	2301      	movs	r3, #1
 8001460:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001464:	2302      	movs	r3, #2
 8001466:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800146a:	2300      	movs	r3, #0
 800146c:	f8c7 30ec 	str.w	r3, [r7, #236]	@ 0xec
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001470:	2303      	movs	r3, #3
 8001472:	f8c7 30f0 	str.w	r3, [r7, #240]	@ 0xf0
    GPIO_InitStruct.Alternate = GPIO_AF11_OCTOSPIM_P1;
 8001476:	230b      	movs	r3, #11
 8001478:	f8c7 30f4 	str.w	r3, [r7, #244]	@ 0xf4
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800147c:	f107 03e4 	add.w	r3, r7, #228	@ 0xe4
 8001480:	4619      	mov	r1, r3
 8001482:	4812      	ldr	r0, [pc, #72]	@ (80014cc <HAL_OSPI_MspInit+0x1d8>)
 8001484:	f000 fc48 	bl	8001d18 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_10;
 8001488:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800148c:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001490:	2302      	movs	r3, #2
 8001492:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001496:	2300      	movs	r3, #0
 8001498:	f8c7 30ec 	str.w	r3, [r7, #236]	@ 0xec
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800149c:	2303      	movs	r3, #3
 800149e:	f8c7 30f0 	str.w	r3, [r7, #240]	@ 0xf0
    GPIO_InitStruct.Alternate = GPIO_AF9_OCTOSPIM_P1;
 80014a2:	2309      	movs	r3, #9
 80014a4:	f8c7 30f4 	str.w	r3, [r7, #244]	@ 0xf4
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80014a8:	f107 03e4 	add.w	r3, r7, #228	@ 0xe4
 80014ac:	4619      	mov	r1, r3
 80014ae:	4807      	ldr	r0, [pc, #28]	@ (80014cc <HAL_OSPI_MspInit+0x1d8>)
 80014b0:	f000 fc32 	bl	8001d18 <HAL_GPIO_Init>

  /* USER CODE BEGIN OCTOSPI1_MspInit 1 */

  /* USER CODE END OCTOSPI1_MspInit 1 */
  }
}
 80014b4:	bf00      	nop
 80014b6:	37f8      	adds	r7, #248	@ 0xf8
 80014b8:	46bd      	mov	sp, r7
 80014ba:	bd80      	pop	{r7, pc}
 80014bc:	52005000 	.word	0x52005000
 80014c0:	58024400 	.word	0x58024400
 80014c4:	58020800 	.word	0x58020800
 80014c8:	58020000 	.word	0x58020000
 80014cc:	58020400 	.word	0x58020400

080014d0 <HAL_OSPI_MspDeInit>:

void HAL_OSPI_MspDeInit(OSPI_HandleTypeDef* ospiHandle)
{
 80014d0:	b580      	push	{r7, lr}
 80014d2:	b082      	sub	sp, #8
 80014d4:	af00      	add	r7, sp, #0
 80014d6:	6078      	str	r0, [r7, #4]

  if(ospiHandle->Instance==OCTOSPI1)
 80014d8:	687b      	ldr	r3, [r7, #4]
 80014da:	681b      	ldr	r3, [r3, #0]
 80014dc:	4a11      	ldr	r2, [pc, #68]	@ (8001524 <HAL_OSPI_MspDeInit+0x54>)
 80014de:	4293      	cmp	r3, r2
 80014e0:	d11c      	bne.n	800151c <HAL_OSPI_MspDeInit+0x4c>
  {
  /* USER CODE BEGIN OCTOSPI1_MspDeInit 0 */

  /* USER CODE END OCTOSPI1_MspDeInit 0 */
    /* Peripheral clock disable */
    __HAL_RCC_OCTOSPIM_CLK_DISABLE();
 80014e2:	4b11      	ldr	r3, [pc, #68]	@ (8001528 <HAL_OSPI_MspDeInit+0x58>)
 80014e4:	f8d3 3134 	ldr.w	r3, [r3, #308]	@ 0x134
 80014e8:	4a0f      	ldr	r2, [pc, #60]	@ (8001528 <HAL_OSPI_MspDeInit+0x58>)
 80014ea:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 80014ee:	f8c2 3134 	str.w	r3, [r2, #308]	@ 0x134
    __HAL_RCC_OSPI1_CLK_DISABLE();
 80014f2:	4b0d      	ldr	r3, [pc, #52]	@ (8001528 <HAL_OSPI_MspDeInit+0x58>)
 80014f4:	f8d3 3134 	ldr.w	r3, [r3, #308]	@ 0x134
 80014f8:	4a0b      	ldr	r2, [pc, #44]	@ (8001528 <HAL_OSPI_MspDeInit+0x58>)
 80014fa:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 80014fe:	f8c2 3134 	str.w	r3, [r2, #308]	@ 0x134
    PA1     ------> OCTOSPIM_P1_IO3
    PA3     ------> OCTOSPIM_P1_CLK
    PB0     ------> OCTOSPIM_P1_IO1
    PB10     ------> OCTOSPIM_P1_NCS
    */
    HAL_GPIO_DeInit(GPIOC, GPIO_PIN_2|GPIO_PIN_3);
 8001502:	210c      	movs	r1, #12
 8001504:	4809      	ldr	r0, [pc, #36]	@ (800152c <HAL_OSPI_MspDeInit+0x5c>)
 8001506:	f000 fdb7 	bl	8002078 <HAL_GPIO_DeInit>

    HAL_GPIO_DeInit(GPIOA, GPIO_PIN_1|GPIO_PIN_3);
 800150a:	210a      	movs	r1, #10
 800150c:	4808      	ldr	r0, [pc, #32]	@ (8001530 <HAL_OSPI_MspDeInit+0x60>)
 800150e:	f000 fdb3 	bl	8002078 <HAL_GPIO_DeInit>

    HAL_GPIO_DeInit(GPIOB, GPIO_PIN_0|GPIO_PIN_10);
 8001512:	f240 4101 	movw	r1, #1025	@ 0x401
 8001516:	4807      	ldr	r0, [pc, #28]	@ (8001534 <HAL_OSPI_MspDeInit+0x64>)
 8001518:	f000 fdae 	bl	8002078 <HAL_GPIO_DeInit>

  /* USER CODE BEGIN OCTOSPI1_MspDeInit 1 */

  /* USER CODE END OCTOSPI1_MspDeInit 1 */
  }
}
 800151c:	bf00      	nop
 800151e:	3708      	adds	r7, #8
 8001520:	46bd      	mov	sp, r7
 8001522:	bd80      	pop	{r7, pc}
 8001524:	52005000 	.word	0x52005000
 8001528:	58024400 	.word	0x58024400
 800152c:	58020800 	.word	0x58020800
 8001530:	58020000 	.word	0x58020000
 8001534:	58020400 	.word	0x58020400

08001538 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001538:	b480      	push	{r7}
 800153a:	b083      	sub	sp, #12
 800153c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 800153e:	4b0a      	ldr	r3, [pc, #40]	@ (8001568 <HAL_MspInit+0x30>)
 8001540:	f8d3 3154 	ldr.w	r3, [r3, #340]	@ 0x154
 8001544:	4a08      	ldr	r2, [pc, #32]	@ (8001568 <HAL_MspInit+0x30>)
 8001546:	f043 0302 	orr.w	r3, r3, #2
 800154a:	f8c2 3154 	str.w	r3, [r2, #340]	@ 0x154
 800154e:	4b06      	ldr	r3, [pc, #24]	@ (8001568 <HAL_MspInit+0x30>)
 8001550:	f8d3 3154 	ldr.w	r3, [r3, #340]	@ 0x154
 8001554:	f003 0302 	and.w	r3, r3, #2
 8001558:	607b      	str	r3, [r7, #4]
 800155a:	687b      	ldr	r3, [r7, #4]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 800155c:	bf00      	nop
 800155e:	370c      	adds	r7, #12
 8001560:	46bd      	mov	sp, r7
 8001562:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001566:	4770      	bx	lr
 8001568:	58024400 	.word	0x58024400

0800156c <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 800156c:	b480      	push	{r7}
 800156e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8001570:	bf00      	nop
 8001572:	e7fd      	b.n	8001570 <NMI_Handler+0x4>

08001574 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001574:	b480      	push	{r7}
 8001576:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001578:	bf00      	nop
 800157a:	e7fd      	b.n	8001578 <HardFault_Handler+0x4>

0800157c <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 800157c:	b480      	push	{r7}
 800157e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001580:	bf00      	nop
 8001582:	e7fd      	b.n	8001580 <MemManage_Handler+0x4>

08001584 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001584:	b480      	push	{r7}
 8001586:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001588:	bf00      	nop
 800158a:	e7fd      	b.n	8001588 <BusFault_Handler+0x4>

0800158c <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 800158c:	b480      	push	{r7}
 800158e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001590:	bf00      	nop
 8001592:	e7fd      	b.n	8001590 <UsageFault_Handler+0x4>

08001594 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8001594:	b480      	push	{r7}
 8001596:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8001598:	bf00      	nop
 800159a:	46bd      	mov	sp, r7
 800159c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80015a0:	4770      	bx	lr

080015a2 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80015a2:	b480      	push	{r7}
 80015a4:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80015a6:	bf00      	nop
 80015a8:	46bd      	mov	sp, r7
 80015aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80015ae:	4770      	bx	lr

080015b0 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 80015b0:	b480      	push	{r7}
 80015b2:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 80015b4:	bf00      	nop
 80015b6:	46bd      	mov	sp, r7
 80015b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80015bc:	4770      	bx	lr

080015be <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80015be:	b580      	push	{r7, lr}
 80015c0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80015c2:	f000 fa81 	bl	8001ac8 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80015c6:	bf00      	nop
 80015c8:	bd80      	pop	{r7, pc}

080015ca <_read>:
  _kill(status, -1);
  while (1) {}    /* Make sure we hang here */
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 80015ca:	b580      	push	{r7, lr}
 80015cc:	b086      	sub	sp, #24
 80015ce:	af00      	add	r7, sp, #0
 80015d0:	60f8      	str	r0, [r7, #12]
 80015d2:	60b9      	str	r1, [r7, #8]
 80015d4:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80015d6:	2300      	movs	r3, #0
 80015d8:	617b      	str	r3, [r7, #20]
 80015da:	e00a      	b.n	80015f2 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 80015dc:	f3af 8000 	nop.w
 80015e0:	4601      	mov	r1, r0
 80015e2:	68bb      	ldr	r3, [r7, #8]
 80015e4:	1c5a      	adds	r2, r3, #1
 80015e6:	60ba      	str	r2, [r7, #8]
 80015e8:	b2ca      	uxtb	r2, r1
 80015ea:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80015ec:	697b      	ldr	r3, [r7, #20]
 80015ee:	3301      	adds	r3, #1
 80015f0:	617b      	str	r3, [r7, #20]
 80015f2:	697a      	ldr	r2, [r7, #20]
 80015f4:	687b      	ldr	r3, [r7, #4]
 80015f6:	429a      	cmp	r2, r3
 80015f8:	dbf0      	blt.n	80015dc <_read+0x12>
  }

  return len;
 80015fa:	687b      	ldr	r3, [r7, #4]
}
 80015fc:	4618      	mov	r0, r3
 80015fe:	3718      	adds	r7, #24
 8001600:	46bd      	mov	sp, r7
 8001602:	bd80      	pop	{r7, pc}

08001604 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8001604:	b580      	push	{r7, lr}
 8001606:	b086      	sub	sp, #24
 8001608:	af00      	add	r7, sp, #0
 800160a:	60f8      	str	r0, [r7, #12]
 800160c:	60b9      	str	r1, [r7, #8]
 800160e:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001610:	2300      	movs	r3, #0
 8001612:	617b      	str	r3, [r7, #20]
 8001614:	e009      	b.n	800162a <_write+0x26>
  {
    __io_putchar(*ptr++);
 8001616:	68bb      	ldr	r3, [r7, #8]
 8001618:	1c5a      	adds	r2, r3, #1
 800161a:	60ba      	str	r2, [r7, #8]
 800161c:	781b      	ldrb	r3, [r3, #0]
 800161e:	4618      	mov	r0, r3
 8001620:	f000 f9a4 	bl	800196c <__io_putchar>
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001624:	697b      	ldr	r3, [r7, #20]
 8001626:	3301      	adds	r3, #1
 8001628:	617b      	str	r3, [r7, #20]
 800162a:	697a      	ldr	r2, [r7, #20]
 800162c:	687b      	ldr	r3, [r7, #4]
 800162e:	429a      	cmp	r2, r3
 8001630:	dbf1      	blt.n	8001616 <_write+0x12>
  }
  return len;
 8001632:	687b      	ldr	r3, [r7, #4]
}
 8001634:	4618      	mov	r0, r3
 8001636:	3718      	adds	r7, #24
 8001638:	46bd      	mov	sp, r7
 800163a:	bd80      	pop	{r7, pc}

0800163c <_close>:

int _close(int file)
{
 800163c:	b480      	push	{r7}
 800163e:	b083      	sub	sp, #12
 8001640:	af00      	add	r7, sp, #0
 8001642:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8001644:	f04f 33ff 	mov.w	r3, #4294967295
}
 8001648:	4618      	mov	r0, r3
 800164a:	370c      	adds	r7, #12
 800164c:	46bd      	mov	sp, r7
 800164e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001652:	4770      	bx	lr

08001654 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8001654:	b480      	push	{r7}
 8001656:	b083      	sub	sp, #12
 8001658:	af00      	add	r7, sp, #0
 800165a:	6078      	str	r0, [r7, #4]
 800165c:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 800165e:	683b      	ldr	r3, [r7, #0]
 8001660:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8001664:	605a      	str	r2, [r3, #4]
  return 0;
 8001666:	2300      	movs	r3, #0
}
 8001668:	4618      	mov	r0, r3
 800166a:	370c      	adds	r7, #12
 800166c:	46bd      	mov	sp, r7
 800166e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001672:	4770      	bx	lr

08001674 <_isatty>:

int _isatty(int file)
{
 8001674:	b480      	push	{r7}
 8001676:	b083      	sub	sp, #12
 8001678:	af00      	add	r7, sp, #0
 800167a:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 800167c:	2301      	movs	r3, #1
}
 800167e:	4618      	mov	r0, r3
 8001680:	370c      	adds	r7, #12
 8001682:	46bd      	mov	sp, r7
 8001684:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001688:	4770      	bx	lr

0800168a <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 800168a:	b480      	push	{r7}
 800168c:	b085      	sub	sp, #20
 800168e:	af00      	add	r7, sp, #0
 8001690:	60f8      	str	r0, [r7, #12]
 8001692:	60b9      	str	r1, [r7, #8]
 8001694:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8001696:	2300      	movs	r3, #0
}
 8001698:	4618      	mov	r0, r3
 800169a:	3714      	adds	r7, #20
 800169c:	46bd      	mov	sp, r7
 800169e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80016a2:	4770      	bx	lr

080016a4 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 80016a4:	b580      	push	{r7, lr}
 80016a6:	b086      	sub	sp, #24
 80016a8:	af00      	add	r7, sp, #0
 80016aa:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 80016ac:	4a14      	ldr	r2, [pc, #80]	@ (8001700 <_sbrk+0x5c>)
 80016ae:	4b15      	ldr	r3, [pc, #84]	@ (8001704 <_sbrk+0x60>)
 80016b0:	1ad3      	subs	r3, r2, r3
 80016b2:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 80016b4:	697b      	ldr	r3, [r7, #20]
 80016b6:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 80016b8:	4b13      	ldr	r3, [pc, #76]	@ (8001708 <_sbrk+0x64>)
 80016ba:	681b      	ldr	r3, [r3, #0]
 80016bc:	2b00      	cmp	r3, #0
 80016be:	d102      	bne.n	80016c6 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 80016c0:	4b11      	ldr	r3, [pc, #68]	@ (8001708 <_sbrk+0x64>)
 80016c2:	4a12      	ldr	r2, [pc, #72]	@ (800170c <_sbrk+0x68>)
 80016c4:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 80016c6:	4b10      	ldr	r3, [pc, #64]	@ (8001708 <_sbrk+0x64>)
 80016c8:	681a      	ldr	r2, [r3, #0]
 80016ca:	687b      	ldr	r3, [r7, #4]
 80016cc:	4413      	add	r3, r2
 80016ce:	693a      	ldr	r2, [r7, #16]
 80016d0:	429a      	cmp	r2, r3
 80016d2:	d207      	bcs.n	80016e4 <_sbrk+0x40>
  {
    errno = ENOMEM;
 80016d4:	f006 fb26 	bl	8007d24 <__errno>
 80016d8:	4603      	mov	r3, r0
 80016da:	220c      	movs	r2, #12
 80016dc:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 80016de:	f04f 33ff 	mov.w	r3, #4294967295
 80016e2:	e009      	b.n	80016f8 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 80016e4:	4b08      	ldr	r3, [pc, #32]	@ (8001708 <_sbrk+0x64>)
 80016e6:	681b      	ldr	r3, [r3, #0]
 80016e8:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 80016ea:	4b07      	ldr	r3, [pc, #28]	@ (8001708 <_sbrk+0x64>)
 80016ec:	681a      	ldr	r2, [r3, #0]
 80016ee:	687b      	ldr	r3, [r7, #4]
 80016f0:	4413      	add	r3, r2
 80016f2:	4a05      	ldr	r2, [pc, #20]	@ (8001708 <_sbrk+0x64>)
 80016f4:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 80016f6:	68fb      	ldr	r3, [r7, #12]
}
 80016f8:	4618      	mov	r0, r3
 80016fa:	3718      	adds	r7, #24
 80016fc:	46bd      	mov	sp, r7
 80016fe:	bd80      	pop	{r7, pc}
 8001700:	24100000 	.word	0x24100000
 8001704:	00000400 	.word	0x00000400
 8001708:	240000e4 	.word	0x240000e4
 800170c:	240002d0 	.word	0x240002d0

08001710 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 8001710:	b480      	push	{r7}
 8001712:	af00      	add	r7, sp, #0
 __IO uint32_t tmpreg;
#endif /* DATA_IN_D2_SRAM */

  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << (10*2))|(3UL << (11*2)));  /* set CP10 and CP11 Full Access */
 8001714:	4b32      	ldr	r3, [pc, #200]	@ (80017e0 <SystemInit+0xd0>)
 8001716:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800171a:	4a31      	ldr	r2, [pc, #196]	@ (80017e0 <SystemInit+0xd0>)
 800171c:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8001720:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88
  #endif
  /* Reset the RCC clock configuration to the default reset state ------------*/

   /* Increasing the CPU frequency */
  if(FLASH_LATENCY_DEFAULT  > (READ_BIT((FLASH->ACR), FLASH_ACR_LATENCY)))
 8001724:	4b2f      	ldr	r3, [pc, #188]	@ (80017e4 <SystemInit+0xd4>)
 8001726:	681b      	ldr	r3, [r3, #0]
 8001728:	f003 030f 	and.w	r3, r3, #15
 800172c:	2b02      	cmp	r3, #2
 800172e:	d807      	bhi.n	8001740 <SystemInit+0x30>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    MODIFY_REG(FLASH->ACR, FLASH_ACR_LATENCY, (uint32_t)(FLASH_LATENCY_DEFAULT));
 8001730:	4b2c      	ldr	r3, [pc, #176]	@ (80017e4 <SystemInit+0xd4>)
 8001732:	681b      	ldr	r3, [r3, #0]
 8001734:	f023 030f 	bic.w	r3, r3, #15
 8001738:	4a2a      	ldr	r2, [pc, #168]	@ (80017e4 <SystemInit+0xd4>)
 800173a:	f043 0303 	orr.w	r3, r3, #3
 800173e:	6013      	str	r3, [r2, #0]
  }

  /* Set HSION bit */
  RCC->CR |= RCC_CR_HSION;
 8001740:	4b29      	ldr	r3, [pc, #164]	@ (80017e8 <SystemInit+0xd8>)
 8001742:	681b      	ldr	r3, [r3, #0]
 8001744:	4a28      	ldr	r2, [pc, #160]	@ (80017e8 <SystemInit+0xd8>)
 8001746:	f043 0301 	orr.w	r3, r3, #1
 800174a:	6013      	str	r3, [r2, #0]

  /* Reset CFGR register */
  RCC->CFGR = 0x00000000;
 800174c:	4b26      	ldr	r3, [pc, #152]	@ (80017e8 <SystemInit+0xd8>)
 800174e:	2200      	movs	r2, #0
 8001750:	611a      	str	r2, [r3, #16]

  /* Reset HSEON, HSECSSON, CSION, HSI48ON, CSIKERON, PLL1ON, PLL2ON and PLL3ON bits */
  RCC->CR &= 0xEAF6ED7FU;
 8001752:	4b25      	ldr	r3, [pc, #148]	@ (80017e8 <SystemInit+0xd8>)
 8001754:	681a      	ldr	r2, [r3, #0]
 8001756:	4924      	ldr	r1, [pc, #144]	@ (80017e8 <SystemInit+0xd8>)
 8001758:	4b24      	ldr	r3, [pc, #144]	@ (80017ec <SystemInit+0xdc>)
 800175a:	4013      	ands	r3, r2
 800175c:	600b      	str	r3, [r1, #0]

   /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLASH_LATENCY_DEFAULT  < (READ_BIT((FLASH->ACR), FLASH_ACR_LATENCY)))
 800175e:	4b21      	ldr	r3, [pc, #132]	@ (80017e4 <SystemInit+0xd4>)
 8001760:	681b      	ldr	r3, [r3, #0]
 8001762:	f003 030c 	and.w	r3, r3, #12
 8001766:	2b00      	cmp	r3, #0
 8001768:	d007      	beq.n	800177a <SystemInit+0x6a>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    MODIFY_REG(FLASH->ACR, FLASH_ACR_LATENCY, (uint32_t)(FLASH_LATENCY_DEFAULT));
 800176a:	4b1e      	ldr	r3, [pc, #120]	@ (80017e4 <SystemInit+0xd4>)
 800176c:	681b      	ldr	r3, [r3, #0]
 800176e:	f023 030f 	bic.w	r3, r3, #15
 8001772:	4a1c      	ldr	r2, [pc, #112]	@ (80017e4 <SystemInit+0xd4>)
 8001774:	f043 0303 	orr.w	r3, r3, #3
 8001778:	6013      	str	r3, [r2, #0]

  /* Reset D3CFGR register */
  RCC->D3CFGR = 0x00000000;
#else
  /* Reset CDCFGR1 register */
  RCC->CDCFGR1 = 0x00000000;
 800177a:	4b1b      	ldr	r3, [pc, #108]	@ (80017e8 <SystemInit+0xd8>)
 800177c:	2200      	movs	r2, #0
 800177e:	619a      	str	r2, [r3, #24]

  /* Reset CDCFGR2 register */
  RCC->CDCFGR2 = 0x00000000;
 8001780:	4b19      	ldr	r3, [pc, #100]	@ (80017e8 <SystemInit+0xd8>)
 8001782:	2200      	movs	r2, #0
 8001784:	61da      	str	r2, [r3, #28]

  /* Reset SRDCFGR register */
  RCC->SRDCFGR = 0x00000000;
 8001786:	4b18      	ldr	r3, [pc, #96]	@ (80017e8 <SystemInit+0xd8>)
 8001788:	2200      	movs	r2, #0
 800178a:	621a      	str	r2, [r3, #32]
#endif
  /* Reset PLLCKSELR register */
  RCC->PLLCKSELR = 0x02020200;
 800178c:	4b16      	ldr	r3, [pc, #88]	@ (80017e8 <SystemInit+0xd8>)
 800178e:	4a18      	ldr	r2, [pc, #96]	@ (80017f0 <SystemInit+0xe0>)
 8001790:	629a      	str	r2, [r3, #40]	@ 0x28

  /* Reset PLLCFGR register */
  RCC->PLLCFGR = 0x01FF0000;
 8001792:	4b15      	ldr	r3, [pc, #84]	@ (80017e8 <SystemInit+0xd8>)
 8001794:	4a17      	ldr	r2, [pc, #92]	@ (80017f4 <SystemInit+0xe4>)
 8001796:	62da      	str	r2, [r3, #44]	@ 0x2c
  /* Reset PLL1DIVR register */
  RCC->PLL1DIVR = 0x01010280;
 8001798:	4b13      	ldr	r3, [pc, #76]	@ (80017e8 <SystemInit+0xd8>)
 800179a:	4a17      	ldr	r2, [pc, #92]	@ (80017f8 <SystemInit+0xe8>)
 800179c:	631a      	str	r2, [r3, #48]	@ 0x30
  /* Reset PLL1FRACR register */
  RCC->PLL1FRACR = 0x00000000;
 800179e:	4b12      	ldr	r3, [pc, #72]	@ (80017e8 <SystemInit+0xd8>)
 80017a0:	2200      	movs	r2, #0
 80017a2:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Reset PLL2DIVR register */
  RCC->PLL2DIVR = 0x01010280;
 80017a4:	4b10      	ldr	r3, [pc, #64]	@ (80017e8 <SystemInit+0xd8>)
 80017a6:	4a14      	ldr	r2, [pc, #80]	@ (80017f8 <SystemInit+0xe8>)
 80017a8:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Reset PLL2FRACR register */

  RCC->PLL2FRACR = 0x00000000;
 80017aa:	4b0f      	ldr	r3, [pc, #60]	@ (80017e8 <SystemInit+0xd8>)
 80017ac:	2200      	movs	r2, #0
 80017ae:	63da      	str	r2, [r3, #60]	@ 0x3c
  /* Reset PLL3DIVR register */
  RCC->PLL3DIVR = 0x01010280;
 80017b0:	4b0d      	ldr	r3, [pc, #52]	@ (80017e8 <SystemInit+0xd8>)
 80017b2:	4a11      	ldr	r2, [pc, #68]	@ (80017f8 <SystemInit+0xe8>)
 80017b4:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Reset PLL3FRACR register */
  RCC->PLL3FRACR = 0x00000000;
 80017b6:	4b0c      	ldr	r3, [pc, #48]	@ (80017e8 <SystemInit+0xd8>)
 80017b8:	2200      	movs	r2, #0
 80017ba:	645a      	str	r2, [r3, #68]	@ 0x44

  /* Reset HSEBYP bit */
  RCC->CR &= 0xFFFBFFFFU;
 80017bc:	4b0a      	ldr	r3, [pc, #40]	@ (80017e8 <SystemInit+0xd8>)
 80017be:	681b      	ldr	r3, [r3, #0]
 80017c0:	4a09      	ldr	r2, [pc, #36]	@ (80017e8 <SystemInit+0xd8>)
 80017c2:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 80017c6:	6013      	str	r3, [r2, #0]

  /* Disable all interrupts */
  RCC->CIER = 0x00000000;
 80017c8:	4b07      	ldr	r3, [pc, #28]	@ (80017e8 <SystemInit+0xd8>)
 80017ca:	2200      	movs	r2, #0
 80017cc:	661a      	str	r2, [r3, #96]	@ 0x60
  /*
   * Disable the FMC bank1 (enabled after reset).
   * This, prevents CPU speculation access on this bank which blocks the use of FMC during
   * 24us. During this time the others FMC master (such as LTDC) cannot use it!
   */
  FMC_Bank1_R->BTCR[0] = 0x000030D2;
 80017ce:	4b0b      	ldr	r3, [pc, #44]	@ (80017fc <SystemInit+0xec>)
 80017d0:	f243 02d2 	movw	r2, #12498	@ 0x30d2
 80017d4:	601a      	str	r2, [r3, #0]
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal D1 AXI-RAM or in Internal FLASH */
#endif /* USER_VECT_TAB_ADDRESS */

#endif /*DUAL_CORE && CORE_CM4*/
}
 80017d6:	bf00      	nop
 80017d8:	46bd      	mov	sp, r7
 80017da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80017de:	4770      	bx	lr
 80017e0:	e000ed00 	.word	0xe000ed00
 80017e4:	52002000 	.word	0x52002000
 80017e8:	58024400 	.word	0x58024400
 80017ec:	eaf6ed7f 	.word	0xeaf6ed7f
 80017f0:	02020200 	.word	0x02020200
 80017f4:	01ff0000 	.word	0x01ff0000
 80017f8:	01010280 	.word	0x01010280
 80017fc:	52004000 	.word	0x52004000

08001800 <MX_USART1_UART_Init>:
UART_HandleTypeDef huart1;

/* USART1 init function */

void MX_USART1_UART_Init(void)
{
 8001800:	b580      	push	{r7, lr}
 8001802:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 8001804:	4b22      	ldr	r3, [pc, #136]	@ (8001890 <MX_USART1_UART_Init+0x90>)
 8001806:	4a23      	ldr	r2, [pc, #140]	@ (8001894 <MX_USART1_UART_Init+0x94>)
 8001808:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 800180a:	4b21      	ldr	r3, [pc, #132]	@ (8001890 <MX_USART1_UART_Init+0x90>)
 800180c:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8001810:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 8001812:	4b1f      	ldr	r3, [pc, #124]	@ (8001890 <MX_USART1_UART_Init+0x90>)
 8001814:	2200      	movs	r2, #0
 8001816:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 8001818:	4b1d      	ldr	r3, [pc, #116]	@ (8001890 <MX_USART1_UART_Init+0x90>)
 800181a:	2200      	movs	r2, #0
 800181c:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 800181e:	4b1c      	ldr	r3, [pc, #112]	@ (8001890 <MX_USART1_UART_Init+0x90>)
 8001820:	2200      	movs	r2, #0
 8001822:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 8001824:	4b1a      	ldr	r3, [pc, #104]	@ (8001890 <MX_USART1_UART_Init+0x90>)
 8001826:	220c      	movs	r2, #12
 8001828:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800182a:	4b19      	ldr	r3, [pc, #100]	@ (8001890 <MX_USART1_UART_Init+0x90>)
 800182c:	2200      	movs	r2, #0
 800182e:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8001830:	4b17      	ldr	r3, [pc, #92]	@ (8001890 <MX_USART1_UART_Init+0x90>)
 8001832:	2200      	movs	r2, #0
 8001834:	61da      	str	r2, [r3, #28]
  huart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8001836:	4b16      	ldr	r3, [pc, #88]	@ (8001890 <MX_USART1_UART_Init+0x90>)
 8001838:	2200      	movs	r2, #0
 800183a:	621a      	str	r2, [r3, #32]
  huart1.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 800183c:	4b14      	ldr	r3, [pc, #80]	@ (8001890 <MX_USART1_UART_Init+0x90>)
 800183e:	2200      	movs	r2, #0
 8001840:	625a      	str	r2, [r3, #36]	@ 0x24
  huart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8001842:	4b13      	ldr	r3, [pc, #76]	@ (8001890 <MX_USART1_UART_Init+0x90>)
 8001844:	2200      	movs	r2, #0
 8001846:	629a      	str	r2, [r3, #40]	@ 0x28
  if (HAL_UART_Init(&huart1) != HAL_OK)
 8001848:	4811      	ldr	r0, [pc, #68]	@ (8001890 <MX_USART1_UART_Init+0x90>)
 800184a:	f004 fdb7 	bl	80063bc <HAL_UART_Init>
 800184e:	4603      	mov	r3, r0
 8001850:	2b00      	cmp	r3, #0
 8001852:	d001      	beq.n	8001858 <MX_USART1_UART_Init+0x58>
  {
    Error_Handler();
 8001854:	f7ff fce8 	bl	8001228 <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&huart1, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 8001858:	2100      	movs	r1, #0
 800185a:	480d      	ldr	r0, [pc, #52]	@ (8001890 <MX_USART1_UART_Init+0x90>)
 800185c:	f005 ff51 	bl	8007702 <HAL_UARTEx_SetTxFifoThreshold>
 8001860:	4603      	mov	r3, r0
 8001862:	2b00      	cmp	r3, #0
 8001864:	d001      	beq.n	800186a <MX_USART1_UART_Init+0x6a>
  {
    Error_Handler();
 8001866:	f7ff fcdf 	bl	8001228 <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&huart1, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 800186a:	2100      	movs	r1, #0
 800186c:	4808      	ldr	r0, [pc, #32]	@ (8001890 <MX_USART1_UART_Init+0x90>)
 800186e:	f005 ff86 	bl	800777e <HAL_UARTEx_SetRxFifoThreshold>
 8001872:	4603      	mov	r3, r0
 8001874:	2b00      	cmp	r3, #0
 8001876:	d001      	beq.n	800187c <MX_USART1_UART_Init+0x7c>
  {
    Error_Handler();
 8001878:	f7ff fcd6 	bl	8001228 <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&huart1) != HAL_OK)
 800187c:	4804      	ldr	r0, [pc, #16]	@ (8001890 <MX_USART1_UART_Init+0x90>)
 800187e:	f005 ff07 	bl	8007690 <HAL_UARTEx_DisableFifoMode>
 8001882:	4603      	mov	r3, r0
 8001884:	2b00      	cmp	r3, #0
 8001886:	d001      	beq.n	800188c <MX_USART1_UART_Init+0x8c>
  {
    Error_Handler();
 8001888:	f7ff fcce 	bl	8001228 <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 800188c:	bf00      	nop
 800188e:	bd80      	pop	{r7, pc}
 8001890:	240000e8 	.word	0x240000e8
 8001894:	40011000 	.word	0x40011000

08001898 <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 8001898:	b580      	push	{r7, lr}
 800189a:	b0ba      	sub	sp, #232	@ 0xe8
 800189c:	af00      	add	r7, sp, #0
 800189e:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80018a0:	f107 03d4 	add.w	r3, r7, #212	@ 0xd4
 80018a4:	2200      	movs	r2, #0
 80018a6:	601a      	str	r2, [r3, #0]
 80018a8:	605a      	str	r2, [r3, #4]
 80018aa:	609a      	str	r2, [r3, #8]
 80018ac:	60da      	str	r2, [r3, #12]
 80018ae:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 80018b0:	f107 0310 	add.w	r3, r7, #16
 80018b4:	22c0      	movs	r2, #192	@ 0xc0
 80018b6:	2100      	movs	r1, #0
 80018b8:	4618      	mov	r0, r3
 80018ba:	f006 f9e5 	bl	8007c88 <memset>
  if(uartHandle->Instance==USART1)
 80018be:	687b      	ldr	r3, [r7, #4]
 80018c0:	681b      	ldr	r3, [r3, #0]
 80018c2:	4a27      	ldr	r2, [pc, #156]	@ (8001960 <HAL_UART_MspInit+0xc8>)
 80018c4:	4293      	cmp	r3, r2
 80018c6:	d146      	bne.n	8001956 <HAL_UART_MspInit+0xbe>

  /* USER CODE END USART1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_USART1;
 80018c8:	f04f 0201 	mov.w	r2, #1
 80018cc:	f04f 0300 	mov.w	r3, #0
 80018d0:	e9c7 2304 	strd	r2, r3, [r7, #16]
    PeriphClkInitStruct.Usart16ClockSelection = RCC_USART16910CLKSOURCE_D2PCLK2;
 80018d4:	2300      	movs	r3, #0
 80018d6:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 80018da:	f107 0310 	add.w	r3, r7, #16
 80018de:	4618      	mov	r0, r3
 80018e0:	f002 ff8c 	bl	80047fc <HAL_RCCEx_PeriphCLKConfig>
 80018e4:	4603      	mov	r3, r0
 80018e6:	2b00      	cmp	r3, #0
 80018e8:	d001      	beq.n	80018ee <HAL_UART_MspInit+0x56>
    {
      Error_Handler();
 80018ea:	f7ff fc9d 	bl	8001228 <Error_Handler>
    }

    /* USART1 clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 80018ee:	4b1d      	ldr	r3, [pc, #116]	@ (8001964 <HAL_UART_MspInit+0xcc>)
 80018f0:	f8d3 3150 	ldr.w	r3, [r3, #336]	@ 0x150
 80018f4:	4a1b      	ldr	r2, [pc, #108]	@ (8001964 <HAL_UART_MspInit+0xcc>)
 80018f6:	f043 0310 	orr.w	r3, r3, #16
 80018fa:	f8c2 3150 	str.w	r3, [r2, #336]	@ 0x150
 80018fe:	4b19      	ldr	r3, [pc, #100]	@ (8001964 <HAL_UART_MspInit+0xcc>)
 8001900:	f8d3 3150 	ldr.w	r3, [r3, #336]	@ 0x150
 8001904:	f003 0310 	and.w	r3, r3, #16
 8001908:	60fb      	str	r3, [r7, #12]
 800190a:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 800190c:	4b15      	ldr	r3, [pc, #84]	@ (8001964 <HAL_UART_MspInit+0xcc>)
 800190e:	f8d3 3140 	ldr.w	r3, [r3, #320]	@ 0x140
 8001912:	4a14      	ldr	r2, [pc, #80]	@ (8001964 <HAL_UART_MspInit+0xcc>)
 8001914:	f043 0302 	orr.w	r3, r3, #2
 8001918:	f8c2 3140 	str.w	r3, [r2, #320]	@ 0x140
 800191c:	4b11      	ldr	r3, [pc, #68]	@ (8001964 <HAL_UART_MspInit+0xcc>)
 800191e:	f8d3 3140 	ldr.w	r3, [r3, #320]	@ 0x140
 8001922:	f003 0302 	and.w	r3, r3, #2
 8001926:	60bb      	str	r3, [r7, #8]
 8001928:	68bb      	ldr	r3, [r7, #8]
    /**USART1 GPIO Configuration
    PB14     ------> USART1_TX
    PB15     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = dbgUART_TX_Pin|dbgUART_RX_Pin;
 800192a:	f44f 4340 	mov.w	r3, #49152	@ 0xc000
 800192e:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001932:	2302      	movs	r3, #2
 8001934:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001938:	2300      	movs	r3, #0
 800193a:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800193e:	2300      	movs	r3, #0
 8001940:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
    GPIO_InitStruct.Alternate = GPIO_AF4_USART1;
 8001944:	2304      	movs	r3, #4
 8001946:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800194a:	f107 03d4 	add.w	r3, r7, #212	@ 0xd4
 800194e:	4619      	mov	r1, r3
 8001950:	4805      	ldr	r0, [pc, #20]	@ (8001968 <HAL_UART_MspInit+0xd0>)
 8001952:	f000 f9e1 	bl	8001d18 <HAL_GPIO_Init>

  /* USER CODE BEGIN USART1_MspInit 1 */

  /* USER CODE END USART1_MspInit 1 */
  }
}
 8001956:	bf00      	nop
 8001958:	37e8      	adds	r7, #232	@ 0xe8
 800195a:	46bd      	mov	sp, r7
 800195c:	bd80      	pop	{r7, pc}
 800195e:	bf00      	nop
 8001960:	40011000 	.word	0x40011000
 8001964:	58024400 	.word	0x58024400
 8001968:	58020400 	.word	0x58020400

0800196c <__io_putchar>:
  }
}

/* USER CODE BEGIN 1 */
//printf to uart redirection
void __io_putchar(uint8_t ch) {
 800196c:	b580      	push	{r7, lr}
 800196e:	b082      	sub	sp, #8
 8001970:	af00      	add	r7, sp, #0
 8001972:	4603      	mov	r3, r0
 8001974:	71fb      	strb	r3, [r7, #7]
	HAL_UART_Transmit(&huart1, &ch, 1, 0xffff);
 8001976:	1df9      	adds	r1, r7, #7
 8001978:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 800197c:	2201      	movs	r2, #1
 800197e:	4803      	ldr	r0, [pc, #12]	@ (800198c <__io_putchar+0x20>)
 8001980:	f004 fd6c 	bl	800645c <HAL_UART_Transmit>
}
 8001984:	bf00      	nop
 8001986:	3708      	adds	r7, #8
 8001988:	46bd      	mov	sp, r7
 800198a:	bd80      	pop	{r7, pc}
 800198c:	240000e8 	.word	0x240000e8

08001990 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack      /* set stack pointer */
 8001990:	f8df d034 	ldr.w	sp, [pc, #52]	@ 80019c8 <LoopFillZerobss+0xe>

/* Call the clock system initialization function.*/
  bl  SystemInit
 8001994:	f7ff febc 	bl	8001710 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8001998:	480c      	ldr	r0, [pc, #48]	@ (80019cc <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 800199a:	490d      	ldr	r1, [pc, #52]	@ (80019d0 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 800199c:	4a0d      	ldr	r2, [pc, #52]	@ (80019d4 <LoopFillZerobss+0x1a>)
  movs r3, #0
 800199e:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80019a0:	e002      	b.n	80019a8 <LoopCopyDataInit>

080019a2 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80019a2:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80019a4:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80019a6:	3304      	adds	r3, #4

080019a8 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80019a8:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80019aa:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80019ac:	d3f9      	bcc.n	80019a2 <CopyDataInit>
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80019ae:	4a0a      	ldr	r2, [pc, #40]	@ (80019d8 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 80019b0:	4c0a      	ldr	r4, [pc, #40]	@ (80019dc <LoopFillZerobss+0x22>)
  movs r3, #0
 80019b2:	2300      	movs	r3, #0
  b LoopFillZerobss
 80019b4:	e001      	b.n	80019ba <LoopFillZerobss>

080019b6 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80019b6:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80019b8:	3204      	adds	r2, #4

080019ba <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80019ba:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80019bc:	d3fb      	bcc.n	80019b6 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 80019be:	f006 f9b7 	bl	8007d30 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 80019c2:	f7ff fb61 	bl	8001088 <main>
  bx  lr
 80019c6:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 80019c8:	24100000 	.word	0x24100000
  ldr r0, =_sdata
 80019cc:	24000000 	.word	0x24000000
  ldr r1, =_edata
 80019d0:	2400006c 	.word	0x2400006c
  ldr r2, =_sidata
 80019d4:	0800828c 	.word	0x0800828c
  ldr r2, =_sbss
 80019d8:	2400006c 	.word	0x2400006c
  ldr r4, =_ebss
 80019dc:	240002cc 	.word	0x240002cc

080019e0 <ADC_IRQHandler>:
 * @retval None
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 80019e0:	e7fe      	b.n	80019e0 <ADC_IRQHandler>
	...

080019e4 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80019e4:	b580      	push	{r7, lr}
 80019e6:	b082      	sub	sp, #8
 80019e8:	af00      	add	r7, sp, #0
   __HAL_ART_CONFIG_BASE_ADDRESS(0x08100000UL);  /* Configure the Cortex-M4 ART Base address to the Flash Bank 2 : */
   __HAL_ART_ENABLE();                           /* Enable the Cortex-M4 ART */
#endif /* DUAL_CORE &&  CORE_CM4 */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80019ea:	2003      	movs	r0, #3
 80019ec:	f000 f962 	bl	8001cb4 <HAL_NVIC_SetPriorityGrouping>

  /* Update the SystemCoreClock global variable */
#if defined(RCC_D1CFGR_D1CPRE)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE)>> RCC_D1CFGR_D1CPRE_Pos]) & 0x1FU);
#else
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_CDCPRE)>> RCC_CDCFGR1_CDCPRE_Pos]) & 0x1FU);
 80019f0:	f002 fd2e 	bl	8004450 <HAL_RCC_GetSysClockFreq>
 80019f4:	4602      	mov	r2, r0
 80019f6:	4b15      	ldr	r3, [pc, #84]	@ (8001a4c <HAL_Init+0x68>)
 80019f8:	699b      	ldr	r3, [r3, #24]
 80019fa:	0a1b      	lsrs	r3, r3, #8
 80019fc:	f003 030f 	and.w	r3, r3, #15
 8001a00:	4913      	ldr	r1, [pc, #76]	@ (8001a50 <HAL_Init+0x6c>)
 8001a02:	5ccb      	ldrb	r3, [r1, r3]
 8001a04:	f003 031f 	and.w	r3, r3, #31
 8001a08:	fa22 f303 	lsr.w	r3, r2, r3
 8001a0c:	607b      	str	r3, [r7, #4]

  /* Update the SystemD2Clock global variable */
#if defined(RCC_D1CFGR_HPRE)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE)>> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
#else
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_HPRE)>> RCC_CDCFGR1_HPRE_Pos]) & 0x1FU));
 8001a0e:	4b0f      	ldr	r3, [pc, #60]	@ (8001a4c <HAL_Init+0x68>)
 8001a10:	699b      	ldr	r3, [r3, #24]
 8001a12:	f003 030f 	and.w	r3, r3, #15
 8001a16:	4a0e      	ldr	r2, [pc, #56]	@ (8001a50 <HAL_Init+0x6c>)
 8001a18:	5cd3      	ldrb	r3, [r2, r3]
 8001a1a:	f003 031f 	and.w	r3, r3, #31
 8001a1e:	687a      	ldr	r2, [r7, #4]
 8001a20:	fa22 f303 	lsr.w	r3, r2, r3
 8001a24:	4a0b      	ldr	r2, [pc, #44]	@ (8001a54 <HAL_Init+0x70>)
 8001a26:	6013      	str	r3, [r2, #0]
#endif

#if defined(DUAL_CORE) && defined(CORE_CM4)
  SystemCoreClock = SystemD2Clock;
#else
  SystemCoreClock = common_system_clock;
 8001a28:	4a0b      	ldr	r2, [pc, #44]	@ (8001a58 <HAL_Init+0x74>)
 8001a2a:	687b      	ldr	r3, [r7, #4]
 8001a2c:	6013      	str	r3, [r2, #0]
#endif /* DUAL_CORE && CORE_CM4 */

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  if(HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8001a2e:	200f      	movs	r0, #15
 8001a30:	f000 f814 	bl	8001a5c <HAL_InitTick>
 8001a34:	4603      	mov	r3, r0
 8001a36:	2b00      	cmp	r3, #0
 8001a38:	d001      	beq.n	8001a3e <HAL_Init+0x5a>
  {
    return HAL_ERROR;
 8001a3a:	2301      	movs	r3, #1
 8001a3c:	e002      	b.n	8001a44 <HAL_Init+0x60>
  }

  /* Init the low level hardware */
  HAL_MspInit();
 8001a3e:	f7ff fd7b 	bl	8001538 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8001a42:	2300      	movs	r3, #0
}
 8001a44:	4618      	mov	r0, r3
 8001a46:	3708      	adds	r7, #8
 8001a48:	46bd      	mov	sp, r7
 8001a4a:	bd80      	pop	{r7, pc}
 8001a4c:	58024400 	.word	0x58024400
 8001a50:	08008244 	.word	0x08008244
 8001a54:	24000004 	.word	0x24000004
 8001a58:	24000000 	.word	0x24000000

08001a5c <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001a5c:	b580      	push	{r7, lr}
 8001a5e:	b082      	sub	sp, #8
 8001a60:	af00      	add	r7, sp, #0
 8001a62:	6078      	str	r0, [r7, #4]
  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that don't take the value zero)*/
  if((uint32_t)uwTickFreq == 0UL)
 8001a64:	4b15      	ldr	r3, [pc, #84]	@ (8001abc <HAL_InitTick+0x60>)
 8001a66:	781b      	ldrb	r3, [r3, #0]
 8001a68:	2b00      	cmp	r3, #0
 8001a6a:	d101      	bne.n	8001a70 <HAL_InitTick+0x14>
  {
    return HAL_ERROR;
 8001a6c:	2301      	movs	r3, #1
 8001a6e:	e021      	b.n	8001ab4 <HAL_InitTick+0x58>
  }

    /* Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000UL / (uint32_t)uwTickFreq)) > 0U)
 8001a70:	4b13      	ldr	r3, [pc, #76]	@ (8001ac0 <HAL_InitTick+0x64>)
 8001a72:	681a      	ldr	r2, [r3, #0]
 8001a74:	4b11      	ldr	r3, [pc, #68]	@ (8001abc <HAL_InitTick+0x60>)
 8001a76:	781b      	ldrb	r3, [r3, #0]
 8001a78:	4619      	mov	r1, r3
 8001a7a:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8001a7e:	fbb3 f3f1 	udiv	r3, r3, r1
 8001a82:	fbb2 f3f3 	udiv	r3, r2, r3
 8001a86:	4618      	mov	r0, r3
 8001a88:	f000 f939 	bl	8001cfe <HAL_SYSTICK_Config>
 8001a8c:	4603      	mov	r3, r0
 8001a8e:	2b00      	cmp	r3, #0
 8001a90:	d001      	beq.n	8001a96 <HAL_InitTick+0x3a>
    {
      return HAL_ERROR;
 8001a92:	2301      	movs	r3, #1
 8001a94:	e00e      	b.n	8001ab4 <HAL_InitTick+0x58>
    }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8001a96:	687b      	ldr	r3, [r7, #4]
 8001a98:	2b0f      	cmp	r3, #15
 8001a9a:	d80a      	bhi.n	8001ab2 <HAL_InitTick+0x56>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8001a9c:	2200      	movs	r2, #0
 8001a9e:	6879      	ldr	r1, [r7, #4]
 8001aa0:	f04f 30ff 	mov.w	r0, #4294967295
 8001aa4:	f000 f911 	bl	8001cca <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8001aa8:	4a06      	ldr	r2, [pc, #24]	@ (8001ac4 <HAL_InitTick+0x68>)
 8001aaa:	687b      	ldr	r3, [r7, #4]
 8001aac:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8001aae:	2300      	movs	r3, #0
 8001ab0:	e000      	b.n	8001ab4 <HAL_InitTick+0x58>
    return HAL_ERROR;
 8001ab2:	2301      	movs	r3, #1
}
 8001ab4:	4618      	mov	r0, r3
 8001ab6:	3708      	adds	r7, #8
 8001ab8:	46bd      	mov	sp, r7
 8001aba:	bd80      	pop	{r7, pc}
 8001abc:	2400000c 	.word	0x2400000c
 8001ac0:	24000000 	.word	0x24000000
 8001ac4:	24000008 	.word	0x24000008

08001ac8 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001ac8:	b480      	push	{r7}
 8001aca:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 8001acc:	4b06      	ldr	r3, [pc, #24]	@ (8001ae8 <HAL_IncTick+0x20>)
 8001ace:	781b      	ldrb	r3, [r3, #0]
 8001ad0:	461a      	mov	r2, r3
 8001ad2:	4b06      	ldr	r3, [pc, #24]	@ (8001aec <HAL_IncTick+0x24>)
 8001ad4:	681b      	ldr	r3, [r3, #0]
 8001ad6:	4413      	add	r3, r2
 8001ad8:	4a04      	ldr	r2, [pc, #16]	@ (8001aec <HAL_IncTick+0x24>)
 8001ada:	6013      	str	r3, [r2, #0]
}
 8001adc:	bf00      	nop
 8001ade:	46bd      	mov	sp, r7
 8001ae0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ae4:	4770      	bx	lr
 8001ae6:	bf00      	nop
 8001ae8:	2400000c 	.word	0x2400000c
 8001aec:	2400017c 	.word	0x2400017c

08001af0 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001af0:	b480      	push	{r7}
 8001af2:	af00      	add	r7, sp, #0
  return uwTick;
 8001af4:	4b03      	ldr	r3, [pc, #12]	@ (8001b04 <HAL_GetTick+0x14>)
 8001af6:	681b      	ldr	r3, [r3, #0]
}
 8001af8:	4618      	mov	r0, r3
 8001afa:	46bd      	mov	sp, r7
 8001afc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b00:	4770      	bx	lr
 8001b02:	bf00      	nop
 8001b04:	2400017c 	.word	0x2400017c

08001b08 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8001b08:	b580      	push	{r7, lr}
 8001b0a:	b084      	sub	sp, #16
 8001b0c:	af00      	add	r7, sp, #0
 8001b0e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8001b10:	f7ff ffee 	bl	8001af0 <HAL_GetTick>
 8001b14:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8001b16:	687b      	ldr	r3, [r7, #4]
 8001b18:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8001b1a:	68fb      	ldr	r3, [r7, #12]
 8001b1c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001b20:	d005      	beq.n	8001b2e <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8001b22:	4b0a      	ldr	r3, [pc, #40]	@ (8001b4c <HAL_Delay+0x44>)
 8001b24:	781b      	ldrb	r3, [r3, #0]
 8001b26:	461a      	mov	r2, r3
 8001b28:	68fb      	ldr	r3, [r7, #12]
 8001b2a:	4413      	add	r3, r2
 8001b2c:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8001b2e:	bf00      	nop
 8001b30:	f7ff ffde 	bl	8001af0 <HAL_GetTick>
 8001b34:	4602      	mov	r2, r0
 8001b36:	68bb      	ldr	r3, [r7, #8]
 8001b38:	1ad3      	subs	r3, r2, r3
 8001b3a:	68fa      	ldr	r2, [r7, #12]
 8001b3c:	429a      	cmp	r2, r3
 8001b3e:	d8f7      	bhi.n	8001b30 <HAL_Delay+0x28>
  {
  }
}
 8001b40:	bf00      	nop
 8001b42:	bf00      	nop
 8001b44:	3710      	adds	r7, #16
 8001b46:	46bd      	mov	sp, r7
 8001b48:	bd80      	pop	{r7, pc}
 8001b4a:	bf00      	nop
 8001b4c:	2400000c 	.word	0x2400000c

08001b50 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001b50:	b480      	push	{r7}
 8001b52:	b085      	sub	sp, #20
 8001b54:	af00      	add	r7, sp, #0
 8001b56:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8001b58:	687b      	ldr	r3, [r7, #4]
 8001b5a:	f003 0307 	and.w	r3, r3, #7
 8001b5e:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8001b60:	4b0b      	ldr	r3, [pc, #44]	@ (8001b90 <__NVIC_SetPriorityGrouping+0x40>)
 8001b62:	68db      	ldr	r3, [r3, #12]
 8001b64:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8001b66:	68ba      	ldr	r2, [r7, #8]
 8001b68:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8001b6c:	4013      	ands	r3, r2
 8001b6e:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8001b70:	68fb      	ldr	r3, [r7, #12]
 8001b72:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8001b74:	68bb      	ldr	r3, [r7, #8]
 8001b76:	431a      	orrs	r2, r3
  reg_value  =  (reg_value                                   |
 8001b78:	4b06      	ldr	r3, [pc, #24]	@ (8001b94 <__NVIC_SetPriorityGrouping+0x44>)
 8001b7a:	4313      	orrs	r3, r2
 8001b7c:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8001b7e:	4a04      	ldr	r2, [pc, #16]	@ (8001b90 <__NVIC_SetPriorityGrouping+0x40>)
 8001b80:	68bb      	ldr	r3, [r7, #8]
 8001b82:	60d3      	str	r3, [r2, #12]
}
 8001b84:	bf00      	nop
 8001b86:	3714      	adds	r7, #20
 8001b88:	46bd      	mov	sp, r7
 8001b8a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b8e:	4770      	bx	lr
 8001b90:	e000ed00 	.word	0xe000ed00
 8001b94:	05fa0000 	.word	0x05fa0000

08001b98 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8001b98:	b480      	push	{r7}
 8001b9a:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8001b9c:	4b04      	ldr	r3, [pc, #16]	@ (8001bb0 <__NVIC_GetPriorityGrouping+0x18>)
 8001b9e:	68db      	ldr	r3, [r3, #12]
 8001ba0:	0a1b      	lsrs	r3, r3, #8
 8001ba2:	f003 0307 	and.w	r3, r3, #7
}
 8001ba6:	4618      	mov	r0, r3
 8001ba8:	46bd      	mov	sp, r7
 8001baa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001bae:	4770      	bx	lr
 8001bb0:	e000ed00 	.word	0xe000ed00

08001bb4 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8001bb4:	b480      	push	{r7}
 8001bb6:	b083      	sub	sp, #12
 8001bb8:	af00      	add	r7, sp, #0
 8001bba:	4603      	mov	r3, r0
 8001bbc:	6039      	str	r1, [r7, #0]
 8001bbe:	80fb      	strh	r3, [r7, #6]
  if ((int32_t)(IRQn) >= 0)
 8001bc0:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8001bc4:	2b00      	cmp	r3, #0
 8001bc6:	db0a      	blt.n	8001bde <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]                = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001bc8:	683b      	ldr	r3, [r7, #0]
 8001bca:	b2da      	uxtb	r2, r3
 8001bcc:	490c      	ldr	r1, [pc, #48]	@ (8001c00 <__NVIC_SetPriority+0x4c>)
 8001bce:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8001bd2:	0112      	lsls	r2, r2, #4
 8001bd4:	b2d2      	uxtb	r2, r2
 8001bd6:	440b      	add	r3, r1
 8001bd8:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8001bdc:	e00a      	b.n	8001bf4 <__NVIC_SetPriority+0x40>
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001bde:	683b      	ldr	r3, [r7, #0]
 8001be0:	b2da      	uxtb	r2, r3
 8001be2:	4908      	ldr	r1, [pc, #32]	@ (8001c04 <__NVIC_SetPriority+0x50>)
 8001be4:	88fb      	ldrh	r3, [r7, #6]
 8001be6:	f003 030f 	and.w	r3, r3, #15
 8001bea:	3b04      	subs	r3, #4
 8001bec:	0112      	lsls	r2, r2, #4
 8001bee:	b2d2      	uxtb	r2, r2
 8001bf0:	440b      	add	r3, r1
 8001bf2:	761a      	strb	r2, [r3, #24]
}
 8001bf4:	bf00      	nop
 8001bf6:	370c      	adds	r7, #12
 8001bf8:	46bd      	mov	sp, r7
 8001bfa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001bfe:	4770      	bx	lr
 8001c00:	e000e100 	.word	0xe000e100
 8001c04:	e000ed00 	.word	0xe000ed00

08001c08 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001c08:	b480      	push	{r7}
 8001c0a:	b089      	sub	sp, #36	@ 0x24
 8001c0c:	af00      	add	r7, sp, #0
 8001c0e:	60f8      	str	r0, [r7, #12]
 8001c10:	60b9      	str	r1, [r7, #8]
 8001c12:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8001c14:	68fb      	ldr	r3, [r7, #12]
 8001c16:	f003 0307 	and.w	r3, r3, #7
 8001c1a:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8001c1c:	69fb      	ldr	r3, [r7, #28]
 8001c1e:	f1c3 0307 	rsb	r3, r3, #7
 8001c22:	2b04      	cmp	r3, #4
 8001c24:	bf28      	it	cs
 8001c26:	2304      	movcs	r3, #4
 8001c28:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8001c2a:	69fb      	ldr	r3, [r7, #28]
 8001c2c:	3304      	adds	r3, #4
 8001c2e:	2b06      	cmp	r3, #6
 8001c30:	d902      	bls.n	8001c38 <NVIC_EncodePriority+0x30>
 8001c32:	69fb      	ldr	r3, [r7, #28]
 8001c34:	3b03      	subs	r3, #3
 8001c36:	e000      	b.n	8001c3a <NVIC_EncodePriority+0x32>
 8001c38:	2300      	movs	r3, #0
 8001c3a:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001c3c:	f04f 32ff 	mov.w	r2, #4294967295
 8001c40:	69bb      	ldr	r3, [r7, #24]
 8001c42:	fa02 f303 	lsl.w	r3, r2, r3
 8001c46:	43da      	mvns	r2, r3
 8001c48:	68bb      	ldr	r3, [r7, #8]
 8001c4a:	401a      	ands	r2, r3
 8001c4c:	697b      	ldr	r3, [r7, #20]
 8001c4e:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8001c50:	f04f 31ff 	mov.w	r1, #4294967295
 8001c54:	697b      	ldr	r3, [r7, #20]
 8001c56:	fa01 f303 	lsl.w	r3, r1, r3
 8001c5a:	43d9      	mvns	r1, r3
 8001c5c:	687b      	ldr	r3, [r7, #4]
 8001c5e:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001c60:	4313      	orrs	r3, r2
         );
}
 8001c62:	4618      	mov	r0, r3
 8001c64:	3724      	adds	r7, #36	@ 0x24
 8001c66:	46bd      	mov	sp, r7
 8001c68:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c6c:	4770      	bx	lr
	...

08001c70 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8001c70:	b580      	push	{r7, lr}
 8001c72:	b082      	sub	sp, #8
 8001c74:	af00      	add	r7, sp, #0
 8001c76:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8001c78:	687b      	ldr	r3, [r7, #4]
 8001c7a:	3b01      	subs	r3, #1
 8001c7c:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8001c80:	d301      	bcc.n	8001c86 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8001c82:	2301      	movs	r3, #1
 8001c84:	e00f      	b.n	8001ca6 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8001c86:	4a0a      	ldr	r2, [pc, #40]	@ (8001cb0 <SysTick_Config+0x40>)
 8001c88:	687b      	ldr	r3, [r7, #4]
 8001c8a:	3b01      	subs	r3, #1
 8001c8c:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8001c8e:	210f      	movs	r1, #15
 8001c90:	f04f 30ff 	mov.w	r0, #4294967295
 8001c94:	f7ff ff8e 	bl	8001bb4 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8001c98:	4b05      	ldr	r3, [pc, #20]	@ (8001cb0 <SysTick_Config+0x40>)
 8001c9a:	2200      	movs	r2, #0
 8001c9c:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8001c9e:	4b04      	ldr	r3, [pc, #16]	@ (8001cb0 <SysTick_Config+0x40>)
 8001ca0:	2207      	movs	r2, #7
 8001ca2:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8001ca4:	2300      	movs	r3, #0
}
 8001ca6:	4618      	mov	r0, r3
 8001ca8:	3708      	adds	r7, #8
 8001caa:	46bd      	mov	sp, r7
 8001cac:	bd80      	pop	{r7, pc}
 8001cae:	bf00      	nop
 8001cb0:	e000e010 	.word	0xe000e010

08001cb4 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001cb4:	b580      	push	{r7, lr}
 8001cb6:	b082      	sub	sp, #8
 8001cb8:	af00      	add	r7, sp, #0
 8001cba:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8001cbc:	6878      	ldr	r0, [r7, #4]
 8001cbe:	f7ff ff47 	bl	8001b50 <__NVIC_SetPriorityGrouping>
}
 8001cc2:	bf00      	nop
 8001cc4:	3708      	adds	r7, #8
 8001cc6:	46bd      	mov	sp, r7
 8001cc8:	bd80      	pop	{r7, pc}

08001cca <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001cca:	b580      	push	{r7, lr}
 8001ccc:	b086      	sub	sp, #24
 8001cce:	af00      	add	r7, sp, #0
 8001cd0:	4603      	mov	r3, r0
 8001cd2:	60b9      	str	r1, [r7, #8]
 8001cd4:	607a      	str	r2, [r7, #4]
 8001cd6:	81fb      	strh	r3, [r7, #14]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 8001cd8:	f7ff ff5e 	bl	8001b98 <__NVIC_GetPriorityGrouping>
 8001cdc:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8001cde:	687a      	ldr	r2, [r7, #4]
 8001ce0:	68b9      	ldr	r1, [r7, #8]
 8001ce2:	6978      	ldr	r0, [r7, #20]
 8001ce4:	f7ff ff90 	bl	8001c08 <NVIC_EncodePriority>
 8001ce8:	4602      	mov	r2, r0
 8001cea:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 8001cee:	4611      	mov	r1, r2
 8001cf0:	4618      	mov	r0, r3
 8001cf2:	f7ff ff5f 	bl	8001bb4 <__NVIC_SetPriority>
}
 8001cf6:	bf00      	nop
 8001cf8:	3718      	adds	r7, #24
 8001cfa:	46bd      	mov	sp, r7
 8001cfc:	bd80      	pop	{r7, pc}

08001cfe <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status   - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8001cfe:	b580      	push	{r7, lr}
 8001d00:	b082      	sub	sp, #8
 8001d02:	af00      	add	r7, sp, #0
 8001d04:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8001d06:	6878      	ldr	r0, [r7, #4]
 8001d08:	f7ff ffb2 	bl	8001c70 <SysTick_Config>
 8001d0c:	4603      	mov	r3, r0
}
 8001d0e:	4618      	mov	r0, r3
 8001d10:	3708      	adds	r7, #8
 8001d12:	46bd      	mov	sp, r7
 8001d14:	bd80      	pop	{r7, pc}
	...

08001d18 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8001d18:	b480      	push	{r7}
 8001d1a:	b089      	sub	sp, #36	@ 0x24
 8001d1c:	af00      	add	r7, sp, #0
 8001d1e:	6078      	str	r0, [r7, #4]
 8001d20:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00U;
 8001d22:	2300      	movs	r3, #0
 8001d24:	61fb      	str	r3, [r7, #28]
  EXTI_Core_TypeDef *EXTI_CurrentCPU;

#if defined(DUAL_CORE) && defined(CORE_CM4)
  EXTI_CurrentCPU = EXTI_D2; /* EXTI for CM4 CPU */
#else
  EXTI_CurrentCPU = EXTI_D1; /* EXTI for CM7 CPU */
 8001d26:	4b89      	ldr	r3, [pc, #548]	@ (8001f4c <HAL_GPIO_Init+0x234>)
 8001d28:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00U)
 8001d2a:	e194      	b.n	8002056 <HAL_GPIO_Init+0x33e>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1UL << position);
 8001d2c:	683b      	ldr	r3, [r7, #0]
 8001d2e:	681a      	ldr	r2, [r3, #0]
 8001d30:	2101      	movs	r1, #1
 8001d32:	69fb      	ldr	r3, [r7, #28]
 8001d34:	fa01 f303 	lsl.w	r3, r1, r3
 8001d38:	4013      	ands	r3, r2
 8001d3a:	613b      	str	r3, [r7, #16]

    if (iocurrent != 0x00U)
 8001d3c:	693b      	ldr	r3, [r7, #16]
 8001d3e:	2b00      	cmp	r3, #0
 8001d40:	f000 8186 	beq.w	8002050 <HAL_GPIO_Init+0x338>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8001d44:	683b      	ldr	r3, [r7, #0]
 8001d46:	685b      	ldr	r3, [r3, #4]
 8001d48:	f003 0303 	and.w	r3, r3, #3
 8001d4c:	2b01      	cmp	r3, #1
 8001d4e:	d005      	beq.n	8001d5c <HAL_GPIO_Init+0x44>
 8001d50:	683b      	ldr	r3, [r7, #0]
 8001d52:	685b      	ldr	r3, [r3, #4]
 8001d54:	f003 0303 	and.w	r3, r3, #3
 8001d58:	2b02      	cmp	r3, #2
 8001d5a:	d130      	bne.n	8001dbe <HAL_GPIO_Init+0xa6>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));

        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8001d5c:	687b      	ldr	r3, [r7, #4]
 8001d5e:	689b      	ldr	r3, [r3, #8]
 8001d60:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2U));
 8001d62:	69fb      	ldr	r3, [r7, #28]
 8001d64:	005b      	lsls	r3, r3, #1
 8001d66:	2203      	movs	r2, #3
 8001d68:	fa02 f303 	lsl.w	r3, r2, r3
 8001d6c:	43db      	mvns	r3, r3
 8001d6e:	69ba      	ldr	r2, [r7, #24]
 8001d70:	4013      	ands	r3, r2
 8001d72:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8001d74:	683b      	ldr	r3, [r7, #0]
 8001d76:	68da      	ldr	r2, [r3, #12]
 8001d78:	69fb      	ldr	r3, [r7, #28]
 8001d7a:	005b      	lsls	r3, r3, #1
 8001d7c:	fa02 f303 	lsl.w	r3, r2, r3
 8001d80:	69ba      	ldr	r2, [r7, #24]
 8001d82:	4313      	orrs	r3, r2
 8001d84:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8001d86:	687b      	ldr	r3, [r7, #4]
 8001d88:	69ba      	ldr	r2, [r7, #24]
 8001d8a:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8001d8c:	687b      	ldr	r3, [r7, #4]
 8001d8e:	685b      	ldr	r3, [r3, #4]
 8001d90:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 8001d92:	2201      	movs	r2, #1
 8001d94:	69fb      	ldr	r3, [r7, #28]
 8001d96:	fa02 f303 	lsl.w	r3, r2, r3
 8001d9a:	43db      	mvns	r3, r3
 8001d9c:	69ba      	ldr	r2, [r7, #24]
 8001d9e:	4013      	ands	r3, r2
 8001da0:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8001da2:	683b      	ldr	r3, [r7, #0]
 8001da4:	685b      	ldr	r3, [r3, #4]
 8001da6:	091b      	lsrs	r3, r3, #4
 8001da8:	f003 0201 	and.w	r2, r3, #1
 8001dac:	69fb      	ldr	r3, [r7, #28]
 8001dae:	fa02 f303 	lsl.w	r3, r2, r3
 8001db2:	69ba      	ldr	r2, [r7, #24]
 8001db4:	4313      	orrs	r3, r2
 8001db6:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8001db8:	687b      	ldr	r3, [r7, #4]
 8001dba:	69ba      	ldr	r2, [r7, #24]
 8001dbc:	605a      	str	r2, [r3, #4]
      }

      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8001dbe:	683b      	ldr	r3, [r7, #0]
 8001dc0:	685b      	ldr	r3, [r3, #4]
 8001dc2:	f003 0303 	and.w	r3, r3, #3
 8001dc6:	2b03      	cmp	r3, #3
 8001dc8:	d017      	beq.n	8001dfa <HAL_GPIO_Init+0xe2>
      {
       /* Check the Pull parameter */
       assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 8001dca:	687b      	ldr	r3, [r7, #4]
 8001dcc:	68db      	ldr	r3, [r3, #12]
 8001dce:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 8001dd0:	69fb      	ldr	r3, [r7, #28]
 8001dd2:	005b      	lsls	r3, r3, #1
 8001dd4:	2203      	movs	r2, #3
 8001dd6:	fa02 f303 	lsl.w	r3, r2, r3
 8001dda:	43db      	mvns	r3, r3
 8001ddc:	69ba      	ldr	r2, [r7, #24]
 8001dde:	4013      	ands	r3, r2
 8001de0:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Pull) << (position * 2U));
 8001de2:	683b      	ldr	r3, [r7, #0]
 8001de4:	689a      	ldr	r2, [r3, #8]
 8001de6:	69fb      	ldr	r3, [r7, #28]
 8001de8:	005b      	lsls	r3, r3, #1
 8001dea:	fa02 f303 	lsl.w	r3, r2, r3
 8001dee:	69ba      	ldr	r2, [r7, #24]
 8001df0:	4313      	orrs	r3, r2
 8001df2:	61bb      	str	r3, [r7, #24]
      GPIOx->PUPDR = temp;
 8001df4:	687b      	ldr	r3, [r7, #4]
 8001df6:	69ba      	ldr	r2, [r7, #24]
 8001df8:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8001dfa:	683b      	ldr	r3, [r7, #0]
 8001dfc:	685b      	ldr	r3, [r3, #4]
 8001dfe:	f003 0303 	and.w	r3, r3, #3
 8001e02:	2b02      	cmp	r3, #2
 8001e04:	d123      	bne.n	8001e4e <HAL_GPIO_Init+0x136>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8001e06:	69fb      	ldr	r3, [r7, #28]
 8001e08:	08da      	lsrs	r2, r3, #3
 8001e0a:	687b      	ldr	r3, [r7, #4]
 8001e0c:	3208      	adds	r2, #8
 8001e0e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8001e12:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((position & 0x07U) * 4U));
 8001e14:	69fb      	ldr	r3, [r7, #28]
 8001e16:	f003 0307 	and.w	r3, r3, #7
 8001e1a:	009b      	lsls	r3, r3, #2
 8001e1c:	220f      	movs	r2, #15
 8001e1e:	fa02 f303 	lsl.w	r3, r2, r3
 8001e22:	43db      	mvns	r3, r3
 8001e24:	69ba      	ldr	r2, [r7, #24]
 8001e26:	4013      	ands	r3, r2
 8001e28:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07U) * 4U));
 8001e2a:	683b      	ldr	r3, [r7, #0]
 8001e2c:	691a      	ldr	r2, [r3, #16]
 8001e2e:	69fb      	ldr	r3, [r7, #28]
 8001e30:	f003 0307 	and.w	r3, r3, #7
 8001e34:	009b      	lsls	r3, r3, #2
 8001e36:	fa02 f303 	lsl.w	r3, r2, r3
 8001e3a:	69ba      	ldr	r2, [r7, #24]
 8001e3c:	4313      	orrs	r3, r2
 8001e3e:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8001e40:	69fb      	ldr	r3, [r7, #28]
 8001e42:	08da      	lsrs	r2, r3, #3
 8001e44:	687b      	ldr	r3, [r7, #4]
 8001e46:	3208      	adds	r2, #8
 8001e48:	69b9      	ldr	r1, [r7, #24]
 8001e4a:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8001e4e:	687b      	ldr	r3, [r7, #4]
 8001e50:	681b      	ldr	r3, [r3, #0]
 8001e52:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2U));
 8001e54:	69fb      	ldr	r3, [r7, #28]
 8001e56:	005b      	lsls	r3, r3, #1
 8001e58:	2203      	movs	r2, #3
 8001e5a:	fa02 f303 	lsl.w	r3, r2, r3
 8001e5e:	43db      	mvns	r3, r3
 8001e60:	69ba      	ldr	r2, [r7, #24]
 8001e62:	4013      	ands	r3, r2
 8001e64:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8001e66:	683b      	ldr	r3, [r7, #0]
 8001e68:	685b      	ldr	r3, [r3, #4]
 8001e6a:	f003 0203 	and.w	r2, r3, #3
 8001e6e:	69fb      	ldr	r3, [r7, #28]
 8001e70:	005b      	lsls	r3, r3, #1
 8001e72:	fa02 f303 	lsl.w	r3, r2, r3
 8001e76:	69ba      	ldr	r2, [r7, #24]
 8001e78:	4313      	orrs	r3, r2
 8001e7a:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8001e7c:	687b      	ldr	r3, [r7, #4]
 8001e7e:	69ba      	ldr	r2, [r7, #24]
 8001e80:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8001e82:	683b      	ldr	r3, [r7, #0]
 8001e84:	685b      	ldr	r3, [r3, #4]
 8001e86:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8001e8a:	2b00      	cmp	r3, #0
 8001e8c:	f000 80e0 	beq.w	8002050 <HAL_GPIO_Init+0x338>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001e90:	4b2f      	ldr	r3, [pc, #188]	@ (8001f50 <HAL_GPIO_Init+0x238>)
 8001e92:	f8d3 3154 	ldr.w	r3, [r3, #340]	@ 0x154
 8001e96:	4a2e      	ldr	r2, [pc, #184]	@ (8001f50 <HAL_GPIO_Init+0x238>)
 8001e98:	f043 0302 	orr.w	r3, r3, #2
 8001e9c:	f8c2 3154 	str.w	r3, [r2, #340]	@ 0x154
 8001ea0:	4b2b      	ldr	r3, [pc, #172]	@ (8001f50 <HAL_GPIO_Init+0x238>)
 8001ea2:	f8d3 3154 	ldr.w	r3, [r3, #340]	@ 0x154
 8001ea6:	f003 0302 	and.w	r3, r3, #2
 8001eaa:	60fb      	str	r3, [r7, #12]
 8001eac:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8001eae:	4a29      	ldr	r2, [pc, #164]	@ (8001f54 <HAL_GPIO_Init+0x23c>)
 8001eb0:	69fb      	ldr	r3, [r7, #28]
 8001eb2:	089b      	lsrs	r3, r3, #2
 8001eb4:	3302      	adds	r3, #2
 8001eb6:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001eba:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FUL << (4U * (position & 0x03U)));
 8001ebc:	69fb      	ldr	r3, [r7, #28]
 8001ebe:	f003 0303 	and.w	r3, r3, #3
 8001ec2:	009b      	lsls	r3, r3, #2
 8001ec4:	220f      	movs	r2, #15
 8001ec6:	fa02 f303 	lsl.w	r3, r2, r3
 8001eca:	43db      	mvns	r3, r3
 8001ecc:	69ba      	ldr	r2, [r7, #24]
 8001ece:	4013      	ands	r3, r2
 8001ed0:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
 8001ed2:	687b      	ldr	r3, [r7, #4]
 8001ed4:	4a20      	ldr	r2, [pc, #128]	@ (8001f58 <HAL_GPIO_Init+0x240>)
 8001ed6:	4293      	cmp	r3, r2
 8001ed8:	d052      	beq.n	8001f80 <HAL_GPIO_Init+0x268>
 8001eda:	687b      	ldr	r3, [r7, #4]
 8001edc:	4a1f      	ldr	r2, [pc, #124]	@ (8001f5c <HAL_GPIO_Init+0x244>)
 8001ede:	4293      	cmp	r3, r2
 8001ee0:	d031      	beq.n	8001f46 <HAL_GPIO_Init+0x22e>
 8001ee2:	687b      	ldr	r3, [r7, #4]
 8001ee4:	4a1e      	ldr	r2, [pc, #120]	@ (8001f60 <HAL_GPIO_Init+0x248>)
 8001ee6:	4293      	cmp	r3, r2
 8001ee8:	d02b      	beq.n	8001f42 <HAL_GPIO_Init+0x22a>
 8001eea:	687b      	ldr	r3, [r7, #4]
 8001eec:	4a1d      	ldr	r2, [pc, #116]	@ (8001f64 <HAL_GPIO_Init+0x24c>)
 8001eee:	4293      	cmp	r3, r2
 8001ef0:	d025      	beq.n	8001f3e <HAL_GPIO_Init+0x226>
 8001ef2:	687b      	ldr	r3, [r7, #4]
 8001ef4:	4a1c      	ldr	r2, [pc, #112]	@ (8001f68 <HAL_GPIO_Init+0x250>)
 8001ef6:	4293      	cmp	r3, r2
 8001ef8:	d01f      	beq.n	8001f3a <HAL_GPIO_Init+0x222>
 8001efa:	687b      	ldr	r3, [r7, #4]
 8001efc:	4a1b      	ldr	r2, [pc, #108]	@ (8001f6c <HAL_GPIO_Init+0x254>)
 8001efe:	4293      	cmp	r3, r2
 8001f00:	d019      	beq.n	8001f36 <HAL_GPIO_Init+0x21e>
 8001f02:	687b      	ldr	r3, [r7, #4]
 8001f04:	4a1a      	ldr	r2, [pc, #104]	@ (8001f70 <HAL_GPIO_Init+0x258>)
 8001f06:	4293      	cmp	r3, r2
 8001f08:	d013      	beq.n	8001f32 <HAL_GPIO_Init+0x21a>
 8001f0a:	687b      	ldr	r3, [r7, #4]
 8001f0c:	4a19      	ldr	r2, [pc, #100]	@ (8001f74 <HAL_GPIO_Init+0x25c>)
 8001f0e:	4293      	cmp	r3, r2
 8001f10:	d00d      	beq.n	8001f2e <HAL_GPIO_Init+0x216>
 8001f12:	687b      	ldr	r3, [r7, #4]
 8001f14:	4a18      	ldr	r2, [pc, #96]	@ (8001f78 <HAL_GPIO_Init+0x260>)
 8001f16:	4293      	cmp	r3, r2
 8001f18:	d007      	beq.n	8001f2a <HAL_GPIO_Init+0x212>
 8001f1a:	687b      	ldr	r3, [r7, #4]
 8001f1c:	4a17      	ldr	r2, [pc, #92]	@ (8001f7c <HAL_GPIO_Init+0x264>)
 8001f1e:	4293      	cmp	r3, r2
 8001f20:	d101      	bne.n	8001f26 <HAL_GPIO_Init+0x20e>
 8001f22:	2309      	movs	r3, #9
 8001f24:	e02d      	b.n	8001f82 <HAL_GPIO_Init+0x26a>
 8001f26:	230a      	movs	r3, #10
 8001f28:	e02b      	b.n	8001f82 <HAL_GPIO_Init+0x26a>
 8001f2a:	2308      	movs	r3, #8
 8001f2c:	e029      	b.n	8001f82 <HAL_GPIO_Init+0x26a>
 8001f2e:	2307      	movs	r3, #7
 8001f30:	e027      	b.n	8001f82 <HAL_GPIO_Init+0x26a>
 8001f32:	2306      	movs	r3, #6
 8001f34:	e025      	b.n	8001f82 <HAL_GPIO_Init+0x26a>
 8001f36:	2305      	movs	r3, #5
 8001f38:	e023      	b.n	8001f82 <HAL_GPIO_Init+0x26a>
 8001f3a:	2304      	movs	r3, #4
 8001f3c:	e021      	b.n	8001f82 <HAL_GPIO_Init+0x26a>
 8001f3e:	2303      	movs	r3, #3
 8001f40:	e01f      	b.n	8001f82 <HAL_GPIO_Init+0x26a>
 8001f42:	2302      	movs	r3, #2
 8001f44:	e01d      	b.n	8001f82 <HAL_GPIO_Init+0x26a>
 8001f46:	2301      	movs	r3, #1
 8001f48:	e01b      	b.n	8001f82 <HAL_GPIO_Init+0x26a>
 8001f4a:	bf00      	nop
 8001f4c:	58000080 	.word	0x58000080
 8001f50:	58024400 	.word	0x58024400
 8001f54:	58000400 	.word	0x58000400
 8001f58:	58020000 	.word	0x58020000
 8001f5c:	58020400 	.word	0x58020400
 8001f60:	58020800 	.word	0x58020800
 8001f64:	58020c00 	.word	0x58020c00
 8001f68:	58021000 	.word	0x58021000
 8001f6c:	58021400 	.word	0x58021400
 8001f70:	58021800 	.word	0x58021800
 8001f74:	58021c00 	.word	0x58021c00
 8001f78:	58022000 	.word	0x58022000
 8001f7c:	58022400 	.word	0x58022400
 8001f80:	2300      	movs	r3, #0
 8001f82:	69fa      	ldr	r2, [r7, #28]
 8001f84:	f002 0203 	and.w	r2, r2, #3
 8001f88:	0092      	lsls	r2, r2, #2
 8001f8a:	4093      	lsls	r3, r2
 8001f8c:	69ba      	ldr	r2, [r7, #24]
 8001f8e:	4313      	orrs	r3, r2
 8001f90:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8001f92:	4938      	ldr	r1, [pc, #224]	@ (8002074 <HAL_GPIO_Init+0x35c>)
 8001f94:	69fb      	ldr	r3, [r7, #28]
 8001f96:	089b      	lsrs	r3, r3, #2
 8001f98:	3302      	adds	r3, #2
 8001f9a:	69ba      	ldr	r2, [r7, #24]
 8001f9c:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 8001fa0:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8001fa4:	681b      	ldr	r3, [r3, #0]
 8001fa6:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 8001fa8:	693b      	ldr	r3, [r7, #16]
 8001faa:	43db      	mvns	r3, r3
 8001fac:	69ba      	ldr	r2, [r7, #24]
 8001fae:	4013      	ands	r3, r2
 8001fb0:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8001fb2:	683b      	ldr	r3, [r7, #0]
 8001fb4:	685b      	ldr	r3, [r3, #4]
 8001fb6:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8001fba:	2b00      	cmp	r3, #0
 8001fbc:	d003      	beq.n	8001fc6 <HAL_GPIO_Init+0x2ae>
        {
          temp |= iocurrent;
 8001fbe:	69ba      	ldr	r2, [r7, #24]
 8001fc0:	693b      	ldr	r3, [r7, #16]
 8001fc2:	4313      	orrs	r3, r2
 8001fc4:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR1 = temp;
 8001fc6:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8001fca:	69bb      	ldr	r3, [r7, #24]
 8001fcc:	6013      	str	r3, [r2, #0]

        temp = EXTI->FTSR1;
 8001fce:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8001fd2:	685b      	ldr	r3, [r3, #4]
 8001fd4:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 8001fd6:	693b      	ldr	r3, [r7, #16]
 8001fd8:	43db      	mvns	r3, r3
 8001fda:	69ba      	ldr	r2, [r7, #24]
 8001fdc:	4013      	ands	r3, r2
 8001fde:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8001fe0:	683b      	ldr	r3, [r7, #0]
 8001fe2:	685b      	ldr	r3, [r3, #4]
 8001fe4:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8001fe8:	2b00      	cmp	r3, #0
 8001fea:	d003      	beq.n	8001ff4 <HAL_GPIO_Init+0x2dc>
        {
          temp |= iocurrent;
 8001fec:	69ba      	ldr	r2, [r7, #24]
 8001fee:	693b      	ldr	r3, [r7, #16]
 8001ff0:	4313      	orrs	r3, r2
 8001ff2:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR1 = temp;
 8001ff4:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8001ff8:	69bb      	ldr	r3, [r7, #24]
 8001ffa:	6053      	str	r3, [r2, #4]

        temp = EXTI_CurrentCPU->EMR1;
 8001ffc:	697b      	ldr	r3, [r7, #20]
 8001ffe:	685b      	ldr	r3, [r3, #4]
 8002000:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 8002002:	693b      	ldr	r3, [r7, #16]
 8002004:	43db      	mvns	r3, r3
 8002006:	69ba      	ldr	r2, [r7, #24]
 8002008:	4013      	ands	r3, r2
 800200a:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 800200c:	683b      	ldr	r3, [r7, #0]
 800200e:	685b      	ldr	r3, [r3, #4]
 8002010:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002014:	2b00      	cmp	r3, #0
 8002016:	d003      	beq.n	8002020 <HAL_GPIO_Init+0x308>
        {
          temp |= iocurrent;
 8002018:	69ba      	ldr	r2, [r7, #24]
 800201a:	693b      	ldr	r3, [r7, #16]
 800201c:	4313      	orrs	r3, r2
 800201e:	61bb      	str	r3, [r7, #24]
        }
        EXTI_CurrentCPU->EMR1 = temp;
 8002020:	697b      	ldr	r3, [r7, #20]
 8002022:	69ba      	ldr	r2, [r7, #24]
 8002024:	605a      	str	r2, [r3, #4]

        /* Clear EXTI line configuration */
        temp = EXTI_CurrentCPU->IMR1;
 8002026:	697b      	ldr	r3, [r7, #20]
 8002028:	681b      	ldr	r3, [r3, #0]
 800202a:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 800202c:	693b      	ldr	r3, [r7, #16]
 800202e:	43db      	mvns	r3, r3
 8002030:	69ba      	ldr	r2, [r7, #24]
 8002032:	4013      	ands	r3, r2
 8002034:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8002036:	683b      	ldr	r3, [r7, #0]
 8002038:	685b      	ldr	r3, [r3, #4]
 800203a:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800203e:	2b00      	cmp	r3, #0
 8002040:	d003      	beq.n	800204a <HAL_GPIO_Init+0x332>
        {
          temp |= iocurrent;
 8002042:	69ba      	ldr	r2, [r7, #24]
 8002044:	693b      	ldr	r3, [r7, #16]
 8002046:	4313      	orrs	r3, r2
 8002048:	61bb      	str	r3, [r7, #24]
        }
        EXTI_CurrentCPU->IMR1 = temp;
 800204a:	697b      	ldr	r3, [r7, #20]
 800204c:	69ba      	ldr	r2, [r7, #24]
 800204e:	601a      	str	r2, [r3, #0]
      }
    }

    position++;
 8002050:	69fb      	ldr	r3, [r7, #28]
 8002052:	3301      	adds	r3, #1
 8002054:	61fb      	str	r3, [r7, #28]
  while (((GPIO_Init->Pin) >> position) != 0x00U)
 8002056:	683b      	ldr	r3, [r7, #0]
 8002058:	681a      	ldr	r2, [r3, #0]
 800205a:	69fb      	ldr	r3, [r7, #28]
 800205c:	fa22 f303 	lsr.w	r3, r2, r3
 8002060:	2b00      	cmp	r3, #0
 8002062:	f47f ae63 	bne.w	8001d2c <HAL_GPIO_Init+0x14>
  }
}
 8002066:	bf00      	nop
 8002068:	bf00      	nop
 800206a:	3724      	adds	r7, #36	@ 0x24
 800206c:	46bd      	mov	sp, r7
 800206e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002072:	4770      	bx	lr
 8002074:	58000400 	.word	0x58000400

08002078 <HAL_GPIO_DeInit>:
  * @param  GPIO_Pin: specifies the port bit to be written.
  *          This parameter can be one of GPIO_PIN_x where x can be (0..15).
  * @retval None
  */
void HAL_GPIO_DeInit(GPIO_TypeDef  *GPIOx, uint32_t GPIO_Pin)
{
 8002078:	b480      	push	{r7}
 800207a:	b087      	sub	sp, #28
 800207c:	af00      	add	r7, sp, #0
 800207e:	6078      	str	r0, [r7, #4]
 8002080:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00U;
 8002082:	2300      	movs	r3, #0
 8002084:	617b      	str	r3, [r7, #20]
  EXTI_Core_TypeDef *EXTI_CurrentCPU;

#if defined(DUAL_CORE) && defined(CORE_CM4)
  EXTI_CurrentCPU = EXTI_D2; /* EXTI for CM4 CPU */
#else
  EXTI_CurrentCPU = EXTI_D1; /* EXTI for CM7 CPU */
 8002086:	4b75      	ldr	r3, [pc, #468]	@ (800225c <HAL_GPIO_DeInit+0x1e4>)
 8002088:	613b      	str	r3, [r7, #16]
  /* Check the parameters */
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* Configure the port pins */
  while ((GPIO_Pin >> position) != 0x00U)
 800208a:	e0d9      	b.n	8002240 <HAL_GPIO_DeInit+0x1c8>
  {
    /* Get current io position */
    iocurrent = GPIO_Pin & (1UL << position) ;
 800208c:	2201      	movs	r2, #1
 800208e:	697b      	ldr	r3, [r7, #20]
 8002090:	fa02 f303 	lsl.w	r3, r2, r3
 8002094:	683a      	ldr	r2, [r7, #0]
 8002096:	4013      	ands	r3, r2
 8002098:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00U)
 800209a:	68fb      	ldr	r3, [r7, #12]
 800209c:	2b00      	cmp	r3, #0
 800209e:	f000 80cc 	beq.w	800223a <HAL_GPIO_DeInit+0x1c2>
    {
      /*------------------------- EXTI Mode Configuration --------------------*/
      /* Clear the External Interrupt or Event for the current IO */
      tmp = SYSCFG->EXTICR[position >> 2U];
 80020a2:	4a6f      	ldr	r2, [pc, #444]	@ (8002260 <HAL_GPIO_DeInit+0x1e8>)
 80020a4:	697b      	ldr	r3, [r7, #20]
 80020a6:	089b      	lsrs	r3, r3, #2
 80020a8:	3302      	adds	r3, #2
 80020aa:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80020ae:	60bb      	str	r3, [r7, #8]
      tmp &= (0x0FUL << (4U * (position & 0x03U)));
 80020b0:	697b      	ldr	r3, [r7, #20]
 80020b2:	f003 0303 	and.w	r3, r3, #3
 80020b6:	009b      	lsls	r3, r3, #2
 80020b8:	220f      	movs	r2, #15
 80020ba:	fa02 f303 	lsl.w	r3, r2, r3
 80020be:	68ba      	ldr	r2, [r7, #8]
 80020c0:	4013      	ands	r3, r2
 80020c2:	60bb      	str	r3, [r7, #8]
      if (tmp == (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U))))
 80020c4:	687b      	ldr	r3, [r7, #4]
 80020c6:	4a67      	ldr	r2, [pc, #412]	@ (8002264 <HAL_GPIO_DeInit+0x1ec>)
 80020c8:	4293      	cmp	r3, r2
 80020ca:	d037      	beq.n	800213c <HAL_GPIO_DeInit+0xc4>
 80020cc:	687b      	ldr	r3, [r7, #4]
 80020ce:	4a66      	ldr	r2, [pc, #408]	@ (8002268 <HAL_GPIO_DeInit+0x1f0>)
 80020d0:	4293      	cmp	r3, r2
 80020d2:	d031      	beq.n	8002138 <HAL_GPIO_DeInit+0xc0>
 80020d4:	687b      	ldr	r3, [r7, #4]
 80020d6:	4a65      	ldr	r2, [pc, #404]	@ (800226c <HAL_GPIO_DeInit+0x1f4>)
 80020d8:	4293      	cmp	r3, r2
 80020da:	d02b      	beq.n	8002134 <HAL_GPIO_DeInit+0xbc>
 80020dc:	687b      	ldr	r3, [r7, #4]
 80020de:	4a64      	ldr	r2, [pc, #400]	@ (8002270 <HAL_GPIO_DeInit+0x1f8>)
 80020e0:	4293      	cmp	r3, r2
 80020e2:	d025      	beq.n	8002130 <HAL_GPIO_DeInit+0xb8>
 80020e4:	687b      	ldr	r3, [r7, #4]
 80020e6:	4a63      	ldr	r2, [pc, #396]	@ (8002274 <HAL_GPIO_DeInit+0x1fc>)
 80020e8:	4293      	cmp	r3, r2
 80020ea:	d01f      	beq.n	800212c <HAL_GPIO_DeInit+0xb4>
 80020ec:	687b      	ldr	r3, [r7, #4]
 80020ee:	4a62      	ldr	r2, [pc, #392]	@ (8002278 <HAL_GPIO_DeInit+0x200>)
 80020f0:	4293      	cmp	r3, r2
 80020f2:	d019      	beq.n	8002128 <HAL_GPIO_DeInit+0xb0>
 80020f4:	687b      	ldr	r3, [r7, #4]
 80020f6:	4a61      	ldr	r2, [pc, #388]	@ (800227c <HAL_GPIO_DeInit+0x204>)
 80020f8:	4293      	cmp	r3, r2
 80020fa:	d013      	beq.n	8002124 <HAL_GPIO_DeInit+0xac>
 80020fc:	687b      	ldr	r3, [r7, #4]
 80020fe:	4a60      	ldr	r2, [pc, #384]	@ (8002280 <HAL_GPIO_DeInit+0x208>)
 8002100:	4293      	cmp	r3, r2
 8002102:	d00d      	beq.n	8002120 <HAL_GPIO_DeInit+0xa8>
 8002104:	687b      	ldr	r3, [r7, #4]
 8002106:	4a5f      	ldr	r2, [pc, #380]	@ (8002284 <HAL_GPIO_DeInit+0x20c>)
 8002108:	4293      	cmp	r3, r2
 800210a:	d007      	beq.n	800211c <HAL_GPIO_DeInit+0xa4>
 800210c:	687b      	ldr	r3, [r7, #4]
 800210e:	4a5e      	ldr	r2, [pc, #376]	@ (8002288 <HAL_GPIO_DeInit+0x210>)
 8002110:	4293      	cmp	r3, r2
 8002112:	d101      	bne.n	8002118 <HAL_GPIO_DeInit+0xa0>
 8002114:	2309      	movs	r3, #9
 8002116:	e012      	b.n	800213e <HAL_GPIO_DeInit+0xc6>
 8002118:	230a      	movs	r3, #10
 800211a:	e010      	b.n	800213e <HAL_GPIO_DeInit+0xc6>
 800211c:	2308      	movs	r3, #8
 800211e:	e00e      	b.n	800213e <HAL_GPIO_DeInit+0xc6>
 8002120:	2307      	movs	r3, #7
 8002122:	e00c      	b.n	800213e <HAL_GPIO_DeInit+0xc6>
 8002124:	2306      	movs	r3, #6
 8002126:	e00a      	b.n	800213e <HAL_GPIO_DeInit+0xc6>
 8002128:	2305      	movs	r3, #5
 800212a:	e008      	b.n	800213e <HAL_GPIO_DeInit+0xc6>
 800212c:	2304      	movs	r3, #4
 800212e:	e006      	b.n	800213e <HAL_GPIO_DeInit+0xc6>
 8002130:	2303      	movs	r3, #3
 8002132:	e004      	b.n	800213e <HAL_GPIO_DeInit+0xc6>
 8002134:	2302      	movs	r3, #2
 8002136:	e002      	b.n	800213e <HAL_GPIO_DeInit+0xc6>
 8002138:	2301      	movs	r3, #1
 800213a:	e000      	b.n	800213e <HAL_GPIO_DeInit+0xc6>
 800213c:	2300      	movs	r3, #0
 800213e:	697a      	ldr	r2, [r7, #20]
 8002140:	f002 0203 	and.w	r2, r2, #3
 8002144:	0092      	lsls	r2, r2, #2
 8002146:	4093      	lsls	r3, r2
 8002148:	68ba      	ldr	r2, [r7, #8]
 800214a:	429a      	cmp	r2, r3
 800214c:	d136      	bne.n	80021bc <HAL_GPIO_DeInit+0x144>
      {
        /* Clear EXTI line configuration for Current CPU */
        EXTI_CurrentCPU->IMR1 &= ~(iocurrent);
 800214e:	693b      	ldr	r3, [r7, #16]
 8002150:	681a      	ldr	r2, [r3, #0]
 8002152:	68fb      	ldr	r3, [r7, #12]
 8002154:	43db      	mvns	r3, r3
 8002156:	401a      	ands	r2, r3
 8002158:	693b      	ldr	r3, [r7, #16]
 800215a:	601a      	str	r2, [r3, #0]
        EXTI_CurrentCPU->EMR1 &= ~(iocurrent);
 800215c:	693b      	ldr	r3, [r7, #16]
 800215e:	685a      	ldr	r2, [r3, #4]
 8002160:	68fb      	ldr	r3, [r7, #12]
 8002162:	43db      	mvns	r3, r3
 8002164:	401a      	ands	r2, r3
 8002166:	693b      	ldr	r3, [r7, #16]
 8002168:	605a      	str	r2, [r3, #4]

        /* Clear Rising Falling edge configuration */
        EXTI->FTSR1 &= ~(iocurrent);
 800216a:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800216e:	685a      	ldr	r2, [r3, #4]
 8002170:	68fb      	ldr	r3, [r7, #12]
 8002172:	43db      	mvns	r3, r3
 8002174:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 8002178:	4013      	ands	r3, r2
 800217a:	604b      	str	r3, [r1, #4]
        EXTI->RTSR1 &= ~(iocurrent);
 800217c:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8002180:	681a      	ldr	r2, [r3, #0]
 8002182:	68fb      	ldr	r3, [r7, #12]
 8002184:	43db      	mvns	r3, r3
 8002186:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 800218a:	4013      	ands	r3, r2
 800218c:	600b      	str	r3, [r1, #0]

        tmp = 0x0FUL << (4U * (position & 0x03U));
 800218e:	697b      	ldr	r3, [r7, #20]
 8002190:	f003 0303 	and.w	r3, r3, #3
 8002194:	009b      	lsls	r3, r3, #2
 8002196:	220f      	movs	r2, #15
 8002198:	fa02 f303 	lsl.w	r3, r2, r3
 800219c:	60bb      	str	r3, [r7, #8]
        SYSCFG->EXTICR[position >> 2U] &= ~tmp;
 800219e:	4a30      	ldr	r2, [pc, #192]	@ (8002260 <HAL_GPIO_DeInit+0x1e8>)
 80021a0:	697b      	ldr	r3, [r7, #20]
 80021a2:	089b      	lsrs	r3, r3, #2
 80021a4:	3302      	adds	r3, #2
 80021a6:	f852 1023 	ldr.w	r1, [r2, r3, lsl #2]
 80021aa:	68bb      	ldr	r3, [r7, #8]
 80021ac:	43da      	mvns	r2, r3
 80021ae:	482c      	ldr	r0, [pc, #176]	@ (8002260 <HAL_GPIO_DeInit+0x1e8>)
 80021b0:	697b      	ldr	r3, [r7, #20]
 80021b2:	089b      	lsrs	r3, r3, #2
 80021b4:	400a      	ands	r2, r1
 80021b6:	3302      	adds	r3, #2
 80021b8:	f840 2023 	str.w	r2, [r0, r3, lsl #2]
      }

      /*------------------------- GPIO Mode Configuration --------------------*/
      /* Configure IO in Analog Mode */
      GPIOx->MODER |= (GPIO_MODER_MODE0 << (position * 2U));
 80021bc:	687b      	ldr	r3, [r7, #4]
 80021be:	681a      	ldr	r2, [r3, #0]
 80021c0:	697b      	ldr	r3, [r7, #20]
 80021c2:	005b      	lsls	r3, r3, #1
 80021c4:	2103      	movs	r1, #3
 80021c6:	fa01 f303 	lsl.w	r3, r1, r3
 80021ca:	431a      	orrs	r2, r3
 80021cc:	687b      	ldr	r3, [r7, #4]
 80021ce:	601a      	str	r2, [r3, #0]

      /* Configure the default Alternate Function in current IO */
      GPIOx->AFR[position >> 3U] &= ~(0xFU << ((position & 0x07U) * 4U)) ;
 80021d0:	697b      	ldr	r3, [r7, #20]
 80021d2:	08da      	lsrs	r2, r3, #3
 80021d4:	687b      	ldr	r3, [r7, #4]
 80021d6:	3208      	adds	r2, #8
 80021d8:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 80021dc:	697b      	ldr	r3, [r7, #20]
 80021de:	f003 0307 	and.w	r3, r3, #7
 80021e2:	009b      	lsls	r3, r3, #2
 80021e4:	220f      	movs	r2, #15
 80021e6:	fa02 f303 	lsl.w	r3, r2, r3
 80021ea:	43db      	mvns	r3, r3
 80021ec:	697a      	ldr	r2, [r7, #20]
 80021ee:	08d2      	lsrs	r2, r2, #3
 80021f0:	4019      	ands	r1, r3
 80021f2:	687b      	ldr	r3, [r7, #4]
 80021f4:	3208      	adds	r2, #8
 80021f6:	f843 1022 	str.w	r1, [r3, r2, lsl #2]

      /* Deactivate the Pull-up and Pull-down resistor for the current IO */
      GPIOx->PUPDR &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 80021fa:	687b      	ldr	r3, [r7, #4]
 80021fc:	68da      	ldr	r2, [r3, #12]
 80021fe:	697b      	ldr	r3, [r7, #20]
 8002200:	005b      	lsls	r3, r3, #1
 8002202:	2103      	movs	r1, #3
 8002204:	fa01 f303 	lsl.w	r3, r1, r3
 8002208:	43db      	mvns	r3, r3
 800220a:	401a      	ands	r2, r3
 800220c:	687b      	ldr	r3, [r7, #4]
 800220e:	60da      	str	r2, [r3, #12]

      /* Configure the default value IO Output Type */
      GPIOx->OTYPER  &= ~(GPIO_OTYPER_OT0 << position) ;
 8002210:	687b      	ldr	r3, [r7, #4]
 8002212:	685a      	ldr	r2, [r3, #4]
 8002214:	2101      	movs	r1, #1
 8002216:	697b      	ldr	r3, [r7, #20]
 8002218:	fa01 f303 	lsl.w	r3, r1, r3
 800221c:	43db      	mvns	r3, r3
 800221e:	401a      	ands	r2, r3
 8002220:	687b      	ldr	r3, [r7, #4]
 8002222:	605a      	str	r2, [r3, #4]

      /* Configure the default value for IO Speed */
      GPIOx->OSPEEDR &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2U));
 8002224:	687b      	ldr	r3, [r7, #4]
 8002226:	689a      	ldr	r2, [r3, #8]
 8002228:	697b      	ldr	r3, [r7, #20]
 800222a:	005b      	lsls	r3, r3, #1
 800222c:	2103      	movs	r1, #3
 800222e:	fa01 f303 	lsl.w	r3, r1, r3
 8002232:	43db      	mvns	r3, r3
 8002234:	401a      	ands	r2, r3
 8002236:	687b      	ldr	r3, [r7, #4]
 8002238:	609a      	str	r2, [r3, #8]
    }

    position++;
 800223a:	697b      	ldr	r3, [r7, #20]
 800223c:	3301      	adds	r3, #1
 800223e:	617b      	str	r3, [r7, #20]
  while ((GPIO_Pin >> position) != 0x00U)
 8002240:	683a      	ldr	r2, [r7, #0]
 8002242:	697b      	ldr	r3, [r7, #20]
 8002244:	fa22 f303 	lsr.w	r3, r2, r3
 8002248:	2b00      	cmp	r3, #0
 800224a:	f47f af1f 	bne.w	800208c <HAL_GPIO_DeInit+0x14>
  }
}
 800224e:	bf00      	nop
 8002250:	bf00      	nop
 8002252:	371c      	adds	r7, #28
 8002254:	46bd      	mov	sp, r7
 8002256:	f85d 7b04 	ldr.w	r7, [sp], #4
 800225a:	4770      	bx	lr
 800225c:	58000080 	.word	0x58000080
 8002260:	58000400 	.word	0x58000400
 8002264:	58020000 	.word	0x58020000
 8002268:	58020400 	.word	0x58020400
 800226c:	58020800 	.word	0x58020800
 8002270:	58020c00 	.word	0x58020c00
 8002274:	58021000 	.word	0x58021000
 8002278:	58021400 	.word	0x58021400
 800227c:	58021800 	.word	0x58021800
 8002280:	58021c00 	.word	0x58021c00
 8002284:	58022000 	.word	0x58022000
 8002288:	58022400 	.word	0x58022400

0800228c <HAL_OSPI_Init>:
  *         in the OSPI_InitTypeDef and initialize the associated handle.
  * @param  hospi : OSPI handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_OSPI_Init(OSPI_HandleTypeDef *hospi)
{
 800228c:	b580      	push	{r7, lr}
 800228e:	b086      	sub	sp, #24
 8002290:	af02      	add	r7, sp, #8
 8002292:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8002294:	2300      	movs	r3, #0
 8002296:	73fb      	strb	r3, [r7, #15]
  uint32_t tickstart = HAL_GetTick();
 8002298:	f7ff fc2a 	bl	8001af0 <HAL_GetTick>
 800229c:	60b8      	str	r0, [r7, #8]

  /* Check the OSPI handle allocation */
  if (hospi == NULL)
 800229e:	687b      	ldr	r3, [r7, #4]
 80022a0:	2b00      	cmp	r3, #0
 80022a2:	d102      	bne.n	80022aa <HAL_OSPI_Init+0x1e>
  {
    status = HAL_ERROR;
 80022a4:	2301      	movs	r3, #1
 80022a6:	73fb      	strb	r3, [r7, #15]
 80022a8:	e0a5      	b.n	80023f6 <HAL_OSPI_Init+0x16a>
    assert_param(IS_OSPI_CS_BOUNDARY(hospi->Init.ChipSelectBoundary));
    assert_param(IS_OSPI_DLYBYP(hospi->Init.DelayBlockBypass));
    assert_param(IS_OSPI_MAXTRAN(hospi->Init.MaxTran));

    /* Initialize error code */
    hospi->ErrorCode = HAL_OSPI_ERROR_NONE;
 80022aa:	687b      	ldr	r3, [r7, #4]
 80022ac:	2200      	movs	r2, #0
 80022ae:	655a      	str	r2, [r3, #84]	@ 0x54

    /* Check if the state is the reset state */
    if (hospi->State == HAL_OSPI_STATE_RESET)
 80022b0:	687b      	ldr	r3, [r7, #4]
 80022b2:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80022b4:	2b00      	cmp	r3, #0
 80022b6:	f040 809e 	bne.w	80023f6 <HAL_OSPI_Init+0x16a>

      /* Init the low level hardware */
      hospi->MspInitCallback(hospi);
#else
      /* Initialization of the low level hardware */
      HAL_OSPI_MspInit(hospi);
 80022ba:	6878      	ldr	r0, [r7, #4]
 80022bc:	f7ff f81a 	bl	80012f4 <HAL_OSPI_MspInit>
#endif /* defined (USE_HAL_OSPI_REGISTER_CALLBACKS) && (USE_HAL_OSPI_REGISTER_CALLBACKS == 1U) */

      /* Configure the default timeout for the OSPI memory access */
      (void)HAL_OSPI_SetTimeout(hospi, HAL_OSPI_TIMEOUT_DEFAULT_VALUE);
 80022c0:	f241 3188 	movw	r1, #5000	@ 0x1388
 80022c4:	6878      	ldr	r0, [r7, #4]
 80022c6:	f000 fb3d 	bl	8002944 <HAL_OSPI_SetTimeout>

      /* Configure memory type, device size, chip select high time, delay block bypass,
         free running clock, clock mode */
      MODIFY_REG(hospi->Instance->DCR1,
 80022ca:	687b      	ldr	r3, [r7, #4]
 80022cc:	681b      	ldr	r3, [r3, #0]
 80022ce:	689a      	ldr	r2, [r3, #8]
 80022d0:	4b4b      	ldr	r3, [pc, #300]	@ (8002400 <HAL_OSPI_Init+0x174>)
 80022d2:	4013      	ands	r3, r2
 80022d4:	687a      	ldr	r2, [r7, #4]
 80022d6:	68d1      	ldr	r1, [r2, #12]
 80022d8:	687a      	ldr	r2, [r7, #4]
 80022da:	6912      	ldr	r2, [r2, #16]
 80022dc:	3a01      	subs	r2, #1
 80022de:	0412      	lsls	r2, r2, #16
 80022e0:	4311      	orrs	r1, r2
 80022e2:	687a      	ldr	r2, [r7, #4]
 80022e4:	6952      	ldr	r2, [r2, #20]
 80022e6:	3a01      	subs	r2, #1
 80022e8:	0212      	lsls	r2, r2, #8
 80022ea:	4311      	orrs	r1, r2
 80022ec:	687a      	ldr	r2, [r7, #4]
 80022ee:	6b52      	ldr	r2, [r2, #52]	@ 0x34
 80022f0:	4311      	orrs	r1, r2
 80022f2:	687a      	ldr	r2, [r7, #4]
 80022f4:	69d2      	ldr	r2, [r2, #28]
 80022f6:	4311      	orrs	r1, r2
 80022f8:	687a      	ldr	r2, [r7, #4]
 80022fa:	6812      	ldr	r2, [r2, #0]
 80022fc:	430b      	orrs	r3, r1
 80022fe:	6093      	str	r3, [r2, #8]
                 (hospi->Init.MemoryType | ((hospi->Init.DeviceSize - 1U) << OCTOSPI_DCR1_DEVSIZE_Pos) |
                  ((hospi->Init.ChipSelectHighTime - 1U) << OCTOSPI_DCR1_CSHT_Pos) |
                  hospi->Init.DelayBlockBypass | hospi->Init.ClockMode));

      /* Configure wrap size */
      MODIFY_REG(hospi->Instance->DCR2, OCTOSPI_DCR2_WRAPSIZE, hospi->Init.WrapSize);
 8002300:	687b      	ldr	r3, [r7, #4]
 8002302:	681b      	ldr	r3, [r3, #0]
 8002304:	68db      	ldr	r3, [r3, #12]
 8002306:	f423 21e0 	bic.w	r1, r3, #458752	@ 0x70000
 800230a:	687b      	ldr	r3, [r7, #4]
 800230c:	6a1a      	ldr	r2, [r3, #32]
 800230e:	687b      	ldr	r3, [r7, #4]
 8002310:	681b      	ldr	r3, [r3, #0]
 8002312:	430a      	orrs	r2, r1
 8002314:	60da      	str	r2, [r3, #12]

      /* Configure chip select boundary and maximum transfer */
      hospi->Instance->DCR3 = ((hospi->Init.ChipSelectBoundary << OCTOSPI_DCR3_CSBOUND_Pos) |
 8002316:	687b      	ldr	r3, [r7, #4]
 8002318:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800231a:	0419      	lsls	r1, r3, #16
                               (hospi->Init.MaxTran << OCTOSPI_DCR3_MAXTRAN_Pos));
 800231c:	687b      	ldr	r3, [r7, #4]
 800231e:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
      hospi->Instance->DCR3 = ((hospi->Init.ChipSelectBoundary << OCTOSPI_DCR3_CSBOUND_Pos) |
 8002320:	687b      	ldr	r3, [r7, #4]
 8002322:	681b      	ldr	r3, [r3, #0]
 8002324:	430a      	orrs	r2, r1
 8002326:	611a      	str	r2, [r3, #16]

      /* Configure refresh */
      hospi->Instance->DCR4 = hospi->Init.Refresh;
 8002328:	687b      	ldr	r3, [r7, #4]
 800232a:	681b      	ldr	r3, [r3, #0]
 800232c:	687a      	ldr	r2, [r7, #4]
 800232e:	6bd2      	ldr	r2, [r2, #60]	@ 0x3c
 8002330:	615a      	str	r2, [r3, #20]

      /* Configure FIFO threshold */
      MODIFY_REG(hospi->Instance->CR, OCTOSPI_CR_FTHRES, ((hospi->Init.FifoThreshold - 1U) << OCTOSPI_CR_FTHRES_Pos));
 8002332:	687b      	ldr	r3, [r7, #4]
 8002334:	681b      	ldr	r3, [r3, #0]
 8002336:	681b      	ldr	r3, [r3, #0]
 8002338:	f423 51f8 	bic.w	r1, r3, #7936	@ 0x1f00
 800233c:	687b      	ldr	r3, [r7, #4]
 800233e:	685b      	ldr	r3, [r3, #4]
 8002340:	3b01      	subs	r3, #1
 8002342:	021a      	lsls	r2, r3, #8
 8002344:	687b      	ldr	r3, [r7, #4]
 8002346:	681b      	ldr	r3, [r3, #0]
 8002348:	430a      	orrs	r2, r1
 800234a:	601a      	str	r2, [r3, #0]

      /* Wait till busy flag is reset */
      status = OSPI_WaitFlagStateUntilTimeout(hospi, HAL_OSPI_FLAG_BUSY, RESET, tickstart, hospi->Timeout);
 800234c:	687b      	ldr	r3, [r7, #4]
 800234e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002350:	9300      	str	r3, [sp, #0]
 8002352:	68bb      	ldr	r3, [r7, #8]
 8002354:	2200      	movs	r2, #0
 8002356:	2120      	movs	r1, #32
 8002358:	6878      	ldr	r0, [r7, #4]
 800235a:	f000 ffeb 	bl	8003334 <OSPI_WaitFlagStateUntilTimeout>
 800235e:	4603      	mov	r3, r0
 8002360:	73fb      	strb	r3, [r7, #15]

      if (status == HAL_OK)
 8002362:	7bfb      	ldrb	r3, [r7, #15]
 8002364:	2b00      	cmp	r3, #0
 8002366:	d146      	bne.n	80023f6 <HAL_OSPI_Init+0x16a>
      {
        /* Configure clock prescaler */
        MODIFY_REG(hospi->Instance->DCR2, OCTOSPI_DCR2_PRESCALER,
 8002368:	687b      	ldr	r3, [r7, #4]
 800236a:	681b      	ldr	r3, [r3, #0]
 800236c:	68db      	ldr	r3, [r3, #12]
 800236e:	f023 01ff 	bic.w	r1, r3, #255	@ 0xff
 8002372:	687b      	ldr	r3, [r7, #4]
 8002374:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002376:	1e5a      	subs	r2, r3, #1
 8002378:	687b      	ldr	r3, [r7, #4]
 800237a:	681b      	ldr	r3, [r3, #0]
 800237c:	430a      	orrs	r2, r1
 800237e:	60da      	str	r2, [r3, #12]
                   ((hospi->Init.ClockPrescaler - 1U) << OCTOSPI_DCR2_PRESCALER_Pos));

        /* Configure Dual Quad mode */
        MODIFY_REG(hospi->Instance->CR, OCTOSPI_CR_DQM, hospi->Init.DualQuad);
 8002380:	687b      	ldr	r3, [r7, #4]
 8002382:	681b      	ldr	r3, [r3, #0]
 8002384:	681b      	ldr	r3, [r3, #0]
 8002386:	f023 0140 	bic.w	r1, r3, #64	@ 0x40
 800238a:	687b      	ldr	r3, [r7, #4]
 800238c:	689a      	ldr	r2, [r3, #8]
 800238e:	687b      	ldr	r3, [r7, #4]
 8002390:	681b      	ldr	r3, [r3, #0]
 8002392:	430a      	orrs	r2, r1
 8002394:	601a      	str	r2, [r3, #0]

        /* Configure sample shifting and delay hold quarter cycle */
        MODIFY_REG(hospi->Instance->TCR, (OCTOSPI_TCR_SSHIFT | OCTOSPI_TCR_DHQC),
 8002396:	687b      	ldr	r3, [r7, #4]
 8002398:	681b      	ldr	r3, [r3, #0]
 800239a:	f8d3 3108 	ldr.w	r3, [r3, #264]	@ 0x108
 800239e:	f023 41a0 	bic.w	r1, r3, #1342177280	@ 0x50000000
 80023a2:	687b      	ldr	r3, [r7, #4]
 80023a4:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 80023a6:	687b      	ldr	r3, [r7, #4]
 80023a8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80023aa:	431a      	orrs	r2, r3
 80023ac:	687b      	ldr	r3, [r7, #4]
 80023ae:	681b      	ldr	r3, [r3, #0]
 80023b0:	430a      	orrs	r2, r1
 80023b2:	f8c3 2108 	str.w	r2, [r3, #264]	@ 0x108
                   (hospi->Init.SampleShifting | hospi->Init.DelayHoldQuarterCycle));

        /* Enable OctoSPI */
        __HAL_OSPI_ENABLE(hospi);
 80023b6:	687b      	ldr	r3, [r7, #4]
 80023b8:	681b      	ldr	r3, [r3, #0]
 80023ba:	681a      	ldr	r2, [r3, #0]
 80023bc:	687b      	ldr	r3, [r7, #4]
 80023be:	681b      	ldr	r3, [r3, #0]
 80023c0:	f042 0201 	orr.w	r2, r2, #1
 80023c4:	601a      	str	r2, [r3, #0]

        /* Enable free running clock if needed : must be done after OSPI enable */
        if (hospi->Init.FreeRunningClock == HAL_OSPI_FREERUNCLK_ENABLE)
 80023c6:	687b      	ldr	r3, [r7, #4]
 80023c8:	699b      	ldr	r3, [r3, #24]
 80023ca:	2b02      	cmp	r3, #2
 80023cc:	d107      	bne.n	80023de <HAL_OSPI_Init+0x152>
        {
          SET_BIT(hospi->Instance->DCR1, OCTOSPI_DCR1_FRCK);
 80023ce:	687b      	ldr	r3, [r7, #4]
 80023d0:	681b      	ldr	r3, [r3, #0]
 80023d2:	689a      	ldr	r2, [r3, #8]
 80023d4:	687b      	ldr	r3, [r7, #4]
 80023d6:	681b      	ldr	r3, [r3, #0]
 80023d8:	f042 0202 	orr.w	r2, r2, #2
 80023dc:	609a      	str	r2, [r3, #8]
        }

        /* Initialize the OSPI state */
        if (hospi->Init.MemoryType == HAL_OSPI_MEMTYPE_HYPERBUS)
 80023de:	687b      	ldr	r3, [r7, #4]
 80023e0:	68db      	ldr	r3, [r3, #12]
 80023e2:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 80023e6:	d103      	bne.n	80023f0 <HAL_OSPI_Init+0x164>
        {
          hospi->State = HAL_OSPI_STATE_HYPERBUS_INIT;
 80023e8:	687b      	ldr	r3, [r7, #4]
 80023ea:	2201      	movs	r2, #1
 80023ec:	651a      	str	r2, [r3, #80]	@ 0x50
 80023ee:	e002      	b.n	80023f6 <HAL_OSPI_Init+0x16a>
        }
        else
        {
          hospi->State = HAL_OSPI_STATE_READY;
 80023f0:	687b      	ldr	r3, [r7, #4]
 80023f2:	2202      	movs	r2, #2
 80023f4:	651a      	str	r2, [r3, #80]	@ 0x50
      }
    }
  }

  /* Return function status */
  return status;
 80023f6:	7bfb      	ldrb	r3, [r7, #15]
}
 80023f8:	4618      	mov	r0, r3
 80023fa:	3710      	adds	r7, #16
 80023fc:	46bd      	mov	sp, r7
 80023fe:	bd80      	pop	{r7, pc}
 8002400:	f8e0f8f4 	.word	0xf8e0f8f4

08002404 <HAL_OSPI_DeInit>:
  * @brief  De-Initialize the OSPI peripheral.
  * @param  hospi : OSPI handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_OSPI_DeInit(OSPI_HandleTypeDef *hospi)
{
 8002404:	b580      	push	{r7, lr}
 8002406:	b084      	sub	sp, #16
 8002408:	af00      	add	r7, sp, #0
 800240a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 800240c:	2300      	movs	r3, #0
 800240e:	73fb      	strb	r3, [r7, #15]

  /* Check the OSPI handle allocation */
  if (hospi == NULL)
 8002410:	687b      	ldr	r3, [r7, #4]
 8002412:	2b00      	cmp	r3, #0
 8002414:	d102      	bne.n	800241c <HAL_OSPI_DeInit+0x18>
  {
    status = HAL_ERROR;
 8002416:	2301      	movs	r3, #1
 8002418:	73fb      	strb	r3, [r7, #15]
 800241a:	e015      	b.n	8002448 <HAL_OSPI_DeInit+0x44>
    /* No error code can be set set as the handler is null */
  }
  else
  {
    /* Disable OctoSPI */
    __HAL_OSPI_DISABLE(hospi);
 800241c:	687b      	ldr	r3, [r7, #4]
 800241e:	681b      	ldr	r3, [r3, #0]
 8002420:	681a      	ldr	r2, [r3, #0]
 8002422:	687b      	ldr	r3, [r7, #4]
 8002424:	681b      	ldr	r3, [r3, #0]
 8002426:	f022 0201 	bic.w	r2, r2, #1
 800242a:	601a      	str	r2, [r3, #0]

    /* Disable free running clock if needed : must be done after OSPI disable */
    CLEAR_BIT(hospi->Instance->DCR1, OCTOSPI_DCR1_FRCK);
 800242c:	687b      	ldr	r3, [r7, #4]
 800242e:	681b      	ldr	r3, [r3, #0]
 8002430:	689a      	ldr	r2, [r3, #8]
 8002432:	687b      	ldr	r3, [r7, #4]
 8002434:	681b      	ldr	r3, [r3, #0]
 8002436:	f022 0202 	bic.w	r2, r2, #2
 800243a:	609a      	str	r2, [r3, #8]

    /* DeInit the low level hardware */
    hospi->MspDeInitCallback(hospi);
#else
    /* De-initialize the low-level hardware */
    HAL_OSPI_MspDeInit(hospi);
 800243c:	6878      	ldr	r0, [r7, #4]
 800243e:	f7ff f847 	bl	80014d0 <HAL_OSPI_MspDeInit>
#endif /* (USE_HAL_OSPI_REGISTER_CALLBACKS) && (USE_HAL_OSPI_REGISTER_CALLBACKS == 1U) */

    /* Reset the driver state */
    hospi->State = HAL_OSPI_STATE_RESET;
 8002442:	687b      	ldr	r3, [r7, #4]
 8002444:	2200      	movs	r2, #0
 8002446:	651a      	str	r2, [r3, #80]	@ 0x50
  }

  return status;
 8002448:	7bfb      	ldrb	r3, [r7, #15]
}
 800244a:	4618      	mov	r0, r3
 800244c:	3710      	adds	r7, #16
 800244e:	46bd      	mov	sp, r7
 8002450:	bd80      	pop	{r7, pc}

08002452 <HAL_OSPI_Command>:
  * @param  cmd     : structure that contains the command configuration information
  * @param  Timeout : Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_OSPI_Command(OSPI_HandleTypeDef *hospi, OSPI_RegularCmdTypeDef *cmd, uint32_t Timeout)
{
 8002452:	b580      	push	{r7, lr}
 8002454:	b08a      	sub	sp, #40	@ 0x28
 8002456:	af02      	add	r7, sp, #8
 8002458:	60f8      	str	r0, [r7, #12]
 800245a:	60b9      	str	r1, [r7, #8]
 800245c:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status;
  uint32_t state;
  uint32_t tickstart = HAL_GetTick();
 800245e:	f7ff fb47 	bl	8001af0 <HAL_GetTick>
 8002462:	61b8      	str	r0, [r7, #24]
    assert_param(IS_OSPI_ALT_BYTES_SIZE(cmd->AlternateBytesSize));
    assert_param(IS_OSPI_ALT_BYTES_DTR_MODE(cmd->AlternateBytesDtrMode));
  }

  assert_param(IS_OSPI_DATA_MODE(cmd->DataMode));
  if (cmd->DataMode != HAL_OSPI_DATA_NONE)
 8002464:	68bb      	ldr	r3, [r7, #8]
 8002466:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002468:	2b00      	cmp	r3, #0

  assert_param(IS_OSPI_DQS_MODE(cmd->DQSMode));
  assert_param(IS_OSPI_SIOO_MODE(cmd->SIOOMode));

  /* Check the state of the driver */
  state = hospi->State;
 800246a:	68fb      	ldr	r3, [r7, #12]
 800246c:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800246e:	617b      	str	r3, [r7, #20]
  if (((state == HAL_OSPI_STATE_READY)         && (hospi->Init.MemoryType != HAL_OSPI_MEMTYPE_HYPERBUS)) ||
 8002470:	697b      	ldr	r3, [r7, #20]
 8002472:	2b02      	cmp	r3, #2
 8002474:	d104      	bne.n	8002480 <HAL_OSPI_Command+0x2e>
 8002476:	68fb      	ldr	r3, [r7, #12]
 8002478:	68db      	ldr	r3, [r3, #12]
 800247a:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 800247e:	d115      	bne.n	80024ac <HAL_OSPI_Command+0x5a>
 8002480:	697b      	ldr	r3, [r7, #20]
 8002482:	2b14      	cmp	r3, #20
 8002484:	d107      	bne.n	8002496 <HAL_OSPI_Command+0x44>
      ((state == HAL_OSPI_STATE_READ_CMD_CFG)  && ((cmd->OperationType == HAL_OSPI_OPTYPE_WRITE_CFG)
 8002486:	68bb      	ldr	r3, [r7, #8]
 8002488:	681b      	ldr	r3, [r3, #0]
 800248a:	2b02      	cmp	r3, #2
 800248c:	d00e      	beq.n	80024ac <HAL_OSPI_Command+0x5a>
                                                   || (cmd->OperationType == HAL_OSPI_OPTYPE_WRAP_CFG))) ||
 800248e:	68bb      	ldr	r3, [r7, #8]
 8002490:	681b      	ldr	r3, [r3, #0]
 8002492:	2b03      	cmp	r3, #3
 8002494:	d00a      	beq.n	80024ac <HAL_OSPI_Command+0x5a>
 8002496:	697b      	ldr	r3, [r7, #20]
 8002498:	2b24      	cmp	r3, #36	@ 0x24
 800249a:	d15b      	bne.n	8002554 <HAL_OSPI_Command+0x102>
      ((state == HAL_OSPI_STATE_WRITE_CMD_CFG) && ((cmd->OperationType == HAL_OSPI_OPTYPE_READ_CFG)  ||
 800249c:	68bb      	ldr	r3, [r7, #8]
 800249e:	681b      	ldr	r3, [r3, #0]
 80024a0:	2b01      	cmp	r3, #1
 80024a2:	d003      	beq.n	80024ac <HAL_OSPI_Command+0x5a>
                                                   (cmd->OperationType == HAL_OSPI_OPTYPE_WRAP_CFG))))
 80024a4:	68bb      	ldr	r3, [r7, #8]
 80024a6:	681b      	ldr	r3, [r3, #0]
      ((state == HAL_OSPI_STATE_WRITE_CMD_CFG) && ((cmd->OperationType == HAL_OSPI_OPTYPE_READ_CFG)  ||
 80024a8:	2b03      	cmp	r3, #3
 80024aa:	d153      	bne.n	8002554 <HAL_OSPI_Command+0x102>
  {
    /* Wait till busy flag is reset */
    status = OSPI_WaitFlagStateUntilTimeout(hospi, HAL_OSPI_FLAG_BUSY, RESET, tickstart, Timeout);
 80024ac:	687b      	ldr	r3, [r7, #4]
 80024ae:	9300      	str	r3, [sp, #0]
 80024b0:	69bb      	ldr	r3, [r7, #24]
 80024b2:	2200      	movs	r2, #0
 80024b4:	2120      	movs	r1, #32
 80024b6:	68f8      	ldr	r0, [r7, #12]
 80024b8:	f000 ff3c 	bl	8003334 <OSPI_WaitFlagStateUntilTimeout>
 80024bc:	4603      	mov	r3, r0
 80024be:	77fb      	strb	r3, [r7, #31]

    if (status == HAL_OK)
 80024c0:	7ffb      	ldrb	r3, [r7, #31]
 80024c2:	2b00      	cmp	r3, #0
 80024c4:	d14c      	bne.n	8002560 <HAL_OSPI_Command+0x10e>
    {
      /* Initialize error code */
      hospi->ErrorCode = HAL_OSPI_ERROR_NONE;
 80024c6:	68fb      	ldr	r3, [r7, #12]
 80024c8:	2200      	movs	r2, #0
 80024ca:	655a      	str	r2, [r3, #84]	@ 0x54

      /* Configure the registers */
      status = OSPI_ConfigCmd(hospi, cmd);
 80024cc:	68b9      	ldr	r1, [r7, #8]
 80024ce:	68f8      	ldr	r0, [r7, #12]
 80024d0:	f000 ff68 	bl	80033a4 <OSPI_ConfigCmd>
 80024d4:	4603      	mov	r3, r0
 80024d6:	77fb      	strb	r3, [r7, #31]

      if (status == HAL_OK)
 80024d8:	7ffb      	ldrb	r3, [r7, #31]
 80024da:	2b00      	cmp	r3, #0
 80024dc:	d140      	bne.n	8002560 <HAL_OSPI_Command+0x10e>
      {
        if (cmd->DataMode == HAL_OSPI_DATA_NONE)
 80024de:	68bb      	ldr	r3, [r7, #8]
 80024e0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80024e2:	2b00      	cmp	r3, #0
 80024e4:	d10e      	bne.n	8002504 <HAL_OSPI_Command+0xb2>
        {
          /* When there is no data phase, the transfer start as soon as the configuration is done
             so wait until TC flag is set to go back in idle state */
          status = OSPI_WaitFlagStateUntilTimeout(hospi, HAL_OSPI_FLAG_TC, SET, tickstart, Timeout);
 80024e6:	687b      	ldr	r3, [r7, #4]
 80024e8:	9300      	str	r3, [sp, #0]
 80024ea:	69bb      	ldr	r3, [r7, #24]
 80024ec:	2201      	movs	r2, #1
 80024ee:	2102      	movs	r1, #2
 80024f0:	68f8      	ldr	r0, [r7, #12]
 80024f2:	f000 ff1f 	bl	8003334 <OSPI_WaitFlagStateUntilTimeout>
 80024f6:	4603      	mov	r3, r0
 80024f8:	77fb      	strb	r3, [r7, #31]

          __HAL_OSPI_CLEAR_FLAG(hospi, HAL_OSPI_FLAG_TC);
 80024fa:	68fb      	ldr	r3, [r7, #12]
 80024fc:	681b      	ldr	r3, [r3, #0]
 80024fe:	2202      	movs	r2, #2
 8002500:	625a      	str	r2, [r3, #36]	@ 0x24
    if (status == HAL_OK)
 8002502:	e02d      	b.n	8002560 <HAL_OSPI_Command+0x10e>
        }
        else
        {
          /* Update the state */
          if (cmd->OperationType == HAL_OSPI_OPTYPE_COMMON_CFG)
 8002504:	68bb      	ldr	r3, [r7, #8]
 8002506:	681b      	ldr	r3, [r3, #0]
 8002508:	2b00      	cmp	r3, #0
 800250a:	d103      	bne.n	8002514 <HAL_OSPI_Command+0xc2>
          {
            hospi->State = HAL_OSPI_STATE_CMD_CFG;
 800250c:	68fb      	ldr	r3, [r7, #12]
 800250e:	2204      	movs	r2, #4
 8002510:	651a      	str	r2, [r3, #80]	@ 0x50
    if (status == HAL_OK)
 8002512:	e025      	b.n	8002560 <HAL_OSPI_Command+0x10e>
          }
          else if (cmd->OperationType == HAL_OSPI_OPTYPE_READ_CFG)
 8002514:	68bb      	ldr	r3, [r7, #8]
 8002516:	681b      	ldr	r3, [r3, #0]
 8002518:	2b01      	cmp	r3, #1
 800251a:	d10b      	bne.n	8002534 <HAL_OSPI_Command+0xe2>
          {
            if (hospi->State == HAL_OSPI_STATE_WRITE_CMD_CFG)
 800251c:	68fb      	ldr	r3, [r7, #12]
 800251e:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8002520:	2b24      	cmp	r3, #36	@ 0x24
 8002522:	d103      	bne.n	800252c <HAL_OSPI_Command+0xda>
            {
              hospi->State = HAL_OSPI_STATE_CMD_CFG;
 8002524:	68fb      	ldr	r3, [r7, #12]
 8002526:	2204      	movs	r2, #4
 8002528:	651a      	str	r2, [r3, #80]	@ 0x50
    if (status == HAL_OK)
 800252a:	e019      	b.n	8002560 <HAL_OSPI_Command+0x10e>
            }
            else
            {
              hospi->State = HAL_OSPI_STATE_READ_CMD_CFG;
 800252c:	68fb      	ldr	r3, [r7, #12]
 800252e:	2214      	movs	r2, #20
 8002530:	651a      	str	r2, [r3, #80]	@ 0x50
    if (status == HAL_OK)
 8002532:	e015      	b.n	8002560 <HAL_OSPI_Command+0x10e>
            }
          }
          else if (cmd->OperationType == HAL_OSPI_OPTYPE_WRITE_CFG)
 8002534:	68bb      	ldr	r3, [r7, #8]
 8002536:	681b      	ldr	r3, [r3, #0]
 8002538:	2b02      	cmp	r3, #2
 800253a:	d111      	bne.n	8002560 <HAL_OSPI_Command+0x10e>
          {
            if (hospi->State == HAL_OSPI_STATE_READ_CMD_CFG)
 800253c:	68fb      	ldr	r3, [r7, #12]
 800253e:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8002540:	2b14      	cmp	r3, #20
 8002542:	d103      	bne.n	800254c <HAL_OSPI_Command+0xfa>
            {
              hospi->State = HAL_OSPI_STATE_CMD_CFG;
 8002544:	68fb      	ldr	r3, [r7, #12]
 8002546:	2204      	movs	r2, #4
 8002548:	651a      	str	r2, [r3, #80]	@ 0x50
    if (status == HAL_OK)
 800254a:	e009      	b.n	8002560 <HAL_OSPI_Command+0x10e>
            }
            else
            {
              hospi->State = HAL_OSPI_STATE_WRITE_CMD_CFG;
 800254c:	68fb      	ldr	r3, [r7, #12]
 800254e:	2224      	movs	r2, #36	@ 0x24
 8002550:	651a      	str	r2, [r3, #80]	@ 0x50
    if (status == HAL_OK)
 8002552:	e005      	b.n	8002560 <HAL_OSPI_Command+0x10e>
      }
    }
  }
  else
  {
    status = HAL_ERROR;
 8002554:	2301      	movs	r3, #1
 8002556:	77fb      	strb	r3, [r7, #31]
    hospi->ErrorCode = HAL_OSPI_ERROR_INVALID_SEQUENCE;
 8002558:	68fb      	ldr	r3, [r7, #12]
 800255a:	2210      	movs	r2, #16
 800255c:	655a      	str	r2, [r3, #84]	@ 0x54
 800255e:	e000      	b.n	8002562 <HAL_OSPI_Command+0x110>
    if (status == HAL_OK)
 8002560:	bf00      	nop
  }

  /* Return function status */
  return status;
 8002562:	7ffb      	ldrb	r3, [r7, #31]
}
 8002564:	4618      	mov	r0, r3
 8002566:	3720      	adds	r7, #32
 8002568:	46bd      	mov	sp, r7
 800256a:	bd80      	pop	{r7, pc}

0800256c <HAL_OSPI_Transmit>:
  * @param  Timeout : Timeout duration
  * @note   This function is used only in Indirect Write Mode
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_OSPI_Transmit(OSPI_HandleTypeDef *hospi, uint8_t *pData, uint32_t Timeout)
{
 800256c:	b580      	push	{r7, lr}
 800256e:	b08a      	sub	sp, #40	@ 0x28
 8002570:	af02      	add	r7, sp, #8
 8002572:	60f8      	str	r0, [r7, #12]
 8002574:	60b9      	str	r1, [r7, #8]
 8002576:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status;
  uint32_t tickstart = HAL_GetTick();
 8002578:	f7ff faba 	bl	8001af0 <HAL_GetTick>
 800257c:	61b8      	str	r0, [r7, #24]
  __IO uint32_t *data_reg = &hospi->Instance->DR;
 800257e:	68fb      	ldr	r3, [r7, #12]
 8002580:	681b      	ldr	r3, [r3, #0]
 8002582:	3350      	adds	r3, #80	@ 0x50
 8002584:	617b      	str	r3, [r7, #20]

  /* Check the data pointer allocation */
  if (pData == NULL)
 8002586:	68bb      	ldr	r3, [r7, #8]
 8002588:	2b00      	cmp	r3, #0
 800258a:	d105      	bne.n	8002598 <HAL_OSPI_Transmit+0x2c>
  {
    status = HAL_ERROR;
 800258c:	2301      	movs	r3, #1
 800258e:	77fb      	strb	r3, [r7, #31]
    hospi->ErrorCode = HAL_OSPI_ERROR_INVALID_PARAM;
 8002590:	68fb      	ldr	r3, [r7, #12]
 8002592:	2208      	movs	r2, #8
 8002594:	655a      	str	r2, [r3, #84]	@ 0x54
 8002596:	e057      	b.n	8002648 <HAL_OSPI_Transmit+0xdc>
  }
  else
  {
    /* Check the state */
    if (hospi->State == HAL_OSPI_STATE_CMD_CFG)
 8002598:	68fb      	ldr	r3, [r7, #12]
 800259a:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800259c:	2b04      	cmp	r3, #4
 800259e:	d14e      	bne.n	800263e <HAL_OSPI_Transmit+0xd2>
    {
      /* Configure counters and size */
      hospi->XferCount = READ_REG(hospi->Instance->DLR) + 1U;
 80025a0:	68fb      	ldr	r3, [r7, #12]
 80025a2:	681b      	ldr	r3, [r3, #0]
 80025a4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80025a6:	1c5a      	adds	r2, r3, #1
 80025a8:	68fb      	ldr	r3, [r7, #12]
 80025aa:	649a      	str	r2, [r3, #72]	@ 0x48
      hospi->XferSize  = hospi->XferCount;
 80025ac:	68fb      	ldr	r3, [r7, #12]
 80025ae:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 80025b0:	68fb      	ldr	r3, [r7, #12]
 80025b2:	645a      	str	r2, [r3, #68]	@ 0x44
      hospi->pBuffPtr  = pData;
 80025b4:	68fb      	ldr	r3, [r7, #12]
 80025b6:	68ba      	ldr	r2, [r7, #8]
 80025b8:	641a      	str	r2, [r3, #64]	@ 0x40

      /* Configure CR register with functional mode as indirect write */
      MODIFY_REG(hospi->Instance->CR, OCTOSPI_CR_FMODE, OSPI_FUNCTIONAL_MODE_INDIRECT_WRITE);
 80025ba:	68fb      	ldr	r3, [r7, #12]
 80025bc:	681b      	ldr	r3, [r3, #0]
 80025be:	681a      	ldr	r2, [r3, #0]
 80025c0:	68fb      	ldr	r3, [r7, #12]
 80025c2:	681b      	ldr	r3, [r3, #0]
 80025c4:	f022 5240 	bic.w	r2, r2, #805306368	@ 0x30000000
 80025c8:	601a      	str	r2, [r3, #0]

      do
      {
        /* Wait till fifo threshold flag is set to send data */
        status = OSPI_WaitFlagStateUntilTimeout(hospi, HAL_OSPI_FLAG_FT, SET, tickstart, Timeout);
 80025ca:	687b      	ldr	r3, [r7, #4]
 80025cc:	9300      	str	r3, [sp, #0]
 80025ce:	69bb      	ldr	r3, [r7, #24]
 80025d0:	2201      	movs	r2, #1
 80025d2:	2104      	movs	r1, #4
 80025d4:	68f8      	ldr	r0, [r7, #12]
 80025d6:	f000 fead 	bl	8003334 <OSPI_WaitFlagStateUntilTimeout>
 80025da:	4603      	mov	r3, r0
 80025dc:	77fb      	strb	r3, [r7, #31]

        if (status != HAL_OK)
 80025de:	7ffb      	ldrb	r3, [r7, #31]
 80025e0:	2b00      	cmp	r3, #0
 80025e2:	d113      	bne.n	800260c <HAL_OSPI_Transmit+0xa0>
        {
          break;
        }

        *((__IO uint8_t *)data_reg) = *hospi->pBuffPtr;
 80025e4:	68fb      	ldr	r3, [r7, #12]
 80025e6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80025e8:	781a      	ldrb	r2, [r3, #0]
 80025ea:	697b      	ldr	r3, [r7, #20]
 80025ec:	701a      	strb	r2, [r3, #0]
        hospi->pBuffPtr++;
 80025ee:	68fb      	ldr	r3, [r7, #12]
 80025f0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80025f2:	1c5a      	adds	r2, r3, #1
 80025f4:	68fb      	ldr	r3, [r7, #12]
 80025f6:	641a      	str	r2, [r3, #64]	@ 0x40
        hospi->XferCount--;
 80025f8:	68fb      	ldr	r3, [r7, #12]
 80025fa:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80025fc:	1e5a      	subs	r2, r3, #1
 80025fe:	68fb      	ldr	r3, [r7, #12]
 8002600:	649a      	str	r2, [r3, #72]	@ 0x48
      } while (hospi->XferCount > 0U);
 8002602:	68fb      	ldr	r3, [r7, #12]
 8002604:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8002606:	2b00      	cmp	r3, #0
 8002608:	d1df      	bne.n	80025ca <HAL_OSPI_Transmit+0x5e>
 800260a:	e000      	b.n	800260e <HAL_OSPI_Transmit+0xa2>
          break;
 800260c:	bf00      	nop

      if (status == HAL_OK)
 800260e:	7ffb      	ldrb	r3, [r7, #31]
 8002610:	2b00      	cmp	r3, #0
 8002612:	d119      	bne.n	8002648 <HAL_OSPI_Transmit+0xdc>
      {
        /* Wait till transfer complete flag is set to go back in idle state */
        status = OSPI_WaitFlagStateUntilTimeout(hospi, HAL_OSPI_FLAG_TC, SET, tickstart, Timeout);
 8002614:	687b      	ldr	r3, [r7, #4]
 8002616:	9300      	str	r3, [sp, #0]
 8002618:	69bb      	ldr	r3, [r7, #24]
 800261a:	2201      	movs	r2, #1
 800261c:	2102      	movs	r1, #2
 800261e:	68f8      	ldr	r0, [r7, #12]
 8002620:	f000 fe88 	bl	8003334 <OSPI_WaitFlagStateUntilTimeout>
 8002624:	4603      	mov	r3, r0
 8002626:	77fb      	strb	r3, [r7, #31]

        if (status == HAL_OK)
 8002628:	7ffb      	ldrb	r3, [r7, #31]
 800262a:	2b00      	cmp	r3, #0
 800262c:	d10c      	bne.n	8002648 <HAL_OSPI_Transmit+0xdc>
        {
          /* Clear transfer complete flag */
          __HAL_OSPI_CLEAR_FLAG(hospi, HAL_OSPI_FLAG_TC);
 800262e:	68fb      	ldr	r3, [r7, #12]
 8002630:	681b      	ldr	r3, [r3, #0]
 8002632:	2202      	movs	r2, #2
 8002634:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update state */
          hospi->State = HAL_OSPI_STATE_READY;
 8002636:	68fb      	ldr	r3, [r7, #12]
 8002638:	2202      	movs	r2, #2
 800263a:	651a      	str	r2, [r3, #80]	@ 0x50
 800263c:	e004      	b.n	8002648 <HAL_OSPI_Transmit+0xdc>
        }
      }
    }
    else
    {
      status = HAL_ERROR;
 800263e:	2301      	movs	r3, #1
 8002640:	77fb      	strb	r3, [r7, #31]
      hospi->ErrorCode = HAL_OSPI_ERROR_INVALID_SEQUENCE;
 8002642:	68fb      	ldr	r3, [r7, #12]
 8002644:	2210      	movs	r2, #16
 8002646:	655a      	str	r2, [r3, #84]	@ 0x54
    }
  }

  /* Return function status */
  return status;
 8002648:	7ffb      	ldrb	r3, [r7, #31]
}
 800264a:	4618      	mov	r0, r3
 800264c:	3720      	adds	r7, #32
 800264e:	46bd      	mov	sp, r7
 8002650:	bd80      	pop	{r7, pc}

08002652 <HAL_OSPI_Receive>:
  * @param  Timeout : Timeout duration
  * @note   This function is used only in Indirect Read Mode
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_OSPI_Receive(OSPI_HandleTypeDef *hospi, uint8_t *pData, uint32_t Timeout)
{
 8002652:	b580      	push	{r7, lr}
 8002654:	b08c      	sub	sp, #48	@ 0x30
 8002656:	af02      	add	r7, sp, #8
 8002658:	60f8      	str	r0, [r7, #12]
 800265a:	60b9      	str	r1, [r7, #8]
 800265c:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status;
  uint32_t tickstart = HAL_GetTick();
 800265e:	f7ff fa47 	bl	8001af0 <HAL_GetTick>
 8002662:	6238      	str	r0, [r7, #32]
  __IO uint32_t *data_reg = &hospi->Instance->DR;
 8002664:	68fb      	ldr	r3, [r7, #12]
 8002666:	681b      	ldr	r3, [r3, #0]
 8002668:	3350      	adds	r3, #80	@ 0x50
 800266a:	61fb      	str	r3, [r7, #28]
  uint32_t addr_reg = hospi->Instance->AR;
 800266c:	68fb      	ldr	r3, [r7, #12]
 800266e:	681b      	ldr	r3, [r3, #0]
 8002670:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8002672:	61bb      	str	r3, [r7, #24]
  uint32_t ir_reg = hospi->Instance->IR;
 8002674:	68fb      	ldr	r3, [r7, #12]
 8002676:	681b      	ldr	r3, [r3, #0]
 8002678:	f8d3 3110 	ldr.w	r3, [r3, #272]	@ 0x110
 800267c:	617b      	str	r3, [r7, #20]

  /* Check the data pointer allocation */
  if (pData == NULL)
 800267e:	68bb      	ldr	r3, [r7, #8]
 8002680:	2b00      	cmp	r3, #0
 8002682:	d106      	bne.n	8002692 <HAL_OSPI_Receive+0x40>
  {
    status = HAL_ERROR;
 8002684:	2301      	movs	r3, #1
 8002686:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
    hospi->ErrorCode = HAL_OSPI_ERROR_INVALID_PARAM;
 800268a:	68fb      	ldr	r3, [r7, #12]
 800268c:	2208      	movs	r2, #8
 800268e:	655a      	str	r2, [r3, #84]	@ 0x54
 8002690:	e07c      	b.n	800278c <HAL_OSPI_Receive+0x13a>
  }
  else
  {
    /* Check the state */
    if (hospi->State == HAL_OSPI_STATE_CMD_CFG)
 8002692:	68fb      	ldr	r3, [r7, #12]
 8002694:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8002696:	2b04      	cmp	r3, #4
 8002698:	d172      	bne.n	8002780 <HAL_OSPI_Receive+0x12e>
    {
      /* Configure counters and size */
      hospi->XferCount = READ_REG(hospi->Instance->DLR) + 1U;
 800269a:	68fb      	ldr	r3, [r7, #12]
 800269c:	681b      	ldr	r3, [r3, #0]
 800269e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80026a0:	1c5a      	adds	r2, r3, #1
 80026a2:	68fb      	ldr	r3, [r7, #12]
 80026a4:	649a      	str	r2, [r3, #72]	@ 0x48
      hospi->XferSize  = hospi->XferCount;
 80026a6:	68fb      	ldr	r3, [r7, #12]
 80026a8:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 80026aa:	68fb      	ldr	r3, [r7, #12]
 80026ac:	645a      	str	r2, [r3, #68]	@ 0x44
      hospi->pBuffPtr  = pData;
 80026ae:	68fb      	ldr	r3, [r7, #12]
 80026b0:	68ba      	ldr	r2, [r7, #8]
 80026b2:	641a      	str	r2, [r3, #64]	@ 0x40

      /* Configure CR register with functional mode as indirect read */
      MODIFY_REG(hospi->Instance->CR, OCTOSPI_CR_FMODE, OSPI_FUNCTIONAL_MODE_INDIRECT_READ);
 80026b4:	68fb      	ldr	r3, [r7, #12]
 80026b6:	681b      	ldr	r3, [r3, #0]
 80026b8:	681b      	ldr	r3, [r3, #0]
 80026ba:	f023 5240 	bic.w	r2, r3, #805306368	@ 0x30000000
 80026be:	68fb      	ldr	r3, [r7, #12]
 80026c0:	681b      	ldr	r3, [r3, #0]
 80026c2:	f042 5280 	orr.w	r2, r2, #268435456	@ 0x10000000
 80026c6:	601a      	str	r2, [r3, #0]

      /* Trig the transfer by re-writing address or instruction register */
      if (hospi->Init.MemoryType == HAL_OSPI_MEMTYPE_HYPERBUS)
 80026c8:	68fb      	ldr	r3, [r7, #12]
 80026ca:	68db      	ldr	r3, [r3, #12]
 80026cc:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 80026d0:	d104      	bne.n	80026dc <HAL_OSPI_Receive+0x8a>
      {
        WRITE_REG(hospi->Instance->AR, addr_reg);
 80026d2:	68fb      	ldr	r3, [r7, #12]
 80026d4:	681b      	ldr	r3, [r3, #0]
 80026d6:	69ba      	ldr	r2, [r7, #24]
 80026d8:	649a      	str	r2, [r3, #72]	@ 0x48
 80026da:	e011      	b.n	8002700 <HAL_OSPI_Receive+0xae>
      }
      else
      {
        if (READ_BIT(hospi->Instance->CCR, OCTOSPI_CCR_ADMODE) != HAL_OSPI_ADDRESS_NONE)
 80026dc:	68fb      	ldr	r3, [r7, #12]
 80026de:	681b      	ldr	r3, [r3, #0]
 80026e0:	f8d3 3100 	ldr.w	r3, [r3, #256]	@ 0x100
 80026e4:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 80026e8:	2b00      	cmp	r3, #0
 80026ea:	d004      	beq.n	80026f6 <HAL_OSPI_Receive+0xa4>
        {
          WRITE_REG(hospi->Instance->AR, addr_reg);
 80026ec:	68fb      	ldr	r3, [r7, #12]
 80026ee:	681b      	ldr	r3, [r3, #0]
 80026f0:	69ba      	ldr	r2, [r7, #24]
 80026f2:	649a      	str	r2, [r3, #72]	@ 0x48
 80026f4:	e004      	b.n	8002700 <HAL_OSPI_Receive+0xae>
        }
        else
        {
          WRITE_REG(hospi->Instance->IR, ir_reg);
 80026f6:	68fb      	ldr	r3, [r7, #12]
 80026f8:	681b      	ldr	r3, [r3, #0]
 80026fa:	697a      	ldr	r2, [r7, #20]
 80026fc:	f8c3 2110 	str.w	r2, [r3, #272]	@ 0x110
      }

      do
      {
        /* Wait till fifo threshold or transfer complete flags are set to read received data */
        status = OSPI_WaitFlagStateUntilTimeout(hospi, (HAL_OSPI_FLAG_FT | HAL_OSPI_FLAG_TC), SET, tickstart, Timeout);
 8002700:	687b      	ldr	r3, [r7, #4]
 8002702:	9300      	str	r3, [sp, #0]
 8002704:	6a3b      	ldr	r3, [r7, #32]
 8002706:	2201      	movs	r2, #1
 8002708:	2106      	movs	r1, #6
 800270a:	68f8      	ldr	r0, [r7, #12]
 800270c:	f000 fe12 	bl	8003334 <OSPI_WaitFlagStateUntilTimeout>
 8002710:	4603      	mov	r3, r0
 8002712:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27

        if (status != HAL_OK)
 8002716:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800271a:	2b00      	cmp	r3, #0
 800271c:	d114      	bne.n	8002748 <HAL_OSPI_Receive+0xf6>
        {
          break;
        }

        *hospi->pBuffPtr = *((__IO uint8_t *)data_reg);
 800271e:	68fb      	ldr	r3, [r7, #12]
 8002720:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002722:	69fa      	ldr	r2, [r7, #28]
 8002724:	7812      	ldrb	r2, [r2, #0]
 8002726:	b2d2      	uxtb	r2, r2
 8002728:	701a      	strb	r2, [r3, #0]
        hospi->pBuffPtr++;
 800272a:	68fb      	ldr	r3, [r7, #12]
 800272c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800272e:	1c5a      	adds	r2, r3, #1
 8002730:	68fb      	ldr	r3, [r7, #12]
 8002732:	641a      	str	r2, [r3, #64]	@ 0x40
        hospi->XferCount--;
 8002734:	68fb      	ldr	r3, [r7, #12]
 8002736:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8002738:	1e5a      	subs	r2, r3, #1
 800273a:	68fb      	ldr	r3, [r7, #12]
 800273c:	649a      	str	r2, [r3, #72]	@ 0x48
      } while (hospi->XferCount > 0U);
 800273e:	68fb      	ldr	r3, [r7, #12]
 8002740:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8002742:	2b00      	cmp	r3, #0
 8002744:	d1dc      	bne.n	8002700 <HAL_OSPI_Receive+0xae>
 8002746:	e000      	b.n	800274a <HAL_OSPI_Receive+0xf8>
          break;
 8002748:	bf00      	nop

      if (status == HAL_OK)
 800274a:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800274e:	2b00      	cmp	r3, #0
 8002750:	d11c      	bne.n	800278c <HAL_OSPI_Receive+0x13a>
      {
        /* Wait till transfer complete flag is set to go back in idle state */
        status = OSPI_WaitFlagStateUntilTimeout(hospi, HAL_OSPI_FLAG_TC, SET, tickstart, Timeout);
 8002752:	687b      	ldr	r3, [r7, #4]
 8002754:	9300      	str	r3, [sp, #0]
 8002756:	6a3b      	ldr	r3, [r7, #32]
 8002758:	2201      	movs	r2, #1
 800275a:	2102      	movs	r1, #2
 800275c:	68f8      	ldr	r0, [r7, #12]
 800275e:	f000 fde9 	bl	8003334 <OSPI_WaitFlagStateUntilTimeout>
 8002762:	4603      	mov	r3, r0
 8002764:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27

        if (status == HAL_OK)
 8002768:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800276c:	2b00      	cmp	r3, #0
 800276e:	d10d      	bne.n	800278c <HAL_OSPI_Receive+0x13a>
        {
          /* Clear transfer complete flag */
          __HAL_OSPI_CLEAR_FLAG(hospi, HAL_OSPI_FLAG_TC);
 8002770:	68fb      	ldr	r3, [r7, #12]
 8002772:	681b      	ldr	r3, [r3, #0]
 8002774:	2202      	movs	r2, #2
 8002776:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update state */
          hospi->State = HAL_OSPI_STATE_READY;
 8002778:	68fb      	ldr	r3, [r7, #12]
 800277a:	2202      	movs	r2, #2
 800277c:	651a      	str	r2, [r3, #80]	@ 0x50
 800277e:	e005      	b.n	800278c <HAL_OSPI_Receive+0x13a>
        }
      }
    }
    else
    {
      status = HAL_ERROR;
 8002780:	2301      	movs	r3, #1
 8002782:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
      hospi->ErrorCode = HAL_OSPI_ERROR_INVALID_SEQUENCE;
 8002786:	68fb      	ldr	r3, [r7, #12]
 8002788:	2210      	movs	r2, #16
 800278a:	655a      	str	r2, [r3, #84]	@ 0x54
    }
  }

  /* Return function status */
  return status;
 800278c:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
}
 8002790:	4618      	mov	r0, r3
 8002792:	3728      	adds	r7, #40	@ 0x28
 8002794:	46bd      	mov	sp, r7
 8002796:	bd80      	pop	{r7, pc}

08002798 <HAL_OSPI_AutoPolling>:
  * @param  Timeout : Timeout duration
  * @note   This function is used only in Automatic Polling Mode
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_OSPI_AutoPolling(OSPI_HandleTypeDef *hospi, OSPI_AutoPollingTypeDef *cfg, uint32_t Timeout)
{
 8002798:	b580      	push	{r7, lr}
 800279a:	b08a      	sub	sp, #40	@ 0x28
 800279c:	af02      	add	r7, sp, #8
 800279e:	60f8      	str	r0, [r7, #12]
 80027a0:	60b9      	str	r1, [r7, #8]
 80027a2:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status;
  uint32_t tickstart = HAL_GetTick();
 80027a4:	f7ff f9a4 	bl	8001af0 <HAL_GetTick>
 80027a8:	61b8      	str	r0, [r7, #24]
  uint32_t addr_reg = hospi->Instance->AR;
 80027aa:	68fb      	ldr	r3, [r7, #12]
 80027ac:	681b      	ldr	r3, [r3, #0]
 80027ae:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80027b0:	617b      	str	r3, [r7, #20]
  uint32_t ir_reg = hospi->Instance->IR;
 80027b2:	68fb      	ldr	r3, [r7, #12]
 80027b4:	681b      	ldr	r3, [r3, #0]
 80027b6:	f8d3 3110 	ldr.w	r3, [r3, #272]	@ 0x110
 80027ba:	613b      	str	r3, [r7, #16]
  assert_param(IS_OSPI_AUTOMATIC_STOP(cfg->AutomaticStop));
  assert_param(IS_OSPI_INTERVAL(cfg->Interval));
  assert_param(IS_OSPI_STATUS_BYTES_SIZE(dlr_reg + 1U));

  /* Check the state */
  if ((hospi->State == HAL_OSPI_STATE_CMD_CFG) && (cfg->AutomaticStop == HAL_OSPI_AUTOMATIC_STOP_ENABLE))
 80027bc:	68fb      	ldr	r3, [r7, #12]
 80027be:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80027c0:	2b04      	cmp	r3, #4
 80027c2:	d164      	bne.n	800288e <HAL_OSPI_AutoPolling+0xf6>
 80027c4:	68bb      	ldr	r3, [r7, #8]
 80027c6:	68db      	ldr	r3, [r3, #12]
 80027c8:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 80027cc:	d15f      	bne.n	800288e <HAL_OSPI_AutoPolling+0xf6>
  {
    /* Wait till busy flag is reset */
    status = OSPI_WaitFlagStateUntilTimeout(hospi, HAL_OSPI_FLAG_BUSY, RESET, tickstart, Timeout);
 80027ce:	687b      	ldr	r3, [r7, #4]
 80027d0:	9300      	str	r3, [sp, #0]
 80027d2:	69bb      	ldr	r3, [r7, #24]
 80027d4:	2200      	movs	r2, #0
 80027d6:	2120      	movs	r1, #32
 80027d8:	68f8      	ldr	r0, [r7, #12]
 80027da:	f000 fdab 	bl	8003334 <OSPI_WaitFlagStateUntilTimeout>
 80027de:	4603      	mov	r3, r0
 80027e0:	77fb      	strb	r3, [r7, #31]

    if (status == HAL_OK)
 80027e2:	7ffb      	ldrb	r3, [r7, #31]
 80027e4:	2b00      	cmp	r3, #0
 80027e6:	d158      	bne.n	800289a <HAL_OSPI_AutoPolling+0x102>
    {
      /* Configure registers */
      WRITE_REG(hospi->Instance->PSMAR, cfg->Match);
 80027e8:	68fb      	ldr	r3, [r7, #12]
 80027ea:	681b      	ldr	r3, [r3, #0]
 80027ec:	68ba      	ldr	r2, [r7, #8]
 80027ee:	6812      	ldr	r2, [r2, #0]
 80027f0:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
      WRITE_REG(hospi->Instance->PSMKR, cfg->Mask);
 80027f4:	68fb      	ldr	r3, [r7, #12]
 80027f6:	681b      	ldr	r3, [r3, #0]
 80027f8:	68ba      	ldr	r2, [r7, #8]
 80027fa:	6852      	ldr	r2, [r2, #4]
 80027fc:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
      WRITE_REG(hospi->Instance->PIR,   cfg->Interval);
 8002800:	68fb      	ldr	r3, [r7, #12]
 8002802:	681b      	ldr	r3, [r3, #0]
 8002804:	68ba      	ldr	r2, [r7, #8]
 8002806:	6912      	ldr	r2, [r2, #16]
 8002808:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
      MODIFY_REG(hospi->Instance->CR, (OCTOSPI_CR_PMM | OCTOSPI_CR_APMS | OCTOSPI_CR_FMODE),
 800280c:	68fb      	ldr	r3, [r7, #12]
 800280e:	681b      	ldr	r3, [r3, #0]
 8002810:	681b      	ldr	r3, [r3, #0]
 8002812:	f023 5243 	bic.w	r2, r3, #817889280	@ 0x30c00000
 8002816:	68bb      	ldr	r3, [r7, #8]
 8002818:	6899      	ldr	r1, [r3, #8]
 800281a:	68bb      	ldr	r3, [r7, #8]
 800281c:	68db      	ldr	r3, [r3, #12]
 800281e:	430b      	orrs	r3, r1
 8002820:	431a      	orrs	r2, r3
 8002822:	68fb      	ldr	r3, [r7, #12]
 8002824:	681b      	ldr	r3, [r3, #0]
 8002826:	f042 5200 	orr.w	r2, r2, #536870912	@ 0x20000000
 800282a:	601a      	str	r2, [r3, #0]
                 (cfg->MatchMode | cfg->AutomaticStop | OSPI_FUNCTIONAL_MODE_AUTO_POLLING));

      /* Trig the transfer by re-writing address or instruction register */
      if (hospi->Init.MemoryType == HAL_OSPI_MEMTYPE_HYPERBUS)
 800282c:	68fb      	ldr	r3, [r7, #12]
 800282e:	68db      	ldr	r3, [r3, #12]
 8002830:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8002834:	d104      	bne.n	8002840 <HAL_OSPI_AutoPolling+0xa8>
      {
        WRITE_REG(hospi->Instance->AR, addr_reg);
 8002836:	68fb      	ldr	r3, [r7, #12]
 8002838:	681b      	ldr	r3, [r3, #0]
 800283a:	697a      	ldr	r2, [r7, #20]
 800283c:	649a      	str	r2, [r3, #72]	@ 0x48
 800283e:	e011      	b.n	8002864 <HAL_OSPI_AutoPolling+0xcc>
      }
      else
      {
        if (READ_BIT(hospi->Instance->CCR, OCTOSPI_CCR_ADMODE) != HAL_OSPI_ADDRESS_NONE)
 8002840:	68fb      	ldr	r3, [r7, #12]
 8002842:	681b      	ldr	r3, [r3, #0]
 8002844:	f8d3 3100 	ldr.w	r3, [r3, #256]	@ 0x100
 8002848:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 800284c:	2b00      	cmp	r3, #0
 800284e:	d004      	beq.n	800285a <HAL_OSPI_AutoPolling+0xc2>
        {
          WRITE_REG(hospi->Instance->AR, addr_reg);
 8002850:	68fb      	ldr	r3, [r7, #12]
 8002852:	681b      	ldr	r3, [r3, #0]
 8002854:	697a      	ldr	r2, [r7, #20]
 8002856:	649a      	str	r2, [r3, #72]	@ 0x48
 8002858:	e004      	b.n	8002864 <HAL_OSPI_AutoPolling+0xcc>
        }
        else
        {
          WRITE_REG(hospi->Instance->IR, ir_reg);
 800285a:	68fb      	ldr	r3, [r7, #12]
 800285c:	681b      	ldr	r3, [r3, #0]
 800285e:	693a      	ldr	r2, [r7, #16]
 8002860:	f8c3 2110 	str.w	r2, [r3, #272]	@ 0x110
        }
      }

      /* Wait till status match flag is set to go back in idle state */
      status = OSPI_WaitFlagStateUntilTimeout(hospi, HAL_OSPI_FLAG_SM, SET, tickstart, Timeout);
 8002864:	687b      	ldr	r3, [r7, #4]
 8002866:	9300      	str	r3, [sp, #0]
 8002868:	69bb      	ldr	r3, [r7, #24]
 800286a:	2201      	movs	r2, #1
 800286c:	2108      	movs	r1, #8
 800286e:	68f8      	ldr	r0, [r7, #12]
 8002870:	f000 fd60 	bl	8003334 <OSPI_WaitFlagStateUntilTimeout>
 8002874:	4603      	mov	r3, r0
 8002876:	77fb      	strb	r3, [r7, #31]

      if (status == HAL_OK)
 8002878:	7ffb      	ldrb	r3, [r7, #31]
 800287a:	2b00      	cmp	r3, #0
 800287c:	d10d      	bne.n	800289a <HAL_OSPI_AutoPolling+0x102>
      {
        /* Clear status match flag */
        __HAL_OSPI_CLEAR_FLAG(hospi, HAL_OSPI_FLAG_SM);
 800287e:	68fb      	ldr	r3, [r7, #12]
 8002880:	681b      	ldr	r3, [r3, #0]
 8002882:	2208      	movs	r2, #8
 8002884:	625a      	str	r2, [r3, #36]	@ 0x24

        /* Update state */
        hospi->State = HAL_OSPI_STATE_READY;
 8002886:	68fb      	ldr	r3, [r7, #12]
 8002888:	2202      	movs	r2, #2
 800288a:	651a      	str	r2, [r3, #80]	@ 0x50
    if (status == HAL_OK)
 800288c:	e005      	b.n	800289a <HAL_OSPI_AutoPolling+0x102>
      }
    }
  }
  else
  {
    status = HAL_ERROR;
 800288e:	2301      	movs	r3, #1
 8002890:	77fb      	strb	r3, [r7, #31]
    hospi->ErrorCode = HAL_OSPI_ERROR_INVALID_SEQUENCE;
 8002892:	68fb      	ldr	r3, [r7, #12]
 8002894:	2210      	movs	r2, #16
 8002896:	655a      	str	r2, [r3, #84]	@ 0x54
 8002898:	e000      	b.n	800289c <HAL_OSPI_AutoPolling+0x104>
    if (status == HAL_OK)
 800289a:	bf00      	nop
  }

  /* Return function status */
  return status;
 800289c:	7ffb      	ldrb	r3, [r7, #31]
}
 800289e:	4618      	mov	r0, r3
 80028a0:	3720      	adds	r7, #32
 80028a2:	46bd      	mov	sp, r7
 80028a4:	bd80      	pop	{r7, pc}
	...

080028a8 <HAL_OSPI_MemoryMapped>:
  * @param  cfg   : structure that contains the memory mapped configuration information.
  * @note   This function is used only in Memory mapped Mode
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_OSPI_MemoryMapped(OSPI_HandleTypeDef *hospi, OSPI_MemoryMappedTypeDef *cfg)
{
 80028a8:	b580      	push	{r7, lr}
 80028aa:	b086      	sub	sp, #24
 80028ac:	af02      	add	r7, sp, #8
 80028ae:	6078      	str	r0, [r7, #4]
 80028b0:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status;
  uint32_t tickstart = HAL_GetTick();
 80028b2:	f7ff f91d 	bl	8001af0 <HAL_GetTick>
 80028b6:	60b8      	str	r0, [r7, #8]

  /* Check the parameters of the memory-mapped configuration structure */
  assert_param(IS_OSPI_TIMEOUT_ACTIVATION(cfg->TimeOutActivation));

  /* Check the state */
  if (hospi->State == HAL_OSPI_STATE_CMD_CFG)
 80028b8:	687b      	ldr	r3, [r7, #4]
 80028ba:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80028bc:	2b04      	cmp	r3, #4
 80028be:	d134      	bne.n	800292a <HAL_OSPI_MemoryMapped+0x82>
  {
    /* Wait till busy flag is reset */
    status = OSPI_WaitFlagStateUntilTimeout(hospi, HAL_OSPI_FLAG_BUSY, RESET, tickstart, hospi->Timeout);
 80028c0:	687b      	ldr	r3, [r7, #4]
 80028c2:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80028c4:	9300      	str	r3, [sp, #0]
 80028c6:	68bb      	ldr	r3, [r7, #8]
 80028c8:	2200      	movs	r2, #0
 80028ca:	2120      	movs	r1, #32
 80028cc:	6878      	ldr	r0, [r7, #4]
 80028ce:	f000 fd31 	bl	8003334 <OSPI_WaitFlagStateUntilTimeout>
 80028d2:	4603      	mov	r3, r0
 80028d4:	73fb      	strb	r3, [r7, #15]

    if (status == HAL_OK)
 80028d6:	7bfb      	ldrb	r3, [r7, #15]
 80028d8:	2b00      	cmp	r3, #0
 80028da:	d12b      	bne.n	8002934 <HAL_OSPI_MemoryMapped+0x8c>
    {
      /* Update state */
      hospi->State = HAL_OSPI_STATE_BUSY_MEM_MAPPED;
 80028dc:	687b      	ldr	r3, [r7, #4]
 80028de:	2288      	movs	r2, #136	@ 0x88
 80028e0:	651a      	str	r2, [r3, #80]	@ 0x50

      if (cfg->TimeOutActivation == HAL_OSPI_TIMEOUT_COUNTER_ENABLE)
 80028e2:	683b      	ldr	r3, [r7, #0]
 80028e4:	681b      	ldr	r3, [r3, #0]
 80028e6:	2b08      	cmp	r3, #8
 80028e8:	d111      	bne.n	800290e <HAL_OSPI_MemoryMapped+0x66>
      {
        assert_param(IS_OSPI_TIMEOUT_PERIOD(cfg->TimeOutPeriod));

        /* Configure register */
        WRITE_REG(hospi->Instance->LPTR, cfg->TimeOutPeriod);
 80028ea:	687b      	ldr	r3, [r7, #4]
 80028ec:	681b      	ldr	r3, [r3, #0]
 80028ee:	683a      	ldr	r2, [r7, #0]
 80028f0:	6852      	ldr	r2, [r2, #4]
 80028f2:	f8c3 2130 	str.w	r2, [r3, #304]	@ 0x130

        /* Clear flags related to interrupt */
        __HAL_OSPI_CLEAR_FLAG(hospi, HAL_OSPI_FLAG_TO);
 80028f6:	687b      	ldr	r3, [r7, #4]
 80028f8:	681b      	ldr	r3, [r3, #0]
 80028fa:	2210      	movs	r2, #16
 80028fc:	625a      	str	r2, [r3, #36]	@ 0x24

        /* Enable the timeout interrupt */
        __HAL_OSPI_ENABLE_IT(hospi, HAL_OSPI_IT_TO);
 80028fe:	687b      	ldr	r3, [r7, #4]
 8002900:	681b      	ldr	r3, [r3, #0]
 8002902:	681a      	ldr	r2, [r3, #0]
 8002904:	687b      	ldr	r3, [r7, #4]
 8002906:	681b      	ldr	r3, [r3, #0]
 8002908:	f442 1280 	orr.w	r2, r2, #1048576	@ 0x100000
 800290c:	601a      	str	r2, [r3, #0]
      }

      /* Configure CR register with functional mode as memory-mapped */
      MODIFY_REG(hospi->Instance->CR, (OCTOSPI_CR_TCEN | OCTOSPI_CR_FMODE),
 800290e:	687b      	ldr	r3, [r7, #4]
 8002910:	681b      	ldr	r3, [r3, #0]
 8002912:	681a      	ldr	r2, [r3, #0]
 8002914:	4b0a      	ldr	r3, [pc, #40]	@ (8002940 <HAL_OSPI_MemoryMapped+0x98>)
 8002916:	4013      	ands	r3, r2
 8002918:	683a      	ldr	r2, [r7, #0]
 800291a:	6812      	ldr	r2, [r2, #0]
 800291c:	431a      	orrs	r2, r3
 800291e:	687b      	ldr	r3, [r7, #4]
 8002920:	681b      	ldr	r3, [r3, #0]
 8002922:	f042 5240 	orr.w	r2, r2, #805306368	@ 0x30000000
 8002926:	601a      	str	r2, [r3, #0]
 8002928:	e004      	b.n	8002934 <HAL_OSPI_MemoryMapped+0x8c>
                 (cfg->TimeOutActivation | OSPI_FUNCTIONAL_MODE_MEMORY_MAPPED));
    }
  }
  else
  {
    status = HAL_ERROR;
 800292a:	2301      	movs	r3, #1
 800292c:	73fb      	strb	r3, [r7, #15]
    hospi->ErrorCode = HAL_OSPI_ERROR_INVALID_SEQUENCE;
 800292e:	687b      	ldr	r3, [r7, #4]
 8002930:	2210      	movs	r2, #16
 8002932:	655a      	str	r2, [r3, #84]	@ 0x54
  }

  /* Return function status */
  return status;
 8002934:	7bfb      	ldrb	r3, [r7, #15]
}
 8002936:	4618      	mov	r0, r3
 8002938:	3710      	adds	r7, #16
 800293a:	46bd      	mov	sp, r7
 800293c:	bd80      	pop	{r7, pc}
 800293e:	bf00      	nop
 8002940:	cffffff7 	.word	0xcffffff7

08002944 <HAL_OSPI_SetTimeout>:
  * @param  hospi   : OSPI handle.
  * @param  Timeout : Timeout for the memory access.
  * @retval None
  */
HAL_StatusTypeDef HAL_OSPI_SetTimeout(OSPI_HandleTypeDef *hospi, uint32_t Timeout)
{
 8002944:	b480      	push	{r7}
 8002946:	b083      	sub	sp, #12
 8002948:	af00      	add	r7, sp, #0
 800294a:	6078      	str	r0, [r7, #4]
 800294c:	6039      	str	r1, [r7, #0]
  hospi->Timeout = Timeout;
 800294e:	687b      	ldr	r3, [r7, #4]
 8002950:	683a      	ldr	r2, [r7, #0]
 8002952:	659a      	str	r2, [r3, #88]	@ 0x58
  return HAL_OK;
 8002954:	2300      	movs	r3, #0
}
 8002956:	4618      	mov	r0, r3
 8002958:	370c      	adds	r7, #12
 800295a:	46bd      	mov	sp, r7
 800295c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002960:	4770      	bx	lr
	...

08002964 <HAL_OSPIM_Config>:
  * @param  cfg     : Configuration of the IO Manager for the instance
  * @param  Timeout : Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_OSPIM_Config(OSPI_HandleTypeDef *hospi, OSPIM_CfgTypeDef *cfg, uint32_t Timeout)
{
 8002964:	b580      	push	{r7, lr}
 8002966:	b094      	sub	sp, #80	@ 0x50
 8002968:	af00      	add	r7, sp, #0
 800296a:	60f8      	str	r0, [r7, #12]
 800296c:	60b9      	str	r1, [r7, #8]
 800296e:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8002970:	2300      	movs	r3, #0
 8002972:	f887 304f 	strb.w	r3, [r7, #79]	@ 0x4f
  uint32_t instance;
  uint8_t index;
  uint8_t ospi_enabled = 0U;
 8002976:	2300      	movs	r3, #0
 8002978:	f887 3046 	strb.w	r3, [r7, #70]	@ 0x46
  assert_param(IS_OSPIM_PORT(cfg->NCSPort));
  assert_param(IS_OSPIM_IO_PORT(cfg->IOLowPort));
  assert_param(IS_OSPIM_IO_PORT(cfg->IOHighPort));
  assert_param(IS_OSPIM_REQ2ACKTIME(cfg->Req2AckTime));

  if (hospi->Instance == OCTOSPI1)
 800297c:	68fb      	ldr	r3, [r7, #12]
 800297e:	681b      	ldr	r3, [r3, #0]
 8002980:	4a9d      	ldr	r2, [pc, #628]	@ (8002bf8 <HAL_OSPIM_Config+0x294>)
 8002982:	4293      	cmp	r3, r2
 8002984:	d105      	bne.n	8002992 <HAL_OSPIM_Config+0x2e>
  {
    instance = 0U;
 8002986:	2300      	movs	r3, #0
 8002988:	64bb      	str	r3, [r7, #72]	@ 0x48
    other_instance = 1U;
 800298a:	2301      	movs	r3, #1
 800298c:	f887 3045 	strb.w	r3, [r7, #69]	@ 0x45
 8002990:	e004      	b.n	800299c <HAL_OSPIM_Config+0x38>
  }
  else
  {
    instance = 1U;
 8002992:	2301      	movs	r3, #1
 8002994:	64bb      	str	r3, [r7, #72]	@ 0x48
    other_instance = 0U;
 8002996:	2300      	movs	r3, #0
 8002998:	f887 3045 	strb.w	r3, [r7, #69]	@ 0x45
  }

  /**************** Get current configuration of the instances ****************/
  for (index = 0U; index < OSPI_NB_INSTANCE; index++)
 800299c:	2300      	movs	r3, #0
 800299e:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47
 80029a2:	e01d      	b.n	80029e0 <HAL_OSPIM_Config+0x7c>
  {
    if (OSPIM_GetConfig(index + 1U, &(IOM_cfg[index])) != HAL_OK)
 80029a4:	f897 3047 	ldrb.w	r3, [r7, #71]	@ 0x47
 80029a8:	3301      	adds	r3, #1
 80029aa:	b2d8      	uxtb	r0, r3
 80029ac:	f897 2047 	ldrb.w	r2, [r7, #71]	@ 0x47
 80029b0:	f107 0114 	add.w	r1, r7, #20
 80029b4:	4613      	mov	r3, r2
 80029b6:	005b      	lsls	r3, r3, #1
 80029b8:	4413      	add	r3, r2
 80029ba:	00db      	lsls	r3, r3, #3
 80029bc:	440b      	add	r3, r1
 80029be:	4619      	mov	r1, r3
 80029c0:	f000 fe6a 	bl	8003698 <OSPIM_GetConfig>
 80029c4:	4603      	mov	r3, r0
 80029c6:	2b00      	cmp	r3, #0
 80029c8:	d005      	beq.n	80029d6 <HAL_OSPIM_Config+0x72>
    {
      status = HAL_ERROR;
 80029ca:	2301      	movs	r3, #1
 80029cc:	f887 304f 	strb.w	r3, [r7, #79]	@ 0x4f
      hospi->ErrorCode = HAL_OSPI_ERROR_INVALID_PARAM;
 80029d0:	68fb      	ldr	r3, [r7, #12]
 80029d2:	2208      	movs	r2, #8
 80029d4:	655a      	str	r2, [r3, #84]	@ 0x54
  for (index = 0U; index < OSPI_NB_INSTANCE; index++)
 80029d6:	f897 3047 	ldrb.w	r3, [r7, #71]	@ 0x47
 80029da:	3301      	adds	r3, #1
 80029dc:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47
 80029e0:	f897 3047 	ldrb.w	r3, [r7, #71]	@ 0x47
 80029e4:	2b01      	cmp	r3, #1
 80029e6:	d9dd      	bls.n	80029a4 <HAL_OSPIM_Config+0x40>
    }
  }

  if (status == HAL_OK)
 80029e8:	f897 304f 	ldrb.w	r3, [r7, #79]	@ 0x4f
 80029ec:	2b00      	cmp	r3, #0
 80029ee:	f040 8495 	bne.w	800331c <HAL_OSPIM_Config+0x9b8>
  {
    /********** Disable both OctoSPI to configure OctoSPI IO Manager **********/
    if ((OCTOSPI1->CR & OCTOSPI_CR_EN) != 0U)
 80029f2:	4b81      	ldr	r3, [pc, #516]	@ (8002bf8 <HAL_OSPIM_Config+0x294>)
 80029f4:	681b      	ldr	r3, [r3, #0]
 80029f6:	f003 0301 	and.w	r3, r3, #1
 80029fa:	2b00      	cmp	r3, #0
 80029fc:	d00b      	beq.n	8002a16 <HAL_OSPIM_Config+0xb2>
    {
      CLEAR_BIT(OCTOSPI1->CR, OCTOSPI_CR_EN);
 80029fe:	4b7e      	ldr	r3, [pc, #504]	@ (8002bf8 <HAL_OSPIM_Config+0x294>)
 8002a00:	681b      	ldr	r3, [r3, #0]
 8002a02:	4a7d      	ldr	r2, [pc, #500]	@ (8002bf8 <HAL_OSPIM_Config+0x294>)
 8002a04:	f023 0301 	bic.w	r3, r3, #1
 8002a08:	6013      	str	r3, [r2, #0]
      ospi_enabled |= 0x1U;
 8002a0a:	f897 3046 	ldrb.w	r3, [r7, #70]	@ 0x46
 8002a0e:	f043 0301 	orr.w	r3, r3, #1
 8002a12:	f887 3046 	strb.w	r3, [r7, #70]	@ 0x46
    }
    if ((OCTOSPI2->CR & OCTOSPI_CR_EN) != 0U)
 8002a16:	4b79      	ldr	r3, [pc, #484]	@ (8002bfc <HAL_OSPIM_Config+0x298>)
 8002a18:	681b      	ldr	r3, [r3, #0]
 8002a1a:	f003 0301 	and.w	r3, r3, #1
 8002a1e:	2b00      	cmp	r3, #0
 8002a20:	d00b      	beq.n	8002a3a <HAL_OSPIM_Config+0xd6>
    {
      CLEAR_BIT(OCTOSPI2->CR, OCTOSPI_CR_EN);
 8002a22:	4b76      	ldr	r3, [pc, #472]	@ (8002bfc <HAL_OSPIM_Config+0x298>)
 8002a24:	681b      	ldr	r3, [r3, #0]
 8002a26:	4a75      	ldr	r2, [pc, #468]	@ (8002bfc <HAL_OSPIM_Config+0x298>)
 8002a28:	f023 0301 	bic.w	r3, r3, #1
 8002a2c:	6013      	str	r3, [r2, #0]
      ospi_enabled |= 0x2U;
 8002a2e:	f897 3046 	ldrb.w	r3, [r7, #70]	@ 0x46
 8002a32:	f043 0302 	orr.w	r3, r3, #2
 8002a36:	f887 3046 	strb.w	r3, [r7, #70]	@ 0x46
    }

    /***************** Deactivation of previous configuration *****************/
    CLEAR_BIT(OCTOSPIM->PCR[(IOM_cfg[instance].NCSPort - 1U)], OCTOSPIM_PCR_NCSEN);
 8002a3a:	4971      	ldr	r1, [pc, #452]	@ (8002c00 <HAL_OSPIM_Config+0x29c>)
 8002a3c:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8002a3e:	4613      	mov	r3, r2
 8002a40:	005b      	lsls	r3, r3, #1
 8002a42:	4413      	add	r3, r2
 8002a44:	00db      	lsls	r3, r3, #3
 8002a46:	3350      	adds	r3, #80	@ 0x50
 8002a48:	443b      	add	r3, r7
 8002a4a:	3b34      	subs	r3, #52	@ 0x34
 8002a4c:	681b      	ldr	r3, [r3, #0]
 8002a4e:	3b01      	subs	r3, #1
 8002a50:	009b      	lsls	r3, r3, #2
 8002a52:	440b      	add	r3, r1
 8002a54:	6859      	ldr	r1, [r3, #4]
 8002a56:	486a      	ldr	r0, [pc, #424]	@ (8002c00 <HAL_OSPIM_Config+0x29c>)
 8002a58:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8002a5a:	4613      	mov	r3, r2
 8002a5c:	005b      	lsls	r3, r3, #1
 8002a5e:	4413      	add	r3, r2
 8002a60:	00db      	lsls	r3, r3, #3
 8002a62:	3350      	adds	r3, #80	@ 0x50
 8002a64:	443b      	add	r3, r7
 8002a66:	3b34      	subs	r3, #52	@ 0x34
 8002a68:	681b      	ldr	r3, [r3, #0]
 8002a6a:	3b01      	subs	r3, #1
 8002a6c:	f421 7280 	bic.w	r2, r1, #256	@ 0x100
 8002a70:	009b      	lsls	r3, r3, #2
 8002a72:	4403      	add	r3, r0
 8002a74:	605a      	str	r2, [r3, #4]
    if ((OCTOSPIM->CR & OCTOSPIM_CR_MUXEN) != 0U)
 8002a76:	4b62      	ldr	r3, [pc, #392]	@ (8002c00 <HAL_OSPIM_Config+0x29c>)
 8002a78:	681b      	ldr	r3, [r3, #0]
 8002a7a:	f003 0301 	and.w	r3, r3, #1
 8002a7e:	2b00      	cmp	r3, #0
 8002a80:	f000 80c0 	beq.w	8002c04 <HAL_OSPIM_Config+0x2a0>
    {
      /* De-multiplexing should be performed */
      CLEAR_BIT(OCTOSPIM->CR, OCTOSPIM_CR_MUXEN);
 8002a84:	4b5e      	ldr	r3, [pc, #376]	@ (8002c00 <HAL_OSPIM_Config+0x29c>)
 8002a86:	681b      	ldr	r3, [r3, #0]
 8002a88:	4a5d      	ldr	r2, [pc, #372]	@ (8002c00 <HAL_OSPIM_Config+0x29c>)
 8002a8a:	f023 0301 	bic.w	r3, r3, #1
 8002a8e:	6013      	str	r3, [r2, #0]

      if (other_instance == 1U)
 8002a90:	f897 3045 	ldrb.w	r3, [r7, #69]	@ 0x45
 8002a94:	2b01      	cmp	r3, #1
 8002a96:	f040 8162 	bne.w	8002d5e <HAL_OSPIM_Config+0x3fa>
      {
        SET_BIT(OCTOSPIM->PCR[(IOM_cfg[other_instance].ClkPort - 1U)], OCTOSPIM_PCR_CLKSRC);
 8002a9a:	4959      	ldr	r1, [pc, #356]	@ (8002c00 <HAL_OSPIM_Config+0x29c>)
 8002a9c:	f897 2045 	ldrb.w	r2, [r7, #69]	@ 0x45
 8002aa0:	4613      	mov	r3, r2
 8002aa2:	005b      	lsls	r3, r3, #1
 8002aa4:	4413      	add	r3, r2
 8002aa6:	00db      	lsls	r3, r3, #3
 8002aa8:	3350      	adds	r3, #80	@ 0x50
 8002aaa:	443b      	add	r3, r7
 8002aac:	3b3c      	subs	r3, #60	@ 0x3c
 8002aae:	681b      	ldr	r3, [r3, #0]
 8002ab0:	3b01      	subs	r3, #1
 8002ab2:	009b      	lsls	r3, r3, #2
 8002ab4:	440b      	add	r3, r1
 8002ab6:	6859      	ldr	r1, [r3, #4]
 8002ab8:	4851      	ldr	r0, [pc, #324]	@ (8002c00 <HAL_OSPIM_Config+0x29c>)
 8002aba:	f897 2045 	ldrb.w	r2, [r7, #69]	@ 0x45
 8002abe:	4613      	mov	r3, r2
 8002ac0:	005b      	lsls	r3, r3, #1
 8002ac2:	4413      	add	r3, r2
 8002ac4:	00db      	lsls	r3, r3, #3
 8002ac6:	3350      	adds	r3, #80	@ 0x50
 8002ac8:	443b      	add	r3, r7
 8002aca:	3b3c      	subs	r3, #60	@ 0x3c
 8002acc:	681b      	ldr	r3, [r3, #0]
 8002ace:	3b01      	subs	r3, #1
 8002ad0:	f041 0202 	orr.w	r2, r1, #2
 8002ad4:	009b      	lsls	r3, r3, #2
 8002ad6:	4403      	add	r3, r0
 8002ad8:	605a      	str	r2, [r3, #4]
        if (IOM_cfg[other_instance].DQSPort != 0U)
 8002ada:	f897 2045 	ldrb.w	r2, [r7, #69]	@ 0x45
 8002ade:	4613      	mov	r3, r2
 8002ae0:	005b      	lsls	r3, r3, #1
 8002ae2:	4413      	add	r3, r2
 8002ae4:	00db      	lsls	r3, r3, #3
 8002ae6:	3350      	adds	r3, #80	@ 0x50
 8002ae8:	443b      	add	r3, r7
 8002aea:	3b38      	subs	r3, #56	@ 0x38
 8002aec:	681b      	ldr	r3, [r3, #0]
 8002aee:	2b00      	cmp	r3, #0
 8002af0:	d01f      	beq.n	8002b32 <HAL_OSPIM_Config+0x1ce>
        {
          SET_BIT(OCTOSPIM->PCR[(IOM_cfg[other_instance].DQSPort - 1U)], OCTOSPIM_PCR_DQSSRC);
 8002af2:	4943      	ldr	r1, [pc, #268]	@ (8002c00 <HAL_OSPIM_Config+0x29c>)
 8002af4:	f897 2045 	ldrb.w	r2, [r7, #69]	@ 0x45
 8002af8:	4613      	mov	r3, r2
 8002afa:	005b      	lsls	r3, r3, #1
 8002afc:	4413      	add	r3, r2
 8002afe:	00db      	lsls	r3, r3, #3
 8002b00:	3350      	adds	r3, #80	@ 0x50
 8002b02:	443b      	add	r3, r7
 8002b04:	3b38      	subs	r3, #56	@ 0x38
 8002b06:	681b      	ldr	r3, [r3, #0]
 8002b08:	3b01      	subs	r3, #1
 8002b0a:	009b      	lsls	r3, r3, #2
 8002b0c:	440b      	add	r3, r1
 8002b0e:	6859      	ldr	r1, [r3, #4]
 8002b10:	483b      	ldr	r0, [pc, #236]	@ (8002c00 <HAL_OSPIM_Config+0x29c>)
 8002b12:	f897 2045 	ldrb.w	r2, [r7, #69]	@ 0x45
 8002b16:	4613      	mov	r3, r2
 8002b18:	005b      	lsls	r3, r3, #1
 8002b1a:	4413      	add	r3, r2
 8002b1c:	00db      	lsls	r3, r3, #3
 8002b1e:	3350      	adds	r3, #80	@ 0x50
 8002b20:	443b      	add	r3, r7
 8002b22:	3b38      	subs	r3, #56	@ 0x38
 8002b24:	681b      	ldr	r3, [r3, #0]
 8002b26:	3b01      	subs	r3, #1
 8002b28:	f041 0220 	orr.w	r2, r1, #32
 8002b2c:	009b      	lsls	r3, r3, #2
 8002b2e:	4403      	add	r3, r0
 8002b30:	605a      	str	r2, [r3, #4]
        }
        if (IOM_cfg[other_instance].IOLowPort != HAL_OSPIM_IOPORT_NONE)
 8002b32:	f897 2045 	ldrb.w	r2, [r7, #69]	@ 0x45
 8002b36:	4613      	mov	r3, r2
 8002b38:	005b      	lsls	r3, r3, #1
 8002b3a:	4413      	add	r3, r2
 8002b3c:	00db      	lsls	r3, r3, #3
 8002b3e:	3350      	adds	r3, #80	@ 0x50
 8002b40:	443b      	add	r3, r7
 8002b42:	3b30      	subs	r3, #48	@ 0x30
 8002b44:	681b      	ldr	r3, [r3, #0]
 8002b46:	2b00      	cmp	r3, #0
 8002b48:	d023      	beq.n	8002b92 <HAL_OSPIM_Config+0x22e>
        {
          SET_BIT(OCTOSPIM->PCR[((IOM_cfg[other_instance].IOLowPort - 1U)& OSPI_IOM_PORT_MASK)], \
 8002b4a:	492d      	ldr	r1, [pc, #180]	@ (8002c00 <HAL_OSPIM_Config+0x29c>)
 8002b4c:	f897 2045 	ldrb.w	r2, [r7, #69]	@ 0x45
 8002b50:	4613      	mov	r3, r2
 8002b52:	005b      	lsls	r3, r3, #1
 8002b54:	4413      	add	r3, r2
 8002b56:	00db      	lsls	r3, r3, #3
 8002b58:	3350      	adds	r3, #80	@ 0x50
 8002b5a:	443b      	add	r3, r7
 8002b5c:	3b30      	subs	r3, #48	@ 0x30
 8002b5e:	681b      	ldr	r3, [r3, #0]
 8002b60:	3b01      	subs	r3, #1
 8002b62:	f003 0301 	and.w	r3, r3, #1
 8002b66:	009b      	lsls	r3, r3, #2
 8002b68:	440b      	add	r3, r1
 8002b6a:	6859      	ldr	r1, [r3, #4]
 8002b6c:	4824      	ldr	r0, [pc, #144]	@ (8002c00 <HAL_OSPIM_Config+0x29c>)
 8002b6e:	f897 2045 	ldrb.w	r2, [r7, #69]	@ 0x45
 8002b72:	4613      	mov	r3, r2
 8002b74:	005b      	lsls	r3, r3, #1
 8002b76:	4413      	add	r3, r2
 8002b78:	00db      	lsls	r3, r3, #3
 8002b7a:	3350      	adds	r3, #80	@ 0x50
 8002b7c:	443b      	add	r3, r7
 8002b7e:	3b30      	subs	r3, #48	@ 0x30
 8002b80:	681b      	ldr	r3, [r3, #0]
 8002b82:	3b01      	subs	r3, #1
 8002b84:	f003 0301 	and.w	r3, r3, #1
 8002b88:	f441 2280 	orr.w	r2, r1, #262144	@ 0x40000
 8002b8c:	009b      	lsls	r3, r3, #2
 8002b8e:	4403      	add	r3, r0
 8002b90:	605a      	str	r2, [r3, #4]
                  OCTOSPIM_PCR_IOLSRC_1);
        }
        if (IOM_cfg[other_instance].IOHighPort != HAL_OSPIM_IOPORT_NONE)
 8002b92:	f897 2045 	ldrb.w	r2, [r7, #69]	@ 0x45
 8002b96:	4613      	mov	r3, r2
 8002b98:	005b      	lsls	r3, r3, #1
 8002b9a:	4413      	add	r3, r2
 8002b9c:	00db      	lsls	r3, r3, #3
 8002b9e:	3350      	adds	r3, #80	@ 0x50
 8002ba0:	443b      	add	r3, r7
 8002ba2:	3b2c      	subs	r3, #44	@ 0x2c
 8002ba4:	681b      	ldr	r3, [r3, #0]
 8002ba6:	2b00      	cmp	r3, #0
 8002ba8:	f000 80d9 	beq.w	8002d5e <HAL_OSPIM_Config+0x3fa>
        {
          SET_BIT(OCTOSPIM->PCR[((IOM_cfg[other_instance].IOHighPort - 1U)& OSPI_IOM_PORT_MASK)], \
 8002bac:	4914      	ldr	r1, [pc, #80]	@ (8002c00 <HAL_OSPIM_Config+0x29c>)
 8002bae:	f897 2045 	ldrb.w	r2, [r7, #69]	@ 0x45
 8002bb2:	4613      	mov	r3, r2
 8002bb4:	005b      	lsls	r3, r3, #1
 8002bb6:	4413      	add	r3, r2
 8002bb8:	00db      	lsls	r3, r3, #3
 8002bba:	3350      	adds	r3, #80	@ 0x50
 8002bbc:	443b      	add	r3, r7
 8002bbe:	3b2c      	subs	r3, #44	@ 0x2c
 8002bc0:	681b      	ldr	r3, [r3, #0]
 8002bc2:	3b01      	subs	r3, #1
 8002bc4:	f003 0301 	and.w	r3, r3, #1
 8002bc8:	009b      	lsls	r3, r3, #2
 8002bca:	440b      	add	r3, r1
 8002bcc:	6859      	ldr	r1, [r3, #4]
 8002bce:	480c      	ldr	r0, [pc, #48]	@ (8002c00 <HAL_OSPIM_Config+0x29c>)
 8002bd0:	f897 2045 	ldrb.w	r2, [r7, #69]	@ 0x45
 8002bd4:	4613      	mov	r3, r2
 8002bd6:	005b      	lsls	r3, r3, #1
 8002bd8:	4413      	add	r3, r2
 8002bda:	00db      	lsls	r3, r3, #3
 8002bdc:	3350      	adds	r3, #80	@ 0x50
 8002bde:	443b      	add	r3, r7
 8002be0:	3b2c      	subs	r3, #44	@ 0x2c
 8002be2:	681b      	ldr	r3, [r3, #0]
 8002be4:	3b01      	subs	r3, #1
 8002be6:	f003 0301 	and.w	r3, r3, #1
 8002bea:	f041 6280 	orr.w	r2, r1, #67108864	@ 0x4000000
 8002bee:	009b      	lsls	r3, r3, #2
 8002bf0:	4403      	add	r3, r0
 8002bf2:	605a      	str	r2, [r3, #4]
 8002bf4:	e0b3      	b.n	8002d5e <HAL_OSPIM_Config+0x3fa>
 8002bf6:	bf00      	nop
 8002bf8:	52005000 	.word	0x52005000
 8002bfc:	5200a000 	.word	0x5200a000
 8002c00:	5200b400 	.word	0x5200b400
        }
      }
    }
    else
    {
      if (IOM_cfg[instance].ClkPort != 0U)
 8002c04:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8002c06:	4613      	mov	r3, r2
 8002c08:	005b      	lsls	r3, r3, #1
 8002c0a:	4413      	add	r3, r2
 8002c0c:	00db      	lsls	r3, r3, #3
 8002c0e:	3350      	adds	r3, #80	@ 0x50
 8002c10:	443b      	add	r3, r7
 8002c12:	3b3c      	subs	r3, #60	@ 0x3c
 8002c14:	681b      	ldr	r3, [r3, #0]
 8002c16:	2b00      	cmp	r3, #0
 8002c18:	f000 80a1 	beq.w	8002d5e <HAL_OSPIM_Config+0x3fa>
      {
        CLEAR_BIT(OCTOSPIM->PCR[(IOM_cfg[instance].ClkPort - 1U)], OCTOSPIM_PCR_CLKEN);
 8002c1c:	4993      	ldr	r1, [pc, #588]	@ (8002e6c <HAL_OSPIM_Config+0x508>)
 8002c1e:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8002c20:	4613      	mov	r3, r2
 8002c22:	005b      	lsls	r3, r3, #1
 8002c24:	4413      	add	r3, r2
 8002c26:	00db      	lsls	r3, r3, #3
 8002c28:	3350      	adds	r3, #80	@ 0x50
 8002c2a:	443b      	add	r3, r7
 8002c2c:	3b3c      	subs	r3, #60	@ 0x3c
 8002c2e:	681b      	ldr	r3, [r3, #0]
 8002c30:	3b01      	subs	r3, #1
 8002c32:	009b      	lsls	r3, r3, #2
 8002c34:	440b      	add	r3, r1
 8002c36:	6859      	ldr	r1, [r3, #4]
 8002c38:	488c      	ldr	r0, [pc, #560]	@ (8002e6c <HAL_OSPIM_Config+0x508>)
 8002c3a:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8002c3c:	4613      	mov	r3, r2
 8002c3e:	005b      	lsls	r3, r3, #1
 8002c40:	4413      	add	r3, r2
 8002c42:	00db      	lsls	r3, r3, #3
 8002c44:	3350      	adds	r3, #80	@ 0x50
 8002c46:	443b      	add	r3, r7
 8002c48:	3b3c      	subs	r3, #60	@ 0x3c
 8002c4a:	681b      	ldr	r3, [r3, #0]
 8002c4c:	3b01      	subs	r3, #1
 8002c4e:	f021 0201 	bic.w	r2, r1, #1
 8002c52:	009b      	lsls	r3, r3, #2
 8002c54:	4403      	add	r3, r0
 8002c56:	605a      	str	r2, [r3, #4]
        if (IOM_cfg[instance].DQSPort != 0U)
 8002c58:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8002c5a:	4613      	mov	r3, r2
 8002c5c:	005b      	lsls	r3, r3, #1
 8002c5e:	4413      	add	r3, r2
 8002c60:	00db      	lsls	r3, r3, #3
 8002c62:	3350      	adds	r3, #80	@ 0x50
 8002c64:	443b      	add	r3, r7
 8002c66:	3b38      	subs	r3, #56	@ 0x38
 8002c68:	681b      	ldr	r3, [r3, #0]
 8002c6a:	2b00      	cmp	r3, #0
 8002c6c:	d01d      	beq.n	8002caa <HAL_OSPIM_Config+0x346>
        {
          CLEAR_BIT(OCTOSPIM->PCR[(IOM_cfg[instance].DQSPort - 1U)], OCTOSPIM_PCR_DQSEN);
 8002c6e:	497f      	ldr	r1, [pc, #508]	@ (8002e6c <HAL_OSPIM_Config+0x508>)
 8002c70:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8002c72:	4613      	mov	r3, r2
 8002c74:	005b      	lsls	r3, r3, #1
 8002c76:	4413      	add	r3, r2
 8002c78:	00db      	lsls	r3, r3, #3
 8002c7a:	3350      	adds	r3, #80	@ 0x50
 8002c7c:	443b      	add	r3, r7
 8002c7e:	3b38      	subs	r3, #56	@ 0x38
 8002c80:	681b      	ldr	r3, [r3, #0]
 8002c82:	3b01      	subs	r3, #1
 8002c84:	009b      	lsls	r3, r3, #2
 8002c86:	440b      	add	r3, r1
 8002c88:	6859      	ldr	r1, [r3, #4]
 8002c8a:	4878      	ldr	r0, [pc, #480]	@ (8002e6c <HAL_OSPIM_Config+0x508>)
 8002c8c:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8002c8e:	4613      	mov	r3, r2
 8002c90:	005b      	lsls	r3, r3, #1
 8002c92:	4413      	add	r3, r2
 8002c94:	00db      	lsls	r3, r3, #3
 8002c96:	3350      	adds	r3, #80	@ 0x50
 8002c98:	443b      	add	r3, r7
 8002c9a:	3b38      	subs	r3, #56	@ 0x38
 8002c9c:	681b      	ldr	r3, [r3, #0]
 8002c9e:	3b01      	subs	r3, #1
 8002ca0:	f021 0210 	bic.w	r2, r1, #16
 8002ca4:	009b      	lsls	r3, r3, #2
 8002ca6:	4403      	add	r3, r0
 8002ca8:	605a      	str	r2, [r3, #4]
        }
        if (IOM_cfg[instance].IOLowPort != HAL_OSPIM_IOPORT_NONE)
 8002caa:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8002cac:	4613      	mov	r3, r2
 8002cae:	005b      	lsls	r3, r3, #1
 8002cb0:	4413      	add	r3, r2
 8002cb2:	00db      	lsls	r3, r3, #3
 8002cb4:	3350      	adds	r3, #80	@ 0x50
 8002cb6:	443b      	add	r3, r7
 8002cb8:	3b30      	subs	r3, #48	@ 0x30
 8002cba:	681b      	ldr	r3, [r3, #0]
 8002cbc:	2b00      	cmp	r3, #0
 8002cbe:	d021      	beq.n	8002d04 <HAL_OSPIM_Config+0x3a0>
        {
          CLEAR_BIT(OCTOSPIM->PCR[((IOM_cfg[instance].IOLowPort - 1U)& OSPI_IOM_PORT_MASK)], OCTOSPIM_PCR_IOLEN);
 8002cc0:	496a      	ldr	r1, [pc, #424]	@ (8002e6c <HAL_OSPIM_Config+0x508>)
 8002cc2:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8002cc4:	4613      	mov	r3, r2
 8002cc6:	005b      	lsls	r3, r3, #1
 8002cc8:	4413      	add	r3, r2
 8002cca:	00db      	lsls	r3, r3, #3
 8002ccc:	3350      	adds	r3, #80	@ 0x50
 8002cce:	443b      	add	r3, r7
 8002cd0:	3b30      	subs	r3, #48	@ 0x30
 8002cd2:	681b      	ldr	r3, [r3, #0]
 8002cd4:	3b01      	subs	r3, #1
 8002cd6:	f003 0301 	and.w	r3, r3, #1
 8002cda:	009b      	lsls	r3, r3, #2
 8002cdc:	440b      	add	r3, r1
 8002cde:	6859      	ldr	r1, [r3, #4]
 8002ce0:	4862      	ldr	r0, [pc, #392]	@ (8002e6c <HAL_OSPIM_Config+0x508>)
 8002ce2:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8002ce4:	4613      	mov	r3, r2
 8002ce6:	005b      	lsls	r3, r3, #1
 8002ce8:	4413      	add	r3, r2
 8002cea:	00db      	lsls	r3, r3, #3
 8002cec:	3350      	adds	r3, #80	@ 0x50
 8002cee:	443b      	add	r3, r7
 8002cf0:	3b30      	subs	r3, #48	@ 0x30
 8002cf2:	681b      	ldr	r3, [r3, #0]
 8002cf4:	3b01      	subs	r3, #1
 8002cf6:	f003 0301 	and.w	r3, r3, #1
 8002cfa:	f421 3280 	bic.w	r2, r1, #65536	@ 0x10000
 8002cfe:	009b      	lsls	r3, r3, #2
 8002d00:	4403      	add	r3, r0
 8002d02:	605a      	str	r2, [r3, #4]
        }
        if (IOM_cfg[instance].IOHighPort != HAL_OSPIM_IOPORT_NONE)
 8002d04:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8002d06:	4613      	mov	r3, r2
 8002d08:	005b      	lsls	r3, r3, #1
 8002d0a:	4413      	add	r3, r2
 8002d0c:	00db      	lsls	r3, r3, #3
 8002d0e:	3350      	adds	r3, #80	@ 0x50
 8002d10:	443b      	add	r3, r7
 8002d12:	3b2c      	subs	r3, #44	@ 0x2c
 8002d14:	681b      	ldr	r3, [r3, #0]
 8002d16:	2b00      	cmp	r3, #0
 8002d18:	d021      	beq.n	8002d5e <HAL_OSPIM_Config+0x3fa>
        {
          CLEAR_BIT(OCTOSPIM->PCR[((IOM_cfg[instance].IOHighPort - 1U)& OSPI_IOM_PORT_MASK)], OCTOSPIM_PCR_IOHEN);
 8002d1a:	4954      	ldr	r1, [pc, #336]	@ (8002e6c <HAL_OSPIM_Config+0x508>)
 8002d1c:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8002d1e:	4613      	mov	r3, r2
 8002d20:	005b      	lsls	r3, r3, #1
 8002d22:	4413      	add	r3, r2
 8002d24:	00db      	lsls	r3, r3, #3
 8002d26:	3350      	adds	r3, #80	@ 0x50
 8002d28:	443b      	add	r3, r7
 8002d2a:	3b2c      	subs	r3, #44	@ 0x2c
 8002d2c:	681b      	ldr	r3, [r3, #0]
 8002d2e:	3b01      	subs	r3, #1
 8002d30:	f003 0301 	and.w	r3, r3, #1
 8002d34:	009b      	lsls	r3, r3, #2
 8002d36:	440b      	add	r3, r1
 8002d38:	6859      	ldr	r1, [r3, #4]
 8002d3a:	484c      	ldr	r0, [pc, #304]	@ (8002e6c <HAL_OSPIM_Config+0x508>)
 8002d3c:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8002d3e:	4613      	mov	r3, r2
 8002d40:	005b      	lsls	r3, r3, #1
 8002d42:	4413      	add	r3, r2
 8002d44:	00db      	lsls	r3, r3, #3
 8002d46:	3350      	adds	r3, #80	@ 0x50
 8002d48:	443b      	add	r3, r7
 8002d4a:	3b2c      	subs	r3, #44	@ 0x2c
 8002d4c:	681b      	ldr	r3, [r3, #0]
 8002d4e:	3b01      	subs	r3, #1
 8002d50:	f003 0301 	and.w	r3, r3, #1
 8002d54:	f021 7280 	bic.w	r2, r1, #16777216	@ 0x1000000
 8002d58:	009b      	lsls	r3, r3, #2
 8002d5a:	4403      	add	r3, r0
 8002d5c:	605a      	str	r2, [r3, #4]
        }
      }
    }

    /********************* Deactivation of other instance *********************/
    if ((cfg->ClkPort == IOM_cfg[other_instance].ClkPort) || (cfg->DQSPort == IOM_cfg[other_instance].DQSPort)     ||
 8002d5e:	68bb      	ldr	r3, [r7, #8]
 8002d60:	6819      	ldr	r1, [r3, #0]
 8002d62:	f897 2045 	ldrb.w	r2, [r7, #69]	@ 0x45
 8002d66:	4613      	mov	r3, r2
 8002d68:	005b      	lsls	r3, r3, #1
 8002d6a:	4413      	add	r3, r2
 8002d6c:	00db      	lsls	r3, r3, #3
 8002d6e:	3350      	adds	r3, #80	@ 0x50
 8002d70:	443b      	add	r3, r7
 8002d72:	3b3c      	subs	r3, #60	@ 0x3c
 8002d74:	681b      	ldr	r3, [r3, #0]
 8002d76:	4299      	cmp	r1, r3
 8002d78:	d038      	beq.n	8002dec <HAL_OSPIM_Config+0x488>
 8002d7a:	68bb      	ldr	r3, [r7, #8]
 8002d7c:	6859      	ldr	r1, [r3, #4]
 8002d7e:	f897 2045 	ldrb.w	r2, [r7, #69]	@ 0x45
 8002d82:	4613      	mov	r3, r2
 8002d84:	005b      	lsls	r3, r3, #1
 8002d86:	4413      	add	r3, r2
 8002d88:	00db      	lsls	r3, r3, #3
 8002d8a:	3350      	adds	r3, #80	@ 0x50
 8002d8c:	443b      	add	r3, r7
 8002d8e:	3b38      	subs	r3, #56	@ 0x38
 8002d90:	681b      	ldr	r3, [r3, #0]
 8002d92:	4299      	cmp	r1, r3
 8002d94:	d02a      	beq.n	8002dec <HAL_OSPIM_Config+0x488>
        (cfg->NCSPort == IOM_cfg[other_instance].NCSPort) || (cfg->IOLowPort == IOM_cfg[other_instance].IOLowPort) ||
 8002d96:	68bb      	ldr	r3, [r7, #8]
 8002d98:	6899      	ldr	r1, [r3, #8]
 8002d9a:	f897 2045 	ldrb.w	r2, [r7, #69]	@ 0x45
 8002d9e:	4613      	mov	r3, r2
 8002da0:	005b      	lsls	r3, r3, #1
 8002da2:	4413      	add	r3, r2
 8002da4:	00db      	lsls	r3, r3, #3
 8002da6:	3350      	adds	r3, #80	@ 0x50
 8002da8:	443b      	add	r3, r7
 8002daa:	3b34      	subs	r3, #52	@ 0x34
 8002dac:	681b      	ldr	r3, [r3, #0]
    if ((cfg->ClkPort == IOM_cfg[other_instance].ClkPort) || (cfg->DQSPort == IOM_cfg[other_instance].DQSPort)     ||
 8002dae:	4299      	cmp	r1, r3
 8002db0:	d01c      	beq.n	8002dec <HAL_OSPIM_Config+0x488>
        (cfg->NCSPort == IOM_cfg[other_instance].NCSPort) || (cfg->IOLowPort == IOM_cfg[other_instance].IOLowPort) ||
 8002db2:	68bb      	ldr	r3, [r7, #8]
 8002db4:	68d9      	ldr	r1, [r3, #12]
 8002db6:	f897 2045 	ldrb.w	r2, [r7, #69]	@ 0x45
 8002dba:	4613      	mov	r3, r2
 8002dbc:	005b      	lsls	r3, r3, #1
 8002dbe:	4413      	add	r3, r2
 8002dc0:	00db      	lsls	r3, r3, #3
 8002dc2:	3350      	adds	r3, #80	@ 0x50
 8002dc4:	443b      	add	r3, r7
 8002dc6:	3b30      	subs	r3, #48	@ 0x30
 8002dc8:	681b      	ldr	r3, [r3, #0]
 8002dca:	4299      	cmp	r1, r3
 8002dcc:	d00e      	beq.n	8002dec <HAL_OSPIM_Config+0x488>
        (cfg->IOHighPort == IOM_cfg[other_instance].IOHighPort))
 8002dce:	68bb      	ldr	r3, [r7, #8]
 8002dd0:	6919      	ldr	r1, [r3, #16]
 8002dd2:	f897 2045 	ldrb.w	r2, [r7, #69]	@ 0x45
 8002dd6:	4613      	mov	r3, r2
 8002dd8:	005b      	lsls	r3, r3, #1
 8002dda:	4413      	add	r3, r2
 8002ddc:	00db      	lsls	r3, r3, #3
 8002dde:	3350      	adds	r3, #80	@ 0x50
 8002de0:	443b      	add	r3, r7
 8002de2:	3b2c      	subs	r3, #44	@ 0x2c
 8002de4:	681b      	ldr	r3, [r3, #0]
        (cfg->NCSPort == IOM_cfg[other_instance].NCSPort) || (cfg->IOLowPort == IOM_cfg[other_instance].IOLowPort) ||
 8002de6:	4299      	cmp	r1, r3
 8002de8:	f040 810e 	bne.w	8003008 <HAL_OSPIM_Config+0x6a4>
    {
      if ((cfg->ClkPort   == IOM_cfg[other_instance].ClkPort)   &&
 8002dec:	68bb      	ldr	r3, [r7, #8]
 8002dee:	6819      	ldr	r1, [r3, #0]
 8002df0:	f897 2045 	ldrb.w	r2, [r7, #69]	@ 0x45
 8002df4:	4613      	mov	r3, r2
 8002df6:	005b      	lsls	r3, r3, #1
 8002df8:	4413      	add	r3, r2
 8002dfa:	00db      	lsls	r3, r3, #3
 8002dfc:	3350      	adds	r3, #80	@ 0x50
 8002dfe:	443b      	add	r3, r7
 8002e00:	3b3c      	subs	r3, #60	@ 0x3c
 8002e02:	681b      	ldr	r3, [r3, #0]
 8002e04:	4299      	cmp	r1, r3
 8002e06:	d133      	bne.n	8002e70 <HAL_OSPIM_Config+0x50c>
          (cfg->DQSPort    == IOM_cfg[other_instance].DQSPort)  &&
 8002e08:	68bb      	ldr	r3, [r7, #8]
 8002e0a:	6859      	ldr	r1, [r3, #4]
 8002e0c:	f897 2045 	ldrb.w	r2, [r7, #69]	@ 0x45
 8002e10:	4613      	mov	r3, r2
 8002e12:	005b      	lsls	r3, r3, #1
 8002e14:	4413      	add	r3, r2
 8002e16:	00db      	lsls	r3, r3, #3
 8002e18:	3350      	adds	r3, #80	@ 0x50
 8002e1a:	443b      	add	r3, r7
 8002e1c:	3b38      	subs	r3, #56	@ 0x38
 8002e1e:	681b      	ldr	r3, [r3, #0]
      if ((cfg->ClkPort   == IOM_cfg[other_instance].ClkPort)   &&
 8002e20:	4299      	cmp	r1, r3
 8002e22:	d125      	bne.n	8002e70 <HAL_OSPIM_Config+0x50c>
          (cfg->IOLowPort == IOM_cfg[other_instance].IOLowPort) &&
 8002e24:	68bb      	ldr	r3, [r7, #8]
 8002e26:	68d9      	ldr	r1, [r3, #12]
 8002e28:	f897 2045 	ldrb.w	r2, [r7, #69]	@ 0x45
 8002e2c:	4613      	mov	r3, r2
 8002e2e:	005b      	lsls	r3, r3, #1
 8002e30:	4413      	add	r3, r2
 8002e32:	00db      	lsls	r3, r3, #3
 8002e34:	3350      	adds	r3, #80	@ 0x50
 8002e36:	443b      	add	r3, r7
 8002e38:	3b30      	subs	r3, #48	@ 0x30
 8002e3a:	681b      	ldr	r3, [r3, #0]
          (cfg->DQSPort    == IOM_cfg[other_instance].DQSPort)  &&
 8002e3c:	4299      	cmp	r1, r3
 8002e3e:	d117      	bne.n	8002e70 <HAL_OSPIM_Config+0x50c>
          (cfg->IOHighPort == IOM_cfg[other_instance].IOHighPort))
 8002e40:	68bb      	ldr	r3, [r7, #8]
 8002e42:	6919      	ldr	r1, [r3, #16]
 8002e44:	f897 2045 	ldrb.w	r2, [r7, #69]	@ 0x45
 8002e48:	4613      	mov	r3, r2
 8002e4a:	005b      	lsls	r3, r3, #1
 8002e4c:	4413      	add	r3, r2
 8002e4e:	00db      	lsls	r3, r3, #3
 8002e50:	3350      	adds	r3, #80	@ 0x50
 8002e52:	443b      	add	r3, r7
 8002e54:	3b2c      	subs	r3, #44	@ 0x2c
 8002e56:	681b      	ldr	r3, [r3, #0]
          (cfg->IOLowPort == IOM_cfg[other_instance].IOLowPort) &&
 8002e58:	4299      	cmp	r1, r3
 8002e5a:	d109      	bne.n	8002e70 <HAL_OSPIM_Config+0x50c>
      {
        /* Multiplexing should be performed */
        SET_BIT(OCTOSPIM->CR, OCTOSPIM_CR_MUXEN);
 8002e5c:	4b03      	ldr	r3, [pc, #12]	@ (8002e6c <HAL_OSPIM_Config+0x508>)
 8002e5e:	681b      	ldr	r3, [r3, #0]
 8002e60:	4a02      	ldr	r2, [pc, #8]	@ (8002e6c <HAL_OSPIM_Config+0x508>)
 8002e62:	f043 0301 	orr.w	r3, r3, #1
 8002e66:	6013      	str	r3, [r2, #0]
 8002e68:	e0ce      	b.n	8003008 <HAL_OSPIM_Config+0x6a4>
 8002e6a:	bf00      	nop
 8002e6c:	5200b400 	.word	0x5200b400
      }
      else
      {
        CLEAR_BIT(OCTOSPIM->PCR[(IOM_cfg[other_instance].ClkPort - 1U)], OCTOSPIM_PCR_CLKEN);
 8002e70:	49bb      	ldr	r1, [pc, #748]	@ (8003160 <HAL_OSPIM_Config+0x7fc>)
 8002e72:	f897 2045 	ldrb.w	r2, [r7, #69]	@ 0x45
 8002e76:	4613      	mov	r3, r2
 8002e78:	005b      	lsls	r3, r3, #1
 8002e7a:	4413      	add	r3, r2
 8002e7c:	00db      	lsls	r3, r3, #3
 8002e7e:	3350      	adds	r3, #80	@ 0x50
 8002e80:	443b      	add	r3, r7
 8002e82:	3b3c      	subs	r3, #60	@ 0x3c
 8002e84:	681b      	ldr	r3, [r3, #0]
 8002e86:	3b01      	subs	r3, #1
 8002e88:	009b      	lsls	r3, r3, #2
 8002e8a:	440b      	add	r3, r1
 8002e8c:	6859      	ldr	r1, [r3, #4]
 8002e8e:	48b4      	ldr	r0, [pc, #720]	@ (8003160 <HAL_OSPIM_Config+0x7fc>)
 8002e90:	f897 2045 	ldrb.w	r2, [r7, #69]	@ 0x45
 8002e94:	4613      	mov	r3, r2
 8002e96:	005b      	lsls	r3, r3, #1
 8002e98:	4413      	add	r3, r2
 8002e9a:	00db      	lsls	r3, r3, #3
 8002e9c:	3350      	adds	r3, #80	@ 0x50
 8002e9e:	443b      	add	r3, r7
 8002ea0:	3b3c      	subs	r3, #60	@ 0x3c
 8002ea2:	681b      	ldr	r3, [r3, #0]
 8002ea4:	3b01      	subs	r3, #1
 8002ea6:	f021 0201 	bic.w	r2, r1, #1
 8002eaa:	009b      	lsls	r3, r3, #2
 8002eac:	4403      	add	r3, r0
 8002eae:	605a      	str	r2, [r3, #4]
        if (IOM_cfg[other_instance].DQSPort != 0U)
 8002eb0:	f897 2045 	ldrb.w	r2, [r7, #69]	@ 0x45
 8002eb4:	4613      	mov	r3, r2
 8002eb6:	005b      	lsls	r3, r3, #1
 8002eb8:	4413      	add	r3, r2
 8002eba:	00db      	lsls	r3, r3, #3
 8002ebc:	3350      	adds	r3, #80	@ 0x50
 8002ebe:	443b      	add	r3, r7
 8002ec0:	3b38      	subs	r3, #56	@ 0x38
 8002ec2:	681b      	ldr	r3, [r3, #0]
 8002ec4:	2b00      	cmp	r3, #0
 8002ec6:	d01f      	beq.n	8002f08 <HAL_OSPIM_Config+0x5a4>
        {
          CLEAR_BIT(OCTOSPIM->PCR[(IOM_cfg[other_instance].DQSPort - 1U)], OCTOSPIM_PCR_DQSEN);
 8002ec8:	49a5      	ldr	r1, [pc, #660]	@ (8003160 <HAL_OSPIM_Config+0x7fc>)
 8002eca:	f897 2045 	ldrb.w	r2, [r7, #69]	@ 0x45
 8002ece:	4613      	mov	r3, r2
 8002ed0:	005b      	lsls	r3, r3, #1
 8002ed2:	4413      	add	r3, r2
 8002ed4:	00db      	lsls	r3, r3, #3
 8002ed6:	3350      	adds	r3, #80	@ 0x50
 8002ed8:	443b      	add	r3, r7
 8002eda:	3b38      	subs	r3, #56	@ 0x38
 8002edc:	681b      	ldr	r3, [r3, #0]
 8002ede:	3b01      	subs	r3, #1
 8002ee0:	009b      	lsls	r3, r3, #2
 8002ee2:	440b      	add	r3, r1
 8002ee4:	6859      	ldr	r1, [r3, #4]
 8002ee6:	489e      	ldr	r0, [pc, #632]	@ (8003160 <HAL_OSPIM_Config+0x7fc>)
 8002ee8:	f897 2045 	ldrb.w	r2, [r7, #69]	@ 0x45
 8002eec:	4613      	mov	r3, r2
 8002eee:	005b      	lsls	r3, r3, #1
 8002ef0:	4413      	add	r3, r2
 8002ef2:	00db      	lsls	r3, r3, #3
 8002ef4:	3350      	adds	r3, #80	@ 0x50
 8002ef6:	443b      	add	r3, r7
 8002ef8:	3b38      	subs	r3, #56	@ 0x38
 8002efa:	681b      	ldr	r3, [r3, #0]
 8002efc:	3b01      	subs	r3, #1
 8002efe:	f021 0210 	bic.w	r2, r1, #16
 8002f02:	009b      	lsls	r3, r3, #2
 8002f04:	4403      	add	r3, r0
 8002f06:	605a      	str	r2, [r3, #4]
        }
        CLEAR_BIT(OCTOSPIM->PCR[(IOM_cfg[other_instance].NCSPort - 1U)], OCTOSPIM_PCR_NCSEN);
 8002f08:	4995      	ldr	r1, [pc, #596]	@ (8003160 <HAL_OSPIM_Config+0x7fc>)
 8002f0a:	f897 2045 	ldrb.w	r2, [r7, #69]	@ 0x45
 8002f0e:	4613      	mov	r3, r2
 8002f10:	005b      	lsls	r3, r3, #1
 8002f12:	4413      	add	r3, r2
 8002f14:	00db      	lsls	r3, r3, #3
 8002f16:	3350      	adds	r3, #80	@ 0x50
 8002f18:	443b      	add	r3, r7
 8002f1a:	3b34      	subs	r3, #52	@ 0x34
 8002f1c:	681b      	ldr	r3, [r3, #0]
 8002f1e:	3b01      	subs	r3, #1
 8002f20:	009b      	lsls	r3, r3, #2
 8002f22:	440b      	add	r3, r1
 8002f24:	6859      	ldr	r1, [r3, #4]
 8002f26:	488e      	ldr	r0, [pc, #568]	@ (8003160 <HAL_OSPIM_Config+0x7fc>)
 8002f28:	f897 2045 	ldrb.w	r2, [r7, #69]	@ 0x45
 8002f2c:	4613      	mov	r3, r2
 8002f2e:	005b      	lsls	r3, r3, #1
 8002f30:	4413      	add	r3, r2
 8002f32:	00db      	lsls	r3, r3, #3
 8002f34:	3350      	adds	r3, #80	@ 0x50
 8002f36:	443b      	add	r3, r7
 8002f38:	3b34      	subs	r3, #52	@ 0x34
 8002f3a:	681b      	ldr	r3, [r3, #0]
 8002f3c:	3b01      	subs	r3, #1
 8002f3e:	f421 7280 	bic.w	r2, r1, #256	@ 0x100
 8002f42:	009b      	lsls	r3, r3, #2
 8002f44:	4403      	add	r3, r0
 8002f46:	605a      	str	r2, [r3, #4]
        if (IOM_cfg[other_instance].IOLowPort != HAL_OSPIM_IOPORT_NONE)
 8002f48:	f897 2045 	ldrb.w	r2, [r7, #69]	@ 0x45
 8002f4c:	4613      	mov	r3, r2
 8002f4e:	005b      	lsls	r3, r3, #1
 8002f50:	4413      	add	r3, r2
 8002f52:	00db      	lsls	r3, r3, #3
 8002f54:	3350      	adds	r3, #80	@ 0x50
 8002f56:	443b      	add	r3, r7
 8002f58:	3b30      	subs	r3, #48	@ 0x30
 8002f5a:	681b      	ldr	r3, [r3, #0]
 8002f5c:	2b00      	cmp	r3, #0
 8002f5e:	d023      	beq.n	8002fa8 <HAL_OSPIM_Config+0x644>
        {
          CLEAR_BIT(OCTOSPIM->PCR[((IOM_cfg[other_instance].IOLowPort - 1U)& OSPI_IOM_PORT_MASK)],
 8002f60:	497f      	ldr	r1, [pc, #508]	@ (8003160 <HAL_OSPIM_Config+0x7fc>)
 8002f62:	f897 2045 	ldrb.w	r2, [r7, #69]	@ 0x45
 8002f66:	4613      	mov	r3, r2
 8002f68:	005b      	lsls	r3, r3, #1
 8002f6a:	4413      	add	r3, r2
 8002f6c:	00db      	lsls	r3, r3, #3
 8002f6e:	3350      	adds	r3, #80	@ 0x50
 8002f70:	443b      	add	r3, r7
 8002f72:	3b30      	subs	r3, #48	@ 0x30
 8002f74:	681b      	ldr	r3, [r3, #0]
 8002f76:	3b01      	subs	r3, #1
 8002f78:	f003 0301 	and.w	r3, r3, #1
 8002f7c:	009b      	lsls	r3, r3, #2
 8002f7e:	440b      	add	r3, r1
 8002f80:	6859      	ldr	r1, [r3, #4]
 8002f82:	4877      	ldr	r0, [pc, #476]	@ (8003160 <HAL_OSPIM_Config+0x7fc>)
 8002f84:	f897 2045 	ldrb.w	r2, [r7, #69]	@ 0x45
 8002f88:	4613      	mov	r3, r2
 8002f8a:	005b      	lsls	r3, r3, #1
 8002f8c:	4413      	add	r3, r2
 8002f8e:	00db      	lsls	r3, r3, #3
 8002f90:	3350      	adds	r3, #80	@ 0x50
 8002f92:	443b      	add	r3, r7
 8002f94:	3b30      	subs	r3, #48	@ 0x30
 8002f96:	681b      	ldr	r3, [r3, #0]
 8002f98:	3b01      	subs	r3, #1
 8002f9a:	f003 0301 	and.w	r3, r3, #1
 8002f9e:	f421 3280 	bic.w	r2, r1, #65536	@ 0x10000
 8002fa2:	009b      	lsls	r3, r3, #2
 8002fa4:	4403      	add	r3, r0
 8002fa6:	605a      	str	r2, [r3, #4]
                    OCTOSPIM_PCR_IOLEN);
        }
        if (IOM_cfg[other_instance].IOHighPort != HAL_OSPIM_IOPORT_NONE)
 8002fa8:	f897 2045 	ldrb.w	r2, [r7, #69]	@ 0x45
 8002fac:	4613      	mov	r3, r2
 8002fae:	005b      	lsls	r3, r3, #1
 8002fb0:	4413      	add	r3, r2
 8002fb2:	00db      	lsls	r3, r3, #3
 8002fb4:	3350      	adds	r3, #80	@ 0x50
 8002fb6:	443b      	add	r3, r7
 8002fb8:	3b2c      	subs	r3, #44	@ 0x2c
 8002fba:	681b      	ldr	r3, [r3, #0]
 8002fbc:	2b00      	cmp	r3, #0
 8002fbe:	d023      	beq.n	8003008 <HAL_OSPIM_Config+0x6a4>
        {
          CLEAR_BIT(OCTOSPIM->PCR[((IOM_cfg[other_instance].IOHighPort - 1U)& OSPI_IOM_PORT_MASK)],
 8002fc0:	4967      	ldr	r1, [pc, #412]	@ (8003160 <HAL_OSPIM_Config+0x7fc>)
 8002fc2:	f897 2045 	ldrb.w	r2, [r7, #69]	@ 0x45
 8002fc6:	4613      	mov	r3, r2
 8002fc8:	005b      	lsls	r3, r3, #1
 8002fca:	4413      	add	r3, r2
 8002fcc:	00db      	lsls	r3, r3, #3
 8002fce:	3350      	adds	r3, #80	@ 0x50
 8002fd0:	443b      	add	r3, r7
 8002fd2:	3b2c      	subs	r3, #44	@ 0x2c
 8002fd4:	681b      	ldr	r3, [r3, #0]
 8002fd6:	3b01      	subs	r3, #1
 8002fd8:	f003 0301 	and.w	r3, r3, #1
 8002fdc:	009b      	lsls	r3, r3, #2
 8002fde:	440b      	add	r3, r1
 8002fe0:	6859      	ldr	r1, [r3, #4]
 8002fe2:	485f      	ldr	r0, [pc, #380]	@ (8003160 <HAL_OSPIM_Config+0x7fc>)
 8002fe4:	f897 2045 	ldrb.w	r2, [r7, #69]	@ 0x45
 8002fe8:	4613      	mov	r3, r2
 8002fea:	005b      	lsls	r3, r3, #1
 8002fec:	4413      	add	r3, r2
 8002fee:	00db      	lsls	r3, r3, #3
 8002ff0:	3350      	adds	r3, #80	@ 0x50
 8002ff2:	443b      	add	r3, r7
 8002ff4:	3b2c      	subs	r3, #44	@ 0x2c
 8002ff6:	681b      	ldr	r3, [r3, #0]
 8002ff8:	3b01      	subs	r3, #1
 8002ffa:	f003 0301 	and.w	r3, r3, #1
 8002ffe:	f021 7280 	bic.w	r2, r1, #16777216	@ 0x1000000
 8003002:	009b      	lsls	r3, r3, #2
 8003004:	4403      	add	r3, r0
 8003006:	605a      	str	r2, [r3, #4]
        }
      }
    }

    /******************** Activation of new configuration *********************/
    MODIFY_REG(OCTOSPIM->PCR[(cfg->NCSPort - 1U)], (OCTOSPIM_PCR_NCSEN | OCTOSPIM_PCR_NCSSRC),
 8003008:	4a55      	ldr	r2, [pc, #340]	@ (8003160 <HAL_OSPIM_Config+0x7fc>)
 800300a:	68bb      	ldr	r3, [r7, #8]
 800300c:	689b      	ldr	r3, [r3, #8]
 800300e:	3b01      	subs	r3, #1
 8003010:	009b      	lsls	r3, r3, #2
 8003012:	4413      	add	r3, r2
 8003014:	685b      	ldr	r3, [r3, #4]
 8003016:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 800301a:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800301c:	025b      	lsls	r3, r3, #9
 800301e:	431a      	orrs	r2, r3
 8003020:	494f      	ldr	r1, [pc, #316]	@ (8003160 <HAL_OSPIM_Config+0x7fc>)
 8003022:	68bb      	ldr	r3, [r7, #8]
 8003024:	689b      	ldr	r3, [r3, #8]
 8003026:	3b01      	subs	r3, #1
 8003028:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 800302c:	009b      	lsls	r3, r3, #2
 800302e:	440b      	add	r3, r1
 8003030:	605a      	str	r2, [r3, #4]
               (OCTOSPIM_PCR_NCSEN | (instance << OCTOSPIM_PCR_NCSSRC_Pos)));

    if ((cfg->Req2AckTime - 1U) > ((OCTOSPIM->CR & OCTOSPIM_CR_REQ2ACK_TIME) >> OCTOSPIM_CR_REQ2ACK_TIME_Pos))
 8003032:	68bb      	ldr	r3, [r7, #8]
 8003034:	695b      	ldr	r3, [r3, #20]
 8003036:	1e5a      	subs	r2, r3, #1
 8003038:	4b49      	ldr	r3, [pc, #292]	@ (8003160 <HAL_OSPIM_Config+0x7fc>)
 800303a:	681b      	ldr	r3, [r3, #0]
 800303c:	0c1b      	lsrs	r3, r3, #16
 800303e:	b2db      	uxtb	r3, r3
 8003040:	429a      	cmp	r2, r3
 8003042:	d90a      	bls.n	800305a <HAL_OSPIM_Config+0x6f6>
    {
      MODIFY_REG(OCTOSPIM->CR, OCTOSPIM_CR_REQ2ACK_TIME, ((cfg->Req2AckTime - 1U) << OCTOSPIM_CR_REQ2ACK_TIME_Pos));
 8003044:	4b46      	ldr	r3, [pc, #280]	@ (8003160 <HAL_OSPIM_Config+0x7fc>)
 8003046:	681b      	ldr	r3, [r3, #0]
 8003048:	f423 027f 	bic.w	r2, r3, #16711680	@ 0xff0000
 800304c:	68bb      	ldr	r3, [r7, #8]
 800304e:	695b      	ldr	r3, [r3, #20]
 8003050:	3b01      	subs	r3, #1
 8003052:	041b      	lsls	r3, r3, #16
 8003054:	4942      	ldr	r1, [pc, #264]	@ (8003160 <HAL_OSPIM_Config+0x7fc>)
 8003056:	4313      	orrs	r3, r2
 8003058:	600b      	str	r3, [r1, #0]
    }

    if ((OCTOSPIM->CR & OCTOSPIM_CR_MUXEN) != 0U)
 800305a:	4b41      	ldr	r3, [pc, #260]	@ (8003160 <HAL_OSPIM_Config+0x7fc>)
 800305c:	681b      	ldr	r3, [r3, #0]
 800305e:	f003 0301 	and.w	r3, r3, #1
 8003062:	2b00      	cmp	r3, #0
 8003064:	f000 809a 	beq.w	800319c <HAL_OSPIM_Config+0x838>
    {
      MODIFY_REG(OCTOSPIM->PCR[(cfg->ClkPort - 1U)], (OCTOSPIM_PCR_CLKEN | OCTOSPIM_PCR_CLKSRC), OCTOSPIM_PCR_CLKEN);
 8003068:	4a3d      	ldr	r2, [pc, #244]	@ (8003160 <HAL_OSPIM_Config+0x7fc>)
 800306a:	68bb      	ldr	r3, [r7, #8]
 800306c:	681b      	ldr	r3, [r3, #0]
 800306e:	3b01      	subs	r3, #1
 8003070:	009b      	lsls	r3, r3, #2
 8003072:	4413      	add	r3, r2
 8003074:	685b      	ldr	r3, [r3, #4]
 8003076:	f023 0203 	bic.w	r2, r3, #3
 800307a:	4939      	ldr	r1, [pc, #228]	@ (8003160 <HAL_OSPIM_Config+0x7fc>)
 800307c:	68bb      	ldr	r3, [r7, #8]
 800307e:	681b      	ldr	r3, [r3, #0]
 8003080:	3b01      	subs	r3, #1
 8003082:	f042 0201 	orr.w	r2, r2, #1
 8003086:	009b      	lsls	r3, r3, #2
 8003088:	440b      	add	r3, r1
 800308a:	605a      	str	r2, [r3, #4]
      if (cfg->DQSPort != 0U)
 800308c:	68bb      	ldr	r3, [r7, #8]
 800308e:	685b      	ldr	r3, [r3, #4]
 8003090:	2b00      	cmp	r3, #0
 8003092:	d011      	beq.n	80030b8 <HAL_OSPIM_Config+0x754>
      {
        MODIFY_REG(OCTOSPIM->PCR[(cfg->DQSPort - 1U)], (OCTOSPIM_PCR_DQSEN | OCTOSPIM_PCR_DQSSRC), OCTOSPIM_PCR_DQSEN);
 8003094:	4a32      	ldr	r2, [pc, #200]	@ (8003160 <HAL_OSPIM_Config+0x7fc>)
 8003096:	68bb      	ldr	r3, [r7, #8]
 8003098:	685b      	ldr	r3, [r3, #4]
 800309a:	3b01      	subs	r3, #1
 800309c:	009b      	lsls	r3, r3, #2
 800309e:	4413      	add	r3, r2
 80030a0:	685b      	ldr	r3, [r3, #4]
 80030a2:	f023 0230 	bic.w	r2, r3, #48	@ 0x30
 80030a6:	492e      	ldr	r1, [pc, #184]	@ (8003160 <HAL_OSPIM_Config+0x7fc>)
 80030a8:	68bb      	ldr	r3, [r7, #8]
 80030aa:	685b      	ldr	r3, [r3, #4]
 80030ac:	3b01      	subs	r3, #1
 80030ae:	f042 0210 	orr.w	r2, r2, #16
 80030b2:	009b      	lsls	r3, r3, #2
 80030b4:	440b      	add	r3, r1
 80030b6:	605a      	str	r2, [r3, #4]
      }

      if ((cfg->IOLowPort & OCTOSPIM_PCR_IOLEN) != 0U)
 80030b8:	68bb      	ldr	r3, [r7, #8]
 80030ba:	68db      	ldr	r3, [r3, #12]
 80030bc:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80030c0:	2b00      	cmp	r3, #0
 80030c2:	d016      	beq.n	80030f2 <HAL_OSPIM_Config+0x78e>
      {
        MODIFY_REG(OCTOSPIM->PCR[((cfg->IOLowPort - 1U)& OSPI_IOM_PORT_MASK)],
 80030c4:	4a26      	ldr	r2, [pc, #152]	@ (8003160 <HAL_OSPIM_Config+0x7fc>)
 80030c6:	68bb      	ldr	r3, [r7, #8]
 80030c8:	68db      	ldr	r3, [r3, #12]
 80030ca:	3b01      	subs	r3, #1
 80030cc:	f003 0301 	and.w	r3, r3, #1
 80030d0:	009b      	lsls	r3, r3, #2
 80030d2:	4413      	add	r3, r2
 80030d4:	685b      	ldr	r3, [r3, #4]
 80030d6:	f423 22e0 	bic.w	r2, r3, #458752	@ 0x70000
 80030da:	4921      	ldr	r1, [pc, #132]	@ (8003160 <HAL_OSPIM_Config+0x7fc>)
 80030dc:	68bb      	ldr	r3, [r7, #8]
 80030de:	68db      	ldr	r3, [r3, #12]
 80030e0:	3b01      	subs	r3, #1
 80030e2:	f003 0301 	and.w	r3, r3, #1
 80030e6:	f442 3280 	orr.w	r2, r2, #65536	@ 0x10000
 80030ea:	009b      	lsls	r3, r3, #2
 80030ec:	440b      	add	r3, r1
 80030ee:	605a      	str	r2, [r3, #4]
 80030f0:	e019      	b.n	8003126 <HAL_OSPIM_Config+0x7c2>
                   (OCTOSPIM_PCR_IOLEN | OCTOSPIM_PCR_IOLSRC), OCTOSPIM_PCR_IOLEN);
      }
      else if (cfg->IOLowPort != HAL_OSPIM_IOPORT_NONE)
 80030f2:	68bb      	ldr	r3, [r7, #8]
 80030f4:	68db      	ldr	r3, [r3, #12]
 80030f6:	2b00      	cmp	r3, #0
 80030f8:	d015      	beq.n	8003126 <HAL_OSPIM_Config+0x7c2>
      {
        MODIFY_REG(OCTOSPIM->PCR[((cfg->IOLowPort - 1U)& OSPI_IOM_PORT_MASK)],
 80030fa:	4a19      	ldr	r2, [pc, #100]	@ (8003160 <HAL_OSPIM_Config+0x7fc>)
 80030fc:	68bb      	ldr	r3, [r7, #8]
 80030fe:	68db      	ldr	r3, [r3, #12]
 8003100:	3b01      	subs	r3, #1
 8003102:	f003 0301 	and.w	r3, r3, #1
 8003106:	009b      	lsls	r3, r3, #2
 8003108:	4413      	add	r3, r2
 800310a:	685b      	ldr	r3, [r3, #4]
 800310c:	f023 62e0 	bic.w	r2, r3, #117440512	@ 0x7000000
 8003110:	4913      	ldr	r1, [pc, #76]	@ (8003160 <HAL_OSPIM_Config+0x7fc>)
 8003112:	68bb      	ldr	r3, [r7, #8]
 8003114:	68db      	ldr	r3, [r3, #12]
 8003116:	3b01      	subs	r3, #1
 8003118:	f003 0301 	and.w	r3, r3, #1
 800311c:	f042 7280 	orr.w	r2, r2, #16777216	@ 0x1000000
 8003120:	009b      	lsls	r3, r3, #2
 8003122:	440b      	add	r3, r1
 8003124:	605a      	str	r2, [r3, #4]
      else
      {
        /* Nothing to do */
      }

      if ((cfg->IOHighPort & OCTOSPIM_PCR_IOLEN) != 0U)
 8003126:	68bb      	ldr	r3, [r7, #8]
 8003128:	691b      	ldr	r3, [r3, #16]
 800312a:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800312e:	2b00      	cmp	r3, #0
 8003130:	d018      	beq.n	8003164 <HAL_OSPIM_Config+0x800>
      {
        MODIFY_REG(OCTOSPIM->PCR[((cfg->IOHighPort - 1U)& OSPI_IOM_PORT_MASK)],
 8003132:	4a0b      	ldr	r2, [pc, #44]	@ (8003160 <HAL_OSPIM_Config+0x7fc>)
 8003134:	68bb      	ldr	r3, [r7, #8]
 8003136:	691b      	ldr	r3, [r3, #16]
 8003138:	3b01      	subs	r3, #1
 800313a:	f003 0301 	and.w	r3, r3, #1
 800313e:	009b      	lsls	r3, r3, #2
 8003140:	4413      	add	r3, r2
 8003142:	685b      	ldr	r3, [r3, #4]
 8003144:	f423 22e0 	bic.w	r2, r3, #458752	@ 0x70000
 8003148:	4905      	ldr	r1, [pc, #20]	@ (8003160 <HAL_OSPIM_Config+0x7fc>)
 800314a:	68bb      	ldr	r3, [r7, #8]
 800314c:	691b      	ldr	r3, [r3, #16]
 800314e:	3b01      	subs	r3, #1
 8003150:	f003 0301 	and.w	r3, r3, #1
 8003154:	f442 3240 	orr.w	r2, r2, #196608	@ 0x30000
 8003158:	009b      	lsls	r3, r3, #2
 800315a:	440b      	add	r3, r1
 800315c:	605a      	str	r2, [r3, #4]
 800315e:	e0c5      	b.n	80032ec <HAL_OSPIM_Config+0x988>
 8003160:	5200b400 	.word	0x5200b400
                   (OCTOSPIM_PCR_IOLEN | OCTOSPIM_PCR_IOLSRC), (OCTOSPIM_PCR_IOLEN | OCTOSPIM_PCR_IOLSRC_0));
      }
      else if (cfg->IOHighPort != HAL_OSPIM_IOPORT_NONE)
 8003164:	68bb      	ldr	r3, [r7, #8]
 8003166:	691b      	ldr	r3, [r3, #16]
 8003168:	2b00      	cmp	r3, #0
 800316a:	f000 80bf 	beq.w	80032ec <HAL_OSPIM_Config+0x988>
      {
        MODIFY_REG(OCTOSPIM->PCR[((cfg->IOHighPort - 1U)& OSPI_IOM_PORT_MASK)],
 800316e:	4a6e      	ldr	r2, [pc, #440]	@ (8003328 <HAL_OSPIM_Config+0x9c4>)
 8003170:	68bb      	ldr	r3, [r7, #8]
 8003172:	691b      	ldr	r3, [r3, #16]
 8003174:	3b01      	subs	r3, #1
 8003176:	f003 0301 	and.w	r3, r3, #1
 800317a:	009b      	lsls	r3, r3, #2
 800317c:	4413      	add	r3, r2
 800317e:	685b      	ldr	r3, [r3, #4]
 8003180:	f023 62e0 	bic.w	r2, r3, #117440512	@ 0x7000000
 8003184:	4968      	ldr	r1, [pc, #416]	@ (8003328 <HAL_OSPIM_Config+0x9c4>)
 8003186:	68bb      	ldr	r3, [r7, #8]
 8003188:	691b      	ldr	r3, [r3, #16]
 800318a:	3b01      	subs	r3, #1
 800318c:	f003 0301 	and.w	r3, r3, #1
 8003190:	f042 7240 	orr.w	r2, r2, #50331648	@ 0x3000000
 8003194:	009b      	lsls	r3, r3, #2
 8003196:	440b      	add	r3, r1
 8003198:	605a      	str	r2, [r3, #4]
 800319a:	e0a7      	b.n	80032ec <HAL_OSPIM_Config+0x988>
        /* Nothing to do */
      }
    }
    else
    {
      MODIFY_REG(OCTOSPIM->PCR[(cfg->ClkPort - 1U)], (OCTOSPIM_PCR_CLKEN | OCTOSPIM_PCR_CLKSRC),
 800319c:	4a62      	ldr	r2, [pc, #392]	@ (8003328 <HAL_OSPIM_Config+0x9c4>)
 800319e:	68bb      	ldr	r3, [r7, #8]
 80031a0:	681b      	ldr	r3, [r3, #0]
 80031a2:	3b01      	subs	r3, #1
 80031a4:	009b      	lsls	r3, r3, #2
 80031a6:	4413      	add	r3, r2
 80031a8:	685b      	ldr	r3, [r3, #4]
 80031aa:	f023 0203 	bic.w	r2, r3, #3
 80031ae:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80031b0:	005b      	lsls	r3, r3, #1
 80031b2:	431a      	orrs	r2, r3
 80031b4:	495c      	ldr	r1, [pc, #368]	@ (8003328 <HAL_OSPIM_Config+0x9c4>)
 80031b6:	68bb      	ldr	r3, [r7, #8]
 80031b8:	681b      	ldr	r3, [r3, #0]
 80031ba:	3b01      	subs	r3, #1
 80031bc:	f042 0201 	orr.w	r2, r2, #1
 80031c0:	009b      	lsls	r3, r3, #2
 80031c2:	440b      	add	r3, r1
 80031c4:	605a      	str	r2, [r3, #4]
                 (OCTOSPIM_PCR_CLKEN | (instance << OCTOSPIM_PCR_CLKSRC_Pos)));
      if (cfg->DQSPort != 0U)
 80031c6:	68bb      	ldr	r3, [r7, #8]
 80031c8:	685b      	ldr	r3, [r3, #4]
 80031ca:	2b00      	cmp	r3, #0
 80031cc:	d014      	beq.n	80031f8 <HAL_OSPIM_Config+0x894>
      {
        MODIFY_REG(OCTOSPIM->PCR[(cfg->DQSPort - 1U)], (OCTOSPIM_PCR_DQSEN | OCTOSPIM_PCR_DQSSRC),
 80031ce:	4a56      	ldr	r2, [pc, #344]	@ (8003328 <HAL_OSPIM_Config+0x9c4>)
 80031d0:	68bb      	ldr	r3, [r7, #8]
 80031d2:	685b      	ldr	r3, [r3, #4]
 80031d4:	3b01      	subs	r3, #1
 80031d6:	009b      	lsls	r3, r3, #2
 80031d8:	4413      	add	r3, r2
 80031da:	685b      	ldr	r3, [r3, #4]
 80031dc:	f023 0230 	bic.w	r2, r3, #48	@ 0x30
 80031e0:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80031e2:	015b      	lsls	r3, r3, #5
 80031e4:	431a      	orrs	r2, r3
 80031e6:	4950      	ldr	r1, [pc, #320]	@ (8003328 <HAL_OSPIM_Config+0x9c4>)
 80031e8:	68bb      	ldr	r3, [r7, #8]
 80031ea:	685b      	ldr	r3, [r3, #4]
 80031ec:	3b01      	subs	r3, #1
 80031ee:	f042 0210 	orr.w	r2, r2, #16
 80031f2:	009b      	lsls	r3, r3, #2
 80031f4:	440b      	add	r3, r1
 80031f6:	605a      	str	r2, [r3, #4]
                   (OCTOSPIM_PCR_DQSEN | (instance << OCTOSPIM_PCR_DQSSRC_Pos)));
      }

      if ((cfg->IOLowPort & OCTOSPIM_PCR_IOLEN) != 0U)
 80031f8:	68bb      	ldr	r3, [r7, #8]
 80031fa:	68db      	ldr	r3, [r3, #12]
 80031fc:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8003200:	2b00      	cmp	r3, #0
 8003202:	d019      	beq.n	8003238 <HAL_OSPIM_Config+0x8d4>
      {
        MODIFY_REG(OCTOSPIM->PCR[((cfg->IOLowPort - 1U)& OSPI_IOM_PORT_MASK)],
 8003204:	4a48      	ldr	r2, [pc, #288]	@ (8003328 <HAL_OSPIM_Config+0x9c4>)
 8003206:	68bb      	ldr	r3, [r7, #8]
 8003208:	68db      	ldr	r3, [r3, #12]
 800320a:	3b01      	subs	r3, #1
 800320c:	f003 0301 	and.w	r3, r3, #1
 8003210:	009b      	lsls	r3, r3, #2
 8003212:	4413      	add	r3, r2
 8003214:	685b      	ldr	r3, [r3, #4]
 8003216:	f423 22e0 	bic.w	r2, r3, #458752	@ 0x70000
 800321a:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800321c:	049b      	lsls	r3, r3, #18
 800321e:	431a      	orrs	r2, r3
 8003220:	4941      	ldr	r1, [pc, #260]	@ (8003328 <HAL_OSPIM_Config+0x9c4>)
 8003222:	68bb      	ldr	r3, [r7, #8]
 8003224:	68db      	ldr	r3, [r3, #12]
 8003226:	3b01      	subs	r3, #1
 8003228:	f003 0301 	and.w	r3, r3, #1
 800322c:	f442 3280 	orr.w	r2, r2, #65536	@ 0x10000
 8003230:	009b      	lsls	r3, r3, #2
 8003232:	440b      	add	r3, r1
 8003234:	605a      	str	r2, [r3, #4]
 8003236:	e01c      	b.n	8003272 <HAL_OSPIM_Config+0x90e>
                   (OCTOSPIM_PCR_IOLEN | OCTOSPIM_PCR_IOLSRC),
                   (OCTOSPIM_PCR_IOLEN | (instance << (OCTOSPIM_PCR_IOLSRC_Pos + 1U))));
      }
      else if (cfg->IOLowPort != HAL_OSPIM_IOPORT_NONE)
 8003238:	68bb      	ldr	r3, [r7, #8]
 800323a:	68db      	ldr	r3, [r3, #12]
 800323c:	2b00      	cmp	r3, #0
 800323e:	d018      	beq.n	8003272 <HAL_OSPIM_Config+0x90e>
      {
        MODIFY_REG(OCTOSPIM->PCR[((cfg->IOLowPort - 1U)& OSPI_IOM_PORT_MASK)],
 8003240:	4a39      	ldr	r2, [pc, #228]	@ (8003328 <HAL_OSPIM_Config+0x9c4>)
 8003242:	68bb      	ldr	r3, [r7, #8]
 8003244:	68db      	ldr	r3, [r3, #12]
 8003246:	3b01      	subs	r3, #1
 8003248:	f003 0301 	and.w	r3, r3, #1
 800324c:	009b      	lsls	r3, r3, #2
 800324e:	4413      	add	r3, r2
 8003250:	685b      	ldr	r3, [r3, #4]
 8003252:	f023 62e0 	bic.w	r2, r3, #117440512	@ 0x7000000
 8003256:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8003258:	069b      	lsls	r3, r3, #26
 800325a:	431a      	orrs	r2, r3
 800325c:	4932      	ldr	r1, [pc, #200]	@ (8003328 <HAL_OSPIM_Config+0x9c4>)
 800325e:	68bb      	ldr	r3, [r7, #8]
 8003260:	68db      	ldr	r3, [r3, #12]
 8003262:	3b01      	subs	r3, #1
 8003264:	f003 0301 	and.w	r3, r3, #1
 8003268:	f042 7280 	orr.w	r2, r2, #16777216	@ 0x1000000
 800326c:	009b      	lsls	r3, r3, #2
 800326e:	440b      	add	r3, r1
 8003270:	605a      	str	r2, [r3, #4]
      else
      {
        /* Nothing to do */
      }

      if ((cfg->IOHighPort & OCTOSPIM_PCR_IOLEN) != 0U)
 8003272:	68bb      	ldr	r3, [r7, #8]
 8003274:	691b      	ldr	r3, [r3, #16]
 8003276:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800327a:	2b00      	cmp	r3, #0
 800327c:	d019      	beq.n	80032b2 <HAL_OSPIM_Config+0x94e>
      {
        MODIFY_REG(OCTOSPIM->PCR[((cfg->IOHighPort - 1U)& OSPI_IOM_PORT_MASK)],
 800327e:	4a2a      	ldr	r2, [pc, #168]	@ (8003328 <HAL_OSPIM_Config+0x9c4>)
 8003280:	68bb      	ldr	r3, [r7, #8]
 8003282:	691b      	ldr	r3, [r3, #16]
 8003284:	3b01      	subs	r3, #1
 8003286:	f003 0301 	and.w	r3, r3, #1
 800328a:	009b      	lsls	r3, r3, #2
 800328c:	4413      	add	r3, r2
 800328e:	685b      	ldr	r3, [r3, #4]
 8003290:	f423 22e0 	bic.w	r2, r3, #458752	@ 0x70000
 8003294:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8003296:	049b      	lsls	r3, r3, #18
 8003298:	431a      	orrs	r2, r3
 800329a:	4923      	ldr	r1, [pc, #140]	@ (8003328 <HAL_OSPIM_Config+0x9c4>)
 800329c:	68bb      	ldr	r3, [r7, #8]
 800329e:	691b      	ldr	r3, [r3, #16]
 80032a0:	3b01      	subs	r3, #1
 80032a2:	f003 0301 	and.w	r3, r3, #1
 80032a6:	f442 3240 	orr.w	r2, r2, #196608	@ 0x30000
 80032aa:	009b      	lsls	r3, r3, #2
 80032ac:	440b      	add	r3, r1
 80032ae:	605a      	str	r2, [r3, #4]
 80032b0:	e01c      	b.n	80032ec <HAL_OSPIM_Config+0x988>
                   (OCTOSPIM_PCR_IOLEN | OCTOSPIM_PCR_IOLSRC),
                   (OCTOSPIM_PCR_IOLEN | OCTOSPIM_PCR_IOLSRC_0 | (instance << (OCTOSPIM_PCR_IOLSRC_Pos + 1U))));
      }
      else if (cfg->IOHighPort != HAL_OSPIM_IOPORT_NONE)
 80032b2:	68bb      	ldr	r3, [r7, #8]
 80032b4:	691b      	ldr	r3, [r3, #16]
 80032b6:	2b00      	cmp	r3, #0
 80032b8:	d018      	beq.n	80032ec <HAL_OSPIM_Config+0x988>
      {
        MODIFY_REG(OCTOSPIM->PCR[((cfg->IOHighPort - 1U)& OSPI_IOM_PORT_MASK)],
 80032ba:	4a1b      	ldr	r2, [pc, #108]	@ (8003328 <HAL_OSPIM_Config+0x9c4>)
 80032bc:	68bb      	ldr	r3, [r7, #8]
 80032be:	691b      	ldr	r3, [r3, #16]
 80032c0:	3b01      	subs	r3, #1
 80032c2:	f003 0301 	and.w	r3, r3, #1
 80032c6:	009b      	lsls	r3, r3, #2
 80032c8:	4413      	add	r3, r2
 80032ca:	685b      	ldr	r3, [r3, #4]
 80032cc:	f023 62e0 	bic.w	r2, r3, #117440512	@ 0x7000000
 80032d0:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80032d2:	069b      	lsls	r3, r3, #26
 80032d4:	431a      	orrs	r2, r3
 80032d6:	4914      	ldr	r1, [pc, #80]	@ (8003328 <HAL_OSPIM_Config+0x9c4>)
 80032d8:	68bb      	ldr	r3, [r7, #8]
 80032da:	691b      	ldr	r3, [r3, #16]
 80032dc:	3b01      	subs	r3, #1
 80032de:	f003 0301 	and.w	r3, r3, #1
 80032e2:	f042 7240 	orr.w	r2, r2, #50331648	@ 0x3000000
 80032e6:	009b      	lsls	r3, r3, #2
 80032e8:	440b      	add	r3, r1
 80032ea:	605a      	str	r2, [r3, #4]
        /* Nothing to do */
      }
    }

    /******* Re-enable both OctoSPI after configure OctoSPI IO Manager ********/
    if ((ospi_enabled & 0x1U) != 0U)
 80032ec:	f897 3046 	ldrb.w	r3, [r7, #70]	@ 0x46
 80032f0:	f003 0301 	and.w	r3, r3, #1
 80032f4:	2b00      	cmp	r3, #0
 80032f6:	d005      	beq.n	8003304 <HAL_OSPIM_Config+0x9a0>
    {
      SET_BIT(OCTOSPI1->CR, OCTOSPI_CR_EN);
 80032f8:	4b0c      	ldr	r3, [pc, #48]	@ (800332c <HAL_OSPIM_Config+0x9c8>)
 80032fa:	681b      	ldr	r3, [r3, #0]
 80032fc:	4a0b      	ldr	r2, [pc, #44]	@ (800332c <HAL_OSPIM_Config+0x9c8>)
 80032fe:	f043 0301 	orr.w	r3, r3, #1
 8003302:	6013      	str	r3, [r2, #0]
    }
    if ((ospi_enabled & 0x2U) != 0U)
 8003304:	f897 3046 	ldrb.w	r3, [r7, #70]	@ 0x46
 8003308:	f003 0302 	and.w	r3, r3, #2
 800330c:	2b00      	cmp	r3, #0
 800330e:	d005      	beq.n	800331c <HAL_OSPIM_Config+0x9b8>
    {
      SET_BIT(OCTOSPI2->CR, OCTOSPI_CR_EN);
 8003310:	4b07      	ldr	r3, [pc, #28]	@ (8003330 <HAL_OSPIM_Config+0x9cc>)
 8003312:	681b      	ldr	r3, [r3, #0]
 8003314:	4a06      	ldr	r2, [pc, #24]	@ (8003330 <HAL_OSPIM_Config+0x9cc>)
 8003316:	f043 0301 	orr.w	r3, r3, #1
 800331a:	6013      	str	r3, [r2, #0]
    }
  }

  /* Return function status */
  return status;
 800331c:	f897 304f 	ldrb.w	r3, [r7, #79]	@ 0x4f
}
 8003320:	4618      	mov	r0, r3
 8003322:	3750      	adds	r7, #80	@ 0x50
 8003324:	46bd      	mov	sp, r7
 8003326:	bd80      	pop	{r7, pc}
 8003328:	5200b400 	.word	0x5200b400
 800332c:	52005000 	.word	0x52005000
 8003330:	5200a000 	.word	0x5200a000

08003334 <OSPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart : Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef OSPI_WaitFlagStateUntilTimeout(OSPI_HandleTypeDef *hospi, uint32_t Flag,
                                                        FlagStatus State, uint32_t Tickstart, uint32_t Timeout)
{
 8003334:	b580      	push	{r7, lr}
 8003336:	b084      	sub	sp, #16
 8003338:	af00      	add	r7, sp, #0
 800333a:	60f8      	str	r0, [r7, #12]
 800333c:	60b9      	str	r1, [r7, #8]
 800333e:	603b      	str	r3, [r7, #0]
 8003340:	4613      	mov	r3, r2
 8003342:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is in expected state */
  while ((__HAL_OSPI_GET_FLAG(hospi, Flag)) != State)
 8003344:	e01a      	b.n	800337c <OSPI_WaitFlagStateUntilTimeout+0x48>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8003346:	69bb      	ldr	r3, [r7, #24]
 8003348:	f1b3 3fff 	cmp.w	r3, #4294967295
 800334c:	d016      	beq.n	800337c <OSPI_WaitFlagStateUntilTimeout+0x48>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800334e:	f7fe fbcf 	bl	8001af0 <HAL_GetTick>
 8003352:	4602      	mov	r2, r0
 8003354:	683b      	ldr	r3, [r7, #0]
 8003356:	1ad3      	subs	r3, r2, r3
 8003358:	69ba      	ldr	r2, [r7, #24]
 800335a:	429a      	cmp	r2, r3
 800335c:	d302      	bcc.n	8003364 <OSPI_WaitFlagStateUntilTimeout+0x30>
 800335e:	69bb      	ldr	r3, [r7, #24]
 8003360:	2b00      	cmp	r3, #0
 8003362:	d10b      	bne.n	800337c <OSPI_WaitFlagStateUntilTimeout+0x48>
      {
        hospi->State     = HAL_OSPI_STATE_ERROR;
 8003364:	68fb      	ldr	r3, [r7, #12]
 8003366:	f44f 7200 	mov.w	r2, #512	@ 0x200
 800336a:	651a      	str	r2, [r3, #80]	@ 0x50
        hospi->ErrorCode |= HAL_OSPI_ERROR_TIMEOUT;
 800336c:	68fb      	ldr	r3, [r7, #12]
 800336e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003370:	f043 0201 	orr.w	r2, r3, #1
 8003374:	68fb      	ldr	r3, [r7, #12]
 8003376:	655a      	str	r2, [r3, #84]	@ 0x54

        return HAL_ERROR;
 8003378:	2301      	movs	r3, #1
 800337a:	e00e      	b.n	800339a <OSPI_WaitFlagStateUntilTimeout+0x66>
  while ((__HAL_OSPI_GET_FLAG(hospi, Flag)) != State)
 800337c:	68fb      	ldr	r3, [r7, #12]
 800337e:	681b      	ldr	r3, [r3, #0]
 8003380:	6a1a      	ldr	r2, [r3, #32]
 8003382:	68bb      	ldr	r3, [r7, #8]
 8003384:	4013      	ands	r3, r2
 8003386:	2b00      	cmp	r3, #0
 8003388:	bf14      	ite	ne
 800338a:	2301      	movne	r3, #1
 800338c:	2300      	moveq	r3, #0
 800338e:	b2db      	uxtb	r3, r3
 8003390:	461a      	mov	r2, r3
 8003392:	79fb      	ldrb	r3, [r7, #7]
 8003394:	429a      	cmp	r2, r3
 8003396:	d1d6      	bne.n	8003346 <OSPI_WaitFlagStateUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 8003398:	2300      	movs	r3, #0
}
 800339a:	4618      	mov	r0, r3
 800339c:	3710      	adds	r7, #16
 800339e:	46bd      	mov	sp, r7
 80033a0:	bd80      	pop	{r7, pc}
	...

080033a4 <OSPI_ConfigCmd>:
  * @param  hospi : OSPI handle
  * @param  cmd   : structure that contains the command configuration information
  * @retval HAL status
  */
static HAL_StatusTypeDef OSPI_ConfigCmd(OSPI_HandleTypeDef *hospi, OSPI_RegularCmdTypeDef *cmd)
{
 80033a4:	b480      	push	{r7}
 80033a6:	b089      	sub	sp, #36	@ 0x24
 80033a8:	af00      	add	r7, sp, #0
 80033aa:	6078      	str	r0, [r7, #4]
 80033ac:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 80033ae:	2300      	movs	r3, #0
 80033b0:	77fb      	strb	r3, [r7, #31]
  __IO uint32_t *tcr_reg;
  __IO uint32_t *ir_reg;
  __IO uint32_t *abr_reg;

  /* Re-initialize the value of the functional mode */
  MODIFY_REG(hospi->Instance->CR, OCTOSPI_CR_FMODE, 0U);
 80033b2:	687b      	ldr	r3, [r7, #4]
 80033b4:	681b      	ldr	r3, [r3, #0]
 80033b6:	681a      	ldr	r2, [r3, #0]
 80033b8:	687b      	ldr	r3, [r7, #4]
 80033ba:	681b      	ldr	r3, [r3, #0]
 80033bc:	f022 5240 	bic.w	r2, r2, #805306368	@ 0x30000000
 80033c0:	601a      	str	r2, [r3, #0]

  /* Configure the flash ID */
  if (hospi->Init.DualQuad == HAL_OSPI_DUALQUAD_DISABLE)
 80033c2:	687b      	ldr	r3, [r7, #4]
 80033c4:	689b      	ldr	r3, [r3, #8]
 80033c6:	2b00      	cmp	r3, #0
 80033c8:	d10a      	bne.n	80033e0 <OSPI_ConfigCmd+0x3c>
  {
    MODIFY_REG(hospi->Instance->CR, OCTOSPI_CR_FSEL, cmd->FlashId);
 80033ca:	687b      	ldr	r3, [r7, #4]
 80033cc:	681b      	ldr	r3, [r3, #0]
 80033ce:	681b      	ldr	r3, [r3, #0]
 80033d0:	f023 0180 	bic.w	r1, r3, #128	@ 0x80
 80033d4:	683b      	ldr	r3, [r7, #0]
 80033d6:	685a      	ldr	r2, [r3, #4]
 80033d8:	687b      	ldr	r3, [r7, #4]
 80033da:	681b      	ldr	r3, [r3, #0]
 80033dc:	430a      	orrs	r2, r1
 80033de:	601a      	str	r2, [r3, #0]
  }

  if (cmd->OperationType == HAL_OSPI_OPTYPE_WRITE_CFG)
 80033e0:	683b      	ldr	r3, [r7, #0]
 80033e2:	681b      	ldr	r3, [r3, #0]
 80033e4:	2b02      	cmp	r3, #2
 80033e6:	d114      	bne.n	8003412 <OSPI_ConfigCmd+0x6e>
  {
    ccr_reg = &(hospi->Instance->WCCR);
 80033e8:	687b      	ldr	r3, [r7, #4]
 80033ea:	681b      	ldr	r3, [r3, #0]
 80033ec:	f503 73c0 	add.w	r3, r3, #384	@ 0x180
 80033f0:	61bb      	str	r3, [r7, #24]
    tcr_reg = &(hospi->Instance->WTCR);
 80033f2:	687b      	ldr	r3, [r7, #4]
 80033f4:	681b      	ldr	r3, [r3, #0]
 80033f6:	f503 73c4 	add.w	r3, r3, #392	@ 0x188
 80033fa:	617b      	str	r3, [r7, #20]
    ir_reg  = &(hospi->Instance->WIR);
 80033fc:	687b      	ldr	r3, [r7, #4]
 80033fe:	681b      	ldr	r3, [r3, #0]
 8003400:	f503 73c8 	add.w	r3, r3, #400	@ 0x190
 8003404:	613b      	str	r3, [r7, #16]
    abr_reg = &(hospi->Instance->WABR);
 8003406:	687b      	ldr	r3, [r7, #4]
 8003408:	681b      	ldr	r3, [r3, #0]
 800340a:	f503 73d0 	add.w	r3, r3, #416	@ 0x1a0
 800340e:	60fb      	str	r3, [r7, #12]
 8003410:	e02c      	b.n	800346c <OSPI_ConfigCmd+0xc8>
  }
  else if (cmd->OperationType == HAL_OSPI_OPTYPE_WRAP_CFG)
 8003412:	683b      	ldr	r3, [r7, #0]
 8003414:	681b      	ldr	r3, [r3, #0]
 8003416:	2b03      	cmp	r3, #3
 8003418:	d114      	bne.n	8003444 <OSPI_ConfigCmd+0xa0>
  {
    ccr_reg = &(hospi->Instance->WPCCR);
 800341a:	687b      	ldr	r3, [r7, #4]
 800341c:	681b      	ldr	r3, [r3, #0]
 800341e:	f503 73a0 	add.w	r3, r3, #320	@ 0x140
 8003422:	61bb      	str	r3, [r7, #24]
    tcr_reg = &(hospi->Instance->WPTCR);
 8003424:	687b      	ldr	r3, [r7, #4]
 8003426:	681b      	ldr	r3, [r3, #0]
 8003428:	f503 73a4 	add.w	r3, r3, #328	@ 0x148
 800342c:	617b      	str	r3, [r7, #20]
    ir_reg  = &(hospi->Instance->WPIR);
 800342e:	687b      	ldr	r3, [r7, #4]
 8003430:	681b      	ldr	r3, [r3, #0]
 8003432:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 8003436:	613b      	str	r3, [r7, #16]
    abr_reg = &(hospi->Instance->WPABR);
 8003438:	687b      	ldr	r3, [r7, #4]
 800343a:	681b      	ldr	r3, [r3, #0]
 800343c:	f503 73b0 	add.w	r3, r3, #352	@ 0x160
 8003440:	60fb      	str	r3, [r7, #12]
 8003442:	e013      	b.n	800346c <OSPI_ConfigCmd+0xc8>
  }
  else
  {
    ccr_reg = &(hospi->Instance->CCR);
 8003444:	687b      	ldr	r3, [r7, #4]
 8003446:	681b      	ldr	r3, [r3, #0]
 8003448:	f503 7380 	add.w	r3, r3, #256	@ 0x100
 800344c:	61bb      	str	r3, [r7, #24]
    tcr_reg = &(hospi->Instance->TCR);
 800344e:	687b      	ldr	r3, [r7, #4]
 8003450:	681b      	ldr	r3, [r3, #0]
 8003452:	f503 7384 	add.w	r3, r3, #264	@ 0x108
 8003456:	617b      	str	r3, [r7, #20]
    ir_reg  = &(hospi->Instance->IR);
 8003458:	687b      	ldr	r3, [r7, #4]
 800345a:	681b      	ldr	r3, [r3, #0]
 800345c:	f503 7388 	add.w	r3, r3, #272	@ 0x110
 8003460:	613b      	str	r3, [r7, #16]
    abr_reg = &(hospi->Instance->ABR);
 8003462:	687b      	ldr	r3, [r7, #4]
 8003464:	681b      	ldr	r3, [r3, #0]
 8003466:	f503 7390 	add.w	r3, r3, #288	@ 0x120
 800346a:	60fb      	str	r3, [r7, #12]
  }

  /* Configure the CCR register with DQS and SIOO modes */
  *ccr_reg = (cmd->DQSMode | cmd->SIOOMode);
 800346c:	683b      	ldr	r3, [r7, #0]
 800346e:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 8003470:	683b      	ldr	r3, [r7, #0]
 8003472:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003474:	431a      	orrs	r2, r3
 8003476:	69bb      	ldr	r3, [r7, #24]
 8003478:	601a      	str	r2, [r3, #0]

  if (cmd->AlternateBytesMode != HAL_OSPI_ALTERNATE_BYTES_NONE)
 800347a:	683b      	ldr	r3, [r7, #0]
 800347c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800347e:	2b00      	cmp	r3, #0
 8003480:	d012      	beq.n	80034a8 <OSPI_ConfigCmd+0x104>
  {
    /* Configure the ABR register with alternate bytes value */
    *abr_reg = cmd->AlternateBytes;
 8003482:	683b      	ldr	r3, [r7, #0]
 8003484:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8003486:	68fb      	ldr	r3, [r7, #12]
 8003488:	601a      	str	r2, [r3, #0]

    /* Configure the CCR register with alternate bytes communication parameters */
    MODIFY_REG((*ccr_reg), (OCTOSPI_CCR_ABMODE | OCTOSPI_CCR_ABDTR | OCTOSPI_CCR_ABSIZE),
 800348a:	69bb      	ldr	r3, [r7, #24]
 800348c:	681b      	ldr	r3, [r3, #0]
 800348e:	f423 127c 	bic.w	r2, r3, #4128768	@ 0x3f0000
 8003492:	683b      	ldr	r3, [r7, #0]
 8003494:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 8003496:	683b      	ldr	r3, [r7, #0]
 8003498:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800349a:	4319      	orrs	r1, r3
 800349c:	683b      	ldr	r3, [r7, #0]
 800349e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80034a0:	430b      	orrs	r3, r1
 80034a2:	431a      	orrs	r2, r3
 80034a4:	69bb      	ldr	r3, [r7, #24]
 80034a6:	601a      	str	r2, [r3, #0]
               (cmd->AlternateBytesMode | cmd->AlternateBytesDtrMode | cmd->AlternateBytesSize));
  }

  /* Configure the TCR register with the number of dummy cycles */
  MODIFY_REG((*tcr_reg), OCTOSPI_TCR_DCYC, cmd->DummyCycles);
 80034a8:	697b      	ldr	r3, [r7, #20]
 80034aa:	681b      	ldr	r3, [r3, #0]
 80034ac:	f023 021f 	bic.w	r2, r3, #31
 80034b0:	683b      	ldr	r3, [r7, #0]
 80034b2:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80034b4:	431a      	orrs	r2, r3
 80034b6:	697b      	ldr	r3, [r7, #20]
 80034b8:	601a      	str	r2, [r3, #0]

  if (cmd->DataMode != HAL_OSPI_DATA_NONE)
 80034ba:	683b      	ldr	r3, [r7, #0]
 80034bc:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80034be:	2b00      	cmp	r3, #0
 80034c0:	d009      	beq.n	80034d6 <OSPI_ConfigCmd+0x132>
  {
    if (cmd->OperationType == HAL_OSPI_OPTYPE_COMMON_CFG)
 80034c2:	683b      	ldr	r3, [r7, #0]
 80034c4:	681b      	ldr	r3, [r3, #0]
 80034c6:	2b00      	cmp	r3, #0
 80034c8:	d105      	bne.n	80034d6 <OSPI_ConfigCmd+0x132>
    {
      /* Configure the DLR register with the number of data */
      hospi->Instance->DLR = (cmd->NbData - 1U);
 80034ca:	683b      	ldr	r3, [r7, #0]
 80034cc:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 80034ce:	687b      	ldr	r3, [r7, #4]
 80034d0:	681b      	ldr	r3, [r3, #0]
 80034d2:	3a01      	subs	r2, #1
 80034d4:	641a      	str	r2, [r3, #64]	@ 0x40
    }
  }

  if (cmd->InstructionMode != HAL_OSPI_INSTRUCTION_NONE)
 80034d6:	683b      	ldr	r3, [r7, #0]
 80034d8:	68db      	ldr	r3, [r3, #12]
 80034da:	2b00      	cmp	r3, #0
 80034dc:	f000 8095 	beq.w	800360a <OSPI_ConfigCmd+0x266>
  {
    if (cmd->AddressMode != HAL_OSPI_ADDRESS_NONE)
 80034e0:	683b      	ldr	r3, [r7, #0]
 80034e2:	69db      	ldr	r3, [r3, #28]
 80034e4:	2b00      	cmp	r3, #0
 80034e6:	d053      	beq.n	8003590 <OSPI_ConfigCmd+0x1ec>
    {
      if (cmd->DataMode != HAL_OSPI_DATA_NONE)
 80034e8:	683b      	ldr	r3, [r7, #0]
 80034ea:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80034ec:	2b00      	cmp	r3, #0
 80034ee:	d01e      	beq.n	800352e <OSPI_ConfigCmd+0x18a>
      {
        /* ---- Command with instruction, address and data ---- */

        /* Configure the CCR register with all communication parameters */
        MODIFY_REG((*ccr_reg), (OCTOSPI_CCR_IMODE  | OCTOSPI_CCR_IDTR  | OCTOSPI_CCR_ISIZE  |
 80034f0:	69bb      	ldr	r3, [r7, #24]
 80034f2:	681a      	ldr	r2, [r3, #0]
 80034f4:	4b64      	ldr	r3, [pc, #400]	@ (8003688 <OSPI_ConfigCmd+0x2e4>)
 80034f6:	4013      	ands	r3, r2
 80034f8:	683a      	ldr	r2, [r7, #0]
 80034fa:	68d1      	ldr	r1, [r2, #12]
 80034fc:	683a      	ldr	r2, [r7, #0]
 80034fe:	6952      	ldr	r2, [r2, #20]
 8003500:	4311      	orrs	r1, r2
 8003502:	683a      	ldr	r2, [r7, #0]
 8003504:	6912      	ldr	r2, [r2, #16]
 8003506:	4311      	orrs	r1, r2
 8003508:	683a      	ldr	r2, [r7, #0]
 800350a:	69d2      	ldr	r2, [r2, #28]
 800350c:	4311      	orrs	r1, r2
 800350e:	683a      	ldr	r2, [r7, #0]
 8003510:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 8003512:	4311      	orrs	r1, r2
 8003514:	683a      	ldr	r2, [r7, #0]
 8003516:	6a12      	ldr	r2, [r2, #32]
 8003518:	4311      	orrs	r1, r2
 800351a:	683a      	ldr	r2, [r7, #0]
 800351c:	6b92      	ldr	r2, [r2, #56]	@ 0x38
 800351e:	4311      	orrs	r1, r2
 8003520:	683a      	ldr	r2, [r7, #0]
 8003522:	6c12      	ldr	r2, [r2, #64]	@ 0x40
 8003524:	430a      	orrs	r2, r1
 8003526:	431a      	orrs	r2, r3
 8003528:	69bb      	ldr	r3, [r7, #24]
 800352a:	601a      	str	r2, [r3, #0]
 800352c:	e026      	b.n	800357c <OSPI_ConfigCmd+0x1d8>
      else
      {
        /* ---- Command with instruction and address ---- */

        /* Configure the CCR register with all communication parameters */
        MODIFY_REG((*ccr_reg), (OCTOSPI_CCR_IMODE  | OCTOSPI_CCR_IDTR  | OCTOSPI_CCR_ISIZE  |
 800352e:	69bb      	ldr	r3, [r7, #24]
 8003530:	681a      	ldr	r2, [r3, #0]
 8003532:	4b56      	ldr	r3, [pc, #344]	@ (800368c <OSPI_ConfigCmd+0x2e8>)
 8003534:	4013      	ands	r3, r2
 8003536:	683a      	ldr	r2, [r7, #0]
 8003538:	68d1      	ldr	r1, [r2, #12]
 800353a:	683a      	ldr	r2, [r7, #0]
 800353c:	6952      	ldr	r2, [r2, #20]
 800353e:	4311      	orrs	r1, r2
 8003540:	683a      	ldr	r2, [r7, #0]
 8003542:	6912      	ldr	r2, [r2, #16]
 8003544:	4311      	orrs	r1, r2
 8003546:	683a      	ldr	r2, [r7, #0]
 8003548:	69d2      	ldr	r2, [r2, #28]
 800354a:	4311      	orrs	r1, r2
 800354c:	683a      	ldr	r2, [r7, #0]
 800354e:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 8003550:	4311      	orrs	r1, r2
 8003552:	683a      	ldr	r2, [r7, #0]
 8003554:	6a12      	ldr	r2, [r2, #32]
 8003556:	430a      	orrs	r2, r1
 8003558:	431a      	orrs	r2, r3
 800355a:	69bb      	ldr	r3, [r7, #24]
 800355c:	601a      	str	r2, [r3, #0]
                                OCTOSPI_CCR_ADMODE | OCTOSPI_CCR_ADDTR | OCTOSPI_CCR_ADSIZE),
                   (cmd->InstructionMode | cmd->InstructionDtrMode | cmd->InstructionSize |
                    cmd->AddressMode     | cmd->AddressDtrMode     | cmd->AddressSize));

        /* The DHQC bit is linked with DDTR bit which should be activated */
        if ((hospi->Init.DelayHoldQuarterCycle == HAL_OSPI_DHQC_ENABLE) &&
 800355e:	687b      	ldr	r3, [r7, #4]
 8003560:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003562:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8003566:	d109      	bne.n	800357c <OSPI_ConfigCmd+0x1d8>
            (cmd->InstructionDtrMode == HAL_OSPI_INSTRUCTION_DTR_ENABLE))
 8003568:	683b      	ldr	r3, [r7, #0]
 800356a:	695b      	ldr	r3, [r3, #20]
        if ((hospi->Init.DelayHoldQuarterCycle == HAL_OSPI_DHQC_ENABLE) &&
 800356c:	2b08      	cmp	r3, #8
 800356e:	d105      	bne.n	800357c <OSPI_ConfigCmd+0x1d8>
        {
          MODIFY_REG((*ccr_reg), OCTOSPI_CCR_DDTR, HAL_OSPI_DATA_DTR_ENABLE);
 8003570:	69bb      	ldr	r3, [r7, #24]
 8003572:	681b      	ldr	r3, [r3, #0]
 8003574:	f043 6200 	orr.w	r2, r3, #134217728	@ 0x8000000
 8003578:	69bb      	ldr	r3, [r7, #24]
 800357a:	601a      	str	r2, [r3, #0]
        }
      }

      /* Configure the IR register with the instruction value */
      *ir_reg = cmd->Instruction;
 800357c:	683b      	ldr	r3, [r7, #0]
 800357e:	689a      	ldr	r2, [r3, #8]
 8003580:	693b      	ldr	r3, [r7, #16]
 8003582:	601a      	str	r2, [r3, #0]

      /* Configure the AR register with the address value */
      hospi->Instance->AR = cmd->Address;
 8003584:	687b      	ldr	r3, [r7, #4]
 8003586:	681b      	ldr	r3, [r3, #0]
 8003588:	683a      	ldr	r2, [r7, #0]
 800358a:	6992      	ldr	r2, [r2, #24]
 800358c:	649a      	str	r2, [r3, #72]	@ 0x48
 800358e:	e074      	b.n	800367a <OSPI_ConfigCmd+0x2d6>
    }
    else
    {
      if (cmd->DataMode != HAL_OSPI_DATA_NONE)
 8003590:	683b      	ldr	r3, [r7, #0]
 8003592:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003594:	2b00      	cmp	r3, #0
 8003596:	d015      	beq.n	80035c4 <OSPI_ConfigCmd+0x220>
      {
        /* ---- Command with instruction and data ---- */

        /* Configure the CCR register with all communication parameters */
        MODIFY_REG((*ccr_reg), (OCTOSPI_CCR_IMODE | OCTOSPI_CCR_IDTR | OCTOSPI_CCR_ISIZE |
 8003598:	69bb      	ldr	r3, [r7, #24]
 800359a:	681a      	ldr	r2, [r3, #0]
 800359c:	4b3c      	ldr	r3, [pc, #240]	@ (8003690 <OSPI_ConfigCmd+0x2ec>)
 800359e:	4013      	ands	r3, r2
 80035a0:	683a      	ldr	r2, [r7, #0]
 80035a2:	68d1      	ldr	r1, [r2, #12]
 80035a4:	683a      	ldr	r2, [r7, #0]
 80035a6:	6952      	ldr	r2, [r2, #20]
 80035a8:	4311      	orrs	r1, r2
 80035aa:	683a      	ldr	r2, [r7, #0]
 80035ac:	6912      	ldr	r2, [r2, #16]
 80035ae:	4311      	orrs	r1, r2
 80035b0:	683a      	ldr	r2, [r7, #0]
 80035b2:	6b92      	ldr	r2, [r2, #56]	@ 0x38
 80035b4:	4311      	orrs	r1, r2
 80035b6:	683a      	ldr	r2, [r7, #0]
 80035b8:	6c12      	ldr	r2, [r2, #64]	@ 0x40
 80035ba:	430a      	orrs	r2, r1
 80035bc:	431a      	orrs	r2, r3
 80035be:	69bb      	ldr	r3, [r7, #24]
 80035c0:	601a      	str	r2, [r3, #0]
 80035c2:	e01d      	b.n	8003600 <OSPI_ConfigCmd+0x25c>
      else
      {
        /* ---- Command with only instruction ---- */

        /* Configure the CCR register with all communication parameters */
        MODIFY_REG((*ccr_reg), (OCTOSPI_CCR_IMODE | OCTOSPI_CCR_IDTR | OCTOSPI_CCR_ISIZE),
 80035c4:	69bb      	ldr	r3, [r7, #24]
 80035c6:	681b      	ldr	r3, [r3, #0]
 80035c8:	f023 023f 	bic.w	r2, r3, #63	@ 0x3f
 80035cc:	683b      	ldr	r3, [r7, #0]
 80035ce:	68d9      	ldr	r1, [r3, #12]
 80035d0:	683b      	ldr	r3, [r7, #0]
 80035d2:	695b      	ldr	r3, [r3, #20]
 80035d4:	4319      	orrs	r1, r3
 80035d6:	683b      	ldr	r3, [r7, #0]
 80035d8:	691b      	ldr	r3, [r3, #16]
 80035da:	430b      	orrs	r3, r1
 80035dc:	431a      	orrs	r2, r3
 80035de:	69bb      	ldr	r3, [r7, #24]
 80035e0:	601a      	str	r2, [r3, #0]
                   (cmd->InstructionMode | cmd->InstructionDtrMode | cmd->InstructionSize));

        /* The DHQC bit is linked with DDTR bit which should be activated */
        if ((hospi->Init.DelayHoldQuarterCycle == HAL_OSPI_DHQC_ENABLE) &&
 80035e2:	687b      	ldr	r3, [r7, #4]
 80035e4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80035e6:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 80035ea:	d109      	bne.n	8003600 <OSPI_ConfigCmd+0x25c>
            (cmd->InstructionDtrMode == HAL_OSPI_INSTRUCTION_DTR_ENABLE))
 80035ec:	683b      	ldr	r3, [r7, #0]
 80035ee:	695b      	ldr	r3, [r3, #20]
        if ((hospi->Init.DelayHoldQuarterCycle == HAL_OSPI_DHQC_ENABLE) &&
 80035f0:	2b08      	cmp	r3, #8
 80035f2:	d105      	bne.n	8003600 <OSPI_ConfigCmd+0x25c>
        {
          MODIFY_REG((*ccr_reg), OCTOSPI_CCR_DDTR, HAL_OSPI_DATA_DTR_ENABLE);
 80035f4:	69bb      	ldr	r3, [r7, #24]
 80035f6:	681b      	ldr	r3, [r3, #0]
 80035f8:	f043 6200 	orr.w	r2, r3, #134217728	@ 0x8000000
 80035fc:	69bb      	ldr	r3, [r7, #24]
 80035fe:	601a      	str	r2, [r3, #0]
        }
      }

      /* Configure the IR register with the instruction value */
      *ir_reg = cmd->Instruction;
 8003600:	683b      	ldr	r3, [r7, #0]
 8003602:	689a      	ldr	r2, [r3, #8]
 8003604:	693b      	ldr	r3, [r7, #16]
 8003606:	601a      	str	r2, [r3, #0]
 8003608:	e037      	b.n	800367a <OSPI_ConfigCmd+0x2d6>

    }
  }
  else
  {
    if (cmd->AddressMode != HAL_OSPI_ADDRESS_NONE)
 800360a:	683b      	ldr	r3, [r7, #0]
 800360c:	69db      	ldr	r3, [r3, #28]
 800360e:	2b00      	cmp	r3, #0
 8003610:	d02e      	beq.n	8003670 <OSPI_ConfigCmd+0x2cc>
    {
      if (cmd->DataMode != HAL_OSPI_DATA_NONE)
 8003612:	683b      	ldr	r3, [r7, #0]
 8003614:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003616:	2b00      	cmp	r3, #0
 8003618:	d015      	beq.n	8003646 <OSPI_ConfigCmd+0x2a2>
      {
        /* ---- Command with address and data ---- */

        /* Configure the CCR register with all communication parameters */
        MODIFY_REG((*ccr_reg), (OCTOSPI_CCR_ADMODE | OCTOSPI_CCR_ADDTR | OCTOSPI_CCR_ADSIZE |
 800361a:	69bb      	ldr	r3, [r7, #24]
 800361c:	681a      	ldr	r2, [r3, #0]
 800361e:	4b1d      	ldr	r3, [pc, #116]	@ (8003694 <OSPI_ConfigCmd+0x2f0>)
 8003620:	4013      	ands	r3, r2
 8003622:	683a      	ldr	r2, [r7, #0]
 8003624:	69d1      	ldr	r1, [r2, #28]
 8003626:	683a      	ldr	r2, [r7, #0]
 8003628:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 800362a:	4311      	orrs	r1, r2
 800362c:	683a      	ldr	r2, [r7, #0]
 800362e:	6a12      	ldr	r2, [r2, #32]
 8003630:	4311      	orrs	r1, r2
 8003632:	683a      	ldr	r2, [r7, #0]
 8003634:	6b92      	ldr	r2, [r2, #56]	@ 0x38
 8003636:	4311      	orrs	r1, r2
 8003638:	683a      	ldr	r2, [r7, #0]
 800363a:	6c12      	ldr	r2, [r2, #64]	@ 0x40
 800363c:	430a      	orrs	r2, r1
 800363e:	431a      	orrs	r2, r3
 8003640:	69bb      	ldr	r3, [r7, #24]
 8003642:	601a      	str	r2, [r3, #0]
 8003644:	e00e      	b.n	8003664 <OSPI_ConfigCmd+0x2c0>
      else
      {
        /* ---- Command with only address ---- */

        /* Configure the CCR register with all communication parameters */
        MODIFY_REG((*ccr_reg), (OCTOSPI_CCR_ADMODE | OCTOSPI_CCR_ADDTR | OCTOSPI_CCR_ADSIZE),
 8003646:	69bb      	ldr	r3, [r7, #24]
 8003648:	681b      	ldr	r3, [r3, #0]
 800364a:	f423 527c 	bic.w	r2, r3, #16128	@ 0x3f00
 800364e:	683b      	ldr	r3, [r7, #0]
 8003650:	69d9      	ldr	r1, [r3, #28]
 8003652:	683b      	ldr	r3, [r7, #0]
 8003654:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003656:	4319      	orrs	r1, r3
 8003658:	683b      	ldr	r3, [r7, #0]
 800365a:	6a1b      	ldr	r3, [r3, #32]
 800365c:	430b      	orrs	r3, r1
 800365e:	431a      	orrs	r2, r3
 8003660:	69bb      	ldr	r3, [r7, #24]
 8003662:	601a      	str	r2, [r3, #0]
                   (cmd->AddressMode | cmd->AddressDtrMode | cmd->AddressSize));
      }

      /* Configure the AR register with the instruction value */
      hospi->Instance->AR = cmd->Address;
 8003664:	687b      	ldr	r3, [r7, #4]
 8003666:	681b      	ldr	r3, [r3, #0]
 8003668:	683a      	ldr	r2, [r7, #0]
 800366a:	6992      	ldr	r2, [r2, #24]
 800366c:	649a      	str	r2, [r3, #72]	@ 0x48
 800366e:	e004      	b.n	800367a <OSPI_ConfigCmd+0x2d6>
    }
    else
    {
      /* ---- Invalid command configuration (no instruction, no address) ---- */
      status = HAL_ERROR;
 8003670:	2301      	movs	r3, #1
 8003672:	77fb      	strb	r3, [r7, #31]
      hospi->ErrorCode = HAL_OSPI_ERROR_INVALID_PARAM;
 8003674:	687b      	ldr	r3, [r7, #4]
 8003676:	2208      	movs	r2, #8
 8003678:	655a      	str	r2, [r3, #84]	@ 0x54
    }
  }

  /* Return function status */
  return status;
 800367a:	7ffb      	ldrb	r3, [r7, #31]
}
 800367c:	4618      	mov	r0, r3
 800367e:	3724      	adds	r7, #36	@ 0x24
 8003680:	46bd      	mov	sp, r7
 8003682:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003686:	4770      	bx	lr
 8003688:	f0ffc0c0 	.word	0xf0ffc0c0
 800368c:	ffffc0c0 	.word	0xffffc0c0
 8003690:	f0ffffc0 	.word	0xf0ffffc0
 8003694:	f0ffc0ff 	.word	0xf0ffc0ff

08003698 <OSPIM_GetConfig>:
  * @param  instance_nb : number of the instance
  * @param  cfg         : configuration of the IO Manager for the instance
  * @retval HAL status
  */
static HAL_StatusTypeDef OSPIM_GetConfig(uint8_t instance_nb, OSPIM_CfgTypeDef *cfg)
{
 8003698:	b480      	push	{r7}
 800369a:	b087      	sub	sp, #28
 800369c:	af00      	add	r7, sp, #0
 800369e:	4603      	mov	r3, r0
 80036a0:	6039      	str	r1, [r7, #0]
 80036a2:	71fb      	strb	r3, [r7, #7]
  HAL_StatusTypeDef status = HAL_OK;
 80036a4:	2300      	movs	r3, #0
 80036a6:	75fb      	strb	r3, [r7, #23]
  uint32_t reg;
  uint32_t value = 0U;
 80036a8:	2300      	movs	r3, #0
 80036aa:	613b      	str	r3, [r7, #16]
  uint32_t index;

  if ((instance_nb == 0U) || (instance_nb > OSPI_NB_INSTANCE) || (cfg == NULL))
 80036ac:	79fb      	ldrb	r3, [r7, #7]
 80036ae:	2b00      	cmp	r3, #0
 80036b0:	d005      	beq.n	80036be <OSPIM_GetConfig+0x26>
 80036b2:	79fb      	ldrb	r3, [r7, #7]
 80036b4:	2b02      	cmp	r3, #2
 80036b6:	d802      	bhi.n	80036be <OSPIM_GetConfig+0x26>
 80036b8:	683b      	ldr	r3, [r7, #0]
 80036ba:	2b00      	cmp	r3, #0
 80036bc:	d102      	bne.n	80036c4 <OSPIM_GetConfig+0x2c>
  {
    /* Invalid parameter -> error returned */
    status = HAL_ERROR;
 80036be:	2301      	movs	r3, #1
 80036c0:	75fb      	strb	r3, [r7, #23]
 80036c2:	e098      	b.n	80037f6 <OSPIM_GetConfig+0x15e>
  }
  else
  {
    /* Initialize the structure */
    cfg->ClkPort    = 0U;
 80036c4:	683b      	ldr	r3, [r7, #0]
 80036c6:	2200      	movs	r2, #0
 80036c8:	601a      	str	r2, [r3, #0]
    cfg->DQSPort    = 0U;
 80036ca:	683b      	ldr	r3, [r7, #0]
 80036cc:	2200      	movs	r2, #0
 80036ce:	605a      	str	r2, [r3, #4]
    cfg->NCSPort    = 0U;
 80036d0:	683b      	ldr	r3, [r7, #0]
 80036d2:	2200      	movs	r2, #0
 80036d4:	609a      	str	r2, [r3, #8]
    cfg->IOLowPort  = 0U;
 80036d6:	683b      	ldr	r3, [r7, #0]
 80036d8:	2200      	movs	r2, #0
 80036da:	60da      	str	r2, [r3, #12]
    cfg->IOHighPort = 0U;
 80036dc:	683b      	ldr	r3, [r7, #0]
 80036de:	2200      	movs	r2, #0
 80036e0:	611a      	str	r2, [r3, #16]

    if (instance_nb == 2U)
 80036e2:	79fb      	ldrb	r3, [r7, #7]
 80036e4:	2b02      	cmp	r3, #2
 80036e6:	d10b      	bne.n	8003700 <OSPIM_GetConfig+0x68>
    {
      if ((OCTOSPIM->CR & OCTOSPIM_CR_MUXEN) == 0U)
 80036e8:	4b46      	ldr	r3, [pc, #280]	@ (8003804 <OSPIM_GetConfig+0x16c>)
 80036ea:	681b      	ldr	r3, [r3, #0]
 80036ec:	f003 0301 	and.w	r3, r3, #1
 80036f0:	2b00      	cmp	r3, #0
 80036f2:	d102      	bne.n	80036fa <OSPIM_GetConfig+0x62>
      {
        value = (OCTOSPIM_PCR_CLKSRC | OCTOSPIM_PCR_DQSSRC | OCTOSPIM_PCR_NCSSRC
 80036f4:	4b44      	ldr	r3, [pc, #272]	@ (8003808 <OSPIM_GetConfig+0x170>)
 80036f6:	613b      	str	r3, [r7, #16]
 80036f8:	e002      	b.n	8003700 <OSPIM_GetConfig+0x68>
                 | OCTOSPIM_PCR_IOLSRC_1 | OCTOSPIM_PCR_IOHSRC_1);
      }
      else
      {
        value = OCTOSPIM_PCR_NCSSRC;
 80036fa:	f44f 7300 	mov.w	r3, #512	@ 0x200
 80036fe:	613b      	str	r3, [r7, #16]
      }
    }

    /* Get the information about the instance */
    for (index = 0U; index < OSPI_IOM_NB_PORTS; index ++)
 8003700:	2300      	movs	r3, #0
 8003702:	60fb      	str	r3, [r7, #12]
 8003704:	e074      	b.n	80037f0 <OSPIM_GetConfig+0x158>
    {
      reg = OCTOSPIM->PCR[index];
 8003706:	4a3f      	ldr	r2, [pc, #252]	@ (8003804 <OSPIM_GetConfig+0x16c>)
 8003708:	68fb      	ldr	r3, [r7, #12]
 800370a:	009b      	lsls	r3, r3, #2
 800370c:	4413      	add	r3, r2
 800370e:	685b      	ldr	r3, [r3, #4]
 8003710:	60bb      	str	r3, [r7, #8]

      if ((reg & OCTOSPIM_PCR_CLKEN) != 0U)
 8003712:	68bb      	ldr	r3, [r7, #8]
 8003714:	f003 0301 	and.w	r3, r3, #1
 8003718:	2b00      	cmp	r3, #0
 800371a:	d00a      	beq.n	8003732 <OSPIM_GetConfig+0x9a>
      {
        /* The clock is enabled on this port */
        if ((reg & OCTOSPIM_PCR_CLKSRC) == (value & OCTOSPIM_PCR_CLKSRC))
 800371c:	68ba      	ldr	r2, [r7, #8]
 800371e:	693b      	ldr	r3, [r7, #16]
 8003720:	4053      	eors	r3, r2
 8003722:	f003 0302 	and.w	r3, r3, #2
 8003726:	2b00      	cmp	r3, #0
 8003728:	d103      	bne.n	8003732 <OSPIM_GetConfig+0x9a>
        {
          /* The clock correspond to the instance passed as parameter */
          cfg->ClkPort = index + 1U;
 800372a:	68fb      	ldr	r3, [r7, #12]
 800372c:	1c5a      	adds	r2, r3, #1
 800372e:	683b      	ldr	r3, [r7, #0]
 8003730:	601a      	str	r2, [r3, #0]
        }
      }

      if ((reg & OCTOSPIM_PCR_DQSEN) != 0U)
 8003732:	68bb      	ldr	r3, [r7, #8]
 8003734:	f003 0310 	and.w	r3, r3, #16
 8003738:	2b00      	cmp	r3, #0
 800373a:	d00a      	beq.n	8003752 <OSPIM_GetConfig+0xba>
      {
        /* The DQS is enabled on this port */
        if ((reg & OCTOSPIM_PCR_DQSSRC) == (value & OCTOSPIM_PCR_DQSSRC))
 800373c:	68ba      	ldr	r2, [r7, #8]
 800373e:	693b      	ldr	r3, [r7, #16]
 8003740:	4053      	eors	r3, r2
 8003742:	f003 0320 	and.w	r3, r3, #32
 8003746:	2b00      	cmp	r3, #0
 8003748:	d103      	bne.n	8003752 <OSPIM_GetConfig+0xba>
        {
          /* The DQS correspond to the instance passed as parameter */
          cfg->DQSPort = index + 1U;
 800374a:	68fb      	ldr	r3, [r7, #12]
 800374c:	1c5a      	adds	r2, r3, #1
 800374e:	683b      	ldr	r3, [r7, #0]
 8003750:	605a      	str	r2, [r3, #4]
        }
      }

      if ((reg & OCTOSPIM_PCR_NCSEN) != 0U)
 8003752:	68bb      	ldr	r3, [r7, #8]
 8003754:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003758:	2b00      	cmp	r3, #0
 800375a:	d00a      	beq.n	8003772 <OSPIM_GetConfig+0xda>
      {
        /* The nCS is enabled on this port */
        if ((reg & OCTOSPIM_PCR_NCSSRC) == (value & OCTOSPIM_PCR_NCSSRC))
 800375c:	68ba      	ldr	r2, [r7, #8]
 800375e:	693b      	ldr	r3, [r7, #16]
 8003760:	4053      	eors	r3, r2
 8003762:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8003766:	2b00      	cmp	r3, #0
 8003768:	d103      	bne.n	8003772 <OSPIM_GetConfig+0xda>
        {
          /* The nCS correspond to the instance passed as parameter */
          cfg->NCSPort = index + 1U;
 800376a:	68fb      	ldr	r3, [r7, #12]
 800376c:	1c5a      	adds	r2, r3, #1
 800376e:	683b      	ldr	r3, [r7, #0]
 8003770:	609a      	str	r2, [r3, #8]
        }
      }

      if ((reg & OCTOSPIM_PCR_IOLEN) != 0U)
 8003772:	68bb      	ldr	r3, [r7, #8]
 8003774:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8003778:	2b00      	cmp	r3, #0
 800377a:	d018      	beq.n	80037ae <OSPIM_GetConfig+0x116>
      {
        /* The IO Low is enabled on this port */
        if ((reg & OCTOSPIM_PCR_IOLSRC_1) == (value & OCTOSPIM_PCR_IOLSRC_1))
 800377c:	68ba      	ldr	r2, [r7, #8]
 800377e:	693b      	ldr	r3, [r7, #16]
 8003780:	4053      	eors	r3, r2
 8003782:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8003786:	2b00      	cmp	r3, #0
 8003788:	d111      	bne.n	80037ae <OSPIM_GetConfig+0x116>
        {
          /* The IO Low correspond to the instance passed as parameter */
          if ((reg & OCTOSPIM_PCR_IOLSRC_0) == 0U)
 800378a:	68bb      	ldr	r3, [r7, #8]
 800378c:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003790:	2b00      	cmp	r3, #0
 8003792:	d106      	bne.n	80037a2 <OSPIM_GetConfig+0x10a>
          {
            cfg->IOLowPort = (OCTOSPIM_PCR_IOLEN | (index + 1U));
 8003794:	68fb      	ldr	r3, [r7, #12]
 8003796:	3301      	adds	r3, #1
 8003798:	f443 3280 	orr.w	r2, r3, #65536	@ 0x10000
 800379c:	683b      	ldr	r3, [r7, #0]
 800379e:	60da      	str	r2, [r3, #12]
 80037a0:	e005      	b.n	80037ae <OSPIM_GetConfig+0x116>
          }
          else
          {
            cfg->IOLowPort = (OCTOSPIM_PCR_IOHEN | (index + 1U));
 80037a2:	68fb      	ldr	r3, [r7, #12]
 80037a4:	3301      	adds	r3, #1
 80037a6:	f043 7280 	orr.w	r2, r3, #16777216	@ 0x1000000
 80037aa:	683b      	ldr	r3, [r7, #0]
 80037ac:	60da      	str	r2, [r3, #12]
          }
        }
      }

      if ((reg & OCTOSPIM_PCR_IOHEN) != 0U)
 80037ae:	68bb      	ldr	r3, [r7, #8]
 80037b0:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 80037b4:	2b00      	cmp	r3, #0
 80037b6:	d018      	beq.n	80037ea <OSPIM_GetConfig+0x152>
      {
        /* The IO High is enabled on this port */
        if ((reg & OCTOSPIM_PCR_IOHSRC_1) == (value & OCTOSPIM_PCR_IOHSRC_1))
 80037b8:	68ba      	ldr	r2, [r7, #8]
 80037ba:	693b      	ldr	r3, [r7, #16]
 80037bc:	4053      	eors	r3, r2
 80037be:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 80037c2:	2b00      	cmp	r3, #0
 80037c4:	d111      	bne.n	80037ea <OSPIM_GetConfig+0x152>
        {
          /* The IO High correspond to the instance passed as parameter */
          if ((reg & OCTOSPIM_PCR_IOHSRC_0) == 0U)
 80037c6:	68bb      	ldr	r3, [r7, #8]
 80037c8:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80037cc:	2b00      	cmp	r3, #0
 80037ce:	d106      	bne.n	80037de <OSPIM_GetConfig+0x146>
          {
            cfg->IOHighPort = (OCTOSPIM_PCR_IOLEN | (index + 1U));
 80037d0:	68fb      	ldr	r3, [r7, #12]
 80037d2:	3301      	adds	r3, #1
 80037d4:	f443 3280 	orr.w	r2, r3, #65536	@ 0x10000
 80037d8:	683b      	ldr	r3, [r7, #0]
 80037da:	611a      	str	r2, [r3, #16]
 80037dc:	e005      	b.n	80037ea <OSPIM_GetConfig+0x152>
          }
          else
          {
            cfg->IOHighPort = (OCTOSPIM_PCR_IOHEN | (index + 1U));
 80037de:	68fb      	ldr	r3, [r7, #12]
 80037e0:	3301      	adds	r3, #1
 80037e2:	f043 7280 	orr.w	r2, r3, #16777216	@ 0x1000000
 80037e6:	683b      	ldr	r3, [r7, #0]
 80037e8:	611a      	str	r2, [r3, #16]
    for (index = 0U; index < OSPI_IOM_NB_PORTS; index ++)
 80037ea:	68fb      	ldr	r3, [r7, #12]
 80037ec:	3301      	adds	r3, #1
 80037ee:	60fb      	str	r3, [r7, #12]
 80037f0:	68fb      	ldr	r3, [r7, #12]
 80037f2:	2b01      	cmp	r3, #1
 80037f4:	d987      	bls.n	8003706 <OSPIM_GetConfig+0x6e>
      }
    }
  }

  /* Return function status */
  return status;
 80037f6:	7dfb      	ldrb	r3, [r7, #23]
}
 80037f8:	4618      	mov	r0, r3
 80037fa:	371c      	adds	r7, #28
 80037fc:	46bd      	mov	sp, r7
 80037fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003802:	4770      	bx	lr
 8003804:	5200b400 	.word	0x5200b400
 8003808:	04040222 	.word	0x04040222

0800380c <HAL_PWREx_ConfigSupply>:
  *         PWR_SMPS_2V5_SUPPLIES_EXT are used only for lines that supports SMPS
  *         regulator.
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_PWREx_ConfigSupply (uint32_t SupplySource)
{
 800380c:	b580      	push	{r7, lr}
 800380e:	b084      	sub	sp, #16
 8003810:	af00      	add	r7, sp, #0
 8003812:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param (IS_PWR_SUPPLY (SupplySource));

  /* Check if supply source was configured */
#if defined (PWR_FLAG_SCUEN)
  if (__HAL_PWR_GET_FLAG (PWR_FLAG_SCUEN) == 0U)
 8003814:	4b19      	ldr	r3, [pc, #100]	@ (800387c <HAL_PWREx_ConfigSupply+0x70>)
 8003816:	68db      	ldr	r3, [r3, #12]
 8003818:	f003 0304 	and.w	r3, r3, #4
 800381c:	2b04      	cmp	r3, #4
 800381e:	d00a      	beq.n	8003836 <HAL_PWREx_ConfigSupply+0x2a>
#else
  if ((PWR->CR3 & (PWR_CR3_SMPSEN | PWR_CR3_LDOEN | PWR_CR3_BYPASS)) != (PWR_CR3_SMPSEN | PWR_CR3_LDOEN))
#endif /* defined (PWR_FLAG_SCUEN) */
  {
    /* Check supply configuration */
    if ((PWR->CR3 & PWR_SUPPLY_CONFIG_MASK) != SupplySource)
 8003820:	4b16      	ldr	r3, [pc, #88]	@ (800387c <HAL_PWREx_ConfigSupply+0x70>)
 8003822:	68db      	ldr	r3, [r3, #12]
 8003824:	f003 0307 	and.w	r3, r3, #7
 8003828:	687a      	ldr	r2, [r7, #4]
 800382a:	429a      	cmp	r2, r3
 800382c:	d001      	beq.n	8003832 <HAL_PWREx_ConfigSupply+0x26>
    {
      /* Supply configuration update locked, can't apply a new supply config */
      return HAL_ERROR;
 800382e:	2301      	movs	r3, #1
 8003830:	e01f      	b.n	8003872 <HAL_PWREx_ConfigSupply+0x66>
    else
    {
      /* Supply configuration update locked, but new supply configuration
         matches with old supply configuration : nothing to do
      */
      return HAL_OK;
 8003832:	2300      	movs	r3, #0
 8003834:	e01d      	b.n	8003872 <HAL_PWREx_ConfigSupply+0x66>
    }
  }

  /* Set the power supply configuration */
  MODIFY_REG (PWR->CR3, PWR_SUPPLY_CONFIG_MASK, SupplySource);
 8003836:	4b11      	ldr	r3, [pc, #68]	@ (800387c <HAL_PWREx_ConfigSupply+0x70>)
 8003838:	68db      	ldr	r3, [r3, #12]
 800383a:	f023 0207 	bic.w	r2, r3, #7
 800383e:	490f      	ldr	r1, [pc, #60]	@ (800387c <HAL_PWREx_ConfigSupply+0x70>)
 8003840:	687b      	ldr	r3, [r7, #4]
 8003842:	4313      	orrs	r3, r2
 8003844:	60cb      	str	r3, [r1, #12]

  /* Get tick */
  tickstart = HAL_GetTick ();
 8003846:	f7fe f953 	bl	8001af0 <HAL_GetTick>
 800384a:	60f8      	str	r0, [r7, #12]

  /* Wait till voltage level flag is set */
  while (__HAL_PWR_GET_FLAG (PWR_FLAG_ACTVOSRDY) == 0U)
 800384c:	e009      	b.n	8003862 <HAL_PWREx_ConfigSupply+0x56>
  {
    if ((HAL_GetTick () - tickstart) > PWR_FLAG_SETTING_DELAY)
 800384e:	f7fe f94f 	bl	8001af0 <HAL_GetTick>
 8003852:	4602      	mov	r2, r0
 8003854:	68fb      	ldr	r3, [r7, #12]
 8003856:	1ad3      	subs	r3, r2, r3
 8003858:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 800385c:	d901      	bls.n	8003862 <HAL_PWREx_ConfigSupply+0x56>
    {
      return HAL_ERROR;
 800385e:	2301      	movs	r3, #1
 8003860:	e007      	b.n	8003872 <HAL_PWREx_ConfigSupply+0x66>
  while (__HAL_PWR_GET_FLAG (PWR_FLAG_ACTVOSRDY) == 0U)
 8003862:	4b06      	ldr	r3, [pc, #24]	@ (800387c <HAL_PWREx_ConfigSupply+0x70>)
 8003864:	685b      	ldr	r3, [r3, #4]
 8003866:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 800386a:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800386e:	d1ee      	bne.n	800384e <HAL_PWREx_ConfigSupply+0x42>
      }
    }
  }
#endif /* defined (SMPS) */

  return HAL_OK;
 8003870:	2300      	movs	r3, #0
}
 8003872:	4618      	mov	r0, r3
 8003874:	3710      	adds	r7, #16
 8003876:	46bd      	mov	sp, r7
 8003878:	bd80      	pop	{r7, pc}
 800387a:	bf00      	nop
 800387c:	58024800 	.word	0x58024800

08003880 <HAL_RCC_OscConfig>:
  *         supported by this function. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8003880:	b580      	push	{r7, lr}
 8003882:	b08c      	sub	sp, #48	@ 0x30
 8003884:	af00      	add	r7, sp, #0
 8003886:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t temp1_pllckcfg, temp2_pllckcfg;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8003888:	687b      	ldr	r3, [r7, #4]
 800388a:	2b00      	cmp	r3, #0
 800388c:	d102      	bne.n	8003894 <HAL_RCC_OscConfig+0x14>
  {
    return HAL_ERROR;
 800388e:	2301      	movs	r3, #1
 8003890:	f000 bc1f 	b.w	80040d2 <HAL_RCC_OscConfig+0x852>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8003894:	687b      	ldr	r3, [r7, #4]
 8003896:	681b      	ldr	r3, [r3, #0]
 8003898:	f003 0301 	and.w	r3, r3, #1
 800389c:	2b00      	cmp	r3, #0
 800389e:	f000 80b3 	beq.w	8003a08 <HAL_RCC_OscConfig+0x188>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 80038a2:	4b95      	ldr	r3, [pc, #596]	@ (8003af8 <HAL_RCC_OscConfig+0x278>)
 80038a4:	691b      	ldr	r3, [r3, #16]
 80038a6:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 80038aa:	62fb      	str	r3, [r7, #44]	@ 0x2c
    const uint32_t temp_pllckselr = RCC->PLLCKSELR;
 80038ac:	4b92      	ldr	r3, [pc, #584]	@ (8003af8 <HAL_RCC_OscConfig+0x278>)
 80038ae:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80038b0:	62bb      	str	r3, [r7, #40]	@ 0x28
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if ((temp_sysclksrc == RCC_CFGR_SWS_HSE) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_HSE)))
 80038b2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80038b4:	2b10      	cmp	r3, #16
 80038b6:	d007      	beq.n	80038c8 <HAL_RCC_OscConfig+0x48>
 80038b8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80038ba:	2b18      	cmp	r3, #24
 80038bc:	d112      	bne.n	80038e4 <HAL_RCC_OscConfig+0x64>
 80038be:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80038c0:	f003 0303 	and.w	r3, r3, #3
 80038c4:	2b02      	cmp	r3, #2
 80038c6:	d10d      	bne.n	80038e4 <HAL_RCC_OscConfig+0x64>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80038c8:	4b8b      	ldr	r3, [pc, #556]	@ (8003af8 <HAL_RCC_OscConfig+0x278>)
 80038ca:	681b      	ldr	r3, [r3, #0]
 80038cc:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80038d0:	2b00      	cmp	r3, #0
 80038d2:	f000 8098 	beq.w	8003a06 <HAL_RCC_OscConfig+0x186>
 80038d6:	687b      	ldr	r3, [r7, #4]
 80038d8:	685b      	ldr	r3, [r3, #4]
 80038da:	2b00      	cmp	r3, #0
 80038dc:	f040 8093 	bne.w	8003a06 <HAL_RCC_OscConfig+0x186>
      {
        return HAL_ERROR;
 80038e0:	2301      	movs	r3, #1
 80038e2:	e3f6      	b.n	80040d2 <HAL_RCC_OscConfig+0x852>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80038e4:	687b      	ldr	r3, [r7, #4]
 80038e6:	685b      	ldr	r3, [r3, #4]
 80038e8:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80038ec:	d106      	bne.n	80038fc <HAL_RCC_OscConfig+0x7c>
 80038ee:	4b82      	ldr	r3, [pc, #520]	@ (8003af8 <HAL_RCC_OscConfig+0x278>)
 80038f0:	681b      	ldr	r3, [r3, #0]
 80038f2:	4a81      	ldr	r2, [pc, #516]	@ (8003af8 <HAL_RCC_OscConfig+0x278>)
 80038f4:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80038f8:	6013      	str	r3, [r2, #0]
 80038fa:	e058      	b.n	80039ae <HAL_RCC_OscConfig+0x12e>
 80038fc:	687b      	ldr	r3, [r7, #4]
 80038fe:	685b      	ldr	r3, [r3, #4]
 8003900:	2b00      	cmp	r3, #0
 8003902:	d112      	bne.n	800392a <HAL_RCC_OscConfig+0xaa>
 8003904:	4b7c      	ldr	r3, [pc, #496]	@ (8003af8 <HAL_RCC_OscConfig+0x278>)
 8003906:	681b      	ldr	r3, [r3, #0]
 8003908:	4a7b      	ldr	r2, [pc, #492]	@ (8003af8 <HAL_RCC_OscConfig+0x278>)
 800390a:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800390e:	6013      	str	r3, [r2, #0]
 8003910:	4b79      	ldr	r3, [pc, #484]	@ (8003af8 <HAL_RCC_OscConfig+0x278>)
 8003912:	681b      	ldr	r3, [r3, #0]
 8003914:	4a78      	ldr	r2, [pc, #480]	@ (8003af8 <HAL_RCC_OscConfig+0x278>)
 8003916:	f423 1380 	bic.w	r3, r3, #1048576	@ 0x100000
 800391a:	6013      	str	r3, [r2, #0]
 800391c:	4b76      	ldr	r3, [pc, #472]	@ (8003af8 <HAL_RCC_OscConfig+0x278>)
 800391e:	681b      	ldr	r3, [r3, #0]
 8003920:	4a75      	ldr	r2, [pc, #468]	@ (8003af8 <HAL_RCC_OscConfig+0x278>)
 8003922:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8003926:	6013      	str	r3, [r2, #0]
 8003928:	e041      	b.n	80039ae <HAL_RCC_OscConfig+0x12e>
 800392a:	687b      	ldr	r3, [r7, #4]
 800392c:	685b      	ldr	r3, [r3, #4]
 800392e:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8003932:	d112      	bne.n	800395a <HAL_RCC_OscConfig+0xda>
 8003934:	4b70      	ldr	r3, [pc, #448]	@ (8003af8 <HAL_RCC_OscConfig+0x278>)
 8003936:	681b      	ldr	r3, [r3, #0]
 8003938:	4a6f      	ldr	r2, [pc, #444]	@ (8003af8 <HAL_RCC_OscConfig+0x278>)
 800393a:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 800393e:	6013      	str	r3, [r2, #0]
 8003940:	4b6d      	ldr	r3, [pc, #436]	@ (8003af8 <HAL_RCC_OscConfig+0x278>)
 8003942:	681b      	ldr	r3, [r3, #0]
 8003944:	4a6c      	ldr	r2, [pc, #432]	@ (8003af8 <HAL_RCC_OscConfig+0x278>)
 8003946:	f423 1380 	bic.w	r3, r3, #1048576	@ 0x100000
 800394a:	6013      	str	r3, [r2, #0]
 800394c:	4b6a      	ldr	r3, [pc, #424]	@ (8003af8 <HAL_RCC_OscConfig+0x278>)
 800394e:	681b      	ldr	r3, [r3, #0]
 8003950:	4a69      	ldr	r2, [pc, #420]	@ (8003af8 <HAL_RCC_OscConfig+0x278>)
 8003952:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8003956:	6013      	str	r3, [r2, #0]
 8003958:	e029      	b.n	80039ae <HAL_RCC_OscConfig+0x12e>
 800395a:	687b      	ldr	r3, [r7, #4]
 800395c:	685b      	ldr	r3, [r3, #4]
 800395e:	f5b3 1fa8 	cmp.w	r3, #1376256	@ 0x150000
 8003962:	d112      	bne.n	800398a <HAL_RCC_OscConfig+0x10a>
 8003964:	4b64      	ldr	r3, [pc, #400]	@ (8003af8 <HAL_RCC_OscConfig+0x278>)
 8003966:	681b      	ldr	r3, [r3, #0]
 8003968:	4a63      	ldr	r2, [pc, #396]	@ (8003af8 <HAL_RCC_OscConfig+0x278>)
 800396a:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 800396e:	6013      	str	r3, [r2, #0]
 8003970:	4b61      	ldr	r3, [pc, #388]	@ (8003af8 <HAL_RCC_OscConfig+0x278>)
 8003972:	681b      	ldr	r3, [r3, #0]
 8003974:	4a60      	ldr	r2, [pc, #384]	@ (8003af8 <HAL_RCC_OscConfig+0x278>)
 8003976:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800397a:	6013      	str	r3, [r2, #0]
 800397c:	4b5e      	ldr	r3, [pc, #376]	@ (8003af8 <HAL_RCC_OscConfig+0x278>)
 800397e:	681b      	ldr	r3, [r3, #0]
 8003980:	4a5d      	ldr	r2, [pc, #372]	@ (8003af8 <HAL_RCC_OscConfig+0x278>)
 8003982:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8003986:	6013      	str	r3, [r2, #0]
 8003988:	e011      	b.n	80039ae <HAL_RCC_OscConfig+0x12e>
 800398a:	4b5b      	ldr	r3, [pc, #364]	@ (8003af8 <HAL_RCC_OscConfig+0x278>)
 800398c:	681b      	ldr	r3, [r3, #0]
 800398e:	4a5a      	ldr	r2, [pc, #360]	@ (8003af8 <HAL_RCC_OscConfig+0x278>)
 8003990:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8003994:	6013      	str	r3, [r2, #0]
 8003996:	4b58      	ldr	r3, [pc, #352]	@ (8003af8 <HAL_RCC_OscConfig+0x278>)
 8003998:	681b      	ldr	r3, [r3, #0]
 800399a:	4a57      	ldr	r2, [pc, #348]	@ (8003af8 <HAL_RCC_OscConfig+0x278>)
 800399c:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 80039a0:	6013      	str	r3, [r2, #0]
 80039a2:	4b55      	ldr	r3, [pc, #340]	@ (8003af8 <HAL_RCC_OscConfig+0x278>)
 80039a4:	681b      	ldr	r3, [r3, #0]
 80039a6:	4a54      	ldr	r2, [pc, #336]	@ (8003af8 <HAL_RCC_OscConfig+0x278>)
 80039a8:	f423 1380 	bic.w	r3, r3, #1048576	@ 0x100000
 80039ac:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 80039ae:	687b      	ldr	r3, [r7, #4]
 80039b0:	685b      	ldr	r3, [r3, #4]
 80039b2:	2b00      	cmp	r3, #0
 80039b4:	d013      	beq.n	80039de <HAL_RCC_OscConfig+0x15e>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80039b6:	f7fe f89b 	bl	8001af0 <HAL_GetTick>
 80039ba:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 80039bc:	e008      	b.n	80039d0 <HAL_RCC_OscConfig+0x150>
        {
          if ((uint32_t)(HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80039be:	f7fe f897 	bl	8001af0 <HAL_GetTick>
 80039c2:	4602      	mov	r2, r0
 80039c4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80039c6:	1ad3      	subs	r3, r2, r3
 80039c8:	2b64      	cmp	r3, #100	@ 0x64
 80039ca:	d901      	bls.n	80039d0 <HAL_RCC_OscConfig+0x150>
          {
            return HAL_TIMEOUT;
 80039cc:	2303      	movs	r3, #3
 80039ce:	e380      	b.n	80040d2 <HAL_RCC_OscConfig+0x852>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 80039d0:	4b49      	ldr	r3, [pc, #292]	@ (8003af8 <HAL_RCC_OscConfig+0x278>)
 80039d2:	681b      	ldr	r3, [r3, #0]
 80039d4:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80039d8:	2b00      	cmp	r3, #0
 80039da:	d0f0      	beq.n	80039be <HAL_RCC_OscConfig+0x13e>
 80039dc:	e014      	b.n	8003a08 <HAL_RCC_OscConfig+0x188>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80039de:	f7fe f887 	bl	8001af0 <HAL_GetTick>
 80039e2:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U)
 80039e4:	e008      	b.n	80039f8 <HAL_RCC_OscConfig+0x178>
        {
          if ((uint32_t)(HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80039e6:	f7fe f883 	bl	8001af0 <HAL_GetTick>
 80039ea:	4602      	mov	r2, r0
 80039ec:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80039ee:	1ad3      	subs	r3, r2, r3
 80039f0:	2b64      	cmp	r3, #100	@ 0x64
 80039f2:	d901      	bls.n	80039f8 <HAL_RCC_OscConfig+0x178>
          {
            return HAL_TIMEOUT;
 80039f4:	2303      	movs	r3, #3
 80039f6:	e36c      	b.n	80040d2 <HAL_RCC_OscConfig+0x852>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U)
 80039f8:	4b3f      	ldr	r3, [pc, #252]	@ (8003af8 <HAL_RCC_OscConfig+0x278>)
 80039fa:	681b      	ldr	r3, [r3, #0]
 80039fc:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003a00:	2b00      	cmp	r3, #0
 8003a02:	d1f0      	bne.n	80039e6 <HAL_RCC_OscConfig+0x166>
 8003a04:	e000      	b.n	8003a08 <HAL_RCC_OscConfig+0x188>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003a06:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8003a08:	687b      	ldr	r3, [r7, #4]
 8003a0a:	681b      	ldr	r3, [r3, #0]
 8003a0c:	f003 0302 	and.w	r3, r3, #2
 8003a10:	2b00      	cmp	r3, #0
 8003a12:	f000 808c 	beq.w	8003b2e <HAL_RCC_OscConfig+0x2ae>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSICALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* When the HSI is used as system clock it will not be disabled */
    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8003a16:	4b38      	ldr	r3, [pc, #224]	@ (8003af8 <HAL_RCC_OscConfig+0x278>)
 8003a18:	691b      	ldr	r3, [r3, #16]
 8003a1a:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8003a1e:	623b      	str	r3, [r7, #32]
    const uint32_t temp_pllckselr = RCC->PLLCKSELR;
 8003a20:	4b35      	ldr	r3, [pc, #212]	@ (8003af8 <HAL_RCC_OscConfig+0x278>)
 8003a22:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003a24:	61fb      	str	r3, [r7, #28]
    if ((temp_sysclksrc == RCC_CFGR_SWS_HSI) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_HSI)))
 8003a26:	6a3b      	ldr	r3, [r7, #32]
 8003a28:	2b00      	cmp	r3, #0
 8003a2a:	d007      	beq.n	8003a3c <HAL_RCC_OscConfig+0x1bc>
 8003a2c:	6a3b      	ldr	r3, [r7, #32]
 8003a2e:	2b18      	cmp	r3, #24
 8003a30:	d137      	bne.n	8003aa2 <HAL_RCC_OscConfig+0x222>
 8003a32:	69fb      	ldr	r3, [r7, #28]
 8003a34:	f003 0303 	and.w	r3, r3, #3
 8003a38:	2b00      	cmp	r3, #0
 8003a3a:	d132      	bne.n	8003aa2 <HAL_RCC_OscConfig+0x222>
    {
      /* When HSI is used as system clock it will not be disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8003a3c:	4b2e      	ldr	r3, [pc, #184]	@ (8003af8 <HAL_RCC_OscConfig+0x278>)
 8003a3e:	681b      	ldr	r3, [r3, #0]
 8003a40:	f003 0304 	and.w	r3, r3, #4
 8003a44:	2b00      	cmp	r3, #0
 8003a46:	d005      	beq.n	8003a54 <HAL_RCC_OscConfig+0x1d4>
 8003a48:	687b      	ldr	r3, [r7, #4]
 8003a4a:	68db      	ldr	r3, [r3, #12]
 8003a4c:	2b00      	cmp	r3, #0
 8003a4e:	d101      	bne.n	8003a54 <HAL_RCC_OscConfig+0x1d4>
      {
        return HAL_ERROR;
 8003a50:	2301      	movs	r3, #1
 8003a52:	e33e      	b.n	80040d2 <HAL_RCC_OscConfig+0x852>
      }
      /* Otherwise, only HSI division and calibration are allowed */
      else
      {
        /* Enable the Internal High Speed oscillator (HSI, HSIDIV2, HSIDIV4, or HSIDIV8) */
        __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIState);
 8003a54:	4b28      	ldr	r3, [pc, #160]	@ (8003af8 <HAL_RCC_OscConfig+0x278>)
 8003a56:	681b      	ldr	r3, [r3, #0]
 8003a58:	f023 0219 	bic.w	r2, r3, #25
 8003a5c:	687b      	ldr	r3, [r7, #4]
 8003a5e:	68db      	ldr	r3, [r3, #12]
 8003a60:	4925      	ldr	r1, [pc, #148]	@ (8003af8 <HAL_RCC_OscConfig+0x278>)
 8003a62:	4313      	orrs	r3, r2
 8003a64:	600b      	str	r3, [r1, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003a66:	f7fe f843 	bl	8001af0 <HAL_GetTick>
 8003a6a:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8003a6c:	e008      	b.n	8003a80 <HAL_RCC_OscConfig+0x200>
        {
          if ((uint32_t)(HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8003a6e:	f7fe f83f 	bl	8001af0 <HAL_GetTick>
 8003a72:	4602      	mov	r2, r0
 8003a74:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003a76:	1ad3      	subs	r3, r2, r3
 8003a78:	2b02      	cmp	r3, #2
 8003a7a:	d901      	bls.n	8003a80 <HAL_RCC_OscConfig+0x200>
          {
            return HAL_TIMEOUT;
 8003a7c:	2303      	movs	r3, #3
 8003a7e:	e328      	b.n	80040d2 <HAL_RCC_OscConfig+0x852>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8003a80:	4b1d      	ldr	r3, [pc, #116]	@ (8003af8 <HAL_RCC_OscConfig+0x278>)
 8003a82:	681b      	ldr	r3, [r3, #0]
 8003a84:	f003 0304 	and.w	r3, r3, #4
 8003a88:	2b00      	cmp	r3, #0
 8003a8a:	d0f0      	beq.n	8003a6e <HAL_RCC_OscConfig+0x1ee>
          }
        }
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003a8c:	4b1a      	ldr	r3, [pc, #104]	@ (8003af8 <HAL_RCC_OscConfig+0x278>)
 8003a8e:	685b      	ldr	r3, [r3, #4]
 8003a90:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 8003a94:	687b      	ldr	r3, [r7, #4]
 8003a96:	691b      	ldr	r3, [r3, #16]
 8003a98:	061b      	lsls	r3, r3, #24
 8003a9a:	4917      	ldr	r1, [pc, #92]	@ (8003af8 <HAL_RCC_OscConfig+0x278>)
 8003a9c:	4313      	orrs	r3, r2
 8003a9e:	604b      	str	r3, [r1, #4]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8003aa0:	e045      	b.n	8003b2e <HAL_RCC_OscConfig+0x2ae>
    }

    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 8003aa2:	687b      	ldr	r3, [r7, #4]
 8003aa4:	68db      	ldr	r3, [r3, #12]
 8003aa6:	2b00      	cmp	r3, #0
 8003aa8:	d028      	beq.n	8003afc <HAL_RCC_OscConfig+0x27c>
      {
        /* Enable the Internal High Speed oscillator (HSI, HSIDIV2,HSIDIV4, or HSIDIV8) */
        __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIState);
 8003aaa:	4b13      	ldr	r3, [pc, #76]	@ (8003af8 <HAL_RCC_OscConfig+0x278>)
 8003aac:	681b      	ldr	r3, [r3, #0]
 8003aae:	f023 0219 	bic.w	r2, r3, #25
 8003ab2:	687b      	ldr	r3, [r7, #4]
 8003ab4:	68db      	ldr	r3, [r3, #12]
 8003ab6:	4910      	ldr	r1, [pc, #64]	@ (8003af8 <HAL_RCC_OscConfig+0x278>)
 8003ab8:	4313      	orrs	r3, r2
 8003aba:	600b      	str	r3, [r1, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003abc:	f7fe f818 	bl	8001af0 <HAL_GetTick>
 8003ac0:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8003ac2:	e008      	b.n	8003ad6 <HAL_RCC_OscConfig+0x256>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8003ac4:	f7fe f814 	bl	8001af0 <HAL_GetTick>
 8003ac8:	4602      	mov	r2, r0
 8003aca:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003acc:	1ad3      	subs	r3, r2, r3
 8003ace:	2b02      	cmp	r3, #2
 8003ad0:	d901      	bls.n	8003ad6 <HAL_RCC_OscConfig+0x256>
          {
            return HAL_TIMEOUT;
 8003ad2:	2303      	movs	r3, #3
 8003ad4:	e2fd      	b.n	80040d2 <HAL_RCC_OscConfig+0x852>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8003ad6:	4b08      	ldr	r3, [pc, #32]	@ (8003af8 <HAL_RCC_OscConfig+0x278>)
 8003ad8:	681b      	ldr	r3, [r3, #0]
 8003ada:	f003 0304 	and.w	r3, r3, #4
 8003ade:	2b00      	cmp	r3, #0
 8003ae0:	d0f0      	beq.n	8003ac4 <HAL_RCC_OscConfig+0x244>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003ae2:	4b05      	ldr	r3, [pc, #20]	@ (8003af8 <HAL_RCC_OscConfig+0x278>)
 8003ae4:	685b      	ldr	r3, [r3, #4]
 8003ae6:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 8003aea:	687b      	ldr	r3, [r7, #4]
 8003aec:	691b      	ldr	r3, [r3, #16]
 8003aee:	061b      	lsls	r3, r3, #24
 8003af0:	4901      	ldr	r1, [pc, #4]	@ (8003af8 <HAL_RCC_OscConfig+0x278>)
 8003af2:	4313      	orrs	r3, r2
 8003af4:	604b      	str	r3, [r1, #4]
 8003af6:	e01a      	b.n	8003b2e <HAL_RCC_OscConfig+0x2ae>
 8003af8:	58024400 	.word	0x58024400
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8003afc:	4b97      	ldr	r3, [pc, #604]	@ (8003d5c <HAL_RCC_OscConfig+0x4dc>)
 8003afe:	681b      	ldr	r3, [r3, #0]
 8003b00:	4a96      	ldr	r2, [pc, #600]	@ (8003d5c <HAL_RCC_OscConfig+0x4dc>)
 8003b02:	f023 0301 	bic.w	r3, r3, #1
 8003b06:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003b08:	f7fd fff2 	bl	8001af0 <HAL_GetTick>
 8003b0c:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
 8003b0e:	e008      	b.n	8003b22 <HAL_RCC_OscConfig+0x2a2>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8003b10:	f7fd ffee 	bl	8001af0 <HAL_GetTick>
 8003b14:	4602      	mov	r2, r0
 8003b16:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003b18:	1ad3      	subs	r3, r2, r3
 8003b1a:	2b02      	cmp	r3, #2
 8003b1c:	d901      	bls.n	8003b22 <HAL_RCC_OscConfig+0x2a2>
          {
            return HAL_TIMEOUT;
 8003b1e:	2303      	movs	r3, #3
 8003b20:	e2d7      	b.n	80040d2 <HAL_RCC_OscConfig+0x852>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
 8003b22:	4b8e      	ldr	r3, [pc, #568]	@ (8003d5c <HAL_RCC_OscConfig+0x4dc>)
 8003b24:	681b      	ldr	r3, [r3, #0]
 8003b26:	f003 0304 	and.w	r3, r3, #4
 8003b2a:	2b00      	cmp	r3, #0
 8003b2c:	d1f0      	bne.n	8003b10 <HAL_RCC_OscConfig+0x290>
        }
      }
    }
  }
  /*----------------------------- CSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_CSI) == RCC_OSCILLATORTYPE_CSI)
 8003b2e:	687b      	ldr	r3, [r7, #4]
 8003b30:	681b      	ldr	r3, [r3, #0]
 8003b32:	f003 0310 	and.w	r3, r3, #16
 8003b36:	2b00      	cmp	r3, #0
 8003b38:	d06a      	beq.n	8003c10 <HAL_RCC_OscConfig+0x390>
    /* Check the parameters */
    assert_param(IS_RCC_CSI(RCC_OscInitStruct->CSIState));
    assert_param(IS_RCC_CSICALIBRATION_VALUE(RCC_OscInitStruct->CSICalibrationValue));

    /* When the CSI is used as system clock it will not disabled */
    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8003b3a:	4b88      	ldr	r3, [pc, #544]	@ (8003d5c <HAL_RCC_OscConfig+0x4dc>)
 8003b3c:	691b      	ldr	r3, [r3, #16]
 8003b3e:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8003b42:	61bb      	str	r3, [r7, #24]
    const uint32_t temp_pllckselr = RCC->PLLCKSELR;
 8003b44:	4b85      	ldr	r3, [pc, #532]	@ (8003d5c <HAL_RCC_OscConfig+0x4dc>)
 8003b46:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003b48:	617b      	str	r3, [r7, #20]
    if ((temp_sysclksrc == RCC_CFGR_SWS_CSI) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_CSI)))
 8003b4a:	69bb      	ldr	r3, [r7, #24]
 8003b4c:	2b08      	cmp	r3, #8
 8003b4e:	d007      	beq.n	8003b60 <HAL_RCC_OscConfig+0x2e0>
 8003b50:	69bb      	ldr	r3, [r7, #24]
 8003b52:	2b18      	cmp	r3, #24
 8003b54:	d11b      	bne.n	8003b8e <HAL_RCC_OscConfig+0x30e>
 8003b56:	697b      	ldr	r3, [r7, #20]
 8003b58:	f003 0303 	and.w	r3, r3, #3
 8003b5c:	2b01      	cmp	r3, #1
 8003b5e:	d116      	bne.n	8003b8e <HAL_RCC_OscConfig+0x30e>
    {
      /* When CSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 8003b60:	4b7e      	ldr	r3, [pc, #504]	@ (8003d5c <HAL_RCC_OscConfig+0x4dc>)
 8003b62:	681b      	ldr	r3, [r3, #0]
 8003b64:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003b68:	2b00      	cmp	r3, #0
 8003b6a:	d005      	beq.n	8003b78 <HAL_RCC_OscConfig+0x2f8>
 8003b6c:	687b      	ldr	r3, [r7, #4]
 8003b6e:	69db      	ldr	r3, [r3, #28]
 8003b70:	2b80      	cmp	r3, #128	@ 0x80
 8003b72:	d001      	beq.n	8003b78 <HAL_RCC_OscConfig+0x2f8>
      {
        return HAL_ERROR;
 8003b74:	2301      	movs	r3, #1
 8003b76:	e2ac      	b.n	80040d2 <HAL_RCC_OscConfig+0x852>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (CSI) calibration value.*/
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 8003b78:	4b78      	ldr	r3, [pc, #480]	@ (8003d5c <HAL_RCC_OscConfig+0x4dc>)
 8003b7a:	68db      	ldr	r3, [r3, #12]
 8003b7c:	f023 527c 	bic.w	r2, r3, #1056964608	@ 0x3f000000
 8003b80:	687b      	ldr	r3, [r7, #4]
 8003b82:	6a1b      	ldr	r3, [r3, #32]
 8003b84:	061b      	lsls	r3, r3, #24
 8003b86:	4975      	ldr	r1, [pc, #468]	@ (8003d5c <HAL_RCC_OscConfig+0x4dc>)
 8003b88:	4313      	orrs	r3, r2
 8003b8a:	60cb      	str	r3, [r1, #12]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 8003b8c:	e040      	b.n	8003c10 <HAL_RCC_OscConfig+0x390>
      }
    }
    else
    {
      /* Check the CSI State */
      if ((RCC_OscInitStruct->CSIState) != RCC_CSI_OFF)
 8003b8e:	687b      	ldr	r3, [r7, #4]
 8003b90:	69db      	ldr	r3, [r3, #28]
 8003b92:	2b00      	cmp	r3, #0
 8003b94:	d023      	beq.n	8003bde <HAL_RCC_OscConfig+0x35e>
      {
        /* Enable the Internal High Speed oscillator (CSI). */
        __HAL_RCC_CSI_ENABLE();
 8003b96:	4b71      	ldr	r3, [pc, #452]	@ (8003d5c <HAL_RCC_OscConfig+0x4dc>)
 8003b98:	681b      	ldr	r3, [r3, #0]
 8003b9a:	4a70      	ldr	r2, [pc, #448]	@ (8003d5c <HAL_RCC_OscConfig+0x4dc>)
 8003b9c:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8003ba0:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003ba2:	f7fd ffa5 	bl	8001af0 <HAL_GetTick>
 8003ba6:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till CSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == 0U)
 8003ba8:	e008      	b.n	8003bbc <HAL_RCC_OscConfig+0x33c>
        {
          if ((HAL_GetTick() - tickstart) > CSI_TIMEOUT_VALUE)
 8003baa:	f7fd ffa1 	bl	8001af0 <HAL_GetTick>
 8003bae:	4602      	mov	r2, r0
 8003bb0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003bb2:	1ad3      	subs	r3, r2, r3
 8003bb4:	2b02      	cmp	r3, #2
 8003bb6:	d901      	bls.n	8003bbc <HAL_RCC_OscConfig+0x33c>
          {
            return HAL_TIMEOUT;
 8003bb8:	2303      	movs	r3, #3
 8003bba:	e28a      	b.n	80040d2 <HAL_RCC_OscConfig+0x852>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == 0U)
 8003bbc:	4b67      	ldr	r3, [pc, #412]	@ (8003d5c <HAL_RCC_OscConfig+0x4dc>)
 8003bbe:	681b      	ldr	r3, [r3, #0]
 8003bc0:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003bc4:	2b00      	cmp	r3, #0
 8003bc6:	d0f0      	beq.n	8003baa <HAL_RCC_OscConfig+0x32a>
          }
        }

        /* Adjusts the Internal High Speed oscillator (CSI) calibration value.*/
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 8003bc8:	4b64      	ldr	r3, [pc, #400]	@ (8003d5c <HAL_RCC_OscConfig+0x4dc>)
 8003bca:	68db      	ldr	r3, [r3, #12]
 8003bcc:	f023 527c 	bic.w	r2, r3, #1056964608	@ 0x3f000000
 8003bd0:	687b      	ldr	r3, [r7, #4]
 8003bd2:	6a1b      	ldr	r3, [r3, #32]
 8003bd4:	061b      	lsls	r3, r3, #24
 8003bd6:	4961      	ldr	r1, [pc, #388]	@ (8003d5c <HAL_RCC_OscConfig+0x4dc>)
 8003bd8:	4313      	orrs	r3, r2
 8003bda:	60cb      	str	r3, [r1, #12]
 8003bdc:	e018      	b.n	8003c10 <HAL_RCC_OscConfig+0x390>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (CSI). */
        __HAL_RCC_CSI_DISABLE();
 8003bde:	4b5f      	ldr	r3, [pc, #380]	@ (8003d5c <HAL_RCC_OscConfig+0x4dc>)
 8003be0:	681b      	ldr	r3, [r3, #0]
 8003be2:	4a5e      	ldr	r2, [pc, #376]	@ (8003d5c <HAL_RCC_OscConfig+0x4dc>)
 8003be4:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8003be8:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003bea:	f7fd ff81 	bl	8001af0 <HAL_GetTick>
 8003bee:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till CSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U)
 8003bf0:	e008      	b.n	8003c04 <HAL_RCC_OscConfig+0x384>
        {
          if ((HAL_GetTick() - tickstart) > CSI_TIMEOUT_VALUE)
 8003bf2:	f7fd ff7d 	bl	8001af0 <HAL_GetTick>
 8003bf6:	4602      	mov	r2, r0
 8003bf8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003bfa:	1ad3      	subs	r3, r2, r3
 8003bfc:	2b02      	cmp	r3, #2
 8003bfe:	d901      	bls.n	8003c04 <HAL_RCC_OscConfig+0x384>
          {
            return HAL_TIMEOUT;
 8003c00:	2303      	movs	r3, #3
 8003c02:	e266      	b.n	80040d2 <HAL_RCC_OscConfig+0x852>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U)
 8003c04:	4b55      	ldr	r3, [pc, #340]	@ (8003d5c <HAL_RCC_OscConfig+0x4dc>)
 8003c06:	681b      	ldr	r3, [r3, #0]
 8003c08:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003c0c:	2b00      	cmp	r3, #0
 8003c0e:	d1f0      	bne.n	8003bf2 <HAL_RCC_OscConfig+0x372>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8003c10:	687b      	ldr	r3, [r7, #4]
 8003c12:	681b      	ldr	r3, [r3, #0]
 8003c14:	f003 0308 	and.w	r3, r3, #8
 8003c18:	2b00      	cmp	r3, #0
 8003c1a:	d036      	beq.n	8003c8a <HAL_RCC_OscConfig+0x40a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 8003c1c:	687b      	ldr	r3, [r7, #4]
 8003c1e:	695b      	ldr	r3, [r3, #20]
 8003c20:	2b00      	cmp	r3, #0
 8003c22:	d019      	beq.n	8003c58 <HAL_RCC_OscConfig+0x3d8>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8003c24:	4b4d      	ldr	r3, [pc, #308]	@ (8003d5c <HAL_RCC_OscConfig+0x4dc>)
 8003c26:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8003c28:	4a4c      	ldr	r2, [pc, #304]	@ (8003d5c <HAL_RCC_OscConfig+0x4dc>)
 8003c2a:	f043 0301 	orr.w	r3, r3, #1
 8003c2e:	6753      	str	r3, [r2, #116]	@ 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003c30:	f7fd ff5e 	bl	8001af0 <HAL_GetTick>
 8003c34:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 8003c36:	e008      	b.n	8003c4a <HAL_RCC_OscConfig+0x3ca>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8003c38:	f7fd ff5a 	bl	8001af0 <HAL_GetTick>
 8003c3c:	4602      	mov	r2, r0
 8003c3e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003c40:	1ad3      	subs	r3, r2, r3
 8003c42:	2b02      	cmp	r3, #2
 8003c44:	d901      	bls.n	8003c4a <HAL_RCC_OscConfig+0x3ca>
        {
          return HAL_TIMEOUT;
 8003c46:	2303      	movs	r3, #3
 8003c48:	e243      	b.n	80040d2 <HAL_RCC_OscConfig+0x852>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 8003c4a:	4b44      	ldr	r3, [pc, #272]	@ (8003d5c <HAL_RCC_OscConfig+0x4dc>)
 8003c4c:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8003c4e:	f003 0302 	and.w	r3, r3, #2
 8003c52:	2b00      	cmp	r3, #0
 8003c54:	d0f0      	beq.n	8003c38 <HAL_RCC_OscConfig+0x3b8>
 8003c56:	e018      	b.n	8003c8a <HAL_RCC_OscConfig+0x40a>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8003c58:	4b40      	ldr	r3, [pc, #256]	@ (8003d5c <HAL_RCC_OscConfig+0x4dc>)
 8003c5a:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8003c5c:	4a3f      	ldr	r2, [pc, #252]	@ (8003d5c <HAL_RCC_OscConfig+0x4dc>)
 8003c5e:	f023 0301 	bic.w	r3, r3, #1
 8003c62:	6753      	str	r3, [r2, #116]	@ 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003c64:	f7fd ff44 	bl	8001af0 <HAL_GetTick>
 8003c68:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 8003c6a:	e008      	b.n	8003c7e <HAL_RCC_OscConfig+0x3fe>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8003c6c:	f7fd ff40 	bl	8001af0 <HAL_GetTick>
 8003c70:	4602      	mov	r2, r0
 8003c72:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003c74:	1ad3      	subs	r3, r2, r3
 8003c76:	2b02      	cmp	r3, #2
 8003c78:	d901      	bls.n	8003c7e <HAL_RCC_OscConfig+0x3fe>
        {
          return HAL_TIMEOUT;
 8003c7a:	2303      	movs	r3, #3
 8003c7c:	e229      	b.n	80040d2 <HAL_RCC_OscConfig+0x852>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 8003c7e:	4b37      	ldr	r3, [pc, #220]	@ (8003d5c <HAL_RCC_OscConfig+0x4dc>)
 8003c80:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8003c82:	f003 0302 	and.w	r3, r3, #2
 8003c86:	2b00      	cmp	r3, #0
 8003c88:	d1f0      	bne.n	8003c6c <HAL_RCC_OscConfig+0x3ec>
      }
    }
  }

  /*------------------------------ HSI48 Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 8003c8a:	687b      	ldr	r3, [r7, #4]
 8003c8c:	681b      	ldr	r3, [r3, #0]
 8003c8e:	f003 0320 	and.w	r3, r3, #32
 8003c92:	2b00      	cmp	r3, #0
 8003c94:	d036      	beq.n	8003d04 <HAL_RCC_OscConfig+0x484>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the HSI48 State */
    if ((RCC_OscInitStruct->HSI48State) != RCC_HSI48_OFF)
 8003c96:	687b      	ldr	r3, [r7, #4]
 8003c98:	699b      	ldr	r3, [r3, #24]
 8003c9a:	2b00      	cmp	r3, #0
 8003c9c:	d019      	beq.n	8003cd2 <HAL_RCC_OscConfig+0x452>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 8003c9e:	4b2f      	ldr	r3, [pc, #188]	@ (8003d5c <HAL_RCC_OscConfig+0x4dc>)
 8003ca0:	681b      	ldr	r3, [r3, #0]
 8003ca2:	4a2e      	ldr	r2, [pc, #184]	@ (8003d5c <HAL_RCC_OscConfig+0x4dc>)
 8003ca4:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 8003ca8:	6013      	str	r3, [r2, #0]

      /* Get time-out */
      tickstart = HAL_GetTick();
 8003caa:	f7fd ff21 	bl	8001af0 <HAL_GetTick>
 8003cae:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till HSI48 is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == 0U)
 8003cb0:	e008      	b.n	8003cc4 <HAL_RCC_OscConfig+0x444>
      {
        if ((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8003cb2:	f7fd ff1d 	bl	8001af0 <HAL_GetTick>
 8003cb6:	4602      	mov	r2, r0
 8003cb8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003cba:	1ad3      	subs	r3, r2, r3
 8003cbc:	2b02      	cmp	r3, #2
 8003cbe:	d901      	bls.n	8003cc4 <HAL_RCC_OscConfig+0x444>
        {
          return HAL_TIMEOUT;
 8003cc0:	2303      	movs	r3, #3
 8003cc2:	e206      	b.n	80040d2 <HAL_RCC_OscConfig+0x852>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == 0U)
 8003cc4:	4b25      	ldr	r3, [pc, #148]	@ (8003d5c <HAL_RCC_OscConfig+0x4dc>)
 8003cc6:	681b      	ldr	r3, [r3, #0]
 8003cc8:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8003ccc:	2b00      	cmp	r3, #0
 8003cce:	d0f0      	beq.n	8003cb2 <HAL_RCC_OscConfig+0x432>
 8003cd0:	e018      	b.n	8003d04 <HAL_RCC_OscConfig+0x484>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 8003cd2:	4b22      	ldr	r3, [pc, #136]	@ (8003d5c <HAL_RCC_OscConfig+0x4dc>)
 8003cd4:	681b      	ldr	r3, [r3, #0]
 8003cd6:	4a21      	ldr	r2, [pc, #132]	@ (8003d5c <HAL_RCC_OscConfig+0x4dc>)
 8003cd8:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8003cdc:	6013      	str	r3, [r2, #0]

      /* Get time-out */
      tickstart = HAL_GetTick();
 8003cde:	f7fd ff07 	bl	8001af0 <HAL_GetTick>
 8003ce2:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till HSI48 is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != 0U)
 8003ce4:	e008      	b.n	8003cf8 <HAL_RCC_OscConfig+0x478>
      {
        if ((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8003ce6:	f7fd ff03 	bl	8001af0 <HAL_GetTick>
 8003cea:	4602      	mov	r2, r0
 8003cec:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003cee:	1ad3      	subs	r3, r2, r3
 8003cf0:	2b02      	cmp	r3, #2
 8003cf2:	d901      	bls.n	8003cf8 <HAL_RCC_OscConfig+0x478>
        {
          return HAL_TIMEOUT;
 8003cf4:	2303      	movs	r3, #3
 8003cf6:	e1ec      	b.n	80040d2 <HAL_RCC_OscConfig+0x852>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != 0U)
 8003cf8:	4b18      	ldr	r3, [pc, #96]	@ (8003d5c <HAL_RCC_OscConfig+0x4dc>)
 8003cfa:	681b      	ldr	r3, [r3, #0]
 8003cfc:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8003d00:	2b00      	cmp	r3, #0
 8003d02:	d1f0      	bne.n	8003ce6 <HAL_RCC_OscConfig+0x466>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8003d04:	687b      	ldr	r3, [r7, #4]
 8003d06:	681b      	ldr	r3, [r3, #0]
 8003d08:	f003 0304 	and.w	r3, r3, #4
 8003d0c:	2b00      	cmp	r3, #0
 8003d0e:	f000 80af 	beq.w	8003e70 <HAL_RCC_OscConfig+0x5f0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Enable write access to Backup domain */
    PWR->CR1 |= PWR_CR1_DBP;
 8003d12:	4b13      	ldr	r3, [pc, #76]	@ (8003d60 <HAL_RCC_OscConfig+0x4e0>)
 8003d14:	681b      	ldr	r3, [r3, #0]
 8003d16:	4a12      	ldr	r2, [pc, #72]	@ (8003d60 <HAL_RCC_OscConfig+0x4e0>)
 8003d18:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8003d1c:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 8003d1e:	f7fd fee7 	bl	8001af0 <HAL_GetTick>
 8003d22:	6278      	str	r0, [r7, #36]	@ 0x24

    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8003d24:	e008      	b.n	8003d38 <HAL_RCC_OscConfig+0x4b8>
    {
      if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8003d26:	f7fd fee3 	bl	8001af0 <HAL_GetTick>
 8003d2a:	4602      	mov	r2, r0
 8003d2c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003d2e:	1ad3      	subs	r3, r2, r3
 8003d30:	2b64      	cmp	r3, #100	@ 0x64
 8003d32:	d901      	bls.n	8003d38 <HAL_RCC_OscConfig+0x4b8>
      {
        return HAL_TIMEOUT;
 8003d34:	2303      	movs	r3, #3
 8003d36:	e1cc      	b.n	80040d2 <HAL_RCC_OscConfig+0x852>
    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8003d38:	4b09      	ldr	r3, [pc, #36]	@ (8003d60 <HAL_RCC_OscConfig+0x4e0>)
 8003d3a:	681b      	ldr	r3, [r3, #0]
 8003d3c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003d40:	2b00      	cmp	r3, #0
 8003d42:	d0f0      	beq.n	8003d26 <HAL_RCC_OscConfig+0x4a6>
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8003d44:	687b      	ldr	r3, [r7, #4]
 8003d46:	689b      	ldr	r3, [r3, #8]
 8003d48:	2b01      	cmp	r3, #1
 8003d4a:	d10b      	bne.n	8003d64 <HAL_RCC_OscConfig+0x4e4>
 8003d4c:	4b03      	ldr	r3, [pc, #12]	@ (8003d5c <HAL_RCC_OscConfig+0x4dc>)
 8003d4e:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003d50:	4a02      	ldr	r2, [pc, #8]	@ (8003d5c <HAL_RCC_OscConfig+0x4dc>)
 8003d52:	f043 0301 	orr.w	r3, r3, #1
 8003d56:	6713      	str	r3, [r2, #112]	@ 0x70
 8003d58:	e05b      	b.n	8003e12 <HAL_RCC_OscConfig+0x592>
 8003d5a:	bf00      	nop
 8003d5c:	58024400 	.word	0x58024400
 8003d60:	58024800 	.word	0x58024800
 8003d64:	687b      	ldr	r3, [r7, #4]
 8003d66:	689b      	ldr	r3, [r3, #8]
 8003d68:	2b00      	cmp	r3, #0
 8003d6a:	d112      	bne.n	8003d92 <HAL_RCC_OscConfig+0x512>
 8003d6c:	4b9d      	ldr	r3, [pc, #628]	@ (8003fe4 <HAL_RCC_OscConfig+0x764>)
 8003d6e:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003d70:	4a9c      	ldr	r2, [pc, #624]	@ (8003fe4 <HAL_RCC_OscConfig+0x764>)
 8003d72:	f023 0301 	bic.w	r3, r3, #1
 8003d76:	6713      	str	r3, [r2, #112]	@ 0x70
 8003d78:	4b9a      	ldr	r3, [pc, #616]	@ (8003fe4 <HAL_RCC_OscConfig+0x764>)
 8003d7a:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003d7c:	4a99      	ldr	r2, [pc, #612]	@ (8003fe4 <HAL_RCC_OscConfig+0x764>)
 8003d7e:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8003d82:	6713      	str	r3, [r2, #112]	@ 0x70
 8003d84:	4b97      	ldr	r3, [pc, #604]	@ (8003fe4 <HAL_RCC_OscConfig+0x764>)
 8003d86:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003d88:	4a96      	ldr	r2, [pc, #600]	@ (8003fe4 <HAL_RCC_OscConfig+0x764>)
 8003d8a:	f023 0304 	bic.w	r3, r3, #4
 8003d8e:	6713      	str	r3, [r2, #112]	@ 0x70
 8003d90:	e03f      	b.n	8003e12 <HAL_RCC_OscConfig+0x592>
 8003d92:	687b      	ldr	r3, [r7, #4]
 8003d94:	689b      	ldr	r3, [r3, #8]
 8003d96:	2b05      	cmp	r3, #5
 8003d98:	d112      	bne.n	8003dc0 <HAL_RCC_OscConfig+0x540>
 8003d9a:	4b92      	ldr	r3, [pc, #584]	@ (8003fe4 <HAL_RCC_OscConfig+0x764>)
 8003d9c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003d9e:	4a91      	ldr	r2, [pc, #580]	@ (8003fe4 <HAL_RCC_OscConfig+0x764>)
 8003da0:	f043 0304 	orr.w	r3, r3, #4
 8003da4:	6713      	str	r3, [r2, #112]	@ 0x70
 8003da6:	4b8f      	ldr	r3, [pc, #572]	@ (8003fe4 <HAL_RCC_OscConfig+0x764>)
 8003da8:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003daa:	4a8e      	ldr	r2, [pc, #568]	@ (8003fe4 <HAL_RCC_OscConfig+0x764>)
 8003dac:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8003db0:	6713      	str	r3, [r2, #112]	@ 0x70
 8003db2:	4b8c      	ldr	r3, [pc, #560]	@ (8003fe4 <HAL_RCC_OscConfig+0x764>)
 8003db4:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003db6:	4a8b      	ldr	r2, [pc, #556]	@ (8003fe4 <HAL_RCC_OscConfig+0x764>)
 8003db8:	f043 0301 	orr.w	r3, r3, #1
 8003dbc:	6713      	str	r3, [r2, #112]	@ 0x70
 8003dbe:	e028      	b.n	8003e12 <HAL_RCC_OscConfig+0x592>
 8003dc0:	687b      	ldr	r3, [r7, #4]
 8003dc2:	689b      	ldr	r3, [r3, #8]
 8003dc4:	2b85      	cmp	r3, #133	@ 0x85
 8003dc6:	d112      	bne.n	8003dee <HAL_RCC_OscConfig+0x56e>
 8003dc8:	4b86      	ldr	r3, [pc, #536]	@ (8003fe4 <HAL_RCC_OscConfig+0x764>)
 8003dca:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003dcc:	4a85      	ldr	r2, [pc, #532]	@ (8003fe4 <HAL_RCC_OscConfig+0x764>)
 8003dce:	f043 0304 	orr.w	r3, r3, #4
 8003dd2:	6713      	str	r3, [r2, #112]	@ 0x70
 8003dd4:	4b83      	ldr	r3, [pc, #524]	@ (8003fe4 <HAL_RCC_OscConfig+0x764>)
 8003dd6:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003dd8:	4a82      	ldr	r2, [pc, #520]	@ (8003fe4 <HAL_RCC_OscConfig+0x764>)
 8003dda:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8003dde:	6713      	str	r3, [r2, #112]	@ 0x70
 8003de0:	4b80      	ldr	r3, [pc, #512]	@ (8003fe4 <HAL_RCC_OscConfig+0x764>)
 8003de2:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003de4:	4a7f      	ldr	r2, [pc, #508]	@ (8003fe4 <HAL_RCC_OscConfig+0x764>)
 8003de6:	f043 0301 	orr.w	r3, r3, #1
 8003dea:	6713      	str	r3, [r2, #112]	@ 0x70
 8003dec:	e011      	b.n	8003e12 <HAL_RCC_OscConfig+0x592>
 8003dee:	4b7d      	ldr	r3, [pc, #500]	@ (8003fe4 <HAL_RCC_OscConfig+0x764>)
 8003df0:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003df2:	4a7c      	ldr	r2, [pc, #496]	@ (8003fe4 <HAL_RCC_OscConfig+0x764>)
 8003df4:	f023 0301 	bic.w	r3, r3, #1
 8003df8:	6713      	str	r3, [r2, #112]	@ 0x70
 8003dfa:	4b7a      	ldr	r3, [pc, #488]	@ (8003fe4 <HAL_RCC_OscConfig+0x764>)
 8003dfc:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003dfe:	4a79      	ldr	r2, [pc, #484]	@ (8003fe4 <HAL_RCC_OscConfig+0x764>)
 8003e00:	f023 0304 	bic.w	r3, r3, #4
 8003e04:	6713      	str	r3, [r2, #112]	@ 0x70
 8003e06:	4b77      	ldr	r3, [pc, #476]	@ (8003fe4 <HAL_RCC_OscConfig+0x764>)
 8003e08:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003e0a:	4a76      	ldr	r2, [pc, #472]	@ (8003fe4 <HAL_RCC_OscConfig+0x764>)
 8003e0c:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8003e10:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8003e12:	687b      	ldr	r3, [r7, #4]
 8003e14:	689b      	ldr	r3, [r3, #8]
 8003e16:	2b00      	cmp	r3, #0
 8003e18:	d015      	beq.n	8003e46 <HAL_RCC_OscConfig+0x5c6>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003e1a:	f7fd fe69 	bl	8001af0 <HAL_GetTick>
 8003e1e:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8003e20:	e00a      	b.n	8003e38 <HAL_RCC_OscConfig+0x5b8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003e22:	f7fd fe65 	bl	8001af0 <HAL_GetTick>
 8003e26:	4602      	mov	r2, r0
 8003e28:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003e2a:	1ad3      	subs	r3, r2, r3
 8003e2c:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003e30:	4293      	cmp	r3, r2
 8003e32:	d901      	bls.n	8003e38 <HAL_RCC_OscConfig+0x5b8>
        {
          return HAL_TIMEOUT;
 8003e34:	2303      	movs	r3, #3
 8003e36:	e14c      	b.n	80040d2 <HAL_RCC_OscConfig+0x852>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8003e38:	4b6a      	ldr	r3, [pc, #424]	@ (8003fe4 <HAL_RCC_OscConfig+0x764>)
 8003e3a:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003e3c:	f003 0302 	and.w	r3, r3, #2
 8003e40:	2b00      	cmp	r3, #0
 8003e42:	d0ee      	beq.n	8003e22 <HAL_RCC_OscConfig+0x5a2>
 8003e44:	e014      	b.n	8003e70 <HAL_RCC_OscConfig+0x5f0>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003e46:	f7fd fe53 	bl	8001af0 <HAL_GetTick>
 8003e4a:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
 8003e4c:	e00a      	b.n	8003e64 <HAL_RCC_OscConfig+0x5e4>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003e4e:	f7fd fe4f 	bl	8001af0 <HAL_GetTick>
 8003e52:	4602      	mov	r2, r0
 8003e54:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003e56:	1ad3      	subs	r3, r2, r3
 8003e58:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003e5c:	4293      	cmp	r3, r2
 8003e5e:	d901      	bls.n	8003e64 <HAL_RCC_OscConfig+0x5e4>
        {
          return HAL_TIMEOUT;
 8003e60:	2303      	movs	r3, #3
 8003e62:	e136      	b.n	80040d2 <HAL_RCC_OscConfig+0x852>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
 8003e64:	4b5f      	ldr	r3, [pc, #380]	@ (8003fe4 <HAL_RCC_OscConfig+0x764>)
 8003e66:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003e68:	f003 0302 	and.w	r3, r3, #2
 8003e6c:	2b00      	cmp	r3, #0
 8003e6e:	d1ee      	bne.n	8003e4e <HAL_RCC_OscConfig+0x5ce>
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8003e70:	687b      	ldr	r3, [r7, #4]
 8003e72:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003e74:	2b00      	cmp	r3, #0
 8003e76:	f000 812b 	beq.w	80040d0 <HAL_RCC_OscConfig+0x850>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL1)
 8003e7a:	4b5a      	ldr	r3, [pc, #360]	@ (8003fe4 <HAL_RCC_OscConfig+0x764>)
 8003e7c:	691b      	ldr	r3, [r3, #16]
 8003e7e:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8003e82:	2b18      	cmp	r3, #24
 8003e84:	f000 80bb 	beq.w	8003ffe <HAL_RCC_OscConfig+0x77e>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8003e88:	687b      	ldr	r3, [r7, #4]
 8003e8a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003e8c:	2b02      	cmp	r3, #2
 8003e8e:	f040 8095 	bne.w	8003fbc <HAL_RCC_OscConfig+0x73c>
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));
        assert_param(IS_RCC_PLLFRACN_VALUE(RCC_OscInitStruct->PLL.PLLFRACN));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003e92:	4b54      	ldr	r3, [pc, #336]	@ (8003fe4 <HAL_RCC_OscConfig+0x764>)
 8003e94:	681b      	ldr	r3, [r3, #0]
 8003e96:	4a53      	ldr	r2, [pc, #332]	@ (8003fe4 <HAL_RCC_OscConfig+0x764>)
 8003e98:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8003e9c:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003e9e:	f7fd fe27 	bl	8001af0 <HAL_GetTick>
 8003ea2:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 8003ea4:	e008      	b.n	8003eb8 <HAL_RCC_OscConfig+0x638>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003ea6:	f7fd fe23 	bl	8001af0 <HAL_GetTick>
 8003eaa:	4602      	mov	r2, r0
 8003eac:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003eae:	1ad3      	subs	r3, r2, r3
 8003eb0:	2b02      	cmp	r3, #2
 8003eb2:	d901      	bls.n	8003eb8 <HAL_RCC_OscConfig+0x638>
          {
            return HAL_TIMEOUT;
 8003eb4:	2303      	movs	r3, #3
 8003eb6:	e10c      	b.n	80040d2 <HAL_RCC_OscConfig+0x852>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 8003eb8:	4b4a      	ldr	r3, [pc, #296]	@ (8003fe4 <HAL_RCC_OscConfig+0x764>)
 8003eba:	681b      	ldr	r3, [r3, #0]
 8003ebc:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003ec0:	2b00      	cmp	r3, #0
 8003ec2:	d1f0      	bne.n	8003ea6 <HAL_RCC_OscConfig+0x626>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8003ec4:	4b47      	ldr	r3, [pc, #284]	@ (8003fe4 <HAL_RCC_OscConfig+0x764>)
 8003ec6:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8003ec8:	4b47      	ldr	r3, [pc, #284]	@ (8003fe8 <HAL_RCC_OscConfig+0x768>)
 8003eca:	4013      	ands	r3, r2
 8003ecc:	687a      	ldr	r2, [r7, #4]
 8003ece:	6a91      	ldr	r1, [r2, #40]	@ 0x28
 8003ed0:	687a      	ldr	r2, [r7, #4]
 8003ed2:	6ad2      	ldr	r2, [r2, #44]	@ 0x2c
 8003ed4:	0112      	lsls	r2, r2, #4
 8003ed6:	430a      	orrs	r2, r1
 8003ed8:	4942      	ldr	r1, [pc, #264]	@ (8003fe4 <HAL_RCC_OscConfig+0x764>)
 8003eda:	4313      	orrs	r3, r2
 8003edc:	628b      	str	r3, [r1, #40]	@ 0x28
 8003ede:	687b      	ldr	r3, [r7, #4]
 8003ee0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003ee2:	3b01      	subs	r3, #1
 8003ee4:	f3c3 0208 	ubfx	r2, r3, #0, #9
 8003ee8:	687b      	ldr	r3, [r7, #4]
 8003eea:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8003eec:	3b01      	subs	r3, #1
 8003eee:	025b      	lsls	r3, r3, #9
 8003ef0:	b29b      	uxth	r3, r3
 8003ef2:	431a      	orrs	r2, r3
 8003ef4:	687b      	ldr	r3, [r7, #4]
 8003ef6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003ef8:	3b01      	subs	r3, #1
 8003efa:	041b      	lsls	r3, r3, #16
 8003efc:	f403 03fe 	and.w	r3, r3, #8323072	@ 0x7f0000
 8003f00:	431a      	orrs	r2, r3
 8003f02:	687b      	ldr	r3, [r7, #4]
 8003f04:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003f06:	3b01      	subs	r3, #1
 8003f08:	061b      	lsls	r3, r3, #24
 8003f0a:	f003 43fe 	and.w	r3, r3, #2130706432	@ 0x7f000000
 8003f0e:	4935      	ldr	r1, [pc, #212]	@ (8003fe4 <HAL_RCC_OscConfig+0x764>)
 8003f10:	4313      	orrs	r3, r2
 8003f12:	630b      	str	r3, [r1, #48]	@ 0x30
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ,
                             RCC_OscInitStruct->PLL.PLLR);

        /* Disable PLLFRACN . */
        __HAL_RCC_PLLFRACN_DISABLE();
 8003f14:	4b33      	ldr	r3, [pc, #204]	@ (8003fe4 <HAL_RCC_OscConfig+0x764>)
 8003f16:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003f18:	4a32      	ldr	r2, [pc, #200]	@ (8003fe4 <HAL_RCC_OscConfig+0x764>)
 8003f1a:	f023 0301 	bic.w	r3, r3, #1
 8003f1e:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Configure PLL PLL1FRACN */
        __HAL_RCC_PLLFRACN_CONFIG(RCC_OscInitStruct->PLL.PLLFRACN);
 8003f20:	4b30      	ldr	r3, [pc, #192]	@ (8003fe4 <HAL_RCC_OscConfig+0x764>)
 8003f22:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8003f24:	4b31      	ldr	r3, [pc, #196]	@ (8003fec <HAL_RCC_OscConfig+0x76c>)
 8003f26:	4013      	ands	r3, r2
 8003f28:	687a      	ldr	r2, [r7, #4]
 8003f2a:	6c92      	ldr	r2, [r2, #72]	@ 0x48
 8003f2c:	00d2      	lsls	r2, r2, #3
 8003f2e:	492d      	ldr	r1, [pc, #180]	@ (8003fe4 <HAL_RCC_OscConfig+0x764>)
 8003f30:	4313      	orrs	r3, r2
 8003f32:	634b      	str	r3, [r1, #52]	@ 0x34

        /* Select PLL1 input reference frequency range: VCI */
        __HAL_RCC_PLL_VCIRANGE(RCC_OscInitStruct->PLL.PLLRGE) ;
 8003f34:	4b2b      	ldr	r3, [pc, #172]	@ (8003fe4 <HAL_RCC_OscConfig+0x764>)
 8003f36:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003f38:	f023 020c 	bic.w	r2, r3, #12
 8003f3c:	687b      	ldr	r3, [r7, #4]
 8003f3e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003f40:	4928      	ldr	r1, [pc, #160]	@ (8003fe4 <HAL_RCC_OscConfig+0x764>)
 8003f42:	4313      	orrs	r3, r2
 8003f44:	62cb      	str	r3, [r1, #44]	@ 0x2c

        /* Select PLL1 output frequency range : VCO */
        __HAL_RCC_PLL_VCORANGE(RCC_OscInitStruct->PLL.PLLVCOSEL) ;
 8003f46:	4b27      	ldr	r3, [pc, #156]	@ (8003fe4 <HAL_RCC_OscConfig+0x764>)
 8003f48:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003f4a:	f023 0202 	bic.w	r2, r3, #2
 8003f4e:	687b      	ldr	r3, [r7, #4]
 8003f50:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003f52:	4924      	ldr	r1, [pc, #144]	@ (8003fe4 <HAL_RCC_OscConfig+0x764>)
 8003f54:	4313      	orrs	r3, r2
 8003f56:	62cb      	str	r3, [r1, #44]	@ 0x2c

        /* Enable PLL System Clock output. */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVP);
 8003f58:	4b22      	ldr	r3, [pc, #136]	@ (8003fe4 <HAL_RCC_OscConfig+0x764>)
 8003f5a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003f5c:	4a21      	ldr	r2, [pc, #132]	@ (8003fe4 <HAL_RCC_OscConfig+0x764>)
 8003f5e:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8003f62:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Enable PLL1Q Clock output. */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8003f64:	4b1f      	ldr	r3, [pc, #124]	@ (8003fe4 <HAL_RCC_OscConfig+0x764>)
 8003f66:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003f68:	4a1e      	ldr	r2, [pc, #120]	@ (8003fe4 <HAL_RCC_OscConfig+0x764>)
 8003f6a:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8003f6e:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Enable PLL1R  Clock output. */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVR);
 8003f70:	4b1c      	ldr	r3, [pc, #112]	@ (8003fe4 <HAL_RCC_OscConfig+0x764>)
 8003f72:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003f74:	4a1b      	ldr	r2, [pc, #108]	@ (8003fe4 <HAL_RCC_OscConfig+0x764>)
 8003f76:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8003f7a:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Enable PLL1FRACN . */
        __HAL_RCC_PLLFRACN_ENABLE();
 8003f7c:	4b19      	ldr	r3, [pc, #100]	@ (8003fe4 <HAL_RCC_OscConfig+0x764>)
 8003f7e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003f80:	4a18      	ldr	r2, [pc, #96]	@ (8003fe4 <HAL_RCC_OscConfig+0x764>)
 8003f82:	f043 0301 	orr.w	r3, r3, #1
 8003f86:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8003f88:	4b16      	ldr	r3, [pc, #88]	@ (8003fe4 <HAL_RCC_OscConfig+0x764>)
 8003f8a:	681b      	ldr	r3, [r3, #0]
 8003f8c:	4a15      	ldr	r2, [pc, #84]	@ (8003fe4 <HAL_RCC_OscConfig+0x764>)
 8003f8e:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8003f92:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003f94:	f7fd fdac 	bl	8001af0 <HAL_GetTick>
 8003f98:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 8003f9a:	e008      	b.n	8003fae <HAL_RCC_OscConfig+0x72e>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003f9c:	f7fd fda8 	bl	8001af0 <HAL_GetTick>
 8003fa0:	4602      	mov	r2, r0
 8003fa2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003fa4:	1ad3      	subs	r3, r2, r3
 8003fa6:	2b02      	cmp	r3, #2
 8003fa8:	d901      	bls.n	8003fae <HAL_RCC_OscConfig+0x72e>
          {
            return HAL_TIMEOUT;
 8003faa:	2303      	movs	r3, #3
 8003fac:	e091      	b.n	80040d2 <HAL_RCC_OscConfig+0x852>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 8003fae:	4b0d      	ldr	r3, [pc, #52]	@ (8003fe4 <HAL_RCC_OscConfig+0x764>)
 8003fb0:	681b      	ldr	r3, [r3, #0]
 8003fb2:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003fb6:	2b00      	cmp	r3, #0
 8003fb8:	d0f0      	beq.n	8003f9c <HAL_RCC_OscConfig+0x71c>
 8003fba:	e089      	b.n	80040d0 <HAL_RCC_OscConfig+0x850>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003fbc:	4b09      	ldr	r3, [pc, #36]	@ (8003fe4 <HAL_RCC_OscConfig+0x764>)
 8003fbe:	681b      	ldr	r3, [r3, #0]
 8003fc0:	4a08      	ldr	r2, [pc, #32]	@ (8003fe4 <HAL_RCC_OscConfig+0x764>)
 8003fc2:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8003fc6:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003fc8:	f7fd fd92 	bl	8001af0 <HAL_GetTick>
 8003fcc:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 8003fce:	e00f      	b.n	8003ff0 <HAL_RCC_OscConfig+0x770>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003fd0:	f7fd fd8e 	bl	8001af0 <HAL_GetTick>
 8003fd4:	4602      	mov	r2, r0
 8003fd6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003fd8:	1ad3      	subs	r3, r2, r3
 8003fda:	2b02      	cmp	r3, #2
 8003fdc:	d908      	bls.n	8003ff0 <HAL_RCC_OscConfig+0x770>
          {
            return HAL_TIMEOUT;
 8003fde:	2303      	movs	r3, #3
 8003fe0:	e077      	b.n	80040d2 <HAL_RCC_OscConfig+0x852>
 8003fe2:	bf00      	nop
 8003fe4:	58024400 	.word	0x58024400
 8003fe8:	fffffc0c 	.word	0xfffffc0c
 8003fec:	ffff0007 	.word	0xffff0007
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 8003ff0:	4b3a      	ldr	r3, [pc, #232]	@ (80040dc <HAL_RCC_OscConfig+0x85c>)
 8003ff2:	681b      	ldr	r3, [r3, #0]
 8003ff4:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003ff8:	2b00      	cmp	r3, #0
 8003ffa:	d1e9      	bne.n	8003fd0 <HAL_RCC_OscConfig+0x750>
 8003ffc:	e068      	b.n	80040d0 <HAL_RCC_OscConfig+0x850>
      }
    }
    else
    {
      /* Do not return HAL_ERROR if request repeats the current configuration */
      temp1_pllckcfg = RCC->PLLCKSELR;
 8003ffe:	4b37      	ldr	r3, [pc, #220]	@ (80040dc <HAL_RCC_OscConfig+0x85c>)
 8004000:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004002:	613b      	str	r3, [r7, #16]
      temp2_pllckcfg = RCC->PLL1DIVR;
 8004004:	4b35      	ldr	r3, [pc, #212]	@ (80040dc <HAL_RCC_OscConfig+0x85c>)
 8004006:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004008:	60fb      	str	r3, [r7, #12]
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 800400a:	687b      	ldr	r3, [r7, #4]
 800400c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800400e:	2b01      	cmp	r3, #1
 8004010:	d031      	beq.n	8004076 <HAL_RCC_OscConfig+0x7f6>
          (READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8004012:	693b      	ldr	r3, [r7, #16]
 8004014:	f003 0203 	and.w	r2, r3, #3
 8004018:	687b      	ldr	r3, [r7, #4]
 800401a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 800401c:	429a      	cmp	r2, r3
 800401e:	d12a      	bne.n	8004076 <HAL_RCC_OscConfig+0x7f6>
          ((READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_DIVM1) >> RCC_PLLCKSELR_DIVM1_Pos) != RCC_OscInitStruct->PLL.PLLM) ||
 8004020:	693b      	ldr	r3, [r7, #16]
 8004022:	091b      	lsrs	r3, r3, #4
 8004024:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 8004028:	687b      	ldr	r3, [r7, #4]
 800402a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
          (READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800402c:	429a      	cmp	r2, r3
 800402e:	d122      	bne.n	8004076 <HAL_RCC_OscConfig+0x7f6>
          (READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_N1) != (RCC_OscInitStruct->PLL.PLLN - 1U)) ||
 8004030:	68fb      	ldr	r3, [r7, #12]
 8004032:	f3c3 0208 	ubfx	r2, r3, #0, #9
 8004036:	687b      	ldr	r3, [r7, #4]
 8004038:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800403a:	3b01      	subs	r3, #1
          ((READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_DIVM1) >> RCC_PLLCKSELR_DIVM1_Pos) != RCC_OscInitStruct->PLL.PLLM) ||
 800403c:	429a      	cmp	r2, r3
 800403e:	d11a      	bne.n	8004076 <HAL_RCC_OscConfig+0x7f6>
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_P1) >> RCC_PLL1DIVR_P1_Pos) != (RCC_OscInitStruct->PLL.PLLP - 1U)) ||
 8004040:	68fb      	ldr	r3, [r7, #12]
 8004042:	0a5b      	lsrs	r3, r3, #9
 8004044:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 8004048:	687b      	ldr	r3, [r7, #4]
 800404a:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800404c:	3b01      	subs	r3, #1
          (READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_N1) != (RCC_OscInitStruct->PLL.PLLN - 1U)) ||
 800404e:	429a      	cmp	r2, r3
 8004050:	d111      	bne.n	8004076 <HAL_RCC_OscConfig+0x7f6>
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_Q1) >> RCC_PLL1DIVR_Q1_Pos) != (RCC_OscInitStruct->PLL.PLLQ - 1U)) ||
 8004052:	68fb      	ldr	r3, [r7, #12]
 8004054:	0c1b      	lsrs	r3, r3, #16
 8004056:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 800405a:	687b      	ldr	r3, [r7, #4]
 800405c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800405e:	3b01      	subs	r3, #1
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_P1) >> RCC_PLL1DIVR_P1_Pos) != (RCC_OscInitStruct->PLL.PLLP - 1U)) ||
 8004060:	429a      	cmp	r2, r3
 8004062:	d108      	bne.n	8004076 <HAL_RCC_OscConfig+0x7f6>
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_R1) >> RCC_PLL1DIVR_R1_Pos) != (RCC_OscInitStruct->PLL.PLLR - 1U)))
 8004064:	68fb      	ldr	r3, [r7, #12]
 8004066:	0e1b      	lsrs	r3, r3, #24
 8004068:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 800406c:	687b      	ldr	r3, [r7, #4]
 800406e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004070:	3b01      	subs	r3, #1
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_Q1) >> RCC_PLL1DIVR_Q1_Pos) != (RCC_OscInitStruct->PLL.PLLQ - 1U)) ||
 8004072:	429a      	cmp	r2, r3
 8004074:	d001      	beq.n	800407a <HAL_RCC_OscConfig+0x7fa>
      {
        return HAL_ERROR;
 8004076:	2301      	movs	r3, #1
 8004078:	e02b      	b.n	80040d2 <HAL_RCC_OscConfig+0x852>
      }
      else
      {
        /* Check if only fractional part needs to be updated  */
        temp1_pllckcfg = ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN1) >> RCC_PLL1FRACR_FRACN1_Pos);
 800407a:	4b18      	ldr	r3, [pc, #96]	@ (80040dc <HAL_RCC_OscConfig+0x85c>)
 800407c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800407e:	08db      	lsrs	r3, r3, #3
 8004080:	f3c3 030c 	ubfx	r3, r3, #0, #13
 8004084:	613b      	str	r3, [r7, #16]
        if (RCC_OscInitStruct->PLL.PLLFRACN != temp1_pllckcfg)
 8004086:	687b      	ldr	r3, [r7, #4]
 8004088:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800408a:	693a      	ldr	r2, [r7, #16]
 800408c:	429a      	cmp	r2, r3
 800408e:	d01f      	beq.n	80040d0 <HAL_RCC_OscConfig+0x850>
        {
          assert_param(IS_RCC_PLLFRACN_VALUE(RCC_OscInitStruct->PLL.PLLFRACN));
          /* Disable PLL1FRACEN */
          __HAL_RCC_PLLFRACN_DISABLE();
 8004090:	4b12      	ldr	r3, [pc, #72]	@ (80040dc <HAL_RCC_OscConfig+0x85c>)
 8004092:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004094:	4a11      	ldr	r2, [pc, #68]	@ (80040dc <HAL_RCC_OscConfig+0x85c>)
 8004096:	f023 0301 	bic.w	r3, r3, #1
 800409a:	62d3      	str	r3, [r2, #44]	@ 0x2c
          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 800409c:	f7fd fd28 	bl	8001af0 <HAL_GetTick>
 80040a0:	6278      	str	r0, [r7, #36]	@ 0x24
          /* Wait at least 2 CK_REF (PLL input source divided by M) period to make sure next latched value will be taken into account. */
          while ((HAL_GetTick() - tickstart) < PLL_FRAC_TIMEOUT_VALUE)
 80040a2:	bf00      	nop
 80040a4:	f7fd fd24 	bl	8001af0 <HAL_GetTick>
 80040a8:	4602      	mov	r2, r0
 80040aa:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80040ac:	4293      	cmp	r3, r2
 80040ae:	d0f9      	beq.n	80040a4 <HAL_RCC_OscConfig+0x824>
          {
          }
          /* Configure PLL1 PLL1FRACN */
          __HAL_RCC_PLLFRACN_CONFIG(RCC_OscInitStruct->PLL.PLLFRACN);
 80040b0:	4b0a      	ldr	r3, [pc, #40]	@ (80040dc <HAL_RCC_OscConfig+0x85c>)
 80040b2:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 80040b4:	4b0a      	ldr	r3, [pc, #40]	@ (80040e0 <HAL_RCC_OscConfig+0x860>)
 80040b6:	4013      	ands	r3, r2
 80040b8:	687a      	ldr	r2, [r7, #4]
 80040ba:	6c92      	ldr	r2, [r2, #72]	@ 0x48
 80040bc:	00d2      	lsls	r2, r2, #3
 80040be:	4907      	ldr	r1, [pc, #28]	@ (80040dc <HAL_RCC_OscConfig+0x85c>)
 80040c0:	4313      	orrs	r3, r2
 80040c2:	634b      	str	r3, [r1, #52]	@ 0x34
          /* Enable PLL1FRACEN to latch new value. */
          __HAL_RCC_PLLFRACN_ENABLE();
 80040c4:	4b05      	ldr	r3, [pc, #20]	@ (80040dc <HAL_RCC_OscConfig+0x85c>)
 80040c6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80040c8:	4a04      	ldr	r2, [pc, #16]	@ (80040dc <HAL_RCC_OscConfig+0x85c>)
 80040ca:	f043 0301 	orr.w	r3, r3, #1
 80040ce:	62d3      	str	r3, [r2, #44]	@ 0x2c
        }
      }
    }
  }
  return HAL_OK;
 80040d0:	2300      	movs	r3, #0
}
 80040d2:	4618      	mov	r0, r3
 80040d4:	3730      	adds	r7, #48	@ 0x30
 80040d6:	46bd      	mov	sp, r7
 80040d8:	bd80      	pop	{r7, pc}
 80040da:	bf00      	nop
 80040dc:	58024400 	.word	0x58024400
 80040e0:	ffff0007 	.word	0xffff0007

080040e4 <HAL_RCC_ClockConfig>:
  *         D1CPRE[3:0] bits to ensure that  Domain1 core clock not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80040e4:	b580      	push	{r7, lr}
 80040e6:	b086      	sub	sp, #24
 80040e8:	af00      	add	r7, sp, #0
 80040ea:	6078      	str	r0, [r7, #4]
 80040ec:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef halstatus;
  uint32_t tickstart;
  uint32_t common_system_clock;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 80040ee:	687b      	ldr	r3, [r7, #4]
 80040f0:	2b00      	cmp	r3, #0
 80040f2:	d101      	bne.n	80040f8 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 80040f4:	2301      	movs	r3, #1
 80040f6:	e19c      	b.n	8004432 <HAL_RCC_ClockConfig+0x34e>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 80040f8:	4b8a      	ldr	r3, [pc, #552]	@ (8004324 <HAL_RCC_ClockConfig+0x240>)
 80040fa:	681b      	ldr	r3, [r3, #0]
 80040fc:	f003 030f 	and.w	r3, r3, #15
 8004100:	683a      	ldr	r2, [r7, #0]
 8004102:	429a      	cmp	r2, r3
 8004104:	d910      	bls.n	8004128 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8004106:	4b87      	ldr	r3, [pc, #540]	@ (8004324 <HAL_RCC_ClockConfig+0x240>)
 8004108:	681b      	ldr	r3, [r3, #0]
 800410a:	f023 020f 	bic.w	r2, r3, #15
 800410e:	4985      	ldr	r1, [pc, #532]	@ (8004324 <HAL_RCC_ClockConfig+0x240>)
 8004110:	683b      	ldr	r3, [r7, #0]
 8004112:	4313      	orrs	r3, r2
 8004114:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8004116:	4b83      	ldr	r3, [pc, #524]	@ (8004324 <HAL_RCC_ClockConfig+0x240>)
 8004118:	681b      	ldr	r3, [r3, #0]
 800411a:	f003 030f 	and.w	r3, r3, #15
 800411e:	683a      	ldr	r2, [r7, #0]
 8004120:	429a      	cmp	r2, r3
 8004122:	d001      	beq.n	8004128 <HAL_RCC_ClockConfig+0x44>
    {
      return HAL_ERROR;
 8004124:	2301      	movs	r3, #1
 8004126:	e184      	b.n	8004432 <HAL_RCC_ClockConfig+0x34e>

  }

  /* Increasing the BUS frequency divider */
  /*-------------------------- D1PCLK1/CDPCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D1PCLK1) == RCC_CLOCKTYPE_D1PCLK1)
 8004128:	687b      	ldr	r3, [r7, #4]
 800412a:	681b      	ldr	r3, [r3, #0]
 800412c:	f003 0304 	and.w	r3, r3, #4
 8004130:	2b00      	cmp	r3, #0
 8004132:	d010      	beq.n	8004156 <HAL_RCC_ClockConfig+0x72>
    {
      assert_param(IS_RCC_D1PCLK1(RCC_ClkInitStruct->APB3CLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1PPRE, RCC_ClkInitStruct->APB3CLKDivider);
    }
#else
    if ((RCC_ClkInitStruct->APB3CLKDivider) > (RCC->CDCFGR1 & RCC_CDCFGR1_CDPPRE))
 8004134:	687b      	ldr	r3, [r7, #4]
 8004136:	691a      	ldr	r2, [r3, #16]
 8004138:	4b7b      	ldr	r3, [pc, #492]	@ (8004328 <HAL_RCC_ClockConfig+0x244>)
 800413a:	699b      	ldr	r3, [r3, #24]
 800413c:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8004140:	429a      	cmp	r2, r3
 8004142:	d908      	bls.n	8004156 <HAL_RCC_ClockConfig+0x72>
    {
      assert_param(IS_RCC_CDPCLK1(RCC_ClkInitStruct->APB3CLKDivider));
      MODIFY_REG(RCC->CDCFGR1, RCC_CDCFGR1_CDPPRE, RCC_ClkInitStruct->APB3CLKDivider);
 8004144:	4b78      	ldr	r3, [pc, #480]	@ (8004328 <HAL_RCC_ClockConfig+0x244>)
 8004146:	699b      	ldr	r3, [r3, #24]
 8004148:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 800414c:	687b      	ldr	r3, [r7, #4]
 800414e:	691b      	ldr	r3, [r3, #16]
 8004150:	4975      	ldr	r1, [pc, #468]	@ (8004328 <HAL_RCC_ClockConfig+0x244>)
 8004152:	4313      	orrs	r3, r2
 8004154:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8004156:	687b      	ldr	r3, [r7, #4]
 8004158:	681b      	ldr	r3, [r3, #0]
 800415a:	f003 0308 	and.w	r3, r3, #8
 800415e:	2b00      	cmp	r3, #0
 8004160:	d010      	beq.n	8004184 <HAL_RCC_ClockConfig+0xa0>
    {
      assert_param(IS_RCC_PCLK1(RCC_ClkInitStruct->APB1CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
    }
#else
    if ((RCC_ClkInitStruct->APB1CLKDivider) > (RCC->CDCFGR2 & RCC_CDCFGR2_CDPPRE1))
 8004162:	687b      	ldr	r3, [r7, #4]
 8004164:	695a      	ldr	r2, [r3, #20]
 8004166:	4b70      	ldr	r3, [pc, #448]	@ (8004328 <HAL_RCC_ClockConfig+0x244>)
 8004168:	69db      	ldr	r3, [r3, #28]
 800416a:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 800416e:	429a      	cmp	r2, r3
 8004170:	d908      	bls.n	8004184 <HAL_RCC_ClockConfig+0xa0>
    {
      assert_param(IS_RCC_PCLK1(RCC_ClkInitStruct->APB1CLKDivider));
      MODIFY_REG(RCC->CDCFGR2, RCC_CDCFGR2_CDPPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
 8004172:	4b6d      	ldr	r3, [pc, #436]	@ (8004328 <HAL_RCC_ClockConfig+0x244>)
 8004174:	69db      	ldr	r3, [r3, #28]
 8004176:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 800417a:	687b      	ldr	r3, [r7, #4]
 800417c:	695b      	ldr	r3, [r3, #20]
 800417e:	496a      	ldr	r1, [pc, #424]	@ (8004328 <HAL_RCC_ClockConfig+0x244>)
 8004180:	4313      	orrs	r3, r2
 8004182:	61cb      	str	r3, [r1, #28]
    }
#endif
  }
  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8004184:	687b      	ldr	r3, [r7, #4]
 8004186:	681b      	ldr	r3, [r3, #0]
 8004188:	f003 0310 	and.w	r3, r3, #16
 800418c:	2b00      	cmp	r3, #0
 800418e:	d010      	beq.n	80041b2 <HAL_RCC_ClockConfig+0xce>
    {
      assert_param(IS_RCC_PCLK2(RCC_ClkInitStruct->APB2CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE2, (RCC_ClkInitStruct->APB2CLKDivider));
    }
#else
    if ((RCC_ClkInitStruct->APB2CLKDivider) > (RCC->CDCFGR2 & RCC_CDCFGR2_CDPPRE2))
 8004190:	687b      	ldr	r3, [r7, #4]
 8004192:	699a      	ldr	r2, [r3, #24]
 8004194:	4b64      	ldr	r3, [pc, #400]	@ (8004328 <HAL_RCC_ClockConfig+0x244>)
 8004196:	69db      	ldr	r3, [r3, #28]
 8004198:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 800419c:	429a      	cmp	r2, r3
 800419e:	d908      	bls.n	80041b2 <HAL_RCC_ClockConfig+0xce>
    {
      assert_param(IS_RCC_PCLK2(RCC_ClkInitStruct->APB2CLKDivider));
      MODIFY_REG(RCC->CDCFGR2, RCC_CDCFGR2_CDPPRE2, (RCC_ClkInitStruct->APB2CLKDivider));
 80041a0:	4b61      	ldr	r3, [pc, #388]	@ (8004328 <HAL_RCC_ClockConfig+0x244>)
 80041a2:	69db      	ldr	r3, [r3, #28]
 80041a4:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 80041a8:	687b      	ldr	r3, [r7, #4]
 80041aa:	699b      	ldr	r3, [r3, #24]
 80041ac:	495e      	ldr	r1, [pc, #376]	@ (8004328 <HAL_RCC_ClockConfig+0x244>)
 80041ae:	4313      	orrs	r3, r2
 80041b0:	61cb      	str	r3, [r1, #28]
    }
#endif
  }

  /*-------------------------- D3PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D3PCLK1) == RCC_CLOCKTYPE_D3PCLK1)
 80041b2:	687b      	ldr	r3, [r7, #4]
 80041b4:	681b      	ldr	r3, [r3, #0]
 80041b6:	f003 0320 	and.w	r3, r3, #32
 80041ba:	2b00      	cmp	r3, #0
 80041bc:	d010      	beq.n	80041e0 <HAL_RCC_ClockConfig+0xfc>
    {
      assert_param(IS_RCC_D3PCLK1(RCC_ClkInitStruct->APB4CLKDivider));
      MODIFY_REG(RCC->D3CFGR, RCC_D3CFGR_D3PPRE, (RCC_ClkInitStruct->APB4CLKDivider));
    }
#else
    if ((RCC_ClkInitStruct->APB4CLKDivider) > (RCC->SRDCFGR & RCC_SRDCFGR_SRDPPRE))
 80041be:	687b      	ldr	r3, [r7, #4]
 80041c0:	69da      	ldr	r2, [r3, #28]
 80041c2:	4b59      	ldr	r3, [pc, #356]	@ (8004328 <HAL_RCC_ClockConfig+0x244>)
 80041c4:	6a1b      	ldr	r3, [r3, #32]
 80041c6:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 80041ca:	429a      	cmp	r2, r3
 80041cc:	d908      	bls.n	80041e0 <HAL_RCC_ClockConfig+0xfc>
    {
      assert_param(IS_RCC_D3PCLK1(RCC_ClkInitStruct->APB4CLKDivider));
      MODIFY_REG(RCC->SRDCFGR, RCC_SRDCFGR_SRDPPRE, (RCC_ClkInitStruct->APB4CLKDivider));
 80041ce:	4b56      	ldr	r3, [pc, #344]	@ (8004328 <HAL_RCC_ClockConfig+0x244>)
 80041d0:	6a1b      	ldr	r3, [r3, #32]
 80041d2:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 80041d6:	687b      	ldr	r3, [r7, #4]
 80041d8:	69db      	ldr	r3, [r3, #28]
 80041da:	4953      	ldr	r1, [pc, #332]	@ (8004328 <HAL_RCC_ClockConfig+0x244>)
 80041dc:	4313      	orrs	r3, r2
 80041de:	620b      	str	r3, [r1, #32]
    }
#endif
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80041e0:	687b      	ldr	r3, [r7, #4]
 80041e2:	681b      	ldr	r3, [r3, #0]
 80041e4:	f003 0302 	and.w	r3, r3, #2
 80041e8:	2b00      	cmp	r3, #0
 80041ea:	d010      	beq.n	800420e <HAL_RCC_ClockConfig+0x12a>
      /* Set the new HCLK clock divider */
      assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
    }
#else
    if ((RCC_ClkInitStruct->AHBCLKDivider) > (RCC->CDCFGR1 & RCC_CDCFGR1_HPRE))
 80041ec:	687b      	ldr	r3, [r7, #4]
 80041ee:	68da      	ldr	r2, [r3, #12]
 80041f0:	4b4d      	ldr	r3, [pc, #308]	@ (8004328 <HAL_RCC_ClockConfig+0x244>)
 80041f2:	699b      	ldr	r3, [r3, #24]
 80041f4:	f003 030f 	and.w	r3, r3, #15
 80041f8:	429a      	cmp	r2, r3
 80041fa:	d908      	bls.n	800420e <HAL_RCC_ClockConfig+0x12a>
    {
      /* Set the new HCLK clock divider */
      assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
      MODIFY_REG(RCC->CDCFGR1, RCC_CDCFGR1_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80041fc:	4b4a      	ldr	r3, [pc, #296]	@ (8004328 <HAL_RCC_ClockConfig+0x244>)
 80041fe:	699b      	ldr	r3, [r3, #24]
 8004200:	f023 020f 	bic.w	r2, r3, #15
 8004204:	687b      	ldr	r3, [r7, #4]
 8004206:	68db      	ldr	r3, [r3, #12]
 8004208:	4947      	ldr	r1, [pc, #284]	@ (8004328 <HAL_RCC_ClockConfig+0x244>)
 800420a:	4313      	orrs	r3, r2
 800420c:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /*------------------------- SYSCLK Configuration -------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800420e:	687b      	ldr	r3, [r7, #4]
 8004210:	681b      	ldr	r3, [r3, #0]
 8004212:	f003 0301 	and.w	r3, r3, #1
 8004216:	2b00      	cmp	r3, #0
 8004218:	d055      	beq.n	80042c6 <HAL_RCC_ClockConfig+0x1e2>
    assert_param(IS_RCC_SYSCLK(RCC_ClkInitStruct->SYSCLKDivider));
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));
#if defined(RCC_D1CFGR_D1CPRE)
    MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1CPRE, RCC_ClkInitStruct->SYSCLKDivider);
#else
    MODIFY_REG(RCC->CDCFGR1, RCC_CDCFGR1_CDCPRE, RCC_ClkInitStruct->SYSCLKDivider);
 800421a:	4b43      	ldr	r3, [pc, #268]	@ (8004328 <HAL_RCC_ClockConfig+0x244>)
 800421c:	699b      	ldr	r3, [r3, #24]
 800421e:	f423 6270 	bic.w	r2, r3, #3840	@ 0xf00
 8004222:	687b      	ldr	r3, [r7, #4]
 8004224:	689b      	ldr	r3, [r3, #8]
 8004226:	4940      	ldr	r1, [pc, #256]	@ (8004328 <HAL_RCC_ClockConfig+0x244>)
 8004228:	4313      	orrs	r3, r2
 800422a:	618b      	str	r3, [r1, #24]
#endif
    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800422c:	687b      	ldr	r3, [r7, #4]
 800422e:	685b      	ldr	r3, [r3, #4]
 8004230:	2b02      	cmp	r3, #2
 8004232:	d107      	bne.n	8004244 <HAL_RCC_ClockConfig+0x160>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 8004234:	4b3c      	ldr	r3, [pc, #240]	@ (8004328 <HAL_RCC_ClockConfig+0x244>)
 8004236:	681b      	ldr	r3, [r3, #0]
 8004238:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800423c:	2b00      	cmp	r3, #0
 800423e:	d121      	bne.n	8004284 <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
 8004240:	2301      	movs	r3, #1
 8004242:	e0f6      	b.n	8004432 <HAL_RCC_ClockConfig+0x34e>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8004244:	687b      	ldr	r3, [r7, #4]
 8004246:	685b      	ldr	r3, [r3, #4]
 8004248:	2b03      	cmp	r3, #3
 800424a:	d107      	bne.n	800425c <HAL_RCC_ClockConfig+0x178>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 800424c:	4b36      	ldr	r3, [pc, #216]	@ (8004328 <HAL_RCC_ClockConfig+0x244>)
 800424e:	681b      	ldr	r3, [r3, #0]
 8004250:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8004254:	2b00      	cmp	r3, #0
 8004256:	d115      	bne.n	8004284 <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
 8004258:	2301      	movs	r3, #1
 800425a:	e0ea      	b.n	8004432 <HAL_RCC_ClockConfig+0x34e>
      }
    }
    /* CSI is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_CSI)
 800425c:	687b      	ldr	r3, [r7, #4]
 800425e:	685b      	ldr	r3, [r3, #4]
 8004260:	2b01      	cmp	r3, #1
 8004262:	d107      	bne.n	8004274 <HAL_RCC_ClockConfig+0x190>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == 0U)
 8004264:	4b30      	ldr	r3, [pc, #192]	@ (8004328 <HAL_RCC_ClockConfig+0x244>)
 8004266:	681b      	ldr	r3, [r3, #0]
 8004268:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800426c:	2b00      	cmp	r3, #0
 800426e:	d109      	bne.n	8004284 <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
 8004270:	2301      	movs	r3, #1
 8004272:	e0de      	b.n	8004432 <HAL_RCC_ClockConfig+0x34e>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8004274:	4b2c      	ldr	r3, [pc, #176]	@ (8004328 <HAL_RCC_ClockConfig+0x244>)
 8004276:	681b      	ldr	r3, [r3, #0]
 8004278:	f003 0304 	and.w	r3, r3, #4
 800427c:	2b00      	cmp	r3, #0
 800427e:	d101      	bne.n	8004284 <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
 8004280:	2301      	movs	r3, #1
 8004282:	e0d6      	b.n	8004432 <HAL_RCC_ClockConfig+0x34e>
      }
    }
    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 8004284:	4b28      	ldr	r3, [pc, #160]	@ (8004328 <HAL_RCC_ClockConfig+0x244>)
 8004286:	691b      	ldr	r3, [r3, #16]
 8004288:	f023 0207 	bic.w	r2, r3, #7
 800428c:	687b      	ldr	r3, [r7, #4]
 800428e:	685b      	ldr	r3, [r3, #4]
 8004290:	4925      	ldr	r1, [pc, #148]	@ (8004328 <HAL_RCC_ClockConfig+0x244>)
 8004292:	4313      	orrs	r3, r2
 8004294:	610b      	str	r3, [r1, #16]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8004296:	f7fd fc2b 	bl	8001af0 <HAL_GetTick>
 800429a:	6178      	str	r0, [r7, #20]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800429c:	e00a      	b.n	80042b4 <HAL_RCC_ClockConfig+0x1d0>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800429e:	f7fd fc27 	bl	8001af0 <HAL_GetTick>
 80042a2:	4602      	mov	r2, r0
 80042a4:	697b      	ldr	r3, [r7, #20]
 80042a6:	1ad3      	subs	r3, r2, r3
 80042a8:	f241 3288 	movw	r2, #5000	@ 0x1388
 80042ac:	4293      	cmp	r3, r2
 80042ae:	d901      	bls.n	80042b4 <HAL_RCC_ClockConfig+0x1d0>
      {
        return HAL_TIMEOUT;
 80042b0:	2303      	movs	r3, #3
 80042b2:	e0be      	b.n	8004432 <HAL_RCC_ClockConfig+0x34e>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80042b4:	4b1c      	ldr	r3, [pc, #112]	@ (8004328 <HAL_RCC_ClockConfig+0x244>)
 80042b6:	691b      	ldr	r3, [r3, #16]
 80042b8:	f003 0238 	and.w	r2, r3, #56	@ 0x38
 80042bc:	687b      	ldr	r3, [r7, #4]
 80042be:	685b      	ldr	r3, [r3, #4]
 80042c0:	00db      	lsls	r3, r3, #3
 80042c2:	429a      	cmp	r2, r3
 80042c4:	d1eb      	bne.n	800429e <HAL_RCC_ClockConfig+0x1ba>

  }

  /* Decreasing the BUS frequency divider */
  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80042c6:	687b      	ldr	r3, [r7, #4]
 80042c8:	681b      	ldr	r3, [r3, #0]
 80042ca:	f003 0302 	and.w	r3, r3, #2
 80042ce:	2b00      	cmp	r3, #0
 80042d0:	d010      	beq.n	80042f4 <HAL_RCC_ClockConfig+0x210>
      /* Set the new HCLK clock divider */
      assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
    }
#else
    if ((RCC_ClkInitStruct->AHBCLKDivider) < (RCC->CDCFGR1 & RCC_CDCFGR1_HPRE))
 80042d2:	687b      	ldr	r3, [r7, #4]
 80042d4:	68da      	ldr	r2, [r3, #12]
 80042d6:	4b14      	ldr	r3, [pc, #80]	@ (8004328 <HAL_RCC_ClockConfig+0x244>)
 80042d8:	699b      	ldr	r3, [r3, #24]
 80042da:	f003 030f 	and.w	r3, r3, #15
 80042de:	429a      	cmp	r2, r3
 80042e0:	d208      	bcs.n	80042f4 <HAL_RCC_ClockConfig+0x210>
    {
      /* Set the new HCLK clock divider */
      assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
      MODIFY_REG(RCC->CDCFGR1, RCC_CDCFGR1_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80042e2:	4b11      	ldr	r3, [pc, #68]	@ (8004328 <HAL_RCC_ClockConfig+0x244>)
 80042e4:	699b      	ldr	r3, [r3, #24]
 80042e6:	f023 020f 	bic.w	r2, r3, #15
 80042ea:	687b      	ldr	r3, [r7, #4]
 80042ec:	68db      	ldr	r3, [r3, #12]
 80042ee:	490e      	ldr	r1, [pc, #56]	@ (8004328 <HAL_RCC_ClockConfig+0x244>)
 80042f0:	4313      	orrs	r3, r2
 80042f2:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 80042f4:	4b0b      	ldr	r3, [pc, #44]	@ (8004324 <HAL_RCC_ClockConfig+0x240>)
 80042f6:	681b      	ldr	r3, [r3, #0]
 80042f8:	f003 030f 	and.w	r3, r3, #15
 80042fc:	683a      	ldr	r2, [r7, #0]
 80042fe:	429a      	cmp	r2, r3
 8004300:	d214      	bcs.n	800432c <HAL_RCC_ClockConfig+0x248>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8004302:	4b08      	ldr	r3, [pc, #32]	@ (8004324 <HAL_RCC_ClockConfig+0x240>)
 8004304:	681b      	ldr	r3, [r3, #0]
 8004306:	f023 020f 	bic.w	r2, r3, #15
 800430a:	4906      	ldr	r1, [pc, #24]	@ (8004324 <HAL_RCC_ClockConfig+0x240>)
 800430c:	683b      	ldr	r3, [r7, #0]
 800430e:	4313      	orrs	r3, r2
 8004310:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8004312:	4b04      	ldr	r3, [pc, #16]	@ (8004324 <HAL_RCC_ClockConfig+0x240>)
 8004314:	681b      	ldr	r3, [r3, #0]
 8004316:	f003 030f 	and.w	r3, r3, #15
 800431a:	683a      	ldr	r2, [r7, #0]
 800431c:	429a      	cmp	r2, r3
 800431e:	d005      	beq.n	800432c <HAL_RCC_ClockConfig+0x248>
    {
      return HAL_ERROR;
 8004320:	2301      	movs	r3, #1
 8004322:	e086      	b.n	8004432 <HAL_RCC_ClockConfig+0x34e>
 8004324:	52002000 	.word	0x52002000
 8004328:	58024400 	.word	0x58024400
    }
  }

  /*-------------------------- D1PCLK1/CDPCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D1PCLK1) == RCC_CLOCKTYPE_D1PCLK1)
 800432c:	687b      	ldr	r3, [r7, #4]
 800432e:	681b      	ldr	r3, [r3, #0]
 8004330:	f003 0304 	and.w	r3, r3, #4
 8004334:	2b00      	cmp	r3, #0
 8004336:	d010      	beq.n	800435a <HAL_RCC_ClockConfig+0x276>
    {
      assert_param(IS_RCC_D1PCLK1(RCC_ClkInitStruct->APB3CLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1PPRE, RCC_ClkInitStruct->APB3CLKDivider);
    }
#else
    if ((RCC_ClkInitStruct->APB3CLKDivider) < (RCC->CDCFGR1 & RCC_CDCFGR1_CDPPRE))
 8004338:	687b      	ldr	r3, [r7, #4]
 800433a:	691a      	ldr	r2, [r3, #16]
 800433c:	4b3f      	ldr	r3, [pc, #252]	@ (800443c <HAL_RCC_ClockConfig+0x358>)
 800433e:	699b      	ldr	r3, [r3, #24]
 8004340:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8004344:	429a      	cmp	r2, r3
 8004346:	d208      	bcs.n	800435a <HAL_RCC_ClockConfig+0x276>
    {
      assert_param(IS_RCC_CDPCLK1(RCC_ClkInitStruct->APB3CLKDivider));
      MODIFY_REG(RCC->CDCFGR1, RCC_CDCFGR1_CDPPRE, RCC_ClkInitStruct->APB3CLKDivider);
 8004348:	4b3c      	ldr	r3, [pc, #240]	@ (800443c <HAL_RCC_ClockConfig+0x358>)
 800434a:	699b      	ldr	r3, [r3, #24]
 800434c:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 8004350:	687b      	ldr	r3, [r7, #4]
 8004352:	691b      	ldr	r3, [r3, #16]
 8004354:	4939      	ldr	r1, [pc, #228]	@ (800443c <HAL_RCC_ClockConfig+0x358>)
 8004356:	4313      	orrs	r3, r2
 8004358:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800435a:	687b      	ldr	r3, [r7, #4]
 800435c:	681b      	ldr	r3, [r3, #0]
 800435e:	f003 0308 	and.w	r3, r3, #8
 8004362:	2b00      	cmp	r3, #0
 8004364:	d010      	beq.n	8004388 <HAL_RCC_ClockConfig+0x2a4>
    {
      assert_param(IS_RCC_PCLK1(RCC_ClkInitStruct->APB1CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
    }
#else
    if ((RCC_ClkInitStruct->APB1CLKDivider) < (RCC->CDCFGR2 & RCC_CDCFGR2_CDPPRE1))
 8004366:	687b      	ldr	r3, [r7, #4]
 8004368:	695a      	ldr	r2, [r3, #20]
 800436a:	4b34      	ldr	r3, [pc, #208]	@ (800443c <HAL_RCC_ClockConfig+0x358>)
 800436c:	69db      	ldr	r3, [r3, #28]
 800436e:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8004372:	429a      	cmp	r2, r3
 8004374:	d208      	bcs.n	8004388 <HAL_RCC_ClockConfig+0x2a4>
    {
      assert_param(IS_RCC_PCLK1(RCC_ClkInitStruct->APB1CLKDivider));
      MODIFY_REG(RCC->CDCFGR2, RCC_CDCFGR2_CDPPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
 8004376:	4b31      	ldr	r3, [pc, #196]	@ (800443c <HAL_RCC_ClockConfig+0x358>)
 8004378:	69db      	ldr	r3, [r3, #28]
 800437a:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 800437e:	687b      	ldr	r3, [r7, #4]
 8004380:	695b      	ldr	r3, [r3, #20]
 8004382:	492e      	ldr	r1, [pc, #184]	@ (800443c <HAL_RCC_ClockConfig+0x358>)
 8004384:	4313      	orrs	r3, r2
 8004386:	61cb      	str	r3, [r1, #28]
    }
#endif
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8004388:	687b      	ldr	r3, [r7, #4]
 800438a:	681b      	ldr	r3, [r3, #0]
 800438c:	f003 0310 	and.w	r3, r3, #16
 8004390:	2b00      	cmp	r3, #0
 8004392:	d010      	beq.n	80043b6 <HAL_RCC_ClockConfig+0x2d2>
    {
      assert_param(IS_RCC_PCLK2(RCC_ClkInitStruct->APB2CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE2, (RCC_ClkInitStruct->APB2CLKDivider));
    }
#else
    if ((RCC_ClkInitStruct->APB2CLKDivider) < (RCC->CDCFGR2 & RCC_CDCFGR2_CDPPRE2))
 8004394:	687b      	ldr	r3, [r7, #4]
 8004396:	699a      	ldr	r2, [r3, #24]
 8004398:	4b28      	ldr	r3, [pc, #160]	@ (800443c <HAL_RCC_ClockConfig+0x358>)
 800439a:	69db      	ldr	r3, [r3, #28]
 800439c:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 80043a0:	429a      	cmp	r2, r3
 80043a2:	d208      	bcs.n	80043b6 <HAL_RCC_ClockConfig+0x2d2>
    {
      assert_param(IS_RCC_PCLK2(RCC_ClkInitStruct->APB2CLKDivider));
      MODIFY_REG(RCC->CDCFGR2, RCC_CDCFGR2_CDPPRE2, (RCC_ClkInitStruct->APB2CLKDivider));
 80043a4:	4b25      	ldr	r3, [pc, #148]	@ (800443c <HAL_RCC_ClockConfig+0x358>)
 80043a6:	69db      	ldr	r3, [r3, #28]
 80043a8:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 80043ac:	687b      	ldr	r3, [r7, #4]
 80043ae:	699b      	ldr	r3, [r3, #24]
 80043b0:	4922      	ldr	r1, [pc, #136]	@ (800443c <HAL_RCC_ClockConfig+0x358>)
 80043b2:	4313      	orrs	r3, r2
 80043b4:	61cb      	str	r3, [r1, #28]
    }
#endif
  }

  /*-------------------------- D3PCLK1/SRDPCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D3PCLK1) == RCC_CLOCKTYPE_D3PCLK1)
 80043b6:	687b      	ldr	r3, [r7, #4]
 80043b8:	681b      	ldr	r3, [r3, #0]
 80043ba:	f003 0320 	and.w	r3, r3, #32
 80043be:	2b00      	cmp	r3, #0
 80043c0:	d010      	beq.n	80043e4 <HAL_RCC_ClockConfig+0x300>
    {
      assert_param(IS_RCC_D3PCLK1(RCC_ClkInitStruct->APB4CLKDivider));
      MODIFY_REG(RCC->D3CFGR, RCC_D3CFGR_D3PPRE, (RCC_ClkInitStruct->APB4CLKDivider));
    }
#else
    if ((RCC_ClkInitStruct->APB4CLKDivider) < (RCC->SRDCFGR & RCC_SRDCFGR_SRDPPRE))
 80043c2:	687b      	ldr	r3, [r7, #4]
 80043c4:	69da      	ldr	r2, [r3, #28]
 80043c6:	4b1d      	ldr	r3, [pc, #116]	@ (800443c <HAL_RCC_ClockConfig+0x358>)
 80043c8:	6a1b      	ldr	r3, [r3, #32]
 80043ca:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 80043ce:	429a      	cmp	r2, r3
 80043d0:	d208      	bcs.n	80043e4 <HAL_RCC_ClockConfig+0x300>
    {
      assert_param(IS_RCC_SRDPCLK1(RCC_ClkInitStruct->APB4CLKDivider));
      MODIFY_REG(RCC->SRDCFGR, RCC_SRDCFGR_SRDPPRE, (RCC_ClkInitStruct->APB4CLKDivider));
 80043d2:	4b1a      	ldr	r3, [pc, #104]	@ (800443c <HAL_RCC_ClockConfig+0x358>)
 80043d4:	6a1b      	ldr	r3, [r3, #32]
 80043d6:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 80043da:	687b      	ldr	r3, [r7, #4]
 80043dc:	69db      	ldr	r3, [r3, #28]
 80043de:	4917      	ldr	r1, [pc, #92]	@ (800443c <HAL_RCC_ClockConfig+0x358>)
 80043e0:	4313      	orrs	r3, r2
 80043e2:	620b      	str	r3, [r1, #32]

  /* Update the SystemCoreClock global variable */
#if defined(RCC_D1CFGR_D1CPRE)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE) >> RCC_D1CFGR_D1CPRE_Pos]) & 0x1FU);
#else
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_CDCPRE) >> RCC_CDCFGR1_CDCPRE_Pos]) & 0x1FU);
 80043e4:	f000 f834 	bl	8004450 <HAL_RCC_GetSysClockFreq>
 80043e8:	4602      	mov	r2, r0
 80043ea:	4b14      	ldr	r3, [pc, #80]	@ (800443c <HAL_RCC_ClockConfig+0x358>)
 80043ec:	699b      	ldr	r3, [r3, #24]
 80043ee:	0a1b      	lsrs	r3, r3, #8
 80043f0:	f003 030f 	and.w	r3, r3, #15
 80043f4:	4912      	ldr	r1, [pc, #72]	@ (8004440 <HAL_RCC_ClockConfig+0x35c>)
 80043f6:	5ccb      	ldrb	r3, [r1, r3]
 80043f8:	f003 031f 	and.w	r3, r3, #31
 80043fc:	fa22 f303 	lsr.w	r3, r2, r3
 8004400:	613b      	str	r3, [r7, #16]
#endif

#if defined(RCC_D1CFGR_HPRE)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE) >> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
#else
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_HPRE) >> RCC_CDCFGR1_HPRE_Pos]) & 0x1FU));
 8004402:	4b0e      	ldr	r3, [pc, #56]	@ (800443c <HAL_RCC_ClockConfig+0x358>)
 8004404:	699b      	ldr	r3, [r3, #24]
 8004406:	f003 030f 	and.w	r3, r3, #15
 800440a:	4a0d      	ldr	r2, [pc, #52]	@ (8004440 <HAL_RCC_ClockConfig+0x35c>)
 800440c:	5cd3      	ldrb	r3, [r2, r3]
 800440e:	f003 031f 	and.w	r3, r3, #31
 8004412:	693a      	ldr	r2, [r7, #16]
 8004414:	fa22 f303 	lsr.w	r3, r2, r3
 8004418:	4a0a      	ldr	r2, [pc, #40]	@ (8004444 <HAL_RCC_ClockConfig+0x360>)
 800441a:	6013      	str	r3, [r2, #0]
#endif

#if defined(DUAL_CORE) && defined(CORE_CM4)
  SystemCoreClock = SystemD2Clock;
#else
  SystemCoreClock = common_system_clock;
 800441c:	4a0a      	ldr	r2, [pc, #40]	@ (8004448 <HAL_RCC_ClockConfig+0x364>)
 800441e:	693b      	ldr	r3, [r7, #16]
 8004420:	6013      	str	r3, [r2, #0]
#endif /* DUAL_CORE && CORE_CM4 */

  /* Configure the source of time base considering new system clocks settings*/
  halstatus = HAL_InitTick(uwTickPrio);
 8004422:	4b0a      	ldr	r3, [pc, #40]	@ (800444c <HAL_RCC_ClockConfig+0x368>)
 8004424:	681b      	ldr	r3, [r3, #0]
 8004426:	4618      	mov	r0, r3
 8004428:	f7fd fb18 	bl	8001a5c <HAL_InitTick>
 800442c:	4603      	mov	r3, r0
 800442e:	73fb      	strb	r3, [r7, #15]

  return halstatus;
 8004430:	7bfb      	ldrb	r3, [r7, #15]
}
 8004432:	4618      	mov	r0, r3
 8004434:	3718      	adds	r7, #24
 8004436:	46bd      	mov	sp, r7
 8004438:	bd80      	pop	{r7, pc}
 800443a:	bf00      	nop
 800443c:	58024400 	.word	0x58024400
 8004440:	08008244 	.word	0x08008244
 8004444:	24000004 	.word	0x24000004
 8004448:	24000000 	.word	0x24000000
 800444c:	24000008 	.word	0x24000008

08004450 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8004450:	b480      	push	{r7}
 8004452:	b089      	sub	sp, #36	@ 0x24
 8004454:	af00      	add	r7, sp, #0
  float_t fracn1, pllvco;
  uint32_t sysclockfreq;

  /* Get SYSCLK source -------------------------------------------------------*/

  switch (RCC->CFGR & RCC_CFGR_SWS)
 8004456:	4bb3      	ldr	r3, [pc, #716]	@ (8004724 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8004458:	691b      	ldr	r3, [r3, #16]
 800445a:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 800445e:	2b18      	cmp	r3, #24
 8004460:	f200 8155 	bhi.w	800470e <HAL_RCC_GetSysClockFreq+0x2be>
 8004464:	a201      	add	r2, pc, #4	@ (adr r2, 800446c <HAL_RCC_GetSysClockFreq+0x1c>)
 8004466:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800446a:	bf00      	nop
 800446c:	080044d1 	.word	0x080044d1
 8004470:	0800470f 	.word	0x0800470f
 8004474:	0800470f 	.word	0x0800470f
 8004478:	0800470f 	.word	0x0800470f
 800447c:	0800470f 	.word	0x0800470f
 8004480:	0800470f 	.word	0x0800470f
 8004484:	0800470f 	.word	0x0800470f
 8004488:	0800470f 	.word	0x0800470f
 800448c:	080044f7 	.word	0x080044f7
 8004490:	0800470f 	.word	0x0800470f
 8004494:	0800470f 	.word	0x0800470f
 8004498:	0800470f 	.word	0x0800470f
 800449c:	0800470f 	.word	0x0800470f
 80044a0:	0800470f 	.word	0x0800470f
 80044a4:	0800470f 	.word	0x0800470f
 80044a8:	0800470f 	.word	0x0800470f
 80044ac:	080044fd 	.word	0x080044fd
 80044b0:	0800470f 	.word	0x0800470f
 80044b4:	0800470f 	.word	0x0800470f
 80044b8:	0800470f 	.word	0x0800470f
 80044bc:	0800470f 	.word	0x0800470f
 80044c0:	0800470f 	.word	0x0800470f
 80044c4:	0800470f 	.word	0x0800470f
 80044c8:	0800470f 	.word	0x0800470f
 80044cc:	08004503 	.word	0x08004503
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */

      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 80044d0:	4b94      	ldr	r3, [pc, #592]	@ (8004724 <HAL_RCC_GetSysClockFreq+0x2d4>)
 80044d2:	681b      	ldr	r3, [r3, #0]
 80044d4:	f003 0320 	and.w	r3, r3, #32
 80044d8:	2b00      	cmp	r3, #0
 80044da:	d009      	beq.n	80044f0 <HAL_RCC_GetSysClockFreq+0xa0>
      {
        sysclockfreq = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 80044dc:	4b91      	ldr	r3, [pc, #580]	@ (8004724 <HAL_RCC_GetSysClockFreq+0x2d4>)
 80044de:	681b      	ldr	r3, [r3, #0]
 80044e0:	08db      	lsrs	r3, r3, #3
 80044e2:	f003 0303 	and.w	r3, r3, #3
 80044e6:	4a90      	ldr	r2, [pc, #576]	@ (8004728 <HAL_RCC_GetSysClockFreq+0x2d8>)
 80044e8:	fa22 f303 	lsr.w	r3, r2, r3
 80044ec:	61bb      	str	r3, [r7, #24]
      else
      {
        sysclockfreq = (uint32_t) HSI_VALUE;
      }

      break;
 80044ee:	e111      	b.n	8004714 <HAL_RCC_GetSysClockFreq+0x2c4>
        sysclockfreq = (uint32_t) HSI_VALUE;
 80044f0:	4b8d      	ldr	r3, [pc, #564]	@ (8004728 <HAL_RCC_GetSysClockFreq+0x2d8>)
 80044f2:	61bb      	str	r3, [r7, #24]
      break;
 80044f4:	e10e      	b.n	8004714 <HAL_RCC_GetSysClockFreq+0x2c4>

    case RCC_CFGR_SWS_CSI:  /* CSI used as system clock  source */
      sysclockfreq = CSI_VALUE;
 80044f6:	4b8d      	ldr	r3, [pc, #564]	@ (800472c <HAL_RCC_GetSysClockFreq+0x2dc>)
 80044f8:	61bb      	str	r3, [r7, #24]
      break;
 80044fa:	e10b      	b.n	8004714 <HAL_RCC_GetSysClockFreq+0x2c4>

    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
      sysclockfreq = HSE_VALUE;
 80044fc:	4b8c      	ldr	r3, [pc, #560]	@ (8004730 <HAL_RCC_GetSysClockFreq+0x2e0>)
 80044fe:	61bb      	str	r3, [r7, #24]
      break;
 8004500:	e108      	b.n	8004714 <HAL_RCC_GetSysClockFreq+0x2c4>
    case RCC_CFGR_SWS_PLL1:  /* PLL1 used as system clock  source */

      /* PLL_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLR
      */
      pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 8004502:	4b88      	ldr	r3, [pc, #544]	@ (8004724 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8004504:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004506:	f003 0303 	and.w	r3, r3, #3
 800450a:	617b      	str	r3, [r7, #20]
      pllm = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM1) >> 4)  ;
 800450c:	4b85      	ldr	r3, [pc, #532]	@ (8004724 <HAL_RCC_GetSysClockFreq+0x2d4>)
 800450e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004510:	091b      	lsrs	r3, r3, #4
 8004512:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8004516:	613b      	str	r3, [r7, #16]
      pllfracen = ((RCC-> PLLCFGR & RCC_PLLCFGR_PLL1FRACEN) >> RCC_PLLCFGR_PLL1FRACEN_Pos);
 8004518:	4b82      	ldr	r3, [pc, #520]	@ (8004724 <HAL_RCC_GetSysClockFreq+0x2d4>)
 800451a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800451c:	f003 0301 	and.w	r3, r3, #1
 8004520:	60fb      	str	r3, [r7, #12]
      fracn1 = (float_t)(uint32_t)(pllfracen * ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN1) >> 3));
 8004522:	4b80      	ldr	r3, [pc, #512]	@ (8004724 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8004524:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8004526:	08db      	lsrs	r3, r3, #3
 8004528:	f3c3 030c 	ubfx	r3, r3, #0, #13
 800452c:	68fa      	ldr	r2, [r7, #12]
 800452e:	fb02 f303 	mul.w	r3, r2, r3
 8004532:	ee07 3a90 	vmov	s15, r3
 8004536:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800453a:	edc7 7a02 	vstr	s15, [r7, #8]

      if (pllm != 0U)
 800453e:	693b      	ldr	r3, [r7, #16]
 8004540:	2b00      	cmp	r3, #0
 8004542:	f000 80e1 	beq.w	8004708 <HAL_RCC_GetSysClockFreq+0x2b8>
 8004546:	697b      	ldr	r3, [r7, #20]
 8004548:	2b02      	cmp	r3, #2
 800454a:	f000 8083 	beq.w	8004654 <HAL_RCC_GetSysClockFreq+0x204>
 800454e:	697b      	ldr	r3, [r7, #20]
 8004550:	2b02      	cmp	r3, #2
 8004552:	f200 80a1 	bhi.w	8004698 <HAL_RCC_GetSysClockFreq+0x248>
 8004556:	697b      	ldr	r3, [r7, #20]
 8004558:	2b00      	cmp	r3, #0
 800455a:	d003      	beq.n	8004564 <HAL_RCC_GetSysClockFreq+0x114>
 800455c:	697b      	ldr	r3, [r7, #20]
 800455e:	2b01      	cmp	r3, #1
 8004560:	d056      	beq.n	8004610 <HAL_RCC_GetSysClockFreq+0x1c0>
 8004562:	e099      	b.n	8004698 <HAL_RCC_GetSysClockFreq+0x248>
      {
        switch (pllsource)
        {
          case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

            if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8004564:	4b6f      	ldr	r3, [pc, #444]	@ (8004724 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8004566:	681b      	ldr	r3, [r3, #0]
 8004568:	f003 0320 	and.w	r3, r3, #32
 800456c:	2b00      	cmp	r3, #0
 800456e:	d02d      	beq.n	80045cc <HAL_RCC_GetSysClockFreq+0x17c>
            {
              hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 8004570:	4b6c      	ldr	r3, [pc, #432]	@ (8004724 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8004572:	681b      	ldr	r3, [r3, #0]
 8004574:	08db      	lsrs	r3, r3, #3
 8004576:	f003 0303 	and.w	r3, r3, #3
 800457a:	4a6b      	ldr	r2, [pc, #428]	@ (8004728 <HAL_RCC_GetSysClockFreq+0x2d8>)
 800457c:	fa22 f303 	lsr.w	r3, r2, r3
 8004580:	607b      	str	r3, [r7, #4]
              pllvco = ((float_t)hsivalue / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 8004582:	687b      	ldr	r3, [r7, #4]
 8004584:	ee07 3a90 	vmov	s15, r3
 8004588:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800458c:	693b      	ldr	r3, [r7, #16]
 800458e:	ee07 3a90 	vmov	s15, r3
 8004592:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8004596:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800459a:	4b62      	ldr	r3, [pc, #392]	@ (8004724 <HAL_RCC_GetSysClockFreq+0x2d4>)
 800459c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800459e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80045a2:	ee07 3a90 	vmov	s15, r3
 80045a6:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80045aa:	ed97 6a02 	vldr	s12, [r7, #8]
 80045ae:	eddf 5a61 	vldr	s11, [pc, #388]	@ 8004734 <HAL_RCC_GetSysClockFreq+0x2e4>
 80045b2:	eec6 7a25 	vdiv.f32	s15, s12, s11
 80045b6:	ee76 7aa7 	vadd.f32	s15, s13, s15
 80045ba:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 80045be:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80045c2:	ee67 7a27 	vmul.f32	s15, s14, s15
 80045c6:	edc7 7a07 	vstr	s15, [r7, #28]
            }
            else
            {
              pllvco = ((float_t)HSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
            }
            break;
 80045ca:	e087      	b.n	80046dc <HAL_RCC_GetSysClockFreq+0x28c>
              pllvco = ((float_t)HSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 80045cc:	693b      	ldr	r3, [r7, #16]
 80045ce:	ee07 3a90 	vmov	s15, r3
 80045d2:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80045d6:	eddf 6a58 	vldr	s13, [pc, #352]	@ 8004738 <HAL_RCC_GetSysClockFreq+0x2e8>
 80045da:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80045de:	4b51      	ldr	r3, [pc, #324]	@ (8004724 <HAL_RCC_GetSysClockFreq+0x2d4>)
 80045e0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80045e2:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80045e6:	ee07 3a90 	vmov	s15, r3
 80045ea:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80045ee:	ed97 6a02 	vldr	s12, [r7, #8]
 80045f2:	eddf 5a50 	vldr	s11, [pc, #320]	@ 8004734 <HAL_RCC_GetSysClockFreq+0x2e4>
 80045f6:	eec6 7a25 	vdiv.f32	s15, s12, s11
 80045fa:	ee76 7aa7 	vadd.f32	s15, s13, s15
 80045fe:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8004602:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8004606:	ee67 7a27 	vmul.f32	s15, s14, s15
 800460a:	edc7 7a07 	vstr	s15, [r7, #28]
            break;
 800460e:	e065      	b.n	80046dc <HAL_RCC_GetSysClockFreq+0x28c>

          case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
            pllvco = ((float_t)CSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 8004610:	693b      	ldr	r3, [r7, #16]
 8004612:	ee07 3a90 	vmov	s15, r3
 8004616:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800461a:	eddf 6a48 	vldr	s13, [pc, #288]	@ 800473c <HAL_RCC_GetSysClockFreq+0x2ec>
 800461e:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8004622:	4b40      	ldr	r3, [pc, #256]	@ (8004724 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8004624:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004626:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800462a:	ee07 3a90 	vmov	s15, r3
 800462e:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8004632:	ed97 6a02 	vldr	s12, [r7, #8]
 8004636:	eddf 5a3f 	vldr	s11, [pc, #252]	@ 8004734 <HAL_RCC_GetSysClockFreq+0x2e4>
 800463a:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800463e:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8004642:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8004646:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800464a:	ee67 7a27 	vmul.f32	s15, s14, s15
 800464e:	edc7 7a07 	vstr	s15, [r7, #28]
            break;
 8004652:	e043      	b.n	80046dc <HAL_RCC_GetSysClockFreq+0x28c>

          case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
            pllvco = ((float_t)HSE_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 8004654:	693b      	ldr	r3, [r7, #16]
 8004656:	ee07 3a90 	vmov	s15, r3
 800465a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800465e:	eddf 6a38 	vldr	s13, [pc, #224]	@ 8004740 <HAL_RCC_GetSysClockFreq+0x2f0>
 8004662:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8004666:	4b2f      	ldr	r3, [pc, #188]	@ (8004724 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8004668:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800466a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800466e:	ee07 3a90 	vmov	s15, r3
 8004672:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8004676:	ed97 6a02 	vldr	s12, [r7, #8]
 800467a:	eddf 5a2e 	vldr	s11, [pc, #184]	@ 8004734 <HAL_RCC_GetSysClockFreq+0x2e4>
 800467e:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8004682:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8004686:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800468a:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800468e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8004692:	edc7 7a07 	vstr	s15, [r7, #28]
            break;
 8004696:	e021      	b.n	80046dc <HAL_RCC_GetSysClockFreq+0x28c>

          default:
            pllvco = ((float_t)CSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 8004698:	693b      	ldr	r3, [r7, #16]
 800469a:	ee07 3a90 	vmov	s15, r3
 800469e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80046a2:	eddf 6a26 	vldr	s13, [pc, #152]	@ 800473c <HAL_RCC_GetSysClockFreq+0x2ec>
 80046a6:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80046aa:	4b1e      	ldr	r3, [pc, #120]	@ (8004724 <HAL_RCC_GetSysClockFreq+0x2d4>)
 80046ac:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80046ae:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80046b2:	ee07 3a90 	vmov	s15, r3
 80046b6:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80046ba:	ed97 6a02 	vldr	s12, [r7, #8]
 80046be:	eddf 5a1d 	vldr	s11, [pc, #116]	@ 8004734 <HAL_RCC_GetSysClockFreq+0x2e4>
 80046c2:	eec6 7a25 	vdiv.f32	s15, s12, s11
 80046c6:	ee76 7aa7 	vadd.f32	s15, s13, s15
 80046ca:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 80046ce:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80046d2:	ee67 7a27 	vmul.f32	s15, s14, s15
 80046d6:	edc7 7a07 	vstr	s15, [r7, #28]
            break;
 80046da:	bf00      	nop
        }
        pllp = (((RCC->PLL1DIVR & RCC_PLL1DIVR_P1) >> 9) + 1U) ;
 80046dc:	4b11      	ldr	r3, [pc, #68]	@ (8004724 <HAL_RCC_GetSysClockFreq+0x2d4>)
 80046de:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80046e0:	0a5b      	lsrs	r3, r3, #9
 80046e2:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 80046e6:	3301      	adds	r3, #1
 80046e8:	603b      	str	r3, [r7, #0]
        sysclockfreq = (uint32_t)(float_t)(pllvco / (float_t)pllp);
 80046ea:	683b      	ldr	r3, [r7, #0]
 80046ec:	ee07 3a90 	vmov	s15, r3
 80046f0:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 80046f4:	edd7 6a07 	vldr	s13, [r7, #28]
 80046f8:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80046fc:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8004700:	ee17 3a90 	vmov	r3, s15
 8004704:	61bb      	str	r3, [r7, #24]
      }
      else
      {
        sysclockfreq = 0U;
      }
      break;
 8004706:	e005      	b.n	8004714 <HAL_RCC_GetSysClockFreq+0x2c4>
        sysclockfreq = 0U;
 8004708:	2300      	movs	r3, #0
 800470a:	61bb      	str	r3, [r7, #24]
      break;
 800470c:	e002      	b.n	8004714 <HAL_RCC_GetSysClockFreq+0x2c4>

    default:
      sysclockfreq = CSI_VALUE;
 800470e:	4b07      	ldr	r3, [pc, #28]	@ (800472c <HAL_RCC_GetSysClockFreq+0x2dc>)
 8004710:	61bb      	str	r3, [r7, #24]
      break;
 8004712:	bf00      	nop
  }

  return sysclockfreq;
 8004714:	69bb      	ldr	r3, [r7, #24]
}
 8004716:	4618      	mov	r0, r3
 8004718:	3724      	adds	r7, #36	@ 0x24
 800471a:	46bd      	mov	sp, r7
 800471c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004720:	4770      	bx	lr
 8004722:	bf00      	nop
 8004724:	58024400 	.word	0x58024400
 8004728:	03d09000 	.word	0x03d09000
 800472c:	003d0900 	.word	0x003d0900
 8004730:	016e3600 	.word	0x016e3600
 8004734:	46000000 	.word	0x46000000
 8004738:	4c742400 	.word	0x4c742400
 800473c:	4a742400 	.word	0x4a742400
 8004740:	4bb71b00 	.word	0x4bb71b00

08004744 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemD2Clock CMSIS variable is used to store System domain2 Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8004744:	b580      	push	{r7, lr}
 8004746:	b082      	sub	sp, #8
 8004748:	af00      	add	r7, sp, #0
  uint32_t common_system_clock;

#if defined(RCC_D1CFGR_D1CPRE)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> (D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE) >> RCC_D1CFGR_D1CPRE_Pos] & 0x1FU);
#else
  common_system_clock = HAL_RCC_GetSysClockFreq() >> (D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_CDCPRE) >> RCC_CDCFGR1_CDCPRE_Pos] & 0x1FU);
 800474a:	f7ff fe81 	bl	8004450 <HAL_RCC_GetSysClockFreq>
 800474e:	4602      	mov	r2, r0
 8004750:	4b10      	ldr	r3, [pc, #64]	@ (8004794 <HAL_RCC_GetHCLKFreq+0x50>)
 8004752:	699b      	ldr	r3, [r3, #24]
 8004754:	0a1b      	lsrs	r3, r3, #8
 8004756:	f003 030f 	and.w	r3, r3, #15
 800475a:	490f      	ldr	r1, [pc, #60]	@ (8004798 <HAL_RCC_GetHCLKFreq+0x54>)
 800475c:	5ccb      	ldrb	r3, [r1, r3]
 800475e:	f003 031f 	and.w	r3, r3, #31
 8004762:	fa22 f303 	lsr.w	r3, r2, r3
 8004766:	607b      	str	r3, [r7, #4]
#endif

#if defined(RCC_D1CFGR_HPRE)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE) >> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
#else
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_HPRE) >> RCC_CDCFGR1_HPRE_Pos]) & 0x1FU));
 8004768:	4b0a      	ldr	r3, [pc, #40]	@ (8004794 <HAL_RCC_GetHCLKFreq+0x50>)
 800476a:	699b      	ldr	r3, [r3, #24]
 800476c:	f003 030f 	and.w	r3, r3, #15
 8004770:	4a09      	ldr	r2, [pc, #36]	@ (8004798 <HAL_RCC_GetHCLKFreq+0x54>)
 8004772:	5cd3      	ldrb	r3, [r2, r3]
 8004774:	f003 031f 	and.w	r3, r3, #31
 8004778:	687a      	ldr	r2, [r7, #4]
 800477a:	fa22 f303 	lsr.w	r3, r2, r3
 800477e:	4a07      	ldr	r2, [pc, #28]	@ (800479c <HAL_RCC_GetHCLKFreq+0x58>)
 8004780:	6013      	str	r3, [r2, #0]
#endif

#if defined(DUAL_CORE) && defined(CORE_CM4)
  SystemCoreClock = SystemD2Clock;
#else
  SystemCoreClock = common_system_clock;
 8004782:	4a07      	ldr	r2, [pc, #28]	@ (80047a0 <HAL_RCC_GetHCLKFreq+0x5c>)
 8004784:	687b      	ldr	r3, [r7, #4]
 8004786:	6013      	str	r3, [r2, #0]
#endif /* DUAL_CORE && CORE_CM4 */

  return SystemD2Clock;
 8004788:	4b04      	ldr	r3, [pc, #16]	@ (800479c <HAL_RCC_GetHCLKFreq+0x58>)
 800478a:	681b      	ldr	r3, [r3, #0]
}
 800478c:	4618      	mov	r0, r3
 800478e:	3708      	adds	r7, #8
 8004790:	46bd      	mov	sp, r7
 8004792:	bd80      	pop	{r7, pc}
 8004794:	58024400 	.word	0x58024400
 8004798:	08008244 	.word	0x08008244
 800479c:	24000004 	.word	0x24000004
 80047a0:	24000000 	.word	0x24000000

080047a4 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 80047a4:	b580      	push	{r7, lr}
 80047a6:	af00      	add	r7, sp, #0
#if defined (RCC_D2CFGR_D2PPRE1)
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->D2CFGR & RCC_D2CFGR_D2PPRE1) >> RCC_D2CFGR_D2PPRE1_Pos]) & 0x1FU));
#else
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->CDCFGR2 & RCC_CDCFGR2_CDPPRE1) >> RCC_CDCFGR2_CDPPRE1_Pos]) & 0x1FU));
 80047a8:	f7ff ffcc 	bl	8004744 <HAL_RCC_GetHCLKFreq>
 80047ac:	4602      	mov	r2, r0
 80047ae:	4b06      	ldr	r3, [pc, #24]	@ (80047c8 <HAL_RCC_GetPCLK1Freq+0x24>)
 80047b0:	69db      	ldr	r3, [r3, #28]
 80047b2:	091b      	lsrs	r3, r3, #4
 80047b4:	f003 0307 	and.w	r3, r3, #7
 80047b8:	4904      	ldr	r1, [pc, #16]	@ (80047cc <HAL_RCC_GetPCLK1Freq+0x28>)
 80047ba:	5ccb      	ldrb	r3, [r1, r3]
 80047bc:	f003 031f 	and.w	r3, r3, #31
 80047c0:	fa22 f303 	lsr.w	r3, r2, r3
#endif
}
 80047c4:	4618      	mov	r0, r3
 80047c6:	bd80      	pop	{r7, pc}
 80047c8:	58024400 	.word	0x58024400
 80047cc:	08008244 	.word	0x08008244

080047d0 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 80047d0:	b580      	push	{r7, lr}
 80047d2:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
#if defined(RCC_D2CFGR_D2PPRE2)
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->D2CFGR & RCC_D2CFGR_D2PPRE2) >> RCC_D2CFGR_D2PPRE2_Pos]) & 0x1FU));
#else
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->CDCFGR2 & RCC_CDCFGR2_CDPPRE2) >> RCC_CDCFGR2_CDPPRE2_Pos]) & 0x1FU));
 80047d4:	f7ff ffb6 	bl	8004744 <HAL_RCC_GetHCLKFreq>
 80047d8:	4602      	mov	r2, r0
 80047da:	4b06      	ldr	r3, [pc, #24]	@ (80047f4 <HAL_RCC_GetPCLK2Freq+0x24>)
 80047dc:	69db      	ldr	r3, [r3, #28]
 80047de:	0a1b      	lsrs	r3, r3, #8
 80047e0:	f003 0307 	and.w	r3, r3, #7
 80047e4:	4904      	ldr	r1, [pc, #16]	@ (80047f8 <HAL_RCC_GetPCLK2Freq+0x28>)
 80047e6:	5ccb      	ldrb	r3, [r1, r3]
 80047e8:	f003 031f 	and.w	r3, r3, #31
 80047ec:	fa22 f303 	lsr.w	r3, r2, r3
#endif
}
 80047f0:	4618      	mov	r0, r3
 80047f2:	bd80      	pop	{r7, pc}
 80047f4:	58024400 	.word	0x58024400
 80047f8:	08008244 	.word	0x08008244

080047fc <HAL_RCCEx_PeriphCLKConfig>:
  * (*) : Available on some STM32H7 lines only.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 80047fc:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8004800:	b0c8      	sub	sp, #288	@ 0x120
 8004802:	af00      	add	r7, sp, #0
 8004804:	f8c7 010c 	str.w	r0, [r7, #268]	@ 0x10c
  uint32_t tmpreg;
  uint32_t tickstart;
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 8004808:	2300      	movs	r3, #0
 800480a:	f887 311f 	strb.w	r3, [r7, #287]	@ 0x11f
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 800480e:	2300      	movs	r3, #0
 8004810:	f887 311e 	strb.w	r3, [r7, #286]	@ 0x11e

  /*---------------------------- SPDIFRX configuration -------------------------------*/

  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX)
 8004814:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8004818:	e9d3 2300 	ldrd	r2, r3, [r3]
 800481c:	f002 6400 	and.w	r4, r2, #134217728	@ 0x8000000
 8004820:	2500      	movs	r5, #0
 8004822:	ea54 0305 	orrs.w	r3, r4, r5
 8004826:	d049      	beq.n	80048bc <HAL_RCCEx_PeriphCLKConfig+0xc0>
  {

    switch (PeriphClkInit->SpdifrxClockSelection)
 8004828:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 800482c:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800482e:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 8004832:	d02f      	beq.n	8004894 <HAL_RCCEx_PeriphCLKConfig+0x98>
 8004834:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 8004838:	d828      	bhi.n	800488c <HAL_RCCEx_PeriphCLKConfig+0x90>
 800483a:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 800483e:	d01a      	beq.n	8004876 <HAL_RCCEx_PeriphCLKConfig+0x7a>
 8004840:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8004844:	d822      	bhi.n	800488c <HAL_RCCEx_PeriphCLKConfig+0x90>
 8004846:	2b00      	cmp	r3, #0
 8004848:	d003      	beq.n	8004852 <HAL_RCCEx_PeriphCLKConfig+0x56>
 800484a:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800484e:	d007      	beq.n	8004860 <HAL_RCCEx_PeriphCLKConfig+0x64>
 8004850:	e01c      	b.n	800488c <HAL_RCCEx_PeriphCLKConfig+0x90>
    {
      case RCC_SPDIFRXCLKSOURCE_PLL:      /* PLL is used as clock source for SPDIFRX*/
        /* Enable PLL1Q Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8004852:	4ba7      	ldr	r3, [pc, #668]	@ (8004af0 <HAL_RCCEx_PeriphCLKConfig+0x2f4>)
 8004854:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004856:	4aa6      	ldr	r2, [pc, #664]	@ (8004af0 <HAL_RCCEx_PeriphCLKConfig+0x2f4>)
 8004858:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800485c:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SPDIFRX clock source configuration done later after clock selection check */
        break;
 800485e:	e01a      	b.n	8004896 <HAL_RCCEx_PeriphCLKConfig+0x9a>

      case RCC_SPDIFRXCLKSOURCE_PLL2: /* PLL2 is used as clock source for SPDIFRX*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 8004860:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8004864:	3308      	adds	r3, #8
 8004866:	2102      	movs	r1, #2
 8004868:	4618      	mov	r0, r3
 800486a:	f001 fc43 	bl	80060f4 <RCCEx_PLL2_Config>
 800486e:	4603      	mov	r3, r0
 8004870:	f887 311f 	strb.w	r3, [r7, #287]	@ 0x11f

        /* SPDIFRX clock source configuration done later after clock selection check */
        break;
 8004874:	e00f      	b.n	8004896 <HAL_RCCEx_PeriphCLKConfig+0x9a>

      case RCC_SPDIFRXCLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPDIFRX*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 8004876:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 800487a:	3328      	adds	r3, #40	@ 0x28
 800487c:	2102      	movs	r1, #2
 800487e:	4618      	mov	r0, r3
 8004880:	f001 fcea 	bl	8006258 <RCCEx_PLL3_Config>
 8004884:	4603      	mov	r3, r0
 8004886:	f887 311f 	strb.w	r3, [r7, #287]	@ 0x11f

        /* SPDIFRX clock source configuration done later after clock selection check */
        break;
 800488a:	e004      	b.n	8004896 <HAL_RCCEx_PeriphCLKConfig+0x9a>
        /* Internal OSC clock is used as source of SPDIFRX clock*/
        /* SPDIFRX clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800488c:	2301      	movs	r3, #1
 800488e:	f887 311f 	strb.w	r3, [r7, #287]	@ 0x11f
        break;
 8004892:	e000      	b.n	8004896 <HAL_RCCEx_PeriphCLKConfig+0x9a>
        break;
 8004894:	bf00      	nop
    }

    if (ret == HAL_OK)
 8004896:	f897 311f 	ldrb.w	r3, [r7, #287]	@ 0x11f
 800489a:	2b00      	cmp	r3, #0
 800489c:	d10a      	bne.n	80048b4 <HAL_RCCEx_PeriphCLKConfig+0xb8>
    {
      /* Set the source of SPDIFRX clock*/
      __HAL_RCC_SPDIFRX_CONFIG(PeriphClkInit->SpdifrxClockSelection);
 800489e:	4b94      	ldr	r3, [pc, #592]	@ (8004af0 <HAL_RCCEx_PeriphCLKConfig+0x2f4>)
 80048a0:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80048a2:	f423 1140 	bic.w	r1, r3, #3145728	@ 0x300000
 80048a6:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 80048aa:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80048ac:	4a90      	ldr	r2, [pc, #576]	@ (8004af0 <HAL_RCCEx_PeriphCLKConfig+0x2f4>)
 80048ae:	430b      	orrs	r3, r1
 80048b0:	6513      	str	r3, [r2, #80]	@ 0x50
 80048b2:	e003      	b.n	80048bc <HAL_RCCEx_PeriphCLKConfig+0xc0>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80048b4:	f897 311f 	ldrb.w	r3, [r7, #287]	@ 0x11f
 80048b8:	f887 311e 	strb.w	r3, [r7, #286]	@ 0x11e
    }
  }

  /*---------------------------- SAI1 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1)
 80048bc:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 80048c0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80048c4:	f402 7880 	and.w	r8, r2, #256	@ 0x100
 80048c8:	f04f 0900 	mov.w	r9, #0
 80048cc:	ea58 0309 	orrs.w	r3, r8, r9
 80048d0:	d047      	beq.n	8004962 <HAL_RCCEx_PeriphCLKConfig+0x166>
  {
    switch (PeriphClkInit->Sai1ClockSelection)
 80048d2:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 80048d6:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80048d8:	2b04      	cmp	r3, #4
 80048da:	d82a      	bhi.n	8004932 <HAL_RCCEx_PeriphCLKConfig+0x136>
 80048dc:	a201      	add	r2, pc, #4	@ (adr r2, 80048e4 <HAL_RCCEx_PeriphCLKConfig+0xe8>)
 80048de:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80048e2:	bf00      	nop
 80048e4:	080048f9 	.word	0x080048f9
 80048e8:	08004907 	.word	0x08004907
 80048ec:	0800491d 	.word	0x0800491d
 80048f0:	0800493b 	.word	0x0800493b
 80048f4:	0800493b 	.word	0x0800493b
    {
      case RCC_SAI1CLKSOURCE_PLL:      /* PLL is used as clock source for SAI1*/
        /* Enable SAI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 80048f8:	4b7d      	ldr	r3, [pc, #500]	@ (8004af0 <HAL_RCCEx_PeriphCLKConfig+0x2f4>)
 80048fa:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80048fc:	4a7c      	ldr	r2, [pc, #496]	@ (8004af0 <HAL_RCCEx_PeriphCLKConfig+0x2f4>)
 80048fe:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8004902:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 8004904:	e01a      	b.n	800493c <HAL_RCCEx_PeriphCLKConfig+0x140>

      case RCC_SAI1CLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI1*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8004906:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 800490a:	3308      	adds	r3, #8
 800490c:	2100      	movs	r1, #0
 800490e:	4618      	mov	r0, r3
 8004910:	f001 fbf0 	bl	80060f4 <RCCEx_PLL2_Config>
 8004914:	4603      	mov	r3, r0
 8004916:	f887 311f 	strb.w	r3, [r7, #287]	@ 0x11f

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 800491a:	e00f      	b.n	800493c <HAL_RCCEx_PeriphCLKConfig+0x140>

      case RCC_SAI1CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI1*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 800491c:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8004920:	3328      	adds	r3, #40	@ 0x28
 8004922:	2100      	movs	r1, #0
 8004924:	4618      	mov	r0, r3
 8004926:	f001 fc97 	bl	8006258 <RCCEx_PLL3_Config>
 800492a:	4603      	mov	r3, r0
 800492c:	f887 311f 	strb.w	r3, [r7, #287]	@ 0x11f

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 8004930:	e004      	b.n	800493c <HAL_RCCEx_PeriphCLKConfig+0x140>
        /* HSI, HSE, or CSI oscillator is used as source of SAI1 clock */
        /* SAI1 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8004932:	2301      	movs	r3, #1
 8004934:	f887 311f 	strb.w	r3, [r7, #287]	@ 0x11f
        break;
 8004938:	e000      	b.n	800493c <HAL_RCCEx_PeriphCLKConfig+0x140>
        break;
 800493a:	bf00      	nop
    }

    if (ret == HAL_OK)
 800493c:	f897 311f 	ldrb.w	r3, [r7, #287]	@ 0x11f
 8004940:	2b00      	cmp	r3, #0
 8004942:	d10a      	bne.n	800495a <HAL_RCCEx_PeriphCLKConfig+0x15e>
    {
      /* Set the source of SAI1 clock*/
      __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 8004944:	4b6a      	ldr	r3, [pc, #424]	@ (8004af0 <HAL_RCCEx_PeriphCLKConfig+0x2f4>)
 8004946:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8004948:	f023 0107 	bic.w	r1, r3, #7
 800494c:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8004950:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004952:	4a67      	ldr	r2, [pc, #412]	@ (8004af0 <HAL_RCCEx_PeriphCLKConfig+0x2f4>)
 8004954:	430b      	orrs	r3, r1
 8004956:	6513      	str	r3, [r2, #80]	@ 0x50
 8004958:	e003      	b.n	8004962 <HAL_RCCEx_PeriphCLKConfig+0x166>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800495a:	f897 311f 	ldrb.w	r3, [r7, #287]	@ 0x11f
 800495e:	f887 311e 	strb.w	r3, [r7, #286]	@ 0x11e

#endif /* SAI3 */

#if defined(RCC_CDCCIP1R_SAI2ASEL)
  /*---------------------------- SAI2A configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2A) == RCC_PERIPHCLK_SAI2A)
 8004962:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8004966:	e9d3 2300 	ldrd	r2, r3, [r3]
 800496a:	f402 7a00 	and.w	sl, r2, #512	@ 0x200
 800496e:	f04f 0b00 	mov.w	fp, #0
 8004972:	ea5a 030b 	orrs.w	r3, sl, fp
 8004976:	d054      	beq.n	8004a22 <HAL_RCCEx_PeriphCLKConfig+0x226>
  {
    switch (PeriphClkInit->Sai2AClockSelection)
 8004978:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 800497c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800497e:	f5b3 7fa0 	cmp.w	r3, #320	@ 0x140
 8004982:	d036      	beq.n	80049f2 <HAL_RCCEx_PeriphCLKConfig+0x1f6>
 8004984:	f5b3 7fa0 	cmp.w	r3, #320	@ 0x140
 8004988:	d82f      	bhi.n	80049ea <HAL_RCCEx_PeriphCLKConfig+0x1ee>
 800498a:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800498e:	d032      	beq.n	80049f6 <HAL_RCCEx_PeriphCLKConfig+0x1fa>
 8004990:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8004994:	d829      	bhi.n	80049ea <HAL_RCCEx_PeriphCLKConfig+0x1ee>
 8004996:	2bc0      	cmp	r3, #192	@ 0xc0
 8004998:	d02f      	beq.n	80049fa <HAL_RCCEx_PeriphCLKConfig+0x1fe>
 800499a:	2bc0      	cmp	r3, #192	@ 0xc0
 800499c:	d825      	bhi.n	80049ea <HAL_RCCEx_PeriphCLKConfig+0x1ee>
 800499e:	2b80      	cmp	r3, #128	@ 0x80
 80049a0:	d018      	beq.n	80049d4 <HAL_RCCEx_PeriphCLKConfig+0x1d8>
 80049a2:	2b80      	cmp	r3, #128	@ 0x80
 80049a4:	d821      	bhi.n	80049ea <HAL_RCCEx_PeriphCLKConfig+0x1ee>
 80049a6:	2b00      	cmp	r3, #0
 80049a8:	d002      	beq.n	80049b0 <HAL_RCCEx_PeriphCLKConfig+0x1b4>
 80049aa:	2b40      	cmp	r3, #64	@ 0x40
 80049ac:	d007      	beq.n	80049be <HAL_RCCEx_PeriphCLKConfig+0x1c2>
 80049ae:	e01c      	b.n	80049ea <HAL_RCCEx_PeriphCLKConfig+0x1ee>
    {
      case RCC_SAI2ACLKSOURCE_PLL:      /* PLL is used as clock source for SAI2A */
        /* Enable SAI2A Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 80049b0:	4b4f      	ldr	r3, [pc, #316]	@ (8004af0 <HAL_RCCEx_PeriphCLKConfig+0x2f4>)
 80049b2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80049b4:	4a4e      	ldr	r2, [pc, #312]	@ (8004af0 <HAL_RCCEx_PeriphCLKConfig+0x2f4>)
 80049b6:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80049ba:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SAI2A clock source configuration done later after clock selection check */
        break;
 80049bc:	e01e      	b.n	80049fc <HAL_RCCEx_PeriphCLKConfig+0x200>

      case RCC_SAI2ACLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI2A */

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 80049be:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 80049c2:	3308      	adds	r3, #8
 80049c4:	2100      	movs	r1, #0
 80049c6:	4618      	mov	r0, r3
 80049c8:	f001 fb94 	bl	80060f4 <RCCEx_PLL2_Config>
 80049cc:	4603      	mov	r3, r0
 80049ce:	f887 311f 	strb.w	r3, [r7, #287]	@ 0x11f

        /* SAI2A clock source configuration done later after clock selection check */
        break;
 80049d2:	e013      	b.n	80049fc <HAL_RCCEx_PeriphCLKConfig+0x200>

      case RCC_SAI2ACLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI2A */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 80049d4:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 80049d8:	3328      	adds	r3, #40	@ 0x28
 80049da:	2100      	movs	r1, #0
 80049dc:	4618      	mov	r0, r3
 80049de:	f001 fc3b 	bl	8006258 <RCCEx_PLL3_Config>
 80049e2:	4603      	mov	r3, r0
 80049e4:	f887 311f 	strb.w	r3, [r7, #287]	@ 0x11f

        /* SAI2A clock source configuration done later after clock selection check */
        break;
 80049e8:	e008      	b.n	80049fc <HAL_RCCEx_PeriphCLKConfig+0x200>
        /* SPDIF clock is used as source of SAI2A clock */
        /* SAI2A clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 80049ea:	2301      	movs	r3, #1
 80049ec:	f887 311f 	strb.w	r3, [r7, #287]	@ 0x11f
        break;
 80049f0:	e004      	b.n	80049fc <HAL_RCCEx_PeriphCLKConfig+0x200>
        break;
 80049f2:	bf00      	nop
 80049f4:	e002      	b.n	80049fc <HAL_RCCEx_PeriphCLKConfig+0x200>
        break;
 80049f6:	bf00      	nop
 80049f8:	e000      	b.n	80049fc <HAL_RCCEx_PeriphCLKConfig+0x200>
        break;
 80049fa:	bf00      	nop
    }

    if (ret == HAL_OK)
 80049fc:	f897 311f 	ldrb.w	r3, [r7, #287]	@ 0x11f
 8004a00:	2b00      	cmp	r3, #0
 8004a02:	d10a      	bne.n	8004a1a <HAL_RCCEx_PeriphCLKConfig+0x21e>
    {
      /* Set the source of SAI2A clock*/
      __HAL_RCC_SAI2A_CONFIG(PeriphClkInit->Sai2AClockSelection);
 8004a04:	4b3a      	ldr	r3, [pc, #232]	@ (8004af0 <HAL_RCCEx_PeriphCLKConfig+0x2f4>)
 8004a06:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8004a08:	f423 71e0 	bic.w	r1, r3, #448	@ 0x1c0
 8004a0c:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8004a10:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004a12:	4a37      	ldr	r2, [pc, #220]	@ (8004af0 <HAL_RCCEx_PeriphCLKConfig+0x2f4>)
 8004a14:	430b      	orrs	r3, r1
 8004a16:	6513      	str	r3, [r2, #80]	@ 0x50
 8004a18:	e003      	b.n	8004a22 <HAL_RCCEx_PeriphCLKConfig+0x226>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004a1a:	f897 311f 	ldrb.w	r3, [r7, #287]	@ 0x11f
 8004a1e:	f887 311e 	strb.w	r3, [r7, #286]	@ 0x11e
#endif  /*SAI2A*/

#if defined(RCC_CDCCIP1R_SAI2BSEL)

  /*---------------------------- SAI2B configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2B) == RCC_PERIPHCLK_SAI2B)
 8004a22:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8004a26:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004a2a:	f402 6380 	and.w	r3, r2, #1024	@ 0x400
 8004a2e:	f8c7 3100 	str.w	r3, [r7, #256]	@ 0x100
 8004a32:	2300      	movs	r3, #0
 8004a34:	f8c7 3104 	str.w	r3, [r7, #260]	@ 0x104
 8004a38:	e9d7 1240 	ldrd	r1, r2, [r7, #256]	@ 0x100
 8004a3c:	460b      	mov	r3, r1
 8004a3e:	4313      	orrs	r3, r2
 8004a40:	d05c      	beq.n	8004afc <HAL_RCCEx_PeriphCLKConfig+0x300>
  {
    switch (PeriphClkInit->Sai2BClockSelection)
 8004a42:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8004a46:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8004a48:	f5b3 6f20 	cmp.w	r3, #2560	@ 0xa00
 8004a4c:	d03b      	beq.n	8004ac6 <HAL_RCCEx_PeriphCLKConfig+0x2ca>
 8004a4e:	f5b3 6f20 	cmp.w	r3, #2560	@ 0xa00
 8004a52:	d834      	bhi.n	8004abe <HAL_RCCEx_PeriphCLKConfig+0x2c2>
 8004a54:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8004a58:	d037      	beq.n	8004aca <HAL_RCCEx_PeriphCLKConfig+0x2ce>
 8004a5a:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8004a5e:	d82e      	bhi.n	8004abe <HAL_RCCEx_PeriphCLKConfig+0x2c2>
 8004a60:	f5b3 6fc0 	cmp.w	r3, #1536	@ 0x600
 8004a64:	d033      	beq.n	8004ace <HAL_RCCEx_PeriphCLKConfig+0x2d2>
 8004a66:	f5b3 6fc0 	cmp.w	r3, #1536	@ 0x600
 8004a6a:	d828      	bhi.n	8004abe <HAL_RCCEx_PeriphCLKConfig+0x2c2>
 8004a6c:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8004a70:	d01a      	beq.n	8004aa8 <HAL_RCCEx_PeriphCLKConfig+0x2ac>
 8004a72:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8004a76:	d822      	bhi.n	8004abe <HAL_RCCEx_PeriphCLKConfig+0x2c2>
 8004a78:	2b00      	cmp	r3, #0
 8004a7a:	d003      	beq.n	8004a84 <HAL_RCCEx_PeriphCLKConfig+0x288>
 8004a7c:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8004a80:	d007      	beq.n	8004a92 <HAL_RCCEx_PeriphCLKConfig+0x296>
 8004a82:	e01c      	b.n	8004abe <HAL_RCCEx_PeriphCLKConfig+0x2c2>
    {
      case RCC_SAI2BCLKSOURCE_PLL:      /* PLL is used as clock source for SAI2B */
        /* Enable SAI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8004a84:	4b1a      	ldr	r3, [pc, #104]	@ (8004af0 <HAL_RCCEx_PeriphCLKConfig+0x2f4>)
 8004a86:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004a88:	4a19      	ldr	r2, [pc, #100]	@ (8004af0 <HAL_RCCEx_PeriphCLKConfig+0x2f4>)
 8004a8a:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8004a8e:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SAI2B clock source configuration done later after clock selection check */
        break;
 8004a90:	e01e      	b.n	8004ad0 <HAL_RCCEx_PeriphCLKConfig+0x2d4>

      case RCC_SAI2BCLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI2B */

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8004a92:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8004a96:	3308      	adds	r3, #8
 8004a98:	2100      	movs	r1, #0
 8004a9a:	4618      	mov	r0, r3
 8004a9c:	f001 fb2a 	bl	80060f4 <RCCEx_PLL2_Config>
 8004aa0:	4603      	mov	r3, r0
 8004aa2:	f887 311f 	strb.w	r3, [r7, #287]	@ 0x11f

        /* SAI2B clock source configuration done later after clock selection check */
        break;
 8004aa6:	e013      	b.n	8004ad0 <HAL_RCCEx_PeriphCLKConfig+0x2d4>

      case RCC_SAI2BCLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI2B */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 8004aa8:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8004aac:	3328      	adds	r3, #40	@ 0x28
 8004aae:	2100      	movs	r1, #0
 8004ab0:	4618      	mov	r0, r3
 8004ab2:	f001 fbd1 	bl	8006258 <RCCEx_PLL3_Config>
 8004ab6:	4603      	mov	r3, r0
 8004ab8:	f887 311f 	strb.w	r3, [r7, #287]	@ 0x11f

        /* SAI2B clock source configuration done later after clock selection check */
        break;
 8004abc:	e008      	b.n	8004ad0 <HAL_RCCEx_PeriphCLKConfig+0x2d4>
        /* SPDIF clock is used as source of SAI2B clock */
        /* SAI2B clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8004abe:	2301      	movs	r3, #1
 8004ac0:	f887 311f 	strb.w	r3, [r7, #287]	@ 0x11f
        break;
 8004ac4:	e004      	b.n	8004ad0 <HAL_RCCEx_PeriphCLKConfig+0x2d4>
        break;
 8004ac6:	bf00      	nop
 8004ac8:	e002      	b.n	8004ad0 <HAL_RCCEx_PeriphCLKConfig+0x2d4>
        break;
 8004aca:	bf00      	nop
 8004acc:	e000      	b.n	8004ad0 <HAL_RCCEx_PeriphCLKConfig+0x2d4>
        break;
 8004ace:	bf00      	nop
    }

    if (ret == HAL_OK)
 8004ad0:	f897 311f 	ldrb.w	r3, [r7, #287]	@ 0x11f
 8004ad4:	2b00      	cmp	r3, #0
 8004ad6:	d10d      	bne.n	8004af4 <HAL_RCCEx_PeriphCLKConfig+0x2f8>
    {
      /* Set the source of SAI2B clock*/
      __HAL_RCC_SAI2B_CONFIG(PeriphClkInit->Sai2BClockSelection);
 8004ad8:	4b05      	ldr	r3, [pc, #20]	@ (8004af0 <HAL_RCCEx_PeriphCLKConfig+0x2f4>)
 8004ada:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8004adc:	f423 6160 	bic.w	r1, r3, #3584	@ 0xe00
 8004ae0:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8004ae4:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8004ae6:	4a02      	ldr	r2, [pc, #8]	@ (8004af0 <HAL_RCCEx_PeriphCLKConfig+0x2f4>)
 8004ae8:	430b      	orrs	r3, r1
 8004aea:	6513      	str	r3, [r2, #80]	@ 0x50
 8004aec:	e006      	b.n	8004afc <HAL_RCCEx_PeriphCLKConfig+0x300>
 8004aee:	bf00      	nop
 8004af0:	58024400 	.word	0x58024400
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004af4:	f897 311f 	ldrb.w	r3, [r7, #287]	@ 0x11f
 8004af8:	f887 311e 	strb.w	r3, [r7, #286]	@ 0x11e
  }
#endif  /*QUADSPI*/

#if defined(OCTOSPI1) || defined(OCTOSPI2)
  /*---------------------------- OCTOSPI configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_OSPI) == RCC_PERIPHCLK_OSPI)
 8004afc:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8004b00:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004b04:	f002 7300 	and.w	r3, r2, #33554432	@ 0x2000000
 8004b08:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
 8004b0c:	2300      	movs	r3, #0
 8004b0e:	f8c7 30fc 	str.w	r3, [r7, #252]	@ 0xfc
 8004b12:	e9d7 123e 	ldrd	r1, r2, [r7, #248]	@ 0xf8
 8004b16:	460b      	mov	r3, r1
 8004b18:	4313      	orrs	r3, r2
 8004b1a:	d03a      	beq.n	8004b92 <HAL_RCCEx_PeriphCLKConfig+0x396>
  {
    switch (PeriphClkInit->OspiClockSelection)
 8004b1c:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8004b20:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8004b22:	2b30      	cmp	r3, #48	@ 0x30
 8004b24:	d01f      	beq.n	8004b66 <HAL_RCCEx_PeriphCLKConfig+0x36a>
 8004b26:	2b30      	cmp	r3, #48	@ 0x30
 8004b28:	d819      	bhi.n	8004b5e <HAL_RCCEx_PeriphCLKConfig+0x362>
 8004b2a:	2b20      	cmp	r3, #32
 8004b2c:	d00c      	beq.n	8004b48 <HAL_RCCEx_PeriphCLKConfig+0x34c>
 8004b2e:	2b20      	cmp	r3, #32
 8004b30:	d815      	bhi.n	8004b5e <HAL_RCCEx_PeriphCLKConfig+0x362>
 8004b32:	2b00      	cmp	r3, #0
 8004b34:	d019      	beq.n	8004b6a <HAL_RCCEx_PeriphCLKConfig+0x36e>
 8004b36:	2b10      	cmp	r3, #16
 8004b38:	d111      	bne.n	8004b5e <HAL_RCCEx_PeriphCLKConfig+0x362>
    {
      case RCC_OSPICLKSOURCE_PLL:      /* PLL is used as clock source for OSPI*/
        /* Enable OSPI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8004b3a:	4bae      	ldr	r3, [pc, #696]	@ (8004df4 <HAL_RCCEx_PeriphCLKConfig+0x5f8>)
 8004b3c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004b3e:	4aad      	ldr	r2, [pc, #692]	@ (8004df4 <HAL_RCCEx_PeriphCLKConfig+0x5f8>)
 8004b40:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8004b44:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* OSPI clock source configuration done later after clock selection check */
        break;
 8004b46:	e011      	b.n	8004b6c <HAL_RCCEx_PeriphCLKConfig+0x370>

      case RCC_OSPICLKSOURCE_PLL2: /* PLL2 is used as clock source for OSPI*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 8004b48:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8004b4c:	3308      	adds	r3, #8
 8004b4e:	2102      	movs	r1, #2
 8004b50:	4618      	mov	r0, r3
 8004b52:	f001 facf 	bl	80060f4 <RCCEx_PLL2_Config>
 8004b56:	4603      	mov	r3, r0
 8004b58:	f887 311f 	strb.w	r3, [r7, #287]	@ 0x11f

        /* OSPI clock source configuration done later after clock selection check */
        break;
 8004b5c:	e006      	b.n	8004b6c <HAL_RCCEx_PeriphCLKConfig+0x370>
      case RCC_OSPICLKSOURCE_HCLK:
        /* HCLK clock selected as OSPI kernel peripheral clock */
        break;

      default:
        ret = HAL_ERROR;
 8004b5e:	2301      	movs	r3, #1
 8004b60:	f887 311f 	strb.w	r3, [r7, #287]	@ 0x11f
        break;
 8004b64:	e002      	b.n	8004b6c <HAL_RCCEx_PeriphCLKConfig+0x370>
        break;
 8004b66:	bf00      	nop
 8004b68:	e000      	b.n	8004b6c <HAL_RCCEx_PeriphCLKConfig+0x370>
        break;
 8004b6a:	bf00      	nop
    }

    if (ret == HAL_OK)
 8004b6c:	f897 311f 	ldrb.w	r3, [r7, #287]	@ 0x11f
 8004b70:	2b00      	cmp	r3, #0
 8004b72:	d10a      	bne.n	8004b8a <HAL_RCCEx_PeriphCLKConfig+0x38e>
    {
      /* Set the source of OSPI clock*/
      __HAL_RCC_OSPI_CONFIG(PeriphClkInit->OspiClockSelection);
 8004b74:	4b9f      	ldr	r3, [pc, #636]	@ (8004df4 <HAL_RCCEx_PeriphCLKConfig+0x5f8>)
 8004b76:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8004b78:	f023 0130 	bic.w	r1, r3, #48	@ 0x30
 8004b7c:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8004b80:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8004b82:	4a9c      	ldr	r2, [pc, #624]	@ (8004df4 <HAL_RCCEx_PeriphCLKConfig+0x5f8>)
 8004b84:	430b      	orrs	r3, r1
 8004b86:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8004b88:	e003      	b.n	8004b92 <HAL_RCCEx_PeriphCLKConfig+0x396>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004b8a:	f897 311f 	ldrb.w	r3, [r7, #287]	@ 0x11f
 8004b8e:	f887 311e 	strb.w	r3, [r7, #286]	@ 0x11e
    }
  }
#endif  /*OCTOSPI*/

  /*---------------------------- SPI1/2/3 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI123) == RCC_PERIPHCLK_SPI123)
 8004b92:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8004b96:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004b9a:	f402 5380 	and.w	r3, r2, #4096	@ 0x1000
 8004b9e:	f8c7 30f0 	str.w	r3, [r7, #240]	@ 0xf0
 8004ba2:	2300      	movs	r3, #0
 8004ba4:	f8c7 30f4 	str.w	r3, [r7, #244]	@ 0xf4
 8004ba8:	e9d7 123c 	ldrd	r1, r2, [r7, #240]	@ 0xf0
 8004bac:	460b      	mov	r3, r1
 8004bae:	4313      	orrs	r3, r2
 8004bb0:	d051      	beq.n	8004c56 <HAL_RCCEx_PeriphCLKConfig+0x45a>
  {
    switch (PeriphClkInit->Spi123ClockSelection)
 8004bb2:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8004bb6:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8004bb8:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8004bbc:	d035      	beq.n	8004c2a <HAL_RCCEx_PeriphCLKConfig+0x42e>
 8004bbe:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8004bc2:	d82e      	bhi.n	8004c22 <HAL_RCCEx_PeriphCLKConfig+0x426>
 8004bc4:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 8004bc8:	d031      	beq.n	8004c2e <HAL_RCCEx_PeriphCLKConfig+0x432>
 8004bca:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 8004bce:	d828      	bhi.n	8004c22 <HAL_RCCEx_PeriphCLKConfig+0x426>
 8004bd0:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8004bd4:	d01a      	beq.n	8004c0c <HAL_RCCEx_PeriphCLKConfig+0x410>
 8004bd6:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8004bda:	d822      	bhi.n	8004c22 <HAL_RCCEx_PeriphCLKConfig+0x426>
 8004bdc:	2b00      	cmp	r3, #0
 8004bde:	d003      	beq.n	8004be8 <HAL_RCCEx_PeriphCLKConfig+0x3ec>
 8004be0:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8004be4:	d007      	beq.n	8004bf6 <HAL_RCCEx_PeriphCLKConfig+0x3fa>
 8004be6:	e01c      	b.n	8004c22 <HAL_RCCEx_PeriphCLKConfig+0x426>
    {
      case RCC_SPI123CLKSOURCE_PLL:      /* PLL is used as clock source for SPI1/2/3 */
        /* Enable SPI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8004be8:	4b82      	ldr	r3, [pc, #520]	@ (8004df4 <HAL_RCCEx_PeriphCLKConfig+0x5f8>)
 8004bea:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004bec:	4a81      	ldr	r2, [pc, #516]	@ (8004df4 <HAL_RCCEx_PeriphCLKConfig+0x5f8>)
 8004bee:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8004bf2:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SPI1/2/3 clock source configuration done later after clock selection check */
        break;
 8004bf4:	e01c      	b.n	8004c30 <HAL_RCCEx_PeriphCLKConfig+0x434>

      case RCC_SPI123CLKSOURCE_PLL2: /* PLL2 is used as clock source for SPI1/2/3 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8004bf6:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8004bfa:	3308      	adds	r3, #8
 8004bfc:	2100      	movs	r1, #0
 8004bfe:	4618      	mov	r0, r3
 8004c00:	f001 fa78 	bl	80060f4 <RCCEx_PLL2_Config>
 8004c04:	4603      	mov	r3, r0
 8004c06:	f887 311f 	strb.w	r3, [r7, #287]	@ 0x11f

        /* SPI1/2/3 clock source configuration done later after clock selection check */
        break;
 8004c0a:	e011      	b.n	8004c30 <HAL_RCCEx_PeriphCLKConfig+0x434>

      case RCC_SPI123CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPI1/2/3 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 8004c0c:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8004c10:	3328      	adds	r3, #40	@ 0x28
 8004c12:	2100      	movs	r1, #0
 8004c14:	4618      	mov	r0, r3
 8004c16:	f001 fb1f 	bl	8006258 <RCCEx_PLL3_Config>
 8004c1a:	4603      	mov	r3, r0
 8004c1c:	f887 311f 	strb.w	r3, [r7, #287]	@ 0x11f

        /* SPI1/2/3 clock source configuration done later after clock selection check */
        break;
 8004c20:	e006      	b.n	8004c30 <HAL_RCCEx_PeriphCLKConfig+0x434>
        /* HSI, HSE, or CSI oscillator is used as source of SPI1/2/3 clock */
        /* SPI1/2/3 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8004c22:	2301      	movs	r3, #1
 8004c24:	f887 311f 	strb.w	r3, [r7, #287]	@ 0x11f
        break;
 8004c28:	e002      	b.n	8004c30 <HAL_RCCEx_PeriphCLKConfig+0x434>
        break;
 8004c2a:	bf00      	nop
 8004c2c:	e000      	b.n	8004c30 <HAL_RCCEx_PeriphCLKConfig+0x434>
        break;
 8004c2e:	bf00      	nop
    }

    if (ret == HAL_OK)
 8004c30:	f897 311f 	ldrb.w	r3, [r7, #287]	@ 0x11f
 8004c34:	2b00      	cmp	r3, #0
 8004c36:	d10a      	bne.n	8004c4e <HAL_RCCEx_PeriphCLKConfig+0x452>
    {
      /* Set the source of SPI1/2/3 clock*/
      __HAL_RCC_SPI123_CONFIG(PeriphClkInit->Spi123ClockSelection);
 8004c38:	4b6e      	ldr	r3, [pc, #440]	@ (8004df4 <HAL_RCCEx_PeriphCLKConfig+0x5f8>)
 8004c3a:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8004c3c:	f423 41e0 	bic.w	r1, r3, #28672	@ 0x7000
 8004c40:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8004c44:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8004c46:	4a6b      	ldr	r2, [pc, #428]	@ (8004df4 <HAL_RCCEx_PeriphCLKConfig+0x5f8>)
 8004c48:	430b      	orrs	r3, r1
 8004c4a:	6513      	str	r3, [r2, #80]	@ 0x50
 8004c4c:	e003      	b.n	8004c56 <HAL_RCCEx_PeriphCLKConfig+0x45a>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004c4e:	f897 311f 	ldrb.w	r3, [r7, #287]	@ 0x11f
 8004c52:	f887 311e 	strb.w	r3, [r7, #286]	@ 0x11e
    }
  }

  /*---------------------------- SPI4/5 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI45) == RCC_PERIPHCLK_SPI45)
 8004c56:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8004c5a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004c5e:	f402 5300 	and.w	r3, r2, #8192	@ 0x2000
 8004c62:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
 8004c66:	2300      	movs	r3, #0
 8004c68:	f8c7 30ec 	str.w	r3, [r7, #236]	@ 0xec
 8004c6c:	e9d7 123a 	ldrd	r1, r2, [r7, #232]	@ 0xe8
 8004c70:	460b      	mov	r3, r1
 8004c72:	4313      	orrs	r3, r2
 8004c74:	d053      	beq.n	8004d1e <HAL_RCCEx_PeriphCLKConfig+0x522>
  {
    switch (PeriphClkInit->Spi45ClockSelection)
 8004c76:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8004c7a:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8004c7c:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8004c80:	d033      	beq.n	8004cea <HAL_RCCEx_PeriphCLKConfig+0x4ee>
 8004c82:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8004c86:	d82c      	bhi.n	8004ce2 <HAL_RCCEx_PeriphCLKConfig+0x4e6>
 8004c88:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 8004c8c:	d02f      	beq.n	8004cee <HAL_RCCEx_PeriphCLKConfig+0x4f2>
 8004c8e:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 8004c92:	d826      	bhi.n	8004ce2 <HAL_RCCEx_PeriphCLKConfig+0x4e6>
 8004c94:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 8004c98:	d02b      	beq.n	8004cf2 <HAL_RCCEx_PeriphCLKConfig+0x4f6>
 8004c9a:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 8004c9e:	d820      	bhi.n	8004ce2 <HAL_RCCEx_PeriphCLKConfig+0x4e6>
 8004ca0:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8004ca4:	d012      	beq.n	8004ccc <HAL_RCCEx_PeriphCLKConfig+0x4d0>
 8004ca6:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8004caa:	d81a      	bhi.n	8004ce2 <HAL_RCCEx_PeriphCLKConfig+0x4e6>
 8004cac:	2b00      	cmp	r3, #0
 8004cae:	d022      	beq.n	8004cf6 <HAL_RCCEx_PeriphCLKConfig+0x4fa>
 8004cb0:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8004cb4:	d115      	bne.n	8004ce2 <HAL_RCCEx_PeriphCLKConfig+0x4e6>
        /* SPI4/5 clock source configuration done later after clock selection check */
        break;

      case RCC_SPI45CLKSOURCE_PLL2: /* PLL2 is used as clock source for SPI4/5 */

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 8004cb6:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8004cba:	3308      	adds	r3, #8
 8004cbc:	2101      	movs	r1, #1
 8004cbe:	4618      	mov	r0, r3
 8004cc0:	f001 fa18 	bl	80060f4 <RCCEx_PLL2_Config>
 8004cc4:	4603      	mov	r3, r0
 8004cc6:	f887 311f 	strb.w	r3, [r7, #287]	@ 0x11f

        /* SPI4/5 clock source configuration done later after clock selection check */
        break;
 8004cca:	e015      	b.n	8004cf8 <HAL_RCCEx_PeriphCLKConfig+0x4fc>
      case RCC_SPI45CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPI4/5 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 8004ccc:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8004cd0:	3328      	adds	r3, #40	@ 0x28
 8004cd2:	2101      	movs	r1, #1
 8004cd4:	4618      	mov	r0, r3
 8004cd6:	f001 fabf 	bl	8006258 <RCCEx_PLL3_Config>
 8004cda:	4603      	mov	r3, r0
 8004cdc:	f887 311f 	strb.w	r3, [r7, #287]	@ 0x11f
        /* SPI4/5 clock source configuration done later after clock selection check */
        break;
 8004ce0:	e00a      	b.n	8004cf8 <HAL_RCCEx_PeriphCLKConfig+0x4fc>
        /* HSE,  oscillator is used as source of SPI4/5 clock */
        /* SPI4/5 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8004ce2:	2301      	movs	r3, #1
 8004ce4:	f887 311f 	strb.w	r3, [r7, #287]	@ 0x11f
        break;
 8004ce8:	e006      	b.n	8004cf8 <HAL_RCCEx_PeriphCLKConfig+0x4fc>
        break;
 8004cea:	bf00      	nop
 8004cec:	e004      	b.n	8004cf8 <HAL_RCCEx_PeriphCLKConfig+0x4fc>
        break;
 8004cee:	bf00      	nop
 8004cf0:	e002      	b.n	8004cf8 <HAL_RCCEx_PeriphCLKConfig+0x4fc>
        break;
 8004cf2:	bf00      	nop
 8004cf4:	e000      	b.n	8004cf8 <HAL_RCCEx_PeriphCLKConfig+0x4fc>
        break;
 8004cf6:	bf00      	nop
    }

    if (ret == HAL_OK)
 8004cf8:	f897 311f 	ldrb.w	r3, [r7, #287]	@ 0x11f
 8004cfc:	2b00      	cmp	r3, #0
 8004cfe:	d10a      	bne.n	8004d16 <HAL_RCCEx_PeriphCLKConfig+0x51a>
    {
      /* Set the source of SPI4/5 clock*/
      __HAL_RCC_SPI45_CONFIG(PeriphClkInit->Spi45ClockSelection);
 8004d00:	4b3c      	ldr	r3, [pc, #240]	@ (8004df4 <HAL_RCCEx_PeriphCLKConfig+0x5f8>)
 8004d02:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8004d04:	f423 21e0 	bic.w	r1, r3, #458752	@ 0x70000
 8004d08:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8004d0c:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8004d0e:	4a39      	ldr	r2, [pc, #228]	@ (8004df4 <HAL_RCCEx_PeriphCLKConfig+0x5f8>)
 8004d10:	430b      	orrs	r3, r1
 8004d12:	6513      	str	r3, [r2, #80]	@ 0x50
 8004d14:	e003      	b.n	8004d1e <HAL_RCCEx_PeriphCLKConfig+0x522>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004d16:	f897 311f 	ldrb.w	r3, [r7, #287]	@ 0x11f
 8004d1a:	f887 311e 	strb.w	r3, [r7, #286]	@ 0x11e
    }
  }

  /*---------------------------- SPI6 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI6) == RCC_PERIPHCLK_SPI6)
 8004d1e:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8004d22:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004d26:	f402 4380 	and.w	r3, r2, #16384	@ 0x4000
 8004d2a:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
 8004d2e:	2300      	movs	r3, #0
 8004d30:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
 8004d34:	e9d7 1238 	ldrd	r1, r2, [r7, #224]	@ 0xe0
 8004d38:	460b      	mov	r3, r1
 8004d3a:	4313      	orrs	r3, r2
 8004d3c:	d060      	beq.n	8004e00 <HAL_RCCEx_PeriphCLKConfig+0x604>
  {
    switch (PeriphClkInit->Spi6ClockSelection)
 8004d3e:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8004d42:	f8d3 30b0 	ldr.w	r3, [r3, #176]	@ 0xb0
 8004d46:	f1b3 4fc0 	cmp.w	r3, #1610612736	@ 0x60000000
 8004d4a:	d039      	beq.n	8004dc0 <HAL_RCCEx_PeriphCLKConfig+0x5c4>
 8004d4c:	f1b3 4fc0 	cmp.w	r3, #1610612736	@ 0x60000000
 8004d50:	d832      	bhi.n	8004db8 <HAL_RCCEx_PeriphCLKConfig+0x5bc>
 8004d52:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8004d56:	d035      	beq.n	8004dc4 <HAL_RCCEx_PeriphCLKConfig+0x5c8>
 8004d58:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8004d5c:	d82c      	bhi.n	8004db8 <HAL_RCCEx_PeriphCLKConfig+0x5bc>
 8004d5e:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8004d62:	d031      	beq.n	8004dc8 <HAL_RCCEx_PeriphCLKConfig+0x5cc>
 8004d64:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8004d68:	d826      	bhi.n	8004db8 <HAL_RCCEx_PeriphCLKConfig+0x5bc>
 8004d6a:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 8004d6e:	d02d      	beq.n	8004dcc <HAL_RCCEx_PeriphCLKConfig+0x5d0>
 8004d70:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 8004d74:	d820      	bhi.n	8004db8 <HAL_RCCEx_PeriphCLKConfig+0x5bc>
 8004d76:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8004d7a:	d012      	beq.n	8004da2 <HAL_RCCEx_PeriphCLKConfig+0x5a6>
 8004d7c:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8004d80:	d81a      	bhi.n	8004db8 <HAL_RCCEx_PeriphCLKConfig+0x5bc>
 8004d82:	2b00      	cmp	r3, #0
 8004d84:	d024      	beq.n	8004dd0 <HAL_RCCEx_PeriphCLKConfig+0x5d4>
 8004d86:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8004d8a:	d115      	bne.n	8004db8 <HAL_RCCEx_PeriphCLKConfig+0x5bc>
        /* SPI6 clock source configuration done later after clock selection check */
        break;

      case RCC_SPI6CLKSOURCE_PLL2: /* PLL2 is used as clock source for SPI6*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 8004d8c:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8004d90:	3308      	adds	r3, #8
 8004d92:	2101      	movs	r1, #1
 8004d94:	4618      	mov	r0, r3
 8004d96:	f001 f9ad 	bl	80060f4 <RCCEx_PLL2_Config>
 8004d9a:	4603      	mov	r3, r0
 8004d9c:	f887 311f 	strb.w	r3, [r7, #287]	@ 0x11f

        /* SPI6 clock source configuration done later after clock selection check */
        break;
 8004da0:	e017      	b.n	8004dd2 <HAL_RCCEx_PeriphCLKConfig+0x5d6>
      case RCC_SPI6CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPI6*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 8004da2:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8004da6:	3328      	adds	r3, #40	@ 0x28
 8004da8:	2101      	movs	r1, #1
 8004daa:	4618      	mov	r0, r3
 8004dac:	f001 fa54 	bl	8006258 <RCCEx_PLL3_Config>
 8004db0:	4603      	mov	r3, r0
 8004db2:	f887 311f 	strb.w	r3, [r7, #287]	@ 0x11f
        /* SPI6 clock source configuration done later after clock selection check */
        break;
 8004db6:	e00c      	b.n	8004dd2 <HAL_RCCEx_PeriphCLKConfig+0x5d6>
        /* SPI6 clock source configuration done later after clock selection check */
        break;
#endif

      default:
        ret = HAL_ERROR;
 8004db8:	2301      	movs	r3, #1
 8004dba:	f887 311f 	strb.w	r3, [r7, #287]	@ 0x11f
        break;
 8004dbe:	e008      	b.n	8004dd2 <HAL_RCCEx_PeriphCLKConfig+0x5d6>
        break;
 8004dc0:	bf00      	nop
 8004dc2:	e006      	b.n	8004dd2 <HAL_RCCEx_PeriphCLKConfig+0x5d6>
        break;
 8004dc4:	bf00      	nop
 8004dc6:	e004      	b.n	8004dd2 <HAL_RCCEx_PeriphCLKConfig+0x5d6>
        break;
 8004dc8:	bf00      	nop
 8004dca:	e002      	b.n	8004dd2 <HAL_RCCEx_PeriphCLKConfig+0x5d6>
        break;
 8004dcc:	bf00      	nop
 8004dce:	e000      	b.n	8004dd2 <HAL_RCCEx_PeriphCLKConfig+0x5d6>
        break;
 8004dd0:	bf00      	nop
    }

    if (ret == HAL_OK)
 8004dd2:	f897 311f 	ldrb.w	r3, [r7, #287]	@ 0x11f
 8004dd6:	2b00      	cmp	r3, #0
 8004dd8:	d10e      	bne.n	8004df8 <HAL_RCCEx_PeriphCLKConfig+0x5fc>
    {
      /* Set the source of SPI6 clock*/
      __HAL_RCC_SPI6_CONFIG(PeriphClkInit->Spi6ClockSelection);
 8004dda:	4b06      	ldr	r3, [pc, #24]	@ (8004df4 <HAL_RCCEx_PeriphCLKConfig+0x5f8>)
 8004ddc:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004dde:	f023 41e0 	bic.w	r1, r3, #1879048192	@ 0x70000000
 8004de2:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8004de6:	f8d3 30b0 	ldr.w	r3, [r3, #176]	@ 0xb0
 8004dea:	4a02      	ldr	r2, [pc, #8]	@ (8004df4 <HAL_RCCEx_PeriphCLKConfig+0x5f8>)
 8004dec:	430b      	orrs	r3, r1
 8004dee:	6593      	str	r3, [r2, #88]	@ 0x58
 8004df0:	e006      	b.n	8004e00 <HAL_RCCEx_PeriphCLKConfig+0x604>
 8004df2:	bf00      	nop
 8004df4:	58024400 	.word	0x58024400
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004df8:	f897 311f 	ldrb.w	r3, [r7, #287]	@ 0x11f
 8004dfc:	f887 311e 	strb.w	r3, [r7, #286]	@ 0x11e
  }
#endif /*DSI*/

#if defined(FDCAN1) || defined(FDCAN2)
  /*---------------------------- FDCAN configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FDCAN) == RCC_PERIPHCLK_FDCAN)
 8004e00:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8004e04:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004e08:	f402 4300 	and.w	r3, r2, #32768	@ 0x8000
 8004e0c:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
 8004e10:	2300      	movs	r3, #0
 8004e12:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
 8004e16:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	@ 0xd8
 8004e1a:	460b      	mov	r3, r1
 8004e1c:	4313      	orrs	r3, r2
 8004e1e:	d037      	beq.n	8004e90 <HAL_RCCEx_PeriphCLKConfig+0x694>
  {
    switch (PeriphClkInit->FdcanClockSelection)
 8004e20:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8004e24:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8004e26:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8004e2a:	d00e      	beq.n	8004e4a <HAL_RCCEx_PeriphCLKConfig+0x64e>
 8004e2c:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8004e30:	d816      	bhi.n	8004e60 <HAL_RCCEx_PeriphCLKConfig+0x664>
 8004e32:	2b00      	cmp	r3, #0
 8004e34:	d018      	beq.n	8004e68 <HAL_RCCEx_PeriphCLKConfig+0x66c>
 8004e36:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8004e3a:	d111      	bne.n	8004e60 <HAL_RCCEx_PeriphCLKConfig+0x664>
    {
      case RCC_FDCANCLKSOURCE_PLL:      /* PLL is used as clock source for FDCAN*/
        /* Enable FDCAN Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8004e3c:	4bc4      	ldr	r3, [pc, #784]	@ (8005150 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 8004e3e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004e40:	4ac3      	ldr	r2, [pc, #780]	@ (8005150 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 8004e42:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8004e46:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* FDCAN clock source configuration done later after clock selection check */
        break;
 8004e48:	e00f      	b.n	8004e6a <HAL_RCCEx_PeriphCLKConfig+0x66e>

      case RCC_FDCANCLKSOURCE_PLL2: /* PLL2 is used as clock source for FDCAN*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 8004e4a:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8004e4e:	3308      	adds	r3, #8
 8004e50:	2101      	movs	r1, #1
 8004e52:	4618      	mov	r0, r3
 8004e54:	f001 f94e 	bl	80060f4 <RCCEx_PLL2_Config>
 8004e58:	4603      	mov	r3, r0
 8004e5a:	f887 311f 	strb.w	r3, [r7, #287]	@ 0x11f

        /* FDCAN clock source configuration done later after clock selection check */
        break;
 8004e5e:	e004      	b.n	8004e6a <HAL_RCCEx_PeriphCLKConfig+0x66e>
        /* HSE is used as clock source for FDCAN*/
        /* FDCAN clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8004e60:	2301      	movs	r3, #1
 8004e62:	f887 311f 	strb.w	r3, [r7, #287]	@ 0x11f
        break;
 8004e66:	e000      	b.n	8004e6a <HAL_RCCEx_PeriphCLKConfig+0x66e>
        break;
 8004e68:	bf00      	nop
    }

    if (ret == HAL_OK)
 8004e6a:	f897 311f 	ldrb.w	r3, [r7, #287]	@ 0x11f
 8004e6e:	2b00      	cmp	r3, #0
 8004e70:	d10a      	bne.n	8004e88 <HAL_RCCEx_PeriphCLKConfig+0x68c>
    {
      /* Set the source of FDCAN clock*/
      __HAL_RCC_FDCAN_CONFIG(PeriphClkInit->FdcanClockSelection);
 8004e72:	4bb7      	ldr	r3, [pc, #732]	@ (8005150 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 8004e74:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8004e76:	f023 5140 	bic.w	r1, r3, #805306368	@ 0x30000000
 8004e7a:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8004e7e:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8004e80:	4ab3      	ldr	r2, [pc, #716]	@ (8005150 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 8004e82:	430b      	orrs	r3, r1
 8004e84:	6513      	str	r3, [r2, #80]	@ 0x50
 8004e86:	e003      	b.n	8004e90 <HAL_RCCEx_PeriphCLKConfig+0x694>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004e88:	f897 311f 	ldrb.w	r3, [r7, #287]	@ 0x11f
 8004e8c:	f887 311e 	strb.w	r3, [r7, #286]	@ 0x11e
    }
  }
#endif /*FDCAN1 || FDCAN2*/

  /*---------------------------- FMC configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FMC) == RCC_PERIPHCLK_FMC)
 8004e90:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8004e94:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004e98:	f002 7380 	and.w	r3, r2, #16777216	@ 0x1000000
 8004e9c:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 8004ea0:	2300      	movs	r3, #0
 8004ea2:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
 8004ea6:	e9d7 1234 	ldrd	r1, r2, [r7, #208]	@ 0xd0
 8004eaa:	460b      	mov	r3, r1
 8004eac:	4313      	orrs	r3, r2
 8004eae:	d039      	beq.n	8004f24 <HAL_RCCEx_PeriphCLKConfig+0x728>
  {
    switch (PeriphClkInit->FmcClockSelection)
 8004eb0:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8004eb4:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8004eb6:	2b03      	cmp	r3, #3
 8004eb8:	d81c      	bhi.n	8004ef4 <HAL_RCCEx_PeriphCLKConfig+0x6f8>
 8004eba:	a201      	add	r2, pc, #4	@ (adr r2, 8004ec0 <HAL_RCCEx_PeriphCLKConfig+0x6c4>)
 8004ebc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004ec0:	08004efd 	.word	0x08004efd
 8004ec4:	08004ed1 	.word	0x08004ed1
 8004ec8:	08004edf 	.word	0x08004edf
 8004ecc:	08004efd 	.word	0x08004efd
    {
      case RCC_FMCCLKSOURCE_PLL:      /* PLL is used as clock source for FMC*/
        /* Enable FMC Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8004ed0:	4b9f      	ldr	r3, [pc, #636]	@ (8005150 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 8004ed2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004ed4:	4a9e      	ldr	r2, [pc, #632]	@ (8005150 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 8004ed6:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8004eda:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* FMC clock source configuration done later after clock selection check */
        break;
 8004edc:	e00f      	b.n	8004efe <HAL_RCCEx_PeriphCLKConfig+0x702>

      case RCC_FMCCLKSOURCE_PLL2: /* PLL2 is used as clock source for FMC*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 8004ede:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8004ee2:	3308      	adds	r3, #8
 8004ee4:	2102      	movs	r1, #2
 8004ee6:	4618      	mov	r0, r3
 8004ee8:	f001 f904 	bl	80060f4 <RCCEx_PLL2_Config>
 8004eec:	4603      	mov	r3, r0
 8004eee:	f887 311f 	strb.w	r3, [r7, #287]	@ 0x11f

        /* FMC clock source configuration done later after clock selection check */
        break;
 8004ef2:	e004      	b.n	8004efe <HAL_RCCEx_PeriphCLKConfig+0x702>
      case RCC_FMCCLKSOURCE_HCLK:
        /* D1/CD HCLK  clock selected as FMC kernel peripheral clock */
        break;

      default:
        ret = HAL_ERROR;
 8004ef4:	2301      	movs	r3, #1
 8004ef6:	f887 311f 	strb.w	r3, [r7, #287]	@ 0x11f
        break;
 8004efa:	e000      	b.n	8004efe <HAL_RCCEx_PeriphCLKConfig+0x702>
        break;
 8004efc:	bf00      	nop
    }

    if (ret == HAL_OK)
 8004efe:	f897 311f 	ldrb.w	r3, [r7, #287]	@ 0x11f
 8004f02:	2b00      	cmp	r3, #0
 8004f04:	d10a      	bne.n	8004f1c <HAL_RCCEx_PeriphCLKConfig+0x720>
    {
      /* Set the source of FMC clock*/
      __HAL_RCC_FMC_CONFIG(PeriphClkInit->FmcClockSelection);
 8004f06:	4b92      	ldr	r3, [pc, #584]	@ (8005150 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 8004f08:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8004f0a:	f023 0103 	bic.w	r1, r3, #3
 8004f0e:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8004f12:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8004f14:	4a8e      	ldr	r2, [pc, #568]	@ (8005150 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 8004f16:	430b      	orrs	r3, r1
 8004f18:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8004f1a:	e003      	b.n	8004f24 <HAL_RCCEx_PeriphCLKConfig+0x728>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004f1c:	f897 311f 	ldrb.w	r3, [r7, #287]	@ 0x11f
 8004f20:	f887 311e 	strb.w	r3, [r7, #286]	@ 0x11e
    }
  }

  /*---------------------------- RTC configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8004f24:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8004f28:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004f2c:	f402 0380 	and.w	r3, r2, #4194304	@ 0x400000
 8004f30:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 8004f34:	2300      	movs	r3, #0
 8004f36:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
 8004f3a:	e9d7 1232 	ldrd	r1, r2, [r7, #200]	@ 0xc8
 8004f3e:	460b      	mov	r3, r1
 8004f40:	4313      	orrs	r3, r2
 8004f42:	f000 8099 	beq.w	8005078 <HAL_RCCEx_PeriphCLKConfig+0x87c>
  {
    /* check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8004f46:	4b83      	ldr	r3, [pc, #524]	@ (8005154 <HAL_RCCEx_PeriphCLKConfig+0x958>)
 8004f48:	681b      	ldr	r3, [r3, #0]
 8004f4a:	4a82      	ldr	r2, [pc, #520]	@ (8005154 <HAL_RCCEx_PeriphCLKConfig+0x958>)
 8004f4c:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8004f50:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 8004f52:	f7fc fdcd 	bl	8001af0 <HAL_GetTick>
 8004f56:	f8c7 0118 	str.w	r0, [r7, #280]	@ 0x118

    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8004f5a:	e00b      	b.n	8004f74 <HAL_RCCEx_PeriphCLKConfig+0x778>
    {
      if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8004f5c:	f7fc fdc8 	bl	8001af0 <HAL_GetTick>
 8004f60:	4602      	mov	r2, r0
 8004f62:	f8d7 3118 	ldr.w	r3, [r7, #280]	@ 0x118
 8004f66:	1ad3      	subs	r3, r2, r3
 8004f68:	2b64      	cmp	r3, #100	@ 0x64
 8004f6a:	d903      	bls.n	8004f74 <HAL_RCCEx_PeriphCLKConfig+0x778>
      {
        ret = HAL_TIMEOUT;
 8004f6c:	2303      	movs	r3, #3
 8004f6e:	f887 311f 	strb.w	r3, [r7, #287]	@ 0x11f
        break;
 8004f72:	e005      	b.n	8004f80 <HAL_RCCEx_PeriphCLKConfig+0x784>
    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8004f74:	4b77      	ldr	r3, [pc, #476]	@ (8005154 <HAL_RCCEx_PeriphCLKConfig+0x958>)
 8004f76:	681b      	ldr	r3, [r3, #0]
 8004f78:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004f7c:	2b00      	cmp	r3, #0
 8004f7e:	d0ed      	beq.n	8004f5c <HAL_RCCEx_PeriphCLKConfig+0x760>
      }
    }

    if (ret == HAL_OK)
 8004f80:	f897 311f 	ldrb.w	r3, [r7, #287]	@ 0x11f
 8004f84:	2b00      	cmp	r3, #0
 8004f86:	d173      	bne.n	8005070 <HAL_RCCEx_PeriphCLKConfig+0x874>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified */
      if ((RCC->BDCR & RCC_BDCR_RTCSEL) != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL))
 8004f88:	4b71      	ldr	r3, [pc, #452]	@ (8005150 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 8004f8a:	6f1a      	ldr	r2, [r3, #112]	@ 0x70
 8004f8c:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8004f90:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 8004f94:	4053      	eors	r3, r2
 8004f96:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8004f9a:	2b00      	cmp	r3, #0
 8004f9c:	d015      	beq.n	8004fca <HAL_RCCEx_PeriphCLKConfig+0x7ce>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpreg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8004f9e:	4b6c      	ldr	r3, [pc, #432]	@ (8005150 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 8004fa0:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004fa2:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8004fa6:	f8c7 3114 	str.w	r3, [r7, #276]	@ 0x114
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 8004faa:	4b69      	ldr	r3, [pc, #420]	@ (8005150 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 8004fac:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004fae:	4a68      	ldr	r2, [pc, #416]	@ (8005150 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 8004fb0:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8004fb4:	6713      	str	r3, [r2, #112]	@ 0x70
        __HAL_RCC_BACKUPRESET_RELEASE();
 8004fb6:	4b66      	ldr	r3, [pc, #408]	@ (8005150 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 8004fb8:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004fba:	4a65      	ldr	r2, [pc, #404]	@ (8005150 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 8004fbc:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8004fc0:	6713      	str	r3, [r2, #112]	@ 0x70
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpreg;
 8004fc2:	4a63      	ldr	r2, [pc, #396]	@ (8005150 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 8004fc4:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004fc8:	6713      	str	r3, [r2, #112]	@ 0x70
      }

      /* If LSE is selected as RTC clock source (and enabled prior to Backup Domain reset), wait for LSE reactivation */
      if (PeriphClkInit->RTCClockSelection == RCC_RTCCLKSOURCE_LSE)
 8004fca:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8004fce:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 8004fd2:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8004fd6:	d118      	bne.n	800500a <HAL_RCCEx_PeriphCLKConfig+0x80e>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004fd8:	f7fc fd8a 	bl	8001af0 <HAL_GetTick>
 8004fdc:	f8c7 0118 	str.w	r0, [r7, #280]	@ 0x118

        /* Wait till LSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8004fe0:	e00d      	b.n	8004ffe <HAL_RCCEx_PeriphCLKConfig+0x802>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8004fe2:	f7fc fd85 	bl	8001af0 <HAL_GetTick>
 8004fe6:	4602      	mov	r2, r0
 8004fe8:	f8d7 3118 	ldr.w	r3, [r7, #280]	@ 0x118
 8004fec:	1ad2      	subs	r2, r2, r3
 8004fee:	f241 3388 	movw	r3, #5000	@ 0x1388
 8004ff2:	429a      	cmp	r2, r3
 8004ff4:	d903      	bls.n	8004ffe <HAL_RCCEx_PeriphCLKConfig+0x802>
          {
            ret = HAL_TIMEOUT;
 8004ff6:	2303      	movs	r3, #3
 8004ff8:	f887 311f 	strb.w	r3, [r7, #287]	@ 0x11f
            break;
 8004ffc:	e005      	b.n	800500a <HAL_RCCEx_PeriphCLKConfig+0x80e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8004ffe:	4b54      	ldr	r3, [pc, #336]	@ (8005150 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 8005000:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8005002:	f003 0302 	and.w	r3, r3, #2
 8005006:	2b00      	cmp	r3, #0
 8005008:	d0eb      	beq.n	8004fe2 <HAL_RCCEx_PeriphCLKConfig+0x7e6>
          }
        }
      }

      if (ret == HAL_OK)
 800500a:	f897 311f 	ldrb.w	r3, [r7, #287]	@ 0x11f
 800500e:	2b00      	cmp	r3, #0
 8005010:	d129      	bne.n	8005066 <HAL_RCCEx_PeriphCLKConfig+0x86a>
      {
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8005012:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8005016:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 800501a:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800501e:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8005022:	d10e      	bne.n	8005042 <HAL_RCCEx_PeriphCLKConfig+0x846>
 8005024:	4b4a      	ldr	r3, [pc, #296]	@ (8005150 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 8005026:	691b      	ldr	r3, [r3, #16]
 8005028:	f423 517c 	bic.w	r1, r3, #16128	@ 0x3f00
 800502c:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8005030:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 8005034:	091a      	lsrs	r2, r3, #4
 8005036:	4b48      	ldr	r3, [pc, #288]	@ (8005158 <HAL_RCCEx_PeriphCLKConfig+0x95c>)
 8005038:	4013      	ands	r3, r2
 800503a:	4a45      	ldr	r2, [pc, #276]	@ (8005150 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 800503c:	430b      	orrs	r3, r1
 800503e:	6113      	str	r3, [r2, #16]
 8005040:	e005      	b.n	800504e <HAL_RCCEx_PeriphCLKConfig+0x852>
 8005042:	4b43      	ldr	r3, [pc, #268]	@ (8005150 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 8005044:	691b      	ldr	r3, [r3, #16]
 8005046:	4a42      	ldr	r2, [pc, #264]	@ (8005150 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 8005048:	f423 537c 	bic.w	r3, r3, #16128	@ 0x3f00
 800504c:	6113      	str	r3, [r2, #16]
 800504e:	4b40      	ldr	r3, [pc, #256]	@ (8005150 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 8005050:	6f19      	ldr	r1, [r3, #112]	@ 0x70
 8005052:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8005056:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 800505a:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800505e:	4a3c      	ldr	r2, [pc, #240]	@ (8005150 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 8005060:	430b      	orrs	r3, r1
 8005062:	6713      	str	r3, [r2, #112]	@ 0x70
 8005064:	e008      	b.n	8005078 <HAL_RCCEx_PeriphCLKConfig+0x87c>
      }
      else
      {
        /* set overall return value */
        status = ret;
 8005066:	f897 311f 	ldrb.w	r3, [r7, #287]	@ 0x11f
 800506a:	f887 311e 	strb.w	r3, [r7, #286]	@ 0x11e
 800506e:	e003      	b.n	8005078 <HAL_RCCEx_PeriphCLKConfig+0x87c>
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 8005070:	f897 311f 	ldrb.w	r3, [r7, #287]	@ 0x11f
 8005074:	f887 311e 	strb.w	r3, [r7, #286]	@ 0x11e
    }
  }


  /*-------------------------- USART1/6 configuration --------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART16) == RCC_PERIPHCLK_USART16)
 8005078:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 800507c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005080:	f002 0301 	and.w	r3, r2, #1
 8005084:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 8005088:	2300      	movs	r3, #0
 800508a:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 800508e:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	@ 0xc0
 8005092:	460b      	mov	r3, r1
 8005094:	4313      	orrs	r3, r2
 8005096:	f000 8090 	beq.w	80051ba <HAL_RCCEx_PeriphCLKConfig+0x9be>
  {
    switch (PeriphClkInit->Usart16ClockSelection)
 800509a:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 800509e:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 80050a2:	2b28      	cmp	r3, #40	@ 0x28
 80050a4:	d870      	bhi.n	8005188 <HAL_RCCEx_PeriphCLKConfig+0x98c>
 80050a6:	a201      	add	r2, pc, #4	@ (adr r2, 80050ac <HAL_RCCEx_PeriphCLKConfig+0x8b0>)
 80050a8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80050ac:	08005191 	.word	0x08005191
 80050b0:	08005189 	.word	0x08005189
 80050b4:	08005189 	.word	0x08005189
 80050b8:	08005189 	.word	0x08005189
 80050bc:	08005189 	.word	0x08005189
 80050c0:	08005189 	.word	0x08005189
 80050c4:	08005189 	.word	0x08005189
 80050c8:	08005189 	.word	0x08005189
 80050cc:	0800515d 	.word	0x0800515d
 80050d0:	08005189 	.word	0x08005189
 80050d4:	08005189 	.word	0x08005189
 80050d8:	08005189 	.word	0x08005189
 80050dc:	08005189 	.word	0x08005189
 80050e0:	08005189 	.word	0x08005189
 80050e4:	08005189 	.word	0x08005189
 80050e8:	08005189 	.word	0x08005189
 80050ec:	08005173 	.word	0x08005173
 80050f0:	08005189 	.word	0x08005189
 80050f4:	08005189 	.word	0x08005189
 80050f8:	08005189 	.word	0x08005189
 80050fc:	08005189 	.word	0x08005189
 8005100:	08005189 	.word	0x08005189
 8005104:	08005189 	.word	0x08005189
 8005108:	08005189 	.word	0x08005189
 800510c:	08005191 	.word	0x08005191
 8005110:	08005189 	.word	0x08005189
 8005114:	08005189 	.word	0x08005189
 8005118:	08005189 	.word	0x08005189
 800511c:	08005189 	.word	0x08005189
 8005120:	08005189 	.word	0x08005189
 8005124:	08005189 	.word	0x08005189
 8005128:	08005189 	.word	0x08005189
 800512c:	08005191 	.word	0x08005191
 8005130:	08005189 	.word	0x08005189
 8005134:	08005189 	.word	0x08005189
 8005138:	08005189 	.word	0x08005189
 800513c:	08005189 	.word	0x08005189
 8005140:	08005189 	.word	0x08005189
 8005144:	08005189 	.word	0x08005189
 8005148:	08005189 	.word	0x08005189
 800514c:	08005191 	.word	0x08005191
 8005150:	58024400 	.word	0x58024400
 8005154:	58024800 	.word	0x58024800
 8005158:	00ffffcf 	.word	0x00ffffcf
      case RCC_USART16CLKSOURCE_PCLK2: /* CD/D2 PCLK2 as clock source for USART1/6 */
        /* USART1/6 clock source configuration done later after clock selection check */
        break;

      case RCC_USART16CLKSOURCE_PLL2: /* PLL2 is used as clock source for USART1/6 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 800515c:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8005160:	3308      	adds	r3, #8
 8005162:	2101      	movs	r1, #1
 8005164:	4618      	mov	r0, r3
 8005166:	f000 ffc5 	bl	80060f4 <RCCEx_PLL2_Config>
 800516a:	4603      	mov	r3, r0
 800516c:	f887 311f 	strb.w	r3, [r7, #287]	@ 0x11f
        /* USART1/6 clock source configuration done later after clock selection check */
        break;
 8005170:	e00f      	b.n	8005192 <HAL_RCCEx_PeriphCLKConfig+0x996>

      case RCC_USART16CLKSOURCE_PLL3: /* PLL3 is used as clock source for USART1/6 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 8005172:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8005176:	3328      	adds	r3, #40	@ 0x28
 8005178:	2101      	movs	r1, #1
 800517a:	4618      	mov	r0, r3
 800517c:	f001 f86c 	bl	8006258 <RCCEx_PLL3_Config>
 8005180:	4603      	mov	r3, r0
 8005182:	f887 311f 	strb.w	r3, [r7, #287]	@ 0x11f
        /* USART1/6 clock source configuration done later after clock selection check */
        break;
 8005186:	e004      	b.n	8005192 <HAL_RCCEx_PeriphCLKConfig+0x996>
        /* LSE,  oscillator is used as source of USART1/6 clock */
        /* USART1/6 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8005188:	2301      	movs	r3, #1
 800518a:	f887 311f 	strb.w	r3, [r7, #287]	@ 0x11f
        break;
 800518e:	e000      	b.n	8005192 <HAL_RCCEx_PeriphCLKConfig+0x996>
        break;
 8005190:	bf00      	nop
    }

    if (ret == HAL_OK)
 8005192:	f897 311f 	ldrb.w	r3, [r7, #287]	@ 0x11f
 8005196:	2b00      	cmp	r3, #0
 8005198:	d10b      	bne.n	80051b2 <HAL_RCCEx_PeriphCLKConfig+0x9b6>
    {
      /* Set the source of USART1/6 clock */
      __HAL_RCC_USART16_CONFIG(PeriphClkInit->Usart16ClockSelection);
 800519a:	4bc0      	ldr	r3, [pc, #768]	@ (800549c <HAL_RCCEx_PeriphCLKConfig+0xca0>)
 800519c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800519e:	f023 0138 	bic.w	r1, r3, #56	@ 0x38
 80051a2:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 80051a6:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 80051aa:	4abc      	ldr	r2, [pc, #752]	@ (800549c <HAL_RCCEx_PeriphCLKConfig+0xca0>)
 80051ac:	430b      	orrs	r3, r1
 80051ae:	6553      	str	r3, [r2, #84]	@ 0x54
 80051b0:	e003      	b.n	80051ba <HAL_RCCEx_PeriphCLKConfig+0x9be>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80051b2:	f897 311f 	ldrb.w	r3, [r7, #287]	@ 0x11f
 80051b6:	f887 311e 	strb.w	r3, [r7, #286]	@ 0x11e
    }
  }

  /*-------------------------- USART2/3/4/5/7/8 Configuration --------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART234578) == RCC_PERIPHCLK_USART234578)
 80051ba:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 80051be:	e9d3 2300 	ldrd	r2, r3, [r3]
 80051c2:	f002 0302 	and.w	r3, r2, #2
 80051c6:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 80051ca:	2300      	movs	r3, #0
 80051cc:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc
 80051d0:	e9d7 122e 	ldrd	r1, r2, [r7, #184]	@ 0xb8
 80051d4:	460b      	mov	r3, r1
 80051d6:	4313      	orrs	r3, r2
 80051d8:	d043      	beq.n	8005262 <HAL_RCCEx_PeriphCLKConfig+0xa66>
  {
    switch (PeriphClkInit->Usart234578ClockSelection)
 80051da:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 80051de:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80051e2:	2b05      	cmp	r3, #5
 80051e4:	d824      	bhi.n	8005230 <HAL_RCCEx_PeriphCLKConfig+0xa34>
 80051e6:	a201      	add	r2, pc, #4	@ (adr r2, 80051ec <HAL_RCCEx_PeriphCLKConfig+0x9f0>)
 80051e8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80051ec:	08005239 	.word	0x08005239
 80051f0:	08005205 	.word	0x08005205
 80051f4:	0800521b 	.word	0x0800521b
 80051f8:	08005239 	.word	0x08005239
 80051fc:	08005239 	.word	0x08005239
 8005200:	08005239 	.word	0x08005239
      case RCC_USART234578CLKSOURCE_PCLK1: /* CD/D2 PCLK1 as clock source for USART2/3/4/5/7/8 */
        /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
        break;

      case RCC_USART234578CLKSOURCE_PLL2: /* PLL2 is used as clock source for USART2/3/4/5/7/8 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 8005204:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8005208:	3308      	adds	r3, #8
 800520a:	2101      	movs	r1, #1
 800520c:	4618      	mov	r0, r3
 800520e:	f000 ff71 	bl	80060f4 <RCCEx_PLL2_Config>
 8005212:	4603      	mov	r3, r0
 8005214:	f887 311f 	strb.w	r3, [r7, #287]	@ 0x11f
        /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
        break;
 8005218:	e00f      	b.n	800523a <HAL_RCCEx_PeriphCLKConfig+0xa3e>

      case RCC_USART234578CLKSOURCE_PLL3: /* PLL3 is used as clock source for USART2/3/4/5/7/8 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 800521a:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 800521e:	3328      	adds	r3, #40	@ 0x28
 8005220:	2101      	movs	r1, #1
 8005222:	4618      	mov	r0, r3
 8005224:	f001 f818 	bl	8006258 <RCCEx_PLL3_Config>
 8005228:	4603      	mov	r3, r0
 800522a:	f887 311f 	strb.w	r3, [r7, #287]	@ 0x11f
        /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
        break;
 800522e:	e004      	b.n	800523a <HAL_RCCEx_PeriphCLKConfig+0xa3e>
        /* LSE,  oscillator is used as source of USART2/3/4/5/7/8 clock */
        /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8005230:	2301      	movs	r3, #1
 8005232:	f887 311f 	strb.w	r3, [r7, #287]	@ 0x11f
        break;
 8005236:	e000      	b.n	800523a <HAL_RCCEx_PeriphCLKConfig+0xa3e>
        break;
 8005238:	bf00      	nop
    }

    if (ret == HAL_OK)
 800523a:	f897 311f 	ldrb.w	r3, [r7, #287]	@ 0x11f
 800523e:	2b00      	cmp	r3, #0
 8005240:	d10b      	bne.n	800525a <HAL_RCCEx_PeriphCLKConfig+0xa5e>
    {
      /* Set the source of USART2/3/4/5/7/8 clock */
      __HAL_RCC_USART234578_CONFIG(PeriphClkInit->Usart234578ClockSelection);
 8005242:	4b96      	ldr	r3, [pc, #600]	@ (800549c <HAL_RCCEx_PeriphCLKConfig+0xca0>)
 8005244:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005246:	f023 0107 	bic.w	r1, r3, #7
 800524a:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 800524e:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8005252:	4a92      	ldr	r2, [pc, #584]	@ (800549c <HAL_RCCEx_PeriphCLKConfig+0xca0>)
 8005254:	430b      	orrs	r3, r1
 8005256:	6553      	str	r3, [r2, #84]	@ 0x54
 8005258:	e003      	b.n	8005262 <HAL_RCCEx_PeriphCLKConfig+0xa66>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800525a:	f897 311f 	ldrb.w	r3, [r7, #287]	@ 0x11f
 800525e:	f887 311e 	strb.w	r3, [r7, #286]	@ 0x11e
    }
  }

  /*-------------------------- LPUART1 Configuration -------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 8005262:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8005266:	e9d3 2300 	ldrd	r2, r3, [r3]
 800526a:	f002 0304 	and.w	r3, r2, #4
 800526e:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8005272:	2300      	movs	r3, #0
 8005274:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8005278:	e9d7 122c 	ldrd	r1, r2, [r7, #176]	@ 0xb0
 800527c:	460b      	mov	r3, r1
 800527e:	4313      	orrs	r3, r2
 8005280:	d043      	beq.n	800530a <HAL_RCCEx_PeriphCLKConfig+0xb0e>
  {
    switch (PeriphClkInit->Lpuart1ClockSelection)
 8005282:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8005286:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 800528a:	2b05      	cmp	r3, #5
 800528c:	d824      	bhi.n	80052d8 <HAL_RCCEx_PeriphCLKConfig+0xadc>
 800528e:	a201      	add	r2, pc, #4	@ (adr r2, 8005294 <HAL_RCCEx_PeriphCLKConfig+0xa98>)
 8005290:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005294:	080052e1 	.word	0x080052e1
 8005298:	080052ad 	.word	0x080052ad
 800529c:	080052c3 	.word	0x080052c3
 80052a0:	080052e1 	.word	0x080052e1
 80052a4:	080052e1 	.word	0x080052e1
 80052a8:	080052e1 	.word	0x080052e1
      case RCC_LPUART1CLKSOURCE_PCLK4: /* SRD/D3 PCLK1 (PCLK4) as clock source for LPUART1 */
        /* LPUART1 clock source configuration done later after clock selection check */
        break;

      case RCC_LPUART1CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPUART1 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 80052ac:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 80052b0:	3308      	adds	r3, #8
 80052b2:	2101      	movs	r1, #1
 80052b4:	4618      	mov	r0, r3
 80052b6:	f000 ff1d 	bl	80060f4 <RCCEx_PLL2_Config>
 80052ba:	4603      	mov	r3, r0
 80052bc:	f887 311f 	strb.w	r3, [r7, #287]	@ 0x11f
        /* LPUART1 clock source configuration done later after clock selection check */
        break;
 80052c0:	e00f      	b.n	80052e2 <HAL_RCCEx_PeriphCLKConfig+0xae6>

      case RCC_LPUART1CLKSOURCE_PLL3: /* PLL3 is used as clock source for LPUART1 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 80052c2:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 80052c6:	3328      	adds	r3, #40	@ 0x28
 80052c8:	2101      	movs	r1, #1
 80052ca:	4618      	mov	r0, r3
 80052cc:	f000 ffc4 	bl	8006258 <RCCEx_PLL3_Config>
 80052d0:	4603      	mov	r3, r0
 80052d2:	f887 311f 	strb.w	r3, [r7, #287]	@ 0x11f
        /* LPUART1 clock source configuration done later after clock selection check */
        break;
 80052d6:	e004      	b.n	80052e2 <HAL_RCCEx_PeriphCLKConfig+0xae6>
        /* LSE,  oscillator is used as source of LPUART1 clock */
        /* LPUART1 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 80052d8:	2301      	movs	r3, #1
 80052da:	f887 311f 	strb.w	r3, [r7, #287]	@ 0x11f
        break;
 80052de:	e000      	b.n	80052e2 <HAL_RCCEx_PeriphCLKConfig+0xae6>
        break;
 80052e0:	bf00      	nop
    }

    if (ret == HAL_OK)
 80052e2:	f897 311f 	ldrb.w	r3, [r7, #287]	@ 0x11f
 80052e6:	2b00      	cmp	r3, #0
 80052e8:	d10b      	bne.n	8005302 <HAL_RCCEx_PeriphCLKConfig+0xb06>
    {
      /* Set the source of LPUART1 clock */
      __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 80052ea:	4b6c      	ldr	r3, [pc, #432]	@ (800549c <HAL_RCCEx_PeriphCLKConfig+0xca0>)
 80052ec:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80052ee:	f023 0107 	bic.w	r1, r3, #7
 80052f2:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 80052f6:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 80052fa:	4a68      	ldr	r2, [pc, #416]	@ (800549c <HAL_RCCEx_PeriphCLKConfig+0xca0>)
 80052fc:	430b      	orrs	r3, r1
 80052fe:	6593      	str	r3, [r2, #88]	@ 0x58
 8005300:	e003      	b.n	800530a <HAL_RCCEx_PeriphCLKConfig+0xb0e>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8005302:	f897 311f 	ldrb.w	r3, [r7, #287]	@ 0x11f
 8005306:	f887 311e 	strb.w	r3, [r7, #286]	@ 0x11e
    }
  }

  /*---------------------------- LPTIM1 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 800530a:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 800530e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005312:	f002 0320 	and.w	r3, r2, #32
 8005316:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 800531a:	2300      	movs	r3, #0
 800531c:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 8005320:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	@ 0xa8
 8005324:	460b      	mov	r3, r1
 8005326:	4313      	orrs	r3, r2
 8005328:	d055      	beq.n	80053d6 <HAL_RCCEx_PeriphCLKConfig+0xbda>
  {
    switch (PeriphClkInit->Lptim1ClockSelection)
 800532a:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 800532e:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8005332:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8005336:	d033      	beq.n	80053a0 <HAL_RCCEx_PeriphCLKConfig+0xba4>
 8005338:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 800533c:	d82c      	bhi.n	8005398 <HAL_RCCEx_PeriphCLKConfig+0xb9c>
 800533e:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8005342:	d02f      	beq.n	80053a4 <HAL_RCCEx_PeriphCLKConfig+0xba8>
 8005344:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8005348:	d826      	bhi.n	8005398 <HAL_RCCEx_PeriphCLKConfig+0xb9c>
 800534a:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 800534e:	d02b      	beq.n	80053a8 <HAL_RCCEx_PeriphCLKConfig+0xbac>
 8005350:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 8005354:	d820      	bhi.n	8005398 <HAL_RCCEx_PeriphCLKConfig+0xb9c>
 8005356:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800535a:	d012      	beq.n	8005382 <HAL_RCCEx_PeriphCLKConfig+0xb86>
 800535c:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8005360:	d81a      	bhi.n	8005398 <HAL_RCCEx_PeriphCLKConfig+0xb9c>
 8005362:	2b00      	cmp	r3, #0
 8005364:	d022      	beq.n	80053ac <HAL_RCCEx_PeriphCLKConfig+0xbb0>
 8005366:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800536a:	d115      	bne.n	8005398 <HAL_RCCEx_PeriphCLKConfig+0xb9c>
        /* LPTIM1 clock source configuration done later after clock selection check */
        break;

      case RCC_LPTIM1CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPTIM1*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 800536c:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8005370:	3308      	adds	r3, #8
 8005372:	2100      	movs	r1, #0
 8005374:	4618      	mov	r0, r3
 8005376:	f000 febd 	bl	80060f4 <RCCEx_PLL2_Config>
 800537a:	4603      	mov	r3, r0
 800537c:	f887 311f 	strb.w	r3, [r7, #287]	@ 0x11f

        /* LPTIM1 clock source configuration done later after clock selection check */
        break;
 8005380:	e015      	b.n	80053ae <HAL_RCCEx_PeriphCLKConfig+0xbb2>

      case RCC_LPTIM1CLKSOURCE_PLL3:  /* PLL3 is used as clock source for LPTIM1*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 8005382:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8005386:	3328      	adds	r3, #40	@ 0x28
 8005388:	2102      	movs	r1, #2
 800538a:	4618      	mov	r0, r3
 800538c:	f000 ff64 	bl	8006258 <RCCEx_PLL3_Config>
 8005390:	4603      	mov	r3, r0
 8005392:	f887 311f 	strb.w	r3, [r7, #287]	@ 0x11f

        /* LPTIM1 clock source configuration done later after clock selection check */
        break;
 8005396:	e00a      	b.n	80053ae <HAL_RCCEx_PeriphCLKConfig+0xbb2>
        /* HSI, HSE, or CSI oscillator is used as source of LPTIM1 clock */
        /* LPTIM1 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8005398:	2301      	movs	r3, #1
 800539a:	f887 311f 	strb.w	r3, [r7, #287]	@ 0x11f
        break;
 800539e:	e006      	b.n	80053ae <HAL_RCCEx_PeriphCLKConfig+0xbb2>
        break;
 80053a0:	bf00      	nop
 80053a2:	e004      	b.n	80053ae <HAL_RCCEx_PeriphCLKConfig+0xbb2>
        break;
 80053a4:	bf00      	nop
 80053a6:	e002      	b.n	80053ae <HAL_RCCEx_PeriphCLKConfig+0xbb2>
        break;
 80053a8:	bf00      	nop
 80053aa:	e000      	b.n	80053ae <HAL_RCCEx_PeriphCLKConfig+0xbb2>
        break;
 80053ac:	bf00      	nop
    }

    if (ret == HAL_OK)
 80053ae:	f897 311f 	ldrb.w	r3, [r7, #287]	@ 0x11f
 80053b2:	2b00      	cmp	r3, #0
 80053b4:	d10b      	bne.n	80053ce <HAL_RCCEx_PeriphCLKConfig+0xbd2>
    {
      /* Set the source of LPTIM1 clock*/
      __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 80053b6:	4b39      	ldr	r3, [pc, #228]	@ (800549c <HAL_RCCEx_PeriphCLKConfig+0xca0>)
 80053b8:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80053ba:	f023 41e0 	bic.w	r1, r3, #1879048192	@ 0x70000000
 80053be:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 80053c2:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 80053c6:	4a35      	ldr	r2, [pc, #212]	@ (800549c <HAL_RCCEx_PeriphCLKConfig+0xca0>)
 80053c8:	430b      	orrs	r3, r1
 80053ca:	6553      	str	r3, [r2, #84]	@ 0x54
 80053cc:	e003      	b.n	80053d6 <HAL_RCCEx_PeriphCLKConfig+0xbda>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80053ce:	f897 311f 	ldrb.w	r3, [r7, #287]	@ 0x11f
 80053d2:	f887 311e 	strb.w	r3, [r7, #286]	@ 0x11e
    }
  }

  /*---------------------------- LPTIM2 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == RCC_PERIPHCLK_LPTIM2)
 80053d6:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 80053da:	e9d3 2300 	ldrd	r2, r3, [r3]
 80053de:	f002 0340 	and.w	r3, r2, #64	@ 0x40
 80053e2:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 80053e6:	2300      	movs	r3, #0
 80053e8:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
 80053ec:	e9d7 1228 	ldrd	r1, r2, [r7, #160]	@ 0xa0
 80053f0:	460b      	mov	r3, r1
 80053f2:	4313      	orrs	r3, r2
 80053f4:	d058      	beq.n	80054a8 <HAL_RCCEx_PeriphCLKConfig+0xcac>
  {
    switch (PeriphClkInit->Lptim2ClockSelection)
 80053f6:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 80053fa:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 80053fe:	f5b3 5fa0 	cmp.w	r3, #5120	@ 0x1400
 8005402:	d033      	beq.n	800546c <HAL_RCCEx_PeriphCLKConfig+0xc70>
 8005404:	f5b3 5fa0 	cmp.w	r3, #5120	@ 0x1400
 8005408:	d82c      	bhi.n	8005464 <HAL_RCCEx_PeriphCLKConfig+0xc68>
 800540a:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800540e:	d02f      	beq.n	8005470 <HAL_RCCEx_PeriphCLKConfig+0xc74>
 8005410:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8005414:	d826      	bhi.n	8005464 <HAL_RCCEx_PeriphCLKConfig+0xc68>
 8005416:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 800541a:	d02b      	beq.n	8005474 <HAL_RCCEx_PeriphCLKConfig+0xc78>
 800541c:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 8005420:	d820      	bhi.n	8005464 <HAL_RCCEx_PeriphCLKConfig+0xc68>
 8005422:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8005426:	d012      	beq.n	800544e <HAL_RCCEx_PeriphCLKConfig+0xc52>
 8005428:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800542c:	d81a      	bhi.n	8005464 <HAL_RCCEx_PeriphCLKConfig+0xc68>
 800542e:	2b00      	cmp	r3, #0
 8005430:	d022      	beq.n	8005478 <HAL_RCCEx_PeriphCLKConfig+0xc7c>
 8005432:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8005436:	d115      	bne.n	8005464 <HAL_RCCEx_PeriphCLKConfig+0xc68>
        /* LPTIM2 clock source configuration done later after clock selection check */
        break;

      case RCC_LPTIM2CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPTIM2*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8005438:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 800543c:	3308      	adds	r3, #8
 800543e:	2100      	movs	r1, #0
 8005440:	4618      	mov	r0, r3
 8005442:	f000 fe57 	bl	80060f4 <RCCEx_PLL2_Config>
 8005446:	4603      	mov	r3, r0
 8005448:	f887 311f 	strb.w	r3, [r7, #287]	@ 0x11f

        /* LPTIM2 clock source configuration done later after clock selection check */
        break;
 800544c:	e015      	b.n	800547a <HAL_RCCEx_PeriphCLKConfig+0xc7e>

      case RCC_LPTIM2CLKSOURCE_PLL3:  /* PLL3 is used as clock source for LPTIM2*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 800544e:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8005452:	3328      	adds	r3, #40	@ 0x28
 8005454:	2102      	movs	r1, #2
 8005456:	4618      	mov	r0, r3
 8005458:	f000 fefe 	bl	8006258 <RCCEx_PLL3_Config>
 800545c:	4603      	mov	r3, r0
 800545e:	f887 311f 	strb.w	r3, [r7, #287]	@ 0x11f

        /* LPTIM2 clock source configuration done later after clock selection check */
        break;
 8005462:	e00a      	b.n	800547a <HAL_RCCEx_PeriphCLKConfig+0xc7e>
        /* HSI, HSE, or CSI oscillator is used as source of LPTIM2 clock */
        /* LPTIM2 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8005464:	2301      	movs	r3, #1
 8005466:	f887 311f 	strb.w	r3, [r7, #287]	@ 0x11f
        break;
 800546a:	e006      	b.n	800547a <HAL_RCCEx_PeriphCLKConfig+0xc7e>
        break;
 800546c:	bf00      	nop
 800546e:	e004      	b.n	800547a <HAL_RCCEx_PeriphCLKConfig+0xc7e>
        break;
 8005470:	bf00      	nop
 8005472:	e002      	b.n	800547a <HAL_RCCEx_PeriphCLKConfig+0xc7e>
        break;
 8005474:	bf00      	nop
 8005476:	e000      	b.n	800547a <HAL_RCCEx_PeriphCLKConfig+0xc7e>
        break;
 8005478:	bf00      	nop
    }

    if (ret == HAL_OK)
 800547a:	f897 311f 	ldrb.w	r3, [r7, #287]	@ 0x11f
 800547e:	2b00      	cmp	r3, #0
 8005480:	d10e      	bne.n	80054a0 <HAL_RCCEx_PeriphCLKConfig+0xca4>
    {
      /* Set the source of LPTIM2 clock*/
      __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 8005482:	4b06      	ldr	r3, [pc, #24]	@ (800549c <HAL_RCCEx_PeriphCLKConfig+0xca0>)
 8005484:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005486:	f423 51e0 	bic.w	r1, r3, #7168	@ 0x1c00
 800548a:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 800548e:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 8005492:	4a02      	ldr	r2, [pc, #8]	@ (800549c <HAL_RCCEx_PeriphCLKConfig+0xca0>)
 8005494:	430b      	orrs	r3, r1
 8005496:	6593      	str	r3, [r2, #88]	@ 0x58
 8005498:	e006      	b.n	80054a8 <HAL_RCCEx_PeriphCLKConfig+0xcac>
 800549a:	bf00      	nop
 800549c:	58024400 	.word	0x58024400
    }
    else
    {
      /* set overall return value */
      status = ret;
 80054a0:	f897 311f 	ldrb.w	r3, [r7, #287]	@ 0x11f
 80054a4:	f887 311e 	strb.w	r3, [r7, #286]	@ 0x11e
    }
  }

  /*---------------------------- LPTIM345 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM345) == RCC_PERIPHCLK_LPTIM345)
 80054a8:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 80054ac:	e9d3 2300 	ldrd	r2, r3, [r3]
 80054b0:	f002 0380 	and.w	r3, r2, #128	@ 0x80
 80054b4:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 80054b8:	2300      	movs	r3, #0
 80054ba:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 80054be:	e9d7 1226 	ldrd	r1, r2, [r7, #152]	@ 0x98
 80054c2:	460b      	mov	r3, r1
 80054c4:	4313      	orrs	r3, r2
 80054c6:	d055      	beq.n	8005574 <HAL_RCCEx_PeriphCLKConfig+0xd78>
  {
    switch (PeriphClkInit->Lptim345ClockSelection)
 80054c8:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 80054cc:	f8d3 30a8 	ldr.w	r3, [r3, #168]	@ 0xa8
 80054d0:	f5b3 4f20 	cmp.w	r3, #40960	@ 0xa000
 80054d4:	d033      	beq.n	800553e <HAL_RCCEx_PeriphCLKConfig+0xd42>
 80054d6:	f5b3 4f20 	cmp.w	r3, #40960	@ 0xa000
 80054da:	d82c      	bhi.n	8005536 <HAL_RCCEx_PeriphCLKConfig+0xd3a>
 80054dc:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80054e0:	d02f      	beq.n	8005542 <HAL_RCCEx_PeriphCLKConfig+0xd46>
 80054e2:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80054e6:	d826      	bhi.n	8005536 <HAL_RCCEx_PeriphCLKConfig+0xd3a>
 80054e8:	f5b3 4fc0 	cmp.w	r3, #24576	@ 0x6000
 80054ec:	d02b      	beq.n	8005546 <HAL_RCCEx_PeriphCLKConfig+0xd4a>
 80054ee:	f5b3 4fc0 	cmp.w	r3, #24576	@ 0x6000
 80054f2:	d820      	bhi.n	8005536 <HAL_RCCEx_PeriphCLKConfig+0xd3a>
 80054f4:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 80054f8:	d012      	beq.n	8005520 <HAL_RCCEx_PeriphCLKConfig+0xd24>
 80054fa:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 80054fe:	d81a      	bhi.n	8005536 <HAL_RCCEx_PeriphCLKConfig+0xd3a>
 8005500:	2b00      	cmp	r3, #0
 8005502:	d022      	beq.n	800554a <HAL_RCCEx_PeriphCLKConfig+0xd4e>
 8005504:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8005508:	d115      	bne.n	8005536 <HAL_RCCEx_PeriphCLKConfig+0xd3a>
      case RCC_LPTIM345CLKSOURCE_PCLK4:      /* SRD/D3 PCLK1 (PCLK4) as clock source for LPTIM3/4/5 */
        /* LPTIM3/4/5 clock source configuration done later after clock selection check */
        break;

      case RCC_LPTIM345CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPTIM3/4/5 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 800550a:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 800550e:	3308      	adds	r3, #8
 8005510:	2100      	movs	r1, #0
 8005512:	4618      	mov	r0, r3
 8005514:	f000 fdee 	bl	80060f4 <RCCEx_PLL2_Config>
 8005518:	4603      	mov	r3, r0
 800551a:	f887 311f 	strb.w	r3, [r7, #287]	@ 0x11f

        /* LPTIM3/4/5 clock source configuration done later after clock selection check */
        break;
 800551e:	e015      	b.n	800554c <HAL_RCCEx_PeriphCLKConfig+0xd50>

      case RCC_LPTIM345CLKSOURCE_PLL3:  /* PLL3 is used as clock source for LPTIM3/4/5 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 8005520:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8005524:	3328      	adds	r3, #40	@ 0x28
 8005526:	2102      	movs	r1, #2
 8005528:	4618      	mov	r0, r3
 800552a:	f000 fe95 	bl	8006258 <RCCEx_PLL3_Config>
 800552e:	4603      	mov	r3, r0
 8005530:	f887 311f 	strb.w	r3, [r7, #287]	@ 0x11f

        /* LPTIM3/4/5 clock source configuration done later after clock selection check */
        break;
 8005534:	e00a      	b.n	800554c <HAL_RCCEx_PeriphCLKConfig+0xd50>
        /* HSI, HSE, or CSI oscillator is used as source of LPTIM3/4/5 clock */
        /* LPTIM3/4/5 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8005536:	2301      	movs	r3, #1
 8005538:	f887 311f 	strb.w	r3, [r7, #287]	@ 0x11f
        break;
 800553c:	e006      	b.n	800554c <HAL_RCCEx_PeriphCLKConfig+0xd50>
        break;
 800553e:	bf00      	nop
 8005540:	e004      	b.n	800554c <HAL_RCCEx_PeriphCLKConfig+0xd50>
        break;
 8005542:	bf00      	nop
 8005544:	e002      	b.n	800554c <HAL_RCCEx_PeriphCLKConfig+0xd50>
        break;
 8005546:	bf00      	nop
 8005548:	e000      	b.n	800554c <HAL_RCCEx_PeriphCLKConfig+0xd50>
        break;
 800554a:	bf00      	nop
    }

    if (ret == HAL_OK)
 800554c:	f897 311f 	ldrb.w	r3, [r7, #287]	@ 0x11f
 8005550:	2b00      	cmp	r3, #0
 8005552:	d10b      	bne.n	800556c <HAL_RCCEx_PeriphCLKConfig+0xd70>
    {
      /* Set the source of LPTIM3/4/5 clock */
      __HAL_RCC_LPTIM345_CONFIG(PeriphClkInit->Lptim345ClockSelection);
 8005554:	4ba1      	ldr	r3, [pc, #644]	@ (80057dc <HAL_RCCEx_PeriphCLKConfig+0xfe0>)
 8005556:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005558:	f423 4160 	bic.w	r1, r3, #57344	@ 0xe000
 800555c:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8005560:	f8d3 30a8 	ldr.w	r3, [r3, #168]	@ 0xa8
 8005564:	4a9d      	ldr	r2, [pc, #628]	@ (80057dc <HAL_RCCEx_PeriphCLKConfig+0xfe0>)
 8005566:	430b      	orrs	r3, r1
 8005568:	6593      	str	r3, [r2, #88]	@ 0x58
 800556a:	e003      	b.n	8005574 <HAL_RCCEx_PeriphCLKConfig+0xd78>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800556c:	f897 311f 	ldrb.w	r3, [r7, #287]	@ 0x11f
 8005570:	f887 311e 	strb.w	r3, [r7, #286]	@ 0x11e

    __HAL_RCC_I2C1235_CONFIG(PeriphClkInit->I2c1235ClockSelection);

  }
#else
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C123) == RCC_PERIPHCLK_I2C123)
 8005574:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8005578:	e9d3 2300 	ldrd	r2, r3, [r3]
 800557c:	f002 0308 	and.w	r3, r2, #8
 8005580:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 8005584:	2300      	movs	r3, #0
 8005586:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 800558a:	e9d7 1224 	ldrd	r1, r2, [r7, #144]	@ 0x90
 800558e:	460b      	mov	r3, r1
 8005590:	4313      	orrs	r3, r2
 8005592:	d01e      	beq.n	80055d2 <HAL_RCCEx_PeriphCLKConfig+0xdd6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C123CLKSOURCE(PeriphClkInit->I2c123ClockSelection));

    if ((PeriphClkInit->I2c123ClockSelection) == RCC_I2C123CLKSOURCE_PLL3)
 8005594:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8005598:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800559c:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80055a0:	d10c      	bne.n	80055bc <HAL_RCCEx_PeriphCLKConfig+0xdc0>
    {
      if (RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE) != HAL_OK)
 80055a2:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 80055a6:	3328      	adds	r3, #40	@ 0x28
 80055a8:	2102      	movs	r1, #2
 80055aa:	4618      	mov	r0, r3
 80055ac:	f000 fe54 	bl	8006258 <RCCEx_PLL3_Config>
 80055b0:	4603      	mov	r3, r0
 80055b2:	2b00      	cmp	r3, #0
 80055b4:	d002      	beq.n	80055bc <HAL_RCCEx_PeriphCLKConfig+0xdc0>
      {
        status = HAL_ERROR;
 80055b6:	2301      	movs	r3, #1
 80055b8:	f887 311e 	strb.w	r3, [r7, #286]	@ 0x11e
      }
    }

    __HAL_RCC_I2C123_CONFIG(PeriphClkInit->I2c123ClockSelection);
 80055bc:	4b87      	ldr	r3, [pc, #540]	@ (80057dc <HAL_RCCEx_PeriphCLKConfig+0xfe0>)
 80055be:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80055c0:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 80055c4:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 80055c8:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 80055cc:	4a83      	ldr	r2, [pc, #524]	@ (80057dc <HAL_RCCEx_PeriphCLKConfig+0xfe0>)
 80055ce:	430b      	orrs	r3, r1
 80055d0:	6553      	str	r3, [r2, #84]	@ 0x54

  }
#endif /* I2C5 */

  /*------------------------------ I2C4 Configuration ------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 80055d2:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 80055d6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80055da:	f002 0310 	and.w	r3, r2, #16
 80055de:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 80055e2:	2300      	movs	r3, #0
 80055e4:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
 80055e8:	e9d7 1222 	ldrd	r1, r2, [r7, #136]	@ 0x88
 80055ec:	460b      	mov	r3, r1
 80055ee:	4313      	orrs	r3, r2
 80055f0:	d01e      	beq.n	8005630 <HAL_RCCEx_PeriphCLKConfig+0xe34>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C4CLKSOURCE(PeriphClkInit->I2c4ClockSelection));

    if ((PeriphClkInit->I2c4ClockSelection) == RCC_I2C4CLKSOURCE_PLL3)
 80055f2:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 80055f6:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
 80055fa:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80055fe:	d10c      	bne.n	800561a <HAL_RCCEx_PeriphCLKConfig+0xe1e>
    {
      if (RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE) != HAL_OK)
 8005600:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8005604:	3328      	adds	r3, #40	@ 0x28
 8005606:	2102      	movs	r1, #2
 8005608:	4618      	mov	r0, r3
 800560a:	f000 fe25 	bl	8006258 <RCCEx_PLL3_Config>
 800560e:	4603      	mov	r3, r0
 8005610:	2b00      	cmp	r3, #0
 8005612:	d002      	beq.n	800561a <HAL_RCCEx_PeriphCLKConfig+0xe1e>
      {
        status = HAL_ERROR;
 8005614:	2301      	movs	r3, #1
 8005616:	f887 311e 	strb.w	r3, [r7, #286]	@ 0x11e
      }
    }

    __HAL_RCC_I2C4_CONFIG(PeriphClkInit->I2c4ClockSelection);
 800561a:	4b70      	ldr	r3, [pc, #448]	@ (80057dc <HAL_RCCEx_PeriphCLKConfig+0xfe0>)
 800561c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800561e:	f423 7140 	bic.w	r1, r3, #768	@ 0x300
 8005622:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8005626:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
 800562a:	4a6c      	ldr	r2, [pc, #432]	@ (80057dc <HAL_RCCEx_PeriphCLKConfig+0xfe0>)
 800562c:	430b      	orrs	r3, r1
 800562e:	6593      	str	r3, [r2, #88]	@ 0x58

  }

  /*---------------------------- ADC configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 8005630:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8005634:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005638:	f402 2300 	and.w	r3, r2, #524288	@ 0x80000
 800563c:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 8005640:	2300      	movs	r3, #0
 8005642:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 8005646:	e9d7 1220 	ldrd	r1, r2, [r7, #128]	@ 0x80
 800564a:	460b      	mov	r3, r1
 800564c:	4313      	orrs	r3, r2
 800564e:	d03e      	beq.n	80056ce <HAL_RCCEx_PeriphCLKConfig+0xed2>
  {
    switch (PeriphClkInit->AdcClockSelection)
 8005650:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8005654:	f8d3 30ac 	ldr.w	r3, [r3, #172]	@ 0xac
 8005658:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800565c:	d022      	beq.n	80056a4 <HAL_RCCEx_PeriphCLKConfig+0xea8>
 800565e:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8005662:	d81b      	bhi.n	800569c <HAL_RCCEx_PeriphCLKConfig+0xea0>
 8005664:	2b00      	cmp	r3, #0
 8005666:	d003      	beq.n	8005670 <HAL_RCCEx_PeriphCLKConfig+0xe74>
 8005668:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800566c:	d00b      	beq.n	8005686 <HAL_RCCEx_PeriphCLKConfig+0xe8a>
 800566e:	e015      	b.n	800569c <HAL_RCCEx_PeriphCLKConfig+0xea0>
    {

      case RCC_ADCCLKSOURCE_PLL2: /* PLL2 is used as clock source for ADC*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8005670:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8005674:	3308      	adds	r3, #8
 8005676:	2100      	movs	r1, #0
 8005678:	4618      	mov	r0, r3
 800567a:	f000 fd3b 	bl	80060f4 <RCCEx_PLL2_Config>
 800567e:	4603      	mov	r3, r0
 8005680:	f887 311f 	strb.w	r3, [r7, #287]	@ 0x11f

        /* ADC clock source configuration done later after clock selection check */
        break;
 8005684:	e00f      	b.n	80056a6 <HAL_RCCEx_PeriphCLKConfig+0xeaa>

      case RCC_ADCCLKSOURCE_PLL3:  /* PLL3 is used as clock source for ADC*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 8005686:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 800568a:	3328      	adds	r3, #40	@ 0x28
 800568c:	2102      	movs	r1, #2
 800568e:	4618      	mov	r0, r3
 8005690:	f000 fde2 	bl	8006258 <RCCEx_PLL3_Config>
 8005694:	4603      	mov	r3, r0
 8005696:	f887 311f 	strb.w	r3, [r7, #287]	@ 0x11f

        /* ADC clock source configuration done later after clock selection check */
        break;
 800569a:	e004      	b.n	80056a6 <HAL_RCCEx_PeriphCLKConfig+0xeaa>
        /* HSI, HSE, or CSI oscillator is used as source of ADC clock */
        /* ADC clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800569c:	2301      	movs	r3, #1
 800569e:	f887 311f 	strb.w	r3, [r7, #287]	@ 0x11f
        break;
 80056a2:	e000      	b.n	80056a6 <HAL_RCCEx_PeriphCLKConfig+0xeaa>
        break;
 80056a4:	bf00      	nop
    }

    if (ret == HAL_OK)
 80056a6:	f897 311f 	ldrb.w	r3, [r7, #287]	@ 0x11f
 80056aa:	2b00      	cmp	r3, #0
 80056ac:	d10b      	bne.n	80056c6 <HAL_RCCEx_PeriphCLKConfig+0xeca>
    {
      /* Set the source of ADC clock*/
      __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 80056ae:	4b4b      	ldr	r3, [pc, #300]	@ (80057dc <HAL_RCCEx_PeriphCLKConfig+0xfe0>)
 80056b0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80056b2:	f423 3140 	bic.w	r1, r3, #196608	@ 0x30000
 80056b6:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 80056ba:	f8d3 30ac 	ldr.w	r3, [r3, #172]	@ 0xac
 80056be:	4a47      	ldr	r2, [pc, #284]	@ (80057dc <HAL_RCCEx_PeriphCLKConfig+0xfe0>)
 80056c0:	430b      	orrs	r3, r1
 80056c2:	6593      	str	r3, [r2, #88]	@ 0x58
 80056c4:	e003      	b.n	80056ce <HAL_RCCEx_PeriphCLKConfig+0xed2>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80056c6:	f897 311f 	ldrb.w	r3, [r7, #287]	@ 0x11f
 80056ca:	f887 311e 	strb.w	r3, [r7, #286]	@ 0x11e
    }
  }

  /*------------------------------ USB Configuration -------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 80056ce:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 80056d2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80056d6:	f402 2380 	and.w	r3, r2, #262144	@ 0x40000
 80056da:	67bb      	str	r3, [r7, #120]	@ 0x78
 80056dc:	2300      	movs	r3, #0
 80056de:	67fb      	str	r3, [r7, #124]	@ 0x7c
 80056e0:	e9d7 121e 	ldrd	r1, r2, [r7, #120]	@ 0x78
 80056e4:	460b      	mov	r3, r1
 80056e6:	4313      	orrs	r3, r2
 80056e8:	d03b      	beq.n	8005762 <HAL_RCCEx_PeriphCLKConfig+0xf66>
  {

    switch (PeriphClkInit->UsbClockSelection)
 80056ea:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 80056ee:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80056f2:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 80056f6:	d01f      	beq.n	8005738 <HAL_RCCEx_PeriphCLKConfig+0xf3c>
 80056f8:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 80056fc:	d818      	bhi.n	8005730 <HAL_RCCEx_PeriphCLKConfig+0xf34>
 80056fe:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8005702:	d003      	beq.n	800570c <HAL_RCCEx_PeriphCLKConfig+0xf10>
 8005704:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8005708:	d007      	beq.n	800571a <HAL_RCCEx_PeriphCLKConfig+0xf1e>
 800570a:	e011      	b.n	8005730 <HAL_RCCEx_PeriphCLKConfig+0xf34>
    {
      case RCC_USBCLKSOURCE_PLL:      /* PLL is used as clock source for USB*/
        /* Enable USB Clock output generated form System USB . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800570c:	4b33      	ldr	r3, [pc, #204]	@ (80057dc <HAL_RCCEx_PeriphCLKConfig+0xfe0>)
 800570e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005710:	4a32      	ldr	r2, [pc, #200]	@ (80057dc <HAL_RCCEx_PeriphCLKConfig+0xfe0>)
 8005712:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8005716:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* USB clock source configuration done later after clock selection check */
        break;
 8005718:	e00f      	b.n	800573a <HAL_RCCEx_PeriphCLKConfig+0xf3e>

      case RCC_USBCLKSOURCE_PLL3: /* PLL3 is used as clock source for USB*/

        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 800571a:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 800571e:	3328      	adds	r3, #40	@ 0x28
 8005720:	2101      	movs	r1, #1
 8005722:	4618      	mov	r0, r3
 8005724:	f000 fd98 	bl	8006258 <RCCEx_PLL3_Config>
 8005728:	4603      	mov	r3, r0
 800572a:	f887 311f 	strb.w	r3, [r7, #287]	@ 0x11f

        /* USB clock source configuration done later after clock selection check */
        break;
 800572e:	e004      	b.n	800573a <HAL_RCCEx_PeriphCLKConfig+0xf3e>
        /* HSI48 oscillator is used as source of USB clock */
        /* USB clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8005730:	2301      	movs	r3, #1
 8005732:	f887 311f 	strb.w	r3, [r7, #287]	@ 0x11f
        break;
 8005736:	e000      	b.n	800573a <HAL_RCCEx_PeriphCLKConfig+0xf3e>
        break;
 8005738:	bf00      	nop
    }

    if (ret == HAL_OK)
 800573a:	f897 311f 	ldrb.w	r3, [r7, #287]	@ 0x11f
 800573e:	2b00      	cmp	r3, #0
 8005740:	d10b      	bne.n	800575a <HAL_RCCEx_PeriphCLKConfig+0xf5e>
    {
      /* Set the source of USB clock*/
      __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8005742:	4b26      	ldr	r3, [pc, #152]	@ (80057dc <HAL_RCCEx_PeriphCLKConfig+0xfe0>)
 8005744:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005746:	f423 1140 	bic.w	r1, r3, #3145728	@ 0x300000
 800574a:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 800574e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8005752:	4a22      	ldr	r2, [pc, #136]	@ (80057dc <HAL_RCCEx_PeriphCLKConfig+0xfe0>)
 8005754:	430b      	orrs	r3, r1
 8005756:	6553      	str	r3, [r2, #84]	@ 0x54
 8005758:	e003      	b.n	8005762 <HAL_RCCEx_PeriphCLKConfig+0xf66>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800575a:	f897 311f 	ldrb.w	r3, [r7, #287]	@ 0x11f
 800575e:	f887 311e 	strb.w	r3, [r7, #286]	@ 0x11e
    }

  }

  /*------------------------------------- SDMMC Configuration ------------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC) == RCC_PERIPHCLK_SDMMC)
 8005762:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8005766:	e9d3 2300 	ldrd	r2, r3, [r3]
 800576a:	f402 3380 	and.w	r3, r2, #65536	@ 0x10000
 800576e:	673b      	str	r3, [r7, #112]	@ 0x70
 8005770:	2300      	movs	r3, #0
 8005772:	677b      	str	r3, [r7, #116]	@ 0x74
 8005774:	e9d7 121c 	ldrd	r1, r2, [r7, #112]	@ 0x70
 8005778:	460b      	mov	r3, r1
 800577a:	4313      	orrs	r3, r2
 800577c:	d034      	beq.n	80057e8 <HAL_RCCEx_PeriphCLKConfig+0xfec>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SDMMC(PeriphClkInit->SdmmcClockSelection));

    switch (PeriphClkInit->SdmmcClockSelection)
 800577e:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8005782:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8005784:	2b00      	cmp	r3, #0
 8005786:	d003      	beq.n	8005790 <HAL_RCCEx_PeriphCLKConfig+0xf94>
 8005788:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800578c:	d007      	beq.n	800579e <HAL_RCCEx_PeriphCLKConfig+0xfa2>
 800578e:	e011      	b.n	80057b4 <HAL_RCCEx_PeriphCLKConfig+0xfb8>
    {
      case RCC_SDMMCCLKSOURCE_PLL:      /* PLL is used as clock source for SDMMC*/
        /* Enable SDMMC Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8005790:	4b12      	ldr	r3, [pc, #72]	@ (80057dc <HAL_RCCEx_PeriphCLKConfig+0xfe0>)
 8005792:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005794:	4a11      	ldr	r2, [pc, #68]	@ (80057dc <HAL_RCCEx_PeriphCLKConfig+0xfe0>)
 8005796:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800579a:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SDMMC clock source configuration done later after clock selection check */
        break;
 800579c:	e00e      	b.n	80057bc <HAL_RCCEx_PeriphCLKConfig+0xfc0>

      case RCC_SDMMCCLKSOURCE_PLL2: /* PLL2 is used as clock source for SDMMC*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 800579e:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 80057a2:	3308      	adds	r3, #8
 80057a4:	2102      	movs	r1, #2
 80057a6:	4618      	mov	r0, r3
 80057a8:	f000 fca4 	bl	80060f4 <RCCEx_PLL2_Config>
 80057ac:	4603      	mov	r3, r0
 80057ae:	f887 311f 	strb.w	r3, [r7, #287]	@ 0x11f

        /* SDMMC clock source configuration done later after clock selection check */
        break;
 80057b2:	e003      	b.n	80057bc <HAL_RCCEx_PeriphCLKConfig+0xfc0>

      default:
        ret = HAL_ERROR;
 80057b4:	2301      	movs	r3, #1
 80057b6:	f887 311f 	strb.w	r3, [r7, #287]	@ 0x11f
        break;
 80057ba:	bf00      	nop
    }

    if (ret == HAL_OK)
 80057bc:	f897 311f 	ldrb.w	r3, [r7, #287]	@ 0x11f
 80057c0:	2b00      	cmp	r3, #0
 80057c2:	d10d      	bne.n	80057e0 <HAL_RCCEx_PeriphCLKConfig+0xfe4>
    {
      /* Set the source of SDMMC clock*/
      __HAL_RCC_SDMMC_CONFIG(PeriphClkInit->SdmmcClockSelection);
 80057c4:	4b05      	ldr	r3, [pc, #20]	@ (80057dc <HAL_RCCEx_PeriphCLKConfig+0xfe0>)
 80057c6:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80057c8:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 80057cc:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 80057d0:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80057d2:	4a02      	ldr	r2, [pc, #8]	@ (80057dc <HAL_RCCEx_PeriphCLKConfig+0xfe0>)
 80057d4:	430b      	orrs	r3, r1
 80057d6:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80057d8:	e006      	b.n	80057e8 <HAL_RCCEx_PeriphCLKConfig+0xfec>
 80057da:	bf00      	nop
 80057dc:	58024400 	.word	0x58024400
    }
    else
    {
      /* set overall return value */
      status = ret;
 80057e0:	f897 311f 	ldrb.w	r3, [r7, #287]	@ 0x11f
 80057e4:	f887 311e 	strb.w	r3, [r7, #286]	@ 0x11e
    }
  }

#if defined(LTDC)
  /*-------------------------------------- LTDC Configuration -----------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == RCC_PERIPHCLK_LTDC)
 80057e8:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 80057ec:	e9d3 2300 	ldrd	r2, r3, [r3]
 80057f0:	f002 5300 	and.w	r3, r2, #536870912	@ 0x20000000
 80057f4:	66bb      	str	r3, [r7, #104]	@ 0x68
 80057f6:	2300      	movs	r3, #0
 80057f8:	66fb      	str	r3, [r7, #108]	@ 0x6c
 80057fa:	e9d7 121a 	ldrd	r1, r2, [r7, #104]	@ 0x68
 80057fe:	460b      	mov	r3, r1
 8005800:	4313      	orrs	r3, r2
 8005802:	d00c      	beq.n	800581e <HAL_RCCEx_PeriphCLKConfig+0x1022>
  {
    if (RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE) != HAL_OK)
 8005804:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8005808:	3328      	adds	r3, #40	@ 0x28
 800580a:	2102      	movs	r1, #2
 800580c:	4618      	mov	r0, r3
 800580e:	f000 fd23 	bl	8006258 <RCCEx_PLL3_Config>
 8005812:	4603      	mov	r3, r0
 8005814:	2b00      	cmp	r3, #0
 8005816:	d002      	beq.n	800581e <HAL_RCCEx_PeriphCLKConfig+0x1022>
    {
      status = HAL_ERROR;
 8005818:	2301      	movs	r3, #1
 800581a:	f887 311e 	strb.w	r3, [r7, #286]	@ 0x11e
    }
  }
#endif /* LTDC */

  /*------------------------------ RNG Configuration -------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == RCC_PERIPHCLK_RNG)
 800581e:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8005822:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005826:	f402 3300 	and.w	r3, r2, #131072	@ 0x20000
 800582a:	663b      	str	r3, [r7, #96]	@ 0x60
 800582c:	2300      	movs	r3, #0
 800582e:	667b      	str	r3, [r7, #100]	@ 0x64
 8005830:	e9d7 1218 	ldrd	r1, r2, [r7, #96]	@ 0x60
 8005834:	460b      	mov	r3, r1
 8005836:	4313      	orrs	r3, r2
 8005838:	d038      	beq.n	80058ac <HAL_RCCEx_PeriphCLKConfig+0x10b0>
  {

    switch (PeriphClkInit->RngClockSelection)
 800583a:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 800583e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005842:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8005846:	d018      	beq.n	800587a <HAL_RCCEx_PeriphCLKConfig+0x107e>
 8005848:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 800584c:	d811      	bhi.n	8005872 <HAL_RCCEx_PeriphCLKConfig+0x1076>
 800584e:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8005852:	d014      	beq.n	800587e <HAL_RCCEx_PeriphCLKConfig+0x1082>
 8005854:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8005858:	d80b      	bhi.n	8005872 <HAL_RCCEx_PeriphCLKConfig+0x1076>
 800585a:	2b00      	cmp	r3, #0
 800585c:	d011      	beq.n	8005882 <HAL_RCCEx_PeriphCLKConfig+0x1086>
 800585e:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8005862:	d106      	bne.n	8005872 <HAL_RCCEx_PeriphCLKConfig+0x1076>
    {
      case RCC_RNGCLKSOURCE_PLL:     /* PLL is used as clock source for RNG*/
        /* Enable RNG Clock output generated form System RNG . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8005864:	4bc3      	ldr	r3, [pc, #780]	@ (8005b74 <HAL_RCCEx_PeriphCLKConfig+0x1378>)
 8005866:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005868:	4ac2      	ldr	r2, [pc, #776]	@ (8005b74 <HAL_RCCEx_PeriphCLKConfig+0x1378>)
 800586a:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800586e:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* RNG clock source configuration done later after clock selection check */
        break;
 8005870:	e008      	b.n	8005884 <HAL_RCCEx_PeriphCLKConfig+0x1088>
        /* HSI48 oscillator is used as source of RNG clock */
        /* RNG clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8005872:	2301      	movs	r3, #1
 8005874:	f887 311f 	strb.w	r3, [r7, #287]	@ 0x11f
        break;
 8005878:	e004      	b.n	8005884 <HAL_RCCEx_PeriphCLKConfig+0x1088>
        break;
 800587a:	bf00      	nop
 800587c:	e002      	b.n	8005884 <HAL_RCCEx_PeriphCLKConfig+0x1088>
        break;
 800587e:	bf00      	nop
 8005880:	e000      	b.n	8005884 <HAL_RCCEx_PeriphCLKConfig+0x1088>
        break;
 8005882:	bf00      	nop
    }

    if (ret == HAL_OK)
 8005884:	f897 311f 	ldrb.w	r3, [r7, #287]	@ 0x11f
 8005888:	2b00      	cmp	r3, #0
 800588a:	d10b      	bne.n	80058a4 <HAL_RCCEx_PeriphCLKConfig+0x10a8>
    {
      /* Set the source of RNG clock*/
      __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 800588c:	4bb9      	ldr	r3, [pc, #740]	@ (8005b74 <HAL_RCCEx_PeriphCLKConfig+0x1378>)
 800588e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005890:	f423 7140 	bic.w	r1, r3, #768	@ 0x300
 8005894:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8005898:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800589c:	4ab5      	ldr	r2, [pc, #724]	@ (8005b74 <HAL_RCCEx_PeriphCLKConfig+0x1378>)
 800589e:	430b      	orrs	r3, r1
 80058a0:	6553      	str	r3, [r2, #84]	@ 0x54
 80058a2:	e003      	b.n	80058ac <HAL_RCCEx_PeriphCLKConfig+0x10b0>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80058a4:	f897 311f 	ldrb.w	r3, [r7, #287]	@ 0x11f
 80058a8:	f887 311e 	strb.w	r3, [r7, #286]	@ 0x11e
    }

  }

  /*------------------------------ SWPMI1 Configuration ------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SWPMI1) == RCC_PERIPHCLK_SWPMI1)
 80058ac:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 80058b0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80058b4:	f402 1380 	and.w	r3, r2, #1048576	@ 0x100000
 80058b8:	65bb      	str	r3, [r7, #88]	@ 0x58
 80058ba:	2300      	movs	r3, #0
 80058bc:	65fb      	str	r3, [r7, #92]	@ 0x5c
 80058be:	e9d7 1216 	ldrd	r1, r2, [r7, #88]	@ 0x58
 80058c2:	460b      	mov	r3, r1
 80058c4:	4313      	orrs	r3, r2
 80058c6:	d009      	beq.n	80058dc <HAL_RCCEx_PeriphCLKConfig+0x10e0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SWPMI1CLKSOURCE(PeriphClkInit->Swpmi1ClockSelection));

    /* Configure the SWPMI1 interface clock source */
    __HAL_RCC_SWPMI1_CONFIG(PeriphClkInit->Swpmi1ClockSelection);
 80058c8:	4baa      	ldr	r3, [pc, #680]	@ (8005b74 <HAL_RCCEx_PeriphCLKConfig+0x1378>)
 80058ca:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80058cc:	f023 4100 	bic.w	r1, r3, #2147483648	@ 0x80000000
 80058d0:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 80058d4:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 80058d6:	4aa7      	ldr	r2, [pc, #668]	@ (8005b74 <HAL_RCCEx_PeriphCLKConfig+0x1378>)
 80058d8:	430b      	orrs	r3, r1
 80058da:	6513      	str	r3, [r2, #80]	@ 0x50
    /* Configure the HRTIM1 clock source */
    __HAL_RCC_HRTIM1_CONFIG(PeriphClkInit->Hrtim1ClockSelection);
  }
#endif  /*HRTIM1*/
  /*------------------------------ DFSDM1 Configuration ------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1) == RCC_PERIPHCLK_DFSDM1)
 80058dc:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 80058e0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80058e4:	f402 1300 	and.w	r3, r2, #2097152	@ 0x200000
 80058e8:	653b      	str	r3, [r7, #80]	@ 0x50
 80058ea:	2300      	movs	r3, #0
 80058ec:	657b      	str	r3, [r7, #84]	@ 0x54
 80058ee:	e9d7 1214 	ldrd	r1, r2, [r7, #80]	@ 0x50
 80058f2:	460b      	mov	r3, r1
 80058f4:	4313      	orrs	r3, r2
 80058f6:	d009      	beq.n	800590c <HAL_RCCEx_PeriphCLKConfig+0x1110>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1CLKSOURCE(PeriphClkInit->Dfsdm1ClockSelection));

    /* Configure the DFSDM1 interface clock source */
    __HAL_RCC_DFSDM1_CONFIG(PeriphClkInit->Dfsdm1ClockSelection);
 80058f8:	4b9e      	ldr	r3, [pc, #632]	@ (8005b74 <HAL_RCCEx_PeriphCLKConfig+0x1378>)
 80058fa:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80058fc:	f023 7180 	bic.w	r1, r3, #16777216	@ 0x1000000
 8005900:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8005904:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8005906:	4a9b      	ldr	r2, [pc, #620]	@ (8005b74 <HAL_RCCEx_PeriphCLKConfig+0x1378>)
 8005908:	430b      	orrs	r3, r1
 800590a:	6513      	str	r3, [r2, #80]	@ 0x50
  }

#if defined(DFSDM2_BASE)
  /*------------------------------ DFSDM2 Configuration ------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM2) == RCC_PERIPHCLK_DFSDM2)
 800590c:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8005910:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005914:	f402 6300 	and.w	r3, r2, #2048	@ 0x800
 8005918:	64bb      	str	r3, [r7, #72]	@ 0x48
 800591a:	2300      	movs	r3, #0
 800591c:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800591e:	e9d7 1212 	ldrd	r1, r2, [r7, #72]	@ 0x48
 8005922:	460b      	mov	r3, r1
 8005924:	4313      	orrs	r3, r2
 8005926:	d009      	beq.n	800593c <HAL_RCCEx_PeriphCLKConfig+0x1140>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM2CLKSOURCE(PeriphClkInit->Dfsdm2ClockSelection));

    /* Configure the DFSDM2 interface clock source */
    __HAL_RCC_DFSDM2_CONFIG(PeriphClkInit->Dfsdm2ClockSelection);
 8005928:	4b92      	ldr	r3, [pc, #584]	@ (8005b74 <HAL_RCCEx_PeriphCLKConfig+0x1378>)
 800592a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800592c:	f023 6100 	bic.w	r1, r3, #134217728	@ 0x8000000
 8005930:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8005934:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8005936:	4a8f      	ldr	r2, [pc, #572]	@ (8005b74 <HAL_RCCEx_PeriphCLKConfig+0x1378>)
 8005938:	430b      	orrs	r3, r1
 800593a:	6593      	str	r3, [r2, #88]	@ 0x58
  }
#endif  /* DFSDM2 */

  /*------------------------------------ TIM configuration --------------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == RCC_PERIPHCLK_TIM)
 800593c:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8005940:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005944:	f002 4380 	and.w	r3, r2, #1073741824	@ 0x40000000
 8005948:	643b      	str	r3, [r7, #64]	@ 0x40
 800594a:	2300      	movs	r3, #0
 800594c:	647b      	str	r3, [r7, #68]	@ 0x44
 800594e:	e9d7 1210 	ldrd	r1, r2, [r7, #64]	@ 0x40
 8005952:	460b      	mov	r3, r1
 8005954:	4313      	orrs	r3, r2
 8005956:	d00e      	beq.n	8005976 <HAL_RCCEx_PeriphCLKConfig+0x117a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIMPRES(PeriphClkInit->TIMPresSelection));

    /* Configure Timer Prescaler */
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
 8005958:	4b86      	ldr	r3, [pc, #536]	@ (8005b74 <HAL_RCCEx_PeriphCLKConfig+0x1378>)
 800595a:	691b      	ldr	r3, [r3, #16]
 800595c:	4a85      	ldr	r2, [pc, #532]	@ (8005b74 <HAL_RCCEx_PeriphCLKConfig+0x1378>)
 800595e:	f423 4300 	bic.w	r3, r3, #32768	@ 0x8000
 8005962:	6113      	str	r3, [r2, #16]
 8005964:	4b83      	ldr	r3, [pc, #524]	@ (8005b74 <HAL_RCCEx_PeriphCLKConfig+0x1378>)
 8005966:	6919      	ldr	r1, [r3, #16]
 8005968:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 800596c:	f8d3 30b8 	ldr.w	r3, [r3, #184]	@ 0xb8
 8005970:	4a80      	ldr	r2, [pc, #512]	@ (8005b74 <HAL_RCCEx_PeriphCLKConfig+0x1378>)
 8005972:	430b      	orrs	r3, r1
 8005974:	6113      	str	r3, [r2, #16]
  }

  /*------------------------------------ CKPER configuration --------------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CKPER) == RCC_PERIPHCLK_CKPER)
 8005976:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 800597a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800597e:	f002 4300 	and.w	r3, r2, #2147483648	@ 0x80000000
 8005982:	63bb      	str	r3, [r7, #56]	@ 0x38
 8005984:	2300      	movs	r3, #0
 8005986:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8005988:	e9d7 120e 	ldrd	r1, r2, [r7, #56]	@ 0x38
 800598c:	460b      	mov	r3, r1
 800598e:	4313      	orrs	r3, r2
 8005990:	d009      	beq.n	80059a6 <HAL_RCCEx_PeriphCLKConfig+0x11aa>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CLKPSOURCE(PeriphClkInit->CkperClockSelection));

    /* Configure the CKPER clock source */
    __HAL_RCC_CLKP_CONFIG(PeriphClkInit->CkperClockSelection);
 8005992:	4b78      	ldr	r3, [pc, #480]	@ (8005b74 <HAL_RCCEx_PeriphCLKConfig+0x1378>)
 8005994:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8005996:	f023 5140 	bic.w	r1, r3, #805306368	@ 0x30000000
 800599a:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 800599e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80059a0:	4a74      	ldr	r2, [pc, #464]	@ (8005b74 <HAL_RCCEx_PeriphCLKConfig+0x1378>)
 80059a2:	430b      	orrs	r3, r1
 80059a4:	64d3      	str	r3, [r2, #76]	@ 0x4c
  }

  /*------------------------------ CEC Configuration ------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CEC) == RCC_PERIPHCLK_CEC)
 80059a6:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 80059aa:	e9d3 2300 	ldrd	r2, r3, [r3]
 80059ae:	f402 0300 	and.w	r3, r2, #8388608	@ 0x800000
 80059b2:	633b      	str	r3, [r7, #48]	@ 0x30
 80059b4:	2300      	movs	r3, #0
 80059b6:	637b      	str	r3, [r7, #52]	@ 0x34
 80059b8:	e9d7 120c 	ldrd	r1, r2, [r7, #48]	@ 0x30
 80059bc:	460b      	mov	r3, r1
 80059be:	4313      	orrs	r3, r2
 80059c0:	d00a      	beq.n	80059d8 <HAL_RCCEx_PeriphCLKConfig+0x11dc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CECCLKSOURCE(PeriphClkInit->CecClockSelection));

    /* Configure the CEC interface clock source */
    __HAL_RCC_CEC_CONFIG(PeriphClkInit->CecClockSelection);
 80059c2:	4b6c      	ldr	r3, [pc, #432]	@ (8005b74 <HAL_RCCEx_PeriphCLKConfig+0x1378>)
 80059c4:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80059c6:	f423 0140 	bic.w	r1, r3, #12582912	@ 0xc00000
 80059ca:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 80059ce:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80059d2:	4a68      	ldr	r2, [pc, #416]	@ (8005b74 <HAL_RCCEx_PeriphCLKConfig+0x1378>)
 80059d4:	430b      	orrs	r3, r1
 80059d6:	6553      	str	r3, [r2, #84]	@ 0x54
  }

  /*---------------------------- PLL2 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL2_DIVP) == RCC_PERIPHCLK_PLL2_DIVP)
 80059d8:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 80059dc:	e9d3 2300 	ldrd	r2, r3, [r3]
 80059e0:	2100      	movs	r1, #0
 80059e2:	62b9      	str	r1, [r7, #40]	@ 0x28
 80059e4:	f003 0301 	and.w	r3, r3, #1
 80059e8:	62fb      	str	r3, [r7, #44]	@ 0x2c
 80059ea:	e9d7 120a 	ldrd	r1, r2, [r7, #40]	@ 0x28
 80059ee:	460b      	mov	r3, r1
 80059f0:	4313      	orrs	r3, r2
 80059f2:	d011      	beq.n	8005a18 <HAL_RCCEx_PeriphCLKConfig+0x121c>
  {
    ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 80059f4:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 80059f8:	3308      	adds	r3, #8
 80059fa:	2100      	movs	r1, #0
 80059fc:	4618      	mov	r0, r3
 80059fe:	f000 fb79 	bl	80060f4 <RCCEx_PLL2_Config>
 8005a02:	4603      	mov	r3, r0
 8005a04:	f887 311f 	strb.w	r3, [r7, #287]	@ 0x11f
    
    if (ret == HAL_OK)
 8005a08:	f897 311f 	ldrb.w	r3, [r7, #287]	@ 0x11f
 8005a0c:	2b00      	cmp	r3, #0
 8005a0e:	d003      	beq.n	8005a18 <HAL_RCCEx_PeriphCLKConfig+0x121c>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 8005a10:	f897 311f 	ldrb.w	r3, [r7, #287]	@ 0x11f
 8005a14:	f887 311e 	strb.w	r3, [r7, #286]	@ 0x11e
    } 
  }
  
  
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL2_DIVQ) == RCC_PERIPHCLK_PLL2_DIVQ)
 8005a18:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8005a1c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005a20:	2100      	movs	r1, #0
 8005a22:	6239      	str	r1, [r7, #32]
 8005a24:	f003 0302 	and.w	r3, r3, #2
 8005a28:	627b      	str	r3, [r7, #36]	@ 0x24
 8005a2a:	e9d7 1208 	ldrd	r1, r2, [r7, #32]
 8005a2e:	460b      	mov	r3, r1
 8005a30:	4313      	orrs	r3, r2
 8005a32:	d011      	beq.n	8005a58 <HAL_RCCEx_PeriphCLKConfig+0x125c>
  {
    ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 8005a34:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8005a38:	3308      	adds	r3, #8
 8005a3a:	2101      	movs	r1, #1
 8005a3c:	4618      	mov	r0, r3
 8005a3e:	f000 fb59 	bl	80060f4 <RCCEx_PLL2_Config>
 8005a42:	4603      	mov	r3, r0
 8005a44:	f887 311f 	strb.w	r3, [r7, #287]	@ 0x11f
    
    if (ret == HAL_OK)
 8005a48:	f897 311f 	ldrb.w	r3, [r7, #287]	@ 0x11f
 8005a4c:	2b00      	cmp	r3, #0
 8005a4e:	d003      	beq.n	8005a58 <HAL_RCCEx_PeriphCLKConfig+0x125c>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 8005a50:	f897 311f 	ldrb.w	r3, [r7, #287]	@ 0x11f
 8005a54:	f887 311e 	strb.w	r3, [r7, #286]	@ 0x11e
    }
  }
  
  
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL2_DIVR) == RCC_PERIPHCLK_PLL2_DIVR)
 8005a58:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8005a5c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005a60:	2100      	movs	r1, #0
 8005a62:	61b9      	str	r1, [r7, #24]
 8005a64:	f003 0304 	and.w	r3, r3, #4
 8005a68:	61fb      	str	r3, [r7, #28]
 8005a6a:	e9d7 1206 	ldrd	r1, r2, [r7, #24]
 8005a6e:	460b      	mov	r3, r1
 8005a70:	4313      	orrs	r3, r2
 8005a72:	d011      	beq.n	8005a98 <HAL_RCCEx_PeriphCLKConfig+0x129c>
  {
    ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 8005a74:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8005a78:	3308      	adds	r3, #8
 8005a7a:	2102      	movs	r1, #2
 8005a7c:	4618      	mov	r0, r3
 8005a7e:	f000 fb39 	bl	80060f4 <RCCEx_PLL2_Config>
 8005a82:	4603      	mov	r3, r0
 8005a84:	f887 311f 	strb.w	r3, [r7, #287]	@ 0x11f
    
    if (ret == HAL_OK)
 8005a88:	f897 311f 	ldrb.w	r3, [r7, #287]	@ 0x11f
 8005a8c:	2b00      	cmp	r3, #0
 8005a8e:	d003      	beq.n	8005a98 <HAL_RCCEx_PeriphCLKConfig+0x129c>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 8005a90:	f897 311f 	ldrb.w	r3, [r7, #287]	@ 0x11f
 8005a94:	f887 311e 	strb.w	r3, [r7, #286]	@ 0x11e
    }
  }
  

  /*---------------------------- PLL3 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL3_DIVP) == RCC_PERIPHCLK_PLL3_DIVP)
 8005a98:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8005a9c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005aa0:	2100      	movs	r1, #0
 8005aa2:	6139      	str	r1, [r7, #16]
 8005aa4:	f003 0308 	and.w	r3, r3, #8
 8005aa8:	617b      	str	r3, [r7, #20]
 8005aaa:	e9d7 1204 	ldrd	r1, r2, [r7, #16]
 8005aae:	460b      	mov	r3, r1
 8005ab0:	4313      	orrs	r3, r2
 8005ab2:	d011      	beq.n	8005ad8 <HAL_RCCEx_PeriphCLKConfig+0x12dc>
  {
    ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 8005ab4:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8005ab8:	3328      	adds	r3, #40	@ 0x28
 8005aba:	2100      	movs	r1, #0
 8005abc:	4618      	mov	r0, r3
 8005abe:	f000 fbcb 	bl	8006258 <RCCEx_PLL3_Config>
 8005ac2:	4603      	mov	r3, r0
 8005ac4:	f887 311f 	strb.w	r3, [r7, #287]	@ 0x11f
  
    if (ret == HAL_OK)
 8005ac8:	f897 311f 	ldrb.w	r3, [r7, #287]	@ 0x11f
 8005acc:	2b00      	cmp	r3, #0
 8005ace:	d003      	beq.n	8005ad8 <HAL_RCCEx_PeriphCLKConfig+0x12dc>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 8005ad0:	f897 311f 	ldrb.w	r3, [r7, #287]	@ 0x11f
 8005ad4:	f887 311e 	strb.w	r3, [r7, #286]	@ 0x11e
    }
  }
  
  
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL3_DIVQ) == RCC_PERIPHCLK_PLL3_DIVQ)
 8005ad8:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8005adc:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005ae0:	2100      	movs	r1, #0
 8005ae2:	60b9      	str	r1, [r7, #8]
 8005ae4:	f003 0310 	and.w	r3, r3, #16
 8005ae8:	60fb      	str	r3, [r7, #12]
 8005aea:	e9d7 1202 	ldrd	r1, r2, [r7, #8]
 8005aee:	460b      	mov	r3, r1
 8005af0:	4313      	orrs	r3, r2
 8005af2:	d011      	beq.n	8005b18 <HAL_RCCEx_PeriphCLKConfig+0x131c>
  {
    ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 8005af4:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8005af8:	3328      	adds	r3, #40	@ 0x28
 8005afa:	2101      	movs	r1, #1
 8005afc:	4618      	mov	r0, r3
 8005afe:	f000 fbab 	bl	8006258 <RCCEx_PLL3_Config>
 8005b02:	4603      	mov	r3, r0
 8005b04:	f887 311f 	strb.w	r3, [r7, #287]	@ 0x11f
    
    if (ret == HAL_OK)
 8005b08:	f897 311f 	ldrb.w	r3, [r7, #287]	@ 0x11f
 8005b0c:	2b00      	cmp	r3, #0
 8005b0e:	d003      	beq.n	8005b18 <HAL_RCCEx_PeriphCLKConfig+0x131c>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 8005b10:	f897 311f 	ldrb.w	r3, [r7, #287]	@ 0x11f
 8005b14:	f887 311e 	strb.w	r3, [r7, #286]	@ 0x11e
    }
  }
  
  
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL3_DIVR) == RCC_PERIPHCLK_PLL3_DIVR)
 8005b18:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8005b1c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005b20:	2100      	movs	r1, #0
 8005b22:	6039      	str	r1, [r7, #0]
 8005b24:	f003 0320 	and.w	r3, r3, #32
 8005b28:	607b      	str	r3, [r7, #4]
 8005b2a:	e9d7 1200 	ldrd	r1, r2, [r7]
 8005b2e:	460b      	mov	r3, r1
 8005b30:	4313      	orrs	r3, r2
 8005b32:	d011      	beq.n	8005b58 <HAL_RCCEx_PeriphCLKConfig+0x135c>
  {
    ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 8005b34:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8005b38:	3328      	adds	r3, #40	@ 0x28
 8005b3a:	2102      	movs	r1, #2
 8005b3c:	4618      	mov	r0, r3
 8005b3e:	f000 fb8b 	bl	8006258 <RCCEx_PLL3_Config>
 8005b42:	4603      	mov	r3, r0
 8005b44:	f887 311f 	strb.w	r3, [r7, #287]	@ 0x11f
    
    if (ret == HAL_OK)
 8005b48:	f897 311f 	ldrb.w	r3, [r7, #287]	@ 0x11f
 8005b4c:	2b00      	cmp	r3, #0
 8005b4e:	d003      	beq.n	8005b58 <HAL_RCCEx_PeriphCLKConfig+0x135c>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 8005b50:	f897 311f 	ldrb.w	r3, [r7, #287]	@ 0x11f
 8005b54:	f887 311e 	strb.w	r3, [r7, #286]	@ 0x11e
    } 
  }

  if (status == HAL_OK)
 8005b58:	f897 311e 	ldrb.w	r3, [r7, #286]	@ 0x11e
 8005b5c:	2b00      	cmp	r3, #0
 8005b5e:	d101      	bne.n	8005b64 <HAL_RCCEx_PeriphCLKConfig+0x1368>
  {
    return HAL_OK;
 8005b60:	2300      	movs	r3, #0
 8005b62:	e000      	b.n	8005b66 <HAL_RCCEx_PeriphCLKConfig+0x136a>
  }
  return HAL_ERROR;
 8005b64:	2301      	movs	r3, #1
}
 8005b66:	4618      	mov	r0, r3
 8005b68:	f507 7790 	add.w	r7, r7, #288	@ 0x120
 8005b6c:	46bd      	mov	sp, r7
 8005b6e:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8005b72:	bf00      	nop
 8005b74:	58024400 	.word	0x58024400

08005b78 <HAL_RCCEx_GetD3PCLK1Freq>:
  * @note   Each time D3PCLK1 changes, this function must be called to update the
  *         right D3PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval D3PCLK1 frequency
  */
uint32_t HAL_RCCEx_GetD3PCLK1Freq(void)
{
 8005b78:	b580      	push	{r7, lr}
 8005b7a:	af00      	add	r7, sp, #0
#if defined(RCC_D3CFGR_D3PPRE)
  /* Get HCLK source and Compute D3PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (D1CorePrescTable[(RCC->D3CFGR & RCC_D3CFGR_D3PPRE) >> RCC_D3CFGR_D3PPRE_Pos] & 0x1FU));
#else
  /* Get HCLK source and Compute D3PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (D1CorePrescTable[(RCC->SRDCFGR & RCC_SRDCFGR_SRDPPRE) >> RCC_SRDCFGR_SRDPPRE_Pos] & 0x1FU));
 8005b7c:	f7fe fde2 	bl	8004744 <HAL_RCC_GetHCLKFreq>
 8005b80:	4602      	mov	r2, r0
 8005b82:	4b06      	ldr	r3, [pc, #24]	@ (8005b9c <HAL_RCCEx_GetD3PCLK1Freq+0x24>)
 8005b84:	6a1b      	ldr	r3, [r3, #32]
 8005b86:	091b      	lsrs	r3, r3, #4
 8005b88:	f003 0307 	and.w	r3, r3, #7
 8005b8c:	4904      	ldr	r1, [pc, #16]	@ (8005ba0 <HAL_RCCEx_GetD3PCLK1Freq+0x28>)
 8005b8e:	5ccb      	ldrb	r3, [r1, r3]
 8005b90:	f003 031f 	and.w	r3, r3, #31
 8005b94:	fa22 f303 	lsr.w	r3, r2, r3
#endif
}
 8005b98:	4618      	mov	r0, r3
 8005b9a:	bd80      	pop	{r7, pc}
 8005b9c:	58024400 	.word	0x58024400
 8005ba0:	08008244 	.word	0x08008244

08005ba4 <HAL_RCCEx_GetPLL2ClockFreq>:
  *         right PLL2CLK value. Otherwise, any configuration based on this function will be incorrect.
  * @param  PLL2_Clocks structure.
  * @retval None
  */
void HAL_RCCEx_GetPLL2ClockFreq(PLL2_ClocksTypeDef *PLL2_Clocks)
{
 8005ba4:	b480      	push	{r7}
 8005ba6:	b089      	sub	sp, #36	@ 0x24
 8005ba8:	af00      	add	r7, sp, #0
 8005baa:	6078      	str	r0, [r7, #4]
  float_t fracn2, pll2vco;

  /* PLL_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLL2M) * PLL2N
     PLL2xCLK = PLL2_VCO / PLL2x
  */
  pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 8005bac:	4ba1      	ldr	r3, [pc, #644]	@ (8005e34 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8005bae:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005bb0:	f003 0303 	and.w	r3, r3, #3
 8005bb4:	61bb      	str	r3, [r7, #24]
  pll2m = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM2) >> 12);
 8005bb6:	4b9f      	ldr	r3, [pc, #636]	@ (8005e34 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8005bb8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005bba:	0b1b      	lsrs	r3, r3, #12
 8005bbc:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8005bc0:	617b      	str	r3, [r7, #20]
  pll2fracen = (RCC->PLLCFGR & RCC_PLLCFGR_PLL2FRACEN) >> RCC_PLLCFGR_PLL2FRACEN_Pos;
 8005bc2:	4b9c      	ldr	r3, [pc, #624]	@ (8005e34 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8005bc4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005bc6:	091b      	lsrs	r3, r3, #4
 8005bc8:	f003 0301 	and.w	r3, r3, #1
 8005bcc:	613b      	str	r3, [r7, #16]
  fracn2 = (float_t)(uint32_t)(pll2fracen * ((RCC->PLL2FRACR & RCC_PLL2FRACR_FRACN2) >> 3));
 8005bce:	4b99      	ldr	r3, [pc, #612]	@ (8005e34 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8005bd0:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005bd2:	08db      	lsrs	r3, r3, #3
 8005bd4:	f3c3 030c 	ubfx	r3, r3, #0, #13
 8005bd8:	693a      	ldr	r2, [r7, #16]
 8005bda:	fb02 f303 	mul.w	r3, r2, r3
 8005bde:	ee07 3a90 	vmov	s15, r3
 8005be2:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8005be6:	edc7 7a03 	vstr	s15, [r7, #12]

  if (pll2m != 0U)
 8005bea:	697b      	ldr	r3, [r7, #20]
 8005bec:	2b00      	cmp	r3, #0
 8005bee:	f000 8111 	beq.w	8005e14 <HAL_RCCEx_GetPLL2ClockFreq+0x270>
  {
    switch (pllsource)
 8005bf2:	69bb      	ldr	r3, [r7, #24]
 8005bf4:	2b02      	cmp	r3, #2
 8005bf6:	f000 8083 	beq.w	8005d00 <HAL_RCCEx_GetPLL2ClockFreq+0x15c>
 8005bfa:	69bb      	ldr	r3, [r7, #24]
 8005bfc:	2b02      	cmp	r3, #2
 8005bfe:	f200 80a1 	bhi.w	8005d44 <HAL_RCCEx_GetPLL2ClockFreq+0x1a0>
 8005c02:	69bb      	ldr	r3, [r7, #24]
 8005c04:	2b00      	cmp	r3, #0
 8005c06:	d003      	beq.n	8005c10 <HAL_RCCEx_GetPLL2ClockFreq+0x6c>
 8005c08:	69bb      	ldr	r3, [r7, #24]
 8005c0a:	2b01      	cmp	r3, #1
 8005c0c:	d056      	beq.n	8005cbc <HAL_RCCEx_GetPLL2ClockFreq+0x118>
 8005c0e:	e099      	b.n	8005d44 <HAL_RCCEx_GetPLL2ClockFreq+0x1a0>
    {

      case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8005c10:	4b88      	ldr	r3, [pc, #544]	@ (8005e34 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8005c12:	681b      	ldr	r3, [r3, #0]
 8005c14:	f003 0320 	and.w	r3, r3, #32
 8005c18:	2b00      	cmp	r3, #0
 8005c1a:	d02d      	beq.n	8005c78 <HAL_RCCEx_GetPLL2ClockFreq+0xd4>
        {
          hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 8005c1c:	4b85      	ldr	r3, [pc, #532]	@ (8005e34 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8005c1e:	681b      	ldr	r3, [r3, #0]
 8005c20:	08db      	lsrs	r3, r3, #3
 8005c22:	f003 0303 	and.w	r3, r3, #3
 8005c26:	4a84      	ldr	r2, [pc, #528]	@ (8005e38 <HAL_RCCEx_GetPLL2ClockFreq+0x294>)
 8005c28:	fa22 f303 	lsr.w	r3, r2, r3
 8005c2c:	60bb      	str	r3, [r7, #8]
          pll2vco = ((float_t)hsivalue / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 8005c2e:	68bb      	ldr	r3, [r7, #8]
 8005c30:	ee07 3a90 	vmov	s15, r3
 8005c34:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8005c38:	697b      	ldr	r3, [r7, #20]
 8005c3a:	ee07 3a90 	vmov	s15, r3
 8005c3e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8005c42:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8005c46:	4b7b      	ldr	r3, [pc, #492]	@ (8005e34 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8005c48:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005c4a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8005c4e:	ee07 3a90 	vmov	s15, r3
 8005c52:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8005c56:	ed97 6a03 	vldr	s12, [r7, #12]
 8005c5a:	eddf 5a78 	vldr	s11, [pc, #480]	@ 8005e3c <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 8005c5e:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8005c62:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8005c66:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8005c6a:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8005c6e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8005c72:	edc7 7a07 	vstr	s15, [r7, #28]
        }
        else
        {
          pll2vco = ((float_t)HSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
        }
        break;
 8005c76:	e087      	b.n	8005d88 <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>
          pll2vco = ((float_t)HSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 8005c78:	697b      	ldr	r3, [r7, #20]
 8005c7a:	ee07 3a90 	vmov	s15, r3
 8005c7e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8005c82:	eddf 6a6f 	vldr	s13, [pc, #444]	@ 8005e40 <HAL_RCCEx_GetPLL2ClockFreq+0x29c>
 8005c86:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8005c8a:	4b6a      	ldr	r3, [pc, #424]	@ (8005e34 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8005c8c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005c8e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8005c92:	ee07 3a90 	vmov	s15, r3
 8005c96:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8005c9a:	ed97 6a03 	vldr	s12, [r7, #12]
 8005c9e:	eddf 5a67 	vldr	s11, [pc, #412]	@ 8005e3c <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 8005ca2:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8005ca6:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8005caa:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8005cae:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8005cb2:	ee67 7a27 	vmul.f32	s15, s14, s15
 8005cb6:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8005cba:	e065      	b.n	8005d88 <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>

      case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
        pll2vco = ((float_t)CSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 8005cbc:	697b      	ldr	r3, [r7, #20]
 8005cbe:	ee07 3a90 	vmov	s15, r3
 8005cc2:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8005cc6:	eddf 6a5f 	vldr	s13, [pc, #380]	@ 8005e44 <HAL_RCCEx_GetPLL2ClockFreq+0x2a0>
 8005cca:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8005cce:	4b59      	ldr	r3, [pc, #356]	@ (8005e34 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8005cd0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005cd2:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8005cd6:	ee07 3a90 	vmov	s15, r3
 8005cda:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8005cde:	ed97 6a03 	vldr	s12, [r7, #12]
 8005ce2:	eddf 5a56 	vldr	s11, [pc, #344]	@ 8005e3c <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 8005ce6:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8005cea:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8005cee:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8005cf2:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8005cf6:	ee67 7a27 	vmul.f32	s15, s14, s15
 8005cfa:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8005cfe:	e043      	b.n	8005d88 <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>

      case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
        pll2vco = ((float_t)HSE_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 8005d00:	697b      	ldr	r3, [r7, #20]
 8005d02:	ee07 3a90 	vmov	s15, r3
 8005d06:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8005d0a:	eddf 6a4f 	vldr	s13, [pc, #316]	@ 8005e48 <HAL_RCCEx_GetPLL2ClockFreq+0x2a4>
 8005d0e:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8005d12:	4b48      	ldr	r3, [pc, #288]	@ (8005e34 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8005d14:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005d16:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8005d1a:	ee07 3a90 	vmov	s15, r3
 8005d1e:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8005d22:	ed97 6a03 	vldr	s12, [r7, #12]
 8005d26:	eddf 5a45 	vldr	s11, [pc, #276]	@ 8005e3c <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 8005d2a:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8005d2e:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8005d32:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8005d36:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8005d3a:	ee67 7a27 	vmul.f32	s15, s14, s15
 8005d3e:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8005d42:	e021      	b.n	8005d88 <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>

      default:
        pll2vco = ((float_t)CSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 8005d44:	697b      	ldr	r3, [r7, #20]
 8005d46:	ee07 3a90 	vmov	s15, r3
 8005d4a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8005d4e:	eddf 6a3d 	vldr	s13, [pc, #244]	@ 8005e44 <HAL_RCCEx_GetPLL2ClockFreq+0x2a0>
 8005d52:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8005d56:	4b37      	ldr	r3, [pc, #220]	@ (8005e34 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8005d58:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005d5a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8005d5e:	ee07 3a90 	vmov	s15, r3
 8005d62:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8005d66:	ed97 6a03 	vldr	s12, [r7, #12]
 8005d6a:	eddf 5a34 	vldr	s11, [pc, #208]	@ 8005e3c <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 8005d6e:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8005d72:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8005d76:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8005d7a:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8005d7e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8005d82:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8005d86:	bf00      	nop
    }
    PLL2_Clocks->PLL2_P_Frequency = (uint32_t)(float_t)(pll2vco / ((float_t)(uint32_t)((RCC->PLL2DIVR & RCC_PLL2DIVR_P2) >> 9)  + (float_t)1)) ;
 8005d88:	4b2a      	ldr	r3, [pc, #168]	@ (8005e34 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8005d8a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005d8c:	0a5b      	lsrs	r3, r3, #9
 8005d8e:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8005d92:	ee07 3a90 	vmov	s15, r3
 8005d96:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8005d9a:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8005d9e:	ee37 7a87 	vadd.f32	s14, s15, s14
 8005da2:	edd7 6a07 	vldr	s13, [r7, #28]
 8005da6:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8005daa:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8005dae:	ee17 2a90 	vmov	r2, s15
 8005db2:	687b      	ldr	r3, [r7, #4]
 8005db4:	601a      	str	r2, [r3, #0]
    PLL2_Clocks->PLL2_Q_Frequency = (uint32_t)(float_t)(pll2vco / ((float_t)(uint32_t)((RCC->PLL2DIVR & RCC_PLL2DIVR_Q2) >> 16) + (float_t)1)) ;
 8005db6:	4b1f      	ldr	r3, [pc, #124]	@ (8005e34 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8005db8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005dba:	0c1b      	lsrs	r3, r3, #16
 8005dbc:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8005dc0:	ee07 3a90 	vmov	s15, r3
 8005dc4:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8005dc8:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8005dcc:	ee37 7a87 	vadd.f32	s14, s15, s14
 8005dd0:	edd7 6a07 	vldr	s13, [r7, #28]
 8005dd4:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8005dd8:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8005ddc:	ee17 2a90 	vmov	r2, s15
 8005de0:	687b      	ldr	r3, [r7, #4]
 8005de2:	605a      	str	r2, [r3, #4]
    PLL2_Clocks->PLL2_R_Frequency = (uint32_t)(float_t)(pll2vco / ((float_t)(uint32_t)((RCC->PLL2DIVR & RCC_PLL2DIVR_R2) >> 24) + (float_t)1)) ;
 8005de4:	4b13      	ldr	r3, [pc, #76]	@ (8005e34 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8005de6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005de8:	0e1b      	lsrs	r3, r3, #24
 8005dea:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8005dee:	ee07 3a90 	vmov	s15, r3
 8005df2:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8005df6:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8005dfa:	ee37 7a87 	vadd.f32	s14, s15, s14
 8005dfe:	edd7 6a07 	vldr	s13, [r7, #28]
 8005e02:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8005e06:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8005e0a:	ee17 2a90 	vmov	r2, s15
 8005e0e:	687b      	ldr	r3, [r7, #4]
 8005e10:	609a      	str	r2, [r3, #8]
  {
    PLL2_Clocks->PLL2_P_Frequency = 0U;
    PLL2_Clocks->PLL2_Q_Frequency = 0U;
    PLL2_Clocks->PLL2_R_Frequency = 0U;
  }
}
 8005e12:	e008      	b.n	8005e26 <HAL_RCCEx_GetPLL2ClockFreq+0x282>
    PLL2_Clocks->PLL2_P_Frequency = 0U;
 8005e14:	687b      	ldr	r3, [r7, #4]
 8005e16:	2200      	movs	r2, #0
 8005e18:	601a      	str	r2, [r3, #0]
    PLL2_Clocks->PLL2_Q_Frequency = 0U;
 8005e1a:	687b      	ldr	r3, [r7, #4]
 8005e1c:	2200      	movs	r2, #0
 8005e1e:	605a      	str	r2, [r3, #4]
    PLL2_Clocks->PLL2_R_Frequency = 0U;
 8005e20:	687b      	ldr	r3, [r7, #4]
 8005e22:	2200      	movs	r2, #0
 8005e24:	609a      	str	r2, [r3, #8]
}
 8005e26:	bf00      	nop
 8005e28:	3724      	adds	r7, #36	@ 0x24
 8005e2a:	46bd      	mov	sp, r7
 8005e2c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005e30:	4770      	bx	lr
 8005e32:	bf00      	nop
 8005e34:	58024400 	.word	0x58024400
 8005e38:	03d09000 	.word	0x03d09000
 8005e3c:	46000000 	.word	0x46000000
 8005e40:	4c742400 	.word	0x4c742400
 8005e44:	4a742400 	.word	0x4a742400
 8005e48:	4bb71b00 	.word	0x4bb71b00

08005e4c <HAL_RCCEx_GetPLL3ClockFreq>:
  *         right PLL3CLK value. Otherwise, any configuration based on this function will be incorrect.
  * @param  PLL3_Clocks structure.
  * @retval None
  */
void HAL_RCCEx_GetPLL3ClockFreq(PLL3_ClocksTypeDef *PLL3_Clocks)
{
 8005e4c:	b480      	push	{r7}
 8005e4e:	b089      	sub	sp, #36	@ 0x24
 8005e50:	af00      	add	r7, sp, #0
 8005e52:	6078      	str	r0, [r7, #4]
  float_t fracn3, pll3vco;

  /* PLL3_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLL3M) * PLL3N
     PLL3xCLK = PLL3_VCO / PLLxR
  */
  pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 8005e54:	4ba1      	ldr	r3, [pc, #644]	@ (80060dc <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8005e56:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005e58:	f003 0303 	and.w	r3, r3, #3
 8005e5c:	61bb      	str	r3, [r7, #24]
  pll3m = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM3) >> 20)  ;
 8005e5e:	4b9f      	ldr	r3, [pc, #636]	@ (80060dc <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8005e60:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005e62:	0d1b      	lsrs	r3, r3, #20
 8005e64:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8005e68:	617b      	str	r3, [r7, #20]
  pll3fracen = (RCC->PLLCFGR & RCC_PLLCFGR_PLL3FRACEN) >> RCC_PLLCFGR_PLL3FRACEN_Pos;
 8005e6a:	4b9c      	ldr	r3, [pc, #624]	@ (80060dc <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8005e6c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005e6e:	0a1b      	lsrs	r3, r3, #8
 8005e70:	f003 0301 	and.w	r3, r3, #1
 8005e74:	613b      	str	r3, [r7, #16]
  fracn3 = (float_t)(uint32_t)(pll3fracen * ((RCC->PLL3FRACR & RCC_PLL3FRACR_FRACN3) >> 3));
 8005e76:	4b99      	ldr	r3, [pc, #612]	@ (80060dc <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8005e78:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005e7a:	08db      	lsrs	r3, r3, #3
 8005e7c:	f3c3 030c 	ubfx	r3, r3, #0, #13
 8005e80:	693a      	ldr	r2, [r7, #16]
 8005e82:	fb02 f303 	mul.w	r3, r2, r3
 8005e86:	ee07 3a90 	vmov	s15, r3
 8005e8a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8005e8e:	edc7 7a03 	vstr	s15, [r7, #12]

  if (pll3m != 0U)
 8005e92:	697b      	ldr	r3, [r7, #20]
 8005e94:	2b00      	cmp	r3, #0
 8005e96:	f000 8111 	beq.w	80060bc <HAL_RCCEx_GetPLL3ClockFreq+0x270>
  {
    switch (pllsource)
 8005e9a:	69bb      	ldr	r3, [r7, #24]
 8005e9c:	2b02      	cmp	r3, #2
 8005e9e:	f000 8083 	beq.w	8005fa8 <HAL_RCCEx_GetPLL3ClockFreq+0x15c>
 8005ea2:	69bb      	ldr	r3, [r7, #24]
 8005ea4:	2b02      	cmp	r3, #2
 8005ea6:	f200 80a1 	bhi.w	8005fec <HAL_RCCEx_GetPLL3ClockFreq+0x1a0>
 8005eaa:	69bb      	ldr	r3, [r7, #24]
 8005eac:	2b00      	cmp	r3, #0
 8005eae:	d003      	beq.n	8005eb8 <HAL_RCCEx_GetPLL3ClockFreq+0x6c>
 8005eb0:	69bb      	ldr	r3, [r7, #24]
 8005eb2:	2b01      	cmp	r3, #1
 8005eb4:	d056      	beq.n	8005f64 <HAL_RCCEx_GetPLL3ClockFreq+0x118>
 8005eb6:	e099      	b.n	8005fec <HAL_RCCEx_GetPLL3ClockFreq+0x1a0>
    {
      case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8005eb8:	4b88      	ldr	r3, [pc, #544]	@ (80060dc <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8005eba:	681b      	ldr	r3, [r3, #0]
 8005ebc:	f003 0320 	and.w	r3, r3, #32
 8005ec0:	2b00      	cmp	r3, #0
 8005ec2:	d02d      	beq.n	8005f20 <HAL_RCCEx_GetPLL3ClockFreq+0xd4>
        {
          hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 8005ec4:	4b85      	ldr	r3, [pc, #532]	@ (80060dc <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8005ec6:	681b      	ldr	r3, [r3, #0]
 8005ec8:	08db      	lsrs	r3, r3, #3
 8005eca:	f003 0303 	and.w	r3, r3, #3
 8005ece:	4a84      	ldr	r2, [pc, #528]	@ (80060e0 <HAL_RCCEx_GetPLL3ClockFreq+0x294>)
 8005ed0:	fa22 f303 	lsr.w	r3, r2, r3
 8005ed4:	60bb      	str	r3, [r7, #8]
          pll3vco = ((float_t)hsivalue / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 8005ed6:	68bb      	ldr	r3, [r7, #8]
 8005ed8:	ee07 3a90 	vmov	s15, r3
 8005edc:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8005ee0:	697b      	ldr	r3, [r7, #20]
 8005ee2:	ee07 3a90 	vmov	s15, r3
 8005ee6:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8005eea:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8005eee:	4b7b      	ldr	r3, [pc, #492]	@ (80060dc <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8005ef0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005ef2:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8005ef6:	ee07 3a90 	vmov	s15, r3
 8005efa:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8005efe:	ed97 6a03 	vldr	s12, [r7, #12]
 8005f02:	eddf 5a78 	vldr	s11, [pc, #480]	@ 80060e4 <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 8005f06:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8005f0a:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8005f0e:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8005f12:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8005f16:	ee67 7a27 	vmul.f32	s15, s14, s15
 8005f1a:	edc7 7a07 	vstr	s15, [r7, #28]
        }
        else
        {
          pll3vco = ((float_t)HSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
        }
        break;
 8005f1e:	e087      	b.n	8006030 <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>
          pll3vco = ((float_t)HSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 8005f20:	697b      	ldr	r3, [r7, #20]
 8005f22:	ee07 3a90 	vmov	s15, r3
 8005f26:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8005f2a:	eddf 6a6f 	vldr	s13, [pc, #444]	@ 80060e8 <HAL_RCCEx_GetPLL3ClockFreq+0x29c>
 8005f2e:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8005f32:	4b6a      	ldr	r3, [pc, #424]	@ (80060dc <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8005f34:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005f36:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8005f3a:	ee07 3a90 	vmov	s15, r3
 8005f3e:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8005f42:	ed97 6a03 	vldr	s12, [r7, #12]
 8005f46:	eddf 5a67 	vldr	s11, [pc, #412]	@ 80060e4 <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 8005f4a:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8005f4e:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8005f52:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8005f56:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8005f5a:	ee67 7a27 	vmul.f32	s15, s14, s15
 8005f5e:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8005f62:	e065      	b.n	8006030 <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>
      case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
        pll3vco = ((float_t)CSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 8005f64:	697b      	ldr	r3, [r7, #20]
 8005f66:	ee07 3a90 	vmov	s15, r3
 8005f6a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8005f6e:	eddf 6a5f 	vldr	s13, [pc, #380]	@ 80060ec <HAL_RCCEx_GetPLL3ClockFreq+0x2a0>
 8005f72:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8005f76:	4b59      	ldr	r3, [pc, #356]	@ (80060dc <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8005f78:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005f7a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8005f7e:	ee07 3a90 	vmov	s15, r3
 8005f82:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8005f86:	ed97 6a03 	vldr	s12, [r7, #12]
 8005f8a:	eddf 5a56 	vldr	s11, [pc, #344]	@ 80060e4 <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 8005f8e:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8005f92:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8005f96:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8005f9a:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8005f9e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8005fa2:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8005fa6:	e043      	b.n	8006030 <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>

      case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
        pll3vco = ((float_t)HSE_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 8005fa8:	697b      	ldr	r3, [r7, #20]
 8005faa:	ee07 3a90 	vmov	s15, r3
 8005fae:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8005fb2:	eddf 6a4f 	vldr	s13, [pc, #316]	@ 80060f0 <HAL_RCCEx_GetPLL3ClockFreq+0x2a4>
 8005fb6:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8005fba:	4b48      	ldr	r3, [pc, #288]	@ (80060dc <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8005fbc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005fbe:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8005fc2:	ee07 3a90 	vmov	s15, r3
 8005fc6:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8005fca:	ed97 6a03 	vldr	s12, [r7, #12]
 8005fce:	eddf 5a45 	vldr	s11, [pc, #276]	@ 80060e4 <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 8005fd2:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8005fd6:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8005fda:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8005fde:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8005fe2:	ee67 7a27 	vmul.f32	s15, s14, s15
 8005fe6:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8005fea:	e021      	b.n	8006030 <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>

      default:
        pll3vco = ((float_t)CSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 8005fec:	697b      	ldr	r3, [r7, #20]
 8005fee:	ee07 3a90 	vmov	s15, r3
 8005ff2:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8005ff6:	eddf 6a3d 	vldr	s13, [pc, #244]	@ 80060ec <HAL_RCCEx_GetPLL3ClockFreq+0x2a0>
 8005ffa:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8005ffe:	4b37      	ldr	r3, [pc, #220]	@ (80060dc <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8006000:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006002:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8006006:	ee07 3a90 	vmov	s15, r3
 800600a:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800600e:	ed97 6a03 	vldr	s12, [r7, #12]
 8006012:	eddf 5a34 	vldr	s11, [pc, #208]	@ 80060e4 <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 8006016:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800601a:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800601e:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8006022:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8006026:	ee67 7a27 	vmul.f32	s15, s14, s15
 800602a:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 800602e:	bf00      	nop
    }
    PLL3_Clocks->PLL3_P_Frequency = (uint32_t)(float_t)(pll3vco / ((float_t)(uint32_t)((RCC->PLL3DIVR & RCC_PLL3DIVR_P3) >> 9)  + (float_t)1)) ;
 8006030:	4b2a      	ldr	r3, [pc, #168]	@ (80060dc <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8006032:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006034:	0a5b      	lsrs	r3, r3, #9
 8006036:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800603a:	ee07 3a90 	vmov	s15, r3
 800603e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8006042:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8006046:	ee37 7a87 	vadd.f32	s14, s15, s14
 800604a:	edd7 6a07 	vldr	s13, [r7, #28]
 800604e:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8006052:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8006056:	ee17 2a90 	vmov	r2, s15
 800605a:	687b      	ldr	r3, [r7, #4]
 800605c:	601a      	str	r2, [r3, #0]
    PLL3_Clocks->PLL3_Q_Frequency = (uint32_t)(float_t)(pll3vco / ((float_t)(uint32_t)((RCC->PLL3DIVR & RCC_PLL3DIVR_Q3) >> 16) + (float_t)1)) ;
 800605e:	4b1f      	ldr	r3, [pc, #124]	@ (80060dc <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8006060:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006062:	0c1b      	lsrs	r3, r3, #16
 8006064:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8006068:	ee07 3a90 	vmov	s15, r3
 800606c:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8006070:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8006074:	ee37 7a87 	vadd.f32	s14, s15, s14
 8006078:	edd7 6a07 	vldr	s13, [r7, #28]
 800607c:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8006080:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8006084:	ee17 2a90 	vmov	r2, s15
 8006088:	687b      	ldr	r3, [r7, #4]
 800608a:	605a      	str	r2, [r3, #4]
    PLL3_Clocks->PLL3_R_Frequency = (uint32_t)(float_t)(pll3vco / ((float_t)(uint32_t)((RCC->PLL3DIVR & RCC_PLL3DIVR_R3) >> 24) + (float_t)1)) ;
 800608c:	4b13      	ldr	r3, [pc, #76]	@ (80060dc <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800608e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006090:	0e1b      	lsrs	r3, r3, #24
 8006092:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8006096:	ee07 3a90 	vmov	s15, r3
 800609a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800609e:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 80060a2:	ee37 7a87 	vadd.f32	s14, s15, s14
 80060a6:	edd7 6a07 	vldr	s13, [r7, #28]
 80060aa:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80060ae:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80060b2:	ee17 2a90 	vmov	r2, s15
 80060b6:	687b      	ldr	r3, [r7, #4]
 80060b8:	609a      	str	r2, [r3, #8]
    PLL3_Clocks->PLL3_P_Frequency = 0U;
    PLL3_Clocks->PLL3_Q_Frequency = 0U;
    PLL3_Clocks->PLL3_R_Frequency = 0U;
  }

}
 80060ba:	e008      	b.n	80060ce <HAL_RCCEx_GetPLL3ClockFreq+0x282>
    PLL3_Clocks->PLL3_P_Frequency = 0U;
 80060bc:	687b      	ldr	r3, [r7, #4]
 80060be:	2200      	movs	r2, #0
 80060c0:	601a      	str	r2, [r3, #0]
    PLL3_Clocks->PLL3_Q_Frequency = 0U;
 80060c2:	687b      	ldr	r3, [r7, #4]
 80060c4:	2200      	movs	r2, #0
 80060c6:	605a      	str	r2, [r3, #4]
    PLL3_Clocks->PLL3_R_Frequency = 0U;
 80060c8:	687b      	ldr	r3, [r7, #4]
 80060ca:	2200      	movs	r2, #0
 80060cc:	609a      	str	r2, [r3, #8]
}
 80060ce:	bf00      	nop
 80060d0:	3724      	adds	r7, #36	@ 0x24
 80060d2:	46bd      	mov	sp, r7
 80060d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80060d8:	4770      	bx	lr
 80060da:	bf00      	nop
 80060dc:	58024400 	.word	0x58024400
 80060e0:	03d09000 	.word	0x03d09000
 80060e4:	46000000 	.word	0x46000000
 80060e8:	4c742400 	.word	0x4c742400
 80060ec:	4a742400 	.word	0x4a742400
 80060f0:	4bb71b00 	.word	0x4bb71b00

080060f4 <RCCEx_PLL2_Config>:
  * @note   PLL2 is temporary disabled to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLL2_Config(RCC_PLL2InitTypeDef *pll2, uint32_t Divider)
{
 80060f4:	b580      	push	{r7, lr}
 80060f6:	b084      	sub	sp, #16
 80060f8:	af00      	add	r7, sp, #0
 80060fa:	6078      	str	r0, [r7, #4]
 80060fc:	6039      	str	r1, [r7, #0]

  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 80060fe:	2300      	movs	r3, #0
 8006100:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLL2RGE_VALUE(pll2->PLL2RGE));
  assert_param(IS_RCC_PLL2VCO_VALUE(pll2->PLL2VCOSEL));
  assert_param(IS_RCC_PLLFRACN_VALUE(pll2->PLL2FRACN));

  /* Check that PLL2 OSC clock source is already set */
  if (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_NONE)
 8006102:	4b53      	ldr	r3, [pc, #332]	@ (8006250 <RCCEx_PLL2_Config+0x15c>)
 8006104:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006106:	f003 0303 	and.w	r3, r3, #3
 800610a:	2b03      	cmp	r3, #3
 800610c:	d101      	bne.n	8006112 <RCCEx_PLL2_Config+0x1e>
  {
    return HAL_ERROR;
 800610e:	2301      	movs	r3, #1
 8006110:	e099      	b.n	8006246 <RCCEx_PLL2_Config+0x152>


  else
  {
    /* Disable  PLL2. */
    __HAL_RCC_PLL2_DISABLE();
 8006112:	4b4f      	ldr	r3, [pc, #316]	@ (8006250 <RCCEx_PLL2_Config+0x15c>)
 8006114:	681b      	ldr	r3, [r3, #0]
 8006116:	4a4e      	ldr	r2, [pc, #312]	@ (8006250 <RCCEx_PLL2_Config+0x15c>)
 8006118:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 800611c:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800611e:	f7fb fce7 	bl	8001af0 <HAL_GetTick>
 8006122:	60b8      	str	r0, [r7, #8]

    /* Wait till PLL is disabled */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) != 0U)
 8006124:	e008      	b.n	8006138 <RCCEx_PLL2_Config+0x44>
    {
      if ((HAL_GetTick() - tickstart) > PLL2_TIMEOUT_VALUE)
 8006126:	f7fb fce3 	bl	8001af0 <HAL_GetTick>
 800612a:	4602      	mov	r2, r0
 800612c:	68bb      	ldr	r3, [r7, #8]
 800612e:	1ad3      	subs	r3, r2, r3
 8006130:	2b02      	cmp	r3, #2
 8006132:	d901      	bls.n	8006138 <RCCEx_PLL2_Config+0x44>
      {
        return HAL_TIMEOUT;
 8006134:	2303      	movs	r3, #3
 8006136:	e086      	b.n	8006246 <RCCEx_PLL2_Config+0x152>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) != 0U)
 8006138:	4b45      	ldr	r3, [pc, #276]	@ (8006250 <RCCEx_PLL2_Config+0x15c>)
 800613a:	681b      	ldr	r3, [r3, #0]
 800613c:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8006140:	2b00      	cmp	r3, #0
 8006142:	d1f0      	bne.n	8006126 <RCCEx_PLL2_Config+0x32>
      }
    }

    /* Configure PLL2 multiplication and division factors. */
    __HAL_RCC_PLL2_CONFIG(pll2->PLL2M,
 8006144:	4b42      	ldr	r3, [pc, #264]	@ (8006250 <RCCEx_PLL2_Config+0x15c>)
 8006146:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006148:	f423 327c 	bic.w	r2, r3, #258048	@ 0x3f000
 800614c:	687b      	ldr	r3, [r7, #4]
 800614e:	681b      	ldr	r3, [r3, #0]
 8006150:	031b      	lsls	r3, r3, #12
 8006152:	493f      	ldr	r1, [pc, #252]	@ (8006250 <RCCEx_PLL2_Config+0x15c>)
 8006154:	4313      	orrs	r3, r2
 8006156:	628b      	str	r3, [r1, #40]	@ 0x28
 8006158:	687b      	ldr	r3, [r7, #4]
 800615a:	685b      	ldr	r3, [r3, #4]
 800615c:	3b01      	subs	r3, #1
 800615e:	f3c3 0208 	ubfx	r2, r3, #0, #9
 8006162:	687b      	ldr	r3, [r7, #4]
 8006164:	689b      	ldr	r3, [r3, #8]
 8006166:	3b01      	subs	r3, #1
 8006168:	025b      	lsls	r3, r3, #9
 800616a:	b29b      	uxth	r3, r3
 800616c:	431a      	orrs	r2, r3
 800616e:	687b      	ldr	r3, [r7, #4]
 8006170:	68db      	ldr	r3, [r3, #12]
 8006172:	3b01      	subs	r3, #1
 8006174:	041b      	lsls	r3, r3, #16
 8006176:	f403 03fe 	and.w	r3, r3, #8323072	@ 0x7f0000
 800617a:	431a      	orrs	r2, r3
 800617c:	687b      	ldr	r3, [r7, #4]
 800617e:	691b      	ldr	r3, [r3, #16]
 8006180:	3b01      	subs	r3, #1
 8006182:	061b      	lsls	r3, r3, #24
 8006184:	f003 43fe 	and.w	r3, r3, #2130706432	@ 0x7f000000
 8006188:	4931      	ldr	r1, [pc, #196]	@ (8006250 <RCCEx_PLL2_Config+0x15c>)
 800618a:	4313      	orrs	r3, r2
 800618c:	638b      	str	r3, [r1, #56]	@ 0x38
                          pll2->PLL2P,
                          pll2->PLL2Q,
                          pll2->PLL2R);

    /* Select PLL2 input reference frequency range: VCI */
    __HAL_RCC_PLL2_VCIRANGE(pll2->PLL2RGE) ;
 800618e:	4b30      	ldr	r3, [pc, #192]	@ (8006250 <RCCEx_PLL2_Config+0x15c>)
 8006190:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006192:	f023 02c0 	bic.w	r2, r3, #192	@ 0xc0
 8006196:	687b      	ldr	r3, [r7, #4]
 8006198:	695b      	ldr	r3, [r3, #20]
 800619a:	492d      	ldr	r1, [pc, #180]	@ (8006250 <RCCEx_PLL2_Config+0x15c>)
 800619c:	4313      	orrs	r3, r2
 800619e:	62cb      	str	r3, [r1, #44]	@ 0x2c

    /* Select PLL2 output frequency range : VCO */
    __HAL_RCC_PLL2_VCORANGE(pll2->PLL2VCOSEL) ;
 80061a0:	4b2b      	ldr	r3, [pc, #172]	@ (8006250 <RCCEx_PLL2_Config+0x15c>)
 80061a2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80061a4:	f023 0220 	bic.w	r2, r3, #32
 80061a8:	687b      	ldr	r3, [r7, #4]
 80061aa:	699b      	ldr	r3, [r3, #24]
 80061ac:	4928      	ldr	r1, [pc, #160]	@ (8006250 <RCCEx_PLL2_Config+0x15c>)
 80061ae:	4313      	orrs	r3, r2
 80061b0:	62cb      	str	r3, [r1, #44]	@ 0x2c

    /* Disable PLL2FRACN . */
    __HAL_RCC_PLL2FRACN_DISABLE();
 80061b2:	4b27      	ldr	r3, [pc, #156]	@ (8006250 <RCCEx_PLL2_Config+0x15c>)
 80061b4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80061b6:	4a26      	ldr	r2, [pc, #152]	@ (8006250 <RCCEx_PLL2_Config+0x15c>)
 80061b8:	f023 0310 	bic.w	r3, r3, #16
 80061bc:	62d3      	str	r3, [r2, #44]	@ 0x2c

    /* Configures PLL2 clock Fractional Part Of The Multiplication Factor */
    __HAL_RCC_PLL2FRACN_CONFIG(pll2->PLL2FRACN);
 80061be:	4b24      	ldr	r3, [pc, #144]	@ (8006250 <RCCEx_PLL2_Config+0x15c>)
 80061c0:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 80061c2:	4b24      	ldr	r3, [pc, #144]	@ (8006254 <RCCEx_PLL2_Config+0x160>)
 80061c4:	4013      	ands	r3, r2
 80061c6:	687a      	ldr	r2, [r7, #4]
 80061c8:	69d2      	ldr	r2, [r2, #28]
 80061ca:	00d2      	lsls	r2, r2, #3
 80061cc:	4920      	ldr	r1, [pc, #128]	@ (8006250 <RCCEx_PLL2_Config+0x15c>)
 80061ce:	4313      	orrs	r3, r2
 80061d0:	63cb      	str	r3, [r1, #60]	@ 0x3c

    /* Enable PLL2FRACN . */
    __HAL_RCC_PLL2FRACN_ENABLE();
 80061d2:	4b1f      	ldr	r3, [pc, #124]	@ (8006250 <RCCEx_PLL2_Config+0x15c>)
 80061d4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80061d6:	4a1e      	ldr	r2, [pc, #120]	@ (8006250 <RCCEx_PLL2_Config+0x15c>)
 80061d8:	f043 0310 	orr.w	r3, r3, #16
 80061dc:	62d3      	str	r3, [r2, #44]	@ 0x2c

    /* Enable the PLL2 clock output */
    if (Divider == DIVIDER_P_UPDATE)
 80061de:	683b      	ldr	r3, [r7, #0]
 80061e0:	2b00      	cmp	r3, #0
 80061e2:	d106      	bne.n	80061f2 <RCCEx_PLL2_Config+0xfe>
    {
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVP);
 80061e4:	4b1a      	ldr	r3, [pc, #104]	@ (8006250 <RCCEx_PLL2_Config+0x15c>)
 80061e6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80061e8:	4a19      	ldr	r2, [pc, #100]	@ (8006250 <RCCEx_PLL2_Config+0x15c>)
 80061ea:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 80061ee:	62d3      	str	r3, [r2, #44]	@ 0x2c
 80061f0:	e00f      	b.n	8006212 <RCCEx_PLL2_Config+0x11e>
    }
    else if (Divider == DIVIDER_Q_UPDATE)
 80061f2:	683b      	ldr	r3, [r7, #0]
 80061f4:	2b01      	cmp	r3, #1
 80061f6:	d106      	bne.n	8006206 <RCCEx_PLL2_Config+0x112>
    {
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVQ);
 80061f8:	4b15      	ldr	r3, [pc, #84]	@ (8006250 <RCCEx_PLL2_Config+0x15c>)
 80061fa:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80061fc:	4a14      	ldr	r2, [pc, #80]	@ (8006250 <RCCEx_PLL2_Config+0x15c>)
 80061fe:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8006202:	62d3      	str	r3, [r2, #44]	@ 0x2c
 8006204:	e005      	b.n	8006212 <RCCEx_PLL2_Config+0x11e>
    }
    else
    {
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVR);
 8006206:	4b12      	ldr	r3, [pc, #72]	@ (8006250 <RCCEx_PLL2_Config+0x15c>)
 8006208:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800620a:	4a11      	ldr	r2, [pc, #68]	@ (8006250 <RCCEx_PLL2_Config+0x15c>)
 800620c:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 8006210:	62d3      	str	r3, [r2, #44]	@ 0x2c
    }

    /* Enable  PLL2. */
    __HAL_RCC_PLL2_ENABLE();
 8006212:	4b0f      	ldr	r3, [pc, #60]	@ (8006250 <RCCEx_PLL2_Config+0x15c>)
 8006214:	681b      	ldr	r3, [r3, #0]
 8006216:	4a0e      	ldr	r2, [pc, #56]	@ (8006250 <RCCEx_PLL2_Config+0x15c>)
 8006218:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 800621c:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800621e:	f7fb fc67 	bl	8001af0 <HAL_GetTick>
 8006222:	60b8      	str	r0, [r7, #8]

    /* Wait till PLL2 is ready */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) == 0U)
 8006224:	e008      	b.n	8006238 <RCCEx_PLL2_Config+0x144>
    {
      if ((HAL_GetTick() - tickstart) > PLL2_TIMEOUT_VALUE)
 8006226:	f7fb fc63 	bl	8001af0 <HAL_GetTick>
 800622a:	4602      	mov	r2, r0
 800622c:	68bb      	ldr	r3, [r7, #8]
 800622e:	1ad3      	subs	r3, r2, r3
 8006230:	2b02      	cmp	r3, #2
 8006232:	d901      	bls.n	8006238 <RCCEx_PLL2_Config+0x144>
      {
        return HAL_TIMEOUT;
 8006234:	2303      	movs	r3, #3
 8006236:	e006      	b.n	8006246 <RCCEx_PLL2_Config+0x152>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) == 0U)
 8006238:	4b05      	ldr	r3, [pc, #20]	@ (8006250 <RCCEx_PLL2_Config+0x15c>)
 800623a:	681b      	ldr	r3, [r3, #0]
 800623c:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8006240:	2b00      	cmp	r3, #0
 8006242:	d0f0      	beq.n	8006226 <RCCEx_PLL2_Config+0x132>
    }

  }


  return status;
 8006244:	7bfb      	ldrb	r3, [r7, #15]
}
 8006246:	4618      	mov	r0, r3
 8006248:	3710      	adds	r7, #16
 800624a:	46bd      	mov	sp, r7
 800624c:	bd80      	pop	{r7, pc}
 800624e:	bf00      	nop
 8006250:	58024400 	.word	0x58024400
 8006254:	ffff0007 	.word	0xffff0007

08006258 <RCCEx_PLL3_Config>:
  * @note   PLL3 is temporary disabled to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLL3_Config(RCC_PLL3InitTypeDef *pll3, uint32_t Divider)
{
 8006258:	b580      	push	{r7, lr}
 800625a:	b084      	sub	sp, #16
 800625c:	af00      	add	r7, sp, #0
 800625e:	6078      	str	r0, [r7, #4]
 8006260:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 8006262:	2300      	movs	r3, #0
 8006264:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLL3RGE_VALUE(pll3->PLL3RGE));
  assert_param(IS_RCC_PLL3VCO_VALUE(pll3->PLL3VCOSEL));
  assert_param(IS_RCC_PLLFRACN_VALUE(pll3->PLL3FRACN));

  /* Check that PLL3 OSC clock source is already set */
  if (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_NONE)
 8006266:	4b53      	ldr	r3, [pc, #332]	@ (80063b4 <RCCEx_PLL3_Config+0x15c>)
 8006268:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800626a:	f003 0303 	and.w	r3, r3, #3
 800626e:	2b03      	cmp	r3, #3
 8006270:	d101      	bne.n	8006276 <RCCEx_PLL3_Config+0x1e>
  {
    return HAL_ERROR;
 8006272:	2301      	movs	r3, #1
 8006274:	e099      	b.n	80063aa <RCCEx_PLL3_Config+0x152>


  else
  {
    /* Disable  PLL3. */
    __HAL_RCC_PLL3_DISABLE();
 8006276:	4b4f      	ldr	r3, [pc, #316]	@ (80063b4 <RCCEx_PLL3_Config+0x15c>)
 8006278:	681b      	ldr	r3, [r3, #0]
 800627a:	4a4e      	ldr	r2, [pc, #312]	@ (80063b4 <RCCEx_PLL3_Config+0x15c>)
 800627c:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8006280:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8006282:	f7fb fc35 	bl	8001af0 <HAL_GetTick>
 8006286:	60b8      	str	r0, [r7, #8]
    /* Wait till PLL3 is ready */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) != 0U)
 8006288:	e008      	b.n	800629c <RCCEx_PLL3_Config+0x44>
    {
      if ((HAL_GetTick() - tickstart) > PLL3_TIMEOUT_VALUE)
 800628a:	f7fb fc31 	bl	8001af0 <HAL_GetTick>
 800628e:	4602      	mov	r2, r0
 8006290:	68bb      	ldr	r3, [r7, #8]
 8006292:	1ad3      	subs	r3, r2, r3
 8006294:	2b02      	cmp	r3, #2
 8006296:	d901      	bls.n	800629c <RCCEx_PLL3_Config+0x44>
      {
        return HAL_TIMEOUT;
 8006298:	2303      	movs	r3, #3
 800629a:	e086      	b.n	80063aa <RCCEx_PLL3_Config+0x152>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) != 0U)
 800629c:	4b45      	ldr	r3, [pc, #276]	@ (80063b4 <RCCEx_PLL3_Config+0x15c>)
 800629e:	681b      	ldr	r3, [r3, #0]
 80062a0:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 80062a4:	2b00      	cmp	r3, #0
 80062a6:	d1f0      	bne.n	800628a <RCCEx_PLL3_Config+0x32>
      }
    }

    /* Configure the PLL3  multiplication and division factors. */
    __HAL_RCC_PLL3_CONFIG(pll3->PLL3M,
 80062a8:	4b42      	ldr	r3, [pc, #264]	@ (80063b4 <RCCEx_PLL3_Config+0x15c>)
 80062aa:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80062ac:	f023 727c 	bic.w	r2, r3, #66060288	@ 0x3f00000
 80062b0:	687b      	ldr	r3, [r7, #4]
 80062b2:	681b      	ldr	r3, [r3, #0]
 80062b4:	051b      	lsls	r3, r3, #20
 80062b6:	493f      	ldr	r1, [pc, #252]	@ (80063b4 <RCCEx_PLL3_Config+0x15c>)
 80062b8:	4313      	orrs	r3, r2
 80062ba:	628b      	str	r3, [r1, #40]	@ 0x28
 80062bc:	687b      	ldr	r3, [r7, #4]
 80062be:	685b      	ldr	r3, [r3, #4]
 80062c0:	3b01      	subs	r3, #1
 80062c2:	f3c3 0208 	ubfx	r2, r3, #0, #9
 80062c6:	687b      	ldr	r3, [r7, #4]
 80062c8:	689b      	ldr	r3, [r3, #8]
 80062ca:	3b01      	subs	r3, #1
 80062cc:	025b      	lsls	r3, r3, #9
 80062ce:	b29b      	uxth	r3, r3
 80062d0:	431a      	orrs	r2, r3
 80062d2:	687b      	ldr	r3, [r7, #4]
 80062d4:	68db      	ldr	r3, [r3, #12]
 80062d6:	3b01      	subs	r3, #1
 80062d8:	041b      	lsls	r3, r3, #16
 80062da:	f403 03fe 	and.w	r3, r3, #8323072	@ 0x7f0000
 80062de:	431a      	orrs	r2, r3
 80062e0:	687b      	ldr	r3, [r7, #4]
 80062e2:	691b      	ldr	r3, [r3, #16]
 80062e4:	3b01      	subs	r3, #1
 80062e6:	061b      	lsls	r3, r3, #24
 80062e8:	f003 43fe 	and.w	r3, r3, #2130706432	@ 0x7f000000
 80062ec:	4931      	ldr	r1, [pc, #196]	@ (80063b4 <RCCEx_PLL3_Config+0x15c>)
 80062ee:	4313      	orrs	r3, r2
 80062f0:	640b      	str	r3, [r1, #64]	@ 0x40
                          pll3->PLL3P,
                          pll3->PLL3Q,
                          pll3->PLL3R);

    /* Select PLL3 input reference frequency range: VCI */
    __HAL_RCC_PLL3_VCIRANGE(pll3->PLL3RGE) ;
 80062f2:	4b30      	ldr	r3, [pc, #192]	@ (80063b4 <RCCEx_PLL3_Config+0x15c>)
 80062f4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80062f6:	f423 6240 	bic.w	r2, r3, #3072	@ 0xc00
 80062fa:	687b      	ldr	r3, [r7, #4]
 80062fc:	695b      	ldr	r3, [r3, #20]
 80062fe:	492d      	ldr	r1, [pc, #180]	@ (80063b4 <RCCEx_PLL3_Config+0x15c>)
 8006300:	4313      	orrs	r3, r2
 8006302:	62cb      	str	r3, [r1, #44]	@ 0x2c

    /* Select PLL3 output frequency range : VCO */
    __HAL_RCC_PLL3_VCORANGE(pll3->PLL3VCOSEL) ;
 8006304:	4b2b      	ldr	r3, [pc, #172]	@ (80063b4 <RCCEx_PLL3_Config+0x15c>)
 8006306:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006308:	f423 7200 	bic.w	r2, r3, #512	@ 0x200
 800630c:	687b      	ldr	r3, [r7, #4]
 800630e:	699b      	ldr	r3, [r3, #24]
 8006310:	4928      	ldr	r1, [pc, #160]	@ (80063b4 <RCCEx_PLL3_Config+0x15c>)
 8006312:	4313      	orrs	r3, r2
 8006314:	62cb      	str	r3, [r1, #44]	@ 0x2c

    /* Disable PLL3FRACN . */
    __HAL_RCC_PLL3FRACN_DISABLE();
 8006316:	4b27      	ldr	r3, [pc, #156]	@ (80063b4 <RCCEx_PLL3_Config+0x15c>)
 8006318:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800631a:	4a26      	ldr	r2, [pc, #152]	@ (80063b4 <RCCEx_PLL3_Config+0x15c>)
 800631c:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8006320:	62d3      	str	r3, [r2, #44]	@ 0x2c

    /* Configures PLL3 clock Fractional Part Of The Multiplication Factor */
    __HAL_RCC_PLL3FRACN_CONFIG(pll3->PLL3FRACN);
 8006322:	4b24      	ldr	r3, [pc, #144]	@ (80063b4 <RCCEx_PLL3_Config+0x15c>)
 8006324:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8006326:	4b24      	ldr	r3, [pc, #144]	@ (80063b8 <RCCEx_PLL3_Config+0x160>)
 8006328:	4013      	ands	r3, r2
 800632a:	687a      	ldr	r2, [r7, #4]
 800632c:	69d2      	ldr	r2, [r2, #28]
 800632e:	00d2      	lsls	r2, r2, #3
 8006330:	4920      	ldr	r1, [pc, #128]	@ (80063b4 <RCCEx_PLL3_Config+0x15c>)
 8006332:	4313      	orrs	r3, r2
 8006334:	644b      	str	r3, [r1, #68]	@ 0x44

    /* Enable PLL3FRACN . */
    __HAL_RCC_PLL3FRACN_ENABLE();
 8006336:	4b1f      	ldr	r3, [pc, #124]	@ (80063b4 <RCCEx_PLL3_Config+0x15c>)
 8006338:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800633a:	4a1e      	ldr	r2, [pc, #120]	@ (80063b4 <RCCEx_PLL3_Config+0x15c>)
 800633c:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8006340:	62d3      	str	r3, [r2, #44]	@ 0x2c

    /* Enable the PLL3 clock output */
    if (Divider == DIVIDER_P_UPDATE)
 8006342:	683b      	ldr	r3, [r7, #0]
 8006344:	2b00      	cmp	r3, #0
 8006346:	d106      	bne.n	8006356 <RCCEx_PLL3_Config+0xfe>
    {
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVP);
 8006348:	4b1a      	ldr	r3, [pc, #104]	@ (80063b4 <RCCEx_PLL3_Config+0x15c>)
 800634a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800634c:	4a19      	ldr	r2, [pc, #100]	@ (80063b4 <RCCEx_PLL3_Config+0x15c>)
 800634e:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 8006352:	62d3      	str	r3, [r2, #44]	@ 0x2c
 8006354:	e00f      	b.n	8006376 <RCCEx_PLL3_Config+0x11e>
    }
    else if (Divider == DIVIDER_Q_UPDATE)
 8006356:	683b      	ldr	r3, [r7, #0]
 8006358:	2b01      	cmp	r3, #1
 800635a:	d106      	bne.n	800636a <RCCEx_PLL3_Config+0x112>
    {
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVQ);
 800635c:	4b15      	ldr	r3, [pc, #84]	@ (80063b4 <RCCEx_PLL3_Config+0x15c>)
 800635e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006360:	4a14      	ldr	r2, [pc, #80]	@ (80063b4 <RCCEx_PLL3_Config+0x15c>)
 8006362:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 8006366:	62d3      	str	r3, [r2, #44]	@ 0x2c
 8006368:	e005      	b.n	8006376 <RCCEx_PLL3_Config+0x11e>
    }
    else
    {
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVR);
 800636a:	4b12      	ldr	r3, [pc, #72]	@ (80063b4 <RCCEx_PLL3_Config+0x15c>)
 800636c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800636e:	4a11      	ldr	r2, [pc, #68]	@ (80063b4 <RCCEx_PLL3_Config+0x15c>)
 8006370:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8006374:	62d3      	str	r3, [r2, #44]	@ 0x2c
    }

    /* Enable  PLL3. */
    __HAL_RCC_PLL3_ENABLE();
 8006376:	4b0f      	ldr	r3, [pc, #60]	@ (80063b4 <RCCEx_PLL3_Config+0x15c>)
 8006378:	681b      	ldr	r3, [r3, #0]
 800637a:	4a0e      	ldr	r2, [pc, #56]	@ (80063b4 <RCCEx_PLL3_Config+0x15c>)
 800637c:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8006380:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8006382:	f7fb fbb5 	bl	8001af0 <HAL_GetTick>
 8006386:	60b8      	str	r0, [r7, #8]

    /* Wait till PLL3 is ready */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) == 0U)
 8006388:	e008      	b.n	800639c <RCCEx_PLL3_Config+0x144>
    {
      if ((HAL_GetTick() - tickstart) > PLL3_TIMEOUT_VALUE)
 800638a:	f7fb fbb1 	bl	8001af0 <HAL_GetTick>
 800638e:	4602      	mov	r2, r0
 8006390:	68bb      	ldr	r3, [r7, #8]
 8006392:	1ad3      	subs	r3, r2, r3
 8006394:	2b02      	cmp	r3, #2
 8006396:	d901      	bls.n	800639c <RCCEx_PLL3_Config+0x144>
      {
        return HAL_TIMEOUT;
 8006398:	2303      	movs	r3, #3
 800639a:	e006      	b.n	80063aa <RCCEx_PLL3_Config+0x152>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) == 0U)
 800639c:	4b05      	ldr	r3, [pc, #20]	@ (80063b4 <RCCEx_PLL3_Config+0x15c>)
 800639e:	681b      	ldr	r3, [r3, #0]
 80063a0:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 80063a4:	2b00      	cmp	r3, #0
 80063a6:	d0f0      	beq.n	800638a <RCCEx_PLL3_Config+0x132>
    }

  }


  return status;
 80063a8:	7bfb      	ldrb	r3, [r7, #15]
}
 80063aa:	4618      	mov	r0, r3
 80063ac:	3710      	adds	r7, #16
 80063ae:	46bd      	mov	sp, r7
 80063b0:	bd80      	pop	{r7, pc}
 80063b2:	bf00      	nop
 80063b4:	58024400 	.word	0x58024400
 80063b8:	ffff0007 	.word	0xffff0007

080063bc <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 80063bc:	b580      	push	{r7, lr}
 80063be:	b082      	sub	sp, #8
 80063c0:	af00      	add	r7, sp, #0
 80063c2:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 80063c4:	687b      	ldr	r3, [r7, #4]
 80063c6:	2b00      	cmp	r3, #0
 80063c8:	d101      	bne.n	80063ce <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 80063ca:	2301      	movs	r3, #1
 80063cc:	e042      	b.n	8006454 <HAL_UART_Init+0x98>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 80063ce:	687b      	ldr	r3, [r7, #4]
 80063d0:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80063d4:	2b00      	cmp	r3, #0
 80063d6:	d106      	bne.n	80063e6 <HAL_UART_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 80063d8:	687b      	ldr	r3, [r7, #4]
 80063da:	2200      	movs	r2, #0
 80063dc:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 80063e0:	6878      	ldr	r0, [r7, #4]
 80063e2:	f7fb fa59 	bl	8001898 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 80063e6:	687b      	ldr	r3, [r7, #4]
 80063e8:	2224      	movs	r2, #36	@ 0x24
 80063ea:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  __HAL_UART_DISABLE(huart);
 80063ee:	687b      	ldr	r3, [r7, #4]
 80063f0:	681b      	ldr	r3, [r3, #0]
 80063f2:	681a      	ldr	r2, [r3, #0]
 80063f4:	687b      	ldr	r3, [r7, #4]
 80063f6:	681b      	ldr	r3, [r3, #0]
 80063f8:	f022 0201 	bic.w	r2, r2, #1
 80063fc:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 80063fe:	687b      	ldr	r3, [r7, #4]
 8006400:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006402:	2b00      	cmp	r3, #0
 8006404:	d002      	beq.n	800640c <HAL_UART_Init+0x50>
  {
    UART_AdvFeatureConfig(huart);
 8006406:	6878      	ldr	r0, [r7, #4]
 8006408:	f000 ff22 	bl	8007250 <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 800640c:	6878      	ldr	r0, [r7, #4]
 800640e:	f000 f8b3 	bl	8006578 <UART_SetConfig>
 8006412:	4603      	mov	r3, r0
 8006414:	2b01      	cmp	r3, #1
 8006416:	d101      	bne.n	800641c <HAL_UART_Init+0x60>
  {
    return HAL_ERROR;
 8006418:	2301      	movs	r3, #1
 800641a:	e01b      	b.n	8006454 <HAL_UART_Init+0x98>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800641c:	687b      	ldr	r3, [r7, #4]
 800641e:	681b      	ldr	r3, [r3, #0]
 8006420:	685a      	ldr	r2, [r3, #4]
 8006422:	687b      	ldr	r3, [r7, #4]
 8006424:	681b      	ldr	r3, [r3, #0]
 8006426:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 800642a:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 800642c:	687b      	ldr	r3, [r7, #4]
 800642e:	681b      	ldr	r3, [r3, #0]
 8006430:	689a      	ldr	r2, [r3, #8]
 8006432:	687b      	ldr	r3, [r7, #4]
 8006434:	681b      	ldr	r3, [r3, #0]
 8006436:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 800643a:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 800643c:	687b      	ldr	r3, [r7, #4]
 800643e:	681b      	ldr	r3, [r3, #0]
 8006440:	681a      	ldr	r2, [r3, #0]
 8006442:	687b      	ldr	r3, [r7, #4]
 8006444:	681b      	ldr	r3, [r3, #0]
 8006446:	f042 0201 	orr.w	r2, r2, #1
 800644a:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 800644c:	6878      	ldr	r0, [r7, #4]
 800644e:	f000 ffa1 	bl	8007394 <UART_CheckIdleState>
 8006452:	4603      	mov	r3, r0
}
 8006454:	4618      	mov	r0, r3
 8006456:	3708      	adds	r7, #8
 8006458:	46bd      	mov	sp, r7
 800645a:	bd80      	pop	{r7, pc}

0800645c <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800645c:	b580      	push	{r7, lr}
 800645e:	b08a      	sub	sp, #40	@ 0x28
 8006460:	af02      	add	r7, sp, #8
 8006462:	60f8      	str	r0, [r7, #12]
 8006464:	60b9      	str	r1, [r7, #8]
 8006466:	603b      	str	r3, [r7, #0]
 8006468:	4613      	mov	r3, r2
 800646a:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 800646c:	68fb      	ldr	r3, [r7, #12]
 800646e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8006472:	2b20      	cmp	r3, #32
 8006474:	d17b      	bne.n	800656e <HAL_UART_Transmit+0x112>
  {
    if ((pData == NULL) || (Size == 0U))
 8006476:	68bb      	ldr	r3, [r7, #8]
 8006478:	2b00      	cmp	r3, #0
 800647a:	d002      	beq.n	8006482 <HAL_UART_Transmit+0x26>
 800647c:	88fb      	ldrh	r3, [r7, #6]
 800647e:	2b00      	cmp	r3, #0
 8006480:	d101      	bne.n	8006486 <HAL_UART_Transmit+0x2a>
    {
      return  HAL_ERROR;
 8006482:	2301      	movs	r3, #1
 8006484:	e074      	b.n	8006570 <HAL_UART_Transmit+0x114>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8006486:	68fb      	ldr	r3, [r7, #12]
 8006488:	2200      	movs	r2, #0
 800648a:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    huart->gState = HAL_UART_STATE_BUSY_TX;
 800648e:	68fb      	ldr	r3, [r7, #12]
 8006490:	2221      	movs	r2, #33	@ 0x21
 8006492:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8006496:	f7fb fb2b 	bl	8001af0 <HAL_GetTick>
 800649a:	6178      	str	r0, [r7, #20]

    huart->TxXferSize  = Size;
 800649c:	68fb      	ldr	r3, [r7, #12]
 800649e:	88fa      	ldrh	r2, [r7, #6]
 80064a0:	f8a3 2054 	strh.w	r2, [r3, #84]	@ 0x54
    huart->TxXferCount = Size;
 80064a4:	68fb      	ldr	r3, [r7, #12]
 80064a6:	88fa      	ldrh	r2, [r7, #6]
 80064a8:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80064ac:	68fb      	ldr	r3, [r7, #12]
 80064ae:	689b      	ldr	r3, [r3, #8]
 80064b0:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80064b4:	d108      	bne.n	80064c8 <HAL_UART_Transmit+0x6c>
 80064b6:	68fb      	ldr	r3, [r7, #12]
 80064b8:	691b      	ldr	r3, [r3, #16]
 80064ba:	2b00      	cmp	r3, #0
 80064bc:	d104      	bne.n	80064c8 <HAL_UART_Transmit+0x6c>
    {
      pdata8bits  = NULL;
 80064be:	2300      	movs	r3, #0
 80064c0:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 80064c2:	68bb      	ldr	r3, [r7, #8]
 80064c4:	61bb      	str	r3, [r7, #24]
 80064c6:	e003      	b.n	80064d0 <HAL_UART_Transmit+0x74>
    }
    else
    {
      pdata8bits  = pData;
 80064c8:	68bb      	ldr	r3, [r7, #8]
 80064ca:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 80064cc:	2300      	movs	r3, #0
 80064ce:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 80064d0:	e030      	b.n	8006534 <HAL_UART_Transmit+0xd8>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 80064d2:	683b      	ldr	r3, [r7, #0]
 80064d4:	9300      	str	r3, [sp, #0]
 80064d6:	697b      	ldr	r3, [r7, #20]
 80064d8:	2200      	movs	r2, #0
 80064da:	2180      	movs	r1, #128	@ 0x80
 80064dc:	68f8      	ldr	r0, [r7, #12]
 80064de:	f001 f803 	bl	80074e8 <UART_WaitOnFlagUntilTimeout>
 80064e2:	4603      	mov	r3, r0
 80064e4:	2b00      	cmp	r3, #0
 80064e6:	d005      	beq.n	80064f4 <HAL_UART_Transmit+0x98>
      {

        huart->gState = HAL_UART_STATE_READY;
 80064e8:	68fb      	ldr	r3, [r7, #12]
 80064ea:	2220      	movs	r2, #32
 80064ec:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

        return HAL_TIMEOUT;
 80064f0:	2303      	movs	r3, #3
 80064f2:	e03d      	b.n	8006570 <HAL_UART_Transmit+0x114>
      }
      if (pdata8bits == NULL)
 80064f4:	69fb      	ldr	r3, [r7, #28]
 80064f6:	2b00      	cmp	r3, #0
 80064f8:	d10b      	bne.n	8006512 <HAL_UART_Transmit+0xb6>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 80064fa:	69bb      	ldr	r3, [r7, #24]
 80064fc:	881b      	ldrh	r3, [r3, #0]
 80064fe:	461a      	mov	r2, r3
 8006500:	68fb      	ldr	r3, [r7, #12]
 8006502:	681b      	ldr	r3, [r3, #0]
 8006504:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8006508:	629a      	str	r2, [r3, #40]	@ 0x28
        pdata16bits++;
 800650a:	69bb      	ldr	r3, [r7, #24]
 800650c:	3302      	adds	r3, #2
 800650e:	61bb      	str	r3, [r7, #24]
 8006510:	e007      	b.n	8006522 <HAL_UART_Transmit+0xc6>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 8006512:	69fb      	ldr	r3, [r7, #28]
 8006514:	781a      	ldrb	r2, [r3, #0]
 8006516:	68fb      	ldr	r3, [r7, #12]
 8006518:	681b      	ldr	r3, [r3, #0]
 800651a:	629a      	str	r2, [r3, #40]	@ 0x28
        pdata8bits++;
 800651c:	69fb      	ldr	r3, [r7, #28]
 800651e:	3301      	adds	r3, #1
 8006520:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8006522:	68fb      	ldr	r3, [r7, #12]
 8006524:	f8b3 3056 	ldrh.w	r3, [r3, #86]	@ 0x56
 8006528:	b29b      	uxth	r3, r3
 800652a:	3b01      	subs	r3, #1
 800652c:	b29a      	uxth	r2, r3
 800652e:	68fb      	ldr	r3, [r7, #12]
 8006530:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56
    while (huart->TxXferCount > 0U)
 8006534:	68fb      	ldr	r3, [r7, #12]
 8006536:	f8b3 3056 	ldrh.w	r3, [r3, #86]	@ 0x56
 800653a:	b29b      	uxth	r3, r3
 800653c:	2b00      	cmp	r3, #0
 800653e:	d1c8      	bne.n	80064d2 <HAL_UART_Transmit+0x76>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8006540:	683b      	ldr	r3, [r7, #0]
 8006542:	9300      	str	r3, [sp, #0]
 8006544:	697b      	ldr	r3, [r7, #20]
 8006546:	2200      	movs	r2, #0
 8006548:	2140      	movs	r1, #64	@ 0x40
 800654a:	68f8      	ldr	r0, [r7, #12]
 800654c:	f000 ffcc 	bl	80074e8 <UART_WaitOnFlagUntilTimeout>
 8006550:	4603      	mov	r3, r0
 8006552:	2b00      	cmp	r3, #0
 8006554:	d005      	beq.n	8006562 <HAL_UART_Transmit+0x106>
    {
      huart->gState = HAL_UART_STATE_READY;
 8006556:	68fb      	ldr	r3, [r7, #12]
 8006558:	2220      	movs	r2, #32
 800655a:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

      return HAL_TIMEOUT;
 800655e:	2303      	movs	r3, #3
 8006560:	e006      	b.n	8006570 <HAL_UART_Transmit+0x114>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8006562:	68fb      	ldr	r3, [r7, #12]
 8006564:	2220      	movs	r2, #32
 8006566:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

    return HAL_OK;
 800656a:	2300      	movs	r3, #0
 800656c:	e000      	b.n	8006570 <HAL_UART_Transmit+0x114>
  }
  else
  {
    return HAL_BUSY;
 800656e:	2302      	movs	r3, #2
  }
}
 8006570:	4618      	mov	r0, r3
 8006572:	3720      	adds	r7, #32
 8006574:	46bd      	mov	sp, r7
 8006576:	bd80      	pop	{r7, pc}

08006578 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8006578:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 800657c:	b092      	sub	sp, #72	@ 0x48
 800657e:	af00      	add	r7, sp, #0
 8006580:	6178      	str	r0, [r7, #20]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 8006582:	2300      	movs	r3, #0
 8006584:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8006588:	697b      	ldr	r3, [r7, #20]
 800658a:	689a      	ldr	r2, [r3, #8]
 800658c:	697b      	ldr	r3, [r7, #20]
 800658e:	691b      	ldr	r3, [r3, #16]
 8006590:	431a      	orrs	r2, r3
 8006592:	697b      	ldr	r3, [r7, #20]
 8006594:	695b      	ldr	r3, [r3, #20]
 8006596:	431a      	orrs	r2, r3
 8006598:	697b      	ldr	r3, [r7, #20]
 800659a:	69db      	ldr	r3, [r3, #28]
 800659c:	4313      	orrs	r3, r2
 800659e:	647b      	str	r3, [r7, #68]	@ 0x44
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 80065a0:	697b      	ldr	r3, [r7, #20]
 80065a2:	681b      	ldr	r3, [r3, #0]
 80065a4:	681a      	ldr	r2, [r3, #0]
 80065a6:	4bbe      	ldr	r3, [pc, #760]	@ (80068a0 <UART_SetConfig+0x328>)
 80065a8:	4013      	ands	r3, r2
 80065aa:	697a      	ldr	r2, [r7, #20]
 80065ac:	6812      	ldr	r2, [r2, #0]
 80065ae:	6c79      	ldr	r1, [r7, #68]	@ 0x44
 80065b0:	430b      	orrs	r3, r1
 80065b2:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 80065b4:	697b      	ldr	r3, [r7, #20]
 80065b6:	681b      	ldr	r3, [r3, #0]
 80065b8:	685b      	ldr	r3, [r3, #4]
 80065ba:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 80065be:	697b      	ldr	r3, [r7, #20]
 80065c0:	68da      	ldr	r2, [r3, #12]
 80065c2:	697b      	ldr	r3, [r7, #20]
 80065c4:	681b      	ldr	r3, [r3, #0]
 80065c6:	430a      	orrs	r2, r1
 80065c8:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 80065ca:	697b      	ldr	r3, [r7, #20]
 80065cc:	699b      	ldr	r3, [r3, #24]
 80065ce:	647b      	str	r3, [r7, #68]	@ 0x44

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 80065d0:	697b      	ldr	r3, [r7, #20]
 80065d2:	681b      	ldr	r3, [r3, #0]
 80065d4:	4ab3      	ldr	r2, [pc, #716]	@ (80068a4 <UART_SetConfig+0x32c>)
 80065d6:	4293      	cmp	r3, r2
 80065d8:	d004      	beq.n	80065e4 <UART_SetConfig+0x6c>
  {
    tmpreg |= huart->Init.OneBitSampling;
 80065da:	697b      	ldr	r3, [r7, #20]
 80065dc:	6a1b      	ldr	r3, [r3, #32]
 80065de:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 80065e0:	4313      	orrs	r3, r2
 80065e2:	647b      	str	r3, [r7, #68]	@ 0x44
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 80065e4:	697b      	ldr	r3, [r7, #20]
 80065e6:	681b      	ldr	r3, [r3, #0]
 80065e8:	689a      	ldr	r2, [r3, #8]
 80065ea:	4baf      	ldr	r3, [pc, #700]	@ (80068a8 <UART_SetConfig+0x330>)
 80065ec:	4013      	ands	r3, r2
 80065ee:	697a      	ldr	r2, [r7, #20]
 80065f0:	6812      	ldr	r2, [r2, #0]
 80065f2:	6c79      	ldr	r1, [r7, #68]	@ 0x44
 80065f4:	430b      	orrs	r3, r1
 80065f6:	6093      	str	r3, [r2, #8]

  /*-------------------------- USART PRESC Configuration -----------------------*/
  /* Configure
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 80065f8:	697b      	ldr	r3, [r7, #20]
 80065fa:	681b      	ldr	r3, [r3, #0]
 80065fc:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80065fe:	f023 010f 	bic.w	r1, r3, #15
 8006602:	697b      	ldr	r3, [r7, #20]
 8006604:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8006606:	697b      	ldr	r3, [r7, #20]
 8006608:	681b      	ldr	r3, [r3, #0]
 800660a:	430a      	orrs	r2, r1
 800660c:	62da      	str	r2, [r3, #44]	@ 0x2c

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 800660e:	697b      	ldr	r3, [r7, #20]
 8006610:	681b      	ldr	r3, [r3, #0]
 8006612:	4aa6      	ldr	r2, [pc, #664]	@ (80068ac <UART_SetConfig+0x334>)
 8006614:	4293      	cmp	r3, r2
 8006616:	d177      	bne.n	8006708 <UART_SetConfig+0x190>
 8006618:	4ba5      	ldr	r3, [pc, #660]	@ (80068b0 <UART_SetConfig+0x338>)
 800661a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800661c:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8006620:	2b28      	cmp	r3, #40	@ 0x28
 8006622:	d86d      	bhi.n	8006700 <UART_SetConfig+0x188>
 8006624:	a201      	add	r2, pc, #4	@ (adr r2, 800662c <UART_SetConfig+0xb4>)
 8006626:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800662a:	bf00      	nop
 800662c:	080066d1 	.word	0x080066d1
 8006630:	08006701 	.word	0x08006701
 8006634:	08006701 	.word	0x08006701
 8006638:	08006701 	.word	0x08006701
 800663c:	08006701 	.word	0x08006701
 8006640:	08006701 	.word	0x08006701
 8006644:	08006701 	.word	0x08006701
 8006648:	08006701 	.word	0x08006701
 800664c:	080066d9 	.word	0x080066d9
 8006650:	08006701 	.word	0x08006701
 8006654:	08006701 	.word	0x08006701
 8006658:	08006701 	.word	0x08006701
 800665c:	08006701 	.word	0x08006701
 8006660:	08006701 	.word	0x08006701
 8006664:	08006701 	.word	0x08006701
 8006668:	08006701 	.word	0x08006701
 800666c:	080066e1 	.word	0x080066e1
 8006670:	08006701 	.word	0x08006701
 8006674:	08006701 	.word	0x08006701
 8006678:	08006701 	.word	0x08006701
 800667c:	08006701 	.word	0x08006701
 8006680:	08006701 	.word	0x08006701
 8006684:	08006701 	.word	0x08006701
 8006688:	08006701 	.word	0x08006701
 800668c:	080066e9 	.word	0x080066e9
 8006690:	08006701 	.word	0x08006701
 8006694:	08006701 	.word	0x08006701
 8006698:	08006701 	.word	0x08006701
 800669c:	08006701 	.word	0x08006701
 80066a0:	08006701 	.word	0x08006701
 80066a4:	08006701 	.word	0x08006701
 80066a8:	08006701 	.word	0x08006701
 80066ac:	080066f1 	.word	0x080066f1
 80066b0:	08006701 	.word	0x08006701
 80066b4:	08006701 	.word	0x08006701
 80066b8:	08006701 	.word	0x08006701
 80066bc:	08006701 	.word	0x08006701
 80066c0:	08006701 	.word	0x08006701
 80066c4:	08006701 	.word	0x08006701
 80066c8:	08006701 	.word	0x08006701
 80066cc:	080066f9 	.word	0x080066f9
 80066d0:	2301      	movs	r3, #1
 80066d2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80066d6:	e326      	b.n	8006d26 <UART_SetConfig+0x7ae>
 80066d8:	2304      	movs	r3, #4
 80066da:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80066de:	e322      	b.n	8006d26 <UART_SetConfig+0x7ae>
 80066e0:	2308      	movs	r3, #8
 80066e2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80066e6:	e31e      	b.n	8006d26 <UART_SetConfig+0x7ae>
 80066e8:	2310      	movs	r3, #16
 80066ea:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80066ee:	e31a      	b.n	8006d26 <UART_SetConfig+0x7ae>
 80066f0:	2320      	movs	r3, #32
 80066f2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80066f6:	e316      	b.n	8006d26 <UART_SetConfig+0x7ae>
 80066f8:	2340      	movs	r3, #64	@ 0x40
 80066fa:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80066fe:	e312      	b.n	8006d26 <UART_SetConfig+0x7ae>
 8006700:	2380      	movs	r3, #128	@ 0x80
 8006702:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8006706:	e30e      	b.n	8006d26 <UART_SetConfig+0x7ae>
 8006708:	697b      	ldr	r3, [r7, #20]
 800670a:	681b      	ldr	r3, [r3, #0]
 800670c:	4a69      	ldr	r2, [pc, #420]	@ (80068b4 <UART_SetConfig+0x33c>)
 800670e:	4293      	cmp	r3, r2
 8006710:	d130      	bne.n	8006774 <UART_SetConfig+0x1fc>
 8006712:	4b67      	ldr	r3, [pc, #412]	@ (80068b0 <UART_SetConfig+0x338>)
 8006714:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8006716:	f003 0307 	and.w	r3, r3, #7
 800671a:	2b05      	cmp	r3, #5
 800671c:	d826      	bhi.n	800676c <UART_SetConfig+0x1f4>
 800671e:	a201      	add	r2, pc, #4	@ (adr r2, 8006724 <UART_SetConfig+0x1ac>)
 8006720:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006724:	0800673d 	.word	0x0800673d
 8006728:	08006745 	.word	0x08006745
 800672c:	0800674d 	.word	0x0800674d
 8006730:	08006755 	.word	0x08006755
 8006734:	0800675d 	.word	0x0800675d
 8006738:	08006765 	.word	0x08006765
 800673c:	2300      	movs	r3, #0
 800673e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8006742:	e2f0      	b.n	8006d26 <UART_SetConfig+0x7ae>
 8006744:	2304      	movs	r3, #4
 8006746:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800674a:	e2ec      	b.n	8006d26 <UART_SetConfig+0x7ae>
 800674c:	2308      	movs	r3, #8
 800674e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8006752:	e2e8      	b.n	8006d26 <UART_SetConfig+0x7ae>
 8006754:	2310      	movs	r3, #16
 8006756:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800675a:	e2e4      	b.n	8006d26 <UART_SetConfig+0x7ae>
 800675c:	2320      	movs	r3, #32
 800675e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8006762:	e2e0      	b.n	8006d26 <UART_SetConfig+0x7ae>
 8006764:	2340      	movs	r3, #64	@ 0x40
 8006766:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800676a:	e2dc      	b.n	8006d26 <UART_SetConfig+0x7ae>
 800676c:	2380      	movs	r3, #128	@ 0x80
 800676e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8006772:	e2d8      	b.n	8006d26 <UART_SetConfig+0x7ae>
 8006774:	697b      	ldr	r3, [r7, #20]
 8006776:	681b      	ldr	r3, [r3, #0]
 8006778:	4a4f      	ldr	r2, [pc, #316]	@ (80068b8 <UART_SetConfig+0x340>)
 800677a:	4293      	cmp	r3, r2
 800677c:	d130      	bne.n	80067e0 <UART_SetConfig+0x268>
 800677e:	4b4c      	ldr	r3, [pc, #304]	@ (80068b0 <UART_SetConfig+0x338>)
 8006780:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8006782:	f003 0307 	and.w	r3, r3, #7
 8006786:	2b05      	cmp	r3, #5
 8006788:	d826      	bhi.n	80067d8 <UART_SetConfig+0x260>
 800678a:	a201      	add	r2, pc, #4	@ (adr r2, 8006790 <UART_SetConfig+0x218>)
 800678c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006790:	080067a9 	.word	0x080067a9
 8006794:	080067b1 	.word	0x080067b1
 8006798:	080067b9 	.word	0x080067b9
 800679c:	080067c1 	.word	0x080067c1
 80067a0:	080067c9 	.word	0x080067c9
 80067a4:	080067d1 	.word	0x080067d1
 80067a8:	2300      	movs	r3, #0
 80067aa:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80067ae:	e2ba      	b.n	8006d26 <UART_SetConfig+0x7ae>
 80067b0:	2304      	movs	r3, #4
 80067b2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80067b6:	e2b6      	b.n	8006d26 <UART_SetConfig+0x7ae>
 80067b8:	2308      	movs	r3, #8
 80067ba:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80067be:	e2b2      	b.n	8006d26 <UART_SetConfig+0x7ae>
 80067c0:	2310      	movs	r3, #16
 80067c2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80067c6:	e2ae      	b.n	8006d26 <UART_SetConfig+0x7ae>
 80067c8:	2320      	movs	r3, #32
 80067ca:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80067ce:	e2aa      	b.n	8006d26 <UART_SetConfig+0x7ae>
 80067d0:	2340      	movs	r3, #64	@ 0x40
 80067d2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80067d6:	e2a6      	b.n	8006d26 <UART_SetConfig+0x7ae>
 80067d8:	2380      	movs	r3, #128	@ 0x80
 80067da:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80067de:	e2a2      	b.n	8006d26 <UART_SetConfig+0x7ae>
 80067e0:	697b      	ldr	r3, [r7, #20]
 80067e2:	681b      	ldr	r3, [r3, #0]
 80067e4:	4a35      	ldr	r2, [pc, #212]	@ (80068bc <UART_SetConfig+0x344>)
 80067e6:	4293      	cmp	r3, r2
 80067e8:	d130      	bne.n	800684c <UART_SetConfig+0x2d4>
 80067ea:	4b31      	ldr	r3, [pc, #196]	@ (80068b0 <UART_SetConfig+0x338>)
 80067ec:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80067ee:	f003 0307 	and.w	r3, r3, #7
 80067f2:	2b05      	cmp	r3, #5
 80067f4:	d826      	bhi.n	8006844 <UART_SetConfig+0x2cc>
 80067f6:	a201      	add	r2, pc, #4	@ (adr r2, 80067fc <UART_SetConfig+0x284>)
 80067f8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80067fc:	08006815 	.word	0x08006815
 8006800:	0800681d 	.word	0x0800681d
 8006804:	08006825 	.word	0x08006825
 8006808:	0800682d 	.word	0x0800682d
 800680c:	08006835 	.word	0x08006835
 8006810:	0800683d 	.word	0x0800683d
 8006814:	2300      	movs	r3, #0
 8006816:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800681a:	e284      	b.n	8006d26 <UART_SetConfig+0x7ae>
 800681c:	2304      	movs	r3, #4
 800681e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8006822:	e280      	b.n	8006d26 <UART_SetConfig+0x7ae>
 8006824:	2308      	movs	r3, #8
 8006826:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800682a:	e27c      	b.n	8006d26 <UART_SetConfig+0x7ae>
 800682c:	2310      	movs	r3, #16
 800682e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8006832:	e278      	b.n	8006d26 <UART_SetConfig+0x7ae>
 8006834:	2320      	movs	r3, #32
 8006836:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800683a:	e274      	b.n	8006d26 <UART_SetConfig+0x7ae>
 800683c:	2340      	movs	r3, #64	@ 0x40
 800683e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8006842:	e270      	b.n	8006d26 <UART_SetConfig+0x7ae>
 8006844:	2380      	movs	r3, #128	@ 0x80
 8006846:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800684a:	e26c      	b.n	8006d26 <UART_SetConfig+0x7ae>
 800684c:	697b      	ldr	r3, [r7, #20]
 800684e:	681b      	ldr	r3, [r3, #0]
 8006850:	4a1b      	ldr	r2, [pc, #108]	@ (80068c0 <UART_SetConfig+0x348>)
 8006852:	4293      	cmp	r3, r2
 8006854:	d142      	bne.n	80068dc <UART_SetConfig+0x364>
 8006856:	4b16      	ldr	r3, [pc, #88]	@ (80068b0 <UART_SetConfig+0x338>)
 8006858:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800685a:	f003 0307 	and.w	r3, r3, #7
 800685e:	2b05      	cmp	r3, #5
 8006860:	d838      	bhi.n	80068d4 <UART_SetConfig+0x35c>
 8006862:	a201      	add	r2, pc, #4	@ (adr r2, 8006868 <UART_SetConfig+0x2f0>)
 8006864:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006868:	08006881 	.word	0x08006881
 800686c:	08006889 	.word	0x08006889
 8006870:	08006891 	.word	0x08006891
 8006874:	08006899 	.word	0x08006899
 8006878:	080068c5 	.word	0x080068c5
 800687c:	080068cd 	.word	0x080068cd
 8006880:	2300      	movs	r3, #0
 8006882:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8006886:	e24e      	b.n	8006d26 <UART_SetConfig+0x7ae>
 8006888:	2304      	movs	r3, #4
 800688a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800688e:	e24a      	b.n	8006d26 <UART_SetConfig+0x7ae>
 8006890:	2308      	movs	r3, #8
 8006892:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8006896:	e246      	b.n	8006d26 <UART_SetConfig+0x7ae>
 8006898:	2310      	movs	r3, #16
 800689a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800689e:	e242      	b.n	8006d26 <UART_SetConfig+0x7ae>
 80068a0:	cfff69f3 	.word	0xcfff69f3
 80068a4:	58000c00 	.word	0x58000c00
 80068a8:	11fff4ff 	.word	0x11fff4ff
 80068ac:	40011000 	.word	0x40011000
 80068b0:	58024400 	.word	0x58024400
 80068b4:	40004400 	.word	0x40004400
 80068b8:	40004800 	.word	0x40004800
 80068bc:	40004c00 	.word	0x40004c00
 80068c0:	40005000 	.word	0x40005000
 80068c4:	2320      	movs	r3, #32
 80068c6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80068ca:	e22c      	b.n	8006d26 <UART_SetConfig+0x7ae>
 80068cc:	2340      	movs	r3, #64	@ 0x40
 80068ce:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80068d2:	e228      	b.n	8006d26 <UART_SetConfig+0x7ae>
 80068d4:	2380      	movs	r3, #128	@ 0x80
 80068d6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80068da:	e224      	b.n	8006d26 <UART_SetConfig+0x7ae>
 80068dc:	697b      	ldr	r3, [r7, #20]
 80068de:	681b      	ldr	r3, [r3, #0]
 80068e0:	4ab1      	ldr	r2, [pc, #708]	@ (8006ba8 <UART_SetConfig+0x630>)
 80068e2:	4293      	cmp	r3, r2
 80068e4:	d176      	bne.n	80069d4 <UART_SetConfig+0x45c>
 80068e6:	4bb1      	ldr	r3, [pc, #708]	@ (8006bac <UART_SetConfig+0x634>)
 80068e8:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80068ea:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 80068ee:	2b28      	cmp	r3, #40	@ 0x28
 80068f0:	d86c      	bhi.n	80069cc <UART_SetConfig+0x454>
 80068f2:	a201      	add	r2, pc, #4	@ (adr r2, 80068f8 <UART_SetConfig+0x380>)
 80068f4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80068f8:	0800699d 	.word	0x0800699d
 80068fc:	080069cd 	.word	0x080069cd
 8006900:	080069cd 	.word	0x080069cd
 8006904:	080069cd 	.word	0x080069cd
 8006908:	080069cd 	.word	0x080069cd
 800690c:	080069cd 	.word	0x080069cd
 8006910:	080069cd 	.word	0x080069cd
 8006914:	080069cd 	.word	0x080069cd
 8006918:	080069a5 	.word	0x080069a5
 800691c:	080069cd 	.word	0x080069cd
 8006920:	080069cd 	.word	0x080069cd
 8006924:	080069cd 	.word	0x080069cd
 8006928:	080069cd 	.word	0x080069cd
 800692c:	080069cd 	.word	0x080069cd
 8006930:	080069cd 	.word	0x080069cd
 8006934:	080069cd 	.word	0x080069cd
 8006938:	080069ad 	.word	0x080069ad
 800693c:	080069cd 	.word	0x080069cd
 8006940:	080069cd 	.word	0x080069cd
 8006944:	080069cd 	.word	0x080069cd
 8006948:	080069cd 	.word	0x080069cd
 800694c:	080069cd 	.word	0x080069cd
 8006950:	080069cd 	.word	0x080069cd
 8006954:	080069cd 	.word	0x080069cd
 8006958:	080069b5 	.word	0x080069b5
 800695c:	080069cd 	.word	0x080069cd
 8006960:	080069cd 	.word	0x080069cd
 8006964:	080069cd 	.word	0x080069cd
 8006968:	080069cd 	.word	0x080069cd
 800696c:	080069cd 	.word	0x080069cd
 8006970:	080069cd 	.word	0x080069cd
 8006974:	080069cd 	.word	0x080069cd
 8006978:	080069bd 	.word	0x080069bd
 800697c:	080069cd 	.word	0x080069cd
 8006980:	080069cd 	.word	0x080069cd
 8006984:	080069cd 	.word	0x080069cd
 8006988:	080069cd 	.word	0x080069cd
 800698c:	080069cd 	.word	0x080069cd
 8006990:	080069cd 	.word	0x080069cd
 8006994:	080069cd 	.word	0x080069cd
 8006998:	080069c5 	.word	0x080069c5
 800699c:	2301      	movs	r3, #1
 800699e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80069a2:	e1c0      	b.n	8006d26 <UART_SetConfig+0x7ae>
 80069a4:	2304      	movs	r3, #4
 80069a6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80069aa:	e1bc      	b.n	8006d26 <UART_SetConfig+0x7ae>
 80069ac:	2308      	movs	r3, #8
 80069ae:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80069b2:	e1b8      	b.n	8006d26 <UART_SetConfig+0x7ae>
 80069b4:	2310      	movs	r3, #16
 80069b6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80069ba:	e1b4      	b.n	8006d26 <UART_SetConfig+0x7ae>
 80069bc:	2320      	movs	r3, #32
 80069be:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80069c2:	e1b0      	b.n	8006d26 <UART_SetConfig+0x7ae>
 80069c4:	2340      	movs	r3, #64	@ 0x40
 80069c6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80069ca:	e1ac      	b.n	8006d26 <UART_SetConfig+0x7ae>
 80069cc:	2380      	movs	r3, #128	@ 0x80
 80069ce:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80069d2:	e1a8      	b.n	8006d26 <UART_SetConfig+0x7ae>
 80069d4:	697b      	ldr	r3, [r7, #20]
 80069d6:	681b      	ldr	r3, [r3, #0]
 80069d8:	4a75      	ldr	r2, [pc, #468]	@ (8006bb0 <UART_SetConfig+0x638>)
 80069da:	4293      	cmp	r3, r2
 80069dc:	d130      	bne.n	8006a40 <UART_SetConfig+0x4c8>
 80069de:	4b73      	ldr	r3, [pc, #460]	@ (8006bac <UART_SetConfig+0x634>)
 80069e0:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80069e2:	f003 0307 	and.w	r3, r3, #7
 80069e6:	2b05      	cmp	r3, #5
 80069e8:	d826      	bhi.n	8006a38 <UART_SetConfig+0x4c0>
 80069ea:	a201      	add	r2, pc, #4	@ (adr r2, 80069f0 <UART_SetConfig+0x478>)
 80069ec:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80069f0:	08006a09 	.word	0x08006a09
 80069f4:	08006a11 	.word	0x08006a11
 80069f8:	08006a19 	.word	0x08006a19
 80069fc:	08006a21 	.word	0x08006a21
 8006a00:	08006a29 	.word	0x08006a29
 8006a04:	08006a31 	.word	0x08006a31
 8006a08:	2300      	movs	r3, #0
 8006a0a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8006a0e:	e18a      	b.n	8006d26 <UART_SetConfig+0x7ae>
 8006a10:	2304      	movs	r3, #4
 8006a12:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8006a16:	e186      	b.n	8006d26 <UART_SetConfig+0x7ae>
 8006a18:	2308      	movs	r3, #8
 8006a1a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8006a1e:	e182      	b.n	8006d26 <UART_SetConfig+0x7ae>
 8006a20:	2310      	movs	r3, #16
 8006a22:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8006a26:	e17e      	b.n	8006d26 <UART_SetConfig+0x7ae>
 8006a28:	2320      	movs	r3, #32
 8006a2a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8006a2e:	e17a      	b.n	8006d26 <UART_SetConfig+0x7ae>
 8006a30:	2340      	movs	r3, #64	@ 0x40
 8006a32:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8006a36:	e176      	b.n	8006d26 <UART_SetConfig+0x7ae>
 8006a38:	2380      	movs	r3, #128	@ 0x80
 8006a3a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8006a3e:	e172      	b.n	8006d26 <UART_SetConfig+0x7ae>
 8006a40:	697b      	ldr	r3, [r7, #20]
 8006a42:	681b      	ldr	r3, [r3, #0]
 8006a44:	4a5b      	ldr	r2, [pc, #364]	@ (8006bb4 <UART_SetConfig+0x63c>)
 8006a46:	4293      	cmp	r3, r2
 8006a48:	d130      	bne.n	8006aac <UART_SetConfig+0x534>
 8006a4a:	4b58      	ldr	r3, [pc, #352]	@ (8006bac <UART_SetConfig+0x634>)
 8006a4c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8006a4e:	f003 0307 	and.w	r3, r3, #7
 8006a52:	2b05      	cmp	r3, #5
 8006a54:	d826      	bhi.n	8006aa4 <UART_SetConfig+0x52c>
 8006a56:	a201      	add	r2, pc, #4	@ (adr r2, 8006a5c <UART_SetConfig+0x4e4>)
 8006a58:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006a5c:	08006a75 	.word	0x08006a75
 8006a60:	08006a7d 	.word	0x08006a7d
 8006a64:	08006a85 	.word	0x08006a85
 8006a68:	08006a8d 	.word	0x08006a8d
 8006a6c:	08006a95 	.word	0x08006a95
 8006a70:	08006a9d 	.word	0x08006a9d
 8006a74:	2300      	movs	r3, #0
 8006a76:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8006a7a:	e154      	b.n	8006d26 <UART_SetConfig+0x7ae>
 8006a7c:	2304      	movs	r3, #4
 8006a7e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8006a82:	e150      	b.n	8006d26 <UART_SetConfig+0x7ae>
 8006a84:	2308      	movs	r3, #8
 8006a86:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8006a8a:	e14c      	b.n	8006d26 <UART_SetConfig+0x7ae>
 8006a8c:	2310      	movs	r3, #16
 8006a8e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8006a92:	e148      	b.n	8006d26 <UART_SetConfig+0x7ae>
 8006a94:	2320      	movs	r3, #32
 8006a96:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8006a9a:	e144      	b.n	8006d26 <UART_SetConfig+0x7ae>
 8006a9c:	2340      	movs	r3, #64	@ 0x40
 8006a9e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8006aa2:	e140      	b.n	8006d26 <UART_SetConfig+0x7ae>
 8006aa4:	2380      	movs	r3, #128	@ 0x80
 8006aa6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8006aaa:	e13c      	b.n	8006d26 <UART_SetConfig+0x7ae>
 8006aac:	697b      	ldr	r3, [r7, #20]
 8006aae:	681b      	ldr	r3, [r3, #0]
 8006ab0:	4a41      	ldr	r2, [pc, #260]	@ (8006bb8 <UART_SetConfig+0x640>)
 8006ab2:	4293      	cmp	r3, r2
 8006ab4:	f040 8082 	bne.w	8006bbc <UART_SetConfig+0x644>
 8006ab8:	4b3c      	ldr	r3, [pc, #240]	@ (8006bac <UART_SetConfig+0x634>)
 8006aba:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8006abc:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8006ac0:	2b28      	cmp	r3, #40	@ 0x28
 8006ac2:	d86d      	bhi.n	8006ba0 <UART_SetConfig+0x628>
 8006ac4:	a201      	add	r2, pc, #4	@ (adr r2, 8006acc <UART_SetConfig+0x554>)
 8006ac6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006aca:	bf00      	nop
 8006acc:	08006b71 	.word	0x08006b71
 8006ad0:	08006ba1 	.word	0x08006ba1
 8006ad4:	08006ba1 	.word	0x08006ba1
 8006ad8:	08006ba1 	.word	0x08006ba1
 8006adc:	08006ba1 	.word	0x08006ba1
 8006ae0:	08006ba1 	.word	0x08006ba1
 8006ae4:	08006ba1 	.word	0x08006ba1
 8006ae8:	08006ba1 	.word	0x08006ba1
 8006aec:	08006b79 	.word	0x08006b79
 8006af0:	08006ba1 	.word	0x08006ba1
 8006af4:	08006ba1 	.word	0x08006ba1
 8006af8:	08006ba1 	.word	0x08006ba1
 8006afc:	08006ba1 	.word	0x08006ba1
 8006b00:	08006ba1 	.word	0x08006ba1
 8006b04:	08006ba1 	.word	0x08006ba1
 8006b08:	08006ba1 	.word	0x08006ba1
 8006b0c:	08006b81 	.word	0x08006b81
 8006b10:	08006ba1 	.word	0x08006ba1
 8006b14:	08006ba1 	.word	0x08006ba1
 8006b18:	08006ba1 	.word	0x08006ba1
 8006b1c:	08006ba1 	.word	0x08006ba1
 8006b20:	08006ba1 	.word	0x08006ba1
 8006b24:	08006ba1 	.word	0x08006ba1
 8006b28:	08006ba1 	.word	0x08006ba1
 8006b2c:	08006b89 	.word	0x08006b89
 8006b30:	08006ba1 	.word	0x08006ba1
 8006b34:	08006ba1 	.word	0x08006ba1
 8006b38:	08006ba1 	.word	0x08006ba1
 8006b3c:	08006ba1 	.word	0x08006ba1
 8006b40:	08006ba1 	.word	0x08006ba1
 8006b44:	08006ba1 	.word	0x08006ba1
 8006b48:	08006ba1 	.word	0x08006ba1
 8006b4c:	08006b91 	.word	0x08006b91
 8006b50:	08006ba1 	.word	0x08006ba1
 8006b54:	08006ba1 	.word	0x08006ba1
 8006b58:	08006ba1 	.word	0x08006ba1
 8006b5c:	08006ba1 	.word	0x08006ba1
 8006b60:	08006ba1 	.word	0x08006ba1
 8006b64:	08006ba1 	.word	0x08006ba1
 8006b68:	08006ba1 	.word	0x08006ba1
 8006b6c:	08006b99 	.word	0x08006b99
 8006b70:	2301      	movs	r3, #1
 8006b72:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8006b76:	e0d6      	b.n	8006d26 <UART_SetConfig+0x7ae>
 8006b78:	2304      	movs	r3, #4
 8006b7a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8006b7e:	e0d2      	b.n	8006d26 <UART_SetConfig+0x7ae>
 8006b80:	2308      	movs	r3, #8
 8006b82:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8006b86:	e0ce      	b.n	8006d26 <UART_SetConfig+0x7ae>
 8006b88:	2310      	movs	r3, #16
 8006b8a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8006b8e:	e0ca      	b.n	8006d26 <UART_SetConfig+0x7ae>
 8006b90:	2320      	movs	r3, #32
 8006b92:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8006b96:	e0c6      	b.n	8006d26 <UART_SetConfig+0x7ae>
 8006b98:	2340      	movs	r3, #64	@ 0x40
 8006b9a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8006b9e:	e0c2      	b.n	8006d26 <UART_SetConfig+0x7ae>
 8006ba0:	2380      	movs	r3, #128	@ 0x80
 8006ba2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8006ba6:	e0be      	b.n	8006d26 <UART_SetConfig+0x7ae>
 8006ba8:	40011400 	.word	0x40011400
 8006bac:	58024400 	.word	0x58024400
 8006bb0:	40007800 	.word	0x40007800
 8006bb4:	40007c00 	.word	0x40007c00
 8006bb8:	40011800 	.word	0x40011800
 8006bbc:	697b      	ldr	r3, [r7, #20]
 8006bbe:	681b      	ldr	r3, [r3, #0]
 8006bc0:	4aad      	ldr	r2, [pc, #692]	@ (8006e78 <UART_SetConfig+0x900>)
 8006bc2:	4293      	cmp	r3, r2
 8006bc4:	d176      	bne.n	8006cb4 <UART_SetConfig+0x73c>
 8006bc6:	4bad      	ldr	r3, [pc, #692]	@ (8006e7c <UART_SetConfig+0x904>)
 8006bc8:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8006bca:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8006bce:	2b28      	cmp	r3, #40	@ 0x28
 8006bd0:	d86c      	bhi.n	8006cac <UART_SetConfig+0x734>
 8006bd2:	a201      	add	r2, pc, #4	@ (adr r2, 8006bd8 <UART_SetConfig+0x660>)
 8006bd4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006bd8:	08006c7d 	.word	0x08006c7d
 8006bdc:	08006cad 	.word	0x08006cad
 8006be0:	08006cad 	.word	0x08006cad
 8006be4:	08006cad 	.word	0x08006cad
 8006be8:	08006cad 	.word	0x08006cad
 8006bec:	08006cad 	.word	0x08006cad
 8006bf0:	08006cad 	.word	0x08006cad
 8006bf4:	08006cad 	.word	0x08006cad
 8006bf8:	08006c85 	.word	0x08006c85
 8006bfc:	08006cad 	.word	0x08006cad
 8006c00:	08006cad 	.word	0x08006cad
 8006c04:	08006cad 	.word	0x08006cad
 8006c08:	08006cad 	.word	0x08006cad
 8006c0c:	08006cad 	.word	0x08006cad
 8006c10:	08006cad 	.word	0x08006cad
 8006c14:	08006cad 	.word	0x08006cad
 8006c18:	08006c8d 	.word	0x08006c8d
 8006c1c:	08006cad 	.word	0x08006cad
 8006c20:	08006cad 	.word	0x08006cad
 8006c24:	08006cad 	.word	0x08006cad
 8006c28:	08006cad 	.word	0x08006cad
 8006c2c:	08006cad 	.word	0x08006cad
 8006c30:	08006cad 	.word	0x08006cad
 8006c34:	08006cad 	.word	0x08006cad
 8006c38:	08006c95 	.word	0x08006c95
 8006c3c:	08006cad 	.word	0x08006cad
 8006c40:	08006cad 	.word	0x08006cad
 8006c44:	08006cad 	.word	0x08006cad
 8006c48:	08006cad 	.word	0x08006cad
 8006c4c:	08006cad 	.word	0x08006cad
 8006c50:	08006cad 	.word	0x08006cad
 8006c54:	08006cad 	.word	0x08006cad
 8006c58:	08006c9d 	.word	0x08006c9d
 8006c5c:	08006cad 	.word	0x08006cad
 8006c60:	08006cad 	.word	0x08006cad
 8006c64:	08006cad 	.word	0x08006cad
 8006c68:	08006cad 	.word	0x08006cad
 8006c6c:	08006cad 	.word	0x08006cad
 8006c70:	08006cad 	.word	0x08006cad
 8006c74:	08006cad 	.word	0x08006cad
 8006c78:	08006ca5 	.word	0x08006ca5
 8006c7c:	2301      	movs	r3, #1
 8006c7e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8006c82:	e050      	b.n	8006d26 <UART_SetConfig+0x7ae>
 8006c84:	2304      	movs	r3, #4
 8006c86:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8006c8a:	e04c      	b.n	8006d26 <UART_SetConfig+0x7ae>
 8006c8c:	2308      	movs	r3, #8
 8006c8e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8006c92:	e048      	b.n	8006d26 <UART_SetConfig+0x7ae>
 8006c94:	2310      	movs	r3, #16
 8006c96:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8006c9a:	e044      	b.n	8006d26 <UART_SetConfig+0x7ae>
 8006c9c:	2320      	movs	r3, #32
 8006c9e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8006ca2:	e040      	b.n	8006d26 <UART_SetConfig+0x7ae>
 8006ca4:	2340      	movs	r3, #64	@ 0x40
 8006ca6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8006caa:	e03c      	b.n	8006d26 <UART_SetConfig+0x7ae>
 8006cac:	2380      	movs	r3, #128	@ 0x80
 8006cae:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8006cb2:	e038      	b.n	8006d26 <UART_SetConfig+0x7ae>
 8006cb4:	697b      	ldr	r3, [r7, #20]
 8006cb6:	681b      	ldr	r3, [r3, #0]
 8006cb8:	4a71      	ldr	r2, [pc, #452]	@ (8006e80 <UART_SetConfig+0x908>)
 8006cba:	4293      	cmp	r3, r2
 8006cbc:	d130      	bne.n	8006d20 <UART_SetConfig+0x7a8>
 8006cbe:	4b6f      	ldr	r3, [pc, #444]	@ (8006e7c <UART_SetConfig+0x904>)
 8006cc0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8006cc2:	f003 0307 	and.w	r3, r3, #7
 8006cc6:	2b05      	cmp	r3, #5
 8006cc8:	d826      	bhi.n	8006d18 <UART_SetConfig+0x7a0>
 8006cca:	a201      	add	r2, pc, #4	@ (adr r2, 8006cd0 <UART_SetConfig+0x758>)
 8006ccc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006cd0:	08006ce9 	.word	0x08006ce9
 8006cd4:	08006cf1 	.word	0x08006cf1
 8006cd8:	08006cf9 	.word	0x08006cf9
 8006cdc:	08006d01 	.word	0x08006d01
 8006ce0:	08006d09 	.word	0x08006d09
 8006ce4:	08006d11 	.word	0x08006d11
 8006ce8:	2302      	movs	r3, #2
 8006cea:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8006cee:	e01a      	b.n	8006d26 <UART_SetConfig+0x7ae>
 8006cf0:	2304      	movs	r3, #4
 8006cf2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8006cf6:	e016      	b.n	8006d26 <UART_SetConfig+0x7ae>
 8006cf8:	2308      	movs	r3, #8
 8006cfa:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8006cfe:	e012      	b.n	8006d26 <UART_SetConfig+0x7ae>
 8006d00:	2310      	movs	r3, #16
 8006d02:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8006d06:	e00e      	b.n	8006d26 <UART_SetConfig+0x7ae>
 8006d08:	2320      	movs	r3, #32
 8006d0a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8006d0e:	e00a      	b.n	8006d26 <UART_SetConfig+0x7ae>
 8006d10:	2340      	movs	r3, #64	@ 0x40
 8006d12:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8006d16:	e006      	b.n	8006d26 <UART_SetConfig+0x7ae>
 8006d18:	2380      	movs	r3, #128	@ 0x80
 8006d1a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8006d1e:	e002      	b.n	8006d26 <UART_SetConfig+0x7ae>
 8006d20:	2380      	movs	r3, #128	@ 0x80
 8006d22:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 8006d26:	697b      	ldr	r3, [r7, #20]
 8006d28:	681b      	ldr	r3, [r3, #0]
 8006d2a:	4a55      	ldr	r2, [pc, #340]	@ (8006e80 <UART_SetConfig+0x908>)
 8006d2c:	4293      	cmp	r3, r2
 8006d2e:	f040 80f8 	bne.w	8006f22 <UART_SetConfig+0x9aa>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 8006d32:	f897 3043 	ldrb.w	r3, [r7, #67]	@ 0x43
 8006d36:	2b20      	cmp	r3, #32
 8006d38:	dc46      	bgt.n	8006dc8 <UART_SetConfig+0x850>
 8006d3a:	2b02      	cmp	r3, #2
 8006d3c:	db75      	blt.n	8006e2a <UART_SetConfig+0x8b2>
 8006d3e:	3b02      	subs	r3, #2
 8006d40:	2b1e      	cmp	r3, #30
 8006d42:	d872      	bhi.n	8006e2a <UART_SetConfig+0x8b2>
 8006d44:	a201      	add	r2, pc, #4	@ (adr r2, 8006d4c <UART_SetConfig+0x7d4>)
 8006d46:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006d4a:	bf00      	nop
 8006d4c:	08006dcf 	.word	0x08006dcf
 8006d50:	08006e2b 	.word	0x08006e2b
 8006d54:	08006dd7 	.word	0x08006dd7
 8006d58:	08006e2b 	.word	0x08006e2b
 8006d5c:	08006e2b 	.word	0x08006e2b
 8006d60:	08006e2b 	.word	0x08006e2b
 8006d64:	08006de7 	.word	0x08006de7
 8006d68:	08006e2b 	.word	0x08006e2b
 8006d6c:	08006e2b 	.word	0x08006e2b
 8006d70:	08006e2b 	.word	0x08006e2b
 8006d74:	08006e2b 	.word	0x08006e2b
 8006d78:	08006e2b 	.word	0x08006e2b
 8006d7c:	08006e2b 	.word	0x08006e2b
 8006d80:	08006e2b 	.word	0x08006e2b
 8006d84:	08006df7 	.word	0x08006df7
 8006d88:	08006e2b 	.word	0x08006e2b
 8006d8c:	08006e2b 	.word	0x08006e2b
 8006d90:	08006e2b 	.word	0x08006e2b
 8006d94:	08006e2b 	.word	0x08006e2b
 8006d98:	08006e2b 	.word	0x08006e2b
 8006d9c:	08006e2b 	.word	0x08006e2b
 8006da0:	08006e2b 	.word	0x08006e2b
 8006da4:	08006e2b 	.word	0x08006e2b
 8006da8:	08006e2b 	.word	0x08006e2b
 8006dac:	08006e2b 	.word	0x08006e2b
 8006db0:	08006e2b 	.word	0x08006e2b
 8006db4:	08006e2b 	.word	0x08006e2b
 8006db8:	08006e2b 	.word	0x08006e2b
 8006dbc:	08006e2b 	.word	0x08006e2b
 8006dc0:	08006e2b 	.word	0x08006e2b
 8006dc4:	08006e1d 	.word	0x08006e1d
 8006dc8:	2b40      	cmp	r3, #64	@ 0x40
 8006dca:	d02a      	beq.n	8006e22 <UART_SetConfig+0x8aa>
 8006dcc:	e02d      	b.n	8006e2a <UART_SetConfig+0x8b2>
    {
      case UART_CLOCKSOURCE_D3PCLK1:
        pclk = HAL_RCCEx_GetD3PCLK1Freq();
 8006dce:	f7fe fed3 	bl	8005b78 <HAL_RCCEx_GetD3PCLK1Freq>
 8006dd2:	63f8      	str	r0, [r7, #60]	@ 0x3c
        break;
 8006dd4:	e02f      	b.n	8006e36 <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_PLL2:
        HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8006dd6:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8006dda:	4618      	mov	r0, r3
 8006ddc:	f7fe fee2 	bl	8005ba4 <HAL_RCCEx_GetPLL2ClockFreq>
        pclk = pll2_clocks.PLL2_Q_Frequency;
 8006de0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006de2:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8006de4:	e027      	b.n	8006e36 <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_PLL3:
        HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8006de6:	f107 0318 	add.w	r3, r7, #24
 8006dea:	4618      	mov	r0, r3
 8006dec:	f7ff f82e 	bl	8005e4c <HAL_RCCEx_GetPLL3ClockFreq>
        pclk = pll3_clocks.PLL3_Q_Frequency;
 8006df0:	69fb      	ldr	r3, [r7, #28]
 8006df2:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8006df4:	e01f      	b.n	8006e36 <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8006df6:	4b21      	ldr	r3, [pc, #132]	@ (8006e7c <UART_SetConfig+0x904>)
 8006df8:	681b      	ldr	r3, [r3, #0]
 8006dfa:	f003 0320 	and.w	r3, r3, #32
 8006dfe:	2b00      	cmp	r3, #0
 8006e00:	d009      	beq.n	8006e16 <UART_SetConfig+0x89e>
        {
          pclk = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3U));
 8006e02:	4b1e      	ldr	r3, [pc, #120]	@ (8006e7c <UART_SetConfig+0x904>)
 8006e04:	681b      	ldr	r3, [r3, #0]
 8006e06:	08db      	lsrs	r3, r3, #3
 8006e08:	f003 0303 	and.w	r3, r3, #3
 8006e0c:	4a1d      	ldr	r2, [pc, #116]	@ (8006e84 <UART_SetConfig+0x90c>)
 8006e0e:	fa22 f303 	lsr.w	r3, r2, r3
 8006e12:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          pclk = (uint32_t) HSI_VALUE;
        }
        break;
 8006e14:	e00f      	b.n	8006e36 <UART_SetConfig+0x8be>
          pclk = (uint32_t) HSI_VALUE;
 8006e16:	4b1b      	ldr	r3, [pc, #108]	@ (8006e84 <UART_SetConfig+0x90c>)
 8006e18:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8006e1a:	e00c      	b.n	8006e36 <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_CSI:
        pclk = (uint32_t) CSI_VALUE;
 8006e1c:	4b1a      	ldr	r3, [pc, #104]	@ (8006e88 <UART_SetConfig+0x910>)
 8006e1e:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8006e20:	e009      	b.n	8006e36 <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8006e22:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8006e26:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8006e28:	e005      	b.n	8006e36 <UART_SetConfig+0x8be>
      default:
        pclk = 0U;
 8006e2a:	2300      	movs	r3, #0
 8006e2c:	63fb      	str	r3, [r7, #60]	@ 0x3c
        ret = HAL_ERROR;
 8006e2e:	2301      	movs	r3, #1
 8006e30:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
        break;
 8006e34:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 8006e36:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8006e38:	2b00      	cmp	r3, #0
 8006e3a:	f000 81ee 	beq.w	800721a <UART_SetConfig+0xca2>
    {
      /* Compute clock after Prescaler */
      lpuart_ker_ck_pres = (pclk / UARTPrescTable[huart->Init.ClockPrescaler]);
 8006e3e:	697b      	ldr	r3, [r7, #20]
 8006e40:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006e42:	4a12      	ldr	r2, [pc, #72]	@ (8006e8c <UART_SetConfig+0x914>)
 8006e44:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8006e48:	461a      	mov	r2, r3
 8006e4a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8006e4c:	fbb3 f3f2 	udiv	r3, r3, r2
 8006e50:	633b      	str	r3, [r7, #48]	@ 0x30

      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 8006e52:	697b      	ldr	r3, [r7, #20]
 8006e54:	685a      	ldr	r2, [r3, #4]
 8006e56:	4613      	mov	r3, r2
 8006e58:	005b      	lsls	r3, r3, #1
 8006e5a:	4413      	add	r3, r2
 8006e5c:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8006e5e:	429a      	cmp	r2, r3
 8006e60:	d305      	bcc.n	8006e6e <UART_SetConfig+0x8f6>
          (lpuart_ker_ck_pres > (4096U * huart->Init.BaudRate)))
 8006e62:	697b      	ldr	r3, [r7, #20]
 8006e64:	685b      	ldr	r3, [r3, #4]
 8006e66:	031b      	lsls	r3, r3, #12
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 8006e68:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8006e6a:	429a      	cmp	r2, r3
 8006e6c:	d910      	bls.n	8006e90 <UART_SetConfig+0x918>
      {
        ret = HAL_ERROR;
 8006e6e:	2301      	movs	r3, #1
 8006e70:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
 8006e74:	e1d1      	b.n	800721a <UART_SetConfig+0xca2>
 8006e76:	bf00      	nop
 8006e78:	40011c00 	.word	0x40011c00
 8006e7c:	58024400 	.word	0x58024400
 8006e80:	58000c00 	.word	0x58000c00
 8006e84:	03d09000 	.word	0x03d09000
 8006e88:	003d0900 	.word	0x003d0900
 8006e8c:	08008254 	.word	0x08008254
      }
      else
      {
        /* Check computed UsartDiv value is in allocated range
           (it is forbidden to write values lower than 0x300 in the LPUART_BRR register) */
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8006e90:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8006e92:	2200      	movs	r2, #0
 8006e94:	60bb      	str	r3, [r7, #8]
 8006e96:	60fa      	str	r2, [r7, #12]
 8006e98:	697b      	ldr	r3, [r7, #20]
 8006e9a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006e9c:	4ac0      	ldr	r2, [pc, #768]	@ (80071a0 <UART_SetConfig+0xc28>)
 8006e9e:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8006ea2:	b29b      	uxth	r3, r3
 8006ea4:	2200      	movs	r2, #0
 8006ea6:	603b      	str	r3, [r7, #0]
 8006ea8:	607a      	str	r2, [r7, #4]
 8006eaa:	e9d7 2300 	ldrd	r2, r3, [r7]
 8006eae:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 8006eb2:	f7f9 fa1b 	bl	80002ec <__aeabi_uldivmod>
 8006eb6:	4602      	mov	r2, r0
 8006eb8:	460b      	mov	r3, r1
 8006eba:	4610      	mov	r0, r2
 8006ebc:	4619      	mov	r1, r3
 8006ebe:	f04f 0200 	mov.w	r2, #0
 8006ec2:	f04f 0300 	mov.w	r3, #0
 8006ec6:	020b      	lsls	r3, r1, #8
 8006ec8:	ea43 6310 	orr.w	r3, r3, r0, lsr #24
 8006ecc:	0202      	lsls	r2, r0, #8
 8006ece:	6979      	ldr	r1, [r7, #20]
 8006ed0:	6849      	ldr	r1, [r1, #4]
 8006ed2:	0849      	lsrs	r1, r1, #1
 8006ed4:	2000      	movs	r0, #0
 8006ed6:	460c      	mov	r4, r1
 8006ed8:	4605      	mov	r5, r0
 8006eda:	eb12 0804 	adds.w	r8, r2, r4
 8006ede:	eb43 0905 	adc.w	r9, r3, r5
 8006ee2:	697b      	ldr	r3, [r7, #20]
 8006ee4:	685b      	ldr	r3, [r3, #4]
 8006ee6:	2200      	movs	r2, #0
 8006ee8:	469a      	mov	sl, r3
 8006eea:	4693      	mov	fp, r2
 8006eec:	4652      	mov	r2, sl
 8006eee:	465b      	mov	r3, fp
 8006ef0:	4640      	mov	r0, r8
 8006ef2:	4649      	mov	r1, r9
 8006ef4:	f7f9 f9fa 	bl	80002ec <__aeabi_uldivmod>
 8006ef8:	4602      	mov	r2, r0
 8006efa:	460b      	mov	r3, r1
 8006efc:	4613      	mov	r3, r2
 8006efe:	63bb      	str	r3, [r7, #56]	@ 0x38
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 8006f00:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006f02:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8006f06:	d308      	bcc.n	8006f1a <UART_SetConfig+0x9a2>
 8006f08:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006f0a:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8006f0e:	d204      	bcs.n	8006f1a <UART_SetConfig+0x9a2>
        {
          huart->Instance->BRR = usartdiv;
 8006f10:	697b      	ldr	r3, [r7, #20]
 8006f12:	681b      	ldr	r3, [r3, #0]
 8006f14:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 8006f16:	60da      	str	r2, [r3, #12]
 8006f18:	e17f      	b.n	800721a <UART_SetConfig+0xca2>
        }
        else
        {
          ret = HAL_ERROR;
 8006f1a:	2301      	movs	r3, #1
 8006f1c:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
 8006f20:	e17b      	b.n	800721a <UART_SetConfig+0xca2>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8006f22:	697b      	ldr	r3, [r7, #20]
 8006f24:	69db      	ldr	r3, [r3, #28]
 8006f26:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8006f2a:	f040 80bd 	bne.w	80070a8 <UART_SetConfig+0xb30>
  {
    switch (clocksource)
 8006f2e:	f897 3043 	ldrb.w	r3, [r7, #67]	@ 0x43
 8006f32:	2b20      	cmp	r3, #32
 8006f34:	dc48      	bgt.n	8006fc8 <UART_SetConfig+0xa50>
 8006f36:	2b00      	cmp	r3, #0
 8006f38:	db7b      	blt.n	8007032 <UART_SetConfig+0xaba>
 8006f3a:	2b20      	cmp	r3, #32
 8006f3c:	d879      	bhi.n	8007032 <UART_SetConfig+0xaba>
 8006f3e:	a201      	add	r2, pc, #4	@ (adr r2, 8006f44 <UART_SetConfig+0x9cc>)
 8006f40:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006f44:	08006fcf 	.word	0x08006fcf
 8006f48:	08006fd7 	.word	0x08006fd7
 8006f4c:	08007033 	.word	0x08007033
 8006f50:	08007033 	.word	0x08007033
 8006f54:	08006fdf 	.word	0x08006fdf
 8006f58:	08007033 	.word	0x08007033
 8006f5c:	08007033 	.word	0x08007033
 8006f60:	08007033 	.word	0x08007033
 8006f64:	08006fef 	.word	0x08006fef
 8006f68:	08007033 	.word	0x08007033
 8006f6c:	08007033 	.word	0x08007033
 8006f70:	08007033 	.word	0x08007033
 8006f74:	08007033 	.word	0x08007033
 8006f78:	08007033 	.word	0x08007033
 8006f7c:	08007033 	.word	0x08007033
 8006f80:	08007033 	.word	0x08007033
 8006f84:	08006fff 	.word	0x08006fff
 8006f88:	08007033 	.word	0x08007033
 8006f8c:	08007033 	.word	0x08007033
 8006f90:	08007033 	.word	0x08007033
 8006f94:	08007033 	.word	0x08007033
 8006f98:	08007033 	.word	0x08007033
 8006f9c:	08007033 	.word	0x08007033
 8006fa0:	08007033 	.word	0x08007033
 8006fa4:	08007033 	.word	0x08007033
 8006fa8:	08007033 	.word	0x08007033
 8006fac:	08007033 	.word	0x08007033
 8006fb0:	08007033 	.word	0x08007033
 8006fb4:	08007033 	.word	0x08007033
 8006fb8:	08007033 	.word	0x08007033
 8006fbc:	08007033 	.word	0x08007033
 8006fc0:	08007033 	.word	0x08007033
 8006fc4:	08007025 	.word	0x08007025
 8006fc8:	2b40      	cmp	r3, #64	@ 0x40
 8006fca:	d02e      	beq.n	800702a <UART_SetConfig+0xab2>
 8006fcc:	e031      	b.n	8007032 <UART_SetConfig+0xaba>
    {
      case UART_CLOCKSOURCE_D2PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8006fce:	f7fd fbe9 	bl	80047a4 <HAL_RCC_GetPCLK1Freq>
 8006fd2:	63f8      	str	r0, [r7, #60]	@ 0x3c
        break;
 8006fd4:	e033      	b.n	800703e <UART_SetConfig+0xac6>
      case UART_CLOCKSOURCE_D2PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8006fd6:	f7fd fbfb 	bl	80047d0 <HAL_RCC_GetPCLK2Freq>
 8006fda:	63f8      	str	r0, [r7, #60]	@ 0x3c
        break;
 8006fdc:	e02f      	b.n	800703e <UART_SetConfig+0xac6>
      case UART_CLOCKSOURCE_PLL2:
        HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8006fde:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8006fe2:	4618      	mov	r0, r3
 8006fe4:	f7fe fdde 	bl	8005ba4 <HAL_RCCEx_GetPLL2ClockFreq>
        pclk = pll2_clocks.PLL2_Q_Frequency;
 8006fe8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006fea:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8006fec:	e027      	b.n	800703e <UART_SetConfig+0xac6>
      case UART_CLOCKSOURCE_PLL3:
        HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8006fee:	f107 0318 	add.w	r3, r7, #24
 8006ff2:	4618      	mov	r0, r3
 8006ff4:	f7fe ff2a 	bl	8005e4c <HAL_RCCEx_GetPLL3ClockFreq>
        pclk = pll3_clocks.PLL3_Q_Frequency;
 8006ff8:	69fb      	ldr	r3, [r7, #28]
 8006ffa:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8006ffc:	e01f      	b.n	800703e <UART_SetConfig+0xac6>
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8006ffe:	4b69      	ldr	r3, [pc, #420]	@ (80071a4 <UART_SetConfig+0xc2c>)
 8007000:	681b      	ldr	r3, [r3, #0]
 8007002:	f003 0320 	and.w	r3, r3, #32
 8007006:	2b00      	cmp	r3, #0
 8007008:	d009      	beq.n	800701e <UART_SetConfig+0xaa6>
        {
          pclk = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3U));
 800700a:	4b66      	ldr	r3, [pc, #408]	@ (80071a4 <UART_SetConfig+0xc2c>)
 800700c:	681b      	ldr	r3, [r3, #0]
 800700e:	08db      	lsrs	r3, r3, #3
 8007010:	f003 0303 	and.w	r3, r3, #3
 8007014:	4a64      	ldr	r2, [pc, #400]	@ (80071a8 <UART_SetConfig+0xc30>)
 8007016:	fa22 f303 	lsr.w	r3, r2, r3
 800701a:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          pclk = (uint32_t) HSI_VALUE;
        }
        break;
 800701c:	e00f      	b.n	800703e <UART_SetConfig+0xac6>
          pclk = (uint32_t) HSI_VALUE;
 800701e:	4b62      	ldr	r3, [pc, #392]	@ (80071a8 <UART_SetConfig+0xc30>)
 8007020:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8007022:	e00c      	b.n	800703e <UART_SetConfig+0xac6>
      case UART_CLOCKSOURCE_CSI:
        pclk = (uint32_t) CSI_VALUE;
 8007024:	4b61      	ldr	r3, [pc, #388]	@ (80071ac <UART_SetConfig+0xc34>)
 8007026:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8007028:	e009      	b.n	800703e <UART_SetConfig+0xac6>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800702a:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800702e:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8007030:	e005      	b.n	800703e <UART_SetConfig+0xac6>
      default:
        pclk = 0U;
 8007032:	2300      	movs	r3, #0
 8007034:	63fb      	str	r3, [r7, #60]	@ 0x3c
        ret = HAL_ERROR;
 8007036:	2301      	movs	r3, #1
 8007038:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
        break;
 800703c:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 800703e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8007040:	2b00      	cmp	r3, #0
 8007042:	f000 80ea 	beq.w	800721a <UART_SetConfig+0xca2>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8007046:	697b      	ldr	r3, [r7, #20]
 8007048:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800704a:	4a55      	ldr	r2, [pc, #340]	@ (80071a0 <UART_SetConfig+0xc28>)
 800704c:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8007050:	461a      	mov	r2, r3
 8007052:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8007054:	fbb3 f3f2 	udiv	r3, r3, r2
 8007058:	005a      	lsls	r2, r3, #1
 800705a:	697b      	ldr	r3, [r7, #20]
 800705c:	685b      	ldr	r3, [r3, #4]
 800705e:	085b      	lsrs	r3, r3, #1
 8007060:	441a      	add	r2, r3
 8007062:	697b      	ldr	r3, [r7, #20]
 8007064:	685b      	ldr	r3, [r3, #4]
 8007066:	fbb2 f3f3 	udiv	r3, r2, r3
 800706a:	63bb      	str	r3, [r7, #56]	@ 0x38
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800706c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800706e:	2b0f      	cmp	r3, #15
 8007070:	d916      	bls.n	80070a0 <UART_SetConfig+0xb28>
 8007072:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007074:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8007078:	d212      	bcs.n	80070a0 <UART_SetConfig+0xb28>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 800707a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800707c:	b29b      	uxth	r3, r3
 800707e:	f023 030f 	bic.w	r3, r3, #15
 8007082:	86fb      	strh	r3, [r7, #54]	@ 0x36
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8007084:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007086:	085b      	lsrs	r3, r3, #1
 8007088:	b29b      	uxth	r3, r3
 800708a:	f003 0307 	and.w	r3, r3, #7
 800708e:	b29a      	uxth	r2, r3
 8007090:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 8007092:	4313      	orrs	r3, r2
 8007094:	86fb      	strh	r3, [r7, #54]	@ 0x36
        huart->Instance->BRR = brrtemp;
 8007096:	697b      	ldr	r3, [r7, #20]
 8007098:	681b      	ldr	r3, [r3, #0]
 800709a:	8efa      	ldrh	r2, [r7, #54]	@ 0x36
 800709c:	60da      	str	r2, [r3, #12]
 800709e:	e0bc      	b.n	800721a <UART_SetConfig+0xca2>
      }
      else
      {
        ret = HAL_ERROR;
 80070a0:	2301      	movs	r3, #1
 80070a2:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
 80070a6:	e0b8      	b.n	800721a <UART_SetConfig+0xca2>
      }
    }
  }
  else
  {
    switch (clocksource)
 80070a8:	f897 3043 	ldrb.w	r3, [r7, #67]	@ 0x43
 80070ac:	2b20      	cmp	r3, #32
 80070ae:	dc4b      	bgt.n	8007148 <UART_SetConfig+0xbd0>
 80070b0:	2b00      	cmp	r3, #0
 80070b2:	f2c0 8087 	blt.w	80071c4 <UART_SetConfig+0xc4c>
 80070b6:	2b20      	cmp	r3, #32
 80070b8:	f200 8084 	bhi.w	80071c4 <UART_SetConfig+0xc4c>
 80070bc:	a201      	add	r2, pc, #4	@ (adr r2, 80070c4 <UART_SetConfig+0xb4c>)
 80070be:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80070c2:	bf00      	nop
 80070c4:	0800714f 	.word	0x0800714f
 80070c8:	08007157 	.word	0x08007157
 80070cc:	080071c5 	.word	0x080071c5
 80070d0:	080071c5 	.word	0x080071c5
 80070d4:	0800715f 	.word	0x0800715f
 80070d8:	080071c5 	.word	0x080071c5
 80070dc:	080071c5 	.word	0x080071c5
 80070e0:	080071c5 	.word	0x080071c5
 80070e4:	0800716f 	.word	0x0800716f
 80070e8:	080071c5 	.word	0x080071c5
 80070ec:	080071c5 	.word	0x080071c5
 80070f0:	080071c5 	.word	0x080071c5
 80070f4:	080071c5 	.word	0x080071c5
 80070f8:	080071c5 	.word	0x080071c5
 80070fc:	080071c5 	.word	0x080071c5
 8007100:	080071c5 	.word	0x080071c5
 8007104:	0800717f 	.word	0x0800717f
 8007108:	080071c5 	.word	0x080071c5
 800710c:	080071c5 	.word	0x080071c5
 8007110:	080071c5 	.word	0x080071c5
 8007114:	080071c5 	.word	0x080071c5
 8007118:	080071c5 	.word	0x080071c5
 800711c:	080071c5 	.word	0x080071c5
 8007120:	080071c5 	.word	0x080071c5
 8007124:	080071c5 	.word	0x080071c5
 8007128:	080071c5 	.word	0x080071c5
 800712c:	080071c5 	.word	0x080071c5
 8007130:	080071c5 	.word	0x080071c5
 8007134:	080071c5 	.word	0x080071c5
 8007138:	080071c5 	.word	0x080071c5
 800713c:	080071c5 	.word	0x080071c5
 8007140:	080071c5 	.word	0x080071c5
 8007144:	080071b7 	.word	0x080071b7
 8007148:	2b40      	cmp	r3, #64	@ 0x40
 800714a:	d037      	beq.n	80071bc <UART_SetConfig+0xc44>
 800714c:	e03a      	b.n	80071c4 <UART_SetConfig+0xc4c>
    {
      case UART_CLOCKSOURCE_D2PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800714e:	f7fd fb29 	bl	80047a4 <HAL_RCC_GetPCLK1Freq>
 8007152:	63f8      	str	r0, [r7, #60]	@ 0x3c
        break;
 8007154:	e03c      	b.n	80071d0 <UART_SetConfig+0xc58>
      case UART_CLOCKSOURCE_D2PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8007156:	f7fd fb3b 	bl	80047d0 <HAL_RCC_GetPCLK2Freq>
 800715a:	63f8      	str	r0, [r7, #60]	@ 0x3c
        break;
 800715c:	e038      	b.n	80071d0 <UART_SetConfig+0xc58>
      case UART_CLOCKSOURCE_PLL2:
        HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800715e:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8007162:	4618      	mov	r0, r3
 8007164:	f7fe fd1e 	bl	8005ba4 <HAL_RCCEx_GetPLL2ClockFreq>
        pclk = pll2_clocks.PLL2_Q_Frequency;
 8007168:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800716a:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800716c:	e030      	b.n	80071d0 <UART_SetConfig+0xc58>
      case UART_CLOCKSOURCE_PLL3:
        HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 800716e:	f107 0318 	add.w	r3, r7, #24
 8007172:	4618      	mov	r0, r3
 8007174:	f7fe fe6a 	bl	8005e4c <HAL_RCCEx_GetPLL3ClockFreq>
        pclk = pll3_clocks.PLL3_Q_Frequency;
 8007178:	69fb      	ldr	r3, [r7, #28]
 800717a:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800717c:	e028      	b.n	80071d0 <UART_SetConfig+0xc58>
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 800717e:	4b09      	ldr	r3, [pc, #36]	@ (80071a4 <UART_SetConfig+0xc2c>)
 8007180:	681b      	ldr	r3, [r3, #0]
 8007182:	f003 0320 	and.w	r3, r3, #32
 8007186:	2b00      	cmp	r3, #0
 8007188:	d012      	beq.n	80071b0 <UART_SetConfig+0xc38>
        {
          pclk = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3U));
 800718a:	4b06      	ldr	r3, [pc, #24]	@ (80071a4 <UART_SetConfig+0xc2c>)
 800718c:	681b      	ldr	r3, [r3, #0]
 800718e:	08db      	lsrs	r3, r3, #3
 8007190:	f003 0303 	and.w	r3, r3, #3
 8007194:	4a04      	ldr	r2, [pc, #16]	@ (80071a8 <UART_SetConfig+0xc30>)
 8007196:	fa22 f303 	lsr.w	r3, r2, r3
 800719a:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          pclk = (uint32_t) HSI_VALUE;
        }
        break;
 800719c:	e018      	b.n	80071d0 <UART_SetConfig+0xc58>
 800719e:	bf00      	nop
 80071a0:	08008254 	.word	0x08008254
 80071a4:	58024400 	.word	0x58024400
 80071a8:	03d09000 	.word	0x03d09000
 80071ac:	003d0900 	.word	0x003d0900
          pclk = (uint32_t) HSI_VALUE;
 80071b0:	4b24      	ldr	r3, [pc, #144]	@ (8007244 <UART_SetConfig+0xccc>)
 80071b2:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 80071b4:	e00c      	b.n	80071d0 <UART_SetConfig+0xc58>
      case UART_CLOCKSOURCE_CSI:
        pclk = (uint32_t) CSI_VALUE;
 80071b6:	4b24      	ldr	r3, [pc, #144]	@ (8007248 <UART_SetConfig+0xcd0>)
 80071b8:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 80071ba:	e009      	b.n	80071d0 <UART_SetConfig+0xc58>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 80071bc:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 80071c0:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 80071c2:	e005      	b.n	80071d0 <UART_SetConfig+0xc58>
      default:
        pclk = 0U;
 80071c4:	2300      	movs	r3, #0
 80071c6:	63fb      	str	r3, [r7, #60]	@ 0x3c
        ret = HAL_ERROR;
 80071c8:	2301      	movs	r3, #1
 80071ca:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
        break;
 80071ce:	bf00      	nop
    }

    if (pclk != 0U)
 80071d0:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80071d2:	2b00      	cmp	r3, #0
 80071d4:	d021      	beq.n	800721a <UART_SetConfig+0xca2>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 80071d6:	697b      	ldr	r3, [r7, #20]
 80071d8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80071da:	4a1c      	ldr	r2, [pc, #112]	@ (800724c <UART_SetConfig+0xcd4>)
 80071dc:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 80071e0:	461a      	mov	r2, r3
 80071e2:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80071e4:	fbb3 f2f2 	udiv	r2, r3, r2
 80071e8:	697b      	ldr	r3, [r7, #20]
 80071ea:	685b      	ldr	r3, [r3, #4]
 80071ec:	085b      	lsrs	r3, r3, #1
 80071ee:	441a      	add	r2, r3
 80071f0:	697b      	ldr	r3, [r7, #20]
 80071f2:	685b      	ldr	r3, [r3, #4]
 80071f4:	fbb2 f3f3 	udiv	r3, r2, r3
 80071f8:	63bb      	str	r3, [r7, #56]	@ 0x38
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 80071fa:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80071fc:	2b0f      	cmp	r3, #15
 80071fe:	d909      	bls.n	8007214 <UART_SetConfig+0xc9c>
 8007200:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007202:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8007206:	d205      	bcs.n	8007214 <UART_SetConfig+0xc9c>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 8007208:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800720a:	b29a      	uxth	r2, r3
 800720c:	697b      	ldr	r3, [r7, #20]
 800720e:	681b      	ldr	r3, [r3, #0]
 8007210:	60da      	str	r2, [r3, #12]
 8007212:	e002      	b.n	800721a <UART_SetConfig+0xca2>
      }
      else
      {
        ret = HAL_ERROR;
 8007214:	2301      	movs	r3, #1
 8007216:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
      }
    }
  }

  /* Initialize the number of data to process during RX/TX ISR execution */
  huart->NbTxDataToProcess = 1;
 800721a:	697b      	ldr	r3, [r7, #20]
 800721c:	2201      	movs	r2, #1
 800721e:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
  huart->NbRxDataToProcess = 1;
 8007222:	697b      	ldr	r3, [r7, #20]
 8007224:	2201      	movs	r2, #1
 8007226:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 800722a:	697b      	ldr	r3, [r7, #20]
 800722c:	2200      	movs	r2, #0
 800722e:	675a      	str	r2, [r3, #116]	@ 0x74
  huart->TxISR = NULL;
 8007230:	697b      	ldr	r3, [r7, #20]
 8007232:	2200      	movs	r2, #0
 8007234:	679a      	str	r2, [r3, #120]	@ 0x78

  return ret;
 8007236:	f897 3042 	ldrb.w	r3, [r7, #66]	@ 0x42
}
 800723a:	4618      	mov	r0, r3
 800723c:	3748      	adds	r7, #72	@ 0x48
 800723e:	46bd      	mov	sp, r7
 8007240:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8007244:	03d09000 	.word	0x03d09000
 8007248:	003d0900 	.word	0x003d0900
 800724c:	08008254 	.word	0x08008254

08007250 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8007250:	b480      	push	{r7}
 8007252:	b083      	sub	sp, #12
 8007254:	af00      	add	r7, sp, #0
 8007256:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8007258:	687b      	ldr	r3, [r7, #4]
 800725a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800725c:	f003 0308 	and.w	r3, r3, #8
 8007260:	2b00      	cmp	r3, #0
 8007262:	d00a      	beq.n	800727a <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8007264:	687b      	ldr	r3, [r7, #4]
 8007266:	681b      	ldr	r3, [r3, #0]
 8007268:	685b      	ldr	r3, [r3, #4]
 800726a:	f423 4100 	bic.w	r1, r3, #32768	@ 0x8000
 800726e:	687b      	ldr	r3, [r7, #4]
 8007270:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8007272:	687b      	ldr	r3, [r7, #4]
 8007274:	681b      	ldr	r3, [r3, #0]
 8007276:	430a      	orrs	r2, r1
 8007278:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 800727a:	687b      	ldr	r3, [r7, #4]
 800727c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800727e:	f003 0301 	and.w	r3, r3, #1
 8007282:	2b00      	cmp	r3, #0
 8007284:	d00a      	beq.n	800729c <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8007286:	687b      	ldr	r3, [r7, #4]
 8007288:	681b      	ldr	r3, [r3, #0]
 800728a:	685b      	ldr	r3, [r3, #4]
 800728c:	f423 3100 	bic.w	r1, r3, #131072	@ 0x20000
 8007290:	687b      	ldr	r3, [r7, #4]
 8007292:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8007294:	687b      	ldr	r3, [r7, #4]
 8007296:	681b      	ldr	r3, [r3, #0]
 8007298:	430a      	orrs	r2, r1
 800729a:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 800729c:	687b      	ldr	r3, [r7, #4]
 800729e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80072a0:	f003 0302 	and.w	r3, r3, #2
 80072a4:	2b00      	cmp	r3, #0
 80072a6:	d00a      	beq.n	80072be <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 80072a8:	687b      	ldr	r3, [r7, #4]
 80072aa:	681b      	ldr	r3, [r3, #0]
 80072ac:	685b      	ldr	r3, [r3, #4]
 80072ae:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 80072b2:	687b      	ldr	r3, [r7, #4]
 80072b4:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 80072b6:	687b      	ldr	r3, [r7, #4]
 80072b8:	681b      	ldr	r3, [r3, #0]
 80072ba:	430a      	orrs	r2, r1
 80072bc:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 80072be:	687b      	ldr	r3, [r7, #4]
 80072c0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80072c2:	f003 0304 	and.w	r3, r3, #4
 80072c6:	2b00      	cmp	r3, #0
 80072c8:	d00a      	beq.n	80072e0 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 80072ca:	687b      	ldr	r3, [r7, #4]
 80072cc:	681b      	ldr	r3, [r3, #0]
 80072ce:	685b      	ldr	r3, [r3, #4]
 80072d0:	f423 2180 	bic.w	r1, r3, #262144	@ 0x40000
 80072d4:	687b      	ldr	r3, [r7, #4]
 80072d6:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 80072d8:	687b      	ldr	r3, [r7, #4]
 80072da:	681b      	ldr	r3, [r3, #0]
 80072dc:	430a      	orrs	r2, r1
 80072de:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 80072e0:	687b      	ldr	r3, [r7, #4]
 80072e2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80072e4:	f003 0310 	and.w	r3, r3, #16
 80072e8:	2b00      	cmp	r3, #0
 80072ea:	d00a      	beq.n	8007302 <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 80072ec:	687b      	ldr	r3, [r7, #4]
 80072ee:	681b      	ldr	r3, [r3, #0]
 80072f0:	689b      	ldr	r3, [r3, #8]
 80072f2:	f423 5180 	bic.w	r1, r3, #4096	@ 0x1000
 80072f6:	687b      	ldr	r3, [r7, #4]
 80072f8:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 80072fa:	687b      	ldr	r3, [r7, #4]
 80072fc:	681b      	ldr	r3, [r3, #0]
 80072fe:	430a      	orrs	r2, r1
 8007300:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8007302:	687b      	ldr	r3, [r7, #4]
 8007304:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007306:	f003 0320 	and.w	r3, r3, #32
 800730a:	2b00      	cmp	r3, #0
 800730c:	d00a      	beq.n	8007324 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 800730e:	687b      	ldr	r3, [r7, #4]
 8007310:	681b      	ldr	r3, [r3, #0]
 8007312:	689b      	ldr	r3, [r3, #8]
 8007314:	f423 5100 	bic.w	r1, r3, #8192	@ 0x2000
 8007318:	687b      	ldr	r3, [r7, #4]
 800731a:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 800731c:	687b      	ldr	r3, [r7, #4]
 800731e:	681b      	ldr	r3, [r3, #0]
 8007320:	430a      	orrs	r2, r1
 8007322:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8007324:	687b      	ldr	r3, [r7, #4]
 8007326:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007328:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800732c:	2b00      	cmp	r3, #0
 800732e:	d01a      	beq.n	8007366 <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8007330:	687b      	ldr	r3, [r7, #4]
 8007332:	681b      	ldr	r3, [r3, #0]
 8007334:	685b      	ldr	r3, [r3, #4]
 8007336:	f423 1180 	bic.w	r1, r3, #1048576	@ 0x100000
 800733a:	687b      	ldr	r3, [r7, #4]
 800733c:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 800733e:	687b      	ldr	r3, [r7, #4]
 8007340:	681b      	ldr	r3, [r3, #0]
 8007342:	430a      	orrs	r2, r1
 8007344:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8007346:	687b      	ldr	r3, [r7, #4]
 8007348:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800734a:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800734e:	d10a      	bne.n	8007366 <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8007350:	687b      	ldr	r3, [r7, #4]
 8007352:	681b      	ldr	r3, [r3, #0]
 8007354:	685b      	ldr	r3, [r3, #4]
 8007356:	f423 01c0 	bic.w	r1, r3, #6291456	@ 0x600000
 800735a:	687b      	ldr	r3, [r7, #4]
 800735c:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 800735e:	687b      	ldr	r3, [r7, #4]
 8007360:	681b      	ldr	r3, [r3, #0]
 8007362:	430a      	orrs	r2, r1
 8007364:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8007366:	687b      	ldr	r3, [r7, #4]
 8007368:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800736a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800736e:	2b00      	cmp	r3, #0
 8007370:	d00a      	beq.n	8007388 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8007372:	687b      	ldr	r3, [r7, #4]
 8007374:	681b      	ldr	r3, [r3, #0]
 8007376:	685b      	ldr	r3, [r3, #4]
 8007378:	f423 2100 	bic.w	r1, r3, #524288	@ 0x80000
 800737c:	687b      	ldr	r3, [r7, #4]
 800737e:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8007380:	687b      	ldr	r3, [r7, #4]
 8007382:	681b      	ldr	r3, [r3, #0]
 8007384:	430a      	orrs	r2, r1
 8007386:	605a      	str	r2, [r3, #4]
  }
}
 8007388:	bf00      	nop
 800738a:	370c      	adds	r7, #12
 800738c:	46bd      	mov	sp, r7
 800738e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007392:	4770      	bx	lr

08007394 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8007394:	b580      	push	{r7, lr}
 8007396:	b098      	sub	sp, #96	@ 0x60
 8007398:	af02      	add	r7, sp, #8
 800739a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800739c:	687b      	ldr	r3, [r7, #4]
 800739e:	2200      	movs	r2, #0
 80073a0:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 80073a4:	f7fa fba4 	bl	8001af0 <HAL_GetTick>
 80073a8:	6578      	str	r0, [r7, #84]	@ 0x54

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 80073aa:	687b      	ldr	r3, [r7, #4]
 80073ac:	681b      	ldr	r3, [r3, #0]
 80073ae:	681b      	ldr	r3, [r3, #0]
 80073b0:	f003 0308 	and.w	r3, r3, #8
 80073b4:	2b08      	cmp	r3, #8
 80073b6:	d12f      	bne.n	8007418 <UART_CheckIdleState+0x84>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 80073b8:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 80073bc:	9300      	str	r3, [sp, #0]
 80073be:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80073c0:	2200      	movs	r2, #0
 80073c2:	f44f 1100 	mov.w	r1, #2097152	@ 0x200000
 80073c6:	6878      	ldr	r0, [r7, #4]
 80073c8:	f000 f88e 	bl	80074e8 <UART_WaitOnFlagUntilTimeout>
 80073cc:	4603      	mov	r3, r0
 80073ce:	2b00      	cmp	r3, #0
 80073d0:	d022      	beq.n	8007418 <UART_CheckIdleState+0x84>
    {
      /* Disable TXE interrupt for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE));
 80073d2:	687b      	ldr	r3, [r7, #4]
 80073d4:	681b      	ldr	r3, [r3, #0]
 80073d6:	63bb      	str	r3, [r7, #56]	@ 0x38
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80073d8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80073da:	e853 3f00 	ldrex	r3, [r3]
 80073de:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 80073e0:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80073e2:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 80073e6:	653b      	str	r3, [r7, #80]	@ 0x50
 80073e8:	687b      	ldr	r3, [r7, #4]
 80073ea:	681b      	ldr	r3, [r3, #0]
 80073ec:	461a      	mov	r2, r3
 80073ee:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 80073f0:	647b      	str	r3, [r7, #68]	@ 0x44
 80073f2:	643a      	str	r2, [r7, #64]	@ 0x40
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80073f4:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 80073f6:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 80073f8:	e841 2300 	strex	r3, r2, [r1]
 80073fc:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 80073fe:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8007400:	2b00      	cmp	r3, #0
 8007402:	d1e6      	bne.n	80073d2 <UART_CheckIdleState+0x3e>

      huart->gState = HAL_UART_STATE_READY;
 8007404:	687b      	ldr	r3, [r7, #4]
 8007406:	2220      	movs	r2, #32
 8007408:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

      __HAL_UNLOCK(huart);
 800740c:	687b      	ldr	r3, [r7, #4]
 800740e:	2200      	movs	r2, #0
 8007410:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8007414:	2303      	movs	r3, #3
 8007416:	e063      	b.n	80074e0 <UART_CheckIdleState+0x14c>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8007418:	687b      	ldr	r3, [r7, #4]
 800741a:	681b      	ldr	r3, [r3, #0]
 800741c:	681b      	ldr	r3, [r3, #0]
 800741e:	f003 0304 	and.w	r3, r3, #4
 8007422:	2b04      	cmp	r3, #4
 8007424:	d149      	bne.n	80074ba <UART_CheckIdleState+0x126>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8007426:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 800742a:	9300      	str	r3, [sp, #0]
 800742c:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800742e:	2200      	movs	r2, #0
 8007430:	f44f 0180 	mov.w	r1, #4194304	@ 0x400000
 8007434:	6878      	ldr	r0, [r7, #4]
 8007436:	f000 f857 	bl	80074e8 <UART_WaitOnFlagUntilTimeout>
 800743a:	4603      	mov	r3, r0
 800743c:	2b00      	cmp	r3, #0
 800743e:	d03c      	beq.n	80074ba <UART_CheckIdleState+0x126>
    {
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8007440:	687b      	ldr	r3, [r7, #4]
 8007442:	681b      	ldr	r3, [r3, #0]
 8007444:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007446:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007448:	e853 3f00 	ldrex	r3, [r3]
 800744c:	623b      	str	r3, [r7, #32]
   return(result);
 800744e:	6a3b      	ldr	r3, [r7, #32]
 8007450:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8007454:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8007456:	687b      	ldr	r3, [r7, #4]
 8007458:	681b      	ldr	r3, [r3, #0]
 800745a:	461a      	mov	r2, r3
 800745c:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800745e:	633b      	str	r3, [r7, #48]	@ 0x30
 8007460:	62fa      	str	r2, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007462:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8007464:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8007466:	e841 2300 	strex	r3, r2, [r1]
 800746a:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 800746c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800746e:	2b00      	cmp	r3, #0
 8007470:	d1e6      	bne.n	8007440 <UART_CheckIdleState+0xac>
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8007472:	687b      	ldr	r3, [r7, #4]
 8007474:	681b      	ldr	r3, [r3, #0]
 8007476:	3308      	adds	r3, #8
 8007478:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800747a:	693b      	ldr	r3, [r7, #16]
 800747c:	e853 3f00 	ldrex	r3, [r3]
 8007480:	60fb      	str	r3, [r7, #12]
   return(result);
 8007482:	68fb      	ldr	r3, [r7, #12]
 8007484:	f023 0301 	bic.w	r3, r3, #1
 8007488:	64bb      	str	r3, [r7, #72]	@ 0x48
 800748a:	687b      	ldr	r3, [r7, #4]
 800748c:	681b      	ldr	r3, [r3, #0]
 800748e:	3308      	adds	r3, #8
 8007490:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8007492:	61fa      	str	r2, [r7, #28]
 8007494:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007496:	69b9      	ldr	r1, [r7, #24]
 8007498:	69fa      	ldr	r2, [r7, #28]
 800749a:	e841 2300 	strex	r3, r2, [r1]
 800749e:	617b      	str	r3, [r7, #20]
   return(result);
 80074a0:	697b      	ldr	r3, [r7, #20]
 80074a2:	2b00      	cmp	r3, #0
 80074a4:	d1e5      	bne.n	8007472 <UART_CheckIdleState+0xde>

      huart->RxState = HAL_UART_STATE_READY;
 80074a6:	687b      	ldr	r3, [r7, #4]
 80074a8:	2220      	movs	r2, #32
 80074aa:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

      __HAL_UNLOCK(huart);
 80074ae:	687b      	ldr	r3, [r7, #4]
 80074b0:	2200      	movs	r2, #0
 80074b2:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 80074b6:	2303      	movs	r3, #3
 80074b8:	e012      	b.n	80074e0 <UART_CheckIdleState+0x14c>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 80074ba:	687b      	ldr	r3, [r7, #4]
 80074bc:	2220      	movs	r2, #32
 80074be:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
  huart->RxState = HAL_UART_STATE_READY;
 80074c2:	687b      	ldr	r3, [r7, #4]
 80074c4:	2220      	movs	r2, #32
 80074c6:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80074ca:	687b      	ldr	r3, [r7, #4]
 80074cc:	2200      	movs	r2, #0
 80074ce:	66da      	str	r2, [r3, #108]	@ 0x6c
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 80074d0:	687b      	ldr	r3, [r7, #4]
 80074d2:	2200      	movs	r2, #0
 80074d4:	671a      	str	r2, [r3, #112]	@ 0x70

  __HAL_UNLOCK(huart);
 80074d6:	687b      	ldr	r3, [r7, #4]
 80074d8:	2200      	movs	r2, #0
 80074da:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 80074de:	2300      	movs	r3, #0
}
 80074e0:	4618      	mov	r0, r3
 80074e2:	3758      	adds	r7, #88	@ 0x58
 80074e4:	46bd      	mov	sp, r7
 80074e6:	bd80      	pop	{r7, pc}

080074e8 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 80074e8:	b580      	push	{r7, lr}
 80074ea:	b084      	sub	sp, #16
 80074ec:	af00      	add	r7, sp, #0
 80074ee:	60f8      	str	r0, [r7, #12]
 80074f0:	60b9      	str	r1, [r7, #8]
 80074f2:	603b      	str	r3, [r7, #0]
 80074f4:	4613      	mov	r3, r2
 80074f6:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80074f8:	e04f      	b.n	800759a <UART_WaitOnFlagUntilTimeout+0xb2>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80074fa:	69bb      	ldr	r3, [r7, #24]
 80074fc:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007500:	d04b      	beq.n	800759a <UART_WaitOnFlagUntilTimeout+0xb2>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8007502:	f7fa faf5 	bl	8001af0 <HAL_GetTick>
 8007506:	4602      	mov	r2, r0
 8007508:	683b      	ldr	r3, [r7, #0]
 800750a:	1ad3      	subs	r3, r2, r3
 800750c:	69ba      	ldr	r2, [r7, #24]
 800750e:	429a      	cmp	r2, r3
 8007510:	d302      	bcc.n	8007518 <UART_WaitOnFlagUntilTimeout+0x30>
 8007512:	69bb      	ldr	r3, [r7, #24]
 8007514:	2b00      	cmp	r3, #0
 8007516:	d101      	bne.n	800751c <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 8007518:	2303      	movs	r3, #3
 800751a:	e04e      	b.n	80075ba <UART_WaitOnFlagUntilTimeout+0xd2>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 800751c:	68fb      	ldr	r3, [r7, #12]
 800751e:	681b      	ldr	r3, [r3, #0]
 8007520:	681b      	ldr	r3, [r3, #0]
 8007522:	f003 0304 	and.w	r3, r3, #4
 8007526:	2b00      	cmp	r3, #0
 8007528:	d037      	beq.n	800759a <UART_WaitOnFlagUntilTimeout+0xb2>
 800752a:	68bb      	ldr	r3, [r7, #8]
 800752c:	2b80      	cmp	r3, #128	@ 0x80
 800752e:	d034      	beq.n	800759a <UART_WaitOnFlagUntilTimeout+0xb2>
 8007530:	68bb      	ldr	r3, [r7, #8]
 8007532:	2b40      	cmp	r3, #64	@ 0x40
 8007534:	d031      	beq.n	800759a <UART_WaitOnFlagUntilTimeout+0xb2>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8007536:	68fb      	ldr	r3, [r7, #12]
 8007538:	681b      	ldr	r3, [r3, #0]
 800753a:	69db      	ldr	r3, [r3, #28]
 800753c:	f003 0308 	and.w	r3, r3, #8
 8007540:	2b08      	cmp	r3, #8
 8007542:	d110      	bne.n	8007566 <UART_WaitOnFlagUntilTimeout+0x7e>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8007544:	68fb      	ldr	r3, [r7, #12]
 8007546:	681b      	ldr	r3, [r3, #0]
 8007548:	2208      	movs	r2, #8
 800754a:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 800754c:	68f8      	ldr	r0, [r7, #12]
 800754e:	f000 f839 	bl	80075c4 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 8007552:	68fb      	ldr	r3, [r7, #12]
 8007554:	2208      	movs	r2, #8
 8007556:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 800755a:	68fb      	ldr	r3, [r7, #12]
 800755c:	2200      	movs	r2, #0
 800755e:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

          return HAL_ERROR;
 8007562:	2301      	movs	r3, #1
 8007564:	e029      	b.n	80075ba <UART_WaitOnFlagUntilTimeout+0xd2>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8007566:	68fb      	ldr	r3, [r7, #12]
 8007568:	681b      	ldr	r3, [r3, #0]
 800756a:	69db      	ldr	r3, [r3, #28]
 800756c:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8007570:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8007574:	d111      	bne.n	800759a <UART_WaitOnFlagUntilTimeout+0xb2>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8007576:	68fb      	ldr	r3, [r7, #12]
 8007578:	681b      	ldr	r3, [r3, #0]
 800757a:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 800757e:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8007580:	68f8      	ldr	r0, [r7, #12]
 8007582:	f000 f81f 	bl	80075c4 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8007586:	68fb      	ldr	r3, [r7, #12]
 8007588:	2220      	movs	r2, #32
 800758a:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 800758e:	68fb      	ldr	r3, [r7, #12]
 8007590:	2200      	movs	r2, #0
 8007592:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

          return HAL_TIMEOUT;
 8007596:	2303      	movs	r3, #3
 8007598:	e00f      	b.n	80075ba <UART_WaitOnFlagUntilTimeout+0xd2>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800759a:	68fb      	ldr	r3, [r7, #12]
 800759c:	681b      	ldr	r3, [r3, #0]
 800759e:	69da      	ldr	r2, [r3, #28]
 80075a0:	68bb      	ldr	r3, [r7, #8]
 80075a2:	4013      	ands	r3, r2
 80075a4:	68ba      	ldr	r2, [r7, #8]
 80075a6:	429a      	cmp	r2, r3
 80075a8:	bf0c      	ite	eq
 80075aa:	2301      	moveq	r3, #1
 80075ac:	2300      	movne	r3, #0
 80075ae:	b2db      	uxtb	r3, r3
 80075b0:	461a      	mov	r2, r3
 80075b2:	79fb      	ldrb	r3, [r7, #7]
 80075b4:	429a      	cmp	r2, r3
 80075b6:	d0a0      	beq.n	80074fa <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 80075b8:	2300      	movs	r3, #0
}
 80075ba:	4618      	mov	r0, r3
 80075bc:	3710      	adds	r7, #16
 80075be:	46bd      	mov	sp, r7
 80075c0:	bd80      	pop	{r7, pc}
	...

080075c4 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 80075c4:	b480      	push	{r7}
 80075c6:	b095      	sub	sp, #84	@ 0x54
 80075c8:	af00      	add	r7, sp, #0
 80075ca:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 80075cc:	687b      	ldr	r3, [r7, #4]
 80075ce:	681b      	ldr	r3, [r3, #0]
 80075d0:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80075d2:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80075d4:	e853 3f00 	ldrex	r3, [r3]
 80075d8:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 80075da:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80075dc:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 80075e0:	64fb      	str	r3, [r7, #76]	@ 0x4c
 80075e2:	687b      	ldr	r3, [r7, #4]
 80075e4:	681b      	ldr	r3, [r3, #0]
 80075e6:	461a      	mov	r2, r3
 80075e8:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80075ea:	643b      	str	r3, [r7, #64]	@ 0x40
 80075ec:	63fa      	str	r2, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80075ee:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 80075f0:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 80075f2:	e841 2300 	strex	r3, r2, [r1]
 80075f6:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 80075f8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80075fa:	2b00      	cmp	r3, #0
 80075fc:	d1e6      	bne.n	80075cc <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 80075fe:	687b      	ldr	r3, [r7, #4]
 8007600:	681b      	ldr	r3, [r3, #0]
 8007602:	3308      	adds	r3, #8
 8007604:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007606:	6a3b      	ldr	r3, [r7, #32]
 8007608:	e853 3f00 	ldrex	r3, [r3]
 800760c:	61fb      	str	r3, [r7, #28]
   return(result);
 800760e:	69fa      	ldr	r2, [r7, #28]
 8007610:	4b1e      	ldr	r3, [pc, #120]	@ (800768c <UART_EndRxTransfer+0xc8>)
 8007612:	4013      	ands	r3, r2
 8007614:	64bb      	str	r3, [r7, #72]	@ 0x48
 8007616:	687b      	ldr	r3, [r7, #4]
 8007618:	681b      	ldr	r3, [r3, #0]
 800761a:	3308      	adds	r3, #8
 800761c:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800761e:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8007620:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007622:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8007624:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8007626:	e841 2300 	strex	r3, r2, [r1]
 800762a:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 800762c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800762e:	2b00      	cmp	r3, #0
 8007630:	d1e5      	bne.n	80075fe <UART_EndRxTransfer+0x3a>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8007632:	687b      	ldr	r3, [r7, #4]
 8007634:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8007636:	2b01      	cmp	r3, #1
 8007638:	d118      	bne.n	800766c <UART_EndRxTransfer+0xa8>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800763a:	687b      	ldr	r3, [r7, #4]
 800763c:	681b      	ldr	r3, [r3, #0]
 800763e:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007640:	68fb      	ldr	r3, [r7, #12]
 8007642:	e853 3f00 	ldrex	r3, [r3]
 8007646:	60bb      	str	r3, [r7, #8]
   return(result);
 8007648:	68bb      	ldr	r3, [r7, #8]
 800764a:	f023 0310 	bic.w	r3, r3, #16
 800764e:	647b      	str	r3, [r7, #68]	@ 0x44
 8007650:	687b      	ldr	r3, [r7, #4]
 8007652:	681b      	ldr	r3, [r3, #0]
 8007654:	461a      	mov	r2, r3
 8007656:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8007658:	61bb      	str	r3, [r7, #24]
 800765a:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800765c:	6979      	ldr	r1, [r7, #20]
 800765e:	69ba      	ldr	r2, [r7, #24]
 8007660:	e841 2300 	strex	r3, r2, [r1]
 8007664:	613b      	str	r3, [r7, #16]
   return(result);
 8007666:	693b      	ldr	r3, [r7, #16]
 8007668:	2b00      	cmp	r3, #0
 800766a:	d1e6      	bne.n	800763a <UART_EndRxTransfer+0x76>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 800766c:	687b      	ldr	r3, [r7, #4]
 800766e:	2220      	movs	r2, #32
 8007670:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8007674:	687b      	ldr	r3, [r7, #4]
 8007676:	2200      	movs	r2, #0
 8007678:	66da      	str	r2, [r3, #108]	@ 0x6c

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 800767a:	687b      	ldr	r3, [r7, #4]
 800767c:	2200      	movs	r2, #0
 800767e:	675a      	str	r2, [r3, #116]	@ 0x74
}
 8007680:	bf00      	nop
 8007682:	3754      	adds	r7, #84	@ 0x54
 8007684:	46bd      	mov	sp, r7
 8007686:	f85d 7b04 	ldr.w	r7, [sp], #4
 800768a:	4770      	bx	lr
 800768c:	effffffe 	.word	0xeffffffe

08007690 <HAL_UARTEx_DisableFifoMode>:
  * @brief  Disable the FIFO mode.
  * @param huart      UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_DisableFifoMode(UART_HandleTypeDef *huart)
{
 8007690:	b480      	push	{r7}
 8007692:	b085      	sub	sp, #20
 8007694:	af00      	add	r7, sp, #0
 8007696:	6078      	str	r0, [r7, #4]

  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));

  /* Process Locked */
  __HAL_LOCK(huart);
 8007698:	687b      	ldr	r3, [r7, #4]
 800769a:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 800769e:	2b01      	cmp	r3, #1
 80076a0:	d101      	bne.n	80076a6 <HAL_UARTEx_DisableFifoMode+0x16>
 80076a2:	2302      	movs	r3, #2
 80076a4:	e027      	b.n	80076f6 <HAL_UARTEx_DisableFifoMode+0x66>
 80076a6:	687b      	ldr	r3, [r7, #4]
 80076a8:	2201      	movs	r2, #1
 80076aa:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 80076ae:	687b      	ldr	r3, [r7, #4]
 80076b0:	2224      	movs	r2, #36	@ 0x24
 80076b2:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 80076b6:	687b      	ldr	r3, [r7, #4]
 80076b8:	681b      	ldr	r3, [r3, #0]
 80076ba:	681b      	ldr	r3, [r3, #0]
 80076bc:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 80076be:	687b      	ldr	r3, [r7, #4]
 80076c0:	681b      	ldr	r3, [r3, #0]
 80076c2:	681a      	ldr	r2, [r3, #0]
 80076c4:	687b      	ldr	r3, [r7, #4]
 80076c6:	681b      	ldr	r3, [r3, #0]
 80076c8:	f022 0201 	bic.w	r2, r2, #1
 80076cc:	601a      	str	r2, [r3, #0]

  /* Enable FIFO mode */
  CLEAR_BIT(tmpcr1, USART_CR1_FIFOEN);
 80076ce:	68fb      	ldr	r3, [r7, #12]
 80076d0:	f023 5300 	bic.w	r3, r3, #536870912	@ 0x20000000
 80076d4:	60fb      	str	r3, [r7, #12]
  huart->FifoMode = UART_FIFOMODE_DISABLE;
 80076d6:	687b      	ldr	r3, [r7, #4]
 80076d8:	2200      	movs	r2, #0
 80076da:	665a      	str	r2, [r3, #100]	@ 0x64

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 80076dc:	687b      	ldr	r3, [r7, #4]
 80076de:	681b      	ldr	r3, [r3, #0]
 80076e0:	68fa      	ldr	r2, [r7, #12]
 80076e2:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 80076e4:	687b      	ldr	r3, [r7, #4]
 80076e6:	2220      	movs	r2, #32
 80076e8:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 80076ec:	687b      	ldr	r3, [r7, #4]
 80076ee:	2200      	movs	r2, #0
 80076f0:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 80076f4:	2300      	movs	r3, #0
}
 80076f6:	4618      	mov	r0, r3
 80076f8:	3714      	adds	r7, #20
 80076fa:	46bd      	mov	sp, r7
 80076fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007700:	4770      	bx	lr

08007702 <HAL_UARTEx_SetTxFifoThreshold>:
  *            @arg @ref UART_TXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_TXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetTxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 8007702:	b580      	push	{r7, lr}
 8007704:	b084      	sub	sp, #16
 8007706:	af00      	add	r7, sp, #0
 8007708:	6078      	str	r0, [r7, #4]
 800770a:	6039      	str	r1, [r7, #0]
  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_TXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 800770c:	687b      	ldr	r3, [r7, #4]
 800770e:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 8007712:	2b01      	cmp	r3, #1
 8007714:	d101      	bne.n	800771a <HAL_UARTEx_SetTxFifoThreshold+0x18>
 8007716:	2302      	movs	r3, #2
 8007718:	e02d      	b.n	8007776 <HAL_UARTEx_SetTxFifoThreshold+0x74>
 800771a:	687b      	ldr	r3, [r7, #4]
 800771c:	2201      	movs	r2, #1
 800771e:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 8007722:	687b      	ldr	r3, [r7, #4]
 8007724:	2224      	movs	r2, #36	@ 0x24
 8007726:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 800772a:	687b      	ldr	r3, [r7, #4]
 800772c:	681b      	ldr	r3, [r3, #0]
 800772e:	681b      	ldr	r3, [r3, #0]
 8007730:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8007732:	687b      	ldr	r3, [r7, #4]
 8007734:	681b      	ldr	r3, [r3, #0]
 8007736:	681a      	ldr	r2, [r3, #0]
 8007738:	687b      	ldr	r3, [r7, #4]
 800773a:	681b      	ldr	r3, [r3, #0]
 800773c:	f022 0201 	bic.w	r2, r2, #1
 8007740:	601a      	str	r2, [r3, #0]

  /* Update TX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_TXFTCFG, Threshold);
 8007742:	687b      	ldr	r3, [r7, #4]
 8007744:	681b      	ldr	r3, [r3, #0]
 8007746:	689b      	ldr	r3, [r3, #8]
 8007748:	f023 4160 	bic.w	r1, r3, #3758096384	@ 0xe0000000
 800774c:	687b      	ldr	r3, [r7, #4]
 800774e:	681b      	ldr	r3, [r3, #0]
 8007750:	683a      	ldr	r2, [r7, #0]
 8007752:	430a      	orrs	r2, r1
 8007754:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 8007756:	6878      	ldr	r0, [r7, #4]
 8007758:	f000 f850 	bl	80077fc <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 800775c:	687b      	ldr	r3, [r7, #4]
 800775e:	681b      	ldr	r3, [r3, #0]
 8007760:	68fa      	ldr	r2, [r7, #12]
 8007762:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8007764:	687b      	ldr	r3, [r7, #4]
 8007766:	2220      	movs	r2, #32
 8007768:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 800776c:	687b      	ldr	r3, [r7, #4]
 800776e:	2200      	movs	r2, #0
 8007770:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 8007774:	2300      	movs	r3, #0
}
 8007776:	4618      	mov	r0, r3
 8007778:	3710      	adds	r7, #16
 800777a:	46bd      	mov	sp, r7
 800777c:	bd80      	pop	{r7, pc}

0800777e <HAL_UARTEx_SetRxFifoThreshold>:
  *            @arg @ref UART_RXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_RXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetRxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 800777e:	b580      	push	{r7, lr}
 8007780:	b084      	sub	sp, #16
 8007782:	af00      	add	r7, sp, #0
 8007784:	6078      	str	r0, [r7, #4]
 8007786:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_RXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 8007788:	687b      	ldr	r3, [r7, #4]
 800778a:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 800778e:	2b01      	cmp	r3, #1
 8007790:	d101      	bne.n	8007796 <HAL_UARTEx_SetRxFifoThreshold+0x18>
 8007792:	2302      	movs	r3, #2
 8007794:	e02d      	b.n	80077f2 <HAL_UARTEx_SetRxFifoThreshold+0x74>
 8007796:	687b      	ldr	r3, [r7, #4]
 8007798:	2201      	movs	r2, #1
 800779a:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 800779e:	687b      	ldr	r3, [r7, #4]
 80077a0:	2224      	movs	r2, #36	@ 0x24
 80077a2:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 80077a6:	687b      	ldr	r3, [r7, #4]
 80077a8:	681b      	ldr	r3, [r3, #0]
 80077aa:	681b      	ldr	r3, [r3, #0]
 80077ac:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 80077ae:	687b      	ldr	r3, [r7, #4]
 80077b0:	681b      	ldr	r3, [r3, #0]
 80077b2:	681a      	ldr	r2, [r3, #0]
 80077b4:	687b      	ldr	r3, [r7, #4]
 80077b6:	681b      	ldr	r3, [r3, #0]
 80077b8:	f022 0201 	bic.w	r2, r2, #1
 80077bc:	601a      	str	r2, [r3, #0]

  /* Update RX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_RXFTCFG, Threshold);
 80077be:	687b      	ldr	r3, [r7, #4]
 80077c0:	681b      	ldr	r3, [r3, #0]
 80077c2:	689b      	ldr	r3, [r3, #8]
 80077c4:	f023 6160 	bic.w	r1, r3, #234881024	@ 0xe000000
 80077c8:	687b      	ldr	r3, [r7, #4]
 80077ca:	681b      	ldr	r3, [r3, #0]
 80077cc:	683a      	ldr	r2, [r7, #0]
 80077ce:	430a      	orrs	r2, r1
 80077d0:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 80077d2:	6878      	ldr	r0, [r7, #4]
 80077d4:	f000 f812 	bl	80077fc <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 80077d8:	687b      	ldr	r3, [r7, #4]
 80077da:	681b      	ldr	r3, [r3, #0]
 80077dc:	68fa      	ldr	r2, [r7, #12]
 80077de:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 80077e0:	687b      	ldr	r3, [r7, #4]
 80077e2:	2220      	movs	r2, #32
 80077e4:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 80077e8:	687b      	ldr	r3, [r7, #4]
 80077ea:	2200      	movs	r2, #0
 80077ec:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 80077f0:	2300      	movs	r3, #0
}
 80077f2:	4618      	mov	r0, r3
 80077f4:	3710      	adds	r7, #16
 80077f6:	46bd      	mov	sp, r7
 80077f8:	bd80      	pop	{r7, pc}
	...

080077fc <UARTEx_SetNbDataToProcess>:
  *       the UART configuration registers.
  * @param huart UART handle.
  * @retval None
  */
static void UARTEx_SetNbDataToProcess(UART_HandleTypeDef *huart)
{
 80077fc:	b480      	push	{r7}
 80077fe:	b085      	sub	sp, #20
 8007800:	af00      	add	r7, sp, #0
 8007802:	6078      	str	r0, [r7, #4]
  uint8_t rx_fifo_threshold;
  uint8_t tx_fifo_threshold;
  static const uint8_t numerator[] = {1U, 1U, 1U, 3U, 7U, 1U, 0U, 0U};
  static const uint8_t denominator[] = {8U, 4U, 2U, 4U, 8U, 1U, 1U, 1U};

  if (huart->FifoMode == UART_FIFOMODE_DISABLE)
 8007804:	687b      	ldr	r3, [r7, #4]
 8007806:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8007808:	2b00      	cmp	r3, #0
 800780a:	d108      	bne.n	800781e <UARTEx_SetNbDataToProcess+0x22>
  {
    huart->NbTxDataToProcess = 1U;
 800780c:	687b      	ldr	r3, [r7, #4]
 800780e:	2201      	movs	r2, #1
 8007810:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
    huart->NbRxDataToProcess = 1U;
 8007814:	687b      	ldr	r3, [r7, #4]
 8007816:	2201      	movs	r2, #1
 8007818:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
                               (uint16_t)denominator[tx_fifo_threshold];
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
                               (uint16_t)denominator[rx_fifo_threshold];
  }
}
 800781c:	e031      	b.n	8007882 <UARTEx_SetNbDataToProcess+0x86>
    rx_fifo_depth = RX_FIFO_DEPTH;
 800781e:	2310      	movs	r3, #16
 8007820:	73fb      	strb	r3, [r7, #15]
    tx_fifo_depth = TX_FIFO_DEPTH;
 8007822:	2310      	movs	r3, #16
 8007824:	73bb      	strb	r3, [r7, #14]
    rx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_RXFTCFG) >> USART_CR3_RXFTCFG_Pos);
 8007826:	687b      	ldr	r3, [r7, #4]
 8007828:	681b      	ldr	r3, [r3, #0]
 800782a:	689b      	ldr	r3, [r3, #8]
 800782c:	0e5b      	lsrs	r3, r3, #25
 800782e:	b2db      	uxtb	r3, r3
 8007830:	f003 0307 	and.w	r3, r3, #7
 8007834:	737b      	strb	r3, [r7, #13]
    tx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos);
 8007836:	687b      	ldr	r3, [r7, #4]
 8007838:	681b      	ldr	r3, [r3, #0]
 800783a:	689b      	ldr	r3, [r3, #8]
 800783c:	0f5b      	lsrs	r3, r3, #29
 800783e:	b2db      	uxtb	r3, r3
 8007840:	f003 0307 	and.w	r3, r3, #7
 8007844:	733b      	strb	r3, [r7, #12]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 8007846:	7bbb      	ldrb	r3, [r7, #14]
 8007848:	7b3a      	ldrb	r2, [r7, #12]
 800784a:	4911      	ldr	r1, [pc, #68]	@ (8007890 <UARTEx_SetNbDataToProcess+0x94>)
 800784c:	5c8a      	ldrb	r2, [r1, r2]
 800784e:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[tx_fifo_threshold];
 8007852:	7b3a      	ldrb	r2, [r7, #12]
 8007854:	490f      	ldr	r1, [pc, #60]	@ (8007894 <UARTEx_SetNbDataToProcess+0x98>)
 8007856:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 8007858:	fb93 f3f2 	sdiv	r3, r3, r2
 800785c:	b29a      	uxth	r2, r3
 800785e:	687b      	ldr	r3, [r7, #4]
 8007860:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 8007864:	7bfb      	ldrb	r3, [r7, #15]
 8007866:	7b7a      	ldrb	r2, [r7, #13]
 8007868:	4909      	ldr	r1, [pc, #36]	@ (8007890 <UARTEx_SetNbDataToProcess+0x94>)
 800786a:	5c8a      	ldrb	r2, [r1, r2]
 800786c:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[rx_fifo_threshold];
 8007870:	7b7a      	ldrb	r2, [r7, #13]
 8007872:	4908      	ldr	r1, [pc, #32]	@ (8007894 <UARTEx_SetNbDataToProcess+0x98>)
 8007874:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 8007876:	fb93 f3f2 	sdiv	r3, r3, r2
 800787a:	b29a      	uxth	r2, r3
 800787c:	687b      	ldr	r3, [r7, #4]
 800787e:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
}
 8007882:	bf00      	nop
 8007884:	3714      	adds	r7, #20
 8007886:	46bd      	mov	sp, r7
 8007888:	f85d 7b04 	ldr.w	r7, [sp], #4
 800788c:	4770      	bx	lr
 800788e:	bf00      	nop
 8007890:	0800826c 	.word	0x0800826c
 8007894:	08008274 	.word	0x08008274

08007898 <std>:
 8007898:	2300      	movs	r3, #0
 800789a:	b510      	push	{r4, lr}
 800789c:	4604      	mov	r4, r0
 800789e:	e9c0 3300 	strd	r3, r3, [r0]
 80078a2:	e9c0 3304 	strd	r3, r3, [r0, #16]
 80078a6:	6083      	str	r3, [r0, #8]
 80078a8:	8181      	strh	r1, [r0, #12]
 80078aa:	6643      	str	r3, [r0, #100]	@ 0x64
 80078ac:	81c2      	strh	r2, [r0, #14]
 80078ae:	6183      	str	r3, [r0, #24]
 80078b0:	4619      	mov	r1, r3
 80078b2:	2208      	movs	r2, #8
 80078b4:	305c      	adds	r0, #92	@ 0x5c
 80078b6:	f000 f9e7 	bl	8007c88 <memset>
 80078ba:	4b0d      	ldr	r3, [pc, #52]	@ (80078f0 <std+0x58>)
 80078bc:	6263      	str	r3, [r4, #36]	@ 0x24
 80078be:	4b0d      	ldr	r3, [pc, #52]	@ (80078f4 <std+0x5c>)
 80078c0:	62a3      	str	r3, [r4, #40]	@ 0x28
 80078c2:	4b0d      	ldr	r3, [pc, #52]	@ (80078f8 <std+0x60>)
 80078c4:	62e3      	str	r3, [r4, #44]	@ 0x2c
 80078c6:	4b0d      	ldr	r3, [pc, #52]	@ (80078fc <std+0x64>)
 80078c8:	6323      	str	r3, [r4, #48]	@ 0x30
 80078ca:	4b0d      	ldr	r3, [pc, #52]	@ (8007900 <std+0x68>)
 80078cc:	6224      	str	r4, [r4, #32]
 80078ce:	429c      	cmp	r4, r3
 80078d0:	d006      	beq.n	80078e0 <std+0x48>
 80078d2:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 80078d6:	4294      	cmp	r4, r2
 80078d8:	d002      	beq.n	80078e0 <std+0x48>
 80078da:	33d0      	adds	r3, #208	@ 0xd0
 80078dc:	429c      	cmp	r4, r3
 80078de:	d105      	bne.n	80078ec <std+0x54>
 80078e0:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 80078e4:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80078e8:	f000 ba46 	b.w	8007d78 <__retarget_lock_init_recursive>
 80078ec:	bd10      	pop	{r4, pc}
 80078ee:	bf00      	nop
 80078f0:	08007ad9 	.word	0x08007ad9
 80078f4:	08007afb 	.word	0x08007afb
 80078f8:	08007b33 	.word	0x08007b33
 80078fc:	08007b57 	.word	0x08007b57
 8007900:	24000180 	.word	0x24000180

08007904 <stdio_exit_handler>:
 8007904:	4a02      	ldr	r2, [pc, #8]	@ (8007910 <stdio_exit_handler+0xc>)
 8007906:	4903      	ldr	r1, [pc, #12]	@ (8007914 <stdio_exit_handler+0x10>)
 8007908:	4803      	ldr	r0, [pc, #12]	@ (8007918 <stdio_exit_handler+0x14>)
 800790a:	f000 b869 	b.w	80079e0 <_fwalk_sglue>
 800790e:	bf00      	nop
 8007910:	24000010 	.word	0x24000010
 8007914:	08008095 	.word	0x08008095
 8007918:	24000020 	.word	0x24000020

0800791c <cleanup_stdio>:
 800791c:	6841      	ldr	r1, [r0, #4]
 800791e:	4b0c      	ldr	r3, [pc, #48]	@ (8007950 <cleanup_stdio+0x34>)
 8007920:	4299      	cmp	r1, r3
 8007922:	b510      	push	{r4, lr}
 8007924:	4604      	mov	r4, r0
 8007926:	d001      	beq.n	800792c <cleanup_stdio+0x10>
 8007928:	f000 fbb4 	bl	8008094 <_fflush_r>
 800792c:	68a1      	ldr	r1, [r4, #8]
 800792e:	4b09      	ldr	r3, [pc, #36]	@ (8007954 <cleanup_stdio+0x38>)
 8007930:	4299      	cmp	r1, r3
 8007932:	d002      	beq.n	800793a <cleanup_stdio+0x1e>
 8007934:	4620      	mov	r0, r4
 8007936:	f000 fbad 	bl	8008094 <_fflush_r>
 800793a:	68e1      	ldr	r1, [r4, #12]
 800793c:	4b06      	ldr	r3, [pc, #24]	@ (8007958 <cleanup_stdio+0x3c>)
 800793e:	4299      	cmp	r1, r3
 8007940:	d004      	beq.n	800794c <cleanup_stdio+0x30>
 8007942:	4620      	mov	r0, r4
 8007944:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8007948:	f000 bba4 	b.w	8008094 <_fflush_r>
 800794c:	bd10      	pop	{r4, pc}
 800794e:	bf00      	nop
 8007950:	24000180 	.word	0x24000180
 8007954:	240001e8 	.word	0x240001e8
 8007958:	24000250 	.word	0x24000250

0800795c <global_stdio_init.part.0>:
 800795c:	b510      	push	{r4, lr}
 800795e:	4b0b      	ldr	r3, [pc, #44]	@ (800798c <global_stdio_init.part.0+0x30>)
 8007960:	4c0b      	ldr	r4, [pc, #44]	@ (8007990 <global_stdio_init.part.0+0x34>)
 8007962:	4a0c      	ldr	r2, [pc, #48]	@ (8007994 <global_stdio_init.part.0+0x38>)
 8007964:	601a      	str	r2, [r3, #0]
 8007966:	4620      	mov	r0, r4
 8007968:	2200      	movs	r2, #0
 800796a:	2104      	movs	r1, #4
 800796c:	f7ff ff94 	bl	8007898 <std>
 8007970:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 8007974:	2201      	movs	r2, #1
 8007976:	2109      	movs	r1, #9
 8007978:	f7ff ff8e 	bl	8007898 <std>
 800797c:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 8007980:	2202      	movs	r2, #2
 8007982:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8007986:	2112      	movs	r1, #18
 8007988:	f7ff bf86 	b.w	8007898 <std>
 800798c:	240002b8 	.word	0x240002b8
 8007990:	24000180 	.word	0x24000180
 8007994:	08007905 	.word	0x08007905

08007998 <__sfp_lock_acquire>:
 8007998:	4801      	ldr	r0, [pc, #4]	@ (80079a0 <__sfp_lock_acquire+0x8>)
 800799a:	f000 b9ee 	b.w	8007d7a <__retarget_lock_acquire_recursive>
 800799e:	bf00      	nop
 80079a0:	240002c1 	.word	0x240002c1

080079a4 <__sfp_lock_release>:
 80079a4:	4801      	ldr	r0, [pc, #4]	@ (80079ac <__sfp_lock_release+0x8>)
 80079a6:	f000 b9e9 	b.w	8007d7c <__retarget_lock_release_recursive>
 80079aa:	bf00      	nop
 80079ac:	240002c1 	.word	0x240002c1

080079b0 <__sinit>:
 80079b0:	b510      	push	{r4, lr}
 80079b2:	4604      	mov	r4, r0
 80079b4:	f7ff fff0 	bl	8007998 <__sfp_lock_acquire>
 80079b8:	6a23      	ldr	r3, [r4, #32]
 80079ba:	b11b      	cbz	r3, 80079c4 <__sinit+0x14>
 80079bc:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80079c0:	f7ff bff0 	b.w	80079a4 <__sfp_lock_release>
 80079c4:	4b04      	ldr	r3, [pc, #16]	@ (80079d8 <__sinit+0x28>)
 80079c6:	6223      	str	r3, [r4, #32]
 80079c8:	4b04      	ldr	r3, [pc, #16]	@ (80079dc <__sinit+0x2c>)
 80079ca:	681b      	ldr	r3, [r3, #0]
 80079cc:	2b00      	cmp	r3, #0
 80079ce:	d1f5      	bne.n	80079bc <__sinit+0xc>
 80079d0:	f7ff ffc4 	bl	800795c <global_stdio_init.part.0>
 80079d4:	e7f2      	b.n	80079bc <__sinit+0xc>
 80079d6:	bf00      	nop
 80079d8:	0800791d 	.word	0x0800791d
 80079dc:	240002b8 	.word	0x240002b8

080079e0 <_fwalk_sglue>:
 80079e0:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80079e4:	4607      	mov	r7, r0
 80079e6:	4688      	mov	r8, r1
 80079e8:	4614      	mov	r4, r2
 80079ea:	2600      	movs	r6, #0
 80079ec:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 80079f0:	f1b9 0901 	subs.w	r9, r9, #1
 80079f4:	d505      	bpl.n	8007a02 <_fwalk_sglue+0x22>
 80079f6:	6824      	ldr	r4, [r4, #0]
 80079f8:	2c00      	cmp	r4, #0
 80079fa:	d1f7      	bne.n	80079ec <_fwalk_sglue+0xc>
 80079fc:	4630      	mov	r0, r6
 80079fe:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8007a02:	89ab      	ldrh	r3, [r5, #12]
 8007a04:	2b01      	cmp	r3, #1
 8007a06:	d907      	bls.n	8007a18 <_fwalk_sglue+0x38>
 8007a08:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8007a0c:	3301      	adds	r3, #1
 8007a0e:	d003      	beq.n	8007a18 <_fwalk_sglue+0x38>
 8007a10:	4629      	mov	r1, r5
 8007a12:	4638      	mov	r0, r7
 8007a14:	47c0      	blx	r8
 8007a16:	4306      	orrs	r6, r0
 8007a18:	3568      	adds	r5, #104	@ 0x68
 8007a1a:	e7e9      	b.n	80079f0 <_fwalk_sglue+0x10>

08007a1c <_puts_r>:
 8007a1c:	6a03      	ldr	r3, [r0, #32]
 8007a1e:	b570      	push	{r4, r5, r6, lr}
 8007a20:	6884      	ldr	r4, [r0, #8]
 8007a22:	4605      	mov	r5, r0
 8007a24:	460e      	mov	r6, r1
 8007a26:	b90b      	cbnz	r3, 8007a2c <_puts_r+0x10>
 8007a28:	f7ff ffc2 	bl	80079b0 <__sinit>
 8007a2c:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8007a2e:	07db      	lsls	r3, r3, #31
 8007a30:	d405      	bmi.n	8007a3e <_puts_r+0x22>
 8007a32:	89a3      	ldrh	r3, [r4, #12]
 8007a34:	0598      	lsls	r0, r3, #22
 8007a36:	d402      	bmi.n	8007a3e <_puts_r+0x22>
 8007a38:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8007a3a:	f000 f99e 	bl	8007d7a <__retarget_lock_acquire_recursive>
 8007a3e:	89a3      	ldrh	r3, [r4, #12]
 8007a40:	0719      	lsls	r1, r3, #28
 8007a42:	d502      	bpl.n	8007a4a <_puts_r+0x2e>
 8007a44:	6923      	ldr	r3, [r4, #16]
 8007a46:	2b00      	cmp	r3, #0
 8007a48:	d135      	bne.n	8007ab6 <_puts_r+0x9a>
 8007a4a:	4621      	mov	r1, r4
 8007a4c:	4628      	mov	r0, r5
 8007a4e:	f000 f8c5 	bl	8007bdc <__swsetup_r>
 8007a52:	b380      	cbz	r0, 8007ab6 <_puts_r+0x9a>
 8007a54:	f04f 35ff 	mov.w	r5, #4294967295
 8007a58:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8007a5a:	07da      	lsls	r2, r3, #31
 8007a5c:	d405      	bmi.n	8007a6a <_puts_r+0x4e>
 8007a5e:	89a3      	ldrh	r3, [r4, #12]
 8007a60:	059b      	lsls	r3, r3, #22
 8007a62:	d402      	bmi.n	8007a6a <_puts_r+0x4e>
 8007a64:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8007a66:	f000 f989 	bl	8007d7c <__retarget_lock_release_recursive>
 8007a6a:	4628      	mov	r0, r5
 8007a6c:	bd70      	pop	{r4, r5, r6, pc}
 8007a6e:	2b00      	cmp	r3, #0
 8007a70:	da04      	bge.n	8007a7c <_puts_r+0x60>
 8007a72:	69a2      	ldr	r2, [r4, #24]
 8007a74:	429a      	cmp	r2, r3
 8007a76:	dc17      	bgt.n	8007aa8 <_puts_r+0x8c>
 8007a78:	290a      	cmp	r1, #10
 8007a7a:	d015      	beq.n	8007aa8 <_puts_r+0x8c>
 8007a7c:	6823      	ldr	r3, [r4, #0]
 8007a7e:	1c5a      	adds	r2, r3, #1
 8007a80:	6022      	str	r2, [r4, #0]
 8007a82:	7019      	strb	r1, [r3, #0]
 8007a84:	68a3      	ldr	r3, [r4, #8]
 8007a86:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 8007a8a:	3b01      	subs	r3, #1
 8007a8c:	60a3      	str	r3, [r4, #8]
 8007a8e:	2900      	cmp	r1, #0
 8007a90:	d1ed      	bne.n	8007a6e <_puts_r+0x52>
 8007a92:	2b00      	cmp	r3, #0
 8007a94:	da11      	bge.n	8007aba <_puts_r+0x9e>
 8007a96:	4622      	mov	r2, r4
 8007a98:	210a      	movs	r1, #10
 8007a9a:	4628      	mov	r0, r5
 8007a9c:	f000 f85f 	bl	8007b5e <__swbuf_r>
 8007aa0:	3001      	adds	r0, #1
 8007aa2:	d0d7      	beq.n	8007a54 <_puts_r+0x38>
 8007aa4:	250a      	movs	r5, #10
 8007aa6:	e7d7      	b.n	8007a58 <_puts_r+0x3c>
 8007aa8:	4622      	mov	r2, r4
 8007aaa:	4628      	mov	r0, r5
 8007aac:	f000 f857 	bl	8007b5e <__swbuf_r>
 8007ab0:	3001      	adds	r0, #1
 8007ab2:	d1e7      	bne.n	8007a84 <_puts_r+0x68>
 8007ab4:	e7ce      	b.n	8007a54 <_puts_r+0x38>
 8007ab6:	3e01      	subs	r6, #1
 8007ab8:	e7e4      	b.n	8007a84 <_puts_r+0x68>
 8007aba:	6823      	ldr	r3, [r4, #0]
 8007abc:	1c5a      	adds	r2, r3, #1
 8007abe:	6022      	str	r2, [r4, #0]
 8007ac0:	220a      	movs	r2, #10
 8007ac2:	701a      	strb	r2, [r3, #0]
 8007ac4:	e7ee      	b.n	8007aa4 <_puts_r+0x88>
	...

08007ac8 <puts>:
 8007ac8:	4b02      	ldr	r3, [pc, #8]	@ (8007ad4 <puts+0xc>)
 8007aca:	4601      	mov	r1, r0
 8007acc:	6818      	ldr	r0, [r3, #0]
 8007ace:	f7ff bfa5 	b.w	8007a1c <_puts_r>
 8007ad2:	bf00      	nop
 8007ad4:	2400001c 	.word	0x2400001c

08007ad8 <__sread>:
 8007ad8:	b510      	push	{r4, lr}
 8007ada:	460c      	mov	r4, r1
 8007adc:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8007ae0:	f000 f8fc 	bl	8007cdc <_read_r>
 8007ae4:	2800      	cmp	r0, #0
 8007ae6:	bfab      	itete	ge
 8007ae8:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 8007aea:	89a3      	ldrhlt	r3, [r4, #12]
 8007aec:	181b      	addge	r3, r3, r0
 8007aee:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 8007af2:	bfac      	ite	ge
 8007af4:	6563      	strge	r3, [r4, #84]	@ 0x54
 8007af6:	81a3      	strhlt	r3, [r4, #12]
 8007af8:	bd10      	pop	{r4, pc}

08007afa <__swrite>:
 8007afa:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8007afe:	461f      	mov	r7, r3
 8007b00:	898b      	ldrh	r3, [r1, #12]
 8007b02:	05db      	lsls	r3, r3, #23
 8007b04:	4605      	mov	r5, r0
 8007b06:	460c      	mov	r4, r1
 8007b08:	4616      	mov	r6, r2
 8007b0a:	d505      	bpl.n	8007b18 <__swrite+0x1e>
 8007b0c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8007b10:	2302      	movs	r3, #2
 8007b12:	2200      	movs	r2, #0
 8007b14:	f000 f8d0 	bl	8007cb8 <_lseek_r>
 8007b18:	89a3      	ldrh	r3, [r4, #12]
 8007b1a:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8007b1e:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8007b22:	81a3      	strh	r3, [r4, #12]
 8007b24:	4632      	mov	r2, r6
 8007b26:	463b      	mov	r3, r7
 8007b28:	4628      	mov	r0, r5
 8007b2a:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8007b2e:	f000 b8e7 	b.w	8007d00 <_write_r>

08007b32 <__sseek>:
 8007b32:	b510      	push	{r4, lr}
 8007b34:	460c      	mov	r4, r1
 8007b36:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8007b3a:	f000 f8bd 	bl	8007cb8 <_lseek_r>
 8007b3e:	1c43      	adds	r3, r0, #1
 8007b40:	89a3      	ldrh	r3, [r4, #12]
 8007b42:	bf15      	itete	ne
 8007b44:	6560      	strne	r0, [r4, #84]	@ 0x54
 8007b46:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 8007b4a:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 8007b4e:	81a3      	strheq	r3, [r4, #12]
 8007b50:	bf18      	it	ne
 8007b52:	81a3      	strhne	r3, [r4, #12]
 8007b54:	bd10      	pop	{r4, pc}

08007b56 <__sclose>:
 8007b56:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8007b5a:	f000 b89d 	b.w	8007c98 <_close_r>

08007b5e <__swbuf_r>:
 8007b5e:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007b60:	460e      	mov	r6, r1
 8007b62:	4614      	mov	r4, r2
 8007b64:	4605      	mov	r5, r0
 8007b66:	b118      	cbz	r0, 8007b70 <__swbuf_r+0x12>
 8007b68:	6a03      	ldr	r3, [r0, #32]
 8007b6a:	b90b      	cbnz	r3, 8007b70 <__swbuf_r+0x12>
 8007b6c:	f7ff ff20 	bl	80079b0 <__sinit>
 8007b70:	69a3      	ldr	r3, [r4, #24]
 8007b72:	60a3      	str	r3, [r4, #8]
 8007b74:	89a3      	ldrh	r3, [r4, #12]
 8007b76:	071a      	lsls	r2, r3, #28
 8007b78:	d501      	bpl.n	8007b7e <__swbuf_r+0x20>
 8007b7a:	6923      	ldr	r3, [r4, #16]
 8007b7c:	b943      	cbnz	r3, 8007b90 <__swbuf_r+0x32>
 8007b7e:	4621      	mov	r1, r4
 8007b80:	4628      	mov	r0, r5
 8007b82:	f000 f82b 	bl	8007bdc <__swsetup_r>
 8007b86:	b118      	cbz	r0, 8007b90 <__swbuf_r+0x32>
 8007b88:	f04f 37ff 	mov.w	r7, #4294967295
 8007b8c:	4638      	mov	r0, r7
 8007b8e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8007b90:	6823      	ldr	r3, [r4, #0]
 8007b92:	6922      	ldr	r2, [r4, #16]
 8007b94:	1a98      	subs	r0, r3, r2
 8007b96:	6963      	ldr	r3, [r4, #20]
 8007b98:	b2f6      	uxtb	r6, r6
 8007b9a:	4283      	cmp	r3, r0
 8007b9c:	4637      	mov	r7, r6
 8007b9e:	dc05      	bgt.n	8007bac <__swbuf_r+0x4e>
 8007ba0:	4621      	mov	r1, r4
 8007ba2:	4628      	mov	r0, r5
 8007ba4:	f000 fa76 	bl	8008094 <_fflush_r>
 8007ba8:	2800      	cmp	r0, #0
 8007baa:	d1ed      	bne.n	8007b88 <__swbuf_r+0x2a>
 8007bac:	68a3      	ldr	r3, [r4, #8]
 8007bae:	3b01      	subs	r3, #1
 8007bb0:	60a3      	str	r3, [r4, #8]
 8007bb2:	6823      	ldr	r3, [r4, #0]
 8007bb4:	1c5a      	adds	r2, r3, #1
 8007bb6:	6022      	str	r2, [r4, #0]
 8007bb8:	701e      	strb	r6, [r3, #0]
 8007bba:	6962      	ldr	r2, [r4, #20]
 8007bbc:	1c43      	adds	r3, r0, #1
 8007bbe:	429a      	cmp	r2, r3
 8007bc0:	d004      	beq.n	8007bcc <__swbuf_r+0x6e>
 8007bc2:	89a3      	ldrh	r3, [r4, #12]
 8007bc4:	07db      	lsls	r3, r3, #31
 8007bc6:	d5e1      	bpl.n	8007b8c <__swbuf_r+0x2e>
 8007bc8:	2e0a      	cmp	r6, #10
 8007bca:	d1df      	bne.n	8007b8c <__swbuf_r+0x2e>
 8007bcc:	4621      	mov	r1, r4
 8007bce:	4628      	mov	r0, r5
 8007bd0:	f000 fa60 	bl	8008094 <_fflush_r>
 8007bd4:	2800      	cmp	r0, #0
 8007bd6:	d0d9      	beq.n	8007b8c <__swbuf_r+0x2e>
 8007bd8:	e7d6      	b.n	8007b88 <__swbuf_r+0x2a>
	...

08007bdc <__swsetup_r>:
 8007bdc:	b538      	push	{r3, r4, r5, lr}
 8007bde:	4b29      	ldr	r3, [pc, #164]	@ (8007c84 <__swsetup_r+0xa8>)
 8007be0:	4605      	mov	r5, r0
 8007be2:	6818      	ldr	r0, [r3, #0]
 8007be4:	460c      	mov	r4, r1
 8007be6:	b118      	cbz	r0, 8007bf0 <__swsetup_r+0x14>
 8007be8:	6a03      	ldr	r3, [r0, #32]
 8007bea:	b90b      	cbnz	r3, 8007bf0 <__swsetup_r+0x14>
 8007bec:	f7ff fee0 	bl	80079b0 <__sinit>
 8007bf0:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8007bf4:	0719      	lsls	r1, r3, #28
 8007bf6:	d422      	bmi.n	8007c3e <__swsetup_r+0x62>
 8007bf8:	06da      	lsls	r2, r3, #27
 8007bfa:	d407      	bmi.n	8007c0c <__swsetup_r+0x30>
 8007bfc:	2209      	movs	r2, #9
 8007bfe:	602a      	str	r2, [r5, #0]
 8007c00:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8007c04:	81a3      	strh	r3, [r4, #12]
 8007c06:	f04f 30ff 	mov.w	r0, #4294967295
 8007c0a:	e033      	b.n	8007c74 <__swsetup_r+0x98>
 8007c0c:	0758      	lsls	r0, r3, #29
 8007c0e:	d512      	bpl.n	8007c36 <__swsetup_r+0x5a>
 8007c10:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8007c12:	b141      	cbz	r1, 8007c26 <__swsetup_r+0x4a>
 8007c14:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8007c18:	4299      	cmp	r1, r3
 8007c1a:	d002      	beq.n	8007c22 <__swsetup_r+0x46>
 8007c1c:	4628      	mov	r0, r5
 8007c1e:	f000 f8bd 	bl	8007d9c <_free_r>
 8007c22:	2300      	movs	r3, #0
 8007c24:	6363      	str	r3, [r4, #52]	@ 0x34
 8007c26:	89a3      	ldrh	r3, [r4, #12]
 8007c28:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 8007c2c:	81a3      	strh	r3, [r4, #12]
 8007c2e:	2300      	movs	r3, #0
 8007c30:	6063      	str	r3, [r4, #4]
 8007c32:	6923      	ldr	r3, [r4, #16]
 8007c34:	6023      	str	r3, [r4, #0]
 8007c36:	89a3      	ldrh	r3, [r4, #12]
 8007c38:	f043 0308 	orr.w	r3, r3, #8
 8007c3c:	81a3      	strh	r3, [r4, #12]
 8007c3e:	6923      	ldr	r3, [r4, #16]
 8007c40:	b94b      	cbnz	r3, 8007c56 <__swsetup_r+0x7a>
 8007c42:	89a3      	ldrh	r3, [r4, #12]
 8007c44:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 8007c48:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8007c4c:	d003      	beq.n	8007c56 <__swsetup_r+0x7a>
 8007c4e:	4621      	mov	r1, r4
 8007c50:	4628      	mov	r0, r5
 8007c52:	f000 fa6d 	bl	8008130 <__smakebuf_r>
 8007c56:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8007c5a:	f013 0201 	ands.w	r2, r3, #1
 8007c5e:	d00a      	beq.n	8007c76 <__swsetup_r+0x9a>
 8007c60:	2200      	movs	r2, #0
 8007c62:	60a2      	str	r2, [r4, #8]
 8007c64:	6962      	ldr	r2, [r4, #20]
 8007c66:	4252      	negs	r2, r2
 8007c68:	61a2      	str	r2, [r4, #24]
 8007c6a:	6922      	ldr	r2, [r4, #16]
 8007c6c:	b942      	cbnz	r2, 8007c80 <__swsetup_r+0xa4>
 8007c6e:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 8007c72:	d1c5      	bne.n	8007c00 <__swsetup_r+0x24>
 8007c74:	bd38      	pop	{r3, r4, r5, pc}
 8007c76:	0799      	lsls	r1, r3, #30
 8007c78:	bf58      	it	pl
 8007c7a:	6962      	ldrpl	r2, [r4, #20]
 8007c7c:	60a2      	str	r2, [r4, #8]
 8007c7e:	e7f4      	b.n	8007c6a <__swsetup_r+0x8e>
 8007c80:	2000      	movs	r0, #0
 8007c82:	e7f7      	b.n	8007c74 <__swsetup_r+0x98>
 8007c84:	2400001c 	.word	0x2400001c

08007c88 <memset>:
 8007c88:	4402      	add	r2, r0
 8007c8a:	4603      	mov	r3, r0
 8007c8c:	4293      	cmp	r3, r2
 8007c8e:	d100      	bne.n	8007c92 <memset+0xa>
 8007c90:	4770      	bx	lr
 8007c92:	f803 1b01 	strb.w	r1, [r3], #1
 8007c96:	e7f9      	b.n	8007c8c <memset+0x4>

08007c98 <_close_r>:
 8007c98:	b538      	push	{r3, r4, r5, lr}
 8007c9a:	4d06      	ldr	r5, [pc, #24]	@ (8007cb4 <_close_r+0x1c>)
 8007c9c:	2300      	movs	r3, #0
 8007c9e:	4604      	mov	r4, r0
 8007ca0:	4608      	mov	r0, r1
 8007ca2:	602b      	str	r3, [r5, #0]
 8007ca4:	f7f9 fcca 	bl	800163c <_close>
 8007ca8:	1c43      	adds	r3, r0, #1
 8007caa:	d102      	bne.n	8007cb2 <_close_r+0x1a>
 8007cac:	682b      	ldr	r3, [r5, #0]
 8007cae:	b103      	cbz	r3, 8007cb2 <_close_r+0x1a>
 8007cb0:	6023      	str	r3, [r4, #0]
 8007cb2:	bd38      	pop	{r3, r4, r5, pc}
 8007cb4:	240002bc 	.word	0x240002bc

08007cb8 <_lseek_r>:
 8007cb8:	b538      	push	{r3, r4, r5, lr}
 8007cba:	4d07      	ldr	r5, [pc, #28]	@ (8007cd8 <_lseek_r+0x20>)
 8007cbc:	4604      	mov	r4, r0
 8007cbe:	4608      	mov	r0, r1
 8007cc0:	4611      	mov	r1, r2
 8007cc2:	2200      	movs	r2, #0
 8007cc4:	602a      	str	r2, [r5, #0]
 8007cc6:	461a      	mov	r2, r3
 8007cc8:	f7f9 fcdf 	bl	800168a <_lseek>
 8007ccc:	1c43      	adds	r3, r0, #1
 8007cce:	d102      	bne.n	8007cd6 <_lseek_r+0x1e>
 8007cd0:	682b      	ldr	r3, [r5, #0]
 8007cd2:	b103      	cbz	r3, 8007cd6 <_lseek_r+0x1e>
 8007cd4:	6023      	str	r3, [r4, #0]
 8007cd6:	bd38      	pop	{r3, r4, r5, pc}
 8007cd8:	240002bc 	.word	0x240002bc

08007cdc <_read_r>:
 8007cdc:	b538      	push	{r3, r4, r5, lr}
 8007cde:	4d07      	ldr	r5, [pc, #28]	@ (8007cfc <_read_r+0x20>)
 8007ce0:	4604      	mov	r4, r0
 8007ce2:	4608      	mov	r0, r1
 8007ce4:	4611      	mov	r1, r2
 8007ce6:	2200      	movs	r2, #0
 8007ce8:	602a      	str	r2, [r5, #0]
 8007cea:	461a      	mov	r2, r3
 8007cec:	f7f9 fc6d 	bl	80015ca <_read>
 8007cf0:	1c43      	adds	r3, r0, #1
 8007cf2:	d102      	bne.n	8007cfa <_read_r+0x1e>
 8007cf4:	682b      	ldr	r3, [r5, #0]
 8007cf6:	b103      	cbz	r3, 8007cfa <_read_r+0x1e>
 8007cf8:	6023      	str	r3, [r4, #0]
 8007cfa:	bd38      	pop	{r3, r4, r5, pc}
 8007cfc:	240002bc 	.word	0x240002bc

08007d00 <_write_r>:
 8007d00:	b538      	push	{r3, r4, r5, lr}
 8007d02:	4d07      	ldr	r5, [pc, #28]	@ (8007d20 <_write_r+0x20>)
 8007d04:	4604      	mov	r4, r0
 8007d06:	4608      	mov	r0, r1
 8007d08:	4611      	mov	r1, r2
 8007d0a:	2200      	movs	r2, #0
 8007d0c:	602a      	str	r2, [r5, #0]
 8007d0e:	461a      	mov	r2, r3
 8007d10:	f7f9 fc78 	bl	8001604 <_write>
 8007d14:	1c43      	adds	r3, r0, #1
 8007d16:	d102      	bne.n	8007d1e <_write_r+0x1e>
 8007d18:	682b      	ldr	r3, [r5, #0]
 8007d1a:	b103      	cbz	r3, 8007d1e <_write_r+0x1e>
 8007d1c:	6023      	str	r3, [r4, #0]
 8007d1e:	bd38      	pop	{r3, r4, r5, pc}
 8007d20:	240002bc 	.word	0x240002bc

08007d24 <__errno>:
 8007d24:	4b01      	ldr	r3, [pc, #4]	@ (8007d2c <__errno+0x8>)
 8007d26:	6818      	ldr	r0, [r3, #0]
 8007d28:	4770      	bx	lr
 8007d2a:	bf00      	nop
 8007d2c:	2400001c 	.word	0x2400001c

08007d30 <__libc_init_array>:
 8007d30:	b570      	push	{r4, r5, r6, lr}
 8007d32:	4d0d      	ldr	r5, [pc, #52]	@ (8007d68 <__libc_init_array+0x38>)
 8007d34:	4c0d      	ldr	r4, [pc, #52]	@ (8007d6c <__libc_init_array+0x3c>)
 8007d36:	1b64      	subs	r4, r4, r5
 8007d38:	10a4      	asrs	r4, r4, #2
 8007d3a:	2600      	movs	r6, #0
 8007d3c:	42a6      	cmp	r6, r4
 8007d3e:	d109      	bne.n	8007d54 <__libc_init_array+0x24>
 8007d40:	4d0b      	ldr	r5, [pc, #44]	@ (8007d70 <__libc_init_array+0x40>)
 8007d42:	4c0c      	ldr	r4, [pc, #48]	@ (8007d74 <__libc_init_array+0x44>)
 8007d44:	f000 fa62 	bl	800820c <_init>
 8007d48:	1b64      	subs	r4, r4, r5
 8007d4a:	10a4      	asrs	r4, r4, #2
 8007d4c:	2600      	movs	r6, #0
 8007d4e:	42a6      	cmp	r6, r4
 8007d50:	d105      	bne.n	8007d5e <__libc_init_array+0x2e>
 8007d52:	bd70      	pop	{r4, r5, r6, pc}
 8007d54:	f855 3b04 	ldr.w	r3, [r5], #4
 8007d58:	4798      	blx	r3
 8007d5a:	3601      	adds	r6, #1
 8007d5c:	e7ee      	b.n	8007d3c <__libc_init_array+0xc>
 8007d5e:	f855 3b04 	ldr.w	r3, [r5], #4
 8007d62:	4798      	blx	r3
 8007d64:	3601      	adds	r6, #1
 8007d66:	e7f2      	b.n	8007d4e <__libc_init_array+0x1e>
 8007d68:	08008284 	.word	0x08008284
 8007d6c:	08008284 	.word	0x08008284
 8007d70:	08008284 	.word	0x08008284
 8007d74:	08008288 	.word	0x08008288

08007d78 <__retarget_lock_init_recursive>:
 8007d78:	4770      	bx	lr

08007d7a <__retarget_lock_acquire_recursive>:
 8007d7a:	4770      	bx	lr

08007d7c <__retarget_lock_release_recursive>:
 8007d7c:	4770      	bx	lr

08007d7e <memcpy>:
 8007d7e:	440a      	add	r2, r1
 8007d80:	4291      	cmp	r1, r2
 8007d82:	f100 33ff 	add.w	r3, r0, #4294967295
 8007d86:	d100      	bne.n	8007d8a <memcpy+0xc>
 8007d88:	4770      	bx	lr
 8007d8a:	b510      	push	{r4, lr}
 8007d8c:	f811 4b01 	ldrb.w	r4, [r1], #1
 8007d90:	f803 4f01 	strb.w	r4, [r3, #1]!
 8007d94:	4291      	cmp	r1, r2
 8007d96:	d1f9      	bne.n	8007d8c <memcpy+0xe>
 8007d98:	bd10      	pop	{r4, pc}
	...

08007d9c <_free_r>:
 8007d9c:	b538      	push	{r3, r4, r5, lr}
 8007d9e:	4605      	mov	r5, r0
 8007da0:	2900      	cmp	r1, #0
 8007da2:	d041      	beq.n	8007e28 <_free_r+0x8c>
 8007da4:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8007da8:	1f0c      	subs	r4, r1, #4
 8007daa:	2b00      	cmp	r3, #0
 8007dac:	bfb8      	it	lt
 8007dae:	18e4      	addlt	r4, r4, r3
 8007db0:	f000 f8e0 	bl	8007f74 <__malloc_lock>
 8007db4:	4a1d      	ldr	r2, [pc, #116]	@ (8007e2c <_free_r+0x90>)
 8007db6:	6813      	ldr	r3, [r2, #0]
 8007db8:	b933      	cbnz	r3, 8007dc8 <_free_r+0x2c>
 8007dba:	6063      	str	r3, [r4, #4]
 8007dbc:	6014      	str	r4, [r2, #0]
 8007dbe:	4628      	mov	r0, r5
 8007dc0:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8007dc4:	f000 b8dc 	b.w	8007f80 <__malloc_unlock>
 8007dc8:	42a3      	cmp	r3, r4
 8007dca:	d908      	bls.n	8007dde <_free_r+0x42>
 8007dcc:	6820      	ldr	r0, [r4, #0]
 8007dce:	1821      	adds	r1, r4, r0
 8007dd0:	428b      	cmp	r3, r1
 8007dd2:	bf01      	itttt	eq
 8007dd4:	6819      	ldreq	r1, [r3, #0]
 8007dd6:	685b      	ldreq	r3, [r3, #4]
 8007dd8:	1809      	addeq	r1, r1, r0
 8007dda:	6021      	streq	r1, [r4, #0]
 8007ddc:	e7ed      	b.n	8007dba <_free_r+0x1e>
 8007dde:	461a      	mov	r2, r3
 8007de0:	685b      	ldr	r3, [r3, #4]
 8007de2:	b10b      	cbz	r3, 8007de8 <_free_r+0x4c>
 8007de4:	42a3      	cmp	r3, r4
 8007de6:	d9fa      	bls.n	8007dde <_free_r+0x42>
 8007de8:	6811      	ldr	r1, [r2, #0]
 8007dea:	1850      	adds	r0, r2, r1
 8007dec:	42a0      	cmp	r0, r4
 8007dee:	d10b      	bne.n	8007e08 <_free_r+0x6c>
 8007df0:	6820      	ldr	r0, [r4, #0]
 8007df2:	4401      	add	r1, r0
 8007df4:	1850      	adds	r0, r2, r1
 8007df6:	4283      	cmp	r3, r0
 8007df8:	6011      	str	r1, [r2, #0]
 8007dfa:	d1e0      	bne.n	8007dbe <_free_r+0x22>
 8007dfc:	6818      	ldr	r0, [r3, #0]
 8007dfe:	685b      	ldr	r3, [r3, #4]
 8007e00:	6053      	str	r3, [r2, #4]
 8007e02:	4408      	add	r0, r1
 8007e04:	6010      	str	r0, [r2, #0]
 8007e06:	e7da      	b.n	8007dbe <_free_r+0x22>
 8007e08:	d902      	bls.n	8007e10 <_free_r+0x74>
 8007e0a:	230c      	movs	r3, #12
 8007e0c:	602b      	str	r3, [r5, #0]
 8007e0e:	e7d6      	b.n	8007dbe <_free_r+0x22>
 8007e10:	6820      	ldr	r0, [r4, #0]
 8007e12:	1821      	adds	r1, r4, r0
 8007e14:	428b      	cmp	r3, r1
 8007e16:	bf04      	itt	eq
 8007e18:	6819      	ldreq	r1, [r3, #0]
 8007e1a:	685b      	ldreq	r3, [r3, #4]
 8007e1c:	6063      	str	r3, [r4, #4]
 8007e1e:	bf04      	itt	eq
 8007e20:	1809      	addeq	r1, r1, r0
 8007e22:	6021      	streq	r1, [r4, #0]
 8007e24:	6054      	str	r4, [r2, #4]
 8007e26:	e7ca      	b.n	8007dbe <_free_r+0x22>
 8007e28:	bd38      	pop	{r3, r4, r5, pc}
 8007e2a:	bf00      	nop
 8007e2c:	240002c8 	.word	0x240002c8

08007e30 <sbrk_aligned>:
 8007e30:	b570      	push	{r4, r5, r6, lr}
 8007e32:	4e0f      	ldr	r6, [pc, #60]	@ (8007e70 <sbrk_aligned+0x40>)
 8007e34:	460c      	mov	r4, r1
 8007e36:	6831      	ldr	r1, [r6, #0]
 8007e38:	4605      	mov	r5, r0
 8007e3a:	b911      	cbnz	r1, 8007e42 <sbrk_aligned+0x12>
 8007e3c:	f000 f9d6 	bl	80081ec <_sbrk_r>
 8007e40:	6030      	str	r0, [r6, #0]
 8007e42:	4621      	mov	r1, r4
 8007e44:	4628      	mov	r0, r5
 8007e46:	f000 f9d1 	bl	80081ec <_sbrk_r>
 8007e4a:	1c43      	adds	r3, r0, #1
 8007e4c:	d103      	bne.n	8007e56 <sbrk_aligned+0x26>
 8007e4e:	f04f 34ff 	mov.w	r4, #4294967295
 8007e52:	4620      	mov	r0, r4
 8007e54:	bd70      	pop	{r4, r5, r6, pc}
 8007e56:	1cc4      	adds	r4, r0, #3
 8007e58:	f024 0403 	bic.w	r4, r4, #3
 8007e5c:	42a0      	cmp	r0, r4
 8007e5e:	d0f8      	beq.n	8007e52 <sbrk_aligned+0x22>
 8007e60:	1a21      	subs	r1, r4, r0
 8007e62:	4628      	mov	r0, r5
 8007e64:	f000 f9c2 	bl	80081ec <_sbrk_r>
 8007e68:	3001      	adds	r0, #1
 8007e6a:	d1f2      	bne.n	8007e52 <sbrk_aligned+0x22>
 8007e6c:	e7ef      	b.n	8007e4e <sbrk_aligned+0x1e>
 8007e6e:	bf00      	nop
 8007e70:	240002c4 	.word	0x240002c4

08007e74 <_malloc_r>:
 8007e74:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8007e78:	1ccd      	adds	r5, r1, #3
 8007e7a:	f025 0503 	bic.w	r5, r5, #3
 8007e7e:	3508      	adds	r5, #8
 8007e80:	2d0c      	cmp	r5, #12
 8007e82:	bf38      	it	cc
 8007e84:	250c      	movcc	r5, #12
 8007e86:	2d00      	cmp	r5, #0
 8007e88:	4606      	mov	r6, r0
 8007e8a:	db01      	blt.n	8007e90 <_malloc_r+0x1c>
 8007e8c:	42a9      	cmp	r1, r5
 8007e8e:	d904      	bls.n	8007e9a <_malloc_r+0x26>
 8007e90:	230c      	movs	r3, #12
 8007e92:	6033      	str	r3, [r6, #0]
 8007e94:	2000      	movs	r0, #0
 8007e96:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8007e9a:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 8007f70 <_malloc_r+0xfc>
 8007e9e:	f000 f869 	bl	8007f74 <__malloc_lock>
 8007ea2:	f8d8 3000 	ldr.w	r3, [r8]
 8007ea6:	461c      	mov	r4, r3
 8007ea8:	bb44      	cbnz	r4, 8007efc <_malloc_r+0x88>
 8007eaa:	4629      	mov	r1, r5
 8007eac:	4630      	mov	r0, r6
 8007eae:	f7ff ffbf 	bl	8007e30 <sbrk_aligned>
 8007eb2:	1c43      	adds	r3, r0, #1
 8007eb4:	4604      	mov	r4, r0
 8007eb6:	d158      	bne.n	8007f6a <_malloc_r+0xf6>
 8007eb8:	f8d8 4000 	ldr.w	r4, [r8]
 8007ebc:	4627      	mov	r7, r4
 8007ebe:	2f00      	cmp	r7, #0
 8007ec0:	d143      	bne.n	8007f4a <_malloc_r+0xd6>
 8007ec2:	2c00      	cmp	r4, #0
 8007ec4:	d04b      	beq.n	8007f5e <_malloc_r+0xea>
 8007ec6:	6823      	ldr	r3, [r4, #0]
 8007ec8:	4639      	mov	r1, r7
 8007eca:	4630      	mov	r0, r6
 8007ecc:	eb04 0903 	add.w	r9, r4, r3
 8007ed0:	f000 f98c 	bl	80081ec <_sbrk_r>
 8007ed4:	4581      	cmp	r9, r0
 8007ed6:	d142      	bne.n	8007f5e <_malloc_r+0xea>
 8007ed8:	6821      	ldr	r1, [r4, #0]
 8007eda:	1a6d      	subs	r5, r5, r1
 8007edc:	4629      	mov	r1, r5
 8007ede:	4630      	mov	r0, r6
 8007ee0:	f7ff ffa6 	bl	8007e30 <sbrk_aligned>
 8007ee4:	3001      	adds	r0, #1
 8007ee6:	d03a      	beq.n	8007f5e <_malloc_r+0xea>
 8007ee8:	6823      	ldr	r3, [r4, #0]
 8007eea:	442b      	add	r3, r5
 8007eec:	6023      	str	r3, [r4, #0]
 8007eee:	f8d8 3000 	ldr.w	r3, [r8]
 8007ef2:	685a      	ldr	r2, [r3, #4]
 8007ef4:	bb62      	cbnz	r2, 8007f50 <_malloc_r+0xdc>
 8007ef6:	f8c8 7000 	str.w	r7, [r8]
 8007efa:	e00f      	b.n	8007f1c <_malloc_r+0xa8>
 8007efc:	6822      	ldr	r2, [r4, #0]
 8007efe:	1b52      	subs	r2, r2, r5
 8007f00:	d420      	bmi.n	8007f44 <_malloc_r+0xd0>
 8007f02:	2a0b      	cmp	r2, #11
 8007f04:	d917      	bls.n	8007f36 <_malloc_r+0xc2>
 8007f06:	1961      	adds	r1, r4, r5
 8007f08:	42a3      	cmp	r3, r4
 8007f0a:	6025      	str	r5, [r4, #0]
 8007f0c:	bf18      	it	ne
 8007f0e:	6059      	strne	r1, [r3, #4]
 8007f10:	6863      	ldr	r3, [r4, #4]
 8007f12:	bf08      	it	eq
 8007f14:	f8c8 1000 	streq.w	r1, [r8]
 8007f18:	5162      	str	r2, [r4, r5]
 8007f1a:	604b      	str	r3, [r1, #4]
 8007f1c:	4630      	mov	r0, r6
 8007f1e:	f000 f82f 	bl	8007f80 <__malloc_unlock>
 8007f22:	f104 000b 	add.w	r0, r4, #11
 8007f26:	1d23      	adds	r3, r4, #4
 8007f28:	f020 0007 	bic.w	r0, r0, #7
 8007f2c:	1ac2      	subs	r2, r0, r3
 8007f2e:	bf1c      	itt	ne
 8007f30:	1a1b      	subne	r3, r3, r0
 8007f32:	50a3      	strne	r3, [r4, r2]
 8007f34:	e7af      	b.n	8007e96 <_malloc_r+0x22>
 8007f36:	6862      	ldr	r2, [r4, #4]
 8007f38:	42a3      	cmp	r3, r4
 8007f3a:	bf0c      	ite	eq
 8007f3c:	f8c8 2000 	streq.w	r2, [r8]
 8007f40:	605a      	strne	r2, [r3, #4]
 8007f42:	e7eb      	b.n	8007f1c <_malloc_r+0xa8>
 8007f44:	4623      	mov	r3, r4
 8007f46:	6864      	ldr	r4, [r4, #4]
 8007f48:	e7ae      	b.n	8007ea8 <_malloc_r+0x34>
 8007f4a:	463c      	mov	r4, r7
 8007f4c:	687f      	ldr	r7, [r7, #4]
 8007f4e:	e7b6      	b.n	8007ebe <_malloc_r+0x4a>
 8007f50:	461a      	mov	r2, r3
 8007f52:	685b      	ldr	r3, [r3, #4]
 8007f54:	42a3      	cmp	r3, r4
 8007f56:	d1fb      	bne.n	8007f50 <_malloc_r+0xdc>
 8007f58:	2300      	movs	r3, #0
 8007f5a:	6053      	str	r3, [r2, #4]
 8007f5c:	e7de      	b.n	8007f1c <_malloc_r+0xa8>
 8007f5e:	230c      	movs	r3, #12
 8007f60:	6033      	str	r3, [r6, #0]
 8007f62:	4630      	mov	r0, r6
 8007f64:	f000 f80c 	bl	8007f80 <__malloc_unlock>
 8007f68:	e794      	b.n	8007e94 <_malloc_r+0x20>
 8007f6a:	6005      	str	r5, [r0, #0]
 8007f6c:	e7d6      	b.n	8007f1c <_malloc_r+0xa8>
 8007f6e:	bf00      	nop
 8007f70:	240002c8 	.word	0x240002c8

08007f74 <__malloc_lock>:
 8007f74:	4801      	ldr	r0, [pc, #4]	@ (8007f7c <__malloc_lock+0x8>)
 8007f76:	f7ff bf00 	b.w	8007d7a <__retarget_lock_acquire_recursive>
 8007f7a:	bf00      	nop
 8007f7c:	240002c0 	.word	0x240002c0

08007f80 <__malloc_unlock>:
 8007f80:	4801      	ldr	r0, [pc, #4]	@ (8007f88 <__malloc_unlock+0x8>)
 8007f82:	f7ff befb 	b.w	8007d7c <__retarget_lock_release_recursive>
 8007f86:	bf00      	nop
 8007f88:	240002c0 	.word	0x240002c0

08007f8c <__sflush_r>:
 8007f8c:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8007f90:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8007f94:	0716      	lsls	r6, r2, #28
 8007f96:	4605      	mov	r5, r0
 8007f98:	460c      	mov	r4, r1
 8007f9a:	d454      	bmi.n	8008046 <__sflush_r+0xba>
 8007f9c:	684b      	ldr	r3, [r1, #4]
 8007f9e:	2b00      	cmp	r3, #0
 8007fa0:	dc02      	bgt.n	8007fa8 <__sflush_r+0x1c>
 8007fa2:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 8007fa4:	2b00      	cmp	r3, #0
 8007fa6:	dd48      	ble.n	800803a <__sflush_r+0xae>
 8007fa8:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8007faa:	2e00      	cmp	r6, #0
 8007fac:	d045      	beq.n	800803a <__sflush_r+0xae>
 8007fae:	2300      	movs	r3, #0
 8007fb0:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 8007fb4:	682f      	ldr	r7, [r5, #0]
 8007fb6:	6a21      	ldr	r1, [r4, #32]
 8007fb8:	602b      	str	r3, [r5, #0]
 8007fba:	d030      	beq.n	800801e <__sflush_r+0x92>
 8007fbc:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 8007fbe:	89a3      	ldrh	r3, [r4, #12]
 8007fc0:	0759      	lsls	r1, r3, #29
 8007fc2:	d505      	bpl.n	8007fd0 <__sflush_r+0x44>
 8007fc4:	6863      	ldr	r3, [r4, #4]
 8007fc6:	1ad2      	subs	r2, r2, r3
 8007fc8:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 8007fca:	b10b      	cbz	r3, 8007fd0 <__sflush_r+0x44>
 8007fcc:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 8007fce:	1ad2      	subs	r2, r2, r3
 8007fd0:	2300      	movs	r3, #0
 8007fd2:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8007fd4:	6a21      	ldr	r1, [r4, #32]
 8007fd6:	4628      	mov	r0, r5
 8007fd8:	47b0      	blx	r6
 8007fda:	1c43      	adds	r3, r0, #1
 8007fdc:	89a3      	ldrh	r3, [r4, #12]
 8007fde:	d106      	bne.n	8007fee <__sflush_r+0x62>
 8007fe0:	6829      	ldr	r1, [r5, #0]
 8007fe2:	291d      	cmp	r1, #29
 8007fe4:	d82b      	bhi.n	800803e <__sflush_r+0xb2>
 8007fe6:	4a2a      	ldr	r2, [pc, #168]	@ (8008090 <__sflush_r+0x104>)
 8007fe8:	410a      	asrs	r2, r1
 8007fea:	07d6      	lsls	r6, r2, #31
 8007fec:	d427      	bmi.n	800803e <__sflush_r+0xb2>
 8007fee:	2200      	movs	r2, #0
 8007ff0:	6062      	str	r2, [r4, #4]
 8007ff2:	04d9      	lsls	r1, r3, #19
 8007ff4:	6922      	ldr	r2, [r4, #16]
 8007ff6:	6022      	str	r2, [r4, #0]
 8007ff8:	d504      	bpl.n	8008004 <__sflush_r+0x78>
 8007ffa:	1c42      	adds	r2, r0, #1
 8007ffc:	d101      	bne.n	8008002 <__sflush_r+0x76>
 8007ffe:	682b      	ldr	r3, [r5, #0]
 8008000:	b903      	cbnz	r3, 8008004 <__sflush_r+0x78>
 8008002:	6560      	str	r0, [r4, #84]	@ 0x54
 8008004:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8008006:	602f      	str	r7, [r5, #0]
 8008008:	b1b9      	cbz	r1, 800803a <__sflush_r+0xae>
 800800a:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800800e:	4299      	cmp	r1, r3
 8008010:	d002      	beq.n	8008018 <__sflush_r+0x8c>
 8008012:	4628      	mov	r0, r5
 8008014:	f7ff fec2 	bl	8007d9c <_free_r>
 8008018:	2300      	movs	r3, #0
 800801a:	6363      	str	r3, [r4, #52]	@ 0x34
 800801c:	e00d      	b.n	800803a <__sflush_r+0xae>
 800801e:	2301      	movs	r3, #1
 8008020:	4628      	mov	r0, r5
 8008022:	47b0      	blx	r6
 8008024:	4602      	mov	r2, r0
 8008026:	1c50      	adds	r0, r2, #1
 8008028:	d1c9      	bne.n	8007fbe <__sflush_r+0x32>
 800802a:	682b      	ldr	r3, [r5, #0]
 800802c:	2b00      	cmp	r3, #0
 800802e:	d0c6      	beq.n	8007fbe <__sflush_r+0x32>
 8008030:	2b1d      	cmp	r3, #29
 8008032:	d001      	beq.n	8008038 <__sflush_r+0xac>
 8008034:	2b16      	cmp	r3, #22
 8008036:	d11e      	bne.n	8008076 <__sflush_r+0xea>
 8008038:	602f      	str	r7, [r5, #0]
 800803a:	2000      	movs	r0, #0
 800803c:	e022      	b.n	8008084 <__sflush_r+0xf8>
 800803e:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8008042:	b21b      	sxth	r3, r3
 8008044:	e01b      	b.n	800807e <__sflush_r+0xf2>
 8008046:	690f      	ldr	r7, [r1, #16]
 8008048:	2f00      	cmp	r7, #0
 800804a:	d0f6      	beq.n	800803a <__sflush_r+0xae>
 800804c:	0793      	lsls	r3, r2, #30
 800804e:	680e      	ldr	r6, [r1, #0]
 8008050:	bf08      	it	eq
 8008052:	694b      	ldreq	r3, [r1, #20]
 8008054:	600f      	str	r7, [r1, #0]
 8008056:	bf18      	it	ne
 8008058:	2300      	movne	r3, #0
 800805a:	eba6 0807 	sub.w	r8, r6, r7
 800805e:	608b      	str	r3, [r1, #8]
 8008060:	f1b8 0f00 	cmp.w	r8, #0
 8008064:	dde9      	ble.n	800803a <__sflush_r+0xae>
 8008066:	6a21      	ldr	r1, [r4, #32]
 8008068:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 800806a:	4643      	mov	r3, r8
 800806c:	463a      	mov	r2, r7
 800806e:	4628      	mov	r0, r5
 8008070:	47b0      	blx	r6
 8008072:	2800      	cmp	r0, #0
 8008074:	dc08      	bgt.n	8008088 <__sflush_r+0xfc>
 8008076:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800807a:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800807e:	81a3      	strh	r3, [r4, #12]
 8008080:	f04f 30ff 	mov.w	r0, #4294967295
 8008084:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8008088:	4407      	add	r7, r0
 800808a:	eba8 0800 	sub.w	r8, r8, r0
 800808e:	e7e7      	b.n	8008060 <__sflush_r+0xd4>
 8008090:	dfbffffe 	.word	0xdfbffffe

08008094 <_fflush_r>:
 8008094:	b538      	push	{r3, r4, r5, lr}
 8008096:	690b      	ldr	r3, [r1, #16]
 8008098:	4605      	mov	r5, r0
 800809a:	460c      	mov	r4, r1
 800809c:	b913      	cbnz	r3, 80080a4 <_fflush_r+0x10>
 800809e:	2500      	movs	r5, #0
 80080a0:	4628      	mov	r0, r5
 80080a2:	bd38      	pop	{r3, r4, r5, pc}
 80080a4:	b118      	cbz	r0, 80080ae <_fflush_r+0x1a>
 80080a6:	6a03      	ldr	r3, [r0, #32]
 80080a8:	b90b      	cbnz	r3, 80080ae <_fflush_r+0x1a>
 80080aa:	f7ff fc81 	bl	80079b0 <__sinit>
 80080ae:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80080b2:	2b00      	cmp	r3, #0
 80080b4:	d0f3      	beq.n	800809e <_fflush_r+0xa>
 80080b6:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 80080b8:	07d0      	lsls	r0, r2, #31
 80080ba:	d404      	bmi.n	80080c6 <_fflush_r+0x32>
 80080bc:	0599      	lsls	r1, r3, #22
 80080be:	d402      	bmi.n	80080c6 <_fflush_r+0x32>
 80080c0:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 80080c2:	f7ff fe5a 	bl	8007d7a <__retarget_lock_acquire_recursive>
 80080c6:	4628      	mov	r0, r5
 80080c8:	4621      	mov	r1, r4
 80080ca:	f7ff ff5f 	bl	8007f8c <__sflush_r>
 80080ce:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 80080d0:	07da      	lsls	r2, r3, #31
 80080d2:	4605      	mov	r5, r0
 80080d4:	d4e4      	bmi.n	80080a0 <_fflush_r+0xc>
 80080d6:	89a3      	ldrh	r3, [r4, #12]
 80080d8:	059b      	lsls	r3, r3, #22
 80080da:	d4e1      	bmi.n	80080a0 <_fflush_r+0xc>
 80080dc:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 80080de:	f7ff fe4d 	bl	8007d7c <__retarget_lock_release_recursive>
 80080e2:	e7dd      	b.n	80080a0 <_fflush_r+0xc>

080080e4 <__swhatbuf_r>:
 80080e4:	b570      	push	{r4, r5, r6, lr}
 80080e6:	460c      	mov	r4, r1
 80080e8:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80080ec:	2900      	cmp	r1, #0
 80080ee:	b096      	sub	sp, #88	@ 0x58
 80080f0:	4615      	mov	r5, r2
 80080f2:	461e      	mov	r6, r3
 80080f4:	da0d      	bge.n	8008112 <__swhatbuf_r+0x2e>
 80080f6:	89a3      	ldrh	r3, [r4, #12]
 80080f8:	f013 0f80 	tst.w	r3, #128	@ 0x80
 80080fc:	f04f 0100 	mov.w	r1, #0
 8008100:	bf14      	ite	ne
 8008102:	2340      	movne	r3, #64	@ 0x40
 8008104:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 8008108:	2000      	movs	r0, #0
 800810a:	6031      	str	r1, [r6, #0]
 800810c:	602b      	str	r3, [r5, #0]
 800810e:	b016      	add	sp, #88	@ 0x58
 8008110:	bd70      	pop	{r4, r5, r6, pc}
 8008112:	466a      	mov	r2, sp
 8008114:	f000 f848 	bl	80081a8 <_fstat_r>
 8008118:	2800      	cmp	r0, #0
 800811a:	dbec      	blt.n	80080f6 <__swhatbuf_r+0x12>
 800811c:	9901      	ldr	r1, [sp, #4]
 800811e:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 8008122:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 8008126:	4259      	negs	r1, r3
 8008128:	4159      	adcs	r1, r3
 800812a:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800812e:	e7eb      	b.n	8008108 <__swhatbuf_r+0x24>

08008130 <__smakebuf_r>:
 8008130:	898b      	ldrh	r3, [r1, #12]
 8008132:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8008134:	079d      	lsls	r5, r3, #30
 8008136:	4606      	mov	r6, r0
 8008138:	460c      	mov	r4, r1
 800813a:	d507      	bpl.n	800814c <__smakebuf_r+0x1c>
 800813c:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 8008140:	6023      	str	r3, [r4, #0]
 8008142:	6123      	str	r3, [r4, #16]
 8008144:	2301      	movs	r3, #1
 8008146:	6163      	str	r3, [r4, #20]
 8008148:	b003      	add	sp, #12
 800814a:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800814c:	ab01      	add	r3, sp, #4
 800814e:	466a      	mov	r2, sp
 8008150:	f7ff ffc8 	bl	80080e4 <__swhatbuf_r>
 8008154:	9f00      	ldr	r7, [sp, #0]
 8008156:	4605      	mov	r5, r0
 8008158:	4639      	mov	r1, r7
 800815a:	4630      	mov	r0, r6
 800815c:	f7ff fe8a 	bl	8007e74 <_malloc_r>
 8008160:	b948      	cbnz	r0, 8008176 <__smakebuf_r+0x46>
 8008162:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8008166:	059a      	lsls	r2, r3, #22
 8008168:	d4ee      	bmi.n	8008148 <__smakebuf_r+0x18>
 800816a:	f023 0303 	bic.w	r3, r3, #3
 800816e:	f043 0302 	orr.w	r3, r3, #2
 8008172:	81a3      	strh	r3, [r4, #12]
 8008174:	e7e2      	b.n	800813c <__smakebuf_r+0xc>
 8008176:	89a3      	ldrh	r3, [r4, #12]
 8008178:	6020      	str	r0, [r4, #0]
 800817a:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800817e:	81a3      	strh	r3, [r4, #12]
 8008180:	9b01      	ldr	r3, [sp, #4]
 8008182:	e9c4 0704 	strd	r0, r7, [r4, #16]
 8008186:	b15b      	cbz	r3, 80081a0 <__smakebuf_r+0x70>
 8008188:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800818c:	4630      	mov	r0, r6
 800818e:	f000 f81d 	bl	80081cc <_isatty_r>
 8008192:	b128      	cbz	r0, 80081a0 <__smakebuf_r+0x70>
 8008194:	89a3      	ldrh	r3, [r4, #12]
 8008196:	f023 0303 	bic.w	r3, r3, #3
 800819a:	f043 0301 	orr.w	r3, r3, #1
 800819e:	81a3      	strh	r3, [r4, #12]
 80081a0:	89a3      	ldrh	r3, [r4, #12]
 80081a2:	431d      	orrs	r5, r3
 80081a4:	81a5      	strh	r5, [r4, #12]
 80081a6:	e7cf      	b.n	8008148 <__smakebuf_r+0x18>

080081a8 <_fstat_r>:
 80081a8:	b538      	push	{r3, r4, r5, lr}
 80081aa:	4d07      	ldr	r5, [pc, #28]	@ (80081c8 <_fstat_r+0x20>)
 80081ac:	2300      	movs	r3, #0
 80081ae:	4604      	mov	r4, r0
 80081b0:	4608      	mov	r0, r1
 80081b2:	4611      	mov	r1, r2
 80081b4:	602b      	str	r3, [r5, #0]
 80081b6:	f7f9 fa4d 	bl	8001654 <_fstat>
 80081ba:	1c43      	adds	r3, r0, #1
 80081bc:	d102      	bne.n	80081c4 <_fstat_r+0x1c>
 80081be:	682b      	ldr	r3, [r5, #0]
 80081c0:	b103      	cbz	r3, 80081c4 <_fstat_r+0x1c>
 80081c2:	6023      	str	r3, [r4, #0]
 80081c4:	bd38      	pop	{r3, r4, r5, pc}
 80081c6:	bf00      	nop
 80081c8:	240002bc 	.word	0x240002bc

080081cc <_isatty_r>:
 80081cc:	b538      	push	{r3, r4, r5, lr}
 80081ce:	4d06      	ldr	r5, [pc, #24]	@ (80081e8 <_isatty_r+0x1c>)
 80081d0:	2300      	movs	r3, #0
 80081d2:	4604      	mov	r4, r0
 80081d4:	4608      	mov	r0, r1
 80081d6:	602b      	str	r3, [r5, #0]
 80081d8:	f7f9 fa4c 	bl	8001674 <_isatty>
 80081dc:	1c43      	adds	r3, r0, #1
 80081de:	d102      	bne.n	80081e6 <_isatty_r+0x1a>
 80081e0:	682b      	ldr	r3, [r5, #0]
 80081e2:	b103      	cbz	r3, 80081e6 <_isatty_r+0x1a>
 80081e4:	6023      	str	r3, [r4, #0]
 80081e6:	bd38      	pop	{r3, r4, r5, pc}
 80081e8:	240002bc 	.word	0x240002bc

080081ec <_sbrk_r>:
 80081ec:	b538      	push	{r3, r4, r5, lr}
 80081ee:	4d06      	ldr	r5, [pc, #24]	@ (8008208 <_sbrk_r+0x1c>)
 80081f0:	2300      	movs	r3, #0
 80081f2:	4604      	mov	r4, r0
 80081f4:	4608      	mov	r0, r1
 80081f6:	602b      	str	r3, [r5, #0]
 80081f8:	f7f9 fa54 	bl	80016a4 <_sbrk>
 80081fc:	1c43      	adds	r3, r0, #1
 80081fe:	d102      	bne.n	8008206 <_sbrk_r+0x1a>
 8008200:	682b      	ldr	r3, [r5, #0]
 8008202:	b103      	cbz	r3, 8008206 <_sbrk_r+0x1a>
 8008204:	6023      	str	r3, [r4, #0]
 8008206:	bd38      	pop	{r3, r4, r5, pc}
 8008208:	240002bc 	.word	0x240002bc

0800820c <_init>:
 800820c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800820e:	bf00      	nop
 8008210:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8008212:	bc08      	pop	{r3}
 8008214:	469e      	mov	lr, r3
 8008216:	4770      	bx	lr

08008218 <_fini>:
 8008218:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800821a:	bf00      	nop
 800821c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800821e:	bc08      	pop	{r3}
 8008220:	469e      	mov	lr, r3
 8008222:	4770      	bx	lr
