#AP1302CSSL00SMGA0-DR
#--------------------------------------------------------------------------------------------------
# Dual Cam 60pin        - U96
# name          J3 pin  - J4 
# SPIS_MOSI     1       - MIO11_            -                    
# SPIS_CS       7       - MIO9_             -               
# SPIS_CLK      9       - MIO6_             -               
# SPIS_MISO     11      - MIO10_            -                
# H_CLOCK       15      - CSI0_MCLK         - IN                  
# H_CLK_P       2       - CSI0_C_P          - IN
# H_CLK_N       4       - CSI0_C_N          - IN
# H_D0_P        8       - CSI0_D0_P         - IN
# H_D0_N        10      - CSI0_D0_N         - IN
# H_D1_P        14      - CSI0_D1_P         - IN
# H_D1_N        16      - CSI0_D1_N         - IN
# H_D2_P        20      - CSI0_D2_P         - IN
# H_D2_N        22      - CSI0_D2_N         - IN
# H_D3_P        26      - CSI0_D3_P         - IN
# H_D3_N        28      - CSI0_D3_N         - IN
# H_SCL         32      - (HSEXP_I2C2_SCL)          
# H_SDA         34      - (HSEXP_I2C2_SDA)          
#                       - 
# dual cam 40pin        - 
# name          J4 pin  - 
# SENS1_GPIO3   23      - MIO36_            - 
# RST           25      - MIO39_            - 
# H_STBY        27      - MIO44_            - 
# ICP3_I2C_ID   29      - HD_GPIO_6         - IO
# ISP_TRG_IN    31      - HD_GPIO_7         - IO
# 96B_SP3       33      - HD_GPIO_8         - 
# 96B_SP2       24      - MIO37_            - 

#---------                                                    
# BANK 65                                                     
#---------                                                    
set_property PACKAGE_PIN M1 [get_ports {HD_N[1]  }];#  CSI0_D1_N     H_D1_N  
set_property PACKAGE_PIN M2 [get_ports {HD_P[1]  }];#  CSI0_D1_P     H_D1_P  
set_property PACKAGE_PIN N4 [get_ports {HD_N[0]  }];#  CSI0_D0_N     H_D0_N  
set_property PACKAGE_PIN N5 [get_ports {HD_P[0]  }];#  CSI0_D0_P     H_D0_P  
set_property PACKAGE_PIN P1 [get_ports {H_CLK_N }];#  CSI0_C_N      H_CLK_N 
set_property PACKAGE_PIN N2 [get_ports {H_CLK_P }];#  CSI0_C_P      H_CLK_P 
set_property PACKAGE_PIN L1 [get_ports {HD_N[3]  }];#  CSI0_D3_N     H_D3_N  
set_property PACKAGE_PIN L2 [get_ports {HD_P[3]  }];#  CSI0_D3_P     H_D3_P  
set_property PACKAGE_PIN M4 [get_ports {HD_N[2]  }];#  CSI0_D2_N     H_D2_N  
set_property PACKAGE_PIN M5 [get_ports {HD_P[2]  }];#  CSI0_D2_P     H_D2_P  
##---------                                                   
## BANK 26                                                    
##---------                                                   
set_property PACKAGE_PIN A6 [get_ports {ICP3_I2C_ID }];#  HD_GPIO_6  
set_property PACKAGE_PIN A7 [get_ports {ISP_TRG_IN  }];#  HD_GPIO_7  
set_property PACKAGE_PIN E8 [get_ports {H_CLOCK     }];#  CSI0_MCLK  
set_property PACKAGE_PIN G6 [get_ports {96B_SP3     }];#  HD_GPIO_8  

#--------------
set_property IOSTANDARD LVDS [get_ports {HD_N[*]  }];
set_property IOSTANDARD LVDS [get_ports {HD_P[*]  }];

set_property IOSTANDARD LVDS [get_ports {H_CLK_N }];
set_property IOSTANDARD LVDS [get_ports {H_CLK_P }];


