// Seed: 2057457781
module module_0 (
    output tri   id_0,
    output tri1  id_1,
    output uwire id_2
);
  logic id_4;
  assign id_2 = -1;
  assign module_1.id_7 = 0;
endmodule
module module_1 (
    input tri id_0
    , id_24,
    input wand id_1,
    input wor id_2,
    output tri1 id_3,
    output supply1 id_4,
    input wire id_5,
    input tri0 id_6,
    output supply0 id_7,
    input tri1 id_8,
    output supply1 id_9,
    output uwire id_10,
    output wand id_11,
    input tri0 id_12,
    output uwire id_13,
    input wire id_14,
    input tri0 id_15,
    output wand id_16,
    output tri0 id_17,
    output wire id_18,
    input wand id_19,
    input tri0 id_20,
    input wor id_21
    , id_25,
    output supply0 id_22
);
  logic id_26;
  assign id_13 = id_21;
  and primCall (
      id_4,
      id_8,
      id_26,
      id_20,
      id_12,
      id_15,
      id_14,
      id_21,
      id_19,
      id_0,
      id_1,
      id_24,
      id_6,
      id_25,
      id_2
  );
  module_0 modCall_1 (
      id_22,
      id_10,
      id_4
  );
  wire id_27;
endmodule
