5 18 1fd81 4 4 ffffffff *
8 /Users/trevorw/projects/covered/diags/verilog 2 -t (main) 2 -vcd (null_stmt1.7.vcd) 2 -o (null_stmt1.7.cdd) 2 -v (null_stmt1.7.v) 2 -D (DUMP)
3 0 $root "$root" 0 NA 0 0 1 
3 0 main "main" 0 null_stmt1.7.v 10 31 1 
2 1 14 14 14 8000c 1 3d 5002 0 0 1 18 0 1 0 0 0 0 u$0
1 a 1 12 1070004 1 0 0 0 1 17 0 1 0 1 0 0
1 b 2 12 70007 1 0 0 0 1 17 0 1 0 0 0 0
4 1 1 0 0 1
3 1 main.u$0 "main.u$0" 0 null_stmt1.7.v 14 19 1 
2 2 15 15 15 50008 1 0 21004 0 0 1 16 0 0
2 3 15 15 15 10001 0 1 1410 0 0 1 1 a
2 4 15 15 15 10008 1 37 16 2 3
2 5 16 16 16 c000f 1 0 21004 0 0 1 16 0 0
2 6 16 16 16 70007 1 1 1004 0 0 1 1 b
2 7 16 16 16 7000f 2 11 1008 5 6 1 18 0 1 0 1 0 0
2 8 16 16 16 10011 2 59 100a 7 0 1 18 0 1 0 0 0 0
2 9 17 17 17 20002 1 0 1008 0 0 32 48 5 0
2 10 17 17 17 10002 2 2c 900a 9 0 32 18 0 ffffffff 0 0 0 0
2 11 18 18 18 50008 1 0 21008 0 0 1 16 1 0
2 12 18 18 18 10001 0 1 1410 0 0 1 1 a
2 13 18 18 18 10008 1 37 1a 11 12
4 4 11 8 8 4
4 8 0 10 0 4
4 10 0 13 0 4
4 13 0 0 0 4
3 1 main.u$1 "main.u$1" 0 null_stmt1.7.v 21 29 1 
