SpyGlass run started at 07:59:40 PM on Oct 26 2023

SpyGlass Library Compiler(R) - Version SpyGlass_vT-2022.06
Synopsys TestMAX(TM)
Last compiled on May 30 2022

All Rights Reserved. Use, disclosure or duplication
without prior written permission of Synopsys Inc. is prohibited.
Technical support: email spyglass_support@synopsys.com.


Running SpyGlass 64-bit Executable: /home/raid7_4/raid1_1/linux/synopsys/spyglass/2022.06/SPYGLASS_HOME/obj/check.Linux4
Loading Policy: spyglass (Version: SpyGlass_vT-2022.06) from path: /home/raid7_4/raid1_1/linux/synopsys/spyglass/2022.06/SPYGLASS_HOME/policies/spyglass
Loading Shared library libspyglassrules-Linux4.spyso from /home/raid7_4/raid1_1/linux/synopsys/spyglass/2022.06/SPYGLASS_HOME/lib/libspyglassrules-Linux4.spyso 
Loading Shared library librmerules-Linux4.spyso from /home/raid7_4/raid1_1/linux/synopsys/spyglass/2022.06/SPYGLASS_HOME/lib/librmerules-Linux4.spyso 
##build_id : T-2022.06
##system   : Linux cad16 3.10.0-1160.88.1.el7.x86_64 #1 SMP Tue Mar 7 15:41:52 UTC 2023 x86_64
##cwd      : /home/raid7_2/user12/r2921a01/hw/hw3/1121_hw3/01_RTL
##lang     : Verilog+VHDL
##args     : -mSpyGlass::Compatibility::v2_7_3 \
             -nl \
             -lib WORK ./spyglass-1/spyglass_cache/autogenerated_sglib/lc/WORK \
             -wdir './spyglass-1/spyglass_cache/autogenerated_sglib/lc' \
             -quiet \
             -cachedir './spyglass-1/spyglass_cache' \
             -gateslib '../sram_4096x8/sram_4096x8_slow_syn.lib' \
             -gateslib '../sram_512x8/sram_512x8_slow_syn.lib' \
             -gateslib '../sram_256x8/sram_256x8_slow_syn.lib' \
             -outsglib './spyglass-1/spyglass_cache/autogenerated_sglib/aggregate.sglib' \
             --libcomp_mode \
             -enable_pass_exit_codes \
             -enable_gateslib_autocompile \
             -64bit 
##verbosity level   : 2
##exact cmdline arg : -mSpyGlass::Compatibility::v2_7_3 --libcomp_mode -enable_gateslib_autocompile -wdir './spyglass-1/spyglass_cache/autogenerated_sglib/lc' -outsglib './spyglass-1/spyglass_cache/autogenerated_sglib/aggregate.sglib' -cachedir './spyglass-1/spyglass_cache' -quiet -nl -64bit -enable_pass_exit_codes -f './spyglass-1/spyglass_cache/autogenerated_sglib/lib_sources.f'
##spyglass_run.csh begins :
;	cd /home/raid7_2/user12/r2921a01/hw/hw3/1121_hw3/01_RTL
;	setenv ATRENTA_LICENSE_FILE 26585@lshc
;	setenv SPYGLASS_LD_PRELOAD /home/raid7_4/raid1_1/linux/synopsys/spyglass/2022.06/SPYGLASS_HOME/lib/libreplacemalloc.so /home/raid7_4/raid1_1/linux/synopsys/spyglass/2022.06/SPYGLASS_HOME/lib/libsgjemalloc-Linux4.so
;	setenv SPYGLASS_DW_PATH /home/raid7_4/raid1_1/linux/synopsys/spyglass/2022.06/SPYGLASS_HOME/dw_support
;	/home/raid7_4/raid1_1/linux/synopsys/spyglass/2022.06/SPYGLASS_HOME/bin/spyglass  -mSpyGlass::Compatibility::v2_7_3 --libcomp_mode -enable_gateslib_autocompile -wdir './spyglass-1/spyglass_cache/autogenerated_sglib/lc' -outsglib './spyglass-1/spyglass_cache/autogenerated_sglib/aggregate.sglib' -cachedir './spyglass-1/spyglass_cache' -quiet -nl -64bit -enable_pass_exit_codes -f './spyglass-1/spyglass_cache/autogenerated_sglib/lib_sources.f'
##spyglass_run.csh ends
##files    :
##SGDEBUG [BENCHMARK_ABSOLUTE]: Analysis started: 2 sec, 1.88 sec, 207140 KB, 797700 KB
##SGDEBUG [BENCHMARK_INCR]: Analysis started: 2 sec, 1.88 sec, 207140 KB, 797700 KB
##SGDEBUG [BENCHMARK_ABSOLUTE]: Analysis finished: 2 sec, 1.89 sec, 274764 KB, 863604 KB
##SGDEBUG [BENCHMARK_INCR]: Analysis finished: 0 sec, 0.01 sec, 67624 KB, 65904 KB
##SGDEBUG [BENCHMARK_ABSOLUTE]: Elaboration started: 2 sec, 1.89 sec, 274764 KB, 863604 KB
##SGDEBUG [BENCHMARK_INCR]: Elaboration started: 0 sec, 0.00 sec, 0 KB, 0 KB
 Elaborating Top Verilog Design Unit 'internally_generated_spyglass_library_compiler_top_0' ..... done
##SGDEBUG [BENCHMARK_ABSOLUTE]: Elaboration finished: 2 sec, 1.90 sec, 347644 KB, 936332 KB
##SGDEBUG [BENCHMARK_INCR]: Elaboration finished: 0 sec, 0.01 sec, 72880 KB, 72728 KB
##SGDEBUG [BENCHMARK_ABSOLUTE]: RTL Semantic Checker started: 2 sec, 1.90 sec, 347644 KB, 936332 KB
##SGDEBUG [BENCHMARK_INCR]: RTL Semantic Checker started: 0 sec, 0.00 sec, 0 KB, 0 KB
##SGDEBUG [BENCHMARK_ABSOLUTE]: RTL Semantic Checker finished: 2 sec, 1.90 sec, 347660 KB, 936332 KB
##SGDEBUG [BENCHMARK_INCR]: RTL Semantic Checker finished: 0 sec, 0.00 sec, 16 KB, 0 KB

##SGDEBUG [BENCHMARK_DATA]: Number of RTL Design Units = 4
##SGDEBUG: RTL statistics for Verilog design units:
##SGDEBUG[BENCHMARK_DATA]: RTL Ports = 18 86 9
##SGDEBUG[BENCHMARK_DATA]: RTL Insts = 6
##SGDEBUG[BENCHMARK_DATA]: RTL Nets = 12 12 0
##SGDEBUG[BENCHMARK_DATA]: RTL Terms = 36 104 9

##SGDEBUG: NOTE: Following estimated data is applicable for structural designs only.
##SGDEBUG:     In case of RTL designs, this data may differ significantly from the actual figure.
##SGDEBUG[BENCHMARK_DATA]: Estimated Flat Insts = 6
##SGDEBUG[BENCHMARK_DATA]: Estimated Flat Nets = 12
##SGDEBUG[BENCHMARK_DATA]: Estimated Flat Terms = 104
##SGDEBUG[BENCHMARK_DATA]: Estimated Flat Paths = 1
##SGDEBUG [BENCHMARK_ABSOLUTE]: Synthesis started: 2 sec, 2.45 sec, 348516 KB, 936332 KB
##SGDEBUG [BENCHMARK_INCR]: Synthesis started: 0 sec, 0.55 sec, 856 KB, 0 KB
 Reading port Interface for .lib cell: sram_4096x8_sgLIB2RTL_ 
 Reading port Interface for .lib cell: sram_512x8_sgLIB2RTL_ 
 Reading port Interface for .lib cell: sram_256x8_sgLIB2RTL_ 
 Synthesizing module: internally_generated_spyglass_library_compiler_top_0 (elaborated name: internally_generated_spyglass_library_compiler_top_0) ... (Module 1 of total 1)  done 
     (Memory Used = 0.0K(incr), 283588.0K(tot), Cpu Time = 0.00s(incr))
##SGDEBUG [BENCHMARK_ABSOLUTE]: Synthesis completed: 2 sec, 2.47 sec, 284220 KB, 1003936 KB
##SGDEBUG [BENCHMARK_INCR]: Synthesis completed: 0 sec, 0.03 sec, -64296 KB, 67604 KB
##SGDEBUG [BENCHMARK_DATA]: Number of NOM Modules = 1
##SGDEBUG [BENCHMARK_DATA]: Number of NOM Instances = 6
##SGDEBUG [BENCHMARK_DATA]: Number of NOM Nets = 12
##SGDEBUG [BENCHMARK_DATA]: Number of NOM Terminals = 113
##SGDEBUG [BENCHMARK_DATA]: Number of NOM Instances per Module (max and avg) = 6, 6
##SGDEBUG [BENCHMARK_ABSOLUTE]: VS rule checking finished...: 2 sec, 2.48 sec, 284220 KB, 1003936 KB
##SGDEBUG [BENCHMARK_INCR]: VS rule checking finished...: 0 sec, 0.01 sec, 0 KB, 0 KB
##SGDEBUG [BENCHMARK_ABSOLUTE]: Elab View Deletion Finished: 2 sec, 2.49 sec, 218524 KB, 1003936 KB
##SGDEBUG [BENCHMARK_INCR]: Elab View Deletion Finished: 0 sec, 0.01 sec, -65696 KB, 0 KB
##SGDEBUG [BENCHMARK_ABSOLUTE]: After deleting RTL view: 2 sec, 2.49 sec, 151204 KB, 1003936 KB
##SGDEBUG [BENCHMARK_INCR]: After deleting RTL view: 0 sec, 0.00 sec, -67320 KB, 0 KB
##SGDEBUG [PEAK_VMSIZE_END_RULE]: 1006020 KB for entire run at 'End of sparse attrib dump' stage
##SGDEBUG [PEAK_SWAP_MEMORY_END_RULE]: 0 KB for entire run
##SGDEBUG [VMPEAK_MEMORY]: 1006020 KB for entire run
##SGDEBUG [PEAK_RSS_MEMORY]: 175856 KB for entire run
##SGDEBUG [BENCHMARK_ABSOLUTE]: Rule checking finished: 2 sec, 2.59 sec, 150396 KB, 1006020 KB
##SGDEBUG [BENCHMARK_INCR]: Rule checking finished: 0 sec, 0.10 sec, -808 KB, 2084 KB


=====================================================================================
							Rule Parameter Table
=====================================================================================

	PARAMETER-NAME                                     VALUE                DEFAULT VALUE
-------------------------------------------------------------------------------------
=====================================================================================



=====================================================================================
                               Rule Status Table

 RULE-NAME                      POLICY-NAME     ENABLED VIOL-CNT RULE-TYPE   ERROR-MSG         
=====================================================================================
-------------------------------------------------------------------------------------
Note: VSDU type of rules (as seen in the above table) are not run on
      unsynthesized modules reported by 'ErrorAnalyzeBBox/InfoAnalyzeBBox' messages
      (Please see messages starting with keyword 'UnsynthesizedDU')


---------------------------------------------------------------------------------------------
Results Summary:
---------------------------------------------------------------------------------------------
   Command-line read  :      0 error,      0 warning,      0 information message 
   Design Read        :      0 error,      0 warning,      0 information message 
   Blackbox Resolution:      0 error,      0 warning,      0 information message 
   SGDC Checks        :      0 error,      0 warning,      0 information message 
   -------------------------------------------------------------------------------------
   Total              :      0 error,      0 warning,      0 information message 

---------------------------------------------------------------------------------------------


===============================================================================
 CELLNAME             Cell Interface View  Function View
===============================================================================
 sram_4096x8               Yes              NO  [sequential memory cells not supported LIB: sram_4096x8_slow_syn.lib 214]
 sram_512x8                Yes              NO  [sequential memory cells not supported LIB: sram_512x8_slow_syn.lib 214]
 sram_256x8                Yes              NO  [sequential memory cells not supported LIB: sram_256x8_slow_syn.lib 214]
===============================================================================

##status : SpyGlass Library Compilation Complete.

-------------------------------------------------------------------------
Library Compiler Summary Report:
-------------------------------------------------------------------------

        Total Cells Read (...8/sram_256x8_slow_syn.lib)          3
        Functional view imported from user-supplied HDL          0
        Functional view translated from .lib(s)                  0
        Functional view not created                              3

        Compiled Library Output is ./spyglass-1/spyglass_cache/autogenerated_sglib/aggregate.sglib

                List Of Cells without Functional View
                                sram_4096x8
                                sram_512x8
                                sram_256x8

-------------------------------------------------------------------------


SpyGlass Library Compilation Complete.
