axi_uart16550_0_sim_netlist.v,verilog,xil_defaultlib,../../../../project_1.gen/sources_1/ip/axi_uart16550_0/axi_uart16550_0_sim_netlist.v,
glbl.v,Verilog,xil_defaultlib,glbl.v
