module module_0 (
    input [1 'h0 : id_1] id_2,
    input id_3,
    output logic id_4,
    input logic id_5,
    input logic id_6,
    input id_7,
    input logic [id_6 : id_3] id_8,
    input [id_7 : id_5] id_9,
    output id_10,
    output logic id_11,
    input [id_10 : id_7] id_12,
    input logic id_13,
    input logic id_14,
    id_15,
    input id_16,
    output id_17,
    id_18,
    output [id_8 : id_6] id_19,
    input id_20,
    input id_21,
    output id_22,
    output [id_19 : id_21] id_23
);
  assign id_6 = id_7 ? id_17 : id_6 ? id_14 : id_6;
  id_24 id_25 (
      .id_12(id_6),
      .id_20(id_8),
      .id_13(id_16),
      .id_9 (id_3)
  );
  id_26 id_27 (
      .id_18(id_20),
      .id_13(id_2)
  );
endmodule
