{
  "module_name": "uv_mmrs.h",
  "hash_id": "780ca31fbe0cfe55028acf9096c244b94d4aaf2a4313076676736c045b5fc798",
  "original_prompt": "Ingested from linux-6.6.14/arch/x86/include/asm/uv/uv_mmrs.h",
  "human_readable_source": " \n\n#ifndef _ASM_X86_UV_UV_MMRS_H\n#define _ASM_X86_UV_UV_MMRS_H\n\n \n\n  \n#define\tUV2\t(1 << 0)\n#define\tUV3\t(1 << 1)\n#define\tUV4\t(1 << 2)\n#define\tUV4A\t(1 << 3)\n#define\tUV5\t(1 << 4)\n#define\tUVX\t(UV2|UV3|UV4)\n#define\tUVY\t(UV5)\n#define\tUV_ANY\t(~0)\n\n\n\n\n#define UV_MMR_ENABLE\t\t(1UL << 63)\n\n#define UV1_HUB_PART_NUMBER\t0x88a5\n#define UV2_HUB_PART_NUMBER\t0x8eb8\n#define UV2_HUB_PART_NUMBER_X\t0x1111\n#define UV3_HUB_PART_NUMBER\t0x9578\n#define UV3_HUB_PART_NUMBER_X\t0x4321\n#define UV4_HUB_PART_NUMBER\t0x99a1\n#define UV5_HUB_PART_NUMBER\t0xa171\n\n \nextern unsigned long uv_undefined(char *str);\n\n \n \n \n#define UVH_EVENT_OCCURRED0 0x70000UL\n\n \n#define UVH_EVENT_OCCURRED0_LB_HCERR_SHFT\t\t0\n#define UVH_EVENT_OCCURRED0_LB_HCERR_MASK\t\t0x0000000000000001UL\n\n \n#define UVXH_EVENT_OCCURRED0_RH_HCERR_SHFT\t\t2\n#define UVXH_EVENT_OCCURRED0_RH_HCERR_MASK\t\t0x0000000000000004UL\n#define UVXH_EVENT_OCCURRED0_LH0_HCERR_SHFT\t\t3\n#define UVXH_EVENT_OCCURRED0_LH0_HCERR_MASK\t\t0x0000000000000008UL\n#define UVXH_EVENT_OCCURRED0_LH1_HCERR_SHFT\t\t4\n#define UVXH_EVENT_OCCURRED0_LH1_HCERR_MASK\t\t0x0000000000000010UL\n#define UVXH_EVENT_OCCURRED0_GR0_HCERR_SHFT\t\t5\n#define UVXH_EVENT_OCCURRED0_GR0_HCERR_MASK\t\t0x0000000000000020UL\n#define UVXH_EVENT_OCCURRED0_GR1_HCERR_SHFT\t\t6\n#define UVXH_EVENT_OCCURRED0_GR1_HCERR_MASK\t\t0x0000000000000040UL\n#define UVXH_EVENT_OCCURRED0_NI0_HCERR_SHFT\t\t7\n#define UVXH_EVENT_OCCURRED0_NI0_HCERR_MASK\t\t0x0000000000000080UL\n#define UVXH_EVENT_OCCURRED0_NI1_HCERR_SHFT\t\t8\n#define UVXH_EVENT_OCCURRED0_NI1_HCERR_MASK\t\t0x0000000000000100UL\n#define UVXH_EVENT_OCCURRED0_LB_AOERR0_SHFT\t\t9\n#define UVXH_EVENT_OCCURRED0_LB_AOERR0_MASK\t\t0x0000000000000200UL\n#define UVXH_EVENT_OCCURRED0_RH_AOERR0_SHFT\t\t11\n#define UVXH_EVENT_OCCURRED0_RH_AOERR0_MASK\t\t0x0000000000000800UL\n#define UVXH_EVENT_OCCURRED0_LH0_AOERR0_SHFT\t\t12\n#define UVXH_EVENT_OCCURRED0_LH0_AOERR0_MASK\t\t0x0000000000001000UL\n#define UVXH_EVENT_OCCURRED0_LH1_AOERR0_SHFT\t\t13\n#define UVXH_EVENT_OCCURRED0_LH1_AOERR0_MASK\t\t0x0000000000002000UL\n#define UVXH_EVENT_OCCURRED0_GR0_AOERR0_SHFT\t\t14\n#define UVXH_EVENT_OCCURRED0_GR0_AOERR0_MASK\t\t0x0000000000004000UL\n#define UVXH_EVENT_OCCURRED0_GR1_AOERR0_SHFT\t\t15\n#define UVXH_EVENT_OCCURRED0_GR1_AOERR0_MASK\t\t0x0000000000008000UL\n#define UVXH_EVENT_OCCURRED0_XB_AOERR0_SHFT\t\t16\n#define UVXH_EVENT_OCCURRED0_XB_AOERR0_MASK\t\t0x0000000000010000UL\n\n \n#define UVYH_EVENT_OCCURRED0_KT_HCERR_SHFT\t\t1\n#define UVYH_EVENT_OCCURRED0_KT_HCERR_MASK\t\t0x0000000000000002UL\n#define UVYH_EVENT_OCCURRED0_RH0_HCERR_SHFT\t\t2\n#define UVYH_EVENT_OCCURRED0_RH0_HCERR_MASK\t\t0x0000000000000004UL\n#define UVYH_EVENT_OCCURRED0_RH1_HCERR_SHFT\t\t3\n#define UVYH_EVENT_OCCURRED0_RH1_HCERR_MASK\t\t0x0000000000000008UL\n#define UVYH_EVENT_OCCURRED0_LH0_HCERR_SHFT\t\t4\n#define UVYH_EVENT_OCCURRED0_LH0_HCERR_MASK\t\t0x0000000000000010UL\n#define UVYH_EVENT_OCCURRED0_LH1_HCERR_SHFT\t\t5\n#define UVYH_EVENT_OCCURRED0_LH1_HCERR_MASK\t\t0x0000000000000020UL\n#define UVYH_EVENT_OCCURRED0_LH2_HCERR_SHFT\t\t6\n#define UVYH_EVENT_OCCURRED0_LH2_HCERR_MASK\t\t0x0000000000000040UL\n#define UVYH_EVENT_OCCURRED0_LH3_HCERR_SHFT\t\t7\n#define UVYH_EVENT_OCCURRED0_LH3_HCERR_MASK\t\t0x0000000000000080UL\n#define UVYH_EVENT_OCCURRED0_XB_HCERR_SHFT\t\t8\n#define UVYH_EVENT_OCCURRED0_XB_HCERR_MASK\t\t0x0000000000000100UL\n#define UVYH_EVENT_OCCURRED0_RDM_HCERR_SHFT\t\t9\n#define UVYH_EVENT_OCCURRED0_RDM_HCERR_MASK\t\t0x0000000000000200UL\n#define UVYH_EVENT_OCCURRED0_NI0_HCERR_SHFT\t\t10\n#define UVYH_EVENT_OCCURRED0_NI0_HCERR_MASK\t\t0x0000000000000400UL\n#define UVYH_EVENT_OCCURRED0_NI1_HCERR_SHFT\t\t11\n#define UVYH_EVENT_OCCURRED0_NI1_HCERR_MASK\t\t0x0000000000000800UL\n#define UVYH_EVENT_OCCURRED0_LB_AOERR0_SHFT\t\t12\n#define UVYH_EVENT_OCCURRED0_LB_AOERR0_MASK\t\t0x0000000000001000UL\n#define UVYH_EVENT_OCCURRED0_KT_AOERR0_SHFT\t\t13\n#define UVYH_EVENT_OCCURRED0_KT_AOERR0_MASK\t\t0x0000000000002000UL\n#define UVYH_EVENT_OCCURRED0_RH0_AOERR0_SHFT\t\t14\n#define UVYH_EVENT_OCCURRED0_RH0_AOERR0_MASK\t\t0x0000000000004000UL\n#define UVYH_EVENT_OCCURRED0_RH1_AOERR0_SHFT\t\t15\n#define UVYH_EVENT_OCCURRED0_RH1_AOERR0_MASK\t\t0x0000000000008000UL\n#define UVYH_EVENT_OCCURRED0_LH0_AOERR0_SHFT\t\t16\n#define UVYH_EVENT_OCCURRED0_LH0_AOERR0_MASK\t\t0x0000000000010000UL\n#define UVYH_EVENT_OCCURRED0_LH1_AOERR0_SHFT\t\t17\n#define UVYH_EVENT_OCCURRED0_LH1_AOERR0_MASK\t\t0x0000000000020000UL\n#define UVYH_EVENT_OCCURRED0_LH2_AOERR0_SHFT\t\t18\n#define UVYH_EVENT_OCCURRED0_LH2_AOERR0_MASK\t\t0x0000000000040000UL\n#define UVYH_EVENT_OCCURRED0_LH3_AOERR0_SHFT\t\t19\n#define UVYH_EVENT_OCCURRED0_LH3_AOERR0_MASK\t\t0x0000000000080000UL\n#define UVYH_EVENT_OCCURRED0_XB_AOERR0_SHFT\t\t20\n#define UVYH_EVENT_OCCURRED0_XB_AOERR0_MASK\t\t0x0000000000100000UL\n#define UVYH_EVENT_OCCURRED0_RDM_AOERR0_SHFT\t\t21\n#define UVYH_EVENT_OCCURRED0_RDM_AOERR0_MASK\t\t0x0000000000200000UL\n#define UVYH_EVENT_OCCURRED0_RT0_AOERR0_SHFT\t\t22\n#define UVYH_EVENT_OCCURRED0_RT0_AOERR0_MASK\t\t0x0000000000400000UL\n#define UVYH_EVENT_OCCURRED0_RT1_AOERR0_SHFT\t\t23\n#define UVYH_EVENT_OCCURRED0_RT1_AOERR0_MASK\t\t0x0000000000800000UL\n#define UVYH_EVENT_OCCURRED0_NI0_AOERR0_SHFT\t\t24\n#define UVYH_EVENT_OCCURRED0_NI0_AOERR0_MASK\t\t0x0000000001000000UL\n#define UVYH_EVENT_OCCURRED0_NI1_AOERR0_SHFT\t\t25\n#define UVYH_EVENT_OCCURRED0_NI1_AOERR0_MASK\t\t0x0000000002000000UL\n#define UVYH_EVENT_OCCURRED0_LB_AOERR1_SHFT\t\t26\n#define UVYH_EVENT_OCCURRED0_LB_AOERR1_MASK\t\t0x0000000004000000UL\n#define UVYH_EVENT_OCCURRED0_KT_AOERR1_SHFT\t\t27\n#define UVYH_EVENT_OCCURRED0_KT_AOERR1_MASK\t\t0x0000000008000000UL\n#define UVYH_EVENT_OCCURRED0_RH0_AOERR1_SHFT\t\t28\n#define UVYH_EVENT_OCCURRED0_RH0_AOERR1_MASK\t\t0x0000000010000000UL\n#define UVYH_EVENT_OCCURRED0_RH1_AOERR1_SHFT\t\t29\n#define UVYH_EVENT_OCCURRED0_RH1_AOERR1_MASK\t\t0x0000000020000000UL\n#define UVYH_EVENT_OCCURRED0_LH0_AOERR1_SHFT\t\t30\n#define UVYH_EVENT_OCCURRED0_LH0_AOERR1_MASK\t\t0x0000000040000000UL\n#define UVYH_EVENT_OCCURRED0_LH1_AOERR1_SHFT\t\t31\n#define UVYH_EVENT_OCCURRED0_LH1_AOERR1_MASK\t\t0x0000000080000000UL\n#define UVYH_EVENT_OCCURRED0_LH2_AOERR1_SHFT\t\t32\n#define UVYH_EVENT_OCCURRED0_LH2_AOERR1_MASK\t\t0x0000000100000000UL\n#define UVYH_EVENT_OCCURRED0_LH3_AOERR1_SHFT\t\t33\n#define UVYH_EVENT_OCCURRED0_LH3_AOERR1_MASK\t\t0x0000000200000000UL\n#define UVYH_EVENT_OCCURRED0_XB_AOERR1_SHFT\t\t34\n#define UVYH_EVENT_OCCURRED0_XB_AOERR1_MASK\t\t0x0000000400000000UL\n#define UVYH_EVENT_OCCURRED0_RDM_AOERR1_SHFT\t\t35\n#define UVYH_EVENT_OCCURRED0_RDM_AOERR1_MASK\t\t0x0000000800000000UL\n#define UVYH_EVENT_OCCURRED0_RT0_AOERR1_SHFT\t\t36\n#define UVYH_EVENT_OCCURRED0_RT0_AOERR1_MASK\t\t0x0000001000000000UL\n#define UVYH_EVENT_OCCURRED0_RT1_AOERR1_SHFT\t\t37\n#define UVYH_EVENT_OCCURRED0_RT1_AOERR1_MASK\t\t0x0000002000000000UL\n#define UVYH_EVENT_OCCURRED0_NI0_AOERR1_SHFT\t\t38\n#define UVYH_EVENT_OCCURRED0_NI0_AOERR1_MASK\t\t0x0000004000000000UL\n#define UVYH_EVENT_OCCURRED0_NI1_AOERR1_SHFT\t\t39\n#define UVYH_EVENT_OCCURRED0_NI1_AOERR1_MASK\t\t0x0000008000000000UL\n#define UVYH_EVENT_OCCURRED0_SYSTEM_SHUTDOWN_INT_SHFT\t40\n#define UVYH_EVENT_OCCURRED0_SYSTEM_SHUTDOWN_INT_MASK\t0x0000010000000000UL\n#define UVYH_EVENT_OCCURRED0_LB_IRQ_INT_0_SHFT\t\t41\n#define UVYH_EVENT_OCCURRED0_LB_IRQ_INT_0_MASK\t\t0x0000020000000000UL\n#define UVYH_EVENT_OCCURRED0_LB_IRQ_INT_1_SHFT\t\t42\n#define UVYH_EVENT_OCCURRED0_LB_IRQ_INT_1_MASK\t\t0x0000040000000000UL\n#define UVYH_EVENT_OCCURRED0_LB_IRQ_INT_2_SHFT\t\t43\n#define UVYH_EVENT_OCCURRED0_LB_IRQ_INT_2_MASK\t\t0x0000080000000000UL\n#define UVYH_EVENT_OCCURRED0_LB_IRQ_INT_3_SHFT\t\t44\n#define UVYH_EVENT_OCCURRED0_LB_IRQ_INT_3_MASK\t\t0x0000100000000000UL\n#define UVYH_EVENT_OCCURRED0_LB_IRQ_INT_4_SHFT\t\t45\n#define UVYH_EVENT_OCCURRED0_LB_IRQ_INT_4_MASK\t\t0x0000200000000000UL\n#define UVYH_EVENT_OCCURRED0_LB_IRQ_INT_5_SHFT\t\t46\n#define UVYH_EVENT_OCCURRED0_LB_IRQ_INT_5_MASK\t\t0x0000400000000000UL\n#define UVYH_EVENT_OCCURRED0_LB_IRQ_INT_6_SHFT\t\t47\n#define UVYH_EVENT_OCCURRED0_LB_IRQ_INT_6_MASK\t\t0x0000800000000000UL\n#define UVYH_EVENT_OCCURRED0_LB_IRQ_INT_7_SHFT\t\t48\n#define UVYH_EVENT_OCCURRED0_LB_IRQ_INT_7_MASK\t\t0x0001000000000000UL\n#define UVYH_EVENT_OCCURRED0_LB_IRQ_INT_8_SHFT\t\t49\n#define UVYH_EVENT_OCCURRED0_LB_IRQ_INT_8_MASK\t\t0x0002000000000000UL\n#define UVYH_EVENT_OCCURRED0_LB_IRQ_INT_9_SHFT\t\t50\n#define UVYH_EVENT_OCCURRED0_LB_IRQ_INT_9_MASK\t\t0x0004000000000000UL\n#define UVYH_EVENT_OCCURRED0_LB_IRQ_INT_10_SHFT\t\t51\n#define UVYH_EVENT_OCCURRED0_LB_IRQ_INT_10_MASK\t\t0x0008000000000000UL\n#define UVYH_EVENT_OCCURRED0_LB_IRQ_INT_11_SHFT\t\t52\n#define UVYH_EVENT_OCCURRED0_LB_IRQ_INT_11_MASK\t\t0x0010000000000000UL\n#define UVYH_EVENT_OCCURRED0_LB_IRQ_INT_12_SHFT\t\t53\n#define UVYH_EVENT_OCCURRED0_LB_IRQ_INT_12_MASK\t\t0x0020000000000000UL\n#define UVYH_EVENT_OCCURRED0_LB_IRQ_INT_13_SHFT\t\t54\n#define UVYH_EVENT_OCCURRED0_LB_IRQ_INT_13_MASK\t\t0x0040000000000000UL\n#define UVYH_EVENT_OCCURRED0_LB_IRQ_INT_14_SHFT\t\t55\n#define UVYH_EVENT_OCCURRED0_LB_IRQ_INT_14_MASK\t\t0x0080000000000000UL\n#define UVYH_EVENT_OCCURRED0_LB_IRQ_INT_15_SHFT\t\t56\n#define UVYH_EVENT_OCCURRED0_LB_IRQ_INT_15_MASK\t\t0x0100000000000000UL\n#define UVYH_EVENT_OCCURRED0_L1_NMI_INT_SHFT\t\t57\n#define UVYH_EVENT_OCCURRED0_L1_NMI_INT_MASK\t\t0x0200000000000000UL\n#define UVYH_EVENT_OCCURRED0_STOP_CLOCK_SHFT\t\t58\n#define UVYH_EVENT_OCCURRED0_STOP_CLOCK_MASK\t\t0x0400000000000000UL\n#define UVYH_EVENT_OCCURRED0_ASIC_TO_L1_SHFT\t\t59\n#define UVYH_EVENT_OCCURRED0_ASIC_TO_L1_MASK\t\t0x0800000000000000UL\n#define UVYH_EVENT_OCCURRED0_L1_TO_ASIC_SHFT\t\t60\n#define UVYH_EVENT_OCCURRED0_L1_TO_ASIC_MASK\t\t0x1000000000000000UL\n#define UVYH_EVENT_OCCURRED0_LA_SEQ_TRIGGER_SHFT\t61\n#define UVYH_EVENT_OCCURRED0_LA_SEQ_TRIGGER_MASK\t0x2000000000000000UL\n\n \n#define UV4H_EVENT_OCCURRED0_KT_HCERR_SHFT\t\t1\n#define UV4H_EVENT_OCCURRED0_KT_HCERR_MASK\t\t0x0000000000000002UL\n#define UV4H_EVENT_OCCURRED0_KT_AOERR0_SHFT\t\t10\n#define UV4H_EVENT_OCCURRED0_KT_AOERR0_MASK\t\t0x0000000000000400UL\n#define UV4H_EVENT_OCCURRED0_RTQ0_AOERR0_SHFT\t\t17\n#define UV4H_EVENT_OCCURRED0_RTQ0_AOERR0_MASK\t\t0x0000000000020000UL\n#define UV4H_EVENT_OCCURRED0_RTQ1_AOERR0_SHFT\t\t18\n#define UV4H_EVENT_OCCURRED0_RTQ1_AOERR0_MASK\t\t0x0000000000040000UL\n#define UV4H_EVENT_OCCURRED0_RTQ2_AOERR0_SHFT\t\t19\n#define UV4H_EVENT_OCCURRED0_RTQ2_AOERR0_MASK\t\t0x0000000000080000UL\n#define UV4H_EVENT_OCCURRED0_RTQ3_AOERR0_SHFT\t\t20\n#define UV4H_EVENT_OCCURRED0_RTQ3_AOERR0_MASK\t\t0x0000000000100000UL\n#define UV4H_EVENT_OCCURRED0_NI0_AOERR0_SHFT\t\t21\n#define UV4H_EVENT_OCCURRED0_NI0_AOERR0_MASK\t\t0x0000000000200000UL\n#define UV4H_EVENT_OCCURRED0_NI1_AOERR0_SHFT\t\t22\n#define UV4H_EVENT_OCCURRED0_NI1_AOERR0_MASK\t\t0x0000000000400000UL\n#define UV4H_EVENT_OCCURRED0_LB_AOERR1_SHFT\t\t23\n#define UV4H_EVENT_OCCURRED0_LB_AOERR1_MASK\t\t0x0000000000800000UL\n#define UV4H_EVENT_OCCURRED0_KT_AOERR1_SHFT\t\t24\n#define UV4H_EVENT_OCCURRED0_KT_AOERR1_MASK\t\t0x0000000001000000UL\n#define UV4H_EVENT_OCCURRED0_RH_AOERR1_SHFT\t\t25\n#define UV4H_EVENT_OCCURRED0_RH_AOERR1_MASK\t\t0x0000000002000000UL\n#define UV4H_EVENT_OCCURRED0_LH0_AOERR1_SHFT\t\t26\n#define UV4H_EVENT_OCCURRED0_LH0_AOERR1_MASK\t\t0x0000000004000000UL\n#define UV4H_EVENT_OCCURRED0_LH1_AOERR1_SHFT\t\t27\n#define UV4H_EVENT_OCCURRED0_LH1_AOERR1_MASK\t\t0x0000000008000000UL\n#define UV4H_EVENT_OCCURRED0_GR0_AOERR1_SHFT\t\t28\n#define UV4H_EVENT_OCCURRED0_GR0_AOERR1_MASK\t\t0x0000000010000000UL\n#define UV4H_EVENT_OCCURRED0_GR1_AOERR1_SHFT\t\t29\n#define UV4H_EVENT_OCCURRED0_GR1_AOERR1_MASK\t\t0x0000000020000000UL\n#define UV4H_EVENT_OCCURRED0_XB_AOERR1_SHFT\t\t30\n#define UV4H_EVENT_OCCURRED0_XB_AOERR1_MASK\t\t0x0000000040000000UL\n#define UV4H_EVENT_OCCURRED0_RTQ0_AOERR1_SHFT\t\t31\n#define UV4H_EVENT_OCCURRED0_RTQ0_AOERR1_MASK\t\t0x0000000080000000UL\n#define UV4H_EVENT_OCCURRED0_RTQ1_AOERR1_SHFT\t\t32\n#define UV4H_EVENT_OCCURRED0_RTQ1_AOERR1_MASK\t\t0x0000000100000000UL\n#define UV4H_EVENT_OCCURRED0_RTQ2_AOERR1_SHFT\t\t33\n#define UV4H_EVENT_OCCURRED0_RTQ2_AOERR1_MASK\t\t0x0000000200000000UL\n#define UV4H_EVENT_OCCURRED0_RTQ3_AOERR1_SHFT\t\t34\n#define UV4H_EVENT_OCCURRED0_RTQ3_AOERR1_MASK\t\t0x0000000400000000UL\n#define UV4H_EVENT_OCCURRED0_NI0_AOERR1_SHFT\t\t35\n#define UV4H_EVENT_OCCURRED0_NI0_AOERR1_MASK\t\t0x0000000800000000UL\n#define UV4H_EVENT_OCCURRED0_NI1_AOERR1_SHFT\t\t36\n#define UV4H_EVENT_OCCURRED0_NI1_AOERR1_MASK\t\t0x0000001000000000UL\n#define UV4H_EVENT_OCCURRED0_SYSTEM_SHUTDOWN_INT_SHFT\t37\n#define UV4H_EVENT_OCCURRED0_SYSTEM_SHUTDOWN_INT_MASK\t0x0000002000000000UL\n#define UV4H_EVENT_OCCURRED0_LB_IRQ_INT_0_SHFT\t\t38\n#define UV4H_EVENT_OCCURRED0_LB_IRQ_INT_0_MASK\t\t0x0000004000000000UL\n#define UV4H_EVENT_OCCURRED0_LB_IRQ_INT_1_SHFT\t\t39\n#define UV4H_EVENT_OCCURRED0_LB_IRQ_INT_1_MASK\t\t0x0000008000000000UL\n#define UV4H_EVENT_OCCURRED0_LB_IRQ_INT_2_SHFT\t\t40\n#define UV4H_EVENT_OCCURRED0_LB_IRQ_INT_2_MASK\t\t0x0000010000000000UL\n#define UV4H_EVENT_OCCURRED0_LB_IRQ_INT_3_SHFT\t\t41\n#define UV4H_EVENT_OCCURRED0_LB_IRQ_INT_3_MASK\t\t0x0000020000000000UL\n#define UV4H_EVENT_OCCURRED0_LB_IRQ_INT_4_SHFT\t\t42\n#define UV4H_EVENT_OCCURRED0_LB_IRQ_INT_4_MASK\t\t0x0000040000000000UL\n#define UV4H_EVENT_OCCURRED0_LB_IRQ_INT_5_SHFT\t\t43\n#define UV4H_EVENT_OCCURRED0_LB_IRQ_INT_5_MASK\t\t0x0000080000000000UL\n#define UV4H_EVENT_OCCURRED0_LB_IRQ_INT_6_SHFT\t\t44\n#define UV4H_EVENT_OCCURRED0_LB_IRQ_INT_6_MASK\t\t0x0000100000000000UL\n#define UV4H_EVENT_OCCURRED0_LB_IRQ_INT_7_SHFT\t\t45\n#define UV4H_EVENT_OCCURRED0_LB_IRQ_INT_7_MASK\t\t0x0000200000000000UL\n#define UV4H_EVENT_OCCURRED0_LB_IRQ_INT_8_SHFT\t\t46\n#define UV4H_EVENT_OCCURRED0_LB_IRQ_INT_8_MASK\t\t0x0000400000000000UL\n#define UV4H_EVENT_OCCURRED0_LB_IRQ_INT_9_SHFT\t\t47\n#define UV4H_EVENT_OCCURRED0_LB_IRQ_INT_9_MASK\t\t0x0000800000000000UL\n#define UV4H_EVENT_OCCURRED0_LB_IRQ_INT_10_SHFT\t\t48\n#define UV4H_EVENT_OCCURRED0_LB_IRQ_INT_10_MASK\t\t0x0001000000000000UL\n#define UV4H_EVENT_OCCURRED0_LB_IRQ_INT_11_SHFT\t\t49\n#define UV4H_EVENT_OCCURRED0_LB_IRQ_INT_11_MASK\t\t0x0002000000000000UL\n#define UV4H_EVENT_OCCURRED0_LB_IRQ_INT_12_SHFT\t\t50\n#define UV4H_EVENT_OCCURRED0_LB_IRQ_INT_12_MASK\t\t0x0004000000000000UL\n#define UV4H_EVENT_OCCURRED0_LB_IRQ_INT_13_SHFT\t\t51\n#define UV4H_EVENT_OCCURRED0_LB_IRQ_INT_13_MASK\t\t0x0008000000000000UL\n#define UV4H_EVENT_OCCURRED0_LB_IRQ_INT_14_SHFT\t\t52\n#define UV4H_EVENT_OCCURRED0_LB_IRQ_INT_14_MASK\t\t0x0010000000000000UL\n#define UV4H_EVENT_OCCURRED0_LB_IRQ_INT_15_SHFT\t\t53\n#define UV4H_EVENT_OCCURRED0_LB_IRQ_INT_15_MASK\t\t0x0020000000000000UL\n#define UV4H_EVENT_OCCURRED0_L1_NMI_INT_SHFT\t\t54\n#define UV4H_EVENT_OCCURRED0_L1_NMI_INT_MASK\t\t0x0040000000000000UL\n#define UV4H_EVENT_OCCURRED0_STOP_CLOCK_SHFT\t\t55\n#define UV4H_EVENT_OCCURRED0_STOP_CLOCK_MASK\t\t0x0080000000000000UL\n#define UV4H_EVENT_OCCURRED0_ASIC_TO_L1_SHFT\t\t56\n#define UV4H_EVENT_OCCURRED0_ASIC_TO_L1_MASK\t\t0x0100000000000000UL\n#define UV4H_EVENT_OCCURRED0_L1_TO_ASIC_SHFT\t\t57\n#define UV4H_EVENT_OCCURRED0_L1_TO_ASIC_MASK\t\t0x0200000000000000UL\n#define UV4H_EVENT_OCCURRED0_LA_SEQ_TRIGGER_SHFT\t58\n#define UV4H_EVENT_OCCURRED0_LA_SEQ_TRIGGER_MASK\t0x0400000000000000UL\n#define UV4H_EVENT_OCCURRED0_IPI_INT_SHFT\t\t59\n#define UV4H_EVENT_OCCURRED0_IPI_INT_MASK\t\t0x0800000000000000UL\n#define UV4H_EVENT_OCCURRED0_EXTIO_INT0_SHFT\t\t60\n#define UV4H_EVENT_OCCURRED0_EXTIO_INT0_MASK\t\t0x1000000000000000UL\n#define UV4H_EVENT_OCCURRED0_EXTIO_INT1_SHFT\t\t61\n#define UV4H_EVENT_OCCURRED0_EXTIO_INT1_MASK\t\t0x2000000000000000UL\n#define UV4H_EVENT_OCCURRED0_EXTIO_INT2_SHFT\t\t62\n#define UV4H_EVENT_OCCURRED0_EXTIO_INT2_MASK\t\t0x4000000000000000UL\n#define UV4H_EVENT_OCCURRED0_EXTIO_INT3_SHFT\t\t63\n#define UV4H_EVENT_OCCURRED0_EXTIO_INT3_MASK\t\t0x8000000000000000UL\n\n \n#define UV3H_EVENT_OCCURRED0_QP_HCERR_SHFT\t\t1\n#define UV3H_EVENT_OCCURRED0_QP_HCERR_MASK\t\t0x0000000000000002UL\n#define UV3H_EVENT_OCCURRED0_QP_AOERR0_SHFT\t\t10\n#define UV3H_EVENT_OCCURRED0_QP_AOERR0_MASK\t\t0x0000000000000400UL\n#define UV3H_EVENT_OCCURRED0_RT_AOERR0_SHFT\t\t17\n#define UV3H_EVENT_OCCURRED0_RT_AOERR0_MASK\t\t0x0000000000020000UL\n#define UV3H_EVENT_OCCURRED0_NI0_AOERR0_SHFT\t\t18\n#define UV3H_EVENT_OCCURRED0_NI0_AOERR0_MASK\t\t0x0000000000040000UL\n#define UV3H_EVENT_OCCURRED0_NI1_AOERR0_SHFT\t\t19\n#define UV3H_EVENT_OCCURRED0_NI1_AOERR0_MASK\t\t0x0000000000080000UL\n#define UV3H_EVENT_OCCURRED0_LB_AOERR1_SHFT\t\t20\n#define UV3H_EVENT_OCCURRED0_LB_AOERR1_MASK\t\t0x0000000000100000UL\n#define UV3H_EVENT_OCCURRED0_QP_AOERR1_SHFT\t\t21\n#define UV3H_EVENT_OCCURRED0_QP_AOERR1_MASK\t\t0x0000000000200000UL\n#define UV3H_EVENT_OCCURRED0_RH_AOERR1_SHFT\t\t22\n#define UV3H_EVENT_OCCURRED0_RH_AOERR1_MASK\t\t0x0000000000400000UL\n#define UV3H_EVENT_OCCURRED0_LH0_AOERR1_SHFT\t\t23\n#define UV3H_EVENT_OCCURRED0_LH0_AOERR1_MASK\t\t0x0000000000800000UL\n#define UV3H_EVENT_OCCURRED0_LH1_AOERR1_SHFT\t\t24\n#define UV3H_EVENT_OCCURRED0_LH1_AOERR1_MASK\t\t0x0000000001000000UL\n#define UV3H_EVENT_OCCURRED0_GR0_AOERR1_SHFT\t\t25\n#define UV3H_EVENT_OCCURRED0_GR0_AOERR1_MASK\t\t0x0000000002000000UL\n#define UV3H_EVENT_OCCURRED0_GR1_AOERR1_SHFT\t\t26\n#define UV3H_EVENT_OCCURRED0_GR1_AOERR1_MASK\t\t0x0000000004000000UL\n#define UV3H_EVENT_OCCURRED0_XB_AOERR1_SHFT\t\t27\n#define UV3H_EVENT_OCCURRED0_XB_AOERR1_MASK\t\t0x0000000008000000UL\n#define UV3H_EVENT_OCCURRED0_RT_AOERR1_SHFT\t\t28\n#define UV3H_EVENT_OCCURRED0_RT_AOERR1_MASK\t\t0x0000000010000000UL\n#define UV3H_EVENT_OCCURRED0_NI0_AOERR1_SHFT\t\t29\n#define UV3H_EVENT_OCCURRED0_NI0_AOERR1_MASK\t\t0x0000000020000000UL\n#define UV3H_EVENT_OCCURRED0_NI1_AOERR1_SHFT\t\t30\n#define UV3H_EVENT_OCCURRED0_NI1_AOERR1_MASK\t\t0x0000000040000000UL\n#define UV3H_EVENT_OCCURRED0_SYSTEM_SHUTDOWN_INT_SHFT\t31\n#define UV3H_EVENT_OCCURRED0_SYSTEM_SHUTDOWN_INT_MASK\t0x0000000080000000UL\n#define UV3H_EVENT_OCCURRED0_LB_IRQ_INT_0_SHFT\t\t32\n#define UV3H_EVENT_OCCURRED0_LB_IRQ_INT_0_MASK\t\t0x0000000100000000UL\n#define UV3H_EVENT_OCCURRED0_LB_IRQ_INT_1_SHFT\t\t33\n#define UV3H_EVENT_OCCURRED0_LB_IRQ_INT_1_MASK\t\t0x0000000200000000UL\n#define UV3H_EVENT_OCCURRED0_LB_IRQ_INT_2_SHFT\t\t34\n#define UV3H_EVENT_OCCURRED0_LB_IRQ_INT_2_MASK\t\t0x0000000400000000UL\n#define UV3H_EVENT_OCCURRED0_LB_IRQ_INT_3_SHFT\t\t35\n#define UV3H_EVENT_OCCURRED0_LB_IRQ_INT_3_MASK\t\t0x0000000800000000UL\n#define UV3H_EVENT_OCCURRED0_LB_IRQ_INT_4_SHFT\t\t36\n#define UV3H_EVENT_OCCURRED0_LB_IRQ_INT_4_MASK\t\t0x0000001000000000UL\n#define UV3H_EVENT_OCCURRED0_LB_IRQ_INT_5_SHFT\t\t37\n#define UV3H_EVENT_OCCURRED0_LB_IRQ_INT_5_MASK\t\t0x0000002000000000UL\n#define UV3H_EVENT_OCCURRED0_LB_IRQ_INT_6_SHFT\t\t38\n#define UV3H_EVENT_OCCURRED0_LB_IRQ_INT_6_MASK\t\t0x0000004000000000UL\n#define UV3H_EVENT_OCCURRED0_LB_IRQ_INT_7_SHFT\t\t39\n#define UV3H_EVENT_OCCURRED0_LB_IRQ_INT_7_MASK\t\t0x0000008000000000UL\n#define UV3H_EVENT_OCCURRED0_LB_IRQ_INT_8_SHFT\t\t40\n#define UV3H_EVENT_OCCURRED0_LB_IRQ_INT_8_MASK\t\t0x0000010000000000UL\n#define UV3H_EVENT_OCCURRED0_LB_IRQ_INT_9_SHFT\t\t41\n#define UV3H_EVENT_OCCURRED0_LB_IRQ_INT_9_MASK\t\t0x0000020000000000UL\n#define UV3H_EVENT_OCCURRED0_LB_IRQ_INT_10_SHFT\t\t42\n#define UV3H_EVENT_OCCURRED0_LB_IRQ_INT_10_MASK\t\t0x0000040000000000UL\n#define UV3H_EVENT_OCCURRED0_LB_IRQ_INT_11_SHFT\t\t43\n#define UV3H_EVENT_OCCURRED0_LB_IRQ_INT_11_MASK\t\t0x0000080000000000UL\n#define UV3H_EVENT_OCCURRED0_LB_IRQ_INT_12_SHFT\t\t44\n#define UV3H_EVENT_OCCURRED0_LB_IRQ_INT_12_MASK\t\t0x0000100000000000UL\n#define UV3H_EVENT_OCCURRED0_LB_IRQ_INT_13_SHFT\t\t45\n#define UV3H_EVENT_OCCURRED0_LB_IRQ_INT_13_MASK\t\t0x0000200000000000UL\n#define UV3H_EVENT_OCCURRED0_LB_IRQ_INT_14_SHFT\t\t46\n#define UV3H_EVENT_OCCURRED0_LB_IRQ_INT_14_MASK\t\t0x0000400000000000UL\n#define UV3H_EVENT_OCCURRED0_LB_IRQ_INT_15_SHFT\t\t47\n#define UV3H_EVENT_OCCURRED0_LB_IRQ_INT_15_MASK\t\t0x0000800000000000UL\n#define UV3H_EVENT_OCCURRED0_L1_NMI_INT_SHFT\t\t48\n#define UV3H_EVENT_OCCURRED0_L1_NMI_INT_MASK\t\t0x0001000000000000UL\n#define UV3H_EVENT_OCCURRED0_STOP_CLOCK_SHFT\t\t49\n#define UV3H_EVENT_OCCURRED0_STOP_CLOCK_MASK\t\t0x0002000000000000UL\n#define UV3H_EVENT_OCCURRED0_ASIC_TO_L1_SHFT\t\t50\n#define UV3H_EVENT_OCCURRED0_ASIC_TO_L1_MASK\t\t0x0004000000000000UL\n#define UV3H_EVENT_OCCURRED0_L1_TO_ASIC_SHFT\t\t51\n#define UV3H_EVENT_OCCURRED0_L1_TO_ASIC_MASK\t\t0x0008000000000000UL\n#define UV3H_EVENT_OCCURRED0_LA_SEQ_TRIGGER_SHFT\t52\n#define UV3H_EVENT_OCCURRED0_LA_SEQ_TRIGGER_MASK\t0x0010000000000000UL\n#define UV3H_EVENT_OCCURRED0_IPI_INT_SHFT\t\t53\n#define UV3H_EVENT_OCCURRED0_IPI_INT_MASK\t\t0x0020000000000000UL\n#define UV3H_EVENT_OCCURRED0_EXTIO_INT0_SHFT\t\t54\n#define UV3H_EVENT_OCCURRED0_EXTIO_INT0_MASK\t\t0x0040000000000000UL\n#define UV3H_EVENT_OCCURRED0_EXTIO_INT1_SHFT\t\t55\n#define UV3H_EVENT_OCCURRED0_EXTIO_INT1_MASK\t\t0x0080000000000000UL\n#define UV3H_EVENT_OCCURRED0_EXTIO_INT2_SHFT\t\t56\n#define UV3H_EVENT_OCCURRED0_EXTIO_INT2_MASK\t\t0x0100000000000000UL\n#define UV3H_EVENT_OCCURRED0_EXTIO_INT3_SHFT\t\t57\n#define UV3H_EVENT_OCCURRED0_EXTIO_INT3_MASK\t\t0x0200000000000000UL\n#define UV3H_EVENT_OCCURRED0_PROFILE_INT_SHFT\t\t58\n#define UV3H_EVENT_OCCURRED0_PROFILE_INT_MASK\t\t0x0400000000000000UL\n\n \n#define UV2H_EVENT_OCCURRED0_QP_HCERR_SHFT\t\t1\n#define UV2H_EVENT_OCCURRED0_QP_HCERR_MASK\t\t0x0000000000000002UL\n#define UV2H_EVENT_OCCURRED0_QP_AOERR0_SHFT\t\t10\n#define UV2H_EVENT_OCCURRED0_QP_AOERR0_MASK\t\t0x0000000000000400UL\n#define UV2H_EVENT_OCCURRED0_RT_AOERR0_SHFT\t\t17\n#define UV2H_EVENT_OCCURRED0_RT_AOERR0_MASK\t\t0x0000000000020000UL\n#define UV2H_EVENT_OCCURRED0_NI0_AOERR0_SHFT\t\t18\n#define UV2H_EVENT_OCCURRED0_NI0_AOERR0_MASK\t\t0x0000000000040000UL\n#define UV2H_EVENT_OCCURRED0_NI1_AOERR0_SHFT\t\t19\n#define UV2H_EVENT_OCCURRED0_NI1_AOERR0_MASK\t\t0x0000000000080000UL\n#define UV2H_EVENT_OCCURRED0_LB_AOERR1_SHFT\t\t20\n#define UV2H_EVENT_OCCURRED0_LB_AOERR1_MASK\t\t0x0000000000100000UL\n#define UV2H_EVENT_OCCURRED0_QP_AOERR1_SHFT\t\t21\n#define UV2H_EVENT_OCCURRED0_QP_AOERR1_MASK\t\t0x0000000000200000UL\n#define UV2H_EVENT_OCCURRED0_RH_AOERR1_SHFT\t\t22\n#define UV2H_EVENT_OCCURRED0_RH_AOERR1_MASK\t\t0x0000000000400000UL\n#define UV2H_EVENT_OCCURRED0_LH0_AOERR1_SHFT\t\t23\n#define UV2H_EVENT_OCCURRED0_LH0_AOERR1_MASK\t\t0x0000000000800000UL\n#define UV2H_EVENT_OCCURRED0_LH1_AOERR1_SHFT\t\t24\n#define UV2H_EVENT_OCCURRED0_LH1_AOERR1_MASK\t\t0x0000000001000000UL\n#define UV2H_EVENT_OCCURRED0_GR0_AOERR1_SHFT\t\t25\n#define UV2H_EVENT_OCCURRED0_GR0_AOERR1_MASK\t\t0x0000000002000000UL\n#define UV2H_EVENT_OCCURRED0_GR1_AOERR1_SHFT\t\t26\n#define UV2H_EVENT_OCCURRED0_GR1_AOERR1_MASK\t\t0x0000000004000000UL\n#define UV2H_EVENT_OCCURRED0_XB_AOERR1_SHFT\t\t27\n#define UV2H_EVENT_OCCURRED0_XB_AOERR1_MASK\t\t0x0000000008000000UL\n#define UV2H_EVENT_OCCURRED0_RT_AOERR1_SHFT\t\t28\n#define UV2H_EVENT_OCCURRED0_RT_AOERR1_MASK\t\t0x0000000010000000UL\n#define UV2H_EVENT_OCCURRED0_NI0_AOERR1_SHFT\t\t29\n#define UV2H_EVENT_OCCURRED0_NI0_AOERR1_MASK\t\t0x0000000020000000UL\n#define UV2H_EVENT_OCCURRED0_NI1_AOERR1_SHFT\t\t30\n#define UV2H_EVENT_OCCURRED0_NI1_AOERR1_MASK\t\t0x0000000040000000UL\n#define UV2H_EVENT_OCCURRED0_SYSTEM_SHUTDOWN_INT_SHFT\t31\n#define UV2H_EVENT_OCCURRED0_SYSTEM_SHUTDOWN_INT_MASK\t0x0000000080000000UL\n#define UV2H_EVENT_OCCURRED0_LB_IRQ_INT_0_SHFT\t\t32\n#define UV2H_EVENT_OCCURRED0_LB_IRQ_INT_0_MASK\t\t0x0000000100000000UL\n#define UV2H_EVENT_OCCURRED0_LB_IRQ_INT_1_SHFT\t\t33\n#define UV2H_EVENT_OCCURRED0_LB_IRQ_INT_1_MASK\t\t0x0000000200000000UL\n#define UV2H_EVENT_OCCURRED0_LB_IRQ_INT_2_SHFT\t\t34\n#define UV2H_EVENT_OCCURRED0_LB_IRQ_INT_2_MASK\t\t0x0000000400000000UL\n#define UV2H_EVENT_OCCURRED0_LB_IRQ_INT_3_SHFT\t\t35\n#define UV2H_EVENT_OCCURRED0_LB_IRQ_INT_3_MASK\t\t0x0000000800000000UL\n#define UV2H_EVENT_OCCURRED0_LB_IRQ_INT_4_SHFT\t\t36\n#define UV2H_EVENT_OCCURRED0_LB_IRQ_INT_4_MASK\t\t0x0000001000000000UL\n#define UV2H_EVENT_OCCURRED0_LB_IRQ_INT_5_SHFT\t\t37\n#define UV2H_EVENT_OCCURRED0_LB_IRQ_INT_5_MASK\t\t0x0000002000000000UL\n#define UV2H_EVENT_OCCURRED0_LB_IRQ_INT_6_SHFT\t\t38\n#define UV2H_EVENT_OCCURRED0_LB_IRQ_INT_6_MASK\t\t0x0000004000000000UL\n#define UV2H_EVENT_OCCURRED0_LB_IRQ_INT_7_SHFT\t\t39\n#define UV2H_EVENT_OCCURRED0_LB_IRQ_INT_7_MASK\t\t0x0000008000000000UL\n#define UV2H_EVENT_OCCURRED0_LB_IRQ_INT_8_SHFT\t\t40\n#define UV2H_EVENT_OCCURRED0_LB_IRQ_INT_8_MASK\t\t0x0000010000000000UL\n#define UV2H_EVENT_OCCURRED0_LB_IRQ_INT_9_SHFT\t\t41\n#define UV2H_EVENT_OCCURRED0_LB_IRQ_INT_9_MASK\t\t0x0000020000000000UL\n#define UV2H_EVENT_OCCURRED0_LB_IRQ_INT_10_SHFT\t\t42\n#define UV2H_EVENT_OCCURRED0_LB_IRQ_INT_10_MASK\t\t0x0000040000000000UL\n#define UV2H_EVENT_OCCURRED0_LB_IRQ_INT_11_SHFT\t\t43\n#define UV2H_EVENT_OCCURRED0_LB_IRQ_INT_11_MASK\t\t0x0000080000000000UL\n#define UV2H_EVENT_OCCURRED0_LB_IRQ_INT_12_SHFT\t\t44\n#define UV2H_EVENT_OCCURRED0_LB_IRQ_INT_12_MASK\t\t0x0000100000000000UL\n#define UV2H_EVENT_OCCURRED0_LB_IRQ_INT_13_SHFT\t\t45\n#define UV2H_EVENT_OCCURRED0_LB_IRQ_INT_13_MASK\t\t0x0000200000000000UL\n#define UV2H_EVENT_OCCURRED0_LB_IRQ_INT_14_SHFT\t\t46\n#define UV2H_EVENT_OCCURRED0_LB_IRQ_INT_14_MASK\t\t0x0000400000000000UL\n#define UV2H_EVENT_OCCURRED0_LB_IRQ_INT_15_SHFT\t\t47\n#define UV2H_EVENT_OCCURRED0_LB_IRQ_INT_15_MASK\t\t0x0000800000000000UL\n#define UV2H_EVENT_OCCURRED0_L1_NMI_INT_SHFT\t\t48\n#define UV2H_EVENT_OCCURRED0_L1_NMI_INT_MASK\t\t0x0001000000000000UL\n#define UV2H_EVENT_OCCURRED0_STOP_CLOCK_SHFT\t\t49\n#define UV2H_EVENT_OCCURRED0_STOP_CLOCK_MASK\t\t0x0002000000000000UL\n#define UV2H_EVENT_OCCURRED0_ASIC_TO_L1_SHFT\t\t50\n#define UV2H_EVENT_OCCURRED0_ASIC_TO_L1_MASK\t\t0x0004000000000000UL\n#define UV2H_EVENT_OCCURRED0_L1_TO_ASIC_SHFT\t\t51\n#define UV2H_EVENT_OCCURRED0_L1_TO_ASIC_MASK\t\t0x0008000000000000UL\n#define UV2H_EVENT_OCCURRED0_LA_SEQ_TRIGGER_SHFT\t52\n#define UV2H_EVENT_OCCURRED0_LA_SEQ_TRIGGER_MASK\t0x0010000000000000UL\n#define UV2H_EVENT_OCCURRED0_IPI_INT_SHFT\t\t53\n#define UV2H_EVENT_OCCURRED0_IPI_INT_MASK\t\t0x0020000000000000UL\n#define UV2H_EVENT_OCCURRED0_EXTIO_INT0_SHFT\t\t54\n#define UV2H_EVENT_OCCURRED0_EXTIO_INT0_MASK\t\t0x0040000000000000UL\n#define UV2H_EVENT_OCCURRED0_EXTIO_INT1_SHFT\t\t55\n#define UV2H_EVENT_OCCURRED0_EXTIO_INT1_MASK\t\t0x0080000000000000UL\n#define UV2H_EVENT_OCCURRED0_EXTIO_INT2_SHFT\t\t56\n#define UV2H_EVENT_OCCURRED0_EXTIO_INT2_MASK\t\t0x0100000000000000UL\n#define UV2H_EVENT_OCCURRED0_EXTIO_INT3_SHFT\t\t57\n#define UV2H_EVENT_OCCURRED0_EXTIO_INT3_MASK\t\t0x0200000000000000UL\n#define UV2H_EVENT_OCCURRED0_PROFILE_INT_SHFT\t\t58\n#define UV2H_EVENT_OCCURRED0_PROFILE_INT_MASK\t\t0x0400000000000000UL\n\n#define UVH_EVENT_OCCURRED0_EXTIO_INT0_MASK (\t\t\t\t\\\n\tis_uv(UV4) ? 0x1000000000000000UL :\t\t\t\t\\\n\tis_uv(UV3) ? 0x0040000000000000UL :\t\t\t\t\\\n\tis_uv(UV2) ? 0x0040000000000000UL :\t\t\t\t\\\n\t0)\n#define UVH_EVENT_OCCURRED0_EXTIO_INT0_SHFT (\t\t\t\t\\\n\tis_uv(UV4) ? 60 :\t\t\t\t\t\t\\\n\tis_uv(UV3) ? 54 :\t\t\t\t\t\t\\\n\tis_uv(UV2) ? 54 :\t\t\t\t\t\t\\\n\t-1)\n\nunion uvh_event_occurred0_u {\n\tunsigned long\tv;\n\n\t \n\tstruct uvh_event_occurred0_s {\n\t\tunsigned long\tlb_hcerr:1;\t\t\t \n\t\tunsigned long\trsvd_1_63:63;\n\t} s;\n\n\t \n\tstruct uvxh_event_occurred0_s {\n\t\tunsigned long\tlb_hcerr:1;\t\t\t \n\t\tunsigned long\trsvd_1:1;\n\t\tunsigned long\trh_hcerr:1;\t\t\t \n\t\tunsigned long\tlh0_hcerr:1;\t\t\t \n\t\tunsigned long\tlh1_hcerr:1;\t\t\t \n\t\tunsigned long\tgr0_hcerr:1;\t\t\t \n\t\tunsigned long\tgr1_hcerr:1;\t\t\t \n\t\tunsigned long\tni0_hcerr:1;\t\t\t \n\t\tunsigned long\tni1_hcerr:1;\t\t\t \n\t\tunsigned long\tlb_aoerr0:1;\t\t\t \n\t\tunsigned long\trsvd_10:1;\n\t\tunsigned long\trh_aoerr0:1;\t\t\t \n\t\tunsigned long\tlh0_aoerr0:1;\t\t\t \n\t\tunsigned long\tlh1_aoerr0:1;\t\t\t \n\t\tunsigned long\tgr0_aoerr0:1;\t\t\t \n\t\tunsigned long\tgr1_aoerr0:1;\t\t\t \n\t\tunsigned long\txb_aoerr0:1;\t\t\t \n\t\tunsigned long\trsvd_17_63:47;\n\t} sx;\n\n\t \n\tstruct uvyh_event_occurred0_s {\n\t\tunsigned long\tlb_hcerr:1;\t\t\t \n\t\tunsigned long\tkt_hcerr:1;\t\t\t \n\t\tunsigned long\trh0_hcerr:1;\t\t\t \n\t\tunsigned long\trh1_hcerr:1;\t\t\t \n\t\tunsigned long\tlh0_hcerr:1;\t\t\t \n\t\tunsigned long\tlh1_hcerr:1;\t\t\t \n\t\tunsigned long\tlh2_hcerr:1;\t\t\t \n\t\tunsigned long\tlh3_hcerr:1;\t\t\t \n\t\tunsigned long\txb_hcerr:1;\t\t\t \n\t\tunsigned long\trdm_hcerr:1;\t\t\t \n\t\tunsigned long\tni0_hcerr:1;\t\t\t \n\t\tunsigned long\tni1_hcerr:1;\t\t\t \n\t\tunsigned long\tlb_aoerr0:1;\t\t\t \n\t\tunsigned long\tkt_aoerr0:1;\t\t\t \n\t\tunsigned long\trh0_aoerr0:1;\t\t\t \n\t\tunsigned long\trh1_aoerr0:1;\t\t\t \n\t\tunsigned long\tlh0_aoerr0:1;\t\t\t \n\t\tunsigned long\tlh1_aoerr0:1;\t\t\t \n\t\tunsigned long\tlh2_aoerr0:1;\t\t\t \n\t\tunsigned long\tlh3_aoerr0:1;\t\t\t \n\t\tunsigned long\txb_aoerr0:1;\t\t\t \n\t\tunsigned long\trdm_aoerr0:1;\t\t\t \n\t\tunsigned long\trt0_aoerr0:1;\t\t\t \n\t\tunsigned long\trt1_aoerr0:1;\t\t\t \n\t\tunsigned long\tni0_aoerr0:1;\t\t\t \n\t\tunsigned long\tni1_aoerr0:1;\t\t\t \n\t\tunsigned long\tlb_aoerr1:1;\t\t\t \n\t\tunsigned long\tkt_aoerr1:1;\t\t\t \n\t\tunsigned long\trh0_aoerr1:1;\t\t\t \n\t\tunsigned long\trh1_aoerr1:1;\t\t\t \n\t\tunsigned long\tlh0_aoerr1:1;\t\t\t \n\t\tunsigned long\tlh1_aoerr1:1;\t\t\t \n\t\tunsigned long\tlh2_aoerr1:1;\t\t\t \n\t\tunsigned long\tlh3_aoerr1:1;\t\t\t \n\t\tunsigned long\txb_aoerr1:1;\t\t\t \n\t\tunsigned long\trdm_aoerr1:1;\t\t\t \n\t\tunsigned long\trt0_aoerr1:1;\t\t\t \n\t\tunsigned long\trt1_aoerr1:1;\t\t\t \n\t\tunsigned long\tni0_aoerr1:1;\t\t\t \n\t\tunsigned long\tni1_aoerr1:1;\t\t\t \n\t\tunsigned long\tsystem_shutdown_int:1;\t\t \n\t\tunsigned long\tlb_irq_int_0:1;\t\t\t \n\t\tunsigned long\tlb_irq_int_1:1;\t\t\t \n\t\tunsigned long\tlb_irq_int_2:1;\t\t\t \n\t\tunsigned long\tlb_irq_int_3:1;\t\t\t \n\t\tunsigned long\tlb_irq_int_4:1;\t\t\t \n\t\tunsigned long\tlb_irq_int_5:1;\t\t\t \n\t\tunsigned long\tlb_irq_int_6:1;\t\t\t \n\t\tunsigned long\tlb_irq_int_7:1;\t\t\t \n\t\tunsigned long\tlb_irq_int_8:1;\t\t\t \n\t\tunsigned long\tlb_irq_int_9:1;\t\t\t \n\t\tunsigned long\tlb_irq_int_10:1;\t\t \n\t\tunsigned long\tlb_irq_int_11:1;\t\t \n\t\tunsigned long\tlb_irq_int_12:1;\t\t \n\t\tunsigned long\tlb_irq_int_13:1;\t\t \n\t\tunsigned long\tlb_irq_int_14:1;\t\t \n\t\tunsigned long\tlb_irq_int_15:1;\t\t \n\t\tunsigned long\tl1_nmi_int:1;\t\t\t \n\t\tunsigned long\tstop_clock:1;\t\t\t \n\t\tunsigned long\tasic_to_l1:1;\t\t\t \n\t\tunsigned long\tl1_to_asic:1;\t\t\t \n\t\tunsigned long\tla_seq_trigger:1;\t\t \n\t\tunsigned long\trsvd_62_63:2;\n\t} sy;\n\n\t \n\tstruct uv5h_event_occurred0_s {\n\t\tunsigned long\tlb_hcerr:1;\t\t\t \n\t\tunsigned long\tkt_hcerr:1;\t\t\t \n\t\tunsigned long\trh0_hcerr:1;\t\t\t \n\t\tunsigned long\trh1_hcerr:1;\t\t\t \n\t\tunsigned long\tlh0_hcerr:1;\t\t\t \n\t\tunsigned long\tlh1_hcerr:1;\t\t\t \n\t\tunsigned long\tlh2_hcerr:1;\t\t\t \n\t\tunsigned long\tlh3_hcerr:1;\t\t\t \n\t\tunsigned long\txb_hcerr:1;\t\t\t \n\t\tunsigned long\trdm_hcerr:1;\t\t\t \n\t\tunsigned long\tni0_hcerr:1;\t\t\t \n\t\tunsigned long\tni1_hcerr:1;\t\t\t \n\t\tunsigned long\tlb_aoerr0:1;\t\t\t \n\t\tunsigned long\tkt_aoerr0:1;\t\t\t \n\t\tunsigned long\trh0_aoerr0:1;\t\t\t \n\t\tunsigned long\trh1_aoerr0:1;\t\t\t \n\t\tunsigned long\tlh0_aoerr0:1;\t\t\t \n\t\tunsigned long\tlh1_aoerr0:1;\t\t\t \n\t\tunsigned long\tlh2_aoerr0:1;\t\t\t \n\t\tunsigned long\tlh3_aoerr0:1;\t\t\t \n\t\tunsigned long\txb_aoerr0:1;\t\t\t \n\t\tunsigned long\trdm_aoerr0:1;\t\t\t \n\t\tunsigned long\trt0_aoerr0:1;\t\t\t \n\t\tunsigned long\trt1_aoerr0:1;\t\t\t \n\t\tunsigned long\tni0_aoerr0:1;\t\t\t \n\t\tunsigned long\tni1_aoerr0:1;\t\t\t \n\t\tunsigned long\tlb_aoerr1:1;\t\t\t \n\t\tunsigned long\tkt_aoerr1:1;\t\t\t \n\t\tunsigned long\trh0_aoerr1:1;\t\t\t \n\t\tunsigned long\trh1_aoerr1:1;\t\t\t \n\t\tunsigned long\tlh0_aoerr1:1;\t\t\t \n\t\tunsigned long\tlh1_aoerr1:1;\t\t\t \n\t\tunsigned long\tlh2_aoerr1:1;\t\t\t \n\t\tunsigned long\tlh3_aoerr1:1;\t\t\t \n\t\tunsigned long\txb_aoerr1:1;\t\t\t \n\t\tunsigned long\trdm_aoerr1:1;\t\t\t \n\t\tunsigned long\trt0_aoerr1:1;\t\t\t \n\t\tunsigned long\trt1_aoerr1:1;\t\t\t \n\t\tunsigned long\tni0_aoerr1:1;\t\t\t \n\t\tunsigned long\tni1_aoerr1:1;\t\t\t \n\t\tunsigned long\tsystem_shutdown_int:1;\t\t \n\t\tunsigned long\tlb_irq_int_0:1;\t\t\t \n\t\tunsigned long\tlb_irq_int_1:1;\t\t\t \n\t\tunsigned long\tlb_irq_int_2:1;\t\t\t \n\t\tunsigned long\tlb_irq_int_3:1;\t\t\t \n\t\tunsigned long\tlb_irq_int_4:1;\t\t\t \n\t\tunsigned long\tlb_irq_int_5:1;\t\t\t \n\t\tunsigned long\tlb_irq_int_6:1;\t\t\t \n\t\tunsigned long\tlb_irq_int_7:1;\t\t\t \n\t\tunsigned long\tlb_irq_int_8:1;\t\t\t \n\t\tunsigned long\tlb_irq_int_9:1;\t\t\t \n\t\tunsigned long\tlb_irq_int_10:1;\t\t \n\t\tunsigned long\tlb_irq_int_11:1;\t\t \n\t\tunsigned long\tlb_irq_int_12:1;\t\t \n\t\tunsigned long\tlb_irq_int_13:1;\t\t \n\t\tunsigned long\tlb_irq_int_14:1;\t\t \n\t\tunsigned long\tlb_irq_int_15:1;\t\t \n\t\tunsigned long\tl1_nmi_int:1;\t\t\t \n\t\tunsigned long\tstop_clock:1;\t\t\t \n\t\tunsigned long\tasic_to_l1:1;\t\t\t \n\t\tunsigned long\tl1_to_asic:1;\t\t\t \n\t\tunsigned long\tla_seq_trigger:1;\t\t \n\t\tunsigned long\trsvd_62_63:2;\n\t} s5;\n\n\t \n\tstruct uv4h_event_occurred0_s {\n\t\tunsigned long\tlb_hcerr:1;\t\t\t \n\t\tunsigned long\tkt_hcerr:1;\t\t\t \n\t\tunsigned long\trh_hcerr:1;\t\t\t \n\t\tunsigned long\tlh0_hcerr:1;\t\t\t \n\t\tunsigned long\tlh1_hcerr:1;\t\t\t \n\t\tunsigned long\tgr0_hcerr:1;\t\t\t \n\t\tunsigned long\tgr1_hcerr:1;\t\t\t \n\t\tunsigned long\tni0_hcerr:1;\t\t\t \n\t\tunsigned long\tni1_hcerr:1;\t\t\t \n\t\tunsigned long\tlb_aoerr0:1;\t\t\t \n\t\tunsigned long\tkt_aoerr0:1;\t\t\t \n\t\tunsigned long\trh_aoerr0:1;\t\t\t \n\t\tunsigned long\tlh0_aoerr0:1;\t\t\t \n\t\tunsigned long\tlh1_aoerr0:1;\t\t\t \n\t\tunsigned long\tgr0_aoerr0:1;\t\t\t \n\t\tunsigned long\tgr1_aoerr0:1;\t\t\t \n\t\tunsigned long\txb_aoerr0:1;\t\t\t \n\t\tunsigned long\trtq0_aoerr0:1;\t\t\t \n\t\tunsigned long\trtq1_aoerr0:1;\t\t\t \n\t\tunsigned long\trtq2_aoerr0:1;\t\t\t \n\t\tunsigned long\trtq3_aoerr0:1;\t\t\t \n\t\tunsigned long\tni0_aoerr0:1;\t\t\t \n\t\tunsigned long\tni1_aoerr0:1;\t\t\t \n\t\tunsigned long\tlb_aoerr1:1;\t\t\t \n\t\tunsigned long\tkt_aoerr1:1;\t\t\t \n\t\tunsigned long\trh_aoerr1:1;\t\t\t \n\t\tunsigned long\tlh0_aoerr1:1;\t\t\t \n\t\tunsigned long\tlh1_aoerr1:1;\t\t\t \n\t\tunsigned long\tgr0_aoerr1:1;\t\t\t \n\t\tunsigned long\tgr1_aoerr1:1;\t\t\t \n\t\tunsigned long\txb_aoerr1:1;\t\t\t \n\t\tunsigned long\trtq0_aoerr1:1;\t\t\t \n\t\tunsigned long\trtq1_aoerr1:1;\t\t\t \n\t\tunsigned long\trtq2_aoerr1:1;\t\t\t \n\t\tunsigned long\trtq3_aoerr1:1;\t\t\t \n\t\tunsigned long\tni0_aoerr1:1;\t\t\t \n\t\tunsigned long\tni1_aoerr1:1;\t\t\t \n\t\tunsigned long\tsystem_shutdown_int:1;\t\t \n\t\tunsigned long\tlb_irq_int_0:1;\t\t\t \n\t\tunsigned long\tlb_irq_int_1:1;\t\t\t \n\t\tunsigned long\tlb_irq_int_2:1;\t\t\t \n\t\tunsigned long\tlb_irq_int_3:1;\t\t\t \n\t\tunsigned long\tlb_irq_int_4:1;\t\t\t \n\t\tunsigned long\tlb_irq_int_5:1;\t\t\t \n\t\tunsigned long\tlb_irq_int_6:1;\t\t\t \n\t\tunsigned long\tlb_irq_int_7:1;\t\t\t \n\t\tunsigned long\tlb_irq_int_8:1;\t\t\t \n\t\tunsigned long\tlb_irq_int_9:1;\t\t\t \n\t\tunsigned long\tlb_irq_int_10:1;\t\t \n\t\tunsigned long\tlb_irq_int_11:1;\t\t \n\t\tunsigned long\tlb_irq_int_12:1;\t\t \n\t\tunsigned long\tlb_irq_int_13:1;\t\t \n\t\tunsigned long\tlb_irq_int_14:1;\t\t \n\t\tunsigned long\tlb_irq_int_15:1;\t\t \n\t\tunsigned long\tl1_nmi_int:1;\t\t\t \n\t\tunsigned long\tstop_clock:1;\t\t\t \n\t\tunsigned long\tasic_to_l1:1;\t\t\t \n\t\tunsigned long\tl1_to_asic:1;\t\t\t \n\t\tunsigned long\tla_seq_trigger:1;\t\t \n\t\tunsigned long\tipi_int:1;\t\t\t \n\t\tunsigned long\textio_int0:1;\t\t\t \n\t\tunsigned long\textio_int1:1;\t\t\t \n\t\tunsigned long\textio_int2:1;\t\t\t \n\t\tunsigned long\textio_int3:1;\t\t\t \n\t} s4;\n\n\t \n\tstruct uv3h_event_occurred0_s {\n\t\tunsigned long\tlb_hcerr:1;\t\t\t \n\t\tunsigned long\tqp_hcerr:1;\t\t\t \n\t\tunsigned long\trh_hcerr:1;\t\t\t \n\t\tunsigned long\tlh0_hcerr:1;\t\t\t \n\t\tunsigned long\tlh1_hcerr:1;\t\t\t \n\t\tunsigned long\tgr0_hcerr:1;\t\t\t \n\t\tunsigned long\tgr1_hcerr:1;\t\t\t \n\t\tunsigned long\tni0_hcerr:1;\t\t\t \n\t\tunsigned long\tni1_hcerr:1;\t\t\t \n\t\tunsigned long\tlb_aoerr0:1;\t\t\t \n\t\tunsigned long\tqp_aoerr0:1;\t\t\t \n\t\tunsigned long\trh_aoerr0:1;\t\t\t \n\t\tunsigned long\tlh0_aoerr0:1;\t\t\t \n\t\tunsigned long\tlh1_aoerr0:1;\t\t\t \n\t\tunsigned long\tgr0_aoerr0:1;\t\t\t \n\t\tunsigned long\tgr1_aoerr0:1;\t\t\t \n\t\tunsigned long\txb_aoerr0:1;\t\t\t \n\t\tunsigned long\trt_aoerr0:1;\t\t\t \n\t\tunsigned long\tni0_aoerr0:1;\t\t\t \n\t\tunsigned long\tni1_aoerr0:1;\t\t\t \n\t\tunsigned long\tlb_aoerr1:1;\t\t\t \n\t\tunsigned long\tqp_aoerr1:1;\t\t\t \n\t\tunsigned long\trh_aoerr1:1;\t\t\t \n\t\tunsigned long\tlh0_aoerr1:1;\t\t\t \n\t\tunsigned long\tlh1_aoerr1:1;\t\t\t \n\t\tunsigned long\tgr0_aoerr1:1;\t\t\t \n\t\tunsigned long\tgr1_aoerr1:1;\t\t\t \n\t\tunsigned long\txb_aoerr1:1;\t\t\t \n\t\tunsigned long\trt_aoerr1:1;\t\t\t \n\t\tunsigned long\tni0_aoerr1:1;\t\t\t \n\t\tunsigned long\tni1_aoerr1:1;\t\t\t \n\t\tunsigned long\tsystem_shutdown_int:1;\t\t \n\t\tunsigned long\tlb_irq_int_0:1;\t\t\t \n\t\tunsigned long\tlb_irq_int_1:1;\t\t\t \n\t\tunsigned long\tlb_irq_int_2:1;\t\t\t \n\t\tunsigned long\tlb_irq_int_3:1;\t\t\t \n\t\tunsigned long\tlb_irq_int_4:1;\t\t\t \n\t\tunsigned long\tlb_irq_int_5:1;\t\t\t \n\t\tunsigned long\tlb_irq_int_6:1;\t\t\t \n\t\tunsigned long\tlb_irq_int_7:1;\t\t\t \n\t\tunsigned long\tlb_irq_int_8:1;\t\t\t \n\t\tunsigned long\tlb_irq_int_9:1;\t\t\t \n\t\tunsigned long\tlb_irq_int_10:1;\t\t \n\t\tunsigned long\tlb_irq_int_11:1;\t\t \n\t\tunsigned long\tlb_irq_int_12:1;\t\t \n\t\tunsigned long\tlb_irq_int_13:1;\t\t \n\t\tunsigned long\tlb_irq_int_14:1;\t\t \n\t\tunsigned long\tlb_irq_int_15:1;\t\t \n\t\tunsigned long\tl1_nmi_int:1;\t\t\t \n\t\tunsigned long\tstop_clock:1;\t\t\t \n\t\tunsigned long\tasic_to_l1:1;\t\t\t \n\t\tunsigned long\tl1_to_asic:1;\t\t\t \n\t\tunsigned long\tla_seq_trigger:1;\t\t \n\t\tunsigned long\tipi_int:1;\t\t\t \n\t\tunsigned long\textio_int0:1;\t\t\t \n\t\tunsigned long\textio_int1:1;\t\t\t \n\t\tunsigned long\textio_int2:1;\t\t\t \n\t\tunsigned long\textio_int3:1;\t\t\t \n\t\tunsigned long\tprofile_int:1;\t\t\t \n\t\tunsigned long\trsvd_59_63:5;\n\t} s3;\n\n\t \n\tstruct uv2h_event_occurred0_s {\n\t\tunsigned long\tlb_hcerr:1;\t\t\t \n\t\tunsigned long\tqp_hcerr:1;\t\t\t \n\t\tunsigned long\trh_hcerr:1;\t\t\t \n\t\tunsigned long\tlh0_hcerr:1;\t\t\t \n\t\tunsigned long\tlh1_hcerr:1;\t\t\t \n\t\tunsigned long\tgr0_hcerr:1;\t\t\t \n\t\tunsigned long\tgr1_hcerr:1;\t\t\t \n\t\tunsigned long\tni0_hcerr:1;\t\t\t \n\t\tunsigned long\tni1_hcerr:1;\t\t\t \n\t\tunsigned long\tlb_aoerr0:1;\t\t\t \n\t\tunsigned long\tqp_aoerr0:1;\t\t\t \n\t\tunsigned long\trh_aoerr0:1;\t\t\t \n\t\tunsigned long\tlh0_aoerr0:1;\t\t\t \n\t\tunsigned long\tlh1_aoerr0:1;\t\t\t \n\t\tunsigned long\tgr0_aoerr0:1;\t\t\t \n\t\tunsigned long\tgr1_aoerr0:1;\t\t\t \n\t\tunsigned long\txb_aoerr0:1;\t\t\t \n\t\tunsigned long\trt_aoerr0:1;\t\t\t \n\t\tunsigned long\tni0_aoerr0:1;\t\t\t \n\t\tunsigned long\tni1_aoerr0:1;\t\t\t \n\t\tunsigned long\tlb_aoerr1:1;\t\t\t \n\t\tunsigned long\tqp_aoerr1:1;\t\t\t \n\t\tunsigned long\trh_aoerr1:1;\t\t\t \n\t\tunsigned long\tlh0_aoerr1:1;\t\t\t \n\t\tunsigned long\tlh1_aoerr1:1;\t\t\t \n\t\tunsigned long\tgr0_aoerr1:1;\t\t\t \n\t\tunsigned long\tgr1_aoerr1:1;\t\t\t \n\t\tunsigned long\txb_aoerr1:1;\t\t\t \n\t\tunsigned long\trt_aoerr1:1;\t\t\t \n\t\tunsigned long\tni0_aoerr1:1;\t\t\t \n\t\tunsigned long\tni1_aoerr1:1;\t\t\t \n\t\tunsigned long\tsystem_shutdown_int:1;\t\t \n\t\tunsigned long\tlb_irq_int_0:1;\t\t\t \n\t\tunsigned long\tlb_irq_int_1:1;\t\t\t \n\t\tunsigned long\tlb_irq_int_2:1;\t\t\t \n\t\tunsigned long\tlb_irq_int_3:1;\t\t\t \n\t\tunsigned long\tlb_irq_int_4:1;\t\t\t \n\t\tunsigned long\tlb_irq_int_5:1;\t\t\t \n\t\tunsigned long\tlb_irq_int_6:1;\t\t\t \n\t\tunsigned long\tlb_irq_int_7:1;\t\t\t \n\t\tunsigned long\tlb_irq_int_8:1;\t\t\t \n\t\tunsigned long\tlb_irq_int_9:1;\t\t\t \n\t\tunsigned long\tlb_irq_int_10:1;\t\t \n\t\tunsigned long\tlb_irq_int_11:1;\t\t \n\t\tunsigned long\tlb_irq_int_12:1;\t\t \n\t\tunsigned long\tlb_irq_int_13:1;\t\t \n\t\tunsigned long\tlb_irq_int_14:1;\t\t \n\t\tunsigned long\tlb_irq_int_15:1;\t\t \n\t\tunsigned long\tl1_nmi_int:1;\t\t\t \n\t\tunsigned long\tstop_clock:1;\t\t\t \n\t\tunsigned long\tasic_to_l1:1;\t\t\t \n\t\tunsigned long\tl1_to_asic:1;\t\t\t \n\t\tunsigned long\tla_seq_trigger:1;\t\t \n\t\tunsigned long\tipi_int:1;\t\t\t \n\t\tunsigned long\textio_int0:1;\t\t\t \n\t\tunsigned long\textio_int1:1;\t\t\t \n\t\tunsigned long\textio_int2:1;\t\t\t \n\t\tunsigned long\textio_int3:1;\t\t\t \n\t\tunsigned long\tprofile_int:1;\t\t\t \n\t\tunsigned long\trsvd_59_63:5;\n\t} s2;\n};\n\n \n \n \n#define UVH_EVENT_OCCURRED0_ALIAS 0x70008UL\n\n\n \n \n \n#define UVH_EVENT_OCCURRED1 0x70080UL\n\n\n\n \n#define UVYH_EVENT_OCCURRED1_IPI_INT_SHFT\t\t0\n#define UVYH_EVENT_OCCURRED1_IPI_INT_MASK\t\t0x0000000000000001UL\n#define UVYH_EVENT_OCCURRED1_EXTIO_INT0_SHFT\t\t1\n#define UVYH_EVENT_OCCURRED1_EXTIO_INT0_MASK\t\t0x0000000000000002UL\n#define UVYH_EVENT_OCCURRED1_EXTIO_INT1_SHFT\t\t2\n#define UVYH_EVENT_OCCURRED1_EXTIO_INT1_MASK\t\t0x0000000000000004UL\n#define UVYH_EVENT_OCCURRED1_EXTIO_INT2_SHFT\t\t3\n#define UVYH_EVENT_OCCURRED1_EXTIO_INT2_MASK\t\t0x0000000000000008UL\n#define UVYH_EVENT_OCCURRED1_EXTIO_INT3_SHFT\t\t4\n#define UVYH_EVENT_OCCURRED1_EXTIO_INT3_MASK\t\t0x0000000000000010UL\n#define UVYH_EVENT_OCCURRED1_PROFILE_INT_SHFT\t\t5\n#define UVYH_EVENT_OCCURRED1_PROFILE_INT_MASK\t\t0x0000000000000020UL\n#define UVYH_EVENT_OCCURRED1_BAU_DATA_SHFT\t\t6\n#define UVYH_EVENT_OCCURRED1_BAU_DATA_MASK\t\t0x0000000000000040UL\n#define UVYH_EVENT_OCCURRED1_PROC_GENERAL_SHFT\t\t7\n#define UVYH_EVENT_OCCURRED1_PROC_GENERAL_MASK\t\t0x0000000000000080UL\n#define UVYH_EVENT_OCCURRED1_XH_TLB_INT0_SHFT\t\t8\n#define UVYH_EVENT_OCCURRED1_XH_TLB_INT0_MASK\t\t0x0000000000000100UL\n#define UVYH_EVENT_OCCURRED1_XH_TLB_INT1_SHFT\t\t9\n#define UVYH_EVENT_OCCURRED1_XH_TLB_INT1_MASK\t\t0x0000000000000200UL\n#define UVYH_EVENT_OCCURRED1_XH_TLB_INT2_SHFT\t\t10\n#define UVYH_EVENT_OCCURRED1_XH_TLB_INT2_MASK\t\t0x0000000000000400UL\n#define UVYH_EVENT_OCCURRED1_XH_TLB_INT3_SHFT\t\t11\n#define UVYH_EVENT_OCCURRED1_XH_TLB_INT3_MASK\t\t0x0000000000000800UL\n#define UVYH_EVENT_OCCURRED1_XH_TLB_INT4_SHFT\t\t12\n#define UVYH_EVENT_OCCURRED1_XH_TLB_INT4_MASK\t\t0x0000000000001000UL\n#define UVYH_EVENT_OCCURRED1_XH_TLB_INT5_SHFT\t\t13\n#define UVYH_EVENT_OCCURRED1_XH_TLB_INT5_MASK\t\t0x0000000000002000UL\n#define UVYH_EVENT_OCCURRED1_RDM_TLB_INT0_SHFT\t\t14\n#define UVYH_EVENT_OCCURRED1_RDM_TLB_INT0_MASK\t\t0x0000000000004000UL\n#define UVYH_EVENT_OCCURRED1_RDM_TLB_INT1_SHFT\t\t15\n#define UVYH_EVENT_OCCURRED1_RDM_TLB_INT1_MASK\t\t0x0000000000008000UL\n#define UVYH_EVENT_OCCURRED1_RDM_TLB_INT2_SHFT\t\t16\n#define UVYH_EVENT_OCCURRED1_RDM_TLB_INT2_MASK\t\t0x0000000000010000UL\n#define UVYH_EVENT_OCCURRED1_RDM_TLB_INT3_SHFT\t\t17\n#define UVYH_EVENT_OCCURRED1_RDM_TLB_INT3_MASK\t\t0x0000000000020000UL\n#define UVYH_EVENT_OCCURRED1_RDM_TLB_INT4_SHFT\t\t18\n#define UVYH_EVENT_OCCURRED1_RDM_TLB_INT4_MASK\t\t0x0000000000040000UL\n#define UVYH_EVENT_OCCURRED1_RDM_TLB_INT5_SHFT\t\t19\n#define UVYH_EVENT_OCCURRED1_RDM_TLB_INT5_MASK\t\t0x0000000000080000UL\n#define UVYH_EVENT_OCCURRED1_RDM_TLB_INT6_SHFT\t\t20\n#define UVYH_EVENT_OCCURRED1_RDM_TLB_INT6_MASK\t\t0x0000000000100000UL\n#define UVYH_EVENT_OCCURRED1_RDM_TLB_INT7_SHFT\t\t21\n#define UVYH_EVENT_OCCURRED1_RDM_TLB_INT7_MASK\t\t0x0000000000200000UL\n#define UVYH_EVENT_OCCURRED1_RDM_TLB_INT8_SHFT\t\t22\n#define UVYH_EVENT_OCCURRED1_RDM_TLB_INT8_MASK\t\t0x0000000000400000UL\n#define UVYH_EVENT_OCCURRED1_RDM_TLB_INT9_SHFT\t\t23\n#define UVYH_EVENT_OCCURRED1_RDM_TLB_INT9_MASK\t\t0x0000000000800000UL\n#define UVYH_EVENT_OCCURRED1_RDM_TLB_INT10_SHFT\t\t24\n#define UVYH_EVENT_OCCURRED1_RDM_TLB_INT10_MASK\t\t0x0000000001000000UL\n#define UVYH_EVENT_OCCURRED1_RDM_TLB_INT11_SHFT\t\t25\n#define UVYH_EVENT_OCCURRED1_RDM_TLB_INT11_MASK\t\t0x0000000002000000UL\n#define UVYH_EVENT_OCCURRED1_RDM_TLB_INT12_SHFT\t\t26\n#define UVYH_EVENT_OCCURRED1_RDM_TLB_INT12_MASK\t\t0x0000000004000000UL\n#define UVYH_EVENT_OCCURRED1_RDM_TLB_INT13_SHFT\t\t27\n#define UVYH_EVENT_OCCURRED1_RDM_TLB_INT13_MASK\t\t0x0000000008000000UL\n#define UVYH_EVENT_OCCURRED1_RDM_TLB_INT14_SHFT\t\t28\n#define UVYH_EVENT_OCCURRED1_RDM_TLB_INT14_MASK\t\t0x0000000010000000UL\n#define UVYH_EVENT_OCCURRED1_RDM_TLB_INT15_SHFT\t\t29\n#define UVYH_EVENT_OCCURRED1_RDM_TLB_INT15_MASK\t\t0x0000000020000000UL\n#define UVYH_EVENT_OCCURRED1_RDM_TLB_INT16_SHFT\t\t30\n#define UVYH_EVENT_OCCURRED1_RDM_TLB_INT16_MASK\t\t0x0000000040000000UL\n#define UVYH_EVENT_OCCURRED1_RDM_TLB_INT17_SHFT\t\t31\n#define UVYH_EVENT_OCCURRED1_RDM_TLB_INT17_MASK\t\t0x0000000080000000UL\n#define UVYH_EVENT_OCCURRED1_RDM_TLB_INT18_SHFT\t\t32\n#define UVYH_EVENT_OCCURRED1_RDM_TLB_INT18_MASK\t\t0x0000000100000000UL\n#define UVYH_EVENT_OCCURRED1_RDM_TLB_INT19_SHFT\t\t33\n#define UVYH_EVENT_OCCURRED1_RDM_TLB_INT19_MASK\t\t0x0000000200000000UL\n#define UVYH_EVENT_OCCURRED1_RDM_TLB_INT20_SHFT\t\t34\n#define UVYH_EVENT_OCCURRED1_RDM_TLB_INT20_MASK\t\t0x0000000400000000UL\n#define UVYH_EVENT_OCCURRED1_RDM_TLB_INT21_SHFT\t\t35\n#define UVYH_EVENT_OCCURRED1_RDM_TLB_INT21_MASK\t\t0x0000000800000000UL\n#define UVYH_EVENT_OCCURRED1_RDM_TLB_INT22_SHFT\t\t36\n#define UVYH_EVENT_OCCURRED1_RDM_TLB_INT22_MASK\t\t0x0000001000000000UL\n#define UVYH_EVENT_OCCURRED1_RDM_TLB_INT23_SHFT\t\t37\n#define UVYH_EVENT_OCCURRED1_RDM_TLB_INT23_MASK\t\t0x0000002000000000UL\n\n \n#define UV4H_EVENT_OCCURRED1_PROFILE_INT_SHFT\t\t0\n#define UV4H_EVENT_OCCURRED1_PROFILE_INT_MASK\t\t0x0000000000000001UL\n#define UV4H_EVENT_OCCURRED1_BAU_DATA_SHFT\t\t1\n#define UV4H_EVENT_OCCURRED1_BAU_DATA_MASK\t\t0x0000000000000002UL\n#define UV4H_EVENT_OCCURRED1_PROC_GENERAL_SHFT\t\t2\n#define UV4H_EVENT_OCCURRED1_PROC_GENERAL_MASK\t\t0x0000000000000004UL\n#define UV4H_EVENT_OCCURRED1_GR0_TLB_INT0_SHFT\t\t3\n#define UV4H_EVENT_OCCURRED1_GR0_TLB_INT0_MASK\t\t0x0000000000000008UL\n#define UV4H_EVENT_OCCURRED1_GR0_TLB_INT1_SHFT\t\t4\n#define UV4H_EVENT_OCCURRED1_GR0_TLB_INT1_MASK\t\t0x0000000000000010UL\n#define UV4H_EVENT_OCCURRED1_GR0_TLB_INT2_SHFT\t\t5\n#define UV4H_EVENT_OCCURRED1_GR0_TLB_INT2_MASK\t\t0x0000000000000020UL\n#define UV4H_EVENT_OCCURRED1_GR0_TLB_INT3_SHFT\t\t6\n#define UV4H_EVENT_OCCURRED1_GR0_TLB_INT3_MASK\t\t0x0000000000000040UL\n#define UV4H_EVENT_OCCURRED1_GR0_TLB_INT4_SHFT\t\t7\n#define UV4H_EVENT_OCCURRED1_GR0_TLB_INT4_MASK\t\t0x0000000000000080UL\n#define UV4H_EVENT_OCCURRED1_GR0_TLB_INT5_SHFT\t\t8\n#define UV4H_EVENT_OCCURRED1_GR0_TLB_INT5_MASK\t\t0x0000000000000100UL\n#define UV4H_EVENT_OCCURRED1_GR0_TLB_INT6_SHFT\t\t9\n#define UV4H_EVENT_OCCURRED1_GR0_TLB_INT6_MASK\t\t0x0000000000000200UL\n#define UV4H_EVENT_OCCURRED1_GR0_TLB_INT7_SHFT\t\t10\n#define UV4H_EVENT_OCCURRED1_GR0_TLB_INT7_MASK\t\t0x0000000000000400UL\n#define UV4H_EVENT_OCCURRED1_GR0_TLB_INT8_SHFT\t\t11\n#define UV4H_EVENT_OCCURRED1_GR0_TLB_INT8_MASK\t\t0x0000000000000800UL\n#define UV4H_EVENT_OCCURRED1_GR0_TLB_INT9_SHFT\t\t12\n#define UV4H_EVENT_OCCURRED1_GR0_TLB_INT9_MASK\t\t0x0000000000001000UL\n#define UV4H_EVENT_OCCURRED1_GR0_TLB_INT10_SHFT\t\t13\n#define UV4H_EVENT_OCCURRED1_GR0_TLB_INT10_MASK\t\t0x0000000000002000UL\n#define UV4H_EVENT_OCCURRED1_GR0_TLB_INT11_SHFT\t\t14\n#define UV4H_EVENT_OCCURRED1_GR0_TLB_INT11_MASK\t\t0x0000000000004000UL\n#define UV4H_EVENT_OCCURRED1_GR0_TLB_INT12_SHFT\t\t15\n#define UV4H_EVENT_OCCURRED1_GR0_TLB_INT12_MASK\t\t0x0000000000008000UL\n#define UV4H_EVENT_OCCURRED1_GR0_TLB_INT13_SHFT\t\t16\n#define UV4H_EVENT_OCCURRED1_GR0_TLB_INT13_MASK\t\t0x0000000000010000UL\n#define UV4H_EVENT_OCCURRED1_GR0_TLB_INT14_SHFT\t\t17\n#define UV4H_EVENT_OCCURRED1_GR0_TLB_INT14_MASK\t\t0x0000000000020000UL\n#define UV4H_EVENT_OCCURRED1_GR0_TLB_INT15_SHFT\t\t18\n#define UV4H_EVENT_OCCURRED1_GR0_TLB_INT15_MASK\t\t0x0000000000040000UL\n#define UV4H_EVENT_OCCURRED1_GR0_TLB_INT16_SHFT\t\t19\n#define UV4H_EVENT_OCCURRED1_GR0_TLB_INT16_MASK\t\t0x0000000000080000UL\n#define UV4H_EVENT_OCCURRED1_GR0_TLB_INT17_SHFT\t\t20\n#define UV4H_EVENT_OCCURRED1_GR0_TLB_INT17_MASK\t\t0x0000000000100000UL\n#define UV4H_EVENT_OCCURRED1_GR0_TLB_INT18_SHFT\t\t21\n#define UV4H_EVENT_OCCURRED1_GR0_TLB_INT18_MASK\t\t0x0000000000200000UL\n#define UV4H_EVENT_OCCURRED1_GR0_TLB_INT19_SHFT\t\t22\n#define UV4H_EVENT_OCCURRED1_GR0_TLB_INT19_MASK\t\t0x0000000000400000UL\n#define UV4H_EVENT_OCCURRED1_GR0_TLB_INT20_SHFT\t\t23\n#define UV4H_EVENT_OCCURRED1_GR0_TLB_INT20_MASK\t\t0x0000000000800000UL\n#define UV4H_EVENT_OCCURRED1_GR0_TLB_INT21_SHFT\t\t24\n#define UV4H_EVENT_OCCURRED1_GR0_TLB_INT21_MASK\t\t0x0000000001000000UL\n#define UV4H_EVENT_OCCURRED1_GR0_TLB_INT22_SHFT\t\t25\n#define UV4H_EVENT_OCCURRED1_GR0_TLB_INT22_MASK\t\t0x0000000002000000UL\n#define UV4H_EVENT_OCCURRED1_GR0_TLB_INT23_SHFT\t\t26\n#define UV4H_EVENT_OCCURRED1_GR0_TLB_INT23_MASK\t\t0x0000000004000000UL\n#define UV4H_EVENT_OCCURRED1_GR1_TLB_INT0_SHFT\t\t27\n#define UV4H_EVENT_OCCURRED1_GR1_TLB_INT0_MASK\t\t0x0000000008000000UL\n#define UV4H_EVENT_OCCURRED1_GR1_TLB_INT1_SHFT\t\t28\n#define UV4H_EVENT_OCCURRED1_GR1_TLB_INT1_MASK\t\t0x0000000010000000UL\n#define UV4H_EVENT_OCCURRED1_GR1_TLB_INT2_SHFT\t\t29\n#define UV4H_EVENT_OCCURRED1_GR1_TLB_INT2_MASK\t\t0x0000000020000000UL\n#define UV4H_EVENT_OCCURRED1_GR1_TLB_INT3_SHFT\t\t30\n#define UV4H_EVENT_OCCURRED1_GR1_TLB_INT3_MASK\t\t0x0000000040000000UL\n#define UV4H_EVENT_OCCURRED1_GR1_TLB_INT4_SHFT\t\t31\n#define UV4H_EVENT_OCCURRED1_GR1_TLB_INT4_MASK\t\t0x0000000080000000UL\n#define UV4H_EVENT_OCCURRED1_GR1_TLB_INT5_SHFT\t\t32\n#define UV4H_EVENT_OCCURRED1_GR1_TLB_INT5_MASK\t\t0x0000000100000000UL\n#define UV4H_EVENT_OCCURRED1_GR1_TLB_INT6_SHFT\t\t33\n#define UV4H_EVENT_OCCURRED1_GR1_TLB_INT6_MASK\t\t0x0000000200000000UL\n#define UV4H_EVENT_OCCURRED1_GR1_TLB_INT7_SHFT\t\t34\n#define UV4H_EVENT_OCCURRED1_GR1_TLB_INT7_MASK\t\t0x0000000400000000UL\n#define UV4H_EVENT_OCCURRED1_GR1_TLB_INT8_SHFT\t\t35\n#define UV4H_EVENT_OCCURRED1_GR1_TLB_INT8_MASK\t\t0x0000000800000000UL\n#define UV4H_EVENT_OCCURRED1_GR1_TLB_INT9_SHFT\t\t36\n#define UV4H_EVENT_OCCURRED1_GR1_TLB_INT9_MASK\t\t0x0000001000000000UL\n#define UV4H_EVENT_OCCURRED1_GR1_TLB_INT10_SHFT\t\t37\n#define UV4H_EVENT_OCCURRED1_GR1_TLB_INT10_MASK\t\t0x0000002000000000UL\n#define UV4H_EVENT_OCCURRED1_GR1_TLB_INT11_SHFT\t\t38\n#define UV4H_EVENT_OCCURRED1_GR1_TLB_INT11_MASK\t\t0x0000004000000000UL\n#define UV4H_EVENT_OCCURRED1_GR1_TLB_INT12_SHFT\t\t39\n#define UV4H_EVENT_OCCURRED1_GR1_TLB_INT12_MASK\t\t0x0000008000000000UL\n#define UV4H_EVENT_OCCURRED1_GR1_TLB_INT13_SHFT\t\t40\n#define UV4H_EVENT_OCCURRED1_GR1_TLB_INT13_MASK\t\t0x0000010000000000UL\n#define UV4H_EVENT_OCCURRED1_GR1_TLB_INT14_SHFT\t\t41\n#define UV4H_EVENT_OCCURRED1_GR1_TLB_INT14_MASK\t\t0x0000020000000000UL\n#define UV4H_EVENT_OCCURRED1_GR1_TLB_INT15_SHFT\t\t42\n#define UV4H_EVENT_OCCURRED1_GR1_TLB_INT15_MASK\t\t0x0000040000000000UL\n#define UV4H_EVENT_OCCURRED1_GR1_TLB_INT16_SHFT\t\t43\n#define UV4H_EVENT_OCCURRED1_GR1_TLB_INT16_MASK\t\t0x0000080000000000UL\n#define UV4H_EVENT_OCCURRED1_GR1_TLB_INT17_SHFT\t\t44\n#define UV4H_EVENT_OCCURRED1_GR1_TLB_INT17_MASK\t\t0x0000100000000000UL\n#define UV4H_EVENT_OCCURRED1_GR1_TLB_INT18_SHFT\t\t45\n#define UV4H_EVENT_OCCURRED1_GR1_TLB_INT18_MASK\t\t0x0000200000000000UL\n#define UV4H_EVENT_OCCURRED1_GR1_TLB_INT19_SHFT\t\t46\n#define UV4H_EVENT_OCCURRED1_GR1_TLB_INT19_MASK\t\t0x0000400000000000UL\n#define UV4H_EVENT_OCCURRED1_GR1_TLB_INT20_SHFT\t\t47\n#define UV4H_EVENT_OCCURRED1_GR1_TLB_INT20_MASK\t\t0x0000800000000000UL\n#define UV4H_EVENT_OCCURRED1_GR1_TLB_INT21_SHFT\t\t48\n#define UV4H_EVENT_OCCURRED1_GR1_TLB_INT21_MASK\t\t0x0001000000000000UL\n#define UV4H_EVENT_OCCURRED1_GR1_TLB_INT22_SHFT\t\t49\n#define UV4H_EVENT_OCCURRED1_GR1_TLB_INT22_MASK\t\t0x0002000000000000UL\n#define UV4H_EVENT_OCCURRED1_GR1_TLB_INT23_SHFT\t\t50\n#define UV4H_EVENT_OCCURRED1_GR1_TLB_INT23_MASK\t\t0x0004000000000000UL\n\n \n#define UV3H_EVENT_OCCURRED1_BAU_DATA_SHFT\t\t0\n#define UV3H_EVENT_OCCURRED1_BAU_DATA_MASK\t\t0x0000000000000001UL\n#define UV3H_EVENT_OCCURRED1_POWER_MANAGEMENT_REQ_SHFT\t1\n#define UV3H_EVENT_OCCURRED1_POWER_MANAGEMENT_REQ_MASK\t0x0000000000000002UL\n#define UV3H_EVENT_OCCURRED1_MESSAGE_ACCELERATOR_INT0_SHFT 2\n#define UV3H_EVENT_OCCURRED1_MESSAGE_ACCELERATOR_INT0_MASK 0x0000000000000004UL\n#define UV3H_EVENT_OCCURRED1_MESSAGE_ACCELERATOR_INT1_SHFT 3\n#define UV3H_EVENT_OCCURRED1_MESSAGE_ACCELERATOR_INT1_MASK 0x0000000000000008UL\n#define UV3H_EVENT_OCCURRED1_MESSAGE_ACCELERATOR_INT2_SHFT 4\n#define UV3H_EVENT_OCCURRED1_MESSAGE_ACCELERATOR_INT2_MASK 0x0000000000000010UL\n#define UV3H_EVENT_OCCURRED1_MESSAGE_ACCELERATOR_INT3_SHFT 5\n#define UV3H_EVENT_OCCURRED1_MESSAGE_ACCELERATOR_INT3_MASK 0x0000000000000020UL\n#define UV3H_EVENT_OCCURRED1_MESSAGE_ACCELERATOR_INT4_SHFT 6\n#define UV3H_EVENT_OCCURRED1_MESSAGE_ACCELERATOR_INT4_MASK 0x0000000000000040UL\n#define UV3H_EVENT_OCCURRED1_MESSAGE_ACCELERATOR_INT5_SHFT 7\n#define UV3H_EVENT_OCCURRED1_MESSAGE_ACCELERATOR_INT5_MASK 0x0000000000000080UL\n#define UV3H_EVENT_OCCURRED1_MESSAGE_ACCELERATOR_INT6_SHFT 8\n#define UV3H_EVENT_OCCURRED1_MESSAGE_ACCELERATOR_INT6_MASK 0x0000000000000100UL\n#define UV3H_EVENT_OCCURRED1_MESSAGE_ACCELERATOR_INT7_SHFT 9\n#define UV3H_EVENT_OCCURRED1_MESSAGE_ACCELERATOR_INT7_MASK 0x0000000000000200UL\n#define UV3H_EVENT_OCCURRED1_MESSAGE_ACCELERATOR_INT8_SHFT 10\n#define UV3H_EVENT_OCCURRED1_MESSAGE_ACCELERATOR_INT8_MASK 0x0000000000000400UL\n#define UV3H_EVENT_OCCURRED1_MESSAGE_ACCELERATOR_INT9_SHFT 11\n#define UV3H_EVENT_OCCURRED1_MESSAGE_ACCELERATOR_INT9_MASK 0x0000000000000800UL\n#define UV3H_EVENT_OCCURRED1_MESSAGE_ACCELERATOR_INT10_SHFT 12\n#define UV3H_EVENT_OCCURRED1_MESSAGE_ACCELERATOR_INT10_MASK 0x0000000000001000UL\n#define UV3H_EVENT_OCCURRED1_MESSAGE_ACCELERATOR_INT11_SHFT 13\n#define UV3H_EVENT_OCCURRED1_MESSAGE_ACCELERATOR_INT11_MASK 0x0000000000002000UL\n#define UV3H_EVENT_OCCURRED1_MESSAGE_ACCELERATOR_INT12_SHFT 14\n#define UV3H_EVENT_OCCURRED1_MESSAGE_ACCELERATOR_INT12_MASK 0x0000000000004000UL\n#define UV3H_EVENT_OCCURRED1_MESSAGE_ACCELERATOR_INT13_SHFT 15\n#define UV3H_EVENT_OCCURRED1_MESSAGE_ACCELERATOR_INT13_MASK 0x0000000000008000UL\n#define UV3H_EVENT_OCCURRED1_MESSAGE_ACCELERATOR_INT14_SHFT 16\n#define UV3H_EVENT_OCCURRED1_MESSAGE_ACCELERATOR_INT14_MASK 0x0000000000010000UL\n#define UV3H_EVENT_OCCURRED1_MESSAGE_ACCELERATOR_INT15_SHFT 17\n#define UV3H_EVENT_OCCURRED1_MESSAGE_ACCELERATOR_INT15_MASK 0x0000000000020000UL\n#define UV3H_EVENT_OCCURRED1_GR0_TLB_INT0_SHFT\t\t18\n#define UV3H_EVENT_OCCURRED1_GR0_TLB_INT0_MASK\t\t0x0000000000040000UL\n#define UV3H_EVENT_OCCURRED1_GR0_TLB_INT1_SHFT\t\t19\n#define UV3H_EVENT_OCCURRED1_GR0_TLB_INT1_MASK\t\t0x0000000000080000UL\n#define UV3H_EVENT_OCCURRED1_GR0_TLB_INT2_SHFT\t\t20\n#define UV3H_EVENT_OCCURRED1_GR0_TLB_INT2_MASK\t\t0x0000000000100000UL\n#define UV3H_EVENT_OCCURRED1_GR0_TLB_INT3_SHFT\t\t21\n#define UV3H_EVENT_OCCURRED1_GR0_TLB_INT3_MASK\t\t0x0000000000200000UL\n#define UV3H_EVENT_OCCURRED1_GR0_TLB_INT4_SHFT\t\t22\n#define UV3H_EVENT_OCCURRED1_GR0_TLB_INT4_MASK\t\t0x0000000000400000UL\n#define UV3H_EVENT_OCCURRED1_GR0_TLB_INT5_SHFT\t\t23\n#define UV3H_EVENT_OCCURRED1_GR0_TLB_INT5_MASK\t\t0x0000000000800000UL\n#define UV3H_EVENT_OCCURRED1_GR0_TLB_INT6_SHFT\t\t24\n#define UV3H_EVENT_OCCURRED1_GR0_TLB_INT6_MASK\t\t0x0000000001000000UL\n#define UV3H_EVENT_OCCURRED1_GR0_TLB_INT7_SHFT\t\t25\n#define UV3H_EVENT_OCCURRED1_GR0_TLB_INT7_MASK\t\t0x0000000002000000UL\n#define UV3H_EVENT_OCCURRED1_GR0_TLB_INT8_SHFT\t\t26\n#define UV3H_EVENT_OCCURRED1_GR0_TLB_INT8_MASK\t\t0x0000000004000000UL\n#define UV3H_EVENT_OCCURRED1_GR0_TLB_INT9_SHFT\t\t27\n#define UV3H_EVENT_OCCURRED1_GR0_TLB_INT9_MASK\t\t0x0000000008000000UL\n#define UV3H_EVENT_OCCURRED1_GR0_TLB_INT10_SHFT\t\t28\n#define UV3H_EVENT_OCCURRED1_GR0_TLB_INT10_MASK\t\t0x0000000010000000UL\n#define UV3H_EVENT_OCCURRED1_GR0_TLB_INT11_SHFT\t\t29\n#define UV3H_EVENT_OCCURRED1_GR0_TLB_INT11_MASK\t\t0x0000000020000000UL\n#define UV3H_EVENT_OCCURRED1_GR0_TLB_INT12_SHFT\t\t30\n#define UV3H_EVENT_OCCURRED1_GR0_TLB_INT12_MASK\t\t0x0000000040000000UL\n#define UV3H_EVENT_OCCURRED1_GR0_TLB_INT13_SHFT\t\t31\n#define UV3H_EVENT_OCCURRED1_GR0_TLB_INT13_MASK\t\t0x0000000080000000UL\n#define UV3H_EVENT_OCCURRED1_GR0_TLB_INT14_SHFT\t\t32\n#define UV3H_EVENT_OCCURRED1_GR0_TLB_INT14_MASK\t\t0x0000000100000000UL\n#define UV3H_EVENT_OCCURRED1_GR0_TLB_INT15_SHFT\t\t33\n#define UV3H_EVENT_OCCURRED1_GR0_TLB_INT15_MASK\t\t0x0000000200000000UL\n#define UV3H_EVENT_OCCURRED1_GR1_TLB_INT0_SHFT\t\t34\n#define UV3H_EVENT_OCCURRED1_GR1_TLB_INT0_MASK\t\t0x0000000400000000UL\n#define UV3H_EVENT_OCCURRED1_GR1_TLB_INT1_SHFT\t\t35\n#define UV3H_EVENT_OCCURRED1_GR1_TLB_INT1_MASK\t\t0x0000000800000000UL\n#define UV3H_EVENT_OCCURRED1_GR1_TLB_INT2_SHFT\t\t36\n#define UV3H_EVENT_OCCURRED1_GR1_TLB_INT2_MASK\t\t0x0000001000000000UL\n#define UV3H_EVENT_OCCURRED1_GR1_TLB_INT3_SHFT\t\t37\n#define UV3H_EVENT_OCCURRED1_GR1_TLB_INT3_MASK\t\t0x0000002000000000UL\n#define UV3H_EVENT_OCCURRED1_GR1_TLB_INT4_SHFT\t\t38\n#define UV3H_EVENT_OCCURRED1_GR1_TLB_INT4_MASK\t\t0x0000004000000000UL\n#define UV3H_EVENT_OCCURRED1_GR1_TLB_INT5_SHFT\t\t39\n#define UV3H_EVENT_OCCURRED1_GR1_TLB_INT5_MASK\t\t0x0000008000000000UL\n#define UV3H_EVENT_OCCURRED1_GR1_TLB_INT6_SHFT\t\t40\n#define UV3H_EVENT_OCCURRED1_GR1_TLB_INT6_MASK\t\t0x0000010000000000UL\n#define UV3H_EVENT_OCCURRED1_GR1_TLB_INT7_SHFT\t\t41\n#define UV3H_EVENT_OCCURRED1_GR1_TLB_INT7_MASK\t\t0x0000020000000000UL\n#define UV3H_EVENT_OCCURRED1_GR1_TLB_INT8_SHFT\t\t42\n#define UV3H_EVENT_OCCURRED1_GR1_TLB_INT8_MASK\t\t0x0000040000000000UL\n#define UV3H_EVENT_OCCURRED1_GR1_TLB_INT9_SHFT\t\t43\n#define UV3H_EVENT_OCCURRED1_GR1_TLB_INT9_MASK\t\t0x0000080000000000UL\n#define UV3H_EVENT_OCCURRED1_GR1_TLB_INT10_SHFT\t\t44\n#define UV3H_EVENT_OCCURRED1_GR1_TLB_INT10_MASK\t\t0x0000100000000000UL\n#define UV3H_EVENT_OCCURRED1_GR1_TLB_INT11_SHFT\t\t45\n#define UV3H_EVENT_OCCURRED1_GR1_TLB_INT11_MASK\t\t0x0000200000000000UL\n#define UV3H_EVENT_OCCURRED1_GR1_TLB_INT12_SHFT\t\t46\n#define UV3H_EVENT_OCCURRED1_GR1_TLB_INT12_MASK\t\t0x0000400000000000UL\n#define UV3H_EVENT_OCCURRED1_GR1_TLB_INT13_SHFT\t\t47\n#define UV3H_EVENT_OCCURRED1_GR1_TLB_INT13_MASK\t\t0x0000800000000000UL\n#define UV3H_EVENT_OCCURRED1_GR1_TLB_INT14_SHFT\t\t48\n#define UV3H_EVENT_OCCURRED1_GR1_TLB_INT14_MASK\t\t0x0001000000000000UL\n#define UV3H_EVENT_OCCURRED1_GR1_TLB_INT15_SHFT\t\t49\n#define UV3H_EVENT_OCCURRED1_GR1_TLB_INT15_MASK\t\t0x0002000000000000UL\n#define UV3H_EVENT_OCCURRED1_RTC_INTERVAL_INT_SHFT\t50\n#define UV3H_EVENT_OCCURRED1_RTC_INTERVAL_INT_MASK\t0x0004000000000000UL\n#define UV3H_EVENT_OCCURRED1_BAU_DASHBOARD_INT_SHFT\t51\n#define UV3H_EVENT_OCCURRED1_BAU_DASHBOARD_INT_MASK\t0x0008000000000000UL\n\n \n#define UV2H_EVENT_OCCURRED1_BAU_DATA_SHFT\t\t0\n#define UV2H_EVENT_OCCURRED1_BAU_DATA_MASK\t\t0x0000000000000001UL\n#define UV2H_EVENT_OCCURRED1_POWER_MANAGEMENT_REQ_SHFT\t1\n#define UV2H_EVENT_OCCURRED1_POWER_MANAGEMENT_REQ_MASK\t0x0000000000000002UL\n#define UV2H_EVENT_OCCURRED1_MESSAGE_ACCELERATOR_INT0_SHFT 2\n#define UV2H_EVENT_OCCURRED1_MESSAGE_ACCELERATOR_INT0_MASK 0x0000000000000004UL\n#define UV2H_EVENT_OCCURRED1_MESSAGE_ACCELERATOR_INT1_SHFT 3\n#define UV2H_EVENT_OCCURRED1_MESSAGE_ACCELERATOR_INT1_MASK 0x0000000000000008UL\n#define UV2H_EVENT_OCCURRED1_MESSAGE_ACCELERATOR_INT2_SHFT 4\n#define UV2H_EVENT_OCCURRED1_MESSAGE_ACCELERATOR_INT2_MASK 0x0000000000000010UL\n#define UV2H_EVENT_OCCURRED1_MESSAGE_ACCELERATOR_INT3_SHFT 5\n#define UV2H_EVENT_OCCURRED1_MESSAGE_ACCELERATOR_INT3_MASK 0x0000000000000020UL\n#define UV2H_EVENT_OCCURRED1_MESSAGE_ACCELERATOR_INT4_SHFT 6\n#define UV2H_EVENT_OCCURRED1_MESSAGE_ACCELERATOR_INT4_MASK 0x0000000000000040UL\n#define UV2H_EVENT_OCCURRED1_MESSAGE_ACCELERATOR_INT5_SHFT 7\n#define UV2H_EVENT_OCCURRED1_MESSAGE_ACCELERATOR_INT5_MASK 0x0000000000000080UL\n#define UV2H_EVENT_OCCURRED1_MESSAGE_ACCELERATOR_INT6_SHFT 8\n#define UV2H_EVENT_OCCURRED1_MESSAGE_ACCELERATOR_INT6_MASK 0x0000000000000100UL\n#define UV2H_EVENT_OCCURRED1_MESSAGE_ACCELERATOR_INT7_SHFT 9\n#define UV2H_EVENT_OCCURRED1_MESSAGE_ACCELERATOR_INT7_MASK 0x0000000000000200UL\n#define UV2H_EVENT_OCCURRED1_MESSAGE_ACCELERATOR_INT8_SHFT 10\n#define UV2H_EVENT_OCCURRED1_MESSAGE_ACCELERATOR_INT8_MASK 0x0000000000000400UL\n#define UV2H_EVENT_OCCURRED1_MESSAGE_ACCELERATOR_INT9_SHFT 11\n#define UV2H_EVENT_OCCURRED1_MESSAGE_ACCELERATOR_INT9_MASK 0x0000000000000800UL\n#define UV2H_EVENT_OCCURRED1_MESSAGE_ACCELERATOR_INT10_SHFT 12\n#define UV2H_EVENT_OCCURRED1_MESSAGE_ACCELERATOR_INT10_MASK 0x0000000000001000UL\n#define UV2H_EVENT_OCCURRED1_MESSAGE_ACCELERATOR_INT11_SHFT 13\n#define UV2H_EVENT_OCCURRED1_MESSAGE_ACCELERATOR_INT11_MASK 0x0000000000002000UL\n#define UV2H_EVENT_OCCURRED1_MESSAGE_ACCELERATOR_INT12_SHFT 14\n#define UV2H_EVENT_OCCURRED1_MESSAGE_ACCELERATOR_INT12_MASK 0x0000000000004000UL\n#define UV2H_EVENT_OCCURRED1_MESSAGE_ACCELERATOR_INT13_SHFT 15\n#define UV2H_EVENT_OCCURRED1_MESSAGE_ACCELERATOR_INT13_MASK 0x0000000000008000UL\n#define UV2H_EVENT_OCCURRED1_MESSAGE_ACCELERATOR_INT14_SHFT 16\n#define UV2H_EVENT_OCCURRED1_MESSAGE_ACCELERATOR_INT14_MASK 0x0000000000010000UL\n#define UV2H_EVENT_OCCURRED1_MESSAGE_ACCELERATOR_INT15_SHFT 17\n#define UV2H_EVENT_OCCURRED1_MESSAGE_ACCELERATOR_INT15_MASK 0x0000000000020000UL\n#define UV2H_EVENT_OCCURRED1_GR0_TLB_INT0_SHFT\t\t18\n#define UV2H_EVENT_OCCURRED1_GR0_TLB_INT0_MASK\t\t0x0000000000040000UL\n#define UV2H_EVENT_OCCURRED1_GR0_TLB_INT1_SHFT\t\t19\n#define UV2H_EVENT_OCCURRED1_GR0_TLB_INT1_MASK\t\t0x0000000000080000UL\n#define UV2H_EVENT_OCCURRED1_GR0_TLB_INT2_SHFT\t\t20\n#define UV2H_EVENT_OCCURRED1_GR0_TLB_INT2_MASK\t\t0x0000000000100000UL\n#define UV2H_EVENT_OCCURRED1_GR0_TLB_INT3_SHFT\t\t21\n#define UV2H_EVENT_OCCURRED1_GR0_TLB_INT3_MASK\t\t0x0000000000200000UL\n#define UV2H_EVENT_OCCURRED1_GR0_TLB_INT4_SHFT\t\t22\n#define UV2H_EVENT_OCCURRED1_GR0_TLB_INT4_MASK\t\t0x0000000000400000UL\n#define UV2H_EVENT_OCCURRED1_GR0_TLB_INT5_SHFT\t\t23\n#define UV2H_EVENT_OCCURRED1_GR0_TLB_INT5_MASK\t\t0x0000000000800000UL\n#define UV2H_EVENT_OCCURRED1_GR0_TLB_INT6_SHFT\t\t24\n#define UV2H_EVENT_OCCURRED1_GR0_TLB_INT6_MASK\t\t0x0000000001000000UL\n#define UV2H_EVENT_OCCURRED1_GR0_TLB_INT7_SHFT\t\t25\n#define UV2H_EVENT_OCCURRED1_GR0_TLB_INT7_MASK\t\t0x0000000002000000UL\n#define UV2H_EVENT_OCCURRED1_GR0_TLB_INT8_SHFT\t\t26\n#define UV2H_EVENT_OCCURRED1_GR0_TLB_INT8_MASK\t\t0x0000000004000000UL\n#define UV2H_EVENT_OCCURRED1_GR0_TLB_INT9_SHFT\t\t27\n#define UV2H_EVENT_OCCURRED1_GR0_TLB_INT9_MASK\t\t0x0000000008000000UL\n#define UV2H_EVENT_OCCURRED1_GR0_TLB_INT10_SHFT\t\t28\n#define UV2H_EVENT_OCCURRED1_GR0_TLB_INT10_MASK\t\t0x0000000010000000UL\n#define UV2H_EVENT_OCCURRED1_GR0_TLB_INT11_SHFT\t\t29\n#define UV2H_EVENT_OCCURRED1_GR0_TLB_INT11_MASK\t\t0x0000000020000000UL\n#define UV2H_EVENT_OCCURRED1_GR0_TLB_INT12_SHFT\t\t30\n#define UV2H_EVENT_OCCURRED1_GR0_TLB_INT12_MASK\t\t0x0000000040000000UL\n#define UV2H_EVENT_OCCURRED1_GR0_TLB_INT13_SHFT\t\t31\n#define UV2H_EVENT_OCCURRED1_GR0_TLB_INT13_MASK\t\t0x0000000080000000UL\n#define UV2H_EVENT_OCCURRED1_GR0_TLB_INT14_SHFT\t\t32\n#define UV2H_EVENT_OCCURRED1_GR0_TLB_INT14_MASK\t\t0x0000000100000000UL\n#define UV2H_EVENT_OCCURRED1_GR0_TLB_INT15_SHFT\t\t33\n#define UV2H_EVENT_OCCURRED1_GR0_TLB_INT15_MASK\t\t0x0000000200000000UL\n#define UV2H_EVENT_OCCURRED1_GR1_TLB_INT0_SHFT\t\t34\n#define UV2H_EVENT_OCCURRED1_GR1_TLB_INT0_MASK\t\t0x0000000400000000UL\n#define UV2H_EVENT_OCCURRED1_GR1_TLB_INT1_SHFT\t\t35\n#define UV2H_EVENT_OCCURRED1_GR1_TLB_INT1_MASK\t\t0x0000000800000000UL\n#define UV2H_EVENT_OCCURRED1_GR1_TLB_INT2_SHFT\t\t36\n#define UV2H_EVENT_OCCURRED1_GR1_TLB_INT2_MASK\t\t0x0000001000000000UL\n#define UV2H_EVENT_OCCURRED1_GR1_TLB_INT3_SHFT\t\t37\n#define UV2H_EVENT_OCCURRED1_GR1_TLB_INT3_MASK\t\t0x0000002000000000UL\n#define UV2H_EVENT_OCCURRED1_GR1_TLB_INT4_SHFT\t\t38\n#define UV2H_EVENT_OCCURRED1_GR1_TLB_INT4_MASK\t\t0x0000004000000000UL\n#define UV2H_EVENT_OCCURRED1_GR1_TLB_INT5_SHFT\t\t39\n#define UV2H_EVENT_OCCURRED1_GR1_TLB_INT5_MASK\t\t0x0000008000000000UL\n#define UV2H_EVENT_OCCURRED1_GR1_TLB_INT6_SHFT\t\t40\n#define UV2H_EVENT_OCCURRED1_GR1_TLB_INT6_MASK\t\t0x0000010000000000UL\n#define UV2H_EVENT_OCCURRED1_GR1_TLB_INT7_SHFT\t\t41\n#define UV2H_EVENT_OCCURRED1_GR1_TLB_INT7_MASK\t\t0x0000020000000000UL\n#define UV2H_EVENT_OCCURRED1_GR1_TLB_INT8_SHFT\t\t42\n#define UV2H_EVENT_OCCURRED1_GR1_TLB_INT8_MASK\t\t0x0000040000000000UL\n#define UV2H_EVENT_OCCURRED1_GR1_TLB_INT9_SHFT\t\t43\n#define UV2H_EVENT_OCCURRED1_GR1_TLB_INT9_MASK\t\t0x0000080000000000UL\n#define UV2H_EVENT_OCCURRED1_GR1_TLB_INT10_SHFT\t\t44\n#define UV2H_EVENT_OCCURRED1_GR1_TLB_INT10_MASK\t\t0x0000100000000000UL\n#define UV2H_EVENT_OCCURRED1_GR1_TLB_INT11_SHFT\t\t45\n#define UV2H_EVENT_OCCURRED1_GR1_TLB_INT11_MASK\t\t0x0000200000000000UL\n#define UV2H_EVENT_OCCURRED1_GR1_TLB_INT12_SHFT\t\t46\n#define UV2H_EVENT_OCCURRED1_GR1_TLB_INT12_MASK\t\t0x0000400000000000UL\n#define UV2H_EVENT_OCCURRED1_GR1_TLB_INT13_SHFT\t\t47\n#define UV2H_EVENT_OCCURRED1_GR1_TLB_INT13_MASK\t\t0x0000800000000000UL\n#define UV2H_EVENT_OCCURRED1_GR1_TLB_INT14_SHFT\t\t48\n#define UV2H_EVENT_OCCURRED1_GR1_TLB_INT14_MASK\t\t0x0001000000000000UL\n#define UV2H_EVENT_OCCURRED1_GR1_TLB_INT15_SHFT\t\t49\n#define UV2H_EVENT_OCCURRED1_GR1_TLB_INT15_MASK\t\t0x0002000000000000UL\n#define UV2H_EVENT_OCCURRED1_RTC_INTERVAL_INT_SHFT\t50\n#define UV2H_EVENT_OCCURRED1_RTC_INTERVAL_INT_MASK\t0x0004000000000000UL\n#define UV2H_EVENT_OCCURRED1_BAU_DASHBOARD_INT_SHFT\t51\n#define UV2H_EVENT_OCCURRED1_BAU_DASHBOARD_INT_MASK\t0x0008000000000000UL\n\n#define UVH_EVENT_OCCURRED1_EXTIO_INT0_MASK (\t\t\t\t\\\n\tis_uv(UV5) ? 0x0000000000000002UL :\t\t\t\t\\\n\t0)\n#define UVH_EVENT_OCCURRED1_EXTIO_INT0_SHFT (\t\t\t\t\\\n\tis_uv(UV5) ? 1 :\t\t\t\t\t\t\\\n\t-1)\n\nunion uvyh_event_occurred1_u {\n\tunsigned long\tv;\n\n\t \n\tstruct uvyh_event_occurred1_s {\n\t\tunsigned long\tipi_int:1;\t\t\t \n\t\tunsigned long\textio_int0:1;\t\t\t \n\t\tunsigned long\textio_int1:1;\t\t\t \n\t\tunsigned long\textio_int2:1;\t\t\t \n\t\tunsigned long\textio_int3:1;\t\t\t \n\t\tunsigned long\tprofile_int:1;\t\t\t \n\t\tunsigned long\tbau_data:1;\t\t\t \n\t\tunsigned long\tproc_general:1;\t\t\t \n\t\tunsigned long\txh_tlb_int0:1;\t\t\t \n\t\tunsigned long\txh_tlb_int1:1;\t\t\t \n\t\tunsigned long\txh_tlb_int2:1;\t\t\t \n\t\tunsigned long\txh_tlb_int3:1;\t\t\t \n\t\tunsigned long\txh_tlb_int4:1;\t\t\t \n\t\tunsigned long\txh_tlb_int5:1;\t\t\t \n\t\tunsigned long\trdm_tlb_int0:1;\t\t\t \n\t\tunsigned long\trdm_tlb_int1:1;\t\t\t \n\t\tunsigned long\trdm_tlb_int2:1;\t\t\t \n\t\tunsigned long\trdm_tlb_int3:1;\t\t\t \n\t\tunsigned long\trdm_tlb_int4:1;\t\t\t \n\t\tunsigned long\trdm_tlb_int5:1;\t\t\t \n\t\tunsigned long\trdm_tlb_int6:1;\t\t\t \n\t\tunsigned long\trdm_tlb_int7:1;\t\t\t \n\t\tunsigned long\trdm_tlb_int8:1;\t\t\t \n\t\tunsigned long\trdm_tlb_int9:1;\t\t\t \n\t\tunsigned long\trdm_tlb_int10:1;\t\t \n\t\tunsigned long\trdm_tlb_int11:1;\t\t \n\t\tunsigned long\trdm_tlb_int12:1;\t\t \n\t\tunsigned long\trdm_tlb_int13:1;\t\t \n\t\tunsigned long\trdm_tlb_int14:1;\t\t \n\t\tunsigned long\trdm_tlb_int15:1;\t\t \n\t\tunsigned long\trdm_tlb_int16:1;\t\t \n\t\tunsigned long\trdm_tlb_int17:1;\t\t \n\t\tunsigned long\trdm_tlb_int18:1;\t\t \n\t\tunsigned long\trdm_tlb_int19:1;\t\t \n\t\tunsigned long\trdm_tlb_int20:1;\t\t \n\t\tunsigned long\trdm_tlb_int21:1;\t\t \n\t\tunsigned long\trdm_tlb_int22:1;\t\t \n\t\tunsigned long\trdm_tlb_int23:1;\t\t \n\t\tunsigned long\trsvd_38_63:26;\n\t} sy;\n\n\t \n\tstruct uv5h_event_occurred1_s {\n\t\tunsigned long\tipi_int:1;\t\t\t \n\t\tunsigned long\textio_int0:1;\t\t\t \n\t\tunsigned long\textio_int1:1;\t\t\t \n\t\tunsigned long\textio_int2:1;\t\t\t \n\t\tunsigned long\textio_int3:1;\t\t\t \n\t\tunsigned long\tprofile_int:1;\t\t\t \n\t\tunsigned long\tbau_data:1;\t\t\t \n\t\tunsigned long\tproc_general:1;\t\t\t \n\t\tunsigned long\txh_tlb_int0:1;\t\t\t \n\t\tunsigned long\txh_tlb_int1:1;\t\t\t \n\t\tunsigned long\txh_tlb_int2:1;\t\t\t \n\t\tunsigned long\txh_tlb_int3:1;\t\t\t \n\t\tunsigned long\txh_tlb_int4:1;\t\t\t \n\t\tunsigned long\txh_tlb_int5:1;\t\t\t \n\t\tunsigned long\trdm_tlb_int0:1;\t\t\t \n\t\tunsigned long\trdm_tlb_int1:1;\t\t\t \n\t\tunsigned long\trdm_tlb_int2:1;\t\t\t \n\t\tunsigned long\trdm_tlb_int3:1;\t\t\t \n\t\tunsigned long\trdm_tlb_int4:1;\t\t\t \n\t\tunsigned long\trdm_tlb_int5:1;\t\t\t \n\t\tunsigned long\trdm_tlb_int6:1;\t\t\t \n\t\tunsigned long\trdm_tlb_int7:1;\t\t\t \n\t\tunsigned long\trdm_tlb_int8:1;\t\t\t \n\t\tunsigned long\trdm_tlb_int9:1;\t\t\t \n\t\tunsigned long\trdm_tlb_int10:1;\t\t \n\t\tunsigned long\trdm_tlb_int11:1;\t\t \n\t\tunsigned long\trdm_tlb_int12:1;\t\t \n\t\tunsigned long\trdm_tlb_int13:1;\t\t \n\t\tunsigned long\trdm_tlb_int14:1;\t\t \n\t\tunsigned long\trdm_tlb_int15:1;\t\t \n\t\tunsigned long\trdm_tlb_int16:1;\t\t \n\t\tunsigned long\trdm_tlb_int17:1;\t\t \n\t\tunsigned long\trdm_tlb_int18:1;\t\t \n\t\tunsigned long\trdm_tlb_int19:1;\t\t \n\t\tunsigned long\trdm_tlb_int20:1;\t\t \n\t\tunsigned long\trdm_tlb_int21:1;\t\t \n\t\tunsigned long\trdm_tlb_int22:1;\t\t \n\t\tunsigned long\trdm_tlb_int23:1;\t\t \n\t\tunsigned long\trsvd_38_63:26;\n\t} s5;\n\n\t \n\tstruct uv4h_event_occurred1_s {\n\t\tunsigned long\tprofile_int:1;\t\t\t \n\t\tunsigned long\tbau_data:1;\t\t\t \n\t\tunsigned long\tproc_general:1;\t\t\t \n\t\tunsigned long\tgr0_tlb_int0:1;\t\t\t \n\t\tunsigned long\tgr0_tlb_int1:1;\t\t\t \n\t\tunsigned long\tgr0_tlb_int2:1;\t\t\t \n\t\tunsigned long\tgr0_tlb_int3:1;\t\t\t \n\t\tunsigned long\tgr0_tlb_int4:1;\t\t\t \n\t\tunsigned long\tgr0_tlb_int5:1;\t\t\t \n\t\tunsigned long\tgr0_tlb_int6:1;\t\t\t \n\t\tunsigned long\tgr0_tlb_int7:1;\t\t\t \n\t\tunsigned long\tgr0_tlb_int8:1;\t\t\t \n\t\tunsigned long\tgr0_tlb_int9:1;\t\t\t \n\t\tunsigned long\tgr0_tlb_int10:1;\t\t \n\t\tunsigned long\tgr0_tlb_int11:1;\t\t \n\t\tunsigned long\tgr0_tlb_int12:1;\t\t \n\t\tunsigned long\tgr0_tlb_int13:1;\t\t \n\t\tunsigned long\tgr0_tlb_int14:1;\t\t \n\t\tunsigned long\tgr0_tlb_int15:1;\t\t \n\t\tunsigned long\tgr0_tlb_int16:1;\t\t \n\t\tunsigned long\tgr0_tlb_int17:1;\t\t \n\t\tunsigned long\tgr0_tlb_int18:1;\t\t \n\t\tunsigned long\tgr0_tlb_int19:1;\t\t \n\t\tunsigned long\tgr0_tlb_int20:1;\t\t \n\t\tunsigned long\tgr0_tlb_int21:1;\t\t \n\t\tunsigned long\tgr0_tlb_int22:1;\t\t \n\t\tunsigned long\tgr0_tlb_int23:1;\t\t \n\t\tunsigned long\tgr1_tlb_int0:1;\t\t\t \n\t\tunsigned long\tgr1_tlb_int1:1;\t\t\t \n\t\tunsigned long\tgr1_tlb_int2:1;\t\t\t \n\t\tunsigned long\tgr1_tlb_int3:1;\t\t\t \n\t\tunsigned long\tgr1_tlb_int4:1;\t\t\t \n\t\tunsigned long\tgr1_tlb_int5:1;\t\t\t \n\t\tunsigned long\tgr1_tlb_int6:1;\t\t\t \n\t\tunsigned long\tgr1_tlb_int7:1;\t\t\t \n\t\tunsigned long\tgr1_tlb_int8:1;\t\t\t \n\t\tunsigned long\tgr1_tlb_int9:1;\t\t\t \n\t\tunsigned long\tgr1_tlb_int10:1;\t\t \n\t\tunsigned long\tgr1_tlb_int11:1;\t\t \n\t\tunsigned long\tgr1_tlb_int12:1;\t\t \n\t\tunsigned long\tgr1_tlb_int13:1;\t\t \n\t\tunsigned long\tgr1_tlb_int14:1;\t\t \n\t\tunsigned long\tgr1_tlb_int15:1;\t\t \n\t\tunsigned long\tgr1_tlb_int16:1;\t\t \n\t\tunsigned long\tgr1_tlb_int17:1;\t\t \n\t\tunsigned long\tgr1_tlb_int18:1;\t\t \n\t\tunsigned long\tgr1_tlb_int19:1;\t\t \n\t\tunsigned long\tgr1_tlb_int20:1;\t\t \n\t\tunsigned long\tgr1_tlb_int21:1;\t\t \n\t\tunsigned long\tgr1_tlb_int22:1;\t\t \n\t\tunsigned long\tgr1_tlb_int23:1;\t\t \n\t\tunsigned long\trsvd_51_63:13;\n\t} s4;\n\n\t \n\tstruct uv3h_event_occurred1_s {\n\t\tunsigned long\tbau_data:1;\t\t\t \n\t\tunsigned long\tpower_management_req:1;\t\t \n\t\tunsigned long\tmessage_accelerator_int0:1;\t \n\t\tunsigned long\tmessage_accelerator_int1:1;\t \n\t\tunsigned long\tmessage_accelerator_int2:1;\t \n\t\tunsigned long\tmessage_accelerator_int3:1;\t \n\t\tunsigned long\tmessage_accelerator_int4:1;\t \n\t\tunsigned long\tmessage_accelerator_int5:1;\t \n\t\tunsigned long\tmessage_accelerator_int6:1;\t \n\t\tunsigned long\tmessage_accelerator_int7:1;\t \n\t\tunsigned long\tmessage_accelerator_int8:1;\t \n\t\tunsigned long\tmessage_accelerator_int9:1;\t \n\t\tunsigned long\tmessage_accelerator_int10:1;\t \n\t\tunsigned long\tmessage_accelerator_int11:1;\t \n\t\tunsigned long\tmessage_accelerator_int12:1;\t \n\t\tunsigned long\tmessage_accelerator_int13:1;\t \n\t\tunsigned long\tmessage_accelerator_int14:1;\t \n\t\tunsigned long\tmessage_accelerator_int15:1;\t \n\t\tunsigned long\tgr0_tlb_int0:1;\t\t\t \n\t\tunsigned long\tgr0_tlb_int1:1;\t\t\t \n\t\tunsigned long\tgr0_tlb_int2:1;\t\t\t \n\t\tunsigned long\tgr0_tlb_int3:1;\t\t\t \n\t\tunsigned long\tgr0_tlb_int4:1;\t\t\t \n\t\tunsigned long\tgr0_tlb_int5:1;\t\t\t \n\t\tunsigned long\tgr0_tlb_int6:1;\t\t\t \n\t\tunsigned long\tgr0_tlb_int7:1;\t\t\t \n\t\tunsigned long\tgr0_tlb_int8:1;\t\t\t \n\t\tunsigned long\tgr0_tlb_int9:1;\t\t\t \n\t\tunsigned long\tgr0_tlb_int10:1;\t\t \n\t\tunsigned long\tgr0_tlb_int11:1;\t\t \n\t\tunsigned long\tgr0_tlb_int12:1;\t\t \n\t\tunsigned long\tgr0_tlb_int13:1;\t\t \n\t\tunsigned long\tgr0_tlb_int14:1;\t\t \n\t\tunsigned long\tgr0_tlb_int15:1;\t\t \n\t\tunsigned long\tgr1_tlb_int0:1;\t\t\t \n\t\tunsigned long\tgr1_tlb_int1:1;\t\t\t \n\t\tunsigned long\tgr1_tlb_int2:1;\t\t\t \n\t\tunsigned long\tgr1_tlb_int3:1;\t\t\t \n\t\tunsigned long\tgr1_tlb_int4:1;\t\t\t \n\t\tunsigned long\tgr1_tlb_int5:1;\t\t\t \n\t\tunsigned long\tgr1_tlb_int6:1;\t\t\t \n\t\tunsigned long\tgr1_tlb_int7:1;\t\t\t \n\t\tunsigned long\tgr1_tlb_int8:1;\t\t\t \n\t\tunsigned long\tgr1_tlb_int9:1;\t\t\t \n\t\tunsigned long\tgr1_tlb_int10:1;\t\t \n\t\tunsigned long\tgr1_tlb_int11:1;\t\t \n\t\tunsigned long\tgr1_tlb_int12:1;\t\t \n\t\tunsigned long\tgr1_tlb_int13:1;\t\t \n\t\tunsigned long\tgr1_tlb_int14:1;\t\t \n\t\tunsigned long\tgr1_tlb_int15:1;\t\t \n\t\tunsigned long\trtc_interval_int:1;\t\t \n\t\tunsigned long\tbau_dashboard_int:1;\t\t \n\t\tunsigned long\trsvd_52_63:12;\n\t} s3;\n\n\t \n\tstruct uv2h_event_occurred1_s {\n\t\tunsigned long\tbau_data:1;\t\t\t \n\t\tunsigned long\tpower_management_req:1;\t\t \n\t\tunsigned long\tmessage_accelerator_int0:1;\t \n\t\tunsigned long\tmessage_accelerator_int1:1;\t \n\t\tunsigned long\tmessage_accelerator_int2:1;\t \n\t\tunsigned long\tmessage_accelerator_int3:1;\t \n\t\tunsigned long\tmessage_accelerator_int4:1;\t \n\t\tunsigned long\tmessage_accelerator_int5:1;\t \n\t\tunsigned long\tmessage_accelerator_int6:1;\t \n\t\tunsigned long\tmessage_accelerator_int7:1;\t \n\t\tunsigned long\tmessage_accelerator_int8:1;\t \n\t\tunsigned long\tmessage_accelerator_int9:1;\t \n\t\tunsigned long\tmessage_accelerator_int10:1;\t \n\t\tunsigned long\tmessage_accelerator_int11:1;\t \n\t\tunsigned long\tmessage_accelerator_int12:1;\t \n\t\tunsigned long\tmessage_accelerator_int13:1;\t \n\t\tunsigned long\tmessage_accelerator_int14:1;\t \n\t\tunsigned long\tmessage_accelerator_int15:1;\t \n\t\tunsigned long\tgr0_tlb_int0:1;\t\t\t \n\t\tunsigned long\tgr0_tlb_int1:1;\t\t\t \n\t\tunsigned long\tgr0_tlb_int2:1;\t\t\t \n\t\tunsigned long\tgr0_tlb_int3:1;\t\t\t \n\t\tunsigned long\tgr0_tlb_int4:1;\t\t\t \n\t\tunsigned long\tgr0_tlb_int5:1;\t\t\t \n\t\tunsigned long\tgr0_tlb_int6:1;\t\t\t \n\t\tunsigned long\tgr0_tlb_int7:1;\t\t\t \n\t\tunsigned long\tgr0_tlb_int8:1;\t\t\t \n\t\tunsigned long\tgr0_tlb_int9:1;\t\t\t \n\t\tunsigned long\tgr0_tlb_int10:1;\t\t \n\t\tunsigned long\tgr0_tlb_int11:1;\t\t \n\t\tunsigned long\tgr0_tlb_int12:1;\t\t \n\t\tunsigned long\tgr0_tlb_int13:1;\t\t \n\t\tunsigned long\tgr0_tlb_int14:1;\t\t \n\t\tunsigned long\tgr0_tlb_int15:1;\t\t \n\t\tunsigned long\tgr1_tlb_int0:1;\t\t\t \n\t\tunsigned long\tgr1_tlb_int1:1;\t\t\t \n\t\tunsigned long\tgr1_tlb_int2:1;\t\t\t \n\t\tunsigned long\tgr1_tlb_int3:1;\t\t\t \n\t\tunsigned long\tgr1_tlb_int4:1;\t\t\t \n\t\tunsigned long\tgr1_tlb_int5:1;\t\t\t \n\t\tunsigned long\tgr1_tlb_int6:1;\t\t\t \n\t\tunsigned long\tgr1_tlb_int7:1;\t\t\t \n\t\tunsigned long\tgr1_tlb_int8:1;\t\t\t \n\t\tunsigned long\tgr1_tlb_int9:1;\t\t\t \n\t\tunsigned long\tgr1_tlb_int10:1;\t\t \n\t\tunsigned long\tgr1_tlb_int11:1;\t\t \n\t\tunsigned long\tgr1_tlb_int12:1;\t\t \n\t\tunsigned long\tgr1_tlb_int13:1;\t\t \n\t\tunsigned long\tgr1_tlb_int14:1;\t\t \n\t\tunsigned long\tgr1_tlb_int15:1;\t\t \n\t\tunsigned long\trtc_interval_int:1;\t\t \n\t\tunsigned long\tbau_dashboard_int:1;\t\t \n\t\tunsigned long\trsvd_52_63:12;\n\t} s2;\n};\n\n \n \n \n#define UVH_EVENT_OCCURRED1_ALIAS 0x70088UL\n\n\n \n \n \n#define UVH_EVENT_OCCURRED2 0x70100UL\n\n\n\n \n#define UVYH_EVENT_OCCURRED2_RTC_INTERVAL_INT_SHFT\t0\n#define UVYH_EVENT_OCCURRED2_RTC_INTERVAL_INT_MASK\t0x0000000000000001UL\n#define UVYH_EVENT_OCCURRED2_BAU_DASHBOARD_INT_SHFT\t1\n#define UVYH_EVENT_OCCURRED2_BAU_DASHBOARD_INT_MASK\t0x0000000000000002UL\n#define UVYH_EVENT_OCCURRED2_RTC_0_SHFT\t\t\t2\n#define UVYH_EVENT_OCCURRED2_RTC_0_MASK\t\t\t0x0000000000000004UL\n#define UVYH_EVENT_OCCURRED2_RTC_1_SHFT\t\t\t3\n#define UVYH_EVENT_OCCURRED2_RTC_1_MASK\t\t\t0x0000000000000008UL\n#define UVYH_EVENT_OCCURRED2_RTC_2_SHFT\t\t\t4\n#define UVYH_EVENT_OCCURRED2_RTC_2_MASK\t\t\t0x0000000000000010UL\n#define UVYH_EVENT_OCCURRED2_RTC_3_SHFT\t\t\t5\n#define UVYH_EVENT_OCCURRED2_RTC_3_MASK\t\t\t0x0000000000000020UL\n#define UVYH_EVENT_OCCURRED2_RTC_4_SHFT\t\t\t6\n#define UVYH_EVENT_OCCURRED2_RTC_4_MASK\t\t\t0x0000000000000040UL\n#define UVYH_EVENT_OCCURRED2_RTC_5_SHFT\t\t\t7\n#define UVYH_EVENT_OCCURRED2_RTC_5_MASK\t\t\t0x0000000000000080UL\n#define UVYH_EVENT_OCCURRED2_RTC_6_SHFT\t\t\t8\n#define UVYH_EVENT_OCCURRED2_RTC_6_MASK\t\t\t0x0000000000000100UL\n#define UVYH_EVENT_OCCURRED2_RTC_7_SHFT\t\t\t9\n#define UVYH_EVENT_OCCURRED2_RTC_7_MASK\t\t\t0x0000000000000200UL\n#define UVYH_EVENT_OCCURRED2_RTC_8_SHFT\t\t\t10\n#define UVYH_EVENT_OCCURRED2_RTC_8_MASK\t\t\t0x0000000000000400UL\n#define UVYH_EVENT_OCCURRED2_RTC_9_SHFT\t\t\t11\n#define UVYH_EVENT_OCCURRED2_RTC_9_MASK\t\t\t0x0000000000000800UL\n#define UVYH_EVENT_OCCURRED2_RTC_10_SHFT\t\t12\n#define UVYH_EVENT_OCCURRED2_RTC_10_MASK\t\t0x0000000000001000UL\n#define UVYH_EVENT_OCCURRED2_RTC_11_SHFT\t\t13\n#define UVYH_EVENT_OCCURRED2_RTC_11_MASK\t\t0x0000000000002000UL\n#define UVYH_EVENT_OCCURRED2_RTC_12_SHFT\t\t14\n#define UVYH_EVENT_OCCURRED2_RTC_12_MASK\t\t0x0000000000004000UL\n#define UVYH_EVENT_OCCURRED2_RTC_13_SHFT\t\t15\n#define UVYH_EVENT_OCCURRED2_RTC_13_MASK\t\t0x0000000000008000UL\n#define UVYH_EVENT_OCCURRED2_RTC_14_SHFT\t\t16\n#define UVYH_EVENT_OCCURRED2_RTC_14_MASK\t\t0x0000000000010000UL\n#define UVYH_EVENT_OCCURRED2_RTC_15_SHFT\t\t17\n#define UVYH_EVENT_OCCURRED2_RTC_15_MASK\t\t0x0000000000020000UL\n#define UVYH_EVENT_OCCURRED2_RTC_16_SHFT\t\t18\n#define UVYH_EVENT_OCCURRED2_RTC_16_MASK\t\t0x0000000000040000UL\n#define UVYH_EVENT_OCCURRED2_RTC_17_SHFT\t\t19\n#define UVYH_EVENT_OCCURRED2_RTC_17_MASK\t\t0x0000000000080000UL\n#define UVYH_EVENT_OCCURRED2_RTC_18_SHFT\t\t20\n#define UVYH_EVENT_OCCURRED2_RTC_18_MASK\t\t0x0000000000100000UL\n#define UVYH_EVENT_OCCURRED2_RTC_19_SHFT\t\t21\n#define UVYH_EVENT_OCCURRED2_RTC_19_MASK\t\t0x0000000000200000UL\n#define UVYH_EVENT_OCCURRED2_RTC_20_SHFT\t\t22\n#define UVYH_EVENT_OCCURRED2_RTC_20_MASK\t\t0x0000000000400000UL\n#define UVYH_EVENT_OCCURRED2_RTC_21_SHFT\t\t23\n#define UVYH_EVENT_OCCURRED2_RTC_21_MASK\t\t0x0000000000800000UL\n#define UVYH_EVENT_OCCURRED2_RTC_22_SHFT\t\t24\n#define UVYH_EVENT_OCCURRED2_RTC_22_MASK\t\t0x0000000001000000UL\n#define UVYH_EVENT_OCCURRED2_RTC_23_SHFT\t\t25\n#define UVYH_EVENT_OCCURRED2_RTC_23_MASK\t\t0x0000000002000000UL\n#define UVYH_EVENT_OCCURRED2_RTC_24_SHFT\t\t26\n#define UVYH_EVENT_OCCURRED2_RTC_24_MASK\t\t0x0000000004000000UL\n#define UVYH_EVENT_OCCURRED2_RTC_25_SHFT\t\t27\n#define UVYH_EVENT_OCCURRED2_RTC_25_MASK\t\t0x0000000008000000UL\n#define UVYH_EVENT_OCCURRED2_RTC_26_SHFT\t\t28\n#define UVYH_EVENT_OCCURRED2_RTC_26_MASK\t\t0x0000000010000000UL\n#define UVYH_EVENT_OCCURRED2_RTC_27_SHFT\t\t29\n#define UVYH_EVENT_OCCURRED2_RTC_27_MASK\t\t0x0000000020000000UL\n#define UVYH_EVENT_OCCURRED2_RTC_28_SHFT\t\t30\n#define UVYH_EVENT_OCCURRED2_RTC_28_MASK\t\t0x0000000040000000UL\n#define UVYH_EVENT_OCCURRED2_RTC_29_SHFT\t\t31\n#define UVYH_EVENT_OCCURRED2_RTC_29_MASK\t\t0x0000000080000000UL\n#define UVYH_EVENT_OCCURRED2_RTC_30_SHFT\t\t32\n#define UVYH_EVENT_OCCURRED2_RTC_30_MASK\t\t0x0000000100000000UL\n#define UVYH_EVENT_OCCURRED2_RTC_31_SHFT\t\t33\n#define UVYH_EVENT_OCCURRED2_RTC_31_MASK\t\t0x0000000200000000UL\n\n \n#define UV4H_EVENT_OCCURRED2_MESSAGE_ACCELERATOR_INT0_SHFT 0\n#define UV4H_EVENT_OCCURRED2_MESSAGE_ACCELERATOR_INT0_MASK 0x0000000000000001UL\n#define UV4H_EVENT_OCCURRED2_MESSAGE_ACCELERATOR_INT1_SHFT 1\n#define UV4H_EVENT_OCCURRED2_MESSAGE_ACCELERATOR_INT1_MASK 0x0000000000000002UL\n#define UV4H_EVENT_OCCURRED2_MESSAGE_ACCELERATOR_INT2_SHFT 2\n#define UV4H_EVENT_OCCURRED2_MESSAGE_ACCELERATOR_INT2_MASK 0x0000000000000004UL\n#define UV4H_EVENT_OCCURRED2_MESSAGE_ACCELERATOR_INT3_SHFT 3\n#define UV4H_EVENT_OCCURRED2_MESSAGE_ACCELERATOR_INT3_MASK 0x0000000000000008UL\n#define UV4H_EVENT_OCCURRED2_MESSAGE_ACCELERATOR_INT4_SHFT 4\n#define UV4H_EVENT_OCCURRED2_MESSAGE_ACCELERATOR_INT4_MASK 0x0000000000000010UL\n#define UV4H_EVENT_OCCURRED2_MESSAGE_ACCELERATOR_INT5_SHFT 5\n#define UV4H_EVENT_OCCURRED2_MESSAGE_ACCELERATOR_INT5_MASK 0x0000000000000020UL\n#define UV4H_EVENT_OCCURRED2_MESSAGE_ACCELERATOR_INT6_SHFT 6\n#define UV4H_EVENT_OCCURRED2_MESSAGE_ACCELERATOR_INT6_MASK 0x0000000000000040UL\n#define UV4H_EVENT_OCCURRED2_MESSAGE_ACCELERATOR_INT7_SHFT 7\n#define UV4H_EVENT_OCCURRED2_MESSAGE_ACCELERATOR_INT7_MASK 0x0000000000000080UL\n#define UV4H_EVENT_OCCURRED2_MESSAGE_ACCELERATOR_INT8_SHFT 8\n#define UV4H_EVENT_OCCURRED2_MESSAGE_ACCELERATOR_INT8_MASK 0x0000000000000100UL\n#define UV4H_EVENT_OCCURRED2_MESSAGE_ACCELERATOR_INT9_SHFT 9\n#define UV4H_EVENT_OCCURRED2_MESSAGE_ACCELERATOR_INT9_MASK 0x0000000000000200UL\n#define UV4H_EVENT_OCCURRED2_MESSAGE_ACCELERATOR_INT10_SHFT 10\n#define UV4H_EVENT_OCCURRED2_MESSAGE_ACCELERATOR_INT10_MASK 0x0000000000000400UL\n#define UV4H_EVENT_OCCURRED2_MESSAGE_ACCELERATOR_INT11_SHFT 11\n#define UV4H_EVENT_OCCURRED2_MESSAGE_ACCELERATOR_INT11_MASK 0x0000000000000800UL\n#define UV4H_EVENT_OCCURRED2_MESSAGE_ACCELERATOR_INT12_SHFT 12\n#define UV4H_EVENT_OCCURRED2_MESSAGE_ACCELERATOR_INT12_MASK 0x0000000000001000UL\n#define UV4H_EVENT_OCCURRED2_MESSAGE_ACCELERATOR_INT13_SHFT 13\n#define UV4H_EVENT_OCCURRED2_MESSAGE_ACCELERATOR_INT13_MASK 0x0000000000002000UL\n#define UV4H_EVENT_OCCURRED2_MESSAGE_ACCELERATOR_INT14_SHFT 14\n#define UV4H_EVENT_OCCURRED2_MESSAGE_ACCELERATOR_INT14_MASK 0x0000000000004000UL\n#define UV4H_EVENT_OCCURRED2_MESSAGE_ACCELERATOR_INT15_SHFT 15\n#define UV4H_EVENT_OCCURRED2_MESSAGE_ACCELERATOR_INT15_MASK 0x0000000000008000UL\n#define UV4H_EVENT_OCCURRED2_RTC_INTERVAL_INT_SHFT\t16\n#define UV4H_EVENT_OCCURRED2_RTC_INTERVAL_INT_MASK\t0x0000000000010000UL\n#define UV4H_EVENT_OCCURRED2_BAU_DASHBOARD_INT_SHFT\t17\n#define UV4H_EVENT_OCCURRED2_BAU_DASHBOARD_INT_MASK\t0x0000000000020000UL\n#define UV4H_EVENT_OCCURRED2_RTC_0_SHFT\t\t\t18\n#define UV4H_EVENT_OCCURRED2_RTC_0_MASK\t\t\t0x0000000000040000UL\n#define UV4H_EVENT_OCCURRED2_RTC_1_SHFT\t\t\t19\n#define UV4H_EVENT_OCCURRED2_RTC_1_MASK\t\t\t0x0000000000080000UL\n#define UV4H_EVENT_OCCURRED2_RTC_2_SHFT\t\t\t20\n#define UV4H_EVENT_OCCURRED2_RTC_2_MASK\t\t\t0x0000000000100000UL\n#define UV4H_EVENT_OCCURRED2_RTC_3_SHFT\t\t\t21\n#define UV4H_EVENT_OCCURRED2_RTC_3_MASK\t\t\t0x0000000000200000UL\n#define UV4H_EVENT_OCCURRED2_RTC_4_SHFT\t\t\t22\n#define UV4H_EVENT_OCCURRED2_RTC_4_MASK\t\t\t0x0000000000400000UL\n#define UV4H_EVENT_OCCURRED2_RTC_5_SHFT\t\t\t23\n#define UV4H_EVENT_OCCURRED2_RTC_5_MASK\t\t\t0x0000000000800000UL\n#define UV4H_EVENT_OCCURRED2_RTC_6_SHFT\t\t\t24\n#define UV4H_EVENT_OCCURRED2_RTC_6_MASK\t\t\t0x0000000001000000UL\n#define UV4H_EVENT_OCCURRED2_RTC_7_SHFT\t\t\t25\n#define UV4H_EVENT_OCCURRED2_RTC_7_MASK\t\t\t0x0000000002000000UL\n#define UV4H_EVENT_OCCURRED2_RTC_8_SHFT\t\t\t26\n#define UV4H_EVENT_OCCURRED2_RTC_8_MASK\t\t\t0x0000000004000000UL\n#define UV4H_EVENT_OCCURRED2_RTC_9_SHFT\t\t\t27\n#define UV4H_EVENT_OCCURRED2_RTC_9_MASK\t\t\t0x0000000008000000UL\n#define UV4H_EVENT_OCCURRED2_RTC_10_SHFT\t\t28\n#define UV4H_EVENT_OCCURRED2_RTC_10_MASK\t\t0x0000000010000000UL\n#define UV4H_EVENT_OCCURRED2_RTC_11_SHFT\t\t29\n#define UV4H_EVENT_OCCURRED2_RTC_11_MASK\t\t0x0000000020000000UL\n#define UV4H_EVENT_OCCURRED2_RTC_12_SHFT\t\t30\n#define UV4H_EVENT_OCCURRED2_RTC_12_MASK\t\t0x0000000040000000UL\n#define UV4H_EVENT_OCCURRED2_RTC_13_SHFT\t\t31\n#define UV4H_EVENT_OCCURRED2_RTC_13_MASK\t\t0x0000000080000000UL\n#define UV4H_EVENT_OCCURRED2_RTC_14_SHFT\t\t32\n#define UV4H_EVENT_OCCURRED2_RTC_14_MASK\t\t0x0000000100000000UL\n#define UV4H_EVENT_OCCURRED2_RTC_15_SHFT\t\t33\n#define UV4H_EVENT_OCCURRED2_RTC_15_MASK\t\t0x0000000200000000UL\n#define UV4H_EVENT_OCCURRED2_RTC_16_SHFT\t\t34\n#define UV4H_EVENT_OCCURRED2_RTC_16_MASK\t\t0x0000000400000000UL\n#define UV4H_EVENT_OCCURRED2_RTC_17_SHFT\t\t35\n#define UV4H_EVENT_OCCURRED2_RTC_17_MASK\t\t0x0000000800000000UL\n#define UV4H_EVENT_OCCURRED2_RTC_18_SHFT\t\t36\n#define UV4H_EVENT_OCCURRED2_RTC_18_MASK\t\t0x0000001000000000UL\n#define UV4H_EVENT_OCCURRED2_RTC_19_SHFT\t\t37\n#define UV4H_EVENT_OCCURRED2_RTC_19_MASK\t\t0x0000002000000000UL\n#define UV4H_EVENT_OCCURRED2_RTC_20_SHFT\t\t38\n#define UV4H_EVENT_OCCURRED2_RTC_20_MASK\t\t0x0000004000000000UL\n#define UV4H_EVENT_OCCURRED2_RTC_21_SHFT\t\t39\n#define UV4H_EVENT_OCCURRED2_RTC_21_MASK\t\t0x0000008000000000UL\n#define UV4H_EVENT_OCCURRED2_RTC_22_SHFT\t\t40\n#define UV4H_EVENT_OCCURRED2_RTC_22_MASK\t\t0x0000010000000000UL\n#define UV4H_EVENT_OCCURRED2_RTC_23_SHFT\t\t41\n#define UV4H_EVENT_OCCURRED2_RTC_23_MASK\t\t0x0000020000000000UL\n#define UV4H_EVENT_OCCURRED2_RTC_24_SHFT\t\t42\n#define UV4H_EVENT_OCCURRED2_RTC_24_MASK\t\t0x0000040000000000UL\n#define UV4H_EVENT_OCCURRED2_RTC_25_SHFT\t\t43\n#define UV4H_EVENT_OCCURRED2_RTC_25_MASK\t\t0x0000080000000000UL\n#define UV4H_EVENT_OCCURRED2_RTC_26_SHFT\t\t44\n#define UV4H_EVENT_OCCURRED2_RTC_26_MASK\t\t0x0000100000000000UL\n#define UV4H_EVENT_OCCURRED2_RTC_27_SHFT\t\t45\n#define UV4H_EVENT_OCCURRED2_RTC_27_MASK\t\t0x0000200000000000UL\n#define UV4H_EVENT_OCCURRED2_RTC_28_SHFT\t\t46\n#define UV4H_EVENT_OCCURRED2_RTC_28_MASK\t\t0x0000400000000000UL\n#define UV4H_EVENT_OCCURRED2_RTC_29_SHFT\t\t47\n#define UV4H_EVENT_OCCURRED2_RTC_29_MASK\t\t0x0000800000000000UL\n#define UV4H_EVENT_OCCURRED2_RTC_30_SHFT\t\t48\n#define UV4H_EVENT_OCCURRED2_RTC_30_MASK\t\t0x0001000000000000UL\n#define UV4H_EVENT_OCCURRED2_RTC_31_SHFT\t\t49\n#define UV4H_EVENT_OCCURRED2_RTC_31_MASK\t\t0x0002000000000000UL\n\n \n#define UV3H_EVENT_OCCURRED2_RTC_0_SHFT\t\t\t0\n#define UV3H_EVENT_OCCURRED2_RTC_0_MASK\t\t\t0x0000000000000001UL\n#define UV3H_EVENT_OCCURRED2_RTC_1_SHFT\t\t\t1\n#define UV3H_EVENT_OCCURRED2_RTC_1_MASK\t\t\t0x0000000000000002UL\n#define UV3H_EVENT_OCCURRED2_RTC_2_SHFT\t\t\t2\n#define UV3H_EVENT_OCCURRED2_RTC_2_MASK\t\t\t0x0000000000000004UL\n#define UV3H_EVENT_OCCURRED2_RTC_3_SHFT\t\t\t3\n#define UV3H_EVENT_OCCURRED2_RTC_3_MASK\t\t\t0x0000000000000008UL\n#define UV3H_EVENT_OCCURRED2_RTC_4_SHFT\t\t\t4\n#define UV3H_EVENT_OCCURRED2_RTC_4_MASK\t\t\t0x0000000000000010UL\n#define UV3H_EVENT_OCCURRED2_RTC_5_SHFT\t\t\t5\n#define UV3H_EVENT_OCCURRED2_RTC_5_MASK\t\t\t0x0000000000000020UL\n#define UV3H_EVENT_OCCURRED2_RTC_6_SHFT\t\t\t6\n#define UV3H_EVENT_OCCURRED2_RTC_6_MASK\t\t\t0x0000000000000040UL\n#define UV3H_EVENT_OCCURRED2_RTC_7_SHFT\t\t\t7\n#define UV3H_EVENT_OCCURRED2_RTC_7_MASK\t\t\t0x0000000000000080UL\n#define UV3H_EVENT_OCCURRED2_RTC_8_SHFT\t\t\t8\n#define UV3H_EVENT_OCCURRED2_RTC_8_MASK\t\t\t0x0000000000000100UL\n#define UV3H_EVENT_OCCURRED2_RTC_9_SHFT\t\t\t9\n#define UV3H_EVENT_OCCURRED2_RTC_9_MASK\t\t\t0x0000000000000200UL\n#define UV3H_EVENT_OCCURRED2_RTC_10_SHFT\t\t10\n#define UV3H_EVENT_OCCURRED2_RTC_10_MASK\t\t0x0000000000000400UL\n#define UV3H_EVENT_OCCURRED2_RTC_11_SHFT\t\t11\n#define UV3H_EVENT_OCCURRED2_RTC_11_MASK\t\t0x0000000000000800UL\n#define UV3H_EVENT_OCCURRED2_RTC_12_SHFT\t\t12\n#define UV3H_EVENT_OCCURRED2_RTC_12_MASK\t\t0x0000000000001000UL\n#define UV3H_EVENT_OCCURRED2_RTC_13_SHFT\t\t13\n#define UV3H_EVENT_OCCURRED2_RTC_13_MASK\t\t0x0000000000002000UL\n#define UV3H_EVENT_OCCURRED2_RTC_14_SHFT\t\t14\n#define UV3H_EVENT_OCCURRED2_RTC_14_MASK\t\t0x0000000000004000UL\n#define UV3H_EVENT_OCCURRED2_RTC_15_SHFT\t\t15\n#define UV3H_EVENT_OCCURRED2_RTC_15_MASK\t\t0x0000000000008000UL\n#define UV3H_EVENT_OCCURRED2_RTC_16_SHFT\t\t16\n#define UV3H_EVENT_OCCURRED2_RTC_16_MASK\t\t0x0000000000010000UL\n#define UV3H_EVENT_OCCURRED2_RTC_17_SHFT\t\t17\n#define UV3H_EVENT_OCCURRED2_RTC_17_MASK\t\t0x0000000000020000UL\n#define UV3H_EVENT_OCCURRED2_RTC_18_SHFT\t\t18\n#define UV3H_EVENT_OCCURRED2_RTC_18_MASK\t\t0x0000000000040000UL\n#define UV3H_EVENT_OCCURRED2_RTC_19_SHFT\t\t19\n#define UV3H_EVENT_OCCURRED2_RTC_19_MASK\t\t0x0000000000080000UL\n#define UV3H_EVENT_OCCURRED2_RTC_20_SHFT\t\t20\n#define UV3H_EVENT_OCCURRED2_RTC_20_MASK\t\t0x0000000000100000UL\n#define UV3H_EVENT_OCCURRED2_RTC_21_SHFT\t\t21\n#define UV3H_EVENT_OCCURRED2_RTC_21_MASK\t\t0x0000000000200000UL\n#define UV3H_EVENT_OCCURRED2_RTC_22_SHFT\t\t22\n#define UV3H_EVENT_OCCURRED2_RTC_22_MASK\t\t0x0000000000400000UL\n#define UV3H_EVENT_OCCURRED2_RTC_23_SHFT\t\t23\n#define UV3H_EVENT_OCCURRED2_RTC_23_MASK\t\t0x0000000000800000UL\n#define UV3H_EVENT_OCCURRED2_RTC_24_SHFT\t\t24\n#define UV3H_EVENT_OCCURRED2_RTC_24_MASK\t\t0x0000000001000000UL\n#define UV3H_EVENT_OCCURRED2_RTC_25_SHFT\t\t25\n#define UV3H_EVENT_OCCURRED2_RTC_25_MASK\t\t0x0000000002000000UL\n#define UV3H_EVENT_OCCURRED2_RTC_26_SHFT\t\t26\n#define UV3H_EVENT_OCCURRED2_RTC_26_MASK\t\t0x0000000004000000UL\n#define UV3H_EVENT_OCCURRED2_RTC_27_SHFT\t\t27\n#define UV3H_EVENT_OCCURRED2_RTC_27_MASK\t\t0x0000000008000000UL\n#define UV3H_EVENT_OCCURRED2_RTC_28_SHFT\t\t28\n#define UV3H_EVENT_OCCURRED2_RTC_28_MASK\t\t0x0000000010000000UL\n#define UV3H_EVENT_OCCURRED2_RTC_29_SHFT\t\t29\n#define UV3H_EVENT_OCCURRED2_RTC_29_MASK\t\t0x0000000020000000UL\n#define UV3H_EVENT_OCCURRED2_RTC_30_SHFT\t\t30\n#define UV3H_EVENT_OCCURRED2_RTC_30_MASK\t\t0x0000000040000000UL\n#define UV3H_EVENT_OCCURRED2_RTC_31_SHFT\t\t31\n#define UV3H_EVENT_OCCURRED2_RTC_31_MASK\t\t0x0000000080000000UL\n\n \n#define UV2H_EVENT_OCCURRED2_RTC_0_SHFT\t\t\t0\n#define UV2H_EVENT_OCCURRED2_RTC_0_MASK\t\t\t0x0000000000000001UL\n#define UV2H_EVENT_OCCURRED2_RTC_1_SHFT\t\t\t1\n#define UV2H_EVENT_OCCURRED2_RTC_1_MASK\t\t\t0x0000000000000002UL\n#define UV2H_EVENT_OCCURRED2_RTC_2_SHFT\t\t\t2\n#define UV2H_EVENT_OCCURRED2_RTC_2_MASK\t\t\t0x0000000000000004UL\n#define UV2H_EVENT_OCCURRED2_RTC_3_SHFT\t\t\t3\n#define UV2H_EVENT_OCCURRED2_RTC_3_MASK\t\t\t0x0000000000000008UL\n#define UV2H_EVENT_OCCURRED2_RTC_4_SHFT\t\t\t4\n#define UV2H_EVENT_OCCURRED2_RTC_4_MASK\t\t\t0x0000000000000010UL\n#define UV2H_EVENT_OCCURRED2_RTC_5_SHFT\t\t\t5\n#define UV2H_EVENT_OCCURRED2_RTC_5_MASK\t\t\t0x0000000000000020UL\n#define UV2H_EVENT_OCCURRED2_RTC_6_SHFT\t\t\t6\n#define UV2H_EVENT_OCCURRED2_RTC_6_MASK\t\t\t0x0000000000000040UL\n#define UV2H_EVENT_OCCURRED2_RTC_7_SHFT\t\t\t7\n#define UV2H_EVENT_OCCURRED2_RTC_7_MASK\t\t\t0x0000000000000080UL\n#define UV2H_EVENT_OCCURRED2_RTC_8_SHFT\t\t\t8\n#define UV2H_EVENT_OCCURRED2_RTC_8_MASK\t\t\t0x0000000000000100UL\n#define UV2H_EVENT_OCCURRED2_RTC_9_SHFT\t\t\t9\n#define UV2H_EVENT_OCCURRED2_RTC_9_MASK\t\t\t0x0000000000000200UL\n#define UV2H_EVENT_OCCURRED2_RTC_10_SHFT\t\t10\n#define UV2H_EVENT_OCCURRED2_RTC_10_MASK\t\t0x0000000000000400UL\n#define UV2H_EVENT_OCCURRED2_RTC_11_SHFT\t\t11\n#define UV2H_EVENT_OCCURRED2_RTC_11_MASK\t\t0x0000000000000800UL\n#define UV2H_EVENT_OCCURRED2_RTC_12_SHFT\t\t12\n#define UV2H_EVENT_OCCURRED2_RTC_12_MASK\t\t0x0000000000001000UL\n#define UV2H_EVENT_OCCURRED2_RTC_13_SHFT\t\t13\n#define UV2H_EVENT_OCCURRED2_RTC_13_MASK\t\t0x0000000000002000UL\n#define UV2H_EVENT_OCCURRED2_RTC_14_SHFT\t\t14\n#define UV2H_EVENT_OCCURRED2_RTC_14_MASK\t\t0x0000000000004000UL\n#define UV2H_EVENT_OCCURRED2_RTC_15_SHFT\t\t15\n#define UV2H_EVENT_OCCURRED2_RTC_15_MASK\t\t0x0000000000008000UL\n#define UV2H_EVENT_OCCURRED2_RTC_16_SHFT\t\t16\n#define UV2H_EVENT_OCCURRED2_RTC_16_MASK\t\t0x0000000000010000UL\n#define UV2H_EVENT_OCCURRED2_RTC_17_SHFT\t\t17\n#define UV2H_EVENT_OCCURRED2_RTC_17_MASK\t\t0x0000000000020000UL\n#define UV2H_EVENT_OCCURRED2_RTC_18_SHFT\t\t18\n#define UV2H_EVENT_OCCURRED2_RTC_18_MASK\t\t0x0000000000040000UL\n#define UV2H_EVENT_OCCURRED2_RTC_19_SHFT\t\t19\n#define UV2H_EVENT_OCCURRED2_RTC_19_MASK\t\t0x0000000000080000UL\n#define UV2H_EVENT_OCCURRED2_RTC_20_SHFT\t\t20\n#define UV2H_EVENT_OCCURRED2_RTC_20_MASK\t\t0x0000000000100000UL\n#define UV2H_EVENT_OCCURRED2_RTC_21_SHFT\t\t21\n#define UV2H_EVENT_OCCURRED2_RTC_21_MASK\t\t0x0000000000200000UL\n#define UV2H_EVENT_OCCURRED2_RTC_22_SHFT\t\t22\n#define UV2H_EVENT_OCCURRED2_RTC_22_MASK\t\t0x0000000000400000UL\n#define UV2H_EVENT_OCCURRED2_RTC_23_SHFT\t\t23\n#define UV2H_EVENT_OCCURRED2_RTC_23_MASK\t\t0x0000000000800000UL\n#define UV2H_EVENT_OCCURRED2_RTC_24_SHFT\t\t24\n#define UV2H_EVENT_OCCURRED2_RTC_24_MASK\t\t0x0000000001000000UL\n#define UV2H_EVENT_OCCURRED2_RTC_25_SHFT\t\t25\n#define UV2H_EVENT_OCCURRED2_RTC_25_MASK\t\t0x0000000002000000UL\n#define UV2H_EVENT_OCCURRED2_RTC_26_SHFT\t\t26\n#define UV2H_EVENT_OCCURRED2_RTC_26_MASK\t\t0x0000000004000000UL\n#define UV2H_EVENT_OCCURRED2_RTC_27_SHFT\t\t27\n#define UV2H_EVENT_OCCURRED2_RTC_27_MASK\t\t0x0000000008000000UL\n#define UV2H_EVENT_OCCURRED2_RTC_28_SHFT\t\t28\n#define UV2H_EVENT_OCCURRED2_RTC_28_MASK\t\t0x0000000010000000UL\n#define UV2H_EVENT_OCCURRED2_RTC_29_SHFT\t\t29\n#define UV2H_EVENT_OCCURRED2_RTC_29_MASK\t\t0x0000000020000000UL\n#define UV2H_EVENT_OCCURRED2_RTC_30_SHFT\t\t30\n#define UV2H_EVENT_OCCURRED2_RTC_30_MASK\t\t0x0000000040000000UL\n#define UV2H_EVENT_OCCURRED2_RTC_31_SHFT\t\t31\n#define UV2H_EVENT_OCCURRED2_RTC_31_MASK\t\t0x0000000080000000UL\n\n#define UVH_EVENT_OCCURRED2_RTC_1_MASK (\t\t\t\t\\\n\tis_uv(UV5) ? 0x0000000000000008UL :\t\t\t\t\\\n\tis_uv(UV4) ? 0x0000000000080000UL :\t\t\t\t\\\n\tis_uv(UV3) ? 0x0000000000000002UL :\t\t\t\t\\\n\tis_uv(UV2) ? 0x0000000000000002UL :\t\t\t\t\\\n\t0)\n#define UVH_EVENT_OCCURRED2_RTC_1_SHFT (\t\t\t\t\\\n\tis_uv(UV5) ? 3 :\t\t\t\t\t\t\\\n\tis_uv(UV4) ? 19 :\t\t\t\t\t\t\\\n\tis_uv(UV3) ? 1 :\t\t\t\t\t\t\\\n\tis_uv(UV2) ? 1 :\t\t\t\t\t\t\\\n\t-1)\n\nunion uvyh_event_occurred2_u {\n\tunsigned long\tv;\n\n\t \n\tstruct uvyh_event_occurred2_s {\n\t\tunsigned long\trtc_interval_int:1;\t\t \n\t\tunsigned long\tbau_dashboard_int:1;\t\t \n\t\tunsigned long\trtc_0:1;\t\t\t \n\t\tunsigned long\trtc_1:1;\t\t\t \n\t\tunsigned long\trtc_2:1;\t\t\t \n\t\tunsigned long\trtc_3:1;\t\t\t \n\t\tunsigned long\trtc_4:1;\t\t\t \n\t\tunsigned long\trtc_5:1;\t\t\t \n\t\tunsigned long\trtc_6:1;\t\t\t \n\t\tunsigned long\trtc_7:1;\t\t\t \n\t\tunsigned long\trtc_8:1;\t\t\t \n\t\tunsigned long\trtc_9:1;\t\t\t \n\t\tunsigned long\trtc_10:1;\t\t\t \n\t\tunsigned long\trtc_11:1;\t\t\t \n\t\tunsigned long\trtc_12:1;\t\t\t \n\t\tunsigned long\trtc_13:1;\t\t\t \n\t\tunsigned long\trtc_14:1;\t\t\t \n\t\tunsigned long\trtc_15:1;\t\t\t \n\t\tunsigned long\trtc_16:1;\t\t\t \n\t\tunsigned long\trtc_17:1;\t\t\t \n\t\tunsigned long\trtc_18:1;\t\t\t \n\t\tunsigned long\trtc_19:1;\t\t\t \n\t\tunsigned long\trtc_20:1;\t\t\t \n\t\tunsigned long\trtc_21:1;\t\t\t \n\t\tunsigned long\trtc_22:1;\t\t\t \n\t\tunsigned long\trtc_23:1;\t\t\t \n\t\tunsigned long\trtc_24:1;\t\t\t \n\t\tunsigned long\trtc_25:1;\t\t\t \n\t\tunsigned long\trtc_26:1;\t\t\t \n\t\tunsigned long\trtc_27:1;\t\t\t \n\t\tunsigned long\trtc_28:1;\t\t\t \n\t\tunsigned long\trtc_29:1;\t\t\t \n\t\tunsigned long\trtc_30:1;\t\t\t \n\t\tunsigned long\trtc_31:1;\t\t\t \n\t\tunsigned long\trsvd_34_63:30;\n\t} sy;\n\n\t \n\tstruct uv5h_event_occurred2_s {\n\t\tunsigned long\trtc_interval_int:1;\t\t \n\t\tunsigned long\tbau_dashboard_int:1;\t\t \n\t\tunsigned long\trtc_0:1;\t\t\t \n\t\tunsigned long\trtc_1:1;\t\t\t \n\t\tunsigned long\trtc_2:1;\t\t\t \n\t\tunsigned long\trtc_3:1;\t\t\t \n\t\tunsigned long\trtc_4:1;\t\t\t \n\t\tunsigned long\trtc_5:1;\t\t\t \n\t\tunsigned long\trtc_6:1;\t\t\t \n\t\tunsigned long\trtc_7:1;\t\t\t \n\t\tunsigned long\trtc_8:1;\t\t\t \n\t\tunsigned long\trtc_9:1;\t\t\t \n\t\tunsigned long\trtc_10:1;\t\t\t \n\t\tunsigned long\trtc_11:1;\t\t\t \n\t\tunsigned long\trtc_12:1;\t\t\t \n\t\tunsigned long\trtc_13:1;\t\t\t \n\t\tunsigned long\trtc_14:1;\t\t\t \n\t\tunsigned long\trtc_15:1;\t\t\t \n\t\tunsigned long\trtc_16:1;\t\t\t \n\t\tunsigned long\trtc_17:1;\t\t\t \n\t\tunsigned long\trtc_18:1;\t\t\t \n\t\tunsigned long\trtc_19:1;\t\t\t \n\t\tunsigned long\trtc_20:1;\t\t\t \n\t\tunsigned long\trtc_21:1;\t\t\t \n\t\tunsigned long\trtc_22:1;\t\t\t \n\t\tunsigned long\trtc_23:1;\t\t\t \n\t\tunsigned long\trtc_24:1;\t\t\t \n\t\tunsigned long\trtc_25:1;\t\t\t \n\t\tunsigned long\trtc_26:1;\t\t\t \n\t\tunsigned long\trtc_27:1;\t\t\t \n\t\tunsigned long\trtc_28:1;\t\t\t \n\t\tunsigned long\trtc_29:1;\t\t\t \n\t\tunsigned long\trtc_30:1;\t\t\t \n\t\tunsigned long\trtc_31:1;\t\t\t \n\t\tunsigned long\trsvd_34_63:30;\n\t} s5;\n\n\t \n\tstruct uv4h_event_occurred2_s {\n\t\tunsigned long\tmessage_accelerator_int0:1;\t \n\t\tunsigned long\tmessage_accelerator_int1:1;\t \n\t\tunsigned long\tmessage_accelerator_int2:1;\t \n\t\tunsigned long\tmessage_accelerator_int3:1;\t \n\t\tunsigned long\tmessage_accelerator_int4:1;\t \n\t\tunsigned long\tmessage_accelerator_int5:1;\t \n\t\tunsigned long\tmessage_accelerator_int6:1;\t \n\t\tunsigned long\tmessage_accelerator_int7:1;\t \n\t\tunsigned long\tmessage_accelerator_int8:1;\t \n\t\tunsigned long\tmessage_accelerator_int9:1;\t \n\t\tunsigned long\tmessage_accelerator_int10:1;\t \n\t\tunsigned long\tmessage_accelerator_int11:1;\t \n\t\tunsigned long\tmessage_accelerator_int12:1;\t \n\t\tunsigned long\tmessage_accelerator_int13:1;\t \n\t\tunsigned long\tmessage_accelerator_int14:1;\t \n\t\tunsigned long\tmessage_accelerator_int15:1;\t \n\t\tunsigned long\trtc_interval_int:1;\t\t \n\t\tunsigned long\tbau_dashboard_int:1;\t\t \n\t\tunsigned long\trtc_0:1;\t\t\t \n\t\tunsigned long\trtc_1:1;\t\t\t \n\t\tunsigned long\trtc_2:1;\t\t\t \n\t\tunsigned long\trtc_3:1;\t\t\t \n\t\tunsigned long\trtc_4:1;\t\t\t \n\t\tunsigned long\trtc_5:1;\t\t\t \n\t\tunsigned long\trtc_6:1;\t\t\t \n\t\tunsigned long\trtc_7:1;\t\t\t \n\t\tunsigned long\trtc_8:1;\t\t\t \n\t\tunsigned long\trtc_9:1;\t\t\t \n\t\tunsigned long\trtc_10:1;\t\t\t \n\t\tunsigned long\trtc_11:1;\t\t\t \n\t\tunsigned long\trtc_12:1;\t\t\t \n\t\tunsigned long\trtc_13:1;\t\t\t \n\t\tunsigned long\trtc_14:1;\t\t\t \n\t\tunsigned long\trtc_15:1;\t\t\t \n\t\tunsigned long\trtc_16:1;\t\t\t \n\t\tunsigned long\trtc_17:1;\t\t\t \n\t\tunsigned long\trtc_18:1;\t\t\t \n\t\tunsigned long\trtc_19:1;\t\t\t \n\t\tunsigned long\trtc_20:1;\t\t\t \n\t\tunsigned long\trtc_21:1;\t\t\t \n\t\tunsigned long\trtc_22:1;\t\t\t \n\t\tunsigned long\trtc_23:1;\t\t\t \n\t\tunsigned long\trtc_24:1;\t\t\t \n\t\tunsigned long\trtc_25:1;\t\t\t \n\t\tunsigned long\trtc_26:1;\t\t\t \n\t\tunsigned long\trtc_27:1;\t\t\t \n\t\tunsigned long\trtc_28:1;\t\t\t \n\t\tunsigned long\trtc_29:1;\t\t\t \n\t\tunsigned long\trtc_30:1;\t\t\t \n\t\tunsigned long\trtc_31:1;\t\t\t \n\t\tunsigned long\trsvd_50_63:14;\n\t} s4;\n\n\t \n\tstruct uv3h_event_occurred2_s {\n\t\tunsigned long\trtc_0:1;\t\t\t \n\t\tunsigned long\trtc_1:1;\t\t\t \n\t\tunsigned long\trtc_2:1;\t\t\t \n\t\tunsigned long\trtc_3:1;\t\t\t \n\t\tunsigned long\trtc_4:1;\t\t\t \n\t\tunsigned long\trtc_5:1;\t\t\t \n\t\tunsigned long\trtc_6:1;\t\t\t \n\t\tunsigned long\trtc_7:1;\t\t\t \n\t\tunsigned long\trtc_8:1;\t\t\t \n\t\tunsigned long\trtc_9:1;\t\t\t \n\t\tunsigned long\trtc_10:1;\t\t\t \n\t\tunsigned long\trtc_11:1;\t\t\t \n\t\tunsigned long\trtc_12:1;\t\t\t \n\t\tunsigned long\trtc_13:1;\t\t\t \n\t\tunsigned long\trtc_14:1;\t\t\t \n\t\tunsigned long\trtc_15:1;\t\t\t \n\t\tunsigned long\trtc_16:1;\t\t\t \n\t\tunsigned long\trtc_17:1;\t\t\t \n\t\tunsigned long\trtc_18:1;\t\t\t \n\t\tunsigned long\trtc_19:1;\t\t\t \n\t\tunsigned long\trtc_20:1;\t\t\t \n\t\tunsigned long\trtc_21:1;\t\t\t \n\t\tunsigned long\trtc_22:1;\t\t\t \n\t\tunsigned long\trtc_23:1;\t\t\t \n\t\tunsigned long\trtc_24:1;\t\t\t \n\t\tunsigned long\trtc_25:1;\t\t\t \n\t\tunsigned long\trtc_26:1;\t\t\t \n\t\tunsigned long\trtc_27:1;\t\t\t \n\t\tunsigned long\trtc_28:1;\t\t\t \n\t\tunsigned long\trtc_29:1;\t\t\t \n\t\tunsigned long\trtc_30:1;\t\t\t \n\t\tunsigned long\trtc_31:1;\t\t\t \n\t\tunsigned long\trsvd_32_63:32;\n\t} s3;\n\n\t \n\tstruct uv2h_event_occurred2_s {\n\t\tunsigned long\trtc_0:1;\t\t\t \n\t\tunsigned long\trtc_1:1;\t\t\t \n\t\tunsigned long\trtc_2:1;\t\t\t \n\t\tunsigned long\trtc_3:1;\t\t\t \n\t\tunsigned long\trtc_4:1;\t\t\t \n\t\tunsigned long\trtc_5:1;\t\t\t \n\t\tunsigned long\trtc_6:1;\t\t\t \n\t\tunsigned long\trtc_7:1;\t\t\t \n\t\tunsigned long\trtc_8:1;\t\t\t \n\t\tunsigned long\trtc_9:1;\t\t\t \n\t\tunsigned long\trtc_10:1;\t\t\t \n\t\tunsigned long\trtc_11:1;\t\t\t \n\t\tunsigned long\trtc_12:1;\t\t\t \n\t\tunsigned long\trtc_13:1;\t\t\t \n\t\tunsigned long\trtc_14:1;\t\t\t \n\t\tunsigned long\trtc_15:1;\t\t\t \n\t\tunsigned long\trtc_16:1;\t\t\t \n\t\tunsigned long\trtc_17:1;\t\t\t \n\t\tunsigned long\trtc_18:1;\t\t\t \n\t\tunsigned long\trtc_19:1;\t\t\t \n\t\tunsigned long\trtc_20:1;\t\t\t \n\t\tunsigned long\trtc_21:1;\t\t\t \n\t\tunsigned long\trtc_22:1;\t\t\t \n\t\tunsigned long\trtc_23:1;\t\t\t \n\t\tunsigned long\trtc_24:1;\t\t\t \n\t\tunsigned long\trtc_25:1;\t\t\t \n\t\tunsigned long\trtc_26:1;\t\t\t \n\t\tunsigned long\trtc_27:1;\t\t\t \n\t\tunsigned long\trtc_28:1;\t\t\t \n\t\tunsigned long\trtc_29:1;\t\t\t \n\t\tunsigned long\trtc_30:1;\t\t\t \n\t\tunsigned long\trtc_31:1;\t\t\t \n\t\tunsigned long\trsvd_32_63:32;\n\t} s2;\n};\n\n \n \n \n#define UVH_EVENT_OCCURRED2_ALIAS 0x70108UL\n\n\n \n \n \n#define UVH_EXTIO_INT0_BROADCAST 0x61448UL\n\n \n#define UVH_EXTIO_INT0_BROADCAST_ENABLE_SHFT\t\t0\n#define UVH_EXTIO_INT0_BROADCAST_ENABLE_MASK\t\t0x0000000000000001UL\n\n\nunion uvh_extio_int0_broadcast_u {\n\tunsigned long\tv;\n\n\t \n\tstruct uvh_extio_int0_broadcast_s {\n\t\tunsigned long\tenable:1;\t\t\t \n\t\tunsigned long\trsvd_1_63:63;\n\t} s;\n\n\t \n\tstruct uv5h_extio_int0_broadcast_s {\n\t\tunsigned long\tenable:1;\t\t\t \n\t\tunsigned long\trsvd_1_63:63;\n\t} s5;\n\n\t \n\tstruct uv4h_extio_int0_broadcast_s {\n\t\tunsigned long\tenable:1;\t\t\t \n\t\tunsigned long\trsvd_1_63:63;\n\t} s4;\n\n\t \n\tstruct uv3h_extio_int0_broadcast_s {\n\t\tunsigned long\tenable:1;\t\t\t \n\t\tunsigned long\trsvd_1_63:63;\n\t} s3;\n\n\t \n\tstruct uv2h_extio_int0_broadcast_s {\n\t\tunsigned long\tenable:1;\t\t\t \n\t\tunsigned long\trsvd_1_63:63;\n\t} s2;\n};\n\n \n \n \n#define UVH_GR0_GAM_GR_CONFIG (\t\t\t\t\t\t\\\n\tis_uv(UV5) ? 0x600028UL :\t\t\t\t\t\\\n\tis_uv(UV4) ? 0x600028UL :\t\t\t\t\t\\\n\tis_uv(UV3) ? 0xc00028UL :\t\t\t\t\t\\\n\tis_uv(UV2) ? 0xc00028UL :\t\t\t\t\t\\\n\t0)\n\n\n\n \n#define UVYH_GR0_GAM_GR_CONFIG_SUBSPACE_SHFT\t\t10\n#define UVYH_GR0_GAM_GR_CONFIG_SUBSPACE_MASK\t\t0x0000000000000400UL\n\n \n#define UV4H_GR0_GAM_GR_CONFIG_SUBSPACE_SHFT\t\t10\n#define UV4H_GR0_GAM_GR_CONFIG_SUBSPACE_MASK\t\t0x0000000000000400UL\n\n \n#define UV3H_GR0_GAM_GR_CONFIG_M_SKT_SHFT\t\t0\n#define UV3H_GR0_GAM_GR_CONFIG_M_SKT_MASK\t\t0x000000000000003fUL\n#define UV3H_GR0_GAM_GR_CONFIG_SUBSPACE_SHFT\t\t10\n#define UV3H_GR0_GAM_GR_CONFIG_SUBSPACE_MASK\t\t0x0000000000000400UL\n\n \n#define UV2H_GR0_GAM_GR_CONFIG_N_GR_SHFT\t\t0\n#define UV2H_GR0_GAM_GR_CONFIG_N_GR_MASK\t\t0x000000000000000fUL\n\n\nunion uvyh_gr0_gam_gr_config_u {\n\tunsigned long\tv;\n\n\t \n\tstruct uvyh_gr0_gam_gr_config_s {\n\t\tunsigned long\trsvd_0_9:10;\n\t\tunsigned long\tsubspace:1;\t\t\t \n\t\tunsigned long\trsvd_11_63:53;\n\t} sy;\n\n\t \n\tstruct uv5h_gr0_gam_gr_config_s {\n\t\tunsigned long\trsvd_0_9:10;\n\t\tunsigned long\tsubspace:1;\t\t\t \n\t\tunsigned long\trsvd_11_63:53;\n\t} s5;\n\n\t \n\tstruct uv4h_gr0_gam_gr_config_s {\n\t\tunsigned long\trsvd_0_9:10;\n\t\tunsigned long\tsubspace:1;\t\t\t \n\t\tunsigned long\trsvd_11_63:53;\n\t} s4;\n\n\t \n\tstruct uv3h_gr0_gam_gr_config_s {\n\t\tunsigned long\tm_skt:6;\t\t\t \n\t\tunsigned long\tundef_6_9:4;\t\t\t \n\t\tunsigned long\tsubspace:1;\t\t\t \n\t\tunsigned long\treserved:53;\n\t} s3;\n\n\t \n\tstruct uv2h_gr0_gam_gr_config_s {\n\t\tunsigned long\tn_gr:4;\t\t\t\t \n\t\tunsigned long\treserved:60;\n\t} s2;\n};\n\n \n \n \n#define UVH_GR0_TLB_INT0_CONFIG (\t\t\t\t\t\\\n\tis_uv(UV4) ? 0x61b00UL :\t\t\t\t\t\\\n\tis_uv(UV3) ? 0x61b00UL :\t\t\t\t\t\\\n\tis_uv(UV2) ? 0x61b00UL :\t\t\t\t\t\\\n\tuv_undefined(\"UVH_GR0_TLB_INT0_CONFIG\"))\n\n\n \n#define UVXH_GR0_TLB_INT0_CONFIG_VECTOR_SHFT\t\t0\n#define UVXH_GR0_TLB_INT0_CONFIG_VECTOR_MASK\t\t0x00000000000000ffUL\n#define UVXH_GR0_TLB_INT0_CONFIG_DM_SHFT\t\t8\n#define UVXH_GR0_TLB_INT0_CONFIG_DM_MASK\t\t0x0000000000000700UL\n#define UVXH_GR0_TLB_INT0_CONFIG_DESTMODE_SHFT\t\t11\n#define UVXH_GR0_TLB_INT0_CONFIG_DESTMODE_MASK\t\t0x0000000000000800UL\n#define UVXH_GR0_TLB_INT0_CONFIG_STATUS_SHFT\t\t12\n#define UVXH_GR0_TLB_INT0_CONFIG_STATUS_MASK\t\t0x0000000000001000UL\n#define UVXH_GR0_TLB_INT0_CONFIG_P_SHFT\t\t\t13\n#define UVXH_GR0_TLB_INT0_CONFIG_P_MASK\t\t\t0x0000000000002000UL\n#define UVXH_GR0_TLB_INT0_CONFIG_T_SHFT\t\t\t15\n#define UVXH_GR0_TLB_INT0_CONFIG_T_MASK\t\t\t0x0000000000008000UL\n#define UVXH_GR0_TLB_INT0_CONFIG_M_SHFT\t\t\t16\n#define UVXH_GR0_TLB_INT0_CONFIG_M_MASK\t\t\t0x0000000000010000UL\n#define UVXH_GR0_TLB_INT0_CONFIG_APIC_ID_SHFT\t\t32\n#define UVXH_GR0_TLB_INT0_CONFIG_APIC_ID_MASK\t\t0xffffffff00000000UL\n\n\nunion uvh_gr0_tlb_int0_config_u {\n\tunsigned long\tv;\n\n\t \n\tstruct uvh_gr0_tlb_int0_config_s {\n\t\tunsigned long\tvector_:8;\t\t\t \n\t\tunsigned long\tdm:3;\t\t\t\t \n\t\tunsigned long\tdestmode:1;\t\t\t \n\t\tunsigned long\tstatus:1;\t\t\t \n\t\tunsigned long\tp:1;\t\t\t\t \n\t\tunsigned long\trsvd_14:1;\n\t\tunsigned long\tt:1;\t\t\t\t \n\t\tunsigned long\tm:1;\t\t\t\t \n\t\tunsigned long\trsvd_17_31:15;\n\t\tunsigned long\tapic_id:32;\t\t\t \n\t} s;\n\n\t \n\tstruct uvxh_gr0_tlb_int0_config_s {\n\t\tunsigned long\tvector_:8;\t\t\t \n\t\tunsigned long\tdm:3;\t\t\t\t \n\t\tunsigned long\tdestmode:1;\t\t\t \n\t\tunsigned long\tstatus:1;\t\t\t \n\t\tunsigned long\tp:1;\t\t\t\t \n\t\tunsigned long\trsvd_14:1;\n\t\tunsigned long\tt:1;\t\t\t\t \n\t\tunsigned long\tm:1;\t\t\t\t \n\t\tunsigned long\trsvd_17_31:15;\n\t\tunsigned long\tapic_id:32;\t\t\t \n\t} sx;\n\n\t \n\tstruct uv4h_gr0_tlb_int0_config_s {\n\t\tunsigned long\tvector_:8;\t\t\t \n\t\tunsigned long\tdm:3;\t\t\t\t \n\t\tunsigned long\tdestmode:1;\t\t\t \n\t\tunsigned long\tstatus:1;\t\t\t \n\t\tunsigned long\tp:1;\t\t\t\t \n\t\tunsigned long\trsvd_14:1;\n\t\tunsigned long\tt:1;\t\t\t\t \n\t\tunsigned long\tm:1;\t\t\t\t \n\t\tunsigned long\trsvd_17_31:15;\n\t\tunsigned long\tapic_id:32;\t\t\t \n\t} s4;\n\n\t \n\tstruct uv3h_gr0_tlb_int0_config_s {\n\t\tunsigned long\tvector_:8;\t\t\t \n\t\tunsigned long\tdm:3;\t\t\t\t \n\t\tunsigned long\tdestmode:1;\t\t\t \n\t\tunsigned long\tstatus:1;\t\t\t \n\t\tunsigned long\tp:1;\t\t\t\t \n\t\tunsigned long\trsvd_14:1;\n\t\tunsigned long\tt:1;\t\t\t\t \n\t\tunsigned long\tm:1;\t\t\t\t \n\t\tunsigned long\trsvd_17_31:15;\n\t\tunsigned long\tapic_id:32;\t\t\t \n\t} s3;\n\n\t \n\tstruct uv2h_gr0_tlb_int0_config_s {\n\t\tunsigned long\tvector_:8;\t\t\t \n\t\tunsigned long\tdm:3;\t\t\t\t \n\t\tunsigned long\tdestmode:1;\t\t\t \n\t\tunsigned long\tstatus:1;\t\t\t \n\t\tunsigned long\tp:1;\t\t\t\t \n\t\tunsigned long\trsvd_14:1;\n\t\tunsigned long\tt:1;\t\t\t\t \n\t\tunsigned long\tm:1;\t\t\t\t \n\t\tunsigned long\trsvd_17_31:15;\n\t\tunsigned long\tapic_id:32;\t\t\t \n\t} s2;\n};\n\n \n \n \n#define UVH_GR0_TLB_INT1_CONFIG (\t\t\t\t\t\\\n\tis_uv(UV4) ? 0x61b40UL :\t\t\t\t\t\\\n\tis_uv(UV3) ? 0x61b40UL :\t\t\t\t\t\\\n\tis_uv(UV2) ? 0x61b40UL :\t\t\t\t\t\\\n\tuv_undefined(\"UVH_GR0_TLB_INT1_CONFIG\"))\n\n\n \n#define UVXH_GR0_TLB_INT1_CONFIG_VECTOR_SHFT\t\t0\n#define UVXH_GR0_TLB_INT1_CONFIG_VECTOR_MASK\t\t0x00000000000000ffUL\n#define UVXH_GR0_TLB_INT1_CONFIG_DM_SHFT\t\t8\n#define UVXH_GR0_TLB_INT1_CONFIG_DM_MASK\t\t0x0000000000000700UL\n#define UVXH_GR0_TLB_INT1_CONFIG_DESTMODE_SHFT\t\t11\n#define UVXH_GR0_TLB_INT1_CONFIG_DESTMODE_MASK\t\t0x0000000000000800UL\n#define UVXH_GR0_TLB_INT1_CONFIG_STATUS_SHFT\t\t12\n#define UVXH_GR0_TLB_INT1_CONFIG_STATUS_MASK\t\t0x0000000000001000UL\n#define UVXH_GR0_TLB_INT1_CONFIG_P_SHFT\t\t\t13\n#define UVXH_GR0_TLB_INT1_CONFIG_P_MASK\t\t\t0x0000000000002000UL\n#define UVXH_GR0_TLB_INT1_CONFIG_T_SHFT\t\t\t15\n#define UVXH_GR0_TLB_INT1_CONFIG_T_MASK\t\t\t0x0000000000008000UL\n#define UVXH_GR0_TLB_INT1_CONFIG_M_SHFT\t\t\t16\n#define UVXH_GR0_TLB_INT1_CONFIG_M_MASK\t\t\t0x0000000000010000UL\n#define UVXH_GR0_TLB_INT1_CONFIG_APIC_ID_SHFT\t\t32\n#define UVXH_GR0_TLB_INT1_CONFIG_APIC_ID_MASK\t\t0xffffffff00000000UL\n\n\nunion uvh_gr0_tlb_int1_config_u {\n\tunsigned long\tv;\n\n\t \n\tstruct uvh_gr0_tlb_int1_config_s {\n\t\tunsigned long\tvector_:8;\t\t\t \n\t\tunsigned long\tdm:3;\t\t\t\t \n\t\tunsigned long\tdestmode:1;\t\t\t \n\t\tunsigned long\tstatus:1;\t\t\t \n\t\tunsigned long\tp:1;\t\t\t\t \n\t\tunsigned long\trsvd_14:1;\n\t\tunsigned long\tt:1;\t\t\t\t \n\t\tunsigned long\tm:1;\t\t\t\t \n\t\tunsigned long\trsvd_17_31:15;\n\t\tunsigned long\tapic_id:32;\t\t\t \n\t} s;\n\n\t \n\tstruct uvxh_gr0_tlb_int1_config_s {\n\t\tunsigned long\tvector_:8;\t\t\t \n\t\tunsigned long\tdm:3;\t\t\t\t \n\t\tunsigned long\tdestmode:1;\t\t\t \n\t\tunsigned long\tstatus:1;\t\t\t \n\t\tunsigned long\tp:1;\t\t\t\t \n\t\tunsigned long\trsvd_14:1;\n\t\tunsigned long\tt:1;\t\t\t\t \n\t\tunsigned long\tm:1;\t\t\t\t \n\t\tunsigned long\trsvd_17_31:15;\n\t\tunsigned long\tapic_id:32;\t\t\t \n\t} sx;\n\n\t \n\tstruct uv4h_gr0_tlb_int1_config_s {\n\t\tunsigned long\tvector_:8;\t\t\t \n\t\tunsigned long\tdm:3;\t\t\t\t \n\t\tunsigned long\tdestmode:1;\t\t\t \n\t\tunsigned long\tstatus:1;\t\t\t \n\t\tunsigned long\tp:1;\t\t\t\t \n\t\tunsigned long\trsvd_14:1;\n\t\tunsigned long\tt:1;\t\t\t\t \n\t\tunsigned long\tm:1;\t\t\t\t \n\t\tunsigned long\trsvd_17_31:15;\n\t\tunsigned long\tapic_id:32;\t\t\t \n\t} s4;\n\n\t \n\tstruct uv3h_gr0_tlb_int1_config_s {\n\t\tunsigned long\tvector_:8;\t\t\t \n\t\tunsigned long\tdm:3;\t\t\t\t \n\t\tunsigned long\tdestmode:1;\t\t\t \n\t\tunsigned long\tstatus:1;\t\t\t \n\t\tunsigned long\tp:1;\t\t\t\t \n\t\tunsigned long\trsvd_14:1;\n\t\tunsigned long\tt:1;\t\t\t\t \n\t\tunsigned long\tm:1;\t\t\t\t \n\t\tunsigned long\trsvd_17_31:15;\n\t\tunsigned long\tapic_id:32;\t\t\t \n\t} s3;\n\n\t \n\tstruct uv2h_gr0_tlb_int1_config_s {\n\t\tunsigned long\tvector_:8;\t\t\t \n\t\tunsigned long\tdm:3;\t\t\t\t \n\t\tunsigned long\tdestmode:1;\t\t\t \n\t\tunsigned long\tstatus:1;\t\t\t \n\t\tunsigned long\tp:1;\t\t\t\t \n\t\tunsigned long\trsvd_14:1;\n\t\tunsigned long\tt:1;\t\t\t\t \n\t\tunsigned long\tm:1;\t\t\t\t \n\t\tunsigned long\trsvd_17_31:15;\n\t\tunsigned long\tapic_id:32;\t\t\t \n\t} s2;\n};\n\n \n \n \n#define UVH_GR1_TLB_INT0_CONFIG (\t\t\t\t\t\\\n\tis_uv(UV4) ? 0x62100UL :\t\t\t\t\t\\\n\tis_uv(UV3) ? 0x61f00UL :\t\t\t\t\t\\\n\tis_uv(UV2) ? 0x61f00UL :\t\t\t\t\t\\\n\tuv_undefined(\"UVH_GR1_TLB_INT0_CONFIG\"))\n\n\n \n#define UVXH_GR1_TLB_INT0_CONFIG_VECTOR_SHFT\t\t0\n#define UVXH_GR1_TLB_INT0_CONFIG_VECTOR_MASK\t\t0x00000000000000ffUL\n#define UVXH_GR1_TLB_INT0_CONFIG_DM_SHFT\t\t8\n#define UVXH_GR1_TLB_INT0_CONFIG_DM_MASK\t\t0x0000000000000700UL\n#define UVXH_GR1_TLB_INT0_CONFIG_DESTMODE_SHFT\t\t11\n#define UVXH_GR1_TLB_INT0_CONFIG_DESTMODE_MASK\t\t0x0000000000000800UL\n#define UVXH_GR1_TLB_INT0_CONFIG_STATUS_SHFT\t\t12\n#define UVXH_GR1_TLB_INT0_CONFIG_STATUS_MASK\t\t0x0000000000001000UL\n#define UVXH_GR1_TLB_INT0_CONFIG_P_SHFT\t\t\t13\n#define UVXH_GR1_TLB_INT0_CONFIG_P_MASK\t\t\t0x0000000000002000UL\n#define UVXH_GR1_TLB_INT0_CONFIG_T_SHFT\t\t\t15\n#define UVXH_GR1_TLB_INT0_CONFIG_T_MASK\t\t\t0x0000000000008000UL\n#define UVXH_GR1_TLB_INT0_CONFIG_M_SHFT\t\t\t16\n#define UVXH_GR1_TLB_INT0_CONFIG_M_MASK\t\t\t0x0000000000010000UL\n#define UVXH_GR1_TLB_INT0_CONFIG_APIC_ID_SHFT\t\t32\n#define UVXH_GR1_TLB_INT0_CONFIG_APIC_ID_MASK\t\t0xffffffff00000000UL\n\n\nunion uvh_gr1_tlb_int0_config_u {\n\tunsigned long\tv;\n\n\t \n\tstruct uvh_gr1_tlb_int0_config_s {\n\t\tunsigned long\tvector_:8;\t\t\t \n\t\tunsigned long\tdm:3;\t\t\t\t \n\t\tunsigned long\tdestmode:1;\t\t\t \n\t\tunsigned long\tstatus:1;\t\t\t \n\t\tunsigned long\tp:1;\t\t\t\t \n\t\tunsigned long\trsvd_14:1;\n\t\tunsigned long\tt:1;\t\t\t\t \n\t\tunsigned long\tm:1;\t\t\t\t \n\t\tunsigned long\trsvd_17_31:15;\n\t\tunsigned long\tapic_id:32;\t\t\t \n\t} s;\n\n\t \n\tstruct uvxh_gr1_tlb_int0_config_s {\n\t\tunsigned long\tvector_:8;\t\t\t \n\t\tunsigned long\tdm:3;\t\t\t\t \n\t\tunsigned long\tdestmode:1;\t\t\t \n\t\tunsigned long\tstatus:1;\t\t\t \n\t\tunsigned long\tp:1;\t\t\t\t \n\t\tunsigned long\trsvd_14:1;\n\t\tunsigned long\tt:1;\t\t\t\t \n\t\tunsigned long\tm:1;\t\t\t\t \n\t\tunsigned long\trsvd_17_31:15;\n\t\tunsigned long\tapic_id:32;\t\t\t \n\t} sx;\n\n\t \n\tstruct uv4h_gr1_tlb_int0_config_s {\n\t\tunsigned long\tvector_:8;\t\t\t \n\t\tunsigned long\tdm:3;\t\t\t\t \n\t\tunsigned long\tdestmode:1;\t\t\t \n\t\tunsigned long\tstatus:1;\t\t\t \n\t\tunsigned long\tp:1;\t\t\t\t \n\t\tunsigned long\trsvd_14:1;\n\t\tunsigned long\tt:1;\t\t\t\t \n\t\tunsigned long\tm:1;\t\t\t\t \n\t\tunsigned long\trsvd_17_31:15;\n\t\tunsigned long\tapic_id:32;\t\t\t \n\t} s4;\n\n\t \n\tstruct uv3h_gr1_tlb_int0_config_s {\n\t\tunsigned long\tvector_:8;\t\t\t \n\t\tunsigned long\tdm:3;\t\t\t\t \n\t\tunsigned long\tdestmode:1;\t\t\t \n\t\tunsigned long\tstatus:1;\t\t\t \n\t\tunsigned long\tp:1;\t\t\t\t \n\t\tunsigned long\trsvd_14:1;\n\t\tunsigned long\tt:1;\t\t\t\t \n\t\tunsigned long\tm:1;\t\t\t\t \n\t\tunsigned long\trsvd_17_31:15;\n\t\tunsigned long\tapic_id:32;\t\t\t \n\t} s3;\n\n\t \n\tstruct uv2h_gr1_tlb_int0_config_s {\n\t\tunsigned long\tvector_:8;\t\t\t \n\t\tunsigned long\tdm:3;\t\t\t\t \n\t\tunsigned long\tdestmode:1;\t\t\t \n\t\tunsigned long\tstatus:1;\t\t\t \n\t\tunsigned long\tp:1;\t\t\t\t \n\t\tunsigned long\trsvd_14:1;\n\t\tunsigned long\tt:1;\t\t\t\t \n\t\tunsigned long\tm:1;\t\t\t\t \n\t\tunsigned long\trsvd_17_31:15;\n\t\tunsigned long\tapic_id:32;\t\t\t \n\t} s2;\n};\n\n \n \n \n#define UVH_GR1_TLB_INT1_CONFIG (\t\t\t\t\t\\\n\tis_uv(UV4) ? 0x62140UL :\t\t\t\t\t\\\n\tis_uv(UV3) ? 0x61f40UL :\t\t\t\t\t\\\n\tis_uv(UV2) ? 0x61f40UL :\t\t\t\t\t\\\n\tuv_undefined(\"UVH_GR1_TLB_INT1_CONFIG\"))\n\n\n \n#define UVXH_GR1_TLB_INT1_CONFIG_VECTOR_SHFT\t\t0\n#define UVXH_GR1_TLB_INT1_CONFIG_VECTOR_MASK\t\t0x00000000000000ffUL\n#define UVXH_GR1_TLB_INT1_CONFIG_DM_SHFT\t\t8\n#define UVXH_GR1_TLB_INT1_CONFIG_DM_MASK\t\t0x0000000000000700UL\n#define UVXH_GR1_TLB_INT1_CONFIG_DESTMODE_SHFT\t\t11\n#define UVXH_GR1_TLB_INT1_CONFIG_DESTMODE_MASK\t\t0x0000000000000800UL\n#define UVXH_GR1_TLB_INT1_CONFIG_STATUS_SHFT\t\t12\n#define UVXH_GR1_TLB_INT1_CONFIG_STATUS_MASK\t\t0x0000000000001000UL\n#define UVXH_GR1_TLB_INT1_CONFIG_P_SHFT\t\t\t13\n#define UVXH_GR1_TLB_INT1_CONFIG_P_MASK\t\t\t0x0000000000002000UL\n#define UVXH_GR1_TLB_INT1_CONFIG_T_SHFT\t\t\t15\n#define UVXH_GR1_TLB_INT1_CONFIG_T_MASK\t\t\t0x0000000000008000UL\n#define UVXH_GR1_TLB_INT1_CONFIG_M_SHFT\t\t\t16\n#define UVXH_GR1_TLB_INT1_CONFIG_M_MASK\t\t\t0x0000000000010000UL\n#define UVXH_GR1_TLB_INT1_CONFIG_APIC_ID_SHFT\t\t32\n#define UVXH_GR1_TLB_INT1_CONFIG_APIC_ID_MASK\t\t0xffffffff00000000UL\n\n\nunion uvh_gr1_tlb_int1_config_u {\n\tunsigned long\tv;\n\n\t \n\tstruct uvh_gr1_tlb_int1_config_s {\n\t\tunsigned long\tvector_:8;\t\t\t \n\t\tunsigned long\tdm:3;\t\t\t\t \n\t\tunsigned long\tdestmode:1;\t\t\t \n\t\tunsigned long\tstatus:1;\t\t\t \n\t\tunsigned long\tp:1;\t\t\t\t \n\t\tunsigned long\trsvd_14:1;\n\t\tunsigned long\tt:1;\t\t\t\t \n\t\tunsigned long\tm:1;\t\t\t\t \n\t\tunsigned long\trsvd_17_31:15;\n\t\tunsigned long\tapic_id:32;\t\t\t \n\t} s;\n\n\t \n\tstruct uvxh_gr1_tlb_int1_config_s {\n\t\tunsigned long\tvector_:8;\t\t\t \n\t\tunsigned long\tdm:3;\t\t\t\t \n\t\tunsigned long\tdestmode:1;\t\t\t \n\t\tunsigned long\tstatus:1;\t\t\t \n\t\tunsigned long\tp:1;\t\t\t\t \n\t\tunsigned long\trsvd_14:1;\n\t\tunsigned long\tt:1;\t\t\t\t \n\t\tunsigned long\tm:1;\t\t\t\t \n\t\tunsigned long\trsvd_17_31:15;\n\t\tunsigned long\tapic_id:32;\t\t\t \n\t} sx;\n\n\t \n\tstruct uv4h_gr1_tlb_int1_config_s {\n\t\tunsigned long\tvector_:8;\t\t\t \n\t\tunsigned long\tdm:3;\t\t\t\t \n\t\tunsigned long\tdestmode:1;\t\t\t \n\t\tunsigned long\tstatus:1;\t\t\t \n\t\tunsigned long\tp:1;\t\t\t\t \n\t\tunsigned long\trsvd_14:1;\n\t\tunsigned long\tt:1;\t\t\t\t \n\t\tunsigned long\tm:1;\t\t\t\t \n\t\tunsigned long\trsvd_17_31:15;\n\t\tunsigned long\tapic_id:32;\t\t\t \n\t} s4;\n\n\t \n\tstruct uv3h_gr1_tlb_int1_config_s {\n\t\tunsigned long\tvector_:8;\t\t\t \n\t\tunsigned long\tdm:3;\t\t\t\t \n\t\tunsigned long\tdestmode:1;\t\t\t \n\t\tunsigned long\tstatus:1;\t\t\t \n\t\tunsigned long\tp:1;\t\t\t\t \n\t\tunsigned long\trsvd_14:1;\n\t\tunsigned long\tt:1;\t\t\t\t \n\t\tunsigned long\tm:1;\t\t\t\t \n\t\tunsigned long\trsvd_17_31:15;\n\t\tunsigned long\tapic_id:32;\t\t\t \n\t} s3;\n\n\t \n\tstruct uv2h_gr1_tlb_int1_config_s {\n\t\tunsigned long\tvector_:8;\t\t\t \n\t\tunsigned long\tdm:3;\t\t\t\t \n\t\tunsigned long\tdestmode:1;\t\t\t \n\t\tunsigned long\tstatus:1;\t\t\t \n\t\tunsigned long\tp:1;\t\t\t\t \n\t\tunsigned long\trsvd_14:1;\n\t\tunsigned long\tt:1;\t\t\t\t \n\t\tunsigned long\tm:1;\t\t\t\t \n\t\tunsigned long\trsvd_17_31:15;\n\t\tunsigned long\tapic_id:32;\t\t\t \n\t} s2;\n};\n\n \n \n \n#define UVH_INT_CMPB 0x22080UL\n\n \n#define UVH_INT_CMPB_REAL_TIME_CMPB_SHFT\t\t0\n#define UVH_INT_CMPB_REAL_TIME_CMPB_MASK\t\t0x00ffffffffffffffUL\n\n\nunion uvh_int_cmpb_u {\n\tunsigned long\tv;\n\n\t \n\tstruct uvh_int_cmpb_s {\n\t\tunsigned long\treal_time_cmpb:56;\t\t \n\t\tunsigned long\trsvd_56_63:8;\n\t} s;\n\n\t \n\tstruct uv5h_int_cmpb_s {\n\t\tunsigned long\treal_time_cmpb:56;\t\t \n\t\tunsigned long\trsvd_56_63:8;\n\t} s5;\n\n\t \n\tstruct uv4h_int_cmpb_s {\n\t\tunsigned long\treal_time_cmpb:56;\t\t \n\t\tunsigned long\trsvd_56_63:8;\n\t} s4;\n\n\t \n\tstruct uv3h_int_cmpb_s {\n\t\tunsigned long\treal_time_cmpb:56;\t\t \n\t\tunsigned long\trsvd_56_63:8;\n\t} s3;\n\n\t \n\tstruct uv2h_int_cmpb_s {\n\t\tunsigned long\treal_time_cmpb:56;\t\t \n\t\tunsigned long\trsvd_56_63:8;\n\t} s2;\n};\n\n \n \n \n#define UVH_IPI_INT 0x60500UL\n\n \n#define UVH_IPI_INT_VECTOR_SHFT\t\t\t\t0\n#define UVH_IPI_INT_VECTOR_MASK\t\t\t\t0x00000000000000ffUL\n#define UVH_IPI_INT_DELIVERY_MODE_SHFT\t\t\t8\n#define UVH_IPI_INT_DELIVERY_MODE_MASK\t\t\t0x0000000000000700UL\n#define UVH_IPI_INT_DESTMODE_SHFT\t\t\t11\n#define UVH_IPI_INT_DESTMODE_MASK\t\t\t0x0000000000000800UL\n#define UVH_IPI_INT_APIC_ID_SHFT\t\t\t16\n#define UVH_IPI_INT_APIC_ID_MASK\t\t\t0x0000ffffffff0000UL\n#define UVH_IPI_INT_SEND_SHFT\t\t\t\t63\n#define UVH_IPI_INT_SEND_MASK\t\t\t\t0x8000000000000000UL\n\n\nunion uvh_ipi_int_u {\n\tunsigned long\tv;\n\n\t \n\tstruct uvh_ipi_int_s {\n\t\tunsigned long\tvector_:8;\t\t\t \n\t\tunsigned long\tdelivery_mode:3;\t\t \n\t\tunsigned long\tdestmode:1;\t\t\t \n\t\tunsigned long\trsvd_12_15:4;\n\t\tunsigned long\tapic_id:32;\t\t\t \n\t\tunsigned long\trsvd_48_62:15;\n\t\tunsigned long\tsend:1;\t\t\t\t \n\t} s;\n\n\t \n\tstruct uv5h_ipi_int_s {\n\t\tunsigned long\tvector_:8;\t\t\t \n\t\tunsigned long\tdelivery_mode:3;\t\t \n\t\tunsigned long\tdestmode:1;\t\t\t \n\t\tunsigned long\trsvd_12_15:4;\n\t\tunsigned long\tapic_id:32;\t\t\t \n\t\tunsigned long\trsvd_48_62:15;\n\t\tunsigned long\tsend:1;\t\t\t\t \n\t} s5;\n\n\t \n\tstruct uv4h_ipi_int_s {\n\t\tunsigned long\tvector_:8;\t\t\t \n\t\tunsigned long\tdelivery_mode:3;\t\t \n\t\tunsigned long\tdestmode:1;\t\t\t \n\t\tunsigned long\trsvd_12_15:4;\n\t\tunsigned long\tapic_id:32;\t\t\t \n\t\tunsigned long\trsvd_48_62:15;\n\t\tunsigned long\tsend:1;\t\t\t\t \n\t} s4;\n\n\t \n\tstruct uv3h_ipi_int_s {\n\t\tunsigned long\tvector_:8;\t\t\t \n\t\tunsigned long\tdelivery_mode:3;\t\t \n\t\tunsigned long\tdestmode:1;\t\t\t \n\t\tunsigned long\trsvd_12_15:4;\n\t\tunsigned long\tapic_id:32;\t\t\t \n\t\tunsigned long\trsvd_48_62:15;\n\t\tunsigned long\tsend:1;\t\t\t\t \n\t} s3;\n\n\t \n\tstruct uv2h_ipi_int_s {\n\t\tunsigned long\tvector_:8;\t\t\t \n\t\tunsigned long\tdelivery_mode:3;\t\t \n\t\tunsigned long\tdestmode:1;\t\t\t \n\t\tunsigned long\trsvd_12_15:4;\n\t\tunsigned long\tapic_id:32;\t\t\t \n\t\tunsigned long\trsvd_48_62:15;\n\t\tunsigned long\tsend:1;\t\t\t\t \n\t} s2;\n};\n\n \n \n \n#define UVH_NODE_ID 0x0UL\n\n \n#define UVH_NODE_ID_FORCE1_SHFT\t\t\t\t0\n#define UVH_NODE_ID_FORCE1_MASK\t\t\t\t0x0000000000000001UL\n#define UVH_NODE_ID_MANUFACTURER_SHFT\t\t\t1\n#define UVH_NODE_ID_MANUFACTURER_MASK\t\t\t0x0000000000000ffeUL\n#define UVH_NODE_ID_PART_NUMBER_SHFT\t\t\t12\n#define UVH_NODE_ID_PART_NUMBER_MASK\t\t\t0x000000000ffff000UL\n#define UVH_NODE_ID_REVISION_SHFT\t\t\t28\n#define UVH_NODE_ID_REVISION_MASK\t\t\t0x00000000f0000000UL\n#define UVH_NODE_ID_NODE_ID_SHFT\t\t\t32\n#define UVH_NODE_ID_NI_PORT_SHFT\t\t\t57\n\n \n#define UVXH_NODE_ID_NODE_ID_MASK\t\t\t0x00007fff00000000UL\n#define UVXH_NODE_ID_NODES_PER_BIT_SHFT\t\t\t50\n#define UVXH_NODE_ID_NODES_PER_BIT_MASK\t\t\t0x01fc000000000000UL\n#define UVXH_NODE_ID_NI_PORT_MASK\t\t\t0x3e00000000000000UL\n\n \n#define UVYH_NODE_ID_NODE_ID_MASK\t\t\t0x0000007f00000000UL\n#define UVYH_NODE_ID_NI_PORT_MASK\t\t\t0x7e00000000000000UL\n\n \n#define UV4H_NODE_ID_ROUTER_SELECT_SHFT\t\t\t48\n#define UV4H_NODE_ID_ROUTER_SELECT_MASK\t\t\t0x0001000000000000UL\n#define UV4H_NODE_ID_RESERVED_2_SHFT\t\t\t49\n#define UV4H_NODE_ID_RESERVED_2_MASK\t\t\t0x0002000000000000UL\n\n \n#define UV3H_NODE_ID_ROUTER_SELECT_SHFT\t\t\t48\n#define UV3H_NODE_ID_ROUTER_SELECT_MASK\t\t\t0x0001000000000000UL\n#define UV3H_NODE_ID_RESERVED_2_SHFT\t\t\t49\n#define UV3H_NODE_ID_RESERVED_2_MASK\t\t\t0x0002000000000000UL\n\n\nunion uvh_node_id_u {\n\tunsigned long\tv;\n\n\t \n\tstruct uvh_node_id_s {\n\t\tunsigned long\tforce1:1;\t\t\t \n\t\tunsigned long\tmanufacturer:11;\t\t \n\t\tunsigned long\tpart_number:16;\t\t\t \n\t\tunsigned long\trevision:4;\t\t\t \n\t\tunsigned long\trsvd_32_63:32;\n\t} s;\n\n\t \n\tstruct uvxh_node_id_s {\n\t\tunsigned long\tforce1:1;\t\t\t \n\t\tunsigned long\tmanufacturer:11;\t\t \n\t\tunsigned long\tpart_number:16;\t\t\t \n\t\tunsigned long\trevision:4;\t\t\t \n\t\tunsigned long\tnode_id:15;\t\t\t \n\t\tunsigned long\trsvd_47_49:3;\n\t\tunsigned long\tnodes_per_bit:7;\t\t \n\t\tunsigned long\tni_port:5;\t\t\t \n\t\tunsigned long\trsvd_62_63:2;\n\t} sx;\n\n\t \n\tstruct uvyh_node_id_s {\n\t\tunsigned long\tforce1:1;\t\t\t \n\t\tunsigned long\tmanufacturer:11;\t\t \n\t\tunsigned long\tpart_number:16;\t\t\t \n\t\tunsigned long\trevision:4;\t\t\t \n\t\tunsigned long\tnode_id:7;\t\t\t \n\t\tunsigned long\trsvd_39_56:18;\n\t\tunsigned long\tni_port:6;\t\t\t \n\t\tunsigned long\trsvd_63:1;\n\t} sy;\n\n\t \n\tstruct uv5h_node_id_s {\n\t\tunsigned long\tforce1:1;\t\t\t \n\t\tunsigned long\tmanufacturer:11;\t\t \n\t\tunsigned long\tpart_number:16;\t\t\t \n\t\tunsigned long\trevision:4;\t\t\t \n\t\tunsigned long\tnode_id:7;\t\t\t \n\t\tunsigned long\trsvd_39_56:18;\n\t\tunsigned long\tni_port:6;\t\t\t \n\t\tunsigned long\trsvd_63:1;\n\t} s5;\n\n\t \n\tstruct uv4h_node_id_s {\n\t\tunsigned long\tforce1:1;\t\t\t \n\t\tunsigned long\tmanufacturer:11;\t\t \n\t\tunsigned long\tpart_number:16;\t\t\t \n\t\tunsigned long\trevision:4;\t\t\t \n\t\tunsigned long\tnode_id:15;\t\t\t \n\t\tunsigned long\trsvd_47:1;\n\t\tunsigned long\trouter_select:1;\t\t \n\t\tunsigned long\trsvd_49:1;\n\t\tunsigned long\tnodes_per_bit:7;\t\t \n\t\tunsigned long\tni_port:5;\t\t\t \n\t\tunsigned long\trsvd_62_63:2;\n\t} s4;\n\n\t \n\tstruct uv3h_node_id_s {\n\t\tunsigned long\tforce1:1;\t\t\t \n\t\tunsigned long\tmanufacturer:11;\t\t \n\t\tunsigned long\tpart_number:16;\t\t\t \n\t\tunsigned long\trevision:4;\t\t\t \n\t\tunsigned long\tnode_id:15;\t\t\t \n\t\tunsigned long\trsvd_47:1;\n\t\tunsigned long\trouter_select:1;\t\t \n\t\tunsigned long\trsvd_49:1;\n\t\tunsigned long\tnodes_per_bit:7;\t\t \n\t\tunsigned long\tni_port:5;\t\t\t \n\t\tunsigned long\trsvd_62_63:2;\n\t} s3;\n\n\t \n\tstruct uv2h_node_id_s {\n\t\tunsigned long\tforce1:1;\t\t\t \n\t\tunsigned long\tmanufacturer:11;\t\t \n\t\tunsigned long\tpart_number:16;\t\t\t \n\t\tunsigned long\trevision:4;\t\t\t \n\t\tunsigned long\tnode_id:15;\t\t\t \n\t\tunsigned long\trsvd_47_49:3;\n\t\tunsigned long\tnodes_per_bit:7;\t\t \n\t\tunsigned long\tni_port:5;\t\t\t \n\t\tunsigned long\trsvd_62_63:2;\n\t} s2;\n};\n\n \n \n \n#define UVH_NODE_PRESENT_0 (\t\t\t\t\t\t\\\n\tis_uv(UV5) ? 0x1400UL :\t\t\t\t\t\t\\\n\t0)\n\n\n \n#define UVYH_NODE_PRESENT_0_NODES_SHFT\t\t\t0\n#define UVYH_NODE_PRESENT_0_NODES_MASK\t\t\t0xffffffffffffffffUL\n\n\nunion uvh_node_present_0_u {\n\tunsigned long\tv;\n\n\t \n\tstruct uvh_node_present_0_s {\n\t\tunsigned long\tnodes:64;\t\t\t \n\t} s;\n\n\t \n\tstruct uvyh_node_present_0_s {\n\t\tunsigned long\tnodes:64;\t\t\t \n\t} sy;\n\n\t \n\tstruct uv5h_node_present_0_s {\n\t\tunsigned long\tnodes:64;\t\t\t \n\t} s5;\n};\n\n \n \n \n#define UVH_NODE_PRESENT_1 (\t\t\t\t\t\t\\\n\tis_uv(UV5) ? 0x1408UL :\t\t\t\t\t\t\\\n\t0)\n\n\n \n#define UVYH_NODE_PRESENT_1_NODES_SHFT\t\t\t0\n#define UVYH_NODE_PRESENT_1_NODES_MASK\t\t\t0xffffffffffffffffUL\n\n\nunion uvh_node_present_1_u {\n\tunsigned long\tv;\n\n\t \n\tstruct uvh_node_present_1_s {\n\t\tunsigned long\tnodes:64;\t\t\t \n\t} s;\n\n\t \n\tstruct uvyh_node_present_1_s {\n\t\tunsigned long\tnodes:64;\t\t\t \n\t} sy;\n\n\t \n\tstruct uv5h_node_present_1_s {\n\t\tunsigned long\tnodes:64;\t\t\t \n\t} s5;\n};\n\n \n \n \n#define UVH_NODE_PRESENT_TABLE (\t\t\t\t\t\\\n\tis_uv(UV4) ? 0x1400UL :\t\t\t\t\t\t\\\n\tis_uv(UV3) ? 0x1400UL :\t\t\t\t\t\t\\\n\tis_uv(UV2) ? 0x1400UL :\t\t\t\t\t\t\\\n\t0)\n\n#define UVH_NODE_PRESENT_TABLE_DEPTH (\t\t\t\t\t\\\n\tis_uv(UV4) ? 4 :\t\t\t\t\t\t\\\n\tis_uv(UV3) ? 16 :\t\t\t\t\t\t\\\n\tis_uv(UV2) ? 16 :\t\t\t\t\t\t\\\n\t0)\n\n\n \n#define UVXH_NODE_PRESENT_TABLE_NODES_SHFT\t\t0\n#define UVXH_NODE_PRESENT_TABLE_NODES_MASK\t\t0xffffffffffffffffUL\n\n\nunion uvh_node_present_table_u {\n\tunsigned long\tv;\n\n\t \n\tstruct uvh_node_present_table_s {\n\t\tunsigned long\tnodes:64;\t\t\t \n\t} s;\n\n\t \n\tstruct uvxh_node_present_table_s {\n\t\tunsigned long\tnodes:64;\t\t\t \n\t} sx;\n\n\t \n\tstruct uv4h_node_present_table_s {\n\t\tunsigned long\tnodes:64;\t\t\t \n\t} s4;\n\n\t \n\tstruct uv3h_node_present_table_s {\n\t\tunsigned long\tnodes:64;\t\t\t \n\t} s3;\n\n\t \n\tstruct uv2h_node_present_table_s {\n\t\tunsigned long\tnodes:64;\t\t\t \n\t} s2;\n};\n\n \n \n \n#define UVH_RH10_GAM_ADDR_MAP_CONFIG (\t\t\t\t\t\\\n\tis_uv(UV5) ? 0x470000UL :\t\t\t\t\t\\\n\t0)\n\n\n \n#define UVYH_RH10_GAM_ADDR_MAP_CONFIG_N_SKT_SHFT\t6\n#define UVYH_RH10_GAM_ADDR_MAP_CONFIG_N_SKT_MASK\t0x00000000000001c0UL\n#define UVYH_RH10_GAM_ADDR_MAP_CONFIG_LS_ENABLE_SHFT\t12\n#define UVYH_RH10_GAM_ADDR_MAP_CONFIG_LS_ENABLE_MASK\t0x0000000000001000UL\n#define UVYH_RH10_GAM_ADDR_MAP_CONFIG_MK_TME_KEYID_BITS_SHFT 16\n#define UVYH_RH10_GAM_ADDR_MAP_CONFIG_MK_TME_KEYID_BITS_MASK 0x00000000000f0000UL\n\n\nunion uvh_rh10_gam_addr_map_config_u {\n\tunsigned long\tv;\n\n\t \n\tstruct uvh_rh10_gam_addr_map_config_s {\n\t\tunsigned long\tundef_0_5:6;\t\t\t \n\t\tunsigned long\tn_skt:3;\t\t\t \n\t\tunsigned long\tundef_9_11:3;\t\t\t \n\t\tunsigned long\tls_enable:1;\t\t\t \n\t\tunsigned long\tundef_13_15:3;\t\t\t \n\t\tunsigned long\tmk_tme_keyid_bits:4;\t\t \n\t\tunsigned long\trsvd_20_63:44;\n\t} s;\n\n\t \n\tstruct uvyh_rh10_gam_addr_map_config_s {\n\t\tunsigned long\tundef_0_5:6;\t\t\t \n\t\tunsigned long\tn_skt:3;\t\t\t \n\t\tunsigned long\tundef_9_11:3;\t\t\t \n\t\tunsigned long\tls_enable:1;\t\t\t \n\t\tunsigned long\tundef_13_15:3;\t\t\t \n\t\tunsigned long\tmk_tme_keyid_bits:4;\t\t \n\t\tunsigned long\trsvd_20_63:44;\n\t} sy;\n\n\t \n\tstruct uv5h_rh10_gam_addr_map_config_s {\n\t\tunsigned long\tundef_0_5:6;\t\t\t \n\t\tunsigned long\tn_skt:3;\t\t\t \n\t\tunsigned long\tundef_9_11:3;\t\t\t \n\t\tunsigned long\tls_enable:1;\t\t\t \n\t\tunsigned long\tundef_13_15:3;\t\t\t \n\t\tunsigned long\tmk_tme_keyid_bits:4;\t\t \n\t} s5;\n};\n\n \n \n \n#define UVH_RH10_GAM_GRU_OVERLAY_CONFIG (\t\t\t\t\\\n\tis_uv(UV5) ? 0x4700b0UL :\t\t\t\t\t\\\n\t0)\n\n\n \n#define UVYH_RH10_GAM_GRU_OVERLAY_CONFIG_BASE_SHFT\t25\n#define UVYH_RH10_GAM_GRU_OVERLAY_CONFIG_BASE_MASK\t0x000ffffffe000000UL\n#define UVYH_RH10_GAM_GRU_OVERLAY_CONFIG_N_GRU_SHFT\t52\n#define UVYH_RH10_GAM_GRU_OVERLAY_CONFIG_N_GRU_MASK\t0x0070000000000000UL\n#define UVYH_RH10_GAM_GRU_OVERLAY_CONFIG_ENABLE_SHFT\t63\n#define UVYH_RH10_GAM_GRU_OVERLAY_CONFIG_ENABLE_MASK\t0x8000000000000000UL\n\n#define UVH_RH10_GAM_GRU_OVERLAY_CONFIG_BASE_MASK (\t\t\t\\\n\tis_uv(UV5) ? 0x000ffffffe000000UL :\t\t\t\t\\\n\t0)\n#define UVH_RH10_GAM_GRU_OVERLAY_CONFIG_BASE_SHFT (\t\t\t\\\n\tis_uv(UV5) ? 25 :\t\t\t\t\t\t\\\n\t-1)\n\nunion uvh_rh10_gam_gru_overlay_config_u {\n\tunsigned long\tv;\n\n\t \n\tstruct uvh_rh10_gam_gru_overlay_config_s {\n\t\tunsigned long\tundef_0_24:25;\t\t\t \n\t\tunsigned long\tbase:27;\t\t\t \n\t\tunsigned long\tn_gru:3;\t\t\t \n\t\tunsigned long\tundef_55_62:8;\t\t\t \n\t\tunsigned long\tenable:1;\t\t\t \n\t} s;\n\n\t \n\tstruct uvyh_rh10_gam_gru_overlay_config_s {\n\t\tunsigned long\tundef_0_24:25;\t\t\t \n\t\tunsigned long\tbase:27;\t\t\t \n\t\tunsigned long\tn_gru:3;\t\t\t \n\t\tunsigned long\tundef_55_62:8;\t\t\t \n\t\tunsigned long\tenable:1;\t\t\t \n\t} sy;\n\n\t \n\tstruct uv5h_rh10_gam_gru_overlay_config_s {\n\t\tunsigned long\tundef_0_24:25;\t\t\t \n\t\tunsigned long\tbase:27;\t\t\t \n\t\tunsigned long\tn_gru:3;\t\t\t \n\t\tunsigned long\tundef_55_62:8;\t\t\t \n\t\tunsigned long\tenable:1;\t\t\t \n\t} s5;\n};\n\n \n \n \n#define UVH_RH10_GAM_MMIOH_OVERLAY_CONFIG0 (\t\t\t\t\\\n\tis_uv(UV5) ? 0x473000UL :\t\t\t\t\t\\\n\t0)\n\n\n \n#define UVYH_RH10_GAM_MMIOH_OVERLAY_CONFIG0_BASE_SHFT\t26\n#define UVYH_RH10_GAM_MMIOH_OVERLAY_CONFIG0_BASE_MASK\t0x000ffffffc000000UL\n#define UVYH_RH10_GAM_MMIOH_OVERLAY_CONFIG0_M_IO_SHFT\t52\n#define UVYH_RH10_GAM_MMIOH_OVERLAY_CONFIG0_M_IO_MASK\t0x03f0000000000000UL\n#define UVYH_RH10_GAM_MMIOH_OVERLAY_CONFIG0_ENABLE_SHFT\t63\n#define UVYH_RH10_GAM_MMIOH_OVERLAY_CONFIG0_ENABLE_MASK\t0x8000000000000000UL\n\n#define UVH_RH10_GAM_MMIOH_OVERLAY_CONFIG0_BASE_MASK (\t\t\t\\\n\tis_uv(UV5) ? 0x000ffffffc000000UL :\t\t\t\t\\\n\t0)\n#define UVH_RH10_GAM_MMIOH_OVERLAY_CONFIG0_BASE_SHFT (\t\t\t\\\n\tis_uv(UV5) ? 26 :\t\t\t\t\t\t\\\n\t-1)\n\nunion uvh_rh10_gam_mmioh_overlay_config0_u {\n\tunsigned long\tv;\n\n\t \n\tstruct uvh_rh10_gam_mmioh_overlay_config0_s {\n\t\tunsigned long\trsvd_0_25:26;\n\t\tunsigned long\tbase:26;\t\t\t \n\t\tunsigned long\tm_io:6;\t\t\t\t \n\t\tunsigned long\tn_io:4;\n\t\tunsigned long\tundef_62:1;\t\t\t \n\t\tunsigned long\tenable:1;\t\t\t \n\t} s;\n\n\t \n\tstruct uvyh_rh10_gam_mmioh_overlay_config0_s {\n\t\tunsigned long\trsvd_0_25:26;\n\t\tunsigned long\tbase:26;\t\t\t \n\t\tunsigned long\tm_io:6;\t\t\t\t \n\t\tunsigned long\tn_io:4;\n\t\tunsigned long\tundef_62:1;\t\t\t \n\t\tunsigned long\tenable:1;\t\t\t \n\t} sy;\n\n\t \n\tstruct uv5h_rh10_gam_mmioh_overlay_config0_s {\n\t\tunsigned long\trsvd_0_25:26;\n\t\tunsigned long\tbase:26;\t\t\t \n\t\tunsigned long\tm_io:6;\t\t\t\t \n\t\tunsigned long\tn_io:4;\n\t\tunsigned long\tundef_62:1;\t\t\t \n\t\tunsigned long\tenable:1;\t\t\t \n\t} s5;\n};\n\n \n \n \n#define UVH_RH10_GAM_MMIOH_OVERLAY_CONFIG1 (\t\t\t\t\\\n\tis_uv(UV5) ? 0x474000UL :\t\t\t\t\t\\\n\t0)\n\n\n \n#define UVYH_RH10_GAM_MMIOH_OVERLAY_CONFIG1_BASE_SHFT\t26\n#define UVYH_RH10_GAM_MMIOH_OVERLAY_CONFIG1_BASE_MASK\t0x000ffffffc000000UL\n#define UVYH_RH10_GAM_MMIOH_OVERLAY_CONFIG1_M_IO_SHFT\t52\n#define UVYH_RH10_GAM_MMIOH_OVERLAY_CONFIG1_M_IO_MASK\t0x03f0000000000000UL\n#define UVYH_RH10_GAM_MMIOH_OVERLAY_CONFIG1_ENABLE_SHFT\t63\n#define UVYH_RH10_GAM_MMIOH_OVERLAY_CONFIG1_ENABLE_MASK\t0x8000000000000000UL\n\n#define UVH_RH10_GAM_MMIOH_OVERLAY_CONFIG1_BASE_MASK (\t\t\t\\\n\tis_uv(UV5) ? 0x000ffffffc000000UL :\t\t\t\t\\\n\t0)\n#define UVH_RH10_GAM_MMIOH_OVERLAY_CONFIG1_BASE_SHFT (\t\t\t\\\n\tis_uv(UV5) ? 26 :\t\t\t\t\t\t\\\n\t-1)\n\nunion uvh_rh10_gam_mmioh_overlay_config1_u {\n\tunsigned long\tv;\n\n\t \n\tstruct uvh_rh10_gam_mmioh_overlay_config1_s {\n\t\tunsigned long\trsvd_0_25:26;\n\t\tunsigned long\tbase:26;\t\t\t \n\t\tunsigned long\tm_io:6;\t\t\t\t \n\t\tunsigned long\tn_io:4;\n\t\tunsigned long\tundef_62:1;\t\t\t \n\t\tunsigned long\tenable:1;\t\t\t \n\t} s;\n\n\t \n\tstruct uvyh_rh10_gam_mmioh_overlay_config1_s {\n\t\tunsigned long\trsvd_0_25:26;\n\t\tunsigned long\tbase:26;\t\t\t \n\t\tunsigned long\tm_io:6;\t\t\t\t \n\t\tunsigned long\tn_io:4;\n\t\tunsigned long\tundef_62:1;\t\t\t \n\t\tunsigned long\tenable:1;\t\t\t \n\t} sy;\n\n\t \n\tstruct uv5h_rh10_gam_mmioh_overlay_config1_s {\n\t\tunsigned long\trsvd_0_25:26;\n\t\tunsigned long\tbase:26;\t\t\t \n\t\tunsigned long\tm_io:6;\t\t\t\t \n\t\tunsigned long\tn_io:4;\n\t\tunsigned long\tundef_62:1;\t\t\t \n\t\tunsigned long\tenable:1;\t\t\t \n\t} s5;\n};\n\n \n \n \n#define UVH_RH10_GAM_MMIOH_REDIRECT_CONFIG0 (\t\t\t\t\\\n\tis_uv(UV5) ? 0x473800UL :\t\t\t\t\t\\\n\t0)\n\n#define UVH_RH10_GAM_MMIOH_REDIRECT_CONFIG0_DEPTH (\t\t\t\\\n\tis_uv(UV5) ? 128 :\t\t\t\t\t\t\\\n\t0)\n\n\n \n#define UVYH_RH10_GAM_MMIOH_REDIRECT_CONFIG0_NASID_SHFT\t0\n#define UVYH_RH10_GAM_MMIOH_REDIRECT_CONFIG0_NASID_MASK\t0x000000000000007fUL\n\n\nunion uvh_rh10_gam_mmioh_redirect_config0_u {\n\tunsigned long\tv;\n\n\t \n\tstruct uvh_rh10_gam_mmioh_redirect_config0_s {\n\t\tunsigned long\tnasid:7;\t\t\t \n\t\tunsigned long\trsvd_7_63:57;\n\t} s;\n\n\t \n\tstruct uvyh_rh10_gam_mmioh_redirect_config0_s {\n\t\tunsigned long\tnasid:7;\t\t\t \n\t\tunsigned long\trsvd_7_63:57;\n\t} sy;\n\n\t \n\tstruct uv5h_rh10_gam_mmioh_redirect_config0_s {\n\t\tunsigned long\tnasid:7;\t\t\t \n\t\tunsigned long\trsvd_7_63:57;\n\t} s5;\n};\n\n \n \n \n#define UVH_RH10_GAM_MMIOH_REDIRECT_CONFIG1 (\t\t\t\t\\\n\tis_uv(UV5) ? 0x474800UL :\t\t\t\t\t\\\n\t0)\n\n#define UVH_RH10_GAM_MMIOH_REDIRECT_CONFIG1_DEPTH (\t\t\t\\\n\tis_uv(UV5) ? 128 :\t\t\t\t\t\t\\\n\t0)\n\n\n \n#define UVYH_RH10_GAM_MMIOH_REDIRECT_CONFIG1_NASID_SHFT\t0\n#define UVYH_RH10_GAM_MMIOH_REDIRECT_CONFIG1_NASID_MASK\t0x000000000000007fUL\n\n\nunion uvh_rh10_gam_mmioh_redirect_config1_u {\n\tunsigned long\tv;\n\n\t \n\tstruct uvh_rh10_gam_mmioh_redirect_config1_s {\n\t\tunsigned long\tnasid:7;\t\t\t \n\t\tunsigned long\trsvd_7_63:57;\n\t} s;\n\n\t \n\tstruct uvyh_rh10_gam_mmioh_redirect_config1_s {\n\t\tunsigned long\tnasid:7;\t\t\t \n\t\tunsigned long\trsvd_7_63:57;\n\t} sy;\n\n\t \n\tstruct uv5h_rh10_gam_mmioh_redirect_config1_s {\n\t\tunsigned long\tnasid:7;\t\t\t \n\t\tunsigned long\trsvd_7_63:57;\n\t} s5;\n};\n\n \n \n \n#define UVH_RH10_GAM_MMR_OVERLAY_CONFIG (\t\t\t\t\\\n\tis_uv(UV5) ? 0x470090UL :\t\t\t\t\t\\\n\t0)\n\n\n \n#define UVYH_RH10_GAM_MMR_OVERLAY_CONFIG_BASE_SHFT\t25\n#define UVYH_RH10_GAM_MMR_OVERLAY_CONFIG_BASE_MASK\t0x000ffffffe000000UL\n#define UVYH_RH10_GAM_MMR_OVERLAY_CONFIG_ENABLE_SHFT\t63\n#define UVYH_RH10_GAM_MMR_OVERLAY_CONFIG_ENABLE_MASK\t0x8000000000000000UL\n\n#define UVH_RH10_GAM_MMR_OVERLAY_CONFIG_BASE_MASK (\t\t\t\\\n\tis_uv(UV5) ? 0x000ffffffe000000UL :\t\t\t\t\\\n\t0)\n#define UVH_RH10_GAM_MMR_OVERLAY_CONFIG_BASE_SHFT (\t\t\t\\\n\tis_uv(UV5) ? 25 :\t\t\t\t\t\t\\\n\t-1)\n\nunion uvh_rh10_gam_mmr_overlay_config_u {\n\tunsigned long\tv;\n\n\t \n\tstruct uvh_rh10_gam_mmr_overlay_config_s {\n\t\tunsigned long\tundef_0_24:25;\t\t\t \n\t\tunsigned long\tbase:27;\t\t\t \n\t\tunsigned long\tundef_52_62:11;\t\t\t \n\t\tunsigned long\tenable:1;\t\t\t \n\t} s;\n\n\t \n\tstruct uvyh_rh10_gam_mmr_overlay_config_s {\n\t\tunsigned long\tundef_0_24:25;\t\t\t \n\t\tunsigned long\tbase:27;\t\t\t \n\t\tunsigned long\tundef_52_62:11;\t\t\t \n\t\tunsigned long\tenable:1;\t\t\t \n\t} sy;\n\n\t \n\tstruct uv5h_rh10_gam_mmr_overlay_config_s {\n\t\tunsigned long\tundef_0_24:25;\t\t\t \n\t\tunsigned long\tbase:27;\t\t\t \n\t\tunsigned long\tundef_52_62:11;\t\t\t \n\t\tunsigned long\tenable:1;\t\t\t \n\t} s5;\n};\n\n \n \n \n#define UVH_RH_GAM_ADDR_MAP_CONFIG (\t\t\t\t\t\\\n\tis_uv(UV4) ? 0x480000UL :\t\t\t\t\t\\\n\tis_uv(UV3) ? 0x1600000UL :\t\t\t\t\t\\\n\tis_uv(UV2) ? 0x1600000UL :\t\t\t\t\t\\\n\t0)\n\n\n \n#define UVXH_RH_GAM_ADDR_MAP_CONFIG_N_SKT_SHFT\t\t6\n#define UVXH_RH_GAM_ADDR_MAP_CONFIG_N_SKT_MASK\t\t0x00000000000003c0UL\n\n \n#define UV3H_RH_GAM_ADDR_MAP_CONFIG_M_SKT_SHFT\t\t0\n#define UV3H_RH_GAM_ADDR_MAP_CONFIG_M_SKT_MASK\t\t0x000000000000003fUL\n\n \n#define UV2H_RH_GAM_ADDR_MAP_CONFIG_M_SKT_SHFT\t\t0\n#define UV2H_RH_GAM_ADDR_MAP_CONFIG_M_SKT_MASK\t\t0x000000000000003fUL\n\n\nunion uvh_rh_gam_addr_map_config_u {\n\tunsigned long\tv;\n\n\t \n\tstruct uvh_rh_gam_addr_map_config_s {\n\t\tunsigned long\trsvd_0_5:6;\n\t\tunsigned long\tn_skt:4;\t\t\t \n\t\tunsigned long\trsvd_10_63:54;\n\t} s;\n\n\t \n\tstruct uvxh_rh_gam_addr_map_config_s {\n\t\tunsigned long\trsvd_0_5:6;\n\t\tunsigned long\tn_skt:4;\t\t\t \n\t\tunsigned long\trsvd_10_63:54;\n\t} sx;\n\n\t \n\tstruct uv4h_rh_gam_addr_map_config_s {\n\t\tunsigned long\trsvd_0_5:6;\n\t\tunsigned long\tn_skt:4;\t\t\t \n\t\tunsigned long\trsvd_10_63:54;\n\t} s4;\n\n\t \n\tstruct uv3h_rh_gam_addr_map_config_s {\n\t\tunsigned long\tm_skt:6;\t\t\t \n\t\tunsigned long\tn_skt:4;\t\t\t \n\t\tunsigned long\trsvd_10_63:54;\n\t} s3;\n\n\t \n\tstruct uv2h_rh_gam_addr_map_config_s {\n\t\tunsigned long\tm_skt:6;\t\t\t \n\t\tunsigned long\tn_skt:4;\t\t\t \n\t\tunsigned long\trsvd_10_63:54;\n\t} s2;\n};\n\n \n \n \n#define UVH_RH_GAM_ALIAS_0_OVERLAY_CONFIG (\t\t\t\t\\\n\tis_uv(UV4) ? 0x4800c8UL :\t\t\t\t\t\\\n\tis_uv(UV3) ? 0x16000c8UL :\t\t\t\t\t\\\n\tis_uv(UV2) ? 0x16000c8UL :\t\t\t\t\t\\\n\t0)\n\n\n \n#define UVXH_RH_GAM_ALIAS_0_OVERLAY_CONFIG_BASE_SHFT\t24\n#define UVXH_RH_GAM_ALIAS_0_OVERLAY_CONFIG_BASE_MASK\t0x00000000ff000000UL\n#define UVXH_RH_GAM_ALIAS_0_OVERLAY_CONFIG_M_ALIAS_SHFT\t48\n#define UVXH_RH_GAM_ALIAS_0_OVERLAY_CONFIG_M_ALIAS_MASK\t0x001f000000000000UL\n#define UVXH_RH_GAM_ALIAS_0_OVERLAY_CONFIG_ENABLE_SHFT\t63\n#define UVXH_RH_GAM_ALIAS_0_OVERLAY_CONFIG_ENABLE_MASK\t0x8000000000000000UL\n\n\nunion uvh_rh_gam_alias_0_overlay_config_u {\n\tunsigned long\tv;\n\n\t \n\tstruct uvh_rh_gam_alias_0_overlay_config_s {\n\t\tunsigned long\trsvd_0_23:24;\n\t\tunsigned long\tbase:8;\t\t\t\t \n\t\tunsigned long\trsvd_32_47:16;\n\t\tunsigned long\tm_alias:5;\t\t\t \n\t\tunsigned long\trsvd_53_62:10;\n\t\tunsigned long\tenable:1;\t\t\t \n\t} s;\n\n\t \n\tstruct uvxh_rh_gam_alias_0_overlay_config_s {\n\t\tunsigned long\trsvd_0_23:24;\n\t\tunsigned long\tbase:8;\t\t\t\t \n\t\tunsigned long\trsvd_32_47:16;\n\t\tunsigned long\tm_alias:5;\t\t\t \n\t\tunsigned long\trsvd_53_62:10;\n\t\tunsigned long\tenable:1;\t\t\t \n\t} sx;\n\n\t \n\tstruct uv4h_rh_gam_alias_0_overlay_config_s {\n\t\tunsigned long\trsvd_0_23:24;\n\t\tunsigned long\tbase:8;\t\t\t\t \n\t\tunsigned long\trsvd_32_47:16;\n\t\tunsigned long\tm_alias:5;\t\t\t \n\t\tunsigned long\trsvd_53_62:10;\n\t\tunsigned long\tenable:1;\t\t\t \n\t} s4;\n\n\t \n\tstruct uv3h_rh_gam_alias_0_overlay_config_s {\n\t\tunsigned long\trsvd_0_23:24;\n\t\tunsigned long\tbase:8;\t\t\t\t \n\t\tunsigned long\trsvd_32_47:16;\n\t\tunsigned long\tm_alias:5;\t\t\t \n\t\tunsigned long\trsvd_53_62:10;\n\t\tunsigned long\tenable:1;\t\t\t \n\t} s3;\n\n\t \n\tstruct uv2h_rh_gam_alias_0_overlay_config_s {\n\t\tunsigned long\trsvd_0_23:24;\n\t\tunsigned long\tbase:8;\t\t\t\t \n\t\tunsigned long\trsvd_32_47:16;\n\t\tunsigned long\tm_alias:5;\t\t\t \n\t\tunsigned long\trsvd_53_62:10;\n\t\tunsigned long\tenable:1;\t\t\t \n\t} s2;\n};\n\n \n \n \n#define UVH_RH_GAM_ALIAS_0_REDIRECT_CONFIG (\t\t\t\t\\\n\tis_uv(UV4) ? 0x4800d0UL :\t\t\t\t\t\\\n\tis_uv(UV3) ? 0x16000d0UL :\t\t\t\t\t\\\n\tis_uv(UV2) ? 0x16000d0UL :\t\t\t\t\t\\\n\t0)\n\n\n \n#define UVXH_RH_GAM_ALIAS_0_REDIRECT_CONFIG_DEST_BASE_SHFT 24\n#define UVXH_RH_GAM_ALIAS_0_REDIRECT_CONFIG_DEST_BASE_MASK 0x00003fffff000000UL\n\n\nunion uvh_rh_gam_alias_0_redirect_config_u {\n\tunsigned long\tv;\n\n\t \n\tstruct uvh_rh_gam_alias_0_redirect_config_s {\n\t\tunsigned long\trsvd_0_23:24;\n\t\tunsigned long\tdest_base:22;\t\t\t \n\t\tunsigned long\trsvd_46_63:18;\n\t} s;\n\n\t \n\tstruct uvxh_rh_gam_alias_0_redirect_config_s {\n\t\tunsigned long\trsvd_0_23:24;\n\t\tunsigned long\tdest_base:22;\t\t\t \n\t\tunsigned long\trsvd_46_63:18;\n\t} sx;\n\n\t \n\tstruct uv4h_rh_gam_alias_0_redirect_config_s {\n\t\tunsigned long\trsvd_0_23:24;\n\t\tunsigned long\tdest_base:22;\t\t\t \n\t\tunsigned long\trsvd_46_63:18;\n\t} s4;\n\n\t \n\tstruct uv3h_rh_gam_alias_0_redirect_config_s {\n\t\tunsigned long\trsvd_0_23:24;\n\t\tunsigned long\tdest_base:22;\t\t\t \n\t\tunsigned long\trsvd_46_63:18;\n\t} s3;\n\n\t \n\tstruct uv2h_rh_gam_alias_0_redirect_config_s {\n\t\tunsigned long\trsvd_0_23:24;\n\t\tunsigned long\tdest_base:22;\t\t\t \n\t\tunsigned long\trsvd_46_63:18;\n\t} s2;\n};\n\n \n \n \n#define UVH_RH_GAM_ALIAS_1_OVERLAY_CONFIG (\t\t\t\t\\\n\tis_uv(UV4) ? 0x4800d8UL :\t\t\t\t\t\\\n\tis_uv(UV3) ? 0x16000d8UL :\t\t\t\t\t\\\n\tis_uv(UV2) ? 0x16000d8UL :\t\t\t\t\t\\\n\t0)\n\n\n \n#define UVXH_RH_GAM_ALIAS_1_OVERLAY_CONFIG_BASE_SHFT\t24\n#define UVXH_RH_GAM_ALIAS_1_OVERLAY_CONFIG_BASE_MASK\t0x00000000ff000000UL\n#define UVXH_RH_GAM_ALIAS_1_OVERLAY_CONFIG_M_ALIAS_SHFT\t48\n#define UVXH_RH_GAM_ALIAS_1_OVERLAY_CONFIG_M_ALIAS_MASK\t0x001f000000000000UL\n#define UVXH_RH_GAM_ALIAS_1_OVERLAY_CONFIG_ENABLE_SHFT\t63\n#define UVXH_RH_GAM_ALIAS_1_OVERLAY_CONFIG_ENABLE_MASK\t0x8000000000000000UL\n\n\nunion uvh_rh_gam_alias_1_overlay_config_u {\n\tunsigned long\tv;\n\n\t \n\tstruct uvh_rh_gam_alias_1_overlay_config_s {\n\t\tunsigned long\trsvd_0_23:24;\n\t\tunsigned long\tbase:8;\t\t\t\t \n\t\tunsigned long\trsvd_32_47:16;\n\t\tunsigned long\tm_alias:5;\t\t\t \n\t\tunsigned long\trsvd_53_62:10;\n\t\tunsigned long\tenable:1;\t\t\t \n\t} s;\n\n\t \n\tstruct uvxh_rh_gam_alias_1_overlay_config_s {\n\t\tunsigned long\trsvd_0_23:24;\n\t\tunsigned long\tbase:8;\t\t\t\t \n\t\tunsigned long\trsvd_32_47:16;\n\t\tunsigned long\tm_alias:5;\t\t\t \n\t\tunsigned long\trsvd_53_62:10;\n\t\tunsigned long\tenable:1;\t\t\t \n\t} sx;\n\n\t \n\tstruct uv4h_rh_gam_alias_1_overlay_config_s {\n\t\tunsigned long\trsvd_0_23:24;\n\t\tunsigned long\tbase:8;\t\t\t\t \n\t\tunsigned long\trsvd_32_47:16;\n\t\tunsigned long\tm_alias:5;\t\t\t \n\t\tunsigned long\trsvd_53_62:10;\n\t\tunsigned long\tenable:1;\t\t\t \n\t} s4;\n\n\t \n\tstruct uv3h_rh_gam_alias_1_overlay_config_s {\n\t\tunsigned long\trsvd_0_23:24;\n\t\tunsigned long\tbase:8;\t\t\t\t \n\t\tunsigned long\trsvd_32_47:16;\n\t\tunsigned long\tm_alias:5;\t\t\t \n\t\tunsigned long\trsvd_53_62:10;\n\t\tunsigned long\tenable:1;\t\t\t \n\t} s3;\n\n\t \n\tstruct uv2h_rh_gam_alias_1_overlay_config_s {\n\t\tunsigned long\trsvd_0_23:24;\n\t\tunsigned long\tbase:8;\t\t\t\t \n\t\tunsigned long\trsvd_32_47:16;\n\t\tunsigned long\tm_alias:5;\t\t\t \n\t\tunsigned long\trsvd_53_62:10;\n\t\tunsigned long\tenable:1;\t\t\t \n\t} s2;\n};\n\n \n \n \n#define UVH_RH_GAM_ALIAS_1_REDIRECT_CONFIG (\t\t\t\t\\\n\tis_uv(UV4) ? 0x4800e0UL :\t\t\t\t\t\\\n\tis_uv(UV3) ? 0x16000e0UL :\t\t\t\t\t\\\n\tis_uv(UV2) ? 0x16000e0UL :\t\t\t\t\t\\\n\t0)\n\n\n \n#define UVXH_RH_GAM_ALIAS_1_REDIRECT_CONFIG_DEST_BASE_SHFT 24\n#define UVXH_RH_GAM_ALIAS_1_REDIRECT_CONFIG_DEST_BASE_MASK 0x00003fffff000000UL\n\n\nunion uvh_rh_gam_alias_1_redirect_config_u {\n\tunsigned long\tv;\n\n\t \n\tstruct uvh_rh_gam_alias_1_redirect_config_s {\n\t\tunsigned long\trsvd_0_23:24;\n\t\tunsigned long\tdest_base:22;\t\t\t \n\t\tunsigned long\trsvd_46_63:18;\n\t} s;\n\n\t \n\tstruct uvxh_rh_gam_alias_1_redirect_config_s {\n\t\tunsigned long\trsvd_0_23:24;\n\t\tunsigned long\tdest_base:22;\t\t\t \n\t\tunsigned long\trsvd_46_63:18;\n\t} sx;\n\n\t \n\tstruct uv4h_rh_gam_alias_1_redirect_config_s {\n\t\tunsigned long\trsvd_0_23:24;\n\t\tunsigned long\tdest_base:22;\t\t\t \n\t\tunsigned long\trsvd_46_63:18;\n\t} s4;\n\n\t \n\tstruct uv3h_rh_gam_alias_1_redirect_config_s {\n\t\tunsigned long\trsvd_0_23:24;\n\t\tunsigned long\tdest_base:22;\t\t\t \n\t\tunsigned long\trsvd_46_63:18;\n\t} s3;\n\n\t \n\tstruct uv2h_rh_gam_alias_1_redirect_config_s {\n\t\tunsigned long\trsvd_0_23:24;\n\t\tunsigned long\tdest_base:22;\t\t\t \n\t\tunsigned long\trsvd_46_63:18;\n\t} s2;\n};\n\n \n \n \n#define UVH_RH_GAM_ALIAS_2_OVERLAY_CONFIG (\t\t\t\t\\\n\tis_uv(UV4) ? 0x4800e8UL :\t\t\t\t\t\\\n\tis_uv(UV3) ? 0x16000e8UL :\t\t\t\t\t\\\n\tis_uv(UV2) ? 0x16000e8UL :\t\t\t\t\t\\\n\t0)\n\n\n \n#define UVXH_RH_GAM_ALIAS_2_OVERLAY_CONFIG_BASE_SHFT\t24\n#define UVXH_RH_GAM_ALIAS_2_OVERLAY_CONFIG_BASE_MASK\t0x00000000ff000000UL\n#define UVXH_RH_GAM_ALIAS_2_OVERLAY_CONFIG_M_ALIAS_SHFT\t48\n#define UVXH_RH_GAM_ALIAS_2_OVERLAY_CONFIG_M_ALIAS_MASK\t0x001f000000000000UL\n#define UVXH_RH_GAM_ALIAS_2_OVERLAY_CONFIG_ENABLE_SHFT\t63\n#define UVXH_RH_GAM_ALIAS_2_OVERLAY_CONFIG_ENABLE_MASK\t0x8000000000000000UL\n\n\nunion uvh_rh_gam_alias_2_overlay_config_u {\n\tunsigned long\tv;\n\n\t \n\tstruct uvh_rh_gam_alias_2_overlay_config_s {\n\t\tunsigned long\trsvd_0_23:24;\n\t\tunsigned long\tbase:8;\t\t\t\t \n\t\tunsigned long\trsvd_32_47:16;\n\t\tunsigned long\tm_alias:5;\t\t\t \n\t\tunsigned long\trsvd_53_62:10;\n\t\tunsigned long\tenable:1;\t\t\t \n\t} s;\n\n\t \n\tstruct uvxh_rh_gam_alias_2_overlay_config_s {\n\t\tunsigned long\trsvd_0_23:24;\n\t\tunsigned long\tbase:8;\t\t\t\t \n\t\tunsigned long\trsvd_32_47:16;\n\t\tunsigned long\tm_alias:5;\t\t\t \n\t\tunsigned long\trsvd_53_62:10;\n\t\tunsigned long\tenable:1;\t\t\t \n\t} sx;\n\n\t \n\tstruct uv4h_rh_gam_alias_2_overlay_config_s {\n\t\tunsigned long\trsvd_0_23:24;\n\t\tunsigned long\tbase:8;\t\t\t\t \n\t\tunsigned long\trsvd_32_47:16;\n\t\tunsigned long\tm_alias:5;\t\t\t \n\t\tunsigned long\trsvd_53_62:10;\n\t\tunsigned long\tenable:1;\t\t\t \n\t} s4;\n\n\t \n\tstruct uv3h_rh_gam_alias_2_overlay_config_s {\n\t\tunsigned long\trsvd_0_23:24;\n\t\tunsigned long\tbase:8;\t\t\t\t \n\t\tunsigned long\trsvd_32_47:16;\n\t\tunsigned long\tm_alias:5;\t\t\t \n\t\tunsigned long\trsvd_53_62:10;\n\t\tunsigned long\tenable:1;\t\t\t \n\t} s3;\n\n\t \n\tstruct uv2h_rh_gam_alias_2_overlay_config_s {\n\t\tunsigned long\trsvd_0_23:24;\n\t\tunsigned long\tbase:8;\t\t\t\t \n\t\tunsigned long\trsvd_32_47:16;\n\t\tunsigned long\tm_alias:5;\t\t\t \n\t\tunsigned long\trsvd_53_62:10;\n\t\tunsigned long\tenable:1;\t\t\t \n\t} s2;\n};\n\n \n \n \n#define UVH_RH_GAM_ALIAS_2_REDIRECT_CONFIG (\t\t\t\t\\\n\tis_uv(UV4) ? 0x4800f0UL :\t\t\t\t\t\\\n\tis_uv(UV3) ? 0x16000f0UL :\t\t\t\t\t\\\n\tis_uv(UV2) ? 0x16000f0UL :\t\t\t\t\t\\\n\t0)\n\n\n \n#define UVXH_RH_GAM_ALIAS_2_REDIRECT_CONFIG_DEST_BASE_SHFT 24\n#define UVXH_RH_GAM_ALIAS_2_REDIRECT_CONFIG_DEST_BASE_MASK 0x00003fffff000000UL\n\n\nunion uvh_rh_gam_alias_2_redirect_config_u {\n\tunsigned long\tv;\n\n\t \n\tstruct uvh_rh_gam_alias_2_redirect_config_s {\n\t\tunsigned long\trsvd_0_23:24;\n\t\tunsigned long\tdest_base:22;\t\t\t \n\t\tunsigned long\trsvd_46_63:18;\n\t} s;\n\n\t \n\tstruct uvxh_rh_gam_alias_2_redirect_config_s {\n\t\tunsigned long\trsvd_0_23:24;\n\t\tunsigned long\tdest_base:22;\t\t\t \n\t\tunsigned long\trsvd_46_63:18;\n\t} sx;\n\n\t \n\tstruct uv4h_rh_gam_alias_2_redirect_config_s {\n\t\tunsigned long\trsvd_0_23:24;\n\t\tunsigned long\tdest_base:22;\t\t\t \n\t\tunsigned long\trsvd_46_63:18;\n\t} s4;\n\n\t \n\tstruct uv3h_rh_gam_alias_2_redirect_config_s {\n\t\tunsigned long\trsvd_0_23:24;\n\t\tunsigned long\tdest_base:22;\t\t\t \n\t\tunsigned long\trsvd_46_63:18;\n\t} s3;\n\n\t \n\tstruct uv2h_rh_gam_alias_2_redirect_config_s {\n\t\tunsigned long\trsvd_0_23:24;\n\t\tunsigned long\tdest_base:22;\t\t\t \n\t\tunsigned long\trsvd_46_63:18;\n\t} s2;\n};\n\n \n \n \n#define UVH_RH_GAM_GRU_OVERLAY_CONFIG (\t\t\t\t\t\\\n\tis_uv(UV4) ? 0x480010UL :\t\t\t\t\t\\\n\tis_uv(UV3) ? 0x1600010UL :\t\t\t\t\t\\\n\tis_uv(UV2) ? 0x1600010UL :\t\t\t\t\t\\\n\t0)\n\n\n \n#define UVXH_RH_GAM_GRU_OVERLAY_CONFIG_N_GRU_SHFT\t52\n#define UVXH_RH_GAM_GRU_OVERLAY_CONFIG_N_GRU_MASK\t0x00f0000000000000UL\n#define UVXH_RH_GAM_GRU_OVERLAY_CONFIG_ENABLE_SHFT\t63\n#define UVXH_RH_GAM_GRU_OVERLAY_CONFIG_ENABLE_MASK\t0x8000000000000000UL\n\n \n#define UV4AH_RH_GAM_GRU_OVERLAY_CONFIG_BASE_SHFT\t26\n#define UV4AH_RH_GAM_GRU_OVERLAY_CONFIG_BASE_MASK\t0x000ffffffc000000UL\n\n \n#define UV4H_RH_GAM_GRU_OVERLAY_CONFIG_BASE_SHFT\t26\n#define UV4H_RH_GAM_GRU_OVERLAY_CONFIG_BASE_MASK\t0x00003ffffc000000UL\n\n \n#define UV3H_RH_GAM_GRU_OVERLAY_CONFIG_BASE_SHFT\t28\n#define UV3H_RH_GAM_GRU_OVERLAY_CONFIG_BASE_MASK\t0x00003ffff0000000UL\n#define UV3H_RH_GAM_GRU_OVERLAY_CONFIG_MODE_SHFT\t62\n#define UV3H_RH_GAM_GRU_OVERLAY_CONFIG_MODE_MASK\t0x4000000000000000UL\n\n \n#define UV2H_RH_GAM_GRU_OVERLAY_CONFIG_BASE_SHFT\t28\n#define UV2H_RH_GAM_GRU_OVERLAY_CONFIG_BASE_MASK\t0x00003ffff0000000UL\n\n#define UVH_RH_GAM_GRU_OVERLAY_CONFIG_BASE_MASK (\t\t\t\\\n\tis_uv(UV4A) ? 0x000ffffffc000000UL :\t\t\t\t\\\n\tis_uv(UV4) ? 0x00003ffffc000000UL :\t\t\t\t\\\n\tis_uv(UV3) ? 0x00003ffff0000000UL :\t\t\t\t\\\n\tis_uv(UV2) ? 0x00003ffff0000000UL :\t\t\t\t\\\n\t0)\n#define UVH_RH_GAM_GRU_OVERLAY_CONFIG_BASE_SHFT (\t\t\t\\\n\tis_uv(UV4) ? 26 :\t\t\t\t\t\t\\\n\tis_uv(UV3) ? 28 :\t\t\t\t\t\t\\\n\tis_uv(UV2) ? 28 :\t\t\t\t\t\t\\\n\t-1)\n\nunion uvh_rh_gam_gru_overlay_config_u {\n\tunsigned long\tv;\n\n\t \n\tstruct uvh_rh_gam_gru_overlay_config_s {\n\t\tunsigned long\trsvd_0_45:46;\n\t\tunsigned long\trsvd_46_51:6;\n\t\tunsigned long\tn_gru:4;\t\t\t \n\t\tunsigned long\trsvd_56_62:7;\n\t\tunsigned long\tenable:1;\t\t\t \n\t} s;\n\n\t \n\tstruct uvxh_rh_gam_gru_overlay_config_s {\n\t\tunsigned long\trsvd_0_45:46;\n\t\tunsigned long\trsvd_46_51:6;\n\t\tunsigned long\tn_gru:4;\t\t\t \n\t\tunsigned long\trsvd_56_62:7;\n\t\tunsigned long\tenable:1;\t\t\t \n\t} sx;\n\n\t \n\tstruct uv4ah_rh_gam_gru_overlay_config_s {\n\t\tunsigned long\trsvd_0_24:25;\n\t\tunsigned long\tundef_25:1;\t\t\t \n\t\tunsigned long\tbase:26;\t\t\t \n\t\tunsigned long\tn_gru:4;\t\t\t \n\t\tunsigned long\trsvd_56_62:7;\n\t\tunsigned long\tenable:1;\t\t\t \n\t} s4a;\n\n\t \n\tstruct uv4h_rh_gam_gru_overlay_config_s {\n\t\tunsigned long\trsvd_0_24:25;\n\t\tunsigned long\tundef_25:1;\t\t\t \n\t\tunsigned long\tbase:20;\t\t\t \n\t\tunsigned long\trsvd_46_51:6;\n\t\tunsigned long\tn_gru:4;\t\t\t \n\t\tunsigned long\trsvd_56_62:7;\n\t\tunsigned long\tenable:1;\t\t\t \n\t} s4;\n\n\t \n\tstruct uv3h_rh_gam_gru_overlay_config_s {\n\t\tunsigned long\trsvd_0_27:28;\n\t\tunsigned long\tbase:18;\t\t\t \n\t\tunsigned long\trsvd_46_51:6;\n\t\tunsigned long\tn_gru:4;\t\t\t \n\t\tunsigned long\trsvd_56_61:6;\n\t\tunsigned long\tmode:1;\t\t\t\t \n\t\tunsigned long\tenable:1;\t\t\t \n\t} s3;\n\n\t \n\tstruct uv2h_rh_gam_gru_overlay_config_s {\n\t\tunsigned long\trsvd_0_27:28;\n\t\tunsigned long\tbase:18;\t\t\t \n\t\tunsigned long\trsvd_46_51:6;\n\t\tunsigned long\tn_gru:4;\t\t\t \n\t\tunsigned long\trsvd_56_62:7;\n\t\tunsigned long\tenable:1;\t\t\t \n\t} s2;\n};\n\n \n \n \n#define UVH_RH_GAM_MMIOH_OVERLAY_CONFIG (\t\t\t\t\\\n\tis_uv(UV2) ? 0x1600030UL :\t\t\t\t\t\\\n\t0)\n\n\n\n \n#define UV2H_RH_GAM_MMIOH_OVERLAY_CONFIG_BASE_SHFT\t27\n#define UV2H_RH_GAM_MMIOH_OVERLAY_CONFIG_BASE_MASK\t0x00003ffff8000000UL\n#define UV2H_RH_GAM_MMIOH_OVERLAY_CONFIG_M_IO_SHFT\t46\n#define UV2H_RH_GAM_MMIOH_OVERLAY_CONFIG_M_IO_MASK\t0x000fc00000000000UL\n#define UV2H_RH_GAM_MMIOH_OVERLAY_CONFIG_N_IO_SHFT\t52\n#define UV2H_RH_GAM_MMIOH_OVERLAY_CONFIG_N_IO_MASK\t0x00f0000000000000UL\n#define UV2H_RH_GAM_MMIOH_OVERLAY_CONFIG_ENABLE_SHFT\t63\n#define UV2H_RH_GAM_MMIOH_OVERLAY_CONFIG_ENABLE_MASK\t0x8000000000000000UL\n\n#define UVH_RH_GAM_MMIOH_OVERLAY_CONFIG_BASE_SHFT (\t\t\t\\\n\tis_uv(UV2) ? 27 :\t\t\t\t\t\t\\\n\tuv_undefined(\"UVH_RH_GAM_MMIOH_OVERLAY_CONFIG_BASE_SHFT\"))\n\nunion uvh_rh_gam_mmioh_overlay_config_u {\n\tunsigned long\tv;\n\n\t \n\tstruct uvh_rh_gam_mmioh_overlay_config_s {\n\t\tunsigned long\trsvd_0_26:27;\n\t\tunsigned long\tbase:19;\t\t\t \n\t\tunsigned long\tm_io:6;\t\t\t\t \n\t\tunsigned long\tn_io:4;\t\t\t\t \n\t\tunsigned long\trsvd_56_62:7;\n\t\tunsigned long\tenable:1;\t\t\t \n\t} s;\n\n\t \n\tstruct uvxh_rh_gam_mmioh_overlay_config_s {\n\t\tunsigned long\trsvd_0_26:27;\n\t\tunsigned long\tbase:19;\t\t\t \n\t\tunsigned long\tm_io:6;\t\t\t\t \n\t\tunsigned long\tn_io:4;\t\t\t\t \n\t\tunsigned long\trsvd_56_62:7;\n\t\tunsigned long\tenable:1;\t\t\t \n\t} sx;\n\n\t \n\tstruct uv2h_rh_gam_mmioh_overlay_config_s {\n\t\tunsigned long\trsvd_0_26:27;\n\t\tunsigned long\tbase:19;\t\t\t \n\t\tunsigned long\tm_io:6;\t\t\t\t \n\t\tunsigned long\tn_io:4;\t\t\t\t \n\t\tunsigned long\trsvd_56_62:7;\n\t\tunsigned long\tenable:1;\t\t\t \n\t} s2;\n};\n\n \n \n \n#define UVH_RH_GAM_MMIOH_OVERLAY_CONFIG0 (\t\t\t\t\\\n\tis_uv(UV4) ? 0x483000UL :\t\t\t\t\t\\\n\tis_uv(UV3) ? 0x1603000UL :\t\t\t\t\t\\\n\t0)\n\n \n#define UV4AH_RH_GAM_MMIOH_OVERLAY_CONFIG0_BASE_SHFT\t26\n#define UV4AH_RH_GAM_MMIOH_OVERLAY_CONFIG0_BASE_MASK\t0x000ffffffc000000UL\n#define UV4AH_RH_GAM_MMIOH_OVERLAY_CONFIG0_M_IO_SHFT\t52\n#define UV4AH_RH_GAM_MMIOH_OVERLAY_CONFIG0_M_IO_MASK\t0x03f0000000000000UL\n#define UV4AH_RH_GAM_MMIOH_OVERLAY_CONFIG0_ENABLE_SHFT\t63\n#define UV4AH_RH_GAM_MMIOH_OVERLAY_CONFIG0_ENABLE_MASK\t0x8000000000000000UL\n\n \n#define UV4H_RH_GAM_MMIOH_OVERLAY_CONFIG0_BASE_SHFT\t26\n#define UV4H_RH_GAM_MMIOH_OVERLAY_CONFIG0_BASE_MASK\t0x00003ffffc000000UL\n#define UV4H_RH_GAM_MMIOH_OVERLAY_CONFIG0_M_IO_SHFT\t46\n#define UV4H_RH_GAM_MMIOH_OVERLAY_CONFIG0_M_IO_MASK\t0x000fc00000000000UL\n#define UV4H_RH_GAM_MMIOH_OVERLAY_CONFIG0_ENABLE_SHFT\t63\n#define UV4H_RH_GAM_MMIOH_OVERLAY_CONFIG0_ENABLE_MASK\t0x8000000000000000UL\n\n \n#define UV3H_RH_GAM_MMIOH_OVERLAY_CONFIG0_BASE_SHFT\t26\n#define UV3H_RH_GAM_MMIOH_OVERLAY_CONFIG0_BASE_MASK\t0x00003ffffc000000UL\n#define UV3H_RH_GAM_MMIOH_OVERLAY_CONFIG0_M_IO_SHFT\t46\n#define UV3H_RH_GAM_MMIOH_OVERLAY_CONFIG0_M_IO_MASK\t0x000fc00000000000UL\n#define UV3H_RH_GAM_MMIOH_OVERLAY_CONFIG0_ENABLE_SHFT\t63\n#define UV3H_RH_GAM_MMIOH_OVERLAY_CONFIG0_ENABLE_MASK\t0x8000000000000000UL\n\n#define UVH_RH_GAM_MMIOH_OVERLAY_CONFIG0_BASE_MASK (\t\t\t\\\n\tis_uv(UV4A) ? 0x000ffffffc000000UL :\t\t\t\t\\\n\tis_uv(UV4) ? 0x00003ffffc000000UL :\t\t\t\t\\\n\tis_uv(UV3) ? 0x00003ffffc000000UL :\t\t\t\t\\\n\t0)\n#define UVH_RH_GAM_MMIOH_OVERLAY_CONFIG0_BASE_SHFT (\t\t\t\\\n\tis_uv(UV4) ? 26 :\t\t\t\t\t\t\\\n\tis_uv(UV3) ? 26 :\t\t\t\t\t\t\\\n\t-1)\n\nunion uvh_rh_gam_mmioh_overlay_config0_u {\n\tunsigned long\tv;\n\n\t \n\tstruct uvh_rh_gam_mmioh_overlay_config0_s {\n\t\tunsigned long\trsvd_0_25:26;\n\t\tunsigned long\tbase:20;\t\t\t \n\t\tunsigned long\tm_io:6;\t\t\t\t \n\t\tunsigned long\tn_io:4;\n\t\tunsigned long\trsvd_56_62:7;\n\t\tunsigned long\tenable:1;\t\t\t \n\t} s;\n\n\t \n\tstruct uvxh_rh_gam_mmioh_overlay_config0_s {\n\t\tunsigned long\trsvd_0_25:26;\n\t\tunsigned long\tbase:20;\t\t\t \n\t\tunsigned long\tm_io:6;\t\t\t\t \n\t\tunsigned long\tn_io:4;\n\t\tunsigned long\trsvd_56_62:7;\n\t\tunsigned long\tenable:1;\t\t\t \n\t} sx;\n\n\t \n\tstruct uv4ah_rh_gam_mmioh_overlay_config0_mmr_s {\n\t\tunsigned long\trsvd_0_25:26;\n\t\tunsigned long\tbase:26;\t\t\t \n\t\tunsigned long\tm_io:6;\t\t\t\t \n\t\tunsigned long\tn_io:4;\n\t\tunsigned long\tundef_62:1;\t\t\t \n\t\tunsigned long\tenable:1;\t\t\t \n\t} s4a;\n\n\t \n\tstruct uv4h_rh_gam_mmioh_overlay_config0_s {\n\t\tunsigned long\trsvd_0_25:26;\n\t\tunsigned long\tbase:20;\t\t\t \n\t\tunsigned long\tm_io:6;\t\t\t\t \n\t\tunsigned long\tn_io:4;\n\t\tunsigned long\trsvd_56_62:7;\n\t\tunsigned long\tenable:1;\t\t\t \n\t} s4;\n\n\t \n\tstruct uv3h_rh_gam_mmioh_overlay_config0_s {\n\t\tunsigned long\trsvd_0_25:26;\n\t\tunsigned long\tbase:20;\t\t\t \n\t\tunsigned long\tm_io:6;\t\t\t\t \n\t\tunsigned long\tn_io:4;\n\t\tunsigned long\trsvd_56_62:7;\n\t\tunsigned long\tenable:1;\t\t\t \n\t} s3;\n};\n\n \n \n \n#define UVH_RH_GAM_MMIOH_OVERLAY_CONFIG1 (\t\t\t\t\\\n\tis_uv(UV4) ? 0x484000UL :\t\t\t\t\t\\\n\tis_uv(UV3) ? 0x1604000UL :\t\t\t\t\t\\\n\t0)\n\n \n#define UV4AH_RH_GAM_MMIOH_OVERLAY_CONFIG1_BASE_SHFT\t26\n#define UV4AH_RH_GAM_MMIOH_OVERLAY_CONFIG1_BASE_MASK\t0x000ffffffc000000UL\n#define UV4AH_RH_GAM_MMIOH_OVERLAY_CONFIG1_M_IO_SHFT\t52\n#define UV4AH_RH_GAM_MMIOH_OVERLAY_CONFIG1_M_IO_MASK\t0x03f0000000000000UL\n#define UV4AH_RH_GAM_MMIOH_OVERLAY_CONFIG1_ENABLE_SHFT\t63\n#define UV4AH_RH_GAM_MMIOH_OVERLAY_CONFIG1_ENABLE_MASK\t0x8000000000000000UL\n\n \n#define UV4H_RH_GAM_MMIOH_OVERLAY_CONFIG1_BASE_SHFT\t26\n#define UV4H_RH_GAM_MMIOH_OVERLAY_CONFIG1_BASE_MASK\t0x00003ffffc000000UL\n#define UV4H_RH_GAM_MMIOH_OVERLAY_CONFIG1_M_IO_SHFT\t46\n#define UV4H_RH_GAM_MMIOH_OVERLAY_CONFIG1_M_IO_MASK\t0x000fc00000000000UL\n#define UV4H_RH_GAM_MMIOH_OVERLAY_CONFIG1_ENABLE_SHFT\t63\n#define UV4H_RH_GAM_MMIOH_OVERLAY_CONFIG1_ENABLE_MASK\t0x8000000000000000UL\n\n \n#define UV3H_RH_GAM_MMIOH_OVERLAY_CONFIG1_BASE_SHFT\t26\n#define UV3H_RH_GAM_MMIOH_OVERLAY_CONFIG1_BASE_MASK\t0x00003ffffc000000UL\n#define UV3H_RH_GAM_MMIOH_OVERLAY_CONFIG1_M_IO_SHFT\t46\n#define UV3H_RH_GAM_MMIOH_OVERLAY_CONFIG1_M_IO_MASK\t0x000fc00000000000UL\n#define UV3H_RH_GAM_MMIOH_OVERLAY_CONFIG1_ENABLE_SHFT\t63\n#define UV3H_RH_GAM_MMIOH_OVERLAY_CONFIG1_ENABLE_MASK\t0x8000000000000000UL\n\n#define UVH_RH_GAM_MMIOH_OVERLAY_CONFIG1_BASE_MASK (\t\t\t\\\n\tis_uv(UV4A) ? 0x000ffffffc000000UL : \\\n\tis_uv(UV4) ? 0x00003ffffc000000UL :\t\t\t\t\\\n\tis_uv(UV3) ? 0x00003ffffc000000UL :\t\t\t\t\\\n\t0)\n#define UVH_RH_GAM_MMIOH_OVERLAY_CONFIG1_BASE_SHFT (\t\t\t\\\n\tis_uv(UV4) ? 26 :\t\t\t\t\t\t\\\n\tis_uv(UV3) ? 26 :\t\t\t\t\t\t\\\n\t-1)\n\nunion uvh_rh_gam_mmioh_overlay_config1_u {\n\tunsigned long\tv;\n\n\t \n\tstruct uvh_rh_gam_mmioh_overlay_config1_s {\n\t\tunsigned long\trsvd_0_25:26;\n\t\tunsigned long\tbase:20;\t\t\t \n\t\tunsigned long\tm_io:6;\t\t\t\t \n\t\tunsigned long\tn_io:4;\n\t\tunsigned long\trsvd_56_62:7;\n\t\tunsigned long\tenable:1;\t\t\t \n\t} s;\n\n\t \n\tstruct uvxh_rh_gam_mmioh_overlay_config1_s {\n\t\tunsigned long\trsvd_0_25:26;\n\t\tunsigned long\tbase:20;\t\t\t \n\t\tunsigned long\tm_io:6;\t\t\t\t \n\t\tunsigned long\tn_io:4;\n\t\tunsigned long\trsvd_56_62:7;\n\t\tunsigned long\tenable:1;\t\t\t \n\t} sx;\n\n\t \n\tstruct uv4ah_rh_gam_mmioh_overlay_config1_mmr_s {\n\t\tunsigned long\trsvd_0_25:26;\n\t\tunsigned long\tbase:26;\t\t\t \n\t\tunsigned long\tm_io:6;\t\t\t\t \n\t\tunsigned long\tn_io:4;\n\t\tunsigned long\tundef_62:1;\t\t\t \n\t\tunsigned long\tenable:1;\t\t\t \n\t} s4a;\n\n\t \n\tstruct uv4h_rh_gam_mmioh_overlay_config1_s {\n\t\tunsigned long\trsvd_0_25:26;\n\t\tunsigned long\tbase:20;\t\t\t \n\t\tunsigned long\tm_io:6;\t\t\t\t \n\t\tunsigned long\tn_io:4;\n\t\tunsigned long\trsvd_56_62:7;\n\t\tunsigned long\tenable:1;\t\t\t \n\t} s4;\n\n\t \n\tstruct uv3h_rh_gam_mmioh_overlay_config1_s {\n\t\tunsigned long\trsvd_0_25:26;\n\t\tunsigned long\tbase:20;\t\t\t \n\t\tunsigned long\tm_io:6;\t\t\t\t \n\t\tunsigned long\tn_io:4;\n\t\tunsigned long\trsvd_56_62:7;\n\t\tunsigned long\tenable:1;\t\t\t \n\t} s3;\n};\n\n \n \n \n#define UVH_RH_GAM_MMIOH_REDIRECT_CONFIG0 (\t\t\t\t\\\n\tis_uv(UV4) ? 0x483800UL :\t\t\t\t\t\\\n\tis_uv(UV3) ? 0x1603800UL :\t\t\t\t\t\\\n\t0)\n\n#define UVH_RH_GAM_MMIOH_REDIRECT_CONFIG0_DEPTH (\t\t\t\\\n\tis_uv(UV4) ? 128 :\t\t\t\t\t\t\\\n\tis_uv(UV3) ? 128 :\t\t\t\t\t\t\\\n\t0)\n\n \n#define UV4AH_RH_GAM_MMIOH_REDIRECT_CONFIG0_NASID_SHFT\t0\n#define UV4AH_RH_GAM_MMIOH_REDIRECT_CONFIG0_NASID_MASK\t0x0000000000000fffUL\n\n \n#define UV4H_RH_GAM_MMIOH_REDIRECT_CONFIG0_NASID_SHFT\t0\n#define UV4H_RH_GAM_MMIOH_REDIRECT_CONFIG0_NASID_MASK\t0x0000000000007fffUL\n\n \n#define UV3H_RH_GAM_MMIOH_REDIRECT_CONFIG0_NASID_SHFT\t0\n#define UV3H_RH_GAM_MMIOH_REDIRECT_CONFIG0_NASID_MASK\t0x0000000000007fffUL\n\n \n#define UVH_RH_GAM_MMIOH_REDIRECT_CONFIG0_NASID_MASK (\t\t\t\\\n\tis_uv(UV4A) ? UV4AH_RH_GAM_MMIOH_REDIRECT_CONFIG0_NASID_MASK :\t\\\n\tis_uv(UV4)  ?  UV4H_RH_GAM_MMIOH_REDIRECT_CONFIG0_NASID_MASK :\t\\\n\tis_uv(UV3)  ?  UV3H_RH_GAM_MMIOH_REDIRECT_CONFIG0_NASID_MASK :\t\\\n\t0)\n\n\nunion uvh_rh_gam_mmioh_redirect_config0_u {\n\tunsigned long\tv;\n\n\t \n\tstruct uvh_rh_gam_mmioh_redirect_config0_s {\n\t\tunsigned long\tnasid:15;\t\t\t \n\t\tunsigned long\trsvd_15_63:49;\n\t} s;\n\n\t \n\tstruct uvxh_rh_gam_mmioh_redirect_config0_s {\n\t\tunsigned long\tnasid:15;\t\t\t \n\t\tunsigned long\trsvd_15_63:49;\n\t} sx;\n\n\tstruct uv4ah_rh_gam_mmioh_redirect_config0_s {\n\t\tunsigned long\tnasid:12;\t\t\t \n\t\tunsigned long\trsvd_12_63:52;\n\t} s4a;\n\n\t \n\tstruct uv4h_rh_gam_mmioh_redirect_config0_s {\n\t\tunsigned long\tnasid:15;\t\t\t \n\t\tunsigned long\trsvd_15_63:49;\n\t} s4;\n\n\t \n\tstruct uv3h_rh_gam_mmioh_redirect_config0_s {\n\t\tunsigned long\tnasid:15;\t\t\t \n\t\tunsigned long\trsvd_15_63:49;\n\t} s3;\n};\n\n \n \n \n#define UVH_RH_GAM_MMIOH_REDIRECT_CONFIG1 (\t\t\t\t\\\n\tis_uv(UV4) ? 0x484800UL :\t\t\t\t\t\\\n\tis_uv(UV3) ? 0x1604800UL :\t\t\t\t\t\\\n\t0)\n\n#define UVH_RH_GAM_MMIOH_REDIRECT_CONFIG1_DEPTH (\t\t\t\\\n\tis_uv(UV4) ? 128 :\t\t\t\t\t\t\\\n\tis_uv(UV3) ? 128 :\t\t\t\t\t\t\\\n\t0)\n\n \n#define UV4AH_RH_GAM_MMIOH_REDIRECT_CONFIG1_NASID_SHFT\t0\n#define UV4AH_RH_GAM_MMIOH_REDIRECT_CONFIG1_NASID_MASK\t0x0000000000000fffUL\n\n \n#define UV4H_RH_GAM_MMIOH_REDIRECT_CONFIG1_NASID_SHFT\t0\n#define UV4H_RH_GAM_MMIOH_REDIRECT_CONFIG1_NASID_MASK\t0x0000000000007fffUL\n\n \n#define UV3H_RH_GAM_MMIOH_REDIRECT_CONFIG1_NASID_SHFT\t0\n#define UV3H_RH_GAM_MMIOH_REDIRECT_CONFIG1_NASID_MASK\t0x0000000000007fffUL\n\n \n#define UVH_RH_GAM_MMIOH_REDIRECT_CONFIG1_NASID_MASK (\t\t\t\\\n\tis_uv(UV4A) ? UV4AH_RH_GAM_MMIOH_REDIRECT_CONFIG1_NASID_MASK :\t\\\n\tis_uv(UV4)  ?  UV4H_RH_GAM_MMIOH_REDIRECT_CONFIG1_NASID_MASK :\t\\\n\tis_uv(UV3)  ?  UV3H_RH_GAM_MMIOH_REDIRECT_CONFIG1_NASID_MASK :\t\\\n\t0)\n\n\nunion uvh_rh_gam_mmioh_redirect_config1_u {\n\tunsigned long\tv;\n\n\t \n\tstruct uvh_rh_gam_mmioh_redirect_config1_s {\n\t\tunsigned long\tnasid:15;\t\t\t \n\t\tunsigned long\trsvd_15_63:49;\n\t} s;\n\n\t \n\tstruct uvxh_rh_gam_mmioh_redirect_config1_s {\n\t\tunsigned long\tnasid:15;\t\t\t \n\t\tunsigned long\trsvd_15_63:49;\n\t} sx;\n\n\tstruct uv4ah_rh_gam_mmioh_redirect_config1_s {\n\t\tunsigned long\tnasid:12;\t\t\t \n\t\tunsigned long\trsvd_12_63:52;\n\t} s4a;\n\n\t \n\tstruct uv4h_rh_gam_mmioh_redirect_config1_s {\n\t\tunsigned long\tnasid:15;\t\t\t \n\t\tunsigned long\trsvd_15_63:49;\n\t} s4;\n\n\t \n\tstruct uv3h_rh_gam_mmioh_redirect_config1_s {\n\t\tunsigned long\tnasid:15;\t\t\t \n\t\tunsigned long\trsvd_15_63:49;\n\t} s3;\n};\n\n \n \n \n#define UVH_RH_GAM_MMR_OVERLAY_CONFIG (\t\t\t\t\t\\\n\tis_uv(UV4) ? 0x480028UL :\t\t\t\t\t\\\n\tis_uv(UV3) ? 0x1600028UL :\t\t\t\t\t\\\n\tis_uv(UV2) ? 0x1600028UL :\t\t\t\t\t\\\n\t0)\n\n\n \n#define UVXH_RH_GAM_MMR_OVERLAY_CONFIG_BASE_SHFT\t26\n#define UVXH_RH_GAM_MMR_OVERLAY_CONFIG_BASE_MASK (\t\t\t\\\n\tis_uv(UV4A) ? 0x000ffffffc000000UL :\t\t\t\t\\\n\tis_uv(UV4) ? 0x00003ffffc000000UL :\t\t\t\t\\\n\tis_uv(UV3) ? 0x00003ffffc000000UL :\t\t\t\t\\\n\tis_uv(UV2) ? 0x00003ffffc000000UL :\t\t\t\t\\\n\t0)\n#define UVXH_RH_GAM_MMR_OVERLAY_CONFIG_ENABLE_SHFT\t63\n#define UVXH_RH_GAM_MMR_OVERLAY_CONFIG_ENABLE_MASK\t0x8000000000000000UL\n\n \n#define UV4AH_RH_GAM_GRU_OVERLAY_CONFIG_BASE_SHFT\t26\n#define UV4AH_RH_GAM_GRU_OVERLAY_CONFIG_BASE_MASK\t0x000ffffffc000000UL\n\n#define UVH_RH_GAM_MMR_OVERLAY_CONFIG_BASE_MASK (\t\t\t\\\n\tis_uv(UV4A) ? 0x000ffffffc000000UL :\t\t\t\t\\\n\tis_uv(UV4) ? 0x00003ffffc000000UL :\t\t\t\t\\\n\tis_uv(UV3) ? 0x00003ffffc000000UL :\t\t\t\t\\\n\tis_uv(UV2) ? 0x00003ffffc000000UL :\t\t\t\t\\\n\t0)\n\n#define UVH_RH_GAM_MMR_OVERLAY_CONFIG_BASE_SHFT (\t\t\t\\\n\tis_uv(UV4) ? 26 :\t\t\t\t\t\t\\\n\tis_uv(UV3) ? 26 :\t\t\t\t\t\t\\\n\tis_uv(UV2) ? 26 :\t\t\t\t\t\t\\\n\t-1)\n\nunion uvh_rh_gam_mmr_overlay_config_u {\n\tunsigned long\tv;\n\n\t \n\tstruct uvh_rh_gam_mmr_overlay_config_s {\n\t\tunsigned long\trsvd_0_25:26;\n\t\tunsigned long\tbase:20;\t\t\t \n\t\tunsigned long\trsvd_46_62:17;\n\t\tunsigned long\tenable:1;\t\t\t \n\t} s;\n\n\t \n\tstruct uvxh_rh_gam_mmr_overlay_config_s {\n\t\tunsigned long\trsvd_0_25:26;\n\t\tunsigned long\tbase:20;\t\t\t \n\t\tunsigned long\trsvd_46_62:17;\n\t\tunsigned long\tenable:1;\t\t\t \n\t} sx;\n\n\t \n\tstruct uv4h_rh_gam_mmr_overlay_config_s {\n\t\tunsigned long\trsvd_0_25:26;\n\t\tunsigned long\tbase:20;\t\t\t \n\t\tunsigned long\trsvd_46_62:17;\n\t\tunsigned long\tenable:1;\t\t\t \n\t} s4;\n\n\t \n\tstruct uv3h_rh_gam_mmr_overlay_config_s {\n\t\tunsigned long\trsvd_0_25:26;\n\t\tunsigned long\tbase:20;\t\t\t \n\t\tunsigned long\trsvd_46_62:17;\n\t\tunsigned long\tenable:1;\t\t\t \n\t} s3;\n\n\t \n\tstruct uv2h_rh_gam_mmr_overlay_config_s {\n\t\tunsigned long\trsvd_0_25:26;\n\t\tunsigned long\tbase:20;\t\t\t \n\t\tunsigned long\trsvd_46_62:17;\n\t\tunsigned long\tenable:1;\t\t\t \n\t} s2;\n};\n\n \n \n \n#define UVH_RTC (\t\t\t\t\t\t\t\\\n\tis_uv(UV5) ? 0xe0000UL :\t\t\t\t\t\\\n\tis_uv(UV4) ? 0xe0000UL :\t\t\t\t\t\\\n\tis_uv(UV3) ? 0x340000UL :\t\t\t\t\t\\\n\tis_uv(UV2) ? 0x340000UL :\t\t\t\t\t\\\n\t0)\n\n \n#define UVH_RTC_REAL_TIME_CLOCK_SHFT\t\t\t0\n#define UVH_RTC_REAL_TIME_CLOCK_MASK\t\t\t0x00ffffffffffffffUL\n\n\nunion uvh_rtc_u {\n\tunsigned long\tv;\n\n\t \n\tstruct uvh_rtc_s {\n\t\tunsigned long\treal_time_clock:56;\t\t \n\t\tunsigned long\trsvd_56_63:8;\n\t} s;\n\n\t \n\tstruct uv5h_rtc_s {\n\t\tunsigned long\treal_time_clock:56;\t\t \n\t\tunsigned long\trsvd_56_63:8;\n\t} s5;\n\n\t \n\tstruct uv4h_rtc_s {\n\t\tunsigned long\treal_time_clock:56;\t\t \n\t\tunsigned long\trsvd_56_63:8;\n\t} s4;\n\n\t \n\tstruct uv3h_rtc_s {\n\t\tunsigned long\treal_time_clock:56;\t\t \n\t\tunsigned long\trsvd_56_63:8;\n\t} s3;\n\n\t \n\tstruct uv2h_rtc_s {\n\t\tunsigned long\treal_time_clock:56;\t\t \n\t\tunsigned long\trsvd_56_63:8;\n\t} s2;\n};\n\n \n \n \n#define UVH_RTC1_INT_CONFIG 0x615c0UL\n\n \n#define UVH_RTC1_INT_CONFIG_VECTOR_SHFT\t\t\t0\n#define UVH_RTC1_INT_CONFIG_VECTOR_MASK\t\t\t0x00000000000000ffUL\n#define UVH_RTC1_INT_CONFIG_DM_SHFT\t\t\t8\n#define UVH_RTC1_INT_CONFIG_DM_MASK\t\t\t0x0000000000000700UL\n#define UVH_RTC1_INT_CONFIG_DESTMODE_SHFT\t\t11\n#define UVH_RTC1_INT_CONFIG_DESTMODE_MASK\t\t0x0000000000000800UL\n#define UVH_RTC1_INT_CONFIG_STATUS_SHFT\t\t\t12\n#define UVH_RTC1_INT_CONFIG_STATUS_MASK\t\t\t0x0000000000001000UL\n#define UVH_RTC1_INT_CONFIG_P_SHFT\t\t\t13\n#define UVH_RTC1_INT_CONFIG_P_MASK\t\t\t0x0000000000002000UL\n#define UVH_RTC1_INT_CONFIG_T_SHFT\t\t\t15\n#define UVH_RTC1_INT_CONFIG_T_MASK\t\t\t0x0000000000008000UL\n#define UVH_RTC1_INT_CONFIG_M_SHFT\t\t\t16\n#define UVH_RTC1_INT_CONFIG_M_MASK\t\t\t0x0000000000010000UL\n#define UVH_RTC1_INT_CONFIG_APIC_ID_SHFT\t\t32\n#define UVH_RTC1_INT_CONFIG_APIC_ID_MASK\t\t0xffffffff00000000UL\n\n\nunion uvh_rtc1_int_config_u {\n\tunsigned long\tv;\n\n\t \n\tstruct uvh_rtc1_int_config_s {\n\t\tunsigned long\tvector_:8;\t\t\t \n\t\tunsigned long\tdm:3;\t\t\t\t \n\t\tunsigned long\tdestmode:1;\t\t\t \n\t\tunsigned long\tstatus:1;\t\t\t \n\t\tunsigned long\tp:1;\t\t\t\t \n\t\tunsigned long\trsvd_14:1;\n\t\tunsigned long\tt:1;\t\t\t\t \n\t\tunsigned long\tm:1;\t\t\t\t \n\t\tunsigned long\trsvd_17_31:15;\n\t\tunsigned long\tapic_id:32;\t\t\t \n\t} s;\n\n\t \n\tstruct uv5h_rtc1_int_config_s {\n\t\tunsigned long\tvector_:8;\t\t\t \n\t\tunsigned long\tdm:3;\t\t\t\t \n\t\tunsigned long\tdestmode:1;\t\t\t \n\t\tunsigned long\tstatus:1;\t\t\t \n\t\tunsigned long\tp:1;\t\t\t\t \n\t\tunsigned long\trsvd_14:1;\n\t\tunsigned long\tt:1;\t\t\t\t \n\t\tunsigned long\tm:1;\t\t\t\t \n\t\tunsigned long\trsvd_17_31:15;\n\t\tunsigned long\tapic_id:32;\t\t\t \n\t} s5;\n\n\t \n\tstruct uv4h_rtc1_int_config_s {\n\t\tunsigned long\tvector_:8;\t\t\t \n\t\tunsigned long\tdm:3;\t\t\t\t \n\t\tunsigned long\tdestmode:1;\t\t\t \n\t\tunsigned long\tstatus:1;\t\t\t \n\t\tunsigned long\tp:1;\t\t\t\t \n\t\tunsigned long\trsvd_14:1;\n\t\tunsigned long\tt:1;\t\t\t\t \n\t\tunsigned long\tm:1;\t\t\t\t \n\t\tunsigned long\trsvd_17_31:15;\n\t\tunsigned long\tapic_id:32;\t\t\t \n\t} s4;\n\n\t \n\tstruct uv3h_rtc1_int_config_s {\n\t\tunsigned long\tvector_:8;\t\t\t \n\t\tunsigned long\tdm:3;\t\t\t\t \n\t\tunsigned long\tdestmode:1;\t\t\t \n\t\tunsigned long\tstatus:1;\t\t\t \n\t\tunsigned long\tp:1;\t\t\t\t \n\t\tunsigned long\trsvd_14:1;\n\t\tunsigned long\tt:1;\t\t\t\t \n\t\tunsigned long\tm:1;\t\t\t\t \n\t\tunsigned long\trsvd_17_31:15;\n\t\tunsigned long\tapic_id:32;\t\t\t \n\t} s3;\n\n\t \n\tstruct uv2h_rtc1_int_config_s {\n\t\tunsigned long\tvector_:8;\t\t\t \n\t\tunsigned long\tdm:3;\t\t\t\t \n\t\tunsigned long\tdestmode:1;\t\t\t \n\t\tunsigned long\tstatus:1;\t\t\t \n\t\tunsigned long\tp:1;\t\t\t\t \n\t\tunsigned long\trsvd_14:1;\n\t\tunsigned long\tt:1;\t\t\t\t \n\t\tunsigned long\tm:1;\t\t\t\t \n\t\tunsigned long\trsvd_17_31:15;\n\t\tunsigned long\tapic_id:32;\t\t\t \n\t} s2;\n};\n\n \n \n \n#define UVH_SCRATCH5 (\t\t\t\t\t\t\t\\\n\tis_uv(UV5) ? 0xb0200UL :\t\t\t\t\t\\\n\tis_uv(UV4) ? 0xb0200UL :\t\t\t\t\t\\\n\tis_uv(UV3) ? 0x2d0200UL :\t\t\t\t\t\\\n\tis_uv(UV2) ? 0x2d0200UL :\t\t\t\t\t\\\n\t0)\n#define UV5H_SCRATCH5 0xb0200UL\n#define UV4H_SCRATCH5 0xb0200UL\n#define UV3H_SCRATCH5 0x2d0200UL\n#define UV2H_SCRATCH5 0x2d0200UL\n\n \n#define UVH_SCRATCH5_SCRATCH5_SHFT\t\t\t0\n#define UVH_SCRATCH5_SCRATCH5_MASK\t\t\t0xffffffffffffffffUL\n\n \n#define UVXH_SCRATCH5_SCRATCH5_SHFT\t\t\t0\n#define UVXH_SCRATCH5_SCRATCH5_MASK\t\t\t0xffffffffffffffffUL\n\n \n#define UVYH_SCRATCH5_SCRATCH5_SHFT\t\t\t0\n#define UVYH_SCRATCH5_SCRATCH5_MASK\t\t\t0xffffffffffffffffUL\n\n \n#define UV5H_SCRATCH5_SCRATCH5_SHFT\t\t\t0\n#define UV5H_SCRATCH5_SCRATCH5_MASK\t\t\t0xffffffffffffffffUL\n\n \n#define UV4H_SCRATCH5_SCRATCH5_SHFT\t\t\t0\n#define UV4H_SCRATCH5_SCRATCH5_MASK\t\t\t0xffffffffffffffffUL\n\n \n#define UV3H_SCRATCH5_SCRATCH5_SHFT\t\t\t0\n#define UV3H_SCRATCH5_SCRATCH5_MASK\t\t\t0xffffffffffffffffUL\n\n \n#define UV2H_SCRATCH5_SCRATCH5_SHFT\t\t\t0\n#define UV2H_SCRATCH5_SCRATCH5_MASK\t\t\t0xffffffffffffffffUL\n\n\nunion uvh_scratch5_u {\n\tunsigned long\tv;\n\n\t \n\tstruct uvh_scratch5_s {\n\t\tunsigned long\tscratch5:64;\t\t\t \n\t} s;\n\n\t \n\tstruct uvxh_scratch5_s {\n\t\tunsigned long\tscratch5:64;\t\t\t \n\t} sx;\n\n\t \n\tstruct uvyh_scratch5_s {\n\t\tunsigned long\tscratch5:64;\t\t\t \n\t} sy;\n\n\t \n\tstruct uv5h_scratch5_s {\n\t\tunsigned long\tscratch5:64;\t\t\t \n\t} s5;\n\n\t \n\tstruct uv4h_scratch5_s {\n\t\tunsigned long\tscratch5:64;\t\t\t \n\t} s4;\n\n\t \n\tstruct uv3h_scratch5_s {\n\t\tunsigned long\tscratch5:64;\t\t\t \n\t} s3;\n\n\t \n\tstruct uv2h_scratch5_s {\n\t\tunsigned long\tscratch5:64;\t\t\t \n\t} s2;\n};\n\n \n \n \n#define UVH_SCRATCH5_ALIAS (\t\t\t\t\t\t\\\n\tis_uv(UV5) ? 0xb0208UL :\t\t\t\t\t\\\n\tis_uv(UV4) ? 0xb0208UL :\t\t\t\t\t\\\n\tis_uv(UV3) ? 0x2d0208UL :\t\t\t\t\t\\\n\tis_uv(UV2) ? 0x2d0208UL :\t\t\t\t\t\\\n\t0)\n#define UV5H_SCRATCH5_ALIAS 0xb0208UL\n#define UV4H_SCRATCH5_ALIAS 0xb0208UL\n#define UV3H_SCRATCH5_ALIAS 0x2d0208UL\n#define UV2H_SCRATCH5_ALIAS 0x2d0208UL\n\n\n \n \n \n#define UVH_SCRATCH5_ALIAS_2 (\t\t\t\t\t\t\\\n\tis_uv(UV5) ? 0xb0210UL :\t\t\t\t\t\\\n\tis_uv(UV4) ? 0xb0210UL :\t\t\t\t\t\\\n\tis_uv(UV3) ? 0x2d0210UL :\t\t\t\t\t\\\n\tis_uv(UV2) ? 0x2d0210UL :\t\t\t\t\t\\\n\t0)\n#define UV5H_SCRATCH5_ALIAS_2 0xb0210UL\n#define UV4H_SCRATCH5_ALIAS_2 0xb0210UL\n#define UV3H_SCRATCH5_ALIAS_2 0x2d0210UL\n#define UV2H_SCRATCH5_ALIAS_2 0x2d0210UL\n\n\n\n#endif  \n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}