vlog data_register_file.sv
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:52:32 on Nov 26,2019
# vlog -reportprogress 300 data_register_file.sv 
# -- Compiling module data_register_file
# 
# Top level modules:
# 	data_register_file
# End time: 15:52:32 on Nov 26,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog data_register_file_tb_1.sv
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:52:35 on Nov 26,2019
# vlog -reportprogress 300 data_register_file_tb_1.sv 
# -- Compiling module data_register_file_tb_1
# 
# Top level modules:
# 	data_register_file_tb_1
# End time: 15:52:35 on Nov 26,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vsim work.data_register_file_tb_1
# vsim work.data_register_file_tb_1 
# Start time: 15:52:43 on Nov 26,2019
# Loading sv_std.std
# Loading work.data_register_file_tb_1
# Loading work.data_register_file
# ** Warning: (vsim-3015) data_register_file_tb_1.sv(10): [PCDPC] - Port size (2) does not match connection size (1) for port 'address_1'. The port definition is at: data_register_file.sv(9).
#    Time: 0 ps  Iteration: 0  Instance: /data_register_file_tb_1/rf_test File: data_register_file.sv
# ** Warning: (vsim-3015) data_register_file_tb_1.sv(10): [PCDPC] - Port size (2) does not match connection size (1) for port 'address_2'. The port definition is at: data_register_file.sv(10).
#    Time: 0 ps  Iteration: 0  Instance: /data_register_file_tb_1/rf_test File: data_register_file.sv
add wave -position insertpoint  \
sim:/data_register_file_tb_1/clk \
sim:/data_register_file_tb_1/write_enable \
sim:/data_register_file_tb_1/address_1 \
sim:/data_register_file_tb_1/address_2 \
sim:/data_register_file_tb_1/write_data \
sim:/data_register_file_tb_1/read_data
run 100
# ** Warning: (vsim-3116) Problem reading symbols from linux-gate.so.1 : can not open ELF file.
run 100
run 100
run 100
run 100
run 100
vlog data_register_file_tb_1.sv
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:56:09 on Nov 26,2019
# vlog -reportprogress 300 data_register_file_tb_1.sv 
# -- Compiling module data_register_file_tb_1
# 
# Top level modules:
# 	data_register_file_tb_1
# End time: 15:56:09 on Nov 26,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
restart -f
# Loading work.data_register_file_tb_1
run 100
# ** Warning: (vsim-3116) Problem reading symbols from linux-gate.so.1 : can not open ELF file.
run 100
run 100
run 100
run 100
# End time: 15:57:49 on Nov 26,2019, Elapsed time: 0:05:06
# Errors: 0, Warnings: 4
