$date
	Thu May 22 15:58:39 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module and_2_behave $end
$var wire 1 ! A $end
$var wire 1 " B $end
$var reg 1 # F $end
$upscope $end
$scope module and_2_gatelevel $end
$var wire 1 $ A $end
$var wire 1 % B $end
$var wire 1 & F $end
$upscope $end
$scope module tb $end
$var wire 1 ' F1 $end
$var reg 1 ( A1 $end
$var reg 1 ) B1 $end
$scope module instance2 $end
$var wire 1 ( A $end
$var wire 1 ) B $end
$var wire 1 ' F $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
0)
0(
0'
x&
z%
z$
0#
z"
z!
$end
#1
1)
#2
0)
1(
#3
1'
1)
#4
