strict digraph "" {
	node [label="\N"];
	"801:NS"	 [ast="<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f83b382f290>",
		fillcolor=firebrick,
		label="801:NS
TxCtrlEndFrm <= 1'b0;",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f83b382f290>]",
		style=filled,
		typ=NonblockingSubstitution];
	"Leaf_793:AL"	 [def_var="['TxCtrlEndFrm']",
		label="Leaf_793:AL"];
	"801:NS" -> "Leaf_793:AL"	 [cond="[]",
		lineno=None];
	"795:IF"	 [ast="<pyverilog.vparser.ast.IfStatement object at 0x7f83b382ff90>",
		fillcolor=springgreen,
		label="795:IF",
		statements="[]",
		style=filled,
		typ=IfStatement];
	"798:IF"	 [ast="<pyverilog.vparser.ast.IfStatement object at 0x7f83b37b6050>",
		fillcolor=springgreen,
		label="798:IF",
		statements="[]",
		style=filled,
		typ=IfStatement];
	"795:IF" -> "798:IF"	 [cond="['TxReset']",
		label="!(TxReset)",
		lineno=795];
	"796:NS"	 [ast="<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f83b37b6350>",
		fillcolor=firebrick,
		label="796:NS
TxCtrlEndFrm <= 1'b0;",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f83b37b6350>]",
		style=filled,
		typ=NonblockingSubstitution];
	"795:IF" -> "796:NS"	 [cond="['TxReset']",
		label=TxReset,
		lineno=795];
	"793:AL"	 [ast="<pyverilog.vparser.ast.Always object at 0x7f83b37b6550>",
		clk_sens=True,
		fillcolor=gold,
		label="793:AL",
		sens="['MTxClk', 'TxReset']",
		statements="[]",
		style=filled,
		typ=Always,
		use_var="['ControlEnd_q', 'ControlEnd', 'TxReset']"];
	"794:BL"	 [ast="<pyverilog.vparser.ast.Block object at 0x7f83b37b6510>",
		fillcolor=turquoise,
		label="794:BL",
		statements="[]",
		style=filled,
		typ=Block];
	"793:AL" -> "794:BL"	 [cond="[]",
		lineno=None];
	"794:BL" -> "795:IF"	 [cond="[]",
		lineno=None];
	"798:IF" -> "801:NS"	 [cond="['ControlEnd', 'ControlEnd_q']",
		label="!((ControlEnd | ControlEnd_q))",
		lineno=798];
	"799:NS"	 [ast="<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f83b37b60d0>",
		fillcolor=firebrick,
		label="799:NS
TxCtrlEndFrm <= 1'b1;",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f83b37b60d0>]",
		style=filled,
		typ=NonblockingSubstitution];
	"798:IF" -> "799:NS"	 [cond="['ControlEnd', 'ControlEnd_q']",
		label="(ControlEnd | ControlEnd_q)",
		lineno=798];
	"796:NS" -> "Leaf_793:AL"	 [cond="[]",
		lineno=None];
	"799:NS" -> "Leaf_793:AL"	 [cond="[]",
		lineno=None];
}
