#-----------------------------------------------------------
# Vivado v2018.1 (64-bit)
# SW Build 2188600 on Wed Apr  4 18:40:38 MDT 2018
# IP Build 2185939 on Wed Apr  4 20:55:05 MDT 2018
# Start of session at: Wed Sep 12 17:04:54 2018
# Process ID: 376
# Current directory: E:/Desktop/ElevatorControlSystem
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent11956 E:\Desktop\ElevatorControlSystem\ElevatorControlSystem.xpr
# Log file: E:/Desktop/ElevatorControlSystem/vivado.log
# Journal file: E:/Desktop/ElevatorControlSystem\vivado.jou
#-----------------------------------------------------------
start_gui
open_project E:/Desktop/ElevatorControlSystem/ElevatorControlSystem.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'F:/Xilinx/Vivado/2018.1/data/ip'.
open_project: Time (s): cpu = 00:00:31 ; elapsed = 00:00:19 . Memory (MB): peak = 775.727 ; gain = 75.625
open_hw
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2018.1
  **** Build date : Apr  4 2018-19:32:53
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.


connect_hw_server: Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 797.359 ; gain = 0.000
open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210274533711A
open_hw_target: Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 1415.395 ; gain = 618.035
set_property PROGRAM.FILE {E:/Desktop/ElevatorControlSystem/ElevatorControlSystem.runs/impl_1/elevator.bit} [get_hw_devices xc7a100t_0]
current_hw_device [get_hw_devices xc7a100t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3361] The debug hub core was not detected.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active.
2. Make sure the BSCAN_SWITCH_USER_MASK device property in Vivado Hardware Manager reflects the user scan chain setting in the design and refresh the device.  To determine the user scan chain setting in the design, open the implemented design and use 'get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub]'.
For more details on setting the scan chain property, consult the Vivado Debug and Programming User Guide (UG908).
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {E:/Desktop/ElevatorControlSystem/ElevatorControlSystem.runs/impl_1/elevator.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3361] The debug hub core was not detected.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active.
2. Make sure the BSCAN_SWITCH_USER_MASK device property in Vivado Hardware Manager reflects the user scan chain setting in the design and refresh the device.  To determine the user scan chain setting in the design, open the implemented design and use 'get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub]'.
For more details on setting the scan chain property, consult the Vivado Debug and Programming User Guide (UG908).
close_hw
set_property top run_cdoc_tb [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/Desktop/ElevatorControlSystem/ElevatorControlSystem.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'run_cdoc_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/Desktop/ElevatorControlSystem/ElevatorControlSystem.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj run_cdoc_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Desktop/ElevatorControlSystem/ElevatorControlSystem.srcs/sim_1/new/show_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module show_tb
INFO: [USF-XSim-69] 'compile' step finished in '4' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/Desktop/ElevatorControlSystem/ElevatorControlSystem.sim/sim_1/behav/xsim'
Vivado Simulator 2018.1
Copyright 1986-1999, 2001-2017 Xilinx, Inc. All Rights Reserved.
Running: F:/Xilinx/Vivado/2018.1/bin/unwrapped/win64.o/xelab.exe -wto a81ed7cd808548f6b97b8fdc6ef5de07 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot run_cdoc_tb_behav xil_defaultlib.run_cdoc_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.run
Compiling module xil_defaultlib.run_cdoc_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot run_cdoc_tb_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 1479.375 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'E:/Desktop/ElevatorControlSystem/ElevatorControlSystem.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "run_cdoc_tb_behav -key {Behavioral:sim_1:Functional:run_cdoc_tb} -tclbatch {run_cdoc_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.1
Time resolution is 1 ps
source run_cdoc_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'run_cdoc_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:10 ; elapsed = 00:00:17 . Memory (MB): peak = 1493.422 ; gain = 14.047
run 200 ns
run 200 ns
run 200 ns
set_property top show_tb [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/Desktop/ElevatorControlSystem/ElevatorControlSystem.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'show_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/Desktop/ElevatorControlSystem/ElevatorControlSystem.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj show_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Desktop/ElevatorControlSystem/ElevatorControlSystem.srcs/sources_1/new/7seg_decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SevenSeg_Decoder
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Desktop/ElevatorControlSystem/ElevatorControlSystem.srcs/sources_1/new/clk_div.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_div
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Desktop/ElevatorControlSystem/ElevatorControlSystem.srcs/sources_1/new/dynamic_display.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dynamic_display
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Desktop/ElevatorControlSystem/ElevatorControlSystem.srcs/sources_1/new/refresh_state.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module refresh_state
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Desktop/ElevatorControlSystem/ElevatorControlSystem.srcs/sources_1/new/run.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module run
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Desktop/ElevatorControlSystem/ElevatorControlSystem.srcs/sources_1/new/elevator.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module elevator
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Desktop/ElevatorControlSystem/ElevatorControlSystem.srcs/sim_1/new/run_cdoc_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module run_cdoc_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Desktop/ElevatorControlSystem/ElevatorControlSystem.srcs/sim_1/new/run_co_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module run_co_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Desktop/ElevatorControlSystem/ElevatorControlSystem.srcs/sim_1/new/run_cuoc_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module run_cuoc_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Desktop/ElevatorControlSystem/ElevatorControlSystem.srcs/sim_1/new/show_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module show_tb
INFO: [USF-XSim-69] 'compile' step finished in '4' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/Desktop/ElevatorControlSystem/ElevatorControlSystem.sim/sim_1/behav/xsim'
Vivado Simulator 2018.1
Copyright 1986-1999, 2001-2017 Xilinx, Inc. All Rights Reserved.
Running: F:/Xilinx/Vivado/2018.1/bin/unwrapped/win64.o/xelab.exe -wto a81ed7cd808548f6b97b8fdc6ef5de07 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot show_tb_behav xil_defaultlib.show_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.SevenSeg_Decoder
Compiling module xil_defaultlib.dynamic_display(COUNTER_N=4)
Compiling module xil_defaultlib.show_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot show_tb_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 1513.215 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'E:/Desktop/ElevatorControlSystem/ElevatorControlSystem.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "show_tb_behav -key {Behavioral:sim_1:Functional:show_tb} -tclbatch {show_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.1
Time resolution is 1 ps
source show_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'show_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:07 ; elapsed = 00:00:14 . Memory (MB): peak = 1522.297 ; gain = 9.113
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/Desktop/ElevatorControlSystem/ElevatorControlSystem.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'show_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/Desktop/ElevatorControlSystem/ElevatorControlSystem.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj show_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Desktop/ElevatorControlSystem/ElevatorControlSystem.srcs/sources_1/new/7seg_decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SevenSeg_Decoder
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Desktop/ElevatorControlSystem/ElevatorControlSystem.srcs/sources_1/new/clk_div.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_div
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Desktop/ElevatorControlSystem/ElevatorControlSystem.srcs/sources_1/new/dynamic_display.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dynamic_display
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Desktop/ElevatorControlSystem/ElevatorControlSystem.srcs/sources_1/new/refresh_state.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module refresh_state
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Desktop/ElevatorControlSystem/ElevatorControlSystem.srcs/sources_1/new/run.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module run
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Desktop/ElevatorControlSystem/ElevatorControlSystem.srcs/sources_1/new/elevator.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module elevator
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Desktop/ElevatorControlSystem/ElevatorControlSystem.srcs/sim_1/new/run_cdoc_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module run_cdoc_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Desktop/ElevatorControlSystem/ElevatorControlSystem.srcs/sim_1/new/run_co_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module run_co_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Desktop/ElevatorControlSystem/ElevatorControlSystem.srcs/sim_1/new/run_cuoc_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module run_cuoc_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Desktop/ElevatorControlSystem/ElevatorControlSystem.srcs/sim_1/new/show_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module show_tb
INFO: [USF-XSim-69] 'compile' step finished in '4' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/Desktop/ElevatorControlSystem/ElevatorControlSystem.sim/sim_1/behav/xsim'
Vivado Simulator 2018.1
Copyright 1986-1999, 2001-2017 Xilinx, Inc. All Rights Reserved.
Running: F:/Xilinx/Vivado/2018.1/bin/unwrapped/win64.o/xelab.exe -wto a81ed7cd808548f6b97b8fdc6ef5de07 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot show_tb_behav xil_defaultlib.show_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.SevenSeg_Decoder
Compiling module xil_defaultlib.dynamic_display(COUNTER_N=4)
Compiling module xil_defaultlib.show_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot show_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'E:/Desktop/ElevatorControlSystem/ElevatorControlSystem.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "show_tb_behav -key {Behavioral:sim_1:Functional:show_tb} -tclbatch {show_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.1
Time resolution is 1 ps
source show_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'show_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:08 ; elapsed = 00:00:13 . Memory (MB): peak = 1537.977 ; gain = 8.422
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/Desktop/ElevatorControlSystem/ElevatorControlSystem.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'show_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/Desktop/ElevatorControlSystem/ElevatorControlSystem.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj show_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Desktop/ElevatorControlSystem/ElevatorControlSystem.srcs/sources_1/new/7seg_decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SevenSeg_Decoder
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Desktop/ElevatorControlSystem/ElevatorControlSystem.srcs/sources_1/new/clk_div.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_div
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Desktop/ElevatorControlSystem/ElevatorControlSystem.srcs/sources_1/new/dynamic_display.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dynamic_display
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Desktop/ElevatorControlSystem/ElevatorControlSystem.srcs/sources_1/new/refresh_state.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module refresh_state
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Desktop/ElevatorControlSystem/ElevatorControlSystem.srcs/sources_1/new/run.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module run
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Desktop/ElevatorControlSystem/ElevatorControlSystem.srcs/sources_1/new/elevator.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module elevator
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Desktop/ElevatorControlSystem/ElevatorControlSystem.srcs/sim_1/new/run_cdoc_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module run_cdoc_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Desktop/ElevatorControlSystem/ElevatorControlSystem.srcs/sim_1/new/run_co_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module run_co_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Desktop/ElevatorControlSystem/ElevatorControlSystem.srcs/sim_1/new/run_cuoc_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module run_cuoc_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Desktop/ElevatorControlSystem/ElevatorControlSystem.srcs/sim_1/new/show_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module show_tb
INFO: [USF-XSim-69] 'compile' step finished in '4' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/Desktop/ElevatorControlSystem/ElevatorControlSystem.sim/sim_1/behav/xsim'
Vivado Simulator 2018.1
Copyright 1986-1999, 2001-2017 Xilinx, Inc. All Rights Reserved.
Running: F:/Xilinx/Vivado/2018.1/bin/unwrapped/win64.o/xelab.exe -wto a81ed7cd808548f6b97b8fdc6ef5de07 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot show_tb_behav xil_defaultlib.show_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.SevenSeg_Decoder
Compiling module xil_defaultlib.dynamic_display(COUNTER_N=4)
Compiling module xil_defaultlib.show_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot show_tb_behav
run_program: Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 1543.852 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '6' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'E:/Desktop/ElevatorControlSystem/ElevatorControlSystem.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "show_tb_behav -key {Behavioral:sim_1:Functional:show_tb} -tclbatch {show_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.1
Time resolution is 1 ps
source show_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
xsim: Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1543.852 ; gain = 0.000
INFO: [USF-XSim-96] XSim completed. Design snapshot 'show_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:10 ; elapsed = 00:00:16 . Memory (MB): peak = 1543.852 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/Desktop/ElevatorControlSystem/ElevatorControlSystem.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'show_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/Desktop/ElevatorControlSystem/ElevatorControlSystem.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj show_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Desktop/ElevatorControlSystem/ElevatorControlSystem.srcs/sources_1/new/7seg_decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SevenSeg_Decoder
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Desktop/ElevatorControlSystem/ElevatorControlSystem.srcs/sources_1/new/clk_div.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_div
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Desktop/ElevatorControlSystem/ElevatorControlSystem.srcs/sources_1/new/dynamic_display.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dynamic_display
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Desktop/ElevatorControlSystem/ElevatorControlSystem.srcs/sources_1/new/refresh_state.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module refresh_state
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Desktop/ElevatorControlSystem/ElevatorControlSystem.srcs/sources_1/new/run.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module run
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Desktop/ElevatorControlSystem/ElevatorControlSystem.srcs/sources_1/new/elevator.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module elevator
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Desktop/ElevatorControlSystem/ElevatorControlSystem.srcs/sim_1/new/run_cdoc_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module run_cdoc_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Desktop/ElevatorControlSystem/ElevatorControlSystem.srcs/sim_1/new/run_co_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module run_co_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Desktop/ElevatorControlSystem/ElevatorControlSystem.srcs/sim_1/new/run_cuoc_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module run_cuoc_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Desktop/ElevatorControlSystem/ElevatorControlSystem.srcs/sim_1/new/show_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module show_tb
INFO: [USF-XSim-69] 'compile' step finished in '4' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/Desktop/ElevatorControlSystem/ElevatorControlSystem.sim/sim_1/behav/xsim'
Vivado Simulator 2018.1
Copyright 1986-1999, 2001-2017 Xilinx, Inc. All Rights Reserved.
Running: F:/Xilinx/Vivado/2018.1/bin/unwrapped/win64.o/xelab.exe -wto a81ed7cd808548f6b97b8fdc6ef5de07 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot show_tb_behav xil_defaultlib.show_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.SevenSeg_Decoder
Compiling module xil_defaultlib.dynamic_display(COUNTER_N=4)
Compiling module xil_defaultlib.show_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot show_tb_behav
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 1543.852 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '6' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'E:/Desktop/ElevatorControlSystem/ElevatorControlSystem.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "show_tb_behav -key {Behavioral:sim_1:Functional:show_tb} -tclbatch {show_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.1
Time resolution is 1 ps
source show_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'show_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:06 ; elapsed = 00:00:14 . Memory (MB): peak = 1543.852 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/Desktop/ElevatorControlSystem/ElevatorControlSystem.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'show_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/Desktop/ElevatorControlSystem/ElevatorControlSystem.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj show_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Desktop/ElevatorControlSystem/ElevatorControlSystem.srcs/sources_1/new/7seg_decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SevenSeg_Decoder
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Desktop/ElevatorControlSystem/ElevatorControlSystem.srcs/sources_1/new/clk_div.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_div
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Desktop/ElevatorControlSystem/ElevatorControlSystem.srcs/sources_1/new/dynamic_display.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dynamic_display
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Desktop/ElevatorControlSystem/ElevatorControlSystem.srcs/sources_1/new/refresh_state.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module refresh_state
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Desktop/ElevatorControlSystem/ElevatorControlSystem.srcs/sources_1/new/run.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module run
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Desktop/ElevatorControlSystem/ElevatorControlSystem.srcs/sources_1/new/elevator.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module elevator
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Desktop/ElevatorControlSystem/ElevatorControlSystem.srcs/sim_1/new/run_cdoc_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module run_cdoc_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Desktop/ElevatorControlSystem/ElevatorControlSystem.srcs/sim_1/new/run_co_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module run_co_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Desktop/ElevatorControlSystem/ElevatorControlSystem.srcs/sim_1/new/run_cuoc_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module run_cuoc_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Desktop/ElevatorControlSystem/ElevatorControlSystem.srcs/sim_1/new/show_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module show_tb
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/Desktop/ElevatorControlSystem/ElevatorControlSystem.sim/sim_1/behav/xsim'
Vivado Simulator 2018.1
Copyright 1986-1999, 2001-2017 Xilinx, Inc. All Rights Reserved.
Running: F:/Xilinx/Vivado/2018.1/bin/unwrapped/win64.o/xelab.exe -wto a81ed7cd808548f6b97b8fdc6ef5de07 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot show_tb_behav xil_defaultlib.show_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.SevenSeg_Decoder
Compiling module xil_defaultlib.dynamic_display(COUNTER_N=4)
Compiling module xil_defaultlib.show_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot show_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'E:/Desktop/ElevatorControlSystem/ElevatorControlSystem.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "show_tb_behav -key {Behavioral:sim_1:Functional:show_tb} -tclbatch {show_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.1
Time resolution is 1 ps
source show_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'show_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:07 ; elapsed = 00:00:14 . Memory (MB): peak = 1543.852 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/Desktop/ElevatorControlSystem/ElevatorControlSystem.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'show_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/Desktop/ElevatorControlSystem/ElevatorControlSystem.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj show_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Desktop/ElevatorControlSystem/ElevatorControlSystem.srcs/sources_1/new/7seg_decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SevenSeg_Decoder
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Desktop/ElevatorControlSystem/ElevatorControlSystem.srcs/sources_1/new/clk_div.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_div
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Desktop/ElevatorControlSystem/ElevatorControlSystem.srcs/sources_1/new/dynamic_display.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dynamic_display
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Desktop/ElevatorControlSystem/ElevatorControlSystem.srcs/sources_1/new/refresh_state.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module refresh_state
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Desktop/ElevatorControlSystem/ElevatorControlSystem.srcs/sources_1/new/run.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module run
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Desktop/ElevatorControlSystem/ElevatorControlSystem.srcs/sources_1/new/elevator.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module elevator
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Desktop/ElevatorControlSystem/ElevatorControlSystem.srcs/sim_1/new/run_cdoc_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module run_cdoc_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Desktop/ElevatorControlSystem/ElevatorControlSystem.srcs/sim_1/new/run_co_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module run_co_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Desktop/ElevatorControlSystem/ElevatorControlSystem.srcs/sim_1/new/run_cuoc_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module run_cuoc_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Desktop/ElevatorControlSystem/ElevatorControlSystem.srcs/sim_1/new/show_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module show_tb
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/Desktop/ElevatorControlSystem/ElevatorControlSystem.sim/sim_1/behav/xsim'
Vivado Simulator 2018.1
Copyright 1986-1999, 2001-2017 Xilinx, Inc. All Rights Reserved.
Running: F:/Xilinx/Vivado/2018.1/bin/unwrapped/win64.o/xelab.exe -wto a81ed7cd808548f6b97b8fdc6ef5de07 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot show_tb_behav xil_defaultlib.show_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.SevenSeg_Decoder
Compiling module xil_defaultlib.dynamic_display(COUNTER_N=4)
Compiling module xil_defaultlib.show_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot show_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'E:/Desktop/ElevatorControlSystem/ElevatorControlSystem.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "show_tb_behav -key {Behavioral:sim_1:Functional:show_tb} -tclbatch {show_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.1
Time resolution is 1 ps
source show_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'show_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:12 . Memory (MB): peak = 1544.457 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/Desktop/ElevatorControlSystem/ElevatorControlSystem.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'show_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/Desktop/ElevatorControlSystem/ElevatorControlSystem.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj show_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Desktop/ElevatorControlSystem/ElevatorControlSystem.srcs/sources_1/new/7seg_decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SevenSeg_Decoder
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Desktop/ElevatorControlSystem/ElevatorControlSystem.srcs/sources_1/new/clk_div.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_div
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Desktop/ElevatorControlSystem/ElevatorControlSystem.srcs/sources_1/new/dynamic_display.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dynamic_display
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Desktop/ElevatorControlSystem/ElevatorControlSystem.srcs/sources_1/new/refresh_state.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module refresh_state
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Desktop/ElevatorControlSystem/ElevatorControlSystem.srcs/sources_1/new/run.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module run
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Desktop/ElevatorControlSystem/ElevatorControlSystem.srcs/sources_1/new/elevator.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module elevator
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Desktop/ElevatorControlSystem/ElevatorControlSystem.srcs/sim_1/new/run_cdoc_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module run_cdoc_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Desktop/ElevatorControlSystem/ElevatorControlSystem.srcs/sim_1/new/run_co_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module run_co_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Desktop/ElevatorControlSystem/ElevatorControlSystem.srcs/sim_1/new/run_cuoc_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module run_cuoc_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Desktop/ElevatorControlSystem/ElevatorControlSystem.srcs/sim_1/new/show_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module show_tb
INFO: [USF-XSim-69] 'compile' step finished in '4' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/Desktop/ElevatorControlSystem/ElevatorControlSystem.sim/sim_1/behav/xsim'
Vivado Simulator 2018.1
Copyright 1986-1999, 2001-2017 Xilinx, Inc. All Rights Reserved.
Running: F:/Xilinx/Vivado/2018.1/bin/unwrapped/win64.o/xelab.exe -wto a81ed7cd808548f6b97b8fdc6ef5de07 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot show_tb_behav xil_defaultlib.show_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.SevenSeg_Decoder
Compiling module xil_defaultlib.dynamic_display(COUNTER_N=4)
Compiling module xil_defaultlib.show_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot show_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'E:/Desktop/ElevatorControlSystem/ElevatorControlSystem.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "show_tb_behav -key {Behavioral:sim_1:Functional:show_tb} -tclbatch {show_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.1
Time resolution is 1 ps
source show_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'show_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:05 ; elapsed = 00:00:12 . Memory (MB): peak = 1545.813 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/Desktop/ElevatorControlSystem/ElevatorControlSystem.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'show_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/Desktop/ElevatorControlSystem/ElevatorControlSystem.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj show_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Desktop/ElevatorControlSystem/ElevatorControlSystem.srcs/sources_1/new/7seg_decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SevenSeg_Decoder
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Desktop/ElevatorControlSystem/ElevatorControlSystem.srcs/sources_1/new/clk_div.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_div
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Desktop/ElevatorControlSystem/ElevatorControlSystem.srcs/sources_1/new/dynamic_display.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dynamic_display
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Desktop/ElevatorControlSystem/ElevatorControlSystem.srcs/sources_1/new/refresh_state.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module refresh_state
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Desktop/ElevatorControlSystem/ElevatorControlSystem.srcs/sources_1/new/run.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module run
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Desktop/ElevatorControlSystem/ElevatorControlSystem.srcs/sources_1/new/elevator.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module elevator
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Desktop/ElevatorControlSystem/ElevatorControlSystem.srcs/sim_1/new/run_cdoc_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module run_cdoc_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Desktop/ElevatorControlSystem/ElevatorControlSystem.srcs/sim_1/new/run_co_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module run_co_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Desktop/ElevatorControlSystem/ElevatorControlSystem.srcs/sim_1/new/run_cuoc_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module run_cuoc_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Desktop/ElevatorControlSystem/ElevatorControlSystem.srcs/sim_1/new/show_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module show_tb
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/Desktop/ElevatorControlSystem/ElevatorControlSystem.sim/sim_1/behav/xsim'
Vivado Simulator 2018.1
Copyright 1986-1999, 2001-2017 Xilinx, Inc. All Rights Reserved.
Running: F:/Xilinx/Vivado/2018.1/bin/unwrapped/win64.o/xelab.exe -wto a81ed7cd808548f6b97b8fdc6ef5de07 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot show_tb_behav xil_defaultlib.show_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.SevenSeg_Decoder
Compiling module xil_defaultlib.dynamic_display(COUNTER_N=4)
Compiling module xil_defaultlib.show_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot show_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'E:/Desktop/ElevatorControlSystem/ElevatorControlSystem.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "show_tb_behav -key {Behavioral:sim_1:Functional:show_tb} -tclbatch {show_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.1
Time resolution is 1 ps
source show_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'show_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:12 . Memory (MB): peak = 1545.813 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/Desktop/ElevatorControlSystem/ElevatorControlSystem.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'show_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/Desktop/ElevatorControlSystem/ElevatorControlSystem.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj show_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Desktop/ElevatorControlSystem/ElevatorControlSystem.srcs/sources_1/new/7seg_decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SevenSeg_Decoder
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Desktop/ElevatorControlSystem/ElevatorControlSystem.srcs/sources_1/new/clk_div.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_div
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Desktop/ElevatorControlSystem/ElevatorControlSystem.srcs/sources_1/new/dynamic_display.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dynamic_display
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Desktop/ElevatorControlSystem/ElevatorControlSystem.srcs/sources_1/new/refresh_state.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module refresh_state
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Desktop/ElevatorControlSystem/ElevatorControlSystem.srcs/sources_1/new/run.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module run
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Desktop/ElevatorControlSystem/ElevatorControlSystem.srcs/sources_1/new/elevator.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module elevator
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Desktop/ElevatorControlSystem/ElevatorControlSystem.srcs/sim_1/new/run_cdoc_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module run_cdoc_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Desktop/ElevatorControlSystem/ElevatorControlSystem.srcs/sim_1/new/run_co_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module run_co_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Desktop/ElevatorControlSystem/ElevatorControlSystem.srcs/sim_1/new/run_cuoc_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module run_cuoc_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Desktop/ElevatorControlSystem/ElevatorControlSystem.srcs/sim_1/new/show_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module show_tb
INFO: [USF-XSim-69] 'compile' step finished in '4' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/Desktop/ElevatorControlSystem/ElevatorControlSystem.sim/sim_1/behav/xsim'
Vivado Simulator 2018.1
Copyright 1986-1999, 2001-2017 Xilinx, Inc. All Rights Reserved.
Running: F:/Xilinx/Vivado/2018.1/bin/unwrapped/win64.o/xelab.exe -wto a81ed7cd808548f6b97b8fdc6ef5de07 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot show_tb_behav xil_defaultlib.show_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.SevenSeg_Decoder
Compiling module xil_defaultlib.dynamic_display(COUNTER_N=4)
Compiling module xil_defaultlib.show_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot show_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'E:/Desktop/ElevatorControlSystem/ElevatorControlSystem.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "show_tb_behav -key {Behavioral:sim_1:Functional:show_tb} -tclbatch {show_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.1
Time resolution is 1 ps
source show_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
xsim: Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1548.648 ; gain = 0.590
INFO: [USF-XSim-96] XSim completed. Design snapshot 'show_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:07 ; elapsed = 00:00:14 . Memory (MB): peak = 1548.648 ; gain = 0.590
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/Desktop/ElevatorControlSystem/ElevatorControlSystem.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'show_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/Desktop/ElevatorControlSystem/ElevatorControlSystem.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj show_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Desktop/ElevatorControlSystem/ElevatorControlSystem.srcs/sources_1/new/7seg_decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SevenSeg_Decoder
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Desktop/ElevatorControlSystem/ElevatorControlSystem.srcs/sources_1/new/clk_div.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_div
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Desktop/ElevatorControlSystem/ElevatorControlSystem.srcs/sources_1/new/dynamic_display.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dynamic_display
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Desktop/ElevatorControlSystem/ElevatorControlSystem.srcs/sources_1/new/refresh_state.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module refresh_state
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Desktop/ElevatorControlSystem/ElevatorControlSystem.srcs/sources_1/new/run.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module run
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Desktop/ElevatorControlSystem/ElevatorControlSystem.srcs/sources_1/new/elevator.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module elevator
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Desktop/ElevatorControlSystem/ElevatorControlSystem.srcs/sim_1/new/run_cdoc_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module run_cdoc_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Desktop/ElevatorControlSystem/ElevatorControlSystem.srcs/sim_1/new/run_co_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module run_co_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Desktop/ElevatorControlSystem/ElevatorControlSystem.srcs/sim_1/new/run_cuoc_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module run_cuoc_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Desktop/ElevatorControlSystem/ElevatorControlSystem.srcs/sim_1/new/show_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module show_tb
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/Desktop/ElevatorControlSystem/ElevatorControlSystem.sim/sim_1/behav/xsim'
Vivado Simulator 2018.1
Copyright 1986-1999, 2001-2017 Xilinx, Inc. All Rights Reserved.
Running: F:/Xilinx/Vivado/2018.1/bin/unwrapped/win64.o/xelab.exe -wto a81ed7cd808548f6b97b8fdc6ef5de07 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot show_tb_behav xil_defaultlib.show_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.SevenSeg_Decoder
Compiling module xil_defaultlib.dynamic_display(COUNTER_N=4)
Compiling module xil_defaultlib.show_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot show_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'E:/Desktop/ElevatorControlSystem/ElevatorControlSystem.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "show_tb_behav -key {Behavioral:sim_1:Functional:show_tb} -tclbatch {show_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.1
Time resolution is 1 ps
source show_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'show_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:12 . Memory (MB): peak = 1548.648 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Thu Sep 13 00:24:19 2018...
