{
  "board": {
    "design_settings": {
      "defaults": {
        "board_outline_line_width": 0.1,
        "copper_line_width": 0.2,
        "copper_text_size_h": 1.5,
        "copper_text_size_v": 1.5,
        "copper_text_thickness": 0.3,
        "other_line_width": 0.15,
        "silk_line_width": 0.15,
        "silk_text_size_h": 1.0,
        "silk_text_size_v": 1.0,
        "silk_text_thickness": 0.15
      },
      "diff_pair_dimensions": [],
      "drc_exclusions": [],
      "rules": {
        "solder_mask_clearance": 0.0,
        "solder_mask_min_width": 0.0
      },
      "track_widths": [],
      "via_dimensions": []
    },
    "layer_presets": []
  },
  "boards": [],
  "cvpcb": {
    "equivalence_files": []
  },
  "erc": {
    "erc_exclusions": [],
    "meta": {
      "version": 0
    },
    "pin_map": [
      [
        0,
        0,
        0,
        0,
        0,
        0,
        1,
        0,
        0,
        0,
        0,
        2
      ],
      [
        0,
        2,
        0,
        1,
        0,
        0,
        1,
        0,
        2,
        2,
        2,
        2
      ],
      [
        0,
        0,
        0,
        0,
        0,
        0,
        1,
        0,
        1,
        0,
        1,
        2
      ],
      [
        0,
        1,
        0,
        0,
        0,
        0,
        1,
        1,
        2,
        1,
        1,
        2
      ],
      [
        0,
        0,
        0,
        0,
        0,
        0,
        1,
        0,
        0,
        0,
        0,
        2
      ],
      [
        0,
        0,
        0,
        0,
        0,
        0,
        0,
        0,
        0,
        0,
        0,
        2
      ],
      [
        1,
        1,
        1,
        1,
        1,
        0,
        1,
        1,
        1,
        1,
        1,
        2
      ],
      [
        0,
        0,
        0,
        1,
        0,
        0,
        1,
        0,
        0,
        0,
        0,
        2
      ],
      [
        0,
        2,
        1,
        2,
        0,
        0,
        1,
        0,
        2,
        2,
        2,
        2
      ],
      [
        0,
        2,
        0,
        1,
        0,
        0,
        1,
        0,
        2,
        0,
        0,
        2
      ],
      [
        0,
        2,
        1,
        1,
        0,
        0,
        1,
        0,
        2,
        0,
        0,
        2
      ],
      [
        2,
        2,
        2,
        2,
        2,
        2,
        2,
        2,
        2,
        2,
        2,
        2
      ]
    ],
    "rule_severities": {
      "bus_definition_conflict": "error",
      "bus_entry_needed": "error",
      "bus_label_syntax": "error",
      "bus_to_bus_conflict": "error",
      "bus_to_net_conflict": "error",
      "different_unit_footprint": "error",
      "different_unit_net": "error",
      "duplicate_reference": "error",
      "duplicate_sheet_names": "error",
      "extra_units": "error",
      "global_label_dangling": "warning",
      "hier_label_mismatch": "error",
      "label_dangling": "error",
      "lib_symbol_issues": "warning",
      "multiple_net_names": "warning",
      "net_not_bus_member": "warning",
      "no_connect_connected": "warning",
      "no_connect_dangling": "warning",
      "pin_not_connected": "error",
      "pin_not_driven": "error",
      "pin_to_pin": "error",
      "power_pin_not_driven": "error",
      "similar_labels": "warning",
      "unannotated": "error",
      "unit_value_mismatch": "error",
      "unresolved_variable": "error",
      "wire_dangling": "error"
    }
  },
  "libraries": {
    "pinned_footprint_libs": [],
    "pinned_symbol_libs": []
  },
  "meta": {
    "filename": "exed.kicad_pro",
    "version": 1
  },
  "net_settings": {
    "classes": [
      {
        "bus_width": 12.0,
        "clearance": 0.2,
        "diff_pair_gap": 0.25,
        "diff_pair_via_gap": 0.25,
        "diff_pair_width": 0.2,
        "line_style": 0,
        "microvia_diameter": 0.3,
        "microvia_drill": 0.1,
        "name": "Default",
        "pcb_color": "rgba(0, 0, 0, 0.000)",
        "schematic_color": "rgba(0, 0, 0, 0.000)",
        "track_width": 0.25,
        "via_diameter": 0.8,
        "via_drill": 0.4,
        "wire_width": 6.0
      }
    ],
    "meta": {
      "version": 2
    },
    "net_colors": null
  },
  "pcbnew": {
    "last_paths": {
      "gencad": "",
      "idf": "",
      "netlist": "",
      "specctra_dsn": "",
      "step": "",
      "vrml": ""
    },
    "page_layout_descr_file": ""
  },
  "schematic": {
    "annotate_start_num": 0,
    "drawing": {
      "default_line_thickness": 6.0,
      "default_text_size": 49.0,
      "field_names": [],
      "intersheets_ref_own_page": false,
      "intersheets_ref_prefix": "",
      "intersheets_ref_short": false,
      "intersheets_ref_show": false,
      "intersheets_ref_suffix": "",
      "junction_size_choice": 3,
      "label_size_ratio": 0.25,
      "pin_symbol_size": 0.0,
      "text_offset_ratio": 0.08
    },
    "legacy_lib_dir": "",
    "legacy_lib_list": [],
    "meta": {
      "version": 1
    },
    "net_format_name": "",
    "ngspice": {
      "fix_include_paths": true,
      "fix_passive_vals": false,
      "meta": {
        "version": 0
      },
      "model_mode": 0,
      "workbook_filename": ""
    },
    "page_layout_descr_file": "",
    "plot_directory": "../../../jtgng/doc/schematics/",
    "spice_adjust_passive_values": false,
    "spice_external_command": "spice \"%I\"",
    "subpart_first_id": 65,
    "subpart_id_separator": 0
  },
  "sheets": [
    [
      "4e2a4094-0e73-4c42-8ed0-49622d45116c",
      ""
    ],
    [
      "00000000-0000-0000-0000-00006bf9f3d0",
      "video"
    ],
    [
      "34b91267-4ce7-453f-ae95-f9097a351fbd",
      "h_scroll"
    ],
    [
      "843b5835-3ba7-443b-98cc-8e60dd8901a8",
      "v_scroll"
    ],
    [
      "82821697-67f4-45ac-a7ac-fe9a2019e249",
      "scroll1"
    ],
    [
      "637ffd45-9964-4aaa-bbc1-764208947b0c",
      "scroll2"
    ],
    [
      "64b28853-03fe-40b0-a0b5-81626192ecc0",
      "object_table"
    ],
    [
      "79d13ffd-b626-4a30-aa9d-ddd799742948",
      "char"
    ],
    [
      "19e6ada2-7d18-4800-8db0-b96f4345ab70",
      "obj_lut"
    ],
    [
      "467cbc84-66f3-4c4f-ad14-91a2fa5db01c",
      "obj_counters"
    ],
    [
      "a0046b78-aa4b-4575-bc00-228b2f02bd3e",
      "sound"
    ],
    [
      "d828cc57-8149-4000-ba5d-1b74a0c6af08",
      "snd_c_latch"
    ],
    [
      "cc832e92-a394-4e04-adb5-ecf25ff3275c",
      "colmix"
    ],
    [
      "6d36b0ec-8401-4a43-b03f-6d05dbbbfcd9",
      "main"
    ],
    [
      "0eb68cad-8443-4e41-a6f0-b2487a8c0006",
      "interruption"
    ],
    [
      "61df1e9a-27d4-41fa-a2d2-cc5209d0c536",
      "v_counter"
    ],
    [
      "62e36b13-4a96-4406-90f0-153eded72cba",
      "h_counter"
    ],
    [
      "e59e7abc-dbd1-4e79-a58c-2f05c5a36c88",
      "obj_ram"
    ],
    [
      "7a2fbcae-34f5-4759-957c-79506d9a7c4b",
      "ram_rom"
    ],
    [
      "9a02f806-9f9b-4316-8130-9919e71fe46d",
      "last_u"
    ],
    [
      "801a647e-171a-42d0-8fcb-521651a3d06a",
      "logics_gates"
    ],
    [
      "20cb5816-2d88-4d4d-b3d3-f9a222ba5e22",
      "capacitors"
    ],
    [
      "15627eac-7153-4ba3-b12d-4a355f6cbd47",
      "mux_ot"
    ],
    [
      "c5a67f5f-3f2e-4d81-b443-11f61a3af7da",
      "rom_olut"
    ],
    [
      "6a611186-2c40-4461-a9da-ff435775c8bd",
      "coin_l"
    ]
  ],
  "text_variables": {}
}
