

================================================================
== Vitis HLS Report for 'tpgForeground_Pipeline_VITIS_LOOP_729_2'
================================================================
* Date:           Thu Nov 14 14:30:01 2024

* Version:        2023.1 (Build 3854077 on May  4 2023)
* Project:        prj
* Solution:       sol (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu7ev-ffvc1156-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  5.33 ns|  3.542 ns|     1.44 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+----------+-----+-------+---------+
    |  Latency (cycles) |  Latency (absolute)  |   Interval  | Pipeline|
    |   min   |   max   |    min    |    max   | min |  max  |   Type  |
    +---------+---------+-----------+----------+-----+-------+---------+
    |        2|    65538|  10.668 ns|  0.350 ms|    2|  65538|       no|
    +---------+---------+-----------+----------+-----+-------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------+---------+---------+----------+-----------+-----------+-----------+----------+
        |                    |  Latency (cycles) | Iteration|  Initiation Interval  |    Trip   |          |
        |      Loop Name     |   min   |   max   |  Latency |  achieved |   target  |   Count   | Pipelined|
        +--------------------+---------+---------+----------+-----------+-----------+-----------+----------+
        |- VITIS_LOOP_729_2  |        0|    65536|         3|          1|          1|  0 ~ 65535|       yes|
        +--------------------+---------+---------+----------+-----------+-----------+-----------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+------+--------+--------+-----+
|       Name      | BRAM_18K|  DSP |   FF   |   LUT  | URAM|
+-----------------+---------+------+--------+--------+-----+
|DSP              |        -|     -|       -|       -|    -|
|Expression       |        -|     -|       0|     553|    -|
|FIFO             |        -|     -|       -|       -|    -|
|Instance         |        -|     -|       -|       -|    -|
|Memory           |        0|     -|       8|       1|    -|
|Multiplexer      |        -|     -|       -|     210|    -|
|Register         |        -|     -|     335|       -|    -|
+-----------------+---------+------+--------+--------+-----+
|Total            |        0|     0|     343|     764|    0|
+-----------------+---------+------+--------+--------+-----+
|Available        |      624|  1728|  460800|  230400|   96|
+-----------------+---------+------+--------+--------+-----+
|Utilization (%)  |        0|     0|      ~0|      ~0|    0|
+-----------------+---------+------+--------+--------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    +------------+--------------------------------------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |   Memory   |                            Module                            | BRAM_18K| FF| LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +------------+--------------------------------------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |whiYuv_2_U  |tpgForeground_Pipeline_VITIS_LOOP_729_2_whiYuv_2_ROM_AUTO_1R  |        0|  8|   1|    0|     3|    8|     1|           24|
    +------------+--------------------------------------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |Total       |                                                              |        0|  8|   1|    0|     3|    8|     1|           24|
    +------------+--------------------------------------------------------------+---------+---+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------+----------+----+---+----+------------+------------+
    |           Variable Name          | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------------+----------+----+---+----+------------+------------+
    |add_ln1867_fu_519_p2              |         +|   0|  0|  23|          16|          16|
    |add_ln1871_fu_543_p2              |         +|   0|  0|  23|          16|          16|
    |boxBottom_fu_630_p2               |         +|   0|  0|  23|          16|          16|
    |boxRight_fu_625_p2                |         +|   0|  0|  23|          16|          16|
    |x_2_fu_445_p2                     |         +|   0|  0|  23|          16|           1|
    |sub_ln1869_fu_514_p2              |         -|   0|  0|  23|          16|          16|
    |sub_ln1873_fu_538_p2              |         -|   0|  0|  23|          16|          16|
    |and_ln1897_1_fu_673_p2            |       and|   0|  0|   2|           1|           1|
    |and_ln1897_2_fu_667_p2            |       and|   0|  0|   2|           1|           1|
    |and_ln1897_fu_679_p2              |       and|   0|  0|   2|           1|           1|
    |and_ln1902_fu_685_p2              |       and|   0|  0|   2|           1|           1|
    |ap_block_state3_pp0_stage0_iter2  |       and|   0|  0|   2|           1|           1|
    |ap_condition_225                  |       and|   0|  0|   2|           1|           1|
    |ap_condition_298                  |       and|   0|  0|   2|           1|           1|
    |ap_condition_371                  |       and|   0|  0|   2|           1|           1|
    |ap_condition_388                  |       and|   0|  0|   2|           1|           1|
    |ap_condition_423                  |       and|   0|  0|   2|           1|           1|
    |ap_condition_684                  |       and|   0|  0|   2|           1|           1|
    |icmp_ln1839_fu_456_p2             |      icmp|   0|  0|  23|          16|           1|
    |icmp_ln1844_fu_466_p2             |      icmp|   0|  0|  23|          16|          16|
    |icmp_ln1849_fu_477_p2             |      icmp|   0|  0|  23|          16|          16|
    |icmp_ln1856_fu_492_p2             |      icmp|   0|  0|  23|          16|          16|
    |icmp_ln1861_fu_503_p2             |      icmp|   0|  0|  23|          16|          16|
    |icmp_ln1887_1_fu_646_p2           |      icmp|   0|  0|  23|          16|          16|
    |icmp_ln1887_fu_635_p2             |      icmp|   0|  0|  23|          16|          16|
    |icmp_ln1892_1_fu_662_p2           |      icmp|   0|  0|  23|          16|          16|
    |icmp_ln1892_fu_651_p2             |      icmp|   0|  0|  23|          16|          16|
    |icmp_ln1918_fu_572_p2             |      icmp|   0|  0|  23|          16|          16|
    |icmp_ln729_fu_440_p2              |      icmp|   0|  0|  23|          16|          16|
    |ap_block_pp0_stage0_01001         |        or|   0|  0|   2|           1|           1|
    |or_ln1839_fu_451_p2               |        or|   0|  0|  16|          16|          16|
    |or_ln1918_fu_577_p2               |        or|   0|  0|   2|           1|           1|
    |boxHCoord                         |    select|   0|  0|  16|           1|          16|
    |boxVCoord                         |    select|   0|  0|  16|           1|          16|
    |empty_fu_735_p3                   |    select|   0|  0|   8|           1|           8|
    |pixOut_13_fu_700_p3               |    select|   0|  0|   8|           1|           1|
    |pixOut_14_fu_707_p3               |    select|   0|  0|   8|           1|           1|
    |pixOut_15_fu_714_p3               |    select|   0|  0|   8|           1|           8|
    |pixOut_16_fu_721_p3               |    select|   0|  0|   8|           1|           8|
    |pixOut_8_fu_689_p3                |    select|   0|  0|   8|           1|           8|
    |select_ln1930_fu_582_p3           |    select|   0|  0|   3|           1|           3|
    |select_ln1946_fu_728_p3           |    select|   0|  0|   8|           1|           1|
    |ap_enable_pp0                     |       xor|   0|  0|   2|           1|           2|
    |xor_ln1887_fu_640_p2              |       xor|   0|  0|   2|           1|           2|
    |xor_ln1892_fu_656_p2              |       xor|   0|  0|   2|           1|           2|
    +----------------------------------+----------+----+---+----+------------+------------+
    |Total                             |          |   0|  0| 553|         330|         363|
    +----------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-----------------------------------------+----+-----------+-----+-----------+
    |                   Name                  | LUT| Input Size| Bits| Total Bits|
    +-----------------------------------------+----+-----------+-----+-----------+
    |ap_done_int                              |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1                  |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter2                  |   9|          2|    1|          2|
    |ap_phi_mux_empty_66_phi_fu_322_p8        |  14|          3|    1|          3|
    |ap_phi_mux_empty_67_phi_fu_305_p8        |  14|          3|    1|          3|
    |ap_phi_mux_pix_3_phi_fu_368_p12          |   9|          2|    8|         16|
    |ap_phi_mux_pix_4_phi_fu_350_p12          |   9|          2|    8|         16|
    |ap_phi_mux_pix_phi_fu_388_p12            |   9|          2|    8|         16|
    |ap_phi_reg_pp0_iter2_phi_ln1930_reg_336  |  14|          3|    2|          6|
    |ap_phi_reg_pp0_iter2_pix_3_reg_364       |   9|          2|    8|         16|
    |ap_phi_reg_pp0_iter2_pix_4_reg_347       |   9|          2|    8|         16|
    |ap_phi_reg_pp0_iter2_pix_reg_384         |   9|          2|    8|         16|
    |ap_phi_reg_pp0_iter3_pix_3_reg_364       |  14|          3|    8|         24|
    |ap_phi_reg_pp0_iter3_pix_4_reg_347       |  14|          3|    8|         24|
    |ap_phi_reg_pp0_iter3_pix_reg_384         |  14|          3|    8|         24|
    |bckgndYUV_blk_n                          |   9|          2|    1|          2|
    |boxLeft_fu_140                           |   9|          2|   16|         32|
    |boxTop_fu_136                            |   9|          2|   16|         32|
    |ovrlayYUV_blk_n                          |   9|          2|    1|          2|
    |x_fu_132                                 |   9|          2|   16|         32|
    +-----------------------------------------+----+-----------+-----+-----------+
    |Total                                    | 210|         46|  129|        286|
    +-----------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +-----------------------------------------+----+----+-----+-----------+
    |                   Name                  | FF | LUT| Bits| Const Bits|
    +-----------------------------------------+----+----+-----+-----------+
    |and10_i_read_reg_837                     |   1|   0|    1|          0|
    |and26_i_read_reg_849                     |   1|   0|    1|          0|
    |and4_i_read_reg_854                      |   1|   0|    1|          0|
    |ap_CS_fsm                                |   1|   0|    1|          0|
    |ap_done_reg                              |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1                  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2                  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3                  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter2_reg         |   1|   0|    1|          0|
    |ap_phi_reg_pp0_iter1_phi_ln1930_reg_336  |   2|   0|    2|          0|
    |ap_phi_reg_pp0_iter1_pix_3_reg_364       |   8|   0|    8|          0|
    |ap_phi_reg_pp0_iter1_pix_4_reg_347       |   8|   0|    8|          0|
    |ap_phi_reg_pp0_iter1_pix_reg_384         |   8|   0|    8|          0|
    |ap_phi_reg_pp0_iter2_phi_ln1930_reg_336  |   2|   0|    2|          0|
    |ap_phi_reg_pp0_iter2_pix_3_reg_364       |   8|   0|    8|          0|
    |ap_phi_reg_pp0_iter2_pix_4_reg_347       |   8|   0|    8|          0|
    |ap_phi_reg_pp0_iter2_pix_reg_384         |   8|   0|    8|          0|
    |ap_phi_reg_pp0_iter3_pix_3_reg_364       |   8|   0|    8|          0|
    |ap_phi_reg_pp0_iter3_pix_4_reg_347       |   8|   0|    8|          0|
    |ap_phi_reg_pp0_iter3_pix_reg_384         |   8|   0|    8|          0|
    |boxColorG_1_read_reg_800                 |   8|   0|    8|          0|
    |boxLeft_fu_140                           |  16|   0|   16|          0|
    |boxLeft_load_reg_906                     |  16|   0|   16|          0|
    |boxSize_1_read_reg_827                   |  16|   0|   16|          0|
    |boxTop_fu_136                            |  16|   0|   16|          0|
    |boxTop_load_reg_901                      |  16|   0|   16|          0|
    |cmp101_i_read_reg_805                    |   1|   0|    1|          0|
    |color_read_reg_786                       |   8|   0|    8|          0|
    |crossHairX_1_read_reg_795                |  16|   0|   16|          0|
    |hDir                                     |   1|   0|    1|          0|
    |hMax_read_reg_810                        |  16|   0|   16|          0|
    |icmp_ln729_reg_916                       |   1|   0|    1|          0|
    |icmp_ln729_reg_916_pp0_iter2_reg         |   1|   0|    1|          0|
    |loopWidth_read_reg_876                   |  16|   0|   16|          0|
    |or_ln1918_reg_948                        |   1|   0|    1|          0|
    |or_ln1918_reg_948_pp0_iter2_reg          |   1|   0|    1|          0|
    |ovrlayId_load_read_reg_833               |   8|   0|    8|          0|
    |pixOut_7_read_reg_859                    |   8|   0|    8|          0|
    |pixOut_9_read_reg_870                    |   8|   0|    8|          0|
    |pixOut_read_reg_864                      |   8|   0|    8|          0|
    |tobool_read_reg_842                      |   1|   0|    1|          0|
    |trunc_ln729_reg_911                      |   1|   0|    1|          0|
    |vDir                                     |   1|   0|    1|          0|
    |vMax_read_reg_815                        |  16|   0|   16|          0|
    |x_1_reg_895                              |  16|   0|   16|          0|
    |x_fu_132                                 |  16|   0|   16|          0|
    |zext_ln1869_1_cast_reg_881               |   9|   0|   16|          7|
    |zext_ln1869_cast_reg_887                 |   8|   0|   16|          8|
    +-----------------------------------------+----+----+-----+-----------+
    |Total                                    | 335|   0|  350|         15|
    +-----------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------------------+-----+-----+------------+-----------------------------------------+--------------+
|          RTL Ports         | Dir | Bits|  Protocol  |              Source Object              |    C Type    |
+----------------------------+-----+-----+------------+-----------------------------------------+--------------+
|ap_clk                      |   in|    1|  ap_ctrl_hs|  tpgForeground_Pipeline_VITIS_LOOP_729_2|  return value|
|ap_rst                      |   in|    1|  ap_ctrl_hs|  tpgForeground_Pipeline_VITIS_LOOP_729_2|  return value|
|ap_start                    |   in|    1|  ap_ctrl_hs|  tpgForeground_Pipeline_VITIS_LOOP_729_2|  return value|
|ap_done                     |  out|    1|  ap_ctrl_hs|  tpgForeground_Pipeline_VITIS_LOOP_729_2|  return value|
|ap_idle                     |  out|    1|  ap_ctrl_hs|  tpgForeground_Pipeline_VITIS_LOOP_729_2|  return value|
|ap_ready                    |  out|    1|  ap_ctrl_hs|  tpgForeground_Pipeline_VITIS_LOOP_729_2|  return value|
|bckgndYUV_dout              |   in|   24|     ap_fifo|                                bckgndYUV|       pointer|
|bckgndYUV_num_data_valid    |   in|    5|     ap_fifo|                                bckgndYUV|       pointer|
|bckgndYUV_fifo_cap          |   in|    5|     ap_fifo|                                bckgndYUV|       pointer|
|bckgndYUV_empty_n           |   in|    1|     ap_fifo|                                bckgndYUV|       pointer|
|bckgndYUV_read              |  out|    1|     ap_fifo|                                bckgndYUV|       pointer|
|ovrlayYUV_din               |  out|   24|     ap_fifo|                                ovrlayYUV|       pointer|
|ovrlayYUV_num_data_valid    |   in|    5|     ap_fifo|                                ovrlayYUV|       pointer|
|ovrlayYUV_fifo_cap          |   in|    5|     ap_fifo|                                ovrlayYUV|       pointer|
|ovrlayYUV_full_n            |   in|    1|     ap_fifo|                                ovrlayYUV|       pointer|
|ovrlayYUV_write             |  out|    1|     ap_fifo|                                ovrlayYUV|       pointer|
|boxHCoord_loc_0             |   in|   16|     ap_none|                          boxHCoord_loc_0|        scalar|
|boxVCoord_loc_0             |   in|   16|     ap_none|                          boxVCoord_loc_0|        scalar|
|loopWidth                   |   in|   16|   ap_stable|                                loopWidth|        scalar|
|pixOut_9                    |   in|    8|   ap_stable|                                 pixOut_9|        scalar|
|pixOut                      |   in|    8|   ap_stable|                                   pixOut|        scalar|
|pixOut_7                    |   in|    8|   ap_stable|                                 pixOut_7|        scalar|
|and4_i                      |   in|    1|   ap_stable|                                   and4_i|        scalar|
|and26_i                     |   in|    1|   ap_stable|                                  and26_i|        scalar|
|tobool                      |   in|    1|   ap_stable|                                   tobool|        scalar|
|and10_i                     |   in|    1|   ap_stable|                                  and10_i|        scalar|
|ovrlayId_load               |   in|    8|   ap_stable|                            ovrlayId_load|        scalar|
|boxSize_1                   |   in|   16|   ap_stable|                                boxSize_1|        scalar|
|y                           |   in|   16|     ap_none|                                        y|        scalar|
|zext_ln1869                 |   in|    8|   ap_stable|                              zext_ln1869|        scalar|
|vMax                        |   in|   16|   ap_stable|                                     vMax|        scalar|
|hMax                        |   in|   16|   ap_stable|                                     hMax|        scalar|
|zext_ln1869_1               |   in|    9|   ap_stable|                            zext_ln1869_1|        scalar|
|cmp101_i                    |   in|    1|   ap_stable|                                 cmp101_i|        scalar|
|boxColorG_1                 |   in|    8|   ap_stable|                              boxColorG_1|        scalar|
|crossHairX_1                |   in|   16|   ap_stable|                             crossHairX_1|        scalar|
|cmp2_i                      |   in|    1|     ap_none|                                   cmp2_i|        scalar|
|color                       |   in|    8|   ap_stable|                                    color|        scalar|
|boxHCoord_loc_1_out         |  out|   16|      ap_vld|                      boxHCoord_loc_1_out|       pointer|
|boxHCoord_loc_1_out_ap_vld  |  out|    1|      ap_vld|                      boxHCoord_loc_1_out|       pointer|
|boxVCoord_loc_1_out         |  out|   16|      ap_vld|                      boxVCoord_loc_1_out|       pointer|
|boxVCoord_loc_1_out_ap_vld  |  out|    1|      ap_vld|                      boxVCoord_loc_1_out|       pointer|
|boxHCoord                   |  out|   16|      ap_vld|                                boxHCoord|       pointer|
|boxHCoord_ap_vld            |  out|    1|      ap_vld|                                boxHCoord|       pointer|
|boxVCoord                   |  out|   16|      ap_vld|                                boxVCoord|       pointer|
|boxVCoord_ap_vld            |  out|    1|      ap_vld|                                boxVCoord|       pointer|
+----------------------------+-----+-----+------------+-----------------------------------------+--------------+

