
==============================================================================
XRT Build Version: 2.15.225 (2023.1)
       Build Date: 2023-05-03 10:13:38
          Hash ID: adf27adb3cfadc6e4c41d6db814159f1329b24f3
==============================================================================
xclbin Information
------------------
   Generated by:           v++ (2022.2) on 2022-10-13-17:52:11
   Version:                2.15.225
   Kernels:                kernel_wrapper
   Signature:              
   Content:                Bitstream
   UUID (xclbin):          760dce74-171f-230a-0290-a2871d4e069c
   UUID (IINTF):           b7ac1abe1e3e1cb686d5a81232452676
   Sections:               BITSTREAM, MEM_TOPOLOGY, IP_LAYOUT, CONNECTIVITY, 
                           CLOCK_FREQ_TOPOLOGY, BUILD_METADATA, 
                           EMBEDDED_METADATA, SYSTEM_METADATA, 
                           PARTITION_METADATA, GROUP_CONNECTIVITY, GROUP_TOPOLOGY
==============================================================================
Hardware Platform (Shell) Information
-------------------------------------
   Vendor:                 xilinx
   Board:                  u55c
   Name:                   gen3x16_xdma_3
   Version:                202210.1
   Generated Version:      Vivado 2022.1 (SW Build: 3513633)
   Created:
               Fri Apr  1 11:16:28 2022   FPGA Device:            xcu55c
   Board Vendor:           xilinx.com
   Board Name:             xilinx.com:au55c:1.0
   Board Part:             xilinx.com:au55c:part0:1.0
   Platform VBNV:          xilinx_u55c_gen3x16_xdma_3_202210_1
   Static UUID:            b7ac1abe-1e3e-1cb6-86d5-a81232452676
   Feature ROM TimeStamp:  0

Scalable Clocks
---------------
   Name:      hbm_aclk
   Index:     0
   Type:      SYSTEM
   Frequency: 450 MHz

   Name:      KERNEL_CLK
   Index:     1
   Type:      KERNEL
   Frequency: 500 MHz

   Name:      DATA_CLK
   Index:     2
   Type:      DATA
   Frequency: 181 MHz

System Clocks
------
   Name:           ulp_ucs_aclk_kernel_00 
   Type:           SCALABLE 
   Default Freq:   300 MHz
   Requested Freq: 300 MHz
   Achieved Freq:  181.6 MHz

   Name:           ulp_ucs_aclk_kernel_01 
   Type:           SCALABLE 
   Default Freq:   500 MHz
   Requested Freq: 500 MHz
   Achieved Freq:  500 MHz

   Name:           _bd_top_blp_s_aclk_freerun_ref_00 
   Type:           FIXED 
   Default Freq:   100 MHz

Memory Configuration
--------------------
   Name:         HBM[0]
   Index:        0
   Type:         MEM_HBM
   Base Address: 0x0
   Address Size: 0x20000000
   Bank Used:    Yes

   Name:         HBM[1]
   Index:        1
   Type:         MEM_DRAM
   Base Address: 0x20000000
   Address Size: 0x20000000
   Bank Used:    Yes

   Name:         HBM[2]
   Index:        2
   Type:         MEM_DRAM
   Base Address: 0x40000000
   Address Size: 0x20000000
   Bank Used:    Yes

   Name:         HBM[3]
   Index:        3
   Type:         MEM_DRAM
   Base Address: 0x60000000
   Address Size: 0x20000000
   Bank Used:    Yes

   Name:         HBM[4]
   Index:        4
   Type:         MEM_DRAM
   Base Address: 0x80000000
   Address Size: 0x20000000
   Bank Used:    Yes

   Name:         HBM[5]
   Index:        5
   Type:         MEM_DRAM
   Base Address: 0xa0000000
   Address Size: 0x20000000
   Bank Used:    Yes

   Name:         HBM[6]
   Index:        6
   Type:         MEM_DRAM
   Base Address: 0xc0000000
   Address Size: 0x20000000
   Bank Used:    Yes

   Name:         HBM[7]
   Index:        7
   Type:         MEM_DRAM
   Base Address: 0xe0000000
   Address Size: 0x20000000
   Bank Used:    Yes

   Name:         HBM[8]
   Index:        8
   Type:         MEM_DRAM
   Base Address: 0x100000000
   Address Size: 0x20000000
   Bank Used:    Yes

   Name:         HBM[9]
   Index:        9
   Type:         MEM_DRAM
   Base Address: 0x120000000
   Address Size: 0x20000000
   Bank Used:    Yes

   Name:         HBM[10]
   Index:        10
   Type:         MEM_DRAM
   Base Address: 0x140000000
   Address Size: 0x20000000
   Bank Used:    Yes

   Name:         HBM[11]
   Index:        11
   Type:         MEM_DRAM
   Base Address: 0x160000000
   Address Size: 0x20000000
   Bank Used:    Yes

   Name:         HBM[12]
   Index:        12
   Type:         MEM_DRAM
   Base Address: 0x180000000
   Address Size: 0x20000000
   Bank Used:    Yes

   Name:         HBM[13]
   Index:        13
   Type:         MEM_DRAM
   Base Address: 0x1a0000000
   Address Size: 0x20000000
   Bank Used:    Yes

   Name:         HBM[14]
   Index:        14
   Type:         MEM_DRAM
   Base Address: 0x1c0000000
   Address Size: 0x20000000
   Bank Used:    Yes

   Name:         HBM[15]
   Index:        15
   Type:         MEM_DRAM
   Base Address: 0x1e0000000
   Address Size: 0x20000000
   Bank Used:    Yes

   Name:         HBM[16]
   Index:        16
   Type:         MEM_DRAM
   Base Address: 0x200000000
   Address Size: 0x20000000
   Bank Used:    Yes

   Name:         HBM[17]
   Index:        17
   Type:         MEM_DRAM
   Base Address: 0x220000000
   Address Size: 0x20000000
   Bank Used:    Yes

   Name:         HBM[18]
   Index:        18
   Type:         MEM_DRAM
   Base Address: 0x240000000
   Address Size: 0x20000000
   Bank Used:    Yes

   Name:         HBM[19]
   Index:        19
   Type:         MEM_DRAM
   Base Address: 0x260000000
   Address Size: 0x20000000
   Bank Used:    Yes

   Name:         HBM[20]
   Index:        20
   Type:         MEM_DRAM
   Base Address: 0x280000000
   Address Size: 0x20000000
   Bank Used:    Yes

   Name:         HBM[21]
   Index:        21
   Type:         MEM_DRAM
   Base Address: 0x2a0000000
   Address Size: 0x20000000
   Bank Used:    Yes

   Name:         HBM[22]
   Index:        22
   Type:         MEM_DRAM
   Base Address: 0x2c0000000
   Address Size: 0x20000000
   Bank Used:    Yes

   Name:         HBM[23]
   Index:        23
   Type:         MEM_DRAM
   Base Address: 0x2e0000000
   Address Size: 0x20000000
   Bank Used:    Yes

   Name:         HBM[24]
   Index:        24
   Type:         MEM_DRAM
   Base Address: 0x300000000
   Address Size: 0x20000000
   Bank Used:    Yes

   Name:         HBM[25]
   Index:        25
   Type:         MEM_DRAM
   Base Address: 0x320000000
   Address Size: 0x20000000
   Bank Used:    Yes

   Name:         HBM[26]
   Index:        26
   Type:         MEM_DRAM
   Base Address: 0x340000000
   Address Size: 0x20000000
   Bank Used:    Yes

   Name:         HBM[27]
   Index:        27
   Type:         MEM_DRAM
   Base Address: 0x360000000
   Address Size: 0x20000000
   Bank Used:    Yes

   Name:         HBM[28]
   Index:        28
   Type:         MEM_DRAM
   Base Address: 0x380000000
   Address Size: 0x20000000
   Bank Used:    Yes

   Name:         HBM[29]
   Index:        29
   Type:         MEM_DRAM
   Base Address: 0x3a0000000
   Address Size: 0x20000000
   Bank Used:    Yes

   Name:         HBM[30]
   Index:        30
   Type:         MEM_DRAM
   Base Address: 0x3c0000000
   Address Size: 0x20000000
   Bank Used:    Yes

   Name:         HBM[31]
   Index:        31
   Type:         MEM_DRAM
   Base Address: 0x3e0000000
   Address Size: 0x20000000
   Bank Used:    Yes

   Name:         PLRAM[0]
   Index:        32
   Type:         MEM_DRAM
   Base Address: 0x0
   Address Size: 0x0
   Bank Used:    No

   Name:         PLRAM[1]
   Index:        33
   Type:         MEM_DRAM
   Base Address: 0x0
   Address Size: 0x0
   Bank Used:    No

   Name:         PLRAM[2]
   Index:        34
   Type:         MEM_DRAM
   Base Address: 0x0
   Address Size: 0x0
   Bank Used:    No

   Name:         PLRAM[3]
   Index:        35
   Type:         MEM_DRAM
   Base Address: 0x0
   Address Size: 0x0
   Bank Used:    No

   Name:         PLRAM[4]
   Index:        36
   Type:         MEM_DRAM
   Base Address: 0x0
   Address Size: 0x0
   Bank Used:    No

   Name:         PLRAM[5]
   Index:        37
   Type:         MEM_DRAM
   Base Address: 0x0
   Address Size: 0x0
   Bank Used:    No

   Name:         HOST[0]
   Index:        38
   Type:         MEM_DRAM
   Base Address: 0x0
   Address Size: 0x0
   Bank Used:    No
==============================================================================
Kernel: kernel_wrapper

Definition
----------
   Signature: kernel_wrapper (void* in, void* out)

Ports
-----
   Port:          M_AXI_GMEM0
   Mode:          master
   Range (bytes): 0xFFFFFFFF
   Data Width:    512 bits
   Port Type:     addressable

   Port:          M_AXI_GMEM1
   Mode:          master
   Range (bytes): 0xFFFFFFFF
   Data Width:    32 bits
   Port Type:     addressable

   Port:          S_AXI_CONTROL
   Mode:          slave
   Range (bytes): 0x28
   Data Width:    32 bits
   Port Type:     addressable

--------------------------
Instance:        kernel_wrapper_1
   Base Address: 0x800000

   Argument:          in
   Register Offset:   0x10
   Port:              M_AXI_GMEM0
   Memory:            HBM[0] (MEM_HBM)
   Memory:            HBM[1] (MEM_DRAM)
   Memory:            HBM[2] (MEM_DRAM)
   Memory:            HBM[3] (MEM_DRAM)

   Argument:          out
   Register Offset:   0x1C
   Port:              M_AXI_GMEM1
   Memory:            HBM[4] (MEM_DRAM)
   Memory:            HBM[5] (MEM_DRAM)
   Memory:            HBM[6] (MEM_DRAM)
   Memory:            HBM[7] (MEM_DRAM)

--------------------------
Instance:        kernel_wrapper_2
   Base Address: 0x810000

   Argument:          in
   Register Offset:   0x10
   Port:              M_AXI_GMEM0
   Memory:            HBM[8] (MEM_DRAM)
   Memory:            HBM[9] (MEM_DRAM)
   Memory:            HBM[10] (MEM_DRAM)
   Memory:            HBM[11] (MEM_DRAM)

   Argument:          out
   Register Offset:   0x1C
   Port:              M_AXI_GMEM1
   Memory:            HBM[12] (MEM_DRAM)
   Memory:            HBM[13] (MEM_DRAM)
   Memory:            HBM[14] (MEM_DRAM)
   Memory:            HBM[15] (MEM_DRAM)

--------------------------
Instance:        kernel_wrapper_3
   Base Address: 0x820000

   Argument:          in
   Register Offset:   0x10
   Port:              M_AXI_GMEM0
   Memory:            HBM[16] (MEM_DRAM)
   Memory:            HBM[17] (MEM_DRAM)
   Memory:            HBM[18] (MEM_DRAM)
   Memory:            HBM[19] (MEM_DRAM)

   Argument:          out
   Register Offset:   0x1C
   Port:              M_AXI_GMEM1
   Memory:            HBM[20] (MEM_DRAM)
   Memory:            HBM[21] (MEM_DRAM)
   Memory:            HBM[22] (MEM_DRAM)
   Memory:            HBM[23] (MEM_DRAM)

--------------------------
Instance:        kernel_wrapper_4
   Base Address: 0x830000

   Argument:          in
   Register Offset:   0x10
   Port:              M_AXI_GMEM0
   Memory:            HBM[24] (MEM_DRAM)
   Memory:            HBM[25] (MEM_DRAM)
   Memory:            HBM[26] (MEM_DRAM)
   Memory:            HBM[27] (MEM_DRAM)

   Argument:          out
   Register Offset:   0x1C
   Port:              M_AXI_GMEM1
   Memory:            HBM[28] (MEM_DRAM)
   Memory:            HBM[29] (MEM_DRAM)
   Memory:            HBM[30] (MEM_DRAM)
   Memory:            HBM[31] (MEM_DRAM)
==============================================================================
Generated By
------------
   Command:       v++
   Version:       2022.2 - 2022-10-13-17:52:11 (SW BUILD: 3671529)
   Command Line:  v++ --advanced.prop kernel.kernel_wrapper.kernel_flags=-std=c++11 --config accelerator_card.cfg --connectivity.nk kernel_wrapper:4 --connectivity.sp kernel_wrapper_1.in:HBM[0:3] --connectivity.sp kernel_wrapper_1.out:HBM[4:7] --connectivity.sp kernel_wrapper_2.in:HBM[8:11] --connectivity.sp kernel_wrapper_2.out:HBM[12:15] --connectivity.sp kernel_wrapper_3.in:HBM[16:19] --connectivity.sp kernel_wrapper_3.out:HBM[20:23] --connectivity.sp kernel_wrapper_4.in:HBM[24:27] --connectivity.sp kernel_wrapper_4.out:HBM[28:31] --hls.clock 200000000:kernel_wrapper --hls.pre_tcl ./hls_config.tcl --input_files build_hw_rel/myproject_kernel.xo --kernel kernel_wrapper --link --log_dir ./build_hw_rel/xclbin --messageDb ./build_hw_rel/kernel_wrapper.mdb --optimize 0 --output build_hw_rel/kernel_wrapper.xclbin --platform xilinx_u55c_gen3x16_xdma_3_202210_1 --report_level 0 --save-temps --target hw --temp_dir ./build_hw_rel/xclbin 
   Options:       --advanced.prop kernel.kernel_wrapper.kernel_flags=-std=c++11
                  --config accelerator_card.cfg
                  --connectivity.nk kernel_wrapper:4
                  --connectivity.sp kernel_wrapper_1.in:HBM[0:3]
                  --connectivity.sp kernel_wrapper_1.out:HBM[4:7]
                  --connectivity.sp kernel_wrapper_2.in:HBM[8:11]
                  --connectivity.sp kernel_wrapper_2.out:HBM[12:15]
                  --connectivity.sp kernel_wrapper_3.in:HBM[16:19]
                  --connectivity.sp kernel_wrapper_3.out:HBM[20:23]
                  --connectivity.sp kernel_wrapper_4.in:HBM[24:27]
                  --connectivity.sp kernel_wrapper_4.out:HBM[28:31]
                  --hls.clock 200000000:kernel_wrapper
                  --hls.pre_tcl ./hls_config.tcl
                  --input_files build_hw_rel/myproject_kernel.xo
                  --kernel kernel_wrapper
                  --link
                  --log_dir ./build_hw_rel/xclbin
                  --messageDb ./build_hw_rel/kernel_wrapper.mdb
                  --optimize 0
                  --output build_hw_rel/kernel_wrapper.xclbin
                  --platform xilinx_u55c_gen3x16_xdma_3_202210_1
                  --report_level 0
                  --save-temps
                  --target hw
                  --temp_dir ./build_hw_rel/xclbin 
==============================================================================
User Added Key Value Pairs
--------------------------
   <empty>
==============================================================================
