{
  "language": "SystemVerilog",
  "category": "domain",
  "extensions": [
    ".sv",
    ".svh"
  ],
  "simple": {
    "filename": "simple.sv",
    "total": 14,
    "code": 12,
    "comments": 0,
    "blank": 2
  },
  "complex": {
    "filename": "complex.sv",
    "total": 51,
    "code": 43,
    "comments": 0,
    "blank": 8
  },
  "edge_cases": {
    "filename": "edge_cases.sv",
    "total": 22,
    "code": 14,
    "comments": 0,
    "blank": 8
  }
}