// Seed: 1878768791
module module_0 (
    input tri id_0,
    output wire id_1,
    output supply0 id_2,
    output tri id_3,
    input wor id_4,
    input supply1 id_5
    , id_7, id_8, id_9
);
  assign id_7 = 1 < ~1'd0;
endmodule
module module_1 (
    output tri1 id_0
    , id_10,
    output uwire id_1,
    input wand id_2,
    output wire id_3,
    output tri0 id_4,
    input uwire id_5,
    input uwire id_6,
    input supply0 id_7,
    input supply1 id_8
);
  wire id_11;
  xor (id_1, id_11, id_5, id_2, id_8, id_7, id_10, id_6);
  module_0(
      id_2, id_4, id_1, id_1, id_6, id_5
  );
endmodule
