Analysis & Synthesis report for Trabalho_Final
Sun Feb 04 11:18:36 2024
Quartus II 64-Bit Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Registers Removed During Synthesis
 10. General Register Statistics
 11. Registers Packed Into Inferred Megafunctions
 12. Multiplexer Restructuring Statistics (Restructuring Performed)
 13. Source assignments for ROM:inst14|altsyncram:Mux0_rtl_0|altsyncram_qu01:auto_generated
 14. Parameter Settings for Inferred Entity Instance: ROM:inst14|altsyncram:Mux0_rtl_0
 15. altsyncram Parameter Settings by Entity Instance
 16. Elapsed Time Per Partition
 17. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+--------------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                         ;
+------------------------------------+-------------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Sun Feb 04 11:18:36 2024           ;
; Quartus II 64-Bit Version          ; 13.0.1 Build 232 06/12/2013 SP 1 SJ Web Edition ;
; Revision Name                      ; Trabalho_Final                                  ;
; Top-level Entity Name              ; Trabalho_Final                                  ;
; Family                             ; Cyclone III                                     ;
; Total logic elements               ; 136                                             ;
;     Total combinational functions  ; 131                                             ;
;     Dedicated logic registers      ; 67                                              ;
; Total registers                    ; 67                                              ;
; Total pins                         ; 36                                              ;
; Total virtual pins                 ; 0                                               ;
; Total memory bits                  ; 2,048                                           ;
; Embedded Multiplier 9-bit elements ; 0                                               ;
; Total PLLs                         ; 0                                               ;
+------------------------------------+-------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                        ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                     ; Setting            ; Default Value      ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                     ; EP3C16F484C6       ;                    ;
; Top-level entity name                                                      ; Trabalho_Final     ; Trabalho_Final     ;
; Family name                                                                ; Cyclone III        ; Cyclone IV GX      ;
; Use smart compilation                                                      ; Off                ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                                ; Off                ; Off                ;
; Restructure Multiplexers                                                   ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                                        ; Off                ; Off                ;
; Preserve fewer node names                                                  ; On                 ; On                 ;
; Disable OpenCore Plus hardware evaluation                                  ; Off                ; Off                ;
; Verilog Version                                                            ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                               ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                   ; Auto               ; Auto               ;
; Safe State Machine                                                         ; Off                ; Off                ;
; Extract Verilog State Machines                                             ; On                 ; On                 ;
; Extract VHDL State Machines                                                ; On                 ; On                 ;
; Ignore Verilog initial constructs                                          ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                 ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                             ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                    ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                  ; On                 ; On                 ;
; Parallel Synthesis                                                         ; On                 ; On                 ;
; DSP Block Balancing                                                        ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                         ; On                 ; On                 ;
; Power-Up Don't Care                                                        ; On                 ; On                 ;
; Remove Redundant Logic Cells                                               ; Off                ; Off                ;
; Remove Duplicate Registers                                                 ; On                 ; On                 ;
; Ignore CARRY Buffers                                                       ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                     ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                      ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                  ; Off                ; Off                ;
; Ignore LCELL Buffers                                                       ; Off                ; Off                ;
; Ignore SOFT Buffers                                                        ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                             ; Off                ; Off                ;
; Optimization Technique                                                     ; Balanced           ; Balanced           ;
; Carry Chain Length                                                         ; 70                 ; 70                 ;
; Auto Carry Chains                                                          ; On                 ; On                 ;
; Auto Open-Drain Pins                                                       ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                      ; Off                ; Off                ;
; Auto ROM Replacement                                                       ; On                 ; On                 ;
; Auto RAM Replacement                                                       ; On                 ; On                 ;
; Auto DSP Block Replacement                                                 ; On                 ; On                 ;
; Auto Shift Register Replacement                                            ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                            ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                              ; On                 ; On                 ;
; Strict RAM Replacement                                                     ; Off                ; Off                ;
; Allow Synchronous Control Signals                                          ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                     ; Off                ; Off                ;
; Auto RAM Block Balancing                                                   ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                      ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                              ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                        ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                          ; Off                ; Off                ;
; Timing-Driven Synthesis                                                    ; On                 ; On                 ;
; Report Parameter Settings                                                  ; On                 ; On                 ;
; Report Source Assignments                                                  ; On                 ; On                 ;
; Report Connectivity Checks                                                 ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                         ; Off                ; Off                ;
; Synchronization Register Chain Length                                      ; 2                  ; 2                  ;
; PowerPlay Power Optimization                                               ; Normal compilation ; Normal compilation ;
; HDL message level                                                          ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                            ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                   ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                         ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                  ; 100                ; 100                ;
; Clock MUX Protection                                                       ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                ; Off                ; Off                ;
; Block Design Naming                                                        ; Auto               ; Auto               ;
; SDC constraint protection                                                  ; Off                ; Off                ;
; Synthesis Effort                                                           ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal               ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                       ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                         ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                     ; On                 ; On                 ;
; Synthesis Seed                                                             ; 1                  ; 1                  ;
+----------------------------------------------------------------------------+--------------------+--------------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 8      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                                              ;
+----------------------------------+-----------------+------------------------------------------+-----------------------------------------------------------------------------------------------------------+---------+
; File Name with User-Entered Path ; Used in Netlist ; File Type                                ; File Name with Absolute Path                                                                              ; Library ;
+----------------------------------+-----------------+------------------------------------------+-----------------------------------------------------------------------------------------------------------+---------+
; ROM_Neander.vhd                  ; yes             ; User VHDL File                           ; C:/Users/jooca/OneDrive/Documentos/UFRGS/Circuitos Digitais/Trabalho_Final/ROM_Neander.vhd                ;         ;
; Trabalho_Final.bdf               ; yes             ; User Block Diagram/Schematic File        ; C:/Users/jooca/OneDrive/Documentos/UFRGS/Circuitos Digitais/Trabalho_Final/Trabalho_Final.bdf             ;         ;
; Run_Debug.bdf                    ; yes             ; User Block Diagram/Schematic File        ; C:/Users/jooca/OneDrive/Documentos/UFRGS/Circuitos Digitais/Trabalho_Final/Run_Debug.bdf                  ;         ;
; Celula_Registrador.bdf           ; yes             ; User Block Diagram/Schematic File        ; C:/Users/jooca/OneDrive/Documentos/UFRGS/Circuitos Digitais/Trabalho_Final/Celula_Registrador.bdf         ;         ;
; Registrador_8b.bdf               ; yes             ; User Block Diagram/Schematic File        ; C:/Users/jooca/OneDrive/Documentos/UFRGS/Circuitos Digitais/Trabalho_Final/Registrador_8b.bdf             ;         ;
; Registrador_NZ_2b.bdf            ; yes             ; User Block Diagram/Schematic File        ; C:/Users/jooca/OneDrive/Documentos/UFRGS/Circuitos Digitais/Trabalho_Final/Registrador_NZ_2b.bdf          ;         ;
; CODIFICADOR_ULA.bdf              ; yes             ; User Block Diagram/Schematic File        ; C:/Users/jooca/OneDrive/Documentos/UFRGS/Circuitos Digitais/Trabalho_Final/CODIFICADOR_ULA.bdf            ;         ;
; MUX8bits_2p1.bdf                 ; yes             ; User Block Diagram/Schematic File        ; C:/Users/jooca/OneDrive/Documentos/UFRGS/Circuitos Digitais/Trabalho_Final/MUX8bits_2p1.bdf               ;         ;
; SOMADOR.bdf                      ; yes             ; User Block Diagram/Schematic File        ; C:/Users/jooca/OneDrive/Documentos/UFRGS/Circuitos Digitais/Trabalho_Final/SOMADOR.bdf                    ;         ;
; MUX_ULA.bdf                      ; yes             ; User Block Diagram/Schematic File        ; C:/Users/jooca/OneDrive/Documentos/UFRGS/Circuitos Digitais/Trabalho_Final/MUX_ULA.bdf                    ;         ;
; ULA.bdf                          ; yes             ; User Block Diagram/Schematic File        ; C:/Users/jooca/OneDrive/Documentos/UFRGS/Circuitos Digitais/Trabalho_Final/ULA.bdf                        ;         ;
; DECOD_PC.bdf                     ; yes             ; User Block Diagram/Schematic File        ; C:/Users/jooca/OneDrive/Documentos/UFRGS/Circuitos Digitais/Trabalho_Final/DECOD_PC.bdf                   ;         ;
; mux2p1.bdf                       ; yes             ; Auto-Found Block Diagram/Schematic File  ; C:/Users/jooca/OneDrive/Documentos/UFRGS/Circuitos Digitais/Trabalho_Final/mux2p1.bdf                     ;         ;
; and_ula.bdf                      ; yes             ; Auto-Found Block Diagram/Schematic File  ; C:/Users/jooca/OneDrive/Documentos/UFRGS/Circuitos Digitais/Trabalho_Final/and_ula.bdf                    ;         ;
; not_ula.bdf                      ; yes             ; Auto-Found Block Diagram/Schematic File  ; C:/Users/jooca/OneDrive/Documentos/UFRGS/Circuitos Digitais/Trabalho_Final/not_ula.bdf                    ;         ;
; or_ula.bdf                       ; yes             ; Auto-Found Block Diagram/Schematic File  ; C:/Users/jooca/OneDrive/Documentos/UFRGS/Circuitos Digitais/Trabalho_Final/or_ula.bdf                     ;         ;
; fa.bdf                           ; yes             ; Auto-Found Block Diagram/Schematic File  ; C:/Users/jooca/OneDrive/Documentos/UFRGS/Circuitos Digitais/Trabalho_Final/fa.bdf                         ;         ;
; ha.bdf                           ; yes             ; Auto-Found Block Diagram/Schematic File  ; C:/Users/jooca/OneDrive/Documentos/UFRGS/Circuitos Digitais/Trabalho_Final/ha.bdf                         ;         ;
; controle_mais_temporizador.bdf   ; yes             ; Auto-Found Block Diagram/Schematic File  ; C:/Users/jooca/OneDrive/Documentos/UFRGS/Circuitos Digitais/Trabalho_Final/controle_mais_temporizador.bdf ;         ;
; control_unit.bdf                 ; yes             ; Auto-Found Block Diagram/Schematic File  ; C:/Users/jooca/OneDrive/Documentos/UFRGS/Circuitos Digitais/Trabalho_Final/control_unit.bdf               ;         ;
; incrementa_pc.bdf                ; yes             ; Auto-Found Block Diagram/Schematic File  ; C:/Users/jooca/OneDrive/Documentos/UFRGS/Circuitos Digitais/Trabalho_Final/incrementa_pc.bdf              ;         ;
; sel.bdf                          ; yes             ; Auto-Found Block Diagram/Schematic File  ; C:/Users/jooca/OneDrive/Documentos/UFRGS/Circuitos Digitais/Trabalho_Final/sel.bdf                        ;         ;
; read.bdf                         ; yes             ; Auto-Found Block Diagram/Schematic File  ; C:/Users/jooca/OneDrive/Documentos/UFRGS/Circuitos Digitais/Trabalho_Final/read.bdf                       ;         ;
; carga_ac_nz.bdf                  ; yes             ; Auto-Found Block Diagram/Schematic File  ; C:/Users/jooca/OneDrive/Documentos/UFRGS/Circuitos Digitais/Trabalho_Final/carga_ac_nz.bdf                ;         ;
; carga_pc.bdf                     ; yes             ; Auto-Found Block Diagram/Schematic File  ; C:/Users/jooca/OneDrive/Documentos/UFRGS/Circuitos Digitais/Trabalho_Final/carga_pc.bdf                   ;         ;
; goto_t0.bdf                      ; yes             ; Auto-Found Block Diagram/Schematic File  ; C:/Users/jooca/OneDrive/Documentos/UFRGS/Circuitos Digitais/Trabalho_Final/goto_t0.bdf                    ;         ;
; carga_rem.bdf                    ; yes             ; Auto-Found Block Diagram/Schematic File  ; C:/Users/jooca/OneDrive/Documentos/UFRGS/Circuitos Digitais/Trabalho_Final/carga_rem.bdf                  ;         ;
; decoder_4p11.bdf                 ; yes             ; Auto-Found Block Diagram/Schematic File  ; C:/Users/jooca/OneDrive/Documentos/UFRGS/Circuitos Digitais/Trabalho_Final/decoder_4p11.bdf               ;         ;
; temporizador.bdf                 ; yes             ; Auto-Found Block Diagram/Schematic File  ; C:/Users/jooca/OneDrive/Documentos/UFRGS/Circuitos Digitais/Trabalho_Final/temporizador.bdf               ;         ;
; decoder.bdf                      ; yes             ; Auto-Found Block Diagram/Schematic File  ; C:/Users/jooca/OneDrive/Documentos/UFRGS/Circuitos Digitais/Trabalho_Final/decoder.bdf                    ;         ;
; contador_3b.bdf                  ; yes             ; Auto-Found Block Diagram/Schematic File  ; C:/Users/jooca/OneDrive/Documentos/UFRGS/Circuitos Digitais/Trabalho_Final/contador_3b.bdf                ;         ;
; divisor_frequencia.bdf           ; yes             ; Auto-Found Block Diagram/Schematic File  ; C:/Users/jooca/OneDrive/Documentos/UFRGS/Circuitos Digitais/Trabalho_Final/divisor_frequencia.bdf         ;         ;
; sync_counter.bdf                 ; yes             ; Auto-Found Block Diagram/Schematic File  ; C:/Users/jooca/OneDrive/Documentos/UFRGS/Circuitos Digitais/Trabalho_Final/sync_counter.bdf               ;         ;
; mux_41.bdf                       ; yes             ; Auto-Found Block Diagram/Schematic File  ; C:/Users/jooca/OneDrive/Documentos/UFRGS/Circuitos Digitais/Trabalho_Final/mux_41.bdf                     ;         ;
; display.bdf                      ; yes             ; Auto-Found Block Diagram/Schematic File  ; C:/Users/jooca/OneDrive/Documentos/UFRGS/Circuitos Digitais/Trabalho_Final/display.bdf                    ;         ;
; a.bdf                            ; yes             ; Auto-Found Block Diagram/Schematic File  ; C:/Users/jooca/OneDrive/Documentos/UFRGS/Circuitos Digitais/Trabalho_Final/a.bdf                          ;         ;
; b.bdf                            ; yes             ; Auto-Found Block Diagram/Schematic File  ; C:/Users/jooca/OneDrive/Documentos/UFRGS/Circuitos Digitais/Trabalho_Final/b.bdf                          ;         ;
; c.bdf                            ; yes             ; Auto-Found Block Diagram/Schematic File  ; C:/Users/jooca/OneDrive/Documentos/UFRGS/Circuitos Digitais/Trabalho_Final/c.bdf                          ;         ;
; d.bdf                            ; yes             ; Auto-Found Block Diagram/Schematic File  ; C:/Users/jooca/OneDrive/Documentos/UFRGS/Circuitos Digitais/Trabalho_Final/d.bdf                          ;         ;
; e.bdf                            ; yes             ; Auto-Found Block Diagram/Schematic File  ; C:/Users/jooca/OneDrive/Documentos/UFRGS/Circuitos Digitais/Trabalho_Final/e.bdf                          ;         ;
; f.bdf                            ; yes             ; Auto-Found Block Diagram/Schematic File  ; C:/Users/jooca/OneDrive/Documentos/UFRGS/Circuitos Digitais/Trabalho_Final/f.bdf                          ;         ;
; g.bdf                            ; yes             ; Auto-Found Block Diagram/Schematic File  ; C:/Users/jooca/OneDrive/Documentos/UFRGS/Circuitos Digitais/Trabalho_Final/g.bdf                          ;         ;
; altsyncram.tdf                   ; yes             ; Megafunction                             ; c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf                                          ;         ;
; stratix_ram_block.inc            ; yes             ; Megafunction                             ; c:/altera/13.0sp1/quartus/libraries/megafunctions/stratix_ram_block.inc                                   ;         ;
; lpm_mux.inc                      ; yes             ; Megafunction                             ; c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_mux.inc                                             ;         ;
; lpm_decode.inc                   ; yes             ; Megafunction                             ; c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_decode.inc                                          ;         ;
; aglobal130.inc                   ; yes             ; Megafunction                             ; c:/altera/13.0sp1/quartus/libraries/megafunctions/aglobal130.inc                                          ;         ;
; a_rdenreg.inc                    ; yes             ; Megafunction                             ; c:/altera/13.0sp1/quartus/libraries/megafunctions/a_rdenreg.inc                                           ;         ;
; altrom.inc                       ; yes             ; Megafunction                             ; c:/altera/13.0sp1/quartus/libraries/megafunctions/altrom.inc                                              ;         ;
; altram.inc                       ; yes             ; Megafunction                             ; c:/altera/13.0sp1/quartus/libraries/megafunctions/altram.inc                                              ;         ;
; altdpram.inc                     ; yes             ; Megafunction                             ; c:/altera/13.0sp1/quartus/libraries/megafunctions/altdpram.inc                                            ;         ;
; db/altsyncram_qu01.tdf           ; yes             ; Auto-Generated Megafunction              ; C:/Users/jooca/OneDrive/Documentos/UFRGS/Circuitos Digitais/Trabalho_Final/db/altsyncram_qu01.tdf         ;         ;
+----------------------------------+-----------------+------------------------------------------+-----------------------------------------------------------------------------------------------------------+---------+


+---------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                                     ;
+---------------------------------------------+-----------------------------------+
; Resource                                    ; Usage                             ;
+---------------------------------------------+-----------------------------------+
; Estimated Total logic elements              ; 136                               ;
;                                             ;                                   ;
; Total combinational functions               ; 131                               ;
; Logic element usage by number of LUT inputs ;                                   ;
;     -- 4 input functions                    ; 90                                ;
;     -- 3 input functions                    ; 12                                ;
;     -- <=2 input functions                  ; 29                                ;
;                                             ;                                   ;
; Logic elements by mode                      ;                                   ;
;     -- normal mode                          ; 131                               ;
;     -- arithmetic mode                      ; 0                                 ;
;                                             ;                                   ;
; Total registers                             ; 67                                ;
;     -- Dedicated logic registers            ; 67                                ;
;     -- I/O registers                        ; 0                                 ;
;                                             ;                                   ;
; I/O pins                                    ; 36                                ;
; Total memory bits                           ; 2048                              ;
; Embedded Multiplier 9-bit elements          ; 0                                 ;
; Maximum fan-out node                        ; Run_Debug:inst2|Mux2p1:inst|inst2 ;
; Maximum fan-out                             ; 52                                ;
; Total fan-out                               ; 788                               ;
; Average fan-out                             ; 2.83                              ;
+---------------------------------------------+-----------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                        ;
+-------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+-----------------------------------------------------------------------------------------------------+--------------+
; Compilation Hierarchy Node                ; LC Combinationals ; LC Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                 ; Library Name ;
+-------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+-----------------------------------------------------------------------------------------------------+--------------+
; |Trabalho_Final                           ; 131 (0)           ; 67 (0)       ; 2048        ; 0            ; 0       ; 0         ; 36   ; 0            ; |Trabalho_Final                                                                                     ; work         ;
;    |Controle_Mais_Temporizador:inst4|     ; 33 (0)            ; 4 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Trabalho_Final|Controle_Mais_Temporizador:inst4                                                    ; work         ;
;       |CONTROL_UNIT:inst70|               ; 21 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Trabalho_Final|Controle_Mais_Temporizador:inst4|CONTROL_UNIT:inst70                                ; work         ;
;          |CARGA_AC_NZ:inst11|             ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Trabalho_Final|Controle_Mais_Temporizador:inst4|CONTROL_UNIT:inst70|CARGA_AC_NZ:inst11             ; work         ;
;          |CARGA_PC:inst12|                ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Trabalho_Final|Controle_Mais_Temporizador:inst4|CONTROL_UNIT:inst70|CARGA_PC:inst12                ; work         ;
;          |CARGA_REM:nome80|               ; 3 (3)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Trabalho_Final|Controle_Mais_Temporizador:inst4|CONTROL_UNIT:inst70|CARGA_REM:nome80               ; work         ;
;          |GOTO_T0:inst13|                 ; 4 (4)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Trabalho_Final|Controle_Mais_Temporizador:inst4|CONTROL_UNIT:inst70|GOTO_T0:inst13                 ; work         ;
;          |INCREMENTA_PC:inst2|            ; 5 (5)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Trabalho_Final|Controle_Mais_Temporizador:inst4|CONTROL_UNIT:inst70|INCREMENTA_PC:inst2            ; work         ;
;          |READ:inst5|                     ; 5 (5)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Trabalho_Final|Controle_Mais_Temporizador:inst4|CONTROL_UNIT:inst70|READ:inst5                     ; work         ;
;          |SEL:nome1|                      ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Trabalho_Final|Controle_Mais_Temporizador:inst4|CONTROL_UNIT:inst70|SEL:nome1                      ; work         ;
;       |DECODER_4p11:inst3|                ; 6 (6)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Trabalho_Final|Controle_Mais_Temporizador:inst4|DECODER_4p11:inst3                                 ; work         ;
;       |Temporizador:inst2|                ; 6 (0)             ; 4 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Trabalho_Final|Controle_Mais_Temporizador:inst4|Temporizador:inst2                                 ; work         ;
;          |Contador_3b:inst1|              ; 3 (2)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Trabalho_Final|Controle_Mais_Temporizador:inst4|Temporizador:inst2|Contador_3b:inst1               ; work         ;
;             |Mux2p1:mux121|               ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Trabalho_Final|Controle_Mais_Temporizador:inst4|Temporizador:inst2|Contador_3b:inst1|Mux2p1:mux121 ; work         ;
;          |DECODER:inst6|                  ; 3 (3)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Trabalho_Final|Controle_Mais_Temporizador:inst4|Temporizador:inst2|DECODER:inst6                   ; work         ;
;    |DISPLAY:inst15|                       ; 7 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Trabalho_Final|DISPLAY:inst15                                                                      ; work         ;
;       |A:inst|                            ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Trabalho_Final|DISPLAY:inst15|A:inst                                                               ; work         ;
;       |B:inst1|                           ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Trabalho_Final|DISPLAY:inst15|B:inst1                                                              ; work         ;
;       |C:inst2|                           ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Trabalho_Final|DISPLAY:inst15|C:inst2                                                              ; work         ;
;       |D:inst3|                           ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Trabalho_Final|DISPLAY:inst15|D:inst3                                                              ; work         ;
;       |E:inst4|                           ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Trabalho_Final|DISPLAY:inst15|E:inst4                                                              ; work         ;
;       |F:inst5|                           ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Trabalho_Final|DISPLAY:inst15|F:inst5                                                              ; work         ;
;       |G:inst6|                           ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Trabalho_Final|DISPLAY:inst15|G:inst6                                                              ; work         ;
;    |DISPLAY:inst16|                       ; 7 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Trabalho_Final|DISPLAY:inst16                                                                      ; work         ;
;       |A:inst|                            ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Trabalho_Final|DISPLAY:inst16|A:inst                                                               ; work         ;
;       |B:inst1|                           ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Trabalho_Final|DISPLAY:inst16|B:inst1                                                              ; work         ;
;       |C:inst2|                           ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Trabalho_Final|DISPLAY:inst16|C:inst2                                                              ; work         ;
;       |D:inst3|                           ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Trabalho_Final|DISPLAY:inst16|D:inst3                                                              ; work         ;
;       |E:inst4|                           ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Trabalho_Final|DISPLAY:inst16|E:inst4                                                              ; work         ;
;       |F:inst5|                           ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Trabalho_Final|DISPLAY:inst16|F:inst5                                                              ; work         ;
;       |G:inst6|                           ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Trabalho_Final|DISPLAY:inst16|G:inst6                                                              ; work         ;
;    |DISPLAY:inst17|                       ; 7 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Trabalho_Final|DISPLAY:inst17                                                                      ; work         ;
;       |A:inst|                            ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Trabalho_Final|DISPLAY:inst17|A:inst                                                               ; work         ;
;       |B:inst1|                           ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Trabalho_Final|DISPLAY:inst17|B:inst1                                                              ; work         ;
;       |C:inst2|                           ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Trabalho_Final|DISPLAY:inst17|C:inst2                                                              ; work         ;
;       |D:inst3|                           ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Trabalho_Final|DISPLAY:inst17|D:inst3                                                              ; work         ;
;       |E:inst4|                           ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Trabalho_Final|DISPLAY:inst17|E:inst4                                                              ; work         ;
;       |F:inst5|                           ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Trabalho_Final|DISPLAY:inst17|F:inst5                                                              ; work         ;
;       |G:inst6|                           ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Trabalho_Final|DISPLAY:inst17|G:inst6                                                              ; work         ;
;    |DISPLAY:inst6|                        ; 7 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Trabalho_Final|DISPLAY:inst6                                                                       ; work         ;
;       |A:inst|                            ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Trabalho_Final|DISPLAY:inst6|A:inst                                                                ; work         ;
;       |B:inst1|                           ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Trabalho_Final|DISPLAY:inst6|B:inst1                                                               ; work         ;
;       |C:inst2|                           ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Trabalho_Final|DISPLAY:inst6|C:inst2                                                               ; work         ;
;       |D:inst3|                           ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Trabalho_Final|DISPLAY:inst6|D:inst3                                                               ; work         ;
;       |E:inst4|                           ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Trabalho_Final|DISPLAY:inst6|E:inst4                                                               ; work         ;
;       |F:inst5|                           ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Trabalho_Final|DISPLAY:inst6|F:inst5                                                               ; work         ;
;       |G:inst6|                           ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Trabalho_Final|DISPLAY:inst6|G:inst6                                                               ; work         ;
;    |Divisor_Frequencia:inst|              ; 24 (24)           ; 24 (24)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Trabalho_Final|Divisor_Frequencia:inst                                                             ; work         ;
;    |ROM:inst14|                           ; 0 (0)             ; 0 (0)        ; 2048        ; 0            ; 0       ; 0         ; 0    ; 0            ; |Trabalho_Final|ROM:inst14                                                                          ; work         ;
;       |altsyncram:Mux0_rtl_0|             ; 0 (0)             ; 0 (0)        ; 2048        ; 0            ; 0       ; 0         ; 0    ; 0            ; |Trabalho_Final|ROM:inst14|altsyncram:Mux0_rtl_0                                                    ; work         ;
;          |altsyncram_qu01:auto_generated| ; 0 (0)             ; 0 (0)        ; 2048        ; 0            ; 0       ; 0         ; 0    ; 0            ; |Trabalho_Final|ROM:inst14|altsyncram:Mux0_rtl_0|altsyncram_qu01:auto_generated                     ; work         ;
;    |Registrador_8b:inst5|                 ; 0 (0)             ; 8 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Trabalho_Final|Registrador_8b:inst5                                                                ; work         ;
;       |Celula_Registrador:inst10|         ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Trabalho_Final|Registrador_8b:inst5|Celula_Registrador:inst10                                      ; work         ;
;       |Celula_Registrador:inst11|         ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Trabalho_Final|Registrador_8b:inst5|Celula_Registrador:inst11                                      ; work         ;
;       |Celula_Registrador:inst2|          ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Trabalho_Final|Registrador_8b:inst5|Celula_Registrador:inst2                                       ; work         ;
;       |Celula_Registrador:inst4|          ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Trabalho_Final|Registrador_8b:inst5|Celula_Registrador:inst4                                       ; work         ;
;       |Celula_Registrador:inst6|          ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Trabalho_Final|Registrador_8b:inst5|Celula_Registrador:inst6                                       ; work         ;
;       |Celula_Registrador:inst8|          ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Trabalho_Final|Registrador_8b:inst5|Celula_Registrador:inst8                                       ; work         ;
;       |Celula_Registrador:inst9|          ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Trabalho_Final|Registrador_8b:inst5|Celula_Registrador:inst9                                       ; work         ;
;       |Celula_Registrador:inst|           ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Trabalho_Final|Registrador_8b:inst5|Celula_Registrador:inst                                        ; work         ;
;    |Registrador_8b:inst7|                 ; 8 (0)             ; 8 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Trabalho_Final|Registrador_8b:inst7                                                                ; work         ;
;       |Celula_Registrador:inst10|         ; 1 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Trabalho_Final|Registrador_8b:inst7|Celula_Registrador:inst10                                      ; work         ;
;          |Mux2p1:inst|                    ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Trabalho_Final|Registrador_8b:inst7|Celula_Registrador:inst10|Mux2p1:inst                          ; work         ;
;       |Celula_Registrador:inst11|         ; 1 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Trabalho_Final|Registrador_8b:inst7|Celula_Registrador:inst11                                      ; work         ;
;          |Mux2p1:inst|                    ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Trabalho_Final|Registrador_8b:inst7|Celula_Registrador:inst11|Mux2p1:inst                          ; work         ;
;       |Celula_Registrador:inst2|          ; 1 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Trabalho_Final|Registrador_8b:inst7|Celula_Registrador:inst2                                       ; work         ;
;          |Mux2p1:inst|                    ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Trabalho_Final|Registrador_8b:inst7|Celula_Registrador:inst2|Mux2p1:inst                           ; work         ;
;       |Celula_Registrador:inst4|          ; 1 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Trabalho_Final|Registrador_8b:inst7|Celula_Registrador:inst4                                       ; work         ;
;          |Mux2p1:inst|                    ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Trabalho_Final|Registrador_8b:inst7|Celula_Registrador:inst4|Mux2p1:inst                           ; work         ;
;       |Celula_Registrador:inst6|          ; 1 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Trabalho_Final|Registrador_8b:inst7|Celula_Registrador:inst6                                       ; work         ;
;          |Mux2p1:inst|                    ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Trabalho_Final|Registrador_8b:inst7|Celula_Registrador:inst6|Mux2p1:inst                           ; work         ;
;       |Celula_Registrador:inst8|          ; 1 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Trabalho_Final|Registrador_8b:inst7|Celula_Registrador:inst8                                       ; work         ;
;          |Mux2p1:inst|                    ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Trabalho_Final|Registrador_8b:inst7|Celula_Registrador:inst8|Mux2p1:inst                           ; work         ;
;       |Celula_Registrador:inst9|          ; 1 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Trabalho_Final|Registrador_8b:inst7|Celula_Registrador:inst9                                       ; work         ;
;          |Mux2p1:inst|                    ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Trabalho_Final|Registrador_8b:inst7|Celula_Registrador:inst9|Mux2p1:inst                           ; work         ;
;       |Celula_Registrador:inst|           ; 1 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Trabalho_Final|Registrador_8b:inst7|Celula_Registrador:inst                                        ; work         ;
;          |Mux2p1:inst|                    ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Trabalho_Final|Registrador_8b:inst7|Celula_Registrador:inst|Mux2p1:inst                            ; work         ;
;    |Registrador_8b:inst8|                 ; 8 (0)             ; 10 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Trabalho_Final|Registrador_8b:inst8                                                                ; work         ;
;       |Celula_Registrador:inst10|         ; 1 (1)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Trabalho_Final|Registrador_8b:inst8|Celula_Registrador:inst10                                      ; work         ;
;       |Celula_Registrador:inst11|         ; 1 (1)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Trabalho_Final|Registrador_8b:inst8|Celula_Registrador:inst11                                      ; work         ;
;       |Celula_Registrador:inst2|          ; 1 (1)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Trabalho_Final|Registrador_8b:inst8|Celula_Registrador:inst2                                       ; work         ;
;       |Celula_Registrador:inst4|          ; 1 (1)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Trabalho_Final|Registrador_8b:inst8|Celula_Registrador:inst4                                       ; work         ;
;       |Celula_Registrador:inst6|          ; 1 (1)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Trabalho_Final|Registrador_8b:inst8|Celula_Registrador:inst6                                       ; work         ;
;       |Celula_Registrador:inst8|          ; 1 (1)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Trabalho_Final|Registrador_8b:inst8|Celula_Registrador:inst8                                       ; work         ;
;       |Celula_Registrador:inst9|          ; 1 (1)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Trabalho_Final|Registrador_8b:inst8|Celula_Registrador:inst9                                       ; work         ;
;       |Celula_Registrador:inst|           ; 1 (1)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Trabalho_Final|Registrador_8b:inst8|Celula_Registrador:inst                                        ; work         ;
;    |Registrador_8b:inst9|                 ; 0 (0)             ; 4 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Trabalho_Final|Registrador_8b:inst9                                                                ; work         ;
;       |Celula_Registrador:inst10|         ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Trabalho_Final|Registrador_8b:inst9|Celula_Registrador:inst10                                      ; work         ;
;       |Celula_Registrador:inst11|         ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Trabalho_Final|Registrador_8b:inst9|Celula_Registrador:inst11                                      ; work         ;
;       |Celula_Registrador:inst8|          ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Trabalho_Final|Registrador_8b:inst9|Celula_Registrador:inst8                                       ; work         ;
;       |Celula_Registrador:inst9|          ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Trabalho_Final|Registrador_8b:inst9|Celula_Registrador:inst9                                       ; work         ;
;    |Registrador_NZ_2b:inst10|             ; 0 (0)             ; 1 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Trabalho_Final|Registrador_NZ_2b:inst10                                                            ; work         ;
;       |Celula_Registrador:inst1|          ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Trabalho_Final|Registrador_NZ_2b:inst10|Celula_Registrador:inst1                                   ; work         ;
;    |Run_Debug:inst2|                      ; 1 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Trabalho_Final|Run_Debug:inst2                                                                     ; work         ;
;       |Mux2p1:inst|                       ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Trabalho_Final|Run_Debug:inst2|Mux2p1:inst                                                         ; work         ;
;    |SYNC_COUNTER:inst1|                   ; 18 (4)            ; 8 (8)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Trabalho_Final|SYNC_COUNTER:inst1                                                                  ; work         ;
;       |MUX_41:inst12|                     ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Trabalho_Final|SYNC_COUNTER:inst1|MUX_41:inst12                                                    ; work         ;
;       |MUX_41:inst34|                     ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Trabalho_Final|SYNC_COUNTER:inst1|MUX_41:inst34                                                    ; work         ;
;       |MUX_41:inst42|                     ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Trabalho_Final|SYNC_COUNTER:inst1|MUX_41:inst42                                                    ; work         ;
;       |MUX_41:inst4|                      ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Trabalho_Final|SYNC_COUNTER:inst1|MUX_41:inst4                                                     ; work         ;
;       |MUX_41:inst50|                     ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Trabalho_Final|SYNC_COUNTER:inst1|MUX_41:inst50                                                    ; work         ;
;       |MUX_41:inst58|                     ; 3 (3)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Trabalho_Final|SYNC_COUNTER:inst1|MUX_41:inst58                                                    ; work         ;
;       |MUX_41:inst5|                      ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Trabalho_Final|SYNC_COUNTER:inst1|MUX_41:inst5                                                     ; work         ;
;       |MUX_41:inst6|                      ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Trabalho_Final|SYNC_COUNTER:inst1|MUX_41:inst6                                                     ; work         ;
;    |ULA:inst13|                           ; 11 (3)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Trabalho_Final|ULA:inst13                                                                          ; work         ;
;       |MUX_ULA:inst7|                     ; 8 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Trabalho_Final|ULA:inst13|MUX_ULA:inst7                                                            ; work         ;
;          |MUX8bits_2p1:inst4|             ; 8 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Trabalho_Final|ULA:inst13|MUX_ULA:inst7|MUX8bits_2p1:inst4                                         ; work         ;
;             |Mux2p1:inst3|                ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Trabalho_Final|ULA:inst13|MUX_ULA:inst7|MUX8bits_2p1:inst4|Mux2p1:inst3                            ; work         ;
;             |Mux2p1:inst4|                ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Trabalho_Final|ULA:inst13|MUX_ULA:inst7|MUX8bits_2p1:inst4|Mux2p1:inst4                            ; work         ;
;             |Mux2p1:inst5|                ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Trabalho_Final|ULA:inst13|MUX_ULA:inst7|MUX8bits_2p1:inst4|Mux2p1:inst5                            ; work         ;
;             |Mux2p1:inst7|                ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Trabalho_Final|ULA:inst13|MUX_ULA:inst7|MUX8bits_2p1:inst4|Mux2p1:inst7                            ; work         ;
;             |Mux2p1:inst8|                ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Trabalho_Final|ULA:inst13|MUX_ULA:inst7|MUX8bits_2p1:inst4|Mux2p1:inst8                            ; work         ;
;             |Mux2p1:inst99|               ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Trabalho_Final|ULA:inst13|MUX_ULA:inst7|MUX8bits_2p1:inst4|Mux2p1:inst99                           ; work         ;
;             |Mux2p1:inst9|                ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Trabalho_Final|ULA:inst13|MUX_ULA:inst7|MUX8bits_2p1:inst4|Mux2p1:inst9                            ; work         ;
;             |Mux2p1:inst|                 ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Trabalho_Final|ULA:inst13|MUX_ULA:inst7|MUX8bits_2p1:inst4|Mux2p1:inst                             ; work         ;
+-------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+-----------------------------------------------------------------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                     ;
+----------------------------------------------------------------------------+------+------+--------------+--------------+--------------+--------------+------+----------------------------------------+
; Name                                                                       ; Type ; Mode ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size ; MIF                                    ;
+----------------------------------------------------------------------------+------+------+--------------+--------------+--------------+--------------+------+----------------------------------------+
; ROM:inst14|altsyncram:Mux0_rtl_0|altsyncram_qu01:auto_generated|ALTSYNCRAM ; AUTO ; ROM  ; 256          ; 8            ; --           ; --           ; 2048 ; Trabalho_Final.Trabalho_Final0.rtl.mif ;
+----------------------------------------------------------------------------+------+------+--------------+--------------+--------------+--------------+------+----------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                                          ;
+--------------------------------------------------------+--------------------------------------------------------------------+
; Register name                                          ; Reason for Removal                                                 ;
+--------------------------------------------------------+--------------------------------------------------------------------+
; Registrador_NZ_2b:inst10|Celula_Registrador:inst|inst2 ; Merged with Registrador_8b:inst5|Celula_Registrador:inst11|inst2   ;
; Registrador_8b:inst8|Celula_Registrador:inst11|inst2   ; Lost fanout                                                        ;
; Registrador_8b:inst8|Celula_Registrador:inst10|inst2   ; Lost fanout                                                        ;
; Registrador_8b:inst8|Celula_Registrador:inst9|inst2    ; Lost fanout                                                        ;
; Registrador_8b:inst8|Celula_Registrador:inst8|inst2    ; Lost fanout                                                        ;
; Registrador_8b:inst8|Celula_Registrador:inst6|inst2    ; Lost fanout                                                        ;
; Registrador_8b:inst8|Celula_Registrador:inst4|inst2    ; Lost fanout                                                        ;
; Registrador_8b:inst8|Celula_Registrador:inst|inst2     ; Lost fanout                                                        ;
; Registrador_8b:inst8|Celula_Registrador:inst2|inst2    ; Lost fanout                                                        ;
; Registrador_8b:inst8|Celula_Registrador:inst10|inst2~0 ; Merged with Registrador_8b:inst8|Celula_Registrador:inst9|inst2~0  ;
; Registrador_8b:inst8|Celula_Registrador:inst9|inst2~0  ; Merged with Registrador_8b:inst8|Celula_Registrador:inst8|inst2~0  ;
; Registrador_8b:inst8|Celula_Registrador:inst8|inst2~0  ; Merged with Registrador_8b:inst8|Celula_Registrador:inst6|inst2~0  ;
; Registrador_8b:inst8|Celula_Registrador:inst6|inst2~0  ; Merged with Registrador_8b:inst8|Celula_Registrador:inst4|inst2~0  ;
; Registrador_8b:inst8|Celula_Registrador:inst4|inst2~0  ; Merged with Registrador_8b:inst8|Celula_Registrador:inst2|inst2~0  ;
; Registrador_8b:inst8|Celula_Registrador:inst2|inst2~0  ; Merged with Registrador_8b:inst8|Celula_Registrador:inst|inst2~0   ;
; Registrador_8b:inst8|Celula_Registrador:inst|inst2~0   ; Merged with Registrador_8b:inst8|Celula_Registrador:inst11|inst2~0 ;
; Registrador_8b:inst8|Celula_Registrador:inst10|inst2~3 ; Merged with Registrador_8b:inst8|Celula_Registrador:inst11|inst2~3 ;
; Registrador_8b:inst8|Celula_Registrador:inst9|inst2~3  ; Merged with Registrador_8b:inst8|Celula_Registrador:inst11|inst2~3 ;
; Registrador_8b:inst8|Celula_Registrador:inst8|inst2~3  ; Merged with Registrador_8b:inst8|Celula_Registrador:inst11|inst2~3 ;
; Registrador_8b:inst8|Celula_Registrador:inst6|inst2~3  ; Merged with Registrador_8b:inst8|Celula_Registrador:inst11|inst2~3 ;
; Registrador_8b:inst8|Celula_Registrador:inst4|inst2~3  ; Merged with Registrador_8b:inst8|Celula_Registrador:inst11|inst2~3 ;
; Registrador_8b:inst8|Celula_Registrador:inst|inst2~3   ; Merged with Registrador_8b:inst8|Celula_Registrador:inst11|inst2~3 ;
; Registrador_8b:inst8|Celula_Registrador:inst2|inst2~3  ; Merged with Registrador_8b:inst8|Celula_Registrador:inst11|inst2~3 ;
; Total Number of Removed Registers = 23                 ;                                                                    ;
+--------------------------------------------------------+--------------------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 67    ;
; Number of registers using Synchronous Clear  ; 0     ;
; Number of registers using Synchronous Load   ; 0     ;
; Number of registers using Asynchronous Clear ; 58    ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 27    ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+---------------------------------------------------------------------------------------+
; Registers Packed Into Inferred Megafunctions                                          ;
+--------------------------------------------------------+-----------------------+------+
; Register Name                                          ; Megafunction          ; Type ;
+--------------------------------------------------------+-----------------------+------+
; Registrador_8b:inst8|Celula_Registrador:inst11|inst2~2 ; ROM:inst14|Mux0_rtl_0 ; ROM  ;
; Registrador_8b:inst8|Celula_Registrador:inst10|inst2~2 ; ROM:inst14|Mux0_rtl_0 ; ROM  ;
; Registrador_8b:inst8|Celula_Registrador:inst9|inst2~2  ; ROM:inst14|Mux0_rtl_0 ; ROM  ;
; Registrador_8b:inst8|Celula_Registrador:inst8|inst2~2  ; ROM:inst14|Mux0_rtl_0 ; ROM  ;
; Registrador_8b:inst8|Celula_Registrador:inst6|inst2~2  ; ROM:inst14|Mux0_rtl_0 ; ROM  ;
; Registrador_8b:inst8|Celula_Registrador:inst4|inst2~2  ; ROM:inst14|Mux0_rtl_0 ; ROM  ;
; Registrador_8b:inst8|Celula_Registrador:inst|inst2~2   ; ROM:inst14|Mux0_rtl_0 ; ROM  ;
; Registrador_8b:inst8|Celula_Registrador:inst2|inst2~2  ; ROM:inst14|Mux0_rtl_0 ; ROM  ;
+--------------------------------------------------------+-----------------------+------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                               ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+--------------------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                                     ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+--------------------------------------------------------------------------------+
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |Trabalho_Final|Registrador_8b:inst7|Celula_Registrador:inst11|inst2           ;
; 4:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; No         ; |Trabalho_Final|ULA:inst13|MUX_ULA:inst7|MUX8bits_2p1:inst4|Mux2p1:inst9|inst2 ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+--------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------+
; Source assignments for ROM:inst14|altsyncram:Mux0_rtl_0|altsyncram_qu01:auto_generated ;
+---------------------------------+--------------------+------+--------------------------+
; Assignment                      ; Value              ; From ; To                       ;
+---------------------------------+--------------------+------+--------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                        ;
+---------------------------------+--------------------+------+--------------------------+


+----------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: ROM:inst14|altsyncram:Mux0_rtl_0            ;
+------------------------------------+----------------------------------------+----------------+
; Parameter Name                     ; Value                                  ; Type           ;
+------------------------------------+----------------------------------------+----------------+
; BYTE_SIZE_BLOCK                    ; 8                                      ; Untyped        ;
; AUTO_CARRY_CHAINS                  ; ON                                     ; AUTO_CARRY     ;
; IGNORE_CARRY_BUFFERS               ; OFF                                    ; IGNORE_CARRY   ;
; AUTO_CASCADE_CHAINS                ; ON                                     ; AUTO_CASCADE   ;
; IGNORE_CASCADE_BUFFERS             ; OFF                                    ; IGNORE_CASCADE ;
; WIDTH_BYTEENA                      ; 1                                      ; Untyped        ;
; OPERATION_MODE                     ; ROM                                    ; Untyped        ;
; WIDTH_A                            ; 8                                      ; Untyped        ;
; WIDTHAD_A                          ; 8                                      ; Untyped        ;
; NUMWORDS_A                         ; 256                                    ; Untyped        ;
; OUTDATA_REG_A                      ; UNREGISTERED                           ; Untyped        ;
; ADDRESS_ACLR_A                     ; NONE                                   ; Untyped        ;
; OUTDATA_ACLR_A                     ; NONE                                   ; Untyped        ;
; WRCONTROL_ACLR_A                   ; NONE                                   ; Untyped        ;
; INDATA_ACLR_A                      ; NONE                                   ; Untyped        ;
; BYTEENA_ACLR_A                     ; NONE                                   ; Untyped        ;
; WIDTH_B                            ; 1                                      ; Untyped        ;
; WIDTHAD_B                          ; 1                                      ; Untyped        ;
; NUMWORDS_B                         ; 1                                      ; Untyped        ;
; INDATA_REG_B                       ; CLOCK1                                 ; Untyped        ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                                 ; Untyped        ;
; RDCONTROL_REG_B                    ; CLOCK1                                 ; Untyped        ;
; ADDRESS_REG_B                      ; CLOCK1                                 ; Untyped        ;
; OUTDATA_REG_B                      ; UNREGISTERED                           ; Untyped        ;
; BYTEENA_REG_B                      ; CLOCK1                                 ; Untyped        ;
; INDATA_ACLR_B                      ; NONE                                   ; Untyped        ;
; WRCONTROL_ACLR_B                   ; NONE                                   ; Untyped        ;
; ADDRESS_ACLR_B                     ; NONE                                   ; Untyped        ;
; OUTDATA_ACLR_B                     ; NONE                                   ; Untyped        ;
; RDCONTROL_ACLR_B                   ; NONE                                   ; Untyped        ;
; BYTEENA_ACLR_B                     ; NONE                                   ; Untyped        ;
; WIDTH_BYTEENA_A                    ; 1                                      ; Untyped        ;
; WIDTH_BYTEENA_B                    ; 1                                      ; Untyped        ;
; RAM_BLOCK_TYPE                     ; AUTO                                   ; Untyped        ;
; BYTE_SIZE                          ; 8                                      ; Untyped        ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                              ; Untyped        ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ                   ; Untyped        ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ                   ; Untyped        ;
; INIT_FILE                          ; Trabalho_Final.Trabalho_Final0.rtl.mif ; Untyped        ;
; INIT_FILE_LAYOUT                   ; PORT_A                                 ; Untyped        ;
; MAXIMUM_DEPTH                      ; 0                                      ; Untyped        ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                                 ; Untyped        ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                                 ; Untyped        ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                                 ; Untyped        ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                                 ; Untyped        ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                        ; Untyped        ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                        ; Untyped        ;
; ENABLE_ECC                         ; FALSE                                  ; Untyped        ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                                  ; Untyped        ;
; WIDTH_ECCSTATUS                    ; 3                                      ; Untyped        ;
; DEVICE_FAMILY                      ; Cyclone III                            ; Untyped        ;
; CBXI_PARAMETER                     ; altsyncram_qu01                        ; Untyped        ;
+------------------------------------+----------------------------------------+----------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                             ;
+-------------------------------------------+----------------------------------+
; Name                                      ; Value                            ;
+-------------------------------------------+----------------------------------+
; Number of entity instances                ; 1                                ;
; Entity Instance                           ; ROM:inst14|altsyncram:Mux0_rtl_0 ;
;     -- OPERATION_MODE                     ; ROM                              ;
;     -- WIDTH_A                            ; 8                                ;
;     -- NUMWORDS_A                         ; 256                              ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                     ;
;     -- WIDTH_B                            ; 1                                ;
;     -- NUMWORDS_B                         ; 1                                ;
;     -- ADDRESS_REG_B                      ; CLOCK1                           ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                     ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                             ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                        ;
+-------------------------------------------+----------------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:00     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit Analysis & Synthesis
    Info: Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition
    Info: Processing started: Sun Feb 04 11:18:33 2024
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off Trabalho_Final -c Trabalho_Final
Warning (20028): Parallel compilation is not licensed and has been disabled
Info (12021): Found 2 design units, including 1 entities, in source file rom_neander.vhd
    Info (12022): Found design unit 1: ROM-arch
    Info (12023): Found entity 1: ROM
Info (12021): Found 1 design units, including 1 entities, in source file trabalho_final.bdf
    Info (12023): Found entity 1: Trabalho_Final
Info (12021): Found 1 design units, including 1 entities, in source file run_debug.bdf
    Info (12023): Found entity 1: Run_Debug
Info (12021): Found 1 design units, including 1 entities, in source file celula_registrador.bdf
    Info (12023): Found entity 1: Celula_Registrador
Info (12021): Found 1 design units, including 1 entities, in source file registrador_8b.bdf
    Info (12023): Found entity 1: Registrador_8b
Info (12021): Found 1 design units, including 1 entities, in source file registrador_nz_2b.bdf
    Info (12023): Found entity 1: Registrador_NZ_2b
Info (12021): Found 1 design units, including 1 entities, in source file codificador_ula.bdf
    Info (12023): Found entity 1: CODIFICADOR_ULA
Info (12021): Found 1 design units, including 1 entities, in source file mux8bits_2p1.bdf
    Info (12023): Found entity 1: MUX8bits_2p1
Info (12021): Found 1 design units, including 1 entities, in source file somador.bdf
    Info (12023): Found entity 1: SOMADOR
Warning (12019): Can't analyze file -- file AND.bdf is missing
Warning (12019): Can't analyze file -- file OR.bdf is missing
Warning (12019): Can't analyze file -- file NOT.bdf is missing
Info (12021): Found 1 design units, including 1 entities, in source file mux_ula.bdf
    Info (12023): Found entity 1: MUX_ULA
Info (12021): Found 1 design units, including 1 entities, in source file ula.bdf
    Info (12023): Found entity 1: ULA
Info (12021): Found 1 design units, including 1 entities, in source file mux_1bit_4p1.bdf
    Info (12023): Found entity 1: MUX_1bit_4p1
Info (12021): Found 1 design units, including 1 entities, in source file decod_pc.bdf
    Info (12023): Found entity 1: DECOD_PC
Info (12021): Found 1 design units, including 1 entities, in source file pc_ainda_nao_terminado.bdf
    Info (12023): Found entity 1: PC_Ainda_nao_terminado
Info (12127): Elaborating entity "Trabalho_Final" for the top level hierarchy
Info (12128): Elaborating entity "Registrador_NZ_2b" for hierarchy "Registrador_NZ_2b:inst10"
Info (12128): Elaborating entity "Celula_Registrador" for hierarchy "Registrador_NZ_2b:inst10|Celula_Registrador:inst"
Warning (12125): Using design file mux2p1.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: Mux2p1
Info (12128): Elaborating entity "Mux2p1" for hierarchy "Registrador_NZ_2b:inst10|Celula_Registrador:inst|Mux2p1:inst"
Info (12128): Elaborating entity "ULA" for hierarchy "ULA:inst13"
Info (12128): Elaborating entity "MUX_ULA" for hierarchy "ULA:inst13|MUX_ULA:inst7"
Info (12128): Elaborating entity "MUX8bits_2p1" for hierarchy "ULA:inst13|MUX_ULA:inst7|MUX8bits_2p1:inst4"
Warning (12125): Using design file and_ula.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: AND_ULA
Info (12128): Elaborating entity "AND_ULA" for hierarchy "ULA:inst13|AND_ULA:inst6"
Warning (12125): Using design file not_ula.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: NOT_ULA
Info (12128): Elaborating entity "NOT_ULA" for hierarchy "ULA:inst13|NOT_ULA:inst10"
Warning (12125): Using design file or_ula.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: OR_ULA
Info (12128): Elaborating entity "OR_ULA" for hierarchy "ULA:inst13|OR_ULA:inst11"
Info (12128): Elaborating entity "SOMADOR" for hierarchy "ULA:inst13|SOMADOR:inst"
Warning (12125): Using design file fa.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: FA
Info (12128): Elaborating entity "FA" for hierarchy "ULA:inst13|SOMADOR:inst|FA:inst"
Warning (12125): Using design file ha.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: HA
Info (12128): Elaborating entity "HA" for hierarchy "ULA:inst13|SOMADOR:inst|FA:inst|HA:inst"
Info (12128): Elaborating entity "CODIFICADOR_ULA" for hierarchy "CODIFICADOR_ULA:inst11"
Warning (275009): Pin "ULA_Y" not connected
Warning (12125): Using design file controle_mais_temporizador.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: Controle_Mais_Temporizador
Info (12128): Elaborating entity "Controle_Mais_Temporizador" for hierarchy "Controle_Mais_Temporizador:inst4"
Warning (12125): Using design file control_unit.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: CONTROL_UNIT
Info (12128): Elaborating entity "CONTROL_UNIT" for hierarchy "Controle_Mais_Temporizador:inst4|CONTROL_UNIT:inst70"
Warning (275009): Pin "HLT" not connected
Warning (12125): Using design file incrementa_pc.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: INCREMENTA_PC
Info (12128): Elaborating entity "INCREMENTA_PC" for hierarchy "Controle_Mais_Temporizador:inst4|CONTROL_UNIT:inst70|INCREMENTA_PC:inst2"
Warning (12125): Using design file sel.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: SEL
Info (12128): Elaborating entity "SEL" for hierarchy "Controle_Mais_Temporizador:inst4|CONTROL_UNIT:inst70|SEL:nome1"
Warning (12125): Using design file read.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: READ
Info (12128): Elaborating entity "READ" for hierarchy "Controle_Mais_Temporizador:inst4|CONTROL_UNIT:inst70|READ:inst5"
Warning (12125): Using design file carga_ac_nz.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: CARGA_AC_NZ
Info (12128): Elaborating entity "CARGA_AC_NZ" for hierarchy "Controle_Mais_Temporizador:inst4|CONTROL_UNIT:inst70|CARGA_AC_NZ:inst11"
Warning (12125): Using design file carga_pc.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: CARGA_PC
Info (12128): Elaborating entity "CARGA_PC" for hierarchy "Controle_Mais_Temporizador:inst4|CONTROL_UNIT:inst70|CARGA_PC:inst12"
Warning (12125): Using design file goto_t0.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: GOTO_T0
Info (12128): Elaborating entity "GOTO_T0" for hierarchy "Controle_Mais_Temporizador:inst4|CONTROL_UNIT:inst70|GOTO_T0:inst13"
Warning (12125): Using design file carga_rem.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: CARGA_REM
Info (12128): Elaborating entity "CARGA_REM" for hierarchy "Controle_Mais_Temporizador:inst4|CONTROL_UNIT:inst70|CARGA_REM:nome80"
Warning (12125): Using design file decoder_4p11.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: DECODER_4p11
Info (12128): Elaborating entity "DECODER_4p11" for hierarchy "Controle_Mais_Temporizador:inst4|DECODER_4p11:inst3"
Warning (12125): Using design file temporizador.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: Temporizador
Info (12128): Elaborating entity "Temporizador" for hierarchy "Controle_Mais_Temporizador:inst4|Temporizador:inst2"
Warning (12125): Using design file decoder.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: DECODER
Info (12128): Elaborating entity "DECODER" for hierarchy "Controle_Mais_Temporizador:inst4|Temporizador:inst2|DECODER:inst6"
Warning (12125): Using design file contador_3b.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: Contador_3b
Info (12128): Elaborating entity "Contador_3b" for hierarchy "Controle_Mais_Temporizador:inst4|Temporizador:inst2|Contador_3b:inst1"
Info (12128): Elaborating entity "Run_Debug" for hierarchy "Run_Debug:inst2"
Warning (12125): Using design file divisor_frequencia.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: Divisor_Frequencia
Info (12128): Elaborating entity "Divisor_Frequencia" for hierarchy "Divisor_Frequencia:inst"
Info (12128): Elaborating entity "Registrador_8b" for hierarchy "Registrador_8b:inst9"
Info (12128): Elaborating entity "ROM" for hierarchy "ROM:inst14"
Warning (12125): Using design file sync_counter.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: SYNC_COUNTER
Info (12128): Elaborating entity "SYNC_COUNTER" for hierarchy "SYNC_COUNTER:inst1"
Warning (12125): Using design file mux_41.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: MUX_41
Info (12128): Elaborating entity "MUX_41" for hierarchy "SYNC_COUNTER:inst1|MUX_41:inst4"
Info (12128): Elaborating entity "DECOD_PC" for hierarchy "DECOD_PC:inst3"
Warning (12125): Using design file display.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: DISPLAY
Info (12128): Elaborating entity "DISPLAY" for hierarchy "DISPLAY:inst6"
Warning (12125): Using design file a.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: A
Info (12128): Elaborating entity "A" for hierarchy "DISPLAY:inst6|A:inst"
Warning (12125): Using design file b.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: B
Info (12128): Elaborating entity "B" for hierarchy "DISPLAY:inst6|B:inst1"
Warning (12125): Using design file c.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: C
Info (12128): Elaborating entity "C" for hierarchy "DISPLAY:inst6|C:inst2"
Warning (12125): Using design file d.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: D
Info (12128): Elaborating entity "D" for hierarchy "DISPLAY:inst6|D:inst3"
Warning (12125): Using design file e.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: E
Info (12128): Elaborating entity "E" for hierarchy "DISPLAY:inst6|E:inst4"
Warning (12125): Using design file f.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: F
Info (12128): Elaborating entity "F" for hierarchy "DISPLAY:inst6|F:inst5"
Warning (12125): Using design file g.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: G
Info (12128): Elaborating entity "G" for hierarchy "DISPLAY:inst6|G:inst6"
Warning (19016): Clock multiplexers are found and protected
    Warning (19017): Found clock multiplexer Run_Debug:inst2|Mux2p1:inst|inst2~synth
Info (19000): Inferred 1 megafunctions from design logic
    Info (276031): Inferred altsyncram megafunction from the following design logic: "ROM:inst14|Mux0_rtl_0"
        Info (286033): Parameter OPERATION_MODE set to ROM
        Info (286033): Parameter WIDTH_A set to 8
        Info (286033): Parameter WIDTHAD_A set to 8
        Info (286033): Parameter NUMWORDS_A set to 256
        Info (286033): Parameter OUTDATA_REG_A set to UNREGISTERED
        Info (286033): Parameter RAM_BLOCK_TYPE set to AUTO
        Info (286033): Parameter INIT_FILE set to Trabalho_Final.Trabalho_Final0.rtl.mif
Info (12130): Elaborated megafunction instantiation "ROM:inst14|altsyncram:Mux0_rtl_0"
Info (12133): Instantiated megafunction "ROM:inst14|altsyncram:Mux0_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "ROM"
    Info (12134): Parameter "WIDTH_A" = "8"
    Info (12134): Parameter "WIDTHAD_A" = "8"
    Info (12134): Parameter "NUMWORDS_A" = "256"
    Info (12134): Parameter "OUTDATA_REG_A" = "UNREGISTERED"
    Info (12134): Parameter "RAM_BLOCK_TYPE" = "AUTO"
    Info (12134): Parameter "INIT_FILE" = "Trabalho_Final.Trabalho_Final0.rtl.mif"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_qu01.tdf
    Info (12023): Found entity 1: altsyncram_qu01
Info (286030): Timing-Driven Synthesis is running
Info (17049): 8 registers lost all their fanouts during netlist optimizations.
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Info (21057): Implemented 196 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 4 input pins
    Info (21059): Implemented 32 output pins
    Info (21061): Implemented 152 logic cells
    Info (21064): Implemented 8 RAM segments
Info: Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 38 warnings
    Info: Peak virtual memory: 4639 megabytes
    Info: Processing ended: Sun Feb 04 11:18:36 2024
    Info: Elapsed time: 00:00:03
    Info: Total CPU time (on all processors): 00:00:01


