<stg><name>get</name>


<trans_list>

<trans id="35" from="1" to="2">
<condition id="9">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="36" from="2" to="3">
<condition id="10">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="37" from="3" to="4">
<condition id="11">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="38" from="4" to="5">
<condition id="12">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="39" from="5" to="6">
<condition id="13">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="40" from="6" to="7">
<condition id="14">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="41" from="7" to="8">
<condition id="15">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="42" from="8" to="9">
<condition id="16">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="10" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0  %key_read = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %key)

]]></node>
<StgValue><ssdm name="key_read"/></StgValue>
</operation>

<operation id="11" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="6" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1  %data_read = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %data)

]]></node>
<StgValue><ssdm name="data_read"/></StgValue>
</operation>

<operation id="12" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="7" bw="30" op_0_bw="30" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
:2  %tmp = call i30 @_ssdm_op_PartSelect.i30.i32.i32.i32(i32 %data_read, i32 2, i32 31)

]]></node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="8" bw="33" op_0_bw="30">
<![CDATA[
:3  %tmp_1_cast = zext i30 %tmp to i33

]]></node>
<StgValue><ssdm name="tmp_1_cast"/></StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="16" bw="33" op_0_bw="32">
<![CDATA[
:11  %tmp_cast = zext i32 %key_read to i33

]]></node>
<StgValue><ssdm name="tmp_cast"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="17" bw="33" op_0_bw="33" op_1_bw="33">
<![CDATA[
:12  %data2_sum = add i33 %tmp_cast, %tmp_1_cast

]]></node>
<StgValue><ssdm name="data2_sum"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="18" bw="64" op_0_bw="33">
<![CDATA[
:13  %data2_sum_cast = zext i33 %data2_sum to i64

]]></node>
<StgValue><ssdm name="data2_sum_cast"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="19" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
:14  %gmem_addr = getelementptr inbounds i32* %gmem, i64 %data2_sum_cast

]]></node>
<StgValue><ssdm name="gmem_addr"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="18" st_id="2" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="20" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:15  %gmem_load_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr, i32 1)

]]></node>
<StgValue><ssdm name="gmem_load_req"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="19" st_id="3" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="20" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:15  %gmem_load_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr, i32 1)

]]></node>
<StgValue><ssdm name="gmem_load_req"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="20" st_id="4" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="20" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:15  %gmem_load_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr, i32 1)

]]></node>
<StgValue><ssdm name="gmem_load_req"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="21" st_id="5" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="20" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:15  %gmem_load_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr, i32 1)

]]></node>
<StgValue><ssdm name="gmem_load_req"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="22" st_id="6" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="20" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:15  %gmem_load_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr, i32 1)

]]></node>
<StgValue><ssdm name="gmem_load_req"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="23" st_id="7" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="20" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:15  %gmem_load_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr, i32 1)

]]></node>
<StgValue><ssdm name="gmem_load_req"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="24" st_id="8" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="20" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:15  %gmem_load_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr, i32 1)

]]></node>
<StgValue><ssdm name="gmem_load_req"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="25" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="9" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:4  call void (...)* @_ssdm_op_SpecBitsMap(i32* %gmem), !map !1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="26" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="10" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:5  call void (...)* @_ssdm_op_SpecBitsMap(i32 %key) nounwind, !map !7

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="27" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="11" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:6  call void (...)* @_ssdm_op_SpecBitsMap(i32* %val_r) nounwind, !map !13

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="28" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="12" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:7  call void (...)* @_ssdm_op_SpecBitsMap(i32 0) nounwind, !map !17

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="29" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="13" bw="0" op_0_bw="0" op_1_bw="8">
<![CDATA[
:8  call void (...)* @_ssdm_op_SpecTopModule([4 x i8]* @get_str) nounwind

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="30" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="14" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="8">
<![CDATA[
:9  call void (...)* @_ssdm_op_SpecLatency(i32 1, i32 65535, [1 x i8]* @p_str) nounwind

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="31" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="15" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="8" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="8" op_8_bw="8" op_9_bw="8" op_10_bw="8">
<![CDATA[
:10  call void (...)* @_ssdm_op_SpecInterface(i32* %gmem, [6 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [7 x i8]* @p_str2, [1 x i8]* @p_str, [1 x i8]* @p_str) nounwind

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="32" st_id="9" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="21" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:16  %gmem_addr_read = call i32 @_ssdm_op_Read.m_axi.i32P(i32* %gmem_addr)

]]></node>
<StgValue><ssdm name="gmem_addr_read"/></StgValue>
</operation>

<operation id="33" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="22" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
:17  call void @_ssdm_op_Write.ap_auto.i32P(i32* %val_r, i32 %gmem_addr_read)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="34" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="23" bw="0" op_0_bw="32">
<![CDATA[
:18  ret i32 0

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>
</state_list>


<ports>
<port id="43" name="gmem" dir="0" iftype="4">
<core>NULL</core><StgValue><ssdm name="gmem"/></StgValue>
</port>
<port id="44" name="data" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="data"/></StgValue>
</port>
<port id="45" name="key" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="key"/></StgValue>
</port>
<port id="46" name="val_r" dir="1" iftype="0">
<core>NULL</core><StgValue><ssdm name="val_r"/></StgValue>
</port>
</ports>


<dataflows>
<dataflow id="48" from="_ssdm_op_Read.ap_auto.i32" to="key_read" fromId="47" toId="10">
</dataflow>
<dataflow id="49" from="key" to="key_read" fromId="45" toId="10">
</dataflow>
<dataflow id="50" from="_ssdm_op_Read.ap_auto.i32" to="data_read" fromId="47" toId="11">
</dataflow>
<dataflow id="51" from="data" to="data_read" fromId="44" toId="11">
</dataflow>
<dataflow id="53" from="_ssdm_op_PartSelect.i30.i32.i32.i32" to="tmp" fromId="52" toId="12">
</dataflow>
<dataflow id="54" from="data_read" to="tmp" fromId="11" toId="12">
</dataflow>
<dataflow id="56" from="stg_55" to="tmp" fromId="55" toId="12">
</dataflow>
<dataflow id="58" from="stg_57" to="tmp" fromId="57" toId="12">
</dataflow>
<dataflow id="59" from="tmp" to="tmp_1_cast" fromId="12" toId="13">
</dataflow>
<dataflow id="60" from="key_read" to="tmp_cast" fromId="10" toId="14">
</dataflow>
<dataflow id="61" from="tmp_cast" to="data2_sum" fromId="14" toId="15">
</dataflow>
<dataflow id="62" from="tmp_1_cast" to="data2_sum" fromId="13" toId="15">
</dataflow>
<dataflow id="63" from="data2_sum" to="data2_sum_cast" fromId="15" toId="16">
</dataflow>
<dataflow id="64" from="gmem" to="gmem_addr" fromId="43" toId="17">
</dataflow>
<dataflow id="65" from="data2_sum_cast" to="gmem_addr" fromId="16" toId="17">
</dataflow>
<dataflow id="67" from="_ssdm_op_ReadReq.m_axi.i32P" to="gmem_load_req" fromId="66" toId="18">
</dataflow>
<dataflow id="68" from="gmem_addr" to="gmem_load_req" fromId="17" toId="18">
</dataflow>
<dataflow id="70" from="stg_69" to="gmem_load_req" fromId="69" toId="18">
</dataflow>
<dataflow id="71" from="_ssdm_op_ReadReq.m_axi.i32P" to="gmem_load_req" fromId="66" toId="19">
</dataflow>
<dataflow id="72" from="gmem_addr" to="gmem_load_req" fromId="17" toId="19">
</dataflow>
<dataflow id="73" from="stg_69" to="gmem_load_req" fromId="69" toId="19">
</dataflow>
<dataflow id="74" from="_ssdm_op_ReadReq.m_axi.i32P" to="gmem_load_req" fromId="66" toId="20">
</dataflow>
<dataflow id="75" from="gmem_addr" to="gmem_load_req" fromId="17" toId="20">
</dataflow>
<dataflow id="76" from="stg_69" to="gmem_load_req" fromId="69" toId="20">
</dataflow>
<dataflow id="77" from="_ssdm_op_ReadReq.m_axi.i32P" to="gmem_load_req" fromId="66" toId="21">
</dataflow>
<dataflow id="78" from="gmem_addr" to="gmem_load_req" fromId="17" toId="21">
</dataflow>
<dataflow id="79" from="stg_69" to="gmem_load_req" fromId="69" toId="21">
</dataflow>
<dataflow id="80" from="_ssdm_op_ReadReq.m_axi.i32P" to="gmem_load_req" fromId="66" toId="22">
</dataflow>
<dataflow id="81" from="gmem_addr" to="gmem_load_req" fromId="17" toId="22">
</dataflow>
<dataflow id="82" from="stg_69" to="gmem_load_req" fromId="69" toId="22">
</dataflow>
<dataflow id="83" from="_ssdm_op_ReadReq.m_axi.i32P" to="gmem_load_req" fromId="66" toId="23">
</dataflow>
<dataflow id="84" from="gmem_addr" to="gmem_load_req" fromId="17" toId="23">
</dataflow>
<dataflow id="85" from="stg_69" to="gmem_load_req" fromId="69" toId="23">
</dataflow>
<dataflow id="86" from="_ssdm_op_ReadReq.m_axi.i32P" to="gmem_load_req" fromId="66" toId="24">
</dataflow>
<dataflow id="87" from="gmem_addr" to="gmem_load_req" fromId="17" toId="24">
</dataflow>
<dataflow id="88" from="stg_69" to="gmem_load_req" fromId="69" toId="24">
</dataflow>
<dataflow id="90" from="_ssdm_op_SpecBitsMap" to="stg_25" fromId="89" toId="25">
</dataflow>
<dataflow id="91" from="gmem" to="stg_25" fromId="43" toId="25">
</dataflow>
<dataflow id="92" from="_ssdm_op_SpecBitsMap" to="stg_26" fromId="89" toId="26">
</dataflow>
<dataflow id="93" from="key" to="stg_26" fromId="45" toId="26">
</dataflow>
<dataflow id="94" from="_ssdm_op_SpecBitsMap" to="stg_27" fromId="89" toId="27">
</dataflow>
<dataflow id="95" from="val_r" to="stg_27" fromId="46" toId="27">
</dataflow>
<dataflow id="96" from="_ssdm_op_SpecBitsMap" to="stg_28" fromId="89" toId="28">
</dataflow>
<dataflow id="98" from="stg_97" to="stg_28" fromId="97" toId="28">
</dataflow>
<dataflow id="100" from="_ssdm_op_SpecTopModule" to="stg_29" fromId="99" toId="29">
</dataflow>
<dataflow id="102" from="get_str" to="stg_29" fromId="101" toId="29">
</dataflow>
<dataflow id="104" from="_ssdm_op_SpecLatency" to="stg_30" fromId="103" toId="30">
</dataflow>
<dataflow id="105" from="stg_69" to="stg_30" fromId="69" toId="30">
</dataflow>
<dataflow id="107" from="stg_106" to="stg_30" fromId="106" toId="30">
</dataflow>
<dataflow id="109" from="p_str" to="stg_30" fromId="108" toId="30">
</dataflow>
<dataflow id="111" from="_ssdm_op_SpecInterface" to="stg_31" fromId="110" toId="31">
</dataflow>
<dataflow id="112" from="gmem" to="stg_31" fromId="43" toId="31">
</dataflow>
<dataflow id="114" from="p_str1" to="stg_31" fromId="113" toId="31">
</dataflow>
<dataflow id="115" from="stg_97" to="stg_31" fromId="97" toId="31">
</dataflow>
<dataflow id="116" from="stg_97" to="stg_31" fromId="97" toId="31">
</dataflow>
<dataflow id="117" from="stg_97" to="stg_31" fromId="97" toId="31">
</dataflow>
<dataflow id="118" from="stg_97" to="stg_31" fromId="97" toId="31">
</dataflow>
<dataflow id="119" from="p_str" to="stg_31" fromId="108" toId="31">
</dataflow>
<dataflow id="121" from="p_str2" to="stg_31" fromId="120" toId="31">
</dataflow>
<dataflow id="122" from="p_str" to="stg_31" fromId="108" toId="31">
</dataflow>
<dataflow id="123" from="p_str" to="stg_31" fromId="108" toId="31">
</dataflow>
<dataflow id="125" from="_ssdm_op_Read.m_axi.i32P" to="gmem_addr_read" fromId="124" toId="32">
</dataflow>
<dataflow id="126" from="gmem_addr" to="gmem_addr_read" fromId="17" toId="32">
</dataflow>
<dataflow id="128" from="_ssdm_op_Write.ap_auto.i32P" to="stg_33" fromId="127" toId="33">
</dataflow>
<dataflow id="129" from="val_r" to="stg_33" fromId="46" toId="33">
</dataflow>
<dataflow id="130" from="gmem_addr_read" to="stg_33" fromId="32" toId="33">
</dataflow>
<dataflow id="131" from="stg_97" to="stg_34" fromId="97" toId="34">
</dataflow>
</dataflows>


</stg>
