$date
	Fri Aug 27 18:12:14 2021
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module countermod10_test $end
$var wire 1 ! zero $end
$var wire 1 " tc $end
$var wire 4 # ones [3:0] $end
$var reg 1 $ clk $end
$var reg 1 % clrn $end
$var reg 4 & data [3:0] $end
$var reg 1 ' en $end
$var reg 1 ( loadn $end
$scope module dut $end
$var wire 1 $ clk $end
$var wire 1 % clrn $end
$var wire 4 ) data [3:0] $end
$var wire 1 ' en $end
$var wire 1 ( loadn $end
$var reg 4 * ones [3:0] $end
$var reg 1 " tc $end
$var reg 1 ! zero $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
bx *
b110 )
1(
0'
b110 &
1%
0$
bx #
0"
0!
$end
#5
b110 #
b110 *
0(
#10
1(
1$
#15
1'
#20
0$
#30
b101 #
b101 *
1$
#40
0$
#50
b100 #
b100 *
1$
#60
0$
#70
b11 #
b11 *
1$
#80
0$
#90
b10 #
b10 *
1$
#100
0$
#110
b1 #
b1 *
1$
#120
0$
#130
1!
1"
b0 #
b0 *
1$
#140
0$
#150
0!
0"
b1001 #
b1001 *
1$
#160
0$
#170
b1000 #
b1000 *
1$
#180
0$
#190
b111 #
b111 *
1$
#200
0$
#210
b110 #
b110 *
1$
#220
0$
#230
b101 #
b101 *
1$
#240
0$
#250
b100 #
b100 *
1$
#260
0$
#270
b11 #
b11 *
1$
#280
0$
#290
b10 #
b10 *
1$
#300
0$
#310
b1 #
b1 *
1$
#320
0$
#330
1!
1"
b0 #
b0 *
1$
#340
0$
#350
0!
0"
b1001 #
b1001 *
1$
#360
0$
#370
b1000 #
b1000 *
1$
#380
0$
#390
b111 #
b111 *
1$
#400
0$
#410
b110 #
b110 *
1$
#415
