<?xml version="1.0" encoding="UTF-8"?>
<BuildStatus>
    <Strategy name="Strategy1">
        <Milestone name="Export" build_result="0" build_time="0">
            <Task name="IBIS" build_result="0" update_result="3" update_time="0"/>
            <Task name="TimingSimFileVlg" build_result="0" update_result="3" update_time="0"/>
            <Task name="TimingSimFileVHD" build_result="0" update_result="3" update_time="0"/>
            <Task name="Bitgen" build_result="2" update_result="0" update_time="1498599330"/>
            <Task name="Promgen" build_result="0" update_result="3" update_time="0"/>
        </Milestone>
        <Milestone name="Map" build_result="2" build_time="1498599284">
            <Task name="Map" build_result="2" update_result="0" update_time="1498599284"/>
            <Task name="MapTrace" build_result="2" update_result="0" update_time="1498599287"/>
            <Task name="MapVerilogSimFile" build_result="0" update_result="3" update_time="0"/>
            <Task name="MapVHDLSimFile" build_result="0" update_result="3" update_time="0"/>
        </Milestone>
        <Milestone name="PAR" build_result="2" build_time="1498599311">
            <Task name="PAR" build_result="2" update_result="0" update_time="1498599311"/>
            <Task name="PARTrace" build_result="2" update_result="0" update_time="1498599314"/>
            <Task name="IOTiming" build_result="2" update_result="0" update_time="1498599320"/>
        </Milestone>
        <Milestone name="Synthesis" build_result="2" build_time="1498597280">
            <Task name="Synplify_Synthesis" build_result="2" update_result="0" update_time="1498597280"/>
        </Milestone>
        <Milestone name="TOOL_Report" build_result="0" build_time="0">
            <Task name="HDLE" build_result="2" update_result="0" update_time="1498597269"/>
            <Task name="BKM" build_result="0" update_result="2" update_time="0"/>
            <Task name="SSO" build_result="0" update_result="2" update_time="0"/>
            <Task name="PIODRC" build_result="0" update_result="2" update_time="0"/>
            <Task name="DEC" build_result="0" update_result="2" update_time="0"/>
        </Milestone>
        <Milestone name="Translate" build_result="2" build_time="1498597280">
            <Task name="Translate" build_result="2" update_result="0" update_time="1498597280"/>
        </Milestone>
        <Report name="FPGA13_impl1.bgn" last_build_time="1498599330" last_build_size="4179"/>
        <Report name="FPGA13_impl1.bit" last_build_time="1498599330" last_build_size="1928029"/>
        <Report name="FPGA13_impl1.edi" last_build_time="1498597278" last_build_size="429561"/>
        <Report name="FPGA13_impl1.ior" last_build_time="1498599320" last_build_size="19408"/>
        <Report name="FPGA13_impl1.ncd" last_build_time="1498599311" last_build_size="645881"/>
        <Report name="FPGA13_impl1.ngd" last_build_time="1498597280" last_build_size="444557"/>
        <Report name="FPGA13_impl1.tw1" last_build_time="1498599287" last_build_size="15835"/>
        <Report name="FPGA13_impl1.twr" last_build_time="1498599314" last_build_size="94957"/>
        <Report name="FPGA13_impl1_map.ncd" last_build_time="1498599284" last_build_size="495300"/>
    </Strategy>
</BuildStatus>
