INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/8200622/labs/labs.srcs/sources_1/new/fulladder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fulladder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/8200622/labs/labs.srcs/sources_1/new/fulladder4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fulladder4
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/8200622/labs/labs.srcs/sources_1/new/fulladder32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fulladder32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/8200622/labs/labs.srcs/sources_1/new/nexys_adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module nexys_adder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/8200622/labs/labs.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu_riscv
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/8200622/labs/labs.srcs/sources_1/new/nexys_alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module nexys_alu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/8200622/labs/labs.srcs/sources_1/new/instr_mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module instr_mem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/8200622/labs/labs.srcs/sources_1/new/data_mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_mem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/8200622/labs/labs.srcs/sources_1/new/rf_riscv.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rf_riscv
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/8200622/labs/labs.srcs/sources_1/new/nexys_rf_riscv.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module nexys_rf_riscv
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/8200622/labs/labs.srcs/sources_1/new/CYBERcobra.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CYBERcobra
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/8200622/labs/labs.srcs/sim_1/new/tb_fulladder1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_fulladder
WARNING: [VRFC 10-3380] identifier 'line_dump' is used before its declaration [C:/Users/8200622/labs/labs.srcs/sim_1/new/tb_fulladder1.v:38]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/8200622/labs/labs.srcs/sim_1/new/tb_fulladder32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_fulladder32
INFO: [VRFC 10-2458] undeclared symbol result_dump, assumed default net type wire [C:/Users/8200622/labs/labs.srcs/sim_1/new/tb_fulladder32.v:28]
INFO: [VRFC 10-2458] undeclared symbol Pout_dump, assumed default net type wire [C:/Users/8200622/labs/labs.srcs/sim_1/new/tb_fulladder32.v:29]
WARNING: [VRFC 10-3380] identifier 'line_dump' is used before its declaration [C:/Users/8200622/labs/labs.srcs/sim_1/new/tb_fulladder32.v:37]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/8200622/labs/labs.srcs/sim_1/new/tb_miriscv_alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_miriscv_alu
WARNING: [VRFC 10-3380] identifier 'line_dump' is used before its declaration [C:/Users/8200622/labs/labs.srcs/sim_1/new/tb_miriscv_alu.v:47]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/8200622/labs/labs.srcs/sim_1/new/tb_instr_mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_instr_mem
INFO: [VRFC 10-311] analyzing module instr_mem_ref8
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/8200622/labs/labs.srcs/sim_1/new/tb_data_mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_data_mem8
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/8200622/labs/labs.srcs/sim_1/new/tb_riscv.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_rf_riscv
INFO: [VRFC 10-311] analyzing module register_file_ref
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/8200622/labs/labs.srcs/sim_1/new/tb_cybercobra.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_CYBERcobra
INFO: [VRFC 10-2458] undeclared symbol clk, assumed default net type wire [C:/Users/8200622/labs/labs.srcs/sim_1/new/tb_cybercobra.v:7]
INFO: [VRFC 10-2458] undeclared symbol rstn, assumed default net type wire [C:/Users/8200622/labs/labs.srcs/sim_1/new/tb_cybercobra.v:8]
INFO: [VRFC 10-2458] undeclared symbol INr, assumed default net type wire [C:/Users/8200622/labs/labs.srcs/sim_1/new/tb_cybercobra.v:9]
INFO: [VRFC 10-2458] undeclared symbol OUT, assumed default net type wire [C:/Users/8200622/labs/labs.srcs/sim_1/new/tb_cybercobra.v:10]
WARNING: [VRFC 10-2938] 'OUT' is already implicitly declared on line 10 [C:/Users/8200622/labs/labs.srcs/sim_1/new/tb_cybercobra.v:13]
WARNING: [VRFC 10-2938] 'clk' is already implicitly declared on line 7 [C:/Users/8200622/labs/labs.srcs/sim_1/new/tb_cybercobra.v:14]
WARNING: [VRFC 10-2938] 'rstn' is already implicitly declared on line 8 [C:/Users/8200622/labs/labs.srcs/sim_1/new/tb_cybercobra.v:15]
WARNING: [VRFC 10-2938] 'INr' is already implicitly declared on line 9 [C:/Users/8200622/labs/labs.srcs/sim_1/new/tb_cybercobra.v:16]
