#-----------------------------------------------------------
# Vivado v2020.2 (64-bit)
# SW Build 3064766 on Wed Nov 18 09:12:47 MST 2020
# IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
# Start of session at: Wed May 25 01:17:35 2022
# Process ID: 178835
# Current directory: /home/anubhav/xilinx_projects/nn_v3/nnv3/nnv3.runs/impl_1
# Command line: vivado -log nn_wrapper.vdi -applog -product Vivado -messageDb vivado.pb -mode batch -source nn_wrapper.tcl -notrace
# Log file: /home/anubhav/xilinx_projects/nn_v3/nnv3/nnv3.runs/impl_1/nn_wrapper.vdi
# Journal file: /home/anubhav/xilinx_projects/nn_v3/nnv3/nnv3.runs/impl_1/vivado.jou
#-----------------------------------------------------------
source nn_wrapper.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/anubhav/xilinx_projects/ip_repo'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/tools/Xilinx/Vivado/2020.2/data/ip'.
Command: link_design -top nn_wrapper -part xc7z020clg400-1
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Device 21-403] Loading part xc7z020clg400-1
INFO: [Project 1-454] Reading design checkpoint '/home/anubhav/xilinx_projects/nn_v3/nnv3/nnv3.gen/sources_1/bd/nn/ip/nn_InputLayer_0_1/nn_InputLayer_0_1.dcp' for cell 'nn_i/InputLayer_0'
INFO: [Project 1-454] Reading design checkpoint '/home/anubhav/xilinx_projects/nn_v3/nnv3/nnv3.gen/sources_1/bd/nn/ip/nn_conv_combined_0_1/nn_conv_combined_0_1.dcp' for cell 'nn_i/conv_combined_0'
INFO: [Project 1-454] Reading design checkpoint '/home/anubhav/xilinx_projects/nn_v3/nnv3/nnv3.gen/sources_1/bd/nn/ip/nn_conv_dy_0/nn_conv_dy_0.dcp' for cell 'nn_i/conv_dy'
INFO: [Project 1-454] Reading design checkpoint '/home/anubhav/xilinx_projects/nn_v3/nnv3/nnv3.gen/sources_1/bd/nn/ip/nn_conv_y_0/nn_conv_y_0.dcp' for cell 'nn_i/conv_y'
INFO: [Project 1-454] Reading design checkpoint '/home/anubhav/xilinx_projects/nn_v3/nnv3/nnv3.gen/sources_1/bd/nn/ip/nn_fcc_combined_0_1/nn_fcc_combined_0_1.dcp' for cell 'nn_i/fcc_combined_0'
INFO: [Project 1-454] Reading design checkpoint '/home/anubhav/xilinx_projects/nn_v3/nnv3/nnv3.gen/sources_1/bd/nn/ip/nn_fcc_dx_0/nn_fcc_dx_0.dcp' for cell 'nn_i/fcc_dx'
INFO: [Project 1-454] Reading design checkpoint '/home/anubhav/xilinx_projects/nn_v3/nnv3/nnv3.gen/sources_1/bd/nn/ip/nn_fcc_dy_0/nn_fcc_dy_0.dcp' for cell 'nn_i/fcc_dy'
INFO: [Project 1-454] Reading design checkpoint '/home/anubhav/xilinx_projects/nn_v3/nnv3/nnv3.gen/sources_1/bd/nn/ip/nn_fcc_x_0/nn_fcc_x_0.dcp' for cell 'nn_i/fcc_x'
INFO: [Project 1-454] Reading design checkpoint '/home/anubhav/xilinx_projects/nn_v3/nnv3/nnv3.gen/sources_1/bd/nn/ip/nn_fcc_y_0/nn_fcc_y_0.dcp' for cell 'nn_i/fcc_y'
INFO: [Project 1-454] Reading design checkpoint '/home/anubhav/xilinx_projects/nn_v3/nnv3/nnv3.gen/sources_1/bd/nn/ip/nn_loss_derivative_0_3/nn_loss_derivative_0_3.dcp' for cell 'nn_i/loss_derivative_0'
INFO: [Project 1-454] Reading design checkpoint '/home/anubhav/xilinx_projects/nn_v3/nnv3/nnv3.gen/sources_1/bd/nn/ip/nn_processing_system7_0_0/nn_processing_system7_0_0.dcp' for cell 'nn_i/processing_system7_0'
INFO: [Project 1-454] Reading design checkpoint '/home/anubhav/xilinx_projects/nn_v3/nnv3/nnv3.gen/sources_1/bd/nn/ip/nn_relu_combined_0_0/nn_relu_combined_0_0.dcp' for cell 'nn_i/relu_combined_0'
INFO: [Project 1-454] Reading design checkpoint '/home/anubhav/xilinx_projects/nn_v3/nnv3/nnv3.gen/sources_1/bd/nn/ip/nn_relu_dy_0/nn_relu_dy_0.dcp' for cell 'nn_i/relu_dy'
INFO: [Project 1-454] Reading design checkpoint '/home/anubhav/xilinx_projects/nn_v3/nnv3/nnv3.gen/sources_1/bd/nn/ip/nn_relu_y_0/nn_relu_y_0.dcp' for cell 'nn_i/relu_y'
INFO: [Project 1-454] Reading design checkpoint '/home/anubhav/xilinx_projects/nn_v3/nnv3/nnv3.gen/sources_1/bd/nn/ip/nn_rst_ps7_0_100M_0/nn_rst_ps7_0_100M_0.dcp' for cell 'nn_i/rst_ps7_0_100M'
INFO: [Project 1-454] Reading design checkpoint '/home/anubhav/xilinx_projects/nn_v3/nnv3/nnv3.gen/sources_1/bd/nn/ip/nn_update_weights_0_0/nn_update_weights_0_0.dcp' for cell 'nn_i/update_weights_0'
INFO: [Project 1-454] Reading design checkpoint '/home/anubhav/xilinx_projects/nn_v3/nnv3/nnv3.gen/sources_1/bd/nn/ip/nn_xbar_0/nn_xbar_0.dcp' for cell 'nn_i/axi_mem_intercon/xbar'
INFO: [Project 1-454] Reading design checkpoint '/home/anubhav/xilinx_projects/nn_v3/nnv3/nnv3.gen/sources_1/bd/nn/ip/nn_auto_pc_0/nn_auto_pc_0.dcp' for cell 'nn_i/axi_mem_intercon/m00_couplers/auto_pc'
INFO: [Project 1-454] Reading design checkpoint '/home/anubhav/xilinx_projects/nn_v3/nnv3/nnv3.gen/sources_1/bd/nn/ip/nn_auto_us_0/nn_auto_us_0.dcp' for cell 'nn_i/axi_mem_intercon/s00_couplers/auto_us'
INFO: [Project 1-454] Reading design checkpoint '/home/anubhav/xilinx_projects/nn_v3/nnv3/nnv3.gen/sources_1/bd/nn/ip/nn_auto_us_1/nn_auto_us_1.dcp' for cell 'nn_i/axi_mem_intercon/s01_couplers/auto_us'
INFO: [Project 1-454] Reading design checkpoint '/home/anubhav/xilinx_projects/nn_v3/nnv3/nnv3.gen/sources_1/bd/nn/ip/nn_auto_us_2/nn_auto_us_2.dcp' for cell 'nn_i/axi_mem_intercon/s02_couplers/auto_us'
INFO: [Project 1-454] Reading design checkpoint '/home/anubhav/xilinx_projects/nn_v3/nnv3/nnv3.gen/sources_1/bd/nn/ip/nn_auto_us_3/nn_auto_us_3.dcp' for cell 'nn_i/axi_mem_intercon/s03_couplers/auto_us'
INFO: [Project 1-454] Reading design checkpoint '/home/anubhav/xilinx_projects/nn_v3/nnv3/nnv3.gen/sources_1/bd/nn/ip/nn_auto_us_4/nn_auto_us_4.dcp' for cell 'nn_i/axi_mem_intercon/s04_couplers/auto_us'
INFO: [Project 1-454] Reading design checkpoint '/home/anubhav/xilinx_projects/nn_v3/nnv3/nnv3.gen/sources_1/bd/nn/ip/nn_xbar_1/nn_xbar_1.dcp' for cell 'nn_i/ps7_0_axi_periph/xbar'
INFO: [Project 1-454] Reading design checkpoint '/home/anubhav/xilinx_projects/nn_v3/nnv3/nnv3.gen/sources_1/bd/nn/ip/nn_auto_pc_1/nn_auto_pc_1.dcp' for cell 'nn_i/ps7_0_axi_periph/s00_couplers/auto_pc'
Netlist sorting complete. Time (s): cpu = 00:00:00.34 ; elapsed = 00:00:00.34 . Memory (MB): peak = 2357.969 ; gain = 0.000 ; free physical = 17123 ; free virtual = 24679
INFO: [Netlist 29-17] Analyzing 2740 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2020.2
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/anubhav/xilinx_projects/nn_v3/nnv3/nnv3.gen/sources_1/bd/nn/ip/nn_processing_system7_0_0/nn_processing_system7_0_0.xdc] for cell 'nn_i/processing_system7_0/inst'
Finished Parsing XDC File [/home/anubhav/xilinx_projects/nn_v3/nnv3/nnv3.gen/sources_1/bd/nn/ip/nn_processing_system7_0_0/nn_processing_system7_0_0.xdc] for cell 'nn_i/processing_system7_0/inst'
Parsing XDC File [/home/anubhav/xilinx_projects/nn_v3/nnv3/nnv3.gen/sources_1/bd/nn/ip/nn_rst_ps7_0_100M_0/nn_rst_ps7_0_100M_0_board.xdc] for cell 'nn_i/rst_ps7_0_100M/U0'
Finished Parsing XDC File [/home/anubhav/xilinx_projects/nn_v3/nnv3/nnv3.gen/sources_1/bd/nn/ip/nn_rst_ps7_0_100M_0/nn_rst_ps7_0_100M_0_board.xdc] for cell 'nn_i/rst_ps7_0_100M/U0'
Parsing XDC File [/home/anubhav/xilinx_projects/nn_v3/nnv3/nnv3.gen/sources_1/bd/nn/ip/nn_rst_ps7_0_100M_0/nn_rst_ps7_0_100M_0.xdc] for cell 'nn_i/rst_ps7_0_100M/U0'
Finished Parsing XDC File [/home/anubhav/xilinx_projects/nn_v3/nnv3/nnv3.gen/sources_1/bd/nn/ip/nn_rst_ps7_0_100M_0/nn_rst_ps7_0_100M_0.xdc] for cell 'nn_i/rst_ps7_0_100M/U0'
Parsing XDC File [/home/anubhav/xilinx_projects/nn_v3/nnv3/nnv3.gen/sources_1/bd/nn/ip/nn_auto_us_0/nn_auto_us_0_clocks.xdc] for cell 'nn_i/axi_mem_intercon/s00_couplers/auto_us/inst'
Finished Parsing XDC File [/home/anubhav/xilinx_projects/nn_v3/nnv3/nnv3.gen/sources_1/bd/nn/ip/nn_auto_us_0/nn_auto_us_0_clocks.xdc] for cell 'nn_i/axi_mem_intercon/s00_couplers/auto_us/inst'
Parsing XDC File [/home/anubhav/xilinx_projects/nn_v3/nnv3/nnv3.gen/sources_1/bd/nn/ip/nn_auto_us_1/nn_auto_us_1_clocks.xdc] for cell 'nn_i/axi_mem_intercon/s01_couplers/auto_us/inst'
Finished Parsing XDC File [/home/anubhav/xilinx_projects/nn_v3/nnv3/nnv3.gen/sources_1/bd/nn/ip/nn_auto_us_1/nn_auto_us_1_clocks.xdc] for cell 'nn_i/axi_mem_intercon/s01_couplers/auto_us/inst'
Parsing XDC File [/home/anubhav/xilinx_projects/nn_v3/nnv3/nnv3.gen/sources_1/bd/nn/ip/nn_auto_us_2/nn_auto_us_2_clocks.xdc] for cell 'nn_i/axi_mem_intercon/s02_couplers/auto_us/inst'
Finished Parsing XDC File [/home/anubhav/xilinx_projects/nn_v3/nnv3/nnv3.gen/sources_1/bd/nn/ip/nn_auto_us_2/nn_auto_us_2_clocks.xdc] for cell 'nn_i/axi_mem_intercon/s02_couplers/auto_us/inst'
Parsing XDC File [/home/anubhav/xilinx_projects/nn_v3/nnv3/nnv3.gen/sources_1/bd/nn/ip/nn_auto_us_3/nn_auto_us_3_clocks.xdc] for cell 'nn_i/axi_mem_intercon/s03_couplers/auto_us/inst'
Finished Parsing XDC File [/home/anubhav/xilinx_projects/nn_v3/nnv3/nnv3.gen/sources_1/bd/nn/ip/nn_auto_us_3/nn_auto_us_3_clocks.xdc] for cell 'nn_i/axi_mem_intercon/s03_couplers/auto_us/inst'
Parsing XDC File [/home/anubhav/xilinx_projects/nn_v3/nnv3/nnv3.gen/sources_1/bd/nn/ip/nn_auto_us_4/nn_auto_us_4_clocks.xdc] for cell 'nn_i/axi_mem_intercon/s04_couplers/auto_us/inst'
Finished Parsing XDC File [/home/anubhav/xilinx_projects/nn_v3/nnv3/nnv3.gen/sources_1/bd/nn/ip/nn_auto_us_4/nn_auto_us_4_clocks.xdc] for cell 'nn_i/axi_mem_intercon/s04_couplers/auto_us/inst'
INFO: [Project 1-1715] 1 XPM XDC files have been applied to the design.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2702.066 ; gain = 0.000 ; free physical = 17016 ; free virtual = 24546
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 4 instances were transformed.
  RAM32M => RAM32M (RAMD32(x6), RAMS32(x2)): 3 instances
  RAM32X1D => RAM32X1D (RAMD32(x2)): 1 instance 

36 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:15 ; elapsed = 00:00:15 . Memory (MB): peak = 2702.066 ; gain = 344.168 ; free physical = 17016 ; free virtual = 24546
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.70 . Memory (MB): peak = 2702.066 ; gain = 0.000 ; free physical = 17004 ; free virtual = 24535

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: bd86ebb8

Time (s): cpu = 00:00:08 ; elapsed = 00:00:06 . Memory (MB): peak = 2882.949 ; gain = 180.883 ; free physical = 16564 ; free virtual = 24095

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 1 inverter(s) to 2 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 9383686d

Time (s): cpu = 00:00:03 ; elapsed = 00:00:01 . Memory (MB): peak = 3063.855 ; gain = 0.000 ; free physical = 16456 ; free virtual = 23986
INFO: [Opt 31-389] Phase Retarget created 106 cells and removed 151 cells
INFO: [Opt 31-1021] In phase Retarget, 24 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 15 inverter(s) to 40 load pin(s).
Phase 2 Constant propagation | Checksum: b14c7aeb

Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 3063.855 ; gain = 0.000 ; free physical = 16455 ; free virtual = 23986
INFO: [Opt 31-389] Phase Constant propagation created 1219 cells and removed 3198 cells
INFO: [Opt 31-1021] In phase Constant propagation, 24 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 3 Sweep
Phase 3 Sweep | Checksum: 8f93accd

Time (s): cpu = 00:00:05 ; elapsed = 00:00:03 . Memory (MB): peak = 3063.855 ; gain = 0.000 ; free physical = 16455 ; free virtual = 23986
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 487 cells
INFO: [Opt 31-1021] In phase Sweep, 96 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 4 BUFG optimization
Phase 4 BUFG optimization | Checksum: 8f93accd

Time (s): cpu = 00:00:05 ; elapsed = 00:00:04 . Memory (MB): peak = 3063.855 ; gain = 0.000 ; free physical = 16454 ; free virtual = 23985
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 5 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 5 Shift Register Optimization | Checksum: 8f93accd

Time (s): cpu = 00:00:05 ; elapsed = 00:00:04 . Memory (MB): peak = 3063.855 ; gain = 0.000 ; free physical = 16454 ; free virtual = 23985
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Post Processing Netlist
Phase 6 Post Processing Netlist | Checksum: 8f93accd

Time (s): cpu = 00:00:05 ; elapsed = 00:00:04 . Memory (MB): peak = 3063.855 ; gain = 0.000 ; free physical = 16454 ; free virtual = 23985
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
INFO: [Opt 31-1021] In phase Post Processing Netlist, 33 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |             106  |             151  |                                             24  |
|  Constant propagation         |            1219  |            3198  |                                             24  |
|  Sweep                        |               0  |             487  |                                             96  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                             33  |
-------------------------------------------------------------------------------------------------------------------------



Starting Connectivity Check Task

Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.05 . Memory (MB): peak = 3063.855 ; gain = 0.000 ; free physical = 16454 ; free virtual = 23985
Ending Logic Optimization Task | Checksum: 148409c88

Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 3063.855 ; gain = 0.000 ; free physical = 16454 ; free virtual = 23985

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Pwropt 34-10] Applying ODC optimizations ...

Finished Running Vector-less Activity Propagation


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-162] WRITE_MODE attribute of 4 BRAM(s) out of a total of 94 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 10 WE to EN ports
Number of BRAM Ports augmented: 44 newly gated: 18 Total Ports: 188
Number of Flops added for Enable Generation: 12

Ending PowerOpt Patch Enables Task | Checksum: 21b43ed14

Time (s): cpu = 00:00:00.34 ; elapsed = 00:00:00.32 . Memory (MB): peak = 3599.676 ; gain = 0.000 ; free physical = 16402 ; free virtual = 23933
Ending Power Optimization Task | Checksum: 21b43ed14

Time (s): cpu = 00:00:15 ; elapsed = 00:00:07 . Memory (MB): peak = 3599.676 ; gain = 535.820 ; free physical = 16448 ; free virtual = 23978

Starting Final Cleanup Task

Starting Logic Optimization Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Logic Optimization Task | Checksum: 16df0376b

Time (s): cpu = 00:00:06 ; elapsed = 00:00:03 . Memory (MB): peak = 3599.676 ; gain = 0.000 ; free physical = 16454 ; free virtual = 23985
Ending Final Cleanup Task | Checksum: 16df0376b

Time (s): cpu = 00:00:07 ; elapsed = 00:00:04 . Memory (MB): peak = 3599.676 ; gain = 0.000 ; free physical = 16454 ; free virtual = 23985

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3599.676 ; gain = 0.000 ; free physical = 16454 ; free virtual = 23985
Ending Netlist Obfuscation Task | Checksum: 16df0376b

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3599.676 ; gain = 0.000 ; free physical = 16454 ; free virtual = 23985
INFO: [Common 17-83] Releasing license: Implementation
63 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:40 ; elapsed = 00:00:24 . Memory (MB): peak = 3599.676 ; gain = 897.609 ; free physical = 16454 ; free virtual = 23985
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.09 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3599.676 ; gain = 0.000 ; free physical = 16450 ; free virtual = 23983
INFO: [Common 17-1381] The checkpoint '/home/anubhav/xilinx_projects/nn_v3/nnv3/nnv3.runs/impl_1/nn_wrapper_opt.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:08 ; elapsed = 00:00:05 . Memory (MB): peak = 3599.676 ; gain = 0.000 ; free physical = 16444 ; free virtual = 23985
INFO: [runtcl-4] Executing : report_drc -file nn_wrapper_drc_opted.rpt -pb nn_wrapper_drc_opted.pb -rpx nn_wrapper_drc_opted.rpx
Command: report_drc -file nn_wrapper_drc_opted.rpt -pb nn_wrapper_drc_opted.pb -rpx nn_wrapper_drc_opted.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/anubhav/xilinx_projects/nn_v3/nnv3/nnv3.runs/impl_1/nn_wrapper_drc_opted.rpt.
report_drc completed successfully
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 8 threads
WARNING: [DRC CHECK-3] Report rule limit reached: REQP-1840 rule limit reached: 20 violations have been found.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 nn_i/InputLayer_0/inst/gmem_m_axi_U/bus_write/buff_wdata/mem_reg has an input control pin nn_i/InputLayer_0/inst/gmem_m_axi_U/bus_write/buff_wdata/mem_reg/ADDRBWRADDR[10] (net: nn_i/InputLayer_0/inst/gmem_m_axi_U/bus_write/buff_wdata/rnext[6]) which is driven by a register (nn_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 nn_i/InputLayer_0/inst/gmem_m_axi_U/bus_write/buff_wdata/mem_reg has an input control pin nn_i/InputLayer_0/inst/gmem_m_axi_U/bus_write/buff_wdata/mem_reg/ADDRBWRADDR[11] (net: nn_i/InputLayer_0/inst/gmem_m_axi_U/bus_write/buff_wdata/rnext[7]) which is driven by a register (nn_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 nn_i/InputLayer_0/inst/gmem_m_axi_U/bus_write/buff_wdata/mem_reg has an input control pin nn_i/InputLayer_0/inst/gmem_m_axi_U/bus_write/buff_wdata/mem_reg/ADDRBWRADDR[4] (net: nn_i/InputLayer_0/inst/gmem_m_axi_U/bus_write/buff_wdata/rnext[0]) which is driven by a register (nn_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 nn_i/InputLayer_0/inst/gmem_m_axi_U/bus_write/buff_wdata/mem_reg has an input control pin nn_i/InputLayer_0/inst/gmem_m_axi_U/bus_write/buff_wdata/mem_reg/ADDRBWRADDR[5] (net: nn_i/InputLayer_0/inst/gmem_m_axi_U/bus_write/buff_wdata/rnext[1]) which is driven by a register (nn_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 nn_i/InputLayer_0/inst/gmem_m_axi_U/bus_write/buff_wdata/mem_reg has an input control pin nn_i/InputLayer_0/inst/gmem_m_axi_U/bus_write/buff_wdata/mem_reg/ADDRBWRADDR[6] (net: nn_i/InputLayer_0/inst/gmem_m_axi_U/bus_write/buff_wdata/rnext[2]) which is driven by a register (nn_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 nn_i/InputLayer_0/inst/gmem_m_axi_U/bus_write/buff_wdata/mem_reg has an input control pin nn_i/InputLayer_0/inst/gmem_m_axi_U/bus_write/buff_wdata/mem_reg/ADDRBWRADDR[7] (net: nn_i/InputLayer_0/inst/gmem_m_axi_U/bus_write/buff_wdata/rnext[3]) which is driven by a register (nn_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 nn_i/InputLayer_0/inst/gmem_m_axi_U/bus_write/buff_wdata/mem_reg has an input control pin nn_i/InputLayer_0/inst/gmem_m_axi_U/bus_write/buff_wdata/mem_reg/ADDRBWRADDR[8] (net: nn_i/InputLayer_0/inst/gmem_m_axi_U/bus_write/buff_wdata/rnext[4]) which is driven by a register (nn_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 nn_i/InputLayer_0/inst/gmem_m_axi_U/bus_write/buff_wdata/mem_reg has an input control pin nn_i/InputLayer_0/inst/gmem_m_axi_U/bus_write/buff_wdata/mem_reg/ADDRBWRADDR[9] (net: nn_i/InputLayer_0/inst/gmem_m_axi_U/bus_write/buff_wdata/rnext[5]) which is driven by a register (nn_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 nn_i/conv_combined_0/inst/gmem_m_axi_U/bus_write/buff_wdata/mem_reg has an input control pin nn_i/conv_combined_0/inst/gmem_m_axi_U/bus_write/buff_wdata/mem_reg/ADDRBWRADDR[10] (net: nn_i/conv_combined_0/inst/gmem_m_axi_U/bus_write/buff_wdata/rnext[6]) which is driven by a register (nn_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 nn_i/conv_combined_0/inst/gmem_m_axi_U/bus_write/buff_wdata/mem_reg has an input control pin nn_i/conv_combined_0/inst/gmem_m_axi_U/bus_write/buff_wdata/mem_reg/ADDRBWRADDR[11] (net: nn_i/conv_combined_0/inst/gmem_m_axi_U/bus_write/buff_wdata/rnext[7]) which is driven by a register (nn_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 nn_i/conv_combined_0/inst/gmem_m_axi_U/bus_write/buff_wdata/mem_reg has an input control pin nn_i/conv_combined_0/inst/gmem_m_axi_U/bus_write/buff_wdata/mem_reg/ADDRBWRADDR[4] (net: nn_i/conv_combined_0/inst/gmem_m_axi_U/bus_write/buff_wdata/rnext[0]) which is driven by a register (nn_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 nn_i/conv_combined_0/inst/gmem_m_axi_U/bus_write/buff_wdata/mem_reg has an input control pin nn_i/conv_combined_0/inst/gmem_m_axi_U/bus_write/buff_wdata/mem_reg/ADDRBWRADDR[5] (net: nn_i/conv_combined_0/inst/gmem_m_axi_U/bus_write/buff_wdata/rnext[1]) which is driven by a register (nn_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 nn_i/conv_combined_0/inst/gmem_m_axi_U/bus_write/buff_wdata/mem_reg has an input control pin nn_i/conv_combined_0/inst/gmem_m_axi_U/bus_write/buff_wdata/mem_reg/ADDRBWRADDR[6] (net: nn_i/conv_combined_0/inst/gmem_m_axi_U/bus_write/buff_wdata/rnext[2]) which is driven by a register (nn_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 nn_i/conv_combined_0/inst/gmem_m_axi_U/bus_write/buff_wdata/mem_reg has an input control pin nn_i/conv_combined_0/inst/gmem_m_axi_U/bus_write/buff_wdata/mem_reg/ADDRBWRADDR[7] (net: nn_i/conv_combined_0/inst/gmem_m_axi_U/bus_write/buff_wdata/rnext[3]) which is driven by a register (nn_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 nn_i/conv_combined_0/inst/gmem_m_axi_U/bus_write/buff_wdata/mem_reg has an input control pin nn_i/conv_combined_0/inst/gmem_m_axi_U/bus_write/buff_wdata/mem_reg/ADDRBWRADDR[8] (net: nn_i/conv_combined_0/inst/gmem_m_axi_U/bus_write/buff_wdata/rnext[4]) which is driven by a register (nn_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 nn_i/conv_combined_0/inst/gmem_m_axi_U/bus_write/buff_wdata/mem_reg has an input control pin nn_i/conv_combined_0/inst/gmem_m_axi_U/bus_write/buff_wdata/mem_reg/ADDRBWRADDR[9] (net: nn_i/conv_combined_0/inst/gmem_m_axi_U/bus_write/buff_wdata/rnext[5]) which is driven by a register (nn_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 nn_i/fcc_combined_0/inst/gmem_m_axi_U/bus_write/buff_wdata/mem_reg has an input control pin nn_i/fcc_combined_0/inst/gmem_m_axi_U/bus_write/buff_wdata/mem_reg/ADDRBWRADDR[10] (net: nn_i/fcc_combined_0/inst/gmem_m_axi_U/bus_write/buff_wdata/rnext[6]) which is driven by a register (nn_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 nn_i/fcc_combined_0/inst/gmem_m_axi_U/bus_write/buff_wdata/mem_reg has an input control pin nn_i/fcc_combined_0/inst/gmem_m_axi_U/bus_write/buff_wdata/mem_reg/ADDRBWRADDR[11] (net: nn_i/fcc_combined_0/inst/gmem_m_axi_U/bus_write/buff_wdata/rnext[7]) which is driven by a register (nn_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 nn_i/fcc_combined_0/inst/gmem_m_axi_U/bus_write/buff_wdata/mem_reg has an input control pin nn_i/fcc_combined_0/inst/gmem_m_axi_U/bus_write/buff_wdata/mem_reg/ADDRBWRADDR[8] (net: nn_i/fcc_combined_0/inst/gmem_m_axi_U/bus_write/buff_wdata/rnext[4]) which is driven by a register (nn_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 nn_i/fcc_combined_0/inst/gmem_m_axi_U/bus_write/buff_wdata/mem_reg has an input control pin nn_i/fcc_combined_0/inst/gmem_m_axi_U/bus_write/buff_wdata/mem_reg/ADDRBWRADDR[9] (net: nn_i/fcc_combined_0/inst/gmem_m_axi_U/bus_write/buff_wdata/rnext[5]) which is driven by a register (nn_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors, 21 Warnings
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 8 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 3599.676 ; gain = 0.000 ; free physical = 16307 ; free virtual = 23844
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 12245fefb

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.04 . Memory (MB): peak = 3599.676 ; gain = 0.000 ; free physical = 16307 ; free virtual = 23844
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 3599.676 ; gain = 0.000 ; free physical = 16307 ; free virtual = 23844

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: e85ef826

Time (s): cpu = 00:00:03 ; elapsed = 00:00:01 . Memory (MB): peak = 3599.676 ; gain = 0.000 ; free physical = 16346 ; free virtual = 23882

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 15d9c37c2

Time (s): cpu = 00:00:14 ; elapsed = 00:00:06 . Memory (MB): peak = 3599.676 ; gain = 0.000 ; free physical = 16313 ; free virtual = 23850

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 15d9c37c2

Time (s): cpu = 00:00:14 ; elapsed = 00:00:06 . Memory (MB): peak = 3599.676 ; gain = 0.000 ; free physical = 16313 ; free virtual = 23850
Phase 1 Placer Initialization | Checksum: 15d9c37c2

Time (s): cpu = 00:00:14 ; elapsed = 00:00:06 . Memory (MB): peak = 3599.676 ; gain = 0.000 ; free physical = 16310 ; free virtual = 23847

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 11cf7cc72

Time (s): cpu = 00:00:18 ; elapsed = 00:00:07 . Memory (MB): peak = 3599.676 ; gain = 0.000 ; free physical = 16276 ; free virtual = 23812

Phase 2.2 Update Timing before SLR Path Opt
Phase 2.2 Update Timing before SLR Path Opt | Checksum: b605b57b

Time (s): cpu = 00:00:22 ; elapsed = 00:00:08 . Memory (MB): peak = 3599.676 ; gain = 0.000 ; free physical = 16273 ; free virtual = 23810

Phase 2.3 Global Placement Core

Phase 2.3.1 Physical Synthesis In Placer
INFO: [Physopt 32-1035] Found 68 LUTNM shape to break, 1641 LUT instances to create LUTNM shape
INFO: [Physopt 32-1044] Break lutnm for timing: one critical 22, two critical 46, total 68, new lutff created 9
INFO: [Physopt 32-775] End 1 Pass. Optimized 623 nets or cells. Created 68 new cells, deleted 555 existing cells and moved 0 existing cell
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-456] No candidate cells for DSP register optimization found in the design.
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-1123] No candidate cells found for Shift Register to Pipeline optimization
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-677] No candidate cells for Shift Register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-526] No candidate cells for BRAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-846] No candidate cells for URAM register optimization found in the design
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-949] No candidate nets found for dynamic/static region interface net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3599.676 ; gain = 0.000 ; free physical = 16233 ; free virtual = 23770

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                                     |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  LUT Combining                                    |           68  |            555  |                   623  |           0  |           1  |  00:00:01  |
|  Very High Fanout                                 |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                                     |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Shift Register to Pipeline                       |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Shift Register                                   |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  BRAM Register                                    |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  URAM Register                                    |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Dynamic/Static Region Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                                            |           68  |            555  |                   623  |           0  |           8  |  00:00:01  |
-----------------------------------------------------------------------------------------------------------------------------------------------------------


Phase 2.3.1 Physical Synthesis In Placer | Checksum: 22e02ae0d

Time (s): cpu = 00:01:10 ; elapsed = 00:00:25 . Memory (MB): peak = 3599.676 ; gain = 0.000 ; free physical = 16234 ; free virtual = 23771
Phase 2.3 Global Placement Core | Checksum: 12e877a5e

Time (s): cpu = 00:01:13 ; elapsed = 00:00:26 . Memory (MB): peak = 3599.676 ; gain = 0.000 ; free physical = 16227 ; free virtual = 23764
Phase 2 Global Placement | Checksum: 12e877a5e

Time (s): cpu = 00:01:13 ; elapsed = 00:00:26 . Memory (MB): peak = 3599.676 ; gain = 0.000 ; free physical = 16238 ; free virtual = 23775

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: ddea4ee9

Time (s): cpu = 00:01:17 ; elapsed = 00:00:27 . Memory (MB): peak = 3599.676 ; gain = 0.000 ; free physical = 16240 ; free virtual = 23777

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 1a48dc174

Time (s): cpu = 00:01:24 ; elapsed = 00:00:29 . Memory (MB): peak = 3599.676 ; gain = 0.000 ; free physical = 16231 ; free virtual = 23768

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 11c235af8

Time (s): cpu = 00:01:25 ; elapsed = 00:00:29 . Memory (MB): peak = 3599.676 ; gain = 0.000 ; free physical = 16234 ; free virtual = 23770

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 106422bb8

Time (s): cpu = 00:01:25 ; elapsed = 00:00:30 . Memory (MB): peak = 3599.676 ; gain = 0.000 ; free physical = 16234 ; free virtual = 23770

Phase 3.5 Fast Optimization
Phase 3.5 Fast Optimization | Checksum: fe570ce1

Time (s): cpu = 00:01:32 ; elapsed = 00:00:31 . Memory (MB): peak = 3599.676 ; gain = 0.000 ; free physical = 16228 ; free virtual = 23765

Phase 3.6 Small Shape Detail Placement
Phase 3.6 Small Shape Detail Placement | Checksum: 1a4a5fb19

Time (s): cpu = 00:01:38 ; elapsed = 00:00:37 . Memory (MB): peak = 3599.676 ; gain = 0.000 ; free physical = 16202 ; free virtual = 23739

Phase 3.7 Re-assign LUT pins
Phase 3.7 Re-assign LUT pins | Checksum: 1ad426cd2

Time (s): cpu = 00:01:39 ; elapsed = 00:00:38 . Memory (MB): peak = 3599.676 ; gain = 0.000 ; free physical = 16204 ; free virtual = 23741

Phase 3.8 Pipeline Register Optimization
Phase 3.8 Pipeline Register Optimization | Checksum: 1212c402c

Time (s): cpu = 00:01:40 ; elapsed = 00:00:38 . Memory (MB): peak = 3599.676 ; gain = 0.000 ; free physical = 16204 ; free virtual = 23741

Phase 3.9 Fast Optimization
Phase 3.9 Fast Optimization | Checksum: 110110ad1

Time (s): cpu = 00:01:52 ; elapsed = 00:00:41 . Memory (MB): peak = 3599.676 ; gain = 0.000 ; free physical = 16194 ; free virtual = 23731
Phase 3 Detail Placement | Checksum: 110110ad1

Time (s): cpu = 00:01:52 ; elapsed = 00:00:42 . Memory (MB): peak = 3599.676 ; gain = 0.000 ; free physical = 16194 ; free virtual = 23731

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 1c6d37c37

Phase 4.1.1.1 BUFG Insertion

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 8 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.212 | TNS=-361.113 |
Phase 1 Physical Synthesis Initialization | Checksum: 198caeb23

Time (s): cpu = 00:00:03 ; elapsed = 00:00:00.57 . Memory (MB): peak = 3599.676 ; gain = 0.000 ; free physical = 16181 ; free virtual = 23718
INFO: [Place 46-33] Processed net nn_i/conv_combined_0/inst/gmem_m_axi_U/bus_read/buff_rdata/SR[0], BUFG insertion was skipped due to placement/routing conflicts.
INFO: [Place 46-33] Processed net nn_i/fcc_combined_0/inst/gmem_m_axi_U/bus_read/buff_rdata/SR[0], BUFG insertion was skipped due to placement/routing conflicts.
INFO: [Place 46-33] Processed net nn_i/loss_derivative_0/inst/gmem_m_axi_U/bus_read/buff_rdata/SR[0], BUFG insertion was skipped due to placement/routing conflicts.
INFO: [Place 46-56] BUFG insertion identified 3 candidate nets. Inserted BUFG: 0, Replicated BUFG Driver: 0, Skipped due to Placement/Routing Conflicts: 3, Skipped due to Timing Degradation: 0, Skipped due to Illegal Netlist: 0.
Ending Physical Synthesis Task | Checksum: 17c86c8f5

Time (s): cpu = 00:00:03 ; elapsed = 00:00:00.80 . Memory (MB): peak = 3599.676 ; gain = 0.000 ; free physical = 16180 ; free virtual = 23717
Phase 4.1.1.1 BUFG Insertion | Checksum: 1c6d37c37

Time (s): cpu = 00:02:08 ; elapsed = 00:00:47 . Memory (MB): peak = 3599.676 ; gain = 0.000 ; free physical = 16181 ; free virtual = 23718
INFO: [Place 30-746] Post Placement Timing Summary WNS=-0.105. For the most accurate timing information please run report_timing.

Time (s): cpu = 00:02:28 ; elapsed = 00:00:57 . Memory (MB): peak = 3599.676 ; gain = 0.000 ; free physical = 16179 ; free virtual = 23716
Phase 4.1 Post Commit Optimization | Checksum: 1d0b75647

Time (s): cpu = 00:02:28 ; elapsed = 00:00:57 . Memory (MB): peak = 3599.676 ; gain = 0.000 ; free physical = 16179 ; free virtual = 23716

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 1d0b75647

Time (s): cpu = 00:02:28 ; elapsed = 00:00:57 . Memory (MB): peak = 3599.676 ; gain = 0.000 ; free physical = 16179 ; free virtual = 23716

Phase 4.3 Placer Reporting

Phase 4.3.1 Print Estimated Congestion
INFO: [Place 30-612] Post-Placement Estimated Congestion 
 ____________________________________________________
|           | Global Congestion | Short Congestion  |
| Direction | Region Size       | Region Size       |
|___________|___________________|___________________|
|      North|                1x1|                4x4|
|___________|___________________|___________________|
|      South|                1x1|                4x4|
|___________|___________________|___________________|
|       East|                1x1|                2x2|
|___________|___________________|___________________|
|       West|                1x1|                2x2|
|___________|___________________|___________________|

Phase 4.3.1 Print Estimated Congestion | Checksum: 1d0b75647

Time (s): cpu = 00:02:29 ; elapsed = 00:00:57 . Memory (MB): peak = 3599.676 ; gain = 0.000 ; free physical = 16180 ; free virtual = 23717
Phase 4.3 Placer Reporting | Checksum: 1d0b75647

Time (s): cpu = 00:02:29 ; elapsed = 00:00:57 . Memory (MB): peak = 3599.676 ; gain = 0.000 ; free physical = 16180 ; free virtual = 23717

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 3599.676 ; gain = 0.000 ; free physical = 16182 ; free virtual = 23719

Time (s): cpu = 00:02:29 ; elapsed = 00:00:57 . Memory (MB): peak = 3599.676 ; gain = 0.000 ; free physical = 16182 ; free virtual = 23719
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 1ae27f530

Time (s): cpu = 00:02:29 ; elapsed = 00:00:58 . Memory (MB): peak = 3599.676 ; gain = 0.000 ; free physical = 16182 ; free virtual = 23719
Ending Placer Task | Checksum: 18d0940c4

Time (s): cpu = 00:02:29 ; elapsed = 00:00:58 . Memory (MB): peak = 3599.676 ; gain = 0.000 ; free physical = 16182 ; free virtual = 23719
INFO: [Common 17-83] Releasing license: Implementation
106 Infos, 21 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:02:32 ; elapsed = 00:00:59 . Memory (MB): peak = 3599.676 ; gain = 0.000 ; free physical = 16227 ; free virtual = 23764
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:05 ; elapsed = 00:00:02 . Memory (MB): peak = 3599.676 ; gain = 0.000 ; free physical = 16143 ; free virtual = 23741
INFO: [Common 17-1381] The checkpoint '/home/anubhav/xilinx_projects/nn_v3/nnv3/nnv3.runs/impl_1/nn_wrapper_placed.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:10 ; elapsed = 00:00:06 . Memory (MB): peak = 3599.676 ; gain = 0.000 ; free physical = 16208 ; free virtual = 23761
INFO: [runtcl-4] Executing : report_io -file nn_wrapper_io_placed.rpt
report_io: Time (s): cpu = 00:00:00.08 ; elapsed = 00:00:00.12 . Memory (MB): peak = 3599.676 ; gain = 0.000 ; free physical = 16196 ; free virtual = 23749
INFO: [runtcl-4] Executing : report_utilization -file nn_wrapper_utilization_placed.rpt -pb nn_wrapper_utilization_placed.pb
INFO: [runtcl-4] Executing : report_control_sets -verbose -file nn_wrapper_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00.11 ; elapsed = 00:00:00.16 . Memory (MB): peak = 3599.676 ; gain = 0.000 ; free physical = 16205 ; free virtual = 23758
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3599.676 ; gain = 0.000 ; free physical = 16175 ; free virtual = 23729

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 8 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.105 | TNS=-0.445 |
Phase 1 Physical Synthesis Initialization | Checksum: 11432f7c8

Time (s): cpu = 00:00:12 ; elapsed = 00:00:03 . Memory (MB): peak = 3599.676 ; gain = 0.000 ; free physical = 16152 ; free virtual = 23706
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.105 | TNS=-0.445 |

Phase 2 DSP Register Optimization
INFO: [Physopt 32-456] No candidate cells for DSP register optimization found in the design.
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Phase 2 DSP Register Optimization | Checksum: 11432f7c8

Time (s): cpu = 00:00:13 ; elapsed = 00:00:03 . Memory (MB): peak = 3599.676 ; gain = 0.000 ; free physical = 16151 ; free virtual = 23704

Phase 3 Critical Path Optimization
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.105 | TNS=-0.445 |
INFO: [Physopt 32-663] Processed net nn_i/update_weights_0/inst/gmem_m_axi_U/bus_write/align_len_reg_n_0_[28].  Re-placed instance nn_i/update_weights_0/inst/gmem_m_axi_U/bus_write/align_len_reg[28]
INFO: [Physopt 32-735] Processed net nn_i/update_weights_0/inst/gmem_m_axi_U/bus_write/align_len_reg_n_0_[28]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.105 | TNS=-0.340 |
INFO: [Physopt 32-663] Processed net nn_i/update_weights_0/inst/gmem_m_axi_U/bus_write/align_len_reg_n_0_[29].  Re-placed instance nn_i/update_weights_0/inst/gmem_m_axi_U/bus_write/align_len_reg[29]
INFO: [Physopt 32-735] Processed net nn_i/update_weights_0/inst/gmem_m_axi_U/bus_write/align_len_reg_n_0_[29]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.105 | TNS=-0.235 |
INFO: [Physopt 32-663] Processed net nn_i/update_weights_0/inst/gmem_m_axi_U/bus_write/align_len_reg_n_0_[30].  Re-placed instance nn_i/update_weights_0/inst/gmem_m_axi_U/bus_write/align_len_reg[30]
INFO: [Physopt 32-735] Processed net nn_i/update_weights_0/inst/gmem_m_axi_U/bus_write/align_len_reg_n_0_[30]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.105 | TNS=-0.129 |
INFO: [Physopt 32-663] Processed net nn_i/update_weights_0/inst/gmem_m_axi_U/bus_write/align_len_reg_n_0_[31].  Re-placed instance nn_i/update_weights_0/inst/gmem_m_axi_U/bus_write/align_len_reg[31]
INFO: [Physopt 32-735] Processed net nn_i/update_weights_0/inst/gmem_m_axi_U/bus_write/align_len_reg_n_0_[31]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.008 | TNS=-0.024 |
INFO: [Physopt 32-663] Processed net nn_i/update_weights_0/inst/gmem_m_axi_U/bus_write/align_len_reg_n_0_[1].  Re-placed instance nn_i/update_weights_0/inst/gmem_m_axi_U/bus_write/align_len_reg[1]
INFO: [Physopt 32-735] Processed net nn_i/update_weights_0/inst/gmem_m_axi_U/bus_write/align_len_reg_n_0_[1]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.008 | TNS=-0.016 |
INFO: [Physopt 32-663] Processed net nn_i/update_weights_0/inst/gmem_m_axi_U/bus_write/align_len_reg_n_0_[2].  Re-placed instance nn_i/update_weights_0/inst/gmem_m_axi_U/bus_write/align_len_reg[2]
INFO: [Physopt 32-735] Processed net nn_i/update_weights_0/inst/gmem_m_axi_U/bus_write/align_len_reg_n_0_[2]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.008 | TNS=-0.008 |
INFO: [Physopt 32-663] Processed net nn_i/update_weights_0/inst/gmem_m_axi_U/bus_write/align_len_reg_n_0_[3].  Re-placed instance nn_i/update_weights_0/inst/gmem_m_axi_U/bus_write/align_len_reg[3]
INFO: [Physopt 32-735] Processed net nn_i/update_weights_0/inst/gmem_m_axi_U/bus_write/align_len_reg_n_0_[3]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=0.005 | TNS=0.000 |
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=0.005 | TNS=0.000 |
Phase 3 Critical Path Optimization | Checksum: 11432f7c8

Time (s): cpu = 00:00:14 ; elapsed = 00:00:03 . Memory (MB): peak = 3599.676 ; gain = 0.000 ; free physical = 16151 ; free virtual = 23705

Phase 4 Critical Path Optimization
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=0.005 | TNS=0.000 |
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=0.005 | TNS=0.000 |
Phase 4 Critical Path Optimization | Checksum: 11432f7c8

Time (s): cpu = 00:00:14 ; elapsed = 00:00:03 . Memory (MB): peak = 3599.676 ; gain = 0.000 ; free physical = 16151 ; free virtual = 23705
Netlist sorting complete. Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3599.676 ; gain = 0.000 ; free physical = 16151 ; free virtual = 23705
INFO: [Physopt 32-603] Post Physical Optimization Timing Summary | WNS=0.005 | TNS=0.000 |

Summary of Physical Synthesis Optimizations
============================================


-------------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization   |  WNS Gain (ns)  |  TNS Gain (ns)  |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-------------------------------------------------------------------------------------------------------------------------------------------------------------
|  DSP Register   |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Critical Path  |          0.110  |          0.445  |            0  |              0  |                     7  |           0  |           2  |  00:00:00  |
|  Total          |          0.110  |          0.445  |            0  |              0  |                     7  |           0  |           3  |  00:00:00  |
-------------------------------------------------------------------------------------------------------------------------------------------------------------


Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3599.676 ; gain = 0.000 ; free physical = 16151 ; free virtual = 23705
Ending Physical Synthesis Task | Checksum: f3476e20

Time (s): cpu = 00:00:14 ; elapsed = 00:00:03 . Memory (MB): peak = 3599.676 ; gain = 0.000 ; free physical = 16151 ; free virtual = 23705
INFO: [Common 17-83] Releasing license: Implementation
144 Infos, 21 Warnings, 0 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
phys_opt_design: Time (s): cpu = 00:00:27 ; elapsed = 00:00:07 . Memory (MB): peak = 3599.676 ; gain = 0.000 ; free physical = 16175 ; free virtual = 23729
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:05 ; elapsed = 00:00:02 . Memory (MB): peak = 3599.676 ; gain = 0.000 ; free physical = 16095 ; free virtual = 23708
INFO: [Common 17-1381] The checkpoint '/home/anubhav/xilinx_projects/nn_v3/nnv3/nnv3.runs/impl_1/nn_wrapper_physopt.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:10 ; elapsed = 00:00:06 . Memory (MB): peak = 3599.676 ; gain = 0.000 ; free physical = 16157 ; free virtual = 23727
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs
Checksum: PlaceDB: 57dd8b53 ConstDB: 0 ShapeSum: 4fbfaa5d RouteDB: 0

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: 2e5193ae

Time (s): cpu = 00:00:16 ; elapsed = 00:00:11 . Memory (MB): peak = 3599.676 ; gain = 0.000 ; free physical = 16023 ; free virtual = 23592
Post Restoration Checksum: NetGraph: 11e24a6 NumContArr: 2d336f08 Constraints: 0 Timing: 0

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: 2e5193ae

Time (s): cpu = 00:00:17 ; elapsed = 00:00:11 . Memory (MB): peak = 3599.676 ; gain = 0.000 ; free physical = 16031 ; free virtual = 23601

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: 2e5193ae

Time (s): cpu = 00:00:17 ; elapsed = 00:00:11 . Memory (MB): peak = 3599.676 ; gain = 0.000 ; free physical = 15993 ; free virtual = 23563

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: 2e5193ae

Time (s): cpu = 00:00:17 ; elapsed = 00:00:11 . Memory (MB): peak = 3599.676 ; gain = 0.000 ; free physical = 15993 ; free virtual = 23563
 Number of Nodes with overlaps = 0

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: 2627947c5

Time (s): cpu = 00:00:32 ; elapsed = 00:00:17 . Memory (MB): peak = 3599.676 ; gain = 0.000 ; free physical = 15966 ; free virtual = 23535
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.379  | TNS=0.000  | WHS=-0.348 | THS=-373.266|

Phase 2 Router Initialization | Checksum: 1d6c73977

Time (s): cpu = 00:00:41 ; elapsed = 00:00:19 . Memory (MB): peak = 3599.676 ; gain = 0.000 ; free physical = 15970 ; free virtual = 23539

Router Utilization Summary
  Global Vertical Routing Utilization    = 0 %
  Global Horizontal Routing Utilization  = 0 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 43196
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 43196
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0


Phase 3 Initial Routing

Phase 3.1 Global Routing
Phase 3.1 Global Routing | Checksum: 1d6c73977

Time (s): cpu = 00:00:42 ; elapsed = 00:00:19 . Memory (MB): peak = 3599.676 ; gain = 0.000 ; free physical = 15966 ; free virtual = 23536
Phase 3 Initial Routing | Checksum: 15bafef0c

Time (s): cpu = 00:01:13 ; elapsed = 00:00:25 . Memory (MB): peak = 3678.664 ; gain = 78.988 ; free physical = 15959 ; free virtual = 23529

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 2894
 Number of Nodes with overlaps = 358
 Number of Nodes with overlaps = 135
 Number of Nodes with overlaps = 50
 Number of Nodes with overlaps = 20
 Number of Nodes with overlaps = 6
 Number of Nodes with overlaps = 5
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.083  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 16a2a3f68

Time (s): cpu = 00:01:45 ; elapsed = 00:00:45 . Memory (MB): peak = 3678.664 ; gain = 78.988 ; free physical = 15926 ; free virtual = 23502

Phase 4.2 Global Iteration 1
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.083  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.2 Global Iteration 1 | Checksum: f8841448

Time (s): cpu = 00:01:46 ; elapsed = 00:00:45 . Memory (MB): peak = 3678.664 ; gain = 78.988 ; free physical = 15927 ; free virtual = 23503

Phase 4.3 Global Iteration 2
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.083  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.3 Global Iteration 2 | Checksum: 149456b2a

Time (s): cpu = 00:01:48 ; elapsed = 00:00:47 . Memory (MB): peak = 3678.664 ; gain = 78.988 ; free physical = 15925 ; free virtual = 23501
Phase 4 Rip-up And Reroute | Checksum: 149456b2a

Time (s): cpu = 00:01:48 ; elapsed = 00:00:47 . Memory (MB): peak = 3678.664 ; gain = 78.988 ; free physical = 15925 ; free virtual = 23501

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp
Phase 5.1 Delay CleanUp | Checksum: 149456b2a

Time (s): cpu = 00:01:48 ; elapsed = 00:00:47 . Memory (MB): peak = 3678.664 ; gain = 78.988 ; free physical = 15925 ; free virtual = 23501

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 149456b2a

Time (s): cpu = 00:01:48 ; elapsed = 00:00:47 . Memory (MB): peak = 3678.664 ; gain = 78.988 ; free physical = 15925 ; free virtual = 23501
Phase 5 Delay and Skew Optimization | Checksum: 149456b2a

Time (s): cpu = 00:01:48 ; elapsed = 00:00:47 . Memory (MB): peak = 3678.664 ; gain = 78.988 ; free physical = 15925 ; free virtual = 23501

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: fa70d453

Time (s): cpu = 00:01:52 ; elapsed = 00:00:48 . Memory (MB): peak = 3678.664 ; gain = 78.988 ; free physical = 15927 ; free virtual = 23504
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.083  | TNS=0.000  | WHS=0.009  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 166d9b3ad

Time (s): cpu = 00:01:52 ; elapsed = 00:00:48 . Memory (MB): peak = 3678.664 ; gain = 78.988 ; free physical = 15927 ; free virtual = 23504
Phase 6 Post Hold Fix | Checksum: 166d9b3ad

Time (s): cpu = 00:01:52 ; elapsed = 00:00:48 . Memory (MB): peak = 3678.664 ; gain = 78.988 ; free physical = 15927 ; free virtual = 23504

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 10.9363 %
  Global Horizontal Routing Utilization  = 15.5368 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: b9791082

Time (s): cpu = 00:01:53 ; elapsed = 00:00:49 . Memory (MB): peak = 3678.664 ; gain = 78.988 ; free physical = 15927 ; free virtual = 23504

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: b9791082

Time (s): cpu = 00:01:53 ; elapsed = 00:00:49 . Memory (MB): peak = 3678.664 ; gain = 78.988 ; free physical = 15926 ; free virtual = 23503

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 13501bbc2

Time (s): cpu = 00:01:55 ; elapsed = 00:00:50 . Memory (MB): peak = 3710.680 ; gain = 111.004 ; free physical = 15922 ; free virtual = 23498

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=0.083  | TNS=0.000  | WHS=0.009  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 10 Post Router Timing | Checksum: 13501bbc2

Time (s): cpu = 00:01:55 ; elapsed = 00:00:50 . Memory (MB): peak = 3710.680 ; gain = 111.004 ; free physical = 15923 ; free virtual = 23500
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:01:55 ; elapsed = 00:00:50 . Memory (MB): peak = 3710.680 ; gain = 111.004 ; free physical = 15982 ; free virtual = 23559

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
160 Infos, 21 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:02:09 ; elapsed = 00:00:54 . Memory (MB): peak = 3710.680 ; gain = 111.004 ; free physical = 15982 ; free virtual = 23559
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:05 ; elapsed = 00:00:02 . Memory (MB): peak = 3710.680 ; gain = 0.000 ; free physical = 15887 ; free virtual = 23537
INFO: [Common 17-1381] The checkpoint '/home/anubhav/xilinx_projects/nn_v3/nnv3/nnv3.runs/impl_1/nn_wrapper_routed.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:10 ; elapsed = 00:00:06 . Memory (MB): peak = 3710.680 ; gain = 0.000 ; free physical = 15969 ; free virtual = 23563
INFO: [runtcl-4] Executing : report_drc -file nn_wrapper_drc_routed.rpt -pb nn_wrapper_drc_routed.pb -rpx nn_wrapper_drc_routed.rpx
Command: report_drc -file nn_wrapper_drc_routed.rpt -pb nn_wrapper_drc_routed.pb -rpx nn_wrapper_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/anubhav/xilinx_projects/nn_v3/nnv3/nnv3.runs/impl_1/nn_wrapper_drc_routed.rpt.
report_drc completed successfully
INFO: [runtcl-4] Executing : report_methodology -file nn_wrapper_methodology_drc_routed.rpt -pb nn_wrapper_methodology_drc_routed.pb -rpx nn_wrapper_methodology_drc_routed.rpx
Command: report_methodology -file nn_wrapper_methodology_drc_routed.rpt -pb nn_wrapper_methodology_drc_routed.pb -rpx nn_wrapper_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 8 threads
INFO: [Coretcl 2-1520] The results of Report Methodology are in file /home/anubhav/xilinx_projects/nn_v3/nnv3/nnv3.runs/impl_1/nn_wrapper_methodology_drc_routed.rpt.
report_methodology completed successfully
INFO: [runtcl-4] Executing : report_power -file nn_wrapper_power_routed.rpt -pb nn_wrapper_power_summary_routed.pb -rpx nn_wrapper_power_routed.rpx
Command: report_power -file nn_wrapper_power_routed.rpt -pb nn_wrapper_power_summary_routed.pb -rpx nn_wrapper_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
172 Infos, 21 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
INFO: [runtcl-4] Executing : report_route_status -file nn_wrapper_route_status.rpt -pb nn_wrapper_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -file nn_wrapper_timing_summary_routed.rpt -pb nn_wrapper_timing_summary_routed.pb -rpx nn_wrapper_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [runtcl-4] Executing : report_incremental_reuse -file nn_wrapper_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
INFO: [runtcl-4] Executing : report_clock_utilization -file nn_wrapper_clock_utilization_routed.rpt
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file nn_wrapper_bus_skew_routed.rpt -pb nn_wrapper_bus_skew_routed.pb -rpx nn_wrapper_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [Common 17-206] Exiting Vivado at Wed May 25 01:21:07 2022...
