// Seed: 1843182583
module module_0 (
    output uwire id_0,
    output supply0 id_1,
    output wor id_2,
    output tri id_3,
    output wand id_4,
    output tri id_5,
    output wand id_6,
    output tri0 id_7,
    output wand id_8
);
  supply0 id_10 = 1 / 1;
  assign module_1.id_3 = 0;
endmodule
module module_1 #(
    parameter id_6 = 32'd72
) (
    input  uwire id_0
    , id_5,
    output wand  id_1,
    input  wor   id_2,
    input  tri1  id_3
    , _id_6
);
  wire [id_6 : 1] id_7;
  logic id_8;
  wire id_9;
  module_0 modCall_1 (
      id_1,
      id_1,
      id_1,
      id_1,
      id_1,
      id_1,
      id_1,
      id_1,
      id_1
  );
endmodule
