#+OPTIONS: toc:5
#+OPTIONS: ^:nil

# START: ADDRESS_TABLE_VERSION :: DO NOT EDIT
#+TITLE: Address Table GE2/1

** v03.04.01.2A

** 2020/07/22

# END: ADDRESS_TABLE_VERSION :: DO NOT EDIT

# START: ADDRESS_TABLE :: DO NOT EDIT

* Module FPGA.CONTROL 	 adr = ~0x0~

Implements various control and monitoring functions of the Optohybrid

*FPGA.CONTROL.LOOPBACK*

Loopback data register for testing read/write communication with the Optohybrid FPGA

|------+-------+----------+------+-------------+----------------------|
| Node | Adr   | Bits     | Perm | Def         | Description          |
|------+-------+----------+------+-------------+----------------------|
| DATA | ~0x0~ | ~[31:0]~ | rw   | ~0x1234567~ | Write/Read Data Port |
|------+-------+----------+------+-------------+----------------------|

*FPGA.CONTROL.RELEASE*

Optohybrid Firmware Release Date and Version

|------+-------+----------+------+-----+--------------------|
| Node | Adr   | Bits     | Perm | Def | Description        |
|------+-------+----------+------+-----+--------------------|
| DATE | ~0x1~ | ~[31:0]~ | r    |     | Release YYYY/MM/DD |
|------+-------+----------+------+-----+--------------------|

*FPGA.CONTROL.RELEASE.VERSION*

Optohybrid Release Version (XX.YY.ZZ.AA)                                                           

 XX indicates the firmware major version                                                           

 YY indicates the firmware minor version                                                           

 ZZ indicates the firmware patch                                                           

 AA indicates the hardware generation (0C = GE1/1 v3C short, 1C = GE1/1 v3C long, 2A = GE2/1 v1)                                                           

|------------+-------+-----------+------+-----+--------------------------------|
| Node       | Adr   | Bits      | Perm | Def | Description                    |
|------------+-------+-----------+------+-----+--------------------------------|
| MAJOR      | ~0x2~ | ~[7:0]~   | r    |     | Release semantic version major |
|------------+-------+-----------+------+-----+--------------------------------|
| MINOR      | ~0x2~ | ~[15:8]~  | r    |     | Release semantic version minor |
|------------+-------+-----------+------+-----+--------------------------------|
| BUILD      | ~0x2~ | ~[23:16]~ | r    |     | Release semantic version build |
|------------+-------+-----------+------+-----+--------------------------------|
| GENERATION | ~0x2~ | ~[31:24]~ | r    |     | Release semantic version build |
|------------+-------+-----------+------+-----+--------------------------------|

*FPGA.CONTROL.SEM*

Connects to Outputs of the FPGA's built-in single event upset monitoring system

|--------------------+-------+-----------+------+-----+-----------------------------------------|
| Node               | Adr   | Bits      | Perm | Def | Description                             |
|--------------------+-------+-----------+------+-----+-----------------------------------------|
| CNT_SEM_CRITICAL   | ~0x3~ | ~[15:0]~  | r    |     | Counts of critical single event upsets  |
|--------------------+-------+-----------+------+-----+-----------------------------------------|
| CNT_SEM_CORRECTION | ~0x4~ | ~[31:16]~ | r    |     | Counts of corrected single event upsets |
|--------------------+-------+-----------+------+-----+-----------------------------------------|

*FPGA.CONTROL.VFAT*

Controls the 12 VFAT reset outputs from the FPGA

|-------+-------+----------+------+-------+----------------------------------------------|
| Node  | Adr   | Bits     | Perm | Def   | Description                                  |
|-------+-------+----------+------+-------+----------------------------------------------|
| RESET | ~0x5~ | ~[11:0]~ | rw   | ~0x0~ | Mask of VFAT Reset Outputs; 1=reset 0=enable |
|-------+-------+----------+------+-------+----------------------------------------------|

*FPGA.CONTROL.TTC*

TTC Status and Control

|------------------+--------+-----------+------+-------+--------------------------------------------------------------------|
| Node             | Adr    | Bits      | Perm | Def   | Description                                                        |
|------------------+--------+-----------+------+-------+--------------------------------------------------------------------|
| BX0_CNT_LOCAL    | ~0x8~  | ~[23:0]~  | r    |       | TTC BX0 Local Counter                                              |
|------------------+--------+-----------+------+-------+--------------------------------------------------------------------|
| BX0_CNT_TTC      | ~0x9~  | ~[23:0]~  | r    |       | TTC BX0 Received Counter                                           |
|------------------+--------+-----------+------+-------+--------------------------------------------------------------------|
| BXN_CNT_LOCAL    | ~0xa~  | ~[11:0]~  | r    |       | TTC BXN Counter                                                    |
|------------------+--------+-----------+------+-------+--------------------------------------------------------------------|
| BXN_SYNC_ERR     | ~0xb~  | ~12~      | r    |       | BXN Synchronization Error; Local BXN and received BXN do not match |
|------------------+--------+-----------+------+-------+--------------------------------------------------------------------|
| BX0_SYNC_ERR     | ~0xc~  | ~13~      | r    |       | BX0 Synchronization Error                                          |
|------------------+--------+-----------+------+-------+--------------------------------------------------------------------|
| BXN_OFFSET       | ~0xd~  | ~[27:16]~ | rw   | ~0x0~ | Local BXN counter offset (starting value at resync)                |
|------------------+--------+-----------+------+-------+--------------------------------------------------------------------|
| L1A_CNT          | ~0xe~  | ~[23:0]~  | r    |       | L1A Received Counter                                               |
|------------------+--------+-----------+------+-------+--------------------------------------------------------------------|
| BXN_SYNC_ERR_CNT | ~0xf~  | ~[15:0]~  | r    |       | BXN Sync Error Counter                                             |
|------------------+--------+-----------+------+-------+--------------------------------------------------------------------|
| BX0_SYNC_ERR_CNT | ~0x10~ | ~[31:16]~ | r    |       | BX0 Sync Error Counter                                             |
|------------------+--------+-----------+------+-------+--------------------------------------------------------------------|

*FPGA.CONTROL.SBITS*

S-bit and Cluster Packing Rate

|--------------+--------+----------+------+-----+-------------------------------------|
| Node         | Adr    | Bits     | Perm | Def | Description                         |
|--------------+--------+----------+------+-----+-------------------------------------|
| CLUSTER_RATE | ~0x11~ | ~[31:0]~ | r    |     | Trigger cluster rate measured in Hz |
|--------------+--------+----------+------+-----+-------------------------------------|

*FPGA.CONTROL.HDMI*

HDMI Connector Control:                                                       

 Mode=0: Each signal is a single VFAT. The VFAT of interest is chosen by SBIT_SEL                                                       

 Mode=1: Each signal is the OR of three VFATs in an ieta row. The row of interest is configured by SBIT_SEL                                                       

 Mode=2: Each signal is the OR of four VFATs in an iphi half column (e.g. 0-3, 4-7, 8-11, 12-15, 16-19, 20-23)

|------------+--------+-----------+------+-------+----------------------------|
| Node       | Adr    | Bits      | Perm | Def   | Description                |
|------------+--------+-----------+------+-------+----------------------------|
| SBIT_SEL0  | ~0x12~ | ~[4:0]~   | rw   | ~0x0~ | HDMI Output 0 S-bit select |
|------------+--------+-----------+------+-------+----------------------------|
| SBIT_SEL1  | ~0x12~ | ~[9:5]~   | rw   | ~0x0~ | HDMI Output 1 S-bit select |
|------------+--------+-----------+------+-------+----------------------------|
| SBIT_SEL2  | ~0x12~ | ~[14:10]~ | rw   | ~0x0~ | HDMI Output 2 S-bit select |
|------------+--------+-----------+------+-------+----------------------------|
| SBIT_SEL3  | ~0x12~ | ~[19:15]~ | rw   | ~0x0~ | HDMI Output 3 S-bit select |
|------------+--------+-----------+------+-------+----------------------------|
| SBIT_SEL4  | ~0x12~ | ~[24:20]~ | rw   | ~0x0~ | HDMI Output 4 S-bit select |
|------------+--------+-----------+------+-------+----------------------------|
| SBIT_SEL5  | ~0x12~ | ~[29:25]~ | rw   | ~0x0~ | HDMI Output 5 S-bit select |
|------------+--------+-----------+------+-------+----------------------------|
| SBIT_SEL6  | ~0x13~ | ~[4:0]~   | rw   | ~0x0~ | HDMI Output 6 S-bit select |
|------------+--------+-----------+------+-------+----------------------------|
| SBIT_SEL7  | ~0x13~ | ~[9:5]~   | rw   | ~0x0~ | HDMI Output 7 S-bit select |
|------------+--------+-----------+------+-------+----------------------------|
| SBIT_MODE0 | ~0x13~ | ~[11:10]~ | rw   | ~0x0~ | HDMI Output 0 S-bit mode   |
|------------+--------+-----------+------+-------+----------------------------|
| SBIT_MODE1 | ~0x13~ | ~[13:12]~ | rw   | ~0x0~ | HDMI Output 1 S-bit mode   |
|------------+--------+-----------+------+-------+----------------------------|
| SBIT_MODE2 | ~0x13~ | ~[15:14]~ | rw   | ~0x0~ | HDMI Output 2 S-bit mode   |
|------------+--------+-----------+------+-------+----------------------------|
| SBIT_MODE3 | ~0x13~ | ~[17:16]~ | rw   | ~0x0~ | HDMI Output 3 S-bit mode   |
|------------+--------+-----------+------+-------+----------------------------|
| SBIT_MODE4 | ~0x13~ | ~[19:18]~ | rw   | ~0x0~ | HDMI Output 4 S-bit mode   |
|------------+--------+-----------+------+-------+----------------------------|
| SBIT_MODE5 | ~0x13~ | ~[21:20]~ | rw   | ~0x0~ | HDMI Output 5 S-bit mode   |
|------------+--------+-----------+------+-------+----------------------------|
| SBIT_MODE6 | ~0x13~ | ~[23:22]~ | rw   | ~0x0~ | HDMI Output 6 S-bit mode   |
|------------+--------+-----------+------+-------+----------------------------|
| SBIT_MODE7 | ~0x13~ | ~[25:24]~ | rw   | ~0x0~ | HDMI Output 7 S-bit mode   |
|------------+--------+-----------+------+-------+----------------------------|

*FPGA.CONTROL.CNT_SNAP*

Control the global counter snapshot

|---------+--------+------+------+-------+----------------------------------------------------------------------------------|
| Node    | Adr    | Bits | Perm | Def   | Description                                                                      |
|---------+--------+------+------+-------+----------------------------------------------------------------------------------|
| PULSE   | ~0x14~ | ~0~  | w    | Pulse | Pulse to take a counter snapshot                                                 |
|---------+--------+------+------+-------+----------------------------------------------------------------------------------|
| DISABLE | ~0x15~ | ~1~  | rw   | ~0x1~ | 0=enable snapshots (counters freeze synchronously and need a snapshot to update) |
|---------+--------+------+------+-------+----------------------------------------------------------------------------------|

*FPGA.CONTROL.DNA*

57 Bit FPGA-specific device identifier

|----------+--------+----------+------+-----+------------------------------|
| Node     | Adr    | Bits     | Perm | Def | Description                  |
|----------+--------+----------+------+-----+------------------------------|
| DNA_LSBS | ~0x17~ | ~[31:0]~ | r    |     | Device DNA bits 31 downto 0  |
|----------+--------+----------+------+-----+------------------------------|
| DNA_MSBS | ~0x18~ | ~[24:0]~ | r    |     | Device DNA bits 56 downto 32 |
|----------+--------+----------+------+-----+------------------------------|

*FPGA.CONTROL*

Implements various control and monitoring functions of the Optohybrid

|------------+--------+----------+------+-----+-------------------------------------|
| Node       | Adr    | Bits     | Perm | Def | Description                         |
|------------+--------+----------+------+-----+-------------------------------------|
| UPTIME     | ~0x19~ | ~[19:0]~ | r    |     | Uptime in seconds                   |
|------------+--------+----------+------+-----+-------------------------------------|
| USR_ACCESS | ~0x20~ | ~[31:0]~ | r    |     | Git hash read from USR_ACCESS field |
|------------+--------+----------+------+-----+-------------------------------------|

*FPGA.CONTROL.HOG*

|-------------+--------+----------+------+-----+--------------------|
| Node        | Adr    | Bits     | Perm | Def | Description        |
|-------------+--------+----------+------+-----+--------------------|
| GLOBAL_DATE | ~0x21~ | ~[31:0]~ | r    |     | HOG Global Date    |
|-------------+--------+----------+------+-----+--------------------|
| GLOBAL_TIME | ~0x22~ | ~[31:0]~ | r    |     | HOG Global Time    |
|-------------+--------+----------+------+-----+--------------------|
| GLOBAL_VER  | ~0x23~ | ~[31:0]~ | r    |     | HOG Global Version |
|-------------+--------+----------+------+-----+--------------------|
| GLOBAL_SHA  | ~0x24~ | ~[31:0]~ | r    |     | HOG Global SHA     |
|-------------+--------+----------+------+-----+--------------------|
| TOP_SHA     | ~0x25~ | ~[31:0]~ | r    |     | HOG Top SHA        |
|-------------+--------+----------+------+-----+--------------------|
| TOP_VER     | ~0x26~ | ~[31:0]~ | r    |     | HOG Top Version    |
|-------------+--------+----------+------+-----+--------------------|
| HOG_SHA     | ~0x27~ | ~[31:0]~ | r    |     | HOG SHA            |
|-------------+--------+----------+------+-----+--------------------|
| HOG_VER     | ~0x28~ | ~[31:0]~ | r    |     | HOG Version        |
|-------------+--------+----------+------+-----+--------------------|
| OH_SHA      | ~0x29~ | ~[31:0]~ | r    |     | OH SHA             |
|-------------+--------+----------+------+-----+--------------------|
| OH_VER      | ~0x2a~ | ~[31:0]~ | r    |     | OH Version         |
|-------------+--------+----------+------+-----+--------------------|
| FLAVOUR     | ~0x2b~ | ~[31:0]~ | r    |     | Flavor             |
|-------------+--------+----------+------+-----+--------------------|


* Module FPGA.ADC 	 adr = ~0x1000~

Connects to the Virtex-6 XADC and allows for reading of temperature, VCCINT, and VCCAUX voltages

*FPGA.ADC.CTRL*

|------------------+----------+-----------+------+-------+-------------------------|
| Node             | Adr      | Bits      | Perm | Def   | Description             |
|------------------+----------+-----------+------+-------+-------------------------|
| OVERTEMP         | ~0x1000~ | ~0~       | r    |       | FPGA over temperature   |
|------------------+----------+-----------+------+-------+-------------------------|
| VCCAUX_ALARM     | ~0x1000~ | ~1~       | r    |       | FPGA VCCAUX Alarm       |
|------------------+----------+-----------+------+-------+-------------------------|
| VCCINT_ALARM     | ~0x1000~ | ~2~       | r    |       | FPGA VCCINT Alarm       |
|------------------+----------+-----------+------+-------+-------------------------|
| ADR_IN           | ~0x1000~ | ~[9:3]~   | rw   | ~0x0~ | XADC Addr In            |
|------------------+----------+-----------+------+-------+-------------------------|
| ENABLE           | ~0x1000~ | ~10~      | rw   | ~0x1~ | XADC Data In            |
|------------------+----------+-----------+------+-------+-------------------------|
| CNT_OVERTEMP     | ~0x1000~ | ~[17:11]~ | r    |       | Overtemperature counter |
|------------------+----------+-----------+------+-------+-------------------------|
| CNT_VCCAUX_ALARM | ~0x1000~ | ~[24:18]~ | r    |       | VCCAUX Alarm Counter    |
|------------------+----------+-----------+------+-------+-------------------------|
| CNT_VCCINT_ALARM | ~0x1000~ | ~[31:25]~ | r    |       | VCCINT Alarm Counter    |
|------------------+----------+-----------+------+-------+-------------------------|
| DATA_IN          | ~0x1001~ | ~[15:0]~  | rw   | ~0x0~ | XADC Data In            |
|------------------+----------+-----------+------+-------+-------------------------|
| DATA_OUT         | ~0x1001~ | ~[31:16]~ | r    |       | XADC Data Out           |
|------------------+----------+-----------+------+-------+-------------------------|
| RESET            | ~0x1002~ | ~0~       | w    | Pulse | XADC Reset              |
|------------------+----------+-----------+------+-------+-------------------------|
| WR_EN            | ~0x1003~ | ~0~       | w    | Pulse | XADC Write Enable       |
|------------------+----------+-----------+------+-------+-------------------------|


* Module FPGA.TRIG 	 adr = ~0x2000~

Connects to the trigger control module

*FPGA.TRIG.CTRL*

Controls and monitors various parameters of the S-bit deserialization and cluster building.

|------------------------+----------+-----------+------+---------+---------------------------------------------------------------------------------------------------------------------------|
| Node                   | Adr      | Bits      | Perm | Def     | Description                                                                                                               |
|------------------------+----------+-----------+------+---------+---------------------------------------------------------------------------------------------------------------------------|
| VFAT_MASK              | ~0x2000~ | ~[11:0]~  | rw   | ~0x0~   | 12 bit mask of VFATs (1=off)                                                                                              |
|------------------------+----------+-----------+------+---------+---------------------------------------------------------------------------------------------------------------------------|
| SBIT_DEADTIME          | ~0x2000~ | ~[27:24]~ | rw   | ~0x7~   | Set programmable oneshot deadtime which applies to retriggers on individual VFAT channels                                 |
|------------------------+----------+-----------+------+---------+---------------------------------------------------------------------------------------------------------------------------|
| ACTIVE_VFATS           | ~0x2001~ | ~[11:0]~  | r    |         | 12 bit list of VFATs with hits in this BX                                                                                 |
|------------------------+----------+-----------+------+---------+---------------------------------------------------------------------------------------------------------------------------|
| CNT_OVERFLOW           | ~0x2002~ | ~[15:0]~  | r    |         | Overflow Counter (more than 8 clusters in a bx)                                                                           |
|------------------------+----------+-----------+------+---------+---------------------------------------------------------------------------------------------------------------------------|
| ALIGNED_COUNT_TO_READY | ~0x2002~ | ~[27:16]~ | rw   | ~0x1FF~ | Number of link consecutive good frames required before the transmission unit is marked as good and S-bits can be produced |
|------------------------+----------+-----------+------+---------+---------------------------------------------------------------------------------------------------------------------------|
| SBIT_SOT_READY         | ~0x2003~ | ~[11:0]~  | r    |         | 12 bit list of VFATs with stable Start-of-frame pulses (in sync for a number of clock cycles)                             |
|------------------------+----------+-----------+------+---------+---------------------------------------------------------------------------------------------------------------------------|
| SBIT_SOT_UNSTABLE      | ~0x2004~ | ~[11:0]~  | r    |         | 12 bit list of VFATs with unstable Start-of-frame pulses (became misaligned after already achieving lock)                 |
|------------------------+----------+-----------+------+---------+---------------------------------------------------------------------------------------------------------------------------|

*FPGA.TRIG.CTRL.INVERT*

Controls the polarity of S-bit signals to account for polarity swaps on the GEB or OH

|------------------+----------+-----------+------+---------+---------------|
| Node             | Adr      | Bits      | Perm | Def     | Description   |
|------------------+----------+-----------+------+---------+---------------|
| SOT_INVERT       | ~0x2005~ | ~[11:0]~  | rw   | ~0x802~ | 1=invert pair |
|------------------+----------+-----------+------+---------+---------------|
| VFAT0_TU_INVERT  | ~0x2006~ | ~[7:0]~   | rw   | ~0xFF~  | 1=invert pair |
|------------------+----------+-----------+------+---------+---------------|
| VFAT1_TU_INVERT  | ~0x2006~ | ~[15:8]~  | rw   | ~0x1~   | 1=invert pair |
|------------------+----------+-----------+------+---------+---------------|
| VFAT2_TU_INVERT  | ~0x2006~ | ~[23:16]~ | rw   | ~0x0~   | 1=invert pair |
|------------------+----------+-----------+------+---------+---------------|
| VFAT3_TU_INVERT  | ~0x2006~ | ~[31:24]~ | rw   | ~0x0~   | 1=invert pair |
|------------------+----------+-----------+------+---------+---------------|
| VFAT4_TU_INVERT  | ~0x2007~ | ~[7:0]~   | rw   | ~0x0~   | 1=invert pair |
|------------------+----------+-----------+------+---------+---------------|
| VFAT5_TU_INVERT  | ~0x2007~ | ~[15:8]~  | rw   | ~0x0~   | 1=invert pair |
|------------------+----------+-----------+------+---------+---------------|
| VFAT6_TU_INVERT  | ~0x2007~ | ~[23:16]~ | rw   | ~0x0~   | 1=invert pair |
|------------------+----------+-----------+------+---------+---------------|
| VFAT7_TU_INVERT  | ~0x2007~ | ~[31:24]~ | rw   | ~0xEC~  | 1=invert pair |
|------------------+----------+-----------+------+---------+---------------|
| VFAT8_TU_INVERT  | ~0x2008~ | ~[7:0]~   | rw   | ~0x20~  | 1=invert pair |
|------------------+----------+-----------+------+---------+---------------|
| VFAT9_TU_INVERT  | ~0x2008~ | ~[15:8]~  | rw   | ~0xDE~  | 1=invert pair |
|------------------+----------+-----------+------+---------+---------------|
| VFAT10_TU_INVERT | ~0x2008~ | ~[23:16]~ | rw   | ~0x7F~  | 1=invert pair |
|------------------+----------+-----------+------+---------+---------------|
| VFAT11_TU_INVERT | ~0x2008~ | ~[31:24]~ | rw   | ~0xDD~  | 1=invert pair |
|------------------+----------+-----------+------+---------+---------------|

*FPGA.TRIG.CTRL.SBITS_MUX*

Multiplexed copy of Sbits from a selected VFAT

|---------------+----------+----------+------+--------+-----------------------------------------------------------|
| Node          | Adr      | Bits     | Perm | Def    | Description                                               |
|---------------+----------+----------+------+--------+-----------------------------------------------------------|
| SBIT_MUX_SEL  | ~0x200e~ | ~[8:4]~  | rw   | ~0x10~ | Select a VFAT which will connect to the S-bit multiplexer |
|---------------+----------+----------+------+--------+-----------------------------------------------------------|
| SBITS_MUX_LSB | ~0x200f~ | ~[31:0]~ | r    |        | Multiplexed S-bits 31 to 0                                |
|---------------+----------+----------+------+--------+-----------------------------------------------------------|
| SBITS_MUX_MSB | ~0x2010~ | ~[31:0]~ | r    |        | Multiplexed S-bits 63 to 32                               |
|---------------+----------+----------+------+--------+-----------------------------------------------------------|

*FPGA.TRIG.CTRL.TU_MASK*

VFAT Trigger Unit Mask 

 Set a pair to 1 to invert it

|----------------+----------+-----------+------+-------+--------------------------------|
| Node           | Adr      | Bits      | Perm | Def   | Description                    |
|----------------+----------+-----------+------+-------+--------------------------------|
| VFAT0_TU_MASK  | ~0x2011~ | ~[7:0]~   | rw   | ~0x0~ | 1 = mask the differential pair |
|----------------+----------+-----------+------+-------+--------------------------------|
| VFAT1_TU_MASK  | ~0x2011~ | ~[15:8]~  | rw   | ~0x0~ | 1 = mask the differential pair |
|----------------+----------+-----------+------+-------+--------------------------------|
| VFAT2_TU_MASK  | ~0x2011~ | ~[23:16]~ | rw   | ~0x0~ | 1 = mask the differential pair |
|----------------+----------+-----------+------+-------+--------------------------------|
| VFAT3_TU_MASK  | ~0x2011~ | ~[31:24]~ | rw   | ~0x0~ | 1 = mask the differential pair |
|----------------+----------+-----------+------+-------+--------------------------------|
| VFAT4_TU_MASK  | ~0x2012~ | ~[7:0]~   | rw   | ~0x0~ | 1 = mask the differential pair |
|----------------+----------+-----------+------+-------+--------------------------------|
| VFAT5_TU_MASK  | ~0x2012~ | ~[15:8]~  | rw   | ~0x0~ | 1 = mask the differential pair |
|----------------+----------+-----------+------+-------+--------------------------------|
| VFAT6_TU_MASK  | ~0x2012~ | ~[23:16]~ | rw   | ~0x0~ | 1 = mask the differential pair |
|----------------+----------+-----------+------+-------+--------------------------------|
| VFAT7_TU_MASK  | ~0x2012~ | ~[31:24]~ | rw   | ~0x0~ | 1 = mask the differential pair |
|----------------+----------+-----------+------+-------+--------------------------------|
| VFAT8_TU_MASK  | ~0x2013~ | ~[7:0]~   | rw   | ~0x0~ | 1 = mask the differential pair |
|----------------+----------+-----------+------+-------+--------------------------------|
| VFAT9_TU_MASK  | ~0x2013~ | ~[15:8]~  | rw   | ~0x0~ | 1 = mask the differential pair |
|----------------+----------+-----------+------+-------+--------------------------------|
| VFAT10_TU_MASK | ~0x2013~ | ~[23:16]~ | rw   | ~0x0~ | 1 = mask the differential pair |
|----------------+----------+-----------+------+-------+--------------------------------|
| VFAT11_TU_MASK | ~0x2013~ | ~[31:24]~ | rw   | ~0x0~ | 1 = mask the differential pair |
|----------------+----------+-----------+------+-------+--------------------------------|

*FPGA.TRIG.CNT*

S-BIT Counters 

  Set CNT_PERSIST to 1 to accumulate. Otherwise the counters will automatically reset after a programmable time (default is 1 second). By default this time is 1 second, making these counters a rate counter in Hertz

|-------------------+----------+----------+------+-------------+------------------------------------------------------------------------------------------------|
| Node              | Adr      | Bits     | Perm | Def         | Description                                                                                    |
|-------------------+----------+----------+------+-------------+------------------------------------------------------------------------------------------------|
| VFAT0_SBITS       | ~0x2017~ | ~[31:0]~ | r    |             | VFAT 0 Counter                                                                                 |
|-------------------+----------+----------+------+-------------+------------------------------------------------------------------------------------------------|
| VFAT1_SBITS       | ~0x2018~ | ~[31:0]~ | r    |             | VFAT 1 Counter                                                                                 |
|-------------------+----------+----------+------+-------------+------------------------------------------------------------------------------------------------|
| VFAT2_SBITS       | ~0x2019~ | ~[31:0]~ | r    |             | VFAT 2 Counter                                                                                 |
|-------------------+----------+----------+------+-------------+------------------------------------------------------------------------------------------------|
| VFAT3_SBITS       | ~0x201a~ | ~[31:0]~ | r    |             | VFAT 3 Counter                                                                                 |
|-------------------+----------+----------+------+-------------+------------------------------------------------------------------------------------------------|
| VFAT4_SBITS       | ~0x201b~ | ~[31:0]~ | r    |             | VFAT 4 Counter                                                                                 |
|-------------------+----------+----------+------+-------------+------------------------------------------------------------------------------------------------|
| VFAT5_SBITS       | ~0x201c~ | ~[31:0]~ | r    |             | VFAT 5 Counter                                                                                 |
|-------------------+----------+----------+------+-------------+------------------------------------------------------------------------------------------------|
| VFAT6_SBITS       | ~0x201d~ | ~[31:0]~ | r    |             | VFAT 6 Counter                                                                                 |
|-------------------+----------+----------+------+-------------+------------------------------------------------------------------------------------------------|
| VFAT7_SBITS       | ~0x201e~ | ~[31:0]~ | r    |             | VFAT 7 Counter                                                                                 |
|-------------------+----------+----------+------+-------------+------------------------------------------------------------------------------------------------|
| VFAT8_SBITS       | ~0x201f~ | ~[31:0]~ | r    |             | VFAT 8 Counter                                                                                 |
|-------------------+----------+----------+------+-------------+------------------------------------------------------------------------------------------------|
| VFAT9_SBITS       | ~0x2020~ | ~[31:0]~ | r    |             | VFAT 9 Counter                                                                                 |
|-------------------+----------+----------+------+-------------+------------------------------------------------------------------------------------------------|
| VFAT10_SBITS      | ~0x2021~ | ~[31:0]~ | r    |             | VFAT 10 Counter                                                                                |
|-------------------+----------+----------+------+-------------+------------------------------------------------------------------------------------------------|
| VFAT11_SBITS      | ~0x2022~ | ~[31:0]~ | r    |             | VFAT 11 Counter                                                                                |
|-------------------+----------+----------+------+-------------+------------------------------------------------------------------------------------------------|
| RESET             | ~0x202f~ | ~0~      | w    | Pulse       | Reset S-bit counters                                                                           |
|-------------------+----------+----------+------+-------------+------------------------------------------------------------------------------------------------|
| SBIT_CNT_PERSIST  | ~0x2030~ | ~0~      | rw   | ~0x0~       | 1=counters will persist until manually reset;                                                  |
|                   |          |          |      |             | 0=counters will automatically reset at CNT_TIME                                                |
|-------------------+----------+----------+------+-------------+------------------------------------------------------------------------------------------------|
| SBIT_CNT_TIME_MAX | ~0x2031~ | ~[31:0]~ | rw   | ~0x2638E98~ | Number of BX that the VFAT S-bit counters will count to before automatically resetting to zero |
|-------------------+----------+----------+------+-------------+------------------------------------------------------------------------------------------------|
| CLUSTER_COUNT     | ~0x2032~ | ~[31:0]~ | r    |             | VFAT Cluster Counter (chamber)                                                                 |
|-------------------+----------+----------+------+-------------+------------------------------------------------------------------------------------------------|
| SBITS_OVER_64x0   | ~0x2036~ | ~[15:0]~ | r    |             | More than 64 * 0 Sbits in a bx Counter                                                         |
|-------------------+----------+----------+------+-------------+------------------------------------------------------------------------------------------------|
| SBITS_OVER_64x1   | ~0x2037~ | ~[15:0]~ | r    |             | More than 64 * 1 Sbits in a bx Counter                                                         |
|-------------------+----------+----------+------+-------------+------------------------------------------------------------------------------------------------|
| SBITS_OVER_64x2   | ~0x2038~ | ~[15:0]~ | r    |             | More than 64 * 2 Sbits in a bx Counter                                                         |
|-------------------+----------+----------+------+-------------+------------------------------------------------------------------------------------------------|
| SBITS_OVER_64x3   | ~0x2039~ | ~[15:0]~ | r    |             | More than 64 * 3 Sbits in a bx Counter                                                         |
|-------------------+----------+----------+------+-------------+------------------------------------------------------------------------------------------------|
| SBITS_OVER_64x4   | ~0x203a~ | ~[15:0]~ | r    |             | More than 64 * 4 Sbits in a bx Counter                                                         |
|-------------------+----------+----------+------+-------------+------------------------------------------------------------------------------------------------|
| SBITS_OVER_64x5   | ~0x203b~ | ~[15:0]~ | r    |             | More than 64 * 5 Sbits in a bx Counter                                                         |
|-------------------+----------+----------+------+-------------+------------------------------------------------------------------------------------------------|
| SBITS_OVER_64x6   | ~0x203c~ | ~[15:0]~ | r    |             | More than 64 * 6 Sbits in a bx Counter                                                         |
|-------------------+----------+----------+------+-------------+------------------------------------------------------------------------------------------------|
| SBITS_OVER_64x7   | ~0x203d~ | ~[15:0]~ | r    |             | More than 64 * 7 Sbits in a bx Counter                                                         |
|-------------------+----------+----------+------+-------------+------------------------------------------------------------------------------------------------|
| SBITS_OVER_64x8   | ~0x203e~ | ~[15:0]~ | r    |             | More than 64 * 8 Sbits in a bx Counter                                                         |
|-------------------+----------+----------+------+-------------+------------------------------------------------------------------------------------------------|
| SBITS_OVER_64x9   | ~0x203f~ | ~[15:0]~ | r    |             | More than 64 * 9 Sbits in a bx Counter                                                         |
|-------------------+----------+----------+------+-------------+------------------------------------------------------------------------------------------------|
| SBITS_OVER_64x10  | ~0x2040~ | ~[15:0]~ | r    |             | More than 64 * 10 Sbits in a bx Counter                                                        |
|-------------------+----------+----------+------+-------------+------------------------------------------------------------------------------------------------|
| SBITS_OVER_64x11  | ~0x2041~ | ~[15:0]~ | r    |             | More than 64 * 11 Sbits in a bx Counter                                                        |
|-------------------+----------+----------+------+-------------+------------------------------------------------------------------------------------------------|

*FPGA.TRIG.TIMING*

Controls the tap delay settings of the S-bit trigger unit inputs.                              Phase shifts the inputs in 78 ps increments                              

 The delay of each S-bit in a VFAT should be increased to match the longest delay incurred by the GEB + Optohybrid routing on that VFAT

|-----------------------+----------+-----------+------+-------+---------------------------|
| Node                  | Adr      | Bits      | Perm | Def   | Description               |
|-----------------------+----------+-----------+------+-------+---------------------------|
| TAP_DELAY_VFAT0_BIT0  | ~0x2053~ | ~[4:0]~   | rw   | ~0x0~ | VFAT 0 S-bit 0 tap delay  |
|-----------------------+----------+-----------+------+-------+---------------------------|
| TAP_DELAY_VFAT0_BIT1  | ~0x2053~ | ~[9:5]~   | rw   | ~0x0~ | VFAT 0 S-bit 1 tap delay  |
|-----------------------+----------+-----------+------+-------+---------------------------|
| TAP_DELAY_VFAT0_BIT2  | ~0x2053~ | ~[14:10]~ | rw   | ~0x0~ | VFAT 0 S-bit 2 tap delay  |
|-----------------------+----------+-----------+------+-------+---------------------------|
| TAP_DELAY_VFAT0_BIT3  | ~0x2053~ | ~[19:15]~ | rw   | ~0x0~ | VFAT 0 S-bit 3 tap delay  |
|-----------------------+----------+-----------+------+-------+---------------------------|
| TAP_DELAY_VFAT0_BIT4  | ~0x2053~ | ~[24:20]~ | rw   | ~0x0~ | VFAT 0 S-bit 4 tap delay  |
|-----------------------+----------+-----------+------+-------+---------------------------|
| TAP_DELAY_VFAT0_BIT5  | ~0x2053~ | ~[29:25]~ | rw   | ~0x0~ | VFAT 0 S-bit 5 tap delay  |
|-----------------------+----------+-----------+------+-------+---------------------------|
| TAP_DELAY_VFAT0_BIT6  | ~0x2054~ | ~[4:0]~   | rw   | ~0x0~ | VFAT 0 S-bit 6 tap delay  |
|-----------------------+----------+-----------+------+-------+---------------------------|
| TAP_DELAY_VFAT0_BIT7  | ~0x2054~ | ~[9:5]~   | rw   | ~0x0~ | VFAT 0 S-bit 7 tap delay  |
|-----------------------+----------+-----------+------+-------+---------------------------|
| TAP_DELAY_VFAT1_BIT0  | ~0x2054~ | ~[14:10]~ | rw   | ~0x0~ | VFAT 1 S-bit 0 tap delay  |
|-----------------------+----------+-----------+------+-------+---------------------------|
| TAP_DELAY_VFAT1_BIT1  | ~0x2054~ | ~[19:15]~ | rw   | ~0x0~ | VFAT 1 S-bit 1 tap delay  |
|-----------------------+----------+-----------+------+-------+---------------------------|
| TAP_DELAY_VFAT1_BIT2  | ~0x2054~ | ~[24:20]~ | rw   | ~0x0~ | VFAT 1 S-bit 2 tap delay  |
|-----------------------+----------+-----------+------+-------+---------------------------|
| TAP_DELAY_VFAT1_BIT3  | ~0x2054~ | ~[29:25]~ | rw   | ~0x0~ | VFAT 1 S-bit 3 tap delay  |
|-----------------------+----------+-----------+------+-------+---------------------------|
| TAP_DELAY_VFAT1_BIT4  | ~0x2055~ | ~[4:0]~   | rw   | ~0x0~ | VFAT 1 S-bit 4 tap delay  |
|-----------------------+----------+-----------+------+-------+---------------------------|
| TAP_DELAY_VFAT1_BIT5  | ~0x2055~ | ~[9:5]~   | rw   | ~0x0~ | VFAT 1 S-bit 5 tap delay  |
|-----------------------+----------+-----------+------+-------+---------------------------|
| TAP_DELAY_VFAT1_BIT6  | ~0x2055~ | ~[14:10]~ | rw   | ~0x0~ | VFAT 1 S-bit 6 tap delay  |
|-----------------------+----------+-----------+------+-------+---------------------------|
| TAP_DELAY_VFAT1_BIT7  | ~0x2055~ | ~[19:15]~ | rw   | ~0x0~ | VFAT 1 S-bit 7 tap delay  |
|-----------------------+----------+-----------+------+-------+---------------------------|
| TAP_DELAY_VFAT2_BIT0  | ~0x2055~ | ~[24:20]~ | rw   | ~0x0~ | VFAT 2 S-bit 0 tap delay  |
|-----------------------+----------+-----------+------+-------+---------------------------|
| TAP_DELAY_VFAT2_BIT1  | ~0x2055~ | ~[29:25]~ | rw   | ~0x0~ | VFAT 2 S-bit 1 tap delay  |
|-----------------------+----------+-----------+------+-------+---------------------------|
| TAP_DELAY_VFAT2_BIT2  | ~0x2056~ | ~[4:0]~   | rw   | ~0x0~ | VFAT 2 S-bit 2 tap delay  |
|-----------------------+----------+-----------+------+-------+---------------------------|
| TAP_DELAY_VFAT2_BIT3  | ~0x2056~ | ~[9:5]~   | rw   | ~0x0~ | VFAT 2 S-bit 3 tap delay  |
|-----------------------+----------+-----------+------+-------+---------------------------|
| TAP_DELAY_VFAT2_BIT4  | ~0x2056~ | ~[14:10]~ | rw   | ~0x0~ | VFAT 2 S-bit 4 tap delay  |
|-----------------------+----------+-----------+------+-------+---------------------------|
| TAP_DELAY_VFAT2_BIT5  | ~0x2056~ | ~[19:15]~ | rw   | ~0x0~ | VFAT 2 S-bit 5 tap delay  |
|-----------------------+----------+-----------+------+-------+---------------------------|
| TAP_DELAY_VFAT2_BIT6  | ~0x2056~ | ~[24:20]~ | rw   | ~0x0~ | VFAT 2 S-bit 6 tap delay  |
|-----------------------+----------+-----------+------+-------+---------------------------|
| TAP_DELAY_VFAT2_BIT7  | ~0x2056~ | ~[29:25]~ | rw   | ~0x0~ | VFAT 2 S-bit 7 tap delay  |
|-----------------------+----------+-----------+------+-------+---------------------------|
| TAP_DELAY_VFAT3_BIT0  | ~0x2057~ | ~[4:0]~   | rw   | ~0x0~ | VFAT 3 S-bit 0 tap delay  |
|-----------------------+----------+-----------+------+-------+---------------------------|
| TAP_DELAY_VFAT3_BIT1  | ~0x2057~ | ~[9:5]~   | rw   | ~0x0~ | VFAT 3 S-bit 1 tap delay  |
|-----------------------+----------+-----------+------+-------+---------------------------|
| TAP_DELAY_VFAT3_BIT2  | ~0x2057~ | ~[14:10]~ | rw   | ~0x0~ | VFAT 3 S-bit 2 tap delay  |
|-----------------------+----------+-----------+------+-------+---------------------------|
| TAP_DELAY_VFAT3_BIT3  | ~0x2057~ | ~[19:15]~ | rw   | ~0x0~ | VFAT 3 S-bit 3 tap delay  |
|-----------------------+----------+-----------+------+-------+---------------------------|
| TAP_DELAY_VFAT3_BIT4  | ~0x2057~ | ~[24:20]~ | rw   | ~0x0~ | VFAT 3 S-bit 4 tap delay  |
|-----------------------+----------+-----------+------+-------+---------------------------|
| TAP_DELAY_VFAT3_BIT5  | ~0x2057~ | ~[29:25]~ | rw   | ~0x0~ | VFAT 3 S-bit 5 tap delay  |
|-----------------------+----------+-----------+------+-------+---------------------------|
| TAP_DELAY_VFAT3_BIT6  | ~0x2058~ | ~[4:0]~   | rw   | ~0x0~ | VFAT 3 S-bit 6 tap delay  |
|-----------------------+----------+-----------+------+-------+---------------------------|
| TAP_DELAY_VFAT3_BIT7  | ~0x2058~ | ~[9:5]~   | rw   | ~0x0~ | VFAT 3 S-bit 7 tap delay  |
|-----------------------+----------+-----------+------+-------+---------------------------|
| TAP_DELAY_VFAT4_BIT0  | ~0x2058~ | ~[14:10]~ | rw   | ~0x0~ | VFAT 4 S-bit 0 tap delay  |
|-----------------------+----------+-----------+------+-------+---------------------------|
| TAP_DELAY_VFAT4_BIT1  | ~0x2058~ | ~[19:15]~ | rw   | ~0x0~ | VFAT 4 S-bit 1 tap delay  |
|-----------------------+----------+-----------+------+-------+---------------------------|
| TAP_DELAY_VFAT4_BIT2  | ~0x2058~ | ~[24:20]~ | rw   | ~0x0~ | VFAT 4 S-bit 2 tap delay  |
|-----------------------+----------+-----------+------+-------+---------------------------|
| TAP_DELAY_VFAT4_BIT3  | ~0x2058~ | ~[29:25]~ | rw   | ~0x0~ | VFAT 4 S-bit 3 tap delay  |
|-----------------------+----------+-----------+------+-------+---------------------------|
| TAP_DELAY_VFAT4_BIT4  | ~0x2059~ | ~[4:0]~   | rw   | ~0x0~ | VFAT 4 S-bit 4 tap delay  |
|-----------------------+----------+-----------+------+-------+---------------------------|
| TAP_DELAY_VFAT4_BIT5  | ~0x2059~ | ~[9:5]~   | rw   | ~0x0~ | VFAT 4 S-bit 5 tap delay  |
|-----------------------+----------+-----------+------+-------+---------------------------|
| TAP_DELAY_VFAT4_BIT6  | ~0x2059~ | ~[14:10]~ | rw   | ~0x0~ | VFAT 4 S-bit 6 tap delay  |
|-----------------------+----------+-----------+------+-------+---------------------------|
| TAP_DELAY_VFAT4_BIT7  | ~0x2059~ | ~[19:15]~ | rw   | ~0x0~ | VFAT 4 S-bit 7 tap delay  |
|-----------------------+----------+-----------+------+-------+---------------------------|
| TAP_DELAY_VFAT5_BIT0  | ~0x2059~ | ~[24:20]~ | rw   | ~0x0~ | VFAT 5 S-bit 0 tap delay  |
|-----------------------+----------+-----------+------+-------+---------------------------|
| TAP_DELAY_VFAT5_BIT1  | ~0x2059~ | ~[29:25]~ | rw   | ~0x0~ | VFAT 5 S-bit 1 tap delay  |
|-----------------------+----------+-----------+------+-------+---------------------------|
| TAP_DELAY_VFAT5_BIT2  | ~0x205a~ | ~[4:0]~   | rw   | ~0x0~ | VFAT 5 S-bit 2 tap delay  |
|-----------------------+----------+-----------+------+-------+---------------------------|
| TAP_DELAY_VFAT5_BIT3  | ~0x205a~ | ~[9:5]~   | rw   | ~0x0~ | VFAT 5 S-bit 3 tap delay  |
|-----------------------+----------+-----------+------+-------+---------------------------|
| TAP_DELAY_VFAT5_BIT4  | ~0x205a~ | ~[14:10]~ | rw   | ~0x0~ | VFAT 5 S-bit 4 tap delay  |
|-----------------------+----------+-----------+------+-------+---------------------------|
| TAP_DELAY_VFAT5_BIT5  | ~0x205a~ | ~[19:15]~ | rw   | ~0x0~ | VFAT 5 S-bit 5 tap delay  |
|-----------------------+----------+-----------+------+-------+---------------------------|
| TAP_DELAY_VFAT5_BIT6  | ~0x205a~ | ~[24:20]~ | rw   | ~0x0~ | VFAT 5 S-bit 6 tap delay  |
|-----------------------+----------+-----------+------+-------+---------------------------|
| TAP_DELAY_VFAT5_BIT7  | ~0x205a~ | ~[29:25]~ | rw   | ~0x0~ | VFAT 5 S-bit 7 tap delay  |
|-----------------------+----------+-----------+------+-------+---------------------------|
| TAP_DELAY_VFAT6_BIT0  | ~0x205b~ | ~[4:0]~   | rw   | ~0x0~ | VFAT 6 S-bit 0 tap delay  |
|-----------------------+----------+-----------+------+-------+---------------------------|
| TAP_DELAY_VFAT6_BIT1  | ~0x205b~ | ~[9:5]~   | rw   | ~0x0~ | VFAT 6 S-bit 1 tap delay  |
|-----------------------+----------+-----------+------+-------+---------------------------|
| TAP_DELAY_VFAT6_BIT2  | ~0x205b~ | ~[14:10]~ | rw   | ~0x0~ | VFAT 6 S-bit 2 tap delay  |
|-----------------------+----------+-----------+------+-------+---------------------------|
| TAP_DELAY_VFAT6_BIT3  | ~0x205b~ | ~[19:15]~ | rw   | ~0x0~ | VFAT 6 S-bit 3 tap delay  |
|-----------------------+----------+-----------+------+-------+---------------------------|
| TAP_DELAY_VFAT6_BIT4  | ~0x205b~ | ~[24:20]~ | rw   | ~0x0~ | VFAT 6 S-bit 4 tap delay  |
|-----------------------+----------+-----------+------+-------+---------------------------|
| TAP_DELAY_VFAT6_BIT5  | ~0x205b~ | ~[29:25]~ | rw   | ~0x0~ | VFAT 6 S-bit 5 tap delay  |
|-----------------------+----------+-----------+------+-------+---------------------------|
| TAP_DELAY_VFAT6_BIT6  | ~0x205c~ | ~[4:0]~   | rw   | ~0x0~ | VFAT 6 S-bit 6 tap delay  |
|-----------------------+----------+-----------+------+-------+---------------------------|
| TAP_DELAY_VFAT6_BIT7  | ~0x205c~ | ~[9:5]~   | rw   | ~0x0~ | VFAT 6 S-bit 7 tap delay  |
|-----------------------+----------+-----------+------+-------+---------------------------|
| TAP_DELAY_VFAT7_BIT0  | ~0x205c~ | ~[14:10]~ | rw   | ~0x0~ | VFAT 7 S-bit 0 tap delay  |
|-----------------------+----------+-----------+------+-------+---------------------------|
| TAP_DELAY_VFAT7_BIT1  | ~0x205c~ | ~[19:15]~ | rw   | ~0x0~ | VFAT 7 S-bit 1 tap delay  |
|-----------------------+----------+-----------+------+-------+---------------------------|
| TAP_DELAY_VFAT7_BIT2  | ~0x205c~ | ~[24:20]~ | rw   | ~0x0~ | VFAT 7 S-bit 2 tap delay  |
|-----------------------+----------+-----------+------+-------+---------------------------|
| TAP_DELAY_VFAT7_BIT3  | ~0x205c~ | ~[29:25]~ | rw   | ~0x0~ | VFAT 7 S-bit 3 tap delay  |
|-----------------------+----------+-----------+------+-------+---------------------------|
| TAP_DELAY_VFAT7_BIT4  | ~0x205d~ | ~[4:0]~   | rw   | ~0x0~ | VFAT 7 S-bit 4 tap delay  |
|-----------------------+----------+-----------+------+-------+---------------------------|
| TAP_DELAY_VFAT7_BIT5  | ~0x205d~ | ~[9:5]~   | rw   | ~0x0~ | VFAT 7 S-bit 5 tap delay  |
|-----------------------+----------+-----------+------+-------+---------------------------|
| TAP_DELAY_VFAT7_BIT6  | ~0x205d~ | ~[14:10]~ | rw   | ~0x0~ | VFAT 7 S-bit 6 tap delay  |
|-----------------------+----------+-----------+------+-------+---------------------------|
| TAP_DELAY_VFAT7_BIT7  | ~0x205d~ | ~[19:15]~ | rw   | ~0x0~ | VFAT 7 S-bit 7 tap delay  |
|-----------------------+----------+-----------+------+-------+---------------------------|
| TAP_DELAY_VFAT8_BIT0  | ~0x205d~ | ~[24:20]~ | rw   | ~0x0~ | VFAT 8 S-bit 0 tap delay  |
|-----------------------+----------+-----------+------+-------+---------------------------|
| TAP_DELAY_VFAT8_BIT1  | ~0x205d~ | ~[29:25]~ | rw   | ~0x0~ | VFAT 8 S-bit 1 tap delay  |
|-----------------------+----------+-----------+------+-------+---------------------------|
| TAP_DELAY_VFAT8_BIT2  | ~0x205e~ | ~[4:0]~   | rw   | ~0x0~ | VFAT 8 S-bit 2 tap delay  |
|-----------------------+----------+-----------+------+-------+---------------------------|
| TAP_DELAY_VFAT8_BIT3  | ~0x205e~ | ~[9:5]~   | rw   | ~0x0~ | VFAT 8 S-bit 3 tap delay  |
|-----------------------+----------+-----------+------+-------+---------------------------|
| TAP_DELAY_VFAT8_BIT4  | ~0x205e~ | ~[14:10]~ | rw   | ~0x0~ | VFAT 8 S-bit 4 tap delay  |
|-----------------------+----------+-----------+------+-------+---------------------------|
| TAP_DELAY_VFAT8_BIT5  | ~0x205e~ | ~[19:15]~ | rw   | ~0x0~ | VFAT 8 S-bit 5 tap delay  |
|-----------------------+----------+-----------+------+-------+---------------------------|
| TAP_DELAY_VFAT8_BIT6  | ~0x205e~ | ~[24:20]~ | rw   | ~0x0~ | VFAT 8 S-bit 6 tap delay  |
|-----------------------+----------+-----------+------+-------+---------------------------|
| TAP_DELAY_VFAT8_BIT7  | ~0x205e~ | ~[29:25]~ | rw   | ~0x0~ | VFAT 8 S-bit 7 tap delay  |
|-----------------------+----------+-----------+------+-------+---------------------------|
| TAP_DELAY_VFAT9_BIT0  | ~0x205f~ | ~[4:0]~   | rw   | ~0x0~ | VFAT 9 S-bit 0 tap delay  |
|-----------------------+----------+-----------+------+-------+---------------------------|
| TAP_DELAY_VFAT9_BIT1  | ~0x205f~ | ~[9:5]~   | rw   | ~0x0~ | VFAT 9 S-bit 1 tap delay  |
|-----------------------+----------+-----------+------+-------+---------------------------|
| TAP_DELAY_VFAT9_BIT2  | ~0x205f~ | ~[14:10]~ | rw   | ~0x0~ | VFAT 9 S-bit 2 tap delay  |
|-----------------------+----------+-----------+------+-------+---------------------------|
| TAP_DELAY_VFAT9_BIT3  | ~0x205f~ | ~[19:15]~ | rw   | ~0x0~ | VFAT 9 S-bit 3 tap delay  |
|-----------------------+----------+-----------+------+-------+---------------------------|
| TAP_DELAY_VFAT9_BIT4  | ~0x205f~ | ~[24:20]~ | rw   | ~0x0~ | VFAT 9 S-bit 4 tap delay  |
|-----------------------+----------+-----------+------+-------+---------------------------|
| TAP_DELAY_VFAT9_BIT5  | ~0x205f~ | ~[29:25]~ | rw   | ~0x0~ | VFAT 9 S-bit 5 tap delay  |
|-----------------------+----------+-----------+------+-------+---------------------------|
| TAP_DELAY_VFAT9_BIT6  | ~0x2060~ | ~[4:0]~   | rw   | ~0x0~ | VFAT 9 S-bit 6 tap delay  |
|-----------------------+----------+-----------+------+-------+---------------------------|
| TAP_DELAY_VFAT9_BIT7  | ~0x2060~ | ~[9:5]~   | rw   | ~0x0~ | VFAT 9 S-bit 7 tap delay  |
|-----------------------+----------+-----------+------+-------+---------------------------|
| TAP_DELAY_VFAT10_BIT0 | ~0x2060~ | ~[14:10]~ | rw   | ~0x0~ | VFAT 10 S-bit 0 tap delay |
|-----------------------+----------+-----------+------+-------+---------------------------|
| TAP_DELAY_VFAT10_BIT1 | ~0x2060~ | ~[19:15]~ | rw   | ~0x0~ | VFAT 10 S-bit 1 tap delay |
|-----------------------+----------+-----------+------+-------+---------------------------|
| TAP_DELAY_VFAT10_BIT2 | ~0x2060~ | ~[24:20]~ | rw   | ~0x0~ | VFAT 10 S-bit 2 tap delay |
|-----------------------+----------+-----------+------+-------+---------------------------|
| TAP_DELAY_VFAT10_BIT3 | ~0x2060~ | ~[29:25]~ | rw   | ~0x0~ | VFAT 10 S-bit 3 tap delay |
|-----------------------+----------+-----------+------+-------+---------------------------|
| TAP_DELAY_VFAT10_BIT4 | ~0x2061~ | ~[4:0]~   | rw   | ~0x0~ | VFAT 10 S-bit 4 tap delay |
|-----------------------+----------+-----------+------+-------+---------------------------|
| TAP_DELAY_VFAT10_BIT5 | ~0x2061~ | ~[9:5]~   | rw   | ~0x0~ | VFAT 10 S-bit 5 tap delay |
|-----------------------+----------+-----------+------+-------+---------------------------|
| TAP_DELAY_VFAT10_BIT6 | ~0x2061~ | ~[14:10]~ | rw   | ~0x0~ | VFAT 10 S-bit 6 tap delay |
|-----------------------+----------+-----------+------+-------+---------------------------|
| TAP_DELAY_VFAT10_BIT7 | ~0x2061~ | ~[19:15]~ | rw   | ~0x0~ | VFAT 10 S-bit 7 tap delay |
|-----------------------+----------+-----------+------+-------+---------------------------|
| TAP_DELAY_VFAT11_BIT0 | ~0x2061~ | ~[24:20]~ | rw   | ~0x0~ | VFAT 11 S-bit 0 tap delay |
|-----------------------+----------+-----------+------+-------+---------------------------|
| TAP_DELAY_VFAT11_BIT1 | ~0x2061~ | ~[29:25]~ | rw   | ~0x0~ | VFAT 11 S-bit 1 tap delay |
|-----------------------+----------+-----------+------+-------+---------------------------|
| TAP_DELAY_VFAT11_BIT2 | ~0x2062~ | ~[4:0]~   | rw   | ~0x0~ | VFAT 11 S-bit 2 tap delay |
|-----------------------+----------+-----------+------+-------+---------------------------|
| TAP_DELAY_VFAT11_BIT3 | ~0x2062~ | ~[9:5]~   | rw   | ~0x0~ | VFAT 11 S-bit 3 tap delay |
|-----------------------+----------+-----------+------+-------+---------------------------|
| TAP_DELAY_VFAT11_BIT4 | ~0x2062~ | ~[14:10]~ | rw   | ~0x0~ | VFAT 11 S-bit 4 tap delay |
|-----------------------+----------+-----------+------+-------+---------------------------|
| TAP_DELAY_VFAT11_BIT5 | ~0x2062~ | ~[19:15]~ | rw   | ~0x0~ | VFAT 11 S-bit 5 tap delay |
|-----------------------+----------+-----------+------+-------+---------------------------|
| TAP_DELAY_VFAT11_BIT6 | ~0x2062~ | ~[24:20]~ | rw   | ~0x0~ | VFAT 11 S-bit 6 tap delay |
|-----------------------+----------+-----------+------+-------+---------------------------|
| TAP_DELAY_VFAT11_BIT7 | ~0x2062~ | ~[29:25]~ | rw   | ~0x0~ | VFAT 11 S-bit 7 tap delay |
|-----------------------+----------+-----------+------+-------+---------------------------|
| SOT_TAP_DELAY_VFAT0   | ~0x2063~ | ~[4:0]~   | rw   | ~0x0~ | VFAT 0 SOT tap delay      |
|-----------------------+----------+-----------+------+-------+---------------------------|
| SOT_TAP_DELAY_VFAT1   | ~0x2063~ | ~[9:5]~   | rw   | ~0x0~ | VFAT 1 SOT tap delay      |
|-----------------------+----------+-----------+------+-------+---------------------------|
| SOT_TAP_DELAY_VFAT2   | ~0x2063~ | ~[14:10]~ | rw   | ~0x0~ | VFAT 2 SOT tap delay      |
|-----------------------+----------+-----------+------+-------+---------------------------|
| SOT_TAP_DELAY_VFAT3   | ~0x2063~ | ~[19:15]~ | rw   | ~0x0~ | VFAT 3 SOT tap delay      |
|-----------------------+----------+-----------+------+-------+---------------------------|
| SOT_TAP_DELAY_VFAT4   | ~0x2063~ | ~[24:20]~ | rw   | ~0x0~ | VFAT 4 SOT tap delay      |
|-----------------------+----------+-----------+------+-------+---------------------------|
| SOT_TAP_DELAY_VFAT5   | ~0x2063~ | ~[29:25]~ | rw   | ~0x0~ | VFAT 5 SOT tap delay      |
|-----------------------+----------+-----------+------+-------+---------------------------|
| SOT_TAP_DELAY_VFAT6   | ~0x2064~ | ~[4:0]~   | rw   | ~0x0~ | VFAT 6 SOT tap delay      |
|-----------------------+----------+-----------+------+-------+---------------------------|
| SOT_TAP_DELAY_VFAT7   | ~0x2064~ | ~[9:5]~   | rw   | ~0x0~ | VFAT 7 SOT tap delay      |
|-----------------------+----------+-----------+------+-------+---------------------------|
| SOT_TAP_DELAY_VFAT8   | ~0x2064~ | ~[14:10]~ | rw   | ~0x0~ | VFAT 8 SOT tap delay      |
|-----------------------+----------+-----------+------+-------+---------------------------|
| SOT_TAP_DELAY_VFAT9   | ~0x2064~ | ~[19:15]~ | rw   | ~0x0~ | VFAT 9 SOT tap delay      |
|-----------------------+----------+-----------+------+-------+---------------------------|
| SOT_TAP_DELAY_VFAT10  | ~0x2064~ | ~[24:20]~ | rw   | ~0x0~ | VFAT 10 SOT tap delay     |
|-----------------------+----------+-----------+------+-------+---------------------------|
| SOT_TAP_DELAY_VFAT11  | ~0x2064~ | ~[29:25]~ | rw   | ~0x0~ | VFAT 11 SOT tap delay     |
|-----------------------+----------+-----------+------+-------+---------------------------|

*FPGA.TRIG.SBIT_MONITOR*

sbit monitor module which shows the first valid sbit clusters after a reset on the selected link

|-----------+----------+----------+------+-------+---------------------------------------------------------|
| Node      | Adr      | Bits     | Perm | Def   | Description                                             |
|-----------+----------+----------+------+-------+---------------------------------------------------------|
| RESET     | ~0x2090~ | ~[31:0]~ | w    | Pulse | Reset the sbit monitor module and re-arm for triggering |
|-----------+----------+----------+------+-------+---------------------------------------------------------|
| CLUSTER0  | ~0x2091~ | ~[15:0]~ | r    |       | Last cluster 0                                          |
|-----------+----------+----------+------+-------+---------------------------------------------------------|
| CLUSTER1  | ~0x2092~ | ~[15:0]~ | r    |       | Last cluster 1                                          |
|-----------+----------+----------+------+-------+---------------------------------------------------------|
| CLUSTER2  | ~0x2093~ | ~[15:0]~ | r    |       | Last cluster 2                                          |
|-----------+----------+----------+------+-------+---------------------------------------------------------|
| CLUSTER3  | ~0x2094~ | ~[15:0]~ | r    |       | Last cluster 3                                          |
|-----------+----------+----------+------+-------+---------------------------------------------------------|
| CLUSTER4  | ~0x2095~ | ~[15:0]~ | r    |       | Last cluster 4                                          |
|-----------+----------+----------+------+-------+---------------------------------------------------------|
| CLUSTER5  | ~0x2096~ | ~[15:0]~ | r    |       | Last cluster 5                                          |
|-----------+----------+----------+------+-------+---------------------------------------------------------|
| CLUSTER6  | ~0x2097~ | ~[15:0]~ | r    |       | Last cluster 6                                          |
|-----------+----------+----------+------+-------+---------------------------------------------------------|
| CLUSTER7  | ~0x2098~ | ~[15:0]~ | r    |       | Last cluster 7                                          |
|-----------+----------+----------+------+-------+---------------------------------------------------------|
| L1A_DELAY | ~0x20a0~ | ~[31:0]~ | r    |       | Number of BX between this sbit and the subsequent L1A   |
|-----------+----------+----------+------+-------+---------------------------------------------------------|

*FPGA.TRIG.SBIT_HITMAP*

The Sbit hitmap module accumulates all incoming Sbits during a period of time

|------------+----------+----------+------+-------+---------------------------------------------------|
| Node       | Adr      | Bits     | Perm | Def   | Description                                       |
|------------+----------+----------+------+-------+---------------------------------------------------|
| RESET      | ~0x20b0~ | ~[31:0]~ | w    | Pulse | Reset the accumulation registers                  |
|------------+----------+----------+------+-------+---------------------------------------------------|
| ACQUIRE    | ~0x20b1~ | ~0~      | rw   | ~0x0~ | Sbits are accumulated as long as this flag is set |
|------------+----------+----------+------+-------+---------------------------------------------------|
| VFAT0_MSB  | ~0x20b2~ | ~[31:0]~ | r    |       | Accumulator for Sbit 63 to 32 of VFAT0            |
|------------+----------+----------+------+-------+---------------------------------------------------|
| VFAT0_LSB  | ~0x20b3~ | ~[31:0]~ | r    |       | Accumulator for Sbit 31 to 0 of VFAT0             |
|------------+----------+----------+------+-------+---------------------------------------------------|
| VFAT1_MSB  | ~0x20b4~ | ~[31:0]~ | r    |       | Accumulator for Sbit 63 to 32 of VFAT1            |
|------------+----------+----------+------+-------+---------------------------------------------------|
| VFAT1_LSB  | ~0x20b5~ | ~[31:0]~ | r    |       | Accumulator for Sbit 31 to 0 of VFAT1             |
|------------+----------+----------+------+-------+---------------------------------------------------|
| VFAT2_MSB  | ~0x20b6~ | ~[31:0]~ | r    |       | Accumulator for Sbit 63 to 32 of VFAT2            |
|------------+----------+----------+------+-------+---------------------------------------------------|
| VFAT2_LSB  | ~0x20b7~ | ~[31:0]~ | r    |       | Accumulator for Sbit 31 to 0 of VFAT2             |
|------------+----------+----------+------+-------+---------------------------------------------------|
| VFAT3_MSB  | ~0x20b8~ | ~[31:0]~ | r    |       | Accumulator for Sbit 63 to 32 of VFAT3            |
|------------+----------+----------+------+-------+---------------------------------------------------|
| VFAT3_LSB  | ~0x20b9~ | ~[31:0]~ | r    |       | Accumulator for Sbit 31 to 0 of VFAT3             |
|------------+----------+----------+------+-------+---------------------------------------------------|
| VFAT4_MSB  | ~0x20ba~ | ~[31:0]~ | r    |       | Accumulator for Sbit 63 to 32 of VFAT4            |
|------------+----------+----------+------+-------+---------------------------------------------------|
| VFAT4_LSB  | ~0x20bb~ | ~[31:0]~ | r    |       | Accumulator for Sbit 31 to 0 of VFAT4             |
|------------+----------+----------+------+-------+---------------------------------------------------|
| VFAT5_MSB  | ~0x20bc~ | ~[31:0]~ | r    |       | Accumulator for Sbit 63 to 32 of VFAT5            |
|------------+----------+----------+------+-------+---------------------------------------------------|
| VFAT5_LSB  | ~0x20bd~ | ~[31:0]~ | r    |       | Accumulator for Sbit 31 to 0 of VFAT5             |
|------------+----------+----------+------+-------+---------------------------------------------------|
| VFAT6_MSB  | ~0x20be~ | ~[31:0]~ | r    |       | Accumulator for Sbit 63 to 32 of VFAT6            |
|------------+----------+----------+------+-------+---------------------------------------------------|
| VFAT6_LSB  | ~0x20bf~ | ~[31:0]~ | r    |       | Accumulator for Sbit 31 to 0 of VFAT6             |
|------------+----------+----------+------+-------+---------------------------------------------------|
| VFAT7_MSB  | ~0x20c0~ | ~[31:0]~ | r    |       | Accumulator for Sbit 63 to 32 of VFAT7            |
|------------+----------+----------+------+-------+---------------------------------------------------|
| VFAT7_LSB  | ~0x20c1~ | ~[31:0]~ | r    |       | Accumulator for Sbit 31 to 0 of VFAT7             |
|------------+----------+----------+------+-------+---------------------------------------------------|
| VFAT8_MSB  | ~0x20c2~ | ~[31:0]~ | r    |       | Accumulator for Sbit 63 to 32 of VFAT8            |
|------------+----------+----------+------+-------+---------------------------------------------------|
| VFAT8_LSB  | ~0x20c3~ | ~[31:0]~ | r    |       | Accumulator for Sbit 31 to 0 of VFAT8             |
|------------+----------+----------+------+-------+---------------------------------------------------|
| VFAT9_MSB  | ~0x20c4~ | ~[31:0]~ | r    |       | Accumulator for Sbit 63 to 32 of VFAT9            |
|------------+----------+----------+------+-------+---------------------------------------------------|
| VFAT9_LSB  | ~0x20c5~ | ~[31:0]~ | r    |       | Accumulator for Sbit 31 to 0 of VFAT9             |
|------------+----------+----------+------+-------+---------------------------------------------------|
| VFAT10_MSB | ~0x20c6~ | ~[31:0]~ | r    |       | Accumulator for Sbit 63 to 32 of VFAT10           |
|------------+----------+----------+------+-------+---------------------------------------------------|
| VFAT10_LSB | ~0x20c7~ | ~[31:0]~ | r    |       | Accumulator for Sbit 31 to 0 of VFAT10            |
|------------+----------+----------+------+-------+---------------------------------------------------|
| VFAT11_MSB | ~0x20c8~ | ~[31:0]~ | r    |       | Accumulator for Sbit 63 to 32 of VFAT11           |
|------------+----------+----------+------+-------+---------------------------------------------------|
| VFAT11_LSB | ~0x20c9~ | ~[31:0]~ | r    |       | Accumulator for Sbit 31 to 0 of VFAT11            |
|------------+----------+----------+------+-------+---------------------------------------------------|

*FPGA.TRIG.CTRL*

Controls and monitors various parameters of the S-bit deserialization and cluster building.

|--------------------------+----------+----------+------+-----+-------------------------------------------------------------------------------|
| Node                     | Adr      | Bits     | Perm | Def | Description                                                                   |
|--------------------------+----------+----------+------+-----+-------------------------------------------------------------------------------|
| SBIT_SOT_INVALID_BITSKIP | ~0x20e2~ | ~[11:0]~ | r    |     | 12 bit list of VFATs with a invalid bitskip counter for Start-of-frame pulses |
|--------------------------+----------+----------+------+-----+-------------------------------------------------------------------------------|


* Module FPGA.GBT 	 adr = ~0x4000~

Contains functionality for controlling and monitoring the bidirectional GBTx to FPGA link

*FPGA.GBT.TX*

Controls and monitors the transmit link from the FPGA to the GBTx

|-------------------+----------+----------+------+-----+----------------------------------------|
| Node              | Adr      | Bits     | Perm | Def | Description                            |
|-------------------+----------+----------+------+-----+----------------------------------------|
| CNT_RESPONSE_SENT | ~0x4000~ | ~[31:8]~ | r    |     | Number of wishbone responses sent back |
|-------------------+----------+----------+------+-----+----------------------------------------|
| TX_READY          | ~0x4001~ | ~0~      | r    |     | GBT TX READY from GBTx Chip            |
|-------------------+----------+----------+------+-----+----------------------------------------|

*FPGA.GBT.RX*

Controls and monitors the transmit link from the GBTx to the FPGA

|----------------------+----------+----------+------+-----+--------------------------------------|
| Node                 | Adr      | Bits     | Perm | Def | Description                          |
|----------------------+----------+----------+------+-----+--------------------------------------|
| RX_READY             | ~0x4004~ | ~0~      | r    |     | GBT RX READY from GBTx Chip          |
|----------------------+----------+----------+------+-----+--------------------------------------|
| RX_VALID             | ~0x4004~ | ~1~      | r    |     | GBT RX VALID from GBTx Chip          |
|----------------------+----------+----------+------+-----+--------------------------------------|
| CNT_REQUEST_RECEIVED | ~0x4004~ | ~[31:8]~ | r    |     | Number of wishbone requests received |
|----------------------+----------+----------+------+-----+--------------------------------------|
| CNT_LINK_ERR         | ~0x4005~ | ~[23:0]~ | r    |     | Number of GBT link errrors detected  |
|----------------------+----------+----------+------+-----+--------------------------------------|

*FPGA.GBT.TTC*

Emulates the TTC commands from GBTx through Wishbone

|--------------+----------+----------+------+-------+------------------|
| Node         | Adr      | Bits     | Perm | Def   | Description      |
|--------------+----------+----------+------+-------+------------------|
| FORCE_L1A    | ~0x4005~ | ~[31:0]~ | w    | Pulse | GBT Force L1A    |
|--------------+----------+----------+------+-------+------------------|
| FORCE_BC0    | ~0x4006~ | ~[31:0]~ | w    | Pulse | GBT Force BC0    |
|--------------+----------+----------+------+-------+------------------|
| FORCE_RESYNC | ~0x4007~ | ~[31:0]~ | w    | Pulse | GBT Force Resync |
|--------------+----------+----------+------+-------+------------------|


* Module FPGA.MGT 	 adr = ~0x5000~

Controls and monitors the multi-gigabit links that drive the trigger fiber tranceivers

*FPGA.MGT*

Controls and monitors the multi-gigabit links that drive the trigger fiber tranceivers

|----------+----------+------+------+-----+-------------|
| Node     | Adr      | Bits | Perm | Def | Description |
|----------+----------+------+------+-----+-------------|
| PLL_LOCK | ~0x5000~ | ~0~  | r    |     |             |
|----------+----------+------+------+-----+-------------|

*FPGA.MGT.CONTROL${GT}*

MGT ${GT} Control

Generated range of GT is ~[3:0]~ adr_step = ~0x5~ (5)
|-------------------+----------+-----------+------+-------+-------------------------------|
| Node              | Adr      | Bits      | Perm | Def   | Description                   |
|-------------------+----------+-----------+------+-------+-------------------------------|
| TX_PRBS_MODE0     | ~0x5001~ | ~[2:0]~   | rw   | ~0x0~ | 0: Standard                   |
|                   |          |           |      |       | 1: PRBS-7                     |
|                   |          |           |      |       | 2: PRBS-15                    |
|                   |          |           |      |       | 3: PRBS-23                    |
|                   |          |           |      |       | 4: PRBS-31                    |
|-------------------+----------+-----------+------+-------+-------------------------------|
| RX_PRBS_MODE0     | ~0x5001~ | ~[5:3]~   | rw   | ~0x0~ | 0: Standard                   |
|                   |          |           |      |       | 1: PRBS-7                     |
|                   |          |           |      |       | 2: PRBS-15                    |
|                   |          |           |      |       | 3: PRBS-23                    |
|                   |          |           |      |       | 4: PRBS-31                    |
|-------------------+----------+-----------+------+-------+-------------------------------|
| LOOPBACK_MODE0    | ~0x5001~ | ~[8:6]~   | rw   | ~0x0~ | GT Loopback Mode              |
|                   |          |           |      |       | 0 = normal                    |
|                   |          |           |      |       | 1 = near end pcs              |
|                   |          |           |      |       | 2 = near end pma              |
|                   |          |           |      |       | 4 = far end pma               |
|                   |          |           |      |       | 6 = far end pcs               |
|-------------------+----------+-----------+------+-------+-------------------------------|
| TX_DIFFCTRL0      | ~0x5001~ | ~[15:12]~ | rw   | ~0xC~ | TX Differential Swing Control |
|-------------------+----------+-----------+------+-------+-------------------------------|
| GTTXRESET0        | ~0x5002~ | ~[31:0]~  | w    | Pulse | GT TX Reset                   |
|-------------------+----------+-----------+------+-------+-------------------------------|
| TXPRBS_FORCE_ERR0 | ~0x5003~ | ~[31:0]~  | w    | Pulse | TX PRBS Force Error           |
|-------------------+----------+-----------+------+-------+-------------------------------|
| TXPCSRESET0       | ~0x5004~ | ~[31:0]~  | w    | Pulse | TX PCS Reset                  |
|-------------------+----------+-----------+------+-------+-------------------------------|
| TXPMARESET0       | ~0x5005~ | ~[31:0]~  | w    | Pulse | TX PMA Reset                  |
|-------------------+----------+-----------+------+-------+-------------------------------|
| TX_PRBS_MODE1     | ~0x5006~ | ~[2:0]~   | rw   | ~0x0~ | 0: Standard                   |
|                   |          |           |      |       | 1: PRBS-7                     |
|                   |          |           |      |       | 2: PRBS-15                    |
|                   |          |           |      |       | 3: PRBS-23                    |
|                   |          |           |      |       | 4: PRBS-31                    |
|-------------------+----------+-----------+------+-------+-------------------------------|
| RX_PRBS_MODE1     | ~0x5006~ | ~[5:3]~   | rw   | ~0x0~ | 0: Standard                   |
|                   |          |           |      |       | 1: PRBS-7                     |
|                   |          |           |      |       | 2: PRBS-15                    |
|                   |          |           |      |       | 3: PRBS-23                    |
|                   |          |           |      |       | 4: PRBS-31                    |
|-------------------+----------+-----------+------+-------+-------------------------------|
| LOOPBACK_MODE1    | ~0x5006~ | ~[8:6]~   | rw   | ~0x0~ | GT Loopback Mode              |
|                   |          |           |      |       | 0 = normal                    |
|                   |          |           |      |       | 1 = near end pcs              |
|                   |          |           |      |       | 2 = near end pma              |
|                   |          |           |      |       | 4 = far end pma               |
|                   |          |           |      |       | 6 = far end pcs               |
|-------------------+----------+-----------+------+-------+-------------------------------|
| TX_DIFFCTRL1      | ~0x5006~ | ~[15:12]~ | rw   | ~0xC~ | TX Differential Swing Control |
|-------------------+----------+-----------+------+-------+-------------------------------|
| GTTXRESET1        | ~0x5007~ | ~[31:0]~  | w    | Pulse | GT TX Reset                   |
|-------------------+----------+-----------+------+-------+-------------------------------|
| TXPRBS_FORCE_ERR1 | ~0x5008~ | ~[31:0]~  | w    | Pulse | TX PRBS Force Error           |
|-------------------+----------+-----------+------+-------+-------------------------------|
| TXPCSRESET1       | ~0x5009~ | ~[31:0]~  | w    | Pulse | TX PCS Reset                  |
|-------------------+----------+-----------+------+-------+-------------------------------|
| TXPMARESET1       | ~0x500a~ | ~[31:0]~  | w    | Pulse | TX PMA Reset                  |
|-------------------+----------+-----------+------+-------+-------------------------------|
| TX_PRBS_MODE2     | ~0x500b~ | ~[2:0]~   | rw   | ~0x0~ | 0: Standard                   |
|                   |          |           |      |       | 1: PRBS-7                     |
|                   |          |           |      |       | 2: PRBS-15                    |
|                   |          |           |      |       | 3: PRBS-23                    |
|                   |          |           |      |       | 4: PRBS-31                    |
|-------------------+----------+-----------+------+-------+-------------------------------|
| RX_PRBS_MODE2     | ~0x500b~ | ~[5:3]~   | rw   | ~0x0~ | 0: Standard                   |
|                   |          |           |      |       | 1: PRBS-7                     |
|                   |          |           |      |       | 2: PRBS-15                    |
|                   |          |           |      |       | 3: PRBS-23                    |
|                   |          |           |      |       | 4: PRBS-31                    |
|-------------------+----------+-----------+------+-------+-------------------------------|
| LOOPBACK_MODE2    | ~0x500b~ | ~[8:6]~   | rw   | ~0x0~ | GT Loopback Mode              |
|                   |          |           |      |       | 0 = normal                    |
|                   |          |           |      |       | 1 = near end pcs              |
|                   |          |           |      |       | 2 = near end pma              |
|                   |          |           |      |       | 4 = far end pma               |
|                   |          |           |      |       | 6 = far end pcs               |
|-------------------+----------+-----------+------+-------+-------------------------------|
| TX_DIFFCTRL2      | ~0x500b~ | ~[15:12]~ | rw   | ~0xC~ | TX Differential Swing Control |
|-------------------+----------+-----------+------+-------+-------------------------------|
| GTTXRESET2        | ~0x500c~ | ~[31:0]~  | w    | Pulse | GT TX Reset                   |
|-------------------+----------+-----------+------+-------+-------------------------------|
| TXPRBS_FORCE_ERR2 | ~0x500d~ | ~[31:0]~  | w    | Pulse | TX PRBS Force Error           |
|-------------------+----------+-----------+------+-------+-------------------------------|
| TXPCSRESET2       | ~0x500e~ | ~[31:0]~  | w    | Pulse | TX PCS Reset                  |
|-------------------+----------+-----------+------+-------+-------------------------------|
| TXPMARESET2       | ~0x500f~ | ~[31:0]~  | w    | Pulse | TX PMA Reset                  |
|-------------------+----------+-----------+------+-------+-------------------------------|
| TX_PRBS_MODE3     | ~0x5010~ | ~[2:0]~   | rw   | ~0x0~ | 0: Standard                   |
|                   |          |           |      |       | 1: PRBS-7                     |
|                   |          |           |      |       | 2: PRBS-15                    |
|                   |          |           |      |       | 3: PRBS-23                    |
|                   |          |           |      |       | 4: PRBS-31                    |
|-------------------+----------+-----------+------+-------+-------------------------------|
| RX_PRBS_MODE3     | ~0x5010~ | ~[5:3]~   | rw   | ~0x0~ | 0: Standard                   |
|                   |          |           |      |       | 1: PRBS-7                     |
|                   |          |           |      |       | 2: PRBS-15                    |
|                   |          |           |      |       | 3: PRBS-23                    |
|                   |          |           |      |       | 4: PRBS-31                    |
|-------------------+----------+-----------+------+-------+-------------------------------|
| LOOPBACK_MODE3    | ~0x5010~ | ~[8:6]~   | rw   | ~0x0~ | GT Loopback Mode              |
|                   |          |           |      |       | 0 = normal                    |
|                   |          |           |      |       | 1 = near end pcs              |
|                   |          |           |      |       | 2 = near end pma              |
|                   |          |           |      |       | 4 = far end pma               |
|                   |          |           |      |       | 6 = far end pcs               |
|-------------------+----------+-----------+------+-------+-------------------------------|
| TX_DIFFCTRL3      | ~0x5010~ | ~[15:12]~ | rw   | ~0xC~ | TX Differential Swing Control |
|-------------------+----------+-----------+------+-------+-------------------------------|
| GTTXRESET3        | ~0x5011~ | ~[31:0]~  | w    | Pulse | GT TX Reset                   |
|-------------------+----------+-----------+------+-------+-------------------------------|
| TXPRBS_FORCE_ERR3 | ~0x5012~ | ~[31:0]~  | w    | Pulse | TX PRBS Force Error           |
|-------------------+----------+-----------+------+-------+-------------------------------|
| TXPCSRESET3       | ~0x5013~ | ~[31:0]~  | w    | Pulse | TX PCS Reset                  |
|-------------------+----------+-----------+------+-------+-------------------------------|
| TXPMARESET3       | ~0x5014~ | ~[31:0]~  | w    | Pulse | TX PMA Reset                  |
|-------------------+----------+-----------+------+-------+-------------------------------|

*FPGA.MGT.STATUS${GT}*

MGT ${GT} Status

Generated range of GT is ~[3:0]~ adr_step = ~0x1~ (1)
|--------------------+----------+------+------+-----+-------------|
| Node               | Adr      | Bits | Perm | Def | Description |
|--------------------+----------+------+------+-----+-------------|
| TXFSM_RESET_DONE0  | ~0x5015~ | ~0~  | r    |     |             |
|--------------------+----------+------+------+-----+-------------|
| TXRESET_DONE0      | ~0x5015~ | ~1~  | r    |     |             |
|--------------------+----------+------+------+-----+-------------|
| TX_PMA_RESET_DONE0 | ~0x5015~ | ~2~  | r    |     |             |
|--------------------+----------+------+------+-----+-------------|
| TX_PHALIGN_DONE0   | ~0x5015~ | ~3~  | r    |     |             |
|--------------------+----------+------+------+-----+-------------|
| TXFSM_RESET_DONE1  | ~0x5016~ | ~0~  | r    |     |             |
|--------------------+----------+------+------+-----+-------------|
| TXRESET_DONE1      | ~0x5016~ | ~1~  | r    |     |             |
|--------------------+----------+------+------+-----+-------------|
| TX_PMA_RESET_DONE1 | ~0x5016~ | ~2~  | r    |     |             |
|--------------------+----------+------+------+-----+-------------|
| TX_PHALIGN_DONE1   | ~0x5016~ | ~3~  | r    |     |             |
|--------------------+----------+------+------+-----+-------------|
| TXFSM_RESET_DONE2  | ~0x5017~ | ~0~  | r    |     |             |
|--------------------+----------+------+------+-----+-------------|
| TXRESET_DONE2      | ~0x5017~ | ~1~  | r    |     |             |
|--------------------+----------+------+------+-----+-------------|
| TX_PMA_RESET_DONE2 | ~0x5017~ | ~2~  | r    |     |             |
|--------------------+----------+------+------+-----+-------------|
| TX_PHALIGN_DONE2   | ~0x5017~ | ~3~  | r    |     |             |
|--------------------+----------+------+------+-----+-------------|
| TXFSM_RESET_DONE3  | ~0x5018~ | ~0~  | r    |     |             |
|--------------------+----------+------+------+-----+-------------|
| TXRESET_DONE3      | ~0x5018~ | ~1~  | r    |     |             |
|--------------------+----------+------+------+-----+-------------|
| TX_PMA_RESET_DONE3 | ~0x5018~ | ~2~  | r    |     |             |
|--------------------+----------+------+------+-----+-------------|
| TX_PHALIGN_DONE3   | ~0x5018~ | ~3~  | r    |     |             |
|--------------------+----------+------+------+-----+-------------|

# END: ADDRESS_TABLE :: DO NOT EDIT
