-- Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-- --------------------------------------------------------------------------------
-- Tool Version: Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
-- Date        : Mon Mar 29 01:11:50 2021
-- Host        : dereck running 64-bit Service Pack 1  (build 7601)
-- Command     : write_vhdl -force -mode funcsim -rename_top design_1_auto_us_df_1 -prefix
--               design_1_auto_us_df_1_ design_1_auto_us_df_1_sim_netlist.vhdl
-- Design      : design_1_auto_us_df_1
-- Purpose     : This VHDL netlist is a functional simulation representation of the design and should not be modified or
--               synthesized. This netlist cannot be used for SDF annotated simulation.
-- Device      : xc7k325tffg900-2
-- --------------------------------------------------------------------------------
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_auto_us_df_1_axi_dwidth_converter_v2_1_19_a_upsizer is
  port (
    cmd_push_block : out STD_LOGIC;
    CO : out STD_LOGIC_VECTOR ( 0 to 0 );
    s_ready_i_reg : out STD_LOGIC;
    \USE_WRITE.m_axi_awvalid_i\ : out STD_LOGIC;
    \NO_CMD_QUEUE.cmd_cnt_reg[0]_0\ : out STD_LOGIC;
    \m_payload_i_reg[3]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \m_payload_i_reg[5]\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    \out\ : in STD_LOGIC;
    DI : in STD_LOGIC_VECTOR ( 3 downto 0 );
    S : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \NO_CMD_QUEUE.cmd_cnt_reg[2]_0\ : in STD_LOGIC;
    sr_awvalid : in STD_LOGIC;
    \USE_WRITE.wr_cmd_ready\ : in STD_LOGIC;
    \USE_WRITE.m_axi_awready_i\ : in STD_LOGIC;
    s_ready_i_reg_0 : in STD_LOGIC;
    \m_payload_i_reg[44]_i_7\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 9 downto 0 );
    \m_payload_i_reg[44]_i_7_0\ : in STD_LOGIC;
    \m_payload_i_reg[44]_i_7_1\ : in STD_LOGIC;
    \m_payload_i_reg[44]_i_7_2\ : in STD_LOGIC;
    \m_payload_i_reg[44]_i_7_3\ : in STD_LOGIC;
    \m_payload_i_reg[44]_i_7_4\ : in STD_LOGIC;
    \m_payload_i_reg[44]_i_7_5\ : in STD_LOGIC;
    \m_payload_i_reg[44]_i_4\ : in STD_LOGIC;
    \m_payload_i_reg[44]_i_4_0\ : in STD_LOGIC;
    \m_payload_i_reg[44]_i_4_1\ : in STD_LOGIC;
    \m_payload_i_reg[44]_i_4_2\ : in STD_LOGIC
  );
end design_1_auto_us_df_1_axi_dwidth_converter_v2_1_19_a_upsizer;

architecture STRUCTURE of design_1_auto_us_df_1_axi_dwidth_converter_v2_1_19_a_upsizer is
  signal \^co\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \NO_CMD_QUEUE.cmd_cnt[0]_i_1_n_0\ : STD_LOGIC;
  signal \NO_CMD_QUEUE.cmd_cnt[1]_i_1_n_0\ : STD_LOGIC;
  signal \NO_CMD_QUEUE.cmd_cnt[2]_i_1_n_0\ : STD_LOGIC;
  signal \NO_CMD_QUEUE.cmd_cnt[3]_i_1_n_0\ : STD_LOGIC;
  signal \NO_CMD_QUEUE.cmd_cnt[4]_i_1_n_0\ : STD_LOGIC;
  signal \NO_CMD_QUEUE.cmd_cnt[4]_i_2_n_0\ : STD_LOGIC;
  signal \NO_CMD_QUEUE.cmd_cnt[4]_i_3_n_0\ : STD_LOGIC;
  signal \NO_CMD_QUEUE.cmd_cnt_reg\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal cmd_packed_wrap_i1_carry_n_1 : STD_LOGIC;
  signal cmd_packed_wrap_i1_carry_n_2 : STD_LOGIC;
  signal cmd_packed_wrap_i1_carry_n_3 : STD_LOGIC;
  signal \^cmd_push_block\ : STD_LOGIC;
  signal cmd_push_block0 : STD_LOGIC;
  signal cmd_push_block_i_2_n_0 : STD_LOGIC;
  signal NLW_cmd_packed_wrap_i1_carry_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \NO_CMD_QUEUE.cmd_cnt[4]_i_3\ : label is "soft_lutpair231";
  attribute SOFT_HLUTNM of cmd_push_block_i_1 : label is "soft_lutpair232";
  attribute SOFT_HLUTNM of cmd_push_block_i_2 : label is "soft_lutpair231";
  attribute SOFT_HLUTNM of s_ready_i_i_2 : label is "soft_lutpair232";
begin
  CO(0) <= \^co\(0);
  cmd_push_block <= \^cmd_push_block\;
\NO_CMD_QUEUE.cmd_cnt[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \NO_CMD_QUEUE.cmd_cnt_reg\(0),
      O => \NO_CMD_QUEUE.cmd_cnt[0]_i_1_n_0\
    );
\NO_CMD_QUEUE.cmd_cnt[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCCC3333B333CCCC"
    )
        port map (
      I0 => \NO_CMD_QUEUE.cmd_cnt_reg\(4),
      I1 => \NO_CMD_QUEUE.cmd_cnt_reg\(1),
      I2 => \NO_CMD_QUEUE.cmd_cnt_reg\(3),
      I3 => \NO_CMD_QUEUE.cmd_cnt_reg\(2),
      I4 => \NO_CMD_QUEUE.cmd_cnt_reg\(0),
      I5 => \NO_CMD_QUEUE.cmd_cnt_reg[2]_0\,
      O => \NO_CMD_QUEUE.cmd_cnt[1]_i_1_n_0\
    );
\NO_CMD_QUEUE.cmd_cnt[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EAFFFF55550000AA"
    )
        port map (
      I0 => \NO_CMD_QUEUE.cmd_cnt_reg[2]_0\,
      I1 => \NO_CMD_QUEUE.cmd_cnt_reg\(4),
      I2 => \NO_CMD_QUEUE.cmd_cnt_reg\(3),
      I3 => \NO_CMD_QUEUE.cmd_cnt_reg\(1),
      I4 => \NO_CMD_QUEUE.cmd_cnt_reg\(0),
      I5 => \NO_CMD_QUEUE.cmd_cnt_reg\(2),
      O => \NO_CMD_QUEUE.cmd_cnt[2]_i_1_n_0\
    );
\NO_CMD_QUEUE.cmd_cnt[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFBFFDFD40400202"
    )
        port map (
      I0 => \NO_CMD_QUEUE.cmd_cnt_reg[2]_0\,
      I1 => \NO_CMD_QUEUE.cmd_cnt_reg\(0),
      I2 => \NO_CMD_QUEUE.cmd_cnt_reg\(2),
      I3 => \NO_CMD_QUEUE.cmd_cnt_reg\(4),
      I4 => \NO_CMD_QUEUE.cmd_cnt_reg\(1),
      I5 => \NO_CMD_QUEUE.cmd_cnt_reg\(3),
      O => \NO_CMD_QUEUE.cmd_cnt[3]_i_1_n_0\
    );
\NO_CMD_QUEUE.cmd_cnt[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B0FF4400"
    )
        port map (
      I0 => \^cmd_push_block\,
      I1 => sr_awvalid,
      I2 => \NO_CMD_QUEUE.cmd_cnt[4]_i_3_n_0\,
      I3 => cmd_push_block_i_2_n_0,
      I4 => \USE_WRITE.wr_cmd_ready\,
      O => \NO_CMD_QUEUE.cmd_cnt[4]_i_1_n_0\
    );
\NO_CMD_QUEUE.cmd_cnt[4]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFE0001FFFF8000"
    )
        port map (
      I0 => \NO_CMD_QUEUE.cmd_cnt_reg\(3),
      I1 => \NO_CMD_QUEUE.cmd_cnt_reg\(2),
      I2 => \NO_CMD_QUEUE.cmd_cnt_reg\(0),
      I3 => \NO_CMD_QUEUE.cmd_cnt_reg\(1),
      I4 => \NO_CMD_QUEUE.cmd_cnt_reg\(4),
      I5 => \NO_CMD_QUEUE.cmd_cnt_reg[2]_0\,
      O => \NO_CMD_QUEUE.cmd_cnt[4]_i_2_n_0\
    );
\NO_CMD_QUEUE.cmd_cnt[4]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => \NO_CMD_QUEUE.cmd_cnt_reg\(3),
      I1 => \NO_CMD_QUEUE.cmd_cnt_reg\(2),
      I2 => \NO_CMD_QUEUE.cmd_cnt_reg\(0),
      I3 => \NO_CMD_QUEUE.cmd_cnt_reg\(1),
      I4 => \NO_CMD_QUEUE.cmd_cnt_reg\(4),
      O => \NO_CMD_QUEUE.cmd_cnt[4]_i_3_n_0\
    );
\NO_CMD_QUEUE.cmd_cnt_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \out\,
      CE => \NO_CMD_QUEUE.cmd_cnt[4]_i_1_n_0\,
      D => \NO_CMD_QUEUE.cmd_cnt[0]_i_1_n_0\,
      Q => \NO_CMD_QUEUE.cmd_cnt_reg\(0),
      R => SR(0)
    );
\NO_CMD_QUEUE.cmd_cnt_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \out\,
      CE => \NO_CMD_QUEUE.cmd_cnt[4]_i_1_n_0\,
      D => \NO_CMD_QUEUE.cmd_cnt[1]_i_1_n_0\,
      Q => \NO_CMD_QUEUE.cmd_cnt_reg\(1),
      R => SR(0)
    );
\NO_CMD_QUEUE.cmd_cnt_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \out\,
      CE => \NO_CMD_QUEUE.cmd_cnt[4]_i_1_n_0\,
      D => \NO_CMD_QUEUE.cmd_cnt[2]_i_1_n_0\,
      Q => \NO_CMD_QUEUE.cmd_cnt_reg\(2),
      R => SR(0)
    );
\NO_CMD_QUEUE.cmd_cnt_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \out\,
      CE => \NO_CMD_QUEUE.cmd_cnt[4]_i_1_n_0\,
      D => \NO_CMD_QUEUE.cmd_cnt[3]_i_1_n_0\,
      Q => \NO_CMD_QUEUE.cmd_cnt_reg\(3),
      R => SR(0)
    );
\NO_CMD_QUEUE.cmd_cnt_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \out\,
      CE => \NO_CMD_QUEUE.cmd_cnt[4]_i_1_n_0\,
      D => \NO_CMD_QUEUE.cmd_cnt[4]_i_2_n_0\,
      Q => \NO_CMD_QUEUE.cmd_cnt_reg\(4),
      R => SR(0)
    );
S_AXI_WREADY_i_i_3: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E0"
    )
        port map (
      I0 => \^cmd_push_block\,
      I1 => cmd_push_block_i_2_n_0,
      I2 => sr_awvalid,
      O => \USE_WRITE.m_axi_awvalid_i\
    );
cmd_packed_wrap_i1_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \^co\(0),
      CO(2) => cmd_packed_wrap_i1_carry_n_1,
      CO(1) => cmd_packed_wrap_i1_carry_n_2,
      CO(0) => cmd_packed_wrap_i1_carry_n_3,
      CYINIT => '0',
      DI(3 downto 0) => DI(3 downto 0),
      O(3 downto 0) => NLW_cmd_packed_wrap_i1_carry_O_UNCONNECTED(3 downto 0),
      S(3 downto 0) => S(3 downto 0)
    );
cmd_push_block_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4440"
    )
        port map (
      I0 => \USE_WRITE.m_axi_awready_i\,
      I1 => sr_awvalid,
      I2 => \^cmd_push_block\,
      I3 => cmd_push_block_i_2_n_0,
      O => cmd_push_block0
    );
cmd_push_block_i_2: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFFFFFF"
    )
        port map (
      I0 => \NO_CMD_QUEUE.cmd_cnt_reg\(4),
      I1 => \NO_CMD_QUEUE.cmd_cnt_reg\(1),
      I2 => \NO_CMD_QUEUE.cmd_cnt_reg\(3),
      I3 => \NO_CMD_QUEUE.cmd_cnt_reg\(2),
      I4 => \NO_CMD_QUEUE.cmd_cnt_reg\(0),
      O => cmd_push_block_i_2_n_0
    );
cmd_push_block_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \out\,
      CE => '1',
      D => cmd_push_block0,
      Q => \^cmd_push_block\,
      R => SR(0)
    );
\m_payload_i[44]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0F0B0F00F0F0FF0"
    )
        port map (
      I0 => \^co\(0),
      I1 => \m_payload_i_reg[44]_i_4_1\,
      I2 => Q(5),
      I3 => Q(8),
      I4 => Q(7),
      I5 => \m_payload_i_reg[44]_i_4_2\,
      O => \m_payload_i_reg[5]\(1)
    );
\m_payload_i[44]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0F0D0F00F0F0FF0"
    )
        port map (
      I0 => \m_payload_i_reg[44]_i_4\,
      I1 => \^co\(0),
      I2 => Q(4),
      I3 => Q(8),
      I4 => Q(7),
      I5 => \m_payload_i_reg[44]_i_4_0\,
      O => \m_payload_i_reg[5]\(0)
    );
\m_payload_i[44]_i_16\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"333CCC8C"
    )
        port map (
      I0 => \^co\(0),
      I1 => Q(3),
      I2 => Q(8),
      I3 => Q(7),
      I4 => \m_payload_i_reg[44]_i_7_5\,
      O => \m_payload_i_reg[3]\(3)
    );
\m_payload_i[44]_i_17\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F3F3F30C0C0C080C"
    )
        port map (
      I0 => \^co\(0),
      I1 => Q(2),
      I2 => \m_payload_i_reg[44]_i_7_3\,
      I3 => Q(8),
      I4 => Q(7),
      I5 => \m_payload_i_reg[44]_i_7_4\,
      O => \m_payload_i_reg[3]\(2)
    );
\m_payload_i[44]_i_18\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"333C0000CC8C0000"
    )
        port map (
      I0 => \^co\(0),
      I1 => Q(1),
      I2 => Q(8),
      I3 => Q(7),
      I4 => \m_payload_i_reg[44]_i_7_1\,
      I5 => \m_payload_i_reg[44]_i_7_2\,
      O => \m_payload_i_reg[3]\(1)
    );
\m_payload_i[44]_i_19\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000C30000004400"
    )
        port map (
      I0 => \m_payload_i_reg[44]_i_7\,
      I1 => Q(0),
      I2 => \m_payload_i_reg[44]_i_7_0\,
      I3 => \m_payload_i_reg[44]_i_7_1\,
      I4 => Q(6),
      I5 => Q(9),
      O => \m_payload_i_reg[3]\(0)
    );
m_valid_i_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF7FFFFFFF"
    )
        port map (
      I0 => \NO_CMD_QUEUE.cmd_cnt_reg\(0),
      I1 => \NO_CMD_QUEUE.cmd_cnt_reg\(2),
      I2 => \NO_CMD_QUEUE.cmd_cnt_reg\(3),
      I3 => \NO_CMD_QUEUE.cmd_cnt_reg\(1),
      I4 => \NO_CMD_QUEUE.cmd_cnt_reg\(4),
      I5 => \^cmd_push_block\,
      O => \NO_CMD_QUEUE.cmd_cnt_reg[0]_0\
    );
s_ready_i_i_2: unisim.vcomponents.LUT4
    generic map(
      INIT => X"777F"
    )
        port map (
      I0 => \USE_WRITE.m_axi_awready_i\,
      I1 => s_ready_i_reg_0,
      I2 => \^cmd_push_block\,
      I3 => cmd_push_block_i_2_n_0,
      O => s_ready_i_reg
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_auto_us_df_1_axi_register_slice_v2_1_19_axic_register_slice is
  port (
    m_valid_i_reg_0 : out STD_LOGIC;
    \USE_WRITE.m_axi_awready_i\ : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_wlast_0 : out STD_LOGIC;
    SR : out STD_LOGIC_VECTOR ( 0 to 0 );
    \si_burst_reg[1]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_wvalid_0 : out STD_LOGIC_VECTOR ( 0 to 0 );
    S_AXI_WREADY_ns : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \si_ptr_reg[3]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \si_wrap_cnt_reg[2]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_wlast_1 : out STD_LOGIC_VECTOR ( 0 to 0 );
    \buf_cnt_reg[2]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \FSM_sequential_si_state_reg[1]\ : out STD_LOGIC;
    \buf_cnt_reg[3]\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_wlast_2 : out STD_LOGIC;
    s_axi_wlast_3 : out STD_LOGIC;
    \m_payload_i_reg[5]_0\ : out STD_LOGIC;
    \m_payload_i_reg[4]_0\ : out STD_LOGIC;
    \si_wrap_word_next_reg[0]\ : out STD_LOGIC;
    \m_payload_i_reg[67]_0\ : out STD_LOGIC_VECTOR ( 64 downto 0 );
    s_axi_awsize : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \out\ : in STD_LOGIC;
    s_ready_i_reg_0 : in STD_LOGIC;
    \si_buf_reg[0]\ : in STD_LOGIC;
    s_axi_wvalid : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    \si_be_reg[7]\ : in STD_LOGIC;
    \m_payload_i_reg[61]_0\ : in STD_LOGIC_VECTOR ( 47 downto 0 );
    s_axi_wlast : in STD_LOGIC;
    \FSM_sequential_si_state_reg[1]_0\ : in STD_LOGIC;
    \FSM_sequential_si_state_reg[0]\ : in STD_LOGIC;
    \USE_WRITE.m_axi_awvalid_i\ : in STD_LOGIC;
    si_state : in STD_LOGIC_VECTOR ( 0 to 0 );
    \si_be_reg[3]\ : in STD_LOGIC;
    \si_be_reg[3]_0\ : in STD_LOGIC;
    si_wrap_be_next : in STD_LOGIC_VECTOR ( 5 downto 0 );
    \si_be_reg[0]\ : in STD_LOGIC;
    \si_be_reg[0]_0\ : in STD_LOGIC;
    \si_be_reg[1]\ : in STD_LOGIC;
    \si_be_reg[1]_0\ : in STD_LOGIC;
    \si_be_reg[2]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \si_be_reg[2]_0\ : in STD_LOGIC;
    \si_be_reg[2]_1\ : in STD_LOGIC;
    \si_be_reg[4]\ : in STD_LOGIC;
    \si_be_reg[4]_0\ : in STD_LOGIC;
    \si_be_reg[5]\ : in STD_LOGIC;
    \si_be_reg[5]_0\ : in STD_LOGIC;
    \si_be_reg[6]\ : in STD_LOGIC;
    \si_be_reg[6]_0\ : in STD_LOGIC;
    \si_be_reg[7]_0\ : in STD_LOGIC;
    \si_be_reg[7]_1\ : in STD_LOGIC;
    \si_ptr_reg[4]\ : in STD_LOGIC_VECTOR ( 4 downto 0 );
    \si_wrap_cnt_reg[3]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \si_wrap_cnt_reg[0]\ : in STD_LOGIC;
    \si_wrap_cnt_reg[1]\ : in STD_LOGIC;
    \si_wrap_cnt_reg[2]_0\ : in STD_LOGIC;
    \si_wrap_cnt_reg[3]_0\ : in STD_LOGIC;
    \buf_cnt_reg[3]_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    aw_pop : in STD_LOGIC;
    m_valid_i_reg_1 : in STD_LOGIC;
    s_axi_awready : in STD_LOGIC;
    \si_word_reg[2]\ : in STD_LOGIC;
    \si_word_reg[1]\ : in STD_LOGIC;
    \si_word_reg[1]_0\ : in STD_LOGIC;
    word : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \si_word_reg[1]_1\ : in STD_LOGIC;
    \si_word_reg[0]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \si_word_reg[0]_0\ : in STD_LOGIC;
    \m_payload_i_reg[67]_1\ : in STD_LOGIC_VECTOR ( 23 downto 0 );
    \m_payload_i_reg[36]_0\ : in STD_LOGIC
  );
end design_1_auto_us_df_1_axi_register_slice_v2_1_19_axic_register_slice;

architecture STRUCTURE of design_1_auto_us_df_1_axi_register_slice_v2_1_19_axic_register_slice is
  signal \^fsm_sequential_si_state_reg[1]\ : STD_LOGIC;
  signal \^use_write.m_axi_awready_i\ : STD_LOGIC;
  signal dw_fifogen_aw_i_3_n_0 : STD_LOGIC;
  signal \m_payload_i[36]_i_1_n_0\ : STD_LOGIC;
  signal \m_payload_i[37]_i_1_n_0\ : STD_LOGIC;
  signal \m_payload_i[67]_i_1_n_0\ : STD_LOGIC;
  signal m_valid_i_i_1_n_0 : STD_LOGIC;
  signal \^m_valid_i_reg_0\ : STD_LOGIC;
  signal \^s_axi_awsize\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \^s_axi_wlast_0\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \buf_cnt[1]_i_1\ : label is "soft_lutpair7";
  attribute SOFT_HLUTNM of \buf_cnt[2]_i_1\ : label is "soft_lutpair7";
  attribute SOFT_HLUTNM of \si_be[3]_i_1\ : label is "soft_lutpair9";
  attribute SOFT_HLUTNM of \si_be[4]_i_1\ : label is "soft_lutpair4";
  attribute SOFT_HLUTNM of \si_be[7]_i_1\ : label is "soft_lutpair5";
  attribute SOFT_HLUTNM of \si_burst[1]_i_1\ : label is "soft_lutpair4";
  attribute SOFT_HLUTNM of \si_ptr[1]_i_1\ : label is "soft_lutpair9";
  attribute SOFT_HLUTNM of \si_ptr[2]_i_1\ : label is "soft_lutpair6";
  attribute SOFT_HLUTNM of \si_ptr[3]_i_1\ : label is "soft_lutpair6";
  attribute SOFT_HLUTNM of \si_wrap_cnt[0]_i_1\ : label is "soft_lutpair8";
  attribute SOFT_HLUTNM of \si_wrap_cnt[1]_i_1\ : label is "soft_lutpair8";
  attribute SOFT_HLUTNM of \si_wrap_cnt[3]_i_1\ : label is "soft_lutpair5";
begin
  \FSM_sequential_si_state_reg[1]\ <= \^fsm_sequential_si_state_reg[1]\;
  \USE_WRITE.m_axi_awready_i\ <= \^use_write.m_axi_awready_i\;
  m_valid_i_reg_0 <= \^m_valid_i_reg_0\;
  s_axi_awsize(1 downto 0) <= \^s_axi_awsize\(1 downto 0);
  s_axi_wlast_0 <= \^s_axi_wlast_0\;
\FSM_sequential_si_state[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFF0FFD0F0F0DFD0"
    )
        port map (
      I0 => s_axi_wlast,
      I1 => \FSM_sequential_si_state_reg[1]_0\,
      I2 => \FSM_sequential_si_state_reg[0]\,
      I3 => \USE_WRITE.m_axi_awvalid_i\,
      I4 => si_state(0),
      I5 => dw_fifogen_aw_i_3_n_0,
      O => s_axi_wlast_2
    );
\FSM_sequential_si_state[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F000FF20"
    )
        port map (
      I0 => s_axi_wlast,
      I1 => \FSM_sequential_si_state_reg[1]_0\,
      I2 => \FSM_sequential_si_state_reg[0]\,
      I3 => si_state(0),
      I4 => dw_fifogen_aw_i_3_n_0,
      O => s_axi_wlast_3
    );
S_AXI_WREADY_i_i_4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0F0F0F2000002F20"
    )
        port map (
      I0 => s_axi_wlast,
      I1 => \FSM_sequential_si_state_reg[1]_0\,
      I2 => \FSM_sequential_si_state_reg[0]\,
      I3 => \USE_WRITE.m_axi_awvalid_i\,
      I4 => si_state(0),
      I5 => dw_fifogen_aw_i_3_n_0,
      O => S_AXI_WREADY_ns
    );
\buf_cnt[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"D22D"
    )
        port map (
      I0 => \^fsm_sequential_si_state_reg[1]\,
      I1 => aw_pop,
      I2 => \buf_cnt_reg[3]_0\(0),
      I3 => \buf_cnt_reg[3]_0\(1),
      O => \buf_cnt_reg[3]\(0)
    );
\buf_cnt[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"9AAAAA65"
    )
        port map (
      I0 => \buf_cnt_reg[3]_0\(2),
      I1 => aw_pop,
      I2 => \^fsm_sequential_si_state_reg[1]\,
      I3 => \buf_cnt_reg[3]_0\(1),
      I4 => \buf_cnt_reg[3]_0\(0),
      O => \buf_cnt_reg[3]\(1)
    );
\buf_cnt[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000FFFFFFFE0000"
    )
        port map (
      I0 => \buf_cnt_reg[3]_0\(2),
      I1 => \buf_cnt_reg[3]_0\(3),
      I2 => \buf_cnt_reg[3]_0\(1),
      I3 => \buf_cnt_reg[3]_0\(0),
      I4 => aw_pop,
      I5 => \^fsm_sequential_si_state_reg[1]\,
      O => \buf_cnt_reg[2]\(0)
    );
\buf_cnt[3]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9AAAAAAAAAAAAA65"
    )
        port map (
      I0 => \buf_cnt_reg[3]_0\(3),
      I1 => aw_pop,
      I2 => \^fsm_sequential_si_state_reg[1]\,
      I3 => \buf_cnt_reg[3]_0\(1),
      I4 => \buf_cnt_reg[3]_0\(0),
      I5 => \buf_cnt_reg[3]_0\(2),
      O => \buf_cnt_reg[3]\(2)
    );
dw_fifogen_aw_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2808080808080808"
    )
        port map (
      I0 => dw_fifogen_aw_i_3_n_0,
      I1 => si_state(0),
      I2 => \FSM_sequential_si_state_reg[0]\,
      I3 => s_axi_wlast,
      I4 => \si_buf_reg[0]\,
      I5 => s_axi_wvalid,
      O => \^fsm_sequential_si_state_reg[1]\
    );
dw_fifogen_aw_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BFFF000000000000"
    )
        port map (
      I0 => \buf_cnt_reg[3]_0\(0),
      I1 => \buf_cnt_reg[3]_0\(1),
      I2 => \buf_cnt_reg[3]_0\(2),
      I3 => \buf_cnt_reg[3]_0\(3),
      I4 => s_axi_awready,
      I5 => \^m_valid_i_reg_0\,
      O => dw_fifogen_aw_i_3_n_0
    );
\m_payload_i[36]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AFA3"
    )
        port map (
      I0 => \^s_axi_awsize\(0),
      I1 => \m_payload_i_reg[36]_0\,
      I2 => \^m_valid_i_reg_0\,
      I3 => \m_payload_i_reg[61]_0\(31),
      O => \m_payload_i[36]_i_1_n_0\
    );
\m_payload_i[37]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"ACAF"
    )
        port map (
      I0 => \^s_axi_awsize\(1),
      I1 => \m_payload_i_reg[61]_0\(32),
      I2 => \^m_valid_i_reg_0\,
      I3 => \m_payload_i_reg[36]_0\,
      O => \m_payload_i[37]_i_1_n_0\
    );
\m_payload_i[67]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^m_valid_i_reg_0\,
      O => \m_payload_i[67]_i_1_n_0\
    );
\m_payload_i_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => \m_payload_i[67]_i_1_n_0\,
      D => \m_payload_i_reg[67]_1\(0),
      Q => \m_payload_i_reg[67]_0\(0),
      R => '0'
    );
\m_payload_i_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => \m_payload_i[67]_i_1_n_0\,
      D => \m_payload_i_reg[61]_0\(6),
      Q => \m_payload_i_reg[67]_0\(10),
      R => '0'
    );
\m_payload_i_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => \m_payload_i[67]_i_1_n_0\,
      D => \m_payload_i_reg[61]_0\(7),
      Q => \m_payload_i_reg[67]_0\(11),
      R => '0'
    );
\m_payload_i_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => \m_payload_i[67]_i_1_n_0\,
      D => \m_payload_i_reg[61]_0\(8),
      Q => \m_payload_i_reg[67]_0\(12),
      R => '0'
    );
\m_payload_i_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => \m_payload_i[67]_i_1_n_0\,
      D => \m_payload_i_reg[61]_0\(9),
      Q => \m_payload_i_reg[67]_0\(13),
      R => '0'
    );
\m_payload_i_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => \m_payload_i[67]_i_1_n_0\,
      D => \m_payload_i_reg[61]_0\(10),
      Q => \m_payload_i_reg[67]_0\(14),
      R => '0'
    );
\m_payload_i_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => \m_payload_i[67]_i_1_n_0\,
      D => \m_payload_i_reg[61]_0\(11),
      Q => \m_payload_i_reg[67]_0\(15),
      R => '0'
    );
\m_payload_i_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => \m_payload_i[67]_i_1_n_0\,
      D => \m_payload_i_reg[61]_0\(12),
      Q => \m_payload_i_reg[67]_0\(16),
      R => '0'
    );
\m_payload_i_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => \m_payload_i[67]_i_1_n_0\,
      D => \m_payload_i_reg[61]_0\(13),
      Q => \m_payload_i_reg[67]_0\(17),
      R => '0'
    );
\m_payload_i_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => \m_payload_i[67]_i_1_n_0\,
      D => \m_payload_i_reg[61]_0\(14),
      Q => \m_payload_i_reg[67]_0\(18),
      R => '0'
    );
\m_payload_i_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => \m_payload_i[67]_i_1_n_0\,
      D => \m_payload_i_reg[61]_0\(15),
      Q => \m_payload_i_reg[67]_0\(19),
      R => '0'
    );
\m_payload_i_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => \m_payload_i[67]_i_1_n_0\,
      D => \m_payload_i_reg[67]_1\(1),
      Q => \m_payload_i_reg[67]_0\(1),
      R => '0'
    );
\m_payload_i_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => \m_payload_i[67]_i_1_n_0\,
      D => \m_payload_i_reg[61]_0\(16),
      Q => \m_payload_i_reg[67]_0\(20),
      R => '0'
    );
\m_payload_i_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => \m_payload_i[67]_i_1_n_0\,
      D => \m_payload_i_reg[61]_0\(17),
      Q => \m_payload_i_reg[67]_0\(21),
      R => '0'
    );
\m_payload_i_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => \m_payload_i[67]_i_1_n_0\,
      D => \m_payload_i_reg[61]_0\(18),
      Q => \m_payload_i_reg[67]_0\(22),
      R => '0'
    );
\m_payload_i_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => \m_payload_i[67]_i_1_n_0\,
      D => \m_payload_i_reg[61]_0\(19),
      Q => \m_payload_i_reg[67]_0\(23),
      R => '0'
    );
\m_payload_i_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => \m_payload_i[67]_i_1_n_0\,
      D => \m_payload_i_reg[61]_0\(20),
      Q => \m_payload_i_reg[67]_0\(24),
      R => '0'
    );
\m_payload_i_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => \m_payload_i[67]_i_1_n_0\,
      D => \m_payload_i_reg[61]_0\(21),
      Q => \m_payload_i_reg[67]_0\(25),
      R => '0'
    );
\m_payload_i_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => \m_payload_i[67]_i_1_n_0\,
      D => \m_payload_i_reg[61]_0\(22),
      Q => \m_payload_i_reg[67]_0\(26),
      R => '0'
    );
\m_payload_i_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => \m_payload_i[67]_i_1_n_0\,
      D => \m_payload_i_reg[61]_0\(23),
      Q => \m_payload_i_reg[67]_0\(27),
      R => '0'
    );
\m_payload_i_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => \m_payload_i[67]_i_1_n_0\,
      D => \m_payload_i_reg[61]_0\(24),
      Q => \m_payload_i_reg[67]_0\(28),
      R => '0'
    );
\m_payload_i_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => \m_payload_i[67]_i_1_n_0\,
      D => \m_payload_i_reg[61]_0\(25),
      Q => \m_payload_i_reg[67]_0\(29),
      R => '0'
    );
\m_payload_i_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => \m_payload_i[67]_i_1_n_0\,
      D => \m_payload_i_reg[67]_1\(2),
      Q => \m_payload_i_reg[67]_0\(2),
      R => '0'
    );
\m_payload_i_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => \m_payload_i[67]_i_1_n_0\,
      D => \m_payload_i_reg[61]_0\(26),
      Q => \m_payload_i_reg[67]_0\(30),
      R => '0'
    );
\m_payload_i_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => \m_payload_i[67]_i_1_n_0\,
      D => \m_payload_i_reg[61]_0\(27),
      Q => \m_payload_i_reg[67]_0\(31),
      R => '0'
    );
\m_payload_i_reg[32]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => \m_payload_i[67]_i_1_n_0\,
      D => \m_payload_i_reg[61]_0\(28),
      Q => \m_payload_i_reg[67]_0\(32),
      R => '0'
    );
\m_payload_i_reg[33]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => \m_payload_i[67]_i_1_n_0\,
      D => \m_payload_i_reg[61]_0\(29),
      Q => \m_payload_i_reg[67]_0\(33),
      R => '0'
    );
\m_payload_i_reg[34]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => \m_payload_i[67]_i_1_n_0\,
      D => \m_payload_i_reg[61]_0\(30),
      Q => \m_payload_i_reg[67]_0\(34),
      R => '0'
    );
\m_payload_i_reg[35]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => \m_payload_i[67]_i_1_n_0\,
      D => \m_payload_i_reg[67]_1\(7),
      Q => \m_payload_i_reg[67]_0\(35),
      R => '0'
    );
\m_payload_i_reg[36]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => '1',
      D => \m_payload_i[36]_i_1_n_0\,
      Q => \^s_axi_awsize\(0),
      R => '0'
    );
\m_payload_i_reg[37]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => '1',
      D => \m_payload_i[37]_i_1_n_0\,
      Q => \^s_axi_awsize\(1),
      R => '0'
    );
\m_payload_i_reg[38]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => \m_payload_i[67]_i_1_n_0\,
      D => \m_payload_i_reg[67]_1\(8),
      Q => \m_payload_i_reg[67]_0\(36),
      R => '0'
    );
\m_payload_i_reg[39]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => \m_payload_i[67]_i_1_n_0\,
      D => \m_payload_i_reg[67]_1\(9),
      Q => \m_payload_i_reg[67]_0\(37),
      R => '0'
    );
\m_payload_i_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => \m_payload_i[67]_i_1_n_0\,
      D => \m_payload_i_reg[67]_1\(3),
      Q => \m_payload_i_reg[67]_0\(3),
      R => '0'
    );
\m_payload_i_reg[40]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => \m_payload_i[67]_i_1_n_0\,
      D => \m_payload_i_reg[61]_0\(35),
      Q => \m_payload_i_reg[67]_0\(38),
      R => '0'
    );
\m_payload_i_reg[41]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => \m_payload_i[67]_i_1_n_0\,
      D => \m_payload_i_reg[61]_0\(36),
      Q => \m_payload_i_reg[67]_0\(39),
      R => '0'
    );
\m_payload_i_reg[42]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => \m_payload_i[67]_i_1_n_0\,
      D => \m_payload_i_reg[61]_0\(37),
      Q => \m_payload_i_reg[67]_0\(40),
      R => '0'
    );
\m_payload_i_reg[43]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => \m_payload_i[67]_i_1_n_0\,
      D => \m_payload_i_reg[61]_0\(38),
      Q => \m_payload_i_reg[67]_0\(41),
      R => '0'
    );
\m_payload_i_reg[44]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => \m_payload_i[67]_i_1_n_0\,
      D => \m_payload_i_reg[67]_1\(10),
      Q => \m_payload_i_reg[67]_0\(42),
      R => '0'
    );
\m_payload_i_reg[45]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => \m_payload_i[67]_i_1_n_0\,
      D => \m_payload_i_reg[67]_1\(11),
      Q => \m_payload_i_reg[67]_0\(43),
      R => '0'
    );
\m_payload_i_reg[46]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => \m_payload_i[67]_i_1_n_0\,
      D => \m_payload_i_reg[67]_1\(12),
      Q => \m_payload_i_reg[67]_0\(44),
      R => '0'
    );
\m_payload_i_reg[47]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => \m_payload_i[67]_i_1_n_0\,
      D => \m_payload_i_reg[67]_1\(13),
      Q => \m_payload_i_reg[67]_0\(45),
      R => '0'
    );
\m_payload_i_reg[48]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => \m_payload_i[67]_i_1_n_0\,
      D => \m_payload_i_reg[67]_1\(14),
      Q => \m_payload_i_reg[67]_0\(46),
      R => '0'
    );
\m_payload_i_reg[49]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => \m_payload_i[67]_i_1_n_0\,
      D => \m_payload_i_reg[67]_1\(15),
      Q => \m_payload_i_reg[67]_0\(47),
      R => '0'
    );
\m_payload_i_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => \m_payload_i[67]_i_1_n_0\,
      D => \m_payload_i_reg[67]_1\(4),
      Q => \m_payload_i_reg[67]_0\(4),
      R => '0'
    );
\m_payload_i_reg[50]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => \m_payload_i[67]_i_1_n_0\,
      D => \m_payload_i_reg[67]_1\(16),
      Q => \m_payload_i_reg[67]_0\(48),
      R => '0'
    );
\m_payload_i_reg[51]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => \m_payload_i[67]_i_1_n_0\,
      D => \m_payload_i_reg[67]_1\(17),
      Q => \m_payload_i_reg[67]_0\(49),
      R => '0'
    );
\m_payload_i_reg[52]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => \m_payload_i[67]_i_1_n_0\,
      D => \m_payload_i_reg[61]_0\(39),
      Q => \m_payload_i_reg[67]_0\(50),
      R => '0'
    );
\m_payload_i_reg[54]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => \m_payload_i[67]_i_1_n_0\,
      D => \m_payload_i_reg[61]_0\(40),
      Q => \m_payload_i_reg[67]_0\(51),
      R => '0'
    );
\m_payload_i_reg[55]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => \m_payload_i[67]_i_1_n_0\,
      D => \m_payload_i_reg[61]_0\(41),
      Q => \m_payload_i_reg[67]_0\(52),
      R => '0'
    );
\m_payload_i_reg[56]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => \m_payload_i[67]_i_1_n_0\,
      D => \m_payload_i_reg[61]_0\(42),
      Q => \m_payload_i_reg[67]_0\(53),
      R => '0'
    );
\m_payload_i_reg[57]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => \m_payload_i[67]_i_1_n_0\,
      D => \m_payload_i_reg[61]_0\(43),
      Q => \m_payload_i_reg[67]_0\(54),
      R => '0'
    );
\m_payload_i_reg[58]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => \m_payload_i[67]_i_1_n_0\,
      D => \m_payload_i_reg[61]_0\(44),
      Q => \m_payload_i_reg[67]_0\(55),
      R => '0'
    );
\m_payload_i_reg[59]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => \m_payload_i[67]_i_1_n_0\,
      D => \m_payload_i_reg[61]_0\(45),
      Q => \m_payload_i_reg[67]_0\(56),
      R => '0'
    );
\m_payload_i_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => \m_payload_i[67]_i_1_n_0\,
      D => \m_payload_i_reg[67]_1\(5),
      Q => \m_payload_i_reg[67]_0\(5),
      R => '0'
    );
\m_payload_i_reg[60]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => \m_payload_i[67]_i_1_n_0\,
      D => \m_payload_i_reg[61]_0\(46),
      Q => \m_payload_i_reg[67]_0\(57),
      R => '0'
    );
\m_payload_i_reg[61]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => \m_payload_i[67]_i_1_n_0\,
      D => \m_payload_i_reg[61]_0\(47),
      Q => \m_payload_i_reg[67]_0\(58),
      R => '0'
    );
\m_payload_i_reg[62]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => \m_payload_i[67]_i_1_n_0\,
      D => \m_payload_i_reg[67]_1\(18),
      Q => \m_payload_i_reg[67]_0\(59),
      R => '0'
    );
\m_payload_i_reg[63]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => \m_payload_i[67]_i_1_n_0\,
      D => \m_payload_i_reg[67]_1\(19),
      Q => \m_payload_i_reg[67]_0\(60),
      R => '0'
    );
\m_payload_i_reg[64]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => \m_payload_i[67]_i_1_n_0\,
      D => \m_payload_i_reg[67]_1\(20),
      Q => \m_payload_i_reg[67]_0\(61),
      R => '0'
    );
\m_payload_i_reg[65]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => \m_payload_i[67]_i_1_n_0\,
      D => \m_payload_i_reg[67]_1\(21),
      Q => \m_payload_i_reg[67]_0\(62),
      R => '0'
    );
\m_payload_i_reg[66]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => \m_payload_i[67]_i_1_n_0\,
      D => \m_payload_i_reg[67]_1\(22),
      Q => \m_payload_i_reg[67]_0\(63),
      R => '0'
    );
\m_payload_i_reg[67]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => \m_payload_i[67]_i_1_n_0\,
      D => \m_payload_i_reg[67]_1\(23),
      Q => \m_payload_i_reg[67]_0\(64),
      R => '0'
    );
\m_payload_i_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => \m_payload_i[67]_i_1_n_0\,
      D => \m_payload_i_reg[67]_1\(6),
      Q => \m_payload_i_reg[67]_0\(6),
      R => '0'
    );
\m_payload_i_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => \m_payload_i[67]_i_1_n_0\,
      D => \m_payload_i_reg[61]_0\(3),
      Q => \m_payload_i_reg[67]_0\(7),
      R => '0'
    );
\m_payload_i_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => \m_payload_i[67]_i_1_n_0\,
      D => \m_payload_i_reg[61]_0\(4),
      Q => \m_payload_i_reg[67]_0\(8),
      R => '0'
    );
\m_payload_i_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => \m_payload_i[67]_i_1_n_0\,
      D => \m_payload_i_reg[61]_0\(5),
      Q => \m_payload_i_reg[67]_0\(9),
      R => '0'
    );
m_valid_i_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A202"
    )
        port map (
      I0 => m_valid_i_reg_1,
      I1 => \^fsm_sequential_si_state_reg[1]\,
      I2 => \^use_write.m_axi_awready_i\,
      I3 => \USE_WRITE.m_axi_awvalid_i\,
      O => m_valid_i_i_1_n_0
    );
m_valid_i_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \out\,
      CE => '1',
      D => m_valid_i_i_1_n_0,
      Q => \^m_valid_i_reg_0\,
      R => '0'
    );
s_ready_i_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \out\,
      CE => '1',
      D => s_ready_i_reg_0,
      Q => \^use_write.m_axi_awready_i\,
      R => '0'
    );
\si_be[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => si_wrap_be_next(0),
      I1 => \si_be_reg[7]\,
      I2 => \si_be_reg[0]\,
      I3 => \^s_axi_wlast_0\,
      I4 => \si_be_reg[0]_0\,
      O => D(0)
    );
\si_be[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => si_wrap_be_next(1),
      I1 => \si_be_reg[7]\,
      I2 => \si_be_reg[1]\,
      I3 => \^s_axi_wlast_0\,
      I4 => \si_be_reg[1]_0\,
      O => D(1)
    );
\si_be[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \si_be_reg[2]\(0),
      I1 => \si_be_reg[7]\,
      I2 => \si_be_reg[2]_0\,
      I3 => \^s_axi_wlast_0\,
      I4 => \si_be_reg[2]_1\,
      O => D(2)
    );
\si_be[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \si_be_reg[3]\,
      I1 => \^s_axi_wlast_0\,
      I2 => \si_be_reg[3]_0\,
      O => D(3)
    );
\si_be[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => si_wrap_be_next(2),
      I1 => \si_be_reg[7]\,
      I2 => \si_be_reg[4]\,
      I3 => \^s_axi_wlast_0\,
      I4 => \si_be_reg[4]_0\,
      O => D(4)
    );
\si_be[5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => si_wrap_be_next(3),
      I1 => \si_be_reg[7]\,
      I2 => \si_be_reg[5]\,
      I3 => \^s_axi_wlast_0\,
      I4 => \si_be_reg[5]_0\,
      O => D(5)
    );
\si_be[6]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => si_wrap_be_next(4),
      I1 => \si_be_reg[7]\,
      I2 => \si_be_reg[6]\,
      I3 => \^s_axi_wlast_0\,
      I4 => \si_be_reg[6]_0\,
      O => D(6)
    );
\si_be[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E000FFFF"
    )
        port map (
      I0 => Q(1),
      I1 => Q(0),
      I2 => \si_buf_reg[0]\,
      I3 => s_axi_wvalid,
      I4 => \^s_axi_wlast_0\,
      O => \si_burst_reg[1]\(0)
    );
\si_be[7]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => si_wrap_be_next(5),
      I1 => \si_be_reg[7]\,
      I2 => \si_be_reg[7]_0\,
      I3 => \^s_axi_wlast_0\,
      I4 => \si_be_reg[7]_1\,
      O => D(7)
    );
\si_burst[1]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^s_axi_wlast_0\,
      O => s_axi_wlast_1(0)
    );
\si_burst[1]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0B0FFF0FFFFFFFF"
    )
        port map (
      I0 => \FSM_sequential_si_state_reg[1]_0\,
      I1 => s_axi_wlast,
      I2 => \FSM_sequential_si_state_reg[0]\,
      I3 => si_state(0),
      I4 => dw_fifogen_aw_i_3_n_0,
      I5 => \USE_WRITE.m_axi_awvalid_i\,
      O => \^s_axi_wlast_0\
    );
\si_ptr[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"28"
    )
        port map (
      I0 => \^s_axi_wlast_0\,
      I1 => \si_ptr_reg[4]\(1),
      I2 => \si_ptr_reg[4]\(0),
      O => \si_ptr_reg[3]\(0)
    );
\si_ptr[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2A80"
    )
        port map (
      I0 => \^s_axi_wlast_0\,
      I1 => \si_ptr_reg[4]\(0),
      I2 => \si_ptr_reg[4]\(1),
      I3 => \si_ptr_reg[4]\(2),
      O => \si_ptr_reg[3]\(1)
    );
\si_ptr[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"2AAA8000"
    )
        port map (
      I0 => \^s_axi_wlast_0\,
      I1 => \si_ptr_reg[4]\(1),
      I2 => \si_ptr_reg[4]\(0),
      I3 => \si_ptr_reg[4]\(2),
      I4 => \si_ptr_reg[4]\(3),
      O => \si_ptr_reg[3]\(2)
    );
\si_ptr[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"80FF800080FF80FF"
    )
        port map (
      I0 => \si_be_reg[7]\,
      I1 => s_axi_wvalid,
      I2 => \si_buf_reg[0]\,
      I3 => \^s_axi_wlast_0\,
      I4 => \m_payload_i_reg[61]_0\(33),
      I5 => \m_payload_i_reg[61]_0\(34),
      O => SR(0)
    );
\si_ptr[4]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"D5D5D5D5555555D5"
    )
        port map (
      I0 => \^s_axi_wlast_0\,
      I1 => \si_buf_reg[0]\,
      I2 => s_axi_wvalid,
      I3 => Q(0),
      I4 => Q(1),
      I5 => wea(0),
      O => E(0)
    );
\si_ptr[4]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2AAAAAAA80000000"
    )
        port map (
      I0 => \^s_axi_wlast_0\,
      I1 => \si_ptr_reg[4]\(3),
      I2 => \si_ptr_reg[4]\(2),
      I3 => \si_ptr_reg[4]\(0),
      I4 => \si_ptr_reg[4]\(1),
      I5 => \si_ptr_reg[4]\(4),
      O => \si_ptr_reg[3]\(3)
    );
\si_word[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFF088F000F0BBF0"
    )
        port map (
      I0 => \si_word_reg[0]\(0),
      I1 => \si_be_reg[7]\,
      I2 => \m_payload_i_reg[61]_0\(0),
      I3 => \^s_axi_wlast_0\,
      I4 => \si_word_reg[0]_0\,
      I5 => word(0),
      O => \si_wrap_word_next_reg[0]\
    );
\si_word[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FCFCACFC0C0CAC0C"
    )
        port map (
      I0 => \si_word_reg[1]_1\,
      I1 => \m_payload_i_reg[61]_0\(1),
      I2 => \^s_axi_wlast_0\,
      I3 => \si_word_reg[1]\,
      I4 => \si_word_reg[1]_0\,
      I5 => word(1),
      O => \m_payload_i_reg[4]_0\
    );
\si_word[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FCFCACFC0C0CAC0C"
    )
        port map (
      I0 => \si_word_reg[2]\,
      I1 => \m_payload_i_reg[61]_0\(2),
      I2 => \^s_axi_wlast_0\,
      I3 => \si_word_reg[1]\,
      I4 => \si_word_reg[1]_0\,
      I5 => word(2),
      O => \m_payload_i_reg[5]_0\
    );
\si_wrap_cnt[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"74"
    )
        port map (
      I0 => \si_wrap_cnt_reg[3]\(0),
      I1 => \^s_axi_wlast_0\,
      I2 => \si_wrap_cnt_reg[0]\,
      O => \si_wrap_cnt_reg[2]\(0)
    );
\si_wrap_cnt[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9F90"
    )
        port map (
      I0 => \si_wrap_cnt_reg[3]\(0),
      I1 => \si_wrap_cnt_reg[3]\(1),
      I2 => \^s_axi_wlast_0\,
      I3 => \si_wrap_cnt_reg[1]\,
      O => \si_wrap_cnt_reg[2]\(1)
    );
\si_wrap_cnt[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E1FFE100"
    )
        port map (
      I0 => \si_wrap_cnt_reg[3]\(0),
      I1 => \si_wrap_cnt_reg[3]\(1),
      I2 => \si_wrap_cnt_reg[3]\(2),
      I3 => \^s_axi_wlast_0\,
      I4 => \si_wrap_cnt_reg[2]_0\,
      O => \si_wrap_cnt_reg[2]\(2)
    );
\si_wrap_cnt[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8F"
    )
        port map (
      I0 => s_axi_wvalid,
      I1 => \si_buf_reg[0]\,
      I2 => \^s_axi_wlast_0\,
      O => s_axi_wvalid_0(0)
    );
\si_wrap_cnt[3]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FE01FFFFFE010000"
    )
        port map (
      I0 => \si_wrap_cnt_reg[3]\(2),
      I1 => \si_wrap_cnt_reg[3]\(1),
      I2 => \si_wrap_cnt_reg[3]\(0),
      I3 => \si_wrap_cnt_reg[3]\(3),
      I4 => \^s_axi_wlast_0\,
      I5 => \si_wrap_cnt_reg[3]_0\,
      O => \si_wrap_cnt_reg[2]\(3)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_auto_us_df_1_axi_register_slice_v2_1_19_axic_register_slice__parameterized4\ is
  port (
    \aresetn_d_reg[1]_0\ : out STD_LOGIC;
    m_valid_i_reg_0 : out STD_LOGIC;
    s_axi_awready : out STD_LOGIC;
    \aresetn_d_reg[0]_0\ : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 52 downto 0 );
    \m_payload_i_reg[5]_0\ : out STD_LOGIC_VECTOR ( 23 downto 0 );
    DI : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \m_payload_i_reg[39]_0\ : out STD_LOGIC;
    \si_wrap_be_next_reg[2]\ : out STD_LOGIC;
    \si_ptr_reg[0]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \m_payload_i_reg[1]_0\ : out STD_LOGIC;
    \m_payload_i_reg[2]_0\ : out STD_LOGIC;
    \m_payload_i_reg[36]_0\ : out STD_LOGIC;
    \m_payload_i_reg[2]_1\ : out STD_LOGIC;
    \m_payload_i_reg[0]_0\ : out STD_LOGIC;
    \m_payload_i_reg[0]_1\ : out STD_LOGIC;
    \m_payload_i_reg[0]_2\ : out STD_LOGIC;
    \m_payload_i_reg[36]_1\ : out STD_LOGIC;
    \m_payload_i_reg[4]_0\ : out STD_LOGIC;
    f_si_wrap_be_return : out STD_LOGIC_VECTOR ( 5 downto 0 );
    \m_payload_i_reg[5]_1\ : out STD_LOGIC;
    \m_payload_i_reg[1]_1\ : out STD_LOGIC;
    \m_payload_i_reg[0]_3\ : out STD_LOGIC;
    \m_payload_i_reg[5]_2\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_valid_i_reg_1 : out STD_LOGIC;
    \m_payload_i_reg[46]_0\ : out STD_LOGIC;
    \m_payload_i_reg[37]_0\ : out STD_LOGIC;
    \m_payload_i_reg[44]_0\ : out STD_LOGIC;
    \m_payload_i_reg[46]_1\ : out STD_LOGIC;
    \m_payload_i_reg[44]_1\ : out STD_LOGIC;
    \m_payload_i_reg[39]_1\ : out STD_LOGIC;
    S : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \m_payload_i_reg[45]_0\ : out STD_LOGIC;
    \m_payload_i_reg[48]_0\ : out STD_LOGIC;
    \m_payload_i_reg[37]_1\ : out STD_LOGIC;
    \m_payload_i_reg[36]_2\ : out STD_LOGIC;
    \m_payload_i_reg[36]_3\ : out STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    \out\ : in STD_LOGIC;
    s_awvalid_reg : in STD_LOGIC;
    \USE_WRITE.m_axi_awvalid_i\ : in STD_LOGIC;
    aw_push : in STD_LOGIC;
    s_ready_i_reg_0 : in STD_LOGIC;
    s_axi_awvalid : in STD_LOGIC;
    CO : in STD_LOGIC_VECTOR ( 0 to 0 );
    \si_wrap_be_next_reg[2]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \si_ptr_reg[0]_0\ : in STD_LOGIC;
    \si_ptr_reg[0]_1\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \USE_WRITE.m_axi_awready_i\ : in STD_LOGIC;
    m_valid_i_reg_2 : in STD_LOGIC;
    m_valid_i_reg_3 : in STD_LOGIC;
    cmd_push_block : in STD_LOGIC;
    \USE_WRITE.wr_cmd_ready\ : in STD_LOGIC;
    \m_payload_i_reg[44]_i_4_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \m_payload_i_reg[44]_2\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    D : in STD_LOGIC_VECTOR ( 60 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_auto_us_df_1_axi_register_slice_v2_1_19_axic_register_slice__parameterized4\ : entity is "axi_register_slice_v2_1_19_axic_register_slice";
end \design_1_auto_us_df_1_axi_register_slice_v2_1_19_axic_register_slice__parameterized4\;

architecture STRUCTURE of \design_1_auto_us_df_1_axi_register_slice_v2_1_19_axic_register_slice__parameterized4\ is
  signal \^q\ : STD_LOGIC_VECTOR ( 52 downto 0 );
  signal \USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/f_mi_be_last_index1\ : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal \USE_WRITE.write_addr_inst/cmd_first_word_i\ : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal \USE_WRITE.write_addr_inst/cmd_last_word_ii\ : STD_LOGIC_VECTOR ( 6 to 6 );
  signal \^aresetn_d_reg[1]_0\ : STD_LOGIC;
  signal \aresetn_d_reg_n_0_[0]\ : STD_LOGIC;
  signal \m_payload_i[0]_i_2_n_0\ : STD_LOGIC;
  signal \m_payload_i[3]_i_4_n_0\ : STD_LOGIC;
  signal \m_payload_i[44]_i_2_n_0\ : STD_LOGIC;
  signal \m_payload_i[44]_i_3_n_0\ : STD_LOGIC;
  signal \m_payload_i[44]_i_5_n_0\ : STD_LOGIC;
  signal \m_payload_i[44]_i_6_n_0\ : STD_LOGIC;
  signal \m_payload_i[49]_i_10_n_0\ : STD_LOGIC;
  signal \m_payload_i[49]_i_2_n_0\ : STD_LOGIC;
  signal \m_payload_i[49]_i_3_n_0\ : STD_LOGIC;
  signal \m_payload_i[49]_i_4_n_0\ : STD_LOGIC;
  signal \m_payload_i[49]_i_5_n_0\ : STD_LOGIC;
  signal \m_payload_i[49]_i_6_n_0\ : STD_LOGIC;
  signal \m_payload_i[49]_i_7_n_0\ : STD_LOGIC;
  signal \m_payload_i[49]_i_8_n_0\ : STD_LOGIC;
  signal \m_payload_i[49]_i_9_n_0\ : STD_LOGIC;
  signal \m_payload_i[4]_i_2_n_0\ : STD_LOGIC;
  signal \m_payload_i[4]_i_4_n_0\ : STD_LOGIC;
  signal \m_payload_i[4]_i_5_n_0\ : STD_LOGIC;
  signal \m_payload_i[51]_i_3_n_0\ : STD_LOGIC;
  signal \m_payload_i[51]_i_4_n_0\ : STD_LOGIC;
  signal \m_payload_i[5]_i_2_n_0\ : STD_LOGIC;
  signal \m_payload_i[5]_i_3_n_0\ : STD_LOGIC;
  signal \m_payload_i[5]_i_5_n_0\ : STD_LOGIC;
  signal \m_payload_i[61]_i_1_n_0\ : STD_LOGIC;
  signal \m_payload_i[62]_i_2_n_0\ : STD_LOGIC;
  signal \m_payload_i[63]_i_2_n_0\ : STD_LOGIC;
  signal \m_payload_i[63]_i_3_n_0\ : STD_LOGIC;
  signal \m_payload_i[64]_i_2_n_0\ : STD_LOGIC;
  signal \m_payload_i[64]_i_3_n_0\ : STD_LOGIC;
  signal \m_payload_i[65]_i_3_n_0\ : STD_LOGIC;
  signal \m_payload_i[65]_i_4_n_0\ : STD_LOGIC;
  signal \m_payload_i[65]_i_5_n_0\ : STD_LOGIC;
  signal \m_payload_i[65]_i_6_n_0\ : STD_LOGIC;
  signal \m_payload_i[65]_i_7_n_0\ : STD_LOGIC;
  signal \m_payload_i[66]_i_2_n_0\ : STD_LOGIC;
  signal \m_payload_i[67]_i_3_n_0\ : STD_LOGIC;
  signal \m_payload_i[67]_i_5_n_0\ : STD_LOGIC;
  signal \m_payload_i[67]_i_6_n_0\ : STD_LOGIC;
  signal \m_payload_i[67]_i_7_n_0\ : STD_LOGIC;
  signal \m_payload_i[6]_i_2_n_0\ : STD_LOGIC;
  signal \m_payload_i[6]_i_3_n_0\ : STD_LOGIC;
  signal \m_payload_i[6]_i_4_n_0\ : STD_LOGIC;
  signal \^m_payload_i_reg[37]_0\ : STD_LOGIC;
  signal \^m_payload_i_reg[39]_0\ : STD_LOGIC;
  signal \^m_payload_i_reg[39]_1\ : STD_LOGIC;
  signal \^m_payload_i_reg[44]_0\ : STD_LOGIC;
  signal \^m_payload_i_reg[44]_1\ : STD_LOGIC;
  signal \m_payload_i_reg[44]_i_4_n_3\ : STD_LOGIC;
  signal \m_payload_i_reg[44]_i_7_n_0\ : STD_LOGIC;
  signal \m_payload_i_reg[44]_i_7_n_1\ : STD_LOGIC;
  signal \m_payload_i_reg[44]_i_7_n_2\ : STD_LOGIC;
  signal \m_payload_i_reg[44]_i_7_n_3\ : STD_LOGIC;
  signal \^m_payload_i_reg[45]_0\ : STD_LOGIC;
  signal \^m_payload_i_reg[46]_0\ : STD_LOGIC;
  signal \^m_payload_i_reg[46]_1\ : STD_LOGIC;
  signal \^m_payload_i_reg[48]_0\ : STD_LOGIC;
  signal \m_payload_i_reg[65]_i_2_n_0\ : STD_LOGIC;
  signal \m_payload_i_reg[65]_i_2_n_1\ : STD_LOGIC;
  signal \m_payload_i_reg[65]_i_2_n_2\ : STD_LOGIC;
  signal \m_payload_i_reg[65]_i_2_n_3\ : STD_LOGIC;
  signal \m_payload_i_reg[67]_i_4_n_3\ : STD_LOGIC;
  signal \m_valid_i_i_1__0_n_0\ : STD_LOGIC;
  signal \^m_valid_i_reg_0\ : STD_LOGIC;
  signal s_axi_awlen_ii : STD_LOGIC_VECTOR ( 7 downto 1 );
  signal \^s_axi_awready\ : STD_LOGIC;
  signal \s_ready_i_i_1__0_n_0\ : STD_LOGIC;
  signal \si_wrap_be_next[2]_i_2_n_0\ : STD_LOGIC;
  signal \si_wrap_be_next[2]_i_3_n_0\ : STD_LOGIC;
  signal \si_wrap_cnt[1]_i_3_n_0\ : STD_LOGIC;
  signal \si_wrap_cnt[2]_i_3_n_0\ : STD_LOGIC;
  signal \si_wrap_cnt[3]_i_4_n_0\ : STD_LOGIC;
  signal \si_wrap_word_next[0]_i_2_n_0\ : STD_LOGIC;
  signal \si_wrap_word_next[1]_i_2_n_0\ : STD_LOGIC;
  signal sr_awaddr : STD_LOGIC_VECTOR ( 6 to 6 );
  signal \NLW_m_payload_i_reg[44]_i_4_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_m_payload_i_reg[44]_i_4_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_m_payload_i_reg[44]_i_7_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_m_payload_i_reg[67]_i_4_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_m_payload_i_reg[67]_i_4_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \m_payload_i[0]_i_1\ : label is "soft_lutpair250";
  attribute SOFT_HLUTNM of \m_payload_i[1]_i_2\ : label is "soft_lutpair253";
  attribute SOFT_HLUTNM of \m_payload_i[1]_i_3\ : label is "soft_lutpair243";
  attribute SOFT_HLUTNM of \m_payload_i[35]_i_1\ : label is "soft_lutpair259";
  attribute SOFT_HLUTNM of \m_payload_i[39]_i_1\ : label is "soft_lutpair238";
  attribute SOFT_HLUTNM of \m_payload_i[3]_i_3\ : label is "soft_lutpair242";
  attribute SOFT_HLUTNM of \m_payload_i[3]_i_4\ : label is "soft_lutpair255";
  attribute SOFT_HLUTNM of \m_payload_i[44]_i_20\ : label is "soft_lutpair235";
  attribute SOFT_HLUTNM of \m_payload_i[44]_i_21\ : label is "soft_lutpair251";
  attribute SOFT_HLUTNM of \m_payload_i[44]_i_22\ : label is "soft_lutpair251";
  attribute SOFT_HLUTNM of \m_payload_i[44]_i_5\ : label is "soft_lutpair247";
  attribute SOFT_HLUTNM of \m_payload_i[44]_i_6\ : label is "soft_lutpair254";
  attribute SOFT_HLUTNM of \m_payload_i[45]_i_1\ : label is "soft_lutpair258";
  attribute SOFT_HLUTNM of \m_payload_i[46]_i_1\ : label is "soft_lutpair258";
  attribute SOFT_HLUTNM of \m_payload_i[47]_i_1\ : label is "soft_lutpair234";
  attribute SOFT_HLUTNM of \m_payload_i[48]_i_1\ : label is "soft_lutpair234";
  attribute SOFT_HLUTNM of \m_payload_i[49]_i_2\ : label is "soft_lutpair248";
  attribute SOFT_HLUTNM of \m_payload_i[49]_i_6\ : label is "soft_lutpair256";
  attribute SOFT_HLUTNM of \m_payload_i[49]_i_8\ : label is "soft_lutpair246";
  attribute SOFT_HLUTNM of \m_payload_i[49]_i_9\ : label is "soft_lutpair254";
  attribute SOFT_HLUTNM of \m_payload_i[4]_i_1\ : label is "soft_lutpair249";
  attribute SOFT_HLUTNM of \m_payload_i[4]_i_4\ : label is "soft_lutpair259";
  attribute SOFT_HLUTNM of \m_payload_i[4]_i_5\ : label is "soft_lutpair255";
  attribute SOFT_HLUTNM of \m_payload_i[50]_i_1\ : label is "soft_lutpair249";
  attribute SOFT_HLUTNM of \m_payload_i[51]_i_1\ : label is "soft_lutpair250";
  attribute SOFT_HLUTNM of \m_payload_i[51]_i_3\ : label is "soft_lutpair246";
  attribute SOFT_HLUTNM of \m_payload_i[51]_i_4\ : label is "soft_lutpair247";
  attribute SOFT_HLUTNM of \m_payload_i[51]_i_5\ : label is "soft_lutpair236";
  attribute SOFT_HLUTNM of \m_payload_i[5]_i_1\ : label is "soft_lutpair248";
  attribute SOFT_HLUTNM of \m_payload_i[5]_i_3\ : label is "soft_lutpair238";
  attribute SOFT_HLUTNM of \m_payload_i[5]_i_5\ : label is "soft_lutpair233";
  attribute SOFT_HLUTNM of \m_payload_i[63]_i_3\ : label is "soft_lutpair235";
  attribute SOFT_HLUTNM of \m_payload_i[65]_i_1\ : label is "soft_lutpair233";
  attribute SOFT_HLUTNM of \m_payload_i[66]_i_1\ : label is "soft_lutpair236";
  attribute SOFT_HLUTNM of \m_payload_i[67]_i_5\ : label is "soft_lutpair256";
  attribute SOFT_HLUTNM of \m_payload_i[6]_i_2\ : label is "soft_lutpair243";
  attribute SOFT_HLUTNM of \m_payload_i[6]_i_3\ : label is "soft_lutpair242";
  attribute SOFT_HLUTNM of \si_be[0]_i_3\ : label is "soft_lutpair237";
  attribute SOFT_HLUTNM of \si_be[1]_i_3\ : label is "soft_lutpair240";
  attribute SOFT_HLUTNM of \si_be[2]_i_3\ : label is "soft_lutpair239";
  attribute SOFT_HLUTNM of \si_be[3]_i_3\ : label is "soft_lutpair239";
  attribute SOFT_HLUTNM of \si_be[4]_i_3\ : label is "soft_lutpair240";
  attribute SOFT_HLUTNM of \si_be[5]_i_3\ : label is "soft_lutpair237";
  attribute SOFT_HLUTNM of \si_be[6]_i_3\ : label is "soft_lutpair241";
  attribute SOFT_HLUTNM of \si_be[7]_i_5\ : label is "soft_lutpair241";
  attribute SOFT_HLUTNM of \si_wrap_be_next[1]_i_1\ : label is "soft_lutpair252";
  attribute SOFT_HLUTNM of \si_wrap_be_next[2]_i_2\ : label is "soft_lutpair244";
  attribute SOFT_HLUTNM of \si_wrap_be_next[2]_i_3\ : label is "soft_lutpair257";
  attribute SOFT_HLUTNM of \si_wrap_be_next[5]_i_1\ : label is "soft_lutpair252";
  attribute SOFT_HLUTNM of \si_wrap_be_next[7]_i_1\ : label is "soft_lutpair245";
  attribute SOFT_HLUTNM of \si_wrap_cnt[2]_i_2\ : label is "soft_lutpair245";
  attribute SOFT_HLUTNM of \si_wrap_cnt[2]_i_3\ : label is "soft_lutpair244";
  attribute SOFT_HLUTNM of \si_wrap_word_next[0]_i_1\ : label is "soft_lutpair253";
  attribute SOFT_HLUTNM of \si_wrap_word_next[1]_i_2\ : label is "soft_lutpair257";
begin
  Q(52 downto 0) <= \^q\(52 downto 0);
  \aresetn_d_reg[1]_0\ <= \^aresetn_d_reg[1]_0\;
  \m_payload_i_reg[37]_0\ <= \^m_payload_i_reg[37]_0\;
  \m_payload_i_reg[39]_0\ <= \^m_payload_i_reg[39]_0\;
  \m_payload_i_reg[39]_1\ <= \^m_payload_i_reg[39]_1\;
  \m_payload_i_reg[44]_0\ <= \^m_payload_i_reg[44]_0\;
  \m_payload_i_reg[44]_1\ <= \^m_payload_i_reg[44]_1\;
  \m_payload_i_reg[45]_0\ <= \^m_payload_i_reg[45]_0\;
  \m_payload_i_reg[46]_0\ <= \^m_payload_i_reg[46]_0\;
  \m_payload_i_reg[46]_1\ <= \^m_payload_i_reg[46]_1\;
  \m_payload_i_reg[48]_0\ <= \^m_payload_i_reg[48]_0\;
  m_valid_i_reg_0 <= \^m_valid_i_reg_0\;
  s_axi_awready <= \^s_axi_awready\;
\NO_CMD_QUEUE.cmd_cnt[4]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FD"
    )
        port map (
      I0 => \^m_valid_i_reg_0\,
      I1 => cmd_push_block,
      I2 => \USE_WRITE.wr_cmd_ready\,
      O => m_valid_i_reg_1
    );
\aresetn_d_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \out\,
      CE => '1',
      D => '1',
      Q => \aresetn_d_reg_n_0_[0]\,
      R => SR(0)
    );
\aresetn_d_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \out\,
      CE => '1',
      D => \aresetn_d_reg_n_0_[0]\,
      Q => \^aresetn_d_reg[1]_0\,
      R => SR(0)
    );
cmd_packed_wrap_i1_carry_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => s_axi_awlen_ii(6),
      I1 => s_axi_awlen_ii(7),
      O => DI(3)
    );
cmd_packed_wrap_i1_carry_i_2: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FEFCFE00"
    )
        port map (
      I0 => \^q\(34),
      I1 => \^q\(36),
      I2 => \^q\(35),
      I3 => s_axi_awlen_ii(5),
      I4 => s_axi_awlen_ii(4),
      O => DI(2)
    );
cmd_packed_wrap_i1_carry_i_3: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F8F8F000"
    )
        port map (
      I0 => \^q\(35),
      I1 => \^q\(34),
      I2 => \^q\(36),
      I3 => s_axi_awlen_ii(2),
      I4 => s_axi_awlen_ii(3),
      O => DI(1)
    );
cmd_packed_wrap_i1_carry_i_4: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E0"
    )
        port map (
      I0 => \^q\(43),
      I1 => s_axi_awlen_ii(1),
      I2 => \^q\(36),
      O => DI(0)
    );
cmd_packed_wrap_i1_carry_i_5: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => s_axi_awlen_ii(7),
      I1 => s_axi_awlen_ii(6),
      O => S(3)
    );
cmd_packed_wrap_i1_carry_i_6: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00025654"
    )
        port map (
      I0 => s_axi_awlen_ii(4),
      I1 => \^q\(35),
      I2 => \^q\(36),
      I3 => \^q\(34),
      I4 => s_axi_awlen_ii(5),
      O => S(2)
    );
cmd_packed_wrap_i1_carry_i_7: unisim.vcomponents.LUT5
    generic map(
      INIT => X"02226444"
    )
        port map (
      I0 => s_axi_awlen_ii(2),
      I1 => \^q\(36),
      I2 => \^q\(34),
      I3 => \^q\(35),
      I4 => s_axi_awlen_ii(3),
      O => S(1)
    );
cmd_packed_wrap_i1_carry_i_8: unisim.vcomponents.LUT3
    generic map(
      INIT => X"24"
    )
        port map (
      I0 => \^q\(43),
      I1 => \^q\(36),
      I2 => s_axi_awlen_ii(1),
      O => S(0)
    );
\m_payload_i[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A8AA"
    )
        port map (
      I0 => \^q\(0),
      I1 => \m_payload_i[0]_i_2_n_0\,
      I2 => \^m_payload_i_reg[46]_0\,
      I3 => \m_payload_i[5]_i_3_n_0\,
      O => \m_payload_i_reg[5]_0\(0)
    );
\m_payload_i[0]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0404000404040404"
    )
        port map (
      I0 => \^q\(37),
      I1 => \^q\(38),
      I2 => CO(0),
      I3 => \^q\(43),
      I4 => \^q\(34),
      I5 => \^m_payload_i_reg[37]_0\,
      O => \m_payload_i[0]_i_2_n_0\
    );
\m_payload_i[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAA2A00AAAAAAAA"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^m_payload_i_reg[37]_0\,
      I2 => \^m_payload_i_reg[44]_0\,
      I3 => \^m_payload_i_reg[39]_0\,
      I4 => \^m_payload_i_reg[46]_0\,
      I5 => \m_payload_i[5]_i_3_n_0\,
      O => \m_payload_i_reg[5]_0\(1)
    );
\m_payload_i[1]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(36),
      I1 => \^q\(35),
      O => \^m_payload_i_reg[37]_0\
    );
\m_payload_i[1]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^q\(43),
      I1 => \^q\(34),
      I2 => s_axi_awlen_ii(1),
      O => \^m_payload_i_reg[44]_0\
    );
\m_payload_i[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AA20AAAA"
    )
        port map (
      I0 => \^q\(2),
      I1 => \^m_payload_i_reg[46]_1\,
      I2 => \^m_payload_i_reg[39]_0\,
      I3 => \^m_payload_i_reg[46]_0\,
      I4 => \m_payload_i[5]_i_3_n_0\,
      O => \m_payload_i_reg[5]_0\(2)
    );
\m_payload_i[2]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000033E200E2"
    )
        port map (
      I0 => s_axi_awlen_ii(2),
      I1 => \^q\(34),
      I2 => s_axi_awlen_ii(1),
      I3 => \^q\(35),
      I4 => \^q\(43),
      I5 => \^q\(36),
      O => \^m_payload_i_reg[46]_1\
    );
\m_payload_i[35]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^q\(34),
      I1 => \^m_payload_i_reg[46]_0\,
      O => \m_payload_i_reg[5]_0\(7)
    );
\m_payload_i[38]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AAAE"
    )
        port map (
      I0 => \^q\(37),
      I1 => \^q\(38),
      I2 => CO(0),
      I3 => \m_payload_i[44]_i_2_n_0\,
      O => \m_payload_i_reg[5]_0\(8)
    );
\m_payload_i[39]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCC8"
    )
        port map (
      I0 => \^q\(37),
      I1 => \^q\(38),
      I2 => CO(0),
      I3 => \m_payload_i[44]_i_2_n_0\,
      O => \m_payload_i_reg[5]_0\(9)
    );
\m_payload_i[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AA20AAAA"
    )
        port map (
      I0 => \^q\(3),
      I1 => \^m_payload_i_reg[44]_1\,
      I2 => \^m_payload_i_reg[39]_0\,
      I3 => \^m_payload_i_reg[46]_0\,
      I4 => \m_payload_i[5]_i_3_n_0\,
      O => \m_payload_i_reg[5]_0\(3)
    );
\m_payload_i[3]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000B8B80000FF00"
    )
        port map (
      I0 => \^q\(43),
      I1 => \^q\(34),
      I2 => s_axi_awlen_ii(1),
      I3 => \m_payload_i[3]_i_4_n_0\,
      I4 => \^q\(36),
      I5 => \^q\(35),
      O => \^m_payload_i_reg[44]_1\
    );
\m_payload_i[3]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => CO(0),
      I1 => \^q\(38),
      I2 => \^q\(37),
      O => \^m_payload_i_reg[39]_0\
    );
\m_payload_i[3]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_awlen_ii(2),
      I1 => \^q\(34),
      I2 => s_axi_awlen_ii(3),
      O => \m_payload_i[3]_i_4_n_0\
    );
\m_payload_i[44]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88BABB8A888ABBBA"
    )
        port map (
      I0 => \^q\(43),
      I1 => \m_payload_i[44]_i_2_n_0\,
      I2 => \^q\(37),
      I3 => \^q\(38),
      I4 => \m_payload_i[44]_i_3_n_0\,
      I5 => \USE_WRITE.write_addr_inst/cmd_last_word_ii\(6),
      O => \m_payload_i_reg[5]_0\(10)
    );
\m_payload_i[44]_i_12\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAAA8AA"
    )
        port map (
      I0 => \^q\(3),
      I1 => \^m_payload_i_reg[44]_1\,
      I2 => CO(0),
      I3 => \^q\(38),
      I4 => \^q\(37),
      O => \USE_WRITE.write_addr_inst/cmd_first_word_i\(3)
    );
\m_payload_i[44]_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1500000015001500"
    )
        port map (
      I0 => \^q\(36),
      I1 => \^q\(34),
      I2 => \^q\(35),
      I3 => \^q\(2),
      I4 => \^m_payload_i_reg[46]_1\,
      I5 => \^m_payload_i_reg[39]_0\,
      O => \USE_WRITE.write_addr_inst/cmd_first_word_i\(2)
    );
\m_payload_i[44]_i_14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8880008088888888"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^m_payload_i_reg[37]_0\,
      I2 => s_axi_awlen_ii(1),
      I3 => \^q\(34),
      I4 => \^q\(43),
      I5 => \^m_payload_i_reg[39]_0\,
      O => \USE_WRITE.write_addr_inst/cmd_first_word_i\(1)
    );
\m_payload_i[44]_i_15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0002000000020002"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(35),
      I2 => \^q\(36),
      I3 => \^q\(34),
      I4 => \^q\(43),
      I5 => \^m_payload_i_reg[39]_0\,
      O => \USE_WRITE.write_addr_inst/cmd_first_word_i\(0)
    );
\m_payload_i[44]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"555555555555555D"
    )
        port map (
      I0 => \^q\(40),
      I1 => \m_payload_i[44]_i_5_n_0\,
      I2 => s_axi_awlen_ii(4),
      I3 => s_axi_awlen_ii(5),
      I4 => \^q\(43),
      I5 => s_axi_awlen_ii(1),
      O => \m_payload_i[44]_i_2_n_0\
    );
\m_payload_i[44]_i_20\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BBBFFFBF"
    )
        port map (
      I0 => \^q\(35),
      I1 => \^q\(36),
      I2 => s_axi_awlen_ii(1),
      I3 => \^q\(34),
      I4 => \^q\(43),
      O => \m_payload_i_reg[36]_2\
    );
\m_payload_i[44]_i_21\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FBFF"
    )
        port map (
      I0 => \^q\(35),
      I1 => \^q\(36),
      I2 => \^q\(34),
      I3 => \^q\(43),
      O => \m_payload_i_reg[36]_3\
    );
\m_payload_i[44]_i_22\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => \^q\(36),
      I1 => \^q\(34),
      I2 => \^q\(35),
      O => \m_payload_i_reg[37]_1\
    );
\m_payload_i[44]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF4747FFFF00FF"
    )
        port map (
      I0 => s_axi_awlen_ii(3),
      I1 => \^q\(34),
      I2 => s_axi_awlen_ii(4),
      I3 => \m_payload_i[44]_i_6_n_0\,
      I4 => \^q\(36),
      I5 => \^q\(35),
      O => \m_payload_i[44]_i_3_n_0\
    );
\m_payload_i[44]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => s_axi_awlen_ii(6),
      I1 => s_axi_awlen_ii(7),
      I2 => s_axi_awlen_ii(3),
      I3 => s_axi_awlen_ii(2),
      O => \m_payload_i[44]_i_5_n_0\
    );
\m_payload_i[44]_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_awlen_ii(5),
      I1 => \^q\(34),
      I2 => s_axi_awlen_ii(6),
      O => \m_payload_i[44]_i_6_n_0\
    );
\m_payload_i[44]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0080AAAAAAAAAAAA"
    )
        port map (
      I0 => \^q\(5),
      I1 => \^m_payload_i_reg[44]_0\,
      I2 => \^q\(36),
      I3 => \^q\(35),
      I4 => \^m_payload_i_reg[39]_0\,
      I5 => \^m_payload_i_reg[48]_0\,
      O => \USE_WRITE.write_addr_inst/cmd_first_word_i\(5)
    );
\m_payload_i[44]_i_9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^q\(4),
      I1 => \m_payload_i[4]_i_2_n_0\,
      O => \USE_WRITE.write_addr_inst/cmd_first_word_i\(4)
    );
\m_payload_i[45]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \m_payload_i[49]_i_4_n_0\,
      I1 => \m_payload_i[49]_i_5_n_0\,
      O => \m_payload_i_reg[5]_0\(11)
    );
\m_payload_i[46]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"4B"
    )
        port map (
      I0 => \m_payload_i[49]_i_5_n_0\,
      I1 => \m_payload_i[49]_i_4_n_0\,
      I2 => \m_payload_i[49]_i_6_n_0\,
      O => \m_payload_i_reg[5]_0\(12)
    );
\m_payload_i[47]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"02FD"
    )
        port map (
      I0 => \m_payload_i[49]_i_4_n_0\,
      I1 => \m_payload_i[49]_i_5_n_0\,
      I2 => \m_payload_i[49]_i_6_n_0\,
      I3 => \m_payload_i[49]_i_7_n_0\,
      O => \m_payload_i_reg[5]_0\(13)
    );
\m_payload_i[48]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0100FEFF"
    )
        port map (
      I0 => \m_payload_i[49]_i_7_n_0\,
      I1 => \m_payload_i[49]_i_6_n_0\,
      I2 => \m_payload_i[49]_i_5_n_0\,
      I3 => \m_payload_i[49]_i_4_n_0\,
      I4 => \m_payload_i[49]_i_3_n_0\,
      O => \m_payload_i_reg[5]_0\(14)
    );
\m_payload_i[49]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAAAAAAABA"
    )
        port map (
      I0 => \m_payload_i[49]_i_2_n_0\,
      I1 => \m_payload_i[49]_i_3_n_0\,
      I2 => \m_payload_i[49]_i_4_n_0\,
      I3 => \m_payload_i[49]_i_5_n_0\,
      I4 => \m_payload_i[49]_i_6_n_0\,
      I5 => \m_payload_i[49]_i_7_n_0\,
      O => \m_payload_i_reg[5]_0\(15)
    );
\m_payload_i[49]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF5353FFFF0FFF"
    )
        port map (
      I0 => s_axi_awlen_ii(5),
      I1 => s_axi_awlen_ii(6),
      I2 => \^q\(34),
      I3 => s_axi_awlen_ii(7),
      I4 => \^q\(36),
      I5 => \^q\(35),
      O => \m_payload_i[49]_i_10_n_0\
    );
\m_payload_i[49]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => s_axi_awlen_ii(5),
      I1 => \^m_payload_i_reg[46]_0\,
      O => \m_payload_i[49]_i_2_n_0\
    );
\m_payload_i[49]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7747777777777777"
    )
        port map (
      I0 => s_axi_awlen_ii(4),
      I1 => \^m_payload_i_reg[46]_0\,
      I2 => \^q\(35),
      I3 => \^q\(36),
      I4 => s_axi_awlen_ii(7),
      I5 => \^q\(34),
      O => \m_payload_i[49]_i_3_n_0\
    );
\m_payload_i[49]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000200"
    )
        port map (
      I0 => \USE_WRITE.write_addr_inst/cmd_last_word_ii\(6),
      I1 => \m_payload_i[44]_i_3_n_0\,
      I2 => \^q\(38),
      I3 => \^q\(37),
      I4 => \m_payload_i[44]_i_2_n_0\,
      O => \m_payload_i[49]_i_4_n_0\
    );
\m_payload_i[49]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000FFFFF5F3F5F3"
    )
        port map (
      I0 => \m_payload_i[49]_i_8_n_0\,
      I1 => \m_payload_i[49]_i_9_n_0\,
      I2 => \^q\(36),
      I3 => \^q\(35),
      I4 => s_axi_awlen_ii(1),
      I5 => \^m_payload_i_reg[46]_0\,
      O => \m_payload_i[49]_i_5_n_0\
    );
\m_payload_i[49]_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"3A"
    )
        port map (
      I0 => \m_payload_i[49]_i_10_n_0\,
      I1 => s_axi_awlen_ii(2),
      I2 => \^m_payload_i_reg[46]_0\,
      O => \m_payload_i[49]_i_6_n_0\
    );
\m_payload_i[49]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7474747777777477"
    )
        port map (
      I0 => s_axi_awlen_ii(3),
      I1 => \^m_payload_i_reg[46]_0\,
      I2 => \m_payload_i[63]_i_2_n_0\,
      I3 => s_axi_awlen_ii(7),
      I4 => \^q\(34),
      I5 => s_axi_awlen_ii(6),
      O => \m_payload_i[49]_i_7_n_0\
    );
\m_payload_i[49]_i_8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_awlen_ii(4),
      I1 => \^q\(34),
      I2 => s_axi_awlen_ii(5),
      O => \m_payload_i[49]_i_8_n_0\
    );
\m_payload_i[49]_i_9\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_awlen_ii(6),
      I1 => \^q\(34),
      I2 => s_axi_awlen_ii(7),
      O => \m_payload_i[49]_i_9_n_0\
    );
\m_payload_i[4]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A8AA"
    )
        port map (
      I0 => \^q\(4),
      I1 => \m_payload_i[4]_i_2_n_0\,
      I2 => \^m_payload_i_reg[46]_0\,
      I3 => \m_payload_i[5]_i_3_n_0\,
      O => \m_payload_i_reg[5]_0\(4)
    );
\m_payload_i[4]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000008AAA"
    )
        port map (
      I0 => \^m_payload_i_reg[45]_0\,
      I1 => \^q\(35),
      I2 => \^q\(36),
      I3 => \m_payload_i[4]_i_4_n_0\,
      I4 => CO(0),
      I5 => \m_payload_i[5]_i_5_n_0\,
      O => \m_payload_i[4]_i_2_n_0\
    );
\m_payload_i[4]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF4747FFFF00FF"
    )
        port map (
      I0 => s_axi_awlen_ii(1),
      I1 => \^q\(34),
      I2 => s_axi_awlen_ii(2),
      I3 => \m_payload_i[4]_i_5_n_0\,
      I4 => \^q\(36),
      I5 => \^q\(35),
      O => \^m_payload_i_reg[45]_0\
    );
\m_payload_i[4]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^q\(43),
      I1 => \^q\(34),
      O => \m_payload_i[4]_i_4_n_0\
    );
\m_payload_i[4]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_awlen_ii(3),
      I1 => \^q\(34),
      I2 => s_axi_awlen_ii(4),
      O => \m_payload_i[4]_i_5_n_0\
    );
\m_payload_i[50]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => s_axi_awlen_ii(6),
      I1 => \^m_payload_i_reg[46]_0\,
      O => \m_payload_i_reg[5]_0\(16)
    );
\m_payload_i[51]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => s_axi_awlen_ii(7),
      I1 => \^m_payload_i_reg[46]_0\,
      O => \m_payload_i_reg[5]_0\(17)
    );
\m_payload_i[51]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF0100FFFF"
    )
        port map (
      I0 => \m_payload_i[51]_i_3_n_0\,
      I1 => s_axi_awlen_ii(2),
      I2 => s_axi_awlen_ii(3),
      I3 => \m_payload_i[51]_i_4_n_0\,
      I4 => \^q\(40),
      I5 => \^m_payload_i_reg[39]_1\,
      O => \^m_payload_i_reg[46]_0\
    );
\m_payload_i[51]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => s_axi_awlen_ii(4),
      I1 => s_axi_awlen_ii(5),
      I2 => \^q\(43),
      I3 => s_axi_awlen_ii(1),
      O => \m_payload_i[51]_i_3_n_0\
    );
\m_payload_i[51]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => s_axi_awlen_ii(7),
      I1 => s_axi_awlen_ii(6),
      O => \m_payload_i[51]_i_4_n_0\
    );
\m_payload_i[51]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(38),
      I1 => \^q\(37),
      O => \^m_payload_i_reg[39]_1\
    );
\m_payload_i[5]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A8AA"
    )
        port map (
      I0 => \^q\(5),
      I1 => \m_payload_i[5]_i_2_n_0\,
      I2 => \^m_payload_i_reg[46]_0\,
      I3 => \m_payload_i[5]_i_3_n_0\,
      O => \m_payload_i_reg[5]_0\(5)
    );
\m_payload_i[5]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0200020202020202"
    )
        port map (
      I0 => \^m_payload_i_reg[48]_0\,
      I1 => CO(0),
      I2 => \m_payload_i[5]_i_5_n_0\,
      I3 => \^q\(35),
      I4 => \^q\(36),
      I5 => \^m_payload_i_reg[44]_0\,
      O => \m_payload_i[5]_i_2_n_0\
    );
\m_payload_i[5]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000700"
    )
        port map (
      I0 => \m_payload_i[6]_i_4_n_0\,
      I1 => CO(0),
      I2 => \^q\(37),
      I3 => \^q\(38),
      I4 => \m_payload_i[44]_i_2_n_0\,
      O => \m_payload_i[5]_i_3_n_0\
    );
\m_payload_i[5]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF5555FFFF303F"
    )
        port map (
      I0 => \m_payload_i[3]_i_4_n_0\,
      I1 => s_axi_awlen_ii(4),
      I2 => \^q\(34),
      I3 => s_axi_awlen_ii(5),
      I4 => \^q\(36),
      I5 => \^q\(35),
      O => \^m_payload_i_reg[48]_0\
    );
\m_payload_i[5]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \^q\(37),
      I1 => \^q\(38),
      O => \m_payload_i[5]_i_5_n_0\
    );
\m_payload_i[61]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^m_valid_i_reg_0\,
      O => \m_payload_i[61]_i_1_n_0\
    );
\m_payload_i[62]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0EFF0E0E0EFF0EFF"
    )
        port map (
      I0 => \^q\(35),
      I1 => \^q\(34),
      I2 => \^q\(36),
      I3 => \m_payload_i[62]_i_2_n_0\,
      I4 => \USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/f_mi_be_last_index1\(0),
      I5 => \^q\(37),
      O => \m_payload_i_reg[5]_0\(18)
    );
\m_payload_i[62]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4444444444444044"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(38),
      I2 => \^q\(36),
      I3 => \^q\(43),
      I4 => \^q\(35),
      I5 => \^q\(34),
      O => \m_payload_i[62]_i_2_n_0\
    );
\m_payload_i[63]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF7F5555FF7FFF7F"
    )
        port map (
      I0 => \m_payload_i[63]_i_2_n_0\,
      I1 => \m_payload_i[63]_i_3_n_0\,
      I2 => \^q\(38),
      I3 => \^q\(1),
      I4 => \USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/f_mi_be_last_index1\(1),
      I5 => \^q\(37),
      O => \m_payload_i_reg[5]_0\(19)
    );
\m_payload_i[63]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \^q\(36),
      I1 => \^q\(35),
      O => \m_payload_i[63]_i_2_n_0\
    );
\m_payload_i[63]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFCFFFDD"
    )
        port map (
      I0 => s_axi_awlen_ii(1),
      I1 => \^q\(36),
      I2 => \^q\(43),
      I3 => \^q\(35),
      I4 => \^q\(34),
      O => \m_payload_i[63]_i_3_n_0\
    );
\m_payload_i[64]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"40FF404040FF40FF"
    )
        port map (
      I0 => \^q\(36),
      I1 => \^q\(35),
      I2 => \^q\(34),
      I3 => \m_payload_i[64]_i_2_n_0\,
      I4 => \USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/f_mi_be_last_index1\(2),
      I5 => \^q\(37),
      O => \m_payload_i_reg[5]_0\(20)
    );
\m_payload_i[64]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => \m_payload_i[64]_i_3_n_0\,
      I1 => \^q\(38),
      I2 => \^q\(2),
      O => \m_payload_i[64]_i_2_n_0\
    );
\m_payload_i[64]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FCFFF4F4FCFFF7F7"
    )
        port map (
      I0 => s_axi_awlen_ii(1),
      I1 => \^q\(34),
      I2 => \^q\(36),
      I3 => \^q\(43),
      I4 => \^q\(35),
      I5 => s_axi_awlen_ii(2),
      O => \m_payload_i[64]_i_3_n_0\
    );
\m_payload_i[65]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"DDDDD0DD"
    )
        port map (
      I0 => \^q\(37),
      I1 => \USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/f_mi_be_last_index1\(3),
      I2 => \m_payload_i[65]_i_3_n_0\,
      I3 => \^q\(38),
      I4 => \^q\(3),
      O => \m_payload_i_reg[5]_0\(21)
    );
\m_payload_i[65]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000EEE222E2"
    )
        port map (
      I0 => \si_wrap_word_next[1]_i_2_n_0\,
      I1 => \^q\(34),
      I2 => s_axi_awlen_ii(2),
      I3 => \^q\(35),
      I4 => \^q\(43),
      I5 => \^q\(36),
      O => \m_payload_i[65]_i_3_n_0\
    );
\m_payload_i[65]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^q\(3),
      I1 => \m_payload_i[65]_i_3_n_0\,
      O => \m_payload_i[65]_i_4_n_0\
    );
\m_payload_i[65]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(2),
      I1 => \m_payload_i[64]_i_3_n_0\,
      O => \m_payload_i[65]_i_5_n_0\
    );
\m_payload_i[65]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAA5A9AAAAA6AA"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^q\(34),
      I2 => \^q\(35),
      I3 => \^q\(43),
      I4 => \^q\(36),
      I5 => s_axi_awlen_ii(1),
      O => \m_payload_i[65]_i_6_n_0\
    );
\m_payload_i[65]_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAAAA9A"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(36),
      I2 => \^q\(43),
      I3 => \^q\(35),
      I4 => \^q\(34),
      O => \m_payload_i[65]_i_7_n_0\
    );
\m_payload_i[66]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"DDDDD0DD"
    )
        port map (
      I0 => \^q\(37),
      I1 => \USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/f_mi_be_last_index1\(4),
      I2 => \m_payload_i[66]_i_2_n_0\,
      I3 => \^q\(38),
      I4 => \^q\(4),
      O => \m_payload_i_reg[5]_0\(22)
    );
\m_payload_i[66]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FFE200E2"
    )
        port map (
      I0 => s_axi_awlen_ii(4),
      I1 => \^q\(35),
      I2 => s_axi_awlen_ii(2),
      I3 => \^q\(34),
      I4 => \si_wrap_word_next[1]_i_2_n_0\,
      I5 => \^q\(36),
      O => \m_payload_i[66]_i_2_n_0\
    );
\m_payload_i[67]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EF00EFEF"
    )
        port map (
      I0 => \^q\(5),
      I1 => \m_payload_i[67]_i_3_n_0\,
      I2 => \^q\(38),
      I3 => \USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/f_mi_be_last_index1\(5),
      I4 => \^q\(37),
      O => \m_payload_i_reg[5]_0\(23)
    );
\m_payload_i[67]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FFE200E2"
    )
        port map (
      I0 => s_axi_awlen_ii(5),
      I1 => \^q\(35),
      I2 => s_axi_awlen_ii(3),
      I3 => \^q\(34),
      I4 => \m_payload_i[67]_i_5_n_0\,
      I5 => \^q\(36),
      O => \m_payload_i[67]_i_3_n_0\
    );
\m_payload_i[67]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_awlen_ii(2),
      I1 => \^q\(35),
      I2 => s_axi_awlen_ii(4),
      O => \m_payload_i[67]_i_5_n_0\
    );
\m_payload_i[67]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^q\(5),
      I1 => \m_payload_i[67]_i_3_n_0\,
      O => \m_payload_i[67]_i_6_n_0\
    );
\m_payload_i[67]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^q\(4),
      I1 => \m_payload_i[66]_i_2_n_0\,
      O => \m_payload_i[67]_i_7_n_0\
    );
\m_payload_i[6]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6A55AAAA"
    )
        port map (
      I0 => sr_awaddr(6),
      I1 => \m_payload_i[6]_i_2_n_0\,
      I2 => \^q\(36),
      I3 => \m_payload_i[44]_i_3_n_0\,
      I4 => \m_payload_i[6]_i_3_n_0\,
      O => \m_payload_i_reg[5]_0\(6)
    );
\m_payload_i[6]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => \^q\(43),
      I1 => \^q\(35),
      I2 => s_axi_awlen_ii(1),
      I3 => \^q\(34),
      I4 => s_axi_awlen_ii(2),
      O => \m_payload_i[6]_i_2_n_0\
    );
\m_payload_i[6]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000400"
    )
        port map (
      I0 => \^m_payload_i_reg[46]_0\,
      I1 => \^q\(38),
      I2 => \^q\(37),
      I3 => CO(0),
      I4 => \m_payload_i[6]_i_4_n_0\,
      O => \m_payload_i[6]_i_3_n_0\
    );
\m_payload_i[6]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^q\(2),
      I2 => \^q\(4),
      I3 => \^q\(0),
      I4 => \^q\(5),
      I5 => \^q\(3),
      O => \m_payload_i[6]_i_4_n_0\
    );
\m_payload_i_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => \m_payload_i[61]_i_1_n_0\,
      D => D(0),
      Q => \^q\(0),
      R => '0'
    );
\m_payload_i_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => \m_payload_i[61]_i_1_n_0\,
      D => D(10),
      Q => \^q\(9),
      R => '0'
    );
\m_payload_i_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => \m_payload_i[61]_i_1_n_0\,
      D => D(11),
      Q => \^q\(10),
      R => '0'
    );
\m_payload_i_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => \m_payload_i[61]_i_1_n_0\,
      D => D(12),
      Q => \^q\(11),
      R => '0'
    );
\m_payload_i_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => \m_payload_i[61]_i_1_n_0\,
      D => D(13),
      Q => \^q\(12),
      R => '0'
    );
\m_payload_i_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => \m_payload_i[61]_i_1_n_0\,
      D => D(14),
      Q => \^q\(13),
      R => '0'
    );
\m_payload_i_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => \m_payload_i[61]_i_1_n_0\,
      D => D(15),
      Q => \^q\(14),
      R => '0'
    );
\m_payload_i_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => \m_payload_i[61]_i_1_n_0\,
      D => D(16),
      Q => \^q\(15),
      R => '0'
    );
\m_payload_i_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => \m_payload_i[61]_i_1_n_0\,
      D => D(17),
      Q => \^q\(16),
      R => '0'
    );
\m_payload_i_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => \m_payload_i[61]_i_1_n_0\,
      D => D(18),
      Q => \^q\(17),
      R => '0'
    );
\m_payload_i_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => \m_payload_i[61]_i_1_n_0\,
      D => D(19),
      Q => \^q\(18),
      R => '0'
    );
\m_payload_i_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => \m_payload_i[61]_i_1_n_0\,
      D => D(1),
      Q => \^q\(1),
      R => '0'
    );
\m_payload_i_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => \m_payload_i[61]_i_1_n_0\,
      D => D(20),
      Q => \^q\(19),
      R => '0'
    );
\m_payload_i_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => \m_payload_i[61]_i_1_n_0\,
      D => D(21),
      Q => \^q\(20),
      R => '0'
    );
\m_payload_i_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => \m_payload_i[61]_i_1_n_0\,
      D => D(22),
      Q => \^q\(21),
      R => '0'
    );
\m_payload_i_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => \m_payload_i[61]_i_1_n_0\,
      D => D(23),
      Q => \^q\(22),
      R => '0'
    );
\m_payload_i_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => \m_payload_i[61]_i_1_n_0\,
      D => D(24),
      Q => \^q\(23),
      R => '0'
    );
\m_payload_i_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => \m_payload_i[61]_i_1_n_0\,
      D => D(25),
      Q => \^q\(24),
      R => '0'
    );
\m_payload_i_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => \m_payload_i[61]_i_1_n_0\,
      D => D(26),
      Q => \^q\(25),
      R => '0'
    );
\m_payload_i_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => \m_payload_i[61]_i_1_n_0\,
      D => D(27),
      Q => \^q\(26),
      R => '0'
    );
\m_payload_i_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => \m_payload_i[61]_i_1_n_0\,
      D => D(28),
      Q => \^q\(27),
      R => '0'
    );
\m_payload_i_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => \m_payload_i[61]_i_1_n_0\,
      D => D(29),
      Q => \^q\(28),
      R => '0'
    );
\m_payload_i_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => \m_payload_i[61]_i_1_n_0\,
      D => D(2),
      Q => \^q\(2),
      R => '0'
    );
\m_payload_i_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => \m_payload_i[61]_i_1_n_0\,
      D => D(30),
      Q => \^q\(29),
      R => '0'
    );
\m_payload_i_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => \m_payload_i[61]_i_1_n_0\,
      D => D(31),
      Q => \^q\(30),
      R => '0'
    );
\m_payload_i_reg[32]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => \m_payload_i[61]_i_1_n_0\,
      D => D(32),
      Q => \^q\(31),
      R => '0'
    );
\m_payload_i_reg[33]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => \m_payload_i[61]_i_1_n_0\,
      D => D(33),
      Q => \^q\(32),
      R => '0'
    );
\m_payload_i_reg[34]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => \m_payload_i[61]_i_1_n_0\,
      D => D(34),
      Q => \^q\(33),
      R => '0'
    );
\m_payload_i_reg[35]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => \m_payload_i[61]_i_1_n_0\,
      D => D(35),
      Q => \^q\(34),
      R => '0'
    );
\m_payload_i_reg[36]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => \m_payload_i[61]_i_1_n_0\,
      D => D(36),
      Q => \^q\(35),
      R => '0'
    );
\m_payload_i_reg[37]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => \m_payload_i[61]_i_1_n_0\,
      D => D(37),
      Q => \^q\(36),
      R => '0'
    );
\m_payload_i_reg[38]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => \m_payload_i[61]_i_1_n_0\,
      D => D(38),
      Q => \^q\(37),
      R => '0'
    );
\m_payload_i_reg[39]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => \m_payload_i[61]_i_1_n_0\,
      D => D(39),
      Q => \^q\(38),
      R => '0'
    );
\m_payload_i_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => \m_payload_i[61]_i_1_n_0\,
      D => D(3),
      Q => \^q\(3),
      R => '0'
    );
\m_payload_i_reg[40]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => \m_payload_i[61]_i_1_n_0\,
      D => D(40),
      Q => \^q\(39),
      R => '0'
    );
\m_payload_i_reg[41]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => \m_payload_i[61]_i_1_n_0\,
      D => D(41),
      Q => \^q\(40),
      R => '0'
    );
\m_payload_i_reg[42]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => \m_payload_i[61]_i_1_n_0\,
      D => D(42),
      Q => \^q\(41),
      R => '0'
    );
\m_payload_i_reg[43]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => \m_payload_i[61]_i_1_n_0\,
      D => D(43),
      Q => \^q\(42),
      R => '0'
    );
\m_payload_i_reg[44]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => \m_payload_i[61]_i_1_n_0\,
      D => D(44),
      Q => \^q\(43),
      R => '0'
    );
\m_payload_i_reg[44]_i_4\: unisim.vcomponents.CARRY4
     port map (
      CI => \m_payload_i_reg[44]_i_7_n_0\,
      CO(3 downto 2) => \NLW_m_payload_i_reg[44]_i_4_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \USE_WRITE.write_addr_inst/cmd_last_word_ii\(6),
      CO(0) => \m_payload_i_reg[44]_i_4_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1 downto 0) => \USE_WRITE.write_addr_inst/cmd_first_word_i\(5 downto 4),
      O(3 downto 0) => \NLW_m_payload_i_reg[44]_i_4_O_UNCONNECTED\(3 downto 0),
      S(3 downto 2) => B"00",
      S(1 downto 0) => \m_payload_i_reg[44]_2\(1 downto 0)
    );
\m_payload_i_reg[44]_i_7\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \m_payload_i_reg[44]_i_7_n_0\,
      CO(2) => \m_payload_i_reg[44]_i_7_n_1\,
      CO(1) => \m_payload_i_reg[44]_i_7_n_2\,
      CO(0) => \m_payload_i_reg[44]_i_7_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \USE_WRITE.write_addr_inst/cmd_first_word_i\(3 downto 0),
      O(3 downto 0) => \NLW_m_payload_i_reg[44]_i_7_O_UNCONNECTED\(3 downto 0),
      S(3 downto 0) => \m_payload_i_reg[44]_i_4_0\(3 downto 0)
    );
\m_payload_i_reg[45]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => \m_payload_i[61]_i_1_n_0\,
      D => D(45),
      Q => s_axi_awlen_ii(1),
      R => '0'
    );
\m_payload_i_reg[46]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => \m_payload_i[61]_i_1_n_0\,
      D => D(46),
      Q => s_axi_awlen_ii(2),
      R => '0'
    );
\m_payload_i_reg[47]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => \m_payload_i[61]_i_1_n_0\,
      D => D(47),
      Q => s_axi_awlen_ii(3),
      R => '0'
    );
\m_payload_i_reg[48]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => \m_payload_i[61]_i_1_n_0\,
      D => D(48),
      Q => s_axi_awlen_ii(4),
      R => '0'
    );
\m_payload_i_reg[49]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => \m_payload_i[61]_i_1_n_0\,
      D => D(49),
      Q => s_axi_awlen_ii(5),
      R => '0'
    );
\m_payload_i_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => \m_payload_i[61]_i_1_n_0\,
      D => D(4),
      Q => \^q\(4),
      R => '0'
    );
\m_payload_i_reg[50]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => \m_payload_i[61]_i_1_n_0\,
      D => D(50),
      Q => s_axi_awlen_ii(6),
      R => '0'
    );
\m_payload_i_reg[51]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => \m_payload_i[61]_i_1_n_0\,
      D => D(51),
      Q => s_axi_awlen_ii(7),
      R => '0'
    );
\m_payload_i_reg[52]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => \m_payload_i[61]_i_1_n_0\,
      D => D(52),
      Q => \^q\(44),
      R => '0'
    );
\m_payload_i_reg[54]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => \m_payload_i[61]_i_1_n_0\,
      D => D(53),
      Q => \^q\(45),
      R => '0'
    );
\m_payload_i_reg[55]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => \m_payload_i[61]_i_1_n_0\,
      D => D(54),
      Q => \^q\(46),
      R => '0'
    );
\m_payload_i_reg[56]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => \m_payload_i[61]_i_1_n_0\,
      D => D(55),
      Q => \^q\(47),
      R => '0'
    );
\m_payload_i_reg[57]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => \m_payload_i[61]_i_1_n_0\,
      D => D(56),
      Q => \^q\(48),
      R => '0'
    );
\m_payload_i_reg[58]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => \m_payload_i[61]_i_1_n_0\,
      D => D(57),
      Q => \^q\(49),
      R => '0'
    );
\m_payload_i_reg[59]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => \m_payload_i[61]_i_1_n_0\,
      D => D(58),
      Q => \^q\(50),
      R => '0'
    );
\m_payload_i_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => \m_payload_i[61]_i_1_n_0\,
      D => D(5),
      Q => \^q\(5),
      R => '0'
    );
\m_payload_i_reg[60]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => \m_payload_i[61]_i_1_n_0\,
      D => D(59),
      Q => \^q\(51),
      R => '0'
    );
\m_payload_i_reg[61]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => \m_payload_i[61]_i_1_n_0\,
      D => D(60),
      Q => \^q\(52),
      R => '0'
    );
\m_payload_i_reg[65]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \m_payload_i_reg[65]_i_2_n_0\,
      CO(2) => \m_payload_i_reg[65]_i_2_n_1\,
      CO(1) => \m_payload_i_reg[65]_i_2_n_2\,
      CO(0) => \m_payload_i_reg[65]_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \^q\(3 downto 0),
      O(3 downto 0) => \USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/f_mi_be_last_index1\(3 downto 0),
      S(3) => \m_payload_i[65]_i_4_n_0\,
      S(2) => \m_payload_i[65]_i_5_n_0\,
      S(1) => \m_payload_i[65]_i_6_n_0\,
      S(0) => \m_payload_i[65]_i_7_n_0\
    );
\m_payload_i_reg[67]_i_4\: unisim.vcomponents.CARRY4
     port map (
      CI => \m_payload_i_reg[65]_i_2_n_0\,
      CO(3 downto 1) => \NLW_m_payload_i_reg[67]_i_4_CO_UNCONNECTED\(3 downto 1),
      CO(0) => \m_payload_i_reg[67]_i_4_n_3\,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => \^q\(4),
      O(3 downto 2) => \NLW_m_payload_i_reg[67]_i_4_O_UNCONNECTED\(3 downto 2),
      O(1 downto 0) => \USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/f_mi_be_last_index1\(5 downto 4),
      S(3 downto 2) => B"00",
      S(1) => \m_payload_i[67]_i_6_n_0\,
      S(0) => \m_payload_i[67]_i_7_n_0\
    );
\m_payload_i_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => \m_payload_i[61]_i_1_n_0\,
      D => D(6),
      Q => sr_awaddr(6),
      R => '0'
    );
\m_payload_i_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => \m_payload_i[61]_i_1_n_0\,
      D => D(7),
      Q => \^q\(6),
      R => '0'
    );
\m_payload_i_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => \m_payload_i[61]_i_1_n_0\,
      D => D(8),
      Q => \^q\(7),
      R => '0'
    );
\m_payload_i_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => \m_payload_i[61]_i_1_n_0\,
      D => D(9),
      Q => \^q\(8),
      R => '0'
    );
\m_valid_i_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAA00003FFF0000"
    )
        port map (
      I0 => s_axi_awvalid,
      I1 => \USE_WRITE.m_axi_awready_i\,
      I2 => m_valid_i_reg_2,
      I3 => m_valid_i_reg_3,
      I4 => \^aresetn_d_reg[1]_0\,
      I5 => \^s_axi_awready\,
      O => \m_valid_i_i_1__0_n_0\
    );
m_valid_i_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \out\,
      CE => '1',
      D => \m_valid_i_i_1__0_n_0\,
      Q => \^m_valid_i_reg_0\,
      R => '0'
    );
s_ready_i_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAA222A"
    )
        port map (
      I0 => \aresetn_d_reg_n_0_[0]\,
      I1 => \^aresetn_d_reg[1]_0\,
      I2 => s_awvalid_reg,
      I3 => \USE_WRITE.m_axi_awvalid_i\,
      I4 => aw_push,
      O => \aresetn_d_reg[0]_0\
    );
\s_ready_i_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"2A222AAA"
    )
        port map (
      I0 => \aresetn_d_reg_n_0_[0]\,
      I1 => \^aresetn_d_reg[1]_0\,
      I2 => s_ready_i_reg_0,
      I3 => \^m_valid_i_reg_0\,
      I4 => s_axi_awvalid,
      O => \s_ready_i_i_1__0_n_0\
    );
s_ready_i_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \out\,
      CE => '1',
      D => \s_ready_i_i_1__0_n_0\,
      Q => \^s_axi_awready\,
      R => '0'
    );
\si_be[0]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"C0F0C0FD"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(34),
      I2 => \^q\(35),
      I3 => \^q\(2),
      I4 => \^q\(1),
      O => \m_payload_i_reg[0]_2\
    );
\si_be[1]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F511F510"
    )
        port map (
      I0 => \^q\(2),
      I1 => \^q\(1),
      I2 => \^q\(34),
      I3 => \^q\(35),
      I4 => \^q\(0),
      O => \m_payload_i_reg[2]_1\
    );
\si_be[2]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"C0C0FDF0"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(34),
      I2 => \^q\(35),
      I3 => \^q\(1),
      I4 => \^q\(2),
      O => \m_payload_i_reg[0]_1\
    );
\si_be[3]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BB32AA22"
    )
        port map (
      I0 => \^q\(35),
      I1 => \^q\(2),
      I2 => \^q\(0),
      I3 => \^q\(34),
      I4 => \^q\(1),
      O => \m_payload_i_reg[36]_0\
    );
\si_be[4]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0C0FDC0"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(34),
      I2 => \^q\(35),
      I3 => \^q\(2),
      I4 => \^q\(1),
      O => \m_payload_i_reg[0]_0\
    );
\si_be[5]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FA22FA20"
    )
        port map (
      I0 => \^q\(2),
      I1 => \^q\(1),
      I2 => \^q\(34),
      I3 => \^q\(35),
      I4 => \^q\(0),
      O => \m_payload_i_reg[2]_0\
    );
\si_be[6]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FC80FC88"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^q\(2),
      I2 => \^q\(34),
      I3 => \^q\(35),
      I4 => \^q\(0),
      O => \m_payload_i_reg[1]_1\
    );
\si_be[7]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FCE0FC00"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(34),
      I2 => \^q\(2),
      I3 => \^q\(35),
      I4 => \^q\(1),
      O => \m_payload_i_reg[0]_3\
    );
\si_ptr[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7444444444444444"
    )
        port map (
      I0 => \si_ptr_reg[0]_1\(0),
      I1 => \si_ptr_reg[0]_0\,
      I2 => s_axi_awlen_ii(3),
      I3 => \^q\(35),
      I4 => \^q\(34),
      I5 => sr_awaddr(6),
      O => \si_ptr_reg[0]\(0)
    );
\si_wrap_be_next[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEFFFFFFEEAAFFEF"
    )
        port map (
      I0 => \^q\(35),
      I1 => s_axi_awlen_ii(1),
      I2 => \^q\(1),
      I3 => \^q\(34),
      I4 => \^q\(2),
      I5 => s_axi_awlen_ii(2),
      O => f_si_wrap_be_return(0)
    );
\si_wrap_be_next[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FBAA"
    )
        port map (
      I0 => \^q\(35),
      I1 => \^q\(2),
      I2 => s_axi_awlen_ii(1),
      I3 => \^q\(34),
      O => f_si_wrap_be_return(1)
    );
\si_wrap_be_next[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAFFFFAAAA3000"
    )
        port map (
      I0 => \si_wrap_be_next_reg[2]_0\(0),
      I1 => \si_wrap_be_next[2]_i_2_n_0\,
      I2 => \^q\(1),
      I3 => \si_wrap_be_next[2]_i_3_n_0\,
      I4 => \si_ptr_reg[0]_0\,
      I5 => \^q\(35),
      O => \si_wrap_be_next_reg[2]\
    );
\si_wrap_be_next[2]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \^q\(2),
      I1 => \^q\(34),
      O => \si_wrap_be_next[2]_i_2_n_0\
    );
\si_wrap_be_next[2]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => s_axi_awlen_ii(1),
      I1 => s_axi_awlen_ii(2),
      O => \si_wrap_be_next[2]_i_3_n_0\
    );
\si_wrap_be_next[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF003345FF000000"
    )
        port map (
      I0 => s_axi_awlen_ii(2),
      I1 => s_axi_awlen_ii(1),
      I2 => \^q\(1),
      I3 => \^q\(34),
      I4 => \^q\(35),
      I5 => \^q\(2),
      O => f_si_wrap_be_return(2)
    );
\si_wrap_be_next[5]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AA08"
    )
        port map (
      I0 => \^q\(34),
      I1 => \^q\(2),
      I2 => s_axi_awlen_ii(1),
      I3 => \^q\(35),
      O => f_si_wrap_be_return(3)
    );
\si_wrap_be_next[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F000F000F000F008"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^q\(2),
      I2 => \^q\(34),
      I3 => \^q\(35),
      I4 => s_axi_awlen_ii(1),
      I5 => s_axi_awlen_ii(2),
      O => f_si_wrap_be_return(4)
    );
\si_wrap_be_next[7]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^q\(35),
      I1 => \^q\(34),
      O => f_si_wrap_be_return(5)
    );
\si_wrap_cnt[0]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0350F350035FF35F"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^q\(2),
      I2 => \^q\(34),
      I3 => \^q\(35),
      I4 => \^q\(3),
      I5 => \^q\(0),
      O => \m_payload_i_reg[1]_0\
    );
\si_wrap_cnt[1]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A2AA0000"
    )
        port map (
      I0 => \si_wrap_cnt[1]_i_3_n_0\,
      I1 => \^q\(35),
      I2 => \^q\(34),
      I3 => \^q\(3),
      I4 => s_axi_awlen_ii(1),
      O => \m_payload_i_reg[36]_1\
    );
\si_wrap_cnt[1]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"5F305F3F"
    )
        port map (
      I0 => \^q\(4),
      I1 => \^q\(2),
      I2 => \^q\(34),
      I3 => \^q\(35),
      I4 => \^q\(1),
      O => \si_wrap_cnt[1]_i_3_n_0\
    );
\si_wrap_cnt[2]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000F700"
    )
        port map (
      I0 => \^q\(4),
      I1 => \^q\(35),
      I2 => \^q\(34),
      I3 => s_axi_awlen_ii(2),
      I4 => \si_wrap_cnt[2]_i_3_n_0\,
      O => \m_payload_i_reg[4]_0\
    );
\si_wrap_cnt[2]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0CA00CA"
    )
        port map (
      I0 => \^q\(2),
      I1 => \^q\(3),
      I2 => \^q\(34),
      I3 => \^q\(35),
      I4 => \^q\(5),
      O => \si_wrap_cnt[2]_i_3_n_0\
    );
\si_wrap_cnt[3]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000F700"
    )
        port map (
      I0 => \^q\(5),
      I1 => \^q\(35),
      I2 => \^q\(34),
      I3 => s_axi_awlen_ii(3),
      I4 => \si_wrap_cnt[3]_i_4_n_0\,
      O => \m_payload_i_reg[5]_1\
    );
\si_wrap_cnt[3]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8F8C8380"
    )
        port map (
      I0 => sr_awaddr(6),
      I1 => \^q\(34),
      I2 => \^q\(35),
      I3 => \^q\(3),
      I4 => \^q\(4),
      O => \si_wrap_cnt[3]_i_4_n_0\
    );
\si_wrap_word_next[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0888"
    )
        port map (
      I0 => \si_wrap_word_next[0]_i_2_n_0\,
      I1 => \^q\(3),
      I2 => s_axi_awlen_ii(3),
      I3 => \^q\(36),
      O => \m_payload_i_reg[5]_2\(0)
    );
\si_wrap_word_next[0]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF0350035F"
    )
        port map (
      I0 => s_axi_awlen_ii(1),
      I1 => s_axi_awlen_ii(2),
      I2 => \^q\(35),
      I3 => \^q\(34),
      I4 => s_axi_awlen_ii(3),
      I5 => \^q\(36),
      O => \si_wrap_word_next[0]_i_2_n_0\
    );
\si_wrap_word_next[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8A888AAA8AAA8AAA"
    )
        port map (
      I0 => \^q\(4),
      I1 => \^q\(36),
      I2 => \si_wrap_word_next[1]_i_2_n_0\,
      I3 => \^q\(34),
      I4 => \^q\(35),
      I5 => s_axi_awlen_ii(2),
      O => \m_payload_i_reg[5]_2\(1)
    );
\si_wrap_word_next[1]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_awlen_ii(1),
      I1 => \^q\(35),
      I2 => s_axi_awlen_ii(3),
      O => \si_wrap_word_next[1]_i_2_n_0\
    );
\si_wrap_word_next[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAA222AAA2A"
    )
        port map (
      I0 => \^q\(5),
      I1 => \^q\(35),
      I2 => s_axi_awlen_ii(3),
      I3 => \^q\(34),
      I4 => s_axi_awlen_ii(2),
      I5 => \^q\(36),
      O => \m_payload_i_reg[5]_2\(2)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_auto_us_df_1_xpm_cdc_async_rst is
  port (
    src_arst : in STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_arst : out STD_LOGIC
  );
  attribute DEF_VAL : string;
  attribute DEF_VAL of design_1_auto_us_df_1_xpm_cdc_async_rst : entity is "1'b0";
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of design_1_auto_us_df_1_xpm_cdc_async_rst : entity is 2;
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of design_1_auto_us_df_1_xpm_cdc_async_rst : entity is 0;
  attribute INV_DEF_VAL : string;
  attribute INV_DEF_VAL of design_1_auto_us_df_1_xpm_cdc_async_rst : entity is "1'b1";
  attribute RST_ACTIVE_HIGH : integer;
  attribute RST_ACTIVE_HIGH of design_1_auto_us_df_1_xpm_cdc_async_rst : entity is 1;
  attribute VERSION : integer;
  attribute VERSION of design_1_auto_us_df_1_xpm_cdc_async_rst : entity is 0;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of design_1_auto_us_df_1_xpm_cdc_async_rst : entity is "TRUE";
  attribute xpm_cdc : string;
  attribute xpm_cdc of design_1_auto_us_df_1_xpm_cdc_async_rst : entity is "ASYNC_RST";
end design_1_auto_us_df_1_xpm_cdc_async_rst;

architecture STRUCTURE of design_1_auto_us_df_1_xpm_cdc_async_rst is
  signal arststages_ff : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of arststages_ff : signal is "true";
  attribute async_reg : string;
  attribute async_reg of arststages_ff : signal is "true";
  attribute xpm_cdc of arststages_ff : signal is "ASYNC_RST";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \arststages_ff_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \arststages_ff_reg[0]\ : label is "true";
  attribute XPM_CDC of \arststages_ff_reg[0]\ : label is "ASYNC_RST";
  attribute ASYNC_REG_boolean of \arststages_ff_reg[1]\ : label is std.standard.true;
  attribute KEEP of \arststages_ff_reg[1]\ : label is "true";
  attribute XPM_CDC of \arststages_ff_reg[1]\ : label is "ASYNC_RST";
begin
  dest_arst <= arststages_ff(1);
\arststages_ff_reg[0]\: unisim.vcomponents.FDPE
    generic map(
      INIT => '0'
    )
        port map (
      C => dest_clk,
      CE => '1',
      D => '0',
      PRE => src_arst,
      Q => arststages_ff(0)
    );
\arststages_ff_reg[1]\: unisim.vcomponents.FDPE
    generic map(
      INIT => '0'
    )
        port map (
      C => dest_clk,
      CE => '1',
      D => arststages_ff(0),
      PRE => src_arst,
      Q => arststages_ff(1)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_auto_us_df_1_xpm_cdc_single is
  port (
    src_clk : in STD_LOGIC;
    src_in : in STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_out : out STD_LOGIC
  );
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of design_1_auto_us_df_1_xpm_cdc_single : entity is 4;
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of design_1_auto_us_df_1_xpm_cdc_single : entity is 0;
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of design_1_auto_us_df_1_xpm_cdc_single : entity is 0;
  attribute SRC_INPUT_REG : integer;
  attribute SRC_INPUT_REG of design_1_auto_us_df_1_xpm_cdc_single : entity is 1;
  attribute VERSION : integer;
  attribute VERSION of design_1_auto_us_df_1_xpm_cdc_single : entity is 0;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of design_1_auto_us_df_1_xpm_cdc_single : entity is "TRUE";
  attribute xpm_cdc : string;
  attribute xpm_cdc of design_1_auto_us_df_1_xpm_cdc_single : entity is "SINGLE";
end design_1_auto_us_df_1_xpm_cdc_single;

architecture STRUCTURE of design_1_auto_us_df_1_xpm_cdc_single is
  signal p_0_in : STD_LOGIC_VECTOR ( 0 to 0 );
  signal syncstages_ff : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of syncstages_ff : signal is "true";
  attribute async_reg : string;
  attribute async_reg of syncstages_ff : signal is "true";
  attribute xpm_cdc of syncstages_ff : signal is "SINGLE";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \syncstages_ff_reg[0]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[0]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[1]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[1]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[2]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[2]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[2]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[3]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[3]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[3]\ : label is "SINGLE";
begin
  dest_out <= syncstages_ff(3);
src_ff_reg: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => src_in,
      Q => p_0_in(0),
      R => '0'
    );
\syncstages_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => p_0_in(0),
      Q => syncstages_ff(0),
      R => '0'
    );
\syncstages_ff_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(0),
      Q => syncstages_ff(1),
      R => '0'
    );
\syncstages_ff_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(1),
      Q => syncstages_ff(2),
      R => '0'
    );
\syncstages_ff_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(2),
      Q => syncstages_ff(3),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_auto_us_df_1_blk_mem_gen_prim_wrapper is
  port (
    doutb : out STD_LOGIC_VECTOR ( 71 downto 0 );
    clkb : in STD_LOGIC;
    enb : in STD_LOGIC;
    ena : in STD_LOGIC;
    addrb : in STD_LOGIC_VECTOR ( 8 downto 0 );
    addra : in STD_LOGIC_VECTOR ( 8 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 71 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 7 downto 0 )
  );
end design_1_auto_us_df_1_blk_mem_gen_prim_wrapper;

architecture STRUCTURE of design_1_auto_us_df_1_blk_mem_gen_prim_wrapper is
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram\ : label is "PRIMITIVE";
begin
\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 1,
      DOB_REG => 1,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_40 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_41 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_42 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_43 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_44 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_45 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_46 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_47 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_48 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_49 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_50 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_51 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_52 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_53 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_54 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_55 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_56 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_57 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_58 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_59 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_60 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_61 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_62 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_63 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_64 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_65 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_66 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_67 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_68 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_69 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_70 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_71 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_72 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_73 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_74 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_75 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_76 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_77 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_78 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_79 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "SDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 72,
      READ_WIDTH_B => 0,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "GENERATE_X_ONLY",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 0,
      WRITE_WIDTH_B => 72
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 6) => addrb(8 downto 0),
      ADDRARDADDR(5 downto 0) => B"111111",
      ADDRBWRADDR(15) => '1',
      ADDRBWRADDR(14 downto 6) => addra(8 downto 0),
      ADDRBWRADDR(5 downto 0) => B"111111",
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => clkb,
      CLKBWRCLK => clkb,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_DBITERR_UNCONNECTED\,
      DIADI(31 downto 24) => dina(34 downto 27),
      DIADI(23 downto 16) => dina(25 downto 18),
      DIADI(15 downto 8) => dina(16 downto 9),
      DIADI(7 downto 0) => dina(7 downto 0),
      DIBDI(31 downto 24) => dina(70 downto 63),
      DIBDI(23 downto 16) => dina(61 downto 54),
      DIBDI(15 downto 8) => dina(52 downto 45),
      DIBDI(7 downto 0) => dina(43 downto 36),
      DIPADIP(3) => dina(35),
      DIPADIP(2) => dina(26),
      DIPADIP(1) => dina(17),
      DIPADIP(0) => dina(8),
      DIPBDIP(3) => dina(71),
      DIPBDIP(2) => dina(62),
      DIPBDIP(1) => dina(53),
      DIPBDIP(0) => dina(44),
      DOADO(31 downto 24) => doutb(34 downto 27),
      DOADO(23 downto 16) => doutb(25 downto 18),
      DOADO(15 downto 8) => doutb(16 downto 9),
      DOADO(7 downto 0) => doutb(7 downto 0),
      DOBDO(31 downto 24) => doutb(70 downto 63),
      DOBDO(23 downto 16) => doutb(61 downto 54),
      DOBDO(15 downto 8) => doutb(52 downto 45),
      DOBDO(7 downto 0) => doutb(43 downto 36),
      DOPADOP(3) => doutb(35),
      DOPADOP(2) => doutb(26),
      DOPADOP(1) => doutb(17),
      DOPADOP(0) => doutb(8),
      DOPBDOP(3) => doutb(71),
      DOPBDOP(2) => doutb(62),
      DOPBDOP(1) => doutb(53),
      DOPBDOP(0) => doutb(44),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => enb,
      ENBWREN => ena,
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => enb,
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_SBITERR_UNCONNECTED\,
      WEA(3 downto 0) => B"0000",
      WEBWE(7 downto 0) => wea(7 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_auto_us_df_1_blk_mem_gen_prim_wrapper__parameterized0\ is
  port (
    doutb : out STD_LOGIC_VECTOR ( 71 downto 0 );
    clkb : in STD_LOGIC;
    enb : in STD_LOGIC;
    ena : in STD_LOGIC;
    addrb : in STD_LOGIC_VECTOR ( 8 downto 0 );
    addra : in STD_LOGIC_VECTOR ( 8 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 71 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 7 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_auto_us_df_1_blk_mem_gen_prim_wrapper__parameterized0\ : entity is "blk_mem_gen_prim_wrapper";
end \design_1_auto_us_df_1_blk_mem_gen_prim_wrapper__parameterized0\;

architecture STRUCTURE of \design_1_auto_us_df_1_blk_mem_gen_prim_wrapper__parameterized0\ is
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram\ : label is "PRIMITIVE";
begin
\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 1,
      DOB_REG => 1,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_40 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_41 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_42 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_43 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_44 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_45 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_46 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_47 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_48 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_49 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_50 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_51 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_52 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_53 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_54 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_55 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_56 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_57 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_58 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_59 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_60 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_61 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_62 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_63 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_64 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_65 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_66 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_67 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_68 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_69 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_70 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_71 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_72 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_73 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_74 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_75 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_76 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_77 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_78 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_79 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "SDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 72,
      READ_WIDTH_B => 0,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "GENERATE_X_ONLY",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 0,
      WRITE_WIDTH_B => 72
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 6) => addrb(8 downto 0),
      ADDRARDADDR(5 downto 0) => B"111111",
      ADDRBWRADDR(15) => '1',
      ADDRBWRADDR(14 downto 6) => addra(8 downto 0),
      ADDRBWRADDR(5 downto 0) => B"111111",
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => clkb,
      CLKBWRCLK => clkb,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_DBITERR_UNCONNECTED\,
      DIADI(31 downto 24) => dina(34 downto 27),
      DIADI(23 downto 16) => dina(25 downto 18),
      DIADI(15 downto 8) => dina(16 downto 9),
      DIADI(7 downto 0) => dina(7 downto 0),
      DIBDI(31 downto 24) => dina(70 downto 63),
      DIBDI(23 downto 16) => dina(61 downto 54),
      DIBDI(15 downto 8) => dina(52 downto 45),
      DIBDI(7 downto 0) => dina(43 downto 36),
      DIPADIP(3) => dina(35),
      DIPADIP(2) => dina(26),
      DIPADIP(1) => dina(17),
      DIPADIP(0) => dina(8),
      DIPBDIP(3) => dina(71),
      DIPBDIP(2) => dina(62),
      DIPBDIP(1) => dina(53),
      DIPBDIP(0) => dina(44),
      DOADO(31 downto 24) => doutb(34 downto 27),
      DOADO(23 downto 16) => doutb(25 downto 18),
      DOADO(15 downto 8) => doutb(16 downto 9),
      DOADO(7 downto 0) => doutb(7 downto 0),
      DOBDO(31 downto 24) => doutb(70 downto 63),
      DOBDO(23 downto 16) => doutb(61 downto 54),
      DOBDO(15 downto 8) => doutb(52 downto 45),
      DOBDO(7 downto 0) => doutb(43 downto 36),
      DOPADOP(3) => doutb(35),
      DOPADOP(2) => doutb(26),
      DOPADOP(1) => doutb(17),
      DOPADOP(0) => doutb(8),
      DOPBDOP(3) => doutb(71),
      DOPBDOP(2) => doutb(62),
      DOPBDOP(1) => doutb(53),
      DOPBDOP(0) => doutb(44),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => enb,
      ENBWREN => ena,
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => enb,
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_SBITERR_UNCONNECTED\,
      WEA(3 downto 0) => B"0000",
      WEBWE(7 downto 0) => wea(7 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_auto_us_df_1_blk_mem_gen_prim_wrapper__parameterized1\ is
  port (
    doutb : out STD_LOGIC_VECTOR ( 71 downto 0 );
    clkb : in STD_LOGIC;
    enb : in STD_LOGIC;
    ena : in STD_LOGIC;
    addrb : in STD_LOGIC_VECTOR ( 8 downto 0 );
    addra : in STD_LOGIC_VECTOR ( 8 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 71 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 7 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_auto_us_df_1_blk_mem_gen_prim_wrapper__parameterized1\ : entity is "blk_mem_gen_prim_wrapper";
end \design_1_auto_us_df_1_blk_mem_gen_prim_wrapper__parameterized1\;

architecture STRUCTURE of \design_1_auto_us_df_1_blk_mem_gen_prim_wrapper__parameterized1\ is
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram\ : label is "PRIMITIVE";
begin
\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 1,
      DOB_REG => 1,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_40 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_41 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_42 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_43 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_44 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_45 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_46 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_47 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_48 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_49 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_50 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_51 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_52 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_53 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_54 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_55 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_56 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_57 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_58 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_59 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_60 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_61 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_62 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_63 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_64 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_65 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_66 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_67 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_68 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_69 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_70 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_71 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_72 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_73 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_74 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_75 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_76 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_77 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_78 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_79 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "SDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 72,
      READ_WIDTH_B => 0,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "GENERATE_X_ONLY",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 0,
      WRITE_WIDTH_B => 72
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 6) => addrb(8 downto 0),
      ADDRARDADDR(5 downto 0) => B"111111",
      ADDRBWRADDR(15) => '1',
      ADDRBWRADDR(14 downto 6) => addra(8 downto 0),
      ADDRBWRADDR(5 downto 0) => B"111111",
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => clkb,
      CLKBWRCLK => clkb,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_DBITERR_UNCONNECTED\,
      DIADI(31 downto 24) => dina(34 downto 27),
      DIADI(23 downto 16) => dina(25 downto 18),
      DIADI(15 downto 8) => dina(16 downto 9),
      DIADI(7 downto 0) => dina(7 downto 0),
      DIBDI(31 downto 24) => dina(70 downto 63),
      DIBDI(23 downto 16) => dina(61 downto 54),
      DIBDI(15 downto 8) => dina(52 downto 45),
      DIBDI(7 downto 0) => dina(43 downto 36),
      DIPADIP(3) => dina(35),
      DIPADIP(2) => dina(26),
      DIPADIP(1) => dina(17),
      DIPADIP(0) => dina(8),
      DIPBDIP(3) => dina(71),
      DIPBDIP(2) => dina(62),
      DIPBDIP(1) => dina(53),
      DIPBDIP(0) => dina(44),
      DOADO(31 downto 24) => doutb(34 downto 27),
      DOADO(23 downto 16) => doutb(25 downto 18),
      DOADO(15 downto 8) => doutb(16 downto 9),
      DOADO(7 downto 0) => doutb(7 downto 0),
      DOBDO(31 downto 24) => doutb(70 downto 63),
      DOBDO(23 downto 16) => doutb(61 downto 54),
      DOBDO(15 downto 8) => doutb(52 downto 45),
      DOBDO(7 downto 0) => doutb(43 downto 36),
      DOPADOP(3) => doutb(35),
      DOPADOP(2) => doutb(26),
      DOPADOP(1) => doutb(17),
      DOPADOP(0) => doutb(8),
      DOPBDOP(3) => doutb(71),
      DOPBDOP(2) => doutb(62),
      DOPBDOP(1) => doutb(53),
      DOPBDOP(0) => doutb(44),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => enb,
      ENBWREN => ena,
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => enb,
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_SBITERR_UNCONNECTED\,
      WEA(3 downto 0) => B"0000",
      WEBWE(7 downto 0) => wea(7 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_auto_us_df_1_blk_mem_gen_prim_wrapper__parameterized2\ is
  port (
    doutb : out STD_LOGIC_VECTOR ( 71 downto 0 );
    clkb : in STD_LOGIC;
    enb : in STD_LOGIC;
    ena : in STD_LOGIC;
    addrb : in STD_LOGIC_VECTOR ( 8 downto 0 );
    addra : in STD_LOGIC_VECTOR ( 8 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 71 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 7 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_auto_us_df_1_blk_mem_gen_prim_wrapper__parameterized2\ : entity is "blk_mem_gen_prim_wrapper";
end \design_1_auto_us_df_1_blk_mem_gen_prim_wrapper__parameterized2\;

architecture STRUCTURE of \design_1_auto_us_df_1_blk_mem_gen_prim_wrapper__parameterized2\ is
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram\ : label is "PRIMITIVE";
begin
\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 1,
      DOB_REG => 1,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_40 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_41 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_42 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_43 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_44 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_45 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_46 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_47 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_48 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_49 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_50 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_51 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_52 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_53 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_54 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_55 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_56 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_57 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_58 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_59 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_60 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_61 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_62 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_63 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_64 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_65 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_66 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_67 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_68 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_69 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_70 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_71 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_72 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_73 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_74 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_75 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_76 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_77 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_78 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_79 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "SDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 72,
      READ_WIDTH_B => 0,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "GENERATE_X_ONLY",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 0,
      WRITE_WIDTH_B => 72
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 6) => addrb(8 downto 0),
      ADDRARDADDR(5 downto 0) => B"111111",
      ADDRBWRADDR(15) => '1',
      ADDRBWRADDR(14 downto 6) => addra(8 downto 0),
      ADDRBWRADDR(5 downto 0) => B"111111",
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => clkb,
      CLKBWRCLK => clkb,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_DBITERR_UNCONNECTED\,
      DIADI(31 downto 24) => dina(34 downto 27),
      DIADI(23 downto 16) => dina(25 downto 18),
      DIADI(15 downto 8) => dina(16 downto 9),
      DIADI(7 downto 0) => dina(7 downto 0),
      DIBDI(31 downto 24) => dina(70 downto 63),
      DIBDI(23 downto 16) => dina(61 downto 54),
      DIBDI(15 downto 8) => dina(52 downto 45),
      DIBDI(7 downto 0) => dina(43 downto 36),
      DIPADIP(3) => dina(35),
      DIPADIP(2) => dina(26),
      DIPADIP(1) => dina(17),
      DIPADIP(0) => dina(8),
      DIPBDIP(3) => dina(71),
      DIPBDIP(2) => dina(62),
      DIPBDIP(1) => dina(53),
      DIPBDIP(0) => dina(44),
      DOADO(31 downto 24) => doutb(34 downto 27),
      DOADO(23 downto 16) => doutb(25 downto 18),
      DOADO(15 downto 8) => doutb(16 downto 9),
      DOADO(7 downto 0) => doutb(7 downto 0),
      DOBDO(31 downto 24) => doutb(70 downto 63),
      DOBDO(23 downto 16) => doutb(61 downto 54),
      DOBDO(15 downto 8) => doutb(52 downto 45),
      DOBDO(7 downto 0) => doutb(43 downto 36),
      DOPADOP(3) => doutb(35),
      DOPADOP(2) => doutb(26),
      DOPADOP(1) => doutb(17),
      DOPADOP(0) => doutb(8),
      DOPBDOP(3) => doutb(71),
      DOPBDOP(2) => doutb(62),
      DOPBDOP(1) => doutb(53),
      DOPBDOP(0) => doutb(44),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => enb,
      ENBWREN => ena,
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => enb,
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_SBITERR_UNCONNECTED\,
      WEA(3 downto 0) => B"0000",
      WEBWE(7 downto 0) => wea(7 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_auto_us_df_1_blk_mem_gen_prim_wrapper__parameterized3\ is
  port (
    doutb : out STD_LOGIC_VECTOR ( 71 downto 0 );
    clkb : in STD_LOGIC;
    enb : in STD_LOGIC;
    ena : in STD_LOGIC;
    addrb : in STD_LOGIC_VECTOR ( 8 downto 0 );
    addra : in STD_LOGIC_VECTOR ( 8 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 71 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 7 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_auto_us_df_1_blk_mem_gen_prim_wrapper__parameterized3\ : entity is "blk_mem_gen_prim_wrapper";
end \design_1_auto_us_df_1_blk_mem_gen_prim_wrapper__parameterized3\;

architecture STRUCTURE of \design_1_auto_us_df_1_blk_mem_gen_prim_wrapper__parameterized3\ is
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram\ : label is "PRIMITIVE";
begin
\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 1,
      DOB_REG => 1,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_40 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_41 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_42 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_43 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_44 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_45 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_46 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_47 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_48 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_49 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_50 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_51 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_52 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_53 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_54 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_55 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_56 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_57 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_58 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_59 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_60 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_61 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_62 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_63 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_64 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_65 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_66 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_67 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_68 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_69 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_70 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_71 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_72 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_73 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_74 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_75 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_76 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_77 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_78 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_79 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "SDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 72,
      READ_WIDTH_B => 0,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "GENERATE_X_ONLY",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 0,
      WRITE_WIDTH_B => 72
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 6) => addrb(8 downto 0),
      ADDRARDADDR(5 downto 0) => B"111111",
      ADDRBWRADDR(15) => '1',
      ADDRBWRADDR(14 downto 6) => addra(8 downto 0),
      ADDRBWRADDR(5 downto 0) => B"111111",
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => clkb,
      CLKBWRCLK => clkb,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_DBITERR_UNCONNECTED\,
      DIADI(31 downto 24) => dina(34 downto 27),
      DIADI(23 downto 16) => dina(25 downto 18),
      DIADI(15 downto 8) => dina(16 downto 9),
      DIADI(7 downto 0) => dina(7 downto 0),
      DIBDI(31 downto 24) => dina(70 downto 63),
      DIBDI(23 downto 16) => dina(61 downto 54),
      DIBDI(15 downto 8) => dina(52 downto 45),
      DIBDI(7 downto 0) => dina(43 downto 36),
      DIPADIP(3) => dina(35),
      DIPADIP(2) => dina(26),
      DIPADIP(1) => dina(17),
      DIPADIP(0) => dina(8),
      DIPBDIP(3) => dina(71),
      DIPBDIP(2) => dina(62),
      DIPBDIP(1) => dina(53),
      DIPBDIP(0) => dina(44),
      DOADO(31 downto 24) => doutb(34 downto 27),
      DOADO(23 downto 16) => doutb(25 downto 18),
      DOADO(15 downto 8) => doutb(16 downto 9),
      DOADO(7 downto 0) => doutb(7 downto 0),
      DOBDO(31 downto 24) => doutb(70 downto 63),
      DOBDO(23 downto 16) => doutb(61 downto 54),
      DOBDO(15 downto 8) => doutb(52 downto 45),
      DOBDO(7 downto 0) => doutb(43 downto 36),
      DOPADOP(3) => doutb(35),
      DOPADOP(2) => doutb(26),
      DOPADOP(1) => doutb(17),
      DOPADOP(0) => doutb(8),
      DOPBDOP(3) => doutb(71),
      DOPBDOP(2) => doutb(62),
      DOPBDOP(1) => doutb(53),
      DOPBDOP(0) => doutb(44),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => enb,
      ENBWREN => ena,
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => enb,
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_SBITERR_UNCONNECTED\,
      WEA(3 downto 0) => B"0000",
      WEBWE(7 downto 0) => wea(7 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_auto_us_df_1_blk_mem_gen_prim_wrapper__parameterized4\ is
  port (
    doutb : out STD_LOGIC_VECTOR ( 71 downto 0 );
    clkb : in STD_LOGIC;
    enb : in STD_LOGIC;
    ena : in STD_LOGIC;
    addrb : in STD_LOGIC_VECTOR ( 8 downto 0 );
    addra : in STD_LOGIC_VECTOR ( 8 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 71 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 7 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_auto_us_df_1_blk_mem_gen_prim_wrapper__parameterized4\ : entity is "blk_mem_gen_prim_wrapper";
end \design_1_auto_us_df_1_blk_mem_gen_prim_wrapper__parameterized4\;

architecture STRUCTURE of \design_1_auto_us_df_1_blk_mem_gen_prim_wrapper__parameterized4\ is
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram\ : label is "PRIMITIVE";
begin
\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 1,
      DOB_REG => 1,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_40 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_41 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_42 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_43 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_44 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_45 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_46 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_47 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_48 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_49 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_50 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_51 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_52 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_53 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_54 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_55 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_56 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_57 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_58 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_59 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_60 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_61 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_62 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_63 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_64 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_65 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_66 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_67 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_68 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_69 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_70 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_71 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_72 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_73 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_74 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_75 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_76 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_77 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_78 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_79 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "SDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 72,
      READ_WIDTH_B => 0,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "GENERATE_X_ONLY",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 0,
      WRITE_WIDTH_B => 72
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 6) => addrb(8 downto 0),
      ADDRARDADDR(5 downto 0) => B"111111",
      ADDRBWRADDR(15) => '1',
      ADDRBWRADDR(14 downto 6) => addra(8 downto 0),
      ADDRBWRADDR(5 downto 0) => B"111111",
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => clkb,
      CLKBWRCLK => clkb,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_DBITERR_UNCONNECTED\,
      DIADI(31 downto 24) => dina(34 downto 27),
      DIADI(23 downto 16) => dina(25 downto 18),
      DIADI(15 downto 8) => dina(16 downto 9),
      DIADI(7 downto 0) => dina(7 downto 0),
      DIBDI(31 downto 24) => dina(70 downto 63),
      DIBDI(23 downto 16) => dina(61 downto 54),
      DIBDI(15 downto 8) => dina(52 downto 45),
      DIBDI(7 downto 0) => dina(43 downto 36),
      DIPADIP(3) => dina(35),
      DIPADIP(2) => dina(26),
      DIPADIP(1) => dina(17),
      DIPADIP(0) => dina(8),
      DIPBDIP(3) => dina(71),
      DIPBDIP(2) => dina(62),
      DIPBDIP(1) => dina(53),
      DIPBDIP(0) => dina(44),
      DOADO(31 downto 24) => doutb(34 downto 27),
      DOADO(23 downto 16) => doutb(25 downto 18),
      DOADO(15 downto 8) => doutb(16 downto 9),
      DOADO(7 downto 0) => doutb(7 downto 0),
      DOBDO(31 downto 24) => doutb(70 downto 63),
      DOBDO(23 downto 16) => doutb(61 downto 54),
      DOBDO(15 downto 8) => doutb(52 downto 45),
      DOBDO(7 downto 0) => doutb(43 downto 36),
      DOPADOP(3) => doutb(35),
      DOPADOP(2) => doutb(26),
      DOPADOP(1) => doutb(17),
      DOPADOP(0) => doutb(8),
      DOPBDOP(3) => doutb(71),
      DOPBDOP(2) => doutb(62),
      DOPBDOP(1) => doutb(53),
      DOPBDOP(0) => doutb(44),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => enb,
      ENBWREN => ena,
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => enb,
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_SBITERR_UNCONNECTED\,
      WEA(3 downto 0) => B"0000",
      WEBWE(7 downto 0) => wea(7 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_auto_us_df_1_blk_mem_gen_prim_wrapper__parameterized5\ is
  port (
    doutb : out STD_LOGIC_VECTOR ( 71 downto 0 );
    clkb : in STD_LOGIC;
    enb : in STD_LOGIC;
    ena : in STD_LOGIC;
    addrb : in STD_LOGIC_VECTOR ( 8 downto 0 );
    addra : in STD_LOGIC_VECTOR ( 8 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 71 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 7 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_auto_us_df_1_blk_mem_gen_prim_wrapper__parameterized5\ : entity is "blk_mem_gen_prim_wrapper";
end \design_1_auto_us_df_1_blk_mem_gen_prim_wrapper__parameterized5\;

architecture STRUCTURE of \design_1_auto_us_df_1_blk_mem_gen_prim_wrapper__parameterized5\ is
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram\ : label is "PRIMITIVE";
begin
\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 1,
      DOB_REG => 1,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_40 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_41 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_42 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_43 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_44 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_45 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_46 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_47 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_48 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_49 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_50 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_51 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_52 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_53 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_54 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_55 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_56 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_57 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_58 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_59 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_60 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_61 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_62 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_63 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_64 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_65 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_66 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_67 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_68 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_69 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_70 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_71 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_72 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_73 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_74 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_75 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_76 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_77 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_78 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_79 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "SDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 72,
      READ_WIDTH_B => 0,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "GENERATE_X_ONLY",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 0,
      WRITE_WIDTH_B => 72
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 6) => addrb(8 downto 0),
      ADDRARDADDR(5 downto 0) => B"111111",
      ADDRBWRADDR(15) => '1',
      ADDRBWRADDR(14 downto 6) => addra(8 downto 0),
      ADDRBWRADDR(5 downto 0) => B"111111",
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => clkb,
      CLKBWRCLK => clkb,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_DBITERR_UNCONNECTED\,
      DIADI(31 downto 24) => dina(34 downto 27),
      DIADI(23 downto 16) => dina(25 downto 18),
      DIADI(15 downto 8) => dina(16 downto 9),
      DIADI(7 downto 0) => dina(7 downto 0),
      DIBDI(31 downto 24) => dina(70 downto 63),
      DIBDI(23 downto 16) => dina(61 downto 54),
      DIBDI(15 downto 8) => dina(52 downto 45),
      DIBDI(7 downto 0) => dina(43 downto 36),
      DIPADIP(3) => dina(35),
      DIPADIP(2) => dina(26),
      DIPADIP(1) => dina(17),
      DIPADIP(0) => dina(8),
      DIPBDIP(3) => dina(71),
      DIPBDIP(2) => dina(62),
      DIPBDIP(1) => dina(53),
      DIPBDIP(0) => dina(44),
      DOADO(31 downto 24) => doutb(34 downto 27),
      DOADO(23 downto 16) => doutb(25 downto 18),
      DOADO(15 downto 8) => doutb(16 downto 9),
      DOADO(7 downto 0) => doutb(7 downto 0),
      DOBDO(31 downto 24) => doutb(70 downto 63),
      DOBDO(23 downto 16) => doutb(61 downto 54),
      DOBDO(15 downto 8) => doutb(52 downto 45),
      DOBDO(7 downto 0) => doutb(43 downto 36),
      DOPADOP(3) => doutb(35),
      DOPADOP(2) => doutb(26),
      DOPADOP(1) => doutb(17),
      DOPADOP(0) => doutb(8),
      DOPBDOP(3) => doutb(71),
      DOPBDOP(2) => doutb(62),
      DOPBDOP(1) => doutb(53),
      DOPBDOP(0) => doutb(44),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => enb,
      ENBWREN => ena,
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => enb,
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_SBITERR_UNCONNECTED\,
      WEA(3 downto 0) => B"0000",
      WEBWE(7 downto 0) => wea(7 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_auto_us_df_1_blk_mem_gen_prim_wrapper__parameterized6\ is
  port (
    doutb : out STD_LOGIC_VECTOR ( 71 downto 0 );
    clkb : in STD_LOGIC;
    enb : in STD_LOGIC;
    ena : in STD_LOGIC;
    addrb : in STD_LOGIC_VECTOR ( 8 downto 0 );
    addra : in STD_LOGIC_VECTOR ( 8 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 71 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 7 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_auto_us_df_1_blk_mem_gen_prim_wrapper__parameterized6\ : entity is "blk_mem_gen_prim_wrapper";
end \design_1_auto_us_df_1_blk_mem_gen_prim_wrapper__parameterized6\;

architecture STRUCTURE of \design_1_auto_us_df_1_blk_mem_gen_prim_wrapper__parameterized6\ is
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram\ : label is "PRIMITIVE";
begin
\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 1,
      DOB_REG => 1,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_40 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_41 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_42 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_43 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_44 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_45 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_46 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_47 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_48 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_49 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_50 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_51 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_52 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_53 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_54 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_55 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_56 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_57 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_58 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_59 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_60 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_61 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_62 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_63 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_64 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_65 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_66 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_67 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_68 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_69 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_70 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_71 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_72 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_73 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_74 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_75 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_76 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_77 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_78 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_79 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "SDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 72,
      READ_WIDTH_B => 0,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "GENERATE_X_ONLY",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 0,
      WRITE_WIDTH_B => 72
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 6) => addrb(8 downto 0),
      ADDRARDADDR(5 downto 0) => B"111111",
      ADDRBWRADDR(15) => '1',
      ADDRBWRADDR(14 downto 6) => addra(8 downto 0),
      ADDRBWRADDR(5 downto 0) => B"111111",
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => clkb,
      CLKBWRCLK => clkb,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_DBITERR_UNCONNECTED\,
      DIADI(31 downto 24) => dina(34 downto 27),
      DIADI(23 downto 16) => dina(25 downto 18),
      DIADI(15 downto 8) => dina(16 downto 9),
      DIADI(7 downto 0) => dina(7 downto 0),
      DIBDI(31 downto 24) => dina(70 downto 63),
      DIBDI(23 downto 16) => dina(61 downto 54),
      DIBDI(15 downto 8) => dina(52 downto 45),
      DIBDI(7 downto 0) => dina(43 downto 36),
      DIPADIP(3) => dina(35),
      DIPADIP(2) => dina(26),
      DIPADIP(1) => dina(17),
      DIPADIP(0) => dina(8),
      DIPBDIP(3) => dina(71),
      DIPBDIP(2) => dina(62),
      DIPBDIP(1) => dina(53),
      DIPBDIP(0) => dina(44),
      DOADO(31 downto 24) => doutb(34 downto 27),
      DOADO(23 downto 16) => doutb(25 downto 18),
      DOADO(15 downto 8) => doutb(16 downto 9),
      DOADO(7 downto 0) => doutb(7 downto 0),
      DOBDO(31 downto 24) => doutb(70 downto 63),
      DOBDO(23 downto 16) => doutb(61 downto 54),
      DOBDO(15 downto 8) => doutb(52 downto 45),
      DOBDO(7 downto 0) => doutb(43 downto 36),
      DOPADOP(3) => doutb(35),
      DOPADOP(2) => doutb(26),
      DOPADOP(1) => doutb(17),
      DOPADOP(0) => doutb(8),
      DOPBDOP(3) => doutb(71),
      DOPBDOP(2) => doutb(62),
      DOPBDOP(1) => doutb(53),
      DOPBDOP(0) => doutb(44),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => enb,
      ENBWREN => ena,
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => enb,
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_SBITERR_UNCONNECTED\,
      WEA(3 downto 0) => B"0000",
      WEBWE(7 downto 0) => wea(7 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_auto_us_df_1_dmem is
  port (
    dout_i : out STD_LOGIC_VECTOR ( 66 downto 0 );
    s_aclk : in STD_LOGIC;
    \goreg_dm.dout_i_reg[1]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    DI : in STD_LOGIC_VECTOR ( 66 downto 0 );
    \goreg_dm.dout_i_reg[1]_0\ : in STD_LOGIC_VECTOR ( 4 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 4 downto 0 )
  );
end design_1_auto_us_df_1_dmem;

architecture STRUCTURE of design_1_auto_us_df_1_dmem is
  signal NLW_RAM_reg_0_31_0_5_DOD_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_RAM_reg_0_31_12_17_DOD_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_RAM_reg_0_31_18_23_DOD_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_RAM_reg_0_31_24_29_DOD_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_RAM_reg_0_31_30_35_DOD_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_RAM_reg_0_31_36_41_DOD_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_RAM_reg_0_31_42_47_DOD_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_RAM_reg_0_31_48_53_DOD_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_RAM_reg_0_31_54_59_DOD_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_RAM_reg_0_31_60_65_DOD_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_RAM_reg_0_31_66_66_DOA_UNCONNECTED : STD_LOGIC_VECTOR ( 1 to 1 );
  signal NLW_RAM_reg_0_31_66_66_DOB_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_RAM_reg_0_31_66_66_DOC_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_RAM_reg_0_31_66_66_DOD_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_RAM_reg_0_31_6_11_DOD_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_0_31_0_5 : label is "";
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of RAM_reg_0_31_0_5 : label is 2144;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of RAM_reg_0_31_0_5 : label is "inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM";
  attribute ram_addr_begin : integer;
  attribute ram_addr_begin of RAM_reg_0_31_0_5 : label is 0;
  attribute ram_addr_end : integer;
  attribute ram_addr_end of RAM_reg_0_31_0_5 : label is 31;
  attribute ram_offset : integer;
  attribute ram_offset of RAM_reg_0_31_0_5 : label is 0;
  attribute ram_slice_begin : integer;
  attribute ram_slice_begin of RAM_reg_0_31_0_5 : label is 0;
  attribute ram_slice_end : integer;
  attribute ram_slice_end of RAM_reg_0_31_0_5 : label is 5;
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_0_31_12_17 : label is "";
  attribute RTL_RAM_BITS of RAM_reg_0_31_12_17 : label is 2144;
  attribute RTL_RAM_NAME of RAM_reg_0_31_12_17 : label is "inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM";
  attribute ram_addr_begin of RAM_reg_0_31_12_17 : label is 0;
  attribute ram_addr_end of RAM_reg_0_31_12_17 : label is 31;
  attribute ram_offset of RAM_reg_0_31_12_17 : label is 0;
  attribute ram_slice_begin of RAM_reg_0_31_12_17 : label is 12;
  attribute ram_slice_end of RAM_reg_0_31_12_17 : label is 17;
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_0_31_18_23 : label is "";
  attribute RTL_RAM_BITS of RAM_reg_0_31_18_23 : label is 2144;
  attribute RTL_RAM_NAME of RAM_reg_0_31_18_23 : label is "inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM";
  attribute ram_addr_begin of RAM_reg_0_31_18_23 : label is 0;
  attribute ram_addr_end of RAM_reg_0_31_18_23 : label is 31;
  attribute ram_offset of RAM_reg_0_31_18_23 : label is 0;
  attribute ram_slice_begin of RAM_reg_0_31_18_23 : label is 18;
  attribute ram_slice_end of RAM_reg_0_31_18_23 : label is 23;
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_0_31_24_29 : label is "";
  attribute RTL_RAM_BITS of RAM_reg_0_31_24_29 : label is 2144;
  attribute RTL_RAM_NAME of RAM_reg_0_31_24_29 : label is "inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM";
  attribute ram_addr_begin of RAM_reg_0_31_24_29 : label is 0;
  attribute ram_addr_end of RAM_reg_0_31_24_29 : label is 31;
  attribute ram_offset of RAM_reg_0_31_24_29 : label is 0;
  attribute ram_slice_begin of RAM_reg_0_31_24_29 : label is 24;
  attribute ram_slice_end of RAM_reg_0_31_24_29 : label is 29;
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_0_31_30_35 : label is "";
  attribute RTL_RAM_BITS of RAM_reg_0_31_30_35 : label is 2144;
  attribute RTL_RAM_NAME of RAM_reg_0_31_30_35 : label is "inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM";
  attribute ram_addr_begin of RAM_reg_0_31_30_35 : label is 0;
  attribute ram_addr_end of RAM_reg_0_31_30_35 : label is 31;
  attribute ram_offset of RAM_reg_0_31_30_35 : label is 0;
  attribute ram_slice_begin of RAM_reg_0_31_30_35 : label is 30;
  attribute ram_slice_end of RAM_reg_0_31_30_35 : label is 35;
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_0_31_36_41 : label is "";
  attribute RTL_RAM_BITS of RAM_reg_0_31_36_41 : label is 2144;
  attribute RTL_RAM_NAME of RAM_reg_0_31_36_41 : label is "inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM";
  attribute ram_addr_begin of RAM_reg_0_31_36_41 : label is 0;
  attribute ram_addr_end of RAM_reg_0_31_36_41 : label is 31;
  attribute ram_offset of RAM_reg_0_31_36_41 : label is 0;
  attribute ram_slice_begin of RAM_reg_0_31_36_41 : label is 36;
  attribute ram_slice_end of RAM_reg_0_31_36_41 : label is 41;
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_0_31_42_47 : label is "";
  attribute RTL_RAM_BITS of RAM_reg_0_31_42_47 : label is 2144;
  attribute RTL_RAM_NAME of RAM_reg_0_31_42_47 : label is "inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM";
  attribute ram_addr_begin of RAM_reg_0_31_42_47 : label is 0;
  attribute ram_addr_end of RAM_reg_0_31_42_47 : label is 31;
  attribute ram_offset of RAM_reg_0_31_42_47 : label is 0;
  attribute ram_slice_begin of RAM_reg_0_31_42_47 : label is 42;
  attribute ram_slice_end of RAM_reg_0_31_42_47 : label is 47;
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_0_31_48_53 : label is "";
  attribute RTL_RAM_BITS of RAM_reg_0_31_48_53 : label is 2144;
  attribute RTL_RAM_NAME of RAM_reg_0_31_48_53 : label is "inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM";
  attribute ram_addr_begin of RAM_reg_0_31_48_53 : label is 0;
  attribute ram_addr_end of RAM_reg_0_31_48_53 : label is 31;
  attribute ram_offset of RAM_reg_0_31_48_53 : label is 0;
  attribute ram_slice_begin of RAM_reg_0_31_48_53 : label is 48;
  attribute ram_slice_end of RAM_reg_0_31_48_53 : label is 53;
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_0_31_54_59 : label is "";
  attribute RTL_RAM_BITS of RAM_reg_0_31_54_59 : label is 2144;
  attribute RTL_RAM_NAME of RAM_reg_0_31_54_59 : label is "inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM";
  attribute ram_addr_begin of RAM_reg_0_31_54_59 : label is 0;
  attribute ram_addr_end of RAM_reg_0_31_54_59 : label is 31;
  attribute ram_offset of RAM_reg_0_31_54_59 : label is 0;
  attribute ram_slice_begin of RAM_reg_0_31_54_59 : label is 54;
  attribute ram_slice_end of RAM_reg_0_31_54_59 : label is 59;
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_0_31_60_65 : label is "";
  attribute RTL_RAM_BITS of RAM_reg_0_31_60_65 : label is 2144;
  attribute RTL_RAM_NAME of RAM_reg_0_31_60_65 : label is "inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM";
  attribute ram_addr_begin of RAM_reg_0_31_60_65 : label is 0;
  attribute ram_addr_end of RAM_reg_0_31_60_65 : label is 31;
  attribute ram_offset of RAM_reg_0_31_60_65 : label is 0;
  attribute ram_slice_begin of RAM_reg_0_31_60_65 : label is 60;
  attribute ram_slice_end of RAM_reg_0_31_60_65 : label is 65;
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_0_31_66_66 : label is "";
  attribute RTL_RAM_BITS of RAM_reg_0_31_66_66 : label is 2144;
  attribute RTL_RAM_NAME of RAM_reg_0_31_66_66 : label is "inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM";
  attribute ram_addr_begin of RAM_reg_0_31_66_66 : label is 0;
  attribute ram_addr_end of RAM_reg_0_31_66_66 : label is 31;
  attribute ram_offset of RAM_reg_0_31_66_66 : label is 0;
  attribute ram_slice_begin of RAM_reg_0_31_66_66 : label is 66;
  attribute ram_slice_end of RAM_reg_0_31_66_66 : label is 66;
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_0_31_6_11 : label is "";
  attribute RTL_RAM_BITS of RAM_reg_0_31_6_11 : label is 2144;
  attribute RTL_RAM_NAME of RAM_reg_0_31_6_11 : label is "inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM";
  attribute ram_addr_begin of RAM_reg_0_31_6_11 : label is 0;
  attribute ram_addr_end of RAM_reg_0_31_6_11 : label is 31;
  attribute ram_offset of RAM_reg_0_31_6_11 : label is 0;
  attribute ram_slice_begin of RAM_reg_0_31_6_11 : label is 6;
  attribute ram_slice_end of RAM_reg_0_31_6_11 : label is 11;
begin
RAM_reg_0_31_0_5: unisim.vcomponents.RAM32M
     port map (
      ADDRA(4 downto 0) => \goreg_dm.dout_i_reg[1]_0\(4 downto 0),
      ADDRB(4 downto 0) => \goreg_dm.dout_i_reg[1]_0\(4 downto 0),
      ADDRC(4 downto 0) => \goreg_dm.dout_i_reg[1]_0\(4 downto 0),
      ADDRD(4 downto 0) => Q(4 downto 0),
      DIA(1 downto 0) => DI(1 downto 0),
      DIB(1 downto 0) => DI(3 downto 2),
      DIC(1 downto 0) => DI(5 downto 4),
      DID(1 downto 0) => B"00",
      DOA(1 downto 0) => dout_i(1 downto 0),
      DOB(1 downto 0) => dout_i(3 downto 2),
      DOC(1 downto 0) => dout_i(5 downto 4),
      DOD(1 downto 0) => NLW_RAM_reg_0_31_0_5_DOD_UNCONNECTED(1 downto 0),
      WCLK => s_aclk,
      WE => \goreg_dm.dout_i_reg[1]\(0)
    );
RAM_reg_0_31_12_17: unisim.vcomponents.RAM32M
     port map (
      ADDRA(4 downto 0) => \goreg_dm.dout_i_reg[1]_0\(4 downto 0),
      ADDRB(4 downto 0) => \goreg_dm.dout_i_reg[1]_0\(4 downto 0),
      ADDRC(4 downto 0) => \goreg_dm.dout_i_reg[1]_0\(4 downto 0),
      ADDRD(4 downto 0) => Q(4 downto 0),
      DIA(1 downto 0) => DI(13 downto 12),
      DIB(1 downto 0) => DI(15 downto 14),
      DIC(1 downto 0) => DI(17 downto 16),
      DID(1 downto 0) => B"00",
      DOA(1 downto 0) => dout_i(13 downto 12),
      DOB(1 downto 0) => dout_i(15 downto 14),
      DOC(1 downto 0) => dout_i(17 downto 16),
      DOD(1 downto 0) => NLW_RAM_reg_0_31_12_17_DOD_UNCONNECTED(1 downto 0),
      WCLK => s_aclk,
      WE => \goreg_dm.dout_i_reg[1]\(0)
    );
RAM_reg_0_31_18_23: unisim.vcomponents.RAM32M
     port map (
      ADDRA(4 downto 0) => \goreg_dm.dout_i_reg[1]_0\(4 downto 0),
      ADDRB(4 downto 0) => \goreg_dm.dout_i_reg[1]_0\(4 downto 0),
      ADDRC(4 downto 0) => \goreg_dm.dout_i_reg[1]_0\(4 downto 0),
      ADDRD(4 downto 0) => Q(4 downto 0),
      DIA(1 downto 0) => DI(19 downto 18),
      DIB(1 downto 0) => DI(21 downto 20),
      DIC(1 downto 0) => DI(23 downto 22),
      DID(1 downto 0) => B"00",
      DOA(1 downto 0) => dout_i(19 downto 18),
      DOB(1 downto 0) => dout_i(21 downto 20),
      DOC(1 downto 0) => dout_i(23 downto 22),
      DOD(1 downto 0) => NLW_RAM_reg_0_31_18_23_DOD_UNCONNECTED(1 downto 0),
      WCLK => s_aclk,
      WE => \goreg_dm.dout_i_reg[1]\(0)
    );
RAM_reg_0_31_24_29: unisim.vcomponents.RAM32M
     port map (
      ADDRA(4 downto 0) => \goreg_dm.dout_i_reg[1]_0\(4 downto 0),
      ADDRB(4 downto 0) => \goreg_dm.dout_i_reg[1]_0\(4 downto 0),
      ADDRC(4 downto 0) => \goreg_dm.dout_i_reg[1]_0\(4 downto 0),
      ADDRD(4 downto 0) => Q(4 downto 0),
      DIA(1 downto 0) => DI(25 downto 24),
      DIB(1 downto 0) => DI(27 downto 26),
      DIC(1 downto 0) => DI(29 downto 28),
      DID(1 downto 0) => B"00",
      DOA(1 downto 0) => dout_i(25 downto 24),
      DOB(1 downto 0) => dout_i(27 downto 26),
      DOC(1 downto 0) => dout_i(29 downto 28),
      DOD(1 downto 0) => NLW_RAM_reg_0_31_24_29_DOD_UNCONNECTED(1 downto 0),
      WCLK => s_aclk,
      WE => \goreg_dm.dout_i_reg[1]\(0)
    );
RAM_reg_0_31_30_35: unisim.vcomponents.RAM32M
     port map (
      ADDRA(4 downto 0) => \goreg_dm.dout_i_reg[1]_0\(4 downto 0),
      ADDRB(4 downto 0) => \goreg_dm.dout_i_reg[1]_0\(4 downto 0),
      ADDRC(4 downto 0) => \goreg_dm.dout_i_reg[1]_0\(4 downto 0),
      ADDRD(4 downto 0) => Q(4 downto 0),
      DIA(1 downto 0) => DI(31 downto 30),
      DIB(1 downto 0) => DI(33 downto 32),
      DIC(1 downto 0) => DI(35 downto 34),
      DID(1 downto 0) => B"00",
      DOA(1 downto 0) => dout_i(31 downto 30),
      DOB(1 downto 0) => dout_i(33 downto 32),
      DOC(1 downto 0) => dout_i(35 downto 34),
      DOD(1 downto 0) => NLW_RAM_reg_0_31_30_35_DOD_UNCONNECTED(1 downto 0),
      WCLK => s_aclk,
      WE => \goreg_dm.dout_i_reg[1]\(0)
    );
RAM_reg_0_31_36_41: unisim.vcomponents.RAM32M
     port map (
      ADDRA(4 downto 0) => \goreg_dm.dout_i_reg[1]_0\(4 downto 0),
      ADDRB(4 downto 0) => \goreg_dm.dout_i_reg[1]_0\(4 downto 0),
      ADDRC(4 downto 0) => \goreg_dm.dout_i_reg[1]_0\(4 downto 0),
      ADDRD(4 downto 0) => Q(4 downto 0),
      DIA(1 downto 0) => DI(37 downto 36),
      DIB(1 downto 0) => DI(39 downto 38),
      DIC(1 downto 0) => DI(41 downto 40),
      DID(1 downto 0) => B"00",
      DOA(1 downto 0) => dout_i(37 downto 36),
      DOB(1 downto 0) => dout_i(39 downto 38),
      DOC(1 downto 0) => dout_i(41 downto 40),
      DOD(1 downto 0) => NLW_RAM_reg_0_31_36_41_DOD_UNCONNECTED(1 downto 0),
      WCLK => s_aclk,
      WE => \goreg_dm.dout_i_reg[1]\(0)
    );
RAM_reg_0_31_42_47: unisim.vcomponents.RAM32M
     port map (
      ADDRA(4 downto 0) => \goreg_dm.dout_i_reg[1]_0\(4 downto 0),
      ADDRB(4 downto 0) => \goreg_dm.dout_i_reg[1]_0\(4 downto 0),
      ADDRC(4 downto 0) => \goreg_dm.dout_i_reg[1]_0\(4 downto 0),
      ADDRD(4 downto 0) => Q(4 downto 0),
      DIA(1 downto 0) => DI(43 downto 42),
      DIB(1 downto 0) => DI(45 downto 44),
      DIC(1 downto 0) => DI(47 downto 46),
      DID(1 downto 0) => B"00",
      DOA(1 downto 0) => dout_i(43 downto 42),
      DOB(1 downto 0) => dout_i(45 downto 44),
      DOC(1 downto 0) => dout_i(47 downto 46),
      DOD(1 downto 0) => NLW_RAM_reg_0_31_42_47_DOD_UNCONNECTED(1 downto 0),
      WCLK => s_aclk,
      WE => \goreg_dm.dout_i_reg[1]\(0)
    );
RAM_reg_0_31_48_53: unisim.vcomponents.RAM32M
     port map (
      ADDRA(4 downto 0) => \goreg_dm.dout_i_reg[1]_0\(4 downto 0),
      ADDRB(4 downto 0) => \goreg_dm.dout_i_reg[1]_0\(4 downto 0),
      ADDRC(4 downto 0) => \goreg_dm.dout_i_reg[1]_0\(4 downto 0),
      ADDRD(4 downto 0) => Q(4 downto 0),
      DIA(1 downto 0) => DI(49 downto 48),
      DIB(1 downto 0) => DI(51 downto 50),
      DIC(1 downto 0) => DI(53 downto 52),
      DID(1 downto 0) => B"00",
      DOA(1 downto 0) => dout_i(49 downto 48),
      DOB(1 downto 0) => dout_i(51 downto 50),
      DOC(1 downto 0) => dout_i(53 downto 52),
      DOD(1 downto 0) => NLW_RAM_reg_0_31_48_53_DOD_UNCONNECTED(1 downto 0),
      WCLK => s_aclk,
      WE => \goreg_dm.dout_i_reg[1]\(0)
    );
RAM_reg_0_31_54_59: unisim.vcomponents.RAM32M
     port map (
      ADDRA(4 downto 0) => \goreg_dm.dout_i_reg[1]_0\(4 downto 0),
      ADDRB(4 downto 0) => \goreg_dm.dout_i_reg[1]_0\(4 downto 0),
      ADDRC(4 downto 0) => \goreg_dm.dout_i_reg[1]_0\(4 downto 0),
      ADDRD(4 downto 0) => Q(4 downto 0),
      DIA(1 downto 0) => DI(55 downto 54),
      DIB(1 downto 0) => DI(57 downto 56),
      DIC(1 downto 0) => DI(59 downto 58),
      DID(1 downto 0) => B"00",
      DOA(1 downto 0) => dout_i(55 downto 54),
      DOB(1 downto 0) => dout_i(57 downto 56),
      DOC(1 downto 0) => dout_i(59 downto 58),
      DOD(1 downto 0) => NLW_RAM_reg_0_31_54_59_DOD_UNCONNECTED(1 downto 0),
      WCLK => s_aclk,
      WE => \goreg_dm.dout_i_reg[1]\(0)
    );
RAM_reg_0_31_60_65: unisim.vcomponents.RAM32M
     port map (
      ADDRA(4 downto 0) => \goreg_dm.dout_i_reg[1]_0\(4 downto 0),
      ADDRB(4 downto 0) => \goreg_dm.dout_i_reg[1]_0\(4 downto 0),
      ADDRC(4 downto 0) => \goreg_dm.dout_i_reg[1]_0\(4 downto 0),
      ADDRD(4 downto 0) => Q(4 downto 0),
      DIA(1 downto 0) => DI(61 downto 60),
      DIB(1 downto 0) => DI(63 downto 62),
      DIC(1 downto 0) => DI(65 downto 64),
      DID(1 downto 0) => B"00",
      DOA(1 downto 0) => dout_i(61 downto 60),
      DOB(1 downto 0) => dout_i(63 downto 62),
      DOC(1 downto 0) => dout_i(65 downto 64),
      DOD(1 downto 0) => NLW_RAM_reg_0_31_60_65_DOD_UNCONNECTED(1 downto 0),
      WCLK => s_aclk,
      WE => \goreg_dm.dout_i_reg[1]\(0)
    );
RAM_reg_0_31_66_66: unisim.vcomponents.RAM32M
     port map (
      ADDRA(4 downto 0) => \goreg_dm.dout_i_reg[1]_0\(4 downto 0),
      ADDRB(4 downto 0) => \goreg_dm.dout_i_reg[1]_0\(4 downto 0),
      ADDRC(4 downto 0) => \goreg_dm.dout_i_reg[1]_0\(4 downto 0),
      ADDRD(4 downto 0) => Q(4 downto 0),
      DIA(1) => '0',
      DIA(0) => DI(66),
      DIB(1 downto 0) => B"00",
      DIC(1 downto 0) => B"00",
      DID(1 downto 0) => B"00",
      DOA(1) => NLW_RAM_reg_0_31_66_66_DOA_UNCONNECTED(1),
      DOA(0) => dout_i(66),
      DOB(1 downto 0) => NLW_RAM_reg_0_31_66_66_DOB_UNCONNECTED(1 downto 0),
      DOC(1 downto 0) => NLW_RAM_reg_0_31_66_66_DOC_UNCONNECTED(1 downto 0),
      DOD(1 downto 0) => NLW_RAM_reg_0_31_66_66_DOD_UNCONNECTED(1 downto 0),
      WCLK => s_aclk,
      WE => \goreg_dm.dout_i_reg[1]\(0)
    );
RAM_reg_0_31_6_11: unisim.vcomponents.RAM32M
     port map (
      ADDRA(4 downto 0) => \goreg_dm.dout_i_reg[1]_0\(4 downto 0),
      ADDRB(4 downto 0) => \goreg_dm.dout_i_reg[1]_0\(4 downto 0),
      ADDRC(4 downto 0) => \goreg_dm.dout_i_reg[1]_0\(4 downto 0),
      ADDRD(4 downto 0) => Q(4 downto 0),
      DIA(1 downto 0) => DI(7 downto 6),
      DIB(1 downto 0) => DI(9 downto 8),
      DIC(1 downto 0) => DI(11 downto 10),
      DID(1 downto 0) => B"00",
      DOA(1 downto 0) => dout_i(7 downto 6),
      DOB(1 downto 0) => dout_i(9 downto 8),
      DOC(1 downto 0) => dout_i(11 downto 10),
      DOD(1 downto 0) => NLW_RAM_reg_0_31_6_11_DOD_UNCONNECTED(1 downto 0),
      WCLK => s_aclk,
      WE => \goreg_dm.dout_i_reg[1]\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_auto_us_df_1_rd_bin_cntr is
  port (
    Q : out STD_LOGIC_VECTOR ( 4 downto 0 );
    \gc0.count_d1_reg[4]_0\ : out STD_LOGIC_VECTOR ( 4 downto 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_aclk : in STD_LOGIC;
    \gc0.count_d1_reg[4]_1\ : in STD_LOGIC
  );
end design_1_auto_us_df_1_rd_bin_cntr;

architecture STRUCTURE of design_1_auto_us_df_1_rd_bin_cntr is
  signal \^q\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal plusOp : STD_LOGIC_VECTOR ( 4 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \gc0.count[1]_i_1\ : label is "soft_lutpair1";
  attribute SOFT_HLUTNM of \gc0.count[2]_i_1\ : label is "soft_lutpair1";
  attribute SOFT_HLUTNM of \gc0.count[3]_i_1\ : label is "soft_lutpair0";
  attribute SOFT_HLUTNM of \gc0.count[4]_i_1\ : label is "soft_lutpair0";
begin
  Q(4 downto 0) <= \^q\(4 downto 0);
\gc0.count[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(0),
      O => plusOp(0)
    );
\gc0.count[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(1),
      O => plusOp(1)
    );
\gc0.count[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(1),
      I2 => \^q\(2),
      O => plusOp(2)
    );
\gc0.count[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^q\(0),
      I2 => \^q\(2),
      I3 => \^q\(3),
      O => plusOp(3)
    );
\gc0.count[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => \^q\(2),
      I1 => \^q\(0),
      I2 => \^q\(1),
      I3 => \^q\(3),
      I4 => \^q\(4),
      O => plusOp(4)
    );
\gc0.count_d1_reg[0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_aclk,
      CE => E(0),
      CLR => \gc0.count_d1_reg[4]_1\,
      D => \^q\(0),
      Q => \gc0.count_d1_reg[4]_0\(0)
    );
\gc0.count_d1_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_aclk,
      CE => E(0),
      CLR => \gc0.count_d1_reg[4]_1\,
      D => \^q\(1),
      Q => \gc0.count_d1_reg[4]_0\(1)
    );
\gc0.count_d1_reg[2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_aclk,
      CE => E(0),
      CLR => \gc0.count_d1_reg[4]_1\,
      D => \^q\(2),
      Q => \gc0.count_d1_reg[4]_0\(2)
    );
\gc0.count_d1_reg[3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_aclk,
      CE => E(0),
      CLR => \gc0.count_d1_reg[4]_1\,
      D => \^q\(3),
      Q => \gc0.count_d1_reg[4]_0\(3)
    );
\gc0.count_d1_reg[4]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_aclk,
      CE => E(0),
      CLR => \gc0.count_d1_reg[4]_1\,
      D => \^q\(4),
      Q => \gc0.count_d1_reg[4]_0\(4)
    );
\gc0.count_reg[0]\: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => s_aclk,
      CE => E(0),
      D => plusOp(0),
      PRE => \gc0.count_d1_reg[4]_1\,
      Q => \^q\(0)
    );
\gc0.count_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_aclk,
      CE => E(0),
      CLR => \gc0.count_d1_reg[4]_1\,
      D => plusOp(1),
      Q => \^q\(1)
    );
\gc0.count_reg[2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_aclk,
      CE => E(0),
      CLR => \gc0.count_d1_reg[4]_1\,
      D => plusOp(2),
      Q => \^q\(2)
    );
\gc0.count_reg[3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_aclk,
      CE => E(0),
      CLR => \gc0.count_d1_reg[4]_1\,
      D => plusOp(3),
      Q => \^q\(3)
    );
\gc0.count_reg[4]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_aclk,
      CE => E(0),
      CLR => \gc0.count_d1_reg[4]_1\,
      D => plusOp(4),
      Q => \^q\(4)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_auto_us_df_1_rd_fwft is
  port (
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_awvalid : out STD_LOGIC;
    \gpregsm2.curr_fwft_state_reg[0]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    s_aclk : in STD_LOGIC;
    \gpregsm2.user_valid_reg_0\ : in STD_LOGIC;
    \out\ : in STD_LOGIC;
    m_axi_awready : in STD_LOGIC
  );
end design_1_auto_us_df_1_rd_fwft;

architecture STRUCTURE of design_1_auto_us_df_1_rd_fwft is
  signal aempty_fwft_fb_i : STD_LOGIC;
  attribute DONT_TOUCH : boolean;
  attribute DONT_TOUCH of aempty_fwft_fb_i : signal is std.standard.true;
  signal aempty_fwft_i : STD_LOGIC;
  attribute DONT_TOUCH of aempty_fwft_i : signal is std.standard.true;
  signal aempty_fwft_i0 : STD_LOGIC;
  signal curr_fwft_state : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute DONT_TOUCH of curr_fwft_state : signal is std.standard.true;
  signal empty_d1 : STD_LOGIC;
  signal empty_fwft_fb_i : STD_LOGIC;
  attribute DONT_TOUCH of empty_fwft_fb_i : signal is std.standard.true;
  signal empty_fwft_fb_o_i : STD_LOGIC;
  attribute DONT_TOUCH of empty_fwft_fb_o_i : signal is std.standard.true;
  signal empty_fwft_fb_o_i0 : STD_LOGIC;
  signal empty_fwft_i : STD_LOGIC;
  attribute DONT_TOUCH of empty_fwft_i : signal is std.standard.true;
  signal empty_fwft_i0 : STD_LOGIC;
  signal next_fwft_state : STD_LOGIC_VECTOR ( 1 to 1 );
  signal user_valid : STD_LOGIC;
  attribute DONT_TOUCH of user_valid : signal is std.standard.true;
  attribute DONT_TOUCH of aempty_fwft_fb_i_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of aempty_fwft_fb_i_reg : label is "yes";
  attribute equivalent_register_removal : string;
  attribute equivalent_register_removal of aempty_fwft_fb_i_reg : label is "no";
  attribute DONT_TOUCH of aempty_fwft_i_reg : label is std.standard.true;
  attribute KEEP of aempty_fwft_i_reg : label is "yes";
  attribute equivalent_register_removal of aempty_fwft_i_reg : label is "no";
  attribute DONT_TOUCH of empty_fwft_fb_i_reg : label is std.standard.true;
  attribute KEEP of empty_fwft_fb_i_reg : label is "yes";
  attribute equivalent_register_removal of empty_fwft_fb_i_reg : label is "no";
  attribute DONT_TOUCH of empty_fwft_fb_o_i_reg : label is std.standard.true;
  attribute KEEP of empty_fwft_fb_o_i_reg : label is "yes";
  attribute equivalent_register_removal of empty_fwft_fb_o_i_reg : label is "no";
  attribute DONT_TOUCH of empty_fwft_i_reg : label is std.standard.true;
  attribute KEEP of empty_fwft_i_reg : label is "yes";
  attribute equivalent_register_removal of empty_fwft_i_reg : label is "no";
  attribute DONT_TOUCH of \gpregsm2.curr_fwft_state_reg[0]\ : label is std.standard.true;
  attribute KEEP of \gpregsm2.curr_fwft_state_reg[0]\ : label is "yes";
  attribute equivalent_register_removal of \gpregsm2.curr_fwft_state_reg[0]\ : label is "no";
  attribute DONT_TOUCH of \gpregsm2.curr_fwft_state_reg[1]\ : label is std.standard.true;
  attribute KEEP of \gpregsm2.curr_fwft_state_reg[1]\ : label is "yes";
  attribute equivalent_register_removal of \gpregsm2.curr_fwft_state_reg[1]\ : label is "no";
  attribute DONT_TOUCH of \gpregsm2.user_valid_reg\ : label is std.standard.true;
  attribute KEEP of \gpregsm2.user_valid_reg\ : label is "yes";
  attribute equivalent_register_removal of \gpregsm2.user_valid_reg\ : label is "no";
begin
aempty_fwft_fb_i_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFCB1000"
    )
        port map (
      I0 => m_axi_awready,
      I1 => curr_fwft_state(0),
      I2 => curr_fwft_state(1),
      I3 => \out\,
      I4 => aempty_fwft_fb_i,
      O => aempty_fwft_i0
    );
aempty_fwft_fb_i_reg: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => s_aclk,
      CE => '1',
      D => aempty_fwft_i0,
      PRE => \gpregsm2.user_valid_reg_0\,
      Q => aempty_fwft_fb_i
    );
aempty_fwft_i_reg: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => s_aclk,
      CE => '1',
      D => aempty_fwft_i0,
      PRE => \gpregsm2.user_valid_reg_0\,
      Q => aempty_fwft_i
    );
empty_fwft_fb_i_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EECCFFCF22000000"
    )
        port map (
      I0 => m_axi_awready,
      I1 => curr_fwft_state(0),
      I2 => empty_d1,
      I3 => \out\,
      I4 => curr_fwft_state(1),
      I5 => empty_fwft_fb_i,
      O => empty_fwft_i0
    );
empty_fwft_fb_i_reg: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => s_aclk,
      CE => '1',
      D => empty_fwft_i0,
      PRE => \gpregsm2.user_valid_reg_0\,
      Q => empty_fwft_fb_i
    );
empty_fwft_fb_o_i_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EECCFFCF22000000"
    )
        port map (
      I0 => m_axi_awready,
      I1 => curr_fwft_state(0),
      I2 => empty_d1,
      I3 => \out\,
      I4 => curr_fwft_state(1),
      I5 => empty_fwft_fb_o_i,
      O => empty_fwft_fb_o_i0
    );
empty_fwft_fb_o_i_reg: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => s_aclk,
      CE => '1',
      D => empty_fwft_fb_o_i0,
      PRE => \gpregsm2.user_valid_reg_0\,
      Q => empty_fwft_fb_o_i
    );
empty_fwft_i_reg: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => s_aclk,
      CE => '1',
      D => empty_fwft_i0,
      PRE => \gpregsm2.user_valid_reg_0\,
      Q => empty_fwft_i
    );
\gc0.count_d1[4]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0051"
    )
        port map (
      I0 => \out\,
      I1 => curr_fwft_state(1),
      I2 => m_axi_awready,
      I3 => curr_fwft_state(0),
      O => E(0)
    );
\goreg_dm.dout_i[66]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000004540"
    )
        port map (
      I0 => curr_fwft_state(0),
      I1 => m_axi_awready,
      I2 => curr_fwft_state(1),
      I3 => empty_d1,
      I4 => \out\,
      I5 => \gpregsm2.user_valid_reg_0\,
      O => \gpregsm2.curr_fwft_state_reg[0]_0\(0)
    );
\gprege2.empty_d1_reg\: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => s_aclk,
      CE => '1',
      D => \out\,
      PRE => \gpregsm2.user_valid_reg_0\,
      Q => empty_d1
    );
\gpregsm2.curr_fwft_state[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1151"
    )
        port map (
      I0 => curr_fwft_state(0),
      I1 => \out\,
      I2 => curr_fwft_state(1),
      I3 => m_axi_awready,
      O => next_fwft_state(1)
    );
\gpregsm2.curr_fwft_state_reg[0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_aclk,
      CE => '1',
      CLR => \gpregsm2.user_valid_reg_0\,
      D => '0',
      Q => curr_fwft_state(0)
    );
\gpregsm2.curr_fwft_state_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_aclk,
      CE => '1',
      CLR => \gpregsm2.user_valid_reg_0\,
      D => next_fwft_state(1),
      Q => curr_fwft_state(1)
    );
\gpregsm2.user_valid_reg\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_aclk,
      CE => '1',
      CLR => \gpregsm2.user_valid_reg_0\,
      D => next_fwft_state(1),
      Q => user_valid
    );
m_axi_awvalid_INST_0: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => empty_fwft_i,
      O => m_axi_awvalid
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_auto_us_df_1_rd_status_flags_ss is
  port (
    \out\ : out STD_LOGIC;
    ram_empty_i_reg_0 : in STD_LOGIC;
    s_aclk : in STD_LOGIC;
    ram_empty_i_reg_1 : in STD_LOGIC
  );
end design_1_auto_us_df_1_rd_status_flags_ss;

architecture STRUCTURE of design_1_auto_us_df_1_rd_status_flags_ss is
  signal ram_empty_fb_i : STD_LOGIC;
  attribute DONT_TOUCH : boolean;
  attribute DONT_TOUCH of ram_empty_fb_i : signal is std.standard.true;
  signal ram_empty_i : STD_LOGIC;
  attribute DONT_TOUCH of ram_empty_i : signal is std.standard.true;
  attribute DONT_TOUCH of ram_empty_fb_i_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of ram_empty_fb_i_reg : label is "yes";
  attribute equivalent_register_removal : string;
  attribute equivalent_register_removal of ram_empty_fb_i_reg : label is "no";
  attribute DONT_TOUCH of ram_empty_i_reg : label is std.standard.true;
  attribute KEEP of ram_empty_i_reg : label is "yes";
  attribute equivalent_register_removal of ram_empty_i_reg : label is "no";
begin
  \out\ <= ram_empty_fb_i;
ram_empty_fb_i_reg: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => s_aclk,
      CE => '1',
      D => ram_empty_i_reg_0,
      PRE => ram_empty_i_reg_1,
      Q => ram_empty_fb_i
    );
ram_empty_i_reg: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => s_aclk,
      CE => '1',
      D => ram_empty_i_reg_0,
      PRE => ram_empty_i_reg_1,
      Q => ram_empty_i
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_auto_us_df_1_wr_bin_cntr is
  port (
    ram_full_comb : out STD_LOGIC;
    ram_full_fb_i_reg : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 4 downto 0 );
    s_axi_awvalid : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    ram_full_fb_i_reg_0 : in STD_LOGIC;
    \out\ : in STD_LOGIC;
    ram_empty_i_reg : in STD_LOGIC;
    ram_empty_fb_i_i_3_0 : in STD_LOGIC_VECTOR ( 4 downto 0 );
    ram_empty_fb_i_i_2_0 : in STD_LOGIC_VECTOR ( 4 downto 0 );
    \gcc0.gc0.count_reg[4]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_aclk : in STD_LOGIC;
    AR : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
end design_1_auto_us_df_1_wr_bin_cntr;

architecture STRUCTURE of design_1_auto_us_df_1_wr_bin_cntr is
  signal \^q\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal \gntv_or_sync_fifo.gl0.rd/grss.rsts/comp1\ : STD_LOGIC;
  signal \gwss.wsts/comp0\ : STD_LOGIC;
  signal \gwss.wsts/comp1\ : STD_LOGIC;
  signal p_13_out : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal \plusOp__0\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal ram_empty_fb_i_i_4_n_0 : STD_LOGIC;
  signal ram_empty_fb_i_i_5_n_0 : STD_LOGIC;
  signal ram_full_fb_i_i_3_n_0 : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \gcc0.gc0.count[1]_i_1\ : label is "soft_lutpair2";
  attribute SOFT_HLUTNM of \gcc0.gc0.count[3]_i_1\ : label is "soft_lutpair3";
  attribute SOFT_HLUTNM of \gcc0.gc0.count[4]_i_1\ : label is "soft_lutpair3";
  attribute SOFT_HLUTNM of ram_full_fb_i_i_2 : label is "soft_lutpair2";
begin
  Q(4 downto 0) <= \^q\(4 downto 0);
\gcc0.gc0.count[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => p_13_out(0),
      O => \plusOp__0\(0)
    );
\gcc0.gc0.count[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_13_out(0),
      I1 => p_13_out(1),
      O => \plusOp__0\(1)
    );
\gcc0.gc0.count[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => p_13_out(0),
      I1 => p_13_out(1),
      I2 => p_13_out(2),
      O => \plusOp__0\(2)
    );
\gcc0.gc0.count[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => p_13_out(1),
      I1 => p_13_out(0),
      I2 => p_13_out(2),
      I3 => p_13_out(3),
      O => \plusOp__0\(3)
    );
\gcc0.gc0.count[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => p_13_out(2),
      I1 => p_13_out(0),
      I2 => p_13_out(1),
      I3 => p_13_out(3),
      I4 => p_13_out(4),
      O => \plusOp__0\(4)
    );
\gcc0.gc0.count_d1_reg[0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_aclk,
      CE => \gcc0.gc0.count_reg[4]_0\(0),
      CLR => AR(0),
      D => p_13_out(0),
      Q => \^q\(0)
    );
\gcc0.gc0.count_d1_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_aclk,
      CE => \gcc0.gc0.count_reg[4]_0\(0),
      CLR => AR(0),
      D => p_13_out(1),
      Q => \^q\(1)
    );
\gcc0.gc0.count_d1_reg[2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_aclk,
      CE => \gcc0.gc0.count_reg[4]_0\(0),
      CLR => AR(0),
      D => p_13_out(2),
      Q => \^q\(2)
    );
\gcc0.gc0.count_d1_reg[3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_aclk,
      CE => \gcc0.gc0.count_reg[4]_0\(0),
      CLR => AR(0),
      D => p_13_out(3),
      Q => \^q\(3)
    );
\gcc0.gc0.count_d1_reg[4]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_aclk,
      CE => \gcc0.gc0.count_reg[4]_0\(0),
      CLR => AR(0),
      D => p_13_out(4),
      Q => \^q\(4)
    );
\gcc0.gc0.count_reg[0]\: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => s_aclk,
      CE => \gcc0.gc0.count_reg[4]_0\(0),
      D => \plusOp__0\(0),
      PRE => AR(0),
      Q => p_13_out(0)
    );
\gcc0.gc0.count_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_aclk,
      CE => \gcc0.gc0.count_reg[4]_0\(0),
      CLR => AR(0),
      D => \plusOp__0\(1),
      Q => p_13_out(1)
    );
\gcc0.gc0.count_reg[2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_aclk,
      CE => \gcc0.gc0.count_reg[4]_0\(0),
      CLR => AR(0),
      D => \plusOp__0\(2),
      Q => p_13_out(2)
    );
\gcc0.gc0.count_reg[3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_aclk,
      CE => \gcc0.gc0.count_reg[4]_0\(0),
      CLR => AR(0),
      D => \plusOp__0\(3),
      Q => p_13_out(3)
    );
\gcc0.gc0.count_reg[4]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_aclk,
      CE => \gcc0.gc0.count_reg[4]_0\(0),
      CLR => AR(0),
      D => \plusOp__0\(4),
      Q => p_13_out(4)
    );
ram_empty_fb_i_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF0FFFFF88008888"
    )
        port map (
      I0 => E(0),
      I1 => \gntv_or_sync_fifo.gl0.rd/grss.rsts/comp1\,
      I2 => \gwss.wsts/comp0\,
      I3 => \out\,
      I4 => s_axi_awvalid,
      I5 => ram_empty_i_reg,
      O => ram_full_fb_i_reg
    );
ram_empty_fb_i_i_2: unisim.vcomponents.LUT5
    generic map(
      INIT => X"90090000"
    )
        port map (
      I0 => \^q\(1),
      I1 => ram_empty_fb_i_i_2_0(1),
      I2 => \^q\(0),
      I3 => ram_empty_fb_i_i_2_0(0),
      I4 => ram_empty_fb_i_i_4_n_0,
      O => \gntv_or_sync_fifo.gl0.rd/grss.rsts/comp1\
    );
ram_empty_fb_i_i_3: unisim.vcomponents.LUT5
    generic map(
      INIT => X"90090000"
    )
        port map (
      I0 => \^q\(1),
      I1 => ram_empty_fb_i_i_3_0(1),
      I2 => \^q\(0),
      I3 => ram_empty_fb_i_i_3_0(0),
      I4 => ram_empty_fb_i_i_5_n_0,
      O => \gwss.wsts/comp0\
    );
ram_empty_fb_i_i_4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \^q\(3),
      I1 => ram_empty_fb_i_i_2_0(3),
      I2 => \^q\(2),
      I3 => ram_empty_fb_i_i_2_0(2),
      I4 => ram_empty_fb_i_i_2_0(4),
      I5 => \^q\(4),
      O => ram_empty_fb_i_i_4_n_0
    );
ram_empty_fb_i_i_5: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \^q\(3),
      I1 => ram_empty_fb_i_i_3_0(3),
      I2 => \^q\(2),
      I3 => ram_empty_fb_i_i_3_0(2),
      I4 => ram_empty_fb_i_i_3_0(4),
      I5 => \^q\(4),
      O => ram_empty_fb_i_i_5_n_0
    );
ram_full_fb_i_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000FFF08080808"
    )
        port map (
      I0 => s_axi_awvalid,
      I1 => \gwss.wsts/comp1\,
      I2 => E(0),
      I3 => \gwss.wsts/comp0\,
      I4 => ram_full_fb_i_reg_0,
      I5 => \out\,
      O => ram_full_comb
    );
ram_full_fb_i_i_2: unisim.vcomponents.LUT5
    generic map(
      INIT => X"90090000"
    )
        port map (
      I0 => p_13_out(1),
      I1 => ram_empty_fb_i_i_3_0(1),
      I2 => p_13_out(0),
      I3 => ram_empty_fb_i_i_3_0(0),
      I4 => ram_full_fb_i_i_3_n_0,
      O => \gwss.wsts/comp1\
    );
ram_full_fb_i_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => p_13_out(3),
      I1 => ram_empty_fb_i_i_3_0(3),
      I2 => p_13_out(2),
      I3 => ram_empty_fb_i_i_3_0(2),
      I4 => ram_empty_fb_i_i_3_0(4),
      I5 => p_13_out(4),
      O => ram_full_fb_i_i_3_n_0
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_auto_us_df_1_wr_status_flags_ss is
  port (
    \out\ : out STD_LOGIC;
    s_axi_awready : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    ram_full_comb : in STD_LOGIC;
    s_aclk : in STD_LOGIC;
    ram_full_i_reg_0 : in STD_LOGIC;
    s_axi_awvalid : in STD_LOGIC
  );
end design_1_auto_us_df_1_wr_status_flags_ss;

architecture STRUCTURE of design_1_auto_us_df_1_wr_status_flags_ss is
  signal ram_afull_fb : STD_LOGIC;
  attribute DONT_TOUCH : boolean;
  attribute DONT_TOUCH of ram_afull_fb : signal is std.standard.true;
  signal ram_afull_i : STD_LOGIC;
  attribute DONT_TOUCH of ram_afull_i : signal is std.standard.true;
  signal ram_full_fb_i : STD_LOGIC;
  attribute DONT_TOUCH of ram_full_fb_i : signal is std.standard.true;
  signal ram_full_i : STD_LOGIC;
  attribute DONT_TOUCH of ram_full_i : signal is std.standard.true;
  attribute DONT_TOUCH of ram_full_fb_i_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of ram_full_fb_i_reg : label is "yes";
  attribute equivalent_register_removal : string;
  attribute equivalent_register_removal of ram_full_fb_i_reg : label is "no";
  attribute DONT_TOUCH of ram_full_i_reg : label is std.standard.true;
  attribute KEEP of ram_full_i_reg : label is "yes";
  attribute equivalent_register_removal of ram_full_i_reg : label is "no";
begin
  \out\ <= ram_full_fb_i;
\gcc0.gc0.count_d1[4]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => s_axi_awvalid,
      I1 => ram_full_fb_i,
      O => E(0)
    );
i_0: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '1',
      O => ram_afull_i
    );
i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '1',
      O => ram_afull_fb
    );
ram_full_fb_i_reg: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => s_aclk,
      CE => '1',
      D => ram_full_comb,
      PRE => ram_full_i_reg_0,
      Q => ram_full_fb_i
    );
ram_full_i_reg: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => s_aclk,
      CE => '1',
      D => ram_full_comb,
      PRE => ram_full_i_reg_0,
      Q => ram_full_i
    );
s_axi_awready_INST_0: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => ram_full_i,
      O => s_axi_awready
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_auto_us_df_1_axi_register_slice_v2_1_19_axi_register_slice is
  port (
    m_valid_i_reg : out STD_LOGIC;
    \USE_WRITE.m_axi_awready_i\ : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_wlast_0 : out STD_LOGIC;
    SR : out STD_LOGIC_VECTOR ( 0 to 0 );
    \si_burst_reg[1]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_wvalid_0 : out STD_LOGIC_VECTOR ( 0 to 0 );
    S_AXI_WREADY_ns : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \si_ptr_reg[3]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \si_wrap_cnt_reg[2]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_wlast_1 : out STD_LOGIC_VECTOR ( 0 to 0 );
    \buf_cnt_reg[2]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \FSM_sequential_si_state_reg[1]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \buf_cnt_reg[3]\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_wlast_2 : out STD_LOGIC;
    s_axi_wlast_3 : out STD_LOGIC;
    \m_payload_i_reg[5]\ : out STD_LOGIC;
    \m_payload_i_reg[4]\ : out STD_LOGIC;
    \si_wrap_word_next_reg[0]\ : out STD_LOGIC;
    \m_payload_i_reg[67]\ : out STD_LOGIC_VECTOR ( 64 downto 0 );
    s_axi_awsize : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \out\ : in STD_LOGIC;
    s_ready_i_reg : in STD_LOGIC;
    \si_buf_reg[0]\ : in STD_LOGIC;
    s_axi_wvalid : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    \si_be_reg[7]\ : in STD_LOGIC;
    \m_payload_i_reg[61]\ : in STD_LOGIC_VECTOR ( 47 downto 0 );
    s_axi_wlast : in STD_LOGIC;
    \FSM_sequential_si_state_reg[1]_0\ : in STD_LOGIC;
    \FSM_sequential_si_state_reg[0]\ : in STD_LOGIC;
    \USE_WRITE.m_axi_awvalid_i\ : in STD_LOGIC;
    si_state : in STD_LOGIC_VECTOR ( 0 to 0 );
    \si_be_reg[3]\ : in STD_LOGIC;
    \si_be_reg[3]_0\ : in STD_LOGIC;
    si_wrap_be_next : in STD_LOGIC_VECTOR ( 5 downto 0 );
    \si_be_reg[0]\ : in STD_LOGIC;
    \si_be_reg[0]_0\ : in STD_LOGIC;
    \si_be_reg[1]\ : in STD_LOGIC;
    \si_be_reg[1]_0\ : in STD_LOGIC;
    \si_be_reg[2]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \si_be_reg[2]_0\ : in STD_LOGIC;
    \si_be_reg[2]_1\ : in STD_LOGIC;
    \si_be_reg[4]\ : in STD_LOGIC;
    \si_be_reg[4]_0\ : in STD_LOGIC;
    \si_be_reg[5]\ : in STD_LOGIC;
    \si_be_reg[5]_0\ : in STD_LOGIC;
    \si_be_reg[6]\ : in STD_LOGIC;
    \si_be_reg[6]_0\ : in STD_LOGIC;
    \si_be_reg[7]_0\ : in STD_LOGIC;
    \si_be_reg[7]_1\ : in STD_LOGIC;
    \si_ptr_reg[4]\ : in STD_LOGIC_VECTOR ( 4 downto 0 );
    \si_wrap_cnt_reg[3]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \si_wrap_cnt_reg[0]\ : in STD_LOGIC;
    \si_wrap_cnt_reg[1]\ : in STD_LOGIC;
    \si_wrap_cnt_reg[2]_0\ : in STD_LOGIC;
    \si_wrap_cnt_reg[3]_0\ : in STD_LOGIC;
    \buf_cnt_reg[3]_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    aw_pop : in STD_LOGIC;
    m_valid_i_reg_0 : in STD_LOGIC;
    s_axi_awready : in STD_LOGIC;
    \si_word_reg[2]\ : in STD_LOGIC;
    \si_word_reg[1]\ : in STD_LOGIC;
    \si_word_reg[1]_0\ : in STD_LOGIC;
    word : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \si_word_reg[1]_1\ : in STD_LOGIC;
    \si_word_reg[0]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \si_word_reg[0]_0\ : in STD_LOGIC;
    \m_payload_i_reg[67]_0\ : in STD_LOGIC_VECTOR ( 23 downto 0 );
    \m_payload_i_reg[36]\ : in STD_LOGIC
  );
end design_1_auto_us_df_1_axi_register_slice_v2_1_19_axi_register_slice;

architecture STRUCTURE of design_1_auto_us_df_1_axi_register_slice_v2_1_19_axi_register_slice is
begin
\aw.aw_pipe\: entity work.design_1_auto_us_df_1_axi_register_slice_v2_1_19_axic_register_slice
     port map (
      D(7 downto 0) => D(7 downto 0),
      E(0) => E(0),
      \FSM_sequential_si_state_reg[0]\ => \FSM_sequential_si_state_reg[0]\,
      \FSM_sequential_si_state_reg[1]\ => \FSM_sequential_si_state_reg[1]\(0),
      \FSM_sequential_si_state_reg[1]_0\ => \FSM_sequential_si_state_reg[1]_0\,
      Q(1 downto 0) => Q(1 downto 0),
      SR(0) => SR(0),
      S_AXI_WREADY_ns => S_AXI_WREADY_ns,
      \USE_WRITE.m_axi_awready_i\ => \USE_WRITE.m_axi_awready_i\,
      \USE_WRITE.m_axi_awvalid_i\ => \USE_WRITE.m_axi_awvalid_i\,
      aw_pop => aw_pop,
      \buf_cnt_reg[2]\(0) => \buf_cnt_reg[2]\(0),
      \buf_cnt_reg[3]\(2 downto 0) => \buf_cnt_reg[3]\(2 downto 0),
      \buf_cnt_reg[3]_0\(3 downto 0) => \buf_cnt_reg[3]_0\(3 downto 0),
      \m_payload_i_reg[36]_0\ => \m_payload_i_reg[36]\,
      \m_payload_i_reg[4]_0\ => \m_payload_i_reg[4]\,
      \m_payload_i_reg[5]_0\ => \m_payload_i_reg[5]\,
      \m_payload_i_reg[61]_0\(47 downto 0) => \m_payload_i_reg[61]\(47 downto 0),
      \m_payload_i_reg[67]_0\(64 downto 0) => \m_payload_i_reg[67]\(64 downto 0),
      \m_payload_i_reg[67]_1\(23 downto 0) => \m_payload_i_reg[67]_0\(23 downto 0),
      m_valid_i_reg_0 => m_valid_i_reg,
      m_valid_i_reg_1 => m_valid_i_reg_0,
      \out\ => \out\,
      s_axi_awready => s_axi_awready,
      s_axi_awsize(1 downto 0) => s_axi_awsize(1 downto 0),
      s_axi_wlast => s_axi_wlast,
      s_axi_wlast_0 => s_axi_wlast_0,
      s_axi_wlast_1(0) => s_axi_wlast_1(0),
      s_axi_wlast_2 => s_axi_wlast_2,
      s_axi_wlast_3 => s_axi_wlast_3,
      s_axi_wvalid => s_axi_wvalid,
      s_axi_wvalid_0(0) => s_axi_wvalid_0(0),
      s_ready_i_reg_0 => s_ready_i_reg,
      \si_be_reg[0]\ => \si_be_reg[0]\,
      \si_be_reg[0]_0\ => \si_be_reg[0]_0\,
      \si_be_reg[1]\ => \si_be_reg[1]\,
      \si_be_reg[1]_0\ => \si_be_reg[1]_0\,
      \si_be_reg[2]\(0) => \si_be_reg[2]\(0),
      \si_be_reg[2]_0\ => \si_be_reg[2]_0\,
      \si_be_reg[2]_1\ => \si_be_reg[2]_1\,
      \si_be_reg[3]\ => \si_be_reg[3]\,
      \si_be_reg[3]_0\ => \si_be_reg[3]_0\,
      \si_be_reg[4]\ => \si_be_reg[4]\,
      \si_be_reg[4]_0\ => \si_be_reg[4]_0\,
      \si_be_reg[5]\ => \si_be_reg[5]\,
      \si_be_reg[5]_0\ => \si_be_reg[5]_0\,
      \si_be_reg[6]\ => \si_be_reg[6]\,
      \si_be_reg[6]_0\ => \si_be_reg[6]_0\,
      \si_be_reg[7]\ => \si_be_reg[7]\,
      \si_be_reg[7]_0\ => \si_be_reg[7]_0\,
      \si_be_reg[7]_1\ => \si_be_reg[7]_1\,
      \si_buf_reg[0]\ => \si_buf_reg[0]\,
      \si_burst_reg[1]\(0) => \si_burst_reg[1]\(0),
      \si_ptr_reg[3]\(3 downto 0) => \si_ptr_reg[3]\(3 downto 0),
      \si_ptr_reg[4]\(4 downto 0) => \si_ptr_reg[4]\(4 downto 0),
      si_state(0) => si_state(0),
      \si_word_reg[0]\(0) => \si_word_reg[0]\(0),
      \si_word_reg[0]_0\ => \si_word_reg[0]_0\,
      \si_word_reg[1]\ => \si_word_reg[1]\,
      \si_word_reg[1]_0\ => \si_word_reg[1]_0\,
      \si_word_reg[1]_1\ => \si_word_reg[1]_1\,
      \si_word_reg[2]\ => \si_word_reg[2]\,
      si_wrap_be_next(5 downto 0) => si_wrap_be_next(5 downto 0),
      \si_wrap_cnt_reg[0]\ => \si_wrap_cnt_reg[0]\,
      \si_wrap_cnt_reg[1]\ => \si_wrap_cnt_reg[1]\,
      \si_wrap_cnt_reg[2]\(3 downto 0) => \si_wrap_cnt_reg[2]\(3 downto 0),
      \si_wrap_cnt_reg[2]_0\ => \si_wrap_cnt_reg[2]_0\,
      \si_wrap_cnt_reg[3]\(3 downto 0) => \si_wrap_cnt_reg[3]\(3 downto 0),
      \si_wrap_cnt_reg[3]_0\ => \si_wrap_cnt_reg[3]_0\,
      \si_wrap_word_next_reg[0]\ => \si_wrap_word_next_reg[0]\,
      wea(0) => wea(0),
      word(2 downto 0) => word(2 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_auto_us_df_1_axi_register_slice_v2_1_19_axi_register_slice__parameterized0\ is
  port (
    \aresetn_d_reg[1]\ : out STD_LOGIC;
    sr_awvalid : out STD_LOGIC;
    s_axi_awready : out STD_LOGIC;
    \aresetn_d_reg[0]\ : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 52 downto 0 );
    \m_payload_i_reg[5]\ : out STD_LOGIC_VECTOR ( 23 downto 0 );
    DI : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \m_payload_i_reg[39]\ : out STD_LOGIC;
    \si_wrap_be_next_reg[2]\ : out STD_LOGIC;
    \si_ptr_reg[0]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \m_payload_i_reg[1]\ : out STD_LOGIC;
    \m_payload_i_reg[2]\ : out STD_LOGIC;
    \m_payload_i_reg[36]\ : out STD_LOGIC;
    \m_payload_i_reg[2]_0\ : out STD_LOGIC;
    \m_payload_i_reg[0]\ : out STD_LOGIC;
    \m_payload_i_reg[0]_0\ : out STD_LOGIC;
    \m_payload_i_reg[0]_1\ : out STD_LOGIC;
    \m_payload_i_reg[36]_0\ : out STD_LOGIC;
    \m_payload_i_reg[4]\ : out STD_LOGIC;
    f_si_wrap_be_return : out STD_LOGIC_VECTOR ( 5 downto 0 );
    \m_payload_i_reg[5]_0\ : out STD_LOGIC;
    \m_payload_i_reg[1]_0\ : out STD_LOGIC;
    \m_payload_i_reg[0]_2\ : out STD_LOGIC;
    \m_payload_i_reg[5]_1\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_valid_i_reg : out STD_LOGIC;
    \m_payload_i_reg[46]\ : out STD_LOGIC;
    \m_payload_i_reg[37]\ : out STD_LOGIC;
    \m_payload_i_reg[44]\ : out STD_LOGIC;
    \m_payload_i_reg[46]_0\ : out STD_LOGIC;
    \m_payload_i_reg[44]_0\ : out STD_LOGIC;
    \m_payload_i_reg[39]_0\ : out STD_LOGIC;
    S : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \m_payload_i_reg[45]\ : out STD_LOGIC;
    \m_payload_i_reg[48]\ : out STD_LOGIC;
    \m_payload_i_reg[37]_0\ : out STD_LOGIC;
    \m_payload_i_reg[36]_1\ : out STD_LOGIC;
    \m_payload_i_reg[36]_2\ : out STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    \out\ : in STD_LOGIC;
    s_awvalid_reg : in STD_LOGIC;
    \USE_WRITE.m_axi_awvalid_i\ : in STD_LOGIC;
    aw_push : in STD_LOGIC;
    s_ready_i_reg : in STD_LOGIC;
    s_axi_awvalid : in STD_LOGIC;
    CO : in STD_LOGIC_VECTOR ( 0 to 0 );
    \si_wrap_be_next_reg[2]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \si_ptr_reg[0]_0\ : in STD_LOGIC;
    \si_ptr_reg[0]_1\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \USE_WRITE.m_axi_awready_i\ : in STD_LOGIC;
    m_valid_i_reg_0 : in STD_LOGIC;
    m_valid_i_reg_1 : in STD_LOGIC;
    cmd_push_block : in STD_LOGIC;
    \USE_WRITE.wr_cmd_ready\ : in STD_LOGIC;
    \m_payload_i_reg[44]_i_4\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \m_payload_i_reg[44]_1\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    D : in STD_LOGIC_VECTOR ( 60 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_auto_us_df_1_axi_register_slice_v2_1_19_axi_register_slice__parameterized0\ : entity is "axi_register_slice_v2_1_19_axi_register_slice";
end \design_1_auto_us_df_1_axi_register_slice_v2_1_19_axi_register_slice__parameterized0\;

architecture STRUCTURE of \design_1_auto_us_df_1_axi_register_slice_v2_1_19_axi_register_slice__parameterized0\ is
begin
\aw.aw_pipe\: entity work.\design_1_auto_us_df_1_axi_register_slice_v2_1_19_axic_register_slice__parameterized4\
     port map (
      CO(0) => CO(0),
      D(60 downto 0) => D(60 downto 0),
      DI(3 downto 0) => DI(3 downto 0),
      Q(52 downto 0) => Q(52 downto 0),
      S(3 downto 0) => S(3 downto 0),
      SR(0) => SR(0),
      \USE_WRITE.m_axi_awready_i\ => \USE_WRITE.m_axi_awready_i\,
      \USE_WRITE.m_axi_awvalid_i\ => \USE_WRITE.m_axi_awvalid_i\,
      \USE_WRITE.wr_cmd_ready\ => \USE_WRITE.wr_cmd_ready\,
      \aresetn_d_reg[0]_0\ => \aresetn_d_reg[0]\,
      \aresetn_d_reg[1]_0\ => \aresetn_d_reg[1]\,
      aw_push => aw_push,
      cmd_push_block => cmd_push_block,
      f_si_wrap_be_return(5 downto 0) => f_si_wrap_be_return(5 downto 0),
      \m_payload_i_reg[0]_0\ => \m_payload_i_reg[0]\,
      \m_payload_i_reg[0]_1\ => \m_payload_i_reg[0]_0\,
      \m_payload_i_reg[0]_2\ => \m_payload_i_reg[0]_1\,
      \m_payload_i_reg[0]_3\ => \m_payload_i_reg[0]_2\,
      \m_payload_i_reg[1]_0\ => \m_payload_i_reg[1]\,
      \m_payload_i_reg[1]_1\ => \m_payload_i_reg[1]_0\,
      \m_payload_i_reg[2]_0\ => \m_payload_i_reg[2]\,
      \m_payload_i_reg[2]_1\ => \m_payload_i_reg[2]_0\,
      \m_payload_i_reg[36]_0\ => \m_payload_i_reg[36]\,
      \m_payload_i_reg[36]_1\ => \m_payload_i_reg[36]_0\,
      \m_payload_i_reg[36]_2\ => \m_payload_i_reg[36]_1\,
      \m_payload_i_reg[36]_3\ => \m_payload_i_reg[36]_2\,
      \m_payload_i_reg[37]_0\ => \m_payload_i_reg[37]\,
      \m_payload_i_reg[37]_1\ => \m_payload_i_reg[37]_0\,
      \m_payload_i_reg[39]_0\ => \m_payload_i_reg[39]\,
      \m_payload_i_reg[39]_1\ => \m_payload_i_reg[39]_0\,
      \m_payload_i_reg[44]_0\ => \m_payload_i_reg[44]\,
      \m_payload_i_reg[44]_1\ => \m_payload_i_reg[44]_0\,
      \m_payload_i_reg[44]_2\(1 downto 0) => \m_payload_i_reg[44]_1\(1 downto 0),
      \m_payload_i_reg[44]_i_4_0\(3 downto 0) => \m_payload_i_reg[44]_i_4\(3 downto 0),
      \m_payload_i_reg[45]_0\ => \m_payload_i_reg[45]\,
      \m_payload_i_reg[46]_0\ => \m_payload_i_reg[46]\,
      \m_payload_i_reg[46]_1\ => \m_payload_i_reg[46]_0\,
      \m_payload_i_reg[48]_0\ => \m_payload_i_reg[48]\,
      \m_payload_i_reg[4]_0\ => \m_payload_i_reg[4]\,
      \m_payload_i_reg[5]_0\(23 downto 0) => \m_payload_i_reg[5]\(23 downto 0),
      \m_payload_i_reg[5]_1\ => \m_payload_i_reg[5]_0\,
      \m_payload_i_reg[5]_2\(2 downto 0) => \m_payload_i_reg[5]_1\(2 downto 0),
      m_valid_i_reg_0 => sr_awvalid,
      m_valid_i_reg_1 => m_valid_i_reg,
      m_valid_i_reg_2 => m_valid_i_reg_0,
      m_valid_i_reg_3 => m_valid_i_reg_1,
      \out\ => \out\,
      s_awvalid_reg => s_awvalid_reg,
      s_axi_awready => s_axi_awready,
      s_axi_awvalid => s_axi_awvalid,
      s_ready_i_reg_0 => s_ready_i_reg,
      \si_ptr_reg[0]\(0) => \si_ptr_reg[0]\(0),
      \si_ptr_reg[0]_0\ => \si_ptr_reg[0]_0\,
      \si_ptr_reg[0]_1\(0) => \si_ptr_reg[0]_1\(0),
      \si_wrap_be_next_reg[2]\ => \si_wrap_be_next_reg[2]\,
      \si_wrap_be_next_reg[2]_0\(0) => \si_wrap_be_next_reg[2]_0\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_auto_us_df_1_blk_mem_gen_prim_width is
  port (
    doutb : out STD_LOGIC_VECTOR ( 71 downto 0 );
    clkb : in STD_LOGIC;
    enb : in STD_LOGIC;
    ena : in STD_LOGIC;
    addrb : in STD_LOGIC_VECTOR ( 8 downto 0 );
    addra : in STD_LOGIC_VECTOR ( 8 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 71 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 7 downto 0 )
  );
end design_1_auto_us_df_1_blk_mem_gen_prim_width;

architecture STRUCTURE of design_1_auto_us_df_1_blk_mem_gen_prim_width is
begin
\prim_noinit.ram\: entity work.design_1_auto_us_df_1_blk_mem_gen_prim_wrapper
     port map (
      addra(8 downto 0) => addra(8 downto 0),
      addrb(8 downto 0) => addrb(8 downto 0),
      clkb => clkb,
      dina(71 downto 0) => dina(71 downto 0),
      doutb(71 downto 0) => doutb(71 downto 0),
      ena => ena,
      enb => enb,
      wea(7 downto 0) => wea(7 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_auto_us_df_1_blk_mem_gen_prim_width__parameterized0\ is
  port (
    doutb : out STD_LOGIC_VECTOR ( 71 downto 0 );
    clkb : in STD_LOGIC;
    enb : in STD_LOGIC;
    ena : in STD_LOGIC;
    addrb : in STD_LOGIC_VECTOR ( 8 downto 0 );
    addra : in STD_LOGIC_VECTOR ( 8 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 71 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 7 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_auto_us_df_1_blk_mem_gen_prim_width__parameterized0\ : entity is "blk_mem_gen_prim_width";
end \design_1_auto_us_df_1_blk_mem_gen_prim_width__parameterized0\;

architecture STRUCTURE of \design_1_auto_us_df_1_blk_mem_gen_prim_width__parameterized0\ is
begin
\prim_noinit.ram\: entity work.\design_1_auto_us_df_1_blk_mem_gen_prim_wrapper__parameterized0\
     port map (
      addra(8 downto 0) => addra(8 downto 0),
      addrb(8 downto 0) => addrb(8 downto 0),
      clkb => clkb,
      dina(71 downto 0) => dina(71 downto 0),
      doutb(71 downto 0) => doutb(71 downto 0),
      ena => ena,
      enb => enb,
      wea(7 downto 0) => wea(7 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_auto_us_df_1_blk_mem_gen_prim_width__parameterized1\ is
  port (
    doutb : out STD_LOGIC_VECTOR ( 71 downto 0 );
    clkb : in STD_LOGIC;
    enb : in STD_LOGIC;
    ena : in STD_LOGIC;
    addrb : in STD_LOGIC_VECTOR ( 8 downto 0 );
    addra : in STD_LOGIC_VECTOR ( 8 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 71 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 7 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_auto_us_df_1_blk_mem_gen_prim_width__parameterized1\ : entity is "blk_mem_gen_prim_width";
end \design_1_auto_us_df_1_blk_mem_gen_prim_width__parameterized1\;

architecture STRUCTURE of \design_1_auto_us_df_1_blk_mem_gen_prim_width__parameterized1\ is
begin
\prim_noinit.ram\: entity work.\design_1_auto_us_df_1_blk_mem_gen_prim_wrapper__parameterized1\
     port map (
      addra(8 downto 0) => addra(8 downto 0),
      addrb(8 downto 0) => addrb(8 downto 0),
      clkb => clkb,
      dina(71 downto 0) => dina(71 downto 0),
      doutb(71 downto 0) => doutb(71 downto 0),
      ena => ena,
      enb => enb,
      wea(7 downto 0) => wea(7 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_auto_us_df_1_blk_mem_gen_prim_width__parameterized2\ is
  port (
    doutb : out STD_LOGIC_VECTOR ( 71 downto 0 );
    clkb : in STD_LOGIC;
    enb : in STD_LOGIC;
    ena : in STD_LOGIC;
    addrb : in STD_LOGIC_VECTOR ( 8 downto 0 );
    addra : in STD_LOGIC_VECTOR ( 8 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 71 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 7 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_auto_us_df_1_blk_mem_gen_prim_width__parameterized2\ : entity is "blk_mem_gen_prim_width";
end \design_1_auto_us_df_1_blk_mem_gen_prim_width__parameterized2\;

architecture STRUCTURE of \design_1_auto_us_df_1_blk_mem_gen_prim_width__parameterized2\ is
begin
\prim_noinit.ram\: entity work.\design_1_auto_us_df_1_blk_mem_gen_prim_wrapper__parameterized2\
     port map (
      addra(8 downto 0) => addra(8 downto 0),
      addrb(8 downto 0) => addrb(8 downto 0),
      clkb => clkb,
      dina(71 downto 0) => dina(71 downto 0),
      doutb(71 downto 0) => doutb(71 downto 0),
      ena => ena,
      enb => enb,
      wea(7 downto 0) => wea(7 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_auto_us_df_1_blk_mem_gen_prim_width__parameterized3\ is
  port (
    doutb : out STD_LOGIC_VECTOR ( 71 downto 0 );
    clkb : in STD_LOGIC;
    enb : in STD_LOGIC;
    ena : in STD_LOGIC;
    addrb : in STD_LOGIC_VECTOR ( 8 downto 0 );
    addra : in STD_LOGIC_VECTOR ( 8 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 71 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 7 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_auto_us_df_1_blk_mem_gen_prim_width__parameterized3\ : entity is "blk_mem_gen_prim_width";
end \design_1_auto_us_df_1_blk_mem_gen_prim_width__parameterized3\;

architecture STRUCTURE of \design_1_auto_us_df_1_blk_mem_gen_prim_width__parameterized3\ is
begin
\prim_noinit.ram\: entity work.\design_1_auto_us_df_1_blk_mem_gen_prim_wrapper__parameterized3\
     port map (
      addra(8 downto 0) => addra(8 downto 0),
      addrb(8 downto 0) => addrb(8 downto 0),
      clkb => clkb,
      dina(71 downto 0) => dina(71 downto 0),
      doutb(71 downto 0) => doutb(71 downto 0),
      ena => ena,
      enb => enb,
      wea(7 downto 0) => wea(7 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_auto_us_df_1_blk_mem_gen_prim_width__parameterized4\ is
  port (
    doutb : out STD_LOGIC_VECTOR ( 71 downto 0 );
    clkb : in STD_LOGIC;
    enb : in STD_LOGIC;
    ena : in STD_LOGIC;
    addrb : in STD_LOGIC_VECTOR ( 8 downto 0 );
    addra : in STD_LOGIC_VECTOR ( 8 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 71 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 7 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_auto_us_df_1_blk_mem_gen_prim_width__parameterized4\ : entity is "blk_mem_gen_prim_width";
end \design_1_auto_us_df_1_blk_mem_gen_prim_width__parameterized4\;

architecture STRUCTURE of \design_1_auto_us_df_1_blk_mem_gen_prim_width__parameterized4\ is
begin
\prim_noinit.ram\: entity work.\design_1_auto_us_df_1_blk_mem_gen_prim_wrapper__parameterized4\
     port map (
      addra(8 downto 0) => addra(8 downto 0),
      addrb(8 downto 0) => addrb(8 downto 0),
      clkb => clkb,
      dina(71 downto 0) => dina(71 downto 0),
      doutb(71 downto 0) => doutb(71 downto 0),
      ena => ena,
      enb => enb,
      wea(7 downto 0) => wea(7 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_auto_us_df_1_blk_mem_gen_prim_width__parameterized5\ is
  port (
    doutb : out STD_LOGIC_VECTOR ( 71 downto 0 );
    clkb : in STD_LOGIC;
    enb : in STD_LOGIC;
    ena : in STD_LOGIC;
    addrb : in STD_LOGIC_VECTOR ( 8 downto 0 );
    addra : in STD_LOGIC_VECTOR ( 8 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 71 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 7 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_auto_us_df_1_blk_mem_gen_prim_width__parameterized5\ : entity is "blk_mem_gen_prim_width";
end \design_1_auto_us_df_1_blk_mem_gen_prim_width__parameterized5\;

architecture STRUCTURE of \design_1_auto_us_df_1_blk_mem_gen_prim_width__parameterized5\ is
begin
\prim_noinit.ram\: entity work.\design_1_auto_us_df_1_blk_mem_gen_prim_wrapper__parameterized5\
     port map (
      addra(8 downto 0) => addra(8 downto 0),
      addrb(8 downto 0) => addrb(8 downto 0),
      clkb => clkb,
      dina(71 downto 0) => dina(71 downto 0),
      doutb(71 downto 0) => doutb(71 downto 0),
      ena => ena,
      enb => enb,
      wea(7 downto 0) => wea(7 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_auto_us_df_1_blk_mem_gen_prim_width__parameterized6\ is
  port (
    doutb : out STD_LOGIC_VECTOR ( 71 downto 0 );
    clkb : in STD_LOGIC;
    enb : in STD_LOGIC;
    ena : in STD_LOGIC;
    addrb : in STD_LOGIC_VECTOR ( 8 downto 0 );
    addra : in STD_LOGIC_VECTOR ( 8 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 71 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 7 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_auto_us_df_1_blk_mem_gen_prim_width__parameterized6\ : entity is "blk_mem_gen_prim_width";
end \design_1_auto_us_df_1_blk_mem_gen_prim_width__parameterized6\;

architecture STRUCTURE of \design_1_auto_us_df_1_blk_mem_gen_prim_width__parameterized6\ is
begin
\prim_noinit.ram\: entity work.\design_1_auto_us_df_1_blk_mem_gen_prim_wrapper__parameterized6\
     port map (
      addra(8 downto 0) => addra(8 downto 0),
      addrb(8 downto 0) => addrb(8 downto 0),
      clkb => clkb,
      dina(71 downto 0) => dina(71 downto 0),
      doutb(71 downto 0) => doutb(71 downto 0),
      ena => ena,
      enb => enb,
      wea(7 downto 0) => wea(7 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_auto_us_df_1_memory is
  port (
    dout_i0_out : out STD_LOGIC_VECTOR ( 66 downto 0 );
    s_aclk : in STD_LOGIC;
    \goreg_dm.dout_i_reg[1]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    DI : in STD_LOGIC_VECTOR ( 66 downto 0 );
    \goreg_dm.dout_i_reg[1]_1\ : in STD_LOGIC_VECTOR ( 4 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 4 downto 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
end design_1_auto_us_df_1_memory;

architecture STRUCTURE of design_1_auto_us_df_1_memory is
  signal \gdm.dm_gen.dm_n_0\ : STD_LOGIC;
  signal \gdm.dm_gen.dm_n_1\ : STD_LOGIC;
  signal \gdm.dm_gen.dm_n_10\ : STD_LOGIC;
  signal \gdm.dm_gen.dm_n_11\ : STD_LOGIC;
  signal \gdm.dm_gen.dm_n_12\ : STD_LOGIC;
  signal \gdm.dm_gen.dm_n_13\ : STD_LOGIC;
  signal \gdm.dm_gen.dm_n_14\ : STD_LOGIC;
  signal \gdm.dm_gen.dm_n_15\ : STD_LOGIC;
  signal \gdm.dm_gen.dm_n_16\ : STD_LOGIC;
  signal \gdm.dm_gen.dm_n_17\ : STD_LOGIC;
  signal \gdm.dm_gen.dm_n_18\ : STD_LOGIC;
  signal \gdm.dm_gen.dm_n_19\ : STD_LOGIC;
  signal \gdm.dm_gen.dm_n_2\ : STD_LOGIC;
  signal \gdm.dm_gen.dm_n_20\ : STD_LOGIC;
  signal \gdm.dm_gen.dm_n_21\ : STD_LOGIC;
  signal \gdm.dm_gen.dm_n_22\ : STD_LOGIC;
  signal \gdm.dm_gen.dm_n_23\ : STD_LOGIC;
  signal \gdm.dm_gen.dm_n_24\ : STD_LOGIC;
  signal \gdm.dm_gen.dm_n_25\ : STD_LOGIC;
  signal \gdm.dm_gen.dm_n_26\ : STD_LOGIC;
  signal \gdm.dm_gen.dm_n_27\ : STD_LOGIC;
  signal \gdm.dm_gen.dm_n_28\ : STD_LOGIC;
  signal \gdm.dm_gen.dm_n_29\ : STD_LOGIC;
  signal \gdm.dm_gen.dm_n_3\ : STD_LOGIC;
  signal \gdm.dm_gen.dm_n_30\ : STD_LOGIC;
  signal \gdm.dm_gen.dm_n_31\ : STD_LOGIC;
  signal \gdm.dm_gen.dm_n_32\ : STD_LOGIC;
  signal \gdm.dm_gen.dm_n_33\ : STD_LOGIC;
  signal \gdm.dm_gen.dm_n_34\ : STD_LOGIC;
  signal \gdm.dm_gen.dm_n_35\ : STD_LOGIC;
  signal \gdm.dm_gen.dm_n_36\ : STD_LOGIC;
  signal \gdm.dm_gen.dm_n_37\ : STD_LOGIC;
  signal \gdm.dm_gen.dm_n_38\ : STD_LOGIC;
  signal \gdm.dm_gen.dm_n_39\ : STD_LOGIC;
  signal \gdm.dm_gen.dm_n_4\ : STD_LOGIC;
  signal \gdm.dm_gen.dm_n_40\ : STD_LOGIC;
  signal \gdm.dm_gen.dm_n_41\ : STD_LOGIC;
  signal \gdm.dm_gen.dm_n_42\ : STD_LOGIC;
  signal \gdm.dm_gen.dm_n_43\ : STD_LOGIC;
  signal \gdm.dm_gen.dm_n_44\ : STD_LOGIC;
  signal \gdm.dm_gen.dm_n_45\ : STD_LOGIC;
  signal \gdm.dm_gen.dm_n_46\ : STD_LOGIC;
  signal \gdm.dm_gen.dm_n_47\ : STD_LOGIC;
  signal \gdm.dm_gen.dm_n_48\ : STD_LOGIC;
  signal \gdm.dm_gen.dm_n_49\ : STD_LOGIC;
  signal \gdm.dm_gen.dm_n_5\ : STD_LOGIC;
  signal \gdm.dm_gen.dm_n_50\ : STD_LOGIC;
  signal \gdm.dm_gen.dm_n_51\ : STD_LOGIC;
  signal \gdm.dm_gen.dm_n_52\ : STD_LOGIC;
  signal \gdm.dm_gen.dm_n_53\ : STD_LOGIC;
  signal \gdm.dm_gen.dm_n_54\ : STD_LOGIC;
  signal \gdm.dm_gen.dm_n_55\ : STD_LOGIC;
  signal \gdm.dm_gen.dm_n_56\ : STD_LOGIC;
  signal \gdm.dm_gen.dm_n_57\ : STD_LOGIC;
  signal \gdm.dm_gen.dm_n_58\ : STD_LOGIC;
  signal \gdm.dm_gen.dm_n_59\ : STD_LOGIC;
  signal \gdm.dm_gen.dm_n_6\ : STD_LOGIC;
  signal \gdm.dm_gen.dm_n_60\ : STD_LOGIC;
  signal \gdm.dm_gen.dm_n_61\ : STD_LOGIC;
  signal \gdm.dm_gen.dm_n_62\ : STD_LOGIC;
  signal \gdm.dm_gen.dm_n_63\ : STD_LOGIC;
  signal \gdm.dm_gen.dm_n_64\ : STD_LOGIC;
  signal \gdm.dm_gen.dm_n_65\ : STD_LOGIC;
  signal \gdm.dm_gen.dm_n_66\ : STD_LOGIC;
  signal \gdm.dm_gen.dm_n_7\ : STD_LOGIC;
  signal \gdm.dm_gen.dm_n_8\ : STD_LOGIC;
  signal \gdm.dm_gen.dm_n_9\ : STD_LOGIC;
begin
\gdm.dm_gen.dm\: entity work.design_1_auto_us_df_1_dmem
     port map (
      DI(66 downto 0) => DI(66 downto 0),
      Q(4 downto 0) => Q(4 downto 0),
      dout_i(66) => \gdm.dm_gen.dm_n_0\,
      dout_i(65) => \gdm.dm_gen.dm_n_1\,
      dout_i(64) => \gdm.dm_gen.dm_n_2\,
      dout_i(63) => \gdm.dm_gen.dm_n_3\,
      dout_i(62) => \gdm.dm_gen.dm_n_4\,
      dout_i(61) => \gdm.dm_gen.dm_n_5\,
      dout_i(60) => \gdm.dm_gen.dm_n_6\,
      dout_i(59) => \gdm.dm_gen.dm_n_7\,
      dout_i(58) => \gdm.dm_gen.dm_n_8\,
      dout_i(57) => \gdm.dm_gen.dm_n_9\,
      dout_i(56) => \gdm.dm_gen.dm_n_10\,
      dout_i(55) => \gdm.dm_gen.dm_n_11\,
      dout_i(54) => \gdm.dm_gen.dm_n_12\,
      dout_i(53) => \gdm.dm_gen.dm_n_13\,
      dout_i(52) => \gdm.dm_gen.dm_n_14\,
      dout_i(51) => \gdm.dm_gen.dm_n_15\,
      dout_i(50) => \gdm.dm_gen.dm_n_16\,
      dout_i(49) => \gdm.dm_gen.dm_n_17\,
      dout_i(48) => \gdm.dm_gen.dm_n_18\,
      dout_i(47) => \gdm.dm_gen.dm_n_19\,
      dout_i(46) => \gdm.dm_gen.dm_n_20\,
      dout_i(45) => \gdm.dm_gen.dm_n_21\,
      dout_i(44) => \gdm.dm_gen.dm_n_22\,
      dout_i(43) => \gdm.dm_gen.dm_n_23\,
      dout_i(42) => \gdm.dm_gen.dm_n_24\,
      dout_i(41) => \gdm.dm_gen.dm_n_25\,
      dout_i(40) => \gdm.dm_gen.dm_n_26\,
      dout_i(39) => \gdm.dm_gen.dm_n_27\,
      dout_i(38) => \gdm.dm_gen.dm_n_28\,
      dout_i(37) => \gdm.dm_gen.dm_n_29\,
      dout_i(36) => \gdm.dm_gen.dm_n_30\,
      dout_i(35) => \gdm.dm_gen.dm_n_31\,
      dout_i(34) => \gdm.dm_gen.dm_n_32\,
      dout_i(33) => \gdm.dm_gen.dm_n_33\,
      dout_i(32) => \gdm.dm_gen.dm_n_34\,
      dout_i(31) => \gdm.dm_gen.dm_n_35\,
      dout_i(30) => \gdm.dm_gen.dm_n_36\,
      dout_i(29) => \gdm.dm_gen.dm_n_37\,
      dout_i(28) => \gdm.dm_gen.dm_n_38\,
      dout_i(27) => \gdm.dm_gen.dm_n_39\,
      dout_i(26) => \gdm.dm_gen.dm_n_40\,
      dout_i(25) => \gdm.dm_gen.dm_n_41\,
      dout_i(24) => \gdm.dm_gen.dm_n_42\,
      dout_i(23) => \gdm.dm_gen.dm_n_43\,
      dout_i(22) => \gdm.dm_gen.dm_n_44\,
      dout_i(21) => \gdm.dm_gen.dm_n_45\,
      dout_i(20) => \gdm.dm_gen.dm_n_46\,
      dout_i(19) => \gdm.dm_gen.dm_n_47\,
      dout_i(18) => \gdm.dm_gen.dm_n_48\,
      dout_i(17) => \gdm.dm_gen.dm_n_49\,
      dout_i(16) => \gdm.dm_gen.dm_n_50\,
      dout_i(15) => \gdm.dm_gen.dm_n_51\,
      dout_i(14) => \gdm.dm_gen.dm_n_52\,
      dout_i(13) => \gdm.dm_gen.dm_n_53\,
      dout_i(12) => \gdm.dm_gen.dm_n_54\,
      dout_i(11) => \gdm.dm_gen.dm_n_55\,
      dout_i(10) => \gdm.dm_gen.dm_n_56\,
      dout_i(9) => \gdm.dm_gen.dm_n_57\,
      dout_i(8) => \gdm.dm_gen.dm_n_58\,
      dout_i(7) => \gdm.dm_gen.dm_n_59\,
      dout_i(6) => \gdm.dm_gen.dm_n_60\,
      dout_i(5) => \gdm.dm_gen.dm_n_61\,
      dout_i(4) => \gdm.dm_gen.dm_n_62\,
      dout_i(3) => \gdm.dm_gen.dm_n_63\,
      dout_i(2) => \gdm.dm_gen.dm_n_64\,
      dout_i(1) => \gdm.dm_gen.dm_n_65\,
      dout_i(0) => \gdm.dm_gen.dm_n_66\,
      \goreg_dm.dout_i_reg[1]\(0) => \goreg_dm.dout_i_reg[1]_0\(0),
      \goreg_dm.dout_i_reg[1]_0\(4 downto 0) => \goreg_dm.dout_i_reg[1]_1\(4 downto 0),
      s_aclk => s_aclk
    );
\goreg_dm.dout_i_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_aclk,
      CE => E(0),
      D => \gdm.dm_gen.dm_n_66\,
      Q => dout_i0_out(0),
      R => '0'
    );
\goreg_dm.dout_i_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_aclk,
      CE => E(0),
      D => \gdm.dm_gen.dm_n_56\,
      Q => dout_i0_out(10),
      R => '0'
    );
\goreg_dm.dout_i_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_aclk,
      CE => E(0),
      D => \gdm.dm_gen.dm_n_55\,
      Q => dout_i0_out(11),
      R => '0'
    );
\goreg_dm.dout_i_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_aclk,
      CE => E(0),
      D => \gdm.dm_gen.dm_n_54\,
      Q => dout_i0_out(12),
      R => '0'
    );
\goreg_dm.dout_i_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_aclk,
      CE => E(0),
      D => \gdm.dm_gen.dm_n_53\,
      Q => dout_i0_out(13),
      R => '0'
    );
\goreg_dm.dout_i_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_aclk,
      CE => E(0),
      D => \gdm.dm_gen.dm_n_52\,
      Q => dout_i0_out(14),
      R => '0'
    );
\goreg_dm.dout_i_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_aclk,
      CE => E(0),
      D => \gdm.dm_gen.dm_n_51\,
      Q => dout_i0_out(15),
      R => '0'
    );
\goreg_dm.dout_i_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_aclk,
      CE => E(0),
      D => \gdm.dm_gen.dm_n_50\,
      Q => dout_i0_out(16),
      R => '0'
    );
\goreg_dm.dout_i_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_aclk,
      CE => E(0),
      D => \gdm.dm_gen.dm_n_49\,
      Q => dout_i0_out(17),
      R => '0'
    );
\goreg_dm.dout_i_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_aclk,
      CE => E(0),
      D => \gdm.dm_gen.dm_n_48\,
      Q => dout_i0_out(18),
      R => '0'
    );
\goreg_dm.dout_i_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_aclk,
      CE => E(0),
      D => \gdm.dm_gen.dm_n_47\,
      Q => dout_i0_out(19),
      R => '0'
    );
\goreg_dm.dout_i_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_aclk,
      CE => E(0),
      D => \gdm.dm_gen.dm_n_65\,
      Q => dout_i0_out(1),
      R => '0'
    );
\goreg_dm.dout_i_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_aclk,
      CE => E(0),
      D => \gdm.dm_gen.dm_n_46\,
      Q => dout_i0_out(20),
      R => '0'
    );
\goreg_dm.dout_i_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_aclk,
      CE => E(0),
      D => \gdm.dm_gen.dm_n_45\,
      Q => dout_i0_out(21),
      R => '0'
    );
\goreg_dm.dout_i_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_aclk,
      CE => E(0),
      D => \gdm.dm_gen.dm_n_44\,
      Q => dout_i0_out(22),
      R => '0'
    );
\goreg_dm.dout_i_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_aclk,
      CE => E(0),
      D => \gdm.dm_gen.dm_n_43\,
      Q => dout_i0_out(23),
      R => '0'
    );
\goreg_dm.dout_i_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_aclk,
      CE => E(0),
      D => \gdm.dm_gen.dm_n_42\,
      Q => dout_i0_out(24),
      R => '0'
    );
\goreg_dm.dout_i_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_aclk,
      CE => E(0),
      D => \gdm.dm_gen.dm_n_41\,
      Q => dout_i0_out(25),
      R => '0'
    );
\goreg_dm.dout_i_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_aclk,
      CE => E(0),
      D => \gdm.dm_gen.dm_n_40\,
      Q => dout_i0_out(26),
      R => '0'
    );
\goreg_dm.dout_i_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_aclk,
      CE => E(0),
      D => \gdm.dm_gen.dm_n_39\,
      Q => dout_i0_out(27),
      R => '0'
    );
\goreg_dm.dout_i_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_aclk,
      CE => E(0),
      D => \gdm.dm_gen.dm_n_38\,
      Q => dout_i0_out(28),
      R => '0'
    );
\goreg_dm.dout_i_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_aclk,
      CE => E(0),
      D => \gdm.dm_gen.dm_n_37\,
      Q => dout_i0_out(29),
      R => '0'
    );
\goreg_dm.dout_i_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_aclk,
      CE => E(0),
      D => \gdm.dm_gen.dm_n_64\,
      Q => dout_i0_out(2),
      R => '0'
    );
\goreg_dm.dout_i_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_aclk,
      CE => E(0),
      D => \gdm.dm_gen.dm_n_36\,
      Q => dout_i0_out(30),
      R => '0'
    );
\goreg_dm.dout_i_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_aclk,
      CE => E(0),
      D => \gdm.dm_gen.dm_n_35\,
      Q => dout_i0_out(31),
      R => '0'
    );
\goreg_dm.dout_i_reg[32]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_aclk,
      CE => E(0),
      D => \gdm.dm_gen.dm_n_34\,
      Q => dout_i0_out(32),
      R => '0'
    );
\goreg_dm.dout_i_reg[33]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_aclk,
      CE => E(0),
      D => \gdm.dm_gen.dm_n_33\,
      Q => dout_i0_out(33),
      R => '0'
    );
\goreg_dm.dout_i_reg[34]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_aclk,
      CE => E(0),
      D => \gdm.dm_gen.dm_n_32\,
      Q => dout_i0_out(34),
      R => '0'
    );
\goreg_dm.dout_i_reg[35]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_aclk,
      CE => E(0),
      D => \gdm.dm_gen.dm_n_31\,
      Q => dout_i0_out(35),
      R => '0'
    );
\goreg_dm.dout_i_reg[36]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_aclk,
      CE => E(0),
      D => \gdm.dm_gen.dm_n_30\,
      Q => dout_i0_out(36),
      R => '0'
    );
\goreg_dm.dout_i_reg[37]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_aclk,
      CE => E(0),
      D => \gdm.dm_gen.dm_n_29\,
      Q => dout_i0_out(37),
      R => '0'
    );
\goreg_dm.dout_i_reg[38]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_aclk,
      CE => E(0),
      D => \gdm.dm_gen.dm_n_28\,
      Q => dout_i0_out(38),
      R => '0'
    );
\goreg_dm.dout_i_reg[39]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_aclk,
      CE => E(0),
      D => \gdm.dm_gen.dm_n_27\,
      Q => dout_i0_out(39),
      R => '0'
    );
\goreg_dm.dout_i_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_aclk,
      CE => E(0),
      D => \gdm.dm_gen.dm_n_63\,
      Q => dout_i0_out(3),
      R => '0'
    );
\goreg_dm.dout_i_reg[40]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_aclk,
      CE => E(0),
      D => \gdm.dm_gen.dm_n_26\,
      Q => dout_i0_out(40),
      R => '0'
    );
\goreg_dm.dout_i_reg[41]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_aclk,
      CE => E(0),
      D => \gdm.dm_gen.dm_n_25\,
      Q => dout_i0_out(41),
      R => '0'
    );
\goreg_dm.dout_i_reg[42]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_aclk,
      CE => E(0),
      D => \gdm.dm_gen.dm_n_24\,
      Q => dout_i0_out(42),
      R => '0'
    );
\goreg_dm.dout_i_reg[43]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_aclk,
      CE => E(0),
      D => \gdm.dm_gen.dm_n_23\,
      Q => dout_i0_out(43),
      R => '0'
    );
\goreg_dm.dout_i_reg[44]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_aclk,
      CE => E(0),
      D => \gdm.dm_gen.dm_n_22\,
      Q => dout_i0_out(44),
      R => '0'
    );
\goreg_dm.dout_i_reg[45]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_aclk,
      CE => E(0),
      D => \gdm.dm_gen.dm_n_21\,
      Q => dout_i0_out(45),
      R => '0'
    );
\goreg_dm.dout_i_reg[46]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_aclk,
      CE => E(0),
      D => \gdm.dm_gen.dm_n_20\,
      Q => dout_i0_out(46),
      R => '0'
    );
\goreg_dm.dout_i_reg[47]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_aclk,
      CE => E(0),
      D => \gdm.dm_gen.dm_n_19\,
      Q => dout_i0_out(47),
      R => '0'
    );
\goreg_dm.dout_i_reg[48]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_aclk,
      CE => E(0),
      D => \gdm.dm_gen.dm_n_18\,
      Q => dout_i0_out(48),
      R => '0'
    );
\goreg_dm.dout_i_reg[49]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_aclk,
      CE => E(0),
      D => \gdm.dm_gen.dm_n_17\,
      Q => dout_i0_out(49),
      R => '0'
    );
\goreg_dm.dout_i_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_aclk,
      CE => E(0),
      D => \gdm.dm_gen.dm_n_62\,
      Q => dout_i0_out(4),
      R => '0'
    );
\goreg_dm.dout_i_reg[50]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_aclk,
      CE => E(0),
      D => \gdm.dm_gen.dm_n_16\,
      Q => dout_i0_out(50),
      R => '0'
    );
\goreg_dm.dout_i_reg[51]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_aclk,
      CE => E(0),
      D => \gdm.dm_gen.dm_n_15\,
      Q => dout_i0_out(51),
      R => '0'
    );
\goreg_dm.dout_i_reg[52]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_aclk,
      CE => E(0),
      D => \gdm.dm_gen.dm_n_14\,
      Q => dout_i0_out(52),
      R => '0'
    );
\goreg_dm.dout_i_reg[53]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_aclk,
      CE => E(0),
      D => \gdm.dm_gen.dm_n_13\,
      Q => dout_i0_out(53),
      R => '0'
    );
\goreg_dm.dout_i_reg[54]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_aclk,
      CE => E(0),
      D => \gdm.dm_gen.dm_n_12\,
      Q => dout_i0_out(54),
      R => '0'
    );
\goreg_dm.dout_i_reg[55]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_aclk,
      CE => E(0),
      D => \gdm.dm_gen.dm_n_11\,
      Q => dout_i0_out(55),
      R => '0'
    );
\goreg_dm.dout_i_reg[56]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_aclk,
      CE => E(0),
      D => \gdm.dm_gen.dm_n_10\,
      Q => dout_i0_out(56),
      R => '0'
    );
\goreg_dm.dout_i_reg[57]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_aclk,
      CE => E(0),
      D => \gdm.dm_gen.dm_n_9\,
      Q => dout_i0_out(57),
      R => '0'
    );
\goreg_dm.dout_i_reg[58]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_aclk,
      CE => E(0),
      D => \gdm.dm_gen.dm_n_8\,
      Q => dout_i0_out(58),
      R => '0'
    );
\goreg_dm.dout_i_reg[59]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_aclk,
      CE => E(0),
      D => \gdm.dm_gen.dm_n_7\,
      Q => dout_i0_out(59),
      R => '0'
    );
\goreg_dm.dout_i_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_aclk,
      CE => E(0),
      D => \gdm.dm_gen.dm_n_61\,
      Q => dout_i0_out(5),
      R => '0'
    );
\goreg_dm.dout_i_reg[60]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_aclk,
      CE => E(0),
      D => \gdm.dm_gen.dm_n_6\,
      Q => dout_i0_out(60),
      R => '0'
    );
\goreg_dm.dout_i_reg[61]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_aclk,
      CE => E(0),
      D => \gdm.dm_gen.dm_n_5\,
      Q => dout_i0_out(61),
      R => '0'
    );
\goreg_dm.dout_i_reg[62]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_aclk,
      CE => E(0),
      D => \gdm.dm_gen.dm_n_4\,
      Q => dout_i0_out(62),
      R => '0'
    );
\goreg_dm.dout_i_reg[63]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_aclk,
      CE => E(0),
      D => \gdm.dm_gen.dm_n_3\,
      Q => dout_i0_out(63),
      R => '0'
    );
\goreg_dm.dout_i_reg[64]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_aclk,
      CE => E(0),
      D => \gdm.dm_gen.dm_n_2\,
      Q => dout_i0_out(64),
      R => '0'
    );
\goreg_dm.dout_i_reg[65]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_aclk,
      CE => E(0),
      D => \gdm.dm_gen.dm_n_1\,
      Q => dout_i0_out(65),
      R => '0'
    );
\goreg_dm.dout_i_reg[66]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_aclk,
      CE => E(0),
      D => \gdm.dm_gen.dm_n_0\,
      Q => dout_i0_out(66),
      R => '0'
    );
\goreg_dm.dout_i_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_aclk,
      CE => E(0),
      D => \gdm.dm_gen.dm_n_60\,
      Q => dout_i0_out(6),
      R => '0'
    );
\goreg_dm.dout_i_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_aclk,
      CE => E(0),
      D => \gdm.dm_gen.dm_n_59\,
      Q => dout_i0_out(7),
      R => '0'
    );
\goreg_dm.dout_i_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_aclk,
      CE => E(0),
      D => \gdm.dm_gen.dm_n_58\,
      Q => dout_i0_out(8),
      R => '0'
    );
\goreg_dm.dout_i_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_aclk,
      CE => E(0),
      D => \gdm.dm_gen.dm_n_57\,
      Q => dout_i0_out(9),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_auto_us_df_1_rd_logic is
  port (
    \out\ : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_awvalid : out STD_LOGIC;
    \gpregsm2.curr_fwft_state_reg[0]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q : out STD_LOGIC_VECTOR ( 4 downto 0 );
    \gc0.count_d1_reg[4]\ : out STD_LOGIC_VECTOR ( 4 downto 0 );
    ram_empty_i_reg : in STD_LOGIC;
    s_aclk : in STD_LOGIC;
    \gc0.count_d1_reg[4]_0\ : in STD_LOGIC;
    m_axi_awready : in STD_LOGIC
  );
end design_1_auto_us_df_1_rd_logic;

architecture STRUCTURE of design_1_auto_us_df_1_rd_logic is
  signal \^e\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^out\ : STD_LOGIC;
begin
  E(0) <= \^e\(0);
  \out\ <= \^out\;
\gr1.gr1_int.rfwft\: entity work.design_1_auto_us_df_1_rd_fwft
     port map (
      E(0) => \^e\(0),
      \gpregsm2.curr_fwft_state_reg[0]_0\(0) => \gpregsm2.curr_fwft_state_reg[0]\(0),
      \gpregsm2.user_valid_reg_0\ => \gc0.count_d1_reg[4]_0\,
      m_axi_awready => m_axi_awready,
      m_axi_awvalid => m_axi_awvalid,
      \out\ => \^out\,
      s_aclk => s_aclk
    );
\grss.rsts\: entity work.design_1_auto_us_df_1_rd_status_flags_ss
     port map (
      \out\ => \^out\,
      ram_empty_i_reg_0 => ram_empty_i_reg,
      ram_empty_i_reg_1 => \gc0.count_d1_reg[4]_0\,
      s_aclk => s_aclk
    );
rpntr: entity work.design_1_auto_us_df_1_rd_bin_cntr
     port map (
      E(0) => \^e\(0),
      Q(4 downto 0) => Q(4 downto 0),
      \gc0.count_d1_reg[4]_0\(4 downto 0) => \gc0.count_d1_reg[4]\(4 downto 0),
      \gc0.count_d1_reg[4]_1\ => \gc0.count_d1_reg[4]_0\,
      s_aclk => s_aclk
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_auto_us_df_1_reset_blk_ramfifo is
  port (
    \out\ : out STD_LOGIC;
    \grstd1.grst_full.grst_f.rst_d3_reg_0\ : out STD_LOGIC;
    src_in : out STD_LOGIC;
    AR : out STD_LOGIC_VECTOR ( 0 to 0 );
    src_arst : in STD_LOGIC;
    s_aclk : in STD_LOGIC
  );
end design_1_auto_us_df_1_reset_blk_ramfifo;

architecture STRUCTURE of design_1_auto_us_df_1_reset_blk_ramfifo is
  signal p_2_out : STD_LOGIC;
  signal rst_d1 : STD_LOGIC;
  attribute async_reg : string;
  attribute async_reg of rst_d1 : signal is "true";
  attribute msgon : string;
  attribute msgon of rst_d1 : signal is "true";
  signal rst_d2 : STD_LOGIC;
  attribute async_reg of rst_d2 : signal is "true";
  attribute msgon of rst_d2 : signal is "true";
  signal rst_d3 : STD_LOGIC;
  attribute async_reg of rst_d3 : signal is "true";
  attribute msgon of rst_d3 : signal is "true";
  signal rst_wr_reg2 : STD_LOGIC;
  attribute async_reg of rst_wr_reg2 : signal is "true";
  attribute msgon of rst_wr_reg2 : signal is "true";
  signal sckt_wr_rst_cc : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \^src_in\ : STD_LOGIC;
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \grstd1.grst_full.grst_f.rst_d1_reg\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \grstd1.grst_full.grst_f.rst_d1_reg\ : label is "yes";
  attribute msgon of \grstd1.grst_full.grst_f.rst_d1_reg\ : label is "true";
  attribute ASYNC_REG_boolean of \grstd1.grst_full.grst_f.rst_d2_reg\ : label is std.standard.true;
  attribute KEEP of \grstd1.grst_full.grst_f.rst_d2_reg\ : label is "yes";
  attribute msgon of \grstd1.grst_full.grst_f.rst_d2_reg\ : label is "true";
  attribute ASYNC_REG_boolean of \grstd1.grst_full.grst_f.rst_d3_reg\ : label is std.standard.true;
  attribute KEEP of \grstd1.grst_full.grst_f.rst_d3_reg\ : label is "yes";
  attribute msgon of \grstd1.grst_full.grst_f.rst_d3_reg\ : label is "true";
  attribute DEF_VAL : string;
  attribute DEF_VAL of \ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst\ : label is "1'b0";
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst\ : label is 2;
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst\ : label is 0;
  attribute INV_DEF_VAL : string;
  attribute INV_DEF_VAL of \ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst\ : label is "1'b1";
  attribute RST_ACTIVE_HIGH : integer;
  attribute RST_ACTIVE_HIGH of \ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst\ : label is 1;
  attribute VERSION : integer;
  attribute VERSION of \ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst\ : label is 0;
  attribute XPM_CDC : string;
  attribute XPM_CDC of \ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst\ : label is "ASYNC_RST";
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst\ : label is "TRUE";
begin
  \grstd1.grst_full.grst_f.rst_d3_reg_0\ <= rst_d3;
  \out\ <= rst_d2;
  src_in <= \^src_in\;
\gaxi_full_lite.gwrite_ch.gwach2.xpm_cdc_single_inst1_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => sckt_wr_rst_cc(2),
      I1 => sckt_wr_rst_cc(3),
      I2 => sckt_wr_rst_cc(0),
      I3 => sckt_wr_rst_cc(1),
      I4 => rst_wr_reg2,
      O => \^src_in\
    );
\gc0.count_d1[4]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
        port map (
      I0 => sckt_wr_rst_cc(1),
      I1 => sckt_wr_rst_cc(0),
      I2 => rst_wr_reg2,
      O => AR(0)
    );
\grstd1.grst_full.grst_f.rst_d1_reg\: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => s_aclk,
      CE => '1',
      D => \^src_in\,
      PRE => rst_wr_reg2,
      Q => rst_d1
    );
\grstd1.grst_full.grst_f.rst_d2_reg\: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => s_aclk,
      CE => '1',
      D => rst_d1,
      PRE => rst_wr_reg2,
      Q => rst_d2
    );
\grstd1.grst_full.grst_f.rst_d3_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => rst_d2,
      I1 => rst_wr_reg2,
      I2 => sckt_wr_rst_cc(0),
      I3 => sckt_wr_rst_cc(1),
      O => p_2_out
    );
\grstd1.grst_full.grst_f.rst_d3_reg\: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => s_aclk,
      CE => '1',
      D => p_2_out,
      PRE => rst_wr_reg2,
      Q => rst_d3
    );
\ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_aclk,
      CE => '1',
      D => rst_wr_reg2,
      Q => sckt_wr_rst_cc(0),
      R => '0'
    );
\ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_aclk,
      CE => '1',
      D => sckt_wr_rst_cc(0),
      Q => sckt_wr_rst_cc(1),
      R => '0'
    );
\ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_aclk,
      CE => '1',
      D => sckt_wr_rst_cc(1),
      Q => sckt_wr_rst_cc(2),
      R => '0'
    );
\ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_aclk,
      CE => '1',
      D => sckt_wr_rst_cc(2),
      Q => sckt_wr_rst_cc(3),
      R => '0'
    );
\ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst\: entity work.design_1_auto_us_df_1_xpm_cdc_async_rst
     port map (
      dest_arst => rst_wr_reg2,
      dest_clk => s_aclk,
      src_arst => src_arst
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_auto_us_df_1_wr_logic is
  port (
    s_axi_awready : out STD_LOGIC;
    ram_full_fb_i_reg : out STD_LOGIC;
    ram_full_fb_i_reg_0 : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q : out STD_LOGIC_VECTOR ( 4 downto 0 );
    s_aclk : in STD_LOGIC;
    \out\ : in STD_LOGIC;
    s_axi_awvalid : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    ram_full_fb_i_reg_1 : in STD_LOGIC;
    ram_empty_i_reg : in STD_LOGIC;
    ram_empty_fb_i_i_3 : in STD_LOGIC_VECTOR ( 4 downto 0 );
    ram_empty_fb_i_i_2 : in STD_LOGIC_VECTOR ( 4 downto 0 );
    AR : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
end design_1_auto_us_df_1_wr_logic;

architecture STRUCTURE of design_1_auto_us_df_1_wr_logic is
  signal \gwss.wsts_n_0\ : STD_LOGIC;
  signal ram_full_comb : STD_LOGIC;
  signal \^ram_full_fb_i_reg_0\ : STD_LOGIC_VECTOR ( 0 to 0 );
begin
  ram_full_fb_i_reg_0(0) <= \^ram_full_fb_i_reg_0\(0);
\gwss.wsts\: entity work.design_1_auto_us_df_1_wr_status_flags_ss
     port map (
      E(0) => \^ram_full_fb_i_reg_0\(0),
      \out\ => \gwss.wsts_n_0\,
      ram_full_comb => ram_full_comb,
      ram_full_i_reg_0 => \out\,
      s_aclk => s_aclk,
      s_axi_awready => s_axi_awready,
      s_axi_awvalid => s_axi_awvalid
    );
wpntr: entity work.design_1_auto_us_df_1_wr_bin_cntr
     port map (
      AR(0) => AR(0),
      E(0) => E(0),
      Q(4 downto 0) => Q(4 downto 0),
      \gcc0.gc0.count_reg[4]_0\(0) => \^ram_full_fb_i_reg_0\(0),
      \out\ => \gwss.wsts_n_0\,
      ram_empty_fb_i_i_2_0(4 downto 0) => ram_empty_fb_i_i_2(4 downto 0),
      ram_empty_fb_i_i_3_0(4 downto 0) => ram_empty_fb_i_i_3(4 downto 0),
      ram_empty_i_reg => ram_empty_i_reg,
      ram_full_comb => ram_full_comb,
      ram_full_fb_i_reg => ram_full_fb_i_reg,
      ram_full_fb_i_reg_0 => ram_full_fb_i_reg_1,
      s_aclk => s_aclk,
      s_axi_awvalid => s_axi_awvalid
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_auto_us_df_1_blk_mem_gen_generic_cstr is
  port (
    doutb : out STD_LOGIC_VECTOR ( 575 downto 0 );
    clkb : in STD_LOGIC;
    enb : in STD_LOGIC;
    ena : in STD_LOGIC;
    addrb : in STD_LOGIC_VECTOR ( 8 downto 0 );
    addra : in STD_LOGIC_VECTOR ( 8 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 71 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 63 downto 0 )
  );
end design_1_auto_us_df_1_blk_mem_gen_generic_cstr;

architecture STRUCTURE of design_1_auto_us_df_1_blk_mem_gen_generic_cstr is
begin
\ramloop[0].ram.r\: entity work.design_1_auto_us_df_1_blk_mem_gen_prim_width
     port map (
      addra(8 downto 0) => addra(8 downto 0),
      addrb(8 downto 0) => addrb(8 downto 0),
      clkb => clkb,
      dina(71 downto 0) => dina(71 downto 0),
      doutb(71 downto 0) => doutb(71 downto 0),
      ena => ena,
      enb => enb,
      wea(7 downto 0) => wea(7 downto 0)
    );
\ramloop[1].ram.r\: entity work.\design_1_auto_us_df_1_blk_mem_gen_prim_width__parameterized0\
     port map (
      addra(8 downto 0) => addra(8 downto 0),
      addrb(8 downto 0) => addrb(8 downto 0),
      clkb => clkb,
      dina(71 downto 0) => dina(71 downto 0),
      doutb(71 downto 0) => doutb(143 downto 72),
      ena => ena,
      enb => enb,
      wea(7 downto 0) => wea(15 downto 8)
    );
\ramloop[2].ram.r\: entity work.\design_1_auto_us_df_1_blk_mem_gen_prim_width__parameterized1\
     port map (
      addra(8 downto 0) => addra(8 downto 0),
      addrb(8 downto 0) => addrb(8 downto 0),
      clkb => clkb,
      dina(71 downto 0) => dina(71 downto 0),
      doutb(71 downto 0) => doutb(215 downto 144),
      ena => ena,
      enb => enb,
      wea(7 downto 0) => wea(23 downto 16)
    );
\ramloop[3].ram.r\: entity work.\design_1_auto_us_df_1_blk_mem_gen_prim_width__parameterized2\
     port map (
      addra(8 downto 0) => addra(8 downto 0),
      addrb(8 downto 0) => addrb(8 downto 0),
      clkb => clkb,
      dina(71 downto 0) => dina(71 downto 0),
      doutb(71 downto 0) => doutb(287 downto 216),
      ena => ena,
      enb => enb,
      wea(7 downto 0) => wea(31 downto 24)
    );
\ramloop[4].ram.r\: entity work.\design_1_auto_us_df_1_blk_mem_gen_prim_width__parameterized3\
     port map (
      addra(8 downto 0) => addra(8 downto 0),
      addrb(8 downto 0) => addrb(8 downto 0),
      clkb => clkb,
      dina(71 downto 0) => dina(71 downto 0),
      doutb(71 downto 0) => doutb(359 downto 288),
      ena => ena,
      enb => enb,
      wea(7 downto 0) => wea(39 downto 32)
    );
\ramloop[5].ram.r\: entity work.\design_1_auto_us_df_1_blk_mem_gen_prim_width__parameterized4\
     port map (
      addra(8 downto 0) => addra(8 downto 0),
      addrb(8 downto 0) => addrb(8 downto 0),
      clkb => clkb,
      dina(71 downto 0) => dina(71 downto 0),
      doutb(71 downto 0) => doutb(431 downto 360),
      ena => ena,
      enb => enb,
      wea(7 downto 0) => wea(47 downto 40)
    );
\ramloop[6].ram.r\: entity work.\design_1_auto_us_df_1_blk_mem_gen_prim_width__parameterized5\
     port map (
      addra(8 downto 0) => addra(8 downto 0),
      addrb(8 downto 0) => addrb(8 downto 0),
      clkb => clkb,
      dina(71 downto 0) => dina(71 downto 0),
      doutb(71 downto 0) => doutb(503 downto 432),
      ena => ena,
      enb => enb,
      wea(7 downto 0) => wea(55 downto 48)
    );
\ramloop[7].ram.r\: entity work.\design_1_auto_us_df_1_blk_mem_gen_prim_width__parameterized6\
     port map (
      addra(8 downto 0) => addra(8 downto 0),
      addrb(8 downto 0) => addrb(8 downto 0),
      clkb => clkb,
      dina(71 downto 0) => dina(71 downto 0),
      doutb(71 downto 0) => doutb(575 downto 504),
      ena => ena,
      enb => enb,
      wea(7 downto 0) => wea(63 downto 56)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_auto_us_df_1_fifo_generator_ramfifo is
  port (
    src_in : out STD_LOGIC;
    s_axi_awready : out STD_LOGIC;
    m_axi_awvalid : out STD_LOGIC;
    dout_i0_out : out STD_LOGIC_VECTOR ( 66 downto 0 );
    src_arst : in STD_LOGIC;
    s_aclk : in STD_LOGIC;
    m_axi_awready : in STD_LOGIC;
    DI : in STD_LOGIC_VECTOR ( 66 downto 0 );
    s_axi_awvalid : in STD_LOGIC
  );
end design_1_auto_us_df_1_fifo_generator_ramfifo;

architecture STRUCTURE of design_1_auto_us_df_1_fifo_generator_ramfifo is
  signal \gntv_or_sync_fifo.gl0.rd_n_1\ : STD_LOGIC;
  signal \gntv_or_sync_fifo.gl0.rd_n_3\ : STD_LOGIC;
  signal \gntv_or_sync_fifo.gl0.wr_n_1\ : STD_LOGIC;
  signal p_0_out : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal p_12_out : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal p_19_out : STD_LOGIC;
  signal p_2_out : STD_LOGIC;
  signal rd_pntr_plus1 : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal rst_full_ff_i : STD_LOGIC;
  signal rst_full_gen_i : STD_LOGIC;
  signal rstblk_n_3 : STD_LOGIC;
begin
\gntv_or_sync_fifo.gl0.rd\: entity work.design_1_auto_us_df_1_rd_logic
     port map (
      E(0) => \gntv_or_sync_fifo.gl0.rd_n_1\,
      Q(4 downto 0) => rd_pntr_plus1(4 downto 0),
      \gc0.count_d1_reg[4]\(4 downto 0) => p_0_out(4 downto 0),
      \gc0.count_d1_reg[4]_0\ => rstblk_n_3,
      \gpregsm2.curr_fwft_state_reg[0]\(0) => \gntv_or_sync_fifo.gl0.rd_n_3\,
      m_axi_awready => m_axi_awready,
      m_axi_awvalid => m_axi_awvalid,
      \out\ => p_2_out,
      ram_empty_i_reg => \gntv_or_sync_fifo.gl0.wr_n_1\,
      s_aclk => s_aclk
    );
\gntv_or_sync_fifo.gl0.wr\: entity work.design_1_auto_us_df_1_wr_logic
     port map (
      AR(0) => rstblk_n_3,
      E(0) => \gntv_or_sync_fifo.gl0.rd_n_1\,
      Q(4 downto 0) => p_12_out(4 downto 0),
      \out\ => rst_full_ff_i,
      ram_empty_fb_i_i_2(4 downto 0) => rd_pntr_plus1(4 downto 0),
      ram_empty_fb_i_i_3(4 downto 0) => p_0_out(4 downto 0),
      ram_empty_i_reg => p_2_out,
      ram_full_fb_i_reg => \gntv_or_sync_fifo.gl0.wr_n_1\,
      ram_full_fb_i_reg_0(0) => p_19_out,
      ram_full_fb_i_reg_1 => rst_full_gen_i,
      s_aclk => s_aclk,
      s_axi_awready => s_axi_awready,
      s_axi_awvalid => s_axi_awvalid
    );
\gntv_or_sync_fifo.mem\: entity work.design_1_auto_us_df_1_memory
     port map (
      DI(66 downto 0) => DI(66 downto 0),
      E(0) => \gntv_or_sync_fifo.gl0.rd_n_3\,
      Q(4 downto 0) => p_12_out(4 downto 0),
      dout_i0_out(66 downto 0) => dout_i0_out(66 downto 0),
      \goreg_dm.dout_i_reg[1]_0\(0) => p_19_out,
      \goreg_dm.dout_i_reg[1]_1\(4 downto 0) => p_0_out(4 downto 0),
      s_aclk => s_aclk
    );
rstblk: entity work.design_1_auto_us_df_1_reset_blk_ramfifo
     port map (
      AR(0) => rstblk_n_3,
      \grstd1.grst_full.grst_f.rst_d3_reg_0\ => rst_full_gen_i,
      \out\ => rst_full_ff_i,
      s_aclk => s_aclk,
      src_arst => src_arst,
      src_in => src_in
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_auto_us_df_1_blk_mem_gen_top is
  port (
    doutb : out STD_LOGIC_VECTOR ( 575 downto 0 );
    clkb : in STD_LOGIC;
    enb : in STD_LOGIC;
    ena : in STD_LOGIC;
    addrb : in STD_LOGIC_VECTOR ( 8 downto 0 );
    addra : in STD_LOGIC_VECTOR ( 8 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 71 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 63 downto 0 )
  );
end design_1_auto_us_df_1_blk_mem_gen_top;

architecture STRUCTURE of design_1_auto_us_df_1_blk_mem_gen_top is
begin
\valid.cstr\: entity work.design_1_auto_us_df_1_blk_mem_gen_generic_cstr
     port map (
      addra(8 downto 0) => addra(8 downto 0),
      addrb(8 downto 0) => addrb(8 downto 0),
      clkb => clkb,
      dina(71 downto 0) => dina(71 downto 0),
      doutb(575 downto 0) => doutb(575 downto 0),
      ena => ena,
      enb => enb,
      wea(63 downto 0) => wea(63 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_auto_us_df_1_fifo_generator_top is
  port (
    src_in : out STD_LOGIC;
    s_axi_awready : out STD_LOGIC;
    m_axi_awvalid : out STD_LOGIC;
    dout_i0_out : out STD_LOGIC_VECTOR ( 66 downto 0 );
    src_arst : in STD_LOGIC;
    s_aclk : in STD_LOGIC;
    m_axi_awready : in STD_LOGIC;
    DI : in STD_LOGIC_VECTOR ( 66 downto 0 );
    s_axi_awvalid : in STD_LOGIC
  );
end design_1_auto_us_df_1_fifo_generator_top;

architecture STRUCTURE of design_1_auto_us_df_1_fifo_generator_top is
begin
\grf.rf\: entity work.design_1_auto_us_df_1_fifo_generator_ramfifo
     port map (
      DI(66 downto 0) => DI(66 downto 0),
      dout_i0_out(66 downto 0) => dout_i0_out(66 downto 0),
      m_axi_awready => m_axi_awready,
      m_axi_awvalid => m_axi_awvalid,
      s_aclk => s_aclk,
      s_axi_awready => s_axi_awready,
      s_axi_awvalid => s_axi_awvalid,
      src_arst => src_arst,
      src_in => src_in
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_auto_us_df_1_blk_mem_gen_v8_4_3_synth is
  port (
    doutb : out STD_LOGIC_VECTOR ( 575 downto 0 );
    clkb : in STD_LOGIC;
    enb : in STD_LOGIC;
    ena : in STD_LOGIC;
    addrb : in STD_LOGIC_VECTOR ( 8 downto 0 );
    addra : in STD_LOGIC_VECTOR ( 8 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 71 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 63 downto 0 )
  );
end design_1_auto_us_df_1_blk_mem_gen_v8_4_3_synth;

architecture STRUCTURE of design_1_auto_us_df_1_blk_mem_gen_v8_4_3_synth is
begin
\gnbram.gnativebmg.native_blk_mem_gen\: entity work.design_1_auto_us_df_1_blk_mem_gen_top
     port map (
      addra(8 downto 0) => addra(8 downto 0),
      addrb(8 downto 0) => addrb(8 downto 0),
      clkb => clkb,
      dina(71 downto 0) => dina(71 downto 0),
      doutb(575 downto 0) => doutb(575 downto 0),
      ena => ena,
      enb => enb,
      wea(63 downto 0) => wea(63 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_auto_us_df_1_fifo_generator_v13_2_4_synth is
  port (
    dout_i0_out : out STD_LOGIC_VECTOR ( 66 downto 0 );
    s_axi_awready : out STD_LOGIC;
    m_axi_awvalid : out STD_LOGIC;
    m_axi_awready : in STD_LOGIC;
    s_aclk : in STD_LOGIC;
    s_aresetn : in STD_LOGIC;
    DI : in STD_LOGIC_VECTOR ( 66 downto 0 );
    s_axi_awvalid : in STD_LOGIC
  );
end design_1_auto_us_df_1_fifo_generator_v13_2_4_synth;

architecture STRUCTURE of design_1_auto_us_df_1_fifo_generator_v13_2_4_synth is
  signal \gaxi_full_lite.gwrite_ch.gwach2.xpm_cdc_single_inst1_n_0\ : STD_LOGIC;
  signal \inverted_reset__0\ : STD_LOGIC;
  signal wr_rst_busy_wach : STD_LOGIC;
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \gaxi_full_lite.gwrite_ch.gwach2.xpm_cdc_single_inst1\ : label is 4;
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \gaxi_full_lite.gwrite_ch.gwach2.xpm_cdc_single_inst1\ : label is 0;
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \gaxi_full_lite.gwrite_ch.gwach2.xpm_cdc_single_inst1\ : label is 0;
  attribute SRC_INPUT_REG : integer;
  attribute SRC_INPUT_REG of \gaxi_full_lite.gwrite_ch.gwach2.xpm_cdc_single_inst1\ : label is 1;
  attribute VERSION : integer;
  attribute VERSION of \gaxi_full_lite.gwrite_ch.gwach2.xpm_cdc_single_inst1\ : label is 0;
  attribute XPM_CDC : string;
  attribute XPM_CDC of \gaxi_full_lite.gwrite_ch.gwach2.xpm_cdc_single_inst1\ : label is "SINGLE";
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \gaxi_full_lite.gwrite_ch.gwach2.xpm_cdc_single_inst1\ : label is "TRUE";
begin
\gaxi_full_lite.gwrite_ch.gwach2.axi_wach\: entity work.design_1_auto_us_df_1_fifo_generator_top
     port map (
      DI(66 downto 0) => DI(66 downto 0),
      dout_i0_out(66 downto 0) => dout_i0_out(66 downto 0),
      m_axi_awready => m_axi_awready,
      m_axi_awvalid => m_axi_awvalid,
      s_aclk => s_aclk,
      s_axi_awready => s_axi_awready,
      s_axi_awvalid => s_axi_awvalid,
      src_arst => \inverted_reset__0\,
      src_in => wr_rst_busy_wach
    );
\gaxi_full_lite.gwrite_ch.gwach2.xpm_cdc_single_inst1\: entity work.design_1_auto_us_df_1_xpm_cdc_single
     port map (
      dest_clk => s_aclk,
      dest_out => \gaxi_full_lite.gwrite_ch.gwach2.xpm_cdc_single_inst1_n_0\,
      src_clk => s_aclk,
      src_in => wr_rst_busy_wach
    );
inverted_reset: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => s_aresetn,
      O => \inverted_reset__0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_auto_us_df_1_blk_mem_gen_v8_4_3 is
  port (
    clka : in STD_LOGIC;
    rsta : in STD_LOGIC;
    ena : in STD_LOGIC;
    regcea : in STD_LOGIC;
    wea : in STD_LOGIC_VECTOR ( 63 downto 0 );
    addra : in STD_LOGIC_VECTOR ( 8 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 575 downto 0 );
    douta : out STD_LOGIC_VECTOR ( 575 downto 0 );
    clkb : in STD_LOGIC;
    rstb : in STD_LOGIC;
    enb : in STD_LOGIC;
    regceb : in STD_LOGIC;
    web : in STD_LOGIC_VECTOR ( 63 downto 0 );
    addrb : in STD_LOGIC_VECTOR ( 8 downto 0 );
    dinb : in STD_LOGIC_VECTOR ( 575 downto 0 );
    doutb : out STD_LOGIC_VECTOR ( 575 downto 0 );
    injectsbiterr : in STD_LOGIC;
    injectdbiterr : in STD_LOGIC;
    eccpipece : in STD_LOGIC;
    sbiterr : out STD_LOGIC;
    dbiterr : out STD_LOGIC;
    rdaddrecc : out STD_LOGIC_VECTOR ( 8 downto 0 );
    sleep : in STD_LOGIC;
    deepsleep : in STD_LOGIC;
    shutdown : in STD_LOGIC;
    rsta_busy : out STD_LOGIC;
    rstb_busy : out STD_LOGIC;
    s_aclk : in STD_LOGIC;
    s_aresetn : in STD_LOGIC;
    s_axi_awid : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_awaddr : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_awlen : in STD_LOGIC_VECTOR ( 7 downto 0 );
    s_axi_awsize : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_awburst : in STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_awvalid : in STD_LOGIC;
    s_axi_awready : out STD_LOGIC;
    s_axi_wdata : in STD_LOGIC_VECTOR ( 575 downto 0 );
    s_axi_wstrb : in STD_LOGIC_VECTOR ( 63 downto 0 );
    s_axi_wlast : in STD_LOGIC;
    s_axi_wvalid : in STD_LOGIC;
    s_axi_wready : out STD_LOGIC;
    s_axi_bid : out STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_bresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_bvalid : out STD_LOGIC;
    s_axi_bready : in STD_LOGIC;
    s_axi_arid : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_araddr : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_arlen : in STD_LOGIC_VECTOR ( 7 downto 0 );
    s_axi_arsize : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_arburst : in STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_arvalid : in STD_LOGIC;
    s_axi_arready : out STD_LOGIC;
    s_axi_rid : out STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_rdata : out STD_LOGIC_VECTOR ( 575 downto 0 );
    s_axi_rresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_rlast : out STD_LOGIC;
    s_axi_rvalid : out STD_LOGIC;
    s_axi_rready : in STD_LOGIC;
    s_axi_injectsbiterr : in STD_LOGIC;
    s_axi_injectdbiterr : in STD_LOGIC;
    s_axi_sbiterr : out STD_LOGIC;
    s_axi_dbiterr : out STD_LOGIC;
    s_axi_rdaddrecc : out STD_LOGIC_VECTOR ( 8 downto 0 )
  );
  attribute C_ADDRA_WIDTH : integer;
  attribute C_ADDRA_WIDTH of design_1_auto_us_df_1_blk_mem_gen_v8_4_3 : entity is 9;
  attribute C_ADDRB_WIDTH : integer;
  attribute C_ADDRB_WIDTH of design_1_auto_us_df_1_blk_mem_gen_v8_4_3 : entity is 9;
  attribute C_ALGORITHM : integer;
  attribute C_ALGORITHM of design_1_auto_us_df_1_blk_mem_gen_v8_4_3 : entity is 1;
  attribute C_AXI_ID_WIDTH : integer;
  attribute C_AXI_ID_WIDTH of design_1_auto_us_df_1_blk_mem_gen_v8_4_3 : entity is 4;
  attribute C_AXI_SLAVE_TYPE : integer;
  attribute C_AXI_SLAVE_TYPE of design_1_auto_us_df_1_blk_mem_gen_v8_4_3 : entity is 0;
  attribute C_AXI_TYPE : integer;
  attribute C_AXI_TYPE of design_1_auto_us_df_1_blk_mem_gen_v8_4_3 : entity is 1;
  attribute C_BYTE_SIZE : integer;
  attribute C_BYTE_SIZE of design_1_auto_us_df_1_blk_mem_gen_v8_4_3 : entity is 9;
  attribute C_COMMON_CLK : integer;
  attribute C_COMMON_CLK of design_1_auto_us_df_1_blk_mem_gen_v8_4_3 : entity is 0;
  attribute C_COUNT_18K_BRAM : string;
  attribute C_COUNT_18K_BRAM of design_1_auto_us_df_1_blk_mem_gen_v8_4_3 : entity is "";
  attribute C_COUNT_36K_BRAM : string;
  attribute C_COUNT_36K_BRAM of design_1_auto_us_df_1_blk_mem_gen_v8_4_3 : entity is "";
  attribute C_CTRL_ECC_ALGO : string;
  attribute C_CTRL_ECC_ALGO of design_1_auto_us_df_1_blk_mem_gen_v8_4_3 : entity is "ECCHSIAO32-7";
  attribute C_DEFAULT_DATA : string;
  attribute C_DEFAULT_DATA of design_1_auto_us_df_1_blk_mem_gen_v8_4_3 : entity is "0";
  attribute C_DISABLE_WARN_BHV_COLL : integer;
  attribute C_DISABLE_WARN_BHV_COLL of design_1_auto_us_df_1_blk_mem_gen_v8_4_3 : entity is 1;
  attribute C_DISABLE_WARN_BHV_RANGE : integer;
  attribute C_DISABLE_WARN_BHV_RANGE of design_1_auto_us_df_1_blk_mem_gen_v8_4_3 : entity is 0;
  attribute C_ELABORATION_DIR : string;
  attribute C_ELABORATION_DIR of design_1_auto_us_df_1_blk_mem_gen_v8_4_3 : entity is "";
  attribute C_ENABLE_32BIT_ADDRESS : integer;
  attribute C_ENABLE_32BIT_ADDRESS of design_1_auto_us_df_1_blk_mem_gen_v8_4_3 : entity is 0;
  attribute C_EN_DEEPSLEEP_PIN : integer;
  attribute C_EN_DEEPSLEEP_PIN of design_1_auto_us_df_1_blk_mem_gen_v8_4_3 : entity is 0;
  attribute C_EN_ECC_PIPE : integer;
  attribute C_EN_ECC_PIPE of design_1_auto_us_df_1_blk_mem_gen_v8_4_3 : entity is 0;
  attribute C_EN_RDADDRA_CHG : integer;
  attribute C_EN_RDADDRA_CHG of design_1_auto_us_df_1_blk_mem_gen_v8_4_3 : entity is 0;
  attribute C_EN_RDADDRB_CHG : integer;
  attribute C_EN_RDADDRB_CHG of design_1_auto_us_df_1_blk_mem_gen_v8_4_3 : entity is 0;
  attribute C_EN_SAFETY_CKT : integer;
  attribute C_EN_SAFETY_CKT of design_1_auto_us_df_1_blk_mem_gen_v8_4_3 : entity is 0;
  attribute C_EN_SHUTDOWN_PIN : integer;
  attribute C_EN_SHUTDOWN_PIN of design_1_auto_us_df_1_blk_mem_gen_v8_4_3 : entity is 0;
  attribute C_EN_SLEEP_PIN : integer;
  attribute C_EN_SLEEP_PIN of design_1_auto_us_df_1_blk_mem_gen_v8_4_3 : entity is 0;
  attribute C_EST_POWER_SUMMARY : string;
  attribute C_EST_POWER_SUMMARY of design_1_auto_us_df_1_blk_mem_gen_v8_4_3 : entity is "";
  attribute C_FAMILY : string;
  attribute C_FAMILY of design_1_auto_us_df_1_blk_mem_gen_v8_4_3 : entity is "kintex7";
  attribute C_HAS_AXI_ID : integer;
  attribute C_HAS_AXI_ID of design_1_auto_us_df_1_blk_mem_gen_v8_4_3 : entity is 0;
  attribute C_HAS_ENA : integer;
  attribute C_HAS_ENA of design_1_auto_us_df_1_blk_mem_gen_v8_4_3 : entity is 1;
  attribute C_HAS_ENB : integer;
  attribute C_HAS_ENB of design_1_auto_us_df_1_blk_mem_gen_v8_4_3 : entity is 1;
  attribute C_HAS_INJECTERR : integer;
  attribute C_HAS_INJECTERR of design_1_auto_us_df_1_blk_mem_gen_v8_4_3 : entity is 0;
  attribute C_HAS_MEM_OUTPUT_REGS_A : integer;
  attribute C_HAS_MEM_OUTPUT_REGS_A of design_1_auto_us_df_1_blk_mem_gen_v8_4_3 : entity is 0;
  attribute C_HAS_MEM_OUTPUT_REGS_B : integer;
  attribute C_HAS_MEM_OUTPUT_REGS_B of design_1_auto_us_df_1_blk_mem_gen_v8_4_3 : entity is 1;
  attribute C_HAS_MUX_OUTPUT_REGS_A : integer;
  attribute C_HAS_MUX_OUTPUT_REGS_A of design_1_auto_us_df_1_blk_mem_gen_v8_4_3 : entity is 0;
  attribute C_HAS_MUX_OUTPUT_REGS_B : integer;
  attribute C_HAS_MUX_OUTPUT_REGS_B of design_1_auto_us_df_1_blk_mem_gen_v8_4_3 : entity is 0;
  attribute C_HAS_REGCEA : integer;
  attribute C_HAS_REGCEA of design_1_auto_us_df_1_blk_mem_gen_v8_4_3 : entity is 0;
  attribute C_HAS_REGCEB : integer;
  attribute C_HAS_REGCEB of design_1_auto_us_df_1_blk_mem_gen_v8_4_3 : entity is 0;
  attribute C_HAS_RSTA : integer;
  attribute C_HAS_RSTA of design_1_auto_us_df_1_blk_mem_gen_v8_4_3 : entity is 0;
  attribute C_HAS_RSTB : integer;
  attribute C_HAS_RSTB of design_1_auto_us_df_1_blk_mem_gen_v8_4_3 : entity is 0;
  attribute C_HAS_SOFTECC_INPUT_REGS_A : integer;
  attribute C_HAS_SOFTECC_INPUT_REGS_A of design_1_auto_us_df_1_blk_mem_gen_v8_4_3 : entity is 0;
  attribute C_HAS_SOFTECC_OUTPUT_REGS_B : integer;
  attribute C_HAS_SOFTECC_OUTPUT_REGS_B of design_1_auto_us_df_1_blk_mem_gen_v8_4_3 : entity is 0;
  attribute C_INITA_VAL : string;
  attribute C_INITA_VAL of design_1_auto_us_df_1_blk_mem_gen_v8_4_3 : entity is "0";
  attribute C_INITB_VAL : string;
  attribute C_INITB_VAL of design_1_auto_us_df_1_blk_mem_gen_v8_4_3 : entity is "0";
  attribute C_INIT_FILE : string;
  attribute C_INIT_FILE of design_1_auto_us_df_1_blk_mem_gen_v8_4_3 : entity is "BlankString";
  attribute C_INIT_FILE_NAME : string;
  attribute C_INIT_FILE_NAME of design_1_auto_us_df_1_blk_mem_gen_v8_4_3 : entity is "BlankString";
  attribute C_INTERFACE_TYPE : integer;
  attribute C_INTERFACE_TYPE of design_1_auto_us_df_1_blk_mem_gen_v8_4_3 : entity is 0;
  attribute C_LOAD_INIT_FILE : integer;
  attribute C_LOAD_INIT_FILE of design_1_auto_us_df_1_blk_mem_gen_v8_4_3 : entity is 0;
  attribute C_MEM_TYPE : integer;
  attribute C_MEM_TYPE of design_1_auto_us_df_1_blk_mem_gen_v8_4_3 : entity is 1;
  attribute C_MUX_PIPELINE_STAGES : integer;
  attribute C_MUX_PIPELINE_STAGES of design_1_auto_us_df_1_blk_mem_gen_v8_4_3 : entity is 0;
  attribute C_PRIM_TYPE : integer;
  attribute C_PRIM_TYPE of design_1_auto_us_df_1_blk_mem_gen_v8_4_3 : entity is 1;
  attribute C_READ_DEPTH_A : integer;
  attribute C_READ_DEPTH_A of design_1_auto_us_df_1_blk_mem_gen_v8_4_3 : entity is 512;
  attribute C_READ_DEPTH_B : integer;
  attribute C_READ_DEPTH_B of design_1_auto_us_df_1_blk_mem_gen_v8_4_3 : entity is 512;
  attribute C_READ_LATENCY_A : integer;
  attribute C_READ_LATENCY_A of design_1_auto_us_df_1_blk_mem_gen_v8_4_3 : entity is 1;
  attribute C_READ_LATENCY_B : integer;
  attribute C_READ_LATENCY_B of design_1_auto_us_df_1_blk_mem_gen_v8_4_3 : entity is 1;
  attribute C_READ_WIDTH_A : integer;
  attribute C_READ_WIDTH_A of design_1_auto_us_df_1_blk_mem_gen_v8_4_3 : entity is 576;
  attribute C_READ_WIDTH_B : integer;
  attribute C_READ_WIDTH_B of design_1_auto_us_df_1_blk_mem_gen_v8_4_3 : entity is 576;
  attribute C_RSTRAM_A : integer;
  attribute C_RSTRAM_A of design_1_auto_us_df_1_blk_mem_gen_v8_4_3 : entity is 0;
  attribute C_RSTRAM_B : integer;
  attribute C_RSTRAM_B of design_1_auto_us_df_1_blk_mem_gen_v8_4_3 : entity is 0;
  attribute C_RST_PRIORITY_A : string;
  attribute C_RST_PRIORITY_A of design_1_auto_us_df_1_blk_mem_gen_v8_4_3 : entity is "CE";
  attribute C_RST_PRIORITY_B : string;
  attribute C_RST_PRIORITY_B of design_1_auto_us_df_1_blk_mem_gen_v8_4_3 : entity is "CE";
  attribute C_SIM_COLLISION_CHECK : string;
  attribute C_SIM_COLLISION_CHECK of design_1_auto_us_df_1_blk_mem_gen_v8_4_3 : entity is "GENERATE_X_ONLY";
  attribute C_USE_BRAM_BLOCK : integer;
  attribute C_USE_BRAM_BLOCK of design_1_auto_us_df_1_blk_mem_gen_v8_4_3 : entity is 0;
  attribute C_USE_BYTE_WEA : integer;
  attribute C_USE_BYTE_WEA of design_1_auto_us_df_1_blk_mem_gen_v8_4_3 : entity is 1;
  attribute C_USE_BYTE_WEB : integer;
  attribute C_USE_BYTE_WEB of design_1_auto_us_df_1_blk_mem_gen_v8_4_3 : entity is 1;
  attribute C_USE_DEFAULT_DATA : integer;
  attribute C_USE_DEFAULT_DATA of design_1_auto_us_df_1_blk_mem_gen_v8_4_3 : entity is 0;
  attribute C_USE_ECC : integer;
  attribute C_USE_ECC of design_1_auto_us_df_1_blk_mem_gen_v8_4_3 : entity is 0;
  attribute C_USE_SOFTECC : integer;
  attribute C_USE_SOFTECC of design_1_auto_us_df_1_blk_mem_gen_v8_4_3 : entity is 0;
  attribute C_USE_URAM : integer;
  attribute C_USE_URAM of design_1_auto_us_df_1_blk_mem_gen_v8_4_3 : entity is 0;
  attribute C_WEA_WIDTH : integer;
  attribute C_WEA_WIDTH of design_1_auto_us_df_1_blk_mem_gen_v8_4_3 : entity is 64;
  attribute C_WEB_WIDTH : integer;
  attribute C_WEB_WIDTH of design_1_auto_us_df_1_blk_mem_gen_v8_4_3 : entity is 64;
  attribute C_WRITE_DEPTH_A : integer;
  attribute C_WRITE_DEPTH_A of design_1_auto_us_df_1_blk_mem_gen_v8_4_3 : entity is 512;
  attribute C_WRITE_DEPTH_B : integer;
  attribute C_WRITE_DEPTH_B of design_1_auto_us_df_1_blk_mem_gen_v8_4_3 : entity is 512;
  attribute C_WRITE_MODE_A : string;
  attribute C_WRITE_MODE_A of design_1_auto_us_df_1_blk_mem_gen_v8_4_3 : entity is "WRITE_FIRST";
  attribute C_WRITE_MODE_B : string;
  attribute C_WRITE_MODE_B of design_1_auto_us_df_1_blk_mem_gen_v8_4_3 : entity is "WRITE_FIRST";
  attribute C_WRITE_WIDTH_A : integer;
  attribute C_WRITE_WIDTH_A of design_1_auto_us_df_1_blk_mem_gen_v8_4_3 : entity is 576;
  attribute C_WRITE_WIDTH_B : integer;
  attribute C_WRITE_WIDTH_B of design_1_auto_us_df_1_blk_mem_gen_v8_4_3 : entity is 576;
  attribute C_XDEVICEFAMILY : string;
  attribute C_XDEVICEFAMILY of design_1_auto_us_df_1_blk_mem_gen_v8_4_3 : entity is "kintex7";
  attribute DowngradeIPIdentifiedWarnings : string;
  attribute DowngradeIPIdentifiedWarnings of design_1_auto_us_df_1_blk_mem_gen_v8_4_3 : entity is "yes";
end design_1_auto_us_df_1_blk_mem_gen_v8_4_3;

architecture STRUCTURE of design_1_auto_us_df_1_blk_mem_gen_v8_4_3 is
  signal \<const0>\ : STD_LOGIC;
begin
  dbiterr <= \<const0>\;
  douta(575) <= \<const0>\;
  douta(574) <= \<const0>\;
  douta(573) <= \<const0>\;
  douta(572) <= \<const0>\;
  douta(571) <= \<const0>\;
  douta(570) <= \<const0>\;
  douta(569) <= \<const0>\;
  douta(568) <= \<const0>\;
  douta(567) <= \<const0>\;
  douta(566) <= \<const0>\;
  douta(565) <= \<const0>\;
  douta(564) <= \<const0>\;
  douta(563) <= \<const0>\;
  douta(562) <= \<const0>\;
  douta(561) <= \<const0>\;
  douta(560) <= \<const0>\;
  douta(559) <= \<const0>\;
  douta(558) <= \<const0>\;
  douta(557) <= \<const0>\;
  douta(556) <= \<const0>\;
  douta(555) <= \<const0>\;
  douta(554) <= \<const0>\;
  douta(553) <= \<const0>\;
  douta(552) <= \<const0>\;
  douta(551) <= \<const0>\;
  douta(550) <= \<const0>\;
  douta(549) <= \<const0>\;
  douta(548) <= \<const0>\;
  douta(547) <= \<const0>\;
  douta(546) <= \<const0>\;
  douta(545) <= \<const0>\;
  douta(544) <= \<const0>\;
  douta(543) <= \<const0>\;
  douta(542) <= \<const0>\;
  douta(541) <= \<const0>\;
  douta(540) <= \<const0>\;
  douta(539) <= \<const0>\;
  douta(538) <= \<const0>\;
  douta(537) <= \<const0>\;
  douta(536) <= \<const0>\;
  douta(535) <= \<const0>\;
  douta(534) <= \<const0>\;
  douta(533) <= \<const0>\;
  douta(532) <= \<const0>\;
  douta(531) <= \<const0>\;
  douta(530) <= \<const0>\;
  douta(529) <= \<const0>\;
  douta(528) <= \<const0>\;
  douta(527) <= \<const0>\;
  douta(526) <= \<const0>\;
  douta(525) <= \<const0>\;
  douta(524) <= \<const0>\;
  douta(523) <= \<const0>\;
  douta(522) <= \<const0>\;
  douta(521) <= \<const0>\;
  douta(520) <= \<const0>\;
  douta(519) <= \<const0>\;
  douta(518) <= \<const0>\;
  douta(517) <= \<const0>\;
  douta(516) <= \<const0>\;
  douta(515) <= \<const0>\;
  douta(514) <= \<const0>\;
  douta(513) <= \<const0>\;
  douta(512) <= \<const0>\;
  douta(511) <= \<const0>\;
  douta(510) <= \<const0>\;
  douta(509) <= \<const0>\;
  douta(508) <= \<const0>\;
  douta(507) <= \<const0>\;
  douta(506) <= \<const0>\;
  douta(505) <= \<const0>\;
  douta(504) <= \<const0>\;
  douta(503) <= \<const0>\;
  douta(502) <= \<const0>\;
  douta(501) <= \<const0>\;
  douta(500) <= \<const0>\;
  douta(499) <= \<const0>\;
  douta(498) <= \<const0>\;
  douta(497) <= \<const0>\;
  douta(496) <= \<const0>\;
  douta(495) <= \<const0>\;
  douta(494) <= \<const0>\;
  douta(493) <= \<const0>\;
  douta(492) <= \<const0>\;
  douta(491) <= \<const0>\;
  douta(490) <= \<const0>\;
  douta(489) <= \<const0>\;
  douta(488) <= \<const0>\;
  douta(487) <= \<const0>\;
  douta(486) <= \<const0>\;
  douta(485) <= \<const0>\;
  douta(484) <= \<const0>\;
  douta(483) <= \<const0>\;
  douta(482) <= \<const0>\;
  douta(481) <= \<const0>\;
  douta(480) <= \<const0>\;
  douta(479) <= \<const0>\;
  douta(478) <= \<const0>\;
  douta(477) <= \<const0>\;
  douta(476) <= \<const0>\;
  douta(475) <= \<const0>\;
  douta(474) <= \<const0>\;
  douta(473) <= \<const0>\;
  douta(472) <= \<const0>\;
  douta(471) <= \<const0>\;
  douta(470) <= \<const0>\;
  douta(469) <= \<const0>\;
  douta(468) <= \<const0>\;
  douta(467) <= \<const0>\;
  douta(466) <= \<const0>\;
  douta(465) <= \<const0>\;
  douta(464) <= \<const0>\;
  douta(463) <= \<const0>\;
  douta(462) <= \<const0>\;
  douta(461) <= \<const0>\;
  douta(460) <= \<const0>\;
  douta(459) <= \<const0>\;
  douta(458) <= \<const0>\;
  douta(457) <= \<const0>\;
  douta(456) <= \<const0>\;
  douta(455) <= \<const0>\;
  douta(454) <= \<const0>\;
  douta(453) <= \<const0>\;
  douta(452) <= \<const0>\;
  douta(451) <= \<const0>\;
  douta(450) <= \<const0>\;
  douta(449) <= \<const0>\;
  douta(448) <= \<const0>\;
  douta(447) <= \<const0>\;
  douta(446) <= \<const0>\;
  douta(445) <= \<const0>\;
  douta(444) <= \<const0>\;
  douta(443) <= \<const0>\;
  douta(442) <= \<const0>\;
  douta(441) <= \<const0>\;
  douta(440) <= \<const0>\;
  douta(439) <= \<const0>\;
  douta(438) <= \<const0>\;
  douta(437) <= \<const0>\;
  douta(436) <= \<const0>\;
  douta(435) <= \<const0>\;
  douta(434) <= \<const0>\;
  douta(433) <= \<const0>\;
  douta(432) <= \<const0>\;
  douta(431) <= \<const0>\;
  douta(430) <= \<const0>\;
  douta(429) <= \<const0>\;
  douta(428) <= \<const0>\;
  douta(427) <= \<const0>\;
  douta(426) <= \<const0>\;
  douta(425) <= \<const0>\;
  douta(424) <= \<const0>\;
  douta(423) <= \<const0>\;
  douta(422) <= \<const0>\;
  douta(421) <= \<const0>\;
  douta(420) <= \<const0>\;
  douta(419) <= \<const0>\;
  douta(418) <= \<const0>\;
  douta(417) <= \<const0>\;
  douta(416) <= \<const0>\;
  douta(415) <= \<const0>\;
  douta(414) <= \<const0>\;
  douta(413) <= \<const0>\;
  douta(412) <= \<const0>\;
  douta(411) <= \<const0>\;
  douta(410) <= \<const0>\;
  douta(409) <= \<const0>\;
  douta(408) <= \<const0>\;
  douta(407) <= \<const0>\;
  douta(406) <= \<const0>\;
  douta(405) <= \<const0>\;
  douta(404) <= \<const0>\;
  douta(403) <= \<const0>\;
  douta(402) <= \<const0>\;
  douta(401) <= \<const0>\;
  douta(400) <= \<const0>\;
  douta(399) <= \<const0>\;
  douta(398) <= \<const0>\;
  douta(397) <= \<const0>\;
  douta(396) <= \<const0>\;
  douta(395) <= \<const0>\;
  douta(394) <= \<const0>\;
  douta(393) <= \<const0>\;
  douta(392) <= \<const0>\;
  douta(391) <= \<const0>\;
  douta(390) <= \<const0>\;
  douta(389) <= \<const0>\;
  douta(388) <= \<const0>\;
  douta(387) <= \<const0>\;
  douta(386) <= \<const0>\;
  douta(385) <= \<const0>\;
  douta(384) <= \<const0>\;
  douta(383) <= \<const0>\;
  douta(382) <= \<const0>\;
  douta(381) <= \<const0>\;
  douta(380) <= \<const0>\;
  douta(379) <= \<const0>\;
  douta(378) <= \<const0>\;
  douta(377) <= \<const0>\;
  douta(376) <= \<const0>\;
  douta(375) <= \<const0>\;
  douta(374) <= \<const0>\;
  douta(373) <= \<const0>\;
  douta(372) <= \<const0>\;
  douta(371) <= \<const0>\;
  douta(370) <= \<const0>\;
  douta(369) <= \<const0>\;
  douta(368) <= \<const0>\;
  douta(367) <= \<const0>\;
  douta(366) <= \<const0>\;
  douta(365) <= \<const0>\;
  douta(364) <= \<const0>\;
  douta(363) <= \<const0>\;
  douta(362) <= \<const0>\;
  douta(361) <= \<const0>\;
  douta(360) <= \<const0>\;
  douta(359) <= \<const0>\;
  douta(358) <= \<const0>\;
  douta(357) <= \<const0>\;
  douta(356) <= \<const0>\;
  douta(355) <= \<const0>\;
  douta(354) <= \<const0>\;
  douta(353) <= \<const0>\;
  douta(352) <= \<const0>\;
  douta(351) <= \<const0>\;
  douta(350) <= \<const0>\;
  douta(349) <= \<const0>\;
  douta(348) <= \<const0>\;
  douta(347) <= \<const0>\;
  douta(346) <= \<const0>\;
  douta(345) <= \<const0>\;
  douta(344) <= \<const0>\;
  douta(343) <= \<const0>\;
  douta(342) <= \<const0>\;
  douta(341) <= \<const0>\;
  douta(340) <= \<const0>\;
  douta(339) <= \<const0>\;
  douta(338) <= \<const0>\;
  douta(337) <= \<const0>\;
  douta(336) <= \<const0>\;
  douta(335) <= \<const0>\;
  douta(334) <= \<const0>\;
  douta(333) <= \<const0>\;
  douta(332) <= \<const0>\;
  douta(331) <= \<const0>\;
  douta(330) <= \<const0>\;
  douta(329) <= \<const0>\;
  douta(328) <= \<const0>\;
  douta(327) <= \<const0>\;
  douta(326) <= \<const0>\;
  douta(325) <= \<const0>\;
  douta(324) <= \<const0>\;
  douta(323) <= \<const0>\;
  douta(322) <= \<const0>\;
  douta(321) <= \<const0>\;
  douta(320) <= \<const0>\;
  douta(319) <= \<const0>\;
  douta(318) <= \<const0>\;
  douta(317) <= \<const0>\;
  douta(316) <= \<const0>\;
  douta(315) <= \<const0>\;
  douta(314) <= \<const0>\;
  douta(313) <= \<const0>\;
  douta(312) <= \<const0>\;
  douta(311) <= \<const0>\;
  douta(310) <= \<const0>\;
  douta(309) <= \<const0>\;
  douta(308) <= \<const0>\;
  douta(307) <= \<const0>\;
  douta(306) <= \<const0>\;
  douta(305) <= \<const0>\;
  douta(304) <= \<const0>\;
  douta(303) <= \<const0>\;
  douta(302) <= \<const0>\;
  douta(301) <= \<const0>\;
  douta(300) <= \<const0>\;
  douta(299) <= \<const0>\;
  douta(298) <= \<const0>\;
  douta(297) <= \<const0>\;
  douta(296) <= \<const0>\;
  douta(295) <= \<const0>\;
  douta(294) <= \<const0>\;
  douta(293) <= \<const0>\;
  douta(292) <= \<const0>\;
  douta(291) <= \<const0>\;
  douta(290) <= \<const0>\;
  douta(289) <= \<const0>\;
  douta(288) <= \<const0>\;
  douta(287) <= \<const0>\;
  douta(286) <= \<const0>\;
  douta(285) <= \<const0>\;
  douta(284) <= \<const0>\;
  douta(283) <= \<const0>\;
  douta(282) <= \<const0>\;
  douta(281) <= \<const0>\;
  douta(280) <= \<const0>\;
  douta(279) <= \<const0>\;
  douta(278) <= \<const0>\;
  douta(277) <= \<const0>\;
  douta(276) <= \<const0>\;
  douta(275) <= \<const0>\;
  douta(274) <= \<const0>\;
  douta(273) <= \<const0>\;
  douta(272) <= \<const0>\;
  douta(271) <= \<const0>\;
  douta(270) <= \<const0>\;
  douta(269) <= \<const0>\;
  douta(268) <= \<const0>\;
  douta(267) <= \<const0>\;
  douta(266) <= \<const0>\;
  douta(265) <= \<const0>\;
  douta(264) <= \<const0>\;
  douta(263) <= \<const0>\;
  douta(262) <= \<const0>\;
  douta(261) <= \<const0>\;
  douta(260) <= \<const0>\;
  douta(259) <= \<const0>\;
  douta(258) <= \<const0>\;
  douta(257) <= \<const0>\;
  douta(256) <= \<const0>\;
  douta(255) <= \<const0>\;
  douta(254) <= \<const0>\;
  douta(253) <= \<const0>\;
  douta(252) <= \<const0>\;
  douta(251) <= \<const0>\;
  douta(250) <= \<const0>\;
  douta(249) <= \<const0>\;
  douta(248) <= \<const0>\;
  douta(247) <= \<const0>\;
  douta(246) <= \<const0>\;
  douta(245) <= \<const0>\;
  douta(244) <= \<const0>\;
  douta(243) <= \<const0>\;
  douta(242) <= \<const0>\;
  douta(241) <= \<const0>\;
  douta(240) <= \<const0>\;
  douta(239) <= \<const0>\;
  douta(238) <= \<const0>\;
  douta(237) <= \<const0>\;
  douta(236) <= \<const0>\;
  douta(235) <= \<const0>\;
  douta(234) <= \<const0>\;
  douta(233) <= \<const0>\;
  douta(232) <= \<const0>\;
  douta(231) <= \<const0>\;
  douta(230) <= \<const0>\;
  douta(229) <= \<const0>\;
  douta(228) <= \<const0>\;
  douta(227) <= \<const0>\;
  douta(226) <= \<const0>\;
  douta(225) <= \<const0>\;
  douta(224) <= \<const0>\;
  douta(223) <= \<const0>\;
  douta(222) <= \<const0>\;
  douta(221) <= \<const0>\;
  douta(220) <= \<const0>\;
  douta(219) <= \<const0>\;
  douta(218) <= \<const0>\;
  douta(217) <= \<const0>\;
  douta(216) <= \<const0>\;
  douta(215) <= \<const0>\;
  douta(214) <= \<const0>\;
  douta(213) <= \<const0>\;
  douta(212) <= \<const0>\;
  douta(211) <= \<const0>\;
  douta(210) <= \<const0>\;
  douta(209) <= \<const0>\;
  douta(208) <= \<const0>\;
  douta(207) <= \<const0>\;
  douta(206) <= \<const0>\;
  douta(205) <= \<const0>\;
  douta(204) <= \<const0>\;
  douta(203) <= \<const0>\;
  douta(202) <= \<const0>\;
  douta(201) <= \<const0>\;
  douta(200) <= \<const0>\;
  douta(199) <= \<const0>\;
  douta(198) <= \<const0>\;
  douta(197) <= \<const0>\;
  douta(196) <= \<const0>\;
  douta(195) <= \<const0>\;
  douta(194) <= \<const0>\;
  douta(193) <= \<const0>\;
  douta(192) <= \<const0>\;
  douta(191) <= \<const0>\;
  douta(190) <= \<const0>\;
  douta(189) <= \<const0>\;
  douta(188) <= \<const0>\;
  douta(187) <= \<const0>\;
  douta(186) <= \<const0>\;
  douta(185) <= \<const0>\;
  douta(184) <= \<const0>\;
  douta(183) <= \<const0>\;
  douta(182) <= \<const0>\;
  douta(181) <= \<const0>\;
  douta(180) <= \<const0>\;
  douta(179) <= \<const0>\;
  douta(178) <= \<const0>\;
  douta(177) <= \<const0>\;
  douta(176) <= \<const0>\;
  douta(175) <= \<const0>\;
  douta(174) <= \<const0>\;
  douta(173) <= \<const0>\;
  douta(172) <= \<const0>\;
  douta(171) <= \<const0>\;
  douta(170) <= \<const0>\;
  douta(169) <= \<const0>\;
  douta(168) <= \<const0>\;
  douta(167) <= \<const0>\;
  douta(166) <= \<const0>\;
  douta(165) <= \<const0>\;
  douta(164) <= \<const0>\;
  douta(163) <= \<const0>\;
  douta(162) <= \<const0>\;
  douta(161) <= \<const0>\;
  douta(160) <= \<const0>\;
  douta(159) <= \<const0>\;
  douta(158) <= \<const0>\;
  douta(157) <= \<const0>\;
  douta(156) <= \<const0>\;
  douta(155) <= \<const0>\;
  douta(154) <= \<const0>\;
  douta(153) <= \<const0>\;
  douta(152) <= \<const0>\;
  douta(151) <= \<const0>\;
  douta(150) <= \<const0>\;
  douta(149) <= \<const0>\;
  douta(148) <= \<const0>\;
  douta(147) <= \<const0>\;
  douta(146) <= \<const0>\;
  douta(145) <= \<const0>\;
  douta(144) <= \<const0>\;
  douta(143) <= \<const0>\;
  douta(142) <= \<const0>\;
  douta(141) <= \<const0>\;
  douta(140) <= \<const0>\;
  douta(139) <= \<const0>\;
  douta(138) <= \<const0>\;
  douta(137) <= \<const0>\;
  douta(136) <= \<const0>\;
  douta(135) <= \<const0>\;
  douta(134) <= \<const0>\;
  douta(133) <= \<const0>\;
  douta(132) <= \<const0>\;
  douta(131) <= \<const0>\;
  douta(130) <= \<const0>\;
  douta(129) <= \<const0>\;
  douta(128) <= \<const0>\;
  douta(127) <= \<const0>\;
  douta(126) <= \<const0>\;
  douta(125) <= \<const0>\;
  douta(124) <= \<const0>\;
  douta(123) <= \<const0>\;
  douta(122) <= \<const0>\;
  douta(121) <= \<const0>\;
  douta(120) <= \<const0>\;
  douta(119) <= \<const0>\;
  douta(118) <= \<const0>\;
  douta(117) <= \<const0>\;
  douta(116) <= \<const0>\;
  douta(115) <= \<const0>\;
  douta(114) <= \<const0>\;
  douta(113) <= \<const0>\;
  douta(112) <= \<const0>\;
  douta(111) <= \<const0>\;
  douta(110) <= \<const0>\;
  douta(109) <= \<const0>\;
  douta(108) <= \<const0>\;
  douta(107) <= \<const0>\;
  douta(106) <= \<const0>\;
  douta(105) <= \<const0>\;
  douta(104) <= \<const0>\;
  douta(103) <= \<const0>\;
  douta(102) <= \<const0>\;
  douta(101) <= \<const0>\;
  douta(100) <= \<const0>\;
  douta(99) <= \<const0>\;
  douta(98) <= \<const0>\;
  douta(97) <= \<const0>\;
  douta(96) <= \<const0>\;
  douta(95) <= \<const0>\;
  douta(94) <= \<const0>\;
  douta(93) <= \<const0>\;
  douta(92) <= \<const0>\;
  douta(91) <= \<const0>\;
  douta(90) <= \<const0>\;
  douta(89) <= \<const0>\;
  douta(88) <= \<const0>\;
  douta(87) <= \<const0>\;
  douta(86) <= \<const0>\;
  douta(85) <= \<const0>\;
  douta(84) <= \<const0>\;
  douta(83) <= \<const0>\;
  douta(82) <= \<const0>\;
  douta(81) <= \<const0>\;
  douta(80) <= \<const0>\;
  douta(79) <= \<const0>\;
  douta(78) <= \<const0>\;
  douta(77) <= \<const0>\;
  douta(76) <= \<const0>\;
  douta(75) <= \<const0>\;
  douta(74) <= \<const0>\;
  douta(73) <= \<const0>\;
  douta(72) <= \<const0>\;
  douta(71) <= \<const0>\;
  douta(70) <= \<const0>\;
  douta(69) <= \<const0>\;
  douta(68) <= \<const0>\;
  douta(67) <= \<const0>\;
  douta(66) <= \<const0>\;
  douta(65) <= \<const0>\;
  douta(64) <= \<const0>\;
  douta(63) <= \<const0>\;
  douta(62) <= \<const0>\;
  douta(61) <= \<const0>\;
  douta(60) <= \<const0>\;
  douta(59) <= \<const0>\;
  douta(58) <= \<const0>\;
  douta(57) <= \<const0>\;
  douta(56) <= \<const0>\;
  douta(55) <= \<const0>\;
  douta(54) <= \<const0>\;
  douta(53) <= \<const0>\;
  douta(52) <= \<const0>\;
  douta(51) <= \<const0>\;
  douta(50) <= \<const0>\;
  douta(49) <= \<const0>\;
  douta(48) <= \<const0>\;
  douta(47) <= \<const0>\;
  douta(46) <= \<const0>\;
  douta(45) <= \<const0>\;
  douta(44) <= \<const0>\;
  douta(43) <= \<const0>\;
  douta(42) <= \<const0>\;
  douta(41) <= \<const0>\;
  douta(40) <= \<const0>\;
  douta(39) <= \<const0>\;
  douta(38) <= \<const0>\;
  douta(37) <= \<const0>\;
  douta(36) <= \<const0>\;
  douta(35) <= \<const0>\;
  douta(34) <= \<const0>\;
  douta(33) <= \<const0>\;
  douta(32) <= \<const0>\;
  douta(31) <= \<const0>\;
  douta(30) <= \<const0>\;
  douta(29) <= \<const0>\;
  douta(28) <= \<const0>\;
  douta(27) <= \<const0>\;
  douta(26) <= \<const0>\;
  douta(25) <= \<const0>\;
  douta(24) <= \<const0>\;
  douta(23) <= \<const0>\;
  douta(22) <= \<const0>\;
  douta(21) <= \<const0>\;
  douta(20) <= \<const0>\;
  douta(19) <= \<const0>\;
  douta(18) <= \<const0>\;
  douta(17) <= \<const0>\;
  douta(16) <= \<const0>\;
  douta(15) <= \<const0>\;
  douta(14) <= \<const0>\;
  douta(13) <= \<const0>\;
  douta(12) <= \<const0>\;
  douta(11) <= \<const0>\;
  douta(10) <= \<const0>\;
  douta(9) <= \<const0>\;
  douta(8) <= \<const0>\;
  douta(7) <= \<const0>\;
  douta(6) <= \<const0>\;
  douta(5) <= \<const0>\;
  douta(4) <= \<const0>\;
  douta(3) <= \<const0>\;
  douta(2) <= \<const0>\;
  douta(1) <= \<const0>\;
  douta(0) <= \<const0>\;
  rdaddrecc(8) <= \<const0>\;
  rdaddrecc(7) <= \<const0>\;
  rdaddrecc(6) <= \<const0>\;
  rdaddrecc(5) <= \<const0>\;
  rdaddrecc(4) <= \<const0>\;
  rdaddrecc(3) <= \<const0>\;
  rdaddrecc(2) <= \<const0>\;
  rdaddrecc(1) <= \<const0>\;
  rdaddrecc(0) <= \<const0>\;
  rsta_busy <= \<const0>\;
  rstb_busy <= \<const0>\;
  s_axi_arready <= \<const0>\;
  s_axi_awready <= \<const0>\;
  s_axi_bid(3) <= \<const0>\;
  s_axi_bid(2) <= \<const0>\;
  s_axi_bid(1) <= \<const0>\;
  s_axi_bid(0) <= \<const0>\;
  s_axi_bresp(1) <= \<const0>\;
  s_axi_bresp(0) <= \<const0>\;
  s_axi_bvalid <= \<const0>\;
  s_axi_dbiterr <= \<const0>\;
  s_axi_rdaddrecc(8) <= \<const0>\;
  s_axi_rdaddrecc(7) <= \<const0>\;
  s_axi_rdaddrecc(6) <= \<const0>\;
  s_axi_rdaddrecc(5) <= \<const0>\;
  s_axi_rdaddrecc(4) <= \<const0>\;
  s_axi_rdaddrecc(3) <= \<const0>\;
  s_axi_rdaddrecc(2) <= \<const0>\;
  s_axi_rdaddrecc(1) <= \<const0>\;
  s_axi_rdaddrecc(0) <= \<const0>\;
  s_axi_rdata(575) <= \<const0>\;
  s_axi_rdata(574) <= \<const0>\;
  s_axi_rdata(573) <= \<const0>\;
  s_axi_rdata(572) <= \<const0>\;
  s_axi_rdata(571) <= \<const0>\;
  s_axi_rdata(570) <= \<const0>\;
  s_axi_rdata(569) <= \<const0>\;
  s_axi_rdata(568) <= \<const0>\;
  s_axi_rdata(567) <= \<const0>\;
  s_axi_rdata(566) <= \<const0>\;
  s_axi_rdata(565) <= \<const0>\;
  s_axi_rdata(564) <= \<const0>\;
  s_axi_rdata(563) <= \<const0>\;
  s_axi_rdata(562) <= \<const0>\;
  s_axi_rdata(561) <= \<const0>\;
  s_axi_rdata(560) <= \<const0>\;
  s_axi_rdata(559) <= \<const0>\;
  s_axi_rdata(558) <= \<const0>\;
  s_axi_rdata(557) <= \<const0>\;
  s_axi_rdata(556) <= \<const0>\;
  s_axi_rdata(555) <= \<const0>\;
  s_axi_rdata(554) <= \<const0>\;
  s_axi_rdata(553) <= \<const0>\;
  s_axi_rdata(552) <= \<const0>\;
  s_axi_rdata(551) <= \<const0>\;
  s_axi_rdata(550) <= \<const0>\;
  s_axi_rdata(549) <= \<const0>\;
  s_axi_rdata(548) <= \<const0>\;
  s_axi_rdata(547) <= \<const0>\;
  s_axi_rdata(546) <= \<const0>\;
  s_axi_rdata(545) <= \<const0>\;
  s_axi_rdata(544) <= \<const0>\;
  s_axi_rdata(543) <= \<const0>\;
  s_axi_rdata(542) <= \<const0>\;
  s_axi_rdata(541) <= \<const0>\;
  s_axi_rdata(540) <= \<const0>\;
  s_axi_rdata(539) <= \<const0>\;
  s_axi_rdata(538) <= \<const0>\;
  s_axi_rdata(537) <= \<const0>\;
  s_axi_rdata(536) <= \<const0>\;
  s_axi_rdata(535) <= \<const0>\;
  s_axi_rdata(534) <= \<const0>\;
  s_axi_rdata(533) <= \<const0>\;
  s_axi_rdata(532) <= \<const0>\;
  s_axi_rdata(531) <= \<const0>\;
  s_axi_rdata(530) <= \<const0>\;
  s_axi_rdata(529) <= \<const0>\;
  s_axi_rdata(528) <= \<const0>\;
  s_axi_rdata(527) <= \<const0>\;
  s_axi_rdata(526) <= \<const0>\;
  s_axi_rdata(525) <= \<const0>\;
  s_axi_rdata(524) <= \<const0>\;
  s_axi_rdata(523) <= \<const0>\;
  s_axi_rdata(522) <= \<const0>\;
  s_axi_rdata(521) <= \<const0>\;
  s_axi_rdata(520) <= \<const0>\;
  s_axi_rdata(519) <= \<const0>\;
  s_axi_rdata(518) <= \<const0>\;
  s_axi_rdata(517) <= \<const0>\;
  s_axi_rdata(516) <= \<const0>\;
  s_axi_rdata(515) <= \<const0>\;
  s_axi_rdata(514) <= \<const0>\;
  s_axi_rdata(513) <= \<const0>\;
  s_axi_rdata(512) <= \<const0>\;
  s_axi_rdata(511) <= \<const0>\;
  s_axi_rdata(510) <= \<const0>\;
  s_axi_rdata(509) <= \<const0>\;
  s_axi_rdata(508) <= \<const0>\;
  s_axi_rdata(507) <= \<const0>\;
  s_axi_rdata(506) <= \<const0>\;
  s_axi_rdata(505) <= \<const0>\;
  s_axi_rdata(504) <= \<const0>\;
  s_axi_rdata(503) <= \<const0>\;
  s_axi_rdata(502) <= \<const0>\;
  s_axi_rdata(501) <= \<const0>\;
  s_axi_rdata(500) <= \<const0>\;
  s_axi_rdata(499) <= \<const0>\;
  s_axi_rdata(498) <= \<const0>\;
  s_axi_rdata(497) <= \<const0>\;
  s_axi_rdata(496) <= \<const0>\;
  s_axi_rdata(495) <= \<const0>\;
  s_axi_rdata(494) <= \<const0>\;
  s_axi_rdata(493) <= \<const0>\;
  s_axi_rdata(492) <= \<const0>\;
  s_axi_rdata(491) <= \<const0>\;
  s_axi_rdata(490) <= \<const0>\;
  s_axi_rdata(489) <= \<const0>\;
  s_axi_rdata(488) <= \<const0>\;
  s_axi_rdata(487) <= \<const0>\;
  s_axi_rdata(486) <= \<const0>\;
  s_axi_rdata(485) <= \<const0>\;
  s_axi_rdata(484) <= \<const0>\;
  s_axi_rdata(483) <= \<const0>\;
  s_axi_rdata(482) <= \<const0>\;
  s_axi_rdata(481) <= \<const0>\;
  s_axi_rdata(480) <= \<const0>\;
  s_axi_rdata(479) <= \<const0>\;
  s_axi_rdata(478) <= \<const0>\;
  s_axi_rdata(477) <= \<const0>\;
  s_axi_rdata(476) <= \<const0>\;
  s_axi_rdata(475) <= \<const0>\;
  s_axi_rdata(474) <= \<const0>\;
  s_axi_rdata(473) <= \<const0>\;
  s_axi_rdata(472) <= \<const0>\;
  s_axi_rdata(471) <= \<const0>\;
  s_axi_rdata(470) <= \<const0>\;
  s_axi_rdata(469) <= \<const0>\;
  s_axi_rdata(468) <= \<const0>\;
  s_axi_rdata(467) <= \<const0>\;
  s_axi_rdata(466) <= \<const0>\;
  s_axi_rdata(465) <= \<const0>\;
  s_axi_rdata(464) <= \<const0>\;
  s_axi_rdata(463) <= \<const0>\;
  s_axi_rdata(462) <= \<const0>\;
  s_axi_rdata(461) <= \<const0>\;
  s_axi_rdata(460) <= \<const0>\;
  s_axi_rdata(459) <= \<const0>\;
  s_axi_rdata(458) <= \<const0>\;
  s_axi_rdata(457) <= \<const0>\;
  s_axi_rdata(456) <= \<const0>\;
  s_axi_rdata(455) <= \<const0>\;
  s_axi_rdata(454) <= \<const0>\;
  s_axi_rdata(453) <= \<const0>\;
  s_axi_rdata(452) <= \<const0>\;
  s_axi_rdata(451) <= \<const0>\;
  s_axi_rdata(450) <= \<const0>\;
  s_axi_rdata(449) <= \<const0>\;
  s_axi_rdata(448) <= \<const0>\;
  s_axi_rdata(447) <= \<const0>\;
  s_axi_rdata(446) <= \<const0>\;
  s_axi_rdata(445) <= \<const0>\;
  s_axi_rdata(444) <= \<const0>\;
  s_axi_rdata(443) <= \<const0>\;
  s_axi_rdata(442) <= \<const0>\;
  s_axi_rdata(441) <= \<const0>\;
  s_axi_rdata(440) <= \<const0>\;
  s_axi_rdata(439) <= \<const0>\;
  s_axi_rdata(438) <= \<const0>\;
  s_axi_rdata(437) <= \<const0>\;
  s_axi_rdata(436) <= \<const0>\;
  s_axi_rdata(435) <= \<const0>\;
  s_axi_rdata(434) <= \<const0>\;
  s_axi_rdata(433) <= \<const0>\;
  s_axi_rdata(432) <= \<const0>\;
  s_axi_rdata(431) <= \<const0>\;
  s_axi_rdata(430) <= \<const0>\;
  s_axi_rdata(429) <= \<const0>\;
  s_axi_rdata(428) <= \<const0>\;
  s_axi_rdata(427) <= \<const0>\;
  s_axi_rdata(426) <= \<const0>\;
  s_axi_rdata(425) <= \<const0>\;
  s_axi_rdata(424) <= \<const0>\;
  s_axi_rdata(423) <= \<const0>\;
  s_axi_rdata(422) <= \<const0>\;
  s_axi_rdata(421) <= \<const0>\;
  s_axi_rdata(420) <= \<const0>\;
  s_axi_rdata(419) <= \<const0>\;
  s_axi_rdata(418) <= \<const0>\;
  s_axi_rdata(417) <= \<const0>\;
  s_axi_rdata(416) <= \<const0>\;
  s_axi_rdata(415) <= \<const0>\;
  s_axi_rdata(414) <= \<const0>\;
  s_axi_rdata(413) <= \<const0>\;
  s_axi_rdata(412) <= \<const0>\;
  s_axi_rdata(411) <= \<const0>\;
  s_axi_rdata(410) <= \<const0>\;
  s_axi_rdata(409) <= \<const0>\;
  s_axi_rdata(408) <= \<const0>\;
  s_axi_rdata(407) <= \<const0>\;
  s_axi_rdata(406) <= \<const0>\;
  s_axi_rdata(405) <= \<const0>\;
  s_axi_rdata(404) <= \<const0>\;
  s_axi_rdata(403) <= \<const0>\;
  s_axi_rdata(402) <= \<const0>\;
  s_axi_rdata(401) <= \<const0>\;
  s_axi_rdata(400) <= \<const0>\;
  s_axi_rdata(399) <= \<const0>\;
  s_axi_rdata(398) <= \<const0>\;
  s_axi_rdata(397) <= \<const0>\;
  s_axi_rdata(396) <= \<const0>\;
  s_axi_rdata(395) <= \<const0>\;
  s_axi_rdata(394) <= \<const0>\;
  s_axi_rdata(393) <= \<const0>\;
  s_axi_rdata(392) <= \<const0>\;
  s_axi_rdata(391) <= \<const0>\;
  s_axi_rdata(390) <= \<const0>\;
  s_axi_rdata(389) <= \<const0>\;
  s_axi_rdata(388) <= \<const0>\;
  s_axi_rdata(387) <= \<const0>\;
  s_axi_rdata(386) <= \<const0>\;
  s_axi_rdata(385) <= \<const0>\;
  s_axi_rdata(384) <= \<const0>\;
  s_axi_rdata(383) <= \<const0>\;
  s_axi_rdata(382) <= \<const0>\;
  s_axi_rdata(381) <= \<const0>\;
  s_axi_rdata(380) <= \<const0>\;
  s_axi_rdata(379) <= \<const0>\;
  s_axi_rdata(378) <= \<const0>\;
  s_axi_rdata(377) <= \<const0>\;
  s_axi_rdata(376) <= \<const0>\;
  s_axi_rdata(375) <= \<const0>\;
  s_axi_rdata(374) <= \<const0>\;
  s_axi_rdata(373) <= \<const0>\;
  s_axi_rdata(372) <= \<const0>\;
  s_axi_rdata(371) <= \<const0>\;
  s_axi_rdata(370) <= \<const0>\;
  s_axi_rdata(369) <= \<const0>\;
  s_axi_rdata(368) <= \<const0>\;
  s_axi_rdata(367) <= \<const0>\;
  s_axi_rdata(366) <= \<const0>\;
  s_axi_rdata(365) <= \<const0>\;
  s_axi_rdata(364) <= \<const0>\;
  s_axi_rdata(363) <= \<const0>\;
  s_axi_rdata(362) <= \<const0>\;
  s_axi_rdata(361) <= \<const0>\;
  s_axi_rdata(360) <= \<const0>\;
  s_axi_rdata(359) <= \<const0>\;
  s_axi_rdata(358) <= \<const0>\;
  s_axi_rdata(357) <= \<const0>\;
  s_axi_rdata(356) <= \<const0>\;
  s_axi_rdata(355) <= \<const0>\;
  s_axi_rdata(354) <= \<const0>\;
  s_axi_rdata(353) <= \<const0>\;
  s_axi_rdata(352) <= \<const0>\;
  s_axi_rdata(351) <= \<const0>\;
  s_axi_rdata(350) <= \<const0>\;
  s_axi_rdata(349) <= \<const0>\;
  s_axi_rdata(348) <= \<const0>\;
  s_axi_rdata(347) <= \<const0>\;
  s_axi_rdata(346) <= \<const0>\;
  s_axi_rdata(345) <= \<const0>\;
  s_axi_rdata(344) <= \<const0>\;
  s_axi_rdata(343) <= \<const0>\;
  s_axi_rdata(342) <= \<const0>\;
  s_axi_rdata(341) <= \<const0>\;
  s_axi_rdata(340) <= \<const0>\;
  s_axi_rdata(339) <= \<const0>\;
  s_axi_rdata(338) <= \<const0>\;
  s_axi_rdata(337) <= \<const0>\;
  s_axi_rdata(336) <= \<const0>\;
  s_axi_rdata(335) <= \<const0>\;
  s_axi_rdata(334) <= \<const0>\;
  s_axi_rdata(333) <= \<const0>\;
  s_axi_rdata(332) <= \<const0>\;
  s_axi_rdata(331) <= \<const0>\;
  s_axi_rdata(330) <= \<const0>\;
  s_axi_rdata(329) <= \<const0>\;
  s_axi_rdata(328) <= \<const0>\;
  s_axi_rdata(327) <= \<const0>\;
  s_axi_rdata(326) <= \<const0>\;
  s_axi_rdata(325) <= \<const0>\;
  s_axi_rdata(324) <= \<const0>\;
  s_axi_rdata(323) <= \<const0>\;
  s_axi_rdata(322) <= \<const0>\;
  s_axi_rdata(321) <= \<const0>\;
  s_axi_rdata(320) <= \<const0>\;
  s_axi_rdata(319) <= \<const0>\;
  s_axi_rdata(318) <= \<const0>\;
  s_axi_rdata(317) <= \<const0>\;
  s_axi_rdata(316) <= \<const0>\;
  s_axi_rdata(315) <= \<const0>\;
  s_axi_rdata(314) <= \<const0>\;
  s_axi_rdata(313) <= \<const0>\;
  s_axi_rdata(312) <= \<const0>\;
  s_axi_rdata(311) <= \<const0>\;
  s_axi_rdata(310) <= \<const0>\;
  s_axi_rdata(309) <= \<const0>\;
  s_axi_rdata(308) <= \<const0>\;
  s_axi_rdata(307) <= \<const0>\;
  s_axi_rdata(306) <= \<const0>\;
  s_axi_rdata(305) <= \<const0>\;
  s_axi_rdata(304) <= \<const0>\;
  s_axi_rdata(303) <= \<const0>\;
  s_axi_rdata(302) <= \<const0>\;
  s_axi_rdata(301) <= \<const0>\;
  s_axi_rdata(300) <= \<const0>\;
  s_axi_rdata(299) <= \<const0>\;
  s_axi_rdata(298) <= \<const0>\;
  s_axi_rdata(297) <= \<const0>\;
  s_axi_rdata(296) <= \<const0>\;
  s_axi_rdata(295) <= \<const0>\;
  s_axi_rdata(294) <= \<const0>\;
  s_axi_rdata(293) <= \<const0>\;
  s_axi_rdata(292) <= \<const0>\;
  s_axi_rdata(291) <= \<const0>\;
  s_axi_rdata(290) <= \<const0>\;
  s_axi_rdata(289) <= \<const0>\;
  s_axi_rdata(288) <= \<const0>\;
  s_axi_rdata(287) <= \<const0>\;
  s_axi_rdata(286) <= \<const0>\;
  s_axi_rdata(285) <= \<const0>\;
  s_axi_rdata(284) <= \<const0>\;
  s_axi_rdata(283) <= \<const0>\;
  s_axi_rdata(282) <= \<const0>\;
  s_axi_rdata(281) <= \<const0>\;
  s_axi_rdata(280) <= \<const0>\;
  s_axi_rdata(279) <= \<const0>\;
  s_axi_rdata(278) <= \<const0>\;
  s_axi_rdata(277) <= \<const0>\;
  s_axi_rdata(276) <= \<const0>\;
  s_axi_rdata(275) <= \<const0>\;
  s_axi_rdata(274) <= \<const0>\;
  s_axi_rdata(273) <= \<const0>\;
  s_axi_rdata(272) <= \<const0>\;
  s_axi_rdata(271) <= \<const0>\;
  s_axi_rdata(270) <= \<const0>\;
  s_axi_rdata(269) <= \<const0>\;
  s_axi_rdata(268) <= \<const0>\;
  s_axi_rdata(267) <= \<const0>\;
  s_axi_rdata(266) <= \<const0>\;
  s_axi_rdata(265) <= \<const0>\;
  s_axi_rdata(264) <= \<const0>\;
  s_axi_rdata(263) <= \<const0>\;
  s_axi_rdata(262) <= \<const0>\;
  s_axi_rdata(261) <= \<const0>\;
  s_axi_rdata(260) <= \<const0>\;
  s_axi_rdata(259) <= \<const0>\;
  s_axi_rdata(258) <= \<const0>\;
  s_axi_rdata(257) <= \<const0>\;
  s_axi_rdata(256) <= \<const0>\;
  s_axi_rdata(255) <= \<const0>\;
  s_axi_rdata(254) <= \<const0>\;
  s_axi_rdata(253) <= \<const0>\;
  s_axi_rdata(252) <= \<const0>\;
  s_axi_rdata(251) <= \<const0>\;
  s_axi_rdata(250) <= \<const0>\;
  s_axi_rdata(249) <= \<const0>\;
  s_axi_rdata(248) <= \<const0>\;
  s_axi_rdata(247) <= \<const0>\;
  s_axi_rdata(246) <= \<const0>\;
  s_axi_rdata(245) <= \<const0>\;
  s_axi_rdata(244) <= \<const0>\;
  s_axi_rdata(243) <= \<const0>\;
  s_axi_rdata(242) <= \<const0>\;
  s_axi_rdata(241) <= \<const0>\;
  s_axi_rdata(240) <= \<const0>\;
  s_axi_rdata(239) <= \<const0>\;
  s_axi_rdata(238) <= \<const0>\;
  s_axi_rdata(237) <= \<const0>\;
  s_axi_rdata(236) <= \<const0>\;
  s_axi_rdata(235) <= \<const0>\;
  s_axi_rdata(234) <= \<const0>\;
  s_axi_rdata(233) <= \<const0>\;
  s_axi_rdata(232) <= \<const0>\;
  s_axi_rdata(231) <= \<const0>\;
  s_axi_rdata(230) <= \<const0>\;
  s_axi_rdata(229) <= \<const0>\;
  s_axi_rdata(228) <= \<const0>\;
  s_axi_rdata(227) <= \<const0>\;
  s_axi_rdata(226) <= \<const0>\;
  s_axi_rdata(225) <= \<const0>\;
  s_axi_rdata(224) <= \<const0>\;
  s_axi_rdata(223) <= \<const0>\;
  s_axi_rdata(222) <= \<const0>\;
  s_axi_rdata(221) <= \<const0>\;
  s_axi_rdata(220) <= \<const0>\;
  s_axi_rdata(219) <= \<const0>\;
  s_axi_rdata(218) <= \<const0>\;
  s_axi_rdata(217) <= \<const0>\;
  s_axi_rdata(216) <= \<const0>\;
  s_axi_rdata(215) <= \<const0>\;
  s_axi_rdata(214) <= \<const0>\;
  s_axi_rdata(213) <= \<const0>\;
  s_axi_rdata(212) <= \<const0>\;
  s_axi_rdata(211) <= \<const0>\;
  s_axi_rdata(210) <= \<const0>\;
  s_axi_rdata(209) <= \<const0>\;
  s_axi_rdata(208) <= \<const0>\;
  s_axi_rdata(207) <= \<const0>\;
  s_axi_rdata(206) <= \<const0>\;
  s_axi_rdata(205) <= \<const0>\;
  s_axi_rdata(204) <= \<const0>\;
  s_axi_rdata(203) <= \<const0>\;
  s_axi_rdata(202) <= \<const0>\;
  s_axi_rdata(201) <= \<const0>\;
  s_axi_rdata(200) <= \<const0>\;
  s_axi_rdata(199) <= \<const0>\;
  s_axi_rdata(198) <= \<const0>\;
  s_axi_rdata(197) <= \<const0>\;
  s_axi_rdata(196) <= \<const0>\;
  s_axi_rdata(195) <= \<const0>\;
  s_axi_rdata(194) <= \<const0>\;
  s_axi_rdata(193) <= \<const0>\;
  s_axi_rdata(192) <= \<const0>\;
  s_axi_rdata(191) <= \<const0>\;
  s_axi_rdata(190) <= \<const0>\;
  s_axi_rdata(189) <= \<const0>\;
  s_axi_rdata(188) <= \<const0>\;
  s_axi_rdata(187) <= \<const0>\;
  s_axi_rdata(186) <= \<const0>\;
  s_axi_rdata(185) <= \<const0>\;
  s_axi_rdata(184) <= \<const0>\;
  s_axi_rdata(183) <= \<const0>\;
  s_axi_rdata(182) <= \<const0>\;
  s_axi_rdata(181) <= \<const0>\;
  s_axi_rdata(180) <= \<const0>\;
  s_axi_rdata(179) <= \<const0>\;
  s_axi_rdata(178) <= \<const0>\;
  s_axi_rdata(177) <= \<const0>\;
  s_axi_rdata(176) <= \<const0>\;
  s_axi_rdata(175) <= \<const0>\;
  s_axi_rdata(174) <= \<const0>\;
  s_axi_rdata(173) <= \<const0>\;
  s_axi_rdata(172) <= \<const0>\;
  s_axi_rdata(171) <= \<const0>\;
  s_axi_rdata(170) <= \<const0>\;
  s_axi_rdata(169) <= \<const0>\;
  s_axi_rdata(168) <= \<const0>\;
  s_axi_rdata(167) <= \<const0>\;
  s_axi_rdata(166) <= \<const0>\;
  s_axi_rdata(165) <= \<const0>\;
  s_axi_rdata(164) <= \<const0>\;
  s_axi_rdata(163) <= \<const0>\;
  s_axi_rdata(162) <= \<const0>\;
  s_axi_rdata(161) <= \<const0>\;
  s_axi_rdata(160) <= \<const0>\;
  s_axi_rdata(159) <= \<const0>\;
  s_axi_rdata(158) <= \<const0>\;
  s_axi_rdata(157) <= \<const0>\;
  s_axi_rdata(156) <= \<const0>\;
  s_axi_rdata(155) <= \<const0>\;
  s_axi_rdata(154) <= \<const0>\;
  s_axi_rdata(153) <= \<const0>\;
  s_axi_rdata(152) <= \<const0>\;
  s_axi_rdata(151) <= \<const0>\;
  s_axi_rdata(150) <= \<const0>\;
  s_axi_rdata(149) <= \<const0>\;
  s_axi_rdata(148) <= \<const0>\;
  s_axi_rdata(147) <= \<const0>\;
  s_axi_rdata(146) <= \<const0>\;
  s_axi_rdata(145) <= \<const0>\;
  s_axi_rdata(144) <= \<const0>\;
  s_axi_rdata(143) <= \<const0>\;
  s_axi_rdata(142) <= \<const0>\;
  s_axi_rdata(141) <= \<const0>\;
  s_axi_rdata(140) <= \<const0>\;
  s_axi_rdata(139) <= \<const0>\;
  s_axi_rdata(138) <= \<const0>\;
  s_axi_rdata(137) <= \<const0>\;
  s_axi_rdata(136) <= \<const0>\;
  s_axi_rdata(135) <= \<const0>\;
  s_axi_rdata(134) <= \<const0>\;
  s_axi_rdata(133) <= \<const0>\;
  s_axi_rdata(132) <= \<const0>\;
  s_axi_rdata(131) <= \<const0>\;
  s_axi_rdata(130) <= \<const0>\;
  s_axi_rdata(129) <= \<const0>\;
  s_axi_rdata(128) <= \<const0>\;
  s_axi_rdata(127) <= \<const0>\;
  s_axi_rdata(126) <= \<const0>\;
  s_axi_rdata(125) <= \<const0>\;
  s_axi_rdata(124) <= \<const0>\;
  s_axi_rdata(123) <= \<const0>\;
  s_axi_rdata(122) <= \<const0>\;
  s_axi_rdata(121) <= \<const0>\;
  s_axi_rdata(120) <= \<const0>\;
  s_axi_rdata(119) <= \<const0>\;
  s_axi_rdata(118) <= \<const0>\;
  s_axi_rdata(117) <= \<const0>\;
  s_axi_rdata(116) <= \<const0>\;
  s_axi_rdata(115) <= \<const0>\;
  s_axi_rdata(114) <= \<const0>\;
  s_axi_rdata(113) <= \<const0>\;
  s_axi_rdata(112) <= \<const0>\;
  s_axi_rdata(111) <= \<const0>\;
  s_axi_rdata(110) <= \<const0>\;
  s_axi_rdata(109) <= \<const0>\;
  s_axi_rdata(108) <= \<const0>\;
  s_axi_rdata(107) <= \<const0>\;
  s_axi_rdata(106) <= \<const0>\;
  s_axi_rdata(105) <= \<const0>\;
  s_axi_rdata(104) <= \<const0>\;
  s_axi_rdata(103) <= \<const0>\;
  s_axi_rdata(102) <= \<const0>\;
  s_axi_rdata(101) <= \<const0>\;
  s_axi_rdata(100) <= \<const0>\;
  s_axi_rdata(99) <= \<const0>\;
  s_axi_rdata(98) <= \<const0>\;
  s_axi_rdata(97) <= \<const0>\;
  s_axi_rdata(96) <= \<const0>\;
  s_axi_rdata(95) <= \<const0>\;
  s_axi_rdata(94) <= \<const0>\;
  s_axi_rdata(93) <= \<const0>\;
  s_axi_rdata(92) <= \<const0>\;
  s_axi_rdata(91) <= \<const0>\;
  s_axi_rdata(90) <= \<const0>\;
  s_axi_rdata(89) <= \<const0>\;
  s_axi_rdata(88) <= \<const0>\;
  s_axi_rdata(87) <= \<const0>\;
  s_axi_rdata(86) <= \<const0>\;
  s_axi_rdata(85) <= \<const0>\;
  s_axi_rdata(84) <= \<const0>\;
  s_axi_rdata(83) <= \<const0>\;
  s_axi_rdata(82) <= \<const0>\;
  s_axi_rdata(81) <= \<const0>\;
  s_axi_rdata(80) <= \<const0>\;
  s_axi_rdata(79) <= \<const0>\;
  s_axi_rdata(78) <= \<const0>\;
  s_axi_rdata(77) <= \<const0>\;
  s_axi_rdata(76) <= \<const0>\;
  s_axi_rdata(75) <= \<const0>\;
  s_axi_rdata(74) <= \<const0>\;
  s_axi_rdata(73) <= \<const0>\;
  s_axi_rdata(72) <= \<const0>\;
  s_axi_rdata(71) <= \<const0>\;
  s_axi_rdata(70) <= \<const0>\;
  s_axi_rdata(69) <= \<const0>\;
  s_axi_rdata(68) <= \<const0>\;
  s_axi_rdata(67) <= \<const0>\;
  s_axi_rdata(66) <= \<const0>\;
  s_axi_rdata(65) <= \<const0>\;
  s_axi_rdata(64) <= \<const0>\;
  s_axi_rdata(63) <= \<const0>\;
  s_axi_rdata(62) <= \<const0>\;
  s_axi_rdata(61) <= \<const0>\;
  s_axi_rdata(60) <= \<const0>\;
  s_axi_rdata(59) <= \<const0>\;
  s_axi_rdata(58) <= \<const0>\;
  s_axi_rdata(57) <= \<const0>\;
  s_axi_rdata(56) <= \<const0>\;
  s_axi_rdata(55) <= \<const0>\;
  s_axi_rdata(54) <= \<const0>\;
  s_axi_rdata(53) <= \<const0>\;
  s_axi_rdata(52) <= \<const0>\;
  s_axi_rdata(51) <= \<const0>\;
  s_axi_rdata(50) <= \<const0>\;
  s_axi_rdata(49) <= \<const0>\;
  s_axi_rdata(48) <= \<const0>\;
  s_axi_rdata(47) <= \<const0>\;
  s_axi_rdata(46) <= \<const0>\;
  s_axi_rdata(45) <= \<const0>\;
  s_axi_rdata(44) <= \<const0>\;
  s_axi_rdata(43) <= \<const0>\;
  s_axi_rdata(42) <= \<const0>\;
  s_axi_rdata(41) <= \<const0>\;
  s_axi_rdata(40) <= \<const0>\;
  s_axi_rdata(39) <= \<const0>\;
  s_axi_rdata(38) <= \<const0>\;
  s_axi_rdata(37) <= \<const0>\;
  s_axi_rdata(36) <= \<const0>\;
  s_axi_rdata(35) <= \<const0>\;
  s_axi_rdata(34) <= \<const0>\;
  s_axi_rdata(33) <= \<const0>\;
  s_axi_rdata(32) <= \<const0>\;
  s_axi_rdata(31) <= \<const0>\;
  s_axi_rdata(30) <= \<const0>\;
  s_axi_rdata(29) <= \<const0>\;
  s_axi_rdata(28) <= \<const0>\;
  s_axi_rdata(27) <= \<const0>\;
  s_axi_rdata(26) <= \<const0>\;
  s_axi_rdata(25) <= \<const0>\;
  s_axi_rdata(24) <= \<const0>\;
  s_axi_rdata(23) <= \<const0>\;
  s_axi_rdata(22) <= \<const0>\;
  s_axi_rdata(21) <= \<const0>\;
  s_axi_rdata(20) <= \<const0>\;
  s_axi_rdata(19) <= \<const0>\;
  s_axi_rdata(18) <= \<const0>\;
  s_axi_rdata(17) <= \<const0>\;
  s_axi_rdata(16) <= \<const0>\;
  s_axi_rdata(15) <= \<const0>\;
  s_axi_rdata(14) <= \<const0>\;
  s_axi_rdata(13) <= \<const0>\;
  s_axi_rdata(12) <= \<const0>\;
  s_axi_rdata(11) <= \<const0>\;
  s_axi_rdata(10) <= \<const0>\;
  s_axi_rdata(9) <= \<const0>\;
  s_axi_rdata(8) <= \<const0>\;
  s_axi_rdata(7) <= \<const0>\;
  s_axi_rdata(6) <= \<const0>\;
  s_axi_rdata(5) <= \<const0>\;
  s_axi_rdata(4) <= \<const0>\;
  s_axi_rdata(3) <= \<const0>\;
  s_axi_rdata(2) <= \<const0>\;
  s_axi_rdata(1) <= \<const0>\;
  s_axi_rdata(0) <= \<const0>\;
  s_axi_rid(3) <= \<const0>\;
  s_axi_rid(2) <= \<const0>\;
  s_axi_rid(1) <= \<const0>\;
  s_axi_rid(0) <= \<const0>\;
  s_axi_rlast <= \<const0>\;
  s_axi_rresp(1) <= \<const0>\;
  s_axi_rresp(0) <= \<const0>\;
  s_axi_rvalid <= \<const0>\;
  s_axi_sbiterr <= \<const0>\;
  s_axi_wready <= \<const0>\;
  sbiterr <= \<const0>\;
GND: unisim.vcomponents.GND
     port map (
      G => \<const0>\
    );
inst_blk_mem_gen: entity work.design_1_auto_us_df_1_blk_mem_gen_v8_4_3_synth
     port map (
      addra(8 downto 0) => addra(8 downto 0),
      addrb(8 downto 0) => addrb(8 downto 0),
      clkb => clkb,
      dina(71 downto 0) => dina(575 downto 504),
      doutb(575 downto 0) => doutb(575 downto 0),
      ena => ena,
      enb => enb,
      wea(63 downto 0) => wea(63 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_auto_us_df_1_fifo_generator_v13_2_4 is
  port (
    backup : in STD_LOGIC;
    backup_marker : in STD_LOGIC;
    clk : in STD_LOGIC;
    rst : in STD_LOGIC;
    srst : in STD_LOGIC;
    wr_clk : in STD_LOGIC;
    wr_rst : in STD_LOGIC;
    rd_clk : in STD_LOGIC;
    rd_rst : in STD_LOGIC;
    din : in STD_LOGIC_VECTOR ( 17 downto 0 );
    wr_en : in STD_LOGIC;
    rd_en : in STD_LOGIC;
    prog_empty_thresh : in STD_LOGIC_VECTOR ( 9 downto 0 );
    prog_empty_thresh_assert : in STD_LOGIC_VECTOR ( 9 downto 0 );
    prog_empty_thresh_negate : in STD_LOGIC_VECTOR ( 9 downto 0 );
    prog_full_thresh : in STD_LOGIC_VECTOR ( 9 downto 0 );
    prog_full_thresh_assert : in STD_LOGIC_VECTOR ( 9 downto 0 );
    prog_full_thresh_negate : in STD_LOGIC_VECTOR ( 9 downto 0 );
    int_clk : in STD_LOGIC;
    injectdbiterr : in STD_LOGIC;
    injectsbiterr : in STD_LOGIC;
    sleep : in STD_LOGIC;
    dout : out STD_LOGIC_VECTOR ( 17 downto 0 );
    full : out STD_LOGIC;
    almost_full : out STD_LOGIC;
    wr_ack : out STD_LOGIC;
    overflow : out STD_LOGIC;
    empty : out STD_LOGIC;
    almost_empty : out STD_LOGIC;
    valid : out STD_LOGIC;
    underflow : out STD_LOGIC;
    data_count : out STD_LOGIC_VECTOR ( 9 downto 0 );
    rd_data_count : out STD_LOGIC_VECTOR ( 9 downto 0 );
    wr_data_count : out STD_LOGIC_VECTOR ( 9 downto 0 );
    prog_full : out STD_LOGIC;
    prog_empty : out STD_LOGIC;
    sbiterr : out STD_LOGIC;
    dbiterr : out STD_LOGIC;
    wr_rst_busy : out STD_LOGIC;
    rd_rst_busy : out STD_LOGIC;
    m_aclk : in STD_LOGIC;
    s_aclk : in STD_LOGIC;
    s_aresetn : in STD_LOGIC;
    m_aclk_en : in STD_LOGIC;
    s_aclk_en : in STD_LOGIC;
    s_axi_awid : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_awaddr : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_awlen : in STD_LOGIC_VECTOR ( 7 downto 0 );
    s_axi_awsize : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_awburst : in STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_awlock : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_awcache : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_awprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_awqos : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_awregion : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_awuser : in STD_LOGIC_VECTOR ( 5 downto 0 );
    s_axi_awvalid : in STD_LOGIC;
    s_axi_awready : out STD_LOGIC;
    s_axi_wid : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_wdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_wstrb : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_wlast : in STD_LOGIC;
    s_axi_wuser : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_wvalid : in STD_LOGIC;
    s_axi_wready : out STD_LOGIC;
    s_axi_bid : out STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_bresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_buser : out STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_bvalid : out STD_LOGIC;
    s_axi_bready : in STD_LOGIC;
    m_axi_awid : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_awaddr : out STD_LOGIC_VECTOR ( 31 downto 0 );
    m_axi_awlen : out STD_LOGIC_VECTOR ( 7 downto 0 );
    m_axi_awsize : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_awburst : out STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_awlock : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_awcache : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_awprot : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_awqos : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_awregion : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_awuser : out STD_LOGIC_VECTOR ( 5 downto 0 );
    m_axi_awvalid : out STD_LOGIC;
    m_axi_awready : in STD_LOGIC;
    m_axi_wid : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_wdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    m_axi_wstrb : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_wlast : out STD_LOGIC;
    m_axi_wuser : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_wvalid : out STD_LOGIC;
    m_axi_wready : in STD_LOGIC;
    m_axi_bid : in STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_bresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_buser : in STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_bvalid : in STD_LOGIC;
    m_axi_bready : out STD_LOGIC;
    s_axi_arid : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_araddr : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_arlen : in STD_LOGIC_VECTOR ( 7 downto 0 );
    s_axi_arsize : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_arburst : in STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_arlock : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_arcache : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_arprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_arqos : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_arregion : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_aruser : in STD_LOGIC_VECTOR ( 5 downto 0 );
    s_axi_arvalid : in STD_LOGIC;
    s_axi_arready : out STD_LOGIC;
    s_axi_rid : out STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_rdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_rresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_rlast : out STD_LOGIC;
    s_axi_ruser : out STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_rvalid : out STD_LOGIC;
    s_axi_rready : in STD_LOGIC;
    m_axi_arid : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_araddr : out STD_LOGIC_VECTOR ( 31 downto 0 );
    m_axi_arlen : out STD_LOGIC_VECTOR ( 7 downto 0 );
    m_axi_arsize : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_arburst : out STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_arlock : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_arcache : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_arprot : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_arqos : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_arregion : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_aruser : out STD_LOGIC_VECTOR ( 5 downto 0 );
    m_axi_arvalid : out STD_LOGIC;
    m_axi_arready : in STD_LOGIC;
    m_axi_rid : in STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_rdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    m_axi_rresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_rlast : in STD_LOGIC;
    m_axi_ruser : in STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_rvalid : in STD_LOGIC;
    m_axi_rready : out STD_LOGIC;
    s_axis_tvalid : in STD_LOGIC;
    s_axis_tready : out STD_LOGIC;
    s_axis_tdata : in STD_LOGIC_VECTOR ( 63 downto 0 );
    s_axis_tstrb : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axis_tkeep : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axis_tlast : in STD_LOGIC;
    s_axis_tid : in STD_LOGIC_VECTOR ( 7 downto 0 );
    s_axis_tdest : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axis_tuser : in STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axis_tvalid : out STD_LOGIC;
    m_axis_tready : in STD_LOGIC;
    m_axis_tdata : out STD_LOGIC_VECTOR ( 63 downto 0 );
    m_axis_tstrb : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axis_tkeep : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axis_tlast : out STD_LOGIC;
    m_axis_tid : out STD_LOGIC_VECTOR ( 7 downto 0 );
    m_axis_tdest : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axis_tuser : out STD_LOGIC_VECTOR ( 3 downto 0 );
    axi_aw_injectsbiterr : in STD_LOGIC;
    axi_aw_injectdbiterr : in STD_LOGIC;
    axi_aw_prog_full_thresh : in STD_LOGIC_VECTOR ( 4 downto 0 );
    axi_aw_prog_empty_thresh : in STD_LOGIC_VECTOR ( 4 downto 0 );
    axi_aw_data_count : out STD_LOGIC_VECTOR ( 5 downto 0 );
    axi_aw_wr_data_count : out STD_LOGIC_VECTOR ( 5 downto 0 );
    axi_aw_rd_data_count : out STD_LOGIC_VECTOR ( 5 downto 0 );
    axi_aw_sbiterr : out STD_LOGIC;
    axi_aw_dbiterr : out STD_LOGIC;
    axi_aw_overflow : out STD_LOGIC;
    axi_aw_underflow : out STD_LOGIC;
    axi_aw_prog_full : out STD_LOGIC;
    axi_aw_prog_empty : out STD_LOGIC;
    axi_w_injectsbiterr : in STD_LOGIC;
    axi_w_injectdbiterr : in STD_LOGIC;
    axi_w_prog_full_thresh : in STD_LOGIC_VECTOR ( 9 downto 0 );
    axi_w_prog_empty_thresh : in STD_LOGIC_VECTOR ( 9 downto 0 );
    axi_w_data_count : out STD_LOGIC_VECTOR ( 10 downto 0 );
    axi_w_wr_data_count : out STD_LOGIC_VECTOR ( 10 downto 0 );
    axi_w_rd_data_count : out STD_LOGIC_VECTOR ( 10 downto 0 );
    axi_w_sbiterr : out STD_LOGIC;
    axi_w_dbiterr : out STD_LOGIC;
    axi_w_overflow : out STD_LOGIC;
    axi_w_underflow : out STD_LOGIC;
    axi_w_prog_full : out STD_LOGIC;
    axi_w_prog_empty : out STD_LOGIC;
    axi_b_injectsbiterr : in STD_LOGIC;
    axi_b_injectdbiterr : in STD_LOGIC;
    axi_b_prog_full_thresh : in STD_LOGIC_VECTOR ( 3 downto 0 );
    axi_b_prog_empty_thresh : in STD_LOGIC_VECTOR ( 3 downto 0 );
    axi_b_data_count : out STD_LOGIC_VECTOR ( 4 downto 0 );
    axi_b_wr_data_count : out STD_LOGIC_VECTOR ( 4 downto 0 );
    axi_b_rd_data_count : out STD_LOGIC_VECTOR ( 4 downto 0 );
    axi_b_sbiterr : out STD_LOGIC;
    axi_b_dbiterr : out STD_LOGIC;
    axi_b_overflow : out STD_LOGIC;
    axi_b_underflow : out STD_LOGIC;
    axi_b_prog_full : out STD_LOGIC;
    axi_b_prog_empty : out STD_LOGIC;
    axi_ar_injectsbiterr : in STD_LOGIC;
    axi_ar_injectdbiterr : in STD_LOGIC;
    axi_ar_prog_full_thresh : in STD_LOGIC_VECTOR ( 4 downto 0 );
    axi_ar_prog_empty_thresh : in STD_LOGIC_VECTOR ( 4 downto 0 );
    axi_ar_data_count : out STD_LOGIC_VECTOR ( 5 downto 0 );
    axi_ar_wr_data_count : out STD_LOGIC_VECTOR ( 5 downto 0 );
    axi_ar_rd_data_count : out STD_LOGIC_VECTOR ( 5 downto 0 );
    axi_ar_sbiterr : out STD_LOGIC;
    axi_ar_dbiterr : out STD_LOGIC;
    axi_ar_overflow : out STD_LOGIC;
    axi_ar_underflow : out STD_LOGIC;
    axi_ar_prog_full : out STD_LOGIC;
    axi_ar_prog_empty : out STD_LOGIC;
    axi_r_injectsbiterr : in STD_LOGIC;
    axi_r_injectdbiterr : in STD_LOGIC;
    axi_r_prog_full_thresh : in STD_LOGIC_VECTOR ( 9 downto 0 );
    axi_r_prog_empty_thresh : in STD_LOGIC_VECTOR ( 9 downto 0 );
    axi_r_data_count : out STD_LOGIC_VECTOR ( 10 downto 0 );
    axi_r_wr_data_count : out STD_LOGIC_VECTOR ( 10 downto 0 );
    axi_r_rd_data_count : out STD_LOGIC_VECTOR ( 10 downto 0 );
    axi_r_sbiterr : out STD_LOGIC;
    axi_r_dbiterr : out STD_LOGIC;
    axi_r_overflow : out STD_LOGIC;
    axi_r_underflow : out STD_LOGIC;
    axi_r_prog_full : out STD_LOGIC;
    axi_r_prog_empty : out STD_LOGIC;
    axis_injectsbiterr : in STD_LOGIC;
    axis_injectdbiterr : in STD_LOGIC;
    axis_prog_full_thresh : in STD_LOGIC_VECTOR ( 9 downto 0 );
    axis_prog_empty_thresh : in STD_LOGIC_VECTOR ( 9 downto 0 );
    axis_data_count : out STD_LOGIC_VECTOR ( 10 downto 0 );
    axis_wr_data_count : out STD_LOGIC_VECTOR ( 10 downto 0 );
    axis_rd_data_count : out STD_LOGIC_VECTOR ( 10 downto 0 );
    axis_sbiterr : out STD_LOGIC;
    axis_dbiterr : out STD_LOGIC;
    axis_overflow : out STD_LOGIC;
    axis_underflow : out STD_LOGIC;
    axis_prog_full : out STD_LOGIC;
    axis_prog_empty : out STD_LOGIC
  );
  attribute C_ADD_NGC_CONSTRAINT : integer;
  attribute C_ADD_NGC_CONSTRAINT of design_1_auto_us_df_1_fifo_generator_v13_2_4 : entity is 0;
  attribute C_APPLICATION_TYPE_AXIS : integer;
  attribute C_APPLICATION_TYPE_AXIS of design_1_auto_us_df_1_fifo_generator_v13_2_4 : entity is 0;
  attribute C_APPLICATION_TYPE_RACH : integer;
  attribute C_APPLICATION_TYPE_RACH of design_1_auto_us_df_1_fifo_generator_v13_2_4 : entity is 0;
  attribute C_APPLICATION_TYPE_RDCH : integer;
  attribute C_APPLICATION_TYPE_RDCH of design_1_auto_us_df_1_fifo_generator_v13_2_4 : entity is 0;
  attribute C_APPLICATION_TYPE_WACH : integer;
  attribute C_APPLICATION_TYPE_WACH of design_1_auto_us_df_1_fifo_generator_v13_2_4 : entity is 2;
  attribute C_APPLICATION_TYPE_WDCH : integer;
  attribute C_APPLICATION_TYPE_WDCH of design_1_auto_us_df_1_fifo_generator_v13_2_4 : entity is 0;
  attribute C_APPLICATION_TYPE_WRCH : integer;
  attribute C_APPLICATION_TYPE_WRCH of design_1_auto_us_df_1_fifo_generator_v13_2_4 : entity is 0;
  attribute C_AXIS_TDATA_WIDTH : integer;
  attribute C_AXIS_TDATA_WIDTH of design_1_auto_us_df_1_fifo_generator_v13_2_4 : entity is 64;
  attribute C_AXIS_TDEST_WIDTH : integer;
  attribute C_AXIS_TDEST_WIDTH of design_1_auto_us_df_1_fifo_generator_v13_2_4 : entity is 4;
  attribute C_AXIS_TID_WIDTH : integer;
  attribute C_AXIS_TID_WIDTH of design_1_auto_us_df_1_fifo_generator_v13_2_4 : entity is 8;
  attribute C_AXIS_TKEEP_WIDTH : integer;
  attribute C_AXIS_TKEEP_WIDTH of design_1_auto_us_df_1_fifo_generator_v13_2_4 : entity is 4;
  attribute C_AXIS_TSTRB_WIDTH : integer;
  attribute C_AXIS_TSTRB_WIDTH of design_1_auto_us_df_1_fifo_generator_v13_2_4 : entity is 4;
  attribute C_AXIS_TUSER_WIDTH : integer;
  attribute C_AXIS_TUSER_WIDTH of design_1_auto_us_df_1_fifo_generator_v13_2_4 : entity is 4;
  attribute C_AXIS_TYPE : integer;
  attribute C_AXIS_TYPE of design_1_auto_us_df_1_fifo_generator_v13_2_4 : entity is 0;
  attribute C_AXI_ADDR_WIDTH : integer;
  attribute C_AXI_ADDR_WIDTH of design_1_auto_us_df_1_fifo_generator_v13_2_4 : entity is 32;
  attribute C_AXI_ARUSER_WIDTH : integer;
  attribute C_AXI_ARUSER_WIDTH of design_1_auto_us_df_1_fifo_generator_v13_2_4 : entity is 6;
  attribute C_AXI_AWUSER_WIDTH : integer;
  attribute C_AXI_AWUSER_WIDTH of design_1_auto_us_df_1_fifo_generator_v13_2_4 : entity is 6;
  attribute C_AXI_BUSER_WIDTH : integer;
  attribute C_AXI_BUSER_WIDTH of design_1_auto_us_df_1_fifo_generator_v13_2_4 : entity is 1;
  attribute C_AXI_DATA_WIDTH : integer;
  attribute C_AXI_DATA_WIDTH of design_1_auto_us_df_1_fifo_generator_v13_2_4 : entity is 32;
  attribute C_AXI_ID_WIDTH : integer;
  attribute C_AXI_ID_WIDTH of design_1_auto_us_df_1_fifo_generator_v13_2_4 : entity is 1;
  attribute C_AXI_LEN_WIDTH : integer;
  attribute C_AXI_LEN_WIDTH of design_1_auto_us_df_1_fifo_generator_v13_2_4 : entity is 8;
  attribute C_AXI_LOCK_WIDTH : integer;
  attribute C_AXI_LOCK_WIDTH of design_1_auto_us_df_1_fifo_generator_v13_2_4 : entity is 1;
  attribute C_AXI_RUSER_WIDTH : integer;
  attribute C_AXI_RUSER_WIDTH of design_1_auto_us_df_1_fifo_generator_v13_2_4 : entity is 1;
  attribute C_AXI_TYPE : integer;
  attribute C_AXI_TYPE of design_1_auto_us_df_1_fifo_generator_v13_2_4 : entity is 1;
  attribute C_AXI_WUSER_WIDTH : integer;
  attribute C_AXI_WUSER_WIDTH of design_1_auto_us_df_1_fifo_generator_v13_2_4 : entity is 1;
  attribute C_COMMON_CLOCK : integer;
  attribute C_COMMON_CLOCK of design_1_auto_us_df_1_fifo_generator_v13_2_4 : entity is 1;
  attribute C_COUNT_TYPE : integer;
  attribute C_COUNT_TYPE of design_1_auto_us_df_1_fifo_generator_v13_2_4 : entity is 0;
  attribute C_DATA_COUNT_WIDTH : integer;
  attribute C_DATA_COUNT_WIDTH of design_1_auto_us_df_1_fifo_generator_v13_2_4 : entity is 10;
  attribute C_DEFAULT_VALUE : string;
  attribute C_DEFAULT_VALUE of design_1_auto_us_df_1_fifo_generator_v13_2_4 : entity is "BlankString";
  attribute C_DIN_WIDTH : integer;
  attribute C_DIN_WIDTH of design_1_auto_us_df_1_fifo_generator_v13_2_4 : entity is 18;
  attribute C_DIN_WIDTH_AXIS : integer;
  attribute C_DIN_WIDTH_AXIS of design_1_auto_us_df_1_fifo_generator_v13_2_4 : entity is 1;
  attribute C_DIN_WIDTH_RACH : integer;
  attribute C_DIN_WIDTH_RACH of design_1_auto_us_df_1_fifo_generator_v13_2_4 : entity is 67;
  attribute C_DIN_WIDTH_RDCH : integer;
  attribute C_DIN_WIDTH_RDCH of design_1_auto_us_df_1_fifo_generator_v13_2_4 : entity is 35;
  attribute C_DIN_WIDTH_WACH : integer;
  attribute C_DIN_WIDTH_WACH of design_1_auto_us_df_1_fifo_generator_v13_2_4 : entity is 67;
  attribute C_DIN_WIDTH_WDCH : integer;
  attribute C_DIN_WIDTH_WDCH of design_1_auto_us_df_1_fifo_generator_v13_2_4 : entity is 37;
  attribute C_DIN_WIDTH_WRCH : integer;
  attribute C_DIN_WIDTH_WRCH of design_1_auto_us_df_1_fifo_generator_v13_2_4 : entity is 2;
  attribute C_DOUT_RST_VAL : string;
  attribute C_DOUT_RST_VAL of design_1_auto_us_df_1_fifo_generator_v13_2_4 : entity is "0";
  attribute C_DOUT_WIDTH : integer;
  attribute C_DOUT_WIDTH of design_1_auto_us_df_1_fifo_generator_v13_2_4 : entity is 18;
  attribute C_ENABLE_RLOCS : integer;
  attribute C_ENABLE_RLOCS of design_1_auto_us_df_1_fifo_generator_v13_2_4 : entity is 0;
  attribute C_ENABLE_RST_SYNC : integer;
  attribute C_ENABLE_RST_SYNC of design_1_auto_us_df_1_fifo_generator_v13_2_4 : entity is 1;
  attribute C_EN_SAFETY_CKT : integer;
  attribute C_EN_SAFETY_CKT of design_1_auto_us_df_1_fifo_generator_v13_2_4 : entity is 0;
  attribute C_ERROR_INJECTION_TYPE : integer;
  attribute C_ERROR_INJECTION_TYPE of design_1_auto_us_df_1_fifo_generator_v13_2_4 : entity is 0;
  attribute C_ERROR_INJECTION_TYPE_AXIS : integer;
  attribute C_ERROR_INJECTION_TYPE_AXIS of design_1_auto_us_df_1_fifo_generator_v13_2_4 : entity is 0;
  attribute C_ERROR_INJECTION_TYPE_RACH : integer;
  attribute C_ERROR_INJECTION_TYPE_RACH of design_1_auto_us_df_1_fifo_generator_v13_2_4 : entity is 0;
  attribute C_ERROR_INJECTION_TYPE_RDCH : integer;
  attribute C_ERROR_INJECTION_TYPE_RDCH of design_1_auto_us_df_1_fifo_generator_v13_2_4 : entity is 0;
  attribute C_ERROR_INJECTION_TYPE_WACH : integer;
  attribute C_ERROR_INJECTION_TYPE_WACH of design_1_auto_us_df_1_fifo_generator_v13_2_4 : entity is 0;
  attribute C_ERROR_INJECTION_TYPE_WDCH : integer;
  attribute C_ERROR_INJECTION_TYPE_WDCH of design_1_auto_us_df_1_fifo_generator_v13_2_4 : entity is 0;
  attribute C_ERROR_INJECTION_TYPE_WRCH : integer;
  attribute C_ERROR_INJECTION_TYPE_WRCH of design_1_auto_us_df_1_fifo_generator_v13_2_4 : entity is 0;
  attribute C_FAMILY : string;
  attribute C_FAMILY of design_1_auto_us_df_1_fifo_generator_v13_2_4 : entity is "kintex7";
  attribute C_FULL_FLAGS_RST_VAL : integer;
  attribute C_FULL_FLAGS_RST_VAL of design_1_auto_us_df_1_fifo_generator_v13_2_4 : entity is 1;
  attribute C_HAS_ALMOST_EMPTY : integer;
  attribute C_HAS_ALMOST_EMPTY of design_1_auto_us_df_1_fifo_generator_v13_2_4 : entity is 0;
  attribute C_HAS_ALMOST_FULL : integer;
  attribute C_HAS_ALMOST_FULL of design_1_auto_us_df_1_fifo_generator_v13_2_4 : entity is 0;
  attribute C_HAS_AXIS_TDATA : integer;
  attribute C_HAS_AXIS_TDATA of design_1_auto_us_df_1_fifo_generator_v13_2_4 : entity is 0;
  attribute C_HAS_AXIS_TDEST : integer;
  attribute C_HAS_AXIS_TDEST of design_1_auto_us_df_1_fifo_generator_v13_2_4 : entity is 0;
  attribute C_HAS_AXIS_TID : integer;
  attribute C_HAS_AXIS_TID of design_1_auto_us_df_1_fifo_generator_v13_2_4 : entity is 0;
  attribute C_HAS_AXIS_TKEEP : integer;
  attribute C_HAS_AXIS_TKEEP of design_1_auto_us_df_1_fifo_generator_v13_2_4 : entity is 0;
  attribute C_HAS_AXIS_TLAST : integer;
  attribute C_HAS_AXIS_TLAST of design_1_auto_us_df_1_fifo_generator_v13_2_4 : entity is 0;
  attribute C_HAS_AXIS_TREADY : integer;
  attribute C_HAS_AXIS_TREADY of design_1_auto_us_df_1_fifo_generator_v13_2_4 : entity is 1;
  attribute C_HAS_AXIS_TSTRB : integer;
  attribute C_HAS_AXIS_TSTRB of design_1_auto_us_df_1_fifo_generator_v13_2_4 : entity is 0;
  attribute C_HAS_AXIS_TUSER : integer;
  attribute C_HAS_AXIS_TUSER of design_1_auto_us_df_1_fifo_generator_v13_2_4 : entity is 0;
  attribute C_HAS_AXI_ARUSER : integer;
  attribute C_HAS_AXI_ARUSER of design_1_auto_us_df_1_fifo_generator_v13_2_4 : entity is 1;
  attribute C_HAS_AXI_AWUSER : integer;
  attribute C_HAS_AXI_AWUSER of design_1_auto_us_df_1_fifo_generator_v13_2_4 : entity is 1;
  attribute C_HAS_AXI_BUSER : integer;
  attribute C_HAS_AXI_BUSER of design_1_auto_us_df_1_fifo_generator_v13_2_4 : entity is 0;
  attribute C_HAS_AXI_ID : integer;
  attribute C_HAS_AXI_ID of design_1_auto_us_df_1_fifo_generator_v13_2_4 : entity is 0;
  attribute C_HAS_AXI_RD_CHANNEL : integer;
  attribute C_HAS_AXI_RD_CHANNEL of design_1_auto_us_df_1_fifo_generator_v13_2_4 : entity is 0;
  attribute C_HAS_AXI_RUSER : integer;
  attribute C_HAS_AXI_RUSER of design_1_auto_us_df_1_fifo_generator_v13_2_4 : entity is 0;
  attribute C_HAS_AXI_WR_CHANNEL : integer;
  attribute C_HAS_AXI_WR_CHANNEL of design_1_auto_us_df_1_fifo_generator_v13_2_4 : entity is 1;
  attribute C_HAS_AXI_WUSER : integer;
  attribute C_HAS_AXI_WUSER of design_1_auto_us_df_1_fifo_generator_v13_2_4 : entity is 0;
  attribute C_HAS_BACKUP : integer;
  attribute C_HAS_BACKUP of design_1_auto_us_df_1_fifo_generator_v13_2_4 : entity is 0;
  attribute C_HAS_DATA_COUNT : integer;
  attribute C_HAS_DATA_COUNT of design_1_auto_us_df_1_fifo_generator_v13_2_4 : entity is 0;
  attribute C_HAS_DATA_COUNTS_AXIS : integer;
  attribute C_HAS_DATA_COUNTS_AXIS of design_1_auto_us_df_1_fifo_generator_v13_2_4 : entity is 0;
  attribute C_HAS_DATA_COUNTS_RACH : integer;
  attribute C_HAS_DATA_COUNTS_RACH of design_1_auto_us_df_1_fifo_generator_v13_2_4 : entity is 0;
  attribute C_HAS_DATA_COUNTS_RDCH : integer;
  attribute C_HAS_DATA_COUNTS_RDCH of design_1_auto_us_df_1_fifo_generator_v13_2_4 : entity is 0;
  attribute C_HAS_DATA_COUNTS_WACH : integer;
  attribute C_HAS_DATA_COUNTS_WACH of design_1_auto_us_df_1_fifo_generator_v13_2_4 : entity is 0;
  attribute C_HAS_DATA_COUNTS_WDCH : integer;
  attribute C_HAS_DATA_COUNTS_WDCH of design_1_auto_us_df_1_fifo_generator_v13_2_4 : entity is 0;
  attribute C_HAS_DATA_COUNTS_WRCH : integer;
  attribute C_HAS_DATA_COUNTS_WRCH of design_1_auto_us_df_1_fifo_generator_v13_2_4 : entity is 0;
  attribute C_HAS_INT_CLK : integer;
  attribute C_HAS_INT_CLK of design_1_auto_us_df_1_fifo_generator_v13_2_4 : entity is 0;
  attribute C_HAS_MASTER_CE : integer;
  attribute C_HAS_MASTER_CE of design_1_auto_us_df_1_fifo_generator_v13_2_4 : entity is 0;
  attribute C_HAS_MEMINIT_FILE : integer;
  attribute C_HAS_MEMINIT_FILE of design_1_auto_us_df_1_fifo_generator_v13_2_4 : entity is 0;
  attribute C_HAS_OVERFLOW : integer;
  attribute C_HAS_OVERFLOW of design_1_auto_us_df_1_fifo_generator_v13_2_4 : entity is 0;
  attribute C_HAS_PROG_FLAGS_AXIS : integer;
  attribute C_HAS_PROG_FLAGS_AXIS of design_1_auto_us_df_1_fifo_generator_v13_2_4 : entity is 0;
  attribute C_HAS_PROG_FLAGS_RACH : integer;
  attribute C_HAS_PROG_FLAGS_RACH of design_1_auto_us_df_1_fifo_generator_v13_2_4 : entity is 0;
  attribute C_HAS_PROG_FLAGS_RDCH : integer;
  attribute C_HAS_PROG_FLAGS_RDCH of design_1_auto_us_df_1_fifo_generator_v13_2_4 : entity is 0;
  attribute C_HAS_PROG_FLAGS_WACH : integer;
  attribute C_HAS_PROG_FLAGS_WACH of design_1_auto_us_df_1_fifo_generator_v13_2_4 : entity is 0;
  attribute C_HAS_PROG_FLAGS_WDCH : integer;
  attribute C_HAS_PROG_FLAGS_WDCH of design_1_auto_us_df_1_fifo_generator_v13_2_4 : entity is 0;
  attribute C_HAS_PROG_FLAGS_WRCH : integer;
  attribute C_HAS_PROG_FLAGS_WRCH of design_1_auto_us_df_1_fifo_generator_v13_2_4 : entity is 0;
  attribute C_HAS_RD_DATA_COUNT : integer;
  attribute C_HAS_RD_DATA_COUNT of design_1_auto_us_df_1_fifo_generator_v13_2_4 : entity is 0;
  attribute C_HAS_RD_RST : integer;
  attribute C_HAS_RD_RST of design_1_auto_us_df_1_fifo_generator_v13_2_4 : entity is 0;
  attribute C_HAS_RST : integer;
  attribute C_HAS_RST of design_1_auto_us_df_1_fifo_generator_v13_2_4 : entity is 1;
  attribute C_HAS_SLAVE_CE : integer;
  attribute C_HAS_SLAVE_CE of design_1_auto_us_df_1_fifo_generator_v13_2_4 : entity is 0;
  attribute C_HAS_SRST : integer;
  attribute C_HAS_SRST of design_1_auto_us_df_1_fifo_generator_v13_2_4 : entity is 0;
  attribute C_HAS_UNDERFLOW : integer;
  attribute C_HAS_UNDERFLOW of design_1_auto_us_df_1_fifo_generator_v13_2_4 : entity is 0;
  attribute C_HAS_VALID : integer;
  attribute C_HAS_VALID of design_1_auto_us_df_1_fifo_generator_v13_2_4 : entity is 0;
  attribute C_HAS_WR_ACK : integer;
  attribute C_HAS_WR_ACK of design_1_auto_us_df_1_fifo_generator_v13_2_4 : entity is 0;
  attribute C_HAS_WR_DATA_COUNT : integer;
  attribute C_HAS_WR_DATA_COUNT of design_1_auto_us_df_1_fifo_generator_v13_2_4 : entity is 0;
  attribute C_HAS_WR_RST : integer;
  attribute C_HAS_WR_RST of design_1_auto_us_df_1_fifo_generator_v13_2_4 : entity is 0;
  attribute C_IMPLEMENTATION_TYPE : integer;
  attribute C_IMPLEMENTATION_TYPE of design_1_auto_us_df_1_fifo_generator_v13_2_4 : entity is 0;
  attribute C_IMPLEMENTATION_TYPE_AXIS : integer;
  attribute C_IMPLEMENTATION_TYPE_AXIS of design_1_auto_us_df_1_fifo_generator_v13_2_4 : entity is 1;
  attribute C_IMPLEMENTATION_TYPE_RACH : integer;
  attribute C_IMPLEMENTATION_TYPE_RACH of design_1_auto_us_df_1_fifo_generator_v13_2_4 : entity is 2;
  attribute C_IMPLEMENTATION_TYPE_RDCH : integer;
  attribute C_IMPLEMENTATION_TYPE_RDCH of design_1_auto_us_df_1_fifo_generator_v13_2_4 : entity is 1;
  attribute C_IMPLEMENTATION_TYPE_WACH : integer;
  attribute C_IMPLEMENTATION_TYPE_WACH of design_1_auto_us_df_1_fifo_generator_v13_2_4 : entity is 2;
  attribute C_IMPLEMENTATION_TYPE_WDCH : integer;
  attribute C_IMPLEMENTATION_TYPE_WDCH of design_1_auto_us_df_1_fifo_generator_v13_2_4 : entity is 1;
  attribute C_IMPLEMENTATION_TYPE_WRCH : integer;
  attribute C_IMPLEMENTATION_TYPE_WRCH of design_1_auto_us_df_1_fifo_generator_v13_2_4 : entity is 2;
  attribute C_INIT_WR_PNTR_VAL : integer;
  attribute C_INIT_WR_PNTR_VAL of design_1_auto_us_df_1_fifo_generator_v13_2_4 : entity is 0;
  attribute C_INTERFACE_TYPE : integer;
  attribute C_INTERFACE_TYPE of design_1_auto_us_df_1_fifo_generator_v13_2_4 : entity is 2;
  attribute C_MEMORY_TYPE : integer;
  attribute C_MEMORY_TYPE of design_1_auto_us_df_1_fifo_generator_v13_2_4 : entity is 1;
  attribute C_MIF_FILE_NAME : string;
  attribute C_MIF_FILE_NAME of design_1_auto_us_df_1_fifo_generator_v13_2_4 : entity is "BlankString";
  attribute C_MSGON_VAL : integer;
  attribute C_MSGON_VAL of design_1_auto_us_df_1_fifo_generator_v13_2_4 : entity is 1;
  attribute C_OPTIMIZATION_MODE : integer;
  attribute C_OPTIMIZATION_MODE of design_1_auto_us_df_1_fifo_generator_v13_2_4 : entity is 0;
  attribute C_OVERFLOW_LOW : integer;
  attribute C_OVERFLOW_LOW of design_1_auto_us_df_1_fifo_generator_v13_2_4 : entity is 0;
  attribute C_POWER_SAVING_MODE : integer;
  attribute C_POWER_SAVING_MODE of design_1_auto_us_df_1_fifo_generator_v13_2_4 : entity is 0;
  attribute C_PRELOAD_LATENCY : integer;
  attribute C_PRELOAD_LATENCY of design_1_auto_us_df_1_fifo_generator_v13_2_4 : entity is 1;
  attribute C_PRELOAD_REGS : integer;
  attribute C_PRELOAD_REGS of design_1_auto_us_df_1_fifo_generator_v13_2_4 : entity is 0;
  attribute C_PRIM_FIFO_TYPE : string;
  attribute C_PRIM_FIFO_TYPE of design_1_auto_us_df_1_fifo_generator_v13_2_4 : entity is "4kx4";
  attribute C_PRIM_FIFO_TYPE_AXIS : string;
  attribute C_PRIM_FIFO_TYPE_AXIS of design_1_auto_us_df_1_fifo_generator_v13_2_4 : entity is "512x36";
  attribute C_PRIM_FIFO_TYPE_RACH : string;
  attribute C_PRIM_FIFO_TYPE_RACH of design_1_auto_us_df_1_fifo_generator_v13_2_4 : entity is "512x36";
  attribute C_PRIM_FIFO_TYPE_RDCH : string;
  attribute C_PRIM_FIFO_TYPE_RDCH of design_1_auto_us_df_1_fifo_generator_v13_2_4 : entity is "512x36";
  attribute C_PRIM_FIFO_TYPE_WACH : string;
  attribute C_PRIM_FIFO_TYPE_WACH of design_1_auto_us_df_1_fifo_generator_v13_2_4 : entity is "512x36";
  attribute C_PRIM_FIFO_TYPE_WDCH : string;
  attribute C_PRIM_FIFO_TYPE_WDCH of design_1_auto_us_df_1_fifo_generator_v13_2_4 : entity is "512x36";
  attribute C_PRIM_FIFO_TYPE_WRCH : string;
  attribute C_PRIM_FIFO_TYPE_WRCH of design_1_auto_us_df_1_fifo_generator_v13_2_4 : entity is "512x36";
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL : integer;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL of design_1_auto_us_df_1_fifo_generator_v13_2_4 : entity is 2;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_AXIS : integer;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_AXIS of design_1_auto_us_df_1_fifo_generator_v13_2_4 : entity is 1022;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_RACH : integer;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_RACH of design_1_auto_us_df_1_fifo_generator_v13_2_4 : entity is 14;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_RDCH : integer;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_RDCH of design_1_auto_us_df_1_fifo_generator_v13_2_4 : entity is 1022;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_WACH : integer;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_WACH of design_1_auto_us_df_1_fifo_generator_v13_2_4 : entity is 30;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_WDCH : integer;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_WDCH of design_1_auto_us_df_1_fifo_generator_v13_2_4 : entity is 1022;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_WRCH : integer;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_WRCH of design_1_auto_us_df_1_fifo_generator_v13_2_4 : entity is 14;
  attribute C_PROG_EMPTY_THRESH_NEGATE_VAL : integer;
  attribute C_PROG_EMPTY_THRESH_NEGATE_VAL of design_1_auto_us_df_1_fifo_generator_v13_2_4 : entity is 3;
  attribute C_PROG_EMPTY_TYPE : integer;
  attribute C_PROG_EMPTY_TYPE of design_1_auto_us_df_1_fifo_generator_v13_2_4 : entity is 0;
  attribute C_PROG_EMPTY_TYPE_AXIS : integer;
  attribute C_PROG_EMPTY_TYPE_AXIS of design_1_auto_us_df_1_fifo_generator_v13_2_4 : entity is 0;
  attribute C_PROG_EMPTY_TYPE_RACH : integer;
  attribute C_PROG_EMPTY_TYPE_RACH of design_1_auto_us_df_1_fifo_generator_v13_2_4 : entity is 0;
  attribute C_PROG_EMPTY_TYPE_RDCH : integer;
  attribute C_PROG_EMPTY_TYPE_RDCH of design_1_auto_us_df_1_fifo_generator_v13_2_4 : entity is 0;
  attribute C_PROG_EMPTY_TYPE_WACH : integer;
  attribute C_PROG_EMPTY_TYPE_WACH of design_1_auto_us_df_1_fifo_generator_v13_2_4 : entity is 0;
  attribute C_PROG_EMPTY_TYPE_WDCH : integer;
  attribute C_PROG_EMPTY_TYPE_WDCH of design_1_auto_us_df_1_fifo_generator_v13_2_4 : entity is 0;
  attribute C_PROG_EMPTY_TYPE_WRCH : integer;
  attribute C_PROG_EMPTY_TYPE_WRCH of design_1_auto_us_df_1_fifo_generator_v13_2_4 : entity is 0;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL : integer;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL of design_1_auto_us_df_1_fifo_generator_v13_2_4 : entity is 1022;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_AXIS : integer;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_AXIS of design_1_auto_us_df_1_fifo_generator_v13_2_4 : entity is 1023;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_RACH : integer;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_RACH of design_1_auto_us_df_1_fifo_generator_v13_2_4 : entity is 15;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_RDCH : integer;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_RDCH of design_1_auto_us_df_1_fifo_generator_v13_2_4 : entity is 1023;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_WACH : integer;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_WACH of design_1_auto_us_df_1_fifo_generator_v13_2_4 : entity is 31;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_WDCH : integer;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_WDCH of design_1_auto_us_df_1_fifo_generator_v13_2_4 : entity is 1023;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_WRCH : integer;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_WRCH of design_1_auto_us_df_1_fifo_generator_v13_2_4 : entity is 15;
  attribute C_PROG_FULL_THRESH_NEGATE_VAL : integer;
  attribute C_PROG_FULL_THRESH_NEGATE_VAL of design_1_auto_us_df_1_fifo_generator_v13_2_4 : entity is 1021;
  attribute C_PROG_FULL_TYPE : integer;
  attribute C_PROG_FULL_TYPE of design_1_auto_us_df_1_fifo_generator_v13_2_4 : entity is 0;
  attribute C_PROG_FULL_TYPE_AXIS : integer;
  attribute C_PROG_FULL_TYPE_AXIS of design_1_auto_us_df_1_fifo_generator_v13_2_4 : entity is 0;
  attribute C_PROG_FULL_TYPE_RACH : integer;
  attribute C_PROG_FULL_TYPE_RACH of design_1_auto_us_df_1_fifo_generator_v13_2_4 : entity is 0;
  attribute C_PROG_FULL_TYPE_RDCH : integer;
  attribute C_PROG_FULL_TYPE_RDCH of design_1_auto_us_df_1_fifo_generator_v13_2_4 : entity is 0;
  attribute C_PROG_FULL_TYPE_WACH : integer;
  attribute C_PROG_FULL_TYPE_WACH of design_1_auto_us_df_1_fifo_generator_v13_2_4 : entity is 0;
  attribute C_PROG_FULL_TYPE_WDCH : integer;
  attribute C_PROG_FULL_TYPE_WDCH of design_1_auto_us_df_1_fifo_generator_v13_2_4 : entity is 0;
  attribute C_PROG_FULL_TYPE_WRCH : integer;
  attribute C_PROG_FULL_TYPE_WRCH of design_1_auto_us_df_1_fifo_generator_v13_2_4 : entity is 0;
  attribute C_RACH_TYPE : integer;
  attribute C_RACH_TYPE of design_1_auto_us_df_1_fifo_generator_v13_2_4 : entity is 0;
  attribute C_RDCH_TYPE : integer;
  attribute C_RDCH_TYPE of design_1_auto_us_df_1_fifo_generator_v13_2_4 : entity is 0;
  attribute C_RD_DATA_COUNT_WIDTH : integer;
  attribute C_RD_DATA_COUNT_WIDTH of design_1_auto_us_df_1_fifo_generator_v13_2_4 : entity is 10;
  attribute C_RD_DEPTH : integer;
  attribute C_RD_DEPTH of design_1_auto_us_df_1_fifo_generator_v13_2_4 : entity is 1024;
  attribute C_RD_FREQ : integer;
  attribute C_RD_FREQ of design_1_auto_us_df_1_fifo_generator_v13_2_4 : entity is 1;
  attribute C_RD_PNTR_WIDTH : integer;
  attribute C_RD_PNTR_WIDTH of design_1_auto_us_df_1_fifo_generator_v13_2_4 : entity is 10;
  attribute C_REG_SLICE_MODE_AXIS : integer;
  attribute C_REG_SLICE_MODE_AXIS of design_1_auto_us_df_1_fifo_generator_v13_2_4 : entity is 0;
  attribute C_REG_SLICE_MODE_RACH : integer;
  attribute C_REG_SLICE_MODE_RACH of design_1_auto_us_df_1_fifo_generator_v13_2_4 : entity is 0;
  attribute C_REG_SLICE_MODE_RDCH : integer;
  attribute C_REG_SLICE_MODE_RDCH of design_1_auto_us_df_1_fifo_generator_v13_2_4 : entity is 0;
  attribute C_REG_SLICE_MODE_WACH : integer;
  attribute C_REG_SLICE_MODE_WACH of design_1_auto_us_df_1_fifo_generator_v13_2_4 : entity is 0;
  attribute C_REG_SLICE_MODE_WDCH : integer;
  attribute C_REG_SLICE_MODE_WDCH of design_1_auto_us_df_1_fifo_generator_v13_2_4 : entity is 0;
  attribute C_REG_SLICE_MODE_WRCH : integer;
  attribute C_REG_SLICE_MODE_WRCH of design_1_auto_us_df_1_fifo_generator_v13_2_4 : entity is 0;
  attribute C_SELECT_XPM : integer;
  attribute C_SELECT_XPM of design_1_auto_us_df_1_fifo_generator_v13_2_4 : entity is 0;
  attribute C_SYNCHRONIZER_STAGE : integer;
  attribute C_SYNCHRONIZER_STAGE of design_1_auto_us_df_1_fifo_generator_v13_2_4 : entity is 3;
  attribute C_UNDERFLOW_LOW : integer;
  attribute C_UNDERFLOW_LOW of design_1_auto_us_df_1_fifo_generator_v13_2_4 : entity is 0;
  attribute C_USE_COMMON_OVERFLOW : integer;
  attribute C_USE_COMMON_OVERFLOW of design_1_auto_us_df_1_fifo_generator_v13_2_4 : entity is 0;
  attribute C_USE_COMMON_UNDERFLOW : integer;
  attribute C_USE_COMMON_UNDERFLOW of design_1_auto_us_df_1_fifo_generator_v13_2_4 : entity is 0;
  attribute C_USE_DEFAULT_SETTINGS : integer;
  attribute C_USE_DEFAULT_SETTINGS of design_1_auto_us_df_1_fifo_generator_v13_2_4 : entity is 0;
  attribute C_USE_DOUT_RST : integer;
  attribute C_USE_DOUT_RST of design_1_auto_us_df_1_fifo_generator_v13_2_4 : entity is 1;
  attribute C_USE_ECC : integer;
  attribute C_USE_ECC of design_1_auto_us_df_1_fifo_generator_v13_2_4 : entity is 0;
  attribute C_USE_ECC_AXIS : integer;
  attribute C_USE_ECC_AXIS of design_1_auto_us_df_1_fifo_generator_v13_2_4 : entity is 0;
  attribute C_USE_ECC_RACH : integer;
  attribute C_USE_ECC_RACH of design_1_auto_us_df_1_fifo_generator_v13_2_4 : entity is 0;
  attribute C_USE_ECC_RDCH : integer;
  attribute C_USE_ECC_RDCH of design_1_auto_us_df_1_fifo_generator_v13_2_4 : entity is 0;
  attribute C_USE_ECC_WACH : integer;
  attribute C_USE_ECC_WACH of design_1_auto_us_df_1_fifo_generator_v13_2_4 : entity is 0;
  attribute C_USE_ECC_WDCH : integer;
  attribute C_USE_ECC_WDCH of design_1_auto_us_df_1_fifo_generator_v13_2_4 : entity is 0;
  attribute C_USE_ECC_WRCH : integer;
  attribute C_USE_ECC_WRCH of design_1_auto_us_df_1_fifo_generator_v13_2_4 : entity is 0;
  attribute C_USE_EMBEDDED_REG : integer;
  attribute C_USE_EMBEDDED_REG of design_1_auto_us_df_1_fifo_generator_v13_2_4 : entity is 0;
  attribute C_USE_FIFO16_FLAGS : integer;
  attribute C_USE_FIFO16_FLAGS of design_1_auto_us_df_1_fifo_generator_v13_2_4 : entity is 0;
  attribute C_USE_FWFT_DATA_COUNT : integer;
  attribute C_USE_FWFT_DATA_COUNT of design_1_auto_us_df_1_fifo_generator_v13_2_4 : entity is 0;
  attribute C_USE_PIPELINE_REG : integer;
  attribute C_USE_PIPELINE_REG of design_1_auto_us_df_1_fifo_generator_v13_2_4 : entity is 0;
  attribute C_VALID_LOW : integer;
  attribute C_VALID_LOW of design_1_auto_us_df_1_fifo_generator_v13_2_4 : entity is 0;
  attribute C_WACH_TYPE : integer;
  attribute C_WACH_TYPE of design_1_auto_us_df_1_fifo_generator_v13_2_4 : entity is 0;
  attribute C_WDCH_TYPE : integer;
  attribute C_WDCH_TYPE of design_1_auto_us_df_1_fifo_generator_v13_2_4 : entity is 2;
  attribute C_WRCH_TYPE : integer;
  attribute C_WRCH_TYPE of design_1_auto_us_df_1_fifo_generator_v13_2_4 : entity is 2;
  attribute C_WR_ACK_LOW : integer;
  attribute C_WR_ACK_LOW of design_1_auto_us_df_1_fifo_generator_v13_2_4 : entity is 0;
  attribute C_WR_DATA_COUNT_WIDTH : integer;
  attribute C_WR_DATA_COUNT_WIDTH of design_1_auto_us_df_1_fifo_generator_v13_2_4 : entity is 10;
  attribute C_WR_DEPTH : integer;
  attribute C_WR_DEPTH of design_1_auto_us_df_1_fifo_generator_v13_2_4 : entity is 1024;
  attribute C_WR_DEPTH_AXIS : integer;
  attribute C_WR_DEPTH_AXIS of design_1_auto_us_df_1_fifo_generator_v13_2_4 : entity is 1024;
  attribute C_WR_DEPTH_RACH : integer;
  attribute C_WR_DEPTH_RACH of design_1_auto_us_df_1_fifo_generator_v13_2_4 : entity is 32;
  attribute C_WR_DEPTH_RDCH : integer;
  attribute C_WR_DEPTH_RDCH of design_1_auto_us_df_1_fifo_generator_v13_2_4 : entity is 1024;
  attribute C_WR_DEPTH_WACH : integer;
  attribute C_WR_DEPTH_WACH of design_1_auto_us_df_1_fifo_generator_v13_2_4 : entity is 32;
  attribute C_WR_DEPTH_WDCH : integer;
  attribute C_WR_DEPTH_WDCH of design_1_auto_us_df_1_fifo_generator_v13_2_4 : entity is 1024;
  attribute C_WR_DEPTH_WRCH : integer;
  attribute C_WR_DEPTH_WRCH of design_1_auto_us_df_1_fifo_generator_v13_2_4 : entity is 16;
  attribute C_WR_FREQ : integer;
  attribute C_WR_FREQ of design_1_auto_us_df_1_fifo_generator_v13_2_4 : entity is 1;
  attribute C_WR_PNTR_WIDTH : integer;
  attribute C_WR_PNTR_WIDTH of design_1_auto_us_df_1_fifo_generator_v13_2_4 : entity is 10;
  attribute C_WR_PNTR_WIDTH_AXIS : integer;
  attribute C_WR_PNTR_WIDTH_AXIS of design_1_auto_us_df_1_fifo_generator_v13_2_4 : entity is 10;
  attribute C_WR_PNTR_WIDTH_RACH : integer;
  attribute C_WR_PNTR_WIDTH_RACH of design_1_auto_us_df_1_fifo_generator_v13_2_4 : entity is 5;
  attribute C_WR_PNTR_WIDTH_RDCH : integer;
  attribute C_WR_PNTR_WIDTH_RDCH of design_1_auto_us_df_1_fifo_generator_v13_2_4 : entity is 10;
  attribute C_WR_PNTR_WIDTH_WACH : integer;
  attribute C_WR_PNTR_WIDTH_WACH of design_1_auto_us_df_1_fifo_generator_v13_2_4 : entity is 5;
  attribute C_WR_PNTR_WIDTH_WDCH : integer;
  attribute C_WR_PNTR_WIDTH_WDCH of design_1_auto_us_df_1_fifo_generator_v13_2_4 : entity is 10;
  attribute C_WR_PNTR_WIDTH_WRCH : integer;
  attribute C_WR_PNTR_WIDTH_WRCH of design_1_auto_us_df_1_fifo_generator_v13_2_4 : entity is 4;
  attribute C_WR_RESPONSE_LATENCY : integer;
  attribute C_WR_RESPONSE_LATENCY of design_1_auto_us_df_1_fifo_generator_v13_2_4 : entity is 1;
end design_1_auto_us_df_1_fifo_generator_v13_2_4;

architecture STRUCTURE of design_1_auto_us_df_1_fifo_generator_v13_2_4 is
  signal \<const0>\ : STD_LOGIC;
begin
  almost_empty <= \<const0>\;
  almost_full <= \<const0>\;
  axi_ar_data_count(5) <= \<const0>\;
  axi_ar_data_count(4) <= \<const0>\;
  axi_ar_data_count(3) <= \<const0>\;
  axi_ar_data_count(2) <= \<const0>\;
  axi_ar_data_count(1) <= \<const0>\;
  axi_ar_data_count(0) <= \<const0>\;
  axi_ar_dbiterr <= \<const0>\;
  axi_ar_overflow <= \<const0>\;
  axi_ar_prog_empty <= \<const0>\;
  axi_ar_prog_full <= \<const0>\;
  axi_ar_rd_data_count(5) <= \<const0>\;
  axi_ar_rd_data_count(4) <= \<const0>\;
  axi_ar_rd_data_count(3) <= \<const0>\;
  axi_ar_rd_data_count(2) <= \<const0>\;
  axi_ar_rd_data_count(1) <= \<const0>\;
  axi_ar_rd_data_count(0) <= \<const0>\;
  axi_ar_sbiterr <= \<const0>\;
  axi_ar_underflow <= \<const0>\;
  axi_ar_wr_data_count(5) <= \<const0>\;
  axi_ar_wr_data_count(4) <= \<const0>\;
  axi_ar_wr_data_count(3) <= \<const0>\;
  axi_ar_wr_data_count(2) <= \<const0>\;
  axi_ar_wr_data_count(1) <= \<const0>\;
  axi_ar_wr_data_count(0) <= \<const0>\;
  axi_aw_data_count(5) <= \<const0>\;
  axi_aw_data_count(4) <= \<const0>\;
  axi_aw_data_count(3) <= \<const0>\;
  axi_aw_data_count(2) <= \<const0>\;
  axi_aw_data_count(1) <= \<const0>\;
  axi_aw_data_count(0) <= \<const0>\;
  axi_aw_dbiterr <= \<const0>\;
  axi_aw_overflow <= \<const0>\;
  axi_aw_prog_empty <= \<const0>\;
  axi_aw_prog_full <= \<const0>\;
  axi_aw_rd_data_count(5) <= \<const0>\;
  axi_aw_rd_data_count(4) <= \<const0>\;
  axi_aw_rd_data_count(3) <= \<const0>\;
  axi_aw_rd_data_count(2) <= \<const0>\;
  axi_aw_rd_data_count(1) <= \<const0>\;
  axi_aw_rd_data_count(0) <= \<const0>\;
  axi_aw_sbiterr <= \<const0>\;
  axi_aw_underflow <= \<const0>\;
  axi_aw_wr_data_count(5) <= \<const0>\;
  axi_aw_wr_data_count(4) <= \<const0>\;
  axi_aw_wr_data_count(3) <= \<const0>\;
  axi_aw_wr_data_count(2) <= \<const0>\;
  axi_aw_wr_data_count(1) <= \<const0>\;
  axi_aw_wr_data_count(0) <= \<const0>\;
  axi_b_data_count(4) <= \<const0>\;
  axi_b_data_count(3) <= \<const0>\;
  axi_b_data_count(2) <= \<const0>\;
  axi_b_data_count(1) <= \<const0>\;
  axi_b_data_count(0) <= \<const0>\;
  axi_b_dbiterr <= \<const0>\;
  axi_b_overflow <= \<const0>\;
  axi_b_prog_empty <= \<const0>\;
  axi_b_prog_full <= \<const0>\;
  axi_b_rd_data_count(4) <= \<const0>\;
  axi_b_rd_data_count(3) <= \<const0>\;
  axi_b_rd_data_count(2) <= \<const0>\;
  axi_b_rd_data_count(1) <= \<const0>\;
  axi_b_rd_data_count(0) <= \<const0>\;
  axi_b_sbiterr <= \<const0>\;
  axi_b_underflow <= \<const0>\;
  axi_b_wr_data_count(4) <= \<const0>\;
  axi_b_wr_data_count(3) <= \<const0>\;
  axi_b_wr_data_count(2) <= \<const0>\;
  axi_b_wr_data_count(1) <= \<const0>\;
  axi_b_wr_data_count(0) <= \<const0>\;
  axi_r_data_count(10) <= \<const0>\;
  axi_r_data_count(9) <= \<const0>\;
  axi_r_data_count(8) <= \<const0>\;
  axi_r_data_count(7) <= \<const0>\;
  axi_r_data_count(6) <= \<const0>\;
  axi_r_data_count(5) <= \<const0>\;
  axi_r_data_count(4) <= \<const0>\;
  axi_r_data_count(3) <= \<const0>\;
  axi_r_data_count(2) <= \<const0>\;
  axi_r_data_count(1) <= \<const0>\;
  axi_r_data_count(0) <= \<const0>\;
  axi_r_dbiterr <= \<const0>\;
  axi_r_overflow <= \<const0>\;
  axi_r_prog_empty <= \<const0>\;
  axi_r_prog_full <= \<const0>\;
  axi_r_rd_data_count(10) <= \<const0>\;
  axi_r_rd_data_count(9) <= \<const0>\;
  axi_r_rd_data_count(8) <= \<const0>\;
  axi_r_rd_data_count(7) <= \<const0>\;
  axi_r_rd_data_count(6) <= \<const0>\;
  axi_r_rd_data_count(5) <= \<const0>\;
  axi_r_rd_data_count(4) <= \<const0>\;
  axi_r_rd_data_count(3) <= \<const0>\;
  axi_r_rd_data_count(2) <= \<const0>\;
  axi_r_rd_data_count(1) <= \<const0>\;
  axi_r_rd_data_count(0) <= \<const0>\;
  axi_r_sbiterr <= \<const0>\;
  axi_r_underflow <= \<const0>\;
  axi_r_wr_data_count(10) <= \<const0>\;
  axi_r_wr_data_count(9) <= \<const0>\;
  axi_r_wr_data_count(8) <= \<const0>\;
  axi_r_wr_data_count(7) <= \<const0>\;
  axi_r_wr_data_count(6) <= \<const0>\;
  axi_r_wr_data_count(5) <= \<const0>\;
  axi_r_wr_data_count(4) <= \<const0>\;
  axi_r_wr_data_count(3) <= \<const0>\;
  axi_r_wr_data_count(2) <= \<const0>\;
  axi_r_wr_data_count(1) <= \<const0>\;
  axi_r_wr_data_count(0) <= \<const0>\;
  axi_w_data_count(10) <= \<const0>\;
  axi_w_data_count(9) <= \<const0>\;
  axi_w_data_count(8) <= \<const0>\;
  axi_w_data_count(7) <= \<const0>\;
  axi_w_data_count(6) <= \<const0>\;
  axi_w_data_count(5) <= \<const0>\;
  axi_w_data_count(4) <= \<const0>\;
  axi_w_data_count(3) <= \<const0>\;
  axi_w_data_count(2) <= \<const0>\;
  axi_w_data_count(1) <= \<const0>\;
  axi_w_data_count(0) <= \<const0>\;
  axi_w_dbiterr <= \<const0>\;
  axi_w_overflow <= \<const0>\;
  axi_w_prog_empty <= \<const0>\;
  axi_w_prog_full <= \<const0>\;
  axi_w_rd_data_count(10) <= \<const0>\;
  axi_w_rd_data_count(9) <= \<const0>\;
  axi_w_rd_data_count(8) <= \<const0>\;
  axi_w_rd_data_count(7) <= \<const0>\;
  axi_w_rd_data_count(6) <= \<const0>\;
  axi_w_rd_data_count(5) <= \<const0>\;
  axi_w_rd_data_count(4) <= \<const0>\;
  axi_w_rd_data_count(3) <= \<const0>\;
  axi_w_rd_data_count(2) <= \<const0>\;
  axi_w_rd_data_count(1) <= \<const0>\;
  axi_w_rd_data_count(0) <= \<const0>\;
  axi_w_sbiterr <= \<const0>\;
  axi_w_underflow <= \<const0>\;
  axi_w_wr_data_count(10) <= \<const0>\;
  axi_w_wr_data_count(9) <= \<const0>\;
  axi_w_wr_data_count(8) <= \<const0>\;
  axi_w_wr_data_count(7) <= \<const0>\;
  axi_w_wr_data_count(6) <= \<const0>\;
  axi_w_wr_data_count(5) <= \<const0>\;
  axi_w_wr_data_count(4) <= \<const0>\;
  axi_w_wr_data_count(3) <= \<const0>\;
  axi_w_wr_data_count(2) <= \<const0>\;
  axi_w_wr_data_count(1) <= \<const0>\;
  axi_w_wr_data_count(0) <= \<const0>\;
  axis_data_count(10) <= \<const0>\;
  axis_data_count(9) <= \<const0>\;
  axis_data_count(8) <= \<const0>\;
  axis_data_count(7) <= \<const0>\;
  axis_data_count(6) <= \<const0>\;
  axis_data_count(5) <= \<const0>\;
  axis_data_count(4) <= \<const0>\;
  axis_data_count(3) <= \<const0>\;
  axis_data_count(2) <= \<const0>\;
  axis_data_count(1) <= \<const0>\;
  axis_data_count(0) <= \<const0>\;
  axis_dbiterr <= \<const0>\;
  axis_overflow <= \<const0>\;
  axis_prog_empty <= \<const0>\;
  axis_prog_full <= \<const0>\;
  axis_rd_data_count(10) <= \<const0>\;
  axis_rd_data_count(9) <= \<const0>\;
  axis_rd_data_count(8) <= \<const0>\;
  axis_rd_data_count(7) <= \<const0>\;
  axis_rd_data_count(6) <= \<const0>\;
  axis_rd_data_count(5) <= \<const0>\;
  axis_rd_data_count(4) <= \<const0>\;
  axis_rd_data_count(3) <= \<const0>\;
  axis_rd_data_count(2) <= \<const0>\;
  axis_rd_data_count(1) <= \<const0>\;
  axis_rd_data_count(0) <= \<const0>\;
  axis_sbiterr <= \<const0>\;
  axis_underflow <= \<const0>\;
  axis_wr_data_count(10) <= \<const0>\;
  axis_wr_data_count(9) <= \<const0>\;
  axis_wr_data_count(8) <= \<const0>\;
  axis_wr_data_count(7) <= \<const0>\;
  axis_wr_data_count(6) <= \<const0>\;
  axis_wr_data_count(5) <= \<const0>\;
  axis_wr_data_count(4) <= \<const0>\;
  axis_wr_data_count(3) <= \<const0>\;
  axis_wr_data_count(2) <= \<const0>\;
  axis_wr_data_count(1) <= \<const0>\;
  axis_wr_data_count(0) <= \<const0>\;
  data_count(9) <= \<const0>\;
  data_count(8) <= \<const0>\;
  data_count(7) <= \<const0>\;
  data_count(6) <= \<const0>\;
  data_count(5) <= \<const0>\;
  data_count(4) <= \<const0>\;
  data_count(3) <= \<const0>\;
  data_count(2) <= \<const0>\;
  data_count(1) <= \<const0>\;
  data_count(0) <= \<const0>\;
  dbiterr <= \<const0>\;
  dout(17) <= \<const0>\;
  dout(16) <= \<const0>\;
  dout(15) <= \<const0>\;
  dout(14) <= \<const0>\;
  dout(13) <= \<const0>\;
  dout(12) <= \<const0>\;
  dout(11) <= \<const0>\;
  dout(10) <= \<const0>\;
  dout(9) <= \<const0>\;
  dout(8) <= \<const0>\;
  dout(7) <= \<const0>\;
  dout(6) <= \<const0>\;
  dout(5) <= \<const0>\;
  dout(4) <= \<const0>\;
  dout(3) <= \<const0>\;
  dout(2) <= \<const0>\;
  dout(1) <= \<const0>\;
  dout(0) <= \<const0>\;
  empty <= \<const0>\;
  full <= \<const0>\;
  m_axi_araddr(31) <= \<const0>\;
  m_axi_araddr(30) <= \<const0>\;
  m_axi_araddr(29) <= \<const0>\;
  m_axi_araddr(28) <= \<const0>\;
  m_axi_araddr(27) <= \<const0>\;
  m_axi_araddr(26) <= \<const0>\;
  m_axi_araddr(25) <= \<const0>\;
  m_axi_araddr(24) <= \<const0>\;
  m_axi_araddr(23) <= \<const0>\;
  m_axi_araddr(22) <= \<const0>\;
  m_axi_araddr(21) <= \<const0>\;
  m_axi_araddr(20) <= \<const0>\;
  m_axi_araddr(19) <= \<const0>\;
  m_axi_araddr(18) <= \<const0>\;
  m_axi_araddr(17) <= \<const0>\;
  m_axi_araddr(16) <= \<const0>\;
  m_axi_araddr(15) <= \<const0>\;
  m_axi_araddr(14) <= \<const0>\;
  m_axi_araddr(13) <= \<const0>\;
  m_axi_araddr(12) <= \<const0>\;
  m_axi_araddr(11) <= \<const0>\;
  m_axi_araddr(10) <= \<const0>\;
  m_axi_araddr(9) <= \<const0>\;
  m_axi_araddr(8) <= \<const0>\;
  m_axi_araddr(7) <= \<const0>\;
  m_axi_araddr(6) <= \<const0>\;
  m_axi_araddr(5) <= \<const0>\;
  m_axi_araddr(4) <= \<const0>\;
  m_axi_araddr(3) <= \<const0>\;
  m_axi_araddr(2) <= \<const0>\;
  m_axi_araddr(1) <= \<const0>\;
  m_axi_araddr(0) <= \<const0>\;
  m_axi_arburst(1) <= \<const0>\;
  m_axi_arburst(0) <= \<const0>\;
  m_axi_arcache(3) <= \<const0>\;
  m_axi_arcache(2) <= \<const0>\;
  m_axi_arcache(1) <= \<const0>\;
  m_axi_arcache(0) <= \<const0>\;
  m_axi_arid(0) <= \<const0>\;
  m_axi_arlen(7) <= \<const0>\;
  m_axi_arlen(6) <= \<const0>\;
  m_axi_arlen(5) <= \<const0>\;
  m_axi_arlen(4) <= \<const0>\;
  m_axi_arlen(3) <= \<const0>\;
  m_axi_arlen(2) <= \<const0>\;
  m_axi_arlen(1) <= \<const0>\;
  m_axi_arlen(0) <= \<const0>\;
  m_axi_arlock(0) <= \<const0>\;
  m_axi_arprot(2) <= \<const0>\;
  m_axi_arprot(1) <= \<const0>\;
  m_axi_arprot(0) <= \<const0>\;
  m_axi_arqos(3) <= \<const0>\;
  m_axi_arqos(2) <= \<const0>\;
  m_axi_arqos(1) <= \<const0>\;
  m_axi_arqos(0) <= \<const0>\;
  m_axi_arregion(3) <= \<const0>\;
  m_axi_arregion(2) <= \<const0>\;
  m_axi_arregion(1) <= \<const0>\;
  m_axi_arregion(0) <= \<const0>\;
  m_axi_arsize(2) <= \<const0>\;
  m_axi_arsize(1) <= \<const0>\;
  m_axi_arsize(0) <= \<const0>\;
  m_axi_aruser(5) <= \<const0>\;
  m_axi_aruser(4) <= \<const0>\;
  m_axi_aruser(3) <= \<const0>\;
  m_axi_aruser(2) <= \<const0>\;
  m_axi_aruser(1) <= \<const0>\;
  m_axi_aruser(0) <= \<const0>\;
  m_axi_arvalid <= \<const0>\;
  m_axi_awid(0) <= \<const0>\;
  m_axi_bready <= \<const0>\;
  m_axi_rready <= \<const0>\;
  m_axi_wdata(31) <= \<const0>\;
  m_axi_wdata(30) <= \<const0>\;
  m_axi_wdata(29) <= \<const0>\;
  m_axi_wdata(28) <= \<const0>\;
  m_axi_wdata(27) <= \<const0>\;
  m_axi_wdata(26) <= \<const0>\;
  m_axi_wdata(25) <= \<const0>\;
  m_axi_wdata(24) <= \<const0>\;
  m_axi_wdata(23) <= \<const0>\;
  m_axi_wdata(22) <= \<const0>\;
  m_axi_wdata(21) <= \<const0>\;
  m_axi_wdata(20) <= \<const0>\;
  m_axi_wdata(19) <= \<const0>\;
  m_axi_wdata(18) <= \<const0>\;
  m_axi_wdata(17) <= \<const0>\;
  m_axi_wdata(16) <= \<const0>\;
  m_axi_wdata(15) <= \<const0>\;
  m_axi_wdata(14) <= \<const0>\;
  m_axi_wdata(13) <= \<const0>\;
  m_axi_wdata(12) <= \<const0>\;
  m_axi_wdata(11) <= \<const0>\;
  m_axi_wdata(10) <= \<const0>\;
  m_axi_wdata(9) <= \<const0>\;
  m_axi_wdata(8) <= \<const0>\;
  m_axi_wdata(7) <= \<const0>\;
  m_axi_wdata(6) <= \<const0>\;
  m_axi_wdata(5) <= \<const0>\;
  m_axi_wdata(4) <= \<const0>\;
  m_axi_wdata(3) <= \<const0>\;
  m_axi_wdata(2) <= \<const0>\;
  m_axi_wdata(1) <= \<const0>\;
  m_axi_wdata(0) <= \<const0>\;
  m_axi_wid(0) <= \<const0>\;
  m_axi_wlast <= \<const0>\;
  m_axi_wstrb(3) <= \<const0>\;
  m_axi_wstrb(2) <= \<const0>\;
  m_axi_wstrb(1) <= \<const0>\;
  m_axi_wstrb(0) <= \<const0>\;
  m_axi_wuser(0) <= \<const0>\;
  m_axi_wvalid <= \<const0>\;
  m_axis_tdata(63) <= \<const0>\;
  m_axis_tdata(62) <= \<const0>\;
  m_axis_tdata(61) <= \<const0>\;
  m_axis_tdata(60) <= \<const0>\;
  m_axis_tdata(59) <= \<const0>\;
  m_axis_tdata(58) <= \<const0>\;
  m_axis_tdata(57) <= \<const0>\;
  m_axis_tdata(56) <= \<const0>\;
  m_axis_tdata(55) <= \<const0>\;
  m_axis_tdata(54) <= \<const0>\;
  m_axis_tdata(53) <= \<const0>\;
  m_axis_tdata(52) <= \<const0>\;
  m_axis_tdata(51) <= \<const0>\;
  m_axis_tdata(50) <= \<const0>\;
  m_axis_tdata(49) <= \<const0>\;
  m_axis_tdata(48) <= \<const0>\;
  m_axis_tdata(47) <= \<const0>\;
  m_axis_tdata(46) <= \<const0>\;
  m_axis_tdata(45) <= \<const0>\;
  m_axis_tdata(44) <= \<const0>\;
  m_axis_tdata(43) <= \<const0>\;
  m_axis_tdata(42) <= \<const0>\;
  m_axis_tdata(41) <= \<const0>\;
  m_axis_tdata(40) <= \<const0>\;
  m_axis_tdata(39) <= \<const0>\;
  m_axis_tdata(38) <= \<const0>\;
  m_axis_tdata(37) <= \<const0>\;
  m_axis_tdata(36) <= \<const0>\;
  m_axis_tdata(35) <= \<const0>\;
  m_axis_tdata(34) <= \<const0>\;
  m_axis_tdata(33) <= \<const0>\;
  m_axis_tdata(32) <= \<const0>\;
  m_axis_tdata(31) <= \<const0>\;
  m_axis_tdata(30) <= \<const0>\;
  m_axis_tdata(29) <= \<const0>\;
  m_axis_tdata(28) <= \<const0>\;
  m_axis_tdata(27) <= \<const0>\;
  m_axis_tdata(26) <= \<const0>\;
  m_axis_tdata(25) <= \<const0>\;
  m_axis_tdata(24) <= \<const0>\;
  m_axis_tdata(23) <= \<const0>\;
  m_axis_tdata(22) <= \<const0>\;
  m_axis_tdata(21) <= \<const0>\;
  m_axis_tdata(20) <= \<const0>\;
  m_axis_tdata(19) <= \<const0>\;
  m_axis_tdata(18) <= \<const0>\;
  m_axis_tdata(17) <= \<const0>\;
  m_axis_tdata(16) <= \<const0>\;
  m_axis_tdata(15) <= \<const0>\;
  m_axis_tdata(14) <= \<const0>\;
  m_axis_tdata(13) <= \<const0>\;
  m_axis_tdata(12) <= \<const0>\;
  m_axis_tdata(11) <= \<const0>\;
  m_axis_tdata(10) <= \<const0>\;
  m_axis_tdata(9) <= \<const0>\;
  m_axis_tdata(8) <= \<const0>\;
  m_axis_tdata(7) <= \<const0>\;
  m_axis_tdata(6) <= \<const0>\;
  m_axis_tdata(5) <= \<const0>\;
  m_axis_tdata(4) <= \<const0>\;
  m_axis_tdata(3) <= \<const0>\;
  m_axis_tdata(2) <= \<const0>\;
  m_axis_tdata(1) <= \<const0>\;
  m_axis_tdata(0) <= \<const0>\;
  m_axis_tdest(3) <= \<const0>\;
  m_axis_tdest(2) <= \<const0>\;
  m_axis_tdest(1) <= \<const0>\;
  m_axis_tdest(0) <= \<const0>\;
  m_axis_tid(7) <= \<const0>\;
  m_axis_tid(6) <= \<const0>\;
  m_axis_tid(5) <= \<const0>\;
  m_axis_tid(4) <= \<const0>\;
  m_axis_tid(3) <= \<const0>\;
  m_axis_tid(2) <= \<const0>\;
  m_axis_tid(1) <= \<const0>\;
  m_axis_tid(0) <= \<const0>\;
  m_axis_tkeep(3) <= \<const0>\;
  m_axis_tkeep(2) <= \<const0>\;
  m_axis_tkeep(1) <= \<const0>\;
  m_axis_tkeep(0) <= \<const0>\;
  m_axis_tlast <= \<const0>\;
  m_axis_tstrb(3) <= \<const0>\;
  m_axis_tstrb(2) <= \<const0>\;
  m_axis_tstrb(1) <= \<const0>\;
  m_axis_tstrb(0) <= \<const0>\;
  m_axis_tuser(3) <= \<const0>\;
  m_axis_tuser(2) <= \<const0>\;
  m_axis_tuser(1) <= \<const0>\;
  m_axis_tuser(0) <= \<const0>\;
  m_axis_tvalid <= \<const0>\;
  overflow <= \<const0>\;
  prog_empty <= \<const0>\;
  prog_full <= \<const0>\;
  rd_data_count(9) <= \<const0>\;
  rd_data_count(8) <= \<const0>\;
  rd_data_count(7) <= \<const0>\;
  rd_data_count(6) <= \<const0>\;
  rd_data_count(5) <= \<const0>\;
  rd_data_count(4) <= \<const0>\;
  rd_data_count(3) <= \<const0>\;
  rd_data_count(2) <= \<const0>\;
  rd_data_count(1) <= \<const0>\;
  rd_data_count(0) <= \<const0>\;
  rd_rst_busy <= \<const0>\;
  s_axi_arready <= \<const0>\;
  s_axi_bid(0) <= \<const0>\;
  s_axi_bresp(1) <= \<const0>\;
  s_axi_bresp(0) <= \<const0>\;
  s_axi_buser(0) <= \<const0>\;
  s_axi_bvalid <= \<const0>\;
  s_axi_rdata(31) <= \<const0>\;
  s_axi_rdata(30) <= \<const0>\;
  s_axi_rdata(29) <= \<const0>\;
  s_axi_rdata(28) <= \<const0>\;
  s_axi_rdata(27) <= \<const0>\;
  s_axi_rdata(26) <= \<const0>\;
  s_axi_rdata(25) <= \<const0>\;
  s_axi_rdata(24) <= \<const0>\;
  s_axi_rdata(23) <= \<const0>\;
  s_axi_rdata(22) <= \<const0>\;
  s_axi_rdata(21) <= \<const0>\;
  s_axi_rdata(20) <= \<const0>\;
  s_axi_rdata(19) <= \<const0>\;
  s_axi_rdata(18) <= \<const0>\;
  s_axi_rdata(17) <= \<const0>\;
  s_axi_rdata(16) <= \<const0>\;
  s_axi_rdata(15) <= \<const0>\;
  s_axi_rdata(14) <= \<const0>\;
  s_axi_rdata(13) <= \<const0>\;
  s_axi_rdata(12) <= \<const0>\;
  s_axi_rdata(11) <= \<const0>\;
  s_axi_rdata(10) <= \<const0>\;
  s_axi_rdata(9) <= \<const0>\;
  s_axi_rdata(8) <= \<const0>\;
  s_axi_rdata(7) <= \<const0>\;
  s_axi_rdata(6) <= \<const0>\;
  s_axi_rdata(5) <= \<const0>\;
  s_axi_rdata(4) <= \<const0>\;
  s_axi_rdata(3) <= \<const0>\;
  s_axi_rdata(2) <= \<const0>\;
  s_axi_rdata(1) <= \<const0>\;
  s_axi_rdata(0) <= \<const0>\;
  s_axi_rid(0) <= \<const0>\;
  s_axi_rlast <= \<const0>\;
  s_axi_rresp(1) <= \<const0>\;
  s_axi_rresp(0) <= \<const0>\;
  s_axi_ruser(0) <= \<const0>\;
  s_axi_rvalid <= \<const0>\;
  s_axi_wready <= \<const0>\;
  s_axis_tready <= \<const0>\;
  sbiterr <= \<const0>\;
  underflow <= \<const0>\;
  valid <= \<const0>\;
  wr_ack <= \<const0>\;
  wr_data_count(9) <= \<const0>\;
  wr_data_count(8) <= \<const0>\;
  wr_data_count(7) <= \<const0>\;
  wr_data_count(6) <= \<const0>\;
  wr_data_count(5) <= \<const0>\;
  wr_data_count(4) <= \<const0>\;
  wr_data_count(3) <= \<const0>\;
  wr_data_count(2) <= \<const0>\;
  wr_data_count(1) <= \<const0>\;
  wr_data_count(0) <= \<const0>\;
  wr_rst_busy <= \<const0>\;
GND: unisim.vcomponents.GND
     port map (
      G => \<const0>\
    );
inst_fifo_gen: entity work.design_1_auto_us_df_1_fifo_generator_v13_2_4_synth
     port map (
      DI(66 downto 35) => s_axi_awaddr(31 downto 0),
      DI(34 downto 27) => s_axi_awlen(7 downto 0),
      DI(26 downto 24) => s_axi_awsize(2 downto 0),
      DI(23 downto 22) => s_axi_awburst(1 downto 0),
      DI(21) => s_axi_awlock(0),
      DI(20 downto 17) => s_axi_awcache(3 downto 0),
      DI(16 downto 14) => s_axi_awprot(2 downto 0),
      DI(13 downto 10) => s_axi_awqos(3 downto 0),
      DI(9 downto 6) => s_axi_awregion(3 downto 0),
      DI(5 downto 0) => s_axi_awuser(5 downto 0),
      dout_i0_out(66 downto 35) => m_axi_awaddr(31 downto 0),
      dout_i0_out(34 downto 27) => m_axi_awlen(7 downto 0),
      dout_i0_out(26 downto 24) => m_axi_awsize(2 downto 0),
      dout_i0_out(23 downto 22) => m_axi_awburst(1 downto 0),
      dout_i0_out(21) => m_axi_awlock(0),
      dout_i0_out(20 downto 17) => m_axi_awcache(3 downto 0),
      dout_i0_out(16 downto 14) => m_axi_awprot(2 downto 0),
      dout_i0_out(13 downto 10) => m_axi_awqos(3 downto 0),
      dout_i0_out(9 downto 6) => m_axi_awregion(3 downto 0),
      dout_i0_out(5 downto 0) => m_axi_awuser(5 downto 0),
      m_axi_awready => m_axi_awready,
      m_axi_awvalid => m_axi_awvalid,
      s_aclk => s_aclk,
      s_aresetn => s_aresetn,
      s_axi_awready => s_axi_awready,
      s_axi_awvalid => s_axi_awvalid
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_auto_us_df_1_axi_dwidth_converter_v2_1_19_w_upsizer_pktfifo is
  port (
    m_axi_wdata : out STD_LOGIC_VECTOR ( 511 downto 0 );
    Q : out STD_LOGIC_VECTOR ( 0 to 0 );
    M_AXI_AWADDR : out STD_LOGIC_VECTOR ( 31 downto 0 );
    D : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \goreg_dm.dout_i_reg[26]\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \goreg_dm.dout_i_reg[23]\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_awlock : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_awcache : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_awprot : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_awqos : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_awregion : out STD_LOGIC_VECTOR ( 3 downto 0 );
    aw_push : out STD_LOGIC;
    \USE_WRITE.wr_cmd_ready\ : out STD_LOGIC;
    SR : out STD_LOGIC_VECTOR ( 0 to 0 );
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    mi_first : out STD_LOGIC;
    \si_wrap_be_next_reg[2]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    s_awvalid_reg : out STD_LOGIC;
    \USE_WRITE.m_axi_awready_i\ : out STD_LOGIC;
    M_AXI_WVALID_i_reg_0 : out STD_LOGIC;
    mi_last_d1_reg_0 : out STD_LOGIC;
    M_AXI_WLAST_i_reg_0 : out STD_LOGIC;
    m_axi_awvalid : out STD_LOGIC;
    S_AXI_WREADY_i_reg_0 : out STD_LOGIC;
    mi_last : out STD_LOGIC;
    \FSM_sequential_mi_state_reg[2]_0\ : out STD_LOGIC;
    M_AXI_WVALID_i_reg_1 : out STD_LOGIC;
    s_axi_wlast_0 : out STD_LOGIC;
    S_AXI_WREADY_ns : out STD_LOGIC;
    \FSM_sequential_si_state_reg[0]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    mi_state : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \goreg_dm.dout_i_reg[34]\ : out STD_LOGIC;
    next_valid_reg_0 : out STD_LOGIC;
    \mi_wcnt_reg[4]_0\ : out STD_LOGIC;
    m_axi_wstrb : out STD_LOGIC_VECTOR ( 63 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 71 downto 0 );
    \out\ : in STD_LOGIC;
    \si_buf_reg[0]_0\ : in STD_LOGIC;
    \m_payload_i_reg[61]\ : in STD_LOGIC_VECTOR ( 48 downto 0 );
    f_si_wrap_be_return : in STD_LOGIC_VECTOR ( 5 downto 0 );
    \si_wrap_be_next_reg[2]_1\ : in STD_LOGIC;
    s_ready_i_reg : in STD_LOGIC;
    M_AXI_WVALID_i_reg_2 : in STD_LOGIC;
    mi_last_d1_reg_1 : in STD_LOGIC;
    M_AXI_AWVALID_i_reg_0 : in STD_LOGIC;
    S_AXI_WREADY_i_reg_1 : in STD_LOGIC;
    mi_first_reg_0 : in STD_LOGIC;
    mi_last_reg_0 : in STD_LOGIC;
    s_axi_wvalid : in STD_LOGIC;
    s_axi_wlast : in STD_LOGIC;
    \USE_WRITE.m_axi_awvalid_i\ : in STD_LOGIC;
    \si_be_reg[3]_0\ : in STD_LOGIC;
    \si_be_reg[0]_0\ : in STD_LOGIC;
    \si_be_reg[1]_0\ : in STD_LOGIC;
    \si_be_reg[2]_0\ : in STD_LOGIC;
    \si_be_reg[4]_0\ : in STD_LOGIC;
    \si_be_reg[5]_0\ : in STD_LOGIC;
    \si_be_reg[6]_0\ : in STD_LOGIC;
    \si_be_reg[7]_0\ : in STD_LOGIC;
    \si_wrap_cnt_reg[0]_0\ : in STD_LOGIC;
    \si_wrap_cnt_reg[1]_0\ : in STD_LOGIC;
    \si_wrap_cnt_reg[2]_0\ : in STD_LOGIC;
    \si_wrap_cnt_reg[3]_0\ : in STD_LOGIC;
    m_valid_i_reg : in STD_LOGIC;
    m_axi_wready : in STD_LOGIC;
    m_axi_awready : in STD_LOGIC;
    \m_payload_i_reg[67]\ : in STD_LOGIC_VECTOR ( 23 downto 0 );
    \m_payload_i_reg[36]\ : in STD_LOGIC;
    \si_wrap_word_next_reg[2]_0\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \si_ptr_reg[0]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
end design_1_auto_us_df_1_axi_dwidth_converter_v2_1_19_w_upsizer_pktfifo;

architecture STRUCTURE of design_1_auto_us_df_1_axi_dwidth_converter_v2_1_19_w_upsizer_pktfifo is
  signal \^d\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \^e\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \FSM_sequential_mi_state[0]_i_1_n_0\ : STD_LOGIC;
  signal \FSM_sequential_mi_state[1]_i_1_n_0\ : STD_LOGIC;
  signal \FSM_sequential_mi_state[2]_i_1_n_0\ : STD_LOGIC;
  signal \FSM_sequential_mi_state[2]_i_3_n_0\ : STD_LOGIC;
  signal \FSM_sequential_mi_state[2]_i_4_n_0\ : STD_LOGIC;
  signal \FSM_sequential_mi_state[2]_i_5_n_0\ : STD_LOGIC;
  signal \FSM_sequential_mi_state[2]_i_6_n_0\ : STD_LOGIC;
  signal \^fsm_sequential_mi_state_reg[2]_0\ : STD_LOGIC;
  signal \FSM_sequential_si_state[1]_i_2_n_0\ : STD_LOGIC;
  signal \^fsm_sequential_si_state_reg[0]_0\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^m_axi_awaddr\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal M_AXI_WLAST_i_i_1_n_0 : STD_LOGIC;
  signal \^m_axi_wlast_i_reg_0\ : STD_LOGIC;
  signal \^m_axi_wvalid_i_reg_0\ : STD_LOGIC;
  signal \^m_axi_wvalid_i_reg_1\ : STD_LOGIC;
  signal \^q\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^sr\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^s_axi_wready_i_reg_0\ : STD_LOGIC;
  signal addr : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal aw_pop : STD_LOGIC;
  signal \^aw_push\ : STD_LOGIC;
  signal aw_ready : STD_LOGIC;
  signal be : STD_LOGIC_VECTOR ( 63 to 63 );
  signal \be__0\ : STD_LOGIC_VECTOR ( 62 downto 0 );
  signal \buf_cnt[0]_i_1_n_0\ : STD_LOGIC;
  signal buf_cnt_reg : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal data6 : STD_LOGIC_VECTOR ( 3 to 3 );
  signal dw_fifogen_aw_i_4_n_0 : STD_LOGIC;
  signal f_si_we_return : STD_LOGIC_VECTOR ( 63 downto 0 );
  signal first_load_mi_d1 : STD_LOGIC;
  signal first_load_mi_d1_i_1_n_0 : STD_LOGIC;
  signal \^goreg_dm.dout_i_reg[23]\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \^goreg_dm.dout_i_reg[26]\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal index : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal load_mi_d1 : STD_LOGIC;
  signal load_mi_d2 : STD_LOGIC;
  signal load_mi_next : STD_LOGIC;
  signal load_mi_ptr : STD_LOGIC;
  signal load_si_ptr : STD_LOGIC;
  signal \mi_addr[0]_i_1_n_0\ : STD_LOGIC;
  signal \mi_addr[1]_i_1_n_0\ : STD_LOGIC;
  signal \mi_addr[2]_i_1_n_0\ : STD_LOGIC;
  signal \mi_addr[3]_i_1_n_0\ : STD_LOGIC;
  signal \mi_addr[4]_i_1_n_0\ : STD_LOGIC;
  signal \mi_addr[5]_i_2_n_0\ : STD_LOGIC;
  signal \mi_addr_reg_n_0_[0]\ : STD_LOGIC;
  signal \mi_addr_reg_n_0_[1]\ : STD_LOGIC;
  signal \mi_addr_reg_n_0_[2]\ : STD_LOGIC;
  signal \mi_addr_reg_n_0_[3]\ : STD_LOGIC;
  signal \mi_addr_reg_n_0_[4]\ : STD_LOGIC;
  signal \mi_addr_reg_n_0_[5]\ : STD_LOGIC;
  signal mi_awvalid : STD_LOGIC;
  signal \mi_be[0]_i_1_n_0\ : STD_LOGIC;
  signal \mi_be[0]_i_2_n_0\ : STD_LOGIC;
  signal \mi_be[0]_i_3_n_0\ : STD_LOGIC;
  signal \mi_be[0]_i_4_n_0\ : STD_LOGIC;
  signal \mi_be[0]_i_5_n_0\ : STD_LOGIC;
  signal \mi_be[0]_i_6_n_0\ : STD_LOGIC;
  signal \mi_be[10]_i_1_n_0\ : STD_LOGIC;
  signal \mi_be[10]_i_2_n_0\ : STD_LOGIC;
  signal \mi_be[10]_i_3_n_0\ : STD_LOGIC;
  signal \mi_be[10]_i_4_n_0\ : STD_LOGIC;
  signal \mi_be[10]_i_5_n_0\ : STD_LOGIC;
  signal \mi_be[10]_i_6_n_0\ : STD_LOGIC;
  signal \mi_be[11]_i_10_n_0\ : STD_LOGIC;
  signal \mi_be[11]_i_1_n_0\ : STD_LOGIC;
  signal \mi_be[11]_i_2_n_0\ : STD_LOGIC;
  signal \mi_be[11]_i_3_n_0\ : STD_LOGIC;
  signal \mi_be[11]_i_4_n_0\ : STD_LOGIC;
  signal \mi_be[11]_i_5_n_0\ : STD_LOGIC;
  signal \mi_be[11]_i_6_n_0\ : STD_LOGIC;
  signal \mi_be[11]_i_7_n_0\ : STD_LOGIC;
  signal \mi_be[11]_i_8_n_0\ : STD_LOGIC;
  signal \mi_be[11]_i_9_n_0\ : STD_LOGIC;
  signal \mi_be[12]_i_1_n_0\ : STD_LOGIC;
  signal \mi_be[12]_i_2_n_0\ : STD_LOGIC;
  signal \mi_be[12]_i_3_n_0\ : STD_LOGIC;
  signal \mi_be[12]_i_4_n_0\ : STD_LOGIC;
  signal \mi_be[12]_i_5_n_0\ : STD_LOGIC;
  signal \mi_be[12]_i_6_n_0\ : STD_LOGIC;
  signal \mi_be[12]_i_7_n_0\ : STD_LOGIC;
  signal \mi_be[12]_i_8_n_0\ : STD_LOGIC;
  signal \mi_be[13]_i_1_n_0\ : STD_LOGIC;
  signal \mi_be[13]_i_2_n_0\ : STD_LOGIC;
  signal \mi_be[13]_i_3_n_0\ : STD_LOGIC;
  signal \mi_be[13]_i_4_n_0\ : STD_LOGIC;
  signal \mi_be[13]_i_5_n_0\ : STD_LOGIC;
  signal \mi_be[13]_i_6_n_0\ : STD_LOGIC;
  signal \mi_be[13]_i_7_n_0\ : STD_LOGIC;
  signal \mi_be[13]_i_8_n_0\ : STD_LOGIC;
  signal \mi_be[14]_i_1_n_0\ : STD_LOGIC;
  signal \mi_be[14]_i_2_n_0\ : STD_LOGIC;
  signal \mi_be[14]_i_3_n_0\ : STD_LOGIC;
  signal \mi_be[14]_i_4_n_0\ : STD_LOGIC;
  signal \mi_be[14]_i_5_n_0\ : STD_LOGIC;
  signal \mi_be[14]_i_6_n_0\ : STD_LOGIC;
  signal \mi_be[14]_i_7_n_0\ : STD_LOGIC;
  signal \mi_be[15]_i_1_n_0\ : STD_LOGIC;
  signal \mi_be[15]_i_2_n_0\ : STD_LOGIC;
  signal \mi_be[15]_i_3_n_0\ : STD_LOGIC;
  signal \mi_be[15]_i_4_n_0\ : STD_LOGIC;
  signal \mi_be[15]_i_5_n_0\ : STD_LOGIC;
  signal \mi_be[15]_i_6_n_0\ : STD_LOGIC;
  signal \mi_be[15]_i_7_n_0\ : STD_LOGIC;
  signal \mi_be[15]_i_8_n_0\ : STD_LOGIC;
  signal \mi_be[15]_i_9_n_0\ : STD_LOGIC;
  signal \mi_be[16]_i_10_n_0\ : STD_LOGIC;
  signal \mi_be[16]_i_11_n_0\ : STD_LOGIC;
  signal \mi_be[16]_i_12_n_0\ : STD_LOGIC;
  signal \mi_be[16]_i_1_n_0\ : STD_LOGIC;
  signal \mi_be[16]_i_2_n_0\ : STD_LOGIC;
  signal \mi_be[16]_i_3_n_0\ : STD_LOGIC;
  signal \mi_be[16]_i_4_n_0\ : STD_LOGIC;
  signal \mi_be[16]_i_5_n_0\ : STD_LOGIC;
  signal \mi_be[16]_i_6_n_0\ : STD_LOGIC;
  signal \mi_be[16]_i_7_n_0\ : STD_LOGIC;
  signal \mi_be[16]_i_8_n_0\ : STD_LOGIC;
  signal \mi_be[16]_i_9_n_0\ : STD_LOGIC;
  signal \mi_be[17]_i_1_n_0\ : STD_LOGIC;
  signal \mi_be[17]_i_2_n_0\ : STD_LOGIC;
  signal \mi_be[17]_i_3_n_0\ : STD_LOGIC;
  signal \mi_be[17]_i_4_n_0\ : STD_LOGIC;
  signal \mi_be[17]_i_5_n_0\ : STD_LOGIC;
  signal \mi_be[17]_i_6_n_0\ : STD_LOGIC;
  signal \mi_be[17]_i_7_n_0\ : STD_LOGIC;
  signal \mi_be[18]_i_1_n_0\ : STD_LOGIC;
  signal \mi_be[18]_i_2_n_0\ : STD_LOGIC;
  signal \mi_be[18]_i_3_n_0\ : STD_LOGIC;
  signal \mi_be[18]_i_4_n_0\ : STD_LOGIC;
  signal \mi_be[18]_i_5_n_0\ : STD_LOGIC;
  signal \mi_be[18]_i_6_n_0\ : STD_LOGIC;
  signal \mi_be[18]_i_7_n_0\ : STD_LOGIC;
  signal \mi_be[18]_i_8_n_0\ : STD_LOGIC;
  signal \mi_be[19]_i_1_n_0\ : STD_LOGIC;
  signal \mi_be[19]_i_2_n_0\ : STD_LOGIC;
  signal \mi_be[19]_i_3_n_0\ : STD_LOGIC;
  signal \mi_be[19]_i_4_n_0\ : STD_LOGIC;
  signal \mi_be[19]_i_5_n_0\ : STD_LOGIC;
  signal \mi_be[19]_i_6_n_0\ : STD_LOGIC;
  signal \mi_be[19]_i_7_n_0\ : STD_LOGIC;
  signal \mi_be[19]_i_8_n_0\ : STD_LOGIC;
  signal \mi_be[1]_i_1_n_0\ : STD_LOGIC;
  signal \mi_be[1]_i_2_n_0\ : STD_LOGIC;
  signal \mi_be[1]_i_3_n_0\ : STD_LOGIC;
  signal \mi_be[1]_i_4_n_0\ : STD_LOGIC;
  signal \mi_be[1]_i_5_n_0\ : STD_LOGIC;
  signal \mi_be[1]_i_6_n_0\ : STD_LOGIC;
  signal \mi_be[1]_i_7_n_0\ : STD_LOGIC;
  signal \mi_be[20]_i_1_n_0\ : STD_LOGIC;
  signal \mi_be[20]_i_2_n_0\ : STD_LOGIC;
  signal \mi_be[20]_i_3_n_0\ : STD_LOGIC;
  signal \mi_be[20]_i_4_n_0\ : STD_LOGIC;
  signal \mi_be[20]_i_5_n_0\ : STD_LOGIC;
  signal \mi_be[20]_i_6_n_0\ : STD_LOGIC;
  signal \mi_be[20]_i_7_n_0\ : STD_LOGIC;
  signal \mi_be[20]_i_8_n_0\ : STD_LOGIC;
  signal \mi_be[21]_i_10_n_0\ : STD_LOGIC;
  signal \mi_be[21]_i_11_n_0\ : STD_LOGIC;
  signal \mi_be[21]_i_1_n_0\ : STD_LOGIC;
  signal \mi_be[21]_i_2_n_0\ : STD_LOGIC;
  signal \mi_be[21]_i_3_n_0\ : STD_LOGIC;
  signal \mi_be[21]_i_4_n_0\ : STD_LOGIC;
  signal \mi_be[21]_i_5_n_0\ : STD_LOGIC;
  signal \mi_be[21]_i_6_n_0\ : STD_LOGIC;
  signal \mi_be[21]_i_7_n_0\ : STD_LOGIC;
  signal \mi_be[21]_i_8_n_0\ : STD_LOGIC;
  signal \mi_be[21]_i_9_n_0\ : STD_LOGIC;
  signal \mi_be[22]_i_1_n_0\ : STD_LOGIC;
  signal \mi_be[22]_i_2_n_0\ : STD_LOGIC;
  signal \mi_be[22]_i_3_n_0\ : STD_LOGIC;
  signal \mi_be[22]_i_4_n_0\ : STD_LOGIC;
  signal \mi_be[22]_i_5_n_0\ : STD_LOGIC;
  signal \mi_be[22]_i_6_n_0\ : STD_LOGIC;
  signal \mi_be[23]_i_1_n_0\ : STD_LOGIC;
  signal \mi_be[23]_i_2_n_0\ : STD_LOGIC;
  signal \mi_be[23]_i_3_n_0\ : STD_LOGIC;
  signal \mi_be[23]_i_4_n_0\ : STD_LOGIC;
  signal \mi_be[23]_i_5_n_0\ : STD_LOGIC;
  signal \mi_be[23]_i_6_n_0\ : STD_LOGIC;
  signal \mi_be[23]_i_7_n_0\ : STD_LOGIC;
  signal \mi_be[23]_i_8_n_0\ : STD_LOGIC;
  signal \mi_be[23]_i_9_n_0\ : STD_LOGIC;
  signal \mi_be[24]_i_1_n_0\ : STD_LOGIC;
  signal \mi_be[24]_i_2_n_0\ : STD_LOGIC;
  signal \mi_be[24]_i_3_n_0\ : STD_LOGIC;
  signal \mi_be[24]_i_4_n_0\ : STD_LOGIC;
  signal \mi_be[24]_i_5_n_0\ : STD_LOGIC;
  signal \mi_be[24]_i_6_n_0\ : STD_LOGIC;
  signal \mi_be[24]_i_7_n_0\ : STD_LOGIC;
  signal \mi_be[25]_i_1_n_0\ : STD_LOGIC;
  signal \mi_be[25]_i_2_n_0\ : STD_LOGIC;
  signal \mi_be[25]_i_3_n_0\ : STD_LOGIC;
  signal \mi_be[25]_i_4_n_0\ : STD_LOGIC;
  signal \mi_be[25]_i_5_n_0\ : STD_LOGIC;
  signal \mi_be[25]_i_6_n_0\ : STD_LOGIC;
  signal \mi_be[25]_i_7_n_0\ : STD_LOGIC;
  signal \mi_be[26]_i_1_n_0\ : STD_LOGIC;
  signal \mi_be[26]_i_2_n_0\ : STD_LOGIC;
  signal \mi_be[26]_i_3_n_0\ : STD_LOGIC;
  signal \mi_be[26]_i_4_n_0\ : STD_LOGIC;
  signal \mi_be[26]_i_5_n_0\ : STD_LOGIC;
  signal \mi_be[26]_i_6_n_0\ : STD_LOGIC;
  signal \mi_be[26]_i_7_n_0\ : STD_LOGIC;
  signal \mi_be[26]_i_8_n_0\ : STD_LOGIC;
  signal \mi_be[26]_i_9_n_0\ : STD_LOGIC;
  signal \mi_be[27]_i_10_n_0\ : STD_LOGIC;
  signal \mi_be[27]_i_11_n_0\ : STD_LOGIC;
  signal \mi_be[27]_i_12_n_0\ : STD_LOGIC;
  signal \mi_be[27]_i_1_n_0\ : STD_LOGIC;
  signal \mi_be[27]_i_2_n_0\ : STD_LOGIC;
  signal \mi_be[27]_i_3_n_0\ : STD_LOGIC;
  signal \mi_be[27]_i_4_n_0\ : STD_LOGIC;
  signal \mi_be[27]_i_5_n_0\ : STD_LOGIC;
  signal \mi_be[27]_i_6_n_0\ : STD_LOGIC;
  signal \mi_be[27]_i_7_n_0\ : STD_LOGIC;
  signal \mi_be[27]_i_8_n_0\ : STD_LOGIC;
  signal \mi_be[27]_i_9_n_0\ : STD_LOGIC;
  signal \mi_be[28]_i_2_n_0\ : STD_LOGIC;
  signal \mi_be[28]_i_3_n_0\ : STD_LOGIC;
  signal \mi_be[28]_i_4_n_0\ : STD_LOGIC;
  signal \mi_be[28]_i_5_n_0\ : STD_LOGIC;
  signal \mi_be[28]_i_6_n_0\ : STD_LOGIC;
  signal \mi_be[28]_i_7_n_0\ : STD_LOGIC;
  signal \mi_be[28]_i_8_n_0\ : STD_LOGIC;
  signal \mi_be[29]_i_1_n_0\ : STD_LOGIC;
  signal \mi_be[29]_i_2_n_0\ : STD_LOGIC;
  signal \mi_be[29]_i_3_n_0\ : STD_LOGIC;
  signal \mi_be[29]_i_4_n_0\ : STD_LOGIC;
  signal \mi_be[29]_i_5_n_0\ : STD_LOGIC;
  signal \mi_be[29]_i_6_n_0\ : STD_LOGIC;
  signal \mi_be[29]_i_7_n_0\ : STD_LOGIC;
  signal \mi_be[29]_i_8_n_0\ : STD_LOGIC;
  signal \mi_be[2]_i_1_n_0\ : STD_LOGIC;
  signal \mi_be[2]_i_2_n_0\ : STD_LOGIC;
  signal \mi_be[2]_i_3_n_0\ : STD_LOGIC;
  signal \mi_be[2]_i_4_n_0\ : STD_LOGIC;
  signal \mi_be[2]_i_5_n_0\ : STD_LOGIC;
  signal \mi_be[2]_i_6_n_0\ : STD_LOGIC;
  signal \mi_be[30]_i_1_n_0\ : STD_LOGIC;
  signal \mi_be[30]_i_2_n_0\ : STD_LOGIC;
  signal \mi_be[30]_i_3_n_0\ : STD_LOGIC;
  signal \mi_be[30]_i_4_n_0\ : STD_LOGIC;
  signal \mi_be[30]_i_5_n_0\ : STD_LOGIC;
  signal \mi_be[30]_i_6_n_0\ : STD_LOGIC;
  signal \mi_be[30]_i_7_n_0\ : STD_LOGIC;
  signal \mi_be[31]_i_10_n_0\ : STD_LOGIC;
  signal \mi_be[31]_i_11_n_0\ : STD_LOGIC;
  signal \mi_be[31]_i_12_n_0\ : STD_LOGIC;
  signal \mi_be[31]_i_13_n_0\ : STD_LOGIC;
  signal \mi_be[31]_i_1_n_0\ : STD_LOGIC;
  signal \mi_be[31]_i_2_n_0\ : STD_LOGIC;
  signal \mi_be[31]_i_3_n_0\ : STD_LOGIC;
  signal \mi_be[31]_i_4_n_0\ : STD_LOGIC;
  signal \mi_be[31]_i_5_n_0\ : STD_LOGIC;
  signal \mi_be[31]_i_6_n_0\ : STD_LOGIC;
  signal \mi_be[31]_i_7_n_0\ : STD_LOGIC;
  signal \mi_be[31]_i_8_n_0\ : STD_LOGIC;
  signal \mi_be[31]_i_9_n_0\ : STD_LOGIC;
  signal \mi_be[32]_i_1_n_0\ : STD_LOGIC;
  signal \mi_be[32]_i_2_n_0\ : STD_LOGIC;
  signal \mi_be[32]_i_3_n_0\ : STD_LOGIC;
  signal \mi_be[32]_i_4_n_0\ : STD_LOGIC;
  signal \mi_be[32]_i_5_n_0\ : STD_LOGIC;
  signal \mi_be[32]_i_6_n_0\ : STD_LOGIC;
  signal \mi_be[32]_i_7_n_0\ : STD_LOGIC;
  signal \mi_be[32]_i_8_n_0\ : STD_LOGIC;
  signal \mi_be[32]_i_9_n_0\ : STD_LOGIC;
  signal \mi_be[33]_i_1_n_0\ : STD_LOGIC;
  signal \mi_be[33]_i_2_n_0\ : STD_LOGIC;
  signal \mi_be[33]_i_3_n_0\ : STD_LOGIC;
  signal \mi_be[33]_i_4_n_0\ : STD_LOGIC;
  signal \mi_be[33]_i_5_n_0\ : STD_LOGIC;
  signal \mi_be[33]_i_6_n_0\ : STD_LOGIC;
  signal \mi_be[33]_i_7_n_0\ : STD_LOGIC;
  signal \mi_be[34]_i_1_n_0\ : STD_LOGIC;
  signal \mi_be[34]_i_2_n_0\ : STD_LOGIC;
  signal \mi_be[34]_i_3_n_0\ : STD_LOGIC;
  signal \mi_be[34]_i_4_n_0\ : STD_LOGIC;
  signal \mi_be[34]_i_5_n_0\ : STD_LOGIC;
  signal \mi_be[35]_i_1_n_0\ : STD_LOGIC;
  signal \mi_be[35]_i_2_n_0\ : STD_LOGIC;
  signal \mi_be[35]_i_3_n_0\ : STD_LOGIC;
  signal \mi_be[35]_i_4_n_0\ : STD_LOGIC;
  signal \mi_be[35]_i_5_n_0\ : STD_LOGIC;
  signal \mi_be[35]_i_6_n_0\ : STD_LOGIC;
  signal \mi_be[35]_i_7_n_0\ : STD_LOGIC;
  signal \mi_be[35]_i_8_n_0\ : STD_LOGIC;
  signal \mi_be[35]_i_9_n_0\ : STD_LOGIC;
  signal \mi_be[36]_i_10_n_0\ : STD_LOGIC;
  signal \mi_be[36]_i_11_n_0\ : STD_LOGIC;
  signal \mi_be[36]_i_2_n_0\ : STD_LOGIC;
  signal \mi_be[36]_i_3_n_0\ : STD_LOGIC;
  signal \mi_be[36]_i_4_n_0\ : STD_LOGIC;
  signal \mi_be[36]_i_5_n_0\ : STD_LOGIC;
  signal \mi_be[36]_i_6_n_0\ : STD_LOGIC;
  signal \mi_be[36]_i_7_n_0\ : STD_LOGIC;
  signal \mi_be[36]_i_8_n_0\ : STD_LOGIC;
  signal \mi_be[36]_i_9_n_0\ : STD_LOGIC;
  signal \mi_be[37]_i_10_n_0\ : STD_LOGIC;
  signal \mi_be[37]_i_2_n_0\ : STD_LOGIC;
  signal \mi_be[37]_i_3_n_0\ : STD_LOGIC;
  signal \mi_be[37]_i_4_n_0\ : STD_LOGIC;
  signal \mi_be[37]_i_5_n_0\ : STD_LOGIC;
  signal \mi_be[37]_i_6_n_0\ : STD_LOGIC;
  signal \mi_be[37]_i_7_n_0\ : STD_LOGIC;
  signal \mi_be[37]_i_8_n_0\ : STD_LOGIC;
  signal \mi_be[37]_i_9_n_0\ : STD_LOGIC;
  signal \mi_be[38]_i_1_n_0\ : STD_LOGIC;
  signal \mi_be[38]_i_2_n_0\ : STD_LOGIC;
  signal \mi_be[38]_i_3_n_0\ : STD_LOGIC;
  signal \mi_be[38]_i_4_n_0\ : STD_LOGIC;
  signal \mi_be[38]_i_5_n_0\ : STD_LOGIC;
  signal \mi_be[38]_i_6_n_0\ : STD_LOGIC;
  signal \mi_be[39]_i_10_n_0\ : STD_LOGIC;
  signal \mi_be[39]_i_11_n_0\ : STD_LOGIC;
  signal \mi_be[39]_i_12_n_0\ : STD_LOGIC;
  signal \mi_be[39]_i_1_n_0\ : STD_LOGIC;
  signal \mi_be[39]_i_2_n_0\ : STD_LOGIC;
  signal \mi_be[39]_i_3_n_0\ : STD_LOGIC;
  signal \mi_be[39]_i_4_n_0\ : STD_LOGIC;
  signal \mi_be[39]_i_5_n_0\ : STD_LOGIC;
  signal \mi_be[39]_i_6_n_0\ : STD_LOGIC;
  signal \mi_be[39]_i_7_n_0\ : STD_LOGIC;
  signal \mi_be[39]_i_8_n_0\ : STD_LOGIC;
  signal \mi_be[39]_i_9_n_0\ : STD_LOGIC;
  signal \mi_be[3]_i_10_n_0\ : STD_LOGIC;
  signal \mi_be[3]_i_11_n_0\ : STD_LOGIC;
  signal \mi_be[3]_i_1_n_0\ : STD_LOGIC;
  signal \mi_be[3]_i_2_n_0\ : STD_LOGIC;
  signal \mi_be[3]_i_3_n_0\ : STD_LOGIC;
  signal \mi_be[3]_i_4_n_0\ : STD_LOGIC;
  signal \mi_be[3]_i_5_n_0\ : STD_LOGIC;
  signal \mi_be[3]_i_6_n_0\ : STD_LOGIC;
  signal \mi_be[3]_i_7_n_0\ : STD_LOGIC;
  signal \mi_be[3]_i_8_n_0\ : STD_LOGIC;
  signal \mi_be[3]_i_9_n_0\ : STD_LOGIC;
  signal \mi_be[40]_i_1_n_0\ : STD_LOGIC;
  signal \mi_be[40]_i_2_n_0\ : STD_LOGIC;
  signal \mi_be[40]_i_3_n_0\ : STD_LOGIC;
  signal \mi_be[40]_i_4_n_0\ : STD_LOGIC;
  signal \mi_be[40]_i_5_n_0\ : STD_LOGIC;
  signal \mi_be[40]_i_6_n_0\ : STD_LOGIC;
  signal \mi_be[40]_i_7_n_0\ : STD_LOGIC;
  signal \mi_be[41]_i_1_n_0\ : STD_LOGIC;
  signal \mi_be[41]_i_2_n_0\ : STD_LOGIC;
  signal \mi_be[41]_i_3_n_0\ : STD_LOGIC;
  signal \mi_be[41]_i_4_n_0\ : STD_LOGIC;
  signal \mi_be[41]_i_5_n_0\ : STD_LOGIC;
  signal \mi_be[41]_i_6_n_0\ : STD_LOGIC;
  signal \mi_be[41]_i_7_n_0\ : STD_LOGIC;
  signal \mi_be[42]_i_1_n_0\ : STD_LOGIC;
  signal \mi_be[42]_i_2_n_0\ : STD_LOGIC;
  signal \mi_be[42]_i_3_n_0\ : STD_LOGIC;
  signal \mi_be[42]_i_4_n_0\ : STD_LOGIC;
  signal \mi_be[42]_i_5_n_0\ : STD_LOGIC;
  signal \mi_be[42]_i_6_n_0\ : STD_LOGIC;
  signal \mi_be[42]_i_7_n_0\ : STD_LOGIC;
  signal \mi_be[42]_i_8_n_0\ : STD_LOGIC;
  signal \mi_be[43]_i_10_n_0\ : STD_LOGIC;
  signal \mi_be[43]_i_11_n_0\ : STD_LOGIC;
  signal \mi_be[43]_i_12_n_0\ : STD_LOGIC;
  signal \mi_be[43]_i_2_n_0\ : STD_LOGIC;
  signal \mi_be[43]_i_3_n_0\ : STD_LOGIC;
  signal \mi_be[43]_i_4_n_0\ : STD_LOGIC;
  signal \mi_be[43]_i_5_n_0\ : STD_LOGIC;
  signal \mi_be[43]_i_6_n_0\ : STD_LOGIC;
  signal \mi_be[43]_i_7_n_0\ : STD_LOGIC;
  signal \mi_be[43]_i_8_n_0\ : STD_LOGIC;
  signal \mi_be[43]_i_9_n_0\ : STD_LOGIC;
  signal \mi_be[44]_i_1_n_0\ : STD_LOGIC;
  signal \mi_be[44]_i_2_n_0\ : STD_LOGIC;
  signal \mi_be[44]_i_3_n_0\ : STD_LOGIC;
  signal \mi_be[44]_i_4_n_0\ : STD_LOGIC;
  signal \mi_be[44]_i_5_n_0\ : STD_LOGIC;
  signal \mi_be[44]_i_6_n_0\ : STD_LOGIC;
  signal \mi_be[44]_i_7_n_0\ : STD_LOGIC;
  signal \mi_be[45]_i_10_n_0\ : STD_LOGIC;
  signal \mi_be[45]_i_1_n_0\ : STD_LOGIC;
  signal \mi_be[45]_i_2_n_0\ : STD_LOGIC;
  signal \mi_be[45]_i_3_n_0\ : STD_LOGIC;
  signal \mi_be[45]_i_4_n_0\ : STD_LOGIC;
  signal \mi_be[45]_i_5_n_0\ : STD_LOGIC;
  signal \mi_be[45]_i_6_n_0\ : STD_LOGIC;
  signal \mi_be[45]_i_7_n_0\ : STD_LOGIC;
  signal \mi_be[45]_i_8_n_0\ : STD_LOGIC;
  signal \mi_be[45]_i_9_n_0\ : STD_LOGIC;
  signal \mi_be[46]_i_1_n_0\ : STD_LOGIC;
  signal \mi_be[46]_i_2_n_0\ : STD_LOGIC;
  signal \mi_be[46]_i_3_n_0\ : STD_LOGIC;
  signal \mi_be[46]_i_4_n_0\ : STD_LOGIC;
  signal \mi_be[46]_i_5_n_0\ : STD_LOGIC;
  signal \mi_be[46]_i_6_n_0\ : STD_LOGIC;
  signal \mi_be[46]_i_7_n_0\ : STD_LOGIC;
  signal \mi_be[47]_i_10_n_0\ : STD_LOGIC;
  signal \mi_be[47]_i_11_n_0\ : STD_LOGIC;
  signal \mi_be[47]_i_1_n_0\ : STD_LOGIC;
  signal \mi_be[47]_i_2_n_0\ : STD_LOGIC;
  signal \mi_be[47]_i_3_n_0\ : STD_LOGIC;
  signal \mi_be[47]_i_4_n_0\ : STD_LOGIC;
  signal \mi_be[47]_i_5_n_0\ : STD_LOGIC;
  signal \mi_be[47]_i_6_n_0\ : STD_LOGIC;
  signal \mi_be[47]_i_7_n_0\ : STD_LOGIC;
  signal \mi_be[47]_i_8_n_0\ : STD_LOGIC;
  signal \mi_be[47]_i_9_n_0\ : STD_LOGIC;
  signal \mi_be[48]_i_2_n_0\ : STD_LOGIC;
  signal \mi_be[48]_i_3_n_0\ : STD_LOGIC;
  signal \mi_be[48]_i_4_n_0\ : STD_LOGIC;
  signal \mi_be[48]_i_5_n_0\ : STD_LOGIC;
  signal \mi_be[48]_i_6_n_0\ : STD_LOGIC;
  signal \mi_be[48]_i_7_n_0\ : STD_LOGIC;
  signal \mi_be[48]_i_8_n_0\ : STD_LOGIC;
  signal \mi_be[49]_i_10_n_0\ : STD_LOGIC;
  signal \mi_be[49]_i_1_n_0\ : STD_LOGIC;
  signal \mi_be[49]_i_2_n_0\ : STD_LOGIC;
  signal \mi_be[49]_i_3_n_0\ : STD_LOGIC;
  signal \mi_be[49]_i_4_n_0\ : STD_LOGIC;
  signal \mi_be[49]_i_5_n_0\ : STD_LOGIC;
  signal \mi_be[49]_i_6_n_0\ : STD_LOGIC;
  signal \mi_be[49]_i_7_n_0\ : STD_LOGIC;
  signal \mi_be[49]_i_8_n_0\ : STD_LOGIC;
  signal \mi_be[49]_i_9_n_0\ : STD_LOGIC;
  signal \mi_be[4]_i_1_n_0\ : STD_LOGIC;
  signal \mi_be[4]_i_2_n_0\ : STD_LOGIC;
  signal \mi_be[4]_i_3_n_0\ : STD_LOGIC;
  signal \mi_be[4]_i_4_n_0\ : STD_LOGIC;
  signal \mi_be[4]_i_5_n_0\ : STD_LOGIC;
  signal \mi_be[4]_i_6_n_0\ : STD_LOGIC;
  signal \mi_be[4]_i_7_n_0\ : STD_LOGIC;
  signal \mi_be[50]_i_1_n_0\ : STD_LOGIC;
  signal \mi_be[50]_i_2_n_0\ : STD_LOGIC;
  signal \mi_be[50]_i_3_n_0\ : STD_LOGIC;
  signal \mi_be[50]_i_4_n_0\ : STD_LOGIC;
  signal \mi_be[50]_i_5_n_0\ : STD_LOGIC;
  signal \mi_be[50]_i_6_n_0\ : STD_LOGIC;
  signal \mi_be[50]_i_7_n_0\ : STD_LOGIC;
  signal \mi_be[50]_i_8_n_0\ : STD_LOGIC;
  signal \mi_be[51]_i_10_n_0\ : STD_LOGIC;
  signal \mi_be[51]_i_11_n_0\ : STD_LOGIC;
  signal \mi_be[51]_i_12_n_0\ : STD_LOGIC;
  signal \mi_be[51]_i_1_n_0\ : STD_LOGIC;
  signal \mi_be[51]_i_2_n_0\ : STD_LOGIC;
  signal \mi_be[51]_i_3_n_0\ : STD_LOGIC;
  signal \mi_be[51]_i_4_n_0\ : STD_LOGIC;
  signal \mi_be[51]_i_5_n_0\ : STD_LOGIC;
  signal \mi_be[51]_i_6_n_0\ : STD_LOGIC;
  signal \mi_be[51]_i_7_n_0\ : STD_LOGIC;
  signal \mi_be[51]_i_8_n_0\ : STD_LOGIC;
  signal \mi_be[51]_i_9_n_0\ : STD_LOGIC;
  signal \mi_be[52]_i_10_n_0\ : STD_LOGIC;
  signal \mi_be[52]_i_11_n_0\ : STD_LOGIC;
  signal \mi_be[52]_i_1_n_0\ : STD_LOGIC;
  signal \mi_be[52]_i_2_n_0\ : STD_LOGIC;
  signal \mi_be[52]_i_3_n_0\ : STD_LOGIC;
  signal \mi_be[52]_i_4_n_0\ : STD_LOGIC;
  signal \mi_be[52]_i_5_n_0\ : STD_LOGIC;
  signal \mi_be[52]_i_6_n_0\ : STD_LOGIC;
  signal \mi_be[52]_i_7_n_0\ : STD_LOGIC;
  signal \mi_be[52]_i_8_n_0\ : STD_LOGIC;
  signal \mi_be[52]_i_9_n_0\ : STD_LOGIC;
  signal \mi_be[53]_i_10_n_0\ : STD_LOGIC;
  signal \mi_be[53]_i_11_n_0\ : STD_LOGIC;
  signal \mi_be[53]_i_1_n_0\ : STD_LOGIC;
  signal \mi_be[53]_i_2_n_0\ : STD_LOGIC;
  signal \mi_be[53]_i_3_n_0\ : STD_LOGIC;
  signal \mi_be[53]_i_4_n_0\ : STD_LOGIC;
  signal \mi_be[53]_i_5_n_0\ : STD_LOGIC;
  signal \mi_be[53]_i_6_n_0\ : STD_LOGIC;
  signal \mi_be[53]_i_7_n_0\ : STD_LOGIC;
  signal \mi_be[53]_i_8_n_0\ : STD_LOGIC;
  signal \mi_be[53]_i_9_n_0\ : STD_LOGIC;
  signal \mi_be[54]_i_1_n_0\ : STD_LOGIC;
  signal \mi_be[54]_i_2_n_0\ : STD_LOGIC;
  signal \mi_be[54]_i_3_n_0\ : STD_LOGIC;
  signal \mi_be[54]_i_4_n_0\ : STD_LOGIC;
  signal \mi_be[54]_i_5_n_0\ : STD_LOGIC;
  signal \mi_be[54]_i_6_n_0\ : STD_LOGIC;
  signal \mi_be[55]_i_1_n_0\ : STD_LOGIC;
  signal \mi_be[55]_i_2_n_0\ : STD_LOGIC;
  signal \mi_be[55]_i_3_n_0\ : STD_LOGIC;
  signal \mi_be[55]_i_4_n_0\ : STD_LOGIC;
  signal \mi_be[55]_i_5_n_0\ : STD_LOGIC;
  signal \mi_be[55]_i_6_n_0\ : STD_LOGIC;
  signal \mi_be[55]_i_7_n_0\ : STD_LOGIC;
  signal \mi_be[55]_i_8_n_0\ : STD_LOGIC;
  signal \mi_be[55]_i_9_n_0\ : STD_LOGIC;
  signal \mi_be[56]_i_1_n_0\ : STD_LOGIC;
  signal \mi_be[56]_i_2_n_0\ : STD_LOGIC;
  signal \mi_be[56]_i_3_n_0\ : STD_LOGIC;
  signal \mi_be[56]_i_4_n_0\ : STD_LOGIC;
  signal \mi_be[56]_i_5_n_0\ : STD_LOGIC;
  signal \mi_be[56]_i_6_n_0\ : STD_LOGIC;
  signal \mi_be[56]_i_7_n_0\ : STD_LOGIC;
  signal \mi_be[56]_i_8_n_0\ : STD_LOGIC;
  signal \mi_be[57]_i_1_n_0\ : STD_LOGIC;
  signal \mi_be[57]_i_2_n_0\ : STD_LOGIC;
  signal \mi_be[57]_i_3_n_0\ : STD_LOGIC;
  signal \mi_be[57]_i_4_n_0\ : STD_LOGIC;
  signal \mi_be[57]_i_5_n_0\ : STD_LOGIC;
  signal \mi_be[57]_i_6_n_0\ : STD_LOGIC;
  signal \mi_be[57]_i_7_n_0\ : STD_LOGIC;
  signal \mi_be[58]_i_1_n_0\ : STD_LOGIC;
  signal \mi_be[58]_i_2_n_0\ : STD_LOGIC;
  signal \mi_be[58]_i_3_n_0\ : STD_LOGIC;
  signal \mi_be[58]_i_4_n_0\ : STD_LOGIC;
  signal \mi_be[58]_i_5_n_0\ : STD_LOGIC;
  signal \mi_be[58]_i_6_n_0\ : STD_LOGIC;
  signal \mi_be[58]_i_7_n_0\ : STD_LOGIC;
  signal \mi_be[58]_i_8_n_0\ : STD_LOGIC;
  signal \mi_be[59]_i_10_n_0\ : STD_LOGIC;
  signal \mi_be[59]_i_11_n_0\ : STD_LOGIC;
  signal \mi_be[59]_i_2_n_0\ : STD_LOGIC;
  signal \mi_be[59]_i_3_n_0\ : STD_LOGIC;
  signal \mi_be[59]_i_4_n_0\ : STD_LOGIC;
  signal \mi_be[59]_i_5_n_0\ : STD_LOGIC;
  signal \mi_be[59]_i_6_n_0\ : STD_LOGIC;
  signal \mi_be[59]_i_7_n_0\ : STD_LOGIC;
  signal \mi_be[59]_i_8_n_0\ : STD_LOGIC;
  signal \mi_be[59]_i_9_n_0\ : STD_LOGIC;
  signal \mi_be[5]_i_1_n_0\ : STD_LOGIC;
  signal \mi_be[5]_i_2_n_0\ : STD_LOGIC;
  signal \mi_be[5]_i_3_n_0\ : STD_LOGIC;
  signal \mi_be[5]_i_4_n_0\ : STD_LOGIC;
  signal \mi_be[5]_i_5_n_0\ : STD_LOGIC;
  signal \mi_be[5]_i_6_n_0\ : STD_LOGIC;
  signal \mi_be[5]_i_7_n_0\ : STD_LOGIC;
  signal \mi_be[60]_i_10_n_0\ : STD_LOGIC;
  signal \mi_be[60]_i_11_n_0\ : STD_LOGIC;
  signal \mi_be[60]_i_12_n_0\ : STD_LOGIC;
  signal \mi_be[60]_i_13_n_0\ : STD_LOGIC;
  signal \mi_be[60]_i_14_n_0\ : STD_LOGIC;
  signal \mi_be[60]_i_15_n_0\ : STD_LOGIC;
  signal \mi_be[60]_i_1_n_0\ : STD_LOGIC;
  signal \mi_be[60]_i_2_n_0\ : STD_LOGIC;
  signal \mi_be[60]_i_3_n_0\ : STD_LOGIC;
  signal \mi_be[60]_i_4_n_0\ : STD_LOGIC;
  signal \mi_be[60]_i_5_n_0\ : STD_LOGIC;
  signal \mi_be[60]_i_6_n_0\ : STD_LOGIC;
  signal \mi_be[60]_i_7_n_0\ : STD_LOGIC;
  signal \mi_be[60]_i_8_n_0\ : STD_LOGIC;
  signal \mi_be[60]_i_9_n_0\ : STD_LOGIC;
  signal \mi_be[61]_i_1_n_0\ : STD_LOGIC;
  signal \mi_be[61]_i_2_n_0\ : STD_LOGIC;
  signal \mi_be[61]_i_3_n_0\ : STD_LOGIC;
  signal \mi_be[61]_i_4_n_0\ : STD_LOGIC;
  signal \mi_be[61]_i_5_n_0\ : STD_LOGIC;
  signal \mi_be[61]_i_6_n_0\ : STD_LOGIC;
  signal \mi_be[61]_i_7_n_0\ : STD_LOGIC;
  signal \mi_be[61]_i_8_n_0\ : STD_LOGIC;
  signal \mi_be[61]_i_9_n_0\ : STD_LOGIC;
  signal \mi_be[62]_i_10_n_0\ : STD_LOGIC;
  signal \mi_be[62]_i_11_n_0\ : STD_LOGIC;
  signal \mi_be[62]_i_1_n_0\ : STD_LOGIC;
  signal \mi_be[62]_i_2_n_0\ : STD_LOGIC;
  signal \mi_be[62]_i_3_n_0\ : STD_LOGIC;
  signal \mi_be[62]_i_4_n_0\ : STD_LOGIC;
  signal \mi_be[62]_i_5_n_0\ : STD_LOGIC;
  signal \mi_be[62]_i_6_n_0\ : STD_LOGIC;
  signal \mi_be[62]_i_7_n_0\ : STD_LOGIC;
  signal \mi_be[62]_i_8_n_0\ : STD_LOGIC;
  signal \mi_be[62]_i_9_n_0\ : STD_LOGIC;
  signal \mi_be[63]_i_10_n_0\ : STD_LOGIC;
  signal \mi_be[63]_i_11_n_0\ : STD_LOGIC;
  signal \mi_be[63]_i_12_n_0\ : STD_LOGIC;
  signal \mi_be[63]_i_13_n_0\ : STD_LOGIC;
  signal \mi_be[63]_i_14_n_0\ : STD_LOGIC;
  signal \mi_be[63]_i_1_n_0\ : STD_LOGIC;
  signal \mi_be[63]_i_2_n_0\ : STD_LOGIC;
  signal \mi_be[63]_i_3_n_0\ : STD_LOGIC;
  signal \mi_be[63]_i_4_n_0\ : STD_LOGIC;
  signal \mi_be[63]_i_5_n_0\ : STD_LOGIC;
  signal \mi_be[63]_i_6_n_0\ : STD_LOGIC;
  signal \mi_be[63]_i_7_n_0\ : STD_LOGIC;
  signal \mi_be[63]_i_8_n_0\ : STD_LOGIC;
  signal \mi_be[63]_i_9_n_0\ : STD_LOGIC;
  signal \mi_be[6]_i_1_n_0\ : STD_LOGIC;
  signal \mi_be[6]_i_2_n_0\ : STD_LOGIC;
  signal \mi_be[6]_i_3_n_0\ : STD_LOGIC;
  signal \mi_be[6]_i_4_n_0\ : STD_LOGIC;
  signal \mi_be[6]_i_5_n_0\ : STD_LOGIC;
  signal \mi_be[6]_i_6_n_0\ : STD_LOGIC;
  signal \mi_be[6]_i_7_n_0\ : STD_LOGIC;
  signal \mi_be[6]_i_8_n_0\ : STD_LOGIC;
  signal \mi_be[7]_i_1_n_0\ : STD_LOGIC;
  signal \mi_be[7]_i_2_n_0\ : STD_LOGIC;
  signal \mi_be[7]_i_3_n_0\ : STD_LOGIC;
  signal \mi_be[7]_i_4_n_0\ : STD_LOGIC;
  signal \mi_be[7]_i_5_n_0\ : STD_LOGIC;
  signal \mi_be[7]_i_6_n_0\ : STD_LOGIC;
  signal \mi_be[7]_i_7_n_0\ : STD_LOGIC;
  signal \mi_be[7]_i_8_n_0\ : STD_LOGIC;
  signal \mi_be[7]_i_9_n_0\ : STD_LOGIC;
  signal \mi_be[8]_i_1_n_0\ : STD_LOGIC;
  signal \mi_be[8]_i_2_n_0\ : STD_LOGIC;
  signal \mi_be[8]_i_3_n_0\ : STD_LOGIC;
  signal \mi_be[8]_i_4_n_0\ : STD_LOGIC;
  signal \mi_be[8]_i_5_n_0\ : STD_LOGIC;
  signal \mi_be[8]_i_6_n_0\ : STD_LOGIC;
  signal \mi_be[8]_i_7_n_0\ : STD_LOGIC;
  signal \mi_be[8]_i_8_n_0\ : STD_LOGIC;
  signal \mi_be[9]_i_2_n_0\ : STD_LOGIC;
  signal \mi_be[9]_i_3_n_0\ : STD_LOGIC;
  signal \mi_be[9]_i_4_n_0\ : STD_LOGIC;
  signal \mi_be[9]_i_5_n_0\ : STD_LOGIC;
  signal \mi_be[9]_i_6_n_0\ : STD_LOGIC;
  signal \mi_be[9]_i_7_n_0\ : STD_LOGIC;
  signal \mi_be[9]_i_8_n_0\ : STD_LOGIC;
  signal \mi_be_d1_reg_n_0_[0]\ : STD_LOGIC;
  signal \mi_be_d1_reg_n_0_[10]\ : STD_LOGIC;
  signal \mi_be_d1_reg_n_0_[11]\ : STD_LOGIC;
  signal \mi_be_d1_reg_n_0_[12]\ : STD_LOGIC;
  signal \mi_be_d1_reg_n_0_[13]\ : STD_LOGIC;
  signal \mi_be_d1_reg_n_0_[14]\ : STD_LOGIC;
  signal \mi_be_d1_reg_n_0_[15]\ : STD_LOGIC;
  signal \mi_be_d1_reg_n_0_[16]\ : STD_LOGIC;
  signal \mi_be_d1_reg_n_0_[17]\ : STD_LOGIC;
  signal \mi_be_d1_reg_n_0_[18]\ : STD_LOGIC;
  signal \mi_be_d1_reg_n_0_[19]\ : STD_LOGIC;
  signal \mi_be_d1_reg_n_0_[1]\ : STD_LOGIC;
  signal \mi_be_d1_reg_n_0_[20]\ : STD_LOGIC;
  signal \mi_be_d1_reg_n_0_[21]\ : STD_LOGIC;
  signal \mi_be_d1_reg_n_0_[22]\ : STD_LOGIC;
  signal \mi_be_d1_reg_n_0_[23]\ : STD_LOGIC;
  signal \mi_be_d1_reg_n_0_[24]\ : STD_LOGIC;
  signal \mi_be_d1_reg_n_0_[25]\ : STD_LOGIC;
  signal \mi_be_d1_reg_n_0_[26]\ : STD_LOGIC;
  signal \mi_be_d1_reg_n_0_[27]\ : STD_LOGIC;
  signal \mi_be_d1_reg_n_0_[28]\ : STD_LOGIC;
  signal \mi_be_d1_reg_n_0_[29]\ : STD_LOGIC;
  signal \mi_be_d1_reg_n_0_[2]\ : STD_LOGIC;
  signal \mi_be_d1_reg_n_0_[30]\ : STD_LOGIC;
  signal \mi_be_d1_reg_n_0_[31]\ : STD_LOGIC;
  signal \mi_be_d1_reg_n_0_[32]\ : STD_LOGIC;
  signal \mi_be_d1_reg_n_0_[33]\ : STD_LOGIC;
  signal \mi_be_d1_reg_n_0_[34]\ : STD_LOGIC;
  signal \mi_be_d1_reg_n_0_[35]\ : STD_LOGIC;
  signal \mi_be_d1_reg_n_0_[36]\ : STD_LOGIC;
  signal \mi_be_d1_reg_n_0_[37]\ : STD_LOGIC;
  signal \mi_be_d1_reg_n_0_[38]\ : STD_LOGIC;
  signal \mi_be_d1_reg_n_0_[39]\ : STD_LOGIC;
  signal \mi_be_d1_reg_n_0_[3]\ : STD_LOGIC;
  signal \mi_be_d1_reg_n_0_[40]\ : STD_LOGIC;
  signal \mi_be_d1_reg_n_0_[41]\ : STD_LOGIC;
  signal \mi_be_d1_reg_n_0_[42]\ : STD_LOGIC;
  signal \mi_be_d1_reg_n_0_[43]\ : STD_LOGIC;
  signal \mi_be_d1_reg_n_0_[44]\ : STD_LOGIC;
  signal \mi_be_d1_reg_n_0_[45]\ : STD_LOGIC;
  signal \mi_be_d1_reg_n_0_[46]\ : STD_LOGIC;
  signal \mi_be_d1_reg_n_0_[47]\ : STD_LOGIC;
  signal \mi_be_d1_reg_n_0_[48]\ : STD_LOGIC;
  signal \mi_be_d1_reg_n_0_[49]\ : STD_LOGIC;
  signal \mi_be_d1_reg_n_0_[4]\ : STD_LOGIC;
  signal \mi_be_d1_reg_n_0_[50]\ : STD_LOGIC;
  signal \mi_be_d1_reg_n_0_[51]\ : STD_LOGIC;
  signal \mi_be_d1_reg_n_0_[52]\ : STD_LOGIC;
  signal \mi_be_d1_reg_n_0_[53]\ : STD_LOGIC;
  signal \mi_be_d1_reg_n_0_[54]\ : STD_LOGIC;
  signal \mi_be_d1_reg_n_0_[55]\ : STD_LOGIC;
  signal \mi_be_d1_reg_n_0_[56]\ : STD_LOGIC;
  signal \mi_be_d1_reg_n_0_[57]\ : STD_LOGIC;
  signal \mi_be_d1_reg_n_0_[58]\ : STD_LOGIC;
  signal \mi_be_d1_reg_n_0_[59]\ : STD_LOGIC;
  signal \mi_be_d1_reg_n_0_[5]\ : STD_LOGIC;
  signal \mi_be_d1_reg_n_0_[60]\ : STD_LOGIC;
  signal \mi_be_d1_reg_n_0_[61]\ : STD_LOGIC;
  signal \mi_be_d1_reg_n_0_[62]\ : STD_LOGIC;
  signal \mi_be_d1_reg_n_0_[63]\ : STD_LOGIC;
  signal \mi_be_d1_reg_n_0_[6]\ : STD_LOGIC;
  signal \mi_be_d1_reg_n_0_[7]\ : STD_LOGIC;
  signal \mi_be_d1_reg_n_0_[8]\ : STD_LOGIC;
  signal \mi_be_d1_reg_n_0_[9]\ : STD_LOGIC;
  signal \mi_be_reg[28]_i_1_n_0\ : STD_LOGIC;
  signal \mi_be_reg[36]_i_1_n_0\ : STD_LOGIC;
  signal \mi_be_reg[37]_i_1_n_0\ : STD_LOGIC;
  signal \mi_be_reg[43]_i_1_n_0\ : STD_LOGIC;
  signal \mi_be_reg[48]_i_1_n_0\ : STD_LOGIC;
  signal \mi_be_reg[59]_i_1_n_0\ : STD_LOGIC;
  signal \mi_be_reg[9]_i_1_n_0\ : STD_LOGIC;
  signal mi_buf0 : STD_LOGIC;
  signal mi_buf_en : STD_LOGIC;
  signal mi_buf_reg : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \mi_burst[0]_i_1_n_0\ : STD_LOGIC;
  signal \mi_burst[1]_i_2_n_0\ : STD_LOGIC;
  signal \mi_burst_reg_n_0_[0]\ : STD_LOGIC;
  signal \mi_burst_reg_n_0_[1]\ : STD_LOGIC;
  signal \^mi_first\ : STD_LOGIC;
  signal mi_first_d1 : STD_LOGIC;
  signal \^mi_last\ : STD_LOGIC;
  signal \^mi_last_d1_reg_0\ : STD_LOGIC;
  signal mi_last_i_5_n_0 : STD_LOGIC;
  signal mi_last_i_6_n_0 : STD_LOGIC;
  signal mi_last_index_reg : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal mi_last_index_reg_d0 : STD_LOGIC;
  signal \mi_last_index_reg_d0[0]_i_1_n_0\ : STD_LOGIC;
  signal \mi_last_index_reg_d0[1]_i_1_n_0\ : STD_LOGIC;
  signal \mi_last_index_reg_d0[2]_i_1_n_0\ : STD_LOGIC;
  signal \mi_last_index_reg_d0[3]_i_1_n_0\ : STD_LOGIC;
  signal \mi_last_index_reg_d0[4]_i_1_n_0\ : STD_LOGIC;
  signal \mi_last_index_reg_d0[5]_i_1_n_0\ : STD_LOGIC;
  signal \mi_last_index_reg_d0_reg_n_0_[0]\ : STD_LOGIC;
  signal \mi_last_index_reg_d0_reg_n_0_[1]\ : STD_LOGIC;
  signal \mi_last_index_reg_d0_reg_n_0_[2]\ : STD_LOGIC;
  signal \mi_last_index_reg_d0_reg_n_0_[3]\ : STD_LOGIC;
  signal \mi_last_index_reg_d0_reg_n_0_[4]\ : STD_LOGIC;
  signal \mi_last_index_reg_d0_reg_n_0_[5]\ : STD_LOGIC;
  signal \mi_ptr[0]_i_1_n_0\ : STD_LOGIC;
  signal \mi_ptr[0]_i_2_n_0\ : STD_LOGIC;
  signal \mi_ptr[0]_i_3_n_0\ : STD_LOGIC;
  signal \mi_ptr[1]_i_1_n_0\ : STD_LOGIC;
  signal \mi_ptr[2]_i_1_n_0\ : STD_LOGIC;
  signal \mi_ptr[3]_i_1_n_0\ : STD_LOGIC;
  signal \mi_ptr[4]_i_1_n_0\ : STD_LOGIC;
  signal \mi_ptr[4]_i_2_n_0\ : STD_LOGIC;
  signal \mi_ptr[4]_i_3_n_0\ : STD_LOGIC;
  signal \mi_ptr[4]_i_4_n_0\ : STD_LOGIC;
  signal \mi_ptr_reg_n_0_[0]\ : STD_LOGIC;
  signal \mi_ptr_reg_n_0_[1]\ : STD_LOGIC;
  signal \mi_ptr_reg_n_0_[2]\ : STD_LOGIC;
  signal \mi_ptr_reg_n_0_[3]\ : STD_LOGIC;
  signal \mi_ptr_reg_n_0_[4]\ : STD_LOGIC;
  signal \mi_size[0]_i_1_n_0\ : STD_LOGIC;
  signal \mi_size[1]_i_1_n_0\ : STD_LOGIC;
  signal \mi_size[2]_i_1_n_0\ : STD_LOGIC;
  signal \^mi_state\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \mi_state_ns__0\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \mi_wcnt[0]_i_1_n_0\ : STD_LOGIC;
  signal \mi_wcnt[1]_i_1_n_0\ : STD_LOGIC;
  signal \mi_wcnt[2]_i_1_n_0\ : STD_LOGIC;
  signal \mi_wcnt[2]_i_2_n_0\ : STD_LOGIC;
  signal \mi_wcnt[3]_i_1_n_0\ : STD_LOGIC;
  signal \mi_wcnt[3]_i_2_n_0\ : STD_LOGIC;
  signal \mi_wcnt[4]_i_1_n_0\ : STD_LOGIC;
  signal \mi_wcnt[4]_i_2_n_0\ : STD_LOGIC;
  signal \mi_wcnt[5]_i_1_n_0\ : STD_LOGIC;
  signal \mi_wcnt[5]_i_2_n_0\ : STD_LOGIC;
  signal \mi_wcnt[6]_i_1_n_0\ : STD_LOGIC;
  signal \mi_wcnt[6]_i_2_n_0\ : STD_LOGIC;
  signal \mi_wcnt[7]_i_1_n_0\ : STD_LOGIC;
  signal \mi_wcnt[7]_i_2_n_0\ : STD_LOGIC;
  signal \mi_wcnt[7]_i_3_n_0\ : STD_LOGIC;
  signal \mi_wcnt__0\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal mi_wpayload : STD_LOGIC_VECTOR ( 575 downto 8 );
  signal mi_wrap_be_next : STD_LOGIC;
  signal \mi_wrap_be_next[0]_i_1_n_0\ : STD_LOGIC;
  signal \mi_wrap_be_next[0]_i_2_n_0\ : STD_LOGIC;
  signal \mi_wrap_be_next[0]_i_3_n_0\ : STD_LOGIC;
  signal \mi_wrap_be_next[0]_i_4_n_0\ : STD_LOGIC;
  signal \mi_wrap_be_next[0]_i_5_n_0\ : STD_LOGIC;
  signal \mi_wrap_be_next[0]_i_6_n_0\ : STD_LOGIC;
  signal \mi_wrap_be_next[0]_i_7_n_0\ : STD_LOGIC;
  signal \mi_wrap_be_next[10]_i_2_n_0\ : STD_LOGIC;
  signal \mi_wrap_be_next[10]_i_3_n_0\ : STD_LOGIC;
  signal \mi_wrap_be_next[10]_i_4_n_0\ : STD_LOGIC;
  signal \mi_wrap_be_next[10]_i_5_n_0\ : STD_LOGIC;
  signal \mi_wrap_be_next[10]_i_6_n_0\ : STD_LOGIC;
  signal \mi_wrap_be_next[10]_i_7_n_0\ : STD_LOGIC;
  signal \mi_wrap_be_next[11]_i_1_n_0\ : STD_LOGIC;
  signal \mi_wrap_be_next[11]_i_2_n_0\ : STD_LOGIC;
  signal \mi_wrap_be_next[11]_i_3_n_0\ : STD_LOGIC;
  signal \mi_wrap_be_next[11]_i_4_n_0\ : STD_LOGIC;
  signal \mi_wrap_be_next[12]_i_1_n_0\ : STD_LOGIC;
  signal \mi_wrap_be_next[12]_i_2_n_0\ : STD_LOGIC;
  signal \mi_wrap_be_next[12]_i_3_n_0\ : STD_LOGIC;
  signal \mi_wrap_be_next[12]_i_4_n_0\ : STD_LOGIC;
  signal \mi_wrap_be_next[12]_i_5_n_0\ : STD_LOGIC;
  signal \mi_wrap_be_next[12]_i_6_n_0\ : STD_LOGIC;
  signal \mi_wrap_be_next[12]_i_7_n_0\ : STD_LOGIC;
  signal \mi_wrap_be_next[13]_i_1_n_0\ : STD_LOGIC;
  signal \mi_wrap_be_next[13]_i_2_n_0\ : STD_LOGIC;
  signal \mi_wrap_be_next[13]_i_3_n_0\ : STD_LOGIC;
  signal \mi_wrap_be_next[13]_i_4_n_0\ : STD_LOGIC;
  signal \mi_wrap_be_next[13]_i_5_n_0\ : STD_LOGIC;
  signal \mi_wrap_be_next[14]_i_1_n_0\ : STD_LOGIC;
  signal \mi_wrap_be_next[14]_i_2_n_0\ : STD_LOGIC;
  signal \mi_wrap_be_next[14]_i_3_n_0\ : STD_LOGIC;
  signal \mi_wrap_be_next[14]_i_4_n_0\ : STD_LOGIC;
  signal \mi_wrap_be_next[14]_i_5_n_0\ : STD_LOGIC;
  signal \mi_wrap_be_next[15]_i_1_n_0\ : STD_LOGIC;
  signal \mi_wrap_be_next[15]_i_2_n_0\ : STD_LOGIC;
  signal \mi_wrap_be_next[15]_i_3_n_0\ : STD_LOGIC;
  signal \mi_wrap_be_next[16]_i_10_n_0\ : STD_LOGIC;
  signal \mi_wrap_be_next[16]_i_1_n_0\ : STD_LOGIC;
  signal \mi_wrap_be_next[16]_i_2_n_0\ : STD_LOGIC;
  signal \mi_wrap_be_next[16]_i_3_n_0\ : STD_LOGIC;
  signal \mi_wrap_be_next[16]_i_4_n_0\ : STD_LOGIC;
  signal \mi_wrap_be_next[16]_i_5_n_0\ : STD_LOGIC;
  signal \mi_wrap_be_next[16]_i_6_n_0\ : STD_LOGIC;
  signal \mi_wrap_be_next[16]_i_7_n_0\ : STD_LOGIC;
  signal \mi_wrap_be_next[16]_i_8_n_0\ : STD_LOGIC;
  signal \mi_wrap_be_next[16]_i_9_n_0\ : STD_LOGIC;
  signal \mi_wrap_be_next[17]_i_1_n_0\ : STD_LOGIC;
  signal \mi_wrap_be_next[17]_i_2_n_0\ : STD_LOGIC;
  signal \mi_wrap_be_next[17]_i_3_n_0\ : STD_LOGIC;
  signal \mi_wrap_be_next[17]_i_4_n_0\ : STD_LOGIC;
  signal \mi_wrap_be_next[17]_i_5_n_0\ : STD_LOGIC;
  signal \mi_wrap_be_next[17]_i_6_n_0\ : STD_LOGIC;
  signal \mi_wrap_be_next[18]_i_2_n_0\ : STD_LOGIC;
  signal \mi_wrap_be_next[18]_i_3_n_0\ : STD_LOGIC;
  signal \mi_wrap_be_next[18]_i_4_n_0\ : STD_LOGIC;
  signal \mi_wrap_be_next[18]_i_5_n_0\ : STD_LOGIC;
  signal \mi_wrap_be_next[18]_i_6_n_0\ : STD_LOGIC;
  signal \mi_wrap_be_next[18]_i_7_n_0\ : STD_LOGIC;
  signal \mi_wrap_be_next[18]_i_8_n_0\ : STD_LOGIC;
  signal \mi_wrap_be_next[19]_i_1_n_0\ : STD_LOGIC;
  signal \mi_wrap_be_next[19]_i_2_n_0\ : STD_LOGIC;
  signal \mi_wrap_be_next[19]_i_3_n_0\ : STD_LOGIC;
  signal \mi_wrap_be_next[19]_i_4_n_0\ : STD_LOGIC;
  signal \mi_wrap_be_next[19]_i_5_n_0\ : STD_LOGIC;
  signal \mi_wrap_be_next[1]_i_1_n_0\ : STD_LOGIC;
  signal \mi_wrap_be_next[1]_i_2_n_0\ : STD_LOGIC;
  signal \mi_wrap_be_next[1]_i_3_n_0\ : STD_LOGIC;
  signal \mi_wrap_be_next[1]_i_4_n_0\ : STD_LOGIC;
  signal \mi_wrap_be_next[1]_i_5_n_0\ : STD_LOGIC;
  signal \mi_wrap_be_next[1]_i_6_n_0\ : STD_LOGIC;
  signal \mi_wrap_be_next[1]_i_7_n_0\ : STD_LOGIC;
  signal \mi_wrap_be_next[1]_i_8_n_0\ : STD_LOGIC;
  signal \mi_wrap_be_next[20]_i_1_n_0\ : STD_LOGIC;
  signal \mi_wrap_be_next[20]_i_2_n_0\ : STD_LOGIC;
  signal \mi_wrap_be_next[20]_i_3_n_0\ : STD_LOGIC;
  signal \mi_wrap_be_next[21]_i_1_n_0\ : STD_LOGIC;
  signal \mi_wrap_be_next[21]_i_2_n_0\ : STD_LOGIC;
  signal \mi_wrap_be_next[21]_i_3_n_0\ : STD_LOGIC;
  signal \mi_wrap_be_next[21]_i_4_n_0\ : STD_LOGIC;
  signal \mi_wrap_be_next[22]_i_2_n_0\ : STD_LOGIC;
  signal \mi_wrap_be_next[22]_i_3_n_0\ : STD_LOGIC;
  signal \mi_wrap_be_next[22]_i_4_n_0\ : STD_LOGIC;
  signal \mi_wrap_be_next[22]_i_5_n_0\ : STD_LOGIC;
  signal \mi_wrap_be_next[23]_i_1_n_0\ : STD_LOGIC;
  signal \mi_wrap_be_next[23]_i_2_n_0\ : STD_LOGIC;
  signal \mi_wrap_be_next[23]_i_3_n_0\ : STD_LOGIC;
  signal \mi_wrap_be_next[24]_i_2_n_0\ : STD_LOGIC;
  signal \mi_wrap_be_next[24]_i_3_n_0\ : STD_LOGIC;
  signal \mi_wrap_be_next[24]_i_4_n_0\ : STD_LOGIC;
  signal \mi_wrap_be_next[24]_i_5_n_0\ : STD_LOGIC;
  signal \mi_wrap_be_next[24]_i_6_n_0\ : STD_LOGIC;
  signal \mi_wrap_be_next[24]_i_7_n_0\ : STD_LOGIC;
  signal \mi_wrap_be_next[24]_i_8_n_0\ : STD_LOGIC;
  signal \mi_wrap_be_next[25]_i_2_n_0\ : STD_LOGIC;
  signal \mi_wrap_be_next[25]_i_3_n_0\ : STD_LOGIC;
  signal \mi_wrap_be_next[26]_i_1_n_0\ : STD_LOGIC;
  signal \mi_wrap_be_next[26]_i_2_n_0\ : STD_LOGIC;
  signal \mi_wrap_be_next[26]_i_3_n_0\ : STD_LOGIC;
  signal \mi_wrap_be_next[27]_i_1_n_0\ : STD_LOGIC;
  signal \mi_wrap_be_next[27]_i_2_n_0\ : STD_LOGIC;
  signal \mi_wrap_be_next[27]_i_3_n_0\ : STD_LOGIC;
  signal \mi_wrap_be_next[27]_i_4_n_0\ : STD_LOGIC;
  signal \mi_wrap_be_next[28]_i_1_n_0\ : STD_LOGIC;
  signal \mi_wrap_be_next[28]_i_2_n_0\ : STD_LOGIC;
  signal \mi_wrap_be_next[28]_i_3_n_0\ : STD_LOGIC;
  signal \mi_wrap_be_next[28]_i_4_n_0\ : STD_LOGIC;
  signal \mi_wrap_be_next[29]_i_1_n_0\ : STD_LOGIC;
  signal \mi_wrap_be_next[29]_i_2_n_0\ : STD_LOGIC;
  signal \mi_wrap_be_next[29]_i_3_n_0\ : STD_LOGIC;
  signal \mi_wrap_be_next[29]_i_4_n_0\ : STD_LOGIC;
  signal \mi_wrap_be_next[29]_i_5_n_0\ : STD_LOGIC;
  signal \mi_wrap_be_next[2]_i_1_n_0\ : STD_LOGIC;
  signal \mi_wrap_be_next[2]_i_2_n_0\ : STD_LOGIC;
  signal \mi_wrap_be_next[2]_i_3_n_0\ : STD_LOGIC;
  signal \mi_wrap_be_next[2]_i_4_n_0\ : STD_LOGIC;
  signal \mi_wrap_be_next[2]_i_5_n_0\ : STD_LOGIC;
  signal \mi_wrap_be_next[2]_i_6_n_0\ : STD_LOGIC;
  signal \mi_wrap_be_next[2]_i_7_n_0\ : STD_LOGIC;
  signal \mi_wrap_be_next[2]_i_8_n_0\ : STD_LOGIC;
  signal \mi_wrap_be_next[30]_i_1_n_0\ : STD_LOGIC;
  signal \mi_wrap_be_next[30]_i_2_n_0\ : STD_LOGIC;
  signal \mi_wrap_be_next[30]_i_3_n_0\ : STD_LOGIC;
  signal \mi_wrap_be_next[30]_i_4_n_0\ : STD_LOGIC;
  signal \mi_wrap_be_next[31]_i_1_n_0\ : STD_LOGIC;
  signal \mi_wrap_be_next[31]_i_2_n_0\ : STD_LOGIC;
  signal \mi_wrap_be_next[32]_i_1_n_0\ : STD_LOGIC;
  signal \mi_wrap_be_next[32]_i_2_n_0\ : STD_LOGIC;
  signal \mi_wrap_be_next[32]_i_3_n_0\ : STD_LOGIC;
  signal \mi_wrap_be_next[32]_i_4_n_0\ : STD_LOGIC;
  signal \mi_wrap_be_next[33]_i_1_n_0\ : STD_LOGIC;
  signal \mi_wrap_be_next[33]_i_2_n_0\ : STD_LOGIC;
  signal \mi_wrap_be_next[33]_i_3_n_0\ : STD_LOGIC;
  signal \mi_wrap_be_next[33]_i_4_n_0\ : STD_LOGIC;
  signal \mi_wrap_be_next[33]_i_5_n_0\ : STD_LOGIC;
  signal \mi_wrap_be_next[34]_i_1_n_0\ : STD_LOGIC;
  signal \mi_wrap_be_next[34]_i_2_n_0\ : STD_LOGIC;
  signal \mi_wrap_be_next[34]_i_3_n_0\ : STD_LOGIC;
  signal \mi_wrap_be_next[34]_i_4_n_0\ : STD_LOGIC;
  signal \mi_wrap_be_next[34]_i_5_n_0\ : STD_LOGIC;
  signal \mi_wrap_be_next[34]_i_6_n_0\ : STD_LOGIC;
  signal \mi_wrap_be_next[34]_i_7_n_0\ : STD_LOGIC;
  signal \mi_wrap_be_next[34]_i_8_n_0\ : STD_LOGIC;
  signal \mi_wrap_be_next[35]_i_2_n_0\ : STD_LOGIC;
  signal \mi_wrap_be_next[35]_i_3_n_0\ : STD_LOGIC;
  signal \mi_wrap_be_next[35]_i_4_n_0\ : STD_LOGIC;
  signal \mi_wrap_be_next[36]_i_1_n_0\ : STD_LOGIC;
  signal \mi_wrap_be_next[36]_i_2_n_0\ : STD_LOGIC;
  signal \mi_wrap_be_next[36]_i_3_n_0\ : STD_LOGIC;
  signal \mi_wrap_be_next[36]_i_4_n_0\ : STD_LOGIC;
  signal \mi_wrap_be_next[36]_i_5_n_0\ : STD_LOGIC;
  signal \mi_wrap_be_next[36]_i_6_n_0\ : STD_LOGIC;
  signal \mi_wrap_be_next[36]_i_7_n_0\ : STD_LOGIC;
  signal \mi_wrap_be_next[36]_i_8_n_0\ : STD_LOGIC;
  signal \mi_wrap_be_next[36]_i_9_n_0\ : STD_LOGIC;
  signal \mi_wrap_be_next[37]_i_2_n_0\ : STD_LOGIC;
  signal \mi_wrap_be_next[37]_i_3_n_0\ : STD_LOGIC;
  signal \mi_wrap_be_next[37]_i_4_n_0\ : STD_LOGIC;
  signal \mi_wrap_be_next[37]_i_5_n_0\ : STD_LOGIC;
  signal \mi_wrap_be_next[37]_i_6_n_0\ : STD_LOGIC;
  signal \mi_wrap_be_next[37]_i_7_n_0\ : STD_LOGIC;
  signal \mi_wrap_be_next[38]_i_2_n_0\ : STD_LOGIC;
  signal \mi_wrap_be_next[38]_i_3_n_0\ : STD_LOGIC;
  signal \mi_wrap_be_next[38]_i_4_n_0\ : STD_LOGIC;
  signal \mi_wrap_be_next[38]_i_5_n_0\ : STD_LOGIC;
  signal \mi_wrap_be_next[38]_i_6_n_0\ : STD_LOGIC;
  signal \mi_wrap_be_next[39]_i_1_n_0\ : STD_LOGIC;
  signal \mi_wrap_be_next[39]_i_2_n_0\ : STD_LOGIC;
  signal \mi_wrap_be_next[39]_i_3_n_0\ : STD_LOGIC;
  signal \mi_wrap_be_next[39]_i_4_n_0\ : STD_LOGIC;
  signal \mi_wrap_be_next[39]_i_5_n_0\ : STD_LOGIC;
  signal \mi_wrap_be_next[3]_i_1_n_0\ : STD_LOGIC;
  signal \mi_wrap_be_next[3]_i_2_n_0\ : STD_LOGIC;
  signal \mi_wrap_be_next[3]_i_3_n_0\ : STD_LOGIC;
  signal \mi_wrap_be_next[3]_i_4_n_0\ : STD_LOGIC;
  signal \mi_wrap_be_next[3]_i_5_n_0\ : STD_LOGIC;
  signal \mi_wrap_be_next[3]_i_6_n_0\ : STD_LOGIC;
  signal \mi_wrap_be_next[40]_i_1_n_0\ : STD_LOGIC;
  signal \mi_wrap_be_next[40]_i_2_n_0\ : STD_LOGIC;
  signal \mi_wrap_be_next[40]_i_3_n_0\ : STD_LOGIC;
  signal \mi_wrap_be_next[40]_i_4_n_0\ : STD_LOGIC;
  signal \mi_wrap_be_next[40]_i_5_n_0\ : STD_LOGIC;
  signal \mi_wrap_be_next[40]_i_6_n_0\ : STD_LOGIC;
  signal \mi_wrap_be_next[40]_i_7_n_0\ : STD_LOGIC;
  signal \mi_wrap_be_next[40]_i_8_n_0\ : STD_LOGIC;
  signal \mi_wrap_be_next[40]_i_9_n_0\ : STD_LOGIC;
  signal \mi_wrap_be_next[41]_i_1_n_0\ : STD_LOGIC;
  signal \mi_wrap_be_next[41]_i_2_n_0\ : STD_LOGIC;
  signal \mi_wrap_be_next[41]_i_3_n_0\ : STD_LOGIC;
  signal \mi_wrap_be_next[41]_i_4_n_0\ : STD_LOGIC;
  signal \mi_wrap_be_next[41]_i_5_n_0\ : STD_LOGIC;
  signal \mi_wrap_be_next[42]_i_1_n_0\ : STD_LOGIC;
  signal \mi_wrap_be_next[42]_i_2_n_0\ : STD_LOGIC;
  signal \mi_wrap_be_next[42]_i_3_n_0\ : STD_LOGIC;
  signal \mi_wrap_be_next[42]_i_4_n_0\ : STD_LOGIC;
  signal \mi_wrap_be_next[43]_i_1_n_0\ : STD_LOGIC;
  signal \mi_wrap_be_next[43]_i_2_n_0\ : STD_LOGIC;
  signal \mi_wrap_be_next[43]_i_3_n_0\ : STD_LOGIC;
  signal \mi_wrap_be_next[43]_i_4_n_0\ : STD_LOGIC;
  signal \mi_wrap_be_next[43]_i_5_n_0\ : STD_LOGIC;
  signal \mi_wrap_be_next[44]_i_1_n_0\ : STD_LOGIC;
  signal \mi_wrap_be_next[44]_i_2_n_0\ : STD_LOGIC;
  signal \mi_wrap_be_next[44]_i_3_n_0\ : STD_LOGIC;
  signal \mi_wrap_be_next[44]_i_4_n_0\ : STD_LOGIC;
  signal \mi_wrap_be_next[44]_i_5_n_0\ : STD_LOGIC;
  signal \mi_wrap_be_next[44]_i_6_n_0\ : STD_LOGIC;
  signal \mi_wrap_be_next[44]_i_7_n_0\ : STD_LOGIC;
  signal \mi_wrap_be_next[45]_i_1_n_0\ : STD_LOGIC;
  signal \mi_wrap_be_next[45]_i_2_n_0\ : STD_LOGIC;
  signal \mi_wrap_be_next[45]_i_3_n_0\ : STD_LOGIC;
  signal \mi_wrap_be_next[45]_i_4_n_0\ : STD_LOGIC;
  signal \mi_wrap_be_next[45]_i_5_n_0\ : STD_LOGIC;
  signal \mi_wrap_be_next[45]_i_6_n_0\ : STD_LOGIC;
  signal \mi_wrap_be_next[45]_i_7_n_0\ : STD_LOGIC;
  signal \mi_wrap_be_next[46]_i_1_n_0\ : STD_LOGIC;
  signal \mi_wrap_be_next[46]_i_2_n_0\ : STD_LOGIC;
  signal \mi_wrap_be_next[46]_i_3_n_0\ : STD_LOGIC;
  signal \mi_wrap_be_next[46]_i_4_n_0\ : STD_LOGIC;
  signal \mi_wrap_be_next[46]_i_5_n_0\ : STD_LOGIC;
  signal \mi_wrap_be_next[47]_i_1_n_0\ : STD_LOGIC;
  signal \mi_wrap_be_next[47]_i_2_n_0\ : STD_LOGIC;
  signal \mi_wrap_be_next[47]_i_3_n_0\ : STD_LOGIC;
  signal \mi_wrap_be_next[48]_i_10_n_0\ : STD_LOGIC;
  signal \mi_wrap_be_next[48]_i_11_n_0\ : STD_LOGIC;
  signal \mi_wrap_be_next[48]_i_12_n_0\ : STD_LOGIC;
  signal \mi_wrap_be_next[48]_i_13_n_0\ : STD_LOGIC;
  signal \mi_wrap_be_next[48]_i_14_n_0\ : STD_LOGIC;
  signal \mi_wrap_be_next[48]_i_1_n_0\ : STD_LOGIC;
  signal \mi_wrap_be_next[48]_i_2_n_0\ : STD_LOGIC;
  signal \mi_wrap_be_next[48]_i_3_n_0\ : STD_LOGIC;
  signal \mi_wrap_be_next[48]_i_4_n_0\ : STD_LOGIC;
  signal \mi_wrap_be_next[48]_i_5_n_0\ : STD_LOGIC;
  signal \mi_wrap_be_next[48]_i_6_n_0\ : STD_LOGIC;
  signal \mi_wrap_be_next[48]_i_7_n_0\ : STD_LOGIC;
  signal \mi_wrap_be_next[48]_i_8_n_0\ : STD_LOGIC;
  signal \mi_wrap_be_next[48]_i_9_n_0\ : STD_LOGIC;
  signal \mi_wrap_be_next[49]_i_1_n_0\ : STD_LOGIC;
  signal \mi_wrap_be_next[49]_i_2_n_0\ : STD_LOGIC;
  signal \mi_wrap_be_next[49]_i_3_n_0\ : STD_LOGIC;
  signal \mi_wrap_be_next[49]_i_4_n_0\ : STD_LOGIC;
  signal \mi_wrap_be_next[49]_i_5_n_0\ : STD_LOGIC;
  signal \mi_wrap_be_next[49]_i_6_n_0\ : STD_LOGIC;
  signal \mi_wrap_be_next[49]_i_7_n_0\ : STD_LOGIC;
  signal \mi_wrap_be_next[49]_i_8_n_0\ : STD_LOGIC;
  signal \mi_wrap_be_next[4]_i_1_n_0\ : STD_LOGIC;
  signal \mi_wrap_be_next[4]_i_2_n_0\ : STD_LOGIC;
  signal \mi_wrap_be_next[4]_i_3_n_0\ : STD_LOGIC;
  signal \mi_wrap_be_next[4]_i_4_n_0\ : STD_LOGIC;
  signal \mi_wrap_be_next[4]_i_5_n_0\ : STD_LOGIC;
  signal \mi_wrap_be_next[4]_i_6_n_0\ : STD_LOGIC;
  signal \mi_wrap_be_next[50]_i_1_n_0\ : STD_LOGIC;
  signal \mi_wrap_be_next[50]_i_2_n_0\ : STD_LOGIC;
  signal \mi_wrap_be_next[50]_i_3_n_0\ : STD_LOGIC;
  signal \mi_wrap_be_next[51]_i_1_n_0\ : STD_LOGIC;
  signal \mi_wrap_be_next[51]_i_2_n_0\ : STD_LOGIC;
  signal \mi_wrap_be_next[51]_i_3_n_0\ : STD_LOGIC;
  signal \mi_wrap_be_next[51]_i_4_n_0\ : STD_LOGIC;
  signal \mi_wrap_be_next[51]_i_5_n_0\ : STD_LOGIC;
  signal \mi_wrap_be_next[52]_i_1_n_0\ : STD_LOGIC;
  signal \mi_wrap_be_next[52]_i_2_n_0\ : STD_LOGIC;
  signal \mi_wrap_be_next[52]_i_3_n_0\ : STD_LOGIC;
  signal \mi_wrap_be_next[52]_i_4_n_0\ : STD_LOGIC;
  signal \mi_wrap_be_next[53]_i_1_n_0\ : STD_LOGIC;
  signal \mi_wrap_be_next[53]_i_2_n_0\ : STD_LOGIC;
  signal \mi_wrap_be_next[53]_i_3_n_0\ : STD_LOGIC;
  signal \mi_wrap_be_next[53]_i_4_n_0\ : STD_LOGIC;
  signal \mi_wrap_be_next[53]_i_5_n_0\ : STD_LOGIC;
  signal \mi_wrap_be_next[53]_i_6_n_0\ : STD_LOGIC;
  signal \mi_wrap_be_next[54]_i_1_n_0\ : STD_LOGIC;
  signal \mi_wrap_be_next[54]_i_2_n_0\ : STD_LOGIC;
  signal \mi_wrap_be_next[54]_i_3_n_0\ : STD_LOGIC;
  signal \mi_wrap_be_next[55]_i_1_n_0\ : STD_LOGIC;
  signal \mi_wrap_be_next[55]_i_2_n_0\ : STD_LOGIC;
  signal \mi_wrap_be_next[55]_i_3_n_0\ : STD_LOGIC;
  signal \mi_wrap_be_next[55]_i_4_n_0\ : STD_LOGIC;
  signal \mi_wrap_be_next[55]_i_5_n_0\ : STD_LOGIC;
  signal \mi_wrap_be_next[56]_i_1_n_0\ : STD_LOGIC;
  signal \mi_wrap_be_next[56]_i_2_n_0\ : STD_LOGIC;
  signal \mi_wrap_be_next[56]_i_3_n_0\ : STD_LOGIC;
  signal \mi_wrap_be_next[56]_i_4_n_0\ : STD_LOGIC;
  signal \mi_wrap_be_next[56]_i_5_n_0\ : STD_LOGIC;
  signal \mi_wrap_be_next[56]_i_6_n_0\ : STD_LOGIC;
  signal \mi_wrap_be_next[56]_i_7_n_0\ : STD_LOGIC;
  signal \mi_wrap_be_next[56]_i_8_n_0\ : STD_LOGIC;
  signal \mi_wrap_be_next[57]_i_1_n_0\ : STD_LOGIC;
  signal \mi_wrap_be_next[57]_i_2_n_0\ : STD_LOGIC;
  signal \mi_wrap_be_next[57]_i_3_n_0\ : STD_LOGIC;
  signal \mi_wrap_be_next[57]_i_4_n_0\ : STD_LOGIC;
  signal \mi_wrap_be_next[57]_i_5_n_0\ : STD_LOGIC;
  signal \mi_wrap_be_next[58]_i_1_n_0\ : STD_LOGIC;
  signal \mi_wrap_be_next[58]_i_2_n_0\ : STD_LOGIC;
  signal \mi_wrap_be_next[58]_i_3_n_0\ : STD_LOGIC;
  signal \mi_wrap_be_next[58]_i_4_n_0\ : STD_LOGIC;
  signal \mi_wrap_be_next[58]_i_5_n_0\ : STD_LOGIC;
  signal \mi_wrap_be_next[58]_i_6_n_0\ : STD_LOGIC;
  signal \mi_wrap_be_next[59]_i_1_n_0\ : STD_LOGIC;
  signal \mi_wrap_be_next[59]_i_2_n_0\ : STD_LOGIC;
  signal \mi_wrap_be_next[59]_i_3_n_0\ : STD_LOGIC;
  signal \mi_wrap_be_next[59]_i_4_n_0\ : STD_LOGIC;
  signal \mi_wrap_be_next[59]_i_5_n_0\ : STD_LOGIC;
  signal \mi_wrap_be_next[5]_i_2_n_0\ : STD_LOGIC;
  signal \mi_wrap_be_next[5]_i_3_n_0\ : STD_LOGIC;
  signal \mi_wrap_be_next[5]_i_4_n_0\ : STD_LOGIC;
  signal \mi_wrap_be_next[5]_i_5_n_0\ : STD_LOGIC;
  signal \mi_wrap_be_next[5]_i_6_n_0\ : STD_LOGIC;
  signal \mi_wrap_be_next[5]_i_7_n_0\ : STD_LOGIC;
  signal \mi_wrap_be_next[60]_i_1_n_0\ : STD_LOGIC;
  signal \mi_wrap_be_next[60]_i_2_n_0\ : STD_LOGIC;
  signal \mi_wrap_be_next[60]_i_3_n_0\ : STD_LOGIC;
  signal \mi_wrap_be_next[60]_i_4_n_0\ : STD_LOGIC;
  signal \mi_wrap_be_next[60]_i_5_n_0\ : STD_LOGIC;
  signal \mi_wrap_be_next[60]_i_6_n_0\ : STD_LOGIC;
  signal \mi_wrap_be_next[60]_i_7_n_0\ : STD_LOGIC;
  signal \mi_wrap_be_next[61]_i_1_n_0\ : STD_LOGIC;
  signal \mi_wrap_be_next[61]_i_2_n_0\ : STD_LOGIC;
  signal \mi_wrap_be_next[61]_i_3_n_0\ : STD_LOGIC;
  signal \mi_wrap_be_next[61]_i_4_n_0\ : STD_LOGIC;
  signal \mi_wrap_be_next[61]_i_5_n_0\ : STD_LOGIC;
  signal \mi_wrap_be_next[62]_i_1_n_0\ : STD_LOGIC;
  signal \mi_wrap_be_next[62]_i_2_n_0\ : STD_LOGIC;
  signal \mi_wrap_be_next[62]_i_3_n_0\ : STD_LOGIC;
  signal \mi_wrap_be_next[63]_i_1_n_0\ : STD_LOGIC;
  signal \mi_wrap_be_next[6]_i_1_n_0\ : STD_LOGIC;
  signal \mi_wrap_be_next[6]_i_2_n_0\ : STD_LOGIC;
  signal \mi_wrap_be_next[6]_i_3_n_0\ : STD_LOGIC;
  signal \mi_wrap_be_next[7]_i_1_n_0\ : STD_LOGIC;
  signal \mi_wrap_be_next[7]_i_2_n_0\ : STD_LOGIC;
  signal \mi_wrap_be_next[7]_i_3_n_0\ : STD_LOGIC;
  signal \mi_wrap_be_next[7]_i_4_n_0\ : STD_LOGIC;
  signal \mi_wrap_be_next[7]_i_5_n_0\ : STD_LOGIC;
  signal \mi_wrap_be_next[8]_i_1_n_0\ : STD_LOGIC;
  signal \mi_wrap_be_next[8]_i_2_n_0\ : STD_LOGIC;
  signal \mi_wrap_be_next[8]_i_3_n_0\ : STD_LOGIC;
  signal \mi_wrap_be_next[8]_i_4_n_0\ : STD_LOGIC;
  signal \mi_wrap_be_next[8]_i_5_n_0\ : STD_LOGIC;
  signal \mi_wrap_be_next[9]_i_1_n_0\ : STD_LOGIC;
  signal \mi_wrap_be_next[9]_i_2_n_0\ : STD_LOGIC;
  signal \mi_wrap_be_next[9]_i_3_n_0\ : STD_LOGIC;
  signal \mi_wrap_be_next[9]_i_4_n_0\ : STD_LOGIC;
  signal \mi_wrap_be_next_reg[10]_i_1_n_0\ : STD_LOGIC;
  signal \mi_wrap_be_next_reg[18]_i_1_n_0\ : STD_LOGIC;
  signal \mi_wrap_be_next_reg[22]_i_1_n_0\ : STD_LOGIC;
  signal \mi_wrap_be_next_reg[24]_i_1_n_0\ : STD_LOGIC;
  signal \mi_wrap_be_next_reg[25]_i_1_n_0\ : STD_LOGIC;
  signal \mi_wrap_be_next_reg[35]_i_1_n_0\ : STD_LOGIC;
  signal \mi_wrap_be_next_reg[37]_i_1_n_0\ : STD_LOGIC;
  signal \mi_wrap_be_next_reg[38]_i_1_n_0\ : STD_LOGIC;
  signal \mi_wrap_be_next_reg[5]_i_1_n_0\ : STD_LOGIC;
  signal \mi_wrap_be_next_reg_n_0_[0]\ : STD_LOGIC;
  signal \mi_wrap_be_next_reg_n_0_[10]\ : STD_LOGIC;
  signal \mi_wrap_be_next_reg_n_0_[11]\ : STD_LOGIC;
  signal \mi_wrap_be_next_reg_n_0_[12]\ : STD_LOGIC;
  signal \mi_wrap_be_next_reg_n_0_[13]\ : STD_LOGIC;
  signal \mi_wrap_be_next_reg_n_0_[14]\ : STD_LOGIC;
  signal \mi_wrap_be_next_reg_n_0_[15]\ : STD_LOGIC;
  signal \mi_wrap_be_next_reg_n_0_[16]\ : STD_LOGIC;
  signal \mi_wrap_be_next_reg_n_0_[17]\ : STD_LOGIC;
  signal \mi_wrap_be_next_reg_n_0_[18]\ : STD_LOGIC;
  signal \mi_wrap_be_next_reg_n_0_[19]\ : STD_LOGIC;
  signal \mi_wrap_be_next_reg_n_0_[1]\ : STD_LOGIC;
  signal \mi_wrap_be_next_reg_n_0_[20]\ : STD_LOGIC;
  signal \mi_wrap_be_next_reg_n_0_[21]\ : STD_LOGIC;
  signal \mi_wrap_be_next_reg_n_0_[22]\ : STD_LOGIC;
  signal \mi_wrap_be_next_reg_n_0_[23]\ : STD_LOGIC;
  signal \mi_wrap_be_next_reg_n_0_[24]\ : STD_LOGIC;
  signal \mi_wrap_be_next_reg_n_0_[25]\ : STD_LOGIC;
  signal \mi_wrap_be_next_reg_n_0_[26]\ : STD_LOGIC;
  signal \mi_wrap_be_next_reg_n_0_[27]\ : STD_LOGIC;
  signal \mi_wrap_be_next_reg_n_0_[28]\ : STD_LOGIC;
  signal \mi_wrap_be_next_reg_n_0_[29]\ : STD_LOGIC;
  signal \mi_wrap_be_next_reg_n_0_[2]\ : STD_LOGIC;
  signal \mi_wrap_be_next_reg_n_0_[30]\ : STD_LOGIC;
  signal \mi_wrap_be_next_reg_n_0_[31]\ : STD_LOGIC;
  signal \mi_wrap_be_next_reg_n_0_[32]\ : STD_LOGIC;
  signal \mi_wrap_be_next_reg_n_0_[33]\ : STD_LOGIC;
  signal \mi_wrap_be_next_reg_n_0_[34]\ : STD_LOGIC;
  signal \mi_wrap_be_next_reg_n_0_[35]\ : STD_LOGIC;
  signal \mi_wrap_be_next_reg_n_0_[36]\ : STD_LOGIC;
  signal \mi_wrap_be_next_reg_n_0_[37]\ : STD_LOGIC;
  signal \mi_wrap_be_next_reg_n_0_[38]\ : STD_LOGIC;
  signal \mi_wrap_be_next_reg_n_0_[39]\ : STD_LOGIC;
  signal \mi_wrap_be_next_reg_n_0_[3]\ : STD_LOGIC;
  signal \mi_wrap_be_next_reg_n_0_[40]\ : STD_LOGIC;
  signal \mi_wrap_be_next_reg_n_0_[41]\ : STD_LOGIC;
  signal \mi_wrap_be_next_reg_n_0_[42]\ : STD_LOGIC;
  signal \mi_wrap_be_next_reg_n_0_[43]\ : STD_LOGIC;
  signal \mi_wrap_be_next_reg_n_0_[44]\ : STD_LOGIC;
  signal \mi_wrap_be_next_reg_n_0_[45]\ : STD_LOGIC;
  signal \mi_wrap_be_next_reg_n_0_[46]\ : STD_LOGIC;
  signal \mi_wrap_be_next_reg_n_0_[47]\ : STD_LOGIC;
  signal \mi_wrap_be_next_reg_n_0_[48]\ : STD_LOGIC;
  signal \mi_wrap_be_next_reg_n_0_[49]\ : STD_LOGIC;
  signal \mi_wrap_be_next_reg_n_0_[4]\ : STD_LOGIC;
  signal \mi_wrap_be_next_reg_n_0_[50]\ : STD_LOGIC;
  signal \mi_wrap_be_next_reg_n_0_[51]\ : STD_LOGIC;
  signal \mi_wrap_be_next_reg_n_0_[52]\ : STD_LOGIC;
  signal \mi_wrap_be_next_reg_n_0_[53]\ : STD_LOGIC;
  signal \mi_wrap_be_next_reg_n_0_[54]\ : STD_LOGIC;
  signal \mi_wrap_be_next_reg_n_0_[55]\ : STD_LOGIC;
  signal \mi_wrap_be_next_reg_n_0_[56]\ : STD_LOGIC;
  signal \mi_wrap_be_next_reg_n_0_[57]\ : STD_LOGIC;
  signal \mi_wrap_be_next_reg_n_0_[58]\ : STD_LOGIC;
  signal \mi_wrap_be_next_reg_n_0_[59]\ : STD_LOGIC;
  signal \mi_wrap_be_next_reg_n_0_[5]\ : STD_LOGIC;
  signal \mi_wrap_be_next_reg_n_0_[60]\ : STD_LOGIC;
  signal \mi_wrap_be_next_reg_n_0_[61]\ : STD_LOGIC;
  signal \mi_wrap_be_next_reg_n_0_[62]\ : STD_LOGIC;
  signal \mi_wrap_be_next_reg_n_0_[63]\ : STD_LOGIC;
  signal \mi_wrap_be_next_reg_n_0_[6]\ : STD_LOGIC;
  signal \mi_wrap_be_next_reg_n_0_[7]\ : STD_LOGIC;
  signal \mi_wrap_be_next_reg_n_0_[8]\ : STD_LOGIC;
  signal \mi_wrap_be_next_reg_n_0_[9]\ : STD_LOGIC;
  signal mi_wrap_cnt : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \mi_wrap_cnt[0]_i_1_n_0\ : STD_LOGIC;
  signal \mi_wrap_cnt[0]_i_2_n_0\ : STD_LOGIC;
  signal \mi_wrap_cnt[0]_i_3_n_0\ : STD_LOGIC;
  signal \mi_wrap_cnt[0]_i_4_n_0\ : STD_LOGIC;
  signal \mi_wrap_cnt[0]_i_5_n_0\ : STD_LOGIC;
  signal \mi_wrap_cnt[0]_i_6_n_0\ : STD_LOGIC;
  signal \mi_wrap_cnt[1]_i_1_n_0\ : STD_LOGIC;
  signal \mi_wrap_cnt[1]_i_2_n_0\ : STD_LOGIC;
  signal \mi_wrap_cnt[1]_i_3_n_0\ : STD_LOGIC;
  signal \mi_wrap_cnt[1]_i_4_n_0\ : STD_LOGIC;
  signal \mi_wrap_cnt[1]_i_5_n_0\ : STD_LOGIC;
  signal \mi_wrap_cnt[1]_i_6_n_0\ : STD_LOGIC;
  signal \mi_wrap_cnt[2]_i_1_n_0\ : STD_LOGIC;
  signal \mi_wrap_cnt[2]_i_2_n_0\ : STD_LOGIC;
  signal \mi_wrap_cnt[2]_i_3_n_0\ : STD_LOGIC;
  signal \mi_wrap_cnt[2]_i_4_n_0\ : STD_LOGIC;
  signal \mi_wrap_cnt[2]_i_5_n_0\ : STD_LOGIC;
  signal \mi_wrap_cnt[2]_i_6_n_0\ : STD_LOGIC;
  signal \mi_wrap_cnt[2]_i_7_n_0\ : STD_LOGIC;
  signal \mi_wrap_cnt[3]_i_1_n_0\ : STD_LOGIC;
  signal \mi_wrap_cnt[3]_i_2_n_0\ : STD_LOGIC;
  signal \mi_wrap_cnt[3]_i_3_n_0\ : STD_LOGIC;
  signal \mi_wrap_cnt[3]_i_4_n_0\ : STD_LOGIC;
  signal \mi_wrap_cnt[3]_i_5_n_0\ : STD_LOGIC;
  signal \mi_wrap_cnt[3]_i_6_n_0\ : STD_LOGIC;
  signal \mi_wrap_cnt[3]_i_7_n_0\ : STD_LOGIC;
  signal \mi_wrap_cnt[3]_i_8_n_0\ : STD_LOGIC;
  signal \mi_wrap_cnt[3]_i_9_n_0\ : STD_LOGIC;
  signal mi_wstrb_mask_d2 : STD_LOGIC;
  signal mi_wstrb_mask_d20 : STD_LOGIC_VECTOR ( 63 downto 0 );
  signal \mi_wstrb_mask_d2[10]_i_2_n_0\ : STD_LOGIC;
  signal \mi_wstrb_mask_d2[10]_i_3_n_0\ : STD_LOGIC;
  signal \mi_wstrb_mask_d2[11]_i_2_n_0\ : STD_LOGIC;
  signal \mi_wstrb_mask_d2[12]_i_2_n_0\ : STD_LOGIC;
  signal \mi_wstrb_mask_d2[14]_i_2_n_0\ : STD_LOGIC;
  signal \mi_wstrb_mask_d2[15]_i_2_n_0\ : STD_LOGIC;
  signal \mi_wstrb_mask_d2[17]_i_2_n_0\ : STD_LOGIC;
  signal \mi_wstrb_mask_d2[18]_i_2_n_0\ : STD_LOGIC;
  signal \mi_wstrb_mask_d2[19]_i_2_n_0\ : STD_LOGIC;
  signal \mi_wstrb_mask_d2[1]_i_2_n_0\ : STD_LOGIC;
  signal \mi_wstrb_mask_d2[20]_i_2_n_0\ : STD_LOGIC;
  signal \mi_wstrb_mask_d2[21]_i_2_n_0\ : STD_LOGIC;
  signal \mi_wstrb_mask_d2[22]_i_2_n_0\ : STD_LOGIC;
  signal \mi_wstrb_mask_d2[22]_i_3_n_0\ : STD_LOGIC;
  signal \mi_wstrb_mask_d2[25]_i_2_n_0\ : STD_LOGIC;
  signal \mi_wstrb_mask_d2[26]_i_2_n_0\ : STD_LOGIC;
  signal \mi_wstrb_mask_d2[26]_i_3_n_0\ : STD_LOGIC;
  signal \mi_wstrb_mask_d2[27]_i_2_n_0\ : STD_LOGIC;
  signal \mi_wstrb_mask_d2[28]_i_2_n_0\ : STD_LOGIC;
  signal \mi_wstrb_mask_d2[28]_i_3_n_0\ : STD_LOGIC;
  signal \mi_wstrb_mask_d2[29]_i_2_n_0\ : STD_LOGIC;
  signal \mi_wstrb_mask_d2[29]_i_3_n_0\ : STD_LOGIC;
  signal \mi_wstrb_mask_d2[29]_i_4_n_0\ : STD_LOGIC;
  signal \mi_wstrb_mask_d2[2]_i_2_n_0\ : STD_LOGIC;
  signal \mi_wstrb_mask_d2[30]_i_2_n_0\ : STD_LOGIC;
  signal \mi_wstrb_mask_d2[31]_i_2_n_0\ : STD_LOGIC;
  signal \mi_wstrb_mask_d2[33]_i_2_n_0\ : STD_LOGIC;
  signal \mi_wstrb_mask_d2[33]_i_3_n_0\ : STD_LOGIC;
  signal \mi_wstrb_mask_d2[34]_i_2_n_0\ : STD_LOGIC;
  signal \mi_wstrb_mask_d2[35]_i_2_n_0\ : STD_LOGIC;
  signal \mi_wstrb_mask_d2[36]_i_2_n_0\ : STD_LOGIC;
  signal \mi_wstrb_mask_d2[37]_i_2_n_0\ : STD_LOGIC;
  signal \mi_wstrb_mask_d2[37]_i_3_n_0\ : STD_LOGIC;
  signal \mi_wstrb_mask_d2[38]_i_2_n_0\ : STD_LOGIC;
  signal \mi_wstrb_mask_d2[39]_i_2_n_0\ : STD_LOGIC;
  signal \mi_wstrb_mask_d2[39]_i_3_n_0\ : STD_LOGIC;
  signal \mi_wstrb_mask_d2[3]_i_2_n_0\ : STD_LOGIC;
  signal \mi_wstrb_mask_d2[40]_i_2_n_0\ : STD_LOGIC;
  signal \mi_wstrb_mask_d2[40]_i_3_n_0\ : STD_LOGIC;
  signal \mi_wstrb_mask_d2[40]_i_4_n_0\ : STD_LOGIC;
  signal \mi_wstrb_mask_d2[41]_i_2_n_0\ : STD_LOGIC;
  signal \mi_wstrb_mask_d2[41]_i_3_n_0\ : STD_LOGIC;
  signal \mi_wstrb_mask_d2[42]_i_2_n_0\ : STD_LOGIC;
  signal \mi_wstrb_mask_d2[43]_i_2_n_0\ : STD_LOGIC;
  signal \mi_wstrb_mask_d2[44]_i_2_n_0\ : STD_LOGIC;
  signal \mi_wstrb_mask_d2[45]_i_2_n_0\ : STD_LOGIC;
  signal \mi_wstrb_mask_d2[45]_i_3_n_0\ : STD_LOGIC;
  signal \mi_wstrb_mask_d2[46]_i_2_n_0\ : STD_LOGIC;
  signal \mi_wstrb_mask_d2[47]_i_2_n_0\ : STD_LOGIC;
  signal \mi_wstrb_mask_d2[48]_i_2_n_0\ : STD_LOGIC;
  signal \mi_wstrb_mask_d2[49]_i_2_n_0\ : STD_LOGIC;
  signal \mi_wstrb_mask_d2[49]_i_3_n_0\ : STD_LOGIC;
  signal \mi_wstrb_mask_d2[50]_i_2_n_0\ : STD_LOGIC;
  signal \mi_wstrb_mask_d2[51]_i_2_n_0\ : STD_LOGIC;
  signal \mi_wstrb_mask_d2[52]_i_2_n_0\ : STD_LOGIC;
  signal \mi_wstrb_mask_d2[52]_i_3_n_0\ : STD_LOGIC;
  signal \mi_wstrb_mask_d2[53]_i_2_n_0\ : STD_LOGIC;
  signal \mi_wstrb_mask_d2[53]_i_3_n_0\ : STD_LOGIC;
  signal \mi_wstrb_mask_d2[54]_i_2_n_0\ : STD_LOGIC;
  signal \mi_wstrb_mask_d2[54]_i_3_n_0\ : STD_LOGIC;
  signal \mi_wstrb_mask_d2[54]_i_4_n_0\ : STD_LOGIC;
  signal \mi_wstrb_mask_d2[55]_i_2_n_0\ : STD_LOGIC;
  signal \mi_wstrb_mask_d2[55]_i_3_n_0\ : STD_LOGIC;
  signal \mi_wstrb_mask_d2[55]_i_4_n_0\ : STD_LOGIC;
  signal \mi_wstrb_mask_d2[56]_i_2_n_0\ : STD_LOGIC;
  signal \mi_wstrb_mask_d2[56]_i_3_n_0\ : STD_LOGIC;
  signal \mi_wstrb_mask_d2[57]_i_2_n_0\ : STD_LOGIC;
  signal \mi_wstrb_mask_d2[58]_i_2_n_0\ : STD_LOGIC;
  signal \mi_wstrb_mask_d2[58]_i_3_n_0\ : STD_LOGIC;
  signal \mi_wstrb_mask_d2[59]_i_2_n_0\ : STD_LOGIC;
  signal \mi_wstrb_mask_d2[59]_i_3_n_0\ : STD_LOGIC;
  signal \mi_wstrb_mask_d2[5]_i_2_n_0\ : STD_LOGIC;
  signal \mi_wstrb_mask_d2[60]_i_2_n_0\ : STD_LOGIC;
  signal \mi_wstrb_mask_d2[62]_i_2_n_0\ : STD_LOGIC;
  signal \mi_wstrb_mask_d2[62]_i_3_n_0\ : STD_LOGIC;
  signal \mi_wstrb_mask_d2[62]_i_4_n_0\ : STD_LOGIC;
  signal \mi_wstrb_mask_d2[63]_i_3_n_0\ : STD_LOGIC;
  signal \mi_wstrb_mask_d2[6]_i_2_n_0\ : STD_LOGIC;
  signal \mi_wstrb_mask_d2[7]_i_2_n_0\ : STD_LOGIC;
  signal \mi_wstrb_mask_d2[9]_i_2_n_0\ : STD_LOGIC;
  signal \mi_wstrb_mask_d2[9]_i_3_n_0\ : STD_LOGIC;
  signal \mi_wstrb_mask_d2_reg_n_0_[0]\ : STD_LOGIC;
  signal \mi_wstrb_mask_d2_reg_n_0_[10]\ : STD_LOGIC;
  signal \mi_wstrb_mask_d2_reg_n_0_[11]\ : STD_LOGIC;
  signal \mi_wstrb_mask_d2_reg_n_0_[12]\ : STD_LOGIC;
  signal \mi_wstrb_mask_d2_reg_n_0_[13]\ : STD_LOGIC;
  signal \mi_wstrb_mask_d2_reg_n_0_[14]\ : STD_LOGIC;
  signal \mi_wstrb_mask_d2_reg_n_0_[15]\ : STD_LOGIC;
  signal \mi_wstrb_mask_d2_reg_n_0_[16]\ : STD_LOGIC;
  signal \mi_wstrb_mask_d2_reg_n_0_[17]\ : STD_LOGIC;
  signal \mi_wstrb_mask_d2_reg_n_0_[18]\ : STD_LOGIC;
  signal \mi_wstrb_mask_d2_reg_n_0_[19]\ : STD_LOGIC;
  signal \mi_wstrb_mask_d2_reg_n_0_[1]\ : STD_LOGIC;
  signal \mi_wstrb_mask_d2_reg_n_0_[20]\ : STD_LOGIC;
  signal \mi_wstrb_mask_d2_reg_n_0_[21]\ : STD_LOGIC;
  signal \mi_wstrb_mask_d2_reg_n_0_[22]\ : STD_LOGIC;
  signal \mi_wstrb_mask_d2_reg_n_0_[23]\ : STD_LOGIC;
  signal \mi_wstrb_mask_d2_reg_n_0_[24]\ : STD_LOGIC;
  signal \mi_wstrb_mask_d2_reg_n_0_[25]\ : STD_LOGIC;
  signal \mi_wstrb_mask_d2_reg_n_0_[26]\ : STD_LOGIC;
  signal \mi_wstrb_mask_d2_reg_n_0_[27]\ : STD_LOGIC;
  signal \mi_wstrb_mask_d2_reg_n_0_[28]\ : STD_LOGIC;
  signal \mi_wstrb_mask_d2_reg_n_0_[29]\ : STD_LOGIC;
  signal \mi_wstrb_mask_d2_reg_n_0_[2]\ : STD_LOGIC;
  signal \mi_wstrb_mask_d2_reg_n_0_[30]\ : STD_LOGIC;
  signal \mi_wstrb_mask_d2_reg_n_0_[31]\ : STD_LOGIC;
  signal \mi_wstrb_mask_d2_reg_n_0_[32]\ : STD_LOGIC;
  signal \mi_wstrb_mask_d2_reg_n_0_[33]\ : STD_LOGIC;
  signal \mi_wstrb_mask_d2_reg_n_0_[34]\ : STD_LOGIC;
  signal \mi_wstrb_mask_d2_reg_n_0_[35]\ : STD_LOGIC;
  signal \mi_wstrb_mask_d2_reg_n_0_[36]\ : STD_LOGIC;
  signal \mi_wstrb_mask_d2_reg_n_0_[37]\ : STD_LOGIC;
  signal \mi_wstrb_mask_d2_reg_n_0_[38]\ : STD_LOGIC;
  signal \mi_wstrb_mask_d2_reg_n_0_[39]\ : STD_LOGIC;
  signal \mi_wstrb_mask_d2_reg_n_0_[3]\ : STD_LOGIC;
  signal \mi_wstrb_mask_d2_reg_n_0_[40]\ : STD_LOGIC;
  signal \mi_wstrb_mask_d2_reg_n_0_[41]\ : STD_LOGIC;
  signal \mi_wstrb_mask_d2_reg_n_0_[42]\ : STD_LOGIC;
  signal \mi_wstrb_mask_d2_reg_n_0_[43]\ : STD_LOGIC;
  signal \mi_wstrb_mask_d2_reg_n_0_[44]\ : STD_LOGIC;
  signal \mi_wstrb_mask_d2_reg_n_0_[45]\ : STD_LOGIC;
  signal \mi_wstrb_mask_d2_reg_n_0_[46]\ : STD_LOGIC;
  signal \mi_wstrb_mask_d2_reg_n_0_[47]\ : STD_LOGIC;
  signal \mi_wstrb_mask_d2_reg_n_0_[48]\ : STD_LOGIC;
  signal \mi_wstrb_mask_d2_reg_n_0_[49]\ : STD_LOGIC;
  signal \mi_wstrb_mask_d2_reg_n_0_[4]\ : STD_LOGIC;
  signal \mi_wstrb_mask_d2_reg_n_0_[50]\ : STD_LOGIC;
  signal \mi_wstrb_mask_d2_reg_n_0_[51]\ : STD_LOGIC;
  signal \mi_wstrb_mask_d2_reg_n_0_[52]\ : STD_LOGIC;
  signal \mi_wstrb_mask_d2_reg_n_0_[53]\ : STD_LOGIC;
  signal \mi_wstrb_mask_d2_reg_n_0_[54]\ : STD_LOGIC;
  signal \mi_wstrb_mask_d2_reg_n_0_[55]\ : STD_LOGIC;
  signal \mi_wstrb_mask_d2_reg_n_0_[56]\ : STD_LOGIC;
  signal \mi_wstrb_mask_d2_reg_n_0_[57]\ : STD_LOGIC;
  signal \mi_wstrb_mask_d2_reg_n_0_[58]\ : STD_LOGIC;
  signal \mi_wstrb_mask_d2_reg_n_0_[59]\ : STD_LOGIC;
  signal \mi_wstrb_mask_d2_reg_n_0_[5]\ : STD_LOGIC;
  signal \mi_wstrb_mask_d2_reg_n_0_[60]\ : STD_LOGIC;
  signal \mi_wstrb_mask_d2_reg_n_0_[61]\ : STD_LOGIC;
  signal \mi_wstrb_mask_d2_reg_n_0_[62]\ : STD_LOGIC;
  signal \mi_wstrb_mask_d2_reg_n_0_[63]\ : STD_LOGIC;
  signal \mi_wstrb_mask_d2_reg_n_0_[6]\ : STD_LOGIC;
  signal \mi_wstrb_mask_d2_reg_n_0_[7]\ : STD_LOGIC;
  signal \mi_wstrb_mask_d2_reg_n_0_[8]\ : STD_LOGIC;
  signal \mi_wstrb_mask_d2_reg_n_0_[9]\ : STD_LOGIC;
  signal \next_mi_addr_reg_n_0_[0]\ : STD_LOGIC;
  signal \next_mi_addr_reg_n_0_[6]\ : STD_LOGIC;
  signal \next_mi_addr_reg_n_0_[7]\ : STD_LOGIC;
  signal \next_mi_addr_reg_n_0_[8]\ : STD_LOGIC;
  signal next_mi_burst : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal next_mi_last_index_reg : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal \next_mi_len[7]_i_2_n_0\ : STD_LOGIC;
  signal \next_mi_len_reg_n_0_[0]\ : STD_LOGIC;
  signal \next_mi_len_reg_n_0_[1]\ : STD_LOGIC;
  signal \next_mi_len_reg_n_0_[4]\ : STD_LOGIC;
  signal \next_mi_len_reg_n_0_[5]\ : STD_LOGIC;
  signal \next_mi_len_reg_n_0_[6]\ : STD_LOGIC;
  signal \next_mi_len_reg_n_0_[7]\ : STD_LOGIC;
  signal next_valid : STD_LOGIC;
  signal next_valid_i_1_n_0 : STD_LOGIC;
  signal p_0_in : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal \p_0_in__0\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \p_0_in__1\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \p_0_in__2\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal p_142_in : STD_LOGIC;
  signal p_1_in : STD_LOGIC;
  signal p_2_in : STD_LOGIC;
  signal p_3_in : STD_LOGIC;
  signal s_aw_reg_n_10 : STD_LOGIC;
  signal s_aw_reg_n_11 : STD_LOGIC;
  signal s_aw_reg_n_12 : STD_LOGIC;
  signal s_aw_reg_n_13 : STD_LOGIC;
  signal s_aw_reg_n_14 : STD_LOGIC;
  signal s_aw_reg_n_15 : STD_LOGIC;
  signal s_aw_reg_n_16 : STD_LOGIC;
  signal s_aw_reg_n_17 : STD_LOGIC;
  signal s_aw_reg_n_18 : STD_LOGIC;
  signal s_aw_reg_n_19 : STD_LOGIC;
  signal s_aw_reg_n_2 : STD_LOGIC;
  signal s_aw_reg_n_25 : STD_LOGIC;
  signal s_aw_reg_n_27 : STD_LOGIC;
  signal s_aw_reg_n_28 : STD_LOGIC;
  signal s_aw_reg_n_29 : STD_LOGIC;
  signal s_aw_reg_n_30 : STD_LOGIC;
  signal s_aw_reg_n_31 : STD_LOGIC;
  signal s_aw_reg_n_32 : STD_LOGIC;
  signal s_aw_reg_n_33 : STD_LOGIC;
  signal s_aw_reg_n_34 : STD_LOGIC;
  signal s_aw_reg_n_4 : STD_LOGIC;
  signal s_aw_reg_n_5 : STD_LOGIC;
  signal s_aw_reg_n_6 : STD_LOGIC;
  signal s_aw_reg_n_8 : STD_LOGIC;
  signal s_aw_reg_n_9 : STD_LOGIC;
  signal s_awaddr_reg : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal s_awburst_reg : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal s_awcache_reg : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal s_awlen_reg : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal s_awlock_reg : STD_LOGIC;
  signal s_awprot_reg : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal s_awqos_reg : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal s_awregion_reg : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal s_awsize_reg : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \si_be[0]_i_2_n_0\ : STD_LOGIC;
  signal \si_be[1]_i_2_n_0\ : STD_LOGIC;
  signal \si_be[2]_i_2_n_0\ : STD_LOGIC;
  signal \si_be[3]_i_2_n_0\ : STD_LOGIC;
  signal \si_be[4]_i_2_n_0\ : STD_LOGIC;
  signal \si_be[5]_i_2_n_0\ : STD_LOGIC;
  signal \si_be[6]_i_2_n_0\ : STD_LOGIC;
  signal \si_be[7]_i_3_n_0\ : STD_LOGIC;
  signal \si_be[7]_i_4_n_0\ : STD_LOGIC;
  signal \si_be_reg_n_0_[0]\ : STD_LOGIC;
  signal \si_be_reg_n_0_[1]\ : STD_LOGIC;
  signal \si_be_reg_n_0_[2]\ : STD_LOGIC;
  signal \si_be_reg_n_0_[3]\ : STD_LOGIC;
  signal \si_be_reg_n_0_[4]\ : STD_LOGIC;
  signal \si_be_reg_n_0_[5]\ : STD_LOGIC;
  signal \si_be_reg_n_0_[6]\ : STD_LOGIC;
  signal si_buf_reg : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal si_burst : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal si_last_index_reg : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal \si_ptr_reg_n_0_[1]\ : STD_LOGIC;
  signal \si_ptr_reg_n_0_[2]\ : STD_LOGIC;
  signal \si_ptr_reg_n_0_[3]\ : STD_LOGIC;
  signal \si_ptr_reg_n_0_[4]\ : STD_LOGIC;
  signal \si_size_reg_n_0_[0]\ : STD_LOGIC;
  signal \si_size_reg_n_0_[1]\ : STD_LOGIC;
  signal si_state : STD_LOGIC_VECTOR ( 1 to 1 );
  signal \si_word[0]_i_2_n_0\ : STD_LOGIC;
  signal \si_word[1]_i_2_n_0\ : STD_LOGIC;
  signal \si_word[2]_i_2_n_0\ : STD_LOGIC;
  signal \si_word[2]_i_3_n_0\ : STD_LOGIC;
  signal \si_word[2]_i_4_n_0\ : STD_LOGIC;
  signal si_wrap_be_next : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \^si_wrap_be_next_reg[2]_0\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal si_wrap_cnt_reg : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal si_wrap_word_next : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal size : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \size__0\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal word : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal NLW_dw_fifogen_aw_almost_empty_UNCONNECTED : STD_LOGIC;
  signal NLW_dw_fifogen_aw_almost_full_UNCONNECTED : STD_LOGIC;
  signal NLW_dw_fifogen_aw_axi_ar_dbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_dw_fifogen_aw_axi_ar_overflow_UNCONNECTED : STD_LOGIC;
  signal NLW_dw_fifogen_aw_axi_ar_prog_empty_UNCONNECTED : STD_LOGIC;
  signal NLW_dw_fifogen_aw_axi_ar_prog_full_UNCONNECTED : STD_LOGIC;
  signal NLW_dw_fifogen_aw_axi_ar_sbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_dw_fifogen_aw_axi_ar_underflow_UNCONNECTED : STD_LOGIC;
  signal NLW_dw_fifogen_aw_axi_aw_dbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_dw_fifogen_aw_axi_aw_overflow_UNCONNECTED : STD_LOGIC;
  signal NLW_dw_fifogen_aw_axi_aw_prog_empty_UNCONNECTED : STD_LOGIC;
  signal NLW_dw_fifogen_aw_axi_aw_prog_full_UNCONNECTED : STD_LOGIC;
  signal NLW_dw_fifogen_aw_axi_aw_sbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_dw_fifogen_aw_axi_aw_underflow_UNCONNECTED : STD_LOGIC;
  signal NLW_dw_fifogen_aw_axi_b_dbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_dw_fifogen_aw_axi_b_overflow_UNCONNECTED : STD_LOGIC;
  signal NLW_dw_fifogen_aw_axi_b_prog_empty_UNCONNECTED : STD_LOGIC;
  signal NLW_dw_fifogen_aw_axi_b_prog_full_UNCONNECTED : STD_LOGIC;
  signal NLW_dw_fifogen_aw_axi_b_sbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_dw_fifogen_aw_axi_b_underflow_UNCONNECTED : STD_LOGIC;
  signal NLW_dw_fifogen_aw_axi_r_dbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_dw_fifogen_aw_axi_r_overflow_UNCONNECTED : STD_LOGIC;
  signal NLW_dw_fifogen_aw_axi_r_prog_empty_UNCONNECTED : STD_LOGIC;
  signal NLW_dw_fifogen_aw_axi_r_prog_full_UNCONNECTED : STD_LOGIC;
  signal NLW_dw_fifogen_aw_axi_r_sbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_dw_fifogen_aw_axi_r_underflow_UNCONNECTED : STD_LOGIC;
  signal NLW_dw_fifogen_aw_axi_w_dbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_dw_fifogen_aw_axi_w_overflow_UNCONNECTED : STD_LOGIC;
  signal NLW_dw_fifogen_aw_axi_w_prog_empty_UNCONNECTED : STD_LOGIC;
  signal NLW_dw_fifogen_aw_axi_w_prog_full_UNCONNECTED : STD_LOGIC;
  signal NLW_dw_fifogen_aw_axi_w_sbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_dw_fifogen_aw_axi_w_underflow_UNCONNECTED : STD_LOGIC;
  signal NLW_dw_fifogen_aw_axis_dbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_dw_fifogen_aw_axis_overflow_UNCONNECTED : STD_LOGIC;
  signal NLW_dw_fifogen_aw_axis_prog_empty_UNCONNECTED : STD_LOGIC;
  signal NLW_dw_fifogen_aw_axis_prog_full_UNCONNECTED : STD_LOGIC;
  signal NLW_dw_fifogen_aw_axis_sbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_dw_fifogen_aw_axis_underflow_UNCONNECTED : STD_LOGIC;
  signal NLW_dw_fifogen_aw_dbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_dw_fifogen_aw_empty_UNCONNECTED : STD_LOGIC;
  signal NLW_dw_fifogen_aw_full_UNCONNECTED : STD_LOGIC;
  signal NLW_dw_fifogen_aw_m_axi_arvalid_UNCONNECTED : STD_LOGIC;
  signal NLW_dw_fifogen_aw_m_axi_bready_UNCONNECTED : STD_LOGIC;
  signal NLW_dw_fifogen_aw_m_axi_rready_UNCONNECTED : STD_LOGIC;
  signal NLW_dw_fifogen_aw_m_axi_wlast_UNCONNECTED : STD_LOGIC;
  signal NLW_dw_fifogen_aw_m_axi_wvalid_UNCONNECTED : STD_LOGIC;
  signal NLW_dw_fifogen_aw_m_axis_tlast_UNCONNECTED : STD_LOGIC;
  signal NLW_dw_fifogen_aw_m_axis_tvalid_UNCONNECTED : STD_LOGIC;
  signal NLW_dw_fifogen_aw_overflow_UNCONNECTED : STD_LOGIC;
  signal NLW_dw_fifogen_aw_prog_empty_UNCONNECTED : STD_LOGIC;
  signal NLW_dw_fifogen_aw_prog_full_UNCONNECTED : STD_LOGIC;
  signal NLW_dw_fifogen_aw_rd_rst_busy_UNCONNECTED : STD_LOGIC;
  signal NLW_dw_fifogen_aw_s_axi_arready_UNCONNECTED : STD_LOGIC;
  signal NLW_dw_fifogen_aw_s_axi_bvalid_UNCONNECTED : STD_LOGIC;
  signal NLW_dw_fifogen_aw_s_axi_rlast_UNCONNECTED : STD_LOGIC;
  signal NLW_dw_fifogen_aw_s_axi_rvalid_UNCONNECTED : STD_LOGIC;
  signal NLW_dw_fifogen_aw_s_axi_wready_UNCONNECTED : STD_LOGIC;
  signal NLW_dw_fifogen_aw_s_axis_tready_UNCONNECTED : STD_LOGIC;
  signal NLW_dw_fifogen_aw_sbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_dw_fifogen_aw_underflow_UNCONNECTED : STD_LOGIC;
  signal NLW_dw_fifogen_aw_valid_UNCONNECTED : STD_LOGIC;
  signal NLW_dw_fifogen_aw_wr_ack_UNCONNECTED : STD_LOGIC;
  signal NLW_dw_fifogen_aw_wr_rst_busy_UNCONNECTED : STD_LOGIC;
  signal NLW_dw_fifogen_aw_axi_ar_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal NLW_dw_fifogen_aw_axi_ar_rd_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal NLW_dw_fifogen_aw_axi_ar_wr_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal NLW_dw_fifogen_aw_axi_aw_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal NLW_dw_fifogen_aw_axi_aw_rd_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal NLW_dw_fifogen_aw_axi_aw_wr_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal NLW_dw_fifogen_aw_axi_b_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal NLW_dw_fifogen_aw_axi_b_rd_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal NLW_dw_fifogen_aw_axi_b_wr_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal NLW_dw_fifogen_aw_axi_r_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal NLW_dw_fifogen_aw_axi_r_rd_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal NLW_dw_fifogen_aw_axi_r_wr_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal NLW_dw_fifogen_aw_axi_w_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal NLW_dw_fifogen_aw_axi_w_rd_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal NLW_dw_fifogen_aw_axi_w_wr_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal NLW_dw_fifogen_aw_axis_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal NLW_dw_fifogen_aw_axis_rd_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal NLW_dw_fifogen_aw_axis_wr_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal NLW_dw_fifogen_aw_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal NLW_dw_fifogen_aw_dout_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_dw_fifogen_aw_m_axi_araddr_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_dw_fifogen_aw_m_axi_arburst_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_dw_fifogen_aw_m_axi_arcache_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_dw_fifogen_aw_m_axi_arid_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_dw_fifogen_aw_m_axi_arlen_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_dw_fifogen_aw_m_axi_arlock_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_dw_fifogen_aw_m_axi_arprot_UNCONNECTED : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal NLW_dw_fifogen_aw_m_axi_arqos_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_dw_fifogen_aw_m_axi_arregion_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_dw_fifogen_aw_m_axi_arsize_UNCONNECTED : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal NLW_dw_fifogen_aw_m_axi_aruser_UNCONNECTED : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal NLW_dw_fifogen_aw_m_axi_awid_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_dw_fifogen_aw_m_axi_wdata_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_dw_fifogen_aw_m_axi_wid_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_dw_fifogen_aw_m_axi_wstrb_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_dw_fifogen_aw_m_axi_wuser_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_dw_fifogen_aw_m_axis_tdata_UNCONNECTED : STD_LOGIC_VECTOR ( 63 downto 0 );
  signal NLW_dw_fifogen_aw_m_axis_tdest_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_dw_fifogen_aw_m_axis_tid_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_dw_fifogen_aw_m_axis_tkeep_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_dw_fifogen_aw_m_axis_tstrb_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_dw_fifogen_aw_m_axis_tuser_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_dw_fifogen_aw_rd_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal NLW_dw_fifogen_aw_s_axi_bid_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_dw_fifogen_aw_s_axi_bresp_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_dw_fifogen_aw_s_axi_buser_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_dw_fifogen_aw_s_axi_rdata_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_dw_fifogen_aw_s_axi_rid_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_dw_fifogen_aw_s_axi_rresp_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_dw_fifogen_aw_s_axi_ruser_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_dw_fifogen_aw_wr_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal NLW_w_buffer_dbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_w_buffer_rsta_busy_UNCONNECTED : STD_LOGIC;
  signal NLW_w_buffer_rstb_busy_UNCONNECTED : STD_LOGIC;
  signal NLW_w_buffer_s_axi_arready_UNCONNECTED : STD_LOGIC;
  signal NLW_w_buffer_s_axi_awready_UNCONNECTED : STD_LOGIC;
  signal NLW_w_buffer_s_axi_bvalid_UNCONNECTED : STD_LOGIC;
  signal NLW_w_buffer_s_axi_dbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_w_buffer_s_axi_rlast_UNCONNECTED : STD_LOGIC;
  signal NLW_w_buffer_s_axi_rvalid_UNCONNECTED : STD_LOGIC;
  signal NLW_w_buffer_s_axi_sbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_w_buffer_s_axi_wready_UNCONNECTED : STD_LOGIC;
  signal NLW_w_buffer_sbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_w_buffer_douta_UNCONNECTED : STD_LOGIC_VECTOR ( 575 downto 0 );
  signal NLW_w_buffer_rdaddrecc_UNCONNECTED : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal NLW_w_buffer_s_axi_bid_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_w_buffer_s_axi_bresp_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_w_buffer_s_axi_rdaddrecc_UNCONNECTED : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal NLW_w_buffer_s_axi_rdata_UNCONNECTED : STD_LOGIC_VECTOR ( 575 downto 0 );
  signal NLW_w_buffer_s_axi_rid_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_w_buffer_s_axi_rresp_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \FSM_sequential_mi_state[0]_i_1\ : label is "soft_lutpair171";
  attribute SOFT_HLUTNM of \FSM_sequential_mi_state[2]_i_1\ : label is "soft_lutpair171";
  attribute FSM_ENCODED_STATES : string;
  attribute FSM_ENCODED_STATES of \FSM_sequential_mi_state_reg[0]\ : label is "M_AW_STALL:111,M_IDLE:000,M_ISSUE2:100,M_WRITING2:101,M_ISSUE1:001,M_WRITING1:010,M_AW_DONE2:110,M_AW_DONE1:011";
  attribute FSM_ENCODED_STATES of \FSM_sequential_mi_state_reg[1]\ : label is "M_AW_STALL:111,M_IDLE:000,M_ISSUE2:100,M_WRITING2:101,M_ISSUE1:001,M_WRITING1:010,M_AW_DONE2:110,M_AW_DONE1:011";
  attribute FSM_ENCODED_STATES of \FSM_sequential_mi_state_reg[2]\ : label is "M_AW_STALL:111,M_IDLE:000,M_ISSUE2:100,M_WRITING2:101,M_ISSUE1:001,M_WRITING1:010,M_AW_DONE2:110,M_AW_DONE1:011";
  attribute SOFT_HLUTNM of \FSM_sequential_si_state[1]_i_2\ : label is "soft_lutpair123";
  attribute FSM_ENCODED_STATES of \FSM_sequential_si_state_reg[0]\ : label is "S_AWFULL:10,S_IDLE:00,S_WRITING:01";
  attribute FSM_ENCODED_STATES of \FSM_sequential_si_state_reg[1]\ : label is "S_AWFULL:10,S_IDLE:00,S_WRITING:01";
  attribute SOFT_HLUTNM of M_AXI_WLAST_i_i_1 : label is "soft_lutpair49";
  attribute SOFT_HLUTNM of M_AXI_WLAST_i_i_3 : label is "soft_lutpair124";
  attribute C_ADD_NGC_CONSTRAINT : integer;
  attribute C_ADD_NGC_CONSTRAINT of dw_fifogen_aw : label is 0;
  attribute C_APPLICATION_TYPE_AXIS : integer;
  attribute C_APPLICATION_TYPE_AXIS of dw_fifogen_aw : label is 0;
  attribute C_APPLICATION_TYPE_RACH : integer;
  attribute C_APPLICATION_TYPE_RACH of dw_fifogen_aw : label is 0;
  attribute C_APPLICATION_TYPE_RDCH : integer;
  attribute C_APPLICATION_TYPE_RDCH of dw_fifogen_aw : label is 0;
  attribute C_APPLICATION_TYPE_WACH : integer;
  attribute C_APPLICATION_TYPE_WACH of dw_fifogen_aw : label is 2;
  attribute C_APPLICATION_TYPE_WDCH : integer;
  attribute C_APPLICATION_TYPE_WDCH of dw_fifogen_aw : label is 0;
  attribute C_APPLICATION_TYPE_WRCH : integer;
  attribute C_APPLICATION_TYPE_WRCH of dw_fifogen_aw : label is 0;
  attribute C_AXIS_TDATA_WIDTH : integer;
  attribute C_AXIS_TDATA_WIDTH of dw_fifogen_aw : label is 64;
  attribute C_AXIS_TDEST_WIDTH : integer;
  attribute C_AXIS_TDEST_WIDTH of dw_fifogen_aw : label is 4;
  attribute C_AXIS_TID_WIDTH : integer;
  attribute C_AXIS_TID_WIDTH of dw_fifogen_aw : label is 8;
  attribute C_AXIS_TKEEP_WIDTH : integer;
  attribute C_AXIS_TKEEP_WIDTH of dw_fifogen_aw : label is 4;
  attribute C_AXIS_TSTRB_WIDTH : integer;
  attribute C_AXIS_TSTRB_WIDTH of dw_fifogen_aw : label is 4;
  attribute C_AXIS_TUSER_WIDTH : integer;
  attribute C_AXIS_TUSER_WIDTH of dw_fifogen_aw : label is 4;
  attribute C_AXIS_TYPE : integer;
  attribute C_AXIS_TYPE of dw_fifogen_aw : label is 0;
  attribute C_AXI_ADDR_WIDTH : integer;
  attribute C_AXI_ADDR_WIDTH of dw_fifogen_aw : label is 32;
  attribute C_AXI_ARUSER_WIDTH : integer;
  attribute C_AXI_ARUSER_WIDTH of dw_fifogen_aw : label is 6;
  attribute C_AXI_AWUSER_WIDTH : integer;
  attribute C_AXI_AWUSER_WIDTH of dw_fifogen_aw : label is 6;
  attribute C_AXI_BUSER_WIDTH : integer;
  attribute C_AXI_BUSER_WIDTH of dw_fifogen_aw : label is 1;
  attribute C_AXI_DATA_WIDTH : integer;
  attribute C_AXI_DATA_WIDTH of dw_fifogen_aw : label is 32;
  attribute C_AXI_ID_WIDTH : integer;
  attribute C_AXI_ID_WIDTH of dw_fifogen_aw : label is 1;
  attribute C_AXI_LEN_WIDTH : integer;
  attribute C_AXI_LEN_WIDTH of dw_fifogen_aw : label is 8;
  attribute C_AXI_LOCK_WIDTH : integer;
  attribute C_AXI_LOCK_WIDTH of dw_fifogen_aw : label is 1;
  attribute C_AXI_RUSER_WIDTH : integer;
  attribute C_AXI_RUSER_WIDTH of dw_fifogen_aw : label is 1;
  attribute C_AXI_TYPE : integer;
  attribute C_AXI_TYPE of dw_fifogen_aw : label is 1;
  attribute C_AXI_WUSER_WIDTH : integer;
  attribute C_AXI_WUSER_WIDTH of dw_fifogen_aw : label is 1;
  attribute C_COMMON_CLOCK : integer;
  attribute C_COMMON_CLOCK of dw_fifogen_aw : label is 1;
  attribute C_COUNT_TYPE : integer;
  attribute C_COUNT_TYPE of dw_fifogen_aw : label is 0;
  attribute C_DATA_COUNT_WIDTH : integer;
  attribute C_DATA_COUNT_WIDTH of dw_fifogen_aw : label is 10;
  attribute C_DEFAULT_VALUE : string;
  attribute C_DEFAULT_VALUE of dw_fifogen_aw : label is "BlankString";
  attribute C_DIN_WIDTH : integer;
  attribute C_DIN_WIDTH of dw_fifogen_aw : label is 18;
  attribute C_DIN_WIDTH_AXIS : integer;
  attribute C_DIN_WIDTH_AXIS of dw_fifogen_aw : label is 1;
  attribute C_DIN_WIDTH_RACH : integer;
  attribute C_DIN_WIDTH_RACH of dw_fifogen_aw : label is 67;
  attribute C_DIN_WIDTH_RDCH : integer;
  attribute C_DIN_WIDTH_RDCH of dw_fifogen_aw : label is 35;
  attribute C_DIN_WIDTH_WACH : integer;
  attribute C_DIN_WIDTH_WACH of dw_fifogen_aw : label is 67;
  attribute C_DIN_WIDTH_WDCH : integer;
  attribute C_DIN_WIDTH_WDCH of dw_fifogen_aw : label is 37;
  attribute C_DIN_WIDTH_WRCH : integer;
  attribute C_DIN_WIDTH_WRCH of dw_fifogen_aw : label is 2;
  attribute C_DOUT_RST_VAL : string;
  attribute C_DOUT_RST_VAL of dw_fifogen_aw : label is "0";
  attribute C_DOUT_WIDTH : integer;
  attribute C_DOUT_WIDTH of dw_fifogen_aw : label is 18;
  attribute C_ENABLE_RLOCS : integer;
  attribute C_ENABLE_RLOCS of dw_fifogen_aw : label is 0;
  attribute C_ENABLE_RST_SYNC : integer;
  attribute C_ENABLE_RST_SYNC of dw_fifogen_aw : label is 1;
  attribute C_EN_SAFETY_CKT : integer;
  attribute C_EN_SAFETY_CKT of dw_fifogen_aw : label is 0;
  attribute C_ERROR_INJECTION_TYPE : integer;
  attribute C_ERROR_INJECTION_TYPE of dw_fifogen_aw : label is 0;
  attribute C_ERROR_INJECTION_TYPE_AXIS : integer;
  attribute C_ERROR_INJECTION_TYPE_AXIS of dw_fifogen_aw : label is 0;
  attribute C_ERROR_INJECTION_TYPE_RACH : integer;
  attribute C_ERROR_INJECTION_TYPE_RACH of dw_fifogen_aw : label is 0;
  attribute C_ERROR_INJECTION_TYPE_RDCH : integer;
  attribute C_ERROR_INJECTION_TYPE_RDCH of dw_fifogen_aw : label is 0;
  attribute C_ERROR_INJECTION_TYPE_WACH : integer;
  attribute C_ERROR_INJECTION_TYPE_WACH of dw_fifogen_aw : label is 0;
  attribute C_ERROR_INJECTION_TYPE_WDCH : integer;
  attribute C_ERROR_INJECTION_TYPE_WDCH of dw_fifogen_aw : label is 0;
  attribute C_ERROR_INJECTION_TYPE_WRCH : integer;
  attribute C_ERROR_INJECTION_TYPE_WRCH of dw_fifogen_aw : label is 0;
  attribute C_FAMILY : string;
  attribute C_FAMILY of dw_fifogen_aw : label is "kintex7";
  attribute C_FULL_FLAGS_RST_VAL : integer;
  attribute C_FULL_FLAGS_RST_VAL of dw_fifogen_aw : label is 1;
  attribute C_HAS_ALMOST_EMPTY : integer;
  attribute C_HAS_ALMOST_EMPTY of dw_fifogen_aw : label is 0;
  attribute C_HAS_ALMOST_FULL : integer;
  attribute C_HAS_ALMOST_FULL of dw_fifogen_aw : label is 0;
  attribute C_HAS_AXIS_TDATA : integer;
  attribute C_HAS_AXIS_TDATA of dw_fifogen_aw : label is 0;
  attribute C_HAS_AXIS_TDEST : integer;
  attribute C_HAS_AXIS_TDEST of dw_fifogen_aw : label is 0;
  attribute C_HAS_AXIS_TID : integer;
  attribute C_HAS_AXIS_TID of dw_fifogen_aw : label is 0;
  attribute C_HAS_AXIS_TKEEP : integer;
  attribute C_HAS_AXIS_TKEEP of dw_fifogen_aw : label is 0;
  attribute C_HAS_AXIS_TLAST : integer;
  attribute C_HAS_AXIS_TLAST of dw_fifogen_aw : label is 0;
  attribute C_HAS_AXIS_TREADY : integer;
  attribute C_HAS_AXIS_TREADY of dw_fifogen_aw : label is 1;
  attribute C_HAS_AXIS_TSTRB : integer;
  attribute C_HAS_AXIS_TSTRB of dw_fifogen_aw : label is 0;
  attribute C_HAS_AXIS_TUSER : integer;
  attribute C_HAS_AXIS_TUSER of dw_fifogen_aw : label is 0;
  attribute C_HAS_AXI_ARUSER : integer;
  attribute C_HAS_AXI_ARUSER of dw_fifogen_aw : label is 1;
  attribute C_HAS_AXI_AWUSER : integer;
  attribute C_HAS_AXI_AWUSER of dw_fifogen_aw : label is 1;
  attribute C_HAS_AXI_BUSER : integer;
  attribute C_HAS_AXI_BUSER of dw_fifogen_aw : label is 0;
  attribute C_HAS_AXI_ID : integer;
  attribute C_HAS_AXI_ID of dw_fifogen_aw : label is 0;
  attribute C_HAS_AXI_RD_CHANNEL : integer;
  attribute C_HAS_AXI_RD_CHANNEL of dw_fifogen_aw : label is 0;
  attribute C_HAS_AXI_RUSER : integer;
  attribute C_HAS_AXI_RUSER of dw_fifogen_aw : label is 0;
  attribute C_HAS_AXI_WR_CHANNEL : integer;
  attribute C_HAS_AXI_WR_CHANNEL of dw_fifogen_aw : label is 1;
  attribute C_HAS_AXI_WUSER : integer;
  attribute C_HAS_AXI_WUSER of dw_fifogen_aw : label is 0;
  attribute C_HAS_BACKUP : integer;
  attribute C_HAS_BACKUP of dw_fifogen_aw : label is 0;
  attribute C_HAS_DATA_COUNT : integer;
  attribute C_HAS_DATA_COUNT of dw_fifogen_aw : label is 0;
  attribute C_HAS_DATA_COUNTS_AXIS : integer;
  attribute C_HAS_DATA_COUNTS_AXIS of dw_fifogen_aw : label is 0;
  attribute C_HAS_DATA_COUNTS_RACH : integer;
  attribute C_HAS_DATA_COUNTS_RACH of dw_fifogen_aw : label is 0;
  attribute C_HAS_DATA_COUNTS_RDCH : integer;
  attribute C_HAS_DATA_COUNTS_RDCH of dw_fifogen_aw : label is 0;
  attribute C_HAS_DATA_COUNTS_WACH : integer;
  attribute C_HAS_DATA_COUNTS_WACH of dw_fifogen_aw : label is 0;
  attribute C_HAS_DATA_COUNTS_WDCH : integer;
  attribute C_HAS_DATA_COUNTS_WDCH of dw_fifogen_aw : label is 0;
  attribute C_HAS_DATA_COUNTS_WRCH : integer;
  attribute C_HAS_DATA_COUNTS_WRCH of dw_fifogen_aw : label is 0;
  attribute C_HAS_INT_CLK : integer;
  attribute C_HAS_INT_CLK of dw_fifogen_aw : label is 0;
  attribute C_HAS_MASTER_CE : integer;
  attribute C_HAS_MASTER_CE of dw_fifogen_aw : label is 0;
  attribute C_HAS_MEMINIT_FILE : integer;
  attribute C_HAS_MEMINIT_FILE of dw_fifogen_aw : label is 0;
  attribute C_HAS_OVERFLOW : integer;
  attribute C_HAS_OVERFLOW of dw_fifogen_aw : label is 0;
  attribute C_HAS_PROG_FLAGS_AXIS : integer;
  attribute C_HAS_PROG_FLAGS_AXIS of dw_fifogen_aw : label is 0;
  attribute C_HAS_PROG_FLAGS_RACH : integer;
  attribute C_HAS_PROG_FLAGS_RACH of dw_fifogen_aw : label is 0;
  attribute C_HAS_PROG_FLAGS_RDCH : integer;
  attribute C_HAS_PROG_FLAGS_RDCH of dw_fifogen_aw : label is 0;
  attribute C_HAS_PROG_FLAGS_WACH : integer;
  attribute C_HAS_PROG_FLAGS_WACH of dw_fifogen_aw : label is 0;
  attribute C_HAS_PROG_FLAGS_WDCH : integer;
  attribute C_HAS_PROG_FLAGS_WDCH of dw_fifogen_aw : label is 0;
  attribute C_HAS_PROG_FLAGS_WRCH : integer;
  attribute C_HAS_PROG_FLAGS_WRCH of dw_fifogen_aw : label is 0;
  attribute C_HAS_RD_DATA_COUNT : integer;
  attribute C_HAS_RD_DATA_COUNT of dw_fifogen_aw : label is 0;
  attribute C_HAS_RD_RST : integer;
  attribute C_HAS_RD_RST of dw_fifogen_aw : label is 0;
  attribute C_HAS_RST : integer;
  attribute C_HAS_RST of dw_fifogen_aw : label is 1;
  attribute C_HAS_SLAVE_CE : integer;
  attribute C_HAS_SLAVE_CE of dw_fifogen_aw : label is 0;
  attribute C_HAS_SRST : integer;
  attribute C_HAS_SRST of dw_fifogen_aw : label is 0;
  attribute C_HAS_UNDERFLOW : integer;
  attribute C_HAS_UNDERFLOW of dw_fifogen_aw : label is 0;
  attribute C_HAS_VALID : integer;
  attribute C_HAS_VALID of dw_fifogen_aw : label is 0;
  attribute C_HAS_WR_ACK : integer;
  attribute C_HAS_WR_ACK of dw_fifogen_aw : label is 0;
  attribute C_HAS_WR_DATA_COUNT : integer;
  attribute C_HAS_WR_DATA_COUNT of dw_fifogen_aw : label is 0;
  attribute C_HAS_WR_RST : integer;
  attribute C_HAS_WR_RST of dw_fifogen_aw : label is 0;
  attribute C_IMPLEMENTATION_TYPE : integer;
  attribute C_IMPLEMENTATION_TYPE of dw_fifogen_aw : label is 0;
  attribute C_IMPLEMENTATION_TYPE_AXIS : integer;
  attribute C_IMPLEMENTATION_TYPE_AXIS of dw_fifogen_aw : label is 1;
  attribute C_IMPLEMENTATION_TYPE_RACH : integer;
  attribute C_IMPLEMENTATION_TYPE_RACH of dw_fifogen_aw : label is 2;
  attribute C_IMPLEMENTATION_TYPE_RDCH : integer;
  attribute C_IMPLEMENTATION_TYPE_RDCH of dw_fifogen_aw : label is 1;
  attribute C_IMPLEMENTATION_TYPE_WACH : integer;
  attribute C_IMPLEMENTATION_TYPE_WACH of dw_fifogen_aw : label is 2;
  attribute C_IMPLEMENTATION_TYPE_WDCH : integer;
  attribute C_IMPLEMENTATION_TYPE_WDCH of dw_fifogen_aw : label is 1;
  attribute C_IMPLEMENTATION_TYPE_WRCH : integer;
  attribute C_IMPLEMENTATION_TYPE_WRCH of dw_fifogen_aw : label is 2;
  attribute C_INIT_WR_PNTR_VAL : integer;
  attribute C_INIT_WR_PNTR_VAL of dw_fifogen_aw : label is 0;
  attribute C_INTERFACE_TYPE : integer;
  attribute C_INTERFACE_TYPE of dw_fifogen_aw : label is 2;
  attribute C_MEMORY_TYPE : integer;
  attribute C_MEMORY_TYPE of dw_fifogen_aw : label is 1;
  attribute C_MIF_FILE_NAME : string;
  attribute C_MIF_FILE_NAME of dw_fifogen_aw : label is "BlankString";
  attribute C_MSGON_VAL : integer;
  attribute C_MSGON_VAL of dw_fifogen_aw : label is 1;
  attribute C_OPTIMIZATION_MODE : integer;
  attribute C_OPTIMIZATION_MODE of dw_fifogen_aw : label is 0;
  attribute C_OVERFLOW_LOW : integer;
  attribute C_OVERFLOW_LOW of dw_fifogen_aw : label is 0;
  attribute C_POWER_SAVING_MODE : integer;
  attribute C_POWER_SAVING_MODE of dw_fifogen_aw : label is 0;
  attribute C_PRELOAD_LATENCY : integer;
  attribute C_PRELOAD_LATENCY of dw_fifogen_aw : label is 1;
  attribute C_PRELOAD_REGS : integer;
  attribute C_PRELOAD_REGS of dw_fifogen_aw : label is 0;
  attribute C_PRIM_FIFO_TYPE : string;
  attribute C_PRIM_FIFO_TYPE of dw_fifogen_aw : label is "4kx4";
  attribute C_PRIM_FIFO_TYPE_AXIS : string;
  attribute C_PRIM_FIFO_TYPE_AXIS of dw_fifogen_aw : label is "512x36";
  attribute C_PRIM_FIFO_TYPE_RACH : string;
  attribute C_PRIM_FIFO_TYPE_RACH of dw_fifogen_aw : label is "512x36";
  attribute C_PRIM_FIFO_TYPE_RDCH : string;
  attribute C_PRIM_FIFO_TYPE_RDCH of dw_fifogen_aw : label is "512x36";
  attribute C_PRIM_FIFO_TYPE_WACH : string;
  attribute C_PRIM_FIFO_TYPE_WACH of dw_fifogen_aw : label is "512x36";
  attribute C_PRIM_FIFO_TYPE_WDCH : string;
  attribute C_PRIM_FIFO_TYPE_WDCH of dw_fifogen_aw : label is "512x36";
  attribute C_PRIM_FIFO_TYPE_WRCH : string;
  attribute C_PRIM_FIFO_TYPE_WRCH of dw_fifogen_aw : label is "512x36";
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL : integer;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL of dw_fifogen_aw : label is 2;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_AXIS : integer;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_AXIS of dw_fifogen_aw : label is 1022;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_RACH : integer;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_RACH of dw_fifogen_aw : label is 14;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_RDCH : integer;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_RDCH of dw_fifogen_aw : label is 1022;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_WACH : integer;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_WACH of dw_fifogen_aw : label is 30;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_WDCH : integer;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_WDCH of dw_fifogen_aw : label is 1022;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_WRCH : integer;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_WRCH of dw_fifogen_aw : label is 14;
  attribute C_PROG_EMPTY_THRESH_NEGATE_VAL : integer;
  attribute C_PROG_EMPTY_THRESH_NEGATE_VAL of dw_fifogen_aw : label is 3;
  attribute C_PROG_EMPTY_TYPE : integer;
  attribute C_PROG_EMPTY_TYPE of dw_fifogen_aw : label is 0;
  attribute C_PROG_EMPTY_TYPE_AXIS : integer;
  attribute C_PROG_EMPTY_TYPE_AXIS of dw_fifogen_aw : label is 0;
  attribute C_PROG_EMPTY_TYPE_RACH : integer;
  attribute C_PROG_EMPTY_TYPE_RACH of dw_fifogen_aw : label is 0;
  attribute C_PROG_EMPTY_TYPE_RDCH : integer;
  attribute C_PROG_EMPTY_TYPE_RDCH of dw_fifogen_aw : label is 0;
  attribute C_PROG_EMPTY_TYPE_WACH : integer;
  attribute C_PROG_EMPTY_TYPE_WACH of dw_fifogen_aw : label is 0;
  attribute C_PROG_EMPTY_TYPE_WDCH : integer;
  attribute C_PROG_EMPTY_TYPE_WDCH of dw_fifogen_aw : label is 0;
  attribute C_PROG_EMPTY_TYPE_WRCH : integer;
  attribute C_PROG_EMPTY_TYPE_WRCH of dw_fifogen_aw : label is 0;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL : integer;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL of dw_fifogen_aw : label is 1022;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_AXIS : integer;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_AXIS of dw_fifogen_aw : label is 1023;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_RACH : integer;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_RACH of dw_fifogen_aw : label is 15;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_RDCH : integer;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_RDCH of dw_fifogen_aw : label is 1023;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_WACH : integer;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_WACH of dw_fifogen_aw : label is 31;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_WDCH : integer;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_WDCH of dw_fifogen_aw : label is 1023;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_WRCH : integer;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_WRCH of dw_fifogen_aw : label is 15;
  attribute C_PROG_FULL_THRESH_NEGATE_VAL : integer;
  attribute C_PROG_FULL_THRESH_NEGATE_VAL of dw_fifogen_aw : label is 1021;
  attribute C_PROG_FULL_TYPE : integer;
  attribute C_PROG_FULL_TYPE of dw_fifogen_aw : label is 0;
  attribute C_PROG_FULL_TYPE_AXIS : integer;
  attribute C_PROG_FULL_TYPE_AXIS of dw_fifogen_aw : label is 0;
  attribute C_PROG_FULL_TYPE_RACH : integer;
  attribute C_PROG_FULL_TYPE_RACH of dw_fifogen_aw : label is 0;
  attribute C_PROG_FULL_TYPE_RDCH : integer;
  attribute C_PROG_FULL_TYPE_RDCH of dw_fifogen_aw : label is 0;
  attribute C_PROG_FULL_TYPE_WACH : integer;
  attribute C_PROG_FULL_TYPE_WACH of dw_fifogen_aw : label is 0;
  attribute C_PROG_FULL_TYPE_WDCH : integer;
  attribute C_PROG_FULL_TYPE_WDCH of dw_fifogen_aw : label is 0;
  attribute C_PROG_FULL_TYPE_WRCH : integer;
  attribute C_PROG_FULL_TYPE_WRCH of dw_fifogen_aw : label is 0;
  attribute C_RACH_TYPE : integer;
  attribute C_RACH_TYPE of dw_fifogen_aw : label is 0;
  attribute C_RDCH_TYPE : integer;
  attribute C_RDCH_TYPE of dw_fifogen_aw : label is 0;
  attribute C_RD_DATA_COUNT_WIDTH : integer;
  attribute C_RD_DATA_COUNT_WIDTH of dw_fifogen_aw : label is 10;
  attribute C_RD_DEPTH : integer;
  attribute C_RD_DEPTH of dw_fifogen_aw : label is 1024;
  attribute C_RD_FREQ : integer;
  attribute C_RD_FREQ of dw_fifogen_aw : label is 1;
  attribute C_RD_PNTR_WIDTH : integer;
  attribute C_RD_PNTR_WIDTH of dw_fifogen_aw : label is 10;
  attribute C_REG_SLICE_MODE_AXIS : integer;
  attribute C_REG_SLICE_MODE_AXIS of dw_fifogen_aw : label is 0;
  attribute C_REG_SLICE_MODE_RACH : integer;
  attribute C_REG_SLICE_MODE_RACH of dw_fifogen_aw : label is 0;
  attribute C_REG_SLICE_MODE_RDCH : integer;
  attribute C_REG_SLICE_MODE_RDCH of dw_fifogen_aw : label is 0;
  attribute C_REG_SLICE_MODE_WACH : integer;
  attribute C_REG_SLICE_MODE_WACH of dw_fifogen_aw : label is 0;
  attribute C_REG_SLICE_MODE_WDCH : integer;
  attribute C_REG_SLICE_MODE_WDCH of dw_fifogen_aw : label is 0;
  attribute C_REG_SLICE_MODE_WRCH : integer;
  attribute C_REG_SLICE_MODE_WRCH of dw_fifogen_aw : label is 0;
  attribute C_SELECT_XPM : integer;
  attribute C_SELECT_XPM of dw_fifogen_aw : label is 0;
  attribute C_SYNCHRONIZER_STAGE : integer;
  attribute C_SYNCHRONIZER_STAGE of dw_fifogen_aw : label is 3;
  attribute C_UNDERFLOW_LOW : integer;
  attribute C_UNDERFLOW_LOW of dw_fifogen_aw : label is 0;
  attribute C_USE_COMMON_OVERFLOW : integer;
  attribute C_USE_COMMON_OVERFLOW of dw_fifogen_aw : label is 0;
  attribute C_USE_COMMON_UNDERFLOW : integer;
  attribute C_USE_COMMON_UNDERFLOW of dw_fifogen_aw : label is 0;
  attribute C_USE_DEFAULT_SETTINGS : integer;
  attribute C_USE_DEFAULT_SETTINGS of dw_fifogen_aw : label is 0;
  attribute C_USE_DOUT_RST : integer;
  attribute C_USE_DOUT_RST of dw_fifogen_aw : label is 1;
  attribute C_USE_ECC : integer;
  attribute C_USE_ECC of dw_fifogen_aw : label is 0;
  attribute C_USE_ECC_AXIS : integer;
  attribute C_USE_ECC_AXIS of dw_fifogen_aw : label is 0;
  attribute C_USE_ECC_RACH : integer;
  attribute C_USE_ECC_RACH of dw_fifogen_aw : label is 0;
  attribute C_USE_ECC_RDCH : integer;
  attribute C_USE_ECC_RDCH of dw_fifogen_aw : label is 0;
  attribute C_USE_ECC_WACH : integer;
  attribute C_USE_ECC_WACH of dw_fifogen_aw : label is 0;
  attribute C_USE_ECC_WDCH : integer;
  attribute C_USE_ECC_WDCH of dw_fifogen_aw : label is 0;
  attribute C_USE_ECC_WRCH : integer;
  attribute C_USE_ECC_WRCH of dw_fifogen_aw : label is 0;
  attribute C_USE_EMBEDDED_REG : integer;
  attribute C_USE_EMBEDDED_REG of dw_fifogen_aw : label is 0;
  attribute C_USE_FIFO16_FLAGS : integer;
  attribute C_USE_FIFO16_FLAGS of dw_fifogen_aw : label is 0;
  attribute C_USE_FWFT_DATA_COUNT : integer;
  attribute C_USE_FWFT_DATA_COUNT of dw_fifogen_aw : label is 0;
  attribute C_USE_PIPELINE_REG : integer;
  attribute C_USE_PIPELINE_REG of dw_fifogen_aw : label is 0;
  attribute C_VALID_LOW : integer;
  attribute C_VALID_LOW of dw_fifogen_aw : label is 0;
  attribute C_WACH_TYPE : integer;
  attribute C_WACH_TYPE of dw_fifogen_aw : label is 0;
  attribute C_WDCH_TYPE : integer;
  attribute C_WDCH_TYPE of dw_fifogen_aw : label is 2;
  attribute C_WRCH_TYPE : integer;
  attribute C_WRCH_TYPE of dw_fifogen_aw : label is 2;
  attribute C_WR_ACK_LOW : integer;
  attribute C_WR_ACK_LOW of dw_fifogen_aw : label is 0;
  attribute C_WR_DATA_COUNT_WIDTH : integer;
  attribute C_WR_DATA_COUNT_WIDTH of dw_fifogen_aw : label is 10;
  attribute C_WR_DEPTH : integer;
  attribute C_WR_DEPTH of dw_fifogen_aw : label is 1024;
  attribute C_WR_DEPTH_AXIS : integer;
  attribute C_WR_DEPTH_AXIS of dw_fifogen_aw : label is 1024;
  attribute C_WR_DEPTH_RACH : integer;
  attribute C_WR_DEPTH_RACH of dw_fifogen_aw : label is 32;
  attribute C_WR_DEPTH_RDCH : integer;
  attribute C_WR_DEPTH_RDCH of dw_fifogen_aw : label is 1024;
  attribute C_WR_DEPTH_WACH : integer;
  attribute C_WR_DEPTH_WACH of dw_fifogen_aw : label is 32;
  attribute C_WR_DEPTH_WDCH : integer;
  attribute C_WR_DEPTH_WDCH of dw_fifogen_aw : label is 1024;
  attribute C_WR_DEPTH_WRCH : integer;
  attribute C_WR_DEPTH_WRCH of dw_fifogen_aw : label is 16;
  attribute C_WR_FREQ : integer;
  attribute C_WR_FREQ of dw_fifogen_aw : label is 1;
  attribute C_WR_PNTR_WIDTH : integer;
  attribute C_WR_PNTR_WIDTH of dw_fifogen_aw : label is 10;
  attribute C_WR_PNTR_WIDTH_AXIS : integer;
  attribute C_WR_PNTR_WIDTH_AXIS of dw_fifogen_aw : label is 10;
  attribute C_WR_PNTR_WIDTH_RACH : integer;
  attribute C_WR_PNTR_WIDTH_RACH of dw_fifogen_aw : label is 5;
  attribute C_WR_PNTR_WIDTH_RDCH : integer;
  attribute C_WR_PNTR_WIDTH_RDCH of dw_fifogen_aw : label is 10;
  attribute C_WR_PNTR_WIDTH_WACH : integer;
  attribute C_WR_PNTR_WIDTH_WACH of dw_fifogen_aw : label is 5;
  attribute C_WR_PNTR_WIDTH_WDCH : integer;
  attribute C_WR_PNTR_WIDTH_WDCH of dw_fifogen_aw : label is 10;
  attribute C_WR_PNTR_WIDTH_WRCH : integer;
  attribute C_WR_PNTR_WIDTH_WRCH of dw_fifogen_aw : label is 4;
  attribute C_WR_RESPONSE_LATENCY : integer;
  attribute C_WR_RESPONSE_LATENCY of dw_fifogen_aw : label is 1;
  attribute SOFT_HLUTNM of dw_fifogen_aw_i_2 : label is "soft_lutpair53";
  attribute SOFT_HLUTNM of dw_fifogen_aw_i_4 : label is "soft_lutpair124";
  attribute SOFT_HLUTNM of load_mi_d1_i_1 : label is "soft_lutpair49";
  attribute SOFT_HLUTNM of \m_axi_wstrb[0]_INST_0\ : label is "soft_lutpair214";
  attribute SOFT_HLUTNM of \m_axi_wstrb[10]_INST_0\ : label is "soft_lutpair186";
  attribute SOFT_HLUTNM of \m_axi_wstrb[11]_INST_0\ : label is "soft_lutpair187";
  attribute SOFT_HLUTNM of \m_axi_wstrb[12]_INST_0\ : label is "soft_lutpair188";
  attribute SOFT_HLUTNM of \m_axi_wstrb[13]_INST_0\ : label is "soft_lutpair191";
  attribute SOFT_HLUTNM of \m_axi_wstrb[14]_INST_0\ : label is "soft_lutpair189";
  attribute SOFT_HLUTNM of \m_axi_wstrb[15]_INST_0\ : label is "soft_lutpair190";
  attribute SOFT_HLUTNM of \m_axi_wstrb[16]_INST_0\ : label is "soft_lutpair192";
  attribute SOFT_HLUTNM of \m_axi_wstrb[17]_INST_0\ : label is "soft_lutpair194";
  attribute SOFT_HLUTNM of \m_axi_wstrb[18]_INST_0\ : label is "soft_lutpair198";
  attribute SOFT_HLUTNM of \m_axi_wstrb[19]_INST_0\ : label is "soft_lutpair195";
  attribute SOFT_HLUTNM of \m_axi_wstrb[1]_INST_0\ : label is "soft_lutpair193";
  attribute SOFT_HLUTNM of \m_axi_wstrb[20]_INST_0\ : label is "soft_lutpair196";
  attribute SOFT_HLUTNM of \m_axi_wstrb[21]_INST_0\ : label is "soft_lutpair199";
  attribute SOFT_HLUTNM of \m_axi_wstrb[22]_INST_0\ : label is "soft_lutpair212";
  attribute SOFT_HLUTNM of \m_axi_wstrb[23]_INST_0\ : label is "soft_lutpair201";
  attribute SOFT_HLUTNM of \m_axi_wstrb[24]_INST_0\ : label is "soft_lutpair202";
  attribute SOFT_HLUTNM of \m_axi_wstrb[25]_INST_0\ : label is "soft_lutpair203";
  attribute SOFT_HLUTNM of \m_axi_wstrb[26]_INST_0\ : label is "soft_lutpair204";
  attribute SOFT_HLUTNM of \m_axi_wstrb[27]_INST_0\ : label is "soft_lutpair205";
  attribute SOFT_HLUTNM of \m_axi_wstrb[28]_INST_0\ : label is "soft_lutpair206";
  attribute SOFT_HLUTNM of \m_axi_wstrb[29]_INST_0\ : label is "soft_lutpair207";
  attribute SOFT_HLUTNM of \m_axi_wstrb[2]_INST_0\ : label is "soft_lutpair216";
  attribute SOFT_HLUTNM of \m_axi_wstrb[30]_INST_0\ : label is "soft_lutpair208";
  attribute SOFT_HLUTNM of \m_axi_wstrb[31]_INST_0\ : label is "soft_lutpair209";
  attribute SOFT_HLUTNM of \m_axi_wstrb[32]_INST_0\ : label is "soft_lutpair210";
  attribute SOFT_HLUTNM of \m_axi_wstrb[33]_INST_0\ : label is "soft_lutpair211";
  attribute SOFT_HLUTNM of \m_axi_wstrb[34]_INST_0\ : label is "soft_lutpair212";
  attribute SOFT_HLUTNM of \m_axi_wstrb[35]_INST_0\ : label is "soft_lutpair211";
  attribute SOFT_HLUTNM of \m_axi_wstrb[36]_INST_0\ : label is "soft_lutpair210";
  attribute SOFT_HLUTNM of \m_axi_wstrb[37]_INST_0\ : label is "soft_lutpair209";
  attribute SOFT_HLUTNM of \m_axi_wstrb[38]_INST_0\ : label is "soft_lutpair208";
  attribute SOFT_HLUTNM of \m_axi_wstrb[39]_INST_0\ : label is "soft_lutpair207";
  attribute SOFT_HLUTNM of \m_axi_wstrb[3]_INST_0\ : label is "soft_lutpair216";
  attribute SOFT_HLUTNM of \m_axi_wstrb[40]_INST_0\ : label is "soft_lutpair206";
  attribute SOFT_HLUTNM of \m_axi_wstrb[41]_INST_0\ : label is "soft_lutpair205";
  attribute SOFT_HLUTNM of \m_axi_wstrb[42]_INST_0\ : label is "soft_lutpair204";
  attribute SOFT_HLUTNM of \m_axi_wstrb[43]_INST_0\ : label is "soft_lutpair203";
  attribute SOFT_HLUTNM of \m_axi_wstrb[44]_INST_0\ : label is "soft_lutpair202";
  attribute SOFT_HLUTNM of \m_axi_wstrb[45]_INST_0\ : label is "soft_lutpair201";
  attribute SOFT_HLUTNM of \m_axi_wstrb[46]_INST_0\ : label is "soft_lutpair199";
  attribute SOFT_HLUTNM of \m_axi_wstrb[47]_INST_0\ : label is "soft_lutpair198";
  attribute SOFT_HLUTNM of \m_axi_wstrb[48]_INST_0\ : label is "soft_lutpair196";
  attribute SOFT_HLUTNM of \m_axi_wstrb[49]_INST_0\ : label is "soft_lutpair195";
  attribute SOFT_HLUTNM of \m_axi_wstrb[4]_INST_0\ : label is "soft_lutpair214";
  attribute SOFT_HLUTNM of \m_axi_wstrb[50]_INST_0\ : label is "soft_lutpair194";
  attribute SOFT_HLUTNM of \m_axi_wstrb[51]_INST_0\ : label is "soft_lutpair193";
  attribute SOFT_HLUTNM of \m_axi_wstrb[52]_INST_0\ : label is "soft_lutpair192";
  attribute SOFT_HLUTNM of \m_axi_wstrb[53]_INST_0\ : label is "soft_lutpair191";
  attribute SOFT_HLUTNM of \m_axi_wstrb[54]_INST_0\ : label is "soft_lutpair190";
  attribute SOFT_HLUTNM of \m_axi_wstrb[55]_INST_0\ : label is "soft_lutpair189";
  attribute SOFT_HLUTNM of \m_axi_wstrb[56]_INST_0\ : label is "soft_lutpair188";
  attribute SOFT_HLUTNM of \m_axi_wstrb[57]_INST_0\ : label is "soft_lutpair187";
  attribute SOFT_HLUTNM of \m_axi_wstrb[58]_INST_0\ : label is "soft_lutpair186";
  attribute SOFT_HLUTNM of \m_axi_wstrb[59]_INST_0\ : label is "soft_lutpair185";
  attribute SOFT_HLUTNM of \m_axi_wstrb[5]_INST_0\ : label is "soft_lutpair181";
  attribute SOFT_HLUTNM of \m_axi_wstrb[60]_INST_0\ : label is "soft_lutpair184";
  attribute SOFT_HLUTNM of \m_axi_wstrb[61]_INST_0\ : label is "soft_lutpair183";
  attribute SOFT_HLUTNM of \m_axi_wstrb[62]_INST_0\ : label is "soft_lutpair182";
  attribute SOFT_HLUTNM of \m_axi_wstrb[63]_INST_0\ : label is "soft_lutpair181";
  attribute SOFT_HLUTNM of \m_axi_wstrb[6]_INST_0\ : label is "soft_lutpair182";
  attribute SOFT_HLUTNM of \m_axi_wstrb[7]_INST_0\ : label is "soft_lutpair183";
  attribute SOFT_HLUTNM of \m_axi_wstrb[8]_INST_0\ : label is "soft_lutpair184";
  attribute SOFT_HLUTNM of \m_axi_wstrb[9]_INST_0\ : label is "soft_lutpair185";
  attribute SOFT_HLUTNM of \mi_addr[0]_i_1\ : label is "soft_lutpair147";
  attribute SOFT_HLUTNM of \mi_addr[1]_i_1\ : label is "soft_lutpair149";
  attribute SOFT_HLUTNM of \mi_addr[2]_i_1\ : label is "soft_lutpair148";
  attribute SOFT_HLUTNM of \mi_addr[3]_i_1\ : label is "soft_lutpair151";
  attribute SOFT_HLUTNM of \mi_addr[4]_i_1\ : label is "soft_lutpair150";
  attribute SOFT_HLUTNM of \mi_addr[5]_i_2\ : label is "soft_lutpair155";
  attribute SOFT_HLUTNM of \mi_be[0]_i_6\ : label is "soft_lutpair63";
  attribute SOFT_HLUTNM of \mi_be[10]_i_3\ : label is "soft_lutpair161";
  attribute SOFT_HLUTNM of \mi_be[11]_i_10\ : label is "soft_lutpair73";
  attribute SOFT_HLUTNM of \mi_be[11]_i_5\ : label is "soft_lutpair45";
  attribute SOFT_HLUTNM of \mi_be[11]_i_9\ : label is "soft_lutpair20";
  attribute SOFT_HLUTNM of \mi_be[14]_i_3\ : label is "soft_lutpair163";
  attribute SOFT_HLUTNM of \mi_be[14]_i_4\ : label is "soft_lutpair22";
  attribute SOFT_HLUTNM of \mi_be[15]_i_5\ : label is "soft_lutpair45";
  attribute SOFT_HLUTNM of \mi_be[15]_i_7\ : label is "soft_lutpair19";
  attribute SOFT_HLUTNM of \mi_be[15]_i_8\ : label is "soft_lutpair20";
  attribute SOFT_HLUTNM of \mi_be[16]_i_12\ : label is "soft_lutpair117";
  attribute SOFT_HLUTNM of \mi_be[16]_i_6\ : label is "soft_lutpair229";
  attribute SOFT_HLUTNM of \mi_be[16]_i_7\ : label is "soft_lutpair172";
  attribute SOFT_HLUTNM of \mi_be[17]_i_3\ : label is "soft_lutpair17";
  attribute SOFT_HLUTNM of \mi_be[18]_i_8\ : label is "soft_lutpair162";
  attribute SOFT_HLUTNM of \mi_be[19]_i_3\ : label is "soft_lutpair44";
  attribute SOFT_HLUTNM of \mi_be[1]_i_5\ : label is "soft_lutpair89";
  attribute SOFT_HLUTNM of \mi_be[20]_i_4\ : label is "soft_lutpair51";
  attribute SOFT_HLUTNM of \mi_be[21]_i_11\ : label is "soft_lutpair27";
  attribute SOFT_HLUTNM of \mi_be[21]_i_6\ : label is "soft_lutpair33";
  attribute SOFT_HLUTNM of \mi_be[23]_i_5\ : label is "soft_lutpair76";
  attribute SOFT_HLUTNM of \mi_be[23]_i_8\ : label is "soft_lutpair176";
  attribute SOFT_HLUTNM of \mi_be[25]_i_3\ : label is "soft_lutpair163";
  attribute SOFT_HLUTNM of \mi_be[25]_i_6\ : label is "soft_lutpair72";
  attribute SOFT_HLUTNM of \mi_be[26]_i_5\ : label is "soft_lutpair12";
  attribute SOFT_HLUTNM of \mi_be[26]_i_6\ : label is "soft_lutpair73";
  attribute SOFT_HLUTNM of \mi_be[26]_i_7\ : label is "soft_lutpair66";
  attribute SOFT_HLUTNM of \mi_be[27]_i_10\ : label is "soft_lutpair95";
  attribute SOFT_HLUTNM of \mi_be[27]_i_5\ : label is "soft_lutpair81";
  attribute SOFT_HLUTNM of \mi_be[27]_i_6\ : label is "soft_lutpair46";
  attribute SOFT_HLUTNM of \mi_be[27]_i_7\ : label is "soft_lutpair77";
  attribute SOFT_HLUTNM of \mi_be[28]_i_4\ : label is "soft_lutpair52";
  attribute SOFT_HLUTNM of \mi_be[28]_i_5\ : label is "soft_lutpair78";
  attribute SOFT_HLUTNM of \mi_be[2]_i_3\ : label is "soft_lutpair160";
  attribute SOFT_HLUTNM of \mi_be[30]_i_3\ : label is "soft_lutpair164";
  attribute SOFT_HLUTNM of \mi_be[30]_i_4\ : label is "soft_lutpair22";
  attribute SOFT_HLUTNM of \mi_be[31]_i_11\ : label is "soft_lutpair12";
  attribute SOFT_HLUTNM of \mi_be[31]_i_12\ : label is "soft_lutpair19";
  attribute SOFT_HLUTNM of \mi_be[31]_i_6\ : label is "soft_lutpair77";
  attribute SOFT_HLUTNM of \mi_be[31]_i_7\ : label is "soft_lutpair46";
  attribute SOFT_HLUTNM of \mi_be[32]_i_3\ : label is "soft_lutpair42";
  attribute SOFT_HLUTNM of \mi_be[32]_i_8\ : label is "soft_lutpair103";
  attribute SOFT_HLUTNM of \mi_be[33]_i_4\ : label is "soft_lutpair50";
  attribute SOFT_HLUTNM of \mi_be[35]_i_8\ : label is "soft_lutpair228";
  attribute SOFT_HLUTNM of \mi_be[36]_i_8\ : label is "soft_lutpair82";
  attribute SOFT_HLUTNM of \mi_be[37]_i_10\ : label is "soft_lutpair89";
  attribute SOFT_HLUTNM of \mi_be[37]_i_7\ : label is "soft_lutpair176";
  attribute SOFT_HLUTNM of \mi_be[37]_i_9\ : label is "soft_lutpair64";
  attribute SOFT_HLUTNM of \mi_be[38]_i_3\ : label is "soft_lutpair164";
  attribute SOFT_HLUTNM of \mi_be[39]_i_10\ : label is "soft_lutpair40";
  attribute SOFT_HLUTNM of \mi_be[39]_i_7\ : label is "soft_lutpair61";
  attribute SOFT_HLUTNM of \mi_be[39]_i_8\ : label is "soft_lutpair71";
  attribute SOFT_HLUTNM of \mi_be[3]_i_7\ : label is "soft_lutpair217";
  attribute SOFT_HLUTNM of \mi_be[41]_i_3\ : label is "soft_lutpair165";
  attribute SOFT_HLUTNM of \mi_be[41]_i_6\ : label is "soft_lutpair78";
  attribute SOFT_HLUTNM of \mi_be[42]_i_3\ : label is "soft_lutpair165";
  attribute SOFT_HLUTNM of \mi_be[42]_i_5\ : label is "soft_lutpair93";
  attribute SOFT_HLUTNM of \mi_be[42]_i_6\ : label is "soft_lutpair36";
  attribute SOFT_HLUTNM of \mi_be[43]_i_11\ : label is "soft_lutpair58";
  attribute SOFT_HLUTNM of \mi_be[43]_i_4\ : label is "soft_lutpair34";
  attribute SOFT_HLUTNM of \mi_be[44]_i_6\ : label is "soft_lutpair16";
  attribute SOFT_HLUTNM of \mi_be[45]_i_10\ : label is "soft_lutpair86";
  attribute SOFT_HLUTNM of \mi_be[45]_i_3\ : label is "soft_lutpair37";
  attribute SOFT_HLUTNM of \mi_be[45]_i_7\ : label is "soft_lutpair30";
  attribute SOFT_HLUTNM of \mi_be[45]_i_9\ : label is "soft_lutpair68";
  attribute SOFT_HLUTNM of \mi_be[47]_i_7\ : label is "soft_lutpair222";
  attribute SOFT_HLUTNM of \mi_be[47]_i_9\ : label is "soft_lutpair55";
  attribute SOFT_HLUTNM of \mi_be[49]_i_4\ : label is "soft_lutpair37";
  attribute SOFT_HLUTNM of \mi_be[49]_i_5\ : label is "soft_lutpair68";
  attribute SOFT_HLUTNM of \mi_be[49]_i_7\ : label is "soft_lutpair92";
  attribute SOFT_HLUTNM of \mi_be[49]_i_9\ : label is "soft_lutpair60";
  attribute SOFT_HLUTNM of \mi_be[4]_i_3\ : label is "soft_lutpair160";
  attribute SOFT_HLUTNM of \mi_be[4]_i_5\ : label is "soft_lutpair83";
  attribute SOFT_HLUTNM of \mi_be[50]_i_5\ : label is "soft_lutpair80";
  attribute SOFT_HLUTNM of \mi_be[50]_i_6\ : label is "soft_lutpair69";
  attribute SOFT_HLUTNM of \mi_be[51]_i_10\ : label is "soft_lutpair71";
  attribute SOFT_HLUTNM of \mi_be[51]_i_2\ : label is "soft_lutpair55";
  attribute SOFT_HLUTNM of \mi_be[51]_i_8\ : label is "soft_lutpair80";
  attribute SOFT_HLUTNM of \mi_be[52]_i_10\ : label is "soft_lutpair126";
  attribute SOFT_HLUTNM of \mi_be[52]_i_11\ : label is "soft_lutpair69";
  attribute SOFT_HLUTNM of \mi_be[52]_i_5\ : label is "soft_lutpair167";
  attribute SOFT_HLUTNM of \mi_be[52]_i_6\ : label is "soft_lutpair83";
  attribute SOFT_HLUTNM of \mi_be[52]_i_7\ : label is "soft_lutpair70";
  attribute SOFT_HLUTNM of \mi_be[52]_i_8\ : label is "soft_lutpair90";
  attribute SOFT_HLUTNM of \mi_be[53]_i_10\ : label is "soft_lutpair82";
  attribute SOFT_HLUTNM of \mi_be[53]_i_11\ : label is "soft_lutpair14";
  attribute SOFT_HLUTNM of \mi_be[53]_i_7\ : label is "soft_lutpair121";
  attribute SOFT_HLUTNM of \mi_be[53]_i_8\ : label is "soft_lutpair172";
  attribute SOFT_HLUTNM of \mi_be[53]_i_9\ : label is "soft_lutpair141";
  attribute SOFT_HLUTNM of \mi_be[54]_i_3\ : label is "soft_lutpair166";
  attribute SOFT_HLUTNM of \mi_be[55]_i_3\ : label is "soft_lutpair166";
  attribute SOFT_HLUTNM of \mi_be[55]_i_7\ : label is "soft_lutpair79";
  attribute SOFT_HLUTNM of \mi_be[56]_i_5\ : label is "soft_lutpair76";
  attribute SOFT_HLUTNM of \mi_be[56]_i_6\ : label is "soft_lutpair87";
  attribute SOFT_HLUTNM of \mi_be[57]_i_6\ : label is "soft_lutpair222";
  attribute SOFT_HLUTNM of \mi_be[58]_i_5\ : label is "soft_lutpair63";
  attribute SOFT_HLUTNM of \mi_be[58]_i_6\ : label is "soft_lutpair88";
  attribute SOFT_HLUTNM of \mi_be[58]_i_8\ : label is "soft_lutpair70";
  attribute SOFT_HLUTNM of \mi_be[59]_i_10\ : label is "soft_lutpair59";
  attribute SOFT_HLUTNM of \mi_be[59]_i_9\ : label is "soft_lutpair90";
  attribute SOFT_HLUTNM of \mi_be[5]_i_5\ : label is "soft_lutpair85";
  attribute SOFT_HLUTNM of \mi_be[60]_i_11\ : label is "soft_lutpair66";
  attribute SOFT_HLUTNM of \mi_be[60]_i_12\ : label is "soft_lutpair36";
  attribute SOFT_HLUTNM of \mi_be[60]_i_8\ : label is "soft_lutpair126";
  attribute SOFT_HLUTNM of \mi_be[61]_i_9\ : label is "soft_lutpair229";
  attribute SOFT_HLUTNM of \mi_be[62]_i_10\ : label is "soft_lutpair60";
  attribute SOFT_HLUTNM of \mi_be[62]_i_11\ : label is "soft_lutpair61";
  attribute SOFT_HLUTNM of \mi_be[62]_i_5\ : label is "soft_lutpair148";
  attribute SOFT_HLUTNM of \mi_be[62]_i_6\ : label is "soft_lutpair16";
  attribute SOFT_HLUTNM of \mi_be[62]_i_8\ : label is "soft_lutpair64";
  attribute SOFT_HLUTNM of \mi_be[62]_i_9\ : label is "soft_lutpair34";
  attribute SOFT_HLUTNM of \mi_be[63]_i_10\ : label is "soft_lutpair58";
  attribute SOFT_HLUTNM of \mi_be[63]_i_11\ : label is "soft_lutpair59";
  attribute SOFT_HLUTNM of \mi_be[63]_i_13\ : label is "soft_lutpair117";
  attribute SOFT_HLUTNM of \mi_be[63]_i_14\ : label is "soft_lutpair121";
  attribute SOFT_HLUTNM of \mi_be[63]_i_4\ : label is "soft_lutpair42";
  attribute SOFT_HLUTNM of \mi_be[63]_i_8\ : label is "soft_lutpair32";
  attribute SOFT_HLUTNM of \mi_be[6]_i_5\ : label is "soft_lutpair145";
  attribute SOFT_HLUTNM of \mi_be[6]_i_6\ : label is "soft_lutpair147";
  attribute SOFT_HLUTNM of \mi_be[6]_i_7\ : label is "soft_lutpair87";
  attribute SOFT_HLUTNM of \mi_be[7]_i_3\ : label is "soft_lutpair161";
  attribute SOFT_HLUTNM of \mi_be[7]_i_8\ : label is "soft_lutpair52";
  attribute SOFT_HLUTNM of \mi_be[9]_i_7\ : label is "soft_lutpair88";
  attribute SOFT_HLUTNM of \mi_buf[0]_i_1\ : label is "soft_lutpair224";
  attribute SOFT_HLUTNM of \mi_buf[1]_i_1\ : label is "soft_lutpair224";
  attribute SOFT_HLUTNM of \mi_buf[2]_i_1\ : label is "soft_lutpair118";
  attribute SOFT_HLUTNM of \mi_buf[3]_i_2\ : label is "soft_lutpair118";
  attribute SOFT_HLUTNM of \mi_burst[0]_i_1\ : label is "soft_lutpair178";
  attribute SOFT_HLUTNM of \mi_burst[1]_i_2\ : label is "soft_lutpair175";
  attribute SOFT_HLUTNM of mi_last_i_6 : label is "soft_lutpair67";
  attribute SOFT_HLUTNM of \mi_last_index_reg_d0[0]_i_1\ : label is "soft_lutpair146";
  attribute SOFT_HLUTNM of \mi_last_index_reg_d0[1]_i_1\ : label is "soft_lutpair154";
  attribute SOFT_HLUTNM of \mi_last_index_reg_d0[2]_i_1\ : label is "soft_lutpair157";
  attribute SOFT_HLUTNM of \mi_last_index_reg_d0[3]_i_1\ : label is "soft_lutpair157";
  attribute SOFT_HLUTNM of \mi_last_index_reg_d0[4]_i_1\ : label is "soft_lutpair154";
  attribute SOFT_HLUTNM of \mi_last_index_reg_d0[5]_i_1\ : label is "soft_lutpair146";
  attribute SOFT_HLUTNM of \mi_ptr[0]_i_3\ : label is "soft_lutpair134";
  attribute SOFT_HLUTNM of \mi_ptr[1]_i_1\ : label is "soft_lutpair11";
  attribute SOFT_HLUTNM of \mi_ptr[2]_i_1\ : label is "soft_lutpair11";
  attribute SOFT_HLUTNM of \mi_ptr[4]_i_4\ : label is "soft_lutpair32";
  attribute SOFT_HLUTNM of \mi_size[0]_i_1\ : label is "soft_lutpair167";
  attribute SOFT_HLUTNM of \mi_size[1]_i_1\ : label is "soft_lutpair174";
  attribute SOFT_HLUTNM of \mi_size[2]_i_1\ : label is "soft_lutpair41";
  attribute SOFT_HLUTNM of \mi_wcnt[3]_i_2\ : label is "soft_lutpair142";
  attribute SOFT_HLUTNM of \mi_wcnt[4]_i_2\ : label is "soft_lutpair142";
  attribute SOFT_HLUTNM of \mi_wcnt[5]_i_2\ : label is "soft_lutpair67";
  attribute SOFT_HLUTNM of \mi_wrap_be_next[0]_i_3\ : label is "soft_lutpair97";
  attribute SOFT_HLUTNM of \mi_wrap_be_next[0]_i_6\ : label is "soft_lutpair56";
  attribute SOFT_HLUTNM of \mi_wrap_be_next[0]_i_7\ : label is "soft_lutpair218";
  attribute SOFT_HLUTNM of \mi_wrap_be_next[10]_i_4\ : label is "soft_lutpair130";
  attribute SOFT_HLUTNM of \mi_wrap_be_next[10]_i_5\ : label is "soft_lutpair14";
  attribute SOFT_HLUTNM of \mi_wrap_be_next[11]_i_1\ : label is "soft_lutpair173";
  attribute SOFT_HLUTNM of \mi_wrap_be_next[11]_i_4\ : label is "soft_lutpair129";
  attribute SOFT_HLUTNM of \mi_wrap_be_next[12]_i_2\ : label is "soft_lutpair43";
  attribute SOFT_HLUTNM of \mi_wrap_be_next[12]_i_5\ : label is "soft_lutpair101";
  attribute SOFT_HLUTNM of \mi_wrap_be_next[12]_i_6\ : label is "soft_lutpair156";
  attribute SOFT_HLUTNM of \mi_wrap_be_next[12]_i_7\ : label is "soft_lutpair139";
  attribute SOFT_HLUTNM of \mi_wrap_be_next[13]_i_2\ : label is "soft_lutpair150";
  attribute SOFT_HLUTNM of \mi_wrap_be_next[13]_i_5\ : label is "soft_lutpair51";
  attribute SOFT_HLUTNM of \mi_wrap_be_next[14]_i_2\ : label is "soft_lutpair93";
  attribute SOFT_HLUTNM of \mi_wrap_be_next[14]_i_4\ : label is "soft_lutpair86";
  attribute SOFT_HLUTNM of \mi_wrap_be_next[15]_i_2\ : label is "soft_lutpair13";
  attribute SOFT_HLUTNM of \mi_wrap_be_next[15]_i_3\ : label is "soft_lutpair24";
  attribute SOFT_HLUTNM of \mi_wrap_be_next[16]_i_10\ : label is "soft_lutpair227";
  attribute SOFT_HLUTNM of \mi_wrap_be_next[16]_i_4\ : label is "soft_lutpair39";
  attribute SOFT_HLUTNM of \mi_wrap_be_next[16]_i_7\ : label is "soft_lutpair99";
  attribute SOFT_HLUTNM of \mi_wrap_be_next[16]_i_8\ : label is "soft_lutpair228";
  attribute SOFT_HLUTNM of \mi_wrap_be_next[17]_i_5\ : label is "soft_lutpair177";
  attribute SOFT_HLUTNM of \mi_wrap_be_next[18]_i_4\ : label is "soft_lutpair56";
  attribute SOFT_HLUTNM of \mi_wrap_be_next[18]_i_5\ : label is "soft_lutpair97";
  attribute SOFT_HLUTNM of \mi_wrap_be_next[18]_i_8\ : label is "soft_lutpair128";
  attribute SOFT_HLUTNM of \mi_wrap_be_next[19]_i_5\ : label is "soft_lutpair104";
  attribute SOFT_HLUTNM of \mi_wrap_be_next[1]_i_4\ : label is "soft_lutpair24";
  attribute SOFT_HLUTNM of \mi_wrap_be_next[1]_i_5\ : label is "soft_lutpair38";
  attribute SOFT_HLUTNM of \mi_wrap_be_next[1]_i_6\ : label is "soft_lutpair13";
  attribute SOFT_HLUTNM of \mi_wrap_be_next[20]_i_3\ : label is "soft_lutpair40";
  attribute SOFT_HLUTNM of \mi_wrap_be_next[21]_i_2\ : label is "soft_lutpair102";
  attribute SOFT_HLUTNM of \mi_wrap_be_next[21]_i_3\ : label is "soft_lutpair159";
  attribute SOFT_HLUTNM of \mi_wrap_be_next[22]_i_4\ : label is "soft_lutpair72";
  attribute SOFT_HLUTNM of \mi_wrap_be_next[22]_i_5\ : label is "soft_lutpair57";
  attribute SOFT_HLUTNM of \mi_wrap_be_next[23]_i_2\ : label is "soft_lutpair100";
  attribute SOFT_HLUTNM of \mi_wrap_be_next[24]_i_4\ : label is "soft_lutpair18";
  attribute SOFT_HLUTNM of \mi_wrap_be_next[24]_i_6\ : label is "soft_lutpair177";
  attribute SOFT_HLUTNM of \mi_wrap_be_next[27]_i_2\ : label is "soft_lutpair169";
  attribute SOFT_HLUTNM of \mi_wrap_be_next[27]_i_3\ : label is "soft_lutpair116";
  attribute SOFT_HLUTNM of \mi_wrap_be_next[28]_i_2\ : label is "soft_lutpair21";
  attribute SOFT_HLUTNM of \mi_wrap_be_next[28]_i_4\ : label is "soft_lutpair91";
  attribute SOFT_HLUTNM of \mi_wrap_be_next[29]_i_4\ : label is "soft_lutpair180";
  attribute SOFT_HLUTNM of \mi_wrap_be_next[29]_i_5\ : label is "soft_lutpair221";
  attribute SOFT_HLUTNM of \mi_wrap_be_next[2]_i_3\ : label is "soft_lutpair35";
  attribute SOFT_HLUTNM of \mi_wrap_be_next[2]_i_6\ : label is "soft_lutpair57";
  attribute SOFT_HLUTNM of \mi_wrap_be_next[2]_i_7\ : label is "soft_lutpair29";
  attribute SOFT_HLUTNM of \mi_wrap_be_next[30]_i_2\ : label is "soft_lutpair94";
  attribute SOFT_HLUTNM of \mi_wrap_be_next[30]_i_3\ : label is "soft_lutpair79";
  attribute SOFT_HLUTNM of \mi_wrap_be_next[30]_i_4\ : label is "soft_lutpair135";
  attribute SOFT_HLUTNM of \mi_wrap_be_next[31]_i_1\ : label is "soft_lutpair39";
  attribute SOFT_HLUTNM of \mi_wrap_be_next[31]_i_2\ : label is "soft_lutpair138";
  attribute SOFT_HLUTNM of \mi_wrap_be_next[32]_i_3\ : label is "soft_lutpair105";
  attribute SOFT_HLUTNM of \mi_wrap_be_next[34]_i_2\ : label is "soft_lutpair25";
  attribute SOFT_HLUTNM of \mi_wrap_be_next[34]_i_3\ : label is "soft_lutpair94";
  attribute SOFT_HLUTNM of \mi_wrap_be_next[34]_i_4\ : label is "soft_lutpair96";
  attribute SOFT_HLUTNM of \mi_wrap_be_next[34]_i_7\ : label is "soft_lutpair31";
  attribute SOFT_HLUTNM of \mi_wrap_be_next[34]_i_8\ : label is "soft_lutpair159";
  attribute SOFT_HLUTNM of \mi_wrap_be_next[36]_i_3\ : label is "soft_lutpair230";
  attribute SOFT_HLUTNM of \mi_wrap_be_next[36]_i_6\ : label is "soft_lutpair110";
  attribute SOFT_HLUTNM of \mi_wrap_be_next[36]_i_8\ : label is "soft_lutpair28";
  attribute SOFT_HLUTNM of \mi_wrap_be_next[37]_i_5\ : label is "soft_lutpair221";
  attribute SOFT_HLUTNM of \mi_wrap_be_next[37]_i_6\ : label is "soft_lutpair85";
  attribute SOFT_HLUTNM of \mi_wrap_be_next[38]_i_4\ : label is "soft_lutpair98";
  attribute SOFT_HLUTNM of \mi_wrap_be_next[38]_i_5\ : label is "soft_lutpair62";
  attribute SOFT_HLUTNM of \mi_wrap_be_next[38]_i_6\ : label is "soft_lutpair128";
  attribute SOFT_HLUTNM of \mi_wrap_be_next[39]_i_2\ : label is "soft_lutpair101";
  attribute SOFT_HLUTNM of \mi_wrap_be_next[39]_i_4\ : label is "soft_lutpair98";
  attribute SOFT_HLUTNM of \mi_wrap_be_next[3]_i_1\ : label is "soft_lutpair137";
  attribute SOFT_HLUTNM of \mi_wrap_be_next[3]_i_3\ : label is "soft_lutpair35";
  attribute SOFT_HLUTNM of \mi_wrap_be_next[3]_i_4\ : label is "soft_lutpair38";
  attribute SOFT_HLUTNM of \mi_wrap_be_next[3]_i_5\ : label is "soft_lutpair144";
  attribute SOFT_HLUTNM of \mi_wrap_be_next[40]_i_6\ : label is "soft_lutpair217";
  attribute SOFT_HLUTNM of \mi_wrap_be_next[40]_i_7\ : label is "soft_lutpair230";
  attribute SOFT_HLUTNM of \mi_wrap_be_next[40]_i_8\ : label is "soft_lutpair155";
  attribute SOFT_HLUTNM of \mi_wrap_be_next[40]_i_9\ : label is "soft_lutpair119";
  attribute SOFT_HLUTNM of \mi_wrap_be_next[41]_i_2\ : label is "soft_lutpair44";
  attribute SOFT_HLUTNM of \mi_wrap_be_next[42]_i_2\ : label is "soft_lutpair169";
  attribute SOFT_HLUTNM of \mi_wrap_be_next[43]_i_3\ : label is "soft_lutpair141";
  attribute SOFT_HLUTNM of \mi_wrap_be_next[43]_i_4\ : label is "soft_lutpair130";
  attribute SOFT_HLUTNM of \mi_wrap_be_next[44]_i_4\ : label is "soft_lutpair110";
  attribute SOFT_HLUTNM of \mi_wrap_be_next[44]_i_5\ : label is "soft_lutpair96";
  attribute SOFT_HLUTNM of \mi_wrap_be_next[44]_i_6\ : label is "soft_lutpair143";
  attribute SOFT_HLUTNM of \mi_wrap_be_next[44]_i_7\ : label is "soft_lutpair103";
  attribute SOFT_HLUTNM of \mi_wrap_be_next[45]_i_6\ : label is "soft_lutpair21";
  attribute SOFT_HLUTNM of \mi_wrap_be_next[45]_i_7\ : label is "soft_lutpair102";
  attribute SOFT_HLUTNM of \mi_wrap_be_next[46]_i_2\ : label is "soft_lutpair27";
  attribute SOFT_HLUTNM of \mi_wrap_be_next[46]_i_5\ : label is "soft_lutpair81";
  attribute SOFT_HLUTNM of \mi_wrap_be_next[47]_i_2\ : label is "soft_lutpair25";
  attribute SOFT_HLUTNM of \mi_wrap_be_next[48]_i_14\ : label is "soft_lutpair179";
  attribute SOFT_HLUTNM of \mi_wrap_be_next[48]_i_3\ : label is "soft_lutpair99";
  attribute SOFT_HLUTNM of \mi_wrap_be_next[48]_i_4\ : label is "soft_lutpair10";
  attribute SOFT_HLUTNM of \mi_wrap_be_next[48]_i_5\ : label is "soft_lutpair17";
  attribute SOFT_HLUTNM of \mi_wrap_be_next[48]_i_7\ : label is "soft_lutpair50";
  attribute SOFT_HLUTNM of \mi_wrap_be_next[49]_i_2\ : label is "soft_lutpair10";
  attribute SOFT_HLUTNM of \mi_wrap_be_next[49]_i_4\ : label is "soft_lutpair29";
  attribute SOFT_HLUTNM of \mi_wrap_be_next[49]_i_6\ : label is "soft_lutpair136";
  attribute SOFT_HLUTNM of \mi_wrap_be_next[49]_i_7\ : label is "soft_lutpair43";
  attribute SOFT_HLUTNM of \mi_wrap_be_next[49]_i_8\ : label is "soft_lutpair105";
  attribute SOFT_HLUTNM of \mi_wrap_be_next[4]_i_4\ : label is "soft_lutpair180";
  attribute SOFT_HLUTNM of \mi_wrap_be_next[50]_i_2\ : label is "soft_lutpair92";
  attribute SOFT_HLUTNM of \mi_wrap_be_next[51]_i_1\ : label is "soft_lutpair173";
  attribute SOFT_HLUTNM of \mi_wrap_be_next[51]_i_4\ : label is "soft_lutpair116";
  attribute SOFT_HLUTNM of \mi_wrap_be_next[51]_i_5\ : label is "soft_lutpair144";
  attribute SOFT_HLUTNM of \mi_wrap_be_next[52]_i_2\ : label is "soft_lutpair15";
  attribute SOFT_HLUTNM of \mi_wrap_be_next[52]_i_3\ : label is "soft_lutpair151";
  attribute SOFT_HLUTNM of \mi_wrap_be_next[53]_i_4\ : label is "soft_lutpair109";
  attribute SOFT_HLUTNM of \mi_wrap_be_next[53]_i_5\ : label is "soft_lutpair158";
  attribute SOFT_HLUTNM of \mi_wrap_be_next[53]_i_6\ : label is "soft_lutpair115";
  attribute SOFT_HLUTNM of \mi_wrap_be_next[54]_i_2\ : label is "soft_lutpair30";
  attribute SOFT_HLUTNM of \mi_wrap_be_next[55]_i_1\ : label is "soft_lutpair174";
  attribute SOFT_HLUTNM of \mi_wrap_be_next[55]_i_4\ : label is "soft_lutpair218";
  attribute SOFT_HLUTNM of \mi_wrap_be_next[55]_i_5\ : label is "soft_lutpair179";
  attribute SOFT_HLUTNM of \mi_wrap_be_next[56]_i_2\ : label is "soft_lutpair139";
  attribute SOFT_HLUTNM of \mi_wrap_be_next[56]_i_3\ : label is "soft_lutpair134";
  attribute SOFT_HLUTNM of \mi_wrap_be_next[56]_i_4\ : label is "soft_lutpair158";
  attribute SOFT_HLUTNM of \mi_wrap_be_next[56]_i_6\ : label is "soft_lutpair95";
  attribute SOFT_HLUTNM of \mi_wrap_be_next[56]_i_7\ : label is "soft_lutpair153";
  attribute SOFT_HLUTNM of \mi_wrap_be_next[56]_i_8\ : label is "soft_lutpair138";
  attribute SOFT_HLUTNM of \mi_wrap_be_next[57]_i_1\ : label is "soft_lutpair175";
  attribute SOFT_HLUTNM of \mi_wrap_be_next[57]_i_4\ : label is "soft_lutpair115";
  attribute SOFT_HLUTNM of \mi_wrap_be_next[57]_i_5\ : label is "soft_lutpair109";
  attribute SOFT_HLUTNM of \mi_wrap_be_next[58]_i_3\ : label is "soft_lutpair149";
  attribute SOFT_HLUTNM of \mi_wrap_be_next[58]_i_4\ : label is "soft_lutpair145";
  attribute SOFT_HLUTNM of \mi_wrap_be_next[58]_i_6\ : label is "soft_lutpair104";
  attribute SOFT_HLUTNM of \mi_wrap_be_next[59]_i_1\ : label is "soft_lutpair178";
  attribute SOFT_HLUTNM of \mi_wrap_be_next[59]_i_4\ : label is "soft_lutpair153";
  attribute SOFT_HLUTNM of \mi_wrap_be_next[59]_i_5\ : label is "soft_lutpair227";
  attribute SOFT_HLUTNM of \mi_wrap_be_next[5]_i_5\ : label is "soft_lutpair156";
  attribute SOFT_HLUTNM of \mi_wrap_be_next[5]_i_6\ : label is "soft_lutpair129";
  attribute SOFT_HLUTNM of \mi_wrap_be_next[60]_i_2\ : label is "soft_lutpair31";
  attribute SOFT_HLUTNM of \mi_wrap_be_next[60]_i_4\ : label is "soft_lutpair15";
  attribute SOFT_HLUTNM of \mi_wrap_be_next[60]_i_6\ : label is "soft_lutpair28";
  attribute SOFT_HLUTNM of \mi_wrap_be_next[60]_i_7\ : label is "soft_lutpair119";
  attribute SOFT_HLUTNM of \mi_wrap_be_next[61]_i_1\ : label is "soft_lutpair135";
  attribute SOFT_HLUTNM of \mi_wrap_be_next[61]_i_3\ : label is "soft_lutpair162";
  attribute SOFT_HLUTNM of \mi_wrap_be_next[61]_i_4\ : label is "soft_lutpair100";
  attribute SOFT_HLUTNM of \mi_wrap_be_next[62]_i_3\ : label is "soft_lutpair62";
  attribute SOFT_HLUTNM of \mi_wrap_be_next[63]_i_1\ : label is "soft_lutpair41";
  attribute SOFT_HLUTNM of \mi_wrap_be_next[6]_i_3\ : label is "soft_lutpair33";
  attribute SOFT_HLUTNM of \mi_wrap_be_next[7]_i_1\ : label is "soft_lutpair137";
  attribute SOFT_HLUTNM of \mi_wrap_be_next[7]_i_3\ : label is "soft_lutpair132";
  attribute SOFT_HLUTNM of \mi_wrap_be_next[7]_i_5\ : label is "soft_lutpair143";
  attribute SOFT_HLUTNM of \mi_wrap_be_next[8]_i_5\ : label is "soft_lutpair91";
  attribute SOFT_HLUTNM of \mi_wrap_be_next[9]_i_4\ : label is "soft_lutpair125";
  attribute SOFT_HLUTNM of \mi_wrap_cnt[1]_i_1\ : label is "soft_lutpair132";
  attribute SOFT_HLUTNM of \mi_wrap_cnt[2]_i_3\ : label is "soft_lutpair125";
  attribute SOFT_HLUTNM of \mi_wrap_cnt[2]_i_4\ : label is "soft_lutpair131";
  attribute SOFT_HLUTNM of \mi_wrap_cnt[3]_i_2\ : label is "soft_lutpair136";
  attribute SOFT_HLUTNM of \mi_wrap_cnt[3]_i_6\ : label is "soft_lutpair131";
  attribute SOFT_HLUTNM of \mi_wrap_cnt[3]_i_7\ : label is "soft_lutpair18";
  attribute SOFT_HLUTNM of \mi_wstrb_mask_d2[0]_i_1\ : label is "soft_lutpair48";
  attribute SOFT_HLUTNM of \mi_wstrb_mask_d2[10]_i_2\ : label is "soft_lutpair140";
  attribute SOFT_HLUTNM of \mi_wstrb_mask_d2[10]_i_3\ : label is "soft_lutpair197";
  attribute SOFT_HLUTNM of \mi_wstrb_mask_d2[11]_i_2\ : label is "soft_lutpair108";
  attribute SOFT_HLUTNM of \mi_wstrb_mask_d2[12]_i_2\ : label is "soft_lutpair113";
  attribute SOFT_HLUTNM of \mi_wstrb_mask_d2[15]_i_2\ : label is "soft_lutpair75";
  attribute SOFT_HLUTNM of \mi_wstrb_mask_d2[17]_i_2\ : label is "soft_lutpair26";
  attribute SOFT_HLUTNM of \mi_wstrb_mask_d2[18]_i_2\ : label is "soft_lutpair168";
  attribute SOFT_HLUTNM of \mi_wstrb_mask_d2[1]_i_2\ : label is "soft_lutpair215";
  attribute SOFT_HLUTNM of \mi_wstrb_mask_d2[22]_i_2\ : label is "soft_lutpair225";
  attribute SOFT_HLUTNM of \mi_wstrb_mask_d2[26]_i_2\ : label is "soft_lutpair26";
  attribute SOFT_HLUTNM of \mi_wstrb_mask_d2[26]_i_3\ : label is "soft_lutpair133";
  attribute SOFT_HLUTNM of \mi_wstrb_mask_d2[28]_i_3\ : label is "soft_lutpair48";
  attribute SOFT_HLUTNM of \mi_wstrb_mask_d2[29]_i_2\ : label is "soft_lutpair120";
  attribute SOFT_HLUTNM of \mi_wstrb_mask_d2[29]_i_3\ : label is "soft_lutpair108";
  attribute SOFT_HLUTNM of \mi_wstrb_mask_d2[29]_i_4\ : label is "soft_lutpair23";
  attribute SOFT_HLUTNM of \mi_wstrb_mask_d2[31]_i_2\ : label is "soft_lutpair220";
  attribute SOFT_HLUTNM of \mi_wstrb_mask_d2[33]_i_2\ : label is "soft_lutpair65";
  attribute SOFT_HLUTNM of \mi_wstrb_mask_d2[37]_i_2\ : label is "soft_lutpair213";
  attribute SOFT_HLUTNM of \mi_wstrb_mask_d2[37]_i_3\ : label is "soft_lutpair106";
  attribute SOFT_HLUTNM of \mi_wstrb_mask_d2[39]_i_2\ : label is "soft_lutpair226";
  attribute SOFT_HLUTNM of \mi_wstrb_mask_d2[39]_i_3\ : label is "soft_lutpair47";
  attribute SOFT_HLUTNM of \mi_wstrb_mask_d2[3]_i_1\ : label is "soft_lutpair122";
  attribute SOFT_HLUTNM of \mi_wstrb_mask_d2[3]_i_2\ : label is "soft_lutpair47";
  attribute SOFT_HLUTNM of \mi_wstrb_mask_d2[40]_i_2\ : label is "soft_lutpair84";
  attribute SOFT_HLUTNM of \mi_wstrb_mask_d2[40]_i_3\ : label is "soft_lutpair122";
  attribute SOFT_HLUTNM of \mi_wstrb_mask_d2[40]_i_4\ : label is "soft_lutpair152";
  attribute SOFT_HLUTNM of \mi_wstrb_mask_d2[41]_i_2\ : label is "soft_lutpair226";
  attribute SOFT_HLUTNM of \mi_wstrb_mask_d2[44]_i_2\ : label is "soft_lutpair219";
  attribute SOFT_HLUTNM of \mi_wstrb_mask_d2[45]_i_2\ : label is "soft_lutpair75";
  attribute SOFT_HLUTNM of \mi_wstrb_mask_d2[45]_i_3\ : label is "soft_lutpair200";
  attribute SOFT_HLUTNM of \mi_wstrb_mask_d2[47]_i_2\ : label is "soft_lutpair54";
  attribute SOFT_HLUTNM of \mi_wstrb_mask_d2[48]_i_2\ : label is "soft_lutpair219";
  attribute SOFT_HLUTNM of \mi_wstrb_mask_d2[49]_i_2\ : label is "soft_lutpair215";
  attribute SOFT_HLUTNM of \mi_wstrb_mask_d2[49]_i_3\ : label is "soft_lutpair74";
  attribute SOFT_HLUTNM of \mi_wstrb_mask_d2[51]_i_2\ : label is "soft_lutpair74";
  attribute SOFT_HLUTNM of \mi_wstrb_mask_d2[52]_i_2\ : label is "soft_lutpair113";
  attribute SOFT_HLUTNM of \mi_wstrb_mask_d2[52]_i_3\ : label is "soft_lutpair220";
  attribute SOFT_HLUTNM of \mi_wstrb_mask_d2[53]_i_2\ : label is "soft_lutpair114";
  attribute SOFT_HLUTNM of \mi_wstrb_mask_d2[53]_i_3\ : label is "soft_lutpair170";
  attribute SOFT_HLUTNM of \mi_wstrb_mask_d2[54]_i_3\ : label is "soft_lutpair84";
  attribute SOFT_HLUTNM of \mi_wstrb_mask_d2[54]_i_4\ : label is "soft_lutpair152";
  attribute SOFT_HLUTNM of \mi_wstrb_mask_d2[55]_i_2\ : label is "soft_lutpair111";
  attribute SOFT_HLUTNM of \mi_wstrb_mask_d2[55]_i_3\ : label is "soft_lutpair23";
  attribute SOFT_HLUTNM of \mi_wstrb_mask_d2[55]_i_4\ : label is "soft_lutpair170";
  attribute SOFT_HLUTNM of \mi_wstrb_mask_d2[56]_i_2\ : label is "soft_lutpair168";
  attribute SOFT_HLUTNM of \mi_wstrb_mask_d2[56]_i_3\ : label is "soft_lutpair225";
  attribute SOFT_HLUTNM of \mi_wstrb_mask_d2[58]_i_2\ : label is "soft_lutpair140";
  attribute SOFT_HLUTNM of \mi_wstrb_mask_d2[58]_i_3\ : label is "soft_lutpair213";
  attribute SOFT_HLUTNM of \mi_wstrb_mask_d2[59]_i_2\ : label is "soft_lutpair114";
  attribute SOFT_HLUTNM of \mi_wstrb_mask_d2[59]_i_3\ : label is "soft_lutpair106";
  attribute SOFT_HLUTNM of \mi_wstrb_mask_d2[5]_i_2\ : label is "soft_lutpair120";
  attribute SOFT_HLUTNM of \mi_wstrb_mask_d2[60]_i_2\ : label is "soft_lutpair107";
  attribute SOFT_HLUTNM of \mi_wstrb_mask_d2[62]_i_3\ : label is "soft_lutpair197";
  attribute SOFT_HLUTNM of \mi_wstrb_mask_d2[62]_i_4\ : label is "soft_lutpair133";
  attribute SOFT_HLUTNM of \mi_wstrb_mask_d2[63]_i_2\ : label is "soft_lutpair65";
  attribute SOFT_HLUTNM of \mi_wstrb_mask_d2[63]_i_3\ : label is "soft_lutpair54";
  attribute SOFT_HLUTNM of \mi_wstrb_mask_d2[7]_i_2\ : label is "soft_lutpair107";
  attribute SOFT_HLUTNM of \mi_wstrb_mask_d2[9]_i_2\ : label is "soft_lutpair111";
  attribute SOFT_HLUTNM of \mi_wstrb_mask_d2[9]_i_3\ : label is "soft_lutpair200";
  attribute SOFT_HLUTNM of \next_mi_len[7]_i_2\ : label is "soft_lutpair53";
  attribute SOFT_HLUTNM of \si_buf[0]_i_1\ : label is "soft_lutpair223";
  attribute SOFT_HLUTNM of \si_buf[1]_i_1\ : label is "soft_lutpair223";
  attribute SOFT_HLUTNM of \si_buf[2]_i_1\ : label is "soft_lutpair127";
  attribute SOFT_HLUTNM of \si_buf[3]_i_1\ : label is "soft_lutpair127";
  attribute SOFT_HLUTNM of \si_word[1]_i_2\ : label is "soft_lutpair112";
  attribute SOFT_HLUTNM of \si_word[2]_i_3\ : label is "soft_lutpair123";
  attribute SOFT_HLUTNM of \si_word[2]_i_4\ : label is "soft_lutpair112";
  attribute C_ADDRA_WIDTH : integer;
  attribute C_ADDRA_WIDTH of w_buffer : label is 9;
  attribute C_ADDRB_WIDTH : integer;
  attribute C_ADDRB_WIDTH of w_buffer : label is 9;
  attribute C_ALGORITHM : integer;
  attribute C_ALGORITHM of w_buffer : label is 1;
  attribute C_AXI_ID_WIDTH of w_buffer : label is 4;
  attribute C_AXI_SLAVE_TYPE : integer;
  attribute C_AXI_SLAVE_TYPE of w_buffer : label is 0;
  attribute C_AXI_TYPE of w_buffer : label is 1;
  attribute C_BYTE_SIZE : integer;
  attribute C_BYTE_SIZE of w_buffer : label is 9;
  attribute C_COMMON_CLK : integer;
  attribute C_COMMON_CLK of w_buffer : label is 0;
  attribute C_COUNT_18K_BRAM : string;
  attribute C_COUNT_18K_BRAM of w_buffer : label is "";
  attribute C_COUNT_36K_BRAM : string;
  attribute C_COUNT_36K_BRAM of w_buffer : label is "";
  attribute C_CTRL_ECC_ALGO : string;
  attribute C_CTRL_ECC_ALGO of w_buffer : label is "ECCHSIAO32-7";
  attribute C_DEFAULT_DATA : string;
  attribute C_DEFAULT_DATA of w_buffer : label is "0";
  attribute C_DISABLE_WARN_BHV_COLL : integer;
  attribute C_DISABLE_WARN_BHV_COLL of w_buffer : label is 1;
  attribute C_DISABLE_WARN_BHV_RANGE : integer;
  attribute C_DISABLE_WARN_BHV_RANGE of w_buffer : label is 0;
  attribute C_ELABORATION_DIR : string;
  attribute C_ELABORATION_DIR of w_buffer : label is "";
  attribute C_ENABLE_32BIT_ADDRESS : integer;
  attribute C_ENABLE_32BIT_ADDRESS of w_buffer : label is 0;
  attribute C_EN_DEEPSLEEP_PIN : integer;
  attribute C_EN_DEEPSLEEP_PIN of w_buffer : label is 0;
  attribute C_EN_ECC_PIPE : integer;
  attribute C_EN_ECC_PIPE of w_buffer : label is 0;
  attribute C_EN_RDADDRA_CHG : integer;
  attribute C_EN_RDADDRA_CHG of w_buffer : label is 0;
  attribute C_EN_RDADDRB_CHG : integer;
  attribute C_EN_RDADDRB_CHG of w_buffer : label is 0;
  attribute C_EN_SAFETY_CKT of w_buffer : label is 0;
  attribute C_EN_SHUTDOWN_PIN : integer;
  attribute C_EN_SHUTDOWN_PIN of w_buffer : label is 0;
  attribute C_EN_SLEEP_PIN : integer;
  attribute C_EN_SLEEP_PIN of w_buffer : label is 0;
  attribute C_EST_POWER_SUMMARY : string;
  attribute C_EST_POWER_SUMMARY of w_buffer : label is "";
  attribute C_FAMILY of w_buffer : label is "kintex7";
  attribute C_HAS_AXI_ID of w_buffer : label is 0;
  attribute C_HAS_ENA : integer;
  attribute C_HAS_ENA of w_buffer : label is 1;
  attribute C_HAS_ENB : integer;
  attribute C_HAS_ENB of w_buffer : label is 1;
  attribute C_HAS_INJECTERR : integer;
  attribute C_HAS_INJECTERR of w_buffer : label is 0;
  attribute C_HAS_MEM_OUTPUT_REGS_A : integer;
  attribute C_HAS_MEM_OUTPUT_REGS_A of w_buffer : label is 0;
  attribute C_HAS_MEM_OUTPUT_REGS_B : integer;
  attribute C_HAS_MEM_OUTPUT_REGS_B of w_buffer : label is 1;
  attribute C_HAS_MUX_OUTPUT_REGS_A : integer;
  attribute C_HAS_MUX_OUTPUT_REGS_A of w_buffer : label is 0;
  attribute C_HAS_MUX_OUTPUT_REGS_B : integer;
  attribute C_HAS_MUX_OUTPUT_REGS_B of w_buffer : label is 0;
  attribute C_HAS_REGCEA : integer;
  attribute C_HAS_REGCEA of w_buffer : label is 0;
  attribute C_HAS_REGCEB : integer;
  attribute C_HAS_REGCEB of w_buffer : label is 0;
  attribute C_HAS_RSTA : integer;
  attribute C_HAS_RSTA of w_buffer : label is 0;
  attribute C_HAS_RSTB : integer;
  attribute C_HAS_RSTB of w_buffer : label is 0;
  attribute C_HAS_SOFTECC_INPUT_REGS_A : integer;
  attribute C_HAS_SOFTECC_INPUT_REGS_A of w_buffer : label is 0;
  attribute C_HAS_SOFTECC_OUTPUT_REGS_B : integer;
  attribute C_HAS_SOFTECC_OUTPUT_REGS_B of w_buffer : label is 0;
  attribute C_INITA_VAL : string;
  attribute C_INITA_VAL of w_buffer : label is "0";
  attribute C_INITB_VAL : string;
  attribute C_INITB_VAL of w_buffer : label is "0";
  attribute C_INIT_FILE : string;
  attribute C_INIT_FILE of w_buffer : label is "BlankString";
  attribute C_INIT_FILE_NAME : string;
  attribute C_INIT_FILE_NAME of w_buffer : label is "BlankString";
  attribute C_INTERFACE_TYPE of w_buffer : label is 0;
  attribute C_LOAD_INIT_FILE : integer;
  attribute C_LOAD_INIT_FILE of w_buffer : label is 0;
  attribute C_MEM_TYPE : integer;
  attribute C_MEM_TYPE of w_buffer : label is 1;
  attribute C_MUX_PIPELINE_STAGES : integer;
  attribute C_MUX_PIPELINE_STAGES of w_buffer : label is 0;
  attribute C_PRIM_TYPE : integer;
  attribute C_PRIM_TYPE of w_buffer : label is 1;
  attribute C_READ_DEPTH_A : integer;
  attribute C_READ_DEPTH_A of w_buffer : label is 512;
  attribute C_READ_DEPTH_B : integer;
  attribute C_READ_DEPTH_B of w_buffer : label is 512;
  attribute C_READ_LATENCY_A : integer;
  attribute C_READ_LATENCY_A of w_buffer : label is 1;
  attribute C_READ_LATENCY_B : integer;
  attribute C_READ_LATENCY_B of w_buffer : label is 1;
  attribute C_READ_WIDTH_A : integer;
  attribute C_READ_WIDTH_A of w_buffer : label is 576;
  attribute C_READ_WIDTH_B : integer;
  attribute C_READ_WIDTH_B of w_buffer : label is 576;
  attribute C_RSTRAM_A : integer;
  attribute C_RSTRAM_A of w_buffer : label is 0;
  attribute C_RSTRAM_B : integer;
  attribute C_RSTRAM_B of w_buffer : label is 0;
  attribute C_RST_PRIORITY_A : string;
  attribute C_RST_PRIORITY_A of w_buffer : label is "CE";
  attribute C_RST_PRIORITY_B : string;
  attribute C_RST_PRIORITY_B of w_buffer : label is "CE";
  attribute C_SIM_COLLISION_CHECK : string;
  attribute C_SIM_COLLISION_CHECK of w_buffer : label is "GENERATE_X_ONLY";
  attribute C_USE_BRAM_BLOCK : integer;
  attribute C_USE_BRAM_BLOCK of w_buffer : label is 0;
  attribute C_USE_BYTE_WEA : integer;
  attribute C_USE_BYTE_WEA of w_buffer : label is 1;
  attribute C_USE_BYTE_WEB : integer;
  attribute C_USE_BYTE_WEB of w_buffer : label is 1;
  attribute C_USE_DEFAULT_DATA : integer;
  attribute C_USE_DEFAULT_DATA of w_buffer : label is 0;
  attribute C_USE_ECC of w_buffer : label is 0;
  attribute C_USE_SOFTECC : integer;
  attribute C_USE_SOFTECC of w_buffer : label is 0;
  attribute C_USE_URAM : integer;
  attribute C_USE_URAM of w_buffer : label is 0;
  attribute C_WEA_WIDTH : integer;
  attribute C_WEA_WIDTH of w_buffer : label is 64;
  attribute C_WEB_WIDTH : integer;
  attribute C_WEB_WIDTH of w_buffer : label is 64;
  attribute C_WRITE_DEPTH_A : integer;
  attribute C_WRITE_DEPTH_A of w_buffer : label is 512;
  attribute C_WRITE_DEPTH_B : integer;
  attribute C_WRITE_DEPTH_B of w_buffer : label is 512;
  attribute C_WRITE_MODE_A : string;
  attribute C_WRITE_MODE_A of w_buffer : label is "WRITE_FIRST";
  attribute C_WRITE_MODE_B : string;
  attribute C_WRITE_MODE_B of w_buffer : label is "WRITE_FIRST";
  attribute C_WRITE_WIDTH_A : integer;
  attribute C_WRITE_WIDTH_A of w_buffer : label is 576;
  attribute C_WRITE_WIDTH_B : integer;
  attribute C_WRITE_WIDTH_B of w_buffer : label is 576;
  attribute C_XDEVICEFAMILY : string;
  attribute C_XDEVICEFAMILY of w_buffer : label is "kintex7";
  attribute downgradeipidentifiedwarnings : string;
  attribute downgradeipidentifiedwarnings of w_buffer : label is "yes";
begin
  D(7 downto 0) <= \^d\(7 downto 0);
  E(0) <= \^e\(0);
  \FSM_sequential_mi_state_reg[2]_0\ <= \^fsm_sequential_mi_state_reg[2]_0\;
  \FSM_sequential_si_state_reg[0]_0\(0) <= \^fsm_sequential_si_state_reg[0]_0\(0);
  M_AXI_AWADDR(31 downto 0) <= \^m_axi_awaddr\(31 downto 0);
  M_AXI_WLAST_i_reg_0 <= \^m_axi_wlast_i_reg_0\;
  M_AXI_WVALID_i_reg_0 <= \^m_axi_wvalid_i_reg_0\;
  M_AXI_WVALID_i_reg_1 <= \^m_axi_wvalid_i_reg_1\;
  Q(0) <= \^q\(0);
  SR(0) <= \^sr\(0);
  S_AXI_WREADY_i_reg_0 <= \^s_axi_wready_i_reg_0\;
  aw_push <= \^aw_push\;
  \goreg_dm.dout_i_reg[23]\(1 downto 0) <= \^goreg_dm.dout_i_reg[23]\(1 downto 0);
  \goreg_dm.dout_i_reg[26]\(2 downto 0) <= \^goreg_dm.dout_i_reg[26]\(2 downto 0);
  mi_first <= \^mi_first\;
  mi_last <= \^mi_last\;
  mi_last_d1_reg_0 <= \^mi_last_d1_reg_0\;
  mi_state(2 downto 0) <= \^mi_state\(2 downto 0);
  \si_wrap_be_next_reg[2]_0\(0) <= \^si_wrap_be_next_reg[2]_0\(0);
\FSM_sequential_mi_state[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \mi_state_ns__0\(0),
      I1 => \FSM_sequential_mi_state[2]_i_3_n_0\,
      I2 => \^mi_state\(0),
      O => \FSM_sequential_mi_state[0]_i_1_n_0\
    );
\FSM_sequential_mi_state[0]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"56575D5554555D55"
    )
        port map (
      I0 => \^mi_state\(0),
      I1 => \^mi_state\(2),
      I2 => dw_fifogen_aw_i_4_n_0,
      I3 => m_axi_awready,
      I4 => \^mi_state\(1),
      I5 => mi_awvalid,
      O => \mi_state_ns__0\(0)
    );
\FSM_sequential_mi_state[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00FBFFFFFF000000"
    )
        port map (
      I0 => dw_fifogen_aw_i_4_n_0,
      I1 => m_axi_awready,
      I2 => \^mi_state\(2),
      I3 => \^mi_state\(0),
      I4 => \FSM_sequential_mi_state[2]_i_3_n_0\,
      I5 => \^mi_state\(1),
      O => \FSM_sequential_mi_state[1]_i_1_n_0\
    );
\FSM_sequential_mi_state[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \mi_state_ns__0\(2),
      I1 => \FSM_sequential_mi_state[2]_i_3_n_0\,
      I2 => \^mi_state\(2),
      O => \FSM_sequential_mi_state[2]_i_1_n_0\
    );
\FSM_sequential_mi_state[2]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF08080038"
    )
        port map (
      I0 => dw_fifogen_aw_i_4_n_0,
      I1 => \^mi_state\(2),
      I2 => \^mi_state\(1),
      I3 => \^mi_state\(0),
      I4 => m_axi_awready,
      I5 => load_mi_next,
      O => \mi_state_ns__0\(2)
    );
\FSM_sequential_mi_state[2]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FBFFAAAAABBFAAAA"
    )
        port map (
      I0 => \FSM_sequential_mi_state[2]_i_4_n_0\,
      I1 => \^mi_state\(1),
      I2 => \^mi_state\(0),
      I3 => dw_fifogen_aw_i_4_n_0,
      I4 => \^mi_state\(2),
      I5 => m_axi_awready,
      O => \FSM_sequential_mi_state[2]_i_3_n_0\
    );
\FSM_sequential_mi_state[2]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000EEEEEEE0"
    )
        port map (
      I0 => \FSM_sequential_mi_state[2]_i_5_n_0\,
      I1 => \FSM_sequential_mi_state[2]_i_6_n_0\,
      I2 => \^mi_state\(1),
      I3 => \^mi_state\(0),
      I4 => mi_awvalid,
      I5 => \^mi_state\(2),
      O => \FSM_sequential_mi_state[2]_i_4_n_0\
    );
\FSM_sequential_mi_state[2]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8080FF80FFFFFFFF"
    )
        port map (
      I0 => \^m_axi_wlast_i_reg_0\,
      I1 => m_axi_wready,
      I2 => \^m_axi_wvalid_i_reg_0\,
      I3 => m_axi_awready,
      I4 => \^mi_state\(0),
      I5 => \^mi_state\(1),
      O => \FSM_sequential_mi_state[2]_i_5_n_0\
    );
\FSM_sequential_mi_state[2]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00100000"
    )
        port map (
      I0 => \^m_axi_wlast_i_reg_0\,
      I1 => \^mi_last\,
      I2 => \^mi_state\(0),
      I3 => \^mi_last_d1_reg_0\,
      I4 => mi_awvalid,
      O => \FSM_sequential_mi_state[2]_i_6_n_0\
    );
\FSM_sequential_mi_state_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \out\,
      CE => '1',
      D => \FSM_sequential_mi_state[0]_i_1_n_0\,
      Q => \^mi_state\(0),
      R => \^sr\(0)
    );
\FSM_sequential_mi_state_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \out\,
      CE => '1',
      D => \FSM_sequential_mi_state[1]_i_1_n_0\,
      Q => \^mi_state\(1),
      R => \^sr\(0)
    );
\FSM_sequential_mi_state_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \out\,
      CE => '1',
      D => \FSM_sequential_mi_state[2]_i_1_n_0\,
      Q => \^mi_state\(2),
      R => \^sr\(0)
    );
\FSM_sequential_si_state[1]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \^s_axi_wready_i_reg_0\,
      I1 => s_axi_wvalid,
      O => \FSM_sequential_si_state[1]_i_2_n_0\
    );
\FSM_sequential_si_state_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \out\,
      CE => '1',
      D => s_aw_reg_n_30,
      Q => \^fsm_sequential_si_state_reg[0]_0\(0),
      R => \^sr\(0)
    );
\FSM_sequential_si_state_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \out\,
      CE => '1',
      D => s_aw_reg_n_31,
      Q => si_state(1),
      R => \^sr\(0)
    );
M_AXI_AWVALID_i_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \out\,
      CE => '1',
      D => M_AXI_AWVALID_i_reg_0,
      Q => m_axi_awvalid,
      R => \^sr\(0)
    );
M_AXI_WLAST_i_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8A800000"
    )
        port map (
      I0 => \^fsm_sequential_mi_state_reg[2]_0\,
      I1 => \^m_axi_wlast_i_reg_0\,
      I2 => \^m_axi_wvalid_i_reg_1\,
      I3 => \^mi_last_d1_reg_0\,
      I4 => \si_buf_reg[0]_0\,
      O => M_AXI_WLAST_i_i_1_n_0
    );
M_AXI_WLAST_i_i_2: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FDFFFFC5"
    )
        port map (
      I0 => mi_awvalid,
      I1 => dw_fifogen_aw_i_4_n_0,
      I2 => \^mi_state\(2),
      I3 => \^mi_state\(0),
      I4 => \^mi_state\(1),
      O => \^fsm_sequential_mi_state_reg[2]_0\
    );
M_AXI_WLAST_i_i_3: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0007"
    )
        port map (
      I0 => \^m_axi_wvalid_i_reg_0\,
      I1 => m_axi_wready,
      I2 => load_mi_d2,
      I3 => load_mi_d1,
      O => \^m_axi_wvalid_i_reg_1\
    );
M_AXI_WLAST_i_reg: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => '1',
      D => M_AXI_WLAST_i_i_1_n_0,
      Q => \^m_axi_wlast_i_reg_0\,
      R => '0'
    );
M_AXI_WVALID_i_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \out\,
      CE => '1',
      D => M_AXI_WVALID_i_reg_2,
      Q => \^m_axi_wvalid_i_reg_0\,
      R => \^sr\(0)
    );
S_AXI_WREADY_i_i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \si_buf_reg[0]_0\,
      O => \^sr\(0)
    );
S_AXI_WREADY_i_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \out\,
      CE => '1',
      D => S_AXI_WREADY_i_reg_1,
      Q => \^s_axi_wready_i_reg_0\,
      R => \^sr\(0)
    );
\buf_cnt[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => buf_cnt_reg(0),
      O => \buf_cnt[0]_i_1_n_0\
    );
\buf_cnt_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => s_aw_reg_n_25,
      D => \buf_cnt[0]_i_1_n_0\,
      Q => buf_cnt_reg(0),
      R => \^sr\(0)
    );
\buf_cnt_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => s_aw_reg_n_25,
      D => s_aw_reg_n_29,
      Q => buf_cnt_reg(1),
      R => \^sr\(0)
    );
\buf_cnt_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => s_aw_reg_n_25,
      D => s_aw_reg_n_28,
      Q => buf_cnt_reg(2),
      R => \^sr\(0)
    );
\buf_cnt_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => s_aw_reg_n_25,
      D => s_aw_reg_n_27,
      Q => buf_cnt_reg(3),
      R => \^sr\(0)
    );
cmd_ready_i_reg: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => '1',
      D => aw_pop,
      Q => \USE_WRITE.wr_cmd_ready\,
      R => \^sr\(0)
    );
dw_fifogen_aw: entity work.design_1_auto_us_df_1_fifo_generator_v13_2_4
     port map (
      almost_empty => NLW_dw_fifogen_aw_almost_empty_UNCONNECTED,
      almost_full => NLW_dw_fifogen_aw_almost_full_UNCONNECTED,
      axi_ar_data_count(5 downto 0) => NLW_dw_fifogen_aw_axi_ar_data_count_UNCONNECTED(5 downto 0),
      axi_ar_dbiterr => NLW_dw_fifogen_aw_axi_ar_dbiterr_UNCONNECTED,
      axi_ar_injectdbiterr => '0',
      axi_ar_injectsbiterr => '0',
      axi_ar_overflow => NLW_dw_fifogen_aw_axi_ar_overflow_UNCONNECTED,
      axi_ar_prog_empty => NLW_dw_fifogen_aw_axi_ar_prog_empty_UNCONNECTED,
      axi_ar_prog_empty_thresh(4 downto 0) => B"00000",
      axi_ar_prog_full => NLW_dw_fifogen_aw_axi_ar_prog_full_UNCONNECTED,
      axi_ar_prog_full_thresh(4 downto 0) => B"00000",
      axi_ar_rd_data_count(5 downto 0) => NLW_dw_fifogen_aw_axi_ar_rd_data_count_UNCONNECTED(5 downto 0),
      axi_ar_sbiterr => NLW_dw_fifogen_aw_axi_ar_sbiterr_UNCONNECTED,
      axi_ar_underflow => NLW_dw_fifogen_aw_axi_ar_underflow_UNCONNECTED,
      axi_ar_wr_data_count(5 downto 0) => NLW_dw_fifogen_aw_axi_ar_wr_data_count_UNCONNECTED(5 downto 0),
      axi_aw_data_count(5 downto 0) => NLW_dw_fifogen_aw_axi_aw_data_count_UNCONNECTED(5 downto 0),
      axi_aw_dbiterr => NLW_dw_fifogen_aw_axi_aw_dbiterr_UNCONNECTED,
      axi_aw_injectdbiterr => '0',
      axi_aw_injectsbiterr => '0',
      axi_aw_overflow => NLW_dw_fifogen_aw_axi_aw_overflow_UNCONNECTED,
      axi_aw_prog_empty => NLW_dw_fifogen_aw_axi_aw_prog_empty_UNCONNECTED,
      axi_aw_prog_empty_thresh(4 downto 0) => B"00000",
      axi_aw_prog_full => NLW_dw_fifogen_aw_axi_aw_prog_full_UNCONNECTED,
      axi_aw_prog_full_thresh(4 downto 0) => B"00000",
      axi_aw_rd_data_count(5 downto 0) => NLW_dw_fifogen_aw_axi_aw_rd_data_count_UNCONNECTED(5 downto 0),
      axi_aw_sbiterr => NLW_dw_fifogen_aw_axi_aw_sbiterr_UNCONNECTED,
      axi_aw_underflow => NLW_dw_fifogen_aw_axi_aw_underflow_UNCONNECTED,
      axi_aw_wr_data_count(5 downto 0) => NLW_dw_fifogen_aw_axi_aw_wr_data_count_UNCONNECTED(5 downto 0),
      axi_b_data_count(4 downto 0) => NLW_dw_fifogen_aw_axi_b_data_count_UNCONNECTED(4 downto 0),
      axi_b_dbiterr => NLW_dw_fifogen_aw_axi_b_dbiterr_UNCONNECTED,
      axi_b_injectdbiterr => '0',
      axi_b_injectsbiterr => '0',
      axi_b_overflow => NLW_dw_fifogen_aw_axi_b_overflow_UNCONNECTED,
      axi_b_prog_empty => NLW_dw_fifogen_aw_axi_b_prog_empty_UNCONNECTED,
      axi_b_prog_empty_thresh(3 downto 0) => B"0000",
      axi_b_prog_full => NLW_dw_fifogen_aw_axi_b_prog_full_UNCONNECTED,
      axi_b_prog_full_thresh(3 downto 0) => B"0000",
      axi_b_rd_data_count(4 downto 0) => NLW_dw_fifogen_aw_axi_b_rd_data_count_UNCONNECTED(4 downto 0),
      axi_b_sbiterr => NLW_dw_fifogen_aw_axi_b_sbiterr_UNCONNECTED,
      axi_b_underflow => NLW_dw_fifogen_aw_axi_b_underflow_UNCONNECTED,
      axi_b_wr_data_count(4 downto 0) => NLW_dw_fifogen_aw_axi_b_wr_data_count_UNCONNECTED(4 downto 0),
      axi_r_data_count(10 downto 0) => NLW_dw_fifogen_aw_axi_r_data_count_UNCONNECTED(10 downto 0),
      axi_r_dbiterr => NLW_dw_fifogen_aw_axi_r_dbiterr_UNCONNECTED,
      axi_r_injectdbiterr => '0',
      axi_r_injectsbiterr => '0',
      axi_r_overflow => NLW_dw_fifogen_aw_axi_r_overflow_UNCONNECTED,
      axi_r_prog_empty => NLW_dw_fifogen_aw_axi_r_prog_empty_UNCONNECTED,
      axi_r_prog_empty_thresh(9 downto 0) => B"0000000000",
      axi_r_prog_full => NLW_dw_fifogen_aw_axi_r_prog_full_UNCONNECTED,
      axi_r_prog_full_thresh(9 downto 0) => B"0000000000",
      axi_r_rd_data_count(10 downto 0) => NLW_dw_fifogen_aw_axi_r_rd_data_count_UNCONNECTED(10 downto 0),
      axi_r_sbiterr => NLW_dw_fifogen_aw_axi_r_sbiterr_UNCONNECTED,
      axi_r_underflow => NLW_dw_fifogen_aw_axi_r_underflow_UNCONNECTED,
      axi_r_wr_data_count(10 downto 0) => NLW_dw_fifogen_aw_axi_r_wr_data_count_UNCONNECTED(10 downto 0),
      axi_w_data_count(10 downto 0) => NLW_dw_fifogen_aw_axi_w_data_count_UNCONNECTED(10 downto 0),
      axi_w_dbiterr => NLW_dw_fifogen_aw_axi_w_dbiterr_UNCONNECTED,
      axi_w_injectdbiterr => '0',
      axi_w_injectsbiterr => '0',
      axi_w_overflow => NLW_dw_fifogen_aw_axi_w_overflow_UNCONNECTED,
      axi_w_prog_empty => NLW_dw_fifogen_aw_axi_w_prog_empty_UNCONNECTED,
      axi_w_prog_empty_thresh(9 downto 0) => B"0000000000",
      axi_w_prog_full => NLW_dw_fifogen_aw_axi_w_prog_full_UNCONNECTED,
      axi_w_prog_full_thresh(9 downto 0) => B"0000000000",
      axi_w_rd_data_count(10 downto 0) => NLW_dw_fifogen_aw_axi_w_rd_data_count_UNCONNECTED(10 downto 0),
      axi_w_sbiterr => NLW_dw_fifogen_aw_axi_w_sbiterr_UNCONNECTED,
      axi_w_underflow => NLW_dw_fifogen_aw_axi_w_underflow_UNCONNECTED,
      axi_w_wr_data_count(10 downto 0) => NLW_dw_fifogen_aw_axi_w_wr_data_count_UNCONNECTED(10 downto 0),
      axis_data_count(10 downto 0) => NLW_dw_fifogen_aw_axis_data_count_UNCONNECTED(10 downto 0),
      axis_dbiterr => NLW_dw_fifogen_aw_axis_dbiterr_UNCONNECTED,
      axis_injectdbiterr => '0',
      axis_injectsbiterr => '0',
      axis_overflow => NLW_dw_fifogen_aw_axis_overflow_UNCONNECTED,
      axis_prog_empty => NLW_dw_fifogen_aw_axis_prog_empty_UNCONNECTED,
      axis_prog_empty_thresh(9 downto 0) => B"0000000000",
      axis_prog_full => NLW_dw_fifogen_aw_axis_prog_full_UNCONNECTED,
      axis_prog_full_thresh(9 downto 0) => B"0000000000",
      axis_rd_data_count(10 downto 0) => NLW_dw_fifogen_aw_axis_rd_data_count_UNCONNECTED(10 downto 0),
      axis_sbiterr => NLW_dw_fifogen_aw_axis_sbiterr_UNCONNECTED,
      axis_underflow => NLW_dw_fifogen_aw_axis_underflow_UNCONNECTED,
      axis_wr_data_count(10 downto 0) => NLW_dw_fifogen_aw_axis_wr_data_count_UNCONNECTED(10 downto 0),
      backup => '0',
      backup_marker => '0',
      clk => '0',
      data_count(9 downto 0) => NLW_dw_fifogen_aw_data_count_UNCONNECTED(9 downto 0),
      dbiterr => NLW_dw_fifogen_aw_dbiterr_UNCONNECTED,
      din(17 downto 0) => B"000000000000000000",
      dout(17 downto 0) => NLW_dw_fifogen_aw_dout_UNCONNECTED(17 downto 0),
      empty => NLW_dw_fifogen_aw_empty_UNCONNECTED,
      full => NLW_dw_fifogen_aw_full_UNCONNECTED,
      injectdbiterr => '0',
      injectsbiterr => '0',
      int_clk => '0',
      m_aclk => '0',
      m_aclk_en => '0',
      m_axi_araddr(31 downto 0) => NLW_dw_fifogen_aw_m_axi_araddr_UNCONNECTED(31 downto 0),
      m_axi_arburst(1 downto 0) => NLW_dw_fifogen_aw_m_axi_arburst_UNCONNECTED(1 downto 0),
      m_axi_arcache(3 downto 0) => NLW_dw_fifogen_aw_m_axi_arcache_UNCONNECTED(3 downto 0),
      m_axi_arid(0) => NLW_dw_fifogen_aw_m_axi_arid_UNCONNECTED(0),
      m_axi_arlen(7 downto 0) => NLW_dw_fifogen_aw_m_axi_arlen_UNCONNECTED(7 downto 0),
      m_axi_arlock(0) => NLW_dw_fifogen_aw_m_axi_arlock_UNCONNECTED(0),
      m_axi_arprot(2 downto 0) => NLW_dw_fifogen_aw_m_axi_arprot_UNCONNECTED(2 downto 0),
      m_axi_arqos(3 downto 0) => NLW_dw_fifogen_aw_m_axi_arqos_UNCONNECTED(3 downto 0),
      m_axi_arready => '0',
      m_axi_arregion(3 downto 0) => NLW_dw_fifogen_aw_m_axi_arregion_UNCONNECTED(3 downto 0),
      m_axi_arsize(2 downto 0) => NLW_dw_fifogen_aw_m_axi_arsize_UNCONNECTED(2 downto 0),
      m_axi_aruser(5 downto 0) => NLW_dw_fifogen_aw_m_axi_aruser_UNCONNECTED(5 downto 0),
      m_axi_arvalid => NLW_dw_fifogen_aw_m_axi_arvalid_UNCONNECTED,
      m_axi_awaddr(31 downto 0) => \^m_axi_awaddr\(31 downto 0),
      m_axi_awburst(1 downto 0) => \^goreg_dm.dout_i_reg[23]\(1 downto 0),
      m_axi_awcache(3 downto 0) => m_axi_awcache(3 downto 0),
      m_axi_awid(0) => NLW_dw_fifogen_aw_m_axi_awid_UNCONNECTED(0),
      m_axi_awlen(7 downto 0) => \^d\(7 downto 0),
      m_axi_awlock(0) => m_axi_awlock(0),
      m_axi_awprot(2 downto 0) => m_axi_awprot(2 downto 0),
      m_axi_awqos(3 downto 0) => m_axi_awqos(3 downto 0),
      m_axi_awready => aw_pop,
      m_axi_awregion(3 downto 0) => m_axi_awregion(3 downto 0),
      m_axi_awsize(2 downto 0) => \^goreg_dm.dout_i_reg[26]\(2 downto 0),
      m_axi_awuser(5 downto 0) => mi_last_index_reg(5 downto 0),
      m_axi_awvalid => mi_awvalid,
      m_axi_bid(0) => '0',
      m_axi_bready => NLW_dw_fifogen_aw_m_axi_bready_UNCONNECTED,
      m_axi_bresp(1 downto 0) => B"00",
      m_axi_buser(0) => '0',
      m_axi_bvalid => '0',
      m_axi_rdata(31 downto 0) => B"00000000000000000000000000000000",
      m_axi_rid(0) => '0',
      m_axi_rlast => '0',
      m_axi_rready => NLW_dw_fifogen_aw_m_axi_rready_UNCONNECTED,
      m_axi_rresp(1 downto 0) => B"00",
      m_axi_ruser(0) => '0',
      m_axi_rvalid => '0',
      m_axi_wdata(31 downto 0) => NLW_dw_fifogen_aw_m_axi_wdata_UNCONNECTED(31 downto 0),
      m_axi_wid(0) => NLW_dw_fifogen_aw_m_axi_wid_UNCONNECTED(0),
      m_axi_wlast => NLW_dw_fifogen_aw_m_axi_wlast_UNCONNECTED,
      m_axi_wready => '0',
      m_axi_wstrb(3 downto 0) => NLW_dw_fifogen_aw_m_axi_wstrb_UNCONNECTED(3 downto 0),
      m_axi_wuser(0) => NLW_dw_fifogen_aw_m_axi_wuser_UNCONNECTED(0),
      m_axi_wvalid => NLW_dw_fifogen_aw_m_axi_wvalid_UNCONNECTED,
      m_axis_tdata(63 downto 0) => NLW_dw_fifogen_aw_m_axis_tdata_UNCONNECTED(63 downto 0),
      m_axis_tdest(3 downto 0) => NLW_dw_fifogen_aw_m_axis_tdest_UNCONNECTED(3 downto 0),
      m_axis_tid(7 downto 0) => NLW_dw_fifogen_aw_m_axis_tid_UNCONNECTED(7 downto 0),
      m_axis_tkeep(3 downto 0) => NLW_dw_fifogen_aw_m_axis_tkeep_UNCONNECTED(3 downto 0),
      m_axis_tlast => NLW_dw_fifogen_aw_m_axis_tlast_UNCONNECTED,
      m_axis_tready => '0',
      m_axis_tstrb(3 downto 0) => NLW_dw_fifogen_aw_m_axis_tstrb_UNCONNECTED(3 downto 0),
      m_axis_tuser(3 downto 0) => NLW_dw_fifogen_aw_m_axis_tuser_UNCONNECTED(3 downto 0),
      m_axis_tvalid => NLW_dw_fifogen_aw_m_axis_tvalid_UNCONNECTED,
      overflow => NLW_dw_fifogen_aw_overflow_UNCONNECTED,
      prog_empty => NLW_dw_fifogen_aw_prog_empty_UNCONNECTED,
      prog_empty_thresh(9 downto 0) => B"0000000000",
      prog_empty_thresh_assert(9 downto 0) => B"0000000000",
      prog_empty_thresh_negate(9 downto 0) => B"0000000000",
      prog_full => NLW_dw_fifogen_aw_prog_full_UNCONNECTED,
      prog_full_thresh(9 downto 0) => B"0000000000",
      prog_full_thresh_assert(9 downto 0) => B"0000000000",
      prog_full_thresh_negate(9 downto 0) => B"0000000000",
      rd_clk => '0',
      rd_data_count(9 downto 0) => NLW_dw_fifogen_aw_rd_data_count_UNCONNECTED(9 downto 0),
      rd_en => '0',
      rd_rst => '0',
      rd_rst_busy => NLW_dw_fifogen_aw_rd_rst_busy_UNCONNECTED,
      rst => '0',
      s_aclk => \out\,
      s_aclk_en => '0',
      s_aresetn => \si_buf_reg[0]_0\,
      s_axi_araddr(31 downto 0) => B"00000000000000000000000000000000",
      s_axi_arburst(1 downto 0) => B"00",
      s_axi_arcache(3 downto 0) => B"0000",
      s_axi_arid(0) => '0',
      s_axi_arlen(7 downto 0) => B"00000000",
      s_axi_arlock(0) => '0',
      s_axi_arprot(2 downto 0) => B"000",
      s_axi_arqos(3 downto 0) => B"0000",
      s_axi_arready => NLW_dw_fifogen_aw_s_axi_arready_UNCONNECTED,
      s_axi_arregion(3 downto 0) => B"0000",
      s_axi_arsize(2 downto 0) => B"000",
      s_axi_aruser(5 downto 0) => B"000000",
      s_axi_arvalid => '0',
      s_axi_awaddr(31 downto 0) => s_awaddr_reg(31 downto 0),
      s_axi_awburst(1 downto 0) => s_awburst_reg(1 downto 0),
      s_axi_awcache(3 downto 0) => s_awcache_reg(3 downto 0),
      s_axi_awid(0) => '0',
      s_axi_awlen(7 downto 0) => s_awlen_reg(7 downto 0),
      s_axi_awlock(0) => s_awlock_reg,
      s_axi_awprot(2 downto 0) => s_awprot_reg(2 downto 0),
      s_axi_awqos(3 downto 0) => s_awqos_reg(3 downto 0),
      s_axi_awready => aw_ready,
      s_axi_awregion(3 downto 0) => s_awregion_reg(3 downto 0),
      s_axi_awsize(2 downto 0) => s_awsize_reg(2 downto 0),
      s_axi_awuser(5 downto 0) => si_last_index_reg(5 downto 0),
      s_axi_awvalid => \^aw_push\,
      s_axi_bid(0) => NLW_dw_fifogen_aw_s_axi_bid_UNCONNECTED(0),
      s_axi_bready => '0',
      s_axi_bresp(1 downto 0) => NLW_dw_fifogen_aw_s_axi_bresp_UNCONNECTED(1 downto 0),
      s_axi_buser(0) => NLW_dw_fifogen_aw_s_axi_buser_UNCONNECTED(0),
      s_axi_bvalid => NLW_dw_fifogen_aw_s_axi_bvalid_UNCONNECTED,
      s_axi_rdata(31 downto 0) => NLW_dw_fifogen_aw_s_axi_rdata_UNCONNECTED(31 downto 0),
      s_axi_rid(0) => NLW_dw_fifogen_aw_s_axi_rid_UNCONNECTED(0),
      s_axi_rlast => NLW_dw_fifogen_aw_s_axi_rlast_UNCONNECTED,
      s_axi_rready => '0',
      s_axi_rresp(1 downto 0) => NLW_dw_fifogen_aw_s_axi_rresp_UNCONNECTED(1 downto 0),
      s_axi_ruser(0) => NLW_dw_fifogen_aw_s_axi_ruser_UNCONNECTED(0),
      s_axi_rvalid => NLW_dw_fifogen_aw_s_axi_rvalid_UNCONNECTED,
      s_axi_wdata(31 downto 0) => B"00000000000000000000000000000000",
      s_axi_wid(0) => '0',
      s_axi_wlast => '0',
      s_axi_wready => NLW_dw_fifogen_aw_s_axi_wready_UNCONNECTED,
      s_axi_wstrb(3 downto 0) => B"0000",
      s_axi_wuser(0) => '0',
      s_axi_wvalid => '0',
      s_axis_tdata(63 downto 0) => B"0000000000000000000000000000000000000000000000000000000000000000",
      s_axis_tdest(3 downto 0) => B"0000",
      s_axis_tid(7 downto 0) => B"00000000",
      s_axis_tkeep(3 downto 0) => B"0000",
      s_axis_tlast => '0',
      s_axis_tready => NLW_dw_fifogen_aw_s_axis_tready_UNCONNECTED,
      s_axis_tstrb(3 downto 0) => B"0000",
      s_axis_tuser(3 downto 0) => B"0000",
      s_axis_tvalid => '0',
      sbiterr => NLW_dw_fifogen_aw_sbiterr_UNCONNECTED,
      sleep => '0',
      srst => '0',
      underflow => NLW_dw_fifogen_aw_underflow_UNCONNECTED,
      valid => NLW_dw_fifogen_aw_valid_UNCONNECTED,
      wr_ack => NLW_dw_fifogen_aw_wr_ack_UNCONNECTED,
      wr_clk => '0',
      wr_data_count(9 downto 0) => NLW_dw_fifogen_aw_wr_data_count_UNCONNECTED(9 downto 0),
      wr_en => '0',
      wr_rst => '0',
      wr_rst_busy => NLW_dw_fifogen_aw_wr_rst_busy_UNCONNECTED
    );
dw_fifogen_aw_i_2: unisim.vcomponents.LUT5
    generic map(
      INIT => X"82B20080"
    )
        port map (
      I0 => m_axi_awready,
      I1 => \^mi_state\(0),
      I2 => \^mi_state\(2),
      I3 => dw_fifogen_aw_i_4_n_0,
      I4 => \^mi_state\(1),
      O => aw_pop
    );
dw_fifogen_aw_i_4: unisim.vcomponents.LUT3
    generic map(
      INIT => X"7F"
    )
        port map (
      I0 => \^m_axi_wvalid_i_reg_0\,
      I1 => m_axi_wready,
      I2 => \^m_axi_wlast_i_reg_0\,
      O => dw_fifogen_aw_i_4_n_0
    );
first_load_mi_d1_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => load_mi_d1,
      I1 => first_load_mi_d1,
      O => first_load_mi_d1_i_1_n_0
    );
first_load_mi_d1_reg: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => '1',
      D => first_load_mi_d1_i_1_n_0,
      Q => first_load_mi_d1,
      R => \^sr\(0)
    );
load_mi_d1_i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^fsm_sequential_mi_state_reg[2]_0\,
      O => load_mi_ptr
    );
load_mi_d1_reg: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => '1',
      D => load_mi_ptr,
      Q => load_mi_d1,
      R => '0'
    );
load_mi_d2_reg: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => '1',
      D => load_mi_d1,
      Q => load_mi_d2,
      R => '0'
    );
\m_axi_wstrb[0]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => mi_wpayload(8),
      I1 => \mi_wstrb_mask_d2_reg_n_0_[0]\,
      I2 => \^m_axi_wvalid_i_reg_0\,
      O => m_axi_wstrb(0)
    );
\m_axi_wstrb[10]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => mi_wpayload(98),
      I1 => \mi_wstrb_mask_d2_reg_n_0_[10]\,
      I2 => \^m_axi_wvalid_i_reg_0\,
      O => m_axi_wstrb(10)
    );
\m_axi_wstrb[11]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => mi_wpayload(107),
      I1 => \mi_wstrb_mask_d2_reg_n_0_[11]\,
      I2 => \^m_axi_wvalid_i_reg_0\,
      O => m_axi_wstrb(11)
    );
\m_axi_wstrb[12]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => mi_wpayload(116),
      I1 => \mi_wstrb_mask_d2_reg_n_0_[12]\,
      I2 => \^m_axi_wvalid_i_reg_0\,
      O => m_axi_wstrb(12)
    );
\m_axi_wstrb[13]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => mi_wpayload(125),
      I1 => \mi_wstrb_mask_d2_reg_n_0_[13]\,
      I2 => \^m_axi_wvalid_i_reg_0\,
      O => m_axi_wstrb(13)
    );
\m_axi_wstrb[14]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => mi_wpayload(134),
      I1 => \mi_wstrb_mask_d2_reg_n_0_[14]\,
      I2 => \^m_axi_wvalid_i_reg_0\,
      O => m_axi_wstrb(14)
    );
\m_axi_wstrb[15]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => mi_wpayload(143),
      I1 => \mi_wstrb_mask_d2_reg_n_0_[15]\,
      I2 => \^m_axi_wvalid_i_reg_0\,
      O => m_axi_wstrb(15)
    );
\m_axi_wstrb[16]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => mi_wpayload(152),
      I1 => \mi_wstrb_mask_d2_reg_n_0_[16]\,
      I2 => \^m_axi_wvalid_i_reg_0\,
      O => m_axi_wstrb(16)
    );
\m_axi_wstrb[17]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => mi_wpayload(161),
      I1 => \mi_wstrb_mask_d2_reg_n_0_[17]\,
      I2 => \^m_axi_wvalid_i_reg_0\,
      O => m_axi_wstrb(17)
    );
\m_axi_wstrb[18]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => mi_wpayload(170),
      I1 => \mi_wstrb_mask_d2_reg_n_0_[18]\,
      I2 => \^m_axi_wvalid_i_reg_0\,
      O => m_axi_wstrb(18)
    );
\m_axi_wstrb[19]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => mi_wpayload(179),
      I1 => \mi_wstrb_mask_d2_reg_n_0_[19]\,
      I2 => \^m_axi_wvalid_i_reg_0\,
      O => m_axi_wstrb(19)
    );
\m_axi_wstrb[1]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => mi_wpayload(17),
      I1 => \mi_wstrb_mask_d2_reg_n_0_[1]\,
      I2 => \^m_axi_wvalid_i_reg_0\,
      O => m_axi_wstrb(1)
    );
\m_axi_wstrb[20]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => mi_wpayload(188),
      I1 => \mi_wstrb_mask_d2_reg_n_0_[20]\,
      I2 => \^m_axi_wvalid_i_reg_0\,
      O => m_axi_wstrb(20)
    );
\m_axi_wstrb[21]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => mi_wpayload(197),
      I1 => \mi_wstrb_mask_d2_reg_n_0_[21]\,
      I2 => \^m_axi_wvalid_i_reg_0\,
      O => m_axi_wstrb(21)
    );
\m_axi_wstrb[22]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => mi_wpayload(206),
      I1 => \mi_wstrb_mask_d2_reg_n_0_[22]\,
      I2 => \^m_axi_wvalid_i_reg_0\,
      O => m_axi_wstrb(22)
    );
\m_axi_wstrb[23]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => mi_wpayload(215),
      I1 => \mi_wstrb_mask_d2_reg_n_0_[23]\,
      I2 => \^m_axi_wvalid_i_reg_0\,
      O => m_axi_wstrb(23)
    );
\m_axi_wstrb[24]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => mi_wpayload(224),
      I1 => \mi_wstrb_mask_d2_reg_n_0_[24]\,
      I2 => \^m_axi_wvalid_i_reg_0\,
      O => m_axi_wstrb(24)
    );
\m_axi_wstrb[25]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => mi_wpayload(233),
      I1 => \mi_wstrb_mask_d2_reg_n_0_[25]\,
      I2 => \^m_axi_wvalid_i_reg_0\,
      O => m_axi_wstrb(25)
    );
\m_axi_wstrb[26]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => mi_wpayload(242),
      I1 => \mi_wstrb_mask_d2_reg_n_0_[26]\,
      I2 => \^m_axi_wvalid_i_reg_0\,
      O => m_axi_wstrb(26)
    );
\m_axi_wstrb[27]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => mi_wpayload(251),
      I1 => \mi_wstrb_mask_d2_reg_n_0_[27]\,
      I2 => \^m_axi_wvalid_i_reg_0\,
      O => m_axi_wstrb(27)
    );
\m_axi_wstrb[28]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => mi_wpayload(260),
      I1 => \mi_wstrb_mask_d2_reg_n_0_[28]\,
      I2 => \^m_axi_wvalid_i_reg_0\,
      O => m_axi_wstrb(28)
    );
\m_axi_wstrb[29]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => mi_wpayload(269),
      I1 => \mi_wstrb_mask_d2_reg_n_0_[29]\,
      I2 => \^m_axi_wvalid_i_reg_0\,
      O => m_axi_wstrb(29)
    );
\m_axi_wstrb[2]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => mi_wpayload(26),
      I1 => \mi_wstrb_mask_d2_reg_n_0_[2]\,
      I2 => \^m_axi_wvalid_i_reg_0\,
      O => m_axi_wstrb(2)
    );
\m_axi_wstrb[30]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => mi_wpayload(278),
      I1 => \mi_wstrb_mask_d2_reg_n_0_[30]\,
      I2 => \^m_axi_wvalid_i_reg_0\,
      O => m_axi_wstrb(30)
    );
\m_axi_wstrb[31]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => mi_wpayload(287),
      I1 => \mi_wstrb_mask_d2_reg_n_0_[31]\,
      I2 => \^m_axi_wvalid_i_reg_0\,
      O => m_axi_wstrb(31)
    );
\m_axi_wstrb[32]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => mi_wpayload(296),
      I1 => \mi_wstrb_mask_d2_reg_n_0_[32]\,
      I2 => \^m_axi_wvalid_i_reg_0\,
      O => m_axi_wstrb(32)
    );
\m_axi_wstrb[33]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => mi_wpayload(305),
      I1 => \mi_wstrb_mask_d2_reg_n_0_[33]\,
      I2 => \^m_axi_wvalid_i_reg_0\,
      O => m_axi_wstrb(33)
    );
\m_axi_wstrb[34]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => mi_wpayload(314),
      I1 => \mi_wstrb_mask_d2_reg_n_0_[34]\,
      I2 => \^m_axi_wvalid_i_reg_0\,
      O => m_axi_wstrb(34)
    );
\m_axi_wstrb[35]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => mi_wpayload(323),
      I1 => \mi_wstrb_mask_d2_reg_n_0_[35]\,
      I2 => \^m_axi_wvalid_i_reg_0\,
      O => m_axi_wstrb(35)
    );
\m_axi_wstrb[36]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => mi_wpayload(332),
      I1 => \mi_wstrb_mask_d2_reg_n_0_[36]\,
      I2 => \^m_axi_wvalid_i_reg_0\,
      O => m_axi_wstrb(36)
    );
\m_axi_wstrb[37]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => mi_wpayload(341),
      I1 => \mi_wstrb_mask_d2_reg_n_0_[37]\,
      I2 => \^m_axi_wvalid_i_reg_0\,
      O => m_axi_wstrb(37)
    );
\m_axi_wstrb[38]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => mi_wpayload(350),
      I1 => \mi_wstrb_mask_d2_reg_n_0_[38]\,
      I2 => \^m_axi_wvalid_i_reg_0\,
      O => m_axi_wstrb(38)
    );
\m_axi_wstrb[39]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => mi_wpayload(359),
      I1 => \mi_wstrb_mask_d2_reg_n_0_[39]\,
      I2 => \^m_axi_wvalid_i_reg_0\,
      O => m_axi_wstrb(39)
    );
\m_axi_wstrb[3]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => mi_wpayload(35),
      I1 => \mi_wstrb_mask_d2_reg_n_0_[3]\,
      I2 => \^m_axi_wvalid_i_reg_0\,
      O => m_axi_wstrb(3)
    );
\m_axi_wstrb[40]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => mi_wpayload(368),
      I1 => \mi_wstrb_mask_d2_reg_n_0_[40]\,
      I2 => \^m_axi_wvalid_i_reg_0\,
      O => m_axi_wstrb(40)
    );
\m_axi_wstrb[41]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => mi_wpayload(377),
      I1 => \mi_wstrb_mask_d2_reg_n_0_[41]\,
      I2 => \^m_axi_wvalid_i_reg_0\,
      O => m_axi_wstrb(41)
    );
\m_axi_wstrb[42]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => mi_wpayload(386),
      I1 => \mi_wstrb_mask_d2_reg_n_0_[42]\,
      I2 => \^m_axi_wvalid_i_reg_0\,
      O => m_axi_wstrb(42)
    );
\m_axi_wstrb[43]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => mi_wpayload(395),
      I1 => \mi_wstrb_mask_d2_reg_n_0_[43]\,
      I2 => \^m_axi_wvalid_i_reg_0\,
      O => m_axi_wstrb(43)
    );
\m_axi_wstrb[44]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => mi_wpayload(404),
      I1 => \mi_wstrb_mask_d2_reg_n_0_[44]\,
      I2 => \^m_axi_wvalid_i_reg_0\,
      O => m_axi_wstrb(44)
    );
\m_axi_wstrb[45]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => mi_wpayload(413),
      I1 => \mi_wstrb_mask_d2_reg_n_0_[45]\,
      I2 => \^m_axi_wvalid_i_reg_0\,
      O => m_axi_wstrb(45)
    );
\m_axi_wstrb[46]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => mi_wpayload(422),
      I1 => \mi_wstrb_mask_d2_reg_n_0_[46]\,
      I2 => \^m_axi_wvalid_i_reg_0\,
      O => m_axi_wstrb(46)
    );
\m_axi_wstrb[47]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => mi_wpayload(431),
      I1 => \mi_wstrb_mask_d2_reg_n_0_[47]\,
      I2 => \^m_axi_wvalid_i_reg_0\,
      O => m_axi_wstrb(47)
    );
\m_axi_wstrb[48]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => mi_wpayload(440),
      I1 => \mi_wstrb_mask_d2_reg_n_0_[48]\,
      I2 => \^m_axi_wvalid_i_reg_0\,
      O => m_axi_wstrb(48)
    );
\m_axi_wstrb[49]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => mi_wpayload(449),
      I1 => \mi_wstrb_mask_d2_reg_n_0_[49]\,
      I2 => \^m_axi_wvalid_i_reg_0\,
      O => m_axi_wstrb(49)
    );
\m_axi_wstrb[4]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => mi_wpayload(44),
      I1 => \mi_wstrb_mask_d2_reg_n_0_[4]\,
      I2 => \^m_axi_wvalid_i_reg_0\,
      O => m_axi_wstrb(4)
    );
\m_axi_wstrb[50]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => mi_wpayload(458),
      I1 => \mi_wstrb_mask_d2_reg_n_0_[50]\,
      I2 => \^m_axi_wvalid_i_reg_0\,
      O => m_axi_wstrb(50)
    );
\m_axi_wstrb[51]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => mi_wpayload(467),
      I1 => \mi_wstrb_mask_d2_reg_n_0_[51]\,
      I2 => \^m_axi_wvalid_i_reg_0\,
      O => m_axi_wstrb(51)
    );
\m_axi_wstrb[52]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => mi_wpayload(476),
      I1 => \mi_wstrb_mask_d2_reg_n_0_[52]\,
      I2 => \^m_axi_wvalid_i_reg_0\,
      O => m_axi_wstrb(52)
    );
\m_axi_wstrb[53]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => mi_wpayload(485),
      I1 => \mi_wstrb_mask_d2_reg_n_0_[53]\,
      I2 => \^m_axi_wvalid_i_reg_0\,
      O => m_axi_wstrb(53)
    );
\m_axi_wstrb[54]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => mi_wpayload(494),
      I1 => \mi_wstrb_mask_d2_reg_n_0_[54]\,
      I2 => \^m_axi_wvalid_i_reg_0\,
      O => m_axi_wstrb(54)
    );
\m_axi_wstrb[55]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => mi_wpayload(503),
      I1 => \mi_wstrb_mask_d2_reg_n_0_[55]\,
      I2 => \^m_axi_wvalid_i_reg_0\,
      O => m_axi_wstrb(55)
    );
\m_axi_wstrb[56]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => mi_wpayload(512),
      I1 => \mi_wstrb_mask_d2_reg_n_0_[56]\,
      I2 => \^m_axi_wvalid_i_reg_0\,
      O => m_axi_wstrb(56)
    );
\m_axi_wstrb[57]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => mi_wpayload(521),
      I1 => \mi_wstrb_mask_d2_reg_n_0_[57]\,
      I2 => \^m_axi_wvalid_i_reg_0\,
      O => m_axi_wstrb(57)
    );
\m_axi_wstrb[58]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => mi_wpayload(530),
      I1 => \mi_wstrb_mask_d2_reg_n_0_[58]\,
      I2 => \^m_axi_wvalid_i_reg_0\,
      O => m_axi_wstrb(58)
    );
\m_axi_wstrb[59]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => mi_wpayload(539),
      I1 => \mi_wstrb_mask_d2_reg_n_0_[59]\,
      I2 => \^m_axi_wvalid_i_reg_0\,
      O => m_axi_wstrb(59)
    );
\m_axi_wstrb[5]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => mi_wpayload(53),
      I1 => \mi_wstrb_mask_d2_reg_n_0_[5]\,
      I2 => \^m_axi_wvalid_i_reg_0\,
      O => m_axi_wstrb(5)
    );
\m_axi_wstrb[60]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => mi_wpayload(548),
      I1 => \mi_wstrb_mask_d2_reg_n_0_[60]\,
      I2 => \^m_axi_wvalid_i_reg_0\,
      O => m_axi_wstrb(60)
    );
\m_axi_wstrb[61]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => mi_wpayload(557),
      I1 => \mi_wstrb_mask_d2_reg_n_0_[61]\,
      I2 => \^m_axi_wvalid_i_reg_0\,
      O => m_axi_wstrb(61)
    );
\m_axi_wstrb[62]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => mi_wpayload(566),
      I1 => \mi_wstrb_mask_d2_reg_n_0_[62]\,
      I2 => \^m_axi_wvalid_i_reg_0\,
      O => m_axi_wstrb(62)
    );
\m_axi_wstrb[63]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => mi_wpayload(575),
      I1 => \mi_wstrb_mask_d2_reg_n_0_[63]\,
      I2 => \^m_axi_wvalid_i_reg_0\,
      O => m_axi_wstrb(63)
    );
\m_axi_wstrb[6]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => mi_wpayload(62),
      I1 => \mi_wstrb_mask_d2_reg_n_0_[6]\,
      I2 => \^m_axi_wvalid_i_reg_0\,
      O => m_axi_wstrb(6)
    );
\m_axi_wstrb[7]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => mi_wpayload(71),
      I1 => \mi_wstrb_mask_d2_reg_n_0_[7]\,
      I2 => \^m_axi_wvalid_i_reg_0\,
      O => m_axi_wstrb(7)
    );
\m_axi_wstrb[8]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => mi_wpayload(80),
      I1 => \mi_wstrb_mask_d2_reg_n_0_[8]\,
      I2 => \^m_axi_wvalid_i_reg_0\,
      O => m_axi_wstrb(8)
    );
\m_axi_wstrb[9]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => mi_wpayload(89),
      I1 => \mi_wstrb_mask_d2_reg_n_0_[9]\,
      I2 => \^m_axi_wvalid_i_reg_0\,
      O => m_axi_wstrb(9)
    );
\mi_addr[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \next_mi_addr_reg_n_0_[0]\,
      I1 => \^fsm_sequential_mi_state_reg[2]_0\,
      I2 => \^m_axi_awaddr\(0),
      O => \mi_addr[0]_i_1_n_0\
    );
\mi_addr[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_0_in(0),
      I1 => \^fsm_sequential_mi_state_reg[2]_0\,
      I2 => \^m_axi_awaddr\(1),
      O => \mi_addr[1]_i_1_n_0\
    );
\mi_addr[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_0_in(1),
      I1 => \^fsm_sequential_mi_state_reg[2]_0\,
      I2 => \^m_axi_awaddr\(2),
      O => \mi_addr[2]_i_1_n_0\
    );
\mi_addr[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_0_in(2),
      I1 => \^fsm_sequential_mi_state_reg[2]_0\,
      I2 => \^m_axi_awaddr\(3),
      O => \mi_addr[3]_i_1_n_0\
    );
\mi_addr[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_0_in(3),
      I1 => \^fsm_sequential_mi_state_reg[2]_0\,
      I2 => \^m_axi_awaddr\(4),
      O => \mi_addr[4]_i_1_n_0\
    );
\mi_addr[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8A"
    )
        port map (
      I0 => mi_wrap_be_next,
      I1 => next_valid,
      I2 => \^fsm_sequential_mi_state_reg[2]_0\,
      O => mi_last_index_reg_d0
    );
\mi_addr[5]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_0_in(4),
      I1 => \^fsm_sequential_mi_state_reg[2]_0\,
      I2 => \^m_axi_awaddr\(5),
      O => \mi_addr[5]_i_2_n_0\
    );
\mi_addr_d1_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => \^e\(0),
      D => \mi_addr_reg_n_0_[0]\,
      Q => addr(0),
      R => '0'
    );
\mi_addr_d1_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => \^e\(0),
      D => \mi_addr_reg_n_0_[1]\,
      Q => addr(1),
      R => '0'
    );
\mi_addr_d1_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => \^e\(0),
      D => \mi_addr_reg_n_0_[2]\,
      Q => addr(2),
      R => '0'
    );
\mi_addr_d1_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => \^e\(0),
      D => \mi_addr_reg_n_0_[3]\,
      Q => addr(3),
      R => '0'
    );
\mi_addr_d1_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => \^e\(0),
      D => \mi_addr_reg_n_0_[4]\,
      Q => addr(4),
      R => '0'
    );
\mi_addr_d1_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => \^e\(0),
      D => \mi_addr_reg_n_0_[5]\,
      Q => addr(5),
      R => '0'
    );
\mi_addr_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => mi_last_index_reg_d0,
      D => \mi_addr[0]_i_1_n_0\,
      Q => \mi_addr_reg_n_0_[0]\,
      R => '0'
    );
\mi_addr_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => mi_last_index_reg_d0,
      D => \mi_addr[1]_i_1_n_0\,
      Q => \mi_addr_reg_n_0_[1]\,
      R => '0'
    );
\mi_addr_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => mi_last_index_reg_d0,
      D => \mi_addr[2]_i_1_n_0\,
      Q => \mi_addr_reg_n_0_[2]\,
      R => '0'
    );
\mi_addr_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => mi_last_index_reg_d0,
      D => \mi_addr[3]_i_1_n_0\,
      Q => \mi_addr_reg_n_0_[3]\,
      R => '0'
    );
\mi_addr_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => mi_last_index_reg_d0,
      D => \mi_addr[4]_i_1_n_0\,
      Q => \mi_addr_reg_n_0_[4]\,
      R => '0'
    );
\mi_addr_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => mi_last_index_reg_d0,
      D => \mi_addr[5]_i_2_n_0\,
      Q => \mi_addr_reg_n_0_[5]\,
      R => '0'
    );
\mi_be[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AA08AAAAAAAAAAAA"
    )
        port map (
      I0 => \mi_be[0]_i_2_n_0\,
      I1 => \mi_wrap_be_next_reg_n_0_[0]\,
      I2 => \mi_be[63]_i_4_n_0\,
      I3 => \mi_be[0]_i_3_n_0\,
      I4 => \^fsm_sequential_mi_state_reg[2]_0\,
      I5 => \mi_be[0]_i_4_n_0\,
      O => \mi_be[0]_i_1_n_0\
    );
\mi_be[0]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEEEEEEEFFEFEFEF"
    )
        port map (
      I0 => \mi_be[14]_i_4_n_0\,
      I1 => \^fsm_sequential_mi_state_reg[2]_0\,
      I2 => \mi_be[3]_i_3_n_0\,
      I3 => \mi_wrap_be_next[0]_i_6_n_0\,
      I4 => \mi_be[62]_i_10_n_0\,
      I5 => \mi_be[60]_i_2_n_0\,
      O => \mi_be[0]_i_2_n_0\
    );
\mi_be[0]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2222002220222022"
    )
        port map (
      I0 => \mi_be[63]_i_8_n_0\,
      I1 => \mi_be[0]_i_5_n_0\,
      I2 => \be__0\(48),
      I3 => \mi_be[63]_i_11_n_0\,
      I4 => \be__0\(32),
      I5 => \size__0\(0),
      O => \mi_be[0]_i_3_n_0\
    );
\mi_be[0]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1D111D1DFFFFFFFF"
    )
        port map (
      I0 => \mi_be[15]_i_7_n_0\,
      I1 => \mi_wrap_be_next[2]_i_4_n_0\,
      I2 => \mi_be[3]_i_10_n_0\,
      I3 => \mi_wrap_be_next[0]_i_3_n_0\,
      I4 => \mi_be[62]_i_6_n_0\,
      I5 => \^mi_last\,
      O => \mi_be[0]_i_4_n_0\
    );
\mi_be[0]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF00000053"
    )
        port map (
      I0 => \be__0\(62),
      I1 => be(63),
      I2 => \size__0\(0),
      I3 => \size__0\(1),
      I4 => \size__0\(2),
      I5 => \mi_be[0]_i_6_n_0\,
      O => \mi_be[0]_i_5_n_0\
    );
\mi_be[0]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00002700"
    )
        port map (
      I0 => \size__0\(0),
      I1 => \be__0\(56),
      I2 => \be__0\(60),
      I3 => \size__0\(1),
      I4 => \size__0\(2),
      O => \mi_be[0]_i_6_n_0\
    );
\mi_be[10]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8FFB8FFB8FFB800"
    )
        port map (
      I0 => \mi_be[10]_i_2_n_0\,
      I1 => \^mi_last\,
      I2 => \mi_be[10]_i_3_n_0\,
      I3 => \^fsm_sequential_mi_state_reg[2]_0\,
      I4 => \mi_be[14]_i_4_n_0\,
      I5 => \mi_be[10]_i_4_n_0\,
      O => \mi_be[10]_i_1_n_0\
    );
\mi_be[10]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"10FFFFFF10FF0000"
    )
        port map (
      I0 => \mi_wrap_be_next[58]_i_3_n_0\,
      I1 => \mi_wrap_be_next[13]_i_2_n_0\,
      I2 => \mi_be[62]_i_6_n_0\,
      I3 => \mi_be[11]_i_9_n_0\,
      I4 => \mi_wrap_be_next[2]_i_4_n_0\,
      I5 => \mi_be[15]_i_7_n_0\,
      O => \mi_be[10]_i_2_n_0\
    );
\mi_be[10]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \mi_wrap_be_next_reg_n_0_[10]\,
      I1 => \mi_be[45]_i_5_n_0\,
      I2 => \mi_be[10]_i_5_n_0\,
      O => \mi_be[10]_i_3_n_0\
    );
\mi_be[10]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0040000055555555"
    )
        port map (
      I0 => \mi_be[60]_i_2_n_0\,
      I1 => \mi_be[62]_i_10_n_0\,
      I2 => \mi_wrap_be_next[12]_i_6_n_0\,
      I3 => \^m_axi_awaddr\(2),
      I4 => \^m_axi_awaddr\(1),
      I5 => \mi_be[11]_i_5_n_0\,
      O => \mi_be[10]_i_4_n_0\
    );
\mi_be[10]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFCFFFAFF0C0F0A0"
    )
        port map (
      I0 => \be__0\(58),
      I1 => \be__0\(42),
      I2 => \size__0\(2),
      I3 => \size__0\(1),
      I4 => \size__0\(0),
      I5 => \mi_be[10]_i_6_n_0\,
      O => \mi_be[10]_i_5_n_0\
    );
\mi_be[10]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CFCFC0C0AFA0AFA0"
    )
        port map (
      I0 => \be__0\(6),
      I1 => \be__0\(2),
      I2 => \size__0\(1),
      I3 => \be__0\(9),
      I4 => \be__0\(8),
      I5 => \size__0\(0),
      O => \mi_be[10]_i_6_n_0\
    );
\mi_be[11]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88A8AAAAAAAAAAAA"
    )
        port map (
      I0 => \mi_be[11]_i_2_n_0\,
      I1 => \mi_be[11]_i_3_n_0\,
      I2 => \mi_wrap_be_next_reg_n_0_[11]\,
      I3 => \mi_be[63]_i_4_n_0\,
      I4 => \^fsm_sequential_mi_state_reg[2]_0\,
      I5 => \mi_be[11]_i_4_n_0\,
      O => \mi_be[11]_i_1_n_0\
    );
\mi_be[11]_i_10\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"01000103"
    )
        port map (
      I0 => \be__0\(9),
      I1 => \size__0\(1),
      I2 => \size__0\(2),
      I3 => \size__0\(0),
      I4 => \be__0\(10),
      O => \mi_be[11]_i_10_n_0\
    );
\mi_be[11]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EFEFEEEEEFEFEFFF"
    )
        port map (
      I0 => \mi_be[14]_i_4_n_0\,
      I1 => \^fsm_sequential_mi_state_reg[2]_0\,
      I2 => \mi_be[11]_i_5_n_0\,
      I3 => \mi_be[11]_i_6_n_0\,
      I4 => \^goreg_dm.dout_i_reg[26]\(1),
      I5 => \^goreg_dm.dout_i_reg[26]\(2),
      O => \mi_be[11]_i_2_n_0\
    );
\mi_be[11]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2222002220222022"
    )
        port map (
      I0 => \mi_be[63]_i_8_n_0\,
      I1 => \mi_be[11]_i_7_n_0\,
      I2 => \be__0\(59),
      I3 => \mi_be[63]_i_11_n_0\,
      I4 => \be__0\(43),
      I5 => \size__0\(0),
      O => \mi_be[11]_i_3_n_0\
    );
\mi_be[11]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F7F40404FFFFFFFF"
    )
        port map (
      I0 => \mi_be[15]_i_7_n_0\,
      I1 => size(2),
      I2 => size(1),
      I3 => \mi_be[11]_i_8_n_0\,
      I4 => \mi_be[11]_i_9_n_0\,
      I5 => \^mi_last\,
      O => \mi_be[11]_i_4_n_0\
    );
\mi_be[11]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"10DD55DD"
    )
        port map (
      I0 => \^goreg_dm.dout_i_reg[26]\(2),
      I1 => \^goreg_dm.dout_i_reg[26]\(0),
      I2 => \^m_axi_awaddr\(2),
      I3 => \^goreg_dm.dout_i_reg[26]\(1),
      I4 => \mi_wrap_be_next[12]_i_6_n_0\,
      O => \mi_be[11]_i_5_n_0\
    );
\mi_be[11]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFF3F7F"
    )
        port map (
      I0 => \^goreg_dm.dout_i_reg[26]\(0),
      I1 => \^m_axi_awaddr\(3),
      I2 => \^m_axi_awaddr\(1),
      I3 => \^m_axi_awaddr\(0),
      I4 => \mi_be[3]_i_7_n_0\,
      I5 => \^m_axi_awaddr\(2),
      O => \mi_be[11]_i_6_n_0\
    );
\mi_be[11]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF00200070"
    )
        port map (
      I0 => \size__0\(0),
      I1 => \be__0\(3),
      I2 => \size__0\(1),
      I3 => \size__0\(2),
      I4 => \be__0\(7),
      I5 => \mi_be[11]_i_10_n_0\,
      O => \mi_be[11]_i_7_n_0\
    );
\mi_be[11]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFF5FFF7F"
    )
        port map (
      I0 => p_0_in(0),
      I1 => \next_mi_addr_reg_n_0_[0]\,
      I2 => p_0_in(2),
      I3 => p_0_in(1),
      I4 => size(0),
      I5 => \mi_wrap_be_next[0]_i_7_n_0\,
      O => \mi_be[11]_i_8_n_0\
    );
\mi_be[11]_i_9\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"55DD10DD"
    )
        port map (
      I0 => size(2),
      I1 => size(0),
      I2 => p_0_in(1),
      I3 => size(1),
      I4 => \mi_wrap_be_next[13]_i_2_n_0\,
      O => \mi_be[11]_i_9_n_0\
    );
\mi_be[12]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88A8AAAAAAAAAAAA"
    )
        port map (
      I0 => \mi_be[12]_i_2_n_0\,
      I1 => \mi_be[12]_i_3_n_0\,
      I2 => \mi_wrap_be_next_reg_n_0_[12]\,
      I3 => \mi_be[63]_i_4_n_0\,
      I4 => \^fsm_sequential_mi_state_reg[2]_0\,
      I5 => \mi_be[12]_i_4_n_0\,
      O => \mi_be[12]_i_1_n_0\
    );
\mi_be[12]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EFEFEEEEEFEFEFFF"
    )
        port map (
      I0 => \mi_be[14]_i_4_n_0\,
      I1 => \^fsm_sequential_mi_state_reg[2]_0\,
      I2 => \mi_be[15]_i_5_n_0\,
      I3 => \mi_be[12]_i_5_n_0\,
      I4 => \^goreg_dm.dout_i_reg[26]\(1),
      I5 => \^goreg_dm.dout_i_reg[26]\(2),
      O => \mi_be[12]_i_2_n_0\
    );
\mi_be[12]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2222002220222022"
    )
        port map (
      I0 => \mi_be[63]_i_8_n_0\,
      I1 => \mi_be[12]_i_6_n_0\,
      I2 => \be__0\(60),
      I3 => \mi_be[63]_i_11_n_0\,
      I4 => \be__0\(44),
      I5 => \size__0\(0),
      O => \mi_be[12]_i_3_n_0\
    );
\mi_be[12]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F7F40404FFFFFFFF"
    )
        port map (
      I0 => \mi_be[15]_i_7_n_0\,
      I1 => size(2),
      I2 => size(1),
      I3 => \mi_be[12]_i_7_n_0\,
      I4 => \mi_be[15]_i_8_n_0\,
      I5 => \^mi_last\,
      O => \mi_be[12]_i_4_n_0\
    );
\mi_be[12]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFF77F7"
    )
        port map (
      I0 => \^m_axi_awaddr\(3),
      I1 => \^m_axi_awaddr\(2),
      I2 => \^m_axi_awaddr\(0),
      I3 => \^goreg_dm.dout_i_reg[26]\(0),
      I4 => \^m_axi_awaddr\(1),
      I5 => \mi_be[3]_i_7_n_0\,
      O => \mi_be[12]_i_5_n_0\
    );
\mi_be[12]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF0001000D"
    )
        port map (
      I0 => \be__0\(11),
      I1 => \size__0\(0),
      I2 => \size__0\(2),
      I3 => \size__0\(1),
      I4 => \be__0\(10),
      I5 => \mi_be[12]_i_8_n_0\,
      O => \mi_be[12]_i_6_n_0\
    );
\mi_be[12]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFF77F7"
    )
        port map (
      I0 => p_0_in(2),
      I1 => p_0_in(1),
      I2 => \next_mi_addr_reg_n_0_[0]\,
      I3 => size(0),
      I4 => p_0_in(0),
      I5 => \mi_wrap_be_next[0]_i_7_n_0\,
      O => \mi_be[12]_i_7_n_0\
    );
\mi_be[12]_i_8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"10001030"
    )
        port map (
      I0 => \be__0\(4),
      I1 => \size__0\(2),
      I2 => \size__0\(1),
      I3 => \size__0\(0),
      I4 => \be__0\(8),
      O => \mi_be[12]_i_8_n_0\
    );
\mi_be[13]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88A8AAAAAAAAAAAA"
    )
        port map (
      I0 => \mi_be[13]_i_2_n_0\,
      I1 => \mi_be[13]_i_3_n_0\,
      I2 => \mi_wrap_be_next_reg_n_0_[13]\,
      I3 => \mi_be[63]_i_4_n_0\,
      I4 => \^fsm_sequential_mi_state_reg[2]_0\,
      I5 => \mi_be[13]_i_4_n_0\,
      O => \mi_be[13]_i_1_n_0\
    );
\mi_be[13]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EFEFEEEEEFEFEFFF"
    )
        port map (
      I0 => \mi_be[14]_i_4_n_0\,
      I1 => \^fsm_sequential_mi_state_reg[2]_0\,
      I2 => \mi_be[15]_i_5_n_0\,
      I3 => \mi_be[13]_i_5_n_0\,
      I4 => \^goreg_dm.dout_i_reg[26]\(1),
      I5 => \^goreg_dm.dout_i_reg[26]\(2),
      O => \mi_be[13]_i_2_n_0\
    );
\mi_be[13]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2222220022202220"
    )
        port map (
      I0 => \mi_be[63]_i_8_n_0\,
      I1 => \mi_be[13]_i_6_n_0\,
      I2 => \be__0\(9),
      I3 => \mi_be[39]_i_7_n_0\,
      I4 => \be__0\(5),
      I5 => \size__0\(0),
      O => \mi_be[13]_i_3_n_0\
    );
\mi_be[13]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F7F40404FFFFFFFF"
    )
        port map (
      I0 => \mi_be[15]_i_7_n_0\,
      I1 => size(2),
      I2 => size(1),
      I3 => \mi_be[13]_i_7_n_0\,
      I4 => \mi_be[15]_i_8_n_0\,
      I5 => \^mi_last\,
      O => \mi_be[13]_i_4_n_0\
    );
\mi_be[13]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEEFFFFFFFFFFFFF"
    )
        port map (
      I0 => \^m_axi_awaddr\(1),
      I1 => \mi_be[3]_i_7_n_0\,
      I2 => \^goreg_dm.dout_i_reg[26]\(0),
      I3 => \^m_axi_awaddr\(0),
      I4 => \^m_axi_awaddr\(3),
      I5 => \^m_axi_awaddr\(2),
      O => \mi_be[13]_i_5_n_0\
    );
\mi_be[13]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF02000700"
    )
        port map (
      I0 => \size__0\(0),
      I1 => \be__0\(45),
      I2 => \size__0\(1),
      I3 => \size__0\(2),
      I4 => \be__0\(61),
      I5 => \mi_be[13]_i_8_n_0\,
      O => \mi_be[13]_i_6_n_0\
    );
\mi_be[13]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEEFFFFFFFFFFFFF"
    )
        port map (
      I0 => p_0_in(0),
      I1 => \mi_wrap_be_next[0]_i_7_n_0\,
      I2 => size(0),
      I3 => \next_mi_addr_reg_n_0_[0]\,
      I4 => p_0_in(2),
      I5 => p_0_in(1),
      O => \mi_be[13]_i_7_n_0\
    );
\mi_be[13]_i_8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"01010003"
    )
        port map (
      I0 => \be__0\(11),
      I1 => \size__0\(1),
      I2 => \size__0\(2),
      I3 => \be__0\(12),
      I4 => \size__0\(0),
      O => \mi_be[13]_i_8_n_0\
    );
\mi_be[14]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8FFB8FFB8FFB800"
    )
        port map (
      I0 => \mi_be[14]_i_2_n_0\,
      I1 => \^mi_last\,
      I2 => \mi_be[14]_i_3_n_0\,
      I3 => \^fsm_sequential_mi_state_reg[2]_0\,
      I4 => \mi_be[14]_i_4_n_0\,
      I5 => \mi_be[14]_i_5_n_0\,
      O => \mi_be[14]_i_1_n_0\
    );
\mi_be[14]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"10FFFFFF10FF0000"
    )
        port map (
      I0 => \mi_be[62]_i_5_n_0\,
      I1 => \mi_wrap_be_next[13]_i_2_n_0\,
      I2 => \mi_be[62]_i_6_n_0\,
      I3 => \mi_be[15]_i_8_n_0\,
      I4 => \mi_wrap_be_next[2]_i_4_n_0\,
      I5 => \mi_be[15]_i_7_n_0\,
      O => \mi_be[14]_i_2_n_0\
    );
\mi_be[14]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \mi_wrap_be_next_reg_n_0_[14]\,
      I1 => \mi_be[45]_i_5_n_0\,
      I2 => \mi_be[14]_i_6_n_0\,
      O => \mi_be[14]_i_3_n_0\
    );
\mi_be[14]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00500010"
    )
        port map (
      I0 => \^m_axi_awaddr\(5),
      I1 => \^m_axi_awaddr\(4),
      I2 => \^goreg_dm.dout_i_reg[26]\(2),
      I3 => \^goreg_dm.dout_i_reg[26]\(1),
      I4 => \^goreg_dm.dout_i_reg[26]\(0),
      O => \mi_be[14]_i_4_n_0\
    );
\mi_be[14]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4000000055555555"
    )
        port map (
      I0 => \mi_be[60]_i_2_n_0\,
      I1 => \mi_be[62]_i_10_n_0\,
      I2 => \mi_wrap_be_next[12]_i_6_n_0\,
      I3 => \^m_axi_awaddr\(1),
      I4 => \^m_axi_awaddr\(2),
      I5 => \mi_be[15]_i_5_n_0\,
      O => \mi_be[14]_i_5_n_0\
    );
\mi_be[14]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFCFFFAFF0C0F0A0"
    )
        port map (
      I0 => \be__0\(62),
      I1 => \be__0\(46),
      I2 => \size__0\(2),
      I3 => \size__0\(1),
      I4 => \size__0\(0),
      I5 => \mi_be[14]_i_7_n_0\,
      O => \mi_be[14]_i_6_n_0\
    );
\mi_be[14]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CFCFC0C0AFA0AFA0"
    )
        port map (
      I0 => \be__0\(10),
      I1 => \be__0\(6),
      I2 => \size__0\(1),
      I3 => \be__0\(13),
      I4 => \be__0\(12),
      I5 => \size__0\(0),
      O => \mi_be[14]_i_7_n_0\
    );
\mi_be[15]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AA08AAAAAAAAAAAA"
    )
        port map (
      I0 => \mi_be[15]_i_2_n_0\,
      I1 => \mi_wrap_be_next_reg_n_0_[15]\,
      I2 => \mi_be[63]_i_4_n_0\,
      I3 => \mi_be[15]_i_3_n_0\,
      I4 => \^fsm_sequential_mi_state_reg[2]_0\,
      I5 => \mi_be[15]_i_4_n_0\,
      O => \mi_be[15]_i_1_n_0\
    );
\mi_be[15]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFF0057"
    )
        port map (
      I0 => \mi_be[15]_i_5_n_0\,
      I1 => \mi_be[63]_i_14_n_0\,
      I2 => \mi_wrap_be_next[14]_i_4_n_0\,
      I3 => \mi_be[60]_i_2_n_0\,
      I4 => \mi_be[14]_i_4_n_0\,
      I5 => \^fsm_sequential_mi_state_reg[2]_0\,
      O => \mi_be[15]_i_2_n_0\
    );
\mi_be[15]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2222002220222022"
    )
        port map (
      I0 => \mi_be[63]_i_8_n_0\,
      I1 => \mi_be[15]_i_6_n_0\,
      I2 => be(63),
      I3 => \mi_be[63]_i_11_n_0\,
      I4 => \be__0\(47),
      I5 => \size__0\(0),
      O => \mi_be[15]_i_3_n_0\
    );
\mi_be[15]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"DDD11111FFFFFFFF"
    )
        port map (
      I0 => \mi_be[15]_i_7_n_0\,
      I1 => \mi_wrap_be_next[2]_i_4_n_0\,
      I2 => \mi_wrap_be_next[14]_i_2_n_0\,
      I3 => \mi_be[63]_i_13_n_0\,
      I4 => \mi_be[15]_i_8_n_0\,
      I5 => \^mi_last\,
      O => \mi_be[15]_i_4_n_0\
    );
\mi_be[15]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"01F555F5"
    )
        port map (
      I0 => \^goreg_dm.dout_i_reg[26]\(2),
      I1 => \^m_axi_awaddr\(2),
      I2 => \^goreg_dm.dout_i_reg[26]\(0),
      I3 => \^goreg_dm.dout_i_reg[26]\(1),
      I4 => \mi_wrap_be_next[12]_i_6_n_0\,
      O => \mi_be[15]_i_5_n_0\
    );
\mi_be[15]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF00470000"
    )
        port map (
      I0 => \be__0\(7),
      I1 => \size__0\(0),
      I2 => \be__0\(11),
      I3 => \size__0\(2),
      I4 => \size__0\(1),
      I5 => \mi_be[15]_i_9_n_0\,
      O => \mi_be[15]_i_6_n_0\
    );
\mi_be[15]_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00007F77"
    )
        port map (
      I0 => p_0_in(3),
      I1 => size(2),
      I2 => size(1),
      I3 => size(0),
      I4 => p_0_in(4),
      O => \mi_be[15]_i_7_n_0\
    );
\mi_be[15]_i_8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"55F501F5"
    )
        port map (
      I0 => size(2),
      I1 => p_0_in(1),
      I2 => size(0),
      I3 => size(1),
      I4 => \mi_wrap_be_next[13]_i_2_n_0\,
      O => \mi_be[15]_i_8_n_0\
    );
\mi_be[15]_i_9\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00011101"
    )
        port map (
      I0 => \size__0\(2),
      I1 => \size__0\(1),
      I2 => \be__0\(14),
      I3 => \size__0\(0),
      I4 => \be__0\(13),
      O => \mi_be[15]_i_9_n_0\
    );
\mi_be[16]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF450000FF45FF45"
    )
        port map (
      I0 => \mi_be[60]_i_2_n_0\,
      I1 => \mi_be[16]_i_2_n_0\,
      I2 => \mi_be[16]_i_3_n_0\,
      I3 => \mi_be[31]_i_2_n_0\,
      I4 => \mi_be[16]_i_4_n_0\,
      I5 => \mi_be[16]_i_5_n_0\,
      O => \mi_be[16]_i_1_n_0\
    );
\mi_be[16]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FBFBFBFBFBFBFB00"
    )
        port map (
      I0 => \mi_be[23]_i_8_n_0\,
      I1 => size(0),
      I2 => \mi_wrap_be_next[56]_i_6_n_0\,
      I3 => \mi_be[16]_i_12_n_0\,
      I4 => p_0_in(4),
      I5 => \mi_be[18]_i_8_n_0\,
      O => \mi_be[16]_i_10_n_0\
    );
\mi_be[16]_i_11\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00530000"
    )
        port map (
      I0 => \be__0\(8),
      I1 => \be__0\(12),
      I2 => \size__0\(0),
      I3 => \size__0\(2),
      I4 => \size__0\(1),
      O => \mi_be[16]_i_11_n_0\
    );
\mi_be[16]_i_12\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFEF"
    )
        port map (
      I0 => p_0_in(0),
      I1 => \next_mi_addr_reg_n_0_[0]\,
      I2 => p_0_in(3),
      I3 => size(0),
      O => \mi_be[16]_i_12_n_0\
    );
\mi_be[16]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0001010100010001"
    )
        port map (
      I0 => \^goreg_dm.dout_i_reg[26]\(1),
      I1 => \mi_be[16]_i_6_n_0\,
      I2 => \^m_axi_awaddr\(5),
      I3 => \mi_be[60]_i_8_n_0\,
      I4 => \mi_be[16]_i_7_n_0\,
      I5 => \^m_axi_awaddr\(4),
      O => \mi_be[16]_i_2_n_0\
    );
\mi_be[16]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0C0C0C0CFFFFFF2F"
    )
        port map (
      I0 => \^m_axi_awaddr\(2),
      I1 => \^goreg_dm.dout_i_reg[26]\(0),
      I2 => \^goreg_dm.dout_i_reg[26]\(1),
      I3 => \mi_wrap_be_next[29]_i_5_n_0\,
      I4 => \^m_axi_awaddr\(3),
      I5 => \^goreg_dm.dout_i_reg[26]\(2),
      O => \mi_be[16]_i_3_n_0\
    );
\mi_be[16]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"22230001FFFFFFFF"
    )
        port map (
      I0 => \mi_be[45]_i_5_n_0\,
      I1 => \^mi_last\,
      I2 => \mi_be[16]_i_8_n_0\,
      I3 => \mi_be[16]_i_9_n_0\,
      I4 => \mi_wrap_be_next_reg_n_0_[16]\,
      I5 => \^fsm_sequential_mi_state_reg[2]_0\,
      O => \mi_be[16]_i_4_n_0\
    );
\mi_be[16]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F7F40404FFFFFFFF"
    )
        port map (
      I0 => \mi_be[31]_i_12_n_0\,
      I1 => size(2),
      I2 => size(1),
      I3 => \mi_be[16]_i_10_n_0\,
      I4 => \mi_be[19]_i_6_n_0\,
      I5 => \^mi_last\,
      O => \mi_be[16]_i_5_n_0\
    );
\mi_be[16]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \^m_axi_awaddr\(2),
      I1 => \^m_axi_awaddr\(3),
      O => \mi_be[16]_i_6_n_0\
    );
\mi_be[16]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \^m_axi_awaddr\(1),
      I1 => \^goreg_dm.dout_i_reg[26]\(0),
      O => \mi_be[16]_i_7_n_0\
    );
\mi_be[16]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF01000B00"
    )
        port map (
      I0 => \size__0\(0),
      I1 => \be__0\(0),
      I2 => \size__0\(1),
      I3 => \size__0\(2),
      I4 => \be__0\(48),
      I5 => \mi_be[16]_i_11_n_0\,
      O => \mi_be[16]_i_8_n_0\
    );
\mi_be[16]_i_9\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"01000103"
    )
        port map (
      I0 => \be__0\(14),
      I1 => \size__0\(1),
      I2 => \size__0\(2),
      I3 => \size__0\(0),
      I4 => \be__0\(15),
      O => \mi_be[16]_i_9_n_0\
    );
\mi_be[17]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF54545400"
    )
        port map (
      I0 => \mi_be[17]_i_2_n_0\,
      I1 => \mi_be[63]_i_4_n_0\,
      I2 => \mi_wrap_be_next_reg_n_0_[17]\,
      I3 => \mi_be[20]_i_3_n_0\,
      I4 => \mi_be[17]_i_3_n_0\,
      I5 => \mi_be[17]_i_4_n_0\,
      O => \mi_be[17]_i_1_n_0\
    );
\mi_be[17]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00020A02A002AA02"
    )
        port map (
      I0 => \mi_be[63]_i_8_n_0\,
      I1 => \mi_be[17]_i_5_n_0\,
      I2 => \mi_be[63]_i_10_n_0\,
      I3 => \mi_be[63]_i_11_n_0\,
      I4 => \be__0\(49),
      I5 => \be__0\(1),
      O => \mi_be[17]_i_2_n_0\
    );
\mi_be[17]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0004C4C4"
    )
        port map (
      I0 => size(2),
      I1 => \^fsm_sequential_mi_state_reg[2]_0\,
      I2 => size(1),
      I3 => \mi_be[17]_i_6_n_0\,
      I4 => \mi_be[19]_i_6_n_0\,
      O => \mi_be[17]_i_3_n_0\
    );
\mi_be[17]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000BBAABBBF"
    )
        port map (
      I0 => \mi_be[30]_i_4_n_0\,
      I1 => \mi_be[16]_i_3_n_0\,
      I2 => \mi_be[17]_i_7_n_0\,
      I3 => \^goreg_dm.dout_i_reg[26]\(1),
      I4 => \^goreg_dm.dout_i_reg[26]\(2),
      I5 => \^fsm_sequential_mi_state_reg[2]_0\,
      O => \mi_be[17]_i_4_n_0\
    );
\mi_be[17]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CFCFC0C0AFA0AFA0"
    )
        port map (
      I0 => \be__0\(13),
      I1 => \be__0\(9),
      I2 => \size__0\(1),
      I3 => \be__0\(16),
      I4 => \be__0\(15),
      I5 => \size__0\(0),
      O => \mi_be[17]_i_5_n_0\
    );
\mi_be[17]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFCFFFD"
    )
        port map (
      I0 => size(0),
      I1 => \mi_wrap_be_next[29]_i_4_n_0\,
      I2 => p_0_in(1),
      I3 => p_0_in(2),
      I4 => \next_mi_addr_reg_n_0_[0]\,
      I5 => p_0_in(0),
      O => \mi_be[17]_i_6_n_0\
    );
\mi_be[17]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFAB"
    )
        port map (
      I0 => \^m_axi_awaddr\(1),
      I1 => \^m_axi_awaddr\(0),
      I2 => \^goreg_dm.dout_i_reg[26]\(0),
      I3 => \mi_wrap_be_next[29]_i_5_n_0\,
      I4 => \^m_axi_awaddr\(2),
      I5 => \^m_axi_awaddr\(3),
      O => \mi_be[17]_i_7_n_0\
    );
\mi_be[18]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFEAE0000"
    )
        port map (
      I0 => \^mi_last\,
      I1 => \mi_be[18]_i_2_n_0\,
      I2 => \mi_be[45]_i_5_n_0\,
      I3 => \mi_wrap_be_next_reg_n_0_[18]\,
      I4 => \mi_be[18]_i_3_n_0\,
      I5 => \mi_be[18]_i_4_n_0\,
      O => \mi_be[18]_i_1_n_0\
    );
\mi_be[18]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFCFFFAFF0C0F0A0"
    )
        port map (
      I0 => \be__0\(2),
      I1 => \be__0\(50),
      I2 => \size__0\(2),
      I3 => \size__0\(1),
      I4 => \size__0\(0),
      I5 => \mi_be[18]_i_5_n_0\,
      O => \mi_be[18]_i_2_n_0\
    );
\mi_be[18]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"77550000777F0000"
    )
        port map (
      I0 => \mi_be[29]_i_6_n_0\,
      I1 => \mi_be[19]_i_6_n_0\,
      I2 => \mi_be[18]_i_6_n_0\,
      I3 => size(1),
      I4 => \^fsm_sequential_mi_state_reg[2]_0\,
      I5 => size(2),
      O => \mi_be[18]_i_3_n_0\
    );
\mi_be[18]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000BBAABBBF"
    )
        port map (
      I0 => \mi_be[30]_i_4_n_0\,
      I1 => \mi_be[16]_i_3_n_0\,
      I2 => \mi_be[18]_i_7_n_0\,
      I3 => \^goreg_dm.dout_i_reg[26]\(1),
      I4 => \^goreg_dm.dout_i_reg[26]\(2),
      I5 => \^fsm_sequential_mi_state_reg[2]_0\,
      O => \mi_be[18]_i_4_n_0\
    );
\mi_be[18]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \be__0\(10),
      I1 => \be__0\(14),
      I2 => \size__0\(1),
      I3 => \be__0\(16),
      I4 => \size__0\(0),
      I5 => \be__0\(17),
      O => \mi_be[18]_i_5_n_0\
    );
\mi_be[18]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFBBFFFBFF"
    )
        port map (
      I0 => \mi_be[18]_i_8_n_0\,
      I1 => p_0_in(0),
      I2 => \next_mi_addr_reg_n_0_[0]\,
      I3 => p_0_in(3),
      I4 => size(0),
      I5 => p_0_in(4),
      O => \mi_be[18]_i_6_n_0\
    );
\mi_be[18]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FDFFFFFFFCFFFFFF"
    )
        port map (
      I0 => \^goreg_dm.dout_i_reg[26]\(0),
      I1 => \mi_be[16]_i_6_n_0\,
      I2 => \^m_axi_awaddr\(5),
      I3 => \^m_axi_awaddr\(4),
      I4 => \^m_axi_awaddr\(1),
      I5 => \^m_axi_awaddr\(0),
      O => \mi_be[18]_i_7_n_0\
    );
\mi_be[18]_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => p_0_in(1),
      I1 => p_0_in(2),
      O => \mi_be[18]_i_8_n_0\
    );
\mi_be[19]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF0E0E0E00"
    )
        port map (
      I0 => \mi_be[63]_i_4_n_0\,
      I1 => \mi_wrap_be_next_reg_n_0_[19]\,
      I2 => \mi_be[19]_i_2_n_0\,
      I3 => \mi_be[20]_i_3_n_0\,
      I4 => \mi_be[19]_i_3_n_0\,
      I5 => \mi_be[19]_i_4_n_0\,
      O => \mi_be[19]_i_1_n_0\
    );
\mi_be[19]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00020A02A002AA02"
    )
        port map (
      I0 => \mi_be[63]_i_8_n_0\,
      I1 => \mi_be[19]_i_5_n_0\,
      I2 => \mi_be[63]_i_10_n_0\,
      I3 => \mi_be[63]_i_11_n_0\,
      I4 => \be__0\(51),
      I5 => \be__0\(3),
      O => \mi_be[19]_i_2_n_0\
    );
\mi_be[19]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0C040C44"
    )
        port map (
      I0 => size(2),
      I1 => \^fsm_sequential_mi_state_reg[2]_0\,
      I2 => \mi_be[19]_i_6_n_0\,
      I3 => size(1),
      I4 => \mi_be[19]_i_7_n_0\,
      O => \mi_be[19]_i_3_n_0\
    );
\mi_be[19]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000AAFAABFF"
    )
        port map (
      I0 => \mi_be[30]_i_4_n_0\,
      I1 => \mi_be[19]_i_8_n_0\,
      I2 => \^goreg_dm.dout_i_reg[26]\(1),
      I3 => \mi_be[16]_i_3_n_0\,
      I4 => \^goreg_dm.dout_i_reg[26]\(2),
      I5 => \^fsm_sequential_mi_state_reg[2]_0\,
      O => \mi_be[19]_i_4_n_0\
    );
\mi_be[19]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CFC0AFAFCFC0A0A0"
    )
        port map (
      I0 => \be__0\(15),
      I1 => \be__0\(11),
      I2 => \size__0\(1),
      I3 => \be__0\(17),
      I4 => \size__0\(0),
      I5 => \be__0\(18),
      O => \mi_be[19]_i_5_n_0\
    );
\mi_be[19]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"55445554FFFF5555"
    )
        port map (
      I0 => size(2),
      I1 => p_0_in(2),
      I2 => p_0_in(1),
      I3 => \mi_wrap_be_next[29]_i_4_n_0\,
      I4 => size(0),
      I5 => size(1),
      O => \mi_be[19]_i_6_n_0\
    );
\mi_be[19]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFCFFFFFFFDFFFF"
    )
        port map (
      I0 => size(0),
      I1 => \mi_wrap_be_next[29]_i_4_n_0\,
      I2 => p_0_in(1),
      I3 => p_0_in(2),
      I4 => p_0_in(0),
      I5 => \next_mi_addr_reg_n_0_[0]\,
      O => \mi_be[19]_i_7_n_0\
    );
\mi_be[19]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFF57"
    )
        port map (
      I0 => \^m_axi_awaddr\(1),
      I1 => \^m_axi_awaddr\(0),
      I2 => \^goreg_dm.dout_i_reg[26]\(0),
      I3 => \mi_wrap_be_next[29]_i_5_n_0\,
      I4 => \^m_axi_awaddr\(2),
      I5 => \^m_axi_awaddr\(3),
      O => \mi_be[19]_i_8_n_0\
    );
\mi_be[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8FFB8FFB8FFB800"
    )
        port map (
      I0 => \mi_be[1]_i_2_n_0\,
      I1 => \^mi_last\,
      I2 => \mi_be[1]_i_3_n_0\,
      I3 => \^fsm_sequential_mi_state_reg[2]_0\,
      I4 => \mi_be[14]_i_4_n_0\,
      I5 => \mi_be[1]_i_4_n_0\,
      O => \mi_be[1]_i_1_n_0\
    );
\mi_be[1]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"ABFFABABAB00ABAB"
    )
        port map (
      I0 => \mi_be[3]_i_10_n_0\,
      I1 => \mi_be[63]_i_13_n_0\,
      I2 => \mi_wrap_be_next[0]_i_3_n_0\,
      I3 => size(1),
      I4 => size(2),
      I5 => \mi_be[15]_i_7_n_0\,
      O => \mi_be[1]_i_2_n_0\
    );
\mi_be[1]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88888888BBBBB8BB"
    )
        port map (
      I0 => \mi_wrap_be_next_reg_n_0_[1]\,
      I1 => \mi_be[45]_i_5_n_0\,
      I2 => \mi_be[50]_i_5_n_0\,
      I3 => \mi_be[63]_i_11_n_0\,
      I4 => \mi_be[1]_i_5_n_0\,
      I5 => \mi_be[1]_i_6_n_0\,
      O => \mi_be[1]_i_3_n_0\
    );
\mi_be[1]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00004440FFFF5555"
    )
        port map (
      I0 => \^goreg_dm.dout_i_reg[26]\(2),
      I1 => \mi_wrap_be_next[0]_i_6_n_0\,
      I2 => \^goreg_dm.dout_i_reg[26]\(0),
      I3 => \^m_axi_awaddr\(0),
      I4 => \^goreg_dm.dout_i_reg[26]\(1),
      I5 => \mi_be[3]_i_3_n_0\,
      O => \mi_be[1]_i_4_n_0\
    );
\mi_be[1]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \size__0\(0),
      I1 => \be__0\(33),
      O => \mi_be[1]_i_5_n_0\
    );
\mi_be[1]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF001000D0"
    )
        port map (
      I0 => \be__0\(61),
      I1 => \size__0\(0),
      I2 => \size__0\(1),
      I3 => \size__0\(2),
      I4 => \be__0\(57),
      I5 => \mi_be[1]_i_7_n_0\,
      O => \mi_be[1]_i_6_n_0\
    );
\mi_be[1]_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00010301"
    )
        port map (
      I0 => \be__0\(0),
      I1 => \size__0\(1),
      I2 => \size__0\(2),
      I3 => \size__0\(0),
      I4 => be(63),
      O => \mi_be[1]_i_7_n_0\
    );
\mi_be[20]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF54545400"
    )
        port map (
      I0 => \mi_be[20]_i_2_n_0\,
      I1 => \mi_be[63]_i_4_n_0\,
      I2 => \mi_wrap_be_next_reg_n_0_[20]\,
      I3 => \mi_be[20]_i_3_n_0\,
      I4 => \mi_be[20]_i_4_n_0\,
      I5 => \mi_be[20]_i_5_n_0\,
      O => \mi_be[20]_i_1_n_0\
    );
\mi_be[20]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00020A02A002AA02"
    )
        port map (
      I0 => \mi_be[63]_i_8_n_0\,
      I1 => \mi_be[20]_i_6_n_0\,
      I2 => \mi_be[63]_i_10_n_0\,
      I3 => \mi_be[63]_i_11_n_0\,
      I4 => \be__0\(52),
      I5 => \be__0\(4),
      O => \mi_be[20]_i_2_n_0\
    );
\mi_be[20]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"02000202AAAAAAAA"
    )
        port map (
      I0 => \^fsm_sequential_mi_state_reg[2]_0\,
      I1 => \mi_wrap_be_next[2]_i_4_n_0\,
      I2 => p_0_in(4),
      I3 => p_0_in(3),
      I4 => \mi_wrap_be_next[47]_i_2_n_0\,
      I5 => \^mi_last\,
      O => \mi_be[20]_i_3_n_0\
    );
\mi_be[20]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0004C4C4"
    )
        port map (
      I0 => size(2),
      I1 => \^fsm_sequential_mi_state_reg[2]_0\,
      I2 => size(1),
      I3 => \mi_be[20]_i_7_n_0\,
      I4 => \mi_be[23]_i_7_n_0\,
      O => \mi_be[20]_i_4_n_0\
    );
\mi_be[20]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000BBAABBBF"
    )
        port map (
      I0 => \mi_be[30]_i_4_n_0\,
      I1 => \mi_be[21]_i_3_n_0\,
      I2 => \mi_be[20]_i_8_n_0\,
      I3 => \^goreg_dm.dout_i_reg[26]\(1),
      I4 => \^goreg_dm.dout_i_reg[26]\(2),
      I5 => \^fsm_sequential_mi_state_reg[2]_0\,
      O => \mi_be[20]_i_5_n_0\
    );
\mi_be[20]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CFC0AFAFCFC0A0A0"
    )
        port map (
      I0 => \be__0\(16),
      I1 => \be__0\(12),
      I2 => \size__0\(1),
      I3 => \be__0\(18),
      I4 => \size__0\(0),
      I5 => \be__0\(19),
      O => \mi_be[20]_i_6_n_0\
    );
\mi_be[20]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FBFBFFFFFBFBFF00"
    )
        port map (
      I0 => p_0_in(0),
      I1 => p_0_in(1),
      I2 => \mi_be[23]_i_8_n_0\,
      I3 => \mi_be[21]_i_11_n_0\,
      I4 => size(0),
      I5 => \next_mi_addr_reg_n_0_[0]\,
      O => \mi_be[20]_i_7_n_0\
    );
\mi_be[20]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FBFBFFFFFBFBFF00"
    )
        port map (
      I0 => \^m_axi_awaddr\(1),
      I1 => \^m_axi_awaddr\(2),
      I2 => \mi_wrap_be_next[21]_i_3_n_0\,
      I3 => \mi_be[21]_i_6_n_0\,
      I4 => \^goreg_dm.dout_i_reg[26]\(0),
      I5 => \^m_axi_awaddr\(0),
      O => \mi_be[20]_i_8_n_0\
    );
\mi_be[21]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF450000FF45FF45"
    )
        port map (
      I0 => \mi_be[60]_i_2_n_0\,
      I1 => \mi_be[21]_i_2_n_0\,
      I2 => \mi_be[21]_i_3_n_0\,
      I3 => \mi_be[31]_i_2_n_0\,
      I4 => \mi_be[21]_i_4_n_0\,
      I5 => \mi_be[21]_i_5_n_0\,
      O => \mi_be[21]_i_1_n_0\
    );
\mi_be[21]_i_10\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00530000"
    )
        port map (
      I0 => \be__0\(13),
      I1 => \be__0\(17),
      I2 => \size__0\(0),
      I3 => \size__0\(2),
      I4 => \size__0\(1),
      O => \mi_be[21]_i_10_n_0\
    );
\mi_be[21]_i_11\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFF7"
    )
        port map (
      I0 => p_0_in(1),
      I1 => p_0_in(3),
      I2 => p_0_in(0),
      I3 => p_0_in(2),
      I4 => p_0_in(4),
      O => \mi_be[21]_i_11_n_0\
    );
\mi_be[21]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0010001000105555"
    )
        port map (
      I0 => \^goreg_dm.dout_i_reg[26]\(1),
      I1 => \^goreg_dm.dout_i_reg[26]\(0),
      I2 => \^m_axi_awaddr\(0),
      I3 => \mi_be[21]_i_6_n_0\,
      I4 => \mi_wrap_be_next[21]_i_3_n_0\,
      I5 => \mi_be[53]_i_8_n_0\,
      O => \mi_be[21]_i_2_n_0\
    );
\mi_be[21]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"55F555F555F501F5"
    )
        port map (
      I0 => \^goreg_dm.dout_i_reg[26]\(2),
      I1 => \^m_axi_awaddr\(2),
      I2 => \^goreg_dm.dout_i_reg[26]\(0),
      I3 => \^goreg_dm.dout_i_reg[26]\(1),
      I4 => \^m_axi_awaddr\(3),
      I5 => \mi_wrap_be_next[29]_i_5_n_0\,
      O => \mi_be[21]_i_3_n_0\
    );
\mi_be[21]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"22230001FFFFFFFF"
    )
        port map (
      I0 => \mi_be[45]_i_5_n_0\,
      I1 => \^mi_last\,
      I2 => \mi_be[21]_i_7_n_0\,
      I3 => \mi_be[21]_i_8_n_0\,
      I4 => \mi_wrap_be_next_reg_n_0_[21]\,
      I5 => \^fsm_sequential_mi_state_reg[2]_0\,
      O => \mi_be[21]_i_4_n_0\
    );
\mi_be[21]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F7F40404FFFFFFFF"
    )
        port map (
      I0 => \mi_be[31]_i_12_n_0\,
      I1 => size(2),
      I2 => size(1),
      I3 => \mi_be[21]_i_9_n_0\,
      I4 => \mi_be[23]_i_7_n_0\,
      I5 => \^mi_last\,
      O => \mi_be[21]_i_5_n_0\
    );
\mi_be[21]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFF7"
    )
        port map (
      I0 => \^m_axi_awaddr\(2),
      I1 => \^m_axi_awaddr\(4),
      I2 => \^m_axi_awaddr\(1),
      I3 => \^m_axi_awaddr\(3),
      I4 => \^m_axi_awaddr\(5),
      O => \mi_be[21]_i_6_n_0\
    );
\mi_be[21]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF02000700"
    )
        port map (
      I0 => \size__0\(0),
      I1 => \be__0\(53),
      I2 => \size__0\(1),
      I3 => \size__0\(2),
      I4 => \be__0\(5),
      I5 => \mi_be[21]_i_10_n_0\,
      O => \mi_be[21]_i_7_n_0\
    );
\mi_be[21]_i_8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"01010003"
    )
        port map (
      I0 => \be__0\(19),
      I1 => \size__0\(1),
      I2 => \size__0\(2),
      I3 => \be__0\(20),
      I4 => \size__0\(0),
      O => \mi_be[21]_i_8_n_0\
    );
\mi_be[21]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FBFBFBFBFF00FFFF"
    )
        port map (
      I0 => p_0_in(0),
      I1 => p_0_in(1),
      I2 => \mi_be[23]_i_8_n_0\,
      I3 => \mi_be[21]_i_11_n_0\,
      I4 => \next_mi_addr_reg_n_0_[0]\,
      I5 => size(0),
      O => \mi_be[21]_i_9_n_0\
    );
\mi_be[22]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8FFB8FFB8FFB800"
    )
        port map (
      I0 => \mi_be[22]_i_2_n_0\,
      I1 => \^mi_last\,
      I2 => \mi_be[22]_i_3_n_0\,
      I3 => \^fsm_sequential_mi_state_reg[2]_0\,
      I4 => \mi_be[30]_i_4_n_0\,
      I5 => \mi_be[22]_i_4_n_0\,
      O => \mi_be[22]_i_1_n_0\
    );
\mi_be[22]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"10FFFFFF10FF0000"
    )
        port map (
      I0 => \mi_be[62]_i_5_n_0\,
      I1 => \mi_be[23]_i_8_n_0\,
      I2 => \mi_be[62]_i_6_n_0\,
      I3 => \mi_be[23]_i_7_n_0\,
      I4 => \mi_wrap_be_next[2]_i_4_n_0\,
      I5 => \mi_be[31]_i_12_n_0\,
      O => \mi_be[22]_i_2_n_0\
    );
\mi_be[22]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF540054"
    )
        port map (
      I0 => \mi_be[22]_i_5_n_0\,
      I1 => \size__0\(2),
      I2 => \mi_be[22]_i_6_n_0\,
      I3 => \mi_be[45]_i_5_n_0\,
      I4 => \mi_wrap_be_next_reg_n_0_[22]\,
      O => \mi_be[22]_i_3_n_0\
    );
\mi_be[22]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0400000055555555"
    )
        port map (
      I0 => \mi_be[60]_i_2_n_0\,
      I1 => \mi_be[62]_i_10_n_0\,
      I2 => \mi_wrap_be_next[21]_i_3_n_0\,
      I3 => \^m_axi_awaddr\(1),
      I4 => \^m_axi_awaddr\(2),
      I5 => \mi_be[21]_i_3_n_0\,
      O => \mi_be[22]_i_4_n_0\
    );
\mi_be[22]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0400040C"
    )
        port map (
      I0 => \be__0\(54),
      I1 => \size__0\(2),
      I2 => \size__0\(1),
      I3 => \size__0\(0),
      I4 => \be__0\(6),
      O => \mi_be[22]_i_5_n_0\
    );
\mi_be[22]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \be__0\(14),
      I1 => \be__0\(18),
      I2 => \size__0\(1),
      I3 => \be__0\(20),
      I4 => \size__0\(0),
      I5 => \be__0\(21),
      O => \mi_be[22]_i_6_n_0\
    );
\mi_be[23]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F100F1F1F100F100"
    )
        port map (
      I0 => \mi_be[60]_i_2_n_0\,
      I1 => \mi_be[23]_i_2_n_0\,
      I2 => \mi_be[31]_i_2_n_0\,
      I3 => \mi_be[23]_i_3_n_0\,
      I4 => \mi_be[23]_i_4_n_0\,
      I5 => \^mi_last\,
      O => \mi_be[23]_i_1_n_0\
    );
\mi_be[23]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3333333320222222"
    )
        port map (
      I0 => \mi_be[28]_i_4_n_0\,
      I1 => \mi_wrap_cnt[3]_i_7_n_0\,
      I2 => \mi_be[63]_i_14_n_0\,
      I3 => \^m_axi_awaddr\(2),
      I4 => \^m_axi_awaddr\(1),
      I5 => \mi_wrap_be_next[21]_i_3_n_0\,
      O => \mi_be[23]_i_2_n_0\
    );
\mi_be[23]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00F10001FFFFFFFF"
    )
        port map (
      I0 => \mi_be[23]_i_5_n_0\,
      I1 => \mi_be[23]_i_6_n_0\,
      I2 => \mi_be[45]_i_5_n_0\,
      I3 => \^mi_last\,
      I4 => \mi_wrap_be_next_reg_n_0_[23]\,
      I5 => \^fsm_sequential_mi_state_reg[2]_0\,
      O => \mi_be[23]_i_3_n_0\
    );
\mi_be[23]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAA80000AAA8FFFF"
    )
        port map (
      I0 => \mi_be[23]_i_7_n_0\,
      I1 => \mi_be[63]_i_13_n_0\,
      I2 => \mi_be[62]_i_5_n_0\,
      I3 => \mi_be[23]_i_8_n_0\,
      I4 => \mi_wrap_be_next[2]_i_4_n_0\,
      I5 => \mi_be[31]_i_12_n_0\,
      O => \mi_be[23]_i_4_n_0\
    );
\mi_be[23]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00044404"
    )
        port map (
      I0 => \size__0\(1),
      I1 => \size__0\(2),
      I2 => \be__0\(7),
      I3 => \size__0\(0),
      I4 => \be__0\(55),
      O => \mi_be[23]_i_5_n_0\
    );
\mi_be[23]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF00022022"
    )
        port map (
      I0 => \size__0\(1),
      I1 => \size__0\(2),
      I2 => \size__0\(0),
      I3 => \be__0\(19),
      I4 => \be__0\(15),
      I5 => \mi_be[23]_i_9_n_0\,
      O => \mi_be[23]_i_6_n_0\
    );
\mi_be[23]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"55F555F555F501F5"
    )
        port map (
      I0 => size(2),
      I1 => p_0_in(1),
      I2 => size(0),
      I3 => size(1),
      I4 => p_0_in(2),
      I5 => \mi_wrap_be_next[29]_i_4_n_0\,
      O => \mi_be[23]_i_7_n_0\
    );
\mi_be[23]_i_8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FB"
    )
        port map (
      I0 => p_0_in(2),
      I1 => p_0_in(3),
      I2 => p_0_in(4),
      O => \mi_be[23]_i_8_n_0\
    );
\mi_be[23]_i_9\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"01010003"
    )
        port map (
      I0 => \be__0\(21),
      I1 => \size__0\(1),
      I2 => \size__0\(2),
      I3 => \be__0\(22),
      I4 => \size__0\(0),
      O => \mi_be[23]_i_9_n_0\
    );
\mi_be[24]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F100F1F1F100F100"
    )
        port map (
      I0 => \mi_be[60]_i_2_n_0\,
      I1 => \mi_be[24]_i_2_n_0\,
      I2 => \mi_be[31]_i_2_n_0\,
      I3 => \mi_be[24]_i_3_n_0\,
      I4 => \mi_be[24]_i_4_n_0\,
      I5 => \^mi_last\,
      O => \mi_be[24]_i_1_n_0\
    );
\mi_be[24]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAA2AAAAAAAAA"
    )
        port map (
      I0 => \mi_be[27]_i_6_n_0\,
      I1 => \^m_axi_awaddr\(3),
      I2 => \^m_axi_awaddr\(4),
      I3 => \mi_be[57]_i_6_n_0\,
      I4 => \^m_axi_awaddr\(5),
      I5 => \mi_be[62]_i_10_n_0\,
      O => \mi_be[24]_i_2_n_0\
    );
\mi_be[24]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3333BBBB3333333F"
    )
        port map (
      I0 => \mi_wrap_be_next_reg_n_0_[24]\,
      I1 => \^fsm_sequential_mi_state_reg[2]_0\,
      I2 => \mi_be[24]_i_5_n_0\,
      I3 => \mi_be[24]_i_6_n_0\,
      I4 => \^mi_last\,
      I5 => \mi_be[45]_i_5_n_0\,
      O => \mi_be[24]_i_3_n_0\
    );
\mi_be[24]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00DF000000DFFFFF"
    )
        port map (
      I0 => \mi_be[62]_i_6_n_0\,
      I1 => \mi_wrap_be_next[56]_i_6_n_0\,
      I2 => \mi_wrap_be_next[27]_i_2_n_0\,
      I3 => \mi_be[26]_i_5_n_0\,
      I4 => \mi_wrap_be_next[2]_i_4_n_0\,
      I5 => \mi_be[31]_i_12_n_0\,
      O => \mi_be[24]_i_4_n_0\
    );
\mi_be[24]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"000C0404"
    )
        port map (
      I0 => \be__0\(8),
      I1 => \size__0\(2),
      I2 => \size__0\(1),
      I3 => \be__0\(56),
      I4 => \size__0\(0),
      O => \mi_be[24]_i_5_n_0\
    );
\mi_be[24]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF00020007"
    )
        port map (
      I0 => \size__0\(0),
      I1 => \be__0\(22),
      I2 => \size__0\(2),
      I3 => \size__0\(1),
      I4 => \be__0\(23),
      I5 => \mi_be[24]_i_7_n_0\,
      O => \mi_be[24]_i_6_n_0\
    );
\mi_be[24]_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"10001030"
    )
        port map (
      I0 => \be__0\(16),
      I1 => \size__0\(2),
      I2 => \size__0\(1),
      I3 => \size__0\(0),
      I4 => \be__0\(20),
      O => \mi_be[24]_i_7_n_0\
    );
\mi_be[25]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8FFB8FFB8FFB800"
    )
        port map (
      I0 => \mi_be[25]_i_2_n_0\,
      I1 => \^mi_last\,
      I2 => \mi_be[25]_i_3_n_0\,
      I3 => \^fsm_sequential_mi_state_reg[2]_0\,
      I4 => \mi_be[30]_i_4_n_0\,
      I5 => \mi_be[25]_i_4_n_0\,
      O => \mi_be[25]_i_1_n_0\
    );
\mi_be[25]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"ABAAFFFFABAA0000"
    )
        port map (
      I0 => \mi_be[26]_i_5_n_0\,
      I1 => \mi_wrap_be_next[56]_i_6_n_0\,
      I2 => \mi_be[63]_i_13_n_0\,
      I3 => \mi_wrap_be_next[27]_i_2_n_0\,
      I4 => \mi_wrap_be_next[2]_i_4_n_0\,
      I5 => \mi_be[31]_i_12_n_0\,
      O => \mi_be[25]_i_2_n_0\
    );
\mi_be[25]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \mi_wrap_be_next_reg_n_0_[25]\,
      I1 => \mi_be[45]_i_5_n_0\,
      I2 => \mi_be[25]_i_5_n_0\,
      O => \mi_be[25]_i_3_n_0\
    );
\mi_be[25]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00004440FFFF5555"
    )
        port map (
      I0 => \^goreg_dm.dout_i_reg[26]\(2),
      I1 => \mi_be[25]_i_6_n_0\,
      I2 => \^goreg_dm.dout_i_reg[26]\(0),
      I3 => \^m_axi_awaddr\(0),
      I4 => \^goreg_dm.dout_i_reg[26]\(1),
      I5 => \mi_be[27]_i_6_n_0\,
      O => \mi_be[25]_i_4_n_0\
    );
\mi_be[25]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFCFFFAFF0C0F0A0"
    )
        port map (
      I0 => \be__0\(9),
      I1 => \be__0\(57),
      I2 => \size__0\(2),
      I3 => \size__0\(1),
      I4 => \size__0\(0),
      I5 => \mi_be[25]_i_7_n_0\,
      O => \mi_be[25]_i_5_n_0\
    );
\mi_be[25]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000008"
    )
        port map (
      I0 => \^m_axi_awaddr\(3),
      I1 => \^m_axi_awaddr\(4),
      I2 => \^m_axi_awaddr\(1),
      I3 => \^m_axi_awaddr\(2),
      I4 => \^m_axi_awaddr\(5),
      O => \mi_be[25]_i_6_n_0\
    );
\mi_be[25]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFAFA0A0CFC0CFC0"
    )
        port map (
      I0 => \be__0\(17),
      I1 => \be__0\(21),
      I2 => \size__0\(1),
      I3 => \be__0\(24),
      I4 => \be__0\(23),
      I5 => \size__0\(0),
      O => \mi_be[25]_i_7_n_0\
    );
\mi_be[26]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8FFB8FFB8FFB800"
    )
        port map (
      I0 => \mi_be[26]_i_2_n_0\,
      I1 => \^mi_last\,
      I2 => \mi_be[26]_i_3_n_0\,
      I3 => \^fsm_sequential_mi_state_reg[2]_0\,
      I4 => \mi_be[30]_i_4_n_0\,
      I5 => \mi_be[26]_i_4_n_0\,
      O => \mi_be[26]_i_1_n_0\
    );
\mi_be[26]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BAAAFFFFBAAA0000"
    )
        port map (
      I0 => \mi_be[26]_i_5_n_0\,
      I1 => \mi_wrap_be_next[58]_i_3_n_0\,
      I2 => \mi_wrap_be_next[27]_i_2_n_0\,
      I3 => \mi_be[62]_i_6_n_0\,
      I4 => \mi_wrap_be_next[2]_i_4_n_0\,
      I5 => \mi_be[31]_i_12_n_0\,
      O => \mi_be[26]_i_2_n_0\
    );
\mi_be[26]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88888888BBBBB8BB"
    )
        port map (
      I0 => \mi_wrap_be_next_reg_n_0_[26]\,
      I1 => \mi_be[45]_i_5_n_0\,
      I2 => \mi_be[26]_i_6_n_0\,
      I3 => \mi_be[63]_i_11_n_0\,
      I4 => \mi_be[26]_i_7_n_0\,
      I5 => \mi_be[26]_i_8_n_0\,
      O => \mi_be[26]_i_3_n_0\
    );
\mi_be[26]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0004000055555555"
    )
        port map (
      I0 => \mi_be[60]_i_2_n_0\,
      I1 => \mi_be[62]_i_10_n_0\,
      I2 => \mi_wrap_be_next[28]_i_4_n_0\,
      I3 => \^m_axi_awaddr\(2),
      I4 => \^m_axi_awaddr\(1),
      I5 => \mi_be[27]_i_6_n_0\,
      O => \mi_be[26]_i_4_n_0\
    );
\mi_be[26]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EF22AA22"
    )
        port map (
      I0 => size(2),
      I1 => size(0),
      I2 => p_0_in(1),
      I3 => size(1),
      I4 => \mi_wrap_be_next[27]_i_2_n_0\,
      O => \mi_be[26]_i_5_n_0\
    );
\mi_be[26]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \be__0\(10),
      I1 => \size__0\(0),
      O => \mi_be[26]_i_6_n_0\
    );
\mi_be[26]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \size__0\(0),
      I1 => \be__0\(58),
      O => \mi_be[26]_i_7_n_0\
    );
\mi_be[26]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF001000D0"
    )
        port map (
      I0 => \be__0\(22),
      I1 => \size__0\(0),
      I2 => \size__0\(1),
      I3 => \size__0\(2),
      I4 => \be__0\(18),
      I5 => \mi_be[26]_i_9_n_0\,
      O => \mi_be[26]_i_8_n_0\
    );
\mi_be[26]_i_9\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"01010003"
    )
        port map (
      I0 => \be__0\(24),
      I1 => \size__0\(1),
      I2 => \size__0\(2),
      I3 => \be__0\(25),
      I4 => \size__0\(0),
      O => \mi_be[26]_i_9_n_0\
    );
\mi_be[27]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F100F1F1F100F100"
    )
        port map (
      I0 => \mi_be[60]_i_2_n_0\,
      I1 => \mi_be[27]_i_2_n_0\,
      I2 => \mi_be[31]_i_2_n_0\,
      I3 => \mi_be[27]_i_3_n_0\,
      I4 => \mi_be[27]_i_4_n_0\,
      I5 => \^mi_last\,
      O => \mi_be[27]_i_1_n_0\
    );
\mi_be[27]_i_10\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFF7F"
    )
        port map (
      I0 => p_0_in(0),
      I1 => \next_mi_addr_reg_n_0_[0]\,
      I2 => p_0_in(2),
      I3 => p_0_in(1),
      I4 => size(0),
      O => \mi_be[27]_i_10_n_0\
    );
\mi_be[27]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0F8FFFFC0C800C0"
    )
        port map (
      I0 => p_0_in(0),
      I1 => \mi_wrap_be_next[27]_i_2_n_0\,
      I2 => size(1),
      I3 => p_0_in(1),
      I4 => size(0),
      I5 => size(2),
      O => \mi_be[27]_i_11_n_0\
    );
\mi_be[27]_i_12\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00530000"
    )
        port map (
      I0 => \be__0\(19),
      I1 => \be__0\(23),
      I2 => \size__0\(0),
      I3 => \size__0\(2),
      I4 => \size__0\(1),
      O => \mi_be[27]_i_12_n_0\
    );
\mi_be[27]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0F0D0D0F0F0D000"
    )
        port map (
      I0 => \^goreg_dm.dout_i_reg[26]\(0),
      I1 => \mi_be[27]_i_5_n_0\,
      I2 => \mi_be[27]_i_6_n_0\,
      I3 => \mi_wrap_be_next[29]_i_5_n_0\,
      I4 => \^goreg_dm.dout_i_reg[26]\(1),
      I5 => \mi_be[27]_i_7_n_0\,
      O => \mi_be[27]_i_2_n_0\
    );
\mi_be[27]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"22230001FFFFFFFF"
    )
        port map (
      I0 => \mi_be[45]_i_5_n_0\,
      I1 => \^mi_last\,
      I2 => \mi_be[27]_i_8_n_0\,
      I3 => \mi_be[27]_i_9_n_0\,
      I4 => \mi_wrap_be_next_reg_n_0_[27]\,
      I5 => \^fsm_sequential_mi_state_reg[2]_0\,
      O => \mi_be[27]_i_3_n_0\
    );
\mi_be[27]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0F000F0E0FFF0F0E"
    )
        port map (
      I0 => \mi_be[27]_i_10_n_0\,
      I1 => \mi_wrap_be_next[29]_i_4_n_0\,
      I2 => \mi_be[27]_i_11_n_0\,
      I3 => size(1),
      I4 => size(2),
      I5 => \mi_be[31]_i_12_n_0\,
      O => \mi_be[27]_i_4_n_0\
    );
\mi_be[27]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFDFFFFF"
    )
        port map (
      I0 => \^m_axi_awaddr\(1),
      I1 => \^m_axi_awaddr\(2),
      I2 => \^m_axi_awaddr\(3),
      I3 => \^m_axi_awaddr\(5),
      I4 => \^m_axi_awaddr\(4),
      O => \mi_be[27]_i_5_n_0\
    );
\mi_be[27]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"55DD10DD"
    )
        port map (
      I0 => \^goreg_dm.dout_i_reg[26]\(2),
      I1 => \^goreg_dm.dout_i_reg[26]\(0),
      I2 => \^m_axi_awaddr\(2),
      I3 => \^goreg_dm.dout_i_reg[26]\(1),
      I4 => \mi_wrap_be_next[28]_i_4_n_0\,
      O => \mi_be[27]_i_6_n_0\
    );
\mi_be[27]_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFF7F"
    )
        port map (
      I0 => \^m_axi_awaddr\(3),
      I1 => \^m_axi_awaddr\(1),
      I2 => \^m_axi_awaddr\(0),
      I3 => \^m_axi_awaddr\(2),
      I4 => \^goreg_dm.dout_i_reg[26]\(0),
      O => \mi_be[27]_i_7_n_0\
    );
\mi_be[27]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF02000700"
    )
        port map (
      I0 => \size__0\(0),
      I1 => \be__0\(59),
      I2 => \size__0\(1),
      I3 => \size__0\(2),
      I4 => \be__0\(11),
      I5 => \mi_be[27]_i_12_n_0\,
      O => \mi_be[27]_i_8_n_0\
    );
\mi_be[27]_i_9\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00030101"
    )
        port map (
      I0 => \be__0\(26),
      I1 => \size__0\(1),
      I2 => \size__0\(2),
      I3 => \be__0\(25),
      I4 => \size__0\(0),
      O => \mi_be[27]_i_9_n_0\
    );
\mi_be[28]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAFAFAFBFF"
    )
        port map (
      I0 => \mi_be[30]_i_4_n_0\,
      I1 => \mi_be[28]_i_4_n_0\,
      I2 => \mi_wrap_cnt[3]_i_7_n_0\,
      I3 => \mi_be[28]_i_5_n_0\,
      I4 => \mi_wrap_be_next[28]_i_4_n_0\,
      I5 => \mi_be[60]_i_2_n_0\,
      O => \mi_be[28]_i_2_n_0\
    );
\mi_be[28]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \mi_be[28]_i_6_n_0\,
      I1 => \^mi_last\,
      I2 => \mi_wrap_be_next_reg_n_0_[28]\,
      I3 => \mi_be[45]_i_5_n_0\,
      I4 => \mi_be[28]_i_7_n_0\,
      O => \mi_be[28]_i_3_n_0\
    );
\mi_be[28]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1F"
    )
        port map (
      I0 => \^m_axi_awaddr\(2),
      I1 => \^goreg_dm.dout_i_reg[26]\(0),
      I2 => \^goreg_dm.dout_i_reg[26]\(1),
      O => \mi_be[28]_i_4_n_0\
    );
\mi_be[28]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EFEFFFEF"
    )
        port map (
      I0 => \^goreg_dm.dout_i_reg[26]\(1),
      I1 => \^m_axi_awaddr\(1),
      I2 => \^m_axi_awaddr\(2),
      I3 => \^m_axi_awaddr\(0),
      I4 => \^goreg_dm.dout_i_reg[26]\(0),
      O => \mi_be[28]_i_5_n_0\
    );
\mi_be[28]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF4CFFFFFF4C0000"
    )
        port map (
      I0 => \mi_be[52]_i_6_n_0\,
      I1 => \mi_wrap_be_next[27]_i_2_n_0\,
      I2 => \mi_be[52]_i_5_n_0\,
      I3 => \mi_wrap_be_next[47]_i_2_n_0\,
      I4 => \mi_wrap_be_next[2]_i_4_n_0\,
      I5 => \mi_be[31]_i_12_n_0\,
      O => \mi_be[28]_i_6_n_0\
    );
\mi_be[28]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFCFFFAFF0C0F0A0"
    )
        port map (
      I0 => \be__0\(12),
      I1 => \be__0\(60),
      I2 => \size__0\(2),
      I3 => \size__0\(1),
      I4 => \size__0\(0),
      I5 => \mi_be[28]_i_8_n_0\,
      O => \mi_be[28]_i_7_n_0\
    );
\mi_be[28]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFAFA0A0CFC0CFC0"
    )
        port map (
      I0 => \be__0\(20),
      I1 => \be__0\(24),
      I2 => \size__0\(1),
      I3 => \be__0\(27),
      I4 => \be__0\(26),
      I5 => \size__0\(0),
      O => \mi_be[28]_i_8_n_0\
    );
\mi_be[29]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000AAA222A2"
    )
        port map (
      I0 => \mi_be[29]_i_2_n_0\,
      I1 => \mi_be[45]_i_3_n_0\,
      I2 => \mi_be[29]_i_3_n_0\,
      I3 => \mi_be[45]_i_5_n_0\,
      I4 => \mi_wrap_be_next_reg_n_0_[29]\,
      I5 => \mi_be[29]_i_4_n_0\,
      O => \mi_be[29]_i_1_n_0\
    );
\mi_be[29]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5057FFFFFFFFFFFF"
    )
        port map (
      I0 => \mi_be[31]_i_11_n_0\,
      I1 => \mi_be[29]_i_5_n_0\,
      I2 => size(1),
      I3 => size(2),
      I4 => \mi_be[29]_i_6_n_0\,
      I5 => \^fsm_sequential_mi_state_reg[2]_0\,
      O => \mi_be[29]_i_2_n_0\
    );
\mi_be[29]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFF3AAAAFFC0AAAA"
    )
        port map (
      I0 => \mi_be[29]_i_7_n_0\,
      I1 => \size__0\(0),
      I2 => \be__0\(61),
      I3 => \size__0\(1),
      I4 => \size__0\(2),
      I5 => \be__0\(13),
      O => \mi_be[29]_i_3_n_0\
    );
\mi_be[29]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000000000AFA8"
    )
        port map (
      I0 => \mi_be[31]_i_7_n_0\,
      I1 => \mi_be[29]_i_8_n_0\,
      I2 => \^goreg_dm.dout_i_reg[26]\(1),
      I3 => \^goreg_dm.dout_i_reg[26]\(2),
      I4 => \mi_be[30]_i_4_n_0\,
      I5 => \^fsm_sequential_mi_state_reg[2]_0\,
      O => \mi_be[29]_i_4_n_0\
    );
\mi_be[29]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFF5F7FFFF"
    )
        port map (
      I0 => p_0_in(2),
      I1 => size(0),
      I2 => p_0_in(0),
      I3 => \next_mi_addr_reg_n_0_[0]\,
      I4 => p_0_in(1),
      I5 => \mi_wrap_be_next[29]_i_4_n_0\,
      O => \mi_be[29]_i_5_n_0\
    );
\mi_be[29]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAA0AAA2AA"
    )
        port map (
      I0 => \^mi_last\,
      I1 => size(0),
      I2 => size(1),
      I3 => size(2),
      I4 => p_0_in(3),
      I5 => p_0_in(4),
      O => \mi_be[29]_i_6_n_0\
    );
\mi_be[29]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CFC0AFAFCFC0A0A0"
    )
        port map (
      I0 => \be__0\(25),
      I1 => \be__0\(21),
      I2 => \size__0\(1),
      I3 => \be__0\(27),
      I4 => \size__0\(0),
      I5 => \be__0\(28),
      O => \mi_be[29]_i_7_n_0\
    );
\mi_be[29]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFF57FFFF"
    )
        port map (
      I0 => \^m_axi_awaddr\(3),
      I1 => \^goreg_dm.dout_i_reg[26]\(0),
      I2 => \^m_axi_awaddr\(0),
      I3 => \^m_axi_awaddr\(1),
      I4 => \^m_axi_awaddr\(2),
      I5 => \mi_wrap_be_next[29]_i_5_n_0\,
      O => \mi_be[29]_i_8_n_0\
    );
\mi_be[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8FFB8FFB8FFB800"
    )
        port map (
      I0 => \mi_be[2]_i_2_n_0\,
      I1 => \^mi_last\,
      I2 => \mi_be[2]_i_3_n_0\,
      I3 => \^fsm_sequential_mi_state_reg[2]_0\,
      I4 => \mi_be[14]_i_4_n_0\,
      I5 => \mi_be[2]_i_4_n_0\,
      O => \mi_be[2]_i_1_n_0\
    );
\mi_be[2]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BAFFBABABA00BABA"
    )
        port map (
      I0 => \mi_be[3]_i_10_n_0\,
      I1 => \mi_wrap_be_next[2]_i_6_n_0\,
      I2 => \mi_be[62]_i_6_n_0\,
      I3 => size(1),
      I4 => size(2),
      I5 => \mi_be[15]_i_7_n_0\,
      O => \mi_be[2]_i_2_n_0\
    );
\mi_be[2]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \mi_wrap_be_next_reg_n_0_[2]\,
      I1 => \mi_be[45]_i_5_n_0\,
      I2 => \mi_be[2]_i_5_n_0\,
      O => \mi_be[2]_i_3_n_0\
    );
\mi_be[2]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0004000055555555"
    )
        port map (
      I0 => \mi_be[60]_i_2_n_0\,
      I1 => \mi_be[62]_i_10_n_0\,
      I2 => \mi_wrap_be_next[5]_i_5_n_0\,
      I3 => \^m_axi_awaddr\(2),
      I4 => \^m_axi_awaddr\(1),
      I5 => \mi_be[3]_i_3_n_0\,
      O => \mi_be[2]_i_4_n_0\
    );
\mi_be[2]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFCFFFAFF0C0F0A0"
    )
        port map (
      I0 => \be__0\(50),
      I1 => \be__0\(34),
      I2 => \size__0\(2),
      I3 => \size__0\(1),
      I4 => \size__0\(0),
      I5 => \mi_be[2]_i_6_n_0\,
      O => \mi_be[2]_i_5_n_0\
    );
\mi_be[2]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CFC0AFAFCFC0A0A0"
    )
        port map (
      I0 => \be__0\(62),
      I1 => \be__0\(58),
      I2 => \size__0\(1),
      I3 => \be__0\(0),
      I4 => \size__0\(0),
      I5 => \be__0\(1),
      O => \mi_be[2]_i_6_n_0\
    );
\mi_be[30]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8FFB8FFB8FFB800"
    )
        port map (
      I0 => \mi_be[30]_i_2_n_0\,
      I1 => \^mi_last\,
      I2 => \mi_be[30]_i_3_n_0\,
      I3 => \^fsm_sequential_mi_state_reg[2]_0\,
      I4 => \mi_be[30]_i_4_n_0\,
      I5 => \mi_be[30]_i_5_n_0\,
      O => \mi_be[30]_i_1_n_0\
    );
\mi_be[30]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4FFF4F4F4F004F4F"
    )
        port map (
      I0 => \mi_wrap_be_next[30]_i_2_n_0\,
      I1 => \mi_be[62]_i_6_n_0\,
      I2 => \mi_be[31]_i_11_n_0\,
      I3 => size(1),
      I4 => size(2),
      I5 => \mi_be[31]_i_12_n_0\,
      O => \mi_be[30]_i_2_n_0\
    );
\mi_be[30]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \mi_wrap_be_next_reg_n_0_[30]\,
      I1 => \mi_be[45]_i_5_n_0\,
      I2 => \mi_be[30]_i_6_n_0\,
      O => \mi_be[30]_i_3_n_0\
    );
\mi_be[30]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00500040"
    )
        port map (
      I0 => \^m_axi_awaddr\(5),
      I1 => \^m_axi_awaddr\(4),
      I2 => \^goreg_dm.dout_i_reg[26]\(2),
      I3 => \^goreg_dm.dout_i_reg[26]\(1),
      I4 => \^goreg_dm.dout_i_reg[26]\(0),
      O => \mi_be[30]_i_4_n_0\
    );
\mi_be[30]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0040000055555555"
    )
        port map (
      I0 => \mi_be[60]_i_2_n_0\,
      I1 => \mi_be[62]_i_10_n_0\,
      I2 => \^m_axi_awaddr\(2),
      I3 => \mi_wrap_be_next[28]_i_4_n_0\,
      I4 => \^m_axi_awaddr\(1),
      I5 => \mi_be[31]_i_7_n_0\,
      O => \mi_be[30]_i_5_n_0\
    );
\mi_be[30]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFCFFFAFF0C0F0A0"
    )
        port map (
      I0 => \be__0\(14),
      I1 => \be__0\(62),
      I2 => \size__0\(2),
      I3 => \size__0\(1),
      I4 => \size__0\(0),
      I5 => \mi_be[30]_i_7_n_0\,
      O => \mi_be[30]_i_6_n_0\
    );
\mi_be[30]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \be__0\(22),
      I1 => \be__0\(26),
      I2 => \size__0\(1),
      I3 => \be__0\(28),
      I4 => \size__0\(0),
      I5 => \be__0\(29),
      O => \mi_be[30]_i_7_n_0\
    );
\mi_be[31]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AB00ABABAB00AB00"
    )
        port map (
      I0 => \mi_be[31]_i_2_n_0\,
      I1 => \mi_be[60]_i_2_n_0\,
      I2 => \mi_be[31]_i_3_n_0\,
      I3 => \mi_be[31]_i_4_n_0\,
      I4 => \mi_be[31]_i_5_n_0\,
      I5 => \^mi_last\,
      O => \mi_be[31]_i_1_n_0\
    );
\mi_be[31]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFBFFFFFFFFFFF"
    )
        port map (
      I0 => size(1),
      I1 => \mi_wrap_be_next[27]_i_2_n_0\,
      I2 => p_0_in(1),
      I3 => p_0_in(0),
      I4 => size(0),
      I5 => \next_mi_addr_reg_n_0_[0]\,
      O => \mi_be[31]_i_10_n_0\
    );
\mi_be[31]_i_11\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"01F555F5"
    )
        port map (
      I0 => size(2),
      I1 => p_0_in(1),
      I2 => size(0),
      I3 => size(1),
      I4 => \mi_wrap_be_next[27]_i_2_n_0\,
      O => \mi_be[31]_i_11_n_0\
    );
\mi_be[31]_i_12\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000BFBB"
    )
        port map (
      I0 => p_0_in(3),
      I1 => size(2),
      I2 => size(1),
      I3 => size(0),
      I4 => p_0_in(4),
      O => \mi_be[31]_i_12_n_0\
    );
\mi_be[31]_i_13\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00301010"
    )
        port map (
      I0 => \be__0\(27),
      I1 => \size__0\(2),
      I2 => \size__0\(1),
      I3 => \be__0\(23),
      I4 => \size__0\(0),
      O => \mi_be[31]_i_13_n_0\
    );
\mi_be[31]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAAFAAAEAA"
    )
        port map (
      I0 => \^fsm_sequential_mi_state_reg[2]_0\,
      I1 => \^goreg_dm.dout_i_reg[26]\(0),
      I2 => \^goreg_dm.dout_i_reg[26]\(1),
      I3 => \^goreg_dm.dout_i_reg[26]\(2),
      I4 => \^m_axi_awaddr\(4),
      I5 => \^m_axi_awaddr\(5),
      O => \mi_be[31]_i_2_n_0\
    );
\mi_be[31]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FDFDFDF000000000"
    )
        port map (
      I0 => \^goreg_dm.dout_i_reg[26]\(0),
      I1 => \mi_wrap_be_next[30]_i_3_n_0\,
      I2 => \^goreg_dm.dout_i_reg[26]\(1),
      I3 => \mi_be[31]_i_6_n_0\,
      I4 => \mi_wrap_be_next[28]_i_4_n_0\,
      I5 => \mi_be[31]_i_7_n_0\,
      O => \mi_be[31]_i_3_n_0\
    );
\mi_be[31]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0808080BFFFFFFFF"
    )
        port map (
      I0 => \mi_wrap_be_next_reg_n_0_[31]\,
      I1 => \mi_be[45]_i_5_n_0\,
      I2 => \^mi_last\,
      I3 => \mi_be[31]_i_8_n_0\,
      I4 => \mi_be[31]_i_9_n_0\,
      I5 => \^fsm_sequential_mi_state_reg[2]_0\,
      O => \mi_be[31]_i_4_n_0\
    );
\mi_be[31]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"D0000000D000FFFF"
    )
        port map (
      I0 => \mi_wrap_be_next[9]_i_4_n_0\,
      I1 => \mi_wrap_be_next[30]_i_2_n_0\,
      I2 => \mi_be[31]_i_10_n_0\,
      I3 => \mi_be[31]_i_11_n_0\,
      I4 => \mi_wrap_be_next[2]_i_4_n_0\,
      I5 => \mi_be[31]_i_12_n_0\,
      O => \mi_be[31]_i_5_n_0\
    );
\mi_be[31]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F7FF"
    )
        port map (
      I0 => \^m_axi_awaddr\(2),
      I1 => \^m_axi_awaddr\(1),
      I2 => \^goreg_dm.dout_i_reg[26]\(0),
      I3 => \^m_axi_awaddr\(0),
      O => \mi_be[31]_i_6_n_0\
    );
\mi_be[31]_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"55F501F5"
    )
        port map (
      I0 => \^goreg_dm.dout_i_reg[26]\(2),
      I1 => \^m_axi_awaddr\(2),
      I2 => \^goreg_dm.dout_i_reg[26]\(0),
      I3 => \^goreg_dm.dout_i_reg[26]\(1),
      I4 => \mi_wrap_be_next[28]_i_4_n_0\,
      O => \mi_be[31]_i_7_n_0\
    );
\mi_be[31]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF04000700"
    )
        port map (
      I0 => be(63),
      I1 => \size__0\(0),
      I2 => \size__0\(1),
      I3 => \size__0\(2),
      I4 => \be__0\(15),
      I5 => \mi_be[31]_i_13_n_0\,
      O => \mi_be[31]_i_8_n_0\
    );
\mi_be[31]_i_9\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"01010003"
    )
        port map (
      I0 => \be__0\(29),
      I1 => \size__0\(1),
      I2 => \size__0\(2),
      I3 => \be__0\(30),
      I4 => \size__0\(0),
      O => \mi_be[31]_i_9_n_0\
    );
\mi_be[32]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000F4F4F4F4F4"
    )
        port map (
      I0 => \mi_be[32]_i_2_n_0\,
      I1 => \^mi_last\,
      I2 => \mi_be[32]_i_3_n_0\,
      I3 => \mi_be[60]_i_2_n_0\,
      I4 => \mi_be[32]_i_4_n_0\,
      I5 => \mi_be[47]_i_2_n_0\,
      O => \mi_be[32]_i_1_n_0\
    );
\mi_be[32]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2F202F2F20202F2F"
    )
        port map (
      I0 => \mi_be[35]_i_7_n_0\,
      I1 => \mi_be[32]_i_5_n_0\,
      I2 => \mi_wrap_be_next[2]_i_4_n_0\,
      I3 => p_0_in(3),
      I4 => p_0_in(4),
      I5 => \mi_wrap_be_next[47]_i_2_n_0\,
      O => \mi_be[32]_i_2_n_0\
    );
\mi_be[32]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"33BB333F"
    )
        port map (
      I0 => \mi_wrap_be_next_reg_n_0_[32]\,
      I1 => \^fsm_sequential_mi_state_reg[2]_0\,
      I2 => \mi_be[32]_i_6_n_0\,
      I3 => \^mi_last\,
      I4 => \mi_be[45]_i_5_n_0\,
      O => \mi_be[32]_i_3_n_0\
    );
\mi_be[32]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAA88808888"
    )
        port map (
      I0 => \mi_be[35]_i_4_n_0\,
      I1 => \mi_be[32]_i_7_n_0\,
      I2 => \^m_axi_awaddr\(1),
      I3 => \^m_axi_awaddr\(0),
      I4 => \mi_be[32]_i_8_n_0\,
      I5 => \^goreg_dm.dout_i_reg[26]\(1),
      O => \mi_be[32]_i_4_n_0\
    );
\mi_be[32]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000501"
    )
        port map (
      I0 => size(1),
      I1 => \next_mi_addr_reg_n_0_[0]\,
      I2 => p_0_in(0),
      I3 => size(0),
      I4 => p_0_in(1),
      I5 => \mi_be[37]_i_7_n_0\,
      O => \mi_be[32]_i_5_n_0\
    );
\mi_be[32]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"010B010B0000FFFF"
    )
        port map (
      I0 => \size__0\(0),
      I1 => \be__0\(16),
      I2 => \size__0\(1),
      I3 => \be__0\(0),
      I4 => \mi_be[32]_i_9_n_0\,
      I5 => \size__0\(2),
      O => \mi_be[32]_i_6_n_0\
    );
\mi_be[32]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFEFFFFF"
    )
        port map (
      I0 => \^m_axi_awaddr\(2),
      I1 => \^m_axi_awaddr\(1),
      I2 => \^goreg_dm.dout_i_reg[26]\(0),
      I3 => \^m_axi_awaddr\(3),
      I4 => \^m_axi_awaddr\(5),
      I5 => \^m_axi_awaddr\(4),
      O => \mi_be[32]_i_7_n_0\
    );
\mi_be[32]_i_8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000010"
    )
        port map (
      I0 => \^goreg_dm.dout_i_reg[26]\(0),
      I1 => \^m_axi_awaddr\(4),
      I2 => \^m_axi_awaddr\(5),
      I3 => \^m_axi_awaddr\(2),
      I4 => \^m_axi_awaddr\(3),
      O => \mi_be[32]_i_8_n_0\
    );
\mi_be[32]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CFC0AFAFCFC0A0A0"
    )
        port map (
      I0 => \be__0\(28),
      I1 => \be__0\(24),
      I2 => \size__0\(1),
      I3 => \be__0\(30),
      I4 => \size__0\(0),
      I5 => \be__0\(31),
      O => \mi_be[32]_i_9_n_0\
    );
\mi_be[33]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFF5400"
    )
        port map (
      I0 => \mi_be[33]_i_2_n_0\,
      I1 => \mi_be[63]_i_4_n_0\,
      I2 => \mi_wrap_be_next_reg_n_0_[33]\,
      I3 => \mi_be[33]_i_3_n_0\,
      I4 => \mi_be[33]_i_4_n_0\,
      I5 => \mi_be[46]_i_5_n_0\,
      O => \mi_be[33]_i_1_n_0\
    );
\mi_be[33]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00020A02A002AA02"
    )
        port map (
      I0 => \mi_be[63]_i_8_n_0\,
      I1 => \mi_be[33]_i_5_n_0\,
      I2 => \mi_be[63]_i_10_n_0\,
      I3 => \mi_be[63]_i_11_n_0\,
      I4 => \be__0\(1),
      I5 => \be__0\(17),
      O => \mi_be[33]_i_2_n_0\
    );
\mi_be[33]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBAA0000BBBF0000"
    )
        port map (
      I0 => \mi_be[46]_i_7_n_0\,
      I1 => \mi_be[35]_i_7_n_0\,
      I2 => \mi_be[33]_i_6_n_0\,
      I3 => size(1),
      I4 => \^fsm_sequential_mi_state_reg[2]_0\,
      I5 => size(2),
      O => \mi_be[33]_i_3_n_0\
    );
\mi_be[33]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00015151"
    )
        port map (
      I0 => \^fsm_sequential_mi_state_reg[2]_0\,
      I1 => \^goreg_dm.dout_i_reg[26]\(2),
      I2 => \^goreg_dm.dout_i_reg[26]\(1),
      I3 => \mi_be[33]_i_7_n_0\,
      I4 => \mi_be[35]_i_4_n_0\,
      O => \mi_be[33]_i_4_n_0\
    );
\mi_be[33]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CFC0AFAFCFC0A0A0"
    )
        port map (
      I0 => \be__0\(29),
      I1 => \be__0\(25),
      I2 => \size__0\(1),
      I3 => \be__0\(31),
      I4 => \size__0\(0),
      I5 => \be__0\(32),
      O => \mi_be[33]_i_5_n_0\
    );
\mi_be[33]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFEFEFEFF"
    )
        port map (
      I0 => \mi_wrap_be_next[40]_i_8_n_0\,
      I1 => p_0_in(2),
      I2 => p_0_in(1),
      I3 => size(0),
      I4 => \next_mi_addr_reg_n_0_[0]\,
      I5 => p_0_in(0),
      O => \mi_be[33]_i_6_n_0\
    );
\mi_be[33]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFAB"
    )
        port map (
      I0 => \^m_axi_awaddr\(1),
      I1 => \^m_axi_awaddr\(0),
      I2 => \^goreg_dm.dout_i_reg[26]\(0),
      I3 => \mi_wrap_be_next[40]_i_6_n_0\,
      I4 => \^m_axi_awaddr\(2),
      I5 => \^m_axi_awaddr\(3),
      O => \mi_be[33]_i_7_n_0\
    );
\mi_be[34]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFF5400"
    )
        port map (
      I0 => \mi_be[34]_i_2_n_0\,
      I1 => \mi_be[63]_i_4_n_0\,
      I2 => \mi_wrap_be_next_reg_n_0_[34]\,
      I3 => \mi_be[34]_i_3_n_0\,
      I4 => \mi_be[34]_i_4_n_0\,
      I5 => \mi_be[46]_i_5_n_0\,
      O => \mi_be[34]_i_1_n_0\
    );
\mi_be[34]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00020A02A002AA02"
    )
        port map (
      I0 => \mi_be[63]_i_8_n_0\,
      I1 => \mi_be[34]_i_5_n_0\,
      I2 => \mi_be[63]_i_10_n_0\,
      I3 => \mi_be[63]_i_11_n_0\,
      I4 => \be__0\(2),
      I5 => \be__0\(18),
      O => \mi_be[34]_i_2_n_0\
    );
\mi_be[34]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BFBB0000AAAA0000"
    )
        port map (
      I0 => \mi_be[46]_i_7_n_0\,
      I1 => \mi_be[35]_i_7_n_0\,
      I2 => \mi_wrap_be_next[34]_i_3_n_0\,
      I3 => \mi_be[62]_i_6_n_0\,
      I4 => \^fsm_sequential_mi_state_reg[2]_0\,
      I5 => \mi_wrap_be_next[2]_i_4_n_0\,
      O => \mi_be[34]_i_3_n_0\
    );
\mi_be[34]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000001011111111"
    )
        port map (
      I0 => \^fsm_sequential_mi_state_reg[2]_0\,
      I1 => \mi_be[60]_i_2_n_0\,
      I2 => \mi_be[62]_i_10_n_0\,
      I3 => \mi_wrap_be_next[34]_i_8_n_0\,
      I4 => \mi_wrap_be_next[10]_i_5_n_0\,
      I5 => \mi_be[35]_i_4_n_0\,
      O => \mi_be[34]_i_4_n_0\
    );
\mi_be[34]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CFCFAFA0C0C0AFA0"
    )
        port map (
      I0 => \be__0\(30),
      I1 => \be__0\(26),
      I2 => \size__0\(1),
      I3 => \be__0\(33),
      I4 => \size__0\(0),
      I5 => \be__0\(32),
      O => \mi_be[34]_i_5_n_0\
    );
\mi_be[35]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF44F4F4F4"
    )
        port map (
      I0 => \mi_be[35]_i_2_n_0\,
      I1 => \mi_be[35]_i_3_n_0\,
      I2 => \mi_wrap_be_next[48]_i_7_n_0\,
      I3 => \mi_be[35]_i_4_n_0\,
      I4 => \mi_be[35]_i_5_n_0\,
      I5 => \mi_be[46]_i_5_n_0\,
      O => \mi_be[35]_i_1_n_0\
    );
\mi_be[35]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0503"
    )
        port map (
      I0 => \mi_wrap_be_next_reg_n_0_[35]\,
      I1 => \mi_be[35]_i_6_n_0\,
      I2 => \^mi_last\,
      I3 => \mi_be[45]_i_5_n_0\,
      O => \mi_be[35]_i_2_n_0\
    );
\mi_be[35]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBBF0000AAAA0000"
    )
        port map (
      I0 => \mi_be[46]_i_7_n_0\,
      I1 => \mi_be[35]_i_7_n_0\,
      I2 => \mi_be[63]_i_13_n_0\,
      I3 => \mi_wrap_be_next[34]_i_3_n_0\,
      I4 => \^fsm_sequential_mi_state_reg[2]_0\,
      I5 => \mi_wrap_be_next[2]_i_4_n_0\,
      O => \mi_be[35]_i_3_n_0\
    );
\mi_be[35]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"55445554FFFF5555"
    )
        port map (
      I0 => \^goreg_dm.dout_i_reg[26]\(2),
      I1 => \^m_axi_awaddr\(3),
      I2 => \^m_axi_awaddr\(2),
      I3 => \mi_wrap_be_next[40]_i_6_n_0\,
      I4 => \^goreg_dm.dout_i_reg[26]\(0),
      I5 => \^goreg_dm.dout_i_reg[26]\(1),
      O => \mi_be[35]_i_4_n_0\
    );
\mi_be[35]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFEFFFF"
    )
        port map (
      I0 => \mi_be[35]_i_8_n_0\,
      I1 => \^m_axi_awaddr\(3),
      I2 => \^m_axi_awaddr\(2),
      I3 => \^goreg_dm.dout_i_reg[26]\(1),
      I4 => \^m_axi_awaddr\(1),
      I5 => \mi_wrap_be_next[40]_i_6_n_0\,
      O => \mi_be[35]_i_5_n_0\
    );
\mi_be[35]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFCFFFAFF0C0F0A0"
    )
        port map (
      I0 => \be__0\(19),
      I1 => \be__0\(3),
      I2 => \size__0\(2),
      I3 => \size__0\(1),
      I4 => \size__0\(0),
      I5 => \mi_be[35]_i_9_n_0\,
      O => \mi_be[35]_i_6_n_0\
    );
\mi_be[35]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"55555510DDDDDDDD"
    )
        port map (
      I0 => size(2),
      I1 => size(0),
      I2 => p_0_in(1),
      I3 => p_0_in(2),
      I4 => \mi_wrap_be_next[40]_i_8_n_0\,
      I5 => size(1),
      O => \mi_be[35]_i_7_n_0\
    );
\mi_be[35]_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^goreg_dm.dout_i_reg[26]\(0),
      I1 => \^m_axi_awaddr\(0),
      O => \mi_be[35]_i_8_n_0\
    );
\mi_be[35]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFAFA0A0CFC0CFC0"
    )
        port map (
      I0 => \be__0\(27),
      I1 => \be__0\(31),
      I2 => \size__0\(1),
      I3 => \be__0\(34),
      I4 => \be__0\(33),
      I5 => \size__0\(0),
      O => \mi_be[35]_i_9_n_0\
    );
\mi_be[36]_i_10\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BFBB8088"
    )
        port map (
      I0 => \be__0\(20),
      I1 => \size__0\(2),
      I2 => \size__0\(1),
      I3 => \size__0\(0),
      I4 => \be__0\(4),
      O => \mi_be[36]_i_10_n_0\
    );
\mi_be[36]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFAFA0A0CFC0CFC0"
    )
        port map (
      I0 => \be__0\(28),
      I1 => \be__0\(32),
      I2 => \size__0\(1),
      I3 => \be__0\(35),
      I4 => \be__0\(34),
      I5 => \size__0\(0),
      O => \mi_be[36]_i_11_n_0\
    );
\mi_be[36]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0B0B080BFBFBFBFB"
    )
        port map (
      I0 => \mi_be[43]_i_4_n_0\,
      I1 => \^goreg_dm.dout_i_reg[26]\(2),
      I2 => \^goreg_dm.dout_i_reg[26]\(1),
      I3 => \mi_be[36]_i_4_n_0\,
      I4 => \mi_be[36]_i_5_n_0\,
      I5 => \mi_be[39]_i_11_n_0\,
      O => \mi_be[36]_i_2_n_0\
    );
\mi_be[36]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BFB0FFFFBFB00000"
    )
        port map (
      I0 => \mi_be[36]_i_6_n_0\,
      I1 => \mi_be[39]_i_5_n_0\,
      I2 => \mi_wrap_be_next[2]_i_4_n_0\,
      I3 => \mi_be[42]_i_6_n_0\,
      I4 => \^mi_last\,
      I5 => \mi_be[36]_i_7_n_0\,
      O => \mi_be[36]_i_3_n_0\
    );
\mi_be[36]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFDFFFFF"
    )
        port map (
      I0 => \^goreg_dm.dout_i_reg[26]\(0),
      I1 => \^m_axi_awaddr\(1),
      I2 => \^m_axi_awaddr\(2),
      I3 => \^m_axi_awaddr\(3),
      I4 => \^m_axi_awaddr\(5),
      I5 => \^m_axi_awaddr\(4),
      O => \mi_be[36]_i_4_n_0\
    );
\mi_be[36]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000010000000"
    )
        port map (
      I0 => \^m_axi_awaddr\(1),
      I1 => \^m_axi_awaddr\(3),
      I2 => \^m_axi_awaddr\(5),
      I3 => \^m_axi_awaddr\(2),
      I4 => \mi_be[35]_i_8_n_0\,
      I5 => \^m_axi_awaddr\(4),
      O => \mi_be[36]_i_5_n_0\
    );
\mi_be[36]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000455555555"
    )
        port map (
      I0 => size(1),
      I1 => \mi_be[36]_i_8_n_0\,
      I2 => p_0_in(3),
      I3 => size(0),
      I4 => \next_mi_addr_reg_n_0_[0]\,
      I5 => \mi_be[36]_i_9_n_0\,
      O => \mi_be[36]_i_6_n_0\
    );
\mi_be[36]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8BBB8BBB8BBB888"
    )
        port map (
      I0 => \mi_wrap_be_next_reg_n_0_[36]\,
      I1 => \mi_be[45]_i_5_n_0\,
      I2 => \mi_be[36]_i_10_n_0\,
      I3 => \mi_be[63]_i_11_n_0\,
      I4 => \mi_be[63]_i_10_n_0\,
      I5 => \mi_be[36]_i_11_n_0\,
      O => \mi_be[36]_i_7_n_0\
    );
\mi_be[36]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0008"
    )
        port map (
      I0 => p_0_in(1),
      I1 => p_0_in(4),
      I2 => p_0_in(2),
      I3 => p_0_in(0),
      O => \mi_be[36]_i_8_n_0\
    );
\mi_be[36]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFDFFFFF"
    )
        port map (
      I0 => size(0),
      I1 => p_0_in(0),
      I2 => p_0_in(1),
      I3 => p_0_in(2),
      I4 => p_0_in(4),
      I5 => p_0_in(3),
      O => \mi_be[36]_i_9_n_0\
    );
\mi_be[37]_i_10\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00530000"
    )
        port map (
      I0 => \be__0\(29),
      I1 => \be__0\(33),
      I2 => \size__0\(0),
      I3 => \size__0\(2),
      I4 => \size__0\(1),
      O => \mi_be[37]_i_10_n_0\
    );
\mi_be[37]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"080BFBFB"
    )
        port map (
      I0 => \mi_be[43]_i_4_n_0\,
      I1 => \^goreg_dm.dout_i_reg[26]\(2),
      I2 => \^goreg_dm.dout_i_reg[26]\(1),
      I3 => \mi_be[37]_i_4_n_0\,
      I4 => \mi_be[39]_i_11_n_0\,
      O => \mi_be[37]_i_2_n_0\
    );
\mi_be[37]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FFFF01DD"
    )
        port map (
      I0 => size(2),
      I1 => size(1),
      I2 => \mi_be[37]_i_5_n_0\,
      I3 => \mi_be[39]_i_5_n_0\,
      I4 => \mi_be[46]_i_7_n_0\,
      I5 => \mi_be[37]_i_6_n_0\,
      O => \mi_be[37]_i_3_n_0\
    );
\mi_be[37]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FBFBFBFBFFFFFF00"
    )
        port map (
      I0 => \mi_wrap_be_next[34]_i_8_n_0\,
      I1 => \^m_axi_awaddr\(2),
      I2 => \^m_axi_awaddr\(1),
      I3 => \mi_be[53]_i_11_n_0\,
      I4 => \^m_axi_awaddr\(4),
      I5 => \^goreg_dm.dout_i_reg[26]\(0),
      O => \mi_be[37]_i_4_n_0\
    );
\mi_be[37]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FBFBFBFBFFFFFF00"
    )
        port map (
      I0 => \mi_be[37]_i_7_n_0\,
      I1 => p_0_in(1),
      I2 => p_0_in(0),
      I3 => \mi_be[53]_i_10_n_0\,
      I4 => p_0_in(3),
      I5 => size(0),
      O => \mi_be[37]_i_5_n_0\
    );
\mi_be[37]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000FD00FF00FD"
    )
        port map (
      I0 => \mi_be[37]_i_8_n_0\,
      I1 => \mi_be[37]_i_9_n_0\,
      I2 => \mi_be[37]_i_10_n_0\,
      I3 => \^mi_last\,
      I4 => \mi_be[45]_i_5_n_0\,
      I5 => \mi_wrap_be_next_reg_n_0_[37]\,
      O => \mi_be[37]_i_6_n_0\
    );
\mi_be[37]_i_7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FB"
    )
        port map (
      I0 => p_0_in(2),
      I1 => p_0_in(4),
      I2 => p_0_in(3),
      O => \mi_be[37]_i_7_n_0\
    );
\mi_be[37]_i_8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FBFBFFF3"
    )
        port map (
      I0 => \be__0\(5),
      I1 => \size__0\(2),
      I2 => \size__0\(1),
      I3 => \be__0\(21),
      I4 => \size__0\(0),
      O => \mi_be[37]_i_8_n_0\
    );
\mi_be[37]_i_9\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"01000103"
    )
        port map (
      I0 => \be__0\(35),
      I1 => \size__0\(1),
      I2 => \size__0\(2),
      I3 => \size__0\(0),
      I4 => \be__0\(36),
      O => \mi_be[37]_i_9_n_0\
    );
\mi_be[38]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \mi_be[38]_i_2_n_0\,
      I1 => \^mi_last\,
      I2 => \mi_be[38]_i_3_n_0\,
      I3 => \^fsm_sequential_mi_state_reg[2]_0\,
      I4 => \mi_be[38]_i_4_n_0\,
      O => \mi_be[38]_i_1_n_0\
    );
\mi_be[38]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"40FFFFFF40FF0000"
    )
        port map (
      I0 => \mi_wrap_be_next[36]_i_8_n_0\,
      I1 => p_0_in(0),
      I2 => \mi_be[62]_i_6_n_0\,
      I3 => \mi_be[39]_i_5_n_0\,
      I4 => \mi_wrap_be_next[2]_i_4_n_0\,
      I5 => \mi_be[42]_i_6_n_0\,
      O => \mi_be[38]_i_2_n_0\
    );
\mi_be[38]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \mi_wrap_be_next_reg_n_0_[38]\,
      I1 => \mi_be[45]_i_5_n_0\,
      I2 => \mi_be[38]_i_5_n_0\,
      O => \mi_be[38]_i_3_n_0\
    );
\mi_be[38]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8B888888BBBBBBBB"
    )
        port map (
      I0 => \mi_be[43]_i_4_n_0\,
      I1 => \mi_be[60]_i_2_n_0\,
      I2 => \mi_be[39]_i_10_n_0\,
      I3 => \^m_axi_awaddr\(1),
      I4 => \mi_be[62]_i_10_n_0\,
      I5 => \mi_be[39]_i_11_n_0\,
      O => \mi_be[38]_i_4_n_0\
    );
\mi_be[38]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFCFFFAFF0C0F0A0"
    )
        port map (
      I0 => \be__0\(22),
      I1 => \be__0\(6),
      I2 => \size__0\(2),
      I3 => \size__0\(1),
      I4 => \size__0\(0),
      I5 => \mi_be[38]_i_6_n_0\,
      O => \mi_be[38]_i_5_n_0\
    );
\mi_be[38]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \be__0\(30),
      I1 => \be__0\(34),
      I2 => \size__0\(1),
      I3 => \be__0\(36),
      I4 => \size__0\(0),
      I5 => \be__0\(37),
      O => \mi_be[38]_i_6_n_0\
    );
\mi_be[39]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \mi_be[39]_i_2_n_0\,
      I1 => \^mi_last\,
      I2 => \mi_be[39]_i_3_n_0\,
      I3 => \^fsm_sequential_mi_state_reg[2]_0\,
      I4 => \mi_be[39]_i_4_n_0\,
      O => \mi_be[39]_i_1_n_0\
    );
\mi_be[39]_i_10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FBFF"
    )
        port map (
      I0 => \^m_axi_awaddr\(4),
      I1 => \^m_axi_awaddr\(5),
      I2 => \^m_axi_awaddr\(3),
      I3 => \^m_axi_awaddr\(2),
      O => \mi_be[39]_i_10_n_0\
    );
\mi_be[39]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"55F555F555F501F5"
    )
        port map (
      I0 => \^goreg_dm.dout_i_reg[26]\(2),
      I1 => \^m_axi_awaddr\(2),
      I2 => \^goreg_dm.dout_i_reg[26]\(0),
      I3 => \^goreg_dm.dout_i_reg[26]\(1),
      I4 => \^m_axi_awaddr\(3),
      I5 => \mi_wrap_be_next[40]_i_6_n_0\,
      O => \mi_be[39]_i_11_n_0\
    );
\mi_be[39]_i_12\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000001D"
    )
        port map (
      I0 => \be__0\(38),
      I1 => \size__0\(0),
      I2 => \be__0\(37),
      I3 => \size__0\(1),
      I4 => \size__0\(2),
      O => \mi_be[39]_i_12_n_0\
    );
\mi_be[39]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"10FFFFFF10FF0000"
    )
        port map (
      I0 => \mi_be[63]_i_13_n_0\,
      I1 => \mi_wrap_be_next[36]_i_8_n_0\,
      I2 => p_0_in(0),
      I3 => \mi_be[39]_i_5_n_0\,
      I4 => \mi_wrap_be_next[2]_i_4_n_0\,
      I5 => \mi_be[42]_i_6_n_0\,
      O => \mi_be[39]_i_2_n_0\
    );
\mi_be[39]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88888888BBBBBBB8"
    )
        port map (
      I0 => \mi_wrap_be_next_reg_n_0_[39]\,
      I1 => \mi_be[45]_i_5_n_0\,
      I2 => \mi_be[39]_i_6_n_0\,
      I3 => \mi_be[39]_i_7_n_0\,
      I4 => \mi_be[39]_i_8_n_0\,
      I5 => \mi_be[39]_i_9_n_0\,
      O => \mi_be[39]_i_3_n_0\
    );
\mi_be[39]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"888B8888BBBBBBBB"
    )
        port map (
      I0 => \mi_be[43]_i_4_n_0\,
      I1 => \mi_be[60]_i_2_n_0\,
      I2 => \mi_be[63]_i_14_n_0\,
      I3 => \mi_be[39]_i_10_n_0\,
      I4 => \^m_axi_awaddr\(1),
      I5 => \mi_be[39]_i_11_n_0\,
      O => \mi_be[39]_i_4_n_0\
    );
\mi_be[39]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"55F555F555F501F5"
    )
        port map (
      I0 => size(2),
      I1 => p_0_in(1),
      I2 => size(0),
      I3 => size(1),
      I4 => p_0_in(2),
      I5 => \mi_wrap_be_next[40]_i_8_n_0\,
      O => \mi_be[39]_i_5_n_0\
    );
\mi_be[39]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \size__0\(0),
      I1 => \be__0\(31),
      O => \mi_be[39]_i_6_n_0\
    );
\mi_be[39]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \size__0\(2),
      I1 => \size__0\(1),
      O => \mi_be[39]_i_7_n_0\
    );
\mi_be[39]_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \be__0\(35),
      I1 => \size__0\(0),
      O => \mi_be[39]_i_8_n_0\
    );
\mi_be[39]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF01000D00"
    )
        port map (
      I0 => \be__0\(23),
      I1 => \size__0\(0),
      I2 => \size__0\(1),
      I3 => \size__0\(2),
      I4 => \be__0\(7),
      I5 => \mi_be[39]_i_12_n_0\,
      O => \mi_be[39]_i_9_n_0\
    );
\mi_be[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF450000FF45FF45"
    )
        port map (
      I0 => \mi_be[60]_i_2_n_0\,
      I1 => \mi_be[3]_i_2_n_0\,
      I2 => \mi_be[3]_i_3_n_0\,
      I3 => \mi_be[3]_i_4_n_0\,
      I4 => \mi_be[3]_i_5_n_0\,
      I5 => \mi_be[3]_i_6_n_0\,
      O => \mi_be[3]_i_1_n_0\
    );
\mi_be[3]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AA22AA22AA22EF22"
    )
        port map (
      I0 => size(2),
      I1 => size(0),
      I2 => p_0_in(1),
      I3 => size(1),
      I4 => p_0_in(2),
      I5 => \mi_wrap_be_next[0]_i_7_n_0\,
      O => \mi_be[3]_i_10_n_0\
    );
\mi_be[3]_i_11\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"001D0000"
    )
        port map (
      I0 => be(63),
      I1 => \size__0\(0),
      I2 => \be__0\(59),
      I3 => \size__0\(2),
      I4 => \size__0\(1),
      O => \mi_be[3]_i_11_n_0\
    );
\mi_be[3]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000010000"
    )
        port map (
      I0 => \^m_axi_awaddr\(3),
      I1 => \^m_axi_awaddr\(4),
      I2 => \^m_axi_awaddr\(5),
      I3 => \^m_axi_awaddr\(2),
      I4 => \^m_axi_awaddr\(1),
      I5 => \mi_be[63]_i_14_n_0\,
      O => \mi_be[3]_i_2_n_0\
    );
\mi_be[3]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0C0C0C0CFFFFFF2F"
    )
        port map (
      I0 => \^m_axi_awaddr\(2),
      I1 => \^goreg_dm.dout_i_reg[26]\(0),
      I2 => \^goreg_dm.dout_i_reg[26]\(1),
      I3 => \mi_be[3]_i_7_n_0\,
      I4 => \^m_axi_awaddr\(3),
      I5 => \^goreg_dm.dout_i_reg[26]\(2),
      O => \mi_be[3]_i_3_n_0\
    );
\mi_be[3]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAAEAAAFAA"
    )
        port map (
      I0 => \^fsm_sequential_mi_state_reg[2]_0\,
      I1 => \^goreg_dm.dout_i_reg[26]\(0),
      I2 => \^goreg_dm.dout_i_reg[26]\(1),
      I3 => \^goreg_dm.dout_i_reg[26]\(2),
      I4 => \^m_axi_awaddr\(4),
      I5 => \^m_axi_awaddr\(5),
      O => \mi_be[3]_i_4_n_0\
    );
\mi_be[3]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3333BBBB3333333F"
    )
        port map (
      I0 => \mi_wrap_be_next_reg_n_0_[3]\,
      I1 => \^fsm_sequential_mi_state_reg[2]_0\,
      I2 => \mi_be[3]_i_8_n_0\,
      I3 => \mi_be[3]_i_9_n_0\,
      I4 => \^mi_last\,
      I5 => \mi_be[45]_i_5_n_0\,
      O => \mi_be[3]_i_5_n_0\
    );
\mi_be[3]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1D1D1D11FFFFFFFF"
    )
        port map (
      I0 => \mi_be[15]_i_7_n_0\,
      I1 => \mi_wrap_be_next[2]_i_4_n_0\,
      I2 => \mi_be[3]_i_10_n_0\,
      I3 => \mi_wrap_be_next[2]_i_6_n_0\,
      I4 => \mi_be[63]_i_13_n_0\,
      I5 => \^mi_last\,
      O => \mi_be[3]_i_6_n_0\
    );
\mi_be[3]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \^m_axi_awaddr\(5),
      I1 => \^m_axi_awaddr\(4),
      O => \mi_be[3]_i_7_n_0\
    );
\mi_be[3]_i_8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00011101"
    )
        port map (
      I0 => \size__0\(2),
      I1 => \size__0\(1),
      I2 => \be__0\(2),
      I3 => \size__0\(0),
      I4 => \be__0\(1),
      O => \mi_be[3]_i_8_n_0\
    );
\mi_be[3]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF01000D00"
    )
        port map (
      I0 => \be__0\(51),
      I1 => \size__0\(0),
      I2 => \size__0\(1),
      I3 => \size__0\(2),
      I4 => \be__0\(35),
      I5 => \mi_be[3]_i_11_n_0\,
      O => \mi_be[3]_i_9_n_0\
    );
\mi_be[40]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \mi_be[40]_i_2_n_0\,
      I1 => \^mi_last\,
      I2 => \mi_be[40]_i_3_n_0\,
      I3 => \^fsm_sequential_mi_state_reg[2]_0\,
      I4 => \mi_be[40]_i_4_n_0\,
      O => \mi_be[40]_i_1_n_0\
    );
\mi_be[40]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"ABAAFFFFABAA0000"
    )
        port map (
      I0 => \mi_be[43]_i_7_n_0\,
      I1 => \mi_wrap_be_next[56]_i_6_n_0\,
      I2 => \mi_wrap_be_next[42]_i_2_n_0\,
      I3 => \mi_be[62]_i_6_n_0\,
      I4 => \mi_wrap_be_next[2]_i_4_n_0\,
      I5 => \mi_be[42]_i_6_n_0\,
      O => \mi_be[40]_i_2_n_0\
    );
\mi_be[40]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8888888B"
    )
        port map (
      I0 => \mi_wrap_be_next_reg_n_0_[40]\,
      I1 => \mi_be[45]_i_5_n_0\,
      I2 => \mi_be[40]_i_5_n_0\,
      I3 => \mi_be[40]_i_6_n_0\,
      I4 => \mi_be[40]_i_7_n_0\,
      O => \mi_be[40]_i_3_n_0\
    );
\mi_be[40]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8B888888BBBBBBBB"
    )
        port map (
      I0 => \mi_be[43]_i_4_n_0\,
      I1 => \mi_be[60]_i_2_n_0\,
      I2 => \mi_be[57]_i_6_n_0\,
      I3 => \mi_wrap_be_next[43]_i_3_n_0\,
      I4 => \mi_be[62]_i_10_n_0\,
      I5 => \mi_be[43]_i_6_n_0\,
      O => \mi_be[40]_i_4_n_0\
    );
\mi_be[40]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00030101"
    )
        port map (
      I0 => \be__0\(39),
      I1 => \size__0\(1),
      I2 => \size__0\(2),
      I3 => \be__0\(38),
      I4 => \size__0\(0),
      O => \mi_be[40]_i_5_n_0\
    );
\mi_be[40]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00103010"
    )
        port map (
      I0 => \be__0\(36),
      I1 => \size__0\(2),
      I2 => \size__0\(1),
      I3 => \size__0\(0),
      I4 => \be__0\(32),
      O => \mi_be[40]_i_6_n_0\
    );
\mi_be[40]_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0404000C"
    )
        port map (
      I0 => \be__0\(8),
      I1 => \size__0\(2),
      I2 => \size__0\(1),
      I3 => \be__0\(24),
      I4 => \size__0\(0),
      O => \mi_be[40]_i_7_n_0\
    );
\mi_be[41]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \mi_be[41]_i_2_n_0\,
      I1 => \^mi_last\,
      I2 => \mi_be[41]_i_3_n_0\,
      I3 => \^fsm_sequential_mi_state_reg[2]_0\,
      I4 => \mi_be[41]_i_4_n_0\,
      O => \mi_be[41]_i_1_n_0\
    );
\mi_be[41]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAABFFFFAAAB0000"
    )
        port map (
      I0 => \mi_be[43]_i_7_n_0\,
      I1 => \mi_wrap_be_next[56]_i_6_n_0\,
      I2 => \mi_be[63]_i_13_n_0\,
      I3 => \mi_wrap_be_next[42]_i_2_n_0\,
      I4 => \mi_wrap_be_next[2]_i_4_n_0\,
      I5 => \mi_be[42]_i_6_n_0\,
      O => \mi_be[41]_i_2_n_0\
    );
\mi_be[41]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \mi_wrap_be_next_reg_n_0_[41]\,
      I1 => \mi_be[45]_i_5_n_0\,
      I2 => \mi_be[41]_i_5_n_0\,
      O => \mi_be[41]_i_3_n_0\
    );
\mi_be[41]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88888B88BBBBBBBB"
    )
        port map (
      I0 => \mi_be[43]_i_4_n_0\,
      I1 => \mi_be[60]_i_2_n_0\,
      I2 => \mi_be[41]_i_6_n_0\,
      I3 => \mi_wrap_be_next[43]_i_3_n_0\,
      I4 => \^m_axi_awaddr\(2),
      I5 => \mi_be[43]_i_6_n_0\,
      O => \mi_be[41]_i_4_n_0\
    );
\mi_be[41]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFCFFFAFF0C0F0A0"
    )
        port map (
      I0 => \be__0\(25),
      I1 => \be__0\(9),
      I2 => \size__0\(2),
      I3 => \size__0\(1),
      I4 => \size__0\(0),
      I5 => \mi_be[41]_i_7_n_0\,
      O => \mi_be[41]_i_5_n_0\
    );
\mi_be[41]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFAB"
    )
        port map (
      I0 => \^m_axi_awaddr\(1),
      I1 => \^goreg_dm.dout_i_reg[26]\(0),
      I2 => \^m_axi_awaddr\(0),
      I3 => \^goreg_dm.dout_i_reg[26]\(1),
      O => \mi_be[41]_i_6_n_0\
    );
\mi_be[41]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CFCFC0C0AFA0AFA0"
    )
        port map (
      I0 => \be__0\(37),
      I1 => \be__0\(33),
      I2 => \size__0\(1),
      I3 => \be__0\(40),
      I4 => \be__0\(39),
      I5 => \size__0\(0),
      O => \mi_be[41]_i_7_n_0\
    );
\mi_be[42]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \mi_be[42]_i_2_n_0\,
      I1 => \^mi_last\,
      I2 => \mi_be[42]_i_3_n_0\,
      I3 => \^fsm_sequential_mi_state_reg[2]_0\,
      I4 => \mi_be[42]_i_4_n_0\,
      O => \mi_be[42]_i_1_n_0\
    );
\mi_be[42]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BAFFBABABA00BABA"
    )
        port map (
      I0 => \mi_be[43]_i_7_n_0\,
      I1 => \mi_be[42]_i_5_n_0\,
      I2 => \mi_be[62]_i_6_n_0\,
      I3 => size(1),
      I4 => size(2),
      I5 => \mi_be[42]_i_6_n_0\,
      O => \mi_be[42]_i_2_n_0\
    );
\mi_be[42]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \mi_wrap_be_next_reg_n_0_[42]\,
      I1 => \mi_be[45]_i_5_n_0\,
      I2 => \mi_be[42]_i_7_n_0\,
      O => \mi_be[42]_i_3_n_0\
    );
\mi_be[42]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8B888888BBBBBBBB"
    )
        port map (
      I0 => \mi_be[43]_i_4_n_0\,
      I1 => \mi_be[60]_i_2_n_0\,
      I2 => \mi_wrap_be_next[10]_i_5_n_0\,
      I3 => \mi_wrap_be_next[43]_i_3_n_0\,
      I4 => \mi_be[62]_i_10_n_0\,
      I5 => \mi_be[43]_i_6_n_0\,
      O => \mi_be[42]_i_4_n_0\
    );
\mi_be[42]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFDFFFFF"
    )
        port map (
      I0 => p_0_in(0),
      I1 => p_0_in(1),
      I2 => p_0_in(2),
      I3 => p_0_in(3),
      I4 => p_0_in(4),
      O => \mi_be[42]_i_5_n_0\
    );
\mi_be[42]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"2F00FF00"
    )
        port map (
      I0 => size(0),
      I1 => size(1),
      I2 => size(2),
      I3 => p_0_in(4),
      I4 => p_0_in(3),
      O => \mi_be[42]_i_6_n_0\
    );
\mi_be[42]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFCFFFAFF0C0F0A0"
    )
        port map (
      I0 => \be__0\(26),
      I1 => \be__0\(10),
      I2 => \size__0\(2),
      I3 => \size__0\(1),
      I4 => \size__0\(0),
      I5 => \mi_be[42]_i_8_n_0\,
      O => \mi_be[42]_i_7_n_0\
    );
\mi_be[42]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \be__0\(34),
      I1 => \be__0\(38),
      I2 => \size__0\(1),
      I3 => \be__0\(40),
      I4 => \size__0\(0),
      I5 => \be__0\(41),
      O => \mi_be[42]_i_8_n_0\
    );
\mi_be[43]_i_10\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FEFEFFFC"
    )
        port map (
      I0 => \be__0\(41),
      I1 => \size__0\(1),
      I2 => \size__0\(2),
      I3 => \be__0\(42),
      I4 => \size__0\(0),
      O => \mi_be[43]_i_10_n_0\
    );
\mi_be[43]_i_11\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"10001030"
    )
        port map (
      I0 => \be__0\(35),
      I1 => \size__0\(2),
      I2 => \size__0\(1),
      I3 => \size__0\(0),
      I4 => \be__0\(39),
      O => \mi_be[43]_i_11_n_0\
    );
\mi_be[43]_i_12\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0404000C"
    )
        port map (
      I0 => \be__0\(11),
      I1 => \size__0\(2),
      I2 => \size__0\(1),
      I3 => \be__0\(27),
      I4 => \size__0\(0),
      O => \mi_be[43]_i_12_n_0\
    );
\mi_be[43]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"080BFBFB"
    )
        port map (
      I0 => \mi_be[43]_i_4_n_0\,
      I1 => \^goreg_dm.dout_i_reg[26]\(2),
      I2 => \^goreg_dm.dout_i_reg[26]\(1),
      I3 => \mi_be[43]_i_5_n_0\,
      I4 => \mi_be[43]_i_6_n_0\,
      O => \mi_be[43]_i_2_n_0\
    );
\mi_be[43]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FFFFC4C5"
    )
        port map (
      I0 => size(2),
      I1 => \mi_be[43]_i_7_n_0\,
      I2 => size(1),
      I3 => \mi_be[43]_i_8_n_0\,
      I4 => \mi_be[46]_i_7_n_0\,
      I5 => \mi_be[43]_i_9_n_0\,
      O => \mi_be[43]_i_3_n_0\
    );
\mi_be[43]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7F770000"
    )
        port map (
      I0 => \^m_axi_awaddr\(4),
      I1 => \^goreg_dm.dout_i_reg[26]\(2),
      I2 => \^goreg_dm.dout_i_reg[26]\(1),
      I3 => \^goreg_dm.dout_i_reg[26]\(0),
      I4 => \^m_axi_awaddr\(5),
      O => \mi_be[43]_i_4_n_0\
    );
\mi_be[43]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFF77FF7F"
    )
        port map (
      I0 => \^m_axi_awaddr\(3),
      I1 => \^m_axi_awaddr\(1),
      I2 => \^m_axi_awaddr\(0),
      I3 => \^m_axi_awaddr\(2),
      I4 => \^goreg_dm.dout_i_reg[26]\(0),
      I5 => \mi_wrap_be_next[40]_i_6_n_0\,
      O => \mi_be[43]_i_5_n_0\
    );
\mi_be[43]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"55DD55DD10DD55DD"
    )
        port map (
      I0 => \^goreg_dm.dout_i_reg[26]\(2),
      I1 => \^goreg_dm.dout_i_reg[26]\(0),
      I2 => \^m_axi_awaddr\(2),
      I3 => \^goreg_dm.dout_i_reg[26]\(1),
      I4 => \^m_axi_awaddr\(3),
      I5 => \mi_wrap_be_next[40]_i_6_n_0\,
      O => \mi_be[43]_i_6_n_0\
    );
\mi_be[43]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AA22EF22AA22AA22"
    )
        port map (
      I0 => size(2),
      I1 => size(0),
      I2 => p_0_in(1),
      I3 => size(1),
      I4 => \mi_wrap_be_next[40]_i_8_n_0\,
      I5 => p_0_in(2),
      O => \mi_be[43]_i_7_n_0\
    );
\mi_be[43]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF3FFFFFFF7FF"
    )
        port map (
      I0 => \next_mi_addr_reg_n_0_[0]\,
      I1 => p_0_in(0),
      I2 => p_0_in(1),
      I3 => p_0_in(2),
      I4 => \mi_wrap_be_next[40]_i_8_n_0\,
      I5 => size(0),
      O => \mi_be[43]_i_8_n_0\
    );
\mi_be[43]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000FD00FF00FD"
    )
        port map (
      I0 => \mi_be[43]_i_10_n_0\,
      I1 => \mi_be[43]_i_11_n_0\,
      I2 => \mi_be[43]_i_12_n_0\,
      I3 => \^mi_last\,
      I4 => \mi_be[45]_i_5_n_0\,
      I5 => \mi_wrap_be_next_reg_n_0_[43]\,
      O => \mi_be[43]_i_9_n_0\
    );
\mi_be[44]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF4444444F"
    )
        port map (
      I0 => \mi_be[44]_i_2_n_0\,
      I1 => \mi_be[44]_i_3_n_0\,
      I2 => \^fsm_sequential_mi_state_reg[2]_0\,
      I3 => \mi_be[60]_i_2_n_0\,
      I4 => \mi_be[44]_i_4_n_0\,
      I5 => \mi_be[46]_i_5_n_0\,
      O => \mi_be[44]_i_1_n_0\
    );
\mi_be[44]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0131"
    )
        port map (
      I0 => \mi_be[44]_i_5_n_0\,
      I1 => \^mi_last\,
      I2 => \mi_be[45]_i_5_n_0\,
      I3 => \mi_wrap_be_next_reg_n_0_[44]\,
      O => \mi_be[44]_i_2_n_0\
    );
\mi_be[44]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FB00FB00AA00FB00"
    )
        port map (
      I0 => \mi_be[46]_i_7_n_0\,
      I1 => \mi_be[47]_i_10_n_0\,
      I2 => \mi_be[44]_i_6_n_0\,
      I3 => \^fsm_sequential_mi_state_reg[2]_0\,
      I4 => size(2),
      I5 => size(1),
      O => \mi_be[44]_i_3_n_0\
    );
\mi_be[44]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAAA2AAA0A"
    )
        port map (
      I0 => \mi_be[47]_i_4_n_0\,
      I1 => \^goreg_dm.dout_i_reg[26]\(0),
      I2 => \mi_wrap_be_next[44]_i_7_n_0\,
      I3 => \^m_axi_awaddr\(1),
      I4 => \^m_axi_awaddr\(0),
      I5 => \^goreg_dm.dout_i_reg[26]\(1),
      O => \mi_be[44]_i_4_n_0\
    );
\mi_be[44]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFCFFFAFF0C0F0A0"
    )
        port map (
      I0 => \be__0\(28),
      I1 => \be__0\(12),
      I2 => \size__0\(2),
      I3 => \size__0\(1),
      I4 => \size__0\(0),
      I5 => \mi_be[44]_i_7_n_0\,
      O => \mi_be[44]_i_5_n_0\
    );
\mi_be[44]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000501"
    )
        port map (
      I0 => size(1),
      I1 => \next_mi_addr_reg_n_0_[0]\,
      I2 => p_0_in(0),
      I3 => size(0),
      I4 => \mi_wrap_be_next[45]_i_6_n_0\,
      O => \mi_be[44]_i_6_n_0\
    );
\mi_be[44]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CFCFC0C0AFA0AFA0"
    )
        port map (
      I0 => \be__0\(40),
      I1 => \be__0\(36),
      I2 => \size__0\(1),
      I3 => \be__0\(43),
      I4 => \be__0\(42),
      I5 => \size__0\(0),
      O => \mi_be[44]_i_7_n_0\
    );
\mi_be[45]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000AAA222A2"
    )
        port map (
      I0 => \mi_be[45]_i_2_n_0\,
      I1 => \mi_be[45]_i_3_n_0\,
      I2 => \mi_be[45]_i_4_n_0\,
      I3 => \mi_be[45]_i_5_n_0\,
      I4 => \mi_wrap_be_next_reg_n_0_[45]\,
      I5 => \mi_be[45]_i_6_n_0\,
      O => \mi_be[45]_i_1_n_0\
    );
\mi_be[45]_i_10\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00004000"
    )
        port map (
      I0 => \^m_axi_awaddr\(4),
      I1 => \^m_axi_awaddr\(5),
      I2 => \^m_axi_awaddr\(2),
      I3 => \^m_axi_awaddr\(3),
      I4 => \^m_axi_awaddr\(1),
      O => \mi_be[45]_i_10_n_0\
    );
\mi_be[45]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF7500FFFF"
    )
        port map (
      I0 => \mi_be[47]_i_10_n_0\,
      I1 => \mi_be[63]_i_13_n_0\,
      I2 => \mi_be[45]_i_7_n_0\,
      I3 => \mi_wrap_be_next[2]_i_4_n_0\,
      I4 => \^fsm_sequential_mi_state_reg[2]_0\,
      I5 => \mi_be[46]_i_7_n_0\,
      O => \mi_be[45]_i_2_n_0\
    );
\mi_be[45]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^fsm_sequential_mi_state_reg[2]_0\,
      I1 => \^mi_last\,
      O => \mi_be[45]_i_3_n_0\
    );
\mi_be[45]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFCAAAAFF30AAAA"
    )
        port map (
      I0 => \mi_be[45]_i_8_n_0\,
      I1 => \size__0\(0),
      I2 => \be__0\(29),
      I3 => \size__0\(1),
      I4 => \size__0\(2),
      I5 => \be__0\(13),
      O => \mi_be[45]_i_4_n_0\
    );
\mi_be[45]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000010000"
    )
        port map (
      I0 => mi_wrap_cnt(2),
      I1 => mi_wrap_cnt(1),
      I2 => mi_wrap_cnt(0),
      I3 => mi_wrap_cnt(3),
      I4 => \mi_burst_reg_n_0_[1]\,
      I5 => \mi_burst_reg_n_0_[0]\,
      O => \mi_be[45]_i_5_n_0\
    );
\mi_be[45]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1111111110001010"
    )
        port map (
      I0 => \mi_be[45]_i_9_n_0\,
      I1 => \^fsm_sequential_mi_state_reg[2]_0\,
      I2 => \mi_be[47]_i_4_n_0\,
      I3 => \mi_be[63]_i_14_n_0\,
      I4 => \mi_be[45]_i_10_n_0\,
      I5 => \mi_be[60]_i_2_n_0\,
      O => \mi_be[45]_i_6_n_0\
    );
\mi_be[45]_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"10000000"
    )
        port map (
      I0 => p_0_in(0),
      I1 => p_0_in(3),
      I2 => p_0_in(4),
      I3 => p_0_in(1),
      I4 => p_0_in(2),
      O => \mi_be[45]_i_7_n_0\
    );
\mi_be[45]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFAFA0A0CFC0CFC0"
    )
        port map (
      I0 => \be__0\(37),
      I1 => \be__0\(41),
      I2 => \size__0\(1),
      I3 => \be__0\(44),
      I4 => \be__0\(43),
      I5 => \size__0\(0),
      O => \mi_be[45]_i_8_n_0\
    );
\mi_be[45]_i_9\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00D00000"
    )
        port map (
      I0 => \^m_axi_awaddr\(4),
      I1 => \^goreg_dm.dout_i_reg[26]\(0),
      I2 => \^goreg_dm.dout_i_reg[26]\(2),
      I3 => \^goreg_dm.dout_i_reg[26]\(1),
      I4 => \^m_axi_awaddr\(5),
      O => \mi_be[45]_i_9_n_0\
    );
\mi_be[46]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFF5400"
    )
        port map (
      I0 => \mi_be[46]_i_2_n_0\,
      I1 => \mi_be[63]_i_4_n_0\,
      I2 => \mi_wrap_be_next_reg_n_0_[46]\,
      I3 => \mi_be[46]_i_3_n_0\,
      I4 => \mi_be[46]_i_4_n_0\,
      I5 => \mi_be[46]_i_5_n_0\,
      O => \mi_be[46]_i_1_n_0\
    );
\mi_be[46]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00020A02A002AA02"
    )
        port map (
      I0 => \mi_be[63]_i_8_n_0\,
      I1 => \mi_be[46]_i_6_n_0\,
      I2 => \mi_be[63]_i_10_n_0\,
      I3 => \mi_be[63]_i_11_n_0\,
      I4 => \be__0\(14),
      I5 => \be__0\(30),
      O => \mi_be[46]_i_2_n_0\
    );
\mi_be[46]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BFBB0000AAAA0000"
    )
        port map (
      I0 => \mi_be[46]_i_7_n_0\,
      I1 => \mi_be[47]_i_10_n_0\,
      I2 => \mi_wrap_be_next[46]_i_2_n_0\,
      I3 => \mi_be[62]_i_6_n_0\,
      I4 => \^fsm_sequential_mi_state_reg[2]_0\,
      I5 => \mi_wrap_be_next[2]_i_4_n_0\,
      O => \mi_be[46]_i_3_n_0\
    );
\mi_be[46]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1000000011111111"
    )
        port map (
      I0 => \^fsm_sequential_mi_state_reg[2]_0\,
      I1 => \mi_be[60]_i_2_n_0\,
      I2 => \mi_be[62]_i_10_n_0\,
      I3 => \mi_wrap_be_next[44]_i_7_n_0\,
      I4 => \^m_axi_awaddr\(1),
      I5 => \mi_be[47]_i_4_n_0\,
      O => \mi_be[46]_i_4_n_0\
    );
\mi_be[46]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000020002020"
    )
        port map (
      I0 => \^m_axi_awaddr\(5),
      I1 => \^goreg_dm.dout_i_reg[26]\(1),
      I2 => \^goreg_dm.dout_i_reg[26]\(2),
      I3 => \^goreg_dm.dout_i_reg[26]\(0),
      I4 => \^m_axi_awaddr\(4),
      I5 => \^fsm_sequential_mi_state_reg[2]_0\,
      O => \mi_be[46]_i_5_n_0\
    );
\mi_be[46]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CFC0AFAFCFC0A0A0"
    )
        port map (
      I0 => \be__0\(42),
      I1 => \be__0\(38),
      I2 => \size__0\(1),
      I3 => \be__0\(44),
      I4 => \size__0\(0),
      I5 => \be__0\(45),
      O => \mi_be[46]_i_6_n_0\
    );
\mi_be[46]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"20002020FFFFFFFF"
    )
        port map (
      I0 => size(2),
      I1 => size(1),
      I2 => p_0_in(4),
      I3 => size(0),
      I4 => p_0_in(3),
      I5 => \^mi_last\,
      O => \mi_be[46]_i_7_n_0\
    );
\mi_be[47]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7577000075777577"
    )
        port map (
      I0 => \mi_be[47]_i_2_n_0\,
      I1 => \mi_be[60]_i_2_n_0\,
      I2 => \mi_be[47]_i_3_n_0\,
      I3 => \mi_be[47]_i_4_n_0\,
      I4 => \mi_be[47]_i_5_n_0\,
      I5 => \mi_be[47]_i_6_n_0\,
      O => \mi_be[47]_i_1_n_0\
    );
\mi_be[47]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"55115515FFFF5555"
    )
        port map (
      I0 => size(2),
      I1 => p_0_in(2),
      I2 => p_0_in(1),
      I3 => \mi_wrap_be_next[40]_i_8_n_0\,
      I4 => size(0),
      I5 => size(1),
      O => \mi_be[47]_i_10_n_0\
    );
\mi_be[47]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CFCFC0C0AFA0AFA0"
    )
        port map (
      I0 => \be__0\(43),
      I1 => \be__0\(39),
      I2 => \size__0\(1),
      I3 => \be__0\(46),
      I4 => \be__0\(45),
      I5 => \size__0\(0),
      O => \mi_be[47]_i_11_n_0\
    );
\mi_be[47]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5155555551555155"
    )
        port map (
      I0 => \^fsm_sequential_mi_state_reg[2]_0\,
      I1 => \^m_axi_awaddr\(5),
      I2 => \^goreg_dm.dout_i_reg[26]\(1),
      I3 => \^goreg_dm.dout_i_reg[26]\(2),
      I4 => \^goreg_dm.dout_i_reg[26]\(0),
      I5 => \^m_axi_awaddr\(4),
      O => \mi_be[47]_i_2_n_0\
    );
\mi_be[47]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000505C5050"
    )
        port map (
      I0 => \mi_wrap_be_next[46]_i_5_n_0\,
      I1 => \^m_axi_awaddr\(0),
      I2 => \^goreg_dm.dout_i_reg[26]\(0),
      I3 => \mi_be[47]_i_7_n_0\,
      I4 => \mi_wrap_be_next[43]_i_3_n_0\,
      I5 => \^goreg_dm.dout_i_reg[26]\(1),
      O => \mi_be[47]_i_3_n_0\
    );
\mi_be[47]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"55550515DDDDDDDD"
    )
        port map (
      I0 => \^goreg_dm.dout_i_reg[26]\(2),
      I1 => \^goreg_dm.dout_i_reg[26]\(0),
      I2 => \^m_axi_awaddr\(3),
      I3 => \^m_axi_awaddr\(2),
      I4 => \mi_wrap_be_next[40]_i_6_n_0\,
      I5 => \^goreg_dm.dout_i_reg[26]\(1),
      O => \mi_be[47]_i_4_n_0\
    );
\mi_be[47]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"2301FFFF"
    )
        port map (
      I0 => \mi_be[45]_i_5_n_0\,
      I1 => \^mi_last\,
      I2 => \mi_be[47]_i_8_n_0\,
      I3 => \mi_wrap_be_next_reg_n_0_[47]\,
      I4 => \^fsm_sequential_mi_state_reg[2]_0\,
      O => \mi_be[47]_i_5_n_0\
    );
\mi_be[47]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEE22222FFFFFFFF"
    )
        port map (
      I0 => \mi_be[47]_i_9_n_0\,
      I1 => \mi_wrap_be_next[2]_i_4_n_0\,
      I2 => \mi_wrap_be_next[46]_i_2_n_0\,
      I3 => \mi_be[63]_i_13_n_0\,
      I4 => \mi_be[47]_i_10_n_0\,
      I5 => \^mi_last\,
      O => \mi_be[47]_i_6_n_0\
    );
\mi_be[47]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \^m_axi_awaddr\(1),
      I1 => \^m_axi_awaddr\(2),
      O => \mi_be[47]_i_7_n_0\
    );
\mi_be[47]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0003555500CF5555"
    )
        port map (
      I0 => \mi_be[47]_i_11_n_0\,
      I1 => \size__0\(0),
      I2 => \be__0\(31),
      I3 => \size__0\(1),
      I4 => \size__0\(2),
      I5 => \be__0\(15),
      O => \mi_be[47]_i_8_n_0\
    );
\mi_be[47]_i_9\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B333B3B3"
    )
        port map (
      I0 => p_0_in(3),
      I1 => p_0_in(4),
      I2 => size(2),
      I3 => size(1),
      I4 => size(0),
      O => \mi_be[47]_i_9_n_0\
    );
\mi_be[48]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"080BFBFB"
    )
        port map (
      I0 => \mi_be[62]_i_9_n_0\,
      I1 => \^goreg_dm.dout_i_reg[26]\(2),
      I2 => \^goreg_dm.dout_i_reg[26]\(1),
      I3 => \mi_be[48]_i_4_n_0\,
      I4 => \mi_be[51]_i_12_n_0\,
      O => \mi_be[48]_i_2_n_0\
    );
\mi_be[48]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EFE0FFFFEFE00000"
    )
        port map (
      I0 => \mi_be[51]_i_7_n_0\,
      I1 => \mi_be[48]_i_5_n_0\,
      I2 => \mi_wrap_be_next[2]_i_4_n_0\,
      I3 => \mi_be[60]_i_12_n_0\,
      I4 => \^mi_last\,
      I5 => \mi_be[48]_i_6_n_0\,
      O => \mi_be[48]_i_3_n_0\
    );
\mi_be[48]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFEEFE"
    )
        port map (
      I0 => \^m_axi_awaddr\(2),
      I1 => \^m_axi_awaddr\(1),
      I2 => \^m_axi_awaddr\(0),
      I3 => \^goreg_dm.dout_i_reg[26]\(0),
      I4 => \^m_axi_awaddr\(3),
      I5 => \mi_wrap_be_next[58]_i_6_n_0\,
      O => \mi_be[48]_i_4_n_0\
    );
\mi_be[48]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000051"
    )
        port map (
      I0 => size(1),
      I1 => \next_mi_addr_reg_n_0_[0]\,
      I2 => size(0),
      I3 => \mi_wrap_be_next[52]_i_3_n_0\,
      I4 => p_0_in(0),
      I5 => p_0_in(1),
      O => \mi_be[48]_i_5_n_0\
    );
\mi_be[48]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8BBB8BBB8BBB888"
    )
        port map (
      I0 => \mi_wrap_be_next_reg_n_0_[48]\,
      I1 => \mi_be[45]_i_5_n_0\,
      I2 => \mi_be[48]_i_7_n_0\,
      I3 => \mi_be[63]_i_11_n_0\,
      I4 => \mi_be[63]_i_10_n_0\,
      I5 => \mi_be[48]_i_8_n_0\,
      O => \mi_be[48]_i_6_n_0\
    );
\mi_be[48]_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BFBB8088"
    )
        port map (
      I0 => \be__0\(32),
      I1 => \size__0\(2),
      I2 => \size__0\(1),
      I3 => \size__0\(0),
      I4 => \be__0\(16),
      O => \mi_be[48]_i_7_n_0\
    );
\mi_be[48]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CFC0AFAFCFC0A0A0"
    )
        port map (
      I0 => \be__0\(44),
      I1 => \be__0\(40),
      I2 => \size__0\(1),
      I3 => \be__0\(46),
      I4 => \size__0\(0),
      I5 => \be__0\(47),
      O => \mi_be[48]_i_8_n_0\
    );
\mi_be[49]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0E0E0F0F0E0E0F00"
    )
        port map (
      I0 => \mi_be[49]_i_2_n_0\,
      I1 => \mi_be[49]_i_3_n_0\,
      I2 => \mi_be[49]_i_4_n_0\,
      I3 => \mi_be[49]_i_5_n_0\,
      I4 => \^fsm_sequential_mi_state_reg[2]_0\,
      I5 => \mi_be[49]_i_6_n_0\,
      O => \mi_be[49]_i_1_n_0\
    );
\mi_be[49]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0AFA0CFCFC0C0"
    )
        port map (
      I0 => \be__0\(41),
      I1 => \be__0\(45),
      I2 => \size__0\(1),
      I3 => \be__0\(47),
      I4 => \be__0\(48),
      I5 => \size__0\(0),
      O => \mi_be[49]_i_10_n_0\
    );
\mi_be[49]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"30200000FFFFFFFF"
    )
        port map (
      I0 => size(0),
      I1 => size(1),
      I2 => size(2),
      I3 => p_0_in(3),
      I4 => p_0_in(4),
      I5 => \^mi_last\,
      O => \mi_be[49]_i_2_n_0\
    );
\mi_be[49]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"DDDDDDDD00001110"
    )
        port map (
      I0 => size(2),
      I1 => size(1),
      I2 => size(0),
      I3 => \next_mi_addr_reg_n_0_[0]\,
      I4 => \mi_be[49]_i_7_n_0\,
      I5 => \mi_be[51]_i_7_n_0\,
      O => \mi_be[49]_i_3_n_0\
    );
\mi_be[49]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00044404"
    )
        port map (
      I0 => \^mi_last\,
      I1 => \^fsm_sequential_mi_state_reg[2]_0\,
      I2 => \mi_be[49]_i_8_n_0\,
      I3 => \mi_be[45]_i_5_n_0\,
      I4 => \mi_wrap_be_next_reg_n_0_[49]\,
      O => \mi_be[49]_i_4_n_0\
    );
\mi_be[49]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00A00080"
    )
        port map (
      I0 => \^m_axi_awaddr\(5),
      I1 => \^m_axi_awaddr\(4),
      I2 => \^goreg_dm.dout_i_reg[26]\(2),
      I3 => \^goreg_dm.dout_i_reg[26]\(1),
      I4 => \^goreg_dm.dout_i_reg[26]\(0),
      O => \mi_be[49]_i_5_n_0\
    );
\mi_be[49]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000004055555555"
    )
        port map (
      I0 => \mi_be[60]_i_2_n_0\,
      I1 => \^m_axi_awaddr\(5),
      I2 => \^m_axi_awaddr\(4),
      I3 => \^m_axi_awaddr\(1),
      I4 => \mi_be[49]_i_9_n_0\,
      I5 => \mi_be[51]_i_12_n_0\,
      O => \mi_be[49]_i_6_n_0\
    );
\mi_be[49]_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFEFFF"
    )
        port map (
      I0 => p_0_in(1),
      I1 => p_0_in(0),
      I2 => p_0_in(4),
      I3 => p_0_in(3),
      I4 => p_0_in(2),
      O => \mi_be[49]_i_7_n_0\
    );
\mi_be[49]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFCAAAAFF0CAAAA"
    )
        port map (
      I0 => \mi_be[49]_i_10_n_0\,
      I1 => \be__0\(33),
      I2 => \size__0\(0),
      I3 => \size__0\(1),
      I4 => \size__0\(2),
      I5 => \be__0\(17),
      O => \mi_be[49]_i_8_n_0\
    );
\mi_be[49]_i_9\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FEFEFEFF"
    )
        port map (
      I0 => \^goreg_dm.dout_i_reg[26]\(1),
      I1 => \^m_axi_awaddr\(2),
      I2 => \^m_axi_awaddr\(3),
      I3 => \^goreg_dm.dout_i_reg[26]\(0),
      I4 => \^m_axi_awaddr\(0),
      O => \mi_be[49]_i_9_n_0\
    );
\mi_be[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8FFB8FFB8FFB800"
    )
        port map (
      I0 => \mi_be[4]_i_2_n_0\,
      I1 => \^mi_last\,
      I2 => \mi_be[4]_i_3_n_0\,
      I3 => \^fsm_sequential_mi_state_reg[2]_0\,
      I4 => \mi_be[14]_i_4_n_0\,
      I5 => \mi_be[4]_i_4_n_0\,
      O => \mi_be[4]_i_1_n_0\
    );
\mi_be[4]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0FFF0F4F0F000F4F"
    )
        port map (
      I0 => \mi_wrap_be_next[4]_i_4_n_0\,
      I1 => \mi_be[4]_i_5_n_0\,
      I2 => \mi_be[7]_i_6_n_0\,
      I3 => size(1),
      I4 => size(2),
      I5 => \mi_be[15]_i_7_n_0\,
      O => \mi_be[4]_i_2_n_0\
    );
\mi_be[4]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \mi_wrap_be_next_reg_n_0_[4]\,
      I1 => \mi_be[45]_i_5_n_0\,
      I2 => \mi_be[4]_i_6_n_0\,
      O => \mi_be[4]_i_3_n_0\
    );
\mi_be[4]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F5F5F5F101010101"
    )
        port map (
      I0 => \mi_wrap_be_next[5]_i_5_n_0\,
      I1 => \mi_be[28]_i_5_n_0\,
      I2 => \^goreg_dm.dout_i_reg[26]\(2),
      I3 => \^m_axi_awaddr\(2),
      I4 => \^goreg_dm.dout_i_reg[26]\(0),
      I5 => \^goreg_dm.dout_i_reg[26]\(1),
      O => \mi_be[4]_i_4_n_0\
    );
\mi_be[4]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4044"
    )
        port map (
      I0 => p_0_in(0),
      I1 => p_0_in(1),
      I2 => size(0),
      I3 => \next_mi_addr_reg_n_0_[0]\,
      O => \mi_be[4]_i_5_n_0\
    );
\mi_be[4]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFCFFFAFF0C0F0A0"
    )
        port map (
      I0 => \be__0\(52),
      I1 => \be__0\(36),
      I2 => \size__0\(2),
      I3 => \size__0\(1),
      I4 => \size__0\(0),
      I5 => \mi_be[4]_i_7_n_0\,
      O => \mi_be[4]_i_6_n_0\
    );
\mi_be[4]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \be__0\(60),
      I1 => \be__0\(0),
      I2 => \size__0\(1),
      I3 => \be__0\(2),
      I4 => \size__0\(0),
      I5 => \be__0\(3),
      O => \mi_be[4]_i_7_n_0\
    );
\mi_be[50]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \mi_be[50]_i_2_n_0\,
      I1 => \^mi_last\,
      I2 => \mi_be[50]_i_3_n_0\,
      I3 => \^fsm_sequential_mi_state_reg[2]_0\,
      I4 => \mi_be[50]_i_4_n_0\,
      O => \mi_be[50]_i_1_n_0\
    );
\mi_be[50]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BAFFBABABA00BABA"
    )
        port map (
      I0 => \mi_be[51]_i_7_n_0\,
      I1 => \mi_wrap_be_next[50]_i_2_n_0\,
      I2 => \mi_be[62]_i_6_n_0\,
      I3 => size(1),
      I4 => size(2),
      I5 => \mi_be[60]_i_12_n_0\,
      O => \mi_be[50]_i_2_n_0\
    );
\mi_be[50]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88888888BB8BBBBB"
    )
        port map (
      I0 => \mi_wrap_be_next_reg_n_0_[50]\,
      I1 => \mi_be[45]_i_5_n_0\,
      I2 => \mi_be[62]_i_8_n_0\,
      I3 => \mi_be[50]_i_5_n_0\,
      I4 => \mi_be[50]_i_6_n_0\,
      I5 => \mi_be[50]_i_7_n_0\,
      O => \mi_be[50]_i_3_n_0\
    );
\mi_be[50]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8B888888BBBBBBBB"
    )
        port map (
      I0 => \mi_be[62]_i_9_n_0\,
      I1 => \mi_be[60]_i_2_n_0\,
      I2 => \mi_wrap_be_next[10]_i_5_n_0\,
      I3 => \mi_wrap_be_next[53]_i_5_n_0\,
      I4 => \mi_be[62]_i_10_n_0\,
      I5 => \mi_be[51]_i_12_n_0\,
      O => \mi_be[50]_i_4_n_0\
    );
\mi_be[50]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \be__0\(49),
      I1 => \size__0\(0),
      O => \mi_be[50]_i_5_n_0\
    );
\mi_be[50]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \be__0\(48),
      I1 => \size__0\(0),
      O => \mi_be[50]_i_6_n_0\
    );
\mi_be[50]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF02000700"
    )
        port map (
      I0 => \size__0\(0),
      I1 => \be__0\(18),
      I2 => \size__0\(1),
      I3 => \size__0\(2),
      I4 => \be__0\(34),
      I5 => \mi_be[50]_i_8_n_0\,
      O => \mi_be[50]_i_7_n_0\
    );
\mi_be[50]_i_8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00440404"
    )
        port map (
      I0 => \size__0\(2),
      I1 => \size__0\(1),
      I2 => \be__0\(46),
      I3 => \be__0\(42),
      I4 => \size__0\(0),
      O => \mi_be[50]_i_8_n_0\
    );
\mi_be[51]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EFE0FFFFEFE00000"
    )
        port map (
      I0 => \mi_be[51]_i_2_n_0\,
      I1 => \mi_be[51]_i_3_n_0\,
      I2 => \^mi_last\,
      I3 => \mi_be[51]_i_4_n_0\,
      I4 => \^fsm_sequential_mi_state_reg[2]_0\,
      I5 => \mi_be[51]_i_5_n_0\,
      O => \mi_be[51]_i_1_n_0\
    );
\mi_be[51]_i_10\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0404000C"
    )
        port map (
      I0 => \be__0\(19),
      I1 => \size__0\(2),
      I2 => \size__0\(1),
      I3 => \be__0\(35),
      I4 => \size__0\(0),
      O => \mi_be[51]_i_10_n_0\
    );
\mi_be[51]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000004"
    )
        port map (
      I0 => \^goreg_dm.dout_i_reg[26]\(1),
      I1 => \^m_axi_awaddr\(1),
      I2 => \mi_wrap_be_next[58]_i_6_n_0\,
      I3 => \^m_axi_awaddr\(2),
      I4 => \^m_axi_awaddr\(3),
      I5 => \mi_be[35]_i_8_n_0\,
      O => \mi_be[51]_i_11_n_0\
    );
\mi_be[51]_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"55DD55DD55DD10DD"
    )
        port map (
      I0 => \^goreg_dm.dout_i_reg[26]\(2),
      I1 => \^goreg_dm.dout_i_reg[26]\(0),
      I2 => \^m_axi_awaddr\(2),
      I3 => \^goreg_dm.dout_i_reg[26]\(1),
      I4 => \^m_axi_awaddr\(3),
      I5 => \mi_wrap_be_next[58]_i_6_n_0\,
      O => \mi_be[51]_i_12_n_0\
    );
\mi_be[51]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00A00080"
    )
        port map (
      I0 => p_0_in(4),
      I1 => p_0_in(3),
      I2 => size(2),
      I3 => size(1),
      I4 => size(0),
      O => \mi_be[51]_i_2_n_0\
    );
\mi_be[51]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FCFC5455FCFC5454"
    )
        port map (
      I0 => size(2),
      I1 => \mi_be[51]_i_6_n_0\,
      I2 => \mi_be[51]_i_7_n_0\,
      I3 => \mi_wrap_be_next[50]_i_2_n_0\,
      I4 => size(1),
      I5 => size(0),
      O => \mi_be[51]_i_3_n_0\
    );
\mi_be[51]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8888888B"
    )
        port map (
      I0 => \mi_wrap_be_next_reg_n_0_[51]\,
      I1 => \mi_be[45]_i_5_n_0\,
      I2 => \mi_be[51]_i_8_n_0\,
      I3 => \mi_be[51]_i_9_n_0\,
      I4 => \mi_be[51]_i_10_n_0\,
      O => \mi_be[51]_i_4_n_0\
    );
\mi_be[51]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8AFF8A008AFF8AFF"
    )
        port map (
      I0 => \^m_axi_awaddr\(5),
      I1 => \^m_axi_awaddr\(4),
      I2 => \mi_wrap_cnt[3]_i_7_n_0\,
      I3 => \mi_be[60]_i_2_n_0\,
      I4 => \mi_be[51]_i_11_n_0\,
      I5 => \mi_be[51]_i_12_n_0\,
      O => \mi_be[51]_i_5_n_0\
    );
\mi_be[51]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000001000"
    )
        port map (
      I0 => p_0_in(1),
      I1 => p_0_in(2),
      I2 => p_0_in(0),
      I3 => \next_mi_addr_reg_n_0_[0]\,
      I4 => \mi_wrap_be_next[15]_i_2_n_0\,
      I5 => \mi_wrap_be_next[49]_i_8_n_0\,
      O => \mi_be[51]_i_6_n_0\
    );
\mi_be[51]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AA22AA22AA22EF22"
    )
        port map (
      I0 => size(2),
      I1 => size(0),
      I2 => p_0_in(1),
      I3 => size(1),
      I4 => p_0_in(2),
      I5 => \mi_wrap_be_next[49]_i_8_n_0\,
      O => \mi_be[51]_i_7_n_0\
    );
\mi_be[51]_i_8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00030101"
    )
        port map (
      I0 => \be__0\(50),
      I1 => \size__0\(1),
      I2 => \size__0\(2),
      I3 => \be__0\(49),
      I4 => \size__0\(0),
      O => \mi_be[51]_i_8_n_0\
    );
\mi_be[51]_i_9\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"10001030"
    )
        port map (
      I0 => \be__0\(43),
      I1 => \size__0\(2),
      I2 => \size__0\(1),
      I3 => \size__0\(0),
      I4 => \be__0\(47),
      O => \mi_be[51]_i_9_n_0\
    );
\mi_be[52]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \mi_be[52]_i_2_n_0\,
      I1 => \^mi_last\,
      I2 => \mi_be[52]_i_3_n_0\,
      I3 => \^fsm_sequential_mi_state_reg[2]_0\,
      I4 => \mi_be[52]_i_4_n_0\,
      O => \mi_be[52]_i_1_n_0\
    );
\mi_be[52]_i_10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FF4F"
    )
        port map (
      I0 => \^goreg_dm.dout_i_reg[26]\(0),
      I1 => \^m_axi_awaddr\(0),
      I2 => \^m_axi_awaddr\(2),
      I3 => \^m_axi_awaddr\(1),
      O => \mi_be[52]_i_10_n_0\
    );
\mi_be[52]_i_11\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"001D0000"
    )
        port map (
      I0 => \be__0\(48),
      I1 => \size__0\(0),
      I2 => \be__0\(44),
      I3 => \size__0\(2),
      I4 => \size__0\(1),
      O => \mi_be[52]_i_11_n_0\
    );
\mi_be[52]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCDFFFFFCCDF0000"
    )
        port map (
      I0 => \mi_be[52]_i_5_n_0\,
      I1 => \mi_wrap_be_next[47]_i_2_n_0\,
      I2 => \mi_be[52]_i_6_n_0\,
      I3 => \mi_wrap_be_next[52]_i_3_n_0\,
      I4 => \mi_wrap_be_next[2]_i_4_n_0\,
      I5 => \mi_be[60]_i_12_n_0\,
      O => \mi_be[52]_i_2_n_0\
    );
\mi_be[52]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88888888BBBBB8BB"
    )
        port map (
      I0 => \mi_wrap_be_next_reg_n_0_[52]\,
      I1 => \mi_be[45]_i_5_n_0\,
      I2 => \mi_be[52]_i_7_n_0\,
      I3 => \mi_be[62]_i_8_n_0\,
      I4 => \mi_be[52]_i_8_n_0\,
      I5 => \mi_be[52]_i_9_n_0\,
      O => \mi_be[52]_i_3_n_0\
    );
\mi_be[52]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FB08FB0BFB08FB08"
    )
        port map (
      I0 => \mi_be[62]_i_9_n_0\,
      I1 => \^goreg_dm.dout_i_reg[26]\(2),
      I2 => \^goreg_dm.dout_i_reg[26]\(1),
      I3 => \mi_be[55]_i_8_n_0\,
      I4 => \mi_be[52]_i_10_n_0\,
      I5 => \mi_wrap_be_next[53]_i_5_n_0\,
      O => \mi_be[52]_i_4_n_0\
    );
\mi_be[52]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1F"
    )
        port map (
      I0 => p_0_in(1),
      I1 => size(0),
      I2 => size(1),
      O => \mi_be[52]_i_5_n_0\
    );
\mi_be[52]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFAEFF"
    )
        port map (
      I0 => size(1),
      I1 => \next_mi_addr_reg_n_0_[0]\,
      I2 => size(0),
      I3 => p_0_in(1),
      I4 => p_0_in(0),
      O => \mi_be[52]_i_6_n_0\
    );
\mi_be[52]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \size__0\(0),
      I1 => \be__0\(50),
      O => \mi_be[52]_i_7_n_0\
    );
\mi_be[52]_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \be__0\(51),
      I1 => \size__0\(0),
      O => \mi_be[52]_i_8_n_0\
    );
\mi_be[52]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF02000700"
    )
        port map (
      I0 => \size__0\(0),
      I1 => \be__0\(20),
      I2 => \size__0\(1),
      I3 => \size__0\(2),
      I4 => \be__0\(36),
      I5 => \mi_be[52]_i_11_n_0\,
      O => \mi_be[52]_i_9_n_0\
    );
\mi_be[53]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFF5400"
    )
        port map (
      I0 => \mi_be[53]_i_2_n_0\,
      I1 => \mi_be[63]_i_4_n_0\,
      I2 => \mi_wrap_be_next_reg_n_0_[53]\,
      I3 => \mi_be[53]_i_3_n_0\,
      I4 => \mi_be[53]_i_4_n_0\,
      I5 => \mi_be[63]_i_7_n_0\,
      O => \mi_be[53]_i_1_n_0\
    );
\mi_be[53]_i_10\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FDFFFFFF"
    )
        port map (
      I0 => \next_mi_addr_reg_n_0_[0]\,
      I1 => p_0_in(0),
      I2 => p_0_in(2),
      I3 => p_0_in(4),
      I4 => p_0_in(1),
      O => \mi_be[53]_i_10_n_0\
    );
\mi_be[53]_i_11\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFF7FFFF"
    )
        port map (
      I0 => \^m_axi_awaddr\(2),
      I1 => \^m_axi_awaddr\(5),
      I2 => \^m_axi_awaddr\(1),
      I3 => \^m_axi_awaddr\(3),
      I4 => \^m_axi_awaddr\(0),
      O => \mi_be[53]_i_11_n_0\
    );
\mi_be[53]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00020A02A002AA02"
    )
        port map (
      I0 => \mi_be[63]_i_8_n_0\,
      I1 => \mi_be[53]_i_5_n_0\,
      I2 => \mi_be[63]_i_10_n_0\,
      I3 => \mi_be[63]_i_11_n_0\,
      I4 => \be__0\(21),
      I5 => \be__0\(37),
      O => \mi_be[53]_i_2_n_0\
    );
\mi_be[53]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FAAA0000FFAB0000"
    )
        port map (
      I0 => \mi_be[49]_i_2_n_0\,
      I1 => \mi_be[53]_i_6_n_0\,
      I2 => size(1),
      I3 => \mi_be[55]_i_5_n_0\,
      I4 => \^fsm_sequential_mi_state_reg[2]_0\,
      I5 => size(2),
      O => \mi_be[53]_i_3_n_0\
    );
\mi_be[53]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1110111111101110"
    )
        port map (
      I0 => \^fsm_sequential_mi_state_reg[2]_0\,
      I1 => \mi_be[60]_i_2_n_0\,
      I2 => \mi_be[55]_i_8_n_0\,
      I3 => \mi_be[53]_i_7_n_0\,
      I4 => \mi_be[53]_i_8_n_0\,
      I5 => \mi_be[53]_i_9_n_0\,
      O => \mi_be[53]_i_4_n_0\
    );
\mi_be[53]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CFC0AFAFCFC0A0A0"
    )
        port map (
      I0 => \be__0\(49),
      I1 => \be__0\(45),
      I2 => \size__0\(1),
      I3 => \be__0\(51),
      I4 => \size__0\(0),
      I5 => \be__0\(52),
      O => \mi_be[53]_i_5_n_0\
    );
\mi_be[53]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FBFBFBFBFF00FFFF"
    )
        port map (
      I0 => p_0_in(0),
      I1 => p_0_in(1),
      I2 => \mi_wrap_be_next[52]_i_3_n_0\,
      I3 => \mi_be[53]_i_10_n_0\,
      I4 => p_0_in(3),
      I5 => size(0),
      O => \mi_be[53]_i_6_n_0\
    );
\mi_be[53]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0004"
    )
        port map (
      I0 => \^goreg_dm.dout_i_reg[26]\(0),
      I1 => \^m_axi_awaddr\(4),
      I2 => \^goreg_dm.dout_i_reg[26]\(1),
      I3 => \mi_be[53]_i_11_n_0\,
      O => \mi_be[53]_i_7_n_0\
    );
\mi_be[53]_i_8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"DF"
    )
        port map (
      I0 => \^goreg_dm.dout_i_reg[26]\(0),
      I1 => \^m_axi_awaddr\(1),
      I2 => \^m_axi_awaddr\(2),
      O => \mi_be[53]_i_8_n_0\
    );
\mi_be[53]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0008"
    )
        port map (
      I0 => \^m_axi_awaddr\(5),
      I1 => \^m_axi_awaddr\(4),
      I2 => \^m_axi_awaddr\(3),
      I3 => \^goreg_dm.dout_i_reg[26]\(1),
      O => \mi_be[53]_i_9_n_0\
    );
\mi_be[54]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \mi_be[54]_i_2_n_0\,
      I1 => \^mi_last\,
      I2 => \mi_be[54]_i_3_n_0\,
      I3 => \^fsm_sequential_mi_state_reg[2]_0\,
      I4 => \mi_be[54]_i_4_n_0\,
      O => \mi_be[54]_i_1_n_0\
    );
\mi_be[54]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"ABAAFFFFABAA0000"
    )
        port map (
      I0 => \mi_be[55]_i_5_n_0\,
      I1 => \mi_be[62]_i_5_n_0\,
      I2 => \mi_wrap_be_next[52]_i_3_n_0\,
      I3 => \mi_be[62]_i_6_n_0\,
      I4 => \mi_wrap_be_next[2]_i_4_n_0\,
      I5 => \mi_be[60]_i_12_n_0\,
      O => \mi_be[54]_i_2_n_0\
    );
\mi_be[54]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \mi_wrap_be_next_reg_n_0_[54]\,
      I1 => \mi_be[45]_i_5_n_0\,
      I2 => \mi_be[54]_i_5_n_0\,
      O => \mi_be[54]_i_3_n_0\
    );
\mi_be[54]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FBFBFB08FB08FB08"
    )
        port map (
      I0 => \mi_be[62]_i_9_n_0\,
      I1 => \^goreg_dm.dout_i_reg[26]\(2),
      I2 => \^goreg_dm.dout_i_reg[26]\(1),
      I3 => \mi_be[55]_i_8_n_0\,
      I4 => \mi_be[55]_i_7_n_0\,
      I5 => \mi_be[62]_i_10_n_0\,
      O => \mi_be[54]_i_4_n_0\
    );
\mi_be[54]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFCFFFAFF0C0F0A0"
    )
        port map (
      I0 => \be__0\(38),
      I1 => \be__0\(22),
      I2 => \size__0\(2),
      I3 => \size__0\(1),
      I4 => \size__0\(0),
      I5 => \mi_be[54]_i_6_n_0\,
      O => \mi_be[54]_i_5_n_0\
    );
\mi_be[54]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CFC0AFAFCFC0A0A0"
    )
        port map (
      I0 => \be__0\(50),
      I1 => \be__0\(46),
      I2 => \size__0\(1),
      I3 => \be__0\(52),
      I4 => \size__0\(0),
      I5 => \be__0\(53),
      O => \mi_be[54]_i_6_n_0\
    );
\mi_be[55]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \mi_be[55]_i_2_n_0\,
      I1 => \^mi_last\,
      I2 => \mi_be[55]_i_3_n_0\,
      I3 => \^fsm_sequential_mi_state_reg[2]_0\,
      I4 => \mi_be[55]_i_4_n_0\,
      O => \mi_be[55]_i_1_n_0\
    );
\mi_be[55]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAABFFFFAAAB0000"
    )
        port map (
      I0 => \mi_be[55]_i_5_n_0\,
      I1 => \mi_be[63]_i_13_n_0\,
      I2 => \mi_be[62]_i_5_n_0\,
      I3 => \mi_wrap_be_next[52]_i_3_n_0\,
      I4 => \mi_wrap_be_next[2]_i_4_n_0\,
      I5 => \mi_be[60]_i_12_n_0\,
      O => \mi_be[55]_i_2_n_0\
    );
\mi_be[55]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \mi_wrap_be_next_reg_n_0_[55]\,
      I1 => \mi_be[45]_i_5_n_0\,
      I2 => \mi_be[55]_i_6_n_0\,
      O => \mi_be[55]_i_3_n_0\
    );
\mi_be[55]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FBFBFBFB08FB0808"
    )
        port map (
      I0 => \mi_be[62]_i_9_n_0\,
      I1 => \^goreg_dm.dout_i_reg[26]\(2),
      I2 => \^goreg_dm.dout_i_reg[26]\(1),
      I3 => \mi_be[63]_i_14_n_0\,
      I4 => \mi_be[55]_i_7_n_0\,
      I5 => \mi_be[55]_i_8_n_0\,
      O => \mi_be[55]_i_4_n_0\
    );
\mi_be[55]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AA0AAA0AAA0AFE0A"
    )
        port map (
      I0 => size(2),
      I1 => p_0_in(1),
      I2 => size(0),
      I3 => size(1),
      I4 => p_0_in(2),
      I5 => \mi_wrap_be_next[49]_i_8_n_0\,
      O => \mi_be[55]_i_5_n_0\
    );
\mi_be[55]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFCFFFAFF0C0F0A0"
    )
        port map (
      I0 => \be__0\(39),
      I1 => \be__0\(23),
      I2 => \size__0\(2),
      I3 => \size__0\(1),
      I4 => \size__0\(0),
      I5 => \mi_be[55]_i_9_n_0\,
      O => \mi_be[55]_i_6_n_0\
    );
\mi_be[55]_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"08000000"
    )
        port map (
      I0 => \^m_axi_awaddr\(5),
      I1 => \^m_axi_awaddr\(4),
      I2 => \^m_axi_awaddr\(3),
      I3 => \^m_axi_awaddr\(2),
      I4 => \^m_axi_awaddr\(1),
      O => \mi_be[55]_i_7_n_0\
    );
\mi_be[55]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AA0AAA0AAA0AFE0A"
    )
        port map (
      I0 => \^goreg_dm.dout_i_reg[26]\(2),
      I1 => \^m_axi_awaddr\(2),
      I2 => \^goreg_dm.dout_i_reg[26]\(0),
      I3 => \^goreg_dm.dout_i_reg[26]\(1),
      I4 => \^m_axi_awaddr\(3),
      I5 => \mi_wrap_be_next[58]_i_6_n_0\,
      O => \mi_be[55]_i_8_n_0\
    );
\mi_be[55]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CFC0AFAFCFC0A0A0"
    )
        port map (
      I0 => \be__0\(51),
      I1 => \be__0\(47),
      I2 => \size__0\(1),
      I3 => \be__0\(53),
      I4 => \size__0\(0),
      I5 => \be__0\(54),
      O => \mi_be[55]_i_9_n_0\
    );
\mi_be[56]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \mi_be[56]_i_2_n_0\,
      I1 => \^mi_last\,
      I2 => \mi_be[56]_i_3_n_0\,
      I3 => \^fsm_sequential_mi_state_reg[2]_0\,
      I4 => \mi_be[56]_i_4_n_0\,
      O => \mi_be[56]_i_1_n_0\
    );
\mi_be[56]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"ABAAFFFFABAA0000"
    )
        port map (
      I0 => \mi_be[59]_i_6_n_0\,
      I1 => \mi_wrap_be_next[58]_i_4_n_0\,
      I2 => \mi_wrap_be_next[56]_i_6_n_0\,
      I3 => \mi_be[62]_i_6_n_0\,
      I4 => \mi_wrap_be_next[2]_i_4_n_0\,
      I5 => \mi_be[60]_i_12_n_0\,
      O => \mi_be[56]_i_2_n_0\
    );
\mi_be[56]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88888888BBBBB8BB"
    )
        port map (
      I0 => \mi_wrap_be_next_reg_n_0_[56]\,
      I1 => \mi_be[45]_i_5_n_0\,
      I2 => \mi_be[56]_i_5_n_0\,
      I3 => \mi_be[62]_i_8_n_0\,
      I4 => \mi_be[56]_i_6_n_0\,
      I5 => \mi_be[56]_i_7_n_0\,
      O => \mi_be[56]_i_3_n_0\
    );
\mi_be[56]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8BBB8B8B8B8B8B8"
    )
        port map (
      I0 => \mi_be[62]_i_9_n_0\,
      I1 => \mi_be[60]_i_2_n_0\,
      I2 => \mi_be[59]_i_5_n_0\,
      I3 => \mi_be[57]_i_6_n_0\,
      I4 => \mi_wrap_be_next[56]_i_4_n_0\,
      I5 => \mi_be[62]_i_10_n_0\,
      O => \mi_be[56]_i_4_n_0\
    );
\mi_be[56]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \be__0\(55),
      I1 => \size__0\(0),
      O => \mi_be[56]_i_5_n_0\
    );
\mi_be[56]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \size__0\(0),
      I1 => \be__0\(54),
      O => \mi_be[56]_i_6_n_0\
    );
\mi_be[56]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF01000B00"
    )
        port map (
      I0 => \size__0\(0),
      I1 => \be__0\(40),
      I2 => \size__0\(1),
      I3 => \size__0\(2),
      I4 => \be__0\(24),
      I5 => \mi_be[56]_i_8_n_0\,
      O => \mi_be[56]_i_7_n_0\
    );
\mi_be[56]_i_8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"04000444"
    )
        port map (
      I0 => \size__0\(2),
      I1 => \size__0\(1),
      I2 => \be__0\(48),
      I3 => \size__0\(0),
      I4 => \be__0\(52),
      O => \mi_be[56]_i_8_n_0\
    );
\mi_be[57]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \mi_be[57]_i_2_n_0\,
      I1 => \^mi_last\,
      I2 => \mi_be[57]_i_3_n_0\,
      I3 => \^fsm_sequential_mi_state_reg[2]_0\,
      I4 => \mi_be[57]_i_4_n_0\,
      O => \mi_be[57]_i_1_n_0\
    );
\mi_be[57]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAABFFFFAAAB0000"
    )
        port map (
      I0 => \mi_be[59]_i_6_n_0\,
      I1 => \mi_be[63]_i_13_n_0\,
      I2 => \mi_wrap_be_next[58]_i_4_n_0\,
      I3 => \mi_wrap_be_next[56]_i_6_n_0\,
      I4 => \mi_wrap_be_next[2]_i_4_n_0\,
      I5 => \mi_be[60]_i_12_n_0\,
      O => \mi_be[57]_i_2_n_0\
    );
\mi_be[57]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \mi_wrap_be_next_reg_n_0_[57]\,
      I1 => \mi_be[45]_i_5_n_0\,
      I2 => \mi_be[57]_i_5_n_0\,
      O => \mi_be[57]_i_3_n_0\
    );
\mi_be[57]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8B8B8BBB8B8B8B8"
    )
        port map (
      I0 => \mi_be[62]_i_9_n_0\,
      I1 => \mi_be[60]_i_2_n_0\,
      I2 => \mi_be[59]_i_5_n_0\,
      I3 => \mi_be[63]_i_14_n_0\,
      I4 => \mi_be[57]_i_6_n_0\,
      I5 => \mi_wrap_be_next[56]_i_4_n_0\,
      O => \mi_be[57]_i_4_n_0\
    );
\mi_be[57]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFCFFFAFF0C0F0A0"
    )
        port map (
      I0 => \be__0\(41),
      I1 => \be__0\(25),
      I2 => \size__0\(2),
      I3 => \size__0\(1),
      I4 => \size__0\(0),
      I5 => \mi_be[57]_i_7_n_0\,
      O => \mi_be[57]_i_5_n_0\
    );
\mi_be[57]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \^m_axi_awaddr\(1),
      I1 => \^m_axi_awaddr\(2),
      O => \mi_be[57]_i_6_n_0\
    );
\mi_be[57]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CFC0AFAFCFC0A0A0"
    )
        port map (
      I0 => \be__0\(53),
      I1 => \be__0\(49),
      I2 => \size__0\(1),
      I3 => \be__0\(55),
      I4 => \size__0\(0),
      I5 => \be__0\(56),
      O => \mi_be[57]_i_7_n_0\
    );
\mi_be[58]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \mi_be[58]_i_2_n_0\,
      I1 => \^mi_last\,
      I2 => \mi_be[58]_i_3_n_0\,
      I3 => \^fsm_sequential_mi_state_reg[2]_0\,
      I4 => \mi_be[58]_i_4_n_0\,
      O => \mi_be[58]_i_1_n_0\
    );
\mi_be[58]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"ABAAFFFFABAA0000"
    )
        port map (
      I0 => \mi_be[59]_i_6_n_0\,
      I1 => \mi_wrap_be_next[58]_i_4_n_0\,
      I2 => \mi_wrap_be_next[58]_i_3_n_0\,
      I3 => \mi_be[62]_i_6_n_0\,
      I4 => \mi_wrap_be_next[2]_i_4_n_0\,
      I5 => \mi_be[60]_i_12_n_0\,
      O => \mi_be[58]_i_2_n_0\
    );
\mi_be[58]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88888888BBBBB8BB"
    )
        port map (
      I0 => \mi_wrap_be_next_reg_n_0_[58]\,
      I1 => \mi_be[45]_i_5_n_0\,
      I2 => \mi_be[58]_i_5_n_0\,
      I3 => \mi_be[62]_i_8_n_0\,
      I4 => \mi_be[58]_i_6_n_0\,
      I5 => \mi_be[58]_i_7_n_0\,
      O => \mi_be[58]_i_3_n_0\
    );
\mi_be[58]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8BBB8B8B8B8B8B8"
    )
        port map (
      I0 => \mi_be[62]_i_9_n_0\,
      I1 => \mi_be[60]_i_2_n_0\,
      I2 => \mi_be[59]_i_5_n_0\,
      I3 => \mi_wrap_be_next[10]_i_5_n_0\,
      I4 => \mi_wrap_be_next[56]_i_4_n_0\,
      I5 => \mi_be[62]_i_10_n_0\,
      O => \mi_be[58]_i_4_n_0\
    );
\mi_be[58]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \size__0\(0),
      I1 => \be__0\(56),
      O => \mi_be[58]_i_5_n_0\
    );
\mi_be[58]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \be__0\(57),
      I1 => \size__0\(0),
      O => \mi_be[58]_i_6_n_0\
    );
\mi_be[58]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF01000B00"
    )
        port map (
      I0 => \size__0\(0),
      I1 => \be__0\(42),
      I2 => \size__0\(1),
      I3 => \size__0\(2),
      I4 => \be__0\(26),
      I5 => \mi_be[58]_i_8_n_0\,
      O => \mi_be[58]_i_7_n_0\
    );
\mi_be[58]_i_8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"10001030"
    )
        port map (
      I0 => \be__0\(50),
      I1 => \size__0\(2),
      I2 => \size__0\(1),
      I3 => \size__0\(0),
      I4 => \be__0\(54),
      O => \mi_be[58]_i_8_n_0\
    );
\mi_be[59]_i_10\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00010301"
    )
        port map (
      I0 => \be__0\(58),
      I1 => \size__0\(1),
      I2 => \size__0\(2),
      I3 => \size__0\(0),
      I4 => \be__0\(57),
      O => \mi_be[59]_i_10_n_0\
    );
\mi_be[59]_i_11\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"000C0404"
    )
        port map (
      I0 => \be__0\(43),
      I1 => \size__0\(2),
      I2 => \size__0\(1),
      I3 => \be__0\(27),
      I4 => \size__0\(0),
      O => \mi_be[59]_i_11_n_0\
    );
\mi_be[59]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FBFB080B"
    )
        port map (
      I0 => \mi_be[62]_i_9_n_0\,
      I1 => \^goreg_dm.dout_i_reg[26]\(2),
      I2 => \^goreg_dm.dout_i_reg[26]\(1),
      I3 => \mi_be[59]_i_4_n_0\,
      I4 => \mi_be[59]_i_5_n_0\,
      O => \mi_be[59]_i_2_n_0\
    );
\mi_be[59]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FFFFC4C5"
    )
        port map (
      I0 => size(2),
      I1 => \mi_be[59]_i_6_n_0\,
      I2 => size(1),
      I3 => \mi_be[59]_i_7_n_0\,
      I4 => \mi_be[49]_i_2_n_0\,
      I5 => \mi_be[59]_i_8_n_0\,
      O => \mi_be[59]_i_3_n_0\
    );
\mi_be[59]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF1FFFFFFFFFF"
    )
        port map (
      I0 => \^m_axi_awaddr\(0),
      I1 => \^goreg_dm.dout_i_reg[26]\(0),
      I2 => \mi_wrap_be_next[58]_i_6_n_0\,
      I3 => \^m_axi_awaddr\(3),
      I4 => \^m_axi_awaddr\(2),
      I5 => \^m_axi_awaddr\(1),
      O => \mi_be[59]_i_4_n_0\
    );
\mi_be[59]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AA22AA22EF22AA22"
    )
        port map (
      I0 => \^goreg_dm.dout_i_reg[26]\(2),
      I1 => \^goreg_dm.dout_i_reg[26]\(0),
      I2 => \^m_axi_awaddr\(2),
      I3 => \^goreg_dm.dout_i_reg[26]\(1),
      I4 => \^m_axi_awaddr\(3),
      I5 => \mi_wrap_be_next[58]_i_6_n_0\,
      O => \mi_be[59]_i_5_n_0\
    );
\mi_be[59]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AA22EF22AA22AA22"
    )
        port map (
      I0 => size(2),
      I1 => size(0),
      I2 => p_0_in(1),
      I3 => size(1),
      I4 => \mi_wrap_be_next[49]_i_8_n_0\,
      I5 => p_0_in(2),
      O => \mi_be[59]_i_6_n_0\
    );
\mi_be[59]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFCFDFFFFF"
    )
        port map (
      I0 => \next_mi_addr_reg_n_0_[0]\,
      I1 => p_0_in(1),
      I2 => p_0_in(0),
      I3 => size(0),
      I4 => p_0_in(2),
      I5 => \mi_wrap_be_next[49]_i_8_n_0\,
      O => \mi_be[59]_i_7_n_0\
    );
\mi_be[59]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000FD00FF00FD"
    )
        port map (
      I0 => \mi_be[59]_i_9_n_0\,
      I1 => \mi_be[59]_i_10_n_0\,
      I2 => \mi_be[59]_i_11_n_0\,
      I3 => \^mi_last\,
      I4 => \mi_be[45]_i_5_n_0\,
      I5 => \mi_wrap_be_next_reg_n_0_[59]\,
      O => \mi_be[59]_i_8_n_0\
    );
\mi_be[59]_i_9\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFE2FFFF"
    )
        port map (
      I0 => \be__0\(55),
      I1 => \size__0\(0),
      I2 => \be__0\(51),
      I3 => \size__0\(2),
      I4 => \size__0\(1),
      O => \mi_be[59]_i_9_n_0\
    );
\mi_be[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8FFB8FFB8FFB800"
    )
        port map (
      I0 => \mi_be[5]_i_2_n_0\,
      I1 => \^mi_last\,
      I2 => \mi_be[5]_i_3_n_0\,
      I3 => \^fsm_sequential_mi_state_reg[2]_0\,
      I4 => \mi_be[14]_i_4_n_0\,
      I5 => \mi_be[5]_i_4_n_0\,
      O => \mi_be[5]_i_1_n_0\
    );
\mi_be[5]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"10FFFFFF10FF0000"
    )
        port map (
      I0 => p_0_in(0),
      I1 => \mi_be[63]_i_13_n_0\,
      I2 => \mi_be[5]_i_5_n_0\,
      I3 => \mi_be[7]_i_6_n_0\,
      I4 => \mi_wrap_be_next[2]_i_4_n_0\,
      I5 => \mi_be[15]_i_7_n_0\,
      O => \mi_be[5]_i_2_n_0\
    );
\mi_be[5]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBBBB8BBBB88B888"
    )
        port map (
      I0 => \mi_wrap_be_next_reg_n_0_[5]\,
      I1 => \mi_be[45]_i_5_n_0\,
      I2 => \mi_be[5]_i_6_n_0\,
      I3 => \size__0\(2),
      I4 => \size__0\(1),
      I5 => \mi_be[5]_i_7_n_0\,
      O => \mi_be[5]_i_3_n_0\
    );
\mi_be[5]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000455555555"
    )
        port map (
      I0 => \mi_be[60]_i_2_n_0\,
      I1 => \^m_axi_awaddr\(2),
      I2 => \mi_wrap_be_next[5]_i_5_n_0\,
      I3 => \mi_be[63]_i_14_n_0\,
      I4 => \^m_axi_awaddr\(1),
      I5 => \mi_be[7]_i_8_n_0\,
      O => \mi_be[5]_i_4_n_0\
    );
\mi_be[5]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0002"
    )
        port map (
      I0 => p_0_in(1),
      I1 => p_0_in(4),
      I2 => p_0_in(3),
      I3 => p_0_in(2),
      O => \mi_be[5]_i_5_n_0\
    );
\mi_be[5]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BFBB8088"
    )
        port map (
      I0 => \be__0\(53),
      I1 => \size__0\(2),
      I2 => \size__0\(1),
      I3 => \size__0\(0),
      I4 => \be__0\(37),
      O => \mi_be[5]_i_6_n_0\
    );
\mi_be[5]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \be__0\(61),
      I1 => \be__0\(1),
      I2 => \size__0\(1),
      I3 => \be__0\(3),
      I4 => \size__0\(0),
      I5 => \be__0\(4),
      O => \mi_be[5]_i_7_n_0\
    );
\mi_be[60]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"45FF000045FF45FF"
    )
        port map (
      I0 => \mi_be[60]_i_2_n_0\,
      I1 => \mi_be[60]_i_3_n_0\,
      I2 => \mi_be[60]_i_4_n_0\,
      I3 => \mi_be[60]_i_5_n_0\,
      I4 => \mi_be[60]_i_6_n_0\,
      I5 => \mi_be[60]_i_7_n_0\,
      O => \mi_be[60]_i_1_n_0\
    );
\mi_be[60]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF02000700"
    )
        port map (
      I0 => \size__0\(0),
      I1 => \be__0\(28),
      I2 => \size__0\(1),
      I3 => \size__0\(2),
      I4 => \be__0\(44),
      I5 => \mi_be[60]_i_14_n_0\,
      O => \mi_be[60]_i_10_n_0\
    );
\mi_be[60]_i_11\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00030101"
    )
        port map (
      I0 => \be__0\(59),
      I1 => \size__0\(1),
      I2 => \size__0\(2),
      I3 => \be__0\(58),
      I4 => \size__0\(0),
      O => \mi_be[60]_i_11_n_0\
    );
\mi_be[60]_i_12\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BFBB0000"
    )
        port map (
      I0 => p_0_in(3),
      I1 => size(2),
      I2 => size(1),
      I3 => size(0),
      I4 => p_0_in(4),
      O => \mi_be[60]_i_12_n_0\
    );
\mi_be[60]_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFAFEFFFFF"
    )
        port map (
      I0 => p_0_in(0),
      I1 => \next_mi_addr_reg_n_0_[0]\,
      I2 => p_0_in(3),
      I3 => size(0),
      I4 => p_0_in(1),
      I5 => \mi_be[60]_i_15_n_0\,
      O => \mi_be[60]_i_13_n_0\
    );
\mi_be[60]_i_14\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"10001030"
    )
        port map (
      I0 => \be__0\(52),
      I1 => \size__0\(2),
      I2 => \size__0\(1),
      I3 => \size__0\(0),
      I4 => \be__0\(56),
      O => \mi_be[60]_i_14_n_0\
    );
\mi_be[60]_i_15\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => p_0_in(4),
      I1 => p_0_in(2),
      O => \mi_be[60]_i_15_n_0\
    );
\mi_be[60]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^goreg_dm.dout_i_reg[26]\(2),
      I1 => \^goreg_dm.dout_i_reg[26]\(1),
      O => \mi_be[60]_i_2_n_0\
    );
\mi_be[60]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000400055555555"
    )
        port map (
      I0 => \^goreg_dm.dout_i_reg[26]\(1),
      I1 => \^m_axi_awaddr\(2),
      I2 => \^m_axi_awaddr\(3),
      I3 => \^m_axi_awaddr\(5),
      I4 => \mi_be[60]_i_8_n_0\,
      I5 => \mi_be[60]_i_9_n_0\,
      O => \mi_be[60]_i_3_n_0\
    );
\mi_be[60]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"51515500FFFF5555"
    )
        port map (
      I0 => \^goreg_dm.dout_i_reg[26]\(2),
      I1 => \^m_axi_awaddr\(3),
      I2 => \mi_wrap_be_next[58]_i_6_n_0\,
      I3 => \mi_wrap_be_next[60]_i_4_n_0\,
      I4 => \^goreg_dm.dout_i_reg[26]\(0),
      I5 => \^goreg_dm.dout_i_reg[26]\(1),
      O => \mi_be[60]_i_4_n_0\
    );
\mi_be[60]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5055515555555555"
    )
        port map (
      I0 => \^fsm_sequential_mi_state_reg[2]_0\,
      I1 => \^goreg_dm.dout_i_reg[26]\(0),
      I2 => \^goreg_dm.dout_i_reg[26]\(1),
      I3 => \^goreg_dm.dout_i_reg[26]\(2),
      I4 => \^m_axi_awaddr\(4),
      I5 => \^m_axi_awaddr\(5),
      O => \mi_be[60]_i_5_n_0\
    );
\mi_be[60]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0808080BFFFFFFFF"
    )
        port map (
      I0 => \mi_wrap_be_next_reg_n_0_[60]\,
      I1 => \mi_be[45]_i_5_n_0\,
      I2 => \^mi_last\,
      I3 => \mi_be[60]_i_10_n_0\,
      I4 => \mi_be[60]_i_11_n_0\,
      I5 => \^fsm_sequential_mi_state_reg[2]_0\,
      O => \mi_be[60]_i_6_n_0\
    );
\mi_be[60]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F7F40404FFFFFFFF"
    )
        port map (
      I0 => \mi_be[60]_i_12_n_0\,
      I1 => size(2),
      I2 => size(1),
      I3 => \mi_be[60]_i_13_n_0\,
      I4 => \mi_be[63]_i_12_n_0\,
      I5 => \^mi_last\,
      O => \mi_be[60]_i_7_n_0\
    );
\mi_be[60]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FEFF"
    )
        port map (
      I0 => \^m_axi_awaddr\(0),
      I1 => \^goreg_dm.dout_i_reg[26]\(0),
      I2 => \^m_axi_awaddr\(1),
      I3 => \^m_axi_awaddr\(4),
      O => \mi_be[60]_i_8_n_0\
    );
\mi_be[60]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"DFFFFFFFFFFFFFFF"
    )
        port map (
      I0 => \^goreg_dm.dout_i_reg[26]\(0),
      I1 => \^m_axi_awaddr\(1),
      I2 => \^m_axi_awaddr\(5),
      I3 => \^m_axi_awaddr\(2),
      I4 => \^m_axi_awaddr\(4),
      I5 => \^m_axi_awaddr\(3),
      O => \mi_be[60]_i_9_n_0\
    );
\mi_be[61]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFF5400"
    )
        port map (
      I0 => \mi_be[61]_i_2_n_0\,
      I1 => \mi_be[63]_i_4_n_0\,
      I2 => \mi_wrap_be_next_reg_n_0_[61]\,
      I3 => \mi_be[61]_i_3_n_0\,
      I4 => \mi_be[61]_i_4_n_0\,
      I5 => \mi_be[63]_i_7_n_0\,
      O => \mi_be[61]_i_1_n_0\
    );
\mi_be[61]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00020A02A002AA02"
    )
        port map (
      I0 => \mi_be[63]_i_8_n_0\,
      I1 => \mi_be[61]_i_5_n_0\,
      I2 => \mi_be[63]_i_10_n_0\,
      I3 => \mi_be[63]_i_11_n_0\,
      I4 => \be__0\(29),
      I5 => \be__0\(45),
      O => \mi_be[61]_i_2_n_0\
    );
\mi_be[61]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBAA0000BBBF0000"
    )
        port map (
      I0 => \mi_be[49]_i_2_n_0\,
      I1 => \mi_be[63]_i_12_n_0\,
      I2 => \mi_be[61]_i_6_n_0\,
      I3 => size(1),
      I4 => \^fsm_sequential_mi_state_reg[2]_0\,
      I5 => size(2),
      O => \mi_be[61]_i_3_n_0\
    );
\mi_be[61]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00015151"
    )
        port map (
      I0 => \^fsm_sequential_mi_state_reg[2]_0\,
      I1 => \^goreg_dm.dout_i_reg[26]\(2),
      I2 => \^goreg_dm.dout_i_reg[26]\(1),
      I3 => \mi_be[61]_i_7_n_0\,
      I4 => \mi_be[60]_i_4_n_0\,
      O => \mi_be[61]_i_4_n_0\
    );
\mi_be[61]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \be__0\(53),
      I1 => \be__0\(57),
      I2 => \size__0\(1),
      I3 => \be__0\(59),
      I4 => \size__0\(0),
      I5 => \be__0\(60),
      O => \mi_be[61]_i_5_n_0\
    );
\mi_be[61]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A8AAAAAAAAAAAAAA"
    )
        port map (
      I0 => \mi_be[61]_i_8_n_0\,
      I1 => p_0_in(0),
      I2 => \mi_wrap_be_next[49]_i_8_n_0\,
      I3 => \mi_be[6]_i_6_n_0\,
      I4 => p_0_in(2),
      I5 => p_0_in(1),
      O => \mi_be[61]_i_6_n_0\
    );
\mi_be[61]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFBBBBFFFFBB8B"
    )
        port map (
      I0 => \mi_wrap_be_next[60]_i_4_n_0\,
      I1 => \^goreg_dm.dout_i_reg[26]\(0),
      I2 => \^m_axi_awaddr\(0),
      I3 => \mi_be[61]_i_9_n_0\,
      I4 => \^m_axi_awaddr\(1),
      I5 => \mi_wrap_be_next[58]_i_6_n_0\,
      O => \mi_be[61]_i_7_n_0\
    );
\mi_be[61]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"DFFFFFFFFFFFFFFF"
    )
        port map (
      I0 => size(0),
      I1 => p_0_in(0),
      I2 => p_0_in(3),
      I3 => p_0_in(1),
      I4 => p_0_in(4),
      I5 => p_0_in(2),
      O => \mi_be[61]_i_8_n_0\
    );
\mi_be[61]_i_9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \^m_axi_awaddr\(2),
      I1 => \^m_axi_awaddr\(3),
      O => \mi_be[61]_i_9_n_0\
    );
\mi_be[62]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00A8FFFF00A80000"
    )
        port map (
      I0 => \mi_be[62]_i_2_n_0\,
      I1 => \mi_wrap_be_next_reg_n_0_[62]\,
      I2 => \mi_be[63]_i_4_n_0\,
      I3 => \mi_be[62]_i_3_n_0\,
      I4 => \^fsm_sequential_mi_state_reg[2]_0\,
      I5 => \mi_be[62]_i_4_n_0\,
      O => \mi_be[62]_i_1_n_0\
    );
\mi_be[62]_i_10\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"45"
    )
        port map (
      I0 => \^goreg_dm.dout_i_reg[26]\(1),
      I1 => \^goreg_dm.dout_i_reg[26]\(0),
      I2 => \^m_axi_awaddr\(0),
      O => \mi_be[62]_i_10_n_0\
    );
\mi_be[62]_i_11\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00440404"
    )
        port map (
      I0 => \size__0\(2),
      I1 => \size__0\(1),
      I2 => \be__0\(58),
      I3 => \be__0\(54),
      I4 => \size__0\(0),
      O => \mi_be[62]_i_11_n_0\
    );
\mi_be[62]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBBFBBBBAAAAAAAA"
    )
        port map (
      I0 => \mi_be[49]_i_2_n_0\,
      I1 => \mi_be[63]_i_12_n_0\,
      I2 => \mi_be[62]_i_5_n_0\,
      I3 => \mi_wrap_be_next[58]_i_4_n_0\,
      I4 => \mi_be[62]_i_6_n_0\,
      I5 => \mi_wrap_be_next[2]_i_4_n_0\,
      O => \mi_be[62]_i_2_n_0\
    );
\mi_be[62]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8A888A888888AA88"
    )
        port map (
      I0 => \mi_be[63]_i_8_n_0\,
      I1 => \mi_be[62]_i_7_n_0\,
      I2 => \be__0\(60),
      I3 => \mi_be[62]_i_8_n_0\,
      I4 => \be__0\(61),
      I5 => \size__0\(0),
      O => \mi_be[62]_i_3_n_0\
    );
\mi_be[62]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8B888888BBBBBBBB"
    )
        port map (
      I0 => \mi_be[62]_i_9_n_0\,
      I1 => \mi_be[60]_i_2_n_0\,
      I2 => \mi_wrap_be_next[60]_i_4_n_0\,
      I3 => \^m_axi_awaddr\(1),
      I4 => \mi_be[62]_i_10_n_0\,
      I5 => \mi_be[60]_i_4_n_0\,
      O => \mi_be[62]_i_4_n_0\
    );
\mi_be[62]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => p_0_in(0),
      I1 => p_0_in(1),
      O => \mi_be[62]_i_5_n_0\
    );
\mi_be[62]_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"45"
    )
        port map (
      I0 => size(1),
      I1 => size(0),
      I2 => \next_mi_addr_reg_n_0_[0]\,
      O => \mi_be[62]_i_6_n_0\
    );
\mi_be[62]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF02000700"
    )
        port map (
      I0 => \size__0\(0),
      I1 => \be__0\(30),
      I2 => \size__0\(1),
      I3 => \size__0\(2),
      I4 => \be__0\(46),
      I5 => \mi_be[62]_i_11_n_0\,
      O => \mi_be[62]_i_7_n_0\
    );
\mi_be[62]_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \size__0\(1),
      I1 => \size__0\(2),
      O => \mi_be[62]_i_8_n_0\
    );
\mi_be[62]_i_9\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8AAA8A8A"
    )
        port map (
      I0 => \^m_axi_awaddr\(5),
      I1 => \^m_axi_awaddr\(4),
      I2 => \^goreg_dm.dout_i_reg[26]\(2),
      I3 => \^goreg_dm.dout_i_reg[26]\(1),
      I4 => \^goreg_dm.dout_i_reg[26]\(0),
      O => \mi_be[62]_i_9_n_0\
    );
\mi_be[63]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"55FF54FF"
    )
        port map (
      I0 => \^m_axi_wvalid_i_reg_1\,
      I1 => \mi_burst_reg_n_0_[0]\,
      I2 => \mi_burst_reg_n_0_[1]\,
      I3 => \^fsm_sequential_mi_state_reg[2]_0\,
      I4 => \^mi_last\,
      O => \mi_be[63]_i_1_n_0\
    );
\mi_be[63]_i_10\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8A"
    )
        port map (
      I0 => \size__0\(2),
      I1 => \size__0\(1),
      I2 => \size__0\(0),
      O => \mi_be[63]_i_10_n_0\
    );
\mi_be[63]_i_11\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \size__0\(2),
      I1 => \size__0\(1),
      O => \mi_be[63]_i_11_n_0\
    );
\mi_be[63]_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"40444444FFFF5555"
    )
        port map (
      I0 => size(2),
      I1 => \mi_wrap_be_next[60]_i_6_n_0\,
      I2 => \mi_wrap_be_next[49]_i_8_n_0\,
      I3 => p_0_in(2),
      I4 => size(0),
      I5 => size(1),
      O => \mi_be[63]_i_12_n_0\
    );
\mi_be[63]_i_13\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AB"
    )
        port map (
      I0 => size(1),
      I1 => \next_mi_addr_reg_n_0_[0]\,
      I2 => size(0),
      O => \mi_be[63]_i_13_n_0\
    );
\mi_be[63]_i_14\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AB"
    )
        port map (
      I0 => \^goreg_dm.dout_i_reg[26]\(1),
      I1 => \^m_axi_awaddr\(0),
      I2 => \^goreg_dm.dout_i_reg[26]\(0),
      O => \mi_be[63]_i_14_n_0\
    );
\mi_be[63]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFF5400"
    )
        port map (
      I0 => \mi_be[63]_i_3_n_0\,
      I1 => \mi_be[63]_i_4_n_0\,
      I2 => \mi_wrap_be_next_reg_n_0_[63]\,
      I3 => \mi_be[63]_i_5_n_0\,
      I4 => \mi_be[63]_i_6_n_0\,
      I5 => \mi_be[63]_i_7_n_0\,
      O => \mi_be[63]_i_2_n_0\
    );
\mi_be[63]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00020A02A002AA02"
    )
        port map (
      I0 => \mi_be[63]_i_8_n_0\,
      I1 => \mi_be[63]_i_9_n_0\,
      I2 => \mi_be[63]_i_10_n_0\,
      I3 => \mi_be[63]_i_11_n_0\,
      I4 => \be__0\(31),
      I5 => \be__0\(47),
      O => \mi_be[63]_i_3_n_0\
    );
\mi_be[63]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \^mi_last\,
      I1 => \mi_be[45]_i_5_n_0\,
      O => \mi_be[63]_i_4_n_0\
    );
\mi_be[63]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBBF0000AAAA0000"
    )
        port map (
      I0 => \mi_be[49]_i_2_n_0\,
      I1 => \mi_be[63]_i_12_n_0\,
      I2 => \mi_be[63]_i_13_n_0\,
      I3 => \mi_wrap_be_next[62]_i_3_n_0\,
      I4 => \^fsm_sequential_mi_state_reg[2]_0\,
      I5 => \mi_wrap_be_next[2]_i_4_n_0\,
      O => \mi_be[63]_i_5_n_0\
    );
\mi_be[63]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000001011111111"
    )
        port map (
      I0 => \^fsm_sequential_mi_state_reg[2]_0\,
      I1 => \mi_be[60]_i_2_n_0\,
      I2 => \^m_axi_awaddr\(1),
      I3 => \mi_wrap_be_next[60]_i_4_n_0\,
      I4 => \mi_be[63]_i_14_n_0\,
      I5 => \mi_be[60]_i_4_n_0\,
      O => \mi_be[63]_i_6_n_0\
    );
\mi_be[63]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000030200000"
    )
        port map (
      I0 => \^goreg_dm.dout_i_reg[26]\(0),
      I1 => \^goreg_dm.dout_i_reg[26]\(1),
      I2 => \^goreg_dm.dout_i_reg[26]\(2),
      I3 => \^m_axi_awaddr\(4),
      I4 => \^m_axi_awaddr\(5),
      I5 => \^fsm_sequential_mi_state_reg[2]_0\,
      O => \mi_be[63]_i_7_n_0\
    );
\mi_be[63]_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^mi_last\,
      I1 => \mi_be[45]_i_5_n_0\,
      O => \mi_be[63]_i_8_n_0\
    );
\mi_be[63]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CFC0AFAFCFC0A0A0"
    )
        port map (
      I0 => \be__0\(59),
      I1 => \be__0\(55),
      I2 => \size__0\(1),
      I3 => \be__0\(61),
      I4 => \size__0\(0),
      I5 => \be__0\(62),
      O => \mi_be[63]_i_9_n_0\
    );
\mi_be[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8FFB8FFB8FFB800"
    )
        port map (
      I0 => \mi_be[6]_i_2_n_0\,
      I1 => \^mi_last\,
      I2 => \mi_be[6]_i_3_n_0\,
      I3 => \^fsm_sequential_mi_state_reg[2]_0\,
      I4 => \mi_be[14]_i_4_n_0\,
      I5 => \mi_be[6]_i_4_n_0\,
      O => \mi_be[6]_i_1_n_0\
    );
\mi_be[6]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"01FFFFFF01FF0000"
    )
        port map (
      I0 => \mi_be[6]_i_5_n_0\,
      I1 => \mi_be[6]_i_6_n_0\,
      I2 => \mi_be[62]_i_5_n_0\,
      I3 => \mi_be[7]_i_6_n_0\,
      I4 => \mi_wrap_be_next[2]_i_4_n_0\,
      I5 => \mi_be[15]_i_7_n_0\,
      O => \mi_be[6]_i_2_n_0\
    );
\mi_be[6]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBBBB8BBBB88B888"
    )
        port map (
      I0 => \mi_wrap_be_next_reg_n_0_[6]\,
      I1 => \mi_be[45]_i_5_n_0\,
      I2 => \mi_be[6]_i_7_n_0\,
      I3 => \size__0\(2),
      I4 => \size__0\(1),
      I5 => \mi_be[6]_i_8_n_0\,
      O => \mi_be[6]_i_3_n_0\
    );
\mi_be[6]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0400000055555555"
    )
        port map (
      I0 => \mi_be[60]_i_2_n_0\,
      I1 => \mi_be[62]_i_10_n_0\,
      I2 => \mi_wrap_be_next[5]_i_5_n_0\,
      I3 => \^m_axi_awaddr\(1),
      I4 => \^m_axi_awaddr\(2),
      I5 => \mi_be[7]_i_8_n_0\,
      O => \mi_be[6]_i_4_n_0\
    );
\mi_be[6]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => size(1),
      I1 => p_0_in(4),
      I2 => p_0_in(3),
      I3 => p_0_in(2),
      O => \mi_be[6]_i_5_n_0\
    );
\mi_be[6]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \next_mi_addr_reg_n_0_[0]\,
      I1 => size(0),
      O => \mi_be[6]_i_6_n_0\
    );
\mi_be[6]_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BFBB8088"
    )
        port map (
      I0 => \be__0\(54),
      I1 => \size__0\(2),
      I2 => \size__0\(1),
      I3 => \size__0\(0),
      I4 => \be__0\(38),
      O => \mi_be[6]_i_7_n_0\
    );
\mi_be[6]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFAFA0A0CFC0CFC0"
    )
        port map (
      I0 => \be__0\(62),
      I1 => \be__0\(2),
      I2 => \size__0\(1),
      I3 => \be__0\(5),
      I4 => \be__0\(4),
      I5 => \size__0\(0),
      O => \mi_be[6]_i_8_n_0\
    );
\mi_be[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8FFB8FFB8FFB800"
    )
        port map (
      I0 => \mi_be[7]_i_2_n_0\,
      I1 => \^mi_last\,
      I2 => \mi_be[7]_i_3_n_0\,
      I3 => \^fsm_sequential_mi_state_reg[2]_0\,
      I4 => \mi_be[14]_i_4_n_0\,
      I5 => \mi_be[7]_i_4_n_0\,
      O => \mi_be[7]_i_1_n_0\
    );
\mi_be[7]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"70707070707F7F7F"
    )
        port map (
      I0 => \mi_be[7]_i_5_n_0\,
      I1 => \mi_be[7]_i_6_n_0\,
      I2 => \mi_wrap_be_next[2]_i_4_n_0\,
      I3 => p_0_in(3),
      I4 => \mi_wrap_be_next[47]_i_2_n_0\,
      I5 => p_0_in(4),
      O => \mi_be[7]_i_2_n_0\
    );
\mi_be[7]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \mi_wrap_be_next_reg_n_0_[7]\,
      I1 => \mi_be[45]_i_5_n_0\,
      I2 => \mi_be[7]_i_7_n_0\,
      O => \mi_be[7]_i_3_n_0\
    );
\mi_be[7]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000100055555555"
    )
        port map (
      I0 => \mi_be[60]_i_2_n_0\,
      I1 => \mi_wrap_be_next[5]_i_5_n_0\,
      I2 => \^m_axi_awaddr\(1),
      I3 => \^m_axi_awaddr\(2),
      I4 => \mi_be[63]_i_14_n_0\,
      I5 => \mi_be[7]_i_8_n_0\,
      O => \mi_be[7]_i_4_n_0\
    );
\mi_be[7]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EFFFEFFFEFFFFFFF"
    )
        port map (
      I0 => \mi_wrap_be_next[4]_i_4_n_0\,
      I1 => size(1),
      I2 => p_0_in(1),
      I3 => p_0_in(0),
      I4 => size(0),
      I5 => \next_mi_addr_reg_n_0_[0]\,
      O => \mi_be[7]_i_5_n_0\
    );
\mi_be[7]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"55F555F555F501F5"
    )
        port map (
      I0 => size(2),
      I1 => p_0_in(1),
      I2 => size(0),
      I3 => size(1),
      I4 => p_0_in(2),
      I5 => \mi_wrap_be_next[0]_i_7_n_0\,
      O => \mi_be[7]_i_6_n_0\
    );
\mi_be[7]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFCFFFAFF0C0F0A0"
    )
        port map (
      I0 => \be__0\(55),
      I1 => \be__0\(39),
      I2 => \size__0\(2),
      I3 => \size__0\(1),
      I4 => \size__0\(0),
      I5 => \mi_be[7]_i_9_n_0\,
      O => \mi_be[7]_i_7_n_0\
    );
\mi_be[7]_i_8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"55F501F5"
    )
        port map (
      I0 => \^goreg_dm.dout_i_reg[26]\(2),
      I1 => \^m_axi_awaddr\(2),
      I2 => \^goreg_dm.dout_i_reg[26]\(0),
      I3 => \^goreg_dm.dout_i_reg[26]\(1),
      I4 => \mi_wrap_be_next[5]_i_5_n_0\,
      O => \mi_be[7]_i_8_n_0\
    );
\mi_be[7]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => be(63),
      I1 => \be__0\(3),
      I2 => \size__0\(1),
      I3 => \be__0\(5),
      I4 => \size__0\(0),
      I5 => \be__0\(6),
      O => \mi_be[7]_i_9_n_0\
    );
\mi_be[8]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88A8AAAAAAAAAAAA"
    )
        port map (
      I0 => \mi_be[8]_i_2_n_0\,
      I1 => \mi_be[8]_i_3_n_0\,
      I2 => \mi_wrap_be_next_reg_n_0_[8]\,
      I3 => \mi_be[63]_i_4_n_0\,
      I4 => \^fsm_sequential_mi_state_reg[2]_0\,
      I5 => \mi_be[8]_i_4_n_0\,
      O => \mi_be[8]_i_1_n_0\
    );
\mi_be[8]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EFEFEEEEEFEFEFFF"
    )
        port map (
      I0 => \mi_be[14]_i_4_n_0\,
      I1 => \^fsm_sequential_mi_state_reg[2]_0\,
      I2 => \mi_be[11]_i_5_n_0\,
      I3 => \mi_be[8]_i_5_n_0\,
      I4 => \^goreg_dm.dout_i_reg[26]\(1),
      I5 => \^goreg_dm.dout_i_reg[26]\(2),
      O => \mi_be[8]_i_2_n_0\
    );
\mi_be[8]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2222222220202200"
    )
        port map (
      I0 => \mi_be[63]_i_8_n_0\,
      I1 => \mi_be[8]_i_6_n_0\,
      I2 => \be__0\(0),
      I3 => \be__0\(4),
      I4 => \size__0\(0),
      I5 => \mi_be[39]_i_7_n_0\,
      O => \mi_be[8]_i_3_n_0\
    );
\mi_be[8]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"04F70404FFFFFFFF"
    )
        port map (
      I0 => \mi_be[15]_i_7_n_0\,
      I1 => size(2),
      I2 => size(1),
      I3 => \mi_be[8]_i_7_n_0\,
      I4 => \mi_be[11]_i_9_n_0\,
      I5 => \^mi_last\,
      O => \mi_be[8]_i_4_n_0\
    );
\mi_be[8]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFF75"
    )
        port map (
      I0 => \^m_axi_awaddr\(3),
      I1 => \^goreg_dm.dout_i_reg[26]\(0),
      I2 => \^m_axi_awaddr\(0),
      I3 => \^m_axi_awaddr\(1),
      I4 => \^m_axi_awaddr\(2),
      I5 => \mi_be[3]_i_7_n_0\,
      O => \mi_be[8]_i_5_n_0\
    );
\mi_be[8]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF01000B00"
    )
        port map (
      I0 => \size__0\(0),
      I1 => \be__0\(56),
      I2 => \size__0\(1),
      I3 => \size__0\(2),
      I4 => \be__0\(40),
      I5 => \mi_be[8]_i_8_n_0\,
      O => \mi_be[8]_i_6_n_0\
    );
\mi_be[8]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000501"
    )
        port map (
      I0 => size(1),
      I1 => \next_mi_addr_reg_n_0_[0]\,
      I2 => p_0_in(0),
      I3 => size(0),
      I4 => p_0_in(1),
      I5 => \mi_wrap_be_next[13]_i_2_n_0\,
      O => \mi_be[8]_i_7_n_0\
    );
\mi_be[8]_i_8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"01010003"
    )
        port map (
      I0 => \be__0\(6),
      I1 => \size__0\(1),
      I2 => \size__0\(2),
      I3 => \be__0\(7),
      I4 => \size__0\(0),
      O => \mi_be[8]_i_8_n_0\
    );
\mi_be[9]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BBAABBBF"
    )
        port map (
      I0 => \mi_be[14]_i_4_n_0\,
      I1 => \mi_be[11]_i_5_n_0\,
      I2 => \mi_be[9]_i_4_n_0\,
      I3 => \^goreg_dm.dout_i_reg[26]\(1),
      I4 => \^goreg_dm.dout_i_reg[26]\(2),
      O => \mi_be[9]_i_2_n_0\
    );
\mi_be[9]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BFB0FFFFBFB00000"
    )
        port map (
      I0 => \mi_be[9]_i_5_n_0\,
      I1 => \mi_be[11]_i_9_n_0\,
      I2 => \mi_wrap_be_next[2]_i_4_n_0\,
      I3 => \mi_be[15]_i_7_n_0\,
      I4 => \^mi_last\,
      I5 => \mi_be[9]_i_6_n_0\,
      O => \mi_be[9]_i_3_n_0\
    );
\mi_be[9]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFF57"
    )
        port map (
      I0 => \^m_axi_awaddr\(3),
      I1 => \^goreg_dm.dout_i_reg[26]\(0),
      I2 => \^m_axi_awaddr\(0),
      I3 => \^m_axi_awaddr\(1),
      I4 => \^m_axi_awaddr\(2),
      I5 => \mi_be[3]_i_7_n_0\,
      O => \mi_be[9]_i_4_n_0\
    );
\mi_be[9]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000001110"
    )
        port map (
      I0 => size(1),
      I1 => p_0_in(0),
      I2 => \next_mi_addr_reg_n_0_[0]\,
      I3 => size(0),
      I4 => p_0_in(1),
      I5 => \mi_wrap_be_next[13]_i_2_n_0\,
      O => \mi_be[9]_i_5_n_0\
    );
\mi_be[9]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8BBB8BBB8BBB888"
    )
        port map (
      I0 => \mi_wrap_be_next_reg_n_0_[9]\,
      I1 => \mi_be[45]_i_5_n_0\,
      I2 => \mi_be[9]_i_7_n_0\,
      I3 => \mi_be[63]_i_11_n_0\,
      I4 => \mi_be[63]_i_10_n_0\,
      I5 => \mi_be[9]_i_8_n_0\,
      O => \mi_be[9]_i_6_n_0\
    );
\mi_be[9]_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BFBB8088"
    )
        port map (
      I0 => \be__0\(57),
      I1 => \size__0\(2),
      I2 => \size__0\(1),
      I3 => \size__0\(0),
      I4 => \be__0\(41),
      O => \mi_be[9]_i_7_n_0\
    );
\mi_be[9]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \be__0\(1),
      I1 => \be__0\(5),
      I2 => \size__0\(1),
      I3 => \be__0\(7),
      I4 => \size__0\(0),
      I5 => \be__0\(8),
      O => \mi_be[9]_i_8_n_0\
    );
\mi_be_d1_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => \^e\(0),
      D => \be__0\(0),
      Q => \mi_be_d1_reg_n_0_[0]\,
      R => '0'
    );
\mi_be_d1_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => \^e\(0),
      D => \be__0\(10),
      Q => \mi_be_d1_reg_n_0_[10]\,
      R => '0'
    );
\mi_be_d1_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => \^e\(0),
      D => \be__0\(11),
      Q => \mi_be_d1_reg_n_0_[11]\,
      R => '0'
    );
\mi_be_d1_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => \^e\(0),
      D => \be__0\(12),
      Q => \mi_be_d1_reg_n_0_[12]\,
      R => '0'
    );
\mi_be_d1_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => \^e\(0),
      D => \be__0\(13),
      Q => \mi_be_d1_reg_n_0_[13]\,
      R => '0'
    );
\mi_be_d1_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => \^e\(0),
      D => \be__0\(14),
      Q => \mi_be_d1_reg_n_0_[14]\,
      R => '0'
    );
\mi_be_d1_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => \^e\(0),
      D => \be__0\(15),
      Q => \mi_be_d1_reg_n_0_[15]\,
      R => '0'
    );
\mi_be_d1_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => \^e\(0),
      D => \be__0\(16),
      Q => \mi_be_d1_reg_n_0_[16]\,
      R => '0'
    );
\mi_be_d1_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => \^e\(0),
      D => \be__0\(17),
      Q => \mi_be_d1_reg_n_0_[17]\,
      R => '0'
    );
\mi_be_d1_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => \^e\(0),
      D => \be__0\(18),
      Q => \mi_be_d1_reg_n_0_[18]\,
      R => '0'
    );
\mi_be_d1_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => \^e\(0),
      D => \be__0\(19),
      Q => \mi_be_d1_reg_n_0_[19]\,
      R => '0'
    );
\mi_be_d1_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => \^e\(0),
      D => \be__0\(1),
      Q => \mi_be_d1_reg_n_0_[1]\,
      R => '0'
    );
\mi_be_d1_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => \^e\(0),
      D => \be__0\(20),
      Q => \mi_be_d1_reg_n_0_[20]\,
      R => '0'
    );
\mi_be_d1_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => \^e\(0),
      D => \be__0\(21),
      Q => \mi_be_d1_reg_n_0_[21]\,
      R => '0'
    );
\mi_be_d1_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => \^e\(0),
      D => \be__0\(22),
      Q => \mi_be_d1_reg_n_0_[22]\,
      R => '0'
    );
\mi_be_d1_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => \^e\(0),
      D => \be__0\(23),
      Q => \mi_be_d1_reg_n_0_[23]\,
      R => '0'
    );
\mi_be_d1_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => \^e\(0),
      D => \be__0\(24),
      Q => \mi_be_d1_reg_n_0_[24]\,
      R => '0'
    );
\mi_be_d1_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => \^e\(0),
      D => \be__0\(25),
      Q => \mi_be_d1_reg_n_0_[25]\,
      R => '0'
    );
\mi_be_d1_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => \^e\(0),
      D => \be__0\(26),
      Q => \mi_be_d1_reg_n_0_[26]\,
      R => '0'
    );
\mi_be_d1_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => \^e\(0),
      D => \be__0\(27),
      Q => \mi_be_d1_reg_n_0_[27]\,
      R => '0'
    );
\mi_be_d1_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => \^e\(0),
      D => \be__0\(28),
      Q => \mi_be_d1_reg_n_0_[28]\,
      R => '0'
    );
\mi_be_d1_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => \^e\(0),
      D => \be__0\(29),
      Q => \mi_be_d1_reg_n_0_[29]\,
      R => '0'
    );
\mi_be_d1_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => \^e\(0),
      D => \be__0\(2),
      Q => \mi_be_d1_reg_n_0_[2]\,
      R => '0'
    );
\mi_be_d1_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => \^e\(0),
      D => \be__0\(30),
      Q => \mi_be_d1_reg_n_0_[30]\,
      R => '0'
    );
\mi_be_d1_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => \^e\(0),
      D => \be__0\(31),
      Q => \mi_be_d1_reg_n_0_[31]\,
      R => '0'
    );
\mi_be_d1_reg[32]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => \^e\(0),
      D => \be__0\(32),
      Q => \mi_be_d1_reg_n_0_[32]\,
      R => '0'
    );
\mi_be_d1_reg[33]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => \^e\(0),
      D => \be__0\(33),
      Q => \mi_be_d1_reg_n_0_[33]\,
      R => '0'
    );
\mi_be_d1_reg[34]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => \^e\(0),
      D => \be__0\(34),
      Q => \mi_be_d1_reg_n_0_[34]\,
      R => '0'
    );
\mi_be_d1_reg[35]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => \^e\(0),
      D => \be__0\(35),
      Q => \mi_be_d1_reg_n_0_[35]\,
      R => '0'
    );
\mi_be_d1_reg[36]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => \^e\(0),
      D => \be__0\(36),
      Q => \mi_be_d1_reg_n_0_[36]\,
      R => '0'
    );
\mi_be_d1_reg[37]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => \^e\(0),
      D => \be__0\(37),
      Q => \mi_be_d1_reg_n_0_[37]\,
      R => '0'
    );
\mi_be_d1_reg[38]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => \^e\(0),
      D => \be__0\(38),
      Q => \mi_be_d1_reg_n_0_[38]\,
      R => '0'
    );
\mi_be_d1_reg[39]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => \^e\(0),
      D => \be__0\(39),
      Q => \mi_be_d1_reg_n_0_[39]\,
      R => '0'
    );
\mi_be_d1_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => \^e\(0),
      D => \be__0\(3),
      Q => \mi_be_d1_reg_n_0_[3]\,
      R => '0'
    );
\mi_be_d1_reg[40]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => \^e\(0),
      D => \be__0\(40),
      Q => \mi_be_d1_reg_n_0_[40]\,
      R => '0'
    );
\mi_be_d1_reg[41]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => \^e\(0),
      D => \be__0\(41),
      Q => \mi_be_d1_reg_n_0_[41]\,
      R => '0'
    );
\mi_be_d1_reg[42]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => \^e\(0),
      D => \be__0\(42),
      Q => \mi_be_d1_reg_n_0_[42]\,
      R => '0'
    );
\mi_be_d1_reg[43]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => \^e\(0),
      D => \be__0\(43),
      Q => \mi_be_d1_reg_n_0_[43]\,
      R => '0'
    );
\mi_be_d1_reg[44]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => \^e\(0),
      D => \be__0\(44),
      Q => \mi_be_d1_reg_n_0_[44]\,
      R => '0'
    );
\mi_be_d1_reg[45]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => \^e\(0),
      D => \be__0\(45),
      Q => \mi_be_d1_reg_n_0_[45]\,
      R => '0'
    );
\mi_be_d1_reg[46]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => \^e\(0),
      D => \be__0\(46),
      Q => \mi_be_d1_reg_n_0_[46]\,
      R => '0'
    );
\mi_be_d1_reg[47]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => \^e\(0),
      D => \be__0\(47),
      Q => \mi_be_d1_reg_n_0_[47]\,
      R => '0'
    );
\mi_be_d1_reg[48]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => \^e\(0),
      D => \be__0\(48),
      Q => \mi_be_d1_reg_n_0_[48]\,
      R => '0'
    );
\mi_be_d1_reg[49]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => \^e\(0),
      D => \be__0\(49),
      Q => \mi_be_d1_reg_n_0_[49]\,
      R => '0'
    );
\mi_be_d1_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => \^e\(0),
      D => \be__0\(4),
      Q => \mi_be_d1_reg_n_0_[4]\,
      R => '0'
    );
\mi_be_d1_reg[50]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => \^e\(0),
      D => \be__0\(50),
      Q => \mi_be_d1_reg_n_0_[50]\,
      R => '0'
    );
\mi_be_d1_reg[51]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => \^e\(0),
      D => \be__0\(51),
      Q => \mi_be_d1_reg_n_0_[51]\,
      R => '0'
    );
\mi_be_d1_reg[52]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => \^e\(0),
      D => \be__0\(52),
      Q => \mi_be_d1_reg_n_0_[52]\,
      R => '0'
    );
\mi_be_d1_reg[53]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => \^e\(0),
      D => \be__0\(53),
      Q => \mi_be_d1_reg_n_0_[53]\,
      R => '0'
    );
\mi_be_d1_reg[54]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => \^e\(0),
      D => \be__0\(54),
      Q => \mi_be_d1_reg_n_0_[54]\,
      R => '0'
    );
\mi_be_d1_reg[55]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => \^e\(0),
      D => \be__0\(55),
      Q => \mi_be_d1_reg_n_0_[55]\,
      R => '0'
    );
\mi_be_d1_reg[56]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => \^e\(0),
      D => \be__0\(56),
      Q => \mi_be_d1_reg_n_0_[56]\,
      R => '0'
    );
\mi_be_d1_reg[57]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => \^e\(0),
      D => \be__0\(57),
      Q => \mi_be_d1_reg_n_0_[57]\,
      R => '0'
    );
\mi_be_d1_reg[58]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => \^e\(0),
      D => \be__0\(58),
      Q => \mi_be_d1_reg_n_0_[58]\,
      R => '0'
    );
\mi_be_d1_reg[59]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => \^e\(0),
      D => \be__0\(59),
      Q => \mi_be_d1_reg_n_0_[59]\,
      R => '0'
    );
\mi_be_d1_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => \^e\(0),
      D => \be__0\(5),
      Q => \mi_be_d1_reg_n_0_[5]\,
      R => '0'
    );
\mi_be_d1_reg[60]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => \^e\(0),
      D => \be__0\(60),
      Q => \mi_be_d1_reg_n_0_[60]\,
      R => '0'
    );
\mi_be_d1_reg[61]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => \^e\(0),
      D => \be__0\(61),
      Q => \mi_be_d1_reg_n_0_[61]\,
      R => '0'
    );
\mi_be_d1_reg[62]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => \^e\(0),
      D => \be__0\(62),
      Q => \mi_be_d1_reg_n_0_[62]\,
      R => '0'
    );
\mi_be_d1_reg[63]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => \^e\(0),
      D => be(63),
      Q => \mi_be_d1_reg_n_0_[63]\,
      R => '0'
    );
\mi_be_d1_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => \^e\(0),
      D => \be__0\(6),
      Q => \mi_be_d1_reg_n_0_[6]\,
      R => '0'
    );
\mi_be_d1_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => \^e\(0),
      D => \be__0\(7),
      Q => \mi_be_d1_reg_n_0_[7]\,
      R => '0'
    );
\mi_be_d1_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => \^e\(0),
      D => \be__0\(8),
      Q => \mi_be_d1_reg_n_0_[8]\,
      R => '0'
    );
\mi_be_d1_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => \^e\(0),
      D => \be__0\(9),
      Q => \mi_be_d1_reg_n_0_[9]\,
      R => '0'
    );
\mi_be_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => \mi_be[63]_i_1_n_0\,
      D => \mi_be[0]_i_1_n_0\,
      Q => \be__0\(0),
      R => '0'
    );
\mi_be_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => \mi_be[63]_i_1_n_0\,
      D => \mi_be[10]_i_1_n_0\,
      Q => \be__0\(10),
      R => '0'
    );
\mi_be_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => \mi_be[63]_i_1_n_0\,
      D => \mi_be[11]_i_1_n_0\,
      Q => \be__0\(11),
      R => '0'
    );
\mi_be_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => \mi_be[63]_i_1_n_0\,
      D => \mi_be[12]_i_1_n_0\,
      Q => \be__0\(12),
      R => '0'
    );
\mi_be_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => \mi_be[63]_i_1_n_0\,
      D => \mi_be[13]_i_1_n_0\,
      Q => \be__0\(13),
      R => '0'
    );
\mi_be_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => \mi_be[63]_i_1_n_0\,
      D => \mi_be[14]_i_1_n_0\,
      Q => \be__0\(14),
      R => '0'
    );
\mi_be_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => \mi_be[63]_i_1_n_0\,
      D => \mi_be[15]_i_1_n_0\,
      Q => \be__0\(15),
      R => '0'
    );
\mi_be_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => \mi_be[63]_i_1_n_0\,
      D => \mi_be[16]_i_1_n_0\,
      Q => \be__0\(16),
      R => '0'
    );
\mi_be_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => \mi_be[63]_i_1_n_0\,
      D => \mi_be[17]_i_1_n_0\,
      Q => \be__0\(17),
      R => '0'
    );
\mi_be_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => \mi_be[63]_i_1_n_0\,
      D => \mi_be[18]_i_1_n_0\,
      Q => \be__0\(18),
      R => '0'
    );
\mi_be_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => \mi_be[63]_i_1_n_0\,
      D => \mi_be[19]_i_1_n_0\,
      Q => \be__0\(19),
      R => '0'
    );
\mi_be_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => \mi_be[63]_i_1_n_0\,
      D => \mi_be[1]_i_1_n_0\,
      Q => \be__0\(1),
      R => '0'
    );
\mi_be_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => \mi_be[63]_i_1_n_0\,
      D => \mi_be[20]_i_1_n_0\,
      Q => \be__0\(20),
      R => '0'
    );
\mi_be_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => \mi_be[63]_i_1_n_0\,
      D => \mi_be[21]_i_1_n_0\,
      Q => \be__0\(21),
      R => '0'
    );
\mi_be_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => \mi_be[63]_i_1_n_0\,
      D => \mi_be[22]_i_1_n_0\,
      Q => \be__0\(22),
      R => '0'
    );
\mi_be_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => \mi_be[63]_i_1_n_0\,
      D => \mi_be[23]_i_1_n_0\,
      Q => \be__0\(23),
      R => '0'
    );
\mi_be_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => \mi_be[63]_i_1_n_0\,
      D => \mi_be[24]_i_1_n_0\,
      Q => \be__0\(24),
      R => '0'
    );
\mi_be_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => \mi_be[63]_i_1_n_0\,
      D => \mi_be[25]_i_1_n_0\,
      Q => \be__0\(25),
      R => '0'
    );
\mi_be_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => \mi_be[63]_i_1_n_0\,
      D => \mi_be[26]_i_1_n_0\,
      Q => \be__0\(26),
      R => '0'
    );
\mi_be_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => \mi_be[63]_i_1_n_0\,
      D => \mi_be[27]_i_1_n_0\,
      Q => \be__0\(27),
      R => '0'
    );
\mi_be_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => \mi_be[63]_i_1_n_0\,
      D => \mi_be_reg[28]_i_1_n_0\,
      Q => \be__0\(28),
      R => '0'
    );
\mi_be_reg[28]_i_1\: unisim.vcomponents.MUXF7
     port map (
      I0 => \mi_be[28]_i_2_n_0\,
      I1 => \mi_be[28]_i_3_n_0\,
      O => \mi_be_reg[28]_i_1_n_0\,
      S => \^fsm_sequential_mi_state_reg[2]_0\
    );
\mi_be_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => \mi_be[63]_i_1_n_0\,
      D => \mi_be[29]_i_1_n_0\,
      Q => \be__0\(29),
      R => '0'
    );
\mi_be_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => \mi_be[63]_i_1_n_0\,
      D => \mi_be[2]_i_1_n_0\,
      Q => \be__0\(2),
      R => '0'
    );
\mi_be_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => \mi_be[63]_i_1_n_0\,
      D => \mi_be[30]_i_1_n_0\,
      Q => \be__0\(30),
      R => '0'
    );
\mi_be_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => \mi_be[63]_i_1_n_0\,
      D => \mi_be[31]_i_1_n_0\,
      Q => \be__0\(31),
      R => '0'
    );
\mi_be_reg[32]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => \mi_be[63]_i_1_n_0\,
      D => \mi_be[32]_i_1_n_0\,
      Q => \be__0\(32),
      R => '0'
    );
\mi_be_reg[33]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => \mi_be[63]_i_1_n_0\,
      D => \mi_be[33]_i_1_n_0\,
      Q => \be__0\(33),
      R => '0'
    );
\mi_be_reg[34]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => \mi_be[63]_i_1_n_0\,
      D => \mi_be[34]_i_1_n_0\,
      Q => \be__0\(34),
      R => '0'
    );
\mi_be_reg[35]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => \mi_be[63]_i_1_n_0\,
      D => \mi_be[35]_i_1_n_0\,
      Q => \be__0\(35),
      R => '0'
    );
\mi_be_reg[36]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => \mi_be[63]_i_1_n_0\,
      D => \mi_be_reg[36]_i_1_n_0\,
      Q => \be__0\(36),
      R => '0'
    );
\mi_be_reg[36]_i_1\: unisim.vcomponents.MUXF7
     port map (
      I0 => \mi_be[36]_i_2_n_0\,
      I1 => \mi_be[36]_i_3_n_0\,
      O => \mi_be_reg[36]_i_1_n_0\,
      S => \^fsm_sequential_mi_state_reg[2]_0\
    );
\mi_be_reg[37]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => \mi_be[63]_i_1_n_0\,
      D => \mi_be_reg[37]_i_1_n_0\,
      Q => \be__0\(37),
      R => '0'
    );
\mi_be_reg[37]_i_1\: unisim.vcomponents.MUXF7
     port map (
      I0 => \mi_be[37]_i_2_n_0\,
      I1 => \mi_be[37]_i_3_n_0\,
      O => \mi_be_reg[37]_i_1_n_0\,
      S => \^fsm_sequential_mi_state_reg[2]_0\
    );
\mi_be_reg[38]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => \mi_be[63]_i_1_n_0\,
      D => \mi_be[38]_i_1_n_0\,
      Q => \be__0\(38),
      R => '0'
    );
\mi_be_reg[39]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => \mi_be[63]_i_1_n_0\,
      D => \mi_be[39]_i_1_n_0\,
      Q => \be__0\(39),
      R => '0'
    );
\mi_be_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => \mi_be[63]_i_1_n_0\,
      D => \mi_be[3]_i_1_n_0\,
      Q => \be__0\(3),
      R => '0'
    );
\mi_be_reg[40]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => \mi_be[63]_i_1_n_0\,
      D => \mi_be[40]_i_1_n_0\,
      Q => \be__0\(40),
      R => '0'
    );
\mi_be_reg[41]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => \mi_be[63]_i_1_n_0\,
      D => \mi_be[41]_i_1_n_0\,
      Q => \be__0\(41),
      R => '0'
    );
\mi_be_reg[42]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => \mi_be[63]_i_1_n_0\,
      D => \mi_be[42]_i_1_n_0\,
      Q => \be__0\(42),
      R => '0'
    );
\mi_be_reg[43]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => \mi_be[63]_i_1_n_0\,
      D => \mi_be_reg[43]_i_1_n_0\,
      Q => \be__0\(43),
      R => '0'
    );
\mi_be_reg[43]_i_1\: unisim.vcomponents.MUXF7
     port map (
      I0 => \mi_be[43]_i_2_n_0\,
      I1 => \mi_be[43]_i_3_n_0\,
      O => \mi_be_reg[43]_i_1_n_0\,
      S => \^fsm_sequential_mi_state_reg[2]_0\
    );
\mi_be_reg[44]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => \mi_be[63]_i_1_n_0\,
      D => \mi_be[44]_i_1_n_0\,
      Q => \be__0\(44),
      R => '0'
    );
\mi_be_reg[45]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => \mi_be[63]_i_1_n_0\,
      D => \mi_be[45]_i_1_n_0\,
      Q => \be__0\(45),
      R => '0'
    );
\mi_be_reg[46]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => \mi_be[63]_i_1_n_0\,
      D => \mi_be[46]_i_1_n_0\,
      Q => \be__0\(46),
      R => '0'
    );
\mi_be_reg[47]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => \mi_be[63]_i_1_n_0\,
      D => \mi_be[47]_i_1_n_0\,
      Q => \be__0\(47),
      R => '0'
    );
\mi_be_reg[48]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => \mi_be[63]_i_1_n_0\,
      D => \mi_be_reg[48]_i_1_n_0\,
      Q => \be__0\(48),
      R => '0'
    );
\mi_be_reg[48]_i_1\: unisim.vcomponents.MUXF7
     port map (
      I0 => \mi_be[48]_i_2_n_0\,
      I1 => \mi_be[48]_i_3_n_0\,
      O => \mi_be_reg[48]_i_1_n_0\,
      S => \^fsm_sequential_mi_state_reg[2]_0\
    );
\mi_be_reg[49]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => \mi_be[63]_i_1_n_0\,
      D => \mi_be[49]_i_1_n_0\,
      Q => \be__0\(49),
      R => '0'
    );
\mi_be_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => \mi_be[63]_i_1_n_0\,
      D => \mi_be[4]_i_1_n_0\,
      Q => \be__0\(4),
      R => '0'
    );
\mi_be_reg[50]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => \mi_be[63]_i_1_n_0\,
      D => \mi_be[50]_i_1_n_0\,
      Q => \be__0\(50),
      R => '0'
    );
\mi_be_reg[51]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => \mi_be[63]_i_1_n_0\,
      D => \mi_be[51]_i_1_n_0\,
      Q => \be__0\(51),
      R => '0'
    );
\mi_be_reg[52]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => \mi_be[63]_i_1_n_0\,
      D => \mi_be[52]_i_1_n_0\,
      Q => \be__0\(52),
      R => '0'
    );
\mi_be_reg[53]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => \mi_be[63]_i_1_n_0\,
      D => \mi_be[53]_i_1_n_0\,
      Q => \be__0\(53),
      R => '0'
    );
\mi_be_reg[54]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => \mi_be[63]_i_1_n_0\,
      D => \mi_be[54]_i_1_n_0\,
      Q => \be__0\(54),
      R => '0'
    );
\mi_be_reg[55]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => \mi_be[63]_i_1_n_0\,
      D => \mi_be[55]_i_1_n_0\,
      Q => \be__0\(55),
      R => '0'
    );
\mi_be_reg[56]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => \mi_be[63]_i_1_n_0\,
      D => \mi_be[56]_i_1_n_0\,
      Q => \be__0\(56),
      R => '0'
    );
\mi_be_reg[57]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => \mi_be[63]_i_1_n_0\,
      D => \mi_be[57]_i_1_n_0\,
      Q => \be__0\(57),
      R => '0'
    );
\mi_be_reg[58]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => \mi_be[63]_i_1_n_0\,
      D => \mi_be[58]_i_1_n_0\,
      Q => \be__0\(58),
      R => '0'
    );
\mi_be_reg[59]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => \mi_be[63]_i_1_n_0\,
      D => \mi_be_reg[59]_i_1_n_0\,
      Q => \be__0\(59),
      R => '0'
    );
\mi_be_reg[59]_i_1\: unisim.vcomponents.MUXF7
     port map (
      I0 => \mi_be[59]_i_2_n_0\,
      I1 => \mi_be[59]_i_3_n_0\,
      O => \mi_be_reg[59]_i_1_n_0\,
      S => \^fsm_sequential_mi_state_reg[2]_0\
    );
\mi_be_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => \mi_be[63]_i_1_n_0\,
      D => \mi_be[5]_i_1_n_0\,
      Q => \be__0\(5),
      R => '0'
    );
\mi_be_reg[60]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => \mi_be[63]_i_1_n_0\,
      D => \mi_be[60]_i_1_n_0\,
      Q => \be__0\(60),
      R => '0'
    );
\mi_be_reg[61]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => \mi_be[63]_i_1_n_0\,
      D => \mi_be[61]_i_1_n_0\,
      Q => \be__0\(61),
      R => '0'
    );
\mi_be_reg[62]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => \mi_be[63]_i_1_n_0\,
      D => \mi_be[62]_i_1_n_0\,
      Q => \be__0\(62),
      R => '0'
    );
\mi_be_reg[63]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => \mi_be[63]_i_1_n_0\,
      D => \mi_be[63]_i_2_n_0\,
      Q => be(63),
      R => '0'
    );
\mi_be_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => \mi_be[63]_i_1_n_0\,
      D => \mi_be[6]_i_1_n_0\,
      Q => \be__0\(6),
      R => '0'
    );
\mi_be_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => \mi_be[63]_i_1_n_0\,
      D => \mi_be[7]_i_1_n_0\,
      Q => \be__0\(7),
      R => '0'
    );
\mi_be_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => \mi_be[63]_i_1_n_0\,
      D => \mi_be[8]_i_1_n_0\,
      Q => \be__0\(8),
      R => '0'
    );
\mi_be_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => \mi_be[63]_i_1_n_0\,
      D => \mi_be_reg[9]_i_1_n_0\,
      Q => \be__0\(9),
      R => '0'
    );
\mi_be_reg[9]_i_1\: unisim.vcomponents.MUXF7
     port map (
      I0 => \mi_be[9]_i_2_n_0\,
      I1 => \mi_be[9]_i_3_n_0\,
      O => \mi_be_reg[9]_i_1_n_0\,
      S => \^fsm_sequential_mi_state_reg[2]_0\
    );
\mi_buf[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => mi_buf_reg(0),
      O => \p_0_in__2\(0)
    );
\mi_buf[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => mi_buf_reg(0),
      I1 => mi_buf_reg(1),
      O => \p_0_in__2\(1)
    );
\mi_buf[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => mi_buf_reg(2),
      I1 => mi_buf_reg(1),
      I2 => mi_buf_reg(0),
      O => \p_0_in__2\(2)
    );
\mi_buf[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAA8A8A8"
    )
        port map (
      I0 => \^mi_last\,
      I1 => load_mi_d1,
      I2 => load_mi_d2,
      I3 => m_axi_wready,
      I4 => \^m_axi_wvalid_i_reg_0\,
      O => mi_buf0
    );
\mi_buf[3]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
        port map (
      I0 => mi_buf_reg(3),
      I1 => mi_buf_reg(0),
      I2 => mi_buf_reg(1),
      I3 => mi_buf_reg(2),
      O => \p_0_in__2\(3)
    );
\mi_buf_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => mi_buf0,
      D => \p_0_in__2\(0),
      Q => mi_buf_reg(0),
      R => \^sr\(0)
    );
\mi_buf_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => mi_buf0,
      D => \p_0_in__2\(1),
      Q => mi_buf_reg(1),
      R => \^sr\(0)
    );
\mi_buf_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => mi_buf0,
      D => \p_0_in__2\(2),
      Q => mi_buf_reg(2),
      R => \^sr\(0)
    );
\mi_buf_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => mi_buf0,
      D => \p_0_in__2\(3),
      Q => mi_buf_reg(3),
      R => \^sr\(0)
    );
\mi_burst[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => next_mi_burst(0),
      I1 => \^fsm_sequential_mi_state_reg[2]_0\,
      I2 => \^goreg_dm.dout_i_reg[23]\(0),
      O => \mi_burst[0]_i_1_n_0\
    );
\mi_burst[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFF80000FFFFFFFF"
    )
        port map (
      I0 => \^m_axi_wvalid_i_reg_0\,
      I1 => m_axi_wready,
      I2 => load_mi_d2,
      I3 => load_mi_d1,
      I4 => \^mi_last\,
      I5 => \^fsm_sequential_mi_state_reg[2]_0\,
      O => mi_wrap_be_next
    );
\mi_burst[1]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => next_mi_burst(1),
      I1 => \^fsm_sequential_mi_state_reg[2]_0\,
      I2 => \^goreg_dm.dout_i_reg[23]\(1),
      O => \mi_burst[1]_i_2_n_0\
    );
\mi_burst_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => mi_wrap_be_next,
      D => \mi_burst[0]_i_1_n_0\,
      Q => \mi_burst_reg_n_0_[0]\,
      R => '0'
    );
\mi_burst_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => mi_wrap_be_next,
      D => \mi_burst[1]_i_2_n_0\,
      Q => \mi_burst_reg_n_0_[1]\,
      R => '0'
    );
mi_first_d1_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAA8A8A8"
    )
        port map (
      I0 => \^fsm_sequential_mi_state_reg[2]_0\,
      I1 => load_mi_d1,
      I2 => load_mi_d2,
      I3 => m_axi_wready,
      I4 => \^m_axi_wvalid_i_reg_0\,
      O => \^e\(0)
    );
mi_first_d1_reg: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => \^e\(0),
      D => \^mi_first\,
      Q => mi_first_d1,
      R => '0'
    );
mi_first_reg: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => '1',
      D => mi_first_reg_0,
      Q => \^mi_first\,
      R => '0'
    );
mi_last_d1_reg: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => '1',
      D => mi_last_d1_reg_1,
      Q => \^mi_last_d1_reg_0\,
      R => \^sr\(0)
    );
mi_last_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000002"
    )
        port map (
      I0 => next_valid,
      I1 => mi_last_i_5_n_0,
      I2 => p_2_in,
      I3 => p_3_in,
      I4 => \next_mi_len_reg_n_0_[0]\,
      I5 => \next_mi_len_reg_n_0_[1]\,
      O => next_valid_reg_0
    );
mi_last_i_3: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000001"
    )
        port map (
      I0 => \mi_wcnt__0\(4),
      I1 => \mi_wcnt__0\(7),
      I2 => \mi_wcnt__0\(5),
      I3 => \mi_wcnt__0\(6),
      I4 => mi_last_i_6_n_0,
      O => \mi_wcnt_reg[4]_0\
    );
mi_last_i_4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => \^d\(7),
      I1 => \^d\(6),
      I2 => \^d\(0),
      I3 => \^d\(4),
      I4 => \^d\(5),
      I5 => \mi_wrap_be_next[43]_i_4_n_0\,
      O => \goreg_dm.dout_i_reg[34]\
    );
mi_last_i_5: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \next_mi_len_reg_n_0_[5]\,
      I1 => \next_mi_len_reg_n_0_[4]\,
      I2 => \next_mi_len_reg_n_0_[6]\,
      I3 => \next_mi_len_reg_n_0_[7]\,
      O => mi_last_i_5_n_0
    );
mi_last_i_6: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFD"
    )
        port map (
      I0 => \mi_wcnt__0\(0),
      I1 => \mi_wcnt__0\(1),
      I2 => \mi_wcnt__0\(3),
      I3 => \mi_wcnt__0\(2),
      O => mi_last_i_6_n_0
    );
\mi_last_index_reg_d0[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => next_mi_last_index_reg(0),
      I1 => \^fsm_sequential_mi_state_reg[2]_0\,
      I2 => mi_last_index_reg(0),
      O => \mi_last_index_reg_d0[0]_i_1_n_0\
    );
\mi_last_index_reg_d0[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => next_mi_last_index_reg(1),
      I1 => \^fsm_sequential_mi_state_reg[2]_0\,
      I2 => mi_last_index_reg(1),
      O => \mi_last_index_reg_d0[1]_i_1_n_0\
    );
\mi_last_index_reg_d0[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => next_mi_last_index_reg(2),
      I1 => \^fsm_sequential_mi_state_reg[2]_0\,
      I2 => mi_last_index_reg(2),
      O => \mi_last_index_reg_d0[2]_i_1_n_0\
    );
\mi_last_index_reg_d0[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => next_mi_last_index_reg(3),
      I1 => \^fsm_sequential_mi_state_reg[2]_0\,
      I2 => mi_last_index_reg(3),
      O => \mi_last_index_reg_d0[3]_i_1_n_0\
    );
\mi_last_index_reg_d0[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => next_mi_last_index_reg(4),
      I1 => \^fsm_sequential_mi_state_reg[2]_0\,
      I2 => mi_last_index_reg(4),
      O => \mi_last_index_reg_d0[4]_i_1_n_0\
    );
\mi_last_index_reg_d0[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => next_mi_last_index_reg(5),
      I1 => \^fsm_sequential_mi_state_reg[2]_0\,
      I2 => mi_last_index_reg(5),
      O => \mi_last_index_reg_d0[5]_i_1_n_0\
    );
\mi_last_index_reg_d0_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => mi_last_index_reg_d0,
      D => \mi_last_index_reg_d0[0]_i_1_n_0\,
      Q => \mi_last_index_reg_d0_reg_n_0_[0]\,
      R => '0'
    );
\mi_last_index_reg_d0_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => mi_last_index_reg_d0,
      D => \mi_last_index_reg_d0[1]_i_1_n_0\,
      Q => \mi_last_index_reg_d0_reg_n_0_[1]\,
      R => '0'
    );
\mi_last_index_reg_d0_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => mi_last_index_reg_d0,
      D => \mi_last_index_reg_d0[2]_i_1_n_0\,
      Q => \mi_last_index_reg_d0_reg_n_0_[2]\,
      R => '0'
    );
\mi_last_index_reg_d0_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => mi_last_index_reg_d0,
      D => \mi_last_index_reg_d0[3]_i_1_n_0\,
      Q => \mi_last_index_reg_d0_reg_n_0_[3]\,
      R => '0'
    );
\mi_last_index_reg_d0_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => mi_last_index_reg_d0,
      D => \mi_last_index_reg_d0[4]_i_1_n_0\,
      Q => \mi_last_index_reg_d0_reg_n_0_[4]\,
      R => '0'
    );
\mi_last_index_reg_d0_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => mi_last_index_reg_d0,
      D => \mi_last_index_reg_d0[5]_i_1_n_0\,
      Q => \mi_last_index_reg_d0_reg_n_0_[5]\,
      R => '0'
    );
\mi_last_index_reg_d1_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => \^e\(0),
      D => \mi_last_index_reg_d0_reg_n_0_[0]\,
      Q => index(0),
      R => '0'
    );
\mi_last_index_reg_d1_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => \^e\(0),
      D => \mi_last_index_reg_d0_reg_n_0_[1]\,
      Q => index(1),
      R => '0'
    );
\mi_last_index_reg_d1_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => \^e\(0),
      D => \mi_last_index_reg_d0_reg_n_0_[2]\,
      Q => index(2),
      R => '0'
    );
\mi_last_index_reg_d1_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => \^e\(0),
      D => \mi_last_index_reg_d0_reg_n_0_[3]\,
      Q => index(3),
      R => '0'
    );
\mi_last_index_reg_d1_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => \^e\(0),
      D => \mi_last_index_reg_d0_reg_n_0_[4]\,
      Q => index(4),
      R => '0'
    );
\mi_last_index_reg_d1_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => \^e\(0),
      D => \mi_last_index_reg_d0_reg_n_0_[5]\,
      Q => index(5),
      R => '0'
    );
mi_last_reg: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => '1',
      D => mi_last_reg_0,
      Q => \^mi_last\,
      R => \^sr\(0)
    );
\mi_ptr[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5151515100FF0000"
    )
        port map (
      I0 => \mi_ptr[0]_i_2_n_0\,
      I1 => \mi_ptr_reg_n_0_[0]\,
      I2 => \^mi_last\,
      I3 => \mi_ptr[0]_i_3_n_0\,
      I4 => \^goreg_dm.dout_i_reg[26]\(1),
      I5 => \^fsm_sequential_mi_state_reg[2]_0\,
      O => \mi_ptr[0]_i_1_n_0\
    );
\mi_ptr[0]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAA2A2A2AAAAAAA"
    )
        port map (
      I0 => \^mi_last\,
      I1 => size(1),
      I2 => \next_mi_addr_reg_n_0_[6]\,
      I3 => p_3_in,
      I4 => size(0),
      I5 => size(2),
      O => \mi_ptr[0]_i_2_n_0\
    );
\mi_ptr[0]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B7F7"
    )
        port map (
      I0 => \^goreg_dm.dout_i_reg[26]\(2),
      I1 => \^m_axi_awaddr\(6),
      I2 => \^goreg_dm.dout_i_reg[26]\(0),
      I3 => \^d\(3),
      O => \mi_ptr[0]_i_3_n_0\
    );
\mi_ptr[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0440"
    )
        port map (
      I0 => \^mi_last\,
      I1 => \^fsm_sequential_mi_state_reg[2]_0\,
      I2 => \mi_ptr_reg_n_0_[1]\,
      I3 => \mi_ptr_reg_n_0_[0]\,
      O => \mi_ptr[1]_i_1_n_0\
    );
\mi_ptr[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"04444000"
    )
        port map (
      I0 => \^mi_last\,
      I1 => \^fsm_sequential_mi_state_reg[2]_0\,
      I2 => \mi_ptr_reg_n_0_[0]\,
      I3 => \mi_ptr_reg_n_0_[1]\,
      I4 => \mi_ptr_reg_n_0_[2]\,
      O => \mi_ptr[2]_i_1_n_0\
    );
\mi_ptr[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0444444440000000"
    )
        port map (
      I0 => \^mi_last\,
      I1 => \^fsm_sequential_mi_state_reg[2]_0\,
      I2 => \mi_ptr_reg_n_0_[1]\,
      I3 => \mi_ptr_reg_n_0_[0]\,
      I4 => \mi_ptr_reg_n_0_[2]\,
      I5 => \mi_ptr_reg_n_0_[3]\,
      O => \mi_ptr[3]_i_1_n_0\
    );
\mi_ptr[4]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F0DD"
    )
        port map (
      I0 => \^goreg_dm.dout_i_reg[23]\(1),
      I1 => \^goreg_dm.dout_i_reg[23]\(0),
      I2 => \mi_ptr[4]_i_4_n_0\,
      I3 => \^fsm_sequential_mi_state_reg[2]_0\,
      O => \mi_ptr[4]_i_1_n_0\
    );
\mi_ptr[4]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5555FFFF4445FFFF"
    )
        port map (
      I0 => \^m_axi_wvalid_i_reg_1\,
      I1 => be(63),
      I2 => \mi_burst_reg_n_0_[1]\,
      I3 => \mi_burst_reg_n_0_[0]\,
      I4 => \^fsm_sequential_mi_state_reg[2]_0\,
      I5 => \^mi_last\,
      O => \mi_ptr[4]_i_2_n_0\
    );
\mi_ptr[4]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2AAAAAAA80000000"
    )
        port map (
      I0 => \mi_be[45]_i_3_n_0\,
      I1 => \mi_ptr_reg_n_0_[3]\,
      I2 => \mi_ptr_reg_n_0_[2]\,
      I3 => \mi_ptr_reg_n_0_[0]\,
      I4 => \mi_ptr_reg_n_0_[1]\,
      I5 => \mi_ptr_reg_n_0_[4]\,
      O => \mi_ptr[4]_i_3_n_0\
    );
\mi_ptr[4]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0D0D0F00"
    )
        port map (
      I0 => next_mi_burst(1),
      I1 => next_mi_burst(0),
      I2 => \^m_axi_wvalid_i_reg_1\,
      I3 => \mi_be[45]_i_5_n_0\,
      I4 => \^mi_last\,
      O => \mi_ptr[4]_i_4_n_0\
    );
\mi_ptr_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => \mi_ptr[4]_i_2_n_0\,
      D => \mi_ptr[0]_i_1_n_0\,
      Q => \mi_ptr_reg_n_0_[0]\,
      R => \mi_ptr[4]_i_1_n_0\
    );
\mi_ptr_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => \mi_ptr[4]_i_2_n_0\,
      D => \mi_ptr[1]_i_1_n_0\,
      Q => \mi_ptr_reg_n_0_[1]\,
      R => \mi_ptr[4]_i_1_n_0\
    );
\mi_ptr_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => \mi_ptr[4]_i_2_n_0\,
      D => \mi_ptr[2]_i_1_n_0\,
      Q => \mi_ptr_reg_n_0_[2]\,
      R => \mi_ptr[4]_i_1_n_0\
    );
\mi_ptr_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => \mi_ptr[4]_i_2_n_0\,
      D => \mi_ptr[3]_i_1_n_0\,
      Q => \mi_ptr_reg_n_0_[3]\,
      R => \mi_ptr[4]_i_1_n_0\
    );
\mi_ptr_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => \mi_ptr[4]_i_2_n_0\,
      D => \mi_ptr[4]_i_3_n_0\,
      Q => \mi_ptr_reg_n_0_[4]\,
      R => \mi_ptr[4]_i_1_n_0\
    );
\mi_size[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => size(0),
      I1 => \^fsm_sequential_mi_state_reg[2]_0\,
      I2 => \^goreg_dm.dout_i_reg[26]\(0),
      O => \mi_size[0]_i_1_n_0\
    );
\mi_size[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => size(1),
      I1 => \^fsm_sequential_mi_state_reg[2]_0\,
      I2 => \^goreg_dm.dout_i_reg[26]\(1),
      O => \mi_size[1]_i_1_n_0\
    );
\mi_size[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => size(2),
      I1 => \^fsm_sequential_mi_state_reg[2]_0\,
      I2 => \^goreg_dm.dout_i_reg[26]\(2),
      O => \mi_size[2]_i_1_n_0\
    );
\mi_size_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => mi_wrap_be_next,
      D => \mi_size[0]_i_1_n_0\,
      Q => \size__0\(0),
      R => '0'
    );
\mi_size_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => mi_wrap_be_next,
      D => \mi_size[1]_i_1_n_0\,
      Q => \size__0\(1),
      R => '0'
    );
\mi_size_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => mi_wrap_be_next,
      D => \mi_size[2]_i_1_n_0\,
      Q => \size__0\(2),
      R => '0'
    );
\mi_wcnt[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8BFF8B00"
    )
        port map (
      I0 => \next_mi_len_reg_n_0_[0]\,
      I1 => \^mi_last\,
      I2 => \mi_wcnt__0\(0),
      I3 => \^fsm_sequential_mi_state_reg[2]_0\,
      I4 => \^d\(0),
      O => \mi_wcnt[0]_i_1_n_0\
    );
\mi_wcnt[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B88BFFFFB88B0000"
    )
        port map (
      I0 => \next_mi_len_reg_n_0_[1]\,
      I1 => \^mi_last\,
      I2 => \mi_wcnt__0\(0),
      I3 => \mi_wcnt__0\(1),
      I4 => \^fsm_sequential_mi_state_reg[2]_0\,
      I5 => \^d\(1),
      O => \mi_wcnt[1]_i_1_n_0\
    );
\mi_wcnt[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B88BFFFFB88B0000"
    )
        port map (
      I0 => p_2_in,
      I1 => \^mi_last\,
      I2 => \mi_wcnt[2]_i_2_n_0\,
      I3 => \mi_wcnt__0\(2),
      I4 => \^fsm_sequential_mi_state_reg[2]_0\,
      I5 => \^d\(2),
      O => \mi_wcnt[2]_i_1_n_0\
    );
\mi_wcnt[2]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \mi_wcnt__0\(0),
      I1 => \mi_wcnt__0\(1),
      O => \mi_wcnt[2]_i_2_n_0\
    );
\mi_wcnt[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B88BFFFFB88B0000"
    )
        port map (
      I0 => p_3_in,
      I1 => \^mi_last\,
      I2 => \mi_wcnt[3]_i_2_n_0\,
      I3 => \mi_wcnt__0\(3),
      I4 => \^fsm_sequential_mi_state_reg[2]_0\,
      I5 => \^d\(3),
      O => \mi_wcnt[3]_i_1_n_0\
    );
\mi_wcnt[3]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
        port map (
      I0 => \mi_wcnt__0\(2),
      I1 => \mi_wcnt__0\(1),
      I2 => \mi_wcnt__0\(0),
      O => \mi_wcnt[3]_i_2_n_0\
    );
\mi_wcnt[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B88BFFFFB88B0000"
    )
        port map (
      I0 => \next_mi_len_reg_n_0_[4]\,
      I1 => \^mi_last\,
      I2 => \mi_wcnt[4]_i_2_n_0\,
      I3 => \mi_wcnt__0\(4),
      I4 => \^fsm_sequential_mi_state_reg[2]_0\,
      I5 => \^d\(4),
      O => \mi_wcnt[4]_i_1_n_0\
    );
\mi_wcnt[4]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \mi_wcnt__0\(3),
      I1 => \mi_wcnt__0\(0),
      I2 => \mi_wcnt__0\(1),
      I3 => \mi_wcnt__0\(2),
      O => \mi_wcnt[4]_i_2_n_0\
    );
\mi_wcnt[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B88BFFFFB88B0000"
    )
        port map (
      I0 => \next_mi_len_reg_n_0_[5]\,
      I1 => \^mi_last\,
      I2 => \mi_wcnt[5]_i_2_n_0\,
      I3 => \mi_wcnt__0\(5),
      I4 => \^fsm_sequential_mi_state_reg[2]_0\,
      I5 => \^d\(5),
      O => \mi_wcnt[5]_i_1_n_0\
    );
\mi_wcnt[5]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => \mi_wcnt__0\(4),
      I1 => \mi_wcnt__0\(2),
      I2 => \mi_wcnt__0\(1),
      I3 => \mi_wcnt__0\(0),
      I4 => \mi_wcnt__0\(3),
      O => \mi_wcnt[5]_i_2_n_0\
    );
\mi_wcnt[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8BB8FFFF8BB80000"
    )
        port map (
      I0 => \next_mi_len_reg_n_0_[6]\,
      I1 => \^mi_last\,
      I2 => \mi_wcnt__0\(6),
      I3 => \mi_wcnt[6]_i_2_n_0\,
      I4 => \^fsm_sequential_mi_state_reg[2]_0\,
      I5 => \^d\(6),
      O => \mi_wcnt[6]_i_1_n_0\
    );
\mi_wcnt[6]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => \mi_wcnt__0\(5),
      I1 => \mi_wcnt__0\(3),
      I2 => \mi_wcnt__0\(0),
      I3 => \mi_wcnt__0\(1),
      I4 => \mi_wcnt__0\(2),
      I5 => \mi_wcnt__0\(4),
      O => \mi_wcnt[6]_i_2_n_0\
    );
\mi_wcnt[7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"55DF"
    )
        port map (
      I0 => \^fsm_sequential_mi_state_reg[2]_0\,
      I1 => next_valid,
      I2 => \^mi_last\,
      I3 => \^m_axi_wvalid_i_reg_1\,
      O => \mi_wcnt[7]_i_1_n_0\
    );
\mi_wcnt[7]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \mi_wcnt[7]_i_3_n_0\,
      I1 => \^fsm_sequential_mi_state_reg[2]_0\,
      I2 => \^d\(7),
      O => \mi_wcnt[7]_i_2_n_0\
    );
\mi_wcnt[7]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8B8B8B8B8B8B88B"
    )
        port map (
      I0 => \next_mi_len_reg_n_0_[7]\,
      I1 => \^mi_last\,
      I2 => \mi_wcnt__0\(7),
      I3 => \mi_wcnt[5]_i_2_n_0\,
      I4 => \mi_wcnt__0\(5),
      I5 => \mi_wcnt__0\(6),
      O => \mi_wcnt[7]_i_3_n_0\
    );
\mi_wcnt_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => \mi_wcnt[7]_i_1_n_0\,
      D => \mi_wcnt[0]_i_1_n_0\,
      Q => \mi_wcnt__0\(0),
      R => '0'
    );
\mi_wcnt_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => \mi_wcnt[7]_i_1_n_0\,
      D => \mi_wcnt[1]_i_1_n_0\,
      Q => \mi_wcnt__0\(1),
      R => '0'
    );
\mi_wcnt_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => \mi_wcnt[7]_i_1_n_0\,
      D => \mi_wcnt[2]_i_1_n_0\,
      Q => \mi_wcnt__0\(2),
      R => '0'
    );
\mi_wcnt_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => \mi_wcnt[7]_i_1_n_0\,
      D => \mi_wcnt[3]_i_1_n_0\,
      Q => \mi_wcnt__0\(3),
      R => '0'
    );
\mi_wcnt_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => \mi_wcnt[7]_i_1_n_0\,
      D => \mi_wcnt[4]_i_1_n_0\,
      Q => \mi_wcnt__0\(4),
      R => '0'
    );
\mi_wcnt_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => \mi_wcnt[7]_i_1_n_0\,
      D => \mi_wcnt[5]_i_1_n_0\,
      Q => \mi_wcnt__0\(5),
      R => '0'
    );
\mi_wcnt_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => \mi_wcnt[7]_i_1_n_0\,
      D => \mi_wcnt[6]_i_1_n_0\,
      Q => \mi_wcnt__0\(6),
      R => '0'
    );
\mi_wcnt_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => \mi_wcnt[7]_i_1_n_0\,
      D => \mi_wcnt[7]_i_2_n_0\,
      Q => \mi_wcnt__0\(7),
      R => '0'
    );
\mi_wrap_be_next[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEEE0E00EEEEEEEE"
    )
        port map (
      I0 => \mi_wrap_be_next[0]_i_2_n_0\,
      I1 => \mi_wrap_be_next[1]_i_2_n_0\,
      I2 => \mi_wrap_be_next[0]_i_3_n_0\,
      I3 => \mi_wrap_be_next[58]_i_2_n_0\,
      I4 => \mi_wrap_be_next[0]_i_4_n_0\,
      I5 => \mi_wrap_be_next[1]_i_3_n_0\,
      O => \mi_wrap_be_next[0]_i_1_n_0\
    );
\mi_wrap_be_next[0]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000000000AE"
    )
        port map (
      I0 => \mi_wrap_be_next[0]_i_5_n_0\,
      I1 => \mi_wrap_be_next[0]_i_6_n_0\,
      I2 => \mi_wrap_be_next[43]_i_4_n_0\,
      I3 => \^goreg_dm.dout_i_reg[26]\(2),
      I4 => \^goreg_dm.dout_i_reg[26]\(1),
      I5 => \^goreg_dm.dout_i_reg[26]\(0),
      O => \mi_wrap_be_next[0]_i_2_n_0\
    );
\mi_wrap_be_next[0]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => p_0_in(0),
      I1 => p_0_in(4),
      I2 => p_0_in(3),
      I3 => p_0_in(1),
      I4 => p_0_in(2),
      O => \mi_wrap_be_next[0]_i_3_n_0\
    );
\mi_wrap_be_next[0]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000003301"
    )
        port map (
      I0 => \mi_wrap_be_next[56]_i_7_n_0\,
      I1 => \mi_wrap_be_next[0]_i_7_n_0\,
      I2 => p_0_in(2),
      I3 => p_3_in,
      I4 => \mi_wrap_be_next[15]_i_2_n_0\,
      I5 => size(2),
      O => \mi_wrap_be_next[0]_i_4_n_0\
    );
\mi_wrap_be_next[0]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000FFFF00005054"
    )
        port map (
      I0 => \^m_axi_awaddr\(3),
      I1 => \^d\(1),
      I2 => \^d\(2),
      I3 => \^m_axi_awaddr\(2),
      I4 => \mi_be[3]_i_7_n_0\,
      I5 => \^d\(3),
      O => \mi_wrap_be_next[0]_i_5_n_0\
    );
\mi_wrap_be_next[0]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000001"
    )
        port map (
      I0 => \^m_axi_awaddr\(1),
      I1 => \^m_axi_awaddr\(5),
      I2 => \^m_axi_awaddr\(4),
      I3 => \^m_axi_awaddr\(2),
      I4 => \^m_axi_awaddr\(3),
      O => \mi_wrap_be_next[0]_i_6_n_0\
    );
\mi_wrap_be_next[0]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => p_0_in(4),
      I1 => p_0_in(3),
      O => \mi_wrap_be_next[0]_i_7_n_0\
    );
\mi_wrap_be_next[10]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B0A00000FFFFFFFF"
    )
        port map (
      I0 => \mi_wrap_be_next[10]_i_4_n_0\,
      I1 => \mi_wrap_be_next[10]_i_5_n_0\,
      I2 => \mi_wrap_be_next[12]_i_6_n_0\,
      I3 => \mi_wrap_be_next[45]_i_7_n_0\,
      I4 => \mi_wrap_be_next[10]_i_6_n_0\,
      I5 => \mi_wrap_be_next[15]_i_3_n_0\,
      O => \mi_wrap_be_next[10]_i_2_n_0\
    );
\mi_wrap_be_next[10]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF11FC11FF11FF11"
    )
        port map (
      I0 => \mi_wrap_be_next[10]_i_7_n_0\,
      I1 => size(0),
      I2 => size(1),
      I3 => size(2),
      I4 => \next_mi_len_reg_n_0_[1]\,
      I5 => p_0_in(4),
      O => \mi_wrap_be_next[10]_i_3_n_0\
    );
\mi_wrap_be_next[10]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0002"
    )
        port map (
      I0 => \^goreg_dm.dout_i_reg[26]\(1),
      I1 => \^d\(1),
      I2 => \^d\(2),
      I3 => \^d\(3),
      O => \mi_wrap_be_next[10]_i_4_n_0\
    );
\mi_wrap_be_next[10]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \^m_axi_awaddr\(2),
      I1 => \^m_axi_awaddr\(1),
      O => \mi_wrap_be_next[10]_i_5_n_0\
    );
\mi_wrap_be_next[10]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^goreg_dm.dout_i_reg[26]\(2),
      I1 => \^goreg_dm.dout_i_reg[26]\(0),
      O => \mi_wrap_be_next[10]_i_6_n_0\
    );
\mi_wrap_be_next[10]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFF0FD"
    )
        port map (
      I0 => p_0_in(0),
      I1 => p_0_in(1),
      I2 => \mi_wrap_be_next[13]_i_2_n_0\,
      I3 => size(1),
      I4 => p_3_in,
      I5 => \mi_wrap_be_next[59]_i_4_n_0\,
      O => \mi_wrap_be_next[10]_i_7_n_0\
    );
\mi_wrap_be_next[11]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \mi_wrap_be_next[11]_i_2_n_0\,
      I1 => \^fsm_sequential_mi_state_reg[2]_0\,
      I2 => \mi_wrap_be_next[11]_i_3_n_0\,
      O => \mi_wrap_be_next[11]_i_1_n_0\
    );
\mi_wrap_be_next[11]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCC4CCC4CCC4CCF4"
    )
        port map (
      I0 => \mi_wrap_be_next[11]_i_4_n_0\,
      I1 => size(2),
      I2 => size(1),
      I3 => size(0),
      I4 => \mi_wrap_be_next[27]_i_3_n_0\,
      I5 => \mi_wrap_be_next[13]_i_2_n_0\,
      O => \mi_wrap_be_next[11]_i_2_n_0\
    );
\mi_wrap_be_next[11]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0BBB0B0B0B0B0B0B"
    )
        port map (
      I0 => \^goreg_dm.dout_i_reg[26]\(2),
      I1 => \^goreg_dm.dout_i_reg[26]\(0),
      I2 => \mi_wrap_be_next[15]_i_3_n_0\,
      I3 => \mi_wrap_be_next[43]_i_4_n_0\,
      I4 => \^goreg_dm.dout_i_reg[26]\(1),
      I5 => \mi_wrap_be_next[12]_i_6_n_0\,
      O => \mi_wrap_be_next[11]_i_3_n_0\
    );
\mi_wrap_be_next[11]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => p_0_in(4),
      I1 => \next_mi_len_reg_n_0_[1]\,
      O => \mi_wrap_be_next[11]_i_4_n_0\
    );
\mi_wrap_be_next[12]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEE0EEE00000EEE0"
    )
        port map (
      I0 => \mi_wrap_be_next[12]_i_2_n_0\,
      I1 => \mi_wrap_be_next[12]_i_3_n_0\,
      I2 => \mi_wrap_be_next[41]_i_2_n_0\,
      I3 => \mi_wrap_be_next[14]_i_3_n_0\,
      I4 => \mi_wrap_be_next[14]_i_5_n_0\,
      I5 => \mi_wrap_be_next[12]_i_4_n_0\,
      O => \mi_wrap_be_next[12]_i_1_n_0\
    );
\mi_wrap_be_next[12]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000004"
    )
        port map (
      I0 => \mi_wrap_be_next[13]_i_2_n_0\,
      I1 => p_0_in(1),
      I2 => size(0),
      I3 => \mi_wrap_be_next[60]_i_7_n_0\,
      I4 => p_3_in,
      O => \mi_wrap_be_next[12]_i_2_n_0\
    );
\mi_wrap_be_next[12]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"777777777F777777"
    )
        port map (
      I0 => \mi_wrap_be_next[12]_i_5_n_0\,
      I1 => \^fsm_sequential_mi_state_reg[2]_0\,
      I2 => \mi_wrap_be_next[13]_i_2_n_0\,
      I3 => size(0),
      I4 => p_0_in(1),
      I5 => \mi_wrap_be_next[27]_i_3_n_0\,
      O => \mi_wrap_be_next[12]_i_3_n_0\
    );
\mi_wrap_be_next[12]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2000A00020000000"
    )
        port map (
      I0 => \mi_wrap_be_next[49]_i_4_n_0\,
      I1 => \mi_wrap_be_next[43]_i_4_n_0\,
      I2 => \^m_axi_awaddr\(2),
      I3 => \mi_wrap_be_next[12]_i_6_n_0\,
      I4 => \^goreg_dm.dout_i_reg[26]\(0),
      I5 => \mi_wrap_be_next[12]_i_7_n_0\,
      O => \mi_wrap_be_next[12]_i_4_n_0\
    );
\mi_wrap_be_next[12]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0F0F0F2F"
    )
        port map (
      I0 => p_0_in(4),
      I1 => \next_mi_len_reg_n_0_[1]\,
      I2 => size(2),
      I3 => size(1),
      I4 => size(0),
      O => \mi_wrap_be_next[12]_i_5_n_0\
    );
\mi_wrap_be_next[12]_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"02"
    )
        port map (
      I0 => \^m_axi_awaddr\(3),
      I1 => \^m_axi_awaddr\(4),
      I2 => \^m_axi_awaddr\(5),
      O => \mi_wrap_be_next[12]_i_6_n_0\
    );
\mi_wrap_be_next[12]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1011"
    )
        port map (
      I0 => \^d\(2),
      I1 => \^d\(3),
      I2 => \^d\(1),
      I3 => \^m_axi_awaddr\(1),
      O => \mi_wrap_be_next[12]_i_7_n_0\
    );
\mi_wrap_be_next[13]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FFFF0040"
    )
        port map (
      I0 => \mi_wrap_be_next[27]_i_3_n_0\,
      I1 => p_0_in(1),
      I2 => size(0),
      I3 => \mi_wrap_be_next[13]_i_2_n_0\,
      I4 => \mi_wrap_be_next[14]_i_3_n_0\,
      I5 => \mi_wrap_be_next[13]_i_3_n_0\,
      O => \mi_wrap_be_next[13]_i_1_n_0\
    );
\mi_wrap_be_next[13]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EF"
    )
        port map (
      I0 => p_0_in(3),
      I1 => p_0_in(4),
      I2 => p_0_in(2),
      O => \mi_wrap_be_next[13]_i_2_n_0\
    );
\mi_wrap_be_next[13]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF4F4400004F44"
    )
        port map (
      I0 => \^goreg_dm.dout_i_reg[26]\(2),
      I1 => \^goreg_dm.dout_i_reg[26]\(1),
      I2 => \mi_wrap_be_next[13]_i_4_n_0\,
      I3 => \mi_wrap_be_next[15]_i_3_n_0\,
      I4 => \^fsm_sequential_mi_state_reg[2]_0\,
      I5 => \mi_wrap_be_next[13]_i_5_n_0\,
      O => \mi_wrap_be_next[13]_i_3_n_0\
    );
\mi_wrap_be_next[13]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0100000000000000"
    )
        port map (
      I0 => \^d\(3),
      I1 => \^d\(2),
      I2 => \^d\(1),
      I3 => \^m_axi_awaddr\(2),
      I4 => \mi_wrap_be_next[12]_i_6_n_0\,
      I5 => \^goreg_dm.dout_i_reg[26]\(0),
      O => \mi_wrap_be_next[13]_i_4_n_0\
    );
\mi_wrap_be_next[13]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => size(1),
      I1 => size(2),
      O => \mi_wrap_be_next[13]_i_5_n_0\
    );
\mi_wrap_be_next[14]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000F200F2F2F2F2"
    )
        port map (
      I0 => \mi_wrap_be_next[58]_i_2_n_0\,
      I1 => \mi_wrap_be_next[14]_i_2_n_0\,
      I2 => \mi_wrap_be_next[14]_i_3_n_0\,
      I3 => \mi_wrap_be_next[46]_i_4_n_0\,
      I4 => \mi_wrap_be_next[14]_i_4_n_0\,
      I5 => \mi_wrap_be_next[14]_i_5_n_0\,
      O => \mi_wrap_be_next[14]_i_1_n_0\
    );
\mi_wrap_be_next[14]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFF7F"
    )
        port map (
      I0 => p_0_in(1),
      I1 => p_0_in(0),
      I2 => p_0_in(2),
      I3 => p_0_in(4),
      I4 => p_0_in(3),
      O => \mi_wrap_be_next[14]_i_2_n_0\
    );
\mi_wrap_be_next[14]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF55FD55FF55FF55"
    )
        port map (
      I0 => \^fsm_sequential_mi_state_reg[2]_0\,
      I1 => size(0),
      I2 => size(1),
      I3 => size(2),
      I4 => \next_mi_len_reg_n_0_[1]\,
      I5 => p_0_in(4),
      O => \mi_wrap_be_next[14]_i_3_n_0\
    );
\mi_wrap_be_next[14]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFF7FFFF"
    )
        port map (
      I0 => \^m_axi_awaddr\(2),
      I1 => \^m_axi_awaddr\(1),
      I2 => \^m_axi_awaddr\(5),
      I3 => \^m_axi_awaddr\(4),
      I4 => \^m_axi_awaddr\(3),
      O => \mi_wrap_be_next[14]_i_4_n_0\
    );
\mi_wrap_be_next[14]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000000F1F0F0F"
    )
        port map (
      I0 => \^goreg_dm.dout_i_reg[26]\(1),
      I1 => \^goreg_dm.dout_i_reg[26]\(0),
      I2 => \^goreg_dm.dout_i_reg[26]\(2),
      I3 => \^d\(1),
      I4 => \^m_axi_awaddr\(5),
      I5 => \^fsm_sequential_mi_state_reg[2]_0\,
      O => \mi_wrap_be_next[14]_i_5_n_0\
    );
\mi_wrap_be_next[15]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0D00000F0D0FFFF"
    )
        port map (
      I0 => p_0_in(4),
      I1 => \next_mi_len_reg_n_0_[1]\,
      I2 => size(2),
      I3 => \mi_wrap_be_next[15]_i_2_n_0\,
      I4 => \^fsm_sequential_mi_state_reg[2]_0\,
      I5 => \mi_wrap_be_next[15]_i_3_n_0\,
      O => \mi_wrap_be_next[15]_i_1_n_0\
    );
\mi_wrap_be_next[15]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => size(1),
      I1 => size(0),
      O => \mi_wrap_be_next[15]_i_2_n_0\
    );
\mi_wrap_be_next[15]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0F0F0F2F"
    )
        port map (
      I0 => \^m_axi_awaddr\(5),
      I1 => \^d\(1),
      I2 => \^goreg_dm.dout_i_reg[26]\(2),
      I3 => \^goreg_dm.dout_i_reg[26]\(0),
      I4 => \^goreg_dm.dout_i_reg[26]\(1),
      O => \mi_wrap_be_next[15]_i_3_n_0\
    );
\mi_wrap_be_next[16]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000F1F100F1"
    )
        port map (
      I0 => size(2),
      I1 => \mi_wrap_be_next[16]_i_2_n_0\,
      I2 => \mi_wrap_be_next[31]_i_2_n_0\,
      I3 => \mi_wrap_be_next[19]_i_3_n_0\,
      I4 => \mi_wrap_be_next[16]_i_3_n_0\,
      I5 => \mi_wrap_be_next[16]_i_4_n_0\,
      O => \mi_wrap_be_next[16]_i_1_n_0\
    );
\mi_wrap_be_next[16]_i_10\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^m_axi_awaddr\(1),
      I1 => \^d\(1),
      O => \mi_wrap_be_next[16]_i_10_n_0\
    );
\mi_wrap_be_next[16]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FDFD00FD"
    )
        port map (
      I0 => size(0),
      I1 => size(1),
      I2 => \mi_wrap_be_next[16]_i_5_n_0\,
      I3 => \mi_wrap_be_next[16]_i_6_n_0\,
      I4 => \mi_wrap_be_next[16]_i_7_n_0\,
      I5 => \mi_wrap_be_next[19]_i_2_n_0\,
      O => \mi_wrap_be_next[16]_i_2_n_0\
    );
\mi_wrap_be_next[16]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"D0D0D0D0D0D0DDD0"
    )
        port map (
      I0 => \mi_wrap_be_next[16]_i_8_n_0\,
      I1 => \mi_wrap_be_next[17]_i_5_n_0\,
      I2 => \mi_wrap_be_next[16]_i_9_n_0\,
      I3 => \^d\(2),
      I4 => \^d\(3),
      I5 => \mi_wrap_be_next[21]_i_3_n_0\,
      O => \mi_wrap_be_next[16]_i_3_n_0\
    );
\mi_wrap_be_next[16]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0004"
    )
        port map (
      I0 => \^fsm_sequential_mi_state_reg[2]_0\,
      I1 => \^goreg_dm.dout_i_reg[26]\(2),
      I2 => \^goreg_dm.dout_i_reg[26]\(0),
      I3 => \^goreg_dm.dout_i_reg[26]\(1),
      O => \mi_wrap_be_next[16]_i_4_n_0\
    );
\mi_wrap_be_next[16]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEEEEEEEFFEEFFFE"
    )
        port map (
      I0 => p_3_in,
      I1 => \mi_wrap_be_next[29]_i_4_n_0\,
      I2 => p_0_in(1),
      I3 => p_0_in(2),
      I4 => \next_mi_len_reg_n_0_[1]\,
      I5 => p_2_in,
      O => \mi_wrap_be_next[16]_i_5_n_0\
    );
\mi_wrap_be_next[16]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BABABBBBBABABABB"
    )
        port map (
      I0 => p_3_in,
      I1 => \mi_be[23]_i_8_n_0\,
      I2 => p_2_in,
      I3 => p_0_in(0),
      I4 => p_0_in(1),
      I5 => \next_mi_len_reg_n_0_[1]\,
      O => \mi_wrap_be_next[16]_i_6_n_0\
    );
\mi_wrap_be_next[16]_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FEFFEEEE"
    )
        port map (
      I0 => size(0),
      I1 => size(1),
      I2 => p_0_in(4),
      I3 => p_0_in(3),
      I4 => p_3_in,
      O => \mi_wrap_be_next[16]_i_7_n_0\
    );
\mi_wrap_be_next[16]_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \^goreg_dm.dout_i_reg[26]\(1),
      I1 => \^goreg_dm.dout_i_reg[26]\(0),
      O => \mi_wrap_be_next[16]_i_8_n_0\
    );
\mi_wrap_be_next[16]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF0000FF01"
    )
        port map (
      I0 => \mi_be[16]_i_6_n_0\,
      I1 => \^d\(2),
      I2 => \mi_wrap_be_next[16]_i_10_n_0\,
      I3 => \^d\(3),
      I4 => \mi_wrap_be_next[29]_i_5_n_0\,
      I5 => \^goreg_dm.dout_i_reg[26]\(0),
      O => \mi_wrap_be_next[16]_i_9_n_0\
    );
\mi_wrap_be_next[17]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBBABBBABBBAAAAA"
    )
        port map (
      I0 => \mi_wrap_be_next[17]_i_2_n_0\,
      I1 => \^fsm_sequential_mi_state_reg[2]_0\,
      I2 => \mi_wrap_be_next[17]_i_3_n_0\,
      I3 => \^goreg_dm.dout_i_reg[26]\(0),
      I4 => \mi_wrap_be_next[17]_i_4_n_0\,
      I5 => \mi_wrap_be_next[17]_i_5_n_0\,
      O => \mi_wrap_be_next[17]_i_1_n_0\
    );
\mi_wrap_be_next[17]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3000303070007000"
    )
        port map (
      I0 => \mi_wrap_be_next[16]_i_5_n_0\,
      I1 => \mi_wrap_be_next[18]_i_7_n_0\,
      I2 => \^fsm_sequential_mi_state_reg[2]_0\,
      I3 => size(0),
      I4 => \mi_wrap_be_next[19]_i_4_n_0\,
      I5 => size(1),
      O => \mi_wrap_be_next[17]_i_2_n_0\
    );
\mi_wrap_be_next[17]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0004000400000004"
    )
        port map (
      I0 => \mi_wrap_be_next[29]_i_5_n_0\,
      I1 => \^goreg_dm.dout_i_reg[26]\(1),
      I2 => \^d\(3),
      I3 => \^d\(2),
      I4 => \^m_axi_awaddr\(3),
      I5 => \^d\(1),
      O => \mi_wrap_be_next[17]_i_3_n_0\
    );
\mi_wrap_be_next[17]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF5555555D"
    )
        port map (
      I0 => \^goreg_dm.dout_i_reg[26]\(0),
      I1 => \^goreg_dm.dout_i_reg[26]\(1),
      I2 => \mi_wrap_be_next[29]_i_5_n_0\,
      I3 => \^d\(1),
      I4 => \^d\(2),
      I5 => \^goreg_dm.dout_i_reg[26]\(2),
      O => \mi_wrap_be_next[17]_i_4_n_0\
    );
\mi_wrap_be_next[17]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => \^goreg_dm.dout_i_reg[26]\(1),
      I1 => \mi_wrap_be_next[17]_i_6_n_0\,
      I2 => \^d\(3),
      O => \mi_wrap_be_next[17]_i_5_n_0\
    );
\mi_wrap_be_next[17]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF5150FFFF"
    )
        port map (
      I0 => \^d\(2),
      I1 => \^d\(1),
      I2 => \^m_axi_awaddr\(3),
      I3 => \^m_axi_awaddr\(2),
      I4 => \^m_axi_awaddr\(4),
      I5 => \^m_axi_awaddr\(5),
      O => \mi_wrap_be_next[17]_i_6_n_0\
    );
\mi_wrap_be_next[18]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF00FF000000AE00"
    )
        port map (
      I0 => \mi_wrap_be_next[17]_i_3_n_0\,
      I1 => \mi_wrap_be_next[45]_i_7_n_0\,
      I2 => \mi_wrap_be_next[18]_i_4_n_0\,
      I3 => \mi_wrap_be_next[17]_i_4_n_0\,
      I4 => \^goreg_dm.dout_i_reg[26]\(2),
      I5 => \^goreg_dm.dout_i_reg[26]\(0),
      O => \mi_wrap_be_next[18]_i_2_n_0\
    );
\mi_wrap_be_next[18]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000000020FF"
    )
        port map (
      I0 => p_0_in(0),
      I1 => \mi_wrap_be_next[18]_i_5_n_0\,
      I2 => \mi_wrap_be_next[36]_i_6_n_0\,
      I3 => \mi_wrap_be_next[18]_i_6_n_0\,
      I4 => \mi_wrap_be_next[18]_i_7_n_0\,
      I5 => \mi_wrap_be_next[18]_i_8_n_0\,
      O => \mi_wrap_be_next[18]_i_3_n_0\
    );
\mi_wrap_be_next[18]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFBFFFF"
    )
        port map (
      I0 => \^m_axi_awaddr\(5),
      I1 => \^m_axi_awaddr\(4),
      I2 => \^m_axi_awaddr\(2),
      I3 => \^m_axi_awaddr\(3),
      I4 => \^m_axi_awaddr\(1),
      O => \mi_wrap_be_next[18]_i_4_n_0\
    );
\mi_wrap_be_next[18]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFEF"
    )
        port map (
      I0 => p_0_in(2),
      I1 => p_0_in(1),
      I2 => p_0_in(3),
      I3 => p_0_in(4),
      O => \mi_wrap_be_next[18]_i_5_n_0\
    );
\mi_wrap_be_next[18]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5555550455555555"
    )
        port map (
      I0 => size(0),
      I1 => p_0_in(2),
      I2 => \next_mi_len_reg_n_0_[1]\,
      I3 => \mi_wrap_be_next[48]_i_13_n_0\,
      I4 => \mi_wrap_be_next[29]_i_4_n_0\,
      I5 => size(1),
      O => \mi_wrap_be_next[18]_i_6_n_0\
    );
\mi_wrap_be_next[18]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2222222022222222"
    )
        port map (
      I0 => size(0),
      I1 => size(2),
      I2 => p_2_in,
      I3 => \next_mi_len_reg_n_0_[1]\,
      I4 => \mi_wrap_be_next[29]_i_4_n_0\,
      I5 => size(1),
      O => \mi_wrap_be_next[18]_i_7_n_0\
    );
\mi_wrap_be_next[18]_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => size(2),
      I1 => size(0),
      O => \mi_wrap_be_next[18]_i_8_n_0\
    );
\mi_wrap_be_next[19]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000EEEAFFFF"
    )
        port map (
      I0 => \mi_wrap_be_next[19]_i_2_n_0\,
      I1 => size(2),
      I2 => size(1),
      I3 => size(0),
      I4 => \^fsm_sequential_mi_state_reg[2]_0\,
      I5 => \mi_wrap_be_next[19]_i_3_n_0\,
      O => \mi_wrap_be_next[19]_i_1_n_0\
    );
\mi_wrap_be_next[19]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0101000000FF0000"
    )
        port map (
      I0 => p_2_in,
      I1 => \next_mi_len_reg_n_0_[1]\,
      I2 => \mi_wrap_be_next[29]_i_4_n_0\,
      I3 => \mi_wrap_be_next[19]_i_4_n_0\,
      I4 => size(1),
      I5 => size(0),
      O => \mi_wrap_be_next[19]_i_2_n_0\
    );
\mi_wrap_be_next[19]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000703030007"
    )
        port map (
      I0 => \^goreg_dm.dout_i_reg[26]\(1),
      I1 => \^goreg_dm.dout_i_reg[26]\(2),
      I2 => \^fsm_sequential_mi_state_reg[2]_0\,
      I3 => \mi_wrap_be_next[17]_i_3_n_0\,
      I4 => \^goreg_dm.dout_i_reg[26]\(0),
      I5 => \mi_wrap_be_next[19]_i_5_n_0\,
      O => \mi_wrap_be_next[19]_i_3_n_0\
    );
\mi_wrap_be_next[19]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFF2FFFF"
    )
        port map (
      I0 => p_0_in(2),
      I1 => \next_mi_len_reg_n_0_[1]\,
      I2 => p_3_in,
      I3 => p_2_in,
      I4 => p_0_in(3),
      I5 => p_0_in(4),
      O => \mi_wrap_be_next[19]_i_4_n_0\
    );
\mi_wrap_be_next[19]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000020"
    )
        port map (
      I0 => \^goreg_dm.dout_i_reg[26]\(1),
      I1 => \^m_axi_awaddr\(5),
      I2 => \^m_axi_awaddr\(4),
      I3 => \^d\(1),
      I4 => \^d\(2),
      O => \mi_wrap_be_next[19]_i_5_n_0\
    );
\mi_wrap_be_next[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \mi_wrap_be_next[1]_i_2_n_0\,
      I1 => \mi_wrap_be_next[1]_i_3_n_0\,
      O => \mi_wrap_be_next[1]_i_1_n_0\
    );
\mi_wrap_be_next[1]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFEFFFEFEEEEFFEF"
    )
        port map (
      I0 => \mi_wrap_be_next[1]_i_4_n_0\,
      I1 => \^fsm_sequential_mi_state_reg[2]_0\,
      I2 => \mi_wrap_be_next[2]_i_7_n_0\,
      I3 => \mi_wrap_be_next[1]_i_5_n_0\,
      I4 => \^goreg_dm.dout_i_reg[26]\(2),
      I5 => \^goreg_dm.dout_i_reg[26]\(1),
      O => \mi_wrap_be_next[1]_i_2_n_0\
    );
\mi_wrap_be_next[1]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000F00080808080"
    )
        port map (
      I0 => \mi_wrap_be_next[11]_i_4_n_0\,
      I1 => \mi_wrap_be_next[47]_i_2_n_0\,
      I2 => \^fsm_sequential_mi_state_reg[2]_0\,
      I3 => \mi_wrap_be_next[2]_i_3_n_0\,
      I4 => \mi_wrap_be_next[1]_i_6_n_0\,
      I5 => \mi_wrap_be_next[2]_i_4_n_0\,
      O => \mi_wrap_be_next[1]_i_3_n_0\
    );
\mi_wrap_be_next[1]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"44444044"
    )
        port map (
      I0 => \^goreg_dm.dout_i_reg[26]\(1),
      I1 => \^goreg_dm.dout_i_reg[26]\(2),
      I2 => \^d\(1),
      I3 => \^m_axi_awaddr\(5),
      I4 => \^goreg_dm.dout_i_reg[26]\(0),
      O => \mi_wrap_be_next[1]_i_4_n_0\
    );
\mi_wrap_be_next[1]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00044404"
    )
        port map (
      I0 => \^goreg_dm.dout_i_reg[26]\(1),
      I1 => \^goreg_dm.dout_i_reg[26]\(0),
      I2 => \mi_wrap_be_next[1]_i_7_n_0\,
      I3 => \^d\(3),
      I4 => \^m_axi_awaddr\(5),
      O => \mi_wrap_be_next[1]_i_5_n_0\
    );
\mi_wrap_be_next[1]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00044404"
    )
        port map (
      I0 => size(1),
      I1 => size(0),
      I2 => \mi_wrap_be_next[1]_i_8_n_0\,
      I3 => p_3_in,
      I4 => p_0_in(4),
      O => \mi_wrap_be_next[1]_i_6_n_0\
    );
\mi_wrap_be_next[1]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFF5150"
    )
        port map (
      I0 => \^d\(2),
      I1 => \^d\(1),
      I2 => \^m_axi_awaddr\(3),
      I3 => \^m_axi_awaddr\(2),
      I4 => \^m_axi_awaddr\(4),
      I5 => \^m_axi_awaddr\(5),
      O => \mi_wrap_be_next[1]_i_7_n_0\
    );
\mi_wrap_be_next[1]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFF5150"
    )
        port map (
      I0 => p_2_in,
      I1 => \next_mi_len_reg_n_0_[1]\,
      I2 => p_0_in(2),
      I3 => p_0_in(1),
      I4 => p_0_in(3),
      I5 => p_0_in(4),
      O => \mi_wrap_be_next[1]_i_8_n_0\
    );
\mi_wrap_be_next[20]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFAFFFAFFFFFFFB"
    )
        port map (
      I0 => \mi_wrap_be_next[21]_i_4_n_0\,
      I1 => \mi_wrap_be_next[21]_i_2_n_0\,
      I2 => \mi_wrap_be_next[23]_i_1_n_0\,
      I3 => \mi_wrap_be_next[20]_i_2_n_0\,
      I4 => \mi_wrap_be_next[60]_i_3_n_0\,
      I5 => \mi_wrap_be_next[20]_i_3_n_0\,
      O => \mi_wrap_be_next[20]_i_1_n_0\
    );
\mi_wrap_be_next[20]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000200000"
    )
        port map (
      I0 => \^fsm_sequential_mi_state_reg[2]_0\,
      I1 => p_0_in(4),
      I2 => p_0_in(3),
      I3 => p_0_in(2),
      I4 => p_0_in(1),
      I5 => \mi_wrap_be_next[52]_i_4_n_0\,
      O => \mi_wrap_be_next[20]_i_2_n_0\
    );
\mi_wrap_be_next[20]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFBFF"
    )
        port map (
      I0 => \^fsm_sequential_mi_state_reg[2]_0\,
      I1 => \^m_axi_awaddr\(2),
      I2 => \^m_axi_awaddr\(3),
      I3 => \^m_axi_awaddr\(4),
      I4 => \^m_axi_awaddr\(5),
      O => \mi_wrap_be_next[20]_i_3_n_0\
    );
\mi_wrap_be_next[21]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFAAAAABAA"
    )
        port map (
      I0 => \mi_wrap_be_next[23]_i_1_n_0\,
      I1 => \mi_wrap_be_next[21]_i_2_n_0\,
      I2 => \mi_wrap_be_next[21]_i_3_n_0\,
      I3 => \^m_axi_awaddr\(2),
      I4 => \^fsm_sequential_mi_state_reg[2]_0\,
      I5 => \mi_wrap_be_next[21]_i_4_n_0\,
      O => \mi_wrap_be_next[21]_i_1_n_0\
    );
\mi_wrap_be_next[21]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFD"
    )
        port map (
      I0 => \^goreg_dm.dout_i_reg[26]\(0),
      I1 => \^d\(3),
      I2 => \^goreg_dm.dout_i_reg[26]\(1),
      I3 => \^d\(1),
      I4 => \^d\(2),
      O => \mi_wrap_be_next[21]_i_2_n_0\
    );
\mi_wrap_be_next[21]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FB"
    )
        port map (
      I0 => \^m_axi_awaddr\(3),
      I1 => \^m_axi_awaddr\(4),
      I2 => \^m_axi_awaddr\(5),
      O => \mi_wrap_be_next[21]_i_3_n_0\
    );
\mi_wrap_be_next[21]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1000000000000000"
    )
        port map (
      I0 => \mi_wrap_be_next[29]_i_4_n_0\,
      I1 => p_0_in(2),
      I2 => p_0_in(1),
      I3 => \mi_wrap_be_next[36]_i_6_n_0\,
      I4 => \^fsm_sequential_mi_state_reg[2]_0\,
      I5 => size(0),
      O => \mi_wrap_be_next[21]_i_4_n_0\
    );
\mi_wrap_be_next[22]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEEECFCCAAAA0000"
    )
        port map (
      I0 => \^goreg_dm.dout_i_reg[26]\(1),
      I1 => \^goreg_dm.dout_i_reg[26]\(0),
      I2 => \mi_wrap_be_next[22]_i_4_n_0\,
      I3 => \mi_wrap_be_next[45]_i_7_n_0\,
      I4 => \^goreg_dm.dout_i_reg[26]\(2),
      I5 => \mi_wrap_be_next[17]_i_4_n_0\,
      O => \mi_wrap_be_next[22]_i_2_n_0\
    );
\mi_wrap_be_next[22]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CE88DF99CE88CE88"
    )
        port map (
      I0 => size(0),
      I1 => size(2),
      I2 => \mi_wrap_be_next[23]_i_2_n_0\,
      I3 => size(1),
      I4 => \mi_wrap_be_next[22]_i_5_n_0\,
      I5 => \mi_wrap_be_next[36]_i_6_n_0\,
      O => \mi_wrap_be_next[22]_i_3_n_0\
    );
\mi_wrap_be_next[22]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFF7FF"
    )
        port map (
      I0 => \^m_axi_awaddr\(2),
      I1 => \^m_axi_awaddr\(1),
      I2 => \^m_axi_awaddr\(5),
      I3 => \^m_axi_awaddr\(4),
      I4 => \^m_axi_awaddr\(3),
      O => \mi_wrap_be_next[22]_i_4_n_0\
    );
\mi_wrap_be_next[22]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFF7FF"
    )
        port map (
      I0 => p_0_in(1),
      I1 => p_0_in(0),
      I2 => p_0_in(4),
      I3 => p_0_in(3),
      I4 => p_0_in(2),
      O => \mi_wrap_be_next[22]_i_5_n_0\
    );
\mi_wrap_be_next[23]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BAA0FFFFBAA00000"
    )
        port map (
      I0 => size(2),
      I1 => \mi_wrap_be_next[23]_i_2_n_0\,
      I2 => size(1),
      I3 => size(0),
      I4 => \^fsm_sequential_mi_state_reg[2]_0\,
      I5 => \mi_wrap_be_next[23]_i_3_n_0\,
      O => \mi_wrap_be_next[23]_i_1_n_0\
    );
\mi_wrap_be_next[23]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFEF"
    )
        port map (
      I0 => p_2_in,
      I1 => \next_mi_len_reg_n_0_[1]\,
      I2 => p_0_in(3),
      I3 => p_0_in(4),
      O => \mi_wrap_be_next[23]_i_2_n_0\
    );
\mi_wrap_be_next[23]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAABAAAAAAAA0000"
    )
        port map (
      I0 => \^goreg_dm.dout_i_reg[26]\(2),
      I1 => \^d\(2),
      I2 => \^d\(1),
      I3 => \mi_wrap_be_next[29]_i_5_n_0\,
      I4 => \^goreg_dm.dout_i_reg[26]\(1),
      I5 => \^goreg_dm.dout_i_reg[26]\(0),
      O => \mi_wrap_be_next[23]_i_3_n_0\
    );
\mi_wrap_be_next[24]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2A222A2200002A22"
    )
        port map (
      I0 => \mi_wrap_be_next[24]_i_4_n_0\,
      I1 => \mi_wrap_be_next[24]_i_5_n_0\,
      I2 => \mi_wrap_be_next[24]_i_6_n_0\,
      I3 => \mi_wrap_be_next[24]_i_7_n_0\,
      I4 => \^goreg_dm.dout_i_reg[26]\(2),
      I5 => \^goreg_dm.dout_i_reg[26]\(0),
      O => \mi_wrap_be_next[24]_i_2_n_0\
    );
\mi_wrap_be_next[24]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00550004000000FF"
    )
        port map (
      I0 => size(1),
      I1 => \mi_wrap_be_next[27]_i_2_n_0\,
      I2 => \mi_wrap_be_next[57]_i_4_n_0\,
      I3 => \mi_wrap_be_next[24]_i_8_n_0\,
      I4 => size(2),
      I5 => size(0),
      O => \mi_wrap_be_next[24]_i_3_n_0\
    );
\mi_wrap_be_next[24]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"55FF01FF"
    )
        port map (
      I0 => \^goreg_dm.dout_i_reg[26]\(1),
      I1 => \mi_wrap_be_next[57]_i_5_n_0\,
      I2 => \mi_wrap_be_next[28]_i_4_n_0\,
      I3 => \^goreg_dm.dout_i_reg[26]\(0),
      I4 => \^goreg_dm.dout_i_reg[26]\(2),
      O => \mi_wrap_be_next[24]_i_4_n_0\
    );
\mi_wrap_be_next[24]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5555555555555545"
    )
        port map (
      I0 => \^goreg_dm.dout_i_reg[26]\(0),
      I1 => \mi_wrap_be_next[28]_i_4_n_0\,
      I2 => \^goreg_dm.dout_i_reg[26]\(1),
      I3 => \^d\(1),
      I4 => \^d\(2),
      I5 => \^d\(3),
      O => \mi_wrap_be_next[24]_i_5_n_0\
    );
\mi_wrap_be_next[24]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \^d\(3),
      I1 => \^goreg_dm.dout_i_reg[26]\(1),
      O => \mi_wrap_be_next[24]_i_6_n_0\
    );
\mi_wrap_be_next[24]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0C0000000C000400"
    )
        port map (
      I0 => \^m_axi_awaddr\(2),
      I1 => \^m_axi_awaddr\(3),
      I2 => \^m_axi_awaddr\(5),
      I3 => \^m_axi_awaddr\(4),
      I4 => \^d\(2),
      I5 => \mi_wrap_be_next[16]_i_10_n_0\,
      O => \mi_wrap_be_next[24]_i_7_n_0\
    );
\mi_wrap_be_next[24]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3320333333233333"
    )
        port map (
      I0 => \mi_wrap_be_next[59]_i_4_n_0\,
      I1 => size(0),
      I2 => size(1),
      I3 => p_3_in,
      I4 => \mi_wrap_be_next[27]_i_2_n_0\,
      I5 => \mi_wrap_be_next[40]_i_9_n_0\,
      O => \mi_wrap_be_next[24]_i_8_n_0\
    );
\mi_wrap_be_next[25]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00AA00BB00000F00"
    )
        port map (
      I0 => \^goreg_dm.dout_i_reg[26]\(2),
      I1 => \mi_wrap_be_next[57]_i_5_n_0\,
      I2 => \mi_wrap_be_next[43]_i_4_n_0\,
      I3 => \^goreg_dm.dout_i_reg[26]\(1),
      I4 => \mi_wrap_be_next[28]_i_4_n_0\,
      I5 => \^goreg_dm.dout_i_reg[26]\(0),
      O => \mi_wrap_be_next[25]_i_2_n_0\
    );
\mi_wrap_be_next[25]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00DC00DC0000F000"
    )
        port map (
      I0 => \mi_wrap_be_next[57]_i_4_n_0\,
      I1 => size(2),
      I2 => \mi_wrap_be_next[27]_i_2_n_0\,
      I3 => size(1),
      I4 => \mi_wrap_be_next[27]_i_3_n_0\,
      I5 => size(0),
      O => \mi_wrap_be_next[25]_i_3_n_0\
    );
\mi_wrap_be_next[26]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000CD89FFFF"
    )
        port map (
      I0 => size(0),
      I1 => size(2),
      I2 => \mi_wrap_be_next[26]_i_2_n_0\,
      I3 => size(1),
      I4 => \^fsm_sequential_mi_state_reg[2]_0\,
      I5 => \mi_wrap_be_next[26]_i_3_n_0\,
      O => \mi_wrap_be_next[26]_i_1_n_0\
    );
\mi_wrap_be_next[26]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFF0FFFDFFFFFFFF"
    )
        port map (
      I0 => p_0_in(0),
      I1 => p_0_in(1),
      I2 => \mi_wrap_be_next[59]_i_4_n_0\,
      I3 => p_3_in,
      I4 => size(1),
      I5 => \mi_wrap_be_next[27]_i_2_n_0\,
      O => \mi_wrap_be_next[26]_i_2_n_0\
    );
\mi_wrap_be_next[26]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0011333000113333"
    )
        port map (
      I0 => \^goreg_dm.dout_i_reg[26]\(1),
      I1 => \^fsm_sequential_mi_state_reg[2]_0\,
      I2 => \mi_wrap_be_next[28]_i_4_n_0\,
      I3 => \^goreg_dm.dout_i_reg[26]\(0),
      I4 => \^goreg_dm.dout_i_reg[26]\(2),
      I5 => \mi_wrap_be_next[42]_i_4_n_0\,
      O => \mi_wrap_be_next[26]_i_3_n_0\
    );
\mi_wrap_be_next[27]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FFFF0008"
    )
        port map (
      I0 => \mi_wrap_be_next[27]_i_2_n_0\,
      I1 => size(1),
      I2 => size(0),
      I3 => \mi_wrap_be_next[27]_i_3_n_0\,
      I4 => \mi_wrap_be_next[31]_i_2_n_0\,
      I5 => \mi_wrap_be_next[27]_i_4_n_0\,
      O => \mi_wrap_be_next[27]_i_1_n_0\
    );
\mi_wrap_be_next[27]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => p_0_in(2),
      I1 => p_0_in(3),
      I2 => p_0_in(4),
      O => \mi_wrap_be_next[27]_i_2_n_0\
    );
\mi_wrap_be_next[27]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
        port map (
      I0 => p_3_in,
      I1 => p_2_in,
      I2 => \next_mi_len_reg_n_0_[1]\,
      O => \mi_wrap_be_next[27]_i_3_n_0\
    );
\mi_wrap_be_next[27]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000000303FFFB"
    )
        port map (
      I0 => \mi_wrap_be_next[28]_i_4_n_0\,
      I1 => \^goreg_dm.dout_i_reg[26]\(1),
      I2 => \^goreg_dm.dout_i_reg[26]\(0),
      I3 => \mi_wrap_be_next[43]_i_4_n_0\,
      I4 => \^goreg_dm.dout_i_reg[26]\(2),
      I5 => \^fsm_sequential_mi_state_reg[2]_0\,
      O => \mi_wrap_be_next[27]_i_4_n_0\
    );
\mi_wrap_be_next[28]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFBA0000FFBAFFBA"
    )
        port map (
      I0 => \mi_wrap_be_next[28]_i_2_n_0\,
      I1 => \mi_wrap_be_next[29]_i_2_n_0\,
      I2 => \mi_wrap_be_next[41]_i_2_n_0\,
      I3 => \mi_wrap_be_next[31]_i_2_n_0\,
      I4 => \mi_wrap_be_next[28]_i_3_n_0\,
      I5 => \mi_wrap_be_next[30]_i_4_n_0\,
      O => \mi_wrap_be_next[28]_i_1_n_0\
    );
\mi_wrap_be_next[28]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000080"
    )
        port map (
      I0 => p_0_in(2),
      I1 => p_0_in(1),
      I2 => p_0_in(3),
      I3 => p_0_in(4),
      I4 => \mi_wrap_be_next[52]_i_4_n_0\,
      O => \mi_wrap_be_next[28]_i_2_n_0\
    );
\mi_wrap_be_next[28]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0101FF0101010101"
    )
        port map (
      I0 => \mi_wrap_be_next[29]_i_3_n_0\,
      I1 => \^goreg_dm.dout_i_reg[26]\(2),
      I2 => \^goreg_dm.dout_i_reg[26]\(1),
      I3 => \^m_axi_awaddr\(2),
      I4 => \mi_wrap_be_next[28]_i_4_n_0\,
      I5 => \mi_wrap_be_next[60]_i_3_n_0\,
      O => \mi_wrap_be_next[28]_i_3_n_0\
    );
\mi_wrap_be_next[28]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"DF"
    )
        port map (
      I0 => \^m_axi_awaddr\(4),
      I1 => \^m_axi_awaddr\(5),
      I2 => \^m_axi_awaddr\(3),
      O => \mi_wrap_be_next[28]_i_4_n_0\
    );
\mi_wrap_be_next[29]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000F1F1F1F1F1"
    )
        port map (
      I0 => size(1),
      I1 => \mi_wrap_be_next[29]_i_2_n_0\,
      I2 => \mi_wrap_be_next[31]_i_2_n_0\,
      I3 => \^goreg_dm.dout_i_reg[26]\(1),
      I4 => \mi_wrap_be_next[29]_i_3_n_0\,
      I5 => \mi_wrap_be_next[30]_i_4_n_0\,
      O => \mi_wrap_be_next[29]_i_1_n_0\
    );
\mi_wrap_be_next[29]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFF7FF"
    )
        port map (
      I0 => p_0_in(1),
      I1 => p_0_in(2),
      I2 => p_3_in,
      I3 => size(0),
      I4 => \mi_wrap_be_next[59]_i_4_n_0\,
      I5 => \mi_wrap_be_next[29]_i_4_n_0\,
      O => \mi_wrap_be_next[29]_i_2_n_0\
    );
\mi_wrap_be_next[29]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFEFFFFFFFFFFFFF"
    )
        port map (
      I0 => \mi_wrap_be_next[29]_i_5_n_0\,
      I1 => \mi_wrap_be_next[59]_i_5_n_0\,
      I2 => \^goreg_dm.dout_i_reg[26]\(0),
      I3 => \^d\(3),
      I4 => \^m_axi_awaddr\(2),
      I5 => \^m_axi_awaddr\(3),
      O => \mi_wrap_be_next[29]_i_3_n_0\
    );
\mi_wrap_be_next[29]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => p_0_in(4),
      I1 => p_0_in(3),
      O => \mi_wrap_be_next[29]_i_4_n_0\
    );
\mi_wrap_be_next[29]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \^m_axi_awaddr\(5),
      I1 => \^m_axi_awaddr\(4),
      O => \mi_wrap_be_next[29]_i_5_n_0\
    );
\mi_wrap_be_next[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B0FF0000B0FFB0FF"
    )
        port map (
      I0 => \mi_wrap_be_next[2]_i_2_n_0\,
      I1 => \mi_wrap_be_next[2]_i_3_n_0\,
      I2 => \mi_wrap_be_next[2]_i_4_n_0\,
      I3 => \mi_wrap_be_next[45]_i_3_n_0\,
      I4 => \mi_wrap_be_next[2]_i_5_n_0\,
      I5 => \mi_wrap_be_next[45]_i_5_n_0\,
      O => \mi_wrap_be_next[2]_i_1_n_0\
    );
\mi_wrap_be_next[2]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => p_2_in,
      I1 => p_3_in,
      I2 => size(0),
      I3 => size(1),
      I4 => \next_mi_len_reg_n_0_[1]\,
      I5 => \mi_wrap_be_next[2]_i_6_n_0\,
      O => \mi_wrap_be_next[2]_i_2_n_0\
    );
\mi_wrap_be_next[2]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00005D4D"
    )
        port map (
      I0 => size(2),
      I1 => size(0),
      I2 => size(1),
      I3 => \mi_wrap_be_next[3]_i_6_n_0\,
      I4 => \mi_wrap_be_next[7]_i_2_n_0\,
      O => \mi_wrap_be_next[2]_i_3_n_0\
    );
\mi_wrap_be_next[2]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => size(1),
      I1 => size(2),
      O => \mi_wrap_be_next[2]_i_4_n_0\
    );
\mi_wrap_be_next[2]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000155555555"
    )
        port map (
      I0 => \mi_be[60]_i_2_n_0\,
      I1 => \mi_wrap_be_next[44]_i_6_n_0\,
      I2 => \^d\(1),
      I3 => \mi_wrap_be_next[5]_i_5_n_0\,
      I4 => \mi_wrap_be_next[10]_i_5_n_0\,
      I5 => \mi_wrap_be_next[2]_i_7_n_0\,
      O => \mi_wrap_be_next[2]_i_5_n_0\
    );
\mi_wrap_be_next[2]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFEFFFF"
    )
        port map (
      I0 => p_0_in(4),
      I1 => p_0_in(3),
      I2 => p_0_in(1),
      I3 => p_0_in(2),
      I4 => p_0_in(0),
      O => \mi_wrap_be_next[2]_i_6_n_0\
    );
\mi_wrap_be_next[2]_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"11551011"
    )
        port map (
      I0 => \mi_wrap_be_next[5]_i_4_n_0\,
      I1 => \^goreg_dm.dout_i_reg[26]\(2),
      I2 => \mi_wrap_be_next[2]_i_8_n_0\,
      I3 => \^goreg_dm.dout_i_reg[26]\(1),
      I4 => \^goreg_dm.dout_i_reg[26]\(0),
      O => \mi_wrap_be_next[2]_i_7_n_0\
    );
\mi_wrap_be_next[2]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FFFF00AE"
    )
        port map (
      I0 => \^m_axi_awaddr\(4),
      I1 => \^m_axi_awaddr\(3),
      I2 => \^d\(1),
      I3 => \^d\(2),
      I4 => \^m_axi_awaddr\(5),
      I5 => \^d\(3),
      O => \mi_wrap_be_next[2]_i_8_n_0\
    );
\mi_wrap_be_next[30]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000F200F2F2F2F2"
    )
        port map (
      I0 => \mi_wrap_be_next[58]_i_2_n_0\,
      I1 => \mi_wrap_be_next[30]_i_2_n_0\,
      I2 => \mi_wrap_be_next[31]_i_2_n_0\,
      I3 => \mi_wrap_be_next[46]_i_4_n_0\,
      I4 => \mi_wrap_be_next[30]_i_3_n_0\,
      I5 => \mi_wrap_be_next[30]_i_4_n_0\,
      O => \mi_wrap_be_next[30]_i_1_n_0\
    );
\mi_wrap_be_next[30]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF7FFF"
    )
        port map (
      I0 => p_0_in(0),
      I1 => p_0_in(2),
      I2 => p_0_in(1),
      I3 => p_0_in(3),
      I4 => p_0_in(4),
      O => \mi_wrap_be_next[30]_i_2_n_0\
    );
\mi_wrap_be_next[30]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F7FFFFFF"
    )
        port map (
      I0 => \^m_axi_awaddr\(1),
      I1 => \^m_axi_awaddr\(4),
      I2 => \^m_axi_awaddr\(5),
      I3 => \^m_axi_awaddr\(3),
      I4 => \^m_axi_awaddr\(2),
      O => \mi_wrap_be_next[30]_i_3_n_0\
    );
\mi_wrap_be_next[30]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1115"
    )
        port map (
      I0 => \^fsm_sequential_mi_state_reg[2]_0\,
      I1 => \^goreg_dm.dout_i_reg[26]\(2),
      I2 => \^goreg_dm.dout_i_reg[26]\(0),
      I3 => \^goreg_dm.dout_i_reg[26]\(1),
      O => \mi_wrap_be_next[30]_i_4_n_0\
    );
\mi_wrap_be_next[31]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAAA800"
    )
        port map (
      I0 => \mi_wrap_be_next[31]_i_2_n_0\,
      I1 => \^goreg_dm.dout_i_reg[26]\(1),
      I2 => \^goreg_dm.dout_i_reg[26]\(0),
      I3 => \^goreg_dm.dout_i_reg[26]\(2),
      I4 => \^fsm_sequential_mi_state_reg[2]_0\,
      O => \mi_wrap_be_next[31]_i_1_n_0\
    );
\mi_wrap_be_next[31]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A8FF"
    )
        port map (
      I0 => size(2),
      I1 => size(1),
      I2 => size(0),
      I3 => \^fsm_sequential_mi_state_reg[2]_0\,
      O => \mi_wrap_be_next[31]_i_2_n_0\
    );
\mi_wrap_be_next[32]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"73F350F0FFFF50F0"
    )
        port map (
      I0 => \mi_wrap_be_next[33]_i_3_n_0\,
      I1 => \mi_wrap_be_next[33]_i_2_n_0\,
      I2 => \mi_wrap_be_next[45]_i_5_n_0\,
      I3 => \mi_wrap_be_next[32]_i_2_n_0\,
      I4 => \mi_wrap_be_next[45]_i_3_n_0\,
      I5 => \mi_wrap_be_next[32]_i_3_n_0\,
      O => \mi_wrap_be_next[32]_i_1_n_0\
    );
\mi_wrap_be_next[32]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFD0"
    )
        port map (
      I0 => \^d\(2),
      I1 => \^m_axi_awaddr\(3),
      I2 => \mi_wrap_be_next[32]_i_4_n_0\,
      I3 => \mi_wrap_be_next[40]_i_6_n_0\,
      I4 => \^goreg_dm.dout_i_reg[26]\(1),
      I5 => \^goreg_dm.dout_i_reg[26]\(0),
      O => \mi_wrap_be_next[32]_i_2_n_0\
    );
\mi_wrap_be_next[32]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFEF"
    )
        port map (
      I0 => \mi_wrap_be_next[48]_i_2_n_0\,
      I1 => p_0_in(3),
      I2 => p_0_in(4),
      I3 => size(1),
      I4 => size(0),
      O => \mi_wrap_be_next[32]_i_3_n_0\
    );
\mi_wrap_be_next[32]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5554555555545554"
    )
        port map (
      I0 => \^d\(3),
      I1 => \^m_axi_awaddr\(2),
      I2 => \^m_axi_awaddr\(3),
      I3 => \^d\(2),
      I4 => \^d\(1),
      I5 => \^m_axi_awaddr\(1),
      O => \mi_wrap_be_next[32]_i_4_n_0\
    );
\mi_wrap_be_next[33]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F44"
    )
        port map (
      I0 => \mi_wrap_be_next[33]_i_2_n_0\,
      I1 => \mi_wrap_be_next[45]_i_3_n_0\,
      I2 => \mi_wrap_be_next[33]_i_3_n_0\,
      I3 => \mi_wrap_be_next[45]_i_5_n_0\,
      O => \mi_wrap_be_next[33]_i_1_n_0\
    );
\mi_wrap_be_next[33]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAA08A8AAAA"
    )
        port map (
      I0 => \mi_wrap_be_next[34]_i_2_n_0\,
      I1 => \mi_wrap_be_next[33]_i_4_n_0\,
      I2 => p_3_in,
      I3 => p_0_in(4),
      I4 => size(0),
      I5 => size(1),
      O => \mi_wrap_be_next[33]_i_2_n_0\
    );
\mi_wrap_be_next[33]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAA08A8AAAA"
    )
        port map (
      I0 => \mi_wrap_be_next[34]_i_7_n_0\,
      I1 => \mi_wrap_be_next[33]_i_5_n_0\,
      I2 => \^d\(3),
      I3 => \^m_axi_awaddr\(5),
      I4 => \^goreg_dm.dout_i_reg[26]\(0),
      I5 => \^goreg_dm.dout_i_reg[26]\(1),
      O => \mi_wrap_be_next[33]_i_3_n_0\
    );
\mi_wrap_be_next[33]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF5150FFFF"
    )
        port map (
      I0 => p_2_in,
      I1 => \next_mi_len_reg_n_0_[1]\,
      I2 => p_0_in(2),
      I3 => p_0_in(1),
      I4 => p_0_in(4),
      I5 => p_0_in(3),
      O => \mi_wrap_be_next[33]_i_4_n_0\
    );
\mi_wrap_be_next[33]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF5150FFFF"
    )
        port map (
      I0 => \^d\(2),
      I1 => \^d\(1),
      I2 => \^m_axi_awaddr\(3),
      I3 => \^m_axi_awaddr\(2),
      I4 => \^m_axi_awaddr\(5),
      I5 => \^m_axi_awaddr\(4),
      O => \mi_wrap_be_next[33]_i_5_n_0\
    );
\mi_wrap_be_next[34]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5700FFFF57005700"
    )
        port map (
      I0 => \mi_wrap_be_next[34]_i_2_n_0\,
      I1 => \mi_wrap_be_next[34]_i_3_n_0\,
      I2 => \mi_wrap_be_next[34]_i_4_n_0\,
      I3 => \mi_wrap_be_next[45]_i_3_n_0\,
      I4 => \mi_wrap_be_next[34]_i_5_n_0\,
      I5 => \mi_wrap_be_next[45]_i_5_n_0\,
      O => \mi_wrap_be_next[34]_i_1_n_0\
    );
\mi_wrap_be_next[34]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"000000F7"
    )
        port map (
      I0 => \mi_wrap_be_next[34]_i_6_n_0\,
      I1 => size(1),
      I2 => size(0),
      I3 => \mi_wrap_be_next[39]_i_3_n_0\,
      I4 => size(2),
      O => \mi_wrap_be_next[34]_i_2_n_0\
    );
\mi_wrap_be_next[34]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFDFF"
    )
        port map (
      I0 => p_0_in(0),
      I1 => p_0_in(1),
      I2 => p_0_in(2),
      I3 => p_0_in(4),
      I4 => p_0_in(3),
      O => \mi_wrap_be_next[34]_i_3_n_0\
    );
\mi_wrap_be_next[34]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => \next_mi_len_reg_n_0_[1]\,
      I1 => size(1),
      I2 => size(0),
      I3 => p_3_in,
      I4 => p_2_in,
      O => \mi_wrap_be_next[34]_i_4_n_0\
    );
\mi_wrap_be_next[34]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAAAAAAAA2"
    )
        port map (
      I0 => \mi_wrap_be_next[34]_i_7_n_0\,
      I1 => \^m_axi_awaddr\(1),
      I2 => \^m_axi_awaddr\(2),
      I3 => \mi_wrap_be_next[34]_i_8_n_0\,
      I4 => \^d\(1),
      I5 => \mi_wrap_be_next[44]_i_6_n_0\,
      O => \mi_wrap_be_next[34]_i_5_n_0\
    );
\mi_wrap_be_next[34]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FF005100"
    )
        port map (
      I0 => p_0_in(3),
      I1 => p_0_in(2),
      I2 => \next_mi_len_reg_n_0_[1]\,
      I3 => p_0_in(4),
      I4 => p_2_in,
      I5 => p_3_in,
      O => \mi_wrap_be_next[34]_i_6_n_0\
    );
\mi_wrap_be_next[34]_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"11111011"
    )
        port map (
      I0 => \mi_wrap_be_next[39]_i_5_n_0\,
      I1 => \^goreg_dm.dout_i_reg[26]\(2),
      I2 => \mi_wrap_be_next[35]_i_4_n_0\,
      I3 => \^goreg_dm.dout_i_reg[26]\(1),
      I4 => \^goreg_dm.dout_i_reg[26]\(0),
      O => \mi_wrap_be_next[34]_i_7_n_0\
    );
\mi_wrap_be_next[34]_i_8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FB"
    )
        port map (
      I0 => \^m_axi_awaddr\(3),
      I1 => \^m_axi_awaddr\(5),
      I2 => \^m_axi_awaddr\(4),
      O => \mi_wrap_be_next[34]_i_8_n_0\
    );
\mi_wrap_be_next[35]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAAA080808"
    )
        port map (
      I0 => \mi_wrap_be_next[37]_i_4_n_0\,
      I1 => \^goreg_dm.dout_i_reg[26]\(1),
      I2 => \mi_wrap_be_next[35]_i_4_n_0\,
      I3 => \^goreg_dm.dout_i_reg[26]\(2),
      I4 => \mi_wrap_be_next[37]_i_5_n_0\,
      I5 => \^goreg_dm.dout_i_reg[26]\(0),
      O => \mi_wrap_be_next[35]_i_2_n_0\
    );
\mi_wrap_be_next[35]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAA80AA80AA80"
    )
        port map (
      I0 => \mi_wrap_be_next[37]_i_7_n_0\,
      I1 => \mi_wrap_be_next[34]_i_6_n_0\,
      I2 => size(1),
      I3 => size(0),
      I4 => size(2),
      I5 => \mi_wrap_be_next[11]_i_4_n_0\,
      O => \mi_wrap_be_next[35]_i_3_n_0\
    );
\mi_wrap_be_next[35]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"DFCFDFCFDFDFDFCF"
    )
        port map (
      I0 => \^d\(2),
      I1 => \^d\(3),
      I2 => \^m_axi_awaddr\(5),
      I3 => \^m_axi_awaddr\(4),
      I4 => \^m_axi_awaddr\(3),
      I5 => \^d\(1),
      O => \mi_wrap_be_next[35]_i_4_n_0\
    );
\mi_wrap_be_next[36]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF44F444444444"
    )
        port map (
      I0 => \mi_wrap_be_next[36]_i_2_n_0\,
      I1 => \mi_wrap_be_next[45]_i_3_n_0\,
      I2 => \mi_wrap_be_next[36]_i_3_n_0\,
      I3 => \mi_wrap_be_next[36]_i_4_n_0\,
      I4 => \mi_wrap_be_next[36]_i_5_n_0\,
      I5 => \mi_wrap_be_next[45]_i_5_n_0\,
      O => \mi_wrap_be_next[36]_i_1_n_0\
    );
\mi_wrap_be_next[36]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000000000FF07"
    )
        port map (
      I0 => \mi_wrap_be_next[36]_i_6_n_0\,
      I1 => size(0),
      I2 => \mi_wrap_be_next[36]_i_7_n_0\,
      I3 => \mi_wrap_be_next[36]_i_8_n_0\,
      I4 => size(2),
      I5 => \mi_wrap_be_next[39]_i_3_n_0\,
      O => \mi_wrap_be_next[36]_i_2_n_0\
    );
\mi_wrap_be_next[36]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^goreg_dm.dout_i_reg[26]\(0),
      I1 => \^goreg_dm.dout_i_reg[26]\(1),
      O => \mi_wrap_be_next[36]_i_3_n_0\
    );
\mi_wrap_be_next[36]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFEFFFFFFFF"
    )
        port map (
      I0 => \mi_wrap_be_next[40]_i_6_n_0\,
      I1 => \^m_axi_awaddr\(3),
      I2 => \^d\(3),
      I3 => \^d\(2),
      I4 => \^d\(1),
      I5 => \^m_axi_awaddr\(2),
      O => \mi_wrap_be_next[36]_i_4_n_0\
    );
\mi_wrap_be_next[36]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFF0100"
    )
        port map (
      I0 => \mi_wrap_be_next[36]_i_9_n_0\,
      I1 => \mi_wrap_be_next[40]_i_6_n_0\,
      I2 => \^m_axi_awaddr\(3),
      I3 => \^m_axi_awaddr\(2),
      I4 => \mi_wrap_be_next[39]_i_5_n_0\,
      I5 => \^goreg_dm.dout_i_reg[26]\(2),
      O => \mi_wrap_be_next[36]_i_5_n_0\
    );
\mi_wrap_be_next[36]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => size(1),
      I1 => p_3_in,
      I2 => p_2_in,
      I3 => \next_mi_len_reg_n_0_[1]\,
      O => \mi_wrap_be_next[36]_i_6_n_0\
    );
\mi_wrap_be_next[36]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000000000000B"
    )
        port map (
      I0 => \next_mi_len_reg_n_0_[1]\,
      I1 => p_0_in(0),
      I2 => size(1),
      I3 => size(0),
      I4 => p_3_in,
      I5 => p_2_in,
      O => \mi_wrap_be_next[36]_i_7_n_0\
    );
\mi_wrap_be_next[36]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FBFF"
    )
        port map (
      I0 => p_0_in(3),
      I1 => p_0_in(4),
      I2 => p_0_in(2),
      I3 => p_0_in(1),
      O => \mi_wrap_be_next[36]_i_8_n_0\
    );
\mi_wrap_be_next[36]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFEFFFFFFFEFFFE"
    )
        port map (
      I0 => \^d\(3),
      I1 => \^d\(2),
      I2 => \^goreg_dm.dout_i_reg[26]\(1),
      I3 => \^goreg_dm.dout_i_reg[26]\(0),
      I4 => \^d\(1),
      I5 => \^m_axi_awaddr\(1),
      O => \mi_wrap_be_next[36]_i_9_n_0\
    );
\mi_wrap_be_next[37]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00F10000F100F100"
    )
        port map (
      I0 => \^goreg_dm.dout_i_reg[26]\(1),
      I1 => \mi_wrap_be_next[36]_i_4_n_0\,
      I2 => \mi_wrap_be_next[37]_i_4_n_0\,
      I3 => \^goreg_dm.dout_i_reg[26]\(0),
      I4 => \mi_wrap_be_next[37]_i_5_n_0\,
      I5 => \^goreg_dm.dout_i_reg[26]\(2),
      O => \mi_wrap_be_next[37]_i_2_n_0\
    );
\mi_wrap_be_next[37]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000E0000E0E0E0E0"
    )
        port map (
      I0 => \mi_wrap_be_next[37]_i_6_n_0\,
      I1 => \mi_wrap_be_next[37]_i_7_n_0\,
      I2 => size(0),
      I3 => \next_mi_len_reg_n_0_[1]\,
      I4 => p_0_in(4),
      I5 => size(2),
      O => \mi_wrap_be_next[37]_i_3_n_0\
    );
\mi_wrap_be_next[37]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0B000000FFFFFFFF"
    )
        port map (
      I0 => \^d\(1),
      I1 => \^m_axi_awaddr\(4),
      I2 => \^d\(2),
      I3 => \^m_axi_awaddr\(5),
      I4 => \^goreg_dm.dout_i_reg[26]\(1),
      I5 => \^goreg_dm.dout_i_reg[26]\(0),
      O => \mi_wrap_be_next[37]_i_4_n_0\
    );
\mi_wrap_be_next[37]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^m_axi_awaddr\(5),
      I1 => \^d\(1),
      O => \mi_wrap_be_next[37]_i_5_n_0\
    );
\mi_wrap_be_next[37]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000800"
    )
        port map (
      I0 => \mi_wrap_be_next[36]_i_6_n_0\,
      I1 => p_0_in(1),
      I2 => p_0_in(2),
      I3 => p_0_in(4),
      I4 => p_0_in(3),
      O => \mi_wrap_be_next[37]_i_6_n_0\
    );
\mi_wrap_be_next[37]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"22020000FFFFFFFF"
    )
        port map (
      I0 => p_0_in(4),
      I1 => p_2_in,
      I2 => p_0_in(3),
      I3 => \next_mi_len_reg_n_0_[1]\,
      I4 => size(1),
      I5 => size(0),
      O => \mi_wrap_be_next[37]_i_7_n_0\
    );
\mi_wrap_be_next[38]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"04FF000004FF04FF"
    )
        port map (
      I0 => \mi_wrap_be_next[36]_i_4_n_0\,
      I1 => \^m_axi_awaddr\(1),
      I2 => \^goreg_dm.dout_i_reg[26]\(2),
      I3 => \mi_wrap_be_next[38]_i_4_n_0\,
      I4 => \mi_wrap_be_next[39]_i_5_n_0\,
      I5 => \mi_wrap_be_next[16]_i_8_n_0\,
      O => \mi_wrap_be_next[38]_i_2_n_0\
    );
\mi_wrap_be_next[38]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"01FF000001FF01FF"
    )
        port map (
      I0 => \mi_wrap_be_next[38]_i_5_n_0\,
      I1 => \mi_wrap_be_next[27]_i_3_n_0\,
      I2 => size(2),
      I3 => \mi_wrap_be_next[38]_i_6_n_0\,
      I4 => \mi_wrap_be_next[39]_i_3_n_0\,
      I5 => \mi_wrap_be_next[15]_i_2_n_0\,
      O => \mi_wrap_be_next[38]_i_3_n_0\
    );
\mi_wrap_be_next[38]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00F7"
    )
        port map (
      I0 => \^goreg_dm.dout_i_reg[26]\(2),
      I1 => \^m_axi_awaddr\(5),
      I2 => \^d\(1),
      I3 => \^goreg_dm.dout_i_reg[26]\(0),
      O => \mi_wrap_be_next[38]_i_4_n_0\
    );
\mi_wrap_be_next[38]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFDFFFFF"
    )
        port map (
      I0 => p_0_in(1),
      I1 => p_0_in(2),
      I2 => p_0_in(4),
      I3 => p_0_in(3),
      I4 => p_0_in(0),
      O => \mi_wrap_be_next[38]_i_5_n_0\
    );
\mi_wrap_be_next[38]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"5515"
    )
        port map (
      I0 => size(0),
      I1 => size(2),
      I2 => p_0_in(4),
      I3 => \next_mi_len_reg_n_0_[1]\,
      O => \mi_wrap_be_next[38]_i_6_n_0\
    );
\mi_wrap_be_next[39]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EFEFEFE0"
    )
        port map (
      I0 => \mi_wrap_be_next[39]_i_2_n_0\,
      I1 => \mi_wrap_be_next[39]_i_3_n_0\,
      I2 => \^fsm_sequential_mi_state_reg[2]_0\,
      I3 => \mi_wrap_be_next[39]_i_4_n_0\,
      I4 => \mi_wrap_be_next[39]_i_5_n_0\,
      O => \mi_wrap_be_next[39]_i_1_n_0\
    );
\mi_wrap_be_next[39]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CCCC0040"
    )
        port map (
      I0 => size(0),
      I1 => size(2),
      I2 => p_0_in(4),
      I3 => \next_mi_len_reg_n_0_[1]\,
      I4 => size(1),
      O => \mi_wrap_be_next[39]_i_2_n_0\
    );
\mi_wrap_be_next[39]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2202000000000000"
    )
        port map (
      I0 => p_0_in(4),
      I1 => p_2_in,
      I2 => p_0_in(3),
      I3 => \next_mi_len_reg_n_0_[1]\,
      I4 => size(1),
      I5 => size(0),
      O => \mi_wrap_be_next[39]_i_3_n_0\
    );
\mi_wrap_be_next[39]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CCCC0040"
    )
        port map (
      I0 => \^goreg_dm.dout_i_reg[26]\(0),
      I1 => \^goreg_dm.dout_i_reg[26]\(2),
      I2 => \^m_axi_awaddr\(5),
      I3 => \^d\(1),
      I4 => \^goreg_dm.dout_i_reg[26]\(1),
      O => \mi_wrap_be_next[39]_i_4_n_0\
    );
\mi_wrap_be_next[39]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000B0000000"
    )
        port map (
      I0 => \^d\(1),
      I1 => \^m_axi_awaddr\(4),
      I2 => \^goreg_dm.dout_i_reg[26]\(1),
      I3 => \^goreg_dm.dout_i_reg[26]\(0),
      I4 => \^m_axi_awaddr\(5),
      I5 => \^d\(2),
      O => \mi_wrap_be_next[39]_i_5_n_0\
    );
\mi_wrap_be_next[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"DDD0"
    )
        port map (
      I0 => \mi_wrap_be_next[7]_i_3_n_0\,
      I1 => \mi_wrap_be_next[3]_i_2_n_0\,
      I2 => \mi_wrap_be_next[3]_i_3_n_0\,
      I3 => \mi_wrap_be_next[14]_i_3_n_0\,
      O => \mi_wrap_be_next[3]_i_1_n_0\
    );
\mi_wrap_be_next[3]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8A888A888A888A8A"
    )
        port map (
      I0 => \mi_wrap_be_next[3]_i_4_n_0\,
      I1 => \^d\(3),
      I2 => \^m_axi_awaddr\(5),
      I3 => \^d\(2),
      I4 => \mi_wrap_be_next[3]_i_5_n_0\,
      I5 => \^m_axi_awaddr\(4),
      O => \mi_wrap_be_next[3]_i_2_n_0\
    );
\mi_wrap_be_next[3]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AABA"
    )
        port map (
      I0 => \mi_wrap_be_next[7]_i_2_n_0\,
      I1 => \mi_wrap_be_next[3]_i_6_n_0\,
      I2 => size(1),
      I3 => size(0),
      O => \mi_wrap_be_next[3]_i_3_n_0\
    );
\mi_wrap_be_next[3]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^goreg_dm.dout_i_reg[26]\(1),
      I1 => \^goreg_dm.dout_i_reg[26]\(0),
      O => \mi_wrap_be_next[3]_i_4_n_0\
    );
\mi_wrap_be_next[3]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^m_axi_awaddr\(3),
      I1 => \^d\(1),
      O => \mi_wrap_be_next[3]_i_5_n_0\
    );
\mi_wrap_be_next[3]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FFFF00AE"
    )
        port map (
      I0 => p_0_in(3),
      I1 => p_0_in(2),
      I2 => \next_mi_len_reg_n_0_[1]\,
      I3 => p_2_in,
      I4 => p_0_in(4),
      I5 => p_3_in,
      O => \mi_wrap_be_next[3]_i_6_n_0\
    );
\mi_wrap_be_next[40]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFF4F44444444"
    )
        port map (
      I0 => \mi_wrap_be_next[40]_i_2_n_0\,
      I1 => \mi_wrap_be_next[45]_i_3_n_0\,
      I2 => \mi_wrap_be_next[40]_i_3_n_0\,
      I3 => \mi_wrap_be_next[40]_i_4_n_0\,
      I4 => \^goreg_dm.dout_i_reg[26]\(2),
      I5 => \mi_wrap_be_next[45]_i_5_n_0\,
      O => \mi_wrap_be_next[40]_i_1_n_0\
    );
\mi_wrap_be_next[40]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FAFAFACA"
    )
        port map (
      I0 => \mi_wrap_be_next[40]_i_5_n_0\,
      I1 => \mi_wrap_be_next[42]_i_2_n_0\,
      I2 => size(1),
      I3 => size(0),
      I4 => \mi_wrap_be_next[27]_i_3_n_0\,
      I5 => size(2),
      O => \mi_wrap_be_next[40]_i_2_n_0\
    );
\mi_wrap_be_next[40]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFBAAAAAAAA"
    )
        port map (
      I0 => \^goreg_dm.dout_i_reg[26]\(1),
      I1 => \mi_wrap_be_next[56]_i_2_n_0\,
      I2 => \^d\(3),
      I3 => \mi_wrap_be_next[40]_i_6_n_0\,
      I4 => \mi_wrap_be_next[40]_i_7_n_0\,
      I5 => \mi_wrap_be_next[41]_i_4_n_0\,
      O => \mi_wrap_be_next[40]_i_3_n_0\
    );
\mi_wrap_be_next[40]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000008"
    )
        port map (
      I0 => \mi_wrap_be_next[43]_i_3_n_0\,
      I1 => \^goreg_dm.dout_i_reg[26]\(1),
      I2 => \^goreg_dm.dout_i_reg[26]\(0),
      I3 => \^d\(3),
      I4 => \^d\(2),
      I5 => \^d\(1),
      O => \mi_wrap_be_next[40]_i_4_n_0\
    );
\mi_wrap_be_next[40]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFBFFFB3FFBFFFBF"
    )
        port map (
      I0 => \mi_wrap_be_next[57]_i_4_n_0\,
      I1 => p_0_in(2),
      I2 => size(0),
      I3 => \mi_wrap_be_next[40]_i_8_n_0\,
      I4 => p_3_in,
      I5 => \mi_wrap_be_next[40]_i_9_n_0\,
      O => \mi_wrap_be_next[40]_i_5_n_0\
    );
\mi_wrap_be_next[40]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \^m_axi_awaddr\(4),
      I1 => \^m_axi_awaddr\(5),
      O => \mi_wrap_be_next[40]_i_6_n_0\
    );
\mi_wrap_be_next[40]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \^goreg_dm.dout_i_reg[26]\(0),
      I1 => \^m_axi_awaddr\(3),
      O => \mi_wrap_be_next[40]_i_7_n_0\
    );
\mi_wrap_be_next[40]_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => p_0_in(3),
      I1 => p_0_in(4),
      O => \mi_wrap_be_next[40]_i_8_n_0\
    );
\mi_wrap_be_next[40]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F0FD"
    )
        port map (
      I0 => p_0_in(0),
      I1 => \next_mi_len_reg_n_0_[1]\,
      I2 => p_2_in,
      I3 => p_0_in(1),
      O => \mi_wrap_be_next[40]_i_9_n_0\
    );
\mi_wrap_be_next[41]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000F200F2F2F2F2"
    )
        port map (
      I0 => \mi_wrap_be_next[41]_i_2_n_0\,
      I1 => \mi_wrap_be_next[41]_i_3_n_0\,
      I2 => \mi_wrap_be_next[43]_i_2_n_0\,
      I3 => \mi_wrap_be_next[49]_i_4_n_0\,
      I4 => \mi_wrap_be_next[41]_i_4_n_0\,
      I5 => \mi_wrap_be_next[41]_i_5_n_0\,
      O => \mi_wrap_be_next[41]_i_1_n_0\
    );
\mi_wrap_be_next[41]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => size(2),
      I1 => size(1),
      O => \mi_wrap_be_next[41]_i_2_n_0\
    );
\mi_wrap_be_next[41]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFF2FFFF"
    )
        port map (
      I0 => p_0_in(1),
      I1 => \next_mi_len_reg_n_0_[1]\,
      I2 => p_3_in,
      I3 => p_2_in,
      I4 => size(0),
      I5 => \mi_wrap_be_next[42]_i_2_n_0\,
      O => \mi_wrap_be_next[41]_i_3_n_0\
    );
\mi_wrap_be_next[41]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEFEFFFFFFFFFFFF"
    )
        port map (
      I0 => \^d\(3),
      I1 => \^d\(2),
      I2 => \^m_axi_awaddr\(2),
      I3 => \^d\(1),
      I4 => \mi_wrap_be_next[43]_i_3_n_0\,
      I5 => \^goreg_dm.dout_i_reg[26]\(0),
      O => \mi_wrap_be_next[41]_i_4_n_0\
    );
\mi_wrap_be_next[41]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000000055F7"
    )
        port map (
      I0 => \mi_wrap_cnt[3]_i_7_n_0\,
      I1 => \^m_axi_awaddr\(5),
      I2 => \^d\(1),
      I3 => \^goreg_dm.dout_i_reg[26]\(1),
      I4 => \^fsm_sequential_mi_state_reg[2]_0\,
      I5 => \mi_wrap_be_next[40]_i_4_n_0\,
      O => \mi_wrap_be_next[41]_i_5_n_0\
    );
\mi_wrap_be_next[42]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF020000FF02FF02"
    )
        port map (
      I0 => \mi_wrap_be_next[58]_i_2_n_0\,
      I1 => \mi_wrap_be_next[42]_i_2_n_0\,
      I2 => \mi_wrap_be_next[58]_i_3_n_0\,
      I3 => \mi_wrap_be_next[43]_i_2_n_0\,
      I4 => \mi_wrap_be_next[42]_i_3_n_0\,
      I5 => \mi_wrap_be_next[47]_i_3_n_0\,
      O => \mi_wrap_be_next[42]_i_1_n_0\
    );
\mi_wrap_be_next[42]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"DF"
    )
        port map (
      I0 => p_0_in(4),
      I1 => p_0_in(3),
      I2 => p_0_in(2),
      O => \mi_wrap_be_next[42]_i_2_n_0\
    );
\mi_wrap_be_next[42]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000080"
    )
        port map (
      I0 => \mi_wrap_be_next[42]_i_4_n_0\,
      I1 => \^m_axi_awaddr\(3),
      I2 => \^m_axi_awaddr\(5),
      I3 => \^m_axi_awaddr\(4),
      I4 => \^goreg_dm.dout_i_reg[26]\(2),
      I5 => \^goreg_dm.dout_i_reg[26]\(0),
      O => \mi_wrap_be_next[42]_i_3_n_0\
    );
\mi_wrap_be_next[42]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000000F0004"
    )
        port map (
      I0 => \^m_axi_awaddr\(2),
      I1 => \^m_axi_awaddr\(1),
      I2 => \^d\(2),
      I3 => \^d\(1),
      I4 => \^goreg_dm.dout_i_reg[26]\(1),
      I5 => \^d\(3),
      O => \mi_wrap_be_next[42]_i_4_n_0\
    );
\mi_wrap_be_next[43]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000080AAAAAAAA"
    )
        port map (
      I0 => \mi_wrap_be_next[43]_i_2_n_0\,
      I1 => \mi_wrap_be_next[43]_i_3_n_0\,
      I2 => \^goreg_dm.dout_i_reg[26]\(1),
      I3 => \^goreg_dm.dout_i_reg[26]\(0),
      I4 => \mi_wrap_be_next[43]_i_4_n_0\,
      I5 => \mi_wrap_be_next[47]_i_3_n_0\,
      O => \mi_wrap_be_next[43]_i_1_n_0\
    );
\mi_wrap_be_next[43]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFDDDD55D5"
    )
        port map (
      I0 => \^fsm_sequential_mi_state_reg[2]_0\,
      I1 => \mi_wrap_be_next[47]_i_2_n_0\,
      I2 => p_0_in(4),
      I3 => \next_mi_len_reg_n_0_[1]\,
      I4 => size(1),
      I5 => \mi_wrap_be_next[43]_i_5_n_0\,
      O => \mi_wrap_be_next[43]_i_2_n_0\
    );
\mi_wrap_be_next[43]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => \^m_axi_awaddr\(3),
      I1 => \^m_axi_awaddr\(5),
      I2 => \^m_axi_awaddr\(4),
      O => \mi_wrap_be_next[43]_i_3_n_0\
    );
\mi_wrap_be_next[43]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
        port map (
      I0 => \^d\(3),
      I1 => \^d\(2),
      I2 => \^d\(1),
      O => \mi_wrap_be_next[43]_i_4_n_0\
    );
\mi_wrap_be_next[43]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000004"
    )
        port map (
      I0 => \mi_wrap_be_next[42]_i_2_n_0\,
      I1 => size(1),
      I2 => size(0),
      I3 => p_3_in,
      I4 => p_2_in,
      I5 => \next_mi_len_reg_n_0_[1]\,
      O => \mi_wrap_be_next[43]_i_5_n_0\
    );
\mi_wrap_be_next[44]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E0EE"
    )
        port map (
      I0 => \mi_wrap_be_next[44]_i_2_n_0\,
      I1 => \mi_wrap_be_next[46]_i_3_n_0\,
      I2 => \mi_wrap_be_next[44]_i_3_n_0\,
      I3 => \mi_wrap_be_next[47]_i_3_n_0\,
      O => \mi_wrap_be_next[44]_i_1_n_0\
    );
\mi_wrap_be_next[44]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000003F1F"
    )
        port map (
      I0 => p_0_in(0),
      I1 => \mi_wrap_be_next[44]_i_4_n_0\,
      I2 => \mi_wrap_be_next[44]_i_5_n_0\,
      I3 => \next_mi_len_reg_n_0_[1]\,
      I4 => \mi_wrap_be_next[45]_i_6_n_0\,
      I5 => size(2),
      O => \mi_wrap_be_next[44]_i_2_n_0\
    );
\mi_wrap_be_next[44]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000003F1F0000"
    )
        port map (
      I0 => \^m_axi_awaddr\(1),
      I1 => \mi_wrap_be_next[44]_i_6_n_0\,
      I2 => \mi_wrap_be_next[21]_i_2_n_0\,
      I3 => \^d\(1),
      I4 => \mi_wrap_be_next[44]_i_7_n_0\,
      I5 => \^goreg_dm.dout_i_reg[26]\(2),
      O => \mi_wrap_be_next[44]_i_3_n_0\
    );
\mi_wrap_be_next[44]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => p_2_in,
      I1 => p_3_in,
      I2 => size(0),
      I3 => size(1),
      O => \mi_wrap_be_next[44]_i_4_n_0\
    );
\mi_wrap_be_next[44]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFEFFFF"
    )
        port map (
      I0 => \next_mi_len_reg_n_0_[1]\,
      I1 => p_2_in,
      I2 => p_3_in,
      I3 => size(1),
      I4 => size(0),
      O => \mi_wrap_be_next[44]_i_5_n_0\
    );
\mi_wrap_be_next[44]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \^goreg_dm.dout_i_reg[26]\(0),
      I1 => \^goreg_dm.dout_i_reg[26]\(1),
      I2 => \^d\(2),
      I3 => \^d\(3),
      O => \mi_wrap_be_next[44]_i_6_n_0\
    );
\mi_wrap_be_next[44]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0080"
    )
        port map (
      I0 => \^m_axi_awaddr\(3),
      I1 => \^m_axi_awaddr\(2),
      I2 => \^m_axi_awaddr\(5),
      I3 => \^m_axi_awaddr\(4),
      O => \mi_wrap_be_next[44]_i_7_n_0\
    );
\mi_wrap_be_next[45]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFE0E0E0E0E0"
    )
        port map (
      I0 => size(2),
      I1 => \mi_wrap_be_next[45]_i_2_n_0\,
      I2 => \mi_wrap_be_next[45]_i_3_n_0\,
      I3 => \^goreg_dm.dout_i_reg[26]\(2),
      I4 => \mi_wrap_be_next[45]_i_4_n_0\,
      I5 => \mi_wrap_be_next[45]_i_5_n_0\,
      O => \mi_wrap_be_next[45]_i_1_n_0\
    );
\mi_wrap_be_next[45]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000004"
    )
        port map (
      I0 => \mi_wrap_be_next[45]_i_6_n_0\,
      I1 => size(0),
      I2 => size(1),
      I3 => p_3_in,
      I4 => p_2_in,
      I5 => \next_mi_len_reg_n_0_[1]\,
      O => \mi_wrap_be_next[45]_i_2_n_0\
    );
\mi_wrap_be_next[45]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A0AAA2AAA0AAA0AA"
    )
        port map (
      I0 => \^fsm_sequential_mi_state_reg[2]_0\,
      I1 => size(0),
      I2 => size(1),
      I3 => size(2),
      I4 => \next_mi_len_reg_n_0_[1]\,
      I5 => p_0_in(4),
      O => \mi_wrap_be_next[45]_i_3_n_0\
    );
\mi_wrap_be_next[45]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4000000000000000"
    )
        port map (
      I0 => \^m_axi_awaddr\(4),
      I1 => \^m_axi_awaddr\(5),
      I2 => \^m_axi_awaddr\(2),
      I3 => \^m_axi_awaddr\(3),
      I4 => \mi_wrap_be_next[45]_i_7_n_0\,
      I5 => \^goreg_dm.dout_i_reg[26]\(0),
      O => \mi_wrap_be_next[45]_i_4_n_0\
    );
\mi_wrap_be_next[45]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5555555500105555"
    )
        port map (
      I0 => \^fsm_sequential_mi_state_reg[2]_0\,
      I1 => \^goreg_dm.dout_i_reg[26]\(0),
      I2 => \^m_axi_awaddr\(5),
      I3 => \^d\(1),
      I4 => \^goreg_dm.dout_i_reg[26]\(2),
      I5 => \^goreg_dm.dout_i_reg[26]\(1),
      O => \mi_wrap_be_next[45]_i_5_n_0\
    );
\mi_wrap_be_next[45]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FF7F"
    )
        port map (
      I0 => p_0_in(2),
      I1 => p_0_in(1),
      I2 => p_0_in(4),
      I3 => p_0_in(3),
      O => \mi_wrap_be_next[45]_i_6_n_0\
    );
\mi_wrap_be_next[45]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => \^d\(2),
      I1 => \^d\(1),
      I2 => \^goreg_dm.dout_i_reg[26]\(1),
      I3 => \^d\(3),
      O => \mi_wrap_be_next[45]_i_7_n_0\
    );
\mi_wrap_be_next[46]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000F200F2F2F2F2"
    )
        port map (
      I0 => \mi_wrap_be_next[58]_i_2_n_0\,
      I1 => \mi_wrap_be_next[46]_i_2_n_0\,
      I2 => \mi_wrap_be_next[46]_i_3_n_0\,
      I3 => \mi_wrap_be_next[46]_i_4_n_0\,
      I4 => \mi_wrap_be_next[46]_i_5_n_0\,
      I5 => \mi_wrap_be_next[47]_i_3_n_0\,
      O => \mi_wrap_be_next[46]_i_1_n_0\
    );
\mi_wrap_be_next[46]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BFFFFFFF"
    )
        port map (
      I0 => p_0_in(3),
      I1 => p_0_in(4),
      I2 => p_0_in(1),
      I3 => p_0_in(2),
      I4 => p_0_in(0),
      O => \mi_wrap_be_next[46]_i_2_n_0\
    );
\mi_wrap_be_next[46]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AA00BA00FFFFFFFF"
    )
        port map (
      I0 => size(1),
      I1 => \next_mi_len_reg_n_0_[1]\,
      I2 => p_0_in(4),
      I3 => size(2),
      I4 => size(0),
      I5 => \^fsm_sequential_mi_state_reg[2]_0\,
      O => \mi_wrap_be_next[46]_i_3_n_0\
    );
\mi_wrap_be_next[46]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => \^d\(3),
      I1 => \^goreg_dm.dout_i_reg[26]\(0),
      I2 => \^goreg_dm.dout_i_reg[26]\(2),
      I3 => \^goreg_dm.dout_i_reg[26]\(1),
      I4 => \^d\(2),
      I5 => \^d\(1),
      O => \mi_wrap_be_next[46]_i_4_n_0\
    );
\mi_wrap_be_next[46]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"DFFFFFFF"
    )
        port map (
      I0 => \^m_axi_awaddr\(1),
      I1 => \^m_axi_awaddr\(4),
      I2 => \^m_axi_awaddr\(5),
      I3 => \^m_axi_awaddr\(2),
      I4 => \^m_axi_awaddr\(3),
      O => \mi_wrap_be_next[46]_i_5_n_0\
    );
\mi_wrap_be_next[47]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000DDDD55D5"
    )
        port map (
      I0 => \^fsm_sequential_mi_state_reg[2]_0\,
      I1 => \mi_wrap_be_next[47]_i_2_n_0\,
      I2 => p_0_in(4),
      I3 => \next_mi_len_reg_n_0_[1]\,
      I4 => size(1),
      I5 => \mi_wrap_be_next[47]_i_3_n_0\,
      O => \mi_wrap_be_next[47]_i_1_n_0\
    );
\mi_wrap_be_next[47]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8A"
    )
        port map (
      I0 => size(2),
      I1 => size(1),
      I2 => size(0),
      O => \mi_wrap_be_next[47]_i_2_n_0\
    );
\mi_wrap_be_next[47]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1111555510115555"
    )
        port map (
      I0 => \^fsm_sequential_mi_state_reg[2]_0\,
      I1 => \^goreg_dm.dout_i_reg[26]\(1),
      I2 => \^d\(1),
      I3 => \^m_axi_awaddr\(5),
      I4 => \^goreg_dm.dout_i_reg[26]\(2),
      I5 => \^goreg_dm.dout_i_reg[26]\(0),
      O => \mi_wrap_be_next[47]_i_3_n_0\
    );
\mi_wrap_be_next[48]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F100FFFFF100F100"
    )
        port map (
      I0 => \mi_wrap_be_next[48]_i_2_n_0\,
      I1 => \mi_wrap_be_next[48]_i_3_n_0\,
      I2 => \mi_wrap_be_next[48]_i_4_n_0\,
      I3 => \mi_wrap_be_next[48]_i_5_n_0\,
      I4 => \mi_wrap_be_next[48]_i_6_n_0\,
      I5 => \mi_wrap_be_next[48]_i_7_n_0\,
      O => \mi_wrap_be_next[48]_i_1_n_0\
    );
\mi_wrap_be_next[48]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000080808AA"
    )
        port map (
      I0 => \^m_axi_awaddr\(4),
      I1 => \^m_axi_awaddr\(5),
      I2 => \mi_wrap_be_next[32]_i_4_n_0\,
      I3 => \^m_axi_awaddr\(3),
      I4 => \mi_wrap_be_next[48]_i_14_n_0\,
      I5 => \mi_wrap_be_next[16]_i_8_n_0\,
      O => \mi_wrap_be_next[48]_i_10_n_0\
    );
\mi_wrap_be_next[48]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000040000000"
    )
        port map (
      I0 => \^d\(1),
      I1 => \^m_axi_awaddr\(4),
      I2 => \^goreg_dm.dout_i_reg[26]\(1),
      I3 => \^goreg_dm.dout_i_reg[26]\(0),
      I4 => \^m_axi_awaddr\(5),
      I5 => \^d\(2),
      O => \mi_wrap_be_next[48]_i_11_n_0\
    );
\mi_wrap_be_next[48]_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0004000400000004"
    )
        port map (
      I0 => \mi_wrap_be_next[58]_i_6_n_0\,
      I1 => \mi_wrap_be_next[3]_i_4_n_0\,
      I2 => \^d\(3),
      I3 => \^d\(2),
      I4 => \^m_axi_awaddr\(3),
      I5 => \^d\(1),
      O => \mi_wrap_be_next[48]_i_12_n_0\
    );
\mi_wrap_be_next[48]_i_13\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => p_3_in,
      I1 => p_2_in,
      O => \mi_wrap_be_next[48]_i_13_n_0\
    );
\mi_wrap_be_next[48]_i_14\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"DF"
    )
        port map (
      I0 => \^d\(2),
      I1 => \^d\(3),
      I2 => \^m_axi_awaddr\(5),
      O => \mi_wrap_be_next[48]_i_14_n_0\
    );
\mi_wrap_be_next[48]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2322232223232322"
    )
        port map (
      I0 => p_0_in(2),
      I1 => p_3_in,
      I2 => p_2_in,
      I3 => p_0_in(1),
      I4 => p_0_in(0),
      I5 => \next_mi_len_reg_n_0_[1]\,
      O => \mi_wrap_be_next[48]_i_2_n_0\
    );
\mi_wrap_be_next[48]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFF7"
    )
        port map (
      I0 => p_0_in(3),
      I1 => p_0_in(4),
      I2 => size(0),
      I3 => size(1),
      O => \mi_wrap_be_next[48]_i_3_n_0\
    );
\mi_wrap_be_next[48]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFF1"
    )
        port map (
      I0 => \mi_wrap_be_next[49]_i_5_n_0\,
      I1 => size(1),
      I2 => size(2),
      I3 => \mi_wrap_be_next[48]_i_8_n_0\,
      I4 => \mi_wrap_be_next[48]_i_9_n_0\,
      O => \mi_wrap_be_next[48]_i_4_n_0\
    );
\mi_wrap_be_next[48]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"A2"
    )
        port map (
      I0 => \^fsm_sequential_mi_state_reg[2]_0\,
      I1 => size(2),
      I2 => size(1),
      O => \mi_wrap_be_next[48]_i_5_n_0\
    );
\mi_wrap_be_next[48]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0001000100010000"
    )
        port map (
      I0 => \mi_wrap_be_next[48]_i_10_n_0\,
      I1 => \mi_wrap_be_next[48]_i_11_n_0\,
      I2 => \mi_wrap_be_next[48]_i_12_n_0\,
      I3 => \^goreg_dm.dout_i_reg[26]\(2),
      I4 => \^goreg_dm.dout_i_reg[26]\(1),
      I5 => \mi_wrap_be_next[49]_i_3_n_0\,
      O => \mi_wrap_be_next[48]_i_6_n_0\
    );
\mi_wrap_be_next[48]_i_7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"0B"
    )
        port map (
      I0 => \^goreg_dm.dout_i_reg[26]\(1),
      I1 => \^goreg_dm.dout_i_reg[26]\(2),
      I2 => \^fsm_sequential_mi_state_reg[2]_0\,
      O => \mi_wrap_be_next[48]_i_7_n_0\
    );
\mi_wrap_be_next[48]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000004040004"
    )
        port map (
      I0 => \mi_wrap_be_next[49]_i_8_n_0\,
      I1 => size(1),
      I2 => size(0),
      I3 => p_0_in(2),
      I4 => \next_mi_len_reg_n_0_[1]\,
      I5 => \mi_wrap_be_next[48]_i_13_n_0\,
      O => \mi_wrap_be_next[48]_i_8_n_0\
    );
\mi_wrap_be_next[48]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000800000"
    )
        port map (
      I0 => size(1),
      I1 => size(0),
      I2 => p_0_in(3),
      I3 => \next_mi_len_reg_n_0_[1]\,
      I4 => p_0_in(4),
      I5 => p_2_in,
      O => \mi_wrap_be_next[48]_i_9_n_0\
    );
\mi_wrap_be_next[49]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EFE0EFEFEFE0EFE0"
    )
        port map (
      I0 => \mi_wrap_be_next[51]_i_2_n_0\,
      I1 => \mi_wrap_be_next[49]_i_2_n_0\,
      I2 => \^fsm_sequential_mi_state_reg[2]_0\,
      I3 => \mi_wrap_be_next[51]_i_3_n_0\,
      I4 => \mi_wrap_be_next[49]_i_3_n_0\,
      I5 => \mi_wrap_be_next[49]_i_4_n_0\,
      O => \mi_wrap_be_next[49]_i_1_n_0\
    );
\mi_wrap_be_next[49]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => size(1),
      I1 => size(2),
      I2 => \mi_wrap_be_next[49]_i_5_n_0\,
      O => \mi_wrap_be_next[49]_i_2_n_0\
    );
\mi_wrap_be_next[49]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF4544FFFF"
    )
        port map (
      I0 => \^d\(2),
      I1 => \^m_axi_awaddr\(3),
      I2 => \^d\(1),
      I3 => \^m_axi_awaddr\(2),
      I4 => \mi_wrap_be_next[49]_i_6_n_0\,
      I5 => \mi_wrap_be_next[58]_i_6_n_0\,
      O => \mi_wrap_be_next[49]_i_3_n_0\
    );
\mi_wrap_be_next[49]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^goreg_dm.dout_i_reg[26]\(2),
      I1 => \^goreg_dm.dout_i_reg[26]\(1),
      O => \mi_wrap_be_next[49]_i_4_n_0\
    );
\mi_wrap_be_next[49]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF4544FFFF"
    )
        port map (
      I0 => p_2_in,
      I1 => p_0_in(2),
      I2 => \next_mi_len_reg_n_0_[1]\,
      I3 => p_0_in(1),
      I4 => \mi_wrap_be_next[49]_i_7_n_0\,
      I5 => \mi_wrap_be_next[49]_i_8_n_0\,
      O => \mi_wrap_be_next[49]_i_5_n_0\
    );
\mi_wrap_be_next[49]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^goreg_dm.dout_i_reg[26]\(0),
      I1 => \^d\(3),
      O => \mi_wrap_be_next[49]_i_6_n_0\
    );
\mi_wrap_be_next[49]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => size(0),
      I1 => p_3_in,
      O => \mi_wrap_be_next[49]_i_7_n_0\
    );
\mi_wrap_be_next[49]_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => p_0_in(4),
      I1 => p_0_in(3),
      O => \mi_wrap_be_next[49]_i_8_n_0\
    );
\mi_wrap_be_next[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000707777777777"
    )
        port map (
      I0 => \mi_wrap_be_next[4]_i_2_n_0\,
      I1 => \mi_wrap_be_next[45]_i_3_n_0\,
      I2 => \^goreg_dm.dout_i_reg[26]\(1),
      I3 => \^goreg_dm.dout_i_reg[26]\(2),
      I4 => \mi_wrap_be_next[4]_i_3_n_0\,
      I5 => \mi_wrap_be_next[45]_i_5_n_0\,
      O => \mi_wrap_be_next[4]_i_1_n_0\
    );
\mi_wrap_be_next[4]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"10111111FFFFFFFF"
    )
        port map (
      I0 => \mi_wrap_be_next[47]_i_2_n_0\,
      I1 => \mi_wrap_be_next[7]_i_2_n_0\,
      I2 => \mi_wrap_be_next[4]_i_4_n_0\,
      I3 => p_0_in(1),
      I4 => \mi_wrap_be_next[4]_i_5_n_0\,
      I5 => \mi_wrap_be_next[2]_i_4_n_0\,
      O => \mi_wrap_be_next[4]_i_2_n_0\
    );
\mi_wrap_be_next[4]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3333333302223333"
    )
        port map (
      I0 => \mi_wrap_be_next[36]_i_9_n_0\,
      I1 => \mi_wrap_be_next[4]_i_6_n_0\,
      I2 => \mi_wrap_be_next[45]_i_7_n_0\,
      I3 => \^goreg_dm.dout_i_reg[26]\(0),
      I4 => \^m_axi_awaddr\(2),
      I5 => \mi_wrap_be_next[5]_i_5_n_0\,
      O => \mi_wrap_be_next[4]_i_3_n_0\
    );
\mi_wrap_be_next[4]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
        port map (
      I0 => p_0_in(2),
      I1 => p_0_in(3),
      I2 => p_0_in(4),
      O => \mi_wrap_be_next[4]_i_4_n_0\
    );
\mi_wrap_be_next[4]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000030000000D"
    )
        port map (
      I0 => p_0_in(0),
      I1 => size(0),
      I2 => size(1),
      I3 => p_3_in,
      I4 => p_2_in,
      I5 => \next_mi_len_reg_n_0_[1]\,
      O => \mi_wrap_be_next[4]_i_5_n_0\
    );
\mi_wrap_be_next[4]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EFAAEEAAEFAAEFAA"
    )
        port map (
      I0 => \mi_wrap_cnt[3]_i_7_n_0\,
      I1 => \^d\(2),
      I2 => \^m_axi_awaddr\(5),
      I3 => \mi_wrap_be_next[7]_i_5_n_0\,
      I4 => \^d\(1),
      I5 => \^m_axi_awaddr\(4),
      O => \mi_wrap_be_next[4]_i_6_n_0\
    );
\mi_wrap_be_next[50]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F2FFF2FFF2FFF200"
    )
        port map (
      I0 => \mi_wrap_be_next[58]_i_2_n_0\,
      I1 => \mi_wrap_be_next[50]_i_2_n_0\,
      I2 => \mi_wrap_be_next[51]_i_2_n_0\,
      I3 => \^fsm_sequential_mi_state_reg[2]_0\,
      I4 => \mi_wrap_be_next[51]_i_3_n_0\,
      I5 => \mi_wrap_be_next[50]_i_3_n_0\,
      O => \mi_wrap_be_next[50]_i_1_n_0\
    );
\mi_wrap_be_next[50]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFF7F"
    )
        port map (
      I0 => p_0_in(3),
      I1 => p_0_in(4),
      I2 => p_0_in(0),
      I3 => p_0_in(1),
      I4 => p_0_in(2),
      O => \mi_wrap_be_next[50]_i_2_n_0\
    );
\mi_wrap_be_next[50]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000200000000000"
    )
        port map (
      I0 => \mi_wrap_be_next[46]_i_4_n_0\,
      I1 => \^m_axi_awaddr\(3),
      I2 => \^m_axi_awaddr\(4),
      I3 => \^m_axi_awaddr\(5),
      I4 => \^m_axi_awaddr\(2),
      I5 => \^m_axi_awaddr\(1),
      O => \mi_wrap_be_next[50]_i_3_n_0\
    );
\mi_wrap_be_next[51]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \mi_wrap_be_next[51]_i_2_n_0\,
      I1 => \^fsm_sequential_mi_state_reg[2]_0\,
      I2 => \mi_wrap_be_next[51]_i_3_n_0\,
      O => \mi_wrap_be_next[51]_i_1_n_0\
    );
\mi_wrap_be_next[51]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"ABAAAAAAAAAAAAAA"
    )
        port map (
      I0 => \mi_wrap_be_next[55]_i_2_n_0\,
      I1 => \mi_wrap_be_next[51]_i_4_n_0\,
      I2 => size(0),
      I3 => size(1),
      I4 => p_0_in(3),
      I5 => p_0_in(4),
      O => \mi_wrap_be_next[51]_i_2_n_0\
    );
\mi_wrap_be_next[51]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"ABAAAAAAAAAAAAAA"
    )
        port map (
      I0 => \mi_wrap_be_next[55]_i_3_n_0\,
      I1 => \mi_wrap_be_next[51]_i_5_n_0\,
      I2 => \^goreg_dm.dout_i_reg[26]\(0),
      I3 => \^goreg_dm.dout_i_reg[26]\(1),
      I4 => \^m_axi_awaddr\(4),
      I5 => \^m_axi_awaddr\(5),
      O => \mi_wrap_be_next[51]_i_3_n_0\
    );
\mi_wrap_be_next[51]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EFEE"
    )
        port map (
      I0 => p_2_in,
      I1 => p_3_in,
      I2 => \next_mi_len_reg_n_0_[1]\,
      I3 => p_0_in(2),
      O => \mi_wrap_be_next[51]_i_4_n_0\
    );
\mi_wrap_be_next[51]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFF4"
    )
        port map (
      I0 => \^d\(1),
      I1 => \^m_axi_awaddr\(3),
      I2 => \^d\(2),
      I3 => \^d\(3),
      O => \mi_wrap_be_next[51]_i_5_n_0\
    );
\mi_wrap_be_next[52]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000E00EEEEEEEE"
    )
        port map (
      I0 => \mi_wrap_be_next[52]_i_2_n_0\,
      I1 => \mi_wrap_be_next[53]_i_2_n_0\,
      I2 => \mi_wrap_be_next[52]_i_3_n_0\,
      I3 => p_0_in(1),
      I4 => \mi_wrap_be_next[52]_i_4_n_0\,
      I5 => \mi_wrap_be_next[53]_i_3_n_0\,
      O => \mi_wrap_be_next[52]_i_1_n_0\
    );
\mi_wrap_be_next[52]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"08000000"
    )
        port map (
      I0 => \mi_wrap_be_next[60]_i_3_n_0\,
      I1 => \^m_axi_awaddr\(4),
      I2 => \^m_axi_awaddr\(3),
      I3 => \^m_axi_awaddr\(5),
      I4 => \^m_axi_awaddr\(2),
      O => \mi_wrap_be_next[52]_i_2_n_0\
    );
\mi_wrap_be_next[52]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"BF"
    )
        port map (
      I0 => p_0_in(2),
      I1 => p_0_in(3),
      I2 => p_0_in(4),
      O => \mi_wrap_be_next[52]_i_3_n_0\
    );
\mi_wrap_be_next[52]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFF2FFFFFFFF"
    )
        port map (
      I0 => p_0_in(0),
      I1 => \next_mi_len_reg_n_0_[1]\,
      I2 => p_2_in,
      I3 => p_3_in,
      I4 => size(0),
      I5 => \mi_wrap_be_next[41]_i_2_n_0\,
      O => \mi_wrap_be_next[52]_i_4_n_0\
    );
\mi_wrap_be_next[53]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \mi_wrap_be_next[53]_i_2_n_0\,
      I1 => \mi_wrap_be_next[53]_i_3_n_0\,
      O => \mi_wrap_be_next[53]_i_1_n_0\
    );
\mi_wrap_be_next[53]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFEAAAAAAA"
    )
        port map (
      I0 => \^fsm_sequential_mi_state_reg[2]_0\,
      I1 => \mi_wrap_be_next[53]_i_4_n_0\,
      I2 => \mi_wrap_be_next[49]_i_4_n_0\,
      I3 => \^goreg_dm.dout_i_reg[26]\(0),
      I4 => \mi_wrap_be_next[53]_i_5_n_0\,
      I5 => \mi_wrap_be_next[55]_i_3_n_0\,
      O => \mi_wrap_be_next[53]_i_2_n_0\
    );
\mi_wrap_be_next[53]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2202222222222222"
    )
        port map (
      I0 => \^fsm_sequential_mi_state_reg[2]_0\,
      I1 => \mi_wrap_be_next[55]_i_2_n_0\,
      I2 => \mi_wrap_be_next[53]_i_6_n_0\,
      I3 => \mi_wrap_be_next[52]_i_3_n_0\,
      I4 => size(0),
      I5 => \mi_wrap_be_next[41]_i_2_n_0\,
      O => \mi_wrap_be_next[53]_i_3_n_0\
    );
\mi_wrap_be_next[53]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0002"
    )
        port map (
      I0 => \^m_axi_awaddr\(2),
      I1 => \^d\(1),
      I2 => \^d\(2),
      I3 => \^d\(3),
      O => \mi_wrap_be_next[53]_i_4_n_0\
    );
\mi_wrap_be_next[53]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => \^m_axi_awaddr\(3),
      I1 => \^m_axi_awaddr\(4),
      I2 => \^m_axi_awaddr\(5),
      O => \mi_wrap_be_next[53]_i_5_n_0\
    );
\mi_wrap_be_next[53]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0002"
    )
        port map (
      I0 => p_0_in(1),
      I1 => \next_mi_len_reg_n_0_[1]\,
      I2 => p_2_in,
      I3 => p_3_in,
      O => \mi_wrap_be_next[53]_i_6_n_0\
    );
\mi_wrap_be_next[54]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F2FFF2FFF2FFF200"
    )
        port map (
      I0 => \mi_wrap_be_next[58]_i_2_n_0\,
      I1 => \mi_wrap_be_next[54]_i_2_n_0\,
      I2 => \mi_wrap_be_next[55]_i_2_n_0\,
      I3 => \^fsm_sequential_mi_state_reg[2]_0\,
      I4 => \mi_wrap_be_next[55]_i_3_n_0\,
      I5 => \mi_wrap_be_next[54]_i_3_n_0\,
      O => \mi_wrap_be_next[54]_i_1_n_0\
    );
\mi_wrap_be_next[54]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF7FFF"
    )
        port map (
      I0 => p_0_in(1),
      I1 => p_0_in(0),
      I2 => p_0_in(4),
      I3 => p_0_in(3),
      I4 => p_0_in(2),
      O => \mi_wrap_be_next[54]_i_2_n_0\
    );
\mi_wrap_be_next[54]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0080000000000000"
    )
        port map (
      I0 => \mi_wrap_be_next[46]_i_4_n_0\,
      I1 => \^m_axi_awaddr\(1),
      I2 => \^m_axi_awaddr\(2),
      I3 => \^m_axi_awaddr\(3),
      I4 => \^m_axi_awaddr\(4),
      I5 => \^m_axi_awaddr\(5),
      O => \mi_wrap_be_next[54]_i_3_n_0\
    );
\mi_wrap_be_next[55]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \mi_wrap_be_next[55]_i_2_n_0\,
      I1 => \^fsm_sequential_mi_state_reg[2]_0\,
      I2 => \mi_wrap_be_next[55]_i_3_n_0\,
      O => \mi_wrap_be_next[55]_i_1_n_0\
    );
\mi_wrap_be_next[55]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"ABAAAAAA00000000"
    )
        port map (
      I0 => size(2),
      I1 => \mi_wrap_be_next[55]_i_4_n_0\,
      I2 => \next_mi_len_reg_n_0_[1]\,
      I3 => p_0_in(3),
      I4 => size(0),
      I5 => size(1),
      O => \mi_wrap_be_next[55]_i_2_n_0\
    );
\mi_wrap_be_next[55]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AA00AA00EA00AA00"
    )
        port map (
      I0 => \^goreg_dm.dout_i_reg[26]\(2),
      I1 => \mi_wrap_be_next[55]_i_5_n_0\,
      I2 => \^goreg_dm.dout_i_reg[26]\(0),
      I3 => \^goreg_dm.dout_i_reg[26]\(1),
      I4 => \^m_axi_awaddr\(4),
      I5 => \^d\(1),
      O => \mi_wrap_be_next[55]_i_3_n_0\
    );
\mi_wrap_be_next[55]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => p_2_in,
      I1 => p_0_in(4),
      O => \mi_wrap_be_next[55]_i_4_n_0\
    );
\mi_wrap_be_next[55]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^m_axi_awaddr\(5),
      I1 => \^d\(2),
      O => \mi_wrap_be_next[55]_i_5_n_0\
    );
\mi_wrap_be_next[56]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF0000FF80FF80"
    )
        port map (
      I0 => \mi_wrap_be_next[56]_i_2_n_0\,
      I1 => \mi_wrap_be_next[56]_i_3_n_0\,
      I2 => \mi_wrap_be_next[56]_i_4_n_0\,
      I3 => \mi_wrap_be_next[57]_i_3_n_0\,
      I4 => \mi_wrap_be_next[56]_i_5_n_0\,
      I5 => \^fsm_sequential_mi_state_reg[2]_0\,
      O => \mi_wrap_be_next[56]_i_1_n_0\
    );
\mi_wrap_be_next[56]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AAFB"
    )
        port map (
      I0 => \^d\(2),
      I1 => \^m_axi_awaddr\(1),
      I2 => \^d\(1),
      I3 => \^m_axi_awaddr\(2),
      O => \mi_wrap_be_next[56]_i_2_n_0\
    );
\mi_wrap_be_next[56]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => \^goreg_dm.dout_i_reg[26]\(1),
      I1 => \^goreg_dm.dout_i_reg[26]\(2),
      I2 => \^goreg_dm.dout_i_reg[26]\(0),
      I3 => \^d\(3),
      O => \mi_wrap_be_next[56]_i_3_n_0\
    );
\mi_wrap_be_next[56]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^m_axi_awaddr\(3),
      I1 => \^m_axi_awaddr\(4),
      I2 => \^m_axi_awaddr\(5),
      O => \mi_wrap_be_next[56]_i_4_n_0\
    );
\mi_wrap_be_next[56]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAABFFAAAAAAAA"
    )
        port map (
      I0 => \mi_wrap_be_next[57]_i_2_n_0\,
      I1 => \mi_wrap_be_next[56]_i_6_n_0\,
      I2 => \mi_wrap_be_next[59]_i_4_n_0\,
      I3 => \mi_wrap_be_next[56]_i_7_n_0\,
      I4 => \mi_wrap_be_next[58]_i_4_n_0\,
      I5 => \mi_wrap_be_next[56]_i_8_n_0\,
      O => \mi_wrap_be_next[56]_i_5_n_0\
    );
\mi_wrap_be_next[56]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => p_0_in(0),
      I1 => p_0_in(1),
      O => \mi_wrap_be_next[56]_i_6_n_0\
    );
\mi_wrap_be_next[56]_i_7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"23"
    )
        port map (
      I0 => p_0_in(1),
      I1 => p_2_in,
      I2 => \next_mi_len_reg_n_0_[1]\,
      O => \mi_wrap_be_next[56]_i_7_n_0\
    );
\mi_wrap_be_next[56]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => size(1),
      I1 => size(2),
      I2 => size(0),
      I3 => p_3_in,
      O => \mi_wrap_be_next[56]_i_8_n_0\
    );
\mi_wrap_be_next[57]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \mi_wrap_be_next[57]_i_2_n_0\,
      I1 => \^fsm_sequential_mi_state_reg[2]_0\,
      I2 => \mi_wrap_be_next[57]_i_3_n_0\,
      O => \mi_wrap_be_next[57]_i_1_n_0\
    );
\mi_wrap_be_next[57]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F000F000F003F050"
    )
        port map (
      I0 => \mi_wrap_be_next[27]_i_3_n_0\,
      I1 => \mi_wrap_be_next[57]_i_4_n_0\,
      I2 => size(1),
      I3 => size(2),
      I4 => size(0),
      I5 => \mi_wrap_be_next[58]_i_4_n_0\,
      O => \mi_wrap_be_next[57]_i_2_n_0\
    );
\mi_wrap_be_next[57]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF001000FF0010C0"
    )
        port map (
      I0 => \mi_wrap_be_next[43]_i_4_n_0\,
      I1 => \^goreg_dm.dout_i_reg[26]\(0),
      I2 => \mi_wrap_be_next[56]_i_4_n_0\,
      I3 => \^goreg_dm.dout_i_reg[26]\(1),
      I4 => \^goreg_dm.dout_i_reg[26]\(2),
      I5 => \mi_wrap_be_next[57]_i_5_n_0\,
      O => \mi_wrap_be_next[57]_i_3_n_0\
    );
\mi_wrap_be_next[57]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EFEE"
    )
        port map (
      I0 => p_2_in,
      I1 => p_3_in,
      I2 => \next_mi_len_reg_n_0_[1]\,
      I3 => p_0_in(1),
      O => \mi_wrap_be_next[57]_i_4_n_0\
    );
\mi_wrap_be_next[57]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFF4"
    )
        port map (
      I0 => \^d\(1),
      I1 => \^m_axi_awaddr\(2),
      I2 => \^d\(2),
      I3 => \^d\(3),
      O => \mi_wrap_be_next[57]_i_5_n_0\
    );
\mi_wrap_be_next[58]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF020000FF02FFFF"
    )
        port map (
      I0 => \mi_wrap_be_next[58]_i_2_n_0\,
      I1 => \mi_wrap_be_next[58]_i_3_n_0\,
      I2 => \mi_wrap_be_next[58]_i_4_n_0\,
      I3 => \mi_wrap_be_next[59]_i_2_n_0\,
      I4 => \^fsm_sequential_mi_state_reg[2]_0\,
      I5 => \mi_wrap_be_next[58]_i_5_n_0\,
      O => \mi_wrap_be_next[58]_i_1_n_0\
    );
\mi_wrap_be_next[58]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => p_3_in,
      I1 => size(0),
      I2 => size(2),
      I3 => size(1),
      I4 => p_2_in,
      I5 => \next_mi_len_reg_n_0_[1]\,
      O => \mi_wrap_be_next[58]_i_2_n_0\
    );
\mi_wrap_be_next[58]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => p_0_in(1),
      I1 => p_0_in(0),
      O => \mi_wrap_be_next[58]_i_3_n_0\
    );
\mi_wrap_be_next[58]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"7F"
    )
        port map (
      I0 => p_0_in(3),
      I1 => p_0_in(4),
      I2 => p_0_in(2),
      O => \mi_wrap_be_next[58]_i_4_n_0\
    );
\mi_wrap_be_next[58]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5551555555555555"
    )
        port map (
      I0 => \mi_wrap_be_next[59]_i_3_n_0\,
      I1 => \^m_axi_awaddr\(1),
      I2 => \^m_axi_awaddr\(2),
      I3 => \mi_wrap_be_next[58]_i_6_n_0\,
      I4 => \^m_axi_awaddr\(3),
      I5 => \mi_wrap_be_next[46]_i_4_n_0\,
      O => \mi_wrap_be_next[58]_i_5_n_0\
    );
\mi_wrap_be_next[58]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \^m_axi_awaddr\(5),
      I1 => \^m_axi_awaddr\(4),
      O => \mi_wrap_be_next[58]_i_6_n_0\
    );
\mi_wrap_be_next[59]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \mi_wrap_be_next[59]_i_2_n_0\,
      I1 => \^fsm_sequential_mi_state_reg[2]_0\,
      I2 => \mi_wrap_be_next[59]_i_3_n_0\,
      O => \mi_wrap_be_next[59]_i_1_n_0\
    );
\mi_wrap_be_next[59]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAA0000AAAB0000"
    )
        port map (
      I0 => size(2),
      I1 => \mi_wrap_be_next[59]_i_4_n_0\,
      I2 => p_3_in,
      I3 => size(0),
      I4 => size(1),
      I5 => \mi_wrap_be_next[58]_i_4_n_0\,
      O => \mi_wrap_be_next[59]_i_2_n_0\
    );
\mi_wrap_be_next[59]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAB0000AAAA0000"
    )
        port map (
      I0 => \^goreg_dm.dout_i_reg[26]\(2),
      I1 => \mi_wrap_be_next[59]_i_5_n_0\,
      I2 => \^d\(3),
      I3 => \^goreg_dm.dout_i_reg[26]\(0),
      I4 => \^goreg_dm.dout_i_reg[26]\(1),
      I5 => \mi_wrap_be_next[56]_i_4_n_0\,
      O => \mi_wrap_be_next[59]_i_3_n_0\
    );
\mi_wrap_be_next[59]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \next_mi_len_reg_n_0_[1]\,
      I1 => p_2_in,
      O => \mi_wrap_be_next[59]_i_4_n_0\
    );
\mi_wrap_be_next[59]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \^d\(1),
      I1 => \^d\(2),
      O => \mi_wrap_be_next[59]_i_5_n_0\
    );
\mi_wrap_be_next[5]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"DFDDDDDDDDDDDDDD"
    )
        port map (
      I0 => \mi_wrap_be_next[15]_i_3_n_0\,
      I1 => \mi_wrap_be_next[5]_i_4_n_0\,
      I2 => \mi_wrap_be_next[5]_i_5_n_0\,
      I3 => \^m_axi_awaddr\(2),
      I4 => \^goreg_dm.dout_i_reg[26]\(0),
      I5 => \mi_wrap_be_next[45]_i_7_n_0\,
      O => \mi_wrap_be_next[5]_i_2_n_0\
    );
\mi_wrap_be_next[5]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFCFF500FFC0F500"
    )
        port map (
      I0 => \mi_wrap_be_next[11]_i_4_n_0\,
      I1 => \mi_wrap_be_next[5]_i_6_n_0\,
      I2 => size(1),
      I3 => size(2),
      I4 => size(0),
      I5 => \mi_wrap_be_next[5]_i_7_n_0\,
      O => \mi_wrap_be_next[5]_i_3_n_0\
    );
\mi_wrap_be_next[5]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F000F0000000D000"
    )
        port map (
      I0 => \^m_axi_awaddr\(4),
      I1 => \^d\(1),
      I2 => \^goreg_dm.dout_i_reg[26]\(1),
      I3 => \^goreg_dm.dout_i_reg[26]\(0),
      I4 => \^m_axi_awaddr\(5),
      I5 => \^d\(2),
      O => \mi_wrap_be_next[5]_i_4_n_0\
    );
\mi_wrap_be_next[5]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
        port map (
      I0 => \^m_axi_awaddr\(3),
      I1 => \^m_axi_awaddr\(4),
      I2 => \^m_axi_awaddr\(5),
      O => \mi_wrap_be_next[5]_i_5_n_0\
    );
\mi_wrap_be_next[5]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F4F5"
    )
        port map (
      I0 => p_0_in(4),
      I1 => \next_mi_len_reg_n_0_[1]\,
      I2 => p_2_in,
      I3 => p_0_in(3),
      O => \mi_wrap_be_next[5]_i_6_n_0\
    );
\mi_wrap_be_next[5]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000100"
    )
        port map (
      I0 => p_3_in,
      I1 => p_2_in,
      I2 => \next_mi_len_reg_n_0_[1]\,
      I3 => p_0_in(1),
      I4 => \mi_wrap_be_next[0]_i_7_n_0\,
      I5 => p_0_in(2),
      O => \mi_wrap_be_next[5]_i_7_n_0\
    );
\mi_wrap_be_next[60]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFAEAEAFAE"
    )
        port map (
      I0 => \mi_wrap_be_next[61]_i_2_n_0\,
      I1 => \mi_wrap_be_next[60]_i_2_n_0\,
      I2 => \^fsm_sequential_mi_state_reg[2]_0\,
      I3 => \mi_wrap_be_next[60]_i_3_n_0\,
      I4 => \mi_wrap_be_next[60]_i_4_n_0\,
      I5 => \mi_wrap_be_next[60]_i_5_n_0\,
      O => \mi_wrap_be_next[60]_i_1_n_0\
    );
\mi_wrap_be_next[60]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^goreg_dm.dout_i_reg[26]\(2),
      I1 => \^goreg_dm.dout_i_reg[26]\(1),
      O => \mi_wrap_be_next[60]_i_2_n_0\
    );
\mi_wrap_be_next[60]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000010100010"
    )
        port map (
      I0 => \^d\(3),
      I1 => \^goreg_dm.dout_i_reg[26]\(0),
      I2 => \mi_wrap_be_next[49]_i_4_n_0\,
      I3 => \^m_axi_awaddr\(1),
      I4 => \^d\(1),
      I5 => \^d\(2),
      O => \mi_wrap_be_next[60]_i_3_n_0\
    );
\mi_wrap_be_next[60]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7FFF"
    )
        port map (
      I0 => \^m_axi_awaddr\(3),
      I1 => \^m_axi_awaddr\(4),
      I2 => \^m_axi_awaddr\(2),
      I3 => \^m_axi_awaddr\(5),
      O => \mi_wrap_be_next[60]_i_4_n_0\
    );
\mi_wrap_be_next[60]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000090"
    )
        port map (
      I0 => size(1),
      I1 => size(2),
      I2 => \^fsm_sequential_mi_state_reg[2]_0\,
      I3 => \mi_wrap_be_next[60]_i_6_n_0\,
      I4 => p_3_in,
      I5 => \mi_wrap_be_next[60]_i_7_n_0\,
      O => \mi_wrap_be_next[60]_i_5_n_0\
    );
\mi_wrap_be_next[60]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BFFFFFFF"
    )
        port map (
      I0 => size(0),
      I1 => p_0_in(3),
      I2 => p_0_in(1),
      I3 => p_0_in(4),
      I4 => p_0_in(2),
      O => \mi_wrap_be_next[60]_i_6_n_0\
    );
\mi_wrap_be_next[60]_i_7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"BA"
    )
        port map (
      I0 => p_2_in,
      I1 => \next_mi_len_reg_n_0_[1]\,
      I2 => p_0_in(0),
      O => \mi_wrap_be_next[60]_i_7_n_0\
    );
\mi_wrap_be_next[61]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FF40"
    )
        port map (
      I0 => \^fsm_sequential_mi_state_reg[2]_0\,
      I1 => \^goreg_dm.dout_i_reg[26]\(2),
      I2 => \^goreg_dm.dout_i_reg[26]\(1),
      I3 => \mi_wrap_be_next[61]_i_2_n_0\,
      O => \mi_wrap_be_next[61]_i_1_n_0\
    );
\mi_wrap_be_next[61]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AA01AA010000FFFF"
    )
        port map (
      I0 => size(1),
      I1 => \mi_wrap_be_next[61]_i_3_n_0\,
      I2 => \mi_wrap_be_next[61]_i_4_n_0\,
      I3 => size(2),
      I4 => \mi_wrap_be_next[61]_i_5_n_0\,
      I5 => \^fsm_sequential_mi_state_reg[2]_0\,
      O => \mi_wrap_be_next[61]_i_2_n_0\
    );
\mi_wrap_be_next[61]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"BF"
    )
        port map (
      I0 => p_3_in,
      I1 => p_0_in(2),
      I2 => p_0_in(1),
      O => \mi_wrap_be_next[61]_i_3_n_0\
    );
\mi_wrap_be_next[61]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FBFFFFFF"
    )
        port map (
      I0 => p_2_in,
      I1 => p_0_in(4),
      I2 => \next_mi_len_reg_n_0_[1]\,
      I3 => p_0_in(3),
      I4 => size(0),
      O => \mi_wrap_be_next[61]_i_4_n_0\
    );
\mi_wrap_be_next[61]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFBFFFFFFFF"
    )
        port map (
      I0 => \mi_wrap_be_next[60]_i_4_n_0\,
      I1 => \mi_wrap_be_next[49]_i_4_n_0\,
      I2 => \^d\(2),
      I3 => \^d\(1),
      I4 => \^d\(3),
      I5 => \^goreg_dm.dout_i_reg[26]\(0),
      O => \mi_wrap_be_next[61]_i_5_n_0\
    );
\mi_wrap_be_next[62]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F808080800000000"
    )
        port map (
      I0 => \^goreg_dm.dout_i_reg[26]\(1),
      I1 => \^goreg_dm.dout_i_reg[26]\(2),
      I2 => \^fsm_sequential_mi_state_reg[2]_0\,
      I3 => size(1),
      I4 => size(2),
      I5 => mi_wrap_be_next,
      O => \mi_wrap_be_next[62]_i_1_n_0\
    );
\mi_wrap_be_next[62]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"202020202F202020"
    )
        port map (
      I0 => \mi_wrap_be_next[58]_i_2_n_0\,
      I1 => \mi_wrap_be_next[62]_i_3_n_0\,
      I2 => \^fsm_sequential_mi_state_reg[2]_0\,
      I3 => \mi_wrap_be_next[46]_i_4_n_0\,
      I4 => \^m_axi_awaddr\(1),
      I5 => \mi_wrap_be_next[60]_i_4_n_0\,
      O => \mi_wrap_be_next[62]_i_2_n_0\
    );
\mi_wrap_be_next[62]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFFFFFF"
    )
        port map (
      I0 => p_0_in(1),
      I1 => p_0_in(0),
      I2 => p_0_in(2),
      I3 => p_0_in(4),
      I4 => p_0_in(3),
      O => \mi_wrap_be_next[62]_i_3_n_0\
    );
\mi_wrap_be_next[63]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8F808080"
    )
        port map (
      I0 => size(2),
      I1 => size(1),
      I2 => \^fsm_sequential_mi_state_reg[2]_0\,
      I3 => \^goreg_dm.dout_i_reg[26]\(2),
      I4 => \^goreg_dm.dout_i_reg[26]\(1),
      O => \mi_wrap_be_next[63]_i_1_n_0\
    );
\mi_wrap_be_next[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000FE00FEFEFEFE"
    )
        port map (
      I0 => \mi_wrap_be_next[6]_i_2_n_0\,
      I1 => \mi_wrap_be_next[14]_i_3_n_0\,
      I2 => \mi_wrap_be_next[7]_i_2_n_0\,
      I3 => \mi_wrap_be_next[46]_i_4_n_0\,
      I4 => \mi_wrap_be_next[6]_i_3_n_0\,
      I5 => \mi_wrap_be_next[7]_i_3_n_0\,
      O => \mi_wrap_be_next[6]_i_1_n_0\
    );
\mi_wrap_be_next[6]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0002000000000000"
    )
        port map (
      I0 => \mi_wrap_be_next[58]_i_2_n_0\,
      I1 => p_0_in(2),
      I2 => p_0_in(3),
      I3 => p_0_in(4),
      I4 => p_0_in(0),
      I5 => p_0_in(1),
      O => \mi_wrap_be_next[6]_i_2_n_0\
    );
\mi_wrap_be_next[6]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFF7"
    )
        port map (
      I0 => \^m_axi_awaddr\(2),
      I1 => \^m_axi_awaddr\(1),
      I2 => \^m_axi_awaddr\(5),
      I3 => \^m_axi_awaddr\(4),
      I4 => \^m_axi_awaddr\(3),
      O => \mi_wrap_be_next[6]_i_3_n_0\
    );
\mi_wrap_be_next[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"0E"
    )
        port map (
      I0 => \mi_wrap_be_next[7]_i_2_n_0\,
      I1 => \mi_wrap_be_next[14]_i_3_n_0\,
      I2 => \mi_wrap_be_next[7]_i_3_n_0\,
      O => \mi_wrap_be_next[7]_i_1_n_0\
    );
\mi_wrap_be_next[7]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCFD000000000000"
    )
        port map (
      I0 => p_0_in(3),
      I1 => p_2_in,
      I2 => \next_mi_len_reg_n_0_[1]\,
      I3 => p_0_in(4),
      I4 => size(0),
      I5 => size(1),
      O => \mi_wrap_be_next[7]_i_2_n_0\
    );
\mi_wrap_be_next[7]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^fsm_sequential_mi_state_reg[2]_0\,
      I1 => \mi_wrap_be_next[7]_i_4_n_0\,
      O => \mi_wrap_be_next[7]_i_3_n_0\
    );
\mi_wrap_be_next[7]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B0A0B0B0FFFFFFFF"
    )
        port map (
      I0 => \^d\(2),
      I1 => \^m_axi_awaddr\(5),
      I2 => \mi_wrap_be_next[7]_i_5_n_0\,
      I3 => \^d\(1),
      I4 => \^m_axi_awaddr\(4),
      I5 => \mi_wrap_be_next[15]_i_3_n_0\,
      O => \mi_wrap_be_next[7]_i_4_n_0\
    );
\mi_wrap_be_next[7]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^goreg_dm.dout_i_reg[26]\(1),
      I1 => \^goreg_dm.dout_i_reg[26]\(0),
      O => \mi_wrap_be_next[7]_i_5_n_0\
    );
\mi_wrap_be_next[8]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000707777777777"
    )
        port map (
      I0 => \mi_wrap_be_next[8]_i_2_n_0\,
      I1 => \mi_wrap_be_next[45]_i_3_n_0\,
      I2 => \^goreg_dm.dout_i_reg[26]\(1),
      I3 => \^goreg_dm.dout_i_reg[26]\(2),
      I4 => \mi_wrap_be_next[8]_i_3_n_0\,
      I5 => \mi_wrap_be_next[45]_i_5_n_0\,
      O => \mi_wrap_be_next[8]_i_1_n_0\
    );
\mi_wrap_be_next[8]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000FF00FFFFFB00"
    )
        port map (
      I0 => \mi_wrap_be_next[57]_i_4_n_0\,
      I1 => size(0),
      I2 => \mi_wrap_be_next[13]_i_2_n_0\,
      I3 => \mi_wrap_be_next[8]_i_4_n_0\,
      I4 => size(2),
      I5 => size(1),
      O => \mi_wrap_be_next[8]_i_2_n_0\
    );
\mi_wrap_be_next[8]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FAF2FA02"
    )
        port map (
      I0 => \mi_wrap_be_next[9]_i_3_n_0\,
      I1 => \mi_wrap_be_next[56]_i_2_n_0\,
      I2 => \^goreg_dm.dout_i_reg[26]\(1),
      I3 => \mi_wrap_be_next[8]_i_5_n_0\,
      I4 => \mi_wrap_be_next[59]_i_5_n_0\,
      I5 => \mi_wrap_cnt[3]_i_7_n_0\,
      O => \mi_wrap_be_next[8]_i_3_n_0\
    );
\mi_wrap_be_next[8]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFC5"
    )
        port map (
      I0 => \mi_wrap_be_next[40]_i_9_n_0\,
      I1 => \mi_wrap_be_next[59]_i_4_n_0\,
      I2 => size(1),
      I3 => size(0),
      I4 => p_3_in,
      I5 => \mi_wrap_be_next[13]_i_2_n_0\,
      O => \mi_wrap_be_next[8]_i_4_n_0\
    );
\mi_wrap_be_next[8]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFEFFFF"
    )
        port map (
      I0 => \^goreg_dm.dout_i_reg[26]\(0),
      I1 => \^d\(3),
      I2 => \^m_axi_awaddr\(5),
      I3 => \^m_axi_awaddr\(4),
      I4 => \^m_axi_awaddr\(3),
      O => \mi_wrap_be_next[8]_i_5_n_0\
    );
\mi_wrap_be_next[9]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EFE0EFE0EFE0EFEF"
    )
        port map (
      I0 => \mi_wrap_be_next[11]_i_2_n_0\,
      I1 => \mi_wrap_be_next[9]_i_2_n_0\,
      I2 => \^fsm_sequential_mi_state_reg[2]_0\,
      I3 => \mi_wrap_be_next[11]_i_3_n_0\,
      I4 => \mi_wrap_be_next[9]_i_3_n_0\,
      I5 => \^goreg_dm.dout_i_reg[26]\(1),
      O => \mi_wrap_be_next[9]_i_1_n_0\
    );
\mi_wrap_be_next[9]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000004404"
    )
        port map (
      I0 => \mi_wrap_be_next[13]_i_2_n_0\,
      I1 => \mi_wrap_be_next[9]_i_4_n_0\,
      I2 => p_0_in(1),
      I3 => \next_mi_len_reg_n_0_[1]\,
      I4 => p_3_in,
      I5 => p_2_in,
      O => \mi_wrap_be_next[9]_i_2_n_0\
    );
\mi_wrap_be_next[9]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEFEFFFFFFFFFFFF"
    )
        port map (
      I0 => \^d\(3),
      I1 => \^d\(2),
      I2 => \^m_axi_awaddr\(2),
      I3 => \^d\(1),
      I4 => \mi_wrap_be_next[12]_i_6_n_0\,
      I5 => \^goreg_dm.dout_i_reg[26]\(0),
      O => \mi_wrap_be_next[9]_i_3_n_0\
    );
\mi_wrap_be_next[9]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => size(0),
      I1 => size(1),
      O => \mi_wrap_be_next[9]_i_4_n_0\
    );
\mi_wrap_be_next_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => mi_wrap_be_next,
      D => \mi_wrap_be_next[0]_i_1_n_0\,
      Q => \mi_wrap_be_next_reg_n_0_[0]\,
      R => '0'
    );
\mi_wrap_be_next_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => mi_wrap_be_next,
      D => \mi_wrap_be_next_reg[10]_i_1_n_0\,
      Q => \mi_wrap_be_next_reg_n_0_[10]\,
      R => '0'
    );
\mi_wrap_be_next_reg[10]_i_1\: unisim.vcomponents.MUXF7
     port map (
      I0 => \mi_wrap_be_next[10]_i_2_n_0\,
      I1 => \mi_wrap_be_next[10]_i_3_n_0\,
      O => \mi_wrap_be_next_reg[10]_i_1_n_0\,
      S => \^fsm_sequential_mi_state_reg[2]_0\
    );
\mi_wrap_be_next_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => mi_wrap_be_next,
      D => \mi_wrap_be_next[11]_i_1_n_0\,
      Q => \mi_wrap_be_next_reg_n_0_[11]\,
      R => '0'
    );
\mi_wrap_be_next_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => mi_wrap_be_next,
      D => \mi_wrap_be_next[12]_i_1_n_0\,
      Q => \mi_wrap_be_next_reg_n_0_[12]\,
      R => '0'
    );
\mi_wrap_be_next_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => mi_wrap_be_next,
      D => \mi_wrap_be_next[13]_i_1_n_0\,
      Q => \mi_wrap_be_next_reg_n_0_[13]\,
      R => '0'
    );
\mi_wrap_be_next_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => mi_wrap_be_next,
      D => \mi_wrap_be_next[14]_i_1_n_0\,
      Q => \mi_wrap_be_next_reg_n_0_[14]\,
      R => '0'
    );
\mi_wrap_be_next_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => mi_wrap_be_next,
      D => \mi_wrap_be_next[15]_i_1_n_0\,
      Q => \mi_wrap_be_next_reg_n_0_[15]\,
      R => '0'
    );
\mi_wrap_be_next_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => mi_wrap_be_next,
      D => \mi_wrap_be_next[16]_i_1_n_0\,
      Q => \mi_wrap_be_next_reg_n_0_[16]\,
      R => '0'
    );
\mi_wrap_be_next_reg[17]\: unisim.vcomponents.FDSE
     port map (
      C => \out\,
      CE => mi_wrap_be_next,
      D => \mi_wrap_be_next[17]_i_1_n_0\,
      Q => \mi_wrap_be_next_reg_n_0_[17]\,
      S => \mi_wrap_be_next[62]_i_1_n_0\
    );
\mi_wrap_be_next_reg[18]\: unisim.vcomponents.FDSE
     port map (
      C => \out\,
      CE => mi_wrap_be_next,
      D => \mi_wrap_be_next_reg[18]_i_1_n_0\,
      Q => \mi_wrap_be_next_reg_n_0_[18]\,
      S => \mi_wrap_be_next[62]_i_1_n_0\
    );
\mi_wrap_be_next_reg[18]_i_1\: unisim.vcomponents.MUXF7
     port map (
      I0 => \mi_wrap_be_next[18]_i_2_n_0\,
      I1 => \mi_wrap_be_next[18]_i_3_n_0\,
      O => \mi_wrap_be_next_reg[18]_i_1_n_0\,
      S => \^fsm_sequential_mi_state_reg[2]_0\
    );
\mi_wrap_be_next_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => mi_wrap_be_next,
      D => \mi_wrap_be_next[19]_i_1_n_0\,
      Q => \mi_wrap_be_next_reg_n_0_[19]\,
      R => '0'
    );
\mi_wrap_be_next_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => mi_wrap_be_next,
      D => \mi_wrap_be_next[1]_i_1_n_0\,
      Q => \mi_wrap_be_next_reg_n_0_[1]\,
      R => '0'
    );
\mi_wrap_be_next_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => mi_wrap_be_next,
      D => \mi_wrap_be_next[20]_i_1_n_0\,
      Q => \mi_wrap_be_next_reg_n_0_[20]\,
      R => '0'
    );
\mi_wrap_be_next_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => mi_wrap_be_next,
      D => \mi_wrap_be_next[21]_i_1_n_0\,
      Q => \mi_wrap_be_next_reg_n_0_[21]\,
      R => '0'
    );
\mi_wrap_be_next_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => mi_wrap_be_next,
      D => \mi_wrap_be_next_reg[22]_i_1_n_0\,
      Q => \mi_wrap_be_next_reg_n_0_[22]\,
      R => '0'
    );
\mi_wrap_be_next_reg[22]_i_1\: unisim.vcomponents.MUXF7
     port map (
      I0 => \mi_wrap_be_next[22]_i_2_n_0\,
      I1 => \mi_wrap_be_next[22]_i_3_n_0\,
      O => \mi_wrap_be_next_reg[22]_i_1_n_0\,
      S => \^fsm_sequential_mi_state_reg[2]_0\
    );
\mi_wrap_be_next_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => mi_wrap_be_next,
      D => \mi_wrap_be_next[23]_i_1_n_0\,
      Q => \mi_wrap_be_next_reg_n_0_[23]\,
      R => '0'
    );
\mi_wrap_be_next_reg[24]\: unisim.vcomponents.FDSE
     port map (
      C => \out\,
      CE => mi_wrap_be_next,
      D => \mi_wrap_be_next_reg[24]_i_1_n_0\,
      Q => \mi_wrap_be_next_reg_n_0_[24]\,
      S => \mi_wrap_be_next[62]_i_1_n_0\
    );
\mi_wrap_be_next_reg[24]_i_1\: unisim.vcomponents.MUXF7
     port map (
      I0 => \mi_wrap_be_next[24]_i_2_n_0\,
      I1 => \mi_wrap_be_next[24]_i_3_n_0\,
      O => \mi_wrap_be_next_reg[24]_i_1_n_0\,
      S => \^fsm_sequential_mi_state_reg[2]_0\
    );
\mi_wrap_be_next_reg[25]\: unisim.vcomponents.FDSE
     port map (
      C => \out\,
      CE => mi_wrap_be_next,
      D => \mi_wrap_be_next_reg[25]_i_1_n_0\,
      Q => \mi_wrap_be_next_reg_n_0_[25]\,
      S => \mi_wrap_be_next[62]_i_1_n_0\
    );
\mi_wrap_be_next_reg[25]_i_1\: unisim.vcomponents.MUXF7
     port map (
      I0 => \mi_wrap_be_next[25]_i_2_n_0\,
      I1 => \mi_wrap_be_next[25]_i_3_n_0\,
      O => \mi_wrap_be_next_reg[25]_i_1_n_0\,
      S => \^fsm_sequential_mi_state_reg[2]_0\
    );
\mi_wrap_be_next_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => mi_wrap_be_next,
      D => \mi_wrap_be_next[26]_i_1_n_0\,
      Q => \mi_wrap_be_next_reg_n_0_[26]\,
      R => '0'
    );
\mi_wrap_be_next_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => mi_wrap_be_next,
      D => \mi_wrap_be_next[27]_i_1_n_0\,
      Q => \mi_wrap_be_next_reg_n_0_[27]\,
      R => '0'
    );
\mi_wrap_be_next_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => mi_wrap_be_next,
      D => \mi_wrap_be_next[28]_i_1_n_0\,
      Q => \mi_wrap_be_next_reg_n_0_[28]\,
      R => '0'
    );
\mi_wrap_be_next_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => mi_wrap_be_next,
      D => \mi_wrap_be_next[29]_i_1_n_0\,
      Q => \mi_wrap_be_next_reg_n_0_[29]\,
      R => '0'
    );
\mi_wrap_be_next_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => mi_wrap_be_next,
      D => \mi_wrap_be_next[2]_i_1_n_0\,
      Q => \mi_wrap_be_next_reg_n_0_[2]\,
      R => '0'
    );
\mi_wrap_be_next_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => mi_wrap_be_next,
      D => \mi_wrap_be_next[30]_i_1_n_0\,
      Q => \mi_wrap_be_next_reg_n_0_[30]\,
      R => '0'
    );
\mi_wrap_be_next_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => mi_wrap_be_next,
      D => \mi_wrap_be_next[31]_i_1_n_0\,
      Q => \mi_wrap_be_next_reg_n_0_[31]\,
      R => '0'
    );
\mi_wrap_be_next_reg[32]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => mi_wrap_be_next,
      D => \mi_wrap_be_next[32]_i_1_n_0\,
      Q => \mi_wrap_be_next_reg_n_0_[32]\,
      R => '0'
    );
\mi_wrap_be_next_reg[33]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => mi_wrap_be_next,
      D => \mi_wrap_be_next[33]_i_1_n_0\,
      Q => \mi_wrap_be_next_reg_n_0_[33]\,
      R => '0'
    );
\mi_wrap_be_next_reg[34]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => mi_wrap_be_next,
      D => \mi_wrap_be_next[34]_i_1_n_0\,
      Q => \mi_wrap_be_next_reg_n_0_[34]\,
      R => '0'
    );
\mi_wrap_be_next_reg[35]\: unisim.vcomponents.FDSE
     port map (
      C => \out\,
      CE => mi_wrap_be_next,
      D => \mi_wrap_be_next_reg[35]_i_1_n_0\,
      Q => \mi_wrap_be_next_reg_n_0_[35]\,
      S => \mi_wrap_be_next[62]_i_1_n_0\
    );
\mi_wrap_be_next_reg[35]_i_1\: unisim.vcomponents.MUXF7
     port map (
      I0 => \mi_wrap_be_next[35]_i_2_n_0\,
      I1 => \mi_wrap_be_next[35]_i_3_n_0\,
      O => \mi_wrap_be_next_reg[35]_i_1_n_0\,
      S => \^fsm_sequential_mi_state_reg[2]_0\
    );
\mi_wrap_be_next_reg[36]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => mi_wrap_be_next,
      D => \mi_wrap_be_next[36]_i_1_n_0\,
      Q => \mi_wrap_be_next_reg_n_0_[36]\,
      R => '0'
    );
\mi_wrap_be_next_reg[37]\: unisim.vcomponents.FDSE
     port map (
      C => \out\,
      CE => mi_wrap_be_next,
      D => \mi_wrap_be_next_reg[37]_i_1_n_0\,
      Q => \mi_wrap_be_next_reg_n_0_[37]\,
      S => \mi_wrap_be_next[62]_i_1_n_0\
    );
\mi_wrap_be_next_reg[37]_i_1\: unisim.vcomponents.MUXF7
     port map (
      I0 => \mi_wrap_be_next[37]_i_2_n_0\,
      I1 => \mi_wrap_be_next[37]_i_3_n_0\,
      O => \mi_wrap_be_next_reg[37]_i_1_n_0\,
      S => \^fsm_sequential_mi_state_reg[2]_0\
    );
\mi_wrap_be_next_reg[38]\: unisim.vcomponents.FDSE
     port map (
      C => \out\,
      CE => mi_wrap_be_next,
      D => \mi_wrap_be_next_reg[38]_i_1_n_0\,
      Q => \mi_wrap_be_next_reg_n_0_[38]\,
      S => \mi_wrap_be_next[62]_i_1_n_0\
    );
\mi_wrap_be_next_reg[38]_i_1\: unisim.vcomponents.MUXF7
     port map (
      I0 => \mi_wrap_be_next[38]_i_2_n_0\,
      I1 => \mi_wrap_be_next[38]_i_3_n_0\,
      O => \mi_wrap_be_next_reg[38]_i_1_n_0\,
      S => \^fsm_sequential_mi_state_reg[2]_0\
    );
\mi_wrap_be_next_reg[39]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => mi_wrap_be_next,
      D => \mi_wrap_be_next[39]_i_1_n_0\,
      Q => \mi_wrap_be_next_reg_n_0_[39]\,
      R => '0'
    );
\mi_wrap_be_next_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => mi_wrap_be_next,
      D => \mi_wrap_be_next[3]_i_1_n_0\,
      Q => \mi_wrap_be_next_reg_n_0_[3]\,
      R => '0'
    );
\mi_wrap_be_next_reg[40]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => mi_wrap_be_next,
      D => \mi_wrap_be_next[40]_i_1_n_0\,
      Q => \mi_wrap_be_next_reg_n_0_[40]\,
      R => '0'
    );
\mi_wrap_be_next_reg[41]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => mi_wrap_be_next,
      D => \mi_wrap_be_next[41]_i_1_n_0\,
      Q => \mi_wrap_be_next_reg_n_0_[41]\,
      R => '0'
    );
\mi_wrap_be_next_reg[42]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => mi_wrap_be_next,
      D => \mi_wrap_be_next[42]_i_1_n_0\,
      Q => \mi_wrap_be_next_reg_n_0_[42]\,
      R => '0'
    );
\mi_wrap_be_next_reg[43]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => mi_wrap_be_next,
      D => \mi_wrap_be_next[43]_i_1_n_0\,
      Q => \mi_wrap_be_next_reg_n_0_[43]\,
      R => '0'
    );
\mi_wrap_be_next_reg[44]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => mi_wrap_be_next,
      D => \mi_wrap_be_next[44]_i_1_n_0\,
      Q => \mi_wrap_be_next_reg_n_0_[44]\,
      R => '0'
    );
\mi_wrap_be_next_reg[45]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => mi_wrap_be_next,
      D => \mi_wrap_be_next[45]_i_1_n_0\,
      Q => \mi_wrap_be_next_reg_n_0_[45]\,
      R => '0'
    );
\mi_wrap_be_next_reg[46]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => mi_wrap_be_next,
      D => \mi_wrap_be_next[46]_i_1_n_0\,
      Q => \mi_wrap_be_next_reg_n_0_[46]\,
      R => '0'
    );
\mi_wrap_be_next_reg[47]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => mi_wrap_be_next,
      D => \mi_wrap_be_next[47]_i_1_n_0\,
      Q => \mi_wrap_be_next_reg_n_0_[47]\,
      R => '0'
    );
\mi_wrap_be_next_reg[48]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => mi_wrap_be_next,
      D => \mi_wrap_be_next[48]_i_1_n_0\,
      Q => \mi_wrap_be_next_reg_n_0_[48]\,
      R => '0'
    );
\mi_wrap_be_next_reg[49]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => mi_wrap_be_next,
      D => \mi_wrap_be_next[49]_i_1_n_0\,
      Q => \mi_wrap_be_next_reg_n_0_[49]\,
      R => '0'
    );
\mi_wrap_be_next_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => mi_wrap_be_next,
      D => \mi_wrap_be_next[4]_i_1_n_0\,
      Q => \mi_wrap_be_next_reg_n_0_[4]\,
      R => '0'
    );
\mi_wrap_be_next_reg[50]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => mi_wrap_be_next,
      D => \mi_wrap_be_next[50]_i_1_n_0\,
      Q => \mi_wrap_be_next_reg_n_0_[50]\,
      R => '0'
    );
\mi_wrap_be_next_reg[51]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => mi_wrap_be_next,
      D => \mi_wrap_be_next[51]_i_1_n_0\,
      Q => \mi_wrap_be_next_reg_n_0_[51]\,
      R => '0'
    );
\mi_wrap_be_next_reg[52]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => mi_wrap_be_next,
      D => \mi_wrap_be_next[52]_i_1_n_0\,
      Q => \mi_wrap_be_next_reg_n_0_[52]\,
      R => '0'
    );
\mi_wrap_be_next_reg[53]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => mi_wrap_be_next,
      D => \mi_wrap_be_next[53]_i_1_n_0\,
      Q => \mi_wrap_be_next_reg_n_0_[53]\,
      R => '0'
    );
\mi_wrap_be_next_reg[54]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => mi_wrap_be_next,
      D => \mi_wrap_be_next[54]_i_1_n_0\,
      Q => \mi_wrap_be_next_reg_n_0_[54]\,
      R => '0'
    );
\mi_wrap_be_next_reg[55]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => mi_wrap_be_next,
      D => \mi_wrap_be_next[55]_i_1_n_0\,
      Q => \mi_wrap_be_next_reg_n_0_[55]\,
      R => '0'
    );
\mi_wrap_be_next_reg[56]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => mi_wrap_be_next,
      D => \mi_wrap_be_next[56]_i_1_n_0\,
      Q => \mi_wrap_be_next_reg_n_0_[56]\,
      R => '0'
    );
\mi_wrap_be_next_reg[57]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => mi_wrap_be_next,
      D => \mi_wrap_be_next[57]_i_1_n_0\,
      Q => \mi_wrap_be_next_reg_n_0_[57]\,
      R => '0'
    );
\mi_wrap_be_next_reg[58]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => mi_wrap_be_next,
      D => \mi_wrap_be_next[58]_i_1_n_0\,
      Q => \mi_wrap_be_next_reg_n_0_[58]\,
      R => '0'
    );
\mi_wrap_be_next_reg[59]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => mi_wrap_be_next,
      D => \mi_wrap_be_next[59]_i_1_n_0\,
      Q => \mi_wrap_be_next_reg_n_0_[59]\,
      R => '0'
    );
\mi_wrap_be_next_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => mi_wrap_be_next,
      D => \mi_wrap_be_next_reg[5]_i_1_n_0\,
      Q => \mi_wrap_be_next_reg_n_0_[5]\,
      R => '0'
    );
\mi_wrap_be_next_reg[5]_i_1\: unisim.vcomponents.MUXF7
     port map (
      I0 => \mi_wrap_be_next[5]_i_2_n_0\,
      I1 => \mi_wrap_be_next[5]_i_3_n_0\,
      O => \mi_wrap_be_next_reg[5]_i_1_n_0\,
      S => \^fsm_sequential_mi_state_reg[2]_0\
    );
\mi_wrap_be_next_reg[60]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => mi_wrap_be_next,
      D => \mi_wrap_be_next[60]_i_1_n_0\,
      Q => \mi_wrap_be_next_reg_n_0_[60]\,
      R => '0'
    );
\mi_wrap_be_next_reg[61]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => mi_wrap_be_next,
      D => \mi_wrap_be_next[61]_i_1_n_0\,
      Q => \mi_wrap_be_next_reg_n_0_[61]\,
      R => '0'
    );
\mi_wrap_be_next_reg[62]\: unisim.vcomponents.FDSE
     port map (
      C => \out\,
      CE => mi_wrap_be_next,
      D => \mi_wrap_be_next[62]_i_2_n_0\,
      Q => \mi_wrap_be_next_reg_n_0_[62]\,
      S => \mi_wrap_be_next[62]_i_1_n_0\
    );
\mi_wrap_be_next_reg[63]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => mi_wrap_be_next,
      D => \mi_wrap_be_next[63]_i_1_n_0\,
      Q => \mi_wrap_be_next_reg_n_0_[63]\,
      R => '0'
    );
\mi_wrap_be_next_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => mi_wrap_be_next,
      D => \mi_wrap_be_next[6]_i_1_n_0\,
      Q => \mi_wrap_be_next_reg_n_0_[6]\,
      R => '0'
    );
\mi_wrap_be_next_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => mi_wrap_be_next,
      D => \mi_wrap_be_next[7]_i_1_n_0\,
      Q => \mi_wrap_be_next_reg_n_0_[7]\,
      R => '0'
    );
\mi_wrap_be_next_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => mi_wrap_be_next,
      D => \mi_wrap_be_next[8]_i_1_n_0\,
      Q => \mi_wrap_be_next_reg_n_0_[8]\,
      R => '0'
    );
\mi_wrap_be_next_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => mi_wrap_be_next,
      D => \mi_wrap_be_next[9]_i_1_n_0\,
      Q => \mi_wrap_be_next_reg_n_0_[9]\,
      R => '0'
    );
\mi_wrap_cnt[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"111DDDDD"
    )
        port map (
      I0 => \mi_wrap_cnt[0]_i_2_n_0\,
      I1 => \^fsm_sequential_mi_state_reg[2]_0\,
      I2 => mi_wrap_cnt(0),
      I3 => \^mi_last\,
      I4 => \mi_wrap_cnt[0]_i_3_n_0\,
      O => \mi_wrap_cnt[0]_i_1_n_0\
    );
\mi_wrap_cnt[0]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^m_axi_awaddr\(4),
      I1 => \^m_axi_awaddr\(5),
      I2 => \mi_be[60]_i_2_n_0\,
      I3 => \^m_axi_awaddr\(6),
      I4 => \mi_wrap_cnt[3]_i_7_n_0\,
      I5 => \mi_wrap_cnt[0]_i_4_n_0\,
      O => \mi_wrap_cnt[0]_i_2_n_0\
    );
\mi_wrap_cnt[0]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFB380"
    )
        port map (
      I0 => size(1),
      I1 => size(2),
      I2 => \next_mi_addr_reg_n_0_[6]\,
      I3 => \mi_wrap_cnt[0]_i_5_n_0\,
      I4 => \mi_wrap_cnt[0]_i_6_n_0\,
      O => \mi_wrap_cnt[0]_i_3_n_0\
    );
\mi_wrap_cnt[0]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0AFA0CFCFC0C0"
    )
        port map (
      I0 => \^m_axi_awaddr\(3),
      I1 => \^m_axi_awaddr\(2),
      I2 => \^goreg_dm.dout_i_reg[26]\(1),
      I3 => \^m_axi_awaddr\(1),
      I4 => \^m_axi_awaddr\(0),
      I5 => \^goreg_dm.dout_i_reg[26]\(0),
      O => \mi_wrap_cnt[0]_i_4_n_0\
    );
\mi_wrap_cnt[0]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0AFA0CFCFC0C0"
    )
        port map (
      I0 => p_0_in(2),
      I1 => p_0_in(1),
      I2 => size(1),
      I3 => p_0_in(0),
      I4 => \next_mi_addr_reg_n_0_[0]\,
      I5 => size(0),
      O => \mi_wrap_cnt[0]_i_5_n_0\
    );
\mi_wrap_cnt[0]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0C080008FFFFFFFF"
    )
        port map (
      I0 => p_0_in(3),
      I1 => size(2),
      I2 => size(1),
      I3 => size(0),
      I4 => p_0_in(4),
      I5 => \^mi_last\,
      O => \mi_wrap_cnt[0]_i_6_n_0\
    );
\mi_wrap_cnt[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"88B8"
    )
        port map (
      I0 => \mi_wrap_cnt[1]_i_2_n_0\,
      I1 => \^fsm_sequential_mi_state_reg[2]_0\,
      I2 => \^d\(1),
      I3 => \mi_wrap_cnt[1]_i_3_n_0\,
      O => \mi_wrap_cnt[1]_i_1_n_0\
    );
\mi_wrap_cnt[1]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0F990099"
    )
        port map (
      I0 => mi_wrap_cnt(0),
      I1 => mi_wrap_cnt(1),
      I2 => \mi_wrap_cnt[1]_i_4_n_0\,
      I3 => \^mi_last\,
      I4 => \next_mi_len_reg_n_0_[1]\,
      O => \mi_wrap_cnt[1]_i_2_n_0\
    );
\mi_wrap_cnt[1]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^m_axi_awaddr\(5),
      I1 => \^m_axi_awaddr\(6),
      I2 => \mi_be[60]_i_2_n_0\,
      I3 => \^m_axi_awaddr\(7),
      I4 => \mi_wrap_cnt[3]_i_7_n_0\,
      I5 => \mi_wrap_cnt[1]_i_5_n_0\,
      O => \mi_wrap_cnt[1]_i_3_n_0\
    );
\mi_wrap_cnt[1]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \next_mi_addr_reg_n_0_[7]\,
      I1 => \mi_wrap_cnt[1]_i_6_n_0\,
      I2 => \mi_wrap_be_next[2]_i_4_n_0\,
      I3 => p_0_in(4),
      I4 => \mi_wrap_be_next[47]_i_2_n_0\,
      I5 => \next_mi_addr_reg_n_0_[6]\,
      O => \mi_wrap_cnt[1]_i_4_n_0\
    );
\mi_wrap_cnt[1]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^m_axi_awaddr\(4),
      I1 => \^m_axi_awaddr\(3),
      I2 => \^goreg_dm.dout_i_reg[26]\(1),
      I3 => \^m_axi_awaddr\(2),
      I4 => \^goreg_dm.dout_i_reg[26]\(0),
      I5 => \^m_axi_awaddr\(1),
      O => \mi_wrap_cnt[1]_i_5_n_0\
    );
\mi_wrap_cnt[1]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_0_in(3),
      I1 => p_0_in(2),
      I2 => size(1),
      I3 => p_0_in(1),
      I4 => size(0),
      I5 => p_0_in(0),
      O => \mi_wrap_cnt[1]_i_6_n_0\
    );
\mi_wrap_cnt[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F400F400F4FFF400"
    )
        port map (
      I0 => \mi_wrap_cnt[2]_i_2_n_0\,
      I1 => \mi_wrap_cnt[2]_i_3_n_0\,
      I2 => \mi_wrap_cnt[2]_i_4_n_0\,
      I3 => \^fsm_sequential_mi_state_reg[2]_0\,
      I4 => \^d\(2),
      I5 => \mi_wrap_cnt[2]_i_5_n_0\,
      O => \mi_wrap_cnt[2]_i_1_n_0\
    );
\mi_wrap_cnt[2]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4540FFFFFFFFFFFF"
    )
        port map (
      I0 => \mi_wrap_be_next[2]_i_4_n_0\,
      I1 => \next_mi_addr_reg_n_0_[6]\,
      I2 => \mi_wrap_be_next[47]_i_2_n_0\,
      I3 => \next_mi_addr_reg_n_0_[7]\,
      I4 => p_2_in,
      I5 => \^mi_last\,
      O => \mi_wrap_cnt[2]_i_2_n_0\
    );
\mi_wrap_cnt[2]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"35F5"
    )
        port map (
      I0 => \mi_wrap_cnt[2]_i_6_n_0\,
      I1 => size(1),
      I2 => size(2),
      I3 => \next_mi_addr_reg_n_0_[8]\,
      O => \mi_wrap_cnt[2]_i_3_n_0\
    );
\mi_wrap_cnt[2]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"5401"
    )
        port map (
      I0 => \^mi_last\,
      I1 => mi_wrap_cnt(0),
      I2 => mi_wrap_cnt(1),
      I3 => mi_wrap_cnt(2),
      O => \mi_wrap_cnt[2]_i_4_n_0\
    );
\mi_wrap_cnt[2]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^m_axi_awaddr\(6),
      I1 => \^m_axi_awaddr\(7),
      I2 => \mi_be[60]_i_2_n_0\,
      I3 => \^m_axi_awaddr\(8),
      I4 => \mi_wrap_cnt[3]_i_7_n_0\,
      I5 => \mi_wrap_cnt[2]_i_7_n_0\,
      O => \mi_wrap_cnt[2]_i_5_n_0\
    );
\mi_wrap_cnt[2]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0FFF000AACCAACC"
    )
        port map (
      I0 => p_0_in(2),
      I1 => p_0_in(1),
      I2 => p_0_in(4),
      I3 => size(0),
      I4 => p_0_in(3),
      I5 => size(1),
      O => \mi_wrap_cnt[2]_i_6_n_0\
    );
\mi_wrap_cnt[2]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^m_axi_awaddr\(5),
      I1 => \^m_axi_awaddr\(4),
      I2 => \^goreg_dm.dout_i_reg[26]\(1),
      I3 => \^m_axi_awaddr\(3),
      I4 => \^goreg_dm.dout_i_reg[26]\(0),
      I5 => \^m_axi_awaddr\(2),
      O => \mi_wrap_cnt[2]_i_7_n_0\
    );
\mi_wrap_cnt[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FEEEFFFF"
    )
        port map (
      I0 => load_mi_d1,
      I1 => load_mi_d2,
      I2 => m_axi_wready,
      I3 => \^m_axi_wvalid_i_reg_0\,
      I4 => \^fsm_sequential_mi_state_reg[2]_0\,
      O => \mi_wrap_cnt[3]_i_1_n_0\
    );
\mi_wrap_cnt[3]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"88B8"
    )
        port map (
      I0 => \mi_wrap_cnt[3]_i_3_n_0\,
      I1 => \^fsm_sequential_mi_state_reg[2]_0\,
      I2 => \^d\(3),
      I3 => \mi_wrap_cnt[3]_i_4_n_0\,
      O => \mi_wrap_cnt[3]_i_2_n_0\
    );
\mi_wrap_cnt[3]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"2F20202F"
    )
        port map (
      I0 => p_3_in,
      I1 => \mi_wrap_cnt[3]_i_5_n_0\,
      I2 => \^mi_last\,
      I3 => mi_wrap_cnt(3),
      I4 => \mi_wrap_cnt[3]_i_6_n_0\,
      O => \mi_wrap_cnt[3]_i_3_n_0\
    );
\mi_wrap_cnt[3]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^m_axi_awaddr\(7),
      I1 => \^m_axi_awaddr\(8),
      I2 => \mi_be[60]_i_2_n_0\,
      I3 => \^m_axi_awaddr\(9),
      I4 => \mi_wrap_cnt[3]_i_7_n_0\,
      I5 => \mi_wrap_cnt[3]_i_8_n_0\,
      O => \mi_wrap_cnt[3]_i_4_n_0\
    );
\mi_wrap_cnt[3]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => data6(3),
      I1 => \mi_wrap_cnt[3]_i_9_n_0\,
      I2 => \mi_wrap_be_next[2]_i_4_n_0\,
      I3 => \next_mi_addr_reg_n_0_[7]\,
      I4 => \mi_wrap_be_next[47]_i_2_n_0\,
      I5 => \next_mi_addr_reg_n_0_[8]\,
      O => \mi_wrap_cnt[3]_i_5_n_0\
    );
\mi_wrap_cnt[3]_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
        port map (
      I0 => mi_wrap_cnt(2),
      I1 => mi_wrap_cnt(1),
      I2 => mi_wrap_cnt(0),
      O => \mi_wrap_cnt[3]_i_6_n_0\
    );
\mi_wrap_cnt[3]_i_7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8A"
    )
        port map (
      I0 => \^goreg_dm.dout_i_reg[26]\(2),
      I1 => \^goreg_dm.dout_i_reg[26]\(1),
      I2 => \^goreg_dm.dout_i_reg[26]\(0),
      O => \mi_wrap_cnt[3]_i_7_n_0\
    );
\mi_wrap_cnt[3]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^m_axi_awaddr\(6),
      I1 => \^m_axi_awaddr\(5),
      I2 => \^goreg_dm.dout_i_reg[26]\(1),
      I3 => \^m_axi_awaddr\(4),
      I4 => \^goreg_dm.dout_i_reg[26]\(0),
      I5 => \^m_axi_awaddr\(3),
      O => \mi_wrap_cnt[3]_i_8_n_0\
    );
\mi_wrap_cnt[3]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \next_mi_addr_reg_n_0_[6]\,
      I1 => p_0_in(4),
      I2 => size(1),
      I3 => p_0_in(3),
      I4 => size(0),
      I5 => p_0_in(2),
      O => \mi_wrap_cnt[3]_i_9_n_0\
    );
\mi_wrap_cnt_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => \mi_wrap_cnt[3]_i_1_n_0\,
      D => \mi_wrap_cnt[0]_i_1_n_0\,
      Q => mi_wrap_cnt(0),
      R => '0'
    );
\mi_wrap_cnt_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => \mi_wrap_cnt[3]_i_1_n_0\,
      D => \mi_wrap_cnt[1]_i_1_n_0\,
      Q => mi_wrap_cnt(1),
      R => '0'
    );
\mi_wrap_cnt_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => \mi_wrap_cnt[3]_i_1_n_0\,
      D => \mi_wrap_cnt[2]_i_1_n_0\,
      Q => mi_wrap_cnt(2),
      R => '0'
    );
\mi_wrap_cnt_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => \mi_wrap_cnt[3]_i_1_n_0\,
      D => \mi_wrap_cnt[3]_i_2_n_0\,
      Q => mi_wrap_cnt(3),
      R => '0'
    );
\mi_wstrb_mask_d2[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00005700"
    )
        port map (
      I0 => mi_first_d1,
      I1 => addr(1),
      I2 => addr(0),
      I3 => \mi_be_d1_reg_n_0_[0]\,
      I4 => \mi_wstrb_mask_d2[3]_i_2_n_0\,
      O => mi_wstrb_mask_d20(0)
    );
\mi_wstrb_mask_d2[10]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000D000D000D00"
    )
        port map (
      I0 => mi_first_d1,
      I1 => \mi_wstrb_mask_d2[10]_i_2_n_0\,
      I2 => \mi_wstrb_mask_d2[18]_i_2_n_0\,
      I3 => \mi_be_d1_reg_n_0_[10]\,
      I4 => \mi_wstrb_mask_d2[10]_i_3_n_0\,
      I5 => \mi_wstrb_mask_d2[15]_i_2_n_0\,
      O => mi_wstrb_mask_d20(10)
    );
\mi_wstrb_mask_d2[10]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"07FF"
    )
        port map (
      I0 => addr(0),
      I1 => addr(1),
      I2 => addr(2),
      I3 => addr(3),
      O => \mi_wstrb_mask_d2[10]_i_2_n_0\
    );
\mi_wstrb_mask_d2[10]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1F"
    )
        port map (
      I0 => index(1),
      I1 => index(2),
      I2 => index(3),
      O => \mi_wstrb_mask_d2[10]_i_3_n_0\
    );
\mi_wstrb_mask_d2[11]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000D000D000D00"
    )
        port map (
      I0 => \mi_wstrb_mask_d2[15]_i_2_n_0\,
      I1 => \mi_wstrb_mask_d2[11]_i_2_n_0\,
      I2 => \mi_wstrb_mask_d2[18]_i_2_n_0\,
      I3 => \mi_be_d1_reg_n_0_[11]\,
      I4 => \mi_wstrb_mask_d2[44]_i_2_n_0\,
      I5 => mi_first_d1,
      O => mi_wstrb_mask_d20(11)
    );
\mi_wstrb_mask_d2[11]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AA80"
    )
        port map (
      I0 => index(3),
      I1 => index(1),
      I2 => index(0),
      I3 => index(2),
      O => \mi_wstrb_mask_d2[11]_i_2_n_0\
    );
\mi_wstrb_mask_d2[12]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0D000D0000000D00"
    )
        port map (
      I0 => \mi_wstrb_mask_d2[15]_i_2_n_0\,
      I1 => \mi_wstrb_mask_d2[31]_i_2_n_0\,
      I2 => \mi_wstrb_mask_d2[18]_i_2_n_0\,
      I3 => \mi_be_d1_reg_n_0_[12]\,
      I4 => mi_first_d1,
      I5 => \mi_wstrb_mask_d2[12]_i_2_n_0\,
      O => mi_wstrb_mask_d20(12)
    );
\mi_wstrb_mask_d2[12]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1FFF"
    )
        port map (
      I0 => addr(1),
      I1 => addr(0),
      I2 => addr(2),
      I3 => addr(3),
      O => \mi_wstrb_mask_d2[12]_i_2_n_0\
    );
\mi_wstrb_mask_d2[13]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000D000D000D00"
    )
        port map (
      I0 => mi_first_d1,
      I1 => \mi_wstrb_mask_d2[45]_i_3_n_0\,
      I2 => \mi_wstrb_mask_d2[18]_i_2_n_0\,
      I3 => \mi_be_d1_reg_n_0_[13]\,
      I4 => \mi_wstrb_mask_d2[29]_i_3_n_0\,
      I5 => \mi_wstrb_mask_d2[15]_i_2_n_0\,
      O => mi_wstrb_mask_d20(13)
    );
\mi_wstrb_mask_d2[14]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FDDDDDDD"
    )
        port map (
      I0 => \mi_wstrb_mask_d2[40]_i_3_n_0\,
      I1 => index(4),
      I2 => index(1),
      I3 => index(2),
      I4 => index(3),
      I5 => \mi_wstrb_mask_d2[14]_i_2_n_0\,
      O => mi_wstrb_mask_d20(14)
    );
\mi_wstrb_mask_d2[14]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF8000FFFF"
    )
        port map (
      I0 => \mi_wstrb_mask_d2[22]_i_2_n_0\,
      I1 => mi_first_d1,
      I2 => addr(3),
      I3 => addr(2),
      I4 => \mi_be_d1_reg_n_0_[14]\,
      I5 => \mi_wstrb_mask_d2[18]_i_2_n_0\,
      O => \mi_wstrb_mask_d2[14]_i_2_n_0\
    );
\mi_wstrb_mask_d2[15]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"08000F0000000F00"
    )
        port map (
      I0 => index(3),
      I1 => index(2),
      I2 => \mi_wstrb_mask_d2[18]_i_2_n_0\,
      I3 => \mi_be_d1_reg_n_0_[15]\,
      I4 => \mi_wstrb_mask_d2[15]_i_2_n_0\,
      I5 => \mi_wstrb_mask_d2[39]_i_2_n_0\,
      O => mi_wstrb_mask_d20(15)
    );
\mi_wstrb_mask_d2[15]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => index(5),
      I1 => \^mi_last_d1_reg_0\,
      I2 => index(4),
      O => \mi_wstrb_mask_d2[15]_i_2_n_0\
    );
\mi_wstrb_mask_d2[16]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AA02AAAA00000000"
    )
        port map (
      I0 => \mi_wstrb_mask_d2[19]_i_2_n_0\,
      I1 => addr(4),
      I2 => addr(5),
      I3 => \mi_wstrb_mask_d2[56]_i_3_n_0\,
      I4 => mi_first_d1,
      I5 => \mi_be_d1_reg_n_0_[16]\,
      O => mi_wstrb_mask_d20(16)
    );
\mi_wstrb_mask_d2[17]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0888088800000888"
    )
        port map (
      I0 => \mi_wstrb_mask_d2[19]_i_2_n_0\,
      I1 => \mi_be_d1_reg_n_0_[17]\,
      I2 => \mi_wstrb_mask_d2[18]_i_2_n_0\,
      I3 => addr(1),
      I4 => \mi_wstrb_mask_d2[17]_i_2_n_0\,
      I5 => index(0),
      O => mi_wstrb_mask_d20(17)
    );
\mi_wstrb_mask_d2[17]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000010"
    )
        port map (
      I0 => index(2),
      I1 => index(1),
      I2 => \^mi_last_d1_reg_0\,
      I3 => index(5),
      I4 => index(3),
      O => \mi_wstrb_mask_d2[17]_i_2_n_0\
    );
\mi_wstrb_mask_d2[18]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0888088800000888"
    )
        port map (
      I0 => \mi_wstrb_mask_d2[19]_i_2_n_0\,
      I1 => \mi_be_d1_reg_n_0_[18]\,
      I2 => \mi_wstrb_mask_d2[18]_i_2_n_0\,
      I3 => \mi_wstrb_mask_d2[22]_i_2_n_0\,
      I4 => \mi_wstrb_mask_d2[26]_i_2_n_0\,
      I5 => index(3),
      O => mi_wstrb_mask_d20(18)
    );
\mi_wstrb_mask_d2[18]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"A8"
    )
        port map (
      I0 => mi_first_d1,
      I1 => addr(4),
      I2 => addr(5),
      O => \mi_wstrb_mask_d2[18]_i_2_n_0\
    );
\mi_wstrb_mask_d2[19]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAA8AAAA00000000"
    )
        port map (
      I0 => \mi_wstrb_mask_d2[19]_i_2_n_0\,
      I1 => index(2),
      I2 => index(3),
      I3 => \mi_wstrb_mask_d2[39]_i_2_n_0\,
      I4 => \mi_wstrb_mask_d2[40]_i_3_n_0\,
      I5 => \mi_be_d1_reg_n_0_[19]\,
      O => mi_wstrb_mask_d20(19)
    );
\mi_wstrb_mask_d2[19]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0001555500555555"
    )
        port map (
      I0 => \mi_wstrb_mask_d2[15]_i_2_n_0\,
      I1 => addr(2),
      I2 => addr(3),
      I3 => addr(5),
      I4 => mi_first_d1,
      I5 => addr(4),
      O => \mi_wstrb_mask_d2[19]_i_2_n_0\
    );
\mi_wstrb_mask_d2[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00D0000000D000D0"
    )
        port map (
      I0 => \mi_wstrb_mask_d2[2]_i_2_n_0\,
      I1 => index(0),
      I2 => \mi_be_d1_reg_n_0_[1]\,
      I3 => \mi_wstrb_mask_d2[18]_i_2_n_0\,
      I4 => \mi_wstrb_mask_d2[1]_i_2_n_0\,
      I5 => mi_first_d1,
      O => mi_wstrb_mask_d20(1)
    );
\mi_wstrb_mask_d2[1]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => addr(1),
      I1 => addr(2),
      I2 => addr(3),
      O => \mi_wstrb_mask_d2[1]_i_2_n_0\
    );
\mi_wstrb_mask_d2[20]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8A008A008A000A00"
    )
        port map (
      I0 => \mi_wstrb_mask_d2[20]_i_2_n_0\,
      I1 => index(4),
      I2 => \mi_wstrb_mask_d2[40]_i_3_n_0\,
      I3 => \mi_be_d1_reg_n_0_[20]\,
      I4 => index(2),
      I5 => index(3),
      O => mi_wstrb_mask_d20(20)
    );
\mi_wstrb_mask_d2[20]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5555555555577777"
    )
        port map (
      I0 => \mi_wstrb_mask_d2[18]_i_2_n_0\,
      I1 => addr(3),
      I2 => addr(0),
      I3 => addr(1),
      I4 => addr(2),
      I5 => addr(5),
      O => \mi_wstrb_mask_d2[20]_i_2_n_0\
    );
\mi_wstrb_mask_d2[21]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AA8A0000AA0A0000"
    )
        port map (
      I0 => \mi_wstrb_mask_d2[21]_i_2_n_0\,
      I1 => index(4),
      I2 => \^mi_last_d1_reg_0\,
      I3 => index(5),
      I4 => \mi_be_d1_reg_n_0_[21]\,
      I5 => \mi_wstrb_mask_d2[53]_i_2_n_0\,
      O => mi_wstrb_mask_d20(21)
    );
\mi_wstrb_mask_d2[21]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3333333377777FFF"
    )
        port map (
      I0 => addr(4),
      I1 => mi_first_d1,
      I2 => addr(2),
      I3 => addr(1),
      I4 => addr(3),
      I5 => addr(5),
      O => \mi_wstrb_mask_d2[21]_i_2_n_0\
    );
\mi_wstrb_mask_d2[22]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000557FFFFF"
    )
        port map (
      I0 => mi_first_d1,
      I1 => \mi_wstrb_mask_d2[22]_i_2_n_0\,
      I2 => addr(2),
      I3 => addr(3),
      I4 => addr(4),
      I5 => \mi_wstrb_mask_d2[22]_i_3_n_0\,
      O => mi_wstrb_mask_d20(22)
    );
\mi_wstrb_mask_d2[22]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => addr(0),
      I1 => addr(1),
      O => \mi_wstrb_mask_d2[22]_i_2_n_0\
    );
\mi_wstrb_mask_d2[22]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F1FFF0FFFFFFF0FF"
    )
        port map (
      I0 => index(3),
      I1 => \mi_wstrb_mask_d2[62]_i_3_n_0\,
      I2 => \mi_wstrb_mask_d2[54]_i_2_n_0\,
      I3 => \mi_be_d1_reg_n_0_[22]\,
      I4 => \mi_wstrb_mask_d2[40]_i_3_n_0\,
      I5 => index(4),
      O => \mi_wstrb_mask_d2[22]_i_3_n_0\
    );
\mi_wstrb_mask_d2[23]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0020000000300030"
    )
        port map (
      I0 => \mi_wstrb_mask_d2[55]_i_2_n_0\,
      I1 => \mi_wstrb_mask_d2[55]_i_4_n_0\,
      I2 => \mi_be_d1_reg_n_0_[23]\,
      I3 => \mi_wstrb_mask_d2[54]_i_2_n_0\,
      I4 => index(4),
      I5 => \mi_wstrb_mask_d2[40]_i_3_n_0\,
      O => mi_wstrb_mask_d20(23)
    );
\mi_wstrb_mask_d2[24]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000005D0000"
    )
        port map (
      I0 => \mi_wstrb_mask_d2[55]_i_4_n_0\,
      I1 => \mi_wstrb_mask_d2[56]_i_3_n_0\,
      I2 => addr(2),
      I3 => \mi_wstrb_mask_d2[54]_i_2_n_0\,
      I4 => \mi_be_d1_reg_n_0_[24]\,
      I5 => \mi_wstrb_mask_d2[26]_i_3_n_0\,
      O => mi_wstrb_mask_d20(24)
    );
\mi_wstrb_mask_d2[25]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0020002000202020"
    )
        port map (
      I0 => \mi_wstrb_mask_d2[25]_i_2_n_0\,
      I1 => \mi_wstrb_mask_d2[54]_i_2_n_0\,
      I2 => \mi_be_d1_reg_n_0_[25]\,
      I3 => \mi_wstrb_mask_d2[55]_i_4_n_0\,
      I4 => addr(1),
      I5 => addr(2),
      O => mi_wstrb_mask_d20(25)
    );
\mi_wstrb_mask_d2[25]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF80FFFFFF88FFFF"
    )
        port map (
      I0 => index(3),
      I1 => index(4),
      I2 => index(0),
      I3 => index(5),
      I4 => \^mi_last_d1_reg_0\,
      I5 => \mi_wstrb_mask_d2[58]_i_3_n_0\,
      O => \mi_wstrb_mask_d2[25]_i_2_n_0\
    );
\mi_wstrb_mask_d2[26]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000000000D0"
    )
        port map (
      I0 => \mi_wstrb_mask_d2[55]_i_4_n_0\,
      I1 => \mi_wstrb_mask_d2[58]_i_2_n_0\,
      I2 => \mi_be_d1_reg_n_0_[26]\,
      I3 => \mi_wstrb_mask_d2[54]_i_2_n_0\,
      I4 => \mi_wstrb_mask_d2[26]_i_2_n_0\,
      I5 => \mi_wstrb_mask_d2[26]_i_3_n_0\,
      O => mi_wstrb_mask_d20(26)
    );
\mi_wstrb_mask_d2[26]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0004"
    )
        port map (
      I0 => index(5),
      I1 => \^mi_last_d1_reg_0\,
      I2 => index(1),
      I3 => index(2),
      O => \mi_wstrb_mask_d2[26]_i_2_n_0\
    );
\mi_wstrb_mask_d2[26]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0444"
    )
        port map (
      I0 => index(5),
      I1 => \^mi_last_d1_reg_0\,
      I2 => index(4),
      I3 => index(3),
      O => \mi_wstrb_mask_d2[26]_i_3_n_0\
    );
\mi_wstrb_mask_d2[27]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000D5D5D555"
    )
        port map (
      I0 => \mi_wstrb_mask_d2[40]_i_3_n_0\,
      I1 => index(3),
      I2 => index(4),
      I3 => \mi_wstrb_mask_d2[39]_i_2_n_0\,
      I4 => index(2),
      I5 => \mi_wstrb_mask_d2[27]_i_2_n_0\,
      O => mi_wstrb_mask_d20(27)
    );
\mi_wstrb_mask_d2[27]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF80FF00FF00FF"
    )
        port map (
      I0 => addr(4),
      I1 => addr(2),
      I2 => addr(3),
      I3 => \mi_be_d1_reg_n_0_[27]\,
      I4 => addr(5),
      I5 => mi_first_d1,
      O => \mi_wstrb_mask_d2[27]_i_2_n_0\
    );
\mi_wstrb_mask_d2[28]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2AAAAAAA00000000"
    )
        port map (
      I0 => \mi_wstrb_mask_d2[28]_i_2_n_0\,
      I1 => \mi_wstrb_mask_d2[28]_i_3_n_0\,
      I2 => addr(2),
      I3 => addr(3),
      I4 => addr(4),
      I5 => \mi_be_d1_reg_n_0_[28]\,
      O => mi_wstrb_mask_d20(28)
    );
\mi_wstrb_mask_d2[28]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000F8FFF0FF"
    )
        port map (
      I0 => index(3),
      I1 => index(2),
      I2 => index(5),
      I3 => \^mi_last_d1_reg_0\,
      I4 => index(4),
      I5 => \mi_wstrb_mask_d2[54]_i_2_n_0\,
      O => \mi_wstrb_mask_d2[28]_i_2_n_0\
    );
\mi_wstrb_mask_d2[28]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"A8"
    )
        port map (
      I0 => mi_first_d1,
      I1 => addr(1),
      I2 => addr(0),
      O => \mi_wstrb_mask_d2[28]_i_3_n_0\
    );
\mi_wstrb_mask_d2[29]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000D0D0D0"
    )
        port map (
      I0 => addr(4),
      I1 => \mi_wstrb_mask_d2[29]_i_2_n_0\,
      I2 => \mi_be_d1_reg_n_0_[29]\,
      I3 => \mi_wstrb_mask_d2[29]_i_3_n_0\,
      I4 => \mi_wstrb_mask_d2[40]_i_3_n_0\,
      I5 => \mi_wstrb_mask_d2[29]_i_4_n_0\,
      O => mi_wstrb_mask_d20(29)
    );
\mi_wstrb_mask_d2[29]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7FFF"
    )
        port map (
      I0 => addr(2),
      I1 => addr(1),
      I2 => addr(3),
      I3 => mi_first_d1,
      O => \mi_wstrb_mask_d2[29]_i_2_n_0\
    );
\mi_wstrb_mask_d2[29]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1FFF"
    )
        port map (
      I0 => index(0),
      I1 => index(1),
      I2 => index(2),
      I3 => index(3),
      O => \mi_wstrb_mask_d2[29]_i_3_n_0\
    );
\mi_wstrb_mask_d2[29]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"88888F88"
    )
        port map (
      I0 => mi_first_d1,
      I1 => addr(5),
      I2 => index(4),
      I3 => \^mi_last_d1_reg_0\,
      I4 => index(5),
      O => \mi_wstrb_mask_d2[29]_i_4_n_0\
    );
\mi_wstrb_mask_d2[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000007F00"
    )
        port map (
      I0 => mi_first_d1,
      I1 => addr(0),
      I2 => addr(1),
      I3 => \mi_be_d1_reg_n_0_[2]\,
      I4 => \mi_wstrb_mask_d2[2]_i_2_n_0\,
      I5 => \mi_wstrb_mask_d2[3]_i_2_n_0\,
      O => mi_wstrb_mask_d20(2)
    );
\mi_wstrb_mask_d2[2]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000010000"
    )
        port map (
      I0 => index(3),
      I1 => index(4),
      I2 => index(2),
      I3 => index(1),
      I4 => \^mi_last_d1_reg_0\,
      I5 => index(5),
      O => \mi_wstrb_mask_d2[2]_i_2_n_0\
    );
\mi_wstrb_mask_d2[30]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FDDDDDDD"
    )
        port map (
      I0 => \^mi_last_d1_reg_0\,
      I1 => index(5),
      I2 => index(1),
      I3 => index(2),
      I4 => index(3),
      I5 => \mi_wstrb_mask_d2[30]_i_2_n_0\,
      O => mi_wstrb_mask_d20(30)
    );
\mi_wstrb_mask_d2[30]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFF80FFFF"
    )
        port map (
      I0 => \mi_wstrb_mask_d2[22]_i_2_n_0\,
      I1 => addr(2),
      I2 => \mi_wstrb_mask_d2[55]_i_4_n_0\,
      I3 => \mi_wstrb_mask_d2[54]_i_2_n_0\,
      I4 => \mi_be_d1_reg_n_0_[30]\,
      I5 => \mi_wstrb_mask_d2[15]_i_2_n_0\,
      O => \mi_wstrb_mask_d2[30]_i_2_n_0\
    );
\mi_wstrb_mask_d2[31]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4000550000005500"
    )
        port map (
      I0 => \mi_wstrb_mask_d2[54]_i_2_n_0\,
      I1 => index(4),
      I2 => \mi_wstrb_mask_d2[31]_i_2_n_0\,
      I3 => \mi_be_d1_reg_n_0_[31]\,
      I4 => \mi_wstrb_mask_d2[40]_i_3_n_0\,
      I5 => \mi_wstrb_mask_d2[39]_i_2_n_0\,
      O => mi_wstrb_mask_d20(31)
    );
\mi_wstrb_mask_d2[31]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => index(3),
      I1 => index(2),
      O => \mi_wstrb_mask_d2[31]_i_2_n_0\
    );
\mi_wstrb_mask_d2[32]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000100011001100"
    )
        port map (
      I0 => \mi_wstrb_mask_d2[39]_i_3_n_0\,
      I1 => \mi_wstrb_mask_d2[40]_i_3_n_0\,
      I2 => \mi_wstrb_mask_d2[49]_i_2_n_0\,
      I3 => \mi_be_d1_reg_n_0_[32]\,
      I4 => addr(0),
      I5 => \mi_wstrb_mask_d2[54]_i_2_n_0\,
      O => mi_wstrb_mask_d20(32)
    );
\mi_wstrb_mask_d2[33]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFD000000000000"
    )
        port map (
      I0 => \mi_wstrb_mask_d2[33]_i_2_n_0\,
      I1 => index(2),
      I2 => index(3),
      I3 => index(4),
      I4 => \mi_wstrb_mask_d2[33]_i_3_n_0\,
      I5 => \mi_be_d1_reg_n_0_[33]\,
      O => mi_wstrb_mask_d20(33)
    );
\mi_wstrb_mask_d2[33]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"10"
    )
        port map (
      I0 => index(0),
      I1 => index(1),
      I2 => \^mi_last_d1_reg_0\,
      O => \mi_wstrb_mask_d2[33]_i_2_n_0\
    );
\mi_wstrb_mask_d2[33]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000010F0F0F0F"
    )
        port map (
      I0 => addr(1),
      I1 => addr(2),
      I2 => \mi_wstrb_mask_d2[40]_i_3_n_0\,
      I3 => addr(4),
      I4 => addr(3),
      I5 => \mi_wstrb_mask_d2[54]_i_2_n_0\,
      O => \mi_wstrb_mask_d2[33]_i_3_n_0\
    );
\mi_wstrb_mask_d2[34]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FFFFFFEF"
    )
        port map (
      I0 => index(3),
      I1 => index(4),
      I2 => \^mi_last_d1_reg_0\,
      I3 => index(2),
      I4 => index(1),
      I5 => \mi_wstrb_mask_d2[34]_i_2_n_0\,
      O => mi_wstrb_mask_d20(34)
    );
\mi_wstrb_mask_d2[34]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFCFFFCFFFCFDFCF"
    )
        port map (
      I0 => \mi_wstrb_mask_d2[58]_i_2_n_0\,
      I1 => \mi_wstrb_mask_d2[40]_i_3_n_0\,
      I2 => \mi_be_d1_reg_n_0_[34]\,
      I3 => \mi_wstrb_mask_d2[54]_i_2_n_0\,
      I4 => addr(3),
      I5 => addr(4),
      O => \mi_wstrb_mask_d2[34]_i_2_n_0\
    );
\mi_wstrb_mask_d2[35]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000A0000008A00"
    )
        port map (
      I0 => \mi_wstrb_mask_d2[35]_i_2_n_0\,
      I1 => \mi_wstrb_mask_d2[48]_i_2_n_0\,
      I2 => \mi_wstrb_mask_d2[54]_i_2_n_0\,
      I3 => \mi_be_d1_reg_n_0_[35]\,
      I4 => \mi_wstrb_mask_d2[40]_i_3_n_0\,
      I5 => addr(4),
      O => mi_wstrb_mask_d20(35)
    );
\mi_wstrb_mask_d2[35]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFEFFFEFFFEFF"
    )
        port map (
      I0 => index(4),
      I1 => index(3),
      I2 => index(2),
      I3 => \^mi_last_d1_reg_0\,
      I4 => index(0),
      I5 => index(1),
      O => \mi_wstrb_mask_d2[35]_i_2_n_0\
    );
\mi_wstrb_mask_d2[36]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000057FFFFFF"
    )
        port map (
      I0 => addr(2),
      I1 => addr(1),
      I2 => addr(0),
      I3 => addr(5),
      I4 => mi_first_d1,
      I5 => \mi_wstrb_mask_d2[36]_i_2_n_0\,
      O => mi_wstrb_mask_d20(36)
    );
\mi_wstrb_mask_d2[36]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF4F44FFFF"
    )
        port map (
      I0 => index(2),
      I1 => \mi_wstrb_mask_d2[40]_i_4_n_0\,
      I2 => index(5),
      I3 => \^mi_last_d1_reg_0\,
      I4 => \mi_be_d1_reg_n_0_[36]\,
      I5 => \mi_wstrb_mask_d2[39]_i_3_n_0\,
      O => \mi_wstrb_mask_d2[36]_i_2_n_0\
    );
\mi_wstrb_mask_d2[37]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000D00"
    )
        port map (
      I0 => \mi_wstrb_mask_d2[40]_i_4_n_0\,
      I1 => \mi_wstrb_mask_d2[37]_i_2_n_0\,
      I2 => \mi_wstrb_mask_d2[37]_i_3_n_0\,
      I3 => \mi_be_d1_reg_n_0_[37]\,
      I4 => \mi_wstrb_mask_d2[40]_i_3_n_0\,
      I5 => \mi_wstrb_mask_d2[39]_i_3_n_0\,
      O => mi_wstrb_mask_d20(37)
    );
\mi_wstrb_mask_d2[37]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"A8"
    )
        port map (
      I0 => index(2),
      I1 => index(0),
      I2 => index(1),
      O => \mi_wstrb_mask_d2[37]_i_2_n_0\
    );
\mi_wstrb_mask_d2[37]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => mi_first_d1,
      I1 => addr(5),
      I2 => addr(1),
      I3 => addr(2),
      O => \mi_wstrb_mask_d2[37]_i_3_n_0\
    );
\mi_wstrb_mask_d2[38]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FFEFEFEF"
    )
        port map (
      I0 => index(3),
      I1 => index(4),
      I2 => \^mi_last_d1_reg_0\,
      I3 => index(2),
      I4 => index(1),
      I5 => \mi_wstrb_mask_d2[38]_i_2_n_0\,
      O => mi_wstrb_mask_d20(38)
    );
\mi_wstrb_mask_d2[38]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF8F88FFFF"
    )
        port map (
      I0 => \mi_wstrb_mask_d2[37]_i_3_n_0\,
      I1 => addr(0),
      I2 => index(5),
      I3 => \^mi_last_d1_reg_0\,
      I4 => \mi_be_d1_reg_n_0_[38]\,
      I5 => \mi_wstrb_mask_d2[39]_i_3_n_0\,
      O => \mi_wstrb_mask_d2[38]_i_2_n_0\
    );
\mi_wstrb_mask_d2[39]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000D50000"
    )
        port map (
      I0 => \mi_wstrb_mask_d2[40]_i_4_n_0\,
      I1 => \mi_wstrb_mask_d2[39]_i_2_n_0\,
      I2 => index(2),
      I3 => \mi_wstrb_mask_d2[40]_i_3_n_0\,
      I4 => \mi_be_d1_reg_n_0_[39]\,
      I5 => \mi_wstrb_mask_d2[39]_i_3_n_0\,
      O => mi_wstrb_mask_d20(39)
    );
\mi_wstrb_mask_d2[39]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => index(1),
      I1 => index(0),
      O => \mi_wstrb_mask_d2[39]_i_2_n_0\
    );
\mi_wstrb_mask_d2[39]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8880"
    )
        port map (
      I0 => mi_first_d1,
      I1 => addr(5),
      I2 => addr(3),
      I3 => addr(4),
      O => \mi_wstrb_mask_d2[39]_i_3_n_0\
    );
\mi_wstrb_mask_d2[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00E0"
    )
        port map (
      I0 => \mi_wstrb_mask_d2[35]_i_2_n_0\,
      I1 => index(5),
      I2 => \mi_be_d1_reg_n_0_[3]\,
      I3 => \mi_wstrb_mask_d2[3]_i_2_n_0\,
      O => mi_wstrb_mask_d20(3)
    );
\mi_wstrb_mask_d2[3]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAAAAA8"
    )
        port map (
      I0 => mi_first_d1,
      I1 => addr(5),
      I2 => addr(4),
      I3 => addr(3),
      I4 => addr(2),
      O => \mi_wstrb_mask_d2[3]_i_2_n_0\
    );
\mi_wstrb_mask_d2[40]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000002F00"
    )
        port map (
      I0 => \mi_wstrb_mask_d2[40]_i_2_n_0\,
      I1 => addr(4),
      I2 => \mi_wstrb_mask_d2[54]_i_2_n_0\,
      I3 => \mi_be_d1_reg_n_0_[40]\,
      I4 => \mi_wstrb_mask_d2[40]_i_3_n_0\,
      I5 => \mi_wstrb_mask_d2[40]_i_4_n_0\,
      O => mi_wstrb_mask_d20(40)
    );
\mi_wstrb_mask_d2[40]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"01FF"
    )
        port map (
      I0 => addr(2),
      I1 => addr(0),
      I2 => addr(1),
      I3 => addr(3),
      O => \mi_wstrb_mask_d2[40]_i_2_n_0\
    );
\mi_wstrb_mask_d2[40]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^mi_last_d1_reg_0\,
      I1 => index(5),
      O => \mi_wstrb_mask_d2[40]_i_3_n_0\
    );
\mi_wstrb_mask_d2[40]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"10"
    )
        port map (
      I0 => index(3),
      I1 => index(4),
      I2 => \^mi_last_d1_reg_0\,
      O => \mi_wstrb_mask_d2[40]_i_4_n_0\
    );
\mi_wstrb_mask_d2[41]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000F7555555"
    )
        port map (
      I0 => \mi_wstrb_mask_d2[55]_i_3_n_0\,
      I1 => \mi_wstrb_mask_d2[41]_i_2_n_0\,
      I2 => index(2),
      I3 => index(3),
      I4 => index(5),
      I5 => \mi_wstrb_mask_d2[41]_i_3_n_0\,
      O => mi_wstrb_mask_d20(41)
    );
\mi_wstrb_mask_d2[41]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => index(1),
      I1 => index(0),
      O => \mi_wstrb_mask_d2[41]_i_2_n_0\
    );
\mi_wstrb_mask_d2[41]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF00FFE0FF00FF"
    )
        port map (
      I0 => addr(1),
      I1 => addr(2),
      I2 => addr(3),
      I3 => \mi_be_d1_reg_n_0_[41]\,
      I4 => \mi_wstrb_mask_d2[54]_i_2_n_0\,
      I5 => addr(4),
      O => \mi_wstrb_mask_d2[41]_i_3_n_0\
    );
\mi_wstrb_mask_d2[42]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2222AA2A00000000"
    )
        port map (
      I0 => \mi_wstrb_mask_d2[42]_i_2_n_0\,
      I1 => \mi_wstrb_mask_d2[54]_i_2_n_0\,
      I2 => addr(3),
      I3 => \mi_wstrb_mask_d2[58]_i_2_n_0\,
      I4 => addr(4),
      I5 => \mi_be_d1_reg_n_0_[42]\,
      O => mi_wstrb_mask_d20(42)
    );
\mi_wstrb_mask_d2[42]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFE00000FFFFFFFF"
    )
        port map (
      I0 => index(1),
      I1 => index(2),
      I2 => index(3),
      I3 => index(4),
      I4 => index(5),
      I5 => \^mi_last_d1_reg_0\,
      O => \mi_wstrb_mask_d2[42]_i_2_n_0\
    );
\mi_wstrb_mask_d2[43]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00AA00002AAA0000"
    )
        port map (
      I0 => \mi_wstrb_mask_d2[43]_i_2_n_0\,
      I1 => addr(3),
      I2 => addr(2),
      I3 => \mi_wstrb_mask_d2[54]_i_2_n_0\,
      I4 => \mi_be_d1_reg_n_0_[43]\,
      I5 => addr(4),
      O => mi_wstrb_mask_d20(43)
    );
\mi_wstrb_mask_d2[43]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88888000FFFFFFFF"
    )
        port map (
      I0 => index(5),
      I1 => index(3),
      I2 => index(1),
      I3 => index(0),
      I4 => index(2),
      I5 => \mi_wstrb_mask_d2[55]_i_3_n_0\,
      O => \mi_wstrb_mask_d2[43]_i_2_n_0\
    );
\mi_wstrb_mask_d2[44]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000000BFF0000"
    )
        port map (
      I0 => \mi_wstrb_mask_d2[56]_i_3_n_0\,
      I1 => \mi_wstrb_mask_d2[44]_i_2_n_0\,
      I2 => addr(4),
      I3 => \mi_wstrb_mask_d2[54]_i_2_n_0\,
      I4 => \mi_be_d1_reg_n_0_[44]\,
      I5 => \mi_wstrb_mask_d2[47]_i_2_n_0\,
      O => mi_wstrb_mask_d20(44)
    );
\mi_wstrb_mask_d2[44]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => addr(3),
      I1 => addr(2),
      O => \mi_wstrb_mask_d2[44]_i_2_n_0\
    );
\mi_wstrb_mask_d2[45]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0004004400000044"
    )
        port map (
      I0 => \mi_wstrb_mask_d2[47]_i_2_n_0\,
      I1 => \mi_be_d1_reg_n_0_[45]\,
      I2 => addr(4),
      I3 => \mi_wstrb_mask_d2[45]_i_2_n_0\,
      I4 => \mi_wstrb_mask_d2[54]_i_2_n_0\,
      I5 => \mi_wstrb_mask_d2[45]_i_3_n_0\,
      O => mi_wstrb_mask_d20(45)
    );
\mi_wstrb_mask_d2[45]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00020202"
    )
        port map (
      I0 => \^mi_last_d1_reg_0\,
      I1 => index(1),
      I2 => index(0),
      I3 => index(5),
      I4 => index(4),
      O => \mi_wstrb_mask_d2[45]_i_2_n_0\
    );
\mi_wstrb_mask_d2[45]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"7F"
    )
        port map (
      I0 => addr(3),
      I1 => addr(1),
      I2 => addr(2),
      O => \mi_wstrb_mask_d2[45]_i_3_n_0\
    );
\mi_wstrb_mask_d2[46]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000000000D0"
    )
        port map (
      I0 => \mi_wstrb_mask_d2[55]_i_3_n_0\,
      I1 => index(1),
      I2 => \mi_be_d1_reg_n_0_[46]\,
      I3 => \mi_wstrb_mask_d2[56]_i_2_n_0\,
      I4 => \mi_wstrb_mask_d2[46]_i_2_n_0\,
      I5 => \mi_wstrb_mask_d2[47]_i_2_n_0\,
      O => mi_wstrb_mask_d20(46)
    );
\mi_wstrb_mask_d2[46]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => addr(5),
      I1 => mi_first_d1,
      I2 => addr(0),
      I3 => addr(2),
      I4 => addr(1),
      I5 => addr(3),
      O => \mi_wstrb_mask_d2[46]_i_2_n_0\
    );
\mi_wstrb_mask_d2[47]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000044040404"
    )
        port map (
      I0 => \mi_wstrb_mask_d2[56]_i_2_n_0\,
      I1 => \mi_be_d1_reg_n_0_[47]\,
      I2 => \mi_wstrb_mask_d2[55]_i_3_n_0\,
      I3 => index(0),
      I4 => index(1),
      I5 => \mi_wstrb_mask_d2[47]_i_2_n_0\,
      O => mi_wstrb_mask_d20(47)
    );
\mi_wstrb_mask_d2[47]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0C4C4C4C"
    )
        port map (
      I0 => index(4),
      I1 => \^mi_last_d1_reg_0\,
      I2 => index(5),
      I3 => index(3),
      I4 => index(2),
      O => \mi_wstrb_mask_d2[47]_i_2_n_0\
    );
\mi_wstrb_mask_d2[48]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000222222A2"
    )
        port map (
      I0 => \mi_be_d1_reg_n_0_[48]\,
      I1 => \mi_wstrb_mask_d2[56]_i_2_n_0\,
      I2 => \mi_wstrb_mask_d2[48]_i_2_n_0\,
      I3 => addr(0),
      I4 => addr(1),
      I5 => \mi_wstrb_mask_d2[55]_i_3_n_0\,
      O => mi_wstrb_mask_d20(48)
    );
\mi_wstrb_mask_d2[48]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => addr(3),
      I1 => addr(2),
      O => \mi_wstrb_mask_d2[48]_i_2_n_0\
    );
\mi_wstrb_mask_d2[49]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000005D0000"
    )
        port map (
      I0 => \mi_wstrb_mask_d2[56]_i_2_n_0\,
      I1 => \mi_wstrb_mask_d2[49]_i_2_n_0\,
      I2 => addr(3),
      I3 => \mi_wstrb_mask_d2[55]_i_3_n_0\,
      I4 => \mi_be_d1_reg_n_0_[49]\,
      I5 => \mi_wstrb_mask_d2[49]_i_3_n_0\,
      O => mi_wstrb_mask_d20(49)
    );
\mi_wstrb_mask_d2[49]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => addr(2),
      I1 => addr(1),
      O => \mi_wstrb_mask_d2[49]_i_2_n_0\
    );
\mi_wstrb_mask_d2[49]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000002"
    )
        port map (
      I0 => \^mi_last_d1_reg_0\,
      I1 => index(1),
      I2 => index(0),
      I3 => index(2),
      I4 => index(3),
      O => \mi_wstrb_mask_d2[49]_i_3_n_0\
    );
\mi_wstrb_mask_d2[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0015151500000000"
    )
        port map (
      I0 => \mi_wstrb_mask_d2[7]_i_2_n_0\,
      I1 => addr(2),
      I2 => \mi_wstrb_mask_d2[28]_i_3_n_0\,
      I3 => \mi_wstrb_mask_d2[52]_i_3_n_0\,
      I4 => \mi_wstrb_mask_d2[15]_i_2_n_0\,
      I5 => \mi_be_d1_reg_n_0_[4]\,
      O => mi_wstrb_mask_d20(4)
    );
\mi_wstrb_mask_d2[50]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000000007FFFF"
    )
        port map (
      I0 => addr(1),
      I1 => addr(0),
      I2 => addr(2),
      I3 => addr(3),
      I4 => \mi_wstrb_mask_d2[56]_i_2_n_0\,
      I5 => \mi_wstrb_mask_d2[50]_i_2_n_0\,
      O => mi_wstrb_mask_d20(50)
    );
\mi_wstrb_mask_d2[50]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF0002FFFFFFFF"
    )
        port map (
      I0 => \^mi_last_d1_reg_0\,
      I1 => index(3),
      I2 => index(2),
      I3 => index(1),
      I4 => \mi_wstrb_mask_d2[55]_i_3_n_0\,
      I5 => \mi_be_d1_reg_n_0_[50]\,
      O => \mi_wstrb_mask_d2[50]_i_2_n_0\
    );
\mi_wstrb_mask_d2[51]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000570000"
    )
        port map (
      I0 => \mi_wstrb_mask_d2[56]_i_2_n_0\,
      I1 => addr(3),
      I2 => addr(2),
      I3 => \mi_wstrb_mask_d2[55]_i_3_n_0\,
      I4 => \mi_be_d1_reg_n_0_[51]\,
      I5 => \mi_wstrb_mask_d2[51]_i_2_n_0\,
      O => mi_wstrb_mask_d20(51)
    );
\mi_wstrb_mask_d2[51]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000070"
    )
        port map (
      I0 => index(1),
      I1 => index(0),
      I2 => \^mi_last_d1_reg_0\,
      I3 => index(2),
      I4 => index(3),
      O => \mi_wstrb_mask_d2[51]_i_2_n_0\
    );
\mi_wstrb_mask_d2[52]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000D0D0D0"
    )
        port map (
      I0 => \mi_wstrb_mask_d2[56]_i_2_n_0\,
      I1 => \mi_wstrb_mask_d2[52]_i_2_n_0\,
      I2 => \mi_be_d1_reg_n_0_[52]\,
      I3 => \^mi_last_d1_reg_0\,
      I4 => \mi_wstrb_mask_d2[52]_i_3_n_0\,
      I5 => \mi_wstrb_mask_d2[55]_i_3_n_0\,
      O => mi_wstrb_mask_d20(52)
    );
\mi_wstrb_mask_d2[52]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0155"
    )
        port map (
      I0 => addr(3),
      I1 => addr(0),
      I2 => addr(1),
      I3 => addr(2),
      O => \mi_wstrb_mask_d2[52]_i_2_n_0\
    );
\mi_wstrb_mask_d2[52]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => index(3),
      I1 => index(2),
      O => \mi_wstrb_mask_d2[52]_i_3_n_0\
    );
\mi_wstrb_mask_d2[53]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0D000D0000000D00"
    )
        port map (
      I0 => \^mi_last_d1_reg_0\,
      I1 => \mi_wstrb_mask_d2[53]_i_2_n_0\,
      I2 => \mi_wstrb_mask_d2[55]_i_3_n_0\,
      I3 => \mi_be_d1_reg_n_0_[53]\,
      I4 => \mi_wstrb_mask_d2[56]_i_2_n_0\,
      I5 => \mi_wstrb_mask_d2[53]_i_3_n_0\,
      O => mi_wstrb_mask_d20(53)
    );
\mi_wstrb_mask_d2[53]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FEAA"
    )
        port map (
      I0 => index(3),
      I1 => index(1),
      I2 => index(0),
      I3 => index(2),
      O => \mi_wstrb_mask_d2[53]_i_2_n_0\
    );
\mi_wstrb_mask_d2[53]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"15"
    )
        port map (
      I0 => addr(3),
      I1 => addr(1),
      I2 => addr(2),
      O => \mi_wstrb_mask_d2[53]_i_3_n_0\
    );
\mi_wstrb_mask_d2[54]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000D000D000D00"
    )
        port map (
      I0 => \mi_wstrb_mask_d2[54]_i_2_n_0\,
      I1 => \mi_wstrb_mask_d2[54]_i_3_n_0\,
      I2 => \mi_wstrb_mask_d2[55]_i_3_n_0\,
      I3 => \mi_be_d1_reg_n_0_[54]\,
      I4 => \mi_wstrb_mask_d2[54]_i_4_n_0\,
      I5 => \^mi_last_d1_reg_0\,
      O => mi_wstrb_mask_d20(54)
    );
\mi_wstrb_mask_d2[54]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => addr(5),
      I1 => mi_first_d1,
      O => \mi_wstrb_mask_d2[54]_i_2_n_0\
    );
\mi_wstrb_mask_d2[54]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"007FFFFF"
    )
        port map (
      I0 => addr(1),
      I1 => addr(0),
      I2 => addr(2),
      I3 => addr(3),
      I4 => addr(4),
      O => \mi_wstrb_mask_d2[54]_i_3_n_0\
    );
\mi_wstrb_mask_d2[54]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"15"
    )
        port map (
      I0 => index(3),
      I1 => index(1),
      I2 => index(2),
      O => \mi_wstrb_mask_d2[54]_i_4_n_0\
    );
\mi_wstrb_mask_d2[55]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000D000D000D00"
    )
        port map (
      I0 => \^mi_last_d1_reg_0\,
      I1 => \mi_wstrb_mask_d2[55]_i_2_n_0\,
      I2 => \mi_wstrb_mask_d2[55]_i_3_n_0\,
      I3 => \mi_be_d1_reg_n_0_[55]\,
      I4 => addr(5),
      I5 => \mi_wstrb_mask_d2[55]_i_4_n_0\,
      O => mi_wstrb_mask_d20(55)
    );
\mi_wstrb_mask_d2[55]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EAAA"
    )
        port map (
      I0 => index(3),
      I1 => index(2),
      I2 => index(1),
      I3 => index(0),
      O => \mi_wstrb_mask_d2[55]_i_2_n_0\
    );
\mi_wstrb_mask_d2[55]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \^mi_last_d1_reg_0\,
      I1 => index(5),
      I2 => index(4),
      O => \mi_wstrb_mask_d2[55]_i_3_n_0\
    );
\mi_wstrb_mask_d2[55]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => addr(3),
      I1 => addr(4),
      I2 => mi_first_d1,
      O => \mi_wstrb_mask_d2[55]_i_4_n_0\
    );
\mi_wstrb_mask_d2[56]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"75FF000000000000"
    )
        port map (
      I0 => \mi_wstrb_mask_d2[56]_i_2_n_0\,
      I1 => addr(2),
      I2 => \mi_wstrb_mask_d2[56]_i_3_n_0\,
      I3 => addr(3),
      I4 => \mi_wstrb_mask_d2[62]_i_4_n_0\,
      I5 => \mi_be_d1_reg_n_0_[56]\,
      O => mi_wstrb_mask_d20(56)
    );
\mi_wstrb_mask_d2[56]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => mi_first_d1,
      I1 => addr(5),
      I2 => addr(4),
      O => \mi_wstrb_mask_d2[56]_i_2_n_0\
    );
\mi_wstrb_mask_d2[56]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => addr(0),
      I1 => addr(1),
      O => \mi_wstrb_mask_d2[56]_i_3_n_0\
    );
\mi_wstrb_mask_d2[57]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FEFF0000"
    )
        port map (
      I0 => index(2),
      I1 => index(1),
      I2 => index(0),
      I3 => \^mi_last_d1_reg_0\,
      I4 => \mi_be_d1_reg_n_0_[57]\,
      I5 => \mi_wstrb_mask_d2[57]_i_2_n_0\,
      O => mi_wstrb_mask_d20(57)
    );
\mi_wstrb_mask_d2[57]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"DDD5555555555555"
    )
        port map (
      I0 => \mi_wstrb_mask_d2[62]_i_4_n_0\,
      I1 => \mi_wstrb_mask_d2[54]_i_2_n_0\,
      I2 => addr(1),
      I3 => addr(2),
      I4 => addr(4),
      I5 => addr(3),
      O => \mi_wstrb_mask_d2[57]_i_2_n_0\
    );
\mi_wstrb_mask_d2[58]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00D0D0D000000000"
    )
        port map (
      I0 => \mi_wstrb_mask_d2[60]_i_2_n_0\,
      I1 => \mi_wstrb_mask_d2[58]_i_2_n_0\,
      I2 => \mi_be_d1_reg_n_0_[58]\,
      I3 => \mi_wstrb_mask_d2[58]_i_3_n_0\,
      I4 => \^mi_last_d1_reg_0\,
      I5 => \mi_wstrb_mask_d2[62]_i_4_n_0\,
      O => mi_wstrb_mask_d20(58)
    );
\mi_wstrb_mask_d2[58]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"15"
    )
        port map (
      I0 => addr(2),
      I1 => addr(1),
      I2 => addr(0),
      O => \mi_wstrb_mask_d2[58]_i_2_n_0\
    );
\mi_wstrb_mask_d2[58]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => index(2),
      I1 => index(1),
      O => \mi_wstrb_mask_d2[58]_i_3_n_0\
    );
\mi_wstrb_mask_d2[59]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0070707000000000"
    )
        port map (
      I0 => \mi_wstrb_mask_d2[59]_i_2_n_0\,
      I1 => \^mi_last_d1_reg_0\,
      I2 => \mi_wstrb_mask_d2[62]_i_4_n_0\,
      I3 => addr(4),
      I4 => \mi_wstrb_mask_d2[59]_i_3_n_0\,
      I5 => \mi_be_d1_reg_n_0_[59]\,
      O => mi_wstrb_mask_d20(59)
    );
\mi_wstrb_mask_d2[59]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"15"
    )
        port map (
      I0 => index(2),
      I1 => index(0),
      I2 => index(1),
      O => \mi_wstrb_mask_d2[59]_i_2_n_0\
    );
\mi_wstrb_mask_d2[59]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => mi_first_d1,
      I1 => addr(5),
      I2 => addr(2),
      I3 => addr(3),
      O => \mi_wstrb_mask_d2[59]_i_3_n_0\
    );
\mi_wstrb_mask_d2[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000000000FD00"
    )
        port map (
      I0 => \mi_wstrb_mask_d2[40]_i_3_n_0\,
      I1 => index(4),
      I2 => \mi_wstrb_mask_d2[53]_i_2_n_0\,
      I3 => \mi_be_d1_reg_n_0_[5]\,
      I4 => \mi_wstrb_mask_d2[18]_i_2_n_0\,
      I5 => \mi_wstrb_mask_d2[5]_i_2_n_0\,
      O => mi_wstrb_mask_d20(5)
    );
\mi_wstrb_mask_d2[5]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AA80"
    )
        port map (
      I0 => mi_first_d1,
      I1 => addr(2),
      I2 => addr(1),
      I3 => addr(3),
      O => \mi_wstrb_mask_d2[5]_i_2_n_0\
    );
\mi_wstrb_mask_d2[60]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000777F0000"
    )
        port map (
      I0 => \mi_wstrb_mask_d2[60]_i_2_n_0\,
      I1 => addr(2),
      I2 => addr(1),
      I3 => addr(0),
      I4 => \mi_be_d1_reg_n_0_[60]\,
      I5 => \mi_wstrb_mask_d2[63]_i_3_n_0\,
      O => mi_wstrb_mask_d20(60)
    );
\mi_wstrb_mask_d2[60]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => addr(5),
      I1 => mi_first_d1,
      I2 => addr(4),
      I3 => addr(3),
      O => \mi_wstrb_mask_d2[60]_i_2_n_0\
    );
\mi_wstrb_mask_d2[61]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000000000FD00"
    )
        port map (
      I0 => \^mi_last_d1_reg_0\,
      I1 => index(1),
      I2 => index(0),
      I3 => \mi_be_d1_reg_n_0_[61]\,
      I4 => \mi_wstrb_mask_d2[62]_i_2_n_0\,
      I5 => \mi_wstrb_mask_d2[63]_i_3_n_0\,
      O => mi_wstrb_mask_d20(61)
    );
\mi_wstrb_mask_d2[62]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7070007000000000"
    )
        port map (
      I0 => \mi_wstrb_mask_d2[62]_i_2_n_0\,
      I1 => addr(0),
      I2 => \mi_be_d1_reg_n_0_[62]\,
      I3 => \^mi_last_d1_reg_0\,
      I4 => \mi_wstrb_mask_d2[62]_i_3_n_0\,
      I5 => \mi_wstrb_mask_d2[62]_i_4_n_0\,
      O => mi_wstrb_mask_d20(62)
    );
\mi_wstrb_mask_d2[62]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => addr(2),
      I1 => addr(1),
      I2 => addr(5),
      I3 => mi_first_d1,
      I4 => addr(3),
      I5 => addr(4),
      O => \mi_wstrb_mask_d2[62]_i_2_n_0\
    );
\mi_wstrb_mask_d2[62]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => index(2),
      I1 => index(1),
      O => \mi_wstrb_mask_d2[62]_i_3_n_0\
    );
\mi_wstrb_mask_d2[62]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"80FF"
    )
        port map (
      I0 => index(4),
      I1 => index(3),
      I2 => index(5),
      I3 => \^mi_last_d1_reg_0\,
      O => \mi_wstrb_mask_d2[62]_i_4_n_0\
    );
\mi_wstrb_mask_d2[63]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAA8000000000"
    )
        port map (
      I0 => first_load_mi_d1,
      I1 => \^m_axi_wvalid_i_reg_0\,
      I2 => m_axi_wready,
      I3 => load_mi_d2,
      I4 => load_mi_d1,
      I5 => \^fsm_sequential_mi_state_reg[2]_0\,
      O => mi_wstrb_mask_d2
    );
\mi_wstrb_mask_d2[63]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000D500"
    )
        port map (
      I0 => \^mi_last_d1_reg_0\,
      I1 => index(0),
      I2 => index(1),
      I3 => \mi_be_d1_reg_n_0_[63]\,
      I4 => \mi_wstrb_mask_d2[63]_i_3_n_0\,
      O => mi_wstrb_mask_d20(63)
    );
\mi_wstrb_mask_d2[63]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"2AAAAAAA"
    )
        port map (
      I0 => \^mi_last_d1_reg_0\,
      I1 => index(3),
      I2 => index(2),
      I3 => index(4),
      I4 => index(5),
      O => \mi_wstrb_mask_d2[63]_i_3_n_0\
    );
\mi_wstrb_mask_d2[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A2A2A2A2A200A2A2"
    )
        port map (
      I0 => \mi_be_d1_reg_n_0_[6]\,
      I1 => mi_first_d1,
      I2 => \mi_wstrb_mask_d2[6]_i_2_n_0\,
      I3 => index(5),
      I4 => \mi_wstrb_mask_d2[40]_i_4_n_0\,
      I5 => \mi_wstrb_mask_d2[62]_i_3_n_0\,
      O => mi_wstrb_mask_d20(6)
    );
\mi_wstrb_mask_d2[6]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0001010101010101"
    )
        port map (
      I0 => addr(5),
      I1 => addr(4),
      I2 => addr(3),
      I3 => addr(2),
      I4 => addr(0),
      I5 => addr(1),
      O => \mi_wstrb_mask_d2[6]_i_2_n_0\
    );
\mi_wstrb_mask_d2[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FDDD0000"
    )
        port map (
      I0 => \mi_wstrb_mask_d2[15]_i_2_n_0\,
      I1 => index(3),
      I2 => index(2),
      I3 => \mi_wstrb_mask_d2[39]_i_2_n_0\,
      I4 => \mi_be_d1_reg_n_0_[7]\,
      I5 => \mi_wstrb_mask_d2[7]_i_2_n_0\,
      O => mi_wstrb_mask_d20(7)
    );
\mi_wstrb_mask_d2[7]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AAA8"
    )
        port map (
      I0 => mi_first_d1,
      I1 => addr(5),
      I2 => addr(4),
      I3 => addr(3),
      O => \mi_wstrb_mask_d2[7]_i_2_n_0\
    );
\mi_wstrb_mask_d2[8]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0D000D0000000D00"
    )
        port map (
      I0 => mi_first_d1,
      I1 => \mi_wstrb_mask_d2[40]_i_2_n_0\,
      I2 => \mi_wstrb_mask_d2[18]_i_2_n_0\,
      I3 => \mi_be_d1_reg_n_0_[8]\,
      I4 => \mi_wstrb_mask_d2[40]_i_4_n_0\,
      I5 => index(5),
      O => mi_wstrb_mask_d20(8)
    );
\mi_wstrb_mask_d2[9]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0D000D0000000D00"
    )
        port map (
      I0 => \mi_wstrb_mask_d2[15]_i_2_n_0\,
      I1 => \mi_wstrb_mask_d2[9]_i_2_n_0\,
      I2 => \mi_wstrb_mask_d2[18]_i_2_n_0\,
      I3 => \mi_be_d1_reg_n_0_[9]\,
      I4 => mi_first_d1,
      I5 => \mi_wstrb_mask_d2[9]_i_3_n_0\,
      O => mi_wstrb_mask_d20(9)
    );
\mi_wstrb_mask_d2[9]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AAA8"
    )
        port map (
      I0 => index(3),
      I1 => index(2),
      I2 => index(1),
      I3 => index(0),
      O => \mi_wstrb_mask_d2[9]_i_2_n_0\
    );
\mi_wstrb_mask_d2[9]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1F"
    )
        port map (
      I0 => addr(1),
      I1 => addr(2),
      I2 => addr(3),
      O => \mi_wstrb_mask_d2[9]_i_3_n_0\
    );
\mi_wstrb_mask_d2_reg[0]\: unisim.vcomponents.FDSE
     port map (
      C => \out\,
      CE => mi_wstrb_mask_d2,
      D => mi_wstrb_mask_d20(0),
      Q => \mi_wstrb_mask_d2_reg_n_0_[0]\,
      S => \^sr\(0)
    );
\mi_wstrb_mask_d2_reg[10]\: unisim.vcomponents.FDSE
     port map (
      C => \out\,
      CE => mi_wstrb_mask_d2,
      D => mi_wstrb_mask_d20(10),
      Q => \mi_wstrb_mask_d2_reg_n_0_[10]\,
      S => \^sr\(0)
    );
\mi_wstrb_mask_d2_reg[11]\: unisim.vcomponents.FDSE
     port map (
      C => \out\,
      CE => mi_wstrb_mask_d2,
      D => mi_wstrb_mask_d20(11),
      Q => \mi_wstrb_mask_d2_reg_n_0_[11]\,
      S => \^sr\(0)
    );
\mi_wstrb_mask_d2_reg[12]\: unisim.vcomponents.FDSE
     port map (
      C => \out\,
      CE => mi_wstrb_mask_d2,
      D => mi_wstrb_mask_d20(12),
      Q => \mi_wstrb_mask_d2_reg_n_0_[12]\,
      S => \^sr\(0)
    );
\mi_wstrb_mask_d2_reg[13]\: unisim.vcomponents.FDSE
     port map (
      C => \out\,
      CE => mi_wstrb_mask_d2,
      D => mi_wstrb_mask_d20(13),
      Q => \mi_wstrb_mask_d2_reg_n_0_[13]\,
      S => \^sr\(0)
    );
\mi_wstrb_mask_d2_reg[14]\: unisim.vcomponents.FDSE
     port map (
      C => \out\,
      CE => mi_wstrb_mask_d2,
      D => mi_wstrb_mask_d20(14),
      Q => \mi_wstrb_mask_d2_reg_n_0_[14]\,
      S => \^sr\(0)
    );
\mi_wstrb_mask_d2_reg[15]\: unisim.vcomponents.FDSE
     port map (
      C => \out\,
      CE => mi_wstrb_mask_d2,
      D => mi_wstrb_mask_d20(15),
      Q => \mi_wstrb_mask_d2_reg_n_0_[15]\,
      S => \^sr\(0)
    );
\mi_wstrb_mask_d2_reg[16]\: unisim.vcomponents.FDSE
     port map (
      C => \out\,
      CE => mi_wstrb_mask_d2,
      D => mi_wstrb_mask_d20(16),
      Q => \mi_wstrb_mask_d2_reg_n_0_[16]\,
      S => \^sr\(0)
    );
\mi_wstrb_mask_d2_reg[17]\: unisim.vcomponents.FDSE
     port map (
      C => \out\,
      CE => mi_wstrb_mask_d2,
      D => mi_wstrb_mask_d20(17),
      Q => \mi_wstrb_mask_d2_reg_n_0_[17]\,
      S => \^sr\(0)
    );
\mi_wstrb_mask_d2_reg[18]\: unisim.vcomponents.FDSE
     port map (
      C => \out\,
      CE => mi_wstrb_mask_d2,
      D => mi_wstrb_mask_d20(18),
      Q => \mi_wstrb_mask_d2_reg_n_0_[18]\,
      S => \^sr\(0)
    );
\mi_wstrb_mask_d2_reg[19]\: unisim.vcomponents.FDSE
     port map (
      C => \out\,
      CE => mi_wstrb_mask_d2,
      D => mi_wstrb_mask_d20(19),
      Q => \mi_wstrb_mask_d2_reg_n_0_[19]\,
      S => \^sr\(0)
    );
\mi_wstrb_mask_d2_reg[1]\: unisim.vcomponents.FDSE
     port map (
      C => \out\,
      CE => mi_wstrb_mask_d2,
      D => mi_wstrb_mask_d20(1),
      Q => \mi_wstrb_mask_d2_reg_n_0_[1]\,
      S => \^sr\(0)
    );
\mi_wstrb_mask_d2_reg[20]\: unisim.vcomponents.FDSE
     port map (
      C => \out\,
      CE => mi_wstrb_mask_d2,
      D => mi_wstrb_mask_d20(20),
      Q => \mi_wstrb_mask_d2_reg_n_0_[20]\,
      S => \^sr\(0)
    );
\mi_wstrb_mask_d2_reg[21]\: unisim.vcomponents.FDSE
     port map (
      C => \out\,
      CE => mi_wstrb_mask_d2,
      D => mi_wstrb_mask_d20(21),
      Q => \mi_wstrb_mask_d2_reg_n_0_[21]\,
      S => \^sr\(0)
    );
\mi_wstrb_mask_d2_reg[22]\: unisim.vcomponents.FDSE
     port map (
      C => \out\,
      CE => mi_wstrb_mask_d2,
      D => mi_wstrb_mask_d20(22),
      Q => \mi_wstrb_mask_d2_reg_n_0_[22]\,
      S => \^sr\(0)
    );
\mi_wstrb_mask_d2_reg[23]\: unisim.vcomponents.FDSE
     port map (
      C => \out\,
      CE => mi_wstrb_mask_d2,
      D => mi_wstrb_mask_d20(23),
      Q => \mi_wstrb_mask_d2_reg_n_0_[23]\,
      S => \^sr\(0)
    );
\mi_wstrb_mask_d2_reg[24]\: unisim.vcomponents.FDSE
     port map (
      C => \out\,
      CE => mi_wstrb_mask_d2,
      D => mi_wstrb_mask_d20(24),
      Q => \mi_wstrb_mask_d2_reg_n_0_[24]\,
      S => \^sr\(0)
    );
\mi_wstrb_mask_d2_reg[25]\: unisim.vcomponents.FDSE
     port map (
      C => \out\,
      CE => mi_wstrb_mask_d2,
      D => mi_wstrb_mask_d20(25),
      Q => \mi_wstrb_mask_d2_reg_n_0_[25]\,
      S => \^sr\(0)
    );
\mi_wstrb_mask_d2_reg[26]\: unisim.vcomponents.FDSE
     port map (
      C => \out\,
      CE => mi_wstrb_mask_d2,
      D => mi_wstrb_mask_d20(26),
      Q => \mi_wstrb_mask_d2_reg_n_0_[26]\,
      S => \^sr\(0)
    );
\mi_wstrb_mask_d2_reg[27]\: unisim.vcomponents.FDSE
     port map (
      C => \out\,
      CE => mi_wstrb_mask_d2,
      D => mi_wstrb_mask_d20(27),
      Q => \mi_wstrb_mask_d2_reg_n_0_[27]\,
      S => \^sr\(0)
    );
\mi_wstrb_mask_d2_reg[28]\: unisim.vcomponents.FDSE
     port map (
      C => \out\,
      CE => mi_wstrb_mask_d2,
      D => mi_wstrb_mask_d20(28),
      Q => \mi_wstrb_mask_d2_reg_n_0_[28]\,
      S => \^sr\(0)
    );
\mi_wstrb_mask_d2_reg[29]\: unisim.vcomponents.FDSE
     port map (
      C => \out\,
      CE => mi_wstrb_mask_d2,
      D => mi_wstrb_mask_d20(29),
      Q => \mi_wstrb_mask_d2_reg_n_0_[29]\,
      S => \^sr\(0)
    );
\mi_wstrb_mask_d2_reg[2]\: unisim.vcomponents.FDSE
     port map (
      C => \out\,
      CE => mi_wstrb_mask_d2,
      D => mi_wstrb_mask_d20(2),
      Q => \mi_wstrb_mask_d2_reg_n_0_[2]\,
      S => \^sr\(0)
    );
\mi_wstrb_mask_d2_reg[30]\: unisim.vcomponents.FDSE
     port map (
      C => \out\,
      CE => mi_wstrb_mask_d2,
      D => mi_wstrb_mask_d20(30),
      Q => \mi_wstrb_mask_d2_reg_n_0_[30]\,
      S => \^sr\(0)
    );
\mi_wstrb_mask_d2_reg[31]\: unisim.vcomponents.FDSE
     port map (
      C => \out\,
      CE => mi_wstrb_mask_d2,
      D => mi_wstrb_mask_d20(31),
      Q => \mi_wstrb_mask_d2_reg_n_0_[31]\,
      S => \^sr\(0)
    );
\mi_wstrb_mask_d2_reg[32]\: unisim.vcomponents.FDSE
     port map (
      C => \out\,
      CE => mi_wstrb_mask_d2,
      D => mi_wstrb_mask_d20(32),
      Q => \mi_wstrb_mask_d2_reg_n_0_[32]\,
      S => \^sr\(0)
    );
\mi_wstrb_mask_d2_reg[33]\: unisim.vcomponents.FDSE
     port map (
      C => \out\,
      CE => mi_wstrb_mask_d2,
      D => mi_wstrb_mask_d20(33),
      Q => \mi_wstrb_mask_d2_reg_n_0_[33]\,
      S => \^sr\(0)
    );
\mi_wstrb_mask_d2_reg[34]\: unisim.vcomponents.FDSE
     port map (
      C => \out\,
      CE => mi_wstrb_mask_d2,
      D => mi_wstrb_mask_d20(34),
      Q => \mi_wstrb_mask_d2_reg_n_0_[34]\,
      S => \^sr\(0)
    );
\mi_wstrb_mask_d2_reg[35]\: unisim.vcomponents.FDSE
     port map (
      C => \out\,
      CE => mi_wstrb_mask_d2,
      D => mi_wstrb_mask_d20(35),
      Q => \mi_wstrb_mask_d2_reg_n_0_[35]\,
      S => \^sr\(0)
    );
\mi_wstrb_mask_d2_reg[36]\: unisim.vcomponents.FDSE
     port map (
      C => \out\,
      CE => mi_wstrb_mask_d2,
      D => mi_wstrb_mask_d20(36),
      Q => \mi_wstrb_mask_d2_reg_n_0_[36]\,
      S => \^sr\(0)
    );
\mi_wstrb_mask_d2_reg[37]\: unisim.vcomponents.FDSE
     port map (
      C => \out\,
      CE => mi_wstrb_mask_d2,
      D => mi_wstrb_mask_d20(37),
      Q => \mi_wstrb_mask_d2_reg_n_0_[37]\,
      S => \^sr\(0)
    );
\mi_wstrb_mask_d2_reg[38]\: unisim.vcomponents.FDSE
     port map (
      C => \out\,
      CE => mi_wstrb_mask_d2,
      D => mi_wstrb_mask_d20(38),
      Q => \mi_wstrb_mask_d2_reg_n_0_[38]\,
      S => \^sr\(0)
    );
\mi_wstrb_mask_d2_reg[39]\: unisim.vcomponents.FDSE
     port map (
      C => \out\,
      CE => mi_wstrb_mask_d2,
      D => mi_wstrb_mask_d20(39),
      Q => \mi_wstrb_mask_d2_reg_n_0_[39]\,
      S => \^sr\(0)
    );
\mi_wstrb_mask_d2_reg[3]\: unisim.vcomponents.FDSE
     port map (
      C => \out\,
      CE => mi_wstrb_mask_d2,
      D => mi_wstrb_mask_d20(3),
      Q => \mi_wstrb_mask_d2_reg_n_0_[3]\,
      S => \^sr\(0)
    );
\mi_wstrb_mask_d2_reg[40]\: unisim.vcomponents.FDSE
     port map (
      C => \out\,
      CE => mi_wstrb_mask_d2,
      D => mi_wstrb_mask_d20(40),
      Q => \mi_wstrb_mask_d2_reg_n_0_[40]\,
      S => \^sr\(0)
    );
\mi_wstrb_mask_d2_reg[41]\: unisim.vcomponents.FDSE
     port map (
      C => \out\,
      CE => mi_wstrb_mask_d2,
      D => mi_wstrb_mask_d20(41),
      Q => \mi_wstrb_mask_d2_reg_n_0_[41]\,
      S => \^sr\(0)
    );
\mi_wstrb_mask_d2_reg[42]\: unisim.vcomponents.FDSE
     port map (
      C => \out\,
      CE => mi_wstrb_mask_d2,
      D => mi_wstrb_mask_d20(42),
      Q => \mi_wstrb_mask_d2_reg_n_0_[42]\,
      S => \^sr\(0)
    );
\mi_wstrb_mask_d2_reg[43]\: unisim.vcomponents.FDSE
     port map (
      C => \out\,
      CE => mi_wstrb_mask_d2,
      D => mi_wstrb_mask_d20(43),
      Q => \mi_wstrb_mask_d2_reg_n_0_[43]\,
      S => \^sr\(0)
    );
\mi_wstrb_mask_d2_reg[44]\: unisim.vcomponents.FDSE
     port map (
      C => \out\,
      CE => mi_wstrb_mask_d2,
      D => mi_wstrb_mask_d20(44),
      Q => \mi_wstrb_mask_d2_reg_n_0_[44]\,
      S => \^sr\(0)
    );
\mi_wstrb_mask_d2_reg[45]\: unisim.vcomponents.FDSE
     port map (
      C => \out\,
      CE => mi_wstrb_mask_d2,
      D => mi_wstrb_mask_d20(45),
      Q => \mi_wstrb_mask_d2_reg_n_0_[45]\,
      S => \^sr\(0)
    );
\mi_wstrb_mask_d2_reg[46]\: unisim.vcomponents.FDSE
     port map (
      C => \out\,
      CE => mi_wstrb_mask_d2,
      D => mi_wstrb_mask_d20(46),
      Q => \mi_wstrb_mask_d2_reg_n_0_[46]\,
      S => \^sr\(0)
    );
\mi_wstrb_mask_d2_reg[47]\: unisim.vcomponents.FDSE
     port map (
      C => \out\,
      CE => mi_wstrb_mask_d2,
      D => mi_wstrb_mask_d20(47),
      Q => \mi_wstrb_mask_d2_reg_n_0_[47]\,
      S => \^sr\(0)
    );
\mi_wstrb_mask_d2_reg[48]\: unisim.vcomponents.FDSE
     port map (
      C => \out\,
      CE => mi_wstrb_mask_d2,
      D => mi_wstrb_mask_d20(48),
      Q => \mi_wstrb_mask_d2_reg_n_0_[48]\,
      S => \^sr\(0)
    );
\mi_wstrb_mask_d2_reg[49]\: unisim.vcomponents.FDSE
     port map (
      C => \out\,
      CE => mi_wstrb_mask_d2,
      D => mi_wstrb_mask_d20(49),
      Q => \mi_wstrb_mask_d2_reg_n_0_[49]\,
      S => \^sr\(0)
    );
\mi_wstrb_mask_d2_reg[4]\: unisim.vcomponents.FDSE
     port map (
      C => \out\,
      CE => mi_wstrb_mask_d2,
      D => mi_wstrb_mask_d20(4),
      Q => \mi_wstrb_mask_d2_reg_n_0_[4]\,
      S => \^sr\(0)
    );
\mi_wstrb_mask_d2_reg[50]\: unisim.vcomponents.FDSE
     port map (
      C => \out\,
      CE => mi_wstrb_mask_d2,
      D => mi_wstrb_mask_d20(50),
      Q => \mi_wstrb_mask_d2_reg_n_0_[50]\,
      S => \^sr\(0)
    );
\mi_wstrb_mask_d2_reg[51]\: unisim.vcomponents.FDSE
     port map (
      C => \out\,
      CE => mi_wstrb_mask_d2,
      D => mi_wstrb_mask_d20(51),
      Q => \mi_wstrb_mask_d2_reg_n_0_[51]\,
      S => \^sr\(0)
    );
\mi_wstrb_mask_d2_reg[52]\: unisim.vcomponents.FDSE
     port map (
      C => \out\,
      CE => mi_wstrb_mask_d2,
      D => mi_wstrb_mask_d20(52),
      Q => \mi_wstrb_mask_d2_reg_n_0_[52]\,
      S => \^sr\(0)
    );
\mi_wstrb_mask_d2_reg[53]\: unisim.vcomponents.FDSE
     port map (
      C => \out\,
      CE => mi_wstrb_mask_d2,
      D => mi_wstrb_mask_d20(53),
      Q => \mi_wstrb_mask_d2_reg_n_0_[53]\,
      S => \^sr\(0)
    );
\mi_wstrb_mask_d2_reg[54]\: unisim.vcomponents.FDSE
     port map (
      C => \out\,
      CE => mi_wstrb_mask_d2,
      D => mi_wstrb_mask_d20(54),
      Q => \mi_wstrb_mask_d2_reg_n_0_[54]\,
      S => \^sr\(0)
    );
\mi_wstrb_mask_d2_reg[55]\: unisim.vcomponents.FDSE
     port map (
      C => \out\,
      CE => mi_wstrb_mask_d2,
      D => mi_wstrb_mask_d20(55),
      Q => \mi_wstrb_mask_d2_reg_n_0_[55]\,
      S => \^sr\(0)
    );
\mi_wstrb_mask_d2_reg[56]\: unisim.vcomponents.FDSE
     port map (
      C => \out\,
      CE => mi_wstrb_mask_d2,
      D => mi_wstrb_mask_d20(56),
      Q => \mi_wstrb_mask_d2_reg_n_0_[56]\,
      S => \^sr\(0)
    );
\mi_wstrb_mask_d2_reg[57]\: unisim.vcomponents.FDSE
     port map (
      C => \out\,
      CE => mi_wstrb_mask_d2,
      D => mi_wstrb_mask_d20(57),
      Q => \mi_wstrb_mask_d2_reg_n_0_[57]\,
      S => \^sr\(0)
    );
\mi_wstrb_mask_d2_reg[58]\: unisim.vcomponents.FDSE
     port map (
      C => \out\,
      CE => mi_wstrb_mask_d2,
      D => mi_wstrb_mask_d20(58),
      Q => \mi_wstrb_mask_d2_reg_n_0_[58]\,
      S => \^sr\(0)
    );
\mi_wstrb_mask_d2_reg[59]\: unisim.vcomponents.FDSE
     port map (
      C => \out\,
      CE => mi_wstrb_mask_d2,
      D => mi_wstrb_mask_d20(59),
      Q => \mi_wstrb_mask_d2_reg_n_0_[59]\,
      S => \^sr\(0)
    );
\mi_wstrb_mask_d2_reg[5]\: unisim.vcomponents.FDSE
     port map (
      C => \out\,
      CE => mi_wstrb_mask_d2,
      D => mi_wstrb_mask_d20(5),
      Q => \mi_wstrb_mask_d2_reg_n_0_[5]\,
      S => \^sr\(0)
    );
\mi_wstrb_mask_d2_reg[60]\: unisim.vcomponents.FDSE
     port map (
      C => \out\,
      CE => mi_wstrb_mask_d2,
      D => mi_wstrb_mask_d20(60),
      Q => \mi_wstrb_mask_d2_reg_n_0_[60]\,
      S => \^sr\(0)
    );
\mi_wstrb_mask_d2_reg[61]\: unisim.vcomponents.FDSE
     port map (
      C => \out\,
      CE => mi_wstrb_mask_d2,
      D => mi_wstrb_mask_d20(61),
      Q => \mi_wstrb_mask_d2_reg_n_0_[61]\,
      S => \^sr\(0)
    );
\mi_wstrb_mask_d2_reg[62]\: unisim.vcomponents.FDSE
     port map (
      C => \out\,
      CE => mi_wstrb_mask_d2,
      D => mi_wstrb_mask_d20(62),
      Q => \mi_wstrb_mask_d2_reg_n_0_[62]\,
      S => \^sr\(0)
    );
\mi_wstrb_mask_d2_reg[63]\: unisim.vcomponents.FDSE
     port map (
      C => \out\,
      CE => mi_wstrb_mask_d2,
      D => mi_wstrb_mask_d20(63),
      Q => \mi_wstrb_mask_d2_reg_n_0_[63]\,
      S => \^sr\(0)
    );
\mi_wstrb_mask_d2_reg[6]\: unisim.vcomponents.FDSE
     port map (
      C => \out\,
      CE => mi_wstrb_mask_d2,
      D => mi_wstrb_mask_d20(6),
      Q => \mi_wstrb_mask_d2_reg_n_0_[6]\,
      S => \^sr\(0)
    );
\mi_wstrb_mask_d2_reg[7]\: unisim.vcomponents.FDSE
     port map (
      C => \out\,
      CE => mi_wstrb_mask_d2,
      D => mi_wstrb_mask_d20(7),
      Q => \mi_wstrb_mask_d2_reg_n_0_[7]\,
      S => \^sr\(0)
    );
\mi_wstrb_mask_d2_reg[8]\: unisim.vcomponents.FDSE
     port map (
      C => \out\,
      CE => mi_wstrb_mask_d2,
      D => mi_wstrb_mask_d20(8),
      Q => \mi_wstrb_mask_d2_reg_n_0_[8]\,
      S => \^sr\(0)
    );
\mi_wstrb_mask_d2_reg[9]\: unisim.vcomponents.FDSE
     port map (
      C => \out\,
      CE => mi_wstrb_mask_d2,
      D => mi_wstrb_mask_d20(9),
      Q => \mi_wstrb_mask_d2_reg_n_0_[9]\,
      S => \^sr\(0)
    );
\next_mi_addr_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => load_mi_next,
      D => \^m_axi_awaddr\(0),
      Q => \next_mi_addr_reg_n_0_[0]\,
      R => '0'
    );
\next_mi_addr_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => load_mi_next,
      D => \^m_axi_awaddr\(1),
      Q => p_0_in(0),
      R => '0'
    );
\next_mi_addr_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => load_mi_next,
      D => \^m_axi_awaddr\(2),
      Q => p_0_in(1),
      R => '0'
    );
\next_mi_addr_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => load_mi_next,
      D => \^m_axi_awaddr\(3),
      Q => p_0_in(2),
      R => '0'
    );
\next_mi_addr_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => load_mi_next,
      D => \^m_axi_awaddr\(4),
      Q => p_0_in(3),
      R => '0'
    );
\next_mi_addr_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => load_mi_next,
      D => \^m_axi_awaddr\(5),
      Q => p_0_in(4),
      R => '0'
    );
\next_mi_addr_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => load_mi_next,
      D => \^m_axi_awaddr\(6),
      Q => \next_mi_addr_reg_n_0_[6]\,
      R => '0'
    );
\next_mi_addr_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => load_mi_next,
      D => \^m_axi_awaddr\(7),
      Q => \next_mi_addr_reg_n_0_[7]\,
      R => '0'
    );
\next_mi_addr_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => load_mi_next,
      D => \^m_axi_awaddr\(8),
      Q => \next_mi_addr_reg_n_0_[8]\,
      R => '0'
    );
\next_mi_addr_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => load_mi_next,
      D => \^m_axi_awaddr\(9),
      Q => data6(3),
      R => '0'
    );
\next_mi_burst_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => load_mi_next,
      D => \^goreg_dm.dout_i_reg[23]\(0),
      Q => next_mi_burst(0),
      R => '0'
    );
\next_mi_burst_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => load_mi_next,
      D => \^goreg_dm.dout_i_reg[23]\(1),
      Q => next_mi_burst(1),
      R => '0'
    );
\next_mi_last_index_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => load_mi_next,
      D => mi_last_index_reg(0),
      Q => next_mi_last_index_reg(0),
      R => '0'
    );
\next_mi_last_index_reg_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => load_mi_next,
      D => mi_last_index_reg(1),
      Q => next_mi_last_index_reg(1),
      R => '0'
    );
\next_mi_last_index_reg_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => load_mi_next,
      D => mi_last_index_reg(2),
      Q => next_mi_last_index_reg(2),
      R => '0'
    );
\next_mi_last_index_reg_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => load_mi_next,
      D => mi_last_index_reg(3),
      Q => next_mi_last_index_reg(3),
      R => '0'
    );
\next_mi_last_index_reg_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => load_mi_next,
      D => mi_last_index_reg(4),
      Q => next_mi_last_index_reg(4),
      R => '0'
    );
\next_mi_last_index_reg_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => load_mi_next,
      D => mi_last_index_reg(5),
      Q => next_mi_last_index_reg(5),
      R => '0'
    );
\next_mi_len[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000002000000000"
    )
        port map (
      I0 => mi_awvalid,
      I1 => \^mi_last_d1_reg_0\,
      I2 => \^mi_state\(0),
      I3 => \^mi_last\,
      I4 => \^m_axi_wlast_i_reg_0\,
      I5 => \next_mi_len[7]_i_2_n_0\,
      O => load_mi_next
    );
\next_mi_len[7]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^mi_state\(1),
      I1 => \^mi_state\(2),
      O => \next_mi_len[7]_i_2_n_0\
    );
\next_mi_len_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => load_mi_next,
      D => \^d\(0),
      Q => \next_mi_len_reg_n_0_[0]\,
      R => '0'
    );
\next_mi_len_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => load_mi_next,
      D => \^d\(1),
      Q => \next_mi_len_reg_n_0_[1]\,
      R => '0'
    );
\next_mi_len_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => load_mi_next,
      D => \^d\(2),
      Q => p_2_in,
      R => '0'
    );
\next_mi_len_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => load_mi_next,
      D => \^d\(3),
      Q => p_3_in,
      R => '0'
    );
\next_mi_len_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => load_mi_next,
      D => \^d\(4),
      Q => \next_mi_len_reg_n_0_[4]\,
      R => '0'
    );
\next_mi_len_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => load_mi_next,
      D => \^d\(5),
      Q => \next_mi_len_reg_n_0_[5]\,
      R => '0'
    );
\next_mi_len_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => load_mi_next,
      D => \^d\(6),
      Q => \next_mi_len_reg_n_0_[6]\,
      R => '0'
    );
\next_mi_len_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => load_mi_next,
      D => \^d\(7),
      Q => \next_mi_len_reg_n_0_[7]\,
      R => '0'
    );
\next_mi_size_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => load_mi_next,
      D => \^goreg_dm.dout_i_reg[26]\(0),
      Q => size(0),
      R => '0'
    );
\next_mi_size_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => load_mi_next,
      D => \^goreg_dm.dout_i_reg[26]\(1),
      Q => size(1),
      R => '0'
    );
\next_mi_size_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => load_mi_next,
      D => \^goreg_dm.dout_i_reg[26]\(2),
      Q => size(2),
      R => '0'
    );
next_valid_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E000E0E0"
    )
        port map (
      I0 => load_mi_next,
      I1 => next_valid,
      I2 => \si_buf_reg[0]_0\,
      I3 => \^m_axi_wvalid_i_reg_1\,
      I4 => \^mi_last\,
      O => next_valid_i_1_n_0
    );
next_valid_reg: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => '1',
      D => next_valid_i_1_n_0,
      Q => next_valid,
      R => '0'
    );
s_aw_reg: entity work.design_1_auto_us_df_1_axi_register_slice_v2_1_19_axi_register_slice
     port map (
      D(7) => s_aw_reg_n_8,
      D(6) => s_aw_reg_n_9,
      D(5) => s_aw_reg_n_10,
      D(4) => s_aw_reg_n_11,
      D(3) => s_aw_reg_n_12,
      D(2) => s_aw_reg_n_13,
      D(1) => s_aw_reg_n_14,
      D(0) => s_aw_reg_n_15,
      E(0) => s_aw_reg_n_2,
      \FSM_sequential_si_state_reg[0]\ => \^fsm_sequential_si_state_reg[0]_0\(0),
      \FSM_sequential_si_state_reg[1]\(0) => \^aw_push\,
      \FSM_sequential_si_state_reg[1]_0\ => \FSM_sequential_si_state[1]_i_2_n_0\,
      Q(1 downto 0) => si_burst(1 downto 0),
      SR(0) => s_aw_reg_n_4,
      S_AXI_WREADY_ns => S_AXI_WREADY_ns,
      \USE_WRITE.m_axi_awready_i\ => \USE_WRITE.m_axi_awready_i\,
      \USE_WRITE.m_axi_awvalid_i\ => \USE_WRITE.m_axi_awvalid_i\,
      aw_pop => aw_pop,
      \buf_cnt_reg[2]\(0) => s_aw_reg_n_25,
      \buf_cnt_reg[3]\(2) => s_aw_reg_n_27,
      \buf_cnt_reg[3]\(1) => s_aw_reg_n_28,
      \buf_cnt_reg[3]\(0) => s_aw_reg_n_29,
      \buf_cnt_reg[3]_0\(3 downto 0) => buf_cnt_reg(3 downto 0),
      \m_payload_i_reg[36]\ => \m_payload_i_reg[36]\,
      \m_payload_i_reg[4]\ => s_aw_reg_n_33,
      \m_payload_i_reg[5]\ => s_aw_reg_n_32,
      \m_payload_i_reg[61]\(47 downto 31) => \m_payload_i_reg[61]\(48 downto 32),
      \m_payload_i_reg[61]\(30 downto 0) => \m_payload_i_reg[61]\(30 downto 0),
      \m_payload_i_reg[67]\(64 downto 59) => si_last_index_reg(5 downto 0),
      \m_payload_i_reg[67]\(58 downto 55) => s_awregion_reg(3 downto 0),
      \m_payload_i_reg[67]\(54 downto 51) => s_awqos_reg(3 downto 0),
      \m_payload_i_reg[67]\(50) => s_awlock_reg,
      \m_payload_i_reg[67]\(49 downto 42) => s_awlen_reg(7 downto 0),
      \m_payload_i_reg[67]\(41 downto 38) => s_awcache_reg(3 downto 0),
      \m_payload_i_reg[67]\(37 downto 36) => s_awburst_reg(1 downto 0),
      \m_payload_i_reg[67]\(35) => s_awsize_reg(0),
      \m_payload_i_reg[67]\(34 downto 32) => s_awprot_reg(2 downto 0),
      \m_payload_i_reg[67]\(31 downto 0) => s_awaddr_reg(31 downto 0),
      \m_payload_i_reg[67]_0\(23 downto 0) => \m_payload_i_reg[67]\(23 downto 0),
      m_valid_i_reg => s_awvalid_reg,
      m_valid_i_reg_0 => m_valid_i_reg,
      \out\ => \out\,
      s_axi_awready => aw_ready,
      s_axi_awsize(1 downto 0) => s_awsize_reg(2 downto 1),
      s_axi_wlast => s_axi_wlast,
      s_axi_wlast_0 => s_axi_wlast_0,
      s_axi_wlast_1(0) => load_si_ptr,
      s_axi_wlast_2 => s_aw_reg_n_30,
      s_axi_wlast_3 => s_aw_reg_n_31,
      s_axi_wvalid => s_axi_wvalid,
      s_axi_wvalid_0(0) => s_aw_reg_n_6,
      s_ready_i_reg => s_ready_i_reg,
      \si_be_reg[0]\ => \si_be[0]_i_2_n_0\,
      \si_be_reg[0]_0\ => \si_be_reg[0]_0\,
      \si_be_reg[1]\ => \si_be[1]_i_2_n_0\,
      \si_be_reg[1]_0\ => \si_be_reg[1]_0\,
      \si_be_reg[2]\(0) => \^si_wrap_be_next_reg[2]_0\(0),
      \si_be_reg[2]_0\ => \si_be[2]_i_2_n_0\,
      \si_be_reg[2]_1\ => \si_be_reg[2]_0\,
      \si_be_reg[3]\ => \si_be[3]_i_2_n_0\,
      \si_be_reg[3]_0\ => \si_be_reg[3]_0\,
      \si_be_reg[4]\ => \si_be[4]_i_2_n_0\,
      \si_be_reg[4]_0\ => \si_be_reg[4]_0\,
      \si_be_reg[5]\ => \si_be[5]_i_2_n_0\,
      \si_be_reg[5]_0\ => \si_be_reg[5]_0\,
      \si_be_reg[6]\ => \si_be[6]_i_2_n_0\,
      \si_be_reg[6]_0\ => \si_be_reg[6]_0\,
      \si_be_reg[7]\ => \si_be[7]_i_3_n_0\,
      \si_be_reg[7]_0\ => \si_be[7]_i_4_n_0\,
      \si_be_reg[7]_1\ => \si_be_reg[7]_0\,
      \si_buf_reg[0]\ => \^s_axi_wready_i_reg_0\,
      \si_burst_reg[1]\(0) => s_aw_reg_n_5,
      \si_ptr_reg[3]\(3) => s_aw_reg_n_16,
      \si_ptr_reg[3]\(2) => s_aw_reg_n_17,
      \si_ptr_reg[3]\(1) => s_aw_reg_n_18,
      \si_ptr_reg[3]\(0) => s_aw_reg_n_19,
      \si_ptr_reg[4]\(4) => \si_ptr_reg_n_0_[4]\,
      \si_ptr_reg[4]\(3) => \si_ptr_reg_n_0_[3]\,
      \si_ptr_reg[4]\(2) => \si_ptr_reg_n_0_[2]\,
      \si_ptr_reg[4]\(1) => \si_ptr_reg_n_0_[1]\,
      \si_ptr_reg[4]\(0) => \^q\(0),
      si_state(0) => si_state(1),
      \si_word_reg[0]\(0) => si_wrap_word_next(0),
      \si_word_reg[0]_0\ => \si_word[0]_i_2_n_0\,
      \si_word_reg[1]\ => \si_word[2]_i_3_n_0\,
      \si_word_reg[1]_0\ => \si_word[2]_i_4_n_0\,
      \si_word_reg[1]_1\ => \si_word[1]_i_2_n_0\,
      \si_word_reg[2]\ => \si_word[2]_i_2_n_0\,
      si_wrap_be_next(5 downto 2) => si_wrap_be_next(7 downto 4),
      si_wrap_be_next(1 downto 0) => si_wrap_be_next(1 downto 0),
      \si_wrap_cnt_reg[0]\ => \si_wrap_cnt_reg[0]_0\,
      \si_wrap_cnt_reg[1]\ => \si_wrap_cnt_reg[1]_0\,
      \si_wrap_cnt_reg[2]\(3 downto 0) => \p_0_in__0\(3 downto 0),
      \si_wrap_cnt_reg[2]_0\ => \si_wrap_cnt_reg[2]_0\,
      \si_wrap_cnt_reg[3]\(3 downto 0) => si_wrap_cnt_reg(3 downto 0),
      \si_wrap_cnt_reg[3]_0\ => \si_wrap_cnt_reg[3]_0\,
      \si_wrap_word_next_reg[0]\ => s_aw_reg_n_34,
      wea(0) => f_si_we_return(63),
      word(2 downto 0) => word(2 downto 0)
    );
\si_be[0]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFB8CCB8"
    )
        port map (
      I0 => \si_be_reg_n_0_[4]\,
      I1 => \si_size_reg_n_0_[1]\,
      I2 => p_1_in,
      I3 => \si_size_reg_n_0_[0]\,
      I4 => \si_be_reg_n_0_[6]\,
      O => \si_be[0]_i_2_n_0\
    );
\si_be[1]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFACF0AC"
    )
        port map (
      I0 => \si_be_reg_n_0_[5]\,
      I1 => \si_be_reg_n_0_[0]\,
      I2 => \si_size_reg_n_0_[1]\,
      I3 => \si_size_reg_n_0_[0]\,
      I4 => p_1_in,
      O => \si_be[1]_i_2_n_0\
    );
\si_be[2]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FCBBFC88"
    )
        port map (
      I0 => \si_be_reg_n_0_[0]\,
      I1 => \si_size_reg_n_0_[0]\,
      I2 => \si_be_reg_n_0_[6]\,
      I3 => \si_size_reg_n_0_[1]\,
      I4 => \si_be_reg_n_0_[1]\,
      O => \si_be[2]_i_2_n_0\
    );
\si_be[3]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFCC0000B8B8"
    )
        port map (
      I0 => \si_be_reg_n_0_[1]\,
      I1 => \si_size_reg_n_0_[0]\,
      I2 => \si_be_reg_n_0_[2]\,
      I3 => p_1_in,
      I4 => \si_be[7]_i_3_n_0\,
      I5 => \si_size_reg_n_0_[1]\,
      O => \si_be[3]_i_2_n_0\
    );
\si_be[4]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFACF0AC"
    )
        port map (
      I0 => \si_be_reg_n_0_[0]\,
      I1 => \si_be_reg_n_0_[3]\,
      I2 => \si_size_reg_n_0_[1]\,
      I3 => \si_size_reg_n_0_[0]\,
      I4 => \si_be_reg_n_0_[2]\,
      O => \si_be[4]_i_2_n_0\
    );
\si_be[5]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FCBBFC88"
    )
        port map (
      I0 => \si_be_reg_n_0_[3]\,
      I1 => \si_size_reg_n_0_[0]\,
      I2 => \si_be_reg_n_0_[1]\,
      I3 => \si_size_reg_n_0_[1]\,
      I4 => \si_be_reg_n_0_[4]\,
      O => \si_be[5]_i_2_n_0\
    );
\si_be[6]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FCBBFC88"
    )
        port map (
      I0 => \si_be_reg_n_0_[4]\,
      I1 => \si_size_reg_n_0_[0]\,
      I2 => \si_be_reg_n_0_[2]\,
      I3 => \si_size_reg_n_0_[1]\,
      I4 => \si_be_reg_n_0_[5]\,
      O => \si_be[6]_i_2_n_0\
    );
\si_be[7]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000010000"
    )
        port map (
      I0 => si_wrap_cnt_reg(2),
      I1 => si_wrap_cnt_reg(1),
      I2 => si_wrap_cnt_reg(0),
      I3 => si_wrap_cnt_reg(3),
      I4 => si_burst(1),
      I5 => si_burst(0),
      O => \si_be[7]_i_3_n_0\
    );
\si_be[7]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FCBBFC88"
    )
        port map (
      I0 => \si_be_reg_n_0_[5]\,
      I1 => \si_size_reg_n_0_[0]\,
      I2 => \si_be_reg_n_0_[3]\,
      I3 => \si_size_reg_n_0_[1]\,
      I4 => \si_be_reg_n_0_[6]\,
      O => \si_be[7]_i_4_n_0\
    );
\si_be_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => s_aw_reg_n_5,
      D => s_aw_reg_n_15,
      Q => \si_be_reg_n_0_[0]\,
      R => '0'
    );
\si_be_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => s_aw_reg_n_5,
      D => s_aw_reg_n_14,
      Q => \si_be_reg_n_0_[1]\,
      R => '0'
    );
\si_be_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => s_aw_reg_n_5,
      D => s_aw_reg_n_13,
      Q => \si_be_reg_n_0_[2]\,
      R => '0'
    );
\si_be_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => s_aw_reg_n_5,
      D => s_aw_reg_n_12,
      Q => \si_be_reg_n_0_[3]\,
      R => '0'
    );
\si_be_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => s_aw_reg_n_5,
      D => s_aw_reg_n_11,
      Q => \si_be_reg_n_0_[4]\,
      R => '0'
    );
\si_be_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => s_aw_reg_n_5,
      D => s_aw_reg_n_10,
      Q => \si_be_reg_n_0_[5]\,
      R => '0'
    );
\si_be_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => s_aw_reg_n_5,
      D => s_aw_reg_n_9,
      Q => \si_be_reg_n_0_[6]\,
      R => '0'
    );
\si_be_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => s_aw_reg_n_5,
      D => s_aw_reg_n_8,
      Q => p_1_in,
      R => '0'
    );
\si_buf[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => si_buf_reg(0),
      O => \p_0_in__1\(0)
    );
\si_buf[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => si_buf_reg(0),
      I1 => si_buf_reg(1),
      O => \p_0_in__1\(1)
    );
\si_buf[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => si_buf_reg(2),
      I1 => si_buf_reg(1),
      I2 => si_buf_reg(0),
      O => \p_0_in__1\(2)
    );
\si_buf[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
        port map (
      I0 => si_buf_reg(3),
      I1 => si_buf_reg(0),
      I2 => si_buf_reg(1),
      I3 => si_buf_reg(2),
      O => \p_0_in__1\(3)
    );
\si_buf_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => \^aw_push\,
      D => \p_0_in__1\(0),
      Q => si_buf_reg(0),
      R => \^sr\(0)
    );
\si_buf_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => \^aw_push\,
      D => \p_0_in__1\(1),
      Q => si_buf_reg(1),
      R => \^sr\(0)
    );
\si_buf_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => \^aw_push\,
      D => \p_0_in__1\(2),
      Q => si_buf_reg(2),
      R => \^sr\(0)
    );
\si_buf_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => \^aw_push\,
      D => \p_0_in__1\(3),
      Q => si_buf_reg(3),
      R => \^sr\(0)
    );
\si_burst_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => load_si_ptr,
      D => \m_payload_i_reg[61]\(34),
      Q => si_burst(0),
      R => '0'
    );
\si_burst_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => load_si_ptr,
      D => \m_payload_i_reg[61]\(35),
      Q => si_burst(1),
      R => '0'
    );
\si_ptr_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => s_aw_reg_n_2,
      D => \si_ptr_reg[0]_0\(0),
      Q => \^q\(0),
      R => s_aw_reg_n_4
    );
\si_ptr_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => s_aw_reg_n_2,
      D => s_aw_reg_n_19,
      Q => \si_ptr_reg_n_0_[1]\,
      R => s_aw_reg_n_4
    );
\si_ptr_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => s_aw_reg_n_2,
      D => s_aw_reg_n_18,
      Q => \si_ptr_reg_n_0_[2]\,
      R => s_aw_reg_n_4
    );
\si_ptr_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => s_aw_reg_n_2,
      D => s_aw_reg_n_17,
      Q => \si_ptr_reg_n_0_[3]\,
      R => s_aw_reg_n_4
    );
\si_ptr_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => s_aw_reg_n_2,
      D => s_aw_reg_n_16,
      Q => \si_ptr_reg_n_0_[4]\,
      R => s_aw_reg_n_4
    );
\si_size_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => load_si_ptr,
      D => \m_payload_i_reg[61]\(31),
      Q => \si_size_reg_n_0_[0]\,
      R => '0'
    );
\si_size_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => load_si_ptr,
      D => \m_payload_i_reg[61]\(32),
      Q => \si_size_reg_n_0_[1]\,
      R => '0'
    );
\si_word[0]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"111FFFFFFFFFFFFF"
    )
        port map (
      I0 => \si_be[7]_i_3_n_0\,
      I1 => p_1_in,
      I2 => si_burst(1),
      I3 => si_burst(0),
      I4 => \^s_axi_wready_i_reg_0\,
      I5 => s_axi_wvalid,
      O => \si_word[0]_i_2_n_0\
    );
\si_word[1]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8BB8"
    )
        port map (
      I0 => si_wrap_word_next(1),
      I1 => \si_be[7]_i_3_n_0\,
      I2 => word(0),
      I3 => word(1),
      O => \si_word[1]_i_2_n_0\
    );
\si_word[2]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8BB8B8B8"
    )
        port map (
      I0 => si_wrap_word_next(2),
      I1 => \si_be[7]_i_3_n_0\,
      I2 => word(2),
      I3 => word(1),
      I4 => word(0),
      O => \si_word[2]_i_2_n_0\
    );
\si_word[2]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8880"
    )
        port map (
      I0 => s_axi_wvalid,
      I1 => \^s_axi_wready_i_reg_0\,
      I2 => si_burst(0),
      I3 => si_burst(1),
      O => \si_word[2]_i_3_n_0\
    );
\si_word[2]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => p_1_in,
      I1 => \si_be[7]_i_3_n_0\,
      O => \si_word[2]_i_4_n_0\
    );
\si_word_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => '1',
      D => s_aw_reg_n_34,
      Q => word(0),
      R => '0'
    );
\si_word_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => '1',
      D => s_aw_reg_n_33,
      Q => word(1),
      R => '0'
    );
\si_word_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => '1',
      D => s_aw_reg_n_32,
      Q => word(2),
      R => '0'
    );
\si_wrap_be_next_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => load_si_ptr,
      D => f_si_wrap_be_return(0),
      Q => si_wrap_be_next(0),
      R => '0'
    );
\si_wrap_be_next_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => load_si_ptr,
      D => f_si_wrap_be_return(1),
      Q => si_wrap_be_next(1),
      R => '0'
    );
\si_wrap_be_next_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => '1',
      D => \si_wrap_be_next_reg[2]_1\,
      Q => \^si_wrap_be_next_reg[2]_0\(0),
      R => '0'
    );
\si_wrap_be_next_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => load_si_ptr,
      D => f_si_wrap_be_return(2),
      Q => si_wrap_be_next(4),
      R => '0'
    );
\si_wrap_be_next_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => load_si_ptr,
      D => f_si_wrap_be_return(3),
      Q => si_wrap_be_next(5),
      R => '0'
    );
\si_wrap_be_next_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => load_si_ptr,
      D => f_si_wrap_be_return(4),
      Q => si_wrap_be_next(6),
      R => '0'
    );
\si_wrap_be_next_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => load_si_ptr,
      D => f_si_wrap_be_return(5),
      Q => si_wrap_be_next(7),
      R => '0'
    );
\si_wrap_cnt_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => s_aw_reg_n_6,
      D => \p_0_in__0\(0),
      Q => si_wrap_cnt_reg(0),
      R => '0'
    );
\si_wrap_cnt_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => s_aw_reg_n_6,
      D => \p_0_in__0\(1),
      Q => si_wrap_cnt_reg(1),
      R => '0'
    );
\si_wrap_cnt_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => s_aw_reg_n_6,
      D => \p_0_in__0\(2),
      Q => si_wrap_cnt_reg(2),
      R => '0'
    );
\si_wrap_cnt_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => s_aw_reg_n_6,
      D => \p_0_in__0\(3),
      Q => si_wrap_cnt_reg(3),
      R => '0'
    );
\si_wrap_word_next_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => load_si_ptr,
      D => \si_wrap_word_next_reg[2]_0\(0),
      Q => si_wrap_word_next(0),
      R => '0'
    );
\si_wrap_word_next_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => load_si_ptr,
      D => \si_wrap_word_next_reg[2]_0\(1),
      Q => si_wrap_word_next(1),
      R => '0'
    );
\si_wrap_word_next_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => \out\,
      CE => load_si_ptr,
      D => \si_wrap_word_next_reg[2]_0\(2),
      Q => si_wrap_word_next(2),
      R => '0'
    );
w_buffer: entity work.design_1_auto_us_df_1_blk_mem_gen_v8_4_3
     port map (
      addra(8 downto 5) => si_buf_reg(3 downto 0),
      addra(4) => \si_ptr_reg_n_0_[4]\,
      addra(3) => \si_ptr_reg_n_0_[3]\,
      addra(2) => \si_ptr_reg_n_0_[2]\,
      addra(1) => \si_ptr_reg_n_0_[1]\,
      addra(0) => \^q\(0),
      addrb(8 downto 5) => mi_buf_reg(3 downto 0),
      addrb(4) => \mi_ptr_reg_n_0_[4]\,
      addrb(3) => \mi_ptr_reg_n_0_[3]\,
      addrb(2) => \mi_ptr_reg_n_0_[2]\,
      addrb(1) => \mi_ptr_reg_n_0_[1]\,
      addrb(0) => \mi_ptr_reg_n_0_[0]\,
      clka => '0',
      clkb => \out\,
      dbiterr => NLW_w_buffer_dbiterr_UNCONNECTED,
      deepsleep => '0',
      dina(575 downto 504) => dina(71 downto 0),
      dina(503 downto 0) => B"000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
      dinb(575 downto 0) => B"000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
      douta(575 downto 0) => NLW_w_buffer_douta_UNCONNECTED(575 downto 0),
      doutb(575) => mi_wpayload(575),
      doutb(574 downto 567) => m_axi_wdata(511 downto 504),
      doutb(566) => mi_wpayload(566),
      doutb(565 downto 558) => m_axi_wdata(503 downto 496),
      doutb(557) => mi_wpayload(557),
      doutb(556 downto 549) => m_axi_wdata(495 downto 488),
      doutb(548) => mi_wpayload(548),
      doutb(547 downto 540) => m_axi_wdata(487 downto 480),
      doutb(539) => mi_wpayload(539),
      doutb(538 downto 531) => m_axi_wdata(479 downto 472),
      doutb(530) => mi_wpayload(530),
      doutb(529 downto 522) => m_axi_wdata(471 downto 464),
      doutb(521) => mi_wpayload(521),
      doutb(520 downto 513) => m_axi_wdata(463 downto 456),
      doutb(512) => mi_wpayload(512),
      doutb(511 downto 504) => m_axi_wdata(455 downto 448),
      doutb(503) => mi_wpayload(503),
      doutb(502 downto 495) => m_axi_wdata(447 downto 440),
      doutb(494) => mi_wpayload(494),
      doutb(493 downto 486) => m_axi_wdata(439 downto 432),
      doutb(485) => mi_wpayload(485),
      doutb(484 downto 477) => m_axi_wdata(431 downto 424),
      doutb(476) => mi_wpayload(476),
      doutb(475 downto 468) => m_axi_wdata(423 downto 416),
      doutb(467) => mi_wpayload(467),
      doutb(466 downto 459) => m_axi_wdata(415 downto 408),
      doutb(458) => mi_wpayload(458),
      doutb(457 downto 450) => m_axi_wdata(407 downto 400),
      doutb(449) => mi_wpayload(449),
      doutb(448 downto 441) => m_axi_wdata(399 downto 392),
      doutb(440) => mi_wpayload(440),
      doutb(439 downto 432) => m_axi_wdata(391 downto 384),
      doutb(431) => mi_wpayload(431),
      doutb(430 downto 423) => m_axi_wdata(383 downto 376),
      doutb(422) => mi_wpayload(422),
      doutb(421 downto 414) => m_axi_wdata(375 downto 368),
      doutb(413) => mi_wpayload(413),
      doutb(412 downto 405) => m_axi_wdata(367 downto 360),
      doutb(404) => mi_wpayload(404),
      doutb(403 downto 396) => m_axi_wdata(359 downto 352),
      doutb(395) => mi_wpayload(395),
      doutb(394 downto 387) => m_axi_wdata(351 downto 344),
      doutb(386) => mi_wpayload(386),
      doutb(385 downto 378) => m_axi_wdata(343 downto 336),
      doutb(377) => mi_wpayload(377),
      doutb(376 downto 369) => m_axi_wdata(335 downto 328),
      doutb(368) => mi_wpayload(368),
      doutb(367 downto 360) => m_axi_wdata(327 downto 320),
      doutb(359) => mi_wpayload(359),
      doutb(358 downto 351) => m_axi_wdata(319 downto 312),
      doutb(350) => mi_wpayload(350),
      doutb(349 downto 342) => m_axi_wdata(311 downto 304),
      doutb(341) => mi_wpayload(341),
      doutb(340 downto 333) => m_axi_wdata(303 downto 296),
      doutb(332) => mi_wpayload(332),
      doutb(331 downto 324) => m_axi_wdata(295 downto 288),
      doutb(323) => mi_wpayload(323),
      doutb(322 downto 315) => m_axi_wdata(287 downto 280),
      doutb(314) => mi_wpayload(314),
      doutb(313 downto 306) => m_axi_wdata(279 downto 272),
      doutb(305) => mi_wpayload(305),
      doutb(304 downto 297) => m_axi_wdata(271 downto 264),
      doutb(296) => mi_wpayload(296),
      doutb(295 downto 288) => m_axi_wdata(263 downto 256),
      doutb(287) => mi_wpayload(287),
      doutb(286 downto 279) => m_axi_wdata(255 downto 248),
      doutb(278) => mi_wpayload(278),
      doutb(277 downto 270) => m_axi_wdata(247 downto 240),
      doutb(269) => mi_wpayload(269),
      doutb(268 downto 261) => m_axi_wdata(239 downto 232),
      doutb(260) => mi_wpayload(260),
      doutb(259 downto 252) => m_axi_wdata(231 downto 224),
      doutb(251) => mi_wpayload(251),
      doutb(250 downto 243) => m_axi_wdata(223 downto 216),
      doutb(242) => mi_wpayload(242),
      doutb(241 downto 234) => m_axi_wdata(215 downto 208),
      doutb(233) => mi_wpayload(233),
      doutb(232 downto 225) => m_axi_wdata(207 downto 200),
      doutb(224) => mi_wpayload(224),
      doutb(223 downto 216) => m_axi_wdata(199 downto 192),
      doutb(215) => mi_wpayload(215),
      doutb(214 downto 207) => m_axi_wdata(191 downto 184),
      doutb(206) => mi_wpayload(206),
      doutb(205 downto 198) => m_axi_wdata(183 downto 176),
      doutb(197) => mi_wpayload(197),
      doutb(196 downto 189) => m_axi_wdata(175 downto 168),
      doutb(188) => mi_wpayload(188),
      doutb(187 downto 180) => m_axi_wdata(167 downto 160),
      doutb(179) => mi_wpayload(179),
      doutb(178 downto 171) => m_axi_wdata(159 downto 152),
      doutb(170) => mi_wpayload(170),
      doutb(169 downto 162) => m_axi_wdata(151 downto 144),
      doutb(161) => mi_wpayload(161),
      doutb(160 downto 153) => m_axi_wdata(143 downto 136),
      doutb(152) => mi_wpayload(152),
      doutb(151 downto 144) => m_axi_wdata(135 downto 128),
      doutb(143) => mi_wpayload(143),
      doutb(142 downto 135) => m_axi_wdata(127 downto 120),
      doutb(134) => mi_wpayload(134),
      doutb(133 downto 126) => m_axi_wdata(119 downto 112),
      doutb(125) => mi_wpayload(125),
      doutb(124 downto 117) => m_axi_wdata(111 downto 104),
      doutb(116) => mi_wpayload(116),
      doutb(115 downto 108) => m_axi_wdata(103 downto 96),
      doutb(107) => mi_wpayload(107),
      doutb(106 downto 99) => m_axi_wdata(95 downto 88),
      doutb(98) => mi_wpayload(98),
      doutb(97 downto 90) => m_axi_wdata(87 downto 80),
      doutb(89) => mi_wpayload(89),
      doutb(88 downto 81) => m_axi_wdata(79 downto 72),
      doutb(80) => mi_wpayload(80),
      doutb(79 downto 72) => m_axi_wdata(71 downto 64),
      doutb(71) => mi_wpayload(71),
      doutb(70 downto 63) => m_axi_wdata(63 downto 56),
      doutb(62) => mi_wpayload(62),
      doutb(61 downto 54) => m_axi_wdata(55 downto 48),
      doutb(53) => mi_wpayload(53),
      doutb(52 downto 45) => m_axi_wdata(47 downto 40),
      doutb(44) => mi_wpayload(44),
      doutb(43 downto 36) => m_axi_wdata(39 downto 32),
      doutb(35) => mi_wpayload(35),
      doutb(34 downto 27) => m_axi_wdata(31 downto 24),
      doutb(26) => mi_wpayload(26),
      doutb(25 downto 18) => m_axi_wdata(23 downto 16),
      doutb(17) => mi_wpayload(17),
      doutb(16 downto 9) => m_axi_wdata(15 downto 8),
      doutb(8) => mi_wpayload(8),
      doutb(7 downto 0) => m_axi_wdata(7 downto 0),
      eccpipece => '0',
      ena => p_142_in,
      enb => mi_buf_en,
      injectdbiterr => '0',
      injectsbiterr => '0',
      rdaddrecc(8 downto 0) => NLW_w_buffer_rdaddrecc_UNCONNECTED(8 downto 0),
      regcea => '1',
      regceb => '1',
      rsta => '0',
      rsta_busy => NLW_w_buffer_rsta_busy_UNCONNECTED,
      rstb => '0',
      rstb_busy => NLW_w_buffer_rstb_busy_UNCONNECTED,
      s_aclk => '0',
      s_aresetn => '0',
      s_axi_araddr(31 downto 0) => B"00000000000000000000000000000000",
      s_axi_arburst(1 downto 0) => B"00",
      s_axi_arid(3 downto 0) => B"0000",
      s_axi_arlen(7 downto 0) => B"00000000",
      s_axi_arready => NLW_w_buffer_s_axi_arready_UNCONNECTED,
      s_axi_arsize(2 downto 0) => B"000",
      s_axi_arvalid => '0',
      s_axi_awaddr(31 downto 0) => B"00000000000000000000000000000000",
      s_axi_awburst(1 downto 0) => B"00",
      s_axi_awid(3 downto 0) => B"0000",
      s_axi_awlen(7 downto 0) => B"00000000",
      s_axi_awready => NLW_w_buffer_s_axi_awready_UNCONNECTED,
      s_axi_awsize(2 downto 0) => B"000",
      s_axi_awvalid => '0',
      s_axi_bid(3 downto 0) => NLW_w_buffer_s_axi_bid_UNCONNECTED(3 downto 0),
      s_axi_bready => '0',
      s_axi_bresp(1 downto 0) => NLW_w_buffer_s_axi_bresp_UNCONNECTED(1 downto 0),
      s_axi_bvalid => NLW_w_buffer_s_axi_bvalid_UNCONNECTED,
      s_axi_dbiterr => NLW_w_buffer_s_axi_dbiterr_UNCONNECTED,
      s_axi_injectdbiterr => '0',
      s_axi_injectsbiterr => '0',
      s_axi_rdaddrecc(8 downto 0) => NLW_w_buffer_s_axi_rdaddrecc_UNCONNECTED(8 downto 0),
      s_axi_rdata(575 downto 0) => NLW_w_buffer_s_axi_rdata_UNCONNECTED(575 downto 0),
      s_axi_rid(3 downto 0) => NLW_w_buffer_s_axi_rid_UNCONNECTED(3 downto 0),
      s_axi_rlast => NLW_w_buffer_s_axi_rlast_UNCONNECTED,
      s_axi_rready => '0',
      s_axi_rresp(1 downto 0) => NLW_w_buffer_s_axi_rresp_UNCONNECTED(1 downto 0),
      s_axi_rvalid => NLW_w_buffer_s_axi_rvalid_UNCONNECTED,
      s_axi_sbiterr => NLW_w_buffer_s_axi_sbiterr_UNCONNECTED,
      s_axi_wdata(575 downto 0) => B"000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
      s_axi_wlast => '0',
      s_axi_wready => NLW_w_buffer_s_axi_wready_UNCONNECTED,
      s_axi_wstrb(63 downto 0) => B"0000000000000000000000000000000000000000000000000000000000000000",
      s_axi_wvalid => '0',
      sbiterr => NLW_w_buffer_sbiterr_UNCONNECTED,
      shutdown => '0',
      sleep => '0',
      wea(63 downto 0) => f_si_we_return(63 downto 0),
      web(63 downto 0) => B"0000000000000000000000000000000000000000000000000000000000000000"
    );
w_buffer_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => s_axi_wvalid,
      I1 => \^s_axi_wready_i_reg_0\,
      O => p_142_in
    );
w_buffer_i_10: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0800"
    )
        port map (
      I0 => word(2),
      I1 => p_1_in,
      I2 => word(0),
      I3 => word(1),
      O => f_si_we_return(55)
    );
w_buffer_i_11: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4000"
    )
        port map (
      I0 => word(0),
      I1 => word(1),
      I2 => word(2),
      I3 => \si_be_reg_n_0_[6]\,
      O => f_si_we_return(54)
    );
w_buffer_i_12: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4000"
    )
        port map (
      I0 => word(0),
      I1 => word(1),
      I2 => word(2),
      I3 => \si_be_reg_n_0_[5]\,
      O => f_si_we_return(53)
    );
w_buffer_i_13: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4000"
    )
        port map (
      I0 => word(0),
      I1 => word(1),
      I2 => word(2),
      I3 => \si_be_reg_n_0_[4]\,
      O => f_si_we_return(52)
    );
w_buffer_i_14: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4000"
    )
        port map (
      I0 => word(0),
      I1 => word(1),
      I2 => word(2),
      I3 => \si_be_reg_n_0_[3]\,
      O => f_si_we_return(51)
    );
w_buffer_i_15: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4000"
    )
        port map (
      I0 => word(0),
      I1 => word(1),
      I2 => word(2),
      I3 => \si_be_reg_n_0_[2]\,
      O => f_si_we_return(50)
    );
w_buffer_i_16: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4000"
    )
        port map (
      I0 => word(0),
      I1 => word(1),
      I2 => word(2),
      I3 => \si_be_reg_n_0_[1]\,
      O => f_si_we_return(49)
    );
w_buffer_i_17: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4000"
    )
        port map (
      I0 => word(0),
      I1 => word(1),
      I2 => word(2),
      I3 => \si_be_reg_n_0_[0]\,
      O => f_si_we_return(48)
    );
w_buffer_i_18: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0800"
    )
        port map (
      I0 => word(0),
      I1 => p_1_in,
      I2 => word(1),
      I3 => word(2),
      O => f_si_we_return(47)
    );
w_buffer_i_19: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4000"
    )
        port map (
      I0 => word(1),
      I1 => word(2),
      I2 => word(0),
      I3 => \si_be_reg_n_0_[6]\,
      O => f_si_we_return(46)
    );
w_buffer_i_2: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => word(1),
      I1 => word(0),
      I2 => word(2),
      I3 => p_1_in,
      O => f_si_we_return(63)
    );
w_buffer_i_20: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4000"
    )
        port map (
      I0 => word(1),
      I1 => word(2),
      I2 => word(0),
      I3 => \si_be_reg_n_0_[5]\,
      O => f_si_we_return(45)
    );
w_buffer_i_21: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4000"
    )
        port map (
      I0 => word(1),
      I1 => word(2),
      I2 => word(0),
      I3 => \si_be_reg_n_0_[4]\,
      O => f_si_we_return(44)
    );
w_buffer_i_22: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4000"
    )
        port map (
      I0 => word(1),
      I1 => word(2),
      I2 => word(0),
      I3 => \si_be_reg_n_0_[3]\,
      O => f_si_we_return(43)
    );
w_buffer_i_23: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4000"
    )
        port map (
      I0 => word(1),
      I1 => word(2),
      I2 => word(0),
      I3 => \si_be_reg_n_0_[2]\,
      O => f_si_we_return(42)
    );
w_buffer_i_24: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4000"
    )
        port map (
      I0 => word(1),
      I1 => word(2),
      I2 => word(0),
      I3 => \si_be_reg_n_0_[1]\,
      O => f_si_we_return(41)
    );
w_buffer_i_25: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4000"
    )
        port map (
      I0 => word(1),
      I1 => word(2),
      I2 => word(0),
      I3 => \si_be_reg_n_0_[0]\,
      O => f_si_we_return(40)
    );
w_buffer_i_26: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0008"
    )
        port map (
      I0 => word(2),
      I1 => p_1_in,
      I2 => word(1),
      I3 => word(0),
      O => f_si_we_return(39)
    );
w_buffer_i_27: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1000"
    )
        port map (
      I0 => word(1),
      I1 => word(0),
      I2 => word(2),
      I3 => \si_be_reg_n_0_[6]\,
      O => f_si_we_return(38)
    );
w_buffer_i_28: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1000"
    )
        port map (
      I0 => word(1),
      I1 => word(0),
      I2 => word(2),
      I3 => \si_be_reg_n_0_[5]\,
      O => f_si_we_return(37)
    );
w_buffer_i_29: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1000"
    )
        port map (
      I0 => word(1),
      I1 => word(0),
      I2 => word(2),
      I3 => \si_be_reg_n_0_[4]\,
      O => f_si_we_return(36)
    );
w_buffer_i_3: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => word(1),
      I1 => word(0),
      I2 => word(2),
      I3 => \si_be_reg_n_0_[6]\,
      O => f_si_we_return(62)
    );
w_buffer_i_30: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1000"
    )
        port map (
      I0 => word(1),
      I1 => word(0),
      I2 => word(2),
      I3 => \si_be_reg_n_0_[3]\,
      O => f_si_we_return(35)
    );
w_buffer_i_31: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1000"
    )
        port map (
      I0 => word(1),
      I1 => word(0),
      I2 => word(2),
      I3 => \si_be_reg_n_0_[2]\,
      O => f_si_we_return(34)
    );
w_buffer_i_32: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1000"
    )
        port map (
      I0 => word(1),
      I1 => word(0),
      I2 => word(2),
      I3 => \si_be_reg_n_0_[1]\,
      O => f_si_we_return(33)
    );
w_buffer_i_33: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1000"
    )
        port map (
      I0 => word(1),
      I1 => word(0),
      I2 => word(2),
      I3 => \si_be_reg_n_0_[0]\,
      O => f_si_we_return(32)
    );
w_buffer_i_34: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0080"
    )
        port map (
      I0 => word(1),
      I1 => word(0),
      I2 => p_1_in,
      I3 => word(2),
      O => f_si_we_return(31)
    );
w_buffer_i_35: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0080"
    )
        port map (
      I0 => word(1),
      I1 => word(0),
      I2 => \si_be_reg_n_0_[6]\,
      I3 => word(2),
      O => f_si_we_return(30)
    );
w_buffer_i_36: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0080"
    )
        port map (
      I0 => word(1),
      I1 => word(0),
      I2 => \si_be_reg_n_0_[5]\,
      I3 => word(2),
      O => f_si_we_return(29)
    );
w_buffer_i_37: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0080"
    )
        port map (
      I0 => word(1),
      I1 => word(0),
      I2 => \si_be_reg_n_0_[4]\,
      I3 => word(2),
      O => f_si_we_return(28)
    );
w_buffer_i_38: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0080"
    )
        port map (
      I0 => word(1),
      I1 => word(0),
      I2 => \si_be_reg_n_0_[3]\,
      I3 => word(2),
      O => f_si_we_return(27)
    );
w_buffer_i_39: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0080"
    )
        port map (
      I0 => word(1),
      I1 => word(0),
      I2 => \si_be_reg_n_0_[2]\,
      I3 => word(2),
      O => f_si_we_return(26)
    );
w_buffer_i_4: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => word(1),
      I1 => word(0),
      I2 => word(2),
      I3 => \si_be_reg_n_0_[5]\,
      O => f_si_we_return(61)
    );
w_buffer_i_40: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0080"
    )
        port map (
      I0 => word(1),
      I1 => word(0),
      I2 => \si_be_reg_n_0_[1]\,
      I3 => word(2),
      O => f_si_we_return(25)
    );
w_buffer_i_41: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0080"
    )
        port map (
      I0 => word(1),
      I1 => word(0),
      I2 => \si_be_reg_n_0_[0]\,
      I3 => word(2),
      O => f_si_we_return(24)
    );
w_buffer_i_42: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0040"
    )
        port map (
      I0 => word(0),
      I1 => word(1),
      I2 => p_1_in,
      I3 => word(2),
      O => f_si_we_return(23)
    );
w_buffer_i_43: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0040"
    )
        port map (
      I0 => word(0),
      I1 => word(1),
      I2 => \si_be_reg_n_0_[6]\,
      I3 => word(2),
      O => f_si_we_return(22)
    );
w_buffer_i_44: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0040"
    )
        port map (
      I0 => word(0),
      I1 => word(1),
      I2 => \si_be_reg_n_0_[5]\,
      I3 => word(2),
      O => f_si_we_return(21)
    );
w_buffer_i_45: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0040"
    )
        port map (
      I0 => word(0),
      I1 => word(1),
      I2 => \si_be_reg_n_0_[4]\,
      I3 => word(2),
      O => f_si_we_return(20)
    );
w_buffer_i_46: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0040"
    )
        port map (
      I0 => word(0),
      I1 => word(1),
      I2 => \si_be_reg_n_0_[3]\,
      I3 => word(2),
      O => f_si_we_return(19)
    );
w_buffer_i_47: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0040"
    )
        port map (
      I0 => word(0),
      I1 => word(1),
      I2 => \si_be_reg_n_0_[2]\,
      I3 => word(2),
      O => f_si_we_return(18)
    );
w_buffer_i_48: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0040"
    )
        port map (
      I0 => word(0),
      I1 => word(1),
      I2 => \si_be_reg_n_0_[1]\,
      I3 => word(2),
      O => f_si_we_return(17)
    );
w_buffer_i_49: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0040"
    )
        port map (
      I0 => word(0),
      I1 => word(1),
      I2 => \si_be_reg_n_0_[0]\,
      I3 => word(2),
      O => f_si_we_return(16)
    );
w_buffer_i_5: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => word(1),
      I1 => word(0),
      I2 => word(2),
      I3 => \si_be_reg_n_0_[4]\,
      O => f_si_we_return(60)
    );
w_buffer_i_50: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0008"
    )
        port map (
      I0 => word(0),
      I1 => p_1_in,
      I2 => word(2),
      I3 => word(1),
      O => f_si_we_return(15)
    );
w_buffer_i_51: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0008"
    )
        port map (
      I0 => word(0),
      I1 => \si_be_reg_n_0_[6]\,
      I2 => word(2),
      I3 => word(1),
      O => f_si_we_return(14)
    );
w_buffer_i_52: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0008"
    )
        port map (
      I0 => word(0),
      I1 => \si_be_reg_n_0_[5]\,
      I2 => word(2),
      I3 => word(1),
      O => f_si_we_return(13)
    );
w_buffer_i_53: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0008"
    )
        port map (
      I0 => word(0),
      I1 => \si_be_reg_n_0_[4]\,
      I2 => word(2),
      I3 => word(1),
      O => f_si_we_return(12)
    );
w_buffer_i_54: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0008"
    )
        port map (
      I0 => word(0),
      I1 => \si_be_reg_n_0_[3]\,
      I2 => word(2),
      I3 => word(1),
      O => f_si_we_return(11)
    );
w_buffer_i_55: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0008"
    )
        port map (
      I0 => word(0),
      I1 => \si_be_reg_n_0_[2]\,
      I2 => word(2),
      I3 => word(1),
      O => f_si_we_return(10)
    );
w_buffer_i_56: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0008"
    )
        port map (
      I0 => word(0),
      I1 => \si_be_reg_n_0_[1]\,
      I2 => word(2),
      I3 => word(1),
      O => f_si_we_return(9)
    );
w_buffer_i_57: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0008"
    )
        port map (
      I0 => word(0),
      I1 => \si_be_reg_n_0_[0]\,
      I2 => word(2),
      I3 => word(1),
      O => f_si_we_return(8)
    );
w_buffer_i_58: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0010"
    )
        port map (
      I0 => word(1),
      I1 => word(0),
      I2 => p_1_in,
      I3 => word(2),
      O => f_si_we_return(7)
    );
w_buffer_i_59: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0010"
    )
        port map (
      I0 => word(1),
      I1 => word(0),
      I2 => \si_be_reg_n_0_[6]\,
      I3 => word(2),
      O => f_si_we_return(6)
    );
w_buffer_i_6: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => word(1),
      I1 => word(0),
      I2 => word(2),
      I3 => \si_be_reg_n_0_[3]\,
      O => f_si_we_return(59)
    );
w_buffer_i_60: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0010"
    )
        port map (
      I0 => word(1),
      I1 => word(0),
      I2 => \si_be_reg_n_0_[5]\,
      I3 => word(2),
      O => f_si_we_return(5)
    );
w_buffer_i_61: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0010"
    )
        port map (
      I0 => word(1),
      I1 => word(0),
      I2 => \si_be_reg_n_0_[4]\,
      I3 => word(2),
      O => f_si_we_return(4)
    );
w_buffer_i_62: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0010"
    )
        port map (
      I0 => word(1),
      I1 => word(0),
      I2 => \si_be_reg_n_0_[3]\,
      I3 => word(2),
      O => f_si_we_return(3)
    );
w_buffer_i_63: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0010"
    )
        port map (
      I0 => word(1),
      I1 => word(0),
      I2 => \si_be_reg_n_0_[2]\,
      I3 => word(2),
      O => f_si_we_return(2)
    );
w_buffer_i_64: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0010"
    )
        port map (
      I0 => word(1),
      I1 => word(0),
      I2 => \si_be_reg_n_0_[1]\,
      I3 => word(2),
      O => f_si_we_return(1)
    );
w_buffer_i_65: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0010"
    )
        port map (
      I0 => word(1),
      I1 => word(0),
      I2 => \si_be_reg_n_0_[0]\,
      I3 => word(2),
      O => f_si_we_return(0)
    );
w_buffer_i_66: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FEEE"
    )
        port map (
      I0 => load_mi_d1,
      I1 => load_mi_d2,
      I2 => m_axi_wready,
      I3 => \^m_axi_wvalid_i_reg_0\,
      O => mi_buf_en
    );
w_buffer_i_7: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => word(1),
      I1 => word(0),
      I2 => word(2),
      I3 => \si_be_reg_n_0_[2]\,
      O => f_si_we_return(58)
    );
w_buffer_i_8: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => word(1),
      I1 => word(0),
      I2 => word(2),
      I3 => \si_be_reg_n_0_[1]\,
      O => f_si_we_return(57)
    );
w_buffer_i_9: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => word(1),
      I1 => word(0),
      I2 => word(2),
      I3 => \si_be_reg_n_0_[0]\,
      O => f_si_we_return(56)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_auto_us_df_1_axi_dwidth_converter_v2_1_19_axi_upsizer is
  port (
    M_AXI_AWSIZE : out STD_LOGIC_VECTOR ( 2 downto 0 );
    M_AXI_AWLEN : out STD_LOGIC_VECTOR ( 7 downto 0 );
    M_AXI_AWADDR : out STD_LOGIC_VECTOR ( 31 downto 0 );
    m_axi_wdata : out STD_LOGIC_VECTOR ( 511 downto 0 );
    M_AXI_AWBURST : out STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_awlock : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_awcache : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_awprot : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_awqos : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_awregion : out STD_LOGIC_VECTOR ( 3 downto 0 );
    M_AXI_WLAST_i_reg : out STD_LOGIC;
    S_AXI_WREADY_i_reg : out STD_LOGIC;
    M_AXI_WVALID_i_reg : out STD_LOGIC;
    m_axi_wstrb : out STD_LOGIC_VECTOR ( 63 downto 0 );
    m_axi_awvalid : out STD_LOGIC;
    s_axi_awready : out STD_LOGIC;
    s_axi_awvalid : in STD_LOGIC;
    dina : in STD_LOGIC_VECTOR ( 71 downto 0 );
    \out\ : in STD_LOGIC;
    m_valid_i_reg : in STD_LOGIC;
    m_axi_awready : in STD_LOGIC;
    s_axi_wlast : in STD_LOGIC;
    s_axi_wvalid : in STD_LOGIC;
    m_axi_wready : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 60 downto 0 )
  );
end design_1_auto_us_df_1_axi_dwidth_converter_v2_1_19_axi_upsizer;

architecture STRUCTURE of design_1_auto_us_df_1_axi_dwidth_converter_v2_1_19_axi_upsizer is
  signal M_AXI_AWVALID_i_i_1_n_0 : STD_LOGIC;
  signal \^m_axi_wlast_i_reg\ : STD_LOGIC;
  signal M_AXI_WVALID_i_i_1_n_0 : STD_LOGIC;
  signal \^m_axi_wvalid_i_reg\ : STD_LOGIC;
  signal S_AXI_WREADY_i_i_2_n_0 : STD_LOGIC;
  signal \^s_axi_wready_i_reg\ : STD_LOGIC;
  signal S_AXI_WREADY_ns : STD_LOGIC;
  signal \USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst_n_512\ : STD_LOGIC;
  signal \USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst_n_576\ : STD_LOGIC;
  signal \USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst_n_583\ : STD_LOGIC;
  signal \USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst_n_588\ : STD_LOGIC;
  signal \USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst_n_589\ : STD_LOGIC;
  signal \USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst_n_590\ : STD_LOGIC;
  signal \USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst_n_596\ : STD_LOGIC;
  signal \USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst_n_597\ : STD_LOGIC;
  signal \USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst_n_598\ : STD_LOGIC;
  signal \USE_WRITE.m_axi_awaddr_i\ : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal \USE_WRITE.m_axi_awburst_i\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \USE_WRITE.m_axi_awlen_i\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \USE_WRITE.m_axi_awready_i\ : STD_LOGIC;
  signal \USE_WRITE.m_axi_awsize_i\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \USE_WRITE.m_axi_awvalid_i\ : STD_LOGIC;
  signal \USE_WRITE.wr_cmd_ready\ : STD_LOGIC;
  signal \USE_WRITE.write_addr_inst_n_10\ : STD_LOGIC;
  signal \USE_WRITE.write_addr_inst_n_2\ : STD_LOGIC;
  signal \USE_WRITE.write_addr_inst_n_4\ : STD_LOGIC;
  signal \USE_WRITE.write_addr_inst_n_5\ : STD_LOGIC;
  signal \USE_WRITE.write_addr_inst_n_6\ : STD_LOGIC;
  signal \USE_WRITE.write_addr_inst_n_7\ : STD_LOGIC;
  signal \USE_WRITE.write_addr_inst_n_8\ : STD_LOGIC;
  signal \USE_WRITE.write_addr_inst_n_9\ : STD_LOGIC;
  signal aw_push : STD_LOGIC;
  signal cmd_packed_wrap_i1 : STD_LOGIC;
  signal cmd_push_block : STD_LOGIC;
  signal f_mi_be_last_index_return : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal f_si_wrap_be_return : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal f_si_wrap_word_return : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \^m_axi_awvalid\ : STD_LOGIC;
  signal mi_first : STD_LOGIC;
  signal mi_first_i_1_n_0 : STD_LOGIC;
  signal mi_last : STD_LOGIC;
  signal mi_last_d1 : STD_LOGIC;
  signal mi_last_d1_i_1_n_0 : STD_LOGIC;
  signal mi_last_i_1_n_0 : STD_LOGIC;
  signal mi_state : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal s_awvalid_reg : STD_LOGIC;
  signal s_axi_awlen_ii : STD_LOGIC_VECTOR ( 0 to 0 );
  signal s_axi_awlock_ii : STD_LOGIC;
  signal si_register_slice_inst_n_0 : STD_LOGIC;
  signal si_register_slice_inst_n_103 : STD_LOGIC;
  signal si_register_slice_inst_n_104 : STD_LOGIC;
  signal si_register_slice_inst_n_105 : STD_LOGIC;
  signal si_register_slice_inst_n_109 : STD_LOGIC;
  signal si_register_slice_inst_n_110 : STD_LOGIC;
  signal si_register_slice_inst_n_111 : STD_LOGIC;
  signal si_register_slice_inst_n_112 : STD_LOGIC;
  signal si_register_slice_inst_n_113 : STD_LOGIC;
  signal si_register_slice_inst_n_114 : STD_LOGIC;
  signal si_register_slice_inst_n_115 : STD_LOGIC;
  signal si_register_slice_inst_n_116 : STD_LOGIC;
  signal si_register_slice_inst_n_117 : STD_LOGIC;
  signal si_register_slice_inst_n_118 : STD_LOGIC;
  signal si_register_slice_inst_n_119 : STD_LOGIC;
  signal si_register_slice_inst_n_120 : STD_LOGIC;
  signal si_register_slice_inst_n_121 : STD_LOGIC;
  signal si_register_slice_inst_n_122 : STD_LOGIC;
  signal si_register_slice_inst_n_123 : STD_LOGIC;
  signal si_register_slice_inst_n_124 : STD_LOGIC;
  signal si_register_slice_inst_n_3 : STD_LOGIC;
  signal si_register_slice_inst_n_68 : STD_LOGIC;
  signal si_register_slice_inst_n_69 : STD_LOGIC;
  signal si_register_slice_inst_n_81 : STD_LOGIC;
  signal si_register_slice_inst_n_82 : STD_LOGIC;
  signal si_register_slice_inst_n_83 : STD_LOGIC;
  signal si_register_slice_inst_n_84 : STD_LOGIC;
  signal si_register_slice_inst_n_85 : STD_LOGIC;
  signal si_register_slice_inst_n_86 : STD_LOGIC;
  signal si_register_slice_inst_n_87 : STD_LOGIC;
  signal si_register_slice_inst_n_88 : STD_LOGIC;
  signal si_register_slice_inst_n_89 : STD_LOGIC;
  signal si_register_slice_inst_n_90 : STD_LOGIC;
  signal si_register_slice_inst_n_91 : STD_LOGIC;
  signal si_register_slice_inst_n_92 : STD_LOGIC;
  signal si_register_slice_inst_n_93 : STD_LOGIC;
  signal si_register_slice_inst_n_94 : STD_LOGIC;
  signal si_register_slice_inst_n_95 : STD_LOGIC;
  signal si_register_slice_inst_n_96 : STD_LOGIC;
  signal si_state : STD_LOGIC_VECTOR ( 0 to 0 );
  signal si_wrap_be_next : STD_LOGIC_VECTOR ( 2 to 2 );
  signal sr_awaddr : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal sr_awburst : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal sr_awcache : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal sr_awprot : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal sr_awqos : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal sr_awregion : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal sr_awsize : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal sr_awvalid : STD_LOGIC;
begin
  M_AXI_WLAST_i_reg <= \^m_axi_wlast_i_reg\;
  M_AXI_WVALID_i_reg <= \^m_axi_wvalid_i_reg\;
  S_AXI_WREADY_i_reg <= \^s_axi_wready_i_reg\;
  m_axi_awvalid <= \^m_axi_awvalid\;
M_AXI_AWVALID_i_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"5FF40330"
    )
        port map (
      I0 => m_axi_awready,
      I1 => mi_state(1),
      I2 => mi_state(2),
      I3 => mi_state(0),
      I4 => \^m_axi_awvalid\,
      O => M_AXI_AWVALID_i_i_1_n_0
    );
M_AXI_WVALID_i_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"D802FE02FE02FE02"
    )
        port map (
      I0 => mi_state(1),
      I1 => mi_state(2),
      I2 => mi_state(0),
      I3 => \^m_axi_wvalid_i_reg\,
      I4 => m_axi_wready,
      I5 => \^m_axi_wlast_i_reg\,
      O => M_AXI_WVALID_i_i_1_n_0
    );
S_AXI_WREADY_i_i_2: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F20"
    )
        port map (
      I0 => \USE_WRITE.m_axi_awvalid_i\,
      I1 => si_state(0),
      I2 => S_AXI_WREADY_ns,
      I3 => \^s_axi_wready_i_reg\,
      O => S_AXI_WREADY_i_i_2_n_0
    );
\USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst\: entity work.design_1_auto_us_df_1_axi_dwidth_converter_v2_1_19_w_upsizer_pktfifo
     port map (
      D(7 downto 0) => M_AXI_AWLEN(7 downto 0),
      E(0) => mi_last_d1,
      \FSM_sequential_mi_state_reg[2]_0\ => \USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst_n_588\,
      \FSM_sequential_si_state_reg[0]_0\(0) => si_state(0),
      M_AXI_AWADDR(31 downto 0) => M_AXI_AWADDR(31 downto 0),
      M_AXI_AWVALID_i_reg_0 => M_AXI_AWVALID_i_i_1_n_0,
      M_AXI_WLAST_i_reg_0 => \^m_axi_wlast_i_reg\,
      M_AXI_WVALID_i_reg_0 => \^m_axi_wvalid_i_reg\,
      M_AXI_WVALID_i_reg_1 => \USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst_n_589\,
      M_AXI_WVALID_i_reg_2 => M_AXI_WVALID_i_i_1_n_0,
      Q(0) => \USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst_n_512\,
      SR(0) => \USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst_n_576\,
      S_AXI_WREADY_i_reg_0 => \^s_axi_wready_i_reg\,
      S_AXI_WREADY_i_reg_1 => S_AXI_WREADY_i_i_2_n_0,
      S_AXI_WREADY_ns => S_AXI_WREADY_ns,
      \USE_WRITE.m_axi_awready_i\ => \USE_WRITE.m_axi_awready_i\,
      \USE_WRITE.m_axi_awvalid_i\ => \USE_WRITE.m_axi_awvalid_i\,
      \USE_WRITE.wr_cmd_ready\ => \USE_WRITE.wr_cmd_ready\,
      aw_push => aw_push,
      dina(71 downto 0) => dina(71 downto 0),
      f_si_wrap_be_return(5 downto 2) => f_si_wrap_be_return(7 downto 4),
      f_si_wrap_be_return(1 downto 0) => f_si_wrap_be_return(1 downto 0),
      \goreg_dm.dout_i_reg[23]\(1 downto 0) => M_AXI_AWBURST(1 downto 0),
      \goreg_dm.dout_i_reg[26]\(2 downto 0) => M_AXI_AWSIZE(2 downto 0),
      \goreg_dm.dout_i_reg[34]\ => \USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst_n_596\,
      m_axi_awcache(3 downto 0) => m_axi_awcache(3 downto 0),
      m_axi_awlock(0) => m_axi_awlock(0),
      m_axi_awprot(2 downto 0) => m_axi_awprot(2 downto 0),
      m_axi_awqos(3 downto 0) => m_axi_awqos(3 downto 0),
      m_axi_awready => m_axi_awready,
      m_axi_awregion(3 downto 0) => m_axi_awregion(3 downto 0),
      m_axi_awvalid => \^m_axi_awvalid\,
      m_axi_wdata(511 downto 0) => m_axi_wdata(511 downto 0),
      m_axi_wready => m_axi_wready,
      m_axi_wstrb(63 downto 0) => m_axi_wstrb(63 downto 0),
      \m_payload_i_reg[36]\ => si_register_slice_inst_n_110,
      \m_payload_i_reg[61]\(48 downto 45) => sr_awregion(3 downto 0),
      \m_payload_i_reg[61]\(44 downto 41) => sr_awqos(3 downto 0),
      \m_payload_i_reg[61]\(40) => s_axi_awlock_ii,
      \m_payload_i_reg[61]\(39 downto 36) => sr_awcache(3 downto 0),
      \m_payload_i_reg[61]\(35 downto 34) => sr_awburst(1 downto 0),
      \m_payload_i_reg[61]\(33 downto 31) => sr_awsize(2 downto 0),
      \m_payload_i_reg[61]\(30 downto 28) => sr_awprot(2 downto 0),
      \m_payload_i_reg[61]\(27 downto 3) => sr_awaddr(31 downto 7),
      \m_payload_i_reg[61]\(2 downto 0) => sr_awaddr(5 downto 3),
      \m_payload_i_reg[67]\(23 downto 18) => f_mi_be_last_index_return(5 downto 0),
      \m_payload_i_reg[67]\(17 downto 13) => \USE_WRITE.m_axi_awlen_i\(7 downto 3),
      \m_payload_i_reg[67]\(12) => si_register_slice_inst_n_68,
      \m_payload_i_reg[67]\(11) => si_register_slice_inst_n_69,
      \m_payload_i_reg[67]\(10) => \USE_WRITE.m_axi_awlen_i\(0),
      \m_payload_i_reg[67]\(9 downto 8) => \USE_WRITE.m_axi_awburst_i\(1 downto 0),
      \m_payload_i_reg[67]\(7) => \USE_WRITE.m_axi_awsize_i\(0),
      \m_payload_i_reg[67]\(6 downto 0) => \USE_WRITE.m_axi_awaddr_i\(6 downto 0),
      m_valid_i_reg => si_register_slice_inst_n_0,
      mi_first => mi_first,
      mi_first_reg_0 => mi_first_i_1_n_0,
      mi_last => mi_last,
      mi_last_d1_reg_0 => \USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst_n_583\,
      mi_last_d1_reg_1 => mi_last_d1_i_1_n_0,
      mi_last_reg_0 => mi_last_i_1_n_0,
      mi_state(2 downto 0) => mi_state(2 downto 0),
      \mi_wcnt_reg[4]_0\ => \USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst_n_598\,
      next_valid_reg_0 => \USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst_n_597\,
      \out\ => \out\,
      s_awvalid_reg => s_awvalid_reg,
      s_axi_wlast => s_axi_wlast,
      s_axi_wlast_0 => \USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst_n_590\,
      s_axi_wvalid => s_axi_wvalid,
      s_ready_i_reg => si_register_slice_inst_n_3,
      \si_be_reg[0]_0\ => si_register_slice_inst_n_94,
      \si_be_reg[1]_0\ => si_register_slice_inst_n_91,
      \si_be_reg[2]_0\ => si_register_slice_inst_n_93,
      \si_be_reg[3]_0\ => si_register_slice_inst_n_90,
      \si_be_reg[4]_0\ => si_register_slice_inst_n_92,
      \si_be_reg[5]_0\ => si_register_slice_inst_n_89,
      \si_be_reg[6]_0\ => si_register_slice_inst_n_104,
      \si_be_reg[7]_0\ => si_register_slice_inst_n_105,
      \si_buf_reg[0]_0\ => m_valid_i_reg,
      \si_ptr_reg[0]_0\(0) => si_register_slice_inst_n_87,
      \si_wrap_be_next_reg[2]_0\(0) => si_wrap_be_next(2),
      \si_wrap_be_next_reg[2]_1\ => si_register_slice_inst_n_86,
      \si_wrap_cnt_reg[0]_0\ => si_register_slice_inst_n_88,
      \si_wrap_cnt_reg[1]_0\ => si_register_slice_inst_n_95,
      \si_wrap_cnt_reg[2]_0\ => si_register_slice_inst_n_96,
      \si_wrap_cnt_reg[3]_0\ => si_register_slice_inst_n_103,
      \si_wrap_word_next_reg[2]_0\(2 downto 0) => f_si_wrap_word_return(2 downto 0)
    );
\USE_WRITE.write_addr_inst\: entity work.design_1_auto_us_df_1_axi_dwidth_converter_v2_1_19_a_upsizer
     port map (
      CO(0) => cmd_packed_wrap_i1,
      DI(3) => si_register_slice_inst_n_81,
      DI(2) => si_register_slice_inst_n_82,
      DI(1) => si_register_slice_inst_n_83,
      DI(0) => si_register_slice_inst_n_84,
      \NO_CMD_QUEUE.cmd_cnt_reg[0]_0\ => \USE_WRITE.write_addr_inst_n_4\,
      \NO_CMD_QUEUE.cmd_cnt_reg[2]_0\ => si_register_slice_inst_n_109,
      Q(9) => s_axi_awlen_ii(0),
      Q(8 downto 7) => sr_awburst(1 downto 0),
      Q(6) => sr_awsize(0),
      Q(5 downto 0) => sr_awaddr(5 downto 0),
      S(3) => si_register_slice_inst_n_116,
      S(2) => si_register_slice_inst_n_117,
      S(1) => si_register_slice_inst_n_118,
      S(0) => si_register_slice_inst_n_119,
      SR(0) => \USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst_n_576\,
      \USE_WRITE.m_axi_awready_i\ => \USE_WRITE.m_axi_awready_i\,
      \USE_WRITE.m_axi_awvalid_i\ => \USE_WRITE.m_axi_awvalid_i\,
      \USE_WRITE.wr_cmd_ready\ => \USE_WRITE.wr_cmd_ready\,
      cmd_push_block => cmd_push_block,
      \m_payload_i_reg[3]\(3) => \USE_WRITE.write_addr_inst_n_5\,
      \m_payload_i_reg[3]\(2) => \USE_WRITE.write_addr_inst_n_6\,
      \m_payload_i_reg[3]\(1) => \USE_WRITE.write_addr_inst_n_7\,
      \m_payload_i_reg[3]\(0) => \USE_WRITE.write_addr_inst_n_8\,
      \m_payload_i_reg[44]_i_4\ => si_register_slice_inst_n_124,
      \m_payload_i_reg[44]_i_4_0\ => si_register_slice_inst_n_120,
      \m_payload_i_reg[44]_i_4_1\ => si_register_slice_inst_n_123,
      \m_payload_i_reg[44]_i_4_2\ => si_register_slice_inst_n_121,
      \m_payload_i_reg[44]_i_7\ => si_register_slice_inst_n_85,
      \m_payload_i_reg[44]_i_7_0\ => si_register_slice_inst_n_115,
      \m_payload_i_reg[44]_i_7_1\ => si_register_slice_inst_n_111,
      \m_payload_i_reg[44]_i_7_2\ => si_register_slice_inst_n_112,
      \m_payload_i_reg[44]_i_7_3\ => si_register_slice_inst_n_122,
      \m_payload_i_reg[44]_i_7_4\ => si_register_slice_inst_n_113,
      \m_payload_i_reg[44]_i_7_5\ => si_register_slice_inst_n_114,
      \m_payload_i_reg[5]\(1) => \USE_WRITE.write_addr_inst_n_9\,
      \m_payload_i_reg[5]\(0) => \USE_WRITE.write_addr_inst_n_10\,
      \out\ => \out\,
      s_ready_i_reg => \USE_WRITE.write_addr_inst_n_2\,
      s_ready_i_reg_0 => m_valid_i_reg,
      sr_awvalid => sr_awvalid
    );
mi_first_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B8FF"
    )
        port map (
      I0 => mi_first,
      I1 => \USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst_n_589\,
      I2 => mi_last,
      I3 => \USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst_n_588\,
      O => mi_first_i_1_n_0
    );
mi_last_d1_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => mi_last,
      I1 => mi_last_d1,
      I2 => \USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst_n_583\,
      O => mi_last_d1_i_1_n_0
    );
mi_last_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFAAF0F000CCF0F0"
    )
        port map (
      I0 => \USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst_n_597\,
      I1 => \USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst_n_598\,
      I2 => \USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst_n_596\,
      I3 => \USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst_n_589\,
      I4 => \USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst_n_588\,
      I5 => mi_last,
      O => mi_last_i_1_n_0
    );
si_register_slice_inst: entity work.\design_1_auto_us_df_1_axi_register_slice_v2_1_19_axi_register_slice__parameterized0\
     port map (
      CO(0) => cmd_packed_wrap_i1,
      D(60 downto 0) => D(60 downto 0),
      DI(3) => si_register_slice_inst_n_81,
      DI(2) => si_register_slice_inst_n_82,
      DI(1) => si_register_slice_inst_n_83,
      DI(0) => si_register_slice_inst_n_84,
      Q(52 downto 49) => sr_awregion(3 downto 0),
      Q(48 downto 45) => sr_awqos(3 downto 0),
      Q(44) => s_axi_awlock_ii,
      Q(43) => s_axi_awlen_ii(0),
      Q(42 downto 39) => sr_awcache(3 downto 0),
      Q(38 downto 37) => sr_awburst(1 downto 0),
      Q(36 downto 34) => sr_awsize(2 downto 0),
      Q(33 downto 31) => sr_awprot(2 downto 0),
      Q(30 downto 6) => sr_awaddr(31 downto 7),
      Q(5 downto 0) => sr_awaddr(5 downto 0),
      S(3) => si_register_slice_inst_n_116,
      S(2) => si_register_slice_inst_n_117,
      S(1) => si_register_slice_inst_n_118,
      S(0) => si_register_slice_inst_n_119,
      SR(0) => \USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst_n_576\,
      \USE_WRITE.m_axi_awready_i\ => \USE_WRITE.m_axi_awready_i\,
      \USE_WRITE.m_axi_awvalid_i\ => \USE_WRITE.m_axi_awvalid_i\,
      \USE_WRITE.wr_cmd_ready\ => \USE_WRITE.wr_cmd_ready\,
      \aresetn_d_reg[0]\ => si_register_slice_inst_n_3,
      \aresetn_d_reg[1]\ => si_register_slice_inst_n_0,
      aw_push => aw_push,
      cmd_push_block => cmd_push_block,
      f_si_wrap_be_return(5 downto 2) => f_si_wrap_be_return(7 downto 4),
      f_si_wrap_be_return(1 downto 0) => f_si_wrap_be_return(1 downto 0),
      \m_payload_i_reg[0]\ => si_register_slice_inst_n_92,
      \m_payload_i_reg[0]_0\ => si_register_slice_inst_n_93,
      \m_payload_i_reg[0]_1\ => si_register_slice_inst_n_94,
      \m_payload_i_reg[0]_2\ => si_register_slice_inst_n_105,
      \m_payload_i_reg[1]\ => si_register_slice_inst_n_88,
      \m_payload_i_reg[1]_0\ => si_register_slice_inst_n_104,
      \m_payload_i_reg[2]\ => si_register_slice_inst_n_89,
      \m_payload_i_reg[2]_0\ => si_register_slice_inst_n_91,
      \m_payload_i_reg[36]\ => si_register_slice_inst_n_90,
      \m_payload_i_reg[36]_0\ => si_register_slice_inst_n_95,
      \m_payload_i_reg[36]_1\ => si_register_slice_inst_n_123,
      \m_payload_i_reg[36]_2\ => si_register_slice_inst_n_124,
      \m_payload_i_reg[37]\ => si_register_slice_inst_n_111,
      \m_payload_i_reg[37]_0\ => si_register_slice_inst_n_122,
      \m_payload_i_reg[39]\ => si_register_slice_inst_n_85,
      \m_payload_i_reg[39]_0\ => si_register_slice_inst_n_115,
      \m_payload_i_reg[44]\ => si_register_slice_inst_n_112,
      \m_payload_i_reg[44]_0\ => si_register_slice_inst_n_114,
      \m_payload_i_reg[44]_1\(1) => \USE_WRITE.write_addr_inst_n_9\,
      \m_payload_i_reg[44]_1\(0) => \USE_WRITE.write_addr_inst_n_10\,
      \m_payload_i_reg[44]_i_4\(3) => \USE_WRITE.write_addr_inst_n_5\,
      \m_payload_i_reg[44]_i_4\(2) => \USE_WRITE.write_addr_inst_n_6\,
      \m_payload_i_reg[44]_i_4\(1) => \USE_WRITE.write_addr_inst_n_7\,
      \m_payload_i_reg[44]_i_4\(0) => \USE_WRITE.write_addr_inst_n_8\,
      \m_payload_i_reg[45]\ => si_register_slice_inst_n_120,
      \m_payload_i_reg[46]\ => si_register_slice_inst_n_110,
      \m_payload_i_reg[46]_0\ => si_register_slice_inst_n_113,
      \m_payload_i_reg[48]\ => si_register_slice_inst_n_121,
      \m_payload_i_reg[4]\ => si_register_slice_inst_n_96,
      \m_payload_i_reg[5]\(23 downto 18) => f_mi_be_last_index_return(5 downto 0),
      \m_payload_i_reg[5]\(17 downto 13) => \USE_WRITE.m_axi_awlen_i\(7 downto 3),
      \m_payload_i_reg[5]\(12) => si_register_slice_inst_n_68,
      \m_payload_i_reg[5]\(11) => si_register_slice_inst_n_69,
      \m_payload_i_reg[5]\(10) => \USE_WRITE.m_axi_awlen_i\(0),
      \m_payload_i_reg[5]\(9 downto 8) => \USE_WRITE.m_axi_awburst_i\(1 downto 0),
      \m_payload_i_reg[5]\(7) => \USE_WRITE.m_axi_awsize_i\(0),
      \m_payload_i_reg[5]\(6 downto 0) => \USE_WRITE.m_axi_awaddr_i\(6 downto 0),
      \m_payload_i_reg[5]_0\ => si_register_slice_inst_n_103,
      \m_payload_i_reg[5]_1\(2 downto 0) => f_si_wrap_word_return(2 downto 0),
      m_valid_i_reg => si_register_slice_inst_n_109,
      m_valid_i_reg_0 => m_valid_i_reg,
      m_valid_i_reg_1 => \USE_WRITE.write_addr_inst_n_4\,
      \out\ => \out\,
      s_awvalid_reg => s_awvalid_reg,
      s_axi_awready => s_axi_awready,
      s_axi_awvalid => s_axi_awvalid,
      s_ready_i_reg => \USE_WRITE.write_addr_inst_n_2\,
      \si_ptr_reg[0]\(0) => si_register_slice_inst_n_87,
      \si_ptr_reg[0]_0\ => \USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst_n_590\,
      \si_ptr_reg[0]_1\(0) => \USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst_n_512\,
      \si_wrap_be_next_reg[2]\ => si_register_slice_inst_n_86,
      \si_wrap_be_next_reg[2]_0\(0) => si_wrap_be_next(2),
      sr_awvalid => sr_awvalid
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_auto_us_df_1_axi_dwidth_converter_v2_1_19_top is
  port (
    s_axi_aclk : in STD_LOGIC;
    s_axi_aresetn : in STD_LOGIC;
    s_axi_awid : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_awaddr : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_awlen : in STD_LOGIC_VECTOR ( 7 downto 0 );
    s_axi_awsize : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_awburst : in STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_awlock : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_awcache : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_awprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_awregion : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_awqos : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_awvalid : in STD_LOGIC;
    s_axi_awready : out STD_LOGIC;
    s_axi_wdata : in STD_LOGIC_VECTOR ( 63 downto 0 );
    s_axi_wstrb : in STD_LOGIC_VECTOR ( 7 downto 0 );
    s_axi_wlast : in STD_LOGIC;
    s_axi_wvalid : in STD_LOGIC;
    s_axi_wready : out STD_LOGIC;
    s_axi_bid : out STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_bresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_bvalid : out STD_LOGIC;
    s_axi_bready : in STD_LOGIC;
    s_axi_arid : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_araddr : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_arlen : in STD_LOGIC_VECTOR ( 7 downto 0 );
    s_axi_arsize : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_arburst : in STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_arlock : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_arcache : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_arprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_arregion : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_arqos : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_arvalid : in STD_LOGIC;
    s_axi_arready : out STD_LOGIC;
    s_axi_rid : out STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_rdata : out STD_LOGIC_VECTOR ( 63 downto 0 );
    s_axi_rresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_rlast : out STD_LOGIC;
    s_axi_rvalid : out STD_LOGIC;
    s_axi_rready : in STD_LOGIC;
    m_axi_aclk : in STD_LOGIC;
    m_axi_aresetn : in STD_LOGIC;
    m_axi_awaddr : out STD_LOGIC_VECTOR ( 31 downto 0 );
    m_axi_awlen : out STD_LOGIC_VECTOR ( 7 downto 0 );
    m_axi_awsize : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_awburst : out STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_awlock : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_awcache : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_awprot : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_awregion : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_awqos : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_awvalid : out STD_LOGIC;
    m_axi_awready : in STD_LOGIC;
    m_axi_wdata : out STD_LOGIC_VECTOR ( 511 downto 0 );
    m_axi_wstrb : out STD_LOGIC_VECTOR ( 63 downto 0 );
    m_axi_wlast : out STD_LOGIC;
    m_axi_wvalid : out STD_LOGIC;
    m_axi_wready : in STD_LOGIC;
    m_axi_bresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_bvalid : in STD_LOGIC;
    m_axi_bready : out STD_LOGIC;
    m_axi_araddr : out STD_LOGIC_VECTOR ( 31 downto 0 );
    m_axi_arlen : out STD_LOGIC_VECTOR ( 7 downto 0 );
    m_axi_arsize : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_arburst : out STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_arlock : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_arcache : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_arprot : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_arregion : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_arqos : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_arvalid : out STD_LOGIC;
    m_axi_arready : in STD_LOGIC;
    m_axi_rdata : in STD_LOGIC_VECTOR ( 511 downto 0 );
    m_axi_rresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_rlast : in STD_LOGIC;
    m_axi_rvalid : in STD_LOGIC;
    m_axi_rready : out STD_LOGIC
  );
  attribute C_AXI_ADDR_WIDTH : integer;
  attribute C_AXI_ADDR_WIDTH of design_1_auto_us_df_1_axi_dwidth_converter_v2_1_19_top : entity is 32;
  attribute C_AXI_IS_ACLK_ASYNC : integer;
  attribute C_AXI_IS_ACLK_ASYNC of design_1_auto_us_df_1_axi_dwidth_converter_v2_1_19_top : entity is 0;
  attribute C_AXI_PROTOCOL : integer;
  attribute C_AXI_PROTOCOL of design_1_auto_us_df_1_axi_dwidth_converter_v2_1_19_top : entity is 0;
  attribute C_AXI_SUPPORTS_READ : integer;
  attribute C_AXI_SUPPORTS_READ of design_1_auto_us_df_1_axi_dwidth_converter_v2_1_19_top : entity is 0;
  attribute C_AXI_SUPPORTS_WRITE : integer;
  attribute C_AXI_SUPPORTS_WRITE of design_1_auto_us_df_1_axi_dwidth_converter_v2_1_19_top : entity is 1;
  attribute C_FAMILY : string;
  attribute C_FAMILY of design_1_auto_us_df_1_axi_dwidth_converter_v2_1_19_top : entity is "kintex7";
  attribute C_FIFO_MODE : integer;
  attribute C_FIFO_MODE of design_1_auto_us_df_1_axi_dwidth_converter_v2_1_19_top : entity is 1;
  attribute C_MAX_SPLIT_BEATS : integer;
  attribute C_MAX_SPLIT_BEATS of design_1_auto_us_df_1_axi_dwidth_converter_v2_1_19_top : entity is 16;
  attribute C_M_AXI_ACLK_RATIO : integer;
  attribute C_M_AXI_ACLK_RATIO of design_1_auto_us_df_1_axi_dwidth_converter_v2_1_19_top : entity is 2;
  attribute C_M_AXI_BYTES_LOG : integer;
  attribute C_M_AXI_BYTES_LOG of design_1_auto_us_df_1_axi_dwidth_converter_v2_1_19_top : entity is 6;
  attribute C_M_AXI_DATA_WIDTH : integer;
  attribute C_M_AXI_DATA_WIDTH of design_1_auto_us_df_1_axi_dwidth_converter_v2_1_19_top : entity is 512;
  attribute C_PACKING_LEVEL : integer;
  attribute C_PACKING_LEVEL of design_1_auto_us_df_1_axi_dwidth_converter_v2_1_19_top : entity is 1;
  attribute C_RATIO : integer;
  attribute C_RATIO of design_1_auto_us_df_1_axi_dwidth_converter_v2_1_19_top : entity is 0;
  attribute C_RATIO_LOG : integer;
  attribute C_RATIO_LOG of design_1_auto_us_df_1_axi_dwidth_converter_v2_1_19_top : entity is 0;
  attribute C_SUPPORTS_ID : integer;
  attribute C_SUPPORTS_ID of design_1_auto_us_df_1_axi_dwidth_converter_v2_1_19_top : entity is 0;
  attribute C_SYNCHRONIZER_STAGE : integer;
  attribute C_SYNCHRONIZER_STAGE of design_1_auto_us_df_1_axi_dwidth_converter_v2_1_19_top : entity is 3;
  attribute C_S_AXI_ACLK_RATIO : integer;
  attribute C_S_AXI_ACLK_RATIO of design_1_auto_us_df_1_axi_dwidth_converter_v2_1_19_top : entity is 1;
  attribute C_S_AXI_BYTES_LOG : integer;
  attribute C_S_AXI_BYTES_LOG of design_1_auto_us_df_1_axi_dwidth_converter_v2_1_19_top : entity is 3;
  attribute C_S_AXI_DATA_WIDTH : integer;
  attribute C_S_AXI_DATA_WIDTH of design_1_auto_us_df_1_axi_dwidth_converter_v2_1_19_top : entity is 64;
  attribute C_S_AXI_ID_WIDTH : integer;
  attribute C_S_AXI_ID_WIDTH of design_1_auto_us_df_1_axi_dwidth_converter_v2_1_19_top : entity is 1;
  attribute DowngradeIPIdentifiedWarnings : string;
  attribute DowngradeIPIdentifiedWarnings of design_1_auto_us_df_1_axi_dwidth_converter_v2_1_19_top : entity is "yes";
  attribute P_AXI3 : integer;
  attribute P_AXI3 of design_1_auto_us_df_1_axi_dwidth_converter_v2_1_19_top : entity is 1;
  attribute P_AXI4 : integer;
  attribute P_AXI4 of design_1_auto_us_df_1_axi_dwidth_converter_v2_1_19_top : entity is 0;
  attribute P_AXILITE : integer;
  attribute P_AXILITE of design_1_auto_us_df_1_axi_dwidth_converter_v2_1_19_top : entity is 2;
  attribute P_CONVERSION : integer;
  attribute P_CONVERSION of design_1_auto_us_df_1_axi_dwidth_converter_v2_1_19_top : entity is 2;
  attribute P_MAX_SPLIT_BEATS : integer;
  attribute P_MAX_SPLIT_BEATS of design_1_auto_us_df_1_axi_dwidth_converter_v2_1_19_top : entity is 16;
end design_1_auto_us_df_1_axi_dwidth_converter_v2_1_19_top;

architecture STRUCTURE of design_1_auto_us_df_1_axi_dwidth_converter_v2_1_19_top is
  signal \<const0>\ : STD_LOGIC;
  signal \^m_axi_bresp\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \^m_axi_bvalid\ : STD_LOGIC;
  signal \^s_axi_bready\ : STD_LOGIC;
  attribute keep : string;
  attribute keep of m_axi_aclk : signal is "true";
  attribute keep of m_axi_aresetn : signal is "true";
  attribute keep of s_axi_aclk : signal is "true";
  attribute keep of s_axi_aresetn : signal is "true";
begin
  \^m_axi_bresp\(1 downto 0) <= m_axi_bresp(1 downto 0);
  \^m_axi_bvalid\ <= m_axi_bvalid;
  \^s_axi_bready\ <= s_axi_bready;
  m_axi_araddr(31) <= \<const0>\;
  m_axi_araddr(30) <= \<const0>\;
  m_axi_araddr(29) <= \<const0>\;
  m_axi_araddr(28) <= \<const0>\;
  m_axi_araddr(27) <= \<const0>\;
  m_axi_araddr(26) <= \<const0>\;
  m_axi_araddr(25) <= \<const0>\;
  m_axi_araddr(24) <= \<const0>\;
  m_axi_araddr(23) <= \<const0>\;
  m_axi_araddr(22) <= \<const0>\;
  m_axi_araddr(21) <= \<const0>\;
  m_axi_araddr(20) <= \<const0>\;
  m_axi_araddr(19) <= \<const0>\;
  m_axi_araddr(18) <= \<const0>\;
  m_axi_araddr(17) <= \<const0>\;
  m_axi_araddr(16) <= \<const0>\;
  m_axi_araddr(15) <= \<const0>\;
  m_axi_araddr(14) <= \<const0>\;
  m_axi_araddr(13) <= \<const0>\;
  m_axi_araddr(12) <= \<const0>\;
  m_axi_araddr(11) <= \<const0>\;
  m_axi_araddr(10) <= \<const0>\;
  m_axi_araddr(9) <= \<const0>\;
  m_axi_araddr(8) <= \<const0>\;
  m_axi_araddr(7) <= \<const0>\;
  m_axi_araddr(6) <= \<const0>\;
  m_axi_araddr(5) <= \<const0>\;
  m_axi_araddr(4) <= \<const0>\;
  m_axi_araddr(3) <= \<const0>\;
  m_axi_araddr(2) <= \<const0>\;
  m_axi_araddr(1) <= \<const0>\;
  m_axi_araddr(0) <= \<const0>\;
  m_axi_arburst(1) <= \<const0>\;
  m_axi_arburst(0) <= \<const0>\;
  m_axi_arcache(3) <= \<const0>\;
  m_axi_arcache(2) <= \<const0>\;
  m_axi_arcache(1) <= \<const0>\;
  m_axi_arcache(0) <= \<const0>\;
  m_axi_arlen(7) <= \<const0>\;
  m_axi_arlen(6) <= \<const0>\;
  m_axi_arlen(5) <= \<const0>\;
  m_axi_arlen(4) <= \<const0>\;
  m_axi_arlen(3) <= \<const0>\;
  m_axi_arlen(2) <= \<const0>\;
  m_axi_arlen(1) <= \<const0>\;
  m_axi_arlen(0) <= \<const0>\;
  m_axi_arlock(0) <= \<const0>\;
  m_axi_arprot(2) <= \<const0>\;
  m_axi_arprot(1) <= \<const0>\;
  m_axi_arprot(0) <= \<const0>\;
  m_axi_arqos(3) <= \<const0>\;
  m_axi_arqos(2) <= \<const0>\;
  m_axi_arqos(1) <= \<const0>\;
  m_axi_arqos(0) <= \<const0>\;
  m_axi_arregion(3) <= \<const0>\;
  m_axi_arregion(2) <= \<const0>\;
  m_axi_arregion(1) <= \<const0>\;
  m_axi_arregion(0) <= \<const0>\;
  m_axi_arsize(2) <= \<const0>\;
  m_axi_arsize(1) <= \<const0>\;
  m_axi_arsize(0) <= \<const0>\;
  m_axi_arvalid <= \<const0>\;
  m_axi_bready <= \^s_axi_bready\;
  m_axi_rready <= \<const0>\;
  s_axi_arready <= \<const0>\;
  s_axi_bid(0) <= \<const0>\;
  s_axi_bresp(1 downto 0) <= \^m_axi_bresp\(1 downto 0);
  s_axi_bvalid <= \^m_axi_bvalid\;
  s_axi_rdata(63) <= \<const0>\;
  s_axi_rdata(62) <= \<const0>\;
  s_axi_rdata(61) <= \<const0>\;
  s_axi_rdata(60) <= \<const0>\;
  s_axi_rdata(59) <= \<const0>\;
  s_axi_rdata(58) <= \<const0>\;
  s_axi_rdata(57) <= \<const0>\;
  s_axi_rdata(56) <= \<const0>\;
  s_axi_rdata(55) <= \<const0>\;
  s_axi_rdata(54) <= \<const0>\;
  s_axi_rdata(53) <= \<const0>\;
  s_axi_rdata(52) <= \<const0>\;
  s_axi_rdata(51) <= \<const0>\;
  s_axi_rdata(50) <= \<const0>\;
  s_axi_rdata(49) <= \<const0>\;
  s_axi_rdata(48) <= \<const0>\;
  s_axi_rdata(47) <= \<const0>\;
  s_axi_rdata(46) <= \<const0>\;
  s_axi_rdata(45) <= \<const0>\;
  s_axi_rdata(44) <= \<const0>\;
  s_axi_rdata(43) <= \<const0>\;
  s_axi_rdata(42) <= \<const0>\;
  s_axi_rdata(41) <= \<const0>\;
  s_axi_rdata(40) <= \<const0>\;
  s_axi_rdata(39) <= \<const0>\;
  s_axi_rdata(38) <= \<const0>\;
  s_axi_rdata(37) <= \<const0>\;
  s_axi_rdata(36) <= \<const0>\;
  s_axi_rdata(35) <= \<const0>\;
  s_axi_rdata(34) <= \<const0>\;
  s_axi_rdata(33) <= \<const0>\;
  s_axi_rdata(32) <= \<const0>\;
  s_axi_rdata(31) <= \<const0>\;
  s_axi_rdata(30) <= \<const0>\;
  s_axi_rdata(29) <= \<const0>\;
  s_axi_rdata(28) <= \<const0>\;
  s_axi_rdata(27) <= \<const0>\;
  s_axi_rdata(26) <= \<const0>\;
  s_axi_rdata(25) <= \<const0>\;
  s_axi_rdata(24) <= \<const0>\;
  s_axi_rdata(23) <= \<const0>\;
  s_axi_rdata(22) <= \<const0>\;
  s_axi_rdata(21) <= \<const0>\;
  s_axi_rdata(20) <= \<const0>\;
  s_axi_rdata(19) <= \<const0>\;
  s_axi_rdata(18) <= \<const0>\;
  s_axi_rdata(17) <= \<const0>\;
  s_axi_rdata(16) <= \<const0>\;
  s_axi_rdata(15) <= \<const0>\;
  s_axi_rdata(14) <= \<const0>\;
  s_axi_rdata(13) <= \<const0>\;
  s_axi_rdata(12) <= \<const0>\;
  s_axi_rdata(11) <= \<const0>\;
  s_axi_rdata(10) <= \<const0>\;
  s_axi_rdata(9) <= \<const0>\;
  s_axi_rdata(8) <= \<const0>\;
  s_axi_rdata(7) <= \<const0>\;
  s_axi_rdata(6) <= \<const0>\;
  s_axi_rdata(5) <= \<const0>\;
  s_axi_rdata(4) <= \<const0>\;
  s_axi_rdata(3) <= \<const0>\;
  s_axi_rdata(2) <= \<const0>\;
  s_axi_rdata(1) <= \<const0>\;
  s_axi_rdata(0) <= \<const0>\;
  s_axi_rid(0) <= \<const0>\;
  s_axi_rlast <= \<const0>\;
  s_axi_rresp(1) <= \<const0>\;
  s_axi_rresp(0) <= \<const0>\;
  s_axi_rvalid <= \<const0>\;
GND: unisim.vcomponents.GND
     port map (
      G => \<const0>\
    );
\gen_upsizer.gen_full_upsizer.axi_upsizer_inst\: entity work.design_1_auto_us_df_1_axi_dwidth_converter_v2_1_19_axi_upsizer
     port map (
      D(60 downto 57) => s_axi_awregion(3 downto 0),
      D(56 downto 53) => s_axi_awqos(3 downto 0),
      D(52) => s_axi_awlock(0),
      D(51 downto 44) => s_axi_awlen(7 downto 0),
      D(43 downto 40) => s_axi_awcache(3 downto 0),
      D(39 downto 38) => s_axi_awburst(1 downto 0),
      D(37 downto 35) => s_axi_awsize(2 downto 0),
      D(34 downto 32) => s_axi_awprot(2 downto 0),
      D(31 downto 0) => s_axi_awaddr(31 downto 0),
      M_AXI_AWADDR(31 downto 0) => m_axi_awaddr(31 downto 0),
      M_AXI_AWBURST(1 downto 0) => m_axi_awburst(1 downto 0),
      M_AXI_AWLEN(7 downto 0) => m_axi_awlen(7 downto 0),
      M_AXI_AWSIZE(2 downto 0) => m_axi_awsize(2 downto 0),
      M_AXI_WLAST_i_reg => m_axi_wlast,
      M_AXI_WVALID_i_reg => m_axi_wvalid,
      S_AXI_WREADY_i_reg => s_axi_wready,
      dina(71) => s_axi_wstrb(7),
      dina(70 downto 63) => s_axi_wdata(63 downto 56),
      dina(62) => s_axi_wstrb(6),
      dina(61 downto 54) => s_axi_wdata(55 downto 48),
      dina(53) => s_axi_wstrb(5),
      dina(52 downto 45) => s_axi_wdata(47 downto 40),
      dina(44) => s_axi_wstrb(4),
      dina(43 downto 36) => s_axi_wdata(39 downto 32),
      dina(35) => s_axi_wstrb(3),
      dina(34 downto 27) => s_axi_wdata(31 downto 24),
      dina(26) => s_axi_wstrb(2),
      dina(25 downto 18) => s_axi_wdata(23 downto 16),
      dina(17) => s_axi_wstrb(1),
      dina(16 downto 9) => s_axi_wdata(15 downto 8),
      dina(8) => s_axi_wstrb(0),
      dina(7 downto 0) => s_axi_wdata(7 downto 0),
      m_axi_awcache(3 downto 0) => m_axi_awcache(3 downto 0),
      m_axi_awlock(0) => m_axi_awlock(0),
      m_axi_awprot(2 downto 0) => m_axi_awprot(2 downto 0),
      m_axi_awqos(3 downto 0) => m_axi_awqos(3 downto 0),
      m_axi_awready => m_axi_awready,
      m_axi_awregion(3 downto 0) => m_axi_awregion(3 downto 0),
      m_axi_awvalid => m_axi_awvalid,
      m_axi_wdata(511 downto 0) => m_axi_wdata(511 downto 0),
      m_axi_wready => m_axi_wready,
      m_axi_wstrb(63 downto 0) => m_axi_wstrb(63 downto 0),
      m_valid_i_reg => s_axi_aresetn,
      \out\ => s_axi_aclk,
      s_axi_awready => s_axi_awready,
      s_axi_awvalid => s_axi_awvalid,
      s_axi_wlast => s_axi_wlast,
      s_axi_wvalid => s_axi_wvalid
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_auto_us_df_1 is
  port (
    s_axi_aclk : in STD_LOGIC;
    s_axi_aresetn : in STD_LOGIC;
    s_axi_awaddr : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_awlen : in STD_LOGIC_VECTOR ( 7 downto 0 );
    s_axi_awsize : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_awburst : in STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_awlock : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_awcache : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_awprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_awregion : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_awqos : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_awvalid : in STD_LOGIC;
    s_axi_awready : out STD_LOGIC;
    s_axi_wdata : in STD_LOGIC_VECTOR ( 63 downto 0 );
    s_axi_wstrb : in STD_LOGIC_VECTOR ( 7 downto 0 );
    s_axi_wlast : in STD_LOGIC;
    s_axi_wvalid : in STD_LOGIC;
    s_axi_wready : out STD_LOGIC;
    s_axi_bresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_bvalid : out STD_LOGIC;
    s_axi_bready : in STD_LOGIC;
    m_axi_awaddr : out STD_LOGIC_VECTOR ( 31 downto 0 );
    m_axi_awlen : out STD_LOGIC_VECTOR ( 7 downto 0 );
    m_axi_awsize : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_awburst : out STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_awlock : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_awcache : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_awprot : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_awregion : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_awqos : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_awvalid : out STD_LOGIC;
    m_axi_awready : in STD_LOGIC;
    m_axi_wdata : out STD_LOGIC_VECTOR ( 511 downto 0 );
    m_axi_wstrb : out STD_LOGIC_VECTOR ( 63 downto 0 );
    m_axi_wlast : out STD_LOGIC;
    m_axi_wvalid : out STD_LOGIC;
    m_axi_wready : in STD_LOGIC;
    m_axi_bresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_bvalid : in STD_LOGIC;
    m_axi_bready : out STD_LOGIC
  );
  attribute NotValidForBitStream : boolean;
  attribute NotValidForBitStream of design_1_auto_us_df_1 : entity is true;
  attribute CHECK_LICENSE_TYPE : string;
  attribute CHECK_LICENSE_TYPE of design_1_auto_us_df_1 : entity is "design_1_auto_us_df_1,axi_dwidth_converter_v2_1_19_top,{}";
  attribute DowngradeIPIdentifiedWarnings : string;
  attribute DowngradeIPIdentifiedWarnings of design_1_auto_us_df_1 : entity is "yes";
  attribute X_CORE_INFO : string;
  attribute X_CORE_INFO of design_1_auto_us_df_1 : entity is "axi_dwidth_converter_v2_1_19_top,Vivado 2019.1";
end design_1_auto_us_df_1;

architecture STRUCTURE of design_1_auto_us_df_1 is
  signal NLW_inst_m_axi_arvalid_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_m_axi_rready_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_s_axi_arready_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_s_axi_rlast_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_s_axi_rvalid_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_m_axi_araddr_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_inst_m_axi_arburst_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_inst_m_axi_arcache_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_inst_m_axi_arlen_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_inst_m_axi_arlock_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_m_axi_arprot_UNCONNECTED : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal NLW_inst_m_axi_arqos_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_inst_m_axi_arregion_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_inst_m_axi_arsize_UNCONNECTED : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal NLW_inst_s_axi_bid_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_s_axi_rdata_UNCONNECTED : STD_LOGIC_VECTOR ( 63 downto 0 );
  signal NLW_inst_s_axi_rid_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_s_axi_rresp_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute C_AXI_ADDR_WIDTH : integer;
  attribute C_AXI_ADDR_WIDTH of inst : label is 32;
  attribute C_AXI_IS_ACLK_ASYNC : integer;
  attribute C_AXI_IS_ACLK_ASYNC of inst : label is 0;
  attribute C_AXI_PROTOCOL : integer;
  attribute C_AXI_PROTOCOL of inst : label is 0;
  attribute C_AXI_SUPPORTS_READ : integer;
  attribute C_AXI_SUPPORTS_READ of inst : label is 0;
  attribute C_AXI_SUPPORTS_WRITE : integer;
  attribute C_AXI_SUPPORTS_WRITE of inst : label is 1;
  attribute C_FAMILY : string;
  attribute C_FAMILY of inst : label is "kintex7";
  attribute C_FIFO_MODE : integer;
  attribute C_FIFO_MODE of inst : label is 1;
  attribute C_MAX_SPLIT_BEATS : integer;
  attribute C_MAX_SPLIT_BEATS of inst : label is 16;
  attribute C_M_AXI_ACLK_RATIO : integer;
  attribute C_M_AXI_ACLK_RATIO of inst : label is 2;
  attribute C_M_AXI_BYTES_LOG : integer;
  attribute C_M_AXI_BYTES_LOG of inst : label is 6;
  attribute C_M_AXI_DATA_WIDTH : integer;
  attribute C_M_AXI_DATA_WIDTH of inst : label is 512;
  attribute C_PACKING_LEVEL : integer;
  attribute C_PACKING_LEVEL of inst : label is 1;
  attribute C_RATIO : integer;
  attribute C_RATIO of inst : label is 0;
  attribute C_RATIO_LOG : integer;
  attribute C_RATIO_LOG of inst : label is 0;
  attribute C_SUPPORTS_ID : integer;
  attribute C_SUPPORTS_ID of inst : label is 0;
  attribute C_SYNCHRONIZER_STAGE : integer;
  attribute C_SYNCHRONIZER_STAGE of inst : label is 3;
  attribute C_S_AXI_ACLK_RATIO : integer;
  attribute C_S_AXI_ACLK_RATIO of inst : label is 1;
  attribute C_S_AXI_BYTES_LOG : integer;
  attribute C_S_AXI_BYTES_LOG of inst : label is 3;
  attribute C_S_AXI_DATA_WIDTH : integer;
  attribute C_S_AXI_DATA_WIDTH of inst : label is 64;
  attribute C_S_AXI_ID_WIDTH : integer;
  attribute C_S_AXI_ID_WIDTH of inst : label is 1;
  attribute P_AXI3 : integer;
  attribute P_AXI3 of inst : label is 1;
  attribute P_AXI4 : integer;
  attribute P_AXI4 of inst : label is 0;
  attribute P_AXILITE : integer;
  attribute P_AXILITE of inst : label is 2;
  attribute P_CONVERSION : integer;
  attribute P_CONVERSION of inst : label is 2;
  attribute P_MAX_SPLIT_BEATS : integer;
  attribute P_MAX_SPLIT_BEATS of inst : label is 16;
  attribute downgradeipidentifiedwarnings of inst : label is "yes";
  attribute X_INTERFACE_INFO : string;
  attribute X_INTERFACE_INFO of m_axi_awready : signal is "xilinx.com:interface:aximm:1.0 M_AXI AWREADY";
  attribute X_INTERFACE_INFO of m_axi_awvalid : signal is "xilinx.com:interface:aximm:1.0 M_AXI AWVALID";
  attribute X_INTERFACE_INFO of m_axi_bready : signal is "xilinx.com:interface:aximm:1.0 M_AXI BREADY";
  attribute X_INTERFACE_PARAMETER : string;
  attribute X_INTERFACE_PARAMETER of m_axi_bready : signal is "XIL_INTERFACENAME M_AXI, DATA_WIDTH 512, PROTOCOL AXI4, FREQ_HZ 200000000, ID_WIDTH 0, ADDR_WIDTH 32, AWUSER_WIDTH 0, ARUSER_WIDTH 0, WUSER_WIDTH 0, RUSER_WIDTH 0, BUSER_WIDTH 0, READ_WRITE_MODE WRITE_ONLY, HAS_BURST 0, HAS_LOCK 0, HAS_PROT 0, HAS_CACHE 0, HAS_QOS 0, HAS_REGION 0, HAS_WSTRB 1, HAS_BRESP 1, HAS_RRESP 0, SUPPORTS_NARROW_BURST 0, NUM_READ_OUTSTANDING 2, NUM_WRITE_OUTSTANDING 2, MAX_BURST_LENGTH 1, PHASE 0.0, CLK_DOMAIN /clk_wiz_1_clk_out1, NUM_READ_THREADS 1, NUM_WRITE_THREADS 1, RUSER_BITS_PER_BYTE 0, WUSER_BITS_PER_BYTE 0, INSERT_VIP 0";
  attribute X_INTERFACE_INFO of m_axi_bvalid : signal is "xilinx.com:interface:aximm:1.0 M_AXI BVALID";
  attribute X_INTERFACE_INFO of m_axi_wlast : signal is "xilinx.com:interface:aximm:1.0 M_AXI WLAST";
  attribute X_INTERFACE_INFO of m_axi_wready : signal is "xilinx.com:interface:aximm:1.0 M_AXI WREADY";
  attribute X_INTERFACE_INFO of m_axi_wvalid : signal is "xilinx.com:interface:aximm:1.0 M_AXI WVALID";
  attribute X_INTERFACE_INFO of s_axi_aclk : signal is "xilinx.com:signal:clock:1.0 SI_CLK CLK";
  attribute X_INTERFACE_PARAMETER of s_axi_aclk : signal is "XIL_INTERFACENAME SI_CLK, FREQ_HZ 200000000, PHASE 0.0, CLK_DOMAIN /clk_wiz_1_clk_out1, ASSOCIATED_BUSIF S_AXI:M_AXI, ASSOCIATED_RESET S_AXI_ARESETN, INSERT_VIP 0";
  attribute X_INTERFACE_INFO of s_axi_aresetn : signal is "xilinx.com:signal:reset:1.0 SI_RST RST";
  attribute X_INTERFACE_PARAMETER of s_axi_aresetn : signal is "XIL_INTERFACENAME SI_RST, POLARITY ACTIVE_LOW, INSERT_VIP 0, TYPE INTERCONNECT";
  attribute X_INTERFACE_INFO of s_axi_awready : signal is "xilinx.com:interface:aximm:1.0 S_AXI AWREADY";
  attribute X_INTERFACE_INFO of s_axi_awvalid : signal is "xilinx.com:interface:aximm:1.0 S_AXI AWVALID";
  attribute X_INTERFACE_INFO of s_axi_bready : signal is "xilinx.com:interface:aximm:1.0 S_AXI BREADY";
  attribute X_INTERFACE_PARAMETER of s_axi_bready : signal is "XIL_INTERFACENAME S_AXI, DATA_WIDTH 64, PROTOCOL AXI4, FREQ_HZ 200000000, ID_WIDTH 0, ADDR_WIDTH 32, AWUSER_WIDTH 0, ARUSER_WIDTH 0, WUSER_WIDTH 0, RUSER_WIDTH 0, BUSER_WIDTH 0, READ_WRITE_MODE WRITE_ONLY, HAS_BURST 0, HAS_LOCK 0, HAS_PROT 0, HAS_CACHE 0, HAS_QOS 0, HAS_REGION 0, HAS_WSTRB 1, HAS_BRESP 1, HAS_RRESP 0, SUPPORTS_NARROW_BURST 0, NUM_READ_OUTSTANDING 2, NUM_WRITE_OUTSTANDING 2, MAX_BURST_LENGTH 8, PHASE 0.0, CLK_DOMAIN /clk_wiz_1_clk_out1, NUM_READ_THREADS 1, NUM_WRITE_THREADS 1, RUSER_BITS_PER_BYTE 0, WUSER_BITS_PER_BYTE 0, INSERT_VIP 0";
  attribute X_INTERFACE_INFO of s_axi_bvalid : signal is "xilinx.com:interface:aximm:1.0 S_AXI BVALID";
  attribute X_INTERFACE_INFO of s_axi_wlast : signal is "xilinx.com:interface:aximm:1.0 S_AXI WLAST";
  attribute X_INTERFACE_INFO of s_axi_wready : signal is "xilinx.com:interface:aximm:1.0 S_AXI WREADY";
  attribute X_INTERFACE_INFO of s_axi_wvalid : signal is "xilinx.com:interface:aximm:1.0 S_AXI WVALID";
  attribute X_INTERFACE_INFO of m_axi_awaddr : signal is "xilinx.com:interface:aximm:1.0 M_AXI AWADDR";
  attribute X_INTERFACE_INFO of m_axi_awburst : signal is "xilinx.com:interface:aximm:1.0 M_AXI AWBURST";
  attribute X_INTERFACE_INFO of m_axi_awcache : signal is "xilinx.com:interface:aximm:1.0 M_AXI AWCACHE";
  attribute X_INTERFACE_INFO of m_axi_awlen : signal is "xilinx.com:interface:aximm:1.0 M_AXI AWLEN";
  attribute X_INTERFACE_INFO of m_axi_awlock : signal is "xilinx.com:interface:aximm:1.0 M_AXI AWLOCK";
  attribute X_INTERFACE_INFO of m_axi_awprot : signal is "xilinx.com:interface:aximm:1.0 M_AXI AWPROT";
  attribute X_INTERFACE_INFO of m_axi_awqos : signal is "xilinx.com:interface:aximm:1.0 M_AXI AWQOS";
  attribute X_INTERFACE_INFO of m_axi_awregion : signal is "xilinx.com:interface:aximm:1.0 M_AXI AWREGION";
  attribute X_INTERFACE_INFO of m_axi_awsize : signal is "xilinx.com:interface:aximm:1.0 M_AXI AWSIZE";
  attribute X_INTERFACE_INFO of m_axi_bresp : signal is "xilinx.com:interface:aximm:1.0 M_AXI BRESP";
  attribute X_INTERFACE_INFO of m_axi_wdata : signal is "xilinx.com:interface:aximm:1.0 M_AXI WDATA";
  attribute X_INTERFACE_INFO of m_axi_wstrb : signal is "xilinx.com:interface:aximm:1.0 M_AXI WSTRB";
  attribute X_INTERFACE_INFO of s_axi_awaddr : signal is "xilinx.com:interface:aximm:1.0 S_AXI AWADDR";
  attribute X_INTERFACE_INFO of s_axi_awburst : signal is "xilinx.com:interface:aximm:1.0 S_AXI AWBURST";
  attribute X_INTERFACE_INFO of s_axi_awcache : signal is "xilinx.com:interface:aximm:1.0 S_AXI AWCACHE";
  attribute X_INTERFACE_INFO of s_axi_awlen : signal is "xilinx.com:interface:aximm:1.0 S_AXI AWLEN";
  attribute X_INTERFACE_INFO of s_axi_awlock : signal is "xilinx.com:interface:aximm:1.0 S_AXI AWLOCK";
  attribute X_INTERFACE_INFO of s_axi_awprot : signal is "xilinx.com:interface:aximm:1.0 S_AXI AWPROT";
  attribute X_INTERFACE_INFO of s_axi_awqos : signal is "xilinx.com:interface:aximm:1.0 S_AXI AWQOS";
  attribute X_INTERFACE_INFO of s_axi_awregion : signal is "xilinx.com:interface:aximm:1.0 S_AXI AWREGION";
  attribute X_INTERFACE_INFO of s_axi_awsize : signal is "xilinx.com:interface:aximm:1.0 S_AXI AWSIZE";
  attribute X_INTERFACE_INFO of s_axi_bresp : signal is "xilinx.com:interface:aximm:1.0 S_AXI BRESP";
  attribute X_INTERFACE_INFO of s_axi_wdata : signal is "xilinx.com:interface:aximm:1.0 S_AXI WDATA";
  attribute X_INTERFACE_INFO of s_axi_wstrb : signal is "xilinx.com:interface:aximm:1.0 S_AXI WSTRB";
begin
inst: entity work.design_1_auto_us_df_1_axi_dwidth_converter_v2_1_19_top
     port map (
      m_axi_aclk => '0',
      m_axi_araddr(31 downto 0) => NLW_inst_m_axi_araddr_UNCONNECTED(31 downto 0),
      m_axi_arburst(1 downto 0) => NLW_inst_m_axi_arburst_UNCONNECTED(1 downto 0),
      m_axi_arcache(3 downto 0) => NLW_inst_m_axi_arcache_UNCONNECTED(3 downto 0),
      m_axi_aresetn => '0',
      m_axi_arlen(7 downto 0) => NLW_inst_m_axi_arlen_UNCONNECTED(7 downto 0),
      m_axi_arlock(0) => NLW_inst_m_axi_arlock_UNCONNECTED(0),
      m_axi_arprot(2 downto 0) => NLW_inst_m_axi_arprot_UNCONNECTED(2 downto 0),
      m_axi_arqos(3 downto 0) => NLW_inst_m_axi_arqos_UNCONNECTED(3 downto 0),
      m_axi_arready => '0',
      m_axi_arregion(3 downto 0) => NLW_inst_m_axi_arregion_UNCONNECTED(3 downto 0),
      m_axi_arsize(2 downto 0) => NLW_inst_m_axi_arsize_UNCONNECTED(2 downto 0),
      m_axi_arvalid => NLW_inst_m_axi_arvalid_UNCONNECTED,
      m_axi_awaddr(31 downto 0) => m_axi_awaddr(31 downto 0),
      m_axi_awburst(1 downto 0) => m_axi_awburst(1 downto 0),
      m_axi_awcache(3 downto 0) => m_axi_awcache(3 downto 0),
      m_axi_awlen(7 downto 0) => m_axi_awlen(7 downto 0),
      m_axi_awlock(0) => m_axi_awlock(0),
      m_axi_awprot(2 downto 0) => m_axi_awprot(2 downto 0),
      m_axi_awqos(3 downto 0) => m_axi_awqos(3 downto 0),
      m_axi_awready => m_axi_awready,
      m_axi_awregion(3 downto 0) => m_axi_awregion(3 downto 0),
      m_axi_awsize(2 downto 0) => m_axi_awsize(2 downto 0),
      m_axi_awvalid => m_axi_awvalid,
      m_axi_bready => m_axi_bready,
      m_axi_bresp(1 downto 0) => m_axi_bresp(1 downto 0),
      m_axi_bvalid => m_axi_bvalid,
      m_axi_rdata(511 downto 0) => B"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
      m_axi_rlast => '1',
      m_axi_rready => NLW_inst_m_axi_rready_UNCONNECTED,
      m_axi_rresp(1 downto 0) => B"00",
      m_axi_rvalid => '0',
      m_axi_wdata(511 downto 0) => m_axi_wdata(511 downto 0),
      m_axi_wlast => m_axi_wlast,
      m_axi_wready => m_axi_wready,
      m_axi_wstrb(63 downto 0) => m_axi_wstrb(63 downto 0),
      m_axi_wvalid => m_axi_wvalid,
      s_axi_aclk => s_axi_aclk,
      s_axi_araddr(31 downto 0) => B"00000000000000000000000000000000",
      s_axi_arburst(1 downto 0) => B"01",
      s_axi_arcache(3 downto 0) => B"0000",
      s_axi_aresetn => s_axi_aresetn,
      s_axi_arid(0) => '0',
      s_axi_arlen(7 downto 0) => B"00000000",
      s_axi_arlock(0) => '0',
      s_axi_arprot(2 downto 0) => B"000",
      s_axi_arqos(3 downto 0) => B"0000",
      s_axi_arready => NLW_inst_s_axi_arready_UNCONNECTED,
      s_axi_arregion(3 downto 0) => B"0000",
      s_axi_arsize(2 downto 0) => B"000",
      s_axi_arvalid => '0',
      s_axi_awaddr(31 downto 0) => s_axi_awaddr(31 downto 0),
      s_axi_awburst(1 downto 0) => s_axi_awburst(1 downto 0),
      s_axi_awcache(3 downto 0) => s_axi_awcache(3 downto 0),
      s_axi_awid(0) => '0',
      s_axi_awlen(7 downto 0) => s_axi_awlen(7 downto 0),
      s_axi_awlock(0) => s_axi_awlock(0),
      s_axi_awprot(2 downto 0) => s_axi_awprot(2 downto 0),
      s_axi_awqos(3 downto 0) => s_axi_awqos(3 downto 0),
      s_axi_awready => s_axi_awready,
      s_axi_awregion(3 downto 0) => s_axi_awregion(3 downto 0),
      s_axi_awsize(2 downto 0) => s_axi_awsize(2 downto 0),
      s_axi_awvalid => s_axi_awvalid,
      s_axi_bid(0) => NLW_inst_s_axi_bid_UNCONNECTED(0),
      s_axi_bready => s_axi_bready,
      s_axi_bresp(1 downto 0) => s_axi_bresp(1 downto 0),
      s_axi_bvalid => s_axi_bvalid,
      s_axi_rdata(63 downto 0) => NLW_inst_s_axi_rdata_UNCONNECTED(63 downto 0),
      s_axi_rid(0) => NLW_inst_s_axi_rid_UNCONNECTED(0),
      s_axi_rlast => NLW_inst_s_axi_rlast_UNCONNECTED,
      s_axi_rready => '0',
      s_axi_rresp(1 downto 0) => NLW_inst_s_axi_rresp_UNCONNECTED(1 downto 0),
      s_axi_rvalid => NLW_inst_s_axi_rvalid_UNCONNECTED,
      s_axi_wdata(63 downto 0) => s_axi_wdata(63 downto 0),
      s_axi_wlast => s_axi_wlast,
      s_axi_wready => s_axi_wready,
      s_axi_wstrb(7 downto 0) => s_axi_wstrb(7 downto 0),
      s_axi_wvalid => s_axi_wvalid
    );
end STRUCTURE;
