{
  "module_name": "dcn32_mpc.h",
  "hash_id": "36ecae8667cd0f9c4c8d1a4c2580a86d8177438e0688f865318303cd64f679cd",
  "original_prompt": "Ingested from linux-6.6.14/drivers/gpu/drm/amd/display/dc/dcn32/dcn32_mpc.h",
  "human_readable_source": " \n\n#ifndef __DC_MPCC_DCN32_H__\n#define __DC_MPCC_DCN32_H__\n\n#include \"dcn20/dcn20_mpc.h\"\n#include \"dcn30/dcn30_mpc.h\"\n\n#define TO_DCN32_MPC(mpc_base) \\\n\tcontainer_of(mpc_base, struct dcn32_mpc, base)\n\n#define MPC_REG_LIST_DCN3_2(inst) \\\n\tMPC_REG_LIST_DCN3_0(inst),\\\n\tSRII(MPCC_MOVABLE_CM_LOCATION_CONTROL, MPCC, inst),\\\n\tSRII(MPCC_MCM_SHAPER_CONTROL, MPCC_MCM, inst),\\\n\tSRII(MPCC_MCM_SHAPER_OFFSET_R, MPCC_MCM, inst),\\\n\tSRII(MPCC_MCM_SHAPER_OFFSET_G, MPCC_MCM, inst),\\\n\tSRII(MPCC_MCM_SHAPER_OFFSET_B, MPCC_MCM, inst),\\\n\tSRII(MPCC_MCM_SHAPER_SCALE_R, MPCC_MCM, inst),\\\n\tSRII(MPCC_MCM_SHAPER_SCALE_G_B, MPCC_MCM, inst),\\\n\tSRII(MPCC_MCM_SHAPER_LUT_INDEX, MPCC_MCM, inst),\\\n\tSRII(MPCC_MCM_SHAPER_LUT_DATA, MPCC_MCM, inst),\\\n\tSRII(MPCC_MCM_SHAPER_LUT_WRITE_EN_MASK, MPCC_MCM, inst),\\\n\tSRII(MPCC_MCM_SHAPER_RAMA_START_CNTL_B, MPCC_MCM, inst),\\\n\tSRII(MPCC_MCM_SHAPER_RAMA_START_CNTL_G, MPCC_MCM, inst),\\\n\tSRII(MPCC_MCM_SHAPER_RAMA_START_CNTL_R, MPCC_MCM, inst),\\\n\tSRII(MPCC_MCM_SHAPER_RAMA_END_CNTL_B, MPCC_MCM, inst),\\\n\tSRII(MPCC_MCM_SHAPER_RAMA_END_CNTL_G, MPCC_MCM, inst),\\\n\tSRII(MPCC_MCM_SHAPER_RAMA_END_CNTL_R, MPCC_MCM, inst),\\\n\tSRII(MPCC_MCM_SHAPER_RAMA_REGION_0_1, MPCC_MCM, inst),\\\n\tSRII(MPCC_MCM_SHAPER_RAMA_REGION_2_3, MPCC_MCM, inst),\\\n\tSRII(MPCC_MCM_SHAPER_RAMA_REGION_4_5, MPCC_MCM, inst),\\\n\tSRII(MPCC_MCM_SHAPER_RAMA_REGION_6_7, MPCC_MCM, inst),\\\n\tSRII(MPCC_MCM_SHAPER_RAMA_REGION_8_9, MPCC_MCM, inst),\\\n\tSRII(MPCC_MCM_SHAPER_RAMA_REGION_10_11, MPCC_MCM, inst),\\\n\tSRII(MPCC_MCM_SHAPER_RAMA_REGION_12_13, MPCC_MCM, inst),\\\n\tSRII(MPCC_MCM_SHAPER_RAMA_REGION_14_15, MPCC_MCM, inst),\\\n\tSRII(MPCC_MCM_SHAPER_RAMA_REGION_16_17, MPCC_MCM, inst),\\\n\tSRII(MPCC_MCM_SHAPER_RAMA_REGION_18_19, MPCC_MCM, inst),\\\n\tSRII(MPCC_MCM_SHAPER_RAMA_REGION_20_21, MPCC_MCM, inst),\\\n\tSRII(MPCC_MCM_SHAPER_RAMA_REGION_22_23, MPCC_MCM, inst),\\\n\tSRII(MPCC_MCM_SHAPER_RAMA_REGION_24_25, MPCC_MCM, inst),\\\n\tSRII(MPCC_MCM_SHAPER_RAMA_REGION_26_27, MPCC_MCM, inst),\\\n\tSRII(MPCC_MCM_SHAPER_RAMA_REGION_28_29, MPCC_MCM, inst),\\\n\tSRII(MPCC_MCM_SHAPER_RAMA_REGION_30_31, MPCC_MCM, inst),\\\n\tSRII(MPCC_MCM_SHAPER_RAMA_REGION_32_33, MPCC_MCM, inst),\\\n\tSRII(MPCC_MCM_SHAPER_RAMB_START_CNTL_B, MPCC_MCM, inst),\\\n\tSRII(MPCC_MCM_SHAPER_RAMB_START_CNTL_G, MPCC_MCM, inst),\\\n\tSRII(MPCC_MCM_SHAPER_RAMB_START_CNTL_R, MPCC_MCM, inst),\\\n\tSRII(MPCC_MCM_SHAPER_RAMB_END_CNTL_B, MPCC_MCM, inst),\\\n\tSRII(MPCC_MCM_SHAPER_RAMB_END_CNTL_G, MPCC_MCM, inst),\\\n\tSRII(MPCC_MCM_SHAPER_RAMB_END_CNTL_R, MPCC_MCM, inst),\\\n\tSRII(MPCC_MCM_SHAPER_RAMB_REGION_0_1, MPCC_MCM, inst),\\\n\tSRII(MPCC_MCM_SHAPER_RAMB_REGION_2_3, MPCC_MCM, inst),\\\n\tSRII(MPCC_MCM_SHAPER_RAMB_REGION_4_5, MPCC_MCM, inst),\\\n\tSRII(MPCC_MCM_SHAPER_RAMB_REGION_6_7, MPCC_MCM, inst),\\\n\tSRII(MPCC_MCM_SHAPER_RAMB_REGION_8_9, MPCC_MCM, inst),\\\n\tSRII(MPCC_MCM_SHAPER_RAMB_REGION_10_11, MPCC_MCM, inst),\\\n\tSRII(MPCC_MCM_SHAPER_RAMB_REGION_12_13, MPCC_MCM, inst),\\\n\tSRII(MPCC_MCM_SHAPER_RAMB_REGION_14_15, MPCC_MCM, inst),\\\n\tSRII(MPCC_MCM_SHAPER_RAMB_REGION_16_17, MPCC_MCM, inst),\\\n\tSRII(MPCC_MCM_SHAPER_RAMB_REGION_18_19, MPCC_MCM, inst),\\\n\tSRII(MPCC_MCM_SHAPER_RAMB_REGION_20_21, MPCC_MCM, inst),\\\n\tSRII(MPCC_MCM_SHAPER_RAMB_REGION_22_23, MPCC_MCM, inst),\\\n\tSRII(MPCC_MCM_SHAPER_RAMB_REGION_24_25, MPCC_MCM, inst),\\\n\tSRII(MPCC_MCM_SHAPER_RAMB_REGION_26_27, MPCC_MCM, inst),\\\n\tSRII(MPCC_MCM_SHAPER_RAMB_REGION_28_29, MPCC_MCM, inst),\\\n\tSRII(MPCC_MCM_SHAPER_RAMB_REGION_30_31, MPCC_MCM, inst),\\\n\tSRII(MPCC_MCM_SHAPER_RAMB_REGION_32_33, MPCC_MCM, inst),\\\n\tSRII(MPCC_MCM_3DLUT_MODE, MPCC_MCM, inst),  \\\n\tSRII(MPCC_MCM_3DLUT_INDEX, MPCC_MCM, inst),\\\n\tSRII(MPCC_MCM_3DLUT_DATA, MPCC_MCM, inst),\\\n\tSRII(MPCC_MCM_3DLUT_DATA_30BIT, MPCC_MCM, inst),\\\n\tSRII(MPCC_MCM_3DLUT_READ_WRITE_CONTROL, MPCC_MCM, inst),\\\n\tSRII(MPCC_MCM_3DLUT_OUT_NORM_FACTOR, MPCC_MCM, inst),\\\n\tSRII(MPCC_MCM_3DLUT_OUT_OFFSET_R, MPCC_MCM, inst),\\\n\tSRII(MPCC_MCM_3DLUT_OUT_OFFSET_G, MPCC_MCM, inst),\\\n\tSRII(MPCC_MCM_3DLUT_OUT_OFFSET_B, MPCC_MCM, inst),\\\n\tSRII(MPCC_MCM_1DLUT_CONTROL, MPCC_MCM, inst),\\\n\tSRII(MPCC_MCM_1DLUT_LUT_INDEX, MPCC_MCM, inst),\\\n\tSRII(MPCC_MCM_1DLUT_LUT_DATA, MPCC_MCM, inst),\\\n\tSRII(MPCC_MCM_1DLUT_LUT_CONTROL, MPCC_MCM, inst),\\\n\tSRII(MPCC_MCM_1DLUT_RAMA_START_CNTL_B, MPCC_MCM, inst),\\\n\tSRII(MPCC_MCM_1DLUT_RAMA_START_CNTL_G, MPCC_MCM, inst),\\\n\tSRII(MPCC_MCM_1DLUT_RAMA_START_CNTL_R, MPCC_MCM, inst),\\\n\tSRII(MPCC_MCM_1DLUT_RAMA_START_SLOPE_CNTL_B, MPCC_MCM, inst),\\\n\tSRII(MPCC_MCM_1DLUT_RAMA_START_SLOPE_CNTL_G, MPCC_MCM, inst),\\\n\tSRII(MPCC_MCM_1DLUT_RAMA_START_SLOPE_CNTL_R, MPCC_MCM, inst),\\\n\tSRII(MPCC_MCM_1DLUT_RAMA_START_BASE_CNTL_B, MPCC_MCM, inst),\\\n\tSRII(MPCC_MCM_1DLUT_RAMA_START_BASE_CNTL_G, MPCC_MCM, inst),\\\n\tSRII(MPCC_MCM_1DLUT_RAMA_START_BASE_CNTL_R, MPCC_MCM, inst),\\\n\tSRII(MPCC_MCM_1DLUT_RAMA_END_CNTL1_B, MPCC_MCM, inst),\\\n\tSRII(MPCC_MCM_1DLUT_RAMA_END_CNTL2_B, MPCC_MCM, inst),\\\n\tSRII(MPCC_MCM_1DLUT_RAMA_END_CNTL1_G, MPCC_MCM, inst),\\\n\tSRII(MPCC_MCM_1DLUT_RAMA_END_CNTL2_G, MPCC_MCM, inst),\\\n\tSRII(MPCC_MCM_1DLUT_RAMA_END_CNTL1_R, MPCC_MCM, inst),\\\n\tSRII(MPCC_MCM_1DLUT_RAMA_END_CNTL2_R, MPCC_MCM, inst),\\\n\tSRII(MPCC_MCM_1DLUT_RAMA_OFFSET_B, MPCC_MCM, inst),\\\n\tSRII(MPCC_MCM_1DLUT_RAMA_OFFSET_G, MPCC_MCM, inst),\\\n\tSRII(MPCC_MCM_1DLUT_RAMA_OFFSET_R, MPCC_MCM, inst),\\\n\tSRII(MPCC_MCM_1DLUT_RAMA_REGION_0_1, MPCC_MCM, inst),\\\n\tSRII(MPCC_MCM_1DLUT_RAMA_REGION_2_3, MPCC_MCM, inst),\\\n\tSRII(MPCC_MCM_1DLUT_RAMA_REGION_4_5, MPCC_MCM, inst),\\\n\tSRII(MPCC_MCM_1DLUT_RAMA_REGION_6_7, MPCC_MCM, inst),\\\n\tSRII(MPCC_MCM_1DLUT_RAMA_REGION_8_9, MPCC_MCM, inst),\\\n\tSRII(MPCC_MCM_1DLUT_RAMA_REGION_10_11, MPCC_MCM, inst),\\\n\tSRII(MPCC_MCM_1DLUT_RAMA_REGION_12_13, MPCC_MCM, inst),\\\n\tSRII(MPCC_MCM_1DLUT_RAMA_REGION_14_15, MPCC_MCM, inst),\\\n\tSRII(MPCC_MCM_1DLUT_RAMA_REGION_16_17, MPCC_MCM, inst),\\\n\tSRII(MPCC_MCM_1DLUT_RAMA_REGION_18_19, MPCC_MCM, inst),\\\n\tSRII(MPCC_MCM_1DLUT_RAMA_REGION_20_21, MPCC_MCM, inst),\\\n\tSRII(MPCC_MCM_1DLUT_RAMA_REGION_22_23, MPCC_MCM, inst),\\\n\tSRII(MPCC_MCM_1DLUT_RAMA_REGION_24_25, MPCC_MCM, inst),\\\n\tSRII(MPCC_MCM_1DLUT_RAMA_REGION_26_27, MPCC_MCM, inst),\\\n\tSRII(MPCC_MCM_1DLUT_RAMA_REGION_28_29, MPCC_MCM, inst),\\\n\tSRII(MPCC_MCM_1DLUT_RAMA_REGION_30_31, MPCC_MCM, inst),\\\n\tSRII(MPCC_MCM_1DLUT_RAMA_REGION_32_33, MPCC_MCM, inst),\\\n\tSRII(MPCC_MCM_1DLUT_RAMB_START_CNTL_B, MPCC_MCM, inst),\\\n\tSRII(MPCC_MCM_1DLUT_RAMB_START_CNTL_G, MPCC_MCM, inst),\\\n\tSRII(MPCC_MCM_1DLUT_RAMB_START_CNTL_R, MPCC_MCM, inst),\\\n\tSRII(MPCC_MCM_1DLUT_RAMB_START_SLOPE_CNTL_B, MPCC_MCM, inst),\\\n\tSRII(MPCC_MCM_1DLUT_RAMB_START_SLOPE_CNTL_G, MPCC_MCM, inst),\\\n\tSRII(MPCC_MCM_1DLUT_RAMB_START_SLOPE_CNTL_R, MPCC_MCM, inst),\\\n\tSRII(MPCC_MCM_1DLUT_RAMB_START_BASE_CNTL_B, MPCC_MCM, inst),\\\n\tSRII(MPCC_MCM_1DLUT_RAMB_START_BASE_CNTL_G, MPCC_MCM, inst),\\\n\tSRII(MPCC_MCM_1DLUT_RAMB_START_BASE_CNTL_R, MPCC_MCM, inst),\\\n\tSRII(MPCC_MCM_1DLUT_RAMB_END_CNTL1_B, MPCC_MCM, inst),\\\n\tSRII(MPCC_MCM_1DLUT_RAMB_END_CNTL2_B, MPCC_MCM, inst),\\\n\tSRII(MPCC_MCM_1DLUT_RAMB_END_CNTL1_G, MPCC_MCM, inst),\\\n\tSRII(MPCC_MCM_1DLUT_RAMB_END_CNTL2_G, MPCC_MCM, inst),\\\n\tSRII(MPCC_MCM_1DLUT_RAMB_END_CNTL1_R, MPCC_MCM, inst),\\\n\tSRII(MPCC_MCM_1DLUT_RAMB_END_CNTL2_R, MPCC_MCM, inst),\\\n\tSRII(MPCC_MCM_1DLUT_RAMB_OFFSET_B, MPCC_MCM, inst),\\\n\tSRII(MPCC_MCM_1DLUT_RAMB_OFFSET_G, MPCC_MCM, inst),\\\n\tSRII(MPCC_MCM_1DLUT_RAMB_OFFSET_R, MPCC_MCM, inst),\\\n\tSRII(MPCC_MCM_1DLUT_RAMB_REGION_0_1, MPCC_MCM, inst),\\\n\tSRII(MPCC_MCM_1DLUT_RAMB_REGION_2_3, MPCC_MCM, inst),\\\n\tSRII(MPCC_MCM_1DLUT_RAMB_REGION_4_5, MPCC_MCM, inst),\\\n\tSRII(MPCC_MCM_1DLUT_RAMB_REGION_6_7, MPCC_MCM, inst),\\\n\tSRII(MPCC_MCM_1DLUT_RAMB_REGION_8_9, MPCC_MCM, inst),\\\n\tSRII(MPCC_MCM_1DLUT_RAMB_REGION_10_11, MPCC_MCM, inst),\\\n\tSRII(MPCC_MCM_1DLUT_RAMB_REGION_12_13, MPCC_MCM, inst),\\\n\tSRII(MPCC_MCM_1DLUT_RAMB_REGION_14_15, MPCC_MCM, inst),\\\n\tSRII(MPCC_MCM_1DLUT_RAMB_REGION_16_17, MPCC_MCM, inst),\\\n\tSRII(MPCC_MCM_1DLUT_RAMB_REGION_18_19, MPCC_MCM, inst),\\\n\tSRII(MPCC_MCM_1DLUT_RAMB_REGION_20_21, MPCC_MCM, inst),\\\n\tSRII(MPCC_MCM_1DLUT_RAMB_REGION_22_23, MPCC_MCM, inst),\\\n\tSRII(MPCC_MCM_1DLUT_RAMB_REGION_24_25, MPCC_MCM, inst),\\\n\tSRII(MPCC_MCM_1DLUT_RAMB_REGION_26_27, MPCC_MCM, inst),\\\n\tSRII(MPCC_MCM_1DLUT_RAMB_REGION_28_29, MPCC_MCM, inst),\\\n\tSRII(MPCC_MCM_1DLUT_RAMB_REGION_30_31, MPCC_MCM, inst),\\\n\tSRII(MPCC_MCM_1DLUT_RAMB_REGION_32_33, MPCC_MCM, inst),\\\n\tSRII(MPCC_MCM_MEM_PWR_CTRL, MPCC_MCM, inst)\n\n\n#define MPC_COMMON_MASK_SH_LIST_DCN32(mask_sh) \\\n\tMPC_COMMON_MASK_SH_LIST_DCN1_0(mask_sh),\\\n\tSF(MPCC0_MPCC_CONTROL, MPCC_BG_BPC, mask_sh),\\\n\tSF(MPCC0_MPCC_CONTROL, MPCC_BOT_GAIN_MODE, mask_sh),\\\n\tSF(MPCC0_MPCC_TOP_GAIN, MPCC_TOP_GAIN, mask_sh),\\\n\tSF(MPCC0_MPCC_BOT_GAIN_INSIDE, MPCC_BOT_GAIN_INSIDE, mask_sh),\\\n\tSF(MPCC0_MPCC_BOT_GAIN_OUTSIDE, MPCC_BOT_GAIN_OUTSIDE, mask_sh),\\\n\tSF(MPCC0_MPCC_MOVABLE_CM_LOCATION_CONTROL, MPCC_MOVABLE_CM_LOCATION_CNTL, mask_sh),\\\n\tSF(MPCC0_MPCC_MOVABLE_CM_LOCATION_CONTROL, MPCC_MOVABLE_CM_LOCATION_CNTL_CURRENT, mask_sh),\\\n\tSF(MPC_OUT0_CSC_MODE, MPC_OCSC_MODE, mask_sh),\\\n\tSF(MPC_OUT0_CSC_C11_C12_A, MPC_OCSC_C11_A, mask_sh),\\\n\tSF(MPC_OUT0_CSC_C11_C12_A, MPC_OCSC_C12_A, mask_sh),\\\n\tSF(MPCC0_MPCC_STATUS, MPCC_DISABLED, mask_sh),\\\n\tSF(MPCC0_MPCC_MEM_PWR_CTRL, MPCC_OGAM_MEM_PWR_FORCE, mask_sh),\\\n\tSF(MPCC0_MPCC_MEM_PWR_CTRL, MPCC_OGAM_MEM_PWR_DIS, mask_sh),\\\n\tSF(MPCC0_MPCC_MEM_PWR_CTRL, MPCC_OGAM_MEM_LOW_PWR_MODE, mask_sh),\\\n\tSF(MPCC0_MPCC_MEM_PWR_CTRL, MPCC_OGAM_MEM_PWR_STATE, mask_sh),\\\n\tSF(MPC_OUT0_DENORM_CONTROL, MPC_OUT_DENORM_MODE, mask_sh),\\\n\tSF(MPC_OUT0_DENORM_CONTROL, MPC_OUT_DENORM_CLAMP_MAX_R_CR, mask_sh),\\\n\tSF(MPC_OUT0_DENORM_CONTROL, MPC_OUT_DENORM_CLAMP_MIN_R_CR, mask_sh),\\\n\tSF(MPC_OUT0_DENORM_CLAMP_G_Y, MPC_OUT_DENORM_CLAMP_MAX_G_Y, mask_sh),\\\n\tSF(MPC_OUT0_DENORM_CLAMP_G_Y, MPC_OUT_DENORM_CLAMP_MIN_G_Y, mask_sh),\\\n\tSF(MPC_OUT0_DENORM_CLAMP_B_CB, MPC_OUT_DENORM_CLAMP_MAX_B_CB, mask_sh),\\\n\tSF(MPC_OUT0_DENORM_CLAMP_B_CB, MPC_OUT_DENORM_CLAMP_MIN_B_CB, mask_sh),\\\n\tSF(MPCC_OGAM0_MPCC_GAMUT_REMAP_MODE, MPCC_GAMUT_REMAP_MODE, mask_sh),\\\n\tSF(MPCC_OGAM0_MPCC_GAMUT_REMAP_MODE, MPCC_GAMUT_REMAP_MODE_CURRENT, mask_sh),\\\n\tSF(MPCC_OGAM0_MPCC_GAMUT_REMAP_COEF_FORMAT, MPCC_GAMUT_REMAP_COEF_FORMAT, mask_sh),\\\n\tSF(MPCC_OGAM0_MPC_GAMUT_REMAP_C11_C12_A, MPCC_GAMUT_REMAP_C11_A, mask_sh),\\\n\tSF(MPCC_OGAM0_MPC_GAMUT_REMAP_C11_C12_A, MPCC_GAMUT_REMAP_C12_A, mask_sh),\\\n\tSF(MPC_DWB0_MUX, MPC_DWB0_MUX, mask_sh),\\\n\tSF(MPC_DWB0_MUX, MPC_DWB0_MUX_STATUS, mask_sh),\\\n\tSF(MPC_OUT0_MUX, MPC_OUT_RATE_CONTROL, mask_sh),\\\n\tSF(MPC_OUT0_MUX, MPC_OUT_RATE_CONTROL_DISABLE, mask_sh),\\\n\tSF(MPC_OUT0_MUX, MPC_OUT_FLOW_CONTROL_MODE, mask_sh),\\\n\tSF(MPC_OUT0_MUX, MPC_OUT_FLOW_CONTROL_COUNT, mask_sh), \\\n\tSF(MPCC_OGAM0_MPCC_OGAM_RAMA_REGION_0_1, MPCC_OGAM_RAMA_EXP_REGION0_LUT_OFFSET, mask_sh),\\\n\tSF(MPCC_OGAM0_MPCC_OGAM_RAMA_REGION_0_1, MPCC_OGAM_RAMA_EXP_REGION0_NUM_SEGMENTS, mask_sh),\\\n\tSF(MPCC_OGAM0_MPCC_OGAM_RAMA_REGION_0_1, MPCC_OGAM_RAMA_EXP_REGION1_LUT_OFFSET, mask_sh),\\\n\tSF(MPCC_OGAM0_MPCC_OGAM_RAMA_REGION_0_1, MPCC_OGAM_RAMA_EXP_REGION1_NUM_SEGMENTS, mask_sh),\\\n\tSF(MPCC_OGAM0_MPCC_OGAM_RAMA_END_CNTL2_B, MPCC_OGAM_RAMA_EXP_REGION_END_SLOPE_B, mask_sh),\\\n\tSF(MPCC_OGAM0_MPCC_OGAM_RAMA_END_CNTL2_B, MPCC_OGAM_RAMA_EXP_REGION_END_B, mask_sh),\\\n\tSF(MPCC_OGAM0_MPCC_OGAM_RAMA_END_CNTL1_B, MPCC_OGAM_RAMA_EXP_REGION_END_BASE_B, mask_sh),\\\n\tSF(MPCC_OGAM0_MPCC_OGAM_RAMA_START_SLOPE_CNTL_B, MPCC_OGAM_RAMA_EXP_REGION_START_SLOPE_B, mask_sh),\\\n\tSF(MPCC_OGAM0_MPCC_OGAM_RAMA_START_BASE_CNTL_B, MPCC_OGAM_RAMA_EXP_REGION_START_BASE_B, mask_sh),\\\n\tSF(MPCC_OGAM0_MPCC_OGAM_RAMA_START_CNTL_B, MPCC_OGAM_RAMA_EXP_REGION_START_B, mask_sh),\\\n\tSF(MPCC_OGAM0_MPCC_OGAM_RAMA_START_CNTL_B, MPCC_OGAM_RAMA_EXP_REGION_START_SEGMENT_B, mask_sh),\\\n\tSF(MPCC_OGAM0_MPCC_OGAM_RAMA_OFFSET_B, MPCC_OGAM_RAMA_OFFSET_B, mask_sh),\\\n\tSF(MPCC_OGAM0_MPCC_OGAM_RAMA_OFFSET_G, MPCC_OGAM_RAMA_OFFSET_G, mask_sh),\\\n\tSF(MPCC_OGAM0_MPCC_OGAM_RAMA_OFFSET_R, MPCC_OGAM_RAMA_OFFSET_R, mask_sh),\\\n\tSF(MPCC_OGAM0_MPCC_OGAM_LUT_INDEX, MPCC_OGAM_LUT_INDEX, mask_sh),\\\n\tSF(MPCC_OGAM0_MPCC_OGAM_CONTROL, MPCC_OGAM_MODE, mask_sh),\\\n\tSF(MPCC_OGAM0_MPCC_OGAM_CONTROL, MPCC_OGAM_SELECT, mask_sh),\\\n\tSF(MPCC_OGAM0_MPCC_OGAM_CONTROL, MPCC_OGAM_PWL_DISABLE, mask_sh),\\\n\tSF(MPCC_OGAM0_MPCC_OGAM_CONTROL, MPCC_OGAM_MODE_CURRENT, mask_sh),\\\n\tSF(MPCC_OGAM0_MPCC_OGAM_CONTROL, MPCC_OGAM_SELECT_CURRENT, mask_sh),\\\n\tSF(MPCC_OGAM0_MPCC_OGAM_LUT_CONTROL, MPCC_OGAM_LUT_WRITE_COLOR_MASK, mask_sh),\\\n\tSF(MPCC_OGAM0_MPCC_OGAM_LUT_CONTROL, MPCC_OGAM_LUT_READ_COLOR_SEL, mask_sh),\\\n\tSF(MPCC_OGAM0_MPCC_OGAM_LUT_CONTROL, MPCC_OGAM_LUT_READ_DBG, mask_sh),\\\n\tSF(MPCC_OGAM0_MPCC_OGAM_LUT_CONTROL, MPCC_OGAM_LUT_HOST_SEL, mask_sh),\\\n\tSF(MPCC_OGAM0_MPCC_OGAM_LUT_CONTROL, MPCC_OGAM_LUT_CONFIG_MODE, mask_sh),\\\n\tSF(MPCC_OGAM0_MPCC_OGAM_LUT_DATA, MPCC_OGAM_LUT_DATA, mask_sh),\\\n\tSF(MPCC_MCM0_MPCC_MCM_3DLUT_MODE, MPCC_MCM_3DLUT_MODE, mask_sh),\\\n\tSF(MPCC_MCM0_MPCC_MCM_3DLUT_MODE, MPCC_MCM_3DLUT_SIZE, mask_sh),\\\n\tSF(MPCC_MCM0_MPCC_MCM_3DLUT_MODE, MPCC_MCM_3DLUT_MODE_CURRENT, mask_sh),\\\n\tSF(MPCC_MCM0_MPCC_MCM_3DLUT_READ_WRITE_CONTROL, MPCC_MCM_3DLUT_WRITE_EN_MASK, mask_sh),\\\n\tSF(MPCC_MCM0_MPCC_MCM_3DLUT_READ_WRITE_CONTROL, MPCC_MCM_3DLUT_RAM_SEL, mask_sh),\\\n\tSF(MPCC_MCM0_MPCC_MCM_3DLUT_READ_WRITE_CONTROL, MPCC_MCM_3DLUT_30BIT_EN, mask_sh),\\\n\tSF(MPCC_MCM0_MPCC_MCM_3DLUT_READ_WRITE_CONTROL, MPCC_MCM_3DLUT_READ_SEL, mask_sh),\\\n\tSF(MPCC_MCM0_MPCC_MCM_3DLUT_INDEX, MPCC_MCM_3DLUT_INDEX, mask_sh),\\\n\tSF(MPCC_MCM0_MPCC_MCM_3DLUT_DATA, MPCC_MCM_3DLUT_DATA0, mask_sh),\\\n\tSF(MPCC_MCM0_MPCC_MCM_3DLUT_DATA, MPCC_MCM_3DLUT_DATA1, mask_sh),\\\n\tSF(MPCC_MCM0_MPCC_MCM_3DLUT_DATA_30BIT, MPCC_MCM_3DLUT_DATA_30BIT, mask_sh),\\\n\tSF(MPCC_MCM0_MPCC_MCM_SHAPER_CONTROL, MPCC_MCM_SHAPER_LUT_MODE, mask_sh),\\\n\tSF(MPCC_MCM0_MPCC_MCM_SHAPER_CONTROL, MPCC_MCM_SHAPER_MODE_CURRENT, mask_sh),\\\n\tSF(MPCC_MCM0_MPCC_MCM_SHAPER_OFFSET_R, MPCC_MCM_SHAPER_OFFSET_R, mask_sh),\\\n\tSF(MPCC_MCM0_MPCC_MCM_SHAPER_OFFSET_G, MPCC_MCM_SHAPER_OFFSET_G, mask_sh),\\\n\tSF(MPCC_MCM0_MPCC_MCM_SHAPER_OFFSET_B, MPCC_MCM_SHAPER_OFFSET_B, mask_sh),\\\n\tSF(MPCC_MCM0_MPCC_MCM_SHAPER_SCALE_R, MPCC_MCM_SHAPER_SCALE_R, mask_sh),\\\n\tSF(MPCC_MCM0_MPCC_MCM_SHAPER_SCALE_G_B, MPCC_MCM_SHAPER_SCALE_G, mask_sh),\\\n\tSF(MPCC_MCM0_MPCC_MCM_SHAPER_SCALE_G_B, MPCC_MCM_SHAPER_SCALE_B, mask_sh),\\\n\tSF(MPCC_MCM0_MPCC_MCM_SHAPER_LUT_INDEX, MPCC_MCM_SHAPER_LUT_INDEX, mask_sh),\\\n\tSF(MPCC_MCM0_MPCC_MCM_SHAPER_LUT_DATA, MPCC_MCM_SHAPER_LUT_DATA, mask_sh),\\\n\tSF(MPCC_MCM0_MPCC_MCM_SHAPER_LUT_WRITE_EN_MASK, MPCC_MCM_SHAPER_LUT_WRITE_EN_MASK, mask_sh),\\\n\tSF(MPCC_MCM0_MPCC_MCM_SHAPER_LUT_WRITE_EN_MASK, MPCC_MCM_SHAPER_LUT_WRITE_SEL, mask_sh),\\\n\tSF(MPCC_MCM0_MPCC_MCM_SHAPER_RAMA_START_CNTL_B, MPCC_MCM_SHAPER_RAMA_EXP_REGION_START_B, mask_sh),\\\n\tSF(MPCC_MCM0_MPCC_MCM_SHAPER_RAMA_START_CNTL_B, MPCC_MCM_SHAPER_RAMA_EXP_REGION_START_SEGMENT_B, mask_sh),\\\n\tSF(MPCC_MCM0_MPCC_MCM_SHAPER_RAMA_END_CNTL_B, MPCC_MCM_SHAPER_RAMA_EXP_REGION_END_B, mask_sh),\\\n\tSF(MPCC_MCM0_MPCC_MCM_SHAPER_RAMA_END_CNTL_B, MPCC_MCM_SHAPER_RAMA_EXP_REGION_END_BASE_B, mask_sh),\\\n\tSF(MPCC_MCM0_MPCC_MCM_SHAPER_RAMA_REGION_0_1, MPCC_MCM_SHAPER_RAMA_EXP_REGION0_LUT_OFFSET, mask_sh),\\\n\tSF(MPCC_MCM0_MPCC_MCM_SHAPER_RAMA_REGION_0_1, MPCC_MCM_SHAPER_RAMA_EXP_REGION0_NUM_SEGMENTS, mask_sh),\\\n\tSF(MPCC_MCM0_MPCC_MCM_SHAPER_RAMA_REGION_0_1, MPCC_MCM_SHAPER_RAMA_EXP_REGION1_LUT_OFFSET, mask_sh),\\\n\tSF(MPCC_MCM0_MPCC_MCM_SHAPER_RAMA_REGION_0_1, MPCC_MCM_SHAPER_RAMA_EXP_REGION1_NUM_SEGMENTS, mask_sh),\\\n\tSF(MPCC_MCM0_MPCC_MCM_1DLUT_CONTROL, MPCC_MCM_1DLUT_MODE, mask_sh),\\\n\tSF(MPCC_MCM0_MPCC_MCM_1DLUT_CONTROL, MPCC_MCM_1DLUT_SELECT, mask_sh),\\\n\tSF(MPCC_MCM0_MPCC_MCM_1DLUT_CONTROL, MPCC_MCM_1DLUT_PWL_DISABLE, mask_sh),\\\n\tSF(MPCC_MCM0_MPCC_MCM_1DLUT_CONTROL, MPCC_MCM_1DLUT_MODE_CURRENT, mask_sh),\\\n\tSF(MPCC_MCM0_MPCC_MCM_1DLUT_CONTROL, MPCC_MCM_1DLUT_SELECT_CURRENT, mask_sh),\\\n\tSF(MPCC_MCM0_MPCC_MCM_1DLUT_LUT_INDEX, MPCC_MCM_1DLUT_LUT_INDEX, mask_sh),\\\n\tSF(MPCC_MCM0_MPCC_MCM_1DLUT_LUT_DATA, MPCC_MCM_1DLUT_LUT_DATA, mask_sh),\\\n\tSF(MPCC_MCM0_MPCC_MCM_1DLUT_LUT_CONTROL, MPCC_MCM_1DLUT_LUT_WRITE_COLOR_MASK, mask_sh),\\\n\tSF(MPCC_MCM0_MPCC_MCM_1DLUT_LUT_CONTROL, MPCC_MCM_1DLUT_LUT_READ_COLOR_SEL, mask_sh),\\\n\tSF(MPCC_MCM0_MPCC_MCM_1DLUT_LUT_CONTROL, MPCC_MCM_1DLUT_LUT_READ_DBG, mask_sh),\\\n\tSF(MPCC_MCM0_MPCC_MCM_1DLUT_LUT_CONTROL, MPCC_MCM_1DLUT_LUT_HOST_SEL, mask_sh),\\\n\tSF(MPCC_MCM0_MPCC_MCM_1DLUT_LUT_CONTROL, MPCC_MCM_1DLUT_LUT_CONFIG_MODE, mask_sh),\\\n\tSF(MPCC_MCM0_MPCC_MCM_1DLUT_RAMA_START_CNTL_B, MPCC_MCM_1DLUT_RAMA_EXP_REGION_START_B, mask_sh),\\\n\tSF(MPCC_MCM0_MPCC_MCM_1DLUT_RAMA_START_CNTL_B, MPCC_MCM_1DLUT_RAMA_EXP_REGION_START_SEGMENT_B, mask_sh),\\\n\tSF(MPCC_MCM0_MPCC_MCM_1DLUT_RAMA_START_SLOPE_CNTL_B, MPCC_MCM_1DLUT_RAMA_EXP_REGION_START_SLOPE_B, mask_sh),\\\n\tSF(MPCC_MCM0_MPCC_MCM_1DLUT_RAMA_START_BASE_CNTL_B, MPCC_MCM_1DLUT_RAMA_EXP_REGION_START_BASE_B, mask_sh),\\\n\tSF(MPCC_MCM0_MPCC_MCM_1DLUT_RAMA_END_CNTL1_B, MPCC_MCM_1DLUT_RAMA_EXP_REGION_END_BASE_B, mask_sh),\\\n\tSF(MPCC_MCM0_MPCC_MCM_1DLUT_RAMA_END_CNTL2_B, MPCC_MCM_1DLUT_RAMA_EXP_REGION_END_B, mask_sh),\\\n\tSF(MPCC_MCM0_MPCC_MCM_1DLUT_RAMA_END_CNTL2_B, MPCC_MCM_1DLUT_RAMA_EXP_REGION_END_SLOPE_B, mask_sh),\\\n\tSF(MPCC_MCM0_MPCC_MCM_1DLUT_RAMA_OFFSET_B, MPCC_MCM_1DLUT_RAMA_OFFSET_B, mask_sh),\\\n\tSF(MPCC_MCM0_MPCC_MCM_1DLUT_RAMA_REGION_0_1, MPCC_MCM_1DLUT_RAMA_EXP_REGION0_LUT_OFFSET, mask_sh),\\\n\tSF(MPCC_MCM0_MPCC_MCM_1DLUT_RAMA_REGION_0_1, MPCC_MCM_1DLUT_RAMA_EXP_REGION0_NUM_SEGMENTS, mask_sh),\\\n\tSF(MPCC_MCM0_MPCC_MCM_1DLUT_RAMA_REGION_0_1, MPCC_MCM_1DLUT_RAMA_EXP_REGION1_LUT_OFFSET, mask_sh),\\\n\tSF(MPCC_MCM0_MPCC_MCM_1DLUT_RAMA_REGION_0_1, MPCC_MCM_1DLUT_RAMA_EXP_REGION1_NUM_SEGMENTS, mask_sh),\\\n\tSF(MPCC_MCM0_MPCC_MCM_MEM_PWR_CTRL, MPCC_MCM_SHAPER_MEM_PWR_FORCE, mask_sh),\\\n\tSF(MPCC_MCM0_MPCC_MCM_MEM_PWR_CTRL, MPCC_MCM_SHAPER_MEM_PWR_DIS, mask_sh),\\\n\tSF(MPCC_MCM0_MPCC_MCM_MEM_PWR_CTRL, MPCC_MCM_SHAPER_MEM_LOW_PWR_MODE, mask_sh),\\\n\tSF(MPCC_MCM0_MPCC_MCM_MEM_PWR_CTRL, MPCC_MCM_3DLUT_MEM_PWR_FORCE, mask_sh),\\\n\tSF(MPCC_MCM0_MPCC_MCM_MEM_PWR_CTRL, MPCC_MCM_3DLUT_MEM_PWR_DIS, mask_sh),\\\n\tSF(MPCC_MCM0_MPCC_MCM_MEM_PWR_CTRL, MPCC_MCM_3DLUT_MEM_LOW_PWR_MODE, mask_sh),\\\n\tSF(MPCC_MCM0_MPCC_MCM_MEM_PWR_CTRL, MPCC_MCM_1DLUT_MEM_PWR_FORCE, mask_sh),\\\n\tSF(MPCC_MCM0_MPCC_MCM_MEM_PWR_CTRL, MPCC_MCM_1DLUT_MEM_PWR_DIS, mask_sh),\\\n\tSF(MPCC_MCM0_MPCC_MCM_MEM_PWR_CTRL, MPCC_MCM_1DLUT_MEM_LOW_PWR_MODE, mask_sh),\\\n\tSF(MPCC_MCM0_MPCC_MCM_MEM_PWR_CTRL, MPCC_MCM_SHAPER_MEM_PWR_STATE, mask_sh),\\\n\tSF(MPCC_MCM0_MPCC_MCM_MEM_PWR_CTRL, MPCC_MCM_3DLUT_MEM_PWR_STATE, mask_sh),\\\n\tSF(MPCC_MCM0_MPCC_MCM_MEM_PWR_CTRL, MPCC_MCM_1DLUT_MEM_PWR_STATE, mask_sh),\\\n\tSF(CUR_VUPDATE_LOCK_SET0, CUR_VUPDATE_LOCK_SET, mask_sh)\n\n\nstruct dcn32_mpc_registers {\n\tMPC_REG_VARIABLE_LIST_DCN3_0;\n\tMPC_REG_VARIABLE_LIST_DCN32;\n};\nvoid mpc32_mpc_init(struct mpc *mpc);\nbool mpc32_program_3dlut(\n\t\tstruct mpc *mpc,\n\t\tconst struct tetrahedral_params *params,\n\t\tint mpcc_id);\nbool mpc32_program_post1dlut(\n\t\tstruct mpc *mpc,\n\t\tconst struct pwl_params *params,\n\t\tuint32_t mpcc_id);\nbool mpc32_program_shaper(\n\t\tstruct mpc *mpc,\n\t\tconst struct pwl_params *params,\n\t\tuint32_t mpcc_id);\n\nvoid dcn32_mpc_construct(struct dcn30_mpc *mpc30,\n\tstruct dc_context *ctx,\n\tconst struct dcn30_mpc_registers *mpc_regs,\n\tconst struct dcn30_mpc_shift *mpc_shift,\n\tconst struct dcn30_mpc_mask *mpc_mask,\n\tint num_mpcc,\n\tint num_rmu);\n\nvoid mpc32_power_on_blnd_lut(\n\tstruct mpc *mpc,\n\tuint32_t mpcc_id,\n\tbool power_on);\nvoid mpc32_program_post1dlut_pwl(\n\t\tstruct mpc *mpc,\n\t\tuint32_t mpcc_id,\n\t\tconst struct pwl_result_data *rgb,\n\t\tuint32_t num);\nvoid mpc32_program_post1dlutb_settings(\n\t\tstruct mpc *mpc,\n\t\tuint32_t mpcc_id,\n\t\tconst struct pwl_params *params);\nvoid mpc32_program_post1dluta_settings(\n\t\tstruct mpc *mpc,\n\t\tuint32_t mpcc_id,\n\t\tconst struct pwl_params *params);\nvoid mpc32_configure_post1dlut(\n\t\tstruct mpc *mpc,\n\t\tuint32_t mpcc_id,\n\t\tbool is_ram_a);\nvoid mpc32_program_shaper_lut(\n\t\tstruct mpc *mpc,\n\t\tconst struct pwl_result_data *rgb,\n\t\tuint32_t num,\n\t\tuint32_t mpcc_id);\nvoid mpc32_program_shaper_lutb_settings(\n\t\tstruct mpc *mpc,\n\t\tconst struct pwl_params *params,\n\t\tuint32_t mpcc_id);\nvoid mpc32_program_shaper_luta_settings(\n\t\tstruct mpc *mpc,\n\t\tconst struct pwl_params *params,\n\t\tuint32_t mpcc_id);\nvoid mpc32_configure_shaper_lut(\n\t\tstruct mpc *mpc,\n\t\tbool is_ram_a,\n\t\tuint32_t mpcc_id);\nvoid mpc32_power_on_shaper_3dlut(\n\t\tstruct mpc *mpc,\n\t\tuint32_t mpcc_id,\n\t\tbool power_on);\nvoid mpc32_set3dlut_ram10(\n\t\tstruct mpc *mpc,\n\t\tconst struct dc_rgb *lut,\n\t\tuint32_t entries,\n\t\tuint32_t mpcc_id);\nvoid mpc32_set3dlut_ram12(\n\t\tstruct mpc *mpc,\n\t\tconst struct dc_rgb *lut,\n\t\tuint32_t entries,\n\t\tuint32_t mpcc_id);\nvoid mpc32_select_3dlut_ram_mask(\n\t\tstruct mpc *mpc,\n\t\tuint32_t ram_selection_mask,\n\t\tuint32_t mpcc_id);\nvoid mpc32_select_3dlut_ram(\n\t\tstruct mpc *mpc,\n\t\tenum dc_lut_mode mode,\n\t\tbool is_color_channel_12bits,\n\t\tuint32_t mpcc_id);\n#endif\t\t\n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}