```text
           +-----------------+                                                   
           |       OR1       |                                                   
           |       OR2       |                                                   
           |       OR3       |                                                   
      /-+  |       DR        |<-------------------+-------------+                 
   +-|M |<-|       AR        |-------------+      |             |               
   | |U |  |       PC        |  |-\        |      v             v            
   | |X |<=|       R0        |  | D|       |  +----------+ +--------+                           
   |  \-+  |       R1        |<=| M|<------+->|          | |   IO   |                        
   |       |       ...       |  | U|<---+  |  |  Memory  | +--------+                           
   |       |       R7        |  | X|<-+ |  |  |          |      ^                        
   |       +-----------------+  |-/   | |  |  |          |      |            
   +--------+  ‖         ‖            | |  |  |          |      |            
regs[ar]    |  ‖         ‖            | |  |  |          |      |            
            v  v         v            | |  |  |          |      |            
           +-------+ +-------+        | |  |  +----------+      |            
  +-------->\ MUX /   \ MUX /<--+     | |  |       ^            |  
  |          +---+     +---+    |     | |  |       |            |
  |            |         |      |     | |  |       |            |  
  |            v         v      |     | |  |  +----------------------+        
  |           +--+     +--+     |     | |  +->| Address Code Decoder |                       
  |            \  \---/  /      |     | |     |                      |            
  |          +->\  ALU  /       |     | |     +----------------------+     
  |          |   +-----+        |     | |           ^          ^
  |          |    |   |         |     | |           |          |   
  |          |    v   +---------|-----+ |           |          |   
  |          | +----+ |         |       |           |          |   
  |          | |C  Z| |         |       |           |          |   
  |          | +----+ |         |       |           |          |   
  |          |        v         |       |           |          |   
+-------------------------------------------------------------------+
|x_sel    alu_ctrl           y_sel  rwr_sel      mem_wr     mem_rd  |
|                                                                   |
|                           Control Circuit                         |
+-------------------------------------------------------------------+
  |   |    |                                                ^ 
 +1  set  sel                                               | 
  |   |    |                                                | 
 +-----+   |                                                | 
 \ MUX /<--+                                                | 
  +---+                                +---------------+    | 
    |  +-------+                       |               |    | 
    +->|  MPC  |-----------------------|   MP memory   |----+ 
       +-------+                       |               |      
           ^                           +---------------+      
           |
        latch_mpc                                                          
```
