Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.1 (lin64) Build 3865809 Sun May  7 15:04:56 MDT 2023
| Date         : Sat Jun 24 13:12:22 2023
| Host         : xjh-linux-pc running 64-bit Ubuntu 22.04.2 LTS
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file top_timing_summary_routed.rpt -pb top_timing_summary_routed.pb -rpx top_timing_summary_routed.rpx -warn_on_violation
| Design       : top
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                    Violations  
---------  --------  -----------------------------  ----------  
TIMING-18  Warning   Missing input or output delay  18          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (2)
6. checking no_output_delay (15)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (2)
------------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (15)
--------------------------------
 There are 15 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      6.110        0.000                      0                 1422        0.104        0.000                      0                 1422        4.500        0.000                       0                  1252  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         6.110        0.000                      0                 1422        0.104        0.000                      0                 1422        4.500        0.000                       0                  1252  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)        sys_clk_pin                 
(none)                      sys_clk_pin   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        6.110ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.104ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.110ns  (required time - arrival time)
  Source:                 led_inst/counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led_inst/counter_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.399ns  (logic 0.828ns (24.360%)  route 2.571ns (75.639%))
  Logic Levels:           3  (LUT5=2 LUT6=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.007ns = ( 15.007 - 10.000 ) 
    Source Clock Delay      (SCD):    5.309ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=1251, routed)        1.707     5.309    led_inst/CLK100MHZ_IBUF_BUFG
    SLICE_X1Y110         FDRE                                         r  led_inst/counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y110         FDRE (Prop_fdre_C_Q)         0.456     5.765 r  led_inst/counter_reg[2]/Q
                         net (fo=2, routed)           0.857     6.622    led_inst/counter_reg[2]
    SLICE_X0Y110         LUT5 (Prop_lut5_I0_O)        0.124     6.746 r  led_inst/counter[0]_i_6/O
                         net (fo=1, routed)           0.417     7.163    led_inst/counter[0]_i_6_n_0
    SLICE_X0Y111         LUT5 (Prop_lut5_I0_O)        0.124     7.287 f  led_inst/counter[0]_i_4/O
                         net (fo=1, routed)           0.417     7.704    led_inst/counter[0]_i_4_n_0
    SLICE_X0Y112         LUT6 (Prop_lut6_I3_O)        0.124     7.828 r  led_inst/counter[0]_i_1/O
                         net (fo=18, routed)          0.880     8.708    led_inst/counter[0]_i_1_n_0
    SLICE_X1Y112         FDRE                                         r  led_inst/counter_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=1251, routed)        1.585    15.007    led_inst/CLK100MHZ_IBUF_BUFG
    SLICE_X1Y112         FDRE                                         r  led_inst/counter_reg[10]/C
                         clock pessimism              0.275    15.282    
                         clock uncertainty           -0.035    15.247    
    SLICE_X1Y112         FDRE (Setup_fdre_C_R)       -0.429    14.818    led_inst/counter_reg[10]
  -------------------------------------------------------------------
                         required time                         14.818    
                         arrival time                          -8.708    
  -------------------------------------------------------------------
                         slack                                  6.110    

Slack (MET) :             6.110ns  (required time - arrival time)
  Source:                 led_inst/counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led_inst/counter_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.399ns  (logic 0.828ns (24.360%)  route 2.571ns (75.639%))
  Logic Levels:           3  (LUT5=2 LUT6=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.007ns = ( 15.007 - 10.000 ) 
    Source Clock Delay      (SCD):    5.309ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=1251, routed)        1.707     5.309    led_inst/CLK100MHZ_IBUF_BUFG
    SLICE_X1Y110         FDRE                                         r  led_inst/counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y110         FDRE (Prop_fdre_C_Q)         0.456     5.765 r  led_inst/counter_reg[2]/Q
                         net (fo=2, routed)           0.857     6.622    led_inst/counter_reg[2]
    SLICE_X0Y110         LUT5 (Prop_lut5_I0_O)        0.124     6.746 r  led_inst/counter[0]_i_6/O
                         net (fo=1, routed)           0.417     7.163    led_inst/counter[0]_i_6_n_0
    SLICE_X0Y111         LUT5 (Prop_lut5_I0_O)        0.124     7.287 f  led_inst/counter[0]_i_4/O
                         net (fo=1, routed)           0.417     7.704    led_inst/counter[0]_i_4_n_0
    SLICE_X0Y112         LUT6 (Prop_lut6_I3_O)        0.124     7.828 r  led_inst/counter[0]_i_1/O
                         net (fo=18, routed)          0.880     8.708    led_inst/counter[0]_i_1_n_0
    SLICE_X1Y112         FDRE                                         r  led_inst/counter_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=1251, routed)        1.585    15.007    led_inst/CLK100MHZ_IBUF_BUFG
    SLICE_X1Y112         FDRE                                         r  led_inst/counter_reg[11]/C
                         clock pessimism              0.275    15.282    
                         clock uncertainty           -0.035    15.247    
    SLICE_X1Y112         FDRE (Setup_fdre_C_R)       -0.429    14.818    led_inst/counter_reg[11]
  -------------------------------------------------------------------
                         required time                         14.818    
                         arrival time                          -8.708    
  -------------------------------------------------------------------
                         slack                                  6.110    

Slack (MET) :             6.110ns  (required time - arrival time)
  Source:                 led_inst/counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led_inst/counter_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.399ns  (logic 0.828ns (24.360%)  route 2.571ns (75.639%))
  Logic Levels:           3  (LUT5=2 LUT6=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.007ns = ( 15.007 - 10.000 ) 
    Source Clock Delay      (SCD):    5.309ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=1251, routed)        1.707     5.309    led_inst/CLK100MHZ_IBUF_BUFG
    SLICE_X1Y110         FDRE                                         r  led_inst/counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y110         FDRE (Prop_fdre_C_Q)         0.456     5.765 r  led_inst/counter_reg[2]/Q
                         net (fo=2, routed)           0.857     6.622    led_inst/counter_reg[2]
    SLICE_X0Y110         LUT5 (Prop_lut5_I0_O)        0.124     6.746 r  led_inst/counter[0]_i_6/O
                         net (fo=1, routed)           0.417     7.163    led_inst/counter[0]_i_6_n_0
    SLICE_X0Y111         LUT5 (Prop_lut5_I0_O)        0.124     7.287 f  led_inst/counter[0]_i_4/O
                         net (fo=1, routed)           0.417     7.704    led_inst/counter[0]_i_4_n_0
    SLICE_X0Y112         LUT6 (Prop_lut6_I3_O)        0.124     7.828 r  led_inst/counter[0]_i_1/O
                         net (fo=18, routed)          0.880     8.708    led_inst/counter[0]_i_1_n_0
    SLICE_X1Y112         FDRE                                         r  led_inst/counter_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=1251, routed)        1.585    15.007    led_inst/CLK100MHZ_IBUF_BUFG
    SLICE_X1Y112         FDRE                                         r  led_inst/counter_reg[8]/C
                         clock pessimism              0.275    15.282    
                         clock uncertainty           -0.035    15.247    
    SLICE_X1Y112         FDRE (Setup_fdre_C_R)       -0.429    14.818    led_inst/counter_reg[8]
  -------------------------------------------------------------------
                         required time                         14.818    
                         arrival time                          -8.708    
  -------------------------------------------------------------------
                         slack                                  6.110    

Slack (MET) :             6.110ns  (required time - arrival time)
  Source:                 led_inst/counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led_inst/counter_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.399ns  (logic 0.828ns (24.360%)  route 2.571ns (75.639%))
  Logic Levels:           3  (LUT5=2 LUT6=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.007ns = ( 15.007 - 10.000 ) 
    Source Clock Delay      (SCD):    5.309ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=1251, routed)        1.707     5.309    led_inst/CLK100MHZ_IBUF_BUFG
    SLICE_X1Y110         FDRE                                         r  led_inst/counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y110         FDRE (Prop_fdre_C_Q)         0.456     5.765 r  led_inst/counter_reg[2]/Q
                         net (fo=2, routed)           0.857     6.622    led_inst/counter_reg[2]
    SLICE_X0Y110         LUT5 (Prop_lut5_I0_O)        0.124     6.746 r  led_inst/counter[0]_i_6/O
                         net (fo=1, routed)           0.417     7.163    led_inst/counter[0]_i_6_n_0
    SLICE_X0Y111         LUT5 (Prop_lut5_I0_O)        0.124     7.287 f  led_inst/counter[0]_i_4/O
                         net (fo=1, routed)           0.417     7.704    led_inst/counter[0]_i_4_n_0
    SLICE_X0Y112         LUT6 (Prop_lut6_I3_O)        0.124     7.828 r  led_inst/counter[0]_i_1/O
                         net (fo=18, routed)          0.880     8.708    led_inst/counter[0]_i_1_n_0
    SLICE_X1Y112         FDRE                                         r  led_inst/counter_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=1251, routed)        1.585    15.007    led_inst/CLK100MHZ_IBUF_BUFG
    SLICE_X1Y112         FDRE                                         r  led_inst/counter_reg[9]/C
                         clock pessimism              0.275    15.282    
                         clock uncertainty           -0.035    15.247    
    SLICE_X1Y112         FDRE (Setup_fdre_C_R)       -0.429    14.818    led_inst/counter_reg[9]
  -------------------------------------------------------------------
                         required time                         14.818    
                         arrival time                          -8.708    
  -------------------------------------------------------------------
                         slack                                  6.110    

Slack (MET) :             6.249ns  (required time - arrival time)
  Source:                 led_inst/counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led_inst/counter_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.261ns  (logic 0.828ns (25.395%)  route 2.433ns (74.605%))
  Logic Levels:           3  (LUT5=2 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.008ns = ( 15.008 - 10.000 ) 
    Source Clock Delay      (SCD):    5.309ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=1251, routed)        1.707     5.309    led_inst/CLK100MHZ_IBUF_BUFG
    SLICE_X1Y110         FDRE                                         r  led_inst/counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y110         FDRE (Prop_fdre_C_Q)         0.456     5.765 r  led_inst/counter_reg[2]/Q
                         net (fo=2, routed)           0.857     6.622    led_inst/counter_reg[2]
    SLICE_X0Y110         LUT5 (Prop_lut5_I0_O)        0.124     6.746 r  led_inst/counter[0]_i_6/O
                         net (fo=1, routed)           0.417     7.163    led_inst/counter[0]_i_6_n_0
    SLICE_X0Y111         LUT5 (Prop_lut5_I0_O)        0.124     7.287 f  led_inst/counter[0]_i_4/O
                         net (fo=1, routed)           0.417     7.704    led_inst/counter[0]_i_4_n_0
    SLICE_X0Y112         LUT6 (Prop_lut6_I3_O)        0.124     7.828 r  led_inst/counter[0]_i_1/O
                         net (fo=18, routed)          0.742     8.570    led_inst/counter[0]_i_1_n_0
    SLICE_X1Y111         FDRE                                         r  led_inst/counter_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=1251, routed)        1.586    15.008    led_inst/CLK100MHZ_IBUF_BUFG
    SLICE_X1Y111         FDRE                                         r  led_inst/counter_reg[4]/C
                         clock pessimism              0.275    15.283    
                         clock uncertainty           -0.035    15.248    
    SLICE_X1Y111         FDRE (Setup_fdre_C_R)       -0.429    14.819    led_inst/counter_reg[4]
  -------------------------------------------------------------------
                         required time                         14.819    
                         arrival time                          -8.570    
  -------------------------------------------------------------------
                         slack                                  6.249    

Slack (MET) :             6.249ns  (required time - arrival time)
  Source:                 led_inst/counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led_inst/counter_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.261ns  (logic 0.828ns (25.395%)  route 2.433ns (74.605%))
  Logic Levels:           3  (LUT5=2 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.008ns = ( 15.008 - 10.000 ) 
    Source Clock Delay      (SCD):    5.309ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=1251, routed)        1.707     5.309    led_inst/CLK100MHZ_IBUF_BUFG
    SLICE_X1Y110         FDRE                                         r  led_inst/counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y110         FDRE (Prop_fdre_C_Q)         0.456     5.765 r  led_inst/counter_reg[2]/Q
                         net (fo=2, routed)           0.857     6.622    led_inst/counter_reg[2]
    SLICE_X0Y110         LUT5 (Prop_lut5_I0_O)        0.124     6.746 r  led_inst/counter[0]_i_6/O
                         net (fo=1, routed)           0.417     7.163    led_inst/counter[0]_i_6_n_0
    SLICE_X0Y111         LUT5 (Prop_lut5_I0_O)        0.124     7.287 f  led_inst/counter[0]_i_4/O
                         net (fo=1, routed)           0.417     7.704    led_inst/counter[0]_i_4_n_0
    SLICE_X0Y112         LUT6 (Prop_lut6_I3_O)        0.124     7.828 r  led_inst/counter[0]_i_1/O
                         net (fo=18, routed)          0.742     8.570    led_inst/counter[0]_i_1_n_0
    SLICE_X1Y111         FDRE                                         r  led_inst/counter_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=1251, routed)        1.586    15.008    led_inst/CLK100MHZ_IBUF_BUFG
    SLICE_X1Y111         FDRE                                         r  led_inst/counter_reg[5]/C
                         clock pessimism              0.275    15.283    
                         clock uncertainty           -0.035    15.248    
    SLICE_X1Y111         FDRE (Setup_fdre_C_R)       -0.429    14.819    led_inst/counter_reg[5]
  -------------------------------------------------------------------
                         required time                         14.819    
                         arrival time                          -8.570    
  -------------------------------------------------------------------
                         slack                                  6.249    

Slack (MET) :             6.249ns  (required time - arrival time)
  Source:                 led_inst/counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led_inst/counter_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.261ns  (logic 0.828ns (25.395%)  route 2.433ns (74.605%))
  Logic Levels:           3  (LUT5=2 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.008ns = ( 15.008 - 10.000 ) 
    Source Clock Delay      (SCD):    5.309ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=1251, routed)        1.707     5.309    led_inst/CLK100MHZ_IBUF_BUFG
    SLICE_X1Y110         FDRE                                         r  led_inst/counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y110         FDRE (Prop_fdre_C_Q)         0.456     5.765 r  led_inst/counter_reg[2]/Q
                         net (fo=2, routed)           0.857     6.622    led_inst/counter_reg[2]
    SLICE_X0Y110         LUT5 (Prop_lut5_I0_O)        0.124     6.746 r  led_inst/counter[0]_i_6/O
                         net (fo=1, routed)           0.417     7.163    led_inst/counter[0]_i_6_n_0
    SLICE_X0Y111         LUT5 (Prop_lut5_I0_O)        0.124     7.287 f  led_inst/counter[0]_i_4/O
                         net (fo=1, routed)           0.417     7.704    led_inst/counter[0]_i_4_n_0
    SLICE_X0Y112         LUT6 (Prop_lut6_I3_O)        0.124     7.828 r  led_inst/counter[0]_i_1/O
                         net (fo=18, routed)          0.742     8.570    led_inst/counter[0]_i_1_n_0
    SLICE_X1Y111         FDRE                                         r  led_inst/counter_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=1251, routed)        1.586    15.008    led_inst/CLK100MHZ_IBUF_BUFG
    SLICE_X1Y111         FDRE                                         r  led_inst/counter_reg[6]/C
                         clock pessimism              0.275    15.283    
                         clock uncertainty           -0.035    15.248    
    SLICE_X1Y111         FDRE (Setup_fdre_C_R)       -0.429    14.819    led_inst/counter_reg[6]
  -------------------------------------------------------------------
                         required time                         14.819    
                         arrival time                          -8.570    
  -------------------------------------------------------------------
                         slack                                  6.249    

Slack (MET) :             6.249ns  (required time - arrival time)
  Source:                 led_inst/counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led_inst/counter_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.261ns  (logic 0.828ns (25.395%)  route 2.433ns (74.605%))
  Logic Levels:           3  (LUT5=2 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.008ns = ( 15.008 - 10.000 ) 
    Source Clock Delay      (SCD):    5.309ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=1251, routed)        1.707     5.309    led_inst/CLK100MHZ_IBUF_BUFG
    SLICE_X1Y110         FDRE                                         r  led_inst/counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y110         FDRE (Prop_fdre_C_Q)         0.456     5.765 r  led_inst/counter_reg[2]/Q
                         net (fo=2, routed)           0.857     6.622    led_inst/counter_reg[2]
    SLICE_X0Y110         LUT5 (Prop_lut5_I0_O)        0.124     6.746 r  led_inst/counter[0]_i_6/O
                         net (fo=1, routed)           0.417     7.163    led_inst/counter[0]_i_6_n_0
    SLICE_X0Y111         LUT5 (Prop_lut5_I0_O)        0.124     7.287 f  led_inst/counter[0]_i_4/O
                         net (fo=1, routed)           0.417     7.704    led_inst/counter[0]_i_4_n_0
    SLICE_X0Y112         LUT6 (Prop_lut6_I3_O)        0.124     7.828 r  led_inst/counter[0]_i_1/O
                         net (fo=18, routed)          0.742     8.570    led_inst/counter[0]_i_1_n_0
    SLICE_X1Y111         FDRE                                         r  led_inst/counter_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=1251, routed)        1.586    15.008    led_inst/CLK100MHZ_IBUF_BUFG
    SLICE_X1Y111         FDRE                                         r  led_inst/counter_reg[7]/C
                         clock pessimism              0.275    15.283    
                         clock uncertainty           -0.035    15.248    
    SLICE_X1Y111         FDRE (Setup_fdre_C_R)       -0.429    14.819    led_inst/counter_reg[7]
  -------------------------------------------------------------------
                         required time                         14.819    
                         arrival time                          -8.570    
  -------------------------------------------------------------------
                         slack                                  6.249    

Slack (MET) :             6.250ns  (required time - arrival time)
  Source:                 led_inst/counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led_inst/counter_reg[16]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.258ns  (logic 0.828ns (25.415%)  route 2.430ns (74.585%))
  Logic Levels:           3  (LUT5=2 LUT6=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.006ns = ( 15.006 - 10.000 ) 
    Source Clock Delay      (SCD):    5.309ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=1251, routed)        1.707     5.309    led_inst/CLK100MHZ_IBUF_BUFG
    SLICE_X1Y110         FDRE                                         r  led_inst/counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y110         FDRE (Prop_fdre_C_Q)         0.456     5.765 r  led_inst/counter_reg[2]/Q
                         net (fo=2, routed)           0.857     6.622    led_inst/counter_reg[2]
    SLICE_X0Y110         LUT5 (Prop_lut5_I0_O)        0.124     6.746 r  led_inst/counter[0]_i_6/O
                         net (fo=1, routed)           0.417     7.163    led_inst/counter[0]_i_6_n_0
    SLICE_X0Y111         LUT5 (Prop_lut5_I0_O)        0.124     7.287 f  led_inst/counter[0]_i_4/O
                         net (fo=1, routed)           0.417     7.704    led_inst/counter[0]_i_4_n_0
    SLICE_X0Y112         LUT6 (Prop_lut6_I3_O)        0.124     7.828 r  led_inst/counter[0]_i_1/O
                         net (fo=18, routed)          0.739     8.567    led_inst/counter[0]_i_1_n_0
    SLICE_X1Y114         FDRE                                         r  led_inst/counter_reg[16]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=1251, routed)        1.584    15.006    led_inst/CLK100MHZ_IBUF_BUFG
    SLICE_X1Y114         FDRE                                         r  led_inst/counter_reg[16]/C
                         clock pessimism              0.275    15.281    
                         clock uncertainty           -0.035    15.246    
    SLICE_X1Y114         FDRE (Setup_fdre_C_R)       -0.429    14.817    led_inst/counter_reg[16]
  -------------------------------------------------------------------
                         required time                         14.817    
                         arrival time                          -8.567    
  -------------------------------------------------------------------
                         slack                                  6.250    

Slack (MET) :             6.388ns  (required time - arrival time)
  Source:                 led_inst/counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led_inst/counter_reg[12]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.119ns  (logic 0.828ns (26.543%)  route 2.291ns (73.457%))
  Logic Levels:           3  (LUT5=2 LUT6=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.006ns = ( 15.006 - 10.000 ) 
    Source Clock Delay      (SCD):    5.309ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=1251, routed)        1.707     5.309    led_inst/CLK100MHZ_IBUF_BUFG
    SLICE_X1Y110         FDRE                                         r  led_inst/counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y110         FDRE (Prop_fdre_C_Q)         0.456     5.765 r  led_inst/counter_reg[2]/Q
                         net (fo=2, routed)           0.857     6.622    led_inst/counter_reg[2]
    SLICE_X0Y110         LUT5 (Prop_lut5_I0_O)        0.124     6.746 r  led_inst/counter[0]_i_6/O
                         net (fo=1, routed)           0.417     7.163    led_inst/counter[0]_i_6_n_0
    SLICE_X0Y111         LUT5 (Prop_lut5_I0_O)        0.124     7.287 f  led_inst/counter[0]_i_4/O
                         net (fo=1, routed)           0.417     7.704    led_inst/counter[0]_i_4_n_0
    SLICE_X0Y112         LUT6 (Prop_lut6_I3_O)        0.124     7.828 r  led_inst/counter[0]_i_1/O
                         net (fo=18, routed)          0.600     8.429    led_inst/counter[0]_i_1_n_0
    SLICE_X1Y113         FDRE                                         r  led_inst/counter_reg[12]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=1251, routed)        1.584    15.006    led_inst/CLK100MHZ_IBUF_BUFG
    SLICE_X1Y113         FDRE                                         r  led_inst/counter_reg[12]/C
                         clock pessimism              0.275    15.281    
                         clock uncertainty           -0.035    15.246    
    SLICE_X1Y113         FDRE (Setup_fdre_C_R)       -0.429    14.817    led_inst/counter_reg[12]
  -------------------------------------------------------------------
                         required time                         14.817    
                         arrival time                          -8.429    
  -------------------------------------------------------------------
                         slack                                  6.388    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.104ns  (arrival time - required time)
  Source:                 uart_recv_b8_inst/tp_uart_data_reg[26]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_recv_b8_inst/uart_data_reg[26]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.193ns  (logic 0.141ns (73.018%)  route 0.052ns (26.982%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.997ns
    Source Clock Delay      (SCD):    1.482ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=1251, routed)        0.563     1.482    uart_recv_b8_inst/CLK
    SLICE_X13Y132        FDCE                                         r  uart_recv_b8_inst/tp_uart_data_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y132        FDCE (Prop_fdce_C_Q)         0.141     1.623 r  uart_recv_b8_inst/tp_uart_data_reg[26]/Q
                         net (fo=1, routed)           0.052     1.676    uart_recv_b8_inst/tp_uart_data[26]
    SLICE_X12Y132        FDCE                                         r  uart_recv_b8_inst/uart_data_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=1251, routed)        0.832     1.997    uart_recv_b8_inst/CLK
    SLICE_X12Y132        FDCE                                         r  uart_recv_b8_inst/uart_data_reg[26]/C
                         clock pessimism             -0.501     1.495    
    SLICE_X12Y132        FDCE (Hold_fdce_C_D)         0.076     1.571    uart_recv_b8_inst/uart_data_reg[26]
  -------------------------------------------------------------------
                         required time                         -1.571    
                         arrival time                           1.676    
  -------------------------------------------------------------------
                         slack                                  0.104    

Slack (MET) :             0.106ns  (arrival time - required time)
  Source:                 des_inst/L1_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            des_inst/R2_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.240ns  (logic 0.186ns (77.466%)  route 0.054ns (22.534%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.989ns
    Source Clock Delay      (SCD):    1.475ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=1251, routed)        0.556     1.475    des_inst/CLK100MHZ_IBUF_BUFG
    SLICE_X13Y124        FDRE                                         r  des_inst/L1_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y124        FDRE (Prop_fdre_C_Q)         0.141     1.616 r  des_inst/L1_reg[10]/Q
                         net (fo=1, routed)           0.054     1.671    des_inst/L1[10]
    SLICE_X12Y124        LUT2 (Prop_lut2_I1_O)        0.045     1.716 r  des_inst/R2[10]_i_1/O
                         net (fo=1, routed)           0.000     1.716    des_inst/R20[22]
    SLICE_X12Y124        FDRE                                         r  des_inst/R2_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=1251, routed)        0.824     1.989    des_inst/CLK100MHZ_IBUF_BUFG
    SLICE_X12Y124        FDRE                                         r  des_inst/R2_reg[10]/C
                         clock pessimism             -0.500     1.488    
    SLICE_X12Y124        FDRE (Hold_fdre_C_D)         0.121     1.609    des_inst/R2_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.609    
                         arrival time                           1.716    
  -------------------------------------------------------------------
                         slack                                  0.106    

Slack (MET) :             0.106ns  (arrival time - required time)
  Source:                 des_inst/L2_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            des_inst/R3_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.240ns  (logic 0.186ns (77.466%)  route 0.054ns (22.534%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.989ns
    Source Clock Delay      (SCD):    1.475ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=1251, routed)        0.556     1.475    des_inst/CLK100MHZ_IBUF_BUFG
    SLICE_X9Y125         FDRE                                         r  des_inst/L2_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y125         FDRE (Prop_fdre_C_Q)         0.141     1.616 r  des_inst/L2_reg[20]/Q
                         net (fo=1, routed)           0.054     1.671    des_inst/L2[20]
    SLICE_X8Y125         LUT2 (Prop_lut2_I1_O)        0.045     1.716 r  des_inst/R3[20]_i_1/O
                         net (fo=1, routed)           0.000     1.716    des_inst/R30[12]
    SLICE_X8Y125         FDRE                                         r  des_inst/R3_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=1251, routed)        0.824     1.989    des_inst/CLK100MHZ_IBUF_BUFG
    SLICE_X8Y125         FDRE                                         r  des_inst/R3_reg[20]/C
                         clock pessimism             -0.500     1.488    
    SLICE_X8Y125         FDRE (Hold_fdre_C_D)         0.121     1.609    des_inst/R3_reg[20]
  -------------------------------------------------------------------
                         required time                         -1.609    
                         arrival time                           1.716    
  -------------------------------------------------------------------
                         slack                                  0.106    

Slack (MET) :             0.132ns  (arrival time - required time)
  Source:                 des_inst/L5_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            des_inst/R6_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.237ns  (logic 0.186ns (78.504%)  route 0.051ns (21.496%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.022ns
    Source Clock Delay      (SCD):    1.507ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=1251, routed)        0.588     1.507    des_inst/CLK100MHZ_IBUF_BUFG
    SLICE_X4Y120         FDRE                                         r  des_inst/L5_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y120         FDRE (Prop_fdre_C_Q)         0.141     1.648 r  des_inst/L5_reg[25]/Q
                         net (fo=1, routed)           0.051     1.699    des_inst/L5[25]
    SLICE_X5Y120         LUT2 (Prop_lut2_I1_O)        0.045     1.744 r  des_inst/R6[25]_i_1/O
                         net (fo=1, routed)           0.000     1.744    des_inst/R60[7]
    SLICE_X5Y120         FDRE                                         r  des_inst/R6_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=1251, routed)        0.856     2.022    des_inst/CLK100MHZ_IBUF_BUFG
    SLICE_X5Y120         FDRE                                         r  des_inst/R6_reg[25]/C
                         clock pessimism             -0.501     1.520    
    SLICE_X5Y120         FDRE (Hold_fdre_C_D)         0.092     1.612    des_inst/R6_reg[25]
  -------------------------------------------------------------------
                         required time                         -1.612    
                         arrival time                           1.744    
  -------------------------------------------------------------------
                         slack                                  0.132    

Slack (MET) :             0.138ns  (arrival time - required time)
  Source:                 des_inst/L0_reg[32]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            des_inst/R1_reg[32]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.243ns  (logic 0.186ns (76.391%)  route 0.057ns (23.609%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.022ns
    Source Clock Delay      (SCD):    1.507ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=1251, routed)        0.588     1.507    des_inst/CLK100MHZ_IBUF_BUFG
    SLICE_X5Y129         FDRE                                         r  des_inst/L0_reg[32]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y129         FDRE (Prop_fdre_C_Q)         0.141     1.648 r  des_inst/L0_reg[32]/Q
                         net (fo=1, routed)           0.057     1.706    des_inst/L0[32]
    SLICE_X4Y129         LUT2 (Prop_lut2_I1_O)        0.045     1.751 r  des_inst/R1[32]_i_1/O
                         net (fo=1, routed)           0.000     1.751    des_inst/R10[0]
    SLICE_X4Y129         FDRE                                         r  des_inst/R1_reg[32]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=1251, routed)        0.856     2.022    des_inst/CLK100MHZ_IBUF_BUFG
    SLICE_X4Y129         FDRE                                         r  des_inst/R1_reg[32]/C
                         clock pessimism             -0.501     1.520    
    SLICE_X4Y129         FDRE (Hold_fdre_C_D)         0.092     1.612    des_inst/R1_reg[32]
  -------------------------------------------------------------------
                         required time                         -1.612    
                         arrival time                           1.751    
  -------------------------------------------------------------------
                         slack                                  0.138    

Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 des_inst/L5_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            des_inst/R6_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.186ns (68.106%)  route 0.087ns (31.894%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    1.478ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=1251, routed)        0.559     1.478    des_inst/CLK100MHZ_IBUF_BUFG
    SLICE_X11Y122        FDRE                                         r  des_inst/L5_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y122        FDRE (Prop_fdre_C_Q)         0.141     1.619 r  des_inst/L5_reg[30]/Q
                         net (fo=1, routed)           0.087     1.707    des_inst/L5[30]
    SLICE_X10Y122        LUT2 (Prop_lut2_I1_O)        0.045     1.752 r  des_inst/R6[30]_i_1/O
                         net (fo=1, routed)           0.000     1.752    des_inst/R60[2]
    SLICE_X10Y122        FDRE                                         r  des_inst/R6_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=1251, routed)        0.827     1.992    des_inst/CLK100MHZ_IBUF_BUFG
    SLICE_X10Y122        FDRE                                         r  des_inst/R6_reg[30]/C
                         clock pessimism             -0.500     1.491    
    SLICE_X10Y122        FDRE (Hold_fdre_C_D)         0.120     1.611    des_inst/R6_reg[30]
  -------------------------------------------------------------------
                         required time                         -1.611    
                         arrival time                           1.752    
  -------------------------------------------------------------------
                         slack                                  0.140    

Slack (MET) :             0.143ns  (arrival time - required time)
  Source:                 des_inst/L10_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            des_inst/R11_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.277ns  (logic 0.186ns (67.123%)  route 0.091ns (32.877%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.003ns
    Source Clock Delay      (SCD):    1.486ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=1251, routed)        0.567     1.486    des_inst/CLK100MHZ_IBUF_BUFG
    SLICE_X15Y111        FDRE                                         r  des_inst/L10_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y111        FDRE (Prop_fdre_C_Q)         0.141     1.627 r  des_inst/L10_reg[15]/Q
                         net (fo=1, routed)           0.091     1.719    des_inst/L10[15]
    SLICE_X14Y111        LUT2 (Prop_lut2_I1_O)        0.045     1.764 r  des_inst/R11[15]_i_1/O
                         net (fo=1, routed)           0.000     1.764    des_inst/R110[17]
    SLICE_X14Y111        FDRE                                         r  des_inst/R11_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=1251, routed)        0.838     2.003    des_inst/CLK100MHZ_IBUF_BUFG
    SLICE_X14Y111        FDRE                                         r  des_inst/R11_reg[15]/C
                         clock pessimism             -0.503     1.499    
    SLICE_X14Y111        FDRE (Hold_fdre_C_D)         0.121     1.620    des_inst/R11_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.620    
                         arrival time                           1.764    
  -------------------------------------------------------------------
                         slack                                  0.143    

Slack (MET) :             0.143ns  (arrival time - required time)
  Source:                 des_inst/L0_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            des_inst/R1_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.277ns  (logic 0.186ns (67.123%)  route 0.091ns (32.877%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.989ns
    Source Clock Delay      (SCD):    1.475ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=1251, routed)        0.556     1.475    des_inst/CLK100MHZ_IBUF_BUFG
    SLICE_X13Y124        FDRE                                         r  des_inst/L0_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y124        FDRE (Prop_fdre_C_Q)         0.141     1.616 r  des_inst/L0_reg[16]/Q
                         net (fo=1, routed)           0.091     1.708    des_inst/L0[16]
    SLICE_X12Y124        LUT2 (Prop_lut2_I1_O)        0.045     1.753 r  des_inst/R1[16]_i_1/O
                         net (fo=1, routed)           0.000     1.753    des_inst/R10[16]
    SLICE_X12Y124        FDRE                                         r  des_inst/R1_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=1251, routed)        0.824     1.989    des_inst/CLK100MHZ_IBUF_BUFG
    SLICE_X12Y124        FDRE                                         r  des_inst/R1_reg[16]/C
                         clock pessimism             -0.500     1.488    
    SLICE_X12Y124        FDRE (Hold_fdre_C_D)         0.121     1.609    des_inst/R1_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.609    
                         arrival time                           1.753    
  -------------------------------------------------------------------
                         slack                                  0.143    

Slack (MET) :             0.145ns  (arrival time - required time)
  Source:                 des_inst/R10_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            des_inst/L11_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.220ns  (logic 0.141ns (64.051%)  route 0.079ns (35.949%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.001ns
    Source Clock Delay      (SCD):    1.485ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=1251, routed)        0.566     1.485    des_inst/CLK100MHZ_IBUF_BUFG
    SLICE_X11Y112        FDRE                                         r  des_inst/R10_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y112        FDRE (Prop_fdre_C_Q)         0.141     1.626 r  des_inst/R10_reg[6]/Q
                         net (fo=5, routed)           0.079     1.706    des_inst/R10_reg_n_0_[6]
    SLICE_X11Y112        FDRE                                         r  des_inst/L11_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=1251, routed)        0.836     2.001    des_inst/CLK100MHZ_IBUF_BUFG
    SLICE_X11Y112        FDRE                                         r  des_inst/L11_reg[6]/C
                         clock pessimism             -0.515     1.485    
    SLICE_X11Y112        FDRE (Hold_fdre_C_D)         0.075     1.560    des_inst/L11_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.560    
                         arrival time                           1.706    
  -------------------------------------------------------------------
                         slack                                  0.145    

Slack (MET) :             0.151ns  (arrival time - required time)
  Source:                 uart_recv_b8_inst/tp_uart_data_reg[52]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_recv_b8_inst/uart_data_reg[52]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.241ns  (logic 0.141ns (58.505%)  route 0.100ns (41.495%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.026ns
    Source Clock Delay      (SCD):    1.511ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=1251, routed)        0.592     1.511    uart_recv_b8_inst/CLK
    SLICE_X7Y133         FDCE                                         r  uart_recv_b8_inst/tp_uart_data_reg[52]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y133         FDCE (Prop_fdce_C_Q)         0.141     1.652 r  uart_recv_b8_inst/tp_uart_data_reg[52]/Q
                         net (fo=1, routed)           0.100     1.752    uart_recv_b8_inst/tp_uart_data[52]
    SLICE_X5Y133         FDCE                                         r  uart_recv_b8_inst/uart_data_reg[52]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=1251, routed)        0.860     2.026    uart_recv_b8_inst/CLK
    SLICE_X5Y133         FDCE                                         r  uart_recv_b8_inst/uart_data_reg[52]/C
                         clock pessimism             -0.500     1.525    
    SLICE_X5Y133         FDCE (Hold_fdce_C_D)         0.076     1.601    uart_recv_b8_inst/uart_data_reg[52]
  -------------------------------------------------------------------
                         required time                         -1.601    
                         arrival time                           1.752    
  -------------------------------------------------------------------
                         slack                                  0.151    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK100MHZ }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  CLK100MHZ_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X10Y130   des_inst/L0_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X10Y129   des_inst/L0_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X12Y128   des_inst/L0_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X10Y129   des_inst/L0_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X13Y125   des_inst/L0_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X12Y129   des_inst/L0_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X13Y124   des_inst/L0_reg[16]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X13Y126   des_inst/L0_reg[17]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X13Y127   des_inst/L0_reg[18]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X10Y130   des_inst/L0_reg[10]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X10Y130   des_inst/L0_reg[10]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X10Y129   des_inst/L0_reg[11]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X10Y129   des_inst/L0_reg[11]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X12Y128   des_inst/L0_reg[12]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X12Y128   des_inst/L0_reg[12]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X10Y129   des_inst/L0_reg[13]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X10Y129   des_inst/L0_reg[13]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X13Y125   des_inst/L0_reg[14]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X13Y125   des_inst/L0_reg[14]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X10Y130   des_inst/L0_reg[10]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X10Y130   des_inst/L0_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X10Y129   des_inst/L0_reg[11]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X10Y129   des_inst/L0_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X12Y128   des_inst/L0_reg[12]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X12Y128   des_inst/L0_reg[12]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X10Y129   des_inst/L0_reg[13]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X10Y129   des_inst/L0_reg[13]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X13Y125   des_inst/L0_reg[14]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X13Y125   des_inst/L0_reg[14]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay            15 Endpoints
Min Delay            15 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 led_inst/AN_reg[6]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AN[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.130ns  (logic 3.974ns (48.874%)  route 4.157ns (51.126%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=1251, routed)        1.709     5.311    led_inst/CLK100MHZ_IBUF_BUFG
    SLICE_X3Y106         FDSE                                         r  led_inst/AN_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y106         FDSE (Prop_fdse_C_Q)         0.456     5.767 r  led_inst/AN_reg[6]/Q
                         net (fo=1, routed)           4.157     9.924    AN_OBUF[6]
    K2                   OBUF (Prop_obuf_I_O)         3.518    13.441 r  AN_OBUF[6]_inst/O
                         net (fo=0)                   0.000    13.441    AN[6]
    K2                                                                r  AN[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 led_inst/CB_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CB
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.748ns  (logic 4.146ns (53.517%)  route 3.602ns (46.483%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=1251, routed)        1.708     5.310    led_inst/CLK100MHZ_IBUF_BUFG
    SLICE_X0Y108         FDRE                                         r  led_inst/CB_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y108         FDRE (Prop_fdre_C_Q)         0.419     5.729 r  led_inst/CB_reg/Q
                         net (fo=1, routed)           3.602     9.331    CB_OBUF
    R10                  OBUF (Prop_obuf_I_O)         3.727    13.058 r  CB_OBUF_inst/O
                         net (fo=0)                   0.000    13.058    CB
    R10                                                               r  CB (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 led_inst/AN_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AN[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.629ns  (logic 4.092ns (53.643%)  route 3.536ns (46.357%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=1251, routed)        1.709     5.311    led_inst/CLK100MHZ_IBUF_BUFG
    SLICE_X2Y106         FDSE                                         r  led_inst/AN_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y106         FDSE (Prop_fdse_C_Q)         0.518     5.829 r  led_inst/AN_reg[2]/Q
                         net (fo=1, routed)           3.536     9.366    AN_OBUF[2]
    T9                   OBUF (Prop_obuf_I_O)         3.574    12.940 r  AN_OBUF[2]_inst/O
                         net (fo=0)                   0.000    12.940    AN[2]
    T9                                                                r  AN[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 led_inst/CA_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CA
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.622ns  (logic 4.033ns (52.911%)  route 3.589ns (47.089%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=1251, routed)        1.708     5.310    led_inst/CLK100MHZ_IBUF_BUFG
    SLICE_X0Y108         FDRE                                         r  led_inst/CA_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y108         FDRE (Prop_fdre_C_Q)         0.456     5.766 r  led_inst/CA_reg/Q
                         net (fo=1, routed)           3.589     9.356    CA_OBUF
    T10                  OBUF (Prop_obuf_I_O)         3.577    12.933 r  CA_OBUF_inst/O
                         net (fo=0)                   0.000    12.933    CA
    T10                                                               r  CA (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 led_inst/AN_reg[7]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AN[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.547ns  (logic 4.009ns (53.127%)  route 3.537ns (46.873%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=1251, routed)        1.709     5.311    led_inst/CLK100MHZ_IBUF_BUFG
    SLICE_X1Y106         FDSE                                         r  led_inst/AN_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y106         FDSE (Prop_fdse_C_Q)         0.456     5.767 r  led_inst/AN_reg[7]/Q
                         net (fo=1, routed)           3.537     9.305    AN_OBUF[7]
    U13                  OBUF (Prop_obuf_I_O)         3.553    12.858 r  AN_OBUF[7]_inst/O
                         net (fo=0)                   0.000    12.858    AN[7]
    U13                                                               r  AN[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 led_inst/CF_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CF
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.489ns  (logic 4.155ns (55.474%)  route 3.335ns (44.526%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=1251, routed)        1.708     5.310    led_inst/CLK100MHZ_IBUF_BUFG
    SLICE_X0Y108         FDRE                                         r  led_inst/CF_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y108         FDRE (Prop_fdre_C_Q)         0.419     5.729 r  led_inst/CF_reg/Q
                         net (fo=1, routed)           3.335     9.064    CF_OBUF
    T11                  OBUF (Prop_obuf_I_O)         3.736    12.800 r  CF_OBUF_inst/O
                         net (fo=0)                   0.000    12.800    CF
    T11                                                               r  CF (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 led_inst/AN_reg[5]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AN[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.933ns  (logic 4.008ns (57.804%)  route 2.926ns (42.196%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=1251, routed)        1.709     5.311    led_inst/CLK100MHZ_IBUF_BUFG
    SLICE_X1Y106         FDSE                                         r  led_inst/AN_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y106         FDSE (Prop_fdse_C_Q)         0.456     5.767 r  led_inst/AN_reg[5]/Q
                         net (fo=1, routed)           2.926     8.693    AN_OBUF[5]
    T14                  OBUF (Prop_obuf_I_O)         3.552    12.245 r  AN_OBUF[5]_inst/O
                         net (fo=0)                   0.000    12.245    AN[5]
    T14                                                               r  AN[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 led_inst/CE_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CE
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.794ns  (logic 3.990ns (58.723%)  route 2.804ns (41.277%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=1251, routed)        1.708     5.310    led_inst/CLK100MHZ_IBUF_BUFG
    SLICE_X0Y108         FDRE                                         r  led_inst/CE_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y108         FDRE (Prop_fdre_C_Q)         0.456     5.766 r  led_inst/CE_reg/Q
                         net (fo=1, routed)           2.804     8.571    CE_OBUF
    P15                  OBUF (Prop_obuf_I_O)         3.534    12.104 r  CE_OBUF_inst/O
                         net (fo=0)                   0.000    12.104    CE
    P15                                                               r  CE (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 led_inst/AN_reg[4]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AN[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.510ns  (logic 4.006ns (61.538%)  route 2.504ns (38.462%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=1251, routed)        1.709     5.311    led_inst/CLK100MHZ_IBUF_BUFG
    SLICE_X1Y106         FDSE                                         r  led_inst/AN_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y106         FDSE (Prop_fdse_C_Q)         0.456     5.767 r  led_inst/AN_reg[4]/Q
                         net (fo=1, routed)           2.504     8.271    AN_OBUF[4]
    P14                  OBUF (Prop_obuf_I_O)         3.550    11.821 r  AN_OBUF[4]_inst/O
                         net (fo=0)                   0.000    11.821    AN[4]
    P14                                                               r  AN[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 led_inst/CG_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CG
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.275ns  (logic 3.993ns (63.640%)  route 2.282ns (36.360%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=1251, routed)        1.708     5.310    led_inst/CLK100MHZ_IBUF_BUFG
    SLICE_X0Y108         FDRE                                         r  led_inst/CG_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y108         FDRE (Prop_fdre_C_Q)         0.456     5.766 r  led_inst/CG_reg/Q
                         net (fo=1, routed)           2.282     8.048    CG_OBUF
    L18                  OBUF (Prop_obuf_I_O)         3.537    11.585 r  CG_OBUF_inst/O
                         net (fo=0)                   0.000    11.585    CG
    L18                                                               r  CG (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 led_inst/CC_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CC
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.776ns  (logic 1.335ns (75.195%)  route 0.440ns (24.805%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=1251, routed)        0.597     1.516    led_inst/CLK100MHZ_IBUF_BUFG
    SLICE_X0Y108         FDRE                                         r  led_inst/CC_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y108         FDRE (Prop_fdre_C_Q)         0.141     1.657 r  led_inst/CC_reg/Q
                         net (fo=1, routed)           0.440     2.098    CC_OBUF
    K16                  OBUF (Prop_obuf_I_O)         1.194     3.292 r  CC_OBUF_inst/O
                         net (fo=0)                   0.000     3.292    CC
    K16                                                               r  CC (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 led_inst/AN_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AN[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.780ns  (logic 1.400ns (78.676%)  route 0.380ns (21.324%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=1251, routed)        0.598     1.517    led_inst/CLK100MHZ_IBUF_BUFG
    SLICE_X2Y106         FDSE                                         r  led_inst/AN_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y106         FDSE (Prop_fdse_C_Q)         0.164     1.681 r  led_inst/AN_reg[0]/Q
                         net (fo=1, routed)           0.380     2.061    AN_OBUF[0]
    J17                  OBUF (Prop_obuf_I_O)         1.236     3.297 r  AN_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.297    AN[0]
    J17                                                               r  AN[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 led_inst/AN_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AN[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.797ns  (logic 1.400ns (77.940%)  route 0.396ns (22.060%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=1251, routed)        0.598     1.517    led_inst/CLK100MHZ_IBUF_BUFG
    SLICE_X2Y106         FDSE                                         r  led_inst/AN_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y106         FDSE (Prop_fdse_C_Q)         0.164     1.681 r  led_inst/AN_reg[1]/Q
                         net (fo=1, routed)           0.396     2.078    AN_OBUF[1]
    J18                  OBUF (Prop_obuf_I_O)         1.236     3.314 r  AN_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.314    AN[1]
    J18                                                               r  AN[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 led_inst/AN_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AN[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.828ns  (logic 1.417ns (77.494%)  route 0.411ns (22.506%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=1251, routed)        0.598     1.517    led_inst/CLK100MHZ_IBUF_BUFG
    SLICE_X2Y106         FDSE                                         r  led_inst/AN_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y106         FDSE (Prop_fdse_C_Q)         0.164     1.681 r  led_inst/AN_reg[3]/Q
                         net (fo=1, routed)           0.411     2.093    AN_OBUF[3]
    J14                  OBUF (Prop_obuf_I_O)         1.253     3.346 r  AN_OBUF[3]_inst/O
                         net (fo=0)                   0.000     3.346    AN[3]
    J14                                                               r  AN[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 led_inst/CD_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CD
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.861ns  (logic 1.432ns (76.930%)  route 0.429ns (23.070%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=1251, routed)        0.597     1.516    led_inst/CLK100MHZ_IBUF_BUFG
    SLICE_X0Y108         FDRE                                         r  led_inst/CD_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y108         FDRE (Prop_fdre_C_Q)         0.128     1.644 r  led_inst/CD_reg/Q
                         net (fo=1, routed)           0.429     2.074    CD_OBUF
    K13                  OBUF (Prop_obuf_I_O)         1.304     3.378 r  CD_OBUF_inst/O
                         net (fo=0)                   0.000     3.378    CD
    K13                                                               r  CD (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 led_inst/CG_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CG
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.963ns  (logic 1.379ns (70.267%)  route 0.584ns (29.733%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=1251, routed)        0.597     1.516    led_inst/CLK100MHZ_IBUF_BUFG
    SLICE_X0Y108         FDRE                                         r  led_inst/CG_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y108         FDRE (Prop_fdre_C_Q)         0.141     1.657 r  led_inst/CG_reg/Q
                         net (fo=1, routed)           0.584     2.241    CG_OBUF
    L18                  OBUF (Prop_obuf_I_O)         1.238     3.479 r  CG_OBUF_inst/O
                         net (fo=0)                   0.000     3.479    CG
    L18                                                               r  CG (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 led_inst/AN_reg[4]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AN[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.068ns  (logic 1.392ns (67.280%)  route 0.677ns (32.720%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=1251, routed)        0.598     1.517    led_inst/CLK100MHZ_IBUF_BUFG
    SLICE_X1Y106         FDSE                                         r  led_inst/AN_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y106         FDSE (Prop_fdse_C_Q)         0.141     1.658 r  led_inst/AN_reg[4]/Q
                         net (fo=1, routed)           0.677     2.335    AN_OBUF[4]
    P14                  OBUF (Prop_obuf_I_O)         1.251     3.586 r  AN_OBUF[4]_inst/O
                         net (fo=0)                   0.000     3.586    AN[4]
    P14                                                               r  AN[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 led_inst/CE_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CE
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.233ns  (logic 1.375ns (61.602%)  route 0.857ns (38.398%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=1251, routed)        0.597     1.516    led_inst/CLK100MHZ_IBUF_BUFG
    SLICE_X0Y108         FDRE                                         r  led_inst/CE_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y108         FDRE (Prop_fdre_C_Q)         0.141     1.657 r  led_inst/CE_reg/Q
                         net (fo=1, routed)           0.857     2.515    CE_OBUF
    P15                  OBUF (Prop_obuf_I_O)         1.234     3.749 r  CE_OBUF_inst/O
                         net (fo=0)                   0.000     3.749    CE
    P15                                                               r  CE (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 led_inst/AN_reg[5]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AN[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.270ns  (logic 1.393ns (61.383%)  route 0.877ns (38.617%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=1251, routed)        0.598     1.517    led_inst/CLK100MHZ_IBUF_BUFG
    SLICE_X1Y106         FDSE                                         r  led_inst/AN_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y106         FDSE (Prop_fdse_C_Q)         0.141     1.658 r  led_inst/AN_reg[5]/Q
                         net (fo=1, routed)           0.877     2.535    AN_OBUF[5]
    T14                  OBUF (Prop_obuf_I_O)         1.252     3.787 r  AN_OBUF[5]_inst/O
                         net (fo=0)                   0.000     3.787    AN[5]
    T14                                                               r  AN[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 led_inst/CF_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CF
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.490ns  (logic 1.442ns (57.923%)  route 1.048ns (42.077%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=1251, routed)        0.597     1.516    led_inst/CLK100MHZ_IBUF_BUFG
    SLICE_X0Y108         FDRE                                         r  led_inst/CF_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y108         FDRE (Prop_fdre_C_Q)         0.128     1.644 r  led_inst/CF_reg/Q
                         net (fo=1, routed)           1.048     2.692    CF_OBUF
    T11                  OBUF (Prop_obuf_I_O)         1.314     4.006 r  CF_OBUF_inst/O
                         net (fo=0)                   0.000     4.006    CF
    T11                                                               r  CF (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay           170 Endpoints
Min Delay           170 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 CPU_RESETN
                            (input port)
  Destination:            uart_recv_b8_inst/tp_uart_data_reg[0]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.685ns  (logic 1.631ns (28.690%)  route 4.054ns (71.310%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.922ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.922ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  CPU_RESETN (IN)
                         net (fo=0)                   0.000     0.000    CPU_RESETN
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 r  CPU_RESETN_IBUF_inst/O
                         net (fo=1, routed)           1.464     2.971    uart_recv_b8_inst/uart_recv_inst/CPU_RESETN_IBUF
    SLICE_X2Y136         LUT1 (Prop_lut1_I0_O)        0.124     3.095 f  uart_recv_b8_inst/uart_recv_inst/clk_cnt[9]_i_2/O
                         net (fo=169, routed)         2.590     5.685    uart_recv_b8_inst/uart_recv_inst_n_0
    SLICE_X15Y132        FDCE                                         f  uart_recv_b8_inst/tp_uart_data_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=1251, routed)        1.500     4.922    uart_recv_b8_inst/CLK
    SLICE_X15Y132        FDCE                                         r  uart_recv_b8_inst/tp_uart_data_reg[0]/C

Slack:                    inf
  Source:                 CPU_RESETN
                            (input port)
  Destination:            uart_recv_b8_inst/tp_uart_data_reg[3]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.685ns  (logic 1.631ns (28.690%)  route 4.054ns (71.310%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.922ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.922ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  CPU_RESETN (IN)
                         net (fo=0)                   0.000     0.000    CPU_RESETN
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 r  CPU_RESETN_IBUF_inst/O
                         net (fo=1, routed)           1.464     2.971    uart_recv_b8_inst/uart_recv_inst/CPU_RESETN_IBUF
    SLICE_X2Y136         LUT1 (Prop_lut1_I0_O)        0.124     3.095 f  uart_recv_b8_inst/uart_recv_inst/clk_cnt[9]_i_2/O
                         net (fo=169, routed)         2.590     5.685    uart_recv_b8_inst/uart_recv_inst_n_0
    SLICE_X15Y132        FDCE                                         f  uart_recv_b8_inst/tp_uart_data_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=1251, routed)        1.500     4.922    uart_recv_b8_inst/CLK
    SLICE_X15Y132        FDCE                                         r  uart_recv_b8_inst/tp_uart_data_reg[3]/C

Slack:                    inf
  Source:                 CPU_RESETN
                            (input port)
  Destination:            uart_recv_b8_inst/tp_uart_data_reg[5]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.685ns  (logic 1.631ns (28.690%)  route 4.054ns (71.310%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.922ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.922ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  CPU_RESETN (IN)
                         net (fo=0)                   0.000     0.000    CPU_RESETN
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 r  CPU_RESETN_IBUF_inst/O
                         net (fo=1, routed)           1.464     2.971    uart_recv_b8_inst/uart_recv_inst/CPU_RESETN_IBUF
    SLICE_X2Y136         LUT1 (Prop_lut1_I0_O)        0.124     3.095 f  uart_recv_b8_inst/uart_recv_inst/clk_cnt[9]_i_2/O
                         net (fo=169, routed)         2.590     5.685    uart_recv_b8_inst/uart_recv_inst_n_0
    SLICE_X15Y132        FDCE                                         f  uart_recv_b8_inst/tp_uart_data_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=1251, routed)        1.500     4.922    uart_recv_b8_inst/CLK
    SLICE_X15Y132        FDCE                                         r  uart_recv_b8_inst/tp_uart_data_reg[5]/C

Slack:                    inf
  Source:                 CPU_RESETN
                            (input port)
  Destination:            uart_recv_b8_inst/uart_data_reg[29]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.685ns  (logic 1.631ns (28.690%)  route 4.054ns (71.310%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.922ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.922ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  CPU_RESETN (IN)
                         net (fo=0)                   0.000     0.000    CPU_RESETN
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 r  CPU_RESETN_IBUF_inst/O
                         net (fo=1, routed)           1.464     2.971    uart_recv_b8_inst/uart_recv_inst/CPU_RESETN_IBUF
    SLICE_X2Y136         LUT1 (Prop_lut1_I0_O)        0.124     3.095 f  uart_recv_b8_inst/uart_recv_inst/clk_cnt[9]_i_2/O
                         net (fo=169, routed)         2.590     5.685    uart_recv_b8_inst/uart_recv_inst_n_0
    SLICE_X14Y132        FDCE                                         f  uart_recv_b8_inst/uart_data_reg[29]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=1251, routed)        1.500     4.922    uart_recv_b8_inst/CLK
    SLICE_X14Y132        FDCE                                         r  uart_recv_b8_inst/uart_data_reg[29]/C

Slack:                    inf
  Source:                 CPU_RESETN
                            (input port)
  Destination:            uart_recv_b8_inst/uart_data_reg[32]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.685ns  (logic 1.631ns (28.690%)  route 4.054ns (71.310%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.922ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.922ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  CPU_RESETN (IN)
                         net (fo=0)                   0.000     0.000    CPU_RESETN
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 r  CPU_RESETN_IBUF_inst/O
                         net (fo=1, routed)           1.464     2.971    uart_recv_b8_inst/uart_recv_inst/CPU_RESETN_IBUF
    SLICE_X2Y136         LUT1 (Prop_lut1_I0_O)        0.124     3.095 f  uart_recv_b8_inst/uart_recv_inst/clk_cnt[9]_i_2/O
                         net (fo=169, routed)         2.590     5.685    uart_recv_b8_inst/uart_recv_inst_n_0
    SLICE_X14Y132        FDCE                                         f  uart_recv_b8_inst/uart_data_reg[32]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=1251, routed)        1.500     4.922    uart_recv_b8_inst/CLK
    SLICE_X14Y132        FDCE                                         r  uart_recv_b8_inst/uart_data_reg[32]/C

Slack:                    inf
  Source:                 CPU_RESETN
                            (input port)
  Destination:            uart_recv_b8_inst/uart_data_reg[35]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.685ns  (logic 1.631ns (28.690%)  route 4.054ns (71.310%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.922ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.922ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  CPU_RESETN (IN)
                         net (fo=0)                   0.000     0.000    CPU_RESETN
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 r  CPU_RESETN_IBUF_inst/O
                         net (fo=1, routed)           1.464     2.971    uart_recv_b8_inst/uart_recv_inst/CPU_RESETN_IBUF
    SLICE_X2Y136         LUT1 (Prop_lut1_I0_O)        0.124     3.095 f  uart_recv_b8_inst/uart_recv_inst/clk_cnt[9]_i_2/O
                         net (fo=169, routed)         2.590     5.685    uart_recv_b8_inst/uart_recv_inst_n_0
    SLICE_X14Y132        FDCE                                         f  uart_recv_b8_inst/uart_data_reg[35]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=1251, routed)        1.500     4.922    uart_recv_b8_inst/CLK
    SLICE_X14Y132        FDCE                                         r  uart_recv_b8_inst/uart_data_reg[35]/C

Slack:                    inf
  Source:                 CPU_RESETN
                            (input port)
  Destination:            uart_recv_b8_inst/uart_data_reg[37]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.685ns  (logic 1.631ns (28.690%)  route 4.054ns (71.310%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.922ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.922ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  CPU_RESETN (IN)
                         net (fo=0)                   0.000     0.000    CPU_RESETN
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 r  CPU_RESETN_IBUF_inst/O
                         net (fo=1, routed)           1.464     2.971    uart_recv_b8_inst/uart_recv_inst/CPU_RESETN_IBUF
    SLICE_X2Y136         LUT1 (Prop_lut1_I0_O)        0.124     3.095 f  uart_recv_b8_inst/uart_recv_inst/clk_cnt[9]_i_2/O
                         net (fo=169, routed)         2.590     5.685    uart_recv_b8_inst/uart_recv_inst_n_0
    SLICE_X14Y132        FDCE                                         f  uart_recv_b8_inst/uart_data_reg[37]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=1251, routed)        1.500     4.922    uart_recv_b8_inst/CLK
    SLICE_X14Y132        FDCE                                         r  uart_recv_b8_inst/uart_data_reg[37]/C

Slack:                    inf
  Source:                 CPU_RESETN
                            (input port)
  Destination:            uart_recv_b8_inst/uart_data_reg[3]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.685ns  (logic 1.631ns (28.690%)  route 4.054ns (71.310%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.922ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.922ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  CPU_RESETN (IN)
                         net (fo=0)                   0.000     0.000    CPU_RESETN
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 r  CPU_RESETN_IBUF_inst/O
                         net (fo=1, routed)           1.464     2.971    uart_recv_b8_inst/uart_recv_inst/CPU_RESETN_IBUF
    SLICE_X2Y136         LUT1 (Prop_lut1_I0_O)        0.124     3.095 f  uart_recv_b8_inst/uart_recv_inst/clk_cnt[9]_i_2/O
                         net (fo=169, routed)         2.590     5.685    uart_recv_b8_inst/uart_recv_inst_n_0
    SLICE_X14Y132        FDCE                                         f  uart_recv_b8_inst/uart_data_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=1251, routed)        1.500     4.922    uart_recv_b8_inst/CLK
    SLICE_X14Y132        FDCE                                         r  uart_recv_b8_inst/uart_data_reg[3]/C

Slack:                    inf
  Source:                 CPU_RESETN
                            (input port)
  Destination:            uart_recv_b8_inst/uart_data_reg[53]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.685ns  (logic 1.631ns (28.690%)  route 4.054ns (71.310%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.922ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.922ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  CPU_RESETN (IN)
                         net (fo=0)                   0.000     0.000    CPU_RESETN
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 r  CPU_RESETN_IBUF_inst/O
                         net (fo=1, routed)           1.464     2.971    uart_recv_b8_inst/uart_recv_inst/CPU_RESETN_IBUF
    SLICE_X2Y136         LUT1 (Prop_lut1_I0_O)        0.124     3.095 f  uart_recv_b8_inst/uart_recv_inst/clk_cnt[9]_i_2/O
                         net (fo=169, routed)         2.590     5.685    uart_recv_b8_inst/uart_recv_inst_n_0
    SLICE_X14Y132        FDCE                                         f  uart_recv_b8_inst/uart_data_reg[53]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=1251, routed)        1.500     4.922    uart_recv_b8_inst/CLK
    SLICE_X14Y132        FDCE                                         r  uart_recv_b8_inst/uart_data_reg[53]/C

Slack:                    inf
  Source:                 CPU_RESETN
                            (input port)
  Destination:            uart_recv_b8_inst/uart_data_reg[5]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.685ns  (logic 1.631ns (28.690%)  route 4.054ns (71.310%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.922ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.922ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  CPU_RESETN (IN)
                         net (fo=0)                   0.000     0.000    CPU_RESETN
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 r  CPU_RESETN_IBUF_inst/O
                         net (fo=1, routed)           1.464     2.971    uart_recv_b8_inst/uart_recv_inst/CPU_RESETN_IBUF
    SLICE_X2Y136         LUT1 (Prop_lut1_I0_O)        0.124     3.095 f  uart_recv_b8_inst/uart_recv_inst/clk_cnt[9]_i_2/O
                         net (fo=169, routed)         2.590     5.685    uart_recv_b8_inst/uart_recv_inst_n_0
    SLICE_X14Y132        FDCE                                         f  uart_recv_b8_inst/uart_data_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=1251, routed)        1.500     4.922    uart_recv_b8_inst/CLK
    SLICE_X14Y132        FDCE                                         r  uart_recv_b8_inst/uart_data_reg[5]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 JB[1]
                            (input port)
  Destination:            uart_recv_b8_inst/uart_recv_inst/uart_rxd_d0_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.868ns  (logic 0.251ns (28.873%)  route 0.618ns (71.127%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.000ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D14                                               0.000     0.000 r  JB[1] (INOUT)
                         net (fo=0)                   0.000     0.000    JB[1]
    D14                  IBUF (Prop_ibuf_I_O)         0.251     0.251 r  JB_IBUF[1]_inst/O
                         net (fo=1, routed)           0.618     0.868    uart_recv_b8_inst/uart_recv_inst/JB_IBUF[0]
    SLICE_X9Y135         FDCE                                         r  uart_recv_b8_inst/uart_recv_inst/uart_rxd_d0_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=1251, routed)        0.835     2.000    uart_recv_b8_inst/uart_recv_inst/CLK
    SLICE_X9Y135         FDCE                                         r  uart_recv_b8_inst/uart_recv_inst/uart_rxd_d0_reg/C

Slack:                    inf
  Source:                 CPU_RESETN
                            (input port)
  Destination:            uart_recv_b8_inst/uart_data_reg[2]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.123ns  (logic 0.320ns (28.457%)  route 0.803ns (71.543%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.026ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.026ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  CPU_RESETN (IN)
                         net (fo=0)                   0.000     0.000    CPU_RESETN
    C12                  IBUF (Prop_ibuf_I_O)         0.275     0.275 r  CPU_RESETN_IBUF_inst/O
                         net (fo=1, routed)           0.557     0.832    uart_recv_b8_inst/uart_recv_inst/CPU_RESETN_IBUF
    SLICE_X2Y136         LUT1 (Prop_lut1_I0_O)        0.045     0.877 f  uart_recv_b8_inst/uart_recv_inst/clk_cnt[9]_i_2/O
                         net (fo=169, routed)         0.247     1.123    uart_recv_b8_inst/uart_recv_inst_n_0
    SLICE_X5Y133         FDCE                                         f  uart_recv_b8_inst/uart_data_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=1251, routed)        0.860     2.026    uart_recv_b8_inst/CLK
    SLICE_X5Y133         FDCE                                         r  uart_recv_b8_inst/uart_data_reg[2]/C

Slack:                    inf
  Source:                 CPU_RESETN
                            (input port)
  Destination:            uart_recv_b8_inst/uart_data_reg[31]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.123ns  (logic 0.320ns (28.457%)  route 0.803ns (71.543%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.026ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.026ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  CPU_RESETN (IN)
                         net (fo=0)                   0.000     0.000    CPU_RESETN
    C12                  IBUF (Prop_ibuf_I_O)         0.275     0.275 r  CPU_RESETN_IBUF_inst/O
                         net (fo=1, routed)           0.557     0.832    uart_recv_b8_inst/uart_recv_inst/CPU_RESETN_IBUF
    SLICE_X2Y136         LUT1 (Prop_lut1_I0_O)        0.045     0.877 f  uart_recv_b8_inst/uart_recv_inst/clk_cnt[9]_i_2/O
                         net (fo=169, routed)         0.247     1.123    uart_recv_b8_inst/uart_recv_inst_n_0
    SLICE_X5Y133         FDCE                                         f  uart_recv_b8_inst/uart_data_reg[31]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=1251, routed)        0.860     2.026    uart_recv_b8_inst/CLK
    SLICE_X5Y133         FDCE                                         r  uart_recv_b8_inst/uart_data_reg[31]/C

Slack:                    inf
  Source:                 CPU_RESETN
                            (input port)
  Destination:            uart_recv_b8_inst/uart_data_reg[33]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.123ns  (logic 0.320ns (28.457%)  route 0.803ns (71.543%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.026ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.026ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  CPU_RESETN (IN)
                         net (fo=0)                   0.000     0.000    CPU_RESETN
    C12                  IBUF (Prop_ibuf_I_O)         0.275     0.275 r  CPU_RESETN_IBUF_inst/O
                         net (fo=1, routed)           0.557     0.832    uart_recv_b8_inst/uart_recv_inst/CPU_RESETN_IBUF
    SLICE_X2Y136         LUT1 (Prop_lut1_I0_O)        0.045     0.877 f  uart_recv_b8_inst/uart_recv_inst/clk_cnt[9]_i_2/O
                         net (fo=169, routed)         0.247     1.123    uart_recv_b8_inst/uart_recv_inst_n_0
    SLICE_X5Y133         FDCE                                         f  uart_recv_b8_inst/uart_data_reg[33]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=1251, routed)        0.860     2.026    uart_recv_b8_inst/CLK
    SLICE_X5Y133         FDCE                                         r  uart_recv_b8_inst/uart_data_reg[33]/C

Slack:                    inf
  Source:                 CPU_RESETN
                            (input port)
  Destination:            uart_recv_b8_inst/uart_data_reg[39]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.123ns  (logic 0.320ns (28.457%)  route 0.803ns (71.543%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.026ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.026ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  CPU_RESETN (IN)
                         net (fo=0)                   0.000     0.000    CPU_RESETN
    C12                  IBUF (Prop_ibuf_I_O)         0.275     0.275 r  CPU_RESETN_IBUF_inst/O
                         net (fo=1, routed)           0.557     0.832    uart_recv_b8_inst/uart_recv_inst/CPU_RESETN_IBUF
    SLICE_X2Y136         LUT1 (Prop_lut1_I0_O)        0.045     0.877 f  uart_recv_b8_inst/uart_recv_inst/clk_cnt[9]_i_2/O
                         net (fo=169, routed)         0.247     1.123    uart_recv_b8_inst/uart_recv_inst_n_0
    SLICE_X5Y133         FDCE                                         f  uart_recv_b8_inst/uart_data_reg[39]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=1251, routed)        0.860     2.026    uart_recv_b8_inst/CLK
    SLICE_X5Y133         FDCE                                         r  uart_recv_b8_inst/uart_data_reg[39]/C

Slack:                    inf
  Source:                 CPU_RESETN
                            (input port)
  Destination:            uart_recv_b8_inst/uart_data_reg[48]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.123ns  (logic 0.320ns (28.457%)  route 0.803ns (71.543%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.026ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.026ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  CPU_RESETN (IN)
                         net (fo=0)                   0.000     0.000    CPU_RESETN
    C12                  IBUF (Prop_ibuf_I_O)         0.275     0.275 r  CPU_RESETN_IBUF_inst/O
                         net (fo=1, routed)           0.557     0.832    uart_recv_b8_inst/uart_recv_inst/CPU_RESETN_IBUF
    SLICE_X2Y136         LUT1 (Prop_lut1_I0_O)        0.045     0.877 f  uart_recv_b8_inst/uart_recv_inst/clk_cnt[9]_i_2/O
                         net (fo=169, routed)         0.247     1.123    uart_recv_b8_inst/uart_recv_inst_n_0
    SLICE_X5Y133         FDCE                                         f  uart_recv_b8_inst/uart_data_reg[48]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=1251, routed)        0.860     2.026    uart_recv_b8_inst/CLK
    SLICE_X5Y133         FDCE                                         r  uart_recv_b8_inst/uart_data_reg[48]/C

Slack:                    inf
  Source:                 CPU_RESETN
                            (input port)
  Destination:            uart_recv_b8_inst/uart_data_reg[49]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.123ns  (logic 0.320ns (28.457%)  route 0.803ns (71.543%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.026ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.026ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  CPU_RESETN (IN)
                         net (fo=0)                   0.000     0.000    CPU_RESETN
    C12                  IBUF (Prop_ibuf_I_O)         0.275     0.275 r  CPU_RESETN_IBUF_inst/O
                         net (fo=1, routed)           0.557     0.832    uart_recv_b8_inst/uart_recv_inst/CPU_RESETN_IBUF
    SLICE_X2Y136         LUT1 (Prop_lut1_I0_O)        0.045     0.877 f  uart_recv_b8_inst/uart_recv_inst/clk_cnt[9]_i_2/O
                         net (fo=169, routed)         0.247     1.123    uart_recv_b8_inst/uart_recv_inst_n_0
    SLICE_X5Y133         FDCE                                         f  uart_recv_b8_inst/uart_data_reg[49]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=1251, routed)        0.860     2.026    uart_recv_b8_inst/CLK
    SLICE_X5Y133         FDCE                                         r  uart_recv_b8_inst/uart_data_reg[49]/C

Slack:                    inf
  Source:                 CPU_RESETN
                            (input port)
  Destination:            uart_recv_b8_inst/uart_data_reg[52]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.123ns  (logic 0.320ns (28.457%)  route 0.803ns (71.543%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.026ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.026ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  CPU_RESETN (IN)
                         net (fo=0)                   0.000     0.000    CPU_RESETN
    C12                  IBUF (Prop_ibuf_I_O)         0.275     0.275 r  CPU_RESETN_IBUF_inst/O
                         net (fo=1, routed)           0.557     0.832    uart_recv_b8_inst/uart_recv_inst/CPU_RESETN_IBUF
    SLICE_X2Y136         LUT1 (Prop_lut1_I0_O)        0.045     0.877 f  uart_recv_b8_inst/uart_recv_inst/clk_cnt[9]_i_2/O
                         net (fo=169, routed)         0.247     1.123    uart_recv_b8_inst/uart_recv_inst_n_0
    SLICE_X5Y133         FDCE                                         f  uart_recv_b8_inst/uart_data_reg[52]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=1251, routed)        0.860     2.026    uart_recv_b8_inst/CLK
    SLICE_X5Y133         FDCE                                         r  uart_recv_b8_inst/uart_data_reg[52]/C

Slack:                    inf
  Source:                 CPU_RESETN
                            (input port)
  Destination:            uart_recv_b8_inst/uart_data_reg[7]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.123ns  (logic 0.320ns (28.457%)  route 0.803ns (71.543%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.026ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.026ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  CPU_RESETN (IN)
                         net (fo=0)                   0.000     0.000    CPU_RESETN
    C12                  IBUF (Prop_ibuf_I_O)         0.275     0.275 r  CPU_RESETN_IBUF_inst/O
                         net (fo=1, routed)           0.557     0.832    uart_recv_b8_inst/uart_recv_inst/CPU_RESETN_IBUF
    SLICE_X2Y136         LUT1 (Prop_lut1_I0_O)        0.045     0.877 f  uart_recv_b8_inst/uart_recv_inst/clk_cnt[9]_i_2/O
                         net (fo=169, routed)         0.247     1.123    uart_recv_b8_inst/uart_recv_inst_n_0
    SLICE_X5Y133         FDCE                                         f  uart_recv_b8_inst/uart_data_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=1251, routed)        0.860     2.026    uart_recv_b8_inst/CLK
    SLICE_X5Y133         FDCE                                         r  uart_recv_b8_inst/uart_data_reg[7]/C

Slack:                    inf
  Source:                 CPU_RESETN
                            (input port)
  Destination:            uart_recv_b8_inst/uart_recv_inst/clk_cnt_reg[0]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.135ns  (logic 0.320ns (28.155%)  route 0.815ns (71.845%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.027ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.027ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  CPU_RESETN (IN)
                         net (fo=0)                   0.000     0.000    CPU_RESETN
    C12                  IBUF (Prop_ibuf_I_O)         0.275     0.275 r  CPU_RESETN_IBUF_inst/O
                         net (fo=1, routed)           0.557     0.832    uart_recv_b8_inst/uart_recv_inst/CPU_RESETN_IBUF
    SLICE_X2Y136         LUT1 (Prop_lut1_I0_O)        0.045     0.877 f  uart_recv_b8_inst/uart_recv_inst/clk_cnt[9]_i_2/O
                         net (fo=169, routed)         0.259     1.135    uart_recv_b8_inst/uart_recv_inst/CPU_RESETN
    SLICE_X7Y134         FDCE                                         f  uart_recv_b8_inst/uart_recv_inst/clk_cnt_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=1251, routed)        0.861     2.027    uart_recv_b8_inst/uart_recv_inst/CLK
    SLICE_X7Y134         FDCE                                         r  uart_recv_b8_inst/uart_recv_inst/clk_cnt_reg[0]/C





