{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 222 10/21/2009 SJ Web Edition " "Info: Version 9.1 Build 222 10/21/2009 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Tue Oct 25 01:00:45 2016 " "Info: Processing started: Tue Oct 25 01:00:45 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off memory -c memory " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off memory -c memory" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WACF_MISSING_TCL_FILE" "../../../Users/admin/Documents/lpm_latch0.qip " "Warning: Tcl Script File ../../../Users/admin/Documents/lpm_latch0.qip not found" { { "Info" "IACF_ACF_ASSIGNMENT_INFO" "set_global_assignment -name QIP_FILE ../../../Users/admin/Documents/lpm_latch0.qip " "Info: set_global_assignment -name QIP_FILE ../../../Users/admin/Documents/lpm_latch0.qip" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Tcl Script File %1!s! not found" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dcagen.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file dcagen.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 DCaGen " "Info: Found entity 1: DCaGen" {  } { { "DCaGen.bdf" "" { Schematic "C:/Users/Aleksey/Downloads/memory/memory/DCaGen.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reg_array.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file reg_array.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 reg_array " "Info: Found entity 1: reg_array" {  } { { "reg_array.bdf" "" { Schematic "C:/Users/Aleksey/Downloads/memory/memory/reg_array.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Warning" "WSGN_FILE_IS_MISSING" "../../../Users/admin/Documents/memory.bdf " "Warning: Can't analyze file -- file ../../../Users/admin/Documents/memory.bdf is missing" {  } {  } 0 0 "Can't analyze file -- file %1!s! is missing" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memory.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file memory.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 memory " "Info: Found entity 1: memory" {  } { { "memory.bdf" "" { Schematic "C:/Users/Aleksey/Downloads/memory/memory/memory.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lpm_rom1.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file lpm_rom1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lpm_rom1-SYN " "Info: Found design unit 1: lpm_rom1-SYN" {  } { { "lpm_rom1.vhd" "" { Text "C:/Users/Aleksey/Downloads/memory/memory/lpm_rom1.vhd" 52 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 lpm_rom1 " "Info: Found entity 1: lpm_rom1" {  } { { "lpm_rom1.vhd" "" { Text "C:/Users/Aleksey/Downloads/memory/memory/lpm_rom1.vhd" 42 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lpm_rom3.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file lpm_rom3.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lpm_rom3-SYN " "Info: Found design unit 1: lpm_rom3-SYN" {  } { { "lpm_rom3.vhd" "" { Text "C:/Users/Aleksey/Downloads/memory/memory/lpm_rom3.vhd" 53 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 lpm_rom3 " "Info: Found entity 1: lpm_rom3" {  } { { "lpm_rom3.vhd" "" { Text "C:/Users/Aleksey/Downloads/memory/memory/lpm_rom3.vhd" 42 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "control.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file control.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 control " "Info: Found entity 1: control" {  } { { "control.bdf" "" { Schematic "C:/Users/Aleksey/Downloads/memory/memory/control.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rs_trigger.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file rs_trigger.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 rs_trigger " "Info: Found entity 1: rs_trigger" {  } { { "rs_trigger.bdf" "" { Schematic "C:/Users/Aleksey/Downloads/memory/memory/rs_trigger.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "main.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file main.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 main " "Info: Found entity 1: main" {  } { { "main.bdf" "" { Schematic "C:/Users/Aleksey/Downloads/memory/memory/main.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_TOP" "main " "Info: Elaborating entity \"main\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "control control:inst " "Info: Elaborating entity \"control\" for hierarchy \"control:inst\"" {  } { { "main.bdf" "inst" { Schematic "C:/Users/Aleksey/Downloads/memory/memory/main.bdf" { { 208 256 488 432 "inst" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WGDFX_NO_SUPERSET_FOUND" "" "Warning: No superset bus at connection" {  } { { "control.bdf" "" { Schematic "C:/Users/Aleksey/Downloads/memory/memory/control.bdf" { { 448 200 283 464 "reg_address\[5\]" "" } { 464 200 200 488 "" "" } { 464 280 280 488 "" "" } { 472 200 283 488 "reg_address\[4\]" "" } { 488 280 280 504 "" "" } { 488 200 283 504 "reg_address\[3\]" "" } { 488 200 200 504 "" "" } { 504 200 200 520 "" "" } { 528 152 152 544 "" "" } { 544 152 152 560 "" "" } { 576 152 152 592 "" "" } { 560 152 152 576 "" "" } { 528 120 193 544 "reg_address\[0\]" "" } { 544 120 193 560 "reg_address\[1\]" "" } { 560 120 193 576 "reg_address\[2\]" "" } { 576 152 280 592 "reg_address\[2..0\]" "" } { 504 264 280 595 "reg_address\[5..3\]" "" } { 576 280 384 592 "reg_address\[5..0\]" "" } } } }  } 0 0 "No superset bus at connection" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "lpm_latch5.tdf 1 1 " "Warning: Using design file lpm_latch5.tdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_latch5 " "Info: Found entity 1: lpm_latch5" {  } { { "lpm_latch5.tdf" "" { Text "C:/Users/Aleksey/Downloads/memory/memory/lpm_latch5.tdf" 39 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_latch5 control:inst\|lpm_latch5:inst4 " "Info: Elaborating entity \"lpm_latch5\" for hierarchy \"control:inst\|lpm_latch5:inst4\"" {  } { { "control.bdf" "inst4" { Schematic "C:/Users/Aleksey/Downloads/memory/memory/control.bdf" { { 496 -224 -64 576 "inst4" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_latch control:inst\|lpm_latch5:inst4\|lpm_latch:lpm_latch_component " "Info: Elaborating entity \"lpm_latch\" for hierarchy \"control:inst\|lpm_latch5:inst4\|lpm_latch:lpm_latch_component\"" {  } { { "lpm_latch5.tdf" "lpm_latch_component" { Text "C:/Users/Aleksey/Downloads/memory/memory/lpm_latch5.tdf" 48 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "control:inst\|lpm_latch5:inst4\|lpm_latch:lpm_latch_component " "Info: Elaborated megafunction instantiation \"control:inst\|lpm_latch5:inst4\|lpm_latch:lpm_latch_component\"" {  } { { "lpm_latch5.tdf" "" { Text "C:/Users/Aleksey/Downloads/memory/memory/lpm_latch5.tdf" 48 2 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "control:inst\|lpm_latch5:inst4\|lpm_latch:lpm_latch_component " "Info: Instantiated megafunction \"control:inst\|lpm_latch5:inst4\|lpm_latch:lpm_latch_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_TYPE LPM_LATCH " "Info: Parameter \"LPM_TYPE\" = \"LPM_LATCH\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 8 " "Info: Parameter \"LPM_WIDTH\" = \"8\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "lpm_latch5.tdf" "" { Text "C:/Users/Aleksey/Downloads/memory/memory/lpm_latch5.tdf" 48 2 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "lpm_decode0.tdf 1 1 " "Warning: Using design file lpm_decode0.tdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_decode0 " "Info: Found entity 1: lpm_decode0" {  } { { "lpm_decode0.tdf" "" { Text "C:/Users/Aleksey/Downloads/memory/memory/lpm_decode0.tdf" 39 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_decode0 control:inst\|lpm_decode0:inst23 " "Info: Elaborating entity \"lpm_decode0\" for hierarchy \"control:inst\|lpm_decode0:inst23\"" {  } { { "control.bdf" "inst23" { Schematic "C:/Users/Aleksey/Downloads/memory/memory/control.bdf" { { 1304 -24 104 1416 "inst23" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_decode control:inst\|lpm_decode0:inst23\|lpm_decode:lpm_decode_component " "Info: Elaborating entity \"lpm_decode\" for hierarchy \"control:inst\|lpm_decode0:inst23\|lpm_decode:lpm_decode_component\"" {  } { { "lpm_decode0.tdf" "lpm_decode_component" { Text "C:/Users/Aleksey/Downloads/memory/memory/lpm_decode0.tdf" 51 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "control:inst\|lpm_decode0:inst23\|lpm_decode:lpm_decode_component " "Info: Elaborated megafunction instantiation \"control:inst\|lpm_decode0:inst23\|lpm_decode:lpm_decode_component\"" {  } { { "lpm_decode0.tdf" "" { Text "C:/Users/Aleksey/Downloads/memory/memory/lpm_decode0.tdf" 51 2 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "control:inst\|lpm_decode0:inst23\|lpm_decode:lpm_decode_component " "Info: Instantiated megafunction \"control:inst\|lpm_decode0:inst23\|lpm_decode:lpm_decode_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_TYPE LPM_DECODE " "Info: Parameter \"LPM_TYPE\" = \"LPM_DECODE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 4 " "Info: Parameter \"LPM_WIDTH\" = \"4\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DECODES 16 " "Info: Parameter \"LPM_DECODES\" = \"16\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "lpm_decode0.tdf" "" { Text "C:/Users/Aleksey/Downloads/memory/memory/lpm_decode0.tdf" 51 2 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_ltf.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/decode_ltf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_ltf " "Info: Found entity 1: decode_ltf" {  } { { "db/decode_ltf.tdf" "" { Text "C:/Users/Aleksey/Downloads/memory/memory/db/decode_ltf.tdf" 22 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_ltf control:inst\|lpm_decode0:inst23\|lpm_decode:lpm_decode_component\|decode_ltf:auto_generated " "Info: Elaborating entity \"decode_ltf\" for hierarchy \"control:inst\|lpm_decode0:inst23\|lpm_decode:lpm_decode_component\|decode_ltf:auto_generated\"" {  } { { "lpm_decode.tdf" "auto_generated" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_decode.tdf" 76 3 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rs_trigger control:inst\|rs_trigger:inst57 " "Info: Elaborating entity \"rs_trigger\" for hierarchy \"control:inst\|rs_trigger:inst57\"" {  } { { "control.bdf" "inst57" { Schematic "C:/Users/Aleksey/Downloads/memory/memory/control.bdf" { { 1448 -344 -232 1544 "inst57" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DCaGen control:inst\|DCaGen:inst19 " "Info: Elaborating entity \"DCaGen\" for hierarchy \"control:inst\|DCaGen:inst19\"" {  } { { "control.bdf" "inst19" { Schematic "C:/Users/Aleksey/Downloads/memory/memory/control.bdf" { { 880 -568 -424 976 "inst19" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "74154 control:inst\|DCaGen:inst19\|74154:inst6 " "Info: Elaborating entity \"74154\" for hierarchy \"control:inst\|DCaGen:inst19\|74154:inst6\"" {  } { { "DCaGen.bdf" "inst6" { Schematic "C:/Users/Aleksey/Downloads/memory/memory/DCaGen.bdf" { { 88 136 256 376 "inst6" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "control:inst\|DCaGen:inst19\|74154:inst6 " "Info: Elaborated megafunction instantiation \"control:inst\|DCaGen:inst19\|74154:inst6\"" {  } { { "DCaGen.bdf" "" { Schematic "C:/Users/Aleksey/Downloads/memory/memory/DCaGen.bdf" { { 88 136 256 376 "inst6" "" } } } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "74163 control:inst\|DCaGen:inst19\|74163:inst5 " "Info: Elaborating entity \"74163\" for hierarchy \"control:inst\|DCaGen:inst19\|74163:inst5\"" {  } { { "DCaGen.bdf" "inst5" { Schematic "C:/Users/Aleksey/Downloads/memory/memory/DCaGen.bdf" { { 136 -104 16 320 "inst5" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "control:inst\|DCaGen:inst19\|74163:inst5 " "Info: Elaborated megafunction instantiation \"control:inst\|DCaGen:inst19\|74163:inst5\"" {  } { { "DCaGen.bdf" "" { Schematic "C:/Users/Aleksey/Downloads/memory/memory/DCaGen.bdf" { { 136 -104 16 320 "inst5" "" } } } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "f74163 control:inst\|DCaGen:inst19\|74163:inst5\|f74163:sub " "Info: Elaborating entity \"f74163\" for hierarchy \"control:inst\|DCaGen:inst19\|74163:inst5\|f74163:sub\"" {  } { { "74163.tdf" "sub" { Text "c:/altera/91/quartus/libraries/others/maxplus2/74163.tdf" 33 3 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "control:inst\|DCaGen:inst19\|74163:inst5\|f74163:sub control:inst\|DCaGen:inst19\|74163:inst5 " "Info: Elaborated megafunction instantiation \"control:inst\|DCaGen:inst19\|74163:inst5\|f74163:sub\", which is child of megafunction instantiation \"control:inst\|DCaGen:inst19\|74163:inst5\"" {  } { { "74163.tdf" "" { Text "c:/altera/91/quartus/libraries/others/maxplus2/74163.tdf" 33 3 0 } } { "DCaGen.bdf" "" { Schematic "C:/Users/Aleksey/Downloads/memory/memory/DCaGen.bdf" { { 136 -104 16 320 "inst5" "" } } } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "lpm_counter2.tdf 1 1 " "Warning: Using design file lpm_counter2.tdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_counter2 " "Info: Found entity 1: lpm_counter2" {  } { { "lpm_counter2.tdf" "" { Text "C:/Users/Aleksey/Downloads/memory/memory/lpm_counter2.tdf" 39 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_counter2 control:inst\|lpm_counter2:inst20 " "Info: Elaborating entity \"lpm_counter2\" for hierarchy \"control:inst\|lpm_counter2:inst20\"" {  } { { "control.bdf" "inst20" { Schematic "C:/Users/Aleksey/Downloads/memory/memory/control.bdf" { { 1312 -224 -80 1408 "inst20" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_counter control:inst\|lpm_counter2:inst20\|lpm_counter:lpm_counter_component " "Info: Elaborating entity \"lpm_counter\" for hierarchy \"control:inst\|lpm_counter2:inst20\|lpm_counter:lpm_counter_component\"" {  } { { "lpm_counter2.tdf" "lpm_counter_component" { Text "C:/Users/Aleksey/Downloads/memory/memory/lpm_counter2.tdf" 48 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "control:inst\|lpm_counter2:inst20\|lpm_counter:lpm_counter_component " "Info: Elaborated megafunction instantiation \"control:inst\|lpm_counter2:inst20\|lpm_counter:lpm_counter_component\"" {  } { { "lpm_counter2.tdf" "" { Text "C:/Users/Aleksey/Downloads/memory/memory/lpm_counter2.tdf" 48 2 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "control:inst\|lpm_counter2:inst20\|lpm_counter:lpm_counter_component " "Info: Instantiated megafunction \"control:inst\|lpm_counter2:inst20\|lpm_counter:lpm_counter_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_TYPE LPM_COUNTER " "Info: Parameter \"LPM_TYPE\" = \"LPM_COUNTER\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 4 " "Info: Parameter \"LPM_WIDTH\" = \"4\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DIRECTION UP " "Info: Parameter \"LPM_DIRECTION\" = \"UP\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_PORT_UPDOWN PORT_UNUSED " "Info: Parameter \"LPM_PORT_UPDOWN\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "lpm_counter2.tdf" "" { Text "C:/Users/Aleksey/Downloads/memory/memory/lpm_counter2.tdf" 48 2 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_s3i.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/cntr_s3i.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_s3i " "Info: Found entity 1: cntr_s3i" {  } { { "db/cntr_s3i.tdf" "" { Text "C:/Users/Aleksey/Downloads/memory/memory/db/cntr_s3i.tdf" 28 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_s3i control:inst\|lpm_counter2:inst20\|lpm_counter:lpm_counter_component\|cntr_s3i:auto_generated " "Info: Elaborating entity \"cntr_s3i\" for hierarchy \"control:inst\|lpm_counter2:inst20\|lpm_counter:lpm_counter_component\|cntr_s3i:auto_generated\"" {  } { { "lpm_counter.tdf" "auto_generated" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_counter.tdf" 258 3 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_decode0 control:inst\|lpm_decode0:inst37 " "Info: Elaborating entity \"lpm_decode0\" for hierarchy \"control:inst\|lpm_decode0:inst37\"" {  } { { "control.bdf" "inst37" { Schematic "C:/Users/Aleksey/Downloads/memory/memory/control.bdf" { { 1648 -32 96 1760 "inst37" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "lpm_counter4.tdf 1 1 " "Warning: Using design file lpm_counter4.tdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_counter4 " "Info: Found entity 1: lpm_counter4" {  } { { "lpm_counter4.tdf" "" { Text "C:/Users/Aleksey/Downloads/memory/memory/lpm_counter4.tdf" 39 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_counter4 control:inst\|lpm_counter4:inst " "Info: Elaborating entity \"lpm_counter4\" for hierarchy \"control:inst\|lpm_counter4:inst\"" {  } { { "control.bdf" "inst" { Schematic "C:/Users/Aleksey/Downloads/memory/memory/control.bdf" { { 240 96 240 368 "inst" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_counter control:inst\|lpm_counter4:inst\|lpm_counter:lpm_counter_component " "Info: Elaborating entity \"lpm_counter\" for hierarchy \"control:inst\|lpm_counter4:inst\|lpm_counter:lpm_counter_component\"" {  } { { "lpm_counter4.tdf" "lpm_counter_component" { Text "C:/Users/Aleksey/Downloads/memory/memory/lpm_counter4.tdf" 50 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "control:inst\|lpm_counter4:inst\|lpm_counter:lpm_counter_component " "Info: Elaborated megafunction instantiation \"control:inst\|lpm_counter4:inst\|lpm_counter:lpm_counter_component\"" {  } { { "lpm_counter4.tdf" "" { Text "C:/Users/Aleksey/Downloads/memory/memory/lpm_counter4.tdf" 50 2 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "control:inst\|lpm_counter4:inst\|lpm_counter:lpm_counter_component " "Info: Instantiated megafunction \"control:inst\|lpm_counter4:inst\|lpm_counter:lpm_counter_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_TYPE LPM_COUNTER " "Info: Parameter \"LPM_TYPE\" = \"LPM_COUNTER\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 6 " "Info: Parameter \"LPM_WIDTH\" = \"6\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DIRECTION UP " "Info: Parameter \"LPM_DIRECTION\" = \"UP\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_PORT_UPDOWN PORT_UNUSED " "Info: Parameter \"LPM_PORT_UPDOWN\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "lpm_counter4.tdf" "" { Text "C:/Users/Aleksey/Downloads/memory/memory/lpm_counter4.tdf" 50 2 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_e9j.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/cntr_e9j.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_e9j " "Info: Found entity 1: cntr_e9j" {  } { { "db/cntr_e9j.tdf" "" { Text "C:/Users/Aleksey/Downloads/memory/memory/db/cntr_e9j.tdf" 28 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_e9j control:inst\|lpm_counter4:inst\|lpm_counter:lpm_counter_component\|cntr_e9j:auto_generated " "Info: Elaborating entity \"cntr_e9j\" for hierarchy \"control:inst\|lpm_counter4:inst\|lpm_counter:lpm_counter_component\|cntr_e9j:auto_generated\"" {  } { { "lpm_counter.tdf" "auto_generated" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_counter.tdf" 258 3 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "lpm_mux0.tdf 1 1 " "Warning: Using design file lpm_mux0.tdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_mux0 " "Info: Found entity 1: lpm_mux0" {  } { { "lpm_mux0.tdf" "" { Text "C:/Users/Aleksey/Downloads/memory/memory/lpm_mux0.tdf" 39 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_mux0 control:inst\|lpm_mux0:inst3 " "Info: Elaborating entity \"lpm_mux0\" for hierarchy \"control:inst\|lpm_mux0:inst3\"" {  } { { "control.bdf" "inst3" { Schematic "C:/Users/Aleksey/Downloads/memory/memory/control.bdf" { { 536 384 520 632 "inst3" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_mux control:inst\|lpm_mux0:inst3\|lpm_mux:lpm_mux_component " "Info: Elaborating entity \"lpm_mux\" for hierarchy \"control:inst\|lpm_mux0:inst3\|lpm_mux:lpm_mux_component\"" {  } { { "lpm_mux0.tdf" "lpm_mux_component" { Text "C:/Users/Aleksey/Downloads/memory/memory/lpm_mux0.tdf" 50 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "control:inst\|lpm_mux0:inst3\|lpm_mux:lpm_mux_component " "Info: Elaborated megafunction instantiation \"control:inst\|lpm_mux0:inst3\|lpm_mux:lpm_mux_component\"" {  } { { "lpm_mux0.tdf" "" { Text "C:/Users/Aleksey/Downloads/memory/memory/lpm_mux0.tdf" 50 2 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "control:inst\|lpm_mux0:inst3\|lpm_mux:lpm_mux_component " "Info: Instantiated megafunction \"control:inst\|lpm_mux0:inst3\|lpm_mux:lpm_mux_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_TYPE LPM_MUX " "Info: Parameter \"LPM_TYPE\" = \"LPM_MUX\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 6 " "Info: Parameter \"LPM_WIDTH\" = \"6\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_SIZE 3 " "Info: Parameter \"LPM_SIZE\" = \"3\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 2 " "Info: Parameter \"LPM_WIDTHS\" = \"2\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "lpm_mux0.tdf" "" { Text "C:/Users/Aleksey/Downloads/memory/memory/lpm_mux0.tdf" 50 2 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_unc.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/mux_unc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_unc " "Info: Found entity 1: mux_unc" {  } { { "db/mux_unc.tdf" "" { Text "C:/Users/Aleksey/Downloads/memory/memory/db/mux_unc.tdf" 22 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_unc control:inst\|lpm_mux0:inst3\|lpm_mux:lpm_mux_component\|mux_unc:auto_generated " "Info: Elaborating entity \"mux_unc\" for hierarchy \"control:inst\|lpm_mux0:inst3\|lpm_mux:lpm_mux_component\|mux_unc:auto_generated\"" {  } { { "lpm_mux.tdf" "auto_generated" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_mux.tdf" 86 3 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "74148 control:inst\|74148:inst71 " "Info: Elaborating entity \"74148\" for hierarchy \"control:inst\|74148:inst71\"" {  } { { "control.bdf" "inst71" { Schematic "C:/Users/Aleksey/Downloads/memory/memory/control.bdf" { { 896 280 400 1072 "inst71" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "control:inst\|74148:inst71 " "Info: Elaborated megafunction instantiation \"control:inst\|74148:inst71\"" {  } { { "control.bdf" "" { Schematic "C:/Users/Aleksey/Downloads/memory/memory/control.bdf" { { 896 280 400 1072 "inst71" "" } } } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reg_array reg_array:inst2 " "Info: Elaborating entity \"reg_array\" for hierarchy \"reg_array:inst2\"" {  } { { "main.bdf" "inst2" { Schematic "C:/Users/Aleksey/Downloads/memory/memory/main.bdf" { { 208 624 864 336 "inst2" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "lpm_bustri7.tdf 1 1 " "Warning: Using design file lpm_bustri7.tdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_bustri7 " "Info: Found entity 1: lpm_bustri7" {  } { { "lpm_bustri7.tdf" "" { Text "C:/Users/Aleksey/Downloads/memory/memory/lpm_bustri7.tdf" 39 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_bustri7 reg_array:inst2\|lpm_bustri7:inst20 " "Info: Elaborating entity \"lpm_bustri7\" for hierarchy \"reg_array:inst2\|lpm_bustri7:inst20\"" {  } { { "reg_array.bdf" "inst20" { Schematic "C:/Users/Aleksey/Downloads/memory/memory/reg_array.bdf" { { 1000 1192 1312 1056 "inst20" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_bustri reg_array:inst2\|lpm_bustri7:inst20\|lpm_bustri:lpm_bustri_component " "Info: Elaborating entity \"lpm_bustri\" for hierarchy \"reg_array:inst2\|lpm_bustri7:inst20\|lpm_bustri:lpm_bustri_component\"" {  } { { "lpm_bustri7.tdf" "lpm_bustri_component" { Text "C:/Users/Aleksey/Downloads/memory/memory/lpm_bustri7.tdf" 50 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "reg_array:inst2\|lpm_bustri7:inst20\|lpm_bustri:lpm_bustri_component " "Info: Elaborated megafunction instantiation \"reg_array:inst2\|lpm_bustri7:inst20\|lpm_bustri:lpm_bustri_component\"" {  } { { "lpm_bustri7.tdf" "" { Text "C:/Users/Aleksey/Downloads/memory/memory/lpm_bustri7.tdf" 50 2 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "reg_array:inst2\|lpm_bustri7:inst20\|lpm_bustri:lpm_bustri_component " "Info: Instantiated megafunction \"reg_array:inst2\|lpm_bustri7:inst20\|lpm_bustri:lpm_bustri_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_TYPE LPM_BUSTRI " "Info: Parameter \"LPM_TYPE\" = \"LPM_BUSTRI\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 8 " "Info: Parameter \"LPM_WIDTH\" = \"8\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "lpm_bustri7.tdf" "" { Text "C:/Users/Aleksey/Downloads/memory/memory/lpm_bustri7.tdf" 50 2 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "lpm_constant1.tdf 1 1 " "Warning: Using design file lpm_constant1.tdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_constant1 " "Info: Found entity 1: lpm_constant1" {  } { { "lpm_constant1.tdf" "" { Text "C:/Users/Aleksey/Downloads/memory/memory/lpm_constant1.tdf" 39 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_constant1 reg_array:inst2\|lpm_constant1:inst33 " "Info: Elaborating entity \"lpm_constant1\" for hierarchy \"reg_array:inst2\|lpm_constant1:inst33\"" {  } { { "reg_array.bdf" "inst33" { Schematic "C:/Users/Aleksey/Downloads/memory/memory/reg_array.bdf" { { 936 1296 1392 984 "inst33" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_constant reg_array:inst2\|lpm_constant1:inst33\|lpm_constant:lpm_constant_component " "Info: Elaborating entity \"lpm_constant\" for hierarchy \"reg_array:inst2\|lpm_constant1:inst33\|lpm_constant:lpm_constant_component\"" {  } { { "lpm_constant1.tdf" "lpm_constant_component" { Text "C:/Users/Aleksey/Downloads/memory/memory/lpm_constant1.tdf" 46 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "reg_array:inst2\|lpm_constant1:inst33\|lpm_constant:lpm_constant_component " "Info: Elaborated megafunction instantiation \"reg_array:inst2\|lpm_constant1:inst33\|lpm_constant:lpm_constant_component\"" {  } { { "lpm_constant1.tdf" "" { Text "C:/Users/Aleksey/Downloads/memory/memory/lpm_constant1.tdf" 46 2 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "reg_array:inst2\|lpm_constant1:inst33\|lpm_constant:lpm_constant_component " "Info: Instantiated megafunction \"reg_array:inst2\|lpm_constant1:inst33\|lpm_constant:lpm_constant_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_TYPE LPM_CONSTANT " "Info: Parameter \"LPM_TYPE\" = \"LPM_CONSTANT\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_HINT ENABLE_RUNTIME_MOD=NO " "Info: Parameter \"LPM_HINT\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 8 " "Info: Parameter \"LPM_WIDTH\" = \"8\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_CVALUE 0 " "Info: Parameter \"LPM_CVALUE\" = \"0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "lpm_constant1.tdf" "" { Text "C:/Users/Aleksey/Downloads/memory/memory/lpm_constant1.tdf" 46 2 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_bustri7 reg_array:inst2\|lpm_bustri7:inst16 " "Info: Elaborating entity \"lpm_bustri7\" for hierarchy \"reg_array:inst2\|lpm_bustri7:inst16\"" {  } { { "reg_array.bdf" "inst16" { Schematic "C:/Users/Aleksey/Downloads/memory/memory/reg_array.bdf" { { 976 792 912 1032 "inst16" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "lpm_bustri8.tdf 1 1 " "Warning: Using design file lpm_bustri8.tdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_bustri8 " "Info: Found entity 1: lpm_bustri8" {  } { { "lpm_bustri8.tdf" "" { Text "C:/Users/Aleksey/Downloads/memory/memory/lpm_bustri8.tdf" 39 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_bustri8 reg_array:inst2\|lpm_bustri8:inst1 " "Info: Elaborating entity \"lpm_bustri8\" for hierarchy \"reg_array:inst2\|lpm_bustri8:inst1\"" {  } { { "reg_array.bdf" "inst1" { Schematic "C:/Users/Aleksey/Downloads/memory/memory/reg_array.bdf" { { 248 680 760 288 "inst1" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_bustri reg_array:inst2\|lpm_bustri8:inst1\|lpm_bustri:lpm_bustri_component " "Info: Elaborating entity \"lpm_bustri\" for hierarchy \"reg_array:inst2\|lpm_bustri8:inst1\|lpm_bustri:lpm_bustri_component\"" {  } { { "lpm_bustri8.tdf" "lpm_bustri_component" { Text "C:/Users/Aleksey/Downloads/memory/memory/lpm_bustri8.tdf" 48 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "reg_array:inst2\|lpm_bustri8:inst1\|lpm_bustri:lpm_bustri_component " "Info: Elaborated megafunction instantiation \"reg_array:inst2\|lpm_bustri8:inst1\|lpm_bustri:lpm_bustri_component\"" {  } { { "lpm_bustri8.tdf" "" { Text "C:/Users/Aleksey/Downloads/memory/memory/lpm_bustri8.tdf" 48 2 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "reg_array:inst2\|lpm_bustri8:inst1\|lpm_bustri:lpm_bustri_component " "Info: Instantiated megafunction \"reg_array:inst2\|lpm_bustri8:inst1\|lpm_bustri:lpm_bustri_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_TYPE LPM_BUSTRI " "Info: Parameter \"LPM_TYPE\" = \"LPM_BUSTRI\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 8 " "Info: Parameter \"LPM_WIDTH\" = \"8\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "lpm_bustri8.tdf" "" { Text "C:/Users/Aleksey/Downloads/memory/memory/lpm_bustri8.tdf" 48 2 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "16dmux reg_array:inst2\|16dmux:inst17 " "Info: Elaborating entity \"16dmux\" for hierarchy \"reg_array:inst2\|16dmux:inst17\"" {  } { { "reg_array.bdf" "inst17" { Schematic "C:/Users/Aleksey/Downloads/memory/memory/reg_array.bdf" { { 288 936 1040 576 "inst17" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "reg_array:inst2\|16dmux:inst17 " "Info: Elaborated megafunction instantiation \"reg_array:inst2\|16dmux:inst17\"" {  } { { "reg_array.bdf" "" { Schematic "C:/Users/Aleksey/Downloads/memory/memory/reg_array.bdf" { { 288 936 1040 576 "inst17" "" } } } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "lpm_latch4.tdf 1 1 " "Warning: Using design file lpm_latch4.tdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_latch4 " "Info: Found entity 1: lpm_latch4" {  } { { "lpm_latch4.tdf" "" { Text "C:/Users/Aleksey/Downloads/memory/memory/lpm_latch4.tdf" 39 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_latch4 reg_array:inst2\|lpm_latch4:inst30 " "Info: Elaborating entity \"lpm_latch4\" for hierarchy \"reg_array:inst2\|lpm_latch4:inst30\"" {  } { { "reg_array.bdf" "inst30" { Schematic "C:/Users/Aleksey/Downloads/memory/memory/reg_array.bdf" { { 632 1360 1520 712 "inst30" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_latch reg_array:inst2\|lpm_latch4:inst30\|lpm_latch:lpm_latch_component " "Info: Elaborating entity \"lpm_latch\" for hierarchy \"reg_array:inst2\|lpm_latch4:inst30\|lpm_latch:lpm_latch_component\"" {  } { { "lpm_latch4.tdf" "lpm_latch_component" { Text "C:/Users/Aleksey/Downloads/memory/memory/lpm_latch4.tdf" 48 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "reg_array:inst2\|lpm_latch4:inst30\|lpm_latch:lpm_latch_component " "Info: Elaborated megafunction instantiation \"reg_array:inst2\|lpm_latch4:inst30\|lpm_latch:lpm_latch_component\"" {  } { { "lpm_latch4.tdf" "" { Text "C:/Users/Aleksey/Downloads/memory/memory/lpm_latch4.tdf" 48 2 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "reg_array:inst2\|lpm_latch4:inst30\|lpm_latch:lpm_latch_component " "Info: Instantiated megafunction \"reg_array:inst2\|lpm_latch4:inst30\|lpm_latch:lpm_latch_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_TYPE LPM_LATCH " "Info: Parameter \"LPM_TYPE\" = \"LPM_LATCH\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 3 " "Info: Parameter \"LPM_WIDTH\" = \"3\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "lpm_latch4.tdf" "" { Text "C:/Users/Aleksey/Downloads/memory/memory/lpm_latch4.tdf" 48 2 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "lpm_latch3.tdf 1 1 " "Warning: Using design file lpm_latch3.tdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_latch3 " "Info: Found entity 1: lpm_latch3" {  } { { "lpm_latch3.tdf" "" { Text "C:/Users/Aleksey/Downloads/memory/memory/lpm_latch3.tdf" 39 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_latch3 reg_array:inst2\|lpm_latch3:inst " "Info: Elaborating entity \"lpm_latch3\" for hierarchy \"reg_array:inst2\|lpm_latch3:inst\"" {  } { { "reg_array.bdf" "inst" { Schematic "C:/Users/Aleksey/Downloads/memory/memory/reg_array.bdf" { { 240 520 680 320 "inst" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "memory memory:inst1 " "Info: Elaborating entity \"memory\" for hierarchy \"memory:inst1\"" {  } { { "main.bdf" "inst1" { Schematic "C:/Users/Aleksey/Downloads/memory/memory/main.bdf" { { 248 920 1096 376 "inst1" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WGDFX_UNRESOLVED_PARAMETER" "LPM_FILE memory.hex " "Warning: Can't find a definition for parameter LPM_FILE -- assuming memory.hex was intended to be a quoted string" {  } { { "memory.bdf" "" { Schematic "C:/Users/Aleksey/Downloads/memory/memory/memory.bdf" { { -208 320 448 -80 "inst2" "" } } } }  } 0 0 "Can't find a definition for parameter %1!s! -- assuming %2!s! was intended to be a quoted string" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPM_RAM_IO memory:inst1\|LPM_RAM_IO:inst2 " "Info: Elaborating entity \"LPM_RAM_IO\" for hierarchy \"memory:inst1\|LPM_RAM_IO:inst2\"" {  } { { "memory.bdf" "inst2" { Schematic "C:/Users/Aleksey/Downloads/memory/memory/memory.bdf" { { -208 320 448 -80 "inst2" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "memory:inst1\|LPM_RAM_IO:inst2 " "Info: Elaborated megafunction instantiation \"memory:inst1\|LPM_RAM_IO:inst2\"" {  } { { "memory.bdf" "" { Schematic "C:/Users/Aleksey/Downloads/memory/memory/memory.bdf" { { -208 320 448 -80 "inst2" "" } } } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "memory:inst1\|LPM_RAM_IO:inst2 " "Info: Instantiated megafunction \"memory:inst1\|LPM_RAM_IO:inst2\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_ADDRESS_CONTROL REGISTERED " "Info: Parameter \"LPM_ADDRESS_CONTROL\" = \"REGISTERED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_FILE memory.hex " "Info: Parameter \"LPM_FILE\" = \"memory.hex\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_INDATA REGISTERED " "Info: Parameter \"LPM_INDATA\" = \"REGISTERED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_OUTDATA UNREGISTERED " "Info: Parameter \"LPM_OUTDATA\" = \"UNREGISTERED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 8 " "Info: Parameter \"LPM_WIDTH\" = \"8\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHAD 6 " "Info: Parameter \"LPM_WIDTHAD\" = \"6\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "memory.bdf" "" { Schematic "C:/Users/Aleksey/Downloads/memory/memory/memory.bdf" { { -208 320 448 -80 "inst2" "" } } } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altram memory:inst1\|LPM_RAM_IO:inst2\|altram:sram " "Info: Elaborating entity \"altram\" for hierarchy \"memory:inst1\|LPM_RAM_IO:inst2\|altram:sram\"" {  } { { "lpm_ram_io.tdf" "sram" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_ram_io.tdf" 89 5 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WTDFX_ASSERTION" "altram does not support Stratix II device family -- attempting best-case memory conversions, but power-up states and read during write behavior will be different for Stratix II devices " "Warning: Assertion warning: altram does not support Stratix II device family -- attempting best-case memory conversions, but power-up states and read during write behavior will be different for Stratix II devices" {  } { { "altram.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/altram.tdf" 228 2 0 } } { "lpm_ram_io.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_ram_io.tdf" 89 5 0 } } { "memory.bdf" "" { Schematic "C:/Users/Aleksey/Downloads/memory/memory/memory.bdf" { { -24 136 264 104 "inst2" "" } } } } { "main.bdf" "" { Schematic "C:/Users/Aleksey/Downloads/memory/memory/main.bdf" { { 248 920 1112 376 "inst1" "" } } } }  } 0 0 "Assertion warning: %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "memory:inst1\|LPM_RAM_IO:inst2\|altram:sram memory:inst1\|LPM_RAM_IO:inst2 " "Info: Elaborated megafunction instantiation \"memory:inst1\|LPM_RAM_IO:inst2\|altram:sram\", which is child of megafunction instantiation \"memory:inst1\|LPM_RAM_IO:inst2\"" {  } { { "lpm_ram_io.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_ram_io.tdf" 89 5 0 } } { "memory.bdf" "" { Schematic "C:/Users/Aleksey/Downloads/memory/memory/memory.bdf" { { -208 320 448 -80 "inst2" "" } } } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram memory:inst1\|LPM_RAM_IO:inst2\|altram:sram\|altsyncram:ram_block " "Info: Elaborating entity \"altsyncram\" for hierarchy \"memory:inst1\|LPM_RAM_IO:inst2\|altram:sram\|altsyncram:ram_block\"" {  } { { "altram.tdf" "ram_block" { Text "c:/altera/91/quartus/libraries/megafunctions/altram.tdf" 104 5 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "memory:inst1\|LPM_RAM_IO:inst2\|altram:sram\|altsyncram:ram_block memory:inst1\|LPM_RAM_IO:inst2 " "Info: Elaborated megafunction instantiation \"memory:inst1\|LPM_RAM_IO:inst2\|altram:sram\|altsyncram:ram_block\", which is child of megafunction instantiation \"memory:inst1\|LPM_RAM_IO:inst2\"" {  } { { "altram.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/altram.tdf" 104 5 0 } } { "memory.bdf" "" { Schematic "C:/Users/Aleksey/Downloads/memory/memory/memory.bdf" { { -208 320 448 -80 "inst2" "" } } } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_5n91.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/altsyncram_5n91.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_5n91 " "Info: Found entity 1: altsyncram_5n91" {  } { { "db/altsyncram_5n91.tdf" "" { Text "C:/Users/Aleksey/Downloads/memory/memory/db/altsyncram_5n91.tdf" 27 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_5n91 memory:inst1\|LPM_RAM_IO:inst2\|altram:sram\|altsyncram:ram_block\|altsyncram_5n91:auto_generated " "Info: Elaborating entity \"altsyncram_5n91\" for hierarchy \"memory:inst1\|LPM_RAM_IO:inst2\|altram:sram\|altsyncram:ram_block\|altsyncram_5n91:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/91/quartus/libraries/megafunctions/altsyncram.tdf" 790 4 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "lpm_bustri3.tdf 1 1 " "Warning: Using design file lpm_bustri3.tdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_bustri3 " "Info: Found entity 1: lpm_bustri3" {  } { { "lpm_bustri3.tdf" "" { Text "C:/Users/Aleksey/Downloads/memory/memory/lpm_bustri3.tdf" 39 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_bustri3 memory:inst1\|lpm_bustri3:inst16 " "Info: Elaborating entity \"lpm_bustri3\" for hierarchy \"memory:inst1\|lpm_bustri3:inst16\"" {  } { { "memory.bdf" "inst16" { Schematic "C:/Users/Aleksey/Downloads/memory/memory/memory.bdf" { { -296 264 304 -216 "inst16" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_bustri memory:inst1\|lpm_bustri3:inst16\|lpm_bustri:lpm_bustri_component " "Info: Elaborating entity \"lpm_bustri\" for hierarchy \"memory:inst1\|lpm_bustri3:inst16\|lpm_bustri:lpm_bustri_component\"" {  } { { "lpm_bustri3.tdf" "lpm_bustri_component" { Text "C:/Users/Aleksey/Downloads/memory/memory/lpm_bustri3.tdf" 48 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "memory:inst1\|lpm_bustri3:inst16\|lpm_bustri:lpm_bustri_component " "Info: Elaborated megafunction instantiation \"memory:inst1\|lpm_bustri3:inst16\|lpm_bustri:lpm_bustri_component\"" {  } { { "lpm_bustri3.tdf" "" { Text "C:/Users/Aleksey/Downloads/memory/memory/lpm_bustri3.tdf" 48 2 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "memory:inst1\|lpm_bustri3:inst16\|lpm_bustri:lpm_bustri_component " "Info: Instantiated megafunction \"memory:inst1\|lpm_bustri3:inst16\|lpm_bustri:lpm_bustri_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_TYPE LPM_BUSTRI " "Info: Parameter \"LPM_TYPE\" = \"LPM_BUSTRI\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 6 " "Info: Parameter \"LPM_WIDTH\" = \"6\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "lpm_bustri3.tdf" "" { Text "C:/Users/Aleksey/Downloads/memory/memory/lpm_bustri3.tdf" 48 2 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "lpm_compare2.tdf 1 1 " "Warning: Using design file lpm_compare2.tdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_compare2 " "Info: Found entity 1: lpm_compare2" {  } { { "lpm_compare2.tdf" "" { Text "C:/Users/Aleksey/Downloads/memory/memory/lpm_compare2.tdf" 39 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_compare2 memory:inst1\|lpm_compare2:inst19 " "Info: Elaborating entity \"lpm_compare2\" for hierarchy \"memory:inst1\|lpm_compare2:inst19\"" {  } { { "memory.bdf" "inst19" { Schematic "C:/Users/Aleksey/Downloads/memory/memory/memory.bdf" { { 552 -416 -288 648 "inst19" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_compare memory:inst1\|lpm_compare2:inst19\|lpm_compare:lpm_compare_component " "Info: Elaborating entity \"lpm_compare\" for hierarchy \"memory:inst1\|lpm_compare2:inst19\|lpm_compare:lpm_compare_component\"" {  } { { "lpm_compare2.tdf" "lpm_compare_component" { Text "C:/Users/Aleksey/Downloads/memory/memory/lpm_compare2.tdf" 47 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "memory:inst1\|lpm_compare2:inst19\|lpm_compare:lpm_compare_component " "Info: Elaborated megafunction instantiation \"memory:inst1\|lpm_compare2:inst19\|lpm_compare:lpm_compare_component\"" {  } { { "lpm_compare2.tdf" "" { Text "C:/Users/Aleksey/Downloads/memory/memory/lpm_compare2.tdf" 47 2 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "memory:inst1\|lpm_compare2:inst19\|lpm_compare:lpm_compare_component " "Info: Instantiated megafunction \"memory:inst1\|lpm_compare2:inst19\|lpm_compare:lpm_compare_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_TYPE LPM_COMPARE " "Info: Parameter \"LPM_TYPE\" = \"LPM_COMPARE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_HINT ONE_INPUT_IS_CONSTANT=YES " "Info: Parameter \"LPM_HINT\" = \"ONE_INPUT_IS_CONSTANT=YES\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 4 " "Info: Parameter \"LPM_WIDTH\" = \"4\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Info: Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "lpm_compare2.tdf" "" { Text "C:/Users/Aleksey/Downloads/memory/memory/lpm_compare2.tdf" 47 2 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_i8j.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/cmpr_i8j.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_i8j " "Info: Found entity 1: cmpr_i8j" {  } { { "db/cmpr_i8j.tdf" "" { Text "C:/Users/Aleksey/Downloads/memory/memory/db/cmpr_i8j.tdf" 22 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_i8j memory:inst1\|lpm_compare2:inst19\|lpm_compare:lpm_compare_component\|cmpr_i8j:auto_generated " "Info: Elaborating entity \"cmpr_i8j\" for hierarchy \"memory:inst1\|lpm_compare2:inst19\|lpm_compare:lpm_compare_component\|cmpr_i8j:auto_generated\"" {  } { { "lpm_compare.tdf" "auto_generated" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_compare.tdf" 280 3 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "lpm_compare3.tdf 1 1 " "Warning: Using design file lpm_compare3.tdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_compare3 " "Info: Found entity 1: lpm_compare3" {  } { { "lpm_compare3.tdf" "" { Text "C:/Users/Aleksey/Downloads/memory/memory/lpm_compare3.tdf" 39 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_compare3 memory:inst1\|lpm_compare3:inst23 " "Info: Elaborating entity \"lpm_compare3\" for hierarchy \"memory:inst1\|lpm_compare3:inst23\"" {  } { { "memory.bdf" "inst23" { Schematic "C:/Users/Aleksey/Downloads/memory/memory/memory.bdf" { { 648 -416 -288 744 "inst23" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_compare memory:inst1\|lpm_compare3:inst23\|lpm_compare:lpm_compare_component " "Info: Elaborating entity \"lpm_compare\" for hierarchy \"memory:inst1\|lpm_compare3:inst23\|lpm_compare:lpm_compare_component\"" {  } { { "lpm_compare3.tdf" "lpm_compare_component" { Text "C:/Users/Aleksey/Downloads/memory/memory/lpm_compare3.tdf" 47 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "memory:inst1\|lpm_compare3:inst23\|lpm_compare:lpm_compare_component " "Info: Elaborated megafunction instantiation \"memory:inst1\|lpm_compare3:inst23\|lpm_compare:lpm_compare_component\"" {  } { { "lpm_compare3.tdf" "" { Text "C:/Users/Aleksey/Downloads/memory/memory/lpm_compare3.tdf" 47 2 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "memory:inst1\|lpm_compare3:inst23\|lpm_compare:lpm_compare_component " "Info: Instantiated megafunction \"memory:inst1\|lpm_compare3:inst23\|lpm_compare:lpm_compare_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_TYPE LPM_COMPARE " "Info: Parameter \"LPM_TYPE\" = \"LPM_COMPARE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_HINT ONE_INPUT_IS_CONSTANT=YES " "Info: Parameter \"LPM_HINT\" = \"ONE_INPUT_IS_CONSTANT=YES\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 4 " "Info: Parameter \"LPM_WIDTH\" = \"4\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Info: Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "lpm_compare3.tdf" "" { Text "C:/Users/Aleksey/Downloads/memory/memory/lpm_compare3.tdf" 47 2 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "lpm_compare8.tdf 1 1 " "Warning: Using design file lpm_compare8.tdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_compare8 " "Info: Found entity 1: lpm_compare8" {  } { { "lpm_compare8.tdf" "" { Text "C:/Users/Aleksey/Downloads/memory/memory/lpm_compare8.tdf" 39 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_compare8 memory:inst1\|lpm_compare8:inst7 " "Info: Elaborating entity \"lpm_compare8\" for hierarchy \"memory:inst1\|lpm_compare8:inst7\"" {  } { { "memory.bdf" "inst7" { Schematic "C:/Users/Aleksey/Downloads/memory/memory/memory.bdf" { { 744 -416 -288 840 "inst7" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_compare memory:inst1\|lpm_compare8:inst7\|lpm_compare:lpm_compare_component " "Info: Elaborating entity \"lpm_compare\" for hierarchy \"memory:inst1\|lpm_compare8:inst7\|lpm_compare:lpm_compare_component\"" {  } { { "lpm_compare8.tdf" "lpm_compare_component" { Text "C:/Users/Aleksey/Downloads/memory/memory/lpm_compare8.tdf" 47 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "memory:inst1\|lpm_compare8:inst7\|lpm_compare:lpm_compare_component " "Info: Elaborated megafunction instantiation \"memory:inst1\|lpm_compare8:inst7\|lpm_compare:lpm_compare_component\"" {  } { { "lpm_compare8.tdf" "" { Text "C:/Users/Aleksey/Downloads/memory/memory/lpm_compare8.tdf" 47 2 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "memory:inst1\|lpm_compare8:inst7\|lpm_compare:lpm_compare_component " "Info: Instantiated megafunction \"memory:inst1\|lpm_compare8:inst7\|lpm_compare:lpm_compare_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_TYPE LPM_COMPARE " "Info: Parameter \"LPM_TYPE\" = \"LPM_COMPARE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_HINT ONE_INPUT_IS_CONSTANT=YES " "Info: Parameter \"LPM_HINT\" = \"ONE_INPUT_IS_CONSTANT=YES\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 4 " "Info: Parameter \"LPM_WIDTH\" = \"4\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Info: Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "lpm_compare8.tdf" "" { Text "C:/Users/Aleksey/Downloads/memory/memory/lpm_compare8.tdf" 47 2 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "lpm_compare1.tdf 1 1 " "Warning: Using design file lpm_compare1.tdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_compare1 " "Info: Found entity 1: lpm_compare1" {  } { { "lpm_compare1.tdf" "" { Text "C:/Users/Aleksey/Downloads/memory/memory/lpm_compare1.tdf" 39 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_compare1 memory:inst1\|lpm_compare1:inst18 " "Info: Elaborating entity \"lpm_compare1\" for hierarchy \"memory:inst1\|lpm_compare1:inst18\"" {  } { { "memory.bdf" "inst18" { Schematic "C:/Users/Aleksey/Downloads/memory/memory/memory.bdf" { { 448 -416 -288 544 "inst18" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_compare memory:inst1\|lpm_compare1:inst18\|lpm_compare:lpm_compare_component " "Info: Elaborating entity \"lpm_compare\" for hierarchy \"memory:inst1\|lpm_compare1:inst18\|lpm_compare:lpm_compare_component\"" {  } { { "lpm_compare1.tdf" "lpm_compare_component" { Text "C:/Users/Aleksey/Downloads/memory/memory/lpm_compare1.tdf" 47 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "memory:inst1\|lpm_compare1:inst18\|lpm_compare:lpm_compare_component " "Info: Elaborated megafunction instantiation \"memory:inst1\|lpm_compare1:inst18\|lpm_compare:lpm_compare_component\"" {  } { { "lpm_compare1.tdf" "" { Text "C:/Users/Aleksey/Downloads/memory/memory/lpm_compare1.tdf" 47 2 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "memory:inst1\|lpm_compare1:inst18\|lpm_compare:lpm_compare_component " "Info: Instantiated megafunction \"memory:inst1\|lpm_compare1:inst18\|lpm_compare:lpm_compare_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_TYPE LPM_COMPARE " "Info: Parameter \"LPM_TYPE\" = \"LPM_COMPARE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_HINT ONE_INPUT_IS_CONSTANT=YES " "Info: Parameter \"LPM_HINT\" = \"ONE_INPUT_IS_CONSTANT=YES\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 4 " "Info: Parameter \"LPM_WIDTH\" = \"4\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Info: Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "lpm_compare1.tdf" "" { Text "C:/Users/Aleksey/Downloads/memory/memory/lpm_compare1.tdf" 47 2 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_counter4 memory:inst1\|lpm_counter4:inst10 " "Info: Elaborating entity \"lpm_counter4\" for hierarchy \"memory:inst1\|lpm_counter4:inst10\"" {  } { { "memory.bdf" "inst10" { Schematic "C:/Users/Aleksey/Downloads/memory/memory/memory.bdf" { { -360 112 256 -232 "inst10" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "lpm_compare9.tdf 1 1 " "Warning: Using design file lpm_compare9.tdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_compare9 " "Info: Found entity 1: lpm_compare9" {  } { { "lpm_compare9.tdf" "" { Text "C:/Users/Aleksey/Downloads/memory/memory/lpm_compare9.tdf" 39 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_compare9 memory:inst1\|lpm_compare9:inst9 " "Info: Elaborating entity \"lpm_compare9\" for hierarchy \"memory:inst1\|lpm_compare9:inst9\"" {  } { { "memory.bdf" "inst9" { Schematic "C:/Users/Aleksey/Downloads/memory/memory/memory.bdf" { { 352 -416 -288 448 "inst9" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_compare memory:inst1\|lpm_compare9:inst9\|lpm_compare:lpm_compare_component " "Info: Elaborating entity \"lpm_compare\" for hierarchy \"memory:inst1\|lpm_compare9:inst9\|lpm_compare:lpm_compare_component\"" {  } { { "lpm_compare9.tdf" "lpm_compare_component" { Text "C:/Users/Aleksey/Downloads/memory/memory/lpm_compare9.tdf" 47 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "memory:inst1\|lpm_compare9:inst9\|lpm_compare:lpm_compare_component " "Info: Elaborated megafunction instantiation \"memory:inst1\|lpm_compare9:inst9\|lpm_compare:lpm_compare_component\"" {  } { { "lpm_compare9.tdf" "" { Text "C:/Users/Aleksey/Downloads/memory/memory/lpm_compare9.tdf" 47 2 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "memory:inst1\|lpm_compare9:inst9\|lpm_compare:lpm_compare_component " "Info: Instantiated megafunction \"memory:inst1\|lpm_compare9:inst9\|lpm_compare:lpm_compare_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_TYPE LPM_COMPARE " "Info: Parameter \"LPM_TYPE\" = \"LPM_COMPARE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_HINT ONE_INPUT_IS_CONSTANT=YES " "Info: Parameter \"LPM_HINT\" = \"ONE_INPUT_IS_CONSTANT=YES\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 4 " "Info: Parameter \"LPM_WIDTH\" = \"4\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Info: Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "lpm_compare9.tdf" "" { Text "C:/Users/Aleksey/Downloads/memory/memory/lpm_compare9.tdf" 47 2 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "lpm_compare0.tdf 1 1 " "Warning: Using design file lpm_compare0.tdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_compare0 " "Info: Found entity 1: lpm_compare0" {  } { { "lpm_compare0.tdf" "" { Text "C:/Users/Aleksey/Downloads/memory/memory/lpm_compare0.tdf" 39 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_compare0 memory:inst1\|lpm_compare0:inst13 " "Info: Elaborating entity \"lpm_compare0\" for hierarchy \"memory:inst1\|lpm_compare0:inst13\"" {  } { { "memory.bdf" "inst13" { Schematic "C:/Users/Aleksey/Downloads/memory/memory/memory.bdf" { { 248 -416 -288 344 "inst13" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_compare memory:inst1\|lpm_compare0:inst13\|lpm_compare:lpm_compare_component " "Info: Elaborating entity \"lpm_compare\" for hierarchy \"memory:inst1\|lpm_compare0:inst13\|lpm_compare:lpm_compare_component\"" {  } { { "lpm_compare0.tdf" "lpm_compare_component" { Text "C:/Users/Aleksey/Downloads/memory/memory/lpm_compare0.tdf" 47 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "memory:inst1\|lpm_compare0:inst13\|lpm_compare:lpm_compare_component " "Info: Elaborated megafunction instantiation \"memory:inst1\|lpm_compare0:inst13\|lpm_compare:lpm_compare_component\"" {  } { { "lpm_compare0.tdf" "" { Text "C:/Users/Aleksey/Downloads/memory/memory/lpm_compare0.tdf" 47 2 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "memory:inst1\|lpm_compare0:inst13\|lpm_compare:lpm_compare_component " "Info: Instantiated megafunction \"memory:inst1\|lpm_compare0:inst13\|lpm_compare:lpm_compare_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_TYPE LPM_COMPARE " "Info: Parameter \"LPM_TYPE\" = \"LPM_COMPARE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_HINT ONE_INPUT_IS_CONSTANT=YES " "Info: Parameter \"LPM_HINT\" = \"ONE_INPUT_IS_CONSTANT=YES\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 4 " "Info: Parameter \"LPM_WIDTH\" = \"4\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Info: Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "lpm_compare0.tdf" "" { Text "C:/Users/Aleksey/Downloads/memory/memory/lpm_compare0.tdf" 47 2 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "lpm_bustri2.tdf 1 1 " "Warning: Using design file lpm_bustri2.tdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_bustri2 " "Info: Found entity 1: lpm_bustri2" {  } { { "lpm_bustri2.tdf" "" { Text "C:/Users/Aleksey/Downloads/memory/memory/lpm_bustri2.tdf" 39 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_bustri2 memory:inst1\|lpm_bustri2:inst20 " "Info: Elaborating entity \"lpm_bustri2\" for hierarchy \"memory:inst1\|lpm_bustri2:inst20\"" {  } { { "memory.bdf" "inst20" { Schematic "C:/Users/Aleksey/Downloads/memory/memory/memory.bdf" { { 168 96 136 248 "inst20" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_rom3 memory:inst1\|lpm_rom3:inst31 " "Info: Elaborating entity \"lpm_rom3\" for hierarchy \"memory:inst1\|lpm_rom3:inst31\"" {  } { { "memory.bdf" "inst31" { Schematic "C:/Users/Aleksey/Downloads/memory/memory/memory.bdf" { { 56 -64 96 152 "inst31" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram memory:inst1\|lpm_rom3:inst31\|altsyncram:altsyncram_component " "Info: Elaborating entity \"altsyncram\" for hierarchy \"memory:inst1\|lpm_rom3:inst31\|altsyncram:altsyncram_component\"" {  } { { "lpm_rom3.vhd" "altsyncram_component" { Text "C:/Users/Aleksey/Downloads/memory/memory/lpm_rom3.vhd" 85 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "memory:inst1\|lpm_rom3:inst31\|altsyncram:altsyncram_component " "Info: Elaborated megafunction instantiation \"memory:inst1\|lpm_rom3:inst31\|altsyncram:altsyncram_component\"" {  } { { "lpm_rom3.vhd" "" { Text "C:/Users/Aleksey/Downloads/memory/memory/lpm_rom3.vhd" 85 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "memory:inst1\|lpm_rom3:inst31\|altsyncram:altsyncram_component " "Info: Instantiated megafunction \"memory:inst1\|lpm_rom3:inst31\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Info: Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Info: Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file rom.mif " "Info: Parameter \"init_file\" = \"rom.mif\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Stratix II " "Info: Parameter \"intended_device_family\" = \"Stratix II\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Info: Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 64 " "Info: Parameter \"numwords_a\" = \"64\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Info: Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Info: Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a CLOCK1 " "Info: Parameter \"outdata_reg_a\" = \"CLOCK1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 6 " "Info: Parameter \"widthad_a\" = \"6\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 8 " "Info: Parameter \"width_a\" = \"8\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Info: Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "lpm_rom3.vhd" "" { Text "C:/Users/Aleksey/Downloads/memory/memory/lpm_rom3.vhd" 85 0 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_8551.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/altsyncram_8551.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_8551 " "Info: Found entity 1: altsyncram_8551" {  } { { "db/altsyncram_8551.tdf" "" { Text "C:/Users/Aleksey/Downloads/memory/memory/db/altsyncram_8551.tdf" 27 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_8551 memory:inst1\|lpm_rom3:inst31\|altsyncram:altsyncram_component\|altsyncram_8551:auto_generated " "Info: Elaborating entity \"altsyncram_8551\" for hierarchy \"memory:inst1\|lpm_rom3:inst31\|altsyncram:altsyncram_component\|altsyncram_8551:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/91/quartus/libraries/megafunctions/altsyncram.tdf" 790 4 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "IOPT_MLS_IGNORED_SUMMARY" "3 " "Info: Ignored 3 buffer(s)" { { "Info" "IOPT_MLS_IGNORED_CARRY" "3 " "Info: Ignored 3 CARRY buffer(s)" {  } {  } 0 0 "Ignored %1!d! CARRY buffer(s)" 0 0 "" 0 -1}  } {  } 0 0 "Ignored %1!d! buffer(s)" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR_HDR" "" "Warning: Tri-state node(s) do not directly drive top-level pin(s)" { { "Warning" "WOPT_MLS_CONVERT_TRI_TO_SELECTOR" "\"memory:inst1\|gdfx_temp1\[5\]\" " "Warning: Converted tri-state node \"memory:inst1\|gdfx_temp1\[5\]\" into a selector" {  } { { "db/altsyncram_5n91.tdf" "" { Text "C:/Users/Aleksey/Downloads/memory/memory/db/altsyncram_5n91.tdf" 32 2 0 } }  } 0 0 "Converted tri-state node %1!s! into a selector" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_SELECTOR" "\"memory:inst1\|gdfx_temp1\[4\]\" " "Warning: Converted tri-state node \"memory:inst1\|gdfx_temp1\[4\]\" into a selector" {  } { { "db/altsyncram_5n91.tdf" "" { Text "C:/Users/Aleksey/Downloads/memory/memory/db/altsyncram_5n91.tdf" 32 2 0 } }  } 0 0 "Converted tri-state node %1!s! into a selector" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_SELECTOR" "\"memory:inst1\|gdfx_temp1\[3\]\" " "Warning: Converted tri-state node \"memory:inst1\|gdfx_temp1\[3\]\" into a selector" {  } { { "db/altsyncram_5n91.tdf" "" { Text "C:/Users/Aleksey/Downloads/memory/memory/db/altsyncram_5n91.tdf" 32 2 0 } }  } 0 0 "Converted tri-state node %1!s! into a selector" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_SELECTOR" "\"memory:inst1\|gdfx_temp1\[2\]\" " "Warning: Converted tri-state node \"memory:inst1\|gdfx_temp1\[2\]\" into a selector" {  } { { "db/altsyncram_5n91.tdf" "" { Text "C:/Users/Aleksey/Downloads/memory/memory/db/altsyncram_5n91.tdf" 32 2 0 } }  } 0 0 "Converted tri-state node %1!s! into a selector" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_SELECTOR" "\"memory:inst1\|gdfx_temp1\[1\]\" " "Warning: Converted tri-state node \"memory:inst1\|gdfx_temp1\[1\]\" into a selector" {  } { { "db/altsyncram_5n91.tdf" "" { Text "C:/Users/Aleksey/Downloads/memory/memory/db/altsyncram_5n91.tdf" 32 2 0 } }  } 0 0 "Converted tri-state node %1!s! into a selector" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_SELECTOR" "\"memory:inst1\|gdfx_temp1\[0\]\" " "Warning: Converted tri-state node \"memory:inst1\|gdfx_temp1\[0\]\" into a selector" {  } { { "db/altsyncram_5n91.tdf" "" { Text "C:/Users/Aleksey/Downloads/memory/memory/db/altsyncram_5n91.tdf" 32 2 0 } }  } 0 0 "Converted tri-state node %1!s! into a selector" 0 0 "" 0 -1}  } {  } 0 0 "Tri-state node(s) do not directly drive top-level pin(s)" 0 0 "" 0 -1}
{ "Warning" "WOPT_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS_HDR" "" "Warning: Removed fan-outs from the following always-disabled I/O buffers" { { "Warning" "WOPT_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "reg_array:inst2\|lpm_bustri7:inst16\|lpm_bustri:lpm_bustri_component\|dout\[7\] data_bus\[7\] " "Warning: Removed fan-out from the always-disabled I/O buffer \"reg_array:inst2\|lpm_bustri7:inst16\|lpm_bustri:lpm_bustri_component\|dout\[7\]\" to the node \"data_bus\[7\]\"" {  } { { "lpm_bustri.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_bustri.tdf" 43 7 0 } }  } 0 0 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "reg_array:inst2\|lpm_bustri7:inst16\|lpm_bustri:lpm_bustri_component\|dout\[6\] data_bus\[6\] " "Warning: Removed fan-out from the always-disabled I/O buffer \"reg_array:inst2\|lpm_bustri7:inst16\|lpm_bustri:lpm_bustri_component\|dout\[6\]\" to the node \"data_bus\[6\]\"" {  } { { "lpm_bustri.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_bustri.tdf" 43 7 0 } }  } 0 0 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "reg_array:inst2\|lpm_bustri7:inst16\|lpm_bustri:lpm_bustri_component\|dout\[5\] data_bus\[5\] " "Warning: Removed fan-out from the always-disabled I/O buffer \"reg_array:inst2\|lpm_bustri7:inst16\|lpm_bustri:lpm_bustri_component\|dout\[5\]\" to the node \"data_bus\[5\]\"" {  } { { "lpm_bustri.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_bustri.tdf" 43 7 0 } }  } 0 0 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "reg_array:inst2\|lpm_bustri7:inst16\|lpm_bustri:lpm_bustri_component\|dout\[4\] data_bus\[4\] " "Warning: Removed fan-out from the always-disabled I/O buffer \"reg_array:inst2\|lpm_bustri7:inst16\|lpm_bustri:lpm_bustri_component\|dout\[4\]\" to the node \"data_bus\[4\]\"" {  } { { "lpm_bustri.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_bustri.tdf" 43 7 0 } }  } 0 0 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "reg_array:inst2\|lpm_bustri7:inst16\|lpm_bustri:lpm_bustri_component\|dout\[3\] data_bus\[3\] " "Warning: Removed fan-out from the always-disabled I/O buffer \"reg_array:inst2\|lpm_bustri7:inst16\|lpm_bustri:lpm_bustri_component\|dout\[3\]\" to the node \"data_bus\[3\]\"" {  } { { "lpm_bustri.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_bustri.tdf" 43 7 0 } }  } 0 0 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "reg_array:inst2\|lpm_bustri7:inst16\|lpm_bustri:lpm_bustri_component\|dout\[2\] data_bus\[2\] " "Warning: Removed fan-out from the always-disabled I/O buffer \"reg_array:inst2\|lpm_bustri7:inst16\|lpm_bustri:lpm_bustri_component\|dout\[2\]\" to the node \"data_bus\[2\]\"" {  } { { "lpm_bustri.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_bustri.tdf" 43 7 0 } }  } 0 0 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "reg_array:inst2\|lpm_bustri7:inst16\|lpm_bustri:lpm_bustri_component\|dout\[1\] data_bus\[1\] " "Warning: Removed fan-out from the always-disabled I/O buffer \"reg_array:inst2\|lpm_bustri7:inst16\|lpm_bustri:lpm_bustri_component\|dout\[1\]\" to the node \"data_bus\[1\]\"" {  } { { "lpm_bustri.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_bustri.tdf" 43 7 0 } }  } 0 0 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "reg_array:inst2\|lpm_bustri7:inst16\|lpm_bustri:lpm_bustri_component\|dout\[0\] data_bus\[0\] " "Warning: Removed fan-out from the always-disabled I/O buffer \"reg_array:inst2\|lpm_bustri7:inst16\|lpm_bustri:lpm_bustri_component\|dout\[0\]\" to the node \"data_bus\[0\]\"" {  } { { "lpm_bustri.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_bustri.tdf" 43 7 0 } }  } 0 0 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "reg_array:inst2\|lpm_bustri7:inst20\|lpm_bustri:lpm_bustri_component\|dout\[7\] data_bus\[7\] " "Warning: Removed fan-out from the always-disabled I/O buffer \"reg_array:inst2\|lpm_bustri7:inst20\|lpm_bustri:lpm_bustri_component\|dout\[7\]\" to the node \"data_bus\[7\]\"" {  } { { "lpm_bustri.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_bustri.tdf" 43 7 0 } }  } 0 0 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "reg_array:inst2\|lpm_bustri7:inst20\|lpm_bustri:lpm_bustri_component\|dout\[6\] data_bus\[6\] " "Warning: Removed fan-out from the always-disabled I/O buffer \"reg_array:inst2\|lpm_bustri7:inst20\|lpm_bustri:lpm_bustri_component\|dout\[6\]\" to the node \"data_bus\[6\]\"" {  } { { "lpm_bustri.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_bustri.tdf" 43 7 0 } }  } 0 0 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "reg_array:inst2\|lpm_bustri7:inst20\|lpm_bustri:lpm_bustri_component\|dout\[5\] data_bus\[5\] " "Warning: Removed fan-out from the always-disabled I/O buffer \"reg_array:inst2\|lpm_bustri7:inst20\|lpm_bustri:lpm_bustri_component\|dout\[5\]\" to the node \"data_bus\[5\]\"" {  } { { "lpm_bustri.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_bustri.tdf" 43 7 0 } }  } 0 0 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "reg_array:inst2\|lpm_bustri7:inst20\|lpm_bustri:lpm_bustri_component\|dout\[4\] data_bus\[4\] " "Warning: Removed fan-out from the always-disabled I/O buffer \"reg_array:inst2\|lpm_bustri7:inst20\|lpm_bustri:lpm_bustri_component\|dout\[4\]\" to the node \"data_bus\[4\]\"" {  } { { "lpm_bustri.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_bustri.tdf" 43 7 0 } }  } 0 0 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "reg_array:inst2\|lpm_bustri7:inst20\|lpm_bustri:lpm_bustri_component\|dout\[3\] data_bus\[3\] " "Warning: Removed fan-out from the always-disabled I/O buffer \"reg_array:inst2\|lpm_bustri7:inst20\|lpm_bustri:lpm_bustri_component\|dout\[3\]\" to the node \"data_bus\[3\]\"" {  } { { "lpm_bustri.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_bustri.tdf" 43 7 0 } }  } 0 0 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "reg_array:inst2\|lpm_bustri7:inst20\|lpm_bustri:lpm_bustri_component\|dout\[2\] data_bus\[2\] " "Warning: Removed fan-out from the always-disabled I/O buffer \"reg_array:inst2\|lpm_bustri7:inst20\|lpm_bustri:lpm_bustri_component\|dout\[2\]\" to the node \"data_bus\[2\]\"" {  } { { "lpm_bustri.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_bustri.tdf" 43 7 0 } }  } 0 0 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "reg_array:inst2\|lpm_bustri7:inst20\|lpm_bustri:lpm_bustri_component\|dout\[1\] data_bus\[1\] " "Warning: Removed fan-out from the always-disabled I/O buffer \"reg_array:inst2\|lpm_bustri7:inst20\|lpm_bustri:lpm_bustri_component\|dout\[1\]\" to the node \"data_bus\[1\]\"" {  } { { "lpm_bustri.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_bustri.tdf" 43 7 0 } }  } 0 0 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "reg_array:inst2\|lpm_bustri7:inst20\|lpm_bustri:lpm_bustri_component\|dout\[0\] data_bus\[0\] " "Warning: Removed fan-out from the always-disabled I/O buffer \"reg_array:inst2\|lpm_bustri7:inst20\|lpm_bustri:lpm_bustri_component\|dout\[0\]\" to the node \"data_bus\[0\]\"" {  } { { "lpm_bustri.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_bustri.tdf" 43 7 0 } }  } 0 0 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "" 0 -1}  } {  } 0 0 "Removed fan-outs from the following always-disabled I/O buffers" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR_HDR" "" "Warning: Tri-state node(s) do not directly drive top-level pin(s)" { { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "reg_array:inst2\|lpm_bustri7:inst16\|lpm_bustri:lpm_bustri_component\|din\[7\] reg_array:inst2\|lpm_latch3:inst\|lpm_latch:lpm_latch_component\|latches\[7\] " "Warning: Converted the fan-out from the tri-state buffer \"reg_array:inst2\|lpm_bustri7:inst16\|lpm_bustri:lpm_bustri_component\|din\[7\]\" to the node \"reg_array:inst2\|lpm_latch3:inst\|lpm_latch:lpm_latch_component\|latches\[7\]\" into an OR gate" {  } { { "lpm_bustri.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_bustri.tdf" 46 6 0 } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "reg_array:inst2\|lpm_bustri7:inst16\|lpm_bustri:lpm_bustri_component\|din\[6\] reg_array:inst2\|lpm_latch3:inst\|lpm_latch:lpm_latch_component\|latches\[6\] " "Warning: Converted the fan-out from the tri-state buffer \"reg_array:inst2\|lpm_bustri7:inst16\|lpm_bustri:lpm_bustri_component\|din\[6\]\" to the node \"reg_array:inst2\|lpm_latch3:inst\|lpm_latch:lpm_latch_component\|latches\[6\]\" into an OR gate" {  } { { "lpm_bustri.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_bustri.tdf" 46 6 0 } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "reg_array:inst2\|lpm_bustri7:inst16\|lpm_bustri:lpm_bustri_component\|din\[5\] reg_array:inst2\|lpm_latch3:inst\|lpm_latch:lpm_latch_component\|latches\[5\] " "Warning: Converted the fan-out from the tri-state buffer \"reg_array:inst2\|lpm_bustri7:inst16\|lpm_bustri:lpm_bustri_component\|din\[5\]\" to the node \"reg_array:inst2\|lpm_latch3:inst\|lpm_latch:lpm_latch_component\|latches\[5\]\" into an OR gate" {  } { { "lpm_bustri.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_bustri.tdf" 46 6 0 } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "reg_array:inst2\|lpm_bustri7:inst16\|lpm_bustri:lpm_bustri_component\|din\[4\] reg_array:inst2\|lpm_latch3:inst\|lpm_latch:lpm_latch_component\|latches\[4\] " "Warning: Converted the fan-out from the tri-state buffer \"reg_array:inst2\|lpm_bustri7:inst16\|lpm_bustri:lpm_bustri_component\|din\[4\]\" to the node \"reg_array:inst2\|lpm_latch3:inst\|lpm_latch:lpm_latch_component\|latches\[4\]\" into an OR gate" {  } { { "lpm_bustri.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_bustri.tdf" 46 6 0 } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "reg_array:inst2\|lpm_bustri7:inst16\|lpm_bustri:lpm_bustri_component\|din\[3\] reg_array:inst2\|lpm_latch3:inst\|lpm_latch:lpm_latch_component\|latches\[3\] " "Warning: Converted the fan-out from the tri-state buffer \"reg_array:inst2\|lpm_bustri7:inst16\|lpm_bustri:lpm_bustri_component\|din\[3\]\" to the node \"reg_array:inst2\|lpm_latch3:inst\|lpm_latch:lpm_latch_component\|latches\[3\]\" into an OR gate" {  } { { "lpm_bustri.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_bustri.tdf" 46 6 0 } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "reg_array:inst2\|lpm_bustri7:inst16\|lpm_bustri:lpm_bustri_component\|din\[2\] reg_array:inst2\|lpm_latch3:inst\|lpm_latch:lpm_latch_component\|latches\[2\] " "Warning: Converted the fan-out from the tri-state buffer \"reg_array:inst2\|lpm_bustri7:inst16\|lpm_bustri:lpm_bustri_component\|din\[2\]\" to the node \"reg_array:inst2\|lpm_latch3:inst\|lpm_latch:lpm_latch_component\|latches\[2\]\" into an OR gate" {  } { { "lpm_bustri.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_bustri.tdf" 46 6 0 } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "reg_array:inst2\|lpm_bustri7:inst16\|lpm_bustri:lpm_bustri_component\|din\[1\] reg_array:inst2\|lpm_latch3:inst\|lpm_latch:lpm_latch_component\|latches\[1\] " "Warning: Converted the fan-out from the tri-state buffer \"reg_array:inst2\|lpm_bustri7:inst16\|lpm_bustri:lpm_bustri_component\|din\[1\]\" to the node \"reg_array:inst2\|lpm_latch3:inst\|lpm_latch:lpm_latch_component\|latches\[1\]\" into an OR gate" {  } { { "lpm_bustri.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_bustri.tdf" 46 6 0 } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "reg_array:inst2\|lpm_bustri7:inst16\|lpm_bustri:lpm_bustri_component\|din\[0\] reg_array:inst2\|lpm_latch3:inst\|lpm_latch:lpm_latch_component\|latches\[0\] " "Warning: Converted the fan-out from the tri-state buffer \"reg_array:inst2\|lpm_bustri7:inst16\|lpm_bustri:lpm_bustri_component\|din\[0\]\" to the node \"reg_array:inst2\|lpm_latch3:inst\|lpm_latch:lpm_latch_component\|latches\[0\]\" into an OR gate" {  } { { "lpm_bustri.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_bustri.tdf" 46 6 0 } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1}  } {  } 0 0 "Tri-state node(s) do not directly drive top-level pin(s)" 0 0 "" 0 -1}
{ "Warning" "WOPT_OPT_REMOVED_ALWAYS_ENABLED_TRI_HDR" "" "Warning: Always-enabled tri-state buffer(s) removed" { { "Warning" "WOPT_OPT_REMOVED_ALWAYS_ENABLED_TRI" "memory:inst1\|lpm_ram_io:inst2\|datatri\[7\] data_bus\[7\] " "Warning: Converted the fanout from the always-enabled tri-state buffer \"memory:inst1\|lpm_ram_io:inst2\|datatri\[7\]\" to the node \"data_bus\[7\]\" into a wire" {  } { { "lpm_ram_io.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_ram_io.tdf" 119 9 0 } }  } 0 0 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_REMOVED_ALWAYS_ENABLED_TRI" "memory:inst1\|lpm_ram_io:inst2\|datatri\[6\] data_bus\[6\] " "Warning: Converted the fanout from the always-enabled tri-state buffer \"memory:inst1\|lpm_ram_io:inst2\|datatri\[6\]\" to the node \"data_bus\[6\]\" into a wire" {  } { { "lpm_ram_io.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_ram_io.tdf" 119 9 0 } }  } 0 0 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_REMOVED_ALWAYS_ENABLED_TRI" "memory:inst1\|lpm_ram_io:inst2\|datatri\[5\] data_bus\[5\] " "Warning: Converted the fanout from the always-enabled tri-state buffer \"memory:inst1\|lpm_ram_io:inst2\|datatri\[5\]\" to the node \"data_bus\[5\]\" into a wire" {  } { { "lpm_ram_io.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_ram_io.tdf" 119 9 0 } }  } 0 0 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_REMOVED_ALWAYS_ENABLED_TRI" "memory:inst1\|lpm_ram_io:inst2\|datatri\[4\] data_bus\[4\] " "Warning: Converted the fanout from the always-enabled tri-state buffer \"memory:inst1\|lpm_ram_io:inst2\|datatri\[4\]\" to the node \"data_bus\[4\]\" into a wire" {  } { { "lpm_ram_io.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_ram_io.tdf" 119 9 0 } }  } 0 0 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_REMOVED_ALWAYS_ENABLED_TRI" "memory:inst1\|lpm_ram_io:inst2\|datatri\[3\] data_bus\[3\] " "Warning: Converted the fanout from the always-enabled tri-state buffer \"memory:inst1\|lpm_ram_io:inst2\|datatri\[3\]\" to the node \"data_bus\[3\]\" into a wire" {  } { { "lpm_ram_io.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_ram_io.tdf" 119 9 0 } }  } 0 0 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_REMOVED_ALWAYS_ENABLED_TRI" "memory:inst1\|lpm_ram_io:inst2\|datatri\[2\] data_bus\[2\] " "Warning: Converted the fanout from the always-enabled tri-state buffer \"memory:inst1\|lpm_ram_io:inst2\|datatri\[2\]\" to the node \"data_bus\[2\]\" into a wire" {  } { { "lpm_ram_io.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_ram_io.tdf" 119 9 0 } }  } 0 0 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_REMOVED_ALWAYS_ENABLED_TRI" "memory:inst1\|lpm_ram_io:inst2\|datatri\[1\] data_bus\[1\] " "Warning: Converted the fanout from the always-enabled tri-state buffer \"memory:inst1\|lpm_ram_io:inst2\|datatri\[1\]\" to the node \"data_bus\[1\]\" into a wire" {  } { { "lpm_ram_io.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_ram_io.tdf" 119 9 0 } }  } 0 0 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_REMOVED_ALWAYS_ENABLED_TRI" "memory:inst1\|lpm_ram_io:inst2\|datatri\[0\] data_bus\[0\] " "Warning: Converted the fanout from the always-enabled tri-state buffer \"memory:inst1\|lpm_ram_io:inst2\|datatri\[0\]\" to the node \"data_bus\[0\]\" into a wire" {  } { { "lpm_ram_io.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_ram_io.tdf" 119 9 0 } }  } 0 0 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "" 0 -1}  } {  } 0 0 "Always-enabled tri-state buffer(s) removed" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR_HDR" "" "Warning: Tri-state node(s) do not directly drive top-level pin(s)" { { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "memory:inst1\|lpm_ram_io:inst2\|datatri\[7\] control:inst\|lpm_latch5:inst4\|lpm_latch:lpm_latch_component\|latches\[7\] " "Warning: Converted the fan-out from the tri-state buffer \"memory:inst1\|lpm_ram_io:inst2\|datatri\[7\]\" to the node \"control:inst\|lpm_latch5:inst4\|lpm_latch:lpm_latch_component\|latches\[7\]\" into an OR gate" {  } { { "lpm_ram_io.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_ram_io.tdf" 119 9 0 } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "memory:inst1\|lpm_ram_io:inst2\|datatri\[6\] control:inst\|lpm_latch5:inst4\|lpm_latch:lpm_latch_component\|latches\[6\] " "Warning: Converted the fan-out from the tri-state buffer \"memory:inst1\|lpm_ram_io:inst2\|datatri\[6\]\" to the node \"control:inst\|lpm_latch5:inst4\|lpm_latch:lpm_latch_component\|latches\[6\]\" into an OR gate" {  } { { "lpm_ram_io.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_ram_io.tdf" 119 9 0 } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "memory:inst1\|lpm_ram_io:inst2\|datatri\[5\] control:inst\|lpm_latch5:inst4\|lpm_latch:lpm_latch_component\|latches\[5\] " "Warning: Converted the fan-out from the tri-state buffer \"memory:inst1\|lpm_ram_io:inst2\|datatri\[5\]\" to the node \"control:inst\|lpm_latch5:inst4\|lpm_latch:lpm_latch_component\|latches\[5\]\" into an OR gate" {  } { { "lpm_ram_io.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_ram_io.tdf" 119 9 0 } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "memory:inst1\|lpm_ram_io:inst2\|datatri\[4\] control:inst\|lpm_latch5:inst4\|lpm_latch:lpm_latch_component\|latches\[4\] " "Warning: Converted the fan-out from the tri-state buffer \"memory:inst1\|lpm_ram_io:inst2\|datatri\[4\]\" to the node \"control:inst\|lpm_latch5:inst4\|lpm_latch:lpm_latch_component\|latches\[4\]\" into an OR gate" {  } { { "lpm_ram_io.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_ram_io.tdf" 119 9 0 } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "memory:inst1\|lpm_ram_io:inst2\|datatri\[3\] control:inst\|lpm_latch5:inst4\|lpm_latch:lpm_latch_component\|latches\[3\] " "Warning: Converted the fan-out from the tri-state buffer \"memory:inst1\|lpm_ram_io:inst2\|datatri\[3\]\" to the node \"control:inst\|lpm_latch5:inst4\|lpm_latch:lpm_latch_component\|latches\[3\]\" into an OR gate" {  } { { "lpm_ram_io.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_ram_io.tdf" 119 9 0 } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "memory:inst1\|lpm_ram_io:inst2\|datatri\[2\] control:inst\|lpm_latch5:inst4\|lpm_latch:lpm_latch_component\|latches\[2\] " "Warning: Converted the fan-out from the tri-state buffer \"memory:inst1\|lpm_ram_io:inst2\|datatri\[2\]\" to the node \"control:inst\|lpm_latch5:inst4\|lpm_latch:lpm_latch_component\|latches\[2\]\" into an OR gate" {  } { { "lpm_ram_io.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_ram_io.tdf" 119 9 0 } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "memory:inst1\|lpm_ram_io:inst2\|datatri\[1\] control:inst\|lpm_latch5:inst4\|lpm_latch:lpm_latch_component\|latches\[1\] " "Warning: Converted the fan-out from the tri-state buffer \"memory:inst1\|lpm_ram_io:inst2\|datatri\[1\]\" to the node \"control:inst\|lpm_latch5:inst4\|lpm_latch:lpm_latch_component\|latches\[1\]\" into an OR gate" {  } { { "lpm_ram_io.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_ram_io.tdf" 119 9 0 } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "memory:inst1\|lpm_ram_io:inst2\|datatri\[0\] control:inst\|lpm_latch5:inst4\|lpm_latch:lpm_latch_component\|latches\[0\] " "Warning: Converted the fan-out from the tri-state buffer \"memory:inst1\|lpm_ram_io:inst2\|datatri\[0\]\" to the node \"control:inst\|lpm_latch5:inst4\|lpm_latch:lpm_latch_component\|latches\[0\]\" into an OR gate" {  } { { "lpm_ram_io.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_ram_io.tdf" 119 9 0 } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1}  } {  } 0 0 "Tri-state node(s) do not directly drive top-level pin(s)" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "control:inst\|lpm_latch5:inst4\|lpm_latch:lpm_latch_component\|latches\[3\] " "Warning: Latch control:inst\|lpm_latch5:inst4\|lpm_latch:lpm_latch_component\|latches\[3\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA control:inst\|rs_trigger:inst57\|inst~0 " "Warning: Ports D and ENA on the latch are fed by the same signal control:inst\|rs_trigger:inst57\|inst~0" {  } { { "rs_trigger.bdf" "" { Schematic "C:/Users/Aleksey/Downloads/memory/memory/rs_trigger.bdf" { { 160 240 304 208 "inst" "" } } } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "lpm_latch.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_latch.tdf" 53 10 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "control:inst\|lpm_latch5:inst6\|lpm_latch:lpm_latch_component\|latches\[1\] " "Warning: Latch control:inst\|lpm_latch5:inst6\|lpm_latch:lpm_latch_component\|latches\[1\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA control:inst\|rs_trigger:inst57\|inst~0 " "Warning: Ports D and ENA on the latch are fed by the same signal control:inst\|rs_trigger:inst57\|inst~0" {  } { { "rs_trigger.bdf" "" { Schematic "C:/Users/Aleksey/Downloads/memory/memory/rs_trigger.bdf" { { 160 240 304 208 "inst" "" } } } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "lpm_latch.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_latch.tdf" 53 10 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "control:inst\|lpm_latch5:inst6\|lpm_latch:lpm_latch_component\|latches\[0\] " "Warning: Latch control:inst\|lpm_latch5:inst6\|lpm_latch:lpm_latch_component\|latches\[0\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA control:inst\|rs_trigger:inst57\|inst~0 " "Warning: Ports D and ENA on the latch are fed by the same signal control:inst\|rs_trigger:inst57\|inst~0" {  } { { "rs_trigger.bdf" "" { Schematic "C:/Users/Aleksey/Downloads/memory/memory/rs_trigger.bdf" { { 160 240 304 208 "inst" "" } } } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "lpm_latch.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_latch.tdf" 53 10 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "control:inst\|lpm_latch5:inst5\|lpm_latch:lpm_latch_component\|latches\[3\] " "Warning: Latch control:inst\|lpm_latch5:inst5\|lpm_latch:lpm_latch_component\|latches\[3\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA control:inst\|rs_trigger:inst57\|inst~0 " "Warning: Ports D and ENA on the latch are fed by the same signal control:inst\|rs_trigger:inst57\|inst~0" {  } { { "rs_trigger.bdf" "" { Schematic "C:/Users/Aleksey/Downloads/memory/memory/rs_trigger.bdf" { { 160 240 304 208 "inst" "" } } } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "lpm_latch.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_latch.tdf" 53 10 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "control:inst\|lpm_latch5:inst5\|lpm_latch:lpm_latch_component\|latches\[2\] " "Warning: Latch control:inst\|lpm_latch5:inst5\|lpm_latch:lpm_latch_component\|latches\[2\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA control:inst\|rs_trigger:inst57\|inst~0 " "Warning: Ports D and ENA on the latch are fed by the same signal control:inst\|rs_trigger:inst57\|inst~0" {  } { { "rs_trigger.bdf" "" { Schematic "C:/Users/Aleksey/Downloads/memory/memory/rs_trigger.bdf" { { 160 240 304 208 "inst" "" } } } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "lpm_latch.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_latch.tdf" 53 10 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "control:inst\|lpm_latch5:inst4\|lpm_latch:lpm_latch_component\|latches\[2\] " "Warning: Latch control:inst\|lpm_latch5:inst4\|lpm_latch:lpm_latch_component\|latches\[2\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA control:inst\|rs_trigger:inst57\|inst~0 " "Warning: Ports D and ENA on the latch are fed by the same signal control:inst\|rs_trigger:inst57\|inst~0" {  } { { "rs_trigger.bdf" "" { Schematic "C:/Users/Aleksey/Downloads/memory/memory/rs_trigger.bdf" { { 160 240 304 208 "inst" "" } } } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "lpm_latch.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_latch.tdf" 53 10 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "control:inst\|lpm_latch5:inst5\|lpm_latch:lpm_latch_component\|latches\[1\] " "Warning: Latch control:inst\|lpm_latch5:inst5\|lpm_latch:lpm_latch_component\|latches\[1\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA control:inst\|rs_trigger:inst57\|inst~0 " "Warning: Ports D and ENA on the latch are fed by the same signal control:inst\|rs_trigger:inst57\|inst~0" {  } { { "rs_trigger.bdf" "" { Schematic "C:/Users/Aleksey/Downloads/memory/memory/rs_trigger.bdf" { { 160 240 304 208 "inst" "" } } } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "lpm_latch.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_latch.tdf" 53 10 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "control:inst\|lpm_latch5:inst4\|lpm_latch:lpm_latch_component\|latches\[1\] " "Warning: Latch control:inst\|lpm_latch5:inst4\|lpm_latch:lpm_latch_component\|latches\[1\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA control:inst\|rs_trigger:inst57\|inst~0 " "Warning: Ports D and ENA on the latch are fed by the same signal control:inst\|rs_trigger:inst57\|inst~0" {  } { { "rs_trigger.bdf" "" { Schematic "C:/Users/Aleksey/Downloads/memory/memory/rs_trigger.bdf" { { 160 240 304 208 "inst" "" } } } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "lpm_latch.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_latch.tdf" 53 10 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "control:inst\|lpm_latch5:inst5\|lpm_latch:lpm_latch_component\|latches\[0\] " "Warning: Latch control:inst\|lpm_latch5:inst5\|lpm_latch:lpm_latch_component\|latches\[0\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA control:inst\|rs_trigger:inst57\|inst~0 " "Warning: Ports D and ENA on the latch are fed by the same signal control:inst\|rs_trigger:inst57\|inst~0" {  } { { "rs_trigger.bdf" "" { Schematic "C:/Users/Aleksey/Downloads/memory/memory/rs_trigger.bdf" { { 160 240 304 208 "inst" "" } } } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "lpm_latch.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_latch.tdf" 53 10 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "control:inst\|lpm_latch5:inst4\|lpm_latch:lpm_latch_component\|latches\[0\] " "Warning: Latch control:inst\|lpm_latch5:inst4\|lpm_latch:lpm_latch_component\|latches\[0\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA control:inst\|rs_trigger:inst57\|inst~0 " "Warning: Ports D and ENA on the latch are fed by the same signal control:inst\|rs_trigger:inst57\|inst~0" {  } { { "rs_trigger.bdf" "" { Schematic "C:/Users/Aleksey/Downloads/memory/memory/rs_trigger.bdf" { { 160 240 304 208 "inst" "" } } } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "lpm_latch.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_latch.tdf" 53 10 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "control:inst\|lpm_latch5:inst4\|lpm_latch:lpm_latch_component\|latches\[7\] " "Warning: Latch control:inst\|lpm_latch5:inst4\|lpm_latch:lpm_latch_component\|latches\[7\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA control:inst\|rs_trigger:inst57\|inst~0 " "Warning: Ports D and ENA on the latch are fed by the same signal control:inst\|rs_trigger:inst57\|inst~0" {  } { { "rs_trigger.bdf" "" { Schematic "C:/Users/Aleksey/Downloads/memory/memory/rs_trigger.bdf" { { 160 240 304 208 "inst" "" } } } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "lpm_latch.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_latch.tdf" 53 10 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "control:inst\|lpm_latch5:inst4\|lpm_latch:lpm_latch_component\|latches\[6\] " "Warning: Latch control:inst\|lpm_latch5:inst4\|lpm_latch:lpm_latch_component\|latches\[6\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA control:inst\|rs_trigger:inst57\|inst~0 " "Warning: Ports D and ENA on the latch are fed by the same signal control:inst\|rs_trigger:inst57\|inst~0" {  } { { "rs_trigger.bdf" "" { Schematic "C:/Users/Aleksey/Downloads/memory/memory/rs_trigger.bdf" { { 160 240 304 208 "inst" "" } } } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "lpm_latch.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_latch.tdf" 53 10 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "control:inst\|lpm_latch5:inst4\|lpm_latch:lpm_latch_component\|latches\[5\] " "Warning: Latch control:inst\|lpm_latch5:inst4\|lpm_latch:lpm_latch_component\|latches\[5\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA control:inst\|rs_trigger:inst57\|inst~0 " "Warning: Ports D and ENA on the latch are fed by the same signal control:inst\|rs_trigger:inst57\|inst~0" {  } { { "rs_trigger.bdf" "" { Schematic "C:/Users/Aleksey/Downloads/memory/memory/rs_trigger.bdf" { { 160 240 304 208 "inst" "" } } } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "lpm_latch.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_latch.tdf" 53 10 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "control:inst\|lpm_latch5:inst4\|lpm_latch:lpm_latch_component\|latches\[4\] " "Warning: Latch control:inst\|lpm_latch5:inst4\|lpm_latch:lpm_latch_component\|latches\[4\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA control:inst\|rs_trigger:inst57\|inst~0 " "Warning: Ports D and ENA on the latch are fed by the same signal control:inst\|rs_trigger:inst57\|inst~0" {  } { { "rs_trigger.bdf" "" { Schematic "C:/Users/Aleksey/Downloads/memory/memory/rs_trigger.bdf" { { 160 240 304 208 "inst" "" } } } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "lpm_latch.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_latch.tdf" 53 10 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_TM_SUMMARY" "169 " "Info: Implemented 169 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "1 " "Info: Implemented 1 input pins" {  } {  } 0 0 "Implemented %1!d! input pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_OPINS" "56 " "Info: Implemented 56 output pins" {  } {  } 0 0 "Implemented %1!d! output pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_LCELLS" "96 " "Info: Implemented 96 logic cells" {  } {  } 0 0 "Implemented %1!d! logic cells" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_RAMS" "16 " "Info: Implemented 16 RAM segments" {  } {  } 0 0 "Implemented %1!d! RAM segments" 0 0 "" 0 -1}  } {  } 0 0 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 102 s Quartus II " "Info: Quartus II Analysis & Synthesis was successful. 0 errors, 102 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "237 " "Info: Peak virtual memory: 237 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Tue Oct 25 01:00:57 2016 " "Info: Processing ended: Tue Oct 25 01:00:57 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:12 " "Info: Elapsed time: 00:00:12" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:12 " "Info: Total CPU time (on all processors): 00:00:12" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II " "Info: Running Quartus II Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 222 10/21/2009 SJ Web Edition " "Info: Version 9.1 Build 222 10/21/2009 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Tue Oct 25 01:00:58 2016 " "Info: Processing started: Tue Oct 25 01:00:58 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off memory -c memory " "Info: Command: quartus_fit --read_settings_files=off --write_settings_files=off memory -c memory" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IMPP_MPP_AUTO_ASSIGNED_DEVICE" "memory EP2S15F484C3 " "Info: Automatically selected device EP2S15F484C3 for design memory" {  } {  } 0 0 "Automatically selected device %2!s! for design %1!s!" 0 0 "" 0 -1}
{ "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_TOP" "" "Info: Found following RAM instances in design that are actually implemented as ROM because the write logic is always disabled" { { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "memory:inst1\|lpm_ram_io:inst2\|altram:sram\|altsyncram:ram_block\|altsyncram_5n91:auto_generated\|ram_block1a7 " "Info: Atom \"memory:inst1\|lpm_ram_io:inst2\|altram:sram\|altsyncram:ram_block\|altsyncram_5n91:auto_generated\|ram_block1a7\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "memory:inst1\|lpm_ram_io:inst2\|altram:sram\|altsyncram:ram_block\|altsyncram_5n91:auto_generated\|ram_block1a6 " "Info: Atom \"memory:inst1\|lpm_ram_io:inst2\|altram:sram\|altsyncram:ram_block\|altsyncram_5n91:auto_generated\|ram_block1a6\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "memory:inst1\|lpm_ram_io:inst2\|altram:sram\|altsyncram:ram_block\|altsyncram_5n91:auto_generated\|ram_block1a5 " "Info: Atom \"memory:inst1\|lpm_ram_io:inst2\|altram:sram\|altsyncram:ram_block\|altsyncram_5n91:auto_generated\|ram_block1a5\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "memory:inst1\|lpm_ram_io:inst2\|altram:sram\|altsyncram:ram_block\|altsyncram_5n91:auto_generated\|ram_block1a4 " "Info: Atom \"memory:inst1\|lpm_ram_io:inst2\|altram:sram\|altsyncram:ram_block\|altsyncram_5n91:auto_generated\|ram_block1a4\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "memory:inst1\|lpm_ram_io:inst2\|altram:sram\|altsyncram:ram_block\|altsyncram_5n91:auto_generated\|ram_block1a3 " "Info: Atom \"memory:inst1\|lpm_ram_io:inst2\|altram:sram\|altsyncram:ram_block\|altsyncram_5n91:auto_generated\|ram_block1a3\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "memory:inst1\|lpm_ram_io:inst2\|altram:sram\|altsyncram:ram_block\|altsyncram_5n91:auto_generated\|ram_block1a2 " "Info: Atom \"memory:inst1\|lpm_ram_io:inst2\|altram:sram\|altsyncram:ram_block\|altsyncram_5n91:auto_generated\|ram_block1a2\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "memory:inst1\|lpm_ram_io:inst2\|altram:sram\|altsyncram:ram_block\|altsyncram_5n91:auto_generated\|ram_block1a1 " "Info: Atom \"memory:inst1\|lpm_ram_io:inst2\|altram:sram\|altsyncram:ram_block\|altsyncram_5n91:auto_generated\|ram_block1a1\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "memory:inst1\|lpm_ram_io:inst2\|altram:sram\|altsyncram:ram_block\|altsyncram_5n91:auto_generated\|ram_block1a0 " "Info: Atom \"memory:inst1\|lpm_ram_io:inst2\|altram:sram\|altsyncram:ram_block\|altsyncram_5n91:auto_generated\|ram_block1a0\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "" 0 -1}  } {  } 0 0 "Found following RAM instances in design that are actually implemented as ROM because the write logic is always disabled" 0 0 "" 0 -1}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Info: Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 0 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "" 0 -1}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Warning: Feature LogicLock is only available with a valid subscription license. Please purchase a software subscription to gain full access to this feature." {  } {  } 0 0 "Feature %1!s! is only available with a valid subscription license. Please purchase a software subscription to gain full access to this feature." 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Info: Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" {  } {  } 2 0 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "" 0 -1}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "1 " "Info: Fitter converted 1 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~DATA0~ E13 " "Info: Pin ~DATA0~ is reserved at location E13" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { ~DATA0~ } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~DATA0~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Aleksey/Downloads/memory/memory/" 0 { } { { 0 { 0 ""} 0 722 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Info: Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 0 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "" 0 -1}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "57 57 " "Critical Warning: No exact pin location assignment(s) for 57 pins of 57 total pins" { { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "reg_wr " "Info: Pin reg_wr not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { reg_wr } } } { "main.bdf" "" { Schematic "C:/Users/Aleksey/Downloads/memory/memory/main.bdf" { { 576 608 784 592 "reg_wr" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { reg_wr } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Aleksey/Downloads/memory/memory/" 0 { } { { 0 { 0 ""} 0 339 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "eq4 " "Info: Pin eq4 not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { eq4 } } } { "main.bdf" "" { Schematic "C:/Users/Aleksey/Downloads/memory/memory/main.bdf" { { 384 624 800 400 "eq4" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { eq4 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Aleksey/Downloads/memory/memory/" 0 { } { { 0 { 0 ""} 0 341 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "eq5 " "Info: Pin eq5 not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { eq5 } } } { "main.bdf" "" { Schematic "C:/Users/Aleksey/Downloads/memory/memory/main.bdf" { { 400 624 800 416 "eq5" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { eq5 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Aleksey/Downloads/memory/memory/" 0 { } { { 0 { 0 ""} 0 342 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "eq6 " "Info: Pin eq6 not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { eq6 } } } { "main.bdf" "" { Schematic "C:/Users/Aleksey/Downloads/memory/memory/main.bdf" { { 416 624 800 432 "eq6" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { eq6 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Aleksey/Downloads/memory/memory/" 0 { } { { 0 { 0 ""} 0 343 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "adress_bus\[5\] " "Info: Pin adress_bus\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { adress_bus[5] } } } { "main.bdf" "" { Schematic "C:/Users/Aleksey/Downloads/memory/memory/main.bdf" { { 72 912 1089 88 "adress_bus\[5..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { adress_bus[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Aleksey/Downloads/memory/memory/" 0 { } { { 0 { 0 ""} 0 287 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "adress_bus\[4\] " "Info: Pin adress_bus\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { adress_bus[4] } } } { "main.bdf" "" { Schematic "C:/Users/Aleksey/Downloads/memory/memory/main.bdf" { { 72 912 1089 88 "adress_bus\[5..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { adress_bus[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Aleksey/Downloads/memory/memory/" 0 { } { { 0 { 0 ""} 0 288 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "adress_bus\[3\] " "Info: Pin adress_bus\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { adress_bus[3] } } } { "main.bdf" "" { Schematic "C:/Users/Aleksey/Downloads/memory/memory/main.bdf" { { 72 912 1089 88 "adress_bus\[5..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { adress_bus[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Aleksey/Downloads/memory/memory/" 0 { } { { 0 { 0 ""} 0 289 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "adress_bus\[2\] " "Info: Pin adress_bus\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { adress_bus[2] } } } { "main.bdf" "" { Schematic "C:/Users/Aleksey/Downloads/memory/memory/main.bdf" { { 72 912 1089 88 "adress_bus\[5..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { adress_bus[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Aleksey/Downloads/memory/memory/" 0 { } { { 0 { 0 ""} 0 290 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "adress_bus\[1\] " "Info: Pin adress_bus\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { adress_bus[1] } } } { "main.bdf" "" { Schematic "C:/Users/Aleksey/Downloads/memory/memory/main.bdf" { { 72 912 1089 88 "adress_bus\[5..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { adress_bus[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Aleksey/Downloads/memory/memory/" 0 { } { { 0 { 0 ""} 0 291 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "adress_bus\[0\] " "Info: Pin adress_bus\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { adress_bus[0] } } } { "main.bdf" "" { Schematic "C:/Users/Aleksey/Downloads/memory/memory/main.bdf" { { 72 912 1089 88 "adress_bus\[5..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { adress_bus[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Aleksey/Downloads/memory/memory/" 0 { } { { 0 { 0 ""} 0 292 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "adress_selector\[1\] " "Info: Pin adress_selector\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { adress_selector[1] } } } { "main.bdf" "" { Schematic "C:/Users/Aleksey/Downloads/memory/memory/main.bdf" { { 352 624 800 368 "adress_selector\[1..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { adress_selector[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Aleksey/Downloads/memory/memory/" 0 { } { { 0 { 0 ""} 0 293 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "adress_selector\[0\] " "Info: Pin adress_selector\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { adress_selector[0] } } } { "main.bdf" "" { Schematic "C:/Users/Aleksey/Downloads/memory/memory/main.bdf" { { 352 624 800 368 "adress_selector\[1..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { adress_selector[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Aleksey/Downloads/memory/memory/" 0 { } { { 0 { 0 ""} 0 294 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "command_register\[7\] " "Info: Pin command_register\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { command_register[7] } } } { "main.bdf" "" { Schematic "C:/Users/Aleksey/Downloads/memory/memory/main.bdf" { { 440 624 835 456 "command_register\[7..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { command_register[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Aleksey/Downloads/memory/memory/" 0 { } { { 0 { 0 ""} 0 295 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "command_register\[6\] " "Info: Pin command_register\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { command_register[6] } } } { "main.bdf" "" { Schematic "C:/Users/Aleksey/Downloads/memory/memory/main.bdf" { { 440 624 835 456 "command_register\[7..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { command_register[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Aleksey/Downloads/memory/memory/" 0 { } { { 0 { 0 ""} 0 296 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "command_register\[5\] " "Info: Pin command_register\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { command_register[5] } } } { "main.bdf" "" { Schematic "C:/Users/Aleksey/Downloads/memory/memory/main.bdf" { { 440 624 835 456 "command_register\[7..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { command_register[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Aleksey/Downloads/memory/memory/" 0 { } { { 0 { 0 ""} 0 297 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "command_register\[4\] " "Info: Pin command_register\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { command_register[4] } } } { "main.bdf" "" { Schematic "C:/Users/Aleksey/Downloads/memory/memory/main.bdf" { { 440 624 835 456 "command_register\[7..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { command_register[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Aleksey/Downloads/memory/memory/" 0 { } { { 0 { 0 ""} 0 298 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "command_register\[3\] " "Info: Pin command_register\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { command_register[3] } } } { "main.bdf" "" { Schematic "C:/Users/Aleksey/Downloads/memory/memory/main.bdf" { { 440 624 835 456 "command_register\[7..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { command_register[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Aleksey/Downloads/memory/memory/" 0 { } { { 0 { 0 ""} 0 299 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "command_register\[2\] " "Info: Pin command_register\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { command_register[2] } } } { "main.bdf" "" { Schematic "C:/Users/Aleksey/Downloads/memory/memory/main.bdf" { { 440 624 835 456 "command_register\[7..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { command_register[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Aleksey/Downloads/memory/memory/" 0 { } { { 0 { 0 ""} 0 300 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "command_register\[1\] " "Info: Pin command_register\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { command_register[1] } } } { "main.bdf" "" { Schematic "C:/Users/Aleksey/Downloads/memory/memory/main.bdf" { { 440 624 835 456 "command_register\[7..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { command_register[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Aleksey/Downloads/memory/memory/" 0 { } { { 0 { 0 ""} 0 301 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "command_register\[0\] " "Info: Pin command_register\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { command_register[0] } } } { "main.bdf" "" { Schematic "C:/Users/Aleksey/Downloads/memory/memory/main.bdf" { { 440 624 835 456 "command_register\[7..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { command_register[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Aleksey/Downloads/memory/memory/" 0 { } { { 0 { 0 ""} 0 302 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "data_bus\[7\] " "Info: Pin data_bus\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { data_bus[7] } } } { "main.bdf" "" { Schematic "C:/Users/Aleksey/Downloads/memory/memory/main.bdf" { { 88 8 184 104 "data_bus\[7..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { data_bus[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Aleksey/Downloads/memory/memory/" 0 { } { { 0 { 0 ""} 0 303 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "data_bus\[6\] " "Info: Pin data_bus\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { data_bus[6] } } } { "main.bdf" "" { Schematic "C:/Users/Aleksey/Downloads/memory/memory/main.bdf" { { 88 8 184 104 "data_bus\[7..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { data_bus[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Aleksey/Downloads/memory/memory/" 0 { } { { 0 { 0 ""} 0 304 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "data_bus\[5\] " "Info: Pin data_bus\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { data_bus[5] } } } { "main.bdf" "" { Schematic "C:/Users/Aleksey/Downloads/memory/memory/main.bdf" { { 88 8 184 104 "data_bus\[7..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { data_bus[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Aleksey/Downloads/memory/memory/" 0 { } { { 0 { 0 ""} 0 305 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "data_bus\[4\] " "Info: Pin data_bus\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { data_bus[4] } } } { "main.bdf" "" { Schematic "C:/Users/Aleksey/Downloads/memory/memory/main.bdf" { { 88 8 184 104 "data_bus\[7..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { data_bus[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Aleksey/Downloads/memory/memory/" 0 { } { { 0 { 0 ""} 0 306 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "data_bus\[3\] " "Info: Pin data_bus\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { data_bus[3] } } } { "main.bdf" "" { Schematic "C:/Users/Aleksey/Downloads/memory/memory/main.bdf" { { 88 8 184 104 "data_bus\[7..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { data_bus[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Aleksey/Downloads/memory/memory/" 0 { } { { 0 { 0 ""} 0 307 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "data_bus\[2\] " "Info: Pin data_bus\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { data_bus[2] } } } { "main.bdf" "" { Schematic "C:/Users/Aleksey/Downloads/memory/memory/main.bdf" { { 88 8 184 104 "data_bus\[7..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { data_bus[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Aleksey/Downloads/memory/memory/" 0 { } { { 0 { 0 ""} 0 308 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "data_bus\[1\] " "Info: Pin data_bus\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { data_bus[1] } } } { "main.bdf" "" { Schematic "C:/Users/Aleksey/Downloads/memory/memory/main.bdf" { { 88 8 184 104 "data_bus\[7..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { data_bus[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Aleksey/Downloads/memory/memory/" 0 { } { { 0 { 0 ""} 0 309 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "data_bus\[0\] " "Info: Pin data_bus\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { data_bus[0] } } } { "main.bdf" "" { Schematic "C:/Users/Aleksey/Downloads/memory/memory/main.bdf" { { 88 8 184 104 "data_bus\[7..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { data_bus[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Aleksey/Downloads/memory/memory/" 0 { } { { 0 { 0 ""} 0 310 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "dca_out\[15\] " "Info: Pin dca_out\[15\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { dca_out[15] } } } { "main.bdf" "" { Schematic "C:/Users/Aleksey/Downloads/memory/memory/main.bdf" { { 632 536 712 648 "dca_out\[15..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { dca_out[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Aleksey/Downloads/memory/memory/" 0 { } { { 0 { 0 ""} 0 311 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "dca_out\[14\] " "Info: Pin dca_out\[14\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { dca_out[14] } } } { "main.bdf" "" { Schematic "C:/Users/Aleksey/Downloads/memory/memory/main.bdf" { { 632 536 712 648 "dca_out\[15..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { dca_out[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Aleksey/Downloads/memory/memory/" 0 { } { { 0 { 0 ""} 0 312 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "dca_out\[13\] " "Info: Pin dca_out\[13\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { dca_out[13] } } } { "main.bdf" "" { Schematic "C:/Users/Aleksey/Downloads/memory/memory/main.bdf" { { 632 536 712 648 "dca_out\[15..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { dca_out[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Aleksey/Downloads/memory/memory/" 0 { } { { 0 { 0 ""} 0 313 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "dca_out\[12\] " "Info: Pin dca_out\[12\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { dca_out[12] } } } { "main.bdf" "" { Schematic "C:/Users/Aleksey/Downloads/memory/memory/main.bdf" { { 632 536 712 648 "dca_out\[15..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { dca_out[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Aleksey/Downloads/memory/memory/" 0 { } { { 0 { 0 ""} 0 314 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "dca_out\[11\] " "Info: Pin dca_out\[11\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { dca_out[11] } } } { "main.bdf" "" { Schematic "C:/Users/Aleksey/Downloads/memory/memory/main.bdf" { { 632 536 712 648 "dca_out\[15..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { dca_out[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Aleksey/Downloads/memory/memory/" 0 { } { { 0 { 0 ""} 0 315 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "dca_out\[10\] " "Info: Pin dca_out\[10\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { dca_out[10] } } } { "main.bdf" "" { Schematic "C:/Users/Aleksey/Downloads/memory/memory/main.bdf" { { 632 536 712 648 "dca_out\[15..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { dca_out[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Aleksey/Downloads/memory/memory/" 0 { } { { 0 { 0 ""} 0 316 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "dca_out\[9\] " "Info: Pin dca_out\[9\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { dca_out[9] } } } { "main.bdf" "" { Schematic "C:/Users/Aleksey/Downloads/memory/memory/main.bdf" { { 632 536 712 648 "dca_out\[15..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { dca_out[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Aleksey/Downloads/memory/memory/" 0 { } { { 0 { 0 ""} 0 317 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "dca_out\[8\] " "Info: Pin dca_out\[8\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { dca_out[8] } } } { "main.bdf" "" { Schematic "C:/Users/Aleksey/Downloads/memory/memory/main.bdf" { { 632 536 712 648 "dca_out\[15..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { dca_out[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Aleksey/Downloads/memory/memory/" 0 { } { { 0 { 0 ""} 0 318 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "dca_out\[7\] " "Info: Pin dca_out\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { dca_out[7] } } } { "main.bdf" "" { Schematic "C:/Users/Aleksey/Downloads/memory/memory/main.bdf" { { 632 536 712 648 "dca_out\[15..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { dca_out[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Aleksey/Downloads/memory/memory/" 0 { } { { 0 { 0 ""} 0 319 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "dca_out\[6\] " "Info: Pin dca_out\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { dca_out[6] } } } { "main.bdf" "" { Schematic "C:/Users/Aleksey/Downloads/memory/memory/main.bdf" { { 632 536 712 648 "dca_out\[15..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { dca_out[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Aleksey/Downloads/memory/memory/" 0 { } { { 0 { 0 ""} 0 320 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "dca_out\[5\] " "Info: Pin dca_out\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { dca_out[5] } } } { "main.bdf" "" { Schematic "C:/Users/Aleksey/Downloads/memory/memory/main.bdf" { { 632 536 712 648 "dca_out\[15..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { dca_out[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Aleksey/Downloads/memory/memory/" 0 { } { { 0 { 0 ""} 0 321 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "dca_out\[4\] " "Info: Pin dca_out\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { dca_out[4] } } } { "main.bdf" "" { Schematic "C:/Users/Aleksey/Downloads/memory/memory/main.bdf" { { 632 536 712 648 "dca_out\[15..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { dca_out[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Aleksey/Downloads/memory/memory/" 0 { } { { 0 { 0 ""} 0 322 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "dca_out\[3\] " "Info: Pin dca_out\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { dca_out[3] } } } { "main.bdf" "" { Schematic "C:/Users/Aleksey/Downloads/memory/memory/main.bdf" { { 632 536 712 648 "dca_out\[15..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { dca_out[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Aleksey/Downloads/memory/memory/" 0 { } { { 0 { 0 ""} 0 323 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "dca_out\[2\] " "Info: Pin dca_out\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { dca_out[2] } } } { "main.bdf" "" { Schematic "C:/Users/Aleksey/Downloads/memory/memory/main.bdf" { { 632 536 712 648 "dca_out\[15..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { dca_out[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Aleksey/Downloads/memory/memory/" 0 { } { { 0 { 0 ""} 0 324 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "dca_out\[1\] " "Info: Pin dca_out\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { dca_out[1] } } } { "main.bdf" "" { Schematic "C:/Users/Aleksey/Downloads/memory/memory/main.bdf" { { 632 536 712 648 "dca_out\[15..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { dca_out[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Aleksey/Downloads/memory/memory/" 0 { } { { 0 { 0 ""} 0 325 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "dca_out\[0\] " "Info: Pin dca_out\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { dca_out[0] } } } { "main.bdf" "" { Schematic "C:/Users/Aleksey/Downloads/memory/memory/main.bdf" { { 632 536 712 648 "dca_out\[15..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { dca_out[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Aleksey/Downloads/memory/memory/" 0 { } { { 0 { 0 ""} 0 326 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "instruction_pointer\[5\] " "Info: Pin instruction_pointer\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { instruction_pointer[5] } } } { "main.bdf" "" { Schematic "C:/Users/Aleksey/Downloads/memory/memory/main.bdf" { { 144 248 424 160 "instruction_pointer\[5..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { instruction_pointer[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Aleksey/Downloads/memory/memory/" 0 { } { { 0 { 0 ""} 0 327 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "instruction_pointer\[4\] " "Info: Pin instruction_pointer\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { instruction_pointer[4] } } } { "main.bdf" "" { Schematic "C:/Users/Aleksey/Downloads/memory/memory/main.bdf" { { 144 248 424 160 "instruction_pointer\[5..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { instruction_pointer[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Aleksey/Downloads/memory/memory/" 0 { } { { 0 { 0 ""} 0 328 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "instruction_pointer\[3\] " "Info: Pin instruction_pointer\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { instruction_pointer[3] } } } { "main.bdf" "" { Schematic "C:/Users/Aleksey/Downloads/memory/memory/main.bdf" { { 144 248 424 160 "instruction_pointer\[5..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { instruction_pointer[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Aleksey/Downloads/memory/memory/" 0 { } { { 0 { 0 ""} 0 329 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "instruction_pointer\[2\] " "Info: Pin instruction_pointer\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { instruction_pointer[2] } } } { "main.bdf" "" { Schematic "C:/Users/Aleksey/Downloads/memory/memory/main.bdf" { { 144 248 424 160 "instruction_pointer\[5..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { instruction_pointer[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Aleksey/Downloads/memory/memory/" 0 { } { { 0 { 0 ""} 0 330 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "instruction_pointer\[1\] " "Info: Pin instruction_pointer\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { instruction_pointer[1] } } } { "main.bdf" "" { Schematic "C:/Users/Aleksey/Downloads/memory/memory/main.bdf" { { 144 248 424 160 "instruction_pointer\[5..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { instruction_pointer[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Aleksey/Downloads/memory/memory/" 0 { } { { 0 { 0 ""} 0 331 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "instruction_pointer\[0\] " "Info: Pin instruction_pointer\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { instruction_pointer[0] } } } { "main.bdf" "" { Schematic "C:/Users/Aleksey/Downloads/memory/memory/main.bdf" { { 144 248 424 160 "instruction_pointer\[5..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { instruction_pointer[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Aleksey/Downloads/memory/memory/" 0 { } { { 0 { 0 ""} 0 332 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "low_high_cr_adress\[5\] " "Info: Pin low_high_cr_adress\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { low_high_cr_adress[5] } } } { "main.bdf" "" { Schematic "C:/Users/Aleksey/Downloads/memory/memory/main.bdf" { { 144 608 784 160 "low_high_cr_adress\[5..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { low_high_cr_adress[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Aleksey/Downloads/memory/memory/" 0 { } { { 0 { 0 ""} 0 333 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "low_high_cr_adress\[4\] " "Info: Pin low_high_cr_adress\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { low_high_cr_adress[4] } } } { "main.bdf" "" { Schematic "C:/Users/Aleksey/Downloads/memory/memory/main.bdf" { { 144 608 784 160 "low_high_cr_adress\[5..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { low_high_cr_adress[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Aleksey/Downloads/memory/memory/" 0 { } { { 0 { 0 ""} 0 334 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "low_high_cr_adress\[3\] " "Info: Pin low_high_cr_adress\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { low_high_cr_adress[3] } } } { "main.bdf" "" { Schematic "C:/Users/Aleksey/Downloads/memory/memory/main.bdf" { { 144 608 784 160 "low_high_cr_adress\[5..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { low_high_cr_adress[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Aleksey/Downloads/memory/memory/" 0 { } { { 0 { 0 ""} 0 335 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "low_high_cr_adress\[2\] " "Info: Pin low_high_cr_adress\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { low_high_cr_adress[2] } } } { "main.bdf" "" { Schematic "C:/Users/Aleksey/Downloads/memory/memory/main.bdf" { { 144 608 784 160 "low_high_cr_adress\[5..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { low_high_cr_adress[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Aleksey/Downloads/memory/memory/" 0 { } { { 0 { 0 ""} 0 336 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "low_high_cr_adress\[1\] " "Info: Pin low_high_cr_adress\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { low_high_cr_adress[1] } } } { "main.bdf" "" { Schematic "C:/Users/Aleksey/Downloads/memory/memory/main.bdf" { { 144 608 784 160 "low_high_cr_adress\[5..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { low_high_cr_adress[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Aleksey/Downloads/memory/memory/" 0 { } { { 0 { 0 ""} 0 337 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "low_high_cr_adress\[0\] " "Info: Pin low_high_cr_adress\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { low_high_cr_adress[0] } } } { "main.bdf" "" { Schematic "C:/Users/Aleksey/Downloads/memory/memory/main.bdf" { { 144 608 784 160 "low_high_cr_adress\[5..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { low_high_cr_adress[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Aleksey/Downloads/memory/memory/" 0 { } { { 0 { 0 ""} 0 338 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "main_clock " "Info: Pin main_clock not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { main_clock } } } { "main.bdf" "" { Schematic "C:/Users/Aleksey/Downloads/memory/memory/main.bdf" { { 392 0 168 408 "main_clock" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { main_clock } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Aleksey/Downloads/memory/memory/" 0 { } { { 0 { 0 ""} 0 340 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1}  } {  } 1 0 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins" 0 0 "" 0 -1}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Warning: Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 0 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "" 0 -1}
{ "Info" "ITDC_FITTER_TIMING_ENGINE" "Classic " "Info: Timing-driven compilation is using the Classic Timing Analyzer" {  } {  } 0 0 "Timing-driven compilation is using the %1!s! Timing Analyzer" 0 0 "" 0 -1}
{ "Info" "ITAN_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Info: Timing requirements not specified -- quality metrics such as performance and power consumption may be sacrificed to reduce compilation time." {  } {  } 0 0 "Timing requirements not specified -- quality metrics such as performance and power consumption may be sacrificed to reduce compilation time." 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "main_clock (placed in PIN N20 (CLK3p, Input)) " "Info: Automatically promoted node main_clock (placed in PIN N20 (CLK3p, Input))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G3 " "Info: Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G3" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info: Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "control:inst\|lpm_counter2:inst20\|lpm_counter:lpm_counter_component\|cntr_s3i:auto_generated\|counter_reg_bit1a\[3\] " "Info: Destination node control:inst\|lpm_counter2:inst20\|lpm_counter:lpm_counter_component\|cntr_s3i:auto_generated\|counter_reg_bit1a\[3\]" {  } { { "db/cntr_s3i.tdf" "" { Text "C:/Users/Aleksey/Downloads/memory/memory/db/cntr_s3i.tdf" 59 19 0 } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { control:inst|lpm_counter2:inst20|lpm_counter:lpm_counter_component|cntr_s3i:auto_generated|safe_q[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Aleksey/Downloads/memory/memory/" 0 { } { { 0 { 0 ""} 0 220 3016 4146 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "control:inst\|lpm_counter2:inst20\|lpm_counter:lpm_counter_component\|cntr_s3i:auto_generated\|counter_reg_bit1a\[2\] " "Info: Destination node control:inst\|lpm_counter2:inst20\|lpm_counter:lpm_counter_component\|cntr_s3i:auto_generated\|counter_reg_bit1a\[2\]" {  } { { "db/cntr_s3i.tdf" "" { Text "C:/Users/Aleksey/Downloads/memory/memory/db/cntr_s3i.tdf" 59 19 0 } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { control:inst|lpm_counter2:inst20|lpm_counter:lpm_counter_component|cntr_s3i:auto_generated|safe_q[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Aleksey/Downloads/memory/memory/" 0 { } { { 0 { 0 ""} 0 222 3016 4146 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "control:inst\|lpm_counter2:inst20\|lpm_counter:lpm_counter_component\|cntr_s3i:auto_generated\|counter_reg_bit1a\[1\] " "Info: Destination node control:inst\|lpm_counter2:inst20\|lpm_counter:lpm_counter_component\|cntr_s3i:auto_generated\|counter_reg_bit1a\[1\]" {  } { { "db/cntr_s3i.tdf" "" { Text "C:/Users/Aleksey/Downloads/memory/memory/db/cntr_s3i.tdf" 59 19 0 } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { control:inst|lpm_counter2:inst20|lpm_counter:lpm_counter_component|cntr_s3i:auto_generated|safe_q[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Aleksey/Downloads/memory/memory/" 0 { } { { 0 { 0 ""} 0 224 3016 4146 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "control:inst\|lpm_counter2:inst20\|lpm_counter:lpm_counter_component\|cntr_s3i:auto_generated\|counter_reg_bit1a\[0\] " "Info: Destination node control:inst\|lpm_counter2:inst20\|lpm_counter:lpm_counter_component\|cntr_s3i:auto_generated\|counter_reg_bit1a\[0\]" {  } { { "db/cntr_s3i.tdf" "" { Text "C:/Users/Aleksey/Downloads/memory/memory/db/cntr_s3i.tdf" 59 19 0 } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { control:inst|lpm_counter2:inst20|lpm_counter:lpm_counter_component|cntr_s3i:auto_generated|safe_q[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Aleksey/Downloads/memory/memory/" 0 { } { { 0 { 0 ""} 0 226 3016 4146 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "control:inst\|inst74~0 " "Info: Destination node control:inst\|inst74~0" {  } { { "control.bdf" "" { Schematic "C:/Users/Aleksey/Downloads/memory/memory/control.bdf" { { 1672 480 544 1720 "inst74" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { control:inst|inst74~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Aleksey/Downloads/memory/memory/" 0 { } { { 0 { 0 ""} 0 501 3016 4146 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "control:inst\|inst31~0 " "Info: Destination node control:inst\|inst31~0" {  } { { "control.bdf" "" { Schematic "C:/Users/Aleksey/Downloads/memory/memory/control.bdf" { { 536 -304 -240 584 "inst31" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { control:inst|inst31~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Aleksey/Downloads/memory/memory/" 0 { } { { 0 { 0 ""} 0 502 3016 4146 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "control:inst\|DCaGen:inst19\|inst16 " "Info: Destination node control:inst\|DCaGen:inst19\|inst16" {  } { { "DCaGen.bdf" "" { Schematic "C:/Users/Aleksey/Downloads/memory/memory/DCaGen.bdf" { { -16 -96 -32 64 "inst16" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { control:inst|DCaGen:inst19|inst16 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Aleksey/Downloads/memory/memory/" 0 { } { { 0 { 0 ""} 0 263 3016 4146 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "control:inst\|DCaGen:inst19\|74154:inst6\|28 " "Info: Destination node control:inst\|DCaGen:inst19\|74154:inst6\|28" {  } { { "74154.bdf" "" { Schematic "c:/altera/91/quartus/libraries/others/maxplus2/74154.bdf" { { 488 720 784 592 "28" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { control:inst|DCaGen:inst19|74154:inst6|28 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Aleksey/Downloads/memory/memory/" 0 { } { { 0 { 0 ""} 0 251 3016 4146 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "control:inst\|DCaGen:inst19\|74154:inst6\|24~0 " "Info: Destination node control:inst\|DCaGen:inst19\|74154:inst6\|24~0" {  } { { "74154.bdf" "" { Schematic "c:/altera/91/quartus/libraries/others/maxplus2/74154.bdf" { { 936 720 784 1040 "24" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { control:inst|DCaGen:inst19|74154:inst6|24~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Aleksey/Downloads/memory/memory/" 0 { } { { 0 { 0 ""} 0 521 3016 4146 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "control:inst\|DCaGen:inst19\|74154:inst6\|22 " "Info: Destination node control:inst\|DCaGen:inst19\|74154:inst6\|22" {  } { { "74154.bdf" "" { Schematic "c:/altera/91/quartus/libraries/others/maxplus2/74154.bdf" { { 1160 720 784 1264 "22" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { control:inst|DCaGen:inst19|74154:inst6|22 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Aleksey/Downloads/memory/memory/" 0 { } { { 0 { 0 ""} 0 257 3016 4146 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_LIMITED_TO_SUB" "10 " "Info: Non-global destination nodes limited to 10 nodes" {  } {  } 0 0 "Non-global destination nodes limited to %1!d! nodes" 0 0 "" 0 -1}  } {  } 0 0 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { main_clock } } } { "main.bdf" "" { Schematic "C:/Users/Aleksey/Downloads/memory/memory/main.bdf" { { 392 0 168 408 "main_clock" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { main_clock } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Aleksey/Downloads/memory/memory/" 0 { } { { 0 { 0 ""} 0 340 3016 4146 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "control:inst\|inst31~1  " "Info: Automatically promoted node control:inst\|inst31~1 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info: Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "control:inst\|lpm_latch5:inst4\|lpm_latch:lpm_latch_component\|latches\[3\] " "Info: Destination node control:inst\|lpm_latch5:inst4\|lpm_latch:lpm_latch_component\|latches\[3\]" {  } { { "lpm_latch.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_latch.tdf" 53 10 0 } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { control:inst|lpm_latch5:inst4|lpm_latch:lpm_latch_component|latches[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Aleksey/Downloads/memory/memory/" 0 { } { { 0 { 0 ""} 0 270 3016 4146 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "eq4 " "Info: Destination node eq4" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { eq4 } } } { "main.bdf" "" { Schematic "C:/Users/Aleksey/Downloads/memory/memory/main.bdf" { { 384 624 800 400 "eq4" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { eq4 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Aleksey/Downloads/memory/memory/" 0 { } { { 0 { 0 ""} 0 341 3016 4146 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1}  } { { "control.bdf" "" { Schematic "C:/Users/Aleksey/Downloads/memory/memory/control.bdf" { { 536 -304 -240 584 "inst31" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { control:inst|inst31~1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Aleksey/Downloads/memory/memory/" 0 { } { { 0 { 0 ""} 0 503 3016 4146 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "control:inst\|inst79  " "Info: Automatically promoted node control:inst\|inst79 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "control.bdf" "" { Schematic "C:/Users/Aleksey/Downloads/memory/memory/control.bdf" { { 2040 424 488 2088 "inst79" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { control:inst|inst79 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Aleksey/Downloads/memory/memory/" 0 { } { { 0 { 0 ""} 0 278 3016 4146 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "control:inst\|inst62~0  " "Info: Automatically promoted node control:inst\|inst62~0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info: Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "eq5 " "Info: Destination node eq5" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { eq5 } } } { "main.bdf" "" { Schematic "C:/Users/Aleksey/Downloads/memory/memory/main.bdf" { { 400 624 800 416 "eq5" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { eq5 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Aleksey/Downloads/memory/memory/" 0 { } { { 0 { 0 ""} 0 342 3016 4146 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1}  } { { "control.bdf" "" { Schematic "C:/Users/Aleksey/Downloads/memory/memory/control.bdf" { { 648 -304 -240 696 "inst62" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { control:inst|inst62~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Aleksey/Downloads/memory/memory/" 0 { } { { 0 { 0 ""} 0 504 3016 4146 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "control:inst\|inst76~0  " "Info: Automatically promoted node control:inst\|inst76~0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info: Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "eq6 " "Info: Destination node eq6" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { eq6 } } } { "main.bdf" "" { Schematic "C:/Users/Aleksey/Downloads/memory/memory/main.bdf" { { 416 624 800 432 "eq6" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { eq6 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Aleksey/Downloads/memory/memory/" 0 { } { { 0 { 0 ""} 0 343 3016 4146 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1}  } { { "control.bdf" "" { Schematic "C:/Users/Aleksey/Downloads/memory/memory/control.bdf" { { 760 -312 -248 808 "inst76" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { control:inst|inst76~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Aleksey/Downloads/memory/memory/" 0 { } { { 0 { 0 ""} 0 505 3016 4146 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "control:inst\|inst8  " "Info: Automatically promoted node control:inst\|inst8 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "control.bdf" "" { Schematic "C:/Users/Aleksey/Downloads/memory/memory/control.bdf" { { 152 -16 32 216 "inst8" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { control:inst|inst8 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Aleksey/Downloads/memory/memory/" 0 { } { { 0 { 0 ""} 0 279 3016 4146 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "memory:inst1\|lpm_compare0:inst13\|lpm_compare:lpm_compare_component\|cmpr_i8j:auto_generated\|aneb_result_wire\[0\]  " "Info: Automatically promoted node memory:inst1\|lpm_compare0:inst13\|lpm_compare:lpm_compare_component\|cmpr_i8j:auto_generated\|aneb_result_wire\[0\] " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "db/cmpr_i8j.tdf" "" { Text "C:/Users/Aleksey/Downloads/memory/memory/db/cmpr_i8j.tdf" 30 18 0 } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { memory:inst1|lpm_compare0:inst13|lpm_compare:lpm_compare_component|cmpr_i8j:auto_generated|aneb_result_wire[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Aleksey/Downloads/memory/memory/" 0 { } { { 0 { 0 ""} 0 345 3016 4146 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "control:inst\|rs_trigger:inst57\|inst  " "Info: Automatically promoted node control:inst\|rs_trigger:inst57\|inst " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info: Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "memory:inst1\|lpm_ram_io:inst2\|datatri\[7\]~0 " "Info: Destination node memory:inst1\|lpm_ram_io:inst2\|datatri\[7\]~0" {  } { { "lpm_ram_io.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_ram_io.tdf" 119 9 0 } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { memory:inst1|lpm_ram_io:inst2|datatri[7]~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Aleksey/Downloads/memory/memory/" 0 { } { { 0 { 0 ""} 0 513 3016 4146 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "memory:inst1\|lpm_ram_io:inst2\|datatri\[6\]~1 " "Info: Destination node memory:inst1\|lpm_ram_io:inst2\|datatri\[6\]~1" {  } { { "lpm_ram_io.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_ram_io.tdf" 119 9 0 } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { memory:inst1|lpm_ram_io:inst2|datatri[6]~1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Aleksey/Downloads/memory/memory/" 0 { } { { 0 { 0 ""} 0 514 3016 4146 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "memory:inst1\|lpm_ram_io:inst2\|datatri\[5\]~2 " "Info: Destination node memory:inst1\|lpm_ram_io:inst2\|datatri\[5\]~2" {  } { { "lpm_ram_io.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_ram_io.tdf" 119 9 0 } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { memory:inst1|lpm_ram_io:inst2|datatri[5]~2 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Aleksey/Downloads/memory/memory/" 0 { } { { 0 { 0 ""} 0 515 3016 4146 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "memory:inst1\|lpm_ram_io:inst2\|datatri\[4\]~3 " "Info: Destination node memory:inst1\|lpm_ram_io:inst2\|datatri\[4\]~3" {  } { { "lpm_ram_io.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_ram_io.tdf" 119 9 0 } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { memory:inst1|lpm_ram_io:inst2|datatri[4]~3 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Aleksey/Downloads/memory/memory/" 0 { } { { 0 { 0 ""} 0 516 3016 4146 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "memory:inst1\|lpm_ram_io:inst2\|datatri\[3\]~4 " "Info: Destination node memory:inst1\|lpm_ram_io:inst2\|datatri\[3\]~4" {  } { { "lpm_ram_io.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_ram_io.tdf" 119 9 0 } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { memory:inst1|lpm_ram_io:inst2|datatri[3]~4 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Aleksey/Downloads/memory/memory/" 0 { } { { 0 { 0 ""} 0 517 3016 4146 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "memory:inst1\|lpm_ram_io:inst2\|datatri\[2\]~5 " "Info: Destination node memory:inst1\|lpm_ram_io:inst2\|datatri\[2\]~5" {  } { { "lpm_ram_io.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_ram_io.tdf" 119 9 0 } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { memory:inst1|lpm_ram_io:inst2|datatri[2]~5 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Aleksey/Downloads/memory/memory/" 0 { } { { 0 { 0 ""} 0 518 3016 4146 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "memory:inst1\|lpm_ram_io:inst2\|datatri\[1\]~6 " "Info: Destination node memory:inst1\|lpm_ram_io:inst2\|datatri\[1\]~6" {  } { { "lpm_ram_io.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_ram_io.tdf" 119 9 0 } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { memory:inst1|lpm_ram_io:inst2|datatri[1]~6 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Aleksey/Downloads/memory/memory/" 0 { } { { 0 { 0 ""} 0 519 3016 4146 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "memory:inst1\|lpm_ram_io:inst2\|datatri\[0\]~7 " "Info: Destination node memory:inst1\|lpm_ram_io:inst2\|datatri\[0\]~7" {  } { { "lpm_ram_io.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_ram_io.tdf" 119 9 0 } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { memory:inst1|lpm_ram_io:inst2|datatri[0]~7 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Aleksey/Downloads/memory/memory/" 0 { } { { 0 { 0 ""} 0 520 3016 4146 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "control:inst\|rs_trigger:inst57\|inst " "Info: Destination node control:inst\|rs_trigger:inst57\|inst" {  } { { "rs_trigger.bdf" "" { Schematic "C:/Users/Aleksey/Downloads/memory/memory/rs_trigger.bdf" { { 160 240 304 208 "inst" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { control:inst|rs_trigger:inst57|inst } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Aleksey/Downloads/memory/memory/" 0 { } { { 0 { 0 ""} 0 264 3016 4146 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "control:inst\|inst31~0 " "Info: Destination node control:inst\|inst31~0" {  } { { "control.bdf" "" { Schematic "C:/Users/Aleksey/Downloads/memory/memory/control.bdf" { { 536 -304 -240 584 "inst31" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { control:inst|inst31~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Aleksey/Downloads/memory/memory/" 0 { } { { 0 { 0 ""} 0 502 3016 4146 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_LIMITED_TO_SUB" "10 " "Info: Non-global destination nodes limited to 10 nodes" {  } {  } 0 0 "Non-global destination nodes limited to %1!d! nodes" 0 0 "" 0 -1}  } {  } 0 0 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1}  } { { "rs_trigger.bdf" "" { Schematic "C:/Users/Aleksey/Downloads/memory/memory/rs_trigger.bdf" { { 160 240 304 208 "inst" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { control:inst|rs_trigger:inst57|inst } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Aleksey/Downloads/memory/memory/" 0 { } { { 0 { 0 ""} 0 264 3016 4146 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "control:inst\|rs_trigger:inst59\|inst  " "Info: Automatically promoted node control:inst\|rs_trigger:inst59\|inst " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info: Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "control:inst\|74148:inst71\|80~0 " "Info: Destination node control:inst\|74148:inst71\|80~0" {  } { { "74148.bdf" "" { Schematic "c:/altera/91/quartus/libraries/others/maxplus2/74148.bdf" { { 328 552 616 432 "80" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { control:inst|74148:inst71|80~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Aleksey/Downloads/memory/memory/" 0 { } { { 0 { 0 ""} 0 512 3016 4146 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "control:inst\|lpm_mux0:inst3\|lpm_mux:lpm_mux_component\|mux_unc:auto_generated\|result_node\[5\]~0 " "Info: Destination node control:inst\|lpm_mux0:inst3\|lpm_mux:lpm_mux_component\|mux_unc:auto_generated\|result_node\[5\]~0" {  } { { "db/mux_unc.tdf" "" { Text "C:/Users/Aleksey/Downloads/memory/memory/db/mux_unc.tdf" 32 13 0 } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { control:inst|lpm_mux0:inst3|lpm_mux:lpm_mux_component|mux_unc:auto_generated|result_node[5]~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Aleksey/Downloads/memory/memory/" 0 { } { { 0 { 0 ""} 0 506 3016 4146 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "control:inst\|lpm_mux0:inst3\|lpm_mux:lpm_mux_component\|mux_unc:auto_generated\|result_node\[4\]~1 " "Info: Destination node control:inst\|lpm_mux0:inst3\|lpm_mux:lpm_mux_component\|mux_unc:auto_generated\|result_node\[4\]~1" {  } { { "db/mux_unc.tdf" "" { Text "C:/Users/Aleksey/Downloads/memory/memory/db/mux_unc.tdf" 32 13 0 } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { control:inst|lpm_mux0:inst3|lpm_mux:lpm_mux_component|mux_unc:auto_generated|result_node[4]~1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Aleksey/Downloads/memory/memory/" 0 { } { { 0 { 0 ""} 0 507 3016 4146 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "control:inst\|lpm_mux0:inst3\|lpm_mux:lpm_mux_component\|mux_unc:auto_generated\|result_node\[3\]~2 " "Info: Destination node control:inst\|lpm_mux0:inst3\|lpm_mux:lpm_mux_component\|mux_unc:auto_generated\|result_node\[3\]~2" {  } { { "db/mux_unc.tdf" "" { Text "C:/Users/Aleksey/Downloads/memory/memory/db/mux_unc.tdf" 32 13 0 } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { control:inst|lpm_mux0:inst3|lpm_mux:lpm_mux_component|mux_unc:auto_generated|result_node[3]~2 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Aleksey/Downloads/memory/memory/" 0 { } { { 0 { 0 ""} 0 508 3016 4146 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "control:inst\|rs_trigger:inst59\|inst " "Info: Destination node control:inst\|rs_trigger:inst59\|inst" {  } { { "rs_trigger.bdf" "" { Schematic "C:/Users/Aleksey/Downloads/memory/memory/rs_trigger.bdf" { { 160 240 304 208 "inst" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { control:inst|rs_trigger:inst59|inst } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Aleksey/Downloads/memory/memory/" 0 { } { { 0 { 0 ""} 0 444 3016 4146 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "control:inst\|inst74 " "Info: Destination node control:inst\|inst74" {  } { { "control.bdf" "" { Schematic "C:/Users/Aleksey/Downloads/memory/memory/control.bdf" { { 1672 480 544 1720 "inst74" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { control:inst|inst74 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Aleksey/Downloads/memory/memory/" 0 { } { { 0 { 0 ""} 0 274 3016 4146 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "control:inst\|lpm_mux0:inst3\|lpm_mux:lpm_mux_component\|mux_unc:auto_generated\|result_node\[2\]~3 " "Info: Destination node control:inst\|lpm_mux0:inst3\|lpm_mux:lpm_mux_component\|mux_unc:auto_generated\|result_node\[2\]~3" {  } { { "db/mux_unc.tdf" "" { Text "C:/Users/Aleksey/Downloads/memory/memory/db/mux_unc.tdf" 32 13 0 } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { control:inst|lpm_mux0:inst3|lpm_mux:lpm_mux_component|mux_unc:auto_generated|result_node[2]~3 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Aleksey/Downloads/memory/memory/" 0 { } { { 0 { 0 ""} 0 509 3016 4146 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "control:inst\|lpm_mux0:inst3\|lpm_mux:lpm_mux_component\|mux_unc:auto_generated\|result_node\[1\]~4 " "Info: Destination node control:inst\|lpm_mux0:inst3\|lpm_mux:lpm_mux_component\|mux_unc:auto_generated\|result_node\[1\]~4" {  } { { "db/mux_unc.tdf" "" { Text "C:/Users/Aleksey/Downloads/memory/memory/db/mux_unc.tdf" 32 13 0 } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { control:inst|lpm_mux0:inst3|lpm_mux:lpm_mux_component|mux_unc:auto_generated|result_node[1]~4 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Aleksey/Downloads/memory/memory/" 0 { } { { 0 { 0 ""} 0 510 3016 4146 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "control:inst\|lpm_mux0:inst3\|lpm_mux:lpm_mux_component\|mux_unc:auto_generated\|result_node\[0\]~5 " "Info: Destination node control:inst\|lpm_mux0:inst3\|lpm_mux:lpm_mux_component\|mux_unc:auto_generated\|result_node\[0\]~5" {  } { { "db/mux_unc.tdf" "" { Text "C:/Users/Aleksey/Downloads/memory/memory/db/mux_unc.tdf" 32 13 0 } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { control:inst|lpm_mux0:inst3|lpm_mux:lpm_mux_component|mux_unc:auto_generated|result_node[0]~5 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Aleksey/Downloads/memory/memory/" 0 { } { { 0 { 0 ""} 0 511 3016 4146 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "memory:inst1\|inst21 " "Info: Destination node memory:inst1\|inst21" {  } { { "memory.bdf" "" { Schematic "C:/Users/Aleksey/Downloads/memory/memory/memory.bdf" { { 576 -544 -496 640 "inst21" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { memory:inst1|inst21 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Aleksey/Downloads/memory/memory/" 0 { } { { 0 { 0 ""} 0 169 3016 4146 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_LIMITED_TO_SUB" "10 " "Info: Non-global destination nodes limited to 10 nodes" {  } {  } 0 0 "Non-global destination nodes limited to %1!d! nodes" 0 0 "" 0 -1}  } {  } 0 0 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1}  } { { "rs_trigger.bdf" "" { Schematic "C:/Users/Aleksey/Downloads/memory/memory/rs_trigger.bdf" { { 160 240 304 208 "inst" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { control:inst|rs_trigger:inst59|inst } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Aleksey/Downloads/memory/memory/" 0 { } { { 0 { 0 ""} 0 444 3016 4146 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "memory:inst1\|inst21  " "Info: Automatically promoted node memory:inst1\|inst21 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "memory.bdf" "" { Schematic "C:/Users/Aleksey/Downloads/memory/memory/memory.bdf" { { 576 -544 -496 640 "inst21" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { memory:inst1|inst21 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Aleksey/Downloads/memory/memory/" 0 { } { { 0 { 0 ""} 0 169 3016 4146 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Info: Starting register packing" {  } {  } 0 0 "Starting register packing" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Extra Info: Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Performing register packing on registers with non-logic cell location assignments" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Extra Info: Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Completed register packing on registers with non-logic cell location assignments" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Extra Info: Started Fast Input/Output/OE register processing" {  } {  } 1 0 "Started Fast Input/Output/OE register processing" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Extra Info: Finished Fast Input/Output/OE register processing" {  } {  } 1 0 "Finished Fast Input/Output/OE register processing" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_START_IO_MAC_RAM_PACKING" "" "Extra Info: Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" {  } {  } 1 0 "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MAC_RAM_PACKING" "" "Extra Info: Finished moving registers into I/O cells, DSP blocks, and RAM blocks" {  } {  } 1 0 "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" 1 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Info: Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "Extra Info: No registers were packed into other blocks" {  } {  } 1 0 "No registers were packed into other blocks" 0 0 "" 0 -1}  } {  } 0 0 "Finished register packing" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Info: Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "56 unused 3.3V 0 56 0 " "Info: Number of I/O pins in group: 56 (unused VREF, 3.3V VCCIO, 0 input, 56 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "3.3-V LVTTL. " "Info: I/O standards used: 3.3-V LVTTL." {  } {  } 0 0 "I/O standards used: %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "" 0 -1}  } {  } 0 0 "Statistics of %1!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "Info: I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Info: Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use undetermined 1 39 " "Info: I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  39 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 0 44 " "Info: I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  44 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 1 49 " "Info: I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  49 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 0 35 " "Info: I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  35 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use undetermined 0 44 " "Info: I/O bank number 5 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  44 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use undetermined 0 40 " "Info: I/O bank number 6 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  40 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use undetermined 0 34 " "Info: I/O bank number 7 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  34 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use undetermined 0 43 " "Info: I/O bank number 8 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  43 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "9 does not use undetermined 0 6 " "Info: I/O bank number 9 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  6 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "10 does not use undetermined 0 6 " "Info: I/O bank number 10 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  6 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1}  } {  } 0 0 "Statistics of %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "I/O bank details %1!s! I/O pin placement" 0 0 "" 0 -1}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:01 " "Info: Fitter preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 0 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Info: Fitter placement preparation operations beginning" {  } {  } 0 0 "Fitter placement preparation operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Info: Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Info: Fitter placement operations beginning" {  } {  } 0 0 "Fitter placement operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Info: Fitter placement was successful" {  } {  } 0 0 "Fitter placement was successful" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:01 " "Info: Fitter placement operations ending: elapsed time is 00:00:01" {  } {  } 0 0 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_ESTIMATED_DATA_PATH_RESULT" "1.849 ns register memory " "Info: Estimated most critical path is register to memory delay of 1.849 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns control:inst\|lpm_counter4:inst\|lpm_counter:lpm_counter_component\|cntr_e9j:auto_generated\|safe_q\[4\] 1 REG LAB_X25_Y7 4 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LAB_X25_Y7; Fanout = 4; REG Node = 'control:inst\|lpm_counter4:inst\|lpm_counter:lpm_counter_component\|cntr_e9j:auto_generated\|safe_q\[4\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { control:inst|lpm_counter4:inst|lpm_counter:lpm_counter_component|cntr_e9j:auto_generated|safe_q[4] } "NODE_NAME" } } { "db/cntr_e9j.tdf" "" { Text "C:/Users/Aleksey/Downloads/memory/memory/db/cntr_e9j.tdf" 78 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.505 ns) + CELL(0.272 ns) 0.777 ns control:inst\|lpm_mux0:inst3\|lpm_mux:lpm_mux_component\|mux_unc:auto_generated\|result_node\[4\]~1 2 COMB LAB_X25_Y8 3 " "Info: 2: + IC(0.505 ns) + CELL(0.272 ns) = 0.777 ns; Loc. = LAB_X25_Y8; Fanout = 3; COMB Node = 'control:inst\|lpm_mux0:inst3\|lpm_mux:lpm_mux_component\|mux_unc:auto_generated\|result_node\[4\]~1'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.777 ns" { control:inst|lpm_counter4:inst|lpm_counter:lpm_counter_component|cntr_e9j:auto_generated|safe_q[4] control:inst|lpm_mux0:inst3|lpm_mux:lpm_mux_component|mux_unc:auto_generated|result_node[4]~1 } "NODE_NAME" } } { "db/mux_unc.tdf" "" { Text "C:/Users/Aleksey/Downloads/memory/memory/db/mux_unc.tdf" 32 13 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.023 ns) + CELL(0.378 ns) 1.178 ns memory:inst1\|gdfx_temp1\[4\]~4 3 COMB LAB_X25_Y8 17 " "Info: 3: + IC(0.023 ns) + CELL(0.378 ns) = 1.178 ns; Loc. = LAB_X25_Y8; Fanout = 17; COMB Node = 'memory:inst1\|gdfx_temp1\[4\]~4'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.401 ns" { control:inst|lpm_mux0:inst3|lpm_mux:lpm_mux_component|mux_unc:auto_generated|result_node[4]~1 memory:inst1|gdfx_temp1[4]~4 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.540 ns) + CELL(0.131 ns) 1.849 ns memory:inst1\|lpm_ram_io:inst2\|altram:sram\|altsyncram:ram_block\|altsyncram_5n91:auto_generated\|ram_block1a3~porta_address_reg4 4 MEM M512_X24_Y7 1 " "Info: 4: + IC(0.540 ns) + CELL(0.131 ns) = 1.849 ns; Loc. = M512_X24_Y7; Fanout = 1; MEM Node = 'memory:inst1\|lpm_ram_io:inst2\|altram:sram\|altsyncram:ram_block\|altsyncram_5n91:auto_generated\|ram_block1a3~porta_address_reg4'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.671 ns" { memory:inst1|gdfx_temp1[4]~4 memory:inst1|lpm_ram_io:inst2|altram:sram|altsyncram:ram_block|altsyncram_5n91:auto_generated|ram_block1a3~porta_address_reg4 } "NODE_NAME" } } { "db/altsyncram_5n91.tdf" "" { Text "C:/Users/Aleksey/Downloads/memory/memory/db/altsyncram_5n91.tdf" 96 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.781 ns ( 42.24 % ) " "Info: Total cell delay = 0.781 ns ( 42.24 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.068 ns ( 57.76 % ) " "Info: Total interconnect delay = 1.068 ns ( 57.76 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.849 ns" { control:inst|lpm_counter4:inst|lpm_counter:lpm_counter_component|cntr_e9j:auto_generated|safe_q[4] control:inst|lpm_mux0:inst3|lpm_mux:lpm_mux_component|mux_unc:auto_generated|result_node[4]~1 memory:inst1|gdfx_temp1[4]~4 memory:inst1|lpm_ram_io:inst2|altram:sram|altsyncram:ram_block|altsyncram_5n91:auto_generated|ram_block1a3~porta_address_reg4 } "NODE_NAME" } }  } 0 0 "Estimated most critical path is %2!s! to %3!s! delay of %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Info: Fitter routing operations beginning" {  } {  } 0 0 "Fitter routing operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Info: Average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "1 X13_Y0 X26_Y13 " "Info: Peak interconnect usage is 1% of the available device resources in the region that extends from location X13_Y0 to location X26_Y13" {  } {  } 0 0 "Peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "Average interconnect usage is %1!d!%% of the available device resources" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:01 " "Info: Fitter routing operations ending: elapsed time is 00:00:01" {  } {  } 0 0 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "Info: The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Info: Optimizations that may affect the design's routability were skipped" {  } {  } 0 0 "Optimizations that may affect the design's routability were skipped" 0 0 "" 0 -1} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Info: Optimizations that may affect the design's timing were skipped" {  } {  } 0 0 "Optimizations that may affect the design's timing were skipped" 0 0 "" 0 -1}  } {  } 0 0 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0 0 "Started post-fitting delay annotation" 0 0 "" 0 -1}
{ "Warning" "WDAT_NO_LOADING_SPECIFIED_ONE_OR_MORE_PINS" "56 " "Warning: Found 56 output pins without output pin load capacitance assignment" { { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "reg_wr 0 " "Info: Pin \"reg_wr\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "eq4 0 " "Info: Pin \"eq4\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "eq5 0 " "Info: Pin \"eq5\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "eq6 0 " "Info: Pin \"eq6\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "adress_bus\[5\] 0 " "Info: Pin \"adress_bus\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "adress_bus\[4\] 0 " "Info: Pin \"adress_bus\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "adress_bus\[3\] 0 " "Info: Pin \"adress_bus\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "adress_bus\[2\] 0 " "Info: Pin \"adress_bus\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "adress_bus\[1\] 0 " "Info: Pin \"adress_bus\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "adress_bus\[0\] 0 " "Info: Pin \"adress_bus\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "adress_selector\[1\] 0 " "Info: Pin \"adress_selector\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "adress_selector\[0\] 0 " "Info: Pin \"adress_selector\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "command_register\[7\] 0 " "Info: Pin \"command_register\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "command_register\[6\] 0 " "Info: Pin \"command_register\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "command_register\[5\] 0 " "Info: Pin \"command_register\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "command_register\[4\] 0 " "Info: Pin \"command_register\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "command_register\[3\] 0 " "Info: Pin \"command_register\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "command_register\[2\] 0 " "Info: Pin \"command_register\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "command_register\[1\] 0 " "Info: Pin \"command_register\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "command_register\[0\] 0 " "Info: Pin \"command_register\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "data_bus\[7\] 0 " "Info: Pin \"data_bus\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "data_bus\[6\] 0 " "Info: Pin \"data_bus\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "data_bus\[5\] 0 " "Info: Pin \"data_bus\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "data_bus\[4\] 0 " "Info: Pin \"data_bus\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "data_bus\[3\] 0 " "Info: Pin \"data_bus\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "data_bus\[2\] 0 " "Info: Pin \"data_bus\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "data_bus\[1\] 0 " "Info: Pin \"data_bus\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "data_bus\[0\] 0 " "Info: Pin \"data_bus\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "dca_out\[15\] 0 " "Info: Pin \"dca_out\[15\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "dca_out\[14\] 0 " "Info: Pin \"dca_out\[14\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "dca_out\[13\] 0 " "Info: Pin \"dca_out\[13\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "dca_out\[12\] 0 " "Info: Pin \"dca_out\[12\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "dca_out\[11\] 0 " "Info: Pin \"dca_out\[11\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "dca_out\[10\] 0 " "Info: Pin \"dca_out\[10\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "dca_out\[9\] 0 " "Info: Pin \"dca_out\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "dca_out\[8\] 0 " "Info: Pin \"dca_out\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "dca_out\[7\] 0 " "Info: Pin \"dca_out\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "dca_out\[6\] 0 " "Info: Pin \"dca_out\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "dca_out\[5\] 0 " "Info: Pin \"dca_out\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "dca_out\[4\] 0 " "Info: Pin \"dca_out\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "dca_out\[3\] 0 " "Info: Pin \"dca_out\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "dca_out\[2\] 0 " "Info: Pin \"dca_out\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "dca_out\[1\] 0 " "Info: Pin \"dca_out\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "dca_out\[0\] 0 " "Info: Pin \"dca_out\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "instruction_pointer\[5\] 0 " "Info: Pin \"instruction_pointer\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "instruction_pointer\[4\] 0 " "Info: Pin \"instruction_pointer\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "instruction_pointer\[3\] 0 " "Info: Pin \"instruction_pointer\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "instruction_pointer\[2\] 0 " "Info: Pin \"instruction_pointer\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "instruction_pointer\[1\] 0 " "Info: Pin \"instruction_pointer\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "instruction_pointer\[0\] 0 " "Info: Pin \"instruction_pointer\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "low_high_cr_adress\[5\] 0 " "Info: Pin \"low_high_cr_adress\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "low_high_cr_adress\[4\] 0 " "Info: Pin \"low_high_cr_adress\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "low_high_cr_adress\[3\] 0 " "Info: Pin \"low_high_cr_adress\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "low_high_cr_adress\[2\] 0 " "Info: Pin \"low_high_cr_adress\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "low_high_cr_adress\[1\] 0 " "Info: Pin \"low_high_cr_adress\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "low_high_cr_adress\[0\] 0 " "Info: Pin \"low_high_cr_adress\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! output pins without output pin load capacitance assignment" 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0 0 "Delay annotation completed successfully" 0 0 "" 0 -1}
{ "Warning" "WFIOMGR_RESERVE_ASSIGNMENT_FOR_UNUSED_PINS_IS_DEFAULT" "As output driving ground " "Warning: The Reserve All Unused Pins setting has not been specified, and will default to 'As output driving ground'." {  } {  } 0 0 "The Reserve All Unused Pins setting has not been specified, and will default to '%1!s!'." 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 5 s Quartus II " "Info: Quartus II Fitter was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "241 " "Info: Peak virtual memory: 241 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Tue Oct 25 01:01:10 2016 " "Info: Processing ended: Tue Oct 25 01:01:10 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:12 " "Info: Elapsed time: 00:00:12" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:12 " "Info: Total CPU time (on all processors): 00:00:12" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II " "Info: Running Quartus II Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 222 10/21/2009 SJ Web Edition " "Info: Version 9.1 Build 222 10/21/2009 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Tue Oct 25 01:01:11 2016 " "Info: Processing started: Tue Oct 25 01:01:11 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off memory -c memory " "Info: Command: quartus_asm --read_settings_files=off --write_settings_files=off memory -c memory" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Info: Writing out detailed assembly data for power analysis" {  } {  } 0 0 "Writing out detailed assembly data for power analysis" 0 0 "" 0 -1}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Info: Assembler is generating device programming files" {  } {  } 0 0 "Assembler is generating device programming files" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II " "Info: Quartus II Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "215 " "Info: Peak virtual memory: 215 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Tue Oct 25 01:01:16 2016 " "Info: Processing ended: Tue Oct 25 01:01:16 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:05 " "Info: Elapsed time: 00:00:05" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:04 " "Info: Total CPU time (on all processors): 00:00:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 222 10/21/2009 SJ Web Edition " "Info: Version 9.1 Build 222 10/21/2009 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Tue Oct 25 01:01:18 2016 " "Info: Processing started: Tue Oct 25 01:01:18 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off memory -c memory --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off memory -c memory --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "" "Warning: Timing Analysis is analyzing one or more combinational loops as latches" { { "Warning" "WTDB_COMB_LATCH_NODE" "control:inst\|rs_trigger:inst59\|inst " "Warning: Node \"control:inst\|rs_trigger:inst59\|inst\" is a latch" {  } { { "rs_trigger.bdf" "" { Schematic "C:/Users/Aleksey/Downloads/memory/memory/rs_trigger.bdf" { { 160 240 304 208 "inst" "" } } } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "control:inst\|lpm_latch5:inst4\|lpm_latch:lpm_latch_component\|latches\[3\] " "Warning: Node \"control:inst\|lpm_latch5:inst4\|lpm_latch:lpm_latch_component\|latches\[3\]\" is a latch" {  } { { "lpm_latch.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_latch.tdf" 53 10 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "control:inst\|lpm_latch5:inst6\|lpm_latch:lpm_latch_component\|latches\[1\] " "Warning: Node \"control:inst\|lpm_latch5:inst6\|lpm_latch:lpm_latch_component\|latches\[1\]\" is a latch" {  } { { "lpm_latch.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_latch.tdf" 53 10 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "control:inst\|lpm_latch5:inst6\|lpm_latch:lpm_latch_component\|latches\[0\] " "Warning: Node \"control:inst\|lpm_latch5:inst6\|lpm_latch:lpm_latch_component\|latches\[0\]\" is a latch" {  } { { "lpm_latch.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_latch.tdf" 53 10 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "control:inst\|lpm_latch5:inst5\|lpm_latch:lpm_latch_component\|latches\[3\] " "Warning: Node \"control:inst\|lpm_latch5:inst5\|lpm_latch:lpm_latch_component\|latches\[3\]\" is a latch" {  } { { "lpm_latch.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_latch.tdf" 53 10 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "control:inst\|lpm_latch5:inst4\|lpm_latch:lpm_latch_component\|latches\[2\] " "Warning: Node \"control:inst\|lpm_latch5:inst4\|lpm_latch:lpm_latch_component\|latches\[2\]\" is a latch" {  } { { "lpm_latch.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_latch.tdf" 53 10 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "control:inst\|lpm_latch5:inst5\|lpm_latch:lpm_latch_component\|latches\[2\] " "Warning: Node \"control:inst\|lpm_latch5:inst5\|lpm_latch:lpm_latch_component\|latches\[2\]\" is a latch" {  } { { "lpm_latch.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_latch.tdf" 53 10 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "control:inst\|lpm_latch5:inst4\|lpm_latch:lpm_latch_component\|latches\[0\] " "Warning: Node \"control:inst\|lpm_latch5:inst4\|lpm_latch:lpm_latch_component\|latches\[0\]\" is a latch" {  } { { "lpm_latch.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_latch.tdf" 53 10 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "control:inst\|lpm_latch5:inst5\|lpm_latch:lpm_latch_component\|latches\[0\] " "Warning: Node \"control:inst\|lpm_latch5:inst5\|lpm_latch:lpm_latch_component\|latches\[0\]\" is a latch" {  } { { "lpm_latch.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_latch.tdf" 53 10 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "control:inst\|lpm_latch5:inst4\|lpm_latch:lpm_latch_component\|latches\[1\] " "Warning: Node \"control:inst\|lpm_latch5:inst4\|lpm_latch:lpm_latch_component\|latches\[1\]\" is a latch" {  } { { "lpm_latch.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_latch.tdf" 53 10 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "control:inst\|lpm_latch5:inst5\|lpm_latch:lpm_latch_component\|latches\[1\] " "Warning: Node \"control:inst\|lpm_latch5:inst5\|lpm_latch:lpm_latch_component\|latches\[1\]\" is a latch" {  } { { "lpm_latch.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_latch.tdf" 53 10 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "control:inst\|lpm_latch5:inst4\|lpm_latch:lpm_latch_component\|latches\[7\] " "Warning: Node \"control:inst\|lpm_latch5:inst4\|lpm_latch:lpm_latch_component\|latches\[7\]\" is a latch" {  } { { "lpm_latch.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_latch.tdf" 53 10 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "control:inst\|lpm_latch5:inst4\|lpm_latch:lpm_latch_component\|latches\[6\] " "Warning: Node \"control:inst\|lpm_latch5:inst4\|lpm_latch:lpm_latch_component\|latches\[6\]\" is a latch" {  } { { "lpm_latch.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_latch.tdf" 53 10 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "control:inst\|lpm_latch5:inst4\|lpm_latch:lpm_latch_component\|latches\[5\] " "Warning: Node \"control:inst\|lpm_latch5:inst4\|lpm_latch:lpm_latch_component\|latches\[5\]\" is a latch" {  } { { "lpm_latch.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_latch.tdf" 53 10 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "control:inst\|lpm_latch5:inst4\|lpm_latch:lpm_latch_component\|latches\[4\] " "Warning: Node \"control:inst\|lpm_latch5:inst4\|lpm_latch:lpm_latch_component\|latches\[4\]\" is a latch" {  } { { "lpm_latch.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_latch.tdf" 53 10 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1}  } {  } 0 0 "Timing Analysis is analyzing one or more combinational loops as latches" 0 0 "" 0 -1}
{ "Warning" "WTAN_SCC_LOOP" "1 " "Warning: Found combinational loop of 1 nodes" { { "Warning" "WTAN_SCC_NODE" "control:inst\|rs_trigger:inst57\|inst " "Warning: Node \"control:inst\|rs_trigger:inst57\|inst\"" {  } { { "rs_trigger.bdf" "" { Schematic "C:/Users/Aleksey/Downloads/memory/memory/rs_trigger.bdf" { { 160 240 304 208 "inst" "" } } } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1}  } { { "rs_trigger.bdf" "" { Schematic "C:/Users/Aleksey/Downloads/memory/memory/rs_trigger.bdf" { { 160 240 304 208 "inst" "" } } } }  } 0 0 "Found combinational loop of %1!d! nodes" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "main_clock " "Info: Assuming node \"main_clock\" is an undefined clock" {  } { { "main.bdf" "" { Schematic "C:/Users/Aleksey/Downloads/memory/memory/main.bdf" { { 392 0 168 408 "main_clock" "" } } } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "main_clock" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Warning" "WTAN_RIPPLE_OR_GATED_CLOCKS_FOUND" "18 " "Warning: Found 18 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" { { "Info" "ITAN_RIPPLE_CLK" "control:inst\|lpm_latch5:inst4\|lpm_latch:lpm_latch_component\|latches\[3\] " "Info: Detected ripple clock \"control:inst\|lpm_latch5:inst4\|lpm_latch:lpm_latch_component\|latches\[3\]\" as buffer" {  } { { "lpm_latch.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_latch.tdf" 53 10 0 } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "control:inst\|lpm_latch5:inst4\|lpm_latch:lpm_latch_component\|latches\[3\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "control:inst\|inst62~0 " "Info: Detected gated clock \"control:inst\|inst62~0\" as buffer" {  } { { "control.bdf" "" { Schematic "C:/Users/Aleksey/Downloads/memory/memory/control.bdf" { { 648 -304 -240 696 "inst62" "" } } } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "control:inst\|inst62~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "control:inst\|inst76~0 " "Info: Detected gated clock \"control:inst\|inst76~0\" as buffer" {  } { { "control.bdf" "" { Schematic "C:/Users/Aleksey/Downloads/memory/memory/control.bdf" { { 760 -312 -248 808 "inst76" "" } } } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "control:inst\|inst76~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "control:inst\|inst31~0 " "Info: Detected gated clock \"control:inst\|inst31~0\" as buffer" {  } { { "control.bdf" "" { Schematic "C:/Users/Aleksey/Downloads/memory/memory/control.bdf" { { 536 -304 -240 584 "inst31" "" } } } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "control:inst\|inst31~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "control:inst\|inst31~1 " "Info: Detected gated clock \"control:inst\|inst31~1\" as buffer" {  } { { "control.bdf" "" { Schematic "C:/Users/Aleksey/Downloads/memory/memory/control.bdf" { { 536 -304 -240 584 "inst31" "" } } } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "control:inst\|inst31~1" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "control:inst\|DCaGen:inst19\|74154:inst6\|24~0 " "Info: Detected gated clock \"control:inst\|DCaGen:inst19\|74154:inst6\|24~0\" as buffer" {  } { { "74154.bdf" "" { Schematic "c:/altera/91/quartus/libraries/others/maxplus2/74154.bdf" { { 936 720 784 1040 "24" "" } } } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "control:inst\|DCaGen:inst19\|74154:inst6\|24~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "control:inst\|inst79 " "Info: Detected gated clock \"control:inst\|inst79\" as buffer" {  } { { "control.bdf" "" { Schematic "C:/Users/Aleksey/Downloads/memory/memory/control.bdf" { { 2040 424 488 2088 "inst79" "" } } } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "control:inst\|inst79" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "control:inst\|lpm_counter2:inst20\|lpm_counter:lpm_counter_component\|cntr_s3i:auto_generated\|safe_q\[0\] " "Info: Detected ripple clock \"control:inst\|lpm_counter2:inst20\|lpm_counter:lpm_counter_component\|cntr_s3i:auto_generated\|safe_q\[0\]\" as buffer" {  } { { "db/cntr_s3i.tdf" "" { Text "C:/Users/Aleksey/Downloads/memory/memory/db/cntr_s3i.tdf" 67 8 0 } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "control:inst\|lpm_counter2:inst20\|lpm_counter:lpm_counter_component\|cntr_s3i:auto_generated\|safe_q\[0\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "control:inst\|lpm_counter2:inst20\|lpm_counter:lpm_counter_component\|cntr_s3i:auto_generated\|safe_q\[1\] " "Info: Detected ripple clock \"control:inst\|lpm_counter2:inst20\|lpm_counter:lpm_counter_component\|cntr_s3i:auto_generated\|safe_q\[1\]\" as buffer" {  } { { "db/cntr_s3i.tdf" "" { Text "C:/Users/Aleksey/Downloads/memory/memory/db/cntr_s3i.tdf" 67 8 0 } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "control:inst\|lpm_counter2:inst20\|lpm_counter:lpm_counter_component\|cntr_s3i:auto_generated\|safe_q\[1\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "control:inst\|lpm_counter2:inst20\|lpm_counter:lpm_counter_component\|cntr_s3i:auto_generated\|safe_q\[2\] " "Info: Detected ripple clock \"control:inst\|lpm_counter2:inst20\|lpm_counter:lpm_counter_component\|cntr_s3i:auto_generated\|safe_q\[2\]\" as buffer" {  } { { "db/cntr_s3i.tdf" "" { Text "C:/Users/Aleksey/Downloads/memory/memory/db/cntr_s3i.tdf" 67 8 0 } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "control:inst\|lpm_counter2:inst20\|lpm_counter:lpm_counter_component\|cntr_s3i:auto_generated\|safe_q\[2\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "control:inst\|DCaGen:inst19\|74154:inst6\|32~0 " "Info: Detected gated clock \"control:inst\|DCaGen:inst19\|74154:inst6\|32~0\" as buffer" {  } { { "74154.bdf" "" { Schematic "c:/altera/91/quartus/libraries/others/maxplus2/74154.bdf" { { 40 720 784 144 "32" "" } } } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "control:inst\|DCaGen:inst19\|74154:inst6\|32~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "control:inst\|rs_trigger:inst57\|inst " "Info: Detected gated clock \"control:inst\|rs_trigger:inst57\|inst\" as buffer" {  } { { "rs_trigger.bdf" "" { Schematic "C:/Users/Aleksey/Downloads/memory/memory/rs_trigger.bdf" { { 160 240 304 208 "inst" "" } } } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "control:inst\|rs_trigger:inst57\|inst" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "control:inst\|lpm_counter2:inst20\|lpm_counter:lpm_counter_component\|cntr_s3i:auto_generated\|safe_q\[3\] " "Info: Detected ripple clock \"control:inst\|lpm_counter2:inst20\|lpm_counter:lpm_counter_component\|cntr_s3i:auto_generated\|safe_q\[3\]\" as buffer" {  } { { "db/cntr_s3i.tdf" "" { Text "C:/Users/Aleksey/Downloads/memory/memory/db/cntr_s3i.tdf" 67 8 0 } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "control:inst\|lpm_counter2:inst20\|lpm_counter:lpm_counter_component\|cntr_s3i:auto_generated\|safe_q\[3\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "control:inst\|DCaGen:inst19\|inst16 " "Info: Detected ripple clock \"control:inst\|DCaGen:inst19\|inst16\" as buffer" {  } { { "DCaGen.bdf" "" { Schematic "C:/Users/Aleksey/Downloads/memory/memory/DCaGen.bdf" { { -16 -96 -32 64 "inst16" "" } } } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "control:inst\|DCaGen:inst19\|inst16" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "control:inst\|DCaGen:inst19\|74163:inst5\|f74163:sub\|134 " "Info: Detected ripple clock \"control:inst\|DCaGen:inst19\|74163:inst5\|f74163:sub\|134\" as buffer" {  } { { "f74163.bdf" "" { Schematic "c:/altera/91/quartus/libraries/others/maxplus2/f74163.bdf" { { 720 712 776 800 "134" "" } } } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "control:inst\|DCaGen:inst19\|74163:inst5\|f74163:sub\|134" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "control:inst\|DCaGen:inst19\|74163:inst5\|f74163:sub\|122 " "Info: Detected ripple clock \"control:inst\|DCaGen:inst19\|74163:inst5\|f74163:sub\|122\" as buffer" {  } { { "f74163.bdf" "" { Schematic "c:/altera/91/quartus/libraries/others/maxplus2/f74163.bdf" { { 520 712 776 600 "122" "" } } } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "control:inst\|DCaGen:inst19\|74163:inst5\|f74163:sub\|122" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "control:inst\|DCaGen:inst19\|74163:inst5\|f74163:sub\|34 " "Info: Detected ripple clock \"control:inst\|DCaGen:inst19\|74163:inst5\|f74163:sub\|34\" as buffer" {  } { { "f74163.bdf" "" { Schematic "c:/altera/91/quartus/libraries/others/maxplus2/f74163.bdf" { { 120 712 776 200 "34" "" } } } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "control:inst\|DCaGen:inst19\|74163:inst5\|f74163:sub\|34" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "control:inst\|DCaGen:inst19\|74163:inst5\|f74163:sub\|111 " "Info: Detected ripple clock \"control:inst\|DCaGen:inst19\|74163:inst5\|f74163:sub\|111\" as buffer" {  } { { "f74163.bdf" "" { Schematic "c:/altera/91/quartus/libraries/others/maxplus2/f74163.bdf" { { 320 712 776 400 "111" "" } } } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "control:inst\|DCaGen:inst19\|74163:inst5\|f74163:sub\|111" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "main_clock register control:inst\|lpm_counter4:inst\|lpm_counter:lpm_counter_component\|cntr_e9j:auto_generated\|safe_q\[5\] memory memory:inst1\|lpm_ram_io:inst2\|altram:sram\|altsyncram:ram_block\|altsyncram_5n91:auto_generated\|ram_block1a0~porta_address_reg5 53.94 MHz 18.538 ns Internal " "Info: Clock \"main_clock\" has Internal fmax of 53.94 MHz between source register \"control:inst\|lpm_counter4:inst\|lpm_counter:lpm_counter_component\|cntr_e9j:auto_generated\|safe_q\[5\]\" and destination memory \"memory:inst1\|lpm_ram_io:inst2\|altram:sram\|altsyncram:ram_block\|altsyncram_5n91:auto_generated\|ram_block1a0~porta_address_reg5\" (period= 18.538 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "1.609 ns + Longest register memory " "Info: + Longest register to memory delay is 1.609 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns control:inst\|lpm_counter4:inst\|lpm_counter:lpm_counter_component\|cntr_e9j:auto_generated\|safe_q\[5\] 1 REG LCFF_X25_Y7_N27 3 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X25_Y7_N27; Fanout = 3; REG Node = 'control:inst\|lpm_counter4:inst\|lpm_counter:lpm_counter_component\|cntr_e9j:auto_generated\|safe_q\[5\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { control:inst|lpm_counter4:inst|lpm_counter:lpm_counter_component|cntr_e9j:auto_generated|safe_q[5] } "NODE_NAME" } } { "db/cntr_e9j.tdf" "" { Text "C:/Users/Aleksey/Downloads/memory/memory/db/cntr_e9j.tdf" 78 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.582 ns) + CELL(0.053 ns) 0.635 ns control:inst\|lpm_mux0:inst3\|lpm_mux:lpm_mux_component\|mux_unc:auto_generated\|result_node\[5\]~0 2 COMB LCCOMB_X25_Y8_N0 3 " "Info: 2: + IC(0.582 ns) + CELL(0.053 ns) = 0.635 ns; Loc. = LCCOMB_X25_Y8_N0; Fanout = 3; COMB Node = 'control:inst\|lpm_mux0:inst3\|lpm_mux:lpm_mux_component\|mux_unc:auto_generated\|result_node\[5\]~0'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.635 ns" { control:inst|lpm_counter4:inst|lpm_counter:lpm_counter_component|cntr_e9j:auto_generated|safe_q[5] control:inst|lpm_mux0:inst3|lpm_mux:lpm_mux_component|mux_unc:auto_generated|result_node[5]~0 } "NODE_NAME" } } { "db/mux_unc.tdf" "" { Text "C:/Users/Aleksey/Downloads/memory/memory/db/mux_unc.tdf" 32 13 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.215 ns) + CELL(0.053 ns) 0.903 ns memory:inst1\|gdfx_temp1\[5\]~5 3 COMB LCCOMB_X25_Y8_N4 3 " "Info: 3: + IC(0.215 ns) + CELL(0.053 ns) = 0.903 ns; Loc. = LCCOMB_X25_Y8_N4; Fanout = 3; COMB Node = 'memory:inst1\|gdfx_temp1\[5\]~5'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.268 ns" { control:inst|lpm_mux0:inst3|lpm_mux:lpm_mux_component|mux_unc:auto_generated|result_node[5]~0 memory:inst1|gdfx_temp1[5]~5 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.575 ns) + CELL(0.131 ns) 1.609 ns memory:inst1\|lpm_ram_io:inst2\|altram:sram\|altsyncram:ram_block\|altsyncram_5n91:auto_generated\|ram_block1a0~porta_address_reg5 4 MEM M512_X24_Y7 8 " "Info: 4: + IC(0.575 ns) + CELL(0.131 ns) = 1.609 ns; Loc. = M512_X24_Y7; Fanout = 8; MEM Node = 'memory:inst1\|lpm_ram_io:inst2\|altram:sram\|altsyncram:ram_block\|altsyncram_5n91:auto_generated\|ram_block1a0~porta_address_reg5'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.706 ns" { memory:inst1|gdfx_temp1[5]~5 memory:inst1|lpm_ram_io:inst2|altram:sram|altsyncram:ram_block|altsyncram_5n91:auto_generated|ram_block1a0~porta_address_reg5 } "NODE_NAME" } } { "db/altsyncram_5n91.tdf" "" { Text "C:/Users/Aleksey/Downloads/memory/memory/db/altsyncram_5n91.tdf" 36 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.237 ns ( 14.73 % ) " "Info: Total cell delay = 0.237 ns ( 14.73 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.372 ns ( 85.27 % ) " "Info: Total interconnect delay = 1.372 ns ( 85.27 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.609 ns" { control:inst|lpm_counter4:inst|lpm_counter:lpm_counter_component|cntr_e9j:auto_generated|safe_q[5] control:inst|lpm_mux0:inst3|lpm_mux:lpm_mux_component|mux_unc:auto_generated|result_node[5]~0 memory:inst1|gdfx_temp1[5]~5 memory:inst1|lpm_ram_io:inst2|altram:sram|altsyncram:ram_block|altsyncram_5n91:auto_generated|ram_block1a0~porta_address_reg5 } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "1.609 ns" { control:inst|lpm_counter4:inst|lpm_counter:lpm_counter_component|cntr_e9j:auto_generated|safe_q[5] {} control:inst|lpm_mux0:inst3|lpm_mux:lpm_mux_component|mux_unc:auto_generated|result_node[5]~0 {} memory:inst1|gdfx_temp1[5]~5 {} memory:inst1|lpm_ram_io:inst2|altram:sram|altsyncram:ram_block|altsyncram_5n91:auto_generated|ram_block1a0~porta_address_reg5 {} } { 0.000ns 0.582ns 0.215ns 0.575ns } { 0.000ns 0.053ns 0.053ns 0.131ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-7.544 ns - Smallest " "Info: - Smallest clock skew is -7.544 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "main_clock destination 2.312 ns + Shortest memory " "Info: + Shortest clock path from clock \"main_clock\" to destination memory is 2.312 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns main_clock 1 CLK PIN_N20 13 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 13; CLK Node = 'main_clock'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { main_clock } "NODE_NAME" } } { "main.bdf" "" { Schematic "C:/Users/Aleksey/Downloads/memory/memory/main.bdf" { { 392 0 168 408 "main_clock" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.343 ns) + CELL(0.000 ns) 1.197 ns main_clock~clkctrl 2 COMB CLKCTRL_G3 50 " "Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 50; COMB Node = 'main_clock~clkctrl'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.343 ns" { main_clock main_clock~clkctrl } "NODE_NAME" } } { "main.bdf" "" { Schematic "C:/Users/Aleksey/Downloads/memory/memory/main.bdf" { { 392 0 168 408 "main_clock" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.657 ns) + CELL(0.458 ns) 2.312 ns memory:inst1\|lpm_ram_io:inst2\|altram:sram\|altsyncram:ram_block\|altsyncram_5n91:auto_generated\|ram_block1a0~porta_address_reg5 3 MEM M512_X24_Y7 8 " "Info: 3: + IC(0.657 ns) + CELL(0.458 ns) = 2.312 ns; Loc. = M512_X24_Y7; Fanout = 8; MEM Node = 'memory:inst1\|lpm_ram_io:inst2\|altram:sram\|altsyncram:ram_block\|altsyncram_5n91:auto_generated\|ram_block1a0~porta_address_reg5'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.115 ns" { main_clock~clkctrl memory:inst1|lpm_ram_io:inst2|altram:sram|altsyncram:ram_block|altsyncram_5n91:auto_generated|ram_block1a0~porta_address_reg5 } "NODE_NAME" } } { "db/altsyncram_5n91.tdf" "" { Text "C:/Users/Aleksey/Downloads/memory/memory/db/altsyncram_5n91.tdf" 36 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.312 ns ( 56.75 % ) " "Info: Total cell delay = 1.312 ns ( 56.75 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.000 ns ( 43.25 % ) " "Info: Total interconnect delay = 1.000 ns ( 43.25 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.312 ns" { main_clock main_clock~clkctrl memory:inst1|lpm_ram_io:inst2|altram:sram|altsyncram:ram_block|altsyncram_5n91:auto_generated|ram_block1a0~porta_address_reg5 } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.312 ns" { main_clock {} main_clock~combout {} main_clock~clkctrl {} memory:inst1|lpm_ram_io:inst2|altram:sram|altsyncram:ram_block|altsyncram_5n91:auto_generated|ram_block1a0~porta_address_reg5 {} } { 0.000ns 0.000ns 0.343ns 0.657ns } { 0.000ns 0.854ns 0.000ns 0.458ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "main_clock source 9.856 ns - Longest register " "Info: - Longest clock path from clock \"main_clock\" to source register is 9.856 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns main_clock 1 CLK PIN_N20 13 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 13; CLK Node = 'main_clock'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { main_clock } "NODE_NAME" } } { "main.bdf" "" { Schematic "C:/Users/Aleksey/Downloads/memory/memory/main.bdf" { { 392 0 168 408 "main_clock" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.483 ns) + CELL(0.712 ns) 3.049 ns control:inst\|DCaGen:inst19\|inst16 2 REG LCFF_X26_Y8_N15 10 " "Info: 2: + IC(1.483 ns) + CELL(0.712 ns) = 3.049 ns; Loc. = LCFF_X26_Y8_N15; Fanout = 10; REG Node = 'control:inst\|DCaGen:inst19\|inst16'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.195 ns" { main_clock control:inst|DCaGen:inst19|inst16 } "NODE_NAME" } } { "DCaGen.bdf" "" { Schematic "C:/Users/Aleksey/Downloads/memory/memory/DCaGen.bdf" { { -16 -96 -32 64 "inst16" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.509 ns) + CELL(0.712 ns) 4.270 ns control:inst\|DCaGen:inst19\|74163:inst5\|f74163:sub\|134 3 REG LCFF_X23_Y8_N31 6 " "Info: 3: + IC(0.509 ns) + CELL(0.712 ns) = 4.270 ns; Loc. = LCFF_X23_Y8_N31; Fanout = 6; REG Node = 'control:inst\|DCaGen:inst19\|74163:inst5\|f74163:sub\|134'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.221 ns" { control:inst|DCaGen:inst19|inst16 control:inst|DCaGen:inst19|74163:inst5|f74163:sub|134 } "NODE_NAME" } } { "f74163.bdf" "" { Schematic "c:/altera/91/quartus/libraries/others/maxplus2/f74163.bdf" { { 720 712 776 800 "134" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.218 ns) + CELL(0.053 ns) 4.541 ns control:inst\|DCaGen:inst19\|74154:inst6\|32~0 4 COMB LCCOMB_X23_Y8_N24 8 " "Info: 4: + IC(0.218 ns) + CELL(0.053 ns) = 4.541 ns; Loc. = LCCOMB_X23_Y8_N24; Fanout = 8; COMB Node = 'control:inst\|DCaGen:inst19\|74154:inst6\|32~0'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.271 ns" { control:inst|DCaGen:inst19|74163:inst5|f74163:sub|134 control:inst|DCaGen:inst19|74154:inst6|32~0 } "NODE_NAME" } } { "74154.bdf" "" { Schematic "c:/altera/91/quartus/libraries/others/maxplus2/74154.bdf" { { 40 720 784 144 "32" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.714 ns) 5.255 ns control:inst\|rs_trigger:inst57\|inst 5 COMB LOOP LCCOMB_X25_Y8_N14 13 " "Info: 5: + IC(0.000 ns) + CELL(0.714 ns) = 5.255 ns; Loc. = LCCOMB_X25_Y8_N14; Fanout = 13; COMB LOOP Node = 'control:inst\|rs_trigger:inst57\|inst'" { { "Info" "ITDB_PART_OF_SCC" "control:inst\|rs_trigger:inst57\|inst LCCOMB_X25_Y8_N14 " "Info: Loc. = LCCOMB_X25_Y8_N14; Node \"control:inst\|rs_trigger:inst57\|inst\"" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { control:inst|rs_trigger:inst57|inst } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { control:inst|rs_trigger:inst57|inst } "NODE_NAME" } } { "rs_trigger.bdf" "" { Schematic "C:/Users/Aleksey/Downloads/memory/memory/rs_trigger.bdf" { { 160 240 304 208 "inst" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.714 ns" { control:inst|DCaGen:inst19|74154:inst6|32~0 control:inst|rs_trigger:inst57|inst } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.209 ns) + CELL(0.053 ns) 5.517 ns control:inst\|inst31~0 6 COMB LCCOMB_X25_Y8_N8 3 " "Info: 6: + IC(0.209 ns) + CELL(0.053 ns) = 5.517 ns; Loc. = LCCOMB_X25_Y8_N8; Fanout = 3; COMB Node = 'control:inst\|inst31~0'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.262 ns" { control:inst|rs_trigger:inst57|inst control:inst|inst31~0 } "NODE_NAME" } } { "control.bdf" "" { Schematic "C:/Users/Aleksey/Downloads/memory/memory/control.bdf" { { 536 -304 -240 584 "inst31" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.229 ns) + CELL(0.225 ns) 5.971 ns control:inst\|inst31~1 7 COMB LCCOMB_X25_Y8_N28 3 " "Info: 7: + IC(0.229 ns) + CELL(0.225 ns) = 5.971 ns; Loc. = LCCOMB_X25_Y8_N28; Fanout = 3; COMB Node = 'control:inst\|inst31~1'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.454 ns" { control:inst|inst31~0 control:inst|inst31~1 } "NODE_NAME" } } { "control.bdf" "" { Schematic "C:/Users/Aleksey/Downloads/memory/memory/control.bdf" { { 536 -304 -240 584 "inst31" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.366 ns) + CELL(0.053 ns) 6.390 ns control:inst\|lpm_latch5:inst4\|lpm_latch:lpm_latch_component\|latches\[3\] 8 REG LCCOMB_X25_Y8_N2 12 " "Info: 8: + IC(0.366 ns) + CELL(0.053 ns) = 6.390 ns; Loc. = LCCOMB_X25_Y8_N2; Fanout = 12; REG Node = 'control:inst\|lpm_latch5:inst4\|lpm_latch:lpm_latch_component\|latches\[3\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.419 ns" { control:inst|inst31~1 control:inst|lpm_latch5:inst4|lpm_latch:lpm_latch_component|latches[3] } "NODE_NAME" } } { "lpm_latch.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_latch.tdf" 53 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.328 ns) + CELL(0.053 ns) 6.771 ns control:inst\|inst79 9 COMB LCCOMB_X26_Y8_N24 1 " "Info: 9: + IC(0.328 ns) + CELL(0.053 ns) = 6.771 ns; Loc. = LCCOMB_X26_Y8_N24; Fanout = 1; COMB Node = 'control:inst\|inst79'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.381 ns" { control:inst|lpm_latch5:inst4|lpm_latch:lpm_latch_component|latches[3] control:inst|inst79 } "NODE_NAME" } } { "control.bdf" "" { Schematic "C:/Users/Aleksey/Downloads/memory/memory/control.bdf" { { 2040 424 488 2088 "inst79" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.787 ns) + CELL(0.000 ns) 8.558 ns control:inst\|inst79~clkctrl 10 COMB CLKCTRL_G8 6 " "Info: 10: + IC(1.787 ns) + CELL(0.000 ns) = 8.558 ns; Loc. = CLKCTRL_G8; Fanout = 6; COMB Node = 'control:inst\|inst79~clkctrl'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.787 ns" { control:inst|inst79 control:inst|inst79~clkctrl } "NODE_NAME" } } { "control.bdf" "" { Schematic "C:/Users/Aleksey/Downloads/memory/memory/control.bdf" { { 2040 424 488 2088 "inst79" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.680 ns) + CELL(0.618 ns) 9.856 ns control:inst\|lpm_counter4:inst\|lpm_counter:lpm_counter_component\|cntr_e9j:auto_generated\|safe_q\[5\] 11 REG LCFF_X25_Y7_N27 3 " "Info: 11: + IC(0.680 ns) + CELL(0.618 ns) = 9.856 ns; Loc. = LCFF_X25_Y7_N27; Fanout = 3; REG Node = 'control:inst\|lpm_counter4:inst\|lpm_counter:lpm_counter_component\|cntr_e9j:auto_generated\|safe_q\[5\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.298 ns" { control:inst|inst79~clkctrl control:inst|lpm_counter4:inst|lpm_counter:lpm_counter_component|cntr_e9j:auto_generated|safe_q[5] } "NODE_NAME" } } { "db/cntr_e9j.tdf" "" { Text "C:/Users/Aleksey/Downloads/memory/memory/db/cntr_e9j.tdf" 78 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.047 ns ( 41.06 % ) " "Info: Total cell delay = 4.047 ns ( 41.06 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.809 ns ( 58.94 % ) " "Info: Total interconnect delay = 5.809 ns ( 58.94 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "9.856 ns" { main_clock control:inst|DCaGen:inst19|inst16 control:inst|DCaGen:inst19|74163:inst5|f74163:sub|134 control:inst|DCaGen:inst19|74154:inst6|32~0 control:inst|rs_trigger:inst57|inst control:inst|inst31~0 control:inst|inst31~1 control:inst|lpm_latch5:inst4|lpm_latch:lpm_latch_component|latches[3] control:inst|inst79 control:inst|inst79~clkctrl control:inst|lpm_counter4:inst|lpm_counter:lpm_counter_component|cntr_e9j:auto_generated|safe_q[5] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "9.856 ns" { main_clock {} main_clock~combout {} control:inst|DCaGen:inst19|inst16 {} control:inst|DCaGen:inst19|74163:inst5|f74163:sub|134 {} control:inst|DCaGen:inst19|74154:inst6|32~0 {} control:inst|rs_trigger:inst57|inst {} control:inst|inst31~0 {} control:inst|inst31~1 {} control:inst|lpm_latch5:inst4|lpm_latch:lpm_latch_component|latches[3] {} control:inst|inst79 {} control:inst|inst79~clkctrl {} control:inst|lpm_counter4:inst|lpm_counter:lpm_counter_component|cntr_e9j:auto_generated|safe_q[5] {} } { 0.000ns 0.000ns 1.483ns 0.509ns 0.218ns 0.000ns 0.209ns 0.229ns 0.366ns 0.328ns 1.787ns 0.680ns } { 0.000ns 0.854ns 0.712ns 0.712ns 0.053ns 0.714ns 0.053ns 0.225ns 0.053ns 0.053ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.312 ns" { main_clock main_clock~clkctrl memory:inst1|lpm_ram_io:inst2|altram:sram|altsyncram:ram_block|altsyncram_5n91:auto_generated|ram_block1a0~porta_address_reg5 } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.312 ns" { main_clock {} main_clock~combout {} main_clock~clkctrl {} memory:inst1|lpm_ram_io:inst2|altram:sram|altsyncram:ram_block|altsyncram_5n91:auto_generated|ram_block1a0~porta_address_reg5 {} } { 0.000ns 0.000ns 0.343ns 0.657ns } { 0.000ns 0.854ns 0.000ns 0.458ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "9.856 ns" { main_clock control:inst|DCaGen:inst19|inst16 control:inst|DCaGen:inst19|74163:inst5|f74163:sub|134 control:inst|DCaGen:inst19|74154:inst6|32~0 control:inst|rs_trigger:inst57|inst control:inst|inst31~0 control:inst|inst31~1 control:inst|lpm_latch5:inst4|lpm_latch:lpm_latch_component|latches[3] control:inst|inst79 control:inst|inst79~clkctrl control:inst|lpm_counter4:inst|lpm_counter:lpm_counter_component|cntr_e9j:auto_generated|safe_q[5] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "9.856 ns" { main_clock {} main_clock~combout {} control:inst|DCaGen:inst19|inst16 {} control:inst|DCaGen:inst19|74163:inst5|f74163:sub|134 {} control:inst|DCaGen:inst19|74154:inst6|32~0 {} control:inst|rs_trigger:inst57|inst {} control:inst|inst31~0 {} control:inst|inst31~1 {} control:inst|lpm_latch5:inst4|lpm_latch:lpm_latch_component|latches[3] {} control:inst|inst79 {} control:inst|inst79~clkctrl {} control:inst|lpm_counter4:inst|lpm_counter:lpm_counter_component|cntr_e9j:auto_generated|safe_q[5] {} } { 0.000ns 0.000ns 1.483ns 0.509ns 0.218ns 0.000ns 0.209ns 0.229ns 0.366ns 0.328ns 1.787ns 0.680ns } { 0.000ns 0.854ns 0.712ns 0.712ns 0.053ns 0.714ns 0.053ns 0.225ns 0.053ns 0.053ns 0.000ns 0.618ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.094 ns + " "Info: + Micro clock to output delay of source is 0.094 ns" {  } { { "db/cntr_e9j.tdf" "" { Text "C:/Users/Aleksey/Downloads/memory/memory/db/cntr_e9j.tdf" 78 8 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.022 ns + " "Info: + Micro setup delay of destination is 0.022 ns" {  } { { "db/altsyncram_5n91.tdf" "" { Text "C:/Users/Aleksey/Downloads/memory/memory/db/altsyncram_5n91.tdf" 36 2 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_INVERTED_CLOCK_FOUND" "" "Info: Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" {  } { { "db/cntr_e9j.tdf" "" { Text "C:/Users/Aleksey/Downloads/memory/memory/db/cntr_e9j.tdf" 78 8 0 } } { "db/altsyncram_5n91.tdf" "" { Text "C:/Users/Aleksey/Downloads/memory/memory/db/altsyncram_5n91.tdf" 36 2 0 } }  } 0 0 "Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.609 ns" { control:inst|lpm_counter4:inst|lpm_counter:lpm_counter_component|cntr_e9j:auto_generated|safe_q[5] control:inst|lpm_mux0:inst3|lpm_mux:lpm_mux_component|mux_unc:auto_generated|result_node[5]~0 memory:inst1|gdfx_temp1[5]~5 memory:inst1|lpm_ram_io:inst2|altram:sram|altsyncram:ram_block|altsyncram_5n91:auto_generated|ram_block1a0~porta_address_reg5 } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "1.609 ns" { control:inst|lpm_counter4:inst|lpm_counter:lpm_counter_component|cntr_e9j:auto_generated|safe_q[5] {} control:inst|lpm_mux0:inst3|lpm_mux:lpm_mux_component|mux_unc:auto_generated|result_node[5]~0 {} memory:inst1|gdfx_temp1[5]~5 {} memory:inst1|lpm_ram_io:inst2|altram:sram|altsyncram:ram_block|altsyncram_5n91:auto_generated|ram_block1a0~porta_address_reg5 {} } { 0.000ns 0.582ns 0.215ns 0.575ns } { 0.000ns 0.053ns 0.053ns 0.131ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.312 ns" { main_clock main_clock~clkctrl memory:inst1|lpm_ram_io:inst2|altram:sram|altsyncram:ram_block|altsyncram_5n91:auto_generated|ram_block1a0~porta_address_reg5 } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.312 ns" { main_clock {} main_clock~combout {} main_clock~clkctrl {} memory:inst1|lpm_ram_io:inst2|altram:sram|altsyncram:ram_block|altsyncram_5n91:auto_generated|ram_block1a0~porta_address_reg5 {} } { 0.000ns 0.000ns 0.343ns 0.657ns } { 0.000ns 0.854ns 0.000ns 0.458ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "9.856 ns" { main_clock control:inst|DCaGen:inst19|inst16 control:inst|DCaGen:inst19|74163:inst5|f74163:sub|134 control:inst|DCaGen:inst19|74154:inst6|32~0 control:inst|rs_trigger:inst57|inst control:inst|inst31~0 control:inst|inst31~1 control:inst|lpm_latch5:inst4|lpm_latch:lpm_latch_component|latches[3] control:inst|inst79 control:inst|inst79~clkctrl control:inst|lpm_counter4:inst|lpm_counter:lpm_counter_component|cntr_e9j:auto_generated|safe_q[5] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "9.856 ns" { main_clock {} main_clock~combout {} control:inst|DCaGen:inst19|inst16 {} control:inst|DCaGen:inst19|74163:inst5|f74163:sub|134 {} control:inst|DCaGen:inst19|74154:inst6|32~0 {} control:inst|rs_trigger:inst57|inst {} control:inst|inst31~0 {} control:inst|inst31~1 {} control:inst|lpm_latch5:inst4|lpm_latch:lpm_latch_component|latches[3] {} control:inst|inst79 {} control:inst|inst79~clkctrl {} control:inst|lpm_counter4:inst|lpm_counter:lpm_counter_component|cntr_e9j:auto_generated|safe_q[5] {} } { 0.000ns 0.000ns 1.483ns 0.509ns 0.218ns 0.000ns 0.209ns 0.229ns 0.366ns 0.328ns 1.787ns 0.680ns } { 0.000ns 0.854ns 0.712ns 0.712ns 0.053ns 0.714ns 0.053ns 0.225ns 0.053ns 0.053ns 0.000ns 0.618ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Warning" "WTAN_CLOCK_WILL_NOT_OPERATE" "main_clock 188 " "Warning: Circuit may not operate. Detected 188 non-operational path(s) clocked by clock \"main_clock\" with clock skew larger than data delay. See Compilation Report for details." {  } {  } 0 0 "Circuit may not operate. Detected %2!d! non-operational path(s) clocked by clock \"%1!s!\" with clock skew larger than data delay. See Compilation Report for details." 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_NEGATIVE_HOLD_RESULT" "memory:inst1\|lpm_rom3:inst31\|altsyncram:altsyncram_component\|altsyncram_8551:auto_generated\|q_a\[2\] control:inst\|lpm_latch5:inst5\|lpm_latch:lpm_latch_component\|latches\[2\] main_clock 4.898 ns " "Info: Found hold time violation between source  pin or register \"memory:inst1\|lpm_rom3:inst31\|altsyncram:altsyncram_component\|altsyncram_8551:auto_generated\|q_a\[2\]\" and destination pin or register \"control:inst\|lpm_latch5:inst5\|lpm_latch:lpm_latch_component\|latches\[2\]\" for clock \"main_clock\" (Hold time is 4.898 ns)" { { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "6.651 ns + Largest " "Info: + Largest clock skew is 6.651 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "main_clock destination 8.922 ns + Longest register " "Info: + Longest clock path from clock \"main_clock\" to destination register is 8.922 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns main_clock 1 CLK PIN_N20 13 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 13; CLK Node = 'main_clock'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { main_clock } "NODE_NAME" } } { "main.bdf" "" { Schematic "C:/Users/Aleksey/Downloads/memory/memory/main.bdf" { { 392 0 168 408 "main_clock" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.483 ns) + CELL(0.712 ns) 3.049 ns control:inst\|DCaGen:inst19\|inst16 2 REG LCFF_X26_Y8_N15 10 " "Info: 2: + IC(1.483 ns) + CELL(0.712 ns) = 3.049 ns; Loc. = LCFF_X26_Y8_N15; Fanout = 10; REG Node = 'control:inst\|DCaGen:inst19\|inst16'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.195 ns" { main_clock control:inst|DCaGen:inst19|inst16 } "NODE_NAME" } } { "DCaGen.bdf" "" { Schematic "C:/Users/Aleksey/Downloads/memory/memory/DCaGen.bdf" { { -16 -96 -32 64 "inst16" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.509 ns) + CELL(0.712 ns) 4.270 ns control:inst\|DCaGen:inst19\|74163:inst5\|f74163:sub\|134 3 REG LCFF_X23_Y8_N31 6 " "Info: 3: + IC(0.509 ns) + CELL(0.712 ns) = 4.270 ns; Loc. = LCFF_X23_Y8_N31; Fanout = 6; REG Node = 'control:inst\|DCaGen:inst19\|74163:inst5\|f74163:sub\|134'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.221 ns" { control:inst|DCaGen:inst19|inst16 control:inst|DCaGen:inst19|74163:inst5|f74163:sub|134 } "NODE_NAME" } } { "f74163.bdf" "" { Schematic "c:/altera/91/quartus/libraries/others/maxplus2/f74163.bdf" { { 720 712 776 800 "134" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.218 ns) + CELL(0.053 ns) 4.541 ns control:inst\|DCaGen:inst19\|74154:inst6\|32~0 4 COMB LCCOMB_X23_Y8_N24 8 " "Info: 4: + IC(0.218 ns) + CELL(0.053 ns) = 4.541 ns; Loc. = LCCOMB_X23_Y8_N24; Fanout = 8; COMB Node = 'control:inst\|DCaGen:inst19\|74154:inst6\|32~0'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.271 ns" { control:inst|DCaGen:inst19|74163:inst5|f74163:sub|134 control:inst|DCaGen:inst19|74154:inst6|32~0 } "NODE_NAME" } } { "74154.bdf" "" { Schematic "c:/altera/91/quartus/libraries/others/maxplus2/74154.bdf" { { 40 720 784 144 "32" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.714 ns) 5.255 ns control:inst\|rs_trigger:inst57\|inst 5 COMB LOOP LCCOMB_X25_Y8_N14 13 " "Info: 5: + IC(0.000 ns) + CELL(0.714 ns) = 5.255 ns; Loc. = LCCOMB_X25_Y8_N14; Fanout = 13; COMB LOOP Node = 'control:inst\|rs_trigger:inst57\|inst'" { { "Info" "ITDB_PART_OF_SCC" "control:inst\|rs_trigger:inst57\|inst LCCOMB_X25_Y8_N14 " "Info: Loc. = LCCOMB_X25_Y8_N14; Node \"control:inst\|rs_trigger:inst57\|inst\"" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { control:inst|rs_trigger:inst57|inst } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { control:inst|rs_trigger:inst57|inst } "NODE_NAME" } } { "rs_trigger.bdf" "" { Schematic "C:/Users/Aleksey/Downloads/memory/memory/rs_trigger.bdf" { { 160 240 304 208 "inst" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.714 ns" { control:inst|DCaGen:inst19|74154:inst6|32~0 control:inst|rs_trigger:inst57|inst } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.209 ns) + CELL(0.053 ns) 5.517 ns control:inst\|inst31~0 6 COMB LCCOMB_X25_Y8_N8 3 " "Info: 6: + IC(0.209 ns) + CELL(0.053 ns) = 5.517 ns; Loc. = LCCOMB_X25_Y8_N8; Fanout = 3; COMB Node = 'control:inst\|inst31~0'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.262 ns" { control:inst|rs_trigger:inst57|inst control:inst|inst31~0 } "NODE_NAME" } } { "control.bdf" "" { Schematic "C:/Users/Aleksey/Downloads/memory/memory/control.bdf" { { 536 -304 -240 584 "inst31" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.230 ns) + CELL(0.225 ns) 5.972 ns control:inst\|inst62~0 7 COMB LCCOMB_X25_Y8_N24 2 " "Info: 7: + IC(0.230 ns) + CELL(0.225 ns) = 5.972 ns; Loc. = LCCOMB_X25_Y8_N24; Fanout = 2; COMB Node = 'control:inst\|inst62~0'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.455 ns" { control:inst|inst31~0 control:inst|inst62~0 } "NODE_NAME" } } { "control.bdf" "" { Schematic "C:/Users/Aleksey/Downloads/memory/memory/control.bdf" { { 648 -304 -240 696 "inst62" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.803 ns) + CELL(0.000 ns) 7.775 ns control:inst\|inst62~0clkctrl 8 COMB CLKCTRL_G9 4 " "Info: 8: + IC(1.803 ns) + CELL(0.000 ns) = 7.775 ns; Loc. = CLKCTRL_G9; Fanout = 4; COMB Node = 'control:inst\|inst62~0clkctrl'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.803 ns" { control:inst|inst62~0 control:inst|inst62~0clkctrl } "NODE_NAME" } } { "control.bdf" "" { Schematic "C:/Users/Aleksey/Downloads/memory/memory/control.bdf" { { 648 -304 -240 696 "inst62" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.922 ns) + CELL(0.225 ns) 8.922 ns control:inst\|lpm_latch5:inst5\|lpm_latch:lpm_latch_component\|latches\[2\] 9 REG LCCOMB_X25_Y6_N18 3 " "Info: 9: + IC(0.922 ns) + CELL(0.225 ns) = 8.922 ns; Loc. = LCCOMB_X25_Y6_N18; Fanout = 3; REG Node = 'control:inst\|lpm_latch5:inst5\|lpm_latch:lpm_latch_component\|latches\[2\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.147 ns" { control:inst|inst62~0clkctrl control:inst|lpm_latch5:inst5|lpm_latch:lpm_latch_component|latches[2] } "NODE_NAME" } } { "lpm_latch.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_latch.tdf" 53 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.548 ns ( 39.77 % ) " "Info: Total cell delay = 3.548 ns ( 39.77 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.374 ns ( 60.23 % ) " "Info: Total interconnect delay = 5.374 ns ( 60.23 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "8.922 ns" { main_clock control:inst|DCaGen:inst19|inst16 control:inst|DCaGen:inst19|74163:inst5|f74163:sub|134 control:inst|DCaGen:inst19|74154:inst6|32~0 control:inst|rs_trigger:inst57|inst control:inst|inst31~0 control:inst|inst62~0 control:inst|inst62~0clkctrl control:inst|lpm_latch5:inst5|lpm_latch:lpm_latch_component|latches[2] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "8.922 ns" { main_clock {} main_clock~combout {} control:inst|DCaGen:inst19|inst16 {} control:inst|DCaGen:inst19|74163:inst5|f74163:sub|134 {} control:inst|DCaGen:inst19|74154:inst6|32~0 {} control:inst|rs_trigger:inst57|inst {} control:inst|inst31~0 {} control:inst|inst62~0 {} control:inst|inst62~0clkctrl {} control:inst|lpm_latch5:inst5|lpm_latch:lpm_latch_component|latches[2] {} } { 0.000ns 0.000ns 1.483ns 0.509ns 0.218ns 0.000ns 0.209ns 0.230ns 1.803ns 0.922ns } { 0.000ns 0.854ns 0.712ns 0.712ns 0.053ns 0.714ns 0.053ns 0.225ns 0.000ns 0.225ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "main_clock source 2.271 ns - Shortest memory " "Info: - Shortest clock path from clock \"main_clock\" to source memory is 2.271 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns main_clock 1 CLK PIN_N20 13 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 13; CLK Node = 'main_clock'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { main_clock } "NODE_NAME" } } { "main.bdf" "" { Schematic "C:/Users/Aleksey/Downloads/memory/memory/main.bdf" { { 392 0 168 408 "main_clock" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.343 ns) + CELL(0.000 ns) 1.197 ns main_clock~clkctrl 2 COMB CLKCTRL_G3 50 " "Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 50; COMB Node = 'main_clock~clkctrl'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.343 ns" { main_clock main_clock~clkctrl } "NODE_NAME" } } { "main.bdf" "" { Schematic "C:/Users/Aleksey/Downloads/memory/memory/main.bdf" { { 392 0 168 408 "main_clock" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.661 ns) + CELL(0.413 ns) 2.271 ns memory:inst1\|lpm_rom3:inst31\|altsyncram:altsyncram_component\|altsyncram_8551:auto_generated\|q_a\[2\] 3 MEM M512_X24_Y8 1 " "Info: 3: + IC(0.661 ns) + CELL(0.413 ns) = 2.271 ns; Loc. = M512_X24_Y8; Fanout = 1; MEM Node = 'memory:inst1\|lpm_rom3:inst31\|altsyncram:altsyncram_component\|altsyncram_8551:auto_generated\|q_a\[2\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.074 ns" { main_clock~clkctrl memory:inst1|lpm_rom3:inst31|altsyncram:altsyncram_component|altsyncram_8551:auto_generated|q_a[2] } "NODE_NAME" } } { "db/altsyncram_8551.tdf" "" { Text "C:/Users/Aleksey/Downloads/memory/memory/db/altsyncram_8551.tdf" 32 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.267 ns ( 55.79 % ) " "Info: Total cell delay = 1.267 ns ( 55.79 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.004 ns ( 44.21 % ) " "Info: Total interconnect delay = 1.004 ns ( 44.21 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.271 ns" { main_clock main_clock~clkctrl memory:inst1|lpm_rom3:inst31|altsyncram:altsyncram_component|altsyncram_8551:auto_generated|q_a[2] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.271 ns" { main_clock {} main_clock~combout {} main_clock~clkctrl {} memory:inst1|lpm_rom3:inst31|altsyncram:altsyncram_component|altsyncram_8551:auto_generated|q_a[2] {} } { 0.000ns 0.000ns 0.343ns 0.661ns } { 0.000ns 0.854ns 0.000ns 0.413ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "8.922 ns" { main_clock control:inst|DCaGen:inst19|inst16 control:inst|DCaGen:inst19|74163:inst5|f74163:sub|134 control:inst|DCaGen:inst19|74154:inst6|32~0 control:inst|rs_trigger:inst57|inst control:inst|inst31~0 control:inst|inst62~0 control:inst|inst62~0clkctrl control:inst|lpm_latch5:inst5|lpm_latch:lpm_latch_component|latches[2] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "8.922 ns" { main_clock {} main_clock~combout {} control:inst|DCaGen:inst19|inst16 {} control:inst|DCaGen:inst19|74163:inst5|f74163:sub|134 {} control:inst|DCaGen:inst19|74154:inst6|32~0 {} control:inst|rs_trigger:inst57|inst {} control:inst|inst31~0 {} control:inst|inst62~0 {} control:inst|inst62~0clkctrl {} control:inst|lpm_latch5:inst5|lpm_latch:lpm_latch_component|latches[2] {} } { 0.000ns 0.000ns 1.483ns 0.509ns 0.218ns 0.000ns 0.209ns 0.230ns 1.803ns 0.922ns } { 0.000ns 0.854ns 0.712ns 0.712ns 0.053ns 0.714ns 0.053ns 0.225ns 0.000ns 0.225ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.271 ns" { main_clock main_clock~clkctrl memory:inst1|lpm_rom3:inst31|altsyncram:altsyncram_component|altsyncram_8551:auto_generated|q_a[2] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.271 ns" { main_clock {} main_clock~combout {} main_clock~clkctrl {} memory:inst1|lpm_rom3:inst31|altsyncram:altsyncram_component|altsyncram_8551:auto_generated|q_a[2] {} } { 0.000ns 0.000ns 0.343ns 0.661ns } { 0.000ns 0.854ns 0.000ns 0.413ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.140 ns - " "Info: - Micro clock to output delay of source is 0.140 ns" {  } { { "db/altsyncram_8551.tdf" "" { Text "C:/Users/Aleksey/Downloads/memory/memory/db/altsyncram_8551.tdf" 32 2 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "1.613 ns - Shortest memory register " "Info: - Shortest memory to register delay is 1.613 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.065 ns) 0.065 ns memory:inst1\|lpm_rom3:inst31\|altsyncram:altsyncram_component\|altsyncram_8551:auto_generated\|q_a\[2\] 1 MEM M512_X24_Y8 1 " "Info: 1: + IC(0.000 ns) + CELL(0.065 ns) = 0.065 ns; Loc. = M512_X24_Y8; Fanout = 1; MEM Node = 'memory:inst1\|lpm_rom3:inst31\|altsyncram:altsyncram_component\|altsyncram_8551:auto_generated\|q_a\[2\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { memory:inst1|lpm_rom3:inst31|altsyncram:altsyncram_component|altsyncram_8551:auto_generated|q_a[2] } "NODE_NAME" } } { "db/altsyncram_8551.tdf" "" { Text "C:/Users/Aleksey/Downloads/memory/memory/db/altsyncram_8551.tdf" 32 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.556 ns) + CELL(0.053 ns) 0.674 ns memory:inst1\|lpm_ram_io:inst2\|datatri\[2\]~5 2 COMB LCCOMB_X25_Y6_N0 4 " "Info: 2: + IC(0.556 ns) + CELL(0.053 ns) = 0.674 ns; Loc. = LCCOMB_X25_Y6_N0; Fanout = 4; COMB Node = 'memory:inst1\|lpm_ram_io:inst2\|datatri\[2\]~5'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.609 ns" { memory:inst1|lpm_rom3:inst31|altsyncram:altsyncram_component|altsyncram_8551:auto_generated|q_a[2] memory:inst1|lpm_ram_io:inst2|datatri[2]~5 } "NODE_NAME" } } { "lpm_ram_io.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_ram_io.tdf" 119 9 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.711 ns) + CELL(0.228 ns) 1.613 ns control:inst\|lpm_latch5:inst5\|lpm_latch:lpm_latch_component\|latches\[2\] 3 REG LCCOMB_X25_Y6_N18 3 " "Info: 3: + IC(0.711 ns) + CELL(0.228 ns) = 1.613 ns; Loc. = LCCOMB_X25_Y6_N18; Fanout = 3; REG Node = 'control:inst\|lpm_latch5:inst5\|lpm_latch:lpm_latch_component\|latches\[2\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.939 ns" { memory:inst1|lpm_ram_io:inst2|datatri[2]~5 control:inst|lpm_latch5:inst5|lpm_latch:lpm_latch_component|latches[2] } "NODE_NAME" } } { "lpm_latch.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_latch.tdf" 53 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.346 ns ( 21.45 % ) " "Info: Total cell delay = 0.346 ns ( 21.45 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.267 ns ( 78.55 % ) " "Info: Total interconnect delay = 1.267 ns ( 78.55 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.613 ns" { memory:inst1|lpm_rom3:inst31|altsyncram:altsyncram_component|altsyncram_8551:auto_generated|q_a[2] memory:inst1|lpm_ram_io:inst2|datatri[2]~5 control:inst|lpm_latch5:inst5|lpm_latch:lpm_latch_component|latches[2] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "1.613 ns" { memory:inst1|lpm_rom3:inst31|altsyncram:altsyncram_component|altsyncram_8551:auto_generated|q_a[2] {} memory:inst1|lpm_ram_io:inst2|datatri[2]~5 {} control:inst|lpm_latch5:inst5|lpm_latch:lpm_latch_component|latches[2] {} } { 0.000ns 0.556ns 0.711ns } { 0.065ns 0.053ns 0.228ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.000 ns + " "Info: + Micro hold delay of destination is 0.000 ns" {  } { { "lpm_latch.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_latch.tdf" 53 10 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "8.922 ns" { main_clock control:inst|DCaGen:inst19|inst16 control:inst|DCaGen:inst19|74163:inst5|f74163:sub|134 control:inst|DCaGen:inst19|74154:inst6|32~0 control:inst|rs_trigger:inst57|inst control:inst|inst31~0 control:inst|inst62~0 control:inst|inst62~0clkctrl control:inst|lpm_latch5:inst5|lpm_latch:lpm_latch_component|latches[2] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "8.922 ns" { main_clock {} main_clock~combout {} control:inst|DCaGen:inst19|inst16 {} control:inst|DCaGen:inst19|74163:inst5|f74163:sub|134 {} control:inst|DCaGen:inst19|74154:inst6|32~0 {} control:inst|rs_trigger:inst57|inst {} control:inst|inst31~0 {} control:inst|inst62~0 {} control:inst|inst62~0clkctrl {} control:inst|lpm_latch5:inst5|lpm_latch:lpm_latch_component|latches[2] {} } { 0.000ns 0.000ns 1.483ns 0.509ns 0.218ns 0.000ns 0.209ns 0.230ns 1.803ns 0.922ns } { 0.000ns 0.854ns 0.712ns 0.712ns 0.053ns 0.714ns 0.053ns 0.225ns 0.000ns 0.225ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.271 ns" { main_clock main_clock~clkctrl memory:inst1|lpm_rom3:inst31|altsyncram:altsyncram_component|altsyncram_8551:auto_generated|q_a[2] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.271 ns" { main_clock {} main_clock~combout {} main_clock~clkctrl {} memory:inst1|lpm_rom3:inst31|altsyncram:altsyncram_component|altsyncram_8551:auto_generated|q_a[2] {} } { 0.000ns 0.000ns 0.343ns 0.661ns } { 0.000ns 0.854ns 0.000ns 0.413ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.613 ns" { memory:inst1|lpm_rom3:inst31|altsyncram:altsyncram_component|altsyncram_8551:auto_generated|q_a[2] memory:inst1|lpm_ram_io:inst2|datatri[2]~5 control:inst|lpm_latch5:inst5|lpm_latch:lpm_latch_component|latches[2] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "1.613 ns" { memory:inst1|lpm_rom3:inst31|altsyncram:altsyncram_component|altsyncram_8551:auto_generated|q_a[2] {} memory:inst1|lpm_ram_io:inst2|datatri[2]~5 {} control:inst|lpm_latch5:inst5|lpm_latch:lpm_latch_component|latches[2] {} } { 0.000ns 0.556ns 0.711ns } { 0.065ns 0.053ns 0.228ns } "" } }  } 0 0 "Found hold time violation between source  pin or register \"%1!s!\" and destination pin or register \"%2!s!\" for clock \"%3!s!\" (Hold time is %4!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "memory:inst1\|lpm_rom3:inst31\|altsyncram:altsyncram_component\|altsyncram_8551:auto_generated\|ram_block1a0~porta_address_reg1 main_clock main_clock 5.852 ns memory " "Info: tsu for memory \"memory:inst1\|lpm_rom3:inst31\|altsyncram:altsyncram_component\|altsyncram_8551:auto_generated\|ram_block1a0~porta_address_reg1\" (data pin = \"main_clock\", clock pin = \"main_clock\") is 5.852 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "8.146 ns + Longest pin memory " "Info: + Longest pin to memory delay is 8.146 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns main_clock 1 CLK PIN_N20 13 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 13; CLK Node = 'main_clock'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { main_clock } "NODE_NAME" } } { "main.bdf" "" { Schematic "C:/Users/Aleksey/Downloads/memory/memory/main.bdf" { { 392 0 168 408 "main_clock" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.443 ns) + CELL(0.357 ns) 5.654 ns control:inst\|DCaGen:inst19\|74154:inst6\|28 2 COMB LCCOMB_X23_Y8_N22 9 " "Info: 2: + IC(4.443 ns) + CELL(0.357 ns) = 5.654 ns; Loc. = LCCOMB_X23_Y8_N22; Fanout = 9; COMB Node = 'control:inst\|DCaGen:inst19\|74154:inst6\|28'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "4.800 ns" { main_clock control:inst|DCaGen:inst19|74154:inst6|28 } "NODE_NAME" } } { "74154.bdf" "" { Schematic "c:/altera/91/quartus/libraries/others/maxplus2/74154.bdf" { { 488 720 784 592 "28" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.855 ns) + CELL(0.357 ns) 6.866 ns control:inst\|lpm_mux0:inst3\|lpm_mux:lpm_mux_component\|mux_unc:auto_generated\|result_node\[1\]~4 3 COMB LCCOMB_X25_Y7_N8 3 " "Info: 3: + IC(0.855 ns) + CELL(0.357 ns) = 6.866 ns; Loc. = LCCOMB_X25_Y7_N8; Fanout = 3; COMB Node = 'control:inst\|lpm_mux0:inst3\|lpm_mux:lpm_mux_component\|mux_unc:auto_generated\|result_node\[1\]~4'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.212 ns" { control:inst|DCaGen:inst19|74154:inst6|28 control:inst|lpm_mux0:inst3|lpm_mux:lpm_mux_component|mux_unc:auto_generated|result_node[1]~4 } "NODE_NAME" } } { "db/mux_unc.tdf" "" { Text "C:/Users/Aleksey/Downloads/memory/memory/db/mux_unc.tdf" 32 13 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.481 ns) + CELL(0.053 ns) 7.400 ns memory:inst1\|gdfx_temp1\[1\]~1 4 COMB LCCOMB_X23_Y7_N24 3 " "Info: 4: + IC(0.481 ns) + CELL(0.053 ns) = 7.400 ns; Loc. = LCCOMB_X23_Y7_N24; Fanout = 3; COMB Node = 'memory:inst1\|gdfx_temp1\[1\]~1'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.534 ns" { control:inst|lpm_mux0:inst3|lpm_mux:lpm_mux_component|mux_unc:auto_generated|result_node[1]~4 memory:inst1|gdfx_temp1[1]~1 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.615 ns) + CELL(0.131 ns) 8.146 ns memory:inst1\|lpm_rom3:inst31\|altsyncram:altsyncram_component\|altsyncram_8551:auto_generated\|ram_block1a0~porta_address_reg1 5 MEM M512_X24_Y8 8 " "Info: 5: + IC(0.615 ns) + CELL(0.131 ns) = 8.146 ns; Loc. = M512_X24_Y8; Fanout = 8; MEM Node = 'memory:inst1\|lpm_rom3:inst31\|altsyncram:altsyncram_component\|altsyncram_8551:auto_generated\|ram_block1a0~porta_address_reg1'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.746 ns" { memory:inst1|gdfx_temp1[1]~1 memory:inst1|lpm_rom3:inst31|altsyncram:altsyncram_component|altsyncram_8551:auto_generated|ram_block1a0~porta_address_reg1 } "NODE_NAME" } } { "db/altsyncram_8551.tdf" "" { Text "C:/Users/Aleksey/Downloads/memory/memory/db/altsyncram_8551.tdf" 35 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.752 ns ( 21.51 % ) " "Info: Total cell delay = 1.752 ns ( 21.51 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "6.394 ns ( 78.49 % ) " "Info: Total interconnect delay = 6.394 ns ( 78.49 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "8.146 ns" { main_clock control:inst|DCaGen:inst19|74154:inst6|28 control:inst|lpm_mux0:inst3|lpm_mux:lpm_mux_component|mux_unc:auto_generated|result_node[1]~4 memory:inst1|gdfx_temp1[1]~1 memory:inst1|lpm_rom3:inst31|altsyncram:altsyncram_component|altsyncram_8551:auto_generated|ram_block1a0~porta_address_reg1 } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "8.146 ns" { main_clock {} main_clock~combout {} control:inst|DCaGen:inst19|74154:inst6|28 {} control:inst|lpm_mux0:inst3|lpm_mux:lpm_mux_component|mux_unc:auto_generated|result_node[1]~4 {} memory:inst1|gdfx_temp1[1]~1 {} memory:inst1|lpm_rom3:inst31|altsyncram:altsyncram_component|altsyncram_8551:auto_generated|ram_block1a0~porta_address_reg1 {} } { 0.000ns 0.000ns 4.443ns 0.855ns 0.481ns 0.615ns } { 0.000ns 0.854ns 0.357ns 0.357ns 0.053ns 0.131ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.022 ns + " "Info: + Micro setup delay of destination is 0.022 ns" {  } { { "db/altsyncram_8551.tdf" "" { Text "C:/Users/Aleksey/Downloads/memory/memory/db/altsyncram_8551.tdf" 35 2 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "main_clock destination 2.316 ns - Shortest memory " "Info: - Shortest clock path from clock \"main_clock\" to destination memory is 2.316 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns main_clock 1 CLK PIN_N20 13 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 13; CLK Node = 'main_clock'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { main_clock } "NODE_NAME" } } { "main.bdf" "" { Schematic "C:/Users/Aleksey/Downloads/memory/memory/main.bdf" { { 392 0 168 408 "main_clock" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.343 ns) + CELL(0.000 ns) 1.197 ns main_clock~clkctrl 2 COMB CLKCTRL_G3 50 " "Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 50; COMB Node = 'main_clock~clkctrl'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.343 ns" { main_clock main_clock~clkctrl } "NODE_NAME" } } { "main.bdf" "" { Schematic "C:/Users/Aleksey/Downloads/memory/memory/main.bdf" { { 392 0 168 408 "main_clock" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.661 ns) + CELL(0.458 ns) 2.316 ns memory:inst1\|lpm_rom3:inst31\|altsyncram:altsyncram_component\|altsyncram_8551:auto_generated\|ram_block1a0~porta_address_reg1 3 MEM M512_X24_Y8 8 " "Info: 3: + IC(0.661 ns) + CELL(0.458 ns) = 2.316 ns; Loc. = M512_X24_Y8; Fanout = 8; MEM Node = 'memory:inst1\|lpm_rom3:inst31\|altsyncram:altsyncram_component\|altsyncram_8551:auto_generated\|ram_block1a0~porta_address_reg1'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.119 ns" { main_clock~clkctrl memory:inst1|lpm_rom3:inst31|altsyncram:altsyncram_component|altsyncram_8551:auto_generated|ram_block1a0~porta_address_reg1 } "NODE_NAME" } } { "db/altsyncram_8551.tdf" "" { Text "C:/Users/Aleksey/Downloads/memory/memory/db/altsyncram_8551.tdf" 35 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.312 ns ( 56.65 % ) " "Info: Total cell delay = 1.312 ns ( 56.65 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.004 ns ( 43.35 % ) " "Info: Total interconnect delay = 1.004 ns ( 43.35 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.316 ns" { main_clock main_clock~clkctrl memory:inst1|lpm_rom3:inst31|altsyncram:altsyncram_component|altsyncram_8551:auto_generated|ram_block1a0~porta_address_reg1 } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.316 ns" { main_clock {} main_clock~combout {} main_clock~clkctrl {} memory:inst1|lpm_rom3:inst31|altsyncram:altsyncram_component|altsyncram_8551:auto_generated|ram_block1a0~porta_address_reg1 {} } { 0.000ns 0.000ns 0.343ns 0.661ns } { 0.000ns 0.854ns 0.000ns 0.458ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "8.146 ns" { main_clock control:inst|DCaGen:inst19|74154:inst6|28 control:inst|lpm_mux0:inst3|lpm_mux:lpm_mux_component|mux_unc:auto_generated|result_node[1]~4 memory:inst1|gdfx_temp1[1]~1 memory:inst1|lpm_rom3:inst31|altsyncram:altsyncram_component|altsyncram_8551:auto_generated|ram_block1a0~porta_address_reg1 } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "8.146 ns" { main_clock {} main_clock~combout {} control:inst|DCaGen:inst19|74154:inst6|28 {} control:inst|lpm_mux0:inst3|lpm_mux:lpm_mux_component|mux_unc:auto_generated|result_node[1]~4 {} memory:inst1|gdfx_temp1[1]~1 {} memory:inst1|lpm_rom3:inst31|altsyncram:altsyncram_component|altsyncram_8551:auto_generated|ram_block1a0~porta_address_reg1 {} } { 0.000ns 0.000ns 4.443ns 0.855ns 0.481ns 0.615ns } { 0.000ns 0.854ns 0.357ns 0.357ns 0.053ns 0.131ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.316 ns" { main_clock main_clock~clkctrl memory:inst1|lpm_rom3:inst31|altsyncram:altsyncram_component|altsyncram_8551:auto_generated|ram_block1a0~porta_address_reg1 } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.316 ns" { main_clock {} main_clock~combout {} main_clock~clkctrl {} memory:inst1|lpm_rom3:inst31|altsyncram:altsyncram_component|altsyncram_8551:auto_generated|ram_block1a0~porta_address_reg1 {} } { 0.000ns 0.000ns 0.343ns 0.661ns } { 0.000ns 0.854ns 0.000ns 0.458ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "main_clock adress_bus\[4\] control:inst\|lpm_counter4:inst\|lpm_counter:lpm_counter_component\|cntr_e9j:auto_generated\|safe_q\[4\] 14.449 ns register " "Info: tco from clock \"main_clock\" to destination pin \"adress_bus\[4\]\" through register \"control:inst\|lpm_counter4:inst\|lpm_counter:lpm_counter_component\|cntr_e9j:auto_generated\|safe_q\[4\]\" is 14.449 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "main_clock source 9.856 ns + Longest register " "Info: + Longest clock path from clock \"main_clock\" to source register is 9.856 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns main_clock 1 CLK PIN_N20 13 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 13; CLK Node = 'main_clock'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { main_clock } "NODE_NAME" } } { "main.bdf" "" { Schematic "C:/Users/Aleksey/Downloads/memory/memory/main.bdf" { { 392 0 168 408 "main_clock" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.483 ns) + CELL(0.712 ns) 3.049 ns control:inst\|DCaGen:inst19\|inst16 2 REG LCFF_X26_Y8_N15 10 " "Info: 2: + IC(1.483 ns) + CELL(0.712 ns) = 3.049 ns; Loc. = LCFF_X26_Y8_N15; Fanout = 10; REG Node = 'control:inst\|DCaGen:inst19\|inst16'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.195 ns" { main_clock control:inst|DCaGen:inst19|inst16 } "NODE_NAME" } } { "DCaGen.bdf" "" { Schematic "C:/Users/Aleksey/Downloads/memory/memory/DCaGen.bdf" { { -16 -96 -32 64 "inst16" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.509 ns) + CELL(0.712 ns) 4.270 ns control:inst\|DCaGen:inst19\|74163:inst5\|f74163:sub\|134 3 REG LCFF_X23_Y8_N31 6 " "Info: 3: + IC(0.509 ns) + CELL(0.712 ns) = 4.270 ns; Loc. = LCFF_X23_Y8_N31; Fanout = 6; REG Node = 'control:inst\|DCaGen:inst19\|74163:inst5\|f74163:sub\|134'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.221 ns" { control:inst|DCaGen:inst19|inst16 control:inst|DCaGen:inst19|74163:inst5|f74163:sub|134 } "NODE_NAME" } } { "f74163.bdf" "" { Schematic "c:/altera/91/quartus/libraries/others/maxplus2/f74163.bdf" { { 720 712 776 800 "134" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.218 ns) + CELL(0.053 ns) 4.541 ns control:inst\|DCaGen:inst19\|74154:inst6\|32~0 4 COMB LCCOMB_X23_Y8_N24 8 " "Info: 4: + IC(0.218 ns) + CELL(0.053 ns) = 4.541 ns; Loc. = LCCOMB_X23_Y8_N24; Fanout = 8; COMB Node = 'control:inst\|DCaGen:inst19\|74154:inst6\|32~0'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.271 ns" { control:inst|DCaGen:inst19|74163:inst5|f74163:sub|134 control:inst|DCaGen:inst19|74154:inst6|32~0 } "NODE_NAME" } } { "74154.bdf" "" { Schematic "c:/altera/91/quartus/libraries/others/maxplus2/74154.bdf" { { 40 720 784 144 "32" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.714 ns) 5.255 ns control:inst\|rs_trigger:inst57\|inst 5 COMB LOOP LCCOMB_X25_Y8_N14 13 " "Info: 5: + IC(0.000 ns) + CELL(0.714 ns) = 5.255 ns; Loc. = LCCOMB_X25_Y8_N14; Fanout = 13; COMB LOOP Node = 'control:inst\|rs_trigger:inst57\|inst'" { { "Info" "ITDB_PART_OF_SCC" "control:inst\|rs_trigger:inst57\|inst LCCOMB_X25_Y8_N14 " "Info: Loc. = LCCOMB_X25_Y8_N14; Node \"control:inst\|rs_trigger:inst57\|inst\"" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { control:inst|rs_trigger:inst57|inst } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { control:inst|rs_trigger:inst57|inst } "NODE_NAME" } } { "rs_trigger.bdf" "" { Schematic "C:/Users/Aleksey/Downloads/memory/memory/rs_trigger.bdf" { { 160 240 304 208 "inst" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.714 ns" { control:inst|DCaGen:inst19|74154:inst6|32~0 control:inst|rs_trigger:inst57|inst } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.209 ns) + CELL(0.053 ns) 5.517 ns control:inst\|inst31~0 6 COMB LCCOMB_X25_Y8_N8 3 " "Info: 6: + IC(0.209 ns) + CELL(0.053 ns) = 5.517 ns; Loc. = LCCOMB_X25_Y8_N8; Fanout = 3; COMB Node = 'control:inst\|inst31~0'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.262 ns" { control:inst|rs_trigger:inst57|inst control:inst|inst31~0 } "NODE_NAME" } } { "control.bdf" "" { Schematic "C:/Users/Aleksey/Downloads/memory/memory/control.bdf" { { 536 -304 -240 584 "inst31" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.229 ns) + CELL(0.225 ns) 5.971 ns control:inst\|inst31~1 7 COMB LCCOMB_X25_Y8_N28 3 " "Info: 7: + IC(0.229 ns) + CELL(0.225 ns) = 5.971 ns; Loc. = LCCOMB_X25_Y8_N28; Fanout = 3; COMB Node = 'control:inst\|inst31~1'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.454 ns" { control:inst|inst31~0 control:inst|inst31~1 } "NODE_NAME" } } { "control.bdf" "" { Schematic "C:/Users/Aleksey/Downloads/memory/memory/control.bdf" { { 536 -304 -240 584 "inst31" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.366 ns) + CELL(0.053 ns) 6.390 ns control:inst\|lpm_latch5:inst4\|lpm_latch:lpm_latch_component\|latches\[3\] 8 REG LCCOMB_X25_Y8_N2 12 " "Info: 8: + IC(0.366 ns) + CELL(0.053 ns) = 6.390 ns; Loc. = LCCOMB_X25_Y8_N2; Fanout = 12; REG Node = 'control:inst\|lpm_latch5:inst4\|lpm_latch:lpm_latch_component\|latches\[3\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.419 ns" { control:inst|inst31~1 control:inst|lpm_latch5:inst4|lpm_latch:lpm_latch_component|latches[3] } "NODE_NAME" } } { "lpm_latch.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_latch.tdf" 53 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.328 ns) + CELL(0.053 ns) 6.771 ns control:inst\|inst79 9 COMB LCCOMB_X26_Y8_N24 1 " "Info: 9: + IC(0.328 ns) + CELL(0.053 ns) = 6.771 ns; Loc. = LCCOMB_X26_Y8_N24; Fanout = 1; COMB Node = 'control:inst\|inst79'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.381 ns" { control:inst|lpm_latch5:inst4|lpm_latch:lpm_latch_component|latches[3] control:inst|inst79 } "NODE_NAME" } } { "control.bdf" "" { Schematic "C:/Users/Aleksey/Downloads/memory/memory/control.bdf" { { 2040 424 488 2088 "inst79" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.787 ns) + CELL(0.000 ns) 8.558 ns control:inst\|inst79~clkctrl 10 COMB CLKCTRL_G8 6 " "Info: 10: + IC(1.787 ns) + CELL(0.000 ns) = 8.558 ns; Loc. = CLKCTRL_G8; Fanout = 6; COMB Node = 'control:inst\|inst79~clkctrl'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.787 ns" { control:inst|inst79 control:inst|inst79~clkctrl } "NODE_NAME" } } { "control.bdf" "" { Schematic "C:/Users/Aleksey/Downloads/memory/memory/control.bdf" { { 2040 424 488 2088 "inst79" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.680 ns) + CELL(0.618 ns) 9.856 ns control:inst\|lpm_counter4:inst\|lpm_counter:lpm_counter_component\|cntr_e9j:auto_generated\|safe_q\[4\] 11 REG LCFF_X25_Y7_N25 4 " "Info: 11: + IC(0.680 ns) + CELL(0.618 ns) = 9.856 ns; Loc. = LCFF_X25_Y7_N25; Fanout = 4; REG Node = 'control:inst\|lpm_counter4:inst\|lpm_counter:lpm_counter_component\|cntr_e9j:auto_generated\|safe_q\[4\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.298 ns" { control:inst|inst79~clkctrl control:inst|lpm_counter4:inst|lpm_counter:lpm_counter_component|cntr_e9j:auto_generated|safe_q[4] } "NODE_NAME" } } { "db/cntr_e9j.tdf" "" { Text "C:/Users/Aleksey/Downloads/memory/memory/db/cntr_e9j.tdf" 78 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.047 ns ( 41.06 % ) " "Info: Total cell delay = 4.047 ns ( 41.06 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.809 ns ( 58.94 % ) " "Info: Total interconnect delay = 5.809 ns ( 58.94 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "9.856 ns" { main_clock control:inst|DCaGen:inst19|inst16 control:inst|DCaGen:inst19|74163:inst5|f74163:sub|134 control:inst|DCaGen:inst19|74154:inst6|32~0 control:inst|rs_trigger:inst57|inst control:inst|inst31~0 control:inst|inst31~1 control:inst|lpm_latch5:inst4|lpm_latch:lpm_latch_component|latches[3] control:inst|inst79 control:inst|inst79~clkctrl control:inst|lpm_counter4:inst|lpm_counter:lpm_counter_component|cntr_e9j:auto_generated|safe_q[4] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "9.856 ns" { main_clock {} main_clock~combout {} control:inst|DCaGen:inst19|inst16 {} control:inst|DCaGen:inst19|74163:inst5|f74163:sub|134 {} control:inst|DCaGen:inst19|74154:inst6|32~0 {} control:inst|rs_trigger:inst57|inst {} control:inst|inst31~0 {} control:inst|inst31~1 {} control:inst|lpm_latch5:inst4|lpm_latch:lpm_latch_component|latches[3] {} control:inst|inst79 {} control:inst|inst79~clkctrl {} control:inst|lpm_counter4:inst|lpm_counter:lpm_counter_component|cntr_e9j:auto_generated|safe_q[4] {} } { 0.000ns 0.000ns 1.483ns 0.509ns 0.218ns 0.000ns 0.209ns 0.229ns 0.366ns 0.328ns 1.787ns 0.680ns } { 0.000ns 0.854ns 0.712ns 0.712ns 0.053ns 0.714ns 0.053ns 0.225ns 0.053ns 0.053ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.094 ns + " "Info: + Micro clock to output delay of source is 0.094 ns" {  } { { "db/cntr_e9j.tdf" "" { Text "C:/Users/Aleksey/Downloads/memory/memory/db/cntr_e9j.tdf" 78 8 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "4.499 ns + Longest register pin " "Info: + Longest register to pin delay is 4.499 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns control:inst\|lpm_counter4:inst\|lpm_counter:lpm_counter_component\|cntr_e9j:auto_generated\|safe_q\[4\] 1 REG LCFF_X25_Y7_N25 4 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X25_Y7_N25; Fanout = 4; REG Node = 'control:inst\|lpm_counter4:inst\|lpm_counter:lpm_counter_component\|cntr_e9j:auto_generated\|safe_q\[4\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { control:inst|lpm_counter4:inst|lpm_counter:lpm_counter_component|cntr_e9j:auto_generated|safe_q[4] } "NODE_NAME" } } { "db/cntr_e9j.tdf" "" { Text "C:/Users/Aleksey/Downloads/memory/memory/db/cntr_e9j.tdf" 78 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.575 ns) + CELL(0.053 ns) 0.628 ns control:inst\|lpm_mux0:inst3\|lpm_mux:lpm_mux_component\|mux_unc:auto_generated\|result_node\[4\]~1 2 COMB LCCOMB_X25_Y8_N10 3 " "Info: 2: + IC(0.575 ns) + CELL(0.053 ns) = 0.628 ns; Loc. = LCCOMB_X25_Y8_N10; Fanout = 3; COMB Node = 'control:inst\|lpm_mux0:inst3\|lpm_mux:lpm_mux_component\|mux_unc:auto_generated\|result_node\[4\]~1'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.628 ns" { control:inst|lpm_counter4:inst|lpm_counter:lpm_counter_component|cntr_e9j:auto_generated|safe_q[4] control:inst|lpm_mux0:inst3|lpm_mux:lpm_mux_component|mux_unc:auto_generated|result_node[4]~1 } "NODE_NAME" } } { "db/mux_unc.tdf" "" { Text "C:/Users/Aleksey/Downloads/memory/memory/db/mux_unc.tdf" 32 13 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.825 ns) + CELL(2.046 ns) 4.499 ns adress_bus\[4\] 3 PIN PIN_A10 0 " "Info: 3: + IC(1.825 ns) + CELL(2.046 ns) = 4.499 ns; Loc. = PIN_A10; Fanout = 0; PIN Node = 'adress_bus\[4\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.871 ns" { control:inst|lpm_mux0:inst3|lpm_mux:lpm_mux_component|mux_unc:auto_generated|result_node[4]~1 adress_bus[4] } "NODE_NAME" } } { "main.bdf" "" { Schematic "C:/Users/Aleksey/Downloads/memory/memory/main.bdf" { { 72 912 1089 88 "adress_bus\[5..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.099 ns ( 46.65 % ) " "Info: Total cell delay = 2.099 ns ( 46.65 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.400 ns ( 53.35 % ) " "Info: Total interconnect delay = 2.400 ns ( 53.35 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "4.499 ns" { control:inst|lpm_counter4:inst|lpm_counter:lpm_counter_component|cntr_e9j:auto_generated|safe_q[4] control:inst|lpm_mux0:inst3|lpm_mux:lpm_mux_component|mux_unc:auto_generated|result_node[4]~1 adress_bus[4] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "4.499 ns" { control:inst|lpm_counter4:inst|lpm_counter:lpm_counter_component|cntr_e9j:auto_generated|safe_q[4] {} control:inst|lpm_mux0:inst3|lpm_mux:lpm_mux_component|mux_unc:auto_generated|result_node[4]~1 {} adress_bus[4] {} } { 0.000ns 0.575ns 1.825ns } { 0.000ns 0.053ns 2.046ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "9.856 ns" { main_clock control:inst|DCaGen:inst19|inst16 control:inst|DCaGen:inst19|74163:inst5|f74163:sub|134 control:inst|DCaGen:inst19|74154:inst6|32~0 control:inst|rs_trigger:inst57|inst control:inst|inst31~0 control:inst|inst31~1 control:inst|lpm_latch5:inst4|lpm_latch:lpm_latch_component|latches[3] control:inst|inst79 control:inst|inst79~clkctrl control:inst|lpm_counter4:inst|lpm_counter:lpm_counter_component|cntr_e9j:auto_generated|safe_q[4] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "9.856 ns" { main_clock {} main_clock~combout {} control:inst|DCaGen:inst19|inst16 {} control:inst|DCaGen:inst19|74163:inst5|f74163:sub|134 {} control:inst|DCaGen:inst19|74154:inst6|32~0 {} control:inst|rs_trigger:inst57|inst {} control:inst|inst31~0 {} control:inst|inst31~1 {} control:inst|lpm_latch5:inst4|lpm_latch:lpm_latch_component|latches[3] {} control:inst|inst79 {} control:inst|inst79~clkctrl {} control:inst|lpm_counter4:inst|lpm_counter:lpm_counter_component|cntr_e9j:auto_generated|safe_q[4] {} } { 0.000ns 0.000ns 1.483ns 0.509ns 0.218ns 0.000ns 0.209ns 0.229ns 0.366ns 0.328ns 1.787ns 0.680ns } { 0.000ns 0.854ns 0.712ns 0.712ns 0.053ns 0.714ns 0.053ns 0.225ns 0.053ns 0.053ns 0.000ns 0.618ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "4.499 ns" { control:inst|lpm_counter4:inst|lpm_counter:lpm_counter_component|cntr_e9j:auto_generated|safe_q[4] control:inst|lpm_mux0:inst3|lpm_mux:lpm_mux_component|mux_unc:auto_generated|result_node[4]~1 adress_bus[4] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "4.499 ns" { control:inst|lpm_counter4:inst|lpm_counter:lpm_counter_component|cntr_e9j:auto_generated|safe_q[4] {} control:inst|lpm_mux0:inst3|lpm_mux:lpm_mux_component|mux_unc:auto_generated|result_node[4]~1 {} adress_bus[4] {} } { 0.000ns 0.575ns 1.825ns } { 0.000ns 0.053ns 2.046ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TPD_RESULT" "main_clock adress_bus\[1\] 10.865 ns Longest " "Info: Longest tpd from source pin \"main_clock\" to destination pin \"adress_bus\[1\]\" is 10.865 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns main_clock 1 CLK PIN_N20 13 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 13; CLK Node = 'main_clock'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { main_clock } "NODE_NAME" } } { "main.bdf" "" { Schematic "C:/Users/Aleksey/Downloads/memory/memory/main.bdf" { { 392 0 168 408 "main_clock" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.443 ns) + CELL(0.357 ns) 5.654 ns control:inst\|DCaGen:inst19\|74154:inst6\|28 2 COMB LCCOMB_X23_Y8_N22 9 " "Info: 2: + IC(4.443 ns) + CELL(0.357 ns) = 5.654 ns; Loc. = LCCOMB_X23_Y8_N22; Fanout = 9; COMB Node = 'control:inst\|DCaGen:inst19\|74154:inst6\|28'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "4.800 ns" { main_clock control:inst|DCaGen:inst19|74154:inst6|28 } "NODE_NAME" } } { "74154.bdf" "" { Schematic "c:/altera/91/quartus/libraries/others/maxplus2/74154.bdf" { { 488 720 784 592 "28" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.855 ns) + CELL(0.357 ns) 6.866 ns control:inst\|lpm_mux0:inst3\|lpm_mux:lpm_mux_component\|mux_unc:auto_generated\|result_node\[1\]~4 3 COMB LCCOMB_X25_Y7_N8 3 " "Info: 3: + IC(0.855 ns) + CELL(0.357 ns) = 6.866 ns; Loc. = LCCOMB_X25_Y7_N8; Fanout = 3; COMB Node = 'control:inst\|lpm_mux0:inst3\|lpm_mux:lpm_mux_component\|mux_unc:auto_generated\|result_node\[1\]~4'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.212 ns" { control:inst|DCaGen:inst19|74154:inst6|28 control:inst|lpm_mux0:inst3|lpm_mux:lpm_mux_component|mux_unc:auto_generated|result_node[1]~4 } "NODE_NAME" } } { "db/mux_unc.tdf" "" { Text "C:/Users/Aleksey/Downloads/memory/memory/db/mux_unc.tdf" 32 13 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.855 ns) + CELL(2.144 ns) 10.865 ns adress_bus\[1\] 4 PIN PIN_K2 0 " "Info: 4: + IC(1.855 ns) + CELL(2.144 ns) = 10.865 ns; Loc. = PIN_K2; Fanout = 0; PIN Node = 'adress_bus\[1\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.999 ns" { control:inst|lpm_mux0:inst3|lpm_mux:lpm_mux_component|mux_unc:auto_generated|result_node[1]~4 adress_bus[1] } "NODE_NAME" } } { "main.bdf" "" { Schematic "C:/Users/Aleksey/Downloads/memory/memory/main.bdf" { { 72 912 1089 88 "adress_bus\[5..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.712 ns ( 34.16 % ) " "Info: Total cell delay = 3.712 ns ( 34.16 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "7.153 ns ( 65.84 % ) " "Info: Total interconnect delay = 7.153 ns ( 65.84 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "10.865 ns" { main_clock control:inst|DCaGen:inst19|74154:inst6|28 control:inst|lpm_mux0:inst3|lpm_mux:lpm_mux_component|mux_unc:auto_generated|result_node[1]~4 adress_bus[1] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "10.865 ns" { main_clock {} main_clock~combout {} control:inst|DCaGen:inst19|74154:inst6|28 {} control:inst|lpm_mux0:inst3|lpm_mux:lpm_mux_component|mux_unc:auto_generated|result_node[1]~4 {} adress_bus[1] {} } { 0.000ns 0.000ns 4.443ns 0.855ns 1.855ns } { 0.000ns 0.854ns 0.357ns 0.357ns 2.144ns } "" } }  } 0 0 "%4!s! tpd from source pin \"%1!s!\" to destination pin \"%2!s!\" is %3!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "control:inst\|lpm_latch5:inst5\|lpm_latch:lpm_latch_component\|latches\[0\] main_clock main_clock 4.387 ns register " "Info: th for register \"control:inst\|lpm_latch5:inst5\|lpm_latch:lpm_latch_component\|latches\[0\]\" (data pin = \"main_clock\", clock pin = \"main_clock\") is 4.387 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "main_clock destination 8.915 ns + Longest register " "Info: + Longest clock path from clock \"main_clock\" to destination register is 8.915 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns main_clock 1 CLK PIN_N20 13 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 13; CLK Node = 'main_clock'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { main_clock } "NODE_NAME" } } { "main.bdf" "" { Schematic "C:/Users/Aleksey/Downloads/memory/memory/main.bdf" { { 392 0 168 408 "main_clock" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.483 ns) + CELL(0.712 ns) 3.049 ns control:inst\|DCaGen:inst19\|inst16 2 REG LCFF_X26_Y8_N15 10 " "Info: 2: + IC(1.483 ns) + CELL(0.712 ns) = 3.049 ns; Loc. = LCFF_X26_Y8_N15; Fanout = 10; REG Node = 'control:inst\|DCaGen:inst19\|inst16'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.195 ns" { main_clock control:inst|DCaGen:inst19|inst16 } "NODE_NAME" } } { "DCaGen.bdf" "" { Schematic "C:/Users/Aleksey/Downloads/memory/memory/DCaGen.bdf" { { -16 -96 -32 64 "inst16" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.509 ns) + CELL(0.712 ns) 4.270 ns control:inst\|DCaGen:inst19\|74163:inst5\|f74163:sub\|134 3 REG LCFF_X23_Y8_N31 6 " "Info: 3: + IC(0.509 ns) + CELL(0.712 ns) = 4.270 ns; Loc. = LCFF_X23_Y8_N31; Fanout = 6; REG Node = 'control:inst\|DCaGen:inst19\|74163:inst5\|f74163:sub\|134'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.221 ns" { control:inst|DCaGen:inst19|inst16 control:inst|DCaGen:inst19|74163:inst5|f74163:sub|134 } "NODE_NAME" } } { "f74163.bdf" "" { Schematic "c:/altera/91/quartus/libraries/others/maxplus2/f74163.bdf" { { 720 712 776 800 "134" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.218 ns) + CELL(0.053 ns) 4.541 ns control:inst\|DCaGen:inst19\|74154:inst6\|32~0 4 COMB LCCOMB_X23_Y8_N24 8 " "Info: 4: + IC(0.218 ns) + CELL(0.053 ns) = 4.541 ns; Loc. = LCCOMB_X23_Y8_N24; Fanout = 8; COMB Node = 'control:inst\|DCaGen:inst19\|74154:inst6\|32~0'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.271 ns" { control:inst|DCaGen:inst19|74163:inst5|f74163:sub|134 control:inst|DCaGen:inst19|74154:inst6|32~0 } "NODE_NAME" } } { "74154.bdf" "" { Schematic "c:/altera/91/quartus/libraries/others/maxplus2/74154.bdf" { { 40 720 784 144 "32" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.714 ns) 5.255 ns control:inst\|rs_trigger:inst57\|inst 5 COMB LOOP LCCOMB_X25_Y8_N14 13 " "Info: 5: + IC(0.000 ns) + CELL(0.714 ns) = 5.255 ns; Loc. = LCCOMB_X25_Y8_N14; Fanout = 13; COMB LOOP Node = 'control:inst\|rs_trigger:inst57\|inst'" { { "Info" "ITDB_PART_OF_SCC" "control:inst\|rs_trigger:inst57\|inst LCCOMB_X25_Y8_N14 " "Info: Loc. = LCCOMB_X25_Y8_N14; Node \"control:inst\|rs_trigger:inst57\|inst\"" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { control:inst|rs_trigger:inst57|inst } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { control:inst|rs_trigger:inst57|inst } "NODE_NAME" } } { "rs_trigger.bdf" "" { Schematic "C:/Users/Aleksey/Downloads/memory/memory/rs_trigger.bdf" { { 160 240 304 208 "inst" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.714 ns" { control:inst|DCaGen:inst19|74154:inst6|32~0 control:inst|rs_trigger:inst57|inst } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.209 ns) + CELL(0.053 ns) 5.517 ns control:inst\|inst31~0 6 COMB LCCOMB_X25_Y8_N8 3 " "Info: 6: + IC(0.209 ns) + CELL(0.053 ns) = 5.517 ns; Loc. = LCCOMB_X25_Y8_N8; Fanout = 3; COMB Node = 'control:inst\|inst31~0'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.262 ns" { control:inst|rs_trigger:inst57|inst control:inst|inst31~0 } "NODE_NAME" } } { "control.bdf" "" { Schematic "C:/Users/Aleksey/Downloads/memory/memory/control.bdf" { { 536 -304 -240 584 "inst31" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.230 ns) + CELL(0.225 ns) 5.972 ns control:inst\|inst62~0 7 COMB LCCOMB_X25_Y8_N24 2 " "Info: 7: + IC(0.230 ns) + CELL(0.225 ns) = 5.972 ns; Loc. = LCCOMB_X25_Y8_N24; Fanout = 2; COMB Node = 'control:inst\|inst62~0'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.455 ns" { control:inst|inst31~0 control:inst|inst62~0 } "NODE_NAME" } } { "control.bdf" "" { Schematic "C:/Users/Aleksey/Downloads/memory/memory/control.bdf" { { 648 -304 -240 696 "inst62" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.803 ns) + CELL(0.000 ns) 7.775 ns control:inst\|inst62~0clkctrl 8 COMB CLKCTRL_G9 4 " "Info: 8: + IC(1.803 ns) + CELL(0.000 ns) = 7.775 ns; Loc. = CLKCTRL_G9; Fanout = 4; COMB Node = 'control:inst\|inst62~0clkctrl'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.803 ns" { control:inst|inst62~0 control:inst|inst62~0clkctrl } "NODE_NAME" } } { "control.bdf" "" { Schematic "C:/Users/Aleksey/Downloads/memory/memory/control.bdf" { { 648 -304 -240 696 "inst62" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.915 ns) + CELL(0.225 ns) 8.915 ns control:inst\|lpm_latch5:inst5\|lpm_latch:lpm_latch_component\|latches\[0\] 9 REG LCCOMB_X25_Y6_N4 2 " "Info: 9: + IC(0.915 ns) + CELL(0.225 ns) = 8.915 ns; Loc. = LCCOMB_X25_Y6_N4; Fanout = 2; REG Node = 'control:inst\|lpm_latch5:inst5\|lpm_latch:lpm_latch_component\|latches\[0\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.140 ns" { control:inst|inst62~0clkctrl control:inst|lpm_latch5:inst5|lpm_latch:lpm_latch_component|latches[0] } "NODE_NAME" } } { "lpm_latch.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_latch.tdf" 53 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.548 ns ( 39.80 % ) " "Info: Total cell delay = 3.548 ns ( 39.80 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.367 ns ( 60.20 % ) " "Info: Total interconnect delay = 5.367 ns ( 60.20 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "8.915 ns" { main_clock control:inst|DCaGen:inst19|inst16 control:inst|DCaGen:inst19|74163:inst5|f74163:sub|134 control:inst|DCaGen:inst19|74154:inst6|32~0 control:inst|rs_trigger:inst57|inst control:inst|inst31~0 control:inst|inst62~0 control:inst|inst62~0clkctrl control:inst|lpm_latch5:inst5|lpm_latch:lpm_latch_component|latches[0] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "8.915 ns" { main_clock {} main_clock~combout {} control:inst|DCaGen:inst19|inst16 {} control:inst|DCaGen:inst19|74163:inst5|f74163:sub|134 {} control:inst|DCaGen:inst19|74154:inst6|32~0 {} control:inst|rs_trigger:inst57|inst {} control:inst|inst31~0 {} control:inst|inst62~0 {} control:inst|inst62~0clkctrl {} control:inst|lpm_latch5:inst5|lpm_latch:lpm_latch_component|latches[0] {} } { 0.000ns 0.000ns 1.483ns 0.509ns 0.218ns 0.000ns 0.209ns 0.230ns 1.803ns 0.915ns } { 0.000ns 0.854ns 0.712ns 0.712ns 0.053ns 0.714ns 0.053ns 0.225ns 0.000ns 0.225ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.000 ns + " "Info: + Micro hold delay of destination is 0.000 ns" {  } { { "lpm_latch.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_latch.tdf" 53 10 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "4.528 ns - Shortest pin register " "Info: - Shortest pin to register delay is 4.528 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns main_clock 1 CLK PIN_N20 13 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 13; CLK Node = 'main_clock'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { main_clock } "NODE_NAME" } } { "main.bdf" "" { Schematic "C:/Users/Aleksey/Downloads/memory/memory/main.bdf" { { 392 0 168 408 "main_clock" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.366 ns) + CELL(0.228 ns) 2.448 ns control:inst\|DCaGen:inst19\|74154:inst6\|32~0 2 COMB LCCOMB_X23_Y8_N24 8 " "Info: 2: + IC(1.366 ns) + CELL(0.228 ns) = 2.448 ns; Loc. = LCCOMB_X23_Y8_N24; Fanout = 8; COMB Node = 'control:inst\|DCaGen:inst19\|74154:inst6\|32~0'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.594 ns" { main_clock control:inst|DCaGen:inst19|74154:inst6|32~0 } "NODE_NAME" } } { "74154.bdf" "" { Schematic "c:/altera/91/quartus/libraries/others/maxplus2/74154.bdf" { { 40 720 784 144 "32" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.714 ns) 3.162 ns control:inst\|rs_trigger:inst57\|inst 3 COMB LOOP LCCOMB_X25_Y8_N14 13 " "Info: 3: + IC(0.000 ns) + CELL(0.714 ns) = 3.162 ns; Loc. = LCCOMB_X25_Y8_N14; Fanout = 13; COMB LOOP Node = 'control:inst\|rs_trigger:inst57\|inst'" { { "Info" "ITDB_PART_OF_SCC" "control:inst\|rs_trigger:inst57\|inst LCCOMB_X25_Y8_N14 " "Info: Loc. = LCCOMB_X25_Y8_N14; Node \"control:inst\|rs_trigger:inst57\|inst\"" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { control:inst|rs_trigger:inst57|inst } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { control:inst|rs_trigger:inst57|inst } "NODE_NAME" } } { "rs_trigger.bdf" "" { Schematic "C:/Users/Aleksey/Downloads/memory/memory/rs_trigger.bdf" { { 160 240 304 208 "inst" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.714 ns" { control:inst|DCaGen:inst19|74154:inst6|32~0 control:inst|rs_trigger:inst57|inst } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.680 ns) + CELL(0.053 ns) 3.895 ns memory:inst1\|lpm_ram_io:inst2\|datatri\[0\]~7 4 COMB LCCOMB_X25_Y6_N24 5 " "Info: 4: + IC(0.680 ns) + CELL(0.053 ns) = 3.895 ns; Loc. = LCCOMB_X25_Y6_N24; Fanout = 5; COMB Node = 'memory:inst1\|lpm_ram_io:inst2\|datatri\[0\]~7'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.733 ns" { control:inst|rs_trigger:inst57|inst memory:inst1|lpm_ram_io:inst2|datatri[0]~7 } "NODE_NAME" } } { "lpm_ram_io.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_ram_io.tdf" 119 9 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.287 ns) + CELL(0.346 ns) 4.528 ns control:inst\|lpm_latch5:inst5\|lpm_latch:lpm_latch_component\|latches\[0\] 5 REG LCCOMB_X25_Y6_N4 2 " "Info: 5: + IC(0.287 ns) + CELL(0.346 ns) = 4.528 ns; Loc. = LCCOMB_X25_Y6_N4; Fanout = 2; REG Node = 'control:inst\|lpm_latch5:inst5\|lpm_latch:lpm_latch_component\|latches\[0\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.633 ns" { memory:inst1|lpm_ram_io:inst2|datatri[0]~7 control:inst|lpm_latch5:inst5|lpm_latch:lpm_latch_component|latches[0] } "NODE_NAME" } } { "lpm_latch.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_latch.tdf" 53 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.195 ns ( 48.48 % ) " "Info: Total cell delay = 2.195 ns ( 48.48 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.333 ns ( 51.52 % ) " "Info: Total interconnect delay = 2.333 ns ( 51.52 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "4.528 ns" { main_clock control:inst|DCaGen:inst19|74154:inst6|32~0 control:inst|rs_trigger:inst57|inst memory:inst1|lpm_ram_io:inst2|datatri[0]~7 control:inst|lpm_latch5:inst5|lpm_latch:lpm_latch_component|latches[0] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "4.528 ns" { main_clock {} main_clock~combout {} control:inst|DCaGen:inst19|74154:inst6|32~0 {} control:inst|rs_trigger:inst57|inst {} memory:inst1|lpm_ram_io:inst2|datatri[0]~7 {} control:inst|lpm_latch5:inst5|lpm_latch:lpm_latch_component|latches[0] {} } { 0.000ns 0.000ns 1.366ns 0.000ns 0.680ns 0.287ns } { 0.000ns 0.854ns 0.228ns 0.714ns 0.053ns 0.346ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "8.915 ns" { main_clock control:inst|DCaGen:inst19|inst16 control:inst|DCaGen:inst19|74163:inst5|f74163:sub|134 control:inst|DCaGen:inst19|74154:inst6|32~0 control:inst|rs_trigger:inst57|inst control:inst|inst31~0 control:inst|inst62~0 control:inst|inst62~0clkctrl control:inst|lpm_latch5:inst5|lpm_latch:lpm_latch_component|latches[0] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "8.915 ns" { main_clock {} main_clock~combout {} control:inst|DCaGen:inst19|inst16 {} control:inst|DCaGen:inst19|74163:inst5|f74163:sub|134 {} control:inst|DCaGen:inst19|74154:inst6|32~0 {} control:inst|rs_trigger:inst57|inst {} control:inst|inst31~0 {} control:inst|inst62~0 {} control:inst|inst62~0clkctrl {} control:inst|lpm_latch5:inst5|lpm_latch:lpm_latch_component|latches[0] {} } { 0.000ns 0.000ns 1.483ns 0.509ns 0.218ns 0.000ns 0.209ns 0.230ns 1.803ns 0.915ns } { 0.000ns 0.854ns 0.712ns 0.712ns 0.053ns 0.714ns 0.053ns 0.225ns 0.000ns 0.225ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "4.528 ns" { main_clock control:inst|DCaGen:inst19|74154:inst6|32~0 control:inst|rs_trigger:inst57|inst memory:inst1|lpm_ram_io:inst2|datatri[0]~7 control:inst|lpm_latch5:inst5|lpm_latch:lpm_latch_component|latches[0] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "4.528 ns" { main_clock {} main_clock~combout {} control:inst|DCaGen:inst19|74154:inst6|32~0 {} control:inst|rs_trigger:inst57|inst {} memory:inst1|lpm_ram_io:inst2|datatri[0]~7 {} control:inst|lpm_latch5:inst5|lpm_latch:lpm_latch_component|latches[0] {} } { 0.000ns 0.000ns 1.366ns 0.000ns 0.680ns 0.287ns } { 0.000ns 0.854ns 0.228ns 0.714ns 0.053ns 0.346ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 21 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 21 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "161 " "Info: Peak virtual memory: 161 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Tue Oct 25 01:01:19 2016 " "Info: Processing ended: Tue Oct 25 01:01:19 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Info: Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 128 s " "Info: Quartus II Full Compilation was successful. 0 errors, 128 warnings" {  } {  } 0 0 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
