$date
	Sat Nov 01 12:44:57 2025
$end
$version
	Icarus Verilog
$end
$timescale
	100ps
$end
$scope module comparador1bit_struct_tb $end
$var wire 1 ! menor_tb $end
$var wire 1 " maior_tb $end
$var wire 1 # igual_tb $end
$var reg 1 $ a_tb $end
$var reg 1 % b_tb $end
$scope module uut $end
$var wire 1 $ a $end
$var wire 1 & a_n $end
$var wire 1 % b $end
$var wire 1 ' b_n $end
$var wire 1 # igual $end
$var wire 1 " maior $end
$var wire 1 ! menor $end
$var wire 1 ( xor_out $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
0(
1'
1&
0%
0$
1#
0"
0!
$end
#100
0#
0'
1!
1(
1%
#200
1"
1'
0!
0&
0%
1$
#300
0"
1#
0'
0(
1%
#500
