[04/24 15:12:48      0s] 
[04/24 15:12:48      0s] Cadence Innovus(TM) Implementation System.
[04/24 15:12:48      0s] Copyright 2021 Cadence Design Systems, Inc. All rights reserved worldwide.
[04/24 15:12:48      0s] 
[04/24 15:12:48      0s] Version:	v21.17-s075_1, built Wed Mar 15 11:17:40 PDT 2023
[04/24 15:12:48      0s] Options:	-overwrite -init scripts/innoRoute.tcl -log logs/innoRoute.log -cmd logs/innoRoute.cmdlog 
[04/24 15:12:48      0s] Date:		Wed Apr 24 15:12:48 2024
[04/24 15:12:48      0s] Host:		centauri.esat.kuleuven.be (x86_64 w/Linux 3.10.0-1160.114.2.el7.x86_64) (12cores*48cpus*Intel(R) Xeon(R) Gold 6126 CPU @ 2.60GHz 19712KB)
[04/24 15:12:48      0s] OS:		CentOS Linux 7 (Core)
[04/24 15:12:48      0s] 
[04/24 15:12:48      0s] License:
[04/24 15:12:48      0s] 		[15:12:48.179113] Configured Lic search path (21.01-s002): /esat/micas-data/software/Cadence/innovus_21.17/share/license/license.dat

[04/24 15:12:48      0s] 		invs	Innovus Implementation System	21.1	checkout succeeded
[04/24 15:12:48      0s] 		8 CPU jobs allowed with the current license(s). Use setMultiCpuUsage to set your required CPU count.
[04/24 15:13:06     15s] Reset Parastics called with the command setExtractRCMode -reset@(#)CDS: Innovus v21.17-s075_1 (64bit) 03/15/2023 11:17 (Linux 3.10.0-693.el7.x86_64)
[04/24 15:13:09     17s] @(#)CDS: NanoRoute 21.17-s075_1 NR230308-2354/21_17-UB (database version 18.20.604) {superthreading v2.17}
[04/24 15:13:09     17s] @(#)CDS: AAE 21.17-s026 (64bit) 03/15/2023 (Linux 3.10.0-693.el7.x86_64)
[04/24 15:13:09     17s] @(#)CDS: CTE 21.17-s025_1 () Mar 14 2023 11:00:06 ( )
[04/24 15:13:09     17s] @(#)CDS: SYNTECH 21.17-s007_1 () Feb 20 2023 06:56:35 ( )
[04/24 15:13:09     17s] @(#)CDS: CPE v21.17-s068
[04/24 15:13:09     17s] @(#)CDS: IQuantus/TQuantus 21.1.1-s939 (64bit) Wed Nov 9 09:34:24 PST 2022 (Linux 3.10.0-693.el7.x86_64)
[04/24 15:13:09     17s] @(#)CDS: OA 22.60-p087 Thu Feb  9 09:35:26 2023
[04/24 15:13:09     17s] @(#)CDS: SGN 20.10-d001 (01-Jun-2020) (64 bit executable, Qt5.9.0)
[04/24 15:13:09     17s] @(#)CDS: RCDB 11.15.0
[04/24 15:13:09     17s] @(#)CDS: STYLUS 21.12-s019_1 (12/20/2022 05:13 PST)
[04/24 15:13:09     17s] @(#)CDS: SystemPlanner-21.17Rel-10251 (21.17) (2023-02-02 17:22:51+0800)
[04/24 15:13:09     17s] Create and set the environment variable TMPDIR to /tmp/innovus_temp_218477_centauri.esat.kuleuven.be_wjiang_UZuYw9.

[04/24 15:13:09     17s] Change the soft stacksize limit to 0.2%RAM (1157 mbytes). Set global soft_stack_size_limit to change the value.
[04/24 15:13:11     19s] 
[04/24 15:13:11     19s] **INFO:  MMMC transition support version v31-84 
[04/24 15:13:11     19s] 
[04/24 15:13:11     19s] <CMD> set_global _enable_mmmc_by_default_flow      $CTE::mmmc_default
[04/24 15:13:11     19s] <CMD> suppressMessage ENCEXT-2799
[04/24 15:13:11     19s] Sourcing file "scripts/innoRoute.tcl" ...
[04/24 15:13:11     19s] <CMD> suppressMessage ENCLF 200
[04/24 15:13:11     19s] <CMD> suppressMessage ENCESI 3010
[04/24 15:13:11     19s] <CMD> suppressMessage IMPESI 2013 2014 3086 3140
[04/24 15:13:11     19s] <CMD> suppressMessage IMPCCOPT 2187 2311
[04/24 15:13:11     19s] <CMD> setDesignMode -process 45
[04/24 15:13:11     19s] ##  Process: 45            (User Set)               
[04/24 15:13:11     19s] ##     Node: (not set)                           
[04/24 15:13:11     19s] 
##  Check design process and node:  
##  Design tech node is not set.

[04/24 15:13:11     19s] Applying the recommended capacitance filtering threshold values for 45nm process node: total_c_th=0, relative_c_th=1 and coupling_c_th=0.1.
[04/24 15:13:11     19s] 	These values will be used by all post-route extraction engines, including TQuantus, IQuantus and Quantus QRC extraction.
[04/24 15:13:11     19s] 	Capacitance filtering mode(-capFilterMode option of the setExtractRCMode) is 'relAndCoup' for all engines.
[04/24 15:13:11     19s] 	The accuracy mode for postRoute effortLevel low extraction will be set to 'high'.
[04/24 15:13:11     19s] 	Default value for EffortLevel(-effortLevel option of the setExtractRCMode) in postRoute extraction mode will be 'medium' if Quantus QRC technology file is specified else 'low'.
[04/24 15:13:11     19s] <CMD> setAnalysisMode -analysisType onChipVariation -cppr both -checkType setup
[04/24 15:13:11     19s] <CMD> is_common_ui_mode
[04/24 15:13:11     19s] <CMD> restoreDesign /users/micas/wjiang/WeijiePhd/Teaching/ALU_flow/DesignDataIn/dbs/cts.enc.dat sparc_exu_alu
[04/24 15:13:11     19s] #% Begin load design ... (date=04/24 15:13:11, mem=803.8M)
[04/24 15:13:11     19s] Set Default Input Pin Transition as 0.1 ps.
[04/24 15:13:12     20s] Loading design 'sparc_exu_alu' saved by 'Innovus' '21.17-s075_1' on 'Wed Apr 24 13:53:13 2024'.
[04/24 15:13:12     20s] % Begin Load MMMC data ... (date=04/24 15:13:12, mem=805.9M)
[04/24 15:13:12     20s] % End Load MMMC data ... (date=04/24 15:13:12, total cpu=0:00:00.0, real=0:00:00.0, peak res=806.6M, current mem=806.6M)
[04/24 15:13:12     20s] **WARN: (IMPSYT-4001):	init_cpf_file '/users/micas/wjiang/WeijiePhd/Teaching/ALU_flow/DesignDataIn/dbs/cts.enc.dat/libs/cpf/sparc_exu_alu.cpf' specified along with init_mmmc_file '/users/micas/wjiang/WeijiePhd/Teaching/ALU_flow/DesignDataIn/dbs/cts.enc.dat/viewDefinition.tcl'. The init_cpf_file will not be loaded by init_design.
[04/24 15:13:12     20s] 
[04/24 15:13:12     20s] Loading LEF file /users/micas/wjiang/WeijiePhd/Teaching/ALU_flow/DesignDataIn/dbs/cts.enc.dat/libs/lef/gsclib045_tech.lef ...
[04/24 15:13:12     20s] 
[04/24 15:13:12     20s] Loading LEF file /users/micas/wjiang/WeijiePhd/Teaching/ALU_flow/DesignDataIn/dbs/cts.enc.dat/libs/lef/gsclib045_macro.lef ...
[04/24 15:13:12     20s] Set DBUPerIGU to M2 pitch 400.
[04/24 15:13:12     20s] 
[04/24 15:13:12     20s] Loading LEF file /users/micas/wjiang/WeijiePhd/Teaching/ALU_flow/DesignDataIn/dbs/cts.enc.dat/libs/lef/gsclib045_hvt_macro.lef ...
[04/24 15:13:12     20s] 
[04/24 15:13:12     20s] Loading LEF file /users/micas/wjiang/WeijiePhd/Teaching/ALU_flow/DesignDataIn/dbs/cts.enc.dat/libs/lef/gsclib045_lvt_macro.lef ...
[04/24 15:13:13     20s] 
##  Check design process and node:  
##  Design tech node is not set.

[04/24 15:13:13     20s] Loading view definition file from /users/micas/wjiang/WeijiePhd/Teaching/ALU_flow/DesignDataIn/dbs/cts.enc.dat/viewDefinition.tcl
[04/24 15:13:13     20s] Reading gpdk045_wc_lib timing library '/esat/micas-data/data/design/generic/Cadence_kits_2023/GPDK045/gsclib045_all_v4.7/gsclib045/timing/slow_vdd1v0_basicCells.lib' ...
[04/24 15:13:13     21s] **WARN: (TECHLIB-302):	No function defined for cell 'DECAP9'. The cell will only be used for analysis. (File /esat/micas-data/data/design/generic/Cadence_kits_2023/GPDK045/gsclib045_all_v4.7/gsclib045/timing/slow_vdd1v0_basicCells.lib)
[04/24 15:13:13     21s] **WARN: (TECHLIB-302):	No function defined for cell 'DECAP8'. The cell will only be used for analysis. (File /esat/micas-data/data/design/generic/Cadence_kits_2023/GPDK045/gsclib045_all_v4.7/gsclib045/timing/slow_vdd1v0_basicCells.lib)
[04/24 15:13:13     21s] **WARN: (TECHLIB-302):	No function defined for cell 'DECAP7'. The cell will only be used for analysis. (File /esat/micas-data/data/design/generic/Cadence_kits_2023/GPDK045/gsclib045_all_v4.7/gsclib045/timing/slow_vdd1v0_basicCells.lib)
[04/24 15:13:13     21s] **WARN: (TECHLIB-302):	No function defined for cell 'DECAP6'. The cell will only be used for analysis. (File /esat/micas-data/data/design/generic/Cadence_kits_2023/GPDK045/gsclib045_all_v4.7/gsclib045/timing/slow_vdd1v0_basicCells.lib)
[04/24 15:13:13     21s] **WARN: (TECHLIB-302):	No function defined for cell 'DECAP5'. The cell will only be used for analysis. (File /esat/micas-data/data/design/generic/Cadence_kits_2023/GPDK045/gsclib045_all_v4.7/gsclib045/timing/slow_vdd1v0_basicCells.lib)
[04/24 15:13:13     21s] **WARN: (TECHLIB-302):	No function defined for cell 'DECAP4'. The cell will only be used for analysis. (File /esat/micas-data/data/design/generic/Cadence_kits_2023/GPDK045/gsclib045_all_v4.7/gsclib045/timing/slow_vdd1v0_basicCells.lib)
[04/24 15:13:13     21s] **WARN: (TECHLIB-302):	No function defined for cell 'DECAP3'. The cell will only be used for analysis. (File /esat/micas-data/data/design/generic/Cadence_kits_2023/GPDK045/gsclib045_all_v4.7/gsclib045/timing/slow_vdd1v0_basicCells.lib)
[04/24 15:13:13     21s] **WARN: (TECHLIB-302):	No function defined for cell 'DECAP2'. The cell will only be used for analysis. (File /esat/micas-data/data/design/generic/Cadence_kits_2023/GPDK045/gsclib045_all_v4.7/gsclib045/timing/slow_vdd1v0_basicCells.lib)
[04/24 15:13:13     21s] **WARN: (TECHLIB-302):	No function defined for cell 'DECAP10'. The cell will only be used for analysis. (File /esat/micas-data/data/design/generic/Cadence_kits_2023/GPDK045/gsclib045_all_v4.7/gsclib045/timing/slow_vdd1v0_basicCells.lib)
[04/24 15:13:13     21s] **WARN: (TECHLIB-302):	No function defined for cell 'ANTENNA'. The cell will only be used for analysis. (File /esat/micas-data/data/design/generic/Cadence_kits_2023/GPDK045/gsclib045_all_v4.7/gsclib045/timing/slow_vdd1v0_basicCells.lib)
[04/24 15:13:13     21s] Read 489 cells in library 'slow_vdd1v0' 
[04/24 15:13:13     21s] Reading gpdk045_wc_lib timing library '/esat/micas-data/data/design/generic/Cadence_kits_2023/GPDK045/gsclib045_all_v4.7/gsclib045_lvt/timing/slow_vdd1v0_basicCells_lvt.lib' ...
[04/24 15:13:13     21s] **WARN: (TECHLIB-459):	Appending library 'slow_vdd1v0' to the previously read library of the same name and nominal PVT. Cell definitions from the previously read library will not be overridden. (File /esat/micas-data/data/design/generic/Cadence_kits_2023/GPDK045/gsclib045_all_v4.7/gsclib045_lvt/timing/slow_vdd1v0_basicCells_lvt.lib)
[04/24 15:13:14     21s] **WARN: (TECHLIB-302):	No function defined for cell 'ANTENNALVT'. The cell will only be used for analysis. (File /esat/micas-data/data/design/generic/Cadence_kits_2023/GPDK045/gsclib045_all_v4.7/gsclib045_lvt/timing/slow_vdd1v0_basicCells_lvt.lib)
[04/24 15:13:14     21s] **WARN: (TECHLIB-302):	No function defined for cell 'DECAP9'. The cell will only be used for analysis. (File /esat/micas-data/data/design/generic/Cadence_kits_2023/GPDK045/gsclib045_all_v4.7/gsclib045_lvt/timing/slow_vdd1v0_basicCells_lvt.lib)
[04/24 15:13:14     21s] **WARN: (TECHLIB-302):	No function defined for cell 'DECAP8'. The cell will only be used for analysis. (File /esat/micas-data/data/design/generic/Cadence_kits_2023/GPDK045/gsclib045_all_v4.7/gsclib045_lvt/timing/slow_vdd1v0_basicCells_lvt.lib)
[04/24 15:13:14     21s] **WARN: (TECHLIB-302):	No function defined for cell 'DECAP7'. The cell will only be used for analysis. (File /esat/micas-data/data/design/generic/Cadence_kits_2023/GPDK045/gsclib045_all_v4.7/gsclib045_lvt/timing/slow_vdd1v0_basicCells_lvt.lib)
[04/24 15:13:14     21s] **WARN: (TECHLIB-302):	No function defined for cell 'DECAP6'. The cell will only be used for analysis. (File /esat/micas-data/data/design/generic/Cadence_kits_2023/GPDK045/gsclib045_all_v4.7/gsclib045_lvt/timing/slow_vdd1v0_basicCells_lvt.lib)
[04/24 15:13:14     21s] **WARN: (TECHLIB-302):	No function defined for cell 'DECAP5'. The cell will only be used for analysis. (File /esat/micas-data/data/design/generic/Cadence_kits_2023/GPDK045/gsclib045_all_v4.7/gsclib045_lvt/timing/slow_vdd1v0_basicCells_lvt.lib)
[04/24 15:13:14     21s] **WARN: (TECHLIB-302):	No function defined for cell 'DECAP4'. The cell will only be used for analysis. (File /esat/micas-data/data/design/generic/Cadence_kits_2023/GPDK045/gsclib045_all_v4.7/gsclib045_lvt/timing/slow_vdd1v0_basicCells_lvt.lib)
[04/24 15:13:14     21s] **WARN: (TECHLIB-302):	No function defined for cell 'DECAP3'. The cell will only be used for analysis. (File /esat/micas-data/data/design/generic/Cadence_kits_2023/GPDK045/gsclib045_all_v4.7/gsclib045_lvt/timing/slow_vdd1v0_basicCells_lvt.lib)
[04/24 15:13:14     21s] **WARN: (TECHLIB-302):	No function defined for cell 'DECAP2'. The cell will only be used for analysis. (File /esat/micas-data/data/design/generic/Cadence_kits_2023/GPDK045/gsclib045_all_v4.7/gsclib045_lvt/timing/slow_vdd1v0_basicCells_lvt.lib)
[04/24 15:13:14     21s] **WARN: (TECHLIB-302):	No function defined for cell 'DECAP10'. The cell will only be used for analysis. (File /esat/micas-data/data/design/generic/Cadence_kits_2023/GPDK045/gsclib045_all_v4.7/gsclib045_lvt/timing/slow_vdd1v0_basicCells_lvt.lib)
[04/24 15:13:14     21s] Message <TECHLIB-302> has exceeded the message display limit of '20'. Use 'set_message -no_limit -id list_of_msgIDs' to reset the message limit.
[04/24 15:13:14     21s] Read 480 cells in library 'slow_vdd1v0' 
[04/24 15:13:14     21s] Reading gpdk045_bc_lib timing library '/esat/micas-data/data/design/generic/Cadence_kits_2023/GPDK045/gsclib045_all_v4.7/gsclib045/timing/fast_vdd1v0_basicCells.lib' ...
[04/24 15:13:14     22s] Read 489 cells in library 'fast_vdd1v0' 
[04/24 15:13:14     22s] Reading gpdk045_bc_lib timing library '/esat/micas-data/data/design/generic/Cadence_kits_2023/GPDK045/gsclib045_all_v4.7/gsclib045_lvt/timing/fast_vdd1v0_basicCells_lvt.lib' ...
[04/24 15:13:14     22s] **WARN: (TECHLIB-459):	Appending library 'fast_vdd1v0' to the previously read library of the same name and nominal PVT. Cell definitions from the previously read library will not be overridden. (File /esat/micas-data/data/design/generic/Cadence_kits_2023/GPDK045/gsclib045_all_v4.7/gsclib045_lvt/timing/fast_vdd1v0_basicCells_lvt.lib)
[04/24 15:13:15     22s] Read 480 cells in library 'fast_vdd1v0' 
[04/24 15:13:15     22s] Ending "PreSetAnalysisView" (total cpu=0:00:01.9, real=0:00:02.0, peak res=900.0M, current mem=836.3M)
[04/24 15:13:15     22s] *** End library_loading (cpu=0.03min, real=0.03min, mem=28.9M, fe_cpu=0.38min, fe_real=0.45min, fe_mem=1159.1M) ***
[04/24 15:13:15     22s] % Begin Load netlist data ... (date=04/24 15:13:15, mem=835.8M)
[04/24 15:13:15     22s] *** Begin netlist parsing (mem=1159.1M) ***
[04/24 15:13:15     22s] Created 969 new cells from 2 timing libraries.
[04/24 15:13:15     22s] Reading netlist ...
[04/24 15:13:15     22s] Backslashed names will retain backslash and a trailing blank character.
[04/24 15:13:15     22s] Reading verilogBinary netlist '/users/micas/wjiang/WeijiePhd/Teaching/ALU_flow/DesignDataIn/dbs/cts.enc.dat/sparc_exu_alu.v.bin'
[04/24 15:13:15     22s] 
[04/24 15:13:15     22s] *** Memory Usage v#1 (Current mem = 1165.094M, initial mem = 478.035M) ***
[04/24 15:13:15     22s] *** End netlist parsing (cpu=0:00:00.0, real=0:00:00.0, mem=1165.1M) ***
[04/24 15:13:15     22s] % End Load netlist data ... (date=04/24 15:13:15, total cpu=0:00:00.0, real=0:00:00.0, peak res=852.8M, current mem=852.8M)
[04/24 15:13:15     22s] Set top cell to sparc_exu_alu.
[04/24 15:13:15     23s] Hooked 1938 DB cells to tlib cells.
[04/24 15:13:15     23s] Ending "BindLib:" (total cpu=0:00:00.2, real=0:00:00.0, peak res=880.2M, current mem=880.2M)
[04/24 15:13:15     23s] Starting recursive module instantiation check.
[04/24 15:13:15     23s] No recursion found.
[04/24 15:13:15     23s] Building hierarchical netlist for Cell sparc_exu_alu ...
[04/24 15:13:15     23s] *** Netlist is unique.
[04/24 15:13:15     23s] Setting Std. cell height to 3420 DBU (smallest netlist inst).
[04/24 15:13:15     23s] ** info: there are 2537 modules.
[04/24 15:13:15     23s] ** info: there are 2208 stdCell insts.
[04/24 15:13:15     23s] 
[04/24 15:13:15     23s] *** Memory Usage v#1 (Current mem = 1225.520M, initial mem = 478.035M) ***
[04/24 15:13:15     23s] *info: set bottom ioPad orient R0
[04/24 15:13:15     23s] **WARN: (IMPFP-3961):	The techSite 'CornerSite' has no related standard cells in the LEF/OA library. The calculations for this site type cannot be made unless standard cell models of this type exist in the LEF/OA library. Ignore this warning if the SITE is not used by the library. Alternatively, remove the SITE definition for the LEF/OA library to avoid this message.
[04/24 15:13:15     23s] Type 'man IMPFP-3961' for more detail.
[04/24 15:13:15     23s] **WARN: (IMPFP-3961):	The techSite 'IOSite' has no related standard cells in the LEF/OA library. The calculations for this site type cannot be made unless standard cell models of this type exist in the LEF/OA library. Ignore this warning if the SITE is not used by the library. Alternatively, remove the SITE definition for the LEF/OA library to avoid this message.
[04/24 15:13:15     23s] Type 'man IMPFP-3961' for more detail.
[04/24 15:13:15     23s] Start create_tracks
[04/24 15:13:15     23s] Loading preference file /users/micas/wjiang/WeijiePhd/Teaching/ALU_flow/DesignDataIn/dbs/cts.enc.dat/gui.pref.tcl ...
[04/24 15:13:15     23s] ##  Process: 45            (User Set)               
[04/24 15:13:15     23s] ##     Node: (not set)                           
[04/24 15:13:15     23s] 
##  Check design process and node:  
##  Design tech node is not set.

[04/24 15:13:15     23s] Applying the recommended capacitance filtering threshold values for 45nm process node: total_c_th=0, relative_c_th=1 and coupling_c_th=0.1.
[04/24 15:13:15     23s] 	These values will be used by all post-route extraction engines, including TQuantus, IQuantus and Quantus QRC extraction.
[04/24 15:13:15     23s] 	Capacitance filtering mode(-capFilterMode option of the setExtractRCMode) is 'relAndCoup' for all engines.
[04/24 15:13:15     23s] 	The accuracy mode for postRoute effortLevel low extraction will be set to 'high'.
[04/24 15:13:15     23s] 	Default value for EffortLevel(-effortLevel option of the setExtractRCMode) in postRoute extraction mode will be 'medium' if Quantus QRC technology file is specified else 'low'.
[04/24 15:13:15     23s] **WARN: (IMPOPT-3602):	The specified path group name tdgp_reg2reg_default is not defined.
[04/24 15:13:15     23s] Type 'man IMPOPT-3602' for more detail.
[04/24 15:13:15     23s] Effort level <high> specified for tdgp_reg2reg_default path_group
[04/24 15:13:15     23s] Slack adjustment of -0 applied on tdgp_reg2reg_default path_group
[04/24 15:13:15     23s] Slack adjustment of -0 applied on <default> path group
[04/24 15:13:15     23s] **WARN: (IMPOPT-3602):	The specified path group name reg2reg is not defined.
[04/24 15:13:15     23s] Type 'man IMPOPT-3602' for more detail.
[04/24 15:13:15     23s] Effort level <high> specified for reg2reg path_group
[04/24 15:13:15     23s] Slack adjustment of -0 applied on reg2reg path_group
[04/24 15:13:15     23s] **WARN: (IMPOPT-3602):	The specified path group name reg2cgate is not defined.
[04/24 15:13:15     23s] Type 'man IMPOPT-3602' for more detail.
[04/24 15:13:15     23s] Effort level <high> specified for reg2cgate path_group
[04/24 15:13:15     23s] Slack adjustment of -0 applied on reg2cgate path_group
[04/24 15:13:15     23s] #WARNING (NRIF-91) Option setNanoRouteMode -routeTopRoutingLayer is obsolete. It will continue to work for the current release. To ensure compatibility with future releases, use option setDesignMode -topRoutingLayer instead.
[04/24 15:13:15     23s] **WARN: (IMPPTN-867):	Found use of setPinAssignMode -maxLayer. This will continue to work in this release; however, it is recommended to use setDesignMode -topRoutingLayer instead.
[04/24 15:13:15     23s] **WARN: (IMPPSP-1003):	Found use of 'setRouteMode -earlyGlobalMaxRouteLayer'. This will continue to work in this release; however, it is recommended to use 'setDesignMode -topRoutingLayer' instead.
[04/24 15:13:15     23s] **WARN: (IMPPSP-1003):	Found use of 'setRouteMode -earlyGlobalMinRouteLayer'. This will continue to work in this release; however, it is recommended to use 'setDesignMode -bottomRoutingLayer' instead.
[04/24 15:13:15     23s] Change floorplan default-technical-site to 'CoreSite'.
[04/24 15:13:15     23s] Extraction setup Delayed 
[04/24 15:13:15     23s] *Info: initialize multi-corner CTS.
[04/24 15:13:15     23s] Ending "SetAnalysisView" (total cpu=0:00:00.1, real=0:00:00.0, peak res=1157.0M, current mem=892.7M)
[04/24 15:13:15     23s] Tech dependent Parameter, Build TLibAnalyzer for: cellAreaConsiderPadding
[04/24 15:13:15     23s] 
[04/24 15:13:15     23s] TimeStamp Creating Cell Server ...(0, 1, 1, 1) in restoreDesign Begin ...
[04/24 15:13:15     23s] SBFF Setting to complicate: SMDFFHQX8LVT complicate code: 30.1
[04/24 15:13:15     23s] SBFF Setting to complicate: SMDFFHQX4LVT complicate code: 30.1
[04/24 15:13:15     23s] SBFF Setting to complicate: SMDFFHQX2LVT complicate code: 30.1
[04/24 15:13:15     23s] SBFF Setting to complicate: SMDFFHQX1LVT complicate code: 30.1
[04/24 15:13:15     23s] SBFF Setting to complicate: SEDFFTRXLLVT complicate code: 30.05
[04/24 15:13:15     23s] SBFF Setting to complicate: SEDFFTRX4LVT complicate code: 30.05
[04/24 15:13:15     23s] SBFF Setting to complicate: SEDFFTRX2LVT complicate code: 30.05
[04/24 15:13:15     23s] SBFF Setting to complicate: SEDFFTRX1LVT complicate code: 30.05
[04/24 15:13:15     23s] SBFF Setting to complicate: SEDFFHQX8LVT complicate code: 30.05
[04/24 15:13:15     23s] SBFF Setting to complicate: SEDFFHQX4LVT complicate code: 30.05
[04/24 15:13:15     23s] SBFF Setting to complicate: SEDFFHQX2LVT complicate code: 30.05
[04/24 15:13:15     23s] SBFF Setting to complicate: SEDFFHQX1LVT complicate code: 30.05
[04/24 15:13:15     23s] SBFF Setting to complicate: EDFFTRXLLVT complicate code: 30.05
[04/24 15:13:15     23s] SBFF Setting to complicate: EDFFTRX4LVT complicate code: 30.05
[04/24 15:13:15     23s] SBFF Setting to complicate: EDFFTRX2LVT complicate code: 30.05
[04/24 15:13:15     23s] SBFF Setting to complicate: EDFFTRX1LVT complicate code: 30.05
[04/24 15:13:15     23s] SBFF Setting to complicate: SMDFFHQX8 complicate code: 30.1
[04/24 15:13:15     23s] SBFF Setting to complicate: SMDFFHQX4 complicate code: 30.1
[04/24 15:13:15     23s] SBFF Setting to complicate: SMDFFHQX2 complicate code: 30.1
[04/24 15:13:15     23s] SBFF Setting to complicate: SMDFFHQX1 complicate code: 30.1
[04/24 15:13:15     23s] SBFF Setting to complicate: SEDFFTRXL complicate code: 30.05
[04/24 15:13:15     23s] SBFF Setting to complicate: SEDFFTRX4 complicate code: 30.05
[04/24 15:13:15     23s] SBFF Setting to complicate: SEDFFTRX2 complicate code: 30.05
[04/24 15:13:15     23s] SBFF Setting to complicate: SEDFFTRX1 complicate code: 30.05
[04/24 15:13:15     23s] SBFF Setting to complicate: SEDFFHQX8 complicate code: 30.05
[04/24 15:13:15     23s] SBFF Setting to complicate: SEDFFHQX4 complicate code: 30.05
[04/24 15:13:15     23s] SBFF Setting to complicate: SEDFFHQX2 complicate code: 30.05
[04/24 15:13:15     23s] SBFF Setting to complicate: SEDFFHQX1 complicate code: 30.05
[04/24 15:13:15     23s] SBFF Setting to complicate: EDFFTRXL complicate code: 30.05
[04/24 15:13:15     23s] SBFF Setting to complicate: EDFFTRX4 complicate code: 30.05
[04/24 15:13:15     23s] SBFF Setting to complicate: EDFFTRX2 complicate code: 30.05
[04/24 15:13:15     23s] SBFF Setting to complicate: EDFFTRX1 complicate code: 30.05
[04/24 15:13:15     23s] Summary for sequential cells identification: 
[04/24 15:13:15     23s]   Identified SBFF number: 208
[04/24 15:13:15     23s]   Identified MBFF number: 0
[04/24 15:13:15     23s]   Identified SB Latch number: 0
[04/24 15:13:15     23s]   Identified MB Latch number: 0
[04/24 15:13:15     23s]   Not identified SBFF number: 32
[04/24 15:13:15     23s]   Not identified MBFF number: 0
[04/24 15:13:15     23s]   Not identified SB Latch number: 0
[04/24 15:13:15     23s]   Not identified MB Latch number: 0
[04/24 15:13:15     23s]   Number of sequential cells which are not FFs: 64
[04/24 15:13:15     23s] Total number of combinational cells: 636
[04/24 15:13:15     23s] Total number of sequential cells: 304
[04/24 15:13:15     23s] Total number of tristate cells: 20
[04/24 15:13:15     23s] Total number of level shifter cells: 0
[04/24 15:13:15     23s] Total number of power gating cells: 0
[04/24 15:13:15     23s] Total number of isolation cells: 0
[04/24 15:13:15     23s] Total number of power switch cells: 0
[04/24 15:13:15     23s] Total number of pulse generator cells: 0
[04/24 15:13:15     23s] Total number of always on buffers: 0
[04/24 15:13:15     23s] Total number of retention cells: 0
[04/24 15:13:15     23s] Total number of physical cells: 9
[04/24 15:13:15     23s] List of usable buffers: BUFX2 BUFX12 BUFX16 BUFX20 CLKBUFX2 BUFX3 BUFX4 BUFX6 BUFX8 CLKBUFX12 CLKBUFX16 CLKBUFX20 CLKBUFX3 CLKBUFX4 CLKBUFX6 CLKBUFX8 BUFX2LVT BUFX12LVT BUFX16LVT BUFX20LVT CLKBUFX2LVT BUFX3LVT BUFX4LVT BUFX6LVT BUFX8LVT CLKBUFX12LVT CLKBUFX16LVT CLKBUFX20LVT CLKBUFX3LVT CLKBUFX4LVT CLKBUFX6LVT CLKBUFX8LVT
[04/24 15:13:15     23s] Total number of usable buffers: 32
[04/24 15:13:15     23s] List of unusable buffers:
[04/24 15:13:15     23s] Total number of unusable buffers: 0
[04/24 15:13:15     23s] List of usable inverters: CLKINVX1 CLKINVX2 CLKINVX12 CLKINVX16 CLKINVX20 CLKINVX4 CLKINVX3 CLKINVX6 CLKINVX8 INVX1 INVX2 INVX12 INVX16 INVX20 INVX3 INVX4 INVX6 INVX8 INVXL CLKINVX1LVT CLKINVX2LVT CLKINVX12LVT CLKINVX16LVT CLKINVX20LVT CLKINVX4LVT CLKINVX3LVT CLKINVX6LVT CLKINVX8LVT INVX1LVT INVX2LVT INVX12LVT INVX16LVT INVX20LVT INVXLLVT INVX3LVT INVX4LVT INVX6LVT INVX8LVT
[04/24 15:13:15     23s] Total number of usable inverters: 38
[04/24 15:13:15     23s] List of unusable inverters:
[04/24 15:13:15     23s] Total number of unusable inverters: 0
[04/24 15:13:15     23s] List of identified usable delay cells: DLY1X1 DLY1X4 DLY2X1 DLY2X4 DLY3X1 DLY3X4 DLY4X1 DLY4X4 DLY1X1LVT DLY1X4LVT DLY2X1LVT DLY2X4LVT DLY3X1LVT DLY3X4LVT DLY4X1LVT DLY4X4LVT
[04/24 15:13:15     23s] Total number of identified usable delay cells: 16
[04/24 15:13:15     23s] List of identified unusable delay cells:
[04/24 15:13:15     23s] Total number of identified unusable delay cells: 0
[04/24 15:13:15     23s] 
[04/24 15:13:15     23s] TimeStamp Creating Cell Server ...(0, 1, 1, 1) in restoreDesign End ...
[04/24 15:13:15     23s] 
[04/24 15:13:15     23s] TimeStamp Deleting Cell Server Begin ...
[04/24 15:13:15     23s] 
[04/24 15:13:15     23s] TimeStamp Deleting Cell Server End ...
[04/24 15:13:16     23s] Ending "Cell type marking" (total cpu=0:00:00.0, real=0:00:01.0, peak res=1165.6M, current mem=1165.5M)
[04/24 15:13:16     23s] 
[04/24 15:13:16     23s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) in restoreDesign Begin ...
[04/24 15:13:16     23s] SBFF Setting to complicate: SMDFFHQX8LVT complicate code: 30.1
[04/24 15:13:16     23s] SBFF Setting to complicate: SMDFFHQX4LVT complicate code: 30.1
[04/24 15:13:16     23s] SBFF Setting to complicate: SMDFFHQX2LVT complicate code: 30.1
[04/24 15:13:16     23s] SBFF Setting to complicate: SMDFFHQX1LVT complicate code: 30.1
[04/24 15:13:16     23s] SBFF Setting to complicate: SEDFFTRXLLVT complicate code: 30.05
[04/24 15:13:16     23s] SBFF Setting to complicate: SEDFFTRX4LVT complicate code: 30.05
[04/24 15:13:16     23s] SBFF Setting to complicate: SEDFFTRX2LVT complicate code: 30.05
[04/24 15:13:16     23s] SBFF Setting to complicate: SEDFFTRX1LVT complicate code: 30.05
[04/24 15:13:16     23s] SBFF Setting to complicate: SEDFFHQX8LVT complicate code: 30.05
[04/24 15:13:16     23s] SBFF Setting to complicate: SEDFFHQX4LVT complicate code: 30.05
[04/24 15:13:16     23s] SBFF Setting to complicate: SEDFFHQX2LVT complicate code: 30.05
[04/24 15:13:16     23s] SBFF Setting to complicate: SEDFFHQX1LVT complicate code: 30.05
[04/24 15:13:16     23s] SBFF Setting to complicate: EDFFTRXLLVT complicate code: 30.05
[04/24 15:13:16     23s] SBFF Setting to complicate: EDFFTRX4LVT complicate code: 30.05
[04/24 15:13:16     23s] SBFF Setting to complicate: EDFFTRX2LVT complicate code: 30.05
[04/24 15:13:16     23s] SBFF Setting to complicate: EDFFTRX1LVT complicate code: 30.05
[04/24 15:13:16     23s] SBFF Setting to complicate: SMDFFHQX8 complicate code: 30.1
[04/24 15:13:16     23s] SBFF Setting to complicate: SMDFFHQX4 complicate code: 30.1
[04/24 15:13:16     23s] SBFF Setting to complicate: SMDFFHQX2 complicate code: 30.1
[04/24 15:13:16     23s] SBFF Setting to complicate: SMDFFHQX1 complicate code: 30.1
[04/24 15:13:16     23s] SBFF Setting to complicate: SEDFFTRXL complicate code: 30.05
[04/24 15:13:16     23s] SBFF Setting to complicate: SEDFFTRX4 complicate code: 30.05
[04/24 15:13:16     23s] SBFF Setting to complicate: SEDFFTRX2 complicate code: 30.05
[04/24 15:13:16     23s] SBFF Setting to complicate: SEDFFTRX1 complicate code: 30.05
[04/24 15:13:16     23s] SBFF Setting to complicate: SEDFFHQX8 complicate code: 30.05
[04/24 15:13:16     23s] SBFF Setting to complicate: SEDFFHQX4 complicate code: 30.05
[04/24 15:13:16     23s] SBFF Setting to complicate: SEDFFHQX2 complicate code: 30.05
[04/24 15:13:16     23s] SBFF Setting to complicate: SEDFFHQX1 complicate code: 30.05
[04/24 15:13:16     23s] SBFF Setting to complicate: EDFFTRXL complicate code: 30.05
[04/24 15:13:16     23s] SBFF Setting to complicate: EDFFTRX4 complicate code: 30.05
[04/24 15:13:16     23s] SBFF Setting to complicate: EDFFTRX2 complicate code: 30.05
[04/24 15:13:16     23s] SBFF Setting to complicate: EDFFTRX1 complicate code: 30.05
[04/24 15:13:16     23s] Summary for sequential cells identification: 
[04/24 15:13:16     23s]   Identified SBFF number: 208
[04/24 15:13:16     23s]   Identified MBFF number: 0
[04/24 15:13:16     23s]   Identified SB Latch number: 0
[04/24 15:13:16     23s]   Identified MB Latch number: 0
[04/24 15:13:16     23s]   Not identified SBFF number: 32
[04/24 15:13:16     23s]   Not identified MBFF number: 0
[04/24 15:13:16     23s]   Not identified SB Latch number: 0
[04/24 15:13:16     23s]   Not identified MB Latch number: 0
[04/24 15:13:16     23s]   Number of sequential cells which are not FFs: 64
[04/24 15:13:16     23s] 
[04/24 15:13:16     23s] Trim Metal Layers:
[04/24 15:13:16     23s]  Visiting view : AV_0100_wc_rc125_setup
[04/24 15:13:16     23s]    : PowerDomain = none : Weighted F : unweighted  = 24.50 (1.000) with rcCorner = 0
[04/24 15:13:16     23s]    : PowerDomain = none : Weighted F : unweighted  = 12.70 (1.000) with rcCorner = -1
[04/24 15:13:16     23s]  Visiting view : AV_0100_bc_rc0_hold
[04/24 15:13:16     23s]    : PowerDomain = none : Weighted F : unweighted  = 10.20 (1.000) with rcCorner = 1
[04/24 15:13:16     23s]    : PowerDomain = none : Weighted F : unweighted  = 4.60 (1.000) with rcCorner = -1
[04/24 15:13:16     23s] 
[04/24 15:13:16     23s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) in restoreDesign End ...
[04/24 15:13:16     23s] 
[04/24 15:13:16     23s] TimeStamp Deleting Cell Server Begin ...
[04/24 15:13:16     23s] 
[04/24 15:13:16     23s] TimeStamp Deleting Cell Server End ...
[04/24 15:13:16     23s] % Begin Load MMMC data post ... (date=04/24 15:13:16, mem=1166.1M)
[04/24 15:13:16     23s] % End Load MMMC data post ... (date=04/24 15:13:16, total cpu=0:00:00.0, real=0:00:00.0, peak res=1166.1M, current mem=1165.1M)
[04/24 15:13:16     23s] Reading floorplan file - /users/micas/wjiang/WeijiePhd/Teaching/ALU_flow/DesignDataIn/dbs/cts.enc.dat/sparc_exu_alu.fp.gz (mem = 1485.8M).
[04/24 15:13:16     23s] % Begin Load floorplan data ... (date=04/24 15:13:16, mem=1164.2M)
[04/24 15:13:16     23s] *info: reset 3059 existing net BottomPreferredLayer and AvoidDetour
[04/24 15:13:16     23s] Deleting old partition specification.
[04/24 15:13:16     23s] Set FPlanBox to (0 0 580000 528200)
[04/24 15:13:16     23s] **WARN: (IMPFP-3961):	The techSite 'CornerSite' has no related standard cells in the LEF/OA library. The calculations for this site type cannot be made unless standard cell models of this type exist in the LEF/OA library. Ignore this warning if the SITE is not used by the library. Alternatively, remove the SITE definition for the LEF/OA library to avoid this message.
[04/24 15:13:16     23s] Type 'man IMPFP-3961' for more detail.
[04/24 15:13:16     23s] **WARN: (IMPFP-3961):	The techSite 'IOSite' has no related standard cells in the LEF/OA library. The calculations for this site type cannot be made unless standard cell models of this type exist in the LEF/OA library. Ignore this warning if the SITE is not used by the library. Alternatively, remove the SITE definition for the LEF/OA library to avoid this message.
[04/24 15:13:16     23s] Type 'man IMPFP-3961' for more detail.
[04/24 15:13:16     23s] Start create_tracks
[04/24 15:13:16     23s] There are 1835 members in group TOP.
[04/24 15:13:16     23s]  ... processed partition successfully.
[04/24 15:13:16     23s] Reading binary special route file /users/micas/wjiang/WeijiePhd/Teaching/ALU_flow/DesignDataIn/dbs/cts.enc.dat/sparc_exu_alu.fp.spr.gz (Created by Innovus v21.17-s075_1 on Wed Apr 24 13:53:11 2024, version: 1)
[04/24 15:13:16     23s] Ending "Read special route file" (total cpu=0:00:00.0, real=0:00:00.0, peak res=1165.2M, current mem=1165.2M)
[04/24 15:13:16     23s] There are 6 nets with weight being set
[04/24 15:13:16     23s] There are 6 nets with bottomPreferredRoutingLayer being set
[04/24 15:13:16     23s] There are 6 nets with avoidDetour being set
[04/24 15:13:16     23s] Extracting standard cell pins and blockage ...... 
[04/24 15:13:16     24s] Pin and blockage extraction finished
[04/24 15:13:16     24s] % End Load floorplan data ... (date=04/24 15:13:16, total cpu=0:00:00.1, real=0:00:00.0, peak res=1167.5M, current mem=1167.4M)
[04/24 15:13:16     24s] Reading congestion map file /users/micas/wjiang/WeijiePhd/Teaching/ALU_flow/DesignDataIn/dbs/cts.enc.dat/sparc_exu_alu.route.congmap.gz ...
[04/24 15:13:16     24s] % Begin Load SymbolTable ... (date=04/24 15:13:16, mem=1167.6M)
[04/24 15:13:16     24s] Suppress "**WARN ..." messages.
[04/24 15:13:16     24s] routingBox: (0 0) (580000 528200)
[04/24 15:13:16     24s] coreBox:    (60000 60040) (520000 468160)
[04/24 15:13:16     24s] Un-suppress "**WARN ..." messages.
[04/24 15:13:16     24s] % End Load SymbolTable ... (date=04/24 15:13:16, total cpu=0:00:00.0, real=0:00:00.0, peak res=1168.5M, current mem=1168.5M)
[04/24 15:13:16     24s] Loading place ...
[04/24 15:13:16     24s] % Begin Load placement data ... (date=04/24 15:13:16, mem=1168.5M)
[04/24 15:13:16     24s] Reading placement file - /users/micas/wjiang/WeijiePhd/Teaching/ALU_flow/DesignDataIn/dbs/cts.enc.dat/sparc_exu_alu.place.gz.
[04/24 15:13:16     24s] ** Reading stdCellPlacement_binary (Created by Innovus v21.17-s075_1 on Wed Apr 24 13:53:11 2024, version# 2) ...
[04/24 15:13:16     24s] Read Views for adaptive view pruning ...
[04/24 15:13:16     24s] Read 0 views from Binary DB for adaptive view pruning
[04/24 15:13:16     24s] *** Completed restorePlace (cpu=0:00:00.0 real=0:00:00.0 mem=1490.8M) ***
[04/24 15:13:16     24s] Total net length = 8.750e+04 (6.336e+04 2.414e+04) (ext = 6.076e+04)
[04/24 15:13:16     24s] % End Load placement data ... (date=04/24 15:13:16, total cpu=0:00:00.0, real=0:00:00.0, peak res=1169.9M, current mem=1169.8M)
[04/24 15:13:17     24s] Reading PG file /users/micas/wjiang/WeijiePhd/Teaching/ALU_flow/DesignDataIn/dbs/cts.enc.dat/sparc_exu_alu.pg.gz, version#2, (Created by Innovus v21.17-s075_1 on       Wed Apr 24 13:53:11 2024)
[04/24 15:13:17     24s] *** Completed restorePGFile (cpu=0:00:00.0 real=0:00:01.0 mem=1487.8M) ***
[04/24 15:13:17     24s] Restoring CPF database ...
[04/24 15:13:17     24s] 
[04/24 15:13:17     24s] TimeStamp Creating Cell Server ...(0, 1, 1, 1) in restoreDesign Begin ...
[04/24 15:13:17     24s] SBFF Setting to complicate: SMDFFHQX8LVT complicate code: 30.1
[04/24 15:13:17     24s] SBFF Setting to complicate: SMDFFHQX4LVT complicate code: 30.1
[04/24 15:13:17     24s] SBFF Setting to complicate: SMDFFHQX2LVT complicate code: 30.1
[04/24 15:13:17     24s] SBFF Setting to complicate: SMDFFHQX1LVT complicate code: 30.1
[04/24 15:13:17     24s] SBFF Setting to complicate: SEDFFTRXLLVT complicate code: 30.05
[04/24 15:13:17     24s] SBFF Setting to complicate: SEDFFTRX4LVT complicate code: 30.05
[04/24 15:13:17     24s] SBFF Setting to complicate: SEDFFTRX2LVT complicate code: 30.05
[04/24 15:13:17     24s] SBFF Setting to complicate: SEDFFTRX1LVT complicate code: 30.05
[04/24 15:13:17     24s] SBFF Setting to complicate: SEDFFHQX8LVT complicate code: 30.05
[04/24 15:13:17     24s] SBFF Setting to complicate: SEDFFHQX4LVT complicate code: 30.05
[04/24 15:13:17     24s] SBFF Setting to complicate: SEDFFHQX2LVT complicate code: 30.05
[04/24 15:13:17     24s] SBFF Setting to complicate: SEDFFHQX1LVT complicate code: 30.05
[04/24 15:13:17     24s] SBFF Setting to complicate: EDFFTRXLLVT complicate code: 30.05
[04/24 15:13:17     24s] SBFF Setting to complicate: EDFFTRX4LVT complicate code: 30.05
[04/24 15:13:17     24s] SBFF Setting to complicate: EDFFTRX2LVT complicate code: 30.05
[04/24 15:13:17     24s] SBFF Setting to complicate: EDFFTRX1LVT complicate code: 30.05
[04/24 15:13:17     24s] SBFF Setting to complicate: SMDFFHQX8 complicate code: 30.1
[04/24 15:13:17     24s] SBFF Setting to complicate: SMDFFHQX4 complicate code: 30.1
[04/24 15:13:17     24s] SBFF Setting to complicate: SMDFFHQX2 complicate code: 30.1
[04/24 15:13:17     24s] SBFF Setting to complicate: SMDFFHQX1 complicate code: 30.1
[04/24 15:13:17     24s] SBFF Setting to complicate: SEDFFTRXL complicate code: 30.05
[04/24 15:13:17     24s] SBFF Setting to complicate: SEDFFTRX4 complicate code: 30.05
[04/24 15:13:17     24s] SBFF Setting to complicate: SEDFFTRX2 complicate code: 30.05
[04/24 15:13:17     24s] SBFF Setting to complicate: SEDFFTRX1 complicate code: 30.05
[04/24 15:13:17     24s] SBFF Setting to complicate: SEDFFHQX8 complicate code: 30.05
[04/24 15:13:17     24s] SBFF Setting to complicate: SEDFFHQX4 complicate code: 30.05
[04/24 15:13:17     24s] SBFF Setting to complicate: SEDFFHQX2 complicate code: 30.05
[04/24 15:13:17     24s] SBFF Setting to complicate: SEDFFHQX1 complicate code: 30.05
[04/24 15:13:17     24s] SBFF Setting to complicate: EDFFTRXL complicate code: 30.05
[04/24 15:13:17     24s] SBFF Setting to complicate: EDFFTRX4 complicate code: 30.05
[04/24 15:13:17     24s] SBFF Setting to complicate: EDFFTRX2 complicate code: 30.05
[04/24 15:13:17     24s] SBFF Setting to complicate: EDFFTRX1 complicate code: 30.05
[04/24 15:13:17     24s] Summary for sequential cells identification: 
[04/24 15:13:17     24s]   Identified SBFF number: 208
[04/24 15:13:17     24s]   Identified MBFF number: 0
[04/24 15:13:17     24s]   Identified SB Latch number: 0
[04/24 15:13:17     24s]   Identified MB Latch number: 0
[04/24 15:13:17     24s]   Not identified SBFF number: 32
[04/24 15:13:17     24s]   Not identified MBFF number: 0
[04/24 15:13:17     24s]   Not identified SB Latch number: 0
[04/24 15:13:17     24s]   Not identified MB Latch number: 0
[04/24 15:13:17     24s]   Number of sequential cells which are not FFs: 64
[04/24 15:13:17     24s] Total number of combinational cells: 636
[04/24 15:13:17     24s] Total number of sequential cells: 304
[04/24 15:13:17     24s] Total number of tristate cells: 20
[04/24 15:13:17     24s] Total number of level shifter cells: 0
[04/24 15:13:17     24s] Total number of power gating cells: 0
[04/24 15:13:17     24s] Total number of isolation cells: 0
[04/24 15:13:17     24s] Total number of power switch cells: 0
[04/24 15:13:17     24s] Total number of pulse generator cells: 0
[04/24 15:13:17     24s] Total number of always on buffers: 0
[04/24 15:13:17     24s] Total number of retention cells: 0
[04/24 15:13:17     24s] Total number of physical cells: 9
[04/24 15:13:17     24s] List of usable buffers: BUFX2 BUFX12 BUFX16 BUFX20 CLKBUFX2 BUFX3 BUFX4 BUFX6 BUFX8 CLKBUFX12 CLKBUFX16 CLKBUFX20 CLKBUFX3 CLKBUFX4 CLKBUFX6 CLKBUFX8 BUFX2LVT BUFX12LVT BUFX16LVT BUFX20LVT CLKBUFX2LVT BUFX3LVT BUFX4LVT BUFX6LVT BUFX8LVT CLKBUFX12LVT CLKBUFX16LVT CLKBUFX20LVT CLKBUFX3LVT CLKBUFX4LVT CLKBUFX6LVT CLKBUFX8LVT
[04/24 15:13:17     24s] Total number of usable buffers: 32
[04/24 15:13:17     24s] List of unusable buffers:
[04/24 15:13:17     24s] Total number of unusable buffers: 0
[04/24 15:13:17     24s] List of usable inverters: CLKINVX1 CLKINVX2 CLKINVX12 CLKINVX16 CLKINVX20 CLKINVX4 CLKINVX3 CLKINVX6 CLKINVX8 INVX1 INVX2 INVX12 INVX16 INVX20 INVX3 INVX4 INVX6 INVX8 INVXL CLKINVX1LVT CLKINVX2LVT CLKINVX12LVT CLKINVX16LVT CLKINVX20LVT CLKINVX4LVT CLKINVX3LVT CLKINVX6LVT CLKINVX8LVT INVX1LVT INVX2LVT INVX12LVT INVX16LVT INVX20LVT INVXLLVT INVX3LVT INVX4LVT INVX6LVT INVX8LVT
[04/24 15:13:17     24s] Total number of usable inverters: 38
[04/24 15:13:17     24s] List of unusable inverters:
[04/24 15:13:17     24s] Total number of unusable inverters: 0
[04/24 15:13:17     24s] List of identified usable delay cells: DLY1X1 DLY1X4 DLY2X1 DLY2X4 DLY3X1 DLY3X4 DLY4X1 DLY4X4 DLY1X1LVT DLY1X4LVT DLY2X1LVT DLY2X4LVT DLY3X1LVT DLY3X4LVT DLY4X1LVT DLY4X4LVT
[04/24 15:13:17     24s] Total number of identified usable delay cells: 16
[04/24 15:13:17     24s] List of identified unusable delay cells:
[04/24 15:13:17     24s] Total number of identified unusable delay cells: 0
[04/24 15:13:17     24s] 
[04/24 15:13:17     24s] TimeStamp Creating Cell Server ...(0, 1, 1, 1) in restoreDesign End ...
[04/24 15:13:17     24s] 
[04/24 15:13:17     24s] TimeStamp Deleting Cell Server Begin ...
[04/24 15:13:17     24s] 
[04/24 15:13:17     24s] TimeStamp Deleting Cell Server End ...
[04/24 15:13:17     24s] Ending "Cell type marking" (total cpu=0:00:00.0, real=0:00:00.0, peak res=1250.2M, current mem=1181.1M)
[04/24 15:13:17     24s] 
[04/24 15:13:17     24s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) in restoreDesign Begin ...
[04/24 15:13:17     24s] SBFF Setting to complicate: SMDFFHQX8LVT complicate code: 30.1
[04/24 15:13:17     24s] SBFF Setting to complicate: SMDFFHQX4LVT complicate code: 30.1
[04/24 15:13:17     24s] SBFF Setting to complicate: SMDFFHQX2LVT complicate code: 30.1
[04/24 15:13:17     24s] SBFF Setting to complicate: SMDFFHQX1LVT complicate code: 30.1
[04/24 15:13:17     24s] SBFF Setting to complicate: SEDFFTRXLLVT complicate code: 30.05
[04/24 15:13:17     24s] SBFF Setting to complicate: SEDFFTRX4LVT complicate code: 30.05
[04/24 15:13:17     24s] SBFF Setting to complicate: SEDFFTRX2LVT complicate code: 30.05
[04/24 15:13:17     24s] SBFF Setting to complicate: SEDFFTRX1LVT complicate code: 30.05
[04/24 15:13:17     24s] SBFF Setting to complicate: SEDFFHQX8LVT complicate code: 30.05
[04/24 15:13:17     24s] SBFF Setting to complicate: SEDFFHQX4LVT complicate code: 30.05
[04/24 15:13:17     24s] SBFF Setting to complicate: SEDFFHQX2LVT complicate code: 30.05
[04/24 15:13:17     24s] SBFF Setting to complicate: SEDFFHQX1LVT complicate code: 30.05
[04/24 15:13:17     24s] SBFF Setting to complicate: EDFFTRXLLVT complicate code: 30.05
[04/24 15:13:17     24s] SBFF Setting to complicate: EDFFTRX4LVT complicate code: 30.05
[04/24 15:13:17     24s] SBFF Setting to complicate: EDFFTRX2LVT complicate code: 30.05
[04/24 15:13:17     24s] SBFF Setting to complicate: EDFFTRX1LVT complicate code: 30.05
[04/24 15:13:17     24s] SBFF Setting to complicate: SMDFFHQX8 complicate code: 30.1
[04/24 15:13:17     24s] SBFF Setting to complicate: SMDFFHQX4 complicate code: 30.1
[04/24 15:13:17     24s] SBFF Setting to complicate: SMDFFHQX2 complicate code: 30.1
[04/24 15:13:17     24s] SBFF Setting to complicate: SMDFFHQX1 complicate code: 30.1
[04/24 15:13:17     24s] SBFF Setting to complicate: SEDFFTRXL complicate code: 30.05
[04/24 15:13:17     24s] SBFF Setting to complicate: SEDFFTRX4 complicate code: 30.05
[04/24 15:13:17     24s] SBFF Setting to complicate: SEDFFTRX2 complicate code: 30.05
[04/24 15:13:17     24s] SBFF Setting to complicate: SEDFFTRX1 complicate code: 30.05
[04/24 15:13:17     24s] SBFF Setting to complicate: SEDFFHQX8 complicate code: 30.05
[04/24 15:13:17     24s] SBFF Setting to complicate: SEDFFHQX4 complicate code: 30.05
[04/24 15:13:17     24s] SBFF Setting to complicate: SEDFFHQX2 complicate code: 30.05
[04/24 15:13:17     24s] SBFF Setting to complicate: SEDFFHQX1 complicate code: 30.05
[04/24 15:13:17     24s] SBFF Setting to complicate: EDFFTRXL complicate code: 30.05
[04/24 15:13:17     24s] SBFF Setting to complicate: EDFFTRX4 complicate code: 30.05
[04/24 15:13:17     24s] SBFF Setting to complicate: EDFFTRX2 complicate code: 30.05
[04/24 15:13:17     24s] SBFF Setting to complicate: EDFFTRX1 complicate code: 30.05
[04/24 15:13:17     24s] Summary for sequential cells identification: 
[04/24 15:13:17     24s]   Identified SBFF number: 208
[04/24 15:13:17     24s]   Identified MBFF number: 0
[04/24 15:13:17     24s]   Identified SB Latch number: 0
[04/24 15:13:17     24s]   Identified MB Latch number: 0
[04/24 15:13:17     24s]   Not identified SBFF number: 32
[04/24 15:13:17     24s]   Not identified MBFF number: 0
[04/24 15:13:17     24s]   Not identified SB Latch number: 0
[04/24 15:13:17     24s]   Not identified MB Latch number: 0
[04/24 15:13:17     24s]   Number of sequential cells which are not FFs: 64
[04/24 15:13:17     24s]  Visiting view : AV_0100_wc_rc125_setup
[04/24 15:13:17     24s]    : PowerDomain = TOP : Weighted F : unweighted  = 24.50 (1.000) with rcCorner = 0
[04/24 15:13:17     24s]    : PowerDomain = TOP : Weighted F : unweighted  = 12.70 (1.000) with rcCorner = -1
[04/24 15:13:17     24s]  Visiting view : AV_0100_bc_rc0_hold
[04/24 15:13:17     24s]    : PowerDomain = TOP : Weighted F : unweighted  = 10.20 (1.000) with rcCorner = 1
[04/24 15:13:17     24s]    : PowerDomain = TOP : Weighted F : unweighted  = 4.60 (1.000) with rcCorner = -1
[04/24 15:13:17     24s] 
[04/24 15:13:17     24s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) in restoreDesign End ...
[04/24 15:13:17     24s] 
[04/24 15:13:17     24s] TimeStamp Deleting Cell Server Begin ...
[04/24 15:13:17     24s] 
[04/24 15:13:17     24s] TimeStamp Deleting Cell Server End ...
[04/24 15:13:17     24s] Verifying CPF level_shifter rules ...
[04/24 15:13:17     24s] Verifying CPF isolation rules ...
[04/24 15:13:17     24s] No isolation cell in libraries.
[04/24 15:13:17     24s] No level shifter cell in libraries.
[04/24 15:13:17     24s] restoreCpf: cpu=0:00:00.20 real=0:00:00.00
[04/24 15:13:17     24s] % Begin Load routing data ... (date=04/24 15:13:17, mem=1184.1M)
[04/24 15:13:17     24s] Reading routing file - /users/micas/wjiang/WeijiePhd/Teaching/ALU_flow/DesignDataIn/dbs/cts.enc.dat/sparc_exu_alu.route.gz.
[04/24 15:13:17     24s] Reading Innovus routing data (Created by Innovus v21.17-s075_1 on Wed Apr 24 13:53:11 2024 Format: 20.1) ...
[04/24 15:13:17     24s] *** Total 2687 nets are successfully restored.
[04/24 15:13:17     24s] *** Completed restoreRoute (cpu=0:00:00.0 real=0:00:00.0 mem=1544.3M) ***
[04/24 15:13:17     24s] % End Load routing data ... (date=04/24 15:13:17, total cpu=0:00:00.1, real=0:00:00.0, peak res=1186.4M, current mem=1186.4M)
[04/24 15:13:17     24s] TAT_INFO: restoreCongMap REAL = 0 : CPU = 0 : MEM = 0.
[04/24 15:13:17     24s] Reading property file /users/micas/wjiang/WeijiePhd/Teaching/ALU_flow/DesignDataIn/dbs/cts.enc.dat/sparc_exu_alu.prop
[04/24 15:13:17     24s] *** Completed restoreProperty (cpu=0:00:00.0 real=0:00:00.0 mem=1547.3M) ***
[04/24 15:13:18     24s] Reading dirtyarea snapshot file /users/micas/wjiang/WeijiePhd/Teaching/ALU_flow/DesignDataIn/dbs/cts.enc.dat/sparc_exu_alu.db.da.gz (Create by Innovus v21.17-s075_1 on Wed Apr 24 13:53:12 2024, version: 4).
[04/24 15:13:18     24s] Set Default Input Pin Transition as 0.1 ps.
[04/24 15:13:18     25s] Loading preRoute extraction data from directory '/users/micas/wjiang/WeijiePhd/Teaching/ALU_flow/DesignDataIn/dbs/cts.enc.dat/extraction/' ...
[04/24 15:13:18     25s] Restore PreRoute RC Grid meta data successful.
[04/24 15:13:18     25s] Extraction setup Started 
[04/24 15:13:18     25s] 
[04/24 15:13:18     25s] Trim Metal Layers:
[04/24 15:13:18     25s] Initializing multi-corner RC extraction with 2 active RC Corners ...
[04/24 15:13:18     25s] Captable file(s) not specified in multi-corner setup. PreRoute extraction will use technology file. For postRoute extraction, default value for effort level would be 'medium' and effort level 'low' would not be allowed.
[04/24 15:13:18     25s] __QRC_SADV_USE_LE__ is set 0
[04/24 15:13:19     25s] Metal Layer Id 1 is Metal1 
[04/24 15:13:19     25s] Metal Layer Id 2 is Metal2 
[04/24 15:13:19     25s] Metal Layer Id 3 is Metal3 
[04/24 15:13:19     25s] Metal Layer Id 4 is Metal4 
[04/24 15:13:19     25s] Metal Layer Id 5 is Metal5 
[04/24 15:13:19     25s] Metal Layer Id 6 is Metal6 
[04/24 15:13:19     25s] Metal Layer Id 7 is Metal7 
[04/24 15:13:19     25s] Metal Layer Id 8 is Metal8 
[04/24 15:13:19     25s] Metal Layer Id 9 is Metal9 
[04/24 15:13:19     25s] Metal Layer Id 10 is Metal10 
[04/24 15:13:19     25s] Metal Layer Id 11 is Metal11 
[04/24 15:13:19     25s] Via Layer Id 33 is Cont 
[04/24 15:13:19     25s] Via Layer Id 34 is Via1 
[04/24 15:13:19     25s] Via Layer Id 35 is Via2 
[04/24 15:13:19     25s] Via Layer Id 36 is Via3 
[04/24 15:13:19     25s] Via Layer Id 37 is Via4 
[04/24 15:13:19     25s] Via Layer Id 38 is Via5 
[04/24 15:13:19     25s] Via Layer Id 39 is Via6 
[04/24 15:13:19     25s] Via Layer Id 40 is Via7 
[04/24 15:13:19     25s] Via Layer Id 41 is Via8 
[04/24 15:13:19     25s] Via Layer Id 42 is Via9 
[04/24 15:13:19     25s] Via Layer Id 43 is Via10 
[04/24 15:13:19     25s] Via Layer Id 44 is Bondpad 
[04/24 15:13:19     25s] 
[04/24 15:13:19     25s] Trim Metal Layers:
[04/24 15:13:19     25s] Generating auto layer map file.
[04/24 15:13:19     25s]  lef metal Layer Id 1 mapped to tech Id 6 of Layer metal1_conn 
[04/24 15:13:19     25s]  lef via Layer Id 1 mapped to tech Id 7 of Layer via1 
[04/24 15:13:19     25s]  lef metal Layer Id 2 mapped to tech Id 8 of Layer metal2_conn 
[04/24 15:13:19     25s]  lef via Layer Id 2 mapped to tech Id 9 of Layer via2 
[04/24 15:13:19     25s]  lef metal Layer Id 3 mapped to tech Id 10 of Layer metal3_conn 
[04/24 15:13:19     25s]  lef via Layer Id 3 mapped to tech Id 11 of Layer via3 
[04/24 15:13:19     25s]  lef metal Layer Id 4 mapped to tech Id 12 of Layer metal4_conn 
[04/24 15:13:19     25s]  lef via Layer Id 4 mapped to tech Id 13 of Layer via4 
[04/24 15:13:19     25s]  lef metal Layer Id 5 mapped to tech Id 14 of Layer metal5_conn 
[04/24 15:13:19     25s]  lef via Layer Id 5 mapped to tech Id 15 of Layer via5 
[04/24 15:13:19     25s]  lef metal Layer Id 6 mapped to tech Id 16 of Layer metal6_conn 
[04/24 15:13:19     25s]  lef via Layer Id 6 mapped to tech Id 17 of Layer via6 
[04/24 15:13:19     25s]  lef metal Layer Id 7 mapped to tech Id 18 of Layer metal7_conn 
[04/24 15:13:19     25s]  lef via Layer Id 7 mapped to tech Id 19 of Layer via7 
[04/24 15:13:19     25s]  lef metal Layer Id 8 mapped to tech Id 20 of Layer metal8_conn 
[04/24 15:13:19     25s]  lef via Layer Id 8 mapped to tech Id 21 of Layer via8 
[04/24 15:13:19     25s]  lef metal Layer Id 9 mapped to tech Id 22 of Layer metal9_conn 
[04/24 15:13:19     25s]  lef via Layer Id 9 mapped to tech Id 23 of Layer via9 
[04/24 15:13:19     25s]  lef metal Layer Id 10 mapped to tech Id 24 of Layer metal10_conn 
[04/24 15:13:19     25s]  lef via Layer Id 10 mapped to tech Id 25 of Layer via10_nocap 
[04/24 15:13:19     25s]  lef metal Layer Id 11 mapped to tech Id 27 of Layer metal11_conn 
[04/24 15:13:19     25s] Metal Layer Id 1 mapped to 6 
[04/24 15:13:19     25s] Via Layer Id 1 mapped to 7 
[04/24 15:13:19     25s] Metal Layer Id 2 mapped to 8 
[04/24 15:13:19     25s] Via Layer Id 2 mapped to 9 
[04/24 15:13:19     25s] Metal Layer Id 3 mapped to 10 
[04/24 15:13:19     25s] Via Layer Id 3 mapped to 11 
[04/24 15:13:19     25s] Metal Layer Id 4 mapped to 12 
[04/24 15:13:19     25s] Via Layer Id 4 mapped to 13 
[04/24 15:13:19     25s] Metal Layer Id 5 mapped to 14 
[04/24 15:13:19     25s] Via Layer Id 5 mapped to 15 
[04/24 15:13:19     25s] Metal Layer Id 6 mapped to 16 
[04/24 15:13:19     25s] Via Layer Id 6 mapped to 17 
[04/24 15:13:19     25s] Metal Layer Id 7 mapped to 18 
[04/24 15:13:19     25s] Via Layer Id 7 mapped to 19 
[04/24 15:13:19     25s] Metal Layer Id 8 mapped to 20 
[04/24 15:13:19     25s] Via Layer Id 8 mapped to 21 
[04/24 15:13:19     25s] Metal Layer Id 9 mapped to 22 
[04/24 15:13:19     25s] Via Layer Id 9 mapped to 23 
[04/24 15:13:19     25s] Metal Layer Id 10 mapped to 24 
[04/24 15:13:19     25s] Via Layer Id 10 mapped to 25 
[04/24 15:13:19     25s] Metal Layer Id 11 mapped to 27 
[04/24 15:13:19     26s] eee: pegPreRouteEnableSaveRestoreRCPatterns:1, retVal:1, doesAnyTechFileNeedExtraction1
[04/24 15:13:19     26s] eee: Reading patterns meta data.
[04/24 15:13:19     26s] Restore PreRoute Pattern Extraction data failed due to mismatch in NDR width count.
[04/24 15:13:19     26s] eee: PatternAvail:0, PreRoutePatternReadFailed:1
[04/24 15:13:19     26s] Restore PreRoute Pattern Extraction data failed.
[04/24 15:13:19     26s] Importing multi-corner technology file(s) for preRoute extraction...
[04/24 15:13:19     26s] /users/micas/wjiang/WeijiePhd/Teaching/ALU_flow/DesignDataIn/dbs/cts.enc.dat/libs/mmmc/rc0/qrcTechFile
[04/24 15:13:20     26s] Metal Layer Id 1 is Metal1 
[04/24 15:13:20     26s] Metal Layer Id 2 is Metal2 
[04/24 15:13:20     26s] Metal Layer Id 3 is Metal3 
[04/24 15:13:20     26s] Metal Layer Id 4 is Metal4 
[04/24 15:13:20     26s] Metal Layer Id 5 is Metal5 
[04/24 15:13:20     26s] Metal Layer Id 6 is Metal6 
[04/24 15:13:20     26s] Metal Layer Id 7 is Metal7 
[04/24 15:13:20     26s] Metal Layer Id 8 is Metal8 
[04/24 15:13:20     26s] Metal Layer Id 9 is Metal9 
[04/24 15:13:20     26s] Metal Layer Id 10 is Metal10 
[04/24 15:13:20     26s] Metal Layer Id 11 is Metal11 
[04/24 15:13:20     26s] Via Layer Id 33 is Cont 
[04/24 15:13:20     26s] Via Layer Id 34 is Via1 
[04/24 15:13:20     26s] Via Layer Id 35 is Via2 
[04/24 15:13:20     26s] Via Layer Id 36 is Via3 
[04/24 15:13:20     26s] Via Layer Id 37 is Via4 
[04/24 15:13:20     26s] Via Layer Id 38 is Via5 
[04/24 15:13:20     26s] Via Layer Id 39 is Via6 
[04/24 15:13:20     26s] Via Layer Id 40 is Via7 
[04/24 15:13:20     26s] Via Layer Id 41 is Via8 
[04/24 15:13:20     26s] Via Layer Id 42 is Via9 
[04/24 15:13:20     26s] Via Layer Id 43 is Via10 
[04/24 15:13:20     26s] Via Layer Id 44 is Bondpad 
[04/24 15:13:20     26s] 
[04/24 15:13:20     26s] Trim Metal Layers:
[04/24 15:13:20     26s] Generating auto layer map file.
[04/24 15:13:20     26s]  lef metal Layer Id 1 mapped to tech Id 6 of Layer metal1_conn 
[04/24 15:13:20     26s]  lef via Layer Id 1 mapped to tech Id 7 of Layer via1 
[04/24 15:13:20     26s]  lef metal Layer Id 2 mapped to tech Id 8 of Layer metal2_conn 
[04/24 15:13:20     26s]  lef via Layer Id 2 mapped to tech Id 9 of Layer via2 
[04/24 15:13:20     26s]  lef metal Layer Id 3 mapped to tech Id 10 of Layer metal3_conn 
[04/24 15:13:20     26s]  lef via Layer Id 3 mapped to tech Id 11 of Layer via3 
[04/24 15:13:20     26s]  lef metal Layer Id 4 mapped to tech Id 12 of Layer metal4_conn 
[04/24 15:13:20     26s]  lef via Layer Id 4 mapped to tech Id 13 of Layer via4 
[04/24 15:13:20     26s]  lef metal Layer Id 5 mapped to tech Id 14 of Layer metal5_conn 
[04/24 15:13:20     26s]  lef via Layer Id 5 mapped to tech Id 15 of Layer via5 
[04/24 15:13:20     26s]  lef metal Layer Id 6 mapped to tech Id 16 of Layer metal6_conn 
[04/24 15:13:20     26s]  lef via Layer Id 6 mapped to tech Id 17 of Layer via6 
[04/24 15:13:20     26s]  lef metal Layer Id 7 mapped to tech Id 18 of Layer metal7_conn 
[04/24 15:13:20     26s]  lef via Layer Id 7 mapped to tech Id 19 of Layer via7 
[04/24 15:13:20     26s]  lef metal Layer Id 8 mapped to tech Id 20 of Layer metal8_conn 
[04/24 15:13:20     26s]  lef via Layer Id 8 mapped to tech Id 21 of Layer via8 
[04/24 15:13:20     26s]  lef metal Layer Id 9 mapped to tech Id 22 of Layer metal9_conn 
[04/24 15:13:20     26s]  lef via Layer Id 9 mapped to tech Id 23 of Layer via9 
[04/24 15:13:20     26s]  lef metal Layer Id 10 mapped to tech Id 24 of Layer metal10_conn 
[04/24 15:13:20     26s]  lef via Layer Id 10 mapped to tech Id 25 of Layer via10_nocap 
[04/24 15:13:20     26s]  lef metal Layer Id 11 mapped to tech Id 27 of Layer metal11_conn 
[04/24 15:13:20     26s] Metal Layer Id 1 mapped to 6 
[04/24 15:13:20     26s] Via Layer Id 1 mapped to 7 
[04/24 15:13:20     26s] Metal Layer Id 2 mapped to 8 
[04/24 15:13:20     26s] Via Layer Id 2 mapped to 9 
[04/24 15:13:20     26s] Metal Layer Id 3 mapped to 10 
[04/24 15:13:20     26s] Via Layer Id 3 mapped to 11 
[04/24 15:13:20     26s] Metal Layer Id 4 mapped to 12 
[04/24 15:13:20     26s] Via Layer Id 4 mapped to 13 
[04/24 15:13:20     26s] Metal Layer Id 5 mapped to 14 
[04/24 15:13:20     26s] Via Layer Id 5 mapped to 15 
[04/24 15:13:20     26s] Metal Layer Id 6 mapped to 16 
[04/24 15:13:20     26s] Via Layer Id 6 mapped to 17 
[04/24 15:13:20     26s] Metal Layer Id 7 mapped to 18 
[04/24 15:13:20     26s] Via Layer Id 7 mapped to 19 
[04/24 15:13:20     26s] Metal Layer Id 8 mapped to 20 
[04/24 15:13:20     26s] Via Layer Id 8 mapped to 21 
[04/24 15:13:20     26s] Metal Layer Id 9 mapped to 22 
[04/24 15:13:20     26s] Via Layer Id 9 mapped to 23 
[04/24 15:13:20     26s] Metal Layer Id 10 mapped to 24 
[04/24 15:13:20     26s] Via Layer Id 10 mapped to 25 
[04/24 15:13:20     26s] Metal Layer Id 11 mapped to 27 
[04/24 15:13:23     29s] Completed (cpu: 0:00:04.7 real: 0:00:05.0)
[04/24 15:13:23     29s] Set Shrink Factor to 1.00000
[04/24 15:13:23     29s] Summary of Active RC-Corners : 
[04/24 15:13:23     29s]  
[04/24 15:13:23     29s]  Analysis View: AV_0100_wc_rc125_setup
[04/24 15:13:23     29s]     RC-Corner Name        : rc125
[04/24 15:13:23     29s]     RC-Corner Index       : 0
[04/24 15:13:23     29s]     RC-Corner Temperature : 125 Celsius
[04/24 15:13:23     29s]     RC-Corner Cap Table   : ''
[04/24 15:13:23     29s]     RC-Corner PreRoute Res Factor         : 1
[04/24 15:13:23     29s]     RC-Corner PreRoute Cap Factor         : 1
[04/24 15:13:23     29s]     RC-Corner PostRoute Res Factor        : 1 {1 1 1}
[04/24 15:13:23     29s]     RC-Corner PostRoute Cap Factor        : 1 {1 1 1}
[04/24 15:13:23     29s]     RC-Corner PostRoute XCap Factor       : 1 {1 1 1}
[04/24 15:13:23     29s]     RC-Corner PreRoute Clock Res Factor   : 1	[Derived from postRoute_res (effortLevel low)]
[04/24 15:13:23     29s]     RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from postRoute_cap (effortLevel low)]
[04/24 15:13:23     29s]     RC-Corner PostRoute Clock Cap Factor  : 1 {1 1 1} 	[Derived from postRoute_cap (effortLevel low)]
[04/24 15:13:23     29s]     RC-Corner PostRoute Clock Res Factor  : 1 {1 1 1} 	[Derived from postRoute_res (effortLevel low)]
[04/24 15:13:23     29s]     RC-Corner PostRoute Clock coupling capacitance Factor : 1 {1 1 1} 
[04/24 15:13:23     29s]     RC-Corner Technology file: '/users/micas/wjiang/WeijiePhd/Teaching/ALU_flow/DesignDataIn/dbs/cts.enc.dat/libs/mmmc/rc0/qrcTechFile'
[04/24 15:13:23     29s]  
[04/24 15:13:23     29s]  Analysis View: AV_0100_bc_rc0_hold
[04/24 15:13:23     29s]     RC-Corner Name        : rc0
[04/24 15:13:23     29s]     RC-Corner Index       : 1
[04/24 15:13:23     29s]     RC-Corner Temperature : 0 Celsius
[04/24 15:13:23     29s]     RC-Corner Cap Table   : ''
[04/24 15:13:23     29s]     RC-Corner PreRoute Res Factor         : 1
[04/24 15:13:23     29s]     RC-Corner PreRoute Cap Factor         : 1
[04/24 15:13:23     29s]     RC-Corner PostRoute Res Factor        : 1 {1 1 1}
[04/24 15:13:23     29s]     RC-Corner PostRoute Cap Factor        : 1 {1 1 1}
[04/24 15:13:23     29s]     RC-Corner PostRoute XCap Factor       : 1 {1 1 1}
[04/24 15:13:23     29s]     RC-Corner PreRoute Clock Res Factor   : 1	[Derived from postRoute_res (effortLevel low)]
[04/24 15:13:23     29s]     RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from postRoute_cap (effortLevel low)]
[04/24 15:13:23     29s]     RC-Corner PostRoute Clock Cap Factor  : 1 {1 1 1} 	[Derived from postRoute_cap (effortLevel low)]
[04/24 15:13:23     29s]     RC-Corner PostRoute Clock Res Factor  : 1 {1 1 1} 	[Derived from postRoute_res (effortLevel low)]
[04/24 15:13:23     29s]     RC-Corner PostRoute Clock coupling capacitance Factor : 1 {1 1 1} 
[04/24 15:13:23     29s]     RC-Corner Technology file: '/users/micas/wjiang/WeijiePhd/Teaching/ALU_flow/DesignDataIn/dbs/cts.enc.dat/libs/mmmc/rc0/qrcTechFile'
[04/24 15:13:23     29s] Technology file '/users/micas/wjiang/WeijiePhd/Teaching/ALU_flow/DesignDataIn/dbs/cts.enc.dat/libs/mmmc/rc0/qrcTechFile' associated with first view 'AV_0100_wc_rc125_setup' will be used as the primary corner for the multi-corner extraction.
[04/24 15:13:23     29s] 
[04/24 15:13:23     29s] Trim Metal Layers:
[04/24 15:13:23     29s] LayerId::1 widthSet size::1
[04/24 15:13:23     29s] LayerId::2 widthSet size::1
[04/24 15:13:23     29s] LayerId::3 widthSet size::1
[04/24 15:13:23     29s] LayerId::4 widthSet size::1
[04/24 15:13:23     29s] LayerId::5 widthSet size::1
[04/24 15:13:23     29s] LayerId::6 widthSet size::1
[04/24 15:13:23     29s] LayerId::7 widthSet size::1
[04/24 15:13:23     29s] LayerId::8 widthSet size::1
[04/24 15:13:23     29s] LayerId::9 widthSet size::1
[04/24 15:13:23     29s] LayerId::10 widthSet size::1
[04/24 15:13:23     29s] LayerId::11 widthSet size::1
[04/24 15:13:23     29s] Checksum of RCGrid density data read::(132 132) passed::1
[04/24 15:13:23     29s] Restore PreRoute RC Grid data successful.
[04/24 15:13:23     29s] Restored RC grid for preRoute extraction.
[04/24 15:13:23     29s] eee: pegSigSF::1.070000
[04/24 15:13:23     29s] Initializing multi-corner resistance tables ...
[04/24 15:13:23     29s] ReadRoutingBlockageFactor status::1
[04/24 15:13:23     29s] Restore PreRoute Blockage data successful.
[04/24 15:13:23     29s] eee: Reading Grid unit RC.
[04/24 15:13:24     29s] pesRestorePreRouteExtractionData::readRCGridUnitRC called for corner::rc125
[04/24 15:13:24     29s] RCCorner in design data Name::rc125 Tech::/users/micas/wjiang/WeijiePhd/Teaching/ALU_flow/DesignDataIn/dbs/cts.enc.dat/libs/mmmc/rc0/qrcTechFile 125.000000 1.000000 1.000000 
[04/24 15:13:24     29s] RCCorner in saved data Name::rc125 Tech::/users/micas/wjiang/WeijiePhd/Teaching/ALU_flow/DesignDataIn/dbs/place.enc.dat/libs/mmmc/rc0/qrcTechFile 125.000000 1.000000 1.000000 
[04/24 15:13:24     29s] Unit RC read checksum: 13464, count: 13464, status: 1
[04/24 15:13:24     29s] pesRestorePreRouteExtractionData::readRCGridUnitRC called for corner::rc0
[04/24 15:13:24     29s] RCCorner in design data Name::rc0 Tech::/users/micas/wjiang/WeijiePhd/Teaching/ALU_flow/DesignDataIn/dbs/cts.enc.dat/libs/mmmc/rc0/qrcTechFile 0.000000 1.000000 1.000000 
[04/24 15:13:24     29s] RCCorner in saved data Name::rc125 Tech::/users/micas/wjiang/WeijiePhd/Teaching/ALU_flow/DesignDataIn/dbs/place.enc.dat/libs/mmmc/rc0/qrcTechFile 125.000000 1.000000 1.000000 
[04/24 15:13:24     29s] RCCorner in design data Name::rc0 Tech::/users/micas/wjiang/WeijiePhd/Teaching/ALU_flow/DesignDataIn/dbs/cts.enc.dat/libs/mmmc/rc0/qrcTechFile 0.000000 1.000000 1.000000 
[04/24 15:13:24     29s] RCCorner in saved data Name::rc0 Tech::/users/micas/wjiang/WeijiePhd/Teaching/ALU_flow/DesignDataIn/dbs/place.enc.dat/libs/mmmc/rc0/qrcTechFile 0.000000 1.000000 1.000000 
[04/24 15:13:24     29s] Unit RC read checksum: 13464, count: 13464, status: 1
[04/24 15:13:24     29s] Number of RC corner to be extracted::0
[04/24 15:13:24     29s] eee: l::1 avDens::0.095287 usedTrk::1895.259176 availTrk::19890.000000 sigTrk::1895.259176
[04/24 15:13:24     29s] eee: l::2 avDens::0.115555 usedTrk::1076.911174 availTrk::9319.500000 sigTrk::1076.911174
[04/24 15:13:24     29s] eee: l::3 avDens::0.272608 usedTrk::3876.487243 availTrk::14220.000000 sigTrk::3876.487243
[04/24 15:13:24     29s] eee: l::4 avDens::0.067752 usedTrk::596.661986 availTrk::8806.500000 sigTrk::596.661986
[04/24 15:13:24     29s] eee: l::5 avDens::0.020341 usedTrk::461.328948 availTrk::22680.000000 sigTrk::461.328948
[04/24 15:13:24     29s] eee: l::6 avDens::0.029913 usedTrk::690.548245 availTrk::23085.000000 sigTrk::690.548245
[04/24 15:13:24     29s] eee: l::7 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[04/24 15:13:24     29s] eee: l::8 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[04/24 15:13:24     29s] eee: l::9 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[04/24 15:13:24     29s] eee: l::10 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[04/24 15:13:24     29s] eee: l::11 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[04/24 15:13:24     29s] {RT rc125 0 4 4 0}
[04/24 15:13:24     29s] eee: LAM: n=40 LLS=2-3 HLS=3-5 rDens=0.224801 uaWl=1.000000 uaWlH=0.102015 aWlH=0.000000 lMod=0 pMax=0.834600 pMod=82 wcR=0.327600 newSi=0.001600 wHLS=0.819000 siPrev=0 viaL=0.000000 crit=0.000000 shortMod=0.000000 fMod=0.000000 
[04/24 15:13:24     29s] Default value for postRoute extraction mode's effortLevel (-effortLevel option of setExtractRCMode) changed to 'medium'.
[04/24 15:13:24     29s] Restore PreRoute all RC Grid data successful.Start generating vias ..
[04/24 15:13:24     29s] #create default rule from bind_ndr_rule rule=0x7f597d562950 0x7f594fa52568
[04/24 15:13:24     30s] ### import design signature (1): route=1 fixed_route=1 flt_obj=0 vio=1905142130 swire=1 shield_wire=1 net_attr=1 dirty_area=0 del_dirty_area=0 cell=0 placement=0 pin_access=1 inst_pattern=1 via=610195162 routing_via=1
[04/24 15:13:24     30s] #Skip building auto via since it is not turned on.
[04/24 15:13:24     30s] Extracting standard cell pins and blockage ...... 
[04/24 15:13:24     30s] Pin and blockage extraction finished
[04/24 15:13:24     30s] Via generation completed.
[04/24 15:13:24     30s] % Begin Load power constraints ... (date=04/24 15:13:24, mem=1252.3M)
[04/24 15:13:24     30s] % End Load power constraints ... (date=04/24 15:13:24, total cpu=0:00:00.0, real=0:00:00.0, peak res=1258.8M, current mem=1258.8M)
[04/24 15:13:24     30s] % Begin load AAE data ... (date=04/24 15:13:24, mem=1277.9M)
[04/24 15:13:25     30s] AAE DB initialization (MEM=1642.41 CPU=0:00:00.0 REAL=0:00:00.0) 
[04/24 15:13:25     30s] % End load AAE data ... (date=04/24 15:13:25, total cpu=0:00:00.6, real=0:00:01.0, peak res=1283.4M, current mem=1283.4M)
[04/24 15:13:25     30s] Restoring CCOpt config...
[04/24 15:13:25     30s] 
[04/24 15:13:25     30s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) in restoreDesign Begin ...
[04/24 15:13:25     30s] SBFF Setting to complicate: SMDFFHQX8LVT complicate code: 30.1
[04/24 15:13:25     30s] SBFF Setting to complicate: SMDFFHQX4LVT complicate code: 30.1
[04/24 15:13:25     30s] SBFF Setting to complicate: SMDFFHQX2LVT complicate code: 30.1
[04/24 15:13:25     30s] SBFF Setting to complicate: SMDFFHQX1LVT complicate code: 30.1
[04/24 15:13:25     30s] SBFF Setting to complicate: SEDFFTRXLLVT complicate code: 30.05
[04/24 15:13:25     30s] SBFF Setting to complicate: SEDFFTRX4LVT complicate code: 30.05
[04/24 15:13:25     30s] SBFF Setting to complicate: SEDFFTRX2LVT complicate code: 30.05
[04/24 15:13:25     30s] SBFF Setting to complicate: SEDFFTRX1LVT complicate code: 30.05
[04/24 15:13:25     30s] SBFF Setting to complicate: SEDFFHQX8LVT complicate code: 30.05
[04/24 15:13:25     30s] SBFF Setting to complicate: SEDFFHQX4LVT complicate code: 30.05
[04/24 15:13:25     30s] SBFF Setting to complicate: SEDFFHQX2LVT complicate code: 30.05
[04/24 15:13:25     30s] SBFF Setting to complicate: SEDFFHQX1LVT complicate code: 30.05
[04/24 15:13:25     30s] SBFF Setting to complicate: EDFFTRXLLVT complicate code: 30.05
[04/24 15:13:25     30s] SBFF Setting to complicate: EDFFTRX4LVT complicate code: 30.05
[04/24 15:13:25     30s] SBFF Setting to complicate: EDFFTRX2LVT complicate code: 30.05
[04/24 15:13:25     30s] SBFF Setting to complicate: EDFFTRX1LVT complicate code: 30.05
[04/24 15:13:25     30s] SBFF Setting to complicate: SMDFFHQX8 complicate code: 30.1
[04/24 15:13:25     30s] SBFF Setting to complicate: SMDFFHQX4 complicate code: 30.1
[04/24 15:13:25     30s] SBFF Setting to complicate: SMDFFHQX2 complicate code: 30.1
[04/24 15:13:25     30s] SBFF Setting to complicate: SMDFFHQX1 complicate code: 30.1
[04/24 15:13:25     30s] SBFF Setting to complicate: SEDFFTRXL complicate code: 30.05
[04/24 15:13:25     30s] SBFF Setting to complicate: SEDFFTRX4 complicate code: 30.05
[04/24 15:13:25     30s] SBFF Setting to complicate: SEDFFTRX2 complicate code: 30.05
[04/24 15:13:25     30s] SBFF Setting to complicate: SEDFFTRX1 complicate code: 30.05
[04/24 15:13:25     30s] SBFF Setting to complicate: SEDFFHQX8 complicate code: 30.05
[04/24 15:13:25     30s] SBFF Setting to complicate: SEDFFHQX4 complicate code: 30.05
[04/24 15:13:25     30s] SBFF Setting to complicate: SEDFFHQX2 complicate code: 30.05
[04/24 15:13:25     30s] SBFF Setting to complicate: SEDFFHQX1 complicate code: 30.05
[04/24 15:13:25     30s] SBFF Setting to complicate: EDFFTRXL complicate code: 30.05
[04/24 15:13:25     30s] SBFF Setting to complicate: EDFFTRX4 complicate code: 30.05
[04/24 15:13:25     30s] SBFF Setting to complicate: EDFFTRX2 complicate code: 30.05
[04/24 15:13:25     30s] SBFF Setting to complicate: EDFFTRX1 complicate code: 30.05
[04/24 15:13:25     30s] Summary for sequential cells identification: 
[04/24 15:13:25     30s]   Identified SBFF number: 208
[04/24 15:13:25     30s]   Identified MBFF number: 0
[04/24 15:13:25     30s]   Identified SB Latch number: 0
[04/24 15:13:25     30s]   Identified MB Latch number: 0
[04/24 15:13:25     30s]   Not identified SBFF number: 32
[04/24 15:13:25     30s]   Not identified MBFF number: 0
[04/24 15:13:25     30s]   Not identified SB Latch number: 0
[04/24 15:13:25     30s]   Not identified MB Latch number: 0
[04/24 15:13:25     30s]   Number of sequential cells which are not FFs: 64
[04/24 15:13:25     30s]  Visiting view : AV_0100_wc_rc125_setup
[04/24 15:13:25     30s]    : PowerDomain = TOP : Weighted F : unweighted  = 25.60 (1.000) with rcCorner = 0
[04/24 15:13:25     30s]    : PowerDomain = TOP : Weighted F : unweighted  = 12.70 (1.000) with rcCorner = -1
[04/24 15:13:25     30s]  Visiting view : AV_0100_bc_rc0_hold
[04/24 15:13:25     30s]    : PowerDomain = TOP : Weighted F : unweighted  = 11.60 (1.000) with rcCorner = 1
[04/24 15:13:25     30s]    : PowerDomain = TOP : Weighted F : unweighted  = 5.10 (1.000) with rcCorner = -1
[04/24 15:13:25     30s] 
[04/24 15:13:25     30s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) in restoreDesign End ...
[04/24 15:13:25     30s]   Extracting original clock gating for RCLK...
[04/24 15:13:25     30s]     clock_tree RCLK contains 192 sinks and 1 clock gates.
[04/24 15:13:25     30s]   Extracting original clock gating for RCLK done.
[04/24 15:13:25     30s]   The skew group RCLK/0100_mode was created. It contains 192 sinks and 1 sources.
[04/24 15:13:25     30s]   The skew group RCLK/0100_mode was created. It contains 192 sinks and 1 sources.
[04/24 15:13:25     30s] Restoring CCOpt config done.
[04/24 15:13:25     30s] 
[04/24 15:13:25     30s] TimeStamp Deleting Cell Server Begin ...
[04/24 15:13:25     30s] 
[04/24 15:13:25     30s] TimeStamp Deleting Cell Server End ...
[04/24 15:13:25     30s] 
[04/24 15:13:25     30s] TimeStamp Creating Cell Server ...(0, 1, 1, 1) in restoreDesign Begin ...
[04/24 15:13:25     30s] SBFF Setting to complicate: SMDFFHQX8LVT complicate code: 30.1
[04/24 15:13:25     30s] SBFF Setting to complicate: SMDFFHQX4LVT complicate code: 30.1
[04/24 15:13:25     30s] SBFF Setting to complicate: SMDFFHQX2LVT complicate code: 30.1
[04/24 15:13:25     30s] SBFF Setting to complicate: SMDFFHQX1LVT complicate code: 30.1
[04/24 15:13:25     30s] SBFF Setting to complicate: SEDFFTRXLLVT complicate code: 30.05
[04/24 15:13:25     30s] SBFF Setting to complicate: SEDFFTRX4LVT complicate code: 30.05
[04/24 15:13:25     30s] SBFF Setting to complicate: SEDFFTRX2LVT complicate code: 30.05
[04/24 15:13:25     30s] SBFF Setting to complicate: SEDFFTRX1LVT complicate code: 30.05
[04/24 15:13:25     30s] SBFF Setting to complicate: SEDFFHQX8LVT complicate code: 30.05
[04/24 15:13:25     30s] SBFF Setting to complicate: SEDFFHQX4LVT complicate code: 30.05
[04/24 15:13:25     30s] SBFF Setting to complicate: SEDFFHQX2LVT complicate code: 30.05
[04/24 15:13:25     30s] SBFF Setting to complicate: SEDFFHQX1LVT complicate code: 30.05
[04/24 15:13:25     30s] SBFF Setting to complicate: EDFFTRXLLVT complicate code: 30.05
[04/24 15:13:25     30s] SBFF Setting to complicate: EDFFTRX4LVT complicate code: 30.05
[04/24 15:13:25     30s] SBFF Setting to complicate: EDFFTRX2LVT complicate code: 30.05
[04/24 15:13:25     30s] SBFF Setting to complicate: EDFFTRX1LVT complicate code: 30.05
[04/24 15:13:25     30s] SBFF Setting to complicate: SMDFFHQX8 complicate code: 30.1
[04/24 15:13:25     30s] SBFF Setting to complicate: SMDFFHQX4 complicate code: 30.1
[04/24 15:13:25     30s] SBFF Setting to complicate: SMDFFHQX2 complicate code: 30.1
[04/24 15:13:25     30s] SBFF Setting to complicate: SMDFFHQX1 complicate code: 30.1
[04/24 15:13:25     30s] SBFF Setting to complicate: SEDFFTRXL complicate code: 30.05
[04/24 15:13:25     30s] SBFF Setting to complicate: SEDFFTRX4 complicate code: 30.05
[04/24 15:13:25     30s] SBFF Setting to complicate: SEDFFTRX2 complicate code: 30.05
[04/24 15:13:25     30s] SBFF Setting to complicate: SEDFFTRX1 complicate code: 30.05
[04/24 15:13:25     30s] SBFF Setting to complicate: SEDFFHQX8 complicate code: 30.05
[04/24 15:13:25     30s] SBFF Setting to complicate: SEDFFHQX4 complicate code: 30.05
[04/24 15:13:25     30s] SBFF Setting to complicate: SEDFFHQX2 complicate code: 30.05
[04/24 15:13:25     30s] SBFF Setting to complicate: SEDFFHQX1 complicate code: 30.05
[04/24 15:13:25     30s] SBFF Setting to complicate: EDFFTRXL complicate code: 30.05
[04/24 15:13:25     30s] SBFF Setting to complicate: EDFFTRX4 complicate code: 30.05
[04/24 15:13:25     30s] SBFF Setting to complicate: EDFFTRX2 complicate code: 30.05
[04/24 15:13:25     30s] SBFF Setting to complicate: EDFFTRX1 complicate code: 30.05
[04/24 15:13:25     30s] Summary for sequential cells identification: 
[04/24 15:13:25     30s]   Identified SBFF number: 208
[04/24 15:13:25     30s]   Identified MBFF number: 0
[04/24 15:13:25     30s]   Identified SB Latch number: 0
[04/24 15:13:25     30s]   Identified MB Latch number: 0
[04/24 15:13:25     30s]   Not identified SBFF number: 32
[04/24 15:13:25     30s]   Not identified MBFF number: 0
[04/24 15:13:25     30s]   Not identified SB Latch number: 0
[04/24 15:13:25     30s]   Not identified MB Latch number: 0
[04/24 15:13:25     30s]   Number of sequential cells which are not FFs: 64
[04/24 15:13:25     30s] Total number of combinational cells: 636
[04/24 15:13:25     30s] Total number of sequential cells: 304
[04/24 15:13:25     30s] Total number of tristate cells: 20
[04/24 15:13:25     30s] Total number of level shifter cells: 0
[04/24 15:13:25     30s] Total number of power gating cells: 0
[04/24 15:13:25     30s] Total number of isolation cells: 0
[04/24 15:13:25     30s] Total number of power switch cells: 0
[04/24 15:13:25     30s] Total number of pulse generator cells: 0
[04/24 15:13:25     30s] Total number of always on buffers: 0
[04/24 15:13:25     30s] Total number of retention cells: 0
[04/24 15:13:25     30s] Total number of physical cells: 9
[04/24 15:13:25     30s] List of usable buffers: BUFX2 BUFX12 BUFX16 BUFX20 CLKBUFX2 BUFX3 BUFX4 BUFX6 BUFX8 CLKBUFX12 CLKBUFX16 CLKBUFX20 CLKBUFX3 CLKBUFX4 CLKBUFX6 CLKBUFX8 BUFX2LVT BUFX12LVT BUFX16LVT BUFX20LVT CLKBUFX2LVT BUFX3LVT BUFX4LVT BUFX6LVT BUFX8LVT CLKBUFX12LVT CLKBUFX16LVT CLKBUFX20LVT CLKBUFX3LVT CLKBUFX4LVT CLKBUFX6LVT CLKBUFX8LVT
[04/24 15:13:25     30s] Total number of usable buffers: 32
[04/24 15:13:25     30s] List of unusable buffers:
[04/24 15:13:25     30s] Total number of unusable buffers: 0
[04/24 15:13:25     30s] List of usable inverters: CLKINVX1 CLKINVX2 CLKINVX12 CLKINVX16 CLKINVX20 CLKINVX4 CLKINVX3 CLKINVX6 CLKINVX8 INVX1 INVX2 INVX12 INVX16 INVX20 INVX3 INVX4 INVX6 INVX8 INVXL CLKINVX1LVT CLKINVX2LVT CLKINVX12LVT CLKINVX16LVT CLKINVX20LVT CLKINVX4LVT CLKINVX3LVT CLKINVX6LVT CLKINVX8LVT INVX1LVT INVX2LVT INVX12LVT INVX16LVT INVX20LVT INVXLLVT INVX3LVT INVX4LVT INVX6LVT INVX8LVT
[04/24 15:13:25     30s] Total number of usable inverters: 38
[04/24 15:13:25     30s] List of unusable inverters:
[04/24 15:13:25     30s] Total number of unusable inverters: 0
[04/24 15:13:25     30s] List of identified usable delay cells: DLY1X1 DLY1X4 DLY2X1 DLY2X4 DLY3X1 DLY3X4 DLY4X1 DLY4X4 DLY1X1LVT DLY1X4LVT DLY2X1LVT DLY2X4LVT DLY3X1LVT DLY3X4LVT DLY4X1LVT DLY4X4LVT
[04/24 15:13:25     30s] Total number of identified usable delay cells: 16
[04/24 15:13:25     30s] List of identified unusable delay cells:
[04/24 15:13:25     30s] Total number of identified unusable delay cells: 0
[04/24 15:13:25     30s] 
[04/24 15:13:25     30s] TimeStamp Creating Cell Server ...(0, 1, 1, 1) in restoreDesign End ...
[04/24 15:13:25     30s] 
[04/24 15:13:25     30s] TimeStamp Deleting Cell Server Begin ...
[04/24 15:13:25     30s] 
[04/24 15:13:25     30s] TimeStamp Deleting Cell Server End ...
[04/24 15:13:25     30s] **WARN: (IMPCTE-107):	The following globals have been obsoleted since version . They will be removed in the next release. 
[04/24 15:13:25     30s] timing_enable_separate_device_slew_effect_sensitivities
[04/24 15:13:25     30s] #% End load design ... (date=04/24 15:13:25, total cpu=0:00:11.3, real=0:00:14.0, peak res=1400.7M, current mem=1286.8M)
[04/24 15:13:25     30s] 
[04/24 15:13:25     30s] *** Summary of all messages that are not suppressed in this session:
[04/24 15:13:25     30s] Severity  ID               Count  Summary                                  
[04/24 15:13:25     30s] WARNING   IMPFP-3961           4  The techSite '%s' has no related standar...
[04/24 15:13:25     30s] WARNING   IMPPTN-867           1  Found use of %s. This will continue to w...
[04/24 15:13:25     30s] WARNING   IMPSYT-4001          1  init_cpf_file '%s' specified along with ...
[04/24 15:13:25     30s] WARNING   IMPOPT-3602          3  The specified path group name %s is not ...
[04/24 15:13:25     30s] WARNING   NRIF-91              1  Option setNanoRouteMode -routeTopRouting...
[04/24 15:13:25     30s] WARNING   IMPCTE-107           1  The following globals have been obsolete...
[04/24 15:13:25     30s] WARNING   IMPPSP-1003          2  Found use of '%s'. This will continue to...
[04/24 15:13:25     30s] WARNING   TECHLIB-302         42  No function defined for cell '%s'. The c...
[04/24 15:13:25     30s] WARNING   TECHLIB-459          2  Appending library '%s' to the previously...
[04/24 15:13:25     30s] *** Message Summary: 57 warning(s), 0 error(s)
[04/24 15:13:25     30s] 
[04/24 15:13:25     30s] <CMD> set_analysis_view -setup { AV_0100_wc_rc125_setup} -hold {AV_0100_bc_rc0_hold}
[04/24 15:13:25     30s] **WARN: (IMPCTE-104):	The constraint mode of this inactive view 'AV_0100_wc_rc125_hold' has been modified and may need to be reanalyzed to ensure proper timing results. To reanalyze timing for this view make the view active using 'set_analysis_view' and run timing analysis.
[04/24 15:13:25     30s] Type 'man IMPCTE-104' for more detail.
[04/24 15:13:26     31s] Extraction setup Started 
[04/24 15:13:26     31s] 
[04/24 15:13:26     31s] Trim Metal Layers:
[04/24 15:13:26     31s] Initializing multi-corner RC extraction with 2 active RC Corners ...
[04/24 15:13:26     31s] Captable file(s) not specified in multi-corner setup. PreRoute extraction will use technology file. For postRoute extraction, default value for effort level would be 'medium' and effort level 'low' would not be allowed.
[04/24 15:13:26     31s] __QRC_SADV_USE_LE__ is set 0
[04/24 15:13:26     31s] eee: pegPreRouteEnableSaveRestoreRCPatterns:1, retVal:1, doesAnyTechFileNeedExtraction0
[04/24 15:13:26     31s] eee: PatternAvail:0, PreRoutePatternReadFailed:0
[04/24 15:13:26     31s] Restore PreRoute Pattern Extraction data successful.
[04/24 15:13:26     31s] Completed (cpu: 0:00:00.0 real: 0:00:00.0)
[04/24 15:13:26     31s] Set Shrink Factor to 1.00000
[04/24 15:13:26     31s] Summary of Active RC-Corners : 
[04/24 15:13:26     31s]  
[04/24 15:13:26     31s]  Analysis View: AV_0100_wc_rc125_setup
[04/24 15:13:26     31s]     RC-Corner Name        : rc125
[04/24 15:13:26     31s]     RC-Corner Index       : 0
[04/24 15:13:26     31s]     RC-Corner Temperature : 125 Celsius
[04/24 15:13:26     31s]     RC-Corner Cap Table   : ''
[04/24 15:13:26     31s]     RC-Corner PreRoute Res Factor         : 1
[04/24 15:13:26     31s]     RC-Corner PreRoute Cap Factor         : 1
[04/24 15:13:26     31s]     RC-Corner PostRoute Res Factor        : 1 {1 1 1}
[04/24 15:13:26     31s]     RC-Corner PostRoute Cap Factor        : 1 {1 1 1}
[04/24 15:13:26     31s]     RC-Corner PostRoute XCap Factor       : 1 {1 1 1}
[04/24 15:13:26     31s]     RC-Corner PreRoute Clock Res Factor   : 1	[Derived from postRoute_res (effortLevel low)]
[04/24 15:13:26     31s]     RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from postRoute_cap (effortLevel low)]
[04/24 15:13:26     31s]     RC-Corner PostRoute Clock Cap Factor  : 1 {1 1 1} 	[Derived from postRoute_cap (effortLevel low)]
[04/24 15:13:26     31s]     RC-Corner PostRoute Clock Res Factor  : 1 {1 1 1} 	[Derived from postRoute_res (effortLevel low)]
[04/24 15:13:26     31s]     RC-Corner PostRoute Clock coupling capacitance Factor : 1 {1 1 1} 
[04/24 15:13:26     31s]     RC-Corner Technology file: '/users/micas/wjiang/WeijiePhd/Teaching/ALU_flow/DesignDataIn/dbs/cts.enc.dat/libs/mmmc/rc0/qrcTechFile'
[04/24 15:13:26     31s]  
[04/24 15:13:26     31s]  Analysis View: AV_0100_bc_rc0_hold
[04/24 15:13:26     31s]     RC-Corner Name        : rc0
[04/24 15:13:26     31s]     RC-Corner Index       : 1
[04/24 15:13:26     31s]     RC-Corner Temperature : 0 Celsius
[04/24 15:13:26     31s]     RC-Corner Cap Table   : ''
[04/24 15:13:26     31s]     RC-Corner PreRoute Res Factor         : 1
[04/24 15:13:26     31s]     RC-Corner PreRoute Cap Factor         : 1
[04/24 15:13:26     31s]     RC-Corner PostRoute Res Factor        : 1 {1 1 1}
[04/24 15:13:26     31s]     RC-Corner PostRoute Cap Factor        : 1 {1 1 1}
[04/24 15:13:26     31s]     RC-Corner PostRoute XCap Factor       : 1 {1 1 1}
[04/24 15:13:26     31s]     RC-Corner PreRoute Clock Res Factor   : 1	[Derived from postRoute_res (effortLevel low)]
[04/24 15:13:26     31s]     RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from postRoute_cap (effortLevel low)]
[04/24 15:13:26     31s]     RC-Corner PostRoute Clock Cap Factor  : 1 {1 1 1} 	[Derived from postRoute_cap (effortLevel low)]
[04/24 15:13:26     31s]     RC-Corner PostRoute Clock Res Factor  : 1 {1 1 1} 	[Derived from postRoute_res (effortLevel low)]
[04/24 15:13:26     31s]     RC-Corner PostRoute Clock coupling capacitance Factor : 1 {1 1 1} 
[04/24 15:13:26     31s]     RC-Corner Technology file: '/users/micas/wjiang/WeijiePhd/Teaching/ALU_flow/DesignDataIn/dbs/cts.enc.dat/libs/mmmc/rc0/qrcTechFile'
[04/24 15:13:26     31s] Technology file '/users/micas/wjiang/WeijiePhd/Teaching/ALU_flow/DesignDataIn/dbs/cts.enc.dat/libs/mmmc/rc0/qrcTechFile' associated with first view 'AV_0100_wc_rc125_setup' will be used as the primary corner for the multi-corner extraction.
[04/24 15:13:26     31s] 
[04/24 15:13:26     31s] Trim Metal Layers:
[04/24 15:13:26     31s] LayerId::1 widthSet size::1
[04/24 15:13:26     31s] LayerId::2 widthSet size::1
[04/24 15:13:26     31s] LayerId::3 widthSet size::1
[04/24 15:13:26     31s] LayerId::4 widthSet size::1
[04/24 15:13:26     31s] LayerId::5 widthSet size::1
[04/24 15:13:26     31s] LayerId::6 widthSet size::1
[04/24 15:13:26     31s] LayerId::7 widthSet size::1
[04/24 15:13:26     31s] LayerId::8 widthSet size::1
[04/24 15:13:26     31s] LayerId::9 widthSet size::1
[04/24 15:13:26     31s] LayerId::10 widthSet size::1
[04/24 15:13:26     31s] LayerId::11 widthSet size::1
[04/24 15:13:26     31s] Updating RC grid for preRoute extraction ...
[04/24 15:13:26     31s] eee: pegSigSF::1.070000
[04/24 15:13:26     31s] Initializing multi-corner resistance tables ...
[04/24 15:13:26     31s] eee: l::1 avDens::0.095287 usedTrk::1895.259176 availTrk::19890.000000 sigTrk::1895.259176
[04/24 15:13:26     31s] eee: l::2 avDens::0.115555 usedTrk::1076.911174 availTrk::9319.500000 sigTrk::1076.911174
[04/24 15:13:26     31s] eee: l::3 avDens::0.272608 usedTrk::3876.487243 availTrk::14220.000000 sigTrk::3876.487243
[04/24 15:13:26     31s] eee: l::4 avDens::0.067752 usedTrk::596.661986 availTrk::8806.500000 sigTrk::596.661986
[04/24 15:13:26     31s] eee: l::5 avDens::0.020341 usedTrk::461.328948 availTrk::22680.000000 sigTrk::461.328948
[04/24 15:13:26     31s] eee: l::6 avDens::0.029913 usedTrk::690.548245 availTrk::23085.000000 sigTrk::690.548245
[04/24 15:13:26     31s] eee: l::7 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[04/24 15:13:26     31s] eee: l::8 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[04/24 15:13:26     31s] eee: l::9 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[04/24 15:13:26     31s] eee: l::10 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[04/24 15:13:26     31s] eee: l::11 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[04/24 15:13:26     31s] {RT rc125 0 4 4 0}
[04/24 15:13:26     31s] eee: LAM: n=40 LLS=2-3 HLS=3-5 rDens=0.224801 uaWl=1.000000 uaWlH=0.102015 aWlH=0.000000 lMod=0 pMax=0.834600 pMod=82 wcR=0.327600 newSi=0.001600 wHLS=0.819000 siPrev=0 viaL=0.000000 crit=0.000000 shortMod=0.000000 fMod=0.000000 
[04/24 15:13:26     31s] Ending "SetAnalysisView" (total cpu=0:00:00.1, real=0:00:00.0, peak res=1286.8M, current mem=1018.7M)
[04/24 15:13:26     31s] Reading timing constraints file '/tmp/innovus_temp_218477_centauri.esat.kuleuven.be_wjiang_UZuYw9/.mmmcchaHe6/modes/0100_mode/0100_mode.sdc' ...
[04/24 15:13:26     31s] Current (total cpu=0:00:31.6, real=0:00:38.0, peak res=1400.7M, current mem=1295.6M)
[04/24 15:13:26     31s] INFO (CTE): Constraints read successfully.
[04/24 15:13:26     31s] Ending "Constraint file reading stats" (total cpu=0:00:00.1, real=0:00:00.0, peak res=1308.1M, current mem=1308.1M)
[04/24 15:13:26     31s] Current (total cpu=0:00:31.6, real=0:00:38.0, peak res=1400.7M, current mem=1308.1M)
[04/24 15:13:26     31s] Reading latency file '/tmp/innovus_temp_218477_centauri.esat.kuleuven.be_wjiang_UZuYw9/.mmmcchaHe6/views/AV_0100_wc_rc125_setup/latency.sdc' ...
[04/24 15:13:26     31s] Reading latency file '/tmp/innovus_temp_218477_centauri.esat.kuleuven.be_wjiang_UZuYw9/.mmmcchaHe6/views/AV_0100_bc_rc0_hold/latency.sdc' ...
[04/24 15:13:26     31s] Current (total cpu=0:00:31.7, real=0:00:38.0, peak res=1400.7M, current mem=1308.1M)
[04/24 15:13:26     31s] INFO (CTE): Constraints read successfully.
[04/24 15:13:26     31s] Ending "Constraint file reading stats" (total cpu=0:00:00.0, real=0:00:00.0, peak res=1309.9M, current mem=1309.9M)
[04/24 15:13:26     31s] Current (total cpu=0:00:31.7, real=0:00:38.0, peak res=1400.7M, current mem=1309.9M)
[04/24 15:13:26     31s] Current (total cpu=0:00:31.7, real=0:00:38.0, peak res=1400.7M, current mem=1309.9M)
[04/24 15:13:26     31s] INFO (CTE): Constraints read successfully.
[04/24 15:13:26     31s] Ending "Constraint file reading stats" (total cpu=0:00:00.0, real=0:00:00.0, peak res=1311.7M, current mem=1311.7M)
[04/24 15:13:26     31s] Current (total cpu=0:00:31.8, real=0:00:38.0, peak res=1400.7M, current mem=1311.7M)
[04/24 15:13:26     31s] Tech dependent Parameter, Build TLibAnalyzer for: cellAreaConsiderPadding
[04/24 15:13:26     31s] 
[04/24 15:13:26     31s] TimeStamp Creating Cell Server ...(0, 1, 1, 1) Begin ...
[04/24 15:13:26     31s] SBFF Setting to complicate: SMDFFHQX8LVT complicate code: 30.1
[04/24 15:13:26     31s] SBFF Setting to complicate: SMDFFHQX4LVT complicate code: 30.1
[04/24 15:13:26     31s] SBFF Setting to complicate: SMDFFHQX2LVT complicate code: 30.1
[04/24 15:13:26     31s] SBFF Setting to complicate: SMDFFHQX1LVT complicate code: 30.1
[04/24 15:13:26     31s] SBFF Setting to complicate: SEDFFTRXLLVT complicate code: 30.05
[04/24 15:13:26     31s] SBFF Setting to complicate: SEDFFTRX4LVT complicate code: 30.05
[04/24 15:13:26     31s] SBFF Setting to complicate: SEDFFTRX2LVT complicate code: 30.05
[04/24 15:13:26     31s] SBFF Setting to complicate: SEDFFTRX1LVT complicate code: 30.05
[04/24 15:13:26     31s] SBFF Setting to complicate: SEDFFHQX8LVT complicate code: 30.05
[04/24 15:13:26     31s] SBFF Setting to complicate: SEDFFHQX4LVT complicate code: 30.05
[04/24 15:13:26     31s] SBFF Setting to complicate: SEDFFHQX2LVT complicate code: 30.05
[04/24 15:13:26     31s] SBFF Setting to complicate: SEDFFHQX1LVT complicate code: 30.05
[04/24 15:13:26     31s] SBFF Setting to complicate: EDFFTRXLLVT complicate code: 30.05
[04/24 15:13:26     31s] SBFF Setting to complicate: EDFFTRX4LVT complicate code: 30.05
[04/24 15:13:26     31s] SBFF Setting to complicate: EDFFTRX2LVT complicate code: 30.05
[04/24 15:13:26     31s] SBFF Setting to complicate: EDFFTRX1LVT complicate code: 30.05
[04/24 15:13:26     31s] SBFF Setting to complicate: SMDFFHQX8 complicate code: 30.1
[04/24 15:13:26     31s] SBFF Setting to complicate: SMDFFHQX4 complicate code: 30.1
[04/24 15:13:26     31s] SBFF Setting to complicate: SMDFFHQX2 complicate code: 30.1
[04/24 15:13:26     31s] SBFF Setting to complicate: SMDFFHQX1 complicate code: 30.1
[04/24 15:13:26     31s] SBFF Setting to complicate: SEDFFTRXL complicate code: 30.05
[04/24 15:13:26     31s] SBFF Setting to complicate: SEDFFTRX4 complicate code: 30.05
[04/24 15:13:26     31s] SBFF Setting to complicate: SEDFFTRX2 complicate code: 30.05
[04/24 15:13:26     31s] SBFF Setting to complicate: SEDFFTRX1 complicate code: 30.05
[04/24 15:13:26     31s] SBFF Setting to complicate: SEDFFHQX8 complicate code: 30.05
[04/24 15:13:26     31s] SBFF Setting to complicate: SEDFFHQX4 complicate code: 30.05
[04/24 15:13:26     31s] SBFF Setting to complicate: SEDFFHQX2 complicate code: 30.05
[04/24 15:13:26     31s] SBFF Setting to complicate: SEDFFHQX1 complicate code: 30.05
[04/24 15:13:26     31s] SBFF Setting to complicate: EDFFTRXL complicate code: 30.05
[04/24 15:13:26     31s] SBFF Setting to complicate: EDFFTRX4 complicate code: 30.05
[04/24 15:13:26     31s] SBFF Setting to complicate: EDFFTRX2 complicate code: 30.05
[04/24 15:13:26     31s] SBFF Setting to complicate: EDFFTRX1 complicate code: 30.05
[04/24 15:13:26     31s] Summary for sequential cells identification: 
[04/24 15:13:26     31s]   Identified SBFF number: 208
[04/24 15:13:26     31s]   Identified MBFF number: 0
[04/24 15:13:26     31s]   Identified SB Latch number: 0
[04/24 15:13:26     31s]   Identified MB Latch number: 0
[04/24 15:13:26     31s]   Not identified SBFF number: 32
[04/24 15:13:26     31s]   Not identified MBFF number: 0
[04/24 15:13:26     31s]   Not identified SB Latch number: 0
[04/24 15:13:26     31s]   Not identified MB Latch number: 0
[04/24 15:13:26     31s]   Number of sequential cells which are not FFs: 64
[04/24 15:13:26     31s] Total number of combinational cells: 636
[04/24 15:13:26     31s] Total number of sequential cells: 304
[04/24 15:13:26     31s] Total number of tristate cells: 20
[04/24 15:13:26     31s] Total number of level shifter cells: 0
[04/24 15:13:26     31s] Total number of power gating cells: 0
[04/24 15:13:26     31s] Total number of isolation cells: 0
[04/24 15:13:26     31s] Total number of power switch cells: 0
[04/24 15:13:26     31s] Total number of pulse generator cells: 0
[04/24 15:13:26     31s] Total number of always on buffers: 0
[04/24 15:13:26     31s] Total number of retention cells: 0
[04/24 15:13:26     31s] Total number of physical cells: 9
[04/24 15:13:26     31s] List of usable buffers: BUFX2 BUFX12 BUFX16 BUFX20 CLKBUFX2 BUFX3 BUFX4 BUFX6 BUFX8 CLKBUFX12 CLKBUFX16 CLKBUFX20 CLKBUFX3 CLKBUFX4 CLKBUFX6 CLKBUFX8 BUFX2LVT BUFX12LVT BUFX16LVT BUFX20LVT CLKBUFX2LVT BUFX3LVT BUFX4LVT BUFX6LVT BUFX8LVT CLKBUFX12LVT CLKBUFX16LVT CLKBUFX20LVT CLKBUFX3LVT CLKBUFX4LVT CLKBUFX6LVT CLKBUFX8LVT
[04/24 15:13:26     31s] Total number of usable buffers: 32
[04/24 15:13:26     31s] List of unusable buffers:
[04/24 15:13:26     31s] Total number of unusable buffers: 0
[04/24 15:13:26     31s] List of usable inverters: CLKINVX1 CLKINVX2 CLKINVX12 CLKINVX16 CLKINVX20 CLKINVX4 CLKINVX3 CLKINVX6 CLKINVX8 INVX1 INVX2 INVX12 INVX16 INVX20 INVX3 INVX4 INVX6 INVX8 INVXL CLKINVX1LVT CLKINVX2LVT CLKINVX12LVT CLKINVX16LVT CLKINVX20LVT CLKINVX4LVT CLKINVX3LVT CLKINVX6LVT CLKINVX8LVT INVX1LVT INVX2LVT INVX12LVT INVX16LVT INVX20LVT INVXLLVT INVX3LVT INVX4LVT INVX6LVT INVX8LVT
[04/24 15:13:26     31s] Total number of usable inverters: 38
[04/24 15:13:26     31s] List of unusable inverters:
[04/24 15:13:26     31s] Total number of unusable inverters: 0
[04/24 15:13:26     31s] List of identified usable delay cells: DLY1X1 DLY1X4 DLY2X1 DLY2X4 DLY3X1 DLY3X4 DLY4X1 DLY4X4 DLY1X1LVT DLY1X4LVT DLY2X1LVT DLY2X4LVT DLY3X1LVT DLY3X4LVT DLY4X1LVT DLY4X4LVT
[04/24 15:13:26     31s] Total number of identified usable delay cells: 16
[04/24 15:13:26     31s] List of identified unusable delay cells:
[04/24 15:13:26     31s] Total number of identified unusable delay cells: 0
[04/24 15:13:26     31s] 
[04/24 15:13:26     31s] TimeStamp Creating Cell Server ...(0, 1, 1, 1) End ...
[04/24 15:13:26     31s] 
[04/24 15:13:26     31s] TimeStamp Deleting Cell Server Begin ...
[04/24 15:13:26     31s] 
[04/24 15:13:26     31s] TimeStamp Deleting Cell Server End ...
[04/24 15:13:26     31s] Ending "Cell type marking" (total cpu=0:00:00.0, real=0:00:00.0, peak res=1311.9M, current mem=1311.9M)
[04/24 15:13:26     31s] 
[04/24 15:13:26     31s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[04/24 15:13:26     31s] SBFF Setting to complicate: SMDFFHQX8LVT complicate code: 30.1
[04/24 15:13:26     31s] SBFF Setting to complicate: SMDFFHQX4LVT complicate code: 30.1
[04/24 15:13:26     31s] SBFF Setting to complicate: SMDFFHQX2LVT complicate code: 30.1
[04/24 15:13:26     31s] SBFF Setting to complicate: SMDFFHQX1LVT complicate code: 30.1
[04/24 15:13:26     31s] SBFF Setting to complicate: SEDFFTRXLLVT complicate code: 30.05
[04/24 15:13:26     31s] SBFF Setting to complicate: SEDFFTRX4LVT complicate code: 30.05
[04/24 15:13:26     31s] SBFF Setting to complicate: SEDFFTRX2LVT complicate code: 30.05
[04/24 15:13:26     31s] SBFF Setting to complicate: SEDFFTRX1LVT complicate code: 30.05
[04/24 15:13:26     31s] SBFF Setting to complicate: SEDFFHQX8LVT complicate code: 30.05
[04/24 15:13:26     31s] SBFF Setting to complicate: SEDFFHQX4LVT complicate code: 30.05
[04/24 15:13:26     31s] SBFF Setting to complicate: SEDFFHQX2LVT complicate code: 30.05
[04/24 15:13:26     31s] SBFF Setting to complicate: SEDFFHQX1LVT complicate code: 30.05
[04/24 15:13:26     31s] SBFF Setting to complicate: EDFFTRXLLVT complicate code: 30.05
[04/24 15:13:26     31s] SBFF Setting to complicate: EDFFTRX4LVT complicate code: 30.05
[04/24 15:13:26     31s] SBFF Setting to complicate: EDFFTRX2LVT complicate code: 30.05
[04/24 15:13:26     31s] SBFF Setting to complicate: EDFFTRX1LVT complicate code: 30.05
[04/24 15:13:26     31s] SBFF Setting to complicate: SMDFFHQX8 complicate code: 30.1
[04/24 15:13:26     31s] SBFF Setting to complicate: SMDFFHQX4 complicate code: 30.1
[04/24 15:13:26     31s] SBFF Setting to complicate: SMDFFHQX2 complicate code: 30.1
[04/24 15:13:26     31s] SBFF Setting to complicate: SMDFFHQX1 complicate code: 30.1
[04/24 15:13:26     31s] SBFF Setting to complicate: SEDFFTRXL complicate code: 30.05
[04/24 15:13:26     31s] SBFF Setting to complicate: SEDFFTRX4 complicate code: 30.05
[04/24 15:13:26     31s] SBFF Setting to complicate: SEDFFTRX2 complicate code: 30.05
[04/24 15:13:26     31s] SBFF Setting to complicate: SEDFFTRX1 complicate code: 30.05
[04/24 15:13:26     31s] SBFF Setting to complicate: SEDFFHQX8 complicate code: 30.05
[04/24 15:13:26     31s] SBFF Setting to complicate: SEDFFHQX4 complicate code: 30.05
[04/24 15:13:26     31s] SBFF Setting to complicate: SEDFFHQX2 complicate code: 30.05
[04/24 15:13:26     31s] SBFF Setting to complicate: SEDFFHQX1 complicate code: 30.05
[04/24 15:13:26     31s] SBFF Setting to complicate: EDFFTRXL complicate code: 30.05
[04/24 15:13:26     31s] SBFF Setting to complicate: EDFFTRX4 complicate code: 30.05
[04/24 15:13:26     31s] SBFF Setting to complicate: EDFFTRX2 complicate code: 30.05
[04/24 15:13:26     31s] SBFF Setting to complicate: EDFFTRX1 complicate code: 30.05
[04/24 15:13:26     31s] Summary for sequential cells identification: 
[04/24 15:13:26     31s]   Identified SBFF number: 208
[04/24 15:13:26     31s]   Identified MBFF number: 0
[04/24 15:13:26     31s]   Identified SB Latch number: 0
[04/24 15:13:26     31s]   Identified MB Latch number: 0
[04/24 15:13:26     31s]   Not identified SBFF number: 32
[04/24 15:13:26     31s]   Not identified MBFF number: 0
[04/24 15:13:26     31s]   Not identified SB Latch number: 0
[04/24 15:13:26     31s]   Not identified MB Latch number: 0
[04/24 15:13:26     31s]   Number of sequential cells which are not FFs: 64
[04/24 15:13:26     31s]  Visiting view : AV_0100_wc_rc125_setup
[04/24 15:13:26     31s]    : PowerDomain = TOP : Weighted F : unweighted  = 25.60 (1.000) with rcCorner = 0
[04/24 15:13:26     31s]    : PowerDomain = TOP : Weighted F : unweighted  = 12.70 (1.000) with rcCorner = -1
[04/24 15:13:26     31s]  Visiting view : AV_0100_bc_rc0_hold
[04/24 15:13:26     31s]    : PowerDomain = TOP : Weighted F : unweighted  = 11.60 (1.000) with rcCorner = 1
[04/24 15:13:26     31s]    : PowerDomain = TOP : Weighted F : unweighted  = 5.10 (1.000) with rcCorner = -1
[04/24 15:13:26     31s] TLC MultiMap info (StdDelay):
[04/24 15:13:26     31s]   : AV_0100_bc_rc0_hold_dc + gpdk045_bc_lib + 1 + no RcCorner := 5.1ps
[04/24 15:13:26     31s]   : AV_0100_bc_rc0_hold_dc + gpdk045_bc_lib + 1 + rc0 := 11.6ps
[04/24 15:13:26     31s]   : AV_0100_wc_rc125_setup_dc + gpdk045_wc_lib + 1 + no RcCorner := 12.7ps
[04/24 15:13:26     31s]   : AV_0100_wc_rc125_setup_dc + gpdk045_wc_lib + 1 + rc125 := 25.6ps
[04/24 15:13:26     31s]  Setting StdDelay to: 25.6ps
[04/24 15:13:26     31s] 
[04/24 15:13:26     31s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[04/24 15:13:26     31s] 
[04/24 15:13:26     31s] TimeStamp Deleting Cell Server Begin ...
[04/24 15:13:26     31s] 
[04/24 15:13:26     31s] TimeStamp Deleting Cell Server End ...
[04/24 15:13:26     31s] <CMD> all_constraint_modes -active 
[04/24 15:13:26     31s] <CMD> set_interactive_constraint_modes [ all_constraint_modes -active ]
[04/24 15:13:26     31s] <CMD> set_propagated_clock [ all_clocks ]
[04/24 15:13:26     31s] <CMD> setAnalysisMode -analysisType onChipVariation -cppr both -checkType setup
[04/24 15:13:26     31s] <CMD> set_timing_derate -early 0.925 -late 1.0 -delay_corner AV_0100_wc_rc125_setup_dc
[04/24 15:13:26     31s] <CMD> set_timing_derate -early 1.0 -late 1.12 -delay_corner AV_0100_bc_rc0_hold_dc
[04/24 15:13:26     31s] <CMD> setFillerMode -doDRC false -corePrefix FILL -core {FILL64 FILL32 FILL16 FILL8 FILL4 FILL2 FILL1}
[04/24 15:13:26     31s] <CMD> addFiller
[04/24 15:13:27     32s] OPERPROF: Starting PlacementAddFillerCore
 at level 1, MEM:1659.0M, EPOCH TIME: 1713964407.002027
[04/24 15:13:27     32s] OPERPROF:   Starting DPlace-Init-For-Physical at level 2, MEM:1659.0M, EPOCH TIME: 1713964407.002471
[04/24 15:13:27     32s] OPERPROF:     Starting DPlace-Init at level 3, MEM:1659.0M, EPOCH TIME: 1713964407.002624
[04/24 15:13:27     32s] # Init pin-track-align, new floorplan.
[04/24 15:13:27     32s] Processing tracks to init pin-track alignment.
[04/24 15:13:27     32s] z: 2, totalTracks: 1
[04/24 15:13:27     32s] z: 4, totalTracks: 1
[04/24 15:13:27     32s] z: 6, totalTracks: 1
[04/24 15:13:27     32s] z: 8, totalTracks: 1
[04/24 15:13:27     32s] #spOpts: N=45 hrOri=1 hrSnap=1 rpCkHalo=4 
[04/24 15:13:27     32s] All LLGs are deleted
[04/24 15:13:27     32s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/24 15:13:27     32s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/24 15:13:27     32s] OPERPROF:       Starting spSiteCleanup(true) at level 4, MEM:1661.0M, EPOCH TIME: 1713964407.022178
[04/24 15:13:27     32s] OPERPROF:       Finished spSiteCleanup(true) at level 4, CPU:0.000, REAL:0.000, MEM:1661.0M, EPOCH TIME: 1713964407.022579
[04/24 15:13:27     32s] # Building TOP llgBox search-tree.
[04/24 15:13:27     32s] # Floorplan has 1 instGroups (with no HInst) out of 2 Groups
[04/24 15:13:27     32s] OPERPROF:       Starting spInitSiteArr at level 4, MEM:1661.0M, EPOCH TIME: 1713964407.023237
[04/24 15:13:27     32s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/24 15:13:27     32s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/24 15:13:27     32s] OPERPROF:         Starting spiInitFpSiteArr at level 5, MEM:1661.0M, EPOCH TIME: 1713964407.026610
[04/24 15:13:27     32s] Max number of tech site patterns supported in site array is 256.
[04/24 15:13:27     32s] Core basic site is CoreSite
[04/24 15:13:27     32s] OPERPROF:           Starting spiCheckSiteIfFastDPInitAvailable at level 6, MEM:1662.0M, EPOCH TIME: 1713964407.085973
[04/24 15:13:27     32s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3de370a0): Create thread pool 0x7f59518f43f8.
[04/24 15:13:27     32s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3de370a0): 0 out of 1 thread pools are available.
[04/24 15:13:27     32s] After signature check, allow fast init is false, keep pre-filter is false.
[04/24 15:13:27     32s] After signature check and other controls, allow fast init is false, keep pre-filter is false.
[04/24 15:13:27     32s] OPERPROF:           Finished spiCheckSiteIfFastDPInitAvailable at level 6, CPU:0.010, REAL:0.006, MEM:1791.1M, EPOCH TIME: 1713964407.092161
[04/24 15:13:27     32s] Use non-trimmed site array because memory saving is not enough.
[04/24 15:13:27     32s] SiteArray: non-trimmed site array dimensions = 119 x 1150
[04/24 15:13:27     32s] SiteArray: use 761,856 bytes
[04/24 15:13:27     32s] SiteArray: current memory after site array memory allocation 1791.8M
[04/24 15:13:27     32s] SiteArray: FP blocked sites are writable
[04/24 15:13:27     32s] PD TOP has 0 placeable physical insts.
[04/24 15:13:27     32s] Estimated cell power/ground rail width = 0.160 um
[04/24 15:13:27     32s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[04/24 15:13:27     32s] OPERPROF:           Starting RoutingBlockageFromWireViaStBox at level 6, MEM:1791.8M, EPOCH TIME: 1713964407.095522
[04/24 15:13:27     32s] OPERPROF:           Finished RoutingBlockageFromWireViaStBox at level 6, CPU:0.020, REAL:0.017, MEM:1791.8M, EPOCH TIME: 1713964407.112923
[04/24 15:13:27     32s] SiteArray: number of non floorplan blocked sites for llg default is 136850
[04/24 15:13:27     32s] Atter site array init, number of instance map data is 0.
[04/24 15:13:27     32s] OPERPROF:         Finished spiInitFpSiteArr at level 5, CPU:0.090, REAL:0.090, MEM:1791.8M, EPOCH TIME: 1713964407.116424
[04/24 15:13:27     32s] 
[04/24 15:13:27     32s]  Pre_CCE_Colorizing is not ON! (0:0:1559:0)
[04/24 15:13:27     32s] OPERPROF:       Finished spInitSiteArr at level 4, CPU:0.100, REAL:0.095, MEM:1791.8M, EPOCH TIME: 1713964407.118559
[04/24 15:13:27     32s] OPERPROF:       Starting PlacementInitSBTree at level 4, MEM:1791.8M, EPOCH TIME: 1713964407.118641
[04/24 15:13:27     32s] OPERPROF:       Finished PlacementInitSBTree at level 4, CPU:0.000, REAL:0.001, MEM:1799.8M, EPOCH TIME: 1713964407.119354
[04/24 15:13:27     32s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=1799.8MB).
[04/24 15:13:27     32s] OPERPROF:     Finished DPlace-Init at level 3, CPU:0.110, REAL:0.118, MEM:1799.8M, EPOCH TIME: 1713964407.120249
[04/24 15:13:27     32s] OPERPROF:   Finished DPlace-Init-For-Physical at level 2, CPU:0.110, REAL:0.118, MEM:1799.8M, EPOCH TIME: 1713964407.120313
[04/24 15:13:27     32s] OPERPROF:   Starting AddFillerWithCallMap at level 2, MEM:1799.8M, EPOCH TIME: 1713964407.124631
[04/24 15:13:27     32s] OPERPROF:     Starting AddFillerWithCallMap-Iter-1 at level 3, MEM:1799.8M, EPOCH TIME: 1713964407.124723
[04/24 15:13:27     32s] OPERPROF:       Starting AddFillerWithCallMap/AddFiller at level 4, MEM:1799.8M, EPOCH TIME: 1713964407.125201
[04/24 15:13:27     32s] OPERPROF:         Starting spiAddFillerInstInBox at level 5, MEM:1799.8M, EPOCH TIME: 1713964407.125336
[04/24 15:13:27     32s] AddFiller init all instances time CPU:0.000, REAL:0.000
[04/24 15:13:27     32s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3de370a0): Rebuild thread pool 0x7f59518f43f8.
[04/24 15:13:27     32s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3de370a0): 0 out of 1 thread pools are available.
[04/24 15:13:27     32s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3de370a0): Rebuild thread pool 0x7f59518f43f8.
[04/24 15:13:27     32s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3de370a0): 0 out of 1 thread pools are available.
[04/24 15:13:27     32s] AddFiller main function time CPU:0.133, REAL:0.149
[04/24 15:13:27     32s] Filler instance commit time CPU:0.050, REAL:0.051
[04/24 15:13:27     32s] *INFO: Adding fillers to module regzcmp.
[04/24 15:13:27     32s] *INFO:   Added 1534 filler insts (cell FILL64 / prefix FILL_TOP).
[04/24 15:13:27     32s] *INFO:   Added 216 filler insts (cell FILL32 / prefix FILL_TOP).
[04/24 15:13:27     32s] *INFO:   Added 400 filler insts (cell FILL16 / prefix FILL_TOP).
[04/24 15:13:27     32s] *INFO:   Added 678 filler insts (cell FILL8 / prefix FILL_TOP).
[04/24 15:13:27     32s] *INFO:   Added 906 filler insts (cell FILL4 / prefix FILL_TOP).
[04/24 15:13:27     32s] *INFO:   Added 1023 filler insts (cell FILL2 / prefix FILL_TOP).
[04/24 15:13:27     32s] *INFO:   Added 971 filler insts (cell FILL1 / prefix FILL_TOP).
[04/24 15:13:27     32s] OPERPROF:         Finished spiAddFillerInstInBox at level 5, CPU:0.150, REAL:0.153, MEM:1770.8M, EPOCH TIME: 1713964407.278219
[04/24 15:13:27     32s] *INFO: Total 5728 filler insts added - prefix FILL_TOP (CPU: 0:00:00.3).
[04/24 15:13:27     32s] OPERPROF:       Finished AddFillerWithCallMap/AddFiller at level 4, CPU:0.160, REAL:0.153, MEM:1770.8M, EPOCH TIME: 1713964407.278492
[04/24 15:13:27     32s] OPERPROF:       Starting AddFillerWithCellMap/BatchGNCProcess at level 4, MEM:1770.8M, EPOCH TIME: 1713964407.278629
[04/24 15:13:27     32s] For 5728 new insts, OPERPROF:       Finished AddFillerWithCellMap/BatchGNCProcess at level 4, CPU:0.010, REAL:0.012, MEM:1770.8M, EPOCH TIME: 1713964407.290586
[04/24 15:13:27     32s] OPERPROF:     Finished AddFillerWithCallMap-Iter-1 at level 3, CPU:0.170, REAL:0.166, MEM:1770.8M, EPOCH TIME: 1713964407.290734
[04/24 15:13:27     32s] OPERPROF:   Finished AddFillerWithCallMap at level 2, CPU:0.170, REAL:0.166, MEM:1770.8M, EPOCH TIME: 1713964407.290853
[04/24 15:13:27     32s] OPERPROF:   Starting spDPlaceCleanup(full) at level 2, MEM:1770.8M, EPOCH TIME: 1713964407.291082
[04/24 15:13:27     32s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:7936).
[04/24 15:13:27     32s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/24 15:13:27     32s] All LLGs are deleted
[04/24 15:13:27     32s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/24 15:13:27     32s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/24 15:13:27     32s] OPERPROF:     Starting spSiteCleanup(true) at level 3, MEM:1770.8M, EPOCH TIME: 1713964407.302660
[04/24 15:13:27     32s] OPERPROF:     Finished spSiteCleanup(true) at level 3, CPU:0.000, REAL:0.000, MEM:1770.1M, EPOCH TIME: 1713964407.303149
[04/24 15:13:27     32s] OPERPROF:   Finished spDPlaceCleanup(full) at level 2, CPU:0.020, REAL:0.020, MEM:1770.1M, EPOCH TIME: 1713964407.311403
[04/24 15:13:27     32s] OPERPROF: Finished PlacementAddFillerCore
 at level 1, CPU:0.310, REAL:0.309, MEM:1770.1M, EPOCH TIME: 1713964407.311518
[04/24 15:13:27     32s] <CMD> setNanoRouteMode -routeWithSiDriven true
[04/24 15:13:27     32s] <CMD> setNanoRouteMode -routeInsertAntennaDiode true
[04/24 15:13:27     32s] <CMD> setNanoRouteMode -routeAntennaCellName ANTENNA
[04/24 15:13:27     32s] <CMD> routeDesign
[04/24 15:13:27     32s] #% Begin routeDesign (date=04/24 15:13:27, mem=1336.1M)
[04/24 15:13:27     32s] ### Time Record (routeDesign) is installed.
[04/24 15:13:27     32s] #routeDesign: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1336.11 (MB), peak = 1400.65 (MB)
[04/24 15:13:27     32s] AAE_INFO: Pre Route call back at the beginning of routeDesign
[04/24 15:13:27     32s] #**INFO: setDesignMode -flowEffort standard
[04/24 15:13:27     32s] #**INFO: setDesignMode -powerEffort none
[04/24 15:13:27     32s] **INFO: User settings:
[04/24 15:13:27     32s] setNanoRouteMode -extractThirdPartyCompatible  false
[04/24 15:13:27     32s] setNanoRouteMode -grouteExpTdStdDelay          25.5
[04/24 15:13:27     32s] setNanoRouteMode -routeAntennaCellName         ANTENNA
[04/24 15:13:27     32s] setNanoRouteMode -routeInsertAntennaDiode      true
[04/24 15:13:27     32s] setNanoRouteMode -routeTopRoutingLayer         4
[04/24 15:13:27     32s] setNanoRouteMode -routeWithSiDriven            true
[04/24 15:13:27     32s] setDesignMode -process                         45
[04/24 15:13:27     32s] setDesignMode -topRoutingLayer                 Metal4
[04/24 15:13:27     32s] setExtractRCMode -coupling_c_th                0.1
[04/24 15:13:27     32s] setExtractRCMode -engine                       preRoute
[04/24 15:13:27     32s] setExtractRCMode -relative_c_th                1
[04/24 15:13:27     32s] setExtractRCMode -total_c_th                   0
[04/24 15:13:27     32s] setDelayCalMode -enable_high_fanout            true
[04/24 15:13:27     32s] setDelayCalMode -engine                        aae
[04/24 15:13:27     32s] setDelayCalMode -ignoreNetLoad                 false
[04/24 15:13:27     32s] setDelayCalMode -socv_accuracy_mode            low
[04/24 15:13:27     32s] setSIMode -separate_delta_delay_on_data        true
[04/24 15:13:27     32s] 
[04/24 15:13:27     32s] #**INFO: multi-cut via swapping will be performed after routing.
[04/24 15:13:27     32s] #**INFO: All auto set options tuned by routeDesign will be restored to their original settings on command completion.
[04/24 15:13:27     32s] OPERPROF: Starting checkPlace at level 1, MEM:1770.1M, EPOCH TIME: 1713964407.384369
[04/24 15:13:27     32s] Processing tracks to init pin-track alignment.
[04/24 15:13:27     32s] z: 2, totalTracks: 1
[04/24 15:13:27     32s] z: 4, totalTracks: 1
[04/24 15:13:27     32s] z: 6, totalTracks: 1
[04/24 15:13:27     32s] z: 8, totalTracks: 1
[04/24 15:13:27     32s] #spOpts: N=45 hrOri=1 hrSnap=1 rpCkHalo=4 
[04/24 15:13:27     32s] All LLGs are deleted
[04/24 15:13:27     32s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/24 15:13:27     32s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/24 15:13:27     32s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:1770.1M, EPOCH TIME: 1713964407.392956
[04/24 15:13:27     32s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:1770.1M, EPOCH TIME: 1713964407.393279
[04/24 15:13:27     32s] # Building TOP llgBox search-tree.
[04/24 15:13:27     32s] # Floorplan has 1 instGroups (with no HInst) out of 2 Groups
[04/24 15:13:27     32s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1770.1M, EPOCH TIME: 1713964407.393733
[04/24 15:13:27     32s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/24 15:13:27     32s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/24 15:13:27     32s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:1770.1M, EPOCH TIME: 1713964407.397475
[04/24 15:13:27     32s] Max number of tech site patterns supported in site array is 256.
[04/24 15:13:27     32s] Core basic site is CoreSite
[04/24 15:13:27     32s] OPERPROF:       Starting spiCheckSiteIfFastDPInitAvailable at level 4, MEM:1770.1M, EPOCH TIME: 1713964407.397808
[04/24 15:13:27     32s] After signature check, allow fast init is false, keep pre-filter is true.
[04/24 15:13:27     32s] After signature check and other controls, allow fast init is false, keep pre-filter is false.
[04/24 15:13:27     32s] OPERPROF:       Finished spiCheckSiteIfFastDPInitAvailable at level 4, CPU:0.010, REAL:0.004, MEM:1770.1M, EPOCH TIME: 1713964407.401960
[04/24 15:13:27     32s] SiteArray: non-trimmed site array dimensions = 119 x 1150
[04/24 15:13:27     32s] SiteArray: use 761,856 bytes
[04/24 15:13:27     32s] SiteArray: current memory after site array memory allocation 1770.8M
[04/24 15:13:27     32s] SiteArray: FP blocked sites are writable
[04/24 15:13:27     32s] PD TOP has 5728 placeable physical insts.
[04/24 15:13:27     32s] SiteArray: number of non floorplan blocked sites for llg default is 136850
[04/24 15:13:27     32s] Atter site array init, number of instance map data is 0.
[04/24 15:13:27     32s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.010, REAL:0.011, MEM:1770.8M, EPOCH TIME: 1713964407.408391
[04/24 15:13:27     32s] 
[04/24 15:13:27     32s]  Pre_CCE_Colorizing is not ON! (0:0:1559:0)
[04/24 15:13:27     32s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.010, REAL:0.016, MEM:1770.8M, EPOCH TIME: 1713964407.409788
[04/24 15:13:27     32s] 
[04/24 15:13:27     32s] Begin checking placement ... (start mem=1770.1M, init mem=1770.8M)
[04/24 15:13:27     32s] Begin checking exclusive groups violation ...
[04/24 15:13:27     32s] There are 0 groups to check, max #box is 0, total #box is 0
[04/24 15:13:27     32s] Finished checking exclusive groups violations. Found 0 Vio.
[04/24 15:13:27     32s] 
[04/24 15:13:27     32s] Running CheckPlace using 1 thread in normal mode...
[04/24 15:13:27     32s] 
[04/24 15:13:27     32s] ...checkPlace normal is done!
[04/24 15:13:27     32s] OPERPROF:   Starting checkPlace/Vio-Check at level 2, MEM:1771.8M, EPOCH TIME: 1713964407.464246
[04/24 15:13:27     32s] OPERPROF:   Finished checkPlace/Vio-Check at level 2, CPU:0.010, REAL:0.005, MEM:1771.8M, EPOCH TIME: 1713964407.468949
[04/24 15:13:27     32s] *info: Placed = 7936           (Fixed = 5)
[04/24 15:13:27     32s] *info: Unplaced = 0           
[04/24 15:13:27     32s] Placement Density:100.00%(46803/46803)
[04/24 15:13:27     32s] Placement Density (including fixed std cells):100.00%(46803/46803)
[04/24 15:13:27     32s] PowerDomain Density <TOP>:100.00%(46803/46803)
[04/24 15:13:27     32s] All LLGs are deleted
[04/24 15:13:27     32s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:7936).
[04/24 15:13:27     32s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/24 15:13:27     32s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:1771.8M, EPOCH TIME: 1713964407.471871
[04/24 15:13:27     32s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:1771.8M, EPOCH TIME: 1713964407.472337
[04/24 15:13:27     32s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/24 15:13:27     32s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/24 15:13:27     32s] Finished checkPlace (total: cpu=0:00:00.1, real=0:00:00.0; vio checks: cpu=0:00:00.0, real=0:00:00.0; mem=1771.8M)
[04/24 15:13:27     32s] OPERPROF: Finished checkPlace at level 1, CPU:0.080, REAL:0.091, MEM:1771.8M, EPOCH TIME: 1713964407.475167
[04/24 15:13:27     32s] 
[04/24 15:13:27     32s] changeUseClockNetStatus Option :  -noFixedNetWires 
[04/24 15:13:27     32s] *** Changed status on (6) nets in Clock.
[04/24 15:13:27     32s] *** End changeUseClockNetStatus (cpu=0:00:00.0, real=0:00:00.0, mem=1771.8M) ***
[04/24 15:13:27     32s] #Start route 6 clock and analog nets...
[04/24 15:13:27     32s] % Begin globalDetailRoute (date=04/24 15:13:27, mem=1338.8M)
[04/24 15:13:27     32s] 
[04/24 15:13:27     32s] globalDetailRoute
[04/24 15:13:27     32s] 
[04/24 15:13:27     32s] #Start globalDetailRoute on Wed Apr 24 15:13:27 2024
[04/24 15:13:27     32s] #
[04/24 15:13:27     32s] ### Time Record (globalDetailRoute) is installed.
[04/24 15:13:27     32s] ### Time Record (Pre Callback) is installed.
[04/24 15:13:27     32s] ### Time Record (Pre Callback) is uninstalled.
[04/24 15:13:27     32s] ### Time Record (DB Import) is installed.
[04/24 15:13:27     32s] ### Time Record (Timing Data Generation) is installed.
[04/24 15:13:27     32s] ### Time Record (Timing Data Generation) is uninstalled.
[04/24 15:13:27     32s] #create default rule from bind_ndr_rule rule=0x7f597d562950 0x7f594f4ba568
[04/24 15:13:28     33s] 
[04/24 15:13:28     33s] Trim Metal Layers:
[04/24 15:13:28     33s] LayerId::1 widthSet size::1
[04/24 15:13:28     33s] LayerId::2 widthSet size::1
[04/24 15:13:28     33s] LayerId::3 widthSet size::1
[04/24 15:13:28     33s] LayerId::4 widthSet size::1
[04/24 15:13:28     33s] LayerId::5 widthSet size::1
[04/24 15:13:28     33s] LayerId::6 widthSet size::1
[04/24 15:13:28     33s] LayerId::7 widthSet size::1
[04/24 15:13:28     33s] LayerId::8 widthSet size::1
[04/24 15:13:28     33s] LayerId::9 widthSet size::1
[04/24 15:13:28     33s] LayerId::10 widthSet size::1
[04/24 15:13:28     33s] LayerId::11 widthSet size::1
[04/24 15:13:28     33s] Updating RC grid for preRoute extraction ...
[04/24 15:13:28     33s] eee: pegSigSF::1.070000
[04/24 15:13:28     33s] Initializing multi-corner resistance tables ...
[04/24 15:13:28     33s] eee: l::1 avDens::0.095287 usedTrk::1895.259176 availTrk::19890.000000 sigTrk::1895.259176
[04/24 15:13:28     33s] eee: l::2 avDens::0.115555 usedTrk::1076.911174 availTrk::9319.500000 sigTrk::1076.911174
[04/24 15:13:28     33s] eee: l::3 avDens::0.272608 usedTrk::3876.487243 availTrk::14220.000000 sigTrk::3876.487243
[04/24 15:13:28     33s] eee: l::4 avDens::0.067752 usedTrk::596.661986 availTrk::8806.500000 sigTrk::596.661986
[04/24 15:13:28     33s] eee: l::5 avDens::0.020341 usedTrk::461.328948 availTrk::22680.000000 sigTrk::461.328948
[04/24 15:13:28     33s] eee: l::6 avDens::0.029913 usedTrk::690.548245 availTrk::23085.000000 sigTrk::690.548245
[04/24 15:13:28     33s] eee: l::7 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[04/24 15:13:28     33s] eee: l::8 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[04/24 15:13:28     33s] eee: l::9 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[04/24 15:13:28     33s] eee: l::10 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[04/24 15:13:28     33s] eee: l::11 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[04/24 15:13:28     33s] {RT rc125 0 4 4 0}
[04/24 15:13:28     33s] eee: LAM: n=40 LLS=2-3 HLS=3-5 rDens=0.224801 uaWl=1.000000 uaWlH=0.102015 aWlH=0.000000 lMod=0 pMax=0.834600 pMod=82 wcR=0.327600 newSi=0.001600 wHLS=0.819000 siPrev=0 viaL=0.000000 crit=0.000000 shortMod=0.000000 fMod=0.000000 
[04/24 15:13:28     33s] #WARNING (NRIG-1303) The congestion map does not match the GCELL grid. Clearing the map.
[04/24 15:13:28     33s] ### Net info: total nets: 3059
[04/24 15:13:28     33s] ### Net info: dirty nets: 0
[04/24 15:13:28     33s] ### Net info: marked as disconnected nets: 0
[04/24 15:13:28     33s] #num needed restored net=3053
[04/24 15:13:28     33s] #need_extraction net=0 (total=3059)
[04/24 15:13:28     33s] ### Net info: fully routed nets: 6
[04/24 15:13:28     33s] ### Net info: trivial (< 2 pins) nets: 513
[04/24 15:13:28     33s] ### Net info: unrouted nets: 2540
[04/24 15:13:28     33s] ### Net info: re-extraction nets: 0
[04/24 15:13:28     33s] ### Net info: ignored nets: 0
[04/24 15:13:28     33s] ### Net info: skip routing nets: 3053
[04/24 15:13:28     33s] #WARNING (NRDB-2005) SPECIAL_NET VDD1 has special wires but no definitions for instance pins or top level pins. This will cause routability problems later.
[04/24 15:13:28     33s] ### import design signature (2): route=1896863398 fixed_route=1788676178 flt_obj=0 vio=1905142130 swire=1905142130 shield_wire=1089131595 net_attr=1130499168 dirty_area=0 del_dirty_area=0 cell=918543102 placement=1468603463 pin_access=1 inst_pattern=1 via=610195162 routing_via=1
[04/24 15:13:28     33s] ### Time Record (DB Import) is uninstalled.
[04/24 15:13:28     33s] #NanoRoute Version 21.17-s075_1 NR230308-2354/21_17-UB
[04/24 15:13:28     33s] #RTESIG:78da95944f4b033110c53dfb2986e8a182ad339364933d2a280852a554af6575d3bad06e
[04/24 15:13:28     33s] #       61ff1cfcf6a62a82d2eea47bd81ce6c77b2f9361cece5f6e67a09826e4c62d3abb2098ce
[04/24 15:13:28     33s] #       58a3463f666dcd15d322969e6fd4e9d9f9e3d3dc795816eb36c0e875bb5d5f42f951179b
[04/24 15:13:28     33s] #       ea0dcab02cfa75076de8baaa5e5d7cd3ac73b030aaea2eac4273097d1b9a7f88463c4651
[04/24 15:13:28     33s] #       7b075dd3ffd27b144dc680c3a6b9e1634c0989fef27b34893093a211e9bf8ce04b968ec3
[04/24 15:13:28     33s] #       8f526763012768317e305aaeb745b73f35bb44304e8ddc27c329507c2133fc8891b13066
[04/24 15:13:28     33s] #       8cc9504c661c814d0335d0c426803902a7285ad4e25c5832094c96c03899b15e66329499
[04/24 15:13:28     33s] #       38156c535a657312d532e404c683da84b2ea370a466dd7c4da019212662c73b90c394fa0
[04/24 15:13:28     33s] #       aea7f3dbe9f45a3075b905f55eadde05cec71da6daaea8cba229231bea7e73888c17aeb7
[04/24 15:13:28     33s] #       7518a218bd017577fff030eccb988bc3c1443f5a9981dda1f9eb88a3b73bfcd7ffbbf253
[04/24 15:13:28     33s] #       103ce34e127bccc42807734e5a081cfb25ebe41928297442a3e2de19604e3e01dede3991
[04/24 15:13:28     33s] #
[04/24 15:13:28     33s] #Skip comparing routing design signature in db-snapshot flow
[04/24 15:13:28     33s] ### Time Record (Data Preparation) is installed.
[04/24 15:13:28     33s] #RTESIG:78da95944d4b03410c863dfb2bc2e8a182ad49666667e6a8a020481551afb2bad3bad06e
[04/24 15:13:28     33s] #       613f0efe7ba72a825237d33d6c0e7978f34e127274fc74790f8a69466edaa1b3cf04f37b
[04/24 15:13:28     33s] #       d6a8d14f595b73c6f49c528f17eaf0e8f8f6eec1795894ab2ec2e465b3599d42f5de94eb
[04/24 15:13:28     33s] #       fa15aab82887550f5decfbba599e7cd1ac035898d44d1f97b13d85a18bed1f4423eea3a8
[04/24 15:13:28     33s] #       bd83be1d7ee81d8aa660c0f1a2c1f03e4509897ef33b3489b090ac11e9df8c50972ced87
[04/24 15:13:28     33s] #       efa5cec602ced062fa60b2586dca7eb76b769960da1ab94f8673a03421333ec4c4589832
[04/24 15:13:28     33s] #       2667283a338ec0e6811a686633c080c0398a16b5b817964c065364304e66ac9799026526
[04/24 15:13:28     33s] #       6d05db9c56d940a25a819cc17850eb58d5c35ac1a4ebdb94fb87a48c1d2b5c9021e709d4
[04/24 15:13:28     33s] #       f9fce1723e3f178aba6041bdd5cb3781f3e986a9ae2f9baa6cabc4c66658ff47a607379b
[04/24 15:13:28     33s] #       268e524133a8cf878c1766f406d4d5f5cd8dc405718b98e85bab30b00dc9c336a41ddd06
[04/24 15:13:28     33s] #       fff9ffca7c27849ae97889c36062948d39275d0e4e8d957542014a329dd1a874a0469883
[04/24 15:13:28     33s] #       0fc95b4644
[04/24 15:13:28     33s] #
[04/24 15:13:28     33s] ### Time Record (Data Preparation) is uninstalled.
[04/24 15:13:28     33s] ### Time Record (Global Routing) is installed.
[04/24 15:13:28     33s] ### Time Record (Global Routing) is uninstalled.
[04/24 15:13:28     33s] #Total number of trivial nets (e.g. < 2 pins) = 513 (skipped).
[04/24 15:13:28     33s] #Total number of nets with skipped attribute = 2540 (skipped).
[04/24 15:13:28     33s] #Total number of routable nets = 6.
[04/24 15:13:28     33s] #Total number of nets in the design = 3059.
[04/24 15:13:28     33s] #6 routable nets have routed wires.
[04/24 15:13:28     33s] #2540 skipped nets have only detail routed wires.
[04/24 15:13:28     33s] #6 detail routed (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
[04/24 15:13:28     33s] #No nets have been global routed.
[04/24 15:13:28     33s] ### Time Record (Data Preparation) is installed.
[04/24 15:13:28     33s] #Start routing data preparation on Wed Apr 24 15:13:28 2024
[04/24 15:13:28     33s] #
[04/24 15:13:28     33s] #Minimum voltage of a net in the design = 0.000.
[04/24 15:13:28     33s] #Maximum voltage of a net in the design = 1.100.
[04/24 15:13:28     33s] #Voltage range [0.000 - 1.100] has 3056 nets.
[04/24 15:13:28     33s] #Voltage range [0.900 - 1.100] has 1 net.
[04/24 15:13:28     33s] #Voltage range [1.000 - 1.000] has 1 net.
[04/24 15:13:28     33s] #Voltage range [0.000 - 0.000] has 1 net.
[04/24 15:13:28     33s] #Build and mark too close pins for the same net.
[04/24 15:13:28     33s] ### Time Record (Cell Pin Access) is installed.
[04/24 15:13:28     33s] #Rebuild pin access data for design.
[04/24 15:13:28     33s] #WARNING (NRDB-1028) Some option affecting pin access calculation is set by the user. Pin access is to be recalculated. This incurs runtime.
[04/24 15:13:28     33s] #Initial pin access analysis.
[04/24 15:13:31     37s] #Detail pin access analysis.
[04/24 15:13:32     37s] ### Time Record (Cell Pin Access) is uninstalled.
[04/24 15:13:32     37s] # Metal1       H   Track-Pitch = 0.19000    Line-2-Via Pitch = 0.13000
[04/24 15:13:32     37s] # Metal2       V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.15000
[04/24 15:13:32     37s] # Metal3       H   Track-Pitch = 0.19000    Line-2-Via Pitch = 0.15000
[04/24 15:13:32     37s] # Metal4       V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.15000
[04/24 15:13:32     37s] # Metal5       H   Track-Pitch = 0.19000    Line-2-Via Pitch = 0.15000
[04/24 15:13:32     37s] # Metal6       V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.15000
[04/24 15:13:32     37s] # Metal7       H   Track-Pitch = 0.19000    Line-2-Via Pitch = 0.15000
[04/24 15:13:32     37s] # Metal8       V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.15000
[04/24 15:13:32     37s] # Metal9       H   Track-Pitch = 0.19000    Line-2-Via Pitch = 0.15000
[04/24 15:13:32     37s] # Metal10      V   Track-Pitch = 0.50000    Line-2-Via Pitch = 0.42000
[04/24 15:13:32     37s] # Metal11      H   Track-Pitch = 0.47500    Line-2-Via Pitch = 0.43000
[04/24 15:13:32     37s] #Bottom routing layer index=1(Metal1), bottom routing layer for shielding=1(Metal1), bottom shield layer=1(Metal1)
[04/24 15:13:32     37s] #shield_bottom_stripe_layer=1(Metal1), shield_top_stripe_layer=4(Metal4)
[04/24 15:13:32     37s] #pin_access_rlayer=2(Metal2)
[04/24 15:13:32     37s] #shield_top_dpt_rlayer=-1 top_rlayer=4 top_trim_metal_rlayer=-1 rlayer_lowest=1 bottom_rlayer=1
[04/24 15:13:32     37s] #enable_trim_layer_shield=F enable_dpt_layer_shield=F has_line_end_grid=F
[04/24 15:13:32     37s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1433.79 (MB), peak = 1467.24 (MB)
[04/24 15:13:32     37s] #Regenerating Ggrids automatically.
[04/24 15:13:32     37s] #Auto generating G-grids with size=15 tracks, using layer Metal2's pitch = 0.20000.
[04/24 15:13:32     37s] #Using automatically generated G-grids.
[04/24 15:13:32     38s] #Done routing data preparation.
[04/24 15:13:32     38s] #cpu time = 00:00:04, elapsed time = 00:00:05, memory = 1479.50 (MB), peak = 1480.01 (MB)
[04/24 15:13:32     38s] #
[04/24 15:13:32     38s] #Finished routing data preparation on Wed Apr 24 15:13:32 2024
[04/24 15:13:32     38s] #
[04/24 15:13:32     38s] #Cpu time = 00:00:05
[04/24 15:13:32     38s] #Elapsed time = 00:00:05
[04/24 15:13:32     38s] #Increased memory = 54.41 (MB)
[04/24 15:13:32     38s] #Total memory = 1479.73 (MB)
[04/24 15:13:32     38s] #Peak memory = 1480.01 (MB)
[04/24 15:13:32     38s] #
[04/24 15:13:32     38s] ### Time Record (Data Preparation) is uninstalled.
[04/24 15:13:32     38s] ### Time Record (Global Routing) is installed.
[04/24 15:13:32     38s] #
[04/24 15:13:32     38s] #Start global routing on Wed Apr 24 15:13:32 2024
[04/24 15:13:32     38s] #
[04/24 15:13:32     38s] #
[04/24 15:13:32     38s] #Start global routing initialization on Wed Apr 24 15:13:32 2024
[04/24 15:13:32     38s] #
[04/24 15:13:32     38s] #WARNING (NRGR-22) Design is already detail routed.
[04/24 15:13:32     38s] ### Time Record (Global Routing) is uninstalled.
[04/24 15:13:32     38s] ### Time Record (Data Preparation) is installed.
[04/24 15:13:32     38s] ### Time Record (Data Preparation) is uninstalled.
[04/24 15:13:32     38s] ### track-assign external-init starts on Wed Apr 24 15:13:32 2024 with memory = 1479.77 (MB), peak = 1480.01 (MB)
[04/24 15:13:32     38s] ### Time Record (Track Assignment) is installed.
[04/24 15:13:32     38s] ### Time Record (Track Assignment) is uninstalled.
[04/24 15:13:32     38s] ### track-assign external-init cpu:00:00:00, real:00:00:00, mem:1.4 GB, peak:1.4 GB
[04/24 15:13:32     38s] #Routing data preparation, pin analysis, global routing and track assignment statistics:
[04/24 15:13:32     38s] #Cpu time = 00:00:05
[04/24 15:13:32     38s] #Elapsed time = 00:00:05
[04/24 15:13:32     38s] #Increased memory = 53.91 (MB)
[04/24 15:13:32     38s] #Total memory = 1479.12 (MB)
[04/24 15:13:32     38s] #Peak memory = 1480.01 (MB)
[04/24 15:13:32     38s] #WARNING (NRDR-236) Turning off incremental shielding eco as the global route grid is not available.
[04/24 15:13:32     38s] ### Time Record (Detail Routing) is installed.
[04/24 15:13:32     38s] ### drc_pitch = 3420 ( 1.71000 um) drc_range = 3110 ( 1.55500 um) route_pitch = 1380 ( 0.69000 um) patch_pitch = 6560 ( 3.28000 um) top_route_layer = 4 top_pin_layer = 4
[04/24 15:13:32     38s] #
[04/24 15:13:32     38s] #Start Detail Routing..
[04/24 15:13:32     38s] #start initial detail routing ...
[04/24 15:13:32     38s] ### Design has 6 dirty nets, 7011 dirty-areas)
[04/24 15:13:33     39s] # ECO: 17.50% of the total area was rechecked for DRC, and 0.00% required routing.
[04/24 15:13:33     39s] #   number of violations = 0
[04/24 15:13:33     39s] #7011 out of 7936 instances (88.3%) need to be verified(marked ipoed), dirty area = 62.1%.
[04/24 15:13:34     39s] #   number of violations = 0
[04/24 15:13:34     39s] #cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1486.65 (MB), peak = 1532.66 (MB)
[04/24 15:13:34     39s] #Complete Detail Routing.
[04/24 15:13:34     39s] #Total number of nets with non-default rule or having extra spacing = 6
[04/24 15:13:34     39s] #Total wire length = 1181 um.
[04/24 15:13:34     39s] #Total half perimeter of net bounding box = 622 um.
[04/24 15:13:34     39s] #Total wire length on LAYER Metal1 = 0 um.
[04/24 15:13:34     39s] #Total wire length on LAYER Metal2 = 323 um.
[04/24 15:13:34     39s] #Total wire length on LAYER Metal3 = 592 um.
[04/24 15:13:34     39s] #Total wire length on LAYER Metal4 = 266 um.
[04/24 15:13:34     39s] #Total wire length on LAYER Metal5 = 0 um.
[04/24 15:13:34     39s] #Total wire length on LAYER Metal6 = 0 um.
[04/24 15:13:34     39s] #Total wire length on LAYER Metal7 = 0 um.
[04/24 15:13:34     39s] #Total wire length on LAYER Metal8 = 0 um.
[04/24 15:13:34     39s] #Total wire length on LAYER Metal9 = 0 um.
[04/24 15:13:34     39s] #Total wire length on LAYER Metal10 = 0 um.
[04/24 15:13:34     39s] #Total wire length on LAYER Metal11 = 0 um.
[04/24 15:13:34     39s] #Total number of vias = 486
[04/24 15:13:34     39s] #Up-Via Summary (total 486):
[04/24 15:13:34     39s] #           
[04/24 15:13:34     39s] #-----------------------
[04/24 15:13:34     39s] # Metal1            202
[04/24 15:13:34     39s] # Metal2            229
[04/24 15:13:34     39s] # Metal3             55
[04/24 15:13:34     39s] #-----------------------
[04/24 15:13:34     39s] #                   486 
[04/24 15:13:34     39s] #
[04/24 15:13:34     39s] #Total number of DRC violations = 0
[04/24 15:13:34     39s] ### Time Record (Detail Routing) is uninstalled.
[04/24 15:13:34     39s] #Cpu time = 00:00:01
[04/24 15:13:34     39s] #Elapsed time = 00:00:01
[04/24 15:13:34     39s] #Increased memory = 7.56 (MB)
[04/24 15:13:34     39s] #Total memory = 1486.68 (MB)
[04/24 15:13:34     39s] #Peak memory = 1532.66 (MB)
[04/24 15:13:34     39s] #Bottom routing layer index=1(Metal1), bottom routing layer for shielding=1(Metal1), bottom shield layer=1(Metal1)
[04/24 15:13:34     39s] #shield_bottom_stripe_layer=1(Metal1), shield_top_stripe_layer=4(Metal4)
[04/24 15:13:34     39s] #pin_access_rlayer=2(Metal2)
[04/24 15:13:34     39s] #shield_top_dpt_rlayer=-1 top_rlayer=4 top_trim_metal_rlayer=-1 rlayer_lowest=1 bottom_rlayer=1
[04/24 15:13:34     39s] #enable_trim_layer_shield=F enable_dpt_layer_shield=F has_line_end_grid=F
[04/24 15:13:34     39s] ### Time Record (Shielding) is installed.
[04/24 15:13:34     39s] #Analyzing shielding information. 
[04/24 15:13:34     39s] #  Total shield net = 2 (one-side = 0, hf = 0 ), 2 nets need to be shielded.
[04/24 15:13:34     39s] #  Bottom shield layer is layer 1.
[04/24 15:13:34     39s] #  Bottom routing layer for shield is layer 1.
[04/24 15:13:34     39s] #  Start shielding step 1
[04/24 15:13:34     39s] #  Finished shielding step 1: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1486.75 (MB), peak = 1532.66 (MB)
[04/24 15:13:34     39s] #  Start shielding step 2 
[04/24 15:13:34     39s] #    Inner loop #1
[04/24 15:13:34     39s] #    Inner loop #2
[04/24 15:13:34     39s] #  Finished shielding step 2:   cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1486.89 (MB), peak = 1532.66 (MB)
[04/24 15:13:34     39s] #  Start shielding step 3
[04/24 15:13:34     39s] #    Start loop 1
[04/24 15:13:34     39s] #    Finished loop 1 cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1488.26 (MB), peak = 1532.66 (MB)
[04/24 15:13:34     39s] #  Finished shielding step 3: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1488.26 (MB), peak = 1532.66 (MB)
[04/24 15:13:34     39s] #  Start shielding step 4
[04/24 15:13:34     39s] #    Inner loop #1
[04/24 15:13:34     39s] #  Finished shielding step 4:   cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1488.29 (MB), peak = 1532.66 (MB)
[04/24 15:13:34     39s] #    cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1488.29 (MB), peak = 1532.66 (MB)
[04/24 15:13:34     39s] #-------------------------------------------------------------------------------
[04/24 15:13:34     39s] #
[04/24 15:13:34     39s] #	Shielding Summary
[04/24 15:13:34     39s] #-------------------------------------------------------------------------------
[04/24 15:13:34     39s] #Primary shielding net(s): VSS 
[04/24 15:13:34     39s] #Opportunistic shielding net(s): VDD VDD1 
[04/24 15:13:34     39s] #
[04/24 15:13:34     39s] #Number of nets with shield attribute: 2
[04/24 15:13:34     39s] #Number of nets reported: 2
[04/24 15:13:34     39s] #Number of nets without shielding: 0
[04/24 15:13:34     39s] #Average ratio                   : 0.988
[04/24 15:13:34     39s] #
[04/24 15:13:34     39s] #Name   Average Length     Shield    Ratio
[04/24 15:13:34     39s] #Metal2:           4.3        7.2     0.842
[04/24 15:13:34     39s] #Metal3:          47.2       94.4     1.000
[04/24 15:13:34     39s] #Metal4:          31.2       61.7     0.990
[04/24 15:13:34     39s] #-------------------------------------------------------------------------------
[04/24 15:13:34     39s] #Bottom shield layer (Metal1) and above: 
[04/24 15:13:34     39s] #Average (BotShieldLayer) ratio  : 0.988
[04/24 15:13:34     39s] #
[04/24 15:13:34     39s] #Name    Actual Length     Shield    Ratio
[04/24 15:13:34     39s] #Metal2:           8.6       14.4     0.842
[04/24 15:13:34     39s] #Metal3:          94.4      188.8     1.000
[04/24 15:13:34     39s] #Metal4:          62.3      123.4     0.990
[04/24 15:13:34     39s] #-------------------------------------------------------------------------------
[04/24 15:13:34     39s] #Preferred routing layer range: Metal2 - Metal4
[04/24 15:13:34     39s] #Average (PrefLayerOnly) ratio   : 0.988
[04/24 15:13:34     39s] #
[04/24 15:13:34     39s] #Name    Actual Length     Shield    Ratio
[04/24 15:13:34     39s] #Metal2:           8.6       14.4     0.842
[04/24 15:13:34     39s] #Metal3:          94.4      188.8     1.000
[04/24 15:13:34     39s] #Metal4:          62.3      123.4     0.990
[04/24 15:13:34     39s] #-------------------------------------------------------------------------------
[04/24 15:13:34     39s] #Done Shielding:    cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1488.32 (MB), peak = 1532.66 (MB)
[04/24 15:13:34     39s] ### Time Record (Shielding) is uninstalled.
[04/24 15:13:34     39s] #detailRoute Statistics:
[04/24 15:13:34     39s] #Cpu time = 00:00:02
[04/24 15:13:34     39s] #Elapsed time = 00:00:02
[04/24 15:13:34     39s] #Increased memory = 9.22 (MB)
[04/24 15:13:34     39s] #Total memory = 1488.34 (MB)
[04/24 15:13:34     39s] #Peak memory = 1532.66 (MB)
[04/24 15:13:34     39s] #Skip updating routing design signature in db-snapshot flow
[04/24 15:13:34     39s] ### global_detail_route design signature (28): route=840739714 flt_obj=0 vio=1905142130 shield_wire=1662330678
[04/24 15:13:34     39s] ### Time Record (DB Export) is installed.
[04/24 15:13:34     39s] ### export design design signature (29): route=840739714 fixed_route=1788676178 flt_obj=0 vio=1905142130 swire=1905142130 shield_wire=1662330678 net_attr=1401527928 dirty_area=0 del_dirty_area=0 cell=918543102 placement=1468603463 pin_access=1373928836 inst_pattern=1 via=610195162 routing_via=1931186282
[04/24 15:13:34     39s] ### Time Record (DB Export) is uninstalled.
[04/24 15:13:34     39s] ### Time Record (Post Callback) is installed.
[04/24 15:13:34     39s] ### Time Record (Post Callback) is uninstalled.
[04/24 15:13:34     39s] #
[04/24 15:13:34     39s] #globalDetailRoute statistics:
[04/24 15:13:34     39s] #Cpu time = 00:00:07
[04/24 15:13:34     39s] #Elapsed time = 00:00:07
[04/24 15:13:34     39s] #Increased memory = 142.21 (MB)
[04/24 15:13:34     39s] #Total memory = 1481.11 (MB)
[04/24 15:13:34     39s] #Peak memory = 1532.66 (MB)
[04/24 15:13:34     39s] #Number of warnings = 5
[04/24 15:13:34     39s] #Total number of warnings = 6
[04/24 15:13:34     39s] #Number of fails = 0
[04/24 15:13:34     39s] #Total number of fails = 0
[04/24 15:13:34     39s] #Complete globalDetailRoute on Wed Apr 24 15:13:34 2024
[04/24 15:13:34     39s] #
[04/24 15:13:34     39s] ### Time Record (globalDetailRoute) is uninstalled.
[04/24 15:13:34     39s] % End globalDetailRoute (date=04/24 15:13:34, total cpu=0:00:07.1, real=0:00:07.0, peak res=1532.7M, current mem=1480.3M)
[04/24 15:13:34     39s] #**INFO: auto set of droutePostRouteSwapVia to multiCut
[04/24 15:13:34     39s] % Begin globalDetailRoute (date=04/24 15:13:34, mem=1480.3M)
[04/24 15:13:34     39s] 
[04/24 15:13:34     39s] globalDetailRoute
[04/24 15:13:34     39s] 
[04/24 15:13:34     39s] #Start globalDetailRoute on Wed Apr 24 15:13:34 2024
[04/24 15:13:34     39s] #
[04/24 15:13:34     39s] ### Time Record (globalDetailRoute) is installed.
[04/24 15:13:34     39s] ### Time Record (Pre Callback) is installed.
[04/24 15:13:34     39s] ### Time Record (Pre Callback) is uninstalled.
[04/24 15:13:34     39s] ### Time Record (DB Import) is installed.
[04/24 15:13:34     39s] ### Time Record (Timing Data Generation) is installed.
[04/24 15:13:34     39s] #Generating timing data, please wait...
[04/24 15:13:34     39s] #2676 total nets, 6 already routed, 6 will ignore in trialRoute
[04/24 15:13:34     39s] ### run_trial_route starts on Wed Apr 24 15:13:34 2024 with memory = 1480.34 (MB), peak = 1532.66 (MB)
[04/24 15:13:34     39s] ### run_trial_route cpu:00:00:00, real:00:00:00, mem:1.5 GB, peak:1.5 GB
[04/24 15:13:34     39s] ### dump_timing_file starts on Wed Apr 24 15:13:34 2024 with memory = 1485.92 (MB), peak = 1532.66 (MB)
[04/24 15:13:34     39s] ### extractRC starts on Wed Apr 24 15:13:34 2024 with memory = 1485.92 (MB), peak = 1532.66 (MB)
[04/24 15:13:34     40s] {RT rc125 0 4 4 0}
[04/24 15:13:34     40s] ### extractRC cpu:00:00:00, real:00:00:00, mem:1.5 GB, peak:1.5 GB
[04/24 15:13:34     40s] ### view AV_0100_wc_rc125_setup is active and enabled.
[04/24 15:13:34     40s] 0 out of 1 active views are pruned
[04/24 15:13:34     40s] #View pruning: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1486.00 (MB), peak = 1532.66 (MB)
[04/24 15:13:34     40s] ### generate_timing_data starts on Wed Apr 24 15:13:34 2024 with memory = 1486.00 (MB), peak = 1532.66 (MB)
[04/24 15:13:34     40s] #Reporting timing...
[04/24 15:13:34     40s] **WARN: (GLOBAL-100):	Global 'timing_report_backward_compatible_max_paths_reporting' has become obsolete. It will be removed in the next release.
[04/24 15:13:35     40s] ### report_timing starts on Wed Apr 24 15:13:35 2024 with memory = 1513.80 (MB), peak = 1532.66 (MB)
[04/24 15:13:36     42s] ### report_timing cpu:00:00:02, real:00:00:02, mem:1.6 GB, peak:1.6 GB
[04/24 15:13:36     42s] #Normalized TNS: 0.000 -> 0.000, r2r 0.000 -> 0.000, unit 1000.000, clk period 4.000 (ns)
[04/24 15:13:36     42s] #Stage 1: cpu time = 00:00:02, elapsed time = 00:00:02, memory = 1645.41 (MB), peak = 1649.17 (MB)
[04/24 15:13:36     42s] #Library Standard Delay: 25.50ps
[04/24 15:13:36     42s] #Slack threshold: 51.00ps
[04/24 15:13:36     42s] ### generate_net_cdm_timing starts on Wed Apr 24 15:13:36 2024 with memory = 1645.41 (MB), peak = 1649.17 (MB)
[04/24 15:13:37     42s] ### generate_net_cdm_timing cpu:00:00:00, real:00:00:00, mem:1.6 GB, peak:1.6 GB
[04/24 15:13:37     42s] #*** Analyzed 0 timing critical paths, and collected 0.
[04/24 15:13:37     42s] #Stage 2: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1645.72 (MB), peak = 1649.17 (MB)
[04/24 15:13:37     42s] ### Use bna from skp: 0
[04/24 15:13:37     42s] 
[04/24 15:13:37     42s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[04/24 15:13:37     42s] TLC MultiMap info (StdDelay):
[04/24 15:13:37     42s]   : AV_0100_bc_rc0_hold_dc + gpdk045_bc_lib + 1 + no RcCorner := 5.1ps
[04/24 15:13:37     42s]   : AV_0100_bc_rc0_hold_dc + gpdk045_bc_lib + 1 + rc0 := 11.6ps
[04/24 15:13:37     42s]   : AV_0100_wc_rc125_setup_dc + gpdk045_wc_lib + 1 + no RcCorner := 12.7ps
[04/24 15:13:37     42s]   : AV_0100_wc_rc125_setup_dc + gpdk045_wc_lib + 1 + rc125 := 25.6ps
[04/24 15:13:37     42s]  Setting StdDelay to: 25.6ps
[04/24 15:13:37     42s] 
[04/24 15:13:37     42s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[04/24 15:13:37     42s] {RT rc125 0 4 4 0}
[04/24 15:13:37     42s] #Stage 3: cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1660.66 (MB), peak = 1660.67 (MB)
[04/24 15:13:37     42s] #Default setup view is reset to AV_0100_wc_rc125_setup.
[04/24 15:13:37     42s] #Stage 4: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1660.67 (MB), peak = 1660.67 (MB)
[04/24 15:13:37     42s] ### generate_timing_data cpu:00:00:03, real:00:00:03, mem:1.6 GB, peak:1.6 GB
[04/24 15:13:37     42s] #Current view: AV_0100_wc_rc125_setup 
[04/24 15:13:37     42s] #Current enabled view: AV_0100_wc_rc125_setup 
[04/24 15:13:37     43s] #Generating timing data took: cpu time = 00:00:03, elapsed time = 00:00:03, memory = 1659.95 (MB), peak = 1668.46 (MB)
[04/24 15:13:37     43s] ### dump_timing_file cpu:00:00:03, real:00:00:03, mem:1.6 GB, peak:1.6 GB
[04/24 15:13:37     43s] #Done generating timing data.
[04/24 15:13:37     43s] ### Time Record (Timing Data Generation) is uninstalled.
[04/24 15:13:37     43s] #WARNING (NRIG-1303) The congestion map does not match the GCELL grid. Clearing the map.
[04/24 15:13:37     43s] ### Net info: total nets: 3059
[04/24 15:13:37     43s] ### Net info: dirty nets: 0
[04/24 15:13:37     43s] ### Net info: marked as disconnected nets: 0
[04/24 15:13:37     43s] #num needed restored net=0
[04/24 15:13:37     43s] #need_extraction net=0 (total=3059)
[04/24 15:13:37     43s] ### Net info: fully routed nets: 6
[04/24 15:13:37     43s] ### Net info: trivial (< 2 pins) nets: 513
[04/24 15:13:37     43s] ### Net info: unrouted nets: 2540
[04/24 15:13:37     43s] ### Net info: re-extraction nets: 0
[04/24 15:13:37     43s] ### Net info: ignored nets: 0
[04/24 15:13:37     43s] ### Net info: skip routing nets: 0
[04/24 15:13:37     43s] #WARNING (NRDB-2005) SPECIAL_NET VDD1 has special wires but no definitions for instance pins or top level pins. This will cause routability problems later.
[04/24 15:13:37     43s] ### import design signature (30): route=1896863398 fixed_route=1788676178 flt_obj=0 vio=1905142130 swire=1905142130 shield_wire=513808308 net_attr=2144933515 dirty_area=0 del_dirty_area=0 cell=918543102 placement=1468603463 pin_access=1373928836 inst_pattern=1 via=610195162 routing_via=1931186282
[04/24 15:13:37     43s] ### Time Record (DB Import) is uninstalled.
[04/24 15:13:37     43s] #NanoRoute Version 21.17-s075_1 NR230308-2354/21_17-UB
[04/24 15:13:37     43s] #RTESIG:78da95944d4fe3400c8639f32bac814357a2c5f67ce6c8ae5809091584d8bda22c999648
[04/24 15:13:37     43s] #       6d2a259303ff7e87c20544e3690e19297ef4daf3daf1d9f9dfeb07504c0bf2f301bd7d22
[04/24 15:13:37     43s] #       583eb0468d61ceda9a4ba6a71cfaf3539d9e9ddfdd3ffa00ab7a334498fddbed3617d0bc
[04/24 15:13:37     43s] #       76f5b67d8626aeea7193608829b5ddfac73bad118fc13d0650dbfcbdfd352605b321f539
[04/24 15:13:37     43s] #       7801e310fb2f6865f8186542a2cffc379a44e820f5e334a33f33425eb2741c7e943a1b0b
[04/24 15:13:37     43s] #       b8408bf981d96ab3abd3f755b3ab40bdb4eb976957897da1a04616ad321c64cf4d6ea481
[04/24 15:13:37     43s] #       59dba5b88efd21c6c29c3117866261c613d83250032d6c0158217089a2452d7a62c91430
[04/24 15:13:37     43s] #       ae80f1326383cc3894993c146c4bacb215896a0e599e0ab7df04b169c7ad30b18ee44bfa
[04/24 15:13:37     43s] #       40a0ae968fd7cbe59520e72b5bf4a384e0410da9ee9aba6f321bbb717b88cc57e9765d9c
[04/24 15:13:37     43s] #       a2188301f5fbe6f6763a2f6325f69d893eb49c81b743f3fec853f57684fdfb3df2111072
[04/24 15:13:37     43s] #       e6ad24768c89512e4ceb127399bc97760253e540493a0566e5b532c19cfc0756e02850
[04/24 15:13:37     43s] #
[04/24 15:13:37     43s] ### Time Record (Data Preparation) is installed.
[04/24 15:13:37     43s] #RTESIG:78da95944d4fe3400c8639f32bac814357a25ddbf39923bb622524541062b9a240a62552
[04/24 15:13:37     43s] #       9b4ac9e4b0ff7ea7850b08e2690e19297ef4daf3daf1d9f9e3d53d28a605f9f980de3e11
[04/24 15:13:37     43s] #       2cef59a3c630676dcd4fa6a71cfafb4b9d9e9ddfde3df800ab7a3344983def769b0b68fe
[04/24 15:13:37     43s] #       75f5b67d8126aeea7193608829b5ddfac71bad118fc13d0650dbfcbdfd3d2605b321f539
[04/24 15:13:37     43s] #       7801e310fb4f6865f8186542a28ffc179a44e820f5e334a33f32425eb2741c7e943a1b0b
[04/24 15:13:37     43s] #       b8408bf981d96ab3abd3d755b3ab40bdb6ebd76957897da1a04616ad321c64cf4d6ea481
[04/24 15:13:37     43s] #       59dba5b88efd778c8539632e0cc5c28c27b065a0065ad802b042e012458b5af4c4922960
[04/24 15:13:37     43s] #       5c01e365c606997128337928d89658652b12d51cb23c15eeb00962d38e5b61621dc997f4
[04/24 15:13:37     43s] #       81405d2e1fae96cb4b41ce57b6e84709c1831a52dd3575df643676e3f63b325fa5db7571
[04/24 15:13:37     43s] #       92aa34833ad8329d983118507fae6f6e24ae12078489deb59c81fd916bd81f79fcf64738
[04/24 15:13:37     43s] #       bcdf22ef0121675e5f626b9918e5c2b42ee90293f7d2f260aa1c2849a7c0acbc7f269893
[04/24 15:13:37     43s] #       ff86c63503
[04/24 15:13:37     43s] #
[04/24 15:13:37     43s] ### Time Record (Data Preparation) is uninstalled.
[04/24 15:13:37     43s] ### Time Record (Global Routing) is installed.
[04/24 15:13:37     43s] ### Time Record (Global Routing) is uninstalled.
[04/24 15:13:37     43s] ### Time Record (Data Preparation) is installed.
[04/24 15:13:37     43s] #Start routing data preparation on Wed Apr 24 15:13:37 2024
[04/24 15:13:37     43s] #
[04/24 15:13:37     43s] #Minimum voltage of a net in the design = 0.000.
[04/24 15:13:37     43s] #Maximum voltage of a net in the design = 1.100.
[04/24 15:13:37     43s] #Voltage range [0.000 - 1.100] has 3056 nets.
[04/24 15:13:37     43s] #Voltage range [0.900 - 1.100] has 1 net.
[04/24 15:13:37     43s] #Voltage range [1.000 - 1.000] has 1 net.
[04/24 15:13:37     43s] #Voltage range [0.000 - 0.000] has 1 net.
[04/24 15:13:37     43s] #Build and mark too close pins for the same net.
[04/24 15:13:37     43s] ### Time Record (Cell Pin Access) is installed.
[04/24 15:13:37     43s] #Initial pin access analysis.
[04/24 15:13:37     43s] #Detail pin access analysis.
[04/24 15:13:37     43s] ### Time Record (Cell Pin Access) is uninstalled.
[04/24 15:13:38     43s] # Metal1       H   Track-Pitch = 0.19000    Line-2-Via Pitch = 0.13000
[04/24 15:13:38     43s] # Metal2       V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.15000
[04/24 15:13:38     43s] # Metal3       H   Track-Pitch = 0.19000    Line-2-Via Pitch = 0.15000
[04/24 15:13:38     43s] # Metal4       V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.15000
[04/24 15:13:38     43s] # Metal5       H   Track-Pitch = 0.19000    Line-2-Via Pitch = 0.15000
[04/24 15:13:38     43s] # Metal6       V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.15000
[04/24 15:13:38     43s] # Metal7       H   Track-Pitch = 0.19000    Line-2-Via Pitch = 0.15000
[04/24 15:13:38     43s] # Metal8       V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.15000
[04/24 15:13:38     43s] # Metal9       H   Track-Pitch = 0.19000    Line-2-Via Pitch = 0.15000
[04/24 15:13:38     43s] # Metal10      V   Track-Pitch = 0.50000    Line-2-Via Pitch = 0.42000
[04/24 15:13:38     43s] # Metal11      H   Track-Pitch = 0.47500    Line-2-Via Pitch = 0.43000
[04/24 15:13:38     43s] #Bottom routing layer index=1(Metal1), bottom routing layer for shielding=1(Metal1), bottom shield layer=1(Metal1)
[04/24 15:13:38     43s] #shield_bottom_stripe_layer=1(Metal1), shield_top_stripe_layer=4(Metal4)
[04/24 15:13:38     43s] #pin_access_rlayer=2(Metal2)
[04/24 15:13:38     43s] #shield_top_dpt_rlayer=-1 top_rlayer=4 top_trim_metal_rlayer=-1 rlayer_lowest=1 bottom_rlayer=1
[04/24 15:13:38     43s] #enable_trim_layer_shield=F enable_dpt_layer_shield=F has_line_end_grid=F
[04/24 15:13:38     43s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1671.52 (MB), peak = 1673.68 (MB)
[04/24 15:13:38     43s] #Regenerating Ggrids automatically.
[04/24 15:13:38     43s] #Auto generating G-grids with size=15 tracks, using layer Metal2's pitch = 0.20000.
[04/24 15:13:38     43s] #Using automatically generated G-grids.
[04/24 15:13:38     44s] #Done routing data preparation.
[04/24 15:13:38     44s] #cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1708.61 (MB), peak = 1709.12 (MB)
[04/24 15:13:38     44s] ### Time Record (Data Preparation) is uninstalled.
[04/24 15:13:38     44s] #
[04/24 15:13:38     44s] #Summary of active signal nets routing constraints set by OPT:
[04/24 15:13:38     44s] #	preferred routing layers      : 0
[04/24 15:13:38     44s] #	preferred routing layer effort: 0
[04/24 15:13:38     44s] #	preferred extra space         : 0
[04/24 15:13:38     44s] #	preferred multi-cut via       : 0
[04/24 15:13:38     44s] #	avoid detour                  : 0
[04/24 15:13:38     44s] #	expansion ratio               : 0
[04/24 15:13:38     44s] #	net priority                  : 0
[04/24 15:13:38     44s] #	s2s control                   : 0
[04/24 15:13:38     44s] #	avoid chaining                : 0
[04/24 15:13:38     44s] #	inst-based stacking via       : 0
[04/24 15:13:38     44s] #
[04/24 15:13:38     44s] #Summary of active signal nets routing constraints set by USER:
[04/24 15:13:38     44s] #	preferred routing layers      : 0
[04/24 15:13:38     44s] #	preferred routing layer effort     : 0
[04/24 15:13:38     44s] #	preferred extra space              : 0
[04/24 15:13:38     44s] #	preferred multi-cut via            : 0
[04/24 15:13:38     44s] #	avoid detour                       : 0
[04/24 15:13:38     44s] #	net weight                         : 0
[04/24 15:13:38     44s] #	avoid chaining                     : 0
[04/24 15:13:38     44s] #	cell-based stacking via (required) : 0
[04/24 15:13:38     44s] #	cell-based stacking via (optional) : 0
[04/24 15:13:38     44s] #
[04/24 15:13:38     44s] #Start timing driven prevention iteration...
[04/24 15:13:38     44s] ### td_prevention_read_timing_data starts on Wed Apr 24 15:13:38 2024 with memory = 1708.62 (MB), peak = 1709.12 (MB)
[04/24 15:13:38     44s] ### td_prevention_read_timing_data cpu:00:00:00, real:00:00:00, mem:1.7 GB, peak:1.7 GB
[04/24 15:13:38     44s] #
[04/24 15:13:38     44s] #----------------------------------------------------
[04/24 15:13:38     44s] # Summary of active signal nets routing constraints
[04/24 15:13:38     44s] #+--------------------------+-----------+
[04/24 15:13:38     44s] #+--------------------------+-----------+
[04/24 15:13:38     44s] #
[04/24 15:13:38     44s] #----------------------------------------------------
[04/24 15:13:38     44s] #Done timing-driven prevention
[04/24 15:13:38     44s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1709.05 (MB), peak = 1709.12 (MB)
[04/24 15:13:38     44s] #Total number of trivial nets (e.g. < 2 pins) = 513 (skipped).
[04/24 15:13:38     44s] #Total number of routable nets = 2546.
[04/24 15:13:38     44s] #Total number of nets in the design = 3059.
[04/24 15:13:38     44s] #2540 routable nets do not have any wires.
[04/24 15:13:38     44s] #6 routable nets have routed wires.
[04/24 15:13:38     44s] #2540 nets will be global routed.
[04/24 15:13:38     44s] #6 detail routed (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
[04/24 15:13:38     44s] ### Time Record (Data Preparation) is installed.
[04/24 15:13:38     44s] #
[04/24 15:13:38     44s] #Finished routing data preparation on Wed Apr 24 15:13:38 2024
[04/24 15:13:38     44s] #
[04/24 15:13:38     44s] #Cpu time = 00:00:00
[04/24 15:13:38     44s] #Elapsed time = 00:00:00
[04/24 15:13:38     44s] #Increased memory = 0.03 (MB)
[04/24 15:13:38     44s] #Total memory = 1709.07 (MB)
[04/24 15:13:38     44s] #Peak memory = 1709.12 (MB)
[04/24 15:13:38     44s] #
[04/24 15:13:38     44s] ### Time Record (Data Preparation) is uninstalled.
[04/24 15:13:38     44s] ### Time Record (Global Routing) is installed.
[04/24 15:13:38     44s] #
[04/24 15:13:38     44s] #Start global routing on Wed Apr 24 15:13:38 2024
[04/24 15:13:38     44s] #
[04/24 15:13:38     44s] #
[04/24 15:13:38     44s] #Start global routing initialization on Wed Apr 24 15:13:38 2024
[04/24 15:13:38     44s] #
[04/24 15:13:38     44s] #Number of eco nets is 0
[04/24 15:13:38     44s] #
[04/24 15:13:38     44s] #Start global routing data preparation on Wed Apr 24 15:13:38 2024
[04/24 15:13:38     44s] #
[04/24 15:13:38     44s] ### build_merged_routing_blockage_rect_list starts on Wed Apr 24 15:13:38 2024 with memory = 1709.43 (MB), peak = 1709.43 (MB)
[04/24 15:13:38     44s] ### build_merged_routing_blockage_rect_list cpu:00:00:00, real:00:00:00, mem:1.7 GB, peak:1.7 GB
[04/24 15:13:38     44s] #Start routing resource analysis on Wed Apr 24 15:13:38 2024
[04/24 15:13:38     44s] #
[04/24 15:13:38     44s] ### init_is_bin_blocked starts on Wed Apr 24 15:13:38 2024 with memory = 1709.45 (MB), peak = 1709.45 (MB)
[04/24 15:13:38     44s] ### init_is_bin_blocked cpu:00:00:00, real:00:00:00, mem:1.7 GB, peak:1.7 GB
[04/24 15:13:38     44s] ### PDHT_Row_Thread::compute_flow_cap starts on Wed Apr 24 15:13:38 2024 with memory = 1710.11 (MB), peak = 1710.11 (MB)
[04/24 15:13:38     44s] ### PDHT_Row_Thread::compute_flow_cap cpu:00:00:00, real:00:00:00, mem:1.7 GB, peak:1.7 GB
[04/24 15:13:38     44s] ### adjust_flow_cap starts on Wed Apr 24 15:13:38 2024 with memory = 1710.36 (MB), peak = 1710.36 (MB)
[04/24 15:13:38     44s] ### adjust_flow_cap cpu:00:00:00, real:00:00:00, mem:1.7 GB, peak:1.7 GB
[04/24 15:13:38     44s] ### adjust_flow_per_partial_route_obs starts on Wed Apr 24 15:13:38 2024 with memory = 1710.37 (MB), peak = 1710.37 (MB)
[04/24 15:13:38     44s] ### adjust_flow_per_partial_route_obs cpu:00:00:00, real:00:00:00, mem:1.7 GB, peak:1.7 GB
[04/24 15:13:38     44s] ### set_via_blocked starts on Wed Apr 24 15:13:38 2024 with memory = 1710.37 (MB), peak = 1710.37 (MB)
[04/24 15:13:38     44s] ### set_via_blocked cpu:00:00:00, real:00:00:00, mem:1.7 GB, peak:1.7 GB
[04/24 15:13:38     44s] ### copy_flow starts on Wed Apr 24 15:13:38 2024 with memory = 1710.37 (MB), peak = 1710.37 (MB)
[04/24 15:13:38     44s] ### copy_flow cpu:00:00:00, real:00:00:00, mem:1.7 GB, peak:1.7 GB
[04/24 15:13:38     44s] #Routing resource analysis is done on Wed Apr 24 15:13:38 2024
[04/24 15:13:38     44s] #
[04/24 15:13:38     44s] ### report_flow_cap starts on Wed Apr 24 15:13:38 2024 with memory = 1710.37 (MB), peak = 1710.37 (MB)
[04/24 15:13:38     44s] #  Resource Analysis:
[04/24 15:13:38     44s] #
[04/24 15:13:38     44s] #               Routing  #Avail      #Track     #Total     %Gcell
[04/24 15:13:38     44s] #  Layer      Direction   Track     Blocked      Gcell    Blocked
[04/24 15:13:38     44s] #  --------------------------------------------------------------
[04/24 15:13:38     44s] #  Metal1         H        1032         358        8536     6.01%
[04/24 15:13:38     44s] #  Metal2         V        1114         336        8536     4.39%
[04/24 15:13:38     44s] #  Metal3         H        1260         130        8536     0.00%
[04/24 15:13:38     44s] #  Metal4         V        1090         360        8536     6.08%
[04/24 15:13:38     44s] #  --------------------------------------------------------------
[04/24 15:13:38     44s] #  Total                   4497      20.76%       34144     4.12%
[04/24 15:13:38     44s] #
[04/24 15:13:38     44s] #  2 nets (0.07%) with 1 preferred extra spacing.
[04/24 15:13:38     44s] #
[04/24 15:13:38     44s] #
[04/24 15:13:38     44s] ### report_flow_cap cpu:00:00:00, real:00:00:00, mem:1.7 GB, peak:1.7 GB
[04/24 15:13:38     44s] ### analyze_m2_tracks starts on Wed Apr 24 15:13:38 2024 with memory = 1710.38 (MB), peak = 1710.38 (MB)
[04/24 15:13:38     44s] ### analyze_m2_tracks cpu:00:00:00, real:00:00:00, mem:1.7 GB, peak:1.7 GB
[04/24 15:13:38     44s] ### report_initial_resource starts on Wed Apr 24 15:13:38 2024 with memory = 1710.38 (MB), peak = 1710.38 (MB)
[04/24 15:13:38     44s] ### report_initial_resource cpu:00:00:00, real:00:00:00, mem:1.7 GB, peak:1.7 GB
[04/24 15:13:38     44s] ### mark_pg_pins_accessibility starts on Wed Apr 24 15:13:38 2024 with memory = 1710.38 (MB), peak = 1710.38 (MB)
[04/24 15:13:38     44s] ### mark_pg_pins_accessibility cpu:00:00:00, real:00:00:00, mem:1.7 GB, peak:1.7 GB
[04/24 15:13:38     44s] ### set_net_region starts on Wed Apr 24 15:13:38 2024 with memory = 1710.39 (MB), peak = 1710.39 (MB)
[04/24 15:13:38     44s] ### set_net_region cpu:00:00:00, real:00:00:00, mem:1.7 GB, peak:1.7 GB
[04/24 15:13:38     44s] #
[04/24 15:13:38     44s] #Global routing data preparation is done on Wed Apr 24 15:13:38 2024
[04/24 15:13:38     44s] #
[04/24 15:13:38     44s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1710.39 (MB), peak = 1710.39 (MB)
[04/24 15:13:38     44s] #
[04/24 15:13:38     44s] ### prepare_level starts on Wed Apr 24 15:13:38 2024 with memory = 1710.40 (MB), peak = 1710.40 (MB)
[04/24 15:13:38     44s] ### init level 1 starts on Wed Apr 24 15:13:38 2024 with memory = 1710.41 (MB), peak = 1710.41 (MB)
[04/24 15:13:38     44s] ### init level 1 cpu:00:00:00, real:00:00:00, mem:1.7 GB, peak:1.7 GB
[04/24 15:13:38     44s] ### Level 1 hgrid = 97 X 88
[04/24 15:13:38     44s] ### prepare_level_flow starts on Wed Apr 24 15:13:38 2024 with memory = 1710.45 (MB), peak = 1710.45 (MB)
[04/24 15:13:38     44s] ### prepare_level_flow cpu:00:00:00, real:00:00:00, mem:1.7 GB, peak:1.7 GB
[04/24 15:13:38     44s] ### prepare_level cpu:00:00:00, real:00:00:00, mem:1.7 GB, peak:1.7 GB
[04/24 15:13:38     44s] #
[04/24 15:13:38     44s] #Global routing initialization is done on Wed Apr 24 15:13:38 2024
[04/24 15:13:38     44s] #
[04/24 15:13:38     44s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1710.46 (MB), peak = 1710.46 (MB)
[04/24 15:13:38     44s] #
[04/24 15:13:38     44s] #Skip 1/2 round for no nets in the round...
[04/24 15:13:38     44s] #Route nets in 2/2 round...
[04/24 15:13:38     44s] #start global routing iteration 1...
[04/24 15:13:38     44s] ### init_flow_edge starts on Wed Apr 24 15:13:38 2024 with memory = 1710.50 (MB), peak = 1710.50 (MB)
[04/24 15:13:38     44s] ### init_flow_edge cpu:00:00:00, real:00:00:00, mem:1.7 GB, peak:1.7 GB
[04/24 15:13:38     44s] ### cal_flow starts on Wed Apr 24 15:13:38 2024 with memory = 1713.99 (MB), peak = 1713.99 (MB)
[04/24 15:13:38     44s] ### cal_flow cpu:00:00:00, real:00:00:00, mem:1.7 GB, peak:1.7 GB
[04/24 15:13:38     44s] ### routing at level 1 (topmost level) iter 0
[04/24 15:13:39     44s] ### measure_qor starts on Wed Apr 24 15:13:39 2024 with memory = 1718.86 (MB), peak = 1718.86 (MB)
[04/24 15:13:39     44s] ### measure_congestion starts on Wed Apr 24 15:13:39 2024 with memory = 1718.86 (MB), peak = 1718.86 (MB)
[04/24 15:13:39     44s] ### measure_congestion cpu:00:00:00, real:00:00:00, mem:1.7 GB, peak:1.7 GB
[04/24 15:13:39     44s] ### measure_qor cpu:00:00:00, real:00:00:00, mem:1.7 GB, peak:1.7 GB
[04/24 15:13:39     44s] #cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1718.87 (MB), peak = 1718.87 (MB)
[04/24 15:13:39     44s] #
[04/24 15:13:39     44s] #start global routing iteration 2...
[04/24 15:13:39     44s] ### routing at level 1 (topmost level) iter 1
[04/24 15:13:40     45s] ### measure_qor starts on Wed Apr 24 15:13:40 2024 with memory = 1719.94 (MB), peak = 1719.94 (MB)
[04/24 15:13:40     45s] ### measure_congestion starts on Wed Apr 24 15:13:40 2024 with memory = 1719.94 (MB), peak = 1719.94 (MB)
[04/24 15:13:40     45s] ### measure_congestion cpu:00:00:00, real:00:00:00, mem:1.7 GB, peak:1.7 GB
[04/24 15:13:40     45s] ### measure_qor cpu:00:00:00, real:00:00:00, mem:1.7 GB, peak:1.7 GB
[04/24 15:13:40     45s] #cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1719.18 (MB), peak = 1719.94 (MB)
[04/24 15:13:40     45s] #
[04/24 15:13:40     45s] ### route_end starts on Wed Apr 24 15:13:40 2024 with memory = 1719.19 (MB), peak = 1719.94 (MB)
[04/24 15:13:40     45s] #
[04/24 15:13:40     45s] #Total number of trivial nets (e.g. < 2 pins) = 513 (skipped).
[04/24 15:13:40     45s] #Total number of routable nets = 2546.
[04/24 15:13:40     45s] #Total number of nets in the design = 3059.
[04/24 15:13:40     45s] #
[04/24 15:13:40     45s] #2546 routable nets have routed wires.
[04/24 15:13:40     45s] #6 detail routed (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
[04/24 15:13:40     45s] #
[04/24 15:13:40     45s] #Routed nets constraints summary:
[04/24 15:13:40     45s] #----------------------------------
[04/24 15:13:40     45s] #             Rules   Unconstrained  
[04/24 15:13:40     45s] #----------------------------------
[04/24 15:13:40     45s] #           Default            2540  
[04/24 15:13:40     45s] #  default_2x_space               0  
[04/24 15:13:40     45s] #----------------------------------
[04/24 15:13:40     45s] #             Total            2540  
[04/24 15:13:40     45s] #----------------------------------
[04/24 15:13:40     45s] #
[04/24 15:13:40     45s] #Routing constraints summary of the whole design:
[04/24 15:13:40     45s] #--------------------------------------------------------------------------
[04/24 15:13:40     45s] #             Rules   Shielding   Pref Layer   Avoid Detour   Unconstrained  
[04/24 15:13:40     45s] #--------------------------------------------------------------------------
[04/24 15:13:40     45s] #           Default           0            0              0            2540  
[04/24 15:13:40     45s] #  default_2x_space           2            4              4               0  
[04/24 15:13:40     45s] #--------------------------------------------------------------------------
[04/24 15:13:40     45s] #             Total           2            4              4            2540  
[04/24 15:13:40     45s] #--------------------------------------------------------------------------
[04/24 15:13:40     45s] #
[04/24 15:13:40     45s] ### adjust_flow_per_partial_route_obs starts on Wed Apr 24 15:13:40 2024 with memory = 1719.20 (MB), peak = 1719.94 (MB)
[04/24 15:13:40     45s] ### adjust_flow_per_partial_route_obs cpu:00:00:00, real:00:00:00, mem:1.7 GB, peak:1.7 GB
[04/24 15:13:40     45s] ### cal_base_flow starts on Wed Apr 24 15:13:40 2024 with memory = 1719.20 (MB), peak = 1719.94 (MB)
[04/24 15:13:40     45s] ### init_flow_edge starts on Wed Apr 24 15:13:40 2024 with memory = 1719.20 (MB), peak = 1719.94 (MB)
[04/24 15:13:40     45s] ### init_flow_edge cpu:00:00:00, real:00:00:00, mem:1.7 GB, peak:1.7 GB
[04/24 15:13:40     45s] ### cal_flow starts on Wed Apr 24 15:13:40 2024 with memory = 1719.22 (MB), peak = 1719.94 (MB)
[04/24 15:13:40     45s] ### cal_flow cpu:00:00:00, real:00:00:00, mem:1.7 GB, peak:1.7 GB
[04/24 15:13:40     45s] ### cal_base_flow cpu:00:00:00, real:00:00:00, mem:1.7 GB, peak:1.7 GB
[04/24 15:13:40     45s] ### report_overcon starts on Wed Apr 24 15:13:40 2024 with memory = 1719.23 (MB), peak = 1719.94 (MB)
[04/24 15:13:40     45s] #
[04/24 15:13:40     45s] #  Congestion Analysis: (blocked Gcells are excluded)
[04/24 15:13:40     45s] #
[04/24 15:13:40     45s] #                 OverCon       OverCon       OverCon          
[04/24 15:13:40     45s] #                  #Gcell        #Gcell        #Gcell    %Gcell
[04/24 15:13:40     45s] #     Layer         (1-2)         (3-4)         (5-6)   OverCon  Flow/Cap
[04/24 15:13:40     45s] #  --------------------------------------------------------------------------
[04/24 15:13:40     45s] #  Metal1        0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)     0.26  
[04/24 15:13:40     45s] #  Metal2       18(0.21%)      2(0.02%)      1(0.01%)   (0.25%)     0.30  
[04/24 15:13:40     45s] #  Metal3        2(0.02%)      0(0.00%)      0(0.00%)   (0.02%)     0.26  
[04/24 15:13:40     45s] #  Metal4        0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)     0.27  
[04/24 15:13:40     45s] #  --------------------------------------------------------------------------
[04/24 15:13:40     45s] #     Total     20(0.06%)      2(0.01%)      1(0.00%)   (0.07%)
[04/24 15:13:40     45s] #
[04/24 15:13:40     45s] #  The worst congested Gcell overcon (routing demand over resource in number of tracks) = 6
[04/24 15:13:40     45s] #  Overflow after GR: 0.01% H + 0.06% V
[04/24 15:13:40     45s] #
[04/24 15:13:40     45s] ### report_overcon cpu:00:00:00, real:00:00:00, mem:1.7 GB, peak:1.7 GB
[04/24 15:13:40     45s] ### cal_base_flow starts on Wed Apr 24 15:13:40 2024 with memory = 1719.25 (MB), peak = 1719.94 (MB)
[04/24 15:13:40     45s] ### init_flow_edge starts on Wed Apr 24 15:13:40 2024 with memory = 1719.25 (MB), peak = 1719.94 (MB)
[04/24 15:13:40     45s] ### init_flow_edge cpu:00:00:00, real:00:00:00, mem:1.7 GB, peak:1.7 GB
[04/24 15:13:40     45s] ### cal_flow starts on Wed Apr 24 15:13:40 2024 with memory = 1719.26 (MB), peak = 1719.94 (MB)
[04/24 15:13:40     45s] ### cal_flow cpu:00:00:00, real:00:00:00, mem:1.7 GB, peak:1.7 GB
[04/24 15:13:40     45s] ### cal_base_flow cpu:00:00:00, real:00:00:00, mem:1.7 GB, peak:1.7 GB
[04/24 15:13:40     45s] ### generate_cong_map_content starts on Wed Apr 24 15:13:40 2024 with memory = 1719.26 (MB), peak = 1719.94 (MB)
[04/24 15:13:40     45s] ### Sync with Inovus CongMap starts on Wed Apr 24 15:13:40 2024 with memory = 1719.27 (MB), peak = 1719.94 (MB)
[04/24 15:13:40     45s] #Hotspot report including placement blocked areas
[04/24 15:13:40     45s] OPERPROF: Starting HotSpotCal at level 1, MEM:2240.6M, EPOCH TIME: 1713964420.415917
[04/24 15:13:40     45s] [hotspot] +----------------+-------------------+-------------------+-------------------------------------+
[04/24 15:13:40     45s] [hotspot] |      layer     |    max hotspot    |   total hotspot   |            hotspot bbox             |
[04/24 15:13:40     45s] [hotspot] +----------------+-------------------+-------------------+-------------------------------------+
[04/24 15:13:40     45s] [hotspot] |   Metal1(H)    |              2.00 |             11.00 |    68.39    88.92    82.08    95.75 |
[04/24 15:13:40     45s] [hotspot] |   Metal2(V)    |              0.00 |              0.00 |   (none)                            |
[04/24 15:13:40     45s] [hotspot] |   Metal3(H)    |              0.00 |              0.00 |   (none)                            |
[04/24 15:13:40     45s] [hotspot] |   Metal4(V)    |              0.00 |              0.00 |   (none)                            |
[04/24 15:13:40     45s] [hotspot] +----------------+-------------------+-------------------+-------------------------------------+
[04/24 15:13:40     45s] [hotspot] |      worst     | (Metal1)     2.00 | (Metal1)    11.00 |                                     |
[04/24 15:13:40     45s] [hotspot] +----------------+-------------------+-------------------+-------------------------------------+
[04/24 15:13:40     45s] [hotspot] |   all layers   |              0.00 |              0.00 |                                     |
[04/24 15:13:40     45s] [hotspot] +----------------+-------------------+-------------------+-------------------------------------+
[04/24 15:13:40     45s] Local HotSpot Analysis (blockage included) (3d): normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[04/24 15:13:40     45s] Local HotSpot Analysis (blockage included) (3d): normalized congestion max/total hotspot area = 0.00/0.00 (area is in unit of 4 std-cell row bins)
[04/24 15:13:40     45s] [hotspot] max/total 0.00/0.00, big hotspot (>10) total 0.00
[04/24 15:13:40     45s] OPERPROF: Finished HotSpotCal at level 1, CPU:0.010, REAL:0.011, MEM:2256.6M, EPOCH TIME: 1713964420.427083
[04/24 15:13:40     45s] ### Sync with Inovus CongMap cpu:00:00:00, real:00:00:00, mem:1.7 GB, peak:1.7 GB
[04/24 15:13:40     45s] ### generate_cong_map_content cpu:00:00:00, real:00:00:00, mem:1.7 GB, peak:1.7 GB
[04/24 15:13:40     45s] ### update starts on Wed Apr 24 15:13:40 2024 with memory = 1720.11 (MB), peak = 1720.11 (MB)
[04/24 15:13:40     45s] #Complete Global Routing.
[04/24 15:13:40     45s] #Total number of nets with non-default rule or having extra spacing = 6
[04/24 15:13:40     45s] #Total wire length = 94350 um.
[04/24 15:13:40     45s] #Total half perimeter of net bounding box = 89443 um.
[04/24 15:13:40     45s] #Total wire length on LAYER Metal1 = 4236 um.
[04/24 15:13:40     45s] #Total wire length on LAYER Metal2 = 14471 um.
[04/24 15:13:40     45s] #Total wire length on LAYER Metal3 = 60204 um.
[04/24 15:13:40     45s] #Total wire length on LAYER Metal4 = 15440 um.
[04/24 15:13:40     45s] #Total wire length on LAYER Metal5 = 0 um.
[04/24 15:13:40     45s] #Total wire length on LAYER Metal6 = 0 um.
[04/24 15:13:40     45s] #Total wire length on LAYER Metal7 = 0 um.
[04/24 15:13:40     45s] #Total wire length on LAYER Metal8 = 0 um.
[04/24 15:13:40     45s] #Total wire length on LAYER Metal9 = 0 um.
[04/24 15:13:40     45s] #Total wire length on LAYER Metal10 = 0 um.
[04/24 15:13:40     45s] #Total wire length on LAYER Metal11 = 0 um.
[04/24 15:13:40     45s] #Total number of vias = 13434
[04/24 15:13:40     45s] #Up-Via Summary (total 13434):
[04/24 15:13:40     45s] #           
[04/24 15:13:40     45s] #-----------------------
[04/24 15:13:40     45s] # Metal1           7140
[04/24 15:13:40     45s] # Metal2           4989
[04/24 15:13:40     45s] # Metal3           1305
[04/24 15:13:40     45s] #-----------------------
[04/24 15:13:40     45s] #                 13434 
[04/24 15:13:40     45s] #
[04/24 15:13:40     45s] #Total number of involved regular nets 356
[04/24 15:13:40     45s] #Maximum src to sink distance  281.9
[04/24 15:13:40     45s] #Average of max src_to_sink distance  101.8
[04/24 15:13:40     45s] #Average of ave src_to_sink distance  76.2
[04/24 15:13:40     45s] ### update cpu:00:00:00, real:00:00:00, mem:1.7 GB, peak:1.7 GB
[04/24 15:13:40     45s] ### report_overcon starts on Wed Apr 24 15:13:40 2024 with memory = 1720.12 (MB), peak = 1720.54 (MB)
[04/24 15:13:40     45s] ### report_overcon cpu:00:00:00, real:00:00:00, mem:1.7 GB, peak:1.7 GB
[04/24 15:13:40     45s] ### report_overcon starts on Wed Apr 24 15:13:40 2024 with memory = 1720.12 (MB), peak = 1720.54 (MB)
[04/24 15:13:40     45s] #Max overcon = 6 tracks.
[04/24 15:13:40     45s] #Total overcon = 0.07%.
[04/24 15:13:40     45s] #Worst layer Gcell overcon rate = 0.02%.
[04/24 15:13:40     45s] ### report_overcon cpu:00:00:00, real:00:00:00, mem:1.7 GB, peak:1.7 GB
[04/24 15:13:40     45s] ### route_end cpu:00:00:00, real:00:00:00, mem:1.7 GB, peak:1.7 GB
[04/24 15:13:40     45s] ### global_route design signature (33): route=198952105 net_attr=1701627411
[04/24 15:13:40     45s] #
[04/24 15:13:40     45s] #Global routing statistics:
[04/24 15:13:40     45s] #Cpu time = 00:00:02
[04/24 15:13:40     45s] #Elapsed time = 00:00:02
[04/24 15:13:40     45s] #Increased memory = 11.05 (MB)
[04/24 15:13:40     45s] #Total memory = 1720.12 (MB)
[04/24 15:13:40     45s] #Peak memory = 1720.54 (MB)
[04/24 15:13:40     45s] #
[04/24 15:13:40     45s] #Finished global routing on Wed Apr 24 15:13:40 2024
[04/24 15:13:40     45s] #
[04/24 15:13:40     45s] #
[04/24 15:13:40     45s] ### Time Record (Global Routing) is uninstalled.
[04/24 15:13:40     45s] ### Time Record (Data Preparation) is installed.
[04/24 15:13:40     45s] ### Time Record (Data Preparation) is uninstalled.
[04/24 15:13:40     45s] ### track-assign external-init starts on Wed Apr 24 15:13:40 2024 with memory = 1719.52 (MB), peak = 1720.54 (MB)
[04/24 15:13:40     45s] ### Time Record (Track Assignment) is installed.
[04/24 15:13:40     45s] ### Time Record (Track Assignment) is uninstalled.
[04/24 15:13:40     45s] ### track-assign external-init cpu:00:00:00, real:00:00:00, mem:1.7 GB, peak:1.7 GB
[04/24 15:13:40     45s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1719.52 (MB), peak = 1720.54 (MB)
[04/24 15:13:40     45s] ### track-assign engine-init starts on Wed Apr 24 15:13:40 2024 with memory = 1719.52 (MB), peak = 1720.54 (MB)
[04/24 15:13:40     45s] ### Time Record (Track Assignment) is installed.
[04/24 15:13:40     45s] ### track-assign engine-init cpu:00:00:00, real:00:00:00, mem:1.7 GB, peak:1.7 GB
[04/24 15:13:40     45s] ### track-assign core-engine starts on Wed Apr 24 15:13:40 2024 with memory = 1719.58 (MB), peak = 1720.54 (MB)
[04/24 15:13:40     45s] #Start Track Assignment.
[04/24 15:13:40     45s] #Done with 3531 horizontal wires in 3 hboxes and 3413 vertical wires in 3 hboxes.
[04/24 15:13:40     46s] #Done with 827 horizontal wires in 3 hboxes and 694 vertical wires in 3 hboxes.
[04/24 15:13:41     46s] #Done with 3 horizontal wires in 3 hboxes and 3 vertical wires in 3 hboxes.
[04/24 15:13:41     46s] #
[04/24 15:13:41     46s] #Track assignment summary:
[04/24 15:13:41     46s] # layer   (wire length)   (overlap)     (long ovlp)	(with obs/pg/clk)  
[04/24 15:13:41     46s] #------------------------------------------------------------------------
[04/24 15:13:41     46s] # Metal1      4232.20 	 81.67%  	  0.00% 	 81.67%
[04/24 15:13:41     46s] # Metal2     13944.92 	  0.10%  	  0.00% 	  0.00%
[04/24 15:13:41     46s] # Metal3     59504.64 	  0.07%  	  0.00% 	  0.01%
[04/24 15:13:41     46s] # Metal4     15146.16 	  0.02%  	  0.00% 	  0.01%
[04/24 15:13:41     46s] #------------------------------------------------------------------------
[04/24 15:13:41     46s] # All       92827.92  	  3.78% 	  0.00% 	  0.01%
[04/24 15:13:41     46s] #Complete Track Assignment.
[04/24 15:13:41     46s] #Total number of nets with non-default rule or having extra spacing = 6
[04/24 15:13:41     46s] #Total wire length = 93795 um.
[04/24 15:13:41     46s] #Total half perimeter of net bounding box = 89443 um.
[04/24 15:13:41     46s] #Total wire length on LAYER Metal1 = 4228 um.
[04/24 15:13:41     46s] #Total wire length on LAYER Metal2 = 14122 um.
[04/24 15:13:41     46s] #Total wire length on LAYER Metal3 = 60072 um.
[04/24 15:13:41     46s] #Total wire length on LAYER Metal4 = 15374 um.
[04/24 15:13:41     46s] #Total wire length on LAYER Metal5 = 0 um.
[04/24 15:13:41     46s] #Total wire length on LAYER Metal6 = 0 um.
[04/24 15:13:41     46s] #Total wire length on LAYER Metal7 = 0 um.
[04/24 15:13:41     46s] #Total wire length on LAYER Metal8 = 0 um.
[04/24 15:13:41     46s] #Total wire length on LAYER Metal9 = 0 um.
[04/24 15:13:41     46s] #Total wire length on LAYER Metal10 = 0 um.
[04/24 15:13:41     46s] #Total wire length on LAYER Metal11 = 0 um.
[04/24 15:13:41     46s] #Total number of vias = 13434
[04/24 15:13:41     46s] #Up-Via Summary (total 13434):
[04/24 15:13:41     46s] #           
[04/24 15:13:41     46s] #-----------------------
[04/24 15:13:41     46s] # Metal1           7140
[04/24 15:13:41     46s] # Metal2           4989
[04/24 15:13:41     46s] # Metal3           1305
[04/24 15:13:41     46s] #-----------------------
[04/24 15:13:41     46s] #                 13434 
[04/24 15:13:41     46s] #
[04/24 15:13:41     46s] ### track_assign design signature (36): route=858200217
[04/24 15:13:41     46s] ### track-assign core-engine cpu:00:00:01, real:00:00:01, mem:1.7 GB, peak:1.7 GB
[04/24 15:13:41     46s] ### Time Record (Track Assignment) is uninstalled.
[04/24 15:13:41     46s] #cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1719.77 (MB), peak = 1720.54 (MB)
[04/24 15:13:41     46s] #
[04/24 15:13:41     46s] #number of short segments in preferred routing layers
[04/24 15:13:41     46s] #	
[04/24 15:13:41     46s] #	
[04/24 15:13:41     46s] #
[04/24 15:13:41     46s] #Start post global route fixing for timing critical nets ...
[04/24 15:13:41     46s] #
[04/24 15:13:41     46s] ### update_timing_after_routing starts on Wed Apr 24 15:13:41 2024 with memory = 1719.77 (MB), peak = 1720.54 (MB)
[04/24 15:13:41     46s] ### Time Record (Timing Data Generation) is installed.
[04/24 15:13:41     46s] #* Updating design timing data...
[04/24 15:13:41     46s] #Extracting RC...
[04/24 15:13:41     46s] Un-suppress "**WARN ..." messages.
[04/24 15:13:41     46s] #
[04/24 15:13:41     46s] #Start tQuantus RC extraction...
[04/24 15:13:41     46s] #Finish check_net_pin_list step Enter extract_rc_after_routing
[04/24 15:13:41     46s] #Extract in track assign mode
[04/24 15:13:41     46s] #Start building rc corner(s)...
[04/24 15:13:41     46s] #Number of RC Corner = 2
[04/24 15:13:41     46s] #Corner rc0 /esat/micas-data/data/design/generic/Cadence_kits_2023/GPDK045/gpdk045_v_6_0/qrc/typical/qrcTechFile 0.000000 (real) 
[04/24 15:13:41     46s] #Corner rc125 /esat/micas-data/data/design/generic/Cadence_kits_2023/GPDK045/gpdk045_v_6_0/qrc/typical/qrcTechFile 125.000000 (real) 
[04/24 15:13:41     46s] #(i=11, n=11 2000)
[04/24 15:13:41     46s] #metal1_conn -> Metal1 (1)
[04/24 15:13:41     46s] #metal2_conn -> Metal2 (2)
[04/24 15:13:41     46s] #metal3_conn -> Metal3 (3)
[04/24 15:13:41     46s] #metal4_conn -> Metal4 (4)
[04/24 15:13:41     46s] #metal5_conn -> Metal5 (5)
[04/24 15:13:41     46s] #metal6_conn -> Metal6 (6)
[04/24 15:13:41     46s] #metal7_conn -> Metal7 (7)
[04/24 15:13:41     46s] #metal8_conn -> Metal8 (8)
[04/24 15:13:41     46s] #metal9_conn -> Metal9 (9)
[04/24 15:13:41     46s] #metal10_conn -> Metal10 (10)
[04/24 15:13:41     46s] #metal11_conn -> Metal11 (11)
[04/24 15:13:41     46s] #SADV_On
[04/24 15:13:41     46s] # Corner(s) : 
[04/24 15:13:41     46s] #rc0 [ 0.00] 
[04/24 15:13:41     46s] #rc125 [125.00]
[04/24 15:13:42     47s] # Corner id: 0
[04/24 15:13:42     47s] # Layout Scale: 1.000000
[04/24 15:13:42     47s] # Has Metal Fill model: yes
[04/24 15:13:42     47s] # Temperature was set
[04/24 15:13:42     47s] # Temperature : 0.000000
[04/24 15:13:42     47s] # Ref. Temp   : 25.000000
[04/24 15:13:42     47s] # Corner id: 1
[04/24 15:13:42     47s] # Layout Scale: 1.000000
[04/24 15:13:42     47s] # Has Metal Fill model: yes
[04/24 15:13:42     47s] # Temperature was set
[04/24 15:13:42     47s] # Temperature : 125.000000
[04/24 15:13:42     47s] # Ref. Temp   : 25.000000
[04/24 15:13:42     47s] #SADV_Off
[04/24 15:13:42     47s] #total pattern=286 [22, 792]
[04/24 15:13:42     47s] #Generating the tQuantus model file automatically.
[04/24 15:13:42     47s] #num_tile=24090 avg_aspect_ratio=2.082489 
[04/24 15:13:42     47s] #Vertical num_row 55 per_row= 432 halo= 12000 
[04/24 15:13:42     47s] #hor_num_col = 63 final aspect_ratio= 1.726033
[04/24 15:14:10     71s] #Build RC corners: cpu time = 00:00:25, elapsed time = 00:00:29, memory = 1963.03 (MB), peak = 2085.73 (MB)
[04/24 15:14:12     73s] #Finish check_net_pin_list step Enter extract
[04/24 15:14:12     73s] #Start init net ripin tree building
[04/24 15:14:12     73s] #Finish init net ripin tree building
[04/24 15:14:12     73s] #Cpu time = 00:00:00
[04/24 15:14:12     73s] #Elapsed time = 00:00:00
[04/24 15:14:12     73s] #Increased memory = 0.05 (MB)
[04/24 15:14:12     73s] #Total memory = 1973.18 (MB)
[04/24 15:14:12     73s] #Peak memory = 2085.73 (MB)
[04/24 15:14:12     73s] #begin processing metal fill model file
[04/24 15:14:12     73s] #end processing metal fill model file
[04/24 15:14:12     73s] ### track-assign external-init starts on Wed Apr 24 15:14:12 2024 with memory = 1973.19 (MB), peak = 2085.73 (MB)
[04/24 15:14:12     73s] ### Time Record (Track Assignment) is installed.
[04/24 15:14:12     73s] ### Time Record (Track Assignment) is uninstalled.
[04/24 15:14:12     73s] ### track-assign external-init cpu:00:00:00, real:00:00:00, mem:1.9 GB, peak:2.0 GB
[04/24 15:14:12     73s] ### track-assign engine-init starts on Wed Apr 24 15:14:12 2024 with memory = 1973.39 (MB), peak = 2085.73 (MB)
[04/24 15:14:12     73s] ### Time Record (Track Assignment) is installed.
[04/24 15:14:12     73s] ### track-assign engine-init cpu:00:00:00, real:00:00:00, mem:1.9 GB, peak:2.0 GB
[04/24 15:14:12     73s] #
[04/24 15:14:12     73s] #Start Post Track Assignment Wire Spread.
[04/24 15:14:13     73s] #Done with 1787 horizontal wires in 3 hboxes and 1112 vertical wires in 3 hboxes.
[04/24 15:14:13     73s] #Complete Post Track Assignment Wire Spread.
[04/24 15:14:13     73s] #
[04/24 15:14:13     73s] ### Time Record (Track Assignment) is uninstalled.
[04/24 15:14:13     73s] #Length limit = 200 pitches
[04/24 15:14:13     73s] #opt mode = 2
[04/24 15:14:13     73s] #Finish check_net_pin_list step Fix net pin list
[04/24 15:14:13     73s] #Start generate extraction boxes.
[04/24 15:14:13     73s] #
[04/24 15:14:13     73s] #Extract using 30 x 30 Hboxes
[04/24 15:14:13     73s] #5x5 initial hboxes
[04/24 15:14:13     73s] #Use area based hbox pruning.
[04/24 15:14:13     73s] #0/0 hboxes pruned.
[04/24 15:14:13     73s] #Complete generating extraction boxes.
[04/24 15:14:13     73s] #Extract 10 hboxes with single thread on machine with  Xeon 3.30GHz 19712KB Cache 48CPU...
[04/24 15:14:13     73s] #Process 0 special clock nets for rc extraction
[04/24 15:14:13     73s] #Total 2546 nets were built. 1109 nodes added to break long wires. 0 net(s) have incomplete routes.
[04/24 15:14:15     75s] #Run Statistics for Extraction:
[04/24 15:14:15     75s] #   Cpu time = 00:00:02, elapsed time = 00:00:02 .
[04/24 15:14:15     75s] #   Increased memory =    27.79 (MB), total memory =  2001.89 (MB), peak memory =  2085.73 (MB)
[04/24 15:14:15     75s] #
[04/24 15:14:15     75s] #Scale RC for track assignment: res 1.000000; cap 1.000000; clk res 1.000000; clk cap 1.000000, xcap 1.000000
[04/24 15:14:15     75s] #Simplify RC tree: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1973.26 (MB), peak = 2085.73 (MB)
[04/24 15:14:15     75s] #RC Statistics: 0 Res, 7308 Ground Cap, 941 XCap (Edge to Edge)
[04/24 15:14:15     75s] #Register nets and terms for rcdb /tmp/innovus_temp_218477_centauri.esat.kuleuven.be_wjiang_UZuYw9/nr218477_dvX7Gf.rcdb.d
[04/24 15:14:15     75s] #Finish registering nets and terms for rcdb.
[04/24 15:14:15     75s] #Start writing RC data.
[04/24 15:14:15     75s] #Finish writing RC data
[04/24 15:14:15     75s] #Finish writing rcdb with 15155 nodes, 12609 edges, and 1882 xcaps
[04/24 15:14:15     75s] #1109 inserted nodes are removed
[04/24 15:14:15     75s] #Restored 0 tie nets, 0 tie snets, 0 partial nets
[04/24 15:14:15     75s] ### track-assign external-init starts on Wed Apr 24 15:14:15 2024 with memory = 1976.09 (MB), peak = 2085.73 (MB)
[04/24 15:14:15     75s] ### Time Record (Track Assignment) is installed.
[04/24 15:14:15     75s] ### Time Record (Track Assignment) is uninstalled.
[04/24 15:14:15     75s] ### track-assign external-init cpu:00:00:00, real:00:00:00, mem:1.9 GB, peak:2.0 GB
[04/24 15:14:15     75s] ### track-assign engine-init starts on Wed Apr 24 15:14:15 2024 with memory = 1974.72 (MB), peak = 2085.73 (MB)
[04/24 15:14:15     75s] ### Time Record (Track Assignment) is installed.
[04/24 15:14:15     75s] ### track-assign engine-init cpu:00:00:00, real:00:00:00, mem:1.9 GB, peak:2.0 GB
[04/24 15:14:15     75s] #Remove Post Track Assignment Wire Spread
[04/24 15:14:15     75s] ### Time Record (Track Assignment) is uninstalled.
[04/24 15:14:15     75s] Restoring parasitic data from file '/tmp/innovus_temp_218477_centauri.esat.kuleuven.be_wjiang_UZuYw9/nr218477_dvX7Gf.rcdb.d' ...
[04/24 15:14:15     75s] Opening parasitic data file '/tmp/innovus_temp_218477_centauri.esat.kuleuven.be_wjiang_UZuYw9/nr218477_dvX7Gf.rcdb.d' for reading (mem: 2581.723M)
[04/24 15:14:15     75s] Reading RCDB with compressed RC data.
[04/24 15:14:15     75s] Opening parasitic data file '/tmp/innovus_temp_218477_centauri.esat.kuleuven.be_wjiang_UZuYw9/nr218477_dvX7Gf.rcdb.d' for content verification (mem: 2581.723M)
[04/24 15:14:15     75s] Reading RCDB with compressed RC data.
[04/24 15:14:15     75s] Closing parasitic data file '/tmp/innovus_temp_218477_centauri.esat.kuleuven.be_wjiang_UZuYw9/nr218477_dvX7Gf.rcdb.d': 0 access done (mem: 2581.723M)
[04/24 15:14:15     75s] Closing parasitic data file '/tmp/innovus_temp_218477_centauri.esat.kuleuven.be_wjiang_UZuYw9/nr218477_dvX7Gf.rcdb.d': 0 access done (mem: 2581.723M)
[04/24 15:14:15     75s] Begin read_parasitics... (cpu: 0:00:00.0 real: 0:00:00.0 mem: 2581.723M)
[04/24 15:14:15     75s] Following multi-corner parasitics specified:
[04/24 15:14:15     75s] 	/tmp/innovus_temp_218477_centauri.esat.kuleuven.be_wjiang_UZuYw9/nr218477_dvX7Gf.rcdb.d (rcdb)
[04/24 15:14:15     75s] Opening parasitic data file '/tmp/innovus_temp_218477_centauri.esat.kuleuven.be_wjiang_UZuYw9/nr218477_dvX7Gf.rcdb.d' for reading (mem: 2581.723M)
[04/24 15:14:15     75s] Reading RCDB with compressed RC data.
[04/24 15:14:15     75s] 		Cell sparc_exu_alu has rcdb /tmp/innovus_temp_218477_centauri.esat.kuleuven.be_wjiang_UZuYw9/nr218477_dvX7Gf.rcdb.d specified
[04/24 15:14:15     75s] Cell sparc_exu_alu, hinst 
[04/24 15:14:15     75s] processing rcdb (/tmp/innovus_temp_218477_centauri.esat.kuleuven.be_wjiang_UZuYw9/nr218477_dvX7Gf.rcdb.d) for hinst (top) of cell (sparc_exu_alu);
[04/24 15:14:15     75s] Closing parasitic data file '/tmp/innovus_temp_218477_centauri.esat.kuleuven.be_wjiang_UZuYw9/nr218477_dvX7Gf.rcdb.d': 0 access done (mem: 2581.723M)
[04/24 15:14:15     75s] Lumped Parasitic Loading Started (total cpu=0:00:00.0, real=0:00:00.0, current mem=2581.723M)
[04/24 15:14:15     75s] Opening parasitic data file '/tmp/innovus_temp_218477_centauri.esat.kuleuven.be_wjiang_UZuYw9/sparc_exu_alu_218477_QlVA83.rcdb.d/sparc_exu_alu.rcdb.d' for reading (mem: 2581.723M)
[04/24 15:14:15     75s] Reading RCDB with compressed RC data.
[04/24 15:14:15     76s] Closing parasitic data file '/tmp/innovus_temp_218477_centauri.esat.kuleuven.be_wjiang_UZuYw9/sparc_exu_alu_218477_QlVA83.rcdb.d/sparc_exu_alu.rcdb.d': 0 access done (mem: 2581.723M)
[04/24 15:14:15     76s] Lumped Parasitic Loading Completed (total cpu=0:00:00.5, real=0:00:00.0, current mem=2581.723M)
[04/24 15:14:15     76s] Done read_parasitics... (cpu: 0:00:00.5 real: 0:00:00.0 mem: 2581.723M)
[04/24 15:14:15     76s] #
[04/24 15:14:15     76s] #Restore RCDB.
[04/24 15:14:15     76s] ### track-assign external-init starts on Wed Apr 24 15:14:15 2024 with memory = 1975.75 (MB), peak = 2085.73 (MB)
[04/24 15:14:15     76s] ### Time Record (Track Assignment) is installed.
[04/24 15:14:15     76s] ### Time Record (Track Assignment) is uninstalled.
[04/24 15:14:15     76s] ### track-assign external-init cpu:00:00:00, real:00:00:00, mem:1.9 GB, peak:2.0 GB
[04/24 15:14:15     76s] ### track-assign engine-init starts on Wed Apr 24 15:14:15 2024 with memory = 1975.75 (MB), peak = 2085.73 (MB)
[04/24 15:14:15     76s] ### Time Record (Track Assignment) is installed.
[04/24 15:14:15     76s] ### track-assign engine-init cpu:00:00:00, real:00:00:00, mem:1.9 GB, peak:2.0 GB
[04/24 15:14:15     76s] #Remove Post Track Assignment Wire Spread
[04/24 15:14:15     76s] ### Time Record (Track Assignment) is uninstalled.
[04/24 15:14:15     76s] #
[04/24 15:14:15     76s] #Complete tQuantus RC extraction.
[04/24 15:14:15     76s] #Cpu time = 00:00:30
[04/24 15:14:15     76s] #Elapsed time = 00:00:35
[04/24 15:14:15     76s] #Increased memory = 255.68 (MB)
[04/24 15:14:15     76s] #Total memory = 1975.45 (MB)
[04/24 15:14:15     76s] #Peak memory = 2085.73 (MB)
[04/24 15:14:15     76s] #
[04/24 15:14:15     76s] Un-suppress "**WARN ..." messages.
[04/24 15:14:15     76s] #RC Extraction Completed...
[04/24 15:14:15     76s] ### update_timing starts on Wed Apr 24 15:14:15 2024 with memory = 1975.45 (MB), peak = 2085.73 (MB)
[04/24 15:14:15     76s] AAE_INFO: switching -siAware from false to true ...
[04/24 15:14:16     76s] AAE_INFO: The setting is changed from false to true in setDelayCalMode -SIAware
[04/24 15:14:16     76s] ### generate_timing_data starts on Wed Apr 24 15:14:16 2024 with memory = 1957.75 (MB), peak = 2085.73 (MB)
[04/24 15:14:16     76s] #Reporting timing...
[04/24 15:14:16     76s] **WARN: (GLOBAL-100):	Global 'timing_report_backward_compatible_max_paths_reporting' has become obsolete. It will be removed in the next release.
[04/24 15:14:16     76s] ### report_timing starts on Wed Apr 24 15:14:16 2024 with memory = 1959.80 (MB), peak = 2085.73 (MB)
[04/24 15:14:17     78s] ### report_timing cpu:00:00:01, real:00:00:01, mem:1.9 GB, peak:2.0 GB
[04/24 15:14:17     78s] #Normalized TNS: -1.012 -> -0.253, r2r -0.988 -> -0.247, unit 1000.000, clk period 4.000 (ns)
[04/24 15:14:17     78s] #Stage 1: cpu time = 00:00:02, elapsed time = 00:00:02, memory = 1969.71 (MB), peak = 2085.73 (MB)
[04/24 15:14:17     78s] #Library Standard Delay: 25.50ps
[04/24 15:14:17     78s] #Slack threshold: 0.00ps
[04/24 15:14:17     78s] ### generate_net_cdm_timing starts on Wed Apr 24 15:14:17 2024 with memory = 1969.71 (MB), peak = 2085.73 (MB)
[04/24 15:14:17     78s] ### generate_net_cdm_timing cpu:00:00:00, real:00:00:00, mem:1.9 GB, peak:2.0 GB
[04/24 15:14:17     78s] #*** Analyzed 24 timing critical paths, and collected 12.
[04/24 15:14:17     78s] #Stage 2: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1970.84 (MB), peak = 2085.73 (MB)
[04/24 15:14:17     78s] ### Use bna from skp: 0
[04/24 15:14:17     78s] #Stage 3: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1971.58 (MB), peak = 2085.73 (MB)
[04/24 15:14:17     78s] **WARN: (TCLCMD-1403):	'The -tcl_list output format of report_timing will not be supported in future releases of the software.   Path collections generated by 'report_timing -collection'  can be used instead for programmatic access to timing report data. The  report_timing -tcl_list will continue to work in this release - but, you should update your scripts to use path collections so that they are compatible with future releases.'
[04/24 15:14:17     78s] Worst slack reported in the design = 3.089664 (late)
[04/24 15:14:17     78s] *** writeDesignTiming (0:00:00.1) ***
[04/24 15:14:17     78s] #Stage 4: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1971.87 (MB), peak = 2085.73 (MB)
[04/24 15:14:17     78s] Un-suppress "**WARN ..." messages.
[04/24 15:14:17     78s] ### generate_timing_data cpu:00:00:02, real:00:00:02, mem:1.9 GB, peak:2.0 GB
[04/24 15:14:18     78s] #Number of victim nets: 0
[04/24 15:14:18     78s] #Number of aggressor nets: 0
[04/24 15:14:18     78s] #Number of weak nets: 75
[04/24 15:14:18     78s] #Number of critical nets: 75
[04/24 15:14:18     78s] #	level 1 [-362.5,  -93.5]: 71 nets
[04/24 15:14:18     78s] #	level 2 [-362.5, -362.5]: 2 nets
[04/24 15:14:18     78s] #	level 3 [-362.5, -362.5]: 2 nets
[04/24 15:14:18     78s] #Total number of nets: 2546
[04/24 15:14:18     78s] ### update_timing cpu:00:00:02, real:00:00:02, mem:1.9 GB, peak:2.0 GB
[04/24 15:14:18     78s] ### Time Record (Timing Data Generation) is uninstalled.
[04/24 15:14:18     78s] ### update_timing_after_routing cpu:00:00:32, real:00:00:37, mem:1.9 GB, peak:2.0 GB
[04/24 15:14:18     78s] #Total number of significant detoured timing critical nets is 0
[04/24 15:14:18     78s] #Total number of selected detoured timing critical nets is 0
[04/24 15:14:18     78s] #Setup timing driven post global route constraints on 75 nets
[04/24 15:14:18     78s] #4 critical nets are selected for extra spacing.
[04/24 15:14:18     78s] #Postfix stack gain threshold: Min=0.2 ps, 1-stack=51 ps
[04/24 15:14:22     82s] #0 nets (0 um) assigned to layer Metal3
[04/24 15:14:22     82s] #0 inserted nodes are removed
[04/24 15:14:22     82s] #Restored 0 tie nets, 0 tie snets, 0 partial nets
[04/24 15:14:22     82s] ### Time Record (Data Preparation) is installed.
[04/24 15:14:22     82s] ### Time Record (Data Preparation) is uninstalled.
[04/24 15:14:22     82s] ### adjust_flow_per_partial_route_obs starts on Wed Apr 24 15:14:22 2024 with memory = 1974.12 (MB), peak = 2085.73 (MB)
[04/24 15:14:22     82s] ### adjust_flow_per_partial_route_obs cpu:00:00:00, real:00:00:00, mem:1.9 GB, peak:2.0 GB
[04/24 15:14:22     82s] ### cal_base_flow starts on Wed Apr 24 15:14:22 2024 with memory = 1974.12 (MB), peak = 2085.73 (MB)
[04/24 15:14:22     82s] ### init_flow_edge starts on Wed Apr 24 15:14:22 2024 with memory = 1974.12 (MB), peak = 2085.73 (MB)
[04/24 15:14:22     82s] ### init_flow_edge cpu:00:00:00, real:00:00:00, mem:1.9 GB, peak:2.0 GB
[04/24 15:14:22     82s] ### cal_flow starts on Wed Apr 24 15:14:22 2024 with memory = 1974.12 (MB), peak = 2085.73 (MB)
[04/24 15:14:22     82s] ### cal_flow cpu:00:00:00, real:00:00:00, mem:1.9 GB, peak:2.0 GB
[04/24 15:14:22     82s] ### cal_base_flow cpu:00:00:00, real:00:00:00, mem:1.9 GB, peak:2.0 GB
[04/24 15:14:22     82s] ### report_overcon starts on Wed Apr 24 15:14:22 2024 with memory = 1974.12 (MB), peak = 2085.73 (MB)
[04/24 15:14:22     82s] #
[04/24 15:14:22     82s] #  Congestion Analysis: (blocked Gcells are excluded)
[04/24 15:14:22     82s] #
[04/24 15:14:22     82s] #                 OverCon       OverCon       OverCon          
[04/24 15:14:22     82s] #                  #Gcell        #Gcell        #Gcell    %Gcell
[04/24 15:14:22     82s] #     Layer         (1-2)         (3-4)         (5-6)   OverCon  Flow/Cap
[04/24 15:14:22     82s] #  --------------------------------------------------------------------------
[04/24 15:14:22     82s] #  Metal1        0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)     0.26  
[04/24 15:14:22     82s] #  Metal2       18(0.21%)      2(0.02%)      1(0.01%)   (0.25%)     0.30  
[04/24 15:14:22     82s] #  Metal3        2(0.02%)      0(0.00%)      0(0.00%)   (0.02%)     0.26  
[04/24 15:14:22     82s] #  Metal4        0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)     0.27  
[04/24 15:14:22     82s] #  --------------------------------------------------------------------------
[04/24 15:14:22     82s] #     Total     20(0.06%)      2(0.01%)      1(0.00%)   (0.07%)
[04/24 15:14:22     82s] #
[04/24 15:14:22     82s] #  The worst congested Gcell overcon (routing demand over resource in number of tracks) = 6
[04/24 15:14:22     82s] #  Overflow after GR: 0.01% H + 0.06% V
[04/24 15:14:22     82s] #
[04/24 15:14:22     82s] ### report_overcon cpu:00:00:00, real:00:00:00, mem:1.9 GB, peak:2.0 GB
[04/24 15:14:22     82s] ### cal_base_flow starts on Wed Apr 24 15:14:22 2024 with memory = 1974.12 (MB), peak = 2085.73 (MB)
[04/24 15:14:22     82s] ### init_flow_edge starts on Wed Apr 24 15:14:22 2024 with memory = 1974.12 (MB), peak = 2085.73 (MB)
[04/24 15:14:22     82s] ### init_flow_edge cpu:00:00:00, real:00:00:00, mem:1.9 GB, peak:2.0 GB
[04/24 15:14:22     82s] ### cal_flow starts on Wed Apr 24 15:14:22 2024 with memory = 1974.12 (MB), peak = 2085.73 (MB)
[04/24 15:14:22     82s] ### cal_flow cpu:00:00:00, real:00:00:00, mem:1.9 GB, peak:2.0 GB
[04/24 15:14:22     82s] ### cal_base_flow cpu:00:00:00, real:00:00:00, mem:1.9 GB, peak:2.0 GB
[04/24 15:14:22     82s] ### generate_cong_map_content starts on Wed Apr 24 15:14:22 2024 with memory = 1974.12 (MB), peak = 2085.73 (MB)
[04/24 15:14:22     82s] ### Sync with Inovus CongMap starts on Wed Apr 24 15:14:22 2024 with memory = 1974.12 (MB), peak = 2085.73 (MB)
[04/24 15:14:22     82s] #Hotspot report including placement blocked areas
[04/24 15:14:22     82s] OPERPROF: Starting HotSpotCal at level 1, MEM:2571.2M, EPOCH TIME: 1713964462.561600
[04/24 15:14:22     82s] [hotspot] +----------------+-------------------+-------------------+-------------------------------------+
[04/24 15:14:22     82s] [hotspot] |      layer     |    max hotspot    |   total hotspot   |            hotspot bbox             |
[04/24 15:14:22     82s] [hotspot] +----------------+-------------------+-------------------+-------------------------------------+
[04/24 15:14:22     82s] [hotspot] |   Metal1(H)    |              2.00 |             11.00 |    68.39    88.92    82.08    95.75 |
[04/24 15:14:22     82s] [hotspot] |   Metal2(V)    |              0.00 |              0.00 |   (none)                            |
[04/24 15:14:22     82s] [hotspot] |   Metal3(H)    |              0.00 |              0.00 |   (none)                            |
[04/24 15:14:22     82s] [hotspot] |   Metal4(V)    |              0.00 |              0.00 |   (none)                            |
[04/24 15:14:22     82s] [hotspot] +----------------+-------------------+-------------------+-------------------------------------+
[04/24 15:14:22     82s] [hotspot] |      worst     | (Metal1)     2.00 | (Metal1)    11.00 |                                     |
[04/24 15:14:22     82s] [hotspot] +----------------+-------------------+-------------------+-------------------------------------+
[04/24 15:14:22     82s] [hotspot] |   all layers   |              0.00 |              0.00 |                                     |
[04/24 15:14:22     82s] [hotspot] +----------------+-------------------+-------------------+-------------------------------------+
[04/24 15:14:22     82s] Local HotSpot Analysis (blockage included) (3d): normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[04/24 15:14:22     82s] Local HotSpot Analysis (blockage included) (3d): normalized congestion max/total hotspot area = 0.00/0.00 (area is in unit of 4 std-cell row bins)
[04/24 15:14:22     82s] [hotspot] max/total 0.00/0.00, big hotspot (>10) total 0.00
[04/24 15:14:22     82s] OPERPROF: Finished HotSpotCal at level 1, CPU:0.010, REAL:0.010, MEM:2571.2M, EPOCH TIME: 1713964462.571684
[04/24 15:14:22     82s] ### Sync with Inovus CongMap cpu:00:00:00, real:00:00:00, mem:1.9 GB, peak:2.0 GB
[04/24 15:14:22     82s] ### generate_cong_map_content cpu:00:00:00, real:00:00:00, mem:1.9 GB, peak:2.0 GB
[04/24 15:14:22     82s] ### update starts on Wed Apr 24 15:14:22 2024 with memory = 1974.12 (MB), peak = 2085.73 (MB)
[04/24 15:14:22     82s] ### update cpu:00:00:00, real:00:00:00, mem:1.9 GB, peak:2.0 GB
[04/24 15:14:22     82s] ### report_overcon starts on Wed Apr 24 15:14:22 2024 with memory = 1974.12 (MB), peak = 2085.73 (MB)
[04/24 15:14:22     82s] ### report_overcon cpu:00:00:00, real:00:00:00, mem:1.9 GB, peak:2.0 GB
[04/24 15:14:22     82s] ### report_overcon starts on Wed Apr 24 15:14:22 2024 with memory = 1974.12 (MB), peak = 2085.73 (MB)
[04/24 15:14:22     82s] #Max overcon = 6 tracks.
[04/24 15:14:22     82s] #Total overcon = 0.07%.
[04/24 15:14:22     82s] #Worst layer Gcell overcon rate = 0.02%.
[04/24 15:14:22     82s] ### report_overcon cpu:00:00:00, real:00:00:00, mem:1.9 GB, peak:2.0 GB
[04/24 15:14:22     82s] #
[04/24 15:14:22     82s] #----------------------------------------------------
[04/24 15:14:22     82s] # Summary of active signal nets routing constraints
[04/24 15:14:22     82s] #+--------------------------+-----------+
[04/24 15:14:22     82s] #| Prefer Extra Space       |         4 |
[04/24 15:14:22     82s] #+--------------------------+-----------+
[04/24 15:14:22     82s] #
[04/24 15:14:22     82s] #----------------------------------------------------
[04/24 15:14:22     82s] #Complete Global Routing.
[04/24 15:14:22     82s] #Total number of nets with non-default rule or having extra spacing = 10
[04/24 15:14:22     82s] #Total wire length = 93810 um.
[04/24 15:14:22     82s] #Total half perimeter of net bounding box = 89443 um.
[04/24 15:14:22     82s] #Total wire length on LAYER Metal1 = 4228 um.
[04/24 15:14:22     82s] #Total wire length on LAYER Metal2 = 14120 um.
[04/24 15:14:22     82s] #Total wire length on LAYER Metal3 = 60088 um.
[04/24 15:14:22     82s] #Total wire length on LAYER Metal4 = 15374 um.
[04/24 15:14:22     82s] #Total wire length on LAYER Metal5 = 0 um.
[04/24 15:14:22     82s] #Total wire length on LAYER Metal6 = 0 um.
[04/24 15:14:22     82s] #Total wire length on LAYER Metal7 = 0 um.
[04/24 15:14:22     82s] #Total wire length on LAYER Metal8 = 0 um.
[04/24 15:14:22     82s] #Total wire length on LAYER Metal9 = 0 um.
[04/24 15:14:22     82s] #Total wire length on LAYER Metal10 = 0 um.
[04/24 15:14:22     82s] #Total wire length on LAYER Metal11 = 0 um.
[04/24 15:14:22     82s] #Total number of vias = 13434
[04/24 15:14:22     82s] #Up-Via Summary (total 13434):
[04/24 15:14:22     82s] #           
[04/24 15:14:22     82s] #-----------------------
[04/24 15:14:22     82s] # Metal1           7140
[04/24 15:14:22     82s] # Metal2           4989
[04/24 15:14:22     82s] # Metal3           1305
[04/24 15:14:22     82s] #-----------------------
[04/24 15:14:22     82s] #                 13434 
[04/24 15:14:22     82s] #
[04/24 15:14:22     82s] #Total number of involved regular nets 356
[04/24 15:14:22     82s] #Maximum src to sink distance  278.9
[04/24 15:14:22     82s] #Average of max src_to_sink distance  102.2
[04/24 15:14:22     82s] #Average of ave src_to_sink distance  76.4
[04/24 15:14:22     82s] #Total number of involved priority nets 6
[04/24 15:14:22     82s] #Maximum src to sink distance for priority net 142.8
[04/24 15:14:22     82s] #Average of max src_to_sink distance for priority net 102.6
[04/24 15:14:22     82s] #Average of ave src_to_sink distance for priority net 66.1
[04/24 15:14:22     82s] #cpu time = 00:00:04, elapsed time = 00:00:05, memory = 1973.50 (MB), peak = 2085.73 (MB)
[04/24 15:14:22     82s] ### run_free_timing_graph starts on Wed Apr 24 15:14:22 2024 with memory = 1973.50 (MB), peak = 2085.73 (MB)
[04/24 15:14:22     82s] ### Time Record (Timing Data Generation) is installed.
[04/24 15:14:22     82s] **WARN: (IMPCTE-104):	The constraint mode of this inactive view 'AV_0100_wc_rc125_hold' has been modified and may need to be reanalyzed to ensure proper timing results. To reanalyze timing for this view make the view active using 'set_analysis_view' and run timing analysis.
[04/24 15:14:22     82s] Type 'man IMPCTE-104' for more detail.
[04/24 15:14:22     82s] ### Time Record (Timing Data Generation) is uninstalled.
[04/24 15:14:23     82s] ### run_free_timing_graph cpu:00:00:00, real:00:00:00, mem:1.6 GB, peak:2.0 GB
[04/24 15:14:23     82s] ### run_build_timing_graph starts on Wed Apr 24 15:14:23 2024 with memory = 1640.79 (MB), peak = 2085.73 (MB)
[04/24 15:14:23     82s] ### Time Record (Timing Data Generation) is installed.
[04/24 15:14:23     83s] Current (total cpu=0:01:23, real=0:01:35, peak res=2085.7M, current mem=1901.3M)
[04/24 15:14:23     83s] Ending "Constraint file reading stats" (total cpu=0:00:00.1, real=0:00:00.0, peak res=1912.5M, current mem=1912.5M)
[04/24 15:14:23     83s] Current (total cpu=0:01:23, real=0:01:35, peak res=2085.7M, current mem=1912.5M)
[04/24 15:14:23     83s] Current (total cpu=0:01:23, real=0:01:35, peak res=2085.7M, current mem=1912.5M)
[04/24 15:14:23     83s] Ending "Constraint file reading stats" (total cpu=0:00:00.0, real=0:00:00.0, peak res=1914.4M, current mem=1914.4M)
[04/24 15:14:23     83s] Current (total cpu=0:01:23, real=0:01:35, peak res=2085.7M, current mem=1914.4M)
[04/24 15:14:23     83s] Current (total cpu=0:01:23, real=0:01:35, peak res=2085.7M, current mem=1914.4M)
[04/24 15:14:23     83s] Ending "Constraint file reading stats" (total cpu=0:00:00.0, real=0:00:00.0, peak res=1916.2M, current mem=1916.2M)
[04/24 15:14:23     83s] Current (total cpu=0:01:23, real=0:01:35, peak res=2085.7M, current mem=1916.2M)
[04/24 15:14:23     83s] ### Time Record (Timing Data Generation) is uninstalled.
[04/24 15:14:23     83s] ### run_build_timing_graph cpu:00:00:00, real:00:00:00, mem:1.9 GB, peak:2.0 GB
[04/24 15:14:23     83s] ### track-assign external-init starts on Wed Apr 24 15:14:23 2024 with memory = 1916.22 (MB), peak = 2085.73 (MB)
[04/24 15:14:23     83s] ### Time Record (Track Assignment) is installed.
[04/24 15:14:23     83s] ### Time Record (Track Assignment) is uninstalled.
[04/24 15:14:23     83s] ### track-assign external-init cpu:00:00:00, real:00:00:00, mem:1.9 GB, peak:2.0 GB
[04/24 15:14:23     83s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1916.22 (MB), peak = 2085.73 (MB)
[04/24 15:14:23     83s] #* Importing design timing data...
[04/24 15:14:23     83s] #Number of victim nets: 0
[04/24 15:14:23     83s] #Number of aggressor nets: 0
[04/24 15:14:23     83s] #Number of weak nets: 75
[04/24 15:14:23     83s] #Number of critical nets: 75
[04/24 15:14:23     83s] #	level 1 [-362.5,  -93.5]: 71 nets
[04/24 15:14:23     83s] #	level 2 [-362.5, -362.5]: 2 nets
[04/24 15:14:23     83s] #	level 3 [-362.5, -362.5]: 2 nets
[04/24 15:14:23     83s] #Total number of nets: 2546
[04/24 15:14:23     83s] ### track-assign engine-init starts on Wed Apr 24 15:14:23 2024 with memory = 1916.22 (MB), peak = 2085.73 (MB)
[04/24 15:14:23     83s] ### Time Record (Track Assignment) is installed.
[04/24 15:14:23     83s] #
[04/24 15:14:23     83s] #timing driven effort level: 3
[04/24 15:14:23     83s] ### track-assign engine-init cpu:00:00:00, real:00:00:00, mem:1.9 GB, peak:2.0 GB
[04/24 15:14:23     83s] ### track-assign core-engine starts on Wed Apr 24 15:14:23 2024 with memory = 1916.22 (MB), peak = 2085.73 (MB)
[04/24 15:14:23     83s] #Start Track Assignment With Timing Driven.
[04/24 15:14:23     83s] #Done with 82 horizontal wires in 3 hboxes and 138 vertical wires in 3 hboxes.
[04/24 15:14:23     83s] #Done with 8 horizontal wires in 3 hboxes and 28 vertical wires in 3 hboxes.
[04/24 15:14:23     83s] #Done with 3 horizontal wires in 3 hboxes and 3 vertical wires in 3 hboxes.
[04/24 15:14:23     83s] #
[04/24 15:14:23     83s] #Track assignment summary:
[04/24 15:14:23     83s] # layer   (wire length)   (overlap)     (long ovlp)	(with obs/pg/clk)  
[04/24 15:14:23     83s] #------------------------------------------------------------------------
[04/24 15:14:23     83s] # Metal1      4232.34 	 81.67%  	  0.00% 	 81.67%
[04/24 15:14:23     83s] # Metal2     13944.44 	  0.05%  	  0.00% 	  0.00%
[04/24 15:14:23     83s] # Metal3     59505.72 	  0.05%  	  0.00% 	  0.01%
[04/24 15:14:23     83s] # Metal4     15146.22 	  0.01%  	  0.00% 	  0.01%
[04/24 15:14:23     83s] #------------------------------------------------------------------------
[04/24 15:14:23     83s] # All       92828.72  	  3.77% 	  0.00% 	  0.01%
[04/24 15:14:23     83s] #Complete Track Assignment With Timing Driven.
[04/24 15:14:23     83s] #Total number of nets with non-default rule or having extra spacing = 10
[04/24 15:14:23     83s] #Total wire length = 93795 um.
[04/24 15:14:23     83s] #Total half perimeter of net bounding box = 89443 um.
[04/24 15:14:23     83s] #Total wire length on LAYER Metal1 = 4228 um.
[04/24 15:14:23     83s] #Total wire length on LAYER Metal2 = 14127 um.
[04/24 15:14:23     83s] #Total wire length on LAYER Metal3 = 60067 um.
[04/24 15:14:23     83s] #Total wire length on LAYER Metal4 = 15373 um.
[04/24 15:14:23     83s] #Total wire length on LAYER Metal5 = 0 um.
[04/24 15:14:23     83s] #Total wire length on LAYER Metal6 = 0 um.
[04/24 15:14:23     83s] #Total wire length on LAYER Metal7 = 0 um.
[04/24 15:14:23     83s] #Total wire length on LAYER Metal8 = 0 um.
[04/24 15:14:23     83s] #Total wire length on LAYER Metal9 = 0 um.
[04/24 15:14:23     83s] #Total wire length on LAYER Metal10 = 0 um.
[04/24 15:14:23     83s] #Total wire length on LAYER Metal11 = 0 um.
[04/24 15:14:23     83s] #Total number of vias = 13434
[04/24 15:14:23     83s] #Up-Via Summary (total 13434):
[04/24 15:14:23     83s] #           
[04/24 15:14:23     83s] #-----------------------
[04/24 15:14:23     83s] # Metal1           7140
[04/24 15:14:23     83s] # Metal2           4989
[04/24 15:14:23     83s] # Metal3           1305
[04/24 15:14:23     83s] #-----------------------
[04/24 15:14:23     83s] #                 13434 
[04/24 15:14:23     83s] #
[04/24 15:14:23     83s] ### track-assign core-engine cpu:00:00:00, real:00:00:00, mem:1.9 GB, peak:2.0 GB
[04/24 15:14:23     83s] ### Time Record (Track Assignment) is uninstalled.
[04/24 15:14:23     83s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1916.23 (MB), peak = 2085.73 (MB)
[04/24 15:14:23     83s] #
[04/24 15:14:23     83s] #Routing data preparation, pin analysis, global routing and track assignment statistics:
[04/24 15:14:23     83s] #Cpu time = 00:00:41
[04/24 15:14:23     83s] #Elapsed time = 00:00:46
[04/24 15:14:23     83s] #Increased memory = 249.62 (MB)
[04/24 15:14:23     83s] #Total memory = 1916.23 (MB)
[04/24 15:14:23     83s] #Peak memory = 2085.73 (MB)
[04/24 15:14:23     83s] #WARNING (NRDR-307) Turning off incremental shielding eco because too many nets will be routed.
[04/24 15:14:23     83s] ### Time Record (Detail Routing) is installed.
[04/24 15:14:23     83s] #Start reading timing information from file .timing_file_218477.tif.gz ...
[04/24 15:14:23     83s] #Read in timing information for 532 ports, 2208 instances from timing file .timing_file_218477.tif.gz.
[04/24 15:14:23     83s] ### drc_pitch = 3420 ( 1.71000 um) drc_range = 3110 ( 1.55500 um) route_pitch = 1380 ( 0.69000 um) patch_pitch = 6560 ( 3.28000 um) top_route_layer = 4 top_pin_layer = 4
[04/24 15:14:23     83s] #
[04/24 15:14:23     83s] #Start Detail Routing..
[04/24 15:14:23     83s] #start initial detail routing ...
[04/24 15:14:23     83s] ### Design has 0 dirty nets, 2584 dirty-areas), has valid drcs
[04/24 15:14:36     96s] ### Routing stats: routing = 50.81% drc-check-only = 12.71% dirty-area = 52.47%
[04/24 15:14:36     96s] #   number of violations = 7
[04/24 15:14:36     96s] #
[04/24 15:14:36     96s] #    By Layer and Type :
[04/24 15:14:36     96s] #	          Short   Totals
[04/24 15:14:36     96s] #	Metal1        4        4
[04/24 15:14:36     96s] #	Metal2        3        3
[04/24 15:14:36     96s] #	Totals        7        7
[04/24 15:14:36     96s] #cpu time = 00:00:13, elapsed time = 00:00:13, memory = 1917.00 (MB), peak = 2085.73 (MB)
[04/24 15:14:36     96s] #start 1st optimization iteration ...
[04/24 15:14:36     96s] ### Routing stats: routing = 50.81% drc-check-only = 12.71% dirty-area = 52.47%
[04/24 15:14:36     96s] #   number of violations = 2
[04/24 15:14:36     96s] #
[04/24 15:14:36     96s] #    By Layer and Type :
[04/24 15:14:36     96s] #	         MetSpc    Short   Totals
[04/24 15:14:36     96s] #	Metal1        0        0        0
[04/24 15:14:36     96s] #	Metal2        1        1        2
[04/24 15:14:36     96s] #	Totals        1        1        2
[04/24 15:14:36     96s] #    number of process antenna violations = 13
[04/24 15:14:36     96s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1915.08 (MB), peak = 2085.73 (MB)
[04/24 15:14:36     96s] #start 2nd optimization iteration ...
[04/24 15:14:36     96s] ### Routing stats: routing = 50.81% drc-check-only = 12.71% dirty-area = 52.47%
[04/24 15:14:36     96s] #   number of violations = 2
[04/24 15:14:36     96s] #
[04/24 15:14:36     96s] #    By Layer and Type :
[04/24 15:14:36     96s] #	         MetSpc    Short   Totals
[04/24 15:14:36     96s] #	Metal1        0        0        0
[04/24 15:14:36     96s] #	Metal2        1        1        2
[04/24 15:14:36     96s] #	Totals        1        1        2
[04/24 15:14:36     96s] #    number of process antenna violations = 13
[04/24 15:14:36     96s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1914.32 (MB), peak = 2085.73 (MB)
[04/24 15:14:37     96s] #start 3rd optimization iteration ...
[04/24 15:14:37     96s] ### Routing stats: routing = 50.81% drc-check-only = 12.71% dirty-area = 52.47%
[04/24 15:14:37     96s] #   number of violations = 0
[04/24 15:14:37     96s] #    number of process antenna violations = 13
[04/24 15:14:37     96s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1914.64 (MB), peak = 2085.73 (MB)
[04/24 15:14:37     96s] #Complete Detail Routing.
[04/24 15:14:37     96s] #Total number of nets with non-default rule or having extra spacing = 10
[04/24 15:14:37     96s] #Total wire length = 97032 um.
[04/24 15:14:37     96s] #Total half perimeter of net bounding box = 89443 um.
[04/24 15:14:37     96s] #Total wire length on LAYER Metal1 = 6352 um.
[04/24 15:14:37     96s] #Total wire length on LAYER Metal2 = 16684 um.
[04/24 15:14:37     96s] #Total wire length on LAYER Metal3 = 59108 um.
[04/24 15:14:37     96s] #Total wire length on LAYER Metal4 = 14888 um.
[04/24 15:14:37     96s] #Total wire length on LAYER Metal5 = 0 um.
[04/24 15:14:37     96s] #Total wire length on LAYER Metal6 = 0 um.
[04/24 15:14:37     96s] #Total wire length on LAYER Metal7 = 0 um.
[04/24 15:14:37     96s] #Total wire length on LAYER Metal8 = 0 um.
[04/24 15:14:37     96s] #Total wire length on LAYER Metal9 = 0 um.
[04/24 15:14:37     96s] #Total wire length on LAYER Metal10 = 0 um.
[04/24 15:14:37     96s] #Total wire length on LAYER Metal11 = 0 um.
[04/24 15:14:37     96s] #Total number of vias = 13977
[04/24 15:14:37     96s] #Up-Via Summary (total 13977):
[04/24 15:14:37     96s] #           
[04/24 15:14:37     96s] #-----------------------
[04/24 15:14:37     96s] # Metal1           7670
[04/24 15:14:37     96s] # Metal2           5044
[04/24 15:14:37     96s] # Metal3           1263
[04/24 15:14:37     96s] #-----------------------
[04/24 15:14:37     96s] #                 13977 
[04/24 15:14:37     96s] #
[04/24 15:14:37     96s] #Total number of DRC violations = 0
[04/24 15:14:37     96s] ### Time Record (Detail Routing) is uninstalled.
[04/24 15:14:37     96s] #Cpu time = 00:00:13
[04/24 15:14:37     96s] #Elapsed time = 00:00:13
[04/24 15:14:37     96s] #Increased memory = -1.58 (MB)
[04/24 15:14:37     96s] #Total memory = 1914.65 (MB)
[04/24 15:14:37     96s] #Peak memory = 2085.73 (MB)
[04/24 15:14:37     96s] ### Time Record (Antenna Fixing) is installed.
[04/24 15:14:37     96s] #
[04/24 15:14:37     96s] #start routing for process antenna violation fix ...
[04/24 15:14:37     96s] ### drc_pitch = 3420 ( 1.71000 um) drc_range = 3110 ( 1.55500 um) route_pitch = 1380 ( 0.69000 um) patch_pitch = 6560 ( 3.28000 um) top_route_layer = 4 top_pin_layer = 4
[04/24 15:14:37     97s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1914.96 (MB), peak = 2085.73 (MB)
[04/24 15:14:37     97s] #
[04/24 15:14:37     97s] #Total number of nets with non-default rule or having extra spacing = 10
[04/24 15:14:37     97s] #Total wire length = 97033 um.
[04/24 15:14:37     97s] #Total half perimeter of net bounding box = 89443 um.
[04/24 15:14:37     97s] #Total wire length on LAYER Metal1 = 6352 um.
[04/24 15:14:37     97s] #Total wire length on LAYER Metal2 = 16684 um.
[04/24 15:14:37     97s] #Total wire length on LAYER Metal3 = 59108 um.
[04/24 15:14:37     97s] #Total wire length on LAYER Metal4 = 14890 um.
[04/24 15:14:37     97s] #Total wire length on LAYER Metal5 = 0 um.
[04/24 15:14:37     97s] #Total wire length on LAYER Metal6 = 0 um.
[04/24 15:14:37     97s] #Total wire length on LAYER Metal7 = 0 um.
[04/24 15:14:37     97s] #Total wire length on LAYER Metal8 = 0 um.
[04/24 15:14:37     97s] #Total wire length on LAYER Metal9 = 0 um.
[04/24 15:14:37     97s] #Total wire length on LAYER Metal10 = 0 um.
[04/24 15:14:37     97s] #Total wire length on LAYER Metal11 = 0 um.
[04/24 15:14:37     97s] #Total number of vias = 13995
[04/24 15:14:37     97s] #Up-Via Summary (total 13995):
[04/24 15:14:37     97s] #           
[04/24 15:14:37     97s] #-----------------------
[04/24 15:14:37     97s] # Metal1           7670
[04/24 15:14:37     97s] # Metal2           5044
[04/24 15:14:37     97s] # Metal3           1281
[04/24 15:14:37     97s] #-----------------------
[04/24 15:14:37     97s] #                 13995 
[04/24 15:14:37     97s] #
[04/24 15:14:37     97s] #Total number of DRC violations = 0
[04/24 15:14:37     97s] #Total number of process antenna violations = 0
[04/24 15:14:37     97s] #Total number of net violated process antenna rule = 0
[04/24 15:14:37     97s] #
[04/24 15:14:37     97s] #
[04/24 15:14:37     97s] #Total number of nets with non-default rule or having extra spacing = 10
[04/24 15:14:37     97s] #Total wire length = 97033 um.
[04/24 15:14:37     97s] #Total half perimeter of net bounding box = 89443 um.
[04/24 15:14:37     97s] #Total wire length on LAYER Metal1 = 6352 um.
[04/24 15:14:37     97s] #Total wire length on LAYER Metal2 = 16684 um.
[04/24 15:14:37     97s] #Total wire length on LAYER Metal3 = 59108 um.
[04/24 15:14:37     97s] #Total wire length on LAYER Metal4 = 14890 um.
[04/24 15:14:37     97s] #Total wire length on LAYER Metal5 = 0 um.
[04/24 15:14:37     97s] #Total wire length on LAYER Metal6 = 0 um.
[04/24 15:14:37     97s] #Total wire length on LAYER Metal7 = 0 um.
[04/24 15:14:37     97s] #Total wire length on LAYER Metal8 = 0 um.
[04/24 15:14:37     97s] #Total wire length on LAYER Metal9 = 0 um.
[04/24 15:14:37     97s] #Total wire length on LAYER Metal10 = 0 um.
[04/24 15:14:37     97s] #Total wire length on LAYER Metal11 = 0 um.
[04/24 15:14:37     97s] #Total number of vias = 13995
[04/24 15:14:37     97s] #Up-Via Summary (total 13995):
[04/24 15:14:37     97s] #           
[04/24 15:14:37     97s] #-----------------------
[04/24 15:14:37     97s] # Metal1           7670
[04/24 15:14:37     97s] # Metal2           5044
[04/24 15:14:37     97s] # Metal3           1281
[04/24 15:14:37     97s] #-----------------------
[04/24 15:14:37     97s] #                 13995 
[04/24 15:14:37     97s] #
[04/24 15:14:37     97s] #Total number of DRC violations = 0
[04/24 15:14:37     97s] #Total number of process antenna violations = 0
[04/24 15:14:37     97s] #Total number of net violated process antenna rule = 0
[04/24 15:14:37     97s] #
[04/24 15:14:37     97s] ### Time Record (Antenna Fixing) is uninstalled.
[04/24 15:14:37     97s] #Bottom routing layer index=1(Metal1), bottom routing layer for shielding=1(Metal1), bottom shield layer=1(Metal1)
[04/24 15:14:37     97s] #shield_bottom_stripe_layer=1(Metal1), shield_top_stripe_layer=4(Metal4)
[04/24 15:14:37     97s] #pin_access_rlayer=2(Metal2)
[04/24 15:14:37     97s] #shield_top_dpt_rlayer=-1 top_rlayer=4 top_trim_metal_rlayer=-1 rlayer_lowest=1 bottom_rlayer=1
[04/24 15:14:37     97s] #enable_trim_layer_shield=F enable_dpt_layer_shield=F has_line_end_grid=F
[04/24 15:14:37     97s] ### Time Record (Shielding) is installed.
[04/24 15:14:37     97s] #Analyzing shielding information. 
[04/24 15:14:37     97s] #  Total shield net = 2 (one-side = 0, hf = 0 ), 2 nets need to be shielded.
[04/24 15:14:37     97s] #  Bottom shield layer is layer 1.
[04/24 15:14:37     97s] #  Bottom routing layer for shield is layer 1.
[04/24 15:14:37     97s] #  Start shielding step 1
[04/24 15:14:37     97s] #  Finished shielding step 1: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1914.96 (MB), peak = 2085.73 (MB)
[04/24 15:14:37     97s] #  Start shielding step 2 
[04/24 15:14:37     97s] #    Inner loop #1
[04/24 15:14:37     97s] #    Inner loop #2
[04/24 15:14:37     97s] #  Finished shielding step 2:   cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1914.89 (MB), peak = 2085.73 (MB)
[04/24 15:14:37     97s] #  Start shielding step 3
[04/24 15:14:37     97s] #    Start loop 1
[04/24 15:14:38     97s] #    Finished loop 1 cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1915.06 (MB), peak = 2085.73 (MB)
[04/24 15:14:38     97s] #  Finished shielding step 3: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1915.06 (MB), peak = 2085.73 (MB)
[04/24 15:14:38     97s] #  Start shielding step 4
[04/24 15:14:38     97s] #    Inner loop #1
[04/24 15:14:38     97s] #  Finished shielding step 4:   cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1914.93 (MB), peak = 2085.73 (MB)
[04/24 15:14:38     98s] #    cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1914.93 (MB), peak = 2085.73 (MB)
[04/24 15:14:38     98s] #-------------------------------------------------------------------------------
[04/24 15:14:38     98s] #
[04/24 15:14:38     98s] #	Shielding Summary
[04/24 15:14:38     98s] #-------------------------------------------------------------------------------
[04/24 15:14:38     98s] #Primary shielding net(s): VSS 
[04/24 15:14:38     98s] #Opportunistic shielding net(s): VDD VDD1 
[04/24 15:14:38     98s] #
[04/24 15:14:38     98s] #Number of nets with shield attribute: 2
[04/24 15:14:38     98s] #Number of nets reported: 2
[04/24 15:14:38     98s] #Number of nets without shielding: 0
[04/24 15:14:38     98s] #Average ratio                   : 0.976
[04/24 15:14:38     98s] #
[04/24 15:14:38     98s] #Name   Average Length     Shield    Ratio
[04/24 15:14:38     98s] #Metal2:           4.3        5.3     0.618
[04/24 15:14:38     98s] #Metal3:          47.2       94.3     0.999
[04/24 15:14:38     98s] #Metal4:          31.2       61.7     0.990
[04/24 15:14:38     98s] #-------------------------------------------------------------------------------
[04/24 15:14:38     98s] #Bottom shield layer (Metal1) and above: 
[04/24 15:14:38     98s] #Average (BotShieldLayer) ratio  : 0.976
[04/24 15:14:38     98s] #
[04/24 15:14:38     98s] #Name    Actual Length     Shield    Ratio
[04/24 15:14:38     98s] #Metal2:           8.6       10.6     0.618
[04/24 15:14:38     98s] #Metal3:          94.4      188.6     0.999
[04/24 15:14:38     98s] #Metal4:          62.3      123.4     0.990
[04/24 15:14:38     98s] #-------------------------------------------------------------------------------
[04/24 15:14:38     98s] #Preferred routing layer range: Metal2 - Metal4
[04/24 15:14:38     98s] #Average (PrefLayerOnly) ratio   : 0.976
[04/24 15:14:38     98s] #
[04/24 15:14:38     98s] #Name    Actual Length     Shield    Ratio
[04/24 15:14:38     98s] #Metal2:           8.6       10.6     0.618
[04/24 15:14:38     98s] #Metal3:          94.4      188.6     0.999
[04/24 15:14:38     98s] #Metal4:          62.3      123.4     0.990
[04/24 15:14:38     98s] #-------------------------------------------------------------------------------
[04/24 15:14:38     98s] #Done Shielding:    cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1914.93 (MB), peak = 2085.73 (MB)
[04/24 15:14:38     98s] ### Time Record (Shielding) is uninstalled.
[04/24 15:14:38     98s] ### Time Record (Data Preparation) is installed.
[04/24 15:14:38     98s] #Start routing data preparation on Wed Apr 24 15:14:38 2024
[04/24 15:14:38     98s] #
[04/24 15:14:38     98s] #Minimum voltage of a net in the design = 0.000.
[04/24 15:14:38     98s] #Maximum voltage of a net in the design = 1.100.
[04/24 15:14:38     98s] #Voltage range [0.000 - 1.100] has 3056 nets.
[04/24 15:14:38     98s] #Voltage range [0.900 - 1.100] has 1 net.
[04/24 15:14:38     98s] #Voltage range [1.000 - 1.000] has 1 net.
[04/24 15:14:38     98s] #Voltage range [0.000 - 0.000] has 1 net.
[04/24 15:14:38     98s] ### Time Record (Cell Pin Access) is installed.
[04/24 15:14:38     98s] #Initial pin access analysis.
[04/24 15:14:38     98s] #Detail pin access analysis.
[04/24 15:14:38     98s] ### Time Record (Cell Pin Access) is uninstalled.
[04/24 15:14:38     98s] #Bottom routing layer index=1(Metal1), bottom routing layer for shielding=1(Metal1), bottom shield layer=1(Metal1)
[04/24 15:14:38     98s] #shield_bottom_stripe_layer=1(Metal1), shield_top_stripe_layer=4(Metal4)
[04/24 15:14:38     98s] #pin_access_rlayer=2(Metal2)
[04/24 15:14:38     98s] #shield_top_dpt_rlayer=-1 top_rlayer=4 top_trim_metal_rlayer=-1 rlayer_lowest=1 bottom_rlayer=1
[04/24 15:14:38     98s] #enable_trim_layer_shield=F enable_dpt_layer_shield=F has_line_end_grid=F
[04/24 15:14:38     98s] #Regenerating Ggrids automatically.
[04/24 15:14:38     98s] #Auto generating G-grids with size=15 tracks, using layer Metal2's pitch = 0.20000.
[04/24 15:14:38     98s] #Using automatically generated G-grids.
[04/24 15:14:38     98s] #Done routing data preparation.
[04/24 15:14:38     98s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1914.93 (MB), peak = 2085.73 (MB)
[04/24 15:14:38     98s] ### Time Record (Data Preparation) is uninstalled.
[04/24 15:14:38     98s] #Set shielded net as skip routing for Post Route optimization.
[04/24 15:14:38     98s] ### Time Record (Post Route Via Swapping) is installed.
[04/24 15:14:38     98s] ### drc_pitch = 3420 ( 1.71000 um) drc_range = 3110 ( 1.55500 um) route_pitch = 1380 ( 0.69000 um) patch_pitch = 6560 ( 3.28000 um) top_route_layer = 4 top_pin_layer = 4
[04/24 15:14:38     98s] #
[04/24 15:14:38     98s] #Start Post Route via swapping...
[04/24 15:14:38     98s] #50.80% of area are rerouted by ECO routing.
[04/24 15:14:40    100s] #   number of violations = 0
[04/24 15:14:40    100s] #cpu time = 00:00:02, elapsed time = 00:00:02, memory = 1913.57 (MB), peak = 2085.73 (MB)
[04/24 15:14:40    100s] #CELL_VIEW sparc_exu_alu,init has no DRC violation.
[04/24 15:14:40    100s] #Total number of DRC violations = 0
[04/24 15:14:40    100s] #Total number of process antenna violations = 0
[04/24 15:14:40    100s] #Total number of net violated process antenna rule = 0
[04/24 15:14:40    100s] #Post Route via swapping is done.
[04/24 15:14:40    100s] ### Time Record (Post Route Via Swapping) is uninstalled.
[04/24 15:14:40    100s] #Bottom routing layer index=1(Metal1), bottom routing layer for shielding=1(Metal1), bottom shield layer=1(Metal1)
[04/24 15:14:40    100s] #shield_bottom_stripe_layer=1(Metal1), shield_top_stripe_layer=4(Metal4)
[04/24 15:14:40    100s] #pin_access_rlayer=2(Metal2)
[04/24 15:14:40    100s] #shield_top_dpt_rlayer=-1 top_rlayer=4 top_trim_metal_rlayer=-1 rlayer_lowest=1 bottom_rlayer=1
[04/24 15:14:40    100s] #enable_trim_layer_shield=F enable_dpt_layer_shield=F has_line_end_grid=F
[04/24 15:14:40    100s] #-------------------------------------------------------------------------------
[04/24 15:14:40    100s] #
[04/24 15:14:40    100s] #	Shielding Summary
[04/24 15:14:40    100s] #-------------------------------------------------------------------------------
[04/24 15:14:40    100s] #Primary shielding net(s): VSS 
[04/24 15:14:40    100s] #Opportunistic shielding net(s): VDD VDD1 
[04/24 15:14:40    100s] #
[04/24 15:14:40    100s] #Number of nets with shield attribute: 2
[04/24 15:14:40    100s] #Number of nets reported: 2
[04/24 15:14:40    100s] #Number of nets without shielding: 0
[04/24 15:14:40    100s] #Average ratio                   : 0.976
[04/24 15:14:40    100s] #
[04/24 15:14:40    100s] #Name   Average Length     Shield    Ratio
[04/24 15:14:40    100s] #Metal2:           4.3        5.3     0.618
[04/24 15:14:40    100s] #Metal3:          47.2       94.3     0.999
[04/24 15:14:40    100s] #Metal4:          31.2       61.7     0.990
[04/24 15:14:40    100s] #-------------------------------------------------------------------------------
[04/24 15:14:40    100s] #Bottom shield layer (Metal1) and above: 
[04/24 15:14:40    100s] #Average (BotShieldLayer) ratio  : 0.976
[04/24 15:14:40    100s] #
[04/24 15:14:40    100s] #Name    Actual Length     Shield    Ratio
[04/24 15:14:40    100s] #Metal2:           8.6       10.6     0.618
[04/24 15:14:40    100s] #Metal3:          94.4      188.6     0.999
[04/24 15:14:40    100s] #Metal4:          62.3      123.4     0.990
[04/24 15:14:40    100s] #-------------------------------------------------------------------------------
[04/24 15:14:40    100s] #Preferred routing layer range: Metal2 - Metal4
[04/24 15:14:40    100s] #Average (PrefLayerOnly) ratio   : 0.976
[04/24 15:14:40    100s] #
[04/24 15:14:40    100s] #Name    Actual Length     Shield    Ratio
[04/24 15:14:40    100s] #Metal2:           8.6       10.6     0.618
[04/24 15:14:40    100s] #Metal3:          94.4      188.6     0.999
[04/24 15:14:40    100s] #Metal4:          62.3      123.4     0.990
[04/24 15:14:40    100s] #-------------------------------------------------------------------------------
[04/24 15:14:40    100s] #Total number of nets with non-default rule or having extra spacing = 10
[04/24 15:14:40    100s] #Total wire length = 97033 um.
[04/24 15:14:40    100s] #Total half perimeter of net bounding box = 89443 um.
[04/24 15:14:40    100s] #Total wire length on LAYER Metal1 = 6352 um.
[04/24 15:14:40    100s] #Total wire length on LAYER Metal2 = 16684 um.
[04/24 15:14:40    100s] #Total wire length on LAYER Metal3 = 59108 um.
[04/24 15:14:40    100s] #Total wire length on LAYER Metal4 = 14890 um.
[04/24 15:14:40    100s] #Total wire length on LAYER Metal5 = 0 um.
[04/24 15:14:40    100s] #Total wire length on LAYER Metal6 = 0 um.
[04/24 15:14:40    100s] #Total wire length on LAYER Metal7 = 0 um.
[04/24 15:14:40    100s] #Total wire length on LAYER Metal8 = 0 um.
[04/24 15:14:40    100s] #Total wire length on LAYER Metal9 = 0 um.
[04/24 15:14:40    100s] #Total wire length on LAYER Metal10 = 0 um.
[04/24 15:14:40    100s] #Total wire length on LAYER Metal11 = 0 um.
[04/24 15:14:40    100s] #Total number of vias = 13995
[04/24 15:14:40    100s] #Total number of multi-cut vias = 13303 ( 95.1%)
[04/24 15:14:40    100s] #Total number of single cut vias = 692 (  4.9%)
[04/24 15:14:40    100s] #Up-Via Summary (total 13995):
[04/24 15:14:40    100s] #                   single-cut          multi-cut      Total
[04/24 15:14:40    100s] #-----------------------------------------------------------
[04/24 15:14:40    100s] # Metal1           597 (  7.8%)      7073 ( 92.2%)       7670
[04/24 15:14:40    100s] # Metal2            90 (  1.8%)      4954 ( 98.2%)       5044
[04/24 15:14:40    100s] # Metal3             5 (  0.4%)      1276 ( 99.6%)       1281
[04/24 15:14:40    100s] #-----------------------------------------------------------
[04/24 15:14:40    100s] #                  692 (  4.9%)     13303 ( 95.1%)      13995 
[04/24 15:14:40    100s] #
[04/24 15:14:40    100s] #Set shielded net as skip routing for Post Route optimization.
[04/24 15:14:40    100s] ### Time Record (Post Route Wire Spreading) is installed.
[04/24 15:14:40    100s] ### drc_pitch = 3420 ( 1.71000 um) drc_range = 3110 ( 1.55500 um) route_pitch = 1380 ( 0.69000 um) patch_pitch = 6560 ( 3.28000 um) top_route_layer = 4 top_pin_layer = 4
[04/24 15:14:40    100s] #
[04/24 15:14:40    100s] #Start Post Route wire spreading..
[04/24 15:14:40    100s] ### drc_pitch = 3420 ( 1.71000 um) drc_range = 3110 ( 1.55500 um) route_pitch = 1380 ( 0.69000 um) patch_pitch = 6560 ( 3.28000 um) top_route_layer = 4 top_pin_layer = 4
[04/24 15:14:40    100s] #
[04/24 15:14:40    100s] #Start DRC checking..
[04/24 15:14:42    102s] #   number of violations = 0
[04/24 15:14:42    102s] #cpu time = 00:00:02, elapsed time = 00:00:02, memory = 1914.20 (MB), peak = 2085.73 (MB)
[04/24 15:14:42    102s] #CELL_VIEW sparc_exu_alu,init has no DRC violation.
[04/24 15:14:42    102s] #Total number of DRC violations = 0
[04/24 15:14:42    102s] #Total number of process antenna violations = 0
[04/24 15:14:42    102s] #Total number of net violated process antenna rule = 0
[04/24 15:14:42    102s] #
[04/24 15:14:42    102s] #Start data preparation for wire spreading...
[04/24 15:14:42    102s] #
[04/24 15:14:42    102s] #Data preparation is done on Wed Apr 24 15:14:42 2024
[04/24 15:14:42    102s] #
[04/24 15:14:42    102s] ### track-assign engine-init starts on Wed Apr 24 15:14:42 2024 with memory = 1914.20 (MB), peak = 2085.73 (MB)
[04/24 15:14:42    102s] ### track-assign engine-init cpu:00:00:00, real:00:00:00, mem:1.9 GB, peak:2.0 GB
[04/24 15:14:42    102s] #
[04/24 15:14:42    102s] #Start Post Route Wire Spread.
[04/24 15:14:42    102s] #Done with 1305 horizontal wires in 6 hboxes and 750 vertical wires in 7 hboxes.
[04/24 15:14:42    102s] #Complete Post Route Wire Spread.
[04/24 15:14:42    102s] #
[04/24 15:14:42    102s] #Total number of nets with non-default rule or having extra spacing = 8
[04/24 15:14:42    102s] #Total wire length = 97837 um.
[04/24 15:14:42    102s] #Total half perimeter of net bounding box = 89278 um.
[04/24 15:14:42    102s] #Total wire length on LAYER Metal1 = 6354 um.
[04/24 15:14:42    102s] #Total wire length on LAYER Metal2 = 16845 um.
[04/24 15:14:42    102s] #Total wire length on LAYER Metal3 = 59599 um.
[04/24 15:14:42    102s] #Total wire length on LAYER Metal4 = 15039 um.
[04/24 15:14:42    102s] #Total wire length on LAYER Metal5 = 0 um.
[04/24 15:14:42    102s] #Total wire length on LAYER Metal6 = 0 um.
[04/24 15:14:42    102s] #Total wire length on LAYER Metal7 = 0 um.
[04/24 15:14:42    102s] #Total wire length on LAYER Metal8 = 0 um.
[04/24 15:14:42    102s] #Total wire length on LAYER Metal9 = 0 um.
[04/24 15:14:42    102s] #Total wire length on LAYER Metal10 = 0 um.
[04/24 15:14:42    102s] #Total wire length on LAYER Metal11 = 0 um.
[04/24 15:14:42    102s] #Total number of vias = 13978
[04/24 15:14:42    102s] #Total number of multi-cut vias = 13303 ( 95.2%)
[04/24 15:14:42    102s] #Total number of single cut vias = 675 (  4.8%)
[04/24 15:14:42    102s] #Up-Via Summary (total 13978):
[04/24 15:14:42    102s] #                   single-cut          multi-cut      Total
[04/24 15:14:42    102s] #-----------------------------------------------------------
[04/24 15:14:42    102s] # Metal1           591 (  7.7%)      7073 ( 92.3%)       7664
[04/24 15:14:42    102s] # Metal2            84 (  1.7%)      4954 ( 98.3%)       5038
[04/24 15:14:42    102s] # Metal3             0 (  0.0%)      1276 (100.0%)       1276
[04/24 15:14:42    102s] #-----------------------------------------------------------
[04/24 15:14:42    102s] #                  675 (  4.8%)     13303 ( 95.2%)      13978 
[04/24 15:14:42    102s] #
[04/24 15:14:42    102s] ### drc_pitch = 3420 ( 1.71000 um) drc_range = 3110 ( 1.55500 um) route_pitch = 1380 ( 0.69000 um) patch_pitch = 6560 ( 3.28000 um) top_route_layer = 4 top_pin_layer = 4
[04/24 15:14:42    102s] #
[04/24 15:14:42    102s] #Start DRC checking..
[04/24 15:14:44    104s] #   number of violations = 0
[04/24 15:14:44    104s] #cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1914.86 (MB), peak = 2085.73 (MB)
[04/24 15:14:44    104s] #CELL_VIEW sparc_exu_alu,init has no DRC violation.
[04/24 15:14:44    104s] #Total number of DRC violations = 0
[04/24 15:14:44    104s] #Total number of process antenna violations = 0
[04/24 15:14:44    104s] #Total number of net violated process antenna rule = 0
[04/24 15:14:44    104s] #   number of violations = 0
[04/24 15:14:44    104s] #cpu time = 00:00:02, elapsed time = 00:00:02, memory = 1914.90 (MB), peak = 2085.73 (MB)
[04/24 15:14:44    104s] #CELL_VIEW sparc_exu_alu,init has no DRC violation.
[04/24 15:14:44    104s] #Total number of DRC violations = 0
[04/24 15:14:44    104s] #Total number of process antenna violations = 0
[04/24 15:14:44    104s] #Total number of net violated process antenna rule = 0
[04/24 15:14:44    104s] #Post Route wire spread is done.
[04/24 15:14:44    104s] ### Time Record (Post Route Wire Spreading) is uninstalled.
[04/24 15:14:44    104s] #Bottom routing layer index=1(Metal1), bottom routing layer for shielding=1(Metal1), bottom shield layer=1(Metal1)
[04/24 15:14:44    104s] #shield_bottom_stripe_layer=1(Metal1), shield_top_stripe_layer=4(Metal4)
[04/24 15:14:44    104s] #pin_access_rlayer=2(Metal2)
[04/24 15:14:44    104s] #shield_top_dpt_rlayer=-1 top_rlayer=4 top_trim_metal_rlayer=-1 rlayer_lowest=1 bottom_rlayer=1
[04/24 15:14:44    104s] #enable_trim_layer_shield=F enable_dpt_layer_shield=F has_line_end_grid=F
[04/24 15:14:44    104s] #-------------------------------------------------------------------------------
[04/24 15:14:44    104s] #
[04/24 15:14:44    104s] #	Shielding Summary
[04/24 15:14:44    104s] #-------------------------------------------------------------------------------
[04/24 15:14:44    104s] #Primary shielding net(s): VSS 
[04/24 15:14:44    104s] #Opportunistic shielding net(s): VDD VDD1 
[04/24 15:14:44    104s] #
[04/24 15:14:44    104s] #Number of nets with shield attribute: 2
[04/24 15:14:44    104s] #Number of nets reported: 2
[04/24 15:14:44    104s] #Number of nets without shielding: 0
[04/24 15:14:44    104s] #Average ratio                   : 0.976
[04/24 15:14:44    104s] #
[04/24 15:14:44    104s] #Name   Average Length     Shield    Ratio
[04/24 15:14:44    104s] #Metal2:           4.3        5.3     0.618
[04/24 15:14:44    104s] #Metal3:          47.2       94.3     0.999
[04/24 15:14:44    104s] #Metal4:          31.2       61.7     0.990
[04/24 15:14:44    104s] #-------------------------------------------------------------------------------
[04/24 15:14:44    104s] #Bottom shield layer (Metal1) and above: 
[04/24 15:14:44    104s] #Average (BotShieldLayer) ratio  : 0.976
[04/24 15:14:44    104s] #
[04/24 15:14:44    104s] #Name    Actual Length     Shield    Ratio
[04/24 15:14:44    104s] #Metal2:           8.6       10.6     0.618
[04/24 15:14:44    104s] #Metal3:          94.4      188.6     0.999
[04/24 15:14:44    104s] #Metal4:          62.3      123.4     0.990
[04/24 15:14:44    104s] #-------------------------------------------------------------------------------
[04/24 15:14:44    104s] #Preferred routing layer range: Metal2 - Metal4
[04/24 15:14:44    104s] #Average (PrefLayerOnly) ratio   : 0.976
[04/24 15:14:44    104s] #
[04/24 15:14:44    104s] #Name    Actual Length     Shield    Ratio
[04/24 15:14:44    104s] #Metal2:           8.6       10.6     0.618
[04/24 15:14:44    104s] #Metal3:          94.4      188.6     0.999
[04/24 15:14:44    104s] #Metal4:          62.3      123.4     0.990
[04/24 15:14:44    104s] #-------------------------------------------------------------------------------
[04/24 15:14:44    104s] #Total number of nets with non-default rule or having extra spacing = 10
[04/24 15:14:44    104s] #Total wire length = 98003 um.
[04/24 15:14:44    104s] #Total half perimeter of net bounding box = 89443 um.
[04/24 15:14:44    104s] #Total wire length on LAYER Metal1 = 6354 um.
[04/24 15:14:44    104s] #Total wire length on LAYER Metal2 = 16853 um.
[04/24 15:14:44    104s] #Total wire length on LAYER Metal3 = 59693 um.
[04/24 15:14:44    104s] #Total wire length on LAYER Metal4 = 15101 um.
[04/24 15:14:44    104s] #Total wire length on LAYER Metal5 = 0 um.
[04/24 15:14:44    104s] #Total wire length on LAYER Metal6 = 0 um.
[04/24 15:14:44    104s] #Total wire length on LAYER Metal7 = 0 um.
[04/24 15:14:44    104s] #Total wire length on LAYER Metal8 = 0 um.
[04/24 15:14:44    104s] #Total wire length on LAYER Metal9 = 0 um.
[04/24 15:14:44    104s] #Total wire length on LAYER Metal10 = 0 um.
[04/24 15:14:44    104s] #Total wire length on LAYER Metal11 = 0 um.
[04/24 15:14:44    104s] #Total number of vias = 13995
[04/24 15:14:44    104s] #Total number of multi-cut vias = 13303 ( 95.1%)
[04/24 15:14:44    104s] #Total number of single cut vias = 692 (  4.9%)
[04/24 15:14:44    104s] #Up-Via Summary (total 13995):
[04/24 15:14:44    104s] #                   single-cut          multi-cut      Total
[04/24 15:14:44    104s] #-----------------------------------------------------------
[04/24 15:14:44    104s] # Metal1           597 (  7.8%)      7073 ( 92.2%)       7670
[04/24 15:14:44    104s] # Metal2            90 (  1.8%)      4954 ( 98.2%)       5044
[04/24 15:14:44    104s] # Metal3             5 (  0.4%)      1276 ( 99.6%)       1281
[04/24 15:14:44    104s] #-----------------------------------------------------------
[04/24 15:14:44    104s] #                  692 (  4.9%)     13303 ( 95.1%)      13995 
[04/24 15:14:44    104s] #
[04/24 15:14:44    104s] #detailRoute Statistics:
[04/24 15:14:44    104s] #Cpu time = 00:00:21
[04/24 15:14:44    104s] #Elapsed time = 00:00:21
[04/24 15:14:44    104s] #Increased memory = -3.32 (MB)
[04/24 15:14:44    104s] #Total memory = 1912.91 (MB)
[04/24 15:14:44    104s] #Peak memory = 2085.73 (MB)
[04/24 15:14:44    104s] ### global_detail_route design signature (102): route=378492895 flt_obj=0 vio=1905142130 shield_wire=1405820064
[04/24 15:14:44    104s] ### Time Record (DB Export) is installed.
[04/24 15:14:44    104s] ### export design design signature (103): route=378492895 fixed_route=1788676178 flt_obj=0 vio=1905142130 swire=1905142130 shield_wire=1405820064 net_attr=1936124329 dirty_area=0 del_dirty_area=0 cell=918543102 placement=1468603463 pin_access=1373928836 inst_pattern=1 via=610195162 routing_via=1931186282
[04/24 15:14:44    104s] ### Time Record (DB Export) is uninstalled.
[04/24 15:14:44    104s] ### Time Record (Post Callback) is installed.
[04/24 15:14:44    104s] ### Time Record (Post Callback) is uninstalled.
[04/24 15:14:44    104s] #
[04/24 15:14:44    104s] #globalDetailRoute statistics:
[04/24 15:14:44    104s] #Cpu time = 00:01:05
[04/24 15:14:44    104s] #Elapsed time = 00:01:10
[04/24 15:14:44    104s] #Increased memory = 390.13 (MB)
[04/24 15:14:44    104s] #Total memory = 1870.47 (MB)
[04/24 15:14:44    104s] #Peak memory = 2085.73 (MB)
[04/24 15:14:44    104s] #Number of warnings = 4
[04/24 15:14:44    104s] #Total number of warnings = 11
[04/24 15:14:44    104s] #Number of fails = 0
[04/24 15:14:44    104s] #Total number of fails = 0
[04/24 15:14:44    104s] #Complete globalDetailRoute on Wed Apr 24 15:14:44 2024
[04/24 15:14:44    104s] #
[04/24 15:14:44    104s] ### Time Record (globalDetailRoute) is uninstalled.
[04/24 15:14:44    104s] % End globalDetailRoute (date=04/24 15:14:44, total cpu=0:01:05, real=0:01:10, peak res=2085.7M, current mem=1870.2M)
[04/24 15:14:44    104s] #Default setup view is reset to AV_0100_wc_rc125_setup.
[04/24 15:14:45    104s] #Default setup view is reset to AV_0100_wc_rc125_setup.
[04/24 15:14:45    104s] AAE_INFO: Post Route call back at the end of routeDesign
[04/24 15:14:45    104s] #routeDesign: cpu time = 00:01:12, elapsed time = 00:01:18, memory = 1853.85 (MB), peak = 2085.73 (MB)
[04/24 15:14:45    104s] 
[04/24 15:14:45    104s] *** Summary of all messages that are not suppressed in this session:
[04/24 15:14:45    104s] Severity  ID               Count  Summary                                  
[04/24 15:14:45    104s] WARNING   IMPESI-3311      31298  Pin %s of Cell %s for timing library %s ...
[04/24 15:14:45    104s] WARNING   NRDB-2005            1  %s %s has special wires but no definitio...
[04/24 15:14:45    104s] WARNING   NRDR-307             1  Turning off incremental shielding eco be...
[04/24 15:14:45    104s] WARNING   NRIG-1303            1  The congestion map does not match the GC...
[04/24 15:14:45    104s] WARNING   NRIF-38              1  Option %s%s is not a Boolean option.     
[04/24 15:14:45    104s] WARNING   IMPCTE-104           1  The constraint mode of this inactive vie...
[04/24 15:14:45    104s] WARNING   GLOBAL-100           2  Global '%s' has become obsolete. It will...
[04/24 15:14:45    104s] WARNING   TCLCMD-1403          1  '%s'                                     
[04/24 15:14:45    104s] *** Message Summary: 31306 warning(s), 0 error(s)
[04/24 15:14:45    104s] 
[04/24 15:14:45    104s] ### Time Record (routeDesign) is uninstalled.
[04/24 15:14:45    104s] ### 
[04/24 15:14:45    104s] ###   Scalability Statistics
[04/24 15:14:45    104s] ### 
[04/24 15:14:45    104s] ### --------------------------------+----------------+----------------+----------------+
[04/24 15:14:45    104s] ###   routeDesign                   |        cpu time|    elapsed time|     scalability|
[04/24 15:14:45    104s] ### --------------------------------+----------------+----------------+----------------+
[04/24 15:14:45    104s] ###   Pre Callback                  |        00:00:00|        00:00:00|             1.0|
[04/24 15:14:45    104s] ###   Post Callback                 |        00:00:00|        00:00:00|             1.0|
[04/24 15:14:45    104s] ###   Timing Data Generation        |        00:00:36|        00:00:41|             0.9|
[04/24 15:14:45    104s] ###   DB Import                     |        00:00:01|        00:00:01|             1.0|
[04/24 15:14:45    104s] ###   DB Export                     |        00:00:00|        00:00:00|             1.0|
[04/24 15:14:45    104s] ###   Cell Pin Access               |        00:00:03|        00:00:03|             1.0|
[04/24 15:14:45    104s] ###   Data Preparation              |        00:00:02|        00:00:02|             1.0|
[04/24 15:14:45    104s] ###   Global Routing                |        00:00:02|        00:00:02|             1.0|
[04/24 15:14:45    104s] ###   Track Assignment              |        00:00:01|        00:00:01|             1.0|
[04/24 15:14:45    104s] ###   Detail Routing                |        00:00:15|        00:00:15|             1.0|
[04/24 15:14:45    104s] ###   Antenna Fixing                |        00:00:01|        00:00:01|             1.0|
[04/24 15:14:45    104s] ###   Post Route Via Swapping       |        00:00:02|        00:00:02|             1.0|
[04/24 15:14:45    104s] ###   Post Route Wire Spreading     |        00:00:04|        00:00:04|             1.0|
[04/24 15:14:45    104s] ###   Shielding                     |        00:00:01|        00:00:01|             1.0|
[04/24 15:14:45    104s] ###   Entire Command                |        00:01:12|        00:01:18|             0.9|
[04/24 15:14:45    104s] ### --------------------------------+----------------+----------------+----------------+
[04/24 15:14:45    104s] ### 
[04/24 15:14:45    104s] #% End routeDesign (date=04/24 15:14:45, total cpu=0:01:12, real=0:01:18, peak res=2085.7M, current mem=1853.9M)
[04/24 15:14:45    104s] <CMD> timeDesign -postRoute -numPaths 10 -outDir timingReports/route -prefix route
[04/24 15:14:45    104s] Switching SI Aware to true by default in postroute mode   
[04/24 15:14:45    104s] AAE_INFO: switching -siAware from false to true ...
[04/24 15:14:45    104s] AAE_INFO: The setting is changed from false to true in setDelayCalMode -SIAware
[04/24 15:14:45    104s] *** timeDesign #1 [begin] : totSession cpu/real = 0:01:44.8/0:01:54.3 (0.9), mem = 2455.2M
[04/24 15:14:45    104s]  Reset EOS DB
[04/24 15:14:45    104s] Ignoring AAE DB Resetting ...
[04/24 15:14:45    104s] tQuantus: Need to rerun tQuantus because the top cell's isRCExtracted() is false.
[04/24 15:14:45    104s] ### Net info: total nets: 3059
[04/24 15:14:45    104s] ### Net info: dirty nets: 0
[04/24 15:14:45    104s] ### Net info: marked as disconnected nets: 0
[04/24 15:14:45    104s] #num needed restored net=0
[04/24 15:14:45    104s] #need_extraction net=0 (total=3059)
[04/24 15:14:45    104s] ### Net info: fully routed nets: 2546
[04/24 15:14:45    104s] ### Net info: trivial (< 2 pins) nets: 513
[04/24 15:14:45    104s] ### Net info: unrouted nets: 0
[04/24 15:14:45    104s] ### Net info: re-extraction nets: 0
[04/24 15:14:45    104s] ### Net info: ignored nets: 0
[04/24 15:14:45    104s] ### Net info: skip routing nets: 0
[04/24 15:14:45    104s] #WARNING (NRDB-2005) SPECIAL_NET VDD1 has special wires but no definitions for instance pins or top level pins. This will cause routability problems later.
[04/24 15:14:45    105s] ### import design signature (104): route=484520142 fixed_route=484520142 flt_obj=0 vio=1905142130 swire=1905142130 shield_wire=2018430638 net_attr=2043719838 dirty_area=0 del_dirty_area=0 cell=918543102 placement=1468603463 pin_access=1373928836 inst_pattern=1 via=610195162 routing_via=1931186282
[04/24 15:14:45    105s] #Extract in post route mode
[04/24 15:14:45    105s] #Finish check_net_pin_list step Enter extract_rc_in_nr_cmd
[04/24 15:14:45    105s] #Fast data preparation for tQuantus.
[04/24 15:14:45    105s] #Start routing data preparation on Wed Apr 24 15:14:45 2024
[04/24 15:14:45    105s] #
[04/24 15:14:45    105s] # Metal1       H   Track-Pitch = 0.19000    Line-2-Via Pitch = 0.13000
[04/24 15:14:45    105s] # Metal2       V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.15000
[04/24 15:14:45    105s] # Metal3       H   Track-Pitch = 0.19000    Line-2-Via Pitch = 0.15000
[04/24 15:14:45    105s] # Metal4       V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.15000
[04/24 15:14:45    105s] # Metal5       H   Track-Pitch = 0.19000    Line-2-Via Pitch = 0.15000
[04/24 15:14:45    105s] # Metal6       V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.15000
[04/24 15:14:45    105s] # Metal7       H   Track-Pitch = 0.19000    Line-2-Via Pitch = 0.15000
[04/24 15:14:45    105s] # Metal8       V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.15000
[04/24 15:14:45    105s] # Metal9       H   Track-Pitch = 0.19000    Line-2-Via Pitch = 0.15000
[04/24 15:14:45    105s] # Metal10      V   Track-Pitch = 0.50000    Line-2-Via Pitch = 0.42000
[04/24 15:14:45    105s] # Metal11      H   Track-Pitch = 0.47500    Line-2-Via Pitch = 0.43000
[04/24 15:14:45    105s] #Regenerating Ggrids automatically.
[04/24 15:14:45    105s] #Auto generating G-grids with size=15 tracks, using layer Metal2's pitch = 0.20000.
[04/24 15:14:45    105s] #Using automatically generated G-grids.
[04/24 15:14:45    105s] #Done routing data preparation.
[04/24 15:14:45    105s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1854.98 (MB), peak = 2085.73 (MB)
[04/24 15:14:45    105s] #Start routing data preparation on Wed Apr 24 15:14:45 2024
[04/24 15:14:45    105s] #
[04/24 15:14:45    105s] #Minimum voltage of a net in the design = 0.000.
[04/24 15:14:45    105s] #Maximum voltage of a net in the design = 1.100.
[04/24 15:14:45    105s] #Voltage range [0.000 - 1.100] has 3056 nets.
[04/24 15:14:45    105s] #Voltage range [0.900 - 1.100] has 1 net.
[04/24 15:14:45    105s] #Voltage range [1.000 - 1.000] has 1 net.
[04/24 15:14:45    105s] #Voltage range [0.000 - 0.000] has 1 net.
[04/24 15:14:45    105s] #Build and mark too close pins for the same net.
[04/24 15:14:45    105s] #Bottom routing layer index=1(Metal1), bottom routing layer for shielding=1(Metal1), bottom shield layer=1(Metal1)
[04/24 15:14:45    105s] #shield_bottom_stripe_layer=1(Metal1), shield_top_stripe_layer=4(Metal4)
[04/24 15:14:45    105s] #pin_access_rlayer=2(Metal2)
[04/24 15:14:45    105s] #shield_top_dpt_rlayer=-1 top_rlayer=4 top_trim_metal_rlayer=-1 rlayer_lowest=1 bottom_rlayer=1
[04/24 15:14:45    105s] #enable_trim_layer_shield=F enable_dpt_layer_shield=F has_line_end_grid=F
[04/24 15:14:45    105s] #Regenerating Ggrids automatically.
[04/24 15:14:45    105s] #Auto generating G-grids with size=15 tracks, using layer Metal2's pitch = 0.20000.
[04/24 15:14:45    105s] #Using automatically generated G-grids.
[04/24 15:14:46    105s] #Done routing data preparation.
[04/24 15:14:46    105s] #cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1875.90 (MB), peak = 2085.73 (MB)
[04/24 15:14:46    105s] #
[04/24 15:14:46    105s] #Start tQuantus RC extraction...
[04/24 15:14:46    105s] #Start building rc corner(s)...
[04/24 15:14:46    105s] #Number of RC Corner = 2
[04/24 15:14:46    105s] #Corner rc0 /esat/micas-data/data/design/generic/Cadence_kits_2023/GPDK045/gpdk045_v_6_0/qrc/typical/qrcTechFile 0.000000 (real) 
[04/24 15:14:46    105s] #Corner rc125 /esat/micas-data/data/design/generic/Cadence_kits_2023/GPDK045/gpdk045_v_6_0/qrc/typical/qrcTechFile 125.000000 (real) 
[04/24 15:14:46    105s] #(i=11, n=11 2000)
[04/24 15:14:46    105s] #metal1_conn -> Metal1 (1)
[04/24 15:14:46    105s] #metal2_conn -> Metal2 (2)
[04/24 15:14:46    105s] #metal3_conn -> Metal3 (3)
[04/24 15:14:46    105s] #metal4_conn -> Metal4 (4)
[04/24 15:14:46    105s] #metal5_conn -> Metal5 (5)
[04/24 15:14:46    105s] #metal6_conn -> Metal6 (6)
[04/24 15:14:46    105s] #metal7_conn -> Metal7 (7)
[04/24 15:14:46    105s] #metal8_conn -> Metal8 (8)
[04/24 15:14:46    105s] #metal9_conn -> Metal9 (9)
[04/24 15:14:46    105s] #metal10_conn -> Metal10 (10)
[04/24 15:14:46    105s] #metal11_conn -> Metal11 (11)
[04/24 15:14:46    106s] #SADV-On
[04/24 15:14:46    106s] # Corner(s) : 
[04/24 15:14:46    106s] #rc0 [ 0.00] 
[04/24 15:14:46    106s] #rc125 [125.00]
[04/24 15:14:47    106s] # Corner id: 0
[04/24 15:14:47    106s] # Layout Scale: 1.000000
[04/24 15:14:47    106s] # Has Metal Fill model: yes
[04/24 15:14:47    106s] # Temperature was set
[04/24 15:14:47    106s] # Temperature : 0.000000
[04/24 15:14:47    106s] # Ref. Temp   : 25.000000
[04/24 15:14:47    106s] # Corner id: 1
[04/24 15:14:47    106s] # Layout Scale: 1.000000
[04/24 15:14:47    106s] # Has Metal Fill model: yes
[04/24 15:14:47    106s] # Temperature was set
[04/24 15:14:47    106s] # Temperature : 125.000000
[04/24 15:14:47    106s] # Ref. Temp   : 25.000000
[04/24 15:14:47    106s] #SADV-Off
[04/24 15:14:47    106s] #total pattern=286 [22, 792]
[04/24 15:14:47    106s] #Reading previously stored rc_model file ( rc_model.bin ) ...
[04/24 15:14:47    106s] #found CAPMODEL /esat/micas-data/data/design/generic/Cadence_kits_2023/GPDK045/gpdk045_v_6_0/qrc/typical/qrcTechFile
[04/24 15:14:47    106s] #found RESMODEL /esat/micas-data/data/design/generic/Cadence_kits_2023/GPDK045/gpdk045_v_6_0/qrc/typical/qrcTechFile 0.000000 
[04/24 15:14:47    106s] #found RESMODEL /esat/micas-data/data/design/generic/Cadence_kits_2023/GPDK045/gpdk045_v_6_0/qrc/typical/qrcTechFile 125.000000 
[04/24 15:14:47    106s] #number model r/c [2,1] [22,792] read
[04/24 15:14:47    106s] #0 rcmodel(s) requires rebuild
[04/24 15:14:47    106s] #Build RC corners: cpu time = 00:00:01, elapsed time = 00:00:02, memory = 1878.64 (MB), peak = 2085.73 (MB)
[04/24 15:14:47    106s] #Start building rc corner(s)...
[04/24 15:14:47    106s] #Number of RC Corner = 2
[04/24 15:14:47    106s] #Corner rc0 /esat/micas-data/data/design/generic/Cadence_kits_2023/GPDK045/gpdk045_v_6_0/qrc/typical/qrcTechFile 0.000000 (real) 
[04/24 15:14:47    106s] #Corner rc125 /esat/micas-data/data/design/generic/Cadence_kits_2023/GPDK045/gpdk045_v_6_0/qrc/typical/qrcTechFile 125.000000 (real) 
[04/24 15:14:47    106s] #(i=11, n=11 2000)
[04/24 15:14:47    106s] #metal1_conn -> Metal1 (1)
[04/24 15:14:47    106s] #metal2_conn -> Metal2 (2)
[04/24 15:14:47    106s] #metal3_conn -> Metal3 (3)
[04/24 15:14:47    106s] #metal4_conn -> Metal4 (4)
[04/24 15:14:47    106s] #metal5_conn -> Metal5 (5)
[04/24 15:14:47    106s] #metal6_conn -> Metal6 (6)
[04/24 15:14:47    106s] #metal7_conn -> Metal7 (7)
[04/24 15:14:47    106s] #metal8_conn -> Metal8 (8)
[04/24 15:14:47    106s] #metal9_conn -> Metal9 (9)
[04/24 15:14:47    106s] #metal10_conn -> Metal10 (10)
[04/24 15:14:47    106s] #metal11_conn -> Metal11 (11)
[04/24 15:14:48    107s] #SADV-On
[04/24 15:14:48    107s] # Corner(s) : 
[04/24 15:14:48    107s] #rc0 [ 0.00] 
[04/24 15:14:48    107s] #rc125 [125.00]
[04/24 15:14:49    107s] # Corner id: 0
[04/24 15:14:49    107s] # Layout Scale: 1.000000
[04/24 15:14:49    107s] # Has Metal Fill model: yes
[04/24 15:14:49    107s] # Temperature was set
[04/24 15:14:49    107s] # Temperature : 0.000000
[04/24 15:14:49    107s] # Ref. Temp   : 25.000000
[04/24 15:14:49    107s] # Corner id: 1
[04/24 15:14:49    107s] # Layout Scale: 1.000000
[04/24 15:14:49    107s] # Has Metal Fill model: yes
[04/24 15:14:49    107s] # Temperature was set
[04/24 15:14:49    107s] # Temperature : 125.000000
[04/24 15:14:49    107s] # Ref. Temp   : 25.000000
[04/24 15:14:49    107s] #SADV-Off
[04/24 15:14:49    107s] #total pattern=286 [22, 792]
[04/24 15:14:49    107s] #Reading previously stored rc_model file ( rc_model.bin ) ...
[04/24 15:14:49    107s] #found CAPMODEL /esat/micas-data/data/design/generic/Cadence_kits_2023/GPDK045/gpdk045_v_6_0/qrc/typical/qrcTechFile
[04/24 15:14:49    107s] #found RESMODEL /esat/micas-data/data/design/generic/Cadence_kits_2023/GPDK045/gpdk045_v_6_0/qrc/typical/qrcTechFile 0.000000 
[04/24 15:14:49    107s] #found RESMODEL /esat/micas-data/data/design/generic/Cadence_kits_2023/GPDK045/gpdk045_v_6_0/qrc/typical/qrcTechFile 125.000000 
[04/24 15:14:49    107s] #number model r/c [2,1] [22,792] read
[04/24 15:14:49    107s] #0 rcmodel(s) requires rebuild
[04/24 15:14:49    107s] #Build RC corners: cpu time = 00:00:01, elapsed time = 00:00:02, memory = 1878.61 (MB), peak = 2085.73 (MB)
[04/24 15:14:49    107s] #Finish check_net_pin_list step Enter extract
[04/24 15:14:49    107s] #Start init net ripin tree building
[04/24 15:14:49    107s] #Finish init net ripin tree building
[04/24 15:14:49    107s] #Cpu time = 00:00:00
[04/24 15:14:49    107s] #Elapsed time = 00:00:00
[04/24 15:14:49    107s] #Increased memory = 0.00 (MB)
[04/24 15:14:49    107s] #Total memory = 1878.61 (MB)
[04/24 15:14:49    107s] #Peak memory = 2085.73 (MB)
[04/24 15:14:49    107s] #begin processing metal fill model file
[04/24 15:14:49    107s] #end processing metal fill model file
[04/24 15:14:49    108s] #Length limit = 200 pitches
[04/24 15:14:49    108s] #opt mode = 2
[04/24 15:14:49    108s] #Finish check_net_pin_list step Fix net pin list
[04/24 15:14:49    108s] #Start generate extraction boxes.
[04/24 15:14:49    108s] #
[04/24 15:14:49    108s] #Extract using 30 x 30 Hboxes
[04/24 15:14:49    108s] #5x5 initial hboxes
[04/24 15:14:49    108s] #Use area based hbox pruning.
[04/24 15:14:49    108s] #0/0 hboxes pruned.
[04/24 15:14:49    108s] #Complete generating extraction boxes.
[04/24 15:14:49    108s] #Extract 10 hboxes with single thread on machine with  Xeon 3.30GHz 19712KB Cache 48CPU...
[04/24 15:14:49    108s] #Process 0 special clock nets for rc extraction
[04/24 15:14:49    108s] #Total 2546 nets were built. 805 nodes added to break long wires. 0 net(s) have incomplete routes.
[04/24 15:14:51    110s] #Run Statistics for Extraction:
[04/24 15:14:51    110s] #   Cpu time = 00:00:02, elapsed time = 00:00:02 .
[04/24 15:14:51    110s] #   Increased memory =    34.40 (MB), total memory =  1913.01 (MB), peak memory =  2085.73 (MB)
[04/24 15:14:51    110s] #Register nets and terms for rcdb /tmp/innovus_temp_218477_centauri.esat.kuleuven.be_wjiang_UZuYw9/nr218477_fgoAaw.rcdb.d
[04/24 15:14:52    110s] #Finish registering nets and terms for rcdb.
[04/24 15:14:52    110s] #Simplify RC tree: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1883.97 (MB), peak = 2085.73 (MB)
[04/24 15:14:52    110s] #RC Statistics: 15013 Res, 9819 Ground Cap, 5027 XCap (Edge to Edge)
[04/24 15:14:52    110s] #RC V/H edge ratio: 0.74, Avg V/H Edge Length: 11685.05 (9245), Avg L-Edge Length: 9838.22 (3886)
[04/24 15:14:52    110s] #Nets and terms are pre-registered for rcdb /tmp/innovus_temp_218477_centauri.esat.kuleuven.be_wjiang_UZuYw9/nr218477_fgoAaw.rcdb.d.
[04/24 15:14:52    110s] #Start writing RC data.
[04/24 15:14:52    110s] #Finish writing RC data
[04/24 15:14:52    110s] #Finish writing rcdb with 17666 nodes, 15120 edges, and 10280 xcaps
[04/24 15:14:52    110s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1880.95 (MB), peak = 2085.73 (MB)
[04/24 15:14:52    110s] Restoring parasitic data from file '/tmp/innovus_temp_218477_centauri.esat.kuleuven.be_wjiang_UZuYw9/nr218477_fgoAaw.rcdb.d' ...
[04/24 15:14:52    110s] Opening parasitic data file '/tmp/innovus_temp_218477_centauri.esat.kuleuven.be_wjiang_UZuYw9/nr218477_fgoAaw.rcdb.d' for reading (mem: 2491.137M)
[04/24 15:14:52    110s] Reading RCDB with compressed RC data.
[04/24 15:14:52    110s] Opening parasitic data file '/tmp/innovus_temp_218477_centauri.esat.kuleuven.be_wjiang_UZuYw9/nr218477_fgoAaw.rcdb.d' for content verification (mem: 2491.137M)
[04/24 15:14:52    110s] Reading RCDB with compressed RC data.
[04/24 15:14:52    110s] Closing parasitic data file '/tmp/innovus_temp_218477_centauri.esat.kuleuven.be_wjiang_UZuYw9/nr218477_fgoAaw.rcdb.d': 0 access done (mem: 2491.137M)
[04/24 15:14:52    110s] Closing parasitic data file '/tmp/innovus_temp_218477_centauri.esat.kuleuven.be_wjiang_UZuYw9/nr218477_fgoAaw.rcdb.d': 0 access done (mem: 2491.137M)
[04/24 15:14:52    110s] Begin read_parasitics... (cpu: 0:00:00.0 real: 0:00:00.0 mem: 2491.137M)
[04/24 15:14:52    110s] Following multi-corner parasitics specified:
[04/24 15:14:52    110s] 	/tmp/innovus_temp_218477_centauri.esat.kuleuven.be_wjiang_UZuYw9/nr218477_fgoAaw.rcdb.d (rcdb)
[04/24 15:14:52    110s] Opening parasitic data file '/tmp/innovus_temp_218477_centauri.esat.kuleuven.be_wjiang_UZuYw9/nr218477_fgoAaw.rcdb.d' for reading (mem: 2491.137M)
[04/24 15:14:52    110s] Reading RCDB with compressed RC data.
[04/24 15:14:52    110s] 		Cell sparc_exu_alu has rcdb /tmp/innovus_temp_218477_centauri.esat.kuleuven.be_wjiang_UZuYw9/nr218477_fgoAaw.rcdb.d specified
[04/24 15:14:52    110s] Cell sparc_exu_alu, hinst 
[04/24 15:14:52    110s] processing rcdb (/tmp/innovus_temp_218477_centauri.esat.kuleuven.be_wjiang_UZuYw9/nr218477_fgoAaw.rcdb.d) for hinst (top) of cell (sparc_exu_alu);
[04/24 15:14:52    110s] Closing parasitic data file '/tmp/innovus_temp_218477_centauri.esat.kuleuven.be_wjiang_UZuYw9/nr218477_fgoAaw.rcdb.d': 0 access done (mem: 2491.137M)
[04/24 15:14:52    110s] Lumped Parasitic Loading Started (total cpu=0:00:00.0, real=0:00:00.0, current mem=2491.137M)
[04/24 15:14:52    110s] Opening parasitic data file '/tmp/innovus_temp_218477_centauri.esat.kuleuven.be_wjiang_UZuYw9/sparc_exu_alu_218477_IeRTz0.rcdb.d/sparc_exu_alu.rcdb.d' for reading (mem: 2491.137M)
[04/24 15:14:52    110s] Reading RCDB with compressed RC data.
[04/24 15:14:52    111s] Closing parasitic data file '/tmp/innovus_temp_218477_centauri.esat.kuleuven.be_wjiang_UZuYw9/sparc_exu_alu_218477_IeRTz0.rcdb.d/sparc_exu_alu.rcdb.d': 0 access done (mem: 2491.137M)
[04/24 15:14:52    111s] Lumped Parasitic Loading Completed (total cpu=0:00:00.5, real=0:00:00.0, current mem=2491.137M)
[04/24 15:14:52    111s] Done read_parasitics... (cpu: 0:00:00.5 real: 0:00:00.0 mem: 2491.137M)
[04/24 15:14:52    111s] #
[04/24 15:14:52    111s] #Restore RCDB.
[04/24 15:14:52    111s] #
[04/24 15:14:52    111s] #Complete tQuantus RC extraction.
[04/24 15:14:52    111s] #Cpu time = 00:00:05
[04/24 15:14:52    111s] #Elapsed time = 00:00:06
[04/24 15:14:52    111s] #Increased memory = 5.11 (MB)
[04/24 15:14:52    111s] #Total memory = 1881.02 (MB)
[04/24 15:14:52    111s] #Peak memory = 2085.73 (MB)
[04/24 15:14:52    111s] #
[04/24 15:14:52    111s] #805 inserted nodes are removed
[04/24 15:14:52    111s] #Restored 0 tie nets, 0 tie snets, 0 partial nets
[04/24 15:14:52    111s] ### export design design signature (106): route=1371881537 fixed_route=1371881537 flt_obj=0 vio=1905142130 swire=1905142130 shield_wire=2018430638 net_attr=1984635967 dirty_area=0 del_dirty_area=0 cell=918543102 placement=1468603463 pin_access=1373928836 inst_pattern=1 via=610195162 routing_via=1931186282
[04/24 15:14:52    111s] #Start Inst Signature in MT(0)
[04/24 15:14:52    111s] #Start Net Signature in MT(65424739)
[04/24 15:14:52    111s] #Calculate SNet Signature in MT (97982635)
[04/24 15:14:52    111s] #Run time and memory report for RC extraction:
[04/24 15:14:52    111s] #RC extraction running on  Xeon 3.29GHz 19712KB Cache 48CPU.
[04/24 15:14:52    111s] #Run Statistics for snet signature:
[04/24 15:14:52    111s] #   Cpu time = 00:00:00, elapsed time = 00:00:00 .
[04/24 15:14:52    111s] #   Increased memory =     0.01 (MB), total memory =  1858.09 (MB), peak memory =  2085.73 (MB)
[04/24 15:14:52    111s] #Run Statistics for Net Final Signature:
[04/24 15:14:52    111s] #   Cpu time = 00:00:00, elapsed time = 00:00:00 .
[04/24 15:14:52    111s] #   Increased memory =     0.00 (MB), total memory =  1858.08 (MB), peak memory =  2085.73 (MB)
[04/24 15:14:52    111s] #Run Statistics for Net launch:
[04/24 15:14:52    111s] #   Cpu time = 00:00:00, elapsed time = 00:00:00 .
[04/24 15:14:52    111s] #   Increased memory =     0.01 (MB), total memory =  1858.08 (MB), peak memory =  2085.73 (MB)
[04/24 15:14:52    111s] #Run Statistics for Net init_dbsNet_slist:
[04/24 15:14:52    111s] #   Cpu time = 00:00:00, elapsed time = 00:00:00 .
[04/24 15:14:52    111s] #   Increased memory =     0.00 (MB), total memory =  1858.07 (MB), peak memory =  2085.73 (MB)
[04/24 15:14:52    111s] #Run Statistics for net signature:
[04/24 15:14:52    111s] #   Cpu time = 00:00:00, elapsed time = 00:00:00 .
[04/24 15:14:52    111s] #   Increased memory =     0.02 (MB), total memory =  1858.08 (MB), peak memory =  2085.73 (MB)
[04/24 15:14:52    111s] #Run Statistics for inst signature:
[04/24 15:14:52    111s] #   Cpu time = 00:00:00, elapsed time = 00:00:00 .
[04/24 15:14:52    111s] #   Increased memory =    -0.06 (MB), total memory =  1858.06 (MB), peak memory =  2085.73 (MB)
[04/24 15:14:52    111s] Starting delay calculation for Setup views
[04/24 15:14:52    111s] AAE_INFO: opIsDesignInPostRouteState() is 1
[04/24 15:14:52    111s] AAE_INFO: deleting AAE DB due to opIsDesignInPostRouteState() is changed ...
[04/24 15:14:52    111s] AAE DB initialization (MEM=2467.67 CPU=0:00:00.0 REAL=0:00:00.0) 
[04/24 15:14:52    111s] AAE_INFO: resetNetProps viewIdx 0 
[04/24 15:14:52    111s] Starting SI iteration 1 using Infinite Timing Windows
[04/24 15:14:52    111s] #################################################################################
[04/24 15:14:52    111s] # Design Stage: PostRoute
[04/24 15:14:52    111s] # Design Name: sparc_exu_alu
[04/24 15:14:52    111s] # Design Mode: 45nm
[04/24 15:14:52    111s] # Analysis Mode: MMMC OCV 
[04/24 15:14:52    111s] # Parasitics Mode: SPEF/RCDB 
[04/24 15:14:52    111s] # Signoff Settings: SI On 
[04/24 15:14:52    111s] #################################################################################
[04/24 15:14:53    111s] AAE_INFO: 1 threads acquired from CTE.
[04/24 15:14:53    111s] Setting infinite Tws ...
[04/24 15:14:53    111s] First Iteration Infinite Tw... 
[04/24 15:14:53    111s] Calculate early delays in OCV mode...
[04/24 15:14:53    111s] Calculate late delays in OCV mode...
[04/24 15:14:53    111s] Topological Sorting (REAL = 0:00:00.0, MEM = 2490.6M, InitMEM = 2490.6M)
[04/24 15:14:53    111s] Start delay calculation (fullDC) (1 T). (MEM=2490.57)
[04/24 15:14:53    111s] AAE_INFO: Number of noise libraries( CDBs ) loaded = 2
[04/24 15:14:53    111s] AAE_INFO: Cdb files are: 
[04/24 15:14:53    111s]  	/users/micas/wjiang/WeijiePhd/Teaching/ALU_flow/DesignDataIn/dbs/cts.enc.dat/libs/mmmc/slow.cdb
[04/24 15:14:53    111s] 	/users/micas/wjiang/WeijiePhd/Teaching/ALU_flow/DesignDataIn/dbs/cts.enc.dat/libs/mmmc/fast.cdb
[04/24 15:14:53    111s]  
[04/24 15:14:53    111s] Start AAE Lib Loading. (MEM=2490.57)
[04/24 15:14:53    111s] **WARN: (IMPESI-3311):	Pin CO of Cell ADDFHX2 for timing library slow_vdd1v0 has different voltage for the vivo between CDB(1.08) and timing library(0.9). This vivo will be ignored.
[04/24 15:14:53    111s] Type 'man IMPESI-3311' for more detail.
[04/24 15:14:53    111s] **WARN: (IMPESI-3311):	Pin CO of Cell ADDFHX2 for timing library slow_vdd1v0 has different voltage for the vivo between CDB(1.08) and timing library(0.9). This vivo will be ignored.
[04/24 15:14:53    111s] Type 'man IMPESI-3311' for more detail.
[04/24 15:14:53    111s] **WARN: (IMPESI-3311):	Pin CO of Cell ADDFHX2 for timing library slow_vdd1v0 has different voltage for the vivo between CDB(1.08) and timing library(0.9). This vivo will be ignored.
[04/24 15:14:53    111s] Type 'man IMPESI-3311' for more detail.
[04/24 15:14:53    111s] **WARN: (IMPESI-3311):	Pin CO of Cell ADDFHX2 for timing library slow_vdd1v0 has different voltage for the vivo between CDB(1.08) and timing library(0.9). This vivo will be ignored.
[04/24 15:14:53    111s] Type 'man IMPESI-3311' for more detail.
[04/24 15:14:53    111s] **WARN: (IMPESI-3311):	Pin CO of Cell ADDFHX2 for timing library slow_vdd1v0 has different voltage for the vivo between CDB(1.08) and timing library(0.9). This vivo will be ignored.
[04/24 15:14:53    111s] Type 'man IMPESI-3311' for more detail.
[04/24 15:14:53    111s] **WARN: (IMPESI-3311):	Pin CO of Cell ADDFHX2 for timing library slow_vdd1v0 has different voltage for the vivo between CDB(1.08) and timing library(0.9). This vivo will be ignored.
[04/24 15:14:53    111s] Type 'man IMPESI-3311' for more detail.
[04/24 15:14:53    111s] **WARN: (IMPESI-3311):	Pin CO of Cell ADDFHX2 for timing library slow_vdd1v0 has different voltage for the vivo between CDB(1.08) and timing library(0.9). This vivo will be ignored.
[04/24 15:14:53    111s] Type 'man IMPESI-3311' for more detail.
[04/24 15:14:53    111s] **WARN: (IMPESI-3311):	Pin CO of Cell ADDFHX2 for timing library slow_vdd1v0 has different voltage for the vivo between CDB(1.08) and timing library(0.9). This vivo will be ignored.
[04/24 15:14:53    111s] Type 'man IMPESI-3311' for more detail.
[04/24 15:14:53    111s] **WARN: (IMPESI-3311):	Pin S of Cell ADDFHX2 for timing library slow_vdd1v0 has different voltage for the vivo between CDB(1.08) and timing library(0.9). This vivo will be ignored.
[04/24 15:14:53    111s] Type 'man IMPESI-3311' for more detail.
[04/24 15:14:53    111s] **WARN: (IMPESI-3311):	Pin S of Cell ADDFHX2 for timing library slow_vdd1v0 has different voltage for the vivo between CDB(1.08) and timing library(0.9). This vivo will be ignored.
[04/24 15:14:53    111s] Type 'man IMPESI-3311' for more detail.
[04/24 15:14:53    111s] **WARN: (IMPESI-3311):	Pin S of Cell ADDFHX2 for timing library slow_vdd1v0 has different voltage for the vivo between CDB(1.08) and timing library(0.9). This vivo will be ignored.
[04/24 15:14:53    111s] Type 'man IMPESI-3311' for more detail.
[04/24 15:14:53    111s] **WARN: (IMPESI-3311):	Pin S of Cell ADDFHX2 for timing library slow_vdd1v0 has different voltage for the vivo between CDB(1.08) and timing library(0.9). This vivo will be ignored.
[04/24 15:14:53    111s] Type 'man IMPESI-3311' for more detail.
[04/24 15:14:53    111s] **WARN: (IMPESI-3311):	Pin S of Cell ADDFHX2 for timing library slow_vdd1v0 has different voltage for the vivo between CDB(1.08) and timing library(0.9). This vivo will be ignored.
[04/24 15:14:53    111s] Type 'man IMPESI-3311' for more detail.
[04/24 15:14:53    111s] **WARN: (IMPESI-3311):	Pin S of Cell ADDFHX2 for timing library slow_vdd1v0 has different voltage for the vivo between CDB(1.08) and timing library(0.9). This vivo will be ignored.
[04/24 15:14:53    111s] Type 'man IMPESI-3311' for more detail.
[04/24 15:14:53    111s] **WARN: (IMPESI-3311):	Pin S of Cell ADDFHX2 for timing library slow_vdd1v0 has different voltage for the vivo between CDB(1.08) and timing library(0.9). This vivo will be ignored.
[04/24 15:14:53    111s] Type 'man IMPESI-3311' for more detail.
[04/24 15:14:53    111s] **WARN: (IMPESI-3311):	Pin S of Cell ADDFHX2 for timing library slow_vdd1v0 has different voltage for the vivo between CDB(1.08) and timing library(0.9). This vivo will be ignored.
[04/24 15:14:53    111s] Type 'man IMPESI-3311' for more detail.
[04/24 15:14:53    111s] **WARN: (IMPESI-3311):	Pin CO of Cell ADDFHX2 for timing library slow_vdd1v0 has different voltage for the vivo between CDB(1.08) and timing library(0.9). This vivo will be ignored.
[04/24 15:14:53    111s] Type 'man IMPESI-3311' for more detail.
[04/24 15:14:53    111s] **WARN: (IMPESI-3311):	Pin CO of Cell ADDFHX2 for timing library slow_vdd1v0 has different voltage for the vivo between CDB(1.08) and timing library(0.9). This vivo will be ignored.
[04/24 15:14:53    111s] Type 'man IMPESI-3311' for more detail.
[04/24 15:14:53    111s] **WARN: (IMPESI-3311):	Pin CO of Cell ADDFHX2 for timing library slow_vdd1v0 has different voltage for the vivo between CDB(1.08) and timing library(0.9). This vivo will be ignored.
[04/24 15:14:53    111s] Type 'man IMPESI-3311' for more detail.
[04/24 15:14:53    111s] **WARN: (IMPESI-3311):	Pin CO of Cell ADDFHX2 for timing library slow_vdd1v0 has different voltage for the vivo between CDB(1.08) and timing library(0.9). This vivo will be ignored.
[04/24 15:14:53    111s] Type 'man IMPESI-3311' for more detail.
[04/24 15:14:54    112s] End AAE Lib Loading. (MEM=2551.19 CPU=0:00:00.9 Real=0:00:01.0)
[04/24 15:14:54    112s] End AAE Lib Interpolated Model. (MEM=2551.19 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[04/24 15:14:54    112s] Opening parasitic data file '/tmp/innovus_temp_218477_centauri.esat.kuleuven.be_wjiang_UZuYw9/sparc_exu_alu_218477_IeRTz0.rcdb.d/sparc_exu_alu.rcdb.d' for reading (mem: 2551.191M)
[04/24 15:14:54    112s] Reading RCDB with compressed RC data.
[04/24 15:14:54    112s] RC Database In Completed (CPU Time= 0:00:00.0  Real Time=0:00:00.0  MEM= 2551.2M)
[04/24 15:14:54    113s] Total number of fetched objects 2547
[04/24 15:14:54    113s] AAE_INFO-618: Total number of nets in the design is 3059,  83.4 percent of the nets selected for SI analysis
[04/24 15:14:54    113s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[04/24 15:14:54    113s] End delay calculation. (MEM=2574.88 CPU=0:00:00.8 REAL=0:00:00.0)
[04/24 15:14:55    113s] End delay calculation (fullDC). (MEM=2538.26 CPU=0:00:01.9 REAL=0:00:02.0)
[04/24 15:14:55    113s] *** CDM Built up (cpu=0:00:02.1  real=0:00:03.0  mem= 2538.3M) ***
[04/24 15:14:55    113s] Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 2562.3M)
[04/24 15:14:55    113s] Add other clocks and setupCteToAAEClockMapping during iter 1
[04/24 15:14:55    113s] Loading CTE timing window is completed (CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 2562.3M)
[04/24 15:14:55    113s] Starting SI iteration 2
[04/24 15:14:55    113s] Calculate early delays in OCV mode...
[04/24 15:14:55    113s] Calculate late delays in OCV mode...
[04/24 15:14:55    113s] Start delay calculation (fullDC) (1 T). (MEM=2464.38)
[04/24 15:14:55    113s] End AAE Lib Interpolated Model. (MEM=2464.38 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[04/24 15:14:55    113s] Glitch Analysis: View AV_0100_wc_rc125_setup -- Total Number of Nets Skipped = 10. 
[04/24 15:14:55    113s] Glitch Analysis: View AV_0100_wc_rc125_setup -- Total Number of Nets Analyzed = 2547. 
[04/24 15:14:55    113s] Total number of fetched objects 2547
[04/24 15:14:55    113s] AAE_INFO-618: Total number of nets in the design is 3059,  0.4 percent of the nets selected for SI analysis
[04/24 15:14:55    113s] End delay calculation. (MEM=2511.08 CPU=0:00:00.1 REAL=0:00:00.0)
[04/24 15:14:55    113s] End delay calculation (fullDC). (MEM=2511.08 CPU=0:00:00.1 REAL=0:00:00.0)
[04/24 15:14:55    113s] *** CDM Built up (cpu=0:00:00.1  real=0:00:00.0  mem= 2511.1M) ***
[04/24 15:14:55    113s] *** Done Building Timing Graph (cpu=0:00:02.8 real=0:00:03.0 totSessionCpu=0:01:54 mem=2535.1M)
[04/24 15:14:55    114s] Effort level <high> specified for reg2reg path_group
[04/24 15:14:55    114s] Effort level <high> specified for reg2cgate path_group
[04/24 15:14:55    114s] All LLGs are deleted
[04/24 15:14:55    114s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/24 15:14:55    114s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/24 15:14:55    114s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:2471.1M, EPOCH TIME: 1713964495.721963
[04/24 15:14:55    114s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:2471.1M, EPOCH TIME: 1713964495.722335
[04/24 15:14:55    114s] OPERPROF: Starting spInitSiteArr at level 1, MEM:2471.1M, EPOCH TIME: 1713964495.724237
[04/24 15:14:55    114s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/24 15:14:55    114s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/24 15:14:55    114s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:2471.1M, EPOCH TIME: 1713964495.728008
[04/24 15:14:55    114s] Max number of tech site patterns supported in site array is 256.
[04/24 15:14:55    114s] Core basic site is CoreSite
[04/24 15:14:55    114s] OPERPROF:     Starting spiCheckSiteIfFastDPInitAvailable at level 3, MEM:2471.1M, EPOCH TIME: 1713964495.789042
[04/24 15:14:55    114s] After signature check, allow fast init is false, keep pre-filter is true.
[04/24 15:14:55    114s] After signature check and other controls, allow fast init is false, keep pre-filter is true.
[04/24 15:14:55    114s] OPERPROF:     Finished spiCheckSiteIfFastDPInitAvailable at level 3, CPU:0.000, REAL:0.003, MEM:2471.1M, EPOCH TIME: 1713964495.791973
[04/24 15:14:55    114s] SiteArray: non-trimmed site array dimensions = 119 x 1150
[04/24 15:14:55    114s] SiteArray: use 761,856 bytes
[04/24 15:14:55    114s] SiteArray: current memory after site array memory allocation 2471.1M
[04/24 15:14:55    114s] SiteArray: FP blocked sites are writable
[04/24 15:14:55    114s] OPERPROF:     Starting RoutingBlockageFromWireViaStBox at level 3, MEM:2471.1M, EPOCH TIME: 1713964495.795271
[04/24 15:14:55    114s] OPERPROF:     Finished RoutingBlockageFromWireViaStBox at level 3, CPU:0.020, REAL:0.017, MEM:2471.1M, EPOCH TIME: 1713964495.812610
[04/24 15:14:55    114s] SiteArray: number of non floorplan blocked sites for llg default is 136850
[04/24 15:14:55    114s] Atter site array init, number of instance map data is 0.
[04/24 15:14:55    114s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.090, REAL:0.087, MEM:2471.1M, EPOCH TIME: 1713964495.815035
[04/24 15:14:55    114s] 
[04/24 15:14:55    114s]  Pre_CCE_Colorizing is not ON! (0:0:1559:0)
[04/24 15:14:55    114s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.100, REAL:0.093, MEM:2471.1M, EPOCH TIME: 1713964495.817444
[04/24 15:14:55    114s] All LLGs are deleted
[04/24 15:14:55    114s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:5).
[04/24 15:14:55    114s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/24 15:14:55    114s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:2471.1M, EPOCH TIME: 1713964495.821046
[04/24 15:14:55    114s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:2471.1M, EPOCH TIME: 1713964495.821257
[04/24 15:14:58    114s] 
------------------------------------------------------------------
          timeDesign Summary
------------------------------------------------------------------

Setup views included:
 AV_0100_wc_rc125_setup 

+--------------------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg |reg2cgate| default |
+--------------------+---------+---------+---------+---------+
|           WNS (ns):|  0.163  |  0.163  |   N/A   |  0.474  |
|           TNS (ns):|  0.000  |  0.000  |   N/A   |  0.000  |
|    Violating Paths:|    0    |    0    |   N/A   |    0    |
|          All Paths:|   380   |   64    |   N/A   |   380   |
+--------------------+---------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Tech dependent Parameter, Build TLibAnalyzer for: HybridTechSiteEnabled
[04/24 15:14:58    114s] All LLGs are deleted
[04/24 15:14:58    114s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/24 15:14:58    114s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/24 15:14:58    114s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:2509.4M, EPOCH TIME: 1713964498.288652
[04/24 15:14:58    114s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:2509.4M, EPOCH TIME: 1713964498.289150
[04/24 15:14:58    114s] OPERPROF: Starting spInitSiteArr at level 1, MEM:2509.4M, EPOCH TIME: 1713964498.292282
[04/24 15:14:58    114s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/24 15:14:58    114s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/24 15:14:58    114s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:2509.4M, EPOCH TIME: 1713964498.298926
[04/24 15:14:58    114s] Max number of tech site patterns supported in site array is 256.
[04/24 15:14:58    114s] Core basic site is CoreSite
[04/24 15:14:58    114s] OPERPROF:     Starting spiCheckSiteIfFastDPInitAvailable at level 3, MEM:2509.4M, EPOCH TIME: 1713964498.390708
[04/24 15:14:58    114s] After signature check, allow fast init is true, keep pre-filter is true.
[04/24 15:14:58    114s] After signature check and other controls, allow fast init is true, keep pre-filter is true.
[04/24 15:14:58    114s] OPERPROF:     Finished spiCheckSiteIfFastDPInitAvailable at level 3, CPU:0.010, REAL:0.004, MEM:2509.4M, EPOCH TIME: 1713964498.394963
[04/24 15:14:58    114s] Fast DP-INIT is on for default
[04/24 15:14:58    114s] Atter site array init, number of instance map data is 0.
[04/24 15:14:58    114s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.100, REAL:0.101, MEM:2509.4M, EPOCH TIME: 1713964498.399557
[04/24 15:14:58    114s] 
[04/24 15:14:58    114s]  Pre_CCE_Colorizing is not ON! (0:0:1559:0)
[04/24 15:14:58    114s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.100, REAL:0.110, MEM:2509.4M, EPOCH TIME: 1713964498.402610
[04/24 15:14:58    114s] All LLGs are deleted
[04/24 15:14:58    114s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:5).
[04/24 15:14:58    114s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/24 15:14:58    114s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:2509.4M, EPOCH TIME: 1713964498.406658
[04/24 15:14:58    114s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:2509.4M, EPOCH TIME: 1713964498.406895
[04/24 15:14:58    114s] Density: 9.716%
       (100.000% with Fillers)
------------------------------------------------------------------

[04/24 15:14:58    114s] All LLGs are deleted
[04/24 15:14:58    114s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/24 15:14:58    114s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/24 15:14:58    114s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:2509.4M, EPOCH TIME: 1713964498.417411
[04/24 15:14:58    114s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:2509.4M, EPOCH TIME: 1713964498.417683
[04/24 15:14:58    114s] OPERPROF: Starting spInitSiteArr at level 1, MEM:2509.4M, EPOCH TIME: 1713964498.419414
[04/24 15:14:58    114s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/24 15:14:58    114s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/24 15:14:58    114s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:2509.4M, EPOCH TIME: 1713964498.423198
[04/24 15:14:58    114s] Max number of tech site patterns supported in site array is 256.
[04/24 15:14:58    114s] Core basic site is CoreSite
[04/24 15:14:58    114s] OPERPROF:     Starting spiCheckSiteIfFastDPInitAvailable at level 3, MEM:2509.4M, EPOCH TIME: 1713964498.485994
[04/24 15:14:58    114s] After signature check, allow fast init is true, keep pre-filter is true.
[04/24 15:14:58    114s] After signature check and other controls, allow fast init is true, keep pre-filter is true.
[04/24 15:14:58    114s] OPERPROF:     Finished spiCheckSiteIfFastDPInitAvailable at level 3, CPU:0.000, REAL:0.003, MEM:2509.4M, EPOCH TIME: 1713964498.488958
[04/24 15:14:58    114s] Fast DP-INIT is on for default
[04/24 15:14:58    114s] Atter site array init, number of instance map data is 0.
[04/24 15:14:58    114s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.070, REAL:0.069, MEM:2509.4M, EPOCH TIME: 1713964498.492605
[04/24 15:14:58    114s] 
[04/24 15:14:58    114s]  Pre_CCE_Colorizing is not ON! (0:0:1559:0)
[04/24 15:14:58    114s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.080, REAL:0.076, MEM:2509.4M, EPOCH TIME: 1713964498.494939
[04/24 15:14:58    114s] All LLGs are deleted
[04/24 15:14:58    114s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:5).
[04/24 15:14:58    114s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/24 15:14:58    114s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:2509.4M, EPOCH TIME: 1713964498.498125
[04/24 15:14:58    114s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:2509.4M, EPOCH TIME: 1713964498.498342
[04/24 15:14:58    114s] Reported timing to dir timingReports/route
[04/24 15:14:58    114s] Total CPU time: 10.08 sec
[04/24 15:14:58    114s] Total Real time: 13.0 sec
[04/24 15:14:58    114s] Total Memory Usage: 2485.402344 Mbytes
[04/24 15:14:58    114s] Reset AAE Options
[04/24 15:14:58    114s] Info: pop threads available for lower-level modules during optimization.
[04/24 15:14:58    114s] *** timeDesign #1 [finish] : cpu/real = 0:00:10.1/0:00:13.4 (0.7), totSession cpu/real = 0:01:54.8/0:02:07.8 (0.9), mem = 2485.4M
[04/24 15:14:58    114s] 
[04/24 15:14:58    114s] =============================================================================================
[04/24 15:14:58    114s]  Final TAT Report : timeDesign #1                                               21.17-s075_1
[04/24 15:14:58    114s] =============================================================================================
[04/24 15:14:58    114s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[04/24 15:14:58    114s] ---------------------------------------------------------------------------------------------
[04/24 15:14:58    114s] [ ViewPruning            ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[04/24 15:14:58    114s] [ OptSummaryReport       ]      1   0:00:00.4  (   2.7 % )     0:00:02.8 /  0:00:00.8    0.3
[04/24 15:14:58    114s] [ DrvReport              ]      1   0:00:02.2  (  16.3 % )     0:00:02.2 /  0:00:00.2    0.1
[04/24 15:14:58    114s] [ ExtractRC              ]      1   0:00:07.7  (  57.5 % )     0:00:07.7 /  0:00:06.4    0.8
[04/24 15:14:58    114s] [ TimingUpdate           ]      2   0:00:00.7  (   5.2 % )     0:00:02.9 /  0:00:02.9    1.0
[04/24 15:14:58    114s] [ FullDelayCalc          ]      2   0:00:02.2  (  16.1 % )     0:00:02.2 /  0:00:02.2    1.0
[04/24 15:14:58    114s] [ TimingReport           ]      1   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    0.9
[04/24 15:14:58    114s] [ GenerateReports        ]      1   0:00:00.1  (   0.9 % )     0:00:00.1 /  0:00:00.1    1.0
[04/24 15:14:58    114s] [ MISC                   ]          0:00:00.1  (   1.1 % )     0:00:00.1 /  0:00:00.1    0.9
[04/24 15:14:58    114s] ---------------------------------------------------------------------------------------------
[04/24 15:14:58    114s]  timeDesign #1 TOTAL                0:00:13.4  ( 100.0 % )     0:00:13.4 /  0:00:10.1    0.7
[04/24 15:14:58    114s] ---------------------------------------------------------------------------------------------
[04/24 15:14:58    114s] 
[04/24 15:14:58    114s] <CMD> defOut -floorplan -placement -netlist -routing ../DesignDataOut/route.def.gz
[04/24 15:14:58    114s] Writing DEF file '../DesignDataOut/route.def.gz', current time is Wed Apr 24 15:14:58 2024 ...
[04/24 15:14:58    114s] unitPerMicron=2000, dbgMicronPerDBU=0.000500, unitPerDBU=1.000000
[04/24 15:14:58    114s] DEF file '../DesignDataOut/route.def.gz' is written, current time is Wed Apr 24 15:14:58 2024 ...
[04/24 15:14:58    114s] <CMD> all_constraint_modes 
[04/24 15:14:58    114s] <CMD> get_constraint_mode  $mode -sdc_files 
[04/24 15:14:58    114s] <CMD> update_constraint_mode -name 0100_mode -sdc "/users/micas/wjiang/WeijiePhd/Teaching/ALU_flow/DesignDataIn/dbs/cts.enc.dat/mmmc/modes/0100_mode/0100_mode.sdc"
[04/24 15:14:59    115s] Reading timing constraints file '/users/micas/wjiang/WeijiePhd/Teaching/ALU_flow/DesignDataIn/dbs/cts.enc.dat/mmmc/modes/0100_mode/0100_mode.sdc' ...
[04/24 15:14:59    115s] Current (total cpu=0:01:55, real=0:02:11, peak res=2085.7M, current mem=1870.4M)
[04/24 15:14:59    115s] INFO (CTE): Constraints read successfully.
[04/24 15:14:59    115s] Ending "Constraint file reading stats" (total cpu=0:00:00.1, real=0:00:00.0, peak res=1881.7M, current mem=1881.7M)
[04/24 15:14:59    115s] Current (total cpu=0:01:56, real=0:02:11, peak res=2085.7M, current mem=1881.7M)
[04/24 15:14:59    115s] Reading latency file '/tmp/innovus_temp_218477_centauri.esat.kuleuven.be_wjiang_UZuYw9/.mmmcUbO8fM/views/AV_0100_wc_rc125_setup/latency.sdc' ...
[04/24 15:14:59    115s] Reading latency file '/tmp/innovus_temp_218477_centauri.esat.kuleuven.be_wjiang_UZuYw9/.mmmcUbO8fM/views/AV_0100_bc_rc0_hold/latency.sdc' ...
[04/24 15:14:59    115s] Current (total cpu=0:01:56, real=0:02:11, peak res=2085.7M, current mem=1881.7M)
[04/24 15:14:59    115s] INFO (CTE): Constraints read successfully.
[04/24 15:14:59    115s] Ending "Constraint file reading stats" (total cpu=0:00:00.0, real=0:00:00.0, peak res=1883.5M, current mem=1883.5M)
[04/24 15:14:59    115s] Current (total cpu=0:01:56, real=0:02:11, peak res=2085.7M, current mem=1883.5M)
[04/24 15:14:59    115s] Current (total cpu=0:01:56, real=0:02:11, peak res=2085.7M, current mem=1883.5M)
[04/24 15:14:59    115s] INFO (CTE): Constraints read successfully.
[04/24 15:14:59    115s] Ending "Constraint file reading stats" (total cpu=0:00:00.0, real=0:00:00.0, peak res=1885.4M, current mem=1885.4M)
[04/24 15:14:59    115s] Current (total cpu=0:01:56, real=0:02:11, peak res=2085.7M, current mem=1885.4M)
[04/24 15:14:59    115s] <CMD> saveDesign ../DesignDataOut/route.enc
[04/24 15:14:59    115s] The in-memory database contained RC information but was not saved. To save 
[04/24 15:14:59    115s] the RC information, use saveDesign's -rc option. Note: Saving RC information can be quite large, 
[04/24 15:14:59    115s] so it should only be saved when it is really desired.
[04/24 15:14:59    115s] #% Begin save design ... (date=04/24 15:14:59, mem=1888.4M)
[04/24 15:14:59    115s] % Begin Save ccopt configuration ... (date=04/24 15:14:59, mem=1888.4M)
[04/24 15:14:59    115s] % End Save ccopt configuration ... (date=04/24 15:14:59, total cpu=0:00:00.0, real=0:00:00.0, peak res=1888.7M, current mem=1888.7M)
[04/24 15:14:59    115s] % Begin Save netlist data ... (date=04/24 15:14:59, mem=1888.7M)
[04/24 15:14:59    115s] Writing Binary DB to ../DesignDataOut/route.enc.dat/sparc_exu_alu.v.bin in single-threaded mode...
[04/24 15:14:59    115s] % End Save netlist data ... (date=04/24 15:14:59, total cpu=0:00:00.0, real=0:00:00.0, peak res=1888.8M, current mem=1888.8M)
[04/24 15:14:59    115s] Saving symbol-table file ...
[04/24 15:15:00    115s] Saving congestion map file ../DesignDataOut/route.enc.dat/sparc_exu_alu.route.congmap.gz ...
[04/24 15:15:00    115s] % Begin Save AAE data ... (date=04/24 15:15:00, mem=1889.1M)
[04/24 15:15:00    115s] Saving AAE Data ...
[04/24 15:15:00    115s] % End Save AAE data ... (date=04/24 15:15:00, total cpu=0:00:00.0, real=0:00:00.0, peak res=1889.1M, current mem=1889.1M)
[04/24 15:15:00    115s] **WARN: (IMPCTE-104):	The constraint mode of this inactive view 'AV_0100_wc_rc125_hold' has been modified and may need to be reanalyzed to ensure proper timing results. To reanalyze timing for this view make the view active using 'set_analysis_view' and run timing analysis.
[04/24 15:15:00    115s] Type 'man IMPCTE-104' for more detail.
[04/24 15:15:00    115s] Saving preference file ../DesignDataOut/route.enc.dat/gui.pref.tcl ...
[04/24 15:15:00    115s] Saving mode setting ...
[04/24 15:15:00    115s] Saving global file ...
[04/24 15:15:00    115s] % Begin Save floorplan data ... (date=04/24 15:15:00, mem=1895.6M)
[04/24 15:15:00    115s] Saving floorplan file ...
[04/24 15:15:00    115s] Convert 0 swires and 0 svias from compressed groups
[04/24 15:15:00    116s] % End Save floorplan data ... (date=04/24 15:15:00, total cpu=0:00:00.0, real=0:00:00.0, peak res=1896.1M, current mem=1896.1M)
[04/24 15:15:00    116s] Saving PG file ../DesignDataOut/route.enc.dat/sparc_exu_alu.pg.gz, version#2, (Created by Innovus v21.17-s075_1 on Wed Apr 24 15:15:00 2024)
[04/24 15:15:01    116s] *** Completed savePGFile (cpu=0:00:00.0 real=0:00:01.0 mem=2472.8M) ***
[04/24 15:15:01    116s] Saving Drc markers ...
[04/24 15:15:01    116s] ... No Drc file written since there is no markers found.
[04/24 15:15:01    116s] % Begin Save placement data ... (date=04/24 15:15:01, mem=1896.2M)
[04/24 15:15:01    116s] ** Saving stdCellPlacement_binary (version# 2) ...
[04/24 15:15:01    116s] Save Adaptive View Pruning View Names to Binary file
[04/24 15:15:01    116s] *** Completed savePlace (cpu=0:00:00.0 real=0:00:00.0 mem=2475.8M) ***
[04/24 15:15:01    116s] % End Save placement data ... (date=04/24 15:15:01, total cpu=0:00:00.0, real=0:00:00.0, peak res=1896.2M, current mem=1896.2M)
[04/24 15:15:01    116s] % Begin Save routing data ... (date=04/24 15:15:01, mem=1896.2M)
[04/24 15:15:01    116s] Saving route file ...
[04/24 15:15:01    116s] *** Completed saveRoute (cpu=0:00:00.1 real=0:00:00.0 mem=2472.8M) ***
[04/24 15:15:01    116s] % End Save routing data ... (date=04/24 15:15:01, total cpu=0:00:00.1, real=0:00:00.0, peak res=1896.3M, current mem=1896.3M)
[04/24 15:15:01    116s] Saving property file ../DesignDataOut/route.enc.dat/sparc_exu_alu.prop
[04/24 15:15:01    116s] *** Completed saveProperty (cpu=0:00:00.0 real=0:00:00.0 mem=2475.8M) ***
[04/24 15:15:01    116s] #Saving pin access data to file ../DesignDataOut/route.enc.dat/sparc_exu_alu.apa ...
[04/24 15:15:02    116s] #
[04/24 15:15:02    116s] Saving preRoute extracted patterns in file '../DesignDataOut/route.enc.dat/sparc_exu_alu.techData.gz' ...
[04/24 15:15:02    116s] Saving preRoute extraction data in directory '../DesignDataOut/route.enc.dat/extraction/' ...
[04/24 15:15:02    116s] Checksum of RCGrid density data::132
[04/24 15:15:02    116s] Saving CPF database ...
[04/24 15:15:02    116s] *** End saving CPF database: cpu=0:00:00.00 real=0:00:00.00 ***
[04/24 15:15:02    116s] % Begin Save power constraints data ... (date=04/24 15:15:02, mem=1898.5M)
[04/24 15:15:02    116s] % End Save power constraints data ... (date=04/24 15:15:02, total cpu=0:00:00.0, real=0:00:00.0, peak res=1898.6M, current mem=1898.6M)
[04/24 15:15:03    116s] Generated self-contained design route.enc.dat
[04/24 15:15:03    116s] #% End save design ... (date=04/24 15:15:03, total cpu=0:00:01.2, real=0:00:04.0, peak res=1901.2M, current mem=1901.2M)
[04/24 15:15:03    116s] 
[04/24 15:15:03    116s] *** Summary of all messages that are not suppressed in this session:
[04/24 15:15:03    116s] Severity  ID               Count  Summary                                  
[04/24 15:15:03    116s] WARNING   IMPCTE-104           1  The constraint mode of this inactive vie...
[04/24 15:15:03    116s] *** Message Summary: 1 warning(s), 0 error(s)
[04/24 15:15:03    116s] 
[04/24 15:15:03    116s] <CMD> saveDesign ../DesignDataIn/dbs/route.enc
[04/24 15:15:03    116s] The in-memory database contained RC information but was not saved. To save 
[04/24 15:15:03    116s] the RC information, use saveDesign's -rc option. Note: Saving RC information can be quite large, 
[04/24 15:15:03    116s] so it should only be saved when it is really desired.
[04/24 15:15:03    116s] #% Begin save design ... (date=04/24 15:15:03, mem=1901.2M)
[04/24 15:15:03    116s] % Begin Save ccopt configuration ... (date=04/24 15:15:03, mem=1901.2M)
[04/24 15:15:03    116s] % End Save ccopt configuration ... (date=04/24 15:15:03, total cpu=0:00:00.0, real=0:00:00.0, peak res=1901.2M, current mem=1901.2M)
[04/24 15:15:03    116s] % Begin Save netlist data ... (date=04/24 15:15:03, mem=1901.2M)
[04/24 15:15:03    116s] Writing Binary DB to ../DesignDataIn/dbs/route.enc.dat/sparc_exu_alu.v.bin in single-threaded mode...
[04/24 15:15:03    117s] % End Save netlist data ... (date=04/24 15:15:03, total cpu=0:00:00.0, real=0:00:00.0, peak res=1901.2M, current mem=1901.2M)
[04/24 15:15:03    117s] Saving symbol-table file ...
[04/24 15:15:03    117s] Saving congestion map file ../DesignDataIn/dbs/route.enc.dat/sparc_exu_alu.route.congmap.gz ...
[04/24 15:15:03    117s] % Begin Save AAE data ... (date=04/24 15:15:03, mem=1901.2M)
[04/24 15:15:03    117s] Saving AAE Data ...
[04/24 15:15:03    117s] % End Save AAE data ... (date=04/24 15:15:03, total cpu=0:00:00.0, real=0:00:00.0, peak res=1901.2M, current mem=1901.2M)
[04/24 15:15:03    117s] **WARN: (IMPCTE-104):	The constraint mode of this inactive view 'AV_0100_wc_rc125_hold' has been modified and may need to be reanalyzed to ensure proper timing results. To reanalyze timing for this view make the view active using 'set_analysis_view' and run timing analysis.
[04/24 15:15:03    117s] Type 'man IMPCTE-104' for more detail.
[04/24 15:15:03    117s] Saving preference file ../DesignDataIn/dbs/route.enc.dat/gui.pref.tcl ...
[04/24 15:15:03    117s] Saving mode setting ...
[04/24 15:15:03    117s] Saving global file ...
[04/24 15:15:04    117s] % Begin Save floorplan data ... (date=04/24 15:15:04, mem=1903.9M)
[04/24 15:15:04    117s] Saving floorplan file ...
[04/24 15:15:04    117s] Convert 0 swires and 0 svias from compressed groups
[04/24 15:15:04    117s] % End Save floorplan data ... (date=04/24 15:15:04, total cpu=0:00:00.1, real=0:00:00.0, peak res=1903.9M, current mem=1903.9M)
[04/24 15:15:04    117s] Saving PG file ../DesignDataIn/dbs/route.enc.dat/sparc_exu_alu.pg.gz, version#2, (Created by Innovus v21.17-s075_1 on Wed Apr 24 15:15:04 2024)
[04/24 15:15:04    117s] *** Completed savePGFile (cpu=0:00:00.0 real=0:00:00.0 mem=2523.6M) ***
[04/24 15:15:04    117s] Saving Drc markers ...
[04/24 15:15:04    117s] ... No Drc file written since there is no markers found.
[04/24 15:15:04    117s] % Begin Save placement data ... (date=04/24 15:15:04, mem=1903.9M)
[04/24 15:15:04    117s] ** Saving stdCellPlacement_binary (version# 2) ...
[04/24 15:15:04    117s] Save Adaptive View Pruning View Names to Binary file
[04/24 15:15:04    117s] *** Completed savePlace (cpu=0:00:00.0 real=0:00:00.0 mem=2526.6M) ***
[04/24 15:15:04    117s] % End Save placement data ... (date=04/24 15:15:04, total cpu=0:00:00.0, real=0:00:00.0, peak res=1903.9M, current mem=1903.9M)
[04/24 15:15:04    117s] % Begin Save routing data ... (date=04/24 15:15:04, mem=1903.9M)
[04/24 15:15:04    117s] Saving route file ...
[04/24 15:15:05    117s] *** Completed saveRoute (cpu=0:00:00.0 real=0:00:01.0 mem=2523.6M) ***
[04/24 15:15:05    117s] % End Save routing data ... (date=04/24 15:15:05, total cpu=0:00:00.1, real=0:00:01.0, peak res=1903.9M, current mem=1903.9M)
[04/24 15:15:05    117s] Saving property file ../DesignDataIn/dbs/route.enc.dat/sparc_exu_alu.prop
[04/24 15:15:05    117s] *** Completed saveProperty (cpu=0:00:00.0 real=0:00:00.0 mem=2526.6M) ***
[04/24 15:15:05    117s] #Saving pin access data to file ../DesignDataIn/dbs/route.enc.dat/sparc_exu_alu.apa ...
[04/24 15:15:05    117s] #
[04/24 15:15:05    117s] Saving preRoute extracted patterns in file '../DesignDataIn/dbs/route.enc.dat/sparc_exu_alu.techData.gz' ...
[04/24 15:15:05    117s] Saving preRoute extraction data in directory '../DesignDataIn/dbs/route.enc.dat/extraction/' ...
[04/24 15:15:05    117s] Checksum of RCGrid density data::132
[04/24 15:15:05    117s] Saving CPF database ...
[04/24 15:15:05    117s] *** End saving CPF database: cpu=0:00:00.00 real=0:00:00.00 ***
[04/24 15:15:05    117s] % Begin Save power constraints data ... (date=04/24 15:15:05, mem=1904.8M)
[04/24 15:15:06    117s] % End Save power constraints data ... (date=04/24 15:15:05, total cpu=0:00:00.0, real=0:00:01.0, peak res=1904.8M, current mem=1904.8M)
[04/24 15:15:06    118s] Generated self-contained design route.enc.dat
[04/24 15:15:06    118s] #% End save design ... (date=04/24 15:15:06, total cpu=0:00:01.2, real=0:00:03.0, peak res=1905.4M, current mem=1905.4M)
[04/24 15:15:06    118s] 
[04/24 15:15:06    118s] *** Summary of all messages that are not suppressed in this session:
[04/24 15:15:06    118s] Severity  ID               Count  Summary                                  
[04/24 15:15:06    118s] WARNING   IMPCTE-104           1  The constraint mode of this inactive vie...
[04/24 15:15:06    118s] *** Message Summary: 1 warning(s), 0 error(s)
[04/24 15:15:06    118s] 
[04/24 15:19:56    148s] <CMD> win
[04/24 15:20:00    149s] <CMD> fit
[04/24 15:20:01    150s] <CMD> zoomBox -69.48250 42.67050 310.41950 252.56450
[04/24 15:20:02    150s] <CMD> zoomBox -11.24900 113.06100 187.06300 222.62750
[04/24 15:20:02    150s] <CMD> zoomBox 11.56100 143.62500 133.35000 210.91300
[04/24 15:20:03    150s] <CMD> zoomBox 25.79300 161.56250 100.58650 202.88550
[04/24 15:20:04    150s] <CMD> zoomBox 9.04850 145.25000 130.83800 212.53800
[04/24 15:20:04    151s] <CMD> zoomBox -18.47950 117.63400 179.83500 227.20200
[04/24 15:20:05    151s] <CMD> zoomBox 1.06700 146.37850 122.85750 213.66700
[04/24 15:20:06    151s] <CMD> zoomBox 9.78950 160.23650 97.78300 208.85250
[04/24 15:20:06    151s] <CMD> zoomBox 14.89200 170.75300 78.46750 205.87800
[04/24 15:20:06    152s] <CMD> zoomBox 20.10500 180.61700 59.14900 202.18850
[04/24 15:20:07    152s] <CMD> zoomBox 23.76550 186.19450 47.74350 199.44200
[04/24 15:20:07    152s] <CMD> zoomBox 26.02550 189.62150 40.75150 197.75750
[04/24 15:20:07    152s] <CMD> zoomBox 27.93750 192.23250 35.62550 196.48000
[04/24 15:20:08    152s] <CMD> zoomBox 25.82100 189.57450 40.54950 197.71200
[04/24 15:20:08    152s] <CMD> zoomBox 23.03850 186.08100 47.02150 199.33150
[04/24 15:20:09    152s] <CMD> zoomBox 18.48150 180.39200 57.53450 201.96850
[04/24 15:20:11    152s] <CMD> setLayerPreference node_layer -isVisible 0
[04/24 15:20:12    153s] <CMD> zoomBox 8.15150 171.73500 71.74300 206.86900
[04/24 15:20:12    153s] <CMD> zoomBox -0.17250 162.85050 87.84350 211.47900
[04/24 15:20:13    153s] <CMD> zoomBox 12.04000 172.80900 66.09300 202.67300
[04/24 15:20:13    153s] <CMD> zoomBox 19.15450 179.16000 52.35000 197.50050
[04/24 15:20:13    153s] <CMD> zoomBox 23.36000 182.96500 43.74650 194.22850
[04/24 15:20:14    153s] <CMD> zoomBox 26.45700 185.67700 37.09950 191.55700
[04/24 15:20:14    153s] <CMD> zoomBox 27.73000 186.77850 34.26600 190.38950
[04/24 15:20:14    153s] <CMD> zoomBox 28.79900 187.63900 32.21150 189.52450
[04/24 15:20:15    153s] <CMD> zoomBox 29.32850 188.00100 31.42550 189.15950
[04/24 15:20:15    153s] <CMD> zoomBox 28.55700 187.47550 32.57400 189.69500
[04/24 15:20:16    153s] <CMD> zoomBox 28.28400 187.27400 33.01050 189.88550
[04/24 15:20:16    153s] <CMD> zoomBox 27.96050 187.03450 33.52100 190.10650
[04/24 15:20:17    153s] <CMD> zoomBox 27.58000 186.75250 34.12150 190.36650
[04/24 15:20:17    153s] <CMD> fit
[04/24 15:20:18    154s] <CMD> zoomBox -14.25800 56.17350 365.64300 266.06700
[04/24 15:20:18    154s] <CMD> zoomBox 96.68800 124.40650 329.99500 253.30750
[04/24 15:20:19    154s] <CMD> zoomBox 177.94300 176.16700 299.73150 243.45450
[04/24 15:20:19    154s] <CMD> zoomBox 218.55050 203.11850 282.12550 238.24350
[04/24 15:20:19    154s] <CMD> zoomBox 238.35500 217.30450 271.54250 235.64050
[04/24 15:20:20    154s] <CMD> zoomBox 248.70350 224.85350 266.02750 234.42500
[04/24 15:20:20    154s] <CMD> zoomBox 253.79850 229.32450 262.84200 234.32100
[04/24 15:20:21    154s] <CMD> zoomBox 256.56850 231.55050 261.29000 234.15900
[04/24 15:20:21    154s] <CMD> zoomBox 257.75200 232.46800 260.65150 234.07000
[04/24 15:20:21    154s] <CMD> fit
[04/24 15:20:23    155s] <CMD> zoomBox -72.27550 82.13300 250.64050 260.54250
[04/24 15:20:23    155s] <CMD> zoomBox -36.64500 140.46900 161.66600 250.03500
[04/24 15:20:23    155s] <CMD> zoomBox -8.42600 185.32950 95.09450 242.52400
[04/24 15:20:24    155s] <CMD> zoomBox 6.02200 204.14500 69.59650 239.26950
[04/24 15:20:24    155s] <CMD> zoomBox 18.06050 218.40400 51.24750 236.73950
[04/24 15:20:24    155s] <CMD> zoomBox 22.88500 224.43100 43.26700 235.69200
[04/24 15:20:25    155s] <CMD> zoomBox 26.24150 228.96550 36.88200 234.84450
[04/24 15:20:25    155s] <CMD> fit
[04/24 15:20:27    156s] <CMD> zoomBox -57.81150 3.46400 265.10400 181.87350
[04/24 15:20:27    156s] <CMD> zoomBox -16.19150 17.88500 152.37300 111.01600
[04/24 15:20:27    156s] <CMD> zoomBox 0.92150 22.43200 104.44200 79.62650
[04/24 15:20:28    156s] <CMD> zoomBox 14.66300 26.32400 68.70150 56.18000
[04/24 15:20:28    156s] <CMD> zoomBox 20.53850 27.62100 53.72600 45.95700
[04/24 15:20:28    156s] <CMD> zoomBox 25.05500 28.58100 42.37950 38.15250
[04/24 15:20:29    156s] <CMD> zoomBox 27.52100 29.18700 36.56550 34.18400
[04/24 15:20:30    156s] <CMD> zoomBox 28.22950 30.10700 34.76450 33.71750
[04/24 15:20:31    156s] <CMD> selectInst regzcmp/FILL_TOP_T_1_25
[04/24 15:20:34    157s] <CMD> fit
[04/24 15:20:35    157s] <CMD> zoomBox -46.34900 28.29250 276.56650 206.70200
[04/24 15:20:35    157s] <CMD> zoomBox -15.25400 48.63850 218.05300 177.53950
[04/24 15:20:36    157s] <CMD> zoomBox 7.16050 63.84750 175.72550 156.97900
[04/24 15:20:36    157s] <CMD> zoomBox 15.95100 69.82400 159.23200 148.98600
[04/24 15:20:37    158s] <CMD> fit
[04/24 15:20:40    158s] <CMD> zoomBox -81.88750 12.04500 365.05450 258.97850
[04/24 15:20:41    158s] <CMD> zoomBox -7.43650 44.44250 315.47900 222.85200
[04/24 15:20:41    158s] <CMD> zoomBox 67.62150 79.29200 265.93250 188.85800
[04/24 15:20:42    158s] <CMD> fit
[04/24 15:20:44    159s] <CMD> deselectAll
[04/24 15:21:09    162s] <CMD> timeDesign
[04/24 15:21:09    162s] **ERROR: (IMPOPT-624):	No option provided for timeDesign. Use either -reportOnly or -prePlace | -preCTS | -postCTS | -postRoute| -signoff
[04/24 15:21:09    162s] 
[04/24 15:21:09    162s] Usage: timeDesign [-help] [-drvReports] [-expandReg2Reg] [-expandedViews]
[04/24 15:21:09    162s]                   [-hold] [-idealClock] [-numPaths <integer>] [-outDir <string>]
[04/24 15:21:09    162s]                   [-pathreports] [-prefix <string>] [-proto] [-reportOnly]
[04/24 15:21:09    162s]                   [-slackReports] [-timingDebugReport] [-useTransitionFiles] [ -prePlace | -preCTS | -postCTS | -postRoute ]
[04/24 15:21:09    162s] 
[04/24 15:21:09    162s] -help                       # Prints out the command usage
[04/24 15:21:09    162s] -drvReports                 # Generate DRV Report option  (bool, optional)
[04/24 15:21:09    162s] -expandReg2Reg              # Expand reg2reg PathGroup option  (bool, optional)
[04/24 15:21:09    162s] -expandedViews              # Expand View option  (bool, optional)
[04/24 15:21:09    162s] -hold                       # Hold Timing Report option  (bool, optional)
[04/24 15:21:09    162s] -idealClock                 # Ideal Clock option  (bool, optional)
[04/24 15:21:09    162s] -numPaths <integer>         # Number of Path option  (int, optional)
[04/24 15:21:09    162s] -outDir <string>            # Output Directory option  (string, optional)
[04/24 15:21:09    162s] -pathreports                # Generate Path Report option  (bool, optional)
[04/24 15:21:09    162s] -postCTS                    # postCTS option  (bool, optional)
[04/24 15:21:09    162s] -postRoute                  # postRoute option  (bool, optional)
[04/24 15:21:09    162s] -preCTS                     # preCTS option  (bool, optional)
[04/24 15:21:09    162s] -prePlace                   # prePlace option (bool, optional)
[04/24 15:21:09    162s] -prefix <string>            # File Name Prefix option  (string, optional)
[04/24 15:21:09    162s] -proto                      # to support flexmodel  (bool, optional)
[04/24 15:21:09    162s] -reportOnly                 # reportOnly option  (bool, optional)
[04/24 15:21:09    162s] -slackReports               # Generate Slack Report option  (bool, optional)
[04/24 15:21:09    162s] -timingDebugReport          # Timing Debug Report option  (bool, optional)
[04/24 15:21:09    162s] -useTransitionFiles         # Use Transistion Files option  (bool, optional)
[04/24 15:21:09    162s] 
[04/24 15:21:09    162s] 
[04/24 16:45:22    687s] <CMD> timeDesign -hold -postRoute
[04/24 16:45:22    687s] *** timeDesign #2 [begin] : totSession cpu/real = 0:11:27.7/1:32:32.1 (0.1), mem = 3338.5M
[04/24 16:45:22    687s]  Reset EOS DB
[04/24 16:45:22    687s] Ignoring AAE DB Resetting ...
[04/24 16:45:22    687s] Closing parasitic data file '/tmp/innovus_temp_218477_centauri.esat.kuleuven.be_wjiang_UZuYw9/sparc_exu_alu_218477_IeRTz0.rcdb.d/sparc_exu_alu.rcdb.d': 2546 access done (mem: 3338.523M)
[04/24 16:45:22    687s] tQuantus: Use design signature to decide re-extraction is ON
[04/24 16:45:22    687s] #Start Inst Signature in MT(0)
[04/24 16:45:22    687s] #Start Net Signature in MT(65424739)
[04/24 16:45:22    687s] #Calculate SNet Signature in MT (97982635)
[04/24 16:45:22    687s] #Run time and memory report for RC extraction:
[04/24 16:45:22    687s] #RC extraction running on  Xeon 3.16GHz 19712KB Cache 48CPU.
[04/24 16:45:22    687s] #Run Statistics for snet signature:
[04/24 16:45:22    687s] #   Cpu time = 00:00:00, elapsed time = 00:00:00 .
[04/24 16:45:22    687s] #   Increased memory =     0.00 (MB), total memory =  2335.15 (MB), peak memory =  2389.21 (MB)
[04/24 16:45:22    687s] #Run Statistics for Net Final Signature:
[04/24 16:45:22    687s] #   Cpu time = 00:00:00, elapsed time = 00:00:00 .
[04/24 16:45:22    687s] #   Increased memory =     0.00 (MB), total memory =  2335.15 (MB), peak memory =  2389.21 (MB)
[04/24 16:45:22    687s] #Run Statistics for Net launch:
[04/24 16:45:22    687s] #   Cpu time = 00:00:00, elapsed time = 00:00:00 .
[04/24 16:45:22    687s] #   Increased memory =     0.00 (MB), total memory =  2335.15 (MB), peak memory =  2389.21 (MB)
[04/24 16:45:22    687s] #Run Statistics for Net init_dbsNet_slist:
[04/24 16:45:22    687s] #   Cpu time = 00:00:00, elapsed time = 00:00:00 .
[04/24 16:45:22    687s] #   Increased memory =     0.00 (MB), total memory =  2335.15 (MB), peak memory =  2389.21 (MB)
[04/24 16:45:22    687s] #Run Statistics for net signature:
[04/24 16:45:22    687s] #   Cpu time = 00:00:00, elapsed time = 00:00:00 .
[04/24 16:45:22    687s] #   Increased memory =     0.00 (MB), total memory =  2335.15 (MB), peak memory =  2389.21 (MB)
[04/24 16:45:22    687s] #Run Statistics for inst signature:
[04/24 16:45:22    687s] #   Cpu time = 00:00:00, elapsed time = 00:00:00 .
[04/24 16:45:22    687s] #   Increased memory =   -50.38 (MB), total memory =  2335.15 (MB), peak memory =  2389.21 (MB)
[04/24 16:45:22    687s] tQuantus: Original signature = 151586683, new signature = 151586683
[04/24 16:45:22    687s] tQuantus: Design is clean by design signature
[04/24 16:45:22    687s] Opening parasitic data file '/tmp/innovus_temp_218477_centauri.esat.kuleuven.be_wjiang_UZuYw9/sparc_exu_alu_218477_IeRTz0.rcdb.d/sparc_exu_alu.rcdb.d' for reading (mem: 3302.527M)
[04/24 16:45:22    687s] Closing parasitic data file '/tmp/innovus_temp_218477_centauri.esat.kuleuven.be_wjiang_UZuYw9/sparc_exu_alu_218477_IeRTz0.rcdb.d/sparc_exu_alu.rcdb.d': 0 access done (mem: 3302.527M)
[04/24 16:45:22    687s] The design is extracted. Skipping TQuantus.
[04/24 16:45:23    687s] 
[04/24 16:45:23    687s] TimeStamp Deleting Cell Server Begin ...
[04/24 16:45:23    687s] Deleting Lib Analyzer.
[04/24 16:45:23    687s] 
[04/24 16:45:23    687s] TimeStamp Deleting Cell Server End ...
[04/24 16:45:23    687s] Effort level <high> specified for reg2reg path_group
[04/24 16:45:23    687s] Effort level <high> specified for reg2cgate path_group
[04/24 16:45:23    688s] All LLGs are deleted
[04/24 16:45:23    688s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/24 16:45:23    688s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/24 16:45:23    688s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:3305.6M, EPOCH TIME: 1713969923.228435
[04/24 16:45:23    688s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:3305.6M, EPOCH TIME: 1713969923.228801
[04/24 16:45:23    688s] OPERPROF: Starting spInitSiteArr at level 1, MEM:3305.6M, EPOCH TIME: 1713969923.230945
[04/24 16:45:23    688s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/24 16:45:23    688s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/24 16:45:23    688s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:3305.6M, EPOCH TIME: 1713969923.234814
[04/24 16:45:23    688s] Max number of tech site patterns supported in site array is 256.
[04/24 16:45:23    688s] Core basic site is CoreSite
[04/24 16:45:23    688s] OPERPROF:     Starting spiCheckSiteIfFastDPInitAvailable at level 3, MEM:3305.6M, EPOCH TIME: 1713969923.295195
[04/24 16:45:23    688s] After signature check, allow fast init is true, keep pre-filter is true.
[04/24 16:45:23    688s] After signature check and other controls, allow fast init is true, keep pre-filter is true.
[04/24 16:45:23    688s] OPERPROF:     Finished spiCheckSiteIfFastDPInitAvailable at level 3, CPU:0.000, REAL:0.006, MEM:3305.6M, EPOCH TIME: 1713969923.301210
[04/24 16:45:23    688s] Fast DP-INIT is on for default
[04/24 16:45:23    688s] Atter site array init, number of instance map data is 0.
[04/24 16:45:23    688s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.070, REAL:0.071, MEM:3305.6M, EPOCH TIME: 1713969923.306112
[04/24 16:45:23    688s] 
[04/24 16:45:23    688s]  Pre_CCE_Colorizing is not ON! (0:0:1559:0)
[04/24 16:45:23    688s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.080, REAL:0.078, MEM:3305.6M, EPOCH TIME: 1713969923.308679
[04/24 16:45:23    688s] All LLGs are deleted
[04/24 16:45:23    688s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:5).
[04/24 16:45:23    688s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/24 16:45:23    688s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:3305.6M, EPOCH TIME: 1713969923.312514
[04/24 16:45:23    688s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:3305.6M, EPOCH TIME: 1713969923.312746
[04/24 16:45:23    688s] OPTC: user 20.0
[04/24 16:45:23    688s] Starting delay calculation for Hold views
[04/24 16:45:23    688s] AAE_INFO: opIsDesignInPostRouteState() is 1
[04/24 16:45:23    688s] AAE_INFO: resetNetProps viewIdx 1 
[04/24 16:45:23    688s] Starting SI iteration 1 using Infinite Timing Windows
[04/24 16:45:23    688s] #################################################################################
[04/24 16:45:23    688s] # Design Stage: PostRoute
[04/24 16:45:23    688s] # Design Name: sparc_exu_alu
[04/24 16:45:23    688s] # Design Mode: 45nm
[04/24 16:45:23    688s] # Analysis Mode: MMMC OCV 
[04/24 16:45:23    688s] # Parasitics Mode: SPEF/RCDB 
[04/24 16:45:23    688s] # Signoff Settings: SI On 
[04/24 16:45:23    688s] #################################################################################
[04/24 16:45:23    688s] AAE_INFO: 1 threads acquired from CTE.
[04/24 16:45:23    688s] Setting infinite Tws ...
[04/24 16:45:23    688s] First Iteration Infinite Tw... 
[04/24 16:45:23    688s] Calculate late delays in OCV mode...
[04/24 16:45:23    688s] Calculate early delays in OCV mode...
[04/24 16:45:23    688s] Topological Sorting (REAL = 0:00:00.0, MEM = 3317.2M, InitMEM = 3317.2M)
[04/24 16:45:23    688s] Start delay calculation (fullDC) (1 T). (MEM=3317.18)
[04/24 16:45:23    688s] *** Calculating scaling factor for gpdk045_bc_lib libraries using the default operating condition of each library.
[04/24 16:45:23    688s] End AAE Lib Interpolated Model. (MEM=3317.18 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[04/24 16:45:23    688s] Opening parasitic data file '/tmp/innovus_temp_218477_centauri.esat.kuleuven.be_wjiang_UZuYw9/sparc_exu_alu_218477_IeRTz0.rcdb.d/sparc_exu_alu.rcdb.d' for reading (mem: 3317.184M)
[04/24 16:45:23    688s] Reading RCDB with compressed RC data.
[04/24 16:45:23    688s] RC Database In Completed (CPU Time= 0:00:00.0  Real Time=0:00:00.0  MEM= 3341.2M)
[04/24 16:45:24    689s] Total number of fetched objects 2547
[04/24 16:45:24    689s] AAE_INFO-618: Total number of nets in the design is 3059,  83.5 percent of the nets selected for SI analysis
[04/24 16:45:24    689s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[04/24 16:45:24    689s] End delay calculation. (MEM=3347.34 CPU=0:00:00.8 REAL=0:00:01.0)
[04/24 16:45:24    689s] End delay calculation (fullDC). (MEM=3347.34 CPU=0:00:00.9 REAL=0:00:01.0)
[04/24 16:45:24    689s] *** CDM Built up (cpu=0:00:01.1  real=0:00:01.0  mem= 3347.3M) ***
[04/24 16:45:24    689s] Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 3355.3M)
[04/24 16:45:24    689s] Add other clocks and setupCteToAAEClockMapping during iter 1
[04/24 16:45:24    689s] Loading CTE timing window is completed (CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 3355.3M)
[04/24 16:45:24    689s] Starting SI iteration 2
[04/24 16:45:24    689s] Calculate late delays in OCV mode...
[04/24 16:45:24    689s] Calculate early delays in OCV mode...
[04/24 16:45:24    689s] Start delay calculation (fullDC) (1 T). (MEM=3309.45)
[04/24 16:45:24    689s] End AAE Lib Interpolated Model. (MEM=3309.45 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[04/24 16:45:24    689s] RC Database In Completed (CPU Time= 0:00:00.0  Real Time=0:00:00.0  MEM= 3311.5M)
[04/24 16:45:24    689s] Glitch Analysis: View AV_0100_bc_rc0_hold -- Total Number of Nets Skipped = 14. 
[04/24 16:45:24    689s] Glitch Analysis: View AV_0100_bc_rc0_hold -- Total Number of Nets Analyzed = 2547. 
[04/24 16:45:24    689s] Total number of fetched objects 2547
[04/24 16:45:24    689s] AAE_INFO-618: Total number of nets in the design is 3059,  0.3 percent of the nets selected for SI analysis
[04/24 16:45:24    689s] End delay calculation. (MEM=3356.15 CPU=0:00:00.0 REAL=0:00:00.0)
[04/24 16:45:24    689s] End delay calculation (fullDC). (MEM=3356.15 CPU=0:00:00.0 REAL=0:00:00.0)
[04/24 16:45:24    689s] *** CDM Built up (cpu=0:00:00.0  real=0:00:00.0  mem= 3356.1M) ***
[04/24 16:45:24    689s] *** Done Building Timing Graph (cpu=0:00:01.6 real=0:00:01.0 totSessionCpu=0:11:30 mem=3364.1M)
[04/24 16:45:25    689s] 
------------------------------------------------------------------
          timeDesign Summary
------------------------------------------------------------------

Hold views included:
 AV_0100_bc_rc0_hold 

+--------------------+---------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg |reg2cgate| default |
+--------------------+---------+---------+---------+---------+
|           WNS (ns):|  0.060  |  0.065  |   N/A   |  0.060  |
|           TNS (ns):|  0.000  |  0.000  |   N/A   |  0.000  |
|    Violating Paths:|    0    |    0    |   N/A   |    0    |
|          All Paths:|   380   |   64    |   N/A   |   380   |
+--------------------+---------+---------+---------+---------+

Tech dependent Parameter, Build TLibAnalyzer for: HybridTechSiteEnabled
[04/24 16:45:25    689s] All LLGs are deleted
[04/24 16:45:25    689s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/24 16:45:25    689s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/24 16:45:25    689s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:3322.1M, EPOCH TIME: 1713969925.114733
[04/24 16:45:25    689s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:3322.1M, EPOCH TIME: 1713969925.115160
[04/24 16:45:25    689s] OPERPROF: Starting spInitSiteArr at level 1, MEM:3322.1M, EPOCH TIME: 1713969925.116733
[04/24 16:45:25    689s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/24 16:45:25    689s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/24 16:45:25    689s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:3322.1M, EPOCH TIME: 1713969925.120046
[04/24 16:45:25    689s] Max number of tech site patterns supported in site array is 256.
[04/24 16:45:25    689s] Core basic site is CoreSite
[04/24 16:45:25    689s] OPERPROF:     Starting spiCheckSiteIfFastDPInitAvailable at level 3, MEM:3322.1M, EPOCH TIME: 1713969925.178457
[04/24 16:45:25    689s] After signature check, allow fast init is true, keep pre-filter is true.
[04/24 16:45:25    689s] After signature check and other controls, allow fast init is true, keep pre-filter is true.
[04/24 16:45:25    689s] OPERPROF:     Finished spiCheckSiteIfFastDPInitAvailable at level 3, CPU:0.000, REAL:0.003, MEM:3322.1M, EPOCH TIME: 1713969925.181447
[04/24 16:45:25    689s] Fast DP-INIT is on for default
[04/24 16:45:25    689s] Atter site array init, number of instance map data is 0.
[04/24 16:45:25    689s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.070, REAL:0.065, MEM:3322.1M, EPOCH TIME: 1713969925.185495
[04/24 16:45:25    689s] 
[04/24 16:45:25    689s]  Pre_CCE_Colorizing is not ON! (0:0:1559:0)
[04/24 16:45:25    689s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.070, REAL:0.071, MEM:3322.1M, EPOCH TIME: 1713969925.187964
[04/24 16:45:25    689s] All LLGs are deleted
[04/24 16:45:25    689s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:5).
[04/24 16:45:25    689s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/24 16:45:25    689s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:3322.1M, EPOCH TIME: 1713969925.191129
[04/24 16:45:25    689s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:3322.1M, EPOCH TIME: 1713969925.191368
[04/24 16:45:25    689s] Density: 9.716%
       (100.000% with Fillers)
------------------------------------------------------------------

[04/24 16:45:25    689s] All LLGs are deleted
[04/24 16:45:25    689s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/24 16:45:25    689s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/24 16:45:25    689s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:3322.1M, EPOCH TIME: 1713969925.200513
[04/24 16:45:25    689s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:3322.1M, EPOCH TIME: 1713969925.200762
[04/24 16:45:25    689s] OPERPROF: Starting spInitSiteArr at level 1, MEM:3322.1M, EPOCH TIME: 1713969925.202259
[04/24 16:45:25    689s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/24 16:45:25    689s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/24 16:45:25    690s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:3322.1M, EPOCH TIME: 1713969925.205438
[04/24 16:45:25    690s] Max number of tech site patterns supported in site array is 256.
[04/24 16:45:25    690s] Core basic site is CoreSite
[04/24 16:45:25    690s] OPERPROF:     Starting spiCheckSiteIfFastDPInitAvailable at level 3, MEM:3322.1M, EPOCH TIME: 1713969925.265418
[04/24 16:45:25    690s] After signature check, allow fast init is true, keep pre-filter is true.
[04/24 16:45:25    690s] After signature check and other controls, allow fast init is true, keep pre-filter is true.
[04/24 16:45:25    690s] OPERPROF:     Finished spiCheckSiteIfFastDPInitAvailable at level 3, CPU:0.000, REAL:0.003, MEM:3322.1M, EPOCH TIME: 1713969925.268802
[04/24 16:45:25    690s] Fast DP-INIT is on for default
[04/24 16:45:25    690s] Atter site array init, number of instance map data is 0.
[04/24 16:45:25    690s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.060, REAL:0.067, MEM:3322.1M, EPOCH TIME: 1713969925.272415
[04/24 16:45:25    690s] 
[04/24 16:45:25    690s]  Pre_CCE_Colorizing is not ON! (0:0:1559:0)
[04/24 16:45:25    690s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.080, REAL:0.072, MEM:3322.1M, EPOCH TIME: 1713969925.274727
[04/24 16:45:25    690s] All LLGs are deleted
[04/24 16:45:25    690s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:5).
[04/24 16:45:25    690s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/24 16:45:25    690s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:3322.1M, EPOCH TIME: 1713969925.278003
[04/24 16:45:25    690s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:3322.1M, EPOCH TIME: 1713969925.278236
[04/24 16:45:25    690s] Reported timing to dir ./timingReports
[04/24 16:45:25    690s] Total CPU time: 2.43 sec
[04/24 16:45:25    690s] Total Real time: 3.0 sec
[04/24 16:45:25    690s] Total Memory Usage: 3284.414062 Mbytes
[04/24 16:45:25    690s] Reset AAE Options
[04/24 16:45:25    690s] *** timeDesign #2 [finish] : cpu/real = 0:00:02.4/0:00:02.5 (1.0), totSession cpu/real = 0:11:30.1/1:32:34.6 (0.1), mem = 3284.4M
[04/24 16:45:25    690s] 
[04/24 16:45:25    690s] =============================================================================================
[04/24 16:45:25    690s]  Final TAT Report : timeDesign #2                                               21.17-s075_1
[04/24 16:45:25    690s] =============================================================================================
[04/24 16:45:25    690s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[04/24 16:45:25    690s] ---------------------------------------------------------------------------------------------
[04/24 16:45:25    690s] [ ViewPruning            ]      2   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[04/24 16:45:25    690s] [ OptSummaryReport       ]      1   0:00:00.3  (  12.0 % )     0:00:02.1 /  0:00:02.1    1.0
[04/24 16:45:25    690s] [ ExtractRC              ]      1   0:00:00.1  (   4.0 % )     0:00:00.1 /  0:00:00.0    0.4
[04/24 16:45:25    690s] [ TimingUpdate           ]      1   0:00:00.5  (  19.7 % )     0:00:01.6 /  0:00:01.6    1.0
[04/24 16:45:25    690s] [ FullDelayCalc          ]      2   0:00:01.1  (  44.3 % )     0:00:01.1 /  0:00:01.1    1.0
[04/24 16:45:25    690s] [ TimingReport           ]      1   0:00:00.0  (   1.0 % )     0:00:00.0 /  0:00:00.0    0.8
[04/24 16:45:25    690s] [ GenerateReports        ]      1   0:00:00.2  (   6.9 % )     0:00:00.2 /  0:00:00.2    1.0
[04/24 16:45:25    690s] [ MISC                   ]          0:00:00.3  (  12.1 % )     0:00:00.3 /  0:00:00.3    1.0
[04/24 16:45:25    690s] ---------------------------------------------------------------------------------------------
[04/24 16:45:25    690s]  timeDesign #2 TOTAL                0:00:02.5  ( 100.0 % )     0:00:02.5 /  0:00:02.4    1.0
[04/24 16:45:25    690s] ---------------------------------------------------------------------------------------------
[04/24 16:45:25    690s] 
[04/24 16:50:40    722s] 
[04/24 16:50:40    722s] *** Memory Usage v#1 (Current mem = 3282.414M, initial mem = 478.035M) ***
[04/24 16:50:40    722s] 
[04/24 16:50:40    722s] *** Summary of all messages that are not suppressed in this session:
[04/24 16:50:40    722s] Severity  ID               Count  Summary                                  
[04/24 16:50:40    722s] WARNING   IMPFP-3961           4  The techSite '%s' has no related standar...
[04/24 16:50:40    722s] WARNING   IMPPTN-867           1  Found use of %s. This will continue to w...
[04/24 16:50:40    722s] WARNING   IMPSYT-4001          1  init_cpf_file '%s' specified along with ...
[04/24 16:50:40    722s] WARNING   IMPESI-3311      62596  Pin %s of Cell %s for timing library %s ...
[04/24 16:50:40    722s] WARNING   IMPOPT-3602          3  The specified path group name %s is not ...
[04/24 16:50:40    722s] ERROR     IMPOPT-624           1  No option provided for timeDesign. Use e...
[04/24 16:50:40    722s] WARNING   NRDB-2005            2  %s %s has special wires but no definitio...
[04/24 16:50:40    722s] WARNING   NRDR-307             1  Turning off incremental shielding eco be...
[04/24 16:50:40    722s] WARNING   NRIG-1303            1  The congestion map does not match the GC...
[04/24 16:50:40    722s] WARNING   NRIF-38              1  Option %s%s is not a Boolean option.     
[04/24 16:50:40    722s] WARNING   NRIF-91              1  Option setNanoRouteMode -routeTopRouting...
[04/24 16:50:40    722s] WARNING   IMPCTE-104           4  The constraint mode of this inactive vie...
[04/24 16:50:40    722s] WARNING   IMPCTE-107           1  The following globals have been obsolete...
[04/24 16:50:40    722s] WARNING   IMPPSP-1003          2  Found use of '%s'. This will continue to...
[04/24 16:50:40    722s] WARNING   GLOBAL-100           2  Global '%s' has become obsolete. It will...
[04/24 16:50:40    722s] WARNING   TCLCMD-1403          1  '%s'                                     
[04/24 16:50:40    722s] WARNING   TECHLIB-302         42  No function defined for cell '%s'. The c...
[04/24 16:50:40    722s] WARNING   TECHLIB-459          2  Appending library '%s' to the previously...
[04/24 16:50:40    722s] *** Message Summary: 62665 warning(s), 1 error(s)
[04/24 16:50:40    722s] 
[04/24 16:50:40    722s] --- Ending "Innovus" (totcpu=0:12:02, real=1:37:52, mem=3282.4M) ---
