/* Copyright (c) 2020, Pixelworks
 *
 * This program is free software; you can redistribute it and/or modify
 * it under the terms of the GNU General Public License version 2 and
 * only version 2 as published by the Free Software Foundation.
 *
 * This program is distributed in the hope that it will be useful,
 * but WITHOUT ANY WARRANTY; without even the implied warranty of
 * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the
 * GNU General Public License for more details.
 */

#include "dsi-panel-oplus21606-nt37701b-1080-2412-dsc-cmd-udc-2nd.dtsi"
#include "dsi-panel-oplus21605-nt37701a-1080-2412-dsc-cmd-2nd.dtsi"

&soc {
	/* avoid failed to parse power config */
	dsi_panel_pwr_sec_supply: dsi_panel_pwr_sec_supply {
		#address-cells = <1>;
		#size-cells = <0>;

		qcom,panel-supply-entry@0 {
			reg = <0>;
			qcom,supply-name = "dummy";
			qcom,supply-min-voltage = <1800000>;
			qcom,supply-max-voltage = <1800000>;
			qcom,supply-enable-load = <200000>;
			qcom,supply-disable-load = <80>;
			qcom,supply-post-on-sleep = <0>;
		};
	};
};

&sde_dsi1 {
	vdd-supply = <>;
	vddio-supply = <>;
	/delete-property/ vci-supply;
	pinctrl-0 = <&sde_te1_active>;
	pinctrl-1 = <&sde_te1_suspend>;
};

&dsi_oplus21605_nt37701a_1080_2412_dsc_cmd {
	pxlw,iris-chip-capability = <0x1 0x1 0x7 0x7f 0x1>;
	qcom,dsi-ctrl-num = <0>;
	qcom,dsi-phy-num = <0>;
	qcom,iris-supply-entries = <&dsi_iris_pwr_supply>;
	qcom,mdss-dsi-bl-pmic-control-type = "bl_ctrl_dcs";
};

&dsi_oplus21606_nt37701b_1080_2412_dsc_cmd_udc {
	pxlw,iris-chip-capability = <0x1 0x1 0x7 0x7f 0x1>;
	qcom,dsi-ctrl-num = <0>;
	qcom,dsi-phy-num = <0>;
	//qcom,panel-supply-entries = <&dsi_panel_pwr_supply>;
	qcom,iris-supply-entries = <&dsi_iris_pwr_supply>;
	qcom,mdss-dsi-bl-pmic-control-type = "bl_ctrl_dcs";
	//qcom,platform-te-gpio = <&tlmm 86 0>;
	//qcom,platform-reset-gpio = <&tlmm 25 0>;
};

&dsi_oplus21606_nt37701b_1080_2412_dsc_cmd_udc_2nd {
	pxlw,iris-chip-capability = <0x1 0x1 0x7 0x7f 0x1>;
	qcom,dsi-sec-ctrl-num = <1>;
	qcom,dsi-sec-phy-num = <1>;
	qcom,panel-sec-supply-entries = <&dsi_panel_pwr_sec_supply>;
	qcom,mdss-dsi-sec-bl-pmic-control-type = "bl_ctrl_external";
	qcom,platform-te-gpio = <&tlmm 87 0>;
};

&dsi_oplus21606_nt37701b_1080_2412_dsc_cmd_udc_2nd {
	qcom,dsi-select-sec-clocks = "pll_byte_clk1", "pll_dsi_clk1";
	qcom,mdss-dsi-display-timings {
		timing@0 {
				qcom,mdss-dsi-panel-clockrate = <960000000>;
				qcom,mdss-dsi-panel-phy-timings = [00 20 08 08 18 17 08 08 08 02 04 00 1B 0D];
				qcom,display-topology = <1 1 1>,<2 2 1>;
				qcom,default-topology-index = <0>;
		};
		timing@1 {
				qcom,mdss-dsi-panel-clockrate = <960000000>;
				qcom,mdss-dsi-panel-phy-timings = [00 20 08 08 18 23 08 08 08 02 04 00 1B 0D];
				qcom,display-topology = <1 1 1>,<2 2 1>;
				qcom,default-topology-index = <0>;
		};
		timing@2 {
				qcom,mdss-dsi-panel-clockrate = <1320000000>;
				qcom,mdss-mdp-transfer-time-us = <6853>;
				qcom,mdss-dsi-panel-phy-timings = [00 2B 0B 0B 1C 1B 0B 0C 0B 02 04 00 23 10];
				qcom,display-topology = <1 0 1>,<2 0 1>;
				qcom,default-topology-index = <0>;
		};
		timing@3 {
				qcom,mdss-dsi-panel-clockrate = <1320000000>;
				qcom,mdss-mdp-transfer-time-us = <6853>;
				qcom,mdss-dsi-panel-phy-timings = [00 2B 0B 0B 1C 27 0B 0C 0B 02 04 00 23 10];
				qcom,display-topology = <1 0 1>,<2 0 1>;
				qcom,default-topology-index = <0>;
		};
	};
};

&dsi_oplus21605_nt37701a_1080_2412_dsc_cmd_2nd {
	pxlw,iris-chip-capability = <0x1 0x1 0x7 0x7f 0x1>;
	qcom,dsi-sec-ctrl-num = <1>;
	qcom,dsi-sec-phy-num = <1>;
	qcom,panel-sec-supply-entries = <&dsi_panel_pwr_sec_supply>;
	qcom,mdss-dsi-sec-bl-pmic-control-type = "bl_ctrl_external";
	qcom,platform-te-gpio = <&tlmm 87 0>;
};

&dsi_oplus21605_nt37701a_1080_2412_dsc_cmd_2nd {
	qcom,dsi-select-sec-clocks = "pll_byte_clk1", "pll_dsi_clk1";
	qcom,mdss-dsi-display-timings {
		timing@0 {
				qcom,mdss-dsi-panel-clockrate = <825600000>;
				//qcom,mdss-dsi-panel-phy-timings = [00 20 08 08 18 17 08 08 08 02 04 00 1B 0D];
				qcom,display-topology = <1 1 1>,<2 2 1>;
				qcom,default-topology-index = <0>;
		};

		timing@1 {
				qcom,mdss-dsi-panel-clockrate = <825600000>;
				//qcom,mdss-dsi-panel-phy-timings = [00 20 08 08 18 23 08 08 08 02 04 00 1B 0D];
				qcom,display-topology = <1 1 1>,<2 2 1>;
				qcom,default-topology-index = <0>;
		};
		timing@2 {
				qcom,mdss-dsi-panel-clockrate = <825600000>;
				//qcom,mdss-dsi-panel-phy-timings = [00 20 08 08 18 23 08 08 08 02 04 00 1B 0D];
				qcom,display-topology = <1 1 1>,<2 2 1>;
				qcom,default-topology-index = <0>;
		};
		timing@3 {
				qcom,mdss-dsi-panel-clockrate = <1320000000>;
				qcom,mdss-mdp-transfer-time-us = <6853>;
				qcom,mdss-dsi-panel-phy-timings = [00 2B 0B 0B 1C 1B 0B 0C 0B 02 04 00 23 10];
				qcom,display-topology = <1 0 1>,<2 0 1>;
				qcom,default-topology-index = <0>;
		};
		timing@4 {
				qcom,mdss-dsi-panel-clockrate = <1320000000>;
				qcom,mdss-mdp-transfer-time-us = <6853>;
				qcom,mdss-dsi-panel-phy-timings = [00 2B 0B 0B 1C 27 0B 0C 0B 02 04 00 23 10];
				qcom,display-topology = <1 0 1>,<2 0 1>;
				qcom,default-topology-index = <0>;
		};
		timing@5 {
				qcom,mdss-dsi-panel-clockrate = <1320000000>;
				qcom,mdss-mdp-transfer-time-us = <6853>;
				qcom,mdss-dsi-panel-phy-timings = [00 2B 0B 0B 1C 27 0B 0C 0B 02 04 00 23 10];
				qcom,display-topology = <1 0 1>,<2 0 1>;
				qcom,default-topology-index = <0>;
		};
	};
};

/* select panel */
&mdss_mdp {
	pxlw,dsi-display-primary-active = "qcom,mdss_dsi_oplus21606_nt37701b_1080_2412_dsc_cmd_udc";
	pxlw,dsi-display-secondary-active = "qcom,mdss_dsi_oplus21606_nt37701b_1080_2412_dsc_cmd_udc_2nd";
	pxlw,dsi-display-primary-active-2nd = "qcom,mdss_dsi_oplus21605_nt37701a_1080_2412_dsc_cmd";
	pxlw,dsi-display-secondary-active-2nd = "qcom,mdss_dsi_oplus21605_nt37701a_1080_2412_dsc_cmd_2nd";
};
