// Copyright (C) 2020  Intel Corporation. All rights reserved.
// Your use of Intel Corporation's design tools, logic functions 
// and other software and tools, and any partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Intel Program License 
// Subscription Agreement, the Intel Quartus Prime License Agreement,
// the Intel FPGA IP License Agreement, or other applicable license
// agreement, including, without limitation, that your use is for
// the sole purpose of programming logic devices manufactured by
// Intel and sold by Intel or its authorized distributors.  Please
// refer to the applicable agreement for further details, at
// https://fpgasoftware.intel.com/eula.

// Generated by Quartus Prime Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition
// Created on Wed Dec 08 18:14:25 2021

// synthesis message_off 10175

`timescale 1ns/1ns

module con3 (
    reset,clock,random[3:0],final1[3:0],final2[3:0],trigger,
    En,final3[3:0]);

    input reset;
    input clock;
    input [3:0] random;
    input [3:0] final1;
    input [3:0] final2;
    input trigger;
    tri0 reset;
    tri0 [3:0] random;
    tri0 [3:0] final1;
    tri0 [3:0] final2;
    tri0 trigger;
    output En;
    output [3:0] final3;
    reg En;
    reg [3:0] final3;
    reg [4:0] fstate;
    reg [4:0] reg_fstate;
    parameter state1=0,state2=1,state3=2,state4=3,state5=4;

    always @(posedge clock)
    begin
        if (clock) begin
            fstate <= reg_fstate;
        end
    end

    always @(fstate or reset or random or final1 or final2 or trigger)
    begin
        if (~reset) begin
            reg_fstate <= state1;
            En <= 1'b0;
            final3 <= 4'b0000;
        end
        else begin
            En <= 1'b0;
            final3 <= 4'b0000;
            case (fstate)
                state1: begin
                    if (((trigger == 1'b1) & (final2[3:0] != 4'b0000)))
                        reg_fstate <= state2;
                    else if (((trigger == 1'b0) | (final2[3:0] == 4'b0000)))
                        reg_fstate <= state1;
                    // Inserting 'else' block to prevent latch inference
                    else
                        reg_fstate <= state1;

                    final3 <= 4'b0000;

                    En <= 1'b0;
                end
                state2: begin
                    if (((random[3:0] < 4'b1011) & (random[3:0] != final1[3:0])))
                        reg_fstate <= state5;
                    else if (((random[3:0] >= 4'b1011) | (random[3:0] == final1[3:0])))
                        reg_fstate <= state2;
                    // Inserting 'else' block to prevent latch inference
                    else
                        reg_fstate <= state2;

                    final3 <= 4'b0000;

                    En <= 1'b0;
                end
                state3: begin
                    if ((final2[3:0] != 4'b0000))
                        reg_fstate <= state4;
                    // Inserting 'else' block to prevent latch inference
                    else
                        reg_fstate <= state3;

                    final3 <= random[3:0];

                    En <= 1'b1;
                end
                state4: begin
                    if ((final2[3:0] != 4'b0000))
                        reg_fstate <= state4;
                    // Inserting 'else' block to prevent latch inference
                    else
                        reg_fstate <= state4;

                    final3 <= 4'b0000;

                    En <= 1'b0;
                end
                state5: begin
                    if ((random[3:0] != final2[3:0]))
                        reg_fstate <= state3;
                    else if ((random[3:0] == final2[3:0]))
                        reg_fstate <= state5;
                    // Inserting 'else' block to prevent latch inference
                    else
                        reg_fstate <= state5;

                    final3 <= 4'b0000;

                    En <= 1'b1;
                end
                default: begin
                    En <= 1'bx;
                    final3 <= 4'bxxxx;
                    $display ("Reach undefined state");
                end
            endcase
        end
    end
endmodule // con3
