// Seed: 4116101804
`timescale 1 ps / 1ps
module module_0 (
    input id_0,
    input id_1,
    output id_2,
    input logic id_3,
    input logic id_4,
    input logic id_5,
    output id_6,
    output id_7,
    input id_8,
    output id_9,
    input logic id_10,
    output logic id_11,
    input logic id_12,
    output id_13,
    input id_14,
    input id_15,
    output id_16,
    inout logic id_17,
    output wand id_18,
    input id_19,
    input logic id_20,
    input logic id_21
);
  assign id_9 = id_4;
  type_36(
      id_8, 1, 1
  );
  tri1 id_22;
  type_38 id_23 (
      .id_0(1 * id_1),
      .id_1(id_11)
  );
  assign id_18[1] = 1 ? 1 : id_22[1];
  logic id_24;
  type_0 id_25 (
      .id_0(id_1),
      .id_1(1),
      .id_2()
  );
  assign id_25 = id_23;
endmodule
