

================================================================
== Vivado HLS Report for 'nnet'
================================================================
* Date:           Thu Jun 14 14:04:28 2018

* Version:        2017.4.1 (Build 2117188 on Tue Jan 30 15:53:01 MST 2018)
* Project:        nnet_stream
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  13.00|     13.91|        1.62|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-------+-------+-------+-------+----------+
    |    Latency    |    Interval   | Pipeline |
    |  min  |  max  |  min  |  max  |   Type   |
    +-------+-------+-------+-------+----------+
    |  70532|  70532|  70516|  70516| dataflow |
    +-------+-------+-------+-------+----------+

    + Detail: 
        * Instance: 
        +-------------------+----------------+-------+-------+-------+-------+---------+
        |                   |                |    Latency    |    Interval   | Pipeline|
        |      Instance     |     Module     |  min  |  max  |  min  |  max  |   Type  |
        +-------------------+----------------+-------+-------+-------+-------+---------+
        |fc_layer1_U0       |fc_layer1       |  70515|  70515|  70515|  70515|   none  |
        |pool_layer1_U0     |pool_layer1     |   6729|   6729|   6729|   6729|   none  |
        |pool_layer2_U0     |pool_layer2     |   2705|   2705|   2705|   2705|   none  |
        |fc_layer2_U0       |fc_layer2       |  10491|  10491|  10491|  10491|   none  |
        |conv_layer1_U0     |conv_layer1     |   6940|   6940|   6940|   6940|   none  |
        |conv_layer2_U0     |conv_layer2     |   5666|  10736|   5666|  10736|   none  |
        |fc_layer3_U0       |fc_layer3       |    863|    863|    863|    863|   none  |
        |Loop_1_proc138_U0  |Loop_1_proc138  |   2049|   2049|   2049|   2049|   none  |
        +-------------------+----------------+-------+-------+-------+-------+---------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|DSP              |        -|      -|       -|      -|
|Expression       |        -|      -|       0|      8|
|FIFO             |        0|      -|      35|    196|
|Instance         |       95|    360|   28237|  38737|
|Memory           |        -|      -|       -|      -|
|Multiplexer      |        -|      -|       -|      -|
|Register         |        -|      -|       7|      -|
+-----------------+---------+-------+--------+-------+
|Total            |       95|    360|   28279|  38941|
+-----------------+---------+-------+--------+-------+
|Available        |      280|    220|  106400|  53200|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |       33|    163|      26|     73|
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    +-------------------+----------------+---------+-------+------+-------+
    |      Instance     |     Module     | BRAM_18K| DSP48E|  FF  |  LUT  |
    +-------------------+----------------+---------+-------+------+-------+
    |Loop_1_proc138_U0  |Loop_1_proc138  |        1|      0|    26|     87|
    |conv_layer1_U0     |conv_layer1     |        0|    114|  5329|   2216|
    |conv_layer2_U0     |conv_layer2     |        0|     32|  5881|   1053|
    |fc_layer1_U0       |fc_layer1       |       81|    120|  3083|   5528|
    |fc_layer2_U0       |fc_layer2       |       12|     84|  2190|   3632|
    |fc_layer3_U0       |fc_layer3       |        1|     10|   440|    502|
    |pool_layer1_U0     |pool_layer1     |        0|      0|  5989|  13785|
    |pool_layer2_U0     |pool_layer2     |        0|      0|  5299|  11934|
    +-------------------+----------------+---------+-------+------+-------+
    |Total              |                |       95|    360| 28237|  38737|
    +-------------------+----------------+---------+-------+------+-------+

    * DSP48: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    +-----------------+---------+---+----+------+-----+---------+
    |       Name      | BRAM_18K| FF| LUT| Depth| Bits| Size:D*B|
    +-----------------+---------+---+----+------+-----+---------+
    |conv1_out_V_V_U  |        0|  5|  28|     1|   16|       16|
    |conv2_out_V_V_U  |        0|  5|  28|     1|   16|       16|
    |fc1_out_V_V_U    |        0|  5|  28|     1|   16|       16|
    |fc2_out_V_V_U    |        0|  5|  28|     1|   16|       16|
    |image_in_V_V_U   |        0|  5|  28|     1|   16|       16|
    |pool1_out_V_V_U  |        0|  5|  28|     1|   16|       16|
    |pool2_out_V_V_U  |        0|  5|  28|     1|   16|       16|
    +-----------------+---------+---+----+------+-----+---------+
    |Total            |        0| 35| 196|     7|  112|      112|
    +-----------------+---------+---+----+------+-----+---------+

    * Expression: 
    +--------------+----------+-------+---+----+------------+------------+
    | Variable Name| Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +--------------+----------+-------+---+----+------------+------------+
    |ap_idle       |    and   |      0|  0|   8|           1|           1|
    +--------------+----------+-------+---+----+------------+------------+
    |Total         |          |      0|  0|   8|           1|           1|
    +--------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    N/A

    * Register: 
    +-------------------------+---+----+-----+-----------+
    |           Name          | FF| LUT| Bits| Const Bits|
    +-------------------------+---+----+-----+-----------+
    |conv_layer1_U0_ap_start  |  1|   0|    1|          0|
    |conv_layer2_U0_ap_start  |  1|   0|    1|          0|
    |fc_layer1_U0_ap_start    |  1|   0|    1|          0|
    |fc_layer2_U0_ap_start    |  1|   0|    1|          0|
    |fc_layer3_U0_ap_start    |  1|   0|    1|          0|
    |pool_layer1_U0_ap_start  |  1|   0|    1|          0|
    |pool_layer2_U0_ap_start  |  1|   0|    1|          0|
    +-------------------------+---+----+-----+-----------+
    |Total                    |  7|   0|    7|          0|
    +-------------------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------------+-----+-----+------------+--------------+--------------+
|      RTL Ports     | Dir | Bits|  Protocol  | Source Object|    C Type    |
+--------------------+-----+-----+------------+--------------+--------------+
|fc3_out_V_V_din     | out |   16|   ap_fifo  |  fc3_out_V_V |    pointer   |
|fc3_out_V_V_full_n  |  in |    1|   ap_fifo  |  fc3_out_V_V |    pointer   |
|fc3_out_V_V_write   | out |    1|   ap_fifo  |  fc3_out_V_V |    pointer   |
|ap_clk              |  in |    1| ap_ctrl_hs |     nnet     | return value |
|ap_rst              |  in |    1| ap_ctrl_hs |     nnet     | return value |
|ap_start            |  in |    1| ap_ctrl_hs |     nnet     | return value |
|ap_done             | out |    1| ap_ctrl_hs |     nnet     | return value |
|ap_ready            | out |    1| ap_ctrl_hs |     nnet     | return value |
|ap_idle             | out |    1| ap_ctrl_hs |     nnet     | return value |
+--------------------+-----+-----+------------+--------------+--------------+

