CAYMAN_RING_TYPE_CP2_INDEX,VAR_0
CE_PARTITION_BASE,VAR_1
DRM_ERROR,FUNC_0
PACKET3,FUNC_1
PACKET3_BASE_INDEX,FUNC_2
PACKET3_CLEAR_STATE,VAR_2
PACKET3_COMPUTE,FUNC_3
PACKET3_ME_INITIALIZE,VAR_3
PACKET3_ME_INITIALIZE_DEVICE_ID,FUNC_4
PACKET3_PREAMBLE_BEGIN_CLEAR_STATE,VAR_4
PACKET3_PREAMBLE_CNTL,VAR_5
PACKET3_PREAMBLE_END_CLEAR_STATE,VAR_6
PACKET3_SET_BASE,VAR_7
PACKET3_SET_CONTEXT_REG,VAR_8
RADEON_RING_TYPE_GFX_INDEX,VAR_9
radeon_ring_lock,FUNC_5
radeon_ring_unlock_commit,FUNC_6
radeon_ring_write,FUNC_7
si_cp_enable,FUNC_8
si_default_size,VAR_10
si_default_state,VAR_11
si_cp_start,FUNC_9
rdev,VAR_12
ring,VAR_13
r,VAR_14
i,VAR_15
