// Seed: 2541616910
`timescale 1 ps / 1ps
`define pp_7 0
`define pp_8 0
module module_0 (
    output id_0,
    input id_1,
    output id_2,
    output reg id_3,
    input logic id_4,
    input logic id_5,
    input id_6
);
  logic id_7 = id_7;
  initial begin
    if (id_4) id_3 <= #id_4 1;
    else id_3 <= (1 | 1'h0);
  end
endmodule
module module_1 (
    id_1
);
  output id_1;
  logic id_7;
endmodule
