module module_0 (
    input logic id_1,
    id_2,
    input logic [(  id_1  ) : 1 'b0] id_3,
    id_4
);
  logic id_5;
  id_6 id_7 (
      .id_3(id_5[id_2&id_6]),
      .id_4(id_4)
  );
  logic id_8;
  id_9 id_10 (
      .id_8(1),
      .id_1(id_9)
  );
  assign id_8 = 1;
  id_11 id_12 (
      .id_5(id_10[id_5]),
      .id_1(id_2),
      id_6[id_8[id_8]],
      .id_1(id_4),
      .id_9(id_3)
  );
  assign id_10 = id_10;
  logic id_13;
  logic
      id_14,
      id_15,
      id_16,
      id_17,
      id_18,
      id_19,
      id_20,
      id_21,
      id_22,
      id_23,
      id_24,
      id_25,
      id_26,
      id_27,
      id_28,
      id_29,
      id_30,
      id_31,
      id_32,
      id_33,
      id_34,
      id_35,
      id_36,
      id_37,
      id_38,
      id_39,
      id_40,
      id_41,
      id_42,
      id_43,
      id_44,
      id_45;
  assign id_28 = id_32[1] | (id_8[id_35[1]]);
  logic id_46;
  id_47 id_48 (
      .id_7 (id_6[1 : id_42[id_30]]),
      .id_19(id_9[id_47])
  );
  assign id_8  = id_29;
  assign id_38 = id_27;
  always @(posedge ~id_3[1]) begin
    if (1) begin
      id_27 <= 1;
    end else id_49 <= id_49;
  end
  id_50 id_51;
  assign id_51[id_50] = id_51;
  id_52 id_53 (
      .id_50(~id_51),
      .id_52(id_51)
  );
  id_54 id_55 (
      .id_54(id_53),
      .id_53(id_52)
  );
  assign id_53 = 1'b0;
  id_56 id_57 (
      .id_55(id_53),
      .id_56(id_56[id_52*~id_53]),
      .id_50(id_56[id_51])
  );
  id_58 id_59 (
      .id_50(id_56),
      .id_52(id_55 * id_54 - id_57),
      .id_54(id_55[~id_52])
  );
  assign id_55[id_55] = id_56;
endmodule
