V3 7
FL $XILINX/verilog/src/glbl.v 2007/05/19.02:52:56 J.36
MO work/glbl FL $XILINX/verilog/src/glbl.v
FL $XILINX/VLSI_Lab_verilog/bcd_counter.v 2020/10/28.21:01:03 J.36
MO work/bcd_counter FL $XILINX/VLSI_Lab_verilog/bcd_counter.v
FL $XILINX/VLSI_Lab_verilog/bcd_counter_wave.tfw 2020/10/28.21:01:41 J.36
MO work/bcd_counter_wave FL $XILINX/VLSI_Lab_verilog/bcd_counter_wave.tfw \
      MI bcd_counter
