{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Tue May 07 15:40:29 2019 " "Info: Processing started: Tue May 07 15:40:29 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off cpu -c cpu " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off cpu -c cpu" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "banco_reg.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file banco_reg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Banco_reg-behavioral_arch " "Info: Found design unit 1: Banco_reg-behavioral_arch" {  } { { "Banco_reg.vhd" "" { Text "C:/Users/vinij/Desktop/proj_hardware/testeparcial/Banco_reg.vhd" 69 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 Banco_reg " "Info: Found entity 1: Banco_reg" {  } { { "Banco_reg.vhd" "" { Text "C:/Users/vinij/Desktop/proj_hardware/testeparcial/Banco_reg.vhd" 53 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "reset RESET control.v(42) " "Info (10281): Verilog HDL Declaration information at control.v(42): object \"reset\" differs only in case from object \"RESET\" in the same scope" {  } { { "control.v" "" { Text "C:/Users/vinij/Desktop/proj_hardware/testeparcial/control.v" 42 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "" 0 -1}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "overFlow OVERFLOW control.v(45) " "Info (10281): Verilog HDL Declaration information at control.v(45): object \"overFlow\" differs only in case from object \"OVERFLOW\" in the same scope" {  } { { "control.v" "" { Text "C:/Users/vinij/Desktop/proj_hardware/testeparcial/control.v" 45 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "" 0 -1}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "divZero DIVZERO control.v(46) " "Info (10281): Verilog HDL Declaration information at control.v(46): object \"divZero\" differs only in case from object \"DIVZERO\" in the same scope" {  } { { "control.v" "" { Text "C:/Users/vinij/Desktop/proj_hardware/testeparcial/control.v" 46 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "control.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file control.v" { { "Info" "ISGN_ENTITY_NAME" "1 control " "Info: Found entity 1: control" {  } { { "control.v" "" { Text "C:/Users/vinij/Desktop/proj_hardware/testeparcial/control.v" 40 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "cpu.v(248) " "Warning (10275): Verilog HDL Module Instantiation warning at cpu.v(248): ignored dangling comma in List of Port Connections" {  } { { "cpu.v" "" { Text "C:/Users/vinij/Desktop/proj_hardware/testeparcial/cpu.v" 248 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file cpu.v" { { "Info" "ISGN_ENTITY_NAME" "1 cpu " "Info: Found entity 1: cpu" {  } { { "cpu.v" "" { Text "C:/Users/vinij/Desktop/proj_hardware/testeparcial/cpu.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "instr_reg.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file instr_reg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Instr_Reg-behavioral_arch " "Info: Found design unit 1: Instr_Reg-behavioral_arch" {  } { { "Instr_Reg.vhd" "" { Text "C:/Users/vinij/Desktop/proj_hardware/testeparcial/Instr_Reg.vhd" 56 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 Instr_Reg " "Info: Found entity 1: Instr_Reg" {  } { { "Instr_Reg.vhd" "" { Text "C:/Users/vinij/Desktop/proj_hardware/testeparcial/Instr_Reg.vhd" 42 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memoria.vhd 3 1 " "Info: Found 3 design units, including 1 entities, in source file memoria.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ram_constants " "Info: Found design unit 1: ram_constants" {  } { { "Memoria.vhd" "" { Text "C:/Users/vinij/Desktop/proj_hardware/testeparcial/Memoria.vhd" 38 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 Memoria-behavioral_arch " "Info: Found design unit 2: Memoria-behavioral_arch" {  } { { "Memoria.vhd" "" { Text "C:/Users/vinij/Desktop/proj_hardware/testeparcial/Memoria.vhd" 69 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 Memoria " "Info: Found entity 1: Memoria" {  } { { "Memoria.vhd" "" { Text "C:/Users/vinij/Desktop/proj_hardware/testeparcial/Memoria.vhd" 57 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux1_4x1.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file mux1_4x1.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux1_4x1 " "Info: Found entity 1: mux1_4x1" {  } { { "mux1_4x1.v" "" { Text "C:/Users/vinij/Desktop/proj_hardware/testeparcial/mux1_4x1.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux32_2x1.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file mux32_2x1.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux32_2x1 " "Info: Found entity 1: mux32_2x1" {  } { { "mux32_2x1.v" "" { Text "C:/Users/vinij/Desktop/proj_hardware/testeparcial/mux32_2x1.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux32_4x1.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file mux32_4x1.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux32_4x1 " "Info: Found entity 1: mux32_4x1" {  } { { "mux32_4x1.v" "" { Text "C:/Users/vinij/Desktop/proj_hardware/testeparcial/mux32_4x1.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux32_8x1.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file mux32_8x1.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux32_8x1 " "Info: Found entity 1: mux32_8x1" {  } { { "mux32_8x1.v" "" { Text "C:/Users/vinij/Desktop/proj_hardware/testeparcial/mux32_8x1.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux5_2x1.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file mux5_2x1.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux5_2x1 " "Info: Found entity 1: mux5_2x1" {  } { { "mux5_2x1.v" "" { Text "C:/Users/vinij/Desktop/proj_hardware/testeparcial/mux5_2x1.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux5_4x1.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file mux5_4x1.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux5_4x1 " "Info: Found entity 1: mux5_4x1" {  } { { "mux5_4x1.v" "" { Text "C:/Users/vinij/Desktop/proj_hardware/testeparcial/mux5_4x1.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "regdesloc.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file regdesloc.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 RegDesloc-behavioral_arch " "Info: Found design unit 1: RegDesloc-behavioral_arch" {  } { { "RegDesloc.vhd" "" { Text "C:/Users/vinij/Desktop/proj_hardware/testeparcial/RegDesloc.vhd" 83 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 RegDesloc " "Info: Found entity 1: RegDesloc" {  } { { "RegDesloc.vhd" "" { Text "C:/Users/vinij/Desktop/proj_hardware/testeparcial/RegDesloc.vhd" 70 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "registrador.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file registrador.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Registrador-behavioral_arch " "Info: Found design unit 1: Registrador-behavioral_arch" {  } { { "Registrador.vhd" "" { Text "C:/Users/vinij/Desktop/proj_hardware/testeparcial/Registrador.vhd" 65 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 Registrador " "Info: Found entity 1: Registrador" {  } { { "Registrador.vhd" "" { Text "C:/Users/vinij/Desktop/proj_hardware/testeparcial/Registrador.vhd" 53 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ula32.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file ula32.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Ula32-behavioral " "Info: Found design unit 1: Ula32-behavioral" {  } { { "ula32.vhd" "" { Text "C:/Users/vinij/Desktop/proj_hardware/testeparcial/ula32.vhd" 70 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 Ula32 " "Info: Found entity 1: Ula32" {  } { { "ula32.vhd" "" { Text "C:/Users/vinij/Desktop/proj_hardware/testeparcial/ula32.vhd" 54 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "signextend16_32.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file signextend16_32.v" { { "Info" "ISGN_ENTITY_NAME" "1 signextend16_32 " "Info: Found entity 1: signextend16_32" {  } { { "signextend16_32.v" "" { Text "C:/Users/vinij/Desktop/proj_hardware/testeparcial/signextend16_32.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_TOP" "cpu " "Info: Elaborating entity \"cpu\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "control control:ctrl " "Info: Elaborating entity \"control\" for hierarchy \"control:ctrl\"" {  } { { "cpu.v" "ctrl" { Text "C:/Users/vinij/Desktop/proj_hardware/testeparcial/cpu.v" 142 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "control.v(302) " "Warning (10270): Verilog HDL Case Statement warning at control.v(302): incomplete case statement has no default case item" {  } { { "control.v" "" { Text "C:/Users/vinij/Desktop/proj_hardware/testeparcial/control.v" 302 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "control.v(153) " "Warning (10270): Verilog HDL Case Statement warning at control.v(153): incomplete case statement has no default case item" {  } { { "control.v" "" { Text "C:/Users/vinij/Desktop/proj_hardware/testeparcial/control.v" 153 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "" 0 -1}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "control.v(153) " "Info (10264): Verilog HDL Case Statement information at control.v(153): all case item expressions in this case statement are onehot" {  } { { "control.v" "" { Text "C:/Users/vinij/Desktop/proj_hardware/testeparcial/control.v" 153 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "iord control.v(153) " "Warning (10240): Verilog HDL Always Construct warning at control.v(153): inferring latch(es) for variable \"iord\", which holds its previous value in one or more paths through the always construct" {  } { { "control.v" "" { Text "C:/Users/vinij/Desktop/proj_hardware/testeparcial/control.v" 153 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "memrw control.v(153) " "Warning (10240): Verilog HDL Always Construct warning at control.v(153): inferring latch(es) for variable \"memrw\", which holds its previous value in one or more paths through the always construct" {  } { { "control.v" "" { Text "C:/Users/vinij/Desktop/proj_hardware/testeparcial/control.v" 153 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "irwrite control.v(153) " "Warning (10240): Verilog HDL Always Construct warning at control.v(153): inferring latch(es) for variable \"irwrite\", which holds its previous value in one or more paths through the always construct" {  } { { "control.v" "" { Text "C:/Users/vinij/Desktop/proj_hardware/testeparcial/control.v" 153 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "regdest control.v(153) " "Warning (10240): Verilog HDL Always Construct warning at control.v(153): inferring latch(es) for variable \"regdest\", which holds its previous value in one or more paths through the always construct" {  } { { "control.v" "" { Text "C:/Users/vinij/Desktop/proj_hardware/testeparcial/control.v" 153 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "memtoreg control.v(153) " "Warning (10240): Verilog HDL Always Construct warning at control.v(153): inferring latch(es) for variable \"memtoreg\", which holds its previous value in one or more paths through the always construct" {  } { { "control.v" "" { Text "C:/Users/vinij/Desktop/proj_hardware/testeparcial/control.v" 153 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "regwrite control.v(153) " "Warning (10240): Verilog HDL Always Construct warning at control.v(153): inferring latch(es) for variable \"regwrite\", which holds its previous value in one or more paths through the always construct" {  } { { "control.v" "" { Text "C:/Users/vinij/Desktop/proj_hardware/testeparcial/control.v" 153 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "awrite control.v(153) " "Warning (10240): Verilog HDL Always Construct warning at control.v(153): inferring latch(es) for variable \"awrite\", which holds its previous value in one or more paths through the always construct" {  } { { "control.v" "" { Text "C:/Users/vinij/Desktop/proj_hardware/testeparcial/control.v" 153 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "bwrite control.v(153) " "Warning (10240): Verilog HDL Always Construct warning at control.v(153): inferring latch(es) for variable \"bwrite\", which holds its previous value in one or more paths through the always construct" {  } { { "control.v" "" { Text "C:/Users/vinij/Desktop/proj_hardware/testeparcial/control.v" 153 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "alusrca control.v(153) " "Warning (10240): Verilog HDL Always Construct warning at control.v(153): inferring latch(es) for variable \"alusrca\", which holds its previous value in one or more paths through the always construct" {  } { { "control.v" "" { Text "C:/Users/vinij/Desktop/proj_hardware/testeparcial/control.v" 153 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "alusrcb control.v(153) " "Warning (10240): Verilog HDL Always Construct warning at control.v(153): inferring latch(es) for variable \"alusrcb\", which holds its previous value in one or more paths through the always construct" {  } { { "control.v" "" { Text "C:/Users/vinij/Desktop/proj_hardware/testeparcial/control.v" 153 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "aluop control.v(153) " "Warning (10240): Verilog HDL Always Construct warning at control.v(153): inferring latch(es) for variable \"aluop\", which holds its previous value in one or more paths through the always construct" {  } { { "control.v" "" { Text "C:/Users/vinij/Desktop/proj_hardware/testeparcial/control.v" 153 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "aluoutwrite control.v(153) " "Warning (10240): Verilog HDL Always Construct warning at control.v(153): inferring latch(es) for variable \"aluoutwrite\", which holds its previous value in one or more paths through the always construct" {  } { { "control.v" "" { Text "C:/Users/vinij/Desktop/proj_hardware/testeparcial/control.v" 153 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "pcsrc control.v(153) " "Warning (10240): Verilog HDL Always Construct warning at control.v(153): inferring latch(es) for variable \"pcsrc\", which holds its previous value in one or more paths through the always construct" {  } { { "control.v" "" { Text "C:/Users/vinij/Desktop/proj_hardware/testeparcial/control.v" 153 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "pcwrite control.v(153) " "Warning (10240): Verilog HDL Always Construct warning at control.v(153): inferring latch(es) for variable \"pcwrite\", which holds its previous value in one or more paths through the always construct" {  } { { "control.v" "" { Text "C:/Users/vinij/Desktop/proj_hardware/testeparcial/control.v" 153 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "pcwritecond control.v(153) " "Warning (10240): Verilog HDL Always Construct warning at control.v(153): inferring latch(es) for variable \"pcwritecond\", which holds its previous value in one or more paths through the always construct" {  } { { "control.v" "" { Text "C:/Users/vinij/Desktop/proj_hardware/testeparcial/control.v" 153 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "dsrcontrol control.v(153) " "Warning (10240): Verilog HDL Always Construct warning at control.v(153): inferring latch(es) for variable \"dsrcontrol\", which holds its previous value in one or more paths through the always construct" {  } { { "control.v" "" { Text "C:/Users/vinij/Desktop/proj_hardware/testeparcial/control.v" 153 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "inccontrol control.v(153) " "Warning (10240): Verilog HDL Always Construct warning at control.v(153): inferring latch(es) for variable \"inccontrol\", which holds its previous value in one or more paths through the always construct" {  } { { "control.v" "" { Text "C:/Users/vinij/Desktop/proj_hardware/testeparcial/control.v" 153 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "mdrwrite control.v(153) " "Warning (10240): Verilog HDL Always Construct warning at control.v(153): inferring latch(es) for variable \"mdrwrite\", which holds its previous value in one or more paths through the always construct" {  } { { "control.v" "" { Text "C:/Users/vinij/Desktop/proj_hardware/testeparcial/control.v" 153 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "mloadab control.v(153) " "Warning (10240): Verilog HDL Always Construct warning at control.v(153): inferring latch(es) for variable \"mloadab\", which holds its previous value in one or more paths through the always construct" {  } { { "control.v" "" { Text "C:/Users/vinij/Desktop/proj_hardware/testeparcial/control.v" 153 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "mult control.v(153) " "Warning (10240): Verilog HDL Always Construct warning at control.v(153): inferring latch(es) for variable \"mult\", which holds its previous value in one or more paths through the always construct" {  } { { "control.v" "" { Text "C:/Users/vinij/Desktop/proj_hardware/testeparcial/control.v" 153 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "dloadab control.v(153) " "Warning (10240): Verilog HDL Always Construct warning at control.v(153): inferring latch(es) for variable \"dloadab\", which holds its previous value in one or more paths through the always construct" {  } { { "control.v" "" { Text "C:/Users/vinij/Desktop/proj_hardware/testeparcial/control.v" 153 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "div control.v(153) " "Warning (10240): Verilog HDL Always Construct warning at control.v(153): inferring latch(es) for variable \"div\", which holds its previous value in one or more paths through the always construct" {  } { { "control.v" "" { Text "C:/Users/vinij/Desktop/proj_hardware/testeparcial/control.v" 153 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "muxhigh control.v(153) " "Warning (10240): Verilog HDL Always Construct warning at control.v(153): inferring latch(es) for variable \"muxhigh\", which holds its previous value in one or more paths through the always construct" {  } { { "control.v" "" { Text "C:/Users/vinij/Desktop/proj_hardware/testeparcial/control.v" 153 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "muxlow control.v(153) " "Warning (10240): Verilog HDL Always Construct warning at control.v(153): inferring latch(es) for variable \"muxlow\", which holds its previous value in one or more paths through the always construct" {  } { { "control.v" "" { Text "C:/Users/vinij/Desktop/proj_hardware/testeparcial/control.v" 153 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "highwrite control.v(153) " "Warning (10240): Verilog HDL Always Construct warning at control.v(153): inferring latch(es) for variable \"highwrite\", which holds its previous value in one or more paths through the always construct" {  } { { "control.v" "" { Text "C:/Users/vinij/Desktop/proj_hardware/testeparcial/control.v" 153 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "lowwrite control.v(153) " "Warning (10240): Verilog HDL Always Construct warning at control.v(153): inferring latch(es) for variable \"lowwrite\", which holds its previous value in one or more paths through the always construct" {  } { { "control.v" "" { Text "C:/Users/vinij/Desktop/proj_hardware/testeparcial/control.v" 153 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "dlrcontrol control.v(153) " "Warning (10240): Verilog HDL Always Construct warning at control.v(153): inferring latch(es) for variable \"dlrcontrol\", which holds its previous value in one or more paths through the always construct" {  } { { "control.v" "" { Text "C:/Users/vinij/Desktop/proj_hardware/testeparcial/control.v" 153 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "shamtcontrol control.v(153) " "Warning (10240): Verilog HDL Always Construct warning at control.v(153): inferring latch(es) for variable \"shamtcontrol\", which holds its previous value in one or more paths through the always construct" {  } { { "control.v" "" { Text "C:/Users/vinij/Desktop/proj_hardware/testeparcial/control.v" 153 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "shiftval control.v(153) " "Warning (10240): Verilog HDL Always Construct warning at control.v(153): inferring latch(es) for variable \"shiftval\", which holds its previous value in one or more paths through the always construct" {  } { { "control.v" "" { Text "C:/Users/vinij/Desktop/proj_hardware/testeparcial/control.v" 153 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "shiftcontrol control.v(153) " "Warning (10240): Verilog HDL Always Construct warning at control.v(153): inferring latch(es) for variable \"shiftcontrol\", which holds its previous value in one or more paths through the always construct" {  } { { "control.v" "" { Text "C:/Users/vinij/Desktop/proj_hardware/testeparcial/control.v" 153 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "epcwrite control.v(153) " "Warning (10240): Verilog HDL Always Construct warning at control.v(153): inferring latch(es) for variable \"epcwrite\", which holds its previous value in one or more paths through the always construct" {  } { { "control.v" "" { Text "C:/Users/vinij/Desktop/proj_hardware/testeparcial/control.v" 153 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "alulogic control.v(153) " "Warning (10240): Verilog HDL Always Construct warning at control.v(153): inferring latch(es) for variable \"alulogic\", which holds its previous value in one or more paths through the always construct" {  } { { "control.v" "" { Text "C:/Users/vinij/Desktop/proj_hardware/testeparcial/control.v" 153 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "nextState control.v(153) " "Warning (10240): Verilog HDL Always Construct warning at control.v(153): inferring latch(es) for variable \"nextState\", which holds its previous value in one or more paths through the always construct" {  } { { "control.v" "" { Text "C:/Users/vinij/Desktop/proj_hardware/testeparcial/control.v" 153 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nextState.NOPCODE control.v(153) " "Info (10041): Inferred latch for \"nextState.NOPCODE\" at control.v(153)" {  } { { "control.v" "" { Text "C:/Users/vinij/Desktop/proj_hardware/testeparcial/control.v" 153 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nextState.OVERFLOW control.v(153) " "Info (10041): Inferred latch for \"nextState.OVERFLOW\" at control.v(153)" {  } { { "control.v" "" { Text "C:/Users/vinij/Desktop/proj_hardware/testeparcial/control.v" 153 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nextState.LS_CALC control.v(153) " "Info (10041): Inferred latch for \"nextState.LS_CALC\" at control.v(153)" {  } { { "control.v" "" { Text "C:/Users/vinij/Desktop/proj_hardware/testeparcial/control.v" 153 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nextState.SLTI control.v(153) " "Info (10041): Inferred latch for \"nextState.SLTI\" at control.v(153)" {  } { { "control.v" "" { Text "C:/Users/vinij/Desktop/proj_hardware/testeparcial/control.v" 153 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nextState.LUI control.v(153) " "Info (10041): Inferred latch for \"nextState.LUI\" at control.v(153)" {  } { { "control.v" "" { Text "C:/Users/vinij/Desktop/proj_hardware/testeparcial/control.v" 153 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nextState.BGT control.v(153) " "Info (10041): Inferred latch for \"nextState.BGT\" at control.v(153)" {  } { { "control.v" "" { Text "C:/Users/vinij/Desktop/proj_hardware/testeparcial/control.v" 153 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nextState.BLE control.v(153) " "Info (10041): Inferred latch for \"nextState.BLE\" at control.v(153)" {  } { { "control.v" "" { Text "C:/Users/vinij/Desktop/proj_hardware/testeparcial/control.v" 153 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nextState.BNE control.v(153) " "Info (10041): Inferred latch for \"nextState.BNE\" at control.v(153)" {  } { { "control.v" "" { Text "C:/Users/vinij/Desktop/proj_hardware/testeparcial/control.v" 153 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nextState.BEQ control.v(153) " "Info (10041): Inferred latch for \"nextState.BEQ\" at control.v(153)" {  } { { "control.v" "" { Text "C:/Users/vinij/Desktop/proj_hardware/testeparcial/control.v" 153 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nextState.REG_WRITE control.v(153) " "Info (10041): Inferred latch for \"nextState.REG_WRITE\" at control.v(153)" {  } { { "control.v" "" { Text "C:/Users/vinij/Desktop/proj_hardware/testeparcial/control.v" 153 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nextState.ADDI control.v(153) " "Info (10041): Inferred latch for \"nextState.ADDI\" at control.v(153)" {  } { { "control.v" "" { Text "C:/Users/vinij/Desktop/proj_hardware/testeparcial/control.v" 153 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nextState.ADDIU control.v(153) " "Info (10041): Inferred latch for \"nextState.ADDIU\" at control.v(153)" {  } { { "control.v" "" { Text "C:/Users/vinij/Desktop/proj_hardware/testeparcial/control.v" 153 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nextState.INCDEC control.v(153) " "Info (10041): Inferred latch for \"nextState.INCDEC\" at control.v(153)" {  } { { "control.v" "" { Text "C:/Users/vinij/Desktop/proj_hardware/testeparcial/control.v" 153 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nextState.J control.v(153) " "Info (10041): Inferred latch for \"nextState.J\" at control.v(153)" {  } { { "control.v" "" { Text "C:/Users/vinij/Desktop/proj_hardware/testeparcial/control.v" 153 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nextState.JAL control.v(153) " "Info (10041): Inferred latch for \"nextState.JAL\" at control.v(153)" {  } { { "control.v" "" { Text "C:/Users/vinij/Desktop/proj_hardware/testeparcial/control.v" 153 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nextState.DIV_LOAD control.v(153) " "Info (10041): Inferred latch for \"nextState.DIV_LOAD\" at control.v(153)" {  } { { "control.v" "" { Text "C:/Users/vinij/Desktop/proj_hardware/testeparcial/control.v" 153 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nextState.MULT_LOAD control.v(153) " "Info (10041): Inferred latch for \"nextState.MULT_LOAD\" at control.v(153)" {  } { { "control.v" "" { Text "C:/Users/vinij/Desktop/proj_hardware/testeparcial/control.v" 153 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nextState.BREAK control.v(153) " "Info (10041): Inferred latch for \"nextState.BREAK\" at control.v(153)" {  } { { "control.v" "" { Text "C:/Users/vinij/Desktop/proj_hardware/testeparcial/control.v" 153 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nextState.RTE control.v(153) " "Info (10041): Inferred latch for \"nextState.RTE\" at control.v(153)" {  } { { "control.v" "" { Text "C:/Users/vinij/Desktop/proj_hardware/testeparcial/control.v" 153 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nextState.JR control.v(153) " "Info (10041): Inferred latch for \"nextState.JR\" at control.v(153)" {  } { { "control.v" "" { Text "C:/Users/vinij/Desktop/proj_hardware/testeparcial/control.v" 153 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nextState.SLT control.v(153) " "Info (10041): Inferred latch for \"nextState.SLT\" at control.v(153)" {  } { { "control.v" "" { Text "C:/Users/vinij/Desktop/proj_hardware/testeparcial/control.v" 153 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nextState.MFLO control.v(153) " "Info (10041): Inferred latch for \"nextState.MFLO\" at control.v(153)" {  } { { "control.v" "" { Text "C:/Users/vinij/Desktop/proj_hardware/testeparcial/control.v" 153 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nextState.MFHI control.v(153) " "Info (10041): Inferred latch for \"nextState.MFHI\" at control.v(153)" {  } { { "control.v" "" { Text "C:/Users/vinij/Desktop/proj_hardware/testeparcial/control.v" 153 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nextState.SHIFT_REG control.v(153) " "Info (10041): Inferred latch for \"nextState.SHIFT_REG\" at control.v(153)" {  } { { "control.v" "" { Text "C:/Users/vinij/Desktop/proj_hardware/testeparcial/control.v" 153 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nextState.SHIFT_SHAMT control.v(153) " "Info (10041): Inferred latch for \"nextState.SHIFT_SHAMT\" at control.v(153)" {  } { { "control.v" "" { Text "C:/Users/vinij/Desktop/proj_hardware/testeparcial/control.v" 153 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nextState.WRITERD_ARIT control.v(153) " "Info (10041): Inferred latch for \"nextState.WRITERD_ARIT\" at control.v(153)" {  } { { "control.v" "" { Text "C:/Users/vinij/Desktop/proj_hardware/testeparcial/control.v" 153 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nextState.SUB control.v(153) " "Info (10041): Inferred latch for \"nextState.SUB\" at control.v(153)" {  } { { "control.v" "" { Text "C:/Users/vinij/Desktop/proj_hardware/testeparcial/control.v" 153 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nextState.AND control.v(153) " "Info (10041): Inferred latch for \"nextState.AND\" at control.v(153)" {  } { { "control.v" "" { Text "C:/Users/vinij/Desktop/proj_hardware/testeparcial/control.v" 153 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nextState.ADD control.v(153) " "Info (10041): Inferred latch for \"nextState.ADD\" at control.v(153)" {  } { { "control.v" "" { Text "C:/Users/vinij/Desktop/proj_hardware/testeparcial/control.v" 153 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nextState.DECODE control.v(153) " "Info (10041): Inferred latch for \"nextState.DECODE\" at control.v(153)" {  } { { "control.v" "" { Text "C:/Users/vinij/Desktop/proj_hardware/testeparcial/control.v" 153 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nextState.WAIT control.v(153) " "Info (10041): Inferred latch for \"nextState.WAIT\" at control.v(153)" {  } { { "control.v" "" { Text "C:/Users/vinij/Desktop/proj_hardware/testeparcial/control.v" 153 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nextState.FETCH control.v(153) " "Info (10041): Inferred latch for \"nextState.FETCH\" at control.v(153)" {  } { { "control.v" "" { Text "C:/Users/vinij/Desktop/proj_hardware/testeparcial/control.v" 153 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alulogic\[0\] control.v(153) " "Info (10041): Inferred latch for \"alulogic\[0\]\" at control.v(153)" {  } { { "control.v" "" { Text "C:/Users/vinij/Desktop/proj_hardware/testeparcial/control.v" 153 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alulogic\[1\] control.v(153) " "Info (10041): Inferred latch for \"alulogic\[1\]\" at control.v(153)" {  } { { "control.v" "" { Text "C:/Users/vinij/Desktop/proj_hardware/testeparcial/control.v" 153 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "epcwrite control.v(153) " "Info (10041): Inferred latch for \"epcwrite\" at control.v(153)" {  } { { "control.v" "" { Text "C:/Users/vinij/Desktop/proj_hardware/testeparcial/control.v" 153 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "shiftcontrol\[0\] control.v(153) " "Info (10041): Inferred latch for \"shiftcontrol\[0\]\" at control.v(153)" {  } { { "control.v" "" { Text "C:/Users/vinij/Desktop/proj_hardware/testeparcial/control.v" 153 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "shiftcontrol\[1\] control.v(153) " "Info (10041): Inferred latch for \"shiftcontrol\[1\]\" at control.v(153)" {  } { { "control.v" "" { Text "C:/Users/vinij/Desktop/proj_hardware/testeparcial/control.v" 153 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "shiftcontrol\[2\] control.v(153) " "Info (10041): Inferred latch for \"shiftcontrol\[2\]\" at control.v(153)" {  } { { "control.v" "" { Text "C:/Users/vinij/Desktop/proj_hardware/testeparcial/control.v" 153 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "shiftval control.v(153) " "Info (10041): Inferred latch for \"shiftval\" at control.v(153)" {  } { { "control.v" "" { Text "C:/Users/vinij/Desktop/proj_hardware/testeparcial/control.v" 153 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "shamtcontrol control.v(153) " "Info (10041): Inferred latch for \"shamtcontrol\" at control.v(153)" {  } { { "control.v" "" { Text "C:/Users/vinij/Desktop/proj_hardware/testeparcial/control.v" 153 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dlrcontrol\[0\] control.v(153) " "Info (10041): Inferred latch for \"dlrcontrol\[0\]\" at control.v(153)" {  } { { "control.v" "" { Text "C:/Users/vinij/Desktop/proj_hardware/testeparcial/control.v" 153 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dlrcontrol\[1\] control.v(153) " "Info (10041): Inferred latch for \"dlrcontrol\[1\]\" at control.v(153)" {  } { { "control.v" "" { Text "C:/Users/vinij/Desktop/proj_hardware/testeparcial/control.v" 153 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "lowwrite control.v(153) " "Info (10041): Inferred latch for \"lowwrite\" at control.v(153)" {  } { { "control.v" "" { Text "C:/Users/vinij/Desktop/proj_hardware/testeparcial/control.v" 153 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "highwrite control.v(153) " "Info (10041): Inferred latch for \"highwrite\" at control.v(153)" {  } { { "control.v" "" { Text "C:/Users/vinij/Desktop/proj_hardware/testeparcial/control.v" 153 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "muxlow control.v(153) " "Info (10041): Inferred latch for \"muxlow\" at control.v(153)" {  } { { "control.v" "" { Text "C:/Users/vinij/Desktop/proj_hardware/testeparcial/control.v" 153 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "muxhigh control.v(153) " "Info (10041): Inferred latch for \"muxhigh\" at control.v(153)" {  } { { "control.v" "" { Text "C:/Users/vinij/Desktop/proj_hardware/testeparcial/control.v" 153 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "div control.v(153) " "Info (10041): Inferred latch for \"div\" at control.v(153)" {  } { { "control.v" "" { Text "C:/Users/vinij/Desktop/proj_hardware/testeparcial/control.v" 153 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dloadab control.v(153) " "Info (10041): Inferred latch for \"dloadab\" at control.v(153)" {  } { { "control.v" "" { Text "C:/Users/vinij/Desktop/proj_hardware/testeparcial/control.v" 153 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mult control.v(153) " "Info (10041): Inferred latch for \"mult\" at control.v(153)" {  } { { "control.v" "" { Text "C:/Users/vinij/Desktop/proj_hardware/testeparcial/control.v" 153 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mloadab control.v(153) " "Info (10041): Inferred latch for \"mloadab\" at control.v(153)" {  } { { "control.v" "" { Text "C:/Users/vinij/Desktop/proj_hardware/testeparcial/control.v" 153 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mdrwrite control.v(153) " "Info (10041): Inferred latch for \"mdrwrite\" at control.v(153)" {  } { { "control.v" "" { Text "C:/Users/vinij/Desktop/proj_hardware/testeparcial/control.v" 153 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inccontrol control.v(153) " "Info (10041): Inferred latch for \"inccontrol\" at control.v(153)" {  } { { "control.v" "" { Text "C:/Users/vinij/Desktop/proj_hardware/testeparcial/control.v" 153 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dsrcontrol\[0\] control.v(153) " "Info (10041): Inferred latch for \"dsrcontrol\[0\]\" at control.v(153)" {  } { { "control.v" "" { Text "C:/Users/vinij/Desktop/proj_hardware/testeparcial/control.v" 153 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dsrcontrol\[1\] control.v(153) " "Info (10041): Inferred latch for \"dsrcontrol\[1\]\" at control.v(153)" {  } { { "control.v" "" { Text "C:/Users/vinij/Desktop/proj_hardware/testeparcial/control.v" 153 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pcwritecond control.v(153) " "Info (10041): Inferred latch for \"pcwritecond\" at control.v(153)" {  } { { "control.v" "" { Text "C:/Users/vinij/Desktop/proj_hardware/testeparcial/control.v" 153 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pcwrite control.v(153) " "Info (10041): Inferred latch for \"pcwrite\" at control.v(153)" {  } { { "control.v" "" { Text "C:/Users/vinij/Desktop/proj_hardware/testeparcial/control.v" 153 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pcsrc\[0\] control.v(153) " "Info (10041): Inferred latch for \"pcsrc\[0\]\" at control.v(153)" {  } { { "control.v" "" { Text "C:/Users/vinij/Desktop/proj_hardware/testeparcial/control.v" 153 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pcsrc\[1\] control.v(153) " "Info (10041): Inferred latch for \"pcsrc\[1\]\" at control.v(153)" {  } { { "control.v" "" { Text "C:/Users/vinij/Desktop/proj_hardware/testeparcial/control.v" 153 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pcsrc\[2\] control.v(153) " "Info (10041): Inferred latch for \"pcsrc\[2\]\" at control.v(153)" {  } { { "control.v" "" { Text "C:/Users/vinij/Desktop/proj_hardware/testeparcial/control.v" 153 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aluoutwrite control.v(153) " "Info (10041): Inferred latch for \"aluoutwrite\" at control.v(153)" {  } { { "control.v" "" { Text "C:/Users/vinij/Desktop/proj_hardware/testeparcial/control.v" 153 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aluop\[0\] control.v(153) " "Info (10041): Inferred latch for \"aluop\[0\]\" at control.v(153)" {  } { { "control.v" "" { Text "C:/Users/vinij/Desktop/proj_hardware/testeparcial/control.v" 153 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aluop\[1\] control.v(153) " "Info (10041): Inferred latch for \"aluop\[1\]\" at control.v(153)" {  } { { "control.v" "" { Text "C:/Users/vinij/Desktop/proj_hardware/testeparcial/control.v" 153 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aluop\[2\] control.v(153) " "Info (10041): Inferred latch for \"aluop\[2\]\" at control.v(153)" {  } { { "control.v" "" { Text "C:/Users/vinij/Desktop/proj_hardware/testeparcial/control.v" 153 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alusrcb\[0\] control.v(153) " "Info (10041): Inferred latch for \"alusrcb\[0\]\" at control.v(153)" {  } { { "control.v" "" { Text "C:/Users/vinij/Desktop/proj_hardware/testeparcial/control.v" 153 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alusrcb\[1\] control.v(153) " "Info (10041): Inferred latch for \"alusrcb\[1\]\" at control.v(153)" {  } { { "control.v" "" { Text "C:/Users/vinij/Desktop/proj_hardware/testeparcial/control.v" 153 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alusrcb\[2\] control.v(153) " "Info (10041): Inferred latch for \"alusrcb\[2\]\" at control.v(153)" {  } { { "control.v" "" { Text "C:/Users/vinij/Desktop/proj_hardware/testeparcial/control.v" 153 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alusrca\[0\] control.v(153) " "Info (10041): Inferred latch for \"alusrca\[0\]\" at control.v(153)" {  } { { "control.v" "" { Text "C:/Users/vinij/Desktop/proj_hardware/testeparcial/control.v" 153 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alusrca\[1\] control.v(153) " "Info (10041): Inferred latch for \"alusrca\[1\]\" at control.v(153)" {  } { { "control.v" "" { Text "C:/Users/vinij/Desktop/proj_hardware/testeparcial/control.v" 153 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bwrite control.v(153) " "Info (10041): Inferred latch for \"bwrite\" at control.v(153)" {  } { { "control.v" "" { Text "C:/Users/vinij/Desktop/proj_hardware/testeparcial/control.v" 153 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "awrite control.v(153) " "Info (10041): Inferred latch for \"awrite\" at control.v(153)" {  } { { "control.v" "" { Text "C:/Users/vinij/Desktop/proj_hardware/testeparcial/control.v" 153 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regwrite control.v(153) " "Info (10041): Inferred latch for \"regwrite\" at control.v(153)" {  } { { "control.v" "" { Text "C:/Users/vinij/Desktop/proj_hardware/testeparcial/control.v" 153 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memtoreg\[0\] control.v(153) " "Info (10041): Inferred latch for \"memtoreg\[0\]\" at control.v(153)" {  } { { "control.v" "" { Text "C:/Users/vinij/Desktop/proj_hardware/testeparcial/control.v" 153 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memtoreg\[1\] control.v(153) " "Info (10041): Inferred latch for \"memtoreg\[1\]\" at control.v(153)" {  } { { "control.v" "" { Text "C:/Users/vinij/Desktop/proj_hardware/testeparcial/control.v" 153 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memtoreg\[2\] control.v(153) " "Info (10041): Inferred latch for \"memtoreg\[2\]\" at control.v(153)" {  } { { "control.v" "" { Text "C:/Users/vinij/Desktop/proj_hardware/testeparcial/control.v" 153 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regdest\[0\] control.v(153) " "Info (10041): Inferred latch for \"regdest\[0\]\" at control.v(153)" {  } { { "control.v" "" { Text "C:/Users/vinij/Desktop/proj_hardware/testeparcial/control.v" 153 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regdest\[1\] control.v(153) " "Info (10041): Inferred latch for \"regdest\[1\]\" at control.v(153)" {  } { { "control.v" "" { Text "C:/Users/vinij/Desktop/proj_hardware/testeparcial/control.v" 153 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "irwrite control.v(153) " "Info (10041): Inferred latch for \"irwrite\" at control.v(153)" {  } { { "control.v" "" { Text "C:/Users/vinij/Desktop/proj_hardware/testeparcial/control.v" 153 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memrw control.v(153) " "Info (10041): Inferred latch for \"memrw\" at control.v(153)" {  } { { "control.v" "" { Text "C:/Users/vinij/Desktop/proj_hardware/testeparcial/control.v" 153 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "iord\[0\] control.v(153) " "Info (10041): Inferred latch for \"iord\[0\]\" at control.v(153)" {  } { { "control.v" "" { Text "C:/Users/vinij/Desktop/proj_hardware/testeparcial/control.v" 153 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "iord\[1\] control.v(153) " "Info (10041): Inferred latch for \"iord\[1\]\" at control.v(153)" {  } { { "control.v" "" { Text "C:/Users/vinij/Desktop/proj_hardware/testeparcial/control.v" 153 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "iord\[2\] control.v(153) " "Info (10041): Inferred latch for \"iord\[2\]\" at control.v(153)" {  } { { "control.v" "" { Text "C:/Users/vinij/Desktop/proj_hardware/testeparcial/control.v" 153 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "signextend16_32 signextend16_32:extend16_32 " "Info: Elaborating entity \"signextend16_32\" for hierarchy \"signextend16_32:extend16_32\"" {  } { { "cpu.v" "extend16_32" { Text "C:/Users/vinij/Desktop/proj_hardware/testeparcial/cpu.v" 146 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Registrador Registrador:pc " "Info: Elaborating entity \"Registrador\" for hierarchy \"Registrador:pc\"" {  } { { "cpu.v" "pc" { Text "C:/Users/vinij/Desktop/proj_hardware/testeparcial/cpu.v" 150 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Instr_Reg Instr_Reg:ir " "Info: Elaborating entity \"Instr_Reg\" for hierarchy \"Instr_Reg:ir\"" {  } { { "cpu.v" "ir" { Text "C:/Users/vinij/Desktop/proj_hardware/testeparcial/cpu.v" 156 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux32_8x1 mux32_8x1:mux_iord " "Info: Elaborating entity \"mux32_8x1\" for hierarchy \"mux32_8x1:mux_iord\"" {  } { { "cpu.v" "mux_iord" { Text "C:/Users/vinij/Desktop/proj_hardware/testeparcial/cpu.v" 171 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux5_4x1 mux5_4x1:mux_regdest " "Info: Elaborating entity \"mux5_4x1\" for hierarchy \"mux5_4x1:mux_regdest\"" {  } { { "cpu.v" "mux_regdest" { Text "C:/Users/vinij/Desktop/proj_hardware/testeparcial/cpu.v" 179 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux32_4x1 mux32_4x1:mux_alusrca " "Info: Elaborating entity \"mux32_4x1\" for hierarchy \"mux32_4x1:mux_alusrca\"" {  } { { "cpu.v" "mux_alusrca" { Text "C:/Users/vinij/Desktop/proj_hardware/testeparcial/cpu.v" 199 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Banco_reg Banco_reg:bancoreg " "Info: Elaborating entity \"Banco_reg\" for hierarchy \"Banco_reg:bancoreg\"" {  } { { "cpu.v" "bancoreg" { Text "C:/Users/vinij/Desktop/proj_hardware/testeparcial/cpu.v" 237 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Ula32 Ula32:alu " "Info: Elaborating entity \"Ula32\" for hierarchy \"Ula32:alu\"" {  } { { "cpu.v" "alu" { Text "C:/Users/vinij/Desktop/proj_hardware/testeparcial/cpu.v" 248 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Memoria Memoria:memory " "Info: Elaborating entity \"Memoria\" for hierarchy \"Memoria:memory\"" {  } { { "cpu.v" "memory" { Text "C:/Users/vinij/Desktop/proj_hardware/testeparcial/cpu.v" 258 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPM_RAM_DQ Memoria:memory\|LPM_RAM_DQ:MEM " "Info: Elaborating entity \"LPM_RAM_DQ\" for hierarchy \"Memoria:memory\|LPM_RAM_DQ:MEM\"" {  } { { "Memoria.vhd" "MEM" { Text "C:/Users/vinij/Desktop/proj_hardware/testeparcial/Memoria.vhd" 144 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "Memoria:memory\|LPM_RAM_DQ:MEM " "Info: Elaborated megafunction instantiation \"Memoria:memory\|LPM_RAM_DQ:MEM\"" {  } { { "Memoria.vhd" "" { Text "C:/Users/vinij/Desktop/proj_hardware/testeparcial/Memoria.vhd" 144 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Memoria:memory\|LPM_RAM_DQ:MEM " "Info: Instantiated megafunction \"Memoria:memory\|LPM_RAM_DQ:MEM\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 8 " "Info: Parameter \"LPM_WIDTH\" = \"8\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHAD 8 " "Info: Parameter \"LPM_WIDTHAD\" = \"8\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NUMWORDS 0 " "Info: Parameter \"LPM_NUMWORDS\" = \"0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_INDATA REGISTERED " "Info: Parameter \"LPM_INDATA\" = \"REGISTERED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_ADDRESS_CONTROL REGISTERED " "Info: Parameter \"LPM_ADDRESS_CONTROL\" = \"REGISTERED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_OUTDATA REGISTERED " "Info: Parameter \"LPM_OUTDATA\" = \"REGISTERED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_FILE instrucoes.mif " "Info: Parameter \"LPM_FILE\" = \"instrucoes.mif\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_TYPE LPM_RAM_DQ " "Info: Parameter \"LPM_TYPE\" = \"LPM_RAM_DQ\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "USE_EAB ON " "Info: Parameter \"USE_EAB\" = \"ON\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INTENDED_DEVICE_FAMILY UNUSED " "Info: Parameter \"INTENDED_DEVICE_FAMILY\" = \"UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_HINT UNUSED " "Info: Parameter \"LPM_HINT\" = \"UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "Memoria.vhd" "" { Text "C:/Users/vinij/Desktop/proj_hardware/testeparcial/Memoria.vhd" 144 0 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altram Memoria:memory\|LPM_RAM_DQ:MEM\|altram:sram " "Info: Elaborating entity \"altram\" for hierarchy \"Memoria:memory\|LPM_RAM_DQ:MEM\|altram:sram\"" {  } { { "lpm_ram_dq.tdf" "sram" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_ram_dq.tdf" 101 6 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WTDFX_ASSERTION" "altram does not support Stratix II device family -- attempting best-case memory conversions, but power-up states and read during write behavior will be different for Stratix II devices " "Warning: Assertion warning: altram does not support Stratix II device family -- attempting best-case memory conversions, but power-up states and read during write behavior will be different for Stratix II devices" {  } { { "altram.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/altram.tdf" 228 2 0 } } { "lpm_ram_dq.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_ram_dq.tdf" 101 6 0 } } { "Memoria.vhd" "" { Text "C:/Users/vinij/Desktop/proj_hardware/testeparcial/Memoria.vhd" 144 0 0 } } { "cpu.v" "" { Text "C:/Users/vinij/Desktop/proj_hardware/testeparcial/cpu.v" 246 0 0 } }  } 0 0 "Assertion warning: %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "Memoria:memory\|LPM_RAM_DQ:MEM\|altram:sram Memoria:memory\|LPM_RAM_DQ:MEM " "Info: Elaborated megafunction instantiation \"Memoria:memory\|LPM_RAM_DQ:MEM\|altram:sram\", which is child of megafunction instantiation \"Memoria:memory\|LPM_RAM_DQ:MEM\"" {  } { { "lpm_ram_dq.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_ram_dq.tdf" 101 6 0 } } { "Memoria.vhd" "" { Text "C:/Users/vinij/Desktop/proj_hardware/testeparcial/Memoria.vhd" 144 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram Memoria:memory\|LPM_RAM_DQ:MEM\|altram:sram\|altsyncram:ram_block " "Info: Elaborating entity \"altsyncram\" for hierarchy \"Memoria:memory\|LPM_RAM_DQ:MEM\|altram:sram\|altsyncram:ram_block\"" {  } { { "altram.tdf" "ram_block" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/altram.tdf" 104 5 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "Memoria:memory\|LPM_RAM_DQ:MEM\|altram:sram\|altsyncram:ram_block Memoria:memory\|LPM_RAM_DQ:MEM " "Info: Elaborated megafunction instantiation \"Memoria:memory\|LPM_RAM_DQ:MEM\|altram:sram\|altsyncram:ram_block\", which is child of megafunction instantiation \"Memoria:memory\|LPM_RAM_DQ:MEM\"" {  } { { "altram.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/altram.tdf" 104 5 0 } } { "Memoria.vhd" "" { Text "C:/Users/vinij/Desktop/proj_hardware/testeparcial/Memoria.vhd" 144 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_g2a1.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/altsyncram_g2a1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_g2a1 " "Info: Found entity 1: altsyncram_g2a1" {  } { { "db/altsyncram_g2a1.tdf" "" { Text "C:/Users/vinij/Desktop/proj_hardware/testeparcial/db/altsyncram_g2a1.tdf" 27 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_g2a1 Memoria:memory\|LPM_RAM_DQ:MEM\|altram:sram\|altsyncram:ram_block\|altsyncram_g2a1:auto_generated " "Info: Elaborating entity \"altsyncram_g2a1\" for hierarchy \"Memoria:memory\|LPM_RAM_DQ:MEM\|altram:sram\|altsyncram:ram_block\|altsyncram_g2a1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/altsyncram.tdf" 790 4 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "1 " "Warning: 1 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 0 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "" 0 -1}
{ "Info" "IOPT_MLS_DUP_LATCH_INFO_HDR" "" "Info: Duplicate LATCH primitives merged into single LATCH primitive" { { "Info" "IOPT_MLS_DUP_LATCH_INFO" "control:ctrl\|bwrite control:ctrl\|awrite " "Info: Duplicate LATCH primitive \"control:ctrl\|bwrite\" merged with LATCH primitive \"control:ctrl\|awrite\"" {  } { { "control.v" "" { Text "C:/Users/vinij/Desktop/proj_hardware/testeparcial/control.v" 55 -1 0 } }  } 0 0 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "" 0 -1} { "Info" "IOPT_MLS_DUP_LATCH_INFO" "control:ctrl\|memtoreg\[1\] control:ctrl\|memtoreg\[0\] " "Info: Duplicate LATCH primitive \"control:ctrl\|memtoreg\[1\]\" merged with LATCH primitive \"control:ctrl\|memtoreg\[0\]\"" {  } { { "control.v" "" { Text "C:/Users/vinij/Desktop/proj_hardware/testeparcial/control.v" 153 -1 0 } }  } 0 0 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "" 0 -1}  } {  } 0 0 "Duplicate LATCH primitives merged into single LATCH primitive" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "control:ctrl\|aluop\[1\] " "Warning: Latch control:ctrl\|aluop\[1\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA control:ctrl\|state.AND " "Warning: Ports D and ENA on the latch are fed by the same signal control:ctrl\|state.AND" {  } { { "control.v" "" { Text "C:/Users/vinij/Desktop/proj_hardware/testeparcial/control.v" 142 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "control.v" "" { Text "C:/Users/vinij/Desktop/proj_hardware/testeparcial/control.v" 153 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "control:ctrl\|alusrca\[1\] " "Warning: Latch control:ctrl\|alusrca\[1\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA control:ctrl\|state.ADD " "Warning: Ports D and ENA on the latch are fed by the same signal control:ctrl\|state.ADD" {  } { { "control.v" "" { Text "C:/Users/vinij/Desktop/proj_hardware/testeparcial/control.v" 142 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "control.v" "" { Text "C:/Users/vinij/Desktop/proj_hardware/testeparcial/control.v" 153 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "control:ctrl\|aluop\[0\] " "Warning: Latch control:ctrl\|aluop\[0\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA control:ctrl\|state.FETCH " "Warning: Ports D and ENA on the latch are fed by the same signal control:ctrl\|state.FETCH" {  } { { "control.v" "" { Text "C:/Users/vinij/Desktop/proj_hardware/testeparcial/control.v" 142 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "control.v" "" { Text "C:/Users/vinij/Desktop/proj_hardware/testeparcial/control.v" 153 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "control:ctrl\|alusrcb\[0\] " "Warning: Latch control:ctrl\|alusrcb\[0\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA control:ctrl\|state.ADDI " "Warning: Ports D and ENA on the latch are fed by the same signal control:ctrl\|state.ADDI" {  } { { "control.v" "" { Text "C:/Users/vinij/Desktop/proj_hardware/testeparcial/control.v" 142 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "control.v" "" { Text "C:/Users/vinij/Desktop/proj_hardware/testeparcial/control.v" 153 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "control:ctrl\|alusrcb\[1\] " "Warning: Latch control:ctrl\|alusrcb\[1\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA control:ctrl\|state.FETCH " "Warning: Ports D and ENA on the latch are fed by the same signal control:ctrl\|state.FETCH" {  } { { "control.v" "" { Text "C:/Users/vinij/Desktop/proj_hardware/testeparcial/control.v" 142 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "control.v" "" { Text "C:/Users/vinij/Desktop/proj_hardware/testeparcial/control.v" 153 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "control:ctrl\|pcwrite " "Warning: Latch control:ctrl\|pcwrite has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA control:ctrl\|state.FETCH " "Warning: Ports D and ENA on the latch are fed by the same signal control:ctrl\|state.FETCH" {  } { { "control.v" "" { Text "C:/Users/vinij/Desktop/proj_hardware/testeparcial/control.v" 142 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "control.v" "" { Text "C:/Users/vinij/Desktop/proj_hardware/testeparcial/control.v" 61 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "control:ctrl\|aluoutwrite " "Warning: Latch control:ctrl\|aluoutwrite has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA control:ctrl\|state.DECODE " "Warning: Ports D and ENA on the latch are fed by the same signal control:ctrl\|state.DECODE" {  } { { "control.v" "" { Text "C:/Users/vinij/Desktop/proj_hardware/testeparcial/control.v" 142 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "control.v" "" { Text "C:/Users/vinij/Desktop/proj_hardware/testeparcial/control.v" 59 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "control:ctrl\|irwrite " "Warning: Latch control:ctrl\|irwrite has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA control:ctrl\|state.WAIT " "Warning: Ports D and ENA on the latch are fed by the same signal control:ctrl\|state.WAIT" {  } { { "control.v" "" { Text "C:/Users/vinij/Desktop/proj_hardware/testeparcial/control.v" 142 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "control.v" "" { Text "C:/Users/vinij/Desktop/proj_hardware/testeparcial/control.v" 50 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "control:ctrl\|awrite " "Warning: Latch control:ctrl\|awrite has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA control:ctrl\|state.DECODE " "Warning: Ports D and ENA on the latch are fed by the same signal control:ctrl\|state.DECODE" {  } { { "control.v" "" { Text "C:/Users/vinij/Desktop/proj_hardware/testeparcial/control.v" 142 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "control.v" "" { Text "C:/Users/vinij/Desktop/proj_hardware/testeparcial/control.v" 54 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "control:ctrl\|nextState.AND_954 " "Warning: Latch control:ctrl\|nextState.AND_954 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA Instr_Reg:ir\|Instr15_0\[5\] " "Warning: Ports D and ENA on the latch are fed by the same signal Instr_Reg:ir\|Instr15_0\[5\]" {  } { { "Instr_Reg.vhd" "" { Text "C:/Users/vinij/Desktop/proj_hardware/testeparcial/Instr_Reg.vhd" 65 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "control.v" "" { Text "C:/Users/vinij/Desktop/proj_hardware/testeparcial/control.v" 153 0 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "control:ctrl\|nextState.SUB_940 " "Warning: Latch control:ctrl\|nextState.SUB_940 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA Instr_Reg:ir\|Instr15_0\[5\] " "Warning: Ports D and ENA on the latch are fed by the same signal Instr_Reg:ir\|Instr15_0\[5\]" {  } { { "Instr_Reg.vhd" "" { Text "C:/Users/vinij/Desktop/proj_hardware/testeparcial/Instr_Reg.vhd" 65 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "control.v" "" { Text "C:/Users/vinij/Desktop/proj_hardware/testeparcial/control.v" 153 0 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "control:ctrl\|nextState.FETCH_1004 " "Warning: Latch control:ctrl\|nextState.FETCH_1004 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA control:ctrl\|state.RESET " "Warning: Ports D and ENA on the latch are fed by the same signal control:ctrl\|state.RESET" {  } { { "control.v" "" { Text "C:/Users/vinij/Desktop/proj_hardware/testeparcial/control.v" 142 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "control.v" "" { Text "C:/Users/vinij/Desktop/proj_hardware/testeparcial/control.v" 153 0 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "control:ctrl\|nextState.WAIT_992 " "Warning: Latch control:ctrl\|nextState.WAIT_992 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA control:ctrl\|state.FETCH " "Warning: Ports D and ENA on the latch are fed by the same signal control:ctrl\|state.FETCH" {  } { { "control.v" "" { Text "C:/Users/vinij/Desktop/proj_hardware/testeparcial/control.v" 142 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "control.v" "" { Text "C:/Users/vinij/Desktop/proj_hardware/testeparcial/control.v" 153 0 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "control:ctrl\|nextState.DECODE_980 " "Warning: Latch control:ctrl\|nextState.DECODE_980 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA control:ctrl\|state.WAIT " "Warning: Ports D and ENA on the latch are fed by the same signal control:ctrl\|state.WAIT" {  } { { "control.v" "" { Text "C:/Users/vinij/Desktop/proj_hardware/testeparcial/control.v" 142 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "control.v" "" { Text "C:/Users/vinij/Desktop/proj_hardware/testeparcial/control.v" 153 0 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "control:ctrl\|nextState.ADD_968 " "Warning: Latch control:ctrl\|nextState.ADD_968 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA Instr_Reg:ir\|Instr15_0\[5\] " "Warning: Ports D and ENA on the latch are fed by the same signal Instr_Reg:ir\|Instr15_0\[5\]" {  } { { "Instr_Reg.vhd" "" { Text "C:/Users/vinij/Desktop/proj_hardware/testeparcial/Instr_Reg.vhd" 65 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "control.v" "" { Text "C:/Users/vinij/Desktop/proj_hardware/testeparcial/control.v" 153 0 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "control:ctrl\|nextState.WRITERD_ARIT_926 " "Warning: Latch control:ctrl\|nextState.WRITERD_ARIT_926 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA control:ctrl\|state.AND " "Warning: Ports D and ENA on the latch are fed by the same signal control:ctrl\|state.AND" {  } { { "control.v" "" { Text "C:/Users/vinij/Desktop/proj_hardware/testeparcial/control.v" 142 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "control.v" "" { Text "C:/Users/vinij/Desktop/proj_hardware/testeparcial/control.v" 153 0 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "control:ctrl\|nextState.ADDI_726 " "Warning: Latch control:ctrl\|nextState.ADDI_726 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA Instr_Reg:ir\|Instr31_26\[5\] " "Warning: Ports D and ENA on the latch are fed by the same signal Instr_Reg:ir\|Instr31_26\[5\]" {  } { { "Instr_Reg.vhd" "" { Text "C:/Users/vinij/Desktop/proj_hardware/testeparcial/Instr_Reg.vhd" 65 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "control.v" "" { Text "C:/Users/vinij/Desktop/proj_hardware/testeparcial/control.v" 153 0 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "control:ctrl\|nextState.REG_WRITE_714 " "Warning: Latch control:ctrl\|nextState.REG_WRITE_714 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA control:ctrl\|state.ADDI " "Warning: Ports D and ENA on the latch are fed by the same signal control:ctrl\|state.ADDI" {  } { { "control.v" "" { Text "C:/Users/vinij/Desktop/proj_hardware/testeparcial/control.v" 142 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "control.v" "" { Text "C:/Users/vinij/Desktop/proj_hardware/testeparcial/control.v" 153 0 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "control:ctrl\|memtoreg\[0\] " "Warning: Latch control:ctrl\|memtoreg\[0\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA control:ctrl\|state.WRITERD_ARIT " "Warning: Ports D and ENA on the latch are fed by the same signal control:ctrl\|state.WRITERD_ARIT" {  } { { "control.v" "" { Text "C:/Users/vinij/Desktop/proj_hardware/testeparcial/control.v" 142 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "control.v" "" { Text "C:/Users/vinij/Desktop/proj_hardware/testeparcial/control.v" 153 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "control:ctrl\|regdest\[1\] " "Warning: Latch control:ctrl\|regdest\[1\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA control:ctrl\|state.FETCH " "Warning: Ports D and ENA on the latch are fed by the same signal control:ctrl\|state.FETCH" {  } { { "control.v" "" { Text "C:/Users/vinij/Desktop/proj_hardware/testeparcial/control.v" 142 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "control.v" "" { Text "C:/Users/vinij/Desktop/proj_hardware/testeparcial/control.v" 153 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "control:ctrl\|regdest\[0\] " "Warning: Latch control:ctrl\|regdest\[0\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA control:ctrl\|state.FETCH " "Warning: Ports D and ENA on the latch are fed by the same signal control:ctrl\|state.FETCH" {  } { { "control.v" "" { Text "C:/Users/vinij/Desktop/proj_hardware/testeparcial/control.v" 142 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "control.v" "" { Text "C:/Users/vinij/Desktop/proj_hardware/testeparcial/control.v" 153 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "control:ctrl\|regwrite " "Warning: Latch control:ctrl\|regwrite has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA control:ctrl\|state.FETCH " "Warning: Ports D and ENA on the latch are fed by the same signal control:ctrl\|state.FETCH" {  } { { "control.v" "" { Text "C:/Users/vinij/Desktop/proj_hardware/testeparcial/control.v" 142 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "control.v" "" { Text "C:/Users/vinij/Desktop/proj_hardware/testeparcial/control.v" 53 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "61 61 " "Info: 61 registers lost all their fanouts during netlist optimizations. The first 61 are displayed below." { { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Registrador:epc\|Saida\[31\] " "Info: Register \"Registrador:epc\|Saida\[31\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Registrador:epc\|Saida\[30\] " "Info: Register \"Registrador:epc\|Saida\[30\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Registrador:epc\|Saida\[29\] " "Info: Register \"Registrador:epc\|Saida\[29\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Registrador:epc\|Saida\[28\] " "Info: Register \"Registrador:epc\|Saida\[28\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Registrador:epc\|Saida\[27\] " "Info: Register \"Registrador:epc\|Saida\[27\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Registrador:epc\|Saida\[26\] " "Info: Register \"Registrador:epc\|Saida\[26\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Registrador:epc\|Saida\[25\] " "Info: Register \"Registrador:epc\|Saida\[25\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Registrador:epc\|Saida\[24\] " "Info: Register \"Registrador:epc\|Saida\[24\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Registrador:epc\|Saida\[23\] " "Info: Register \"Registrador:epc\|Saida\[23\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Registrador:epc\|Saida\[22\] " "Info: Register \"Registrador:epc\|Saida\[22\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Registrador:epc\|Saida\[21\] " "Info: Register \"Registrador:epc\|Saida\[21\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Registrador:epc\|Saida\[20\] " "Info: Register \"Registrador:epc\|Saida\[20\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Registrador:epc\|Saida\[19\] " "Info: Register \"Registrador:epc\|Saida\[19\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Registrador:epc\|Saida\[18\] " "Info: Register \"Registrador:epc\|Saida\[18\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Registrador:epc\|Saida\[17\] " "Info: Register \"Registrador:epc\|Saida\[17\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Registrador:epc\|Saida\[16\] " "Info: Register \"Registrador:epc\|Saida\[16\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Registrador:epc\|Saida\[15\] " "Info: Register \"Registrador:epc\|Saida\[15\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Registrador:epc\|Saida\[14\] " "Info: Register \"Registrador:epc\|Saida\[14\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Registrador:epc\|Saida\[13\] " "Info: Register \"Registrador:epc\|Saida\[13\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Registrador:epc\|Saida\[12\] " "Info: Register \"Registrador:epc\|Saida\[12\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Registrador:epc\|Saida\[11\] " "Info: Register \"Registrador:epc\|Saida\[11\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Registrador:epc\|Saida\[10\] " "Info: Register \"Registrador:epc\|Saida\[10\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Registrador:epc\|Saida\[9\] " "Info: Register \"Registrador:epc\|Saida\[9\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Registrador:epc\|Saida\[8\] " "Info: Register \"Registrador:epc\|Saida\[8\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Registrador:epc\|Saida\[7\] " "Info: Register \"Registrador:epc\|Saida\[7\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Registrador:epc\|Saida\[6\] " "Info: Register \"Registrador:epc\|Saida\[6\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Registrador:epc\|Saida\[5\] " "Info: Register \"Registrador:epc\|Saida\[5\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Registrador:epc\|Saida\[4\] " "Info: Register \"Registrador:epc\|Saida\[4\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Registrador:epc\|Saida\[3\] " "Info: Register \"Registrador:epc\|Saida\[3\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Registrador:epc\|Saida\[2\] " "Info: Register \"Registrador:epc\|Saida\[2\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Registrador:epc\|Saida\[1\] " "Info: Register \"Registrador:epc\|Saida\[1\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Registrador:epc\|Saida\[0\] " "Info: Register \"Registrador:epc\|Saida\[0\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "control:ctrl\|state.SHIFT_SHAMT " "Info: Register \"control:ctrl\|state.SHIFT_SHAMT\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "control:ctrl\|state.SHIFT_REG " "Info: Register \"control:ctrl\|state.SHIFT_REG\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "control:ctrl\|state.MFHI " "Info: Register \"control:ctrl\|state.MFHI\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "control:ctrl\|state.MFLO " "Info: Register \"control:ctrl\|state.MFLO\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "control:ctrl\|state.SLT " "Info: Register \"control:ctrl\|state.SLT\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "control:ctrl\|state.JR " "Info: Register \"control:ctrl\|state.JR\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "control:ctrl\|state.RTE " "Info: Register \"control:ctrl\|state.RTE\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "control:ctrl\|state.BREAK " "Info: Register \"control:ctrl\|state.BREAK\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "control:ctrl\|state.MULT_LOAD " "Info: Register \"control:ctrl\|state.MULT_LOAD\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "control:ctrl\|state.DIV_LOAD " "Info: Register \"control:ctrl\|state.DIV_LOAD\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "control:ctrl\|state.JAL " "Info: Register \"control:ctrl\|state.JAL\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "control:ctrl\|state.J " "Info: Register \"control:ctrl\|state.J\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "control:ctrl\|state.INCDEC " "Info: Register \"control:ctrl\|state.INCDEC\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "control:ctrl\|state.ADDIU " "Info: Register \"control:ctrl\|state.ADDIU\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "control:ctrl\|state.BEQ " "Info: Register \"control:ctrl\|state.BEQ\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "control:ctrl\|state.BNE " "Info: Register \"control:ctrl\|state.BNE\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "control:ctrl\|state.BLE " "Info: Register \"control:ctrl\|state.BLE\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "control:ctrl\|state.BGT " "Info: Register \"control:ctrl\|state.BGT\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "control:ctrl\|state.LUI " "Info: Register \"control:ctrl\|state.LUI\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "control:ctrl\|state.SLTI " "Info: Register \"control:ctrl\|state.SLTI\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "control:ctrl\|state.LS_CALC " "Info: Register \"control:ctrl\|state.LS_CALC\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "control:ctrl\|state.OVERFLOW " "Info: Register \"control:ctrl\|state.OVERFLOW\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "control:ctrl\|state.NOPCODE " "Info: Register \"control:ctrl\|state.NOPCODE\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "control:ctrl\|state~4 " "Info: Register \"control:ctrl\|state~4\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "control:ctrl\|state~5 " "Info: Register \"control:ctrl\|state~5\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "control:ctrl\|state~6 " "Info: Register \"control:ctrl\|state~6\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "control:ctrl\|state~7 " "Info: Register \"control:ctrl\|state~7\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "control:ctrl\|state~8 " "Info: Register \"control:ctrl\|state~8\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "control:ctrl\|state~9 " "Info: Register \"control:ctrl\|state~9\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1}  } {  } 0 0 "%1!d! registers lost all their fanouts during netlist optimizations. The first %2!d! are displayed below." 0 0 "" 0 -1}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/vinij/Desktop/proj_hardware/testeparcial/cpu.map.smsg " "Info: Generated suppressed messages file C:/Users/vinij/Desktop/proj_hardware/testeparcial/cpu.map.smsg" {  } {  } 0 0 "Generated suppressed messages file %1!s!" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_TM_SUMMARY" "2355 " "Info: Implemented 2355 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "2 " "Info: Implemented 2 input pins" {  } {  } 0 0 "Implemented %1!d! input pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_OPINS" "176 " "Info: Implemented 176 output pins" {  } {  } 0 0 "Implemented %1!d! output pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_LCELLS" "2145 " "Info: Implemented 2145 logic cells" {  } {  } 0 0 "Implemented %1!d! logic cells" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_RAMS" "32 " "Info: Implemented 32 RAM segments" {  } {  } 0 0 "Implemented %1!d! RAM segments" 0 0 "" 0 -1}  } {  } 0 0 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 82 s Quartus II " "Info: Quartus II Analysis & Synthesis was successful. 0 errors, 82 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "298 " "Info: Peak virtual memory: 298 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Tue May 07 15:40:37 2019 " "Info: Processing ended: Tue May 07 15:40:37 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:08 " "Info: Elapsed time: 00:00:08" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:15 " "Info: Total CPU time (on all processors): 00:00:15" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
