+==============================+==============================+===========================================================================================================================================================================================================================+
| Launch Clock                 | Capture Clock                | Pin                                                                                                                                                                                                                       |
+==============================+==============================+===========================================================================================================================================================================================================================+
| clk_out2_Zed_SPI_clk_wiz_0_0 | clk_out1_Zed_SPI_clk_wiz_0_0 | Zed_SPI_i/PL_SPI_ADC_MasterStr_0/inst/PL_SPI_ADC_MasterStream_v1_0_M00_AXIS_inst/count_reg[0]/D                                                                                                                           |
| clk_out1_Zed_SPI_clk_wiz_0_0 | clk_out2_Zed_SPI_clk_wiz_0_0 | Zed_SPI_i/PL_SPI_ADC_MasterStr_0/inst/PL_SPI_ADC_MasterStream_v1_0_M00_AXIS_inst/ADC/r_Work_reg/D                                                                                                                         |
| clk_out1_Zed_SPI_clk_wiz_0_0 | clk_out2_Zed_SPI_clk_wiz_0_0 | Zed_SPI_i/PL_SPI_ADC_MasterStr_0/inst/PL_SPI_ADC_MasterStream_v1_0_M00_AXIS_inst/ADC/r_Done_reg/D                                                                                                                         |
| clk_fpga_0                   | clk_out2_Zed_SPI_clk_wiz_0_0 | Zed_SPI_i/PL_SPI_ADC_MasterStr_0/inst/PL_SPI_ADC_MasterStream_v1_0_M00_AXIS_inst/ADC/r_Count_reg[0]/R                                                                                                                     |
| clk_fpga_0                   | clk_out2_Zed_SPI_clk_wiz_0_0 | Zed_SPI_i/PL_SPI_ADC_MasterStr_0/inst/PL_SPI_ADC_MasterStream_v1_0_M00_AXIS_inst/ADC/r_Count_reg[9]/R                                                                                                                     |
| clk_fpga_0                   | clk_out2_Zed_SPI_clk_wiz_0_0 | Zed_SPI_i/PL_SPI_ADC_MasterStr_0/inst/PL_SPI_ADC_MasterStream_v1_0_M00_AXIS_inst/ADC/r_Count_reg[8]/R                                                                                                                     |
| clk_fpga_0                   | clk_out2_Zed_SPI_clk_wiz_0_0 | Zed_SPI_i/PL_SPI_ADC_MasterStr_0/inst/PL_SPI_ADC_MasterStream_v1_0_M00_AXIS_inst/ADC/r_Count_reg[6]/R                                                                                                                     |
| clk_fpga_0                   | clk_out2_Zed_SPI_clk_wiz_0_0 | Zed_SPI_i/PL_SPI_ADC_MasterStr_0/inst/PL_SPI_ADC_MasterStream_v1_0_M00_AXIS_inst/ADC/r_Count_reg[5]/R                                                                                                                     |
| clk_fpga_0                   | clk_out2_Zed_SPI_clk_wiz_0_0 | Zed_SPI_i/PL_SPI_ADC_MasterStr_0/inst/PL_SPI_ADC_MasterStream_v1_0_M00_AXIS_inst/ADC/r_Count_reg[4]/R                                                                                                                     |
| clk_fpga_0                   | clk_out2_Zed_SPI_clk_wiz_0_0 | Zed_SPI_i/PL_SPI_ADC_MasterStr_0/inst/PL_SPI_ADC_MasterStream_v1_0_M00_AXIS_inst/ADC/r_Count_reg[2]/R                                                                                                                     |
| clk_fpga_0                   | clk_out2_Zed_SPI_clk_wiz_0_0 | Zed_SPI_i/PL_SPI_ADC_MasterStr_0/inst/PL_SPI_ADC_MasterStream_v1_0_M00_AXIS_inst/ADC/r_Count_reg[11]/R                                                                                                                    |
| clk_out1_Zed_SPI_clk_wiz_0_0 | clk_out2_Zed_SPI_clk_wiz_0_0 | Zed_SPI_i/PL_SPI_ADC_MasterStr_0/inst/PL_SPI_ADC_MasterStream_v1_0_M00_AXIS_inst/ADC/r_Count_reg[2]/CE                                                                                                                    |
| clk_out1_Zed_SPI_clk_wiz_0_0 | clk_out2_Zed_SPI_clk_wiz_0_0 | Zed_SPI_i/PL_SPI_ADC_MasterStr_0/inst/PL_SPI_ADC_MasterStream_v1_0_M00_AXIS_inst/ADC/r_Count_reg[9]/CE                                                                                                                    |
| clk_out1_Zed_SPI_clk_wiz_0_0 | clk_out2_Zed_SPI_clk_wiz_0_0 | Zed_SPI_i/PL_SPI_ADC_MasterStr_0/inst/PL_SPI_ADC_MasterStream_v1_0_M00_AXIS_inst/ADC/r_Count_reg[4]/CE                                                                                                                    |
| clk_out1_Zed_SPI_clk_wiz_0_0 | clk_out2_Zed_SPI_clk_wiz_0_0 | Zed_SPI_i/PL_SPI_ADC_MasterStr_0/inst/PL_SPI_ADC_MasterStream_v1_0_M00_AXIS_inst/ADC/r_Count_reg[8]/CE                                                                                                                    |
| clk_out1_Zed_SPI_clk_wiz_0_0 | clk_out2_Zed_SPI_clk_wiz_0_0 | Zed_SPI_i/PL_SPI_ADC_MasterStr_0/inst/PL_SPI_ADC_MasterStream_v1_0_M00_AXIS_inst/ADC/r_Count_reg[6]/CE                                                                                                                    |
| clk_out1_Zed_SPI_clk_wiz_0_0 | clk_out2_Zed_SPI_clk_wiz_0_0 | Zed_SPI_i/PL_SPI_ADC_MasterStr_0/inst/PL_SPI_ADC_MasterStream_v1_0_M00_AXIS_inst/ADC/r_Count_reg[5]/CE                                                                                                                    |
| clk_out1_Zed_SPI_clk_wiz_0_0 | clk_out2_Zed_SPI_clk_wiz_0_0 | Zed_SPI_i/PL_SPI_ADC_MasterStr_0/inst/PL_SPI_ADC_MasterStream_v1_0_M00_AXIS_inst/ADC/r_Count_reg[11]/CE                                                                                                                   |
| clk_out1_Zed_SPI_clk_wiz_0_0 | clk_out2_Zed_SPI_clk_wiz_0_0 | Zed_SPI_i/PL_SPI_ADC_MasterStr_0/inst/PL_SPI_ADC_MasterStream_v1_0_M00_AXIS_inst/ADC/r_Count_reg[0]/CE                                                                                                                    |
| clk_out1_Zed_SPI_clk_wiz_0_0 | clk_out2_Zed_SPI_clk_wiz_0_0 | Zed_SPI_i/PL_SPI_ADC_MasterStr_0/inst/PL_SPI_ADC_MasterStream_v1_0_M00_AXIS_inst/ADC/r_Count_reg[1]/CE                                                                                                                    |
| clk_out1_Zed_SPI_clk_wiz_0_0 | clk_out2_Zed_SPI_clk_wiz_0_0 | Zed_SPI_i/PL_SPI_ADC_MasterStr_0/inst/PL_SPI_ADC_MasterStream_v1_0_M00_AXIS_inst/ADC/r_Count_reg[3]/CE                                                                                                                    |
| clk_out1_Zed_SPI_clk_wiz_0_0 | clk_out2_Zed_SPI_clk_wiz_0_0 | Zed_SPI_i/PL_SPI_ADC_MasterStr_0/inst/PL_SPI_ADC_MasterStream_v1_0_M00_AXIS_inst/ADC/r_Count_reg[7]/CE                                                                                                                    |
| clk_out1_Zed_SPI_clk_wiz_0_0 | clk_out2_Zed_SPI_clk_wiz_0_0 | Zed_SPI_i/PL_SPI_ADC_MasterStr_0/inst/PL_SPI_ADC_MasterStream_v1_0_M00_AXIS_inst/ADC/r_Count_reg[10]/CE                                                                                                                   |
| clk_out1_Zed_SPI_clk_wiz_0_0 | clk_out1_Zed_SPI_clk_wiz_0_0 | Zed_SPI_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/USE_RTL_ADDR.addr_q_reg[1]/D                                         |
| clk_out1_Zed_SPI_clk_wiz_0_0 | clk_out1_Zed_SPI_clk_wiz_0_0 | Zed_SPI_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/data_Exists_I_reg/D                                                  |
| clk_out1_Zed_SPI_clk_wiz_0_0 | clk_out1_Zed_SPI_clk_wiz_0_0 | Zed_SPI_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/USE_RTL_VALID_WRITE.buffer_Full_q_reg/D                              |
| clk_out1_Zed_SPI_clk_wiz_0_0 | clk_out1_Zed_SPI_clk_wiz_0_0 | Zed_SPI_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/USE_RTL_LENGTH.length_counter_q_reg[1]/D                              |
| clk_out1_Zed_SPI_clk_wiz_0_0 | clk_out1_Zed_SPI_clk_wiz_0_0 | Zed_SPI_i/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/sig_addr_posted_cntr_reg[2]/D                                                                                                  |
| clk_out1_Zed_SPI_clk_wiz_0_0 | clk_out1_Zed_SPI_clk_wiz_0_0 | Zed_SPI_i/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/sig_addr_posted_cntr_reg[3]/D                                                                                                  |
| clk_out1_Zed_SPI_clk_wiz_0_0 | clk_out1_Zed_SPI_clk_wiz_0_0 | Zed_SPI_i/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF/sig_data_reg_out_reg[0]/D                                                                                  |
| clk_out1_Zed_SPI_clk_wiz_0_0 | clk_out1_Zed_SPI_clk_wiz_0_0 | Zed_SPI_i/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/INFERRED_GEN.cnt_i_reg[3]/D              |
| clk_out1_Zed_SPI_clk_wiz_0_0 | clk_out1_Zed_SPI_clk_wiz_0_0 | Zed_SPI_i/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/sig_addr_posted_cntr_reg[1]/D                                                                                                  |
| clk_out1_Zed_SPI_clk_wiz_0_0 | clk_out1_Zed_SPI_clk_wiz_0_0 | Zed_SPI_i/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/INFERRED_GEN.cnt_i_reg[0]/D |
| clk_out2_Zed_SPI_clk_wiz_0_0 | clk_fpga_0                   | Zed_SPI_i/PL_SPI_ADC_MasterStr_0/inst/PL_SPI_ADC_MasterStream_v1_0_S00_AXI_inst/slv_reg4_reg[0]/D                                                                                                                         |
| clk_out1_Zed_SPI_clk_wiz_0_0 | clk_out1_Zed_SPI_clk_wiz_0_0 | Zed_SPI_i/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/FIFO_Full_reg/D                                                  |
| clk_out1_Zed_SPI_clk_wiz_0_0 | clk_out1_Zed_SPI_clk_wiz_0_0 | Zed_SPI_i/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/INFERRED_GEN.cnt_i_reg[1]/D |
| clk_out1_Zed_SPI_clk_wiz_0_0 | clk_out1_Zed_SPI_clk_wiz_0_0 | Zed_SPI_i/axi_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF/sig_data_reg_out_reg[1]/D                                                                                  |
| clk_fpga_0                   | clk_out1_Zed_SPI_clk_wiz_0_0 | Zed_SPI_i/PL_SPI_ADC_MasterStr_0/inst/PL_SPI_ADC_MasterStream_v1_0_M00_AXIS_inst/r_Receive_reg_7_11/RSTRAMB                                                                                                               |
| clk_fpga_0                   | clk_out1_Zed_SPI_clk_wiz_0_0 | Zed_SPI_i/PL_SPI_ADC_MasterStr_0/inst/PL_SPI_ADC_MasterStream_v1_0_M00_AXIS_inst/r_Receive_reg_3_3/RSTRAMB                                                                                                                |
| clk_fpga_0                   | clk_out1_Zed_SPI_clk_wiz_0_0 | Zed_SPI_i/PL_SPI_ADC_MasterStr_0/inst/PL_SPI_ADC_MasterStream_v1_0_M00_AXIS_inst/r_Receive_reg_4_4/RSTRAMB                                                                                                                |
| clk_fpga_0                   | clk_out1_Zed_SPI_clk_wiz_0_0 | Zed_SPI_i/PL_SPI_ADC_MasterStr_0/inst/PL_SPI_ADC_MasterStream_v1_0_M00_AXIS_inst/r_Receive_reg_6_11/RSTRAMB                                                                                                               |
| clk_fpga_0                   | clk_out1_Zed_SPI_clk_wiz_0_0 | Zed_SPI_i/PL_SPI_ADC_MasterStr_0/inst/PL_SPI_ADC_MasterStream_v1_0_M00_AXIS_inst/r_Receive_reg_1_2/RSTRAMB                                                                                                                |
| clk_fpga_0                   | clk_out1_Zed_SPI_clk_wiz_0_0 | Zed_SPI_i/PL_SPI_ADC_MasterStr_0/inst/PL_SPI_ADC_MasterStream_v1_0_M00_AXIS_inst/r_Receive_reg_2_8/RSTRAMB                                                                                                                |
| clk_fpga_0                   | clk_out1_Zed_SPI_clk_wiz_0_0 | Zed_SPI_i/PL_SPI_ADC_MasterStr_0/inst/PL_SPI_ADC_MasterStream_v1_0_M00_AXIS_inst/r_Receive_reg_2_3/RSTRAMB                                                                                                                |
+------------------------------+------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
