

================================================================
== Vitis HLS Report for 'point_add_2_Pipeline_VITIS_LOOP_45_17'
================================================================
* Date:           Thu Dec 26 19:55:01 2024

* Version:        2021.2 (Build 3367213 on Tue Oct 19 02:48:09 MDT 2021)
* Project:        haidiem
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  4.145 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      164|      164|  1.640 us|  1.640 us|  164|  164|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_45_1  |      162|      162|         1|          1|          1|   162|       yes|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|    692|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    -|       -|      -|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       -|     45|    -|
|Register         |        -|    -|     343|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    0|     343|    737|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    0|      ~0|      1|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-----------------------+----------+----+---+-----+------------+------------+
    |     Variable Name     | Operation| DSP| FF| LUT | Bitwidth P0| Bitwidth P1|
    +-----------------------+----------+----+---+-----+------------+------------+
    |i_fu_156_p2            |         +|   0|  0|   15|           8|           1|
    |icmp_ln45_fu_94_p2     |      icmp|   0|  0|   11|           8|           8|
    |select_ln50_fu_142_p3  |    select|   0|  0|  166|           1|         166|
    |tmp_V_13_fu_127_p3     |    select|   0|  0|  166|           1|         166|
    |ap_enable_pp0          |       xor|   0|  0|    2|           1|           2|
    |d_V_1_fu_150_p2        |       xor|   0|  0|  166|         166|         166|
    |xor_ln1544_fu_121_p2   |       xor|   0|  0|  166|         166|         164|
    +-----------------------+----------+----+---+-----+------------+------------+
    |Total                  |          |   0|  0|  692|         351|         673|
    +-----------------------+----------+----+---+-----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |ap_done_int              |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1  |   9|          2|    1|          2|
    |br_fu_42                 |   9|          2|    8|         16|
    |lhs_V_fu_50              |   9|          2|  166|        332|
    |rhs_V_fu_46              |   9|          2|  166|        332|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    |  45|         10|  342|        684|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------+-----+----+-----+-----------+
    |           Name          |  FF | LUT| Bits| Const Bits|
    +-------------------------+-----+----+-----+-----------+
    |ap_CS_fsm                |    1|   0|    1|          0|
    |ap_done_reg              |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1  |    1|   0|    1|          0|
    |br_fu_42                 |    8|   0|    8|          0|
    |lhs_V_fu_50              |  166|   0|  166|          0|
    |rhs_V_fu_46              |  166|   0|  166|          0|
    +-------------------------+-----+----+-----+-----------+
    |Total                    |  343|   0|  343|          0|
    +-------------------------+-----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------------+-----+-----+------------+---------------------------------------+--------------+
|     RTL Ports    | Dir | Bits|  Protocol  |             Source Object             |    C Type    |
+------------------+-----+-----+------------+---------------------------------------+--------------+
|ap_clk            |   in|    1|  ap_ctrl_hs|  point_add.2_Pipeline_VITIS_LOOP_45_17|  return value|
|ap_rst            |   in|    1|  ap_ctrl_hs|  point_add.2_Pipeline_VITIS_LOOP_45_17|  return value|
|ap_start          |   in|    1|  ap_ctrl_hs|  point_add.2_Pipeline_VITIS_LOOP_45_17|  return value|
|ap_done           |  out|    1|  ap_ctrl_hs|  point_add.2_Pipeline_VITIS_LOOP_45_17|  return value|
|ap_idle           |  out|    1|  ap_ctrl_hs|  point_add.2_Pipeline_VITIS_LOOP_45_17|  return value|
|ap_ready          |  out|    1|  ap_ctrl_hs|  point_add.2_Pipeline_VITIS_LOOP_45_17|  return value|
|d_V               |   in|  166|     ap_none|                                    d_V|        scalar|
|c_V_7_reload      |   in|  166|     ap_none|                           c_V_7_reload|        scalar|
|d_V_4_out         |  out|  166|      ap_vld|                              d_V_4_out|       pointer|
|d_V_4_out_ap_vld  |  out|    1|      ap_vld|                              d_V_4_out|       pointer|
+------------------+-----+-----+------------+---------------------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 2
* Pipeline : 1
  Pipeline-0 : II = 1, D = 2, States = { 1 2 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.58>
ST_1 : Operation 4 [1/1] (0.00ns)   --->   "%br = alloca i32 1"   --->   Operation 4 'alloca' 'br' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%rhs_V = alloca i32 1"   --->   Operation 5 'alloca' 'rhs_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%lhs_V = alloca i32 1"   --->   Operation 6 'alloca' 'lhs_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%c_V_7_reload_read = read i166 @_ssdm_op_Read.ap_auto.i166, i166 %c_V_7_reload"   --->   Operation 7 'read' 'c_V_7_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%d_V_read = read i166 @_ssdm_op_Read.ap_auto.i166, i166 %d_V"   --->   Operation 8 'read' 'd_V_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (1.58ns)   --->   "%store_ln0 = store i166 %d_V_read, i166 %lhs_V"   --->   Operation 9 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 10 [1/1] (1.58ns)   --->   "%store_ln0 = store i166 %c_V_7_reload_read, i166 %rhs_V"   --->   Operation 10 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 11 [1/1] (1.58ns)   --->   "%store_ln0 = store i8 1, i8 %br"   --->   Operation 11 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%br_ln0 = br void %_ZlSILi166ELb1EER11ap_int_baseIXT_EXT0_EES2_i.exit.i16"   --->   Operation 12 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 4.14>
ST_2 : Operation 13 [1/1] (0.00ns)   --->   "%i_14 = load i8 %br" [gf2_arithmetic.cpp:45]   --->   Operation 13 'load' 'i_14' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 14 [1/1] (0.00ns)   --->   "%rhs_V_load = load i166 %rhs_V" [gf2_arithmetic.cpp:38]   --->   Operation 14 'load' 'rhs_V_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 15 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 15 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 16 [1/1] (1.55ns)   --->   "%icmp_ln45 = icmp_eq  i8 %i_14, i8 163" [gf2_arithmetic.cpp:45]   --->   Operation 16 'icmp' 'icmp_ln45' <Predicate = true> <Delay = 1.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 17 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 162, i64 162, i64 162"   --->   Operation 17 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 18 [1/1] (0.00ns)   --->   "%br_ln45 = br i1 %icmp_ln45, void %_ZlSILi166ELb1EER11ap_int_baseIXT_EXT0_EES2_i.exit.i16.split, void %_Z7bf_multR6ap_intILi166EERKS0_S3_.89.93.101.160.218.exit27.exitStub" [gf2_arithmetic.cpp:45]   --->   Operation 18 'br' 'br_ln45' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 19 [1/1] (0.00ns)   --->   "%lhs_V_load_4 = load i166 %lhs_V" [gf2_arithmetic.cpp:50]   --->   Operation 19 'load' 'lhs_V_load_4' <Predicate = (!icmp_ln45)> <Delay = 0.00>
ST_2 : Operation 20 [1/1] (0.00ns) (grouped into LUT with out node d_V_1)   --->   "%zext_ln45 = zext i8 %i_14" [gf2_arithmetic.cpp:45]   --->   Operation 20 'zext' 'zext_ln45' <Predicate = (!icmp_ln45)> <Delay = 0.00>
ST_2 : Operation 21 [1/1] (0.00ns)   --->   "%specloopname_ln38 = specloopname void @_ssdm_op_SpecLoopName, void @empty_4" [gf2_arithmetic.cpp:38]   --->   Operation 21 'specloopname' 'specloopname_ln38' <Predicate = (!icmp_ln45)> <Delay = 0.00>
ST_2 : Operation 22 [1/1] (0.00ns)   --->   "%tmp_V = shl i166 %rhs_V_load, i166 1"   --->   Operation 22 'shl' 'tmp_V' <Predicate = (!icmp_ln45)> <Delay = 0.00>
ST_2 : Operation 23 [1/1] (0.00ns) (grouped into LUT with out node tmp_V_13)   --->   "%p_Result_s = bitselect i1 @_ssdm_op_BitSelect.i1.i166.i32, i166 %rhs_V_load, i32 162"   --->   Operation 23 'bitselect' 'p_Result_s' <Predicate = (!icmp_ln45)> <Delay = 0.00>
ST_2 : Operation 24 [1/1] (0.00ns) (grouped into LUT with out node tmp_V_13)   --->   "%xor_ln1544 = xor i166 %tmp_V, i166 11692013098647223345629478661730264157247460344009"   --->   Operation 24 'xor' 'xor_ln1544' <Predicate = (!icmp_ln45)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 1.03> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 25 [1/1] (1.27ns) (out node of the LUT)   --->   "%tmp_V_13 = select i1 %p_Result_s, i166 %xor_ln1544, i166 %tmp_V" [gf2_arithmetic.cpp:47]   --->   Operation 25 'select' 'tmp_V_13' <Predicate = (!icmp_ln45)> <Delay = 1.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 26 [1/1] (0.00ns) (grouped into LUT with out node d_V_1)   --->   "%p_Result_16 = bitselect i1 @_ssdm_op_BitSelect.i1.i166.i32, i166 %c_V_7_reload_read, i32 %zext_ln45"   --->   Operation 26 'bitselect' 'p_Result_16' <Predicate = (!icmp_ln45)> <Delay = 0.00>
ST_2 : Operation 27 [1/1] (0.00ns) (grouped into LUT with out node d_V_1)   --->   "%select_ln50 = select i1 %p_Result_16, i166 %tmp_V_13, i166 0" [gf2_arithmetic.cpp:50]   --->   Operation 27 'select' 'select_ln50' <Predicate = (!icmp_ln45)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 28 [1/1] (1.27ns) (out node of the LUT)   --->   "%d_V_1 = xor i166 %select_ln50, i166 %lhs_V_load_4" [gf2_arithmetic.cpp:50]   --->   Operation 28 'xor' 'd_V_1' <Predicate = (!icmp_ln45)> <Delay = 1.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 1.03> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 29 [1/1] (1.91ns)   --->   "%i = add i8 %i_14, i8 1" [gf2_arithmetic.cpp:45]   --->   Operation 29 'add' 'i' <Predicate = (!icmp_ln45)> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 30 [1/1] (1.58ns)   --->   "%store_ln50 = store i166 %d_V_1, i166 %lhs_V" [gf2_arithmetic.cpp:50]   --->   Operation 30 'store' 'store_ln50' <Predicate = (!icmp_ln45)> <Delay = 1.58>
ST_2 : Operation 31 [1/1] (1.58ns)   --->   "%store_ln47 = store i166 %tmp_V_13, i166 %rhs_V" [gf2_arithmetic.cpp:47]   --->   Operation 31 'store' 'store_ln47' <Predicate = (!icmp_ln45)> <Delay = 1.58>
ST_2 : Operation 32 [1/1] (1.58ns)   --->   "%store_ln45 = store i8 %i, i8 %br" [gf2_arithmetic.cpp:45]   --->   Operation 32 'store' 'store_ln45' <Predicate = (!icmp_ln45)> <Delay = 1.58>
ST_2 : Operation 33 [1/1] (0.00ns)   --->   "%br_ln0 = br void %_ZlSILi166ELb1EER11ap_int_baseIXT_EXT0_EES2_i.exit.i16"   --->   Operation 33 'br' 'br_ln0' <Predicate = (!icmp_ln45)> <Delay = 0.00>
ST_2 : Operation 34 [1/1] (0.00ns)   --->   "%lhs_V_load = load i166 %lhs_V"   --->   Operation 34 'load' 'lhs_V_load' <Predicate = (icmp_ln45)> <Delay = 0.00>
ST_2 : Operation 35 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i166P0A, i166 %d_V_4_out, i166 %lhs_V_load"   --->   Operation 35 'write' 'write_ln0' <Predicate = (icmp_ln45)> <Delay = 0.00>
ST_2 : Operation 36 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 36 'ret' 'ret_ln0' <Predicate = (icmp_ln45)> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ d_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ c_V_7_reload]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ d_V_4_out]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
br                (alloca           ) [ 011]
rhs_V             (alloca           ) [ 011]
lhs_V             (alloca           ) [ 011]
c_V_7_reload_read (read             ) [ 011]
d_V_read          (read             ) [ 000]
store_ln0         (store            ) [ 000]
store_ln0         (store            ) [ 000]
store_ln0         (store            ) [ 000]
br_ln0            (br               ) [ 000]
i_14              (load             ) [ 000]
rhs_V_load        (load             ) [ 000]
specpipeline_ln0  (specpipeline     ) [ 000]
icmp_ln45         (icmp             ) [ 011]
empty             (speclooptripcount) [ 000]
br_ln45           (br               ) [ 000]
lhs_V_load_4      (load             ) [ 000]
zext_ln45         (zext             ) [ 000]
specloopname_ln38 (specloopname     ) [ 000]
tmp_V             (shl              ) [ 000]
p_Result_s        (bitselect        ) [ 000]
xor_ln1544        (xor              ) [ 000]
tmp_V_13          (select           ) [ 000]
p_Result_16       (bitselect        ) [ 000]
select_ln50       (select           ) [ 000]
d_V_1             (xor              ) [ 000]
i                 (add              ) [ 000]
store_ln50        (store            ) [ 000]
store_ln47        (store            ) [ 000]
store_ln45        (store            ) [ 000]
br_ln0            (br               ) [ 000]
lhs_V_load        (load             ) [ 000]
write_ln0         (write            ) [ 000]
ret_ln0           (ret              ) [ 000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="d_V">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="d_V"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="c_V_7_reload">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="c_V_7_reload"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="d_V_4_out">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="d_V_4_out"/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i166"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_4"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i166.i32"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_auto.i166P0A"/></StgValue>
</bind>
</comp>

<comp id="42" class="1004" name="br_fu_42">
<pin_list>
<pin id="43" dir="0" index="0" bw="1" slack="0"/>
<pin id="44" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="br/1 "/>
</bind>
</comp>

<comp id="46" class="1004" name="rhs_V_fu_46">
<pin_list>
<pin id="47" dir="0" index="0" bw="1" slack="0"/>
<pin id="48" dir="1" index="1" bw="166" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="rhs_V/1 "/>
</bind>
</comp>

<comp id="50" class="1004" name="lhs_V_fu_50">
<pin_list>
<pin id="51" dir="0" index="0" bw="1" slack="0"/>
<pin id="52" dir="1" index="1" bw="166" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="lhs_V/1 "/>
</bind>
</comp>

<comp id="54" class="1004" name="c_V_7_reload_read_read_fu_54">
<pin_list>
<pin id="55" dir="0" index="0" bw="166" slack="0"/>
<pin id="56" dir="0" index="1" bw="166" slack="0"/>
<pin id="57" dir="1" index="2" bw="166" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="c_V_7_reload_read/1 "/>
</bind>
</comp>

<comp id="60" class="1004" name="d_V_read_read_fu_60">
<pin_list>
<pin id="61" dir="0" index="0" bw="166" slack="0"/>
<pin id="62" dir="0" index="1" bw="166" slack="0"/>
<pin id="63" dir="1" index="2" bw="166" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="d_V_read/1 "/>
</bind>
</comp>

<comp id="66" class="1004" name="write_ln0_write_fu_66">
<pin_list>
<pin id="67" dir="0" index="0" bw="0" slack="0"/>
<pin id="68" dir="0" index="1" bw="166" slack="0"/>
<pin id="69" dir="0" index="2" bw="166" slack="0"/>
<pin id="70" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln0/2 "/>
</bind>
</comp>

<comp id="73" class="1004" name="store_ln0_store_fu_73">
<pin_list>
<pin id="74" dir="0" index="0" bw="166" slack="0"/>
<pin id="75" dir="0" index="1" bw="166" slack="0"/>
<pin id="76" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="78" class="1004" name="store_ln0_store_fu_78">
<pin_list>
<pin id="79" dir="0" index="0" bw="166" slack="0"/>
<pin id="80" dir="0" index="1" bw="166" slack="0"/>
<pin id="81" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="83" class="1004" name="store_ln0_store_fu_83">
<pin_list>
<pin id="84" dir="0" index="0" bw="1" slack="0"/>
<pin id="85" dir="0" index="1" bw="8" slack="0"/>
<pin id="86" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="88" class="1004" name="i_14_load_fu_88">
<pin_list>
<pin id="89" dir="0" index="0" bw="8" slack="1"/>
<pin id="90" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="i_14/2 "/>
</bind>
</comp>

<comp id="91" class="1004" name="rhs_V_load_load_fu_91">
<pin_list>
<pin id="92" dir="0" index="0" bw="166" slack="1"/>
<pin id="93" dir="1" index="1" bw="166" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="rhs_V_load/2 "/>
</bind>
</comp>

<comp id="94" class="1004" name="icmp_ln45_fu_94">
<pin_list>
<pin id="95" dir="0" index="0" bw="8" slack="0"/>
<pin id="96" dir="0" index="1" bw="8" slack="0"/>
<pin id="97" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln45/2 "/>
</bind>
</comp>

<comp id="100" class="1004" name="lhs_V_load_4_load_fu_100">
<pin_list>
<pin id="101" dir="0" index="0" bw="166" slack="1"/>
<pin id="102" dir="1" index="1" bw="166" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="lhs_V_load_4/2 "/>
</bind>
</comp>

<comp id="103" class="1004" name="zext_ln45_fu_103">
<pin_list>
<pin id="104" dir="0" index="0" bw="8" slack="0"/>
<pin id="105" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln45/2 "/>
</bind>
</comp>

<comp id="107" class="1004" name="tmp_V_fu_107">
<pin_list>
<pin id="108" dir="0" index="0" bw="166" slack="0"/>
<pin id="109" dir="0" index="1" bw="1" slack="0"/>
<pin id="110" dir="1" index="2" bw="166" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="tmp_V/2 "/>
</bind>
</comp>

<comp id="113" class="1004" name="p_Result_s_fu_113">
<pin_list>
<pin id="114" dir="0" index="0" bw="1" slack="0"/>
<pin id="115" dir="0" index="1" bw="166" slack="0"/>
<pin id="116" dir="0" index="2" bw="9" slack="0"/>
<pin id="117" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="p_Result_s/2 "/>
</bind>
</comp>

<comp id="121" class="1004" name="xor_ln1544_fu_121">
<pin_list>
<pin id="122" dir="0" index="0" bw="166" slack="0"/>
<pin id="123" dir="0" index="1" bw="166" slack="0"/>
<pin id="124" dir="1" index="2" bw="166" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln1544/2 "/>
</bind>
</comp>

<comp id="127" class="1004" name="tmp_V_13_fu_127">
<pin_list>
<pin id="128" dir="0" index="0" bw="1" slack="0"/>
<pin id="129" dir="0" index="1" bw="166" slack="0"/>
<pin id="130" dir="0" index="2" bw="166" slack="0"/>
<pin id="131" dir="1" index="3" bw="166" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="tmp_V_13/2 "/>
</bind>
</comp>

<comp id="135" class="1004" name="p_Result_16_fu_135">
<pin_list>
<pin id="136" dir="0" index="0" bw="1" slack="0"/>
<pin id="137" dir="0" index="1" bw="166" slack="1"/>
<pin id="138" dir="0" index="2" bw="8" slack="0"/>
<pin id="139" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="p_Result_16/2 "/>
</bind>
</comp>

<comp id="142" class="1004" name="select_ln50_fu_142">
<pin_list>
<pin id="143" dir="0" index="0" bw="1" slack="0"/>
<pin id="144" dir="0" index="1" bw="166" slack="0"/>
<pin id="145" dir="0" index="2" bw="166" slack="0"/>
<pin id="146" dir="1" index="3" bw="166" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln50/2 "/>
</bind>
</comp>

<comp id="150" class="1004" name="d_V_1_fu_150">
<pin_list>
<pin id="151" dir="0" index="0" bw="166" slack="0"/>
<pin id="152" dir="0" index="1" bw="166" slack="0"/>
<pin id="153" dir="1" index="2" bw="166" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="d_V_1/2 "/>
</bind>
</comp>

<comp id="156" class="1004" name="i_fu_156">
<pin_list>
<pin id="157" dir="0" index="0" bw="8" slack="0"/>
<pin id="158" dir="0" index="1" bw="1" slack="0"/>
<pin id="159" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i/2 "/>
</bind>
</comp>

<comp id="162" class="1004" name="store_ln50_store_fu_162">
<pin_list>
<pin id="163" dir="0" index="0" bw="166" slack="0"/>
<pin id="164" dir="0" index="1" bw="166" slack="1"/>
<pin id="165" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln50/2 "/>
</bind>
</comp>

<comp id="167" class="1004" name="store_ln47_store_fu_167">
<pin_list>
<pin id="168" dir="0" index="0" bw="166" slack="0"/>
<pin id="169" dir="0" index="1" bw="166" slack="1"/>
<pin id="170" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln47/2 "/>
</bind>
</comp>

<comp id="172" class="1004" name="store_ln45_store_fu_172">
<pin_list>
<pin id="173" dir="0" index="0" bw="8" slack="0"/>
<pin id="174" dir="0" index="1" bw="8" slack="1"/>
<pin id="175" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln45/2 "/>
</bind>
</comp>

<comp id="177" class="1004" name="lhs_V_load_load_fu_177">
<pin_list>
<pin id="178" dir="0" index="0" bw="166" slack="1"/>
<pin id="179" dir="1" index="1" bw="166" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="lhs_V_load/2 "/>
</bind>
</comp>

<comp id="181" class="1005" name="br_reg_181">
<pin_list>
<pin id="182" dir="0" index="0" bw="8" slack="0"/>
<pin id="183" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opset="br "/>
</bind>
</comp>

<comp id="188" class="1005" name="rhs_V_reg_188">
<pin_list>
<pin id="189" dir="0" index="0" bw="166" slack="0"/>
<pin id="190" dir="1" index="1" bw="166" slack="0"/>
</pin_list>
<bind>
<opset="rhs_V "/>
</bind>
</comp>

<comp id="195" class="1005" name="lhs_V_reg_195">
<pin_list>
<pin id="196" dir="0" index="0" bw="166" slack="0"/>
<pin id="197" dir="1" index="1" bw="166" slack="0"/>
</pin_list>
<bind>
<opset="lhs_V "/>
</bind>
</comp>

<comp id="203" class="1005" name="c_V_7_reload_read_reg_203">
<pin_list>
<pin id="204" dir="0" index="0" bw="166" slack="1"/>
<pin id="205" dir="1" index="1" bw="166" slack="1"/>
</pin_list>
<bind>
<opset="c_V_7_reload_read "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="45"><net_src comp="6" pin="0"/><net_sink comp="42" pin=0"/></net>

<net id="49"><net_src comp="6" pin="0"/><net_sink comp="46" pin=0"/></net>

<net id="53"><net_src comp="6" pin="0"/><net_sink comp="50" pin=0"/></net>

<net id="58"><net_src comp="8" pin="0"/><net_sink comp="54" pin=0"/></net>

<net id="59"><net_src comp="2" pin="0"/><net_sink comp="54" pin=1"/></net>

<net id="64"><net_src comp="8" pin="0"/><net_sink comp="60" pin=0"/></net>

<net id="65"><net_src comp="0" pin="0"/><net_sink comp="60" pin=1"/></net>

<net id="71"><net_src comp="40" pin="0"/><net_sink comp="66" pin=0"/></net>

<net id="72"><net_src comp="4" pin="0"/><net_sink comp="66" pin=1"/></net>

<net id="77"><net_src comp="60" pin="2"/><net_sink comp="73" pin=0"/></net>

<net id="82"><net_src comp="54" pin="2"/><net_sink comp="78" pin=0"/></net>

<net id="87"><net_src comp="10" pin="0"/><net_sink comp="83" pin=0"/></net>

<net id="98"><net_src comp="88" pin="1"/><net_sink comp="94" pin=0"/></net>

<net id="99"><net_src comp="20" pin="0"/><net_sink comp="94" pin=1"/></net>

<net id="106"><net_src comp="88" pin="1"/><net_sink comp="103" pin=0"/></net>

<net id="111"><net_src comp="91" pin="1"/><net_sink comp="107" pin=0"/></net>

<net id="112"><net_src comp="30" pin="0"/><net_sink comp="107" pin=1"/></net>

<net id="118"><net_src comp="32" pin="0"/><net_sink comp="113" pin=0"/></net>

<net id="119"><net_src comp="91" pin="1"/><net_sink comp="113" pin=1"/></net>

<net id="120"><net_src comp="34" pin="0"/><net_sink comp="113" pin=2"/></net>

<net id="125"><net_src comp="107" pin="2"/><net_sink comp="121" pin=0"/></net>

<net id="126"><net_src comp="36" pin="0"/><net_sink comp="121" pin=1"/></net>

<net id="132"><net_src comp="113" pin="3"/><net_sink comp="127" pin=0"/></net>

<net id="133"><net_src comp="121" pin="2"/><net_sink comp="127" pin=1"/></net>

<net id="134"><net_src comp="107" pin="2"/><net_sink comp="127" pin=2"/></net>

<net id="140"><net_src comp="32" pin="0"/><net_sink comp="135" pin=0"/></net>

<net id="141"><net_src comp="103" pin="1"/><net_sink comp="135" pin=2"/></net>

<net id="147"><net_src comp="135" pin="3"/><net_sink comp="142" pin=0"/></net>

<net id="148"><net_src comp="127" pin="3"/><net_sink comp="142" pin=1"/></net>

<net id="149"><net_src comp="38" pin="0"/><net_sink comp="142" pin=2"/></net>

<net id="154"><net_src comp="142" pin="3"/><net_sink comp="150" pin=0"/></net>

<net id="155"><net_src comp="100" pin="1"/><net_sink comp="150" pin=1"/></net>

<net id="160"><net_src comp="88" pin="1"/><net_sink comp="156" pin=0"/></net>

<net id="161"><net_src comp="10" pin="0"/><net_sink comp="156" pin=1"/></net>

<net id="166"><net_src comp="150" pin="2"/><net_sink comp="162" pin=0"/></net>

<net id="171"><net_src comp="127" pin="3"/><net_sink comp="167" pin=0"/></net>

<net id="176"><net_src comp="156" pin="2"/><net_sink comp="172" pin=0"/></net>

<net id="180"><net_src comp="177" pin="1"/><net_sink comp="66" pin=2"/></net>

<net id="184"><net_src comp="42" pin="1"/><net_sink comp="181" pin=0"/></net>

<net id="185"><net_src comp="181" pin="1"/><net_sink comp="83" pin=1"/></net>

<net id="186"><net_src comp="181" pin="1"/><net_sink comp="88" pin=0"/></net>

<net id="187"><net_src comp="181" pin="1"/><net_sink comp="172" pin=1"/></net>

<net id="191"><net_src comp="46" pin="1"/><net_sink comp="188" pin=0"/></net>

<net id="192"><net_src comp="188" pin="1"/><net_sink comp="78" pin=1"/></net>

<net id="193"><net_src comp="188" pin="1"/><net_sink comp="91" pin=0"/></net>

<net id="194"><net_src comp="188" pin="1"/><net_sink comp="167" pin=1"/></net>

<net id="198"><net_src comp="50" pin="1"/><net_sink comp="195" pin=0"/></net>

<net id="199"><net_src comp="195" pin="1"/><net_sink comp="73" pin=1"/></net>

<net id="200"><net_src comp="195" pin="1"/><net_sink comp="100" pin=0"/></net>

<net id="201"><net_src comp="195" pin="1"/><net_sink comp="162" pin=1"/></net>

<net id="202"><net_src comp="195" pin="1"/><net_sink comp="177" pin=0"/></net>

<net id="206"><net_src comp="54" pin="2"/><net_sink comp="203" pin=0"/></net>

<net id="207"><net_src comp="203" pin="1"/><net_sink comp="135" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: d_V_4_out | {2 }
 - Input state : 
	Port: point_add.2_Pipeline_VITIS_LOOP_45_17 : d_V | {1 }
	Port: point_add.2_Pipeline_VITIS_LOOP_45_17 : c_V_7_reload | {1 }
  - Chain level:
	State 1
		store_ln0 : 1
	State 2
		icmp_ln45 : 1
		br_ln45 : 2
		zext_ln45 : 1
		tmp_V : 1
		p_Result_s : 1
		xor_ln1544 : 1
		tmp_V_13 : 1
		p_Result_16 : 2
		select_ln50 : 2
		d_V_1 : 3
		i : 1
		store_ln50 : 3
		store_ln47 : 2
		store_ln45 : 2
		write_ln0 : 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|------------------------------|---------|---------|
| Operation|        Functional Unit       |    FF   |   LUT   |
|----------|------------------------------|---------|---------|
|    xor   |       xor_ln1544_fu_121      |    0    |   166   |
|          |         d_V_1_fu_150         |    0    |   166   |
|----------|------------------------------|---------|---------|
|  select  |        tmp_V_13_fu_127       |    0    |   166   |
|          |      select_ln50_fu_142      |    0    |   166   |
|----------|------------------------------|---------|---------|
|    add   |           i_fu_156           |    0    |    15   |
|----------|------------------------------|---------|---------|
|   icmp   |        icmp_ln45_fu_94       |    0    |    11   |
|----------|------------------------------|---------|---------|
|   read   | c_V_7_reload_read_read_fu_54 |    0    |    0    |
|          |      d_V_read_read_fu_60     |    0    |    0    |
|----------|------------------------------|---------|---------|
|   write  |     write_ln0_write_fu_66    |    0    |    0    |
|----------|------------------------------|---------|---------|
|   zext   |       zext_ln45_fu_103       |    0    |    0    |
|----------|------------------------------|---------|---------|
|    shl   |         tmp_V_fu_107         |    0    |    0    |
|----------|------------------------------|---------|---------|
| bitselect|       p_Result_s_fu_113      |    0    |    0    |
|          |      p_Result_16_fu_135      |    0    |    0    |
|----------|------------------------------|---------|---------|
|   Total  |                              |    0    |   690   |
|----------|------------------------------|---------|---------|

Memories:
N/A

* Register list:
+-------------------------+--------+
|                         |   FF   |
+-------------------------+--------+
|        br_reg_181       |    8   |
|c_V_7_reload_read_reg_203|   166  |
|      lhs_V_reg_195      |   166  |
|      rhs_V_reg_188      |   166  |
+-------------------------+--------+
|          Total          |   506  |
+-------------------------+--------+

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+--------+--------+
|           |   FF   |   LUT  |
+-----------+--------+--------+
|  Function |    0   |   690  |
|   Memory  |    -   |    -   |
|Multiplexer|    -   |    -   |
|  Register |   506  |    -   |
+-----------+--------+--------+
|   Total   |   506  |   690  |
+-----------+--------+--------+
