verilog xil_defaultlib --include "../../../../stream_acc_system.srcs/sources_1/bd/stream_acc_design/ipshared/ec67/hdl" --include "../../../../stream_acc_system.srcs/sources_1/bd/stream_acc_design/ipshared/8c62/hdl" --include "../../../../stream_acc_system.srcs/sources_1/bd/stream_acc_design/ip/stream_acc_design_processing_system7_0_0" \
"../../../bd/stream_acc_design/ipshared/ac64/hdl/cordic_stream_acc_v1_0_S00_AXIS.v" \
"../../../bd/stream_acc_design/ipshared/ac64/hdl/cordic_stream_acc_v1_0_M00_AXIS.v" \
"../../../bd/stream_acc_design/ipshared/ac64/hdl/cordic_stream_acc_v1_0.v" \
"../../../bd/stream_acc_design/ip/stream_acc_design_cordic_stream_acc_0_0/sim/stream_acc_design_cordic_stream_acc_0_0.v" \
"../../../bd/stream_acc_design/ip/stream_acc_design_processing_system7_0_0/sim/stream_acc_design_processing_system7_0_0.v" \
"../../../bd/stream_acc_design/ip/stream_acc_design_auto_pc_0/sim/stream_acc_design_auto_pc_0.v" \
"../../../bd/stream_acc_design/sim/stream_acc_design.v" \

verilog xil_defaultlib "glbl.v"

nosort
