(trace
  (declare-const v0 (_ BitVec 64))
  (assume (= ((_ extract 1 1) (|PC| nil)) #b0))
  (assert (= ((_ extract 1 1) v0) #b0))
  (cycle)
  (read-reg |PC| nil v0)
  (define-const v1 (bvadd v0 #x0000000000000004))
  (write-reg |nextPC| nil v1)
  (declare-const v13 (_ BitVec 64))
  (read-reg |x10| nil v13)
  (declare-const v14 (_ BitVec 64))
  (read-reg |x11| nil v14)
  (define-const v15 (= v13 v14))
  (branch 0 "model/riscv_insts_base.sail 186:2 - 204:23")
  (assert (not v15))
  (read-reg |nextPC| nil v1)
  (write-reg |PC| nil v1))
(trace
  (declare-const v0 (_ BitVec 64))
  (assume (= ((_ extract 1 1) (|PC| nil)) #b0))
  (assert (= ((_ extract 1 1) v0) #b0))
  (cycle)
  (read-reg |PC| nil v0)
  (define-const v1 (bvadd v0 #x0000000000000004))
  (write-reg |nextPC| nil v1)
  (declare-const v13 (_ BitVec 64))
  (read-reg |x10| nil v13)
  (declare-const v14 (_ BitVec 64))
  (read-reg |x11| nil v14)
  (define-const v15 (= v13 v14))
  (define-const v16 (bvadd v0 #x0000000000000008))
  (branch 0 "model/riscv_insts_base.sail 186:2 - 204:23")
  (assert v15)
  (define-const v17 ((_ extract 0 0) (bvlshr v16 #x0000000000000001)))
  (assert (not (= v17 #b1)))
  (assert (not (not (= v17 #b0))))
  (branch-address v16)
  (write-reg |nextPC| nil v16)
  (read-reg |nextPC| nil v16)
  (write-reg |PC| nil v16))
