# compile vhdl design source files
vhdl xil_defaultlib  "../../../PWM.srcs/sources_1/new/BLDC_SPEED_OBSERVER.vhd"
vhdl xil_defaultlib  "../../../PWM.srcs/sources_1/new/OL_BLDC_Stepper.vhd"
vhdl xil_defaultlib  "../../../PWM.ip_user_files/bd/speed_tb/ipshared/2e37/xlconcat.vhd"
vhdl xil_defaultlib  "../../../PWM.ip_user_files/bd/speed_tb/ip/speed_tb_xlconcat_1_0/sim/speed_tb_xlconcat_1_0.vhd"
vhdl xil_defaultlib  "../../../PWM.ip_user_files/bd/speed_tb/ipshared/e147/xlconstant.vhd"
vhdl xil_defaultlib  "../../../PWM.ip_user_files/bd/speed_tb/ip/speed_tb_xlconstant_0_0/sim/speed_tb_xlconstant_0_0.vhd"
vhdl xil_defaultlib  "../../../PWM.ip_user_files/bd/speed_tb/ip/speed_tb_xlconstant_0_1/sim/speed_tb_xlconstant_0_1.vhd"
vhdl xil_defaultlib  "../../../PWM.ip_user_files/bd/speed_tb/hdl/speed_tb.vhd"
vhdl xil_defaultlib  "../../../PWM.srcs/sources_1/bd/speed_tb/hdl/speed_tb_wrapper.vhd"

# Do not sort compile order
nosort
