description = "GPIO Controller"

[[register]]
  name = "MASK_DATA_0_LSW"
  type = "mixed"
  width = 32
  description = "Maskable Output Data (GPIO Bank0, MIO, Lower 16bits)"
  default = "0x00000000"
  offset = "0x00000000"
  [[register.field]]
    name = "MASK_0_LSW"
    bits = "31:16"
    type = "wo"
    shortdesc = '''On a write, only bits with a corresponding deasserted mask will change the output value.'''
    longdesc = '''0: pin value is updated 1: pin is masked Each bit controls the corresponding pin within the 16-bit half-bank. Reads return 0's.'''
  [[register.field]]
    name = "DATA_0_LSW"
    bits = "15:0"
    type = "rw"
    shortdesc = '''On a write, these are the data values for the corresponding GPIO output bits.'''
    longdesc = '''Each bit controls the corresponding pin within the 16-bit half-bank. Reads return the previous value written to this register or DATA_0[15:0]. Reads do not return the value on the GPIO pin.'''
[[register]]
  name = "MASK_DATA_0_MSW"
  type = "mixed"
  width = 32
  description = "Maskable Output Data (GPIO Bank0, MIO, Upper 10bits)"
  default = "0x00000000"
  offset = "0x00000004"
  [[register.field]]
    name = "RESERVED"
    bits = "31:26"
    type = "raz"
  [[register.field]]
    name = "MASK_0_MSW"
    bits = "25:16"
    type = "wo"
  [[register.field]]
    name = "RESERVED"
    bits = "15:10"
    type = "raz"
  [[register.field]]
    name = "DATA_0_MSW"
    bits = "9:0"
    type = "rw"
[[register]]
  name = "MASK_DATA_1_LSW"
  type = "mixed"
  width = 32
  description = "Maskable Output Data (GPIO Bank1, MIO, Lower 16bits)"
  default = "0x00000000"
  offset = "0x00000008"
  [[register.field]]
    name = "MASK_1_LSW"
    bits = "31:16"
    type = "wo"
  [[register.field]]
    name = "DATA_1_LSW"
    bits = "15:0"
    type = "rw"
[[register]]
  name = "MASK_DATA_1_MSW"
  type = "mixed"
  width = 32
  description = "Maskable Output Data (GPIO Bank1, MIO, Upper 10 bits)"
  default = "0x00000000"
  offset = "0x0000000C"
  [[register.field]]
    name = "RESERVED"
    bits = "31:26"
    type = "raz"
  [[register.field]]
    name = "MASK_1_MSW"
    bits = "25:16"
    type = "wo"
  [[register.field]]
    name = "RESERVED"
    bits = "15:10"
    type = "raz"
  [[register.field]]
    name = "DATA_1_MSW"
    bits = "9:0"
    type = "rw"
[[register]]
  name = "MASK_DATA_2_LSW"
  type = "mixed"
  width = 32
  description = "Maskable Output Data (GPIO Bank2, MIO, Lower 16 bits)"
  default = "0x00000000"
  offset = "0x00000010"
  [[register.field]]
    name = "MASK_2_LSW"
    bits = "31:16"
    type = "wo"
  [[register.field]]
    name = "DATA_2_LSW"
    bits = "15:0"
    type = "rw"
[[register]]
  name = "MASK_DATA_2_MSW"
  type = "mixed"
  width = 32
  description = "Maskable Output Data (GPIO Bank1, MIO, Upper 10 bits)"
  default = "0x00000000"
  offset = "0x00000014"
  [[register.field]]
    name = "RESERVED"
    bits = "31:26"
    type = "raz"
  [[register.field]]
    name = "MASK_2_MSW"
    bits = "25:16"
    type = "wo"
  [[register.field]]
    name = "RESERVED"
    bits = "15:10"
    type = "raz"
  [[register.field]]
    name = "DATA_2_MSW"
    bits = "9:0"
    type = "rw"
[[register]]
  name = "MASK_DATA_3_LSW"
  type = "mixed"
  width = 32
  description = "Maskable Output Data (GPIO Bank3, EMIO, Lower 16bits)"
  default = "0x00000000"
  offset = "0x00000018"
  [[register.field]]
    name = "MASK_3_LSW"
    bits = "31:16"
    type = "wo"
  [[register.field]]
    name = "DATA_3_LSW"
    bits = "15:0"
    type = "rw"
[[register]]
  name = "MASK_DATA_3_MSW"
  type = "mixed"
  width = 32
  description = "Maskable Output Data (GPIO Bank3, EMIO, Upper 16bits)"
  default = "0x00000000"
  offset = "0x0000001C"
  [[register.field]]
    name = "MASK_3_MSW"
    bits = "31:16"
    type = "wo"
  [[register.field]]
    name = "DATA_3_MSW"
    bits = "15:0"
    type = "rw"
[[register]]
  name = "MASK_DATA_4_LSW"
  type = "mixed"
  width = 32
  description = "Maskable Output Data (GPIO Bank4, EMIO, Lower 16bits)"
  default = "0x00000000"
  offset = "0x00000020"
  [[register.field]]
    name = "MASK_4_LSW"
    bits = "31:16"
    type = "wo"
  [[register.field]]
    name = "DATA_4_LSW"
    bits = "15:0"
    type = "rw"
[[register]]
  name = "MASK_DATA_4_MSW"
  type = "mixed"
  width = 32
  description = "Maskable Output Data (GPIO Bank4, EMIO, Upper 16bits)"
  default = "0x00000000"
  offset = "0x00000024"
  [[register.field]]
    name = "MASK_4_MSW"
    bits = "31:16"
    type = "wo"
  [[register.field]]
    name = "DATA_4_MSW"
    bits = "15:0"
    type = "rw"
[[register]]
  name = "MASK_DATA_5_LSW"
  type = "mixed"
  width = 32
  description = "Maskable Output Data (GPIO Bank5, EMIO, Lower 16bits)"
  default = "0x00000000"
  offset = "0x00000028"
  [[register.field]]
    name = "MASK_5_LSW"
    bits = "31:16"
    type = "wo"
  [[register.field]]
    name = "DATA_5_LSW"
    bits = "15:0"
    type = "rw"
[[register]]
  name = "MASK_DATA_5_MSW"
  type = "mixed"
  width = 32
  description = "Maskable Output Data (GPIO Bank5, EMIO, Upper 16bits)"
  default = "0x00000000"
  offset = "0x0000002C"
  [[register.field]]
    name = "MASK_5_MSW"
    bits = "31:16"
    type = "wo"
  [[register.field]]
    name = "DATA_5_MSW"
    bits = "15:0"
    type = "rw"
[[register]]
  name = "DATA_0"
  type = "mixed"
  width = 32
  description = "Output Data (GPIO Bank0, MIO)"
  default = "0x00000000"
  offset = "0x00000040"
  [[register.field]]
    name = "RESERVED"
    bits = "31:26"
    type = "raz"
  [[register.field]]
    name = "DATA_0"
    bits = "25:0"
    type = "rw"
[[register]]
  name = "DATA_1"
  type = "mixed"
  width = 32
  description = "Output Data (GPIO Bank1, MIO)"
  default = "0x00000000"
  offset = "0x00000044"
  [[register.field]]
    name = "RESERVED"
    bits = "31:26"
    type = "raz"
  [[register.field]]
    name = "DATA_1"
    bits = "25:0"
    type = "rw"
[[register]]
  name = "DATA_2"
  type = "mixed"
  width = 32
  description = "Output Data (GPIO Bank2, MIO)"
  default = "0x00000000"
  offset = "0x00000048"
  [[register.field]]
    name = "RESERVED"
    bits = "31:26"
    type = "raz"
  [[register.field]]
    name = "DATA_2"
    bits = "25:0"
    type = "rw"
[[register]]
  name = "DATA_3"
  type = "rw"
  width = 32
  description = "Output Data (GPIO Bank3, EMIO)"
  default = "0x00000000"
  offset = "0x0000004C"
  [[register.field]]
    name = "DATA_3"
    bits = "31:0"
    type = "rw"
[[register]]
  name = "DATA_4"
  type = "rw"
  width = 32
  description = "Output Data (GPIO Bank4, EMIO)"
  default = "0x00000000"
  offset = "0x00000050"
  [[register.field]]
    name = "DATA_4"
    bits = "31:0"
    type = "rw"
[[register]]
  name = "DATA_5"
  type = "rw"
  width = 32
  description = "Output Data (GPIO Bank5, EMIO)"
  default = "0x00000000"
  offset = "0x00000054"
  [[register.field]]
    name = "DATA_5"
    bits = "31:0"
    type = "rw"
[[register]]
  name = "DATA_0_RO"
  type = "mixed"
  width = 32
  description = "Input Data (GPIO Bank0, MIO)"
  default = "0x00000000"
  offset = "0x00000060"
  [[register.field]]
    name = "RESERVED"
    bits = "31:26"
    type = "raz"
  [[register.field]]
    name = "DATA_0_RO"
    bits = "25:0"
    type = "ro"
[[register]]
  name = "DATA_1_RO"
  type = "mixed"
  width = 32
  description = "Input Data (GPIO Bank1, MIO)"
  default = "0x00000000"
  offset = "0x00000064"
  [[register.field]]
    name = "RESERVED"
    bits = "31:26"
    type = "raz"
  [[register.field]]
    name = "DATA_1_RO"
    bits = "25:0"
    type = "ro"
[[register]]
  name = "DATA_2_RO"
  type = "mixed"
  width = 32
  description = "Input Data (GPIO Bank2, MIO)"
  default = "0x00000000"
  offset = "0x00000068"
  [[register.field]]
    name = "RESERVED"
    bits = "31:26"
    type = "raz"
  [[register.field]]
    name = "DATA_2_RO"
    bits = "25:0"
    type = "ro"
[[register]]
  name = "DATA_3_RO"
  type = "ro"
  width = 32
  description = "Input Data (GPIO Bank3, EMIO)"
  default = "0x00000000"
  offset = "0x0000006C"
  [[register.field]]
    name = "DATA_3_RO"
    bits = "31:0"
    type = "ro"
[[register]]
  name = "DATA_4_RO"
  type = "ro"
  width = 32
  description = "Input Data (GPIO Bank4, EMIO)"
  default = "0x00000000"
  offset = "0x00000070"
  [[register.field]]
    name = "DATA_4_RO"
    bits = "31:0"
    type = "ro"
[[register]]
  name = "DATA_5_RO"
  type = "ro"
  width = 32
  description = "Input Data (GPIO Bank5, EMIO)"
  default = "0x00000000"
  offset = "0x00000074"
  [[register.field]]
    name = "DATA_5_RO"
    bits = "31:0"
    type = "ro"
[[register]]
  name = "DIRM_0"
  type = "mixed"
  width = 32
  description = "Direction mode (GPIO Bank0, MIO)"
  default = "0x00000000"
  offset = "0x00000204"
  [[register.field]]
    name = "RESERVED"
    bits = "31:26"
    type = "raz"
  [[register.field]]
    name = "DIRECTION_0"
    bits = "25:0"
    type = "rw"
[[register]]
  name = "OEN_0"
  type = "mixed"
  width = 32
  description = "Output enable (GPIO Bank0, MIO)"
  default = "0x00000000"
  offset = "0x00000208"
  [[register.field]]
    name = "RESERVED"
    bits = "31:26"
    type = "raz"
  [[register.field]]
    name = "OP_ENABLE_0"
    bits = "25:0"
    type = "rw"
[[register]]
  name = "INT_MASK_0"
  type = "mixed"
  width = 32
  description = "Interrupt Mask Status (GPIO Bank0, MIO)"
  default = "0x03FFFFFF"
  offset = "0x0000020C"
  [[register.field]]
    name = "RESERVED"
    bits = "31:26"
    type = "raz"
  [[register.field]]
    name = "INT_MASK_0"
    bits = "25:0"
    type = "ro"
[[register]]
  name = "INT_EN_0"
  type = "mixed"
  width = 32
  description = "Interrupt Enable/Unmask (GPIO Bank0, MIO)"
  default = "0x00000000"
  offset = "0x00000210"
  [[register.field]]
    name = "RESERVED"
    bits = "31:26"
    type = "raz"
  [[register.field]]
    name = "INT_ENABLE_0"
    bits = "25:0"
    type = "wo"
[[register]]
  name = "INT_DIS_0"
  type = "mixed"
  width = 32
  description = "Interrupt Disable/Mask (GPIO Bank0, MIO)"
  default = "0x00000000"
  offset = "0x00000214"
  [[register.field]]
    name = "RESERVED"
    bits = "31:26"
    type = "raz"
  [[register.field]]
    name = "INT_DISABLE_0"
    bits = "25:0"
    type = "wo"
[[register]]
  name = "INT_STAT_0"
  type = "mixed"
  width = 32
  description = "Interrupt Status (GPIO Bank0, MIO)"
  default = "0x00000000"
  offset = "0x00000218"
  [[register.field]]
    name = "RESERVED"
    bits = "31:26"
    type = "raz"
  [[register.field]]
    name = "INT_STATUS_0"
    bits = "25:0"
    type = "wtc"
[[register]]
  name = "INT_TYPE_0"
  type = "mixed"
  width = 32
  description = "Interrupt Type (GPIO Bank0, MIO)"
  default = "0x03FFFFFF"
  offset = "0x0000021C"
  [[register.field]]
    name = "RESERVED"
    bits = "31:26"
    type = "raz"
  [[register.field]]
    name = "INT_TYPE_0"
    bits = "25:0"
    type = "rw"
[[register]]
  name = "INT_POLARITY_0"
  type = "mixed"
  width = 32
  description = "Interrupt Polarity (GPIO Bank0, MIO)"
  default = "0x00000000"
  offset = "0x00000220"
  [[register.field]]
    name = "RESERVED"
    bits = "31:26"
    type = "raz"
  [[register.field]]
    name = "INT_POL_0"
    bits = "25:0"
    type = "rw"
[[register]]
  name = "INT_ANY_0"
  type = "mixed"
  width = 32
  description = "Interrupt Any Edge Sensitive (GPIO Bank0, MIO)"
  default = "0x00000000"
  offset = "0x00000224"
  [[register.field]]
    name = "RESERVED"
    bits = "31:26"
    type = "raz"
  [[register.field]]
    name = "INT_ON_ANY_0"
    bits = "25:0"
    type = "rw"
[[register]]
  name = "DIRM_1"
  type = "mixed"
  width = 32
  description = "Direction mode (GPIO Bank1, MIO)"
  default = "0x00000000"
  offset = "0x00000244"
  [[register.field]]
    name = "RESERVED"
    bits = "31:26"
    type = "raz"
  [[register.field]]
    name = "DIRECTION_1"
    bits = "25:0"
    type = "rw"
[[register]]
  name = "OEN_1"
  type = "mixed"
  width = 32
  description = "Output enable (GPIO Bank1, MIO)"
  default = "0x00000000"
  offset = "0x00000248"
  [[register.field]]
    name = "RESERVED"
    bits = "31:26"
    type = "raz"
  [[register.field]]
    name = "OP_ENABLE_1"
    bits = "25:0"
    type = "rw"
[[register]]
  name = "INT_MASK_1"
  type = "mixed"
  width = 32
  description = "Interrupt Mask Status (GPIO Bank1, MIO)"
  default = "0x03FFFFFF"
  offset = "0x0000024C"
  [[register.field]]
    name = "RESERVED"
    bits = "31:26"
    type = "raz"
  [[register.field]]
    name = "INT_MASK_1"
    bits = "25:0"
    type = "ro"
[[register]]
  name = "INT_EN_1"
  type = "mixed"
  width = 32
  description = "Interrupt Enable/Unmask (GPIO Bank1, MIO)"
  default = "0x00000000"
  offset = "0x00000250"
  [[register.field]]
    name = "RESERVED"
    bits = "31:26"
    type = "raz"
  [[register.field]]
    name = "INT_ENABLE_1"
    bits = "25:0"
    type = "wo"
[[register]]
  name = "INT_DIS_1"
  type = "mixed"
  width = 32
  description = "Interrupt Disable/Mask (GPIO Bank1, MIO)"
  default = "0x00000000"
  offset = "0x00000254"
  [[register.field]]
    name = "RESERVED"
    bits = "31:26"
    type = "raz"
  [[register.field]]
    name = "INT_DISABLE_1"
    bits = "25:0"
    type = "wo"
[[register]]
  name = "INT_STAT_1"
  type = "mixed"
  width = 32
  description = "Interrupt Status (GPIO Bank1, MIO)"
  default = "0x00000000"
  offset = "0x00000258"
  [[register.field]]
    name = "RESERVED"
    bits = "31:26"
    type = "raz"
  [[register.field]]
    name = "INT_STATUS_1"
    bits = "25:0"
    type = "wtc"
[[register]]
  name = "INT_TYPE_1"
  type = "mixed"
  width = 32
  description = "Interrupt Type (GPIO Bank1, MIO)"
  default = "0x03FFFFFF"
  offset = "0x0000025C"
  [[register.field]]
    name = "RESERVED"
    bits = "31:26"
    type = "raz"
  [[register.field]]
    name = "INT_TYPE_1"
    bits = "25:0"
    type = "rw"
[[register]]
  name = "INT_POLARITY_1"
  type = "mixed"
  width = 32
  description = "Interrupt Polarity (GPIO Bank1, MIO)"
  default = "0x00000000"
  offset = "0x00000260"
  [[register.field]]
    name = "RESERVED"
    bits = "31:26"
    type = "raz"
  [[register.field]]
    name = "INT_POL_1"
    bits = "25:0"
    type = "rw"
[[register]]
  name = "INT_ANY_1"
  type = "mixed"
  width = 32
  description = "Interrupt Any Edge Sensitive (GPIO Bank1, MIO)"
  default = "0x00000000"
  offset = "0x00000264"
  [[register.field]]
    name = "RESERVED"
    bits = "31:26"
    type = "raz"
  [[register.field]]
    name = "INT_ON_ANY_1"
    bits = "25:0"
    type = "rw"
[[register]]
  name = "DIRM_2"
  type = "mixed"
  width = 32
  description = "Direction mode (GPIO Bank2, MIO)"
  default = "0x00000000"
  offset = "0x00000284"
  [[register.field]]
    name = "RESERVED"
    bits = "31:26"
    type = "raz"
  [[register.field]]
    name = "DIRECTION_2"
    bits = "25:0"
    type = "rw"
[[register]]
  name = "OEN_2"
  type = "mixed"
  width = 32
  description = "Output enable (GPIO Bank2, MIO)"
  default = "0x00000000"
  offset = "0x00000288"
  [[register.field]]
    name = "RESERVED"
    bits = "31:26"
    type = "raz"
  [[register.field]]
    name = "OP_ENABLE_2"
    bits = "25:0"
    type = "rw"
[[register]]
  name = "INT_MASK_2"
  type = "mixed"
  width = 32
  description = "Interrupt Mask Status (GPIO Bank2, MIO)"
  default = "0x03FFFFFF"
  offset = "0x0000028C"
  [[register.field]]
    name = "RESERVED"
    bits = "31:26"
    type = "raz"
  [[register.field]]
    name = "INT_MASK_2"
    bits = "25:0"
    type = "ro"
[[register]]
  name = "INT_EN_2"
  type = "mixed"
  width = 32
  description = "Interrupt Enable/Unmask (GPIO Bank2, MIO)"
  default = "0x00000000"
  offset = "0x00000290"
  [[register.field]]
    name = "RESERVED"
    bits = "31:26"
    type = "raz"
  [[register.field]]
    name = "INT_ENABLE_2"
    bits = "25:0"
    type = "wo"
[[register]]
  name = "INT_DIS_2"
  type = "mixed"
  width = 32
  description = "Interrupt Disable/Mask (GPIO Bank2, MIO)"
  default = "0x00000000"
  offset = "0x00000294"
  [[register.field]]
    name = "RESERVED"
    bits = "31:26"
    type = "raz"
  [[register.field]]
    name = "INT_DISABLE_2"
    bits = "25:0"
    type = "wo"
[[register]]
  name = "INT_STAT_2"
  type = "mixed"
  width = 32
  description = "Interrupt Status (GPIO Bank2, MIO)"
  default = "0x00000000"
  offset = "0x00000298"
  [[register.field]]
    name = "RESERVED"
    bits = "31:26"
    type = "raz"
  [[register.field]]
    name = "INT_STATUS_2"
    bits = "25:0"
    type = "wtc"
[[register]]
  name = "INT_TYPE_2"
  type = "mixed"
  width = 32
  description = "Interrupt Type (GPIO Bank2, MIO)"
  default = "0x03FFFFFF"
  offset = "0x0000029C"
  [[register.field]]
    name = "RESERVED"
    bits = "31:26"
    type = "raz"
  [[register.field]]
    name = "INT_TYPE_2"
    bits = "25:0"
    type = "rw"
[[register]]
  name = "INT_POLARITY_2"
  type = "mixed"
  width = 32
  description = "Interrupt Polarity (GPIO Bank2, MIO)"
  default = "0x00000000"
  offset = "0x000002A0"
  [[register.field]]
    name = "RESERVED"
    bits = "31:26"
    type = "raz"
  [[register.field]]
    name = "INT_POL_2"
    bits = "25:0"
    type = "rw"
[[register]]
  name = "INT_ANY_2"
  type = "mixed"
  width = 32
  description = "Interrupt Any Edge Sensitive (GPIO Bank2, MIO)"
  default = "0x00000000"
  offset = "0x000002A4"
  [[register.field]]
    name = "RESERVED"
    bits = "31:26"
    type = "raz"
  [[register.field]]
    name = "INT_ON_ANY_2"
    bits = "25:0"
    type = "rw"
[[register]]
  name = "DIRM_3"
  type = "rw"
  width = 32
  description = "Direction mode (GPIO Bank3, EMIO Bank0)"
  default = "0x00000000"
  offset = "0x000002C4"
  [[register.field]]
    name = "DIRECTION_3"
    bits = "31:0"
    type = "rw"
[[register]]
  name = "OEN_3"
  type = "rw"
  width = 32
  description = "Output enable (GPIO Bank3, EMIO Bank0)"
  default = "0x00000000"
  offset = "0x000002C8"
  [[register.field]]
    name = "OP_ENABLE_3"
    bits = "31:0"
    type = "rw"
[[register]]
  name = "INT_MASK_3"
  type = "ro"
  width = 32
  description = "Interrupt Mask Status (GPIO Bank3, EMIO Bank0)"
  default = "0xFFFFFFFF"
  offset = "0x000002CC"
  [[register.field]]
    name = "INT_MASK_3"
    bits = "31:0"
    type = "ro"
[[register]]
  name = "INT_EN_3"
  type = "wo"
  width = 32
  description = "Interrupt Enable/Unmask (GPIO Bank3, EMIO Bank0)"
  default = "0x00000000"
  offset = "0x000002D0"
  [[register.field]]
    name = "INT_ENABLE_3"
    bits = "31:0"
    type = "wo"
[[register]]
  name = "INT_DIS_3"
  type = "wo"
  width = 32
  description = "Interrupt Disable/Mask (GPIO Bank3, EMIO Bank0)"
  default = "0x00000000"
  offset = "0x000002D4"
  [[register.field]]
    name = "INT_DISABLE_3"
    bits = "31:0"
    type = "wo"
[[register]]
  name = "INT_STAT_3"
  type = "wtc"
  width = 32
  description = "Interrupt Status (GPIO Bank3, EMIO Bank0)"
  default = "0x00000000"
  offset = "0x000002D8"
  [[register.field]]
    name = "INT_STATUS_3"
    bits = "31:0"
    type = "wtc"
[[register]]
  name = "INT_TYPE_3"
  type = "rw"
  width = 32
  description = "Interrupt Type (GPIO Bank3, EMIO Bank0)"
  default = "0xFFFFFFFF"
  offset = "0x000002DC"
  [[register.field]]
    name = "INT_TYPE_3"
    bits = "31:0"
    type = "rw"
[[register]]
  name = "INT_POLARITY_3"
  type = "rw"
  width = 32
  description = "Interrupt Polarity (GPIO Bank3, EMIO Bank0)"
  default = "0x00000000"
  offset = "0x000002E0"
  [[register.field]]
    name = "INT_POL_3"
    bits = "31:0"
    type = "rw"
[[register]]
  name = "INT_ANY_3"
  type = "rw"
  width = 32
  description = "Interrupt Any Edge Sensitive (GPIO Bank3, EMIO Bank0)"
  default = "0x00000000"
  offset = "0x000002E4"
  [[register.field]]
    name = "INT_ON_ANY_3"
    bits = "31:0"
    type = "rw"
[[register]]
  name = "DIRM_4"
  type = "rw"
  width = 32
  description = "Direction mode (GPIO Bank4, EMIO Bank1)"
  default = "0x00000000"
  offset = "0x00000304"
  [[register.field]]
    name = "DIRECTION_4"
    bits = "31:0"
    type = "rw"
[[register]]
  name = "OEN_4"
  type = "rw"
  width = 32
  description = "Output enable (GPIO Bank4, EMIO Bank1)"
  default = "0x00000000"
  offset = "0x00000308"
  [[register.field]]
    name = "OP_ENABLE_4"
    bits = "31:0"
    type = "rw"
[[register]]
  name = "INT_MASK_4"
  type = "ro"
  width = 32
  description = "Interrupt Mask Status (GPIO Bank4, EMIO Bank1)"
  default = "0xFFFFFFFF"
  offset = "0x0000030C"
  [[register.field]]
    name = "INT_MASK_4"
    bits = "31:0"
    type = "ro"
[[register]]
  name = "INT_EN_4"
  type = "wo"
  width = 32
  description = "Interrupt Enable/Unmask (GPIO Bank4, EMIO Bank1)"
  default = "0x00000000"
  offset = "0x00000310"
  [[register.field]]
    name = "INT_ENABLE_4"
    bits = "31:0"
    type = "wo"
[[register]]
  name = "INT_DIS_4"
  type = "wo"
  width = 32
  description = "Interrupt Disable/Mask (GPIO Bank4, EMIO Bank1)"
  default = "0x00000000"
  offset = "0x00000314"
  [[register.field]]
    name = "INT_DISABLE_4"
    bits = "31:0"
    type = "wo"
[[register]]
  name = "INT_STAT_4"
  type = "wtc"
  width = 32
  description = "Interrupt Status (GPIO Bank4, EMIO Bank1)"
  default = "0x00000000"
  offset = "0x00000318"
  [[register.field]]
    name = "INT_STATUS_4"
    bits = "31:0"
    type = "wtc"
[[register]]
  name = "INT_TYPE_4"
  type = "rw"
  width = 32
  description = "Interrupt Type (GPIO Bank4, EMIO Bank1)"
  default = "0xFFFFFFFF"
  offset = "0x0000031C"
  [[register.field]]
    name = "INT_TYPE_4"
    bits = "31:0"
    type = "rw"
[[register]]
  name = "INT_POLARITY_4"
  type = "rw"
  width = 32
  description = "Interrupt Polarity (GPIO Bank4, EMIO Bank1)"
  default = "0x00000000"
  offset = "0x00000320"
  [[register.field]]
    name = "INT_POL_4"
    bits = "31:0"
    type = "rw"
[[register]]
  name = "INT_ANY_4"
  type = "rw"
  width = 32
  description = "Interrupt Any Edge Sensitive (GPIO Bank4, EMIO Bank1)"
  default = "0x00000000"
  offset = "0x00000324"
  [[register.field]]
    name = "INT_ON_ANY_4"
    bits = "31:0"
    type = "rw"
[[register]]
  name = "DIRM_5"
  type = "rw"
  width = 32
  description = "Direction mode (GPIO Bank5, EMIO Bank2)"
  default = "0x00000000"
  offset = "0x00000344"
  [[register.field]]
    name = "DIRECTION_5"
    bits = "31:0"
    type = "rw"
[[register]]
  name = "OEN_5"
  type = "rw"
  width = 32
  description = "Output enable (GPIO Bank5, EMIO Bank2)"
  default = "0x00000000"
  offset = "0x00000348"
  [[register.field]]
    name = "OP_ENABLE_5"
    bits = "31:0"
    type = "rw"
[[register]]
  name = "INT_MASK_5"
  type = "ro"
  width = 32
  description = "Interrupt Mask Status (GPIO Bank5, EMIO Bank2)"
  default = "0xFFFFFFFF"
  offset = "0x0000034C"
  [[register.field]]
    name = "INT_MASK_5"
    bits = "31:0"
    type = "ro"
[[register]]
  name = "INT_EN_5"
  type = "wo"
  width = 32
  description = "Interrupt Enable/Unmask (GPIO Bank5, EMIO Bank2)"
  default = "0x00000000"
  offset = "0x00000350"
  [[register.field]]
    name = "INT_ENABLE_5"
    bits = "31:0"
    type = "wo"
[[register]]
  name = "INT_DIS_5"
  type = "wo"
  width = 32
  description = "Interrupt Disable/Mask (GPIO Bank5, EMIO Bank2)"
  default = "0x00000000"
  offset = "0x00000354"
  [[register.field]]
    name = "INT_DISABLE_5"
    bits = "31:0"
    type = "wo"
[[register]]
  name = "INT_STAT_5"
  type = "wtc"
  width = 32
  description = "Interrupt Status (GPIO Bank5, EMIO Bank2)"
  default = "0x00000000"
  offset = "0x00000358"
  [[register.field]]
    name = "INT_STATUS_5"
    bits = "31:0"
    type = "wtc"
[[register]]
  name = "INT_TYPE_5"
  type = "rw"
  width = 32
  description = "Interrupt Type (GPIO Bank5, EMIO Bank2)"
  default = "0xFFFFFFFF"
  offset = "0x0000035C"
  [[register.field]]
    name = "INT_TYPE_5"
    bits = "31:0"
    type = "rw"
[[register]]
  name = "INT_POLARITY_5"
  type = "rw"
  width = 32
  description = "Interrupt Polarity (GPIO Bank5, EMIO Bank2)"
  default = "0x00000000"
  offset = "0x00000360"
  [[register.field]]
    name = "INT_POL_5"
    bits = "31:0"
    type = "rw"
[[register]]
  name = "INT_ANY_5"
  type = "rw"
  width = 32
  description = "Interrupt Any Edge Sensitive (GPIO Bank5, EMIO Bank2)"
  default = "0x00000000"
  offset = "0x00000364"
  [[register.field]]
    name = "INT_ON_ANY_5"
    bits = "31:0"
    type = "rw"
