# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../lab1_dec3x8.srcs/sources_1/new/dec3x8_dataflow.vhd" \
"../../../../lab1_dec3x8.srcs/sim_1/new/dec3x8_dataflow_tb.vhd" \

# Do not sort compile order
nosort
