{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1672656548573 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 21.1.1 Build 850 06/23/2022 SJ Standard Edition " "Version 21.1.1 Build 850 06/23/2022 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1672656548573 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Jan  2 17:49:08 2023 " "Processing started: Mon Jan  2 17:49:08 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1672656548573 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1672656548573 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off ecc_top -c ecc_top " "Command: quartus_map --read_settings_files=on --write_settings_files=off ecc_top -c ecc_top" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1672656548573 ""}
{ "Info" "IQCU_OPT_MODE_DESCRIPTION" "Aggressive Performance timing performance increased logic area and compilation time " "Aggressive Performance optimization mode selected -- timing performance will be prioritized at the potential cost of increased logic area and compilation time" {  } {  } 0 16303 "%1!s! optimization mode selected -- %2!s! will be prioritized at the potential cost of %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1672656548919 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1672656549023 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 16 " "Parallel compilation is enabled and will use 16 of the 16 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1672656549023 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/brent_kung_adder258.v 7 7 " "Found 7 design units, including 7 entities, in source file rtl/brent_kung_adder258.v" { { "Info" "ISGN_ENTITY_NAME" "1 brent_kung_adder258 " "Found entity 1: brent_kung_adder258" {  } { { "rtl/brent_kung_adder258.v" "" { Text "D:/Paper/ECC Revised/eccrevised/mdsim/qtus_ecc_5/rtl/brent_kung_adder258.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1672656554266 ""} { "Info" "ISGN_ENTITY_NAME" "2 parallel_prefix_tree_first_half258 " "Found entity 2: parallel_prefix_tree_first_half258" {  } { { "rtl/brent_kung_adder258.v" "" { Text "D:/Paper/ECC Revised/eccrevised/mdsim/qtus_ecc_5/rtl/brent_kung_adder258.v" 47 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1672656554266 ""} { "Info" "ISGN_ENTITY_NAME" "3 parallel_prefix_tree_second_half258 " "Found entity 3: parallel_prefix_tree_second_half258" {  } { { "rtl/brent_kung_adder258.v" "" { Text "D:/Paper/ECC Revised/eccrevised/mdsim/qtus_ecc_5/rtl/brent_kung_adder258.v" 83 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1672656554266 ""} { "Info" "ISGN_ENTITY_NAME" "4 group_q_generation258 " "Found entity 4: group_q_generation258" {  } { { "rtl/brent_kung_adder258.v" "" { Text "D:/Paper/ECC Revised/eccrevised/mdsim/qtus_ecc_5/rtl/brent_kung_adder258.v" 119 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1672656554266 ""} { "Info" "ISGN_ENTITY_NAME" "5 cin_generation_logic258 " "Found entity 5: cin_generation_logic258" {  } { { "rtl/brent_kung_adder258.v" "" { Text "D:/Paper/ECC Revised/eccrevised/mdsim/qtus_ecc_5/rtl/brent_kung_adder258.v" 166 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1672656554266 ""} { "Info" "ISGN_ENTITY_NAME" "6 prefix_logic258 " "Found entity 6: prefix_logic258" {  } { { "rtl/brent_kung_adder258.v" "" { Text "D:/Paper/ECC Revised/eccrevised/mdsim/qtus_ecc_5/rtl/brent_kung_adder258.v" 177 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1672656554266 ""} { "Info" "ISGN_ENTITY_NAME" "7 FA_CLA_prefix258 " "Found entity 7: FA_CLA_prefix258" {  } { { "rtl/brent_kung_adder258.v" "" { Text "D:/Paper/ECC Revised/eccrevised/mdsim/qtus_ecc_5/rtl/brent_kung_adder258.v" 189 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1672656554266 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1672656554266 ""}
{ "Warning" "WVRFX_L2_VERI_MACRO_REDEFINITION" "INPUTSIZE rtl/brent_kung_adder258.v 2 brent_kung_adder257.v(2) " "Verilog HDL macro warning at brent_kung_adder257.v(2): overriding existing definition for macro \"INPUTSIZE\", which was defined in \"rtl/brent_kung_adder258.v\", line 2" {  } { { "rtl/brent_kung_adder257.v" "" { Text "D:/Paper/ECC Revised/eccrevised/mdsim/qtus_ecc_5/rtl/brent_kung_adder257.v" 2 0 0 } }  } 0 10274 "Verilog HDL macro warning at %4!s!: overriding existing definition for macro \"%1!s!\", which was defined in \"%2!s!\", line %3!d!" 0 0 "Analysis & Synthesis" 0 -1 1672656554267 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/brent_kung_adder257.v 7 7 " "Found 7 design units, including 7 entities, in source file rtl/brent_kung_adder257.v" { { "Info" "ISGN_ENTITY_NAME" "1 brent_kung_adder257 " "Found entity 1: brent_kung_adder257" {  } { { "rtl/brent_kung_adder257.v" "" { Text "D:/Paper/ECC Revised/eccrevised/mdsim/qtus_ecc_5/rtl/brent_kung_adder257.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1672656554268 ""} { "Info" "ISGN_ENTITY_NAME" "2 parallel_prefix_tree_first_half " "Found entity 2: parallel_prefix_tree_first_half" {  } { { "rtl/brent_kung_adder257.v" "" { Text "D:/Paper/ECC Revised/eccrevised/mdsim/qtus_ecc_5/rtl/brent_kung_adder257.v" 47 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1672656554268 ""} { "Info" "ISGN_ENTITY_NAME" "3 parallel_prefix_tree_second_half " "Found entity 3: parallel_prefix_tree_second_half" {  } { { "rtl/brent_kung_adder257.v" "" { Text "D:/Paper/ECC Revised/eccrevised/mdsim/qtus_ecc_5/rtl/brent_kung_adder257.v" 83 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1672656554268 ""} { "Info" "ISGN_ENTITY_NAME" "4 group_q_generation " "Found entity 4: group_q_generation" {  } { { "rtl/brent_kung_adder257.v" "" { Text "D:/Paper/ECC Revised/eccrevised/mdsim/qtus_ecc_5/rtl/brent_kung_adder257.v" 119 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1672656554268 ""} { "Info" "ISGN_ENTITY_NAME" "5 cin_generation_logic " "Found entity 5: cin_generation_logic" {  } { { "rtl/brent_kung_adder257.v" "" { Text "D:/Paper/ECC Revised/eccrevised/mdsim/qtus_ecc_5/rtl/brent_kung_adder257.v" 166 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1672656554268 ""} { "Info" "ISGN_ENTITY_NAME" "6 prefix_logic " "Found entity 6: prefix_logic" {  } { { "rtl/brent_kung_adder257.v" "" { Text "D:/Paper/ECC Revised/eccrevised/mdsim/qtus_ecc_5/rtl/brent_kung_adder257.v" 177 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1672656554268 ""} { "Info" "ISGN_ENTITY_NAME" "7 FA_CLA_prefix " "Found entity 7: FA_CLA_prefix" {  } { { "rtl/brent_kung_adder257.v" "" { Text "D:/Paper/ECC Revised/eccrevised/mdsim/qtus_ecc_5/rtl/brent_kung_adder257.v" 189 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1672656554268 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1672656554268 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/rtldbgsipo1.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/rtldbgsipo1.v" { { "Info" "ISGN_ENTITY_NAME" "1 rtldbgsipo1 " "Found entity 1: rtldbgsipo1" {  } { { "rtl/rtldbgsipo1.v" "" { Text "D:/Paper/ECC Revised/eccrevised/mdsim/qtus_ecc_5/rtl/rtldbgsipo1.v" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1672656554269 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1672656554269 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/rsinv.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/rsinv.v" { { "Info" "ISGN_ENTITY_NAME" "1 rsinv " "Found entity 1: rsinv" {  } { { "rtl/rsinv.v" "" { Text "D:/Paper/ECC Revised/eccrevised/mdsim/qtus_ecc_5/rtl/rsinv.v" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1672656554271 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1672656554271 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/mux_xx1.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/mux_xx1.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux_xx1 " "Found entity 1: mux_xx1" {  } { { "rtl/mux_xx1.v" "" { Text "D:/Paper/ECC Revised/eccrevised/mdsim/qtus_ecc_5/rtl/mux_xx1.v" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1672656554272 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1672656554272 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/montprowrap.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/montprowrap.v" { { "Info" "ISGN_ENTITY_NAME" "1 montprowrap " "Found entity 1: montprowrap" {  } { { "rtl/montprowrap.v" "" { Text "D:/Paper/ECC Revised/eccrevised/mdsim/qtus_ecc_5/rtl/montprowrap.v" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1672656554273 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1672656554273 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/montpro.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/montpro.v" { { "Info" "ISGN_ENTITY_NAME" "1 montpro " "Found entity 1: montpro" {  } { { "rtl/montpro.v" "" { Text "D:/Paper/ECC Revised/eccrevised/mdsim/qtus_ecc_5/rtl/montpro.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1672656554273 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1672656554273 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/montinvp2.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/montinvp2.v" { { "Info" "ISGN_ENTITY_NAME" "1 montinvp2 " "Found entity 1: montinvp2" {  } { { "rtl/montinvp2.v" "" { Text "D:/Paper/ECC Revised/eccrevised/mdsim/qtus_ecc_5/rtl/montinvp2.v" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1672656554274 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1672656554274 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/montinvp1.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/montinvp1.v" { { "Info" "ISGN_ENTITY_NAME" "1 montinvp1 " "Found entity 1: montinvp1" {  } { { "rtl/montinvp1.v" "" { Text "D:/Paper/ECC Revised/eccrevised/mdsim/qtus_ecc_5/rtl/montinvp1.v" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1672656554275 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1672656554275 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/montinv.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/montinv.v" { { "Info" "ISGN_ENTITY_NAME" "1 montinv " "Found entity 1: montinv" {  } { { "rtl/montinv.v" "" { Text "D:/Paper/ECC Revised/eccrevised/mdsim/qtus_ecc_5/rtl/montinv.v" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1672656554276 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1672656554276 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/montexp.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/montexp.v" { { "Info" "ISGN_ENTITY_NAME" "1 montexp " "Found entity 1: montexp" {  } { { "rtl/montexp.v" "" { Text "D:/Paper/ECC Revised/eccrevised/mdsim/qtus_ecc_5/rtl/montexp.v" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1672656554278 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1672656554278 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/modfa.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/modfa.v" { { "Info" "ISGN_ENTITY_NAME" "1 modfa " "Found entity 1: modfa" {  } { { "rtl/modfa.v" "" { Text "D:/Paper/ECC Revised/eccrevised/mdsim/qtus_ecc_5/rtl/modfa.v" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1672656554279 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1672656554279 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/mainctrl.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/mainctrl.v" { { "Info" "ISGN_ENTITY_NAME" "1 mainctrl " "Found entity 1: mainctrl" {  } { { "rtl/mainctrl.v" "" { Text "D:/Paper/ECC Revised/eccrevised/mdsim/qtus_ecc_5/rtl/mainctrl.v" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1672656554280 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1672656554280 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/lv_rd256wrap.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/lv_rd256wrap.v" { { "Info" "ISGN_ENTITY_NAME" "1 lv_rd256wrap " "Found entity 1: lv_rd256wrap" {  } { { "rtl/lv_rd256wrap.v" "" { Text "D:/Paper/ECC Revised/eccrevised/mdsim/qtus_ecc_5/rtl/lv_rd256wrap.v" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1672656554282 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1672656554282 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/full_sub.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/full_sub.v" { { "Info" "ISGN_ENTITY_NAME" "1 full_sub " "Found entity 1: full_sub" {  } { { "rtl/full_sub.v" "" { Text "D:/Paper/ECC Revised/eccrevised/mdsim/qtus_ecc_5/rtl/full_sub.v" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1672656554283 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1672656554283 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/full_adder.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/full_adder.v" { { "Info" "ISGN_ENTITY_NAME" "1 full_adder " "Found entity 1: full_adder" {  } { { "rtl/full_adder.v" "" { Text "D:/Paper/ECC Revised/eccrevised/mdsim/qtus_ecc_5/rtl/full_adder.v" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1672656554284 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1672656554284 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/ffxkclkx.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/ffxkclkx.v" { { "Info" "ISGN_ENTITY_NAME" "1 ffxkclkx " "Found entity 1: ffxkclkx" {  } { { "rtl/ffxkclkx.v" "" { Text "D:/Paper/ECC Revised/eccrevised/mdsim/qtus_ecc_5/rtl/ffxkclkx.v" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1672656554285 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1672656554285 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/ffxkclk.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/ffxkclk.v" { { "Info" "ISGN_ENTITY_NAME" "1 ffxkclk " "Found entity 1: ffxkclk" {  } { { "rtl/ffxkclk.v" "" { Text "D:/Paper/ECC Revised/eccrevised/mdsim/qtus_ecc_5/rtl/ffxkclk.v" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1672656554286 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1672656554286 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/fflopx.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/fflopx.v" { { "Info" "ISGN_ENTITY_NAME" "1 fflopx " "Found entity 1: fflopx" {  } { { "rtl/fflopx.v" "" { Text "D:/Paper/ECC Revised/eccrevised/mdsim/qtus_ecc_5/rtl/fflopx.v" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1672656554287 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1672656554287 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/fflopknx.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/fflopknx.v" { { "Info" "ISGN_ENTITY_NAME" "1 fflopknx " "Found entity 1: fflopknx" {  } { { "rtl/fflopknx.v" "" { Text "D:/Paper/ECC Revised/eccrevised/mdsim/qtus_ecc_5/rtl/fflopknx.v" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1672656554288 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1672656554288 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/ecc_top.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/ecc_top.v" { { "Info" "ISGN_ENTITY_NAME" "1 ecc_top " "Found entity 1: ecc_top" {  } { { "rtl/ecc_top.v" "" { Text "D:/Paper/ECC Revised/eccrevised/mdsim/qtus_ecc_5/rtl/ecc_top.v" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1672656554289 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1672656554289 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/ecc_core.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/ecc_core.v" { { "Info" "ISGN_ENTITY_NAME" "1 ecc_core " "Found entity 1: ecc_core" {  } { { "rtl/ecc_core.v" "" { Text "D:/Paper/ECC Revised/eccrevised/mdsim/qtus_ecc_5/rtl/ecc_core.v" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1672656554290 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1672656554290 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/e_ppn_wrap_add_sub.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/e_ppn_wrap_add_sub.v" { { "Info" "ISGN_ENTITY_NAME" "1 e_ppn_wrap_add_sub " "Found entity 1: e_ppn_wrap_add_sub" {  } { { "rtl/e_ppn_wrap_add_sub.v" "" { Text "D:/Paper/ECC Revised/eccrevised/mdsim/qtus_ecc_5/rtl/e_ppn_wrap_add_sub.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1672656554291 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1672656554291 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/e_ppn_add_cell.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/e_ppn_add_cell.v" { { "Info" "ISGN_ENTITY_NAME" "1 e_ppn_add_cell " "Found entity 1: e_ppn_add_cell" {  } { { "rtl/e_ppn_add_cell.v" "" { Text "D:/Paper/ECC Revised/eccrevised/mdsim/qtus_ecc_5/rtl/e_ppn_add_cell.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1672656554292 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1672656554292 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/e_ppn_add.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/e_ppn_add.v" { { "Info" "ISGN_ENTITY_NAME" "1 e_ppn_add " "Found entity 1: e_ppn_add" {  } { { "rtl/e_ppn_add.v" "" { Text "D:/Paper/ECC Revised/eccrevised/mdsim/qtus_ecc_5/rtl/e_ppn_add.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1672656554293 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1672656554293 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/e_mod_inv_control.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/e_mod_inv_control.v" { { "Info" "ISGN_ENTITY_NAME" "1 e_mod_inv_control " "Found entity 1: e_mod_inv_control" {  } { { "rtl/e_mod_inv_control.v" "" { Text "D:/Paper/ECC Revised/eccrevised/mdsim/qtus_ecc_5/rtl/e_mod_inv_control.v" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1672656554296 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1672656554296 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/e_mod_inv.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/e_mod_inv.v" { { "Info" "ISGN_ENTITY_NAME" "1 e_mod_inv " "Found entity 1: e_mod_inv" {  } { { "rtl/e_mod_inv.v" "" { Text "D:/Paper/ECC Revised/eccrevised/mdsim/qtus_ecc_5/rtl/e_mod_inv.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1672656554299 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1672656554299 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/e_mod_add.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/e_mod_add.v" { { "Info" "ISGN_ENTITY_NAME" "1 e_mod_add " "Found entity 1: e_mod_add" {  } { { "rtl/e_mod_add.v" "" { Text "D:/Paper/ECC Revised/eccrevised/mdsim/qtus_ecc_5/rtl/e_mod_add.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1672656554305 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1672656554305 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/cswap.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/cswap.v" { { "Info" "ISGN_ENTITY_NAME" "1 cswap " "Found entity 1: cswap" {  } { { "rtl/cswap.v" "" { Text "D:/Paper/ECC Revised/eccrevised/mdsim/qtus_ecc_5/rtl/cswap.v" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1672656554307 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1672656554307 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/complement_2.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/complement_2.v" { { "Info" "ISGN_ENTITY_NAME" "1 complement_2 " "Found entity 1: complement_2" {  } { { "rtl/complement_2.v" "" { Text "D:/Paper/ECC Revised/eccrevised/mdsim/qtus_ecc_5/rtl/complement_2.v" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1672656554308 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1672656554308 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/cla.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/cla.v" { { "Info" "ISGN_ENTITY_NAME" "1 cla " "Found entity 1: cla" {  } { { "rtl/cla.v" "" { Text "D:/Paper/ECC Revised/eccrevised/mdsim/qtus_ecc_5/rtl/cla.v" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1672656554309 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1672656554309 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/auc_wrap.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/auc_wrap.v" { { "Info" "ISGN_ENTITY_NAME" "1 auc_wrap " "Found entity 1: auc_wrap" {  } { { "rtl/auc_wrap.v" "" { Text "D:/Paper/ECC Revised/eccrevised/mdsim/qtus_ecc_5/rtl/auc_wrap.v" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1672656554310 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1672656554310 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/auc_wmul_pre.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/auc_wmul_pre.v" { { "Info" "ISGN_ENTITY_NAME" "1 auc_wmul_pre " "Found entity 1: auc_wmul_pre" {  } { { "rtl/auc_wmul_pre.v" "" { Text "D:/Paper/ECC Revised/eccrevised/mdsim/qtus_ecc_5/rtl/auc_wmul_pre.v" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1672656554311 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1672656554311 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/auc_wmul_main.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/auc_wmul_main.v" { { "Info" "ISGN_ENTITY_NAME" "1 auc_wmul_main " "Found entity 1: auc_wmul_main" {  } { { "rtl/auc_wmul_main.v" "" { Text "D:/Paper/ECC Revised/eccrevised/mdsim/qtus_ecc_5/rtl/auc_wmul_main.v" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1672656554313 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1672656554313 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/auc_wmul_decoder.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/auc_wmul_decoder.v" { { "Info" "ISGN_ENTITY_NAME" "1 auc_wmul_decoder " "Found entity 1: auc_wmul_decoder" {  } { { "rtl/auc_wmul_decoder.v" "" { Text "D:/Paper/ECC Revised/eccrevised/mdsim/qtus_ecc_5/rtl/auc_wmul_decoder.v" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1672656554314 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1672656554314 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/auc_wmul_dbl.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/auc_wmul_dbl.v" { { "Info" "ISGN_ENTITY_NAME" "1 auc_wmul_dbl " "Found entity 1: auc_wmul_dbl" {  } { { "rtl/auc_wmul_dbl.v" "" { Text "D:/Paper/ECC Revised/eccrevised/mdsim/qtus_ecc_5/rtl/auc_wmul_dbl.v" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1672656554315 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1672656554315 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/auc_wmul_conv.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/auc_wmul_conv.v" { { "Info" "ISGN_ENTITY_NAME" "1 auc_wmul_conv " "Found entity 1: auc_wmul_conv" {  } { { "rtl/auc_wmul_conv.v" "" { Text "D:/Paper/ECC Revised/eccrevised/mdsim/qtus_ecc_5/rtl/auc_wmul_conv.v" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1672656554316 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1672656554316 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/auc_wmul_add.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/auc_wmul_add.v" { { "Info" "ISGN_ENTITY_NAME" "1 auc_wmul_add " "Found entity 1: auc_wmul_add" {  } { { "rtl/auc_wmul_add.v" "" { Text "D:/Paper/ECC Revised/eccrevised/mdsim/qtus_ecc_5/rtl/auc_wmul_add.v" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1672656554318 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1672656554318 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/auc_wmul.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/auc_wmul.v" { { "Info" "ISGN_ENTITY_NAME" "1 auc_wmul " "Found entity 1: auc_wmul" {  } { { "rtl/auc_wmul.v" "" { Text "D:/Paper/ECC Revised/eccrevised/mdsim/qtus_ecc_5/rtl/auc_wmul.v" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1672656554320 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1672656554320 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/auc_rand_wrap.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/auc_rand_wrap.v" { { "Info" "ISGN_ENTITY_NAME" "1 auc_rand_wrap " "Found entity 1: auc_rand_wrap" {  } { { "rtl/auc_rand_wrap.v" "" { Text "D:/Paper/ECC Revised/eccrevised/mdsim/qtus_ecc_5/rtl/auc_rand_wrap.v" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1672656554321 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1672656554321 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/auc_rand.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/auc_rand.v" { { "Info" "ISGN_ENTITY_NAME" "1 auc_rand " "Found entity 1: auc_rand" {  } { { "rtl/auc_rand.v" "" { Text "D:/Paper/ECC Revised/eccrevised/mdsim/qtus_ecc_5/rtl/auc_rand.v" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1672656554322 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1672656554322 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/auc_naf.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/auc_naf.v" { { "Info" "ISGN_ENTITY_NAME" "1 auc_naf " "Found entity 1: auc_naf" {  } { { "rtl/auc_naf.v" "" { Text "D:/Paper/ECC Revised/eccrevised/mdsim/qtus_ecc_5/rtl/auc_naf.v" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1672656554323 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1672656554323 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/auc_mmulinit.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/auc_mmulinit.v" { { "Info" "ISGN_ENTITY_NAME" "1 auc_mmulinit " "Found entity 1: auc_mmulinit" {  } { { "rtl/auc_mmulinit.v" "" { Text "D:/Paper/ECC Revised/eccrevised/mdsim/qtus_ecc_5/rtl/auc_mmulinit.v" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1672656554325 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1672656554325 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/auc_mmulfinal.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/auc_mmulfinal.v" { { "Info" "ISGN_ENTITY_NAME" "1 auc_mmulfinal " "Found entity 1: auc_mmulfinal" {  } { { "rtl/auc_mmulfinal.v" "" { Text "D:/Paper/ECC Revised/eccrevised/mdsim/qtus_ecc_5/rtl/auc_mmulfinal.v" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1672656554326 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1672656554326 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/auc_mmulcomp.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/auc_mmulcomp.v" { { "Info" "ISGN_ENTITY_NAME" "1 auc_mmulcomp " "Found entity 1: auc_mmulcomp" {  } { { "rtl/auc_mmulcomp.v" "" { Text "D:/Paper/ECC Revised/eccrevised/mdsim/qtus_ecc_5/rtl/auc_mmulcomp.v" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1672656554328 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1672656554328 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/auc_mmul.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/auc_mmul.v" { { "Info" "ISGN_ENTITY_NAME" "1 auc_mmul " "Found entity 1: auc_mmul" {  } { { "rtl/auc_mmul.v" "" { Text "D:/Paper/ECC Revised/eccrevised/mdsim/qtus_ecc_5/rtl/auc_mmul.v" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1672656554330 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1672656554330 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/auc_decoder.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/auc_decoder.v" { { "Info" "ISGN_ENTITY_NAME" "1 auc_decoder " "Found entity 1: auc_decoder" {  } { { "rtl/auc_decoder.v" "" { Text "D:/Paper/ECC Revised/eccrevised/mdsim/qtus_ecc_5/rtl/auc_decoder.v" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1672656554331 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1672656554331 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/aluwrap.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/aluwrap.v" { { "Info" "ISGN_ENTITY_NAME" "1 aluwrap " "Found entity 1: aluwrap" {  } { { "rtl/aluwrap.v" "" { Text "D:/Paper/ECC Revised/eccrevised/mdsim/qtus_ecc_5/rtl/aluwrap.v" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1672656554336 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1672656554336 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/alram113x.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/alram113x.v" { { "Info" "ISGN_ENTITY_NAME" "1 alram113x " "Found entity 1: alram113x" {  } { { "rtl/alram113x.v" "" { Text "D:/Paper/ECC Revised/eccrevised/mdsim/qtus_ecc_5/rtl/alram113x.v" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1672656554337 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1672656554337 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/alram112x.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/alram112x.v" { { "Info" "ISGN_ENTITY_NAME" "1 alram112x " "Found entity 1: alram112x" {  } { { "rtl/alram112x.v" "" { Text "D:/Paper/ECC Revised/eccrevised/mdsim/qtus_ecc_5/rtl/alram112x.v" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1672656554338 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1672656554338 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "mprs aluwrap.v(236) " "Verilog HDL Implicit Net warning at aluwrap.v(236): created implicit net for \"mprs\"" {  } { { "rtl/aluwrap.v" "" { Text "D:/Paper/ECC Revised/eccrevised/mdsim/qtus_ecc_5/rtl/aluwrap.v" 236 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1672656554338 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "mpvld aluwrap.v(237) " "Verilog HDL Implicit Net warning at aluwrap.v(237): created implicit net for \"mpvld\"" {  } { { "rtl/aluwrap.v" "" { Text "D:/Paper/ECC Revised/eccrevised/mdsim/qtus_ecc_5/rtl/aluwrap.v" 237 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1672656554338 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "e_ppn_wrap_add_sub e_ppn_wrap_add_sub.v(51) " "Verilog HDL Parameter Declaration warning at e_ppn_wrap_add_sub.v(51): Parameter Declaration in module \"e_ppn_wrap_add_sub\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "rtl/e_ppn_wrap_add_sub.v" "" { Text "D:/Paper/ECC Revised/eccrevised/mdsim/qtus_ecc_5/rtl/e_ppn_wrap_add_sub.v" 51 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1672656554355 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "e_ppn_wrap_add_sub e_ppn_wrap_add_sub.v(52) " "Verilog HDL Parameter Declaration warning at e_ppn_wrap_add_sub.v(52): Parameter Declaration in module \"e_ppn_wrap_add_sub\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "rtl/e_ppn_wrap_add_sub.v" "" { Text "D:/Paper/ECC Revised/eccrevised/mdsim/qtus_ecc_5/rtl/e_ppn_wrap_add_sub.v" 52 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1672656554355 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "e_ppn_wrap_add_sub e_ppn_wrap_add_sub.v(53) " "Verilog HDL Parameter Declaration warning at e_ppn_wrap_add_sub.v(53): Parameter Declaration in module \"e_ppn_wrap_add_sub\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "rtl/e_ppn_wrap_add_sub.v" "" { Text "D:/Paper/ECC Revised/eccrevised/mdsim/qtus_ecc_5/rtl/e_ppn_wrap_add_sub.v" 53 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1672656554355 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "e_mod_inv_control e_mod_inv_control.v(83) " "Verilog HDL Parameter Declaration warning at e_mod_inv_control.v(83): Parameter Declaration in module \"e_mod_inv_control\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "rtl/e_mod_inv_control.v" "" { Text "D:/Paper/ECC Revised/eccrevised/mdsim/qtus_ecc_5/rtl/e_mod_inv_control.v" 83 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1672656554355 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "e_mod_inv_control e_mod_inv_control.v(84) " "Verilog HDL Parameter Declaration warning at e_mod_inv_control.v(84): Parameter Declaration in module \"e_mod_inv_control\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "rtl/e_mod_inv_control.v" "" { Text "D:/Paper/ECC Revised/eccrevised/mdsim/qtus_ecc_5/rtl/e_mod_inv_control.v" 84 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1672656554355 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "e_mod_inv_control e_mod_inv_control.v(85) " "Verilog HDL Parameter Declaration warning at e_mod_inv_control.v(85): Parameter Declaration in module \"e_mod_inv_control\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "rtl/e_mod_inv_control.v" "" { Text "D:/Paper/ECC Revised/eccrevised/mdsim/qtus_ecc_5/rtl/e_mod_inv_control.v" 85 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1672656554356 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "e_mod_inv_control e_mod_inv_control.v(86) " "Verilog HDL Parameter Declaration warning at e_mod_inv_control.v(86): Parameter Declaration in module \"e_mod_inv_control\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "rtl/e_mod_inv_control.v" "" { Text "D:/Paper/ECC Revised/eccrevised/mdsim/qtus_ecc_5/rtl/e_mod_inv_control.v" 86 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1672656554356 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "e_mod_inv_control e_mod_inv_control.v(87) " "Verilog HDL Parameter Declaration warning at e_mod_inv_control.v(87): Parameter Declaration in module \"e_mod_inv_control\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "rtl/e_mod_inv_control.v" "" { Text "D:/Paper/ECC Revised/eccrevised/mdsim/qtus_ecc_5/rtl/e_mod_inv_control.v" 87 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1672656554356 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "e_mod_inv_control e_mod_inv_control.v(88) " "Verilog HDL Parameter Declaration warning at e_mod_inv_control.v(88): Parameter Declaration in module \"e_mod_inv_control\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "rtl/e_mod_inv_control.v" "" { Text "D:/Paper/ECC Revised/eccrevised/mdsim/qtus_ecc_5/rtl/e_mod_inv_control.v" 88 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1672656554356 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "e_mod_inv_control e_mod_inv_control.v(89) " "Verilog HDL Parameter Declaration warning at e_mod_inv_control.v(89): Parameter Declaration in module \"e_mod_inv_control\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "rtl/e_mod_inv_control.v" "" { Text "D:/Paper/ECC Revised/eccrevised/mdsim/qtus_ecc_5/rtl/e_mod_inv_control.v" 89 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1672656554356 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "e_mod_inv_control e_mod_inv_control.v(90) " "Verilog HDL Parameter Declaration warning at e_mod_inv_control.v(90): Parameter Declaration in module \"e_mod_inv_control\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "rtl/e_mod_inv_control.v" "" { Text "D:/Paper/ECC Revised/eccrevised/mdsim/qtus_ecc_5/rtl/e_mod_inv_control.v" 90 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1672656554356 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "e_mod_inv_control e_mod_inv_control.v(91) " "Verilog HDL Parameter Declaration warning at e_mod_inv_control.v(91): Parameter Declaration in module \"e_mod_inv_control\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "rtl/e_mod_inv_control.v" "" { Text "D:/Paper/ECC Revised/eccrevised/mdsim/qtus_ecc_5/rtl/e_mod_inv_control.v" 91 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1672656554356 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "e_mod_inv_control e_mod_inv_control.v(92) " "Verilog HDL Parameter Declaration warning at e_mod_inv_control.v(92): Parameter Declaration in module \"e_mod_inv_control\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "rtl/e_mod_inv_control.v" "" { Text "D:/Paper/ECC Revised/eccrevised/mdsim/qtus_ecc_5/rtl/e_mod_inv_control.v" 92 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1672656554356 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "e_mod_inv_control e_mod_inv_control.v(93) " "Verilog HDL Parameter Declaration warning at e_mod_inv_control.v(93): Parameter Declaration in module \"e_mod_inv_control\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "rtl/e_mod_inv_control.v" "" { Text "D:/Paper/ECC Revised/eccrevised/mdsim/qtus_ecc_5/rtl/e_mod_inv_control.v" 93 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1672656554356 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "e_mod_inv_control e_mod_inv_control.v(94) " "Verilog HDL Parameter Declaration warning at e_mod_inv_control.v(94): Parameter Declaration in module \"e_mod_inv_control\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "rtl/e_mod_inv_control.v" "" { Text "D:/Paper/ECC Revised/eccrevised/mdsim/qtus_ecc_5/rtl/e_mod_inv_control.v" 94 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1672656554356 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "e_mod_inv_control e_mod_inv_control.v(95) " "Verilog HDL Parameter Declaration warning at e_mod_inv_control.v(95): Parameter Declaration in module \"e_mod_inv_control\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "rtl/e_mod_inv_control.v" "" { Text "D:/Paper/ECC Revised/eccrevised/mdsim/qtus_ecc_5/rtl/e_mod_inv_control.v" 95 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1672656554356 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "e_mod_inv_control e_mod_inv_control.v(96) " "Verilog HDL Parameter Declaration warning at e_mod_inv_control.v(96): Parameter Declaration in module \"e_mod_inv_control\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "rtl/e_mod_inv_control.v" "" { Text "D:/Paper/ECC Revised/eccrevised/mdsim/qtus_ecc_5/rtl/e_mod_inv_control.v" 96 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1672656554356 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "e_mod_inv_control e_mod_inv_control.v(97) " "Verilog HDL Parameter Declaration warning at e_mod_inv_control.v(97): Parameter Declaration in module \"e_mod_inv_control\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "rtl/e_mod_inv_control.v" "" { Text "D:/Paper/ECC Revised/eccrevised/mdsim/qtus_ecc_5/rtl/e_mod_inv_control.v" 97 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1672656554356 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "ecc_top " "Elaborating entity \"ecc_top\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1672656554455 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ffxkclkx ffxkclkx:iffxkclkx1 " "Elaborating entity \"ffxkclkx\" for hierarchy \"ffxkclkx:iffxkclkx1\"" {  } { { "rtl/ecc_top.v" "iffxkclkx1" { Text "D:/Paper/ECC Revised/eccrevised/mdsim/qtus_ecc_5/rtl/ecc_top.v" 73 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1672656554459 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ffxkclk ffxkclkx:iffxkclkx1\|ffxkclk:i_bit\[0\].flxodat " "Elaborating entity \"ffxkclk\" for hierarchy \"ffxkclkx:iffxkclkx1\|ffxkclk:i_bit\[0\].flxodat\"" {  } { { "rtl/ffxkclkx.v" "i_bit\[0\].flxodat" { Text "D:/Paper/ECC Revised/eccrevised/mdsim/qtus_ecc_5/rtl/ffxkclkx.v" 45 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1672656554459 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ffxkclkx ffxkclkx:iffxkclkx2 " "Elaborating entity \"ffxkclkx\" for hierarchy \"ffxkclkx:iffxkclkx2\"" {  } { { "rtl/ecc_top.v" "iffxkclkx2" { Text "D:/Paper/ECC Revised/eccrevised/mdsim/qtus_ecc_5/rtl/ecc_top.v" 74 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1672656554460 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ffxkclkx ffxkclkx:iffxkclkx5 " "Elaborating entity \"ffxkclkx\" for hierarchy \"ffxkclkx:iffxkclkx5\"" {  } { { "rtl/ecc_top.v" "iffxkclkx5" { Text "D:/Paper/ECC Revised/eccrevised/mdsim/qtus_ecc_5/rtl/ecc_top.v" 77 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1672656554462 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rtldbgsipo1 rtldbgsipo1:irtldbgsipo1 " "Elaborating entity \"rtldbgsipo1\" for hierarchy \"rtldbgsipo1:irtldbgsipo1\"" {  } { { "rtl/ecc_top.v" "irtldbgsipo1" { Text "D:/Paper/ECC Revised/eccrevised/mdsim/qtus_ecc_5/rtl/ecc_top.v" 96 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1672656554463 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fflopknx rtldbgsipo1:irtldbgsipo1\|fflopknx:xflodat " "Elaborating entity \"fflopknx\" for hierarchy \"rtldbgsipo1:irtldbgsipo1\|fflopknx:xflodat\"" {  } { { "rtl/rtldbgsipo1.v" "xflodat" { Text "D:/Paper/ECC Revised/eccrevised/mdsim/qtus_ecc_5/rtl/rtldbgsipo1.v" 57 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1672656554468 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fflopknx rtldbgsipo1:irtldbgsipo1\|fflopknx:xflidat_l " "Elaborating entity \"fflopknx\" for hierarchy \"rtldbgsipo1:irtldbgsipo1\|fflopknx:xflidat_l\"" {  } { { "rtl/rtldbgsipo1.v" "xflidat_l" { Text "D:/Paper/ECC Revised/eccrevised/mdsim/qtus_ecc_5/rtl/rtldbgsipo1.v" 64 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1672656554474 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fflopknx rtldbgsipo1:irtldbgsipo1\|fflopknx:xflocnt_l " "Elaborating entity \"fflopknx\" for hierarchy \"rtldbgsipo1:irtldbgsipo1\|fflopknx:xflocnt_l\"" {  } { { "rtl/rtldbgsipo1.v" "xflocnt_l" { Text "D:/Paper/ECC Revised/eccrevised/mdsim/qtus_ecc_5/rtl/rtldbgsipo1.v" 65 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1672656554474 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rtldbgsipo1 rtldbgsipo1:irtldbgsipo2 " "Elaborating entity \"rtldbgsipo1\" for hierarchy \"rtldbgsipo1:irtldbgsipo2\"" {  } { { "rtl/ecc_top.v" "irtldbgsipo2" { Text "D:/Paper/ECC Revised/eccrevised/mdsim/qtus_ecc_5/rtl/ecc_top.v" 107 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1672656554475 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fflopknx rtldbgsipo1:irtldbgsipo2\|fflopknx:xflodat " "Elaborating entity \"fflopknx\" for hierarchy \"rtldbgsipo1:irtldbgsipo2\|fflopknx:xflodat\"" {  } { { "rtl/rtldbgsipo1.v" "xflodat" { Text "D:/Paper/ECC Revised/eccrevised/mdsim/qtus_ecc_5/rtl/rtldbgsipo1.v" 57 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1672656554477 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fflopknx rtldbgsipo1:irtldbgsipo2\|fflopknx:xflocnt_l " "Elaborating entity \"fflopknx\" for hierarchy \"rtldbgsipo1:irtldbgsipo2\|fflopknx:xflocnt_l\"" {  } { { "rtl/rtldbgsipo1.v" "xflocnt_l" { Text "D:/Paper/ECC Revised/eccrevised/mdsim/qtus_ecc_5/rtl/rtldbgsipo1.v" 65 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1672656554479 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rtldbgsipo1 rtldbgsipo1:irtldbgsipo3 " "Elaborating entity \"rtldbgsipo1\" for hierarchy \"rtldbgsipo1:irtldbgsipo3\"" {  } { { "rtl/ecc_top.v" "irtldbgsipo3" { Text "D:/Paper/ECC Revised/eccrevised/mdsim/qtus_ecc_5/rtl/ecc_top.v" 118 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1672656554479 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "256 1 rtldbgsipo1.v(69) " "Verilog HDL assignment warning at rtldbgsipo1.v(69): truncated value with size 256 to match size of target (1)" {  } { { "rtl/rtldbgsipo1.v" "" { Text "D:/Paper/ECC Revised/eccrevised/mdsim/qtus_ecc_5/rtl/rtldbgsipo1.v" 69 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1672656554480 "|ecc_top|rtldbgsipo1:irtldbgsipo3"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fflopknx rtldbgsipo1:irtldbgsipo3\|fflopknx:xflocnt_l " "Elaborating entity \"fflopknx\" for hierarchy \"rtldbgsipo1:irtldbgsipo3\|fflopknx:xflocnt_l\"" {  } { { "rtl/rtldbgsipo1.v" "xflocnt_l" { Text "D:/Paper/ECC Revised/eccrevised/mdsim/qtus_ecc_5/rtl/rtldbgsipo1.v" 65 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1672656554481 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 2 fflopknx.v(62) " "Verilog HDL assignment warning at fflopknx.v(62): truncated value with size 4 to match size of target (2)" {  } { { "rtl/fflopknx.v" "" { Text "D:/Paper/ECC Revised/eccrevised/mdsim/qtus_ecc_5/rtl/fflopknx.v" 62 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1672656554482 "|ecc_top|rtldbgsipo1:irtldbgsipo3|fflopknx:xflocnt_l"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ecc_core ecc_core:iecc_core " "Elaborating entity \"ecc_core\" for hierarchy \"ecc_core:iecc_core\"" {  } { { "rtl/ecc_top.v" "iecc_core" { Text "D:/Paper/ECC Revised/eccrevised/mdsim/qtus_ecc_5/rtl/ecc_top.v" 135 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1672656554482 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mainctrl ecc_core:iecc_core\|mainctrl:imainctrl " "Elaborating entity \"mainctrl\" for hierarchy \"ecc_core:iecc_core\|mainctrl:imainctrl\"" {  } { { "rtl/ecc_core.v" "imainctrl" { Text "D:/Paper/ECC Revised/eccrevised/mdsim/qtus_ecc_5/rtl/ecc_core.v" 89 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1672656554487 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 mainctrl.v(582) " "Verilog HDL assignment warning at mainctrl.v(582): truncated value with size 32 to match size of target (1)" {  } { { "rtl/mainctrl.v" "" { Text "D:/Paper/ECC Revised/eccrevised/mdsim/qtus_ecc_5/rtl/mainctrl.v" 582 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1672656554498 "|ecc_top|ecc_core:iecc_core|mainctrl:imainctrl"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 mainctrl.v(583) " "Verilog HDL assignment warning at mainctrl.v(583): truncated value with size 32 to match size of target (4)" {  } { { "rtl/mainctrl.v" "" { Text "D:/Paper/ECC Revised/eccrevised/mdsim/qtus_ecc_5/rtl/mainctrl.v" 583 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1672656554498 "|ecc_top|ecc_core:iecc_core|mainctrl:imainctrl"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 mainctrl.v(588) " "Verilog HDL assignment warning at mainctrl.v(588): truncated value with size 32 to match size of target (1)" {  } { { "rtl/mainctrl.v" "" { Text "D:/Paper/ECC Revised/eccrevised/mdsim/qtus_ecc_5/rtl/mainctrl.v" 588 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1672656554498 "|ecc_top|ecc_core:iecc_core|mainctrl:imainctrl"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 mainctrl.v(589) " "Verilog HDL assignment warning at mainctrl.v(589): truncated value with size 32 to match size of target (4)" {  } { { "rtl/mainctrl.v" "" { Text "D:/Paper/ECC Revised/eccrevised/mdsim/qtus_ecc_5/rtl/mainctrl.v" 589 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1672656554498 "|ecc_top|ecc_core:iecc_core|mainctrl:imainctrl"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 mainctrl.v(776) " "Verilog HDL assignment warning at mainctrl.v(776): truncated value with size 32 to match size of target (1)" {  } { { "rtl/mainctrl.v" "" { Text "D:/Paper/ECC Revised/eccrevised/mdsim/qtus_ecc_5/rtl/mainctrl.v" 776 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1672656554498 "|ecc_top|ecc_core:iecc_core|mainctrl:imainctrl"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 mainctrl.v(817) " "Verilog HDL assignment warning at mainctrl.v(817): truncated value with size 32 to match size of target (1)" {  } { { "rtl/mainctrl.v" "" { Text "D:/Paper/ECC Revised/eccrevised/mdsim/qtus_ecc_5/rtl/mainctrl.v" 817 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1672656554498 "|ecc_top|ecc_core:iecc_core|mainctrl:imainctrl"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 mainctrl.v(850) " "Verilog HDL assignment warning at mainctrl.v(850): truncated value with size 32 to match size of target (1)" {  } { { "rtl/mainctrl.v" "" { Text "D:/Paper/ECC Revised/eccrevised/mdsim/qtus_ecc_5/rtl/mainctrl.v" 850 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1672656554498 "|ecc_top|ecc_core:iecc_core|mainctrl:imainctrl"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 mainctrl.v(859) " "Verilog HDL assignment warning at mainctrl.v(859): truncated value with size 32 to match size of target (1)" {  } { { "rtl/mainctrl.v" "" { Text "D:/Paper/ECC Revised/eccrevised/mdsim/qtus_ecc_5/rtl/mainctrl.v" 859 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1672656554498 "|ecc_top|ecc_core:iecc_core|mainctrl:imainctrl"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 mainctrl.v(871) " "Verilog HDL assignment warning at mainctrl.v(871): truncated value with size 32 to match size of target (1)" {  } { { "rtl/mainctrl.v" "" { Text "D:/Paper/ECC Revised/eccrevised/mdsim/qtus_ecc_5/rtl/mainctrl.v" 871 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1672656554498 "|ecc_top|ecc_core:iecc_core|mainctrl:imainctrl"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 mainctrl.v(890) " "Verilog HDL assignment warning at mainctrl.v(890): truncated value with size 32 to match size of target (1)" {  } { { "rtl/mainctrl.v" "" { Text "D:/Paper/ECC Revised/eccrevised/mdsim/qtus_ecc_5/rtl/mainctrl.v" 890 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1672656554498 "|ecc_top|ecc_core:iecc_core|mainctrl:imainctrl"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 mainctrl.v(962) " "Verilog HDL assignment warning at mainctrl.v(962): truncated value with size 32 to match size of target (1)" {  } { { "rtl/mainctrl.v" "" { Text "D:/Paper/ECC Revised/eccrevised/mdsim/qtus_ecc_5/rtl/mainctrl.v" 962 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1672656554498 "|ecc_top|ecc_core:iecc_core|mainctrl:imainctrl"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 mainctrl.v(968) " "Verilog HDL assignment warning at mainctrl.v(968): truncated value with size 32 to match size of target (1)" {  } { { "rtl/mainctrl.v" "" { Text "D:/Paper/ECC Revised/eccrevised/mdsim/qtus_ecc_5/rtl/mainctrl.v" 968 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1672656554498 "|ecc_top|ecc_core:iecc_core|mainctrl:imainctrl"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 mainctrl.v(974) " "Verilog HDL assignment warning at mainctrl.v(974): truncated value with size 32 to match size of target (1)" {  } { { "rtl/mainctrl.v" "" { Text "D:/Paper/ECC Revised/eccrevised/mdsim/qtus_ecc_5/rtl/mainctrl.v" 974 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1672656554498 "|ecc_top|ecc_core:iecc_core|mainctrl:imainctrl"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 mainctrl.v(1044) " "Verilog HDL assignment warning at mainctrl.v(1044): truncated value with size 32 to match size of target (2)" {  } { { "rtl/mainctrl.v" "" { Text "D:/Paper/ECC Revised/eccrevised/mdsim/qtus_ecc_5/rtl/mainctrl.v" 1044 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1672656554498 "|ecc_top|ecc_core:iecc_core|mainctrl:imainctrl"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "auc_wrap ecc_core:iecc_core\|auc_wrap:iauc_wrap " "Elaborating entity \"auc_wrap\" for hierarchy \"ecc_core:iecc_core\|auc_wrap:iauc_wrap\"" {  } { { "rtl/ecc_core.v" "iauc_wrap" { Text "D:/Paper/ECC Revised/eccrevised/mdsim/qtus_ecc_5/rtl/ecc_core.v" 134 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1672656554499 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "auc_decoder ecc_core:iecc_core\|auc_wrap:iauc_wrap\|auc_decoder:iauc_decoder " "Elaborating entity \"auc_decoder\" for hierarchy \"ecc_core:iecc_core\|auc_wrap:iauc_wrap\|auc_decoder:iauc_decoder\"" {  } { { "rtl/auc_wrap.v" "iauc_decoder" { Text "D:/Paper/ECC Revised/eccrevised/mdsim/qtus_ecc_5/rtl/auc_wrap.v" 177 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1672656554506 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 auc_decoder.v(189) " "Verilog HDL assignment warning at auc_decoder.v(189): truncated value with size 32 to match size of target (5)" {  } { { "rtl/auc_decoder.v" "" { Text "D:/Paper/ECC Revised/eccrevised/mdsim/qtus_ecc_5/rtl/auc_decoder.v" 189 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1672656554509 "|ecc_top|ecc_core:iecc_core|auc_wrap:iauc_wrap|auc_decoder:iauc_decoder"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 auc_decoder.v(194) " "Verilog HDL assignment warning at auc_decoder.v(194): truncated value with size 32 to match size of target (5)" {  } { { "rtl/auc_decoder.v" "" { Text "D:/Paper/ECC Revised/eccrevised/mdsim/qtus_ecc_5/rtl/auc_decoder.v" 194 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1672656554509 "|ecc_top|ecc_core:iecc_core|auc_wrap:iauc_wrap|auc_decoder:iauc_decoder"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 auc_decoder.v(195) " "Verilog HDL assignment warning at auc_decoder.v(195): truncated value with size 32 to match size of target (5)" {  } { { "rtl/auc_decoder.v" "" { Text "D:/Paper/ECC Revised/eccrevised/mdsim/qtus_ecc_5/rtl/auc_decoder.v" 195 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1672656554509 "|ecc_top|ecc_core:iecc_core|auc_wrap:iauc_wrap|auc_decoder:iauc_decoder"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 auc_decoder.v(216) " "Verilog HDL assignment warning at auc_decoder.v(216): truncated value with size 32 to match size of target (5)" {  } { { "rtl/auc_decoder.v" "" { Text "D:/Paper/ECC Revised/eccrevised/mdsim/qtus_ecc_5/rtl/auc_decoder.v" 216 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1672656554509 "|ecc_top|ecc_core:iecc_core|auc_wrap:iauc_wrap|auc_decoder:iauc_decoder"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 auc_decoder.v(217) " "Verilog HDL assignment warning at auc_decoder.v(217): truncated value with size 32 to match size of target (5)" {  } { { "rtl/auc_decoder.v" "" { Text "D:/Paper/ECC Revised/eccrevised/mdsim/qtus_ecc_5/rtl/auc_decoder.v" 217 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1672656554509 "|ecc_top|ecc_core:iecc_core|auc_wrap:iauc_wrap|auc_decoder:iauc_decoder"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 auc_decoder.v(218) " "Verilog HDL assignment warning at auc_decoder.v(218): truncated value with size 32 to match size of target (5)" {  } { { "rtl/auc_decoder.v" "" { Text "D:/Paper/ECC Revised/eccrevised/mdsim/qtus_ecc_5/rtl/auc_decoder.v" 218 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1672656554509 "|ecc_top|ecc_core:iecc_core|auc_wrap:iauc_wrap|auc_decoder:iauc_decoder"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 auc_decoder.v(219) " "Verilog HDL assignment warning at auc_decoder.v(219): truncated value with size 32 to match size of target (5)" {  } { { "rtl/auc_decoder.v" "" { Text "D:/Paper/ECC Revised/eccrevised/mdsim/qtus_ecc_5/rtl/auc_decoder.v" 219 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1672656554509 "|ecc_top|ecc_core:iecc_core|auc_wrap:iauc_wrap|auc_decoder:iauc_decoder"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 auc_decoder.v(220) " "Verilog HDL assignment warning at auc_decoder.v(220): truncated value with size 32 to match size of target (5)" {  } { { "rtl/auc_decoder.v" "" { Text "D:/Paper/ECC Revised/eccrevised/mdsim/qtus_ecc_5/rtl/auc_decoder.v" 220 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1672656554509 "|ecc_top|ecc_core:iecc_core|auc_wrap:iauc_wrap|auc_decoder:iauc_decoder"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 auc_decoder.v(222) " "Verilog HDL assignment warning at auc_decoder.v(222): truncated value with size 32 to match size of target (5)" {  } { { "rtl/auc_decoder.v" "" { Text "D:/Paper/ECC Revised/eccrevised/mdsim/qtus_ecc_5/rtl/auc_decoder.v" 222 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1672656554509 "|ecc_top|ecc_core:iecc_core|auc_wrap:iauc_wrap|auc_decoder:iauc_decoder"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 auc_decoder.v(227) " "Verilog HDL assignment warning at auc_decoder.v(227): truncated value with size 32 to match size of target (5)" {  } { { "rtl/auc_decoder.v" "" { Text "D:/Paper/ECC Revised/eccrevised/mdsim/qtus_ecc_5/rtl/auc_decoder.v" 227 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1672656554509 "|ecc_top|ecc_core:iecc_core|auc_wrap:iauc_wrap|auc_decoder:iauc_decoder"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fflopx ecc_core:iecc_core\|auc_wrap:iauc_wrap\|auc_decoder:iauc_decoder\|fflopx:ifflopx " "Elaborating entity \"fflopx\" for hierarchy \"ecc_core:iecc_core\|auc_wrap:iauc_wrap\|auc_decoder:iauc_decoder\|fflopx:ifflopx\"" {  } { { "rtl/auc_decoder.v" "ifflopx" { Text "D:/Paper/ECC Revised/eccrevised/mdsim/qtus_ecc_5/rtl/auc_decoder.v" 135 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1672656554509 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fflopx ecc_core:iecc_core\|auc_wrap:iauc_wrap\|auc_decoder:iauc_decoder\|fflopx:ifflopx1 " "Elaborating entity \"fflopx\" for hierarchy \"ecc_core:iecc_core\|auc_wrap:iauc_wrap\|auc_decoder:iauc_decoder\|fflopx:ifflopx1\"" {  } { { "rtl/auc_decoder.v" "ifflopx1" { Text "D:/Paper/ECC Revised/eccrevised/mdsim/qtus_ecc_5/rtl/auc_decoder.v" 166 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1672656554510 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "auc_rand_wrap ecc_core:iecc_core\|auc_wrap:iauc_wrap\|auc_rand_wrap:iauc_rand_wrap " "Elaborating entity \"auc_rand_wrap\" for hierarchy \"ecc_core:iecc_core\|auc_wrap:iauc_wrap\|auc_rand_wrap:iauc_rand_wrap\"" {  } { { "rtl/auc_wrap.v" "iauc_rand_wrap" { Text "D:/Paper/ECC Revised/eccrevised/mdsim/qtus_ecc_5/rtl/auc_wrap.v" 205 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1672656554512 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "auc_rand ecc_core:iecc_core\|auc_wrap:iauc_wrap\|auc_rand_wrap:iauc_rand_wrap\|auc_rand:iauc_rand " "Elaborating entity \"auc_rand\" for hierarchy \"ecc_core:iecc_core\|auc_wrap:iauc_wrap\|auc_rand_wrap:iauc_rand_wrap\|auc_rand:iauc_rand\"" {  } { { "rtl/auc_rand_wrap.v" "iauc_rand" { Text "D:/Paper/ECC Revised/eccrevised/mdsim/qtus_ecc_5/rtl/auc_rand_wrap.v" 79 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1672656554513 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 auc_rand.v(173) " "Verilog HDL assignment warning at auc_rand.v(173): truncated value with size 32 to match size of target (5)" {  } { { "rtl/auc_rand.v" "" { Text "D:/Paper/ECC Revised/eccrevised/mdsim/qtus_ecc_5/rtl/auc_rand.v" 173 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1672656554515 "|ecc_top|ecc_core:iecc_core|auc_wrap:iauc_wrap|auc_rand_wrap:iauc_rand_wrap|auc_rand:iauc_rand"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fflopx ecc_core:iecc_core\|auc_wrap:iauc_wrap\|auc_rand_wrap:iauc_rand_wrap\|auc_rand:iauc_rand\|fflopx:ifflopx " "Elaborating entity \"fflopx\" for hierarchy \"ecc_core:iecc_core\|auc_wrap:iauc_wrap\|auc_rand_wrap:iauc_rand_wrap\|auc_rand:iauc_rand\|fflopx:ifflopx\"" {  } { { "rtl/auc_rand.v" "ifflopx" { Text "D:/Paper/ECC Revised/eccrevised/mdsim/qtus_ecc_5/rtl/auc_rand.v" 168 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1672656554516 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "auc_mmul ecc_core:iecc_core\|auc_wrap:iauc_wrap\|auc_mmul:iauc_mmul " "Elaborating entity \"auc_mmul\" for hierarchy \"ecc_core:iecc_core\|auc_wrap:iauc_wrap\|auc_mmul:iauc_mmul\"" {  } { { "rtl/auc_wrap.v" "iauc_mmul" { Text "D:/Paper/ECC Revised/eccrevised/mdsim/qtus_ecc_5/rtl/auc_wrap.v" 335 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1672656554517 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "auc_mmulinit ecc_core:iecc_core\|auc_wrap:iauc_wrap\|auc_mmul:iauc_mmul\|auc_mmulinit:iauc_mmul_init " "Elaborating entity \"auc_mmulinit\" for hierarchy \"ecc_core:iecc_core\|auc_wrap:iauc_wrap\|auc_mmul:iauc_mmul\|auc_mmulinit:iauc_mmul_init\"" {  } { { "rtl/auc_mmul.v" "iauc_mmul_init" { Text "D:/Paper/ECC Revised/eccrevised/mdsim/qtus_ecc_5/rtl/auc_mmul.v" 340 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1672656554520 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 auc_mmulinit.v(404) " "Verilog HDL assignment warning at auc_mmulinit.v(404): truncated value with size 32 to match size of target (5)" {  } { { "rtl/auc_mmulinit.v" "" { Text "D:/Paper/ECC Revised/eccrevised/mdsim/qtus_ecc_5/rtl/auc_mmulinit.v" 404 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1672656554525 "|ecc_top|ecc_core:iecc_core|auc_wrap:iauc_wrap|auc_mmul:iauc_mmul|auc_mmulinit:iauc_mmul_init"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 auc_mmulinit.v(431) " "Verilog HDL assignment warning at auc_mmulinit.v(431): truncated value with size 32 to match size of target (5)" {  } { { "rtl/auc_mmulinit.v" "" { Text "D:/Paper/ECC Revised/eccrevised/mdsim/qtus_ecc_5/rtl/auc_mmulinit.v" 431 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1672656554525 "|ecc_top|ecc_core:iecc_core|auc_wrap:iauc_wrap|auc_mmul:iauc_mmul|auc_mmulinit:iauc_mmul_init"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "auc_mmulcomp ecc_core:iecc_core\|auc_wrap:iauc_wrap\|auc_mmul:iauc_mmul\|auc_mmulcomp:iauc_mmul_comp " "Elaborating entity \"auc_mmulcomp\" for hierarchy \"ecc_core:iecc_core\|auc_wrap:iauc_wrap\|auc_mmul:iauc_mmul\|auc_mmulcomp:iauc_mmul_comp\"" {  } { { "rtl/auc_mmul.v" "iauc_mmul_comp" { Text "D:/Paper/ECC Revised/eccrevised/mdsim/qtus_ecc_5/rtl/auc_mmul.v" 371 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1672656554526 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "compisidlevld auc_mmulcomp.v(225) " "Verilog HDL or VHDL warning at auc_mmulcomp.v(225): object \"compisidlevld\" assigned a value but never read" {  } { { "rtl/auc_mmulcomp.v" "" { Text "D:/Paper/ECC Revised/eccrevised/mdsim/qtus_ecc_5/rtl/auc_mmulcomp.v" 225 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1672656554541 "|ecc_top|ecc_core:iecc_core|auc_wrap:iauc_wrap|auc_mmul:iauc_mmul|auc_mmulcomp:iauc_mmul_comp"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 auc_mmulcomp.v(498) " "Verilog HDL assignment warning at auc_mmulcomp.v(498): truncated value with size 32 to match size of target (8)" {  } { { "rtl/auc_mmulcomp.v" "" { Text "D:/Paper/ECC Revised/eccrevised/mdsim/qtus_ecc_5/rtl/auc_mmulcomp.v" 498 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1672656554541 "|ecc_top|ecc_core:iecc_core|auc_wrap:iauc_wrap|auc_mmul:iauc_mmul|auc_mmulcomp:iauc_mmul_comp"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 auc_mmulcomp.v(504) " "Verilog HDL assignment warning at auc_mmulcomp.v(504): truncated value with size 32 to match size of target (8)" {  } { { "rtl/auc_mmulcomp.v" "" { Text "D:/Paper/ECC Revised/eccrevised/mdsim/qtus_ecc_5/rtl/auc_mmulcomp.v" 504 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1672656554541 "|ecc_top|ecc_core:iecc_core|auc_wrap:iauc_wrap|auc_mmul:iauc_mmul|auc_mmulcomp:iauc_mmul_comp"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "256 8 auc_mmulcomp.v(508) " "Verilog HDL assignment warning at auc_mmulcomp.v(508): truncated value with size 256 to match size of target (8)" {  } { { "rtl/auc_mmulcomp.v" "" { Text "D:/Paper/ECC Revised/eccrevised/mdsim/qtus_ecc_5/rtl/auc_mmulcomp.v" 508 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1672656554541 "|ecc_top|ecc_core:iecc_core|auc_wrap:iauc_wrap|auc_mmul:iauc_mmul|auc_mmulcomp:iauc_mmul_comp"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 auc_mmulcomp.v(799) " "Verilog HDL assignment warning at auc_mmulcomp.v(799): truncated value with size 32 to match size of target (5)" {  } { { "rtl/auc_mmulcomp.v" "" { Text "D:/Paper/ECC Revised/eccrevised/mdsim/qtus_ecc_5/rtl/auc_mmulcomp.v" 799 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1672656554541 "|ecc_top|ecc_core:iecc_core|auc_wrap:iauc_wrap|auc_mmul:iauc_mmul|auc_mmulcomp:iauc_mmul_comp"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 auc_mmulcomp.v(867) " "Verilog HDL assignment warning at auc_mmulcomp.v(867): truncated value with size 32 to match size of target (5)" {  } { { "rtl/auc_mmulcomp.v" "" { Text "D:/Paper/ECC Revised/eccrevised/mdsim/qtus_ecc_5/rtl/auc_mmulcomp.v" 867 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1672656554541 "|ecc_top|ecc_core:iecc_core|auc_wrap:iauc_wrap|auc_mmul:iauc_mmul|auc_mmulcomp:iauc_mmul_comp"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 auc_mmulcomp.v(925) " "Verilog HDL assignment warning at auc_mmulcomp.v(925): truncated value with size 32 to match size of target (2)" {  } { { "rtl/auc_mmulcomp.v" "" { Text "D:/Paper/ECC Revised/eccrevised/mdsim/qtus_ecc_5/rtl/auc_mmulcomp.v" 925 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1672656554541 "|ecc_top|ecc_core:iecc_core|auc_wrap:iauc_wrap|auc_mmul:iauc_mmul|auc_mmulcomp:iauc_mmul_comp"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "auc_mmulfinal ecc_core:iecc_core\|auc_wrap:iauc_wrap\|auc_mmul:iauc_mmul\|auc_mmulfinal:iauc_mmul_final " "Elaborating entity \"auc_mmulfinal\" for hierarchy \"ecc_core:iecc_core\|auc_wrap:iauc_wrap\|auc_mmul:iauc_mmul\|auc_mmulfinal:iauc_mmul_final\"" {  } { { "rtl/auc_mmul.v" "iauc_mmul_final" { Text "D:/Paper/ECC Revised/eccrevised/mdsim/qtus_ecc_5/rtl/auc_mmul.v" 404 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1672656554542 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "finalisidlevld auc_mmulfinal.v(168) " "Verilog HDL or VHDL warning at auc_mmulfinal.v(168): object \"finalisidlevld\" assigned a value but never read" {  } { { "rtl/auc_mmulfinal.v" "" { Text "D:/Paper/ECC Revised/eccrevised/mdsim/qtus_ecc_5/rtl/auc_mmulfinal.v" 168 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1672656554545 "|ecc_top|ecc_core:iecc_core|auc_wrap:iauc_wrap|auc_mmul:iauc_mmul|auc_mmulfinal:iauc_mmul_final"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "final_aurswap1 auc_mmulfinal.v(319) " "Verilog HDL or VHDL warning at auc_mmulfinal.v(319): object \"final_aurswap1\" assigned a value but never read" {  } { { "rtl/auc_mmulfinal.v" "" { Text "D:/Paper/ECC Revised/eccrevised/mdsim/qtus_ecc_5/rtl/auc_mmulfinal.v" 319 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1672656554545 "|ecc_top|ecc_core:iecc_core|auc_wrap:iauc_wrap|auc_mmul:iauc_mmul|auc_mmulfinal:iauc_mmul_final"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 auc_mmulfinal.v(388) " "Verilog HDL assignment warning at auc_mmulfinal.v(388): truncated value with size 32 to match size of target (5)" {  } { { "rtl/auc_mmulfinal.v" "" { Text "D:/Paper/ECC Revised/eccrevised/mdsim/qtus_ecc_5/rtl/auc_mmulfinal.v" 388 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1672656554545 "|ecc_top|ecc_core:iecc_core|auc_wrap:iauc_wrap|auc_mmul:iauc_mmul|auc_mmulfinal:iauc_mmul_final"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 auc_mmulfinal.v(409) " "Verilog HDL assignment warning at auc_mmulfinal.v(409): truncated value with size 32 to match size of target (5)" {  } { { "rtl/auc_mmulfinal.v" "" { Text "D:/Paper/ECC Revised/eccrevised/mdsim/qtus_ecc_5/rtl/auc_mmulfinal.v" 409 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1672656554545 "|ecc_top|ecc_core:iecc_core|auc_wrap:iauc_wrap|auc_mmul:iauc_mmul|auc_mmulfinal:iauc_mmul_final"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 auc_mmulfinal.v(437) " "Verilog HDL assignment warning at auc_mmulfinal.v(437): truncated value with size 32 to match size of target (2)" {  } { { "rtl/auc_mmulfinal.v" "" { Text "D:/Paper/ECC Revised/eccrevised/mdsim/qtus_ecc_5/rtl/auc_mmulfinal.v" 437 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1672656554545 "|ecc_top|ecc_core:iecc_core|auc_wrap:iauc_wrap|auc_mmul:iauc_mmul|auc_mmulfinal:iauc_mmul_final"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rsinv ecc_core:iecc_core\|auc_wrap:iauc_wrap\|rsinv:irsinv " "Elaborating entity \"rsinv\" for hierarchy \"ecc_core:iecc_core\|auc_wrap:iauc_wrap\|rsinv:irsinv\"" {  } { { "rtl/auc_wrap.v" "irsinv" { Text "D:/Paper/ECC Revised/eccrevised/mdsim/qtus_ecc_5/rtl/auc_wrap.v" 375 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1672656554546 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 rsinv.v(434) " "Verilog HDL assignment warning at rsinv.v(434): truncated value with size 32 to match size of target (5)" {  } { { "rtl/rsinv.v" "" { Text "D:/Paper/ECC Revised/eccrevised/mdsim/qtus_ecc_5/rtl/rsinv.v" 434 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1672656554548 "|ecc_top|ecc_core:iecc_core|auc_wrap:iauc_wrap|rsinv:irsinv"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 rsinv.v(464) " "Verilog HDL assignment warning at rsinv.v(464): truncated value with size 32 to match size of target (5)" {  } { { "rtl/rsinv.v" "" { Text "D:/Paper/ECC Revised/eccrevised/mdsim/qtus_ecc_5/rtl/rsinv.v" 464 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1672656554548 "|ecc_top|ecc_core:iecc_core|auc_wrap:iauc_wrap|rsinv:irsinv"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alram113x ecc_core:iecc_core\|auc_wrap:iauc_wrap\|alram113x:ialram113x " "Elaborating entity \"alram113x\" for hierarchy \"ecc_core:iecc_core\|auc_wrap:iauc_wrap\|alram113x:ialram113x\"" {  } { { "rtl/auc_wrap.v" "ialram113x" { Text "D:/Paper/ECC Revised/eccrevised/mdsim/qtus_ecc_5/rtl/auc_wrap.v" 408 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1672656554548 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alram112x ecc_core:iecc_core\|auc_wrap:iauc_wrap\|alram113x:ialram113x\|alram112x:ialram112x " "Elaborating entity \"alram112x\" for hierarchy \"ecc_core:iecc_core\|auc_wrap:iauc_wrap\|alram113x:ialram113x\|alram112x:ialram112x\"" {  } { { "rtl/alram113x.v" "ialram112x" { Text "D:/Paper/ECC Revised/eccrevised/mdsim/qtus_ecc_5/rtl/alram113x.v" 73 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1672656554550 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ffxkclkx ecc_core:iecc_core\|auc_wrap:iauc_wrap\|alram113x:ialram113x\|alram112x:ialram112x\|ffxkclkx:isa " "Elaborating entity \"ffxkclkx\" for hierarchy \"ecc_core:iecc_core\|auc_wrap:iauc_wrap\|alram113x:ialram113x\|alram112x:ialram112x\|ffxkclkx:isa\"" {  } { { "rtl/alram112x.v" "isa" { Text "D:/Paper/ECC Revised/eccrevised/mdsim/qtus_ecc_5/rtl/alram112x.v" 77 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1672656554554 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ffxkclk ecc_core:iecc_core\|auc_wrap:iauc_wrap\|alram113x:ialram113x\|alram112x:ialram112x\|ffxkclkx:isa\|ffxkclk:i_bit\[0\].flxodat " "Elaborating entity \"ffxkclk\" for hierarchy \"ecc_core:iecc_core\|auc_wrap:iauc_wrap\|alram113x:ialram113x\|alram112x:ialram112x\|ffxkclkx:isa\|ffxkclk:i_bit\[0\].flxodat\"" {  } { { "rtl/ffxkclkx.v" "i_bit\[0\].flxodat" { Text "D:/Paper/ECC Revised/eccrevised/mdsim/qtus_ecc_5/rtl/ffxkclkx.v" 45 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1672656554554 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ffxkclkx ecc_core:iecc_core\|auc_wrap:iauc_wrap\|ffxkclkx:iffxkclkx " "Elaborating entity \"ffxkclkx\" for hierarchy \"ecc_core:iecc_core\|auc_wrap:iauc_wrap\|ffxkclkx:iffxkclkx\"" {  } { { "rtl/auc_wrap.v" "iffxkclkx" { Text "D:/Paper/ECC Revised/eccrevised/mdsim/qtus_ecc_5/rtl/auc_wrap.v" 423 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1672656554556 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ffxkclk ecc_core:iecc_core\|auc_wrap:iauc_wrap\|ffxkclkx:iffxkclkx\|ffxkclk:i_bit\[0\].flxodat " "Elaborating entity \"ffxkclk\" for hierarchy \"ecc_core:iecc_core\|auc_wrap:iauc_wrap\|ffxkclkx:iffxkclkx\|ffxkclk:i_bit\[0\].flxodat\"" {  } { { "rtl/ffxkclkx.v" "i_bit\[0\].flxodat" { Text "D:/Paper/ECC Revised/eccrevised/mdsim/qtus_ecc_5/rtl/ffxkclkx.v" 45 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1672656554557 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ffxkclkx ecc_core:iecc_core\|auc_wrap:iauc_wrap\|ffxkclkx:iau_dat2 " "Elaborating entity \"ffxkclkx\" for hierarchy \"ecc_core:iecc_core\|auc_wrap:iauc_wrap\|ffxkclkx:iau_dat2\"" {  } { { "rtl/auc_wrap.v" "iau_dat2" { Text "D:/Paper/ECC Revised/eccrevised/mdsim/qtus_ecc_5/rtl/auc_wrap.v" 476 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1672656554558 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "aluwrap ecc_core:iecc_core\|aluwrap:ialuwrap " "Elaborating entity \"aluwrap\" for hierarchy \"ecc_core:iecc_core\|aluwrap:ialuwrap\"" {  } { { "rtl/ecc_core.v" "ialuwrap" { Text "D:/Paper/ECC Revised/eccrevised/mdsim/qtus_ecc_5/rtl/ecc_core.v" 160 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1672656554614 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "mprs aluwrap.v(236) " "Verilog HDL or VHDL warning at aluwrap.v(236): object \"mprs\" assigned a value but never read" {  } { { "rtl/aluwrap.v" "" { Text "D:/Paper/ECC Revised/eccrevised/mdsim/qtus_ecc_5/rtl/aluwrap.v" 236 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1672656554616 "|ecc_top|ecc_core:iecc_core|aluwrap:ialuwrap"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "mpvld aluwrap.v(237) " "Verilog HDL or VHDL warning at aluwrap.v(237): object \"mpvld\" assigned a value but never read" {  } { { "rtl/aluwrap.v" "" { Text "D:/Paper/ECC Revised/eccrevised/mdsim/qtus_ecc_5/rtl/aluwrap.v" 237 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1672656554616 "|ecc_top|ecc_core:iecc_core|aluwrap:ialuwrap"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "256 1 aluwrap.v(236) " "Verilog HDL assignment warning at aluwrap.v(236): truncated value with size 256 to match size of target (1)" {  } { { "rtl/aluwrap.v" "" { Text "D:/Paper/ECC Revised/eccrevised/mdsim/qtus_ecc_5/rtl/aluwrap.v" 236 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1672656554621 "|ecc_top|ecc_core:iecc_core|aluwrap:ialuwrap"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "e_mod_add ecc_core:iecc_core\|aluwrap:ialuwrap\|e_mod_add:ie_mod_add " "Elaborating entity \"e_mod_add\" for hierarchy \"ecc_core:iecc_core\|aluwrap:ialuwrap\|e_mod_add:ie_mod_add\"" {  } { { "rtl/aluwrap.v" "ie_mod_add" { Text "D:/Paper/ECC Revised/eccrevised/mdsim/qtus_ecc_5/rtl/aluwrap.v" 408 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1672656554728 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 e_mod_add.v(119) " "Verilog HDL assignment warning at e_mod_add.v(119): truncated value with size 32 to match size of target (5)" {  } { { "rtl/e_mod_add.v" "" { Text "D:/Paper/ECC Revised/eccrevised/mdsim/qtus_ecc_5/rtl/e_mod_add.v" 119 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1672656554733 "|ecc_top|ecc_core:iecc_core|aluwrap:ialuwrap|e_mod_add:ie_mod_add"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "e_ppn_add ecc_core:iecc_core\|aluwrap:ialuwrap\|e_mod_add:ie_mod_add\|e_ppn_add:p_e_ppn_add_1 " "Elaborating entity \"e_ppn_add\" for hierarchy \"ecc_core:iecc_core\|aluwrap:ialuwrap\|e_mod_add:ie_mod_add\|e_ppn_add:p_e_ppn_add_1\"" {  } { { "rtl/e_mod_add.v" "p_e_ppn_add_1" { Text "D:/Paper/ECC Revised/eccrevised/mdsim/qtus_ecc_5/rtl/e_mod_add.v" 75 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1672656554734 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "e_ppn_add_cell ecc_core:iecc_core\|aluwrap:ialuwrap\|e_mod_add:ie_mod_add\|e_ppn_add:p_e_ppn_add_1\|e_ppn_add_cell:block1\[1\].phun_ppn_cell_s1_i " "Elaborating entity \"e_ppn_add_cell\" for hierarchy \"ecc_core:iecc_core\|aluwrap:ialuwrap\|e_mod_add:ie_mod_add\|e_ppn_add:p_e_ppn_add_1\|e_ppn_add_cell:block1\[1\].phun_ppn_cell_s1_i\"" {  } { { "rtl/e_ppn_add.v" "block1\[1\].phun_ppn_cell_s1_i" { Text "D:/Paper/ECC Revised/eccrevised/mdsim/qtus_ecc_5/rtl/e_ppn_add.v" 65 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1672656554760 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "montpro ecc_core:iecc_core\|aluwrap:ialuwrap\|montpro:imontpro " "Elaborating entity \"montpro\" for hierarchy \"ecc_core:iecc_core\|aluwrap:ialuwrap\|montpro:imontpro\"" {  } { { "rtl/aluwrap.v" "imontpro" { Text "D:/Paper/ECC Revised/eccrevised/mdsim/qtus_ecc_5/rtl/aluwrap.v" 418 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1672656555681 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "montinv ecc_core:iecc_core\|aluwrap:ialuwrap\|montinv:imontinv " "Elaborating entity \"montinv\" for hierarchy \"ecc_core:iecc_core\|aluwrap:ialuwrap\|montinv:imontinv\"" {  } { { "rtl/aluwrap.v" "imontinv" { Text "D:/Paper/ECC Revised/eccrevised/mdsim/qtus_ecc_5/rtl/aluwrap.v" 432 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1672656555683 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "montinvp1 ecc_core:iecc_core\|aluwrap:ialuwrap\|montinv:imontinv\|montinvp1:phase1 " "Elaborating entity \"montinvp1\" for hierarchy \"ecc_core:iecc_core\|aluwrap:ialuwrap\|montinv:imontinv\|montinvp1:phase1\"" {  } { { "rtl/montinv.v" "phase1" { Text "D:/Paper/ECC Revised/eccrevised/mdsim/qtus_ecc_5/rtl/montinv.v" 63 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1672656555707 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 montinvp1.v(144) " "Verilog HDL assignment warning at montinvp1.v(144): truncated value with size 32 to match size of target (10)" {  } { { "rtl/montinvp1.v" "" { Text "D:/Paper/ECC Revised/eccrevised/mdsim/qtus_ecc_5/rtl/montinvp1.v" 144 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1672656555711 "|ecc_top|ecc_core:iecc_core|aluwrap:ialuwrap|montinv:imontinv|montinvp1:phase1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 montinvp1.v(145) " "Verilog HDL assignment warning at montinvp1.v(145): truncated value with size 32 to match size of target (1)" {  } { { "rtl/montinvp1.v" "" { Text "D:/Paper/ECC Revised/eccrevised/mdsim/qtus_ecc_5/rtl/montinvp1.v" 145 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1672656555711 "|ecc_top|ecc_core:iecc_core|aluwrap:ialuwrap|montinv:imontinv|montinvp1:phase1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 montinvp1.v(153) " "Verilog HDL assignment warning at montinvp1.v(153): truncated value with size 32 to match size of target (10)" {  } { { "rtl/montinvp1.v" "" { Text "D:/Paper/ECC Revised/eccrevised/mdsim/qtus_ecc_5/rtl/montinvp1.v" 153 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1672656555711 "|ecc_top|ecc_core:iecc_core|aluwrap:ialuwrap|montinv:imontinv|montinvp1:phase1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 montinvp1.v(154) " "Verilog HDL assignment warning at montinvp1.v(154): truncated value with size 32 to match size of target (1)" {  } { { "rtl/montinvp1.v" "" { Text "D:/Paper/ECC Revised/eccrevised/mdsim/qtus_ecc_5/rtl/montinvp1.v" 154 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1672656555711 "|ecc_top|ecc_core:iecc_core|aluwrap:ialuwrap|montinv:imontinv|montinvp1:phase1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 montinvp1.v(162) " "Verilog HDL assignment warning at montinvp1.v(162): truncated value with size 32 to match size of target (10)" {  } { { "rtl/montinvp1.v" "" { Text "D:/Paper/ECC Revised/eccrevised/mdsim/qtus_ecc_5/rtl/montinvp1.v" 162 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1672656555712 "|ecc_top|ecc_core:iecc_core|aluwrap:ialuwrap|montinv:imontinv|montinvp1:phase1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 montinvp1.v(168) " "Verilog HDL assignment warning at montinvp1.v(168): truncated value with size 32 to match size of target (10)" {  } { { "rtl/montinvp1.v" "" { Text "D:/Paper/ECC Revised/eccrevised/mdsim/qtus_ecc_5/rtl/montinvp1.v" 168 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1672656555712 "|ecc_top|ecc_core:iecc_core|aluwrap:ialuwrap|montinv:imontinv|montinvp1:phase1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 montinvp1.v(174) " "Verilog HDL assignment warning at montinvp1.v(174): truncated value with size 32 to match size of target (10)" {  } { { "rtl/montinvp1.v" "" { Text "D:/Paper/ECC Revised/eccrevised/mdsim/qtus_ecc_5/rtl/montinvp1.v" 174 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1672656555712 "|ecc_top|ecc_core:iecc_core|aluwrap:ialuwrap|montinv:imontinv|montinvp1:phase1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 montinvp1.v(180) " "Verilog HDL assignment warning at montinvp1.v(180): truncated value with size 32 to match size of target (10)" {  } { { "rtl/montinvp1.v" "" { Text "D:/Paper/ECC Revised/eccrevised/mdsim/qtus_ecc_5/rtl/montinvp1.v" 180 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1672656555712 "|ecc_top|ecc_core:iecc_core|aluwrap:ialuwrap|montinv:imontinv|montinvp1:phase1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 montinvp1.v(186) " "Verilog HDL assignment warning at montinvp1.v(186): truncated value with size 32 to match size of target (10)" {  } { { "rtl/montinvp1.v" "" { Text "D:/Paper/ECC Revised/eccrevised/mdsim/qtus_ecc_5/rtl/montinvp1.v" 186 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1672656555712 "|ecc_top|ecc_core:iecc_core|aluwrap:ialuwrap|montinv:imontinv|montinvp1:phase1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 montinvp1.v(192) " "Verilog HDL assignment warning at montinvp1.v(192): truncated value with size 32 to match size of target (10)" {  } { { "rtl/montinvp1.v" "" { Text "D:/Paper/ECC Revised/eccrevised/mdsim/qtus_ecc_5/rtl/montinvp1.v" 192 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1672656555712 "|ecc_top|ecc_core:iecc_core|aluwrap:ialuwrap|montinv:imontinv|montinvp1:phase1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 montinvp1.v(199) " "Verilog HDL assignment warning at montinvp1.v(199): truncated value with size 32 to match size of target (10)" {  } { { "rtl/montinvp1.v" "" { Text "D:/Paper/ECC Revised/eccrevised/mdsim/qtus_ecc_5/rtl/montinvp1.v" 199 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1672656555712 "|ecc_top|ecc_core:iecc_core|aluwrap:ialuwrap|montinv:imontinv|montinvp1:phase1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 montinvp1.v(207) " "Verilog HDL assignment warning at montinvp1.v(207): truncated value with size 32 to match size of target (10)" {  } { { "rtl/montinvp1.v" "" { Text "D:/Paper/ECC Revised/eccrevised/mdsim/qtus_ecc_5/rtl/montinvp1.v" 207 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1672656555712 "|ecc_top|ecc_core:iecc_core|aluwrap:ialuwrap|montinv:imontinv|montinvp1:phase1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "full_sub ecc_core:iecc_core\|aluwrap:ialuwrap\|montinv:imontinv\|montinvp1:phase1\|full_sub:ifull_sub_uv " "Elaborating entity \"full_sub\" for hierarchy \"ecc_core:iecc_core\|aluwrap:ialuwrap\|montinv:imontinv\|montinvp1:phase1\|full_sub:ifull_sub_uv\"" {  } { { "rtl/montinvp1.v" "ifull_sub_uv" { Text "D:/Paper/ECC Revised/eccrevised/mdsim/qtus_ecc_5/rtl/montinvp1.v" 81 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1672656555929 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "full_adder ecc_core:iecc_core\|aluwrap:ialuwrap\|montinv:imontinv\|montinvp1:phase1\|full_sub:ifull_sub_uv\|full_adder:FAgen\[0\].fai " "Elaborating entity \"full_adder\" for hierarchy \"ecc_core:iecc_core\|aluwrap:ialuwrap\|montinv:imontinv\|montinvp1:phase1\|full_sub:ifull_sub_uv\|full_adder:FAgen\[0\].fai\"" {  } { { "rtl/full_sub.v" "FAgen\[0\].fai" { Text "D:/Paper/ECC Revised/eccrevised/mdsim/qtus_ecc_5/rtl/full_sub.v" 62 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1672656555958 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cla ecc_core:iecc_core\|aluwrap:ialuwrap\|montinv:imontinv\|montinvp1:phase1\|cla:icla " "Elaborating entity \"cla\" for hierarchy \"ecc_core:iecc_core\|aluwrap:ialuwrap\|montinv:imontinv\|montinvp1:phase1\|cla:icla\"" {  } { { "rtl/montinvp1.v" "icla" { Text "D:/Paper/ECC Revised/eccrevised/mdsim/qtus_ecc_5/rtl/montinvp1.v" 102 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1672656556108 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "montinvp2 ecc_core:iecc_core\|aluwrap:ialuwrap\|montinv:imontinv\|montinvp2:phase2 " "Elaborating entity \"montinvp2\" for hierarchy \"ecc_core:iecc_core\|aluwrap:ialuwrap\|montinv:imontinv\|montinvp2:phase2\"" {  } { { "rtl/montinv.v" "phase2" { Text "D:/Paper/ECC Revised/eccrevised/mdsim/qtus_ecc_5/rtl/montinv.v" 75 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1672656556222 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 montinvp2.v(75) " "Verilog HDL assignment warning at montinvp2.v(75): truncated value with size 32 to match size of target (10)" {  } { { "rtl/montinvp2.v" "" { Text "D:/Paper/ECC Revised/eccrevised/mdsim/qtus_ecc_5/rtl/montinvp2.v" 75 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1672656556223 "|ecc_top|ecc_core:iecc_core|aluwrap:ialuwrap|montinv:imontinv|montinvp2:phase2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 montinvp2.v(78) " "Verilog HDL assignment warning at montinvp2.v(78): truncated value with size 32 to match size of target (1)" {  } { { "rtl/montinvp2.v" "" { Text "D:/Paper/ECC Revised/eccrevised/mdsim/qtus_ecc_5/rtl/montinvp2.v" 78 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1672656556223 "|ecc_top|ecc_core:iecc_core|aluwrap:ialuwrap|montinv:imontinv|montinvp2:phase2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 montinvp2.v(83) " "Verilog HDL assignment warning at montinvp2.v(83): truncated value with size 32 to match size of target (10)" {  } { { "rtl/montinvp2.v" "" { Text "D:/Paper/ECC Revised/eccrevised/mdsim/qtus_ecc_5/rtl/montinvp2.v" 83 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1672656556223 "|ecc_top|ecc_core:iecc_core|aluwrap:ialuwrap|montinv:imontinv|montinvp2:phase2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 montinvp2.v(86) " "Verilog HDL assignment warning at montinvp2.v(86): truncated value with size 32 to match size of target (1)" {  } { { "rtl/montinvp2.v" "" { Text "D:/Paper/ECC Revised/eccrevised/mdsim/qtus_ecc_5/rtl/montinvp2.v" 86 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1672656556223 "|ecc_top|ecc_core:iecc_core|aluwrap:ialuwrap|montinv:imontinv|montinvp2:phase2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 montinvp2.v(87) " "Verilog HDL assignment warning at montinvp2.v(87): truncated value with size 32 to match size of target (1)" {  } { { "rtl/montinvp2.v" "" { Text "D:/Paper/ECC Revised/eccrevised/mdsim/qtus_ecc_5/rtl/montinvp2.v" 87 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1672656556223 "|ecc_top|ecc_core:iecc_core|aluwrap:ialuwrap|montinv:imontinv|montinvp2:phase2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 montinvp2.v(91) " "Verilog HDL assignment warning at montinvp2.v(91): truncated value with size 32 to match size of target (10)" {  } { { "rtl/montinvp2.v" "" { Text "D:/Paper/ECC Revised/eccrevised/mdsim/qtus_ecc_5/rtl/montinvp2.v" 91 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1672656556224 "|ecc_top|ecc_core:iecc_core|aluwrap:ialuwrap|montinv:imontinv|montinvp2:phase2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 montinvp2.v(92) " "Verilog HDL assignment warning at montinvp2.v(92): truncated value with size 32 to match size of target (1)" {  } { { "rtl/montinvp2.v" "" { Text "D:/Paper/ECC Revised/eccrevised/mdsim/qtus_ecc_5/rtl/montinvp2.v" 92 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1672656556224 "|ecc_top|ecc_core:iecc_core|aluwrap:ialuwrap|montinv:imontinv|montinvp2:phase2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 montinvp2.v(109) " "Verilog HDL assignment warning at montinvp2.v(109): truncated value with size 32 to match size of target (1)" {  } { { "rtl/montinvp2.v" "" { Text "D:/Paper/ECC Revised/eccrevised/mdsim/qtus_ecc_5/rtl/montinvp2.v" 109 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1672656556224 "|ecc_top|ecc_core:iecc_core|aluwrap:ialuwrap|montinv:imontinv|montinvp2:phase2"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cswap ecc_core:iecc_core\|aluwrap:ialuwrap\|cswap:icswap " "Elaborating entity \"cswap\" for hierarchy \"ecc_core:iecc_core\|aluwrap:ialuwrap\|cswap:icswap\"" {  } { { "rtl/aluwrap.v" "icswap" { Text "D:/Paper/ECC Revised/eccrevised/mdsim/qtus_ecc_5/rtl/aluwrap.v" 461 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1672656556334 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 cswap.v(63) " "Verilog HDL assignment warning at cswap.v(63): truncated value with size 32 to match size of target (1)" {  } { { "rtl/cswap.v" "" { Text "D:/Paper/ECC Revised/eccrevised/mdsim/qtus_ecc_5/rtl/cswap.v" 63 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1672656556337 "|ecc_top|ecc_core:iecc_core|aluwrap:ialuwrap|cswap:icswap"}
{ "Info" "IOPT_INFERENCING_SUMMARY" "1 " "Inferred 1 megafunctions from design logic" { { "Info" "IINFER_ALTSYNCRAM_INFERRED" "ecc_core:iecc_core\|auc_wrap:iauc_wrap\|alram113x:ialram113x\|alram112x:ialram112x\|mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"ecc_core:iecc_core\|auc_wrap:iauc_wrap\|alram113x:ialram113x\|alram112x:ialram112x\|mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1672656569045 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 256 " "Parameter WIDTH_A set to 256" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1672656569045 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 5 " "Parameter WIDTHAD_A set to 5" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1672656569045 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 32 " "Parameter NUMWORDS_A set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1672656569045 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 256 " "Parameter WIDTH_B set to 256" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1672656569045 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 5 " "Parameter WIDTHAD_B set to 5" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1672656569045 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 32 " "Parameter NUMWORDS_B set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1672656569045 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1672656569045 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1672656569045 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1672656569045 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1672656569045 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1672656569045 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1672656569045 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1672656569045 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1672656569045 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1672656569045 ""}  } {  } 0 19000 "Inferred %1!d! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1672656569045 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ecc_core:iecc_core\|auc_wrap:iauc_wrap\|alram113x:ialram113x\|alram112x:ialram112x\|altsyncram:mem_rtl_0 " "Elaborated megafunction instantiation \"ecc_core:iecc_core\|auc_wrap:iauc_wrap\|alram113x:ialram113x\|alram112x:ialram112x\|altsyncram:mem_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1672656569090 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ecc_core:iecc_core\|auc_wrap:iauc_wrap\|alram113x:ialram113x\|alram112x:ialram112x\|altsyncram:mem_rtl_0 " "Instantiated megafunction \"ecc_core:iecc_core\|auc_wrap:iauc_wrap\|alram113x:ialram113x\|alram112x:ialram112x\|altsyncram:mem_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1672656569090 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 256 " "Parameter \"WIDTH_A\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1672656569090 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 5 " "Parameter \"WIDTHAD_A\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1672656569090 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 32 " "Parameter \"NUMWORDS_A\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1672656569090 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 256 " "Parameter \"WIDTH_B\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1672656569090 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 5 " "Parameter \"WIDTHAD_B\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1672656569090 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 32 " "Parameter \"NUMWORDS_B\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1672656569090 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1672656569090 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1672656569090 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1672656569090 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1672656569090 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK0 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1672656569090 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1672656569090 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1672656569090 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter \"READ_DURING_WRITE_MODE_MIXED_PORTS\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1672656569090 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1672656569090 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_e6n1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_e6n1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_e6n1 " "Found entity 1: altsyncram_e6n1" {  } { { "db/altsyncram_e6n1.tdf" "" { Text "D:/Paper/ECC Revised/eccrevised/mdsim/qtus_ecc_5/db/altsyncram_e6n1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1672656569147 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1672656569147 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "3 " "3 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1672656569408 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1672656578450 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "528 " "528 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1672656598757 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1672656600739 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1672656600739 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "23704 " "Implemented 23704 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "8 " "Implemented 8 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1672656602264 ""} { "Info" "ICUT_CUT_TM_OPINS" "3 " "Implemented 3 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1672656602264 ""} { "Info" "ICUT_CUT_TM_LCELLS" "23437 " "Implemented 23437 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1672656602264 ""} { "Info" "ICUT_CUT_TM_RAMS" "256 " "Implemented 256 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1672656602264 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1672656602264 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 91 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 91 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5211 " "Peak virtual memory: 5211 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1672656602363 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Jan  2 17:50:02 2023 " "Processing ended: Mon Jan  2 17:50:02 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1672656602363 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:54 " "Elapsed time: 00:00:54" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1672656602363 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:02:00 " "Total CPU time (on all processors): 00:02:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1672656602363 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1672656602363 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1672656603491 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 21.1.1 Build 850 06/23/2022 SJ Standard Edition " "Version 21.1.1 Build 850 06/23/2022 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1672656603491 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Jan  2 17:50:03 2023 " "Processing started: Mon Jan  2 17:50:03 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1672656603491 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1672656603491 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off ecc_top -c ecc_top " "Command: quartus_fit --read_settings_files=off --write_settings_files=off ecc_top -c ecc_top" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1672656603491 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1672656603540 ""}
{ "Info" "0" "" "Project  = ecc_top" {  } {  } 0 0 "Project  = ecc_top" 0 0 "Fitter" 0 0 1672656603540 ""}
{ "Info" "0" "" "Revision = ecc_top" {  } {  } 0 0 "Revision = ecc_top" 0 0 "Fitter" 0 0 1672656603540 ""}
{ "Info" "IQCU_OPT_MODE_DESCRIPTION" "Aggressive Performance timing performance increased logic area and compilation time " "Aggressive Performance optimization mode selected -- timing performance will be prioritized at the potential cost of increased logic area and compilation time" {  } {  } 0 16303 "%1!s! optimization mode selected -- %2!s! will be prioritized at the potential cost of %3!s!" 0 0 "Fitter" 0 -1 1672656603887 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1672656603898 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 16 " "Parallel compilation is enabled and will use 16 of the 16 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1672656603898 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "ecc_top 5CSXFC6D6F31C6 " "Selected device 5CSXFC6D6F31C6 for design \"ecc_top\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1672656603996 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1672656604027 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1672656604027 ""}
{ "Info" "IFITCC_FITCC_INFO_STANDARD_FIT_COMPILATION_ON" "" "Fitter is performing a Standard Fit compilation using maximum Fitter effort to optimize design performance" {  } {  } 0 171004 "Fitter is performing a Standard Fit compilation using maximum Fitter effort to optimize design performance" 0 0 "Fitter" 0 -1 1672656604443 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1672656604907 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1672656605145 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "11 11 " "No exact pin location assignment(s) for 11 pins of 11 total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." {  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." 0 0 "Fitter" 0 -1 1672656605589 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_START_INFO" "" "Starting Fitter periphery placement operations" {  } {  } 0 184020 "Starting Fitter periphery placement operations" 0 0 "Fitter" 0 -1 1672656612790 ""}
{ "Info" "ICCLK_CLOCKS_TOP_AUTO" "1  (1 global) " "Automatically promoted 1 clock (1 global)" { { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "clk~inputCLKENA0 15663 global CLKCTRL_G10 " "clk~inputCLKENA0 with 15663 fanout uses global clock CLKCTRL_G10" {  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Design Software" 0 -1 1672656613434 ""}  } {  } 0 11191 "Automatically promoted %1!d! clock%2!s! %3!s!" 0 0 "Fitter" 0 -1 1672656613434 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_END_INFO" "00:00:00 " "Fitter periphery placement operations ending: elapsed time is 00:00:00" {  } {  } 0 184021 "Fitter periphery placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1672656613435 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1672656613564 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1672656613609 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1672656613693 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1672656613778 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1672656613778 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MAC_RAM_PACKING" "" "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" {  } {  } 1 176246 "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1672656613818 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "ecc_top.sdc " "Synopsys Design Constraints File file not found: 'ecc_top.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1672656614943 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1672656614944 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1672656615374 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1672656615374 ""}
{ "Info" "ISTA_DEFAULT_TDC_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- optimizing circuit to achieve the following default global requirements" { { "Info" "ISTA_ASSUMED_DEFAULT_TDC_REQUIREMENT" "" "Assuming a default timing requirement" {  } {  } 0 332127 "Assuming a default timing requirement" 0 0 "Design Software" 0 -1 1672656615379 ""}  } {  } 0 332128 "Timing requirements not specified -- optimizing circuit to achieve the following default global requirements" 0 0 "Fitter" 0 -1 1672656615379 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 1 clocks " "Found 1 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1672656615379 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1672656615379 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   1.000          clk " "   1.000          clk" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1672656615379 ""}  } {  } 0 332111 "%1!s!" 0 0 "Fitter" 0 -1 1672656615379 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MAC_RAM_PACKING" "" "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" {  } {  } 1 176247 "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1672656616910 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1672656616950 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1672656616950 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_START" "speed " "Starting physical synthesis optimizations for speed" {  } {  } 0 128000 "Starting physical synthesis optimizations for %1!s!" 0 0 "Fitter" 0 -1 1672656617108 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_ALGO_START" "register retiming " "Starting physical synthesis algorithm register retiming" {  } {  } 0 128002 "Starting physical synthesis algorithm %1!s!" 0 0 "Fitter" 0 -1 1672656619102 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_ALGO_END_SLACK" "register retiming 0 " "Physical synthesis algorithm register retiming complete: estimated slack improvement of 0 ps" {  } {  } 0 128003 "Physical synthesis algorithm %1!s! complete: estimated slack improvement of %2!d! ps" 0 0 "Fitter" 0 -1 1672656620924 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_ALGO_START" "combinational resynthesis using boolean division " "Starting physical synthesis algorithm combinational resynthesis using boolean division" {  } {  } 0 128002 "Starting physical synthesis algorithm %1!s!" 0 0 "Fitter" 0 -1 1672656620935 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_ALGO_END_SLACK" "combinational resynthesis using boolean division 1 " "Physical synthesis algorithm combinational resynthesis using boolean division complete: estimated slack improvement of 1 ps" {  } {  } 0 128003 "Physical synthesis algorithm %1!s! complete: estimated slack improvement of %2!d! ps" 0 0 "Fitter" 0 -1 1672656632669 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_ALGO_START" "register retiming " "Starting physical synthesis algorithm register retiming" {  } {  } 0 128002 "Starting physical synthesis algorithm %1!s!" 0 0 "Fitter" 0 -1 1672656632670 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_ALGO_END_SLACK" "register retiming 0 " "Physical synthesis algorithm register retiming complete: estimated slack improvement of 0 ps" {  } {  } 0 128003 "Physical synthesis algorithm %1!s! complete: estimated slack improvement of %2!d! ps" 0 0 "Fitter" 0 -1 1672656634521 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_ALGO_START" "combinational resynthesis using boolean division " "Starting physical synthesis algorithm combinational resynthesis using boolean division" {  } {  } 0 128002 "Starting physical synthesis algorithm %1!s!" 0 0 "Fitter" 0 -1 1672656634534 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_ALGO_END_SLACK" "combinational resynthesis using boolean division 0 " "Physical synthesis algorithm combinational resynthesis using boolean division complete: estimated slack improvement of 0 ps" {  } {  } 0 128003 "Physical synthesis algorithm %1!s! complete: estimated slack improvement of %2!d! ps" 0 0 "Fitter" 0 -1 1672656646531 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_END" "speed 00:00:32 " "Physical synthesis optimizations for speed complete: elapsed time is 00:00:32" {  } {  } 0 128001 "Physical synthesis optimizations for %1!s! complete: elapsed time is %2!s!" 0 0 "Fitter" 0 -1 1672656648835 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1672656649381 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1672656649534 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1672656649534 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MAC_RAM_PACKING" "" "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" {  } {  } 1 176246 "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1672656649587 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MAC_RAM_PACKING" "" "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" {  } {  } 1 176247 "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1672656651983 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1672656652037 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1672656652037 ""}
{ "Info" "IFSV_FITTER_PREPARATION_END" "00:00:48 " "Fitter preparation operations ending: elapsed time is 00:00:48" {  } {  } 0 11798 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1672656652723 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1672656656214 ""}
{ "Info" "IVPR20K_VPR_APL_ENABLED" "" "The Fitter is using Advanced Physical Optimization." {  } {  } 0 14951 "The Fitter is using Advanced Physical Optimization." 0 0 "Fitter" 0 -1 1672656659364 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:04:36 " "Fitter placement preparation operations ending: elapsed time is 00:04:36" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1672656932012 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1672657201708 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1672657241397 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:40 " "Fitter placement operations ending: elapsed time is 00:00:40" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1672657241397 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1672657246689 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "11 " "Router estimated average interconnect usage is 11% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "43 X11_Y35 X21_Y45 " "Router estimated peak interconnect usage is 43% of the available device resources in the region that extends from location X11_Y35 to location X21_Y45" {  } { { "loc" "" { Generic "D:/Paper/ECC Revised/eccrevised/mdsim/qtus_ecc_5/" { { 1 { 0 "Router estimated peak interconnect usage is 43% of the available device resources in the region that extends from location X11_Y35 to location X21_Y45"} { { 12 { 0 ""} 11 35 11 11 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1672657306885 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1672657306885 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:02:01 " "Fitter routing operations ending: elapsed time is 00:02:01" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1672657371624 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 47.97 " "Total time spent on timing analysis during the Fitter is 47.97 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1672657422937 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1672657423535 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1672657429216 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1672657429232 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1672657434413 ""}
{ "Info" "IFSV_FITTER_POST_OPERATION_END" "00:00:51 " "Fitter post-fit operations ending: elapsed time is 00:00:51" {  } {  } 0 11801 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1672657473227 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/Paper/ECC Revised/eccrevised/mdsim/qtus_ecc_5/output_files/ecc_top.fit.smsg " "Generated suppressed messages file D:/Paper/ECC Revised/eccrevised/mdsim/qtus_ecc_5/output_files/ecc_top.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1672657476804 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 4 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 4 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "8349 " "Peak virtual memory: 8349 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1672657484419 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Jan  2 18:04:44 2023 " "Processing ended: Mon Jan  2 18:04:44 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1672657484419 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:14:41 " "Elapsed time: 00:14:41" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1672657484419 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:41:37 " "Total CPU time (on all processors): 00:41:37" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1672657484419 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1672657484419 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1672657485886 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 21.1.1 Build 850 06/23/2022 SJ Standard Edition " "Version 21.1.1 Build 850 06/23/2022 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1672657485886 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Jan  2 18:04:45 2023 " "Processing started: Mon Jan  2 18:04:45 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1672657485886 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1672657485886 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off ecc_top -c ecc_top " "Command: quartus_asm --read_settings_files=off --write_settings_files=off ecc_top -c ecc_top" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1672657485886 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Assembler" 0 -1 1672657487441 ""}
{ "Warning" "WCPT_ASSEMBLER_DISABLED_IN_EVAL_MODE" "" "Can't generate programming files because you are currently using the Quartus Prime software in Evaluation Mode." {  } {  } 0 292011 "Can't generate programming files because you are currently using the Quartus Prime software in Evaluation Mode." 0 0 "Assembler" 0 -1 1672657487442 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 2 s Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4909 " "Peak virtual memory: 4909 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1672657487656 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Jan  2 18:04:47 2023 " "Processing ended: Mon Jan  2 18:04:47 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1672657487656 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1672657487656 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1672657487656 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1672657487656 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1672657488481 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1672657488849 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 21.1.1 Build 850 06/23/2022 SJ Standard Edition " "Version 21.1.1 Build 850 06/23/2022 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1672657488849 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Jan  2 18:04:48 2023 " "Processing started: Mon Jan  2 18:04:48 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1672657488849 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1672657488849 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta ecc_top -c ecc_top " "Command: quartus_sta ecc_top -c ecc_top" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1672657488849 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1672657488905 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1672657490340 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 16 " "Parallel compilation is enabled and will use 16 of the 16 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1672657490340 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1672657490368 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1672657490368 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "ecc_top.sdc " "Synopsys Design Constraints File file not found: 'ecc_top.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Timing Analyzer" 0 -1 1672657491847 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1672657491848 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clk clk " "create_clock -period 1.000 -name clk clk" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1672657491922 ""}  } {  } 0 332105 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1672657491922 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Timing Analyzer" 0 -1 1672657492170 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1672657492170 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1672657492175 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 85C Model" 0 0 "Timing Analyzer" 0 0 1672657492216 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1672657493935 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1672657493935 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -36.202 " "Worst-case setup slack is -36.202" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1672657493937 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1672657493937 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -36.202          -84430.913 clk  " "  -36.202          -84430.913 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1672657493937 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1672657493937 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.290 " "Worst-case hold slack is 0.290" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1672657494056 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1672657494056 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.290               0.000 clk  " "    0.290               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1672657494056 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1672657494056 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1672657494059 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1672657494062 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -2.636 " "Worst-case minimum pulse width slack is -2.636" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1672657494073 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1672657494073 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.636           -9360.007 clk  " "   -2.636           -9360.007 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1672657494073 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1672657494073 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 8 synchronizer chains. " "Report Metastability: Found 8 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Design MTBF is not calculated because the design doesn't meet its timing requirements. " "Design MTBF is not calculated because the design doesn't meet its timing requirements." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1672657494401 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1672657494401 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 0C Model" 0 0 "Timing Analyzer" 0 0 1672657494422 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1672657494483 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1672657500389 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1672657502070 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1672657502561 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1672657502561 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -34.993 " "Worst-case setup slack is -34.993" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1672657502563 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1672657502563 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -34.993          -81435.507 clk  " "  -34.993          -81435.507 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1672657502563 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1672657502563 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.243 " "Worst-case hold slack is 0.243" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1672657502751 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1672657502751 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.243               0.000 clk  " "    0.243               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1672657502751 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1672657502751 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1672657502755 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1672657502759 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -2.636 " "Worst-case minimum pulse width slack is -2.636" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1672657502774 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1672657502774 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.636          -10170.239 clk  " "   -2.636          -10170.239 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1672657502774 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1672657502774 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 8 synchronizer chains. " "Report Metastability: Found 8 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Design MTBF is not calculated because the design doesn't meet its timing requirements. " "Design MTBF is not calculated because the design doesn't meet its timing requirements." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1672657503273 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1672657503273 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 85C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 85C Model" 0 0 "Timing Analyzer" 0 0 1672657503297 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1672657503586 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1672657509655 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1672657511083 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1672657511260 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1672657511260 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -21.176 " "Worst-case setup slack is -21.176" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1672657511270 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1672657511270 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -21.176          -48427.622 clk  " "  -21.176          -48427.622 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1672657511270 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1672657511270 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.177 " "Worst-case hold slack is 0.177" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1672657511455 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1672657511455 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.177               0.000 clk  " "    0.177               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1672657511455 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1672657511455 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1672657511458 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1672657511461 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -2.636 " "Worst-case minimum pulse width slack is -2.636" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1672657511478 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1672657511478 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.636           -2384.506 clk  " "   -2.636           -2384.506 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1672657511478 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1672657511478 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 8 synchronizer chains. " "Report Metastability: Found 8 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Design MTBF is not calculated because the design doesn't meet its timing requirements. " "Design MTBF is not calculated because the design doesn't meet its timing requirements." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1672657511979 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1672657511979 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 0C Model" 0 0 "Timing Analyzer" 0 0 1672657512003 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1672657512972 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1672657513145 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1672657513145 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -18.752 " "Worst-case setup slack is -18.752" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1672657513156 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1672657513156 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -18.752          -41915.166 clk  " "  -18.752          -41915.166 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1672657513156 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1672657513156 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.153 " "Worst-case hold slack is 0.153" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1672657513328 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1672657513328 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.153               0.000 clk  " "    0.153               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1672657513328 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1672657513328 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1672657513331 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1672657513335 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -2.636 " "Worst-case minimum pulse width slack is -2.636" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1672657513354 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1672657513354 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.636           -2415.772 clk  " "   -2.636           -2415.772 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1672657513354 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1672657513354 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 8 synchronizer chains. " "Report Metastability: Found 8 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Design MTBF is not calculated because the design doesn't meet its timing requirements. " "Design MTBF is not calculated because the design doesn't meet its timing requirements." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1672657513854 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1672657513854 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1672657515516 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1672657515618 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 6 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5705 " "Peak virtual memory: 5705 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1672657515935 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Jan  2 18:05:15 2023 " "Processing ended: Mon Jan  2 18:05:15 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1672657515935 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:27 " "Elapsed time: 00:00:27" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1672657515935 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:02:04 " "Total CPU time (on all processors): 00:02:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1672657515935 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1672657515935 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 103 s " "Quartus Prime Full Compilation was successful. 0 errors, 103 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1672657516972 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1672670901938 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Netlist Viewers Preprocess Quartus Prime " "Running Quartus Prime Netlist Viewers Preprocess" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 21.1.1 Build 850 06/23/2022 SJ Standard Edition " "Version 21.1.1 Build 850 06/23/2022 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1672670901938 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Jan  2 21:48:21 2023 " "Processing started: Mon Jan  2 21:48:21 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1672670901938 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Netlist Viewers Preprocess" 0 -1 1672670901938 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_npp ecc_top -c ecc_top --netlist_type=sgate " "Command: quartus_npp ecc_top -c ecc_top --netlist_type=sgate" {  } {  } 0 0 "Command: %1!s!" 0 0 "Netlist Viewers Preprocess" 0 -1 1672670901938 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Netlist Viewers Preprocess" 0 -1 1672670902777 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Netlist Viewers Preprocess 0 s 1  Quartus Prime " "Quartus Prime Netlist Viewers Preprocess was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4657 " "Peak virtual memory: 4657 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1672670906325 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Jan  2 21:48:26 2023 " "Processing ended: Mon Jan  2 21:48:26 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1672670906325 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:05 " "Elapsed time: 00:00:05" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1672670906325 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1672670906325 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Netlist Viewers Preprocess" 0 -1 1672670906325 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1672670944895 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Netlist Viewers Preprocess Quartus Prime " "Running Quartus Prime Netlist Viewers Preprocess" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 21.1.1 Build 850 06/23/2022 SJ Standard Edition " "Version 21.1.1 Build 850 06/23/2022 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1672670944896 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Jan  2 21:49:04 2023 " "Processing started: Mon Jan  2 21:49:04 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1672670944896 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Netlist Viewers Preprocess" 0 -1 1672670944896 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_npp ecc_top -c ecc_top --netlist_type=sm_process " "Command: quartus_npp ecc_top -c ecc_top --netlist_type=sm_process" {  } {  } 0 0 "Command: %1!s!" 0 0 "Netlist Viewers Preprocess" 0 -1 1672670944896 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Netlist Viewers Preprocess" 0 -1 1672670945059 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Netlist Viewers Preprocess 0 s 1  Quartus Prime " "Quartus Prime Netlist Viewers Preprocess was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4612 " "Peak virtual memory: 4612 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1672670945533 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Jan  2 21:49:05 2023 " "Processing ended: Mon Jan  2 21:49:05 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1672670945533 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1672670945533 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1672670945533 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Netlist Viewers Preprocess" 0 -1 1672670945533 ""}
