library ieee;
use ieee.std_logic_1164.all;
use ieee.std_logic_unsigned.all;

entity fpga4_lmt_top_tb is
end fpga4_lmt_top_tb;

architecture arch of fpga4_lmt_top_tb is
    component fpga4_lmt_top is
        generic (
            ratio : integer := 1000
        );
        port(
            clk : in std_logic;
            row : in std_logic_vector(3 downto 0);
            column : out std_logic_vector(3 downto 0);
            led_drive : out std_logic_vector(6 downto 0);
            led_sel : out std_logic
        );
    end component;
    signal clk :  std_logic;
    signal row :  std_logic_vector(3 downto 0);
    signal column :  std_logic_vector(3 downto 0);
    signal led_drive :  std_logic_vector(6 downto 0);
    signal led_sel :  std_logic;

begin
    u : fpga4_lmt_top generic map (ratio=>2) port map (clk,row,column,led_drive,led_sel);

    clock : process
    begin
        clk <= '0';
        wait for 5 ns;
        clk <= '1';
        wait for 5 ns;
    end process ; -- clock

    row_input : process
    begin
        row <= "0111";
        wait for 100 ns;
        row <= "1111";
        wait for 1000 ns;
        row <= "1011";
        wait for 100 ns;
        row <= "1111";
        wait for 1000 ns;
        row <= "1101";
        wait for 100 ns;
        row <= "1111";
        wait for 1000 ns;
        row <= "1110";
        wait for 100 ns;
        row <= "1111";
        wait for 1000 ns;
    end process;  -- row_input

end arch ; -- arch