#-----------------------------------------------------------
# Vivado v2018.2 (64-bit)
# SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
# IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
# Start of session at: Mon Aug 13 16:14:11 2018
# Process ID: 129284
# Current directory: C:/xup/embedded/2018_2_microblz/lab3/lab3.runs/synth_1
# Command line: vivado.exe -log system_wrapper.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source system_wrapper.tcl
# Log file: C:/xup/embedded/2018_2_microblz/lab3/lab3.runs/synth_1/system_wrapper.vds
# Journal file: C:/xup/embedded/2018_2_microblz/lab3/lab3.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source system_wrapper.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/xup/embedded/2018_2_microblz'.
WARNING: [IP_Flow 19-3656] If you move the project, the path for repository 'c:/xup/embedded/2018_2_microblz' may become invalid. A better location for the repository would be in a path adjacent to the project. (Current project location is 'c:/xup/embedded/2018_2_microblz/lab3/lab3.runs/synth_1'.)
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2018.2/data/ip'.
add_files: Time (s): cpu = 00:00:08 ; elapsed = 00:00:15 . Memory (MB): peak = 385.980 ; gain = 64.199
Command: synth_design -top system_wrapper -part xc7a100tcsg324-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 129092 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:17 ; elapsed = 00:00:25 . Memory (MB): peak = 503.211 ; gain = 110.332
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'system_wrapper' [C:/xup/embedded/2018_2_microblz/lab3/lab3.srcs/sources_1/bd/system/hdl/system_wrapper.v:12]
INFO: [Synth 8-6157] synthesizing module 'system' [C:/xup/embedded/2018_2_microblz/lab3/lab3.srcs/sources_1/bd/system/synth/system.v:2431]
INFO: [Synth 8-638] synthesizing module 'system_axi_bram_ctrl_0_0' [c:/xup/embedded/2018_2_microblz/lab3/lab3.srcs/sources_1/bd/system/ip/system_axi_bram_ctrl_0_0/synth/system_axi_bram_ctrl_0_0.vhd:104]
	Parameter C_BRAM_INST_MODE bound to: EXTERNAL - type: string 
	Parameter C_MEMORY_DEPTH bound to: 2048 - type: integer 
	Parameter C_BRAM_ADDR_WIDTH bound to: 11 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 13 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_S_AXI_PROTOCOL bound to: AXI4 - type: string 
	Parameter C_S_AXI_SUPPORTS_NARROW_BURST bound to: 0 - type: integer 
	Parameter C_SINGLE_PORT_BRAM bound to: 1 - type: integer 
	Parameter C_FAMILY bound to: artix7 - type: string 
	Parameter C_SELECT_XPM bound to: 1 - type: integer 
	Parameter C_S_AXI_CTRL_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_CTRL_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_ECC bound to: 0 - type: integer 
	Parameter C_ECC_TYPE bound to: 0 - type: integer 
	Parameter C_FAULT_INJECT bound to: 0 - type: integer 
	Parameter C_ECC_ONOFF_RESET_VALUE bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'axi_bram_ctrl' declared at 'c:/xup/embedded/2018_2_microblz/lab3/lab3.srcs/sources_1/bd/system/ipshared/6db1/hdl/axi_bram_ctrl_v4_0_rfs.vhd:23737' bound to instance 'U0' of component 'axi_bram_ctrl' [c:/xup/embedded/2018_2_microblz/lab3/lab3.srcs/sources_1/bd/system/ip/system_axi_bram_ctrl_0_0/synth/system_axi_bram_ctrl_0_0.vhd:254]
INFO: [Synth 8-638] synthesizing module 'axi_bram_ctrl' [c:/xup/embedded/2018_2_microblz/lab3/lab3.srcs/sources_1/bd/system/ipshared/6db1/hdl/axi_bram_ctrl_v4_0_rfs.vhd:23907]
	Parameter C_BRAM_INST_MODE bound to: EXTERNAL - type: string 
	Parameter C_MEMORY_DEPTH bound to: 2048 - type: integer 
	Parameter C_BRAM_ADDR_WIDTH bound to: 11 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 13 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_S_AXI_PROTOCOL bound to: AXI4 - type: string 
	Parameter C_S_AXI_SUPPORTS_NARROW_BURST bound to: 0 - type: integer 
	Parameter C_SINGLE_PORT_BRAM bound to: 1 - type: integer 
	Parameter C_FAMILY bound to: artix7 - type: string 
	Parameter C_SELECT_XPM bound to: 1 - type: integer 
	Parameter C_S_AXI_CTRL_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_CTRL_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_ECC bound to: 0 - type: integer 
	Parameter C_ECC_TYPE bound to: 0 - type: integer 
	Parameter C_FAULT_INJECT bound to: 0 - type: integer 
	Parameter C_ECC_ONOFF_RESET_VALUE bound to: 0 - type: integer 
INFO: [Synth 8-638] synthesizing module 'axi_bram_ctrl_top' [c:/xup/embedded/2018_2_microblz/lab3/lab3.srcs/sources_1/bd/system/ipshared/6db1/hdl/axi_bram_ctrl_v4_0_rfs.vhd:22907]
	Parameter C_BRAM_ADDR_WIDTH bound to: 11 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 13 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_S_AXI_PROTOCOL bound to: AXI4 - type: string 
	Parameter C_S_AXI_SUPPORTS_NARROW_BURST bound to: 0 - type: integer 
	Parameter C_SINGLE_PORT_BRAM bound to: 1 - type: integer 
	Parameter C_S_AXI_CTRL_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_CTRL_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_ECC bound to: 0 - type: integer 
	Parameter C_ECC_TYPE bound to: 0 - type: integer 
	Parameter C_FAULT_INJECT bound to: 0 - type: integer 
	Parameter C_ECC_ONOFF_RESET_VALUE bound to: 0 - type: integer 
INFO: [Synth 8-638] synthesizing module 'full_axi' [c:/xup/embedded/2018_2_microblz/lab3/lab3.srcs/sources_1/bd/system/ipshared/6db1/hdl/axi_bram_ctrl_v4_0_rfs.vhd:21852]
	Parameter C_S_AXI_ADDR_WIDTH bound to: 13 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_S_AXI_PROTOCOL bound to: AXI4 - type: string 
	Parameter C_S_AXI_SUPPORTS_NARROW_BURST bound to: 0 - type: integer 
	Parameter C_SINGLE_PORT_BRAM bound to: 1 - type: integer 
	Parameter C_S_AXI_CTRL_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_CTRL_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_ECC bound to: 0 - type: integer 
	Parameter C_ECC_WIDTH bound to: 0 - type: integer 
	Parameter C_ECC_TYPE bound to: 0 - type: integer 
	Parameter C_FAULT_INJECT bound to: 0 - type: integer 
	Parameter C_ECC_ONOFF_RESET_VALUE bound to: 0 - type: integer 
	Parameter C_ENABLE_AXI_CTRL_REG_IF bound to: 0 - type: integer 
	Parameter C_CE_FAILING_REGISTERS bound to: 0 - type: integer 
	Parameter C_UE_FAILING_REGISTERS bound to: 0 - type: integer 
	Parameter C_ECC_STATUS_REGISTERS bound to: 0 - type: integer 
	Parameter C_ECC_ONOFF_REGISTER bound to: 0 - type: integer 
	Parameter C_CE_COUNTER_WIDTH bound to: 0 - type: integer 
INFO: [Synth 8-3919] null assignment ignored [c:/xup/embedded/2018_2_microblz/lab3/lab3.srcs/sources_1/bd/system/ipshared/6db1/hdl/axi_bram_ctrl_v4_0_rfs.vhd:21920]
INFO: [Synth 8-638] synthesizing module 'sng_port_arb' [c:/xup/embedded/2018_2_microblz/lab3/lab3.srcs/sources_1/bd/system/ipshared/6db1/hdl/axi_bram_ctrl_v4_0_rfs.vhd:9219]
	Parameter C_S_AXI_ADDR_WIDTH bound to: 13 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'sng_port_arb' (1#1) [c:/xup/embedded/2018_2_microblz/lab3/lab3.srcs/sources_1/bd/system/ipshared/6db1/hdl/axi_bram_ctrl_v4_0_rfs.vhd:9219]
INFO: [Synth 8-638] synthesizing module 'wr_chnl' [c:/xup/embedded/2018_2_microblz/lab3/lab3.srcs/sources_1/bd/system/ipshared/6db1/hdl/axi_bram_ctrl_v4_0_rfs.vhd:17016]
	Parameter C_AXI_ADDR_WIDTH bound to: 13 - type: integer 
	Parameter C_BRAM_ADDR_ADJUST_FACTOR bound to: 2 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_S_AXI_SUPPORTS_NARROW bound to: 0 - type: integer 
	Parameter C_S_AXI_PROTOCOL bound to: AXI4 - type: string 
	Parameter C_SINGLE_PORT_BRAM bound to: 1 - type: integer 
	Parameter C_ECC bound to: 0 - type: integer 
	Parameter C_ECC_WIDTH bound to: 0 - type: integer 
	Parameter C_ECC_TYPE bound to: 0 - type: integer 
INFO: [Synth 8-506] null port 'FaultInjectECC' ignored [c:/xup/embedded/2018_2_microblz/lab3/lab3.srcs/sources_1/bd/system/ipshared/6db1/hdl/axi_bram_ctrl_v4_0_rfs.vhd:16983]
INFO: [Synth 8-638] synthesizing module 'wrap_brst' [c:/xup/embedded/2018_2_microblz/lab3/lab3.srcs/sources_1/bd/system/ipshared/6db1/hdl/axi_bram_ctrl_v4_0_rfs.vhd:10218]
	Parameter C_AXI_ADDR_WIDTH bound to: 13 - type: integer 
	Parameter C_BRAM_ADDR_ADJUST_FACTOR bound to: 2 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'wrap_brst' (2#1) [c:/xup/embedded/2018_2_microblz/lab3/lab3.srcs/sources_1/bd/system/ipshared/6db1/hdl/axi_bram_ctrl_v4_0_rfs.vhd:10218]
INFO: [Synth 8-638] synthesizing module 'axi_bram_ctrl_v4_0_14_SRL_FIFO' [c:/xup/embedded/2018_2_microblz/lab3/lab3.srcs/sources_1/bd/system/ipshared/6db1/hdl/axi_bram_ctrl_v4_0_rfs.vhd:133]
	Parameter C_DATA_BITS bound to: 1 - type: integer 
	Parameter C_DEPTH bound to: 8 - type: integer 
	Parameter C_XON bound to: 0 - type: bool 
INFO: [Synth 8-3491] module 'FDR' declared at 'C:/Xilinx/Vivado/2018.2/scripts/rt/data/unisim_comp.v:3953' bound to instance 'Data_Exists_DFF' of component 'FDR' [c:/xup/embedded/2018_2_microblz/lab3/lab3.srcs/sources_1/bd/system/ipshared/6db1/hdl/axi_bram_ctrl_v4_0_rfs.vhd:230]
INFO: [Synth 8-6157] synthesizing module 'FDR' [C:/Xilinx/Vivado/2018.2/scripts/rt/data/unisim_comp.v:3953]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-6155] done synthesizing module 'FDR' (3#1) [C:/Xilinx/Vivado/2018.2/scripts/rt/data/unisim_comp.v:3953]
INFO: [Synth 8-3491] module 'MUXCY_L' declared at 'C:/Xilinx/Vivado/2018.2/scripts/rt/data/unisim_comp.v:26641' bound to instance 'MUXCY_L_I' of component 'MUXCY_L' [c:/xup/embedded/2018_2_microblz/lab3/lab3.srcs/sources_1/bd/system/ipshared/6db1/hdl/axi_bram_ctrl_v4_0_rfs.vhd:247]
INFO: [Synth 8-6157] synthesizing module 'MUXCY_L' [C:/Xilinx/Vivado/2018.2/scripts/rt/data/unisim_comp.v:26641]
INFO: [Synth 8-6155] done synthesizing module 'MUXCY_L' (4#1) [C:/Xilinx/Vivado/2018.2/scripts/rt/data/unisim_comp.v:26641]
INFO: [Synth 8-3491] module 'XORCY' declared at 'C:/Xilinx/Vivado/2018.2/scripts/rt/data/unisim_comp.v:52723' bound to instance 'XORCY_I' of component 'XORCY' [c:/xup/embedded/2018_2_microblz/lab3/lab3.srcs/sources_1/bd/system/ipshared/6db1/hdl/axi_bram_ctrl_v4_0_rfs.vhd:254]
INFO: [Synth 8-6157] synthesizing module 'XORCY' [C:/Xilinx/Vivado/2018.2/scripts/rt/data/unisim_comp.v:52723]
INFO: [Synth 8-6155] done synthesizing module 'XORCY' (5#1) [C:/Xilinx/Vivado/2018.2/scripts/rt/data/unisim_comp.v:52723]
INFO: [Synth 8-3491] module 'FDRE' declared at 'C:/Xilinx/Vivado/2018.2/scripts/rt/data/unisim_comp.v:3966' bound to instance 'FDRE_I' of component 'FDRE' [c:/xup/embedded/2018_2_microblz/lab3/lab3.srcs/sources_1/bd/system/ipshared/6db1/hdl/axi_bram_ctrl_v4_0_rfs.vhd:260]
INFO: [Synth 8-6157] synthesizing module 'FDRE' [C:/Xilinx/Vivado/2018.2/scripts/rt/data/unisim_comp.v:3966]
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-6155] done synthesizing module 'FDRE' (6#1) [C:/Xilinx/Vivado/2018.2/scripts/rt/data/unisim_comp.v:3966]
INFO: [Synth 8-3491] module 'MUXCY_L' declared at 'C:/Xilinx/Vivado/2018.2/scripts/rt/data/unisim_comp.v:26641' bound to instance 'MUXCY_L_I' of component 'MUXCY_L' [c:/xup/embedded/2018_2_microblz/lab3/lab3.srcs/sources_1/bd/system/ipshared/6db1/hdl/axi_bram_ctrl_v4_0_rfs.vhd:247]
INFO: [Synth 8-3491] module 'XORCY' declared at 'C:/Xilinx/Vivado/2018.2/scripts/rt/data/unisim_comp.v:52723' bound to instance 'XORCY_I' of component 'XORCY' [c:/xup/embedded/2018_2_microblz/lab3/lab3.srcs/sources_1/bd/system/ipshared/6db1/hdl/axi_bram_ctrl_v4_0_rfs.vhd:254]
INFO: [Synth 8-3491] module 'FDRE' declared at 'C:/Xilinx/Vivado/2018.2/scripts/rt/data/unisim_comp.v:3966' bound to instance 'FDRE_I' of component 'FDRE' [c:/xup/embedded/2018_2_microblz/lab3/lab3.srcs/sources_1/bd/system/ipshared/6db1/hdl/axi_bram_ctrl_v4_0_rfs.vhd:260]
INFO: [Synth 8-3491] module 'MUXCY_L' declared at 'C:/Xilinx/Vivado/2018.2/scripts/rt/data/unisim_comp.v:26641' bound to instance 'MUXCY_L_I' of component 'MUXCY_L' [c:/xup/embedded/2018_2_microblz/lab3/lab3.srcs/sources_1/bd/system/ipshared/6db1/hdl/axi_bram_ctrl_v4_0_rfs.vhd:247]
INFO: [Synth 8-3491] module 'XORCY' declared at 'C:/Xilinx/Vivado/2018.2/scripts/rt/data/unisim_comp.v:52723' bound to instance 'XORCY_I' of component 'XORCY' [c:/xup/embedded/2018_2_microblz/lab3/lab3.srcs/sources_1/bd/system/ipshared/6db1/hdl/axi_bram_ctrl_v4_0_rfs.vhd:254]
INFO: [Synth 8-3491] module 'FDRE' declared at 'C:/Xilinx/Vivado/2018.2/scripts/rt/data/unisim_comp.v:3966' bound to instance 'FDRE_I' of component 'FDRE' [c:/xup/embedded/2018_2_microblz/lab3/lab3.srcs/sources_1/bd/system/ipshared/6db1/hdl/axi_bram_ctrl_v4_0_rfs.vhd:260]
INFO: [Synth 8-3491] module 'MUXCY_L' declared at 'C:/Xilinx/Vivado/2018.2/scripts/rt/data/unisim_comp.v:26641' bound to instance 'MUXCY_L_I' of component 'MUXCY_L' [c:/xup/embedded/2018_2_microblz/lab3/lab3.srcs/sources_1/bd/system/ipshared/6db1/hdl/axi_bram_ctrl_v4_0_rfs.vhd:247]
INFO: [Synth 8-3491] module 'XORCY' declared at 'C:/Xilinx/Vivado/2018.2/scripts/rt/data/unisim_comp.v:52723' bound to instance 'XORCY_I' of component 'XORCY' [c:/xup/embedded/2018_2_microblz/lab3/lab3.srcs/sources_1/bd/system/ipshared/6db1/hdl/axi_bram_ctrl_v4_0_rfs.vhd:254]
INFO: [Synth 8-3491] module 'FDRE' declared at 'C:/Xilinx/Vivado/2018.2/scripts/rt/data/unisim_comp.v:3966' bound to instance 'FDRE_I' of component 'FDRE' [c:/xup/embedded/2018_2_microblz/lab3/lab3.srcs/sources_1/bd/system/ipshared/6db1/hdl/axi_bram_ctrl_v4_0_rfs.vhd:260]
INFO: [Synth 8-3491] module 'SRL16E' declared at 'C:/Xilinx/Vivado/2018.2/scripts/rt/data/unisim_comp.v:50711' bound to instance 'SRL16E_I' of component 'SRL16E' [c:/xup/embedded/2018_2_microblz/lab3/lab3.srcs/sources_1/bd/system/ipshared/6db1/hdl/axi_bram_ctrl_v4_0_rfs.vhd:271]
INFO: [Synth 8-6157] synthesizing module 'SRL16E' [C:/Xilinx/Vivado/2018.2/scripts/rt/data/unisim_comp.v:50711]
	Parameter INIT bound to: 16'b0000000000000000 
	Parameter IS_CLK_INVERTED bound to: 1'b0 
INFO: [Synth 8-6155] done synthesizing module 'SRL16E' (7#1) [C:/Xilinx/Vivado/2018.2/scripts/rt/data/unisim_comp.v:50711]
INFO: [Synth 8-256] done synthesizing module 'axi_bram_ctrl_v4_0_14_SRL_FIFO' (8#1) [c:/xup/embedded/2018_2_microblz/lab3/lab3.srcs/sources_1/bd/system/ipshared/6db1/hdl/axi_bram_ctrl_v4_0_rfs.vhd:133]
WARNING: [Synth 8-6014] Unused sequential element curr_awsize_reg_reg was removed.  [c:/xup/embedded/2018_2_microblz/lab3/lab3.srcs/sources_1/bd/system/ipshared/6db1/hdl/axi_bram_ctrl_v4_0_rfs.vhd:18172]
WARNING: [Synth 8-6014] Unused sequential element curr_awlen_reg_1_or_2_reg was removed.  [c:/xup/embedded/2018_2_microblz/lab3/lab3.srcs/sources_1/bd/system/ipshared/6db1/hdl/axi_bram_ctrl_v4_0_rfs.vhd:18449]
INFO: [Synth 8-256] done synthesizing module 'wr_chnl' (9#1) [c:/xup/embedded/2018_2_microblz/lab3/lab3.srcs/sources_1/bd/system/ipshared/6db1/hdl/axi_bram_ctrl_v4_0_rfs.vhd:17016]
INFO: [Synth 8-638] synthesizing module 'rd_chnl' [c:/xup/embedded/2018_2_microblz/lab3/lab3.srcs/sources_1/bd/system/ipshared/6db1/hdl/axi_bram_ctrl_v4_0_rfs.vhd:11498]
	Parameter C_AXI_ADDR_WIDTH bound to: 13 - type: integer 
	Parameter C_BRAM_ADDR_ADJUST_FACTOR bound to: 2 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_S_AXI_SUPPORTS_NARROW bound to: 0 - type: integer 
	Parameter C_S_AXI_PROTOCOL bound to: AXI4 - type: string 
	Parameter C_SINGLE_PORT_BRAM bound to: 1 - type: integer 
	Parameter C_ECC bound to: 0 - type: integer 
	Parameter C_ECC_WIDTH bound to: 0 - type: integer 
	Parameter C_ECC_TYPE bound to: 0 - type: integer 
WARNING: [Synth 8-6014] Unused sequential element curr_arsize_reg_reg was removed.  [c:/xup/embedded/2018_2_microblz/lab3/lab3.srcs/sources_1/bd/system/ipshared/6db1/hdl/axi_bram_ctrl_v4_0_rfs.vhd:12641]
WARNING: [Synth 8-6014] Unused sequential element no_ar_ack_reg was removed.  [c:/xup/embedded/2018_2_microblz/lab3/lab3.srcs/sources_1/bd/system/ipshared/6db1/hdl/axi_bram_ctrl_v4_0_rfs.vhd:14982]
WARNING: [Synth 8-6014] Unused sequential element do_cmplt_burst_reg was removed.  [c:/xup/embedded/2018_2_microblz/lab3/lab3.srcs/sources_1/bd/system/ipshared/6db1/hdl/axi_bram_ctrl_v4_0_rfs.vhd:16034]
WARNING: [Synth 8-6014] Unused sequential element axi_arsize_pipe_max_reg was removed.  [c:/xup/embedded/2018_2_microblz/lab3/lab3.srcs/sources_1/bd/system/ipshared/6db1/hdl/axi_bram_ctrl_v4_0_rfs.vhd:12181]
INFO: [Synth 8-256] done synthesizing module 'rd_chnl' (10#1) [c:/xup/embedded/2018_2_microblz/lab3/lab3.srcs/sources_1/bd/system/ipshared/6db1/hdl/axi_bram_ctrl_v4_0_rfs.vhd:11498]
INFO: [Synth 8-256] done synthesizing module 'full_axi' (11#1) [c:/xup/embedded/2018_2_microblz/lab3/lab3.srcs/sources_1/bd/system/ipshared/6db1/hdl/axi_bram_ctrl_v4_0_rfs.vhd:21852]
INFO: [Synth 8-256] done synthesizing module 'axi_bram_ctrl_top' (12#1) [c:/xup/embedded/2018_2_microblz/lab3/lab3.srcs/sources_1/bd/system/ipshared/6db1/hdl/axi_bram_ctrl_v4_0_rfs.vhd:22907]
INFO: [Synth 8-256] done synthesizing module 'axi_bram_ctrl' (13#1) [c:/xup/embedded/2018_2_microblz/lab3/lab3.srcs/sources_1/bd/system/ipshared/6db1/hdl/axi_bram_ctrl_v4_0_rfs.vhd:23907]
INFO: [Synth 8-256] done synthesizing module 'system_axi_bram_ctrl_0_0' (14#1) [c:/xup/embedded/2018_2_microblz/lab3/lab3.srcs/sources_1/bd/system/ip/system_axi_bram_ctrl_0_0/synth/system_axi_bram_ctrl_0_0.vhd:104]
INFO: [Synth 8-638] synthesizing module 'system_axi_bram_ctrl_0_bram_0' [c:/xup/embedded/2018_2_microblz/lab3/lab3.srcs/sources_1/bd/system/ip/system_axi_bram_ctrl_0_bram_0/synth/system_axi_bram_ctrl_0_bram_0.vhd:72]
	Parameter C_FAMILY bound to: artix7 - type: string 
	Parameter C_XDEVICEFAMILY bound to: artix7 - type: string 
	Parameter C_ELABORATION_DIR bound to: ./ - type: string 
	Parameter C_INTERFACE_TYPE bound to: 0 - type: integer 
	Parameter C_AXI_TYPE bound to: 1 - type: integer 
	Parameter C_AXI_SLAVE_TYPE bound to: 0 - type: integer 
	Parameter C_USE_BRAM_BLOCK bound to: 1 - type: integer 
	Parameter C_ENABLE_32BIT_ADDRESS bound to: 1 - type: integer 
	Parameter C_CTRL_ECC_ALGO bound to: NONE - type: string 
	Parameter C_HAS_AXI_ID bound to: 0 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 4 - type: integer 
	Parameter C_MEM_TYPE bound to: 0 - type: integer 
	Parameter C_BYTE_SIZE bound to: 8 - type: integer 
	Parameter C_ALGORITHM bound to: 1 - type: integer 
	Parameter C_PRIM_TYPE bound to: 1 - type: integer 
	Parameter C_LOAD_INIT_FILE bound to: 0 - type: integer 
	Parameter C_INIT_FILE_NAME bound to: no_coe_file_loaded - type: string 
	Parameter C_INIT_FILE bound to: system_axi_bram_ctrl_0_bram_0.mem - type: string 
	Parameter C_USE_DEFAULT_DATA bound to: 0 - type: integer 
	Parameter C_DEFAULT_DATA bound to: 0 - type: string 
	Parameter C_HAS_RSTA bound to: 1 - type: integer 
	Parameter C_RST_PRIORITY_A bound to: CE - type: string 
	Parameter C_RSTRAM_A bound to: 0 - type: integer 
	Parameter C_INITA_VAL bound to: 0 - type: string 
	Parameter C_HAS_ENA bound to: 1 - type: integer 
	Parameter C_HAS_REGCEA bound to: 0 - type: integer 
	Parameter C_USE_BYTE_WEA bound to: 1 - type: integer 
	Parameter C_WEA_WIDTH bound to: 4 - type: integer 
	Parameter C_WRITE_MODE_A bound to: WRITE_FIRST - type: string 
	Parameter C_WRITE_WIDTH_A bound to: 32 - type: integer 
	Parameter C_READ_WIDTH_A bound to: 32 - type: integer 
	Parameter C_WRITE_DEPTH_A bound to: 2048 - type: integer 
	Parameter C_READ_DEPTH_A bound to: 2048 - type: integer 
	Parameter C_ADDRA_WIDTH bound to: 32 - type: integer 
	Parameter C_HAS_RSTB bound to: 0 - type: integer 
	Parameter C_RST_PRIORITY_B bound to: CE - type: string 
	Parameter C_RSTRAM_B bound to: 0 - type: integer 
	Parameter C_INITB_VAL bound to: 0 - type: string 
	Parameter C_HAS_ENB bound to: 0 - type: integer 
	Parameter C_HAS_REGCEB bound to: 0 - type: integer 
	Parameter C_USE_BYTE_WEB bound to: 1 - type: integer 
	Parameter C_WEB_WIDTH bound to: 4 - type: integer 
	Parameter C_WRITE_MODE_B bound to: WRITE_FIRST - type: string 
	Parameter C_WRITE_WIDTH_B bound to: 32 - type: integer 
	Parameter C_READ_WIDTH_B bound to: 32 - type: integer 
	Parameter C_WRITE_DEPTH_B bound to: 2048 - type: integer 
	Parameter C_READ_DEPTH_B bound to: 2048 - type: integer 
	Parameter C_ADDRB_WIDTH bound to: 32 - type: integer 
	Parameter C_HAS_MEM_OUTPUT_REGS_A bound to: 0 - type: integer 
	Parameter C_HAS_MEM_OUTPUT_REGS_B bound to: 0 - type: integer 
	Parameter C_HAS_MUX_OUTPUT_REGS_A bound to: 0 - type: integer 
	Parameter C_HAS_MUX_OUTPUT_REGS_B bound to: 0 - type: integer 
	Parameter C_MUX_PIPELINE_STAGES bound to: 0 - type: integer 
	Parameter C_HAS_SOFTECC_INPUT_REGS_A bound to: 0 - type: integer 
	Parameter C_HAS_SOFTECC_OUTPUT_REGS_B bound to: 0 - type: integer 
	Parameter C_USE_SOFTECC bound to: 0 - type: integer 
	Parameter C_USE_ECC bound to: 0 - type: integer 
	Parameter C_EN_ECC_PIPE bound to: 0 - type: integer 
	Parameter C_HAS_INJECTERR bound to: 0 - type: integer 
	Parameter C_SIM_COLLISION_CHECK bound to: ALL - type: string 
	Parameter C_COMMON_CLK bound to: 0 - type: integer 
	Parameter C_DISABLE_WARN_BHV_COLL bound to: 0 - type: integer 
	Parameter C_EN_SLEEP_PIN bound to: 0 - type: integer 
	Parameter C_USE_URAM bound to: 0 - type: integer 
	Parameter C_EN_RDADDRA_CHG bound to: 0 - type: integer 
	Parameter C_EN_RDADDRB_CHG bound to: 0 - type: integer 
	Parameter C_EN_DEEPSLEEP_PIN bound to: 0 - type: integer 
	Parameter C_EN_SHUTDOWN_PIN bound to: 0 - type: integer 
	Parameter C_EN_SAFETY_CKT bound to: 1 - type: integer 
	Parameter C_DISABLE_WARN_BHV_RANGE bound to: 0 - type: integer 
	Parameter C_COUNT_36K_BRAM bound to: 2 - type: string 
	Parameter C_COUNT_18K_BRAM bound to: 0 - type: string 
	Parameter C_EST_POWER_SUMMARY bound to: Estimated Power for IP     :     5.3746 mW - type: string 
INFO: [Synth 8-3491] module 'blk_mem_gen_v8_4_1' declared at 'c:/xup/embedded/2018_2_microblz/lab3/lab3.srcs/sources_1/bd/system/ipshared/67d8/hdl/blk_mem_gen_v8_4_vhsyn_rfs.vhd:195313' bound to instance 'U0' of component 'blk_mem_gen_v8_4_1' [c:/xup/embedded/2018_2_microblz/lab3/lab3.srcs/sources_1/bd/system/ip/system_axi_bram_ctrl_0_bram_0/synth/system_axi_bram_ctrl_0_bram_0.vhd:237]
INFO: [Synth 8-256] done synthesizing module 'system_axi_bram_ctrl_0_bram_0' (23#1) [c:/xup/embedded/2018_2_microblz/lab3/lab3.srcs/sources_1/bd/system/ip/system_axi_bram_ctrl_0_bram_0/synth/system_axi_bram_ctrl_0_bram_0.vhd:72]
WARNING: [Synth 8-350] instance 'axi_bram_ctrl_0_bram' of module 'system_axi_bram_ctrl_0_bram_0' requires 8 connections, but only 7 given [C:/xup/embedded/2018_2_microblz/lab3/lab3.srcs/sources_1/bd/system/synth/system.v:2740]
INFO: [Synth 8-638] synthesizing module 'system_axi_uartlite_0_0' [c:/xup/embedded/2018_2_microblz/lab3/lab3.srcs/sources_1/bd/system/ip/system_axi_uartlite_0_0/synth/system_axi_uartlite_0_0.vhd:86]
	Parameter C_FAMILY bound to: artix7 - type: string 
	Parameter C_S_AXI_ACLK_FREQ_HZ bound to: 100000000 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 4 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_BAUDRATE bound to: 9600 - type: integer 
	Parameter C_DATA_BITS bound to: 8 - type: integer 
	Parameter C_USE_PARITY bound to: 0 - type: integer 
	Parameter C_ODD_PARITY bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'axi_uartlite' declared at 'c:/xup/embedded/2018_2_microblz/lab3/lab3.srcs/sources_1/bd/system/ipshared/a15e/hdl/axi_uartlite_v2_0_vh_rfs.vhd:2128' bound to instance 'U0' of component 'axi_uartlite' [c:/xup/embedded/2018_2_microblz/lab3/lab3.srcs/sources_1/bd/system/ip/system_axi_uartlite_0_0/synth/system_axi_uartlite_0_0.vhd:162]
INFO: [Synth 8-638] synthesizing module 'axi_uartlite' [c:/xup/embedded/2018_2_microblz/lab3/lab3.srcs/sources_1/bd/system/ipshared/a15e/hdl/axi_uartlite_v2_0_vh_rfs.vhd:2198]
	Parameter C_FAMILY bound to: artix7 - type: string 
	Parameter C_S_AXI_ACLK_FREQ_HZ bound to: 100000000 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 4 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_BAUDRATE bound to: 9600 - type: integer 
	Parameter C_DATA_BITS bound to: 8 - type: integer 
	Parameter C_USE_PARITY bound to: 0 - type: integer 
	Parameter C_ODD_PARITY bound to: 0 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* max_fanout = "10000" *) [c:/xup/embedded/2018_2_microblz/lab3/lab3.srcs/sources_1/bd/system/ipshared/a15e/hdl/axi_uartlite_v2_0_vh_rfs.vhd:2147]
INFO: [Synth 8-5534] Detected attribute (* max_fanout = "10000" *) [c:/xup/embedded/2018_2_microblz/lab3/lab3.srcs/sources_1/bd/system/ipshared/a15e/hdl/axi_uartlite_v2_0_vh_rfs.vhd:2148]
INFO: [Synth 8-638] synthesizing module 'uartlite_core' [c:/xup/embedded/2018_2_microblz/lab3/lab3.srcs/sources_1/bd/system/ipshared/a15e/hdl/axi_uartlite_v2_0_vh_rfs.vhd:1650]
	Parameter C_FAMILY bound to: artix7 - type: string 
	Parameter C_S_AXI_ACLK_FREQ_HZ bound to: 100000000 - type: integer 
	Parameter C_BAUDRATE bound to: 9600 - type: integer 
	Parameter C_DATA_BITS bound to: 8 - type: integer 
	Parameter C_USE_PARITY bound to: 0 - type: integer 
	Parameter C_ODD_PARITY bound to: 0 - type: integer 
INFO: [Synth 8-638] synthesizing module 'baudrate' [c:/xup/embedded/2018_2_microblz/lab3/lab3.srcs/sources_1/bd/system/ipshared/a15e/hdl/axi_uartlite_v2_0_vh_rfs.vhd:1453]
	Parameter C_RATIO bound to: 651 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'baudrate' (24#1) [c:/xup/embedded/2018_2_microblz/lab3/lab3.srcs/sources_1/bd/system/ipshared/a15e/hdl/axi_uartlite_v2_0_vh_rfs.vhd:1453]
INFO: [Synth 8-638] synthesizing module 'uartlite_rx' [c:/xup/embedded/2018_2_microblz/lab3/lab3.srcs/sources_1/bd/system/ipshared/a15e/hdl/axi_uartlite_v2_0_vh_rfs.vhd:927]
	Parameter C_FAMILY bound to: artix7 - type: string 
	Parameter C_DATA_BITS bound to: 8 - type: integer 
	Parameter C_USE_PARITY bound to: 0 - type: integer 
	Parameter C_ODD_PARITY bound to: 0 - type: integer 
INFO: [Synth 8-638] synthesizing module 'cdc_sync' [c:/xup/embedded/2018_2_microblz/lab3/lab3.srcs/sources_1/bd/system/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:106]
	Parameter C_CDC_TYPE bound to: 1 - type: integer 
	Parameter C_RESET_STATE bound to: 0 - type: integer 
	Parameter C_SINGLE_BIT bound to: 1 - type: integer 
	Parameter C_FLOP_INPUT bound to: 0 - type: integer 
	Parameter C_VECTOR_WIDTH bound to: 32 - type: integer 
	Parameter C_MTBF_STAGES bound to: 4 - type: integer 
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to' to cell 'FDR' [c:/xup/embedded/2018_2_microblz/lab3/lab3.srcs/sources_1/bd/system/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:514]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2' to cell 'FDR' [c:/xup/embedded/2018_2_microblz/lab3/lab3.srcs/sources_1/bd/system/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:545]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3' to cell 'FDR' [c:/xup/embedded/2018_2_microblz/lab3/lab3.srcs/sources_1/bd/system/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:554]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4' to cell 'FDR' [c:/xup/embedded/2018_2_microblz/lab3/lab3.srcs/sources_1/bd/system/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:564]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d5' to cell 'FDR' [c:/xup/embedded/2018_2_microblz/lab3/lab3.srcs/sources_1/bd/system/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:574]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d6' to cell 'FDR' [c:/xup/embedded/2018_2_microblz/lab3/lab3.srcs/sources_1/bd/system/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:584]
INFO: [Synth 8-256] done synthesizing module 'cdc_sync' (25#1) [c:/xup/embedded/2018_2_microblz/lab3/lab3.srcs/sources_1/bd/system/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:106]
INFO: [Synth 8-638] synthesizing module 'srl_fifo_f' [c:/xup/embedded/2018_2_microblz/lab3/lab3.srcs/sources_1/bd/system/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:1000]
	Parameter C_DWIDTH bound to: 8 - type: integer 
	Parameter C_DEPTH bound to: 16 - type: integer 
	Parameter C_FAMILY bound to: artix7 - type: string 
INFO: [Synth 8-638] synthesizing module 'srl_fifo_rbu_f' [c:/xup/embedded/2018_2_microblz/lab3/lab3.srcs/sources_1/bd/system/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:697]
	Parameter C_DWIDTH bound to: 8 - type: integer 
	Parameter C_DEPTH bound to: 16 - type: integer 
	Parameter C_FAMILY bound to: artix7 - type: string 
INFO: [Synth 8-638] synthesizing module 'cntr_incr_decr_addn_f' [c:/xup/embedded/2018_2_microblz/lab3/lab3.srcs/sources_1/bd/system/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:143]
	Parameter C_SIZE bound to: 5 - type: integer 
	Parameter C_FAMILY bound to: artix7 - type: string 
INFO: [Synth 8-256] done synthesizing module 'cntr_incr_decr_addn_f' (26#1) [c:/xup/embedded/2018_2_microblz/lab3/lab3.srcs/sources_1/bd/system/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:143]
INFO: [Synth 8-638] synthesizing module 'dynshreg_f' [c:/xup/embedded/2018_2_microblz/lab3/lab3.srcs/sources_1/bd/system/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:397]
	Parameter C_DEPTH bound to: 16 - type: integer 
	Parameter C_DWIDTH bound to: 8 - type: integer 
	Parameter C_FAMILY bound to: artix7 - type: string 
INFO: [Synth 8-256] done synthesizing module 'dynshreg_f' (27#1) [c:/xup/embedded/2018_2_microblz/lab3/lab3.srcs/sources_1/bd/system/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:397]
INFO: [Synth 8-256] done synthesizing module 'srl_fifo_rbu_f' (28#1) [c:/xup/embedded/2018_2_microblz/lab3/lab3.srcs/sources_1/bd/system/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:697]
INFO: [Synth 8-256] done synthesizing module 'srl_fifo_f' (29#1) [c:/xup/embedded/2018_2_microblz/lab3/lab3.srcs/sources_1/bd/system/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:1000]
INFO: [Synth 8-256] done synthesizing module 'uartlite_rx' (30#1) [c:/xup/embedded/2018_2_microblz/lab3/lab3.srcs/sources_1/bd/system/ipshared/a15e/hdl/axi_uartlite_v2_0_vh_rfs.vhd:927]
INFO: [Synth 8-638] synthesizing module 'uartlite_tx' [c:/xup/embedded/2018_2_microblz/lab3/lab3.srcs/sources_1/bd/system/ipshared/a15e/hdl/axi_uartlite_v2_0_vh_rfs.vhd:408]
	Parameter C_FAMILY bound to: artix7 - type: string 
	Parameter C_DATA_BITS bound to: 8 - type: integer 
	Parameter C_USE_PARITY bound to: 0 - type: integer 
	Parameter C_ODD_PARITY bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'uartlite_tx' (31#1) [c:/xup/embedded/2018_2_microblz/lab3/lab3.srcs/sources_1/bd/system/ipshared/a15e/hdl/axi_uartlite_v2_0_vh_rfs.vhd:408]
INFO: [Synth 8-256] done synthesizing module 'uartlite_core' (32#1) [c:/xup/embedded/2018_2_microblz/lab3/lab3.srcs/sources_1/bd/system/ipshared/a15e/hdl/axi_uartlite_v2_0_vh_rfs.vhd:1650]
INFO: [Synth 8-638] synthesizing module 'axi_lite_ipif' [c:/xup/embedded/2018_2_microblz/lab3/lab3.srcs/sources_1/bd/system/ipshared/cced/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:2948]
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 4 - type: integer 
	Parameter C_S_AXI_MIN_SIZE bound to: 32'b00000000000000000000000000001111 
	Parameter C_USE_WSTRB bound to: 0 - type: integer 
	Parameter C_DPHASE_TIMEOUT bound to: 0 - type: integer 
	Parameter C_ARD_ADDR_RANGE_ARRAY bound to: 128'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001111 
	Parameter C_ARD_NUM_CE_ARRAY bound to: 32'b00000000000000000000000000000100 
	Parameter C_FAMILY bound to: artix7 - type: string 
INFO: [Synth 8-638] synthesizing module 'slave_attachment' [c:/xup/embedded/2018_2_microblz/lab3/lab3.srcs/sources_1/bd/system/ipshared/cced/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:2341]
	Parameter C_ARD_ADDR_RANGE_ARRAY bound to: 128'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001111 
	Parameter C_ARD_NUM_CE_ARRAY bound to: 32'b00000000000000000000000000000100 
	Parameter C_IPIF_ABUS_WIDTH bound to: 4 - type: integer 
	Parameter C_IPIF_DBUS_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_MIN_SIZE bound to: 15 - type: integer 
	Parameter C_USE_WSTRB bound to: 0 - type: integer 
	Parameter C_DPHASE_TIMEOUT bound to: 0 - type: integer 
	Parameter C_FAMILY bound to: artix7 - type: string 
INFO: [Synth 8-638] synthesizing module 'address_decoder' [c:/xup/embedded/2018_2_microblz/lab3/lab3.srcs/sources_1/bd/system/ipshared/cced/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1775]
	Parameter C_BUS_AWIDTH bound to: 4 - type: integer 
	Parameter C_S_AXI_MIN_SIZE bound to: 15 - type: integer 
	Parameter C_ARD_ADDR_RANGE_ARRAY bound to: 128'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001111 
	Parameter C_ARD_NUM_CE_ARRAY bound to: 32'b00000000000000000000000000000100 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-638] synthesizing module 'pselect_f' [c:/xup/embedded/2018_2_microblz/lab3/lab3.srcs/sources_1/bd/system/ipshared/cced/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
	Parameter C_AB bound to: 2 - type: integer 
	Parameter C_AW bound to: 2 - type: integer 
	Parameter C_BAR bound to: 2'b00 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'pselect_f' (33#1) [c:/xup/embedded/2018_2_microblz/lab3/lab3.srcs/sources_1/bd/system/ipshared/cced/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized0' [c:/xup/embedded/2018_2_microblz/lab3/lab3.srcs/sources_1/bd/system/ipshared/cced/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
	Parameter C_AB bound to: 2 - type: integer 
	Parameter C_AW bound to: 2 - type: integer 
	Parameter C_BAR bound to: 2'b01 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized0' (33#1) [c:/xup/embedded/2018_2_microblz/lab3/lab3.srcs/sources_1/bd/system/ipshared/cced/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized1' [c:/xup/embedded/2018_2_microblz/lab3/lab3.srcs/sources_1/bd/system/ipshared/cced/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
	Parameter C_AB bound to: 2 - type: integer 
	Parameter C_AW bound to: 2 - type: integer 
	Parameter C_BAR bound to: 2'b10 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized1' (33#1) [c:/xup/embedded/2018_2_microblz/lab3/lab3.srcs/sources_1/bd/system/ipshared/cced/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized2' [c:/xup/embedded/2018_2_microblz/lab3/lab3.srcs/sources_1/bd/system/ipshared/cced/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
	Parameter C_AB bound to: 2 - type: integer 
	Parameter C_AW bound to: 2 - type: integer 
	Parameter C_BAR bound to: 2'b11 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized2' (33#1) [c:/xup/embedded/2018_2_microblz/lab3/lab3.srcs/sources_1/bd/system/ipshared/cced/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-256] done synthesizing module 'address_decoder' (34#1) [c:/xup/embedded/2018_2_microblz/lab3/lab3.srcs/sources_1/bd/system/ipshared/cced/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1775]
INFO: [Synth 8-226] default block is never used [c:/xup/embedded/2018_2_microblz/lab3/lab3.srcs/sources_1/bd/system/ipshared/cced/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:2550]
WARNING: [Synth 8-6014] Unused sequential element is_read_reg was removed.  [c:/xup/embedded/2018_2_microblz/lab3/lab3.srcs/sources_1/bd/system/ipshared/cced/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:2447]
WARNING: [Synth 8-6014] Unused sequential element is_write_reg was removed.  [c:/xup/embedded/2018_2_microblz/lab3/lab3.srcs/sources_1/bd/system/ipshared/cced/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:2448]
INFO: [Synth 8-256] done synthesizing module 'slave_attachment' (35#1) [c:/xup/embedded/2018_2_microblz/lab3/lab3.srcs/sources_1/bd/system/ipshared/cced/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:2341]
INFO: [Synth 8-256] done synthesizing module 'axi_lite_ipif' (36#1) [c:/xup/embedded/2018_2_microblz/lab3/lab3.srcs/sources_1/bd/system/ipshared/cced/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:2948]
INFO: [Synth 8-256] done synthesizing module 'axi_uartlite' (37#1) [c:/xup/embedded/2018_2_microblz/lab3/lab3.srcs/sources_1/bd/system/ipshared/a15e/hdl/axi_uartlite_v2_0_vh_rfs.vhd:2198]
INFO: [Synth 8-256] done synthesizing module 'system_axi_uartlite_0_0' (38#1) [c:/xup/embedded/2018_2_microblz/lab3/lab3.srcs/sources_1/bd/system/ip/system_axi_uartlite_0_0/synth/system_axi_uartlite_0_0.vhd:86]
WARNING: [Synth 8-350] instance 'axi_uartlite_0' of module 'system_axi_uartlite_0_0' requires 22 connections, but only 21 given [C:/xup/embedded/2018_2_microblz/lab3/lab3.srcs/sources_1/bd/system/synth/system.v:2748]
INFO: [Synth 8-638] synthesizing module 'system_axi_gpio_0_1' [c:/xup/embedded/2018_2_microblz/lab3/lab3.srcs/sources_1/bd/system/ip/system_axi_gpio_0_1/synth/system_axi_gpio_0_1.vhd:84]
	Parameter C_FAMILY bound to: artix7 - type: string 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 9 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_GPIO_WIDTH bound to: 5 - type: integer 
	Parameter C_GPIO2_WIDTH bound to: 32 - type: integer 
	Parameter C_ALL_INPUTS bound to: 1 - type: integer 
	Parameter C_ALL_INPUTS_2 bound to: 0 - type: integer 
	Parameter C_ALL_OUTPUTS bound to: 0 - type: integer 
	Parameter C_ALL_OUTPUTS_2 bound to: 0 - type: integer 
	Parameter C_INTERRUPT_PRESENT bound to: 0 - type: integer 
	Parameter C_DOUT_DEFAULT bound to: 32'b00000000000000000000000000000000 
	Parameter C_TRI_DEFAULT bound to: 32'b11111111111111111111111111111111 
	Parameter C_IS_DUAL bound to: 0 - type: integer 
	Parameter C_DOUT_DEFAULT_2 bound to: 32'b00000000000000000000000000000000 
	Parameter C_TRI_DEFAULT_2 bound to: 32'b11111111111111111111111111111111 
INFO: [Synth 8-3491] module 'axi_gpio' declared at 'c:/xup/embedded/2018_2_microblz/lab3/lab3.srcs/sources_1/bd/system/ipshared/c193/hdl/axi_gpio_v2_0_vh_rfs.vhd:1265' bound to instance 'U0' of component 'axi_gpio' [c:/xup/embedded/2018_2_microblz/lab3/lab3.srcs/sources_1/bd/system/ip/system_axi_gpio_0_1/synth/system_axi_gpio_0_1.vhd:168]
INFO: [Synth 8-638] synthesizing module 'axi_gpio' [c:/xup/embedded/2018_2_microblz/lab3/lab3.srcs/sources_1/bd/system/ipshared/c193/hdl/axi_gpio_v2_0_vh_rfs.vhd:1358]
	Parameter C_FAMILY bound to: artix7 - type: string 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 9 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_GPIO_WIDTH bound to: 5 - type: integer 
	Parameter C_GPIO2_WIDTH bound to: 32 - type: integer 
	Parameter C_ALL_INPUTS bound to: 1 - type: integer 
	Parameter C_ALL_INPUTS_2 bound to: 0 - type: integer 
	Parameter C_ALL_OUTPUTS bound to: 0 - type: integer 
	Parameter C_ALL_OUTPUTS_2 bound to: 0 - type: integer 
	Parameter C_INTERRUPT_PRESENT bound to: 0 - type: integer 
	Parameter C_DOUT_DEFAULT bound to: 0 - type: integer 
	Parameter C_TRI_DEFAULT bound to: -1 - type: integer 
	Parameter C_IS_DUAL bound to: 0 - type: integer 
	Parameter C_DOUT_DEFAULT_2 bound to: 0 - type: integer 
	Parameter C_TRI_DEFAULT_2 bound to: -1 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* max_fanout = "10000" *) [c:/xup/embedded/2018_2_microblz/lab3/lab3.srcs/sources_1/bd/system/ipshared/c193/hdl/axi_gpio_v2_0_vh_rfs.vhd:1295]
INFO: [Synth 8-5534] Detected attribute (* max_fanout = "10000" *) [c:/xup/embedded/2018_2_microblz/lab3/lab3.srcs/sources_1/bd/system/ipshared/c193/hdl/axi_gpio_v2_0_vh_rfs.vhd:1296]
INFO: [Synth 8-638] synthesizing module 'axi_lite_ipif__parameterized0' [c:/xup/embedded/2018_2_microblz/lab3/lab3.srcs/sources_1/bd/system/ipshared/cced/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:2948]
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 9 - type: integer 
	Parameter C_S_AXI_MIN_SIZE bound to: 32'b00000000000000000000000111111111 
	Parameter C_USE_WSTRB bound to: 0 - type: integer 
	Parameter C_DPHASE_TIMEOUT bound to: 8 - type: integer 
	Parameter C_ARD_ADDR_RANGE_ARRAY bound to: 128'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001111 
	Parameter C_ARD_NUM_CE_ARRAY bound to: 32'b00000000000000000000000000000100 
	Parameter C_FAMILY bound to: artix7 - type: string 
INFO: [Synth 8-638] synthesizing module 'slave_attachment__parameterized0' [c:/xup/embedded/2018_2_microblz/lab3/lab3.srcs/sources_1/bd/system/ipshared/cced/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:2341]
	Parameter C_ARD_ADDR_RANGE_ARRAY bound to: 128'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001111 
	Parameter C_ARD_NUM_CE_ARRAY bound to: 32'b00000000000000000000000000000100 
	Parameter C_IPIF_ABUS_WIDTH bound to: 9 - type: integer 
	Parameter C_IPIF_DBUS_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_MIN_SIZE bound to: 511 - type: integer 
	Parameter C_USE_WSTRB bound to: 0 - type: integer 
	Parameter C_DPHASE_TIMEOUT bound to: 8 - type: integer 
	Parameter C_FAMILY bound to: artix7 - type: string 
INFO: [Synth 8-638] synthesizing module 'address_decoder__parameterized0' [c:/xup/embedded/2018_2_microblz/lab3/lab3.srcs/sources_1/bd/system/ipshared/cced/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1775]
	Parameter C_BUS_AWIDTH bound to: 9 - type: integer 
	Parameter C_S_AXI_MIN_SIZE bound to: 511 - type: integer 
	Parameter C_ARD_ADDR_RANGE_ARRAY bound to: 128'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001111 
	Parameter C_ARD_NUM_CE_ARRAY bound to: 32'b00000000000000000000000000000100 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'address_decoder__parameterized0' (38#1) [c:/xup/embedded/2018_2_microblz/lab3/lab3.srcs/sources_1/bd/system/ipshared/cced/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1775]
INFO: [Synth 8-226] default block is never used [c:/xup/embedded/2018_2_microblz/lab3/lab3.srcs/sources_1/bd/system/ipshared/cced/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:2550]
INFO: [Synth 8-256] done synthesizing module 'slave_attachment__parameterized0' (38#1) [c:/xup/embedded/2018_2_microblz/lab3/lab3.srcs/sources_1/bd/system/ipshared/cced/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:2341]
INFO: [Synth 8-256] done synthesizing module 'axi_lite_ipif__parameterized0' (38#1) [c:/xup/embedded/2018_2_microblz/lab3/lab3.srcs/sources_1/bd/system/ipshared/cced/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:2948]
INFO: [Synth 8-638] synthesizing module 'GPIO_Core' [c:/xup/embedded/2018_2_microblz/lab3/lab3.srcs/sources_1/bd/system/ipshared/c193/hdl/axi_gpio_v2_0_vh_rfs.vhd:178]
	Parameter C_DW bound to: 32 - type: integer 
	Parameter C_AW bound to: 9 - type: integer 
	Parameter C_GPIO_WIDTH bound to: 5 - type: integer 
	Parameter C_GPIO2_WIDTH bound to: 32 - type: integer 
	Parameter C_MAX_GPIO_WIDTH bound to: 5 - type: integer 
	Parameter C_INTERRUPT_PRESENT bound to: 0 - type: integer 
	Parameter C_DOUT_DEFAULT bound to: 0 - type: integer 
	Parameter C_TRI_DEFAULT bound to: -1 - type: integer 
	Parameter C_IS_DUAL bound to: 0 - type: integer 
	Parameter C_ALL_OUTPUTS bound to: 0 - type: integer 
	Parameter C_ALL_OUTPUTS_2 bound to: 0 - type: integer 
	Parameter C_ALL_INPUTS bound to: 1 - type: integer 
	Parameter C_ALL_INPUTS_2 bound to: 0 - type: integer 
	Parameter C_DOUT_DEFAULT_2 bound to: 0 - type: integer 
	Parameter C_TRI_DEFAULT_2 bound to: -1 - type: integer 
	Parameter C_FAMILY bound to: artix7 - type: string 
INFO: [Synth 8-226] default block is never used [c:/xup/embedded/2018_2_microblz/lab3/lab3.srcs/sources_1/bd/system/ipshared/c193/hdl/axi_gpio_v2_0_vh_rfs.vhd:443]
INFO: [Synth 8-638] synthesizing module 'cdc_sync__parameterized0' [c:/xup/embedded/2018_2_microblz/lab3/lab3.srcs/sources_1/bd/system/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:106]
	Parameter C_CDC_TYPE bound to: 1 - type: integer 
	Parameter C_RESET_STATE bound to: 0 - type: integer 
	Parameter C_SINGLE_BIT bound to: 0 - type: integer 
	Parameter C_FLOP_INPUT bound to: 0 - type: integer 
	Parameter C_VECTOR_WIDTH bound to: 5 - type: integer 
	Parameter C_MTBF_STAGES bound to: 4 - type: integer 
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to' to cell 'FDR' [c:/xup/embedded/2018_2_microblz/lab3/lab3.srcs/sources_1/bd/system/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:736]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to' to cell 'FDR' [c:/xup/embedded/2018_2_microblz/lab3/lab3.srcs/sources_1/bd/system/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:736]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to' to cell 'FDR' [c:/xup/embedded/2018_2_microblz/lab3/lab3.srcs/sources_1/bd/system/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:736]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to' to cell 'FDR' [c:/xup/embedded/2018_2_microblz/lab3/lab3.srcs/sources_1/bd/system/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:736]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to' to cell 'FDR' [c:/xup/embedded/2018_2_microblz/lab3/lab3.srcs/sources_1/bd/system/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:736]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2' to cell 'FDR' [c:/xup/embedded/2018_2_microblz/lab3/lab3.srcs/sources_1/bd/system/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:772]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2' to cell 'FDR' [c:/xup/embedded/2018_2_microblz/lab3/lab3.srcs/sources_1/bd/system/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:772]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2' to cell 'FDR' [c:/xup/embedded/2018_2_microblz/lab3/lab3.srcs/sources_1/bd/system/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:772]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2' to cell 'FDR' [c:/xup/embedded/2018_2_microblz/lab3/lab3.srcs/sources_1/bd/system/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:772]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2' to cell 'FDR' [c:/xup/embedded/2018_2_microblz/lab3/lab3.srcs/sources_1/bd/system/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:772]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3' to cell 'FDR' [c:/xup/embedded/2018_2_microblz/lab3/lab3.srcs/sources_1/bd/system/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:788]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3' to cell 'FDR' [c:/xup/embedded/2018_2_microblz/lab3/lab3.srcs/sources_1/bd/system/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:788]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3' to cell 'FDR' [c:/xup/embedded/2018_2_microblz/lab3/lab3.srcs/sources_1/bd/system/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:788]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3' to cell 'FDR' [c:/xup/embedded/2018_2_microblz/lab3/lab3.srcs/sources_1/bd/system/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:788]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3' to cell 'FDR' [c:/xup/embedded/2018_2_microblz/lab3/lab3.srcs/sources_1/bd/system/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:788]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4' to cell 'FDR' [c:/xup/embedded/2018_2_microblz/lab3/lab3.srcs/sources_1/bd/system/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:804]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4' to cell 'FDR' [c:/xup/embedded/2018_2_microblz/lab3/lab3.srcs/sources_1/bd/system/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:804]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4' to cell 'FDR' [c:/xup/embedded/2018_2_microblz/lab3/lab3.srcs/sources_1/bd/system/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:804]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4' to cell 'FDR' [c:/xup/embedded/2018_2_microblz/lab3/lab3.srcs/sources_1/bd/system/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:804]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4' to cell 'FDR' [c:/xup/embedded/2018_2_microblz/lab3/lab3.srcs/sources_1/bd/system/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:804]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d5' to cell 'FDR' [c:/xup/embedded/2018_2_microblz/lab3/lab3.srcs/sources_1/bd/system/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:821]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d5' to cell 'FDR' [c:/xup/embedded/2018_2_microblz/lab3/lab3.srcs/sources_1/bd/system/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:821]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d5' to cell 'FDR' [c:/xup/embedded/2018_2_microblz/lab3/lab3.srcs/sources_1/bd/system/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:821]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d5' to cell 'FDR' [c:/xup/embedded/2018_2_microblz/lab3/lab3.srcs/sources_1/bd/system/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:821]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d5' to cell 'FDR' [c:/xup/embedded/2018_2_microblz/lab3/lab3.srcs/sources_1/bd/system/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:821]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d6' to cell 'FDR' [c:/xup/embedded/2018_2_microblz/lab3/lab3.srcs/sources_1/bd/system/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:837]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d6' to cell 'FDR' [c:/xup/embedded/2018_2_microblz/lab3/lab3.srcs/sources_1/bd/system/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:837]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d6' to cell 'FDR' [c:/xup/embedded/2018_2_microblz/lab3/lab3.srcs/sources_1/bd/system/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:837]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d6' to cell 'FDR' [c:/xup/embedded/2018_2_microblz/lab3/lab3.srcs/sources_1/bd/system/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:837]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d6' to cell 'FDR' [c:/xup/embedded/2018_2_microblz/lab3/lab3.srcs/sources_1/bd/system/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:837]
INFO: [Synth 8-256] done synthesizing module 'cdc_sync__parameterized0' (38#1) [c:/xup/embedded/2018_2_microblz/lab3/lab3.srcs/sources_1/bd/system/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:106]
WARNING: [Synth 8-6014] Unused sequential element Not_Dual.ALLIN1_ND.READ_REG_GEN[0].GPIO_DBus_i_reg was removed.  [c:/xup/embedded/2018_2_microblz/lab3/lab3.srcs/sources_1/bd/system/ipshared/c193/hdl/axi_gpio_v2_0_vh_rfs.vhd:351]
WARNING: [Synth 8-6014] Unused sequential element Not_Dual.ALLIN1_ND.READ_REG_GEN[1].GPIO_DBus_i_reg was removed.  [c:/xup/embedded/2018_2_microblz/lab3/lab3.srcs/sources_1/bd/system/ipshared/c193/hdl/axi_gpio_v2_0_vh_rfs.vhd:351]
WARNING: [Synth 8-6014] Unused sequential element Not_Dual.ALLIN1_ND.READ_REG_GEN[2].GPIO_DBus_i_reg was removed.  [c:/xup/embedded/2018_2_microblz/lab3/lab3.srcs/sources_1/bd/system/ipshared/c193/hdl/axi_gpio_v2_0_vh_rfs.vhd:351]
WARNING: [Synth 8-6014] Unused sequential element Not_Dual.ALLIN1_ND.READ_REG_GEN[3].GPIO_DBus_i_reg was removed.  [c:/xup/embedded/2018_2_microblz/lab3/lab3.srcs/sources_1/bd/system/ipshared/c193/hdl/axi_gpio_v2_0_vh_rfs.vhd:351]
WARNING: [Synth 8-6014] Unused sequential element Not_Dual.ALLIN1_ND.READ_REG_GEN[4].GPIO_DBus_i_reg was removed.  [c:/xup/embedded/2018_2_microblz/lab3/lab3.srcs/sources_1/bd/system/ipshared/c193/hdl/axi_gpio_v2_0_vh_rfs.vhd:351]
INFO: [Synth 8-256] done synthesizing module 'GPIO_Core' (39#1) [c:/xup/embedded/2018_2_microblz/lab3/lab3.srcs/sources_1/bd/system/ipshared/c193/hdl/axi_gpio_v2_0_vh_rfs.vhd:178]
INFO: [Synth 8-256] done synthesizing module 'axi_gpio' (40#1) [c:/xup/embedded/2018_2_microblz/lab3/lab3.srcs/sources_1/bd/system/ipshared/c193/hdl/axi_gpio_v2_0_vh_rfs.vhd:1358]
INFO: [Synth 8-256] done synthesizing module 'system_axi_gpio_0_1' (41#1) [c:/xup/embedded/2018_2_microblz/lab3/lab3.srcs/sources_1/bd/system/ip/system_axi_gpio_0_1/synth/system_axi_gpio_0_1.vhd:84]
INFO: [Synth 8-6157] synthesizing module 'system_clk_wiz_1_4' [c:/xup/embedded/2018_2_microblz/lab3/lab3.srcs/sources_1/bd/system/ip/system_clk_wiz_1_4/system_clk_wiz_1_4.v:70]
INFO: [Synth 8-6157] synthesizing module 'system_clk_wiz_1_4_clk_wiz' [c:/xup/embedded/2018_2_microblz/lab3/lab3.srcs/sources_1/bd/system/ip/system_clk_wiz_1_4/system_clk_wiz_1_4_clk_wiz.v:68]
INFO: [Synth 8-6157] synthesizing module 'IBUF' [C:/Xilinx/Vivado/2018.2/scripts/rt/data/unisim_comp.v:19473]
	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
	Parameter IBUF_DELAY_VALUE bound to: 0 - type: string 
	Parameter IBUF_LOW_PWR bound to: TRUE - type: string 
	Parameter IFD_DELAY_VALUE bound to: AUTO - type: string 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
INFO: [Synth 8-6155] done synthesizing module 'IBUF' (42#1) [C:/Xilinx/Vivado/2018.2/scripts/rt/data/unisim_comp.v:19473]
INFO: [Synth 8-6157] synthesizing module 'MMCME2_ADV' [C:/Xilinx/Vivado/2018.2/scripts/rt/data/unisim_comp.v:25762]
	Parameter BANDWIDTH bound to: OPTIMIZED - type: string 
	Parameter CLKFBOUT_MULT_F bound to: 10.000000 - type: float 
	Parameter CLKFBOUT_PHASE bound to: 0.000000 - type: float 
	Parameter CLKFBOUT_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKIN1_PERIOD bound to: 10.000000 - type: float 
	Parameter CLKIN2_PERIOD bound to: 0.000000 - type: float 
	Parameter CLKOUT0_DIVIDE_F bound to: 10.000000 - type: float 
	Parameter CLKOUT0_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT0_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT0_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT1_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT1_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT1_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT1_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT2_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT2_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT2_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT2_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT3_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT3_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT3_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT3_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT4_CASCADE bound to: FALSE - type: string 
	Parameter CLKOUT4_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT4_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT4_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT4_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT5_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT5_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT5_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT5_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT6_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT6_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT6_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT6_USE_FINE_PS bound to: FALSE - type: string 
	Parameter COMPENSATION bound to: ZHOLD - type: string 
	Parameter DIVCLK_DIVIDE bound to: 1 - type: integer 
	Parameter IS_CLKINSEL_INVERTED bound to: 1'b0 
	Parameter IS_PSEN_INVERTED bound to: 1'b0 
	Parameter IS_PSINCDEC_INVERTED bound to: 1'b0 
	Parameter IS_PWRDWN_INVERTED bound to: 1'b0 
	Parameter IS_RST_INVERTED bound to: 1'b0 
	Parameter REF_JITTER1 bound to: 0.010000 - type: float 
	Parameter REF_JITTER2 bound to: 0.010000 - type: float 
	Parameter SS_EN bound to: FALSE - type: string 
	Parameter SS_MODE bound to: CENTER_HIGH - type: string 
	Parameter SS_MOD_PERIOD bound to: 10000 - type: integer 
	Parameter STARTUP_WAIT bound to: FALSE - type: string 
INFO: [Synth 8-6155] done synthesizing module 'MMCME2_ADV' (43#1) [C:/Xilinx/Vivado/2018.2/scripts/rt/data/unisim_comp.v:25762]
INFO: [Synth 8-6157] synthesizing module 'BUFG' [C:/Xilinx/Vivado/2018.2/scripts/rt/data/unisim_comp.v:609]
INFO: [Synth 8-6155] done synthesizing module 'BUFG' (44#1) [C:/Xilinx/Vivado/2018.2/scripts/rt/data/unisim_comp.v:609]
INFO: [Synth 8-6155] done synthesizing module 'system_clk_wiz_1_4_clk_wiz' (45#1) [c:/xup/embedded/2018_2_microblz/lab3/lab3.srcs/sources_1/bd/system/ip/system_clk_wiz_1_4/system_clk_wiz_1_4_clk_wiz.v:68]
INFO: [Synth 8-6155] done synthesizing module 'system_clk_wiz_1_4' (46#1) [c:/xup/embedded/2018_2_microblz/lab3/lab3.srcs/sources_1/bd/system/ip/system_clk_wiz_1_4/system_clk_wiz_1_4.v:70]
WARNING: [Synth 8-350] instance 'clk_wiz_1' of module 'system_clk_wiz_1_4' requires 4 connections, but only 3 given [C:/xup/embedded/2018_2_microblz/lab3/lab3.srcs/sources_1/bd/system/synth/system.v:2791]
INFO: [Synth 8-6157] synthesizing module 'system_led_ip_0_0' [c:/xup/embedded/2018_2_microblz/lab3/lab3.srcs/sources_1/bd/system/ip/system_led_ip_0_0/synth/system_led_ip_0_0.v:57]
INFO: [Synth 8-6157] synthesizing module 'led_ip_v1_0' [c:/xup/embedded/2018_2_microblz/lab3/lab3.srcs/sources_1/bd/system/ipshared/d44b/hdl/led_ip_v1_0.v:4]
	Parameter LED_WIDTH bound to: 16 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'led_ip_v1_0_S_AXI' [c:/xup/embedded/2018_2_microblz/lab3/lab3.srcs/sources_1/bd/system/ipshared/d44b/hdl/led_ip_v1_0_S_AXI.v:4]
	Parameter LED_WIDTH bound to: 16 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 4 - type: integer 
	Parameter ADDR_LSB bound to: 2 - type: integer 
	Parameter OPT_MEM_ADDR_BITS bound to: 1 - type: integer 
INFO: [Synth 8-226] default block is never used [c:/xup/embedded/2018_2_microblz/lab3/lab3.srcs/sources_1/bd/system/ipshared/d44b/hdl/led_ip_v1_0_S_AXI.v:231]
INFO: [Synth 8-226] default block is never used [c:/xup/embedded/2018_2_microblz/lab3/lab3.srcs/sources_1/bd/system/ipshared/d44b/hdl/led_ip_v1_0_S_AXI.v:372]
INFO: [Synth 8-6157] synthesizing module 'lab3_user_logic' [c:/xup/embedded/2018_2_microblz/lab3/lab3.srcs/sources_1/bd/system/ipshared/d44b/src/lab3_user_logic.v:6]
	Parameter LED_WIDTH bound to: 16 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'lab3_user_logic' (47#1) [c:/xup/embedded/2018_2_microblz/lab3/lab3.srcs/sources_1/bd/system/ipshared/d44b/src/lab3_user_logic.v:6]
WARNING: [Synth 8-689] width (2) of port connection 'axi_awaddr' does not match port width (3) of module 'lab3_user_logic' [c:/xup/embedded/2018_2_microblz/lab3/lab3.srcs/sources_1/bd/system/ipshared/d44b/hdl/led_ip_v1_0_S_AXI.v:407]
INFO: [Synth 8-6155] done synthesizing module 'led_ip_v1_0_S_AXI' (48#1) [c:/xup/embedded/2018_2_microblz/lab3/lab3.srcs/sources_1/bd/system/ipshared/d44b/hdl/led_ip_v1_0_S_AXI.v:4]
INFO: [Synth 8-6155] done synthesizing module 'led_ip_v1_0' (49#1) [c:/xup/embedded/2018_2_microblz/lab3/lab3.srcs/sources_1/bd/system/ipshared/d44b/hdl/led_ip_v1_0.v:4]
INFO: [Synth 8-6155] done synthesizing module 'system_led_ip_0_0' (50#1) [c:/xup/embedded/2018_2_microblz/lab3/lab3.srcs/sources_1/bd/system/ip/system_led_ip_0_0/synth/system_led_ip_0_0.v:57]
INFO: [Synth 8-638] synthesizing module 'system_mdm_1_0' [c:/xup/embedded/2018_2_microblz/lab3/lab3.srcs/sources_1/bd/system/ip/system_mdm_1_0/synth/system_mdm_1_0.vhd:74]
	Parameter C_FAMILY bound to: artix7 - type: string 
	Parameter C_JTAG_CHAIN bound to: 2 - type: integer 
	Parameter C_USE_BSCAN bound to: 0 - type: integer 
	Parameter C_BSCANID bound to: 76547328 - type: integer 
	Parameter C_DEBUG_INTERFACE bound to: 0 - type: integer 
	Parameter C_USE_CONFIG_RESET bound to: 0 - type: integer 
	Parameter C_AVOID_PRIMITIVES bound to: 0 - type: integer 
	Parameter C_INTERCONNECT bound to: 2 - type: integer 
	Parameter C_MB_DBG_PORTS bound to: 1 - type: integer 
	Parameter C_USE_UART bound to: 0 - type: integer 
	Parameter C_DBG_REG_ACCESS bound to: 0 - type: integer 
	Parameter C_DBG_MEM_ACCESS bound to: 0 - type: integer 
	Parameter C_USE_CROSS_TRIGGER bound to: 0 - type: integer 
	Parameter C_EXT_TRIG_RESET_VALUE bound to: 20'b11110001001000110100 
	Parameter C_TRACE_OUTPUT bound to: 0 - type: integer 
	Parameter C_TRACE_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_TRACE_CLK_FREQ_HZ bound to: 200000000 - type: integer 
	Parameter C_TRACE_CLK_OUT_PHASE bound to: 90 - type: integer 
	Parameter C_TRACE_ASYNC_RESET bound to: 0 - type: integer 
	Parameter C_TRACE_PROTOCOL bound to: 1 - type: integer 
	Parameter C_TRACE_ID bound to: 110 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 4 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_ACLK_FREQ_HZ bound to: 100000000 - type: integer 
	Parameter C_M_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_THREAD_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_DATA_SIZE bound to: 32 - type: integer 
	Parameter C_M_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXIS_ID_WIDTH bound to: 7 - type: integer 
INFO: [Synth 8-3491] module 'MDM' declared at 'c:/xup/embedded/2018_2_microblz/lab3/lab3.srcs/sources_1/bd/system/ipshared/5125/hdl/mdm_v3_2_vh_rfs.vhd:12404' bound to instance 'U0' of component 'MDM' [c:/xup/embedded/2018_2_microblz/lab3/lab3.srcs/sources_1/bd/system/ip/system_mdm_1_0/synth/system_mdm_1_0.vhd:1652]
INFO: [Synth 8-638] synthesizing module 'MDM' [c:/xup/embedded/2018_2_microblz/lab3/lab3.srcs/sources_1/bd/system/ipshared/5125/hdl/mdm_v3_2_vh_rfs.vhd:14056]
	Parameter C_FAMILY bound to: artix7 - type: string 
	Parameter C_JTAG_CHAIN bound to: 2 - type: integer 
	Parameter C_USE_BSCAN bound to: 0 - type: integer 
	Parameter C_BSCANID bound to: 76547328 - type: integer 
	Parameter C_USE_CONFIG_RESET bound to: 0 - type: integer 
	Parameter C_AVOID_PRIMITIVES bound to: 0 - type: integer 
	Parameter C_INTERCONNECT bound to: 2 - type: integer 
	Parameter C_DEBUG_INTERFACE bound to: 0 - type: integer 
	Parameter C_MB_DBG_PORTS bound to: 1 - type: integer 
	Parameter C_DBG_REG_ACCESS bound to: 0 - type: integer 
	Parameter C_DBG_MEM_ACCESS bound to: 0 - type: integer 
	Parameter C_USE_UART bound to: 0 - type: integer 
	Parameter C_USE_CROSS_TRIGGER bound to: 0 - type: integer 
	Parameter C_EXT_TRIG_RESET_VALUE bound to: 20'b11110001001000110100 
	Parameter C_TRACE_OUTPUT bound to: 0 - type: integer 
	Parameter C_TRACE_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_TRACE_ASYNC_RESET bound to: 0 - type: integer 
	Parameter C_TRACE_CLK_FREQ_HZ bound to: 200000000 - type: integer 
	Parameter C_TRACE_CLK_OUT_PHASE bound to: 90 - type: integer 
	Parameter C_TRACE_PROTOCOL bound to: 1 - type: integer 
	Parameter C_TRACE_ID bound to: 110 - type: integer 
	Parameter C_S_AXI_ACLK_FREQ_HZ bound to: 100000000 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 4 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_THREAD_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_DATA_SIZE bound to: 32 - type: integer 
	Parameter C_M_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXIS_ID_WIDTH bound to: 7 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* buffer_type = "none" *) [c:/xup/embedded/2018_2_microblz/lab3/lab3.srcs/sources_1/bd/system/ipshared/5125/hdl/mdm_v3_2_vh_rfs.vhd:15561]
	Parameter C_TARGET bound to: 1'b0 
	Parameter DISABLE_JTAG bound to: FALSE - type: string 
	Parameter JTAG_CHAIN bound to: 2 - type: integer 
INFO: [Synth 8-3491] module 'MB_BSCANE2' declared at 'c:/xup/embedded/2018_2_microblz/lab3/lab3.srcs/sources_1/bd/system/ipshared/5125/hdl/mdm_v3_2_vh_rfs.vhd:253' bound to instance 'BSCAN_I' of component 'MB_BSCANE2' [c:/xup/embedded/2018_2_microblz/lab3/lab3.srcs/sources_1/bd/system/ipshared/5125/hdl/mdm_v3_2_vh_rfs.vhd:15628]
INFO: [Synth 8-638] synthesizing module 'MB_BSCANE2' [c:/xup/embedded/2018_2_microblz/lab3/lab3.srcs/sources_1/bd/system/ipshared/5125/hdl/mdm_v3_2_vh_rfs.vhd:277]
	Parameter C_TARGET bound to: 1'b0 
	Parameter DISABLE_JTAG bound to: FALSE - type: string 
	Parameter JTAG_CHAIN bound to: 2 - type: integer 
	Parameter DISABLE_JTAG bound to: FALSE - type: string 
	Parameter JTAG_CHAIN bound to: 2 - type: integer 
INFO: [Synth 8-113] binding component instance 'BSCANE2_I' to cell 'BSCANE2' [c:/xup/embedded/2018_2_microblz/lab3/lab3.srcs/sources_1/bd/system/ipshared/5125/hdl/mdm_v3_2_vh_rfs.vhd:287]
INFO: [Synth 8-256] done synthesizing module 'MB_BSCANE2' (51#1) [c:/xup/embedded/2018_2_microblz/lab3/lab3.srcs/sources_1/bd/system/ipshared/5125/hdl/mdm_v3_2_vh_rfs.vhd:277]
	Parameter C_TARGET bound to: 1'b0 
INFO: [Synth 8-3491] module 'MB_BUFG' declared at 'c:/xup/embedded/2018_2_microblz/lab3/lab3.srcs/sources_1/bd/system/ipshared/5125/hdl/mdm_v3_2_vh_rfs.vhd:315' bound to instance 'BUFG_DRCK' of component 'MB_BUFG' [c:/xup/embedded/2018_2_microblz/lab3/lab3.srcs/sources_1/bd/system/ipshared/5125/hdl/mdm_v3_2_vh_rfs.vhd:15827]
INFO: [Synth 8-638] synthesizing module 'MB_BUFG' [c:/xup/embedded/2018_2_microblz/lab3/lab3.srcs/sources_1/bd/system/ipshared/5125/hdl/mdm_v3_2_vh_rfs.vhd:328]
	Parameter C_TARGET bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'Native' to cell 'BUFG' [c:/xup/embedded/2018_2_microblz/lab3/lab3.srcs/sources_1/bd/system/ipshared/5125/hdl/mdm_v3_2_vh_rfs.vhd:338]
INFO: [Synth 8-256] done synthesizing module 'MB_BUFG' (52#1) [c:/xup/embedded/2018_2_microblz/lab3/lab3.srcs/sources_1/bd/system/ipshared/5125/hdl/mdm_v3_2_vh_rfs.vhd:328]
	Parameter C_TARGET bound to: 1'b0 
	Parameter C_JTAG_CHAIN bound to: 2 - type: integer 
	Parameter C_USE_BSCAN bound to: 0 - type: integer 
	Parameter C_USE_CONFIG_RESET bound to: 0 - type: integer 
	Parameter C_USE_SRL16 bound to: yes - type: string 
	Parameter C_DEBUG_INTERFACE bound to: 0 - type: integer 
	Parameter C_MB_DBG_PORTS bound to: 1 - type: integer 
	Parameter C_EN_WIDTH bound to: 1 - type: integer 
	Parameter C_DBG_REG_ACCESS bound to: 0 - type: integer 
	Parameter C_REG_NUM_CE bound to: 4 - type: integer 
	Parameter C_REG_DATA_WIDTH bound to: 8 - type: integer 
	Parameter C_DBG_MEM_ACCESS bound to: 0 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 4 - type: integer 
	Parameter C_S_AXI_ACLK_FREQ_HZ bound to: 100000000 - type: integer 
	Parameter C_M_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_USE_CROSS_TRIGGER bound to: 0 - type: integer 
	Parameter C_EXT_TRIG_RESET_VALUE bound to: 20'b11110001001000110100 
	Parameter C_USE_UART bound to: 0 - type: integer 
	Parameter C_UART_WIDTH bound to: 8 - type: integer 
	Parameter C_TRACE_OUTPUT bound to: 0 - type: integer 
	Parameter C_TRACE_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_TRACE_ASYNC_RESET bound to: 0 - type: integer 
	Parameter C_TRACE_CLK_FREQ_HZ bound to: 200000000 - type: integer 
	Parameter C_TRACE_CLK_OUT_PHASE bound to: 90 - type: integer 
	Parameter C_TRACE_PROTOCOL bound to: 1 - type: integer 
	Parameter C_TRACE_ID bound to: 110 - type: integer 
	Parameter C_M_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXIS_ID_WIDTH bound to: 7 - type: integer 
INFO: [Synth 8-3491] module 'MDM_Core' declared at 'c:/xup/embedded/2018_2_microblz/lab3/lab3.srcs/sources_1/bd/system/ipshared/5125/hdl/mdm_v3_2_vh_rfs.vhd:5431' bound to instance 'MDM_Core_I1' of component 'MDM_Core' [c:/xup/embedded/2018_2_microblz/lab3/lab3.srcs/sources_1/bd/system/ipshared/5125/hdl/mdm_v3_2_vh_rfs.vhd:15911]
INFO: [Synth 8-638] synthesizing module 'MDM_Core' [c:/xup/embedded/2018_2_microblz/lab3/lab3.srcs/sources_1/bd/system/ipshared/5125/hdl/mdm_v3_2_vh_rfs.vhd:6668]
	Parameter C_TARGET bound to: 1'b0 
	Parameter C_JTAG_CHAIN bound to: 2 - type: integer 
	Parameter C_USE_BSCAN bound to: 0 - type: integer 
	Parameter C_USE_CONFIG_RESET bound to: 0 - type: integer 
	Parameter C_USE_SRL16 bound to: yes - type: string 
	Parameter C_DEBUG_INTERFACE bound to: 0 - type: integer 
	Parameter C_MB_DBG_PORTS bound to: 1 - type: integer 
	Parameter C_EN_WIDTH bound to: 1 - type: integer 
	Parameter C_DBG_REG_ACCESS bound to: 0 - type: integer 
	Parameter C_REG_NUM_CE bound to: 4 - type: integer 
	Parameter C_REG_DATA_WIDTH bound to: 8 - type: integer 
	Parameter C_DBG_MEM_ACCESS bound to: 0 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 4 - type: integer 
	Parameter C_S_AXI_ACLK_FREQ_HZ bound to: 100000000 - type: integer 
	Parameter C_M_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_USE_CROSS_TRIGGER bound to: 0 - type: integer 
	Parameter C_EXT_TRIG_RESET_VALUE bound to: 20'b11110001001000110100 
	Parameter C_USE_UART bound to: 0 - type: integer 
	Parameter C_UART_WIDTH bound to: 8 - type: integer 
	Parameter C_TRACE_OUTPUT bound to: 0 - type: integer 
	Parameter C_TRACE_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_TRACE_ASYNC_RESET bound to: 0 - type: integer 
	Parameter C_TRACE_CLK_FREQ_HZ bound to: 200000000 - type: integer 
	Parameter C_TRACE_CLK_OUT_PHASE bound to: 90 - type: integer 
	Parameter C_TRACE_PROTOCOL bound to: 1 - type: integer 
	Parameter C_TRACE_ID bound to: 110 - type: integer 
	Parameter C_M_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXIS_ID_WIDTH bound to: 7 - type: integer 
	Parameter C_TARGET bound to: 1'b0 
	Parameter C_USE_BSCAN bound to: 0 - type: integer 
	Parameter C_MB_DBG_PORTS bound to: 1 - type: integer 
	Parameter C_USE_CONFIG_RESET bound to: 0 - type: integer 
	Parameter C_USE_SRL16 bound to: yes - type: string 
	Parameter C_DEBUG_INTERFACE bound to: 0 - type: integer 
	Parameter C_DBG_REG_ACCESS bound to: 0 - type: integer 
	Parameter C_DBG_MEM_ACCESS bound to: 0 - type: integer 
	Parameter C_M_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_USE_CROSS_TRIGGER bound to: 0 - type: integer 
	Parameter C_EXT_TRIG_RESET_VALUE bound to: 20'b11110001001000110100 
	Parameter C_USE_UART bound to: 0 - type: integer 
	Parameter C_UART_WIDTH bound to: 8 - type: integer 
	Parameter C_TRACE_OUTPUT bound to: 0 - type: integer 
	Parameter C_TRACE_PROTOCOL bound to: 1 - type: integer 
	Parameter C_EN_WIDTH bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'JTAG_CONTROL' declared at 'c:/xup/embedded/2018_2_microblz/lab3/lab3.srcs/sources_1/bd/system/ipshared/5125/hdl/mdm_v3_2_vh_rfs.vhd:2846' bound to instance 'JTAG_CONTROL_I' of component 'JTAG_CONTROL' [c:/xup/embedded/2018_2_microblz/lab3/lab3.srcs/sources_1/bd/system/ipshared/5125/hdl/mdm_v3_2_vh_rfs.vhd:10026]
INFO: [Synth 8-638] synthesizing module 'JTAG_CONTROL' [c:/xup/embedded/2018_2_microblz/lab3/lab3.srcs/sources_1/bd/system/ipshared/5125/hdl/mdm_v3_2_vh_rfs.vhd:3118]
	Parameter C_TARGET bound to: 1'b0 
	Parameter C_USE_BSCAN bound to: 0 - type: integer 
	Parameter C_MB_DBG_PORTS bound to: 1 - type: integer 
	Parameter C_USE_CONFIG_RESET bound to: 0 - type: integer 
	Parameter C_USE_SRL16 bound to: yes - type: string 
	Parameter C_DEBUG_INTERFACE bound to: 0 - type: integer 
	Parameter C_DBG_REG_ACCESS bound to: 0 - type: integer 
	Parameter C_DBG_MEM_ACCESS bound to: 0 - type: integer 
	Parameter C_M_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_USE_CROSS_TRIGGER bound to: 0 - type: integer 
	Parameter C_EXT_TRIG_RESET_VALUE bound to: 20'b11110001001000110100 
	Parameter C_USE_UART bound to: 0 - type: integer 
	Parameter C_UART_WIDTH bound to: 8 - type: integer 
	Parameter C_TRACE_OUTPUT bound to: 0 - type: integer 
	Parameter C_TRACE_PROTOCOL bound to: 1 - type: integer 
	Parameter C_EN_WIDTH bound to: 1 - type: integer 
	Parameter C_TARGET bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-3491] module 'MB_FDC_1' declared at 'c:/xup/embedded/2018_2_microblz/lab3/lab3.srcs/sources_1/bd/system/ipshared/5125/hdl/mdm_v3_2_vh_rfs.vhd:614' bound to instance 'FDC_I' of component 'MB_FDC_1' [c:/xup/embedded/2018_2_microblz/lab3/lab3.srcs/sources_1/bd/system/ipshared/5125/hdl/mdm_v3_2_vh_rfs.vhd:3473]
INFO: [Synth 8-638] synthesizing module 'MB_FDC_1' [c:/xup/embedded/2018_2_microblz/lab3/lab3.srcs/sources_1/bd/system/ipshared/5125/hdl/mdm_v3_2_vh_rfs.vhd:630]
	Parameter C_TARGET bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'Native' to cell 'FDC_1' [c:/xup/embedded/2018_2_microblz/lab3/lab3.srcs/sources_1/bd/system/ipshared/5125/hdl/mdm_v3_2_vh_rfs.vhd:651]
INFO: [Synth 8-256] done synthesizing module 'MB_FDC_1' (53#1) [c:/xup/embedded/2018_2_microblz/lab3/lab3.srcs/sources_1/bd/system/ipshared/5125/hdl/mdm_v3_2_vh_rfs.vhd:630]
	Parameter C_TARGET bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-3491] module 'MB_FDRE_1' declared at 'c:/xup/embedded/2018_2_microblz/lab3/lab3.srcs/sources_1/bd/system/ipshared/5125/hdl/mdm_v3_2_vh_rfs.vhd:673' bound to instance 'SYNC_FDRE' of component 'MB_FDRE_1' [c:/xup/embedded/2018_2_microblz/lab3/lab3.srcs/sources_1/bd/system/ipshared/5125/hdl/mdm_v3_2_vh_rfs.vhd:3483]
INFO: [Synth 8-638] synthesizing module 'MB_FDRE_1' [c:/xup/embedded/2018_2_microblz/lab3/lab3.srcs/sources_1/bd/system/ipshared/5125/hdl/mdm_v3_2_vh_rfs.vhd:690]
	Parameter C_TARGET bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'Native' to cell 'FDRE_1' [c:/xup/embedded/2018_2_microblz/lab3/lab3.srcs/sources_1/bd/system/ipshared/5125/hdl/mdm_v3_2_vh_rfs.vhd:713]
INFO: [Synth 8-256] done synthesizing module 'MB_FDRE_1' (54#1) [c:/xup/embedded/2018_2_microblz/lab3/lab3.srcs/sources_1/bd/system/ipshared/5125/hdl/mdm_v3_2_vh_rfs.vhd:690]
	Parameter C_TARGET bound to: 1'b0 
	Parameter C_STATIC bound to: 1 - type: bool 
	Parameter C_USE_SRL16 bound to: yes - type: string 
	Parameter INIT bound to: 16'b0000000101100111 
INFO: [Synth 8-3491] module 'MB_SRL16E' declared at 'c:/xup/embedded/2018_2_microblz/lab3/lab3.srcs/sources_1/bd/system/ipshared/5125/hdl/mdm_v3_2_vh_rfs.vhd:736' bound to instance 'SRL16E_1' of component 'MB_SRL16E' [c:/xup/embedded/2018_2_microblz/lab3/lab3.srcs/sources_1/bd/system/ipshared/5125/hdl/mdm_v3_2_vh_rfs.vhd:3629]
INFO: [Synth 8-638] synthesizing module 'mdm_v3_2_14_MB_SRL16E' [c:/xup/embedded/2018_2_microblz/lab3/lab3.srcs/sources_1/bd/system/ipshared/5125/hdl/mdm_v3_2_vh_rfs.vhd:759]
	Parameter C_TARGET bound to: 1'b0 
	Parameter C_STATIC bound to: 1 - type: bool 
	Parameter C_USE_SRL16 bound to: yes - type: string 
	Parameter INIT bound to: 16'b0000000101100111 
	Parameter INIT bound to: 16'b0000000101100111 
	Parameter IS_CLK_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'MB_SRL16E_I1' to cell 'SRL16E' [c:/xup/embedded/2018_2_microblz/lab3/lab3.srcs/sources_1/bd/system/ipshared/5125/hdl/mdm_v3_2_vh_rfs.vhd:763]
INFO: [Synth 8-256] done synthesizing module 'mdm_v3_2_14_MB_SRL16E' (55#1) [c:/xup/embedded/2018_2_microblz/lab3/lab3.srcs/sources_1/bd/system/ipshared/5125/hdl/mdm_v3_2_vh_rfs.vhd:759]
	Parameter C_TARGET bound to: 1'b0 
	Parameter C_STATIC bound to: 1 - type: bool 
	Parameter C_USE_SRL16 bound to: yes - type: string 
	Parameter INIT bound to: 16'b0100001010000111 
INFO: [Synth 8-3491] module 'MB_SRL16E' declared at 'c:/xup/embedded/2018_2_microblz/lab3/lab3.srcs/sources_1/bd/system/ipshared/5125/hdl/mdm_v3_2_vh_rfs.vhd:736' bound to instance 'SRL16E_2' of component 'MB_SRL16E' [c:/xup/embedded/2018_2_microblz/lab3/lab3.srcs/sources_1/bd/system/ipshared/5125/hdl/mdm_v3_2_vh_rfs.vhd:3646]
INFO: [Synth 8-638] synthesizing module 'mdm_v3_2_14_MB_SRL16E__parameterized0' [c:/xup/embedded/2018_2_microblz/lab3/lab3.srcs/sources_1/bd/system/ipshared/5125/hdl/mdm_v3_2_vh_rfs.vhd:759]
	Parameter C_TARGET bound to: 1'b0 
	Parameter C_STATIC bound to: 1 - type: bool 
	Parameter C_USE_SRL16 bound to: yes - type: string 
	Parameter INIT bound to: 16'b0100001010000111 
	Parameter INIT bound to: 16'b0100001010000111 
	Parameter IS_CLK_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'MB_SRL16E_I1' to cell 'SRL16E' [c:/xup/embedded/2018_2_microblz/lab3/lab3.srcs/sources_1/bd/system/ipshared/5125/hdl/mdm_v3_2_vh_rfs.vhd:763]
INFO: [Synth 8-256] done synthesizing module 'mdm_v3_2_14_MB_SRL16E__parameterized0' (55#1) [c:/xup/embedded/2018_2_microblz/lab3/lab3.srcs/sources_1/bd/system/ipshared/5125/hdl/mdm_v3_2_vh_rfs.vhd:759]
	Parameter C_TARGET bound to: 1'b0 
	Parameter C_STATIC bound to: 1 - type: bool 
	Parameter C_USE_SRL16 bound to: yes - type: string 
	Parameter INIT bound to: 16'b0100010001000011 
INFO: [Synth 8-3491] module 'MB_SRL16E' declared at 'c:/xup/embedded/2018_2_microblz/lab3/lab3.srcs/sources_1/bd/system/ipshared/5125/hdl/mdm_v3_2_vh_rfs.vhd:736' bound to instance 'SRL16E_ID_1' of component 'MB_SRL16E' [c:/xup/embedded/2018_2_microblz/lab3/lab3.srcs/sources_1/bd/system/ipshared/5125/hdl/mdm_v3_2_vh_rfs.vhd:3715]
INFO: [Synth 8-638] synthesizing module 'mdm_v3_2_14_MB_SRL16E__parameterized1' [c:/xup/embedded/2018_2_microblz/lab3/lab3.srcs/sources_1/bd/system/ipshared/5125/hdl/mdm_v3_2_vh_rfs.vhd:759]
	Parameter C_TARGET bound to: 1'b0 
	Parameter C_STATIC bound to: 1 - type: bool 
	Parameter C_USE_SRL16 bound to: yes - type: string 
	Parameter INIT bound to: 16'b0100010001000011 
	Parameter INIT bound to: 16'b0100010001000011 
	Parameter IS_CLK_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'MB_SRL16E_I1' to cell 'SRL16E' [c:/xup/embedded/2018_2_microblz/lab3/lab3.srcs/sources_1/bd/system/ipshared/5125/hdl/mdm_v3_2_vh_rfs.vhd:763]
INFO: [Synth 8-256] done synthesizing module 'mdm_v3_2_14_MB_SRL16E__parameterized1' (55#1) [c:/xup/embedded/2018_2_microblz/lab3/lab3.srcs/sources_1/bd/system/ipshared/5125/hdl/mdm_v3_2_vh_rfs.vhd:759]
	Parameter C_TARGET bound to: 1'b0 
	Parameter C_STATIC bound to: 1 - type: bool 
	Parameter C_USE_SRL16 bound to: yes - type: string 
	Parameter INIT bound to: 16'b0101100001001101 
INFO: [Synth 8-3491] module 'MB_SRL16E' declared at 'c:/xup/embedded/2018_2_microblz/lab3/lab3.srcs/sources_1/bd/system/ipshared/5125/hdl/mdm_v3_2_vh_rfs.vhd:736' bound to instance 'SRL16E_ID_2' of component 'MB_SRL16E' [c:/xup/embedded/2018_2_microblz/lab3/lab3.srcs/sources_1/bd/system/ipshared/5125/hdl/mdm_v3_2_vh_rfs.vhd:3732]
INFO: [Synth 8-638] synthesizing module 'mdm_v3_2_14_MB_SRL16E__parameterized2' [c:/xup/embedded/2018_2_microblz/lab3/lab3.srcs/sources_1/bd/system/ipshared/5125/hdl/mdm_v3_2_vh_rfs.vhd:759]
	Parameter C_TARGET bound to: 1'b0 
	Parameter C_STATIC bound to: 1 - type: bool 
	Parameter C_USE_SRL16 bound to: yes - type: string 
	Parameter INIT bound to: 16'b0101100001001101 
	Parameter INIT bound to: 16'b0101100001001101 
	Parameter IS_CLK_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'MB_SRL16E_I1' to cell 'SRL16E' [c:/xup/embedded/2018_2_microblz/lab3/lab3.srcs/sources_1/bd/system/ipshared/5125/hdl/mdm_v3_2_vh_rfs.vhd:763]
INFO: [Synth 8-256] done synthesizing module 'mdm_v3_2_14_MB_SRL16E__parameterized2' (55#1) [c:/xup/embedded/2018_2_microblz/lab3/lab3.srcs/sources_1/bd/system/ipshared/5125/hdl/mdm_v3_2_vh_rfs.vhd:759]
INFO: [Synth 8-5534] Detected attribute (* async_reg = "TRUE" *) [c:/xup/embedded/2018_2_microblz/lab3/lab3.srcs/sources_1/bd/system/ipshared/5125/hdl/mdm_v3_2_vh_rfs.vhd:3891]
WARNING: [Synth 8-6014] Unused sequential element set_Ext_BRK_reg was removed.  [c:/xup/embedded/2018_2_microblz/lab3/lab3.srcs/sources_1/bd/system/ipshared/5125/hdl/mdm_v3_2_vh_rfs.vhd:3819]
INFO: [Synth 8-256] done synthesizing module 'JTAG_CONTROL' (56#1) [c:/xup/embedded/2018_2_microblz/lab3/lab3.srcs/sources_1/bd/system/ipshared/5125/hdl/mdm_v3_2_vh_rfs.vhd:3118]
INFO: [Synth 8-256] done synthesizing module 'MDM_Core' (57#1) [c:/xup/embedded/2018_2_microblz/lab3/lab3.srcs/sources_1/bd/system/ipshared/5125/hdl/mdm_v3_2_vh_rfs.vhd:6668]
INFO: [Synth 8-256] done synthesizing module 'MDM' (58#1) [c:/xup/embedded/2018_2_microblz/lab3/lab3.srcs/sources_1/bd/system/ipshared/5125/hdl/mdm_v3_2_vh_rfs.vhd:14056]
INFO: [Synth 8-256] done synthesizing module 'system_mdm_1_0' (59#1) [c:/xup/embedded/2018_2_microblz/lab3/lab3.srcs/sources_1/bd/system/ip/system_mdm_1_0/synth/system_mdm_1_0.vhd:74]
INFO: [Synth 8-638] synthesizing module 'system_microblaze_0_0' [c:/xup/embedded/2018_2_microblz/lab3/lab3.srcs/sources_1/bd/system/ip/system_microblaze_0_0/synth/system_microblaze_0_0.vhd:190]
	Parameter C_SCO bound to: 0 - type: integer 
	Parameter C_FREQ bound to: 100000000 - type: integer 
	Parameter C_USE_CONFIG_RESET bound to: 0 - type: integer 
	Parameter C_NUM_SYNC_FF_CLK bound to: 2 - type: integer 
	Parameter C_NUM_SYNC_FF_CLK_IRQ bound to: 1 - type: integer 
	Parameter C_NUM_SYNC_FF_CLK_DEBUG bound to: 2 - type: integer 
	Parameter C_NUM_SYNC_FF_DBG_CLK bound to: 1 - type: integer 
	Parameter C_NUM_SYNC_FF_DBG_TRACE_CLK bound to: 2 - type: integer 
	Parameter C_FAULT_TOLERANT bound to: 0 - type: integer 
	Parameter C_ECC_USE_CE_EXCEPTION bound to: 0 - type: integer 
	Parameter C_LOCKSTEP_SLAVE bound to: 0 - type: integer 
	Parameter C_LOCKSTEP_MASTER bound to: 0 - type: integer 
	Parameter C_ENDIANNESS bound to: 1 - type: integer 
	Parameter C_FAMILY bound to: artix7 - type: string 
	Parameter C_DATA_SIZE bound to: 32 - type: integer 
	Parameter C_INSTR_SIZE bound to: 32 - type: integer 
	Parameter C_IADDR_SIZE bound to: 32 - type: integer 
	Parameter C_PIADDR_SIZE bound to: 32 - type: integer 
	Parameter C_DADDR_SIZE bound to: 32 - type: integer 
	Parameter C_INSTANCE bound to: system_microblaze_0_0 - type: string 
	Parameter C_AVOID_PRIMITIVES bound to: 0 - type: integer 
	Parameter C_AREA_OPTIMIZED bound to: 1 - type: integer 
	Parameter C_OPTIMIZATION bound to: 0 - type: integer 
	Parameter C_INTERCONNECT bound to: 2 - type: integer 
	Parameter C_BASE_VECTORS bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_M_AXI_DP_THREAD_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_DP_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_DP_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_DP_EXCLUSIVE_ACCESS bound to: 0 - type: integer 
	Parameter C_M_AXI_D_BUS_EXCEPTION bound to: 0 - type: integer 
	Parameter C_M_AXI_IP_THREAD_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_IP_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_IP_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_I_BUS_EXCEPTION bound to: 0 - type: integer 
	Parameter C_D_LMB bound to: 1 - type: integer 
	Parameter C_D_AXI bound to: 1 - type: integer 
	Parameter C_I_LMB bound to: 1 - type: integer 
	Parameter C_I_AXI bound to: 0 - type: integer 
	Parameter C_USE_MSR_INSTR bound to: 1 - type: integer 
	Parameter C_USE_PCMP_INSTR bound to: 1 - type: integer 
	Parameter C_USE_BARREL bound to: 1 - type: integer 
	Parameter C_USE_DIV bound to: 0 - type: integer 
	Parameter C_USE_HW_MUL bound to: 1 - type: integer 
	Parameter C_USE_FPU bound to: 0 - type: integer 
	Parameter C_USE_REORDER_INSTR bound to: 0 - type: integer 
	Parameter C_UNALIGNED_EXCEPTIONS bound to: 0 - type: integer 
	Parameter C_ILL_OPCODE_EXCEPTION bound to: 0 - type: integer 
	Parameter C_DIV_ZERO_EXCEPTION bound to: 0 - type: integer 
	Parameter C_FPU_EXCEPTION bound to: 0 - type: integer 
	Parameter C_FSL_LINKS bound to: 0 - type: integer 
	Parameter C_USE_EXTENDED_FSL_INSTR bound to: 0 - type: integer 
	Parameter C_FSL_EXCEPTION bound to: 0 - type: integer 
	Parameter C_USE_STACK_PROTECTION bound to: 0 - type: integer 
	Parameter C_IMPRECISE_EXCEPTIONS bound to: 0 - type: integer 
	Parameter C_USE_INTERRUPT bound to: 0 - type: integer 
	Parameter C_USE_EXT_BRK bound to: 0 - type: integer 
	Parameter C_USE_EXT_NM_BRK bound to: 0 - type: integer 
	Parameter C_USE_NON_SECURE bound to: 0 - type: integer 
	Parameter C_USE_MMU bound to: 0 - type: integer 
	Parameter C_MMU_DTLB_SIZE bound to: 2 - type: integer 
	Parameter C_MMU_ITLB_SIZE bound to: 1 - type: integer 
	Parameter C_MMU_TLB_ACCESS bound to: 3 - type: integer 
	Parameter C_MMU_ZONES bound to: 2 - type: integer 
	Parameter C_MMU_PRIVILEGED_INSTR bound to: 0 - type: integer 
	Parameter C_USE_BRANCH_TARGET_CACHE bound to: 0 - type: integer 
	Parameter C_BRANCH_TARGET_CACHE_SIZE bound to: 0 - type: integer 
	Parameter C_PC_WIDTH bound to: 32 - type: integer 
	Parameter C_PVR bound to: 0 - type: integer 
	Parameter C_PVR_USER1 bound to: 8'b00000000 
	Parameter C_PVR_USER2 bound to: 32'b00000000000000000000000000000000 
	Parameter C_DYNAMIC_BUS_SIZING bound to: 0 - type: integer 
	Parameter C_RESET_MSR bound to: 32'b00000000000000000000000000000000 
	Parameter C_OPCODE_0x0_ILLEGAL bound to: 0 - type: integer 
	Parameter C_DEBUG_ENABLED bound to: 1 - type: integer 
	Parameter C_DEBUG_INTERFACE bound to: 0 - type: integer 
	Parameter C_NUMBER_OF_PC_BRK bound to: 1 - type: integer 
	Parameter C_NUMBER_OF_RD_ADDR_BRK bound to: 0 - type: integer 
	Parameter C_NUMBER_OF_WR_ADDR_BRK bound to: 0 - type: integer 
	Parameter C_DEBUG_EVENT_COUNTERS bound to: 5 - type: integer 
	Parameter C_DEBUG_LATENCY_COUNTERS bound to: 1 - type: integer 
	Parameter C_DEBUG_COUNTER_WIDTH bound to: 32 - type: integer 
	Parameter C_DEBUG_TRACE_SIZE bound to: 8192 - type: integer 
	Parameter C_DEBUG_EXTERNAL_TRACE bound to: 0 - type: integer 
	Parameter C_DEBUG_TRACE_ASYNC_RESET bound to: 0 - type: integer 
	Parameter C_DEBUG_PROFILE_SIZE bound to: 0 - type: integer 
	Parameter C_INTERRUPT_IS_EDGE bound to: 0 - type: integer 
	Parameter C_EDGE_IS_POSITIVE bound to: 1 - type: integer 
	Parameter C_ASYNC_INTERRUPT bound to: 1 - type: integer 
	Parameter C_ASYNC_WAKEUP bound to: 3 - type: integer 
	Parameter C_M0_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S0_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M1_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S1_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M2_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S2_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M3_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S3_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M4_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S4_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M5_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S5_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M6_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S6_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M7_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S7_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M8_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S8_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M9_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S9_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M10_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S10_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M11_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S11_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M12_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S12_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M13_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S13_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M14_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S14_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M15_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S15_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_ICACHE_BASEADDR bound to: 64'b0000000000000000000000000000000001000100101000000000000000000000 
	Parameter C_ICACHE_HIGHADDR bound to: 64'b0000000000000000000000000000000001000100101000001111111111111111 
	Parameter C_USE_ICACHE bound to: 1 - type: integer 
	Parameter C_ALLOW_ICACHE_WR bound to: 1 - type: integer 
	Parameter C_ADDR_TAG_BITS bound to: 4 - type: integer 
	Parameter C_CACHE_BYTE_SIZE bound to: 4096 - type: integer 
	Parameter C_ICACHE_LINE_LEN bound to: 4 - type: integer 
	Parameter C_ICACHE_ALWAYS_USED bound to: 1 - type: integer 
	Parameter C_ICACHE_STREAMS bound to: 0 - type: integer 
	Parameter C_ICACHE_VICTIMS bound to: 0 - type: integer 
	Parameter C_ICACHE_FORCE_TAG_LUTRAM bound to: 0 - type: integer 
	Parameter C_ICACHE_DATA_WIDTH bound to: 0 - type: integer 
	Parameter C_M_AXI_IC_THREAD_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_IC_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_IC_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_IC_USER_VALUE bound to: 31 - type: integer 
	Parameter C_M_AXI_IC_AWUSER_WIDTH bound to: 5 - type: integer 
	Parameter C_M_AXI_IC_ARUSER_WIDTH bound to: 5 - type: integer 
	Parameter C_M_AXI_IC_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_IC_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_IC_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_DCACHE_BASEADDR bound to: 64'b0000000000000000000000000000000001000100101000000000000000000000 
	Parameter C_DCACHE_HIGHADDR bound to: 64'b0000000000000000000000000000000001000100101000001111111111111111 
	Parameter C_USE_DCACHE bound to: 1 - type: integer 
	Parameter C_ALLOW_DCACHE_WR bound to: 1 - type: integer 
	Parameter C_DCACHE_ADDR_TAG bound to: 4 - type: integer 
	Parameter C_DCACHE_BYTE_SIZE bound to: 4096 - type: integer 
	Parameter C_DCACHE_LINE_LEN bound to: 4 - type: integer 
	Parameter C_DCACHE_ALWAYS_USED bound to: 0 - type: integer 
	Parameter C_DCACHE_USE_WRITEBACK bound to: 0 - type: integer 
	Parameter C_DCACHE_VICTIMS bound to: 0 - type: integer 
	Parameter C_DCACHE_FORCE_TAG_LUTRAM bound to: 0 - type: integer 
	Parameter C_DCACHE_DATA_WIDTH bound to: 0 - type: integer 
	Parameter C_M_AXI_DC_THREAD_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_DC_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_DC_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_DC_EXCLUSIVE_ACCESS bound to: 0 - type: integer 
	Parameter C_M_AXI_DC_USER_VALUE bound to: 31 - type: integer 
	Parameter C_M_AXI_DC_AWUSER_WIDTH bound to: 5 - type: integer 
	Parameter C_M_AXI_DC_ARUSER_WIDTH bound to: 5 - type: integer 
	Parameter C_M_AXI_DC_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_DC_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_DC_BUSER_WIDTH bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'MicroBlaze' declared at 'c:/xup/embedded/2018_2_microblz/lab3/lab3.srcs/sources_1/bd/system/ipshared/b649/hdl/microblaze_v10_0_vh_rfs.vhd:157121' bound to instance 'U0' of component 'MicroBlaze' [c:/xup/embedded/2018_2_microblz/lab3/lab3.srcs/sources_1/bd/system/ip/system_microblaze_0_0/synth/system_microblaze_0_0.vhd:958]
INFO: [Synth 8-256] done synthesizing module 'system_microblaze_0_0' (126#1) [c:/xup/embedded/2018_2_microblz/lab3/lab3.srcs/sources_1/bd/system/ip/system_microblaze_0_0/synth/system_microblaze_0_0.vhd:190]
WARNING: [Synth 8-350] instance 'microblaze_0' of module 'system_microblaze_0_0' requires 126 connections, but only 125 given [C:/xup/embedded/2018_2_microblz/lab3/lab3.srcs/sources_1/bd/system/synth/system.v:2831]
INFO: [Synth 8-6157] synthesizing module 'system_microblaze_0_axi_periph_0' [C:/xup/embedded/2018_2_microblz/lab3/lab3.srcs/sources_1/bd/system/synth/system.v:3225]
INFO: [Synth 8-6157] synthesizing module 'm00_couplers_imp_1RZ0IW6' [C:/xup/embedded/2018_2_microblz/lab3/lab3.srcs/sources_1/bd/system/synth/system.v:12]
INFO: [Synth 8-6157] synthesizing module 'system_auto_pc_0' [c:/xup/embedded/2018_2_microblz/lab3/lab3.srcs/sources_1/bd/system/ip/system_auto_pc_0/synth/system_auto_pc_0.v:58]
INFO: [Synth 8-6157] synthesizing module 'axi_protocol_converter_v2_1_17_axi_protocol_converter' [c:/xup/embedded/2018_2_microblz/lab3/lab3.srcs/sources_1/bd/system/ipshared/ccfb/hdl/axi_protocol_converter_v2_1_vl_rfs.v:4811]
	Parameter C_FAMILY bound to: artix7 - type: string 
	Parameter C_M_AXI_PROTOCOL bound to: 2 - type: integer 
	Parameter C_S_AXI_PROTOCOL bound to: 0 - type: integer 
	Parameter C_IGNORE_ID bound to: 1 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_SUPPORTS_WRITE bound to: 1 - type: integer 
	Parameter C_AXI_SUPPORTS_READ bound to: 1 - type: integer 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_TRANSLATION_MODE bound to: 2 - type: integer 
	Parameter P_AXI4 bound to: 0 - type: integer 
	Parameter P_AXI3 bound to: 1 - type: integer 
	Parameter P_AXILITE bound to: 2 - type: integer 
	Parameter P_AXILITE_SIZE bound to: 3'b010 
	Parameter P_INCR bound to: 2'b01 
	Parameter P_DECERR bound to: 2'b11 
	Parameter P_SLVERR bound to: 2'b10 
	Parameter P_PROTECTION bound to: 1 - type: integer 
	Parameter P_CONVERSION bound to: 2 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'axi_protocol_converter_v2_1_17_b2s' [c:/xup/embedded/2018_2_microblz/lab3/lab3.srcs/sources_1/bd/system/ipshared/ccfb/hdl/axi_protocol_converter_v2_1_vl_rfs.v:4229]
	Parameter C_S_AXI_PROTOCOL bound to: 0 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_SUPPORTS_WRITE bound to: 1 - type: integer 
	Parameter C_AXI_SUPPORTS_READ bound to: 1 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'axi_protocol_converter_v2_1_17_b2s_aw_channel' [c:/xup/embedded/2018_2_microblz/lab3/lab3.srcs/sources_1/bd/system/ipshared/ccfb/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3974]
	Parameter C_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'axi_protocol_converter_v2_1_17_b2s_cmd_translator' [c:/xup/embedded/2018_2_microblz/lab3/lab3.srcs/sources_1/bd/system/ipshared/ccfb/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3467]
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter P_AXBURST_FIXED bound to: 2'b00 
	Parameter P_AXBURST_INCR bound to: 2'b01 
	Parameter P_AXBURST_WRAP bound to: 2'b10 
INFO: [Synth 8-6157] synthesizing module 'axi_protocol_converter_v2_1_17_b2s_incr_cmd' [c:/xup/embedded/2018_2_microblz/lab3/lab3.srcs/sources_1/bd/system/ipshared/ccfb/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3093]
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter L_AXI_ADDR_LOW_BIT bound to: 12 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'axi_protocol_converter_v2_1_17_b2s_incr_cmd' (127#1) [c:/xup/embedded/2018_2_microblz/lab3/lab3.srcs/sources_1/bd/system/ipshared/ccfb/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3093]
INFO: [Synth 8-6157] synthesizing module 'axi_protocol_converter_v2_1_17_b2s_wrap_cmd' [c:/xup/embedded/2018_2_microblz/lab3/lab3.srcs/sources_1/bd/system/ipshared/ccfb/hdl/axi_protocol_converter_v2_1_vl_rfs.v:2903]
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter L_AXI_ADDR_LOW_BIT bound to: 12 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'axi_protocol_converter_v2_1_17_b2s_wrap_cmd' (128#1) [c:/xup/embedded/2018_2_microblz/lab3/lab3.srcs/sources_1/bd/system/ipshared/ccfb/hdl/axi_protocol_converter_v2_1_vl_rfs.v:2903]
INFO: [Synth 8-6155] done synthesizing module 'axi_protocol_converter_v2_1_17_b2s_cmd_translator' (129#1) [c:/xup/embedded/2018_2_microblz/lab3/lab3.srcs/sources_1/bd/system/ipshared/ccfb/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3467]
INFO: [Synth 8-6157] synthesizing module 'axi_protocol_converter_v2_1_17_b2s_wr_cmd_fsm' [c:/xup/embedded/2018_2_microblz/lab3/lab3.srcs/sources_1/bd/system/ipshared/ccfb/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3225]
	Parameter SM_IDLE bound to: 2'b00 
	Parameter SM_CMD_EN bound to: 2'b01 
	Parameter SM_CMD_ACCEPTED bound to: 2'b10 
	Parameter SM_DONE_WAIT bound to: 2'b11 
INFO: [Synth 8-226] default block is never used [c:/xup/embedded/2018_2_microblz/lab3/lab3.srcs/sources_1/bd/system/ipshared/ccfb/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3279]
INFO: [Synth 8-6155] done synthesizing module 'axi_protocol_converter_v2_1_17_b2s_wr_cmd_fsm' (130#1) [c:/xup/embedded/2018_2_microblz/lab3/lab3.srcs/sources_1/bd/system/ipshared/ccfb/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3225]
INFO: [Synth 8-6155] done synthesizing module 'axi_protocol_converter_v2_1_17_b2s_aw_channel' (131#1) [c:/xup/embedded/2018_2_microblz/lab3/lab3.srcs/sources_1/bd/system/ipshared/ccfb/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3974]
INFO: [Synth 8-6157] synthesizing module 'axi_protocol_converter_v2_1_17_b2s_b_channel' [c:/xup/embedded/2018_2_microblz/lab3/lab3.srcs/sources_1/bd/system/ipshared/ccfb/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3609]
	Parameter C_ID_WIDTH bound to: 1 - type: integer 
	Parameter LP_RESP_OKAY bound to: 2'b00 
	Parameter LP_RESP_EXOKAY bound to: 2'b01 
	Parameter LP_RESP_SLVERROR bound to: 2'b10 
	Parameter LP_RESP_DECERR bound to: 2'b11 
	Parameter P_WIDTH bound to: 9 - type: integer 
	Parameter P_DEPTH bound to: 4 - type: integer 
	Parameter P_AWIDTH bound to: 2 - type: integer 
	Parameter P_RWIDTH bound to: 2 - type: integer 
	Parameter P_RDEPTH bound to: 4 - type: integer 
	Parameter P_RAWIDTH bound to: 2 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'axi_protocol_converter_v2_1_17_b2s_simple_fifo' [c:/xup/embedded/2018_2_microblz/lab3/lab3.srcs/sources_1/bd/system/ipshared/ccfb/hdl/axi_protocol_converter_v2_1_vl_rfs.v:2816]
	Parameter C_WIDTH bound to: 9 - type: integer 
	Parameter C_AWIDTH bound to: 2 - type: integer 
	Parameter C_DEPTH bound to: 4 - type: integer 
	Parameter C_EMPTY bound to: 2'b11 
	Parameter C_EMPTY_PRE bound to: 2'b00 
	Parameter C_FULL bound to: 2'b10 
	Parameter C_FULL_PRE bound to: 2'b01 
INFO: [Synth 8-6155] done synthesizing module 'axi_protocol_converter_v2_1_17_b2s_simple_fifo' (132#1) [c:/xup/embedded/2018_2_microblz/lab3/lab3.srcs/sources_1/bd/system/ipshared/ccfb/hdl/axi_protocol_converter_v2_1_vl_rfs.v:2816]
INFO: [Synth 8-6157] synthesizing module 'axi_protocol_converter_v2_1_17_b2s_simple_fifo__parameterized0' [c:/xup/embedded/2018_2_microblz/lab3/lab3.srcs/sources_1/bd/system/ipshared/ccfb/hdl/axi_protocol_converter_v2_1_vl_rfs.v:2816]
	Parameter C_WIDTH bound to: 2 - type: integer 
	Parameter C_AWIDTH bound to: 2 - type: integer 
	Parameter C_DEPTH bound to: 4 - type: integer 
	Parameter C_EMPTY bound to: 2'b11 
	Parameter C_EMPTY_PRE bound to: 2'b00 
	Parameter C_FULL bound to: 2'b10 
	Parameter C_FULL_PRE bound to: 2'b01 
INFO: [Synth 8-6155] done synthesizing module 'axi_protocol_converter_v2_1_17_b2s_simple_fifo__parameterized0' (132#1) [c:/xup/embedded/2018_2_microblz/lab3/lab3.srcs/sources_1/bd/system/ipshared/ccfb/hdl/axi_protocol_converter_v2_1_vl_rfs.v:2816]
INFO: [Synth 8-6155] done synthesizing module 'axi_protocol_converter_v2_1_17_b2s_b_channel' (133#1) [c:/xup/embedded/2018_2_microblz/lab3/lab3.srcs/sources_1/bd/system/ipshared/ccfb/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3609]
INFO: [Synth 8-6157] synthesizing module 'axi_protocol_converter_v2_1_17_b2s_ar_channel' [c:/xup/embedded/2018_2_microblz/lab3/lab3.srcs/sources_1/bd/system/ipshared/ccfb/hdl/axi_protocol_converter_v2_1_vl_rfs.v:4085]
	Parameter C_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'axi_protocol_converter_v2_1_17_b2s_rd_cmd_fsm' [c:/xup/embedded/2018_2_microblz/lab3/lab3.srcs/sources_1/bd/system/ipshared/ccfb/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3336]
	Parameter SM_IDLE bound to: 2'b00 
	Parameter SM_CMD_EN bound to: 2'b01 
	Parameter SM_CMD_ACCEPTED bound to: 2'b10 
	Parameter SM_DONE bound to: 2'b11 
INFO: [Synth 8-226] default block is never used [c:/xup/embedded/2018_2_microblz/lab3/lab3.srcs/sources_1/bd/system/ipshared/ccfb/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3398]
WARNING: [Synth 8-6014] Unused sequential element state_r1_reg was removed.  [c:/xup/embedded/2018_2_microblz/lab3/lab3.srcs/sources_1/bd/system/ipshared/ccfb/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3386]
WARNING: [Synth 8-6014] Unused sequential element s_arlen_r_reg was removed.  [c:/xup/embedded/2018_2_microblz/lab3/lab3.srcs/sources_1/bd/system/ipshared/ccfb/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3387]
INFO: [Synth 8-6155] done synthesizing module 'axi_protocol_converter_v2_1_17_b2s_rd_cmd_fsm' (134#1) [c:/xup/embedded/2018_2_microblz/lab3/lab3.srcs/sources_1/bd/system/ipshared/ccfb/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3336]
INFO: [Synth 8-6155] done synthesizing module 'axi_protocol_converter_v2_1_17_b2s_ar_channel' (135#1) [c:/xup/embedded/2018_2_microblz/lab3/lab3.srcs/sources_1/bd/system/ipshared/ccfb/hdl/axi_protocol_converter_v2_1_vl_rfs.v:4085]
INFO: [Synth 8-6157] synthesizing module 'axi_protocol_converter_v2_1_17_b2s_r_channel' [c:/xup/embedded/2018_2_microblz/lab3/lab3.srcs/sources_1/bd/system/ipshared/ccfb/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3814]
	Parameter C_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_DATA_WIDTH bound to: 32 - type: integer 
	Parameter P_WIDTH bound to: 2 - type: integer 
	Parameter P_DEPTH bound to: 32 - type: integer 
	Parameter P_AWIDTH bound to: 5 - type: integer 
	Parameter P_D_WIDTH bound to: 34 - type: integer 
	Parameter P_D_DEPTH bound to: 32 - type: integer 
	Parameter P_D_AWIDTH bound to: 5 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'axi_protocol_converter_v2_1_17_b2s_simple_fifo__parameterized1' [c:/xup/embedded/2018_2_microblz/lab3/lab3.srcs/sources_1/bd/system/ipshared/ccfb/hdl/axi_protocol_converter_v2_1_vl_rfs.v:2816]
	Parameter C_WIDTH bound to: 34 - type: integer 
	Parameter C_AWIDTH bound to: 5 - type: integer 
	Parameter C_DEPTH bound to: 32 - type: integer 
	Parameter C_EMPTY bound to: 5'b11111 
	Parameter C_EMPTY_PRE bound to: 5'b00000 
	Parameter C_FULL bound to: 5'b11110 
	Parameter C_FULL_PRE bound to: 5'b11010 
INFO: [Synth 8-6155] done synthesizing module 'axi_protocol_converter_v2_1_17_b2s_simple_fifo__parameterized1' (135#1) [c:/xup/embedded/2018_2_microblz/lab3/lab3.srcs/sources_1/bd/system/ipshared/ccfb/hdl/axi_protocol_converter_v2_1_vl_rfs.v:2816]
INFO: [Synth 8-6157] synthesizing module 'axi_protocol_converter_v2_1_17_b2s_simple_fifo__parameterized2' [c:/xup/embedded/2018_2_microblz/lab3/lab3.srcs/sources_1/bd/system/ipshared/ccfb/hdl/axi_protocol_converter_v2_1_vl_rfs.v:2816]
	Parameter C_WIDTH bound to: 2 - type: integer 
	Parameter C_AWIDTH bound to: 5 - type: integer 
	Parameter C_DEPTH bound to: 32 - type: integer 
	Parameter C_EMPTY bound to: 5'b11111 
	Parameter C_EMPTY_PRE bound to: 5'b00000 
	Parameter C_FULL bound to: 5'b11110 
	Parameter C_FULL_PRE bound to: 5'b11010 
INFO: [Synth 8-6155] done synthesizing module 'axi_protocol_converter_v2_1_17_b2s_simple_fifo__parameterized2' (135#1) [c:/xup/embedded/2018_2_microblz/lab3/lab3.srcs/sources_1/bd/system/ipshared/ccfb/hdl/axi_protocol_converter_v2_1_vl_rfs.v:2816]
INFO: [Synth 8-6155] done synthesizing module 'axi_protocol_converter_v2_1_17_b2s_r_channel' (136#1) [c:/xup/embedded/2018_2_microblz/lab3/lab3.srcs/sources_1/bd/system/ipshared/ccfb/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3814]
INFO: [Synth 8-6157] synthesizing module 'axi_register_slice_v2_1_17_axi_register_slice' [c:/xup/embedded/2018_2_microblz/lab3/lab3.srcs/sources_1/bd/system/ipshared/6020/hdl/axi_register_slice_v2_1_vl_rfs.v:2417]
	Parameter C_FAMILY bound to: virtex6 - type: string 
	Parameter C_AXI_PROTOCOL bound to: 0 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_REG_CONFIG_AW bound to: 1 - type: integer 
	Parameter C_REG_CONFIG_W bound to: 0 - type: integer 
	Parameter C_REG_CONFIG_B bound to: 1 - type: integer 
	Parameter C_REG_CONFIG_AR bound to: 1 - type: integer 
	Parameter C_REG_CONFIG_R bound to: 1 - type: integer 
	Parameter C_NUM_SLR_CROSSINGS bound to: 0 - type: integer 
	Parameter C_PIPELINES_MASTER_AW bound to: 0 - type: integer 
	Parameter C_PIPELINES_MASTER_W bound to: 0 - type: integer 
	Parameter C_PIPELINES_MASTER_B bound to: 0 - type: integer 
	Parameter C_PIPELINES_MASTER_AR bound to: 0 - type: integer 
	Parameter C_PIPELINES_MASTER_R bound to: 0 - type: integer 
	Parameter C_PIPELINES_SLAVE_AW bound to: 0 - type: integer 
	Parameter C_PIPELINES_SLAVE_W bound to: 0 - type: integer 
	Parameter C_PIPELINES_SLAVE_B bound to: 0 - type: integer 
	Parameter C_PIPELINES_SLAVE_AR bound to: 0 - type: integer 
	Parameter C_PIPELINES_SLAVE_R bound to: 0 - type: integer 
	Parameter C_PIPELINES_MIDDLE_AW bound to: 0 - type: integer 
	Parameter C_PIPELINES_MIDDLE_W bound to: 0 - type: integer 
	Parameter C_PIPELINES_MIDDLE_B bound to: 0 - type: integer 
	Parameter C_PIPELINES_MIDDLE_AR bound to: 0 - type: integer 
	Parameter C_PIPELINES_MIDDLE_R bound to: 0 - type: integer 
	Parameter C_AXI_SUPPORTS_REGION_SIGNALS bound to: 1 - type: integer 
	Parameter P_FORWARD bound to: 0 - type: integer 
	Parameter P_RESPONSE bound to: 1 - type: integer 
	Parameter G_AXI_AWADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_AWADDR_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_AWPROT_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_AWPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_AWSIZE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWSIZE_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_AWBURST_INDEX bound to: 38 - type: integer 
	Parameter G_AXI_AWBURST_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_AWCACHE_INDEX bound to: 40 - type: integer 
	Parameter G_AXI_AWCACHE_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWLEN_INDEX bound to: 44 - type: integer 
	Parameter G_AXI_AWLEN_WIDTH bound to: 8 - type: integer 
	Parameter G_AXI_AWLOCK_INDEX bound to: 52 - type: integer 
	Parameter G_AXI_AWLOCK_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_AWID_INDEX bound to: 53 - type: integer 
	Parameter G_AXI_AWID_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_AWQOS_INDEX bound to: 54 - type: integer 
	Parameter G_AXI_AWQOS_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWREGION_INDEX bound to: 58 - type: integer 
	Parameter G_AXI_AWREGION_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWUSER_INDEX bound to: 62 - type: integer 
	Parameter G_AXI_AWUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWPAYLOAD_WIDTH bound to: 62 - type: integer 
	Parameter G_AXI_ARADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_ARADDR_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_ARPROT_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_ARPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_ARSIZE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARSIZE_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_ARBURST_INDEX bound to: 38 - type: integer 
	Parameter G_AXI_ARBURST_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_ARCACHE_INDEX bound to: 40 - type: integer 
	Parameter G_AXI_ARCACHE_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARLEN_INDEX bound to: 44 - type: integer 
	Parameter G_AXI_ARLEN_WIDTH bound to: 8 - type: integer 
	Parameter G_AXI_ARLOCK_INDEX bound to: 52 - type: integer 
	Parameter G_AXI_ARLOCK_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_ARID_INDEX bound to: 53 - type: integer 
	Parameter G_AXI_ARID_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_ARQOS_INDEX bound to: 54 - type: integer 
	Parameter G_AXI_ARQOS_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARREGION_INDEX bound to: 58 - type: integer 
	Parameter G_AXI_ARREGION_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARUSER_INDEX bound to: 62 - type: integer 
	Parameter G_AXI_ARUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARPAYLOAD_WIDTH bound to: 62 - type: integer 
	Parameter G_AXI_WDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_WDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_WLAST_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_WLAST_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_WID_INDEX bound to: 37 - type: integer 
	Parameter G_AXI_WID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WUSER_INDEX bound to: 37 - type: integer 
	Parameter G_AXI_WUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WPAYLOAD_WIDTH bound to: 37 - type: integer 
	Parameter G_AXI_BRESP_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_BRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_BID_INDEX bound to: 2 - type: integer 
	Parameter G_AXI_BID_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_BUSER_INDEX bound to: 3 - type: integer 
	Parameter G_AXI_BUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_BPAYLOAD_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_RDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_RDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_RLAST_INDEX bound to: 34 - type: integer 
	Parameter G_AXI_RLAST_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_RID_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_RID_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_RUSER_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_RUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RPAYLOAD_WIDTH bound to: 36 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'axi_register_slice_v2_1_17_axic_register_slice' [c:/xup/embedded/2018_2_microblz/lab3/lab3.srcs/sources_1/bd/system/ipshared/6020/hdl/axi_register_slice_v2_1_vl_rfs.v:189]
	Parameter C_FAMILY bound to: virtex6 - type: string 
	Parameter C_DATA_WIDTH bound to: 62 - type: integer 
	Parameter C_REG_CONFIG bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'axi_register_slice_v2_1_17_axic_register_slice' (137#1) [c:/xup/embedded/2018_2_microblz/lab3/lab3.srcs/sources_1/bd/system/ipshared/6020/hdl/axi_register_slice_v2_1_vl_rfs.v:189]
INFO: [Synth 8-6157] synthesizing module 'axi_register_slice_v2_1_17_axic_register_slice__parameterized0' [c:/xup/embedded/2018_2_microblz/lab3/lab3.srcs/sources_1/bd/system/ipshared/6020/hdl/axi_register_slice_v2_1_vl_rfs.v:189]
	Parameter C_FAMILY bound to: virtex6 - type: string 
	Parameter C_DATA_WIDTH bound to: 37 - type: integer 
	Parameter C_REG_CONFIG bound to: 0 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'axi_register_slice_v2_1_17_axic_register_slice__parameterized0' (137#1) [c:/xup/embedded/2018_2_microblz/lab3/lab3.srcs/sources_1/bd/system/ipshared/6020/hdl/axi_register_slice_v2_1_vl_rfs.v:189]
INFO: [Synth 8-6157] synthesizing module 'axi_register_slice_v2_1_17_axic_register_slice__parameterized1' [c:/xup/embedded/2018_2_microblz/lab3/lab3.srcs/sources_1/bd/system/ipshared/6020/hdl/axi_register_slice_v2_1_vl_rfs.v:189]
	Parameter C_FAMILY bound to: virtex6 - type: string 
	Parameter C_DATA_WIDTH bound to: 3 - type: integer 
	Parameter C_REG_CONFIG bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'axi_register_slice_v2_1_17_axic_register_slice__parameterized1' (137#1) [c:/xup/embedded/2018_2_microblz/lab3/lab3.srcs/sources_1/bd/system/ipshared/6020/hdl/axi_register_slice_v2_1_vl_rfs.v:189]
INFO: [Synth 8-6157] synthesizing module 'axi_register_slice_v2_1_17_axic_register_slice__parameterized2' [c:/xup/embedded/2018_2_microblz/lab3/lab3.srcs/sources_1/bd/system/ipshared/6020/hdl/axi_register_slice_v2_1_vl_rfs.v:189]
	Parameter C_FAMILY bound to: virtex6 - type: string 
	Parameter C_DATA_WIDTH bound to: 36 - type: integer 
	Parameter C_REG_CONFIG bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'axi_register_slice_v2_1_17_axic_register_slice__parameterized2' (137#1) [c:/xup/embedded/2018_2_microblz/lab3/lab3.srcs/sources_1/bd/system/ipshared/6020/hdl/axi_register_slice_v2_1_vl_rfs.v:189]
INFO: [Synth 8-6157] synthesizing module 'axi_infrastructure_v1_1_0_axi2vector' [c:/xup/embedded/2018_2_microblz/lab3/lab3.srcs/sources_1/bd/system/ipshared/ec67/hdl/axi_infrastructure_v1_1_vl_rfs.v:60]
	Parameter C_AXI_PROTOCOL bound to: 0 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_SUPPORTS_REGION_SIGNALS bound to: 1 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AWPAYLOAD_WIDTH bound to: 62 - type: integer 
	Parameter C_WPAYLOAD_WIDTH bound to: 37 - type: integer 
	Parameter C_BPAYLOAD_WIDTH bound to: 3 - type: integer 
	Parameter C_ARPAYLOAD_WIDTH bound to: 62 - type: integer 
	Parameter C_RPAYLOAD_WIDTH bound to: 36 - type: integer 
	Parameter G_AXI_AWADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_AWADDR_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_AWPROT_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_AWPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_AWSIZE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWSIZE_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_AWBURST_INDEX bound to: 38 - type: integer 
	Parameter G_AXI_AWBURST_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_AWCACHE_INDEX bound to: 40 - type: integer 
	Parameter G_AXI_AWCACHE_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWLEN_INDEX bound to: 44 - type: integer 
	Parameter G_AXI_AWLEN_WIDTH bound to: 8 - type: integer 
	Parameter G_AXI_AWLOCK_INDEX bound to: 52 - type: integer 
	Parameter G_AXI_AWLOCK_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_AWID_INDEX bound to: 53 - type: integer 
	Parameter G_AXI_AWID_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_AWQOS_INDEX bound to: 54 - type: integer 
	Parameter G_AXI_AWQOS_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWREGION_INDEX bound to: 58 - type: integer 
	Parameter G_AXI_AWREGION_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWUSER_INDEX bound to: 62 - type: integer 
	Parameter G_AXI_AWUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWPAYLOAD_WIDTH bound to: 62 - type: integer 
	Parameter G_AXI_ARADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_ARADDR_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_ARPROT_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_ARPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_ARSIZE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARSIZE_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_ARBURST_INDEX bound to: 38 - type: integer 
	Parameter G_AXI_ARBURST_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_ARCACHE_INDEX bound to: 40 - type: integer 
	Parameter G_AXI_ARCACHE_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARLEN_INDEX bound to: 44 - type: integer 
	Parameter G_AXI_ARLEN_WIDTH bound to: 8 - type: integer 
	Parameter G_AXI_ARLOCK_INDEX bound to: 52 - type: integer 
	Parameter G_AXI_ARLOCK_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_ARID_INDEX bound to: 53 - type: integer 
	Parameter G_AXI_ARID_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_ARQOS_INDEX bound to: 54 - type: integer 
	Parameter G_AXI_ARQOS_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARREGION_INDEX bound to: 58 - type: integer 
	Parameter G_AXI_ARREGION_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARUSER_INDEX bound to: 62 - type: integer 
	Parameter G_AXI_ARUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARPAYLOAD_WIDTH bound to: 62 - type: integer 
	Parameter G_AXI_WDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_WDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_WLAST_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_WLAST_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_WID_INDEX bound to: 37 - type: integer 
	Parameter G_AXI_WID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WUSER_INDEX bound to: 37 - type: integer 
	Parameter G_AXI_WUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WPAYLOAD_WIDTH bound to: 37 - type: integer 
	Parameter G_AXI_BRESP_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_BRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_BID_INDEX bound to: 2 - type: integer 
	Parameter G_AXI_BID_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_BUSER_INDEX bound to: 3 - type: integer 
	Parameter G_AXI_BUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_BPAYLOAD_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_RDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_RDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_RLAST_INDEX bound to: 34 - type: integer 
	Parameter G_AXI_RLAST_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_RID_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_RID_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_RUSER_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_RUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RPAYLOAD_WIDTH bound to: 36 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'axi_infrastructure_v1_1_0_axi2vector' (138#1) [c:/xup/embedded/2018_2_microblz/lab3/lab3.srcs/sources_1/bd/system/ipshared/ec67/hdl/axi_infrastructure_v1_1_vl_rfs.v:60]
INFO: [Synth 8-6157] synthesizing module 'axi_infrastructure_v1_1_0_vector2axi' [c:/xup/embedded/2018_2_microblz/lab3/lab3.srcs/sources_1/bd/system/ipshared/ec67/hdl/axi_infrastructure_v1_1_vl_rfs.v:474]
	Parameter C_AXI_PROTOCOL bound to: 0 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_SUPPORTS_REGION_SIGNALS bound to: 1 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AWPAYLOAD_WIDTH bound to: 62 - type: integer 
	Parameter C_WPAYLOAD_WIDTH bound to: 37 - type: integer 
	Parameter C_BPAYLOAD_WIDTH bound to: 3 - type: integer 
	Parameter C_ARPAYLOAD_WIDTH bound to: 62 - type: integer 
	Parameter C_RPAYLOAD_WIDTH bound to: 36 - type: integer 
	Parameter G_AXI_AWADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_AWADDR_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_AWPROT_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_AWPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_AWSIZE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWSIZE_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_AWBURST_INDEX bound to: 38 - type: integer 
	Parameter G_AXI_AWBURST_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_AWCACHE_INDEX bound to: 40 - type: integer 
	Parameter G_AXI_AWCACHE_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWLEN_INDEX bound to: 44 - type: integer 
	Parameter G_AXI_AWLEN_WIDTH bound to: 8 - type: integer 
	Parameter G_AXI_AWLOCK_INDEX bound to: 52 - type: integer 
	Parameter G_AXI_AWLOCK_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_AWID_INDEX bound to: 53 - type: integer 
	Parameter G_AXI_AWID_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_AWQOS_INDEX bound to: 54 - type: integer 
	Parameter G_AXI_AWQOS_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWREGION_INDEX bound to: 58 - type: integer 
	Parameter G_AXI_AWREGION_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWUSER_INDEX bound to: 62 - type: integer 
	Parameter G_AXI_AWUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWPAYLOAD_WIDTH bound to: 62 - type: integer 
	Parameter G_AXI_ARADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_ARADDR_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_ARPROT_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_ARPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_ARSIZE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARSIZE_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_ARBURST_INDEX bound to: 38 - type: integer 
	Parameter G_AXI_ARBURST_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_ARCACHE_INDEX bound to: 40 - type: integer 
	Parameter G_AXI_ARCACHE_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARLEN_INDEX bound to: 44 - type: integer 
	Parameter G_AXI_ARLEN_WIDTH bound to: 8 - type: integer 
	Parameter G_AXI_ARLOCK_INDEX bound to: 52 - type: integer 
	Parameter G_AXI_ARLOCK_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_ARID_INDEX bound to: 53 - type: integer 
	Parameter G_AXI_ARID_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_ARQOS_INDEX bound to: 54 - type: integer 
	Parameter G_AXI_ARQOS_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARREGION_INDEX bound to: 58 - type: integer 
	Parameter G_AXI_ARREGION_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARUSER_INDEX bound to: 62 - type: integer 
	Parameter G_AXI_ARUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARPAYLOAD_WIDTH bound to: 62 - type: integer 
	Parameter G_AXI_WDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_WDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_WLAST_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_WLAST_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_WID_INDEX bound to: 37 - type: integer 
	Parameter G_AXI_WID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WUSER_INDEX bound to: 37 - type: integer 
	Parameter G_AXI_WUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WPAYLOAD_WIDTH bound to: 37 - type: integer 
	Parameter G_AXI_BRESP_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_BRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_BID_INDEX bound to: 2 - type: integer 
	Parameter G_AXI_BID_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_BUSER_INDEX bound to: 3 - type: integer 
	Parameter G_AXI_BUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_BPAYLOAD_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_RDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_RDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_RLAST_INDEX bound to: 34 - type: integer 
	Parameter G_AXI_RLAST_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_RID_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_RID_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_RUSER_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_RUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RPAYLOAD_WIDTH bound to: 36 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'axi_infrastructure_v1_1_0_vector2axi' (139#1) [c:/xup/embedded/2018_2_microblz/lab3/lab3.srcs/sources_1/bd/system/ipshared/ec67/hdl/axi_infrastructure_v1_1_vl_rfs.v:474]
INFO: [Synth 8-6155] done synthesizing module 'axi_register_slice_v2_1_17_axi_register_slice' (140#1) [c:/xup/embedded/2018_2_microblz/lab3/lab3.srcs/sources_1/bd/system/ipshared/6020/hdl/axi_register_slice_v2_1_vl_rfs.v:2417]
WARNING: [Synth 8-350] instance 'SI_REG' of module 'axi_register_slice_v2_1_17_axi_register_slice' requires 93 connections, but only 92 given [c:/xup/embedded/2018_2_microblz/lab3/lab3.srcs/sources_1/bd/system/ipshared/ccfb/hdl/axi_protocol_converter_v2_1_vl_rfs.v:4395]
INFO: [Synth 8-6157] synthesizing module 'axi_register_slice_v2_1_17_axi_register_slice__parameterized0' [c:/xup/embedded/2018_2_microblz/lab3/lab3.srcs/sources_1/bd/system/ipshared/6020/hdl/axi_register_slice_v2_1_vl_rfs.v:2417]
	Parameter C_FAMILY bound to: virtex6 - type: string 
	Parameter C_AXI_PROTOCOL bound to: 2 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_REG_CONFIG_AW bound to: 0 - type: integer 
	Parameter C_REG_CONFIG_W bound to: 0 - type: integer 
	Parameter C_REG_CONFIG_B bound to: 0 - type: integer 
	Parameter C_REG_CONFIG_AR bound to: 0 - type: integer 
	Parameter C_REG_CONFIG_R bound to: 0 - type: integer 
	Parameter C_NUM_SLR_CROSSINGS bound to: 0 - type: integer 
	Parameter C_PIPELINES_MASTER_AW bound to: 0 - type: integer 
	Parameter C_PIPELINES_MASTER_W bound to: 0 - type: integer 
	Parameter C_PIPELINES_MASTER_B bound to: 0 - type: integer 
	Parameter C_PIPELINES_MASTER_AR bound to: 0 - type: integer 
	Parameter C_PIPELINES_MASTER_R bound to: 0 - type: integer 
	Parameter C_PIPELINES_SLAVE_AW bound to: 0 - type: integer 
	Parameter C_PIPELINES_SLAVE_W bound to: 0 - type: integer 
	Parameter C_PIPELINES_SLAVE_B bound to: 0 - type: integer 
	Parameter C_PIPELINES_SLAVE_AR bound to: 0 - type: integer 
	Parameter C_PIPELINES_SLAVE_R bound to: 0 - type: integer 
	Parameter C_PIPELINES_MIDDLE_AW bound to: 0 - type: integer 
	Parameter C_PIPELINES_MIDDLE_W bound to: 0 - type: integer 
	Parameter C_PIPELINES_MIDDLE_B bound to: 0 - type: integer 
	Parameter C_PIPELINES_MIDDLE_AR bound to: 0 - type: integer 
	Parameter C_PIPELINES_MIDDLE_R bound to: 0 - type: integer 
	Parameter C_AXI_SUPPORTS_REGION_SIGNALS bound to: 0 - type: integer 
	Parameter P_FORWARD bound to: 0 - type: integer 
	Parameter P_RESPONSE bound to: 1 - type: integer 
	Parameter G_AXI_AWADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_AWADDR_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_AWPROT_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_AWPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_AWSIZE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWSIZE_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWBURST_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWBURST_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWCACHE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWCACHE_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWLEN_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWLEN_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWLOCK_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWLOCK_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWID_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWQOS_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWQOS_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWREGION_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWREGION_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWUSER_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWPAYLOAD_WIDTH bound to: 35 - type: integer 
	Parameter G_AXI_ARADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_ARADDR_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_ARPROT_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_ARPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_ARSIZE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARSIZE_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARBURST_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARBURST_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARCACHE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARCACHE_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARLEN_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARLEN_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARLOCK_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARLOCK_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARID_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARQOS_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARQOS_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARREGION_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARREGION_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARUSER_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARPAYLOAD_WIDTH bound to: 35 - type: integer 
	Parameter G_AXI_WDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_WDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_WLAST_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_WLAST_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WID_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_WID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WUSER_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_WUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WPAYLOAD_WIDTH bound to: 36 - type: integer 
	Parameter G_AXI_BRESP_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_BRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_BID_INDEX bound to: 2 - type: integer 
	Parameter G_AXI_BID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_BUSER_INDEX bound to: 2 - type: integer 
	Parameter G_AXI_BUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_BPAYLOAD_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_RDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_RDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_RLAST_INDEX bound to: 34 - type: integer 
	Parameter G_AXI_RLAST_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RID_INDEX bound to: 34 - type: integer 
	Parameter G_AXI_RID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RUSER_INDEX bound to: 34 - type: integer 
	Parameter G_AXI_RUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RPAYLOAD_WIDTH bound to: 34 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'axi_register_slice_v2_1_17_axic_register_slice__parameterized3' [c:/xup/embedded/2018_2_microblz/lab3/lab3.srcs/sources_1/bd/system/ipshared/6020/hdl/axi_register_slice_v2_1_vl_rfs.v:189]
	Parameter C_FAMILY bound to: virtex6 - type: string 
	Parameter C_DATA_WIDTH bound to: 35 - type: integer 
	Parameter C_REG_CONFIG bound to: 0 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'axi_register_slice_v2_1_17_axic_register_slice__parameterized3' (140#1) [c:/xup/embedded/2018_2_microblz/lab3/lab3.srcs/sources_1/bd/system/ipshared/6020/hdl/axi_register_slice_v2_1_vl_rfs.v:189]
INFO: [Synth 8-6157] synthesizing module 'axi_register_slice_v2_1_17_axic_register_slice__parameterized4' [c:/xup/embedded/2018_2_microblz/lab3/lab3.srcs/sources_1/bd/system/ipshared/6020/hdl/axi_register_slice_v2_1_vl_rfs.v:189]
	Parameter C_FAMILY bound to: virtex6 - type: string 
	Parameter C_DATA_WIDTH bound to: 36 - type: integer 
	Parameter C_REG_CONFIG bound to: 0 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'axi_register_slice_v2_1_17_axic_register_slice__parameterized4' (140#1) [c:/xup/embedded/2018_2_microblz/lab3/lab3.srcs/sources_1/bd/system/ipshared/6020/hdl/axi_register_slice_v2_1_vl_rfs.v:189]
INFO: [Synth 8-6157] synthesizing module 'axi_register_slice_v2_1_17_axic_register_slice__parameterized5' [c:/xup/embedded/2018_2_microblz/lab3/lab3.srcs/sources_1/bd/system/ipshared/6020/hdl/axi_register_slice_v2_1_vl_rfs.v:189]
	Parameter C_FAMILY bound to: virtex6 - type: string 
	Parameter C_DATA_WIDTH bound to: 2 - type: integer 
	Parameter C_REG_CONFIG bound to: 0 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'axi_register_slice_v2_1_17_axic_register_slice__parameterized5' (140#1) [c:/xup/embedded/2018_2_microblz/lab3/lab3.srcs/sources_1/bd/system/ipshared/6020/hdl/axi_register_slice_v2_1_vl_rfs.v:189]
INFO: [Synth 8-6157] synthesizing module 'axi_register_slice_v2_1_17_axic_register_slice__parameterized6' [c:/xup/embedded/2018_2_microblz/lab3/lab3.srcs/sources_1/bd/system/ipshared/6020/hdl/axi_register_slice_v2_1_vl_rfs.v:189]
	Parameter C_FAMILY bound to: virtex6 - type: string 
	Parameter C_DATA_WIDTH bound to: 34 - type: integer 
	Parameter C_REG_CONFIG bound to: 0 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'axi_register_slice_v2_1_17_axic_register_slice__parameterized6' (140#1) [c:/xup/embedded/2018_2_microblz/lab3/lab3.srcs/sources_1/bd/system/ipshared/6020/hdl/axi_register_slice_v2_1_vl_rfs.v:189]
INFO: [Synth 8-6157] synthesizing module 'axi_infrastructure_v1_1_0_axi2vector__parameterized0' [c:/xup/embedded/2018_2_microblz/lab3/lab3.srcs/sources_1/bd/system/ipshared/ec67/hdl/axi_infrastructure_v1_1_vl_rfs.v:60]
	Parameter C_AXI_PROTOCOL bound to: 2 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_SUPPORTS_REGION_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AWPAYLOAD_WIDTH bound to: 35 - type: integer 
	Parameter C_WPAYLOAD_WIDTH bound to: 36 - type: integer 
	Parameter C_BPAYLOAD_WIDTH bound to: 2 - type: integer 
	Parameter C_ARPAYLOAD_WIDTH bound to: 35 - type: integer 
	Parameter C_RPAYLOAD_WIDTH bound to: 34 - type: integer 
	Parameter G_AXI_AWADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_AWADDR_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_AWPROT_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_AWPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_AWSIZE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWSIZE_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWBURST_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWBURST_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWCACHE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWCACHE_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWLEN_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWLEN_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWLOCK_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWLOCK_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWID_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWQOS_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWQOS_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWREGION_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWREGION_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWUSER_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWPAYLOAD_WIDTH bound to: 35 - type: integer 
	Parameter G_AXI_ARADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_ARADDR_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_ARPROT_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_ARPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_ARSIZE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARSIZE_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARBURST_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARBURST_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARCACHE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARCACHE_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARLEN_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARLEN_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARLOCK_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARLOCK_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARID_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARQOS_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARQOS_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARREGION_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARREGION_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARUSER_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARPAYLOAD_WIDTH bound to: 35 - type: integer 
	Parameter G_AXI_WDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_WDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_WLAST_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_WLAST_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WID_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_WID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WUSER_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_WUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WPAYLOAD_WIDTH bound to: 36 - type: integer 
	Parameter G_AXI_BRESP_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_BRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_BID_INDEX bound to: 2 - type: integer 
	Parameter G_AXI_BID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_BUSER_INDEX bound to: 2 - type: integer 
	Parameter G_AXI_BUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_BPAYLOAD_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_RDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_RDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_RLAST_INDEX bound to: 34 - type: integer 
	Parameter G_AXI_RLAST_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RID_INDEX bound to: 34 - type: integer 
	Parameter G_AXI_RID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RUSER_INDEX bound to: 34 - type: integer 
	Parameter G_AXI_RUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RPAYLOAD_WIDTH bound to: 34 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'axi_infrastructure_v1_1_0_axi2vector__parameterized0' (140#1) [c:/xup/embedded/2018_2_microblz/lab3/lab3.srcs/sources_1/bd/system/ipshared/ec67/hdl/axi_infrastructure_v1_1_vl_rfs.v:60]
INFO: [Synth 8-6157] synthesizing module 'axi_infrastructure_v1_1_0_vector2axi__parameterized0' [c:/xup/embedded/2018_2_microblz/lab3/lab3.srcs/sources_1/bd/system/ipshared/ec67/hdl/axi_infrastructure_v1_1_vl_rfs.v:474]
	Parameter C_AXI_PROTOCOL bound to: 2 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_SUPPORTS_REGION_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AWPAYLOAD_WIDTH bound to: 35 - type: integer 
	Parameter C_WPAYLOAD_WIDTH bound to: 36 - type: integer 
	Parameter C_BPAYLOAD_WIDTH bound to: 2 - type: integer 
	Parameter C_ARPAYLOAD_WIDTH bound to: 35 - type: integer 
	Parameter C_RPAYLOAD_WIDTH bound to: 34 - type: integer 
	Parameter G_AXI_AWADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_AWADDR_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_AWPROT_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_AWPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_AWSIZE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWSIZE_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWBURST_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWBURST_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWCACHE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWCACHE_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWLEN_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWLEN_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWLOCK_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWLOCK_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWID_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWQOS_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWQOS_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWREGION_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWREGION_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWUSER_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWPAYLOAD_WIDTH bound to: 35 - type: integer 
	Parameter G_AXI_ARADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_ARADDR_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_ARPROT_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_ARPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_ARSIZE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARSIZE_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARBURST_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARBURST_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARCACHE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARCACHE_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARLEN_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARLEN_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARLOCK_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARLOCK_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARID_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARQOS_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARQOS_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARREGION_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARREGION_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARUSER_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARPAYLOAD_WIDTH bound to: 35 - type: integer 
	Parameter G_AXI_WDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_WDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_WLAST_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_WLAST_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WID_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_WID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WUSER_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_WUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WPAYLOAD_WIDTH bound to: 36 - type: integer 
	Parameter G_AXI_BRESP_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_BRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_BID_INDEX bound to: 2 - type: integer 
	Parameter G_AXI_BID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_BUSER_INDEX bound to: 2 - type: integer 
	Parameter G_AXI_BUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_BPAYLOAD_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_RDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_RDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_RLAST_INDEX bound to: 34 - type: integer 
	Parameter G_AXI_RLAST_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RID_INDEX bound to: 34 - type: integer 
	Parameter G_AXI_RID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RUSER_INDEX bound to: 34 - type: integer 
	Parameter G_AXI_RUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RPAYLOAD_WIDTH bound to: 34 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'axi_infrastructure_v1_1_0_vector2axi__parameterized0' (140#1) [c:/xup/embedded/2018_2_microblz/lab3/lab3.srcs/sources_1/bd/system/ipshared/ec67/hdl/axi_infrastructure_v1_1_vl_rfs.v:474]
INFO: [Synth 8-6155] done synthesizing module 'axi_register_slice_v2_1_17_axi_register_slice__parameterized0' (140#1) [c:/xup/embedded/2018_2_microblz/lab3/lab3.srcs/sources_1/bd/system/ipshared/6020/hdl/axi_register_slice_v2_1_vl_rfs.v:2417]
WARNING: [Synth 8-350] instance 'MI_REG' of module 'axi_register_slice_v2_1_17_axi_register_slice' requires 93 connections, but only 92 given [c:/xup/embedded/2018_2_microblz/lab3/lab3.srcs/sources_1/bd/system/ipshared/ccfb/hdl/axi_protocol_converter_v2_1_vl_rfs.v:4650]
INFO: [Synth 8-6155] done synthesizing module 'axi_protocol_converter_v2_1_17_b2s' (141#1) [c:/xup/embedded/2018_2_microblz/lab3/lab3.srcs/sources_1/bd/system/ipshared/ccfb/hdl/axi_protocol_converter_v2_1_vl_rfs.v:4229]
INFO: [Synth 8-6155] done synthesizing module 'axi_protocol_converter_v2_1_17_axi_protocol_converter' (142#1) [c:/xup/embedded/2018_2_microblz/lab3/lab3.srcs/sources_1/bd/system/ipshared/ccfb/hdl/axi_protocol_converter_v2_1_vl_rfs.v:4811]
INFO: [Synth 8-6155] done synthesizing module 'system_auto_pc_0' (143#1) [c:/xup/embedded/2018_2_microblz/lab3/lab3.srcs/sources_1/bd/system/ip/system_auto_pc_0/synth/system_auto_pc_0.v:58]
WARNING: [Synth 8-350] instance 'auto_pc' of module 'system_auto_pc_0' requires 56 connections, but only 54 given [C:/xup/embedded/2018_2_microblz/lab3/lab3.srcs/sources_1/bd/system/synth/system.v:235]
INFO: [Synth 8-6155] done synthesizing module 'm00_couplers_imp_1RZ0IW6' (144#1) [C:/xup/embedded/2018_2_microblz/lab3/lab3.srcs/sources_1/bd/system/synth/system.v:12]
INFO: [Synth 8-6157] synthesizing module 'm01_couplers_imp_K87I2F' [C:/xup/embedded/2018_2_microblz/lab3/lab3.srcs/sources_1/bd/system/synth/system.v:292]
INFO: [Synth 8-6157] synthesizing module 'system_auto_pc_1' [c:/xup/embedded/2018_2_microblz/lab3/lab3.srcs/sources_1/bd/system/ip/system_auto_pc_1/synth/system_auto_pc_1.v:58]
INFO: [Synth 8-6155] done synthesizing module 'system_auto_pc_1' (145#1) [c:/xup/embedded/2018_2_microblz/lab3/lab3.srcs/sources_1/bd/system/ip/system_auto_pc_1/synth/system_auto_pc_1.v:58]
WARNING: [Synth 8-350] instance 'auto_pc' of module 'system_auto_pc_1' requires 56 connections, but only 54 given [C:/xup/embedded/2018_2_microblz/lab3/lab3.srcs/sources_1/bd/system/synth/system.v:515]
INFO: [Synth 8-6155] done synthesizing module 'm01_couplers_imp_K87I2F' (146#1) [C:/xup/embedded/2018_2_microblz/lab3/lab3.srcs/sources_1/bd/system/synth/system.v:292]
INFO: [Synth 8-6157] synthesizing module 'm02_couplers_imp_QYRHL1' [C:/xup/embedded/2018_2_microblz/lab3/lab3.srcs/sources_1/bd/system/synth/system.v:572]
INFO: [Synth 8-6157] synthesizing module 'system_auto_pc_2' [c:/xup/embedded/2018_2_microblz/lab3/lab3.srcs/sources_1/bd/system/ip/system_auto_pc_2/synth/system_auto_pc_2.v:58]
INFO: [Synth 8-6155] done synthesizing module 'system_auto_pc_2' (147#1) [c:/xup/embedded/2018_2_microblz/lab3/lab3.srcs/sources_1/bd/system/ip/system_auto_pc_2/synth/system_auto_pc_2.v:58]
WARNING: [Synth 8-350] instance 'auto_pc' of module 'system_auto_pc_2' requires 56 connections, but only 54 given [C:/xup/embedded/2018_2_microblz/lab3/lab3.srcs/sources_1/bd/system/synth/system.v:795]
INFO: [Synth 8-6155] done synthesizing module 'm02_couplers_imp_QYRHL1' (148#1) [C:/xup/embedded/2018_2_microblz/lab3/lab3.srcs/sources_1/bd/system/synth/system.v:572]
INFO: [Synth 8-6157] synthesizing module 'm03_couplers_imp_1LIFQL0' [C:/xup/embedded/2018_2_microblz/lab3/lab3.srcs/sources_1/bd/system/synth/system.v:852]
INFO: [Synth 8-6157] synthesizing module 'system_auto_pc_3' [c:/xup/embedded/2018_2_microblz/lab3/lab3.srcs/sources_1/bd/system/ip/system_auto_pc_3/synth/system_auto_pc_3.v:58]
INFO: [Synth 8-6155] done synthesizing module 'system_auto_pc_3' (149#1) [c:/xup/embedded/2018_2_microblz/lab3/lab3.srcs/sources_1/bd/system/ip/system_auto_pc_3/synth/system_auto_pc_3.v:58]
INFO: [Synth 8-6155] done synthesizing module 'm03_couplers_imp_1LIFQL0' (150#1) [C:/xup/embedded/2018_2_microblz/lab3/lab3.srcs/sources_1/bd/system/synth/system.v:852]
INFO: [Synth 8-6157] synthesizing module 'm04_couplers_imp_E2VWV5' [C:/xup/embedded/2018_2_microblz/lab3/lab3.srcs/sources_1/bd/system/synth/system.v:1142]
INFO: [Synth 8-6155] done synthesizing module 'm04_couplers_imp_E2VWV5' (151#1) [C:/xup/embedded/2018_2_microblz/lab3/lab3.srcs/sources_1/bd/system/synth/system.v:1142]
INFO: [Synth 8-6157] synthesizing module 's00_couplers_imp_1LZPV07' [C:/xup/embedded/2018_2_microblz/lab3/lab3.srcs/sources_1/bd/system/synth/system.v:1606]
INFO: [Synth 8-6157] synthesizing module 'system_auto_pc_4' [c:/xup/embedded/2018_2_microblz/lab3/lab3.srcs/sources_1/bd/system/ip/system_auto_pc_4/synth/system_auto_pc_4.v:58]
INFO: [Synth 8-6157] synthesizing module 'axi_protocol_converter_v2_1_17_axi_protocol_converter__parameterized0' [c:/xup/embedded/2018_2_microblz/lab3/lab3.srcs/sources_1/bd/system/ipshared/ccfb/hdl/axi_protocol_converter_v2_1_vl_rfs.v:4811]
	Parameter C_FAMILY bound to: artix7 - type: string 
	Parameter C_M_AXI_PROTOCOL bound to: 0 - type: integer 
	Parameter C_S_AXI_PROTOCOL bound to: 2 - type: integer 
	Parameter C_IGNORE_ID bound to: 1 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_SUPPORTS_WRITE bound to: 1 - type: integer 
	Parameter C_AXI_SUPPORTS_READ bound to: 1 - type: integer 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_TRANSLATION_MODE bound to: 2 - type: integer 
	Parameter P_AXI4 bound to: 0 - type: integer 
	Parameter P_AXI3 bound to: 1 - type: integer 
	Parameter P_AXILITE bound to: 2 - type: integer 
	Parameter P_AXILITE_SIZE bound to: 3'b010 
	Parameter P_INCR bound to: 2'b01 
	Parameter P_DECERR bound to: 2'b11 
	Parameter P_SLVERR bound to: 2'b10 
	Parameter P_PROTECTION bound to: 1 - type: integer 
	Parameter P_CONVERSION bound to: 2 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'axi_protocol_converter_v2_1_17_axi_protocol_converter__parameterized0' (151#1) [c:/xup/embedded/2018_2_microblz/lab3/lab3.srcs/sources_1/bd/system/ipshared/ccfb/hdl/axi_protocol_converter_v2_1_vl_rfs.v:4811]
INFO: [Synth 8-6155] done synthesizing module 'system_auto_pc_4' (152#1) [c:/xup/embedded/2018_2_microblz/lab3/lab3.srcs/sources_1/bd/system/ip/system_auto_pc_4/synth/system_auto_pc_4.v:58]
WARNING: [Synth 8-350] instance 'auto_pc' of module 'system_auto_pc_4' requires 56 connections, but only 54 given [C:/xup/embedded/2018_2_microblz/lab3/lab3.srcs/sources_1/bd/system/synth/system.v:1829]
INFO: [Synth 8-6155] done synthesizing module 's00_couplers_imp_1LZPV07' (153#1) [C:/xup/embedded/2018_2_microblz/lab3/lab3.srcs/sources_1/bd/system/synth/system.v:1606]
INFO: [Synth 8-6157] synthesizing module 's01_couplers_imp_ZCOGIU' [C:/xup/embedded/2018_2_microblz/lab3/lab3.srcs/sources_1/bd/system/synth/system.v:1886]
INFO: [Synth 8-6155] done synthesizing module 's01_couplers_imp_ZCOGIU' (154#1) [C:/xup/embedded/2018_2_microblz/lab3/lab3.srcs/sources_1/bd/system/synth/system.v:1886]
INFO: [Synth 8-6157] synthesizing module 's02_couplers_imp_O1CEHG' [C:/xup/embedded/2018_2_microblz/lab3/lab3.srcs/sources_1/bd/system/synth/system.v:2158]
INFO: [Synth 8-6155] done synthesizing module 's02_couplers_imp_O1CEHG' (155#1) [C:/xup/embedded/2018_2_microblz/lab3/lab3.srcs/sources_1/bd/system/synth/system.v:2158]
INFO: [Synth 8-6157] synthesizing module 'system_xbar_0' [c:/xup/embedded/2018_2_microblz/lab3/lab3.srcs/sources_1/bd/system/ip/system_xbar_0/synth/system_xbar_0.v:59]
INFO: [Synth 8-6157] synthesizing module 'axi_crossbar_v2_1_18_axi_crossbar' [c:/xup/embedded/2018_2_microblz/lab3/lab3.srcs/sources_1/bd/system/ipshared/15a3/hdl/axi_crossbar_v2_1_vl_rfs.v:4884]
	Parameter C_FAMILY bound to: artix7 - type: string 
	Parameter C_NUM_SLAVE_SLOTS bound to: 3 - type: integer 
	Parameter C_NUM_MASTER_SLOTS bound to: 5 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 2 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_PROTOCOL bound to: 0 - type: integer 
	Parameter C_NUM_ADDR_RANGES bound to: 1 - type: integer 
	Parameter C_M_AXI_BASE_ADDR bound to: 320'b00000000000000000000000000000000110000000000000000000000000000000000000000000000000000000000000001000100101000000000000000000000000000000000000000000000000000000100000000000001000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000001000000011000000000000000000000 
	Parameter C_M_AXI_ADDR_WIDTH bound to: 160'b0000000000000000000000000000110100000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000 
	Parameter C_S_AXI_BASE_ID bound to: 96'b000000000000000000000000000000100000000000000000000000000000000100000000000000000000000000000000 
	Parameter C_S_AXI_THREAD_ID_WIDTH bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_WRITE_CONNECTIVITY bound to: 160'b0000000000000000000000000000001100000000000000000000000000000011000000000000000000000000000000110000000000000000000000000000001100000000000000000000000000000011 
	Parameter C_M_AXI_READ_CONNECTIVITY bound to: 160'b0000000000000000000000000000011100000000000000000000000000000111000000000000000000000000000001110000000000000000000000000000011100000000000000000000000000000111 
	Parameter C_R_REGISTER bound to: 1 - type: integer 
	Parameter C_S_AXI_SINGLE_THREAD bound to: 96'b000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001 
	Parameter C_S_AXI_WRITE_ACCEPTANCE bound to: 96'b000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001 
	Parameter C_S_AXI_READ_ACCEPTANCE bound to: 96'b000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001 
	Parameter C_M_AXI_WRITE_ISSUING bound to: 160'b0000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001 
	Parameter C_M_AXI_READ_ISSUING bound to: 160'b0000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001 
	Parameter C_S_AXI_ARB_PRIORITY bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_M_AXI_SECURE bound to: 160'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_CONNECTIVITY_MODE bound to: 0 - type: integer 
	Parameter P_ONES bound to: 65'b11111111111111111111111111111111111111111111111111111111111111111 
	Parameter P_S_AXI_BASE_ID bound to: 192'b000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000 
	Parameter P_S_AXI_HIGH_ID bound to: 192'b000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000 
	Parameter P_AXI4 bound to: 0 - type: integer 
	Parameter P_AXI3 bound to: 1 - type: integer 
	Parameter P_AXILITE bound to: 2 - type: integer 
	Parameter P_AXILITE_SIZE bound to: 3'b010 
	Parameter P_INCR bound to: 2'b01 
	Parameter P_M_AXI_SUPPORTS_WRITE bound to: 5'b11111 
	Parameter P_M_AXI_SUPPORTS_READ bound to: 5'b11111 
	Parameter P_S_AXI_SUPPORTS_WRITE bound to: 3'b011 
	Parameter P_S_AXI_SUPPORTS_READ bound to: 3'b111 
	Parameter C_DEBUG bound to: 1 - type: integer 
	Parameter P_RANGE_CHECK bound to: 1 - type: integer 
	Parameter P_ADDR_DECODE bound to: 1 - type: integer 
	Parameter P_M_AXI_ERR_MODE bound to: 160'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter P_LEN bound to: 8 - type: integer 
	Parameter P_LOCK bound to: 1 - type: integer 
	Parameter P_FAMILY bound to: artix7 - type: string 
INFO: [Synth 8-6157] synthesizing module 'axi_crossbar_v2_1_18_crossbar_sasd' [c:/xup/embedded/2018_2_microblz/lab3/lab3.srcs/sources_1/bd/system/ipshared/15a3/hdl/axi_crossbar_v2_1_vl_rfs.v:1240]
	Parameter C_FAMILY bound to: artix7 - type: string 
	Parameter C_NUM_SLAVE_SLOTS bound to: 3 - type: integer 
	Parameter C_NUM_MASTER_SLOTS bound to: 5 - type: integer 
	Parameter C_NUM_ADDR_RANGES bound to: 1 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 2 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_PROTOCOL bound to: 0 - type: integer 
	Parameter C_M_AXI_BASE_ADDR bound to: 320'b00000000000000000000000000000000110000000000000000000000000000000000000000000000000000000000000001000100101000000000000000000000000000000000000000000000000000000100000000000001000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000001000000011000000000000000000000 
	Parameter C_M_AXI_HIGH_ADDR bound to: 320'b00000000000000000000000000000000110000000000000000011111111111110000000000000000000000000000000001000100101000001111111111111111000000000000000000000000000000000100000000000001111111111111111100000000000000000000000000000000010000000000000011111111111111110000000000000000000000000000000001000000011000001111111111111111 
	Parameter C_S_AXI_BASE_ID bound to: 192'b000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_S_AXI_HIGH_ID bound to: 192'b000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_S_AXI_SUPPORTS_WRITE bound to: 3'b011 
	Parameter C_S_AXI_SUPPORTS_READ bound to: 3'b111 
	Parameter C_M_AXI_SUPPORTS_WRITE bound to: 5'b11111 
	Parameter C_M_AXI_SUPPORTS_READ bound to: 5'b11111 
	Parameter C_S_AXI_ARB_PRIORITY bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_M_AXI_SECURE bound to: 160'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_M_AXI_ERR_MODE bound to: 160'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_R_REGISTER bound to: 1 - type: integer 
	Parameter C_RANGE_CHECK bound to: 1 - type: integer 
	Parameter C_ADDR_DECODE bound to: 1 - type: integer 
	Parameter C_DEBUG bound to: 1 - type: integer 
	Parameter P_AXI4 bound to: 0 - type: integer 
	Parameter P_AXI3 bound to: 1 - type: integer 
	Parameter P_AXILITE bound to: 2 - type: integer 
	Parameter P_NUM_MASTER_SLOTS_DE bound to: 6 - type: integer 
	Parameter P_NUM_MASTER_SLOTS_LOG bound to: 3 - type: integer 
	Parameter P_NUM_MASTER_SLOTS_DE_LOG bound to: 3 - type: integer 
	Parameter P_NUM_SLAVE_SLOTS_LOG bound to: 2 - type: integer 
	Parameter P_AXI_AUSER_WIDTH bound to: 1 - type: integer 
	Parameter P_AXI_WID_WIDTH bound to: 1 - type: integer 
	Parameter P_AMESG_WIDTH bound to: 65 - type: integer 
	Parameter P_BMESG_WIDTH bound to: 3 - type: integer 
	Parameter P_RMESG_WIDTH bound to: 36 - type: integer 
	Parameter P_WMESG_WIDTH bound to: 39 - type: integer 
	Parameter P_AXILITE_ERRMODE bound to: 1 - type: integer 
	Parameter P_NONSECURE_BIT bound to: 1 - type: integer 
	Parameter P_M_SECURE_MASK bound to: 5'b00000 
	Parameter P_M_AXILITE_MASK bound to: 5'b00000 
	Parameter P_FIXED bound to: 2'b00 
	Parameter P_BYPASS bound to: 0 - type: integer 
	Parameter P_LIGHTWT bound to: 7 - type: integer 
	Parameter P_FULLY_REG bound to: 1 - type: integer 
	Parameter P_R_REG_CONFIG bound to: 1 - type: integer 
	Parameter P_DECERR bound to: 2'b11 
INFO: [Synth 8-6157] synthesizing module 'axi_crossbar_v2_1_18_addr_decoder' [c:/xup/embedded/2018_2_microblz/lab3/lab3.srcs/sources_1/bd/system/ipshared/15a3/hdl/axi_crossbar_v2_1_vl_rfs.v:794]
	Parameter C_FAMILY bound to: artix7 - type: string 
	Parameter C_NUM_TARGETS bound to: 5 - type: integer 
	Parameter C_NUM_TARGETS_LOG bound to: 3 - type: integer 
	Parameter C_NUM_RANGES bound to: 1 - type: integer 
	Parameter C_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_TARGET_ENC bound to: 1 - type: integer 
	Parameter C_TARGET_HOT bound to: 1 - type: integer 
	Parameter C_REGION_ENC bound to: 1 - type: integer 
	Parameter C_BASE_ADDR bound to: 320'b00000000000000000000000000000000110000000000000000000000000000000000000000000000000000000000000001000100101000000000000000000000000000000000000000000000000000000100000000000001000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000001000000011000000000000000000000 
	Parameter C_HIGH_ADDR bound to: 320'b00000000000000000000000000000000110000000000000000011111111111110000000000000000000000000000000001000100101000001111111111111111000000000000000000000000000000000100000000000001111111111111111100000000000000000000000000000000010000000000000011111111111111110000000000000000000000000000000001000000011000001111111111111111 
	Parameter C_TARGET_QUAL bound to: 6'b011111 
	Parameter C_RESOLUTION bound to: 2 - type: integer 
	Parameter C_COMPARATOR_THRESHOLD bound to: 6 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'generic_baseblocks_v2_1_0_comparator_static' [c:/xup/embedded/2018_2_microblz/lab3/lab3.srcs/sources_1/bd/system/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:2133]
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_VALUE bound to: 30'b010000000110000000000000000000 
	Parameter C_DATA_WIDTH bound to: 30 - type: integer 
	Parameter C_BITS_PER_LUT bound to: 6 - type: integer 
	Parameter C_NUM_LUT bound to: 5 - type: integer 
	Parameter C_FIX_DATA_WIDTH bound to: 30 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'generic_baseblocks_v2_1_0_carry_and' [c:/xup/embedded/2018_2_microblz/lab3/lab3.srcs/sources_1/bd/system/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:62]
	Parameter C_FAMILY bound to: rtl - type: string 
INFO: [Synth 8-6155] done synthesizing module 'generic_baseblocks_v2_1_0_carry_and' (156#1) [c:/xup/embedded/2018_2_microblz/lab3/lab3.srcs/sources_1/bd/system/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:62]
INFO: [Synth 8-6155] done synthesizing module 'generic_baseblocks_v2_1_0_comparator_static' (157#1) [c:/xup/embedded/2018_2_microblz/lab3/lab3.srcs/sources_1/bd/system/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:2133]
INFO: [Synth 8-6157] synthesizing module 'generic_baseblocks_v2_1_0_comparator_static__parameterized0' [c:/xup/embedded/2018_2_microblz/lab3/lab3.srcs/sources_1/bd/system/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:2133]
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_VALUE bound to: 30'b010000000000000000000000000000 
	Parameter C_DATA_WIDTH bound to: 30 - type: integer 
	Parameter C_BITS_PER_LUT bound to: 6 - type: integer 
	Parameter C_NUM_LUT bound to: 5 - type: integer 
	Parameter C_FIX_DATA_WIDTH bound to: 30 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'generic_baseblocks_v2_1_0_comparator_static__parameterized0' (157#1) [c:/xup/embedded/2018_2_microblz/lab3/lab3.srcs/sources_1/bd/system/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:2133]
INFO: [Synth 8-6157] synthesizing module 'generic_baseblocks_v2_1_0_comparator_static__parameterized1' [c:/xup/embedded/2018_2_microblz/lab3/lab3.srcs/sources_1/bd/system/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:2133]
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_VALUE bound to: 30'b010000000000000100000000000000 
	Parameter C_DATA_WIDTH bound to: 30 - type: integer 
	Parameter C_BITS_PER_LUT bound to: 6 - type: integer 
	Parameter C_NUM_LUT bound to: 5 - type: integer 
	Parameter C_FIX_DATA_WIDTH bound to: 30 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'generic_baseblocks_v2_1_0_comparator_static__parameterized1' (157#1) [c:/xup/embedded/2018_2_microblz/lab3/lab3.srcs/sources_1/bd/system/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:2133]
INFO: [Synth 8-6157] synthesizing module 'generic_baseblocks_v2_1_0_comparator_static__parameterized2' [c:/xup/embedded/2018_2_microblz/lab3/lab3.srcs/sources_1/bd/system/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:2133]
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_VALUE bound to: 30'b010001001010000000000000000000 
	Parameter C_DATA_WIDTH bound to: 30 - type: integer 
	Parameter C_BITS_PER_LUT bound to: 6 - type: integer 
	Parameter C_NUM_LUT bound to: 5 - type: integer 
	Parameter C_FIX_DATA_WIDTH bound to: 30 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'generic_baseblocks_v2_1_0_comparator_static__parameterized2' (157#1) [c:/xup/embedded/2018_2_microblz/lab3/lab3.srcs/sources_1/bd/system/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:2133]
INFO: [Synth 8-6157] synthesizing module 'generic_baseblocks_v2_1_0_comparator_static__parameterized3' [c:/xup/embedded/2018_2_microblz/lab3/lab3.srcs/sources_1/bd/system/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:2133]
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_VALUE bound to: 30'b110000000000000000000000000000 
	Parameter C_DATA_WIDTH bound to: 30 - type: integer 
	Parameter C_BITS_PER_LUT bound to: 6 - type: integer 
	Parameter C_NUM_LUT bound to: 5 - type: integer 
	Parameter C_FIX_DATA_WIDTH bound to: 30 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'generic_baseblocks_v2_1_0_comparator_static__parameterized3' (157#1) [c:/xup/embedded/2018_2_microblz/lab3/lab3.srcs/sources_1/bd/system/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:2133]
INFO: [Synth 8-6155] done synthesizing module 'axi_crossbar_v2_1_18_addr_decoder' (158#1) [c:/xup/embedded/2018_2_microblz/lab3/lab3.srcs/sources_1/bd/system/ipshared/15a3/hdl/axi_crossbar_v2_1_vl_rfs.v:794]
INFO: [Synth 8-6157] synthesizing module 'generic_baseblocks_v2_1_0_mux_enc' [c:/xup/embedded/2018_2_microblz/lab3/lab3.srcs/sources_1/bd/system/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:2452]
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_RATIO bound to: 3 - type: integer 
	Parameter C_SEL_WIDTH bound to: 2 - type: integer 
	Parameter C_DATA_WIDTH bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'generic_baseblocks_v2_1_0_mux_enc' (159#1) [c:/xup/embedded/2018_2_microblz/lab3/lab3.srcs/sources_1/bd/system/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:2452]
INFO: [Synth 8-6157] synthesizing module 'generic_baseblocks_v2_1_0_mux_enc__parameterized0' [c:/xup/embedded/2018_2_microblz/lab3/lab3.srcs/sources_1/bd/system/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:2452]
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_RATIO bound to: 3 - type: integer 
	Parameter C_SEL_WIDTH bound to: 2 - type: integer 
	Parameter C_DATA_WIDTH bound to: 39 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'generic_baseblocks_v2_1_0_mux_enc__parameterized0' (159#1) [c:/xup/embedded/2018_2_microblz/lab3/lab3.srcs/sources_1/bd/system/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:2452]
INFO: [Synth 8-6157] synthesizing module 'axi_crossbar_v2_1_18_decerr_slave' [c:/xup/embedded/2018_2_microblz/lab3/lab3.srcs/sources_1/bd/system/ipshared/15a3/hdl/axi_crossbar_v2_1_vl_rfs.v:3501]
	Parameter C_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_PROTOCOL bound to: 0 - type: integer 
	Parameter C_RESP bound to: 3 - type: integer 
	Parameter P_WRITE_IDLE bound to: 2'b00 
	Parameter P_WRITE_DATA bound to: 2'b01 
	Parameter P_WRITE_RESP bound to: 2'b10 
	Parameter P_READ_IDLE bound to: 1'b0 
	Parameter P_READ_DATA bound to: 1'b1 
	Parameter P_AXI4 bound to: 0 - type: integer 
	Parameter P_AXI3 bound to: 1 - type: integer 
	Parameter P_AXILITE bound to: 2 - type: integer 
INFO: [Synth 8-155] case statement is not full and has no default [c:/xup/embedded/2018_2_microblz/lab3/lab3.srcs/sources_1/bd/system/ipshared/15a3/hdl/axi_crossbar_v2_1_vl_rfs.v:3633]
INFO: [Synth 8-6155] done synthesizing module 'axi_crossbar_v2_1_18_decerr_slave' (160#1) [c:/xup/embedded/2018_2_microblz/lab3/lab3.srcs/sources_1/bd/system/ipshared/15a3/hdl/axi_crossbar_v2_1_vl_rfs.v:3501]
INFO: [Synth 8-6157] synthesizing module 'axi_crossbar_v2_1_18_addr_arbiter_sasd' [c:/xup/embedded/2018_2_microblz/lab3/lab3.srcs/sources_1/bd/system/ipshared/15a3/hdl/axi_crossbar_v2_1_vl_rfs.v:65]
	Parameter C_FAMILY bound to: artix7 - type: string 
	Parameter C_NUM_S bound to: 3 - type: integer 
	Parameter C_NUM_S_LOG bound to: 2 - type: integer 
	Parameter C_AMESG_WIDTH bound to: 65 - type: integer 
	Parameter C_GRANT_ENC bound to: 1 - type: integer 
	Parameter C_ARB_PRIORITY bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter P_PRIO_MASK bound to: 3'b000 
INFO: [Synth 8-6157] synthesizing module 'generic_baseblocks_v2_1_0_mux_enc__parameterized1' [c:/xup/embedded/2018_2_microblz/lab3/lab3.srcs/sources_1/bd/system/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:2452]
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_RATIO bound to: 3 - type: integer 
	Parameter C_SEL_WIDTH bound to: 2 - type: integer 
	Parameter C_DATA_WIDTH bound to: 65 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'generic_baseblocks_v2_1_0_mux_enc__parameterized1' (160#1) [c:/xup/embedded/2018_2_microblz/lab3/lab3.srcs/sources_1/bd/system/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:2452]
INFO: [Synth 8-3936] Found unconnected internal register 'gen_arbiter.next_rr_hot_reg' and it is trimmed from '16' to '3' bits. [c:/xup/embedded/2018_2_microblz/lab3/lab3.srcs/sources_1/bd/system/ipshared/15a3/hdl/axi_crossbar_v2_1_vl_rfs.v:276]
INFO: [Synth 8-6155] done synthesizing module 'axi_crossbar_v2_1_18_addr_arbiter_sasd' (161#1) [c:/xup/embedded/2018_2_microblz/lab3/lab3.srcs/sources_1/bd/system/ipshared/15a3/hdl/axi_crossbar_v2_1_vl_rfs.v:65]
INFO: [Synth 8-6157] synthesizing module 'axi_crossbar_v2_1_18_splitter' [c:/xup/embedded/2018_2_microblz/lab3/lab3.srcs/sources_1/bd/system/ipshared/15a3/hdl/axi_crossbar_v2_1_vl_rfs.v:4461]
	Parameter C_NUM_M bound to: 3 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'axi_crossbar_v2_1_18_splitter' (162#1) [c:/xup/embedded/2018_2_microblz/lab3/lab3.srcs/sources_1/bd/system/ipshared/15a3/hdl/axi_crossbar_v2_1_vl_rfs.v:4461]
INFO: [Synth 8-6157] synthesizing module 'axi_crossbar_v2_1_18_splitter__parameterized0' [c:/xup/embedded/2018_2_microblz/lab3/lab3.srcs/sources_1/bd/system/ipshared/15a3/hdl/axi_crossbar_v2_1_vl_rfs.v:4461]
	Parameter C_NUM_M bound to: 2 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'axi_crossbar_v2_1_18_splitter__parameterized0' (162#1) [c:/xup/embedded/2018_2_microblz/lab3/lab3.srcs/sources_1/bd/system/ipshared/15a3/hdl/axi_crossbar_v2_1_vl_rfs.v:4461]
INFO: [Synth 8-6157] synthesizing module 'generic_baseblocks_v2_1_0_mux_enc__parameterized2' [c:/xup/embedded/2018_2_microblz/lab3/lab3.srcs/sources_1/bd/system/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:2452]
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_RATIO bound to: 6 - type: integer 
	Parameter C_SEL_WIDTH bound to: 3 - type: integer 
	Parameter C_DATA_WIDTH bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'generic_baseblocks_v2_1_0_mux_enc__parameterized2' (162#1) [c:/xup/embedded/2018_2_microblz/lab3/lab3.srcs/sources_1/bd/system/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:2452]
INFO: [Synth 8-6157] synthesizing module 'generic_baseblocks_v2_1_0_mux_enc__parameterized3' [c:/xup/embedded/2018_2_microblz/lab3/lab3.srcs/sources_1/bd/system/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:2452]
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_RATIO bound to: 6 - type: integer 
	Parameter C_SEL_WIDTH bound to: 3 - type: integer 
	Parameter C_DATA_WIDTH bound to: 36 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'generic_baseblocks_v2_1_0_mux_enc__parameterized3' (162#1) [c:/xup/embedded/2018_2_microblz/lab3/lab3.srcs/sources_1/bd/system/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:2452]
INFO: [Synth 8-6157] synthesizing module 'axi_register_slice_v2_1_17_axic_register_slice__parameterized7' [c:/xup/embedded/2018_2_microblz/lab3/lab3.srcs/sources_1/bd/system/ipshared/6020/hdl/axi_register_slice_v2_1_vl_rfs.v:189]
	Parameter C_FAMILY bound to: artix7 - type: string 
	Parameter C_DATA_WIDTH bound to: 36 - type: integer 
	Parameter C_REG_CONFIG bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'axi_register_slice_v2_1_17_axic_register_slice__parameterized7' (162#1) [c:/xup/embedded/2018_2_microblz/lab3/lab3.srcs/sources_1/bd/system/ipshared/6020/hdl/axi_register_slice_v2_1_vl_rfs.v:189]
INFO: [Synth 8-6157] synthesizing module 'generic_baseblocks_v2_1_0_mux_enc__parameterized4' [c:/xup/embedded/2018_2_microblz/lab3/lab3.srcs/sources_1/bd/system/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:2452]
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_RATIO bound to: 6 - type: integer 
	Parameter C_SEL_WIDTH bound to: 3 - type: integer 
	Parameter C_DATA_WIDTH bound to: 3 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'generic_baseblocks_v2_1_0_mux_enc__parameterized4' (162#1) [c:/xup/embedded/2018_2_microblz/lab3/lab3.srcs/sources_1/bd/system/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:2452]
WARNING: [Synth 8-6014] Unused sequential element gen_debug_trans_seq.debug_aw_trans_seq_i_reg was removed.  [c:/xup/embedded/2018_2_microblz/lab3/lab3.srcs/sources_1/bd/system/ipshared/15a3/hdl/axi_crossbar_v2_1_vl_rfs.v:2056]
WARNING: [Synth 8-6014] Unused sequential element gen_debug_trans_seq.debug_ar_trans_seq_i_reg was removed.  [c:/xup/embedded/2018_2_microblz/lab3/lab3.srcs/sources_1/bd/system/ipshared/15a3/hdl/axi_crossbar_v2_1_vl_rfs.v:2067]
WARNING: [Synth 8-6014] Unused sequential element gen_debug_trans_seq.debug_w_beat_cnt_i_reg was removed.  [c:/xup/embedded/2018_2_microblz/lab3/lab3.srcs/sources_1/bd/system/ipshared/15a3/hdl/axi_crossbar_v2_1_vl_rfs.v:2078]
WARNING: [Synth 8-6014] Unused sequential element gen_debug_trans_seq.debug_r_beat_cnt_i_reg was removed.  [c:/xup/embedded/2018_2_microblz/lab3/lab3.srcs/sources_1/bd/system/ipshared/15a3/hdl/axi_crossbar_v2_1_vl_rfs.v:2091]
INFO: [Synth 8-6155] done synthesizing module 'axi_crossbar_v2_1_18_crossbar_sasd' (163#1) [c:/xup/embedded/2018_2_microblz/lab3/lab3.srcs/sources_1/bd/system/ipshared/15a3/hdl/axi_crossbar_v2_1_vl_rfs.v:1240]
INFO: [Synth 8-6155] done synthesizing module 'axi_crossbar_v2_1_18_axi_crossbar' (164#1) [c:/xup/embedded/2018_2_microblz/lab3/lab3.srcs/sources_1/bd/system/ipshared/15a3/hdl/axi_crossbar_v2_1_vl_rfs.v:4884]
INFO: [Synth 8-6155] done synthesizing module 'system_xbar_0' (165#1) [c:/xup/embedded/2018_2_microblz/lab3/lab3.srcs/sources_1/bd/system/ip/system_xbar_0/synth/system_xbar_0.v:59]
WARNING: [Synth 8-689] width (16) of port connection 'm_axi_arqos' does not match port width (20) of module 'system_xbar_0' [C:/xup/embedded/2018_2_microblz/lab3/lab3.srcs/sources_1/bd/system/synth/system.v:4877]
WARNING: [Synth 8-689] width (16) of port connection 'm_axi_arregion' does not match port width (20) of module 'system_xbar_0' [C:/xup/embedded/2018_2_microblz/lab3/lab3.srcs/sources_1/bd/system/synth/system.v:4879]
WARNING: [Synth 8-689] width (16) of port connection 'm_axi_awqos' does not match port width (20) of module 'system_xbar_0' [C:/xup/embedded/2018_2_microblz/lab3/lab3.srcs/sources_1/bd/system/synth/system.v:4888]
WARNING: [Synth 8-689] width (16) of port connection 'm_axi_awregion' does not match port width (20) of module 'system_xbar_0' [C:/xup/embedded/2018_2_microblz/lab3/lab3.srcs/sources_1/bd/system/synth/system.v:4890]
INFO: [Synth 8-6155] done synthesizing module 'system_microblaze_0_axi_periph_0' (166#1) [C:/xup/embedded/2018_2_microblz/lab3/lab3.srcs/sources_1/bd/system/synth/system.v:3225]
INFO: [Synth 8-6157] synthesizing module 'microblaze_0_local_memory_imp_OGE0N8' [C:/xup/embedded/2018_2_microblz/lab3/lab3.srcs/sources_1/bd/system/synth/system.v:1372]
INFO: [Synth 8-638] synthesizing module 'system_dlmb_bram_if_cntlr_0' [c:/xup/embedded/2018_2_microblz/lab3/lab3.srcs/sources_1/bd/system/ip/system_dlmb_bram_if_cntlr_0/synth/system_dlmb_bram_if_cntlr_0.vhd:84]
	Parameter C_FAMILY bound to: artix7 - type: string 
	Parameter C_HIGHADDR bound to: 64'b0000000000000000000000000000000000000000000000000011111111111111 
	Parameter C_BASEADDR bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_NUM_LMB bound to: 1 - type: integer 
	Parameter C_MASK bound to: 64'b0000000000000000000000000000000001000000000000000000000000000000 
	Parameter C_MASK1 bound to: 64'b0000000000000000000000000000000000000000100000000000000000000000 
	Parameter C_MASK2 bound to: 64'b0000000000000000000000000000000000000000100000000000000000000000 
	Parameter C_MASK3 bound to: 64'b0000000000000000000000000000000000000000100000000000000000000000 
	Parameter C_LMB_AWIDTH bound to: 32 - type: integer 
	Parameter C_LMB_DWIDTH bound to: 32 - type: integer 
	Parameter C_ECC bound to: 0 - type: integer 
	Parameter C_INTERCONNECT bound to: 0 - type: integer 
	Parameter C_FAULT_INJECT bound to: 0 - type: integer 
	Parameter C_CE_FAILING_REGISTERS bound to: 0 - type: integer 
	Parameter C_UE_FAILING_REGISTERS bound to: 0 - type: integer 
	Parameter C_ECC_STATUS_REGISTERS bound to: 0 - type: integer 
	Parameter C_ECC_ONOFF_REGISTER bound to: 0 - type: integer 
	Parameter C_ECC_ONOFF_RESET_VALUE bound to: 1 - type: integer 
	Parameter C_CE_COUNTER_WIDTH bound to: 0 - type: integer 
	Parameter C_WRITE_ACCESS bound to: 2 - type: integer 
	Parameter C_BRAM_AWIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_CTRL_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_CTRL_DATA_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'lmb_bram_if_cntlr' declared at 'c:/xup/embedded/2018_2_microblz/lab3/lab3.srcs/sources_1/bd/system/ipshared/92fd/hdl/lmb_bram_if_cntlr_v4_0_vh_rfs.vhd:3116' bound to instance 'U0' of component 'lmb_bram_if_cntlr' [c:/xup/embedded/2018_2_microblz/lab3/lab3.srcs/sources_1/bd/system/ip/system_dlmb_bram_if_cntlr_0/synth/system_dlmb_bram_if_cntlr_0.vhd:225]
INFO: [Synth 8-638] synthesizing module 'lmb_bram_if_cntlr' [c:/xup/embedded/2018_2_microblz/lab3/lab3.srcs/sources_1/bd/system/ipshared/92fd/hdl/lmb_bram_if_cntlr_v4_0_vh_rfs.vhd:3240]
	Parameter C_FAMILY bound to: artix7 - type: string 
	Parameter C_HIGHADDR bound to: 64'b0000000000000000000000000000000000000000000000000011111111111111 
	Parameter C_BASEADDR bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_MASK bound to: 64'b0000000000000000000000000000000001000000000000000000000000000000 
	Parameter C_MASK1 bound to: 64'b0000000000000000000000000000000000000000100000000000000000000000 
	Parameter C_MASK2 bound to: 64'b0000000000000000000000000000000000000000100000000000000000000000 
	Parameter C_MASK3 bound to: 64'b0000000000000000000000000000000000000000100000000000000000000000 
	Parameter C_LMB_AWIDTH bound to: 32 - type: integer 
	Parameter C_LMB_DWIDTH bound to: 32 - type: integer 
	Parameter C_ECC bound to: 0 - type: integer 
	Parameter C_INTERCONNECT bound to: 0 - type: integer 
	Parameter C_FAULT_INJECT bound to: 0 - type: integer 
	Parameter C_CE_FAILING_REGISTERS bound to: 0 - type: integer 
	Parameter C_UE_FAILING_REGISTERS bound to: 0 - type: integer 
	Parameter C_ECC_STATUS_REGISTERS bound to: 0 - type: integer 
	Parameter C_ECC_ONOFF_REGISTER bound to: 0 - type: integer 
	Parameter C_ECC_ONOFF_RESET_VALUE bound to: 1 - type: integer 
	Parameter C_CE_COUNTER_WIDTH bound to: 0 - type: integer 
	Parameter C_WRITE_ACCESS bound to: 2 - type: integer 
	Parameter C_NUM_LMB bound to: 1 - type: integer 
	Parameter C_BRAM_AWIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_CTRL_BASEADDR bound to: 32'b11111111111111111111111111111111 
	Parameter C_S_AXI_CTRL_HIGHADDR bound to: 32'b00000000000000000000000000000000 
	Parameter C_S_AXI_CTRL_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_CTRL_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_TARGET bound to: 2 - type: integer 
	Parameter C_BASEADDR bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_MASK bound to: 64'b0000000000000000000000000000000001000000000000000000000000000000 
	Parameter C_MASK1 bound to: 64'b0000000000000000000000000000000000000000100000000000000000000000 
	Parameter C_MASK2 bound to: 64'b0000000000000000000000000000000000000000100000000000000000000000 
	Parameter C_MASK3 bound to: 64'b0000000000000000000000000000000000000000100000000000000000000000 
	Parameter C_LMB_AWIDTH bound to: 32 - type: integer 
	Parameter C_LMB_DWIDTH bound to: 32 - type: integer 
	Parameter C_ECC bound to: 0 - type: integer 
	Parameter C_NUM_LMB bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'lmb_mux' declared at 'c:/xup/embedded/2018_2_microblz/lab3/lab3.srcs/sources_1/bd/system/ipshared/92fd/hdl/lmb_bram_if_cntlr_v4_0_vh_rfs.vhd:2524' bound to instance 'lmb_mux_I' of component 'lmb_mux' [c:/xup/embedded/2018_2_microblz/lab3/lab3.srcs/sources_1/bd/system/ipshared/92fd/hdl/lmb_bram_if_cntlr_v4_0_vh_rfs.vhd:3463]
INFO: [Synth 8-638] synthesizing module 'lmb_mux' [c:/xup/embedded/2018_2_microblz/lab3/lab3.srcs/sources_1/bd/system/ipshared/92fd/hdl/lmb_bram_if_cntlr_v4_0_vh_rfs.vhd:2610]
	Parameter C_TARGET bound to: 2 - type: integer 
	Parameter C_BASEADDR bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_MASK bound to: 64'b0000000000000000000000000000000001000000000000000000000000000000 
	Parameter C_MASK1 bound to: 64'b0000000000000000000000000000000000000000100000000000000000000000 
	Parameter C_MASK2 bound to: 64'b0000000000000000000000000000000000000000100000000000000000000000 
	Parameter C_MASK3 bound to: 64'b0000000000000000000000000000000000000000100000000000000000000000 
	Parameter C_LMB_AWIDTH bound to: 32 - type: integer 
	Parameter C_LMB_DWIDTH bound to: 32 - type: integer 
	Parameter C_ECC bound to: 0 - type: integer 
	Parameter C_NUM_LMB bound to: 1 - type: integer 
	Parameter C_AW bound to: 32 - type: integer 
	Parameter C_BAR bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_MASK bound to: 64'b0000000000000000000000000000000001000000000000000000000000000000 
INFO: [Synth 8-3491] module 'pselect_mask' declared at 'c:/xup/embedded/2018_2_microblz/lab3/lab3.srcs/sources_1/bd/system/ipshared/92fd/hdl/lmb_bram_if_cntlr_v4_0_vh_rfs.vhd:2107' bound to instance 'pselect_mask_lmb' of component 'pselect_mask' [c:/xup/embedded/2018_2_microblz/lab3/lab3.srcs/sources_1/bd/system/ipshared/92fd/hdl/lmb_bram_if_cntlr_v4_0_vh_rfs.vhd:2678]
INFO: [Synth 8-638] synthesizing module 'pselect_mask' [c:/xup/embedded/2018_2_microblz/lab3/lab3.srcs/sources_1/bd/system/ipshared/92fd/hdl/lmb_bram_if_cntlr_v4_0_vh_rfs.vhd:2122]
	Parameter C_AW bound to: 32 - type: integer 
	Parameter C_BAR bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_MASK bound to: 64'b0000000000000000000000000000000001000000000000000000000000000000 
INFO: [Synth 8-256] done synthesizing module 'pselect_mask' (167#1) [c:/xup/embedded/2018_2_microblz/lab3/lab3.srcs/sources_1/bd/system/ipshared/92fd/hdl/lmb_bram_if_cntlr_v4_0_vh_rfs.vhd:2122]
INFO: [Synth 8-256] done synthesizing module 'lmb_mux' (168#1) [c:/xup/embedded/2018_2_microblz/lab3/lab3.srcs/sources_1/bd/system/ipshared/92fd/hdl/lmb_bram_if_cntlr_v4_0_vh_rfs.vhd:2610]
INFO: [Synth 8-256] done synthesizing module 'lmb_bram_if_cntlr' (169#1) [c:/xup/embedded/2018_2_microblz/lab3/lab3.srcs/sources_1/bd/system/ipshared/92fd/hdl/lmb_bram_if_cntlr_v4_0_vh_rfs.vhd:3240]
INFO: [Synth 8-256] done synthesizing module 'system_dlmb_bram_if_cntlr_0' (170#1) [c:/xup/embedded/2018_2_microblz/lab3/lab3.srcs/sources_1/bd/system/ip/system_dlmb_bram_if_cntlr_0/synth/system_dlmb_bram_if_cntlr_0.vhd:84]
INFO: [Synth 8-638] synthesizing module 'system_dlmb_v10_0' [c:/xup/embedded/2018_2_microblz/lab3/lab3.srcs/sources_1/bd/system/ip/system_dlmb_v10_0/synth/system_dlmb_v10_0.vhd:89]
	Parameter C_LMB_NUM_SLAVES bound to: 1 - type: integer 
	Parameter C_LMB_DWIDTH bound to: 32 - type: integer 
	Parameter C_LMB_AWIDTH bound to: 32 - type: integer 
	Parameter C_EXT_RESET_HIGH bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'lmb_v10' declared at 'c:/xup/embedded/2018_2_microblz/lab3/lab3.srcs/sources_1/bd/system/ipshared/78eb/hdl/lmb_v10_v3_0_vh_rfs.vhd:92' bound to instance 'U0' of component 'lmb_v10' [c:/xup/embedded/2018_2_microblz/lab3/lab3.srcs/sources_1/bd/system/ip/system_dlmb_v10_0/synth/system_dlmb_v10_0.vhd:164]
INFO: [Synth 8-638] synthesizing module 'lmb_v10' [c:/xup/embedded/2018_2_microblz/lab3/lab3.srcs/sources_1/bd/system/ipshared/78eb/hdl/lmb_v10_v3_0_vh_rfs.vhd:140]
	Parameter C_LMB_NUM_SLAVES bound to: 1 - type: integer 
	Parameter C_LMB_DWIDTH bound to: 32 - type: integer 
	Parameter C_LMB_AWIDTH bound to: 32 - type: integer 
	Parameter C_EXT_RESET_HIGH bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'FDS' declared at 'C:/Xilinx/Vivado/2018.2/scripts/rt/data/unisim_comp.v:4089' bound to instance 'POR_FF_I' of component 'FDS' [c:/xup/embedded/2018_2_microblz/lab3/lab3.srcs/sources_1/bd/system/ipshared/78eb/hdl/lmb_v10_v3_0_vh_rfs.vhd:169]
INFO: [Synth 8-6157] synthesizing module 'FDS' [C:/Xilinx/Vivado/2018.2/scripts/rt/data/unisim_comp.v:4089]
	Parameter INIT bound to: 1'b1 
INFO: [Synth 8-6155] done synthesizing module 'FDS' (171#1) [C:/Xilinx/Vivado/2018.2/scripts/rt/data/unisim_comp.v:4089]
INFO: [Synth 8-256] done synthesizing module 'lmb_v10' (172#1) [c:/xup/embedded/2018_2_microblz/lab3/lab3.srcs/sources_1/bd/system/ipshared/78eb/hdl/lmb_v10_v3_0_vh_rfs.vhd:140]
INFO: [Synth 8-256] done synthesizing module 'system_dlmb_v10_0' (173#1) [c:/xup/embedded/2018_2_microblz/lab3/lab3.srcs/sources_1/bd/system/ip/system_dlmb_v10_0/synth/system_dlmb_v10_0.vhd:89]
WARNING: [Synth 8-350] instance 'dlmb_v10' of module 'system_dlmb_v10_0' requires 25 connections, but only 24 given [C:/xup/embedded/2018_2_microblz/lab3/lab3.srcs/sources_1/bd/system/synth/system.v:1518]
INFO: [Synth 8-638] synthesizing module 'system_ilmb_bram_if_cntlr_0' [c:/xup/embedded/2018_2_microblz/lab3/lab3.srcs/sources_1/bd/system/ip/system_ilmb_bram_if_cntlr_0/synth/system_ilmb_bram_if_cntlr_0.vhd:84]
	Parameter C_FAMILY bound to: artix7 - type: string 
	Parameter C_HIGHADDR bound to: 64'b0000000000000000000000000000000000000000000000000011111111111111 
	Parameter C_BASEADDR bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_NUM_LMB bound to: 1 - type: integer 
	Parameter C_MASK bound to: 64'b0000000000000000000000000000000001000000000000000000000000000000 
	Parameter C_MASK1 bound to: 64'b0000000000000000000000000000000000000000100000000000000000000000 
	Parameter C_MASK2 bound to: 64'b0000000000000000000000000000000000000000100000000000000000000000 
	Parameter C_MASK3 bound to: 64'b0000000000000000000000000000000000000000100000000000000000000000 
	Parameter C_LMB_AWIDTH bound to: 32 - type: integer 
	Parameter C_LMB_DWIDTH bound to: 32 - type: integer 
	Parameter C_ECC bound to: 0 - type: integer 
	Parameter C_INTERCONNECT bound to: 0 - type: integer 
	Parameter C_FAULT_INJECT bound to: 0 - type: integer 
	Parameter C_CE_FAILING_REGISTERS bound to: 0 - type: integer 
	Parameter C_UE_FAILING_REGISTERS bound to: 0 - type: integer 
	Parameter C_ECC_STATUS_REGISTERS bound to: 0 - type: integer 
	Parameter C_ECC_ONOFF_REGISTER bound to: 0 - type: integer 
	Parameter C_ECC_ONOFF_RESET_VALUE bound to: 1 - type: integer 
	Parameter C_CE_COUNTER_WIDTH bound to: 0 - type: integer 
	Parameter C_WRITE_ACCESS bound to: 2 - type: integer 
	Parameter C_BRAM_AWIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_CTRL_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_CTRL_DATA_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'lmb_bram_if_cntlr' declared at 'c:/xup/embedded/2018_2_microblz/lab3/lab3.srcs/sources_1/bd/system/ipshared/92fd/hdl/lmb_bram_if_cntlr_v4_0_vh_rfs.vhd:3116' bound to instance 'U0' of component 'lmb_bram_if_cntlr' [c:/xup/embedded/2018_2_microblz/lab3/lab3.srcs/sources_1/bd/system/ip/system_ilmb_bram_if_cntlr_0/synth/system_ilmb_bram_if_cntlr_0.vhd:225]
INFO: [Synth 8-256] done synthesizing module 'system_ilmb_bram_if_cntlr_0' (174#1) [c:/xup/embedded/2018_2_microblz/lab3/lab3.srcs/sources_1/bd/system/ip/system_ilmb_bram_if_cntlr_0/synth/system_ilmb_bram_if_cntlr_0.vhd:84]
INFO: [Synth 8-638] synthesizing module 'system_ilmb_v10_0' [c:/xup/embedded/2018_2_microblz/lab3/lab3.srcs/sources_1/bd/system/ip/system_ilmb_v10_0/synth/system_ilmb_v10_0.vhd:89]
	Parameter C_LMB_NUM_SLAVES bound to: 1 - type: integer 
	Parameter C_LMB_DWIDTH bound to: 32 - type: integer 
	Parameter C_LMB_AWIDTH bound to: 32 - type: integer 
	Parameter C_EXT_RESET_HIGH bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'lmb_v10' declared at 'c:/xup/embedded/2018_2_microblz/lab3/lab3.srcs/sources_1/bd/system/ipshared/78eb/hdl/lmb_v10_v3_0_vh_rfs.vhd:92' bound to instance 'U0' of component 'lmb_v10' [c:/xup/embedded/2018_2_microblz/lab3/lab3.srcs/sources_1/bd/system/ip/system_ilmb_v10_0/synth/system_ilmb_v10_0.vhd:164]
INFO: [Synth 8-256] done synthesizing module 'system_ilmb_v10_0' (175#1) [c:/xup/embedded/2018_2_microblz/lab3/lab3.srcs/sources_1/bd/system/ip/system_ilmb_v10_0/synth/system_ilmb_v10_0.vhd:89]
WARNING: [Synth 8-350] instance 'ilmb_v10' of module 'system_ilmb_v10_0' requires 25 connections, but only 24 given [C:/xup/embedded/2018_2_microblz/lab3/lab3.srcs/sources_1/bd/system/synth/system.v:1564]
INFO: [Synth 8-638] synthesizing module 'system_lmb_bram_0' [c:/xup/embedded/2018_2_microblz/lab3/lab3.srcs/sources_1/bd/system/ip/system_lmb_bram_0/synth/system_lmb_bram_0.vhd:80]
	Parameter C_FAMILY bound to: artix7 - type: string 
	Parameter C_XDEVICEFAMILY bound to: artix7 - type: string 
	Parameter C_ELABORATION_DIR bound to: ./ - type: string 
	Parameter C_INTERFACE_TYPE bound to: 0 - type: integer 
	Parameter C_AXI_TYPE bound to: 1 - type: integer 
	Parameter C_AXI_SLAVE_TYPE bound to: 0 - type: integer 
	Parameter C_USE_BRAM_BLOCK bound to: 1 - type: integer 
	Parameter C_ENABLE_32BIT_ADDRESS bound to: 1 - type: integer 
	Parameter C_CTRL_ECC_ALGO bound to: NONE - type: string 
	Parameter C_HAS_AXI_ID bound to: 0 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 4 - type: integer 
	Parameter C_MEM_TYPE bound to: 2 - type: integer 
	Parameter C_BYTE_SIZE bound to: 8 - type: integer 
	Parameter C_ALGORITHM bound to: 1 - type: integer 
	Parameter C_PRIM_TYPE bound to: 1 - type: integer 
	Parameter C_LOAD_INIT_FILE bound to: 0 - type: integer 
	Parameter C_INIT_FILE_NAME bound to: no_coe_file_loaded - type: string 
	Parameter C_INIT_FILE bound to: system_lmb_bram_0.mem - type: string 
	Parameter C_USE_DEFAULT_DATA bound to: 0 - type: integer 
	Parameter C_DEFAULT_DATA bound to: 0 - type: string 
	Parameter C_HAS_RSTA bound to: 1 - type: integer 
	Parameter C_RST_PRIORITY_A bound to: CE - type: string 
	Parameter C_RSTRAM_A bound to: 0 - type: integer 
	Parameter C_INITA_VAL bound to: 0 - type: string 
	Parameter C_HAS_ENA bound to: 1 - type: integer 
	Parameter C_HAS_REGCEA bound to: 0 - type: integer 
	Parameter C_USE_BYTE_WEA bound to: 1 - type: integer 
	Parameter C_WEA_WIDTH bound to: 4 - type: integer 
	Parameter C_WRITE_MODE_A bound to: WRITE_FIRST - type: string 
	Parameter C_WRITE_WIDTH_A bound to: 32 - type: integer 
	Parameter C_READ_WIDTH_A bound to: 32 - type: integer 
	Parameter C_WRITE_DEPTH_A bound to: 4096 - type: integer 
	Parameter C_READ_DEPTH_A bound to: 4096 - type: integer 
	Parameter C_ADDRA_WIDTH bound to: 32 - type: integer 
	Parameter C_HAS_RSTB bound to: 1 - type: integer 
	Parameter C_RST_PRIORITY_B bound to: CE - type: string 
	Parameter C_RSTRAM_B bound to: 0 - type: integer 
	Parameter C_INITB_VAL bound to: 0 - type: string 
	Parameter C_HAS_ENB bound to: 1 - type: integer 
	Parameter C_HAS_REGCEB bound to: 0 - type: integer 
	Parameter C_USE_BYTE_WEB bound to: 1 - type: integer 
	Parameter C_WEB_WIDTH bound to: 4 - type: integer 
	Parameter C_WRITE_MODE_B bound to: WRITE_FIRST - type: string 
	Parameter C_WRITE_WIDTH_B bound to: 32 - type: integer 
	Parameter C_READ_WIDTH_B bound to: 32 - type: integer 
	Parameter C_WRITE_DEPTH_B bound to: 4096 - type: integer 
	Parameter C_READ_DEPTH_B bound to: 4096 - type: integer 
	Parameter C_ADDRB_WIDTH bound to: 32 - type: integer 
	Parameter C_HAS_MEM_OUTPUT_REGS_A bound to: 0 - type: integer 
	Parameter C_HAS_MEM_OUTPUT_REGS_B bound to: 0 - type: integer 
	Parameter C_HAS_MUX_OUTPUT_REGS_A bound to: 0 - type: integer 
	Parameter C_HAS_MUX_OUTPUT_REGS_B bound to: 0 - type: integer 
	Parameter C_MUX_PIPELINE_STAGES bound to: 0 - type: integer 
	Parameter C_HAS_SOFTECC_INPUT_REGS_A bound to: 0 - type: integer 
	Parameter C_HAS_SOFTECC_OUTPUT_REGS_B bound to: 0 - type: integer 
	Parameter C_USE_SOFTECC bound to: 0 - type: integer 
	Parameter C_USE_ECC bound to: 0 - type: integer 
	Parameter C_EN_ECC_PIPE bound to: 0 - type: integer 
	Parameter C_HAS_INJECTERR bound to: 0 - type: integer 
	Parameter C_SIM_COLLISION_CHECK bound to: ALL - type: string 
	Parameter C_COMMON_CLK bound to: 0 - type: integer 
	Parameter C_DISABLE_WARN_BHV_COLL bound to: 0 - type: integer 
	Parameter C_EN_SLEEP_PIN bound to: 0 - type: integer 
	Parameter C_USE_URAM bound to: 0 - type: integer 
	Parameter C_EN_RDADDRA_CHG bound to: 0 - type: integer 
	Parameter C_EN_RDADDRB_CHG bound to: 0 - type: integer 
	Parameter C_EN_DEEPSLEEP_PIN bound to: 0 - type: integer 
	Parameter C_EN_SHUTDOWN_PIN bound to: 0 - type: integer 
	Parameter C_EN_SAFETY_CKT bound to: 1 - type: integer 
	Parameter C_DISABLE_WARN_BHV_RANGE bound to: 0 - type: integer 
	Parameter C_COUNT_36K_BRAM bound to: 4 - type: string 
	Parameter C_COUNT_18K_BRAM bound to: 0 - type: string 
	Parameter C_EST_POWER_SUMMARY bound to: Estimated Power for IP     :     20.388 mW - type: string 
INFO: [Synth 8-3491] module 'blk_mem_gen_v8_4_1' declared at 'c:/xup/embedded/2018_2_microblz/lab3/lab3.srcs/sources_1/bd/system/ipshared/67d8/hdl/blk_mem_gen_v8_4_vhsyn_rfs.vhd:195313' bound to instance 'U0' of component 'blk_mem_gen_v8_4_1' [c:/xup/embedded/2018_2_microblz/lab3/lab3.srcs/sources_1/bd/system/ip/system_lmb_bram_0/synth/system_lmb_bram_0.vhd:253]
INFO: [Synth 8-256] done synthesizing module 'system_lmb_bram_0' (178#1) [c:/xup/embedded/2018_2_microblz/lab3/lab3.srcs/sources_1/bd/system/ip/system_lmb_bram_0/synth/system_lmb_bram_0.vhd:80]
WARNING: [Synth 8-350] instance 'lmb_bram' of module 'system_lmb_bram_0' requires 16 connections, but only 14 given [C:/xup/embedded/2018_2_microblz/lab3/lab3.srcs/sources_1/bd/system/synth/system.v:1589]
INFO: [Synth 8-6155] done synthesizing module 'microblaze_0_local_memory_imp_OGE0N8' (179#1) [C:/xup/embedded/2018_2_microblz/lab3/lab3.srcs/sources_1/bd/system/synth/system.v:1372]
INFO: [Synth 8-638] synthesizing module 'system_rst_clk_wiz_1_100M_0' [c:/xup/embedded/2018_2_microblz/lab3/lab3.srcs/sources_1/bd/system/ip/system_rst_clk_wiz_1_100M_0/synth/system_rst_clk_wiz_1_100M_0.vhd:74]
	Parameter C_FAMILY bound to: artix7 - type: string 
	Parameter C_EXT_RST_WIDTH bound to: 4 - type: integer 
	Parameter C_AUX_RST_WIDTH bound to: 4 - type: integer 
	Parameter C_EXT_RESET_HIGH bound to: 1'b0 
	Parameter C_AUX_RESET_HIGH bound to: 1'b0 
	Parameter C_NUM_BUS_RST bound to: 1 - type: integer 
	Parameter C_NUM_PERP_RST bound to: 1 - type: integer 
	Parameter C_NUM_INTERCONNECT_ARESETN bound to: 1 - type: integer 
	Parameter C_NUM_PERP_ARESETN bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'proc_sys_reset' declared at 'c:/xup/embedded/2018_2_microblz/lab3/lab3.srcs/sources_1/bd/system/ipshared/f86a/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1264' bound to instance 'U0' of component 'proc_sys_reset' [c:/xup/embedded/2018_2_microblz/lab3/lab3.srcs/sources_1/bd/system/ip/system_rst_clk_wiz_1_100M_0/synth/system_rst_clk_wiz_1_100M_0.vhd:129]
INFO: [Synth 8-638] synthesizing module 'proc_sys_reset' [c:/xup/embedded/2018_2_microblz/lab3/lab3.srcs/sources_1/bd/system/ipshared/f86a/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1323]
	Parameter C_FAMILY bound to: artix7 - type: string 
	Parameter C_EXT_RST_WIDTH bound to: 4 - type: integer 
	Parameter C_AUX_RST_WIDTH bound to: 4 - type: integer 
	Parameter C_EXT_RESET_HIGH bound to: 1'b0 
	Parameter C_AUX_RESET_HIGH bound to: 1'b0 
	Parameter C_NUM_BUS_RST bound to: 1 - type: integer 
	Parameter C_NUM_PERP_RST bound to: 1 - type: integer 
	Parameter C_NUM_INTERCONNECT_ARESETN bound to: 1 - type: integer 
	Parameter C_NUM_PERP_ARESETN bound to: 1 - type: integer 
	Parameter INIT bound to: 1'b1 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'FDRE_inst' to cell 'FDRE' [c:/xup/embedded/2018_2_microblz/lab3/lab3.srcs/sources_1/bd/system/ipshared/f86a/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1392]
	Parameter INIT bound to: 1'b1 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'FDRE_BSR' to cell 'FDRE' [c:/xup/embedded/2018_2_microblz/lab3/lab3.srcs/sources_1/bd/system/ipshared/f86a/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1408]
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'FDRE_BSR_N' to cell 'FDRE' [c:/xup/embedded/2018_2_microblz/lab3/lab3.srcs/sources_1/bd/system/ipshared/f86a/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1434]
	Parameter INIT bound to: 1'b1 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'FDRE_PER' to cell 'FDRE' [c:/xup/embedded/2018_2_microblz/lab3/lab3.srcs/sources_1/bd/system/ipshared/f86a/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1457]
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'FDRE_PER_N' to cell 'FDRE' [c:/xup/embedded/2018_2_microblz/lab3/lab3.srcs/sources_1/bd/system/ipshared/f86a/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1481]
INFO: [Synth 8-638] synthesizing module 'lpf' [c:/xup/embedded/2018_2_microblz/lab3/lab3.srcs/sources_1/bd/system/ipshared/f86a/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:816]
	Parameter C_EXT_RST_WIDTH bound to: 4 - type: integer 
	Parameter C_AUX_RST_WIDTH bound to: 4 - type: integer 
	Parameter C_EXT_RESET_HIGH bound to: 1'b0 
	Parameter C_AUX_RESET_HIGH bound to: 1'b0 
INFO: [Synth 8-3491] module 'SRL16' declared at 'C:/Xilinx/Vivado/2018.2/scripts/rt/data/unisim_comp.v:50695' bound to instance 'POR_SRL_I' of component 'SRL16' [c:/xup/embedded/2018_2_microblz/lab3/lab3.srcs/sources_1/bd/system/ipshared/f86a/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:868]
INFO: [Synth 8-6157] synthesizing module 'SRL16' [C:/Xilinx/Vivado/2018.2/scripts/rt/data/unisim_comp.v:50695]
	Parameter INIT bound to: 16'b0000000000000000 
INFO: [Synth 8-6155] done synthesizing module 'SRL16' (180#1) [C:/Xilinx/Vivado/2018.2/scripts/rt/data/unisim_comp.v:50695]
INFO: [Synth 8-638] synthesizing module 'cdc_sync__parameterized1' [c:/xup/embedded/2018_2_microblz/lab3/lab3.srcs/sources_1/bd/system/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:106]
	Parameter C_CDC_TYPE bound to: 1 - type: integer 
	Parameter C_RESET_STATE bound to: 0 - type: integer 
	Parameter C_SINGLE_BIT bound to: 1 - type: integer 
	Parameter C_FLOP_INPUT bound to: 0 - type: integer 
	Parameter C_VECTOR_WIDTH bound to: 2 - type: integer 
	Parameter C_MTBF_STAGES bound to: 4 - type: integer 
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to' to cell 'FDR' [c:/xup/embedded/2018_2_microblz/lab3/lab3.srcs/sources_1/bd/system/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:514]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2' to cell 'FDR' [c:/xup/embedded/2018_2_microblz/lab3/lab3.srcs/sources_1/bd/system/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:545]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3' to cell 'FDR' [c:/xup/embedded/2018_2_microblz/lab3/lab3.srcs/sources_1/bd/system/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:554]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4' to cell 'FDR' [c:/xup/embedded/2018_2_microblz/lab3/lab3.srcs/sources_1/bd/system/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:564]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d5' to cell 'FDR' [c:/xup/embedded/2018_2_microblz/lab3/lab3.srcs/sources_1/bd/system/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:574]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d6' to cell 'FDR' [c:/xup/embedded/2018_2_microblz/lab3/lab3.srcs/sources_1/bd/system/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:584]
INFO: [Synth 8-256] done synthesizing module 'cdc_sync__parameterized1' (180#1) [c:/xup/embedded/2018_2_microblz/lab3/lab3.srcs/sources_1/bd/system/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:106]
INFO: [Synth 8-256] done synthesizing module 'lpf' (181#1) [c:/xup/embedded/2018_2_microblz/lab3/lab3.srcs/sources_1/bd/system/ipshared/f86a/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:816]
INFO: [Synth 8-638] synthesizing module 'sequence_psr' [c:/xup/embedded/2018_2_microblz/lab3/lab3.srcs/sources_1/bd/system/ipshared/f86a/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:301]
INFO: [Synth 8-638] synthesizing module 'upcnt_n' [c:/xup/embedded/2018_2_microblz/lab3/lab3.srcs/sources_1/bd/system/ipshared/f86a/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:125]
	Parameter C_SIZE bound to: 6 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'upcnt_n' (182#1) [c:/xup/embedded/2018_2_microblz/lab3/lab3.srcs/sources_1/bd/system/ipshared/f86a/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:125]
INFO: [Synth 8-256] done synthesizing module 'sequence_psr' (183#1) [c:/xup/embedded/2018_2_microblz/lab3/lab3.srcs/sources_1/bd/system/ipshared/f86a/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:301]
INFO: [Synth 8-256] done synthesizing module 'proc_sys_reset' (184#1) [c:/xup/embedded/2018_2_microblz/lab3/lab3.srcs/sources_1/bd/system/ipshared/f86a/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1323]
INFO: [Synth 8-256] done synthesizing module 'system_rst_clk_wiz_1_100M_0' (185#1) [c:/xup/embedded/2018_2_microblz/lab3/lab3.srcs/sources_1/bd/system/ip/system_rst_clk_wiz_1_100M_0/synth/system_rst_clk_wiz_1_100M_0.vhd:74]
WARNING: [Synth 8-350] instance 'rst_clk_wiz_1_100M' of module 'system_rst_clk_wiz_1_100M_0' requires 10 connections, but only 9 given [C:/xup/embedded/2018_2_microblz/lab3/lab3.srcs/sources_1/bd/system/synth/system.v:3192]
INFO: [Synth 8-638] synthesizing module 'system_axi_gpio_0_0' [c:/xup/embedded/2018_2_microblz/lab3/lab3.srcs/sources_1/bd/system/ip/system_axi_gpio_0_0/synth/system_axi_gpio_0_0.vhd:84]
	Parameter C_FAMILY bound to: artix7 - type: string 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 9 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_GPIO_WIDTH bound to: 16 - type: integer 
	Parameter C_GPIO2_WIDTH bound to: 32 - type: integer 
	Parameter C_ALL_INPUTS bound to: 1 - type: integer 
	Parameter C_ALL_INPUTS_2 bound to: 0 - type: integer 
	Parameter C_ALL_OUTPUTS bound to: 0 - type: integer 
	Parameter C_ALL_OUTPUTS_2 bound to: 0 - type: integer 
	Parameter C_INTERRUPT_PRESENT bound to: 0 - type: integer 
	Parameter C_DOUT_DEFAULT bound to: 32'b00000000000000000000000000000000 
	Parameter C_TRI_DEFAULT bound to: 32'b11111111111111111111111111111111 
	Parameter C_IS_DUAL bound to: 0 - type: integer 
	Parameter C_DOUT_DEFAULT_2 bound to: 32'b00000000000000000000000000000000 
	Parameter C_TRI_DEFAULT_2 bound to: 32'b11111111111111111111111111111111 
INFO: [Synth 8-3491] module 'axi_gpio' declared at 'c:/xup/embedded/2018_2_microblz/lab3/lab3.srcs/sources_1/bd/system/ipshared/c193/hdl/axi_gpio_v2_0_vh_rfs.vhd:1265' bound to instance 'U0' of component 'axi_gpio' [c:/xup/embedded/2018_2_microblz/lab3/lab3.srcs/sources_1/bd/system/ip/system_axi_gpio_0_0/synth/system_axi_gpio_0_0.vhd:168]
INFO: [Synth 8-638] synthesizing module 'axi_gpio__parameterized1' [c:/xup/embedded/2018_2_microblz/lab3/lab3.srcs/sources_1/bd/system/ipshared/c193/hdl/axi_gpio_v2_0_vh_rfs.vhd:1358]
	Parameter C_FAMILY bound to: artix7 - type: string 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 9 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_GPIO_WIDTH bound to: 16 - type: integer 
	Parameter C_GPIO2_WIDTH bound to: 32 - type: integer 
	Parameter C_ALL_INPUTS bound to: 1 - type: integer 
	Parameter C_ALL_INPUTS_2 bound to: 0 - type: integer 
	Parameter C_ALL_OUTPUTS bound to: 0 - type: integer 
	Parameter C_ALL_OUTPUTS_2 bound to: 0 - type: integer 
	Parameter C_INTERRUPT_PRESENT bound to: 0 - type: integer 
	Parameter C_DOUT_DEFAULT bound to: 0 - type: integer 
	Parameter C_TRI_DEFAULT bound to: -1 - type: integer 
	Parameter C_IS_DUAL bound to: 0 - type: integer 
	Parameter C_DOUT_DEFAULT_2 bound to: 0 - type: integer 
	Parameter C_TRI_DEFAULT_2 bound to: -1 - type: integer 
INFO: [Synth 8-638] synthesizing module 'GPIO_Core__parameterized0' [c:/xup/embedded/2018_2_microblz/lab3/lab3.srcs/sources_1/bd/system/ipshared/c193/hdl/axi_gpio_v2_0_vh_rfs.vhd:178]
	Parameter C_DW bound to: 32 - type: integer 
	Parameter C_AW bound to: 9 - type: integer 
	Parameter C_GPIO_WIDTH bound to: 16 - type: integer 
	Parameter C_GPIO2_WIDTH bound to: 32 - type: integer 
	Parameter C_MAX_GPIO_WIDTH bound to: 16 - type: integer 
	Parameter C_INTERRUPT_PRESENT bound to: 0 - type: integer 
	Parameter C_DOUT_DEFAULT bound to: 0 - type: integer 
	Parameter C_TRI_DEFAULT bound to: -1 - type: integer 
	Parameter C_IS_DUAL bound to: 0 - type: integer 
	Parameter C_ALL_OUTPUTS bound to: 0 - type: integer 
	Parameter C_ALL_OUTPUTS_2 bound to: 0 - type: integer 
	Parameter C_ALL_INPUTS bound to: 1 - type: integer 
	Parameter C_ALL_INPUTS_2 bound to: 0 - type: integer 
	Parameter C_DOUT_DEFAULT_2 bound to: 0 - type: integer 
	Parameter C_TRI_DEFAULT_2 bound to: -1 - type: integer 
	Parameter C_FAMILY bound to: artix7 - type: string 
INFO: [Synth 8-226] default block is never used [c:/xup/embedded/2018_2_microblz/lab3/lab3.srcs/sources_1/bd/system/ipshared/c193/hdl/axi_gpio_v2_0_vh_rfs.vhd:443]
INFO: [Synth 8-638] synthesizing module 'cdc_sync__parameterized2' [c:/xup/embedded/2018_2_microblz/lab3/lab3.srcs/sources_1/bd/system/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:106]
	Parameter C_CDC_TYPE bound to: 1 - type: integer 
	Parameter C_RESET_STATE bound to: 0 - type: integer 
	Parameter C_SINGLE_BIT bound to: 0 - type: integer 
	Parameter C_FLOP_INPUT bound to: 0 - type: integer 
	Parameter C_VECTOR_WIDTH bound to: 16 - type: integer 
	Parameter C_MTBF_STAGES bound to: 4 - type: integer 
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to' to cell 'FDR' [c:/xup/embedded/2018_2_microblz/lab3/lab3.srcs/sources_1/bd/system/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:736]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to' to cell 'FDR' [c:/xup/embedded/2018_2_microblz/lab3/lab3.srcs/sources_1/bd/system/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:736]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to' to cell 'FDR' [c:/xup/embedded/2018_2_microblz/lab3/lab3.srcs/sources_1/bd/system/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:736]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to' to cell 'FDR' [c:/xup/embedded/2018_2_microblz/lab3/lab3.srcs/sources_1/bd/system/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:736]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to' to cell 'FDR' [c:/xup/embedded/2018_2_microblz/lab3/lab3.srcs/sources_1/bd/system/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:736]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to' to cell 'FDR' [c:/xup/embedded/2018_2_microblz/lab3/lab3.srcs/sources_1/bd/system/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:736]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to' to cell 'FDR' [c:/xup/embedded/2018_2_microblz/lab3/lab3.srcs/sources_1/bd/system/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:736]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to' to cell 'FDR' [c:/xup/embedded/2018_2_microblz/lab3/lab3.srcs/sources_1/bd/system/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:736]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to' to cell 'FDR' [c:/xup/embedded/2018_2_microblz/lab3/lab3.srcs/sources_1/bd/system/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:736]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to' to cell 'FDR' [c:/xup/embedded/2018_2_microblz/lab3/lab3.srcs/sources_1/bd/system/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:736]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to' to cell 'FDR' [c:/xup/embedded/2018_2_microblz/lab3/lab3.srcs/sources_1/bd/system/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:736]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to' to cell 'FDR' [c:/xup/embedded/2018_2_microblz/lab3/lab3.srcs/sources_1/bd/system/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:736]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to' to cell 'FDR' [c:/xup/embedded/2018_2_microblz/lab3/lab3.srcs/sources_1/bd/system/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:736]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to' to cell 'FDR' [c:/xup/embedded/2018_2_microblz/lab3/lab3.srcs/sources_1/bd/system/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:736]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to' to cell 'FDR' [c:/xup/embedded/2018_2_microblz/lab3/lab3.srcs/sources_1/bd/system/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:736]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to' to cell 'FDR' [c:/xup/embedded/2018_2_microblz/lab3/lab3.srcs/sources_1/bd/system/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:736]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2' to cell 'FDR' [c:/xup/embedded/2018_2_microblz/lab3/lab3.srcs/sources_1/bd/system/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:772]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2' to cell 'FDR' [c:/xup/embedded/2018_2_microblz/lab3/lab3.srcs/sources_1/bd/system/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:772]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2' to cell 'FDR' [c:/xup/embedded/2018_2_microblz/lab3/lab3.srcs/sources_1/bd/system/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:772]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2' to cell 'FDR' [c:/xup/embedded/2018_2_microblz/lab3/lab3.srcs/sources_1/bd/system/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:772]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2' to cell 'FDR' [c:/xup/embedded/2018_2_microblz/lab3/lab3.srcs/sources_1/bd/system/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:772]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2' to cell 'FDR' [c:/xup/embedded/2018_2_microblz/lab3/lab3.srcs/sources_1/bd/system/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:772]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2' to cell 'FDR' [c:/xup/embedded/2018_2_microblz/lab3/lab3.srcs/sources_1/bd/system/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:772]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2' to cell 'FDR' [c:/xup/embedded/2018_2_microblz/lab3/lab3.srcs/sources_1/bd/system/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:772]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2' to cell 'FDR' [c:/xup/embedded/2018_2_microblz/lab3/lab3.srcs/sources_1/bd/system/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:772]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2' to cell 'FDR' [c:/xup/embedded/2018_2_microblz/lab3/lab3.srcs/sources_1/bd/system/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:772]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2' to cell 'FDR' [c:/xup/embedded/2018_2_microblz/lab3/lab3.srcs/sources_1/bd/system/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:772]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2' to cell 'FDR' [c:/xup/embedded/2018_2_microblz/lab3/lab3.srcs/sources_1/bd/system/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:772]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2' to cell 'FDR' [c:/xup/embedded/2018_2_microblz/lab3/lab3.srcs/sources_1/bd/system/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:772]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2' to cell 'FDR' [c:/xup/embedded/2018_2_microblz/lab3/lab3.srcs/sources_1/bd/system/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:772]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2' to cell 'FDR' [c:/xup/embedded/2018_2_microblz/lab3/lab3.srcs/sources_1/bd/system/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:772]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2' to cell 'FDR' [c:/xup/embedded/2018_2_microblz/lab3/lab3.srcs/sources_1/bd/system/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:772]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3' to cell 'FDR' [c:/xup/embedded/2018_2_microblz/lab3/lab3.srcs/sources_1/bd/system/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:788]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3' to cell 'FDR' [c:/xup/embedded/2018_2_microblz/lab3/lab3.srcs/sources_1/bd/system/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:788]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3' to cell 'FDR' [c:/xup/embedded/2018_2_microblz/lab3/lab3.srcs/sources_1/bd/system/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:788]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3' to cell 'FDR' [c:/xup/embedded/2018_2_microblz/lab3/lab3.srcs/sources_1/bd/system/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:788]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3' to cell 'FDR' [c:/xup/embedded/2018_2_microblz/lab3/lab3.srcs/sources_1/bd/system/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:788]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3' to cell 'FDR' [c:/xup/embedded/2018_2_microblz/lab3/lab3.srcs/sources_1/bd/system/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:788]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3' to cell 'FDR' [c:/xup/embedded/2018_2_microblz/lab3/lab3.srcs/sources_1/bd/system/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:788]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3' to cell 'FDR' [c:/xup/embedded/2018_2_microblz/lab3/lab3.srcs/sources_1/bd/system/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:788]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3' to cell 'FDR' [c:/xup/embedded/2018_2_microblz/lab3/lab3.srcs/sources_1/bd/system/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:788]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3' to cell 'FDR' [c:/xup/embedded/2018_2_microblz/lab3/lab3.srcs/sources_1/bd/system/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:788]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3' to cell 'FDR' [c:/xup/embedded/2018_2_microblz/lab3/lab3.srcs/sources_1/bd/system/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:788]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3' to cell 'FDR' [c:/xup/embedded/2018_2_microblz/lab3/lab3.srcs/sources_1/bd/system/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:788]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3' to cell 'FDR' [c:/xup/embedded/2018_2_microblz/lab3/lab3.srcs/sources_1/bd/system/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:788]
INFO: [Common 17-14] Message 'Synth 8-113' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-256] done synthesizing module 'cdc_sync__parameterized2' (185#1) [c:/xup/embedded/2018_2_microblz/lab3/lab3.srcs/sources_1/bd/system/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:106]
WARNING: [Synth 8-6014] Unused sequential element Not_Dual.ALLIN1_ND.READ_REG_GEN[0].GPIO_DBus_i_reg was removed.  [c:/xup/embedded/2018_2_microblz/lab3/lab3.srcs/sources_1/bd/system/ipshared/c193/hdl/axi_gpio_v2_0_vh_rfs.vhd:351]
WARNING: [Synth 8-6014] Unused sequential element Not_Dual.ALLIN1_ND.READ_REG_GEN[1].GPIO_DBus_i_reg was removed.  [c:/xup/embedded/2018_2_microblz/lab3/lab3.srcs/sources_1/bd/system/ipshared/c193/hdl/axi_gpio_v2_0_vh_rfs.vhd:351]
WARNING: [Synth 8-6014] Unused sequential element Not_Dual.ALLIN1_ND.READ_REG_GEN[2].GPIO_DBus_i_reg was removed.  [c:/xup/embedded/2018_2_microblz/lab3/lab3.srcs/sources_1/bd/system/ipshared/c193/hdl/axi_gpio_v2_0_vh_rfs.vhd:351]
WARNING: [Synth 8-6014] Unused sequential element Not_Dual.ALLIN1_ND.READ_REG_GEN[3].GPIO_DBus_i_reg was removed.  [c:/xup/embedded/2018_2_microblz/lab3/lab3.srcs/sources_1/bd/system/ipshared/c193/hdl/axi_gpio_v2_0_vh_rfs.vhd:351]
WARNING: [Synth 8-6014] Unused sequential element Not_Dual.ALLIN1_ND.READ_REG_GEN[4].GPIO_DBus_i_reg was removed.  [c:/xup/embedded/2018_2_microblz/lab3/lab3.srcs/sources_1/bd/system/ipshared/c193/hdl/axi_gpio_v2_0_vh_rfs.vhd:351]
WARNING: [Synth 8-6014] Unused sequential element Not_Dual.ALLIN1_ND.READ_REG_GEN[5].GPIO_DBus_i_reg was removed.  [c:/xup/embedded/2018_2_microblz/lab3/lab3.srcs/sources_1/bd/system/ipshared/c193/hdl/axi_gpio_v2_0_vh_rfs.vhd:351]
WARNING: [Synth 8-6014] Unused sequential element Not_Dual.ALLIN1_ND.READ_REG_GEN[6].GPIO_DBus_i_reg was removed.  [c:/xup/embedded/2018_2_microblz/lab3/lab3.srcs/sources_1/bd/system/ipshared/c193/hdl/axi_gpio_v2_0_vh_rfs.vhd:351]
WARNING: [Synth 8-6014] Unused sequential element Not_Dual.ALLIN1_ND.READ_REG_GEN[7].GPIO_DBus_i_reg was removed.  [c:/xup/embedded/2018_2_microblz/lab3/lab3.srcs/sources_1/bd/system/ipshared/c193/hdl/axi_gpio_v2_0_vh_rfs.vhd:351]
WARNING: [Synth 8-6014] Unused sequential element Not_Dual.ALLIN1_ND.READ_REG_GEN[8].GPIO_DBus_i_reg was removed.  [c:/xup/embedded/2018_2_microblz/lab3/lab3.srcs/sources_1/bd/system/ipshared/c193/hdl/axi_gpio_v2_0_vh_rfs.vhd:351]
WARNING: [Synth 8-6014] Unused sequential element Not_Dual.ALLIN1_ND.READ_REG_GEN[9].GPIO_DBus_i_reg was removed.  [c:/xup/embedded/2018_2_microblz/lab3/lab3.srcs/sources_1/bd/system/ipshared/c193/hdl/axi_gpio_v2_0_vh_rfs.vhd:351]
WARNING: [Synth 8-6014] Unused sequential element Not_Dual.ALLIN1_ND.READ_REG_GEN[10].GPIO_DBus_i_reg was removed.  [c:/xup/embedded/2018_2_microblz/lab3/lab3.srcs/sources_1/bd/system/ipshared/c193/hdl/axi_gpio_v2_0_vh_rfs.vhd:351]
WARNING: [Synth 8-6014] Unused sequential element Not_Dual.ALLIN1_ND.READ_REG_GEN[11].GPIO_DBus_i_reg was removed.  [c:/xup/embedded/2018_2_microblz/lab3/lab3.srcs/sources_1/bd/system/ipshared/c193/hdl/axi_gpio_v2_0_vh_rfs.vhd:351]
WARNING: [Synth 8-6014] Unused sequential element Not_Dual.ALLIN1_ND.READ_REG_GEN[12].GPIO_DBus_i_reg was removed.  [c:/xup/embedded/2018_2_microblz/lab3/lab3.srcs/sources_1/bd/system/ipshared/c193/hdl/axi_gpio_v2_0_vh_rfs.vhd:351]
WARNING: [Synth 8-6014] Unused sequential element Not_Dual.ALLIN1_ND.READ_REG_GEN[13].GPIO_DBus_i_reg was removed.  [c:/xup/embedded/2018_2_microblz/lab3/lab3.srcs/sources_1/bd/system/ipshared/c193/hdl/axi_gpio_v2_0_vh_rfs.vhd:351]
WARNING: [Synth 8-6014] Unused sequential element Not_Dual.ALLIN1_ND.READ_REG_GEN[14].GPIO_DBus_i_reg was removed.  [c:/xup/embedded/2018_2_microblz/lab3/lab3.srcs/sources_1/bd/system/ipshared/c193/hdl/axi_gpio_v2_0_vh_rfs.vhd:351]
WARNING: [Synth 8-6014] Unused sequential element Not_Dual.ALLIN1_ND.READ_REG_GEN[15].GPIO_DBus_i_reg was removed.  [c:/xup/embedded/2018_2_microblz/lab3/lab3.srcs/sources_1/bd/system/ipshared/c193/hdl/axi_gpio_v2_0_vh_rfs.vhd:351]
INFO: [Synth 8-256] done synthesizing module 'GPIO_Core__parameterized0' (185#1) [c:/xup/embedded/2018_2_microblz/lab3/lab3.srcs/sources_1/bd/system/ipshared/c193/hdl/axi_gpio_v2_0_vh_rfs.vhd:178]
INFO: [Synth 8-256] done synthesizing module 'axi_gpio__parameterized1' (185#1) [c:/xup/embedded/2018_2_microblz/lab3/lab3.srcs/sources_1/bd/system/ipshared/c193/hdl/axi_gpio_v2_0_vh_rfs.vhd:1358]
INFO: [Synth 8-256] done synthesizing module 'system_axi_gpio_0_0' (186#1) [c:/xup/embedded/2018_2_microblz/lab3/lab3.srcs/sources_1/bd/system/ip/system_axi_gpio_0_0/synth/system_axi_gpio_0_0.vhd:84]
INFO: [Synth 8-6155] done synthesizing module 'system' (187#1) [C:/xup/embedded/2018_2_microblz/lab3/lab3.srcs/sources_1/bd/system/synth/system.v:2431]
INFO: [Synth 8-6155] done synthesizing module 'system_wrapper' (188#1) [C:/xup/embedded/2018_2_microblz/lab3/lab3.srcs/sources_1/bd/system/hdl/system_wrapper.v:12]
WARNING: [Synth 8-3331] design cdc_sync__parameterized2 has unconnected port prmry_aclk
WARNING: [Synth 8-3331] design cdc_sync__parameterized2 has unconnected port prmry_resetn
WARNING: [Synth 8-3331] design cdc_sync__parameterized2 has unconnected port prmry_in
WARNING: [Synth 8-3331] design cdc_sync__parameterized2 has unconnected port scndry_resetn
WARNING: [Synth 8-3331] design GPIO_Core__parameterized0 has unconnected port ABus_Reg[1]
WARNING: [Synth 8-3331] design GPIO_Core__parameterized0 has unconnected port ABus_Reg[2]
WARNING: [Synth 8-3331] design GPIO_Core__parameterized0 has unconnected port ABus_Reg[3]
WARNING: [Synth 8-3331] design GPIO_Core__parameterized0 has unconnected port ABus_Reg[4]
WARNING: [Synth 8-3331] design GPIO_Core__parameterized0 has unconnected port ABus_Reg[7]
WARNING: [Synth 8-3331] design GPIO_Core__parameterized0 has unconnected port ABus_Reg[8]
WARNING: [Synth 8-3331] design GPIO_Core__parameterized0 has unconnected port BE_Reg[0]
WARNING: [Synth 8-3331] design GPIO_Core__parameterized0 has unconnected port BE_Reg[1]
WARNING: [Synth 8-3331] design GPIO_Core__parameterized0 has unconnected port BE_Reg[2]
WARNING: [Synth 8-3331] design GPIO_Core__parameterized0 has unconnected port BE_Reg[3]
WARNING: [Synth 8-3331] design GPIO_Core__parameterized0 has unconnected port GPIO2_IO_I[0]
WARNING: [Synth 8-3331] design GPIO_Core__parameterized0 has unconnected port GPIO2_IO_I[1]
WARNING: [Synth 8-3331] design GPIO_Core__parameterized0 has unconnected port GPIO2_IO_I[2]
WARNING: [Synth 8-3331] design GPIO_Core__parameterized0 has unconnected port GPIO2_IO_I[3]
WARNING: [Synth 8-3331] design GPIO_Core__parameterized0 has unconnected port GPIO2_IO_I[4]
WARNING: [Synth 8-3331] design GPIO_Core__parameterized0 has unconnected port GPIO2_IO_I[5]
WARNING: [Synth 8-3331] design GPIO_Core__parameterized0 has unconnected port GPIO2_IO_I[6]
WARNING: [Synth 8-3331] design GPIO_Core__parameterized0 has unconnected port GPIO2_IO_I[7]
WARNING: [Synth 8-3331] design GPIO_Core__parameterized0 has unconnected port GPIO2_IO_I[8]
WARNING: [Synth 8-3331] design GPIO_Core__parameterized0 has unconnected port GPIO2_IO_I[9]
WARNING: [Synth 8-3331] design GPIO_Core__parameterized0 has unconnected port GPIO2_IO_I[10]
WARNING: [Synth 8-3331] design GPIO_Core__parameterized0 has unconnected port GPIO2_IO_I[11]
WARNING: [Synth 8-3331] design GPIO_Core__parameterized0 has unconnected port GPIO2_IO_I[12]
WARNING: [Synth 8-3331] design GPIO_Core__parameterized0 has unconnected port GPIO2_IO_I[13]
WARNING: [Synth 8-3331] design GPIO_Core__parameterized0 has unconnected port GPIO2_IO_I[14]
WARNING: [Synth 8-3331] design GPIO_Core__parameterized0 has unconnected port GPIO2_IO_I[15]
WARNING: [Synth 8-3331] design GPIO_Core__parameterized0 has unconnected port GPIO2_IO_I[16]
WARNING: [Synth 8-3331] design GPIO_Core__parameterized0 has unconnected port GPIO2_IO_I[17]
WARNING: [Synth 8-3331] design GPIO_Core__parameterized0 has unconnected port GPIO2_IO_I[18]
WARNING: [Synth 8-3331] design GPIO_Core__parameterized0 has unconnected port GPIO2_IO_I[19]
WARNING: [Synth 8-3331] design GPIO_Core__parameterized0 has unconnected port GPIO2_IO_I[20]
WARNING: [Synth 8-3331] design GPIO_Core__parameterized0 has unconnected port GPIO2_IO_I[21]
WARNING: [Synth 8-3331] design GPIO_Core__parameterized0 has unconnected port GPIO2_IO_I[22]
WARNING: [Synth 8-3331] design GPIO_Core__parameterized0 has unconnected port GPIO2_IO_I[23]
WARNING: [Synth 8-3331] design GPIO_Core__parameterized0 has unconnected port GPIO2_IO_I[24]
WARNING: [Synth 8-3331] design GPIO_Core__parameterized0 has unconnected port GPIO2_IO_I[25]
WARNING: [Synth 8-3331] design GPIO_Core__parameterized0 has unconnected port GPIO2_IO_I[26]
WARNING: [Synth 8-3331] design GPIO_Core__parameterized0 has unconnected port GPIO2_IO_I[27]
WARNING: [Synth 8-3331] design GPIO_Core__parameterized0 has unconnected port GPIO2_IO_I[28]
WARNING: [Synth 8-3331] design GPIO_Core__parameterized0 has unconnected port GPIO2_IO_I[29]
WARNING: [Synth 8-3331] design GPIO_Core__parameterized0 has unconnected port GPIO2_IO_I[30]
WARNING: [Synth 8-3331] design GPIO_Core__parameterized0 has unconnected port GPIO2_IO_I[31]
WARNING: [Synth 8-3331] design address_decoder__parameterized0 has unconnected port Address_In_Erly[0]
WARNING: [Synth 8-3331] design address_decoder__parameterized0 has unconnected port Address_In_Erly[1]
WARNING: [Synth 8-3331] design address_decoder__parameterized0 has unconnected port Address_In_Erly[2]
WARNING: [Synth 8-3331] design address_decoder__parameterized0 has unconnected port Address_In_Erly[3]
WARNING: [Synth 8-3331] design address_decoder__parameterized0 has unconnected port Address_In_Erly[4]
WARNING: [Synth 8-3331] design address_decoder__parameterized0 has unconnected port Address_In_Erly[7]
WARNING: [Synth 8-3331] design address_decoder__parameterized0 has unconnected port Address_In_Erly[8]
WARNING: [Synth 8-3331] design address_decoder__parameterized0 has unconnected port Bus_RNW
WARNING: [Synth 8-3331] design slave_attachment__parameterized0 has unconnected port S_AXI_WSTRB[3]
WARNING: [Synth 8-3331] design slave_attachment__parameterized0 has unconnected port S_AXI_WSTRB[2]
WARNING: [Synth 8-3331] design slave_attachment__parameterized0 has unconnected port S_AXI_WSTRB[1]
WARNING: [Synth 8-3331] design slave_attachment__parameterized0 has unconnected port S_AXI_WSTRB[0]
WARNING: [Synth 8-3331] design cdc_sync__parameterized1 has unconnected port prmry_aclk
WARNING: [Synth 8-3331] design cdc_sync__parameterized1 has unconnected port prmry_resetn
WARNING: [Synth 8-3331] design cdc_sync__parameterized1 has unconnected port prmry_vect_in[1]
WARNING: [Synth 8-3331] design cdc_sync__parameterized1 has unconnected port prmry_vect_in[0]
WARNING: [Synth 8-3331] design cdc_sync__parameterized1 has unconnected port scndry_resetn
WARNING: [Synth 8-3331] design blk_mem_gen_v8_4_1_blk_mem_gen_mux__parameterized0 has unconnected port MUX_RST[0]
WARNING: [Synth 8-3331] design blk_mem_gen_v8_4_1_blk_mem_gen_mux__parameterized0 has unconnected port MEM_LAT_RST
WARNING: [Synth 8-3331] design blk_mem_gen_v8_4_1_blk_mem_gen_mux__parameterized0 has unconnected port MEM_REG_RST
WARNING: [Synth 8-3331] design blk_mem_gen_v8_4_1_blk_mem_gen_mux__parameterized0 has unconnected port MUX_REGCE[0]
WARNING: [Synth 8-3331] design blk_mem_gen_v8_4_1_blk_mem_gen_mux__parameterized0 has unconnected port MEM_REGCE
WARNING: [Synth 8-3331] design blk_mem_gen_v8_4_1_blk_mem_gen_mux__parameterized0 has unconnected port WE
WARNING: [Synth 8-3331] design blk_mem_gen_v8_4_1_blk_mem_gen_mux__parameterized0 has unconnected port ADDR_IN[11]
WARNING: [Synth 8-3331] design blk_mem_gen_v8_4_1_blk_mem_gen_mux__parameterized0 has unconnected port ADDR_IN[10]
WARNING: [Synth 8-3331] design blk_mem_gen_v8_4_1_blk_mem_gen_mux__parameterized0 has unconnected port ADDR_IN[9]
WARNING: [Synth 8-3331] design blk_mem_gen_v8_4_1_blk_mem_gen_mux__parameterized0 has unconnected port ADDR_IN[8]
WARNING: [Synth 8-3331] design blk_mem_gen_v8_4_1_blk_mem_gen_mux__parameterized0 has unconnected port ADDR_IN[7]
WARNING: [Synth 8-3331] design blk_mem_gen_v8_4_1_blk_mem_gen_mux__parameterized0 has unconnected port ADDR_IN[6]
WARNING: [Synth 8-3331] design blk_mem_gen_v8_4_1_blk_mem_gen_mux__parameterized0 has unconnected port ADDR_IN[5]
WARNING: [Synth 8-3331] design blk_mem_gen_v8_4_1_blk_mem_gen_mux__parameterized0 has unconnected port ADDR_IN[4]
WARNING: [Synth 8-3331] design blk_mem_gen_v8_4_1_blk_mem_gen_mux__parameterized0 has unconnected port ADDR_IN[3]
WARNING: [Synth 8-3331] design blk_mem_gen_v8_4_1_blk_mem_gen_mux__parameterized0 has unconnected port ADDR_IN[2]
WARNING: [Synth 8-3331] design blk_mem_gen_v8_4_1_blk_mem_gen_mux__parameterized0 has unconnected port ADDR_IN[1]
WARNING: [Synth 8-3331] design blk_mem_gen_v8_4_1_blk_mem_gen_mux__parameterized0 has unconnected port ADDR_IN[0]
WARNING: [Synth 8-3331] design blk_mem_gen_v8_4_1_blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[7]
WARNING: [Synth 8-3331] design blk_mem_gen_v8_4_1_blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[6]
WARNING: [Synth 8-3331] design blk_mem_gen_v8_4_1_blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[5]
WARNING: [Synth 8-3331] design blk_mem_gen_v8_4_1_blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[4]
WARNING: [Synth 8-3331] design blk_mem_gen_v8_4_1_blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[3]
WARNING: [Synth 8-3331] design blk_mem_gen_v8_4_1_blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[2]
WARNING: [Synth 8-3331] design blk_mem_gen_v8_4_1_blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[1]
WARNING: [Synth 8-3331] design blk_mem_gen_v8_4_1_blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[0]
WARNING: [Synth 8-3331] design blk_mem_gen_v8_4_1_blk_mem_gen_mux__parameterized0 has unconnected port DBITERRIN[7]
WARNING: [Synth 8-3331] design blk_mem_gen_v8_4_1_blk_mem_gen_mux__parameterized0 has unconnected port DBITERRIN[6]
WARNING: [Synth 8-3331] design blk_mem_gen_v8_4_1_blk_mem_gen_mux__parameterized0 has unconnected port DBITERRIN[5]
WARNING: [Synth 8-3331] design blk_mem_gen_v8_4_1_blk_mem_gen_mux__parameterized0 has unconnected port DBITERRIN[4]
WARNING: [Synth 8-3331] design blk_mem_gen_v8_4_1_blk_mem_gen_mux__parameterized0 has unconnected port DBITERRIN[3]
WARNING: [Synth 8-3331] design blk_mem_gen_v8_4_1_blk_mem_gen_mux__parameterized0 has unconnected port DBITERRIN[2]
WARNING: [Synth 8-3331] design blk_mem_gen_v8_4_1_blk_mem_gen_mux__parameterized0 has unconnected port DBITERRIN[1]
WARNING: [Synth 8-3331] design blk_mem_gen_v8_4_1_blk_mem_gen_mux__parameterized0 has unconnected port DBITERRIN[0]
WARNING: [Synth 8-3331] design blk_mem_gen_v8_4_1_blk_mem_gen_mux__parameterized0 has unconnected port ECCPIPECE
WARNING: [Synth 8-3331] design blk_mem_gen_v8_4_1_blk_mem_gen_mux has unconnected port MUX_RST[0]
WARNING: [Synth 8-3331] design blk_mem_gen_v8_4_1_blk_mem_gen_mux has unconnected port MEM_LAT_RST
INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:03:45 ; elapsed = 00:04:10 . Memory (MB): peak = 1063.434 ; gain = 670.555
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:03:47 ; elapsed = 00:04:12 . Memory (MB): peak = 1063.434 ; gain = 670.555
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:03:47 ; elapsed = 00:04:12 . Memory (MB): peak = 1063.434 ; gain = 670.555
---------------------------------------------------------------------------------
INFO: [Netlist 29-17] Analyzing 708 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [c:/xup/embedded/2018_2_microblz/lab3/lab3.srcs/sources_1/bd/system/ip/system_microblaze_0_0/system_microblaze_0_0.xdc] for cell 'system_i/microblaze_0/U0'
Finished Parsing XDC File [c:/xup/embedded/2018_2_microblz/lab3/lab3.srcs/sources_1/bd/system/ip/system_microblaze_0_0/system_microblaze_0_0.xdc] for cell 'system_i/microblaze_0/U0'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [c:/xup/embedded/2018_2_microblz/lab3/lab3.srcs/sources_1/bd/system/ip/system_microblaze_0_0/system_microblaze_0_0.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/system_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/system_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [c:/xup/embedded/2018_2_microblz/lab3/lab3.srcs/sources_1/bd/system/ip/system_clk_wiz_1_4/system_clk_wiz_1_4_board.xdc] for cell 'system_i/clk_wiz_1/inst'
Finished Parsing XDC File [c:/xup/embedded/2018_2_microblz/lab3/lab3.srcs/sources_1/bd/system/ip/system_clk_wiz_1_4/system_clk_wiz_1_4_board.xdc] for cell 'system_i/clk_wiz_1/inst'
Parsing XDC File [c:/xup/embedded/2018_2_microblz/lab3/lab3.srcs/sources_1/bd/system/ip/system_clk_wiz_1_4/system_clk_wiz_1_4.xdc] for cell 'system_i/clk_wiz_1/inst'
Finished Parsing XDC File [c:/xup/embedded/2018_2_microblz/lab3/lab3.srcs/sources_1/bd/system/ip/system_clk_wiz_1_4/system_clk_wiz_1_4.xdc] for cell 'system_i/clk_wiz_1/inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [c:/xup/embedded/2018_2_microblz/lab3/lab3.srcs/sources_1/bd/system/ip/system_clk_wiz_1_4/system_clk_wiz_1_4.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/system_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/system_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [c:/xup/embedded/2018_2_microblz/lab3/lab3.srcs/sources_1/bd/system/ip/system_mdm_1_0/system_mdm_1_0.xdc] for cell 'system_i/mdm_1/U0'
INFO: [Timing 38-2] Deriving generated clocks [c:/xup/embedded/2018_2_microblz/lab3/lab3.srcs/sources_1/bd/system/ip/system_mdm_1_0/system_mdm_1_0.xdc:50]
Finished Parsing XDC File [c:/xup/embedded/2018_2_microblz/lab3/lab3.srcs/sources_1/bd/system/ip/system_mdm_1_0/system_mdm_1_0.xdc] for cell 'system_i/mdm_1/U0'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [c:/xup/embedded/2018_2_microblz/lab3/lab3.srcs/sources_1/bd/system/ip/system_mdm_1_0/system_mdm_1_0.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/system_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/system_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [c:/xup/embedded/2018_2_microblz/lab3/lab3.srcs/sources_1/bd/system/ip/system_rst_clk_wiz_1_100M_0/system_rst_clk_wiz_1_100M_0_board.xdc] for cell 'system_i/rst_clk_wiz_1_100M/U0'
Finished Parsing XDC File [c:/xup/embedded/2018_2_microblz/lab3/lab3.srcs/sources_1/bd/system/ip/system_rst_clk_wiz_1_100M_0/system_rst_clk_wiz_1_100M_0_board.xdc] for cell 'system_i/rst_clk_wiz_1_100M/U0'
Parsing XDC File [c:/xup/embedded/2018_2_microblz/lab3/lab3.srcs/sources_1/bd/system/ip/system_rst_clk_wiz_1_100M_0/system_rst_clk_wiz_1_100M_0.xdc] for cell 'system_i/rst_clk_wiz_1_100M/U0'
Finished Parsing XDC File [c:/xup/embedded/2018_2_microblz/lab3/lab3.srcs/sources_1/bd/system/ip/system_rst_clk_wiz_1_100M_0/system_rst_clk_wiz_1_100M_0.xdc] for cell 'system_i/rst_clk_wiz_1_100M/U0'
Parsing XDC File [c:/xup/embedded/2018_2_microblz/lab3/lab3.srcs/sources_1/bd/system/ip/system_dlmb_v10_0/system_dlmb_v10_0.xdc] for cell 'system_i/microblaze_0_local_memory/dlmb_v10/U0'
Finished Parsing XDC File [c:/xup/embedded/2018_2_microblz/lab3/lab3.srcs/sources_1/bd/system/ip/system_dlmb_v10_0/system_dlmb_v10_0.xdc] for cell 'system_i/microblaze_0_local_memory/dlmb_v10/U0'
Parsing XDC File [c:/xup/embedded/2018_2_microblz/lab3/lab3.srcs/sources_1/bd/system/ip/system_ilmb_v10_0/system_ilmb_v10_0.xdc] for cell 'system_i/microblaze_0_local_memory/ilmb_v10/U0'
Finished Parsing XDC File [c:/xup/embedded/2018_2_microblz/lab3/lab3.srcs/sources_1/bd/system/ip/system_ilmb_v10_0/system_ilmb_v10_0.xdc] for cell 'system_i/microblaze_0_local_memory/ilmb_v10/U0'
Parsing XDC File [c:/xup/embedded/2018_2_microblz/lab3/lab3.srcs/sources_1/bd/system/ip/system_axi_uartlite_0_0/system_axi_uartlite_0_0_board.xdc] for cell 'system_i/axi_uartlite_0/U0'
Finished Parsing XDC File [c:/xup/embedded/2018_2_microblz/lab3/lab3.srcs/sources_1/bd/system/ip/system_axi_uartlite_0_0/system_axi_uartlite_0_0_board.xdc] for cell 'system_i/axi_uartlite_0/U0'
Parsing XDC File [c:/xup/embedded/2018_2_microblz/lab3/lab3.srcs/sources_1/bd/system/ip/system_axi_uartlite_0_0/system_axi_uartlite_0_0.xdc] for cell 'system_i/axi_uartlite_0/U0'
Finished Parsing XDC File [c:/xup/embedded/2018_2_microblz/lab3/lab3.srcs/sources_1/bd/system/ip/system_axi_uartlite_0_0/system_axi_uartlite_0_0.xdc] for cell 'system_i/axi_uartlite_0/U0'
Parsing XDC File [c:/xup/embedded/2018_2_microblz/lab3/lab3.srcs/sources_1/bd/system/ip/system_axi_gpio_0_0/system_axi_gpio_0_0_board.xdc] for cell 'system_i/switches/U0'
Finished Parsing XDC File [c:/xup/embedded/2018_2_microblz/lab3/lab3.srcs/sources_1/bd/system/ip/system_axi_gpio_0_0/system_axi_gpio_0_0_board.xdc] for cell 'system_i/switches/U0'
Parsing XDC File [c:/xup/embedded/2018_2_microblz/lab3/lab3.srcs/sources_1/bd/system/ip/system_axi_gpio_0_0/system_axi_gpio_0_0.xdc] for cell 'system_i/switches/U0'
Finished Parsing XDC File [c:/xup/embedded/2018_2_microblz/lab3/lab3.srcs/sources_1/bd/system/ip/system_axi_gpio_0_0/system_axi_gpio_0_0.xdc] for cell 'system_i/switches/U0'
Parsing XDC File [c:/xup/embedded/2018_2_microblz/lab3/lab3.srcs/sources_1/bd/system/ip/system_axi_gpio_0_1/system_axi_gpio_0_1_board.xdc] for cell 'system_i/buttons/U0'
Finished Parsing XDC File [c:/xup/embedded/2018_2_microblz/lab3/lab3.srcs/sources_1/bd/system/ip/system_axi_gpio_0_1/system_axi_gpio_0_1_board.xdc] for cell 'system_i/buttons/U0'
Parsing XDC File [c:/xup/embedded/2018_2_microblz/lab3/lab3.srcs/sources_1/bd/system/ip/system_axi_gpio_0_1/system_axi_gpio_0_1.xdc] for cell 'system_i/buttons/U0'
Finished Parsing XDC File [c:/xup/embedded/2018_2_microblz/lab3/lab3.srcs/sources_1/bd/system/ip/system_axi_gpio_0_1/system_axi_gpio_0_1.xdc] for cell 'system_i/buttons/U0'
Parsing XDC File [C:/xup/embedded/2018_2_microblz/lab3/lab3.srcs/constrs_1/imports/lab1/Nexys-4-DDR-Master.xdc]
CRITICAL WARNING: [Designutils 20-1307] Command 'IO_L3P_T0_DQS_AD1P_15' is not supported in the xdc constraint file. [C:/xup/embedded/2018_2_microblz/lab3/lab3.srcs/constrs_1/imports/lab1/Nexys-4-DDR-Master.xdc:10]
Finished Parsing XDC File [C:/xup/embedded/2018_2_microblz/lab3/lab3.srcs/constrs_1/imports/lab1/Nexys-4-DDR-Master.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/xup/embedded/2018_2_microblz/lab3/lab3.srcs/constrs_1/imports/lab1/Nexys-4-DDR-Master.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/system_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/system_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [C:/xup/embedded/2018_2_microblz/lab3/lab3.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [C:/xup/embedded/2018_2_microblz/lab3/lab3.runs/synth_1/dont_touch.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/xup/embedded/2018_2_microblz/lab3/lab3.runs/synth_1/dont_touch.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/system_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/system_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
INFO: [Timing 38-2] Deriving generated clocks
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 589 instances were transformed.
  FD => FDRE: 32 instances
  FDC_1 => FDCE (inverted pins: C): 1 instances
  FDE => FDRE: 64 instances
  FDR => FDRE: 146 instances
  FDRE_1 => FDRE (inverted pins: C): 1 instances
  FDRSE => FDRSE (FDRE, LUT4, VCC): 10 instances
  FDS => FDSE: 5 instances
  LUT6_2 => LUT6_2 (LUT5, LUT6): 129 instances
  MULT_AND => LUT2: 3 instances
  MUXCY_L => MUXCY: 133 instances
  RAM32X1D => RAM32X1D (RAMD32, RAMD32): 64 instances
  SRL16 => SRL16E: 1 instances

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.085 . Memory (MB): peak = 1097.500 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:04:16 ; elapsed = 00:04:45 . Memory (MB): peak = 1097.500 ; gain = 704.621
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:04:16 ; elapsed = 00:04:45 . Memory (MB): peak = 1097.500 ; gain = 704.621
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for system_i. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for system_i/microblaze_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for system_i/clk_wiz_1. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for system_i/mdm_1. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for system_i/rst_clk_wiz_1_100M. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for system_i/microblaze_0_axi_periph. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for system_i/microblaze_0_local_memory/dlmb_v10. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for system_i/microblaze_0_local_memory/ilmb_v10. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for system_i/microblaze_0_local_memory/dlmb_bram_if_cntlr. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for system_i/microblaze_0_local_memory/ilmb_bram_if_cntlr. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for system_i/microblaze_0_local_memory/lmb_bram. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for system_i/axi_uartlite_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for system_i/microblaze_0_axi_periph/xbar. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for system_i/switches. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for system_i/buttons. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for system_i/led_ip. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for system_i/axi_bram_ctrl_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for system_i/axi_bram_ctrl_0_bram. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for system_i/microblaze_0_axi_periph/m03_couplers/auto_pc. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for system_i/microblaze_0_axi_periph/m02_couplers/auto_pc. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for system_i/microblaze_0_axi_periph/m01_couplers/auto_pc. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for system_i/microblaze_0_axi_periph/m00_couplers/auto_pc. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for system_i/microblaze_0_axi_periph/s00_couplers/auto_pc. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for system_i/microblaze_0/U0. (constraint file  C:/xup/embedded/2018_2_microblz/lab3/lab3.runs/synth_1/dont_touch.xdc, line 76).
Applied set_property DONT_TOUCH = true for system_i/clk_wiz_1/inst. (constraint file  C:/xup/embedded/2018_2_microblz/lab3/lab3.runs/synth_1/dont_touch.xdc, line 81).
Applied set_property DONT_TOUCH = true for system_i/mdm_1/U0. (constraint file  C:/xup/embedded/2018_2_microblz/lab3/lab3.runs/synth_1/dont_touch.xdc, line 89).
Applied set_property DONT_TOUCH = true for system_i/rst_clk_wiz_1_100M/U0. (constraint file  C:/xup/embedded/2018_2_microblz/lab3/lab3.runs/synth_1/dont_touch.xdc, line 94).
Applied set_property DONT_TOUCH = true for system_i/microblaze_0_local_memory/dlmb_v10/U0. (constraint file  C:/xup/embedded/2018_2_microblz/lab3/lab3.runs/synth_1/dont_touch.xdc, line 102).
Applied set_property DONT_TOUCH = true for system_i/microblaze_0_local_memory/ilmb_v10/U0. (constraint file  C:/xup/embedded/2018_2_microblz/lab3/lab3.runs/synth_1/dont_touch.xdc, line 107).
Applied set_property DONT_TOUCH = true for system_i/axi_uartlite_0/U0. (constraint file  C:/xup/embedded/2018_2_microblz/lab3/lab3.runs/synth_1/dont_touch.xdc, line 118).
Applied set_property DONT_TOUCH = true for system_i/switches/U0. (constraint file  C:/xup/embedded/2018_2_microblz/lab3/lab3.runs/synth_1/dont_touch.xdc, line 128).
Applied set_property DONT_TOUCH = true for system_i/buttons/U0. (constraint file  C:/xup/embedded/2018_2_microblz/lab3/lab3.runs/synth_1/dont_touch.xdc, line 136).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:04:16 ; elapsed = 00:04:45 . Memory (MB): peak = 1097.500 ; gain = 704.621
---------------------------------------------------------------------------------
INFO: [Synth 8-5544] ROM "max_wrap_burst" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "max_wrap_burst" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "max_wrap_burst" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "wrap_burst_total_cmb" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "wrap_burst_total_cmb" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "wrap_burst_total_cmb" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "buffer_Empty" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "buffer_Full" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-802] inferred FSM for state register 'GEN_WDATA_SM_NO_ECC_SNG_REG_WREADY.wr_data_sng_sm_cs_reg' in module 'wr_chnl'
INFO: [Synth 8-5544] ROM "curr_wrap_burst" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "curr_fixed_burst" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "bram_addr_rst_cmb" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "wr_data_sng_sm_ns" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-802] inferred FSM for state register 'rd_data_sm_cs_reg' in module 'rd_chnl'
INFO: [Synth 8-802] inferred FSM for state register 'rlast_sm_cs_reg' in module 'rd_chnl'
INFO: [Synth 8-5544] ROM "curr_wrap_burst" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "curr_fixed_burst" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "axi_rd_burst_two" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "set_last_bram_addr" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "axi_rvalid_set_cmb" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "rd_data_sm_ns" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "rd_data_sm_ns" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "rd_data_sm_ns" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "rd_data_sm_ns" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "rd_data_sm_ns" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "rlast_sm_ns" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-802] inferred FSM for state register 'arb_sm_cs_reg' in module 'sng_port_arb'
INFO: [Synth 8-5544] ROM "arb_sm_ns" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "EN_16x_Baud" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "fifo_full_p1" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "mux_sel_is_zero" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'slave_attachment'
INFO: [Synth 8-5544] ROM "s_axi_rresp_i" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "s_axi_rresp_i" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "s_axi_bresp_i" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "s_axi_bresp_i" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'slave_attachment__parameterized0'
INFO: [Synth 8-5544] ROM "s_axi_rresp_i" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "s_axi_rresp_i" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "s_axi_bresp_i" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "s_axi_bresp_i" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "mb_data_overrun" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "byte_i" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "Sign_Extend" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "mtsmsr_write_i" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "byte_res[0]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "byte_res[3]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "byte_res[2]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "byte_res[1]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "read_idle_i" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "Read_Data_Idle" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-802] inferred FSM for state register 'cache_state_reg' in module 'Icache'
INFO: [Synth 8-5544] ROM "req_cmd_done_occurred" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "cache_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "cache_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "cache_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "cache_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "reset_mode_dbg_halt" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "reset_mode_sleep" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "Data_Read_Reg_En" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Config_Reg_En" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Status_Reg_En" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Instr_Insert_Reg_En" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Control_Reg_En" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Command_Reg_En" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "which_pc" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "read_idle_i" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "Read_Data_Idle" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "w_fifo_almost_empty" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "write_data_last_word" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "last_outstanding_write_cmb2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "aw_w_fifo_almost_empty" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "aw_fifo_almost_full" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "aw_fifo_full" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "aw_w_fifo_almost_full" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "aw_w_fifo_full" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'axi_protocol_converter_v2_1_17_b2s_rd_cmd_fsm'
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "f_mux_return2" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "f_mux_return2" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "f_mux_return1" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "f_mux_return2" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "f_mux_return2" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "f_mux_return1" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-4471] merging register 'gen_axi.s_axi_rvalid_i_reg' into 'gen_axi.read_cs_reg[0:0]' [c:/xup/embedded/2018_2_microblz/lab3/lab3.srcs/sources_1/bd/system/ipshared/15a3/hdl/axi_crossbar_v2_1_vl_rfs.v:3669]
WARNING: [Synth 8-6014] Unused sequential element gen_axi.s_axi_rvalid_i_reg was removed.  [c:/xup/embedded/2018_2_microblz/lab3/lab3.srcs/sources_1/bd/system/ipshared/15a3/hdl/axi_crossbar_v2_1_vl_rfs.v:3669]
INFO: [Synth 8-802] inferred FSM for state register 'gen_axi.write_cs_reg' in module 'axi_crossbar_v2_1_18_decerr_slave'
INFO: [Synth 8-5546] ROM "gen_axi.read_cs" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "gen_axi.s_axi_rlast_i" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "gen_axi.s_axi_rlast_i" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "f_mux_return2" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "f_mux_return2" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "f_mux_return1" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "f_mux_return5" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "f_mux_return5" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "f_mux_return4" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "f_mux_return3" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "f_mux_return2" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "f_mux_return1" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "f_mux_return5" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "f_mux_return5" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "f_mux_return4" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "f_mux_return3" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "f_mux_return2" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "f_mux_return1" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "f_mux_return5" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "f_mux_return5" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "f_mux_return4" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "f_mux_return3" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "f_mux_return2" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "f_mux_return1" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-4471] merging register 'seq_cnt_en_reg' into 'from_sys_reg' [c:/xup/embedded/2018_2_microblz/lab3/lab3.srcs/sources_1/bd/system/ipshared/f86a/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:377]
WARNING: [Synth 8-6014] Unused sequential element seq_cnt_en_reg was removed.  [c:/xup/embedded/2018_2_microblz/lab3/lab3.srcs/sources_1/bd/system/ipshared/f86a/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:377]
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    idle |                              001 |                               00
            brst_wr_data |                              010 |                               10
             sng_wr_data |                              100 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'GEN_WDATA_SM_NO_ECC_SNG_REG_WREADY.wr_data_sng_sm_cs_reg' using encoding 'one-hot' in module 'wr_chnl'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    idle |                             0000 |                             0000
                sng_addr |                             0001 |                             0001
                sec_addr |                             0010 |                             0010
               full_pipe |                             0011 |                             0011
           full_throttle |                             0100 |                             0100
               last_addr |                             0101 |                             0101
           last_throttle |                             0110 |                             0110
               last_data |                             0111 |                             0111
       last_data_ar_pend |                             1000 |                             1000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'rd_data_sm_cs_reg' using encoding 'sequential' in module 'rd_chnl'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    idle |                              000 |                              000
          w8_throttle_b2 |                              001 |                              100
             w8_throttle |                              010 |                              001
        w8_2nd_last_data |                              011 |                              010
            w8_last_data |                              100 |                              011
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'rlast_sm_cs_reg' using encoding 'sequential' in module 'rd_chnl'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    idle |                               00 |                               00
                 wr_data |                               01 |                               10
                 rd_data |                               10 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'arb_sm_cs_reg' using encoding 'sequential' in module 'sng_port_arb'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 sm_idle |                             0010 |                               00
                 sm_read |                             1000 |                               01
                sm_write |                             0100 |                               10
                 sm_resp |                             0001 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'one-hot' in module 'slave_attachment'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 iSTATE2 |                             0001 |                               00
                  iSTATE |                             0010 |                               01
                 iSTATE0 |                             0100 |                               10
                 iSTATE1 |                             1000 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'one-hot' in module 'slave_attachment__parameterized0'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    idle |                              000 |                             0000
     stream_wait_on_idle |                              001 |                             0001
        read_from_stream |                              010 |                             0010
     victim_wait_on_idle |                              011 |                             0011
       handle_victim_hit |                              100 |                             0100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'cache_state_reg' using encoding 'sequential' in module 'Icache'
INFO: [Synth 8-6159] Found Keep on FSM register 'state_reg' in module 'axi_protocol_converter_v2_1_17_b2s_rd_cmd_fsm', re-encoding will not be performed
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
            P_WRITE_IDLE |                              001 |                               00
            P_WRITE_DATA |                              010 |                               01
            P_WRITE_RESP |                              100 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'gen_axi.write_cs_reg' using encoding 'one-hot' in module 'axi_crossbar_v2_1_18_decerr_slave'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:04:27 ; elapsed = 00:04:59 . Memory (MB): peak = 1097.500 ; gain = 704.621
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     12 Bit       Adders := 32    
	   2 Input     10 Bit       Adders := 3     
	   2 Input      9 Bit       Adders := 8     
	   2 Input      8 Bit       Adders := 7     
	   2 Input      6 Bit       Adders := 3     
	   3 Input      5 Bit       Adders := 3     
	   2 Input      5 Bit       Adders := 23    
	   2 Input      4 Bit       Adders := 26    
	   2 Input      3 Bit       Adders := 2     
	   2 Input      2 Bit       Adders := 21    
+---XORs : 
	   2 Input      1 Bit         XORs := 99    
+---Registers : 
	             4096 Bit    Registers := 1     
	               65 Bit    Registers := 1     
	               62 Bit    Registers := 16    
	               36 Bit    Registers := 10    
	               33 Bit    Registers := 2     
	               32 Bit    Registers := 35    
	               30 Bit    Registers := 1     
	               16 Bit    Registers := 10    
	               15 Bit    Registers := 1     
	               12 Bit    Registers := 24    
	               11 Bit    Registers := 1     
	               10 Bit    Registers := 5     
	                9 Bit    Registers := 10    
	                8 Bit    Registers := 15    
	                6 Bit    Registers := 4     
	                5 Bit    Registers := 38    
	                4 Bit    Registers := 48    
	                3 Bit    Registers := 25    
	                2 Bit    Registers := 80    
	                1 Bit    Registers := 655   
+---Muxes : 
	   2 Input     65 Bit        Muxes := 3     
	   2 Input     62 Bit        Muxes := 16    
	   2 Input     36 Bit        Muxes := 10    
	   2 Input     33 Bit        Muxes := 6     
	   2 Input     32 Bit        Muxes := 50    
	   5 Input     32 Bit        Muxes := 2     
	   4 Input     32 Bit        Muxes := 7     
	   2 Input     24 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 9     
	   2 Input     12 Bit        Muxes := 24    
	   5 Input     11 Bit        Muxes := 2     
	   2 Input     11 Bit        Muxes := 5     
	   2 Input     10 Bit        Muxes := 6     
	   2 Input      9 Bit        Muxes := 18    
	   2 Input      8 Bit        Muxes := 21    
	   4 Input      8 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 7     
	   2 Input      5 Bit        Muxes := 32    
	   9 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 104   
	   4 Input      4 Bit        Muxes := 3     
	   8 Input      3 Bit        Muxes := 2     
	   3 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 23    
	   5 Input      3 Bit        Muxes := 2     
	   4 Input      2 Bit        Muxes := 14    
	   3 Input      2 Bit        Muxes := 5     
	   2 Input      2 Bit        Muxes := 77    
	   7 Input      2 Bit        Muxes := 2     
	   5 Input      2 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 680   
	   3 Input      1 Bit        Muxes := 30    
	   9 Input      1 Bit        Muxes := 19    
	   5 Input      1 Bit        Muxes := 11    
	   4 Input      1 Bit        Muxes := 9     
	  12 Input      1 Bit        Muxes := 1     
	   8 Input      1 Bit        Muxes := 1     
	   7 Input      1 Bit        Muxes := 5     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module wrap_brst 
Detailed RTL Component Info : 
+---Registers : 
	               10 Bit    Registers := 1     
	                3 Bit    Registers := 1     
+---Muxes : 
	   5 Input     11 Bit        Muxes := 1     
	   8 Input      3 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module axi_bram_ctrl_v4_0_14_SRL_FIFO 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 4     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module wr_chnl 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 43    
+---Muxes : 
	   2 Input     11 Bit        Muxes := 1     
	   3 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 11    
	   3 Input      1 Bit        Muxes := 7     
Module rd_chnl 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 58    
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input     11 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 2     
	   9 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 9     
	   5 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 26    
	   3 Input      1 Bit        Muxes := 1     
	   9 Input      1 Bit        Muxes := 19    
	   5 Input      1 Bit        Muxes := 2     
Module sng_port_arb 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 5     
+---Muxes : 
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 2     
	   3 Input      1 Bit        Muxes := 9     
Module full_axi 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 1     
+---Registers : 
	               11 Bit    Registers := 1     
+---Muxes : 
	   2 Input     11 Bit        Muxes := 3     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module blk_mem_gen_v8_4_1_blk_mem_gen_prim_width 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 6     
Module blk_mem_gen_v8_4_1_blk_mem_gen_prim_width__parameterized0 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 6     
Module baudrate 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 1     
+---Registers : 
	               10 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module cntr_incr_decr_addn_f 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      5 Bit       Adders := 1     
+---Registers : 
	                5 Bit    Registers := 1     
Module srl_fifo_rbu_f 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module uartlite_rx 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 15    
+---Muxes : 
	   2 Input      1 Bit        Muxes := 46    
Module uartlite_tx 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 10    
Module uartlite_core 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 7     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 3     
Module pselect_f 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module pselect_f__parameterized0 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module pselect_f__parameterized1 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module pselect_f__parameterized2 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module address_decoder 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 6     
Module slave_attachment 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 5     
+---Muxes : 
	   4 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 6     
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 4     
Module address_decoder__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 6     
Module slave_attachment__parameterized0 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	                9 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                2 Bit    Registers := 3     
	                1 Bit    Registers := 7     
+---Muxes : 
	   2 Input      9 Bit        Muxes := 1     
	   4 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 5     
	   7 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 4     
	   4 Input      1 Bit        Muxes := 3     
Module GPIO_Core 
Detailed RTL Component Info : 
+---Registers : 
	                5 Bit    Registers := 3     
	                1 Bit    Registers := 2     
+---Muxes : 
	   5 Input     32 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 3     
Module axi_gpio 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module lab3_user_logic 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module led_ip_v1_0_S_AXI 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 5     
	                4 Bit    Registers := 2     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 4     
	   4 Input     32 Bit        Muxes := 5     
	   2 Input      1 Bit        Muxes := 5     
Module JTAG_CONTROL 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 1     
	                8 Bit    Registers := 3     
	                6 Bit    Registers := 2     
	                5 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 10    
+---Muxes : 
	   2 Input     16 Bit        Muxes := 4     
	   2 Input     10 Bit        Muxes := 3     
	   2 Input      8 Bit        Muxes := 2     
	   2 Input      6 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 16    
	  12 Input      1 Bit        Muxes := 1     
Module MDM_Core 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                4 Bit    Registers := 3     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 6     
	   4 Input      1 Bit        Muxes := 1     
Module mb_sync_bit 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module PreFetch_Buffer 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 3     
Module Decode 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                3 Bit    Registers := 2     
	                2 Bit    Registers := 3     
	                1 Bit    Registers := 89    
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 45    
	   3 Input      1 Bit        Muxes := 2     
	   4 Input      1 Bit        Muxes := 1     
	   8 Input      1 Bit        Muxes := 1     
	   7 Input      1 Bit        Muxes := 5     
Module Operand_Select_Bit 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module Operand_Select_Bit__parameterized2 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module Operand_Select_Bit__parameterized4 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 5     
Module Operand_Select_Bit__parameterized6 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module Operand_Select_Bit__parameterized8 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module Operand_Select_Bit__parameterized10 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module Operand_Select_Bit__parameterized12 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module Operand_Select 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module ALU_Bit__parameterized2 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module count_leading_zeros 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      6 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 20    
Module carry_equal 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 9     
Module Shift_Logic_Module 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   2 Input     24 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 4     
	   2 Input      5 Bit        Muxes := 2     
	   2 Input      3 Bit        Muxes := 2     
	   4 Input      1 Bit        Muxes := 1     
Module mul_unit 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module Result_Mux 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     16 Bit        Muxes := 2     
	   2 Input      8 Bit        Muxes := 1     
Module MSR_Reg 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     10 Bit        Muxes := 3     
	   2 Input      8 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 6     
Module barrel_shift 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      5 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 32    
+---Registers : 
	               32 Bit    Registers := 4     
	               16 Bit    Registers := 1     
+---Muxes : 
	   4 Input     32 Bit        Muxes := 2     
	   2 Input      5 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 31    
Module Byte_Doublet_Handle 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
	   4 Input      8 Bit        Muxes := 1     
Module DAXI_interface 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 3     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 9     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 6     
Module cache_valid_bit_detect 
Detailed RTL Component Info : 
+---Muxes : 
	   5 Input      1 Bit        Muxes := 1     
Module Cache_Interface 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 2     
	   2 Input      2 Bit       Adders := 2     
+---Registers : 
	               32 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 4     
	                2 Bit    Registers := 5     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 3     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 8     
Module comparator 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 6     
Module Icache 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 4     
	                8 Bit    Registers := 1     
	                4 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 20    
+---Muxes : 
	   2 Input     32 Bit        Muxes := 3     
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   5 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 3     
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 14    
	   5 Input      1 Bit        Muxes := 7     
Module mb_sync_bit__parameterized4 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mb_sync_bit__parameterized2 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module Debug 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	               33 Bit    Registers := 2     
	               32 Bit    Registers := 2     
	               30 Bit    Registers := 1     
	               16 Bit    Registers := 1     
	               10 Bit    Registers := 2     
	                8 Bit    Registers := 1     
	                2 Bit    Registers := 3     
	                1 Bit    Registers := 61    
+---Muxes : 
	   2 Input     33 Bit        Muxes := 6     
	   2 Input     16 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 46    
	   3 Input      1 Bit        Muxes := 1     
Module Cache_Interface__parameterized1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 6     
	   2 Input      2 Bit       Adders := 3     
+---Registers : 
	               32 Bit    Registers := 1     
	                5 Bit    Registers := 2     
	                4 Bit    Registers := 6     
	                2 Bit    Registers := 6     
	                1 Bit    Registers := 16    
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      2 Bit        Muxes := 7     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 24    
	   3 Input      1 Bit        Muxes := 1     
Module DCache 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 2     
	                4 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 19    
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 7     
Module MicroBlaze_Area 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 4     
	               15 Bit    Registers := 1     
	                5 Bit    Registers := 2     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 9     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module MicroBlaze_Core 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module MicroBlaze 
Detailed RTL Component Info : 
+---Registers : 
	             4096 Bit    Registers := 1     
Module axi_protocol_converter_v2_1_17_b2s_incr_cmd 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     12 Bit       Adders := 3     
	   2 Input      9 Bit       Adders := 1     
+---Registers : 
	               12 Bit    Registers := 1     
	                9 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input     12 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module axi_protocol_converter_v2_1_17_b2s_wrap_cmd 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     12 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 2     
+---Registers : 
	               12 Bit    Registers := 2     
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 3     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input     12 Bit        Muxes := 2     
	   2 Input      5 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 8     
	   2 Input      1 Bit        Muxes := 4     
Module axi_protocol_converter_v2_1_17_b2s_cmd_translator 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 4     
Module axi_protocol_converter_v2_1_17_b2s_wr_cmd_fsm 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 4     
	   4 Input      2 Bit        Muxes := 2     
Module axi_protocol_converter_v2_1_17_b2s_aw_channel 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module axi_protocol_converter_v2_1_17_b2s_simple_fifo 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
Module axi_protocol_converter_v2_1_17_b2s_simple_fifo__parameterized0 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 2     
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 2     
Module axi_protocol_converter_v2_1_17_b2s_b_channel 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 3     
Module axi_protocol_converter_v2_1_17_b2s_rd_cmd_fsm 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 4     
	   5 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module axi_protocol_converter_v2_1_17_b2s_ar_channel 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module axi_protocol_converter_v2_1_17_b2s_simple_fifo__parameterized1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 2     
+---Registers : 
	                5 Bit    Registers := 1     
+---Muxes : 
	   2 Input      5 Bit        Muxes := 2     
Module axi_protocol_converter_v2_1_17_b2s_simple_fifo__parameterized2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	                5 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
Module axi_protocol_converter_v2_1_17_b2s_r_channel 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
Module axi_register_slice_v2_1_17_axic_register_slice 
Detailed RTL Component Info : 
+---Registers : 
	               62 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     62 Bit        Muxes := 2     
Module axi_register_slice_v2_1_17_axic_register_slice__parameterized1 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 2     
Module axi_register_slice_v2_1_17_axic_register_slice__parameterized2 
Detailed RTL Component Info : 
+---Registers : 
	               36 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     36 Bit        Muxes := 2     
Module axi_protocol_converter_v2_1_17_b2s 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module axi_crossbar_v2_1_18_addr_decoder 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      5 Bit        Muxes := 1     
Module generic_baseblocks_v2_1_0_mux_enc 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module generic_baseblocks_v2_1_0_mux_enc__parameterized0 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module axi_crossbar_v2_1_18_decerr_slave 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 8     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 9     
	   2 Input      1 Bit        Muxes := 11    
Module generic_baseblocks_v2_1_0_mux_enc__parameterized1 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module axi_crossbar_v2_1_18_addr_arbiter_sasd 
Detailed RTL Component Info : 
+---Registers : 
	               65 Bit    Registers := 1     
	                3 Bit    Registers := 5     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     65 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 7     
Module axi_crossbar_v2_1_18_splitter 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module axi_crossbar_v2_1_18_splitter__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module generic_baseblocks_v2_1_0_mux_enc__parameterized2 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 6     
Module generic_baseblocks_v2_1_0_mux_enc__parameterized3 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 6     
Module axi_register_slice_v2_1_17_axic_register_slice__parameterized7 
Detailed RTL Component Info : 
+---Registers : 
	               36 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     36 Bit        Muxes := 2     
Module generic_baseblocks_v2_1_0_mux_enc__parameterized4 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 6     
Module axi_crossbar_v2_1_18_crossbar_sasd 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 2     
Module lmb_bram_if_cntlr 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module blk_mem_gen_v8_4_1_bindec 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module blk_mem_gen_v8_4_1_blk_mem_gen_prim_width__parameterized1 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	                5 Bit    Registers := 2     
	                1 Bit    Registers := 8     
Module blk_mem_gen_v8_4_1_blk_mem_gen_prim_width__parameterized2 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	                5 Bit    Registers := 2     
	                1 Bit    Registers := 8     
Module blk_mem_gen_v8_4_1_blk_mem_gen_prim_width__parameterized3 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	                5 Bit    Registers := 2     
	                1 Bit    Registers := 8     
Module blk_mem_gen_v8_4_1_blk_mem_gen_prim_width__parameterized4 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	                5 Bit    Registers := 2     
	                1 Bit    Registers := 8     
Module blk_mem_gen_v8_4_1_blk_mem_gen_mux 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module blk_mem_gen_v8_4_1_blk_mem_gen_mux__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module lpf 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
Module upcnt_n 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---Registers : 
	                6 Bit    Registers := 1     
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sequence_psr 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 3     
	                1 Bit    Registers := 5     
Module GPIO_Core__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 3     
	                1 Bit    Registers := 2     
+---Muxes : 
	   5 Input     32 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 3     
Module axi_gpio__parameterized1 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-5546] ROM "mb_data_overrun" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "byte_i" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "mtsmsr_write_i" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "reset_mode_sleep" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "reset_mode_dbg_halt" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "Data_Read_Reg_En" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Config_Reg_En" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Instr_Insert_Reg_En" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Status_Reg_En" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Control_Reg_En" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Command_Reg_En" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-6014] Unused sequential element U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/axi_bid_int_reg was removed.  [c:/xup/embedded/2018_2_microblz/lab3/lab3.srcs/sources_1/bd/system/ipshared/6db1/hdl/axi_bram_ctrl_v4_0_rfs.vhd:17415]
WARNING: [Synth 8-6014] Unused sequential element U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_RID_SNG.axi_rid_int_reg was removed.  [c:/xup/embedded/2018_2_microblz/lab3/lab3.srcs/sources_1/bd/system/ipshared/6db1/hdl/axi_bram_ctrl_v4_0_rfs.vhd:11961]
INFO: [Synth 8-5546] ROM "U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/axi_rd_burst_two" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-6014] Unused sequential element AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/MEM_DECODE_GEN[0].cs_out_i_reg was removed.  [c:/xup/embedded/2018_2_microblz/lab3/lab3.srcs/sources_1/bd/system/ipshared/cced/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:2004]
INFO: [Synth 8-5546] ROM "UARTLITE_CORE_I/BAUD_RATE_I/EN_16x_Baud" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-4471] merging register 'bus2ip_reset_reg' into 'AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg' [c:/xup/embedded/2018_2_microblz/lab3/lab3.srcs/sources_1/bd/system/ipshared/c193/hdl/axi_gpio_v2_0_vh_rfs.vhd:1684]
WARNING: [Synth 8-6014] Unused sequential element bus2ip_reset_reg was removed.  [c:/xup/embedded/2018_2_microblz/lab3/lab3.srcs/sources_1/bd/system/ipshared/c193/hdl/axi_gpio_v2_0_vh_rfs.vhd:1684]
WARNING: [Synth 8-6014] Unused sequential element MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.clear_overrun_reg was removed.  [c:/xup/embedded/2018_2_microblz/lab3/lab3.srcs/sources_1/bd/system/ipshared/5125/hdl/mdm_v3_2_vh_rfs.vhd:3900]
INFO: [Synth 8-5544] ROM "reset_mode_sleep" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "reset_mode_dbg_halt" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "Status_Reg_En" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Instr_Insert_Reg_En" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Control_Reg_En" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Command_Reg_En" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-3936] Found unconnected internal register 'inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg' and it is trimmed from '62' to '54' bits. [c:/xup/embedded/2018_2_microblz/lab3/lab3.srcs/sources_1/bd/system/ipshared/6020/hdl/axi_register_slice_v2_1_vl_rfs.v:422]
INFO: [Synth 8-3936] Found unconnected internal register 'inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg' and it is trimmed from '3' to '2' bits. [c:/xup/embedded/2018_2_microblz/lab3/lab3.srcs/sources_1/bd/system/ipshared/6020/hdl/axi_register_slice_v2_1_vl_rfs.v:422]
INFO: [Synth 8-3936] Found unconnected internal register 'inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i_reg' and it is trimmed from '62' to '54' bits. [c:/xup/embedded/2018_2_microblz/lab3/lab3.srcs/sources_1/bd/system/ipshared/6020/hdl/axi_register_slice_v2_1_vl_rfs.v:422]
INFO: [Synth 8-3936] Found unconnected internal register 'inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/m_payload_i_reg' and it is trimmed from '36' to '35' bits. [c:/xup/embedded/2018_2_microblz/lab3/lab3.srcs/sources_1/bd/system/ipshared/6020/hdl/axi_register_slice_v2_1_vl_rfs.v:422]
INFO: [Synth 8-3936] Found unconnected internal register 'inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg' and it is trimmed from '62' to '54' bits. [c:/xup/embedded/2018_2_microblz/lab3/lab3.srcs/sources_1/bd/system/ipshared/6020/hdl/axi_register_slice_v2_1_vl_rfs.v:422]
INFO: [Synth 8-3936] Found unconnected internal register 'inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg' and it is trimmed from '3' to '2' bits. [c:/xup/embedded/2018_2_microblz/lab3/lab3.srcs/sources_1/bd/system/ipshared/6020/hdl/axi_register_slice_v2_1_vl_rfs.v:422]
INFO: [Synth 8-3936] Found unconnected internal register 'inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i_reg' and it is trimmed from '62' to '54' bits. [c:/xup/embedded/2018_2_microblz/lab3/lab3.srcs/sources_1/bd/system/ipshared/6020/hdl/axi_register_slice_v2_1_vl_rfs.v:422]
INFO: [Synth 8-3936] Found unconnected internal register 'inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/m_payload_i_reg' and it is trimmed from '36' to '35' bits. [c:/xup/embedded/2018_2_microblz/lab3/lab3.srcs/sources_1/bd/system/ipshared/6020/hdl/axi_register_slice_v2_1_vl_rfs.v:422]
INFO: [Synth 8-3936] Found unconnected internal register 'inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg' and it is trimmed from '62' to '54' bits. [c:/xup/embedded/2018_2_microblz/lab3/lab3.srcs/sources_1/bd/system/ipshared/6020/hdl/axi_register_slice_v2_1_vl_rfs.v:422]
INFO: [Synth 8-3936] Found unconnected internal register 'inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg' and it is trimmed from '3' to '2' bits. [c:/xup/embedded/2018_2_microblz/lab3/lab3.srcs/sources_1/bd/system/ipshared/6020/hdl/axi_register_slice_v2_1_vl_rfs.v:422]
INFO: [Synth 8-3936] Found unconnected internal register 'inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i_reg' and it is trimmed from '62' to '54' bits. [c:/xup/embedded/2018_2_microblz/lab3/lab3.srcs/sources_1/bd/system/ipshared/6020/hdl/axi_register_slice_v2_1_vl_rfs.v:422]
INFO: [Synth 8-3936] Found unconnected internal register 'inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/m_payload_i_reg' and it is trimmed from '36' to '35' bits. [c:/xup/embedded/2018_2_microblz/lab3/lab3.srcs/sources_1/bd/system/ipshared/6020/hdl/axi_register_slice_v2_1_vl_rfs.v:422]
INFO: [Synth 8-3936] Found unconnected internal register 'inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg' and it is trimmed from '62' to '54' bits. [c:/xup/embedded/2018_2_microblz/lab3/lab3.srcs/sources_1/bd/system/ipshared/6020/hdl/axi_register_slice_v2_1_vl_rfs.v:422]
INFO: [Synth 8-3936] Found unconnected internal register 'inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg' and it is trimmed from '3' to '2' bits. [c:/xup/embedded/2018_2_microblz/lab3/lab3.srcs/sources_1/bd/system/ipshared/6020/hdl/axi_register_slice_v2_1_vl_rfs.v:422]
INFO: [Synth 8-3936] Found unconnected internal register 'inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i_reg' and it is trimmed from '62' to '54' bits. [c:/xup/embedded/2018_2_microblz/lab3/lab3.srcs/sources_1/bd/system/ipshared/6020/hdl/axi_register_slice_v2_1_vl_rfs.v:422]
INFO: [Synth 8-3936] Found unconnected internal register 'inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/m_payload_i_reg' and it is trimmed from '36' to '35' bits. [c:/xup/embedded/2018_2_microblz/lab3/lab3.srcs/sources_1/bd/system/ipshared/6020/hdl/axi_register_slice_v2_1_vl_rfs.v:422]
WARNING: [Synth 8-6014] Unused sequential element inst/gen_sasd.crossbar_sasd_0/gen_decerr.decerr_slave_inst/gen_axi.s_axi_bid_i_reg was removed.  [c:/xup/embedded/2018_2_microblz/lab3/lab3.srcs/sources_1/bd/system/ipshared/15a3/hdl/axi_crossbar_v2_1_vl_rfs.v:3622]
WARNING: [Synth 8-6014] Unused sequential element inst/gen_sasd.crossbar_sasd_0/gen_decerr.decerr_slave_inst/gen_axi.s_axi_rid_i_reg was removed.  [c:/xup/embedded/2018_2_microblz/lab3/lab3.srcs/sources_1/bd/system/ipshared/15a3/hdl/axi_crossbar_v2_1_vl_rfs.v:3623]
INFO: [Synth 8-3936] Found unconnected internal register 'inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg' and it is trimmed from '36' to '35' bits. [c:/xup/embedded/2018_2_microblz/lab3/lab3.srcs/sources_1/bd/system/ipshared/6020/hdl/axi_register_slice_v2_1_vl_rfs.v:422]
INFO: [Synth 8-5546] ROM "inst/gen_sasd.crossbar_sasd_0/gen_decerr.decerr_slave_inst/gen_axi.s_axi_rlast_i" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "inst/gen_sasd.crossbar_sasd_0/gen_decerr.decerr_slave_inst/gen_axi.read_cs" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-4471] merging register 'bus2ip_reset_reg' into 'AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg' [c:/xup/embedded/2018_2_microblz/lab3/lab3.srcs/sources_1/bd/system/ipshared/c193/hdl/axi_gpio_v2_0_vh_rfs.vhd:1684]
WARNING: [Synth 8-6014] Unused sequential element bus2ip_reset_reg was removed.  [c:/xup/embedded/2018_2_microblz/lab3/lab3.srcs/sources_1/bd/system/ipshared/c193/hdl/axi_gpio_v2_0_vh_rfs.vhd:1684]
INFO: [Synth 8-3333] propagating constant 0 across sequential element (system_i/axi_bram_ctrl_0/\U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/axi_b2b_brst_reg )
INFO: [Synth 8-3886] merging instance 'system_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_RRESP.axi_rresp_int_reg[0]' (FDRE) to 'system_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_RRESP.axi_rresp_int_reg[1]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (system_i/axi_bram_ctrl_0/\U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_RRESP.axi_rresp_int_reg[1] )
INFO: [Synth 8-3886] merging instance 'system_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/GEN_BRESP.axi_bresp_int_reg[0]' (FDRE) to 'system_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/GEN_BRESP.axi_bresp_int_reg[1]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (system_i/axi_bram_ctrl_0/\U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/GEN_BRESP.axi_bresp_int_reg[1] )
INFO: [Synth 8-3332] Sequential element (U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/BID_FIFO/Data_Exists_DFF) is unused and will be removed from module system_axi_bram_ctrl_0_0.
INFO: [Synth 8-3332] Sequential element (U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/BID_FIFO/Addr_Counters[0].FDRE_I) is unused and will be removed from module system_axi_bram_ctrl_0_0.
INFO: [Synth 8-3332] Sequential element (U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/BID_FIFO/Addr_Counters[1].FDRE_I) is unused and will be removed from module system_axi_bram_ctrl_0_0.
INFO: [Synth 8-3332] Sequential element (U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/BID_FIFO/Addr_Counters[2].FDRE_I) is unused and will be removed from module system_axi_bram_ctrl_0_0.
INFO: [Synth 8-3332] Sequential element (U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/BID_FIFO/Addr_Counters[3].FDRE_I) is unused and will be removed from module system_axi_bram_ctrl_0_0.
INFO: [Synth 8-3332] Sequential element (U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/bid_gets_fifo_load_d1_reg) is unused and will be removed from module system_axi_bram_ctrl_0_0.
INFO: [Synth 8-3332] Sequential element (U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/GEN_BRESP.axi_bresp_int_reg[1]) is unused and will be removed from module system_axi_bram_ctrl_0_0.
INFO: [Synth 8-3332] Sequential element (U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/axi_b2b_brst_reg) is unused and will be removed from module system_axi_bram_ctrl_0_0.
INFO: [Synth 8-3332] Sequential element (U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_RID_SNG.axi_rid_temp_reg[0]) is unused and will be removed from module system_axi_bram_ctrl_0_0.
INFO: [Synth 8-3332] Sequential element (U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_RRESP.axi_rresp_int_reg[1]) is unused and will be removed from module system_axi_bram_ctrl_0_0.
INFO: [Synth 8-3886] merging instance 'system_i/axi_bram_ctrl_0_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[0]' (FDS) to 'system_i/axi_bram_ctrl_0_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[0]'
INFO: [Synth 8-3886] merging instance 'system_i/axi_bram_ctrl_0_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[1]' (FD) to 'system_i/axi_bram_ctrl_0_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[1]'
INFO: [Synth 8-3886] merging instance 'system_i/axi_bram_ctrl_0_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[2]' (FD) to 'system_i/axi_bram_ctrl_0_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[2]'
INFO: [Synth 8-3886] merging instance 'system_i/axi_bram_ctrl_0_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]' (FD) to 'system_i/axi_bram_ctrl_0_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]'
INFO: [Synth 8-3886] merging instance 'system_i/axi_bram_ctrl_0_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[4]' (FD) to 'system_i/axi_bram_ctrl_0_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[4]'
INFO: [Synth 8-3332] Sequential element (inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.ENB_NO_REG.ENB_dly_D_reg) is unused and will be removed from module blk_mem_gen_v8_4_1.
INFO: [Synth 8-3332] Sequential element (inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/SAFETY_CKT_GEN.ENB_NO_REG.ENB_dly_D_reg) is unused and will be removed from module blk_mem_gen_v8_4_1.
INFO: [Synth 8-3332] Sequential element (inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.ENB_NO_REG.ENB_dly_reg) is unused and will be removed from module blk_mem_gen_v8_4_1.
INFO: [Synth 8-3332] Sequential element (inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/SAFETY_CKT_GEN.ENB_NO_REG.ENB_dly_reg) is unused and will be removed from module blk_mem_gen_v8_4_1.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (system_i/axi_uartlite_0/U0/\AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (system_i/axi_uartlite_0/U0/\AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_bresp_i_reg[0] )
INFO: [Synth 8-3332] Sequential element (UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d5) is unused and will be removed from module axi_uartlite.
INFO: [Synth 8-3332] Sequential element (UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d6) is unused and will be removed from module axi_uartlite.
INFO: [Synth 8-3332] Sequential element (UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/underflow_i_reg) is unused and will be removed from module axi_uartlite.
INFO: [Synth 8-3332] Sequential element (UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/overflow_i_reg) is unused and will be removed from module axi_uartlite.
INFO: [Synth 8-3332] Sequential element (UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/underflow_i_reg) is unused and will be removed from module axi_uartlite.
INFO: [Synth 8-3332] Sequential element (UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/overflow_i_reg) is unused and will be removed from module axi_uartlite.
INFO: [Synth 8-3332] Sequential element (AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_bresp_i_reg[0]) is unused and will be removed from module axi_uartlite.
INFO: [Synth 8-3332] Sequential element (AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i_reg[0]) is unused and will be removed from module axi_uartlite.
INFO: [Synth 8-3332] Sequential element (AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[1]) is unused and will be removed from module axi_uartlite.
INFO: [Synth 8-3332] Sequential element (AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[0]) is unused and will be removed from module axi_uartlite.
INFO: [Synth 8-3886] merging instance 'system_i/buttons/U0/ip2bus_data_i_D1_reg[26]' (FDR) to 'system_i/buttons/U0/ip2bus_data_i_D1_reg[25]'
INFO: [Synth 8-3886] merging instance 'system_i/buttons/U0/ip2bus_data_i_D1_reg[25]' (FDR) to 'system_i/buttons/U0/ip2bus_data_i_D1_reg[24]'
INFO: [Synth 8-3886] merging instance 'system_i/buttons/U0/ip2bus_data_i_D1_reg[24]' (FDR) to 'system_i/buttons/U0/ip2bus_data_i_D1_reg[23]'
INFO: [Synth 8-3886] merging instance 'system_i/buttons/U0/ip2bus_data_i_D1_reg[23]' (FDR) to 'system_i/buttons/U0/ip2bus_data_i_D1_reg[22]'
INFO: [Synth 8-3886] merging instance 'system_i/buttons/U0/ip2bus_data_i_D1_reg[22]' (FDR) to 'system_i/buttons/U0/ip2bus_data_i_D1_reg[21]'
INFO: [Synth 8-3886] merging instance 'system_i/buttons/U0/ip2bus_data_i_D1_reg[21]' (FDR) to 'system_i/buttons/U0/ip2bus_data_i_D1_reg[20]'
INFO: [Synth 8-3886] merging instance 'system_i/buttons/U0/ip2bus_data_i_D1_reg[20]' (FDR) to 'system_i/buttons/U0/ip2bus_data_i_D1_reg[19]'
INFO: [Synth 8-3886] merging instance 'system_i/buttons/U0/ip2bus_data_i_D1_reg[19]' (FDR) to 'system_i/buttons/U0/ip2bus_data_i_D1_reg[18]'
INFO: [Synth 8-3886] merging instance 'system_i/buttons/U0/ip2bus_data_i_D1_reg[18]' (FDR) to 'system_i/buttons/U0/ip2bus_data_i_D1_reg[17]'
INFO: [Synth 8-3886] merging instance 'system_i/buttons/U0/ip2bus_data_i_D1_reg[17]' (FDR) to 'system_i/buttons/U0/ip2bus_data_i_D1_reg[16]'
INFO: [Synth 8-3886] merging instance 'system_i/buttons/U0/ip2bus_data_i_D1_reg[16]' (FDR) to 'system_i/buttons/U0/ip2bus_data_i_D1_reg[15]'
INFO: [Synth 8-3886] merging instance 'system_i/buttons/U0/ip2bus_data_i_D1_reg[15]' (FDR) to 'system_i/buttons/U0/ip2bus_data_i_D1_reg[14]'
INFO: [Synth 8-3886] merging instance 'system_i/buttons/U0/ip2bus_data_i_D1_reg[14]' (FDR) to 'system_i/buttons/U0/ip2bus_data_i_D1_reg[13]'
INFO: [Synth 8-3886] merging instance 'system_i/buttons/U0/ip2bus_data_i_D1_reg[13]' (FDR) to 'system_i/buttons/U0/ip2bus_data_i_D1_reg[12]'
INFO: [Synth 8-3886] merging instance 'system_i/buttons/U0/ip2bus_data_i_D1_reg[12]' (FDR) to 'system_i/buttons/U0/ip2bus_data_i_D1_reg[11]'
INFO: [Synth 8-3886] merging instance 'system_i/buttons/U0/ip2bus_data_i_D1_reg[11]' (FDR) to 'system_i/buttons/U0/ip2bus_data_i_D1_reg[10]'
INFO: [Synth 8-3886] merging instance 'system_i/buttons/U0/ip2bus_data_i_D1_reg[10]' (FDR) to 'system_i/buttons/U0/ip2bus_data_i_D1_reg[9]'
INFO: [Synth 8-3886] merging instance 'system_i/buttons/U0/ip2bus_data_i_D1_reg[9]' (FDR) to 'system_i/buttons/U0/ip2bus_data_i_D1_reg[8]'
INFO: [Synth 8-3886] merging instance 'system_i/buttons/U0/ip2bus_data_i_D1_reg[8]' (FDR) to 'system_i/buttons/U0/ip2bus_data_i_D1_reg[7]'
INFO: [Synth 8-3886] merging instance 'system_i/buttons/U0/ip2bus_data_i_D1_reg[7]' (FDR) to 'system_i/buttons/U0/ip2bus_data_i_D1_reg[6]'
INFO: [Synth 8-3886] merging instance 'system_i/buttons/U0/ip2bus_data_i_D1_reg[6]' (FDR) to 'system_i/buttons/U0/ip2bus_data_i_D1_reg[5]'
INFO: [Synth 8-3886] merging instance 'system_i/buttons/U0/ip2bus_data_i_D1_reg[5]' (FDR) to 'system_i/buttons/U0/ip2bus_data_i_D1_reg[4]'
INFO: [Synth 8-3886] merging instance 'system_i/buttons/U0/ip2bus_data_i_D1_reg[4]' (FDR) to 'system_i/buttons/U0/ip2bus_data_i_D1_reg[3]'
INFO: [Synth 8-3886] merging instance 'system_i/buttons/U0/ip2bus_data_i_D1_reg[3]' (FDR) to 'system_i/buttons/U0/ip2bus_data_i_D1_reg[2]'
INFO: [Synth 8-3886] merging instance 'system_i/buttons/U0/ip2bus_data_i_D1_reg[2]' (FDR) to 'system_i/buttons/U0/ip2bus_data_i_D1_reg[1]'
INFO: [Synth 8-3886] merging instance 'system_i/buttons/U0/ip2bus_data_i_D1_reg[1]' (FDR) to 'system_i/buttons/U0/ip2bus_data_i_D1_reg[0]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (system_i/buttons/U0/\AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (system_i/buttons/U0/\AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i_reg[1] )
INFO: [Synth 8-3886] merging instance 'system_i/buttons/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[5]' (FDRE) to 'system_i/buttons/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[6]'
INFO: [Synth 8-3886] merging instance 'system_i/buttons/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[6]' (FDRE) to 'system_i/buttons/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[7]'
INFO: [Synth 8-3886] merging instance 'system_i/buttons/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[7]' (FDRE) to 'system_i/buttons/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[8]'
INFO: [Synth 8-3886] merging instance 'system_i/buttons/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[8]' (FDRE) to 'system_i/buttons/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[9]'
INFO: [Synth 8-3886] merging instance 'system_i/buttons/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[9]' (FDRE) to 'system_i/buttons/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[10]'
INFO: [Synth 8-3886] merging instance 'system_i/buttons/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[10]' (FDRE) to 'system_i/buttons/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[11]'
INFO: [Synth 8-3886] merging instance 'system_i/buttons/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[11]' (FDRE) to 'system_i/buttons/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[12]'
INFO: [Synth 8-3886] merging instance 'system_i/buttons/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[12]' (FDRE) to 'system_i/buttons/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[13]'
INFO: [Synth 8-3886] merging instance 'system_i/buttons/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[13]' (FDRE) to 'system_i/buttons/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[14]'
INFO: [Synth 8-3886] merging instance 'system_i/buttons/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[14]' (FDRE) to 'system_i/buttons/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[15]'
INFO: [Synth 8-3886] merging instance 'system_i/buttons/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[15]' (FDRE) to 'system_i/buttons/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[16]'
INFO: [Synth 8-3886] merging instance 'system_i/buttons/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[16]' (FDRE) to 'system_i/buttons/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[17]'
INFO: [Synth 8-3886] merging instance 'system_i/buttons/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[17]' (FDRE) to 'system_i/buttons/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[18]'
INFO: [Synth 8-3886] merging instance 'system_i/buttons/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[18]' (FDRE) to 'system_i/buttons/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[19]'
INFO: [Synth 8-3886] merging instance 'system_i/buttons/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[19]' (FDRE) to 'system_i/buttons/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[20]'
INFO: [Synth 8-3886] merging instance 'system_i/buttons/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[20]' (FDRE) to 'system_i/buttons/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[21]'
INFO: [Synth 8-3886] merging instance 'system_i/buttons/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[21]' (FDRE) to 'system_i/buttons/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[22]'
INFO: [Synth 8-3886] merging instance 'system_i/buttons/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[22]' (FDRE) to 'system_i/buttons/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[23]'
INFO: [Synth 8-3886] merging instance 'system_i/buttons/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[23]' (FDRE) to 'system_i/buttons/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[24]'
INFO: [Synth 8-3886] merging instance 'system_i/buttons/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[24]' (FDRE) to 'system_i/buttons/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[25]'
INFO: [Synth 8-3886] merging instance 'system_i/buttons/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[25]' (FDRE) to 'system_i/buttons/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[26]'
INFO: [Synth 8-3886] merging instance 'system_i/buttons/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[26]' (FDRE) to 'system_i/buttons/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[27]'
INFO: [Synth 8-3886] merging instance 'system_i/buttons/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[27]' (FDRE) to 'system_i/buttons/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[28]'
INFO: [Synth 8-3886] merging instance 'system_i/buttons/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[28]' (FDRE) to 'system_i/buttons/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[29]'
INFO: [Synth 8-3886] merging instance 'system_i/buttons/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[29]' (FDRE) to 'system_i/buttons/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[30]'
INFO: [Synth 8-3886] merging instance 'system_i/buttons/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[30]' (FDRE) to 'system_i/buttons/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[31]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (system_i/buttons/U0/\AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_bresp_i_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (system_i/buttons/U0/\AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_bresp_i_reg[1] )
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d5[0].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d5) is unused and will be removed from module axi_gpio.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d5[1].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d5) is unused and will be removed from module axi_gpio.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d5[2].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d5) is unused and will be removed from module axi_gpio.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d5[3].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d5) is unused and will be removed from module axi_gpio.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d5[4].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d5) is unused and will be removed from module axi_gpio.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d6[0].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d6) is unused and will be removed from module axi_gpio.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d6[1].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d6) is unused and will be removed from module axi_gpio.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d6[2].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d6) is unused and will be removed from module axi_gpio.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d6[3].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d6) is unused and will be removed from module axi_gpio.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d6[4].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d6) is unused and will be removed from module axi_gpio.
INFO: [Synth 8-3332] Sequential element (AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_bresp_i_reg[1]) is unused and will be removed from module axi_gpio.
INFO: [Synth 8-3332] Sequential element (AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_bresp_i_reg[0]) is unused and will be removed from module axi_gpio.
INFO: [Synth 8-3332] Sequential element (AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i_reg[1]) is unused and will be removed from module axi_gpio.
INFO: [Synth 8-3332] Sequential element (AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i_reg[0]) is unused and will be removed from module axi_gpio.
INFO: [Synth 8-3332] Sequential element (AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[7]) is unused and will be removed from module axi_gpio.
INFO: [Synth 8-3332] Sequential element (AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[6]) is unused and will be removed from module axi_gpio.
INFO: [Synth 8-3332] Sequential element (AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[5]) is unused and will be removed from module axi_gpio.
INFO: [Synth 8-3332] Sequential element (AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[4]) is unused and will be removed from module axi_gpio.
INFO: [Synth 8-3332] Sequential element (AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[1]) is unused and will be removed from module axi_gpio.
INFO: [Synth 8-3332] Sequential element (AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[0]) is unused and will be removed from module axi_gpio.
INFO: [Synth 8-3886] merging instance 'system_i/led_ip/inst/led_ip_v1_0_S_AXI_inst/axi_rresp_reg[0]' (FDRE) to 'system_i/led_ip/inst/led_ip_v1_0_S_AXI_inst/axi_rresp_reg[1]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (system_i/led_ip/\inst/led_ip_v1_0_S_AXI_inst/axi_rresp_reg[1] )
INFO: [Synth 8-3886] merging instance 'system_i/led_ip/inst/led_ip_v1_0_S_AXI_inst/axi_bresp_reg[0]' (FDRE) to 'system_i/led_ip/inst/led_ip_v1_0_S_AXI_inst/axi_bresp_reg[1]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (system_i/led_ip/\inst/led_ip_v1_0_S_AXI_inst/axi_bresp_reg[1] )
INFO: [Synth 8-3332] Sequential element (inst/led_ip_v1_0_S_AXI_inst/axi_bresp_reg[1]) is unused and will be removed from module system_led_ip_0_0.
INFO: [Synth 8-3332] Sequential element (inst/led_ip_v1_0_S_AXI_inst/axi_awaddr_reg[1]) is unused and will be removed from module system_led_ip_0_0.
INFO: [Synth 8-3332] Sequential element (inst/led_ip_v1_0_S_AXI_inst/axi_awaddr_reg[0]) is unused and will be removed from module system_led_ip_0_0.
INFO: [Synth 8-3332] Sequential element (inst/led_ip_v1_0_S_AXI_inst/axi_araddr_reg[1]) is unused and will be removed from module system_led_ip_0_0.
INFO: [Synth 8-3332] Sequential element (inst/led_ip_v1_0_S_AXI_inst/axi_araddr_reg[0]) is unused and will be removed from module system_led_ip_0_0.
INFO: [Synth 8-3332] Sequential element (inst/led_ip_v1_0_S_AXI_inst/axi_rresp_reg[1]) is unused and will be removed from module system_led_ip_0_0.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (system_i/mdm_1/U0/\MDM_Core_I1/Use_BSCAN.Config_Reg_reg[31] )
WARNING: [Synth 8-3332] Sequential element (MDM_Core_I1/Use_BSCAN.Config_Reg_reg[31]) is unused and will be removed from module MDM.
INFO: [Synth 8-3886] merging instance 'system_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/FPU_Op_reg[0]' (FDRE) to 'system_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/Using_Barrel_Shifter.Arith_Shift_reg'
INFO: [Synth 8-3886] merging instance 'system_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/Using_Barrel_Shifter.Arith_Shift_reg' (FDRE) to 'system_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/instr_EX_i_reg[22]'
INFO: [Synth 8-3886] merging instance 'system_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Using_Barrel_Shifter.barrel_shift_I/void_bit16_reg[14]' (FDR) to 'system_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Using_Barrel_Shifter.barrel_shift_I/void_bit16_reg[0]'
INFO: [Synth 8-3886] merging instance 'system_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Using_Barrel_Shifter.barrel_shift_I/void_bit16_reg[1]' (FDR) to 'system_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Using_Barrel_Shifter.barrel_shift_I/void_bit16_reg[0]'
INFO: [Synth 8-3886] merging instance 'system_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Using_Barrel_Shifter.barrel_shift_I/void_bit16_reg[13]' (FDR) to 'system_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Using_Barrel_Shifter.barrel_shift_I/void_bit16_reg[0]'
INFO: [Synth 8-3886] merging instance 'system_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Using_Barrel_Shifter.barrel_shift_I/void_bit16_reg[2]' (FDR) to 'system_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Using_Barrel_Shifter.barrel_shift_I/void_bit16_reg[0]'
INFO: [Synth 8-3886] merging instance 'system_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Using_Barrel_Shifter.barrel_shift_I/void_bit16_reg[12]' (FDR) to 'system_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Using_Barrel_Shifter.barrel_shift_I/void_bit16_reg[0]'
INFO: [Synth 8-3886] merging instance 'system_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Using_Barrel_Shifter.barrel_shift_I/void_bit16_reg[3]' (FDR) to 'system_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Using_Barrel_Shifter.barrel_shift_I/void_bit16_reg[0]'
INFO: [Synth 8-3886] merging instance 'system_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Using_Barrel_Shifter.barrel_shift_I/void_bit16_reg[11]' (FDR) to 'system_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Using_Barrel_Shifter.barrel_shift_I/void_bit16_reg[0]'
INFO: [Synth 8-3886] merging instance 'system_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Using_Barrel_Shifter.barrel_shift_I/void_bit16_reg[4]' (FDR) to 'system_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Using_Barrel_Shifter.barrel_shift_I/void_bit16_reg[0]'
INFO: [Synth 8-3886] merging instance 'system_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Using_Barrel_Shifter.barrel_shift_I/void_bit16_reg[10]' (FDR) to 'system_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Using_Barrel_Shifter.barrel_shift_I/void_bit16_reg[0]'
INFO: [Synth 8-3886] merging instance 'system_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Using_Barrel_Shifter.barrel_shift_I/void_bit16_reg[5]' (FDR) to 'system_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Using_Barrel_Shifter.barrel_shift_I/void_bit16_reg[0]'
INFO: [Synth 8-3886] merging instance 'system_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Using_Barrel_Shifter.barrel_shift_I/void_bit16_reg[9]' (FDR) to 'system_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Using_Barrel_Shifter.barrel_shift_I/void_bit16_reg[0]'
INFO: [Synth 8-3886] merging instance 'system_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Using_Barrel_Shifter.barrel_shift_I/void_bit16_reg[6]' (FDR) to 'system_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Using_Barrel_Shifter.barrel_shift_I/void_bit16_reg[0]'
INFO: [Synth 8-3886] merging instance 'system_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Using_Barrel_Shifter.barrel_shift_I/void_bit16_reg[8]' (FDR) to 'system_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Using_Barrel_Shifter.barrel_shift_I/void_bit16_reg[0]'
INFO: [Synth 8-3886] merging instance 'system_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Using_Barrel_Shifter.barrel_shift_I/void_bit16_reg[7]' (FDR) to 'system_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Using_Barrel_Shifter.barrel_shift_I/void_bit16_reg[0]'
INFO: [Synth 8-3886] merging instance 'system_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Using_Barrel_Shifter.barrel_shift_I/void_bit16_reg[0]' (FDR) to 'system_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Using_Barrel_Shifter.barrel_shift_I/void_bit16_reg[15]'
INFO: [Synth 8-3886] merging instance 'system_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/Using_Barrel_Shifter.Left_Shift_reg' (FDRE) to 'system_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/instr_EX_i_reg[21]'
INFO: [Synth 8-3886] merging instance 'system_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.watchpoint_brk_1_reg' (FDR) to 'system_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Using_Ext_Databus.DAXI_Interface_I1/mem_access_failed_reg'
INFO: [Synth 8-3886] merging instance 'system_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Using_Barrel_Shifter.barrel_shift_I/Using_BitField.mem_Rd_reg[31]' (FD) to 'system_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/trace_data_write_value_i_reg[31]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (system_i/microblaze_0/U0/\MicroBlaze_Core_I/Area.Core/Data_Flow_I/Using_Barrel_Shifter.barrel_shift_I/Using_BitField.mem_mask1_reg[31] )
INFO: [Synth 8-3886] merging instance 'system_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Using_Barrel_Shifter.barrel_shift_I/Using_BitField.mem_Rd_reg[30]' (FD) to 'system_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/trace_data_write_value_i_reg[30]'
INFO: [Synth 8-3886] merging instance 'system_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Using_Barrel_Shifter.barrel_shift_I/Using_BitField.mem_Rd_reg[29]' (FD) to 'system_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/trace_data_write_value_i_reg[29]'
INFO: [Synth 8-3886] merging instance 'system_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Using_Barrel_Shifter.barrel_shift_I/Using_BitField.mem_Rd_reg[28]' (FD) to 'system_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/trace_data_write_value_i_reg[28]'
INFO: [Synth 8-3886] merging instance 'system_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Using_Barrel_Shifter.barrel_shift_I/Using_BitField.mem_Rd_reg[27]' (FD) to 'system_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/trace_data_write_value_i_reg[27]'
INFO: [Synth 8-3886] merging instance 'system_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Using_Barrel_Shifter.barrel_shift_I/Using_BitField.mem_Rd_reg[26]' (FD) to 'system_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/trace_data_write_value_i_reg[26]'
INFO: [Synth 8-3886] merging instance 'system_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Using_Barrel_Shifter.barrel_shift_I/Using_BitField.mem_Rd_reg[25]' (FD) to 'system_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/trace_data_write_value_i_reg[25]'
INFO: [Synth 8-3886] merging instance 'system_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Using_Barrel_Shifter.barrel_shift_I/Using_BitField.mem_Rd_reg[24]' (FD) to 'system_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/trace_data_write_value_i_reg[24]'
INFO: [Synth 8-3886] merging instance 'system_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/Logic_Oper_reg[0]' (FDRE) to 'system_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/instr_EX_i_reg[4]'
INFO: [Synth 8-3886] merging instance 'system_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/Logic_Oper_reg[1]' (FDRE) to 'system_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/instr_EX_i_reg[5]'
INFO: [Synth 8-3886] merging instance 'system_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/FPU_Cond_reg[0]' (FDRE) to 'system_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/Shift_Oper_reg[0]'
INFO: [Synth 8-3886] merging instance 'system_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/Shift_Oper_reg[0]' (FDRE) to 'system_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/instr_EX_i_reg[25]'
INFO: [Synth 8-3886] merging instance 'system_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/FPU_Cond_reg[1]' (FDRE) to 'system_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/Shift_Oper_reg[1]'
INFO: [Synth 8-3886] merging instance 'system_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/Shift_Oper_reg[1]' (FDRE) to 'system_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/instr_EX_i_reg[26]'
INFO: [Synth 8-3886] merging instance 'system_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.dbg_hit_reg[1]' (FDRE) to 'system_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.dbg_hit_reg[15]'
INFO: [Synth 8-3886] merging instance 'system_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.dbg_hit_reg[2]' (FDRE) to 'system_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.dbg_hit_reg[15]'
INFO: [Synth 8-3886] merging instance 'system_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.dbg_hit_reg[3]' (FDRE) to 'system_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.dbg_hit_reg[15]'
INFO: [Synth 8-3886] merging instance 'system_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.dbg_hit_reg[4]' (FDRE) to 'system_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.dbg_hit_reg[15]'
INFO: [Synth 8-3886] merging instance 'system_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.dbg_hit_reg[5]' (FDRE) to 'system_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.dbg_hit_reg[15]'
INFO: [Synth 8-3886] merging instance 'system_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.dbg_hit_reg[6]' (FDRE) to 'system_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.dbg_hit_reg[15]'
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (system_i/microblaze_0/U0/\MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.dbg_hit_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (system_i/microblaze_0/U0/\MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.sync_stack_violation_occurence/Single_Synchronize.use_async_reset.sync_reg )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (system_i/microblaze_0/U0/\MicroBlaze_Core_I/Area.Core/Decode_I/Write_DIV_result_reg )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (system_i/microblaze_0/U0/\MicroBlaze_Core_I/Area.Core/Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.read_exclusive_fail_1_reg )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (system_i/microblaze_0/U0/\MicroBlaze_Core_I/Area.Core/Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/Using_AXI.Use_AXI_Write.write_exclusive_fail_i_reg )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (system_i/microblaze_0/U0/\MicroBlaze_Core_I/Area.Core/Decode_I/Using_FPGA.take_Intr_2nd_Phase_reg )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (system_i/microblaze_0/U0/\MicroBlaze_Core_I/Area.Core/Using_ICache.ICache_I1/victim_hit_hold_reg )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (system_i/microblaze_0/U0/\MicroBlaze_Core_I/Area.Core/Using_ICache.ICache_I1/stream_hit_hold_reg )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (system_i/microblaze_0/U0/\MicroBlaze_Core_I/Area.Core/Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/Using_AXI.M_AXI_ARBURST_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (system_i/microblaze_0/U0/\MicroBlaze_Core_I/Area.Core/Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/Using_AXI.M_AXI_ARADDR_I_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (system_i/microblaze_0/U0/\MicroBlaze_Core_I/Area.Core/Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/Using_AXI.M_AXI_ARID_I_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (system_i/microblaze_0/U0/\MicroBlaze_Core_I/Area.Core/Using_ICache.ICache_I1/Cache_Interface_I1/Using_AXI.M_AXI_ARSNOOP_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (system_i/microblaze_0/U0/\MicroBlaze_Core_I/Area.Core/Using_ICache.ICache_I1/Cache_Interface_I1/Using_AXI.M_AXI_ARPROT_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (system_i/microblaze_0/U0/\MicroBlaze_Core_I/Area.Core/Using_ICache.ICache_I1/Cache_Interface_I1/Using_AXI.M_AXI_ARBURST_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (system_i/microblaze_0/U0/\MicroBlaze_Core_I/Area.Core/Using_ICache.ICache_I1/Cache_Interface_I1/Using_AXI.M_AXI_ARADDR_I_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (system_i/microblaze_0/U0/\MicroBlaze_Core_I/Area.Core/Using_ICache.ICache_I1/Cache_Interface_I1/Using_AXI.M_AXI_ARID_I_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (system_i/microblaze_0/U0/\MicroBlaze_Core_I/Area.Core/trace_exception_kind_i_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (system_i/microblaze_0/U0/\MicroBlaze_Core_I/Area.Core/trace_exception_kind_i_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (system_i/microblaze_0/U0/\MicroBlaze_Core_I/Area.Core/trace_exception_kind_i_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (system_i/microblaze_0/U0/\MicroBlaze_Core_I/Area.Core/trace_exception_kind_i_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (system_i/microblaze_0/U0/\MicroBlaze_Core_I/Area.Core/trace_exception_kind_i_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (system_i/microblaze_0/U0/\MicroBlaze_Core_I/Area.Core/trace_msr_reg_i_reg[14] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (system_i/microblaze_0/U0/\MicroBlaze_Core_I/Area.Core/trace_msr_reg_i_reg[10] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (system_i/microblaze_0/U0/\MicroBlaze_Core_I/Area.Core/trace_msr_reg_i_reg[8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (system_i/microblaze_0/U0/\MicroBlaze_Core_I/Area.Core/trace_msr_reg_i_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (system_i/microblaze_0/U0/\MicroBlaze_Core_I/Area.Core/trace_msr_reg_i_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (system_i/microblaze_0/U0/\MicroBlaze_Core_I/Area.Core/trace_msr_reg_i_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (system_i/microblaze_0/U0/\LOCKSTEP_Out_reg[4095] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (system_i/microblaze_0/U0/\LOCKSTEP_Out_reg[4094] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (system_i/microblaze_0/U0/\LOCKSTEP_Out_reg[4093] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (system_i/microblaze_0/U0/\LOCKSTEP_Out_reg[4092] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (system_i/microblaze_0/U0/\LOCKSTEP_Out_reg[4091] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (system_i/microblaze_0/U0/\LOCKSTEP_Out_reg[4090] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (system_i/microblaze_0/U0/\LOCKSTEP_Out_reg[4089] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (system_i/microblaze_0/U0/\LOCKSTEP_Out_reg[4088] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (system_i/microblaze_0/U0/\LOCKSTEP_Out_reg[4087] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (system_i/microblaze_0/U0/\LOCKSTEP_Out_reg[4086] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (system_i/microblaze_0/U0/\LOCKSTEP_Out_reg[4085] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (system_i/microblaze_0/U0/\LOCKSTEP_Out_reg[4084] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (system_i/microblaze_0/U0/\LOCKSTEP_Out_reg[4083] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (system_i/microblaze_0/U0/\LOCKSTEP_Out_reg[4082] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (system_i/microblaze_0/U0/\LOCKSTEP_Out_reg[4081] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (system_i/microblaze_0/U0/\LOCKSTEP_Out_reg[4080] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (system_i/microblaze_0/U0/\LOCKSTEP_Out_reg[4079] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (system_i/microblaze_0/U0/\LOCKSTEP_Out_reg[4078] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (system_i/microblaze_0/U0/\LOCKSTEP_Out_reg[4077] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (system_i/microblaze_0/U0/\LOCKSTEP_Out_reg[4076] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (system_i/microblaze_0/U0/\LOCKSTEP_Out_reg[4075] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (system_i/microblaze_0/U0/\LOCKSTEP_Out_reg[4074] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (system_i/microblaze_0/U0/\LOCKSTEP_Out_reg[4073] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (system_i/microblaze_0/U0/\LOCKSTEP_Out_reg[4072] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (system_i/microblaze_0/U0/\LOCKSTEP_Out_reg[4071] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (system_i/microblaze_0/U0/\LOCKSTEP_Out_reg[4070] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (system_i/microblaze_0/U0/\LOCKSTEP_Out_reg[4069] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (system_i/microblaze_0/U0/\LOCKSTEP_Out_reg[4068] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (system_i/microblaze_0/U0/\LOCKSTEP_Out_reg[4067] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (system_i/microblaze_0/U0/\LOCKSTEP_Out_reg[4066] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (system_i/microblaze_0/U0/\LOCKSTEP_Out_reg[4065] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (system_i/microblaze_0/U0/\LOCKSTEP_Out_reg[4064] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (system_i/microblaze_0/U0/\LOCKSTEP_Out_reg[4063] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (system_i/microblaze_0/U0/\LOCKSTEP_Out_reg[4062] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (system_i/microblaze_0/U0/\LOCKSTEP_Out_reg[4061] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (system_i/microblaze_0/U0/\LOCKSTEP_Out_reg[4060] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (system_i/microblaze_0/U0/\LOCKSTEP_Out_reg[4059] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (system_i/microblaze_0/U0/\LOCKSTEP_Out_reg[4058] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (system_i/microblaze_0/U0/\LOCKSTEP_Out_reg[4057] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (system_i/microblaze_0/U0/\LOCKSTEP_Out_reg[4056] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (system_i/microblaze_0/U0/\LOCKSTEP_Out_reg[4055] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (system_i/microblaze_0/U0/\LOCKSTEP_Out_reg[4054] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (system_i/microblaze_0/U0/\LOCKSTEP_Out_reg[4053] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (system_i/microblaze_0/U0/\LOCKSTEP_Out_reg[4052] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (system_i/microblaze_0/U0/\LOCKSTEP_Out_reg[4051] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (system_i/microblaze_0/U0/\LOCKSTEP_Out_reg[4050] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (system_i/microblaze_0/U0/\LOCKSTEP_Out_reg[4049] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (system_i/microblaze_0/U0/\LOCKSTEP_Out_reg[4048] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (system_i/microblaze_0/U0/\LOCKSTEP_Out_reg[4047] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (system_i/microblaze_0/U0/\LOCKSTEP_Out_reg[4046] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (system_i/microblaze_0/U0/\LOCKSTEP_Out_reg[4045] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (system_i/microblaze_0/U0/\LOCKSTEP_Out_reg[4044] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (system_i/microblaze_0/U0/\LOCKSTEP_Out_reg[4043] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (system_i/microblaze_0/U0/\LOCKSTEP_Out_reg[4042] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (system_i/microblaze_0/U0/\LOCKSTEP_Out_reg[4041] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (system_i/microblaze_0/U0/\LOCKSTEP_Out_reg[4040] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (system_i/microblaze_0/U0/\LOCKSTEP_Out_reg[4039] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (system_i/microblaze_0/U0/\LOCKSTEP_Out_reg[4038] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (system_i/microblaze_0/U0/\LOCKSTEP_Out_reg[4037] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (system_i/microblaze_0/U0/\LOCKSTEP_Out_reg[4036] )
INFO: [Common 17-14] Message 'Synth 8-3333' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3332] Sequential element (MicroBlaze_Core_I/Area.Core/Decode_I/Using_FPGA.ALU_unmask_EA_FDRE/Using_FPGA.Native) is unused and will be removed from module MicroBlaze.
INFO: [Synth 8-3332] Sequential element (MicroBlaze_Core_I/Area.Core/Decode_I/Using_FPGA.take_Intr_2nd_Phase_reg) is unused and will be removed from module MicroBlaze.
INFO: [Synth 8-3332] Sequential element (MicroBlaze_Core_I/Area.Core/Decode_I/div_first_reg) is unused and will be removed from module MicroBlaze.
INFO: [Synth 8-3332] Sequential element (MicroBlaze_Core_I/Area.Core/Decode_I/pvr_first_reg) is unused and will be removed from module MicroBlaze.
INFO: [Synth 8-3332] Sequential element (MicroBlaze_Core_I/Area.Core/Decode_I/fpu_first_reg) is unused and will be removed from module MicroBlaze.
INFO: [Synth 8-3332] Sequential element (MicroBlaze_Core_I/Area.Core/Decode_I/Write_DIV_result_reg) is unused and will be removed from module MicroBlaze.
INFO: [Synth 8-3332] Sequential element (MicroBlaze_Core_I/Area.Core/Decode_I/SWAP_BYTE_Instr_reg) is unused and will be removed from module MicroBlaze.
INFO: [Synth 8-3332] Sequential element (MicroBlaze_Core_I/Area.Core/Decode_I/take_Break_reg) is unused and will be removed from module MicroBlaze.
INFO: [Synth 8-3332] Sequential element (MicroBlaze_Core_I/Area.Core/Decode_I/EX_delayslot_Instr_I_reg) is unused and will be removed from module MicroBlaze.
INFO: [Synth 8-3332] Sequential element (MicroBlaze_Core_I/Area.Core/Decode_I/Start_Div_i_reg) is unused and will be removed from module MicroBlaze.
INFO: [Synth 8-3332] Sequential element (MicroBlaze_Core_I/Area.Core/Decode_I/div_started_reg) is unused and will be removed from module MicroBlaze.
INFO: [Synth 8-3332] Sequential element (MicroBlaze_Core_I/Area.Core/Decode_I/Not_Div_Op_reg) is unused and will be removed from module MicroBlaze.
INFO: [Synth 8-3332] Sequential element (MicroBlaze_Core_I/Area.Core/Decode_I/Start_FPU_i_reg) is unused and will be removed from module MicroBlaze.
INFO: [Synth 8-3332] Sequential element (MicroBlaze_Core_I/Area.Core/Decode_I/fpu_started_reg) is unused and will be removed from module MicroBlaze.
INFO: [Synth 8-3332] Sequential element (MicroBlaze_Core_I/Area.Core/Decode_I/Not_FPU_Op_reg) is unused and will be removed from module MicroBlaze.
INFO: [Synth 8-3332] Sequential element (MicroBlaze_Core_I/Area.Core/Decode_I/write_FSR_I_reg) is unused and will be removed from module MicroBlaze.
INFO: [Synth 8-3332] Sequential element (MicroBlaze_Core_I/Area.Core/Data_Flow_I/Using_Barrel_Shifter.barrel_shift_I/Using_BitField.mem_mask1_reg[31]) is unused and will be removed from module MicroBlaze.
INFO: [Synth 8-3332] Sequential element (MicroBlaze_Core_I/Area.Core/Using_ICache.ICache_I1/Not_Using_TLBS.last_Valid_Instr_Addr_reg[30]) is unused and will be removed from module MicroBlaze.
INFO: [Synth 8-3332] Sequential element (MicroBlaze_Core_I/Area.Core/Using_ICache.ICache_I1/Not_Using_TLBS.last_Valid_Instr_Addr_reg[31]) is unused and will be removed from module MicroBlaze.
INFO: [Synth 8-3332] Sequential element (MicroBlaze_Core_I/Area.Core/Using_ICache.ICache_I1/Not_Using_TLBS.instr_Addr_1_reg[30]) is unused and will be removed from module MicroBlaze.
INFO: [Synth 8-3332] Sequential element (MicroBlaze_Core_I/Area.Core/Using_ICache.ICache_I1/Not_Using_TLBS.instr_Addr_1_reg[31]) is unused and will be removed from module MicroBlaze.
INFO: [Synth 8-3332] Sequential element (MicroBlaze_Core_I/Area.Core/Using_ICache.ICache_I1/Cache_Interface_I1/Using_AXI.M_AXI_ARADDR_I_reg[1]) is unused and will be removed from module MicroBlaze.
INFO: [Synth 8-3332] Sequential element (MicroBlaze_Core_I/Area.Core/Using_ICache.ICache_I1/Cache_Interface_I1/Using_AXI.Read_Req_Done_reg) is unused and will be removed from module MicroBlaze.
INFO: [Synth 8-3332] Sequential element (MicroBlaze_Core_I/Area.Core/Using_ICache.ICache_I1/Cache_Interface_I1/Using_AXI.M_AXI_ARID_I_reg[0]) is unused and will be removed from module MicroBlaze.
INFO: [Synth 8-3332] Sequential element (MicroBlaze_Core_I/Area.Core/Using_ICache.ICache_I1/Cache_Interface_I1/Using_AXI.M_AXI_ARBURST_reg[0]) is unused and will be removed from module MicroBlaze.
INFO: [Synth 8-3332] Sequential element (MicroBlaze_Core_I/Area.Core/Using_ICache.ICache_I1/icache_Drop_Request_i_reg) is unused and will be removed from module MicroBlaze.
INFO: [Synth 8-3332] Sequential element (MicroBlaze_Core_I/Area.Core/Using_ICache.ICache_I1/req_cmd_done_occurred_reg) is unused and will be removed from module MicroBlaze.
INFO: [Synth 8-3332] Sequential element (MicroBlaze_Core_I/Area.Core/Using_ICache.ICache_I1/stream_hit_hold_reg) is unused and will be removed from module MicroBlaze.
INFO: [Synth 8-3332] Sequential element (MicroBlaze_Core_I/Area.Core/Using_ICache.ICache_I1/victim_hit_hold_reg) is unused and will be removed from module MicroBlaze.
INFO: [Synth 8-3332] Sequential element (MicroBlaze_Core_I/Area.Core/Using_ICache.ICache_I1/snoop_dvm_complete_occurred_reg) is unused and will be removed from module MicroBlaze.
INFO: [Synth 8-3332] Sequential element (MicroBlaze_Core_I/Area.Core/Using_ICache.ICache_I1/Use_XX_Accesses.ICACHE_Exception_reg) is unused and will be removed from module MicroBlaze.
INFO: [Synth 8-3332] Sequential element (MicroBlaze_Core_I/Area.Core/Using_ICache.ICache_I1/req_Addr_reg[0]) is unused and will be removed from module MicroBlaze.
INFO: [Synth 8-3332] Sequential element (MicroBlaze_Core_I/Area.Core/Using_ICache.ICache_I1/req_Addr_reg[1]) is unused and will be removed from module MicroBlaze.
INFO: [Synth 8-3332] Sequential element (MicroBlaze_Core_I/Area.Core/Using_ICache.ICache_I1/req_Addr_reg[2]) is unused and will be removed from module MicroBlaze.
INFO: [Synth 8-3332] Sequential element (MicroBlaze_Core_I/Area.Core/Using_ICache.ICache_I1/req_Addr_reg[3]) is unused and will be removed from module MicroBlaze.
INFO: [Synth 8-3332] Sequential element (MicroBlaze_Core_I/Area.Core/Using_ICache.ICache_I1/req_Addr_reg[4]) is unused and will be removed from module MicroBlaze.
INFO: [Synth 8-3332] Sequential element (MicroBlaze_Core_I/Area.Core/Using_ICache.ICache_I1/req_Addr_reg[5]) is unused and will be removed from module MicroBlaze.
INFO: [Synth 8-3332] Sequential element (MicroBlaze_Core_I/Area.Core/Using_ICache.ICache_I1/req_Addr_reg[6]) is unused and will be removed from module MicroBlaze.
INFO: [Synth 8-3332] Sequential element (MicroBlaze_Core_I/Area.Core/Using_ICache.ICache_I1/req_Addr_reg[7]) is unused and will be removed from module MicroBlaze.
INFO: [Synth 8-3332] Sequential element (MicroBlaze_Core_I/Area.Core/Using_ICache.ICache_I1/req_Addr_reg[8]) is unused and will be removed from module MicroBlaze.
INFO: [Synth 8-3332] Sequential element (MicroBlaze_Core_I/Area.Core/Using_ICache.ICache_I1/req_Addr_reg[9]) is unused and will be removed from module MicroBlaze.
INFO: [Synth 8-3332] Sequential element (MicroBlaze_Core_I/Area.Core/Using_ICache.ICache_I1/req_Addr_reg[10]) is unused and will be removed from module MicroBlaze.
INFO: [Synth 8-3332] Sequential element (MicroBlaze_Core_I/Area.Core/Using_ICache.ICache_I1/req_Addr_reg[11]) is unused and will be removed from module MicroBlaze.
INFO: [Synth 8-3332] Sequential element (MicroBlaze_Core_I/Area.Core/Using_ICache.ICache_I1/req_Addr_reg[12]) is unused and will be removed from module MicroBlaze.
INFO: [Synth 8-3332] Sequential element (MicroBlaze_Core_I/Area.Core/Using_ICache.ICache_I1/req_Addr_reg[13]) is unused and will be removed from module MicroBlaze.
INFO: [Synth 8-3332] Sequential element (MicroBlaze_Core_I/Area.Core/Using_ICache.ICache_I1/req_Addr_reg[14]) is unused and will be removed from module MicroBlaze.
INFO: [Synth 8-3332] Sequential element (MicroBlaze_Core_I/Area.Core/Using_ICache.ICache_I1/req_Addr_reg[15]) is unused and will be removed from module MicroBlaze.
INFO: [Synth 8-3332] Sequential element (MicroBlaze_Core_I/Area.Core/Using_ICache.ICache_I1/req_Addr_reg[28]) is unused and will be removed from module MicroBlaze.
INFO: [Synth 8-3332] Sequential element (MicroBlaze_Core_I/Area.Core/Using_ICache.ICache_I1/req_Addr_reg[29]) is unused and will be removed from module MicroBlaze.
INFO: [Common 17-14] Message 'Synth 8-3332' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:04:56 ; elapsed = 00:05:28 . Memory (MB): peak = 1097.500 ; gain = 704.621
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
INFO: [Synth 8-5578] Moved timing constraint from pin 'system_i/microblaze_0/U0/Reset' to pin 'system_i/rst_clk_wiz_1_100M/U0/FDRE_inst/Q'
INFO: [Synth 8-5819] Moved 1 constraints on hierarchical pins to their respective driving/loading pins
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:05:14 ; elapsed = 00:05:49 . Memory (MB): peak = 1097.500 ; gain = 704.621
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:05:21 ; elapsed = 00:05:57 . Memory (MB): peak = 1110.656 ; gain = 717.777
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:05:28 ; elapsed = 00:06:03 . Memory (MB): peak = 1114.016 ; gain = 721.137
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
INFO: [Synth 8-5365] Flop inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/aresetn_d_reg[1] is being inverted and renamed to inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/aresetn_d_reg[1]_inv.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read [0]. Fanout reduced from 16 to 8 by creating 1 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read [1]. Fanout reduced from 15 to 8 by creating 1 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read [4]. Fanout reduced from 40 to 9 by creating 4 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read [3]. Fanout reduced from 41 to 9 by creating 4 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read [0]. Fanout reduced from 45 to 9 by creating 5 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read [1]. Fanout reduced from 44 to 9 by creating 5 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read [2]. Fanout reduced from 43 to 9 by creating 4 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 20 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/state [1]. Fanout reduced from 28 to 14 by creating 1 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 20 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/state [0]. Fanout reduced from 30 to 15 by creating 1 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 20 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/state [1]. Fanout reduced from 22 to 11 by creating 1 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 20 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/state [0]. Fanout reduced from 22 to 11 by creating 1 replicas.
INFO: [Synth 8-5365] Flop inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/aresetn_d_reg[1] is being inverted and renamed to inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/aresetn_d_reg[1]_inv.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read [0]. Fanout reduced from 16 to 8 by creating 1 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read [1]. Fanout reduced from 15 to 8 by creating 1 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read [4]. Fanout reduced from 40 to 9 by creating 4 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read [3]. Fanout reduced from 41 to 9 by creating 4 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read [0]. Fanout reduced from 45 to 9 by creating 5 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read [1]. Fanout reduced from 44 to 9 by creating 5 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read [2]. Fanout reduced from 43 to 9 by creating 4 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 20 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/state [1]. Fanout reduced from 28 to 14 by creating 1 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 20 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/state [0]. Fanout reduced from 30 to 15 by creating 1 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 20 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/state [1]. Fanout reduced from 22 to 11 by creating 1 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 20 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/state [0]. Fanout reduced from 22 to 11 by creating 1 replicas.
INFO: [Synth 8-5365] Flop inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/aresetn_d_reg[1] is being inverted and renamed to inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/aresetn_d_reg[1]_inv.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read [0]. Fanout reduced from 16 to 8 by creating 1 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read [1]. Fanout reduced from 15 to 8 by creating 1 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read [4]. Fanout reduced from 40 to 9 by creating 4 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read [3]. Fanout reduced from 41 to 9 by creating 4 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read [0]. Fanout reduced from 45 to 9 by creating 5 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read [1]. Fanout reduced from 44 to 9 by creating 5 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read [2]. Fanout reduced from 43 to 9 by creating 4 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 20 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/state [1]. Fanout reduced from 28 to 14 by creating 1 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 20 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/state [0]. Fanout reduced from 30 to 15 by creating 1 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 20 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/state [1]. Fanout reduced from 22 to 11 by creating 1 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 20 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/state [0]. Fanout reduced from 22 to 11 by creating 1 replicas.
INFO: [Synth 8-5365] Flop inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/aresetn_d_reg[1] is being inverted and renamed to inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/aresetn_d_reg[1]_inv.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read [0]. Fanout reduced from 16 to 8 by creating 1 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read [1]. Fanout reduced from 15 to 8 by creating 1 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read [4]. Fanout reduced from 40 to 9 by creating 4 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read [3]. Fanout reduced from 41 to 9 by creating 4 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read [0]. Fanout reduced from 45 to 9 by creating 5 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read [1]. Fanout reduced from 44 to 9 by creating 5 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read [2]. Fanout reduced from 43 to 9 by creating 4 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 20 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/state [1]. Fanout reduced from 28 to 14 by creating 1 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 20 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/state [0]. Fanout reduced from 30 to 15 by creating 1 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 20 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/state [1]. Fanout reduced from 22 to 11 by creating 1 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 20 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/state [0]. Fanout reduced from 22 to 11 by creating 1 replicas.
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:05:29 ; elapsed = 00:06:05 . Memory (MB): peak = 1114.016 ; gain = 721.137
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:05:30 ; elapsed = 00:06:05 . Memory (MB): peak = 1114.016 ; gain = 721.137
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:05:31 ; elapsed = 00:06:07 . Memory (MB): peak = 1114.016 ; gain = 721.137
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:05:31 ; elapsed = 00:06:07 . Memory (MB): peak = 1114.016 ; gain = 721.137
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:05:32 ; elapsed = 00:06:07 . Memory (MB): peak = 1114.016 ; gain = 721.137
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:05:32 ; elapsed = 00:06:07 . Memory (MB): peak = 1114.016 ; gain = 721.137
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Static Shift Register Report:
+-------------------+----------------------------------------------------------------------------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|Module Name        | RTL Name                                                                                                                               | Length | Width | Reset Signal | Pull out first Reg | Pull out last Reg | SRL16E | SRLC32E | 
+-------------------+----------------------------------------------------------------------------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|blk_mem_gen_v8_4_1 | inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[4] | 4      | 3     | NO           | NO                 | YES               | 3      | 0       | 
|axi_uartlite       | UARTLITE_CORE_I/UARTLITE_RX_I/data_shift_reg[15]                                                                                       | 16     | 1     | YES          | NO                 | YES               | 1      | 0       | 
|axi_uartlite       | UARTLITE_CORE_I/UARTLITE_TX_I/data_shift_reg[15]                                                                                       | 15     | 1     | YES          | NO                 | YES               | 1      | 0       | 
|MDM                | MDM_Core_I1/Use_BSCAN.Config_Reg_reg[26]                                                                                               | 4      | 1     | YES          | NO                 | YES               | 1      | 0       | 
|MDM                | MDM_Core_I1/Use_BSCAN.Config_Reg_reg[10]                                                                                               | 15     | 1     | YES          | NO                 | YES               | 1      | 0       | 
|MDM                | MDM_Core_I1/Use_BSCAN.Config_Reg_reg[3]                                                                                                | 6      | 1     | YES          | NO                 | YES               | 1      | 0       | 
+-------------------+----------------------------------------------------------------------------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+


Dynamic Shift Register Report:
+------------+-----------------------------------------------+--------+------------+--------+---------+--------+--------+--------+
|Module Name | RTL Name                                      | Length | Data Width | SRL16E | SRLC32E | Mux F7 | Mux F8 | Mux F9 | 
+------------+-----------------------------------------------+--------+------------+--------+---------+--------+--------+--------+
|dsrl        | INFERRED_GEN.data_reg[15]                     | 8      | 8          | 8      | 0       | 0      | 0      | 0      | 
|dsrl__1     | Using_AXI.r_fifo_mem_reg[15]                  | 10     | 10         | 10     | 0       | 0      | 0      | 0      | 
|dsrl__2     | Using_AXI.Use_AXI_Write.aw_w_fifo_mem_reg[15] | 12     | 12         | 12     | 0       | 0      | 0      | 0      | 
|dsrl__3     | Using_AXI.r_fifo_mem_reg[15]                  | 10     | 10         | 10     | 0       | 0      | 0      | 0      | 
|dsrl__4     | Using_AXI.Use_AXI_Write.aw_fifo_mem_reg[15]   | 37     | 37         | 37     | 0       | 0      | 0      | 0      | 
|dsrl__5     | Using_AXI.Use_AXI_Write.w_fifo_mem_reg[15]    | 32     | 32         | 32     | 0       | 0      | 0      | 0      | 
|dsrl__6     | memory_reg[3]                                 | 9      | 9          | 9      | 0       | 0      | 0      | 0      | 
|dsrl__7     | memory_reg[3]                                 | 2      | 2          | 2      | 0       | 0      | 0      | 0      | 
|dsrl__8     | memory_reg[31]                                | 34     | 34         | 0      | 34      | 0      | 0      | 0      | 
|dsrl__9     | memory_reg[31]                                | 2      | 2          | 0      | 2       | 0      | 0      | 0      | 
+------------+-----------------------------------------------+--------+------------+--------+---------+--------+--------+--------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----------+------+
|      |Cell       |Count |
+------+-----------+------+
|1     |BSCANE2    |     1|
|2     |BUFG       |     4|
|3     |CARRY4     |    75|
|4     |DSP48E1    |     1|
|5     |DSP48E1_1  |     1|
|6     |DSP48E1_2  |     1|
|7     |LUT1       |    45|
|8     |LUT2       |   342|
|9     |LUT3       |  1105|
|10    |LUT4       |   835|
|11    |LUT5       |   683|
|12    |LUT6       |  1290|
|13    |LUT6_2     |   129|
|14    |MMCME2_ADV |     1|
|15    |MULT_AND   |     2|
|16    |MUXCY_L    |   127|
|17    |MUXF7      |    36|
|18    |RAM32X1D   |    64|
|19    |RAMB36E1   |     2|
|20    |RAMB36E1_1 |     4|
|21    |RAMB36E1_2 |     4|
|22    |SRL16      |     1|
|23    |SRL16E     |   223|
|24    |SRLC16E    |     8|
|25    |SRLC32E    |   140|
|26    |XORCY      |    67|
|27    |FD         |    32|
|28    |FDCE       |   242|
|29    |FDC_1      |     1|
|30    |FDE        |    64|
|31    |FDPE       |     7|
|32    |FDR        |    97|
|33    |FDRE       |  4112|
|34    |FDRE_1     |     1|
|35    |FDS        |     5|
|36    |FDSE       |   291|
|37    |IBUF       |    24|
|38    |OBUF       |    17|
+------+-----------+------+

Report Instance Areas: 
+------+-----------------------------------------------------------------------------------------------+------------------------------------------------------------------+------+
|      |Instance                                                                                       |Module                                                            |Cells |
+------+-----------------------------------------------------------------------------------------------+------------------------------------------------------------------+------+
|1     |top                                                                                            |                                                                  | 10084|
|2     |  system_i                                                                                     |system                                                            | 10044|
|3     |    axi_bram_ctrl_0                                                                            |system_axi_bram_ctrl_0_0                                          |   425|
|4     |      U0                                                                                       |axi_bram_ctrl                                                     |   425|
|5     |        \gext_inst.abcv4_0_ext_inst                                                            |axi_bram_ctrl_top                                                 |   425|
|6     |          \GEN_AXI4.I_FULL_AXI                                                                 |full_axi                                                          |   425|
|7     |            \GEN_ARB.I_SNG_PORT                                                                |sng_port_arb                                                      |    26|
|8     |            I_RD_CHNL                                                                          |rd_chnl                                                           |   272|
|9     |              I_WRAP_BRST                                                                      |wrap_brst_1126                                                    |    51|
|10    |            I_WR_CHNL                                                                          |wr_chnl                                                           |   109|
|11    |              I_WRAP_BRST                                                                      |wrap_brst                                                         |    34|
|12    |    axi_bram_ctrl_0_bram                                                                       |system_axi_bram_ctrl_0_bram_0                                     |    13|
|13    |      U0                                                                                       |blk_mem_gen_v8_4_1                                                |    13|
|14    |        inst_blk_mem_gen                                                                       |blk_mem_gen_v8_4_1_synth                                          |    13|
|15    |          \gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen                               |blk_mem_gen_v8_4_1_blk_mem_gen_top                                |    13|
|16    |            \valid.cstr                                                                        |blk_mem_gen_v8_4_1_blk_mem_gen_generic_cstr                       |    13|
|17    |              \ramloop[0].ram.r                                                                |blk_mem_gen_v8_4_1_blk_mem_gen_prim_width                         |     1|
|18    |                \prim_noinit.ram                                                               |blk_mem_gen_v8_4_1_blk_mem_gen_prim_wrapper                       |     1|
|19    |              \ramloop[1].ram.r                                                                |blk_mem_gen_v8_4_1_blk_mem_gen_prim_width__parameterized0         |    12|
|20    |                \prim_noinit.ram                                                               |blk_mem_gen_v8_4_1_blk_mem_gen_prim_wrapper__parameterized0       |     3|
|21    |    axi_uartlite_0                                                                             |system_axi_uartlite_0_0                                           |   251|
|22    |      U0                                                                                       |axi_uartlite                                                      |   251|
|23    |        AXI_LITE_IPIF_I                                                                        |axi_lite_ipif                                                     |    69|
|24    |          I_SLAVE_ATTACHMENT                                                                   |slave_attachment                                                  |    69|
|25    |            I_DECODER                                                                          |address_decoder                                                   |    41|
|26    |              \MEM_DECODE_GEN[0].PER_CE_GEN[0].MULTIPLE_CES_THIS_CS_GEN.CE_I                   |pselect_f                                                         |     1|
|27    |              \MEM_DECODE_GEN[0].PER_CE_GEN[2].MULTIPLE_CES_THIS_CS_GEN.CE_I                   |pselect_f__parameterized1_1125                                    |     1|
|28    |              \MEM_DECODE_GEN[0].PER_CE_GEN[3].MULTIPLE_CES_THIS_CS_GEN.CE_I                   |pselect_f__parameterized2                                         |     1|
|29    |        UARTLITE_CORE_I                                                                        |uartlite_core                                                     |   182|
|30    |          BAUD_RATE_I                                                                          |baudrate                                                          |    26|
|31    |          UARTLITE_RX_I                                                                        |uartlite_rx                                                       |    93|
|32    |            INPUT_DOUBLE_REGS3                                                                 |cdc_sync                                                          |     8|
|33    |            SRL_FIFO_I                                                                         |srl_fifo_f_1121                                                   |    27|
|34    |              I_SRL_FIFO_RBU_F                                                                 |srl_fifo_rbu_f_1122                                               |    27|
|35    |                CNTR_INCR_DECR_ADDN_F_I                                                        |cntr_incr_decr_addn_f_1123                                        |    16|
|36    |                DYNSHREG_F_I                                                                   |dynshreg_f_1124                                                   |     9|
|37    |          UARTLITE_TX_I                                                                        |uartlite_tx                                                       |    54|
|38    |            SRL_FIFO_I                                                                         |srl_fifo_f                                                        |    32|
|39    |              I_SRL_FIFO_RBU_F                                                                 |srl_fifo_rbu_f                                                    |    32|
|40    |                CNTR_INCR_DECR_ADDN_F_I                                                        |cntr_incr_decr_addn_f                                             |    18|
|41    |                DYNSHREG_F_I                                                                   |dynshreg_f                                                        |    13|
|42    |    buttons                                                                                    |system_axi_gpio_0_1                                               |   137|
|43    |      U0                                                                                       |axi_gpio                                                          |   137|
|44    |        AXI_LITE_IPIF_I                                                                        |axi_lite_ipif__parameterized0_1116                                |    73|
|45    |          I_SLAVE_ATTACHMENT                                                                   |slave_attachment__parameterized0_1117                             |    73|
|46    |            I_DECODER                                                                          |address_decoder__parameterized0_1118                              |    23|
|47    |              \MEM_DECODE_GEN[0].PER_CE_GEN[1].MULTIPLE_CES_THIS_CS_GEN.CE_I                   |pselect_f__parameterized0_1119                                    |     1|
|48    |              \MEM_DECODE_GEN[0].PER_CE_GEN[2].MULTIPLE_CES_THIS_CS_GEN.CE_I                   |pselect_f__parameterized1_1120                                    |     1|
|49    |        gpio_core_1                                                                            |GPIO_Core                                                         |    56|
|50    |          \Not_Dual.INPUT_DOUBLE_REGS3                                                         |cdc_sync__parameterized0                                          |    20|
|51    |    clk_wiz_1                                                                                  |system_clk_wiz_1_4                                                |     5|
|52    |      inst                                                                                     |system_clk_wiz_1_4_clk_wiz                                        |     5|
|53    |    led_ip                                                                                     |system_led_ip_0_0                                                 |   248|
|54    |      inst                                                                                     |led_ip_v1_0                                                       |   248|
|55    |        led_ip_v1_0_S_AXI_inst                                                                 |led_ip_v1_0_S_AXI                                                 |   248|
|56    |          U1                                                                                   |lab3_user_logic                                                   |    18|
|57    |    mdm_1                                                                                      |system_mdm_1_0                                                    |   231|
|58    |      U0                                                                                       |MDM                                                               |   231|
|59    |        MDM_Core_I1                                                                            |MDM_Core                                                          |   220|
|60    |          JTAG_CONTROL_I                                                                       |JTAG_CONTROL                                                      |   171|
|61    |            \Use_BSCAN.FDC_I                                                                   |MB_FDC_1                                                          |    48|
|62    |            \Use_BSCAN.SYNC_FDRE                                                               |MB_FDRE_1                                                         |     2|
|63    |            \Use_Config_SRL16E.SRL16E_1                                                        |mdm_v3_2_14_MB_SRL16E                                             |     4|
|64    |            \Use_Config_SRL16E.SRL16E_2                                                        |mdm_v3_2_14_MB_SRL16E__parameterized0                             |     1|
|65    |            \Use_ID_SRL16E.SRL16E_ID_1                                                         |mdm_v3_2_14_MB_SRL16E__parameterized1                             |     3|
|66    |            \Use_ID_SRL16E.SRL16E_ID_2                                                         |mdm_v3_2_14_MB_SRL16E__parameterized2                             |     1|
|67    |        \No_Dbg_Reg_Access.BUFG_DRCK                                                           |MB_BUFG                                                           |     1|
|68    |        \Use_E2.BSCAN_I                                                                        |MB_BSCANE2                                                        |     9|
|69    |    microblaze_0                                                                               |system_microblaze_0_0                                             |  3632|
|70    |      U0                                                                                       |MicroBlaze                                                        |  3632|
|71    |        MicroBlaze_Core_I                                                                      |MicroBlaze_Core                                                   |  3125|
|72    |          \Area.Core                                                                           |MicroBlaze_Area                                                   |  3117|
|73    |            Byte_Doublet_Handle_I                                                              |Byte_Doublet_Handle                                               |    20|
|74    |              BYTE_0_1_I                                                                       |MB_LUT6_2__parameterized10                                        |     1|
|75    |              BYTE_2_3_I                                                                       |MB_LUT6_2__parameterized12                                        |     1|
|76    |              LOW_ADDR_OUT_LUT6                                                                |MB_LUT6_2__parameterized16                                        |     1|
|77    |              \Use_Dynamic_Bus_Sizing.Not_Using_Reverse_Mem_Instr.EXT_DATA_WRITE_MUX_MSB_I     |mux4_8                                                            |     8|
|78    |                \GEN4_LOOP[0].BYTESTEER_LUT6                                                   |MB_LUT6_2__parameterized4_1108                                    |     1|
|79    |                \GEN4_LOOP[1].BYTESTEER_LUT6                                                   |MB_LUT6_2__parameterized4_1109                                    |     1|
|80    |                \GEN4_LOOP[2].BYTESTEER_LUT6                                                   |MB_LUT6_2__parameterized4_1110                                    |     1|
|81    |                \GEN4_LOOP[3].BYTESTEER_LUT6                                                   |MB_LUT6_2__parameterized4_1111                                    |     1|
|82    |                \GEN4_LOOP[4].BYTESTEER_LUT6                                                   |MB_LUT6_2__parameterized4_1112                                    |     1|
|83    |                \GEN4_LOOP[5].BYTESTEER_LUT6                                                   |MB_LUT6_2__parameterized4_1113                                    |     1|
|84    |                \GEN4_LOOP[6].BYTESTEER_LUT6                                                   |MB_LUT6_2__parameterized4_1114                                    |     1|
|85    |                \GEN4_LOOP[7].BYTESTEER_LUT6                                                   |MB_LUT6_2__parameterized4_1115                                    |     1|
|86    |              \Use_Dynamic_Bus_Sizing.Not_Using_Reverse_Mem_Instr.GEN4_LOOP[0].BYTESTEER_LUT6  |MB_LUT6_2__parameterized4_1104                                    |     1|
|87    |              \Use_Dynamic_Bus_Sizing.Not_Using_Reverse_Mem_Instr.GEN4_LOOP[1].BYTESTEER_LUT6  |MB_LUT6_2__parameterized4_1105                                    |     1|
|88    |              \Use_Dynamic_Bus_Sizing.Not_Using_Reverse_Mem_Instr.GEN4_LOOP[2].BYTESTEER_LUT6  |MB_LUT6_2__parameterized4_1106                                    |     1|
|89    |              \Use_Dynamic_Bus_Sizing.Not_Using_Reverse_Mem_Instr.GEN4_LOOP[3].BYTESTEER_LUT6  |MB_LUT6_2__parameterized4_1107                                    |     1|
|90    |              \Use_Dynamic_Bus_Sizing.Not_Using_Reverse_Mem_Instr.READ_SEL_LEFT_I              |MB_LUT3__parameterized9                                           |     1|
|91    |              \Use_Dynamic_Bus_Sizing.Not_Using_Reverse_Mem_Instr.READ_SEL_RIGHT_I             |MB_LUT2__parameterized2                                           |     1|
|92    |              \Use_Dynamic_Bus_Sizing.Not_Using_Reverse_Mem_Instr.WRITE_MSB_SEL_I              |MB_LUT6_2__parameterized14                                        |     1|
|93    |              byte_selects_i_INST                                                              |MB_LUT6_2__parameterized8                                         |     1|
|94    |              low_addr_i_INST                                                                  |MB_LUT6_2__parameterized6                                         |     1|
|95    |            Data_Flow_I                                                                        |Data_Flow                                                         |  1223|
|96    |              ALU_I                                                                            |ALU                                                               |   105|
|97    |                \No_Carry_Decoding.CarryIn_MUXCY                                               |microblaze_v10_0_7_MB_MUXCY_1009                                  |     1|
|98    |                \No_Carry_Decoding.alu_carry_select_LUT                                        |MB_LUT3__parameterized7                                           |     1|
|99    |                \Using_FPGA.ALL_Bits[0].ALU_Bit_I1                                             |ALU_Bit__parameterized2                                           |     8|
|100   |                  \Last_Bit.I_ALU_LUT_2                                                        |MB_LUT4__parameterized13                                          |     1|
|101   |                  \Last_Bit.I_ALU_LUT_V5                                                       |microblaze_v10_0_7_MB_LUT6                                        |     1|
|102   |                  \Last_Bit.MULT_AND_I                                                         |MB_MULT_AND_1101                                                  |     1|
|103   |                  \Last_Bit.MUXCY_XOR_I                                                        |microblaze_v10_0_7_MB_MUXCY_XORCY_1102                            |     4|
|104   |                  \Last_Bit.Pre_MUXCY_I                                                        |microblaze_v10_0_7_MB_MUXCY_1103                                  |     1|
|105   |                \Using_FPGA.ALL_Bits[10].ALU_Bit_I1                                            |ALU_Bit                                                           |     3|
|106   |                  \Not_Last_Bit.I_ALU_LUT_V5                                                   |MB_LUT6_2__parameterized2_1099                                    |     1|
|107   |                  \Not_Last_Bit.MUXCY_XOR_I                                                    |microblaze_v10_0_7_MB_MUXCY_XORCY_1100                            |     2|
|108   |                \Using_FPGA.ALL_Bits[11].ALU_Bit_I1                                            |ALU_Bit_1010                                                      |     3|
|109   |                  \Not_Last_Bit.I_ALU_LUT_V5                                                   |MB_LUT6_2__parameterized2_1097                                    |     1|
|110   |                  \Not_Last_Bit.MUXCY_XOR_I                                                    |microblaze_v10_0_7_MB_MUXCY_XORCY_1098                            |     2|
|111   |                \Using_FPGA.ALL_Bits[12].ALU_Bit_I1                                            |ALU_Bit_1011                                                      |     3|
|112   |                  \Not_Last_Bit.I_ALU_LUT_V5                                                   |MB_LUT6_2__parameterized2_1095                                    |     1|
|113   |                  \Not_Last_Bit.MUXCY_XOR_I                                                    |microblaze_v10_0_7_MB_MUXCY_XORCY_1096                            |     2|
|114   |                \Using_FPGA.ALL_Bits[13].ALU_Bit_I1                                            |ALU_Bit_1012                                                      |     3|
|115   |                  \Not_Last_Bit.I_ALU_LUT_V5                                                   |MB_LUT6_2__parameterized2_1093                                    |     1|
|116   |                  \Not_Last_Bit.MUXCY_XOR_I                                                    |microblaze_v10_0_7_MB_MUXCY_XORCY_1094                            |     2|
|117   |                \Using_FPGA.ALL_Bits[14].ALU_Bit_I1                                            |ALU_Bit_1013                                                      |     3|
|118   |                  \Not_Last_Bit.I_ALU_LUT_V5                                                   |MB_LUT6_2__parameterized2_1091                                    |     1|
|119   |                  \Not_Last_Bit.MUXCY_XOR_I                                                    |microblaze_v10_0_7_MB_MUXCY_XORCY_1092                            |     2|
|120   |                \Using_FPGA.ALL_Bits[15].ALU_Bit_I1                                            |ALU_Bit_1014                                                      |     3|
|121   |                  \Not_Last_Bit.I_ALU_LUT_V5                                                   |MB_LUT6_2__parameterized2_1089                                    |     1|
|122   |                  \Not_Last_Bit.MUXCY_XOR_I                                                    |microblaze_v10_0_7_MB_MUXCY_XORCY_1090                            |     2|
|123   |                \Using_FPGA.ALL_Bits[16].ALU_Bit_I1                                            |ALU_Bit_1015                                                      |     3|
|124   |                  \Not_Last_Bit.I_ALU_LUT_V5                                                   |MB_LUT6_2__parameterized2_1087                                    |     1|
|125   |                  \Not_Last_Bit.MUXCY_XOR_I                                                    |microblaze_v10_0_7_MB_MUXCY_XORCY_1088                            |     2|
|126   |                \Using_FPGA.ALL_Bits[17].ALU_Bit_I1                                            |ALU_Bit_1016                                                      |     3|
|127   |                  \Not_Last_Bit.I_ALU_LUT_V5                                                   |MB_LUT6_2__parameterized2_1085                                    |     1|
|128   |                  \Not_Last_Bit.MUXCY_XOR_I                                                    |microblaze_v10_0_7_MB_MUXCY_XORCY_1086                            |     2|
|129   |                \Using_FPGA.ALL_Bits[18].ALU_Bit_I1                                            |ALU_Bit_1017                                                      |     3|
|130   |                  \Not_Last_Bit.I_ALU_LUT_V5                                                   |MB_LUT6_2__parameterized2_1083                                    |     1|
|131   |                  \Not_Last_Bit.MUXCY_XOR_I                                                    |microblaze_v10_0_7_MB_MUXCY_XORCY_1084                            |     2|
|132   |                \Using_FPGA.ALL_Bits[19].ALU_Bit_I1                                            |ALU_Bit_1018                                                      |     3|
|133   |                  \Not_Last_Bit.I_ALU_LUT_V5                                                   |MB_LUT6_2__parameterized2_1081                                    |     1|
|134   |                  \Not_Last_Bit.MUXCY_XOR_I                                                    |microblaze_v10_0_7_MB_MUXCY_XORCY_1082                            |     2|
|135   |                \Using_FPGA.ALL_Bits[1].ALU_Bit_I1                                             |ALU_Bit_1019                                                      |     4|
|136   |                  \Not_Last_Bit.I_ALU_LUT_V5                                                   |MB_LUT6_2__parameterized2_1079                                    |     1|
|137   |                  \Not_Last_Bit.MUXCY_XOR_I                                                    |microblaze_v10_0_7_MB_MUXCY_XORCY_1080                            |     3|
|138   |                \Using_FPGA.ALL_Bits[20].ALU_Bit_I1                                            |ALU_Bit_1020                                                      |     3|
|139   |                  \Not_Last_Bit.I_ALU_LUT_V5                                                   |MB_LUT6_2__parameterized2_1077                                    |     1|
|140   |                  \Not_Last_Bit.MUXCY_XOR_I                                                    |microblaze_v10_0_7_MB_MUXCY_XORCY_1078                            |     2|
|141   |                \Using_FPGA.ALL_Bits[21].ALU_Bit_I1                                            |ALU_Bit_1021                                                      |     3|
|142   |                  \Not_Last_Bit.I_ALU_LUT_V5                                                   |MB_LUT6_2__parameterized2_1075                                    |     1|
|143   |                  \Not_Last_Bit.MUXCY_XOR_I                                                    |microblaze_v10_0_7_MB_MUXCY_XORCY_1076                            |     2|
|144   |                \Using_FPGA.ALL_Bits[22].ALU_Bit_I1                                            |ALU_Bit_1022                                                      |     3|
|145   |                  \Not_Last_Bit.I_ALU_LUT_V5                                                   |MB_LUT6_2__parameterized2_1073                                    |     1|
|146   |                  \Not_Last_Bit.MUXCY_XOR_I                                                    |microblaze_v10_0_7_MB_MUXCY_XORCY_1074                            |     2|
|147   |                \Using_FPGA.ALL_Bits[23].ALU_Bit_I1                                            |ALU_Bit_1023                                                      |     3|
|148   |                  \Not_Last_Bit.I_ALU_LUT_V5                                                   |MB_LUT6_2__parameterized2_1071                                    |     1|
|149   |                  \Not_Last_Bit.MUXCY_XOR_I                                                    |microblaze_v10_0_7_MB_MUXCY_XORCY_1072                            |     2|
|150   |                \Using_FPGA.ALL_Bits[24].ALU_Bit_I1                                            |ALU_Bit_1024                                                      |     3|
|151   |                  \Not_Last_Bit.I_ALU_LUT_V5                                                   |MB_LUT6_2__parameterized2_1069                                    |     1|
|152   |                  \Not_Last_Bit.MUXCY_XOR_I                                                    |microblaze_v10_0_7_MB_MUXCY_XORCY_1070                            |     2|
|153   |                \Using_FPGA.ALL_Bits[25].ALU_Bit_I1                                            |ALU_Bit_1025                                                      |     3|
|154   |                  \Not_Last_Bit.I_ALU_LUT_V5                                                   |MB_LUT6_2__parameterized2_1067                                    |     1|
|155   |                  \Not_Last_Bit.MUXCY_XOR_I                                                    |microblaze_v10_0_7_MB_MUXCY_XORCY_1068                            |     2|
|156   |                \Using_FPGA.ALL_Bits[26].ALU_Bit_I1                                            |ALU_Bit_1026                                                      |     3|
|157   |                  \Not_Last_Bit.I_ALU_LUT_V5                                                   |MB_LUT6_2__parameterized2_1065                                    |     1|
|158   |                  \Not_Last_Bit.MUXCY_XOR_I                                                    |microblaze_v10_0_7_MB_MUXCY_XORCY_1066                            |     2|
|159   |                \Using_FPGA.ALL_Bits[27].ALU_Bit_I1                                            |ALU_Bit_1027                                                      |     3|
|160   |                  \Not_Last_Bit.I_ALU_LUT_V5                                                   |MB_LUT6_2__parameterized2_1063                                    |     1|
|161   |                  \Not_Last_Bit.MUXCY_XOR_I                                                    |microblaze_v10_0_7_MB_MUXCY_XORCY_1064                            |     2|
|162   |                \Using_FPGA.ALL_Bits[28].ALU_Bit_I1                                            |ALU_Bit_1028                                                      |     3|
|163   |                  \Not_Last_Bit.I_ALU_LUT_V5                                                   |MB_LUT6_2__parameterized2_1061                                    |     1|
|164   |                  \Not_Last_Bit.MUXCY_XOR_I                                                    |microblaze_v10_0_7_MB_MUXCY_XORCY_1062                            |     2|
|165   |                \Using_FPGA.ALL_Bits[29].ALU_Bit_I1                                            |ALU_Bit_1029                                                      |     3|
|166   |                  \Not_Last_Bit.I_ALU_LUT_V5                                                   |MB_LUT6_2__parameterized2_1059                                    |     1|
|167   |                  \Not_Last_Bit.MUXCY_XOR_I                                                    |microblaze_v10_0_7_MB_MUXCY_XORCY_1060                            |     2|
|168   |                \Using_FPGA.ALL_Bits[2].ALU_Bit_I1                                             |ALU_Bit_1030                                                      |     3|
|169   |                  \Not_Last_Bit.I_ALU_LUT_V5                                                   |MB_LUT6_2__parameterized2_1057                                    |     1|
|170   |                  \Not_Last_Bit.MUXCY_XOR_I                                                    |microblaze_v10_0_7_MB_MUXCY_XORCY_1058                            |     2|
|171   |                \Using_FPGA.ALL_Bits[30].ALU_Bit_I1                                            |ALU_Bit_1031                                                      |     3|
|172   |                  \Not_Last_Bit.I_ALU_LUT_V5                                                   |MB_LUT6_2__parameterized2_1055                                    |     1|
|173   |                  \Not_Last_Bit.MUXCY_XOR_I                                                    |microblaze_v10_0_7_MB_MUXCY_XORCY_1056                            |     2|
|174   |                \Using_FPGA.ALL_Bits[31].ALU_Bit_I1                                            |ALU_Bit_1032                                                      |     3|
|175   |                  \Not_Last_Bit.I_ALU_LUT_V5                                                   |MB_LUT6_2__parameterized2_1053                                    |     1|
|176   |                  \Not_Last_Bit.MUXCY_XOR_I                                                    |microblaze_v10_0_7_MB_MUXCY_XORCY_1054                            |     2|
|177   |                \Using_FPGA.ALL_Bits[3].ALU_Bit_I1                                             |ALU_Bit_1033                                                      |     4|
|178   |                  \Not_Last_Bit.I_ALU_LUT_V5                                                   |MB_LUT6_2__parameterized2_1051                                    |     1|
|179   |                  \Not_Last_Bit.MUXCY_XOR_I                                                    |microblaze_v10_0_7_MB_MUXCY_XORCY_1052                            |     3|
|180   |                \Using_FPGA.ALL_Bits[4].ALU_Bit_I1                                             |ALU_Bit_1034                                                      |     3|
|181   |                  \Not_Last_Bit.I_ALU_LUT_V5                                                   |MB_LUT6_2__parameterized2_1049                                    |     1|
|182   |                  \Not_Last_Bit.MUXCY_XOR_I                                                    |microblaze_v10_0_7_MB_MUXCY_XORCY_1050                            |     2|
|183   |                \Using_FPGA.ALL_Bits[5].ALU_Bit_I1                                             |ALU_Bit_1035                                                      |     3|
|184   |                  \Not_Last_Bit.I_ALU_LUT_V5                                                   |MB_LUT6_2__parameterized2_1047                                    |     1|
|185   |                  \Not_Last_Bit.MUXCY_XOR_I                                                    |microblaze_v10_0_7_MB_MUXCY_XORCY_1048                            |     2|
|186   |                \Using_FPGA.ALL_Bits[6].ALU_Bit_I1                                             |ALU_Bit_1036                                                      |     3|
|187   |                  \Not_Last_Bit.I_ALU_LUT_V5                                                   |MB_LUT6_2__parameterized2_1045                                    |     1|
|188   |                  \Not_Last_Bit.MUXCY_XOR_I                                                    |microblaze_v10_0_7_MB_MUXCY_XORCY_1046                            |     2|
|189   |                \Using_FPGA.ALL_Bits[7].ALU_Bit_I1                                             |ALU_Bit_1037                                                      |     3|
|190   |                  \Not_Last_Bit.I_ALU_LUT_V5                                                   |MB_LUT6_2__parameterized2_1043                                    |     1|
|191   |                  \Not_Last_Bit.MUXCY_XOR_I                                                    |microblaze_v10_0_7_MB_MUXCY_XORCY_1044                            |     2|
|192   |                \Using_FPGA.ALL_Bits[8].ALU_Bit_I1                                             |ALU_Bit_1038                                                      |     3|
|193   |                  \Not_Last_Bit.I_ALU_LUT_V5                                                   |MB_LUT6_2__parameterized2_1041                                    |     1|
|194   |                  \Not_Last_Bit.MUXCY_XOR_I                                                    |microblaze_v10_0_7_MB_MUXCY_XORCY_1042                            |     2|
|195   |                \Using_FPGA.ALL_Bits[9].ALU_Bit_I1                                             |ALU_Bit_1039                                                      |     3|
|196   |                  \Not_Last_Bit.I_ALU_LUT_V5                                                   |MB_LUT6_2__parameterized2                                         |     1|
|197   |                  \Not_Last_Bit.MUXCY_XOR_I                                                    |microblaze_v10_0_7_MB_MUXCY_XORCY_1040                            |     2|
|198   |              MSR_Reg_I                                                                        |MSR_Reg                                                           |    11|
|199   |                \MSR_Bits[24].Using_MSR_Reg_Bit.MSR_Reg_Bit_I                                  |MSR_Reg_Bit                                                       |     2|
|200   |                  MSR_I                                                                        |microblaze_v10_0_7_MB_FDRSE_1008                                  |     2|
|201   |                \MSR_Bits[26].Using_MSR_Reg_Bit.MSR_Reg_Bit_I                                  |MSR_Reg_Bit_1000                                                  |     2|
|202   |                  MSR_I                                                                        |microblaze_v10_0_7_MB_FDRSE_1007                                  |     2|
|203   |                \MSR_Bits[28].Using_MSR_Reg_Bit.MSR_Reg_Bit_I                                  |MSR_Reg_Bit_1001                                                  |     2|
|204   |                  MSR_I                                                                        |microblaze_v10_0_7_MB_FDRSE_1006                                  |     2|
|205   |                \MSR_Bits[29].Using_MSR_Reg_Bit.MSR_Reg_Bit_I                                  |MSR_Reg_Bit_1002                                                  |     3|
|206   |                  MSR_I                                                                        |microblaze_v10_0_7_MB_FDRSE_1005                                  |     3|
|207   |                \MSR_Bits[30].Using_MSR_Reg_Bit.MSR_Reg_Bit_I                                  |MSR_Reg_Bit_1003                                                  |     2|
|208   |                  MSR_I                                                                        |microblaze_v10_0_7_MB_FDRSE_1004                                  |     2|
|209   |              Operand_Select_I                                                                 |Operand_Select                                                    |   262|
|210   |                \OpSelect_Bits[0].Operand_Select_Bit_I                                         |Operand_Select_Bit__parameterized12                               |    11|
|211   |                  \Both_PC_and_MSR.Op1_LUT6                                                    |MB_LUT6_2_996                                                     |     1|
|212   |                  Op1_DFF                                                                      |microblaze_v10_0_7_MB_FDRE_997                                    |     8|
|213   |                  Op1_Reg_DFF                                                                  |microblaze_v10_0_7_MB_FDRE_998                                    |     1|
|214   |                  Op2_DFF                                                                      |MB_FDE_999                                                        |     1|
|215   |                \OpSelect_Bits[10].Operand_Select_Bit_I                                        |Operand_Select_Bit__parameterized10                               |     6|
|216   |                  \Only_PC.Op1_LUT6                                                            |MB_LUT6_2_992                                                     |     1|
|217   |                  Op1_DFF                                                                      |microblaze_v10_0_7_MB_FDRE_993                                    |     2|
|218   |                  Op1_Reg_DFF                                                                  |microblaze_v10_0_7_MB_FDRE_994                                    |     1|
|219   |                  Op2_DFF                                                                      |MB_FDE_995                                                        |     2|
|220   |                \OpSelect_Bits[11].Operand_Select_Bit_I                                        |Operand_Select_Bit__parameterized10_848                           |     5|
|221   |                  \Only_PC.Op1_LUT6                                                            |MB_LUT6_2_988                                                     |     1|
|222   |                  Op1_DFF                                                                      |microblaze_v10_0_7_MB_FDRE_989                                    |     2|
|223   |                  Op1_Reg_DFF                                                                  |microblaze_v10_0_7_MB_FDRE_990                                    |     1|
|224   |                  Op2_DFF                                                                      |MB_FDE_991                                                        |     1|
|225   |                \OpSelect_Bits[12].Operand_Select_Bit_I                                        |Operand_Select_Bit__parameterized10_849                           |     4|
|226   |                  \Only_PC.Op1_LUT6                                                            |MB_LUT6_2_984                                                     |     1|
|227   |                  Op1_DFF                                                                      |microblaze_v10_0_7_MB_FDRE_985                                    |     1|
|228   |                  Op1_Reg_DFF                                                                  |microblaze_v10_0_7_MB_FDRE_986                                    |     1|
|229   |                  Op2_DFF                                                                      |MB_FDE_987                                                        |     1|
|230   |                \OpSelect_Bits[13].Operand_Select_Bit_I                                        |Operand_Select_Bit__parameterized10_850                           |     4|
|231   |                  \Only_PC.Op1_LUT6                                                            |MB_LUT6_2_980                                                     |     1|
|232   |                  Op1_DFF                                                                      |microblaze_v10_0_7_MB_FDRE_981                                    |     1|
|233   |                  Op1_Reg_DFF                                                                  |microblaze_v10_0_7_MB_FDRE_982                                    |     1|
|234   |                  Op2_DFF                                                                      |MB_FDE_983                                                        |     1|
|235   |                \OpSelect_Bits[14].Operand_Select_Bit_I                                        |Operand_Select_Bit__parameterized10_851                           |     5|
|236   |                  \Only_PC.Op1_LUT6                                                            |MB_LUT6_2_976                                                     |     1|
|237   |                  Op1_DFF                                                                      |microblaze_v10_0_7_MB_FDRE_977                                    |     2|
|238   |                  Op1_Reg_DFF                                                                  |microblaze_v10_0_7_MB_FDRE_978                                    |     1|
|239   |                  Op2_DFF                                                                      |MB_FDE_979                                                        |     1|
|240   |                \OpSelect_Bits[15].Operand_Select_Bit_I                                        |Operand_Select_Bit__parameterized10_852                           |     4|
|241   |                  \Only_PC.Op1_LUT6                                                            |MB_LUT6_2_972                                                     |     1|
|242   |                  Op1_DFF                                                                      |microblaze_v10_0_7_MB_FDRE_973                                    |     1|
|243   |                  Op1_Reg_DFF                                                                  |microblaze_v10_0_7_MB_FDRE_974                                    |     1|
|244   |                  Op2_DFF                                                                      |MB_FDE_975                                                        |     1|
|245   |                \OpSelect_Bits[16].Operand_Select_Bit_I                                        |Operand_Select_Bit__parameterized8                                |     8|
|246   |                  \Only_PC.Op1_LUT6                                                            |MB_LUT6_2_968                                                     |     1|
|247   |                  Op1_DFF                                                                      |microblaze_v10_0_7_MB_FDRE_969                                    |     5|
|248   |                  Op1_Reg_DFF                                                                  |microblaze_v10_0_7_MB_FDRE_970                                    |     1|
|249   |                  Op2_DFF                                                                      |MB_FDE_971                                                        |     1|
|250   |                \OpSelect_Bits[17].Operand_Select_Bit_I                                        |Operand_Select_Bit__parameterized8_853                            |     7|
|251   |                  \Only_PC.Op1_LUT6                                                            |MB_LUT6_2_964                                                     |     1|
|252   |                  Op1_DFF                                                                      |microblaze_v10_0_7_MB_FDRE_965                                    |     4|
|253   |                  Op1_Reg_DFF                                                                  |microblaze_v10_0_7_MB_FDRE_966                                    |     1|
|254   |                  Op2_DFF                                                                      |MB_FDE_967                                                        |     1|
|255   |                \OpSelect_Bits[18].Operand_Select_Bit_I                                        |Operand_Select_Bit__parameterized8_854                            |     5|
|256   |                  \Only_PC.Op1_LUT6                                                            |MB_LUT6_2_960                                                     |     1|
|257   |                  Op1_DFF                                                                      |microblaze_v10_0_7_MB_FDRE_961                                    |     1|
|258   |                  Op1_Reg_DFF                                                                  |microblaze_v10_0_7_MB_FDRE_962                                    |     1|
|259   |                  Op2_DFF                                                                      |MB_FDE_963                                                        |     2|
|260   |                \OpSelect_Bits[19].Operand_Select_Bit_I                                        |Operand_Select_Bit__parameterized8_855                            |     4|
|261   |                  \Only_PC.Op1_LUT6                                                            |MB_LUT6_2_956                                                     |     1|
|262   |                  Op1_DFF                                                                      |microblaze_v10_0_7_MB_FDRE_957                                    |     1|
|263   |                  Op1_Reg_DFF                                                                  |microblaze_v10_0_7_MB_FDRE_958                                    |     1|
|264   |                  Op2_DFF                                                                      |MB_FDE_959                                                        |     1|
|265   |                \OpSelect_Bits[1].Operand_Select_Bit_I                                         |Operand_Select_Bit__parameterized10_856                           |     6|
|266   |                  \Only_PC.Op1_LUT6                                                            |MB_LUT6_2_952                                                     |     1|
|267   |                  Op1_DFF                                                                      |microblaze_v10_0_7_MB_FDRE_953                                    |     3|
|268   |                  Op1_Reg_DFF                                                                  |microblaze_v10_0_7_MB_FDRE_954                                    |     1|
|269   |                  Op2_DFF                                                                      |MB_FDE_955                                                        |     1|
|270   |                \OpSelect_Bits[20].Operand_Select_Bit_I                                        |Operand_Select_Bit__parameterized8_857                            |     4|
|271   |                  \Only_PC.Op1_LUT6                                                            |MB_LUT6_2_948                                                     |     1|
|272   |                  Op1_DFF                                                                      |microblaze_v10_0_7_MB_FDRE_949                                    |     1|
|273   |                  Op1_Reg_DFF                                                                  |microblaze_v10_0_7_MB_FDRE_950                                    |     1|
|274   |                  Op2_DFF                                                                      |MB_FDE_951                                                        |     1|
|275   |                \OpSelect_Bits[21].Operand_Select_Bit_I                                        |Operand_Select_Bit__parameterized8_858                            |    47|
|276   |                  \Only_PC.Op1_LUT6                                                            |MB_LUT6_2_944                                                     |     1|
|277   |                  Op1_DFF                                                                      |microblaze_v10_0_7_MB_FDRE_945                                    |     2|
|278   |                  Op1_Reg_DFF                                                                  |microblaze_v10_0_7_MB_FDRE_946                                    |     1|
|279   |                  Op2_DFF                                                                      |MB_FDE_947                                                        |    43|
|280   |                \OpSelect_Bits[22].Operand_Select_Bit_I                                        |Operand_Select_Bit__parameterized8_859                            |    10|
|281   |                  \Only_PC.Op1_LUT6                                                            |MB_LUT6_2_940                                                     |     1|
|282   |                  Op1_DFF                                                                      |microblaze_v10_0_7_MB_FDRE_941                                    |     2|
|283   |                  Op1_Reg_DFF                                                                  |microblaze_v10_0_7_MB_FDRE_942                                    |     1|
|284   |                  Op2_DFF                                                                      |MB_FDE_943                                                        |     6|
|285   |                \OpSelect_Bits[23].Operand_Select_Bit_I                                        |Operand_Select_Bit__parameterized8_860                            |     5|
|286   |                  \Only_PC.Op1_LUT6                                                            |MB_LUT6_2_936                                                     |     1|
|287   |                  Op1_DFF                                                                      |microblaze_v10_0_7_MB_FDRE_937                                    |     1|
|288   |                  Op1_Reg_DFF                                                                  |microblaze_v10_0_7_MB_FDRE_938                                    |     1|
|289   |                  Op2_DFF                                                                      |MB_FDE_939                                                        |     2|
|290   |                \OpSelect_Bits[24].Operand_Select_Bit_I                                        |Operand_Select_Bit                                                |    12|
|291   |                  \Both_PC_and_MSR.Op1_LUT6                                                    |MB_LUT6_2_932                                                     |     1|
|292   |                  Op1_DFF                                                                      |microblaze_v10_0_7_MB_FDRE_933                                    |     3|
|293   |                  Op1_Reg_DFF                                                                  |microblaze_v10_0_7_MB_FDRE_934                                    |     1|
|294   |                  Op2_DFF                                                                      |MB_FDE_935                                                        |     7|
|295   |                \OpSelect_Bits[25].Operand_Select_Bit_I                                        |Operand_Select_Bit_861                                            |    13|
|296   |                  \Both_PC_and_MSR.Op1_LUT6                                                    |MB_LUT6_2_928                                                     |     1|
|297   |                  Op1_DFF                                                                      |microblaze_v10_0_7_MB_FDRE_929                                    |     3|
|298   |                  Op1_Reg_DFF                                                                  |microblaze_v10_0_7_MB_FDRE_930                                    |     1|
|299   |                  Op2_DFF                                                                      |MB_FDE_931                                                        |     8|
|300   |                \OpSelect_Bits[26].Operand_Select_Bit_I                                        |Operand_Select_Bit__parameterized6                                |     7|
|301   |                  \Both_PC_and_MSR.Op1_LUT6                                                    |MB_LUT6_2_924                                                     |     1|
|302   |                  Op1_DFF                                                                      |microblaze_v10_0_7_MB_FDRE_925                                    |     3|
|303   |                  Op1_Reg_DFF                                                                  |microblaze_v10_0_7_MB_FDRE_926                                    |     1|
|304   |                  Op2_DFF                                                                      |MB_FDE_927                                                        |     2|
|305   |                \OpSelect_Bits[27].Operand_Select_Bit_I                                        |Operand_Select_Bit__parameterized4                                |     7|
|306   |                  \Both_PC_and_MSR.Op1_LUT6                                                    |MB_LUT6_2_920                                                     |     1|
|307   |                  Op1_DFF                                                                      |microblaze_v10_0_7_MB_FDRE_921                                    |     1|
|308   |                  Op1_Reg_DFF                                                                  |microblaze_v10_0_7_MB_FDRE_922                                    |     1|
|309   |                  Op2_DFF                                                                      |MB_FDE_923                                                        |     4|
|310   |                \OpSelect_Bits[28].Operand_Select_Bit_I                                        |Operand_Select_Bit__parameterized2                                |     9|
|311   |                  \Both_PC_and_MSR.Op1_LUT6                                                    |MB_LUT6_2_916                                                     |     1|
|312   |                  Op1_DFF                                                                      |microblaze_v10_0_7_MB_FDRE_917                                    |     1|
|313   |                  Op1_Reg_DFF                                                                  |microblaze_v10_0_7_MB_FDRE_918                                    |     1|
|314   |                  Op2_DFF                                                                      |MB_FDE_919                                                        |     6|
|315   |                \OpSelect_Bits[29].Operand_Select_Bit_I                                        |Operand_Select_Bit_862                                            |     7|
|316   |                  \Both_PC_and_MSR.Op1_LUT6                                                    |MB_LUT6_2_912                                                     |     1|
|317   |                  Op1_DFF                                                                      |microblaze_v10_0_7_MB_FDRE_913                                    |     1|
|318   |                  Op1_Reg_DFF                                                                  |microblaze_v10_0_7_MB_FDRE_914                                    |     1|
|319   |                  Op2_DFF                                                                      |MB_FDE_915                                                        |     4|
|320   |                \OpSelect_Bits[2].Operand_Select_Bit_I                                         |Operand_Select_Bit__parameterized10_863                           |     6|
|321   |                  \Only_PC.Op1_LUT6                                                            |MB_LUT6_2_908                                                     |     1|
|322   |                  Op1_DFF                                                                      |microblaze_v10_0_7_MB_FDRE_909                                    |     2|
|323   |                  Op1_Reg_DFF                                                                  |microblaze_v10_0_7_MB_FDRE_910                                    |     1|
|324   |                  Op2_DFF                                                                      |MB_FDE_911                                                        |     2|
|325   |                \OpSelect_Bits[30].Operand_Select_Bit_I                                        |Operand_Select_Bit_864                                            |     8|
|326   |                  \Both_PC_and_MSR.Op1_LUT6                                                    |MB_LUT6_2_904                                                     |     1|
|327   |                  Op1_DFF                                                                      |microblaze_v10_0_7_MB_FDRE_905                                    |     2|
|328   |                  Op1_Reg_DFF                                                                  |microblaze_v10_0_7_MB_FDRE_906                                    |     2|
|329   |                  Op2_DFF                                                                      |MB_FDE_907                                                        |     3|
|330   |                \OpSelect_Bits[31].Operand_Select_Bit_I                                        |Operand_Select_Bit_865                                            |     6|
|331   |                  \Both_PC_and_MSR.Op1_LUT6                                                    |MB_LUT6_2_900                                                     |     1|
|332   |                  Op1_DFF                                                                      |microblaze_v10_0_7_MB_FDRE_901                                    |     1|
|333   |                  Op1_Reg_DFF                                                                  |microblaze_v10_0_7_MB_FDRE_902                                    |     1|
|334   |                  Op2_DFF                                                                      |MB_FDE_903                                                        |     3|
|335   |                \OpSelect_Bits[3].Operand_Select_Bit_I                                         |Operand_Select_Bit__parameterized10_866                           |     6|
|336   |                  \Only_PC.Op1_LUT6                                                            |MB_LUT6_2_896                                                     |     1|
|337   |                  Op1_DFF                                                                      |microblaze_v10_0_7_MB_FDRE_897                                    |     2|
|338   |                  Op1_Reg_DFF                                                                  |microblaze_v10_0_7_MB_FDRE_898                                    |     1|
|339   |                  Op2_DFF                                                                      |MB_FDE_899                                                        |     2|
|340   |                \OpSelect_Bits[4].Operand_Select_Bit_I                                         |Operand_Select_Bit__parameterized10_867                           |     4|
|341   |                  \Only_PC.Op1_LUT6                                                            |MB_LUT6_2_892                                                     |     1|
|342   |                  Op1_DFF                                                                      |microblaze_v10_0_7_MB_FDRE_893                                    |     1|
|343   |                  Op1_Reg_DFF                                                                  |microblaze_v10_0_7_MB_FDRE_894                                    |     1|
|344   |                  Op2_DFF                                                                      |MB_FDE_895                                                        |     1|
|345   |                \OpSelect_Bits[5].Operand_Select_Bit_I                                         |Operand_Select_Bit__parameterized10_868                           |     4|
|346   |                  \Only_PC.Op1_LUT6                                                            |MB_LUT6_2_888                                                     |     1|
|347   |                  Op1_DFF                                                                      |microblaze_v10_0_7_MB_FDRE_889                                    |     1|
|348   |                  Op1_Reg_DFF                                                                  |microblaze_v10_0_7_MB_FDRE_890                                    |     1|
|349   |                  Op2_DFF                                                                      |MB_FDE_891                                                        |     1|
|350   |                \OpSelect_Bits[6].Operand_Select_Bit_I                                         |Operand_Select_Bit__parameterized10_869                           |     5|
|351   |                  \Only_PC.Op1_LUT6                                                            |MB_LUT6_2_884                                                     |     1|
|352   |                  Op1_DFF                                                                      |microblaze_v10_0_7_MB_FDRE_885                                    |     2|
|353   |                  Op1_Reg_DFF                                                                  |microblaze_v10_0_7_MB_FDRE_886                                    |     1|
|354   |                  Op2_DFF                                                                      |MB_FDE_887                                                        |     1|
|355   |                \OpSelect_Bits[7].Operand_Select_Bit_I                                         |Operand_Select_Bit__parameterized10_870                           |     4|
|356   |                  \Only_PC.Op1_LUT6                                                            |MB_LUT6_2_880                                                     |     1|
|357   |                  Op1_DFF                                                                      |microblaze_v10_0_7_MB_FDRE_881                                    |     1|
|358   |                  Op1_Reg_DFF                                                                  |microblaze_v10_0_7_MB_FDRE_882                                    |     1|
|359   |                  Op2_DFF                                                                      |MB_FDE_883                                                        |     1|
|360   |                \OpSelect_Bits[8].Operand_Select_Bit_I                                         |Operand_Select_Bit__parameterized10_871                           |     4|
|361   |                  \Only_PC.Op1_LUT6                                                            |MB_LUT6_2_876                                                     |     1|
|362   |                  Op1_DFF                                                                      |microblaze_v10_0_7_MB_FDRE_877                                    |     1|
|363   |                  Op1_Reg_DFF                                                                  |microblaze_v10_0_7_MB_FDRE_878                                    |     1|
|364   |                  Op2_DFF                                                                      |MB_FDE_879                                                        |     1|
|365   |                \OpSelect_Bits[9].Operand_Select_Bit_I                                         |Operand_Select_Bit__parameterized10_872                           |     9|
|366   |                  \Only_PC.Op1_LUT6                                                            |MB_LUT6_2                                                         |     1|
|367   |                  Op1_DFF                                                                      |microblaze_v10_0_7_MB_FDRE_873                                    |     6|
|368   |                  Op1_Reg_DFF                                                                  |microblaze_v10_0_7_MB_FDRE_874                                    |     1|
|369   |                  Op2_DFF                                                                      |MB_FDE_875                                                        |     1|
|370   |              PC_Module_I                                                                      |PC_Module                                                         |   260|
|371   |                \All_Bits.Using_FPGA.PC_GEN[0].PC_Bit_I                                        |PC_Bit__parameterized2                                            |     7|
|372   |                  MUXCY_XOR_I                                                                  |microblaze_v10_0_7_MB_MUXCY_XORCY_842                             |     1|
|373   |                  NewPC_Mux                                                                    |MB_LUT4__parameterized33_843                                      |     2|
|374   |                  PC_EX_DFF                                                                    |MB_FDE_844                                                        |     1|
|375   |                  PC_OF_Buffer                                                                 |microblaze_v10_0_7_MB_SRL16E_845                                  |     1|
|376   |                  SUM_I                                                                        |MB_LUT4__parameterized31_846                                      |     1|
|377   |                  \Set_DFF.PC_IF_DFF                                                           |MB_FDSE_847                                                       |     1|
|378   |                \All_Bits.Using_FPGA.PC_GEN[10].PC_Bit_I                                       |PC_Bit__parameterized2_629                                        |     8|
|379   |                  MUXCY_XOR_I                                                                  |microblaze_v10_0_7_MB_MUXCY_XORCY_836                             |     2|
|380   |                  NewPC_Mux                                                                    |MB_LUT4__parameterized33_837                                      |     2|
|381   |                  PC_EX_DFF                                                                    |MB_FDE_838                                                        |     1|
|382   |                  PC_OF_Buffer                                                                 |microblaze_v10_0_7_MB_SRL16E_839                                  |     1|
|383   |                  SUM_I                                                                        |MB_LUT4__parameterized31_840                                      |     1|
|384   |                  \Set_DFF.PC_IF_DFF                                                           |MB_FDSE_841                                                       |     1|
|385   |                \All_Bits.Using_FPGA.PC_GEN[11].PC_Bit_I                                       |PC_Bit__parameterized2_630                                        |     8|
|386   |                  MUXCY_XOR_I                                                                  |microblaze_v10_0_7_MB_MUXCY_XORCY_830                             |     2|
|387   |                  NewPC_Mux                                                                    |MB_LUT4__parameterized33_831                                      |     2|
|388   |                  PC_EX_DFF                                                                    |MB_FDE_832                                                        |     1|
|389   |                  PC_OF_Buffer                                                                 |microblaze_v10_0_7_MB_SRL16E_833                                  |     1|
|390   |                  SUM_I                                                                        |MB_LUT4__parameterized31_834                                      |     1|
|391   |                  \Set_DFF.PC_IF_DFF                                                           |MB_FDSE_835                                                       |     1|
|392   |                \All_Bits.Using_FPGA.PC_GEN[12].PC_Bit_I                                       |PC_Bit__parameterized2_631                                        |     8|
|393   |                  MUXCY_XOR_I                                                                  |microblaze_v10_0_7_MB_MUXCY_XORCY_824                             |     2|
|394   |                  NewPC_Mux                                                                    |MB_LUT4__parameterized33_825                                      |     2|
|395   |                  PC_EX_DFF                                                                    |MB_FDE_826                                                        |     1|
|396   |                  PC_OF_Buffer                                                                 |microblaze_v10_0_7_MB_SRL16E_827                                  |     1|
|397   |                  SUM_I                                                                        |MB_LUT4__parameterized31_828                                      |     1|
|398   |                  \Set_DFF.PC_IF_DFF                                                           |MB_FDSE_829                                                       |     1|
|399   |                \All_Bits.Using_FPGA.PC_GEN[13].PC_Bit_I                                       |PC_Bit__parameterized2_632                                        |     8|
|400   |                  MUXCY_XOR_I                                                                  |microblaze_v10_0_7_MB_MUXCY_XORCY_818                             |     2|
|401   |                  NewPC_Mux                                                                    |MB_LUT4__parameterized33_819                                      |     2|
|402   |                  PC_EX_DFF                                                                    |MB_FDE_820                                                        |     1|
|403   |                  PC_OF_Buffer                                                                 |microblaze_v10_0_7_MB_SRL16E_821                                  |     1|
|404   |                  SUM_I                                                                        |MB_LUT4__parameterized31_822                                      |     1|
|405   |                  \Set_DFF.PC_IF_DFF                                                           |MB_FDSE_823                                                       |     1|
|406   |                \All_Bits.Using_FPGA.PC_GEN[14].PC_Bit_I                                       |PC_Bit__parameterized2_633                                        |     8|
|407   |                  MUXCY_XOR_I                                                                  |microblaze_v10_0_7_MB_MUXCY_XORCY_812                             |     2|
|408   |                  NewPC_Mux                                                                    |MB_LUT4__parameterized33_813                                      |     2|
|409   |                  PC_EX_DFF                                                                    |MB_FDE_814                                                        |     1|
|410   |                  PC_OF_Buffer                                                                 |microblaze_v10_0_7_MB_SRL16E_815                                  |     1|
|411   |                  SUM_I                                                                        |MB_LUT4__parameterized31_816                                      |     1|
|412   |                  \Set_DFF.PC_IF_DFF                                                           |MB_FDSE_817                                                       |     1|
|413   |                \All_Bits.Using_FPGA.PC_GEN[15].PC_Bit_I                                       |PC_Bit__parameterized2_634                                        |    10|
|414   |                  MUXCY_XOR_I                                                                  |microblaze_v10_0_7_MB_MUXCY_XORCY_806                             |     2|
|415   |                  NewPC_Mux                                                                    |MB_LUT4__parameterized33_807                                      |     4|
|416   |                  PC_EX_DFF                                                                    |MB_FDE_808                                                        |     1|
|417   |                  PC_OF_Buffer                                                                 |microblaze_v10_0_7_MB_SRL16E_809                                  |     1|
|418   |                  SUM_I                                                                        |MB_LUT4__parameterized31_810                                      |     1|
|419   |                  \Set_DFF.PC_IF_DFF                                                           |MB_FDSE_811                                                       |     1|
|420   |                \All_Bits.Using_FPGA.PC_GEN[16].PC_Bit_I                                       |PC_Bit__parameterized2_635                                        |     8|
|421   |                  MUXCY_XOR_I                                                                  |microblaze_v10_0_7_MB_MUXCY_XORCY_800                             |     2|
|422   |                  NewPC_Mux                                                                    |MB_LUT4__parameterized33_801                                      |     2|
|423   |                  PC_EX_DFF                                                                    |MB_FDE_802                                                        |     1|
|424   |                  PC_OF_Buffer                                                                 |microblaze_v10_0_7_MB_SRL16E_803                                  |     1|
|425   |                  SUM_I                                                                        |MB_LUT4__parameterized31_804                                      |     1|
|426   |                  \Set_DFF.PC_IF_DFF                                                           |MB_FDSE_805                                                       |     1|
|427   |                \All_Bits.Using_FPGA.PC_GEN[17].PC_Bit_I                                       |PC_Bit__parameterized2_636                                        |     8|
|428   |                  MUXCY_XOR_I                                                                  |microblaze_v10_0_7_MB_MUXCY_XORCY_794                             |     2|
|429   |                  NewPC_Mux                                                                    |MB_LUT4__parameterized33_795                                      |     2|
|430   |                  PC_EX_DFF                                                                    |MB_FDE_796                                                        |     1|
|431   |                  PC_OF_Buffer                                                                 |microblaze_v10_0_7_MB_SRL16E_797                                  |     1|
|432   |                  SUM_I                                                                        |MB_LUT4__parameterized31_798                                      |     1|
|433   |                  \Set_DFF.PC_IF_DFF                                                           |MB_FDSE_799                                                       |     1|
|434   |                \All_Bits.Using_FPGA.PC_GEN[18].PC_Bit_I                                       |PC_Bit__parameterized2_637                                        |     8|
|435   |                  MUXCY_XOR_I                                                                  |microblaze_v10_0_7_MB_MUXCY_XORCY_788                             |     2|
|436   |                  NewPC_Mux                                                                    |MB_LUT4__parameterized33_789                                      |     2|
|437   |                  PC_EX_DFF                                                                    |MB_FDE_790                                                        |     1|
|438   |                  PC_OF_Buffer                                                                 |microblaze_v10_0_7_MB_SRL16E_791                                  |     1|
|439   |                  SUM_I                                                                        |MB_LUT4__parameterized31_792                                      |     1|
|440   |                  \Set_DFF.PC_IF_DFF                                                           |MB_FDSE_793                                                       |     1|
|441   |                \All_Bits.Using_FPGA.PC_GEN[19].PC_Bit_I                                       |PC_Bit__parameterized2_638                                        |     8|
|442   |                  MUXCY_XOR_I                                                                  |microblaze_v10_0_7_MB_MUXCY_XORCY_782                             |     2|
|443   |                  NewPC_Mux                                                                    |MB_LUT4__parameterized33_783                                      |     2|
|444   |                  PC_EX_DFF                                                                    |MB_FDE_784                                                        |     1|
|445   |                  PC_OF_Buffer                                                                 |microblaze_v10_0_7_MB_SRL16E_785                                  |     1|
|446   |                  SUM_I                                                                        |MB_LUT4__parameterized31_786                                      |     1|
|447   |                  \Set_DFF.PC_IF_DFF                                                           |MB_FDSE_787                                                       |     1|
|448   |                \All_Bits.Using_FPGA.PC_GEN[1].PC_Bit_I                                        |PC_Bit__parameterized2_639                                        |     9|
|449   |                  MUXCY_XOR_I                                                                  |microblaze_v10_0_7_MB_MUXCY_XORCY_776                             |     2|
|450   |                  NewPC_Mux                                                                    |MB_LUT4__parameterized33_777                                      |     3|
|451   |                  PC_EX_DFF                                                                    |MB_FDE_778                                                        |     1|
|452   |                  PC_OF_Buffer                                                                 |microblaze_v10_0_7_MB_SRL16E_779                                  |     1|
|453   |                  SUM_I                                                                        |MB_LUT4__parameterized31_780                                      |     1|
|454   |                  \Set_DFF.PC_IF_DFF                                                           |MB_FDSE_781                                                       |     1|
|455   |                \All_Bits.Using_FPGA.PC_GEN[20].PC_Bit_I                                       |PC_Bit__parameterized2_640                                        |     8|
|456   |                  MUXCY_XOR_I                                                                  |microblaze_v10_0_7_MB_MUXCY_XORCY_770                             |     2|
|457   |                  NewPC_Mux                                                                    |MB_LUT4__parameterized33_771                                      |     2|
|458   |                  PC_EX_DFF                                                                    |MB_FDE_772                                                        |     1|
|459   |                  PC_OF_Buffer                                                                 |microblaze_v10_0_7_MB_SRL16E_773                                  |     1|
|460   |                  SUM_I                                                                        |MB_LUT4__parameterized31_774                                      |     1|
|461   |                  \Set_DFF.PC_IF_DFF                                                           |MB_FDSE_775                                                       |     1|
|462   |                \All_Bits.Using_FPGA.PC_GEN[21].PC_Bit_I                                       |PC_Bit__parameterized2_641                                        |     8|
|463   |                  MUXCY_XOR_I                                                                  |microblaze_v10_0_7_MB_MUXCY_XORCY_764                             |     2|
|464   |                  NewPC_Mux                                                                    |MB_LUT4__parameterized33_765                                      |     2|
|465   |                  PC_EX_DFF                                                                    |MB_FDE_766                                                        |     1|
|466   |                  PC_OF_Buffer                                                                 |microblaze_v10_0_7_MB_SRL16E_767                                  |     1|
|467   |                  SUM_I                                                                        |MB_LUT4__parameterized31_768                                      |     1|
|468   |                  \Set_DFF.PC_IF_DFF                                                           |MB_FDSE_769                                                       |     1|
|469   |                \All_Bits.Using_FPGA.PC_GEN[22].PC_Bit_I                                       |PC_Bit__parameterized2_642                                        |     8|
|470   |                  MUXCY_XOR_I                                                                  |microblaze_v10_0_7_MB_MUXCY_XORCY_758                             |     2|
|471   |                  NewPC_Mux                                                                    |MB_LUT4__parameterized33_759                                      |     2|
|472   |                  PC_EX_DFF                                                                    |MB_FDE_760                                                        |     1|
|473   |                  PC_OF_Buffer                                                                 |microblaze_v10_0_7_MB_SRL16E_761                                  |     1|
|474   |                  SUM_I                                                                        |MB_LUT4__parameterized31_762                                      |     1|
|475   |                  \Set_DFF.PC_IF_DFF                                                           |MB_FDSE_763                                                       |     1|
|476   |                \All_Bits.Using_FPGA.PC_GEN[23].PC_Bit_I                                       |PC_Bit__parameterized2_643                                        |     8|
|477   |                  MUXCY_XOR_I                                                                  |microblaze_v10_0_7_MB_MUXCY_XORCY_752                             |     2|
|478   |                  NewPC_Mux                                                                    |MB_LUT4__parameterized33_753                                      |     2|
|479   |                  PC_EX_DFF                                                                    |MB_FDE_754                                                        |     1|
|480   |                  PC_OF_Buffer                                                                 |microblaze_v10_0_7_MB_SRL16E_755                                  |     1|
|481   |                  SUM_I                                                                        |MB_LUT4__parameterized31_756                                      |     1|
|482   |                  \Set_DFF.PC_IF_DFF                                                           |MB_FDSE_757                                                       |     1|
|483   |                \All_Bits.Using_FPGA.PC_GEN[24].PC_Bit_I                                       |PC_Bit__parameterized2_644                                        |     8|
|484   |                  MUXCY_XOR_I                                                                  |microblaze_v10_0_7_MB_MUXCY_XORCY_746                             |     2|
|485   |                  NewPC_Mux                                                                    |MB_LUT4__parameterized33_747                                      |     2|
|486   |                  PC_EX_DFF                                                                    |MB_FDE_748                                                        |     1|
|487   |                  PC_OF_Buffer                                                                 |microblaze_v10_0_7_MB_SRL16E_749                                  |     1|
|488   |                  SUM_I                                                                        |MB_LUT4__parameterized31_750                                      |     1|
|489   |                  \Set_DFF.PC_IF_DFF                                                           |MB_FDSE_751                                                       |     1|
|490   |                \All_Bits.Using_FPGA.PC_GEN[25].PC_Bit_I                                       |PC_Bit__parameterized2_645                                        |     9|
|491   |                  MUXCY_XOR_I                                                                  |microblaze_v10_0_7_MB_MUXCY_XORCY_740                             |     2|
|492   |                  NewPC_Mux                                                                    |MB_LUT4__parameterized33_741                                      |     2|
|493   |                  PC_EX_DFF                                                                    |MB_FDE_742                                                        |     1|
|494   |                  PC_OF_Buffer                                                                 |microblaze_v10_0_7_MB_SRL16E_743                                  |     2|
|495   |                  SUM_I                                                                        |MB_LUT4__parameterized31_744                                      |     1|
|496   |                  \Set_DFF.PC_IF_DFF                                                           |MB_FDSE_745                                                       |     1|
|497   |                \All_Bits.Using_FPGA.PC_GEN[26].PC_Bit_I                                       |PC_Bit__parameterized2_646                                        |     8|
|498   |                  MUXCY_XOR_I                                                                  |microblaze_v10_0_7_MB_MUXCY_XORCY_734                             |     2|
|499   |                  NewPC_Mux                                                                    |MB_LUT4__parameterized33_735                                      |     2|
|500   |                  PC_EX_DFF                                                                    |MB_FDE_736                                                        |     1|
|501   |                  PC_OF_Buffer                                                                 |microblaze_v10_0_7_MB_SRL16E_737                                  |     1|
|502   |                  SUM_I                                                                        |MB_LUT4__parameterized31_738                                      |     1|
|503   |                  \Set_DFF.PC_IF_DFF                                                           |MB_FDSE_739                                                       |     1|
|504   |                \All_Bits.Using_FPGA.PC_GEN[27].PC_Bit_I                                       |PC_Bit__parameterized2_647                                        |     9|
|505   |                  MUXCY_XOR_I                                                                  |microblaze_v10_0_7_MB_MUXCY_XORCY_728                             |     2|
|506   |                  NewPC_Mux                                                                    |MB_LUT4__parameterized33_729                                      |     2|
|507   |                  PC_EX_DFF                                                                    |MB_FDE_730                                                        |     1|
|508   |                  PC_OF_Buffer                                                                 |microblaze_v10_0_7_MB_SRL16E_731                                  |     2|
|509   |                  SUM_I                                                                        |MB_LUT4__parameterized31_732                                      |     1|
|510   |                  \Set_DFF.PC_IF_DFF                                                           |MB_FDSE_733                                                       |     1|
|511   |                \All_Bits.Using_FPGA.PC_GEN[28].PC_Bit_I                                       |PC_Bit__parameterized2_648                                        |     8|
|512   |                  MUXCY_XOR_I                                                                  |microblaze_v10_0_7_MB_MUXCY_XORCY_722                             |     2|
|513   |                  NewPC_Mux                                                                    |MB_LUT4__parameterized33_723                                      |     2|
|514   |                  PC_EX_DFF                                                                    |MB_FDE_724                                                        |     1|
|515   |                  PC_OF_Buffer                                                                 |microblaze_v10_0_7_MB_SRL16E_725                                  |     1|
|516   |                  SUM_I                                                                        |MB_LUT4__parameterized31_726                                      |     1|
|517   |                  \Set_DFF.PC_IF_DFF                                                           |MB_FDSE_727                                                       |     1|
|518   |                \All_Bits.Using_FPGA.PC_GEN[29].PC_Bit_I                                       |PC_Bit__parameterized2_649                                        |     8|
|519   |                  MUXCY_XOR_I                                                                  |microblaze_v10_0_7_MB_MUXCY_XORCY_716                             |     2|
|520   |                  NewPC_Mux                                                                    |MB_LUT4__parameterized33_717                                      |     2|
|521   |                  PC_EX_DFF                                                                    |MB_FDE_718                                                        |     1|
|522   |                  PC_OF_Buffer                                                                 |microblaze_v10_0_7_MB_SRL16E_719                                  |     1|
|523   |                  SUM_I                                                                        |MB_LUT4__parameterized31_720                                      |     1|
|524   |                  \Set_DFF.PC_IF_DFF                                                           |MB_FDSE_721                                                       |     1|
|525   |                \All_Bits.Using_FPGA.PC_GEN[2].PC_Bit_I                                        |PC_Bit__parameterized2_650                                        |     8|
|526   |                  MUXCY_XOR_I                                                                  |microblaze_v10_0_7_MB_MUXCY_XORCY_710                             |     2|
|527   |                  NewPC_Mux                                                                    |MB_LUT4__parameterized33_711                                      |     2|
|528   |                  PC_EX_DFF                                                                    |MB_FDE_712                                                        |     1|
|529   |                  PC_OF_Buffer                                                                 |microblaze_v10_0_7_MB_SRL16E_713                                  |     1|
|530   |                  SUM_I                                                                        |MB_LUT4__parameterized31_714                                      |     1|
|531   |                  \Set_DFF.PC_IF_DFF                                                           |MB_FDSE_715                                                       |     1|
|532   |                \All_Bits.Using_FPGA.PC_GEN[30].PC_Bit_I                                       |PC_Bit                                                            |     7|
|533   |                  MUXCY_XOR_I                                                                  |microblaze_v10_0_7_MB_MUXCY_XORCY_704                             |     2|
|534   |                  NewPC_Mux                                                                    |MB_LUT4__parameterized33_705                                      |     1|
|535   |                  PC_EX_DFF                                                                    |MB_FDE_706                                                        |     1|
|536   |                  PC_OF_Buffer                                                                 |microblaze_v10_0_7_MB_SRL16E_707                                  |     1|
|537   |                  \Reset_DFF.PC_IF_DFF                                                         |microblaze_v10_0_7_MB_FDRE_708                                    |     1|
|538   |                  SUM_I                                                                        |MB_LUT4__parameterized31_709                                      |     1|
|539   |                \All_Bits.Using_FPGA.PC_GEN[31].PC_Bit_I                                       |PC_Bit_651                                                        |     8|
|540   |                  MUXCY_XOR_I                                                                  |microblaze_v10_0_7_MB_MUXCY_XORCY_698                             |     2|
|541   |                  NewPC_Mux                                                                    |MB_LUT4__parameterized33_699                                      |     1|
|542   |                  PC_EX_DFF                                                                    |MB_FDE_700                                                        |     1|
|543   |                  PC_OF_Buffer                                                                 |microblaze_v10_0_7_MB_SRL16E_701                                  |     2|
|544   |                  \Reset_DFF.PC_IF_DFF                                                         |microblaze_v10_0_7_MB_FDRE_702                                    |     1|
|545   |                  SUM_I                                                                        |MB_LUT4__parameterized31_703                                      |     1|
|546   |                \All_Bits.Using_FPGA.PC_GEN[3].PC_Bit_I                                        |PC_Bit__parameterized2_652                                        |     8|
|547   |                  MUXCY_XOR_I                                                                  |microblaze_v10_0_7_MB_MUXCY_XORCY_692                             |     2|
|548   |                  NewPC_Mux                                                                    |MB_LUT4__parameterized33_693                                      |     2|
|549   |                  PC_EX_DFF                                                                    |MB_FDE_694                                                        |     1|
|550   |                  PC_OF_Buffer                                                                 |microblaze_v10_0_7_MB_SRL16E_695                                  |     1|
|551   |                  SUM_I                                                                        |MB_LUT4__parameterized31_696                                      |     1|
|552   |                  \Set_DFF.PC_IF_DFF                                                           |MB_FDSE_697                                                       |     1|
|553   |                \All_Bits.Using_FPGA.PC_GEN[4].PC_Bit_I                                        |PC_Bit__parameterized2_653                                        |     8|
|554   |                  MUXCY_XOR_I                                                                  |microblaze_v10_0_7_MB_MUXCY_XORCY_686                             |     2|
|555   |                  NewPC_Mux                                                                    |MB_LUT4__parameterized33_687                                      |     2|
|556   |                  PC_EX_DFF                                                                    |MB_FDE_688                                                        |     1|
|557   |                  PC_OF_Buffer                                                                 |microblaze_v10_0_7_MB_SRL16E_689                                  |     1|
|558   |                  SUM_I                                                                        |MB_LUT4__parameterized31_690                                      |     1|
|559   |                  \Set_DFF.PC_IF_DFF                                                           |MB_FDSE_691                                                       |     1|
|560   |                \All_Bits.Using_FPGA.PC_GEN[5].PC_Bit_I                                        |PC_Bit__parameterized2_654                                        |     8|
|561   |                  MUXCY_XOR_I                                                                  |microblaze_v10_0_7_MB_MUXCY_XORCY_680                             |     2|
|562   |                  NewPC_Mux                                                                    |MB_LUT4__parameterized33_681                                      |     2|
|563   |                  PC_EX_DFF                                                                    |MB_FDE_682                                                        |     1|
|564   |                  PC_OF_Buffer                                                                 |microblaze_v10_0_7_MB_SRL16E_683                                  |     1|
|565   |                  SUM_I                                                                        |MB_LUT4__parameterized31_684                                      |     1|
|566   |                  \Set_DFF.PC_IF_DFF                                                           |MB_FDSE_685                                                       |     1|
|567   |                \All_Bits.Using_FPGA.PC_GEN[6].PC_Bit_I                                        |PC_Bit__parameterized2_655                                        |     8|
|568   |                  MUXCY_XOR_I                                                                  |microblaze_v10_0_7_MB_MUXCY_XORCY_674                             |     2|
|569   |                  NewPC_Mux                                                                    |MB_LUT4__parameterized33_675                                      |     2|
|570   |                  PC_EX_DFF                                                                    |MB_FDE_676                                                        |     1|
|571   |                  PC_OF_Buffer                                                                 |microblaze_v10_0_7_MB_SRL16E_677                                  |     1|
|572   |                  SUM_I                                                                        |MB_LUT4__parameterized31_678                                      |     1|
|573   |                  \Set_DFF.PC_IF_DFF                                                           |MB_FDSE_679                                                       |     1|
|574   |                \All_Bits.Using_FPGA.PC_GEN[7].PC_Bit_I                                        |PC_Bit__parameterized2_656                                        |     9|
|575   |                  MUXCY_XOR_I                                                                  |microblaze_v10_0_7_MB_MUXCY_XORCY_668                             |     2|
|576   |                  NewPC_Mux                                                                    |MB_LUT4__parameterized33_669                                      |     3|
|577   |                  PC_EX_DFF                                                                    |MB_FDE_670                                                        |     1|
|578   |                  PC_OF_Buffer                                                                 |microblaze_v10_0_7_MB_SRL16E_671                                  |     1|
|579   |                  SUM_I                                                                        |MB_LUT4__parameterized31_672                                      |     1|
|580   |                  \Set_DFF.PC_IF_DFF                                                           |MB_FDSE_673                                                       |     1|
|581   |                \All_Bits.Using_FPGA.PC_GEN[8].PC_Bit_I                                        |PC_Bit__parameterized2_657                                        |     8|
|582   |                  MUXCY_XOR_I                                                                  |microblaze_v10_0_7_MB_MUXCY_XORCY_662                             |     2|
|583   |                  NewPC_Mux                                                                    |MB_LUT4__parameterized33_663                                      |     2|
|584   |                  PC_EX_DFF                                                                    |MB_FDE_664                                                        |     1|
|585   |                  PC_OF_Buffer                                                                 |microblaze_v10_0_7_MB_SRL16E_665                                  |     1|
|586   |                  SUM_I                                                                        |MB_LUT4__parameterized31_666                                      |     1|
|587   |                  \Set_DFF.PC_IF_DFF                                                           |MB_FDSE_667                                                       |     1|
|588   |                \All_Bits.Using_FPGA.PC_GEN[9].PC_Bit_I                                        |PC_Bit__parameterized2_658                                        |     8|
|589   |                  MUXCY_XOR_I                                                                  |microblaze_v10_0_7_MB_MUXCY_XORCY_659                             |     2|
|590   |                  NewPC_Mux                                                                    |MB_LUT4__parameterized33                                          |     2|
|591   |                  PC_EX_DFF                                                                    |MB_FDE                                                            |     1|
|592   |                  PC_OF_Buffer                                                                 |microblaze_v10_0_7_MB_SRL16E_660                                  |     1|
|593   |                  SUM_I                                                                        |MB_LUT4__parameterized31                                          |     1|
|594   |                  \Set_DFF.PC_IF_DFF                                                           |MB_FDSE_661                                                       |     1|
|595   |              Register_File_I                                                                  |Register_File                                                     |    64|
|596   |                \Using_FPGA.Gen_RegFile[0].Register_File_Bit_I                                 |Register_File_Bit                                                 |     2|
|597   |                  RegFile_X1                                                                   |MB_RAM32X1D_627                                                   |     1|
|598   |                  RegFile_X2                                                                   |MB_RAM32X1D_628                                                   |     1|
|599   |                \Using_FPGA.Gen_RegFile[10].Register_File_Bit_I                                |Register_File_Bit_535                                             |     2|
|600   |                  RegFile_X1                                                                   |MB_RAM32X1D_625                                                   |     1|
|601   |                  RegFile_X2                                                                   |MB_RAM32X1D_626                                                   |     1|
|602   |                \Using_FPGA.Gen_RegFile[11].Register_File_Bit_I                                |Register_File_Bit_536                                             |     2|
|603   |                  RegFile_X1                                                                   |MB_RAM32X1D_623                                                   |     1|
|604   |                  RegFile_X2                                                                   |MB_RAM32X1D_624                                                   |     1|
|605   |                \Using_FPGA.Gen_RegFile[12].Register_File_Bit_I                                |Register_File_Bit_537                                             |     2|
|606   |                  RegFile_X1                                                                   |MB_RAM32X1D_621                                                   |     1|
|607   |                  RegFile_X2                                                                   |MB_RAM32X1D_622                                                   |     1|
|608   |                \Using_FPGA.Gen_RegFile[13].Register_File_Bit_I                                |Register_File_Bit_538                                             |     2|
|609   |                  RegFile_X1                                                                   |MB_RAM32X1D_619                                                   |     1|
|610   |                  RegFile_X2                                                                   |MB_RAM32X1D_620                                                   |     1|
|611   |                \Using_FPGA.Gen_RegFile[14].Register_File_Bit_I                                |Register_File_Bit_539                                             |     2|
|612   |                  RegFile_X1                                                                   |MB_RAM32X1D_617                                                   |     1|
|613   |                  RegFile_X2                                                                   |MB_RAM32X1D_618                                                   |     1|
|614   |                \Using_FPGA.Gen_RegFile[15].Register_File_Bit_I                                |Register_File_Bit_540                                             |     2|
|615   |                  RegFile_X1                                                                   |MB_RAM32X1D_615                                                   |     1|
|616   |                  RegFile_X2                                                                   |MB_RAM32X1D_616                                                   |     1|
|617   |                \Using_FPGA.Gen_RegFile[16].Register_File_Bit_I                                |Register_File_Bit_541                                             |     2|
|618   |                  RegFile_X1                                                                   |MB_RAM32X1D_613                                                   |     1|
|619   |                  RegFile_X2                                                                   |MB_RAM32X1D_614                                                   |     1|
|620   |                \Using_FPGA.Gen_RegFile[17].Register_File_Bit_I                                |Register_File_Bit_542                                             |     2|
|621   |                  RegFile_X1                                                                   |MB_RAM32X1D_611                                                   |     1|
|622   |                  RegFile_X2                                                                   |MB_RAM32X1D_612                                                   |     1|
|623   |                \Using_FPGA.Gen_RegFile[18].Register_File_Bit_I                                |Register_File_Bit_543                                             |     2|
|624   |                  RegFile_X1                                                                   |MB_RAM32X1D_609                                                   |     1|
|625   |                  RegFile_X2                                                                   |MB_RAM32X1D_610                                                   |     1|
|626   |                \Using_FPGA.Gen_RegFile[19].Register_File_Bit_I                                |Register_File_Bit_544                                             |     2|
|627   |                  RegFile_X1                                                                   |MB_RAM32X1D_607                                                   |     1|
|628   |                  RegFile_X2                                                                   |MB_RAM32X1D_608                                                   |     1|
|629   |                \Using_FPGA.Gen_RegFile[1].Register_File_Bit_I                                 |Register_File_Bit_545                                             |     2|
|630   |                  RegFile_X1                                                                   |MB_RAM32X1D_605                                                   |     1|
|631   |                  RegFile_X2                                                                   |MB_RAM32X1D_606                                                   |     1|
|632   |                \Using_FPGA.Gen_RegFile[20].Register_File_Bit_I                                |Register_File_Bit_546                                             |     2|
|633   |                  RegFile_X1                                                                   |MB_RAM32X1D_603                                                   |     1|
|634   |                  RegFile_X2                                                                   |MB_RAM32X1D_604                                                   |     1|
|635   |                \Using_FPGA.Gen_RegFile[21].Register_File_Bit_I                                |Register_File_Bit_547                                             |     2|
|636   |                  RegFile_X1                                                                   |MB_RAM32X1D_601                                                   |     1|
|637   |                  RegFile_X2                                                                   |MB_RAM32X1D_602                                                   |     1|
|638   |                \Using_FPGA.Gen_RegFile[22].Register_File_Bit_I                                |Register_File_Bit_548                                             |     2|
|639   |                  RegFile_X1                                                                   |MB_RAM32X1D_599                                                   |     1|
|640   |                  RegFile_X2                                                                   |MB_RAM32X1D_600                                                   |     1|
|641   |                \Using_FPGA.Gen_RegFile[23].Register_File_Bit_I                                |Register_File_Bit_549                                             |     2|
|642   |                  RegFile_X1                                                                   |MB_RAM32X1D_597                                                   |     1|
|643   |                  RegFile_X2                                                                   |MB_RAM32X1D_598                                                   |     1|
|644   |                \Using_FPGA.Gen_RegFile[24].Register_File_Bit_I                                |Register_File_Bit_550                                             |     2|
|645   |                  RegFile_X1                                                                   |MB_RAM32X1D_595                                                   |     1|
|646   |                  RegFile_X2                                                                   |MB_RAM32X1D_596                                                   |     1|
|647   |                \Using_FPGA.Gen_RegFile[25].Register_File_Bit_I                                |Register_File_Bit_551                                             |     2|
|648   |                  RegFile_X1                                                                   |MB_RAM32X1D_593                                                   |     1|
|649   |                  RegFile_X2                                                                   |MB_RAM32X1D_594                                                   |     1|
|650   |                \Using_FPGA.Gen_RegFile[26].Register_File_Bit_I                                |Register_File_Bit_552                                             |     2|
|651   |                  RegFile_X1                                                                   |MB_RAM32X1D_591                                                   |     1|
|652   |                  RegFile_X2                                                                   |MB_RAM32X1D_592                                                   |     1|
|653   |                \Using_FPGA.Gen_RegFile[27].Register_File_Bit_I                                |Register_File_Bit_553                                             |     2|
|654   |                  RegFile_X1                                                                   |MB_RAM32X1D_589                                                   |     1|
|655   |                  RegFile_X2                                                                   |MB_RAM32X1D_590                                                   |     1|
|656   |                \Using_FPGA.Gen_RegFile[28].Register_File_Bit_I                                |Register_File_Bit_554                                             |     2|
|657   |                  RegFile_X1                                                                   |MB_RAM32X1D_587                                                   |     1|
|658   |                  RegFile_X2                                                                   |MB_RAM32X1D_588                                                   |     1|
|659   |                \Using_FPGA.Gen_RegFile[29].Register_File_Bit_I                                |Register_File_Bit_555                                             |     2|
|660   |                  RegFile_X1                                                                   |MB_RAM32X1D_585                                                   |     1|
|661   |                  RegFile_X2                                                                   |MB_RAM32X1D_586                                                   |     1|
|662   |                \Using_FPGA.Gen_RegFile[2].Register_File_Bit_I                                 |Register_File_Bit_556                                             |     2|
|663   |                  RegFile_X1                                                                   |MB_RAM32X1D_583                                                   |     1|
|664   |                  RegFile_X2                                                                   |MB_RAM32X1D_584                                                   |     1|
|665   |                \Using_FPGA.Gen_RegFile[30].Register_File_Bit_I                                |Register_File_Bit_557                                             |     2|
|666   |                  RegFile_X1                                                                   |MB_RAM32X1D_581                                                   |     1|
|667   |                  RegFile_X2                                                                   |MB_RAM32X1D_582                                                   |     1|
|668   |                \Using_FPGA.Gen_RegFile[31].Register_File_Bit_I                                |Register_File_Bit_558                                             |     2|
|669   |                  RegFile_X1                                                                   |MB_RAM32X1D_579                                                   |     1|
|670   |                  RegFile_X2                                                                   |MB_RAM32X1D_580                                                   |     1|
|671   |                \Using_FPGA.Gen_RegFile[3].Register_File_Bit_I                                 |Register_File_Bit_559                                             |     2|
|672   |                  RegFile_X1                                                                   |MB_RAM32X1D_577                                                   |     1|
|673   |                  RegFile_X2                                                                   |MB_RAM32X1D_578                                                   |     1|
|674   |                \Using_FPGA.Gen_RegFile[4].Register_File_Bit_I                                 |Register_File_Bit_560                                             |     2|
|675   |                  RegFile_X1                                                                   |MB_RAM32X1D_575                                                   |     1|
|676   |                  RegFile_X2                                                                   |MB_RAM32X1D_576                                                   |     1|
|677   |                \Using_FPGA.Gen_RegFile[5].Register_File_Bit_I                                 |Register_File_Bit_561                                             |     2|
|678   |                  RegFile_X1                                                                   |MB_RAM32X1D_573                                                   |     1|
|679   |                  RegFile_X2                                                                   |MB_RAM32X1D_574                                                   |     1|
|680   |                \Using_FPGA.Gen_RegFile[6].Register_File_Bit_I                                 |Register_File_Bit_562                                             |     2|
|681   |                  RegFile_X1                                                                   |MB_RAM32X1D_571                                                   |     1|
|682   |                  RegFile_X2                                                                   |MB_RAM32X1D_572                                                   |     1|
|683   |                \Using_FPGA.Gen_RegFile[7].Register_File_Bit_I                                 |Register_File_Bit_563                                             |     2|
|684   |                  RegFile_X1                                                                   |MB_RAM32X1D_569                                                   |     1|
|685   |                  RegFile_X2                                                                   |MB_RAM32X1D_570                                                   |     1|
|686   |                \Using_FPGA.Gen_RegFile[8].Register_File_Bit_I                                 |Register_File_Bit_564                                             |     2|
|687   |                  RegFile_X1                                                                   |MB_RAM32X1D_567                                                   |     1|
|688   |                  RegFile_X2                                                                   |MB_RAM32X1D_568                                                   |     1|
|689   |                \Using_FPGA.Gen_RegFile[9].Register_File_Bit_I                                 |Register_File_Bit_565                                             |     2|
|690   |                  RegFile_X1                                                                   |MB_RAM32X1D                                                       |     1|
|691   |                  RegFile_X2                                                                   |MB_RAM32X1D_566                                                   |     1|
|692   |              Result_Mux_I                                                                     |Result_Mux                                                        |   101|
|693   |                \Result_Mux_Bits[0].Result_Mux_Bit_I                                           |Result_Mux_Bit                                                    |     3|
|694   |                  Data_Shift_Mux                                                               |microblaze_v10_0_7_MB_LUT6__parameterized0_532                    |     1|
|695   |                  EX_Result_DFF                                                                |MB_FD_533                                                         |     1|
|696   |                  Mul_ALU_Mux                                                                  |MB_LUT4__parameterized29_534                                      |     1|
|697   |                \Result_Mux_Bits[10].Result_Mux_Bit_I                                          |Result_Mux_Bit_411                                                |     3|
|698   |                  Data_Shift_Mux                                                               |microblaze_v10_0_7_MB_LUT6__parameterized0_529                    |     1|
|699   |                  EX_Result_DFF                                                                |MB_FD_530                                                         |     1|
|700   |                  Mul_ALU_Mux                                                                  |MB_LUT4__parameterized29_531                                      |     1|
|701   |                \Result_Mux_Bits[11].Result_Mux_Bit_I                                          |Result_Mux_Bit_412                                                |     3|
|702   |                  Data_Shift_Mux                                                               |microblaze_v10_0_7_MB_LUT6__parameterized0_526                    |     1|
|703   |                  EX_Result_DFF                                                                |MB_FD_527                                                         |     1|
|704   |                  Mul_ALU_Mux                                                                  |MB_LUT4__parameterized29_528                                      |     1|
|705   |                \Result_Mux_Bits[12].Result_Mux_Bit_I                                          |Result_Mux_Bit_413                                                |     3|
|706   |                  Data_Shift_Mux                                                               |microblaze_v10_0_7_MB_LUT6__parameterized0_523                    |     1|
|707   |                  EX_Result_DFF                                                                |MB_FD_524                                                         |     1|
|708   |                  Mul_ALU_Mux                                                                  |MB_LUT4__parameterized29_525                                      |     1|
|709   |                \Result_Mux_Bits[13].Result_Mux_Bit_I                                          |Result_Mux_Bit_414                                                |     3|
|710   |                  Data_Shift_Mux                                                               |microblaze_v10_0_7_MB_LUT6__parameterized0_520                    |     1|
|711   |                  EX_Result_DFF                                                                |MB_FD_521                                                         |     1|
|712   |                  Mul_ALU_Mux                                                                  |MB_LUT4__parameterized29_522                                      |     1|
|713   |                \Result_Mux_Bits[14].Result_Mux_Bit_I                                          |Result_Mux_Bit_415                                                |     3|
|714   |                  Data_Shift_Mux                                                               |microblaze_v10_0_7_MB_LUT6__parameterized0_517                    |     1|
|715   |                  EX_Result_DFF                                                                |MB_FD_518                                                         |     1|
|716   |                  Mul_ALU_Mux                                                                  |MB_LUT4__parameterized29_519                                      |     1|
|717   |                \Result_Mux_Bits[15].Result_Mux_Bit_I                                          |Result_Mux_Bit_416                                                |     3|
|718   |                  Data_Shift_Mux                                                               |microblaze_v10_0_7_MB_LUT6__parameterized0_514                    |     1|
|719   |                  EX_Result_DFF                                                                |MB_FD_515                                                         |     1|
|720   |                  Mul_ALU_Mux                                                                  |MB_LUT4__parameterized29_516                                      |     1|
|721   |                \Result_Mux_Bits[16].Result_Mux_Bit_I                                          |Result_Mux_Bit_417                                                |     3|
|722   |                  Data_Shift_Mux                                                               |microblaze_v10_0_7_MB_LUT6__parameterized0_511                    |     1|
|723   |                  EX_Result_DFF                                                                |MB_FD_512                                                         |     1|
|724   |                  Mul_ALU_Mux                                                                  |MB_LUT4__parameterized29_513                                      |     1|
|725   |                \Result_Mux_Bits[17].Result_Mux_Bit_I                                          |Result_Mux_Bit_418                                                |     3|
|726   |                  Data_Shift_Mux                                                               |microblaze_v10_0_7_MB_LUT6__parameterized0_508                    |     1|
|727   |                  EX_Result_DFF                                                                |MB_FD_509                                                         |     1|
|728   |                  Mul_ALU_Mux                                                                  |MB_LUT4__parameterized29_510                                      |     1|
|729   |                \Result_Mux_Bits[18].Result_Mux_Bit_I                                          |Result_Mux_Bit_419                                                |     3|
|730   |                  Data_Shift_Mux                                                               |microblaze_v10_0_7_MB_LUT6__parameterized0_505                    |     1|
|731   |                  EX_Result_DFF                                                                |MB_FD_506                                                         |     1|
|732   |                  Mul_ALU_Mux                                                                  |MB_LUT4__parameterized29_507                                      |     1|
|733   |                \Result_Mux_Bits[19].Result_Mux_Bit_I                                          |Result_Mux_Bit_420                                                |     3|
|734   |                  Data_Shift_Mux                                                               |microblaze_v10_0_7_MB_LUT6__parameterized0_502                    |     1|
|735   |                  EX_Result_DFF                                                                |MB_FD_503                                                         |     1|
|736   |                  Mul_ALU_Mux                                                                  |MB_LUT4__parameterized29_504                                      |     1|
|737   |                \Result_Mux_Bits[1].Result_Mux_Bit_I                                           |Result_Mux_Bit_421                                                |     3|
|738   |                  Data_Shift_Mux                                                               |microblaze_v10_0_7_MB_LUT6__parameterized0_499                    |     1|
|739   |                  EX_Result_DFF                                                                |MB_FD_500                                                         |     1|
|740   |                  Mul_ALU_Mux                                                                  |MB_LUT4__parameterized29_501                                      |     1|
|741   |                \Result_Mux_Bits[20].Result_Mux_Bit_I                                          |Result_Mux_Bit_422                                                |     3|
|742   |                  Data_Shift_Mux                                                               |microblaze_v10_0_7_MB_LUT6__parameterized0_496                    |     1|
|743   |                  EX_Result_DFF                                                                |MB_FD_497                                                         |     1|
|744   |                  Mul_ALU_Mux                                                                  |MB_LUT4__parameterized29_498                                      |     1|
|745   |                \Result_Mux_Bits[21].Result_Mux_Bit_I                                          |Result_Mux_Bit_423                                                |     3|
|746   |                  Data_Shift_Mux                                                               |microblaze_v10_0_7_MB_LUT6__parameterized0_493                    |     1|
|747   |                  EX_Result_DFF                                                                |MB_FD_494                                                         |     1|
|748   |                  Mul_ALU_Mux                                                                  |MB_LUT4__parameterized29_495                                      |     1|
|749   |                \Result_Mux_Bits[22].Result_Mux_Bit_I                                          |Result_Mux_Bit_424                                                |     3|
|750   |                  Data_Shift_Mux                                                               |microblaze_v10_0_7_MB_LUT6__parameterized0_490                    |     1|
|751   |                  EX_Result_DFF                                                                |MB_FD_491                                                         |     1|
|752   |                  Mul_ALU_Mux                                                                  |MB_LUT4__parameterized29_492                                      |     1|
|753   |                \Result_Mux_Bits[23].Result_Mux_Bit_I                                          |Result_Mux_Bit_425                                                |     3|
|754   |                  Data_Shift_Mux                                                               |microblaze_v10_0_7_MB_LUT6__parameterized0_487                    |     1|
|755   |                  EX_Result_DFF                                                                |MB_FD_488                                                         |     1|
|756   |                  Mul_ALU_Mux                                                                  |MB_LUT4__parameterized29_489                                      |     1|
|757   |                \Result_Mux_Bits[24].Result_Mux_Bit_I                                          |Result_Mux_Bit_426                                                |     4|
|758   |                  Data_Shift_Mux                                                               |microblaze_v10_0_7_MB_LUT6__parameterized0_484                    |     1|
|759   |                  EX_Result_DFF                                                                |MB_FD_485                                                         |     2|
|760   |                  Mul_ALU_Mux                                                                  |MB_LUT4__parameterized29_486                                      |     1|
|761   |                \Result_Mux_Bits[25].Result_Mux_Bit_I                                          |Result_Mux_Bit_427                                                |     3|
|762   |                  Data_Shift_Mux                                                               |microblaze_v10_0_7_MB_LUT6__parameterized0_481                    |     1|
|763   |                  EX_Result_DFF                                                                |MB_FD_482                                                         |     1|
|764   |                  Mul_ALU_Mux                                                                  |MB_LUT4__parameterized29_483                                      |     1|
|765   |                \Result_Mux_Bits[26].Result_Mux_Bit_I                                          |Result_Mux_Bit_428                                                |     4|
|766   |                  Data_Shift_Mux                                                               |microblaze_v10_0_7_MB_LUT6__parameterized0_478                    |     1|
|767   |                  EX_Result_DFF                                                                |MB_FD_479                                                         |     2|
|768   |                  Mul_ALU_Mux                                                                  |MB_LUT4__parameterized29_480                                      |     1|
|769   |                \Result_Mux_Bits[27].Result_Mux_Bit_I                                          |Result_Mux_Bit_429                                                |     3|
|770   |                  Data_Shift_Mux                                                               |microblaze_v10_0_7_MB_LUT6__parameterized0_475                    |     1|
|771   |                  EX_Result_DFF                                                                |MB_FD_476                                                         |     1|
|772   |                  Mul_ALU_Mux                                                                  |MB_LUT4__parameterized29_477                                      |     1|
|773   |                \Result_Mux_Bits[28].Result_Mux_Bit_I                                          |Result_Mux_Bit_430                                                |     4|
|774   |                  Data_Shift_Mux                                                               |microblaze_v10_0_7_MB_LUT6__parameterized0_472                    |     1|
|775   |                  EX_Result_DFF                                                                |MB_FD_473                                                         |     2|
|776   |                  Mul_ALU_Mux                                                                  |MB_LUT4__parameterized29_474                                      |     1|
|777   |                \Result_Mux_Bits[29].Result_Mux_Bit_I                                          |Result_Mux_Bit_431                                                |     4|
|778   |                  Data_Shift_Mux                                                               |microblaze_v10_0_7_MB_LUT6__parameterized0_469                    |     1|
|779   |                  EX_Result_DFF                                                                |MB_FD_470                                                         |     2|
|780   |                  Mul_ALU_Mux                                                                  |MB_LUT4__parameterized29_471                                      |     1|
|781   |                \Result_Mux_Bits[2].Result_Mux_Bit_I                                           |Result_Mux_Bit_432                                                |     3|
|782   |                  Data_Shift_Mux                                                               |microblaze_v10_0_7_MB_LUT6__parameterized0_466                    |     1|
|783   |                  EX_Result_DFF                                                                |MB_FD_467                                                         |     1|
|784   |                  Mul_ALU_Mux                                                                  |MB_LUT4__parameterized29_468                                      |     1|
|785   |                \Result_Mux_Bits[30].Result_Mux_Bit_I                                          |Result_Mux_Bit_433                                                |     4|
|786   |                  Data_Shift_Mux                                                               |microblaze_v10_0_7_MB_LUT6__parameterized0_463                    |     1|
|787   |                  EX_Result_DFF                                                                |MB_FD_464                                                         |     2|
|788   |                  Mul_ALU_Mux                                                                  |MB_LUT4__parameterized29_465                                      |     1|
|789   |                \Result_Mux_Bits[31].Result_Mux_Bit_I                                          |Result_Mux_Bit_434                                                |     3|
|790   |                  Data_Shift_Mux                                                               |microblaze_v10_0_7_MB_LUT6__parameterized0_460                    |     1|
|791   |                  EX_Result_DFF                                                                |MB_FD_461                                                         |     1|
|792   |                  Mul_ALU_Mux                                                                  |MB_LUT4__parameterized29_462                                      |     1|
|793   |                \Result_Mux_Bits[3].Result_Mux_Bit_I                                           |Result_Mux_Bit_435                                                |     3|
|794   |                  Data_Shift_Mux                                                               |microblaze_v10_0_7_MB_LUT6__parameterized0_457                    |     1|
|795   |                  EX_Result_DFF                                                                |MB_FD_458                                                         |     1|
|796   |                  Mul_ALU_Mux                                                                  |MB_LUT4__parameterized29_459                                      |     1|
|797   |                \Result_Mux_Bits[4].Result_Mux_Bit_I                                           |Result_Mux_Bit_436                                                |     3|
|798   |                  Data_Shift_Mux                                                               |microblaze_v10_0_7_MB_LUT6__parameterized0_454                    |     1|
|799   |                  EX_Result_DFF                                                                |MB_FD_455                                                         |     1|
|800   |                  Mul_ALU_Mux                                                                  |MB_LUT4__parameterized29_456                                      |     1|
|801   |                \Result_Mux_Bits[5].Result_Mux_Bit_I                                           |Result_Mux_Bit_437                                                |     3|
|802   |                  Data_Shift_Mux                                                               |microblaze_v10_0_7_MB_LUT6__parameterized0_451                    |     1|
|803   |                  EX_Result_DFF                                                                |MB_FD_452                                                         |     1|
|804   |                  Mul_ALU_Mux                                                                  |MB_LUT4__parameterized29_453                                      |     1|
|805   |                \Result_Mux_Bits[6].Result_Mux_Bit_I                                           |Result_Mux_Bit_438                                                |     3|
|806   |                  Data_Shift_Mux                                                               |microblaze_v10_0_7_MB_LUT6__parameterized0_448                    |     1|
|807   |                  EX_Result_DFF                                                                |MB_FD_449                                                         |     1|
|808   |                  Mul_ALU_Mux                                                                  |MB_LUT4__parameterized29_450                                      |     1|
|809   |                \Result_Mux_Bits[7].Result_Mux_Bit_I                                           |Result_Mux_Bit_439                                                |     3|
|810   |                  Data_Shift_Mux                                                               |microblaze_v10_0_7_MB_LUT6__parameterized0_445                    |     1|
|811   |                  EX_Result_DFF                                                                |MB_FD_446                                                         |     1|
|812   |                  Mul_ALU_Mux                                                                  |MB_LUT4__parameterized29_447                                      |     1|
|813   |                \Result_Mux_Bits[8].Result_Mux_Bit_I                                           |Result_Mux_Bit_440                                                |     3|
|814   |                  Data_Shift_Mux                                                               |microblaze_v10_0_7_MB_LUT6__parameterized0_442                    |     1|
|815   |                  EX_Result_DFF                                                                |MB_FD_443                                                         |     1|
|816   |                  Mul_ALU_Mux                                                                  |MB_LUT4__parameterized29_444                                      |     1|
|817   |                \Result_Mux_Bits[9].Result_Mux_Bit_I                                           |Result_Mux_Bit_441                                                |     3|
|818   |                  Data_Shift_Mux                                                               |microblaze_v10_0_7_MB_LUT6__parameterized0                        |     1|
|819   |                  EX_Result_DFF                                                                |MB_FD                                                             |     1|
|820   |                  Mul_ALU_Mux                                                                  |MB_LUT4__parameterized29                                          |     1|
|821   |              Shift_Logic_Module_I                                                             |Shift_Logic_Module                                                |   131|
|822   |                \Shift_Logic_Bits[0].Shift_Logic_Bit_I                                         |Shift_Logic_Bit                                                   |     3|
|823   |                  Logic_LUT                                                                    |MB_LUT4__parameterized15_408                                      |     1|
|824   |                  Shift_LUT                                                                    |MB_LUT4__parameterized17_409                                      |     1|
|825   |                  Shift_Logic_Mux                                                              |microblaze_v10_0_7_MB_MUXF7_410                                   |     1|
|826   |                \Shift_Logic_Bits[10].Shift_Logic_Bit_I                                        |Shift_Logic_Bit_261                                               |     3|
|827   |                  Logic_LUT                                                                    |MB_LUT4__parameterized15_405                                      |     1|
|828   |                  Shift_LUT                                                                    |MB_LUT4__parameterized17_406                                      |     1|
|829   |                  Shift_Logic_Mux                                                              |microblaze_v10_0_7_MB_MUXF7_407                                   |     1|
|830   |                \Shift_Logic_Bits[11].Shift_Logic_Bit_I                                        |Shift_Logic_Bit_262                                               |     3|
|831   |                  Logic_LUT                                                                    |MB_LUT4__parameterized15_402                                      |     1|
|832   |                  Shift_LUT                                                                    |MB_LUT4__parameterized17_403                                      |     1|
|833   |                  Shift_Logic_Mux                                                              |microblaze_v10_0_7_MB_MUXF7_404                                   |     1|
|834   |                \Shift_Logic_Bits[12].Shift_Logic_Bit_I                                        |Shift_Logic_Bit_263                                               |     3|
|835   |                  Logic_LUT                                                                    |MB_LUT4__parameterized15_399                                      |     1|
|836   |                  Shift_LUT                                                                    |MB_LUT4__parameterized17_400                                      |     1|
|837   |                  Shift_Logic_Mux                                                              |microblaze_v10_0_7_MB_MUXF7_401                                   |     1|
|838   |                \Shift_Logic_Bits[13].Shift_Logic_Bit_I                                        |Shift_Logic_Bit_264                                               |     3|
|839   |                  Logic_LUT                                                                    |MB_LUT4__parameterized15_396                                      |     1|
|840   |                  Shift_LUT                                                                    |MB_LUT4__parameterized17_397                                      |     1|
|841   |                  Shift_Logic_Mux                                                              |microblaze_v10_0_7_MB_MUXF7_398                                   |     1|
|842   |                \Shift_Logic_Bits[14].Shift_Logic_Bit_I                                        |Shift_Logic_Bit_265                                               |     3|
|843   |                  Logic_LUT                                                                    |MB_LUT4__parameterized15_393                                      |     1|
|844   |                  Shift_LUT                                                                    |MB_LUT4__parameterized17_394                                      |     1|
|845   |                  Shift_Logic_Mux                                                              |microblaze_v10_0_7_MB_MUXF7_395                                   |     1|
|846   |                \Shift_Logic_Bits[15].Shift_Logic_Bit_I                                        |Shift_Logic_Bit_266                                               |     3|
|847   |                  Logic_LUT                                                                    |MB_LUT4__parameterized15_390                                      |     1|
|848   |                  Shift_LUT                                                                    |MB_LUT4__parameterized17_391                                      |     1|
|849   |                  Shift_Logic_Mux                                                              |microblaze_v10_0_7_MB_MUXF7_392                                   |     1|
|850   |                \Shift_Logic_Bits[16].Shift_Logic_Bit_I                                        |Shift_Logic_Bit_267                                               |     3|
|851   |                  Logic_LUT                                                                    |MB_LUT4__parameterized15_387                                      |     1|
|852   |                  Shift_LUT                                                                    |MB_LUT4__parameterized17_388                                      |     1|
|853   |                  Shift_Logic_Mux                                                              |microblaze_v10_0_7_MB_MUXF7_389                                   |     1|
|854   |                \Shift_Logic_Bits[17].Shift_Logic_Bit_I                                        |Shift_Logic_Bit_268                                               |     3|
|855   |                  Logic_LUT                                                                    |MB_LUT4__parameterized15_384                                      |     1|
|856   |                  Shift_LUT                                                                    |MB_LUT4__parameterized17_385                                      |     1|
|857   |                  Shift_Logic_Mux                                                              |microblaze_v10_0_7_MB_MUXF7_386                                   |     1|
|858   |                \Shift_Logic_Bits[18].Shift_Logic_Bit_I                                        |Shift_Logic_Bit_269                                               |     3|
|859   |                  Logic_LUT                                                                    |MB_LUT4__parameterized15_381                                      |     1|
|860   |                  Shift_LUT                                                                    |MB_LUT4__parameterized17_382                                      |     1|
|861   |                  Shift_Logic_Mux                                                              |microblaze_v10_0_7_MB_MUXF7_383                                   |     1|
|862   |                \Shift_Logic_Bits[19].Shift_Logic_Bit_I                                        |Shift_Logic_Bit_270                                               |     3|
|863   |                  Logic_LUT                                                                    |MB_LUT4__parameterized15_378                                      |     1|
|864   |                  Shift_LUT                                                                    |MB_LUT4__parameterized17_379                                      |     1|
|865   |                  Shift_Logic_Mux                                                              |microblaze_v10_0_7_MB_MUXF7_380                                   |     1|
|866   |                \Shift_Logic_Bits[1].Shift_Logic_Bit_I                                         |Shift_Logic_Bit_271                                               |     3|
|867   |                  Logic_LUT                                                                    |MB_LUT4__parameterized15_375                                      |     1|
|868   |                  Shift_LUT                                                                    |MB_LUT4__parameterized17_376                                      |     1|
|869   |                  Shift_Logic_Mux                                                              |microblaze_v10_0_7_MB_MUXF7_377                                   |     1|
|870   |                \Shift_Logic_Bits[20].Shift_Logic_Bit_I                                        |Shift_Logic_Bit_272                                               |     3|
|871   |                  Logic_LUT                                                                    |MB_LUT4__parameterized15_372                                      |     1|
|872   |                  Shift_LUT                                                                    |MB_LUT4__parameterized17_373                                      |     1|
|873   |                  Shift_Logic_Mux                                                              |microblaze_v10_0_7_MB_MUXF7_374                                   |     1|
|874   |                \Shift_Logic_Bits[21].Shift_Logic_Bit_I                                        |Shift_Logic_Bit_273                                               |     3|
|875   |                  Logic_LUT                                                                    |MB_LUT4__parameterized15_369                                      |     1|
|876   |                  Shift_LUT                                                                    |MB_LUT4__parameterized17_370                                      |     1|
|877   |                  Shift_Logic_Mux                                                              |microblaze_v10_0_7_MB_MUXF7_371                                   |     1|
|878   |                \Shift_Logic_Bits[22].Shift_Logic_Bit_I                                        |Shift_Logic_Bit_274                                               |     3|
|879   |                  Logic_LUT                                                                    |MB_LUT4__parameterized15_366                                      |     1|
|880   |                  Shift_LUT                                                                    |MB_LUT4__parameterized17_367                                      |     1|
|881   |                  Shift_Logic_Mux                                                              |microblaze_v10_0_7_MB_MUXF7_368                                   |     1|
|882   |                \Shift_Logic_Bits[23].Shift_Logic_Bit_I                                        |Shift_Logic_Bit_275                                               |     3|
|883   |                  Logic_LUT                                                                    |MB_LUT4__parameterized15_363                                      |     1|
|884   |                  Shift_LUT                                                                    |MB_LUT4__parameterized17_364                                      |     1|
|885   |                  Shift_Logic_Mux                                                              |microblaze_v10_0_7_MB_MUXF7_365                                   |     1|
|886   |                \Shift_Logic_Bits[24].Shift_Logic_Bit_I                                        |Shift_Logic_Bit_276                                               |     3|
|887   |                  Logic_LUT                                                                    |MB_LUT4__parameterized15_360                                      |     1|
|888   |                  Shift_LUT                                                                    |MB_LUT4__parameterized17_361                                      |     1|
|889   |                  Shift_Logic_Mux                                                              |microblaze_v10_0_7_MB_MUXF7_362                                   |     1|
|890   |                \Shift_Logic_Bits[25].Shift_Logic_Bit_I                                        |Shift_Logic_Bit_277                                               |     3|
|891   |                  Logic_LUT                                                                    |MB_LUT4__parameterized15_357                                      |     1|
|892   |                  Shift_LUT                                                                    |MB_LUT4__parameterized17_358                                      |     1|
|893   |                  Shift_Logic_Mux                                                              |microblaze_v10_0_7_MB_MUXF7_359                                   |     1|
|894   |                \Shift_Logic_Bits[26].Shift_Logic_Bit_I                                        |Shift_Logic_Bit_278                                               |     3|
|895   |                  Logic_LUT                                                                    |MB_LUT4__parameterized15_354                                      |     1|
|896   |                  Shift_LUT                                                                    |MB_LUT4__parameterized17_355                                      |     1|
|897   |                  Shift_Logic_Mux                                                              |microblaze_v10_0_7_MB_MUXF7_356                                   |     1|
|898   |                \Shift_Logic_Bits[27].Shift_Logic_Bit_I                                        |Shift_Logic_Bit_279                                               |     3|
|899   |                  Logic_LUT                                                                    |MB_LUT4__parameterized15_351                                      |     1|
|900   |                  Shift_LUT                                                                    |MB_LUT4__parameterized17_352                                      |     1|
|901   |                  Shift_Logic_Mux                                                              |microblaze_v10_0_7_MB_MUXF7_353                                   |     1|
|902   |                \Shift_Logic_Bits[28].Shift_Logic_Bit_I                                        |Shift_Logic_Bit_280                                               |     4|
|903   |                  Logic_LUT                                                                    |MB_LUT4__parameterized15_348                                      |     1|
|904   |                  Shift_LUT                                                                    |MB_LUT4__parameterized17_349                                      |     1|
|905   |                  Shift_Logic_Mux                                                              |microblaze_v10_0_7_MB_MUXF7_350                                   |     2|
|906   |                \Shift_Logic_Bits[29].Shift_Logic_Bit_I                                        |Shift_Logic_Bit_281                                               |     3|
|907   |                  Logic_LUT                                                                    |MB_LUT4__parameterized15_345                                      |     1|
|908   |                  Shift_LUT                                                                    |MB_LUT4__parameterized17_346                                      |     1|
|909   |                  Shift_Logic_Mux                                                              |microblaze_v10_0_7_MB_MUXF7_347                                   |     1|
|910   |                \Shift_Logic_Bits[2].Shift_Logic_Bit_I                                         |Shift_Logic_Bit_282                                               |     3|
|911   |                  Logic_LUT                                                                    |MB_LUT4__parameterized15_342                                      |     1|
|912   |                  Shift_LUT                                                                    |MB_LUT4__parameterized17_343                                      |     1|
|913   |                  Shift_Logic_Mux                                                              |microblaze_v10_0_7_MB_MUXF7_344                                   |     1|
|914   |                \Shift_Logic_Bits[30].Shift_Logic_Bit_I                                        |Shift_Logic_Bit_283                                               |     3|
|915   |                  Logic_LUT                                                                    |MB_LUT4__parameterized15_339                                      |     1|
|916   |                  Shift_LUT                                                                    |MB_LUT4__parameterized17_340                                      |     1|
|917   |                  Shift_Logic_Mux                                                              |microblaze_v10_0_7_MB_MUXF7_341                                   |     1|
|918   |                \Shift_Logic_Bits[31].Shift_Logic_Bit_I                                        |Shift_Logic_Bit_284                                               |     3|
|919   |                  Logic_LUT                                                                    |MB_LUT4__parameterized15_336                                      |     1|
|920   |                  Shift_LUT                                                                    |MB_LUT4__parameterized17_337                                      |     1|
|921   |                  Shift_Logic_Mux                                                              |microblaze_v10_0_7_MB_MUXF7_338                                   |     1|
|922   |                \Shift_Logic_Bits[3].Shift_Logic_Bit_I                                         |Shift_Logic_Bit_285                                               |     3|
|923   |                  Logic_LUT                                                                    |MB_LUT4__parameterized15_333                                      |     1|
|924   |                  Shift_LUT                                                                    |MB_LUT4__parameterized17_334                                      |     1|
|925   |                  Shift_Logic_Mux                                                              |microblaze_v10_0_7_MB_MUXF7_335                                   |     1|
|926   |                \Shift_Logic_Bits[4].Shift_Logic_Bit_I                                         |Shift_Logic_Bit_286                                               |     3|
|927   |                  Logic_LUT                                                                    |MB_LUT4__parameterized15_330                                      |     1|
|928   |                  Shift_LUT                                                                    |MB_LUT4__parameterized17_331                                      |     1|
|929   |                  Shift_Logic_Mux                                                              |microblaze_v10_0_7_MB_MUXF7_332                                   |     1|
|930   |                \Shift_Logic_Bits[5].Shift_Logic_Bit_I                                         |Shift_Logic_Bit_287                                               |     3|
|931   |                  Logic_LUT                                                                    |MB_LUT4__parameterized15_327                                      |     1|
|932   |                  Shift_LUT                                                                    |MB_LUT4__parameterized17_328                                      |     1|
|933   |                  Shift_Logic_Mux                                                              |microblaze_v10_0_7_MB_MUXF7_329                                   |     1|
|934   |                \Shift_Logic_Bits[6].Shift_Logic_Bit_I                                         |Shift_Logic_Bit_288                                               |     3|
|935   |                  Logic_LUT                                                                    |MB_LUT4__parameterized15_324                                      |     1|
|936   |                  Shift_LUT                                                                    |MB_LUT4__parameterized17_325                                      |     1|
|937   |                  Shift_Logic_Mux                                                              |microblaze_v10_0_7_MB_MUXF7_326                                   |     1|
|938   |                \Shift_Logic_Bits[7].Shift_Logic_Bit_I                                         |Shift_Logic_Bit_289                                               |     3|
|939   |                  Logic_LUT                                                                    |MB_LUT4__parameterized15_321                                      |     1|
|940   |                  Shift_LUT                                                                    |MB_LUT4__parameterized17_322                                      |     1|
|941   |                  Shift_Logic_Mux                                                              |microblaze_v10_0_7_MB_MUXF7_323                                   |     1|
|942   |                \Shift_Logic_Bits[8].Shift_Logic_Bit_I                                         |Shift_Logic_Bit_290                                               |     3|
|943   |                  Logic_LUT                                                                    |MB_LUT4__parameterized15_318                                      |     1|
|944   |                  Shift_LUT                                                                    |MB_LUT4__parameterized17_319                                      |     1|
|945   |                  Shift_Logic_Mux                                                              |microblaze_v10_0_7_MB_MUXF7_320                                   |     1|
|946   |                \Shift_Logic_Bits[9].Shift_Logic_Bit_I                                         |Shift_Logic_Bit_291                                               |     3|
|947   |                  Logic_LUT                                                                    |MB_LUT4__parameterized15                                          |     1|
|948   |                  Shift_LUT                                                                    |MB_LUT4__parameterized17                                          |     1|
|949   |                  Shift_Logic_Mux                                                              |microblaze_v10_0_7_MB_MUXF7_317                                   |     1|
|950   |                \Use_PCMP_instr.MUXF5_pcmp1x                                                   |microblaze_v10_0_7_MB_MUXF7                                       |     1|
|951   |                \Use_PCMP_instr.carry_equal_byte1                                              |carry_equal                                                       |     6|
|952   |                  \Using_FPGA.MUXCY_L_Enable                                                   |microblaze_v10_0_7_MB_MUXCY_312                                   |     1|
|953   |                  \Using_FPGA.MUXCY_L_Enable_2                                                 |microblaze_v10_0_7_MB_MUXCY_313                                   |     1|
|954   |                  \Using_FPGA.The_Compare[0].MUXCY_L_I1                                        |microblaze_v10_0_7_MB_MUXCY_314                                   |     2|
|955   |                  \Using_FPGA.The_Compare[1].MUXCY_L_I1                                        |microblaze_v10_0_7_MB_MUXCY_315                                   |     1|
|956   |                  \Using_FPGA.The_Compare[2].MUXCY_L_I1                                        |microblaze_v10_0_7_MB_MUXCY_316                                   |     1|
|957   |                \Use_PCMP_instr.carry_equal_byte2                                              |carry_equal_292                                                   |     6|
|958   |                  \Using_FPGA.MUXCY_L_Enable                                                   |microblaze_v10_0_7_MB_MUXCY_307                                   |     1|
|959   |                  \Using_FPGA.MUXCY_L_Enable_2                                                 |microblaze_v10_0_7_MB_MUXCY_308                                   |     1|
|960   |                  \Using_FPGA.The_Compare[0].MUXCY_L_I1                                        |microblaze_v10_0_7_MB_MUXCY_309                                   |     2|
|961   |                  \Using_FPGA.The_Compare[1].MUXCY_L_I1                                        |microblaze_v10_0_7_MB_MUXCY_310                                   |     1|
|962   |                  \Using_FPGA.The_Compare[2].MUXCY_L_I1                                        |microblaze_v10_0_7_MB_MUXCY_311                                   |     1|
|963   |                \Use_PCMP_instr.carry_equal_byte3                                              |carry_equal_293                                                   |     7|
|964   |                  \Using_FPGA.MUXCY_L_Enable                                                   |microblaze_v10_0_7_MB_MUXCY_302                                   |     1|
|965   |                  \Using_FPGA.MUXCY_L_Enable_2                                                 |microblaze_v10_0_7_MB_MUXCY_303                                   |     1|
|966   |                  \Using_FPGA.The_Compare[0].MUXCY_L_I1                                        |microblaze_v10_0_7_MB_MUXCY_304                                   |     3|
|967   |                  \Using_FPGA.The_Compare[1].MUXCY_L_I1                                        |microblaze_v10_0_7_MB_MUXCY_305                                   |     1|
|968   |                  \Using_FPGA.The_Compare[2].MUXCY_L_I1                                        |microblaze_v10_0_7_MB_MUXCY_306                                   |     1|
|969   |                \Use_PCMP_instr.carry_equal_byte4                                              |carry_equal_294                                                   |     6|
|970   |                  \Using_FPGA.MUXCY_L_Enable                                                   |microblaze_v10_0_7_MB_MUXCY_297                                   |     1|
|971   |                  \Using_FPGA.MUXCY_L_Enable_2                                                 |microblaze_v10_0_7_MB_MUXCY_298                                   |     1|
|972   |                  \Using_FPGA.The_Compare[0].MUXCY_L_I1                                        |microblaze_v10_0_7_MB_MUXCY_299                                   |     2|
|973   |                  \Using_FPGA.The_Compare[1].MUXCY_L_I1                                        |microblaze_v10_0_7_MB_MUXCY_300                                   |     1|
|974   |                  \Using_FPGA.The_Compare[2].MUXCY_L_I1                                        |microblaze_v10_0_7_MB_MUXCY_301                                   |     1|
|975   |                \Use_PCMP_instr.pcmp_00_lut_0                                                  |MB_LUT4__parameterized19                                          |     1|
|976   |                \Use_PCMP_instr.pcmp_00_lut_1                                                  |MB_LUT4__parameterized21                                          |     1|
|977   |                \Use_PCMP_instr.pcmp_00_lut_2                                                  |MB_LUT4__parameterized23                                          |     1|
|978   |                \Use_PCMP_instr.pcmp_10_lut                                                    |MB_LUT4__parameterized7_295                                       |     1|
|979   |                \Use_PCMP_instr.pcmp_11_lut                                                    |MB_LUT4__parameterized25                                          |     1|
|980   |                \Use_PCMP_instr.shift_logic_result_i_lut_0                                     |MB_LUT2                                                           |     1|
|981   |                \Use_PCMP_instr.shift_logic_result_i_lut_1                                     |MB_LUT2_296                                                       |     1|
|982   |                \Use_PCMP_instr.shift_logic_result_i_lut_2                                     |MB_LUT4__parameterized27                                          |     1|
|983   |              \Using_Barrel_Shifter.barrel_shift_I                                             |barrel_shift                                                      |   257|
|984   |                \BS_Rev_Loop[0].I_BS_REV_A_LUT6                                                |MB_LUT6_2__parameterized4                                         |     4|
|985   |                \BS_Rev_Loop[0].I_BS_REV_LUT6                                                  |MB_LUT6_2__parameterized4_214                                     |     1|
|986   |                \BS_Rev_Loop[0].I_BS_SHIFT16_LUT6                                              |MB_LUT6_2__parameterized4_215                                     |     1|
|987   |                \BS_Rev_Loop[10].I_BS_REV_A_LUT6                                               |MB_LUT6_2__parameterized4_216                                     |     4|
|988   |                \BS_Rev_Loop[10].I_BS_REV_LUT6                                                 |MB_LUT6_2__parameterized4_217                                     |     1|
|989   |                \BS_Rev_Loop[10].I_BS_SHIFT16_LUT6                                             |MB_LUT6_2__parameterized4_218                                     |     1|
|990   |                \BS_Rev_Loop[11].I_BS_REV_A_LUT6                                               |MB_LUT6_2__parameterized4_219                                     |     5|
|991   |                \BS_Rev_Loop[11].I_BS_REV_LUT6                                                 |MB_LUT6_2__parameterized4_220                                     |     1|
|992   |                \BS_Rev_Loop[11].I_BS_SHIFT16_LUT6                                             |MB_LUT6_2__parameterized4_221                                     |     1|
|993   |                \BS_Rev_Loop[12].I_BS_REV_A_LUT6                                               |MB_LUT6_2__parameterized4_222                                     |     2|
|994   |                \BS_Rev_Loop[12].I_BS_REV_LUT6                                                 |MB_LUT6_2__parameterized4_223                                     |     1|
|995   |                \BS_Rev_Loop[12].I_BS_SHIFT16_LUT6                                             |MB_LUT6_2__parameterized4_224                                     |     1|
|996   |                \BS_Rev_Loop[13].I_BS_REV_A_LUT6                                               |MB_LUT6_2__parameterized4_225                                     |     6|
|997   |                \BS_Rev_Loop[13].I_BS_REV_LUT6                                                 |MB_LUT6_2__parameterized4_226                                     |     1|
|998   |                \BS_Rev_Loop[13].I_BS_SHIFT16_LUT6                                             |MB_LUT6_2__parameterized4_227                                     |     1|
|999   |                \BS_Rev_Loop[14].I_BS_REV_A_LUT6                                               |MB_LUT6_2__parameterized4_228                                     |     9|
|1000  |                \BS_Rev_Loop[14].I_BS_REV_LUT6                                                 |MB_LUT6_2__parameterized4_229                                     |     1|
|1001  |                \BS_Rev_Loop[14].I_BS_SHIFT16_LUT6                                             |MB_LUT6_2__parameterized4_230                                     |     1|
|1002  |                \BS_Rev_Loop[15].I_BS_REV_A_LUT6                                               |MB_LUT6_2__parameterized4_231                                     |     3|
|1003  |                \BS_Rev_Loop[15].I_BS_REV_LUT6                                                 |MB_LUT6_2__parameterized4_232                                     |     1|
|1004  |                \BS_Rev_Loop[15].I_BS_SHIFT16_LUT6                                             |MB_LUT6_2__parameterized4_233                                     |     1|
|1005  |                \BS_Rev_Loop[1].I_BS_REV_A_LUT6                                                |MB_LUT6_2__parameterized4_234                                     |     3|
|1006  |                \BS_Rev_Loop[1].I_BS_REV_LUT6                                                  |MB_LUT6_2__parameterized4_235                                     |     1|
|1007  |                \BS_Rev_Loop[1].I_BS_SHIFT16_LUT6                                              |MB_LUT6_2__parameterized4_236                                     |     1|
|1008  |                \BS_Rev_Loop[2].I_BS_REV_A_LUT6                                                |MB_LUT6_2__parameterized4_237                                     |     2|
|1009  |                \BS_Rev_Loop[2].I_BS_REV_LUT6                                                  |MB_LUT6_2__parameterized4_238                                     |     1|
|1010  |                \BS_Rev_Loop[2].I_BS_SHIFT16_LUT6                                              |MB_LUT6_2__parameterized4_239                                     |     1|
|1011  |                \BS_Rev_Loop[3].I_BS_REV_A_LUT6                                                |MB_LUT6_2__parameterized4_240                                     |     2|
|1012  |                \BS_Rev_Loop[3].I_BS_REV_LUT6                                                  |MB_LUT6_2__parameterized4_241                                     |     1|
|1013  |                \BS_Rev_Loop[3].I_BS_SHIFT16_LUT6                                              |MB_LUT6_2__parameterized4_242                                     |     1|
|1014  |                \BS_Rev_Loop[4].I_BS_REV_A_LUT6                                                |MB_LUT6_2__parameterized4_243                                     |     5|
|1015  |                \BS_Rev_Loop[4].I_BS_REV_LUT6                                                  |MB_LUT6_2__parameterized4_244                                     |     1|
|1016  |                \BS_Rev_Loop[4].I_BS_SHIFT16_LUT6                                              |MB_LUT6_2__parameterized4_245                                     |     1|
|1017  |                \BS_Rev_Loop[5].I_BS_REV_A_LUT6                                                |MB_LUT6_2__parameterized4_246                                     |     7|
|1018  |                \BS_Rev_Loop[5].I_BS_REV_LUT6                                                  |MB_LUT6_2__parameterized4_247                                     |     1|
|1019  |                \BS_Rev_Loop[5].I_BS_SHIFT16_LUT6                                              |MB_LUT6_2__parameterized4_248                                     |     1|
|1020  |                \BS_Rev_Loop[6].I_BS_REV_A_LUT6                                                |MB_LUT6_2__parameterized4_249                                     |     7|
|1021  |                \BS_Rev_Loop[6].I_BS_REV_LUT6                                                  |MB_LUT6_2__parameterized4_250                                     |     1|
|1022  |                \BS_Rev_Loop[6].I_BS_SHIFT16_LUT6                                              |MB_LUT6_2__parameterized4_251                                     |     1|
|1023  |                \BS_Rev_Loop[7].I_BS_REV_A_LUT6                                                |MB_LUT6_2__parameterized4_252                                     |     4|
|1024  |                \BS_Rev_Loop[7].I_BS_REV_LUT6                                                  |MB_LUT6_2__parameterized4_253                                     |     1|
|1025  |                \BS_Rev_Loop[7].I_BS_SHIFT16_LUT6                                              |MB_LUT6_2__parameterized4_254                                     |     1|
|1026  |                \BS_Rev_Loop[8].I_BS_REV_A_LUT6                                                |MB_LUT6_2__parameterized4_255                                     |     2|
|1027  |                \BS_Rev_Loop[8].I_BS_REV_LUT6                                                  |MB_LUT6_2__parameterized4_256                                     |     1|
|1028  |                \BS_Rev_Loop[8].I_BS_SHIFT16_LUT6                                              |MB_LUT6_2__parameterized4_257                                     |     1|
|1029  |                \BS_Rev_Loop[9].I_BS_REV_A_LUT6                                                |MB_LUT6_2__parameterized4_258                                     |     8|
|1030  |                \BS_Rev_Loop[9].I_BS_REV_LUT6                                                  |MB_LUT6_2__parameterized4_259                                     |     1|
|1031  |                \BS_Rev_Loop[9].I_BS_SHIFT16_LUT6                                              |MB_LUT6_2__parameterized4_260                                     |     1|
|1032  |              Zero_Detect_I                                                                    |Zero_Detect                                                       |    12|
|1033  |                Part_Of_Zero_Carry_Start                                                       |microblaze_v10_0_7_MB_MUXCY_207                                   |     1|
|1034  |                \Zero_Detecting[0].I_Part_Of_Zero_Detect                                       |microblaze_v10_0_7_MB_MUXCY_208                                   |     1|
|1035  |                \Zero_Detecting[1].I_Part_Of_Zero_Detect                                       |microblaze_v10_0_7_MB_MUXCY_209                                   |     1|
|1036  |                \Zero_Detecting[2].I_Part_Of_Zero_Detect                                       |microblaze_v10_0_7_MB_MUXCY_210                                   |     1|
|1037  |                \Zero_Detecting[3].I_Part_Of_Zero_Detect                                       |microblaze_v10_0_7_MB_MUXCY_211                                   |     1|
|1038  |                \Zero_Detecting[4].I_Part_Of_Zero_Detect                                       |microblaze_v10_0_7_MB_MUXCY_212                                   |     1|
|1039  |                \Zero_Detecting[5].I_Part_Of_Zero_Detect                                       |microblaze_v10_0_7_MB_MUXCY_213                                   |     1|
|1040  |              mul_unit_I                                                                       |mul_unit                                                          |    20|
|1041  |                \Use_HW_MUL.Using_DSP48_Architectures.No_MUL64.dsp_module_I2                   |dsp_module__parameterized1                                        |     1|
|1042  |                  \Using_DSP48E1.DSP48E1_I1                                                    |MB_DSP48E1__parameterized1                                        |     1|
|1043  |                \Use_HW_MUL.Using_DSP48_Architectures.No_MUL64.dsp_module_I3                   |dsp_module__parameterized3                                        |     1|
|1044  |                  \Using_DSP48E1.DSP48E1_I1                                                    |MB_DSP48E1__parameterized3                                        |     1|
|1045  |                \Use_HW_MUL.Using_DSP48_Architectures.dsp_module_I1                            |dsp_module                                                        |     1|
|1046  |                  \Using_DSP48E1.DSP48E1_I1                                                    |MB_DSP48E1                                                        |     1|
|1047  |            Decode_I                                                                           |Decode                                                            |   418|
|1048  |              PreFetch_Buffer_I                                                                |PreFetch_Buffer                                                   |   173|
|1049  |                \Buffer_DFFs[1].FDS_I                                                          |MB_FDS                                                            |     4|
|1050  |                \Buffer_DFFs[1].MUXCY_XOR_I                                                    |microblaze_v10_0_7_MB_MUXCY_XORCY                                 |     1|
|1051  |                \Buffer_DFFs[2].FDS_I                                                          |MB_FDS_172                                                        |     1|
|1052  |                \Buffer_DFFs[2].MUXCY_XOR_I                                                    |microblaze_v10_0_7_MB_MUXCY_XORCY_173                             |     2|
|1053  |                \Buffer_DFFs[3].FDS_I                                                          |MB_FDS_174                                                        |     1|
|1054  |                \Buffer_DFFs[3].MUXCY_XOR_I                                                    |microblaze_v10_0_7_MB_MUXCY_XORCY_175                             |     2|
|1055  |                \PreFetch_Buffers[0].SRL16E_I                                                  |microblaze_v10_0_7_MB_SRL16E                                      |     6|
|1056  |                \PreFetch_Buffers[10].SRL16E_I                                                 |microblaze_v10_0_7_MB_SRL16E_176                                  |     2|
|1057  |                \PreFetch_Buffers[11].SRL16E_I                                                 |microblaze_v10_0_7_MB_SRL16E_177                                  |     4|
|1058  |                \PreFetch_Buffers[12].SRL16E_I                                                 |microblaze_v10_0_7_MB_SRL16E_178                                  |     1|
|1059  |                \PreFetch_Buffers[13].SRL16E_I                                                 |microblaze_v10_0_7_MB_SRL16E_179                                  |     2|
|1060  |                \PreFetch_Buffers[14].SRL16E_I                                                 |microblaze_v10_0_7_MB_SRL16E_180                                  |     2|
|1061  |                \PreFetch_Buffers[15].SRL16E_I                                                 |microblaze_v10_0_7_MB_SRL16E_181                                  |     2|
|1062  |                \PreFetch_Buffers[16].SRL16E_I                                                 |microblaze_v10_0_7_MB_SRL16E_182                                  |    18|
|1063  |                \PreFetch_Buffers[17].SRL16E_I                                                 |microblaze_v10_0_7_MB_SRL16E_183                                  |     1|
|1064  |                \PreFetch_Buffers[18].SRL16E_I                                                 |microblaze_v10_0_7_MB_SRL16E_184                                  |     1|
|1065  |                \PreFetch_Buffers[19].SRL16E_I                                                 |microblaze_v10_0_7_MB_SRL16E_185                                  |     1|
|1066  |                \PreFetch_Buffers[1].SRL16E_I                                                  |microblaze_v10_0_7_MB_SRL16E_186                                  |     3|
|1067  |                \PreFetch_Buffers[20].SRL16E_I                                                 |microblaze_v10_0_7_MB_SRL16E_187                                  |     1|
|1068  |                \PreFetch_Buffers[21].SRL16E_I                                                 |microblaze_v10_0_7_MB_SRL16E_188                                  |     1|
|1069  |                \PreFetch_Buffers[22].SRL16E_I                                                 |microblaze_v10_0_7_MB_SRL16E_189                                  |     1|
|1070  |                \PreFetch_Buffers[23].SRL16E_I                                                 |microblaze_v10_0_7_MB_SRL16E_190                                  |     2|
|1071  |                \PreFetch_Buffers[24].SRL16E_I                                                 |microblaze_v10_0_7_MB_SRL16E_191                                  |     3|
|1072  |                \PreFetch_Buffers[25].SRL16E_I                                                 |microblaze_v10_0_7_MB_SRL16E_192                                  |     2|
|1073  |                \PreFetch_Buffers[26].SRL16E_I                                                 |microblaze_v10_0_7_MB_SRL16E_193                                  |     1|
|1074  |                \PreFetch_Buffers[27].SRL16E_I                                                 |microblaze_v10_0_7_MB_SRL16E_194                                  |     1|
|1075  |                \PreFetch_Buffers[28].SRL16E_I                                                 |microblaze_v10_0_7_MB_SRL16E_195                                  |     5|
|1076  |                \PreFetch_Buffers[29].SRL16E_I                                                 |microblaze_v10_0_7_MB_SRL16E_196                                  |     5|
|1077  |                \PreFetch_Buffers[2].SRL16E_I                                                  |microblaze_v10_0_7_MB_SRL16E_197                                  |    40|
|1078  |                \PreFetch_Buffers[30].SRL16E_I                                                 |microblaze_v10_0_7_MB_SRL16E_198                                  |     1|
|1079  |                \PreFetch_Buffers[31].SRL16E_I                                                 |microblaze_v10_0_7_MB_SRL16E_199                                  |     6|
|1080  |                \PreFetch_Buffers[3].SRL16E_I                                                  |microblaze_v10_0_7_MB_SRL16E_200                                  |    10|
|1081  |                \PreFetch_Buffers[4].SRL16E_I                                                  |microblaze_v10_0_7_MB_SRL16E_201                                  |    12|
|1082  |                \PreFetch_Buffers[5].SRL16E_I                                                  |microblaze_v10_0_7_MB_SRL16E_202                                  |    15|
|1083  |                \PreFetch_Buffers[6].SRL16E_I                                                  |microblaze_v10_0_7_MB_SRL16E_203                                  |     2|
|1084  |                \PreFetch_Buffers[7].SRL16E_I                                                  |microblaze_v10_0_7_MB_SRL16E_204                                  |     1|
|1085  |                \PreFetch_Buffers[8].SRL16E_I                                                  |microblaze_v10_0_7_MB_SRL16E_205                                  |     1|
|1086  |                \PreFetch_Buffers[9].SRL16E_I                                                  |microblaze_v10_0_7_MB_SRL16E_206                                  |     2|
|1087  |                of_valid_FDR_I                                                                 |MB_FDR                                                            |     6|
|1088  |              \Using_FPGA.ALU_Carry_FDRE                                                       |microblaze_v10_0_7_MB_FDRE_143                                    |     1|
|1089  |              \Using_FPGA.ALU_Carry_MUXCY                                                      |microblaze_v10_0_7_MB_MUXCY_144                                   |     1|
|1090  |              \Using_FPGA.ALU_OP0_FDRE                                                         |microblaze_v10_0_7_MB_FDRE_145                                    |     1|
|1091  |              \Using_FPGA.ALU_OP1_FDRE                                                         |microblaze_v10_0_7_MB_FDRE_146                                    |     1|
|1092  |              \Using_FPGA.Correct_Carry_MUXCY                                                  |microblaze_v10_0_7_MB_MUXCY_147                                   |     3|
|1093  |              \Using_FPGA.Force1_FDRE                                                          |microblaze_v10_0_7_MB_FDRE_148                                    |     1|
|1094  |              \Using_FPGA.Force2_FDRE                                                          |microblaze_v10_0_7_MB_FDRE_149                                    |     1|
|1095  |              \Using_FPGA.Force_Val1_FDRE                                                      |microblaze_v10_0_7_MB_FDRE_150                                    |     1|
|1096  |              \Using_FPGA.Force_Val2_FDRSE                                                     |microblaze_v10_0_7_MB_FDRSE_151                                   |     1|
|1097  |              \Using_FPGA.I_correct_Carry_Select                                               |MB_LUT4__parameterized9                                           |     1|
|1098  |              \Using_FPGA.Intr_Carry_MUXCY                                                     |microblaze_v10_0_7_MB_MUXCY_152                                   |     1|
|1099  |              \Using_FPGA.MULT_AND_I                                                           |MB_MULT_AND                                                       |     1|
|1100  |              \Using_FPGA.MUXCY_JUMP_CARRY                                                     |microblaze_v10_0_7_MB_MUXCY_153                                   |     1|
|1101  |              \Using_FPGA.MUXCY_JUMP_CARRY2                                                    |microblaze_v10_0_7_MB_MUXCY_154                                   |     1|
|1102  |              \Using_FPGA.MUXCY_JUMP_CARRY3                                                    |microblaze_v10_0_7_MB_MUXCY_155                                   |     8|
|1103  |              \Using_FPGA.New_Carry_MUXCY                                                      |microblaze_v10_0_7_MB_MUXCY_156                                   |     2|
|1104  |              \Using_FPGA.OpSel1_SPR_Select_LUT_1                                              |MB_LUT4__parameterized1                                           |     1|
|1105  |              \Using_FPGA.OpSel1_SPR_Select_LUT_2                                              |MB_LUT4__parameterized3                                           |     1|
|1106  |              \Using_FPGA.OpSel1_SPR_Select_LUT_3                                              |MB_LUT3                                                           |     1|
|1107  |              \Using_FPGA.OpSel1_SPR_Select_LUT_4                                              |MB_LUT3__parameterized1                                           |     1|
|1108  |              \Using_FPGA.Reg_Test_Equal_FDSE                                                  |MB_FDSE                                                           |     1|
|1109  |              \Using_FPGA.Reg_Test_Equal_N_FDRE                                                |microblaze_v10_0_7_MB_FDRE_157                                    |     1|
|1110  |              \Using_FPGA.Res_Forward1_LUT1                                                    |MB_LUT4__parameterized5                                           |     1|
|1111  |              \Using_FPGA.Res_Forward1_LUT2                                                    |MB_LUT4__parameterized5_158                                       |     1|
|1112  |              \Using_FPGA.Res_Forward1_LUT3                                                    |MB_LUT3__parameterized3                                           |     1|
|1113  |              \Using_FPGA.Res_Forward1_LUT4                                                    |MB_LUT4__parameterized7                                           |     1|
|1114  |              \Using_FPGA.Res_Forward2_LUT1                                                    |MB_LUT4__parameterized5_159                                       |     1|
|1115  |              \Using_FPGA.Res_Forward2_LUT2                                                    |MB_LUT4__parameterized5_160                                       |     1|
|1116  |              \Using_FPGA.Res_Forward2_LUT3                                                    |MB_LUT3__parameterized3_161                                       |     1|
|1117  |              \Using_FPGA.Res_Forward2_LUT4                                                    |MB_LUT4__parameterized7_162                                       |     1|
|1118  |              \Using_FPGA.Use_Reg_Neg_DI_FDRE                                                  |microblaze_v10_0_7_MB_FDRE_163                                    |     1|
|1119  |              \Using_FPGA.Use_Reg_Neg_S_FDRE                                                   |microblaze_v10_0_7_MB_FDRE_164                                    |     1|
|1120  |              \Using_FPGA.clean_iReady_MuxCY                                                   |microblaze_v10_0_7_MB_MUXCY_165                                   |     1|
|1121  |              \Using_FPGA.force_di1_LUT3                                                       |MB_LUT3__parameterized5                                           |     1|
|1122  |              \Using_FPGA.force_di2_LUT4                                                       |MB_LUT4__parameterized11                                          |     1|
|1123  |              \Using_FPGA.force_jump1_LUT3                                                     |MB_LUT3__parameterized5_166                                       |     1|
|1124  |              \Using_FPGA.force_jump2_LUT4                                                     |MB_LUT4__parameterized3_167                                       |     1|
|1125  |              \Using_FPGA.iFetch_MuxCY_1                                                       |microblaze_v10_0_7_MB_MUXCY_168                                   |     1|
|1126  |              \Using_FPGA.iFetch_MuxCY_2                                                       |microblaze_v10_0_7_MB_MUXCY_169                                   |     5|
|1127  |              \Using_FPGA.iFetch_MuxCY_3                                                       |microblaze_v10_0_7_MB_MUXCY_170                                   |     2|
|1128  |              \Using_FPGA.of_PipeRun_MuxCY_1                                                   |microblaze_v10_0_7_MB_MUXCY_171                                   |    15|
|1129  |              \Using_FPGA.of_PipeRun_Select_LUT5                                               |MB_LUT5                                                           |     1|
|1130  |              \Using_FPGA.of_PipeRun_without_dready_LUT5                                       |MB_LUT5__parameterized1                                           |     2|
|1131  |              write_Reg_I_LUT                                                                  |MB_LUT4                                                           |     3|
|1132  |            \Implement_Debug_Logic.Master_Core.Debug_Area                                      |Debug                                                             |   459|
|1133  |              \Area_Debug_Control.Dbg_Inhibit_EX_FDRSE                                         |microblaze_v10_0_7_MB_FDRSE                                       |     7|
|1134  |              \Area_Debug_Control.Stop_CPU_FDRSE                                               |microblaze_v10_0_7_MB_FDRSE_101                                   |     4|
|1135  |              \Area_Debug_Control.Stop_Instr_Fetch_FDRSE                                       |microblaze_v10_0_7_MB_FDRSE_102                                   |    37|
|1136  |              \Serial_Dbg_Intf.SRL16E_1                                                        |microblaze_v10_0_7_MB_SRL16E__parameterized0                      |     1|
|1137  |              \Serial_Dbg_Intf.SRL16E_2                                                        |microblaze_v10_0_7_MB_SRL16E__parameterized1                      |     1|
|1138  |              \Serial_Dbg_Intf.SRL16E_3                                                        |microblaze_v10_0_7_MB_SRL16E__parameterized5                      |     1|
|1139  |              \Serial_Dbg_Intf.SRL16E_4                                                        |microblaze_v10_0_7_MB_SRL16E__parameterized6                      |     6|
|1140  |              \Serial_Dbg_Intf.SRL16E_7                                                        |microblaze_v10_0_7_MB_SRL16E__parameterized4                      |     1|
|1141  |              \Serial_Dbg_Intf.SRL16E_8                                                        |microblaze_v10_0_7_MB_SRL16E__parameterized4_103                  |     1|
|1142  |              \Serial_Dbg_Intf.The_Cache_Addresses[1].SRL16E_Cache_I                           |microblaze_v10_0_7_MB_SRL16E__parameterized2                      |     1|
|1143  |              \Serial_Dbg_Intf.The_Cache_Addresses[2].SRL16E_Cache_I                           |microblaze_v10_0_7_MB_SRL16E__parameterized3                      |     3|
|1144  |              \Serial_Dbg_Intf.The_Cache_Addresses[3].SRL16E_Cache_I                           |microblaze_v10_0_7_MB_SRL16E__parameterized4_104                  |     1|
|1145  |              \Serial_Dbg_Intf.The_Cache_Addresses[4].SRL16E_Cache_I                           |microblaze_v10_0_7_MB_SRL16E__parameterized3_105                  |     1|
|1146  |              \Serial_Dbg_Intf.The_Cache_Addresses[5].SRL16E_Cache_I                           |microblaze_v10_0_7_MB_SRL16E__parameterized2_106                  |     1|
|1147  |              \Serial_Dbg_Intf.The_Cache_Addresses[6].SRL16E_Cache_I                           |microblaze_v10_0_7_MB_SRL16E__parameterized3_107                  |     2|
|1148  |              \Serial_Dbg_Intf.The_Cache_Addresses[7].SRL16E_Cache_I                           |microblaze_v10_0_7_MB_SRL16E__parameterized4_108                  |     1|
|1149  |              \Serial_Dbg_Intf.The_Cache_Addresses[8].SRL16E_Cache_I                           |microblaze_v10_0_7_MB_SRL16E__parameterized3_109                  |     1|
|1150  |              \Serial_Dbg_Intf.sync_dbg_brk_hit                                                |mb_sync_bit__parameterized2                                       |     1|
|1151  |              \Serial_Dbg_Intf.sync_dbg_hit                                                    |mb_sync_vec                                                       |     2|
|1152  |                \sync_bits[0].sync_bit                                                         |mb_sync_bit__parameterized2_142                                   |     2|
|1153  |              \Serial_Dbg_Intf.sync_dbg_wakeup                                                 |mb_sync_bit__parameterized4                                       |     3|
|1154  |              \Serial_Dbg_Intf.sync_pause                                                      |mb_sync_bit__parameterized2_110                                   |     1|
|1155  |              \Serial_Dbg_Intf.sync_running_clock                                              |mb_sync_bit__parameterized2_111                                   |     1|
|1156  |              \Serial_Dbg_Intf.sync_sample                                                     |mb_sync_vec__parameterized1                                       |    30|
|1157  |                \sync_bits[0].sync_bit                                                         |mb_sync_bit_132                                                   |     3|
|1158  |                \sync_bits[1].sync_bit                                                         |mb_sync_bit_133                                                   |     3|
|1159  |                \sync_bits[2].sync_bit                                                         |mb_sync_bit_134                                                   |     5|
|1160  |                \sync_bits[3].sync_bit                                                         |mb_sync_bit_135                                                   |     3|
|1161  |                \sync_bits[4].sync_bit                                                         |mb_sync_bit_136                                                   |     3|
|1162  |                \sync_bits[5].sync_bit                                                         |mb_sync_bit_137                                                   |     3|
|1163  |                \sync_bits[6].sync_bit                                                         |mb_sync_bit_138                                                   |     3|
|1164  |                \sync_bits[7].sync_bit                                                         |mb_sync_bit_139                                                   |     3|
|1165  |                \sync_bits[8].sync_bit                                                         |mb_sync_bit_140                                                   |     2|
|1166  |                \sync_bits[9].sync_bit                                                         |mb_sync_bit_141                                                   |     2|
|1167  |              \Serial_Dbg_Intf.sync_sleep                                                      |mb_sync_bit__parameterized2_112                                   |     2|
|1168  |              \Serial_Dbg_Intf.sync_stop_CPU                                                   |mb_sync_bit__parameterized2_113                                   |     1|
|1169  |              \Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I            |address_hit                                                       |    21|
|1170  |                \Compare[0].MUXCY_I                                                            |microblaze_v10_0_7_MB_MUXCY_116                                   |     1|
|1171  |                \Compare[0].SRLC16E_I                                                          |MB_SRLC16E                                                        |     4|
|1172  |                \Compare[1].MUXCY_I                                                            |microblaze_v10_0_7_MB_MUXCY_117                                   |     1|
|1173  |                \Compare[1].SRLC16E_I                                                          |MB_SRLC16E_118                                                    |     1|
|1174  |                \Compare[2].MUXCY_I                                                            |microblaze_v10_0_7_MB_MUXCY_119                                   |     1|
|1175  |                \Compare[2].SRLC16E_I                                                          |MB_SRLC16E_120                                                    |     1|
|1176  |                \Compare[3].MUXCY_I                                                            |microblaze_v10_0_7_MB_MUXCY_121                                   |     1|
|1177  |                \Compare[3].SRLC16E_I                                                          |MB_SRLC16E_122                                                    |     1|
|1178  |                \Compare[4].MUXCY_I                                                            |microblaze_v10_0_7_MB_MUXCY_123                                   |     1|
|1179  |                \Compare[4].SRLC16E_I                                                          |MB_SRLC16E_124                                                    |     1|
|1180  |                \Compare[5].MUXCY_I                                                            |microblaze_v10_0_7_MB_MUXCY_125                                   |     1|
|1181  |                \Compare[5].SRLC16E_I                                                          |MB_SRLC16E_126                                                    |     1|
|1182  |                \Compare[6].MUXCY_I                                                            |microblaze_v10_0_7_MB_MUXCY_127                                   |     1|
|1183  |                \Compare[6].SRLC16E_I                                                          |MB_SRLC16E_128                                                    |     1|
|1184  |                \Compare[7].MUXCY_I                                                            |microblaze_v10_0_7_MB_MUXCY_129                                   |     1|
|1185  |                \Compare[7].SRLC16E_I                                                          |MB_SRLC16E_130                                                    |     1|
|1186  |                \The_First_BreakPoints.MUXCY_Post                                              |microblaze_v10_0_7_MB_MUXCY_131                                   |     2|
|1187  |              sync_trig_ack_in_0                                                               |mb_sync_bit__parameterized4_114                                   |     2|
|1188  |              sync_trig_out_0                                                                  |mb_sync_bit__parameterized4_115                                   |     2|
|1189  |            \Using_DCache.Using_WriteThrough.DCache_I1                                         |DCache                                                            |   360|
|1190  |              Data_Memory                                                                      |RAM_Module__parameterized5                                        |     1|
|1191  |                \Not_Using_XPM.Using_B36_S36.The_BRAMs[0].RAMB36_I1                            |MB_RAMB36_100                                                     |     1|
|1192  |              Tag_Memory                                                                       |RAM_Module__parameterized3                                        |     3|
|1193  |                \Not_Using_XPM.Using_B36_S36.The_BRAMs[0].RAMB36_I1                            |MB_RAMB36_99                                                      |     3|
|1194  |              \Using_FPGA_FSL_2.Cache_hit_MUXCY                                                |microblaze_v10_0_7_MB_MUXCY_84                                    |     2|
|1195  |              \Using_FPGA_FSL_2.DReady_MUXCY                                                   |microblaze_v10_0_7_MB_MUXCY_85                                    |     2|
|1196  |              \Using_FPGA_FSL_2.cache_valid_bit_detect_I1                                      |cache_valid_bit_detect_86                                         |     3|
|1197  |                \Valid_Check_With_4word_Cacheline.lut6_valid_check_carry_and                   |microblaze_v10_0_7_carry_and_97                                   |     2|
|1198  |                  MUXCY_I                                                                      |microblaze_v10_0_7_MB_MUXCY_98                                    |     2|
|1199  |              \Using_New_CacheInterface_for_AXI.Cache_Interface_I1                             |Cache_Interface__parameterized1                                   |   247|
|1200  |                \Using_AXI.Use_AXI_Write.Addr_bit[0].Addr_bit_FDSE                             |MB_FDSE__parameterized1                                           |     3|
|1201  |                \Using_AXI.Use_AXI_Write.Addr_bit[0].Addr_bit_LUT                              |microblaze_v10_0_7_MB_LUT6__parameterized1                        |     1|
|1202  |                \Using_AXI.Use_AXI_Write.Addr_bit[1].Addr_bit_FDSE                             |MB_FDSE__parameterized1_91                                        |     5|
|1203  |                \Using_AXI.Use_AXI_Write.Addr_bit[1].Addr_bit_LUT                              |microblaze_v10_0_7_MB_LUT6__parameterized1_92                     |     1|
|1204  |                \Using_AXI.Use_AXI_Write.Addr_bit[2].Addr_bit_FDSE                             |MB_FDSE__parameterized1_93                                        |     2|
|1205  |                \Using_AXI.Use_AXI_Write.Addr_bit[2].Addr_bit_LUT                              |microblaze_v10_0_7_MB_LUT6__parameterized1_94                     |     1|
|1206  |                \Using_AXI.Use_AXI_Write.Addr_bit[3].Addr_bit_FDSE                             |MB_FDSE__parameterized1_95                                        |     4|
|1207  |                \Using_AXI.Use_AXI_Write.Addr_bit[3].Addr_bit_LUT                              |microblaze_v10_0_7_MB_LUT6__parameterized1_96                     |     2|
|1208  |                \Using_AXI.Use_AXI_Write.exist_bit_FDRE                                        |microblaze_v10_0_7_MB_FDRE                                        |    14|
|1209  |                \Using_AXI.Use_AXI_Write.exist_bit_LUT                                         |microblaze_v10_0_7_MB_LUT6__parameterized2                        |     1|
|1210  |              tag_hit_comparator                                                               |comparator_87                                                     |     7|
|1211  |                \Comp_Carry_Chain[0].MUXCY_I                                                   |microblaze_v10_0_7_MB_MUXCY_88                                    |     1|
|1212  |                \Comp_Carry_Chain[1].MUXCY_I                                                   |microblaze_v10_0_7_MB_MUXCY_89                                    |     5|
|1213  |                \Using_Extra_Carry.MUXCY_EXTRA_I                                               |microblaze_v10_0_7_MB_MUXCY_90                                    |     1|
|1214  |            \Using_Ext_Databus.DAXI_Interface_I1                                               |DAXI_interface                                                    |   162|
|1215  |            \Using_ICache.ICache_I1                                                            |Icache                                                            |   329|
|1216  |              Cache_Interface_I1                                                               |Cache_Interface                                                   |   107|
|1217  |              Data_RAM_Module                                                                  |RAM_Module__parameterized1                                        |    65|
|1218  |                \Not_Using_XPM.Using_B36_S36.The_BRAMs[0].RAMB36_I1                            |MB_RAMB36_83                                                      |    65|
|1219  |              Tag_RAM_Module                                                                   |RAM_Module                                                        |     2|
|1220  |                \Not_Using_XPM.Using_B36_S36.The_BRAMs[0].RAMB36_I1                            |MB_RAMB36                                                         |     2|
|1221  |              \Using_FPGA_FSL_1.tag_hit_comparator                                             |comparator                                                        |     9|
|1222  |                \Comp_Carry_Chain[0].MUXCY_I                                                   |microblaze_v10_0_7_MB_MUXCY_80                                    |     1|
|1223  |                \Comp_Carry_Chain[1].MUXCY_I                                                   |microblaze_v10_0_7_MB_MUXCY_81                                    |     5|
|1224  |                \Using_Extra_Carry.MUXCY_EXTRA_I                                               |microblaze_v10_0_7_MB_MUXCY_82                                    |     1|
|1225  |              \Using_XX_Access_Part2.carry_or_I1                                               |microblaze_v10_0_7_carry_or_77                                    |     4|
|1226  |                MUXCY_I                                                                        |microblaze_v10_0_7_MB_MUXCY_79                                    |     4|
|1227  |              cache_valid_bit_detect_I1                                                        |cache_valid_bit_detect                                            |     1|
|1228  |                \Valid_Check_With_4word_Cacheline.lut6_valid_check_carry_and                   |microblaze_v10_0_7_carry_and                                      |     1|
|1229  |                  MUXCY_I                                                                      |microblaze_v10_0_7_MB_MUXCY_78                                    |     1|
|1230  |            \Using_ICache.combined_carry_or_I                                                  |microblaze_v10_0_7_carry_or                                       |     1|
|1231  |              MUXCY_I                                                                          |microblaze_v10_0_7_MB_MUXCY                                       |     1|
|1232  |          Reset_DFF                                                                            |mb_sync_bit                                                       |     2|
|1233  |          \Using_Async_Wakeup_0.Wakeup_DFF                                                     |mb_sync_bit_75                                                    |     2|
|1234  |          \Using_Async_Wakeup_1.Wakeup_DFF                                                     |mb_sync_bit_76                                                    |     2|
|1235  |    microblaze_0_axi_periph                                                                    |system_microblaze_0_axi_periph_0                                  |  4712|
|1236  |      xbar                                                                                     |system_xbar_0                                                     |   668|
|1237  |        inst                                                                                   |axi_crossbar_v2_1_18_axi_crossbar                                 |   668|
|1238  |          \gen_sasd.crossbar_sasd_0                                                            |axi_crossbar_v2_1_18_crossbar_sasd                                |   668|
|1239  |            addr_arbiter_inst                                                                  |axi_crossbar_v2_1_18_addr_arbiter_sasd                            |   398|
|1240  |            \gen_decerr.decerr_slave_inst                                                      |axi_crossbar_v2_1_18_decerr_slave                                 |    52|
|1241  |            reg_slice_r                                                                        |axi_register_slice_v2_1_17_axic_register_slice__parameterized7    |   188|
|1242  |            splitter_ar                                                                        |axi_crossbar_v2_1_18_splitter__parameterized0                     |     6|
|1243  |            splitter_aw                                                                        |axi_crossbar_v2_1_18_splitter                                     |    10|
|1244  |      m00_couplers                                                                             |m00_couplers_imp_1RZ0IW6                                          |  1011|
|1245  |        auto_pc                                                                                |system_auto_pc_0                                                  |  1011|
|1246  |          inst                                                                                 |axi_protocol_converter_v2_1_17_axi_protocol_converter_52          |  1011|
|1247  |            \gen_axilite.gen_b2s_conv.axilite_b2s                                              |axi_protocol_converter_v2_1_17_b2s_53                             |  1011|
|1248  |              \RD.ar_channel_0                                                                 |axi_protocol_converter_v2_1_17_b2s_ar_channel_54                  |   194|
|1249  |                ar_cmd_fsm_0                                                                   |axi_protocol_converter_v2_1_17_b2s_rd_cmd_fsm_71                  |    37|
|1250  |                cmd_translator_0                                                               |axi_protocol_converter_v2_1_17_b2s_cmd_translator_72              |   157|
|1251  |                  incr_cmd_0                                                                   |axi_protocol_converter_v2_1_17_b2s_incr_cmd_73                    |    70|
|1252  |                  wrap_cmd_0                                                                   |axi_protocol_converter_v2_1_17_b2s_wrap_cmd_74                    |    82|
|1253  |              \RD.r_channel_0                                                                  |axi_protocol_converter_v2_1_17_b2s_r_channel_55                   |    92|
|1254  |                rd_data_fifo_0                                                                 |axi_protocol_converter_v2_1_17_b2s_simple_fifo__parameterized1_69 |    75|
|1255  |                transaction_fifo_0                                                             |axi_protocol_converter_v2_1_17_b2s_simple_fifo__parameterized2_70 |    15|
|1256  |              SI_REG                                                                           |axi_register_slice_v2_1_17_axi_register_slice_56                  |   469|
|1257  |                \ar.ar_pipe                                                                    |axi_register_slice_v2_1_17_axic_register_slice_65                 |   171|
|1258  |                \aw.aw_pipe                                                                    |axi_register_slice_v2_1_17_axic_register_slice_66                 |   174|
|1259  |                \b.b_pipe                                                                      |axi_register_slice_v2_1_17_axic_register_slice__parameterized1_67 |    13|
|1260  |                \r.r_pipe                                                                      |axi_register_slice_v2_1_17_axic_register_slice__parameterized2_68 |   111|
|1261  |              \WR.aw_channel_0                                                                 |axi_protocol_converter_v2_1_17_b2s_aw_channel_57                  |   200|
|1262  |                aw_cmd_fsm_0                                                                   |axi_protocol_converter_v2_1_17_b2s_wr_cmd_fsm_61                  |    34|
|1263  |                cmd_translator_0                                                               |axi_protocol_converter_v2_1_17_b2s_cmd_translator_62              |   158|
|1264  |                  incr_cmd_0                                                                   |axi_protocol_converter_v2_1_17_b2s_incr_cmd_63                    |    72|
|1265  |                  wrap_cmd_0                                                                   |axi_protocol_converter_v2_1_17_b2s_wrap_cmd_64                    |    82|
|1266  |              \WR.b_channel_0                                                                  |axi_protocol_converter_v2_1_17_b2s_b_channel_58                   |    54|
|1267  |                bid_fifo_0                                                                     |axi_protocol_converter_v2_1_17_b2s_simple_fifo_59                 |    23|
|1268  |                bresp_fifo_0                                                                   |axi_protocol_converter_v2_1_17_b2s_simple_fifo__parameterized0_60 |     7|
|1269  |      m01_couplers                                                                             |m01_couplers_imp_K87I2F                                           |  1011|
|1270  |        auto_pc                                                                                |system_auto_pc_1                                                  |  1011|
|1271  |          inst                                                                                 |axi_protocol_converter_v2_1_17_axi_protocol_converter_29          |  1011|
|1272  |            \gen_axilite.gen_b2s_conv.axilite_b2s                                              |axi_protocol_converter_v2_1_17_b2s_30                             |  1011|
|1273  |              \RD.ar_channel_0                                                                 |axi_protocol_converter_v2_1_17_b2s_ar_channel_31                  |   194|
|1274  |                ar_cmd_fsm_0                                                                   |axi_protocol_converter_v2_1_17_b2s_rd_cmd_fsm_48                  |    37|
|1275  |                cmd_translator_0                                                               |axi_protocol_converter_v2_1_17_b2s_cmd_translator_49              |   157|
|1276  |                  incr_cmd_0                                                                   |axi_protocol_converter_v2_1_17_b2s_incr_cmd_50                    |    70|
|1277  |                  wrap_cmd_0                                                                   |axi_protocol_converter_v2_1_17_b2s_wrap_cmd_51                    |    82|
|1278  |              \RD.r_channel_0                                                                  |axi_protocol_converter_v2_1_17_b2s_r_channel_32                   |    92|
|1279  |                rd_data_fifo_0                                                                 |axi_protocol_converter_v2_1_17_b2s_simple_fifo__parameterized1_46 |    75|
|1280  |                transaction_fifo_0                                                             |axi_protocol_converter_v2_1_17_b2s_simple_fifo__parameterized2_47 |    15|
|1281  |              SI_REG                                                                           |axi_register_slice_v2_1_17_axi_register_slice_33                  |   469|
|1282  |                \ar.ar_pipe                                                                    |axi_register_slice_v2_1_17_axic_register_slice_42                 |   171|
|1283  |                \aw.aw_pipe                                                                    |axi_register_slice_v2_1_17_axic_register_slice_43                 |   174|
|1284  |                \b.b_pipe                                                                      |axi_register_slice_v2_1_17_axic_register_slice__parameterized1_44 |    13|
|1285  |                \r.r_pipe                                                                      |axi_register_slice_v2_1_17_axic_register_slice__parameterized2_45 |   111|
|1286  |              \WR.aw_channel_0                                                                 |axi_protocol_converter_v2_1_17_b2s_aw_channel_34                  |   200|
|1287  |                aw_cmd_fsm_0                                                                   |axi_protocol_converter_v2_1_17_b2s_wr_cmd_fsm_38                  |    34|
|1288  |                cmd_translator_0                                                               |axi_protocol_converter_v2_1_17_b2s_cmd_translator_39              |   158|
|1289  |                  incr_cmd_0                                                                   |axi_protocol_converter_v2_1_17_b2s_incr_cmd_40                    |    72|
|1290  |                  wrap_cmd_0                                                                   |axi_protocol_converter_v2_1_17_b2s_wrap_cmd_41                    |    82|
|1291  |              \WR.b_channel_0                                                                  |axi_protocol_converter_v2_1_17_b2s_b_channel_35                   |    54|
|1292  |                bid_fifo_0                                                                     |axi_protocol_converter_v2_1_17_b2s_simple_fifo_36                 |    23|
|1293  |                bresp_fifo_0                                                                   |axi_protocol_converter_v2_1_17_b2s_simple_fifo__parameterized0_37 |     7|
|1294  |      m02_couplers                                                                             |m02_couplers_imp_QYRHL1                                           |  1011|
|1295  |        auto_pc                                                                                |system_auto_pc_2                                                  |  1011|
|1296  |          inst                                                                                 |axi_protocol_converter_v2_1_17_axi_protocol_converter_6           |  1011|
|1297  |            \gen_axilite.gen_b2s_conv.axilite_b2s                                              |axi_protocol_converter_v2_1_17_b2s_7                              |  1011|
|1298  |              \RD.ar_channel_0                                                                 |axi_protocol_converter_v2_1_17_b2s_ar_channel_8                   |   194|
|1299  |                ar_cmd_fsm_0                                                                   |axi_protocol_converter_v2_1_17_b2s_rd_cmd_fsm_25                  |    37|
|1300  |                cmd_translator_0                                                               |axi_protocol_converter_v2_1_17_b2s_cmd_translator_26              |   157|
|1301  |                  incr_cmd_0                                                                   |axi_protocol_converter_v2_1_17_b2s_incr_cmd_27                    |    70|
|1302  |                  wrap_cmd_0                                                                   |axi_protocol_converter_v2_1_17_b2s_wrap_cmd_28                    |    82|
|1303  |              \RD.r_channel_0                                                                  |axi_protocol_converter_v2_1_17_b2s_r_channel_9                    |    92|
|1304  |                rd_data_fifo_0                                                                 |axi_protocol_converter_v2_1_17_b2s_simple_fifo__parameterized1_23 |    75|
|1305  |                transaction_fifo_0                                                             |axi_protocol_converter_v2_1_17_b2s_simple_fifo__parameterized2_24 |    15|
|1306  |              SI_REG                                                                           |axi_register_slice_v2_1_17_axi_register_slice_10                  |   469|
|1307  |                \ar.ar_pipe                                                                    |axi_register_slice_v2_1_17_axic_register_slice_19                 |   171|
|1308  |                \aw.aw_pipe                                                                    |axi_register_slice_v2_1_17_axic_register_slice_20                 |   174|
|1309  |                \b.b_pipe                                                                      |axi_register_slice_v2_1_17_axic_register_slice__parameterized1_21 |    13|
|1310  |                \r.r_pipe                                                                      |axi_register_slice_v2_1_17_axic_register_slice__parameterized2_22 |   111|
|1311  |              \WR.aw_channel_0                                                                 |axi_protocol_converter_v2_1_17_b2s_aw_channel_11                  |   200|
|1312  |                aw_cmd_fsm_0                                                                   |axi_protocol_converter_v2_1_17_b2s_wr_cmd_fsm_15                  |    34|
|1313  |                cmd_translator_0                                                               |axi_protocol_converter_v2_1_17_b2s_cmd_translator_16              |   158|
|1314  |                  incr_cmd_0                                                                   |axi_protocol_converter_v2_1_17_b2s_incr_cmd_17                    |    72|
|1315  |                  wrap_cmd_0                                                                   |axi_protocol_converter_v2_1_17_b2s_wrap_cmd_18                    |    82|
|1316  |              \WR.b_channel_0                                                                  |axi_protocol_converter_v2_1_17_b2s_b_channel_12                   |    54|
|1317  |                bid_fifo_0                                                                     |axi_protocol_converter_v2_1_17_b2s_simple_fifo_13                 |    23|
|1318  |                bresp_fifo_0                                                                   |axi_protocol_converter_v2_1_17_b2s_simple_fifo__parameterized0_14 |     7|
|1319  |      m03_couplers                                                                             |m03_couplers_imp_1LIFQL0                                          |  1011|
|1320  |        auto_pc                                                                                |system_auto_pc_3                                                  |  1011|
|1321  |          inst                                                                                 |axi_protocol_converter_v2_1_17_axi_protocol_converter             |  1011|
|1322  |            \gen_axilite.gen_b2s_conv.axilite_b2s                                              |axi_protocol_converter_v2_1_17_b2s                                |  1011|
|1323  |              \RD.ar_channel_0                                                                 |axi_protocol_converter_v2_1_17_b2s_ar_channel                     |   194|
|1324  |                ar_cmd_fsm_0                                                                   |axi_protocol_converter_v2_1_17_b2s_rd_cmd_fsm                     |    37|
|1325  |                cmd_translator_0                                                               |axi_protocol_converter_v2_1_17_b2s_cmd_translator_3               |   157|
|1326  |                  incr_cmd_0                                                                   |axi_protocol_converter_v2_1_17_b2s_incr_cmd_4                     |    70|
|1327  |                  wrap_cmd_0                                                                   |axi_protocol_converter_v2_1_17_b2s_wrap_cmd_5                     |    82|
|1328  |              \RD.r_channel_0                                                                  |axi_protocol_converter_v2_1_17_b2s_r_channel                      |    92|
|1329  |                rd_data_fifo_0                                                                 |axi_protocol_converter_v2_1_17_b2s_simple_fifo__parameterized1    |    75|
|1330  |                transaction_fifo_0                                                             |axi_protocol_converter_v2_1_17_b2s_simple_fifo__parameterized2    |    15|
|1331  |              SI_REG                                                                           |axi_register_slice_v2_1_17_axi_register_slice                     |   469|
|1332  |                \ar.ar_pipe                                                                    |axi_register_slice_v2_1_17_axic_register_slice                    |   171|
|1333  |                \aw.aw_pipe                                                                    |axi_register_slice_v2_1_17_axic_register_slice_2                  |   174|
|1334  |                \b.b_pipe                                                                      |axi_register_slice_v2_1_17_axic_register_slice__parameterized1    |    13|
|1335  |                \r.r_pipe                                                                      |axi_register_slice_v2_1_17_axic_register_slice__parameterized2    |   111|
|1336  |              \WR.aw_channel_0                                                                 |axi_protocol_converter_v2_1_17_b2s_aw_channel                     |   200|
|1337  |                aw_cmd_fsm_0                                                                   |axi_protocol_converter_v2_1_17_b2s_wr_cmd_fsm                     |    34|
|1338  |                cmd_translator_0                                                               |axi_protocol_converter_v2_1_17_b2s_cmd_translator                 |   158|
|1339  |                  incr_cmd_0                                                                   |axi_protocol_converter_v2_1_17_b2s_incr_cmd                       |    72|
|1340  |                  wrap_cmd_0                                                                   |axi_protocol_converter_v2_1_17_b2s_wrap_cmd                       |    82|
|1341  |              \WR.b_channel_0                                                                  |axi_protocol_converter_v2_1_17_b2s_b_channel                      |    54|
|1342  |                bid_fifo_0                                                                     |axi_protocol_converter_v2_1_17_b2s_simple_fifo                    |    23|
|1343  |                bresp_fifo_0                                                                   |axi_protocol_converter_v2_1_17_b2s_simple_fifo__parameterized0    |     7|
|1344  |      s00_couplers                                                                             |s00_couplers_imp_1LZPV07                                          |     0|
|1345  |        auto_pc                                                                                |system_auto_pc_4                                                  |     0|
|1346  |    rst_clk_wiz_1_100M                                                                         |system_rst_clk_wiz_1_100M_0                                       |    66|
|1347  |      U0                                                                                       |proc_sys_reset                                                    |    66|
|1348  |        EXT_LPF                                                                                |lpf                                                               |    23|
|1349  |          \ACTIVE_LOW_AUX.ACT_LO_AUX                                                           |cdc_sync__parameterized1                                          |     6|
|1350  |          \ACTIVE_LOW_EXT.ACT_LO_EXT                                                           |cdc_sync__parameterized1_1                                        |     6|
|1351  |        SEQ                                                                                    |sequence_psr                                                      |    38|
|1352  |          SEQ_COUNTER                                                                          |upcnt_n                                                           |    13|
|1353  |    switches                                                                                   |system_axi_gpio_0_0                                               |   280|
|1354  |      U0                                                                                       |axi_gpio__parameterized1                                          |   280|
|1355  |        AXI_LITE_IPIF_I                                                                        |axi_lite_ipif__parameterized0                                     |    95|
|1356  |          I_SLAVE_ATTACHMENT                                                                   |slave_attachment__parameterized0                                  |    95|
|1357  |            I_DECODER                                                                          |address_decoder__parameterized0                                   |    34|
|1358  |              \MEM_DECODE_GEN[0].PER_CE_GEN[1].MULTIPLE_CES_THIS_CS_GEN.CE_I                   |pselect_f__parameterized0                                         |     1|
|1359  |              \MEM_DECODE_GEN[0].PER_CE_GEN[2].MULTIPLE_CES_THIS_CS_GEN.CE_I                   |pselect_f__parameterized1                                         |     1|
|1360  |        gpio_core_1                                                                            |GPIO_Core__parameterized0                                         |   166|
|1361  |          \Not_Dual.INPUT_DOUBLE_REGS3                                                         |cdc_sync__parameterized2                                          |    64|
|1362  |    microblaze_0_local_memory                                                                  |microblaze_0_local_memory_imp_OGE0N8                              |    44|
|1363  |      dlmb_bram_if_cntlr                                                                       |system_dlmb_bram_if_cntlr_0                                       |     8|
|1364  |        U0                                                                                     |lmb_bram_if_cntlr_0                                               |     8|
|1365  |      dlmb_v10                                                                                 |system_dlmb_v10_0                                                 |     1|
|1366  |        U0                                                                                     |lmb_v10__1                                                        |     1|
|1367  |      ilmb_bram_if_cntlr                                                                       |system_ilmb_bram_if_cntlr_0                                       |     8|
|1368  |        U0                                                                                     |lmb_bram_if_cntlr                                                 |     8|
|1369  |      ilmb_v10                                                                                 |system_ilmb_v10_0                                                 |     1|
|1370  |        U0                                                                                     |lmb_v10                                                           |     1|
|1371  |      lmb_bram                                                                                 |system_lmb_bram_0                                                 |    26|
|1372  |        U0                                                                                     |blk_mem_gen_v8_4_1__parameterized1                                |    26|
|1373  |          inst_blk_mem_gen                                                                     |blk_mem_gen_v8_4_1_synth__parameterized0                          |    26|
|1374  |            \gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen                             |blk_mem_gen_v8_4_1_blk_mem_gen_top__parameterized0                |    26|
|1375  |              \valid.cstr                                                                      |blk_mem_gen_v8_4_1_blk_mem_gen_generic_cstr__parameterized0       |    26|
|1376  |                \ramloop[0].ram.r                                                              |blk_mem_gen_v8_4_1_blk_mem_gen_prim_width__parameterized1         |     1|
|1377  |                  \prim_noinit.ram                                                             |blk_mem_gen_v8_4_1_blk_mem_gen_prim_wrapper__parameterized1       |     1|
|1378  |                \ramloop[1].ram.r                                                              |blk_mem_gen_v8_4_1_blk_mem_gen_prim_width__parameterized2         |     1|
|1379  |                  \prim_noinit.ram                                                             |blk_mem_gen_v8_4_1_blk_mem_gen_prim_wrapper__parameterized2       |     1|
|1380  |                \ramloop[2].ram.r                                                              |blk_mem_gen_v8_4_1_blk_mem_gen_prim_width__parameterized3         |     1|
|1381  |                  \prim_noinit.ram                                                             |blk_mem_gen_v8_4_1_blk_mem_gen_prim_wrapper__parameterized3       |     1|
|1382  |                \ramloop[3].ram.r                                                              |blk_mem_gen_v8_4_1_blk_mem_gen_prim_width__parameterized4         |    23|
|1383  |                  \prim_noinit.ram                                                             |blk_mem_gen_v8_4_1_blk_mem_gen_prim_wrapper__parameterized4       |     5|
+------+-----------------------------------------------------------------------------------------------+------------------------------------------------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:05:32 ; elapsed = 00:06:07 . Memory (MB): peak = 1114.016 ; gain = 721.137
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 15206 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:01:20 ; elapsed = 00:05:39 . Memory (MB): peak = 1114.016 ; gain = 687.070
Synthesis Optimization Complete : Time (s): cpu = 00:05:32 ; elapsed = 00:06:08 . Memory (MB): peak = 1114.016 ; gain = 721.137
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 739 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 434 instances were transformed.
  (MUXCY,XORCY) => CARRY4: 38 instances
  FD => FDRE: 32 instances
  FDC_1 => FDCE (inverted pins: C): 1 instances
  FDE => FDRE: 64 instances
  FDR => FDRE: 97 instances
  FDRE_1 => FDRE (inverted pins: C): 1 instances
  FDS => FDSE: 5 instances
  LUT6_2 => LUT6_2 (LUT5, LUT6): 129 instances
  MULT_AND => LUT2: 2 instances
  RAM32X1D => RAM32X1D (RAMD32, RAMD32): 64 instances
  SRL16 => SRL16E: 1 instances

INFO: [Common 17-83] Releasing license: Synthesis
1007 Infos, 167 Warnings, 1 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:05:41 ; elapsed = 00:06:17 . Memory (MB): peak = 1114.016 ; gain = 728.035
WARNING: [Constraints 18-5210] No constraint will be written out.
INFO: [Common 17-1381] The checkpoint 'C:/xup/embedded/2018_2_microblz/lab3/lab3.runs/synth_1/system_wrapper.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file system_wrapper_utilization_synth.rpt -pb system_wrapper_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.251 . Memory (MB): peak = 1114.016 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Mon Aug 13 16:21:04 2018...
