{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1524802790358 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition " "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1524802790367 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Apr 26 21:19:50 2018 " "Processing started: Thu Apr 26 21:19:50 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1524802790367 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1524802790367 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Part6 -c Part6 " "Command: quartus_map --read_settings_files=on --write_settings_files=off Part6 -c Part6" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1524802790368 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1524802790903 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1524802790903 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "part6.sv 1 1 " "Found 1 design units, including 1 entities, in source file part6.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Part6 " "Found entity 1: Part6" {  } { { "Part6.sv" "" { Text "C:/Users/Epimetheus/Documents/GitHub/Digital-System-Design/Labs/HW2/Part6/Part6.sv" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1524802801777 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1524802801777 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bcd3_decoder_decimal.sv 1 1 " "Found 1 design units, including 1 entities, in source file bcd3_decoder_decimal.sv" { { "Info" "ISGN_ENTITY_NAME" "1 BCD3_Decoder_Decimal " "Found entity 1: BCD3_Decoder_Decimal" {  } { { "BCD3_Decoder_Decimal.sv" "" { Text "C:/Users/Epimetheus/Documents/GitHub/Digital-System-Design/Labs/HW2/Part6/BCD3_Decoder_Decimal.sv" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1524802801779 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1524802801779 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bcd3_decoder.sv 1 1 " "Found 1 design units, including 1 entities, in source file bcd3_decoder.sv" { { "Info" "ISGN_ENTITY_NAME" "1 BCD3_Decoder " "Found entity 1: BCD3_Decoder" {  } { { "BCD3_Decoder.sv" "" { Text "C:/Users/Epimetheus/Documents/GitHub/Digital-System-Design/Labs/HW2/Part6/BCD3_Decoder.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1524802801781 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1524802801781 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bcd3_for_hex_display.sv 1 1 " "Found 1 design units, including 1 entities, in source file bcd3_for_hex_display.sv" { { "Info" "ISGN_ENTITY_NAME" "1 BCD3_For_HEX_Display " "Found entity 1: BCD3_For_HEX_Display" {  } { { "BCD3_For_HEX_Display.sv" "" { Text "C:/Users/Epimetheus/Documents/GitHub/Digital-System-Design/Labs/HW2/Part6/BCD3_For_HEX_Display.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1524802801783 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1524802801783 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bcd_add2.sv 2 2 " "Found 2 design units, including 2 entities, in source file bcd_add2.sv" { { "Info" "ISGN_ENTITY_NAME" "1 BCD_Add2 " "Found entity 1: BCD_Add2" {  } { { "BCD_Add2.sv" "" { Text "C:/Users/Epimetheus/Documents/GitHub/Digital-System-Design/Labs/HW2/Part6/BCD_Add2.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1524802801785 ""} { "Info" "ISGN_ENTITY_NAME" "2 BCD_Add2_testbench " "Found entity 2: BCD_Add2_testbench" {  } { { "BCD_Add2.sv" "" { Text "C:/Users/Epimetheus/Documents/GitHub/Digital-System-Design/Labs/HW2/Part6/BCD_Add2.sv" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1524802801785 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1524802801785 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Part6 " "Elaborating entity \"Part6\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1524802801823 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LEDG\[8\] Part6.sv(6) " "Output port \"LEDG\[8\]\" at Part6.sv(6) has no driver" {  } { { "Part6.sv" "" { Text "C:/Users/Epimetheus/Documents/GitHub/Digital-System-Design/Labs/HW2/Part6/Part6.sv" 6 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1524802801825 "|Part6"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "BCD_Add2 BCD_Add2:bcd_add2 " "Elaborating entity \"BCD_Add2\" for hierarchy \"BCD_Add2:bcd_add2\"" {  } { { "Part6.sv" "bcd_add2" { Text "C:/Users/Epimetheus/Documents/GitHub/Digital-System-Design/Labs/HW2/Part6/Part6.sv" 14 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1524802801836 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "5 4 BCD_Add2.sv(21) " "Verilog HDL assignment warning at BCD_Add2.sv(21): truncated value with size 5 to match size of target (4)" {  } { { "BCD_Add2.sv" "" { Text "C:/Users/Epimetheus/Documents/GitHub/Digital-System-Design/Labs/HW2/Part6/BCD_Add2.sv" 21 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1524802801837 "|Part6|BCD_Add2:bcd_add2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "5 4 BCD_Add2.sv(34) " "Verilog HDL assignment warning at BCD_Add2.sv(34): truncated value with size 5 to match size of target (4)" {  } { { "BCD_Add2.sv" "" { Text "C:/Users/Epimetheus/Documents/GitHub/Digital-System-Design/Labs/HW2/Part6/BCD_Add2.sv" 34 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1524802801837 "|Part6|BCD_Add2:bcd_add2"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "BCD3_Decoder_Decimal BCD3_Decoder_Decimal:Decoder3_for_display " "Elaborating entity \"BCD3_Decoder_Decimal\" for hierarchy \"BCD3_Decoder_Decimal:Decoder3_for_display\"" {  } { { "Part6.sv" "Decoder3_for_display" { Text "C:/Users/Epimetheus/Documents/GitHub/Digital-System-Design/Labs/HW2/Part6/Part6.sv" 15 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1524802801838 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "BCD3_Decoder BCD3_Decoder_Decimal:Decoder3_for_display\|BCD3_Decoder:BCD_For_HEX_Display2 " "Elaborating entity \"BCD3_Decoder\" for hierarchy \"BCD3_Decoder_Decimal:Decoder3_for_display\|BCD3_Decoder:BCD_For_HEX_Display2\"" {  } { { "BCD3_Decoder_Decimal.sv" "BCD_For_HEX_Display2" { Text "C:/Users/Epimetheus/Documents/GitHub/Digital-System-Design/Labs/HW2/Part6/BCD3_Decoder_Decimal.sv" 10 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1524802801841 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[16\] GND " "Pin \"LEDR\[16\]\" is stuck at GND" {  } { { "Part6.sv" "" { Text "C:/Users/Epimetheus/Documents/GitHub/Digital-System-Design/Labs/HW2/Part6/Part6.sv" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1524802803579 "|Part6|LEDR[16]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[8\] GND " "Pin \"LEDG\[8\]\" is stuck at GND" {  } { { "Part6.sv" "" { Text "C:/Users/Epimetheus/Documents/GitHub/Digital-System-Design/Labs/HW2/Part6/Part6.sv" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1524802803579 "|Part6|LEDG[8]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1524802803579 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1524802803714 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1524802804639 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1524802804639 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "184 " "Implemented 184 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "16 " "Implemented 16 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1524802804716 ""} { "Info" "ICUT_CUT_TM_OPINS" "67 " "Implemented 67 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1524802804716 ""} { "Info" "ICUT_CUT_TM_LCELLS" "101 " "Implemented 101 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1524802804716 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1524802804716 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 7 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 7 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "622 " "Peak virtual memory: 622 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1524802804734 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Apr 26 21:20:04 2018 " "Processing ended: Thu Apr 26 21:20:04 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1524802804734 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:14 " "Elapsed time: 00:00:14" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1524802804734 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:31 " "Total CPU time (on all processors): 00:00:31" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1524802804734 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1524802804734 ""}
