#######################################################################################
# log primitive debug message of FSDB dumping                                         #
# This is for R&D to analyze when there are issues happening when FSDB dump           #
#######################################################################################
ANF: vcsd_get_serial_mode_status('./simv: undefined symbol: vcsd_get_serial_mode_status')
ANF: vcsd_enable_sva_success_callback('./simv: undefined symbol: vcsd_enable_sva_success_callback')
ANF: vcsd_disable_sva_success_callback('./simv: undefined symbol: vcsd_disable_sva_success_callback')
ANF: vcsd_get_power_scope_name('./simv: undefined symbol: vcsd_get_power_scope_name')
ANF: vcsd_begin_no_value_var_info('./simv: undefined symbol: vcsd_begin_no_value_var_info')
ANF: vcsd_end_no_value_var_info('./simv: undefined symbol: vcsd_end_no_value_var_info')
ANF: vcsd_remove_xprop_merge_mode_callback('./simv: undefined symbol: vcsd_remove_xprop_merge_mode_callback')
ANF: vhpi_get_cb_info('./simv: undefined symbol: vhpi_get_cb_info')
ANF: vhpi_free_handle('./simv: undefined symbol: vhpi_free_handle')
ANF: vhpi_fetch_vcsd_handle('./simv: undefined symbol: vhpi_fetch_vcsd_handle')
ANF: vhpi_fetch_vpi_handle('./simv: undefined symbol: vhpi_fetch_vpi_handle')
ANF: vhpi_has_verilog_parent('./simv: undefined symbol: vhpi_has_verilog_parent')
ANF: vhpi_is_verilog_scope('./simv: undefined symbol: vhpi_is_verilog_scope')
ANF: scsd_xprop_is_enabled('./simv: undefined symbol: scsd_xprop_is_enabled')
ANF: scsd_xprop_sig_is_promoted('./simv: undefined symbol: scsd_xprop_sig_is_promoted')
ANF: scsd_xprop_int_xvalue('./simv: undefined symbol: scsd_xprop_int_xvalue')
ANF: scsd_xprop_bool_xvalue('./simv: undefined symbol: scsd_xprop_bool_xvalue')
ANF: scsd_xprop_enum_xvalue('./simv: undefined symbol: scsd_xprop_enum_xvalue')
ANF: scsd_xprop_register_merge_mode_cb('./simv: undefined symbol: scsd_xprop_register_merge_mode_cb')
ANF: scsd_xprop_delete_merge_mode_cb('./simv: undefined symbol: scsd_xprop_delete_merge_mode_cb')
ANF: scsd_xprop_get_merge_mode('./simv: undefined symbol: scsd_xprop_get_merge_mode')
ANF: scsd_thread_get_info('./simv: undefined symbol: scsd_thread_get_info')
ANF: scsd_thread_vc_init('./simv: undefined symbol: scsd_thread_vc_init')
ANF: scsd_master_set_delta_sync_cbk('./simv: undefined symbol: scsd_master_set_delta_sync_cbk')
ANF: scsd_fgp_get_fsdb_cores('./simv: undefined symbol: scsd_fgp_get_fsdb_cores')
ANF: vhdi_dt_get_type('./simv: undefined symbol: vhdi_dt_get_type')
ANF: vhdi_dt_get_key('./simv: undefined symbol: vhdi_dt_get_key')
ANF: vhdi_dt_get_vhdl_enum_info('./simv: undefined symbol: vhdi_dt_get_vhdl_enum_info')
ANF: vhdi_dt_get_vhdl_physical_info('./simv: undefined symbol: vhdi_dt_get_vhdl_physical_info')
ANF: vhdi_dt_get_vhdl_array_info('./simv: undefined symbol: vhdi_dt_get_vhdl_array_info')
ANF: vhdi_dt_get_vhdl_record_info('./simv: undefined symbol: vhdi_dt_get_vhdl_record_info')
ANF: vhdi_def_traverse_module('./simv: undefined symbol: vhdi_def_traverse_module')
ANF: vhdi_def_traverse_scope('./simv: undefined symbol: vhdi_def_traverse_scope')
ANF: vhdi_def_traverse_variable('./simv: undefined symbol: vhdi_def_traverse_variable')
ANF: vhdi_def_get_module_id_by_vhpi('./simv: undefined symbol: vhdi_def_get_module_id_by_vhpi')
ANF: vhdi_def_get_handle_by_module_id('./simv: undefined symbol: vhdi_def_get_handle_by_module_id')
ANF: vhdi_def_get_variable_info_by_vhpi('./simv: undefined symbol: vhdi_def_get_variable_info_by_vhpi')
ANF: vhdi_def_free('./simv: undefined symbol: vhdi_def_free')
ANF: vhdi_ist_traverse_scope('./simv: undefined symbol: vhdi_ist_traverse_scope')
ANF: vhdi_ist_traverse_variable('./simv: undefined symbol: vhdi_ist_traverse_variable')
ANF: vhdi_ist_convert_by_vhpi('./simv: undefined symbol: vhdi_ist_convert_by_vhpi')
ANF: vhdi_ist_clone('./simv: undefined symbol: vhdi_ist_clone')
ANF: vhdi_ist_free('./simv: undefined symbol: vhdi_ist_free')
ANF: vhdi_ist_hash_key('./simv: undefined symbol: vhdi_ist_hash_key')
ANF: vhdi_ist_compare('./simv: undefined symbol: vhdi_ist_compare')
ANF: vhdi_ist_get_value_addr('./simv: undefined symbol: vhdi_ist_get_value_addr')
ANF: vhdi_set_scsd_callback('./simv: undefined symbol: vhdi_set_scsd_callback')
ANF: vhdi_cbk_set_force_callback('./simv: undefined symbol: vhdi_cbk_set_force_callback')
ANF: vhdi_trigger_init_force('./simv: undefined symbol: vhdi_trigger_init_force')
ANF: vhdi_ist_check_scsd_callback('./simv: undefined symbol: vhdi_ist_check_scsd_callback')
ANF: vhdi_ist_add_scsd_callback('./simv: undefined symbol: vhdi_ist_add_scsd_callback')
ANF: vhdi_ist_remove_scsd_callback('./simv: undefined symbol: vhdi_ist_remove_scsd_callback')
ANF: vhdi_ist_get_scsd_user_data('./simv: undefined symbol: vhdi_ist_get_scsd_user_data')
ANF: vhdi_add_time_change_callback('./simv: undefined symbol: vhdi_add_time_change_callback')
ANF: vhdi_get_real_value_by_value_addr('./simv: undefined symbol: vhdi_get_real_value_by_value_addr')
ANF: vhdi_get_64_value_by_value_addr('./simv: undefined symbol: vhdi_get_64_value_by_value_addr')
ANF: vhdi_xprop_inst_is_promoted('./simv: undefined symbol: vhdi_xprop_inst_is_promoted')
ANF: vdi_ist_convert_by_vhdi('./simv: undefined symbol: vdi_ist_convert_by_vhdi')
ANF: vhdi_ist_get_module_id('./simv: undefined symbol: vhdi_ist_get_module_id')
ANF: vhdi_refine_foreign_scope_type('./simv: undefined symbol: vhdi_refine_foreign_scope_type')
ANF: vhdi_flush_callback('./simv: undefined symbol: vhdi_flush_callback')
ANF: vhdi_set_orig_name('./simv: undefined symbol: vhdi_set_orig_name')
ANF: vhdi_set_dump_pt('./simv: undefined symbol: vhdi_set_dump_pt')
ANF: vhdi_get_fsdb_option('./simv: undefined symbol: vhdi_get_fsdb_option')
ANF: vhdi_fgp_get_mode('./simv: undefined symbol: vhdi_fgp_get_mode')
ANF: vhdi_node_register_composite_var('./simv: undefined symbol: vhdi_node_register_composite_var')
ANF: vhdi_node_analysis('./simv: undefined symbol: vhdi_node_analysis')
ANF: vhdi_node_id('./simv: undefined symbol: vhdi_node_id')
ANF: vhdi_node_ist_check_scsd_callback('./simv: undefined symbol: vhdi_node_ist_check_scsd_callback')
ANF: vhdi_node_ist_add_scsd_callback('./simv: undefined symbol: vhdi_node_ist_add_scsd_callback')
ANF: vhdi_node_ist_get_value_addr('./simv: undefined symbol: vhdi_node_ist_get_value_addr')
ANF: vhdi_enc_def_traverse_module('./simv: undefined symbol: vhdi_enc_def_traverse_module')
ANF: vhdi_enc_def_traverse_scope('./simv: undefined symbol: vhdi_enc_def_traverse_scope')
ANF: vhdi_enc_def_traverse_variable('./simv: undefined symbol: vhdi_enc_def_traverse_variable')
ANF: vhdi_enc_ist_traverse_scope('./simv: undefined symbol: vhdi_enc_ist_traverse_scope')
ANF: vhdi_enc_ist_traverse_variable('./simv: undefined symbol: vhdi_enc_ist_traverse_variable')
ANF: vhdi_enc_ist_get_module_id('./simv: undefined symbol: vhdi_enc_ist_get_module_id')
ANF: vhdi_enc_def_get_handle_by_module_id('./simv: undefined symbol: vhdi_enc_def_get_handle_by_module_id')
VCS compile option:
 option[0]: ./simv
 option[1]: /opt/cad/synopsys/installs/vcs/Q-2020.03-SP2/linux64/bin/vcs1
 option[2]: -Mcc=gcc
 option[3]: -Mcplusplus=g++
 option[4]: -Masflags=
 option[5]: -Mcfl= -pipe -fPIC -O -I/opt/cad/synopsys/installs/vcs/Q-2020.03-SP2/include 
 option[6]: -Mxllcflags=
 option[7]: -Mxcflags= -pipe -fPIC -I/opt/cad/synopsys/installs/vcs/Q-2020.03-SP2/include
 option[8]: -Mldflags= -rdynamic 
 option[9]: -Mout=simv
 option[10]: -Mamsrun=
 option[11]: -Mvcsaceobjs=
 option[12]: -Mobjects= /opt/cad/synopsys/installs/vcs/Q-2020.03-SP2/linux64/lib/libvirsim.so /opt/cad/synopsys/installs/vcs/Q-2020.03-SP2/linux64/lib/liberrorinf.so /opt/cad/synopsys/installs/vcs/Q-2020.03-SP2/linux64/lib/libsnpsmalloc.so /opt/cad/synopsys/installs/vcs/Q-2020.03-SP2/linux64/lib/libvfs.so 
 option[13]: -Mexternalobj=
 option[14]: -Msaverestoreobj=/opt/cad/synopsys/installs/vcs/Q-2020.03-SP2/linux64/lib/vcs_save_restore_new.o
 option[15]: -Mcrt0=
 option[16]: -Mcrtn=
 option[17]: -Mcsrc=plug.cpp 
 option[18]: -Msyslibs=/opt/cad/synopsys/installs/verdi/Q-2020.03-SP2/share/PLI/VCS/LINUX64/pli.a -ldl 
 option[19]: -full64
 option[20]: +v2k
 option[21]: -kdb
 option[22]: -Xufe=2steps
 option[23]: -debug_access+all
 option[24]: +vpi
 option[25]: +vcsd1
 option[26]: +itf+/opt/cad/synopsys/installs/vcs/Q-2020.03-SP2/linux64/lib/vcsdp_lite.tab
 option[27]: +define+DUMPON+CPLUG
 option[28]: +vcs+lic+wait
 option[29]: +vc+list
 option[30]: -timescale=1ns/1ps
 option[31]: -v2k_generate
 option[32]: -top
 option[33]: tb_hehe
 option[34]: -picarchive
 option[35]: -P
 option[36]: /opt/cad/synopsys/installs/verdi/Q-2020.03-SP2/share/PLI/VCS/LINUX64/verdi.tab
 option[37]: -fsdb
 option[38]: -sverilog
 option[39]: +vpi
 option[40]: -gen_obj
 option[41]: +incdir+../rtl/lab_1/src
 option[42]: ../rtl/lab_1/src/bus_arbiter.v
 option[43]: ../rtl/lab_1/src/hehe.v
 option[44]: ../rtl/lab_1/src/cache/l1dcache.v
 option[45]: ../rtl/lab_1/src/cache/l1icache_32.v
 option[46]: ../rtl/lab_1/src/cache/cacheblock/sky130_sram_1kbyte_1rw1r_32x256_8.v
 option[47]: ../rtl/lab_1/src/cache/cacheblock/sky130_sram_1rw1r_64x256_8.v
 option[48]: ../rtl/lab_1/src/cache/cacheblock/std_dffe.v
 option[49]: ../rtl/lab_1/src/cache/cacheblock/std_dffr.v
 option[50]: ../rtl/lab_1/src/core_empty/core_empty.v
 option[51]: ../rtl/lab_1/src/core_empty/lsu/ac.v
 option[52]: ../rtl/lab_1/src/core_empty/lsu/agu.v
 option[53]: ../rtl/lab_1/src/core_empty/lsu/cu.v
 option[54]: ../rtl/lab_1/src/core_empty/lsu/lr.v
 option[55]: ../rtl/lab_1/src/core_empty/lsu/lsq.v
 option[56]: ../rtl/lab_1/src/core_empty/lsu/nblsu.v
 option[57]: ../rtl/lab_1/src/core_empty/pipeline/backend.v
 option[58]: ../rtl/lab_1/src/core_empty/pipeline/frontend.v
 option[59]: ../rtl/lab_1/src/core_empty/units/btb.v
 option[60]: ../rtl/lab_1/src/core_empty/units/counter_rob.v
 option[61]: ../rtl/lab_1/src/core_empty/units/counter_tmp.v
 option[62]: ../rtl/lab_1/src/core_empty/units/counter.v
 option[63]: ../rtl/lab_1/src/core_empty/units/csr.v
 option[64]: ../rtl/lab_1/src/core_empty/units/decode.v
 option[65]: ../rtl/lab_1/src/core_empty/units/excep_ctrl.v
 option[66]: ../rtl/lab_1/src/core_empty/units/fake_icache.v
 option[67]: ../rtl/lab_1/src/core_empty/units/fetch.v
 option[68]: ../rtl/lab_1/src/core_empty/units/fifo_tmp.v
 option[69]: ../rtl/lab_1/src/core_empty/units/fifo.v
 option[70]: ../rtl/lab_1/src/core_empty/units/gshare.v
 option[71]: ../rtl/lab_1/src/core_empty/units/ins_buffer.v
 option[72]: ../rtl/lab_1/src/core_empty/units/new_alu.v
 option[73]: ../rtl/lab_1/src/core_empty/units/new_fu.v
 option[74]: ../rtl/lab_1/src/core_empty/units/physical_regfile.v
 option[75]: ../rtl/lab_1/src/core_empty/units/rcu.v
 option[76]: ./tb_hehe.v
 option[77]: ./dpram64.sv
 option[78]: ./wb_arb.sv
 option[79]: ./wb_interconnect.sv
 option[80]: -load
 option[81]: /opt/cad/synopsys/installs/verdi/Q-2020.03-SP2/share/PLI/VCS/LINUX64/libnovas.so:FSDBDumpCmd
 option[82]: timescale=1ns/1ps
Chronologic Simulation VCS Release Q-2020.03-SP2_Full64
Linux 3.10.0-1160.el7.x86_64 #1 SMP Mon Oct 19 16:18:59 UTC 2020 x86_64
CPU cores: 104
Limit information:
======================================
cputime		unlimited
filesize		unlimited
datasize		unlimited
stacksize		8192 kbytes
coredumpsize		unlimited
memoryuse		unlimited
vmemoryuse		unlimited
descriptors		1000000
memorylocked		32000 kbytes
maxproc		4096
======================================
(Special)Runtime environment variables:

Runtime environment variables:
LC_PAPER=en_US.UTF-8
SYNOPSYS_HOME=/opt/cad/synopsys/installs
PVSHOME=/opt/cad/cadence/installs/PVS201
MANPATH=/usr/share/man/mpich-3.2:/usr/share/man:/usr/local/share/man
MPI_INCLUDE=/usr/include/mpich-3.2-x86_64
XDG_SESSION_ID=17274
QRC_HOME=/opt/cad/cadence/installs/QUANTUS201
TERM_PROGRAM=vscode
HOSTNAME=server1
LC_MONETARY=en_US.UTF-8
RGCC=/work/stu/dwfeng/RISCV/riscv-toolchains/bin/riscv64-unknown-elf-gcc
TERM=xterm-256color
SHELL=/bin/bash
HISTSIZE=1000
OA_LINK_DIR=/work/tools/cadence/installs/ICADVM201/oa_v22.60.043
SSH_CLIENT=10.11.230.75 1740 22
TERM_PROGRAM_VERSION=1.72.2
SPECTRE_HOME=/opt/cad/cadence/installs/SPECTRE201
BAG_TECH_CONFIG_DIR=/work/stu/yzhang/process/bag/BAG2_cds_ff_mpt/cds_ff_mpt
LC_NUMERIC=en_US.UTF-8
QTDIR=/usr/lib64/qt-3.3
QTINC=/usr/lib64/qt-3.3/include
BAG_WORK_DIR=/work/stu/yzhang/process/bag/BAG2_cds_ff_mpt
BAG_TEMP_DIR=/work/stu/yzhang/process/bag/BAG2_cds_ff_mpt/BAGTMP
QT_GRAPHICSSYSTEM_CHECKED=1
USER=yaowei
MPI_PYTHON_SITEARCH=/usr/lib64/python2.7/site-packages/mpich-3.2
LS_COLORS=rs=0:di=38;5;27:ln=38;5;51:mh=44;38;5;15:pi=40;38;5;11:so=38;5;13:do=38;5;5:bd=48;5;232;38;5;11:cd=48;5;232;38;5;3:or=48;5;232;38;5;9:mi=05;48;5;232;38;5;15:su=48;5;196;38;5;15:sg=48;5;11;38;5;16:ca=48;5;196;38;5;226:tw=48;5;10;38;5;16:ow=48;5;10;38;5;21:st=48;5;21;38;5;15:ex=38;5;34:*.tar=38;5;9:*.tgz=38;5;9:*.arc=38;5;9:*.arj=38;5;9:*.taz=38;5;9:*.lha=38;5;9:*.lz4=38;5;9:*.lzh=38;5;9:*.lzma=38;5;9:*.tlz=38;5;9:*.txz=38;5;9:*.tzo=38;5;9:*.t7z=38;5;9:*.zip=38;5;9:*.z=38;5;9:*.Z=38;5;9:*.dz=38;5;9:*.gz=38;5;9:*.lrz=38;5;9:*.lz=38;5;9:*.lzo=38;5;9:*.xz=38;5;9:*.bz2=38;5;9:*.bz=38;5;9:*.tbz=38;5;9:*.tbz2=38;5;9:*.tz=38;5;9:*.deb=38;5;9:*.rpm=38;5;9:*.jar=38;5;9:*.war=38;5;9:*.ear=38;5;9:*.sar=38;5;9:*.rar=38;5;9:*.alz=38;5;9:*.ace=38;5;9:*.zoo=38;5;9:*.cpio=38;5;9:*.7z=38;5;9:*.rz=38;5;9:*.cab=38;5;9:*.jpg=38;5;13:*.jpeg=38;5;13:*.gif=38;5;13:*.bmp=38;5;13:*.pbm=38;5;13:*.pgm=38;5;13:*.ppm=38;5;13:*.tga=38;5;13:*.xbm=38;5;13:*.xpm=38;5;13:*.tif=38;5;13:*.tiff=38;5;13:*.png=38;5;13:*.svg=38;5;13:*.svgz=38;5;13:*.mng=38;5;13:*.pcx=38;5;13:*.mov=38;5;13:*.mpg=38;5;13:*.mpeg=38;5;13:*.m2v=38;5;13:*.mkv=38;5;13:*.webm=38;5;13:*.ogm=38;5;13:*.mp4=38;5;13:*.m4v=38;5;13:*.mp4v=38;5;13:*.vob=38;5;13:*.qt=38;5;13:*.nuv=38;5;13:*.wmv=38;5;13:*.asf=38;5;13:*.rm=38;5;13:*.rmvb=38;5;13:*.flc=38;5;13:*.avi=38;5;13:*.fli=38;5;13:*.flv=38;5;13:*.gl=38;5;13:*.dl=38;5;13:*.xcf=38;5;13:*.xwd=38;5;13:*.yuv=38;5;13:*.cgm=38;5;13:*.emf=38;5;13:*.axv=38;5;13:*.anx=38;5;13:*.ogv=38;5;13:*.ogx=38;5;13:*.aac=38;5;45:*.au=38;5;45:*.flac=38;5;45:*.mid=38;5;45:*.midi=38;5;45:*.mka=38;5;45:*.mp3=38;5;45:*.mpc=38;5;45:*.ogg=38;5;45:*.ra=38;5;45:*.wav=38;5;45:*.axa=38;5;45:*.oga=38;5;45:*.spx=38;5;45:*.xspf=38;5;45:
LD_LIBRARY_PATH=/usr/lib64/mpich-3.2/lib:/usr/local/lib:/work/stu/yzhang/lib:/lib:/lib64:/work/stu/yzhang/software/XZ/lib:/work/stu/yzhang/software/verilator-zyh/share/verilator/include:/work/stu/yzhang/software/lib:/work/stu/yzhang/software/boost:/work/tools/cadence/installs/ICADVM201/oa_v22.60.043/lib/linux_rhel60_64/opt:/work/stu/yzhang/software/PyCellStudio/linux64/3rd/oa/lib/linux_rhel60_64/opt:/opt/cadence/INCISIVE151/tools.lnx86/lib:/usr/local/lib:/work/stu/yzhang/lib:/lib:/lib64:/work/stu/yzhang/software/XZ/lib:/work/stu/yzhang/software/verilator-zyh/share/verilator/include:/work/stu/yzhang/software/lib:/work/stu/yzhang/software/boost:/work/tools/cadence/installs/ICADVM201/oa_v22.60.043/lib/linux_rhel60_64/opt:/work/stu/yzhang/software/PyCellStudio/linux64/3rd/oa/lib/linux_rhel60_64/opt:/opt/cadence/INCISIVE151/tools.lnx86/lib:/usr/local/lib:/work/stu/yzhang/lib:/lib:/lib64:/work/stu/yzhang/software/XZ/lib:/work/stu/yzhang/software/verilator-zyh/share/verilator/include:/work/stu/yzhang/software/lib:/work/stu/yzhang/software/boost:/work/tools/cadence/installs/ICADVM201/oa_v22.60.043/lib/linux_rhel60_64/opt:/work/stu/yzhang/software/PyCellStudio/linux64/3rd/oa/lib/linux_rhel60_64/opt:/opt/cadence/INCISIVE151/tools.lnx86/lib
OPENSOURCE_HOME=/opt/cad/opensource/installs
ANSYS_HOME=/opt/cad/ansys
MYPY=/work/stu/dwfeng/py_env/bin/activate
AMSHOME=
MPI_LIB=/usr/lib64/mpich-3.2/lib
BAG_JUPYTER=/work/stu/yzhang/tools/anaconda3/bin/jupyter-notebook
SNPSLMD_LICENSE_FILE=1701@166.111.76.15:1701@166.111.77.2
BAG_CONFIG_PATH=/work/stu/yzhang/process/bag/BAG2_cds_ff_mpt/bag_config.yaml
PATH=/tools/bin:/opt/cad/cadence/installs/SPECTRE201/tools/bin:/opt/cad/cadence/installs/ICADVM201/tools/bin:/opt/cad/cadence/installs/ICADVM201/tools/dfII/bin:/opt/cad/cadence/installs/ICADVM201/tools/plot/bin:/opt/cad/cadence/installs/PVS201/tools/bin:/opt/cad/cadence/installs/QUANTUS201/tools/bin:/opt/cad/synopsys/installs/installer:/opt/cad/synopsys/installs/vcs/Q-2020.03-SP2/bin:/opt/cad/synopsys/installs/syn/P-2019.12-SP-3/syn/Q-2019.12-SP3/bin:/opt/cad/synopsys/installs/verdi/Q-2020.03-SP2/bin:/opt/cad/synopsys/installs/hspice_2hspice/P-2019.06-SP2-3/hspice/bin:/opt/cad/synopsys/installs/spyglass/P-2019.06-SP2-8/SPYGLASS_HOME/bin:/work/stu/yaowei/.vscode-server/bin/d045a5eda657f4d7b676dedbfa7aab8207f8a075/bin/remote-cli:/tools/bin:/opt/cad/cadence/installs/SPECTRE201/tools/bin:/opt/cad/cadence/installs/ICADVM201/tools/bin:/opt/cad/cadence/installs/ICADVM201/tools/dfII/bin:/opt/cad/cadence/installs/ICADVM201/tools/plot/bin:/opt/cad/cadence/installs/PVS201/tools/bin:/opt/cad/cadence/installs/QUANTUS201/tools/bin:/opt/cad/synopsys/installs/installer:/opt/cad/synopsys/installs/vcs/Q-2020.03-SP2/bin:/opt/cad/synopsys/installs/syn/P-2019.12-SP-3/syn/Q-2019.12-SP3/bin:/opt/cad/synopsys/installs/verdi/Q-2020.03-SP2/bin:/opt/cad/synopsys/installs/hspice_2hspice/P-2019.06-SP2-3/hspice/bin:/opt/cad/synopsys/installs/spyglass/P-2019.06-SP2-8/SPYGLASS_HOME/bin:/tools/bin:/opt/cad/cadence/installs/SPECTRE201/tools/bin:/opt/cad/cadence/installs/ICADVM201/tools/bin:/opt/cad/cadence/installs/ICADVM201/tools/dfII/bin:/opt/cad/cadence/installs/ICADVM201/tools/plot/bin:/opt/cad/cadence/installs/PVS201/tools/bin:/opt/cad/cadence/installs/QUANTUS201/tools/bin:/opt/cad/synopsys/installs/installer:/opt/cad/synopsys/installs/vcs/Q-2020.03-SP2/bin:/opt/cad/synopsys/installs/syn/P-2019.12-SP-3/syn/Q-2019.12-SP3/bin:/opt/cad/synopsys/installs/verdi/Q-2020.03-SP2/bin:/opt/cad/synopsys/installs/hspice_2hspice/P-2019.06-SP2-3/hspice/bin:/opt/cad/synopsys/installs/spyglass/P-2019.06-SP2-8/SPYGLASS_HOME/bin:/usr/lib64/qt-3.3/bin:/usr/lib64/mpich-3.2/bin:/usr/local/bin:/usr/bin:/opt/riscv-toolchain-bin-imac-9.2.0/bin:/work/stu/yzhang/risc_v/newlib-gnu-toolchain/bin:/work/stu/yzhang/risc_v/elf2hex/bin:/work/stu/dwfeng/RISCV/riscv-toolchains/bin:/work/stu/dwfeng/RISCV/riscv64-unknown-elf/bin:/work/tools/cadence/installs/ICADVM201/bin:/work/stu/yzhang/bin:/work/tools/cadence/installs/GENUS201/tools.lnx86/bin:/work/tools/synopsys/vcs_2017_12/vcs-mx/N-2017.12-SP2-9/bin:/work/stu/yzhang/software/verilator_zyh/bin:/work/tools/cadence/installs/INNOVUS201/bin:/opt/riscv-toolchain-bin-imac-9.2.0/bin:/opt/cad/synopsys/installs/installer:/opt/cad/xilinx/installs/Vivado/2018.3/bin:/opt/cad/synopsys/installs/syn/P-2019.03/bin:/opt/cad/synopsys/installs/vcs/Q-2020.03-SP2/bin:/opt/cad/synopsys/installs/fpga/P-2019.09-SP1-1/bin:/opt/aclocal-1.15/bin:/opt/cad/synopsys/installs/scl/2018.06-SP1/linux64/bin/:/opt/cad/cadence/installs/QUANTUS201/bin:/opt/cad/cadence/installs/INCISIVE152/bin:/opt/cad/cadence/installs/XCELIUM2009.019/bin:/opt/cad/cadence/installs/XCELIUM2009.019/tools/bin:/opt/cad/cadence/installs/SIGRITY2019/bin:/work/stu/yzhang/tools/anaconda3/bin:/usr/local/sbin:/usr/sbin:/opt/riscv-toolchain-bin-imac-9.2.0/bin:/work/stu/yzhang/risc_v/newlib-gnu-toolchain/bin:/work/stu/yzhang/risc_v/elf2hex/bin:/work/stu/dwfeng/RISCV/riscv-toolchains/bin:/work/stu/dwfeng/RISCV/riscv64-unknown-elf/bin:/work/tools/cadence/installs/ICADVM201/bin:/work/stu/yzhang/bin:/work/tools/cadence/installs/GENUS201/tools.lnx86/bin:/work/tools/synopsys/vcs_2017_12/vcs-mx/N-2017.12-SP2-9/bin:/work/stu/yzhang/software/verilator_zyh/bin:/work/tools/cadence/installs/INNOVUS201/bin:/opt/riscv-toolchain-bin-imac-9.2.0/bin:/opt/cad/synopsys/installs/installer:/opt/cad/xilinx/installs/Vivado/2018.3/bin:/opt/cad/synopsys/installs/syn/P-2019.03/bin:/opt/cad/synopsys/installs/vcs/Q-2020.03-SP2/bin:/opt/cad/synopsys/installs/fpga/P-2019.09-SP1-1/bin:/opt/aclocal-1.15/bin:/opt/cad/synopsys/installs/scl/2018.06-SP1/linux64/bin/:/opt/cad/cadence/installs/QUANTUS201/bin:/opt/cad/cadence/installs/INCISIVE152/bin:/opt/cad/cadence/installs/XCELIUM2009.019/bin:/opt/cad/cadence/installs/XCELIUM2009.019/tools/bin:/opt/cad/cadence/installs/SIGRITY2019/bin:/work/stu/yzhang/tools/anaconda3/bin:/work/stu/yaowei/.local/bin:/work/stu/yaowei/bin:/opt/riscv-toolchain-bin-imac-9.2.0/bin:/work/stu/yzhang/risc_v/newlib-gnu-toolchain/bin:/work/stu/yzhang/risc_v/elf2hex/bin:/work/stu/dwfeng/RISCV/riscv-toolchains/bin:/work/stu/dwfeng/RISCV/riscv64-unknown-elf/bin:/work/tools/cadence/installs/ICADVM201/bin:/work/stu/yzhang/bin:/work/tools/cadence/installs/GENUS201/tools.lnx86/bin:/work/tools/synopsys/vcs_2017_12/vcs-mx/N-2017.12-SP2-9/bin:/work/stu/yzhang/software/verilator_zyh/bin:/work/tools/cadence/installs/INNOVUS201/bin:/opt/riscv-toolchain-bin-imac-9.2.0/bin:/opt/cad/synopsys/installs/installer:/opt/cad/xilinx/installs/Vivado/2018.3/bin:/opt/cad/synopsys/installs/syn/P-2019.03/bin:/opt/cad/synopsys/installs/vcs/Q-2020.03-SP2/bin:/opt/cad/synopsys/installs/fpga/P-2019.09-SP1-1/bin:/opt/aclocal-1.15/bin:/opt/cad/synopsys/installs/scl/2018.06-SP1/linux64/bin/:/opt/cad/cadence/installs/QUANTUS201/bin:/opt/cad/cadence/installs/INCISIVE152/bin:/opt/cad/cadence/installs/XCELIUM2009.019/bin:/opt/cad/cadence/installs/XCELIUM2009.019/tools/bin:/opt/cad/cadence/installs/SIGRITY2019/bin:/work/stu/yzhang/tools/anaconda3/bin
MAIL=/var/spool/mail/yaowei
SPECTRE_DEFAULTS=-E
MPI_BIN=/usr/lib64/mpich-3.2/bin
BAG_PYTHON=/work/stu/yzhang/tools/anaconda3/bin/python3
MPI_COMPILER=mpich-3.2-x86_64
VERDI_HOME=/opt/cad/synopsys/installs/verdi/Q-2020.03-SP2
PWD=/work/stu/yaowei/riosclass_template/verilog/main1
_LMFILES_=/etc/modulefiles/mpi/mpich-3.2-x86_64
VCS_HOME=/opt/cad/synopsys/installs/vcs/Q-2020.03-SP2
LANG=en_GB.UTF-8
IPYTHONDIR=/work/stu/yzhang/process/bag/BAG2_cds_ff_mpt/.ipython
MODULEPATH=/usr/share/Modules/modulefiles:/etc/modulefiles
VRST_HOME=/opt/cadence/INCISIVE151
LC_MEASUREMENT=en_US.UTF-8
LOADEDMODULES=mpi/mpich-3.2-x86_64
VSCODE_GIT_ASKPASS_EXTRA_ARGS=
CADENCE_HOME=/opt/cad/cadence/installs
CDSHOME=/opt/cad/cadence/installs/ICADVM201
LM_LICENSE_FILE=1701@166.111.76.15:1701@166.111.77.2
CDS_Netlisting_Mode=Analog
HISTCONTROL=ignoredups
SPECMAN_HOME=/opt/cadence/INCISIVE151/components/sn
MPI_SYSCONFIG=/etc/mpich-3.2-x86_64
HOME=/work/stu/yaowei
SHLVL=5
VSCODE_GIT_ASKPASS_MAIN=/work/stu/yaowei/.vscode-server/bin/d045a5eda657f4d7b676dedbfa7aab8207f8a075/extensions/git/dist/askpass-main.js
REPO_URL=https://mirrors.tuna.tsinghua.edu.cn/git/git-repo
MPI_SUFFIX=_mpich-3.2
MPI_MAN=/usr/share/man/mpich-3.2
LOGNAME=yaowei
PYTHONPATH=/usr/lib64/python2.7/site-packages/mpich-3.2
QTLIB=/usr/lib64/qt-3.3/lib
VSCODE_GIT_IPC_HANDLE=/run/user/10214/vscode-git-3c74b6aa40.sock
SSH_CONNECTION=10.11.230.75 1740 10.8.6.4 22
XDG_DATA_DIRS=/work/stu/yaowei/.local/share/flatpak/exports/share:/var/lib/flatpak/exports/share:/usr/local/share:/usr/share
VSCODE_IPC_HOOK_CLI=/run/user/10214/vscode-ipc-4c88cbfa-6388-46d6-a64a-964e18985dd2.sock
MODULESHOME=/usr/share/Modules
MPI_FORTRAN_MOD_DIR=/usr/lib64/gfortran/modules/mpich-3.2-x86_64
MPI_HOME=/usr/lib64/mpich-3.2
CAD_HOME=/opt/cad
CDS_LIC_FILE=5280@166.111.77.2
LESSOPEN=||/usr/bin/lesspipe.sh %s
PKG_CONFIG_PATH=/usr/lib64/mpich-3.2/lib/pkgconfig
SPECMAN_DIR=/opt/cadence/INCISIVE151/components/sn/
BROWSER=/work/stu/yaowei/.vscode-server/bin/d045a5eda657f4d7b676dedbfa7aab8207f8a075/bin/helpers/browser.sh
VSCODE_GIT_ASKPASS_NODE=/work/stu/yaowei/.vscode-server/bin/d045a5eda657f4d7b676dedbfa7aab8207f8a075/node
GIT_ASKPASS=/work/stu/yaowei/.vscode-server/bin/d045a5eda657f4d7b676dedbfa7aab8207f8a075/extensions/git/dist/askpass.sh
XDG_RUNTIME_DIR=/run/user/10214
RVBMK=/work/stu/dwfeng/RISCV/riscv-test/share/riscv-tests/benchmarks
PK=/work/stu/dwfeng/RISCV/riscv64-unknown-elf/bin/pk
XILINX_HOME=/opt/cad/xilinx/installs
LC_TIME=en_US.UTF-8
INCISIVDIR=/opt/cadence/INCISIVE151
COLORTERM=truecolor
CDS_INST_DIR=/opt/cad/cadence/installs/ICADVM201
BAG_FRAMEWORK=/work/stu/yzhang/process/bag/BAG2_cds_ff_mpt/BAG_framework
BASH_FUNC_module()=() {  eval `/usr/bin/modulecmd bash $*`
}
OLDPWD=/
_=./simv
VCS_HEAP_EXEC=true
VCS_PATHMAP_PRELOAD_DONE=1
VCS_STACK_EXEC=true
VCS_EXEC_DONE=1
LC_ALL=C
DVE=/opt/cad/synopsys/installs/vcs/Q-2020.03-SP2/gui/dve
SPECMAN_OUTPUT_TO_TTY=1
FLEXLM_BORROWFILE=/work/stu/yaowei/.server1-borrow.txt
Runtime command line arguments:
argv[0]=./simv
292 profile - 100
          CPU/Mem usage: 0.070 sys,  0.380 user,  285.42M mem
293 Elapsed time:    0:00:02    Wed Oct 26 23:22:03 2022
294 pliAppInit
295 FSDB_GATE is set.
296 FSDB_RTL is set.
297 FSDB_RTL is set.
298 FSDB_FIELDTYPE is set.
299 Enable Parallel Dumping.
300 pliAppMiscSet: New Sim Round
301 pliEntryInit
302 LIBSSCORE=found /opt/cad/synopsys/installs/verdi/Q-2020.03-SP2/share/PLI/lib/LINUXAMD64/libsscore_vcs202003.so through $NOVAS_HOME setting.
303 FSDB Dumper for VCS, Release Verdi_Q-2020.03-SP2, Linux x86_64/64bit, 08/31/2020
304 (C) 1996 - 2020 by Synopsys, Inc.
305 DVDI_is_vir_unload_enabled is enable
306 FSDB_VCS_ENABLE_NATIVE_VC is enable
307 sps_call_fsdbDumpvars_vd_main at 0 : ./tb_hehe.v(14)
308 argv[0]: (+all)
309 *Verdi* FSDB WARNING: The FSDB file already exists. Overwriting the FSDB file may crash the programs that are using this file.
310 *Verdi* : Create FSDB file 'novas.fsdb'
311 compile option from '/work/stu/yaowei/riosclass_template/verilog/main1/simv.daidir/vcs_rebuild'.
312   "vcs '-full64' '+v2k' '-kdb' '-debug_access+all' '+define+DUMPON+CPLUG' '-sverilog' '+vcs+lic+wait' '+vc+list' '+vpi' '-timescale=1ns/1ps' '-v2k_generate' '+incdir+../rtl/lab_1/src' '../rtl/lab_1/src/bus_arbiter.v' '../rtl/lab_1/src/hehe.v' '../rtl/lab_1/src/cache/l1dcache.v' '../rtl/lab_1/src/cache/l1icache_32.v' '../rtl/lab_1/src/cache/cacheblock/sky130_sram_1kbyte_1rw1r_32x256_8.v' '../rtl/lab_1/src/cache/cacheblock/sky130_sram_1rw1r_64x256_8.v' '../rtl/lab_1/src/cache/cacheblock/std_dffe.v' '../rtl/lab_1/src/cache/cacheblock/std_dffr.v' '../rtl/lab_1/src/core_empty/core_empty.v' '../rtl/lab_1/src/core_empty/lsu/ac.v' '../rtl/lab_1/src/core_empty/lsu/agu.v' '../rtl/lab_1/src/core_empty/lsu/cu.v' '../rtl/lab_1/src/core_empty/lsu/lr.v' '../rtl/lab_1/src/core_empty/lsu/lsq.v' '../rtl/lab_1/src/core_empty/lsu/nblsu.v' '../rtl/lab_1/src/core_empty/pipeline/backend.v' '../rtl/lab_1/src/core_empty/pipeline/frontend.v' '../rtl/lab_1/src/core_empty/units/btb.v' '../rtl/lab_1/src/core_empty/units/counter_rob.v' '../rtl/lab_1/src/core_empty/units/counter_tmp.v' '../rtl/lab_1/src/core_empty/units/counter.v' '../rtl/lab_1/src/core_empty/units/csr.v' '../rtl/lab_1/src/core_empty/units/decode.v' '../rtl/lab_1/src/core_empty/units/excep_ctrl.v' '../rtl/lab_1/src/core_empty/units/fake_icache.v' '../rtl/lab_1/src/core_empty/units/fetch.v' '../rtl/lab_1/src/core_empty/units/fifo_tmp.v' '../rtl/lab_1/src/core_empty/units/fifo.v' '../rtl/lab_1/src/core_empty/units/gshare.v' '../rtl/lab_1/src/core_empty/units/ins_buffer.v' '../rtl/lab_1/src/core_empty/units/new_alu.v' '../rtl/lab_1/src/core_empty/units/new_fu.v' '../rtl/lab_1/src/core_empty/units/physical_regfile.v' '../rtl/lab_1/src/core_empty/units/rcu.v' './tb_hehe.v' './dpram64.sv' './wb_arb.sv' './wb_interconnect.sv' 'plug.cpp' '-top' 'tb_hehe' 2>&1"
313 [spi_vcs_vd_ppi_create_root]: no upf option
314 FSDB dumper cannot dump UPF related power signal ($power_tree): no ppiPowerNetwork.
315 Power dumping is enabled and VIR_REDUCTION may not work.
316 *Verdi* : Begin traversing the scopes, layer (0).
317 *Verdi* : Enable +all dumping.
318 *Verdi* : End of traversing.
319 pliAppHDL_DumpVarComplete traverse var: profile - 
          CPU/Mem usage: 0.080 sys,  0.400 user,  402.79M mem
                   incr: 0.010 sys,  0.020 user,  25.62M mem
                   accu: 0.010 sys,  0.020 user,  25.62M mem
              accu incr: 0.010 sys,  0.020 user,  25.62M mem

          Count usage: 11767 var,  10860 idcode,  469 callback
                 incr: 11767 var,  10860 idcode,  469 callback
                 accu: 11767 var,  10860 idcode,  469 callback
            accu incr: 11767 var,  10860 idcode,  469 callback
320 Elapsed time:    0:00:02    Wed Oct 26 23:22:03 2022
321 pliAppHDL_DumpVarComplete: profile - 
          CPU/Mem usage: 0.080 sys,  0.400 user,  404.12M mem
                   incr: 0.000 sys,  0.000 user,  1.33M mem
                   accu: 0.010 sys,  0.020 user,  26.94M mem
              accu incr: 0.000 sys,  0.000 user,  1.33M mem

          Count usage: 11767 var,  10860 idcode,  469 callback
                 incr: 0 var,  0 idcode,  0 callback
                 accu: 11767 var,  10860 idcode,  469 callback
            accu incr: 0 var,  0 idcode,  0 callback
322 Elapsed time:    0:00:02    Wed Oct 26 23:22:03 2022
323 sps_call_fsdbDumpon_vd_main at 0 : ./tb_hehe.v(15)
324 *Verdi* : fsdbDumpon - All FSDB files at 0 ps.
325 End of simulation at 20875000
326 Elapsed time:    0:00:02    Wed Oct 26 23:22:03 2022
327 Begin FSDB profile info:
328 FSDB Writer : bc1(33383) bcn(94259) mtf/stf(0/0)
FSDB Writer elapsed time : flush(0.039903) io wait(0.000000) theadpool wait(0.000000)
FSDB Writer cpu time : MT Compression : 0
329 End FSDB profile info
330 Parallel profile     - ProducerThread:1 ConsumerThread:1 Buffer:64MB
331                      - BlockUsed:1 Acquire:104585 BufferUsed:1789645
332                      - Flush:3 Expand:0 ProducerWait:0 ConsumerWait:0
333                      - MainProducerTime:0.579404430 TotalConsumerTime:0.000000000
334                      - ElapsedTime:0.420794000
335 Producer   0 profile - BlockUsed:1 Acquire:104585 BufferUsed:1789645
336 Consumer   0 profile - Affinity:-1 CPUTime:0.000000000 LifeTime:0.000000000 (-nan%)
337                      - BlockUsed:1 Acquire:104585 BufferUsed:1789645
338 SimExit
339 Elapsed time:    0:00:02    Wed Oct 26 23:22:03 2022
340 Sim process exit
