{
  "id": "gh_flowchart_00694",
  "source": "github",
  "source_url": "https://github.com/sean-galloway/RTLDesignSherpa/blob/ea4a63af832786f67859f3a6fd4b6a955f49bf96/docs/markdown/assets/RTLAmba/apb_slave_stub.mmd",
  "github_repo": "sean-galloway/RTLDesignSherpa",
  "github_file_path": "docs/markdown/assets/RTLAmba/apb_slave_stub.mmd",
  "diagram_type": "flowchart",
  "code": "%%{init: {'theme': 'neutral', 'themeVariables': { 'fontSize': '14px'}}}%%\nflowchart LR\n    subgraph Slave[\"Slave APB (Input)\"]\n        S_PSEL[\"s_psel\"]\n        S_PADDR[\"s_paddr\"]\n        S_PENABLE[\"s_penable\"]\n        S_PWRITE[\"s_pwrite\"]\n        S_PWDATA[\"s_pwdata\"]\n    end\n\n    subgraph apb_slave_stub[\"apb_slave_stub\"]\n        subgraph Logic[\"Stub Logic\"]\n            STUB[\"Accept all\\nRespond OKAY\"]\n        end\n    end\n\n    subgraph Outputs[\"Outputs\"]\n        S_PRDATA[\"s_prdata = 0\"]\n        S_PREADY[\"s_pready = 1\"]\n        S_PSLVERR[\"s_pslverr = 0\"]\n    end\n\n    S_PSEL --> Logic\n    S_PADDR --> Logic\n    S_PENABLE --> Logic\n    S_PWRITE --> Logic\n    S_PWDATA --> Logic\n    Logic --> S_PRDATA\n    Logic --> S_PREADY\n    Logic --> S_PSLVERR\n",
  "content_size": 751,
  "collected_at": "2026-02-06T01:46:53.296867",
  "compilation_status": "success",
  "license": "mit",
  "license_name": "MIT License",
  "license_url": "https://api.github.com/licenses/mit",
  "repo_stars": 8,
  "repo_forks": 1,
  "repo_owner": "sean-galloway",
  "repo_name": "RTLDesignSherpa",
  "repo_description": "This site is hopefully a springboard for others to learn about coding in System Verilog and experimenting with FPGAs.",
  "repo_language": "C++",
  "repo_topics": [
    "amba-apb",
    "amba-axi",
    "cocotb",
    "crossbar",
    "dma"
  ],
  "repo_created_at": "2023-06-15T21:56:48Z",
  "repo_updated_at": "2026-02-06T00:19:01Z"
}