<?xml version="1.0" encoding="ISO-8859-1" ?>
<?xml-stylesheet type="text/xsl" href="datasheet.xsl"?>
<datasheet>
  <header>skewedClock</header>
  <project-settings>
    <fam>SmartFusion</fam>
    <die>A2F200M3F</die>
    <package>484 FBGA</package>
    <speed-grade>STD</speed-grade>
    <voltage>1.5</voltage>
    <hdl-type>Verilog</hdl-type>
    <project-description>
    </project-description>
    <location>C:/Microsemi_Prj/hw7/SkewedProblemCounter/component/work/skewedClock</location>
    <state>GENERATED ( Sat Nov 02 23:37:48 2019 )</state>
    <swide-toolchain>SoftConsole workspace has not been generated</swide-toolchain>
  </project-settings>
  <site-map>
  </site-map>
  <fileset>
    <name>HDL File(s)</name>
    <file>C:\Microsemi_Prj\hw7\SkewedProblemCounter\component\work\skewedClock\skewedClock.v</file>
    <file>C:\Microsemi_Prj\hw7\SkewedProblemCounter\hdl\myCounter.v</file>
  </fileset>
  <io>
    <port-name>sQ2</port-name>
    <direction>OUT</direction>
    <pin-number>-</pin-number>
    <io-standard>LVTTL</io-standard>
  </io>
  <io>
    <port-name>sQ0</port-name>
    <direction>OUT</direction>
    <pin-number>-</pin-number>
    <io-standard>LVTTL</io-standard>
  </io>
  <io>
    <port-name>PRE</port-name>
    <direction>IN</direction>
    <pin-number>-</pin-number>
    <io-standard>LVTTL</io-standard>
  </io>
  <io>
    <port-name>sQ3</port-name>
    <direction>OUT</direction>
    <pin-number>-</pin-number>
    <io-standard>LVTTL</io-standard>
  </io>
  <io>
    <port-name>sQ1</port-name>
    <direction>OUT</direction>
    <pin-number>-</pin-number>
    <io-standard>LVTTL</io-standard>
  </io>
  <io>
    <port-name>CLK</port-name>
    <direction>IN</direction>
    <pin-number>-</pin-number>
    <io-standard>LVTTL</io-standard>
  </io>
  <core type="AdlibModule">
    <core-type>AdlibModule</core-type>
    <core-exttype>DFN1P0</core-exttype>
    <core-name>DFN1P0_0</core-name>
  </core>
  <core type="AdlibModule">
    <core-type>AdlibModule</core-type>
    <core-exttype>DFN1P0</core-exttype>
    <core-name>DFN1P0_1</core-name>
  </core>
  <core type="AdlibModule">
    <core-type>AdlibModule</core-type>
    <core-exttype>DFN1P0</core-exttype>
    <core-name>DFN1P0_2</core-name>
  </core>
  <core type="AdlibModule">
    <core-type>AdlibModule</core-type>
    <core-exttype>DFN1P0</core-exttype>
    <core-name>DFN1P0_3</core-name>
  </core>
  <core type="AdlibModule">
    <core-type>AdlibModule</core-type>
    <core-exttype>INV</core-exttype>
    <core-name>INV_0</core-name>
  </core>
  <core type="AdlibModule">
    <core-type>AdlibModule</core-type>
    <core-exttype>INV</core-exttype>
    <core-name>INV_1</core-name>
  </core>
  <core type="AdlibModule">
    <core-type>AdlibModule</core-type>
    <core-exttype>INV</core-exttype>
    <core-name>INV_2</core-name>
  </core>
  <core type="AdlibModule">
    <core-type>AdlibModule</core-type>
    <core-exttype>INV</core-exttype>
    <core-name>INV_3</core-name>
  </core>
  <memorysystem>
    <title>Memory Map for skewedClock</title>
    <description>The project does not contain any subsystems.</description>
  </memorysystem>
</datasheet>
