{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1613292308779 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition " "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1613292308794 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Feb 14 00:45:08 2021 " "Processing started: Sun Feb 14 00:45:08 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1613292308794 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1613292308794 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off DE1_SoC -c DE1_SoC " "Command: quartus_map --read_settings_files=on --write_settings_files=off DE1_SoC -c DE1_SoC" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1613292308794 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1613292309528 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1613292309528 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "register_file.sv 2 2 " "Found 2 design units, including 2 entities, in source file register_file.sv" { { "Info" "ISGN_ENTITY_NAME" "1 register_file " "Found entity 1: register_file" {  } { { "register_file.sv" "" { Text "C:/Users/mollyle/EE469/Lab1/register_file.sv" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1613292322872 ""} { "Info" "ISGN_ENTITY_NAME" "2 register_file_testbench " "Found entity 2: register_file_testbench" {  } { { "register_file.sv" "" { Text "C:/Users/mollyle/EE469/Lab1/register_file.sv" 48 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1613292322872 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1613292322872 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu_32_bit.sv 0 0 " "Found 0 design units, including 0 entities, in source file alu_32_bit.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1613292322872 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\";\";  expecting \")\" alu_1_bit.sv(19) " "Verilog HDL syntax error at alu_1_bit.sv(19) near text: \";\";  expecting \")\". Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "alu_1_bit.sv" "" { Text "C:/Users/mollyle/EE469/Lab1/alu_1_bit.sv" 19 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text: %1!s!. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Analysis & Synthesis" 0 -1 1613292322872 ""}
{ "Error" "EVRFX_VERI_PORT_IS_ALREADY_DECLARED" "B alu_1_bit.sv(29) " "Verilog HDL Module Declaration error at alu_1_bit.sv(29): port \"B\" is declared more than once" {  } { { "alu_1_bit.sv" "" { Text "C:/Users/mollyle/EE469/Lab1/alu_1_bit.sv" 29 0 0 } }  } 0 10134 "Verilog HDL Module Declaration error at %2!s!: port \"%1!s!\" is declared more than once" 0 0 "Analysis & Synthesis" 0 -1 1613292322872 ""}
{ "Error" "EVRFX_VERI_DESIGN_UNIT_IGNORED" "alu_1_bit alu_1_bit.sv(18) " "Ignored design unit \"alu_1_bit\" at alu_1_bit.sv(18) due to previous errors" {  } { { "alu_1_bit.sv" "" { Text "C:/Users/mollyle/EE469/Lab1/alu_1_bit.sv" 18 0 0 } }  } 0 10112 "Ignored design unit \"%1!s!\" at %2!s! due to previous errors" 0 0 "Analysis & Synthesis" 0 -1 1613292322872 ""}
{ "Error" "EVRFX_VERI_DESIGN_UNIT_IGNORED" "ALU_1bit_testbench alu_1_bit.sv(60) " "Ignored design unit \"ALU_1bit_testbench\" at alu_1_bit.sv(60) due to previous errors" {  } { { "alu_1_bit.sv" "" { Text "C:/Users/mollyle/EE469/Lab1/alu_1_bit.sv" 60 0 0 } }  } 0 10112 "Ignored design unit \"%1!s!\" at %2!s! due to previous errors" 0 0 "Analysis & Synthesis" 0 -1 1613292322872 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu_1_bit.sv 0 0 " "Found 0 design units, including 0 entities, in source file alu_1_bit.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1613292322872 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"xor\";  expecting an identifier (\"xor\" is a reserved keyword ) full_adder.sv(17) " "Verilog HDL syntax error at full_adder.sv(17) near text: \"xor\";  expecting an identifier (\"xor\" is a reserved keyword ). Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "full_adder.sv" "" { Text "C:/Users/mollyle/EE469/Lab1/full_adder.sv" 17 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text: %1!s!. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Analysis & Synthesis" 0 -1 1613292322872 ""}
{ "Error" "EVRFX_VERI_2080_UNCONVERTED" "A full_adder.sv(17) " "Verilog HDL error at full_adder.sv(17): object A declared in a list of port declarations cannot be redeclared within the module body" {  } { { "full_adder.sv" "" { Text "C:/Users/mollyle/EE469/Lab1/full_adder.sv" 17 0 0 } }  } 0 10759 "Verilog HDL error at %2!s!: object %1!s! declared in a list of port declarations cannot be redeclared within the module body" 0 0 "Analysis & Synthesis" 0 -1 1613292322872 ""}
{ "Error" "EVRFX_VERI_2080_UNCONVERTED" "B full_adder.sv(17) " "Verilog HDL error at full_adder.sv(17): object B declared in a list of port declarations cannot be redeclared within the module body" {  } { { "full_adder.sv" "" { Text "C:/Users/mollyle/EE469/Lab1/full_adder.sv" 17 0 0 } }  } 0 10759 "Verilog HDL error at %2!s!: object %1!s! declared in a list of port declarations cannot be redeclared within the module body" 0 0 "Analysis & Synthesis" 0 -1 1613292322872 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\")\";  expecting \";\" full_adder.sv(17) " "Verilog HDL syntax error at full_adder.sv(17) near text: \")\";  expecting \";\". Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "full_adder.sv" "" { Text "C:/Users/mollyle/EE469/Lab1/full_adder.sv" 17 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text: %1!s!. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Analysis & Synthesis" 0 -1 1613292322872 ""}
{ "Error" "EVRFX_VERI_DESIGN_UNIT_IGNORED" "adder full_adder.sv(10) " "Ignored design unit \"adder\" at full_adder.sv(10) due to previous errors" {  } { { "full_adder.sv" "" { Text "C:/Users/mollyle/EE469/Lab1/full_adder.sv" 10 0 0 } }  } 0 10112 "Ignored design unit \"%1!s!\" at %2!s! due to previous errors" 0 0 "Analysis & Synthesis" 0 -1 1613292322872 ""}
{ "Error" "EVRFX_VERI_DESIGN_UNIT_IGNORED" "adder_testbench full_adder.sv(28) " "Ignored design unit \"adder_testbench\" at full_adder.sv(28) due to previous errors" {  } { { "full_adder.sv" "" { Text "C:/Users/mollyle/EE469/Lab1/full_adder.sv" 28 0 0 } }  } 0 10112 "Ignored design unit \"%1!s!\" at %2!s! due to previous errors" 0 0 "Analysis & Synthesis" 0 -1 1613292322888 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "full_adder.sv 0 0 " "Found 0 design units, including 0 entities, in source file full_adder.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1613292322888 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux_8_1.sv 2 2 " "Found 2 design units, including 2 entities, in source file mux_8_1.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mux_8_1 " "Found entity 1: mux_8_1" {  } { { "mux_8_1.sv" "" { Text "C:/Users/mollyle/EE469/Lab1/mux_8_1.sv" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1613292322888 ""} { "Info" "ISGN_ENTITY_NAME" "2 mux_8_1_testbench " "Found entity 2: mux_8_1_testbench" {  } { { "mux_8_1.sv" "" { Text "C:/Users/mollyle/EE469/Lab1/mux_8_1.sv" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1613292322888 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1613292322888 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux_2_1.sv 2 2 " "Found 2 design units, including 2 entities, in source file mux_2_1.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mux_2_1 " "Found entity 1: mux_2_1" {  } { { "mux_2_1.sv" "" { Text "C:/Users/mollyle/EE469/Lab1/mux_2_1.sv" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1613292322888 ""} { "Info" "ISGN_ENTITY_NAME" "2 mux_2_1_testbench " "Found entity 2: mux_2_1_testbench" {  } { { "mux_2_1.sv" "" { Text "C:/Users/mollyle/EE469/Lab1/mux_2_1.sv" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1613292322888 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1613292322888 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux_4_1.sv 2 2 " "Found 2 design units, including 2 entities, in source file mux_4_1.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mux_4_1 " "Found entity 1: mux_4_1" {  } { { "mux_4_1.sv" "" { Text "C:/Users/mollyle/EE469/Lab1/mux_4_1.sv" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1613292322888 ""} { "Info" "ISGN_ENTITY_NAME" "2 mux_4_1_testbench " "Found entity 2: mux_4_1_testbench" {  } { { "mux_4_1.sv" "" { Text "C:/Users/mollyle/EE469/Lab1/mux_4_1.sv" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1613292322888 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1613292322888 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 10 s 1  Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 10 errors, 1 warning" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4774 " "Peak virtual memory: 4774 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1613292323232 ""} { "Error" "EQEXE_END_BANNER_TIME" "Sun Feb 14 00:45:23 2021 " "Processing ended: Sun Feb 14 00:45:23 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1613292323232 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:15 " "Elapsed time: 00:00:15" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1613292323232 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:19 " "Total CPU time (on all processors): 00:00:19" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1613292323232 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1613292323232 ""}
