// Seed: 1485161525
module module_0 (
    output tri0 id_0,
    input tri0 id_1,
    input tri0 id_2,
    output wire id_3,
    output supply1 id_4,
    input supply1 id_5,
    output supply0 id_6,
    output supply0 id_7,
    input tri id_8,
    input supply0 id_9,
    input wor id_10,
    input wor id_11
);
  assign id_4 = 1;
endmodule
module module_1 (
    output supply1 id_0,
    output tri id_1,
    input uwire id_2,
    output tri id_3,
    output tri1 id_4,
    input tri id_5,
    input wire id_6,
    output tri1 id_7,
    output uwire id_8,
    output wor id_9,
    input uwire id_10,
    output wor id_11,
    input tri id_12,
    input tri id_13,
    output supply0 id_14,
    input uwire id_15,
    input wand id_16,
    output supply0 id_17,
    input uwire id_18,
    input tri0 id_19,
    output tri1 id_20
    , id_22
);
  assign id_8 = 1;
  module_0(
      id_9, id_10, id_2, id_4, id_9, id_19, id_4, id_11, id_18, id_13, id_16, id_15
  );
endmodule
