
==========================================================================
cts final report_tns
--------------------------------------------------------------------------
tns max -28.31

==========================================================================
cts final report_wns
--------------------------------------------------------------------------
wns max -0.28

==========================================================================
cts final report_worst_slack
--------------------------------------------------------------------------
worst slack max -0.28

==========================================================================
cts final report_clock_min_period
--------------------------------------------------------------------------
core_clock period_min = 10.28 fmax = 97.24

==========================================================================
cts final report_clock_skew
--------------------------------------------------------------------------
Clock core_clock
   9.83 source latency cs_registers_i.u_mie_csr.rd_data_o[3]$_DFFE_PN0P_/CLK ^
  -1.29 target latency core_clock_gate_i.en_latch$_DLATCH_N_/E v
   0.00 CRPR
--------------
   8.54 setup skew


==========================================================================
cts final report_checks -path_delay min
--------------------------------------------------------------------------
Startpoint: core_clock_gate_i.en_latch$_DLATCH_N_
            (positive level-sensitive latch clocked by core_clock)
Endpoint: _22160_ (rising clock gating-check end-point clocked by core_clock)
Path Group: gated clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     2    0.20    0.00    0.00    0.00 ^ clk_i (in)
                                         clk_i (net)
                  0.00    0.00    0.00 ^ delaybuf_0_core_clock/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
     1    0.07    0.06    0.11    0.11 ^ delaybuf_0_core_clock/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
                                         delaynet_0_core_clock (net)
                  0.06    0.00    0.11 ^ delaybuf_1_core_clock/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
     1    0.07    0.05    0.12    0.22 ^ delaybuf_1_core_clock/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
                                         delaynet_1_core_clock (net)
                  0.05    0.00    0.22 ^ delaybuf_2_core_clock/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
     1    0.07    0.06    0.12    0.34 ^ delaybuf_2_core_clock/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
                                         delaynet_2_core_clock (net)
                  0.06    0.00    0.34 ^ delaybuf_3_core_clock/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
     1    0.07    0.06    0.12    0.46 ^ delaybuf_3_core_clock/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
                                         delaynet_3_core_clock (net)
                  0.06    0.00    0.46 ^ delaybuf_4_core_clock/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
     1    0.07    0.05    0.12    0.57 ^ delaybuf_4_core_clock/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
                                         delaynet_4_core_clock (net)
                  0.05    0.00    0.57 ^ clkbuf_regs_0_core_clock/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
     1    0.07    0.06    0.12    0.69 ^ clkbuf_regs_0_core_clock/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
                                         clk_i_regs (net)
                  0.06    0.00    0.69 ^ clkbuf_0_clk_i_regs/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
     4    0.36    0.15    0.18    0.87 ^ clkbuf_0_clk_i_regs/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
                                         clknet_0_clk_i_regs (net)
                  0.15    0.00    0.87 ^ clkbuf_2_1__f_clk_i_regs/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
     7    0.58    0.23    0.24    1.11 ^ clkbuf_2_1__f_clk_i_regs/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
                                         clknet_2_1__leaf_clk_i_regs (net)
                  0.23    0.00    1.11 ^ clkbuf_leaf_2_clk_i_regs/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
    11    0.24    0.11    0.19    1.30 ^ clkbuf_leaf_2_clk_i_regs/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
                                         clknet_leaf_2_clk_i_regs (net)
                  0.11    0.00    1.30 ^ core_clock_gate_i.en_latch$_DLATCH_N_/E (gf180mcu_fd_sc_mcu9t5v0__latsnq_1)
     1    0.00    0.06    0.30    1.60 ^ core_clock_gate_i.en_latch$_DLATCH_N_/Q (gf180mcu_fd_sc_mcu9t5v0__latsnq_1)
                                         core_clock_gate_i.en_latch (net)
                  0.06    0.00    1.60 ^ hold2469/I (gf180mcu_fd_sc_mcu9t5v0__dlyc_2)
     1    0.00    0.08    0.89    2.49 ^ hold2469/Z (gf180mcu_fd_sc_mcu9t5v0__dlyc_2)
                                         net2468 (net)
                  0.08    0.00    2.49 ^ hold2467/I (gf180mcu_fd_sc_mcu9t5v0__dlyc_2)
     1    0.00    0.08    0.89    3.38 ^ hold2467/Z (gf180mcu_fd_sc_mcu9t5v0__dlyc_2)
                                         net2466 (net)
                  0.08    0.00    3.38 ^ hold2470/I (gf180mcu_fd_sc_mcu9t5v0__dlyc_2)
     1    0.01    0.09    0.90    4.27 ^ hold2470/Z (gf180mcu_fd_sc_mcu9t5v0__dlyc_2)
                                         net2469 (net)
                  0.09    0.00    4.27 ^ hold2466/I (gf180mcu_fd_sc_mcu9t5v0__dlyc_2)
     1    0.00    0.08    0.89    5.16 ^ hold2466/Z (gf180mcu_fd_sc_mcu9t5v0__dlyc_2)
                                         net2465 (net)
                  0.08    0.00    5.16 ^ hold2468/I (gf180mcu_fd_sc_mcu9t5v0__dlyc_2)
     1    0.01    0.10    0.91    6.07 ^ hold2468/Z (gf180mcu_fd_sc_mcu9t5v0__dlyc_2)
                                         net2467 (net)
                  0.10    0.00    6.07 ^ _22160_/A2 (gf180mcu_fd_sc_mcu9t5v0__and2_2)
                                  6.07   data arrival time

                          5.00    5.00   clock core_clock (fall edge)
                          0.00    5.00   clock source latency
     2    0.20    0.00    0.00    5.00 v clk_i (in)
                                         clk_i (net)
                  0.00    0.00    5.00 v clkbuf_0_clk_i/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
     1    0.06    0.05    0.10    5.10 v clkbuf_0_clk_i/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
                                         clknet_0_clk_i (net)
                  0.05    0.00    5.10 v clkbuf_1_0__f_clk_i/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
     1    0.01    0.03    0.10    5.20 v clkbuf_1_0__f_clk_i/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
                                         clknet_1_0__leaf_clk_i (net)
                  0.03    0.00    5.20 v _22160_/A1 (gf180mcu_fd_sc_mcu9t5v0__and2_2)
                          0.00    5.20   clock reconvergence pessimism
                          0.00    5.20   clock gating hold time
                                  5.20   data required time
-----------------------------------------------------------------------------
                                  5.20   data required time
                                 -6.07   data arrival time
-----------------------------------------------------------------------------
                                  0.87   slack (MET)


Startpoint: if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.fifo_i.rdata_q[10]$_DFFE_PP_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.fifo_i.rdata_q[10]$_DFFE_PP_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     2    0.20    0.00    0.00    0.00 ^ clk_i (in)
                                         clk_i (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk_i/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
     1    0.06    0.05    0.10    0.10 ^ clkbuf_0_clk_i/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
                                         clknet_0_clk_i (net)
                  0.05    0.00    0.10 ^ clkbuf_1_0__f_clk_i/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
     1    0.01    0.04    0.10    0.21 ^ clkbuf_1_0__f_clk_i/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
                                         clknet_1_0__leaf_clk_i (net)
                  0.04    0.00    0.21 ^ _22160_/A1 (gf180mcu_fd_sc_mcu9t5v0__and2_2)
     1    0.16    0.60    0.46    0.66 ^ _22160_/Z (gf180mcu_fd_sc_mcu9t5v0__and2_2)
                                         clk (net)
                  0.60    0.00    0.67 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
     4    0.40    0.17    0.27    0.93 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
                                         clknet_0_clk (net)
                  0.17    0.00    0.94 ^ clkbuf_2_0_0_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
    12    0.85    0.33    0.30    1.24 ^ clkbuf_2_0_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
                                         clknet_2_0_0_clk (net)
                  0.33    0.00    1.24 ^ clkbuf_leaf_36_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
    27    0.21    0.10    0.20    1.44 ^ clkbuf_leaf_36_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
                                         clknet_leaf_36_clk (net)
                  0.10    0.00    1.44 ^ if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.fifo_i.rdata_q[10]$_DFFE_PP_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffq_2)
     2    0.02    0.08    0.40    1.84 v if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.fifo_i.rdata_q[10]$_DFFE_PP_/Q (gf180mcu_fd_sc_mcu9t5v0__dffq_2)
                                         if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.fifo_i.rdata_q[10] (net)
                  0.08    0.00    1.84 v _21130_/I (gf180mcu_fd_sc_mcu9t5v0__clkinv_2)
     2    0.02    0.10    0.08    1.92 ^ _21130_/ZN (gf180mcu_fd_sc_mcu9t5v0__clkinv_2)
                                         _06684_ (net)
                  0.10    0.00    1.92 ^ _21135_/A1 (gf180mcu_fd_sc_mcu9t5v0__aoi221_2)
     1    0.00    0.07    0.06    1.98 v _21135_/ZN (gf180mcu_fd_sc_mcu9t5v0__aoi221_2)
                                         _03012_ (net)
                  0.07    0.00    1.98 v if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.fifo_i.rdata_q[10]$_DFFE_PP_/D (gf180mcu_fd_sc_mcu9t5v0__dffq_2)
                                  1.98   data arrival time

                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     2    0.20    0.00    0.00    0.00 ^ clk_i (in)
                                         clk_i (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk_i/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
     1    0.06    0.05    0.10    0.10 ^ clkbuf_0_clk_i/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
                                         clknet_0_clk_i (net)
                  0.05    0.00    0.10 ^ clkbuf_1_0__f_clk_i/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
     1    0.01    0.04    0.10    0.21 ^ clkbuf_1_0__f_clk_i/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
                                         clknet_1_0__leaf_clk_i (net)
                  0.04    0.00    0.21 ^ _22160_/A1 (gf180mcu_fd_sc_mcu9t5v0__and2_2)
     1    0.16    0.60    0.46    0.66 ^ _22160_/Z (gf180mcu_fd_sc_mcu9t5v0__and2_2)
                                         clk (net)
                  0.60    0.00    0.67 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
     4    0.40    0.17    0.27    0.93 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
                                         clknet_0_clk (net)
                  0.17    0.00    0.94 ^ clkbuf_2_0_0_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
    12    0.85    0.33    0.30    1.24 ^ clkbuf_2_0_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
                                         clknet_2_0_0_clk (net)
                  0.33    0.00    1.24 ^ clkbuf_leaf_36_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
    27    0.21    0.10    0.20    1.44 ^ clkbuf_leaf_36_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
                                         clknet_leaf_36_clk (net)
                  0.10    0.00    1.44 ^ if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.fifo_i.rdata_q[10]$_DFFE_PP_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffq_2)
                          0.00    1.44   clock reconvergence pessimism
                          0.09    1.53   library hold time
                                  1.53   data required time
-----------------------------------------------------------------------------
                                  1.53   data required time
                                 -1.98   data arrival time
-----------------------------------------------------------------------------
                                  0.45   slack (MET)



==========================================================================
cts final report_checks -path_delay max
--------------------------------------------------------------------------
Startpoint: core_clock_gate_i.en_latch$_DLATCH_N_
            (positive level-sensitive latch clocked by core_clock)
Endpoint: _22160_ (rising clock gating-check end-point clocked by core_clock)
Path Group: gated clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     2    0.20    0.00    0.00    0.00 ^ clk_i (in)
                                         clk_i (net)
                  0.00    0.00    0.00 ^ delaybuf_0_core_clock/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
     1    0.07    0.06    0.11    0.11 ^ delaybuf_0_core_clock/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
                                         delaynet_0_core_clock (net)
                  0.06    0.00    0.11 ^ delaybuf_1_core_clock/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
     1    0.07    0.05    0.12    0.22 ^ delaybuf_1_core_clock/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
                                         delaynet_1_core_clock (net)
                  0.05    0.00    0.22 ^ delaybuf_2_core_clock/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
     1    0.07    0.06    0.12    0.34 ^ delaybuf_2_core_clock/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
                                         delaynet_2_core_clock (net)
                  0.06    0.00    0.34 ^ delaybuf_3_core_clock/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
     1    0.07    0.06    0.12    0.46 ^ delaybuf_3_core_clock/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
                                         delaynet_3_core_clock (net)
                  0.06    0.00    0.46 ^ delaybuf_4_core_clock/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
     1    0.07    0.05    0.12    0.57 ^ delaybuf_4_core_clock/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
                                         delaynet_4_core_clock (net)
                  0.05    0.00    0.57 ^ clkbuf_regs_0_core_clock/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
     1    0.07    0.06    0.12    0.69 ^ clkbuf_regs_0_core_clock/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
                                         clk_i_regs (net)
                  0.06    0.00    0.69 ^ clkbuf_0_clk_i_regs/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
     4    0.36    0.15    0.18    0.87 ^ clkbuf_0_clk_i_regs/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
                                         clknet_0_clk_i_regs (net)
                  0.15    0.00    0.87 ^ clkbuf_2_1__f_clk_i_regs/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
     7    0.58    0.23    0.24    1.11 ^ clkbuf_2_1__f_clk_i_regs/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
                                         clknet_2_1__leaf_clk_i_regs (net)
                  0.23    0.00    1.11 ^ clkbuf_leaf_2_clk_i_regs/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
    11    0.24    0.11    0.19    1.30 ^ clkbuf_leaf_2_clk_i_regs/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
                                         clknet_leaf_2_clk_i_regs (net)
                  0.11    0.00    1.30 ^ core_clock_gate_i.en_latch$_DLATCH_N_/E (gf180mcu_fd_sc_mcu9t5v0__latsnq_1)
                          2.82    4.12   time given to startpoint
                  0.12    0.00    4.12 v core_clock_gate_i.en_latch$_DLATCH_N_/D (gf180mcu_fd_sc_mcu9t5v0__latsnq_1)
     1    0.00    0.05    0.41    4.53 v core_clock_gate_i.en_latch$_DLATCH_N_/Q (gf180mcu_fd_sc_mcu9t5v0__latsnq_1)
                                         core_clock_gate_i.en_latch (net)
                  0.05    0.00    4.53 v hold2469/I (gf180mcu_fd_sc_mcu9t5v0__dlyc_2)
     1    0.00    0.15    1.02    5.54 v hold2469/Z (gf180mcu_fd_sc_mcu9t5v0__dlyc_2)
                                         net2468 (net)
                  0.15    0.00    5.54 v hold2467/I (gf180mcu_fd_sc_mcu9t5v0__dlyc_2)
     1    0.00    0.15    1.05    6.59 v hold2467/Z (gf180mcu_fd_sc_mcu9t5v0__dlyc_2)
                                         net2466 (net)
                  0.15    0.00    6.59 v hold2470/I (gf180mcu_fd_sc_mcu9t5v0__dlyc_2)
     1    0.01    0.16    1.06    7.65 v hold2470/Z (gf180mcu_fd_sc_mcu9t5v0__dlyc_2)
                                         net2469 (net)
                  0.16    0.00    7.65 v hold2466/I (gf180mcu_fd_sc_mcu9t5v0__dlyc_2)
     1    0.00    0.15    1.05    8.70 v hold2466/Z (gf180mcu_fd_sc_mcu9t5v0__dlyc_2)
                                         net2465 (net)
                  0.15    0.00    8.70 v hold2468/I (gf180mcu_fd_sc_mcu9t5v0__dlyc_2)
     1    0.01    0.17    1.07    9.77 v hold2468/Z (gf180mcu_fd_sc_mcu9t5v0__dlyc_2)
                                         net2467 (net)
                  0.17    0.00    9.77 v _22160_/A2 (gf180mcu_fd_sc_mcu9t5v0__and2_2)
                                  9.77   data arrival time

                         10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock source latency
     2    0.20    0.00    0.00   10.00 ^ clk_i (in)
                                         clk_i (net)
                  0.00    0.00   10.00 ^ clkbuf_0_clk_i/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
     1    0.06    0.05    0.10   10.10 ^ clkbuf_0_clk_i/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
                                         clknet_0_clk_i (net)
                  0.05    0.00   10.10 ^ clkbuf_1_0__f_clk_i/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
     1    0.01    0.04    0.10   10.21 ^ clkbuf_1_0__f_clk_i/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
                                         clknet_1_0__leaf_clk_i (net)
                  0.04    0.00   10.21 ^ _22160_/A1 (gf180mcu_fd_sc_mcu9t5v0__and2_2)
                          0.00   10.21   clock reconvergence pessimism
                          0.00   10.21   clock gating setup time
                                 10.21   data required time
-----------------------------------------------------------------------------
                                 10.21   data required time
                                 -9.77   data arrival time
-----------------------------------------------------------------------------
                                  0.44   slack (MET)


Startpoint: if_stage_i.instr_rdata_id_o[20]$_DFFE_PN_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: instr_addr_o[28] (output port clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     2    0.20    0.00    0.00    0.00 ^ clk_i (in)
                                         clk_i (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk_i/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
     1    0.06    0.05    0.10    0.10 ^ clkbuf_0_clk_i/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
                                         clknet_0_clk_i (net)
                  0.05    0.00    0.10 ^ clkbuf_1_0__f_clk_i/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
     1    0.01    0.04    0.10    0.21 ^ clkbuf_1_0__f_clk_i/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
                                         clknet_1_0__leaf_clk_i (net)
                  0.04    0.00    0.21 ^ _22160_/A1 (gf180mcu_fd_sc_mcu9t5v0__and2_2)
     1    0.16    0.60    0.46    0.66 ^ _22160_/Z (gf180mcu_fd_sc_mcu9t5v0__and2_2)
                                         clk (net)
                  0.60    0.00    0.67 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
     4    0.40    0.17    0.27    0.93 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
                                         clknet_0_clk (net)
                  0.17    0.00    0.94 ^ clkbuf_2_0_0_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
    12    0.85    0.33    0.30    1.24 ^ clkbuf_2_0_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
                                         clknet_2_0_0_clk (net)
                  0.33    0.00    1.24 ^ clkbuf_leaf_35_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
    19    0.20    0.10    0.19    1.44 ^ clkbuf_leaf_35_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
                                         clknet_leaf_35_clk (net)
                  0.10    0.00    1.44 ^ if_stage_i.instr_rdata_id_o[20]$_DFFE_PN_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffq_4)
     6    0.15    0.18    0.51    1.94 v if_stage_i.instr_rdata_id_o[20]$_DFFE_PN_/Q (gf180mcu_fd_sc_mcu9t5v0__dffq_4)
                                         gen_regfile_ff.register_file_i.raddr_b_i[0] (net)
                  0.18    0.00    1.95 v rebuffer2155/I (gf180mcu_fd_sc_mcu9t5v0__buf_4)
     1    0.07    0.10    0.19    2.14 v rebuffer2155/Z (gf180mcu_fd_sc_mcu9t5v0__buf_4)
                                         net2154 (net)
                  0.10    0.00    2.14 v place1934/I (gf180mcu_fd_sc_mcu9t5v0__buf_20)
     6    0.17    0.07    0.14    2.28 v place1934/Z (gf180mcu_fd_sc_mcu9t5v0__buf_20)
                                         net1933 (net)
                  0.07    0.00    2.28 v rebuffer2140/I (gf180mcu_fd_sc_mcu9t5v0__buf_16)
     6    0.27    0.10    0.16    2.44 v rebuffer2140/Z (gf180mcu_fd_sc_mcu9t5v0__buf_16)
                                         net2139 (net)
                  0.10    0.00    2.44 v rebuffer2142/I (gf180mcu_fd_sc_mcu9t5v0__buf_4)
     3    0.07    0.10    0.17    2.61 v rebuffer2142/Z (gf180mcu_fd_sc_mcu9t5v0__buf_4)
                                         net2141 (net)
                  0.10    0.00    2.61 v place1941/I (gf180mcu_fd_sc_mcu9t5v0__buf_4)
     3    0.06    0.09    0.16    2.77 v place1941/Z (gf180mcu_fd_sc_mcu9t5v0__buf_4)
                                         net1940 (net)
                  0.09    0.00    2.77 v _13071_/S0 (gf180mcu_fd_sc_mcu9t5v0__mux4_2)
     1    0.01    0.09    0.33    3.09 ^ _13071_/Z (gf180mcu_fd_sc_mcu9t5v0__mux4_2)
                                         _08845_ (net)
                  0.09    0.00    3.09 ^ _13077_/I0 (gf180mcu_fd_sc_mcu9t5v0__mux4_2)
     1    0.02    0.13    0.31    3.40 ^ _13077_/Z (gf180mcu_fd_sc_mcu9t5v0__mux4_2)
                                         _08851_ (net)
                  0.13    0.00    3.40 ^ _13078_/I1 (gf180mcu_fd_sc_mcu9t5v0__mux2_2)
     2    0.08    0.32    0.32    3.73 ^ _13078_/Z (gf180mcu_fd_sc_mcu9t5v0__mux2_2)
                                         _08852_ (net)
                  0.32    0.00    3.73 ^ place1769/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
     7    0.15    0.16    0.23    3.96 ^ place1769/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
                                         net1768 (net)
                  0.16    0.00    3.96 ^ _13082_/I0 (gf180mcu_fd_sc_mcu9t5v0__mux2_2)
     3    0.06    0.24    0.28    4.23 ^ _13082_/Z (gf180mcu_fd_sc_mcu9t5v0__mux2_2)
                                         _01264_ (net)
                  0.24    0.00    4.23 ^ _13100_/S (gf180mcu_fd_sc_mcu9t5v0__mux2_2)
     1    0.01    0.09    0.25    4.48 v _13100_/Z (gf180mcu_fd_sc_mcu9t5v0__mux2_2)
                                         _08873_ (net)
                  0.09    0.00    4.48 v _13101_/B (gf180mcu_fd_sc_mcu9t5v0__oai21_2)
     1    0.02    0.29    0.13    4.61 ^ _13101_/ZN (gf180mcu_fd_sc_mcu9t5v0__oai21_2)
                                         _00887_ (net)
                  0.29    0.00    4.61 ^ _22674_/A (gf180mcu_fd_sc_mcu9t5v0__addh_2)
     3    0.04    0.13    0.35    4.96 v _22674_/S (gf180mcu_fd_sc_mcu9t5v0__addh_2)
                                         _00889_ (net)
                  0.13    0.00    4.96 v _13147_/A1 (gf180mcu_fd_sc_mcu9t5v0__and2_2)
     1    0.01    0.06    0.15    5.11 v _13147_/Z (gf180mcu_fd_sc_mcu9t5v0__and2_2)
                                         _08913_ (net)
                  0.06    0.00    5.11 v _13148_/A2 (gf180mcu_fd_sc_mcu9t5v0__or2_2)
     3    0.03    0.11    0.22    5.34 v _13148_/Z (gf180mcu_fd_sc_mcu9t5v0__or2_2)
                                         _08914_ (net)
                  0.11    0.00    5.34 v _13364_/B (gf180mcu_fd_sc_mcu9t5v0__aoi21_2)
     1    0.02    0.22    0.17    5.50 ^ _13364_/ZN (gf180mcu_fd_sc_mcu9t5v0__aoi21_2)
                                         _09109_ (net)
                  0.22    0.00    5.50 ^ _13365_/A2 (gf180mcu_fd_sc_mcu9t5v0__oai21_2)
     1    0.02    0.14    0.10    5.60 v _13365_/ZN (gf180mcu_fd_sc_mcu9t5v0__oai21_2)
                                         _09110_ (net)
                  0.14    0.00    5.60 v _13368_/A1 (gf180mcu_fd_sc_mcu9t5v0__aoi21_2)
     4    0.04    0.39    0.24    5.84 ^ _13368_/ZN (gf180mcu_fd_sc_mcu9t5v0__aoi21_2)
                                         _09113_ (net)
                  0.39    0.00    5.84 ^ _13667_/A1 (gf180mcu_fd_sc_mcu9t5v0__and2_2)
     1    0.01    0.08    0.19    6.03 ^ _13667_/Z (gf180mcu_fd_sc_mcu9t5v0__and2_2)
                                         _09382_ (net)
                  0.08    0.00    6.03 ^ _13668_/B (gf180mcu_fd_sc_mcu9t5v0__oai21_2)
     1    0.02    0.13    0.10    6.13 v _13668_/ZN (gf180mcu_fd_sc_mcu9t5v0__oai21_2)
                                         _09383_ (net)
                  0.13    0.00    6.13 v _13670_/A1 (gf180mcu_fd_sc_mcu9t5v0__aoi21_2)
     1    0.02    0.23    0.14    6.27 ^ _13670_/ZN (gf180mcu_fd_sc_mcu9t5v0__aoi21_2)
                                         _09385_ (net)
                  0.23    0.00    6.27 ^ _13678_/A1 (gf180mcu_fd_sc_mcu9t5v0__oai211_2)
     3    0.05    0.29    0.19    6.46 v _13678_/ZN (gf180mcu_fd_sc_mcu9t5v0__oai211_2)
                                         net174 (net)
                  0.29    0.00    6.46 v place1408/I (gf180mcu_fd_sc_mcu9t5v0__buf_8)
     2    0.16    0.11    0.23    6.69 v place1408/Z (gf180mcu_fd_sc_mcu9t5v0__buf_8)
                                         net1407 (net)
                  0.11    0.00    6.69 v _20790_/A1 (gf180mcu_fd_sc_mcu9t5v0__aoi221_4)
     2    0.05    0.50    0.24    6.94 ^ _20790_/ZN (gf180mcu_fd_sc_mcu9t5v0__aoi221_4)
                                         _06391_ (net)
                  0.50    0.00    6.94 ^ _20791_/A2 (gf180mcu_fd_sc_mcu9t5v0__or2_4)
     4    0.07    0.16    0.21    7.15 ^ _20791_/Z (gf180mcu_fd_sc_mcu9t5v0__or2_4)
                                         _06392_ (net)
                  0.16    0.00    7.15 ^ _20792_/B (gf180mcu_fd_sc_mcu9t5v0__oai21_2)
     2    0.03    0.37    0.13    7.28 v _20792_/ZN (gf180mcu_fd_sc_mcu9t5v0__oai21_2)
                                         _06393_ (net)
                  0.37    0.00    7.28 v _21475_/I1 (gf180mcu_fd_sc_mcu9t5v0__mux2_2)
     2    0.01    0.10    0.29    7.57 v _21475_/Z (gf180mcu_fd_sc_mcu9t5v0__mux2_2)
                                         net242 (net)
                  0.10    0.00    7.57 v output243/I (gf180mcu_fd_sc_mcu9t5v0__dlyb_2)
     1    0.01    0.16    0.72    8.28 v output243/Z (gf180mcu_fd_sc_mcu9t5v0__dlyb_2)
                                         instr_addr_o[28] (net)
                  0.16    0.00    8.28 v instr_addr_o[28] (out)
                                  8.28   data arrival time

                         10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock network delay (propagated)
                          0.00   10.00   clock reconvergence pessimism
                         -2.00    8.00   output external delay
                                  8.00   data required time
-----------------------------------------------------------------------------
                                  8.00   data required time
                                 -8.28   data arrival time
-----------------------------------------------------------------------------
                                 -0.28   slack (VIOLATED)



==========================================================================
cts final report_checks -unconstrained
--------------------------------------------------------------------------
Startpoint: core_clock_gate_i.en_latch$_DLATCH_N_
            (positive level-sensitive latch clocked by core_clock)
Endpoint: _22160_ (rising clock gating-check end-point clocked by core_clock)
Path Group: gated clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     2    0.20    0.00    0.00    0.00 ^ clk_i (in)
                                         clk_i (net)
                  0.00    0.00    0.00 ^ delaybuf_0_core_clock/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
     1    0.07    0.06    0.11    0.11 ^ delaybuf_0_core_clock/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
                                         delaynet_0_core_clock (net)
                  0.06    0.00    0.11 ^ delaybuf_1_core_clock/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
     1    0.07    0.05    0.12    0.22 ^ delaybuf_1_core_clock/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
                                         delaynet_1_core_clock (net)
                  0.05    0.00    0.22 ^ delaybuf_2_core_clock/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
     1    0.07    0.06    0.12    0.34 ^ delaybuf_2_core_clock/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
                                         delaynet_2_core_clock (net)
                  0.06    0.00    0.34 ^ delaybuf_3_core_clock/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
     1    0.07    0.06    0.12    0.46 ^ delaybuf_3_core_clock/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
                                         delaynet_3_core_clock (net)
                  0.06    0.00    0.46 ^ delaybuf_4_core_clock/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
     1    0.07    0.05    0.12    0.57 ^ delaybuf_4_core_clock/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
                                         delaynet_4_core_clock (net)
                  0.05    0.00    0.57 ^ clkbuf_regs_0_core_clock/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
     1    0.07    0.06    0.12    0.69 ^ clkbuf_regs_0_core_clock/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
                                         clk_i_regs (net)
                  0.06    0.00    0.69 ^ clkbuf_0_clk_i_regs/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
     4    0.36    0.15    0.18    0.87 ^ clkbuf_0_clk_i_regs/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
                                         clknet_0_clk_i_regs (net)
                  0.15    0.00    0.87 ^ clkbuf_2_1__f_clk_i_regs/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
     7    0.58    0.23    0.24    1.11 ^ clkbuf_2_1__f_clk_i_regs/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
                                         clknet_2_1__leaf_clk_i_regs (net)
                  0.23    0.00    1.11 ^ clkbuf_leaf_2_clk_i_regs/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
    11    0.24    0.11    0.19    1.30 ^ clkbuf_leaf_2_clk_i_regs/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
                                         clknet_leaf_2_clk_i_regs (net)
                  0.11    0.00    1.30 ^ core_clock_gate_i.en_latch$_DLATCH_N_/E (gf180mcu_fd_sc_mcu9t5v0__latsnq_1)
                          2.82    4.12   time given to startpoint
                  0.12    0.00    4.12 v core_clock_gate_i.en_latch$_DLATCH_N_/D (gf180mcu_fd_sc_mcu9t5v0__latsnq_1)
     1    0.00    0.05    0.41    4.53 v core_clock_gate_i.en_latch$_DLATCH_N_/Q (gf180mcu_fd_sc_mcu9t5v0__latsnq_1)
                                         core_clock_gate_i.en_latch (net)
                  0.05    0.00    4.53 v hold2469/I (gf180mcu_fd_sc_mcu9t5v0__dlyc_2)
     1    0.00    0.15    1.02    5.54 v hold2469/Z (gf180mcu_fd_sc_mcu9t5v0__dlyc_2)
                                         net2468 (net)
                  0.15    0.00    5.54 v hold2467/I (gf180mcu_fd_sc_mcu9t5v0__dlyc_2)
     1    0.00    0.15    1.05    6.59 v hold2467/Z (gf180mcu_fd_sc_mcu9t5v0__dlyc_2)
                                         net2466 (net)
                  0.15    0.00    6.59 v hold2470/I (gf180mcu_fd_sc_mcu9t5v0__dlyc_2)
     1    0.01    0.16    1.06    7.65 v hold2470/Z (gf180mcu_fd_sc_mcu9t5v0__dlyc_2)
                                         net2469 (net)
                  0.16    0.00    7.65 v hold2466/I (gf180mcu_fd_sc_mcu9t5v0__dlyc_2)
     1    0.00    0.15    1.05    8.70 v hold2466/Z (gf180mcu_fd_sc_mcu9t5v0__dlyc_2)
                                         net2465 (net)
                  0.15    0.00    8.70 v hold2468/I (gf180mcu_fd_sc_mcu9t5v0__dlyc_2)
     1    0.01    0.17    1.07    9.77 v hold2468/Z (gf180mcu_fd_sc_mcu9t5v0__dlyc_2)
                                         net2467 (net)
                  0.17    0.00    9.77 v _22160_/A2 (gf180mcu_fd_sc_mcu9t5v0__and2_2)
                                  9.77   data arrival time

                         10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock source latency
     2    0.20    0.00    0.00   10.00 ^ clk_i (in)
                                         clk_i (net)
                  0.00    0.00   10.00 ^ clkbuf_0_clk_i/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
     1    0.06    0.05    0.10   10.10 ^ clkbuf_0_clk_i/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
                                         clknet_0_clk_i (net)
                  0.05    0.00   10.10 ^ clkbuf_1_0__f_clk_i/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
     1    0.01    0.04    0.10   10.21 ^ clkbuf_1_0__f_clk_i/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
                                         clknet_1_0__leaf_clk_i (net)
                  0.04    0.00   10.21 ^ _22160_/A1 (gf180mcu_fd_sc_mcu9t5v0__and2_2)
                          0.00   10.21   clock reconvergence pessimism
                          0.00   10.21   clock gating setup time
                                 10.21   data required time
-----------------------------------------------------------------------------
                                 10.21   data required time
                                 -9.77   data arrival time
-----------------------------------------------------------------------------
                                  0.44   slack (MET)


Startpoint: if_stage_i.instr_rdata_id_o[20]$_DFFE_PN_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: instr_addr_o[28] (output port clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     2    0.20    0.00    0.00    0.00 ^ clk_i (in)
                                         clk_i (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk_i/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
     1    0.06    0.05    0.10    0.10 ^ clkbuf_0_clk_i/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
                                         clknet_0_clk_i (net)
                  0.05    0.00    0.10 ^ clkbuf_1_0__f_clk_i/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
     1    0.01    0.04    0.10    0.21 ^ clkbuf_1_0__f_clk_i/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
                                         clknet_1_0__leaf_clk_i (net)
                  0.04    0.00    0.21 ^ _22160_/A1 (gf180mcu_fd_sc_mcu9t5v0__and2_2)
     1    0.16    0.60    0.46    0.66 ^ _22160_/Z (gf180mcu_fd_sc_mcu9t5v0__and2_2)
                                         clk (net)
                  0.60    0.00    0.67 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
     4    0.40    0.17    0.27    0.93 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
                                         clknet_0_clk (net)
                  0.17    0.00    0.94 ^ clkbuf_2_0_0_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
    12    0.85    0.33    0.30    1.24 ^ clkbuf_2_0_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
                                         clknet_2_0_0_clk (net)
                  0.33    0.00    1.24 ^ clkbuf_leaf_35_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
    19    0.20    0.10    0.19    1.44 ^ clkbuf_leaf_35_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
                                         clknet_leaf_35_clk (net)
                  0.10    0.00    1.44 ^ if_stage_i.instr_rdata_id_o[20]$_DFFE_PN_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffq_4)
     6    0.15    0.18    0.51    1.94 v if_stage_i.instr_rdata_id_o[20]$_DFFE_PN_/Q (gf180mcu_fd_sc_mcu9t5v0__dffq_4)
                                         gen_regfile_ff.register_file_i.raddr_b_i[0] (net)
                  0.18    0.00    1.95 v rebuffer2155/I (gf180mcu_fd_sc_mcu9t5v0__buf_4)
     1    0.07    0.10    0.19    2.14 v rebuffer2155/Z (gf180mcu_fd_sc_mcu9t5v0__buf_4)
                                         net2154 (net)
                  0.10    0.00    2.14 v place1934/I (gf180mcu_fd_sc_mcu9t5v0__buf_20)
     6    0.17    0.07    0.14    2.28 v place1934/Z (gf180mcu_fd_sc_mcu9t5v0__buf_20)
                                         net1933 (net)
                  0.07    0.00    2.28 v rebuffer2140/I (gf180mcu_fd_sc_mcu9t5v0__buf_16)
     6    0.27    0.10    0.16    2.44 v rebuffer2140/Z (gf180mcu_fd_sc_mcu9t5v0__buf_16)
                                         net2139 (net)
                  0.10    0.00    2.44 v rebuffer2142/I (gf180mcu_fd_sc_mcu9t5v0__buf_4)
     3    0.07    0.10    0.17    2.61 v rebuffer2142/Z (gf180mcu_fd_sc_mcu9t5v0__buf_4)
                                         net2141 (net)
                  0.10    0.00    2.61 v place1941/I (gf180mcu_fd_sc_mcu9t5v0__buf_4)
     3    0.06    0.09    0.16    2.77 v place1941/Z (gf180mcu_fd_sc_mcu9t5v0__buf_4)
                                         net1940 (net)
                  0.09    0.00    2.77 v _13071_/S0 (gf180mcu_fd_sc_mcu9t5v0__mux4_2)
     1    0.01    0.09    0.33    3.09 ^ _13071_/Z (gf180mcu_fd_sc_mcu9t5v0__mux4_2)
                                         _08845_ (net)
                  0.09    0.00    3.09 ^ _13077_/I0 (gf180mcu_fd_sc_mcu9t5v0__mux4_2)
     1    0.02    0.13    0.31    3.40 ^ _13077_/Z (gf180mcu_fd_sc_mcu9t5v0__mux4_2)
                                         _08851_ (net)
                  0.13    0.00    3.40 ^ _13078_/I1 (gf180mcu_fd_sc_mcu9t5v0__mux2_2)
     2    0.08    0.32    0.32    3.73 ^ _13078_/Z (gf180mcu_fd_sc_mcu9t5v0__mux2_2)
                                         _08852_ (net)
                  0.32    0.00    3.73 ^ place1769/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
     7    0.15    0.16    0.23    3.96 ^ place1769/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
                                         net1768 (net)
                  0.16    0.00    3.96 ^ _13082_/I0 (gf180mcu_fd_sc_mcu9t5v0__mux2_2)
     3    0.06    0.24    0.28    4.23 ^ _13082_/Z (gf180mcu_fd_sc_mcu9t5v0__mux2_2)
                                         _01264_ (net)
                  0.24    0.00    4.23 ^ _13100_/S (gf180mcu_fd_sc_mcu9t5v0__mux2_2)
     1    0.01    0.09    0.25    4.48 v _13100_/Z (gf180mcu_fd_sc_mcu9t5v0__mux2_2)
                                         _08873_ (net)
                  0.09    0.00    4.48 v _13101_/B (gf180mcu_fd_sc_mcu9t5v0__oai21_2)
     1    0.02    0.29    0.13    4.61 ^ _13101_/ZN (gf180mcu_fd_sc_mcu9t5v0__oai21_2)
                                         _00887_ (net)
                  0.29    0.00    4.61 ^ _22674_/A (gf180mcu_fd_sc_mcu9t5v0__addh_2)
     3    0.04    0.13    0.35    4.96 v _22674_/S (gf180mcu_fd_sc_mcu9t5v0__addh_2)
                                         _00889_ (net)
                  0.13    0.00    4.96 v _13147_/A1 (gf180mcu_fd_sc_mcu9t5v0__and2_2)
     1    0.01    0.06    0.15    5.11 v _13147_/Z (gf180mcu_fd_sc_mcu9t5v0__and2_2)
                                         _08913_ (net)
                  0.06    0.00    5.11 v _13148_/A2 (gf180mcu_fd_sc_mcu9t5v0__or2_2)
     3    0.03    0.11    0.22    5.34 v _13148_/Z (gf180mcu_fd_sc_mcu9t5v0__or2_2)
                                         _08914_ (net)
                  0.11    0.00    5.34 v _13364_/B (gf180mcu_fd_sc_mcu9t5v0__aoi21_2)
     1    0.02    0.22    0.17    5.50 ^ _13364_/ZN (gf180mcu_fd_sc_mcu9t5v0__aoi21_2)
                                         _09109_ (net)
                  0.22    0.00    5.50 ^ _13365_/A2 (gf180mcu_fd_sc_mcu9t5v0__oai21_2)
     1    0.02    0.14    0.10    5.60 v _13365_/ZN (gf180mcu_fd_sc_mcu9t5v0__oai21_2)
                                         _09110_ (net)
                  0.14    0.00    5.60 v _13368_/A1 (gf180mcu_fd_sc_mcu9t5v0__aoi21_2)
     4    0.04    0.39    0.24    5.84 ^ _13368_/ZN (gf180mcu_fd_sc_mcu9t5v0__aoi21_2)
                                         _09113_ (net)
                  0.39    0.00    5.84 ^ _13667_/A1 (gf180mcu_fd_sc_mcu9t5v0__and2_2)
     1    0.01    0.08    0.19    6.03 ^ _13667_/Z (gf180mcu_fd_sc_mcu9t5v0__and2_2)
                                         _09382_ (net)
                  0.08    0.00    6.03 ^ _13668_/B (gf180mcu_fd_sc_mcu9t5v0__oai21_2)
     1    0.02    0.13    0.10    6.13 v _13668_/ZN (gf180mcu_fd_sc_mcu9t5v0__oai21_2)
                                         _09383_ (net)
                  0.13    0.00    6.13 v _13670_/A1 (gf180mcu_fd_sc_mcu9t5v0__aoi21_2)
     1    0.02    0.23    0.14    6.27 ^ _13670_/ZN (gf180mcu_fd_sc_mcu9t5v0__aoi21_2)
                                         _09385_ (net)
                  0.23    0.00    6.27 ^ _13678_/A1 (gf180mcu_fd_sc_mcu9t5v0__oai211_2)
     3    0.05    0.29    0.19    6.46 v _13678_/ZN (gf180mcu_fd_sc_mcu9t5v0__oai211_2)
                                         net174 (net)
                  0.29    0.00    6.46 v place1408/I (gf180mcu_fd_sc_mcu9t5v0__buf_8)
     2    0.16    0.11    0.23    6.69 v place1408/Z (gf180mcu_fd_sc_mcu9t5v0__buf_8)
                                         net1407 (net)
                  0.11    0.00    6.69 v _20790_/A1 (gf180mcu_fd_sc_mcu9t5v0__aoi221_4)
     2    0.05    0.50    0.24    6.94 ^ _20790_/ZN (gf180mcu_fd_sc_mcu9t5v0__aoi221_4)
                                         _06391_ (net)
                  0.50    0.00    6.94 ^ _20791_/A2 (gf180mcu_fd_sc_mcu9t5v0__or2_4)
     4    0.07    0.16    0.21    7.15 ^ _20791_/Z (gf180mcu_fd_sc_mcu9t5v0__or2_4)
                                         _06392_ (net)
                  0.16    0.00    7.15 ^ _20792_/B (gf180mcu_fd_sc_mcu9t5v0__oai21_2)
     2    0.03    0.37    0.13    7.28 v _20792_/ZN (gf180mcu_fd_sc_mcu9t5v0__oai21_2)
                                         _06393_ (net)
                  0.37    0.00    7.28 v _21475_/I1 (gf180mcu_fd_sc_mcu9t5v0__mux2_2)
     2    0.01    0.10    0.29    7.57 v _21475_/Z (gf180mcu_fd_sc_mcu9t5v0__mux2_2)
                                         net242 (net)
                  0.10    0.00    7.57 v output243/I (gf180mcu_fd_sc_mcu9t5v0__dlyb_2)
     1    0.01    0.16    0.72    8.28 v output243/Z (gf180mcu_fd_sc_mcu9t5v0__dlyb_2)
                                         instr_addr_o[28] (net)
                  0.16    0.00    8.28 v instr_addr_o[28] (out)
                                  8.28   data arrival time

                         10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock network delay (propagated)
                          0.00   10.00   clock reconvergence pessimism
                         -2.00    8.00   output external delay
                                  8.00   data required time
-----------------------------------------------------------------------------
                                  8.00   data required time
                                 -8.28   data arrival time
-----------------------------------------------------------------------------
                                 -0.28   slack (VIOLATED)



==========================================================================
cts final report_check_types -max_slew -max_cap -max_fanout -violators
--------------------------------------------------------------------------

==========================================================================
cts final max_slew_check_slack
--------------------------------------------------------------------------
1.1085395812988281

==========================================================================
cts final max_slew_check_limit
--------------------------------------------------------------------------
2.799999952316284

==========================================================================
cts final max_slew_check_slack_limit
--------------------------------------------------------------------------
0.3959

==========================================================================
cts final max_fanout_check_slack
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
cts final max_fanout_check_limit
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
cts final max_capacitance_check_slack
--------------------------------------------------------------------------
0.11259329319000244

==========================================================================
cts final max_capacitance_check_limit
--------------------------------------------------------------------------
0.22310000658035278

==========================================================================
cts final max_capacitance_check_slack_limit
--------------------------------------------------------------------------
0.5047

==========================================================================
cts final max_slew_violation_count
--------------------------------------------------------------------------
max slew violation count 0

==========================================================================
cts final max_fanout_violation_count
--------------------------------------------------------------------------
max fanout violation count 0

==========================================================================
cts final max_cap_violation_count
--------------------------------------------------------------------------
max cap violation count 0

==========================================================================
cts final setup_violation_count
--------------------------------------------------------------------------
setup violation count 171

==========================================================================
cts final hold_violation_count
--------------------------------------------------------------------------
hold violation count 0

==========================================================================
cts final report_checks -path_delay max reg to reg
--------------------------------------------------------------------------
Startpoint: if_stage_i.instr_rdata_id_o[20]$_DFFE_PN_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: gen_regfile_ff.register_file_i.rf_reg[604]$_DFFE_PN0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock core_clock (rise edge)
   0.00    0.00   clock source latency
   0.00    0.00 ^ clk_i (in)
   0.10    0.10 ^ clkbuf_0_clk_i/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
   0.10    0.21 ^ clkbuf_1_0__f_clk_i/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
   0.46    0.66 ^ _22160_/Z (gf180mcu_fd_sc_mcu9t5v0__and2_2)
   0.27    0.93 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
   0.31    1.24 ^ clkbuf_2_0_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
   0.20    1.44 ^ clkbuf_leaf_35_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
   0.00    1.44 ^ if_stage_i.instr_rdata_id_o[20]$_DFFE_PN_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffq_4)
   0.53    1.96 ^ if_stage_i.instr_rdata_id_o[20]$_DFFE_PN_/Q (gf180mcu_fd_sc_mcu9t5v0__dffq_4)
   0.18    2.14 ^ rebuffer2155/Z (gf180mcu_fd_sc_mcu9t5v0__buf_4)
   0.13    2.28 ^ place1934/Z (gf180mcu_fd_sc_mcu9t5v0__buf_20)
   0.16    2.44 ^ rebuffer2140/Z (gf180mcu_fd_sc_mcu9t5v0__buf_16)
   0.17    2.61 ^ rebuffer2142/Z (gf180mcu_fd_sc_mcu9t5v0__buf_4)
   0.17    2.78 ^ place1943/Z (gf180mcu_fd_sc_mcu9t5v0__buf_4)
   0.29    3.07 v _13521_/Z (gf180mcu_fd_sc_mcu9t5v0__mux4_2)
   0.33    3.40 v _13527_/Z (gf180mcu_fd_sc_mcu9t5v0__mux4_2)
   0.33    3.73 v _13528_/Z (gf180mcu_fd_sc_mcu9t5v0__mux2_2)
   0.20    3.93 v _14167_/Z (gf180mcu_fd_sc_mcu9t5v0__and2_2)
   0.31    4.24 ^ _14168_/ZN (gf180mcu_fd_sc_mcu9t5v0__aoi21_4)
   0.14    4.38 v _14220_/ZN (gf180mcu_fd_sc_mcu9t5v0__clkinv_2)
   0.19    4.57 v _14221_/Z (gf180mcu_fd_sc_mcu9t5v0__and2_2)
   0.49    5.06 ^ _22419_/S (gf180mcu_fd_sc_mcu9t5v0__addf_1)
   0.09    5.15 v _14691_/ZN (gf180mcu_fd_sc_mcu9t5v0__clkinv_2)
   0.39    5.54 v _22420_/S (gf180mcu_fd_sc_mcu9t5v0__addf_1)
   0.56    6.09 ^ _22421_/S (gf180mcu_fd_sc_mcu9t5v0__addf_1)
   0.44    6.53 v _22422_/S (gf180mcu_fd_sc_mcu9t5v0__addf_1)
   0.52    7.05 ^ _22423_/S (gf180mcu_fd_sc_mcu9t5v0__addf_1)
   0.07    7.12 v _15039_/ZN (gf180mcu_fd_sc_mcu9t5v0__clkinv_2)
   0.51    7.62 ^ _22424_/S (gf180mcu_fd_sc_mcu9t5v0__addf_1)
   0.32    7.94 v _22747_/S (gf180mcu_fd_sc_mcu9t5v0__addh_2)
   0.19    8.13 v _18296_/Z (gf180mcu_fd_sc_mcu9t5v0__and3_2)
   0.15    8.28 ^ _18297_/ZN (gf180mcu_fd_sc_mcu9t5v0__aoi21_2)
   0.14    8.42 v _18298_/ZN (gf180mcu_fd_sc_mcu9t5v0__clkinv_2)
   0.27    8.69 ^ _18381_/ZN (gf180mcu_fd_sc_mcu9t5v0__aoi211_4)
   0.14    8.83 v _18430_/ZN (gf180mcu_fd_sc_mcu9t5v0__oai31_4)
   0.21    9.04 ^ _18644_/ZN (gf180mcu_fd_sc_mcu9t5v0__oai211_2)
   0.21    9.25 ^ _18647_/Z (gf180mcu_fd_sc_mcu9t5v0__and3_2)
   0.26    9.51 v _18648_/ZN (gf180mcu_fd_sc_mcu9t5v0__xnor2_2)
   0.28    9.79 v _18649_/Z (gf180mcu_fd_sc_mcu9t5v0__mux2_2)
   0.24   10.04 v _18650_/Z (gf180mcu_fd_sc_mcu9t5v0__mux2_2)
   0.19   10.23 v _18651_/Z (gf180mcu_fd_sc_mcu9t5v0__and2_2)
   0.32   10.55 ^ _18652_/ZN (gf180mcu_fd_sc_mcu9t5v0__aoi221_2)
   0.30   10.85 ^ _18653_/Z (gf180mcu_fd_sc_mcu9t5v0__mux2_4)
   0.13   10.98 v _18656_/ZN (gf180mcu_fd_sc_mcu9t5v0__aoi21_2)
   0.25   11.23 v place1351/Z (gf180mcu_fd_sc_mcu9t5v0__buf_12)
   0.22   11.45 v _19547_/Z (gf180mcu_fd_sc_mcu9t5v0__mux2_2)
   0.00   11.45 v gen_regfile_ff.register_file_i.rf_reg[604]$_DFFE_PN0P_/D (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
          11.45   data arrival time

  10.00   10.00   clock core_clock (rise edge)
   0.00   10.00   clock source latency
   0.00   10.00 ^ clk_i (in)
   0.11   10.11 ^ delaybuf_0_core_clock/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
   0.12   10.22 ^ delaybuf_1_core_clock/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
   0.12   10.34 ^ delaybuf_2_core_clock/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
   0.12   10.46 ^ delaybuf_3_core_clock/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
   0.12   10.57 ^ delaybuf_4_core_clock/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
   0.12   10.69 ^ clkbuf_regs_0_core_clock/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
   0.18   10.87 ^ clkbuf_0_clk_i_regs/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
   0.24   11.11 ^ clkbuf_2_1__f_clk_i_regs/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
   0.19   11.30 ^ clkbuf_leaf_7_clk_i_regs/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
   0.00   11.30 ^ gen_regfile_ff.register_file_i.rf_reg[604]$_DFFE_PN0P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
   0.00   11.30   clock reconvergence pessimism
  -0.11   11.19   library setup time
          11.19   data required time
---------------------------------------------------------
          11.19   data required time
         -11.45   data arrival time
---------------------------------------------------------
          -0.26   slack (VIOLATED)



==========================================================================
cts final report_checks -path_delay min reg to reg
--------------------------------------------------------------------------
Startpoint: if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.fifo_i.rdata_q[10]$_DFFE_PP_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.fifo_i.rdata_q[10]$_DFFE_PP_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock core_clock (rise edge)
   0.00    0.00   clock source latency
   0.00    0.00 ^ clk_i (in)
   0.10    0.10 ^ clkbuf_0_clk_i/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
   0.10    0.21 ^ clkbuf_1_0__f_clk_i/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
   0.46    0.66 ^ _22160_/Z (gf180mcu_fd_sc_mcu9t5v0__and2_2)
   0.27    0.93 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
   0.31    1.24 ^ clkbuf_2_0_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
   0.20    1.44 ^ clkbuf_leaf_36_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
   0.00    1.44 ^ if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.fifo_i.rdata_q[10]$_DFFE_PP_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffq_2)
   0.40    1.84 v if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.fifo_i.rdata_q[10]$_DFFE_PP_/Q (gf180mcu_fd_sc_mcu9t5v0__dffq_2)
   0.08    1.92 ^ _21130_/ZN (gf180mcu_fd_sc_mcu9t5v0__clkinv_2)
   0.06    1.98 v _21135_/ZN (gf180mcu_fd_sc_mcu9t5v0__aoi221_2)
   0.00    1.98 v if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.fifo_i.rdata_q[10]$_DFFE_PP_/D (gf180mcu_fd_sc_mcu9t5v0__dffq_2)
           1.98   data arrival time

   0.00    0.00   clock core_clock (rise edge)
   0.00    0.00   clock source latency
   0.00    0.00 ^ clk_i (in)
   0.10    0.10 ^ clkbuf_0_clk_i/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
   0.10    0.21 ^ clkbuf_1_0__f_clk_i/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
   0.46    0.66 ^ _22160_/Z (gf180mcu_fd_sc_mcu9t5v0__and2_2)
   0.27    0.93 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
   0.31    1.24 ^ clkbuf_2_0_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
   0.20    1.44 ^ clkbuf_leaf_36_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
   0.00    1.44 ^ if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.fifo_i.rdata_q[10]$_DFFE_PP_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffq_2)
   0.00    1.44   clock reconvergence pessimism
   0.09    1.53   library hold time
           1.53   data required time
---------------------------------------------------------
           1.53   data required time
          -1.98   data arrival time
---------------------------------------------------------
           0.45   slack (MET)



==========================================================================
cts final critical path target clock latency max path
--------------------------------------------------------------------------
1.3018

==========================================================================
cts final critical path target clock latency min path
--------------------------------------------------------------------------
1.4419

==========================================================================
cts final critical path source clock latency min path
--------------------------------------------------------------------------
0.0000

==========================================================================
cts final critical path delay
--------------------------------------------------------------------------
8.2843

==========================================================================
cts final critical path slack
--------------------------------------------------------------------------
-0.2843

==========================================================================
cts final slack div critical path delay
--------------------------------------------------------------------------
-3.431793

==========================================================================
cts final report_power
--------------------------------------------------------------------------
Group                  Internal  Switching    Leakage      Total
                          Power      Power      Power      Power (Watts)
----------------------------------------------------------------
Sequential             3.48e-01   5.84e-02   1.13e-06   4.06e-01   9.6%
Combinational          2.20e+00   1.45e+00   2.95e-06   3.65e+00  86.5%
Clock                  9.27e-02   7.27e-02   2.22e-07   1.65e-01   3.9%
Macro                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Pad                    0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
----------------------------------------------------------------
Total                  2.64e+00   1.58e+00   4.31e-06   4.22e+00 100.0%
                          62.6%      37.4%       0.0%
