{"Lin Li": [0, ["Adapative Error Protection for Energy Efficiency", ["Lin Li", "Narayanan Vijaykrishnan", "Mahmut T. Kandemir", "Mary Jane Irwin"], "http://doi.ieeecomputersociety.org/10.1109/ICCAD.2003.1257566", 6, "iccad", 2003]], "Narayanan Vijaykrishnan": [0, ["Adapative Error Protection for Energy Efficiency", ["Lin Li", "Narayanan Vijaykrishnan", "Mahmut T. Kandemir", "Mary Jane Irwin"], "http://doi.ieeecomputersociety.org/10.1109/ICCAD.2003.1257566", 6, "iccad", 2003]], "Mahmut T. Kandemir": [0, ["Adapative Error Protection for Energy Efficiency", ["Lin Li", "Narayanan Vijaykrishnan", "Mahmut T. Kandemir", "Mary Jane Irwin"], "http://doi.ieeecomputersociety.org/10.1109/ICCAD.2003.1257566", 6, "iccad", 2003], ["Array Composition and Decomposition for Optimizing Embedded Applications", ["Guilin Chen", "Mahmut T. Kandemir", "A. Nadgir", "Ugur Sezer"], "http://doi.ieeecomputersociety.org/10.1109/ICCAD.2003.1257632", 4, "iccad", 2003]], "Mary Jane Irwin": [0, ["Adapative Error Protection for Energy Efficiency", ["Lin Li", "Narayanan Vijaykrishnan", "Mahmut T. Kandemir", "Mary Jane Irwin"], "http://doi.ieeecomputersociety.org/10.1109/ICCAD.2003.1257566", 6, "iccad", 2003]], "Ruibing Lu": [0, ["SAMBA-Bus: A High Performance Bus Architecture for System-on-Chips", ["Ruibing Lu", "Cheng-Kok Koh"], "http://doi.ieeecomputersociety.org/10.1109/ICCAD.2003.1257568", 5, "iccad", 2003], ["Performance Optimization of Latency Insensitive Systems Through Buffer Queue Sizing of Communication Channels", ["Ruibing Lu", "Cheng-Kok Koh"], "http://doi.ieeecomputersociety.org/10.1109/ICCAD.2003.1257650", 5, "iccad", 2003]], "Cheng-Kok Koh": [0.0002752652144408785, ["SAMBA-Bus: A High Performance Bus Architecture for System-on-Chips", ["Ruibing Lu", "Cheng-Kok Koh"], "http://doi.ieeecomputersociety.org/10.1109/ICCAD.2003.1257568", 5, "iccad", 2003], ["Performance Optimization of Latency Insensitive Systems Through Buffer Queue Sizing of Communication Channels", ["Ruibing Lu", "Cheng-Kok Koh"], "http://doi.ieeecomputersociety.org/10.1109/ICCAD.2003.1257650", 5, "iccad", 2003]], "Hongyu Chen": [0, ["The Y-Architecture for On-Chip Interconnect: Analysis and Methodology", ["Hongyu Chen", "Chung-Kuan Cheng", "Andrew B. Kahng", "Ion I. Mandoiu", "Qinke Wang", "Bo Yao"], "http://doi.ieeecomputersociety.org/10.1109/ICCAD.2003.1257579", 8, "iccad", 2003]], "Chung-Kuan Cheng": [0, ["The Y-Architecture for On-Chip Interconnect: Analysis and Methodology", ["Hongyu Chen", "Chung-Kuan Cheng", "Andrew B. Kahng", "Ion I. Mandoiu", "Qinke Wang", "Bo Yao"], "http://doi.ieeecomputersociety.org/10.1109/ICCAD.2003.1257579", 8, "iccad", 2003], ["An Algorithmic Approach for Generic Parallel Adders", ["Jianhua Liu", "Shuo Zhou", "Haikun Zhu", "Chung-Kuan Cheng"], "http://doi.ieeecomputersociety.org/10.1109/ICCAD.2003.1257890", 7, "iccad", 2003]], "Andrew B. Kahng": [8.938514595158153e-09, ["The Y-Architecture for On-Chip Interconnect: Analysis and Methodology", ["Hongyu Chen", "Chung-Kuan Cheng", "Andrew B. Kahng", "Ion I. Mandoiu", "Qinke Wang", "Bo Yao"], "http://doi.ieeecomputersociety.org/10.1109/ICCAD.2003.1257579", 8, "iccad", 2003], ["Evaluation of Placement Techniques for DNA Probe Array Layout", ["Andrew B. Kahng", "Ion I. Mandoiu", "Sherief Reda", "Xu Xu", "Alexander Zelikovsky"], "http://doi.ieeecomputersociety.org/10.1109/ICCAD.2003.1257670", 8, "iccad", 2003], ["Manufacturing-Aware Physical Design", ["Puneet Gupta", "Andrew B. Kahng"], "http://doi.ieeecomputersociety.org/10.1109/ICCAD.2003.1257883", 8, "iccad", 2003], ["Layout-Aware Scan Chain Synthesis for Improved Path Delay Fault Coverage", ["Puneet Gupta", "Andrew B. Kahng", "Ion I. Mandoiu", "Puneet Sharma"], "http://doi.ieeecomputersociety.org/10.1109/ICCAD.2003.1257893", 6, "iccad", 2003]], "Ion I. Mandoiu": [0, ["The Y-Architecture for On-Chip Interconnect: Analysis and Methodology", ["Hongyu Chen", "Chung-Kuan Cheng", "Andrew B. Kahng", "Ion I. Mandoiu", "Qinke Wang", "Bo Yao"], "http://doi.ieeecomputersociety.org/10.1109/ICCAD.2003.1257579", 8, "iccad", 2003], ["Evaluation of Placement Techniques for DNA Probe Array Layout", ["Andrew B. Kahng", "Ion I. Mandoiu", "Sherief Reda", "Xu Xu", "Alexander Zelikovsky"], "http://doi.ieeecomputersociety.org/10.1109/ICCAD.2003.1257670", 8, "iccad", 2003], ["Layout-Aware Scan Chain Synthesis for Improved Path Delay Fault Coverage", ["Puneet Gupta", "Andrew B. Kahng", "Ion I. Mandoiu", "Puneet Sharma"], "http://doi.ieeecomputersociety.org/10.1109/ICCAD.2003.1257893", 6, "iccad", 2003]], "Qinke Wang": [7.1035162818589015e-06, ["The Y-Architecture for On-Chip Interconnect: Analysis and Methodology", ["Hongyu Chen", "Chung-Kuan Cheng", "Andrew B. Kahng", "Ion I. Mandoiu", "Qinke Wang", "Bo Yao"], "http://doi.ieeecomputersociety.org/10.1109/ICCAD.2003.1257579", 8, "iccad", 2003]], "Bo Yao": [0, ["The Y-Architecture for On-Chip Interconnect: Analysis and Methodology", ["Hongyu Chen", "Chung-Kuan Cheng", "Andrew B. Kahng", "Ion I. Mandoiu", "Qinke Wang", "Bo Yao"], "http://doi.ieeecomputersociety.org/10.1109/ICCAD.2003.1257579", 8, "iccad", 2003]], "Vishnu Swaminathan": [0, ["Generalized Network Flow Techniques for Dynamic Voltage Scaling in Hard Real-Time Systems", ["Vishnu Swaminathan", "Krishnendu Chakrabarty"], "http://doi.ieeecomputersociety.org/10.1109/ICCAD.2003.1257580", 5, "iccad", 2003], ["Energy-Aware Fault Tolerance in Fixed-Priority Real-Time Embedded Systems", ["Ying Zhang", "Krishnendu Chakrabarty", "Vishnu Swaminathan"], "http://doi.ieeecomputersociety.org/10.1109/ICCAD.2003.1257640", 6, "iccad", 2003]], "Krishnendu Chakrabarty": [0, ["Generalized Network Flow Techniques for Dynamic Voltage Scaling in Hard Real-Time Systems", ["Vishnu Swaminathan", "Krishnendu Chakrabarty"], "http://doi.ieeecomputersociety.org/10.1109/ICCAD.2003.1257580", 5, "iccad", 2003], ["TAM Optimization for Mixed-Signal SOCs using Analog Test Wrappers", ["Anuja Sehgal", "Sule Ozev", "Krishnendu Chakrabarty"], "http://doi.ieeecomputersociety.org/10.1109/ICCAD.2003.1257594", 5, "iccad", 2003], ["Energy-Aware Fault Tolerance in Fixed-Priority Real-Time Embedded Systems", ["Ying Zhang", "Krishnendu Chakrabarty", "Vishnu Swaminathan"], "http://doi.ieeecomputersociety.org/10.1109/ICCAD.2003.1257640", 6, "iccad", 2003]], "Shaoxiong Hua": [0, ["Approaching the Maximum Energy Saving on Embedded Systems with Multiple Voltages", ["Shaoxiong Hua", "Gang Qu"], "http://doi.ieeecomputersociety.org/10.1109/ICCAD.2003.1257581", 4, "iccad", 2003]], "Gang Qu": [0, ["Approaching the Maximum Energy Saving on Embedded Systems with Multiple Voltages", ["Shaoxiong Hua", "Gang Qu"], "http://doi.ieeecomputersociety.org/10.1109/ICCAD.2003.1257581", 4, "iccad", 2003]], "Le Yan": [0, ["Combined Dynamic Voltage Scaling and Adaptive Body Biasing for Heterogeneous Distributed Real-time Embedded Systems", ["Le Yan", "Jiong Luo", "Niraj K. Jha"], "http://doi.ieeecomputersociety.org/10.1109/ICCAD.2003.1257582", 9, "iccad", 2003]], "Jiong Luo": [0, ["Combined Dynamic Voltage Scaling and Adaptive Body Biasing for Heterogeneous Distributed Real-time Embedded Systems", ["Le Yan", "Jiong Luo", "Niraj K. Jha"], "http://doi.ieeecomputersociety.org/10.1109/ICCAD.2003.1257582", 9, "iccad", 2003]], "Niraj K. Jha": [0, ["Combined Dynamic Voltage Scaling and Adaptive Body Biasing for Heterogeneous Distributed Real-time Embedded Systems", ["Le Yan", "Jiong Luo", "Niraj K. Jha"], "http://doi.ieeecomputersociety.org/10.1109/ICCAD.2003.1257582", 9, "iccad", 2003], ["Synthesis of Heterogeneous Distributed Architectures for Memory-Intensive Applications", ["Chao Huang", "Srivaths Ravi", "Anand Raghunathan", "Niraj K. Jha"], "http://doi.ieeecomputersociety.org/10.1109/ICCAD.2003.1257584", 8, "iccad", 2003], ["A Scalable Application-Specific Processor Synthesis Methodology", ["Fei Sun", "Srivaths Ravi", "Anand Raghunathan", "Niraj K. Jha"], "http://doi.ieeecomputersociety.org/10.1109/ICCAD.2003.1257678", 8, "iccad", 2003], ["A High-level Interconnect Power Model for Design Space Exploration", ["Pallav Gupta", "Lin Zhong", "Niraj K. Jha"], "http://doi.ieeecomputersociety.org/10.1109/ICCAD.2003.1257865", 9, "iccad", 2003]], "Qi Wang": [1.1267234185652342e-05, ["RTL Power Optimization with Gate-Level Accuracy", ["Qi Wang", "Sumit Roy"], "http://doi.ieeecomputersociety.org/10.1109/ICCAD.2003.1257583", 7, "iccad", 2003]], "Sumit Roy": [0, ["RTL Power Optimization with Gate-Level Accuracy", ["Qi Wang", "Sumit Roy"], "http://doi.ieeecomputersociety.org/10.1109/ICCAD.2003.1257583", 7, "iccad", 2003]], "Chao Huang": [0, ["Synthesis of Heterogeneous Distributed Architectures for Memory-Intensive Applications", ["Chao Huang", "Srivaths Ravi", "Anand Raghunathan", "Niraj K. Jha"], "http://doi.ieeecomputersociety.org/10.1109/ICCAD.2003.1257584", 8, "iccad", 2003]], "Srivaths Ravi": [0, ["Synthesis of Heterogeneous Distributed Architectures for Memory-Intensive Applications", ["Chao Huang", "Srivaths Ravi", "Anand Raghunathan", "Niraj K. Jha"], "http://doi.ieeecomputersociety.org/10.1109/ICCAD.2003.1257584", 8, "iccad", 2003], ["A Scalable Application-Specific Processor Synthesis Methodology", ["Fei Sun", "Srivaths Ravi", "Anand Raghunathan", "Niraj K. Jha"], "http://doi.ieeecomputersociety.org/10.1109/ICCAD.2003.1257678", 8, "iccad", 2003]], "Anand Raghunathan": [0, ["Synthesis of Heterogeneous Distributed Architectures for Memory-Intensive Applications", ["Chao Huang", "Srivaths Ravi", "Anand Raghunathan", "Niraj K. Jha"], "http://doi.ieeecomputersociety.org/10.1109/ICCAD.2003.1257584", 8, "iccad", 2003], ["A Scalable Application-Specific Processor Synthesis Methodology", ["Fei Sun", "Srivaths Ravi", "Anand Raghunathan", "Niraj K. Jha"], "http://doi.ieeecomputersociety.org/10.1109/ICCAD.2003.1257678", 8, "iccad", 2003]], "Ankur Srivastava": [0, ["Achieving Design Closure Through Delay Relaxation Parameter", ["Ankur Srivastava", "Seda Ogrenci Memik", "Bo-Kyung Choi", "Majid Sarrafzadeh"], "http://doi.ieeecomputersociety.org/10.1109/ICCAD.2003.1257585", 4, "iccad", 2003], ["A Probabilistic Approach to Buffer Insertion", ["Vishal Khandelwal", "Azadeh Davoodi", "Akash Nanavati", "Ankur Srivastava"], "http://doi.ieeecomputersociety.org/10.1109/ICCAD.2003.1257866", 8, "iccad", 2003]], "Seda Ogrenci Memik": [0, ["Achieving Design Closure Through Delay Relaxation Parameter", ["Ankur Srivastava", "Seda Ogrenci Memik", "Bo-Kyung Choi", "Majid Sarrafzadeh"], "http://doi.ieeecomputersociety.org/10.1109/ICCAD.2003.1257585", 4, "iccad", 2003]], "Bo-Kyung Choi": [0.9929457902908325, ["Achieving Design Closure Through Delay Relaxation Parameter", ["Ankur Srivastava", "Seda Ogrenci Memik", "Bo-Kyung Choi", "Majid Sarrafzadeh"], "http://doi.ieeecomputersociety.org/10.1109/ICCAD.2003.1257585", 4, "iccad", 2003], ["A Trade-off Oriented Placement Tool", ["Huaiyu Xu", "Maogang Wang", "Bo-Kyung Choi", "Majid Sarrafzadeh"], "http://doi.ieeecomputersociety.org/10.1109/ICCAD.2003.1257852", 5, "iccad", 2003]], "Majid Sarrafzadeh": [0, ["Achieving Design Closure Through Delay Relaxation Parameter", ["Ankur Srivastava", "Seda Ogrenci Memik", "Bo-Kyung Choi", "Majid Sarrafzadeh"], "http://doi.ieeecomputersociety.org/10.1109/ICCAD.2003.1257585", 4, "iccad", 2003], ["A Trade-off Oriented Placement Tool", ["Huaiyu Xu", "Maogang Wang", "Bo-Kyung Choi", "Majid Sarrafzadeh"], "http://doi.ieeecomputersociety.org/10.1109/ICCAD.2003.1257852", 5, "iccad", 2003]], "Brian Swahn": [0, ["Hardware Scheduling for Dynamic Adaptability using External Profiling and Hardware Threading", ["Brian Swahn", "Soha Hassoun"], "http://doi.ieeecomputersociety.org/10.1109/ICCAD.2003.1257586", 8, "iccad", 2003]], "Soha Hassoun": [0, ["Hardware Scheduling for Dynamic Adaptability using External Profiling and Hardware Threading", ["Brian Swahn", "Soha Hassoun"], "http://doi.ieeecomputersociety.org/10.1109/ICCAD.2003.1257586", 8, "iccad", 2003]], "Hua Xiang": [0, ["Bus-Driven Floorplanning", ["Hua Xiang", "Xiaoping Tang", "Martin D. F. Wong"], "http://doi.ieeecomputersociety.org/10.1109/ICCAD.2003.1257588", 8, "iccad", 2003]], "Xiaoping Tang": [0, ["Bus-Driven Floorplanning", ["Hua Xiang", "Xiaoping Tang", "Martin D. F. Wong"], "http://doi.ieeecomputersociety.org/10.1109/ICCAD.2003.1257588", 8, "iccad", 2003]], "Martin D. F. Wong": [0, ["Bus-Driven Floorplanning", ["Hua Xiang", "Xiaoping Tang", "Martin D. F. Wong"], "http://doi.ieeecomputersociety.org/10.1109/ICCAD.2003.1257588", 8, "iccad", 2003], ["A Min-Cost Flow Based Detailed Router for FPGAs", ["Seokjin Lee", "Yongseok Cheon", "Martin D. F. Wong"], "http://doi.ieeecomputersociety.org/10.1109/ICCAD.2003.1257807", 6, "iccad", 2003], ["Length-Matching Routing for High-Speed Printed Circuit Boards", ["Muhammet Mustafa Ozdal", "Martin D. F. Wong"], "http://doi.ieeecomputersociety.org/10.1109/ICCAD.2003.1257808", 7, "iccad", 2003], ["Stable Multiway Circuit Partitioning for ECO", ["Yongseok Cheon", "Seokjin Lee", "Martin D. F. Wong"], "http://doi.ieeecomputersociety.org/10.1109/ICCAD.2003.1257888", 8, "iccad", 2003]], "Peter G. Sassone": [0, ["A Novel Geometric Algorithm for Fast Wire-Optimized Floorplanning", ["Peter G. Sassone", "Sung Kyu Lim"], "http://doi.ieeecomputersociety.org/10.1109/ICCAD.2003.1257589", 7, "iccad", 2003]], "Sung Kyu Lim": [0.9975332617759705, ["A Novel Geometric Algorithm for Fast Wire-Optimized Floorplanning", ["Peter G. Sassone", "Sung Kyu Lim"], "http://doi.ieeecomputersociety.org/10.1109/ICCAD.2003.1257589", 7, "iccad", 2003]], "Cristinel Ababei": [0, ["Placement Method Targeting Predictability Robustness and Performance", ["Cristinel Ababei", "Kia Bazargan"], "http://doi.ieeecomputersociety.org/10.1109/ICCAD.2003.1257590", 5, "iccad", 2003]], "Kia Bazargan": [0, ["Placement Method Targeting Predictability Robustness and Performance", ["Cristinel Ababei", "Kia Bazargan"], "http://doi.ieeecomputersociety.org/10.1109/ICCAD.2003.1257590", 5, "iccad", 2003], ["Incremental Placement for Timing Optimization", ["Wonjoon Choi", "Kia Bazargan"], "http://doi.ieeecomputersociety.org/10.1109/ICCAD.2003.1257851", 4, "iccad", 2003]], "Brent Goplen": [0, ["Efficient Thermal Placement of Standard Cells in 3D ICs using a Force Directed Approach", ["Brent Goplen", "Sachin S. Sapatnekar"], "https://doi.org/10.1109/ICCAD.2003.1257591", 5, "iccad", 2003]], "Sachin S. Sapatnekar": [0, ["Efficient Thermal Placement of Standard Cells in 3D ICs using a Force Directed Approach", ["Brent Goplen", "Sachin S. Sapatnekar"], "https://doi.org/10.1109/ICCAD.2003.1257591", 5, "iccad", 2003], ["Statistical Timing Analysis Considering Spatial Correlations using a Single Pert-Like Traversal", ["Hongliang Chang", "Sachin S. Sapatnekar"], "http://doi.ieeecomputersociety.org/10.1109/ICCAD.2003.1257875", 6, "iccad", 2003]], "Ozgur Sinanoglu": [0, ["Partial Core Encryption for Performance-Efficient Test of SOCs", ["Ozgur Sinanoglu", "Alex Orailoglu"], "http://doi.ieeecomputersociety.org/10.1109/ICCAD.2003.1257592", 4, "iccad", 2003]], "Alex Orailoglu": [0, ["Partial Core Encryption for Performance-Efficient Test of SOCs", ["Ozgur Sinanoglu", "Alex Orailoglu"], "http://doi.ieeecomputersociety.org/10.1109/ICCAD.2003.1257592", 4, "iccad", 2003], ["Compiler-Based Register Name Adjustment for Low-Power Embedded Processors", ["Peter Petrov", "Alex Orailoglu"], "http://doi.ieeecomputersociety.org/10.1109/ICCAD.2003.1257861", 6, "iccad", 2003]], "Anuja Sehgal": [0, ["TAM Optimization for Mixed-Signal SOCs using Analog Test Wrappers", ["Anuja Sehgal", "Sule Ozev", "Krishnendu Chakrabarty"], "http://doi.ieeecomputersociety.org/10.1109/ICCAD.2003.1257594", 5, "iccad", 2003]], "Sule Ozev": [0, ["TAM Optimization for Mixed-Signal SOCs using Analog Test Wrappers", ["Anuja Sehgal", "Sule Ozev", "Krishnendu Chakrabarty"], "http://doi.ieeecomputersociety.org/10.1109/ICCAD.2003.1257594", 5, "iccad", 2003]], "Yu Xia": [0, ["Using a Distributed Rectangle Bin-Packing Approach for Core-based SoC Test Scheduling with Power Constraints", ["Yu Xia", "Malgorzata Chrzanowska-Jeske", "Benyi Wang", "Marcin Jeske"], "http://doi.ieeecomputersociety.org/10.1109/ICCAD.2003.1257595", 7, "iccad", 2003]], "Malgorzata Chrzanowska-Jeske": [0, ["Using a Distributed Rectangle Bin-Packing Approach for Core-based SoC Test Scheduling with Power Constraints", ["Yu Xia", "Malgorzata Chrzanowska-Jeske", "Benyi Wang", "Marcin Jeske"], "http://doi.ieeecomputersociety.org/10.1109/ICCAD.2003.1257595", 7, "iccad", 2003]], "Benyi Wang": [2.638897399265261e-06, ["Using a Distributed Rectangle Bin-Packing Approach for Core-based SoC Test Scheduling with Power Constraints", ["Yu Xia", "Malgorzata Chrzanowska-Jeske", "Benyi Wang", "Marcin Jeske"], "http://doi.ieeecomputersociety.org/10.1109/ICCAD.2003.1257595", 7, "iccad", 2003]], "Marcin Jeske": [0, ["Using a Distributed Rectangle Bin-Packing Approach for Core-based SoC Test Scheduling with Power Constraints", ["Yu Xia", "Malgorzata Chrzanowska-Jeske", "Benyi Wang", "Marcin Jeske"], "http://doi.ieeecomputersociety.org/10.1109/ICCAD.2003.1257595", 7, "iccad", 2003]], "Alberto Garcia Ortiz": [0, ["Moment-Based Power Estimation in Very Deep Submicron Technologies", ["Alberto Garcia Ortiz", "Lukusa D. Kabulepa", "Tudor Murgan", "Manfred Glesner"], "http://doi.ieeecomputersociety.org/10.1109/ICCAD.2003.1257599", 6, "iccad", 2003]], "Lukusa D. Kabulepa": [0, ["Moment-Based Power Estimation in Very Deep Submicron Technologies", ["Alberto Garcia Ortiz", "Lukusa D. Kabulepa", "Tudor Murgan", "Manfred Glesner"], "http://doi.ieeecomputersociety.org/10.1109/ICCAD.2003.1257599", 6, "iccad", 2003]], "Tudor Murgan": [0, ["Moment-Based Power Estimation in Very Deep Submicron Technologies", ["Alberto Garcia Ortiz", "Lukusa D. Kabulepa", "Tudor Murgan", "Manfred Glesner"], "http://doi.ieeecomputersociety.org/10.1109/ICCAD.2003.1257599", 6, "iccad", 2003]], "Manfred Glesner": [0, ["Moment-Based Power Estimation in Very Deep Submicron Technologies", ["Alberto Garcia Ortiz", "Lukusa D. Kabulepa", "Tudor Murgan", "Manfred Glesner"], "http://doi.ieeecomputersociety.org/10.1109/ICCAD.2003.1257599", 6, "iccad", 2003]], "Mahesh Mamidipaka": [0, ["IDAP: A Tool for High Level Power Estimation of Custom Array Structures", ["Mahesh Mamidipaka", "Kamal S. Khouri", "Nikil D. Dutt", "Magdy S. Abadir"], "http://doi.ieeecomputersociety.org/10.1109/ICCAD.2003.1257602", 7, "iccad", 2003]], "Kamal S. Khouri": [0, ["IDAP: A Tool for High Level Power Estimation of Custom Array Structures", ["Mahesh Mamidipaka", "Kamal S. Khouri", "Nikil D. Dutt", "Magdy S. Abadir"], "http://doi.ieeecomputersociety.org/10.1109/ICCAD.2003.1257602", 7, "iccad", 2003]], "Nikil D. Dutt": [0, ["IDAP: A Tool for High Level Power Estimation of Custom Array Structures", ["Mahesh Mamidipaka", "Kamal S. Khouri", "Nikil D. Dutt", "Magdy S. Abadir"], "http://doi.ieeecomputersociety.org/10.1109/ICCAD.2003.1257602", 7, "iccad", 2003]], "Magdy S. Abadir": [0, ["IDAP: A Tool for High Level Power Estimation of Custom Array Structures", ["Mahesh Mamidipaka", "Kamal S. Khouri", "Nikil D. Dutt", "Magdy S. Abadir"], "http://doi.ieeecomputersociety.org/10.1109/ICCAD.2003.1257602", 7, "iccad", 2003]], "D. Nadezhin": [0, ["SOI Transistor Model for Fast Transient Simulation", ["D. Nadezhin", "Sergey Gavrilov", "Alexey Glebov", "Y. Egorov", "Vladimir Zolotov", "David T. Blaauw", "Rajendran Panda", "Murat R. Becer", "Alexandre Ardelea", "A. Patel"], "http://doi.ieeecomputersociety.org/10.1109/ICCAD.2003.1257605", 0, "iccad", 2003]], "Sergey Gavrilov": [0, ["SOI Transistor Model for Fast Transient Simulation", ["D. Nadezhin", "Sergey Gavrilov", "Alexey Glebov", "Y. Egorov", "Vladimir Zolotov", "David T. Blaauw", "Rajendran Panda", "Murat R. Becer", "Alexandre Ardelea", "A. Patel"], "http://doi.ieeecomputersociety.org/10.1109/ICCAD.2003.1257605", 0, "iccad", 2003]], "Alexey Glebov": [0, ["SOI Transistor Model for Fast Transient Simulation", ["D. Nadezhin", "Sergey Gavrilov", "Alexey Glebov", "Y. Egorov", "Vladimir Zolotov", "David T. Blaauw", "Rajendran Panda", "Murat R. Becer", "Alexandre Ardelea", "A. Patel"], "http://doi.ieeecomputersociety.org/10.1109/ICCAD.2003.1257605", 0, "iccad", 2003]], "Y. Egorov": [0, ["SOI Transistor Model for Fast Transient Simulation", ["D. Nadezhin", "Sergey Gavrilov", "Alexey Glebov", "Y. Egorov", "Vladimir Zolotov", "David T. Blaauw", "Rajendran Panda", "Murat R. Becer", "Alexandre Ardelea", "A. Patel"], "http://doi.ieeecomputersociety.org/10.1109/ICCAD.2003.1257605", 0, "iccad", 2003]], "Vladimir Zolotov": [0, ["SOI Transistor Model for Fast Transient Simulation", ["D. Nadezhin", "Sergey Gavrilov", "Alexey Glebov", "Y. Egorov", "Vladimir Zolotov", "David T. Blaauw", "Rajendran Panda", "Murat R. Becer", "Alexandre Ardelea", "A. Patel"], "http://doi.ieeecomputersociety.org/10.1109/ICCAD.2003.1257605", 0, "iccad", 2003], ["Vectorless Analysis of Supply Noise Induced Delay Variation", ["Sanjay Pant", "David T. Blaauw", "Vladimir Zolotov", "Savithri Sundareswaran", "Rajendran Panda"], "http://doi.ieeecomputersociety.org/10.1109/ICCAD.2003.1257629", 9, "iccad", 2003], ["Statistical Timing Analysis for Intra-Die Process Variations with Spatial Correlations", ["Aseem Agarwal", "David T. Blaauw", "Vladimir Zolotov"], "http://doi.ieeecomputersociety.org/10.1109/ICCAD.2003.1257914", 8, "iccad", 2003], ["Statistical Clock Skew Analysis Considering Intra-Die Process Variations", ["Aseem Agarwal", "David T. Blaauw", "Vladimir Zolotov"], "http://doi.ieeecomputersociety.org/10.1109/ICCAD.2003.1257916", 8, "iccad", 2003]], "David T. Blaauw": [0, ["SOI Transistor Model for Fast Transient Simulation", ["D. Nadezhin", "Sergey Gavrilov", "Alexey Glebov", "Y. Egorov", "Vladimir Zolotov", "David T. Blaauw", "Rajendran Panda", "Murat R. Becer", "Alexandre Ardelea", "A. Patel"], "http://doi.ieeecomputersociety.org/10.1109/ICCAD.2003.1257605", 0, "iccad", 2003], ["Vectorless Analysis of Supply Noise Induced Delay Variation", ["Sanjay Pant", "David T. Blaauw", "Vladimir Zolotov", "Savithri Sundareswaran", "Rajendran Panda"], "http://doi.ieeecomputersociety.org/10.1109/ICCAD.2003.1257629", 9, "iccad", 2003], ["AU: Timing Analysis Under Uncertainty", ["Sarvesh Bhardwaj", "Sarma B. K. Vrudhula", "David T. Blaauw"], "http://doi.ieeecomputersociety.org/10.1109/ICCAD.2003.1257874", 6, "iccad", 2003], ["Leakage Power Optimization Techniques for Ultra Deep Sub-Micron Multi-Level Caches", ["Nam Sung Kim", "David T. Blaauw", "Trevor N. Mudge"], "https://doi.org/10.1109/ICCAD.2003.1257876", 6, "iccad", 2003], ["Statistical Timing Analysis for Intra-Die Process Variations with Spatial Correlations", ["Aseem Agarwal", "David T. Blaauw", "Vladimir Zolotov"], "http://doi.ieeecomputersociety.org/10.1109/ICCAD.2003.1257914", 8, "iccad", 2003], ["Statistical Clock Skew Analysis Considering Intra-Die Process Variations", ["Aseem Agarwal", "David T. Blaauw", "Vladimir Zolotov"], "http://doi.ieeecomputersociety.org/10.1109/ICCAD.2003.1257916", 8, "iccad", 2003]], "Rajendran Panda": [0, ["SOI Transistor Model for Fast Transient Simulation", ["D. Nadezhin", "Sergey Gavrilov", "Alexey Glebov", "Y. Egorov", "Vladimir Zolotov", "David T. Blaauw", "Rajendran Panda", "Murat R. Becer", "Alexandre Ardelea", "A. Patel"], "http://doi.ieeecomputersociety.org/10.1109/ICCAD.2003.1257605", 0, "iccad", 2003], ["Vectorless Analysis of Supply Noise Induced Delay Variation", ["Sanjay Pant", "David T. Blaauw", "Vladimir Zolotov", "Savithri Sundareswaran", "Rajendran Panda"], "http://doi.ieeecomputersociety.org/10.1109/ICCAD.2003.1257629", 9, "iccad", 2003]], "Murat R. Becer": [0, ["SOI Transistor Model for Fast Transient Simulation", ["D. Nadezhin", "Sergey Gavrilov", "Alexey Glebov", "Y. Egorov", "Vladimir Zolotov", "David T. Blaauw", "Rajendran Panda", "Murat R. Becer", "Alexandre Ardelea", "A. Patel"], "http://doi.ieeecomputersociety.org/10.1109/ICCAD.2003.1257605", 0, "iccad", 2003]], "Alexandre Ardelea": [0, ["SOI Transistor Model for Fast Transient Simulation", ["D. Nadezhin", "Sergey Gavrilov", "Alexey Glebov", "Y. Egorov", "Vladimir Zolotov", "David T. Blaauw", "Rajendran Panda", "Murat R. Becer", "Alexandre Ardelea", "A. Patel"], "http://doi.ieeecomputersociety.org/10.1109/ICCAD.2003.1257605", 0, "iccad", 2003]], "A. Patel": [0, ["SOI Transistor Model for Fast Transient Simulation", ["D. Nadezhin", "Sergey Gavrilov", "Alexey Glebov", "Y. Egorov", "Vladimir Zolotov", "David T. Blaauw", "Rajendran Panda", "Murat R. Becer", "Alexandre Ardelea", "A. Patel"], "http://doi.ieeecomputersociety.org/10.1109/ICCAD.2003.1257605", 0, "iccad", 2003]], "Kerry Bernstein": [0, ["Design and CAD Challenges in sub-90nm CMOS Technologies", ["Kerry Bernstein", "Ching-Te Chuang", "Rajiv V. Joshi", "Ruchir Puri"], "http://doi.ieeecomputersociety.org/10.1109/ICCAD.2003.1257609", 9, "iccad", 2003]], "Ching-Te Chuang": [0, ["Design and CAD Challenges in sub-90nm CMOS Technologies", ["Kerry Bernstein", "Ching-Te Chuang", "Rajiv V. Joshi", "Ruchir Puri"], "http://doi.ieeecomputersociety.org/10.1109/ICCAD.2003.1257609", 9, "iccad", 2003]], "Rajiv V. Joshi": [0, ["Design and CAD Challenges in sub-90nm CMOS Technologies", ["Kerry Bernstein", "Ching-Te Chuang", "Rajiv V. Joshi", "Ruchir Puri"], "http://doi.ieeecomputersociety.org/10.1109/ICCAD.2003.1257609", 9, "iccad", 2003]], "Ruchir Puri": [0, ["Design and CAD Challenges in sub-90nm CMOS Technologies", ["Kerry Bernstein", "Ching-Te Chuang", "Rajiv V. Joshi", "Ruchir Puri"], "http://doi.ieeecomputersociety.org/10.1109/ICCAD.2003.1257609", 9, "iccad", 2003]], "In-Cheol Park": [0.9998304396867752, ["Fast Cycle-accurate Behavioral Simulation for Pipelined Processors Using Early Pipeline Evaluation", ["In-Cheol Park", "Se-Hyeon Kang", "Yongseok Yi"], "http://doi.ieeecomputersociety.org/10.1109/ICCAD.2003.1257613", 4, "iccad", 2003]], "Se-Hyeon Kang": [0.9999056756496429, ["Fast Cycle-accurate Behavioral Simulation for Pipelined Processors Using Early Pipeline Evaluation", ["In-Cheol Park", "Se-Hyeon Kang", "Yongseok Yi"], "http://doi.ieeecomputersociety.org/10.1109/ICCAD.2003.1257613", 4, "iccad", 2003]], "Yongseok Yi": [0.5, ["Fast Cycle-accurate Behavioral Simulation for Pipelined Processors Using Early Pipeline Evaluation", ["In-Cheol Park", "Se-Hyeon Kang", "Yongseok Yi"], "http://doi.ieeecomputersociety.org/10.1109/ICCAD.2003.1257613", 4, "iccad", 2003]], "Jun Yuan": [0, ["A Framework for Constrained Functional Verification", ["Jun Yuan", "Carl Pixley", "Adnan Aziz", "Ken Albin"], "http://doi.ieeecomputersociety.org/10.1109/ICCAD.2003.1257615", 4, "iccad", 2003]], "Carl Pixley": [0, ["A Framework for Constrained Functional Verification", ["Jun Yuan", "Carl Pixley", "Adnan Aziz", "Ken Albin"], "http://doi.ieeecomputersociety.org/10.1109/ICCAD.2003.1257615", 4, "iccad", 2003]], "Adnan Aziz": [0, ["A Framework for Constrained Functional Verification", ["Jun Yuan", "Carl Pixley", "Adnan Aziz", "Ken Albin"], "http://doi.ieeecomputersociety.org/10.1109/ICCAD.2003.1257615", 4, "iccad", 2003]], "Ken Albin": [0, ["A Framework for Constrained Functional Verification", ["Jun Yuan", "Carl Pixley", "Adnan Aziz", "Ken Albin"], "http://doi.ieeecomputersociety.org/10.1109/ICCAD.2003.1257615", 4, "iccad", 2003]], "Yunshan Zhu": [0, ["Generator-based Verification", ["Yunshan Zhu", "James H. Kukula"], "http://doi.ieeecomputersociety.org/10.1109/ICCAD.2003.1257617", 8, "iccad", 2003]], "James H. Kukula": [0, ["Generator-based Verification", ["Yunshan Zhu", "James H. Kukula"], "http://doi.ieeecomputersociety.org/10.1109/ICCAD.2003.1257617", 8, "iccad", 2003]], "Alan J. Hu": [0, ["Efficient Generation of Monitor Circuits for GSTE Assertion Graphs", ["Alan J. Hu", "Jeremy Casas", "Jin Yang"], "http://doi.ieeecomputersociety.org/10.1109/ICCAD.2003.1257620", 7, "iccad", 2003]], "Jeremy Casas": [0, ["Efficient Generation of Monitor Circuits for GSTE Assertion Graphs", ["Alan J. Hu", "Jeremy Casas", "Jin Yang"], "http://doi.ieeecomputersociety.org/10.1109/ICCAD.2003.1257620", 7, "iccad", 2003]], "Jin Yang": [0.10449475049972534, ["Efficient Generation of Monitor Circuits for GSTE Assertion Graphs", ["Alan J. Hu", "Jeremy Casas", "Jin Yang"], "http://doi.ieeecomputersociety.org/10.1109/ICCAD.2003.1257620", 7, "iccad", 2003]], "Chirayu S. Amin": [0, ["Weibull Based Analytical Waveform Model", ["Chirayu S. Amin", "Florentin Dartu", "Yehea I. Ismail"], "http://doi.ieeecomputersociety.org/10.1109/ICCAD.2003.1257625", 8, "iccad", 2003]], "Florentin Dartu": [0, ["Weibull Based Analytical Waveform Model", ["Chirayu S. Amin", "Florentin Dartu", "Yehea I. Ismail"], "http://doi.ieeecomputersociety.org/10.1109/ICCAD.2003.1257625", 8, "iccad", 2003]], "Yehea I. Ismail": [0, ["Weibull Based Analytical Waveform Model", ["Chirayu S. Amin", "Florentin Dartu", "Yehea I. Ismail"], "http://doi.ieeecomputersociety.org/10.1109/ICCAD.2003.1257625", 8, "iccad", 2003]], "Masanori Hashimoto": [0, ["Equivalent Waveform Propagation for Static Timing Analysis", ["Masanori Hashimoto", "Yuji Yamada", "Hidetoshi Onodera"], "https://doi.org/10.1109/ICCAD.2003.1257627", 7, "iccad", 2003]], "Yuji Yamada": [0, ["Equivalent Waveform Propagation for Static Timing Analysis", ["Masanori Hashimoto", "Yuji Yamada", "Hidetoshi Onodera"], "https://doi.org/10.1109/ICCAD.2003.1257627", 7, "iccad", 2003]], "Hidetoshi Onodera": [0, ["Equivalent Waveform Propagation for Static Timing Analysis", ["Masanori Hashimoto", "Yuji Yamada", "Hidetoshi Onodera"], "https://doi.org/10.1109/ICCAD.2003.1257627", 7, "iccad", 2003], ["A Statistical Gate-Delay Model Considering Intra-Gate Variability", ["Ken-ichi Okada", "Kento Yamaoka", "Hidetoshi Onodera"], "http://doi.ieeecomputersociety.org/10.1109/ICCAD.2003.1257915", 6, "iccad", 2003]], "Rubil Ahmadi": [0, ["Timing Analysis in Presence of Power Supply and Ground Voltage Variations", ["Rubil Ahmadi", "Farid N. Najm"], "http://doi.ieeecomputersociety.org/10.1109/ICCAD.2003.1257628", 8, "iccad", 2003]], "Farid N. Najm": [0, ["Timing Analysis in Presence of Power Supply and Ground Voltage Variations", ["Rubil Ahmadi", "Farid N. Najm"], "http://doi.ieeecomputersociety.org/10.1109/ICCAD.2003.1257628", 8, "iccad", 2003], ["Statistical Verification of Power Grids Considering Process-Induced Leakage Current Variations", ["Imad A. Ferzli", "Farid N. Najm"], "http://doi.ieeecomputersociety.org/10.1109/ICCAD.2003.1257896", 8, "iccad", 2003]], "Sanjay Pant": [0, ["Vectorless Analysis of Supply Noise Induced Delay Variation", ["Sanjay Pant", "David T. Blaauw", "Vladimir Zolotov", "Savithri Sundareswaran", "Rajendran Panda"], "http://doi.ieeecomputersociety.org/10.1109/ICCAD.2003.1257629", 9, "iccad", 2003]], "Savithri Sundareswaran": [0, ["Vectorless Analysis of Supply Noise Induced Delay Variation", ["Sanjay Pant", "David T. Blaauw", "Vladimir Zolotov", "Savithri Sundareswaran", "Rajendran Panda"], "http://doi.ieeecomputersociety.org/10.1109/ICCAD.2003.1257629", 9, "iccad", 2003]], "Guilin Chen": [0, ["Array Composition and Decomposition for Optimizing Embedded Applications", ["Guilin Chen", "Mahmut T. Kandemir", "A. Nadgir", "Ugur Sezer"], "http://doi.ieeecomputersociety.org/10.1109/ICCAD.2003.1257632", 4, "iccad", 2003]], "A. Nadgir": [0, ["Array Composition and Decomposition for Optimizing Embedded Applications", ["Guilin Chen", "Mahmut T. Kandemir", "A. Nadgir", "Ugur Sezer"], "http://doi.ieeecomputersociety.org/10.1109/ICCAD.2003.1257632", 4, "iccad", 2003]], "Ugur Sezer": [0, ["Array Composition and Decomposition for Optimizing Embedded Applications", ["Guilin Chen", "Mahmut T. Kandemir", "A. Nadgir", "Ugur Sezer"], "http://doi.ieeecomputersociety.org/10.1109/ICCAD.2003.1257632", 4, "iccad", 2003]], "Junhyung Um": [0.9867995083332062, ["Code Placement with Selective Cache Activity Minimization for Embedded Real-time Software Design", ["Junhyung Um", "Taewhan Kim"], "http://doi.ieeecomputersociety.org/10.1109/ICCAD.2003.1257634", 4, "iccad", 2003]], "Taewhan Kim": [1, ["Code Placement with Selective Cache Activity Minimization for Embedded Real-time Software Design", ["Junhyung Um", "Taewhan Kim"], "http://doi.ieeecomputersociety.org/10.1109/ICCAD.2003.1257634", 4, "iccad", 2003]], "Jinfeng Liu": [0, ["Energy Optimization of Distributed Embedded Processors by Combined Data Compression and Functional Partitioning", ["Jinfeng Liu", "Pai H. Chou"], "https://doi.org/10.1109/ICCAD.2003.1257637", 8, "iccad", 2003]], "Pai H. Chou": [0, ["Energy Optimization of Distributed Embedded Processors by Combined Data Compression and Functional Partitioning", ["Jinfeng Liu", "Pai H. Chou"], "https://doi.org/10.1109/ICCAD.2003.1257637", 8, "iccad", 2003]], "Ying Zhang": [0, ["Energy-Aware Fault Tolerance in Fixed-Priority Real-Time Embedded Systems", ["Ying Zhang", "Krishnendu Chakrabarty", "Vishnu Swaminathan"], "http://doi.ieeecomputersociety.org/10.1109/ICCAD.2003.1257640", 6, "iccad", 2003]], "Chuan Lin": [0, ["Retiming for Wire Pipelining in System-On-Chip", ["Chuan Lin", "Hai Zhou"], "http://doi.ieeecomputersociety.org/10.1109/ICCAD.2003.1257645", 6, "iccad", 2003]], "Hai Zhou": [0, ["Retiming for Wire Pipelining in System-On-Chip", ["Chuan Lin", "Hai Zhou"], "http://doi.ieeecomputersociety.org/10.1109/ICCAD.2003.1257645", 6, "iccad", 2003]], "Chris C. N. Chu": [5.475138259436463e-10, ["Retiming with Interconnect and Gate Delay", ["Chris C. N. Chu", "Evangeline F. Y. Young", "Dennis K. Y. Tong", "Sampath Dechu"], "http://doi.ieeecomputersociety.org/10.1109/ICCAD.2003.1257648", 6, "iccad", 2003]], "Evangeline F. Y. Young": [0, ["Retiming with Interconnect and Gate Delay", ["Chris C. N. Chu", "Evangeline F. Y. Young", "Dennis K. Y. Tong", "Sampath Dechu"], "http://doi.ieeecomputersociety.org/10.1109/ICCAD.2003.1257648", 6, "iccad", 2003]], "Dennis K. Y. Tong": [0, ["Retiming with Interconnect and Gate Delay", ["Chris C. N. Chu", "Evangeline F. Y. Young", "Dennis K. Y. Tong", "Sampath Dechu"], "http://doi.ieeecomputersociety.org/10.1109/ICCAD.2003.1257648", 6, "iccad", 2003]], "Sampath Dechu": [0, ["Retiming with Interconnect and Gate Delay", ["Chris C. N. Chu", "Evangeline F. Y. Young", "Dennis K. Y. Tong", "Sampath Dechu"], "http://doi.ieeecomputersociety.org/10.1109/ICCAD.2003.1257648", 6, "iccad", 2003]], "Stephan Held": [0, ["Clock Scheduling and Clocktree Construction for High Performance ASICS", ["Stephan Held", "Bernhard Korte", "Jens Massberg", "Matthias Ringe", "Jens Vygen"], "http://doi.ieeecomputersociety.org/10.1109/ICCAD.2003.1257653", 9, "iccad", 2003]], "Bernhard Korte": [0, ["Clock Scheduling and Clocktree Construction for High Performance ASICS", ["Stephan Held", "Bernhard Korte", "Jens Massberg", "Matthias Ringe", "Jens Vygen"], "http://doi.ieeecomputersociety.org/10.1109/ICCAD.2003.1257653", 9, "iccad", 2003]], "Jens Massberg": [0, ["Clock Scheduling and Clocktree Construction for High Performance ASICS", ["Stephan Held", "Bernhard Korte", "Jens Massberg", "Matthias Ringe", "Jens Vygen"], "http://doi.ieeecomputersociety.org/10.1109/ICCAD.2003.1257653", 9, "iccad", 2003]], "Matthias Ringe": [0, ["Clock Scheduling and Clocktree Construction for High Performance ASICS", ["Stephan Held", "Bernhard Korte", "Jens Massberg", "Matthias Ringe", "Jens Vygen"], "http://doi.ieeecomputersociety.org/10.1109/ICCAD.2003.1257653", 9, "iccad", 2003]], "Jens Vygen": [0, ["Clock Scheduling and Clocktree Construction for High Performance ASICS", ["Stephan Held", "Bernhard Korte", "Jens Massberg", "Matthias Ringe", "Jens Vygen"], "http://doi.ieeecomputersociety.org/10.1109/ICCAD.2003.1257653", 9, "iccad", 2003]], "Guido Stehr": [0, ["Initial Sizing of Analog Integrated Circuits by Centering Within Topology-Given Implicit Specification", ["Guido Stehr", "Michael Pronath", "Frank Schenkel", "Helmut E. Graeb", "Kurt Antreich"], "http://doi.ieeecomputersociety.org/10.1109/ICCAD.2003.1257655", 6, "iccad", 2003]], "Michael Pronath": [0, ["Initial Sizing of Analog Integrated Circuits by Centering Within Topology-Given Implicit Specification", ["Guido Stehr", "Michael Pronath", "Frank Schenkel", "Helmut E. Graeb", "Kurt Antreich"], "http://doi.ieeecomputersociety.org/10.1109/ICCAD.2003.1257655", 6, "iccad", 2003]], "Frank Schenkel": [0, ["Initial Sizing of Analog Integrated Circuits by Centering Within Topology-Given Implicit Specification", ["Guido Stehr", "Michael Pronath", "Frank Schenkel", "Helmut E. Graeb", "Kurt Antreich"], "http://doi.ieeecomputersociety.org/10.1109/ICCAD.2003.1257655", 6, "iccad", 2003]], "Helmut E. Graeb": [0, ["Initial Sizing of Analog Integrated Circuits by Centering Within Topology-Given Implicit Specification", ["Guido Stehr", "Michael Pronath", "Frank Schenkel", "Helmut E. Graeb", "Kurt Antreich"], "http://doi.ieeecomputersociety.org/10.1109/ICCAD.2003.1257655", 6, "iccad", 2003]], "Kurt Antreich": [0, ["Initial Sizing of Analog Integrated Circuits by Centering Within Topology-Given Implicit Specification", ["Guido Stehr", "Michael Pronath", "Frank Schenkel", "Helmut E. Graeb", "Kurt Antreich"], "http://doi.ieeecomputersociety.org/10.1109/ICCAD.2003.1257655", 6, "iccad", 2003]], "Piet Vanassche": [0, ["A Generalized Method for Computing Oscillator Phase Noise Spectra", ["Piet Vanassche", "Georges G. E. Gielen", "Willy M. C. Sansen"], "http://doi.ieeecomputersociety.org/10.1109/ICCAD.2003.1257661", 4, "iccad", 2003]], "Georges G. E. Gielen": [0, ["A Generalized Method for Computing Oscillator Phase Noise Spectra", ["Piet Vanassche", "Georges G. E. Gielen", "Willy M. C. Sansen"], "http://doi.ieeecomputersociety.org/10.1109/ICCAD.2003.1257661", 4, "iccad", 2003]], "Willy M. C. Sansen": [0, ["A Generalized Method for Computing Oscillator Phase Noise Spectra", ["Piet Vanassche", "Georges G. E. Gielen", "Willy M. C. Sansen"], "http://doi.ieeecomputersociety.org/10.1109/ICCAD.2003.1257661", 4, "iccad", 2003]], "Fabrice Veerse": [0, ["Efficient Iterative Time Preconditioners for Harmonic Balance RF Circuit Simulation", ["Fabrice Veerse"], "http://doi.ieeecomputersociety.org/10.1109/ICCAD.2003.1257664", 5, "iccad", 2003]], "Dmitri Maslov": [0, ["Fredkin/Toffoli Templates for Reversible Logic Synthesis", ["Dmitri Maslov", "Gerhard W. Dueck", "D. Michael Miller"], "https://doi.org/10.1109/ICCAD.2003.1257667", 6, "iccad", 2003]], "Gerhard W. Dueck": [0, ["Fredkin/Toffoli Templates for Reversible Logic Synthesis", ["Dmitri Maslov", "Gerhard W. Dueck", "D. Michael Miller"], "https://doi.org/10.1109/ICCAD.2003.1257667", 6, "iccad", 2003]], "D. Michael Miller": [0, ["Fredkin/Toffoli Templates for Reversible Logic Synthesis", ["Dmitri Maslov", "Gerhard W. Dueck", "D. Michael Miller"], "https://doi.org/10.1109/ICCAD.2003.1257667", 6, "iccad", 2003]], "Sherief Reda": [0, ["Evaluation of Placement Techniques for DNA Probe Array Layout", ["Andrew B. Kahng", "Ion I. Mandoiu", "Sherief Reda", "Xu Xu", "Alexander Zelikovsky"], "http://doi.ieeecomputersociety.org/10.1109/ICCAD.2003.1257670", 8, "iccad", 2003]], "Xu Xu": [0, ["Evaluation of Placement Techniques for DNA Probe Array Layout", ["Andrew B. Kahng", "Ion I. Mandoiu", "Sherief Reda", "Xu Xu", "Alexander Zelikovsky"], "http://doi.ieeecomputersociety.org/10.1109/ICCAD.2003.1257670", 8, "iccad", 2003]], "Alexander Zelikovsky": [0, ["Evaluation of Placement Techniques for DNA Probe Array Layout", ["Andrew B. Kahng", "Ion I. Mandoiu", "Sherief Reda", "Xu Xu", "Alexander Zelikovsky"], "http://doi.ieeecomputersociety.org/10.1109/ICCAD.2003.1257670", 8, "iccad", 2003]], "S. K. De": [0, ["Physical And Reduced-Order Dynamic Analysis of MEMS", ["S. K. De", "Narayan R. Aluru"], "http://doi.ieeecomputersociety.org/10.1109/ICCAD.2003.1257674", 5, "iccad", 2003]], "Narayan R. Aluru": [0, ["Physical And Reduced-Order Dynamic Analysis of MEMS", ["S. K. De", "Narayan R. Aluru"], "http://doi.ieeecomputersociety.org/10.1109/ICCAD.2003.1257674", 5, "iccad", 2003]], "Claire Fang Fang": [0, ["Fast, Accurate Static Analysis for Fixed-Point Finite-Precision Effects in DSP Designs", ["Claire Fang Fang", "Rob A. Rutenbar", "Tsuhan Chen"], "http://doi.ieeecomputersociety.org/10.1109/ICCAD.2003.1257675", 8, "iccad", 2003]], "Rob A. Rutenbar": [0, ["Fast, Accurate Static Analysis for Fixed-Point Finite-Precision Effects in DSP Designs", ["Claire Fang Fang", "Rob A. Rutenbar", "Tsuhan Chen"], "http://doi.ieeecomputersociety.org/10.1109/ICCAD.2003.1257675", 8, "iccad", 2003]], "Tsuhan Chen": [0, ["Fast, Accurate Static Analysis for Fixed-Point Finite-Precision Effects in DSP Designs", ["Claire Fang Fang", "Rob A. Rutenbar", "Tsuhan Chen"], "http://doi.ieeecomputersociety.org/10.1109/ICCAD.2003.1257675", 8, "iccad", 2003]], "Fei Sun": [0.0004927521367790177, ["A Scalable Application-Specific Processor Synthesis Methodology", ["Fei Sun", "Srivaths Ravi", "Anand Raghunathan", "Niraj K. Jha"], "http://doi.ieeecomputersociety.org/10.1109/ICCAD.2003.1257678", 8, "iccad", 2003]], "Newton Cheung": [0, ["INSIDE: INstruction Selection/Identification & Design Exploration for Extensible Processors", ["Newton Cheung", "Sri Parameswaran", "Jorg Henkel"], "http://doi.ieeecomputersociety.org/10.1109/ICCAD.2003.1257681", 8, "iccad", 2003]], "Sri Parameswaran": [0, ["INSIDE: INstruction Selection/Identification & Design Exploration for Extensible Processors", ["Newton Cheung", "Sri Parameswaran", "Jorg Henkel"], "http://doi.ieeecomputersociety.org/10.1109/ICCAD.2003.1257681", 8, "iccad", 2003]], "Jorg Henkel": [0, ["INSIDE: INstruction Selection/Identification & Design Exploration for Extensible Processors", ["Newton Cheung", "Sri Parameswaran", "Jorg Henkel"], "http://doi.ieeecomputersociety.org/10.1109/ICCAD.2003.1257681", 8, "iccad", 2003], ["LRU-SEQ: A Novel Replacement Policy for Transition Energy Reduction in Instruction Caches", ["Praveen Kalla", "Xiaobo Sharon Hu", "Jorg Henkel"], "http://doi.ieeecomputersociety.org/10.1109/ICCAD.2003.1257860", 5, "iccad", 2003]], "Tony F. Chan": [0, ["An Enhanced Multilevel Algorithm for Circuit Placement", ["Tony F. Chan", "Jason Cong", "Tim Kong", "Joseph R. Shinnerl", "Kenton Sze"], "http://doi.ieeecomputersociety.org/10.1109/ICCAD.2003.1257683", 8, "iccad", 2003]], "Jason Cong": [0, ["An Enhanced Multilevel Algorithm for Circuit Placement", ["Tony F. Chan", "Jason Cong", "Tim Kong", "Joseph R. Shinnerl", "Kenton Sze"], "http://doi.ieeecomputersociety.org/10.1109/ICCAD.2003.1257683", 8, "iccad", 2003], ["Optimality and Stability Study of Timing-Driven Placement Algorithms", ["Jason Cong", "Michail Romesis", "Min Xie"], "http://doi.ieeecomputersociety.org/10.1109/ICCAD.2003.1257853", 8, "iccad", 2003], ["Gradual Relaxation Techniques with Applications to Behavioral Synthesis", ["Zhiru Zhang", "Yiping Fan", "Miodrag Potkonjak", "Jason Cong"], "http://doi.ieeecomputersociety.org/10.1109/ICCAD.2003.1257862", 7, "iccad", 2003], ["Architectural Synthesis Integrated with Global Placement for Multi-Cycle Communication", ["Jason Cong", "Yiping Fan", "Guoling Han", "Xun Yang", "Zhiru Zhang"], "https://doi.org/10.1109/ICCAD.2003.1257863", 8, "iccad", 2003], ["Large-Scale Circuit Placement: Gap and Promise", ["Jason Cong", "Tim Kong", "Joseph R. Shinnerl", "Min Xie", "Xin Yuan"], "http://doi.ieeecomputersociety.org/10.1109/ICCAD.2003.1257912", 8, "iccad", 2003]], "Tim Kong": [0.002096807467751205, ["An Enhanced Multilevel Algorithm for Circuit Placement", ["Tony F. Chan", "Jason Cong", "Tim Kong", "Joseph R. Shinnerl", "Kenton Sze"], "http://doi.ieeecomputersociety.org/10.1109/ICCAD.2003.1257683", 8, "iccad", 2003], ["Large-Scale Circuit Placement: Gap and Promise", ["Jason Cong", "Tim Kong", "Joseph R. Shinnerl", "Min Xie", "Xin Yuan"], "http://doi.ieeecomputersociety.org/10.1109/ICCAD.2003.1257912", 8, "iccad", 2003]], "Joseph R. Shinnerl": [0, ["An Enhanced Multilevel Algorithm for Circuit Placement", ["Tony F. Chan", "Jason Cong", "Tim Kong", "Joseph R. Shinnerl", "Kenton Sze"], "http://doi.ieeecomputersociety.org/10.1109/ICCAD.2003.1257683", 8, "iccad", 2003], ["Large-Scale Circuit Placement: Gap and Promise", ["Jason Cong", "Tim Kong", "Joseph R. Shinnerl", "Min Xie", "Xin Yuan"], "http://doi.ieeecomputersociety.org/10.1109/ICCAD.2003.1257912", 8, "iccad", 2003]], "Kenton Sze": [0, ["An Enhanced Multilevel Algorithm for Circuit Placement", ["Tony F. Chan", "Jason Cong", "Tim Kong", "Joseph R. Shinnerl", "Kenton Sze"], "http://doi.ieeecomputersociety.org/10.1109/ICCAD.2003.1257683", 8, "iccad", 2003]], "Ameya R. Agnihotri": [0, ["Fractional Cut: Improved Recursive Bisection Placement", ["Ameya R. Agnihotri", "Mehmet Can Yildiz", "Ateen Khatkhate", "Ajita Mathur", "Satoshi Ono", "Patrick H. Madden"], "https://doi.org/10.1109/ICCAD.2003.1257685", 4, "iccad", 2003]], "Mehmet Can Yildiz": [0, ["Fractional Cut: Improved Recursive Bisection Placement", ["Ameya R. Agnihotri", "Mehmet Can Yildiz", "Ateen Khatkhate", "Ajita Mathur", "Satoshi Ono", "Patrick H. Madden"], "https://doi.org/10.1109/ICCAD.2003.1257685", 4, "iccad", 2003]], "Ateen Khatkhate": [0, ["Fractional Cut: Improved Recursive Bisection Placement", ["Ameya R. Agnihotri", "Mehmet Can Yildiz", "Ateen Khatkhate", "Ajita Mathur", "Satoshi Ono", "Patrick H. Madden"], "https://doi.org/10.1109/ICCAD.2003.1257685", 4, "iccad", 2003]], "Ajita Mathur": [0, ["Fractional Cut: Improved Recursive Bisection Placement", ["Ameya R. Agnihotri", "Mehmet Can Yildiz", "Ateen Khatkhate", "Ajita Mathur", "Satoshi Ono", "Patrick H. Madden"], "https://doi.org/10.1109/ICCAD.2003.1257685", 4, "iccad", 2003]], "Satoshi Ono": [0, ["Fractional Cut: Improved Recursive Bisection Placement", ["Ameya R. Agnihotri", "Mehmet Can Yildiz", "Ateen Khatkhate", "Ajita Mathur", "Satoshi Ono", "Patrick H. Madden"], "https://doi.org/10.1109/ICCAD.2003.1257685", 4, "iccad", 2003]], "Patrick H. Madden": [0, ["Fractional Cut: Improved Recursive Bisection Placement", ["Ameya R. Agnihotri", "Mehmet Can Yildiz", "Ateen Khatkhate", "Ajita Mathur", "Satoshi Ono", "Patrick H. Madden"], "https://doi.org/10.1109/ICCAD.2003.1257685", 4, "iccad", 2003]], "Saurabh N. Adya": [0, ["On Whitespace and Stability in Mixed-Size Placement and Physical Synthesis", ["Saurabh N. Adya", "Igor L. Markov", "Paul Villarrubia"], "http://doi.ieeecomputersociety.org/10.1109/ICCAD.2003.1257687", 9, "iccad", 2003]], "Igor L. Markov": [0, ["On Whitespace and Stability in Mixed-Size Placement and Physical Synthesis", ["Saurabh N. Adya", "Igor L. Markov", "Paul Villarrubia"], "http://doi.ieeecomputersociety.org/10.1109/ICCAD.2003.1257687", 9, "iccad", 2003]], "Paul Villarrubia": [0, ["On Whitespace and Stability in Mixed-Size Placement and Physical Synthesis", ["Saurabh N. Adya", "Igor L. Markov", "Paul Villarrubia"], "http://doi.ieeecomputersociety.org/10.1109/ICCAD.2003.1257687", 9, "iccad", 2003]], "Madhu K. Iyer": [0, ["SATORI - A Fast Sequential SAT Engine for Circuits", ["Madhu K. Iyer", "Ganapathy Parthasarathy", "Kwang-Ting Cheng"], "http://doi.ieeecomputersociety.org/10.1109/ICCAD.2003.1257731", 6, "iccad", 2003]], "Ganapathy Parthasarathy": [0, ["SATORI - A Fast Sequential SAT Engine for Circuits", ["Madhu K. Iyer", "Ganapathy Parthasarathy", "Kwang-Ting Cheng"], "http://doi.ieeecomputersociety.org/10.1109/ICCAD.2003.1257731", 6, "iccad", 2003]], "Kwang-Ting Cheng": [0, ["SATORI - A Fast Sequential SAT Engine for Circuits", ["Madhu K. Iyer", "Ganapathy Parthasarathy", "Kwang-Ting Cheng"], "http://doi.ieeecomputersociety.org/10.1109/ICCAD.2003.1257731", 6, "iccad", 2003]], "Cong Liu": [0, ["CAMA: A Multi-Valued Satisfiability Solver", ["Cong Liu", "Andreas Kuehlmann", "Matthew W. Moskewicz"], "http://doi.ieeecomputersociety.org/10.1109/ICCAD.2003.1257732", 8, "iccad", 2003]], "Andreas Kuehlmann": [0, ["CAMA: A Multi-Valued Satisfiability Solver", ["Cong Liu", "Andreas Kuehlmann", "Matthew W. Moskewicz"], "http://doi.ieeecomputersociety.org/10.1109/ICCAD.2003.1257732", 8, "iccad", 2003], ["Multi-Domain Clock Skew Scheduling", ["Kaushik Ravindran", "Andreas Kuehlmann", "Ellen Sentovich"], "http://doi.ieeecomputersociety.org/10.1109/ICCAD.2003.1257900", 8, "iccad", 2003]], "Matthew W. Moskewicz": [0, ["CAMA: A Multi-Valued Satisfiability Solver", ["Cong Liu", "Andreas Kuehlmann", "Matthew W. Moskewicz"], "http://doi.ieeecomputersociety.org/10.1109/ICCAD.2003.1257732", 8, "iccad", 2003]], "Chao Wang": [0.37833376228809357, ["The Compositional Far Side of Image Computation", ["Chao Wang", "Gary D. Hachtel", "Fabio Somenzi"], "http://doi.ieeecomputersociety.org/10.1109/ICCAD.2003.1257733", 8, "iccad", 2003], ["Improving Ariadne\u00fds Bundle by Following Multiple Threads in Abstraction Refinement", ["Chao Wang", "Bing Li", "HoonSang Jin", "Gary D. Hachtel", "Fabio Somenzi"], "https://doi.org/10.1109/ICCAD.2003.1257810", 8, "iccad", 2003]], "Gary D. Hachtel": [0, ["The Compositional Far Side of Image Computation", ["Chao Wang", "Gary D. Hachtel", "Fabio Somenzi"], "http://doi.ieeecomputersociety.org/10.1109/ICCAD.2003.1257733", 8, "iccad", 2003], ["Improving Ariadne\u00fds Bundle by Following Multiple Threads in Abstraction Refinement", ["Chao Wang", "Bing Li", "HoonSang Jin", "Gary D. Hachtel", "Fabio Somenzi"], "https://doi.org/10.1109/ICCAD.2003.1257810", 8, "iccad", 2003]], "Fabio Somenzi": [0, ["The Compositional Far Side of Image Computation", ["Chao Wang", "Gary D. Hachtel", "Fabio Somenzi"], "http://doi.ieeecomputersociety.org/10.1109/ICCAD.2003.1257733", 8, "iccad", 2003], ["Improving Ariadne\u00fds Bundle by Following Multiple Threads in Abstraction Refinement", ["Chao Wang", "Bing Li", "HoonSang Jin", "Gary D. Hachtel", "Fabio Somenzi"], "https://doi.org/10.1109/ICCAD.2003.1257810", 8, "iccad", 2003]], "Arijit Ghosh": [0, ["Cache Optimization For Embedded Processor Cores: An Analytical Approach", ["Arijit Ghosh", "Tony Givargis"], "http://doi.ieeecomputersociety.org/10.1109/ICCAD.2003.1257734", 6, "iccad", 2003]], "Tony Givargis": [0, ["Cache Optimization For Embedded Processor Cores: An Analytical Approach", ["Arijit Ghosh", "Tony Givargis"], "http://doi.ieeecomputersociety.org/10.1109/ICCAD.2003.1257734", 6, "iccad", 2003]], "Diana Marculescu": [0, ["Fault-Tolerant Techniques for Ambient Intelligent Distributed Systems", ["Diana Marculescu", "Nicholas H. Zamora", "Phillip Stanley-Marbell", "Radu Marculescu"], "http://doi.ieeecomputersociety.org/10.1109/ICCAD.2003.1257742", 8, "iccad", 2003], ["Dynamic Fault-Tolerance and Metrics for Battery Powered, Failure-Prone Systems", ["Phillip Stanley-Marbell", "Diana Marculescu"], "http://doi.ieeecomputersociety.org/10.1109/ICCAD.2003.1257877", 8, "iccad", 2003]], "Nicholas H. Zamora": [0, ["Fault-Tolerant Techniques for Ambient Intelligent Distributed Systems", ["Diana Marculescu", "Nicholas H. Zamora", "Phillip Stanley-Marbell", "Radu Marculescu"], "http://doi.ieeecomputersociety.org/10.1109/ICCAD.2003.1257742", 8, "iccad", 2003]], "Phillip Stanley-Marbell": [0, ["Fault-Tolerant Techniques for Ambient Intelligent Distributed Systems", ["Diana Marculescu", "Nicholas H. Zamora", "Phillip Stanley-Marbell", "Radu Marculescu"], "http://doi.ieeecomputersociety.org/10.1109/ICCAD.2003.1257742", 8, "iccad", 2003], ["Dynamic Fault-Tolerance and Metrics for Battery Powered, Failure-Prone Systems", ["Phillip Stanley-Marbell", "Diana Marculescu"], "http://doi.ieeecomputersociety.org/10.1109/ICCAD.2003.1257877", 8, "iccad", 2003]], "Radu Marculescu": [0, ["Fault-Tolerant Techniques for Ambient Intelligent Distributed Systems", ["Diana Marculescu", "Nicholas H. Zamora", "Phillip Stanley-Marbell", "Radu Marculescu"], "http://doi.ieeecomputersociety.org/10.1109/ICCAD.2003.1257742", 8, "iccad", 2003], ["Communication-Aware Task Scheduling and Voltage Selection for Total Systems Energy Minimization", ["Girish Varatkar", "Radu Marculescu"], "http://doi.ieeecomputersociety.org/10.1109/ICCAD.2003.1257859", 8, "iccad", 2003]], "Rami Beidas": [0, ["Performance Efficiency of Context-Flow System-on-Chip Platform", ["Rami Beidas", "Jianwen Zhu"], "http://doi.ieeecomputersociety.org/10.1109/ICCAD.2003.1257744", 7, "iccad", 2003]], "Jianwen Zhu": [0, ["Performance Efficiency of Context-Flow System-on-Chip Platform", ["Rami Beidas", "Jianwen Zhu"], "http://doi.ieeecomputersociety.org/10.1109/ICCAD.2003.1257744", 7, "iccad", 2003]], "Won Namgoong": [0.008895567152649164, ["Amplification of Ultrawideband Signals", ["Won Namgoong", "Jongrit Lerdworatawee"], "http://doi.ieeecomputersociety.org/10.1109/ICCAD.2003.1257802", 4, "iccad", 2003]], "Jongrit Lerdworatawee": [0, ["Amplification of Ultrawideband Signals", ["Won Namgoong", "Jongrit Lerdworatawee"], "http://doi.ieeecomputersociety.org/10.1109/ICCAD.2003.1257802", 4, "iccad", 2003]], "Mohammad Taherzadeh-Sani": [0, ["A Statistical Approach to Estimate the Dynamic Non-Linearity Parameters of Pipeline ADCs", ["Mohammad Taherzadeh-Sani", "Reza Lotfi", "Omid Shoaei"], "http://doi.ieeecomputersociety.org/10.1109/ICCAD.2003.1257803", 4, "iccad", 2003], ["Systematic Design for Power Minimization of Pipelined Analog-to-Digital Converters", ["Reza Lotfi", "Mohammad Taherzadeh-Sani", "M. Yaser Azizi", "Omid Shoaei"], "http://doi.ieeecomputersociety.org/10.1109/ICCAD.2003.1257804", 4, "iccad", 2003]], "Reza Lotfi": [0, ["A Statistical Approach to Estimate the Dynamic Non-Linearity Parameters of Pipeline ADCs", ["Mohammad Taherzadeh-Sani", "Reza Lotfi", "Omid Shoaei"], "http://doi.ieeecomputersociety.org/10.1109/ICCAD.2003.1257803", 4, "iccad", 2003], ["Systematic Design for Power Minimization of Pipelined Analog-to-Digital Converters", ["Reza Lotfi", "Mohammad Taherzadeh-Sani", "M. Yaser Azizi", "Omid Shoaei"], "http://doi.ieeecomputersociety.org/10.1109/ICCAD.2003.1257804", 4, "iccad", 2003]], "Omid Shoaei": [0, ["A Statistical Approach to Estimate the Dynamic Non-Linearity Parameters of Pipeline ADCs", ["Mohammad Taherzadeh-Sani", "Reza Lotfi", "Omid Shoaei"], "http://doi.ieeecomputersociety.org/10.1109/ICCAD.2003.1257803", 4, "iccad", 2003], ["Systematic Design for Power Minimization of Pipelined Analog-to-Digital Converters", ["Reza Lotfi", "Mohammad Taherzadeh-Sani", "M. Yaser Azizi", "Omid Shoaei"], "http://doi.ieeecomputersociety.org/10.1109/ICCAD.2003.1257804", 4, "iccad", 2003]], "M. Yaser Azizi": [0, ["Systematic Design for Power Minimization of Pipelined Analog-to-Digital Converters", ["Reza Lotfi", "Mohammad Taherzadeh-Sani", "M. Yaser Azizi", "Omid Shoaei"], "http://doi.ieeecomputersociety.org/10.1109/ICCAD.2003.1257804", 4, "iccad", 2003]], "Dean Liu": [0, ["A Framework for Designing Reusable Analog Circuits", ["Dean Liu", "Stefanos Sidiropoulos", "Mark Horowitz"], "https://doi.org/10.1109/ICCAD.2003.1257805", 7, "iccad", 2003]], "Stefanos Sidiropoulos": [0, ["A Framework for Designing Reusable Analog Circuits", ["Dean Liu", "Stefanos Sidiropoulos", "Mark Horowitz"], "https://doi.org/10.1109/ICCAD.2003.1257805", 7, "iccad", 2003]], "Mark Horowitz": [0, ["A Framework for Designing Reusable Analog Circuits", ["Dean Liu", "Stefanos Sidiropoulos", "Mark Horowitz"], "https://doi.org/10.1109/ICCAD.2003.1257805", 7, "iccad", 2003]], "Tsung-Yi Ho": [0, ["A Fast Crosstalk- and Performance-Driven Multilevel Routing System", ["Tsung-Yi Ho", "Yao-Wen Chang", "Sao-Jie Chen", "D. T. Lee"], "http://doi.ieeecomputersociety.org/10.1109/ICCAD.2003.1257806", 6, "iccad", 2003]], "Yao-Wen Chang": [4.2530515109717726e-08, ["A Fast Crosstalk- and Performance-Driven Multilevel Routing System", ["Tsung-Yi Ho", "Yao-Wen Chang", "Sao-Jie Chen", "D. T. Lee"], "http://doi.ieeecomputersociety.org/10.1109/ICCAD.2003.1257806", 6, "iccad", 2003]], "Sao-Jie Chen": [0, ["A Fast Crosstalk- and Performance-Driven Multilevel Routing System", ["Tsung-Yi Ho", "Yao-Wen Chang", "Sao-Jie Chen", "D. T. Lee"], "http://doi.ieeecomputersociety.org/10.1109/ICCAD.2003.1257806", 6, "iccad", 2003]], "D. T. Lee": [0.5, ["A Fast Crosstalk- and Performance-Driven Multilevel Routing System", ["Tsung-Yi Ho", "Yao-Wen Chang", "Sao-Jie Chen", "D. T. Lee"], "http://doi.ieeecomputersociety.org/10.1109/ICCAD.2003.1257806", 6, "iccad", 2003]], "Seokjin Lee": [0.9997813552618027, ["A Min-Cost Flow Based Detailed Router for FPGAs", ["Seokjin Lee", "Yongseok Cheon", "Martin D. F. Wong"], "http://doi.ieeecomputersociety.org/10.1109/ICCAD.2003.1257807", 6, "iccad", 2003], ["Stable Multiway Circuit Partitioning for ECO", ["Yongseok Cheon", "Seokjin Lee", "Martin D. F. Wong"], "http://doi.ieeecomputersociety.org/10.1109/ICCAD.2003.1257888", 8, "iccad", 2003]], "Yongseok Cheon": [0.5, ["A Min-Cost Flow Based Detailed Router for FPGAs", ["Seokjin Lee", "Yongseok Cheon", "Martin D. F. Wong"], "http://doi.ieeecomputersociety.org/10.1109/ICCAD.2003.1257807", 6, "iccad", 2003], ["Stable Multiway Circuit Partitioning for ECO", ["Yongseok Cheon", "Seokjin Lee", "Martin D. F. Wong"], "http://doi.ieeecomputersociety.org/10.1109/ICCAD.2003.1257888", 8, "iccad", 2003]], "Muhammet Mustafa Ozdal": [0, ["Length-Matching Routing for High-Speed Printed Circuit Boards", ["Muhammet Mustafa Ozdal", "Martin D. F. Wong"], "http://doi.ieeecomputersociety.org/10.1109/ICCAD.2003.1257808", 7, "iccad", 2003]], "Anand Rajaram": [0, ["Analytical Bound for Unwanted Clock Skew due to Wire Width Variation", ["Anand Rajaram", "Bing Lu", "Wei Guo", "Rabi N. Mahapatra", "Jiang Hu"], "http://doi.ieeecomputersociety.org/10.1109/ICCAD.2003.1257809", 7, "iccad", 2003]], "Bing Lu": [0, ["Analytical Bound for Unwanted Clock Skew due to Wire Width Variation", ["Anand Rajaram", "Bing Lu", "Wei Guo", "Rabi N. Mahapatra", "Jiang Hu"], "http://doi.ieeecomputersociety.org/10.1109/ICCAD.2003.1257809", 7, "iccad", 2003]], "Wei Guo": [0, ["Analytical Bound for Unwanted Clock Skew due to Wire Width Variation", ["Anand Rajaram", "Bing Lu", "Wei Guo", "Rabi N. Mahapatra", "Jiang Hu"], "http://doi.ieeecomputersociety.org/10.1109/ICCAD.2003.1257809", 7, "iccad", 2003]], "Rabi N. Mahapatra": [0, ["Analytical Bound for Unwanted Clock Skew due to Wire Width Variation", ["Anand Rajaram", "Bing Lu", "Wei Guo", "Rabi N. Mahapatra", "Jiang Hu"], "http://doi.ieeecomputersociety.org/10.1109/ICCAD.2003.1257809", 7, "iccad", 2003]], "Jiang Hu": [0, ["Analytical Bound for Unwanted Clock Skew due to Wire Width Variation", ["Anand Rajaram", "Bing Lu", "Wei Guo", "Rabi N. Mahapatra", "Jiang Hu"], "http://doi.ieeecomputersociety.org/10.1109/ICCAD.2003.1257809", 7, "iccad", 2003]], "Bing Li": [0, ["Improving Ariadne\u00fds Bundle by Following Multiple Threads in Abstraction Refinement", ["Chao Wang", "Bing Li", "HoonSang Jin", "Gary D. Hachtel", "Fabio Somenzi"], "https://doi.org/10.1109/ICCAD.2003.1257810", 8, "iccad", 2003]], "HoonSang Jin": [0.9982872307300568, ["Improving Ariadne\u00fds Bundle by Following Multiple Threads in Abstraction Refinement", ["Chao Wang", "Bing Li", "HoonSang Jin", "Gary D. Hachtel", "Fabio Somenzi"], "https://doi.org/10.1109/ICCAD.2003.1257810", 8, "iccad", 2003]], "Aarti Gupta": [0, ["Iterative Abstraction using SAT-based BMC with Proof Analysis", ["Aarti Gupta", "Malay K. Ganai", "Zijiang Yang", "Pranav Ashar"], "https://doi.org/10.1109/ICCAD.2003.1257811", 8, "iccad", 2003]], "Malay K. Ganai": [0, ["Iterative Abstraction using SAT-based BMC with Proof Analysis", ["Aarti Gupta", "Malay K. Ganai", "Zijiang Yang", "Pranav Ashar"], "https://doi.org/10.1109/ICCAD.2003.1257811", 8, "iccad", 2003]], "Zijiang Yang": [2.969897328064519e-09, ["Iterative Abstraction using SAT-based BMC with Proof Analysis", ["Aarti Gupta", "Malay K. Ganai", "Zijiang Yang", "Pranav Ashar"], "https://doi.org/10.1109/ICCAD.2003.1257811", 8, "iccad", 2003]], "Pranav Ashar": [0, ["Iterative Abstraction using SAT-based BMC with Proof Analysis", ["Aarti Gupta", "Malay K. Ganai", "Zijiang Yang", "Pranav Ashar"], "https://doi.org/10.1109/ICCAD.2003.1257811", 8, "iccad", 2003]], "Curtis A. Nelson": [0, ["Efficient Verification of Hazard-Freedom in Gate-Level Timed Asynchronous Circuits", ["Curtis A. Nelson", "Chris J. Myers", "Tomohiro Yoneda"], "http://doi.ieeecomputersociety.org/10.1109/ICCAD.2003.1257812", 9, "iccad", 2003]], "Chris J. Myers": [0, ["Efficient Verification of Hazard-Freedom in Gate-Level Timed Asynchronous Circuits", ["Curtis A. Nelson", "Chris J. Myers", "Tomohiro Yoneda"], "http://doi.ieeecomputersociety.org/10.1109/ICCAD.2003.1257812", 9, "iccad", 2003]], "Tomohiro Yoneda": [0, ["Efficient Verification of Hazard-Freedom in Gate-Level Timed Asynchronous Circuits", ["Curtis A. Nelson", "Chris J. Myers", "Tomohiro Yoneda"], "http://doi.ieeecomputersociety.org/10.1109/ICCAD.2003.1257812", 9, "iccad", 2003]], "Gerard Berry": [0, ["System Level Design and Verification Using a Synchronous Language", ["Gerard Berry", "Michael Kishinevsky", "Satnam Singh"], "http://doi.ieeecomputersociety.org/10.1109/ICCAD.2003.1257813", 8, "iccad", 2003]], "Michael Kishinevsky": [0, ["System Level Design and Verification Using a Synchronous Language", ["Gerard Berry", "Michael Kishinevsky", "Satnam Singh"], "http://doi.ieeecomputersociety.org/10.1109/ICCAD.2003.1257813", 8, "iccad", 2003]], "Satnam Singh": [0, ["System Level Design and Verification Using a Synchronous Language", ["Gerard Berry", "Michael Kishinevsky", "Satnam Singh"], "http://doi.ieeecomputersociety.org/10.1109/ICCAD.2003.1257813", 8, "iccad", 2003]], "Alper Demir": [0, ["Noise Analysis for Optical Fiber Communication Systems", ["Alper Demir"], "http://doi.ieeecomputersociety.org/10.1109/ICCAD.2003.1257814", 5, "iccad", 2003]], "Joel R. Phillips": [0, ["Analog Macromodeling using Kernel Methods", ["Joel R. Phillips", "Joao Afonso", "Arlindo L. Oliveira", "Luis Miguel Silveira"], "http://doi.ieeecomputersociety.org/10.1109/ICCAD.2003.1257815", 8, "iccad", 2003]], "Joao Afonso": [0, ["Analog Macromodeling using Kernel Methods", ["Joel R. Phillips", "Joao Afonso", "Arlindo L. Oliveira", "Luis Miguel Silveira"], "http://doi.ieeecomputersociety.org/10.1109/ICCAD.2003.1257815", 8, "iccad", 2003]], "Arlindo L. Oliveira": [0, ["Analog Macromodeling using Kernel Methods", ["Joel R. Phillips", "Joao Afonso", "Arlindo L. Oliveira", "Luis Miguel Silveira"], "http://doi.ieeecomputersociety.org/10.1109/ICCAD.2003.1257815", 8, "iccad", 2003]], "Luis Miguel Silveira": [0, ["Analog Macromodeling using Kernel Methods", ["Joel R. Phillips", "Joao Afonso", "Arlindo L. Oliveira", "Luis Miguel Silveira"], "http://doi.ieeecomputersociety.org/10.1109/ICCAD.2003.1257815", 8, "iccad", 2003]], "Peng Li": [0, ["A Hybrid Approach to Nonlinear Macromodel Generation for Time-Varying Analog Circuits", ["Peng Li", "Xin Li", "Yang Xu", "Lawrence T. Pileggi"], "http://doi.ieeecomputersociety.org/10.1109/ICCAD.2003.1257816", 9, "iccad", 2003]], "Xin Li": [0, ["A Hybrid Approach to Nonlinear Macromodel Generation for Time-Varying Analog Circuits", ["Peng Li", "Xin Li", "Yang Xu", "Lawrence T. Pileggi"], "http://doi.ieeecomputersociety.org/10.1109/ICCAD.2003.1257816", 9, "iccad", 2003]], "Yang Xu": [0, ["A Hybrid Approach to Nonlinear Macromodel Generation for Time-Varying Analog Circuits", ["Peng Li", "Xin Li", "Yang Xu", "Lawrence T. Pileggi"], "http://doi.ieeecomputersociety.org/10.1109/ICCAD.2003.1257816", 9, "iccad", 2003]], "Lawrence T. Pileggi": [0, ["A Hybrid Approach to Nonlinear Macromodel Generation for Time-Varying Analog Circuits", ["Peng Li", "Xin Li", "Yang Xu", "Lawrence T. Pileggi"], "http://doi.ieeecomputersociety.org/10.1109/ICCAD.2003.1257816", 9, "iccad", 2003], ["Circuit Simulation of Nanotechnology Devices with Non-monotonic I-V Characteristics", ["Jiayong Le", "Lawrence T. Pileggi", "Anirudh Devgan"], "http://doi.ieeecomputersociety.org/10.1109/ICCAD.2003.1257856", 6, "iccad", 2003]], "Wonjoon Choi": [0.9963349848985672, ["Incremental Placement for Timing Optimization", ["Wonjoon Choi", "Kia Bazargan"], "http://doi.ieeecomputersociety.org/10.1109/ICCAD.2003.1257851", 4, "iccad", 2003]], "Huaiyu Xu": [0, ["A Trade-off Oriented Placement Tool", ["Huaiyu Xu", "Maogang Wang", "Bo-Kyung Choi", "Majid Sarrafzadeh"], "http://doi.ieeecomputersociety.org/10.1109/ICCAD.2003.1257852", 5, "iccad", 2003]], "Maogang Wang": [0.02582751028239727, ["A Trade-off Oriented Placement Tool", ["Huaiyu Xu", "Maogang Wang", "Bo-Kyung Choi", "Majid Sarrafzadeh"], "http://doi.ieeecomputersociety.org/10.1109/ICCAD.2003.1257852", 5, "iccad", 2003], ["Multi-Million Gate FPGA Physical Design Challenges", ["Maogang Wang", "Abhishek Ranjan", "Salil Raje"], "http://doi.ieeecomputersociety.org/10.1109/ICCAD.2003.1257913", 9, "iccad", 2003]], "Michail Romesis": [0, ["Optimality and Stability Study of Timing-Driven Placement Algorithms", ["Jason Cong", "Michail Romesis", "Min Xie"], "http://doi.ieeecomputersociety.org/10.1109/ICCAD.2003.1257853", 8, "iccad", 2003]], "Min Xie": [0, ["Optimality and Stability Study of Timing-Driven Placement Algorithms", ["Jason Cong", "Michail Romesis", "Min Xie"], "http://doi.ieeecomputersociety.org/10.1109/ICCAD.2003.1257853", 8, "iccad", 2003], ["Large-Scale Circuit Placement: Gap and Promise", ["Jason Cong", "Tim Kong", "Joseph R. Shinnerl", "Min Xie", "Xin Yuan"], "http://doi.ieeecomputersociety.org/10.1109/ICCAD.2003.1257912", 8, "iccad", 2003]], "R. Iris Bahar": [0, ["A Probabilistic-Based Design Methodology for Nanoscale Computation", ["R. Iris Bahar", "Joseph L. Mundy", "Jie Chen"], "http://doi.ieeecomputersociety.org/10.1109/ICCAD.2003.1257854", 7, "iccad", 2003]], "Joseph L. Mundy": [0, ["A Probabilistic-Based Design Methodology for Nanoscale Computation", ["R. Iris Bahar", "Joseph L. Mundy", "Jie Chen"], "http://doi.ieeecomputersociety.org/10.1109/ICCAD.2003.1257854", 7, "iccad", 2003]], "Jie Chen": [0, ["A Probabilistic-Based Design Methodology for Nanoscale Computation", ["R. Iris Bahar", "Joseph L. Mundy", "Jie Chen"], "http://doi.ieeecomputersociety.org/10.1109/ICCAD.2003.1257854", 7, "iccad", 2003]], "Arijit Raychowdhury": [0, ["Modeling of Ballistic Carbon Nanotube Field Effect Transistors for Efficient Circuit Simulation", ["Arijit Raychowdhury", "Saibal Mukhopadhyay", "Kaushik Roy"], "http://doi.ieeecomputersociety.org/10.1109/ICCAD.2003.1257855", 4, "iccad", 2003]], "Saibal Mukhopadhyay": [0, ["Modeling of Ballistic Carbon Nanotube Field Effect Transistors for Efficient Circuit Simulation", ["Arijit Raychowdhury", "Saibal Mukhopadhyay", "Kaushik Roy"], "http://doi.ieeecomputersociety.org/10.1109/ICCAD.2003.1257855", 4, "iccad", 2003]], "Kaushik Roy": [0, ["Modeling of Ballistic Carbon Nanotube Field Effect Transistors for Efficient Circuit Simulation", ["Arijit Raychowdhury", "Saibal Mukhopadhyay", "Kaushik Roy"], "http://doi.ieeecomputersociety.org/10.1109/ICCAD.2003.1257855", 4, "iccad", 2003]], "Jiayong Le": [0, ["Circuit Simulation of Nanotechnology Devices with Non-monotonic I-V Characteristics", ["Jiayong Le", "Lawrence T. Pileggi", "Anirudh Devgan"], "http://doi.ieeecomputersociety.org/10.1109/ICCAD.2003.1257856", 6, "iccad", 2003]], "Anirudh Devgan": [0, ["Circuit Simulation of Nanotechnology Devices with Non-monotonic I-V Characteristics", ["Jiayong Le", "Lawrence T. Pileggi", "Anirudh Devgan"], "http://doi.ieeecomputersociety.org/10.1109/ICCAD.2003.1257856", 6, "iccad", 2003], ["Block-based Static Timing Analysis with Uncertainty", ["Anirudh Devgan", "Chandramouli V. Kashyap"], "http://doi.ieeecomputersociety.org/10.1109/ICCAD.2003.1257873", 8, "iccad", 2003]], "Santanu Mahapatra": [0, ["A CAD Framework for Co-Design and Analysis of CMOS-SET Hybrid Integrated Circuits", ["Santanu Mahapatra", "Kaustav Banerjee", "Florent Pegeon", "Adrian M. Ionescu"], "http://doi.ieeecomputersociety.org/10.1109/ICCAD.2003.1257857", 7, "iccad", 2003]], "Kaustav Banerjee": [0, ["A CAD Framework for Co-Design and Analysis of CMOS-SET Hybrid Integrated Circuits", ["Santanu Mahapatra", "Kaustav Banerjee", "Florent Pegeon", "Adrian M. Ionescu"], "http://doi.ieeecomputersociety.org/10.1109/ICCAD.2003.1257857", 7, "iccad", 2003]], "Florent Pegeon": [0, ["A CAD Framework for Co-Design and Analysis of CMOS-SET Hybrid Integrated Circuits", ["Santanu Mahapatra", "Kaustav Banerjee", "Florent Pegeon", "Adrian M. Ionescu"], "http://doi.ieeecomputersociety.org/10.1109/ICCAD.2003.1257857", 7, "iccad", 2003]], "Adrian M. Ionescu": [0, ["A CAD Framework for Co-Design and Analysis of CMOS-SET Hybrid Integrated Circuits", ["Santanu Mahapatra", "Kaustav Banerjee", "Florent Pegeon", "Adrian M. Ionescu"], "http://doi.ieeecomputersociety.org/10.1109/ICCAD.2003.1257857", 7, "iccad", 2003]], "Ali Iranli": [0, ["A Game Theoretic Approach to Dynamic Energy Minimization in Wireless Transceivers", ["Ali Iranli", "Hanif Fatemi", "Massoud Pedram"], "http://doi.ieeecomputersociety.org/10.1109/ICCAD.2003.1257858", 6, "iccad", 2003]], "Hanif Fatemi": [0, ["A Game Theoretic Approach to Dynamic Energy Minimization in Wireless Transceivers", ["Ali Iranli", "Hanif Fatemi", "Massoud Pedram"], "http://doi.ieeecomputersociety.org/10.1109/ICCAD.2003.1257858", 6, "iccad", 2003]], "Massoud Pedram": [0, ["A Game Theoretic Approach to Dynamic Energy Minimization in Wireless Transceivers", ["Ali Iranli", "Hanif Fatemi", "Massoud Pedram"], "http://doi.ieeecomputersociety.org/10.1109/ICCAD.2003.1257858", 6, "iccad", 2003]], "Girish Varatkar": [0, ["Communication-Aware Task Scheduling and Voltage Selection for Total Systems Energy Minimization", ["Girish Varatkar", "Radu Marculescu"], "http://doi.ieeecomputersociety.org/10.1109/ICCAD.2003.1257859", 8, "iccad", 2003]], "Praveen Kalla": [0, ["LRU-SEQ: A Novel Replacement Policy for Transition Energy Reduction in Instruction Caches", ["Praveen Kalla", "Xiaobo Sharon Hu", "Jorg Henkel"], "http://doi.ieeecomputersociety.org/10.1109/ICCAD.2003.1257860", 5, "iccad", 2003]], "Xiaobo Sharon Hu": [0, ["LRU-SEQ: A Novel Replacement Policy for Transition Energy Reduction in Instruction Caches", ["Praveen Kalla", "Xiaobo Sharon Hu", "Jorg Henkel"], "http://doi.ieeecomputersociety.org/10.1109/ICCAD.2003.1257860", 5, "iccad", 2003]], "Peter Petrov": [0, ["Compiler-Based Register Name Adjustment for Low-Power Embedded Processors", ["Peter Petrov", "Alex Orailoglu"], "http://doi.ieeecomputersociety.org/10.1109/ICCAD.2003.1257861", 6, "iccad", 2003]], "Zhiru Zhang": [0, ["Gradual Relaxation Techniques with Applications to Behavioral Synthesis", ["Zhiru Zhang", "Yiping Fan", "Miodrag Potkonjak", "Jason Cong"], "http://doi.ieeecomputersociety.org/10.1109/ICCAD.2003.1257862", 7, "iccad", 2003], ["Architectural Synthesis Integrated with Global Placement for Multi-Cycle Communication", ["Jason Cong", "Yiping Fan", "Guoling Han", "Xun Yang", "Zhiru Zhang"], "https://doi.org/10.1109/ICCAD.2003.1257863", 8, "iccad", 2003]], "Yiping Fan": [0, ["Gradual Relaxation Techniques with Applications to Behavioral Synthesis", ["Zhiru Zhang", "Yiping Fan", "Miodrag Potkonjak", "Jason Cong"], "http://doi.ieeecomputersociety.org/10.1109/ICCAD.2003.1257862", 7, "iccad", 2003], ["Architectural Synthesis Integrated with Global Placement for Multi-Cycle Communication", ["Jason Cong", "Yiping Fan", "Guoling Han", "Xun Yang", "Zhiru Zhang"], "https://doi.org/10.1109/ICCAD.2003.1257863", 8, "iccad", 2003]], "Miodrag Potkonjak": [0, ["Gradual Relaxation Techniques with Applications to Behavioral Synthesis", ["Zhiru Zhang", "Yiping Fan", "Miodrag Potkonjak", "Jason Cong"], "http://doi.ieeecomputersociety.org/10.1109/ICCAD.2003.1257862", 7, "iccad", 2003]], "Guoling Han": [2.3536690463288323e-07, ["Architectural Synthesis Integrated with Global Placement for Multi-Cycle Communication", ["Jason Cong", "Yiping Fan", "Guoling Han", "Xun Yang", "Zhiru Zhang"], "https://doi.org/10.1109/ICCAD.2003.1257863", 8, "iccad", 2003]], "Xun Yang": [0.00020626167679438367, ["Architectural Synthesis Integrated with Global Placement for Multi-Cycle Communication", ["Jason Cong", "Yiping Fan", "Guoling Han", "Xun Yang", "Zhiru Zhang"], "https://doi.org/10.1109/ICCAD.2003.1257863", 8, "iccad", 2003]], "Ansgar Stammermann": [0, ["Binding, Allocation and Floorplanning in Low Power High-Level Synthesis", ["Ansgar Stammermann", "Domenik Helms", "Milan Schulte", "Arne Schulz", "Wolfgang Nebel"], "http://doi.ieeecomputersociety.org/10.1109/ICCAD.2003.1257864", 7, "iccad", 2003]], "Domenik Helms": [0, ["Binding, Allocation and Floorplanning in Low Power High-Level Synthesis", ["Ansgar Stammermann", "Domenik Helms", "Milan Schulte", "Arne Schulz", "Wolfgang Nebel"], "http://doi.ieeecomputersociety.org/10.1109/ICCAD.2003.1257864", 7, "iccad", 2003]], "Milan Schulte": [0, ["Binding, Allocation and Floorplanning in Low Power High-Level Synthesis", ["Ansgar Stammermann", "Domenik Helms", "Milan Schulte", "Arne Schulz", "Wolfgang Nebel"], "http://doi.ieeecomputersociety.org/10.1109/ICCAD.2003.1257864", 7, "iccad", 2003]], "Arne Schulz": [0, ["Binding, Allocation and Floorplanning in Low Power High-Level Synthesis", ["Ansgar Stammermann", "Domenik Helms", "Milan Schulte", "Arne Schulz", "Wolfgang Nebel"], "http://doi.ieeecomputersociety.org/10.1109/ICCAD.2003.1257864", 7, "iccad", 2003]], "Wolfgang Nebel": [0, ["Binding, Allocation and Floorplanning in Low Power High-Level Synthesis", ["Ansgar Stammermann", "Domenik Helms", "Milan Schulte", "Arne Schulz", "Wolfgang Nebel"], "http://doi.ieeecomputersociety.org/10.1109/ICCAD.2003.1257864", 7, "iccad", 2003]], "Pallav Gupta": [0, ["A High-level Interconnect Power Model for Design Space Exploration", ["Pallav Gupta", "Lin Zhong", "Niraj K. Jha"], "http://doi.ieeecomputersociety.org/10.1109/ICCAD.2003.1257865", 9, "iccad", 2003]], "Lin Zhong": [0, ["A High-level Interconnect Power Model for Design Space Exploration", ["Pallav Gupta", "Lin Zhong", "Niraj K. Jha"], "http://doi.ieeecomputersociety.org/10.1109/ICCAD.2003.1257865", 9, "iccad", 2003]], "Vishal Khandelwal": [0, ["A Probabilistic Approach to Buffer Insertion", ["Vishal Khandelwal", "Azadeh Davoodi", "Akash Nanavati", "Ankur Srivastava"], "http://doi.ieeecomputersociety.org/10.1109/ICCAD.2003.1257866", 8, "iccad", 2003]], "Azadeh Davoodi": [0, ["A Probabilistic Approach to Buffer Insertion", ["Vishal Khandelwal", "Azadeh Davoodi", "Akash Nanavati", "Ankur Srivastava"], "http://doi.ieeecomputersociety.org/10.1109/ICCAD.2003.1257866", 8, "iccad", 2003]], "Akash Nanavati": [0, ["A Probabilistic Approach to Buffer Insertion", ["Vishal Khandelwal", "Azadeh Davoodi", "Akash Nanavati", "Ankur Srivastava"], "http://doi.ieeecomputersociety.org/10.1109/ICCAD.2003.1257866", 8, "iccad", 2003]], "Giuseppe S. Garcea": [0, ["Simultaneous Analytic Area and Power Optimization for Repeater Insertion", ["Giuseppe S. Garcea", "N. P. van der Meijs", "Ralph H. J. M. Otten"], "http://doi.ieeecomputersociety.org/10.1109/ICCAD.2003.1257867", 6, "iccad", 2003]], "N. P. van der Meijs": [0, ["Simultaneous Analytic Area and Power Optimization for Repeater Insertion", ["Giuseppe S. Garcea", "N. P. van der Meijs", "Ralph H. J. M. Otten"], "http://doi.ieeecomputersociety.org/10.1109/ICCAD.2003.1257867", 6, "iccad", 2003]], "Ralph H. J. M. Otten": [0, ["Simultaneous Analytic Area and Power Optimization for Repeater Insertion", ["Giuseppe S. Garcea", "N. P. van der Meijs", "Ralph H. J. M. Otten"], "http://doi.ieeecomputersociety.org/10.1109/ICCAD.2003.1257867", 6, "iccad", 2003]], "Weiping Liao": [0, ["Full-Chip Interconnect Power Estimation and Simulation Considering Concurrent Repeater and Flip-Flop Insertion", ["Weiping Liao", "Lei He"], "http://doi.ieeecomputersociety.org/10.1109/ICCAD.2003.1257868", 7, "iccad", 2003]], "Lei He": [0, ["Full-Chip Interconnect Power Estimation and Simulation Considering Concurrent Repeater and Flip-Flop Insertion", ["Weiping Liao", "Lei He"], "http://doi.ieeecomputersociety.org/10.1109/ICCAD.2003.1257868", 7, "iccad", 2003]], "Ruiming Li": [0, ["Power-Optimal Simultaneous Buffer Insertion/Sizing and Wire Sizing", ["Ruiming Li", "Dian Zhou", "Jin Liu", "Xuan Zeng"], "http://doi.ieeecomputersociety.org/10.1109/ICCAD.2003.1257869", 7, "iccad", 2003]], "Dian Zhou": [0, ["Power-Optimal Simultaneous Buffer Insertion/Sizing and Wire Sizing", ["Ruiming Li", "Dian Zhou", "Jin Liu", "Xuan Zeng"], "http://doi.ieeecomputersociety.org/10.1109/ICCAD.2003.1257869", 7, "iccad", 2003]], "Jin Liu": [0, ["Power-Optimal Simultaneous Buffer Insertion/Sizing and Wire Sizing", ["Ruiming Li", "Dian Zhou", "Jin Liu", "Xuan Zeng"], "http://doi.ieeecomputersociety.org/10.1109/ICCAD.2003.1257869", 7, "iccad", 2003]], "Xuan Zeng": [0, ["Power-Optimal Simultaneous Buffer Insertion/Sizing and Wire Sizing", ["Ruiming Li", "Dian Zhou", "Jin Liu", "Xuan Zeng"], "http://doi.ieeecomputersociety.org/10.1109/ICCAD.2003.1257869", 7, "iccad", 2003]], "Michael Nicolaidis": [0, ["Dynamic Data-bit Memory Built-In Self- Repair", ["Michael Nicolaidis", "Nadir Achouri", "Slimane Boutobza"], "http://doi.ieeecomputersociety.org/10.1109/ICCAD.2003.1257870", 7, "iccad", 2003]], "Nadir Achouri": [0, ["Dynamic Data-bit Memory Built-In Self- Repair", ["Michael Nicolaidis", "Nadir Achouri", "Slimane Boutobza"], "http://doi.ieeecomputersociety.org/10.1109/ICCAD.2003.1257870", 7, "iccad", 2003]], "Slimane Boutobza": [0, ["Dynamic Data-bit Memory Built-In Self- Repair", ["Michael Nicolaidis", "Nadir Achouri", "Slimane Boutobza"], "http://doi.ieeecomputersociety.org/10.1109/ICCAD.2003.1257870", 7, "iccad", 2003]], "Kuo-Liang Cheng": [0, ["FAME: A Fault-Pattern Based Memory Failure Analysis Framework", ["Kuo-Liang Cheng", "Chih-Wea Wang", "Jih-Nung Lee", "Yung-Fa Chou", "Chih-Tsun Huang", "Cheng-Wen Wu"], "http://doi.ieeecomputersociety.org/10.1109/ICCAD.2003.1257871", 4, "iccad", 2003]], "Chih-Wea Wang": [0.9873044788837433, ["FAME: A Fault-Pattern Based Memory Failure Analysis Framework", ["Kuo-Liang Cheng", "Chih-Wea Wang", "Jih-Nung Lee", "Yung-Fa Chou", "Chih-Tsun Huang", "Cheng-Wen Wu"], "http://doi.ieeecomputersociety.org/10.1109/ICCAD.2003.1257871", 4, "iccad", 2003]], "Jih-Nung Lee": [0.19550802558660507, ["FAME: A Fault-Pattern Based Memory Failure Analysis Framework", ["Kuo-Liang Cheng", "Chih-Wea Wang", "Jih-Nung Lee", "Yung-Fa Chou", "Chih-Tsun Huang", "Cheng-Wen Wu"], "http://doi.ieeecomputersociety.org/10.1109/ICCAD.2003.1257871", 4, "iccad", 2003]], "Yung-Fa Chou": [0, ["FAME: A Fault-Pattern Based Memory Failure Analysis Framework", ["Kuo-Liang Cheng", "Chih-Wea Wang", "Jih-Nung Lee", "Yung-Fa Chou", "Chih-Tsun Huang", "Cheng-Wen Wu"], "http://doi.ieeecomputersociety.org/10.1109/ICCAD.2003.1257871", 4, "iccad", 2003]], "Chih-Tsun Huang": [0, ["FAME: A Fault-Pattern Based Memory Failure Analysis Framework", ["Kuo-Liang Cheng", "Chih-Wea Wang", "Jih-Nung Lee", "Yung-Fa Chou", "Chih-Tsun Huang", "Cheng-Wen Wu"], "http://doi.ieeecomputersociety.org/10.1109/ICCAD.2003.1257871", 4, "iccad", 2003]], "Cheng-Wen Wu": [5.882169951121341e-08, ["FAME: A Fault-Pattern Based Memory Failure Analysis Framework", ["Kuo-Liang Cheng", "Chih-Wea Wang", "Jih-Nung Lee", "Yung-Fa Chou", "Chih-Tsun Huang", "Cheng-Wen Wu"], "http://doi.ieeecomputersociety.org/10.1109/ICCAD.2003.1257871", 4, "iccad", 2003]], "Bai Hong Fang": [0, ["Hardware/Software Co-testing of Embedded Memories in Complex SOCs", ["Bai Hong Fang", "Qiang Xu", "Nicola Nicolici"], "https://doi.org/10.1109/ICCAD.2003.1257872", 8, "iccad", 2003]], "Qiang Xu": [0, ["Hardware/Software Co-testing of Embedded Memories in Complex SOCs", ["Bai Hong Fang", "Qiang Xu", "Nicola Nicolici"], "https://doi.org/10.1109/ICCAD.2003.1257872", 8, "iccad", 2003]], "Nicola Nicolici": [0, ["Hardware/Software Co-testing of Embedded Memories in Complex SOCs", ["Bai Hong Fang", "Qiang Xu", "Nicola Nicolici"], "https://doi.org/10.1109/ICCAD.2003.1257872", 8, "iccad", 2003]], "Chandramouli V. Kashyap": [0, ["Block-based Static Timing Analysis with Uncertainty", ["Anirudh Devgan", "Chandramouli V. Kashyap"], "http://doi.ieeecomputersociety.org/10.1109/ICCAD.2003.1257873", 8, "iccad", 2003]], "Sarvesh Bhardwaj": [0, ["AU: Timing Analysis Under Uncertainty", ["Sarvesh Bhardwaj", "Sarma B. K. Vrudhula", "David T. Blaauw"], "http://doi.ieeecomputersociety.org/10.1109/ICCAD.2003.1257874", 6, "iccad", 2003]], "Sarma B. K. Vrudhula": [0, ["AU: Timing Analysis Under Uncertainty", ["Sarvesh Bhardwaj", "Sarma B. K. Vrudhula", "David T. Blaauw"], "http://doi.ieeecomputersociety.org/10.1109/ICCAD.2003.1257874", 6, "iccad", 2003]], "Hongliang Chang": [8.897340364466544e-10, ["Statistical Timing Analysis Considering Spatial Correlations using a Single Pert-Like Traversal", ["Hongliang Chang", "Sachin S. Sapatnekar"], "http://doi.ieeecomputersociety.org/10.1109/ICCAD.2003.1257875", 6, "iccad", 2003]], "Nam Sung Kim": [0.9872660338878632, ["Leakage Power Optimization Techniques for Ultra Deep Sub-Micron Multi-Level Caches", ["Nam Sung Kim", "David T. Blaauw", "Trevor N. Mudge"], "https://doi.org/10.1109/ICCAD.2003.1257876", 6, "iccad", 2003]], "Trevor N. Mudge": [0, ["Leakage Power Optimization Techniques for Ultra Deep Sub-Micron Multi-Level Caches", ["Nam Sung Kim", "David T. Blaauw", "Trevor N. Mudge"], "https://doi.org/10.1109/ICCAD.2003.1257876", 6, "iccad", 2003]], "Krishna Sekar": [0, ["Dynamic Platform Management for Configurable Platform-Based System-on-Chips", ["Krishna Sekar", "Kanishka Lahiri", "Sujit Dey"], "http://doi.ieeecomputersociety.org/10.1109/ICCAD.2003.1257878", 9, "iccad", 2003]], "Kanishka Lahiri": [0, ["Dynamic Platform Management for Configurable Platform-Based System-on-Chips", ["Krishna Sekar", "Kanishka Lahiri", "Sujit Dey"], "http://doi.ieeecomputersociety.org/10.1109/ICCAD.2003.1257878", 9, "iccad", 2003]], "Sujit Dey": [0, ["Dynamic Platform Management for Configurable Platform-Based System-on-Chips", ["Krishna Sekar", "Kanishka Lahiri", "Sujit Dey"], "http://doi.ieeecomputersociety.org/10.1109/ICCAD.2003.1257878", 9, "iccad", 2003]], "Sheldon X.-D. Tan": [0, ["A General S-Domain Hierarchical Network Reduction Algorithm", ["Sheldon X.-D. Tan"], "http://doi.ieeecomputersociety.org/10.1109/ICCAD.2003.1257879", 8, "iccad", 2003]], "Bernard N. Sheehan": [0, ["Branch Merge Reduction of RLCM Networks", ["Bernard N. Sheehan"], "http://doi.ieeecomputersociety.org/10.1109/ICCAD.2003.1257880", 7, "iccad", 2003]], "Yannick L. Le Coz": [0, ["A Sum-over-Paths Impulse-Response Moment-Extraction Algorithm for IC-Interconnect Networks: Verification, Coupled RC Lines", ["Yannick L. Le Coz", "Dhivya Krishna", "Dusan M. Petranovic", "William M. Loh", "Peter Bendix"], "http://doi.ieeecomputersociety.org/10.1109/ICCAD.2003.1257881", 7, "iccad", 2003]], "Dhivya Krishna": [0, ["A Sum-over-Paths Impulse-Response Moment-Extraction Algorithm for IC-Interconnect Networks: Verification, Coupled RC Lines", ["Yannick L. Le Coz", "Dhivya Krishna", "Dusan M. Petranovic", "William M. Loh", "Peter Bendix"], "http://doi.ieeecomputersociety.org/10.1109/ICCAD.2003.1257881", 7, "iccad", 2003]], "Dusan M. Petranovic": [0, ["A Sum-over-Paths Impulse-Response Moment-Extraction Algorithm for IC-Interconnect Networks: Verification, Coupled RC Lines", ["Yannick L. Le Coz", "Dhivya Krishna", "Dusan M. Petranovic", "William M. Loh", "Peter Bendix"], "http://doi.ieeecomputersociety.org/10.1109/ICCAD.2003.1257881", 7, "iccad", 2003]], "William M. Loh": [0, ["A Sum-over-Paths Impulse-Response Moment-Extraction Algorithm for IC-Interconnect Networks: Verification, Coupled RC Lines", ["Yannick L. Le Coz", "Dhivya Krishna", "Dusan M. Petranovic", "William M. Loh", "Peter Bendix"], "http://doi.ieeecomputersociety.org/10.1109/ICCAD.2003.1257881", 7, "iccad", 2003]], "Peter Bendix": [0, ["A Sum-over-Paths Impulse-Response Moment-Extraction Algorithm for IC-Interconnect Networks: Verification, Coupled RC Lines", ["Yannick L. Le Coz", "Dhivya Krishna", "Dusan M. Petranovic", "William M. Loh", "Peter Bendix"], "http://doi.ieeecomputersociety.org/10.1109/ICCAD.2003.1257881", 7, "iccad", 2003]], "Bozena Kaminska": [0, ["Mixed Signal DFT: A Concise Overview", ["Bozena Kaminska", "Karim Arabi"], "http://doi.ieeecomputersociety.org/10.1109/ICCAD.2003.1257882", 9, "iccad", 2003]], "Karim Arabi": [0, ["Mixed Signal DFT: A Concise Overview", ["Bozena Kaminska", "Karim Arabi"], "http://doi.ieeecomputersociety.org/10.1109/ICCAD.2003.1257882", 9, "iccad", 2003]], "Puneet Gupta": [0, ["Manufacturing-Aware Physical Design", ["Puneet Gupta", "Andrew B. Kahng"], "http://doi.ieeecomputersociety.org/10.1109/ICCAD.2003.1257883", 8, "iccad", 2003], ["Layout-Aware Scan Chain Synthesis for Improved Path Delay Fault Coverage", ["Puneet Gupta", "Andrew B. Kahng", "Ion I. Mandoiu", "Puneet Sharma"], "http://doi.ieeecomputersociety.org/10.1109/ICCAD.2003.1257893", 6, "iccad", 2003]], "Rahul M. Rao": [0, ["A Heuristic to Determine Low Leakage Sleep State Vectors for CMOS Combinational Circuits", ["Rahul M. Rao", "Frank Liu", "Jeffrey L. Burns", "Richard B. Brown"], "http://doi.ieeecomputersociety.org/10.1109/ICCAD.2003.1257884", 4, "iccad", 2003]], "Frank Liu": [0, ["A Heuristic to Determine Low Leakage Sleep State Vectors for CMOS Combinational Circuits", ["Rahul M. Rao", "Frank Liu", "Jeffrey L. Burns", "Richard B. Brown"], "http://doi.ieeecomputersociety.org/10.1109/ICCAD.2003.1257884", 4, "iccad", 2003]], "Jeffrey L. Burns": [0, ["A Heuristic to Determine Low Leakage Sleep State Vectors for CMOS Combinational Circuits", ["Rahul M. Rao", "Frank Liu", "Jeffrey L. Burns", "Richard B. Brown"], "http://doi.ieeecomputersociety.org/10.1109/ICCAD.2003.1257884", 4, "iccad", 2003]], "Richard B. Brown": [0, ["A Heuristic to Determine Low Leakage Sleep State Vectors for CMOS Combinational Circuits", ["Rahul M. Rao", "Frank Liu", "Jeffrey L. Burns", "Richard B. Brown"], "http://doi.ieeecomputersociety.org/10.1109/ICCAD.2003.1257884", 4, "iccad", 2003]], "Yuvraj Singh Dhillon": [0, ["Algorithm for Achieving Minimum Energy Consumption in CMOS Circuits Using Multiple Supply and Threshold Voltages at the Module Level", ["Yuvraj Singh Dhillon", "Abdulkadir Utku Diril", "Abhijit Chatterjee", "Hsien-Hsin S. Lee"], "https://doi.org/10.1109/ICCAD.2003.1257885", 8, "iccad", 2003]], "Abdulkadir Utku Diril": [0, ["Algorithm for Achieving Minimum Energy Consumption in CMOS Circuits Using Multiple Supply and Threshold Voltages at the Module Level", ["Yuvraj Singh Dhillon", "Abdulkadir Utku Diril", "Abhijit Chatterjee", "Hsien-Hsin S. Lee"], "https://doi.org/10.1109/ICCAD.2003.1257885", 8, "iccad", 2003]], "Abhijit Chatterjee": [0, ["Algorithm for Achieving Minimum Energy Consumption in CMOS Circuits Using Multiple Supply and Threshold Voltages at the Module Level", ["Yuvraj Singh Dhillon", "Abdulkadir Utku Diril", "Abhijit Chatterjee", "Hsien-Hsin S. Lee"], "https://doi.org/10.1109/ICCAD.2003.1257885", 8, "iccad", 2003]], "Hsien-Hsin S. Lee": [3.710788010202748e-09, ["Algorithm for Achieving Minimum Energy Consumption in CMOS Circuits Using Multiple Supply and Threshold Voltages at the Module Level", ["Yuvraj Singh Dhillon", "Abdulkadir Utku Diril", "Abhijit Chatterjee", "Hsien-Hsin S. Lee"], "https://doi.org/10.1109/ICCAD.2003.1257885", 8, "iccad", 2003]], "Julien Lamoureux": [0, ["On the Interaction Between Power-Aware FPGA CAD Algorithms", ["Julien Lamoureux", "Steven J. E. Wilton"], "http://doi.ieeecomputersociety.org/10.1109/ICCAD.2003.1257886", 8, "iccad", 2003]], "Steven J. E. Wilton": [0, ["On the Interaction Between Power-Aware FPGA CAD Algorithms", ["Julien Lamoureux", "Steven J. E. Wilton"], "http://doi.ieeecomputersociety.org/10.1109/ICCAD.2003.1257886", 8, "iccad", 2003]], "Alan Mishchenko": [0, ["A Theory of Non-Deterministic Networks", ["Alan Mishchenko", "Robert K. Brayton"], "https://doi.org/10.1109/ICCAD.2003.1257887", 9, "iccad", 2003]], "Robert K. Brayton": [0, ["A Theory of Non-Deterministic Networks", ["Alan Mishchenko", "Robert K. Brayton"], "https://doi.org/10.1109/ICCAD.2003.1257887", 9, "iccad", 2003]], "Navaratnasothie Selvakkumaran": [0, ["Multi.Objective Hypergraph Partitioning Algorithms for Cut and Maximum Subdomain Degree Minimization", ["Navaratnasothie Selvakkumaran", "George Karypis"], "http://doi.ieeecomputersociety.org/10.1109/ICCAD.2003.1257889", 8, "iccad", 2003]], "George Karypis": [0, ["Multi.Objective Hypergraph Partitioning Algorithms for Cut and Maximum Subdomain Degree Minimization", ["Navaratnasothie Selvakkumaran", "George Karypis"], "http://doi.ieeecomputersociety.org/10.1109/ICCAD.2003.1257889", 8, "iccad", 2003]], "Jianhua Liu": [0, ["An Algorithmic Approach for Generic Parallel Adders", ["Jianhua Liu", "Shuo Zhou", "Haikun Zhu", "Chung-Kuan Cheng"], "http://doi.ieeecomputersociety.org/10.1109/ICCAD.2003.1257890", 7, "iccad", 2003]], "Shuo Zhou": [0, ["An Algorithmic Approach for Generic Parallel Adders", ["Jianhua Liu", "Shuo Zhou", "Haikun Zhu", "Chung-Kuan Cheng"], "http://doi.ieeecomputersociety.org/10.1109/ICCAD.2003.1257890", 7, "iccad", 2003]], "Haikun Zhu": [0, ["An Algorithmic Approach for Generic Parallel Adders", ["Jianhua Liu", "Shuo Zhou", "Haikun Zhu", "Chung-Kuan Cheng"], "http://doi.ieeecomputersociety.org/10.1109/ICCAD.2003.1257890", 7, "iccad", 2003]], "Lei Yang": [0.001596404006704688, ["FROSTY: A Fast Hierarchy Extractor for Industrial CMOS Circuits", ["Lei Yang", "C.-J. Richard Shi"], "http://doi.ieeecomputersociety.org/10.1109/ICCAD.2003.1257891", 7, "iccad", 2003]], "C.-J. Richard Shi": [0, ["FROSTY: A Fast Hierarchy Extractor for Industrial CMOS Circuits", ["Lei Yang", "C.-J. Richard Shi"], "http://doi.ieeecomputersociety.org/10.1109/ICCAD.2003.1257891", 7, "iccad", 2003], ["SILCA: Fast-Yet-Accurate Time-Domain Simulation of VLSI Circuits with Strong Parasitic Coupling Effects", ["Zhao Li", "C.-J. Richard Shi"], "http://doi.ieeecomputersociety.org/10.1109/ICCAD.2003.1257899", 8, "iccad", 2003]], "Abhishek Singh": [0, ["Path Delay Estimation using Power Supply Transient Signals: A Comparative Study using Fourier and Wavelet Analysis", ["Abhishek Singh", "Jitin Tharian", "Jim Plusquellic"], "http://doi.ieeecomputersociety.org/10.1109/ICCAD.2003.1257892", 6, "iccad", 2003]], "Jitin Tharian": [0, ["Path Delay Estimation using Power Supply Transient Signals: A Comparative Study using Fourier and Wavelet Analysis", ["Abhishek Singh", "Jitin Tharian", "Jim Plusquellic"], "http://doi.ieeecomputersociety.org/10.1109/ICCAD.2003.1257892", 6, "iccad", 2003]], "Jim Plusquellic": [0, ["Path Delay Estimation using Power Supply Transient Signals: A Comparative Study using Fourier and Wavelet Analysis", ["Abhishek Singh", "Jitin Tharian", "Jim Plusquellic"], "http://doi.ieeecomputersociety.org/10.1109/ICCAD.2003.1257892", 6, "iccad", 2003]], "Puneet Sharma": [0, ["Layout-Aware Scan Chain Synthesis for Improved Path Delay Fault Coverage", ["Puneet Gupta", "Andrew B. Kahng", "Ion I. Mandoiu", "Puneet Sharma"], "http://doi.ieeecomputersociety.org/10.1109/ICCAD.2003.1257893", 6, "iccad", 2003]], "Aman Kokrady": [0, ["Static Verification of Test Vectors for IR Drop Failure", ["Aman Kokrady", "C. P. Ravikumar"], "http://doi.ieeecomputersociety.org/10.1109/ICCAD.2003.1257894", 5, "iccad", 2003]], "C. P. Ravikumar": [0, ["Static Verification of Test Vectors for IR Drop Failure", ["Aman Kokrady", "C. P. Ravikumar"], "http://doi.ieeecomputersociety.org/10.1109/ICCAD.2003.1257894", 5, "iccad", 2003]], "Rahul Kundu": [0, ["ATPG for Noise-Induced Switch Failures in Domino Logic", ["Rahul Kundu", "R. D. Shawn Blanton"], "http://doi.ieeecomputersociety.org/10.1109/ICCAD.2003.1257895", 5, "iccad", 2003]], "R. D. Shawn Blanton": [0, ["ATPG for Noise-Induced Switch Failures in Domino Logic", ["Rahul Kundu", "R. D. Shawn Blanton"], "http://doi.ieeecomputersociety.org/10.1109/ICCAD.2003.1257895", 5, "iccad", 2003]], "Imad A. Ferzli": [0, ["Statistical Verification of Power Grids Considering Process-Induced Leakage Current Variations", ["Imad A. Ferzli", "Farid N. Najm"], "http://doi.ieeecomputersociety.org/10.1109/ICCAD.2003.1257896", 8, "iccad", 2003]], "Alessandra Nardi": [0, ["A Methodology for the Computation of an Upper Bound on Nose Current Spectrum of CMOS Switching Activity", ["Alessandra Nardi", "Haibo Zeng", "Joshua L. Garrett", "Luca Daniel", "Alberto L. Sangiovanni-Vincentelli"], "http://doi.ieeecomputersociety.org/10.1109/ICCAD.2003.1257897", 8, "iccad", 2003]], "Haibo Zeng": [0, ["A Methodology for the Computation of an Upper Bound on Nose Current Spectrum of CMOS Switching Activity", ["Alessandra Nardi", "Haibo Zeng", "Joshua L. Garrett", "Luca Daniel", "Alberto L. Sangiovanni-Vincentelli"], "http://doi.ieeecomputersociety.org/10.1109/ICCAD.2003.1257897", 8, "iccad", 2003]], "Joshua L. Garrett": [0, ["A Methodology for the Computation of an Upper Bound on Nose Current Spectrum of CMOS Switching Activity", ["Alessandra Nardi", "Haibo Zeng", "Joshua L. Garrett", "Luca Daniel", "Alberto L. Sangiovanni-Vincentelli"], "http://doi.ieeecomputersociety.org/10.1109/ICCAD.2003.1257897", 8, "iccad", 2003]], "Luca Daniel": [0, ["A Methodology for the Computation of an Upper Bound on Nose Current Spectrum of CMOS Switching Activity", ["Alessandra Nardi", "Haibo Zeng", "Joshua L. Garrett", "Luca Daniel", "Alberto L. Sangiovanni-Vincentelli"], "http://doi.ieeecomputersociety.org/10.1109/ICCAD.2003.1257897", 8, "iccad", 2003]], "Alberto L. Sangiovanni-Vincentelli": [0, ["A Methodology for the Computation of an Upper Bound on Nose Current Spectrum of CMOS Switching Activity", ["Alessandra Nardi", "Haibo Zeng", "Joshua L. Garrett", "Luca Daniel", "Alberto L. Sangiovanni-Vincentelli"], "http://doi.ieeecomputersociety.org/10.1109/ICCAD.2003.1257897", 8, "iccad", 2003]], "Tsung-Hao Chen": [0, ["SuPREME: Substrate and Power-delivery Reluctance-Enhanced Macromodel Evaluation", ["Tsung-Hao Chen", "Clement Luk", "Charlie Chung-Ping Chen"], "http://doi.ieeecomputersociety.org/10.1109/ICCAD.2003.1257898", 7, "iccad", 2003]], "Clement Luk": [0, ["SuPREME: Substrate and Power-delivery Reluctance-Enhanced Macromodel Evaluation", ["Tsung-Hao Chen", "Clement Luk", "Charlie Chung-Ping Chen"], "http://doi.ieeecomputersociety.org/10.1109/ICCAD.2003.1257898", 7, "iccad", 2003]], "Charlie Chung-Ping Chen": [0, ["SuPREME: Substrate and Power-delivery Reluctance-Enhanced Macromodel Evaluation", ["Tsung-Hao Chen", "Clement Luk", "Charlie Chung-Ping Chen"], "http://doi.ieeecomputersociety.org/10.1109/ICCAD.2003.1257898", 7, "iccad", 2003]], "Zhao Li": [0, ["SILCA: Fast-Yet-Accurate Time-Domain Simulation of VLSI Circuits with Strong Parasitic Coupling Effects", ["Zhao Li", "C.-J. Richard Shi"], "http://doi.ieeecomputersociety.org/10.1109/ICCAD.2003.1257899", 8, "iccad", 2003]], "Kaushik Ravindran": [0, ["Multi-Domain Clock Skew Scheduling", ["Kaushik Ravindran", "Andreas Kuehlmann", "Ellen Sentovich"], "http://doi.ieeecomputersociety.org/10.1109/ICCAD.2003.1257900", 8, "iccad", 2003]], "Ellen Sentovich": [0, ["Multi-Domain Clock Skew Scheduling", ["Kaushik Ravindran", "Andreas Kuehlmann", "Ellen Sentovich"], "http://doi.ieeecomputersociety.org/10.1109/ICCAD.2003.1257900", 8, "iccad", 2003]], "Shih-Hsu Huang": [0, ["Clock Period Minimization of Non-Zero Clock Skew Circuits", ["Shih-Hsu Huang", "Yow-Tyng Nieh"], "http://doi.ieeecomputersociety.org/10.1109/ICCAD.2003.1257901", 4, "iccad", 2003]], "Yow-Tyng Nieh": [0, ["Clock Period Minimization of Non-Zero Clock Skew Circuits", ["Shih-Hsu Huang", "Yow-Tyng Nieh"], "http://doi.ieeecomputersociety.org/10.1109/ICCAD.2003.1257901", 4, "iccad", 2003]], "Chao-Yang Yeh": [0, ["Minimum-Area Sequential Budgeting for FPGA", ["Chao-Yang Yeh", "Malgorzata Marek-Sadowska"], "http://doi.ieeecomputersociety.org/10.1109/ICCAD.2003.1257902", 5, "iccad", 2003]], "Malgorzata Marek-Sadowska": [0, ["Minimum-Area Sequential Budgeting for FPGA", ["Chao-Yang Yeh", "Malgorzata Marek-Sadowska"], "http://doi.ieeecomputersociety.org/10.1109/ICCAD.2003.1257902", 5, "iccad", 2003]], "Josep Carmona": [0, ["ILP Models for the Synthesis of Asynchronous Control Circuits", ["Josep Carmona", "Jordi Cortadella"], "http://doi.ieeecomputersociety.org/10.1109/ICCAD.2003.1257903", 9, "iccad", 2003]], "Jordi Cortadella": [0, ["ILP Models for the Synthesis of Asynchronous Control Circuits", ["Josep Carmona", "Jordi Cortadella"], "http://doi.ieeecomputersociety.org/10.1109/ICCAD.2003.1257903", 9, "iccad", 2003]], "Traianos V. Yioultsis": [0, ["Passive Synthesis of Compact Frequency-Dependent Interconnect Models via Quadrature Spectral Rules", ["Traianos V. Yioultsis", "Anne Woo", "Andreas C. Cangellaris"], "http://doi.ieeecomputersociety.org/10.1109/ICCAD.2003.1257904", 8, "iccad", 2003]], "Anne Woo": [0.040992348454892635, ["Passive Synthesis of Compact Frequency-Dependent Interconnect Models via Quadrature Spectral Rules", ["Traianos V. Yioultsis", "Anne Woo", "Andreas C. Cangellaris"], "http://doi.ieeecomputersociety.org/10.1109/ICCAD.2003.1257904", 8, "iccad", 2003]], "Andreas C. Cangellaris": [0, ["Passive Synthesis of Compact Frequency-Dependent Interconnect Models via Quadrature Spectral Rules", ["Traianos V. Yioultsis", "Anne Woo", "Andreas C. Cangellaris"], "http://doi.ieeecomputersociety.org/10.1109/ICCAD.2003.1257904", 8, "iccad", 2003]], "Dinesh Pamunuwa": [0, ["Analytic Modeling of Interconnects for Deep Sub-Micron Circuits", ["Dinesh Pamunuwa", "Shauki Elassaad", "Hannu Tenhunen"], "http://doi.ieeecomputersociety.org/10.1109/ICCAD.2003.1257905", 8, "iccad", 2003]], "Shauki Elassaad": [0, ["Analytic Modeling of Interconnects for Deep Sub-Micron Circuits", ["Dinesh Pamunuwa", "Shauki Elassaad", "Hannu Tenhunen"], "http://doi.ieeecomputersociety.org/10.1109/ICCAD.2003.1257905", 8, "iccad", 2003]], "Hannu Tenhunen": [0, ["Analytic Modeling of Interconnects for Deep Sub-Micron Circuits", ["Dinesh Pamunuwa", "Shauki Elassaad", "Hannu Tenhunen"], "http://doi.ieeecomputersociety.org/10.1109/ICCAD.2003.1257905", 8, "iccad", 2003]], "Ben Song": [0.00016322786177624948, ["A New Surface Integral Formulation For Wideband Impedance Extraction of 3-D Structures", ["Ben Song", "Zhenhai Zhu", "John D. Rockway", "Jacob White"], "https://doi.org/10.1109/ICCAD.2003.1257906", 5, "iccad", 2003]], "Zhenhai Zhu": [0, ["A New Surface Integral Formulation For Wideband Impedance Extraction of 3-D Structures", ["Ben Song", "Zhenhai Zhu", "John D. Rockway", "Jacob White"], "https://doi.org/10.1109/ICCAD.2003.1257906", 5, "iccad", 2003]], "John D. Rockway": [0, ["A New Surface Integral Formulation For Wideband Impedance Extraction of 3-D Structures", ["Ben Song", "Zhenhai Zhu", "John D. Rockway", "Jacob White"], "https://doi.org/10.1109/ICCAD.2003.1257906", 5, "iccad", 2003]], "Jacob White": [0, ["A New Surface Integral Formulation For Wideband Impedance Extraction of 3-D Structures", ["Ben Song", "Zhenhai Zhu", "John D. Rockway", "Jacob White"], "https://doi.org/10.1109/ICCAD.2003.1257906", 5, "iccad", 2003]], "Yu Cao": [0, ["Switch-Factor Based Loop RLC Modeling for Efficient Timing Analysis", ["Yu Cao", "Xiaodong Yang", "Xuejue Huang", "Dennis Sylvester"], "http://doi.ieeecomputersociety.org/10.1109/ICCAD.2003.1257907", 7, "iccad", 2003]], "Xiaodong Yang": [2.8858707423751184e-07, ["Switch-Factor Based Loop RLC Modeling for Efficient Timing Analysis", ["Yu Cao", "Xiaodong Yang", "Xuejue Huang", "Dennis Sylvester"], "http://doi.ieeecomputersociety.org/10.1109/ICCAD.2003.1257907", 7, "iccad", 2003]], "Xuejue Huang": [0, ["Switch-Factor Based Loop RLC Modeling for Efficient Timing Analysis", ["Yu Cao", "Xiaodong Yang", "Xuejue Huang", "Dennis Sylvester"], "http://doi.ieeecomputersociety.org/10.1109/ICCAD.2003.1257907", 7, "iccad", 2003]], "Dennis Sylvester": [0, ["Switch-Factor Based Loop RLC Modeling for Efficient Timing Analysis", ["Yu Cao", "Xiaodong Yang", "Xuejue Huang", "Dennis Sylvester"], "http://doi.ieeecomputersociety.org/10.1109/ICCAD.2003.1257907", 7, "iccad", 2003]], "Chen Wang": [0.0011174038227181882, ["On Compacting Test Response Data Containing Unknown Values", ["Chen Wang", "Sudhakar M. Reddy", "Irith Pomeranz", "Janusz Rajski", "Jerzy Tyszer"], "http://doi.ieeecomputersociety.org/10.1109/ICCAD.2003.1257908", 8, "iccad", 2003]], "Sudhakar M. Reddy": [0, ["On Compacting Test Response Data Containing Unknown Values", ["Chen Wang", "Sudhakar M. Reddy", "Irith Pomeranz", "Janusz Rajski", "Jerzy Tyszer"], "http://doi.ieeecomputersociety.org/10.1109/ICCAD.2003.1257908", 8, "iccad", 2003], ["On Application of Output Masking to Undetectable Faults in Synchronous Sequential Circuits with Design-for-Testability Logic", ["Irith Pomeranz", "Sudhakar M. Reddy"], "http://doi.ieeecomputersociety.org/10.1109/ICCAD.2003.1257910", 7, "iccad", 2003]], "Irith Pomeranz": [0, ["On Compacting Test Response Data Containing Unknown Values", ["Chen Wang", "Sudhakar M. Reddy", "Irith Pomeranz", "Janusz Rajski", "Jerzy Tyszer"], "http://doi.ieeecomputersociety.org/10.1109/ICCAD.2003.1257908", 8, "iccad", 2003], ["On Application of Output Masking to Undetectable Faults in Synchronous Sequential Circuits with Design-for-Testability Logic", ["Irith Pomeranz", "Sudhakar M. Reddy"], "http://doi.ieeecomputersociety.org/10.1109/ICCAD.2003.1257910", 7, "iccad", 2003]], "Janusz Rajski": [0, ["On Compacting Test Response Data Containing Unknown Values", ["Chen Wang", "Sudhakar M. Reddy", "Irith Pomeranz", "Janusz Rajski", "Jerzy Tyszer"], "http://doi.ieeecomputersociety.org/10.1109/ICCAD.2003.1257908", 8, "iccad", 2003]], "Jerzy Tyszer": [0, ["On Compacting Test Response Data Containing Unknown Values", ["Chen Wang", "Sudhakar M. Reddy", "Irith Pomeranz", "Janusz Rajski", "Jerzy Tyszer"], "http://doi.ieeecomputersociety.org/10.1109/ICCAD.2003.1257908", 8, "iccad", 2003]], "C. V. Krishna": [0, ["Adjustable Width Linear Combinational Scan Vector Decompression", ["C. V. Krishna", "Nur A. Touba"], "http://doi.ieeecomputersociety.org/10.1109/ICCAD.2003.1257909", 4, "iccad", 2003]], "Nur A. Touba": [0, ["Adjustable Width Linear Combinational Scan Vector Decompression", ["C. V. Krishna", "Nur A. Touba"], "http://doi.ieeecomputersociety.org/10.1109/ICCAD.2003.1257909", 4, "iccad", 2003]], "Rajesh K. Gupta": [0, ["Formal Methods for Dynamic Power Management", ["Rajesh K. Gupta", "Sandy Irani", "Sandeep K. Shukla"], "http://doi.ieeecomputersociety.org/10.1109/ICCAD.2003.1257911", 9, "iccad", 2003]], "Sandy Irani": [0, ["Formal Methods for Dynamic Power Management", ["Rajesh K. Gupta", "Sandy Irani", "Sandeep K. Shukla"], "http://doi.ieeecomputersociety.org/10.1109/ICCAD.2003.1257911", 9, "iccad", 2003]], "Sandeep K. Shukla": [0, ["Formal Methods for Dynamic Power Management", ["Rajesh K. Gupta", "Sandy Irani", "Sandeep K. Shukla"], "http://doi.ieeecomputersociety.org/10.1109/ICCAD.2003.1257911", 9, "iccad", 2003]], "Xin Yuan": [0, ["Large-Scale Circuit Placement: Gap and Promise", ["Jason Cong", "Tim Kong", "Joseph R. Shinnerl", "Min Xie", "Xin Yuan"], "http://doi.ieeecomputersociety.org/10.1109/ICCAD.2003.1257912", 8, "iccad", 2003]], "Abhishek Ranjan": [0, ["Multi-Million Gate FPGA Physical Design Challenges", ["Maogang Wang", "Abhishek Ranjan", "Salil Raje"], "http://doi.ieeecomputersociety.org/10.1109/ICCAD.2003.1257913", 9, "iccad", 2003]], "Salil Raje": [0, ["Multi-Million Gate FPGA Physical Design Challenges", ["Maogang Wang", "Abhishek Ranjan", "Salil Raje"], "http://doi.ieeecomputersociety.org/10.1109/ICCAD.2003.1257913", 9, "iccad", 2003]], "Aseem Agarwal": [0, ["Statistical Timing Analysis for Intra-Die Process Variations with Spatial Correlations", ["Aseem Agarwal", "David T. Blaauw", "Vladimir Zolotov"], "http://doi.ieeecomputersociety.org/10.1109/ICCAD.2003.1257914", 8, "iccad", 2003], ["Statistical Clock Skew Analysis Considering Intra-Die Process Variations", ["Aseem Agarwal", "David T. Blaauw", "Vladimir Zolotov"], "http://doi.ieeecomputersociety.org/10.1109/ICCAD.2003.1257916", 8, "iccad", 2003]], "Ken-ichi Okada": [0, ["A Statistical Gate-Delay Model Considering Intra-Gate Variability", ["Ken-ichi Okada", "Kento Yamaoka", "Hidetoshi Onodera"], "http://doi.ieeecomputersociety.org/10.1109/ICCAD.2003.1257915", 6, "iccad", 2003]], "Kento Yamaoka": [0, ["A Statistical Gate-Delay Model Considering Intra-Gate Variability", ["Ken-ichi Okada", "Kento Yamaoka", "Hidetoshi Onodera"], "http://doi.ieeecomputersociety.org/10.1109/ICCAD.2003.1257915", 6, "iccad", 2003]]}