/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire celloutsig_0_0z;
  wire celloutsig_0_10z;
  wire [4:0] celloutsig_0_11z;
  wire celloutsig_0_12z;
  wire celloutsig_0_13z;
  wire celloutsig_0_14z;
  wire [3:0] celloutsig_0_16z;
  wire celloutsig_0_17z;
  wire celloutsig_0_18z;
  wire [6:0] celloutsig_0_19z;
  wire [5:0] celloutsig_0_1z;
  wire [4:0] celloutsig_0_20z;
  reg [4:0] celloutsig_0_21z;
  wire [14:0] celloutsig_0_22z;
  wire [14:0] celloutsig_0_23z;
  wire celloutsig_0_24z;
  wire celloutsig_0_25z;
  wire celloutsig_0_26z;
  wire [7:0] celloutsig_0_27z;
  wire celloutsig_0_28z;
  wire [23:0] celloutsig_0_29z;
  wire [9:0] celloutsig_0_2z;
  wire [14:0] celloutsig_0_30z;
  wire [7:0] celloutsig_0_31z;
  wire celloutsig_0_32z;
  wire celloutsig_0_33z;
  wire celloutsig_0_36z;
  wire celloutsig_0_37z;
  wire celloutsig_0_38z;
  wire [25:0] celloutsig_0_3z;
  wire celloutsig_0_40z;
  wire celloutsig_0_41z;
  wire [5:0] celloutsig_0_42z;
  wire celloutsig_0_47z;
  wire celloutsig_0_48z;
  wire celloutsig_0_49z;
  wire celloutsig_0_4z;
  wire [5:0] celloutsig_0_50z;
  wire celloutsig_0_51z;
  wire celloutsig_0_5z;
  wire [7:0] celloutsig_0_61z;
  wire celloutsig_0_66z;
  wire celloutsig_0_6z;
  wire celloutsig_0_79z;
  wire celloutsig_0_7z;
  wire [10:0] celloutsig_0_80z;
  wire [9:0] celloutsig_0_81z;
  wire celloutsig_0_8z;
  wire [7:0] celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire [16:0] celloutsig_1_10z;
  wire celloutsig_1_11z;
  wire [12:0] celloutsig_1_13z;
  wire celloutsig_1_15z;
  wire celloutsig_1_16z;
  wire celloutsig_1_17z;
  wire celloutsig_1_18z;
  wire [11:0] celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire [14:0] celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire celloutsig_1_6z;
  wire celloutsig_1_7z;
  wire celloutsig_1_8z;
  wire celloutsig_1_9z;
  input [63:0] clkin_data;
  wire [63:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_37z = !(celloutsig_0_25z ? celloutsig_0_24z : celloutsig_0_32z);
  assign celloutsig_0_38z = !(celloutsig_0_23z[4] ? celloutsig_0_31z[0] : celloutsig_0_12z);
  assign celloutsig_0_49z = !(celloutsig_0_5z ? celloutsig_0_38z : celloutsig_0_1z[3]);
  assign celloutsig_0_6z = !(celloutsig_0_3z[14] ? in_data[91] : celloutsig_0_4z);
  assign celloutsig_0_7z = !(celloutsig_0_4z ? in_data[25] : celloutsig_0_1z[2]);
  assign celloutsig_1_5z = !(celloutsig_1_1z ? in_data[98] : in_data[151]);
  assign celloutsig_0_24z = !(celloutsig_0_10z ? celloutsig_0_21z[3] : celloutsig_0_2z[2]);
  assign celloutsig_0_40z = ~celloutsig_0_30z[0];
  assign celloutsig_0_47z = ~celloutsig_0_6z;
  assign celloutsig_0_48z = ~celloutsig_0_21z[4];
  assign celloutsig_0_5z = ~celloutsig_0_4z;
  assign celloutsig_0_66z = ~celloutsig_0_36z;
  assign celloutsig_1_7z = ~celloutsig_1_4z;
  assign celloutsig_1_9z = ~in_data[166];
  assign celloutsig_1_17z = ~celloutsig_1_6z;
  assign celloutsig_0_32z = ~celloutsig_0_29z[12];
  assign celloutsig_0_51z = celloutsig_0_38z | ~(celloutsig_0_50z[3]);
  assign celloutsig_0_79z = celloutsig_0_28z | ~(celloutsig_0_47z);
  assign celloutsig_1_1z = in_data[166] | ~(in_data[108]);
  assign celloutsig_1_8z = celloutsig_1_6z | ~(celloutsig_1_0z);
  assign celloutsig_0_10z = celloutsig_0_4z | ~(celloutsig_0_5z);
  assign celloutsig_0_0z = in_data[23:21] >= in_data[90:88];
  assign celloutsig_0_36z = { celloutsig_0_3z[25:18], celloutsig_0_33z } >= { in_data[3], celloutsig_0_28z, celloutsig_0_10z, celloutsig_0_16z, celloutsig_0_13z, celloutsig_0_8z };
  assign celloutsig_0_4z = in_data[40:10] >= in_data[78:48];
  assign celloutsig_1_11z = { in_data[116:109], celloutsig_1_9z } >= { in_data[185:179], celloutsig_1_0z, celloutsig_1_3z };
  assign celloutsig_1_16z = celloutsig_1_10z[13:8] >= celloutsig_1_10z[12:7];
  assign celloutsig_1_18z = celloutsig_1_13z[12:7] >= { celloutsig_1_13z[8:6], celloutsig_1_15z, celloutsig_1_17z, celloutsig_1_17z };
  assign celloutsig_0_12z = in_data[24:17] >= { in_data[75:73], celloutsig_0_7z, celloutsig_0_6z, celloutsig_0_7z, celloutsig_0_4z, celloutsig_0_5z };
  assign celloutsig_0_13z = { celloutsig_0_1z, celloutsig_0_0z, celloutsig_0_4z } >= { celloutsig_0_3z[16:13], celloutsig_0_4z, celloutsig_0_8z, celloutsig_0_5z, celloutsig_0_4z };
  assign celloutsig_0_33z = { celloutsig_0_29z[18:9], celloutsig_0_8z } >= { celloutsig_0_30z[13:4], celloutsig_0_4z };
  assign celloutsig_0_42z = { celloutsig_0_2z[8:4], celloutsig_0_4z } | { celloutsig_0_20z[2:0], celloutsig_0_28z, celloutsig_0_12z, celloutsig_0_4z };
  assign celloutsig_1_2z = in_data[181:167] | { in_data[116:105], celloutsig_1_1z, celloutsig_1_0z, celloutsig_1_0z };
  assign celloutsig_0_9z = { celloutsig_0_2z[9:5], celloutsig_0_8z, celloutsig_0_8z, celloutsig_0_4z } | celloutsig_0_2z[7:0];
  assign celloutsig_0_19z = { celloutsig_0_9z[7:2], celloutsig_0_18z } | { celloutsig_0_16z[2], celloutsig_0_1z };
  assign celloutsig_0_22z = { celloutsig_0_21z[3:0], celloutsig_0_12z, celloutsig_0_6z, celloutsig_0_18z, celloutsig_0_20z, celloutsig_0_18z, celloutsig_0_7z, celloutsig_0_18z } | { celloutsig_0_1z[5:1], celloutsig_0_2z };
  assign celloutsig_0_2z = in_data[43:34] | in_data[35:26];
  assign celloutsig_0_31z = { celloutsig_0_9z[6:2], celloutsig_0_6z, celloutsig_0_5z, celloutsig_0_28z } | { celloutsig_0_1z[3:2], celloutsig_0_25z, celloutsig_0_11z };
  assign celloutsig_1_4z = | { celloutsig_1_2z[10:6], celloutsig_1_1z, celloutsig_1_1z, celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_1z, celloutsig_1_3z, celloutsig_1_3z };
  assign celloutsig_0_8z = | { celloutsig_0_1z[4:1], celloutsig_0_7z };
  assign celloutsig_1_6z = | { in_data[168:164], celloutsig_1_5z, celloutsig_1_3z, celloutsig_1_4z, celloutsig_1_1z, celloutsig_1_3z };
  assign celloutsig_1_15z = | { celloutsig_1_13z[11:10], celloutsig_1_6z };
  assign celloutsig_0_26z = | { celloutsig_0_9z[5:0], celloutsig_0_24z, celloutsig_0_5z };
  assign celloutsig_0_28z = | { celloutsig_0_7z, celloutsig_0_25z, celloutsig_0_20z };
  assign celloutsig_0_41z = celloutsig_0_28z & celloutsig_0_7z;
  assign celloutsig_1_0z = in_data[157] & in_data[148];
  assign celloutsig_1_3z = in_data[136] & celloutsig_1_1z;
  assign celloutsig_0_14z = celloutsig_0_2z[4] & celloutsig_0_5z;
  assign celloutsig_0_17z = celloutsig_0_3z[11] & celloutsig_0_3z[19];
  assign celloutsig_0_18z = celloutsig_0_13z & celloutsig_0_7z;
  assign celloutsig_0_25z = celloutsig_0_21z[0] & celloutsig_0_10z;
  assign celloutsig_0_50z = { celloutsig_0_22z[11], celloutsig_0_49z, celloutsig_0_17z, celloutsig_0_17z, celloutsig_0_41z, celloutsig_0_37z } >>> { celloutsig_0_3z[14:10], celloutsig_0_48z };
  assign celloutsig_0_61z = { celloutsig_0_16z[0], celloutsig_0_42z, celloutsig_0_40z } >>> { celloutsig_0_36z, celloutsig_0_16z, celloutsig_0_36z, celloutsig_0_18z, celloutsig_0_51z };
  assign celloutsig_0_80z = { celloutsig_0_27z[6:5], celloutsig_0_79z, celloutsig_0_28z, celloutsig_0_6z, celloutsig_0_18z, celloutsig_0_21z } >>> { celloutsig_0_20z[3], celloutsig_0_38z, celloutsig_0_79z, celloutsig_0_7z, celloutsig_0_6z, celloutsig_0_42z };
  assign celloutsig_0_81z = { celloutsig_0_61z, celloutsig_0_47z, celloutsig_0_26z } >>> { celloutsig_0_80z[8:1], celloutsig_0_66z, celloutsig_0_66z };
  assign celloutsig_1_10z = { celloutsig_1_3z, celloutsig_1_2z, celloutsig_1_4z } >>> { celloutsig_1_2z, celloutsig_1_7z, celloutsig_1_5z };
  assign celloutsig_1_19z = { celloutsig_1_13z[12:4], celloutsig_1_5z, celloutsig_1_4z, celloutsig_1_8z } >>> { celloutsig_1_13z[4:1], celloutsig_1_18z, celloutsig_1_16z, 1'h1, celloutsig_1_16z, celloutsig_1_3z, celloutsig_1_6z, 1'h1, celloutsig_1_0z };
  assign celloutsig_0_11z = celloutsig_0_2z[5:1] >>> celloutsig_0_3z[16:12];
  assign celloutsig_0_16z = celloutsig_0_9z[3:0] >>> celloutsig_0_2z[6:3];
  assign celloutsig_0_20z = { celloutsig_0_9z[2], celloutsig_0_13z, celloutsig_0_7z, celloutsig_0_5z, celloutsig_0_18z } >>> { celloutsig_0_9z[6:5], celloutsig_0_17z, celloutsig_0_0z, celloutsig_0_13z };
  assign celloutsig_0_27z = { in_data[76:70], celloutsig_0_6z } >>> celloutsig_0_23z[10:3];
  assign celloutsig_0_29z = { celloutsig_0_16z, celloutsig_0_10z, celloutsig_0_27z, celloutsig_0_12z, celloutsig_0_0z, celloutsig_0_27z, celloutsig_0_28z } >>> { celloutsig_0_22z[12:0], celloutsig_0_25z, celloutsig_0_2z };
  assign celloutsig_0_30z = in_data[43:29] >>> { celloutsig_0_19z, celloutsig_0_12z, celloutsig_0_1z, celloutsig_0_14z };
  assign celloutsig_0_3z = { celloutsig_0_2z, celloutsig_0_2z, celloutsig_0_1z } ^ { in_data[84:70], celloutsig_0_2z, celloutsig_0_0z };
  assign celloutsig_1_13z = { in_data[134:124], celloutsig_1_11z, celloutsig_1_11z } ^ { celloutsig_1_10z[11:7], celloutsig_1_7z, celloutsig_1_4z, celloutsig_1_0z, celloutsig_1_6z, celloutsig_1_11z, celloutsig_1_7z, celloutsig_1_6z, celloutsig_1_8z };
  assign celloutsig_0_1z = { in_data[43:39], celloutsig_0_0z } ^ in_data[68:63];
  assign celloutsig_0_23z = celloutsig_0_22z ^ { celloutsig_0_2z[9:4], celloutsig_0_17z, celloutsig_0_13z, celloutsig_0_19z };
  always_latch
    if (!clkin_data[0]) celloutsig_0_21z = 5'h00;
    else if (celloutsig_1_18z) celloutsig_0_21z = { celloutsig_0_9z[0], celloutsig_0_16z };
  assign { out_data[128], out_data[107:96], out_data[42:32], out_data[9:0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_80z, celloutsig_0_81z };
endmodule
