#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1110-g18392a46)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
S_000001fbf8699070 .scope module, "testbench" "testbench" 2 31;
 .timescale 0 0;
v000001fbf8672910_0 .var "entrada", 4 0;
v000001fbf865b1e0_0 .net "saida", 6 0, v000001fbf86a7360_0;  1 drivers
v000001fbf8699390_0 .var "string", 6 0;
S_000001fbf8699200 .scope module, "utt" "display" 2 38, 2 1 0, S_000001fbf8699070;
 .timescale 0 0;
    .port_info 0 /INPUT 5 "entrada";
    .port_info 1 /OUTPUT 7 "saida";
v000001fbf8672d30_0 .net "entrada", 4 0, v000001fbf8672910_0;  1 drivers
v000001fbf86a7360_0 .var "saida", 6 0;
E_000001fbf8696b10 .event anyedge, v000001fbf8672d30_0;
    .scope S_000001fbf8699200;
T_0 ;
    %wait E_000001fbf8696b10;
    %load/vec4 v000001fbf8672d30_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 5;
    %cmp/u;
    %jmp/1 T_0.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 5;
    %cmp/u;
    %jmp/1 T_0.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 5;
    %cmp/u;
    %jmp/1 T_0.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 5;
    %cmp/u;
    %jmp/1 T_0.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 5;
    %cmp/u;
    %jmp/1 T_0.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 5;
    %cmp/u;
    %jmp/1 T_0.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 5;
    %cmp/u;
    %jmp/1 T_0.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 5;
    %cmp/u;
    %jmp/1 T_0.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 5;
    %cmp/u;
    %jmp/1 T_0.8, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 5;
    %cmp/u;
    %jmp/1 T_0.9, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 5;
    %cmp/u;
    %jmp/1 T_0.10, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 5;
    %cmp/u;
    %jmp/1 T_0.11, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 5;
    %cmp/u;
    %jmp/1 T_0.12, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 5;
    %cmp/u;
    %jmp/1 T_0.13, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 5;
    %cmp/u;
    %jmp/1 T_0.14, 6;
    %dup/vec4;
    %pushi/vec4 15, 0, 5;
    %cmp/u;
    %jmp/1 T_0.15, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 5;
    %cmp/u;
    %jmp/1 T_0.16, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 5;
    %cmp/u;
    %jmp/1 T_0.17, 6;
    %dup/vec4;
    %pushi/vec4 18, 0, 5;
    %cmp/u;
    %jmp/1 T_0.18, 6;
    %dup/vec4;
    %pushi/vec4 19, 0, 5;
    %cmp/u;
    %jmp/1 T_0.19, 6;
    %pushi/vec4 0, 0, 7;
    %store/vec4 v000001fbf86a7360_0, 0, 7;
    %jmp T_0.21;
T_0.0 ;
    %pushi/vec4 42, 0, 7;
    %store/vec4 v000001fbf86a7360_0, 0, 7;
    %jmp T_0.21;
T_0.1 ;
    %pushi/vec4 21, 0, 7;
    %store/vec4 v000001fbf86a7360_0, 0, 7;
    %jmp T_0.21;
T_0.2 ;
    %pushi/vec4 103, 0, 7;
    %store/vec4 v000001fbf86a7360_0, 0, 7;
    %jmp T_0.21;
T_0.3 ;
    %pushi/vec4 55, 0, 7;
    %store/vec4 v000001fbf86a7360_0, 0, 7;
    %jmp T_0.21;
T_0.4 ;
    %pushi/vec4 109, 0, 7;
    %store/vec4 v000001fbf86a7360_0, 0, 7;
    %jmp T_0.21;
T_0.5 ;
    %pushi/vec4 55, 0, 7;
    %store/vec4 v000001fbf86a7360_0, 0, 7;
    %jmp T_0.21;
T_0.6 ;
    %pushi/vec4 60, 0, 7;
    %store/vec4 v000001fbf86a7360_0, 0, 7;
    %jmp T_0.21;
T_0.7 ;
    %pushi/vec4 109, 0, 7;
    %store/vec4 v000001fbf86a7360_0, 0, 7;
    %jmp T_0.21;
T_0.8 ;
    %pushi/vec4 91, 0, 7;
    %store/vec4 v000001fbf86a7360_0, 0, 7;
    %jmp T_0.21;
T_0.9 ;
    %pushi/vec4 5, 0, 7;
    %store/vec4 v000001fbf86a7360_0, 0, 7;
    %jmp T_0.21;
T_0.10 ;
    %pushi/vec4 14, 0, 7;
    %store/vec4 v000001fbf86a7360_0, 0, 7;
    %jmp T_0.21;
T_0.11 ;
    %pushi/vec4 119, 0, 7;
    %store/vec4 v000001fbf86a7360_0, 0, 7;
    %jmp T_0.21;
T_0.12 ;
    %pushi/vec4 6, 0, 7;
    %store/vec4 v000001fbf86a7360_0, 0, 7;
    %jmp T_0.21;
T_0.13 ;
    %pushi/vec4 115, 0, 7;
    %store/vec4 v000001fbf86a7360_0, 0, 7;
    %jmp T_0.21;
T_0.14 ;
    %pushi/vec4 95, 0, 7;
    %store/vec4 v000001fbf86a7360_0, 0, 7;
    %jmp T_0.21;
T_0.15 ;
    %pushi/vec4 126, 0, 7;
    %store/vec4 v000001fbf86a7360_0, 0, 7;
    %jmp T_0.21;
T_0.16 ;
    %pushi/vec4 79, 0, 7;
    %store/vec4 v000001fbf86a7360_0, 0, 7;
    %jmp T_0.21;
T_0.17 ;
    %pushi/vec4 6, 0, 7;
    %store/vec4 v000001fbf86a7360_0, 0, 7;
    %jmp T_0.21;
T_0.18 ;
    %pushi/vec4 55, 0, 7;
    %store/vec4 v000001fbf86a7360_0, 0, 7;
    %jmp T_0.21;
T_0.19 ;
    %pushi/vec4 15, 0, 7;
    %store/vec4 v000001fbf86a7360_0, 0, 7;
    %jmp T_0.21;
T_0.21 ;
    %pop/vec4 1;
    %jmp T_0;
    .thread T_0, $push;
    .scope S_000001fbf8699070;
T_1 ;
    %vpi_call 2 42 "$dumpfile", "tp1.vcd" {0 0 0};
    %vpi_call 2 43 "$dumpvars" {0 0 0};
    %pushi/vec4 0, 0, 5;
    %store/vec4 v000001fbf8672910_0, 0, 5;
    %pushi/vec4 87, 0, 7;
    %store/vec4 v000001fbf8699390_0, 0, 7;
    %delay 1, 0;
    %pushi/vec4 1, 0, 5;
    %store/vec4 v000001fbf8672910_0, 0, 5;
    %pushi/vec4 78, 0, 7;
    %store/vec4 v000001fbf8699390_0, 0, 7;
    %delay 1, 0;
    %pushi/vec4 2, 0, 5;
    %store/vec4 v000001fbf8672910_0, 0, 5;
    %pushi/vec4 80, 0, 7;
    %store/vec4 v000001fbf8699390_0, 0, 7;
    %delay 1, 0;
    %pushi/vec4 3, 0, 5;
    %store/vec4 v000001fbf8672910_0, 0, 5;
    %pushi/vec4 75, 0, 7;
    %store/vec4 v000001fbf8699390_0, 0, 7;
    %delay 1, 0;
    %pushi/vec4 4, 0, 5;
    %store/vec4 v000001fbf8672910_0, 0, 5;
    %pushi/vec4 50, 0, 7;
    %store/vec4 v000001fbf8699390_0, 0, 7;
    %delay 1, 0;
    %pushi/vec4 5, 0, 5;
    %store/vec4 v000001fbf8672910_0, 0, 5;
    %pushi/vec4 88, 0, 7;
    %store/vec4 v000001fbf8699390_0, 0, 7;
    %delay 1, 0;
    %pushi/vec4 6, 0, 5;
    %store/vec4 v000001fbf8672910_0, 0, 5;
    %pushi/vec4 74, 0, 7;
    %store/vec4 v000001fbf8699390_0, 0, 7;
    %delay 1, 0;
    %pushi/vec4 7, 0, 5;
    %store/vec4 v000001fbf8672910_0, 0, 5;
    %pushi/vec4 90, 0, 7;
    %store/vec4 v000001fbf8699390_0, 0, 7;
    %delay 1, 0;
    %pushi/vec4 8, 0, 5;
    %store/vec4 v000001fbf8672910_0, 0, 5;
    %pushi/vec4 83, 0, 7;
    %store/vec4 v000001fbf8699390_0, 0, 7;
    %delay 1, 0;
    %pushi/vec4 9, 0, 5;
    %store/vec4 v000001fbf8672910_0, 0, 5;
    %pushi/vec4 82, 0, 7;
    %store/vec4 v000001fbf8699390_0, 0, 7;
    %delay 1, 0;
    %pushi/vec4 10, 0, 5;
    %store/vec4 v000001fbf8672910_0, 0, 5;
    %pushi/vec4 76, 0, 7;
    %store/vec4 v000001fbf8699390_0, 0, 7;
    %delay 1, 0;
    %pushi/vec4 11, 0, 5;
    %store/vec4 v000001fbf8672910_0, 0, 5;
    %pushi/vec4 65, 0, 7;
    %store/vec4 v000001fbf8699390_0, 0, 7;
    %delay 1, 0;
    %pushi/vec4 12, 0, 5;
    %store/vec4 v000001fbf8672910_0, 0, 5;
    %pushi/vec4 49, 0, 7;
    %store/vec4 v000001fbf8699390_0, 0, 7;
    %delay 1, 0;
    %pushi/vec4 13, 0, 5;
    %store/vec4 v000001fbf8672910_0, 0, 5;
    %pushi/vec4 81, 0, 7;
    %store/vec4 v000001fbf8699390_0, 0, 7;
    %delay 1, 0;
    %pushi/vec4 14, 0, 5;
    %store/vec4 v000001fbf8672910_0, 0, 5;
    %pushi/vec4 54, 0, 7;
    %store/vec4 v000001fbf8699390_0, 0, 7;
    %delay 1, 0;
    %pushi/vec4 15, 0, 5;
    %store/vec4 v000001fbf8672910_0, 0, 5;
    %pushi/vec4 48, 0, 7;
    %store/vec4 v000001fbf8699390_0, 0, 7;
    %delay 1, 0;
    %pushi/vec4 16, 0, 5;
    %store/vec4 v000001fbf8672910_0, 0, 5;
    %pushi/vec4 69, 0, 7;
    %store/vec4 v000001fbf8699390_0, 0, 7;
    %delay 1, 0;
    %pushi/vec4 17, 0, 5;
    %store/vec4 v000001fbf8672910_0, 0, 5;
    %pushi/vec4 73, 0, 7;
    %store/vec4 v000001fbf8699390_0, 0, 7;
    %delay 1, 0;
    %pushi/vec4 18, 0, 5;
    %store/vec4 v000001fbf8672910_0, 0, 5;
    %pushi/vec4 72, 0, 7;
    %store/vec4 v000001fbf8699390_0, 0, 7;
    %delay 1, 0;
    %pushi/vec4 19, 0, 5;
    %store/vec4 v000001fbf8672910_0, 0, 5;
    %pushi/vec4 84, 0, 7;
    %store/vec4 v000001fbf8699390_0, 0, 7;
    %delay 1, 0;
    %pushi/vec4 20, 0, 5;
    %store/vec4 v000001fbf8672910_0, 0, 5;
    %pushi/vec4 45, 0, 7;
    %store/vec4 v000001fbf8699390_0, 0, 7;
    %delay 1, 0;
    %end;
    .thread T_1;
    .scope S_000001fbf8699070;
T_2 ;
    %vpi_call 2 71 "$display", "\012|=================================|" {0 0 0};
    %vpi_call 2 72 "$display", "|   |    |  ENTRADA  ||   SAIDA   |" {0 0 0};
    %vpi_call 2 73 "$display", "|=================================|" {0 0 0};
    %vpi_call 2 74 "$monitor", "| %s | %d |   %4b   ||  %7b  |", v000001fbf8699390_0, v000001fbf8672910_0, v000001fbf8672910_0, v000001fbf865b1e0_0 {0 0 0};
    %delay 21, 0;
    %vpi_call 2 75 "$display", "|=================================|" {0 0 0};
    %vpi_call 2 76 "$display", "Para entradas invalidas (>19 e < 32) a saida sera 0000000.\012" {0 0 0};
    %end;
    .thread T_2;
# The file index is used to find the file name in the following table.
:file_names 3;
    "N/A";
    "<interactive>";
    "tp1.v";
