cocci_test_suite() {
	int __init cocci_id/* drivers/pinctrl/sirf/pinctrl-sirf.c 874 */;
	const char *cocci_id/* drivers/pinctrl/sirf/pinctrl-sirf.c 85 */;
	struct property *cocci_id/* drivers/pinctrl/sirf/pinctrl-sirf.c 84 */;
	struct sirfsoc_pmx *cocci_id/* drivers/pinctrl/sirf/pinctrl-sirf.c 82 */;
	struct pinctrl_map **cocci_id/* drivers/pinctrl/sirf/pinctrl-sirf.c 80 */;
	unsigned *cocci_id/* drivers/pinctrl/sirf/pinctrl-sirf.c 80 */;
	u32 cocci_id/* drivers/pinctrl/sirf/pinctrl-sirf.c 790 */[SIRFSOC_GPIO_NO_OF_BANKS];
	struct device_node *cocci_id/* drivers/pinctrl/sirf/pinctrl-sirf.c 79 */;
	struct gpio_irq_chip *cocci_id/* drivers/pinctrl/sirf/pinctrl-sirf.c 788 */;
	struct platform_device *cocci_id/* drivers/pinctrl/sirf/pinctrl-sirf.c 787 */;
	void __iomem *cocci_id/* drivers/pinctrl/sirf/pinctrl-sirf.c 786 */;
	const unsigned long *cocci_id/* drivers/pinctrl/sirf/pinctrl-sirf.c 768 */;
	const u32 *cocci_id/* drivers/pinctrl/sirf/pinctrl-sirf.c 765 */;
	struct seq_file *cocci_id/* drivers/pinctrl/sirf/pinctrl-sirf.c 73 */;
	struct gpio_chip *cocci_id/* drivers/pinctrl/sirf/pinctrl-sirf.c 649 */;
	const unsigned **cocci_id/* drivers/pinctrl/sirf/pinctrl-sirf.c 64 */;
	struct irq_chip *cocci_id/* drivers/pinctrl/sirf/pinctrl-sirf.c 558 */;
	unsigned int cocci_id/* drivers/pinctrl/sirf/pinctrl-sirf.c 552 */;
	struct irq_desc *cocci_id/* drivers/pinctrl/sirf/pinctrl-sirf.c 550 */;
	struct irq_chip cocci_id/* drivers/pinctrl/sirf/pinctrl-sirf.c 542 */;
	struct sirfsoc_pin_group *cocci_id/* drivers/pinctrl/sirf/pinctrl-sirf.c 48 */;
	unsigned long cocci_id/* drivers/pinctrl/sirf/pinctrl-sirf.c 445 */;
	u32 cocci_id/* drivers/pinctrl/sirf/pinctrl-sirf.c 444 */;
	int cocci_id/* drivers/pinctrl/sirf/pinctrl-sirf.c 442 */;
	struct sirfsoc_gpio_bank *cocci_id/* drivers/pinctrl/sirf/pinctrl-sirf.c 441 */;
	struct sirfsoc_gpio_chip *cocci_id/* drivers/pinctrl/sirf/pinctrl-sirf.c 440 */;
	void cocci_id/* drivers/pinctrl/sirf/pinctrl-sirf.c 440 */;
	struct irq_data *cocci_id/* drivers/pinctrl/sirf/pinctrl-sirf.c 420 */;
	struct sirfsoc_gpio_chip {
		struct of_mm_gpio_chip chip;
		struct sirfsoc_gpio_bank sgpio_bank[SIRFSOC_GPIO_NO_OF_BANKS];
		spinlock_t lock;
	} cocci_id/* drivers/pinctrl/sirf/pinctrl-sirf.c 42 */;
	struct platform_driver cocci_id/* drivers/pinctrl/sirf/pinctrl-sirf.c 392 */;
	const struct dev_pm_ops cocci_id/* drivers/pinctrl/sirf/pinctrl-sirf.c 384 */;
	struct device *cocci_id/* drivers/pinctrl/sirf/pinctrl-sirf.c 361 */;
	struct sirfsoc_gpio_bank {
		int id;
		int parent_irq;
		spinlock_t lock;
	} cocci_id/* drivers/pinctrl/sirf/pinctrl-sirf.c 36 */;
	const struct sirfsoc_pinctrl_data *cocci_id/* drivers/pinctrl/sirf/pinctrl-sirf.c 285 */;
	const struct of_device_id cocci_id/* drivers/pinctrl/sirf/pinctrl-sirf.c 274 */[];
	u32 *cocci_id/* drivers/pinctrl/sirf/pinctrl-sirf.c 263 */;
	const struct of_phandle_args *cocci_id/* drivers/pinctrl/sirf/pinctrl-sirf.c 262 */;
	struct pinctrl_desc cocci_id/* drivers/pinctrl/sirf/pinctrl-sirf.c 239 */;
	const struct pinmux_ops cocci_id/* drivers/pinctrl/sirf/pinctrl-sirf.c 231 */;
	struct pinctrl_gpio_range *cocci_id/* drivers/pinctrl/sirf/pinctrl-sirf.c 212 */;
	unsigned *constcocci_id/* drivers/pinctrl/sirf/pinctrl-sirf.c 204 */;
	const char *const**cocci_id/* drivers/pinctrl/sirf/pinctrl-sirf.c 203 */;
	const struct sirfsoc_muxmask *cocci_id/* drivers/pinctrl/sirf/pinctrl-sirf.c 153 */;
	const struct sirfsoc_padmux *cocci_id/* drivers/pinctrl/sirf/pinctrl-sirf.c 151 */;
	bool cocci_id/* drivers/pinctrl/sirf/pinctrl-sirf.c 148 */;
	struct sirfsoc_pmx_func *cocci_id/* drivers/pinctrl/sirf/pinctrl-sirf.c 144 */;
	const struct pinctrl_ops cocci_id/* drivers/pinctrl/sirf/pinctrl-sirf.c 135 */;
	struct pinctrl_map *cocci_id/* drivers/pinctrl/sirf/pinctrl-sirf.c 130 */;
	unsigned cocci_id/* drivers/pinctrl/sirf/pinctrl-sirf.c 130 */;
	struct pinctrl_dev *cocci_id/* drivers/pinctrl/sirf/pinctrl-sirf.c 129 */;
}
