Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.2 (win64) Build 1909853 Thu Jun 15 18:39:09 MDT 2017
| Date         : Fri Jan 12 13:51:05 2018
| Host         : PHSX-79FJZ32 running 64-bit Service Pack 1  (build 7601)
| Command      : report_timing_summary -warn_on_violation -max_paths 10 -file design_1_wrapper_timing_summary_routed.rpt -rpx design_1_wrapper_timing_summary_routed.rpx
| Design       : design_1_wrapper
| Device       : 7vx485t-ffg1761
| Speed File   : -2  PRODUCTION 1.12 2014-09-11
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 9 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -1.936       -8.992                      8                 5402        0.077        0.000                      0                 5402        1.100        0.000                       0                  1983  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                                                       Waveform(ns)         Period(ns)      Frequency(MHz)
-----                                                       ------------         ----------      --------------
design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK    {0.000 16.666}       33.333          30.000          
design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {0.000 16.666}       33.333          30.000          
sys_diff_clock_clk_p                                        {0.000 2.500}        5.000           200.000         
  clk_processor_design_1_clk_wiz_0_0                        {0.000 5.000}        10.000          100.000         
  clk_slow_design_1_clk_wiz_0_0                             {0.000 5.000}        10.000          100.000         
  clkfbout_design_1_clk_wiz_0_0                             {0.000 2.500}        5.000           200.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                                           WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                                           -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK         14.711        0.000                      0                  222        0.111        0.000                      0                  222       16.024        0.000                       0                   233  
design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE       13.662        0.000                      0                   47        0.289        0.000                      0                   47       16.266        0.000                       0                    40  
sys_diff_clock_clk_p                                                                                                                                                                                          1.100        0.000                       0                     1  
  clk_processor_design_1_clk_wiz_0_0                              3.462        0.000                      0                 5091        0.077        0.000                      0                 5091        4.232        0.000                       0                  1662  
  clk_slow_design_1_clk_wiz_0_0                                  -1.936       -8.992                      8                   42        0.204        0.000                      0                   42        4.600        0.000                       0                    44  
  clkfbout_design_1_clk_wiz_0_0                                                                                                                                                                               3.592        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  To Clock:  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK

Setup :            0  Failing Endpoints,  Worst Slack       14.711ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.111ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       16.024ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             14.711ns  (required time - arrival time)
  Source:                 design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/CE
                            (falling edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall@16.667ns - design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns)
  Data Path Delay:        1.698ns  (logic 0.309ns (18.193%)  route 1.389ns (81.807%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.437ns = ( 21.104 - 16.667 ) 
    Source Clock Delay      (SCD):    5.195ns
    Clock Pessimism Removal (CPR):    0.733ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           3.858     3.858    design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/drck_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.951 r  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.244     5.195    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.PORT_Selector_reg[0]
    SLICE_X85Y157        FDCE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y157        FDCE (Prop_fdce_C_Q)         0.223     5.418 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter_reg[1]/Q
                         net (fo=4, routed)           0.846     6.264    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/tdi_shifter_reg[0][6]
    SLICE_X86Y156        LUT6 (Prop_lut6_I2_O)        0.043     6.307 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native_i_2/O
                         net (fo=1, routed)           0.236     6.543    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native_i_2_n_0
    SLICE_X86Y156        LUT5 (Prop_lut5_I0_O)        0.043     6.586 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native_i_1/O
                         net (fo=1, routed)           0.308     6.894    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/CE
    SLICE_X85Y156        FDRE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/CE
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           3.243    19.910    design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/drck_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    19.993 f  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.111    21.104    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Use_BSCAN.PORT_Selector_reg[0]
    SLICE_X85Y156        FDRE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C  (IS_INVERTED)
                         clock pessimism              0.733    21.837    
                         clock uncertainty           -0.035    21.801    
    SLICE_X85Y156        FDRE (Setup_fdre_C_CE)      -0.197    21.604    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native
  -------------------------------------------------------------------
                         required time                         21.604    
                         arrival time                          -6.894    
  -------------------------------------------------------------------
                         slack                                 14.711    

Slack (MET) :             14.901ns  (required time - arrival time)
  Source:                 design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C
                            (falling edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@33.333ns - design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall@16.667ns)
  Data Path Delay:        1.718ns  (logic 0.314ns (18.274%)  route 1.404ns (81.726%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.439ns = ( 37.772 - 33.333 ) 
    Source Clock Delay      (SCD):    5.195ns = ( 21.862 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.711ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           3.858    20.525    design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/drck_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    20.618 f  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.244    21.862    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Use_BSCAN.PORT_Selector_reg[0]
    SLICE_X85Y156        FDRE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y156        FDRE (Prop_fdre_C_Q)         0.228    22.090 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/Q
                         net (fo=4, routed)           0.707    22.797    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/sync
    SLICE_X85Y157        LUT6 (Prop_lut6_I0_O)        0.043    22.840 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Dbg_Shift_31_INST_0/O
                         net (fo=8, routed)           0.697    23.537    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Shift
    SLICE_X81Y154        LUT3 (Prop_lut3_I0_O)        0.043    23.580 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count[5]_i_1/O
                         net (fo=1, routed)           0.000    23.580    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/p_0_in[5]
    SLICE_X81Y154        FDCE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           3.243    36.576    design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/drck_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    36.659 r  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.113    37.772    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X81Y154        FDCE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[5]/C
                         clock pessimism              0.711    38.483    
                         clock uncertainty           -0.035    38.448    
    SLICE_X81Y154        FDCE (Setup_fdce_C_D)        0.033    38.481    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[5]
  -------------------------------------------------------------------
                         required time                         38.481    
                         arrival time                         -23.580    
  -------------------------------------------------------------------
                         slack                                 14.901    

Slack (MET) :             15.027ns  (required time - arrival time)
  Source:                 design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C
                            (falling edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@33.333ns - design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall@16.667ns)
  Data Path Delay:        1.593ns  (logic 0.314ns (19.709%)  route 1.279ns (80.291%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.439ns = ( 37.772 - 33.333 ) 
    Source Clock Delay      (SCD):    5.195ns = ( 21.862 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.711ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           3.858    20.525    design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/drck_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    20.618 f  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.244    21.862    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Use_BSCAN.PORT_Selector_reg[0]
    SLICE_X85Y156        FDRE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y156        FDRE (Prop_fdre_C_Q)         0.228    22.090 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/Q
                         net (fo=4, routed)           0.707    22.797    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/sync
    SLICE_X85Y157        LUT6 (Prop_lut6_I0_O)        0.043    22.840 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Dbg_Shift_31_INST_0/O
                         net (fo=8, routed)           0.572    23.412    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Shift
    SLICE_X81Y154        LUT2 (Prop_lut2_I0_O)        0.043    23.455 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count[0]_i_1/O
                         net (fo=1, routed)           0.000    23.455    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/p_0_in[0]
    SLICE_X81Y154        FDCE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           3.243    36.576    design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/drck_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    36.659 r  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.113    37.772    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X81Y154        FDCE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[0]/C
                         clock pessimism              0.711    38.483    
                         clock uncertainty           -0.035    38.448    
    SLICE_X81Y154        FDCE (Setup_fdce_C_D)        0.034    38.482    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[0]
  -------------------------------------------------------------------
                         required time                         38.482    
                         arrival time                         -23.455    
  -------------------------------------------------------------------
                         slack                                 15.027    

Slack (MET) :             15.043ns  (required time - arrival time)
  Source:                 design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C
                            (falling edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@33.333ns - design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall@16.667ns)
  Data Path Delay:        1.601ns  (logic 0.322ns (20.110%)  route 1.279ns (79.890%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.439ns = ( 37.772 - 33.333 ) 
    Source Clock Delay      (SCD):    5.195ns = ( 21.862 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.711ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           3.858    20.525    design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/drck_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    20.618 f  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.244    21.862    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Use_BSCAN.PORT_Selector_reg[0]
    SLICE_X85Y156        FDRE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y156        FDRE (Prop_fdre_C_Q)         0.228    22.090 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/Q
                         net (fo=4, routed)           0.707    22.797    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/sync
    SLICE_X85Y157        LUT6 (Prop_lut6_I0_O)        0.043    22.840 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Dbg_Shift_31_INST_0/O
                         net (fo=8, routed)           0.572    23.412    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Shift
    SLICE_X81Y154        LUT3 (Prop_lut3_I2_O)        0.051    23.463 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count[1]_i_1/O
                         net (fo=1, routed)           0.000    23.463    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count[1]_i_1_n_0
    SLICE_X81Y154        FDCE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           3.243    36.576    design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/drck_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    36.659 r  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.113    37.772    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X81Y154        FDCE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[1]/C
                         clock pessimism              0.711    38.483    
                         clock uncertainty           -0.035    38.448    
    SLICE_X81Y154        FDCE (Setup_fdce_C_D)        0.058    38.506    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[1]
  -------------------------------------------------------------------
                         required time                         38.506    
                         arrival time                         -23.463    
  -------------------------------------------------------------------
                         slack                                 15.043    

Slack (MET) :             15.107ns  (required time - arrival time)
  Source:                 design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C
                            (falling edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@33.333ns - design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall@16.667ns)
  Data Path Delay:        1.513ns  (logic 0.314ns (20.750%)  route 1.199ns (79.250%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.439ns = ( 37.772 - 33.333 ) 
    Source Clock Delay      (SCD):    5.195ns = ( 21.862 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.711ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           3.858    20.525    design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/drck_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    20.618 f  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.244    21.862    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Use_BSCAN.PORT_Selector_reg[0]
    SLICE_X85Y156        FDRE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y156        FDRE (Prop_fdre_C_Q)         0.228    22.090 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/Q
                         net (fo=4, routed)           0.707    22.797    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/sync
    SLICE_X85Y157        LUT6 (Prop_lut6_I0_O)        0.043    22.840 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Dbg_Shift_31_INST_0/O
                         net (fo=8, routed)           0.492    23.332    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Shift
    SLICE_X81Y154        LUT4 (Prop_lut4_I3_O)        0.043    23.375 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count[6]_i_1/O
                         net (fo=1, routed)           0.000    23.375    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count[6]_i_1_n_0
    SLICE_X81Y154        FDCE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           3.243    36.576    design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/drck_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    36.659 r  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.113    37.772    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X81Y154        FDCE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[6]/C
                         clock pessimism              0.711    38.483    
                         clock uncertainty           -0.035    38.448    
    SLICE_X81Y154        FDCE (Setup_fdce_C_D)        0.034    38.482    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[6]
  -------------------------------------------------------------------
                         required time                         38.482    
                         arrival time                         -23.375    
  -------------------------------------------------------------------
                         slack                                 15.107    

Slack (MET) :             15.126ns  (required time - arrival time)
  Source:                 design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C
                            (falling edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@33.333ns - design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall@16.667ns)
  Data Path Delay:        1.518ns  (logic 0.319ns (21.011%)  route 1.199ns (78.989%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.439ns = ( 37.772 - 33.333 ) 
    Source Clock Delay      (SCD):    5.195ns = ( 21.862 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.711ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           3.858    20.525    design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/drck_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    20.618 f  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.244    21.862    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Use_BSCAN.PORT_Selector_reg[0]
    SLICE_X85Y156        FDRE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y156        FDRE (Prop_fdre_C_Q)         0.228    22.090 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/Q
                         net (fo=4, routed)           0.707    22.797    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/sync
    SLICE_X85Y157        LUT6 (Prop_lut6_I0_O)        0.043    22.840 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Dbg_Shift_31_INST_0/O
                         net (fo=8, routed)           0.492    23.332    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Shift
    SLICE_X81Y154        LUT5 (Prop_lut5_I0_O)        0.048    23.380 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count[7]_i_1/O
                         net (fo=1, routed)           0.000    23.380    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/p_0_in[7]
    SLICE_X81Y154        FDCE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           3.243    36.576    design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/drck_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    36.659 r  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.113    37.772    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X81Y154        FDCE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[7]/C
                         clock pessimism              0.711    38.483    
                         clock uncertainty           -0.035    38.448    
    SLICE_X81Y154        FDCE (Setup_fdce_C_D)        0.058    38.506    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[7]
  -------------------------------------------------------------------
                         required time                         38.506    
                         arrival time                         -23.380    
  -------------------------------------------------------------------
                         slack                                 15.126    

Slack (MET) :             15.137ns  (required time - arrival time)
  Source:                 design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C
                            (falling edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@33.333ns - design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall@16.667ns)
  Data Path Delay:        1.483ns  (logic 0.314ns (21.173%)  route 1.169ns (78.827%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.439ns = ( 37.772 - 33.333 ) 
    Source Clock Delay      (SCD):    5.195ns = ( 21.862 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.711ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           3.858    20.525    design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/drck_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    20.618 f  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.244    21.862    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Use_BSCAN.PORT_Selector_reg[0]
    SLICE_X85Y156        FDRE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y156        FDRE (Prop_fdre_C_Q)         0.228    22.090 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/Q
                         net (fo=4, routed)           0.707    22.797    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/sync
    SLICE_X85Y157        LUT6 (Prop_lut6_I0_O)        0.043    22.840 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Dbg_Shift_31_INST_0/O
                         net (fo=8, routed)           0.462    23.302    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Shift
    SLICE_X80Y154        LUT4 (Prop_lut4_I0_O)        0.043    23.345 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count[2]_i_1/O
                         net (fo=1, routed)           0.000    23.345    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/p_0_in[2]
    SLICE_X80Y154        FDCE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           3.243    36.576    design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/drck_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    36.659 r  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.113    37.772    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X80Y154        FDCE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[2]/C
                         clock pessimism              0.711    38.483    
                         clock uncertainty           -0.035    38.448    
    SLICE_X80Y154        FDCE (Setup_fdce_C_D)        0.034    38.482    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[2]
  -------------------------------------------------------------------
                         required time                         38.482    
                         arrival time                         -23.345    
  -------------------------------------------------------------------
                         slack                                 15.137    

Slack (MET) :             15.152ns  (required time - arrival time)
  Source:                 design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C
                            (falling edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@33.333ns - design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall@16.667ns)
  Data Path Delay:        1.492ns  (logic 0.323ns (21.648%)  route 1.169ns (78.352%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.439ns = ( 37.772 - 33.333 ) 
    Source Clock Delay      (SCD):    5.195ns = ( 21.862 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.711ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           3.858    20.525    design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/drck_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    20.618 f  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.244    21.862    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Use_BSCAN.PORT_Selector_reg[0]
    SLICE_X85Y156        FDRE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y156        FDRE (Prop_fdre_C_Q)         0.228    22.090 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/Q
                         net (fo=4, routed)           0.707    22.797    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/sync
    SLICE_X85Y157        LUT6 (Prop_lut6_I0_O)        0.043    22.840 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Dbg_Shift_31_INST_0/O
                         net (fo=8, routed)           0.462    23.302    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Shift
    SLICE_X80Y154        LUT5 (Prop_lut5_I0_O)        0.052    23.354 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count[3]_i_1/O
                         net (fo=1, routed)           0.000    23.354    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/p_0_in[3]
    SLICE_X80Y154        FDCE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           3.243    36.576    design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/drck_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    36.659 r  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.113    37.772    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X80Y154        FDCE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[3]/C
                         clock pessimism              0.711    38.483    
                         clock uncertainty           -0.035    38.448    
    SLICE_X80Y154        FDCE (Setup_fdce_C_D)        0.058    38.506    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[3]
  -------------------------------------------------------------------
                         required time                         38.506    
                         arrival time                         -23.354    
  -------------------------------------------------------------------
                         slack                                 15.152    

Slack (MET) :             15.268ns  (required time - arrival time)
  Source:                 design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C
                            (falling edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@33.333ns - design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall@16.667ns)
  Data Path Delay:        1.352ns  (logic 0.314ns (23.224%)  route 1.038ns (76.775%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.439ns = ( 37.772 - 33.333 ) 
    Source Clock Delay      (SCD):    5.195ns = ( 21.862 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.711ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           3.858    20.525    design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/drck_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    20.618 f  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.244    21.862    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Use_BSCAN.PORT_Selector_reg[0]
    SLICE_X85Y156        FDRE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y156        FDRE (Prop_fdre_C_Q)         0.228    22.090 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/Q
                         net (fo=4, routed)           0.707    22.797    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/sync
    SLICE_X85Y157        LUT6 (Prop_lut6_I0_O)        0.043    22.840 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Dbg_Shift_31_INST_0/O
                         net (fo=8, routed)           0.331    23.171    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Shift
    SLICE_X80Y154        LUT6 (Prop_lut6_I0_O)        0.043    23.214 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count[4]_i_1/O
                         net (fo=1, routed)           0.000    23.214    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/p_0_in[4]
    SLICE_X80Y154        FDCE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           3.243    36.576    design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/drck_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    36.659 r  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.113    37.772    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X80Y154        FDCE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[4]/C
                         clock pessimism              0.711    38.483    
                         clock uncertainty           -0.035    38.448    
    SLICE_X80Y154        FDCE (Setup_fdce_C_D)        0.034    38.482    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[4]
  -------------------------------------------------------------------
                         required time                         38.482    
                         arrival time                         -23.214    
  -------------------------------------------------------------------
                         slack                                 15.268    

Slack (MET) :             15.628ns  (required time - arrival time)
  Source:                 design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C
                            (falling edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.mb_instr_overrun_reg/D
                            (rising edge-triggered cell FDCE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@33.333ns - design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall@16.667ns)
  Data Path Delay:        1.011ns  (logic 0.314ns (31.074%)  route 0.697ns (68.926%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.436ns = ( 37.769 - 33.333 ) 
    Source Clock Delay      (SCD):    5.195ns = ( 21.862 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.733ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           3.858    20.525    design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/drck_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    20.618 f  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.244    21.862    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Use_BSCAN.PORT_Selector_reg[0]
    SLICE_X85Y156        FDRE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y156        FDRE (Prop_fdre_C_Q)         0.228    22.090 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/Q
                         net (fo=4, routed)           0.334    22.424    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/sync
    SLICE_X85Y158        LUT6 (Prop_lut6_I4_O)        0.043    22.467 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.mb_instr_overrun_i_3/O
                         net (fo=2, routed)           0.363    22.829    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/p_22_out__0
    SLICE_X85Y158        LUT6 (Prop_lut6_I1_O)        0.043    22.872 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.mb_instr_overrun_i_1/O
                         net (fo=1, routed)           0.000    22.872    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I_n_30
    SLICE_X85Y158        FDCE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.mb_instr_overrun_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           3.243    36.576    design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/drck_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    36.659 r  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.110    37.769    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.PORT_Selector_reg[0]
    SLICE_X85Y158        FDCE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.mb_instr_overrun_reg/C
                         clock pessimism              0.733    38.502    
                         clock uncertainty           -0.035    38.467    
    SLICE_X85Y158        FDCE (Setup_fdce_C_D)        0.033    38.500    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.mb_instr_overrun_reg
  -------------------------------------------------------------------
                         required time                         38.500    
                         arrival time                         -22.872    
  -------------------------------------------------------------------
                         slack                                 15.628    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.111ns  (arrival time - required time)
  Source:                 design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[25]/C
                            (rising edge-triggered cell FDPE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[12]_srl13_MDM_Core_I1_Use_BSCAN.Config_Reg_reg_c_11/D
                            (rising edge-triggered cell SRL16E clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns - design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns)
  Data Path Delay:        0.186ns  (logic 0.091ns (48.876%)  route 0.095ns (51.124%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.178ns
    Source Clock Delay      (SCD):    2.609ns
    Clock Pessimism Removal (CPR):    0.558ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           2.029     2.029    design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/drck_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.055 r  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         0.554     2.609    design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[0]_0
    SLICE_X79Y162        FDPE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y162        FDPE (Prop_fdpe_C_Q)         0.091     2.700 r  design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[25]/Q
                         net (fo=1, routed)           0.095     2.796    design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg_n_0_[25]
    SLICE_X78Y162        SRL16E                                       r  design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[12]_srl13_MDM_Core_I1_Use_BSCAN.Config_Reg_reg_c_11/D
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           2.395     2.395    design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/drck_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     2.425 r  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         0.753     3.178    design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[0]_0
    SLICE_X78Y162        SRL16E                                       r  design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[12]_srl13_MDM_Core_I1_Use_BSCAN.Config_Reg_reg_c_11/CLK
                         clock pessimism             -0.558     2.620    
    SLICE_X78Y162        SRL16E (Hold_srl16e_CLK_D)
                                                      0.064     2.684    design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[12]_srl13_MDM_Core_I1_Use_BSCAN.Config_Reg_reg_c_11
  -------------------------------------------------------------------
                         required time                         -2.684    
                         arrival time                           2.796    
  -------------------------------------------------------------------
                         slack                                  0.111    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg_c_3/C
                            (rising edge-triggered cell FDCE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg_c_4/D
                            (rising edge-triggered cell FDCE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns - design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns)
  Data Path Delay:        0.165ns  (logic 0.100ns (60.700%)  route 0.065ns (39.300%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.180ns
    Source Clock Delay      (SCD):    2.610ns
    Clock Pessimism Removal (CPR):    0.559ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           2.029     2.029    design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/drck_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.055 r  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         0.555     2.610    design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[0]_0
    SLICE_X82Y161        FDCE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg_c_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y161        FDCE (Prop_fdce_C_Q)         0.100     2.710 r  design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg_c_3/Q
                         net (fo=2, routed)           0.065     2.775    design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg_c_3_n_0
    SLICE_X83Y161        FDCE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg_c_4/D
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           2.395     2.395    design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/drck_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     2.425 r  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         0.755     3.180    design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[0]_0
    SLICE_X83Y161        FDCE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg_c_4/C
                         clock pessimism             -0.559     2.621    
    SLICE_X83Y161        FDCE (Hold_fdce_C_D)         0.032     2.653    design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg_c_4
  -------------------------------------------------------------------
                         required time                         -2.653    
                         arrival time                           2.775    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg[28]/C
                            (rising edge-triggered cell FDCE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[27]/D
                            (rising edge-triggered cell FDCE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns - design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns)
  Data Path Delay:        0.378ns  (logic 0.091ns (24.075%)  route 0.287ns (75.925%))
  Logic Levels:           0  
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.253ns
    Source Clock Delay      (SCD):    2.613ns
    Clock Pessimism Removal (CPR):    0.378ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           2.029     2.029    design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/drck_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.055 r  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         0.558     2.613    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X80Y150        FDCE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y150        FDCE (Prop_fdce_C_Q)         0.091     2.704 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg[28]/Q
                         net (fo=3, routed)           0.287     2.991    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg_n_0_[28]
    SLICE_X78Y141        FDCE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           2.395     2.395    design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/drck_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     2.425 r  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         0.828     3.253    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X78Y141        FDCE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[27]/C
                         clock pessimism             -0.378     2.875    
    SLICE_X78Y141        FDCE (Hold_fdce_C_D)        -0.006     2.869    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[27]
  -------------------------------------------------------------------
                         required time                         -2.869    
                         arrival time                           2.991    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.128ns  (arrival time - required time)
  Source:                 design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg[31]/C
                            (rising edge-triggered cell FDCE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[30]/D
                            (rising edge-triggered cell FDCE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns - design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns)
  Data Path Delay:        0.394ns  (logic 0.091ns (23.078%)  route 0.303ns (76.922%))
  Logic Levels:           0  
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.253ns
    Source Clock Delay      (SCD):    2.613ns
    Clock Pessimism Removal (CPR):    0.378ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           2.029     2.029    design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/drck_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.055 r  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         0.558     2.613    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X80Y150        FDCE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y150        FDCE (Prop_fdce_C_Q)         0.091     2.704 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg[31]/Q
                         net (fo=3, routed)           0.303     3.008    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg_n_0_[31]
    SLICE_X76Y141        FDCE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           2.395     2.395    design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/drck_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     2.425 r  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         0.828     3.253    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X76Y141        FDCE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[30]/C
                         clock pessimism             -0.378     2.875    
    SLICE_X76Y141        FDCE (Hold_fdce_C_D)         0.004     2.879    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[30]
  -------------------------------------------------------------------
                         required time                         -2.879    
                         arrival time                           3.008    
  -------------------------------------------------------------------
                         slack                                  0.128    

Slack (MET) :             0.132ns  (arrival time - required time)
  Source:                 design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Dbg_Instr_TCK_reg/C
                            (rising edge-triggered cell FDCE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[12]/CE
                            (rising edge-triggered cell FDCE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns - design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns)
  Data Path Delay:        0.406ns  (logic 0.100ns (24.629%)  route 0.306ns (75.371%))
  Logic Levels:           0  
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.254ns
    Source Clock Delay      (SCD):    2.612ns
    Clock Pessimism Removal (CPR):    0.378ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           2.029     2.029    design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/drck_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.055 r  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         0.557     2.612    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X80Y155        FDCE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Dbg_Instr_TCK_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y155        FDCE (Prop_fdce_C_Q)         0.100     2.712 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Dbg_Instr_TCK_reg/Q
                         net (fo=33, routed)          0.306     3.018    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/New_Dbg_Instr_TCK
    SLICE_X77Y145        FDCE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[12]/CE
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           2.395     2.395    design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/drck_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     2.425 r  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         0.829     3.254    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X77Y145        FDCE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[12]/C
                         clock pessimism             -0.378     2.876    
    SLICE_X77Y145        FDCE (Hold_fdce_C_CE)        0.010     2.886    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[12]
  -------------------------------------------------------------------
                         required time                         -2.886    
                         arrival time                           3.018    
  -------------------------------------------------------------------
                         slack                                  0.132    

Slack (MET) :             0.132ns  (arrival time - required time)
  Source:                 design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Dbg_Instr_TCK_reg/C
                            (rising edge-triggered cell FDCE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[20]/CE
                            (rising edge-triggered cell FDCE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns - design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns)
  Data Path Delay:        0.406ns  (logic 0.100ns (24.629%)  route 0.306ns (75.371%))
  Logic Levels:           0  
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.254ns
    Source Clock Delay      (SCD):    2.612ns
    Clock Pessimism Removal (CPR):    0.378ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           2.029     2.029    design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/drck_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.055 r  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         0.557     2.612    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X80Y155        FDCE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Dbg_Instr_TCK_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y155        FDCE (Prop_fdce_C_Q)         0.100     2.712 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Dbg_Instr_TCK_reg/Q
                         net (fo=33, routed)          0.306     3.018    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/New_Dbg_Instr_TCK
    SLICE_X77Y145        FDCE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[20]/CE
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           2.395     2.395    design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/drck_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     2.425 r  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         0.829     3.254    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X77Y145        FDCE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[20]/C
                         clock pessimism             -0.378     2.876    
    SLICE_X77Y145        FDCE (Hold_fdce_C_CE)        0.010     2.886    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[20]
  -------------------------------------------------------------------
                         required time                         -2.886    
                         arrival time                           3.018    
  -------------------------------------------------------------------
                         slack                                  0.132    

Slack (MET) :             0.132ns  (arrival time - required time)
  Source:                 design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Dbg_Instr_TCK_reg/C
                            (rising edge-triggered cell FDCE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[21]/CE
                            (rising edge-triggered cell FDCE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns - design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns)
  Data Path Delay:        0.406ns  (logic 0.100ns (24.629%)  route 0.306ns (75.371%))
  Logic Levels:           0  
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.254ns
    Source Clock Delay      (SCD):    2.612ns
    Clock Pessimism Removal (CPR):    0.378ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           2.029     2.029    design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/drck_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.055 r  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         0.557     2.612    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X80Y155        FDCE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Dbg_Instr_TCK_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y155        FDCE (Prop_fdce_C_Q)         0.100     2.712 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Dbg_Instr_TCK_reg/Q
                         net (fo=33, routed)          0.306     3.018    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/New_Dbg_Instr_TCK
    SLICE_X77Y145        FDCE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[21]/CE
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           2.395     2.395    design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/drck_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     2.425 r  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         0.829     3.254    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X77Y145        FDCE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[21]/C
                         clock pessimism             -0.378     2.876    
    SLICE_X77Y145        FDCE (Hold_fdce_C_CE)        0.010     2.886    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[21]
  -------------------------------------------------------------------
                         required time                         -2.886    
                         arrival time                           3.018    
  -------------------------------------------------------------------
                         slack                                  0.132    

Slack (MET) :             0.132ns  (arrival time - required time)
  Source:                 design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Dbg_Instr_TCK_reg/C
                            (rising edge-triggered cell FDCE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[25]/CE
                            (rising edge-triggered cell FDCE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns - design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns)
  Data Path Delay:        0.406ns  (logic 0.100ns (24.629%)  route 0.306ns (75.371%))
  Logic Levels:           0  
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.254ns
    Source Clock Delay      (SCD):    2.612ns
    Clock Pessimism Removal (CPR):    0.378ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           2.029     2.029    design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/drck_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.055 r  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         0.557     2.612    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X80Y155        FDCE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Dbg_Instr_TCK_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y155        FDCE (Prop_fdce_C_Q)         0.100     2.712 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Dbg_Instr_TCK_reg/Q
                         net (fo=33, routed)          0.306     3.018    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/New_Dbg_Instr_TCK
    SLICE_X77Y145        FDCE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[25]/CE
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           2.395     2.395    design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/drck_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     2.425 r  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         0.829     3.254    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X77Y145        FDCE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[25]/C
                         clock pessimism             -0.378     2.876    
    SLICE_X77Y145        FDCE (Hold_fdce_C_CE)        0.010     2.886    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[25]
  -------------------------------------------------------------------
                         required time                         -2.886    
                         arrival time                           3.018    
  -------------------------------------------------------------------
                         slack                                  0.132    

Slack (MET) :             0.132ns  (arrival time - required time)
  Source:                 design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Dbg_Instr_TCK_reg/C
                            (rising edge-triggered cell FDCE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[29]/CE
                            (rising edge-triggered cell FDCE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns - design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns)
  Data Path Delay:        0.406ns  (logic 0.100ns (24.629%)  route 0.306ns (75.371%))
  Logic Levels:           0  
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.254ns
    Source Clock Delay      (SCD):    2.612ns
    Clock Pessimism Removal (CPR):    0.378ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           2.029     2.029    design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/drck_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.055 r  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         0.557     2.612    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X80Y155        FDCE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Dbg_Instr_TCK_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y155        FDCE (Prop_fdce_C_Q)         0.100     2.712 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Dbg_Instr_TCK_reg/Q
                         net (fo=33, routed)          0.306     3.018    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/New_Dbg_Instr_TCK
    SLICE_X77Y145        FDCE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[29]/CE
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           2.395     2.395    design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/drck_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     2.425 r  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         0.829     3.254    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X77Y145        FDCE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[29]/C
                         clock pessimism             -0.378     2.876    
    SLICE_X77Y145        FDCE (Hold_fdce_C_CE)        0.010     2.886    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[29]
  -------------------------------------------------------------------
                         required time                         -2.886    
                         arrival time                           3.018    
  -------------------------------------------------------------------
                         slack                                  0.132    

Slack (MET) :             0.135ns  (arrival time - required time)
  Source:                 design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns - design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns)
  Data Path Delay:        0.210ns  (logic 0.100ns (47.696%)  route 0.110ns (52.304%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.254ns
    Source Clock Delay      (SCD):    2.663ns
    Clock Pessimism Removal (CPR):    0.558ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           2.029     2.029    design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/drck_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.055 r  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         0.608     2.663    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X77Y140        FDCE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y140        FDCE (Prop_fdce_C_Q)         0.100     2.763 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg[10]/Q
                         net (fo=2, routed)           0.110     2.873    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg_n_0_[10]
    SLICE_X74Y140        FDCE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           2.395     2.395    design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/drck_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     2.425 r  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         0.829     3.254    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X74Y140        FDCE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg[9]/C
                         clock pessimism             -0.558     2.696    
    SLICE_X74Y140        FDCE (Hold_fdce_C_D)         0.042     2.738    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg[9]
  -------------------------------------------------------------------
                         required time                         -2.738    
                         arrival time                           2.873    
  -------------------------------------------------------------------
                         slack                                  0.135    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
Waveform(ns):       { 0.000 16.667 }
Period(ns):         33.333
Sources:            { design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK }

Check Type        Corner  Lib Pin     Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I      n/a            1.409         33.333      31.925     BUFGCTRL_X0Y0  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/I
Min Period        n/a     FDCE/C      n/a            0.750         33.333      32.583     SLICE_X85Y160  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_status_reg[12]/C
Min Period        n/a     FDCE/C      n/a            0.750         33.333      32.583     SLICE_X85Y160  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_status_reg[14]/C
Min Period        n/a     FDCE/C      n/a            0.750         33.333      32.583     SLICE_X83Y159  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_status_reg[1]/C
Min Period        n/a     FDCE/C      n/a            0.750         33.333      32.583     SLICE_X88Y159  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.count_reg[3]/C
Min Period        n/a     FDCE/C      n/a            0.750         33.333      32.583     SLICE_X84Y159  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.sample_1_reg[14]/C
Min Period        n/a     FDCE/C      n/a            0.750         33.333      32.583     SLICE_X84Y159  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.sample_1_reg[15]/C
Min Period        n/a     FDCE/C      n/a            0.750         33.333      32.583     SLICE_X82Y159  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.sample_reg[14]/C
Min Period        n/a     FDCE/C      n/a            0.750         33.333      32.583     SLICE_X80Y154  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/shift_Count_reg[3]/C
Min Period        n/a     FDCE/C      n/a            0.750         33.333      32.583     SLICE_X86Y157  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter_reg[7]/C
Low Pulse Width   Slow    SRL16E/CLK  n/a            0.642         16.666      16.024     SLICE_X78Y157  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Config_SRL16E.SRL16E_1/Use_unisim.MB_SRL16E_I1/CLK
Low Pulse Width   Slow    SRL16E/CLK  n/a            0.642         16.666      16.024     SLICE_X78Y157  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Config_SRL16E.SRL16E_2/Use_unisim.MB_SRL16E_I1/CLK
Low Pulse Width   Slow    SRL16E/CLK  n/a            0.642         16.666      16.024     SLICE_X78Y157  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_ID_SRL16E.SRL16E_ID_2/Use_unisim.MB_SRL16E_I1/CLK
Low Pulse Width   Fast    SRL16E/CLK  n/a            0.642         16.667      16.024     SLICE_X78Y154  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_ID_SRL16E.SRL16E_ID_1/Use_unisim.MB_SRL16E_I1/CLK
Low Pulse Width   Fast    SRL16E/CLK  n/a            0.642         16.667      16.024     SLICE_X78Y154  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.SRL16E_1/Use_unisim.MB_SRL16E_I1/CLK
Low Pulse Width   Fast    SRL16E/CLK  n/a            0.642         16.667      16.024     SLICE_X78Y153  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.SRL16E_3/Use_unisim.MB_SRL16E_I1/CLK
Low Pulse Width   Fast    SRL16E/CLK  n/a            0.642         16.667      16.024     SLICE_X78Y153  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.SRL16E_4/Use_unisim.MB_SRL16E_I1/CLK
Low Pulse Width   Fast    SRL16E/CLK  n/a            0.642         16.667      16.024     SLICE_X78Y153  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.The_Cache_Addresses[1].SRL16E_Cache_I/Use_unisim.MB_SRL16E_I1/CLK
Low Pulse Width   Fast    SRL16E/CLK  n/a            0.642         16.667      16.024     SLICE_X78Y153  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.The_Cache_Addresses[2].SRL16E_Cache_I/Use_unisim.MB_SRL16E_I1/CLK
Low Pulse Width   Fast    SRL16E/CLK  n/a            0.642         16.667      16.024     SLICE_X78Y154  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.The_Cache_Addresses[5].SRL16E_Cache_I/Use_unisim.MB_SRL16E_I1/CLK
High Pulse Width  Fast    SRL16E/CLK  n/a            0.642         16.666      16.024     SLICE_X78Y157  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Config_SRL16E.SRL16E_1/Use_unisim.MB_SRL16E_I1/CLK
High Pulse Width  Fast    SRL16E/CLK  n/a            0.642         16.666      16.024     SLICE_X78Y157  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Config_SRL16E.SRL16E_2/Use_unisim.MB_SRL16E_I1/CLK
High Pulse Width  Fast    SRL16E/CLK  n/a            0.642         16.666      16.024     SLICE_X78Y154  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_ID_SRL16E.SRL16E_ID_1/Use_unisim.MB_SRL16E_I1/CLK
High Pulse Width  Fast    SRL16E/CLK  n/a            0.642         16.666      16.024     SLICE_X78Y157  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_ID_SRL16E.SRL16E_ID_2/Use_unisim.MB_SRL16E_I1/CLK
High Pulse Width  Fast    SRL16E/CLK  n/a            0.642         16.666      16.024     SLICE_X78Y162  design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[12]_srl13_MDM_Core_I1_Use_BSCAN.Config_Reg_reg_c_11/CLK
High Pulse Width  Fast    SRL16E/CLK  n/a            0.642         16.666      16.024     SLICE_X78Y162  design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[28]_srl2_MDM_Core_I1_Use_BSCAN.Config_Reg_reg_c_0/CLK
High Pulse Width  Fast    SRL16E/CLK  n/a            0.642         16.666      16.024     SLICE_X78Y162  design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[5]_srl4_MDM_Core_I1_Use_BSCAN.Config_Reg_reg_c_2/CLK
High Pulse Width  Fast    SRL16E/CLK  n/a            0.642         16.666      16.024     SLICE_X78Y154  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.SRL16E_1/Use_unisim.MB_SRL16E_I1/CLK
High Pulse Width  Fast    SRL16E/CLK  n/a            0.642         16.666      16.024     SLICE_X78Y153  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.SRL16E_3/Use_unisim.MB_SRL16E_I1/CLK
High Pulse Width  Fast    SRL16E/CLK  n/a            0.642         16.666      16.024     SLICE_X78Y153  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.SRL16E_4/Use_unisim.MB_SRL16E_I1/CLK



---------------------------------------------------------------------------------------------------
From Clock:  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  To Clock:  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE

Setup :            0  Failing Endpoints,  Worst Slack       13.662ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.289ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       16.266ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             13.662ns  (required time - arrival time)
  Source:                 design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C
                            (falling edge-triggered cell FDCE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[3]/CE
                            (rising edge-triggered cell FDCE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@33.333ns - design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        2.097ns  (logic 0.390ns (18.596%)  route 1.707ns (81.404%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.625ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.239ns = ( 35.572 - 33.333 ) 
    Source Clock Delay      (SCD):    3.254ns = ( 19.920 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.390ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=40, routed)          3.254    19.920    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/CLK
    SLICE_X86Y156        FDCE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y156        FDCE (Prop_fdce_C_Q)         0.165    20.085 f  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/Q
                         net (fo=17, routed)          0.532    20.618    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Q_0
    SLICE_X85Y156        LUT3 (Prop_lut3_I1_O)        0.043    20.661 f  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[5]_INST_0/O
                         net (fo=3, routed)           0.363    21.024    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En[5]
    SLICE_X85Y156        LUT4 (Prop_lut4_I1_O)        0.050    21.074 f  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.dbg_wakeup_i_i_3/O
                         net (fo=4, routed)           0.327    21.401    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.command_reg_reg[1]_0
    SLICE_X84Y155        LUT5 (Prop_lut5_I0_O)        0.132    21.533 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.dbg_wakeup_i_i_1/O
                         net (fo=9, routed)           0.484    22.017    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En
    SLICE_X82Y150        FDCE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=40, routed)          2.239    35.572    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X82Y150        FDCE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[3]/C
                         clock pessimism              0.390    35.962    
                         clock uncertainty           -0.035    35.927    
    SLICE_X82Y150        FDCE (Setup_fdce_C_CE)      -0.247    35.680    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         35.680    
                         arrival time                         -22.017    
  -------------------------------------------------------------------
                         slack                                 13.662    

Slack (MET) :             13.682ns  (required time - arrival time)
  Source:                 design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C
                            (falling edge-triggered cell FDCE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@33.333ns - design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        2.174ns  (logic 0.390ns (17.941%)  route 1.784ns (82.059%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.529ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.321ns = ( 35.654 - 33.333 ) 
    Source Clock Delay      (SCD):    3.254ns = ( 19.920 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.404ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=40, routed)          3.254    19.920    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/CLK
    SLICE_X86Y156        FDCE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y156        FDCE (Prop_fdce_C_Q)         0.165    20.085 f  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/Q
                         net (fo=17, routed)          0.532    20.618    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Q_0
    SLICE_X85Y156        LUT3 (Prop_lut3_I1_O)        0.043    20.661 f  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[5]_INST_0/O
                         net (fo=3, routed)           0.363    21.024    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En[5]
    SLICE_X85Y156        LUT4 (Prop_lut4_I1_O)        0.050    21.074 f  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.dbg_wakeup_i_i_3/O
                         net (fo=4, routed)           0.327    21.401    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.command_reg_reg[1]_0
    SLICE_X84Y155        LUT5 (Prop_lut5_I0_O)        0.132    21.533 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.dbg_wakeup_i_i_1/O
                         net (fo=9, routed)           0.561    22.094    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En
    SLICE_X81Y150        FDCE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=40, routed)          2.321    35.654    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X81Y150        FDCE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[0]/C
                         clock pessimism              0.404    36.058    
                         clock uncertainty           -0.035    36.023    
    SLICE_X81Y150        FDCE (Setup_fdce_C_CE)      -0.247    35.776    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         35.776    
                         arrival time                         -22.094    
  -------------------------------------------------------------------
                         slack                                 13.682    

Slack (MET) :             13.682ns  (required time - arrival time)
  Source:                 design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C
                            (falling edge-triggered cell FDCE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[4]/CE
                            (rising edge-triggered cell FDCE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@33.333ns - design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        2.174ns  (logic 0.390ns (17.941%)  route 1.784ns (82.059%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.529ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.321ns = ( 35.654 - 33.333 ) 
    Source Clock Delay      (SCD):    3.254ns = ( 19.920 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.404ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=40, routed)          3.254    19.920    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/CLK
    SLICE_X86Y156        FDCE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y156        FDCE (Prop_fdce_C_Q)         0.165    20.085 f  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/Q
                         net (fo=17, routed)          0.532    20.618    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Q_0
    SLICE_X85Y156        LUT3 (Prop_lut3_I1_O)        0.043    20.661 f  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[5]_INST_0/O
                         net (fo=3, routed)           0.363    21.024    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En[5]
    SLICE_X85Y156        LUT4 (Prop_lut4_I1_O)        0.050    21.074 f  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.dbg_wakeup_i_i_3/O
                         net (fo=4, routed)           0.327    21.401    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.command_reg_reg[1]_0
    SLICE_X84Y155        LUT5 (Prop_lut5_I0_O)        0.132    21.533 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.dbg_wakeup_i_i_1/O
                         net (fo=9, routed)           0.561    22.094    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En
    SLICE_X81Y150        FDCE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=40, routed)          2.321    35.654    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X81Y150        FDCE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[4]/C
                         clock pessimism              0.404    36.058    
                         clock uncertainty           -0.035    36.023    
    SLICE_X81Y150        FDCE (Setup_fdce_C_CE)      -0.247    35.776    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[4]
  -------------------------------------------------------------------
                         required time                         35.776    
                         arrival time                         -22.094    
  -------------------------------------------------------------------
                         slack                                 13.682    

Slack (MET) :             13.682ns  (required time - arrival time)
  Source:                 design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C
                            (falling edge-triggered cell FDCE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[5]/CE
                            (rising edge-triggered cell FDCE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@33.333ns - design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        2.174ns  (logic 0.390ns (17.941%)  route 1.784ns (82.059%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.529ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.321ns = ( 35.654 - 33.333 ) 
    Source Clock Delay      (SCD):    3.254ns = ( 19.920 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.404ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=40, routed)          3.254    19.920    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/CLK
    SLICE_X86Y156        FDCE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y156        FDCE (Prop_fdce_C_Q)         0.165    20.085 f  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/Q
                         net (fo=17, routed)          0.532    20.618    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Q_0
    SLICE_X85Y156        LUT3 (Prop_lut3_I1_O)        0.043    20.661 f  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[5]_INST_0/O
                         net (fo=3, routed)           0.363    21.024    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En[5]
    SLICE_X85Y156        LUT4 (Prop_lut4_I1_O)        0.050    21.074 f  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.dbg_wakeup_i_i_3/O
                         net (fo=4, routed)           0.327    21.401    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.command_reg_reg[1]_0
    SLICE_X84Y155        LUT5 (Prop_lut5_I0_O)        0.132    21.533 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.dbg_wakeup_i_i_1/O
                         net (fo=9, routed)           0.561    22.094    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En
    SLICE_X81Y150        FDCE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=40, routed)          2.321    35.654    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X81Y150        FDCE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[5]/C
                         clock pessimism              0.404    36.058    
                         clock uncertainty           -0.035    36.023    
    SLICE_X81Y150        FDCE (Setup_fdce_C_CE)      -0.247    35.776    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[5]
  -------------------------------------------------------------------
                         required time                         35.776    
                         arrival time                         -22.094    
  -------------------------------------------------------------------
                         slack                                 13.682    

Slack (MET) :             13.682ns  (required time - arrival time)
  Source:                 design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C
                            (falling edge-triggered cell FDCE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[8]/CE
                            (rising edge-triggered cell FDCE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@33.333ns - design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        2.174ns  (logic 0.390ns (17.941%)  route 1.784ns (82.059%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.529ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.321ns = ( 35.654 - 33.333 ) 
    Source Clock Delay      (SCD):    3.254ns = ( 19.920 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.404ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=40, routed)          3.254    19.920    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/CLK
    SLICE_X86Y156        FDCE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y156        FDCE (Prop_fdce_C_Q)         0.165    20.085 f  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/Q
                         net (fo=17, routed)          0.532    20.618    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Q_0
    SLICE_X85Y156        LUT3 (Prop_lut3_I1_O)        0.043    20.661 f  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[5]_INST_0/O
                         net (fo=3, routed)           0.363    21.024    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En[5]
    SLICE_X85Y156        LUT4 (Prop_lut4_I1_O)        0.050    21.074 f  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.dbg_wakeup_i_i_3/O
                         net (fo=4, routed)           0.327    21.401    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.command_reg_reg[1]_0
    SLICE_X84Y155        LUT5 (Prop_lut5_I0_O)        0.132    21.533 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.dbg_wakeup_i_i_1/O
                         net (fo=9, routed)           0.561    22.094    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En
    SLICE_X81Y150        FDCE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=40, routed)          2.321    35.654    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X81Y150        FDCE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[8]/C
                         clock pessimism              0.404    36.058    
                         clock uncertainty           -0.035    36.023    
    SLICE_X81Y150        FDCE (Setup_fdce_C_CE)      -0.247    35.776    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[8]
  -------------------------------------------------------------------
                         required time                         35.776    
                         arrival time                         -22.094    
  -------------------------------------------------------------------
                         slack                                 13.682    

Slack (MET) :             13.700ns  (required time - arrival time)
  Source:                 design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C
                            (falling edge-triggered cell FDCE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.continue_from_brk_TClk_reg/CE
                            (rising edge-triggered cell FDCE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@33.333ns - design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        1.999ns  (logic 0.390ns (19.510%)  route 1.609ns (80.490%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.685ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.165ns = ( 35.498 - 33.333 ) 
    Source Clock Delay      (SCD):    3.254ns = ( 19.920 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.404ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=40, routed)          3.254    19.920    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/CLK
    SLICE_X86Y156        FDCE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y156        FDCE (Prop_fdce_C_Q)         0.165    20.085 f  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/Q
                         net (fo=17, routed)          0.532    20.618    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Q_0
    SLICE_X85Y156        LUT3 (Prop_lut3_I1_O)        0.043    20.661 f  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[5]_INST_0/O
                         net (fo=3, routed)           0.363    21.024    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En[5]
    SLICE_X85Y156        LUT4 (Prop_lut4_I1_O)        0.050    21.074 f  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.dbg_wakeup_i_i_3/O
                         net (fo=4, routed)           0.327    21.401    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.command_reg_reg[1]_0
    SLICE_X84Y155        LUT5 (Prop_lut5_I0_O)        0.132    21.533 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.dbg_wakeup_i_i_1/O
                         net (fo=9, routed)           0.386    21.919    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En
    SLICE_X84Y151        FDCE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.continue_from_brk_TClk_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=40, routed)          2.165    35.498    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X84Y151        FDCE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.continue_from_brk_TClk_reg/C
                         clock pessimism              0.404    35.902    
                         clock uncertainty           -0.035    35.866    
    SLICE_X84Y151        FDCE (Setup_fdce_C_CE)      -0.247    35.619    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.continue_from_brk_TClk_reg
  -------------------------------------------------------------------
                         required time                         35.619    
                         arrival time                         -21.919    
  -------------------------------------------------------------------
                         slack                                 13.700    

Slack (MET) :             13.771ns  (required time - arrival time)
  Source:                 design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C
                            (falling edge-triggered cell FDCE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.single_Step_TClk_reg/CE
                            (rising edge-triggered cell FDCE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@33.333ns - design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        2.085ns  (logic 0.390ns (18.707%)  route 1.695ns (81.293%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.529ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.321ns = ( 35.654 - 33.333 ) 
    Source Clock Delay      (SCD):    3.254ns = ( 19.920 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.404ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=40, routed)          3.254    19.920    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/CLK
    SLICE_X86Y156        FDCE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y156        FDCE (Prop_fdce_C_Q)         0.165    20.085 f  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/Q
                         net (fo=17, routed)          0.532    20.618    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Q_0
    SLICE_X85Y156        LUT3 (Prop_lut3_I1_O)        0.043    20.661 f  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[5]_INST_0/O
                         net (fo=3, routed)           0.363    21.024    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En[5]
    SLICE_X85Y156        LUT4 (Prop_lut4_I1_O)        0.050    21.074 f  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.dbg_wakeup_i_i_3/O
                         net (fo=4, routed)           0.327    21.401    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.command_reg_reg[1]_0
    SLICE_X84Y155        LUT5 (Prop_lut5_I0_O)        0.132    21.533 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.dbg_wakeup_i_i_1/O
                         net (fo=9, routed)           0.472    22.005    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En
    SLICE_X82Y151        FDCE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.single_Step_TClk_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=40, routed)          2.321    35.654    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X82Y151        FDCE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.single_Step_TClk_reg/C
                         clock pessimism              0.404    36.058    
                         clock uncertainty           -0.035    36.023    
    SLICE_X82Y151        FDCE (Setup_fdce_C_CE)      -0.247    35.776    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.single_Step_TClk_reg
  -------------------------------------------------------------------
                         required time                         35.776    
                         arrival time                         -22.005    
  -------------------------------------------------------------------
                         slack                                 13.771    

Slack (MET) :             13.828ns  (required time - arrival time)
  Source:                 design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C
                            (falling edge-triggered cell FDCE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.command_reg_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@33.333ns - design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        2.128ns  (logic 0.390ns (18.331%)  route 1.738ns (81.669%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.428ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.393ns = ( 35.726 - 33.333 ) 
    Source Clock Delay      (SCD):    3.254ns = ( 19.920 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.432ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=40, routed)          3.254    19.920    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/CLK
    SLICE_X86Y156        FDCE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y156        FDCE (Prop_fdce_C_Q)         0.165    20.085 f  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/Q
                         net (fo=17, routed)          0.532    20.618    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Q_0
    SLICE_X85Y156        LUT3 (Prop_lut3_I1_O)        0.043    20.661 f  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[5]_INST_0/O
                         net (fo=3, routed)           0.363    21.024    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En[5]
    SLICE_X85Y156        LUT4 (Prop_lut4_I1_O)        0.050    21.074 f  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.dbg_wakeup_i_i_3/O
                         net (fo=4, routed)           0.545    21.619    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.command_reg_reg[1]_0
    SLICE_X82Y155        LUT5 (Prop_lut5_I4_O)        0.132    21.751 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.command_reg[0]_i_1/O
                         net (fo=2, routed)           0.297    22.048    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Command_Reg_En
    SLICE_X82Y153        FDCE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.command_reg_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=40, routed)          2.393    35.726    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X82Y153        FDCE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.command_reg_reg[0]/C
                         clock pessimism              0.432    36.158    
                         clock uncertainty           -0.035    36.123    
    SLICE_X82Y153        FDCE (Setup_fdce_C_CE)      -0.247    35.876    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.command_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         35.876    
                         arrival time                         -22.048    
  -------------------------------------------------------------------
                         slack                                 13.828    

Slack (MET) :             13.828ns  (required time - arrival time)
  Source:                 design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C
                            (falling edge-triggered cell FDCE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.command_reg_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@33.333ns - design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        2.128ns  (logic 0.390ns (18.331%)  route 1.738ns (81.669%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.428ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.393ns = ( 35.726 - 33.333 ) 
    Source Clock Delay      (SCD):    3.254ns = ( 19.920 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.432ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=40, routed)          3.254    19.920    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/CLK
    SLICE_X86Y156        FDCE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y156        FDCE (Prop_fdce_C_Q)         0.165    20.085 f  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/Q
                         net (fo=17, routed)          0.532    20.618    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Q_0
    SLICE_X85Y156        LUT3 (Prop_lut3_I1_O)        0.043    20.661 f  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[5]_INST_0/O
                         net (fo=3, routed)           0.363    21.024    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En[5]
    SLICE_X85Y156        LUT4 (Prop_lut4_I1_O)        0.050    21.074 f  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.dbg_wakeup_i_i_3/O
                         net (fo=4, routed)           0.545    21.619    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.command_reg_reg[1]_0
    SLICE_X82Y155        LUT5 (Prop_lut5_I4_O)        0.132    21.751 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.command_reg[0]_i_1/O
                         net (fo=2, routed)           0.297    22.048    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Command_Reg_En
    SLICE_X82Y153        FDCE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.command_reg_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=40, routed)          2.393    35.726    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X82Y153        FDCE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.command_reg_reg[1]/C
                         clock pessimism              0.432    36.158    
                         clock uncertainty           -0.035    36.123    
    SLICE_X82Y153        FDCE (Setup_fdce_C_CE)      -0.247    35.876    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.command_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         35.876    
                         arrival time                         -22.048    
  -------------------------------------------------------------------
                         slack                                 13.828    

Slack (MET) :             14.218ns  (required time - arrival time)
  Source:                 design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C
                            (falling edge-triggered cell FDCE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.normal_stop_TClk_reg/CE
                            (rising edge-triggered cell FDCE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@33.333ns - design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        1.816ns  (logic 0.390ns (21.476%)  route 1.426ns (78.524%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.350ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.456ns = ( 35.789 - 33.333 ) 
    Source Clock Delay      (SCD):    3.254ns = ( 19.920 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.448ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=40, routed)          3.254    19.920    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/CLK
    SLICE_X86Y156        FDCE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y156        FDCE (Prop_fdce_C_Q)         0.165    20.085 f  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/Q
                         net (fo=17, routed)          0.532    20.618    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Q_0
    SLICE_X85Y156        LUT3 (Prop_lut3_I1_O)        0.043    20.661 f  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[5]_INST_0/O
                         net (fo=3, routed)           0.363    21.024    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En[5]
    SLICE_X85Y156        LUT4 (Prop_lut4_I1_O)        0.050    21.074 f  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.dbg_wakeup_i_i_3/O
                         net (fo=4, routed)           0.327    21.401    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.command_reg_reg[1]_0
    SLICE_X84Y155        LUT5 (Prop_lut5_I0_O)        0.132    21.533 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.dbg_wakeup_i_i_1/O
                         net (fo=9, routed)           0.203    21.736    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En
    SLICE_X84Y154        FDCE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.normal_stop_TClk_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=40, routed)          2.456    35.789    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X84Y154        FDCE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.normal_stop_TClk_reg/C
                         clock pessimism              0.448    36.237    
                         clock uncertainty           -0.035    36.202    
    SLICE_X84Y154        FDCE (Setup_fdce_C_CE)      -0.247    35.955    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.normal_stop_TClk_reg
  -------------------------------------------------------------------
                         required time                         35.955    
                         arrival time                         -21.736    
  -------------------------------------------------------------------
                         slack                                 14.218    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.289ns  (arrival time - required time)
  Source:                 design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[3]/C
                            (falling edge-triggered cell FDCE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[0]/CE
                            (falling edge-triggered cell FDCE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns - design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        0.594ns  (logic 0.107ns (18.006%)  route 0.487ns (81.994%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.321ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.010ns = ( 18.676 - 16.667 ) 
    Source Clock Delay      (SCD):    1.465ns = ( 18.131 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.224ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=40, routed)          1.465    18.131    design_1_i/mdm_1/U0/MDM_Core_I1/CLK
    SLICE_X90Y156        FDCE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[3]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y156        FDCE (Prop_fdce_C_Q)         0.079    18.210 f  design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[3]/Q
                         net (fo=7, routed)           0.248    18.458    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.PORT_Selector_reg[3][3]
    SLICE_X88Y156        LUT5 (Prop_lut5_I3_O)        0.028    18.486 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1/O
                         net (fo=9, routed)           0.239    18.725    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1_n_0
    SLICE_X87Y157        FDCE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=40, routed)          2.010    18.676    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X87Y157        FDCE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[0]/C  (IS_INVERTED)
                         clock pessimism             -0.224    18.452    
    SLICE_X87Y157        FDCE (Hold_fdce_C_CE)       -0.016    18.436    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[0]
  -------------------------------------------------------------------
                         required time                        -18.436    
                         arrival time                          18.725    
  -------------------------------------------------------------------
                         slack                                  0.289    

Slack (MET) :             0.289ns  (arrival time - required time)
  Source:                 design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[3]/C
                            (falling edge-triggered cell FDCE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[1]/CE
                            (falling edge-triggered cell FDCE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns - design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        0.594ns  (logic 0.107ns (18.006%)  route 0.487ns (81.994%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.321ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.010ns = ( 18.676 - 16.667 ) 
    Source Clock Delay      (SCD):    1.465ns = ( 18.131 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.224ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=40, routed)          1.465    18.131    design_1_i/mdm_1/U0/MDM_Core_I1/CLK
    SLICE_X90Y156        FDCE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[3]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y156        FDCE (Prop_fdce_C_Q)         0.079    18.210 f  design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[3]/Q
                         net (fo=7, routed)           0.248    18.458    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.PORT_Selector_reg[3][3]
    SLICE_X88Y156        LUT5 (Prop_lut5_I3_O)        0.028    18.486 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1/O
                         net (fo=9, routed)           0.239    18.725    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1_n_0
    SLICE_X87Y157        FDCE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=40, routed)          2.010    18.676    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X87Y157        FDCE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[1]/C  (IS_INVERTED)
                         clock pessimism             -0.224    18.452    
    SLICE_X87Y157        FDCE (Hold_fdce_C_CE)       -0.016    18.436    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[1]
  -------------------------------------------------------------------
                         required time                        -18.436    
                         arrival time                          18.725    
  -------------------------------------------------------------------
                         slack                                  0.289    

Slack (MET) :             0.289ns  (arrival time - required time)
  Source:                 design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[3]/C
                            (falling edge-triggered cell FDCE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[4]/CE
                            (falling edge-triggered cell FDCE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns - design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        0.594ns  (logic 0.107ns (18.006%)  route 0.487ns (81.994%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.321ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.010ns = ( 18.676 - 16.667 ) 
    Source Clock Delay      (SCD):    1.465ns = ( 18.131 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.224ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=40, routed)          1.465    18.131    design_1_i/mdm_1/U0/MDM_Core_I1/CLK
    SLICE_X90Y156        FDCE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[3]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y156        FDCE (Prop_fdce_C_Q)         0.079    18.210 f  design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[3]/Q
                         net (fo=7, routed)           0.248    18.458    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.PORT_Selector_reg[3][3]
    SLICE_X88Y156        LUT5 (Prop_lut5_I3_O)        0.028    18.486 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1/O
                         net (fo=9, routed)           0.239    18.725    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1_n_0
    SLICE_X87Y157        FDCE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=40, routed)          2.010    18.676    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X87Y157        FDCE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[4]/C  (IS_INVERTED)
                         clock pessimism             -0.224    18.452    
    SLICE_X87Y157        FDCE (Hold_fdce_C_CE)       -0.016    18.436    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[4]
  -------------------------------------------------------------------
                         required time                        -18.436    
                         arrival time                          18.725    
  -------------------------------------------------------------------
                         slack                                  0.289    

Slack (MET) :             0.289ns  (arrival time - required time)
  Source:                 design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[3]/C
                            (falling edge-triggered cell FDCE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[5]/CE
                            (falling edge-triggered cell FDCE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns - design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        0.594ns  (logic 0.107ns (18.006%)  route 0.487ns (81.994%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.321ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.010ns = ( 18.676 - 16.667 ) 
    Source Clock Delay      (SCD):    1.465ns = ( 18.131 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.224ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=40, routed)          1.465    18.131    design_1_i/mdm_1/U0/MDM_Core_I1/CLK
    SLICE_X90Y156        FDCE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[3]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y156        FDCE (Prop_fdce_C_Q)         0.079    18.210 f  design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[3]/Q
                         net (fo=7, routed)           0.248    18.458    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.PORT_Selector_reg[3][3]
    SLICE_X88Y156        LUT5 (Prop_lut5_I3_O)        0.028    18.486 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1/O
                         net (fo=9, routed)           0.239    18.725    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1_n_0
    SLICE_X87Y157        FDCE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=40, routed)          2.010    18.676    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X87Y157        FDCE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[5]/C  (IS_INVERTED)
                         clock pessimism             -0.224    18.452    
    SLICE_X87Y157        FDCE (Hold_fdce_C_CE)       -0.016    18.436    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[5]
  -------------------------------------------------------------------
                         required time                        -18.436    
                         arrival time                          18.725    
  -------------------------------------------------------------------
                         slack                                  0.289    

Slack (MET) :             0.289ns  (arrival time - required time)
  Source:                 design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[3]/C
                            (falling edge-triggered cell FDCE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[6]/CE
                            (falling edge-triggered cell FDCE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns - design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        0.594ns  (logic 0.107ns (18.006%)  route 0.487ns (81.994%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.321ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.010ns = ( 18.676 - 16.667 ) 
    Source Clock Delay      (SCD):    1.465ns = ( 18.131 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.224ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=40, routed)          1.465    18.131    design_1_i/mdm_1/U0/MDM_Core_I1/CLK
    SLICE_X90Y156        FDCE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[3]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y156        FDCE (Prop_fdce_C_Q)         0.079    18.210 f  design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[3]/Q
                         net (fo=7, routed)           0.248    18.458    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.PORT_Selector_reg[3][3]
    SLICE_X88Y156        LUT5 (Prop_lut5_I3_O)        0.028    18.486 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1/O
                         net (fo=9, routed)           0.239    18.725    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1_n_0
    SLICE_X87Y157        FDCE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=40, routed)          2.010    18.676    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X87Y157        FDCE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[6]/C  (IS_INVERTED)
                         clock pessimism             -0.224    18.452    
    SLICE_X87Y157        FDCE (Hold_fdce_C_CE)       -0.016    18.436    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[6]
  -------------------------------------------------------------------
                         required time                        -18.436    
                         arrival time                          18.725    
  -------------------------------------------------------------------
                         slack                                  0.289    

Slack (MET) :             0.289ns  (arrival time - required time)
  Source:                 design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[3]/C
                            (falling edge-triggered cell FDCE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[7]/CE
                            (falling edge-triggered cell FDCE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns - design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        0.594ns  (logic 0.107ns (18.006%)  route 0.487ns (81.994%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.321ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.010ns = ( 18.676 - 16.667 ) 
    Source Clock Delay      (SCD):    1.465ns = ( 18.131 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.224ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=40, routed)          1.465    18.131    design_1_i/mdm_1/U0/MDM_Core_I1/CLK
    SLICE_X90Y156        FDCE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[3]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y156        FDCE (Prop_fdce_C_Q)         0.079    18.210 f  design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[3]/Q
                         net (fo=7, routed)           0.248    18.458    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.PORT_Selector_reg[3][3]
    SLICE_X88Y156        LUT5 (Prop_lut5_I3_O)        0.028    18.486 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1/O
                         net (fo=9, routed)           0.239    18.725    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1_n_0
    SLICE_X87Y157        FDCE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=40, routed)          2.010    18.676    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X87Y157        FDCE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[7]/C  (IS_INVERTED)
                         clock pessimism             -0.224    18.452    
    SLICE_X87Y157        FDCE (Hold_fdce_C_CE)       -0.016    18.436    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[7]
  -------------------------------------------------------------------
                         required time                        -18.436    
                         arrival time                          18.725    
  -------------------------------------------------------------------
                         slack                                  0.289    

Slack (MET) :             0.347ns  (arrival time - required time)
  Source:                 design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[3]/C
                            (falling edge-triggered cell FDCE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[2]/CE
                            (falling edge-triggered cell FDCE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns - design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        0.593ns  (logic 0.107ns (18.036%)  route 0.486ns (81.964%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.951ns = ( 18.618 - 16.667 ) 
    Source Clock Delay      (SCD):    1.465ns = ( 18.131 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.224ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=40, routed)          1.465    18.131    design_1_i/mdm_1/U0/MDM_Core_I1/CLK
    SLICE_X90Y156        FDCE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[3]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y156        FDCE (Prop_fdce_C_Q)         0.079    18.210 f  design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[3]/Q
                         net (fo=7, routed)           0.248    18.458    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.PORT_Selector_reg[3][3]
    SLICE_X88Y156        LUT5 (Prop_lut5_I3_O)        0.028    18.486 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1/O
                         net (fo=9, routed)           0.238    18.724    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1_n_0
    SLICE_X87Y155        FDCE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=40, routed)          1.951    18.618    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X87Y155        FDCE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[2]/C  (IS_INVERTED)
                         clock pessimism             -0.224    18.394    
    SLICE_X87Y155        FDCE (Hold_fdce_C_CE)       -0.016    18.378    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[2]
  -------------------------------------------------------------------
                         required time                        -18.378    
                         arrival time                          18.724    
  -------------------------------------------------------------------
                         slack                                  0.347    

Slack (MET) :             0.347ns  (arrival time - required time)
  Source:                 design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[3]/C
                            (falling edge-triggered cell FDCE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[3]/CE
                            (falling edge-triggered cell FDCE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns - design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        0.593ns  (logic 0.107ns (18.036%)  route 0.486ns (81.964%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.951ns = ( 18.618 - 16.667 ) 
    Source Clock Delay      (SCD):    1.465ns = ( 18.131 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.224ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=40, routed)          1.465    18.131    design_1_i/mdm_1/U0/MDM_Core_I1/CLK
    SLICE_X90Y156        FDCE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[3]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y156        FDCE (Prop_fdce_C_Q)         0.079    18.210 f  design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[3]/Q
                         net (fo=7, routed)           0.248    18.458    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.PORT_Selector_reg[3][3]
    SLICE_X88Y156        LUT5 (Prop_lut5_I3_O)        0.028    18.486 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1/O
                         net (fo=9, routed)           0.238    18.724    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1_n_0
    SLICE_X87Y155        FDCE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=40, routed)          1.951    18.618    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X87Y155        FDCE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[3]/C  (IS_INVERTED)
                         clock pessimism             -0.224    18.394    
    SLICE_X87Y155        FDCE (Hold_fdce_C_CE)       -0.016    18.378    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[3]
  -------------------------------------------------------------------
                         required time                        -18.378    
                         arrival time                          18.724    
  -------------------------------------------------------------------
                         slack                                  0.347    

Slack (MET) :             0.441ns  (arrival time - required time)
  Source:                 design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/completion_ctrl_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/completion_ctrl_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@0.000ns - design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@0.000ns)
  Data Path Delay:        0.475ns  (logic 0.107ns (22.535%)  route 0.368ns (77.465%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.061ns
    Source Clock Delay      (SCD):    1.731ns
    Clock Pessimism Removal (CPR):    0.330ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=40, routed)          1.731     1.731    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X86Y158        FDCE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/completion_ctrl_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y158        FDCE (Prop_fdce_C_Q)         0.079     1.810 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/completion_ctrl_reg[0]/Q
                         net (fo=2, routed)           0.368     2.178    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/completion_ctrl
    SLICE_X86Y158        LUT3 (Prop_lut3_I2_O)        0.028     2.206 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/completion_ctrl[0]_i_1/O
                         net (fo=1, routed)           0.000     2.206    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I_n_37
    SLICE_X86Y158        FDCE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/completion_ctrl_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=40, routed)          2.061     2.061    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X86Y158        FDCE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/completion_ctrl_reg[0]/C
                         clock pessimism             -0.330     1.731    
    SLICE_X86Y158        FDCE (Hold_fdce_C_D)         0.034     1.765    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/completion_ctrl_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.765    
                         arrival time                           2.206    
  -------------------------------------------------------------------
                         slack                                  0.441    

Slack (MET) :             0.469ns  (arrival time - required time)
  Source:                 design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_SYS_Rst_i_reg/C
                            (rising edge-triggered cell FDCE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_SYS_Rst_i_reg/D
                            (rising edge-triggered cell FDCE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@0.000ns - design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@0.000ns)
  Data Path Delay:        0.518ns  (logic 0.139ns (26.853%)  route 0.379ns (73.147%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.136ns
    Source Clock Delay      (SCD):    1.794ns
    Clock Pessimism Removal (CPR):    0.342ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=40, routed)          1.794     1.794    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X84Y157        FDCE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_SYS_Rst_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y157        FDCE (Prop_fdce_C_Q)         0.070     1.864 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_SYS_Rst_i_reg/Q
                         net (fo=2, routed)           0.379     2.243    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Debug_SYS_Rst
    SLICE_X84Y157        LUT3 (Prop_lut3_I2_O)        0.069     2.312 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Debug_SYS_Rst_i_i_1/O
                         net (fo=1, routed)           0.000     2.312    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I_n_35
    SLICE_X84Y157        FDCE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_SYS_Rst_i_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=40, routed)          2.136     2.136    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X84Y157        FDCE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_SYS_Rst_i_reg/C
                         clock pessimism             -0.342     1.794    
    SLICE_X84Y157        FDCE (Hold_fdce_C_D)         0.049     1.843    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_SYS_Rst_i_reg
  -------------------------------------------------------------------
                         required time                         -1.843    
                         arrival time                           2.312    
  -------------------------------------------------------------------
                         slack                                  0.469    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
Waveform(ns):       { 0.000 16.667 }
Period(ns):         33.333
Sources:            { design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE }

Check Type        Corner  Lib Pin   Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     FDCE/C    n/a            0.750         33.333      32.583     SLICE_X84Y157  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_SYS_Rst_i_reg/C
Min Period        n/a     FDCE/C    n/a            0.750         33.333      32.583     SLICE_X87Y157  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[6]/C
Min Period        n/a     FDCE/C    n/a            0.750         33.333      32.583     SLICE_X87Y157  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[7]/C
Min Period        n/a     FDCE/C    n/a            0.750         33.333      32.583     SLICE_X87Y156  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[4]/C
Min Period        n/a     FDCE/C    n/a            0.750         33.333      32.583     SLICE_X87Y156  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[5]/C
Min Period        n/a     FDCE/C    n/a            0.750         33.333      32.583     SLICE_X87Y156  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[6]/C
Min Period        n/a     FDCE/C    n/a            0.750         33.333      32.583     SLICE_X87Y156  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[7]/C
Min Period        n/a     FDCE/C    n/a            0.700         33.333      32.633     SLICE_X84Y157  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_Rst_i_reg/C
Min Period        n/a     FDCE/C    n/a            0.700         33.333      32.633     SLICE_X86Y156  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C
Min Period        n/a     FDCE/C    n/a            0.700         33.333      32.633     SLICE_X87Y157  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[0]/C
Low Pulse Width   Fast    FDCE/C    n/a            0.400         16.666      16.266     SLICE_X84Y157  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_SYS_Rst_i_reg/C
Low Pulse Width   Fast    FDCE/C    n/a            0.400         16.666      16.266     SLICE_X87Y156  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[4]/C
Low Pulse Width   Fast    FDCE/C    n/a            0.400         16.666      16.266     SLICE_X87Y156  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[5]/C
Low Pulse Width   Fast    FDCE/C    n/a            0.400         16.666      16.266     SLICE_X87Y156  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[6]/C
Low Pulse Width   Fast    FDCE/C    n/a            0.400         16.666      16.266     SLICE_X87Y156  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[7]/C
Low Pulse Width   Slow    FDCE/C    n/a            0.400         16.667      16.267     SLICE_X84Y157  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_SYS_Rst_i_reg/C
Low Pulse Width   Slow    FDCE/C    n/a            0.400         16.667      16.267     SLICE_X87Y157  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[6]/C
Low Pulse Width   Fast    FDCE/C    n/a            0.400         16.667      16.267     SLICE_X87Y157  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[6]/C
Low Pulse Width   Slow    FDCE/C    n/a            0.400         16.667      16.267     SLICE_X87Y157  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[7]/C
Low Pulse Width   Fast    FDCE/C    n/a            0.400         16.667      16.267     SLICE_X87Y157  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[7]/C
High Pulse Width  Slow    FDPE/PRE  n/a            0.400         16.667      16.267     SLICE_X88Y157  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/sel_n_reg/PRE
High Pulse Width  Fast    FDPE/PRE  n/a            0.400         16.667      16.267     SLICE_X88Y157  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/sel_n_reg/PRE
High Pulse Width  Fast    FDCE/C    n/a            0.350         16.666      16.316     SLICE_X86Y156  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C
High Pulse Width  Fast    FDCE/C    n/a            0.350         16.666      16.316     SLICE_X87Y155  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[2]/C
High Pulse Width  Fast    FDCE/C    n/a            0.350         16.666      16.316     SLICE_X87Y155  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[3]/C
High Pulse Width  Fast    FDCE/C    n/a            0.350         16.666      16.316     SLICE_X90Y156  design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[0]/C
High Pulse Width  Fast    FDCE/C    n/a            0.350         16.666      16.316     SLICE_X90Y156  design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[1]/C
High Pulse Width  Fast    FDCE/C    n/a            0.350         16.666      16.316     SLICE_X90Y156  design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[2]/C
High Pulse Width  Fast    FDCE/C    n/a            0.350         16.666      16.316     SLICE_X90Y156  design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[3]/C
High Pulse Width  Slow    FDCE/C    n/a            0.350         16.666      16.316     SLICE_X84Y151  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.continue_from_brk_TClk_reg/C



---------------------------------------------------------------------------------------------------
From Clock:  sys_diff_clock_clk_p
  To Clock:  sys_diff_clock_clk_p

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        1.100ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_diff_clock_clk_p
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { sys_diff_clock_clk_p }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.071         5.000       3.929      MMCME2_ADV_X1Y5  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       5.000       95.000     MMCME2_ADV_X1Y5  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            1.400         2.500       1.100      MMCME2_ADV_X1Y5  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            1.400         2.500       1.100      MMCME2_ADV_X1Y5  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            1.400         2.500       1.100      MMCME2_ADV_X1Y5  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            1.400         2.500       1.100      MMCME2_ADV_X1Y5  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_processor_design_1_clk_wiz_0_0
  To Clock:  clk_processor_design_1_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack        3.462ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.077ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.232ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.462ns  (required time - arrival time)
  Source:                 design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Gen_Mux_Select_LUT6[1].Gen_Sel_DFF/Using_FPGA.Native/C
                            (rising edge-triggered cell FDRE clocked by clk_processor_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ADDRBWRADDR[12]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_processor_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_processor_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_processor_design_1_clk_wiz_0_0 rise@10.000ns - clk_processor_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        6.228ns  (logic 0.836ns (13.423%)  route 5.392ns (86.577%))
  Logic Levels:           6  (CARRY4=4 LUT2=1 LUT3=1)
  Clock Path Skew:        0.173ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.339ns = ( 8.661 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.235ns
    Clock Pessimism Removal (CPR):    -0.723ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_processor_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.954     0.954 r  design_1_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     2.035    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.309    -5.274 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.697    -3.577    design_1_i/clk_wiz_0/inst/clk_processor_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093    -3.484 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1660, routed)        1.249    -2.235    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Gen_Mux_Select_LUT6[1].Gen_Sel_DFF/Clk
    SLICE_X78Y155        FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Gen_Mux_Select_LUT6[1].Gen_Sel_DFF/Using_FPGA.Native/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y155        FDRE (Prop_fdre_C_Q)         0.259    -1.976 f  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Gen_Mux_Select_LUT6[1].Gen_Sel_DFF/Using_FPGA.Native/Q
                         net (fo=82, routed)          2.006     0.029    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Gen_Mux_Select_LUT6[1].Gen_Sel_DFF/addr[0]
    SLICE_X71Y145        LUT2 (Prop_lut2_I0_O)        0.043     0.072 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Gen_Mux_Select_LUT6[1].Gen_Sel_DFF/Using_FPGA.Native_i_1__123/O
                         net (fo=1, routed)           0.000     0.072    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/if_pc_incr_carry_and_0/MUXCY_I/lopt_6
    SLICE_X71Y145        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.195     0.267 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/if_pc_incr_carry_and_0/MUXCY_I/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     0.267    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Using_FPGA.Incr_PC[28].MUXCY_XOR_I/if_pc_reg[29]
    SLICE_X71Y146        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     0.320 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Using_FPGA.Incr_PC[28].MUXCY_XOR_I/Using_FPGA.Native_I1_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     0.320    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Using_FPGA.Incr_PC[24].MUXCY_XOR_I/if_pc_reg[25]
    SLICE_X71Y147        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     0.373 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Using_FPGA.Incr_PC[24].MUXCY_XOR_I/Using_FPGA.Native_I1_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     0.373    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Using_FPGA.Incr_PC[20].MUXCY_XOR_I/if_pc_reg[21]
    SLICE_X71Y148        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.111     0.484 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Using_FPGA.Incr_PC[20].MUXCY_XOR_I/Using_FPGA.Native_I1_CARRY4/O[2]
                         net (fo=1, routed)           0.696     1.180    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY6/if_pc_reg[18]
    SLICE_X74Y155        LUT3 (Prop_lut3_I2_O)        0.122     1.302 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY6/Instr_Addr[18]_INST_0/O
                         net (fo=17, routed)          2.690     3.993    design_1_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/addrb[11]
    RAMB36_X4Y25         RAMB36E1                                     r  design_1_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ADDRBWRADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk_processor_design_1_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    E19                                               0.000    10.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz_0/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.851    10.851 r  design_1_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986    11.837    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.234     5.603 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.566     7.169    design_1_i/clk_wiz_0/inst/clk_processor_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     7.252 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1660, routed)        1.409     8.661    design_1_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/clkb
    RAMB36_X4Y25         RAMB36E1                                     r  design_1_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
                         clock pessimism             -0.723     7.937    
                         clock uncertainty           -0.066     7.871    
    RAMB36_X4Y25         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[12])
                                                     -0.416     7.455    design_1_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram
  -------------------------------------------------------------------
                         required time                          7.455    
                         arrival time                          -3.993    
  -------------------------------------------------------------------
                         slack                                  3.462    

Slack (MET) :             3.707ns  (required time - arrival time)
  Source:                 design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Gen_Mux_Select_LUT6[1].Gen_Sel_DFF/Using_FPGA.Native/C
                            (rising edge-triggered cell FDRE clocked by clk_processor_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ADDRBWRADDR[12]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_processor_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_processor_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_processor_design_1_clk_wiz_0_0 rise@10.000ns - clk_processor_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.877ns  (logic 0.836ns (14.225%)  route 5.041ns (85.775%))
  Logic Levels:           6  (CARRY4=4 LUT2=1 LUT3=1)
  Clock Path Skew:        0.067ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.445ns = ( 8.555 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.235ns
    Clock Pessimism Removal (CPR):    -0.723ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_processor_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.954     0.954 r  design_1_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     2.035    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.309    -5.274 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.697    -3.577    design_1_i/clk_wiz_0/inst/clk_processor_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093    -3.484 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1660, routed)        1.249    -2.235    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Gen_Mux_Select_LUT6[1].Gen_Sel_DFF/Clk
    SLICE_X78Y155        FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Gen_Mux_Select_LUT6[1].Gen_Sel_DFF/Using_FPGA.Native/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y155        FDRE (Prop_fdre_C_Q)         0.259    -1.976 f  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Gen_Mux_Select_LUT6[1].Gen_Sel_DFF/Using_FPGA.Native/Q
                         net (fo=82, routed)          2.006     0.029    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Gen_Mux_Select_LUT6[1].Gen_Sel_DFF/addr[0]
    SLICE_X71Y145        LUT2 (Prop_lut2_I0_O)        0.043     0.072 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Gen_Mux_Select_LUT6[1].Gen_Sel_DFF/Using_FPGA.Native_i_1__123/O
                         net (fo=1, routed)           0.000     0.072    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/if_pc_incr_carry_and_0/MUXCY_I/lopt_6
    SLICE_X71Y145        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.195     0.267 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/if_pc_incr_carry_and_0/MUXCY_I/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     0.267    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Using_FPGA.Incr_PC[28].MUXCY_XOR_I/if_pc_reg[29]
    SLICE_X71Y146        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     0.320 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Using_FPGA.Incr_PC[28].MUXCY_XOR_I/Using_FPGA.Native_I1_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     0.320    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Using_FPGA.Incr_PC[24].MUXCY_XOR_I/if_pc_reg[25]
    SLICE_X71Y147        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     0.373 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Using_FPGA.Incr_PC[24].MUXCY_XOR_I/Using_FPGA.Native_I1_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     0.373    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Using_FPGA.Incr_PC[20].MUXCY_XOR_I/if_pc_reg[21]
    SLICE_X71Y148        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.111     0.484 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Using_FPGA.Incr_PC[20].MUXCY_XOR_I/Using_FPGA.Native_I1_CARRY4/O[2]
                         net (fo=1, routed)           0.696     1.180    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY6/if_pc_reg[18]
    SLICE_X74Y155        LUT3 (Prop_lut3_I2_O)        0.122     1.302 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY6/Instr_Addr[18]_INST_0/O
                         net (fo=17, routed)          2.340     3.642    design_1_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/addrb[11]
    RAMB36_X5Y24         RAMB36E1                                     r  design_1_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ADDRBWRADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk_processor_design_1_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    E19                                               0.000    10.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz_0/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.851    10.851 r  design_1_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986    11.837    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.234     5.603 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.566     7.169    design_1_i/clk_wiz_0/inst/clk_processor_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     7.252 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1660, routed)        1.303     8.555    design_1_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/clkb
    RAMB36_X5Y24         RAMB36E1                                     r  design_1_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
                         clock pessimism             -0.723     7.831    
                         clock uncertainty           -0.066     7.765    
    RAMB36_X5Y24         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[12])
                                                     -0.416     7.349    design_1_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram
  -------------------------------------------------------------------
                         required time                          7.349    
                         arrival time                          -3.642    
  -------------------------------------------------------------------
                         slack                                  3.707    

Slack (MET) :             3.732ns  (required time - arrival time)
  Source:                 design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Gen_Mux_Select_LUT6[1].Gen_Sel_DFF/Using_FPGA.Native/C
                            (rising edge-triggered cell FDRE clocked by clk_processor_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ADDRBWRADDR[12]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_processor_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_processor_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_processor_design_1_clk_wiz_0_0 rise@10.000ns - clk_processor_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.963ns  (logic 0.836ns (14.020%)  route 5.127ns (85.980%))
  Logic Levels:           6  (CARRY4=4 LUT2=1 LUT3=1)
  Clock Path Skew:        0.178ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.334ns = ( 8.666 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.235ns
    Clock Pessimism Removal (CPR):    -0.723ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_processor_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.954     0.954 r  design_1_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     2.035    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.309    -5.274 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.697    -3.577    design_1_i/clk_wiz_0/inst/clk_processor_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093    -3.484 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1660, routed)        1.249    -2.235    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Gen_Mux_Select_LUT6[1].Gen_Sel_DFF/Clk
    SLICE_X78Y155        FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Gen_Mux_Select_LUT6[1].Gen_Sel_DFF/Using_FPGA.Native/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y155        FDRE (Prop_fdre_C_Q)         0.259    -1.976 f  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Gen_Mux_Select_LUT6[1].Gen_Sel_DFF/Using_FPGA.Native/Q
                         net (fo=82, routed)          2.006     0.029    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Gen_Mux_Select_LUT6[1].Gen_Sel_DFF/addr[0]
    SLICE_X71Y145        LUT2 (Prop_lut2_I0_O)        0.043     0.072 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Gen_Mux_Select_LUT6[1].Gen_Sel_DFF/Using_FPGA.Native_i_1__123/O
                         net (fo=1, routed)           0.000     0.072    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/if_pc_incr_carry_and_0/MUXCY_I/lopt_6
    SLICE_X71Y145        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.195     0.267 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/if_pc_incr_carry_and_0/MUXCY_I/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     0.267    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Using_FPGA.Incr_PC[28].MUXCY_XOR_I/if_pc_reg[29]
    SLICE_X71Y146        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     0.320 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Using_FPGA.Incr_PC[28].MUXCY_XOR_I/Using_FPGA.Native_I1_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     0.320    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Using_FPGA.Incr_PC[24].MUXCY_XOR_I/if_pc_reg[25]
    SLICE_X71Y147        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     0.373 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Using_FPGA.Incr_PC[24].MUXCY_XOR_I/Using_FPGA.Native_I1_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     0.373    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Using_FPGA.Incr_PC[20].MUXCY_XOR_I/if_pc_reg[21]
    SLICE_X71Y148        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.111     0.484 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Using_FPGA.Incr_PC[20].MUXCY_XOR_I/Using_FPGA.Native_I1_CARRY4/O[2]
                         net (fo=1, routed)           0.696     1.180    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY6/if_pc_reg[18]
    SLICE_X74Y155        LUT3 (Prop_lut3_I2_O)        0.122     1.302 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY6/Instr_Addr[18]_INST_0/O
                         net (fo=17, routed)          2.425     3.728    design_1_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/addrb[11]
    RAMB36_X4Y26         RAMB36E1                                     r  design_1_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ADDRBWRADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk_processor_design_1_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    E19                                               0.000    10.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz_0/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.851    10.851 r  design_1_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986    11.837    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.234     5.603 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.566     7.169    design_1_i/clk_wiz_0/inst/clk_processor_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     7.252 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1660, routed)        1.414     8.666    design_1_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/clkb
    RAMB36_X4Y26         RAMB36E1                                     r  design_1_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
                         clock pessimism             -0.723     7.942    
                         clock uncertainty           -0.066     7.876    
    RAMB36_X4Y26         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[12])
                                                     -0.416     7.460    design_1_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram
  -------------------------------------------------------------------
                         required time                          7.460    
                         arrival time                          -3.728    
  -------------------------------------------------------------------
                         slack                                  3.732    

Slack (MET) :             3.924ns  (required time - arrival time)
  Source:                 design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Op1_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by clk_processor_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ADDRBWRADDR[6]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_processor_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_processor_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_processor_design_1_clk_wiz_0_0 rise@10.000ns - clk_processor_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.423ns  (logic 0.704ns (12.982%)  route 4.719ns (87.018%))
  Logic Levels:           4  (CARRY4=2 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.078ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.445ns = ( 8.555 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.015ns
    Clock Pessimism Removal (CPR):    -0.648ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_processor_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.954     0.954 r  design_1_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     2.035    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.309    -5.274 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.697    -3.577    design_1_i/clk_wiz_0/inst/clk_processor_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093    -3.484 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1660, routed)        1.469    -2.015    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/Clk
    SLICE_X69Y147        FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Op1_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y147        FDRE (Prop_fdre_C_Q)         0.223    -1.792 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Op1_reg[28]/Q
                         net (fo=7, routed)           1.214    -0.578    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[28].ALU_Bit_I1/Not_Last_Bit.I_ALU_LUT_V5/Using_FPGA.Native/I2
    SLICE_X62Y149        LUT6 (Prop_lut6_I2_O)        0.043    -0.535 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[28].ALU_Bit_I1/Not_Last_Bit.I_ALU_LUT_V5/Using_FPGA.Native/LUT6/O
                         net (fo=1, routed)           0.000    -0.535    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[30].ALU_Bit_I1/Not_Last_Bit.MUXCY_XOR_I/lopt_6
    SLICE_X62Y149        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.183    -0.352 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[30].ALU_Bit_I1/Not_Last_Bit.MUXCY_XOR_I/Using_FPGA.Native_I1_CARRY4/CO[3]
                         net (fo=1, routed)           0.001    -0.352    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[26].ALU_Bit_I1/Not_Last_Bit.MUXCY_XOR_I/LO
    SLICE_X62Y150        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.120    -0.232 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[26].ALU_Bit_I1/Not_Last_Bit.MUXCY_XOR_I/Using_FPGA.Native_I1_CARRY4/O[2]
                         net (fo=19, routed)          1.431     1.199    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY6/EX_Op2_reg[0][5]
    SLICE_X69Y148        LUT3 (Prop_lut3_I0_O)        0.135     1.334 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY6/Instr_Addr[24]_INST_0/O
                         net (fo=17, routed)          2.074     3.408    design_1_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/addrb[5]
    RAMB36_X5Y24         RAMB36E1                                     r  design_1_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ADDRBWRADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk_processor_design_1_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    E19                                               0.000    10.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz_0/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.851    10.851 r  design_1_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986    11.837    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.234     5.603 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.566     7.169    design_1_i/clk_wiz_0/inst/clk_processor_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     7.252 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1660, routed)        1.303     8.555    design_1_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/clkb
    RAMB36_X5Y24         RAMB36E1                                     r  design_1_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
                         clock pessimism             -0.648     7.906    
                         clock uncertainty           -0.066     7.840    
    RAMB36_X5Y24         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[6])
                                                     -0.508     7.332    design_1_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram
  -------------------------------------------------------------------
                         required time                          7.332    
                         arrival time                          -3.408    
  -------------------------------------------------------------------
                         slack                                  3.924    

Slack (MET) :             3.969ns  (required time - arrival time)
  Source:                 design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Branch_CMP_Op1_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by clk_processor_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Byte_Doublet_Handle_gti_I/MEM_DataBus_Write_Data_reg[13]/CE
                            (rising edge-triggered cell FDRE clocked by clk_processor_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_processor_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_processor_design_1_clk_wiz_0_0 rise@10.000ns - clk_processor_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.504ns  (logic 0.980ns (17.806%)  route 4.524ns (82.194%))
  Logic Levels:           6  (CARRY4=4 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.181ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.522ns = ( 8.478 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.064ns
    Clock Pessimism Removal (CPR):    -0.723ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_processor_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.954     0.954 r  design_1_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     2.035    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.309    -5.274 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.697    -3.577    design_1_i/clk_wiz_0/inst/clk_processor_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093    -3.484 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1660, routed)        1.420    -2.064    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/Clk
    SLICE_X72Y149        FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Branch_CMP_Op1_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y149        FDRE (Prop_fdre_C_Q)         0.259    -1.805 f  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Branch_CMP_Op1_reg[27]/Q
                         net (fo=1, routed)           0.762    -1.043    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Zero_Detect_I/EX_Branch_CMP_Op1_reg[0][2]
    SLICE_X73Y152        LUT6 (Prop_lut6_I1_O)        0.043    -1.000 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Zero_Detect_I/nibble_Zero0_inferred__0/i_/O
                         net (fo=1, routed)           0.000    -1.000    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Zero_Detect_I/Part_Of_Zero_Carry_Start/lopt_5
    SLICE_X73Y152        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.195    -0.805 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Zero_Detect_I/Part_Of_Zero_Carry_Start/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    -0.805    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Zero_Detect_I/Zero_Detecting[3].I_Part_Of_Zero_Detect/zero_CI_3
    SLICE_X73Y153        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    -0.752 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Zero_Detect_I/Zero_Detecting[3].I_Part_Of_Zero_Detect/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    -0.752    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY2/jump_carry1
    SLICE_X73Y154        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.077    -0.675 f  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY2/Using_FPGA.Native_CARRY4/CO[1]
                         net (fo=1, routed)           0.452    -0.222    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY3/ex_jump_wanted
    SLICE_X75Y153        LUT4 (Prop_lut4_I0_O)        0.122    -0.100 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY3/Using_FPGA.Native_i_1__128/O
                         net (fo=1, routed)           0.000    -0.100    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[2].OF_Piperun_Stage/MUXCY_I/ex_branch_with_delayslot_reg
    SLICE_X75Y153        CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.231     0.131 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[2].OF_Piperun_Stage/MUXCY_I/Using_FPGA.Native_CARRY4/CO[1]
                         net (fo=135, routed)         3.309     3.440    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Byte_Doublet_Handle_gti_I/ex_branch_with_delayslot_reg
    SLICE_X53Y152        FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Byte_Doublet_Handle_gti_I/MEM_DataBus_Write_Data_reg[13]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_processor_design_1_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    E19                                               0.000    10.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz_0/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.851    10.851 r  design_1_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986    11.837    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.234     5.603 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.566     7.169    design_1_i/clk_wiz_0/inst/clk_processor_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     7.252 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1660, routed)        1.226     8.478    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Byte_Doublet_Handle_gti_I/Clk
    SLICE_X53Y152        FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Byte_Doublet_Handle_gti_I/MEM_DataBus_Write_Data_reg[13]/C
                         clock pessimism             -0.723     7.755    
                         clock uncertainty           -0.066     7.688    
    SLICE_X53Y152        FDRE (Setup_fdre_C_CE)      -0.280     7.408    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Byte_Doublet_Handle_gti_I/MEM_DataBus_Write_Data_reg[13]
  -------------------------------------------------------------------
                         required time                          7.408    
                         arrival time                          -3.440    
  -------------------------------------------------------------------
                         slack                                  3.969    

Slack (MET) :             3.969ns  (required time - arrival time)
  Source:                 design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Branch_CMP_Op1_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by clk_processor_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Byte_Doublet_Handle_gti_I/MEM_DataBus_Write_Data_reg[14]/CE
                            (rising edge-triggered cell FDRE clocked by clk_processor_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_processor_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_processor_design_1_clk_wiz_0_0 rise@10.000ns - clk_processor_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.504ns  (logic 0.980ns (17.806%)  route 4.524ns (82.194%))
  Logic Levels:           6  (CARRY4=4 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.181ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.522ns = ( 8.478 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.064ns
    Clock Pessimism Removal (CPR):    -0.723ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_processor_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.954     0.954 r  design_1_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     2.035    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.309    -5.274 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.697    -3.577    design_1_i/clk_wiz_0/inst/clk_processor_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093    -3.484 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1660, routed)        1.420    -2.064    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/Clk
    SLICE_X72Y149        FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Branch_CMP_Op1_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y149        FDRE (Prop_fdre_C_Q)         0.259    -1.805 f  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Branch_CMP_Op1_reg[27]/Q
                         net (fo=1, routed)           0.762    -1.043    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Zero_Detect_I/EX_Branch_CMP_Op1_reg[0][2]
    SLICE_X73Y152        LUT6 (Prop_lut6_I1_O)        0.043    -1.000 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Zero_Detect_I/nibble_Zero0_inferred__0/i_/O
                         net (fo=1, routed)           0.000    -1.000    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Zero_Detect_I/Part_Of_Zero_Carry_Start/lopt_5
    SLICE_X73Y152        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.195    -0.805 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Zero_Detect_I/Part_Of_Zero_Carry_Start/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    -0.805    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Zero_Detect_I/Zero_Detecting[3].I_Part_Of_Zero_Detect/zero_CI_3
    SLICE_X73Y153        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    -0.752 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Zero_Detect_I/Zero_Detecting[3].I_Part_Of_Zero_Detect/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    -0.752    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY2/jump_carry1
    SLICE_X73Y154        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.077    -0.675 f  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY2/Using_FPGA.Native_CARRY4/CO[1]
                         net (fo=1, routed)           0.452    -0.222    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY3/ex_jump_wanted
    SLICE_X75Y153        LUT4 (Prop_lut4_I0_O)        0.122    -0.100 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY3/Using_FPGA.Native_i_1__128/O
                         net (fo=1, routed)           0.000    -0.100    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[2].OF_Piperun_Stage/MUXCY_I/ex_branch_with_delayslot_reg
    SLICE_X75Y153        CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.231     0.131 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[2].OF_Piperun_Stage/MUXCY_I/Using_FPGA.Native_CARRY4/CO[1]
                         net (fo=135, routed)         3.309     3.440    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Byte_Doublet_Handle_gti_I/ex_branch_with_delayslot_reg
    SLICE_X53Y152        FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Byte_Doublet_Handle_gti_I/MEM_DataBus_Write_Data_reg[14]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_processor_design_1_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    E19                                               0.000    10.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz_0/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.851    10.851 r  design_1_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986    11.837    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.234     5.603 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.566     7.169    design_1_i/clk_wiz_0/inst/clk_processor_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     7.252 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1660, routed)        1.226     8.478    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Byte_Doublet_Handle_gti_I/Clk
    SLICE_X53Y152        FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Byte_Doublet_Handle_gti_I/MEM_DataBus_Write_Data_reg[14]/C
                         clock pessimism             -0.723     7.755    
                         clock uncertainty           -0.066     7.688    
    SLICE_X53Y152        FDRE (Setup_fdre_C_CE)      -0.280     7.408    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Byte_Doublet_Handle_gti_I/MEM_DataBus_Write_Data_reg[14]
  -------------------------------------------------------------------
                         required time                          7.408    
                         arrival time                          -3.440    
  -------------------------------------------------------------------
                         slack                                  3.969    

Slack (MET) :             3.970ns  (required time - arrival time)
  Source:                 design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Gen_Mux_Select_LUT6[1].Gen_Sel_DFF/Using_FPGA.Native/C
                            (rising edge-triggered cell FDRE clocked by clk_processor_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ADDRBWRADDR[12]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_processor_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_processor_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_processor_design_1_clk_wiz_0_0 rise@10.000ns - clk_processor_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.612ns  (logic 0.836ns (14.896%)  route 4.776ns (85.104%))
  Logic Levels:           6  (CARRY4=4 LUT2=1 LUT3=1)
  Clock Path Skew:        0.065ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.447ns = ( 8.553 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.235ns
    Clock Pessimism Removal (CPR):    -0.723ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_processor_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.954     0.954 r  design_1_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     2.035    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.309    -5.274 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.697    -3.577    design_1_i/clk_wiz_0/inst/clk_processor_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093    -3.484 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1660, routed)        1.249    -2.235    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Gen_Mux_Select_LUT6[1].Gen_Sel_DFF/Clk
    SLICE_X78Y155        FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Gen_Mux_Select_LUT6[1].Gen_Sel_DFF/Using_FPGA.Native/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y155        FDRE (Prop_fdre_C_Q)         0.259    -1.976 f  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Gen_Mux_Select_LUT6[1].Gen_Sel_DFF/Using_FPGA.Native/Q
                         net (fo=82, routed)          2.006     0.029    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Gen_Mux_Select_LUT6[1].Gen_Sel_DFF/addr[0]
    SLICE_X71Y145        LUT2 (Prop_lut2_I0_O)        0.043     0.072 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Gen_Mux_Select_LUT6[1].Gen_Sel_DFF/Using_FPGA.Native_i_1__123/O
                         net (fo=1, routed)           0.000     0.072    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/if_pc_incr_carry_and_0/MUXCY_I/lopt_6
    SLICE_X71Y145        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.195     0.267 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/if_pc_incr_carry_and_0/MUXCY_I/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     0.267    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Using_FPGA.Incr_PC[28].MUXCY_XOR_I/if_pc_reg[29]
    SLICE_X71Y146        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     0.320 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Using_FPGA.Incr_PC[28].MUXCY_XOR_I/Using_FPGA.Native_I1_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     0.320    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Using_FPGA.Incr_PC[24].MUXCY_XOR_I/if_pc_reg[25]
    SLICE_X71Y147        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     0.373 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Using_FPGA.Incr_PC[24].MUXCY_XOR_I/Using_FPGA.Native_I1_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     0.373    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Using_FPGA.Incr_PC[20].MUXCY_XOR_I/if_pc_reg[21]
    SLICE_X71Y148        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.111     0.484 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Using_FPGA.Incr_PC[20].MUXCY_XOR_I/Using_FPGA.Native_I1_CARRY4/O[2]
                         net (fo=1, routed)           0.696     1.180    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY6/if_pc_reg[18]
    SLICE_X74Y155        LUT3 (Prop_lut3_I2_O)        0.122     1.302 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY6/Instr_Addr[18]_INST_0/O
                         net (fo=17, routed)          2.075     3.377    design_1_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_noinit.ram/addrb[11]
    RAMB36_X5Y25         RAMB36E1                                     r  design_1_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ADDRBWRADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk_processor_design_1_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    E19                                               0.000    10.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz_0/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.851    10.851 r  design_1_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986    11.837    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.234     5.603 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.566     7.169    design_1_i/clk_wiz_0/inst/clk_processor_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     7.252 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1660, routed)        1.301     8.553    design_1_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_noinit.ram/clkb
    RAMB36_X5Y25         RAMB36E1                                     r  design_1_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
                         clock pessimism             -0.723     7.829    
                         clock uncertainty           -0.066     7.763    
    RAMB36_X5Y25         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[12])
                                                     -0.416     7.347    design_1_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram
  -------------------------------------------------------------------
                         required time                          7.347    
                         arrival time                          -3.377    
  -------------------------------------------------------------------
                         slack                                  3.970    

Slack (MET) :             4.002ns  (required time - arrival time)
  Source:                 design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Gen_Mux_Select_LUT6[1].Gen_Sel_DFF/Using_FPGA.Native/C
                            (rising edge-triggered cell FDRE clocked by clk_processor_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ADDRBWRADDR[12]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_processor_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_processor_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_processor_design_1_clk_wiz_0_0 rise@10.000ns - clk_processor_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.698ns  (logic 0.836ns (14.672%)  route 4.862ns (85.328%))
  Logic Levels:           6  (CARRY4=4 LUT2=1 LUT3=1)
  Clock Path Skew:        0.183ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.329ns = ( 8.671 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.235ns
    Clock Pessimism Removal (CPR):    -0.723ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_processor_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.954     0.954 r  design_1_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     2.035    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.309    -5.274 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.697    -3.577    design_1_i/clk_wiz_0/inst/clk_processor_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093    -3.484 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1660, routed)        1.249    -2.235    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Gen_Mux_Select_LUT6[1].Gen_Sel_DFF/Clk
    SLICE_X78Y155        FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Gen_Mux_Select_LUT6[1].Gen_Sel_DFF/Using_FPGA.Native/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y155        FDRE (Prop_fdre_C_Q)         0.259    -1.976 f  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Gen_Mux_Select_LUT6[1].Gen_Sel_DFF/Using_FPGA.Native/Q
                         net (fo=82, routed)          2.006     0.029    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Gen_Mux_Select_LUT6[1].Gen_Sel_DFF/addr[0]
    SLICE_X71Y145        LUT2 (Prop_lut2_I0_O)        0.043     0.072 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Gen_Mux_Select_LUT6[1].Gen_Sel_DFF/Using_FPGA.Native_i_1__123/O
                         net (fo=1, routed)           0.000     0.072    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/if_pc_incr_carry_and_0/MUXCY_I/lopt_6
    SLICE_X71Y145        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.195     0.267 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/if_pc_incr_carry_and_0/MUXCY_I/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     0.267    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Using_FPGA.Incr_PC[28].MUXCY_XOR_I/if_pc_reg[29]
    SLICE_X71Y146        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     0.320 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Using_FPGA.Incr_PC[28].MUXCY_XOR_I/Using_FPGA.Native_I1_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     0.320    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Using_FPGA.Incr_PC[24].MUXCY_XOR_I/if_pc_reg[25]
    SLICE_X71Y147        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     0.373 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Using_FPGA.Incr_PC[24].MUXCY_XOR_I/Using_FPGA.Native_I1_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     0.373    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Using_FPGA.Incr_PC[20].MUXCY_XOR_I/if_pc_reg[21]
    SLICE_X71Y148        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.111     0.484 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Using_FPGA.Incr_PC[20].MUXCY_XOR_I/Using_FPGA.Native_I1_CARRY4/O[2]
                         net (fo=1, routed)           0.696     1.180    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY6/if_pc_reg[18]
    SLICE_X74Y155        LUT3 (Prop_lut3_I2_O)        0.122     1.302 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY6/Instr_Addr[18]_INST_0/O
                         net (fo=17, routed)          2.160     3.463    design_1_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/addrb[11]
    RAMB36_X4Y27         RAMB36E1                                     r  design_1_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ADDRBWRADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk_processor_design_1_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    E19                                               0.000    10.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz_0/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.851    10.851 r  design_1_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986    11.837    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.234     5.603 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.566     7.169    design_1_i/clk_wiz_0/inst/clk_processor_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     7.252 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1660, routed)        1.419     8.671    design_1_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/clkb
    RAMB36_X4Y27         RAMB36E1                                     r  design_1_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
                         clock pessimism             -0.723     7.947    
                         clock uncertainty           -0.066     7.881    
    RAMB36_X4Y27         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[12])
                                                     -0.416     7.465    design_1_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram
  -------------------------------------------------------------------
                         required time                          7.465    
                         arrival time                          -3.463    
  -------------------------------------------------------------------
                         slack                                  4.002    

Slack (MET) :             4.044ns  (required time - arrival time)
  Source:                 design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Gen_Mux_Select_LUT6[1].Gen_Sel_DFF/Using_FPGA.Native/C
                            (rising edge-triggered cell FDRE clocked by clk_processor_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ADDRBWRADDR[13]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_processor_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_processor_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_processor_design_1_clk_wiz_0_0 rise@10.000ns - clk_processor_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.451ns  (logic 0.879ns (16.126%)  route 4.572ns (83.874%))
  Logic Levels:           6  (CARRY4=4 LUT2=1 LUT3=1)
  Clock Path Skew:        0.067ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.445ns = ( 8.555 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.235ns
    Clock Pessimism Removal (CPR):    -0.723ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_processor_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.954     0.954 r  design_1_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     2.035    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.309    -5.274 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.697    -3.577    design_1_i/clk_wiz_0/inst/clk_processor_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093    -3.484 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1660, routed)        1.249    -2.235    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Gen_Mux_Select_LUT6[1].Gen_Sel_DFF/Clk
    SLICE_X78Y155        FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Gen_Mux_Select_LUT6[1].Gen_Sel_DFF/Using_FPGA.Native/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y155        FDRE (Prop_fdre_C_Q)         0.259    -1.976 f  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Gen_Mux_Select_LUT6[1].Gen_Sel_DFF/Using_FPGA.Native/Q
                         net (fo=82, routed)          2.006     0.029    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Gen_Mux_Select_LUT6[1].Gen_Sel_DFF/addr[0]
    SLICE_X71Y145        LUT2 (Prop_lut2_I0_O)        0.043     0.072 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Gen_Mux_Select_LUT6[1].Gen_Sel_DFF/Using_FPGA.Native_i_1__123/O
                         net (fo=1, routed)           0.000     0.072    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/if_pc_incr_carry_and_0/MUXCY_I/lopt_6
    SLICE_X71Y145        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.195     0.267 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/if_pc_incr_carry_and_0/MUXCY_I/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     0.267    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Using_FPGA.Incr_PC[28].MUXCY_XOR_I/if_pc_reg[29]
    SLICE_X71Y146        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     0.320 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Using_FPGA.Incr_PC[28].MUXCY_XOR_I/Using_FPGA.Native_I1_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     0.320    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Using_FPGA.Incr_PC[24].MUXCY_XOR_I/if_pc_reg[25]
    SLICE_X71Y147        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     0.373 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Using_FPGA.Incr_PC[24].MUXCY_XOR_I/Using_FPGA.Native_I1_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     0.373    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Using_FPGA.Incr_PC[20].MUXCY_XOR_I/if_pc_reg[21]
    SLICE_X71Y148        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.149     0.522 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Using_FPGA.Incr_PC[20].MUXCY_XOR_I/Using_FPGA.Native_I1_CARRY4/O[3]
                         net (fo=1, routed)           0.443     0.966    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY6/if_pc_reg[17]
    SLICE_X69Y149        LUT3 (Prop_lut3_I2_O)        0.127     1.093 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY6/Instr_Addr[17]_INST_0/O
                         net (fo=17, routed)          2.123     3.216    design_1_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/addrb[12]
    RAMB36_X5Y24         RAMB36E1                                     r  design_1_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ADDRBWRADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock clk_processor_design_1_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    E19                                               0.000    10.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz_0/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.851    10.851 r  design_1_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986    11.837    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.234     5.603 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.566     7.169    design_1_i/clk_wiz_0/inst/clk_processor_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     7.252 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1660, routed)        1.303     8.555    design_1_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/clkb
    RAMB36_X5Y24         RAMB36E1                                     r  design_1_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
                         clock pessimism             -0.723     7.831    
                         clock uncertainty           -0.066     7.765    
    RAMB36_X5Y24         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[13])
                                                     -0.505     7.260    design_1_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram
  -------------------------------------------------------------------
                         required time                          7.260    
                         arrival time                          -3.216    
  -------------------------------------------------------------------
                         slack                                  4.044    

Slack (MET) :             4.045ns  (required time - arrival time)
  Source:                 design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/ex_Interrupt_Brk_combo_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_processor_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ADDRBWRADDR[5]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_processor_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_processor_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_processor_design_1_clk_wiz_0_0 rise@10.000ns - clk_processor_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.552ns  (logic 0.814ns (14.661%)  route 4.738ns (85.339%))
  Logic Levels:           4  (CARRY4=2 LUT3=1 LUT4=1)
  Clock Path Skew:        0.174ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.339ns = ( 8.661 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.236ns
    Clock Pessimism Removal (CPR):    -0.723ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_processor_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.954     0.954 r  design_1_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     2.035    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.309    -5.274 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.697    -3.577    design_1_i/clk_wiz_0/inst/clk_processor_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093    -3.484 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1660, routed)        1.248    -2.236    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Clk
    SLICE_X73Y157        FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/ex_Interrupt_Brk_combo_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y157        FDRE (Prop_fdre_C_Q)         0.223    -2.013 f  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/ex_Interrupt_Brk_combo_reg/Q
                         net (fo=8, routed)           0.956    -1.058    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/ex_Interrupt_i
    SLICE_X73Y154        LUT4 (Prop_lut4_I3_O)        0.043    -1.015 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_FPGA.Native_i_1__124/O
                         net (fo=1, routed)           0.000    -1.015    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY2/lopt_3
    SLICE_X73Y154        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    -0.748 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY2/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    -0.748    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY6/jump_carry5
    SLICE_X73Y155        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139    -0.609 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY6/Using_FPGA.Native_CARRY4/CO[0]
                         net (fo=48, routed)          1.635     1.026    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY6/ex_jump_q_reg
    SLICE_X69Y146        LUT3 (Prop_lut3_I1_O)        0.142     1.168 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY6/Instr_Addr[25]_INST_0/O
                         net (fo=17, routed)          2.148     3.316    design_1_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/addrb[4]
    RAMB36_X4Y25         RAMB36E1                                     r  design_1_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ADDRBWRADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk_processor_design_1_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    E19                                               0.000    10.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz_0/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.851    10.851 r  design_1_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986    11.837    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.234     5.603 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.566     7.169    design_1_i/clk_wiz_0/inst/clk_processor_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     7.252 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1660, routed)        1.409     8.661    design_1_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/clkb
    RAMB36_X4Y25         RAMB36E1                                     r  design_1_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
                         clock pessimism             -0.723     7.937    
                         clock uncertainty           -0.066     7.871    
    RAMB36_X4Y25         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[5])
                                                     -0.510     7.361    design_1_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram
  -------------------------------------------------------------------
                         required time                          7.361    
                         arrival time                          -3.316    
  -------------------------------------------------------------------
                         slack                                  4.045    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.077ns  (arrival time - required time)
  Source:                 design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Op3_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk_processor_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Byte_Doublet_Handle_gti_I/MEM_DataBus_Write_Data_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_processor_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_processor_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_processor_design_1_clk_wiz_0_0 rise@0.000ns - clk_processor_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.429ns  (logic 0.128ns (29.811%)  route 0.301ns (70.189%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.501ns
    Source Clock Delay      (SCD):    -0.533ns
    Clock Pessimism Removal (CPR):    -0.233ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_processor_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.436     0.436 r  design_1_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.939    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.859    -1.920 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.769    -1.151    design_1_i/clk_wiz_0/inst/clk_processor_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.125 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1660, routed)        0.592    -0.533    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/Clk
    SLICE_X59Y151        FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Op3_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y151        FDRE (Prop_fdre_C_Q)         0.100    -0.433 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Op3_reg[19]/Q
                         net (fo=4, routed)           0.301    -0.132    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/ex_op3[19]
    SLICE_X56Y147        LUT6 (Prop_lut6_I3_O)        0.028    -0.104 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/Data_Write[11]_INST_0/O
                         net (fo=2, routed)           0.000    -0.104    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Byte_Doublet_Handle_gti_I/D[20]
    SLICE_X56Y147        FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Byte_Doublet_Handle_gti_I/MEM_DataBus_Write_Data_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_processor_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.518     0.518 r  design_1_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.071    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.301    -2.230 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.834    -1.396    design_1_i/clk_wiz_0/inst/clk_processor_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030    -1.366 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1660, routed)        0.865    -0.501    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Byte_Doublet_Handle_gti_I/Clk
    SLICE_X56Y147        FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Byte_Doublet_Handle_gti_I/MEM_DataBus_Write_Data_reg[11]/C
                         clock pessimism              0.233    -0.268    
    SLICE_X56Y147        FDRE (Hold_fdre_C_D)         0.087    -0.181    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Byte_Doublet_Handle_gti_I/MEM_DataBus_Write_Data_reg[11]
  -------------------------------------------------------------------
                         required time                          0.181    
                         arrival time                          -0.104    
  -------------------------------------------------------------------
                         slack                                  0.077    

Slack (MET) :             0.084ns  (arrival time - required time)
  Source:                 design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Byte_Doublet_Handle_gti_I/MEM_DataBus_Write_Data_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_processor_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/microblaze_0_axi_intc/U0/INTC_CORE_I/IVAR_FAST_MODE_GEN.IVAR_REG_MEM_AXI_CLK_GEN.IVAR_REG_MEM_I/ram_reg_0_15_18_18/SP/I
                            (rising edge-triggered cell RAMD32 clocked by clk_processor_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_processor_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_processor_design_1_clk_wiz_0_0 rise@0.000ns - clk_processor_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.244ns  (logic 0.100ns (41.065%)  route 0.144ns (58.935%))
  Logic Levels:           0  
  Clock Path Skew:        0.031ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.542ns
    Source Clock Delay      (SCD):    -0.500ns
    Clock Pessimism Removal (CPR):    -0.073ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_processor_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.436     0.436 r  design_1_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.939    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.859    -1.920 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.769    -1.151    design_1_i/clk_wiz_0/inst/clk_processor_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.125 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1660, routed)        0.625    -0.500    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Byte_Doublet_Handle_gti_I/Clk
    SLICE_X53Y152        FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Byte_Doublet_Handle_gti_I/MEM_DataBus_Write_Data_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y152        FDRE (Prop_fdre_C_Q)         0.100    -0.400 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Byte_Doublet_Handle_gti_I/MEM_DataBus_Write_Data_reg[13]/Q
                         net (fo=2, routed)           0.144    -0.256    design_1_i/microblaze_0_axi_intc/U0/INTC_CORE_I/IVAR_FAST_MODE_GEN.IVAR_REG_MEM_AXI_CLK_GEN.IVAR_REG_MEM_I/ram_reg_0_15_18_18/D
    SLICE_X54Y152        RAMD32                                       r  design_1_i/microblaze_0_axi_intc/U0/INTC_CORE_I/IVAR_FAST_MODE_GEN.IVAR_REG_MEM_AXI_CLK_GEN.IVAR_REG_MEM_I/ram_reg_0_15_18_18/SP/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_processor_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.518     0.518 r  design_1_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.071    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.301    -2.230 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.834    -1.396    design_1_i/clk_wiz_0/inst/clk_processor_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030    -1.366 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1660, routed)        0.824    -0.542    design_1_i/microblaze_0_axi_intc/U0/INTC_CORE_I/IVAR_FAST_MODE_GEN.IVAR_REG_MEM_AXI_CLK_GEN.IVAR_REG_MEM_I/ram_reg_0_15_18_18/WCLK
    SLICE_X54Y152        RAMD32                                       r  design_1_i/microblaze_0_axi_intc/U0/INTC_CORE_I/IVAR_FAST_MODE_GEN.IVAR_REG_MEM_AXI_CLK_GEN.IVAR_REG_MEM_I/ram_reg_0_15_18_18/SP/CLK
                         clock pessimism              0.073    -0.469    
    SLICE_X54Y152        RAMD32 (Hold_ramd32_CLK_I)
                                                      0.129    -0.340    design_1_i/microblaze_0_axi_intc/U0/INTC_CORE_I/IVAR_FAST_MODE_GEN.IVAR_REG_MEM_AXI_CLK_GEN.IVAR_REG_MEM_I/ram_reg_0_15_18_18/SP
  -------------------------------------------------------------------
                         required time                          0.340    
                         arrival time                          -0.256    
  -------------------------------------------------------------------
                         slack                                  0.084    

Slack (MET) :             0.086ns  (arrival time - required time)
  Source:                 design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/wb_PipeRun_i_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_processor_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/msr_reg_i/wb_MSR_i_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by clk_processor_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_processor_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_processor_design_1_clk_wiz_0_0 rise@0.000ns - clk_processor_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.465ns  (logic 0.157ns (33.759%)  route 0.308ns (66.241%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.292ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.506ns
    Source Clock Delay      (SCD):    -0.565ns
    Clock Pessimism Removal (CPR):    -0.233ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_processor_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.436     0.436 r  design_1_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.939    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.859    -1.920 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.769    -1.151    design_1_i/clk_wiz_0/inst/clk_processor_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.125 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1660, routed)        0.560    -0.565    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Clk
    SLICE_X77Y150        FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/wb_PipeRun_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y150        FDRE (Prop_fdre_C_Q)         0.091    -0.474 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/wb_PipeRun_i_reg/Q
                         net (fo=4, routed)           0.308    -0.166    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/msr_reg_i/MEM_MSR_Bits[29].Using_FDR.MSR_I/wb_piperun
    SLICE_X70Y144        LUT3 (Prop_lut3_I1_O)        0.066    -0.100 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/msr_reg_i/MEM_MSR_Bits[29].Using_FDR.MSR_I/wb_MSR_i[29]_i_1/O
                         net (fo=1, routed)           0.000    -0.100    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/msr_reg_i/MEM_MSR_Bits[29].Using_FDR.MSR_I_n_3
    SLICE_X70Y144        FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/msr_reg_i/wb_MSR_i_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_processor_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.518     0.518 r  design_1_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.071    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.301    -2.230 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.834    -1.396    design_1_i/clk_wiz_0/inst/clk_processor_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030    -1.366 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1660, routed)        0.860    -0.506    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/msr_reg_i/Clk
    SLICE_X70Y144        FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/msr_reg_i/wb_MSR_i_reg[29]/C
                         clock pessimism              0.233    -0.273    
    SLICE_X70Y144        FDRE (Hold_fdre_C_D)         0.087    -0.186    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/msr_reg_i/wb_MSR_i_reg[29]
  -------------------------------------------------------------------
                         required time                          0.186    
                         arrival time                          -0.100    
  -------------------------------------------------------------------
                         slack                                  0.086    

Slack (MET) :             0.088ns  (arrival time - required time)
  Source:                 design_1_i/microblaze_0_axi_intc/U0/INTC_CORE_I/IVAR_FAST_MODE_GEN.IVAR_REG_MEM_AXI_CLK_GEN.IVAR_REG_MEM_I/Doutb_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by clk_processor_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/interrupt_address_d1_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_processor_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_processor_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_processor_design_1_clk_wiz_0_0 rise@0.000ns - clk_processor_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.261ns  (logic 0.118ns (45.225%)  route 0.143ns (54.775%))
  Logic Levels:           0  
  Clock Path Skew:        0.141ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.542ns
    Source Clock Delay      (SCD):    -0.450ns
    Clock Pessimism Removal (CPR):    -0.233ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_processor_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.436     0.436 r  design_1_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.939    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.859    -1.920 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.769    -1.151    design_1_i/clk_wiz_0/inst/clk_processor_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.125 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1660, routed)        0.675    -0.450    design_1_i/microblaze_0_axi_intc/U0/INTC_CORE_I/IVAR_FAST_MODE_GEN.IVAR_REG_MEM_AXI_CLK_GEN.IVAR_REG_MEM_I/s_axi_aclk
    SLICE_X54Y149        FDRE                                         r  design_1_i/microblaze_0_axi_intc/U0/INTC_CORE_I/IVAR_FAST_MODE_GEN.IVAR_REG_MEM_AXI_CLK_GEN.IVAR_REG_MEM_I/Doutb_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y149        FDRE (Prop_fdre_C_Q)         0.118    -0.332 r  design_1_i/microblaze_0_axi_intc/U0/INTC_CORE_I/IVAR_FAST_MODE_GEN.IVAR_REG_MEM_AXI_CLK_GEN.IVAR_REG_MEM_I/Doutb_reg[20]/Q
                         net (fo=1, routed)           0.143    -0.189    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Interrupt_Address[11]
    SLICE_X55Y152        FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/interrupt_address_d1_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_processor_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.518     0.518 r  design_1_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.071    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.301    -2.230 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.834    -1.396    design_1_i/clk_wiz_0/inst/clk_processor_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030    -1.366 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1660, routed)        0.824    -0.542    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Clk
    SLICE_X55Y152        FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/interrupt_address_d1_reg[11]/C
                         clock pessimism              0.233    -0.309    
    SLICE_X55Y152        FDRE (Hold_fdre_C_D)         0.032    -0.277    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/interrupt_address_d1_reg[11]
  -------------------------------------------------------------------
                         required time                          0.277    
                         arrival time                          -0.189    
  -------------------------------------------------------------------
                         slack                                  0.088    

Slack (MET) :             0.090ns  (arrival time - required time)
  Source:                 design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Byte_Doublet_Handle_gti_I/MEM_DataBus_Write_Data_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_processor_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/microblaze_0_axi_intc/U0/INTC_CORE_I/IVAR_FAST_MODE_GEN.IVAR_REG_MEM_AXI_CLK_GEN.IVAR_REG_MEM_I/ram_reg_0_15_19_19/SP/I
                            (rising edge-triggered cell RAMD32 clocked by clk_processor_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_processor_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_processor_design_1_clk_wiz_0_0 rise@0.000ns - clk_processor_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.236ns  (logic 0.100ns (42.445%)  route 0.136ns (57.555%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.542ns
    Source Clock Delay      (SCD):    -0.502ns
    Clock Pessimism Removal (CPR):    -0.054ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_processor_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.436     0.436 r  design_1_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.939    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.859    -1.920 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.769    -1.151    design_1_i/clk_wiz_0/inst/clk_processor_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.125 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1660, routed)        0.623    -0.502    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Byte_Doublet_Handle_gti_I/Clk
    SLICE_X55Y151        FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Byte_Doublet_Handle_gti_I/MEM_DataBus_Write_Data_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y151        FDRE (Prop_fdre_C_Q)         0.100    -0.402 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Byte_Doublet_Handle_gti_I/MEM_DataBus_Write_Data_reg[12]/Q
                         net (fo=2, routed)           0.136    -0.266    design_1_i/microblaze_0_axi_intc/U0/INTC_CORE_I/IVAR_FAST_MODE_GEN.IVAR_REG_MEM_AXI_CLK_GEN.IVAR_REG_MEM_I/ram_reg_0_15_19_19/D
    SLICE_X54Y152        RAMD32                                       r  design_1_i/microblaze_0_axi_intc/U0/INTC_CORE_I/IVAR_FAST_MODE_GEN.IVAR_REG_MEM_AXI_CLK_GEN.IVAR_REG_MEM_I/ram_reg_0_15_19_19/SP/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_processor_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.518     0.518 r  design_1_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.071    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.301    -2.230 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.834    -1.396    design_1_i/clk_wiz_0/inst/clk_processor_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030    -1.366 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1660, routed)        0.824    -0.542    design_1_i/microblaze_0_axi_intc/U0/INTC_CORE_I/IVAR_FAST_MODE_GEN.IVAR_REG_MEM_AXI_CLK_GEN.IVAR_REG_MEM_I/ram_reg_0_15_19_19/WCLK
    SLICE_X54Y152        RAMD32                                       r  design_1_i/microblaze_0_axi_intc/U0/INTC_CORE_I/IVAR_FAST_MODE_GEN.IVAR_REG_MEM_AXI_CLK_GEN.IVAR_REG_MEM_I/ram_reg_0_15_19_19/SP/CLK
                         clock pessimism              0.054    -0.488    
    SLICE_X54Y152        RAMD32 (Hold_ramd32_CLK_I)
                                                      0.132    -0.356    design_1_i/microblaze_0_axi_intc/U0/INTC_CORE_I/IVAR_FAST_MODE_GEN.IVAR_REG_MEM_AXI_CLK_GEN.IVAR_REG_MEM_I/ram_reg_0_15_19_19/SP
  -------------------------------------------------------------------
                         required time                          0.356    
                         arrival time                          -0.266    
  -------------------------------------------------------------------
                         slack                                  0.090    

Slack (MET) :             0.093ns  (arrival time - required time)
  Source:                 design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/if_pc_reg[19]/C
                            (rising edge-triggered cell FDSE clocked by clk_processor_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/PC_Buffer_reg[3][12]_srl4/D
                            (rising edge-triggered cell SRL16E clocked by clk_processor_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_processor_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_processor_design_1_clk_wiz_0_0 rise@0.000ns - clk_processor_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.209ns  (logic 0.100ns (47.872%)  route 0.109ns (52.128%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.506ns
    Source Clock Delay      (SCD):    -0.486ns
    Clock Pessimism Removal (CPR):    -0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_processor_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.436     0.436 r  design_1_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.939    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.859    -1.920 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.769    -1.151    design_1_i/clk_wiz_0/inst/clk_processor_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.125 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1660, routed)        0.639    -0.486    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Clk
    SLICE_X69Y146        FDSE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/if_pc_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y146        FDSE (Prop_fdse_C_Q)         0.100    -0.386 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/if_pc_reg[19]/Q
                         net (fo=4, routed)           0.109    -0.277    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/S57_in
    SLICE_X70Y146        SRL16E                                       r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/PC_Buffer_reg[3][12]_srl4/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_processor_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.518     0.518 r  design_1_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.071    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.301    -2.230 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.834    -1.396    design_1_i/clk_wiz_0/inst/clk_processor_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030    -1.366 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1660, routed)        0.860    -0.506    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Clk
    SLICE_X70Y146        SRL16E                                       r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/PC_Buffer_reg[3][12]_srl4/CLK
                         clock pessimism              0.034    -0.472    
    SLICE_X70Y146        SRL16E (Hold_srl16e_CLK_D)
                                                      0.102    -0.370    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/PC_Buffer_reg[3][12]_srl4
  -------------------------------------------------------------------
                         required time                          0.370    
                         arrival time                          -0.277    
  -------------------------------------------------------------------
                         slack                                  0.093    

Slack (MET) :             0.094ns  (arrival time - required time)
  Source:                 design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/if_pc_reg[26]/C
                            (rising edge-triggered cell FDSE clocked by clk_processor_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/PC_Buffer_reg[3][5]_srl4/D
                            (rising edge-triggered cell SRL16E clocked by clk_processor_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_processor_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_processor_design_1_clk_wiz_0_0 rise@0.000ns - clk_processor_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.207ns  (logic 0.100ns (48.420%)  route 0.107ns (51.580%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.534ns
    Source Clock Delay      (SCD):    -0.514ns
    Clock Pessimism Removal (CPR):    -0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_processor_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.436     0.436 r  design_1_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.939    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.859    -1.920 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.769    -1.151    design_1_i/clk_wiz_0/inst/clk_processor_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.125 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1660, routed)        0.611    -0.514    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Clk
    SLICE_X73Y145        FDSE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/if_pc_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y145        FDSE (Prop_fdse_C_Q)         0.100    -0.414 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/if_pc_reg[26]/Q
                         net (fo=4, routed)           0.107    -0.307    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/S22_in
    SLICE_X72Y144        SRL16E                                       r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/PC_Buffer_reg[3][5]_srl4/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_processor_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.518     0.518 r  design_1_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.071    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.301    -2.230 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.834    -1.396    design_1_i/clk_wiz_0/inst/clk_processor_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030    -1.366 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1660, routed)        0.832    -0.534    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Clk
    SLICE_X72Y144        SRL16E                                       r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/PC_Buffer_reg[3][5]_srl4/CLK
                         clock pessimism              0.034    -0.500    
    SLICE_X72Y144        SRL16E (Hold_srl16e_CLK_D)
                                                      0.099    -0.401    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/PC_Buffer_reg[3][5]_srl4
  -------------------------------------------------------------------
                         required time                          0.401    
                         arrival time                          -0.307    
  -------------------------------------------------------------------
                         slack                                  0.094    

Slack (MET) :             0.095ns  (arrival time - required time)
  Source:                 design_1_i/microblaze_0_axi_intc/U0/INTC_CORE_I/IVAR_FAST_MODE_GEN.IVAR_REG_MEM_AXI_CLK_GEN.IVAR_REG_MEM_I/Douta_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by clk_processor_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/microblaze_0_axi_intc/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by clk_processor_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_processor_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_processor_design_1_clk_wiz_0_0 rise@0.000ns - clk_processor_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.420ns  (logic 0.146ns (34.769%)  route 0.274ns (65.231%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.468ns
    Source Clock Delay      (SCD):    -0.500ns
    Clock Pessimism Removal (CPR):    -0.233ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_processor_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.436     0.436 r  design_1_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.939    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.859    -1.920 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.769    -1.151    design_1_i/clk_wiz_0/inst/clk_processor_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.125 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1660, routed)        0.625    -0.500    design_1_i/microblaze_0_axi_intc/U0/INTC_CORE_I/IVAR_FAST_MODE_GEN.IVAR_REG_MEM_AXI_CLK_GEN.IVAR_REG_MEM_I/s_axi_aclk
    SLICE_X52Y150        FDRE                                         r  design_1_i/microblaze_0_axi_intc/U0/INTC_CORE_I/IVAR_FAST_MODE_GEN.IVAR_REG_MEM_AXI_CLK_GEN.IVAR_REG_MEM_I/Douta_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y150        FDRE (Prop_fdre_C_Q)         0.118    -0.382 r  design_1_i/microblaze_0_axi_intc/U0/INTC_CORE_I/IVAR_FAST_MODE_GEN.IVAR_REG_MEM_AXI_CLK_GEN.IVAR_REG_MEM_I/Douta_reg[24]/Q
                         net (fo=1, routed)           0.274    -0.108    design_1_i/microblaze_0_axi_intc/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Douta_reg[31][24]
    SLICE_X53Y149        LUT3 (Prop_lut3_I0_O)        0.028    -0.080 r  design_1_i/microblaze_0_axi_intc/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/s_axi_rdata_i[24]_i_1/O
                         net (fo=1, routed)           0.000    -0.080    design_1_i/microblaze_0_axi_intc/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/IP2Bus_Data[24]
    SLICE_X53Y149        FDRE                                         r  design_1_i/microblaze_0_axi_intc/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_processor_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.518     0.518 r  design_1_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.071    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.301    -2.230 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.834    -1.396    design_1_i/clk_wiz_0/inst/clk_processor_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030    -1.366 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1660, routed)        0.898    -0.468    design_1_i/microblaze_0_axi_intc/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X53Y149        FDRE                                         r  design_1_i/microblaze_0_axi_intc/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[24]/C
                         clock pessimism              0.233    -0.235    
    SLICE_X53Y149        FDRE (Hold_fdre_C_D)         0.060    -0.175    design_1_i/microblaze_0_axi_intc/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[24]
  -------------------------------------------------------------------
                         required time                          0.175    
                         arrival time                          -0.080    
  -------------------------------------------------------------------
                         slack                                  0.095    

Slack (MET) :             0.097ns  (arrival time - required time)
  Source:                 design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/if_pc_reg[8]/C
                            (rising edge-triggered cell FDSE clocked by clk_processor_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/PC_Buffer_reg[3][23]_srl4/D
                            (rising edge-triggered cell SRL16E clocked by clk_processor_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_processor_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_processor_design_1_clk_wiz_0_0 rise@0.000ns - clk_processor_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.265ns  (logic 0.100ns (37.684%)  route 0.165ns (62.316%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.576ns
    Source Clock Delay      (SCD):    -0.536ns
    Clock Pessimism Removal (CPR):    -0.054ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_processor_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.436     0.436 r  design_1_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.939    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.859    -1.920 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.769    -1.151    design_1_i/clk_wiz_0/inst/clk_processor_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.125 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1660, routed)        0.589    -0.536    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Clk
    SLICE_X69Y152        FDSE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/if_pc_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y152        FDSE (Prop_fdse_C_Q)         0.100    -0.436 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/if_pc_reg[8]/Q
                         net (fo=4, routed)           0.165    -0.271    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/S112_in
    SLICE_X70Y150        SRL16E                                       r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/PC_Buffer_reg[3][23]_srl4/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_processor_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.518     0.518 r  design_1_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.071    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.301    -2.230 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.834    -1.396    design_1_i/clk_wiz_0/inst/clk_processor_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030    -1.366 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1660, routed)        0.790    -0.576    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Clk
    SLICE_X70Y150        SRL16E                                       r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/PC_Buffer_reg[3][23]_srl4/CLK
                         clock pessimism              0.054    -0.522    
    SLICE_X70Y150        SRL16E (Hold_srl16e_CLK_D)
                                                      0.154    -0.368    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/PC_Buffer_reg[3][23]_srl4
  -------------------------------------------------------------------
                         required time                          0.368    
                         arrival time                          -0.271    
  -------------------------------------------------------------------
                         slack                                  0.097    

Slack (MET) :             0.098ns  (arrival time - required time)
  Source:                 design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_In_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_processor_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.ALLIN1_ND.READ_REG_GEN[4].GPIO_DBus_i_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by clk_processor_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_processor_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_processor_design_1_clk_wiz_0_0 rise@0.000ns - clk_processor_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.326ns  (logic 0.146ns (44.733%)  route 0.180ns (55.267%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.141ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.537ns
    Source Clock Delay      (SCD):    -0.445ns
    Clock Pessimism Removal (CPR):    -0.233ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_processor_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.436     0.436 r  design_1_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.939    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.859    -1.920 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.769    -1.151    design_1_i/clk_wiz_0/inst/clk_processor_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.125 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1660, routed)        0.680    -0.445    design_1_i/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X48Y149        FDRE                                         r  design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_In_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y149        FDRE (Prop_fdre_C_Q)         0.118    -0.327 r  design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_In_reg[4]/Q
                         net (fo=1, routed)           0.180    -0.147    design_1_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Not_Dual.gpio_Data_In_reg[0][3]
    SLICE_X50Y150        LUT6 (Prop_lut6_I0_O)        0.028    -0.119 r  design_1_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Not_Dual.ALLIN1_ND.READ_REG_GEN[4].GPIO_DBus_i[28]_i_1/O
                         net (fo=1, routed)           0.000    -0.119    design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_In_reg[4]_0
    SLICE_X50Y150        FDRE                                         r  design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.ALLIN1_ND.READ_REG_GEN[4].GPIO_DBus_i_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_processor_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.518     0.518 r  design_1_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.071    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.301    -2.230 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.834    -1.396    design_1_i/clk_wiz_0/inst/clk_processor_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030    -1.366 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1660, routed)        0.829    -0.537    design_1_i/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X50Y150        FDRE                                         r  design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.ALLIN1_ND.READ_REG_GEN[4].GPIO_DBus_i_reg[28]/C
                         clock pessimism              0.233    -0.304    
    SLICE_X50Y150        FDRE (Hold_fdre_C_D)         0.087    -0.217    design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.ALLIN1_ND.READ_REG_GEN[4].GPIO_DBus_i_reg[28]
  -------------------------------------------------------------------
                         required time                          0.217    
                         arrival time                          -0.119    
  -------------------------------------------------------------------
                         slack                                  0.098    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_processor_design_1_clk_wiz_0_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            1.839         10.000      8.161      RAMB36_X5Y26     design_1_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            1.839         10.000      8.161      RAMB36_X5Y26     design_1_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            1.839         10.000      8.161      RAMB36_X5Y28     design_1_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            1.839         10.000      8.161      RAMB36_X5Y28     design_1_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            1.839         10.000      8.161      RAMB36_X6Y29     design_1_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            1.839         10.000      8.161      RAMB36_X6Y29     design_1_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            1.839         10.000      8.161      RAMB36_X4Y25     design_1_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            1.839         10.000      8.161      RAMB36_X4Y25     design_1_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            1.839         10.000      8.161      RAMB36_X4Y26     design_1_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            1.839         10.000      8.161      RAMB36_X4Y26     design_1_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
Max Period        n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y5  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
Low Pulse Width   Slow    RAMD32/CLK          n/a            0.768         5.000       4.232      SLICE_X54Y150    design_1_i/microblaze_0_axi_intc/U0/INTC_CORE_I/IVAR_FAST_MODE_GEN.IVAR_REG_MEM_AXI_CLK_GEN.IVAR_REG_MEM_I/ram_reg_0_15_0_0/DP/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            0.768         5.000       4.232      SLICE_X54Y150    design_1_i/microblaze_0_axi_intc/U0/INTC_CORE_I/IVAR_FAST_MODE_GEN.IVAR_REG_MEM_AXI_CLK_GEN.IVAR_REG_MEM_I/ram_reg_0_15_0_0/SP/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            0.768         5.000       4.232      SLICE_X54Y150    design_1_i/microblaze_0_axi_intc/U0/INTC_CORE_I/IVAR_FAST_MODE_GEN.IVAR_REG_MEM_AXI_CLK_GEN.IVAR_REG_MEM_I/ram_reg_0_15_10_10/DP/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            0.768         5.000       4.232      SLICE_X54Y150    design_1_i/microblaze_0_axi_intc/U0/INTC_CORE_I/IVAR_FAST_MODE_GEN.IVAR_REG_MEM_AXI_CLK_GEN.IVAR_REG_MEM_I/ram_reg_0_15_10_10/SP/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            0.768         5.000       4.232      SLICE_X54Y150    design_1_i/microblaze_0_axi_intc/U0/INTC_CORE_I/IVAR_FAST_MODE_GEN.IVAR_REG_MEM_AXI_CLK_GEN.IVAR_REG_MEM_I/ram_reg_0_15_11_11/DP/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            0.768         5.000       4.232      SLICE_X54Y150    design_1_i/microblaze_0_axi_intc/U0/INTC_CORE_I/IVAR_FAST_MODE_GEN.IVAR_REG_MEM_AXI_CLK_GEN.IVAR_REG_MEM_I/ram_reg_0_15_11_11/SP/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            0.768         5.000       4.232      SLICE_X54Y150    design_1_i/microblaze_0_axi_intc/U0/INTC_CORE_I/IVAR_FAST_MODE_GEN.IVAR_REG_MEM_AXI_CLK_GEN.IVAR_REG_MEM_I/ram_reg_0_15_12_12/DP/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            0.768         5.000       4.232      SLICE_X54Y150    design_1_i/microblaze_0_axi_intc/U0/INTC_CORE_I/IVAR_FAST_MODE_GEN.IVAR_REG_MEM_AXI_CLK_GEN.IVAR_REG_MEM_I/ram_reg_0_15_12_12/SP/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            0.768         5.000       4.232      SLICE_X54Y148    design_1_i/microblaze_0_axi_intc/U0/INTC_CORE_I/IVAR_FAST_MODE_GEN.IVAR_REG_MEM_AXI_CLK_GEN.IVAR_REG_MEM_I/ram_reg_0_15_13_13/DP/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            0.768         5.000       4.232      SLICE_X54Y148    design_1_i/microblaze_0_axi_intc/U0/INTC_CORE_I/IVAR_FAST_MODE_GEN.IVAR_REG_MEM_AXI_CLK_GEN.IVAR_REG_MEM_I/ram_reg_0_15_13_13/SP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            0.768         5.000       4.232      SLICE_X54Y150    design_1_i/microblaze_0_axi_intc/U0/INTC_CORE_I/IVAR_FAST_MODE_GEN.IVAR_REG_MEM_AXI_CLK_GEN.IVAR_REG_MEM_I/ram_reg_0_15_0_0/DP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            0.768         5.000       4.232      SLICE_X54Y150    design_1_i/microblaze_0_axi_intc/U0/INTC_CORE_I/IVAR_FAST_MODE_GEN.IVAR_REG_MEM_AXI_CLK_GEN.IVAR_REG_MEM_I/ram_reg_0_15_0_0/SP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            0.768         5.000       4.232      SLICE_X54Y150    design_1_i/microblaze_0_axi_intc/U0/INTC_CORE_I/IVAR_FAST_MODE_GEN.IVAR_REG_MEM_AXI_CLK_GEN.IVAR_REG_MEM_I/ram_reg_0_15_10_10/DP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            0.768         5.000       4.232      SLICE_X54Y150    design_1_i/microblaze_0_axi_intc/U0/INTC_CORE_I/IVAR_FAST_MODE_GEN.IVAR_REG_MEM_AXI_CLK_GEN.IVAR_REG_MEM_I/ram_reg_0_15_10_10/SP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            0.768         5.000       4.232      SLICE_X54Y150    design_1_i/microblaze_0_axi_intc/U0/INTC_CORE_I/IVAR_FAST_MODE_GEN.IVAR_REG_MEM_AXI_CLK_GEN.IVAR_REG_MEM_I/ram_reg_0_15_11_11/DP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            0.768         5.000       4.232      SLICE_X54Y150    design_1_i/microblaze_0_axi_intc/U0/INTC_CORE_I/IVAR_FAST_MODE_GEN.IVAR_REG_MEM_AXI_CLK_GEN.IVAR_REG_MEM_I/ram_reg_0_15_11_11/SP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            0.768         5.000       4.232      SLICE_X54Y150    design_1_i/microblaze_0_axi_intc/U0/INTC_CORE_I/IVAR_FAST_MODE_GEN.IVAR_REG_MEM_AXI_CLK_GEN.IVAR_REG_MEM_I/ram_reg_0_15_12_12/DP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            0.768         5.000       4.232      SLICE_X54Y150    design_1_i/microblaze_0_axi_intc/U0/INTC_CORE_I/IVAR_FAST_MODE_GEN.IVAR_REG_MEM_AXI_CLK_GEN.IVAR_REG_MEM_I/ram_reg_0_15_12_12/SP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            0.768         5.000       4.232      SLICE_X54Y152    design_1_i/microblaze_0_axi_intc/U0/INTC_CORE_I/IVAR_FAST_MODE_GEN.IVAR_REG_MEM_AXI_CLK_GEN.IVAR_REG_MEM_I/ram_reg_0_15_17_17/DP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            0.768         5.000       4.232      SLICE_X54Y152    design_1_i/microblaze_0_axi_intc/U0/INTC_CORE_I/IVAR_FAST_MODE_GEN.IVAR_REG_MEM_AXI_CLK_GEN.IVAR_REG_MEM_I/ram_reg_0_15_17_17/SP/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clk_slow_design_1_clk_wiz_0_0
  To Clock:  clk_slow_design_1_clk_wiz_0_0

Setup :            8  Failing Endpoints,  Worst Slack       -1.936ns,  Total Violation       -8.992ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.204ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.600ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -1.936ns  (required time - arrival time)
  Source:                 design_1_i/led_ctl_0/U0/cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_slow_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/led_ctl_0/U0/en_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_slow_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_slow_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_slow_design_1_clk_wiz_0_0 rise@10.000ns - clk_slow_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        11.886ns  (logic 5.247ns (44.145%)  route 6.639ns (55.855%))
  Logic Levels:           37  (CARRY4=24 LUT2=1 LUT3=3 LUT4=2 LUT5=2 LUT6=5)
  Clock Path Skew:        -0.050ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.419ns = ( 8.581 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.017ns
    Clock Pessimism Removal (CPR):    -0.648ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_slow_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.954     0.954 r  design_1_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     2.035    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.309    -5.274 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.697    -3.577    design_1_i/clk_wiz_0/inst/clk_slow_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.093    -3.484 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=42, routed)          1.467    -2.017    design_1_i/led_ctl_0/U0/clk_rx
    SLICE_X62Y111        FDRE                                         r  design_1_i/led_ctl_0/U0/cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y111        FDRE (Prop_fdre_C_Q)         0.236    -1.781 r  design_1_i/led_ctl_0/U0/cnt_reg[0]/Q
                         net (fo=99, routed)          0.121    -1.660    design_1_i/led_ctl_0/U0/out[0]
    SLICE_X63Y111        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.368    -1.292 r  design_1_i/led_ctl_0/U0/led_o_reg[7]_i_158/CO[3]
                         net (fo=1, routed)           0.000    -1.292    design_1_i/led_ctl_0/U0/led_o_reg[7]_i_158_n_0
    SLICE_X63Y112        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    -1.239 r  design_1_i/led_ctl_0/U0/led_o_reg[7]_i_155/CO[3]
                         net (fo=1, routed)           0.000    -1.239    design_1_i/led_ctl_0/U0/led_o_reg[7]_i_155_n_0
    SLICE_X63Y113        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    -1.186 r  design_1_i/led_ctl_0/U0/led_o_reg[7]_i_160/CO[3]
                         net (fo=1, routed)           0.000    -1.186    design_1_i/led_ctl_0/U0/led_o_reg[7]_i_160_n_0
    SLICE_X63Y114        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    -1.133 r  design_1_i/led_ctl_0/U0/led_o_reg[6]_i_109/CO[3]
                         net (fo=1, routed)           0.000    -1.133    design_1_i/led_ctl_0/U0/led_o_reg[6]_i_109_n_0
    SLICE_X63Y115        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    -1.080 r  design_1_i/led_ctl_0/U0/led_o_reg[7]_i_102/CO[3]
                         net (fo=1, routed)           0.000    -1.080    design_1_i/led_ctl_0/U0/led_o_reg[7]_i_102_n_0
    SLICE_X63Y116        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.166    -0.914 f  design_1_i/led_ctl_0/U0/led_o_reg[7]_i_36/O[1]
                         net (fo=35, routed)          0.440    -0.474    design_1_i/led_ctl_0/U0/p_0_in[22]
    SLICE_X65Y116        LUT2 (Prop_lut2_I0_O)        0.123    -0.351 r  design_1_i/led_ctl_0/U0/led_o[7]_i_251/O
                         net (fo=1, routed)           0.000    -0.351    design_1_i/led_ctl_0/U0/led_o[7]_i_251_n_0
    SLICE_X65Y116        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.193    -0.158 r  design_1_i/led_ctl_0/U0/led_o_reg[7]_i_201/CO[3]
                         net (fo=1, routed)           0.000    -0.158    design_1_i/led_ctl_0/U0/led_o_reg[7]_i_201_n_0
    SLICE_X65Y117        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    -0.105 r  design_1_i/led_ctl_0/U0/led_o_reg[7]_i_156/CO[3]
                         net (fo=851, routed)         0.700     0.595    design_1_i/led_ctl_0/U0/led_buf7
    SLICE_X66Y117        LUT3 (Prop_lut3_I1_O)        0.043     0.638 r  design_1_i/led_ctl_0/U0/led_o[0]_i_329/O
                         net (fo=40, routed)          0.717     1.356    design_1_i/led_ctl_0/U0/led_buf5[8]
    SLICE_X60Y119        LUT6 (Prop_lut6_I2_O)        0.043     1.399 r  design_1_i/led_ctl_0/U0/led_o[1]_i_310/O
                         net (fo=1, routed)           0.000     1.399    design_1_i/led_ctl_0/U0/led_o[1]_i_310_n_0
    SLICE_X60Y119        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256     1.655 r  design_1_i/led_ctl_0/U0/led_o_reg[1]_i_302/CO[3]
                         net (fo=1, routed)           0.000     1.655    design_1_i/led_ctl_0/U0/led_o_reg[1]_i_302_n_0
    SLICE_X60Y120        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     1.709 r  design_1_i/led_ctl_0/U0/led_o_reg[1]_i_290/CO[3]
                         net (fo=1, routed)           0.000     1.709    design_1_i/led_ctl_0/U0/led_o_reg[1]_i_290_n_0
    SLICE_X60Y121        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.165     1.874 r  design_1_i/led_ctl_0/U0/led_o_reg[1]_i_276/O[1]
                         net (fo=2, routed)           0.367     2.241    design_1_i/led_ctl_0/U0/led_o_reg[1]_i_276_n_6
    SLICE_X56Y121        LUT6 (Prop_lut6_I5_O)        0.125     2.366 r  design_1_i/led_ctl_0/U0/led_o[1]_i_250/O
                         net (fo=2, routed)           0.306     2.672    design_1_i/led_ctl_0/U0/led_o[1]_i_250_n_0
    SLICE_X57Y121        CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.250     2.922 r  design_1_i/led_ctl_0/U0/led_o_reg[1]_i_212/CO[3]
                         net (fo=1, routed)           0.000     2.922    design_1_i/led_ctl_0/U0/led_o_reg[1]_i_212_n_0
    SLICE_X57Y122        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     2.975 r  design_1_i/led_ctl_0/U0/led_o_reg[1]_i_182/CO[3]
                         net (fo=1, routed)           0.000     2.975    design_1_i/led_ctl_0/U0/led_o_reg[1]_i_182_n_0
    SLICE_X57Y123        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     3.028 r  design_1_i/led_ctl_0/U0/led_o_reg[1]_i_146/CO[3]
                         net (fo=1, routed)           0.000     3.028    design_1_i/led_ctl_0/U0/led_o_reg[1]_i_146_n_0
    SLICE_X57Y124        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.166     3.194 r  design_1_i/led_ctl_0/U0/led_o_reg[1]_i_112/O[1]
                         net (fo=19, routed)          0.540     3.734    design_1_i/led_ctl_0/U0_n_297
    SLICE_X55Y123        LUT3 (Prop_lut3_I2_O)        0.123     3.857 r  design_1_i/led_ctl_0/led_o[1]_i_155/O
                         net (fo=2, routed)           0.201     4.058    design_1_i/led_ctl_0/led_o[1]_i_155_n_0
    SLICE_X53Y123        LUT4 (Prop_lut4_I3_O)        0.043     4.101 r  design_1_i/led_ctl_0/led_o[1]_i_158/O
                         net (fo=1, routed)           0.000     4.101    design_1_i/led_ctl_0/led_o[1]_i_158_n_0
    SLICE_X53Y123        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.193     4.294 r  design_1_i/led_ctl_0/led_o_reg[1]_i_113/CO[3]
                         net (fo=1, routed)           0.000     4.294    design_1_i/led_ctl_0/led_o_reg[1]_i_113_n_0
    SLICE_X53Y124        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.149     4.443 r  design_1_i/led_ctl_0/led_o_reg[1]_i_141/O[3]
                         net (fo=2, routed)           0.468     4.912    design_1_i/led_ctl_0/led_o_reg[1]_i_141_n_4
    SLICE_X53Y128        CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.346     5.258 r  design_1_i/led_ctl_0/led_o_reg[1]_i_140/CO[3]
                         net (fo=1, routed)           0.000     5.258    design_1_i/led_ctl_0/led_o_reg[1]_i_140_n_0
    SLICE_X53Y129        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.166     5.424 r  design_1_i/led_ctl_0/led_o_reg[1]_i_163/O[1]
                         net (fo=1, routed)           0.323     5.747    design_1_i/led_ctl_0/U0/cnt_reg[24]_12[1]
    SLICE_X55Y129        LUT4 (Prop_lut4_I3_O)        0.123     5.870 r  design_1_i/led_ctl_0/U0/led_o[1]_i_125/O
                         net (fo=1, routed)           0.000     5.870    design_1_i/led_ctl_0/U0/led_o[1]_i_125_n_0
    SLICE_X55Y129        CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.312     6.182 r  design_1_i/led_ctl_0/U0/led_o_reg[1]_i_60/O[3]
                         net (fo=4, routed)           0.469     6.652    design_1_i/led_ctl_0/U0/led_o_reg[1]_i_60_n_4
    SLICE_X56Y135        CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.348     7.000 r  design_1_i/led_ctl_0/U0/led_o_reg[1]_i_12/CO[1]
                         net (fo=38, routed)          0.477     7.477    design_1_i/led_ctl_0/U0/led_o_reg[1]_i_12_n_2
    SLICE_X57Y131        LUT3 (Prop_lut3_I1_O)        0.124     7.601 r  design_1_i/led_ctl_0/U0/led_o[1]_i_132/O
                         net (fo=1, routed)           0.000     7.601    design_1_i/led_ctl_0/U0/led_o[1]_i_132_n_0
    SLICE_X57Y131        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267     7.868 r  design_1_i/led_ctl_0/U0/led_o_reg[1]_i_61/CO[3]
                         net (fo=1, routed)           0.000     7.868    design_1_i/led_ctl_0/U0/led_o_reg[1]_i_61_n_0
    SLICE_X57Y132        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     7.921 r  design_1_i/led_ctl_0/U0/led_o_reg[1]_i_23/CO[3]
                         net (fo=1, routed)           0.000     7.921    design_1_i/led_ctl_0/U0/led_o_reg[1]_i_23_n_0
    SLICE_X57Y133        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.149     8.070 f  design_1_i/led_ctl_0/U0/led_o_reg[1]_i_25/O[3]
                         net (fo=1, routed)           0.532     8.602    design_1_i/led_ctl_0/U0/led_o_reg[1]_i_25_n_4
    SLICE_X59Y135        LUT6 (Prop_lut6_I1_O)        0.120     8.722 r  design_1_i/led_ctl_0/U0/led_o[1]_i_21/O
                         net (fo=1, routed)           0.150     8.872    design_1_i/led_ctl_0/U0/led_o[1]_i_21_n_0
    SLICE_X59Y135        LUT5 (Prop_lut5_I0_O)        0.043     8.915 r  design_1_i/led_ctl_0/U0/led_o[1]_i_6/O
                         net (fo=2, routed)           0.382     9.296    design_1_i/led_ctl_0/U0/led_o[1]_i_6_n_0
    SLICE_X64Y135        LUT5 (Prop_lut5_I1_O)        0.043     9.339 f  design_1_i/led_ctl_0/U0/led_o[1]_i_7/O
                         net (fo=1, routed)           0.185     9.524    design_1_i/led_ctl_0/U0/led_o[1]_i_7_n_0
    SLICE_X62Y135        LUT6 (Prop_lut6_I4_O)        0.043     9.567 r  design_1_i/led_ctl_0/U0/led_o[1]_i_2/O
                         net (fo=2, routed)           0.258     9.825    design_1_i/led_ctl_0/U0/led_o[1]_i_2_n_0
    SLICE_X60Y134        LUT6 (Prop_lut6_I3_O)        0.043     9.868 r  design_1_i/led_ctl_0/U0/en_i_1/O
                         net (fo=1, routed)           0.000     9.868    design_1_i/led_ctl_0/U0/en_i_1_n_0
    SLICE_X60Y134        FDRE                                         r  design_1_i/led_ctl_0/U0/en_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_slow_design_1_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    E19                                               0.000    10.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz_0/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.851    10.851 r  design_1_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986    11.837    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.234     5.603 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.566     7.169    design_1_i/clk_wiz_0/inst/clk_slow_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.083     7.252 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=42, routed)          1.329     8.581    design_1_i/led_ctl_0/U0/clk_rx
    SLICE_X60Y134        FDRE                                         r  design_1_i/led_ctl_0/U0/en_reg/C
                         clock pessimism             -0.648     7.933    
                         clock uncertainty           -0.066     7.866    
    SLICE_X60Y134        FDRE (Setup_fdre_C_D)        0.066     7.932    design_1_i/led_ctl_0/U0/en_reg
  -------------------------------------------------------------------
                         required time                          7.932    
                         arrival time                          -9.868    
  -------------------------------------------------------------------
                         slack                                 -1.936    

Slack (VIOLATED) :        -1.897ns  (required time - arrival time)
  Source:                 design_1_i/led_ctl_0/U0/cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_slow_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/led_ctl_0/U0/led_o_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_slow_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_slow_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_slow_design_1_clk_wiz_0_0 rise@10.000ns - clk_slow_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        11.814ns  (logic 5.247ns (44.412%)  route 6.567ns (55.588%))
  Logic Levels:           37  (CARRY4=24 LUT2=2 LUT3=3 LUT4=2 LUT5=2 LUT6=4)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.418ns = ( 8.582 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.017ns
    Clock Pessimism Removal (CPR):    -0.648ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_slow_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.954     0.954 r  design_1_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     2.035    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.309    -5.274 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.697    -3.577    design_1_i/clk_wiz_0/inst/clk_slow_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.093    -3.484 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=42, routed)          1.467    -2.017    design_1_i/led_ctl_0/U0/clk_rx
    SLICE_X62Y111        FDRE                                         r  design_1_i/led_ctl_0/U0/cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y111        FDRE (Prop_fdre_C_Q)         0.236    -1.781 r  design_1_i/led_ctl_0/U0/cnt_reg[0]/Q
                         net (fo=99, routed)          0.121    -1.660    design_1_i/led_ctl_0/U0/out[0]
    SLICE_X63Y111        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.368    -1.292 r  design_1_i/led_ctl_0/U0/led_o_reg[7]_i_158/CO[3]
                         net (fo=1, routed)           0.000    -1.292    design_1_i/led_ctl_0/U0/led_o_reg[7]_i_158_n_0
    SLICE_X63Y112        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    -1.239 r  design_1_i/led_ctl_0/U0/led_o_reg[7]_i_155/CO[3]
                         net (fo=1, routed)           0.000    -1.239    design_1_i/led_ctl_0/U0/led_o_reg[7]_i_155_n_0
    SLICE_X63Y113        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    -1.186 r  design_1_i/led_ctl_0/U0/led_o_reg[7]_i_160/CO[3]
                         net (fo=1, routed)           0.000    -1.186    design_1_i/led_ctl_0/U0/led_o_reg[7]_i_160_n_0
    SLICE_X63Y114        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    -1.133 r  design_1_i/led_ctl_0/U0/led_o_reg[6]_i_109/CO[3]
                         net (fo=1, routed)           0.000    -1.133    design_1_i/led_ctl_0/U0/led_o_reg[6]_i_109_n_0
    SLICE_X63Y115        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    -1.080 r  design_1_i/led_ctl_0/U0/led_o_reg[7]_i_102/CO[3]
                         net (fo=1, routed)           0.000    -1.080    design_1_i/led_ctl_0/U0/led_o_reg[7]_i_102_n_0
    SLICE_X63Y116        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.166    -0.914 f  design_1_i/led_ctl_0/U0/led_o_reg[7]_i_36/O[1]
                         net (fo=35, routed)          0.440    -0.474    design_1_i/led_ctl_0/U0/p_0_in[22]
    SLICE_X65Y116        LUT2 (Prop_lut2_I0_O)        0.123    -0.351 r  design_1_i/led_ctl_0/U0/led_o[7]_i_251/O
                         net (fo=1, routed)           0.000    -0.351    design_1_i/led_ctl_0/U0/led_o[7]_i_251_n_0
    SLICE_X65Y116        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.193    -0.158 r  design_1_i/led_ctl_0/U0/led_o_reg[7]_i_201/CO[3]
                         net (fo=1, routed)           0.000    -0.158    design_1_i/led_ctl_0/U0/led_o_reg[7]_i_201_n_0
    SLICE_X65Y117        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    -0.105 r  design_1_i/led_ctl_0/U0/led_o_reg[7]_i_156/CO[3]
                         net (fo=851, routed)         0.700     0.595    design_1_i/led_ctl_0/U0/led_buf7
    SLICE_X66Y117        LUT3 (Prop_lut3_I1_O)        0.043     0.638 r  design_1_i/led_ctl_0/U0/led_o[0]_i_329/O
                         net (fo=40, routed)          0.717     1.356    design_1_i/led_ctl_0/U0/led_buf5[8]
    SLICE_X60Y119        LUT6 (Prop_lut6_I2_O)        0.043     1.399 r  design_1_i/led_ctl_0/U0/led_o[1]_i_310/O
                         net (fo=1, routed)           0.000     1.399    design_1_i/led_ctl_0/U0/led_o[1]_i_310_n_0
    SLICE_X60Y119        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256     1.655 r  design_1_i/led_ctl_0/U0/led_o_reg[1]_i_302/CO[3]
                         net (fo=1, routed)           0.000     1.655    design_1_i/led_ctl_0/U0/led_o_reg[1]_i_302_n_0
    SLICE_X60Y120        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     1.709 r  design_1_i/led_ctl_0/U0/led_o_reg[1]_i_290/CO[3]
                         net (fo=1, routed)           0.000     1.709    design_1_i/led_ctl_0/U0/led_o_reg[1]_i_290_n_0
    SLICE_X60Y121        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.165     1.874 r  design_1_i/led_ctl_0/U0/led_o_reg[1]_i_276/O[1]
                         net (fo=2, routed)           0.367     2.241    design_1_i/led_ctl_0/U0/led_o_reg[1]_i_276_n_6
    SLICE_X56Y121        LUT6 (Prop_lut6_I5_O)        0.125     2.366 r  design_1_i/led_ctl_0/U0/led_o[1]_i_250/O
                         net (fo=2, routed)           0.306     2.672    design_1_i/led_ctl_0/U0/led_o[1]_i_250_n_0
    SLICE_X57Y121        CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.250     2.922 r  design_1_i/led_ctl_0/U0/led_o_reg[1]_i_212/CO[3]
                         net (fo=1, routed)           0.000     2.922    design_1_i/led_ctl_0/U0/led_o_reg[1]_i_212_n_0
    SLICE_X57Y122        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     2.975 r  design_1_i/led_ctl_0/U0/led_o_reg[1]_i_182/CO[3]
                         net (fo=1, routed)           0.000     2.975    design_1_i/led_ctl_0/U0/led_o_reg[1]_i_182_n_0
    SLICE_X57Y123        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     3.028 r  design_1_i/led_ctl_0/U0/led_o_reg[1]_i_146/CO[3]
                         net (fo=1, routed)           0.000     3.028    design_1_i/led_ctl_0/U0/led_o_reg[1]_i_146_n_0
    SLICE_X57Y124        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.166     3.194 r  design_1_i/led_ctl_0/U0/led_o_reg[1]_i_112/O[1]
                         net (fo=19, routed)          0.540     3.734    design_1_i/led_ctl_0/U0_n_297
    SLICE_X55Y123        LUT3 (Prop_lut3_I2_O)        0.123     3.857 r  design_1_i/led_ctl_0/led_o[1]_i_155/O
                         net (fo=2, routed)           0.201     4.058    design_1_i/led_ctl_0/led_o[1]_i_155_n_0
    SLICE_X53Y123        LUT4 (Prop_lut4_I3_O)        0.043     4.101 r  design_1_i/led_ctl_0/led_o[1]_i_158/O
                         net (fo=1, routed)           0.000     4.101    design_1_i/led_ctl_0/led_o[1]_i_158_n_0
    SLICE_X53Y123        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.193     4.294 r  design_1_i/led_ctl_0/led_o_reg[1]_i_113/CO[3]
                         net (fo=1, routed)           0.000     4.294    design_1_i/led_ctl_0/led_o_reg[1]_i_113_n_0
    SLICE_X53Y124        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.149     4.443 r  design_1_i/led_ctl_0/led_o_reg[1]_i_141/O[3]
                         net (fo=2, routed)           0.468     4.912    design_1_i/led_ctl_0/led_o_reg[1]_i_141_n_4
    SLICE_X53Y128        CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.346     5.258 r  design_1_i/led_ctl_0/led_o_reg[1]_i_140/CO[3]
                         net (fo=1, routed)           0.000     5.258    design_1_i/led_ctl_0/led_o_reg[1]_i_140_n_0
    SLICE_X53Y129        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.166     5.424 r  design_1_i/led_ctl_0/led_o_reg[1]_i_163/O[1]
                         net (fo=1, routed)           0.323     5.747    design_1_i/led_ctl_0/U0/cnt_reg[24]_12[1]
    SLICE_X55Y129        LUT4 (Prop_lut4_I3_O)        0.123     5.870 r  design_1_i/led_ctl_0/U0/led_o[1]_i_125/O
                         net (fo=1, routed)           0.000     5.870    design_1_i/led_ctl_0/U0/led_o[1]_i_125_n_0
    SLICE_X55Y129        CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.312     6.182 r  design_1_i/led_ctl_0/U0/led_o_reg[1]_i_60/O[3]
                         net (fo=4, routed)           0.469     6.652    design_1_i/led_ctl_0/U0/led_o_reg[1]_i_60_n_4
    SLICE_X56Y135        CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.348     7.000 r  design_1_i/led_ctl_0/U0/led_o_reg[1]_i_12/CO[1]
                         net (fo=38, routed)          0.477     7.477    design_1_i/led_ctl_0/U0/led_o_reg[1]_i_12_n_2
    SLICE_X57Y131        LUT3 (Prop_lut3_I1_O)        0.124     7.601 r  design_1_i/led_ctl_0/U0/led_o[1]_i_132/O
                         net (fo=1, routed)           0.000     7.601    design_1_i/led_ctl_0/U0/led_o[1]_i_132_n_0
    SLICE_X57Y131        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267     7.868 r  design_1_i/led_ctl_0/U0/led_o_reg[1]_i_61/CO[3]
                         net (fo=1, routed)           0.000     7.868    design_1_i/led_ctl_0/U0/led_o_reg[1]_i_61_n_0
    SLICE_X57Y132        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     7.921 r  design_1_i/led_ctl_0/U0/led_o_reg[1]_i_23/CO[3]
                         net (fo=1, routed)           0.000     7.921    design_1_i/led_ctl_0/U0/led_o_reg[1]_i_23_n_0
    SLICE_X57Y133        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.149     8.070 f  design_1_i/led_ctl_0/U0/led_o_reg[1]_i_25/O[3]
                         net (fo=1, routed)           0.532     8.602    design_1_i/led_ctl_0/U0/led_o_reg[1]_i_25_n_4
    SLICE_X59Y135        LUT6 (Prop_lut6_I1_O)        0.120     8.722 r  design_1_i/led_ctl_0/U0/led_o[1]_i_21/O
                         net (fo=1, routed)           0.150     8.872    design_1_i/led_ctl_0/U0/led_o[1]_i_21_n_0
    SLICE_X59Y135        LUT5 (Prop_lut5_I0_O)        0.043     8.915 r  design_1_i/led_ctl_0/U0/led_o[1]_i_6/O
                         net (fo=2, routed)           0.382     9.296    design_1_i/led_ctl_0/U0/led_o[1]_i_6_n_0
    SLICE_X64Y135        LUT5 (Prop_lut5_I1_O)        0.043     9.339 f  design_1_i/led_ctl_0/U0/led_o[1]_i_7/O
                         net (fo=1, routed)           0.185     9.524    design_1_i/led_ctl_0/U0/led_o[1]_i_7_n_0
    SLICE_X62Y135        LUT6 (Prop_lut6_I4_O)        0.043     9.567 r  design_1_i/led_ctl_0/U0/led_o[1]_i_2/O
                         net (fo=2, routed)           0.187     9.754    design_1_i/led_ctl_0/U0/led_o[1]_i_2_n_0
    SLICE_X63Y135        LUT2 (Prop_lut2_I1_O)        0.043     9.797 r  design_1_i/led_ctl_0/U0/led_o[1]_i_1/O
                         net (fo=1, routed)           0.000     9.797    design_1_i/led_ctl_0/U0/led_buf[1]
    SLICE_X63Y135        FDRE                                         r  design_1_i/led_ctl_0/U0/led_o_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_slow_design_1_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    E19                                               0.000    10.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz_0/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.851    10.851 r  design_1_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986    11.837    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.234     5.603 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.566     7.169    design_1_i/clk_wiz_0/inst/clk_slow_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.083     7.252 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=42, routed)          1.330     8.582    design_1_i/led_ctl_0/U0/clk_rx
    SLICE_X63Y135        FDRE                                         r  design_1_i/led_ctl_0/U0/led_o_reg[1]/C
                         clock pessimism             -0.648     7.934    
                         clock uncertainty           -0.066     7.867    
    SLICE_X63Y135        FDRE (Setup_fdre_C_D)        0.033     7.900    design_1_i/led_ctl_0/U0/led_o_reg[1]
  -------------------------------------------------------------------
                         required time                          7.900    
                         arrival time                          -9.797    
  -------------------------------------------------------------------
                         slack                                 -1.897    

Slack (VIOLATED) :        -1.542ns  (required time - arrival time)
  Source:                 design_1_i/led_ctl_0/U0/cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_slow_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/led_ctl_0/U0/led_o_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_slow_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_slow_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_slow_design_1_clk_wiz_0_0 rise@10.000ns - clk_slow_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        11.492ns  (logic 5.332ns (46.399%)  route 6.160ns (53.601%))
  Logic Levels:           43  (CARRY4=29 LUT2=2 LUT3=3 LUT4=3 LUT5=1 LUT6=5)
  Clock Path Skew:        -0.050ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.419ns = ( 8.581 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.017ns
    Clock Pessimism Removal (CPR):    -0.648ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_slow_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.954     0.954 r  design_1_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     2.035    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.309    -5.274 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.697    -3.577    design_1_i/clk_wiz_0/inst/clk_slow_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.093    -3.484 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=42, routed)          1.467    -2.017    design_1_i/led_ctl_0/U0/clk_rx
    SLICE_X62Y111        FDRE                                         r  design_1_i/led_ctl_0/U0/cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y111        FDRE (Prop_fdre_C_Q)         0.236    -1.781 r  design_1_i/led_ctl_0/U0/cnt_reg[0]/Q
                         net (fo=99, routed)          0.121    -1.660    design_1_i/led_ctl_0/U0/out[0]
    SLICE_X63Y111        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.368    -1.292 r  design_1_i/led_ctl_0/U0/led_o_reg[7]_i_158/CO[3]
                         net (fo=1, routed)           0.000    -1.292    design_1_i/led_ctl_0/U0/led_o_reg[7]_i_158_n_0
    SLICE_X63Y112        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    -1.239 r  design_1_i/led_ctl_0/U0/led_o_reg[7]_i_155/CO[3]
                         net (fo=1, routed)           0.000    -1.239    design_1_i/led_ctl_0/U0/led_o_reg[7]_i_155_n_0
    SLICE_X63Y113        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    -1.186 r  design_1_i/led_ctl_0/U0/led_o_reg[7]_i_160/CO[3]
                         net (fo=1, routed)           0.000    -1.186    design_1_i/led_ctl_0/U0/led_o_reg[7]_i_160_n_0
    SLICE_X63Y114        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    -1.133 r  design_1_i/led_ctl_0/U0/led_o_reg[6]_i_109/CO[3]
                         net (fo=1, routed)           0.000    -1.133    design_1_i/led_ctl_0/U0/led_o_reg[6]_i_109_n_0
    SLICE_X63Y115        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    -1.080 r  design_1_i/led_ctl_0/U0/led_o_reg[7]_i_102/CO[3]
                         net (fo=1, routed)           0.000    -1.080    design_1_i/led_ctl_0/U0/led_o_reg[7]_i_102_n_0
    SLICE_X63Y116        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.166    -0.914 f  design_1_i/led_ctl_0/U0/led_o_reg[7]_i_36/O[1]
                         net (fo=35, routed)          0.440    -0.474    design_1_i/led_ctl_0/U0/p_0_in[22]
    SLICE_X65Y116        LUT2 (Prop_lut2_I0_O)        0.123    -0.351 r  design_1_i/led_ctl_0/U0/led_o[7]_i_251/O
                         net (fo=1, routed)           0.000    -0.351    design_1_i/led_ctl_0/U0/led_o[7]_i_251_n_0
    SLICE_X65Y116        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.193    -0.158 r  design_1_i/led_ctl_0/U0/led_o_reg[7]_i_201/CO[3]
                         net (fo=1, routed)           0.000    -0.158    design_1_i/led_ctl_0/U0/led_o_reg[7]_i_201_n_0
    SLICE_X65Y117        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    -0.105 r  design_1_i/led_ctl_0/U0/led_o_reg[7]_i_156/CO[3]
                         net (fo=851, routed)         0.615     0.510    design_1_i/led_ctl_0/U0/led_buf7
    SLICE_X62Y115        LUT3 (Prop_lut3_I1_O)        0.043     0.553 r  design_1_i/led_ctl_0/U0/led_o[0]_i_336/O
                         net (fo=48, routed)          0.242     0.795    design_1_i/led_ctl_0/U0/led_buf5[5]
    SLICE_X60Y115        LUT6 (Prop_lut6_I2_O)        0.043     0.838 r  design_1_i/led_ctl_0/U0/led_o[5]_i_254/O
                         net (fo=8, routed)           0.481     1.319    design_1_i/led_ctl_0/U0/led_o[5]_i_254_n_0
    SLICE_X67Y117        CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.269     1.588 r  design_1_i/led_ctl_0/U0/led_o_reg[0]_i_379/CO[3]
                         net (fo=1, routed)           0.000     1.588    design_1_i/led_ctl_0/U0/led_o_reg[0]_i_379_n_0
    SLICE_X67Y118        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     1.641 r  design_1_i/led_ctl_0/U0/led_o_reg[0]_i_356/CO[3]
                         net (fo=1, routed)           0.000     1.641    design_1_i/led_ctl_0/U0/led_o_reg[0]_i_356_n_0
    SLICE_X67Y119        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     1.694 r  design_1_i/led_ctl_0/U0/led_o_reg[0]_i_330/CO[3]
                         net (fo=1, routed)           0.000     1.694    design_1_i/led_ctl_0/U0/led_o_reg[0]_i_330_n_0
    SLICE_X67Y120        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.111     1.805 r  design_1_i/led_ctl_0/U0/led_o_reg[0]_i_304/O[0]
                         net (fo=4, routed)           0.413     2.218    design_1_i/led_ctl_0/U0/led_o_reg[0]_i_304_n_7
    SLICE_X71Y120        LUT6 (Prop_lut6_I0_O)        0.124     2.342 r  design_1_i/led_ctl_0/U0/led_o[0]_i_339/O
                         net (fo=1, routed)           0.380     2.722    design_1_i/led_ctl_0/U0/led_o[0]_i_339_n_0
    SLICE_X68Y120        LUT6 (Prop_lut6_I5_O)        0.043     2.765 r  design_1_i/led_ctl_0/U0/led_o[0]_i_301/O
                         net (fo=1, routed)           0.000     2.765    design_1_i/led_ctl_0/U0/led_o[0]_i_301_n_0
    SLICE_X68Y120        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.183     2.948 r  design_1_i/led_ctl_0/U0/led_o_reg[0]_i_250/CO[3]
                         net (fo=1, routed)           0.000     2.948    design_1_i/led_ctl_0/U0/led_o_reg[0]_i_250_n_0
    SLICE_X68Y121        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     3.002 r  design_1_i/led_ctl_0/U0/led_o_reg[0]_i_193/CO[3]
                         net (fo=1, routed)           0.000     3.002    design_1_i/led_ctl_0/U0/led_o_reg[0]_i_193_n_0
    SLICE_X68Y122        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     3.056 r  design_1_i/led_ctl_0/U0/led_o_reg[0]_i_154/CO[3]
                         net (fo=1, routed)           0.000     3.056    design_1_i/led_ctl_0/U0/led_o_reg[0]_i_154_n_0
    SLICE_X68Y123        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     3.110 r  design_1_i/led_ctl_0/U0/led_o_reg[0]_i_129/CO[3]
                         net (fo=1, routed)           0.000     3.110    design_1_i/led_ctl_0/U0/led_o_reg[0]_i_129_n_0
    SLICE_X68Y124        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.165     3.275 f  design_1_i/led_ctl_0/U0/led_o_reg[0]_i_128/O[1]
                         net (fo=16, routed)          0.503     3.778    design_1_i/led_ctl_0/U0_n_286
    SLICE_X67Y126        LUT3 (Prop_lut3_I0_O)        0.125     3.903 r  design_1_i/led_ctl_0/led_o[0]_i_215/O
                         net (fo=2, routed)           0.196     4.098    design_1_i/led_ctl_0/led_o[0]_i_215_n_0
    SLICE_X66Y125        LUT4 (Prop_lut4_I3_O)        0.043     4.141 r  design_1_i/led_ctl_0/led_o[0]_i_218/O
                         net (fo=1, routed)           0.000     4.141    design_1_i/led_ctl_0/led_o[0]_i_218_n_0
    SLICE_X66Y125        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.180     4.321 r  design_1_i/led_ctl_0/led_o_reg[0]_i_163/CO[3]
                         net (fo=1, routed)           0.000     4.321    design_1_i/led_ctl_0/led_o_reg[0]_i_163_n_0
    SLICE_X66Y126        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.112     4.433 r  design_1_i/led_ctl_0/led_o_reg[0]_i_173/O[2]
                         net (fo=2, routed)           0.481     4.914    design_1_i/led_ctl_0/led_o_reg[0]_i_173_n_5
    SLICE_X66Y129        CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.277     5.191 r  design_1_i/led_ctl_0/led_o_reg[0]_i_145/CO[3]
                         net (fo=1, routed)           0.000     5.191    design_1_i/led_ctl_0/led_o_reg[0]_i_145_n_0
    SLICE_X66Y130        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.165     5.356 r  design_1_i/led_ctl_0/led_o_reg[0]_i_144/O[1]
                         net (fo=1, routed)           0.412     5.769    design_1_i/led_ctl_0/U0/cnt_reg[28]_28[1]
    SLICE_X65Y128        LUT4 (Prop_lut4_I3_O)        0.125     5.894 r  design_1_i/led_ctl_0/U0/led_o[0]_i_103/O
                         net (fo=1, routed)           0.000     5.894    design_1_i/led_ctl_0/U0/led_o[0]_i_103_n_0
    SLICE_X65Y128        CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.296     6.190 r  design_1_i/led_ctl_0/U0/led_o_reg[0]_i_55/O[3]
                         net (fo=4, routed)           0.405     6.595    design_1_i/led_ctl_0/U0/led_o_reg[0]_5[3]
    SLICE_X64Y131        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.376     6.971 r  design_1_i/led_ctl_0/U0/led_o_reg[0]_i_34/CO[3]
                         net (fo=1, routed)           0.000     6.971    design_1_i/led_ctl_0/U0/led_o_reg[0]_i_34_n_0
    SLICE_X64Y132        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.076     7.047 r  design_1_i/led_ctl_0/U0/led_o_reg[0]_i_35/CO[1]
                         net (fo=40, routed)          0.371     7.418    design_1_i/led_ctl_0/U0_n_75
    SLICE_X65Y131        LUT3 (Prop_lut3_I1_O)        0.124     7.542 r  design_1_i/led_ctl_0/led_o[0]_i_122/O
                         net (fo=1, routed)           0.000     7.542    design_1_i/led_ctl_0/led_o[0]_i_122_n_0
    SLICE_X65Y131        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267     7.809 r  design_1_i/led_ctl_0/led_o_reg[0]_i_59/CO[3]
                         net (fo=1, routed)           0.000     7.809    design_1_i/led_ctl_0/led_o_reg[0]_i_59_n_0
    SLICE_X65Y132        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     7.862 r  design_1_i/led_ctl_0/led_o_reg[0]_i_38/CO[3]
                         net (fo=1, routed)           0.000     7.862    design_1_i/led_ctl_0/led_o_reg[0]_i_38_n_0
    SLICE_X65Y133        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     7.915 r  design_1_i/led_ctl_0/led_o_reg[0]_i_15/CO[3]
                         net (fo=1, routed)           0.000     7.915    design_1_i/led_ctl_0/led_o_reg[0]_i_15_n_0
    SLICE_X65Y134        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     7.968 r  design_1_i/led_ctl_0/led_o_reg[0]_i_37/CO[3]
                         net (fo=1, routed)           0.000     7.968    design_1_i/led_ctl_0/led_o_reg[0]_i_37_n_0
    SLICE_X65Y135        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.111     8.079 f  design_1_i/led_ctl_0/led_o_reg[0]_i_16/O[0]
                         net (fo=1, routed)           0.332     8.411    design_1_i/led_ctl_0/U0/cnt_reg[24]_8[0]
    SLICE_X62Y134        LUT4 (Prop_lut4_I0_O)        0.124     8.535 f  design_1_i/led_ctl_0/U0/led_o[0]_i_14/O
                         net (fo=1, routed)           0.354     8.889    design_1_i/led_ctl_0/U0/led_o[0]_i_14_n_0
    SLICE_X64Y133        LUT5 (Prop_lut5_I1_O)        0.043     8.932 r  design_1_i/led_ctl_0/U0/led_o[0]_i_4/O
                         net (fo=3, routed)           0.199     9.130    design_1_i/led_ctl_0/U0/led_o[0]_i_4_n_0
    SLICE_X64Y134        LUT6 (Prop_lut6_I3_O)        0.043     9.173 f  design_1_i/led_ctl_0/U0/led_o[0]_i_7/O
                         net (fo=1, routed)           0.106     9.279    design_1_i/led_ctl_0/U0/led_o[0]_i_7_n_0
    SLICE_X64Y134        LUT6 (Prop_lut6_I4_O)        0.043     9.322 r  design_1_i/led_ctl_0/U0/led_o[0]_i_2/O
                         net (fo=1, routed)           0.109     9.431    design_1_i/led_ctl_0/U0/led_o[0]_i_2_n_0
    SLICE_X64Y134        LUT2 (Prop_lut2_I1_O)        0.043     9.474 r  design_1_i/led_ctl_0/U0/led_o[0]_i_1/O
                         net (fo=1, routed)           0.000     9.474    design_1_i/led_ctl_0/U0/led_buf[0]
    SLICE_X64Y134        FDRE                                         r  design_1_i/led_ctl_0/U0/led_o_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_slow_design_1_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    E19                                               0.000    10.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz_0/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.851    10.851 r  design_1_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986    11.837    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.234     5.603 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.566     7.169    design_1_i/clk_wiz_0/inst/clk_slow_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.083     7.252 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=42, routed)          1.329     8.581    design_1_i/led_ctl_0/U0/clk_rx
    SLICE_X64Y134        FDRE                                         r  design_1_i/led_ctl_0/U0/led_o_reg[0]/C
                         clock pessimism             -0.648     7.933    
                         clock uncertainty           -0.066     7.866    
    SLICE_X64Y134        FDRE (Setup_fdre_C_D)        0.066     7.932    design_1_i/led_ctl_0/U0/led_o_reg[0]
  -------------------------------------------------------------------
                         required time                          7.932    
                         arrival time                          -9.474    
  -------------------------------------------------------------------
                         slack                                 -1.542    

Slack (VIOLATED) :        -1.457ns  (required time - arrival time)
  Source:                 design_1_i/led_ctl_0/U0/cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_slow_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/led_ctl_0/U0/led_o_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_slow_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_slow_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_slow_design_1_clk_wiz_0_0 rise@10.000ns - clk_slow_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        11.405ns  (logic 5.071ns (44.465%)  route 6.334ns (55.535%))
  Logic Levels:           38  (CARRY4=24 LUT2=3 LUT3=3 LUT4=3 LUT6=5)
  Clock Path Skew:        -0.051ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.420ns = ( 8.580 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.017ns
    Clock Pessimism Removal (CPR):    -0.648ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_slow_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.954     0.954 r  design_1_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     2.035    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.309    -5.274 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.697    -3.577    design_1_i/clk_wiz_0/inst/clk_slow_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.093    -3.484 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=42, routed)          1.467    -2.017    design_1_i/led_ctl_0/U0/clk_rx
    SLICE_X62Y111        FDRE                                         r  design_1_i/led_ctl_0/U0/cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y111        FDRE (Prop_fdre_C_Q)         0.236    -1.781 r  design_1_i/led_ctl_0/U0/cnt_reg[0]/Q
                         net (fo=99, routed)          0.121    -1.660    design_1_i/led_ctl_0/U0/out[0]
    SLICE_X63Y111        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.368    -1.292 r  design_1_i/led_ctl_0/U0/led_o_reg[7]_i_158/CO[3]
                         net (fo=1, routed)           0.000    -1.292    design_1_i/led_ctl_0/U0/led_o_reg[7]_i_158_n_0
    SLICE_X63Y112        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    -1.239 r  design_1_i/led_ctl_0/U0/led_o_reg[7]_i_155/CO[3]
                         net (fo=1, routed)           0.000    -1.239    design_1_i/led_ctl_0/U0/led_o_reg[7]_i_155_n_0
    SLICE_X63Y113        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    -1.186 r  design_1_i/led_ctl_0/U0/led_o_reg[7]_i_160/CO[3]
                         net (fo=1, routed)           0.000    -1.186    design_1_i/led_ctl_0/U0/led_o_reg[7]_i_160_n_0
    SLICE_X63Y114        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    -1.133 r  design_1_i/led_ctl_0/U0/led_o_reg[6]_i_109/CO[3]
                         net (fo=1, routed)           0.000    -1.133    design_1_i/led_ctl_0/U0/led_o_reg[6]_i_109_n_0
    SLICE_X63Y115        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    -1.080 r  design_1_i/led_ctl_0/U0/led_o_reg[7]_i_102/CO[3]
                         net (fo=1, routed)           0.000    -1.080    design_1_i/led_ctl_0/U0/led_o_reg[7]_i_102_n_0
    SLICE_X63Y116        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.166    -0.914 f  design_1_i/led_ctl_0/U0/led_o_reg[7]_i_36/O[1]
                         net (fo=35, routed)          0.440    -0.474    design_1_i/led_ctl_0/U0/p_0_in[22]
    SLICE_X65Y116        LUT2 (Prop_lut2_I0_O)        0.123    -0.351 r  design_1_i/led_ctl_0/U0/led_o[7]_i_251/O
                         net (fo=1, routed)           0.000    -0.351    design_1_i/led_ctl_0/U0/led_o[7]_i_251_n_0
    SLICE_X65Y116        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.193    -0.158 r  design_1_i/led_ctl_0/U0/led_o_reg[7]_i_201/CO[3]
                         net (fo=1, routed)           0.000    -0.158    design_1_i/led_ctl_0/U0/led_o_reg[7]_i_201_n_0
    SLICE_X65Y117        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    -0.105 r  design_1_i/led_ctl_0/U0/led_o_reg[7]_i_156/CO[3]
                         net (fo=851, routed)         0.700     0.595    design_1_i/led_ctl_0/U0/led_buf7
    SLICE_X66Y117        LUT3 (Prop_lut3_I1_O)        0.043     0.638 f  design_1_i/led_ctl_0/U0/led_o[0]_i_329/O
                         net (fo=40, routed)          0.460     1.098    design_1_i/led_ctl_0/U0/led_buf5[8]
    SLICE_X61Y119        LUT6 (Prop_lut6_I0_O)        0.043     1.141 r  design_1_i/led_ctl_0/U0/led_o[2]_i_335/O
                         net (fo=2, routed)           0.295     1.437    design_1_i/led_ctl_0/U0/led_o[2]_i_335_n_0
    SLICE_X62Y119        CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.253     1.690 r  design_1_i/led_ctl_0/U0/led_o_reg[2]_i_327/CO[3]
                         net (fo=1, routed)           0.000     1.690    design_1_i/led_ctl_0/U0/led_o_reg[2]_i_327_n_0
    SLICE_X62Y120        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     1.744 r  design_1_i/led_ctl_0/U0/led_o_reg[2]_i_312/CO[3]
                         net (fo=1, routed)           0.000     1.744    design_1_i/led_ctl_0/U0/led_o_reg[2]_i_312_n_0
    SLICE_X62Y121        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.112     1.856 r  design_1_i/led_ctl_0/U0/led_o_reg[2]_i_297/O[2]
                         net (fo=2, routed)           0.429     2.284    design_1_i/led_ctl_0/U0/led_o_reg[2]_i_297_n_5
    SLICE_X61Y122        LUT6 (Prop_lut6_I5_O)        0.127     2.411 r  design_1_i/led_ctl_0/U0/led_o[2]_i_272/O
                         net (fo=2, routed)           0.331     2.743    design_1_i/led_ctl_0/U0/led_o[2]_i_272_n_0
    SLICE_X63Y122        LUT6 (Prop_lut6_I0_O)        0.043     2.786 r  design_1_i/led_ctl_0/U0/led_o[2]_i_276/O
                         net (fo=1, routed)           0.000     2.786    design_1_i/led_ctl_0/U0/led_o[2]_i_276_n_0
    SLICE_X63Y122        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.195     2.981 r  design_1_i/led_ctl_0/U0/led_o_reg[2]_i_229/CO[3]
                         net (fo=1, routed)           0.000     2.981    design_1_i/led_ctl_0/U0/led_o_reg[2]_i_229_n_0
    SLICE_X63Y123        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     3.034 r  design_1_i/led_ctl_0/U0/led_o_reg[2]_i_195/CO[3]
                         net (fo=1, routed)           0.000     3.034    design_1_i/led_ctl_0/U0/led_o_reg[2]_i_195_n_0
    SLICE_X63Y124        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     3.087 r  design_1_i/led_ctl_0/U0/led_o_reg[2]_i_155/CO[3]
                         net (fo=1, routed)           0.007     3.094    design_1_i/led_ctl_0/U0/led_o_reg[2]_i_155_n_0
    SLICE_X63Y125        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     3.147 r  design_1_i/led_ctl_0/U0/led_o_reg[2]_i_132/CO[3]
                         net (fo=1, routed)           0.000     3.147    design_1_i/led_ctl_0/U0/led_o_reg[2]_i_132_n_0
    SLICE_X63Y126        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.166     3.313 r  design_1_i/led_ctl_0/U0/led_o_reg[2]_i_131/O[1]
                         net (fo=20, routed)          0.502     3.815    design_1_i/led_ctl_0/U0_n_3
    SLICE_X64Y125        LUT3 (Prop_lut3_I1_O)        0.123     3.938 r  design_1_i/led_ctl_0/led_o[2]_i_268/O
                         net (fo=1, routed)           0.000     3.938    design_1_i/led_ctl_0/led_o[2]_i_268_n_0
    SLICE_X64Y125        CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.217     4.155 r  design_1_i/led_ctl_0/led_o_reg[2]_i_219/O[1]
                         net (fo=2, routed)           0.340     4.495    design_1_i/led_ctl_0/led_o_reg[2]_i_219_n_6
    SLICE_X63Y128        LUT2 (Prop_lut2_I0_O)        0.125     4.620 r  design_1_i/led_ctl_0/led_o[2]_i_175/O
                         net (fo=2, routed)           0.350     4.970    design_1_i/led_ctl_0/led_o[2]_i_175_n_0
    SLICE_X61Y128        LUT4 (Prop_lut4_I3_O)        0.043     5.013 r  design_1_i/led_ctl_0/led_o[2]_i_179/O
                         net (fo=1, routed)           0.000     5.013    design_1_i/led_ctl_0/U0/cnt_reg[31]_5[0]
    SLICE_X61Y128        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.259     5.272 r  design_1_i/led_ctl_0/U0/led_o_reg[2]_i_143/CO[3]
                         net (fo=1, routed)           0.000     5.272    design_1_i/led_ctl_0/U0/led_o_reg[2]_i_143_n_0
    SLICE_X61Y129        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.166     5.438 r  design_1_i/led_ctl_0/U0/led_o_reg[2]_i_164/O[1]
                         net (fo=1, routed)           0.353     5.791    design_1_i/led_ctl_0/U0/led_o_reg[2]_i_164_n_6
    SLICE_X60Y131        LUT4 (Prop_lut4_I3_O)        0.123     5.914 r  design_1_i/led_ctl_0/U0/led_o[2]_i_139/O
                         net (fo=1, routed)           0.000     5.914    design_1_i/led_ctl_0/U0/led_o[2]_i_139_n_0
    SLICE_X60Y131        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256     6.170 r  design_1_i/led_ctl_0/U0/led_o_reg[2]_i_91/CO[3]
                         net (fo=1, routed)           0.000     6.170    design_1_i/led_ctl_0/U0/led_o_reg[2]_i_91_n_0
    SLICE_X60Y132        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.108     6.278 r  design_1_i/led_ctl_0/U0/led_o_reg[2]_i_24/O[0]
                         net (fo=4, routed)           0.375     6.653    design_1_i/led_ctl_0/U0/led_o_reg[2]_12[0]
    SLICE_X59Y134        CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.354     7.007 r  design_1_i/led_ctl_0/U0/led_o_reg[2]_i_22/CO[1]
                         net (fo=34, routed)          0.451     7.458    design_1_i/led_ctl_0/U0_n_120
    SLICE_X61Y133        LUT3 (Prop_lut3_I1_O)        0.122     7.580 r  design_1_i/led_ctl_0/led_o[2]_i_103/O
                         net (fo=1, routed)           0.000     7.580    design_1_i/led_ctl_0/led_o[2]_i_103_n_0
    SLICE_X61Y133        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267     7.847 r  design_1_i/led_ctl_0/led_o_reg[2]_i_44/CO[3]
                         net (fo=1, routed)           0.000     7.847    design_1_i/led_ctl_0/led_o_reg[2]_i_44_n_0
    SLICE_X61Y134        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.111     7.958 f  design_1_i/led_ctl_0/led_o_reg[2]_i_15/O[2]
                         net (fo=1, routed)           0.418     8.376    design_1_i/led_ctl_0/U0/cnt_reg[0]_12[2]
    SLICE_X60Y135        LUT4 (Prop_lut4_I1_O)        0.122     8.498 f  design_1_i/led_ctl_0/U0/led_o[2]_i_14/O
                         net (fo=1, routed)           0.164     8.661    design_1_i/led_ctl_0/U0/led_o[2]_i_14_n_0
    SLICE_X60Y135        LUT6 (Prop_lut6_I1_O)        0.043     8.704 f  design_1_i/led_ctl_0/U0/led_o[2]_i_4/O
                         net (fo=1, routed)           0.289     8.993    design_1_i/led_ctl_0/U0/led_o[2]_i_4_n_0
    SLICE_X62Y133        LUT6 (Prop_lut6_I2_O)        0.043     9.036 r  design_1_i/led_ctl_0/U0/led_o[2]_i_2/O
                         net (fo=2, routed)           0.308     9.344    design_1_i/led_ctl_0/U0/led_o[2]_i_2_n_0
    SLICE_X62Y133        LUT2 (Prop_lut2_I1_O)        0.043     9.387 r  design_1_i/led_ctl_0/U0/led_o[2]_i_1/O
                         net (fo=1, routed)           0.000     9.387    design_1_i/led_ctl_0/U0/led_buf[2]
    SLICE_X62Y133        FDRE                                         r  design_1_i/led_ctl_0/U0/led_o_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_slow_design_1_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    E19                                               0.000    10.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz_0/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.851    10.851 r  design_1_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986    11.837    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.234     5.603 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.566     7.169    design_1_i/clk_wiz_0/inst/clk_slow_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.083     7.252 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=42, routed)          1.328     8.580    design_1_i/led_ctl_0/U0/clk_rx
    SLICE_X62Y133        FDRE                                         r  design_1_i/led_ctl_0/U0/led_o_reg[2]/C
                         clock pessimism             -0.648     7.932    
                         clock uncertainty           -0.066     7.865    
    SLICE_X62Y133        FDRE (Setup_fdre_C_D)        0.065     7.930    design_1_i/led_ctl_0/U0/led_o_reg[2]
  -------------------------------------------------------------------
                         required time                          7.930    
                         arrival time                          -9.387    
  -------------------------------------------------------------------
                         slack                                 -1.457    

Slack (VIOLATED) :        -1.158ns  (required time - arrival time)
  Source:                 design_1_i/led_ctl_0/U0/cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_slow_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/led_ctl_0/U0/led_o_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_slow_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_slow_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_slow_design_1_clk_wiz_0_0 rise@10.000ns - clk_slow_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        11.076ns  (logic 4.565ns (41.214%)  route 6.511ns (58.786%))
  Logic Levels:           32  (CARRY4=19 LUT2=2 LUT3=3 LUT4=3 LUT5=3 LUT6=2)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.418ns = ( 8.582 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.017ns
    Clock Pessimism Removal (CPR):    -0.648ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_slow_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.954     0.954 r  design_1_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     2.035    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.309    -5.274 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.697    -3.577    design_1_i/clk_wiz_0/inst/clk_slow_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.093    -3.484 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=42, routed)          1.467    -2.017    design_1_i/led_ctl_0/U0/clk_rx
    SLICE_X62Y111        FDRE                                         r  design_1_i/led_ctl_0/U0/cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y111        FDRE (Prop_fdre_C_Q)         0.236    -1.781 r  design_1_i/led_ctl_0/U0/cnt_reg[0]/Q
                         net (fo=99, routed)          0.121    -1.660    design_1_i/led_ctl_0/U0/out[0]
    SLICE_X63Y111        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.368    -1.292 r  design_1_i/led_ctl_0/U0/led_o_reg[7]_i_158/CO[3]
                         net (fo=1, routed)           0.000    -1.292    design_1_i/led_ctl_0/U0/led_o_reg[7]_i_158_n_0
    SLICE_X63Y112        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    -1.239 r  design_1_i/led_ctl_0/U0/led_o_reg[7]_i_155/CO[3]
                         net (fo=1, routed)           0.000    -1.239    design_1_i/led_ctl_0/U0/led_o_reg[7]_i_155_n_0
    SLICE_X63Y113        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    -1.186 r  design_1_i/led_ctl_0/U0/led_o_reg[7]_i_160/CO[3]
                         net (fo=1, routed)           0.000    -1.186    design_1_i/led_ctl_0/U0/led_o_reg[7]_i_160_n_0
    SLICE_X63Y114        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    -1.133 r  design_1_i/led_ctl_0/U0/led_o_reg[6]_i_109/CO[3]
                         net (fo=1, routed)           0.000    -1.133    design_1_i/led_ctl_0/U0/led_o_reg[6]_i_109_n_0
    SLICE_X63Y115        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    -1.080 r  design_1_i/led_ctl_0/U0/led_o_reg[7]_i_102/CO[3]
                         net (fo=1, routed)           0.000    -1.080    design_1_i/led_ctl_0/U0/led_o_reg[7]_i_102_n_0
    SLICE_X63Y116        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.166    -0.914 f  design_1_i/led_ctl_0/U0/led_o_reg[7]_i_36/O[1]
                         net (fo=35, routed)          0.440    -0.474    design_1_i/led_ctl_0/U0/p_0_in[22]
    SLICE_X65Y116        LUT2 (Prop_lut2_I0_O)        0.123    -0.351 r  design_1_i/led_ctl_0/U0/led_o[7]_i_251/O
                         net (fo=1, routed)           0.000    -0.351    design_1_i/led_ctl_0/U0/led_o[7]_i_251_n_0
    SLICE_X65Y116        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.193    -0.158 r  design_1_i/led_ctl_0/U0/led_o_reg[7]_i_201/CO[3]
                         net (fo=1, routed)           0.000    -0.158    design_1_i/led_ctl_0/U0/led_o_reg[7]_i_201_n_0
    SLICE_X65Y117        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    -0.105 r  design_1_i/led_ctl_0/U0/led_o_reg[7]_i_156/CO[3]
                         net (fo=851, routed)         0.809     0.705    design_1_i/led_ctl_0/U0/led_buf7
    SLICE_X64Y120        LUT3 (Prop_lut3_I1_O)        0.043     0.748 r  design_1_i/led_ctl_0/U0/led_o[0]_i_209/O
                         net (fo=50, routed)          0.809     1.556    design_1_i/led_ctl_0/U0/led_buf5[17]
    SLICE_X70Y122        LUT5 (Prop_lut5_I0_O)        0.043     1.599 r  design_1_i/led_ctl_0/U0/led_o[3]_i_209/O
                         net (fo=2, routed)           0.409     2.008    design_1_i/led_ctl_0/U0/led_o[3]_i_209_n_0
    SLICE_X69Y121        LUT6 (Prop_lut6_I0_O)        0.043     2.051 r  design_1_i/led_ctl_0/U0/led_o[3]_i_213/O
                         net (fo=1, routed)           0.000     2.051    design_1_i/led_ctl_0/U0/led_o[3]_i_213_n_0
    SLICE_X69Y121        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.259     2.310 r  design_1_i/led_ctl_0/U0/led_o_reg[3]_i_190/CO[3]
                         net (fo=1, routed)           0.000     2.310    design_1_i/led_ctl_0/U0/led_o_reg[3]_i_190_n_0
    SLICE_X69Y122        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.111     2.421 r  design_1_i/led_ctl_0/U0/led_o_reg[3]_i_153/O[2]
                         net (fo=23, routed)          0.628     3.049    design_1_i/led_ctl_0/U0_n_9
    SLICE_X70Y127        LUT3 (Prop_lut3_I0_O)        0.122     3.171 r  design_1_i/led_ctl_0/led_o[3]_i_182/O
                         net (fo=1, routed)           0.000     3.171    design_1_i/led_ctl_0/led_o[3]_i_182_n_0
    SLICE_X70Y127        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256     3.427 r  design_1_i/led_ctl_0/led_o_reg[3]_i_150/CO[3]
                         net (fo=1, routed)           0.000     3.427    design_1_i/led_ctl_0/led_o_reg[3]_i_150_n_0
    SLICE_X70Y128        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.112     3.539 r  design_1_i/led_ctl_0/led_o_reg[3]_i_203/O[2]
                         net (fo=4, routed)           0.464     4.003    design_1_i/led_ctl_0/led_o_reg[3]_i_203_n_5
    SLICE_X68Y129        LUT4 (Prop_lut4_I0_O)        0.130     4.133 r  design_1_i/led_ctl_0/led_o[3]_i_162/O
                         net (fo=2, routed)           0.368     4.500    design_1_i/led_ctl_0/led_o[3]_i_162_n_0
    SLICE_X68Y129        LUT5 (Prop_lut5_I0_O)        0.132     4.632 r  design_1_i/led_ctl_0/led_o[3]_i_166/O
                         net (fo=1, routed)           0.000     4.632    design_1_i/led_ctl_0/U0/cnt_reg[28]_9[3]
    SLICE_X68Y129        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.180     4.812 r  design_1_i/led_ctl_0/U0/led_o_reg[3]_i_148/CO[3]
                         net (fo=1, routed)           0.000     4.812    design_1_i/led_ctl_0/U0/led_o_reg[3]_i_148_n_0
    SLICE_X68Y130        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.165     4.977 r  design_1_i/led_ctl_0/U0/led_o_reg[3]_i_147/O[1]
                         net (fo=1, routed)           0.314     5.291    design_1_i/led_ctl_0/U0/led_o_reg[3]_i_147_n_6
    SLICE_X69Y131        LUT4 (Prop_lut4_I3_O)        0.125     5.416 r  design_1_i/led_ctl_0/U0/led_o[3]_i_83/O
                         net (fo=1, routed)           0.000     5.416    design_1_i/led_ctl_0/U0/led_o[3]_i_83_n_0
    SLICE_X69Y131        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.195     5.611 r  design_1_i/led_ctl_0/U0/led_o_reg[3]_i_66/CO[3]
                         net (fo=1, routed)           0.000     5.611    design_1_i/led_ctl_0/U0/led_o_reg[3]_i_66_n_0
    SLICE_X69Y132        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.166     5.777 r  design_1_i/led_ctl_0/U0/led_o_reg[3]_i_77/O[1]
                         net (fo=4, routed)           0.400     6.177    design_1_i/led_ctl_0/U0/led_o_reg[3]_11[1]
    SLICE_X67Y136        CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.354     6.531 r  design_1_i/led_ctl_0/U0/led_o_reg[3]_i_69/CO[1]
                         net (fo=35, routed)          0.427     6.958    design_1_i/led_ctl_0/U0_n_154
    SLICE_X66Y136        LUT3 (Prop_lut3_I1_O)        0.122     7.080 r  design_1_i/led_ctl_0/led_o[3]_i_37/O
                         net (fo=1, routed)           0.000     7.080    design_1_i/led_ctl_0/led_o[3]_i_37_n_0
    SLICE_X66Y136        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256     7.336 r  design_1_i/led_ctl_0/led_o_reg[3]_i_10/CO[3]
                         net (fo=1, routed)           0.000     7.336    design_1_i/led_ctl_0/led_o_reg[3]_i_10_n_0
    SLICE_X66Y137        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.151     7.487 f  design_1_i/led_ctl_0/led_o_reg[3]_i_13/O[3]
                         net (fo=1, routed)           0.371     7.858    design_1_i/led_ctl_0/U0/cnt_reg[20]_3[3]
    SLICE_X64Y136        LUT4 (Prop_lut4_I2_O)        0.120     7.978 f  design_1_i/led_ctl_0/U0/led_o[3]_i_16/O
                         net (fo=1, routed)           0.277     8.254    design_1_i/led_ctl_0/U0/led_o[3]_i_16_n_0
    SLICE_X63Y136        LUT5 (Prop_lut5_I4_O)        0.043     8.297 f  design_1_i/led_ctl_0/U0/led_o[3]_i_5/O
                         net (fo=1, routed)           0.366     8.663    design_1_i/led_ctl_0/U0/led_o[3]_i_5_n_0
    SLICE_X60Y135        LUT6 (Prop_lut6_I2_O)        0.043     8.706 r  design_1_i/led_ctl_0/U0/led_o[3]_i_2/O
                         net (fo=2, routed)           0.310     9.016    design_1_i/led_ctl_0/U0/led_o[3]_i_2_n_0
    SLICE_X63Y135        LUT2 (Prop_lut2_I1_O)        0.043     9.059 r  design_1_i/led_ctl_0/U0/led_o[3]_i_1/O
                         net (fo=1, routed)           0.000     9.059    design_1_i/led_ctl_0/U0/led_buf[3]
    SLICE_X63Y135        FDRE                                         r  design_1_i/led_ctl_0/U0/led_o_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_slow_design_1_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    E19                                               0.000    10.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz_0/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.851    10.851 r  design_1_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986    11.837    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.234     5.603 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.566     7.169    design_1_i/clk_wiz_0/inst/clk_slow_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.083     7.252 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=42, routed)          1.330     8.582    design_1_i/led_ctl_0/U0/clk_rx
    SLICE_X63Y135        FDRE                                         r  design_1_i/led_ctl_0/U0/led_o_reg[3]/C
                         clock pessimism             -0.648     7.934    
                         clock uncertainty           -0.066     7.867    
    SLICE_X63Y135        FDRE (Setup_fdre_C_D)        0.034     7.901    design_1_i/led_ctl_0/U0/led_o_reg[3]
  -------------------------------------------------------------------
                         required time                          7.901    
                         arrival time                          -9.059    
  -------------------------------------------------------------------
                         slack                                 -1.158    

Slack (VIOLATED) :        -0.540ns  (required time - arrival time)
  Source:                 design_1_i/led_ctl_0/U0/cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_slow_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/led_ctl_0/U0/led_o_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_slow_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_slow_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_slow_design_1_clk_wiz_0_0 rise@10.000ns - clk_slow_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        10.549ns  (logic 4.945ns (46.879%)  route 5.604ns (53.121%))
  Logic Levels:           39  (CARRY4=27 LUT1=1 LUT2=3 LUT3=3 LUT4=2 LUT5=1 LUT6=2)
  Clock Path Skew:        0.011ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.358ns = ( 8.642 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.017ns
    Clock Pessimism Removal (CPR):    -0.648ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_slow_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.954     0.954 r  design_1_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     2.035    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.309    -5.274 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.697    -3.577    design_1_i/clk_wiz_0/inst/clk_slow_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.093    -3.484 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=42, routed)          1.467    -2.017    design_1_i/led_ctl_0/U0/clk_rx
    SLICE_X62Y111        FDRE                                         r  design_1_i/led_ctl_0/U0/cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y111        FDRE (Prop_fdre_C_Q)         0.236    -1.781 r  design_1_i/led_ctl_0/U0/cnt_reg[0]/Q
                         net (fo=99, routed)          0.121    -1.660    design_1_i/led_ctl_0/U0/out[0]
    SLICE_X63Y111        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.368    -1.292 r  design_1_i/led_ctl_0/U0/led_o_reg[7]_i_158/CO[3]
                         net (fo=1, routed)           0.000    -1.292    design_1_i/led_ctl_0/U0/led_o_reg[7]_i_158_n_0
    SLICE_X63Y112        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    -1.239 r  design_1_i/led_ctl_0/U0/led_o_reg[7]_i_155/CO[3]
                         net (fo=1, routed)           0.000    -1.239    design_1_i/led_ctl_0/U0/led_o_reg[7]_i_155_n_0
    SLICE_X63Y113        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    -1.186 r  design_1_i/led_ctl_0/U0/led_o_reg[7]_i_160/CO[3]
                         net (fo=1, routed)           0.000    -1.186    design_1_i/led_ctl_0/U0/led_o_reg[7]_i_160_n_0
    SLICE_X63Y114        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    -1.133 r  design_1_i/led_ctl_0/U0/led_o_reg[6]_i_109/CO[3]
                         net (fo=1, routed)           0.000    -1.133    design_1_i/led_ctl_0/U0/led_o_reg[6]_i_109_n_0
    SLICE_X63Y115        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    -1.080 r  design_1_i/led_ctl_0/U0/led_o_reg[7]_i_102/CO[3]
                         net (fo=1, routed)           0.000    -1.080    design_1_i/led_ctl_0/U0/led_o_reg[7]_i_102_n_0
    SLICE_X63Y116        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.166    -0.914 f  design_1_i/led_ctl_0/U0/led_o_reg[7]_i_36/O[1]
                         net (fo=35, routed)          0.440    -0.474    design_1_i/led_ctl_0/U0/p_0_in[22]
    SLICE_X65Y116        LUT2 (Prop_lut2_I0_O)        0.123    -0.351 r  design_1_i/led_ctl_0/U0/led_o[7]_i_251/O
                         net (fo=1, routed)           0.000    -0.351    design_1_i/led_ctl_0/U0/led_o[7]_i_251_n_0
    SLICE_X65Y116        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.193    -0.158 r  design_1_i/led_ctl_0/U0/led_o_reg[7]_i_201/CO[3]
                         net (fo=1, routed)           0.000    -0.158    design_1_i/led_ctl_0/U0/led_o_reg[7]_i_201_n_0
    SLICE_X65Y117        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    -0.105 r  design_1_i/led_ctl_0/U0/led_o_reg[7]_i_156/CO[3]
                         net (fo=851, routed)         0.700     0.595    design_1_i/led_ctl_0/U0/led_buf7
    SLICE_X66Y117        LUT3 (Prop_lut3_I1_O)        0.043     0.638 r  design_1_i/led_ctl_0/U0/led_o[0]_i_329/O
                         net (fo=40, routed)          0.415     1.053    design_1_i/led_ctl_0/U0/led_buf5[8]
    SLICE_X66Y115        LUT6 (Prop_lut6_I5_O)        0.043     1.096 r  design_1_i/led_ctl_0/U0/led_o[5]_i_251/O
                         net (fo=5, routed)           0.502     1.599    design_1_i/led_ctl_0/U0/led_o[5]_i_251_n_0
    SLICE_X58Y117        CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.193     1.792 r  design_1_i/led_ctl_0/U0/led_o_reg[4]_i_227/CO[3]
                         net (fo=1, routed)           0.000     1.792    design_1_i/led_ctl_0/U0/led_o_reg[4]_i_227_n_0
    SLICE_X58Y118        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     1.846 r  design_1_i/led_ctl_0/U0/led_o_reg[4]_i_222/CO[3]
                         net (fo=1, routed)           0.000     1.846    design_1_i/led_ctl_0/U0/led_o_reg[4]_i_222_n_0
    SLICE_X58Y119        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     1.900 r  design_1_i/led_ctl_0/U0/led_o_reg[4]_i_217/CO[3]
                         net (fo=1, routed)           0.000     1.900    design_1_i/led_ctl_0/U0/led_o_reg[4]_i_217_n_0
    SLICE_X58Y120        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     1.954 r  design_1_i/led_ctl_0/U0/led_o_reg[4]_i_212/CO[3]
                         net (fo=1, routed)           0.000     1.954    design_1_i/led_ctl_0/U0/led_o_reg[4]_i_212_n_0
    SLICE_X58Y121        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     2.008 r  design_1_i/led_ctl_0/U0/led_o_reg[4]_i_202/CO[3]
                         net (fo=1, routed)           0.000     2.008    design_1_i/led_ctl_0/U0/led_o_reg[4]_i_202_n_0
    SLICE_X58Y122        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     2.062 r  design_1_i/led_ctl_0/U0/led_o_reg[4]_i_191/CO[3]
                         net (fo=1, routed)           0.000     2.062    design_1_i/led_ctl_0/U0/led_o_reg[4]_i_191_n_0
    SLICE_X58Y123        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.165     2.227 r  design_1_i/led_ctl_0/U0/led_o_reg[4]_i_158/O[1]
                         net (fo=18, routed)          0.522     2.748    design_1_i/led_ctl_0/U0_n_16
    SLICE_X59Y127        LUT3 (Prop_lut3_I1_O)        0.125     2.873 r  design_1_i/led_ctl_0/led_o[4]_i_188/O
                         net (fo=1, routed)           0.000     2.873    design_1_i/led_ctl_0/led_o[4]_i_188_n_0
    SLICE_X59Y127        CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.282     3.155 r  design_1_i/led_ctl_0/led_o_reg[4]_i_155/O[2]
                         net (fo=2, routed)           0.329     3.485    design_1_i/led_ctl_0/led_o_reg[4]_i_155_n_5
    SLICE_X56Y127        LUT2 (Prop_lut2_I1_O)        0.130     3.615 r  design_1_i/led_ctl_0/led_o[4]_i_176/O
                         net (fo=2, routed)           0.230     3.844    design_1_i/led_ctl_0/U0/cnt_reg[31]_9[1]
    SLICE_X56Y127        CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.297     4.141 r  design_1_i/led_ctl_0/U0/led_o_reg[4]_i_154/CO[3]
                         net (fo=1, routed)           0.000     4.141    design_1_i/led_ctl_0/U0/led_o_reg[4]_i_154_n_0
    SLICE_X56Y128        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.151     4.292 r  design_1_i/led_ctl_0/U0/led_o_reg[4]_i_152/O[3]
                         net (fo=1, routed)           0.461     4.753    design_1_i/led_ctl_0/U0/led_o_reg[4]_i_152_n_4
    SLICE_X54Y130        LUT4 (Prop_lut4_I3_O)        0.120     4.873 r  design_1_i/led_ctl_0/U0/led_o[4]_i_101/O
                         net (fo=1, routed)           0.000     4.873    design_1_i/led_ctl_0/U0/led_o[4]_i_101_n_0
    SLICE_X54Y130        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256     5.129 r  design_1_i/led_ctl_0/U0/led_o_reg[4]_i_38/CO[3]
                         net (fo=1, routed)           0.000     5.129    design_1_i/led_ctl_0/U0/led_o_reg[4]_i_38_n_0
    SLICE_X54Y131        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.165     5.294 f  design_1_i/led_ctl_0/U0/led_o_reg[4]_i_47/O[1]
                         net (fo=3, routed)           0.437     5.732    design_1_i/led_ctl_0/U0/led_o_reg[4]_11[1]
    SLICE_X55Y137        LUT1 (Prop_lut1_I0_O)        0.125     5.857 r  design_1_i/led_ctl_0/U0/led_o[4]_i_89/O
                         net (fo=1, routed)           0.000     5.857    design_1_i/led_ctl_0/U0/led_o[4]_i_89_n_0
    SLICE_X55Y137        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.193     6.050 r  design_1_i/led_ctl_0/U0/led_o_reg[4]_i_36/CO[3]
                         net (fo=1, routed)           0.000     6.050    design_1_i/led_ctl_0/U0/led_o_reg[4]_i_36_n_0
    SLICE_X55Y138        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.077     6.127 r  design_1_i/led_ctl_0/U0/led_o_reg[4]_i_37/CO[1]
                         net (fo=37, routed)          0.476     6.603    design_1_i/led_ctl_0/U0_n_182
    SLICE_X54Y135        LUT3 (Prop_lut3_I1_O)        0.122     6.725 r  design_1_i/led_ctl_0/led_o[4]_i_73/O
                         net (fo=1, routed)           0.000     6.725    design_1_i/led_ctl_0/led_o[4]_i_73_n_0
    SLICE_X54Y135        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256     6.981 r  design_1_i/led_ctl_0/led_o_reg[4]_i_32/CO[3]
                         net (fo=1, routed)           0.000     6.981    design_1_i/led_ctl_0/led_o_reg[4]_i_32_n_0
    SLICE_X54Y136        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     7.035 r  design_1_i/led_ctl_0/led_o_reg[4]_i_34/CO[3]
                         net (fo=1, routed)           0.000     7.035    design_1_i/led_ctl_0/led_o_reg[4]_i_34_n_0
    SLICE_X54Y137        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     7.089 r  design_1_i/led_ctl_0/led_o_reg[4]_i_33/CO[3]
                         net (fo=1, routed)           0.000     7.089    design_1_i/led_ctl_0/led_o_reg[4]_i_33_n_0
    SLICE_X54Y138        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     7.143 r  design_1_i/led_ctl_0/led_o_reg[4]_i_31/CO[3]
                         net (fo=1, routed)           0.000     7.143    design_1_i/led_ctl_0/led_o_reg[4]_i_31_n_0
    SLICE_X54Y139        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.165     7.308 f  design_1_i/led_ctl_0/led_o_reg[4]_i_35/O[1]
                         net (fo=1, routed)           0.331     7.639    design_1_i/led_ctl_0/U0/cnt_reg[28]_3[1]
    SLICE_X53Y138        LUT4 (Prop_lut4_I2_O)        0.125     7.764 f  design_1_i/led_ctl_0/U0/led_o[4]_i_14/O
                         net (fo=1, routed)           0.281     8.046    design_1_i/led_ctl_0/U0/led_o[4]_i_14_n_0
    SLICE_X52Y135        LUT5 (Prop_lut5_I4_O)        0.043     8.089 f  design_1_i/led_ctl_0/U0/led_o[4]_i_4/O
                         net (fo=1, routed)           0.106     8.194    design_1_i/led_ctl_0/U0/led_o[4]_i_4_n_0
    SLICE_X52Y135        LUT6 (Prop_lut6_I1_O)        0.043     8.237 r  design_1_i/led_ctl_0/U0/led_o[4]_i_2/O
                         net (fo=2, routed)           0.251     8.488    design_1_i/led_ctl_0/U0/led_o[4]_i_2_n_0
    SLICE_X52Y135        LUT2 (Prop_lut2_I1_O)        0.043     8.531 r  design_1_i/led_ctl_0/U0/led_o[4]_i_1/O
                         net (fo=1, routed)           0.000     8.531    design_1_i/led_ctl_0/U0/led_buf[4]
    SLICE_X52Y135        FDRE                                         r  design_1_i/led_ctl_0/U0/led_o_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_slow_design_1_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    E19                                               0.000    10.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz_0/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.851    10.851 r  design_1_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986    11.837    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.234     5.603 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.566     7.169    design_1_i/clk_wiz_0/inst/clk_slow_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.083     7.252 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=42, routed)          1.390     8.642    design_1_i/led_ctl_0/U0/clk_rx
    SLICE_X52Y135        FDRE                                         r  design_1_i/led_ctl_0/U0/led_o_reg[4]/C
                         clock pessimism             -0.648     7.994    
                         clock uncertainty           -0.066     7.927    
    SLICE_X52Y135        FDRE (Setup_fdre_C_D)        0.064     7.991    design_1_i/led_ctl_0/U0/led_o_reg[4]
  -------------------------------------------------------------------
                         required time                          7.991    
                         arrival time                          -8.531    
  -------------------------------------------------------------------
                         slack                                 -0.540    

Slack (VIOLATED) :        -0.417ns  (required time - arrival time)
  Source:                 design_1_i/led_ctl_0/U0/cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_slow_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/led_ctl_0/U0/led_o_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_slow_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_slow_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_slow_design_1_clk_wiz_0_0 rise@10.000ns - clk_slow_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        10.425ns  (logic 4.483ns (43.003%)  route 5.942ns (56.997%))
  Logic Levels:           36  (CARRY4=24 LUT2=2 LUT3=2 LUT4=4 LUT5=2 LUT6=2)
  Clock Path Skew:        0.010ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.359ns = ( 8.641 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.017ns
    Clock Pessimism Removal (CPR):    -0.648ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_slow_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.954     0.954 r  design_1_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     2.035    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.309    -5.274 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.697    -3.577    design_1_i/clk_wiz_0/inst/clk_slow_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.093    -3.484 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=42, routed)          1.467    -2.017    design_1_i/led_ctl_0/U0/clk_rx
    SLICE_X62Y111        FDRE                                         r  design_1_i/led_ctl_0/U0/cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y111        FDRE (Prop_fdre_C_Q)         0.236    -1.781 r  design_1_i/led_ctl_0/U0/cnt_reg[0]/Q
                         net (fo=99, routed)          0.121    -1.660    design_1_i/led_ctl_0/U0/out[0]
    SLICE_X63Y111        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.368    -1.292 r  design_1_i/led_ctl_0/U0/led_o_reg[7]_i_158/CO[3]
                         net (fo=1, routed)           0.000    -1.292    design_1_i/led_ctl_0/U0/led_o_reg[7]_i_158_n_0
    SLICE_X63Y112        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    -1.239 r  design_1_i/led_ctl_0/U0/led_o_reg[7]_i_155/CO[3]
                         net (fo=1, routed)           0.000    -1.239    design_1_i/led_ctl_0/U0/led_o_reg[7]_i_155_n_0
    SLICE_X63Y113        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    -1.186 r  design_1_i/led_ctl_0/U0/led_o_reg[7]_i_160/CO[3]
                         net (fo=1, routed)           0.000    -1.186    design_1_i/led_ctl_0/U0/led_o_reg[7]_i_160_n_0
    SLICE_X63Y114        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    -1.133 r  design_1_i/led_ctl_0/U0/led_o_reg[6]_i_109/CO[3]
                         net (fo=1, routed)           0.000    -1.133    design_1_i/led_ctl_0/U0/led_o_reg[6]_i_109_n_0
    SLICE_X63Y115        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    -1.080 r  design_1_i/led_ctl_0/U0/led_o_reg[7]_i_102/CO[3]
                         net (fo=1, routed)           0.000    -1.080    design_1_i/led_ctl_0/U0/led_o_reg[7]_i_102_n_0
    SLICE_X63Y116        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.166    -0.914 f  design_1_i/led_ctl_0/U0/led_o_reg[7]_i_36/O[1]
                         net (fo=35, routed)          0.440    -0.474    design_1_i/led_ctl_0/U0/p_0_in[22]
    SLICE_X65Y116        LUT2 (Prop_lut2_I0_O)        0.123    -0.351 r  design_1_i/led_ctl_0/U0/led_o[7]_i_251/O
                         net (fo=1, routed)           0.000    -0.351    design_1_i/led_ctl_0/U0/led_o[7]_i_251_n_0
    SLICE_X65Y116        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.193    -0.158 r  design_1_i/led_ctl_0/U0/led_o_reg[7]_i_201/CO[3]
                         net (fo=1, routed)           0.000    -0.158    design_1_i/led_ctl_0/U0/led_o_reg[7]_i_201_n_0
    SLICE_X65Y117        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    -0.105 r  design_1_i/led_ctl_0/U0/led_o_reg[7]_i_156/CO[3]
                         net (fo=851, routed)         0.700     0.595    design_1_i/led_ctl_0/U0/led_buf7
    SLICE_X66Y117        LUT3 (Prop_lut3_I1_O)        0.043     0.638 r  design_1_i/led_ctl_0/U0/led_o[0]_i_329/O
                         net (fo=40, routed)          0.415     1.053    design_1_i/led_ctl_0/U0/led_buf5[8]
    SLICE_X66Y115        LUT6 (Prop_lut6_I5_O)        0.043     1.096 r  design_1_i/led_ctl_0/U0/led_o[5]_i_251/O
                         net (fo=5, routed)           0.613     1.709    design_1_i/led_ctl_0/U0/led_o[5]_i_251_n_0
    SLICE_X59Y117        CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.190     1.899 r  design_1_i/led_ctl_0/U0/led_o_reg[5]_i_238/CO[3]
                         net (fo=1, routed)           0.000     1.899    design_1_i/led_ctl_0/U0/led_o_reg[5]_i_238_n_0
    SLICE_X59Y118        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     1.952 r  design_1_i/led_ctl_0/U0/led_o_reg[5]_i_229/CO[3]
                         net (fo=1, routed)           0.000     1.952    design_1_i/led_ctl_0/U0/led_o_reg[5]_i_229_n_0
    SLICE_X59Y119        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     2.005 r  design_1_i/led_ctl_0/U0/led_o_reg[5]_i_220/CO[3]
                         net (fo=1, routed)           0.000     2.005    design_1_i/led_ctl_0/U0/led_o_reg[5]_i_220_n_0
    SLICE_X59Y120        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     2.058 r  design_1_i/led_ctl_0/U0/led_o_reg[5]_i_211/CO[3]
                         net (fo=1, routed)           0.000     2.058    design_1_i/led_ctl_0/U0/led_o_reg[5]_i_211_n_0
    SLICE_X59Y121        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     2.111 r  design_1_i/led_ctl_0/U0/led_o_reg[5]_i_197/CO[3]
                         net (fo=1, routed)           0.000     2.111    design_1_i/led_ctl_0/U0/led_o_reg[5]_i_197_n_0
    SLICE_X59Y122        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     2.164 r  design_1_i/led_ctl_0/U0/led_o_reg[5]_i_171/CO[3]
                         net (fo=1, routed)           0.000     2.164    design_1_i/led_ctl_0/U0/led_o_reg[5]_i_171_n_0
    SLICE_X59Y123        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.166     2.330 r  design_1_i/led_ctl_0/U0/led_o_reg[5]_i_133/O[1]
                         net (fo=17, routed)          0.866     3.196    design_1_i/led_ctl_0/U0_n_307
    SLICE_X48Y129        LUT4 (Prop_lut4_I3_O)        0.126     3.322 r  design_1_i/led_ctl_0/led_o[5]_i_164/O
                         net (fo=2, routed)           0.368     3.689    design_1_i/led_ctl_0/led_o[5]_i_164_n_0
    SLICE_X48Y129        LUT4 (Prop_lut4_I0_O)        0.132     3.821 r  design_1_i/led_ctl_0/led_o[5]_i_167/O
                         net (fo=1, routed)           0.000     3.821    design_1_i/led_ctl_0/led_o[5]_i_167_n_0
    SLICE_X48Y129        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.180     4.001 r  design_1_i/led_ctl_0/led_o_reg[5]_i_132/CO[3]
                         net (fo=1, routed)           0.000     4.001    design_1_i/led_ctl_0/led_o_reg[5]_i_132_n_0
    SLICE_X48Y130        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.151     4.152 r  design_1_i/led_ctl_0/led_o_reg[5]_i_137/O[3]
                         net (fo=1, routed)           0.316     4.468    design_1_i/led_ctl_0/U0/cnt_reg[28]_29[3]
    SLICE_X49Y131        LUT4 (Prop_lut4_I3_O)        0.120     4.588 r  design_1_i/led_ctl_0/U0/led_o[5]_i_59/O
                         net (fo=1, routed)           0.000     4.588    design_1_i/led_ctl_0/U0/led_o[5]_i_59_n_0
    SLICE_X49Y131        CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.312     4.900 r  design_1_i/led_ctl_0/U0/led_o_reg[5]_i_18/O[3]
                         net (fo=4, routed)           0.361     5.261    design_1_i/led_ctl_0/U0/led_o_reg[5]_i_18_n_4
    SLICE_X51Y133        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.379     5.640 r  design_1_i/led_ctl_0/U0/led_o_reg[5]_i_35/CO[3]
                         net (fo=1, routed)           0.000     5.640    design_1_i/led_ctl_0/U0/led_o_reg[5]_i_35_n_0
    SLICE_X51Y134        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.077     5.717 r  design_1_i/led_ctl_0/U0/led_o_reg[5]_i_15/CO[1]
                         net (fo=39, routed)          0.470     6.187    design_1_i/led_ctl_0/U0/led_o_reg[5]_i_15_n_2
    SLICE_X50Y131        LUT3 (Prop_lut3_I1_O)        0.122     6.309 r  design_1_i/led_ctl_0/U0/led_o[5]_i_75/O
                         net (fo=1, routed)           0.000     6.309    design_1_i/led_ctl_0/U0/led_o[5]_i_75_n_0
    SLICE_X50Y131        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256     6.565 r  design_1_i/led_ctl_0/U0/led_o_reg[5]_i_21/CO[3]
                         net (fo=1, routed)           0.000     6.565    design_1_i/led_ctl_0/U0/led_o_reg[5]_i_21_n_0
    SLICE_X50Y132        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     6.619 r  design_1_i/led_ctl_0/U0/led_o_reg[5]_i_78/CO[3]
                         net (fo=1, routed)           0.000     6.619    design_1_i/led_ctl_0/U0/led_o_reg[5]_i_78_n_0
    SLICE_X50Y133        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     6.673 r  design_1_i/led_ctl_0/U0/led_o_reg[5]_i_64/CO[3]
                         net (fo=1, routed)           0.000     6.673    design_1_i/led_ctl_0/U0/led_o_reg[5]_i_64_n_0
    SLICE_X50Y134        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.165     6.838 f  design_1_i/led_ctl_0/U0/led_o_reg[5]_i_20/O[1]
                         net (fo=1, routed)           0.333     7.171    design_1_i/led_ctl_0/U0/led_o_reg[5]_i_20_n_6
    SLICE_X48Y133        LUT4 (Prop_lut4_I2_O)        0.125     7.296 f  design_1_i/led_ctl_0/U0/led_o[5]_i_79/O
                         net (fo=1, routed)           0.391     7.687    design_1_i/led_ctl_0/U0/led_o[5]_i_79_n_0
    SLICE_X53Y133        LUT5 (Prop_lut5_I4_O)        0.043     7.730 r  design_1_i/led_ctl_0/U0/led_o[5]_i_23/O
                         net (fo=1, routed)           0.244     7.974    design_1_i/led_ctl_0/U0/led_o[5]_i_23_n_0
    SLICE_X52Y133        LUT6 (Prop_lut6_I4_O)        0.043     8.017 r  design_1_i/led_ctl_0/U0/led_o[5]_i_6/O
                         net (fo=1, routed)           0.105     8.123    design_1_i/led_ctl_0/U0/led_o[5]_i_6_n_0
    SLICE_X52Y133        LUT5 (Prop_lut5_I4_O)        0.043     8.166 r  design_1_i/led_ctl_0/U0/led_o[5]_i_2/O
                         net (fo=2, routed)           0.199     8.364    design_1_i/led_ctl_0/U0/led_o[5]_i_2_n_0
    SLICE_X52Y134        LUT2 (Prop_lut2_I1_O)        0.043     8.407 r  design_1_i/led_ctl_0/U0/led_o[5]_i_1/O
                         net (fo=1, routed)           0.000     8.407    design_1_i/led_ctl_0/U0/led_buf[5]
    SLICE_X52Y134        FDRE                                         r  design_1_i/led_ctl_0/U0/led_o_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_slow_design_1_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    E19                                               0.000    10.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz_0/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.851    10.851 r  design_1_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986    11.837    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.234     5.603 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.566     7.169    design_1_i/clk_wiz_0/inst/clk_slow_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.083     7.252 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=42, routed)          1.389     8.641    design_1_i/led_ctl_0/U0/clk_rx
    SLICE_X52Y134        FDRE                                         r  design_1_i/led_ctl_0/U0/led_o_reg[5]/C
                         clock pessimism             -0.648     7.993    
                         clock uncertainty           -0.066     7.926    
    SLICE_X52Y134        FDRE (Setup_fdre_C_D)        0.064     7.990    design_1_i/led_ctl_0/U0/led_o_reg[5]
  -------------------------------------------------------------------
                         required time                          7.990    
                         arrival time                          -8.408    
  -------------------------------------------------------------------
                         slack                                 -0.417    

Slack (VIOLATED) :        -0.045ns  (required time - arrival time)
  Source:                 design_1_i/led_ctl_0/U0/cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_slow_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/led_ctl_0/U0/led_o_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_slow_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_slow_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_slow_design_1_clk_wiz_0_0 rise@10.000ns - clk_slow_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        10.045ns  (logic 4.517ns (44.968%)  route 5.528ns (55.032%))
  Logic Levels:           38  (CARRY4=28 LUT2=2 LUT3=2 LUT4=3 LUT6=3)
  Clock Path Skew:        0.002ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.367ns = ( 8.633 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.017ns
    Clock Pessimism Removal (CPR):    -0.648ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_slow_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.954     0.954 r  design_1_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     2.035    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.309    -5.274 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.697    -3.577    design_1_i/clk_wiz_0/inst/clk_slow_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.093    -3.484 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=42, routed)          1.467    -2.017    design_1_i/led_ctl_0/U0/clk_rx
    SLICE_X62Y111        FDRE                                         r  design_1_i/led_ctl_0/U0/cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y111        FDRE (Prop_fdre_C_Q)         0.236    -1.781 r  design_1_i/led_ctl_0/U0/cnt_reg[0]/Q
                         net (fo=99, routed)          0.121    -1.660    design_1_i/led_ctl_0/U0/out[0]
    SLICE_X63Y111        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.368    -1.292 r  design_1_i/led_ctl_0/U0/led_o_reg[7]_i_158/CO[3]
                         net (fo=1, routed)           0.000    -1.292    design_1_i/led_ctl_0/U0/led_o_reg[7]_i_158_n_0
    SLICE_X63Y112        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    -1.239 r  design_1_i/led_ctl_0/U0/led_o_reg[7]_i_155/CO[3]
                         net (fo=1, routed)           0.000    -1.239    design_1_i/led_ctl_0/U0/led_o_reg[7]_i_155_n_0
    SLICE_X63Y113        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    -1.186 r  design_1_i/led_ctl_0/U0/led_o_reg[7]_i_160/CO[3]
                         net (fo=1, routed)           0.000    -1.186    design_1_i/led_ctl_0/U0/led_o_reg[7]_i_160_n_0
    SLICE_X63Y114        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    -1.133 r  design_1_i/led_ctl_0/U0/led_o_reg[6]_i_109/CO[3]
                         net (fo=1, routed)           0.000    -1.133    design_1_i/led_ctl_0/U0/led_o_reg[6]_i_109_n_0
    SLICE_X63Y115        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    -1.080 r  design_1_i/led_ctl_0/U0/led_o_reg[7]_i_102/CO[3]
                         net (fo=1, routed)           0.000    -1.080    design_1_i/led_ctl_0/U0/led_o_reg[7]_i_102_n_0
    SLICE_X63Y116        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.166    -0.914 f  design_1_i/led_ctl_0/U0/led_o_reg[7]_i_36/O[1]
                         net (fo=35, routed)          0.440    -0.474    design_1_i/led_ctl_0/U0/p_0_in[22]
    SLICE_X65Y116        LUT2 (Prop_lut2_I0_O)        0.123    -0.351 r  design_1_i/led_ctl_0/U0/led_o[7]_i_251/O
                         net (fo=1, routed)           0.000    -0.351    design_1_i/led_ctl_0/U0/led_o[7]_i_251_n_0
    SLICE_X65Y116        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.193    -0.158 r  design_1_i/led_ctl_0/U0/led_o_reg[7]_i_201/CO[3]
                         net (fo=1, routed)           0.000    -0.158    design_1_i/led_ctl_0/U0/led_o_reg[7]_i_201_n_0
    SLICE_X65Y117        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    -0.105 r  design_1_i/led_ctl_0/U0/led_o_reg[7]_i_156/CO[3]
                         net (fo=851, routed)         1.781     1.676    design_1_i/led_ctl_0/U0/led_buf7
    SLICE_X48Y110        LUT4 (Prop_lut4_I2_O)        0.043     1.719 r  design_1_i/led_ctl_0/U0/led_o[6]_i_276/O
                         net (fo=1, routed)           0.000     1.719    design_1_i/led_ctl_0/U0/led_o[6]_i_276_n_0
    SLICE_X48Y110        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.183     1.902 r  design_1_i/led_ctl_0/U0/led_o_reg[6]_i_264/CO[3]
                         net (fo=1, routed)           0.000     1.902    design_1_i/led_ctl_0/U0/led_o_reg[6]_i_264_n_0
    SLICE_X48Y111        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     1.956 r  design_1_i/led_ctl_0/U0/led_o_reg[6]_i_255/CO[3]
                         net (fo=1, routed)           0.000     1.956    design_1_i/led_ctl_0/U0/led_o_reg[6]_i_255_n_0
    SLICE_X48Y112        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     2.010 r  design_1_i/led_ctl_0/U0/led_o_reg[6]_i_248/CO[3]
                         net (fo=1, routed)           0.000     2.010    design_1_i/led_ctl_0/U0/led_o_reg[6]_i_248_n_0
    SLICE_X48Y113        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     2.064 r  design_1_i/led_ctl_0/U0/led_o_reg[6]_i_239/CO[3]
                         net (fo=1, routed)           0.000     2.064    design_1_i/led_ctl_0/U0/led_o_reg[6]_i_239_n_0
    SLICE_X48Y114        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     2.118 r  design_1_i/led_ctl_0/U0/led_o_reg[6]_i_230/CO[3]
                         net (fo=1, routed)           0.000     2.118    design_1_i/led_ctl_0/U0/led_o_reg[6]_i_230_n_0
    SLICE_X48Y115        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     2.172 r  design_1_i/led_ctl_0/U0/led_o_reg[6]_i_221/CO[3]
                         net (fo=1, routed)           0.000     2.172    design_1_i/led_ctl_0/U0/led_o_reg[6]_i_221_n_0
    SLICE_X48Y116        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     2.226 r  design_1_i/led_ctl_0/U0/led_o_reg[6]_i_204/CO[3]
                         net (fo=1, routed)           0.000     2.226    design_1_i/led_ctl_0/U0/led_o_reg[6]_i_204_n_0
    SLICE_X48Y117        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.112     2.338 r  design_1_i/led_ctl_0/U0/led_o_reg[6]_i_154/O[2]
                         net (fo=17, routed)          0.578     2.916    design_1_i/led_ctl_0/U0_n_310
    SLICE_X49Y123        LUT3 (Prop_lut3_I0_O)        0.127     3.043 r  design_1_i/led_ctl_0/led_o[6]_i_196/O
                         net (fo=1, routed)           0.000     3.043    design_1_i/led_ctl_0/led_o[6]_i_196_n_0
    SLICE_X49Y123        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267     3.310 r  design_1_i/led_ctl_0/led_o_reg[6]_i_112/CO[3]
                         net (fo=1, routed)           0.000     3.310    design_1_i/led_ctl_0/led_o_reg[6]_i_112_n_0
    SLICE_X49Y124        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.166     3.476 r  design_1_i/led_ctl_0/led_o_reg[6]_i_111/O[1]
                         net (fo=1, routed)           0.346     3.822    design_1_i/led_ctl_0/U0/cnt_reg[31]_14[1]
    SLICE_X50Y124        LUT4 (Prop_lut4_I3_O)        0.123     3.945 r  design_1_i/led_ctl_0/U0/led_o[6]_i_65/O
                         net (fo=1, routed)           0.000     3.945    design_1_i/led_ctl_0/U0/led_o[6]_i_65_n_0
    SLICE_X50Y124        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.246     4.191 r  design_1_i/led_ctl_0/U0/led_o_reg[6]_i_21/CO[3]
                         net (fo=1, routed)           0.007     4.198    design_1_i/led_ctl_0/U0/led_o_reg[6]_i_21_n_0
    SLICE_X50Y125        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.165     4.363 r  design_1_i/led_ctl_0/U0/led_o_reg[6]_i_66/O[1]
                         net (fo=4, routed)           0.383     4.746    design_1_i/led_ctl_0/U0/led_o_reg[6]_9[1]
    SLICE_X48Y124        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.381     5.127 r  design_1_i/led_ctl_0/U0/led_o_reg[6]_i_47/CO[3]
                         net (fo=1, routed)           0.007     5.134    design_1_i/led_ctl_0/U0/led_o_reg[6]_i_47_n_0
    SLICE_X48Y125        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.076     5.210 r  design_1_i/led_ctl_0/U0/led_o_reg[6]_i_16/CO[1]
                         net (fo=41, routed)          0.530     5.739    design_1_i/led_ctl_0/U0_n_233
    SLICE_X52Y121        LUT3 (Prop_lut3_I1_O)        0.124     5.863 r  design_1_i/led_ctl_0/led_o[6]_i_163/O
                         net (fo=1, routed)           0.000     5.863    design_1_i/led_ctl_0/led_buf4[12]
    SLICE_X52Y121        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.180     6.043 r  design_1_i/led_ctl_0/led_o_reg[6]_i_88/CO[3]
                         net (fo=1, routed)           0.000     6.043    design_1_i/led_ctl_0/led_o_reg[6]_i_88_n_0
    SLICE_X52Y122        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     6.097 r  design_1_i/led_ctl_0/led_o_reg[6]_i_38/CO[3]
                         net (fo=1, routed)           0.000     6.097    design_1_i/led_ctl_0/led_o_reg[6]_i_38_n_0
    SLICE_X52Y123        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     6.151 r  design_1_i/led_ctl_0/led_o_reg[6]_i_36/CO[3]
                         net (fo=1, routed)           0.000     6.151    design_1_i/led_ctl_0/led_o_reg[6]_i_36_n_0
    SLICE_X52Y124        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     6.205 r  design_1_i/led_ctl_0/led_o_reg[6]_i_35/CO[3]
                         net (fo=1, routed)           0.007     6.213    design_1_i/led_ctl_0/led_o_reg[6]_i_35_n_0
    SLICE_X52Y125        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     6.267 r  design_1_i/led_ctl_0/led_o_reg[6]_i_87/CO[3]
                         net (fo=1, routed)           0.000     6.267    design_1_i/led_ctl_0/led_o_reg[6]_i_87_n_0
    SLICE_X52Y126        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133     6.400 r  design_1_i/led_ctl_0/led_o_reg[6]_i_86/CO[0]
                         net (fo=1, routed)           0.407     6.806    design_1_i/led_ctl_0/U0/cnt_reg[28]_1[0]
    SLICE_X53Y122        LUT4 (Prop_lut4_I0_O)        0.128     6.934 f  design_1_i/led_ctl_0/U0/led_o[6]_i_30/O
                         net (fo=1, routed)           0.295     7.230    design_1_i/led_ctl_0/U0/led_o[6]_i_30_n_0
    SLICE_X55Y122        LUT6 (Prop_lut6_I1_O)        0.043     7.273 f  design_1_i/led_ctl_0/U0/led_o[6]_i_8/O
                         net (fo=1, routed)           0.215     7.488    design_1_i/led_ctl_0/U0/led_o[6]_i_8_n_0
    SLICE_X54Y122        LUT6 (Prop_lut6_I0_O)        0.043     7.531 r  design_1_i/led_ctl_0/U0/led_o[6]_i_3/O
                         net (fo=1, routed)           0.106     7.636    design_1_i/led_ctl_0/U0/led_o[6]_i_3_n_0
    SLICE_X54Y122        LUT6 (Prop_lut6_I1_O)        0.043     7.679 r  design_1_i/led_ctl_0/U0/led_o[6]_i_2/O
                         net (fo=2, routed)           0.305     7.985    design_1_i/led_ctl_0/U0/led_o[6]_i_2_n_0
    SLICE_X54Y121        LUT2 (Prop_lut2_I1_O)        0.043     8.028 r  design_1_i/led_ctl_0/U0/led_o[6]_i_1/O
                         net (fo=1, routed)           0.000     8.028    design_1_i/led_ctl_0/U0/led_buf[6]
    SLICE_X54Y121        FDRE                                         r  design_1_i/led_ctl_0/U0/led_o_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_slow_design_1_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    E19                                               0.000    10.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz_0/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.851    10.851 r  design_1_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986    11.837    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.234     5.603 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.566     7.169    design_1_i/clk_wiz_0/inst/clk_slow_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.083     7.252 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=42, routed)          1.381     8.633    design_1_i/led_ctl_0/U0/clk_rx
    SLICE_X54Y121        FDRE                                         r  design_1_i/led_ctl_0/U0/led_o_reg[6]/C
                         clock pessimism             -0.648     7.985    
                         clock uncertainty           -0.066     7.918    
    SLICE_X54Y121        FDRE (Setup_fdre_C_D)        0.064     7.982    design_1_i/led_ctl_0/U0/led_o_reg[6]
  -------------------------------------------------------------------
                         required time                          7.982    
                         arrival time                          -8.028    
  -------------------------------------------------------------------
                         slack                                 -0.045    

Slack (MET) :             0.220ns  (required time - arrival time)
  Source:                 design_1_i/led_ctl_0/U0/cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_slow_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/led_ctl_0/U0/led_o_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_slow_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_slow_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_slow_design_1_clk_wiz_0_0 rise@10.000ns - clk_slow_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        9.757ns  (logic 4.216ns (43.209%)  route 5.541ns (56.791%))
  Logic Levels:           29  (CARRY4=20 LUT2=2 LUT3=1 LUT4=2 LUT5=2 LUT6=2)
  Clock Path Skew:        0.010ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.359ns = ( 8.641 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.017ns
    Clock Pessimism Removal (CPR):    -0.648ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_slow_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.954     0.954 r  design_1_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     2.035    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.309    -5.274 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.697    -3.577    design_1_i/clk_wiz_0/inst/clk_slow_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.093    -3.484 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=42, routed)          1.467    -2.017    design_1_i/led_ctl_0/U0/clk_rx
    SLICE_X62Y111        FDRE                                         r  design_1_i/led_ctl_0/U0/cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y111        FDRE (Prop_fdre_C_Q)         0.236    -1.781 r  design_1_i/led_ctl_0/U0/cnt_reg[0]/Q
                         net (fo=99, routed)          0.121    -1.660    design_1_i/led_ctl_0/U0/out[0]
    SLICE_X63Y111        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.368    -1.292 r  design_1_i/led_ctl_0/U0/led_o_reg[7]_i_158/CO[3]
                         net (fo=1, routed)           0.000    -1.292    design_1_i/led_ctl_0/U0/led_o_reg[7]_i_158_n_0
    SLICE_X63Y112        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    -1.239 r  design_1_i/led_ctl_0/U0/led_o_reg[7]_i_155/CO[3]
                         net (fo=1, routed)           0.000    -1.239    design_1_i/led_ctl_0/U0/led_o_reg[7]_i_155_n_0
    SLICE_X63Y113        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    -1.186 r  design_1_i/led_ctl_0/U0/led_o_reg[7]_i_160/CO[3]
                         net (fo=1, routed)           0.000    -1.186    design_1_i/led_ctl_0/U0/led_o_reg[7]_i_160_n_0
    SLICE_X63Y114        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    -1.133 r  design_1_i/led_ctl_0/U0/led_o_reg[6]_i_109/CO[3]
                         net (fo=1, routed)           0.000    -1.133    design_1_i/led_ctl_0/U0/led_o_reg[6]_i_109_n_0
    SLICE_X63Y115        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    -1.080 r  design_1_i/led_ctl_0/U0/led_o_reg[7]_i_102/CO[3]
                         net (fo=1, routed)           0.000    -1.080    design_1_i/led_ctl_0/U0/led_o_reg[7]_i_102_n_0
    SLICE_X63Y116        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.166    -0.914 f  design_1_i/led_ctl_0/U0/led_o_reg[7]_i_36/O[1]
                         net (fo=35, routed)          0.440    -0.474    design_1_i/led_ctl_0/U0/p_0_in[22]
    SLICE_X65Y116        LUT2 (Prop_lut2_I0_O)        0.123    -0.351 r  design_1_i/led_ctl_0/U0/led_o[7]_i_251/O
                         net (fo=1, routed)           0.000    -0.351    design_1_i/led_ctl_0/U0/led_o[7]_i_251_n_0
    SLICE_X65Y116        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.193    -0.158 r  design_1_i/led_ctl_0/U0/led_o_reg[7]_i_201/CO[3]
                         net (fo=1, routed)           0.000    -0.158    design_1_i/led_ctl_0/U0/led_o_reg[7]_i_201_n_0
    SLICE_X65Y117        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    -0.105 r  design_1_i/led_ctl_0/U0/led_o_reg[7]_i_156/CO[3]
                         net (fo=851, routed)         2.189     2.085    design_1_i/led_ctl_0/U0/led_buf7
    SLICE_X49Y119        LUT5 (Prop_lut5_I3_O)        0.043     2.128 r  design_1_i/led_ctl_0/U0/led_o[7]_i_242/O
                         net (fo=1, routed)           0.000     2.128    design_1_i/led_ctl_0/U0/led_o[7]_i_242_n_0
    SLICE_X49Y119        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267     2.395 r  design_1_i/led_ctl_0/U0/led_o_reg[7]_i_189/CO[3]
                         net (fo=1, routed)           0.000     2.395    design_1_i/led_ctl_0/U0/led_o_reg[7]_i_189_n_0
    SLICE_X49Y120        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.111     2.506 r  design_1_i/led_ctl_0/U0/led_o_reg[7]_i_188/O[0]
                         net (fo=10, routed)          0.393     2.899    design_1_i/led_ctl_0/U0_n_281
    SLICE_X50Y115        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.380     3.279 r  design_1_i/led_ctl_0/led_o_reg[7]_i_187/CO[3]
                         net (fo=1, routed)           0.000     3.279    design_1_i/led_ctl_0/led_o_reg[7]_i_187_n_0
    SLICE_X50Y116        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.133     3.412 r  design_1_i/led_ctl_0/led_o_reg[7]_i_190/CO[0]
                         net (fo=1, routed)           0.401     3.813    design_1_i/led_ctl_0/U0/cnt_reg[31]_15[0]
    SLICE_X53Y115        LUT4 (Prop_lut4_I3_O)        0.128     3.941 r  design_1_i/led_ctl_0/U0/led_o[7]_i_133/O
                         net (fo=1, routed)           0.000     3.941    design_1_i/led_ctl_0/U0/led_o[7]_i_133_n_0
    SLICE_X53Y115        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.259     4.200 r  design_1_i/led_ctl_0/U0/led_o_reg[7]_i_45/CO[3]
                         net (fo=1, routed)           0.000     4.200    design_1_i/led_ctl_0/U0/led_o_reg[7]_i_45_n_0
    SLICE_X53Y116        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.166     4.366 r  design_1_i/led_ctl_0/U0/led_o_reg[7]_i_50/O[1]
                         net (fo=4, routed)           0.291     4.657    design_1_i/led_ctl_0/U0/en_reg_9[1]
    SLICE_X51Y116        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.382     5.039 r  design_1_i/led_ctl_0/U0/led_o_reg[7]_i_111/CO[3]
                         net (fo=1, routed)           0.000     5.039    design_1_i/led_ctl_0/U0/led_o_reg[7]_i_111_n_0
    SLICE_X51Y117        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.077     5.116 r  design_1_i/led_ctl_0/U0/led_o_reg[7]_i_42/CO[1]
                         net (fo=37, routed)          0.524     5.641    design_1_i/led_ctl_0/U0_n_35
    SLICE_X52Y113        LUT3 (Prop_lut3_I1_O)        0.122     5.763 r  design_1_i/led_ctl_0/led_o[7]_i_93/O
                         net (fo=1, routed)           0.000     5.763    design_1_i/led_ctl_0/led_o[7]_i_93_n_0
    SLICE_X52Y113        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.246     6.009 r  design_1_i/led_ctl_0/led_o_reg[7]_i_30/CO[3]
                         net (fo=1, routed)           0.000     6.009    design_1_i/led_ctl_0/led_o_reg[7]_i_30_n_0
    SLICE_X52Y114        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     6.063 r  design_1_i/led_ctl_0/led_o_reg[7]_i_29/CO[3]
                         net (fo=1, routed)           0.000     6.063    design_1_i/led_ctl_0/led_o_reg[7]_i_29_n_0
    SLICE_X52Y115        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     6.117 r  design_1_i/led_ctl_0/led_o_reg[7]_i_28/CO[3]
                         net (fo=1, routed)           0.000     6.117    design_1_i/led_ctl_0/led_o_reg[7]_i_28_n_0
    SLICE_X52Y116        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.151     6.268 f  design_1_i/led_ctl_0/led_o_reg[7]_i_27/O[3]
                         net (fo=1, routed)           0.379     6.646    design_1_i/led_ctl_0/U0/cnt_reg[28]_0[3]
    SLICE_X54Y112        LUT4 (Prop_lut4_I2_O)        0.120     6.766 f  design_1_i/led_ctl_0/U0/led_o[7]_i_95/O
                         net (fo=1, routed)           0.106     6.872    design_1_i/led_ctl_0/U0/led_o[7]_i_95_n_0
    SLICE_X54Y112        LUT5 (Prop_lut5_I4_O)        0.043     6.915 f  design_1_i/led_ctl_0/U0/led_o[7]_i_31/O
                         net (fo=1, routed)           0.274     7.189    design_1_i/led_ctl_0/U0/led_o[7]_i_31_n_0
    SLICE_X55Y112        LUT6 (Prop_lut6_I5_O)        0.043     7.232 f  design_1_i/led_ctl_0/U0/led_o[7]_i_7/O
                         net (fo=1, routed)           0.185     7.418    design_1_i/led_ctl_0/U0/led_o[7]_i_7_n_0
    SLICE_X55Y113        LUT6 (Prop_lut6_I4_O)        0.043     7.461 r  design_1_i/led_ctl_0/U0/led_o[7]_i_2/O
                         net (fo=2, routed)           0.236     7.697    design_1_i/led_ctl_0/U0/p_0_out[7]
    SLICE_X55Y113        LUT2 (Prop_lut2_I0_O)        0.043     7.740 r  design_1_i/led_ctl_0/U0/led_o[7]_i_1/O
                         net (fo=1, routed)           0.000     7.740    design_1_i/led_ctl_0/U0/led_o[7]_i_1_n_0
    SLICE_X55Y113        FDRE                                         r  design_1_i/led_ctl_0/U0/led_o_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_slow_design_1_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    E19                                               0.000    10.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz_0/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.851    10.851 r  design_1_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986    11.837    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.234     5.603 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.566     7.169    design_1_i/clk_wiz_0/inst/clk_slow_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.083     7.252 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=42, routed)          1.389     8.641    design_1_i/led_ctl_0/U0/clk_rx
    SLICE_X55Y113        FDRE                                         r  design_1_i/led_ctl_0/U0/led_o_reg[7]/C
                         clock pessimism             -0.648     7.993    
                         clock uncertainty           -0.066     7.926    
    SLICE_X55Y113        FDRE (Setup_fdre_C_D)        0.034     7.960    design_1_i/led_ctl_0/U0/led_o_reg[7]
  -------------------------------------------------------------------
                         required time                          7.960    
                         arrival time                          -7.740    
  -------------------------------------------------------------------
                         slack                                  0.220    

Slack (MET) :             8.370ns  (required time - arrival time)
  Source:                 design_1_i/led_ctl_0/U0/cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_slow_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/led_ctl_0/U0/cnt_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_slow_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_slow_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_slow_design_1_clk_wiz_0_0 rise@10.000ns - clk_slow_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.447ns  (logic 0.783ns (54.095%)  route 0.664ns (45.905%))
  Logic Levels:           4  (CARRY4=3 LUT1=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.417ns = ( 8.583 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.017ns
    Clock Pessimism Removal (CPR):    -0.625ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_slow_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.954     0.954 r  design_1_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     2.035    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.309    -5.274 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.697    -3.577    design_1_i/clk_wiz_0/inst/clk_slow_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.093    -3.484 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=42, routed)          1.467    -2.017    design_1_i/led_ctl_0/U0/clk_rx
    SLICE_X62Y111        FDRE                                         r  design_1_i/led_ctl_0/U0/cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y111        FDRE (Prop_fdre_C_Q)         0.236    -1.781 f  design_1_i/led_ctl_0/U0/cnt_reg[0]/Q
                         net (fo=99, routed)          0.349    -1.433    design_1_i/led_ctl_0/U0/out[0]
    SLICE_X61Y111        LUT1 (Prop_lut1_I0_O)        0.124    -1.309 r  design_1_i/led_ctl_0/U0/cnt[0]_i_5/O
                         net (fo=1, routed)           0.000    -1.309    design_1_i/led_ctl_0/U0/cnt[0]_i_5_n_0
    SLICE_X61Y111        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.259    -1.050 r  design_1_i/led_ctl_0/U0/cnt_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000    -1.050    design_1_i/led_ctl_0/U0/cnt_reg[0]_i_1_n_0
    SLICE_X61Y112        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    -0.997 r  design_1_i/led_ctl_0/U0/cnt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    -0.997    design_1_i/led_ctl_0/U0/cnt_reg[4]_i_1_n_0
    SLICE_X61Y113        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.111    -0.886 r  design_1_i/led_ctl_0/U0/cnt_reg[8]_i_1/O[0]
                         net (fo=1, routed)           0.316    -0.570    design_1_i/led_ctl_0/U0/cnt_reg[8]_i_1_n_7
    SLICE_X62Y112        FDRE                                         r  design_1_i/led_ctl_0/U0/cnt_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_slow_design_1_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    E19                                               0.000    10.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz_0/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.851    10.851 r  design_1_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986    11.837    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.234     5.603 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.566     7.169    design_1_i/clk_wiz_0/inst/clk_slow_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.083     7.252 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=42, routed)          1.331     8.583    design_1_i/led_ctl_0/U0/clk_rx
    SLICE_X62Y112        FDRE                                         r  design_1_i/led_ctl_0/U0/cnt_reg[8]/C
                         clock pessimism             -0.625     7.958    
                         clock uncertainty           -0.066     7.891    
    SLICE_X62Y112        FDRE (Setup_fdre_C_D)       -0.091     7.800    design_1_i/led_ctl_0/U0/cnt_reg[8]
  -------------------------------------------------------------------
                         required time                          7.800    
                         arrival time                           0.570    
  -------------------------------------------------------------------
                         slack                                  8.370    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.204ns  (arrival time - required time)
  Source:                 design_1_i/led_ctl_0/U0/cnt_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk_slow_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/led_ctl_0/U0/cnt_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by clk_slow_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_slow_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_slow_design_1_clk_wiz_0_0 rise@0.000ns - clk_slow_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.275ns  (logic 0.177ns (64.425%)  route 0.098ns (35.575%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.509ns
    Source Clock Delay      (SCD):    -0.487ns
    Clock Pessimism Removal (CPR):    -0.022ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_slow_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.436     0.436 r  design_1_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.939    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.859    -1.920 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.769    -1.151    design_1_i/clk_wiz_0/inst/clk_slow_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.125 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=42, routed)          0.638    -0.487    design_1_i/led_ctl_0/U0/clk_rx
    SLICE_X61Y115        FDRE                                         r  design_1_i/led_ctl_0/U0/cnt_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y115        FDRE (Prop_fdre_C_Q)         0.100    -0.387 r  design_1_i/led_ctl_0/U0/cnt_reg[19]/Q
                         net (fo=2, routed)           0.098    -0.289    design_1_i/led_ctl_0/U0/cnt_reg[19]
    SLICE_X61Y115        CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.077    -0.212 r  design_1_i/led_ctl_0/U0/cnt_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.212    design_1_i/led_ctl_0/U0/cnt_reg[16]_i_1_n_4
    SLICE_X61Y115        FDRE                                         r  design_1_i/led_ctl_0/U0/cnt_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_slow_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.518     0.518 r  design_1_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.071    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.301    -2.230 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.834    -1.396    design_1_i/clk_wiz_0/inst/clk_slow_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030    -1.366 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=42, routed)          0.857    -0.509    design_1_i/led_ctl_0/U0/clk_rx
    SLICE_X61Y115        FDRE                                         r  design_1_i/led_ctl_0/U0/cnt_reg[19]/C
                         clock pessimism              0.022    -0.487    
    SLICE_X61Y115        FDRE (Hold_fdre_C_D)         0.071    -0.416    design_1_i/led_ctl_0/U0/cnt_reg[19]
  -------------------------------------------------------------------
                         required time                          0.416    
                         arrival time                          -0.212    
  -------------------------------------------------------------------
                         slack                                  0.204    

Slack (MET) :             0.204ns  (arrival time - required time)
  Source:                 design_1_i/led_ctl_0/U0/cnt_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_slow_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/led_ctl_0/U0/cnt_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_slow_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_slow_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_slow_design_1_clk_wiz_0_0 rise@0.000ns - clk_slow_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.275ns  (logic 0.177ns (64.425%)  route 0.098ns (35.575%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.508ns
    Source Clock Delay      (SCD):    -0.487ns
    Clock Pessimism Removal (CPR):    -0.021ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_slow_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.436     0.436 r  design_1_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.939    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.859    -1.920 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.769    -1.151    design_1_i/clk_wiz_0/inst/clk_slow_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.125 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=42, routed)          0.638    -0.487    design_1_i/led_ctl_0/U0/clk_rx
    SLICE_X61Y114        FDRE                                         r  design_1_i/led_ctl_0/U0/cnt_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y114        FDRE (Prop_fdre_C_Q)         0.100    -0.387 r  design_1_i/led_ctl_0/U0/cnt_reg[15]/Q
                         net (fo=2, routed)           0.098    -0.289    design_1_i/led_ctl_0/U0/cnt_reg[15]
    SLICE_X61Y114        CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.077    -0.212 r  design_1_i/led_ctl_0/U0/cnt_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.212    design_1_i/led_ctl_0/U0/cnt_reg[12]_i_1_n_4
    SLICE_X61Y114        FDRE                                         r  design_1_i/led_ctl_0/U0/cnt_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_slow_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.518     0.518 r  design_1_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.071    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.301    -2.230 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.834    -1.396    design_1_i/clk_wiz_0/inst/clk_slow_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030    -1.366 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=42, routed)          0.858    -0.508    design_1_i/led_ctl_0/U0/clk_rx
    SLICE_X61Y114        FDRE                                         r  design_1_i/led_ctl_0/U0/cnt_reg[15]/C
                         clock pessimism              0.021    -0.487    
    SLICE_X61Y114        FDRE (Hold_fdre_C_D)         0.071    -0.416    design_1_i/led_ctl_0/U0/cnt_reg[15]
  -------------------------------------------------------------------
                         required time                          0.416    
                         arrival time                          -0.212    
  -------------------------------------------------------------------
                         slack                                  0.204    

Slack (MET) :             0.205ns  (arrival time - required time)
  Source:                 design_1_i/led_ctl_0/U0/led_o_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_slow_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/led_ctl_0/U0/led_o_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_slow_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_slow_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_slow_design_1_clk_wiz_0_0 rise@0.000ns - clk_slow_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.266ns  (logic 0.128ns (48.176%)  route 0.138ns (51.824%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.476ns
    Source Clock Delay      (SCD):    -0.455ns
    Clock Pessimism Removal (CPR):    -0.021ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_slow_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.436     0.436 r  design_1_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.939    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.859    -1.920 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.769    -1.151    design_1_i/clk_wiz_0/inst/clk_slow_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.125 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=42, routed)          0.670    -0.455    design_1_i/led_ctl_0/U0/clk_rx
    SLICE_X55Y113        FDRE                                         r  design_1_i/led_ctl_0/U0/led_o_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y113        FDRE (Prop_fdre_C_Q)         0.100    -0.355 r  design_1_i/led_ctl_0/U0/led_o_reg[7]/Q
                         net (fo=3, routed)           0.138    -0.217    design_1_i/led_ctl_0/U0/led_o[7]
    SLICE_X55Y113        LUT2 (Prop_lut2_I1_O)        0.028    -0.189 r  design_1_i/led_ctl_0/U0/led_o[7]_i_1/O
                         net (fo=1, routed)           0.000    -0.189    design_1_i/led_ctl_0/U0/led_o[7]_i_1_n_0
    SLICE_X55Y113        FDRE                                         r  design_1_i/led_ctl_0/U0/led_o_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_slow_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.518     0.518 r  design_1_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.071    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.301    -2.230 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.834    -1.396    design_1_i/clk_wiz_0/inst/clk_slow_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030    -1.366 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=42, routed)          0.890    -0.476    design_1_i/led_ctl_0/U0/clk_rx
    SLICE_X55Y113        FDRE                                         r  design_1_i/led_ctl_0/U0/led_o_reg[7]/C
                         clock pessimism              0.021    -0.455    
    SLICE_X55Y113        FDRE (Hold_fdre_C_D)         0.061    -0.394    design_1_i/led_ctl_0/U0/led_o_reg[7]
  -------------------------------------------------------------------
                         required time                          0.394    
                         arrival time                          -0.189    
  -------------------------------------------------------------------
                         slack                                  0.205    

Slack (MET) :             0.205ns  (arrival time - required time)
  Source:                 design_1_i/led_ctl_0/U0/led_o_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_slow_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/led_ctl_0/U0/led_o_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_slow_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_slow_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_slow_design_1_clk_wiz_0_0 rise@0.000ns - clk_slow_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.265ns  (logic 0.128ns (48.358%)  route 0.137ns (51.642%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.509ns
    Source Clock Delay      (SCD):    -0.488ns
    Clock Pessimism Removal (CPR):    -0.021ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_slow_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.436     0.436 r  design_1_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.939    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.859    -1.920 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.769    -1.151    design_1_i/clk_wiz_0/inst/clk_slow_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.125 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=42, routed)          0.637    -0.488    design_1_i/led_ctl_0/U0/clk_rx
    SLICE_X63Y135        FDRE                                         r  design_1_i/led_ctl_0/U0/led_o_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y135        FDRE (Prop_fdre_C_Q)         0.100    -0.388 r  design_1_i/led_ctl_0/U0/led_o_reg[3]/Q
                         net (fo=3, routed)           0.137    -0.251    design_1_i/led_ctl_0/U0/led_o[3]
    SLICE_X63Y135        LUT2 (Prop_lut2_I0_O)        0.028    -0.223 r  design_1_i/led_ctl_0/U0/led_o[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.223    design_1_i/led_ctl_0/U0/led_buf[3]
    SLICE_X63Y135        FDRE                                         r  design_1_i/led_ctl_0/U0/led_o_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_slow_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.518     0.518 r  design_1_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.071    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.301    -2.230 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.834    -1.396    design_1_i/clk_wiz_0/inst/clk_slow_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030    -1.366 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=42, routed)          0.857    -0.509    design_1_i/led_ctl_0/U0/clk_rx
    SLICE_X63Y135        FDRE                                         r  design_1_i/led_ctl_0/U0/led_o_reg[3]/C
                         clock pessimism              0.021    -0.488    
    SLICE_X63Y135        FDRE (Hold_fdre_C_D)         0.060    -0.428    design_1_i/led_ctl_0/U0/led_o_reg[3]
  -------------------------------------------------------------------
                         required time                          0.428    
                         arrival time                          -0.223    
  -------------------------------------------------------------------
                         slack                                  0.205    

Slack (MET) :             0.205ns  (arrival time - required time)
  Source:                 design_1_i/led_ctl_0/U0/led_o_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_slow_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/led_ctl_0/U0/led_o_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_slow_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_slow_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_slow_design_1_clk_wiz_0_0 rise@0.000ns - clk_slow_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.292ns  (logic 0.146ns (49.992%)  route 0.146ns (50.008%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.510ns
    Source Clock Delay      (SCD):    -0.488ns
    Clock Pessimism Removal (CPR):    -0.022ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_slow_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.436     0.436 r  design_1_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.939    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.859    -1.920 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.769    -1.151    design_1_i/clk_wiz_0/inst/clk_slow_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.125 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=42, routed)          0.637    -0.488    design_1_i/led_ctl_0/U0/clk_rx
    SLICE_X64Y134        FDRE                                         r  design_1_i/led_ctl_0/U0/led_o_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y134        FDRE (Prop_fdre_C_Q)         0.118    -0.370 r  design_1_i/led_ctl_0/U0/led_o_reg[0]/Q
                         net (fo=3, routed)           0.146    -0.224    design_1_i/led_ctl_0/U0/led_o[0]
    SLICE_X64Y134        LUT2 (Prop_lut2_I0_O)        0.028    -0.196 r  design_1_i/led_ctl_0/U0/led_o[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.196    design_1_i/led_ctl_0/U0/led_buf[0]
    SLICE_X64Y134        FDRE                                         r  design_1_i/led_ctl_0/U0/led_o_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_slow_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.518     0.518 r  design_1_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.071    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.301    -2.230 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.834    -1.396    design_1_i/clk_wiz_0/inst/clk_slow_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030    -1.366 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=42, routed)          0.856    -0.510    design_1_i/led_ctl_0/U0/clk_rx
    SLICE_X64Y134        FDRE                                         r  design_1_i/led_ctl_0/U0/led_o_reg[0]/C
                         clock pessimism              0.022    -0.488    
    SLICE_X64Y134        FDRE (Hold_fdre_C_D)         0.087    -0.401    design_1_i/led_ctl_0/U0/led_o_reg[0]
  -------------------------------------------------------------------
                         required time                          0.401    
                         arrival time                          -0.196    
  -------------------------------------------------------------------
                         slack                                  0.205    

Slack (MET) :             0.205ns  (arrival time - required time)
  Source:                 design_1_i/led_ctl_0/U0/done_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_slow_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/led_ctl_0/U0/done_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_slow_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_slow_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_slow_design_1_clk_wiz_0_0 rise@0.000ns - clk_slow_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.292ns  (logic 0.146ns (49.978%)  route 0.146ns (50.022%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.504ns
    Source Clock Delay      (SCD):    -0.485ns
    Clock Pessimism Removal (CPR):    -0.019ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_slow_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.436     0.436 r  design_1_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.939    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.859    -1.920 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.769    -1.151    design_1_i/clk_wiz_0/inst/clk_slow_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.125 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=42, routed)          0.640    -0.485    design_1_i/led_ctl_0/U0/clk_rx
    SLICE_X58Y138        FDRE                                         r  design_1_i/led_ctl_0/U0/done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y138        FDRE (Prop_fdre_C_Q)         0.118    -0.367 r  design_1_i/led_ctl_0/U0/done_reg/Q
                         net (fo=2, routed)           0.146    -0.221    design_1_i/led_ctl_0/U0/done
    SLICE_X58Y138        LUT3 (Prop_lut3_I0_O)        0.028    -0.193 r  design_1_i/led_ctl_0/U0/done_i_1/O
                         net (fo=1, routed)           0.000    -0.193    design_1_i/led_ctl_0/U0/done_i_1_n_0
    SLICE_X58Y138        FDRE                                         r  design_1_i/led_ctl_0/U0/done_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_slow_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.518     0.518 r  design_1_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.071    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.301    -2.230 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.834    -1.396    design_1_i/clk_wiz_0/inst/clk_slow_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030    -1.366 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=42, routed)          0.862    -0.504    design_1_i/led_ctl_0/U0/clk_rx
    SLICE_X58Y138        FDRE                                         r  design_1_i/led_ctl_0/U0/done_reg/C
                         clock pessimism              0.019    -0.485    
    SLICE_X58Y138        FDRE (Hold_fdre_C_D)         0.087    -0.398    design_1_i/led_ctl_0/U0/done_reg
  -------------------------------------------------------------------
                         required time                          0.398    
                         arrival time                          -0.193    
  -------------------------------------------------------------------
                         slack                                  0.205    

Slack (MET) :             0.206ns  (arrival time - required time)
  Source:                 design_1_i/led_ctl_0/U0/led_o_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_slow_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/led_ctl_0/U0/led_o_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_slow_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_slow_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_slow_design_1_clk_wiz_0_0 rise@0.000ns - clk_slow_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.293ns  (logic 0.146ns (49.881%)  route 0.147ns (50.119%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.483ns
    Source Clock Delay      (SCD):    -0.461ns
    Clock Pessimism Removal (CPR):    -0.022ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_slow_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.436     0.436 r  design_1_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.939    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.859    -1.920 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.769    -1.151    design_1_i/clk_wiz_0/inst/clk_slow_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.125 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=42, routed)          0.664    -0.461    design_1_i/led_ctl_0/U0/clk_rx
    SLICE_X54Y121        FDRE                                         r  design_1_i/led_ctl_0/U0/led_o_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y121        FDRE (Prop_fdre_C_Q)         0.118    -0.343 r  design_1_i/led_ctl_0/U0/led_o_reg[6]/Q
                         net (fo=3, routed)           0.147    -0.196    design_1_i/led_ctl_0/U0/led_o[6]
    SLICE_X54Y121        LUT2 (Prop_lut2_I0_O)        0.028    -0.168 r  design_1_i/led_ctl_0/U0/led_o[6]_i_1/O
                         net (fo=1, routed)           0.000    -0.168    design_1_i/led_ctl_0/U0/led_buf[6]
    SLICE_X54Y121        FDRE                                         r  design_1_i/led_ctl_0/U0/led_o_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_slow_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.518     0.518 r  design_1_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.071    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.301    -2.230 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.834    -1.396    design_1_i/clk_wiz_0/inst/clk_slow_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030    -1.366 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=42, routed)          0.883    -0.483    design_1_i/led_ctl_0/U0/clk_rx
    SLICE_X54Y121        FDRE                                         r  design_1_i/led_ctl_0/U0/led_o_reg[6]/C
                         clock pessimism              0.022    -0.461    
    SLICE_X54Y121        FDRE (Hold_fdre_C_D)         0.087    -0.374    design_1_i/led_ctl_0/U0/led_o_reg[6]
  -------------------------------------------------------------------
                         required time                          0.374    
                         arrival time                          -0.168    
  -------------------------------------------------------------------
                         slack                                  0.206    

Slack (MET) :             0.206ns  (arrival time - required time)
  Source:                 design_1_i/led_ctl_0/U0/led_o_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_slow_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/led_ctl_0/U0/led_o_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_slow_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_slow_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_slow_design_1_clk_wiz_0_0 rise@0.000ns - clk_slow_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.293ns  (logic 0.146ns (49.881%)  route 0.147ns (50.119%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.475ns
    Source Clock Delay      (SCD):    -0.453ns
    Clock Pessimism Removal (CPR):    -0.022ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_slow_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.436     0.436 r  design_1_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.939    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.859    -1.920 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.769    -1.151    design_1_i/clk_wiz_0/inst/clk_slow_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.125 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=42, routed)          0.672    -0.453    design_1_i/led_ctl_0/U0/clk_rx
    SLICE_X52Y134        FDRE                                         r  design_1_i/led_ctl_0/U0/led_o_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y134        FDRE (Prop_fdre_C_Q)         0.118    -0.335 r  design_1_i/led_ctl_0/U0/led_o_reg[5]/Q
                         net (fo=3, routed)           0.147    -0.188    design_1_i/led_ctl_0/U0/led_o[5]
    SLICE_X52Y134        LUT2 (Prop_lut2_I0_O)        0.028    -0.160 r  design_1_i/led_ctl_0/U0/led_o[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.160    design_1_i/led_ctl_0/U0/led_buf[5]
    SLICE_X52Y134        FDRE                                         r  design_1_i/led_ctl_0/U0/led_o_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_slow_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.518     0.518 r  design_1_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.071    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.301    -2.230 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.834    -1.396    design_1_i/clk_wiz_0/inst/clk_slow_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030    -1.366 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=42, routed)          0.891    -0.475    design_1_i/led_ctl_0/U0/clk_rx
    SLICE_X52Y134        FDRE                                         r  design_1_i/led_ctl_0/U0/led_o_reg[5]/C
                         clock pessimism              0.022    -0.453    
    SLICE_X52Y134        FDRE (Hold_fdre_C_D)         0.087    -0.366    design_1_i/led_ctl_0/U0/led_o_reg[5]
  -------------------------------------------------------------------
                         required time                          0.366    
                         arrival time                          -0.160    
  -------------------------------------------------------------------
                         slack                                  0.206    

Slack (MET) :             0.207ns  (arrival time - required time)
  Source:                 design_1_i/led_ctl_0/U0/cnt_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by clk_slow_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/led_ctl_0/U0/cnt_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by clk_slow_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_slow_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_slow_design_1_clk_wiz_0_0 rise@0.000ns - clk_slow_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.278ns  (logic 0.177ns (63.604%)  route 0.101ns (36.396%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.511ns
    Source Clock Delay      (SCD):    -0.489ns
    Clock Pessimism Removal (CPR):    -0.022ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_slow_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.436     0.436 r  design_1_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.939    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.859    -1.920 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.769    -1.151    design_1_i/clk_wiz_0/inst/clk_slow_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.125 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=42, routed)          0.636    -0.489    design_1_i/led_ctl_0/U0/clk_rx
    SLICE_X61Y117        FDRE                                         r  design_1_i/led_ctl_0/U0/cnt_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y117        FDRE (Prop_fdre_C_Q)         0.100    -0.389 r  design_1_i/led_ctl_0/U0/cnt_reg[27]/Q
                         net (fo=2, routed)           0.101    -0.288    design_1_i/led_ctl_0/U0/cnt_reg[27]
    SLICE_X61Y117        CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.077    -0.211 r  design_1_i/led_ctl_0/U0/cnt_reg[24]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.211    design_1_i/led_ctl_0/U0/cnt_reg[24]_i_1_n_4
    SLICE_X61Y117        FDRE                                         r  design_1_i/led_ctl_0/U0/cnt_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_slow_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.518     0.518 r  design_1_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.071    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.301    -2.230 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.834    -1.396    design_1_i/clk_wiz_0/inst/clk_slow_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030    -1.366 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=42, routed)          0.855    -0.511    design_1_i/led_ctl_0/U0/clk_rx
    SLICE_X61Y117        FDRE                                         r  design_1_i/led_ctl_0/U0/cnt_reg[27]/C
                         clock pessimism              0.022    -0.489    
    SLICE_X61Y117        FDRE (Hold_fdre_C_D)         0.071    -0.418    design_1_i/led_ctl_0/U0/cnt_reg[27]
  -------------------------------------------------------------------
                         required time                          0.418    
                         arrival time                          -0.211    
  -------------------------------------------------------------------
                         slack                                  0.207    

Slack (MET) :             0.207ns  (arrival time - required time)
  Source:                 design_1_i/led_ctl_0/U0/cnt_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by clk_slow_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/led_ctl_0/U0/cnt_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by clk_slow_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_slow_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_slow_design_1_clk_wiz_0_0 rise@0.000ns - clk_slow_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.278ns  (logic 0.177ns (63.604%)  route 0.101ns (36.396%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.512ns
    Source Clock Delay      (SCD):    -0.490ns
    Clock Pessimism Removal (CPR):    -0.022ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_slow_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.436     0.436 r  design_1_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.939    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.859    -1.920 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.769    -1.151    design_1_i/clk_wiz_0/inst/clk_slow_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.125 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=42, routed)          0.635    -0.490    design_1_i/led_ctl_0/U0/clk_rx
    SLICE_X61Y118        FDRE                                         r  design_1_i/led_ctl_0/U0/cnt_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y118        FDRE (Prop_fdre_C_Q)         0.100    -0.390 r  design_1_i/led_ctl_0/U0/cnt_reg[31]/Q
                         net (fo=2, routed)           0.101    -0.289    design_1_i/led_ctl_0/U0/cnt_reg[31]
    SLICE_X61Y118        CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.077    -0.212 r  design_1_i/led_ctl_0/U0/cnt_reg[28]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.212    design_1_i/led_ctl_0/U0/cnt_reg[28]_i_1_n_4
    SLICE_X61Y118        FDRE                                         r  design_1_i/led_ctl_0/U0/cnt_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_slow_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.518     0.518 r  design_1_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.071    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.301    -2.230 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.834    -1.396    design_1_i/clk_wiz_0/inst/clk_slow_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030    -1.366 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=42, routed)          0.854    -0.512    design_1_i/led_ctl_0/U0/clk_rx
    SLICE_X61Y118        FDRE                                         r  design_1_i/led_ctl_0/U0/cnt_reg[31]/C
                         clock pessimism              0.022    -0.490    
    SLICE_X61Y118        FDRE (Hold_fdre_C_D)         0.071    -0.419    design_1_i/led_ctl_0/U0/cnt_reg[31]
  -------------------------------------------------------------------
                         required time                          0.419    
                         arrival time                          -0.212    
  -------------------------------------------------------------------
                         slack                                  0.207    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_slow_design_1_clk_wiz_0_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            1.409         10.000      8.592      BUFGCTRL_X0Y17   design_1_i/clk_wiz_0/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.071         10.000      8.929      MMCME2_ADV_X1Y5  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            0.750         10.000      9.250      SLICE_X62Y111    design_1_i/led_ctl_0/U0/cnt_reg[0]/C
Min Period        n/a     FDRE/C              n/a            0.700         10.000      9.300      SLICE_X62Y133    design_1_i/led_ctl_0/U0/led_o_reg[2]/C
Min Period        n/a     FDRE/C              n/a            0.700         10.000      9.300      SLICE_X54Y121    design_1_i/led_ctl_0/U0/led_o_reg[6]/C
Min Period        n/a     FDRE/C              n/a            0.700         10.000      9.300      SLICE_X55Y113    design_1_i/led_ctl_0/U0/led_o_reg[7]/C
Min Period        n/a     FDRE/C              n/a            0.700         10.000      9.300      SLICE_X63Y135    design_1_i/led_ctl_0/U0/led_o_reg[3]/C
Min Period        n/a     FDRE/C              n/a            0.700         10.000      9.300      SLICE_X52Y135    design_1_i/led_ctl_0/U0/led_o_reg[4]/C
Min Period        n/a     FDRE/C              n/a            0.700         10.000      9.300      SLICE_X52Y134    design_1_i/led_ctl_0/U0/led_o_reg[5]/C
Min Period        n/a     FDRE/C              n/a            0.700         10.000      9.300      SLICE_X62Y113    design_1_i/led_ctl_0/U0/cnt_reg[10]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y5  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C              n/a            0.400         5.000       4.600      SLICE_X62Y111    design_1_i/led_ctl_0/U0/cnt_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.400         5.000       4.600      SLICE_X62Y111    design_1_i/led_ctl_0/U0/cnt_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.350         5.000       4.650      SLICE_X54Y121    design_1_i/led_ctl_0/U0/led_o_reg[6]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.350         5.000       4.650      SLICE_X55Y113    design_1_i/led_ctl_0/U0/led_o_reg[7]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.350         5.000       4.650      SLICE_X63Y135    design_1_i/led_ctl_0/U0/led_o_reg[3]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.350         5.000       4.650      SLICE_X52Y135    design_1_i/led_ctl_0/U0/led_o_reg[4]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.350         5.000       4.650      SLICE_X52Y134    design_1_i/led_ctl_0/U0/led_o_reg[5]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.350         5.000       4.650      SLICE_X62Y113    design_1_i/led_ctl_0/U0/cnt_reg[10]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.350         5.000       4.650      SLICE_X61Y113    design_1_i/led_ctl_0/U0/cnt_reg[11]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.350         5.000       4.650      SLICE_X61Y114    design_1_i/led_ctl_0/U0/cnt_reg[12]/C
High Pulse Width  Slow    FDRE/C              n/a            0.350         5.000       4.650      SLICE_X62Y133    design_1_i/led_ctl_0/U0/led_o_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.350         5.000       4.650      SLICE_X54Y121    design_1_i/led_ctl_0/U0/led_o_reg[6]/C
High Pulse Width  Slow    FDRE/C              n/a            0.350         5.000       4.650      SLICE_X63Y135    design_1_i/led_ctl_0/U0/led_o_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.350         5.000       4.650      SLICE_X52Y134    design_1_i/led_ctl_0/U0/led_o_reg[5]/C
High Pulse Width  Slow    FDRE/C              n/a            0.350         5.000       4.650      SLICE_X61Y114    design_1_i/led_ctl_0/U0/cnt_reg[12]/C
High Pulse Width  Slow    FDRE/C              n/a            0.350         5.000       4.650      SLICE_X61Y114    design_1_i/led_ctl_0/U0/cnt_reg[13]/C
High Pulse Width  Slow    FDRE/C              n/a            0.350         5.000       4.650      SLICE_X61Y114    design_1_i/led_ctl_0/U0/cnt_reg[14]/C
High Pulse Width  Slow    FDRE/C              n/a            0.350         5.000       4.650      SLICE_X61Y114    design_1_i/led_ctl_0/U0/cnt_reg[15]/C
High Pulse Width  Slow    FDRE/C              n/a            0.350         5.000       4.650      SLICE_X61Y115    design_1_i/led_ctl_0/U0/cnt_reg[16]/C
High Pulse Width  Slow    FDRE/C              n/a            0.350         5.000       4.650      SLICE_X61Y115    design_1_i/led_ctl_0/U0/cnt_reg[17]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_design_1_clk_wiz_0_0
  To Clock:  clkfbout_design_1_clk_wiz_0_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.592ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_design_1_clk_wiz_0_0
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            1.409         5.000       3.592      BUFGCTRL_X0Y18   design_1_i/clk_wiz_0/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.071         5.000       3.929      MMCME2_ADV_X1Y5  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.071         5.000       3.929      MMCME2_ADV_X1Y5  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       5.000       95.000     MMCME2_ADV_X1Y5  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       5.000       208.360    MMCME2_ADV_X1Y5  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT



