// Seed: 2093463222
module module_0 (
    id_1,
    id_2,
    id_3
);
  inout wire id_3;
  input wire id_2;
  inout wire id_1;
  wire id_4["" : -1];
  wire  id_5  ,  id_6  ,  id_7  ,  id_8  ,  id_9  ,  id_10  ,  id_11  ,  id_12  ,  id_13  ,  id_14  ,  id_15  ,  id_16  ,  id_17  ,  id_18  ,  id_19  ;
endmodule
module module_1 ();
  id_1 :
  assert property (@(posedge 1) 1)
  else id_1 <= id_1;
  tri0 [~  1 : 1 'h0] id_2;
  assign id_2 = id_1;
  wire id_3;
  wire id_4;
  assign id_2 = -1;
  module_0 modCall_1 (
      id_3,
      id_3,
      id_4
  );
  assign id_1 = id_1;
endmodule
