{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1528370293830 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.0 Build 156 04/24/2013 SJ Full Version " "Version 13.0.0 Build 156 04/24/2013 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1528370293831 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Jun 07 19:18:13 2018 " "Processing started: Thu Jun 07 19:18:13 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1528370293831 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1528370293831 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off project2 -c project2 " "Command: quartus_map --read_settings_files=on --write_settings_files=off project2 -c project2" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1528370293831 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "2 2 4 " "Parallel Compilation has detected 4 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 2 of the 2 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1528370294113 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "clk CLK fredivider1.v(2) " "Verilog HDL Declaration information at fredivider1.v(2): object \"clk\" differs only in case from object \"CLK\" in the same scope" {  } { { "fredivider1.v" "" { Text "C:/Users/apple1/Desktop/project2/fredivider1.v" 2 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1528370294152 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fredivider1.v 1 1 " "Found 1 design units, including 1 entities, in source file fredivider1.v" { { "Info" "ISGN_ENTITY_NAME" "1 fredivider1 " "Found entity 1: fredivider1" {  } { { "fredivider1.v" "" { Text "C:/Users/apple1/Desktop/project2/fredivider1.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1528370294154 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1528370294154 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "clk CLK fredivider2.v(2) " "Verilog HDL Declaration information at fredivider2.v(2): object \"clk\" differs only in case from object \"CLK\" in the same scope" {  } { { "fredivider2.v" "" { Text "C:/Users/apple1/Desktop/project2/fredivider2.v" 2 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1528370294156 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fredivider2.v 1 1 " "Found 1 design units, including 1 entities, in source file fredivider2.v" { { "Info" "ISGN_ENTITY_NAME" "1 fredivider2 " "Found entity 1: fredivider2" {  } { { "fredivider2.v" "" { Text "C:/Users/apple1/Desktop/project2/fredivider2.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1528370294156 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1528370294156 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "A a sweepkeyboard.v(3) " "Verilog HDL Declaration information at sweepkeyboard.v(3): object \"A\" differs only in case from object \"a\" in the same scope" {  } { { "sweepkeyboard.v" "" { Text "C:/Users/apple1/Desktop/project2/sweepkeyboard.v" 3 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1528370294158 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sweepkeyboard.v 1 1 " "Found 1 design units, including 1 entities, in source file sweepkeyboard.v" { { "Info" "ISGN_ENTITY_NAME" "1 sweepkeyboard " "Found entity 1: sweepkeyboard" {  } { { "sweepkeyboard.v" "" { Text "C:/Users/apple1/Desktop/project2/sweepkeyboard.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1528370294158 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1528370294158 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "A a acceptsignal.v(4) " "Verilog HDL Declaration information at acceptsignal.v(4): object \"A\" differs only in case from object \"a\" in the same scope" {  } { { "acceptsignal.v" "" { Text "C:/Users/apple1/Desktop/project2/acceptsignal.v" 4 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1528370294160 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "B b acceptsignal.v(5) " "Verilog HDL Declaration information at acceptsignal.v(5): object \"B\" differs only in case from object \"b\" in the same scope" {  } { { "acceptsignal.v" "" { Text "C:/Users/apple1/Desktop/project2/acceptsignal.v" 5 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1528370294160 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "acceptsignal.v 1 1 " "Found 1 design units, including 1 entities, in source file acceptsignal.v" { { "Info" "ISGN_ENTITY_NAME" "1 acceptsignal " "Found entity 1: acceptsignal" {  } { { "acceptsignal.v" "" { Text "C:/Users/apple1/Desktop/project2/acceptsignal.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1528370294160 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1528370294160 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "keyCols keycols judgewhichkey.v(4) " "Verilog HDL Declaration information at judgewhichkey.v(4): object \"keyCols\" differs only in case from object \"keycols\" in the same scope" {  } { { "judgewhichkey.v" "" { Text "C:/Users/apple1/Desktop/project2/judgewhichkey.v" 4 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1528370294162 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "judgewhichkey.v 1 1 " "Found 1 design units, including 1 entities, in source file judgewhichkey.v" { { "Info" "ISGN_ENTITY_NAME" "1 judgewhichkey " "Found entity 1: judgewhichkey" {  } { { "judgewhichkey.v" "" { Text "C:/Users/apple1/Desktop/project2/judgewhichkey.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1528370294163 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1528370294163 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux4bit41.v 1 1 " "Found 1 design units, including 1 entities, in source file mux4bit41.v" { { "Info" "ISGN_ENTITY_NAME" "1 Mux4bit41 " "Found entity 1: Mux4bit41" {  } { { "Mux4bit41.v" "" { Text "C:/Users/apple1/Desktop/project2/Mux4bit41.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1528370294164 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1528370294164 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "displaydecoder.v 1 1 " "Found 1 design units, including 1 entities, in source file displaydecoder.v" { { "Info" "ISGN_ENTITY_NAME" "1 displaydecoder " "Found entity 1: displaydecoder" {  } { { "displaydecoder.v" "" { Text "C:/Users/apple1/Desktop/project2/displaydecoder.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1528370294166 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1528370294166 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mul2.v 1 1 " "Found 1 design units, including 1 entities, in source file mul2.v" { { "Info" "ISGN_ENTITY_NAME" "1 mul2 " "Found entity 1: mul2" {  } { { "mul2.v" "" { Text "C:/Users/apple1/Desktop/project2/mul2.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1528370294168 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1528370294168 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "minus1.v 1 1 " "Found 1 design units, including 1 entities, in source file minus1.v" { { "Info" "ISGN_ENTITY_NAME" "1 minus1 " "Found entity 1: minus1" {  } { { "minus1.v" "" { Text "C:/Users/apple1/Desktop/project2/minus1.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1528370294170 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1528370294170 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "twofourdecoder.v 1 1 " "Found 1 design units, including 1 entities, in source file twofourdecoder.v" { { "Info" "ISGN_ENTITY_NAME" "1 twofourdecoder " "Found entity 1: twofourdecoder" {  } { { "twofourdecoder.v" "" { Text "C:/Users/apple1/Desktop/project2/twofourdecoder.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1528370294172 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1528370294172 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sweepdisplay.v 1 1 " "Found 1 design units, including 1 entities, in source file sweepdisplay.v" { { "Info" "ISGN_ENTITY_NAME" "1 sweepdisplay " "Found entity 1: sweepdisplay" {  } { { "sweepdisplay.v" "" { Text "C:/Users/apple1/Desktop/project2/sweepdisplay.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1528370294174 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1528370294174 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "twobitcounter.v 1 1 " "Found 1 design units, including 1 entities, in source file twobitcounter.v" { { "Info" "ISGN_ENTITY_NAME" "1 twobitcounter " "Found entity 1: twobitcounter" {  } { { "twobitcounter.v" "" { Text "C:/Users/apple1/Desktop/project2/twobitcounter.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1528370294176 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1528370294176 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "clk CLK fredivider3.v(2) " "Verilog HDL Declaration information at fredivider3.v(2): object \"clk\" differs only in case from object \"CLK\" in the same scope" {  } { { "fredivider3.v" "" { Text "C:/Users/apple1/Desktop/project2/fredivider3.v" 2 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1528370294178 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fredivider3.v 1 1 " "Found 1 design units, including 1 entities, in source file fredivider3.v" { { "Info" "ISGN_ENTITY_NAME" "1 fredivider3 " "Found entity 1: fredivider3" {  } { { "fredivider3.v" "" { Text "C:/Users/apple1/Desktop/project2/fredivider3.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1528370294178 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1528370294178 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "final.v 1 1 " "Found 1 design units, including 1 entities, in source file final.v" { { "Info" "ISGN_ENTITY_NAME" "1 Final " "Found entity 1: Final" {  } { { "Final.v" "" { Text "C:/Users/apple1/Desktop/project2/Final.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1528370294180 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1528370294180 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "Move.v(33) " "Verilog HDL information at Move.v(33): always construct contains both blocking and non-blocking assignments" {  } { { "Move.v" "" { Text "C:/Users/apple1/Desktop/project2/Move.v" 33 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1528370294182 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "16 Move.v(173) " "Verilog HDL Expression warning at Move.v(173): truncated literal to match 16 bits" {  } { { "Move.v" "" { Text "C:/Users/apple1/Desktop/project2/Move.v" 173 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1528370294182 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "in In Move.v(4) " "Verilog HDL Declaration information at Move.v(4): object \"in\" differs only in case from object \"In\" in the same scope" {  } { { "Move.v" "" { Text "C:/Users/apple1/Desktop/project2/Move.v" 4 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1528370294182 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "move.v 1 1 " "Found 1 design units, including 1 entities, in source file move.v" { { "Info" "ISGN_ENTITY_NAME" "1 Move " "Found entity 1: Move" {  } { { "Move.v" "" { Text "C:/Users/apple1/Desktop/project2/Move.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1528370294183 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1528370294183 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "jwk_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file jwk_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 jwk_tb " "Found entity 1: jwk_tb" {  } { { "jwk_tb.v" "" { Text "C:/Users/apple1/Desktop/project2/jwk_tb.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1528370294185 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1528370294185 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mov_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file mov_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 mov_tb " "Found entity 1: mov_tb" {  } { { "mov_tb.v" "" { Text "C:/Users/apple1/Desktop/project2/mov_tb.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1528370294187 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1528370294187 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "Move_state.v(33) " "Verilog HDL information at Move_state.v(33): always construct contains both blocking and non-blocking assignments" {  } { { "output_files/Move_state.v" "" { Text "C:/Users/apple1/Desktop/project2/output_files/Move_state.v" 33 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1528370294189 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "16 Move_state.v(171) " "Verilog HDL Expression warning at Move_state.v(171): truncated literal to match 16 bits" {  } { { "output_files/Move_state.v" "" { Text "C:/Users/apple1/Desktop/project2/output_files/Move_state.v" 171 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1528370294190 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "in In Move_state.v(4) " "Verilog HDL Declaration information at Move_state.v(4): object \"in\" differs only in case from object \"In\" in the same scope" {  } { { "output_files/Move_state.v" "" { Text "C:/Users/apple1/Desktop/project2/output_files/Move_state.v" 4 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1528370294190 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "output_files/move_state.v 1 1 " "Found 1 design units, including 1 entities, in source file output_files/move_state.v" { { "Info" "ISGN_ENTITY_NAME" "1 Move_state " "Found entity 1: Move_state" {  } { { "output_files/Move_state.v" "" { Text "C:/Users/apple1/Desktop/project2/output_files/Move_state.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1528370294190 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1528370294190 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "B judgewhichkey.v(10) " "Verilog HDL Implicit Net warning at judgewhichkey.v(10): created implicit net for \"B\"" {  } { { "judgewhichkey.v" "" { Text "C:/Users/apple1/Desktop/project2/judgewhichkey.v" 10 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1528370294190 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Move " "Elaborating entity \"Move\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1528370294218 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 Move.v(48) " "Verilog HDL assignment warning at Move.v(48): truncated value with size 32 to match size of target (3)" {  } { { "Move.v" "" { Text "C:/Users/apple1/Desktop/project2/Move.v" 48 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1528370294221 "|Final|Move:mb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 Move.v(63) " "Verilog HDL assignment warning at Move.v(63): truncated value with size 32 to match size of target (3)" {  } { { "Move.v" "" { Text "C:/Users/apple1/Desktop/project2/Move.v" 63 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1528370294221 "|Final|Move:mb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 Move.v(71) " "Verilog HDL assignment warning at Move.v(71): truncated value with size 32 to match size of target (3)" {  } { { "Move.v" "" { Text "C:/Users/apple1/Desktop/project2/Move.v" 71 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1528370294221 "|Final|Move:mb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 Move.v(76) " "Verilog HDL assignment warning at Move.v(76): truncated value with size 32 to match size of target (3)" {  } { { "Move.v" "" { Text "C:/Users/apple1/Desktop/project2/Move.v" 76 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1528370294221 "|Final|Move:mb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 Move.v(87) " "Verilog HDL assignment warning at Move.v(87): truncated value with size 32 to match size of target (3)" {  } { { "Move.v" "" { Text "C:/Users/apple1/Desktop/project2/Move.v" 87 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1528370294221 "|Final|Move:mb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 Move.v(95) " "Verilog HDL assignment warning at Move.v(95): truncated value with size 32 to match size of target (3)" {  } { { "Move.v" "" { Text "C:/Users/apple1/Desktop/project2/Move.v" 95 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1528370294221 "|Final|Move:mb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 Move.v(115) " "Verilog HDL assignment warning at Move.v(115): truncated value with size 32 to match size of target (3)" {  } { { "Move.v" "" { Text "C:/Users/apple1/Desktop/project2/Move.v" 115 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1528370294221 "|Final|Move:mb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 Move.v(122) " "Verilog HDL assignment warning at Move.v(122): truncated value with size 32 to match size of target (3)" {  } { { "Move.v" "" { Text "C:/Users/apple1/Desktop/project2/Move.v" 122 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1528370294221 "|Final|Move:mb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 Move.v(128) " "Verilog HDL assignment warning at Move.v(128): truncated value with size 32 to match size of target (3)" {  } { { "Move.v" "" { Text "C:/Users/apple1/Desktop/project2/Move.v" 128 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1528370294221 "|Final|Move:mb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 Move.v(137) " "Verilog HDL assignment warning at Move.v(137): truncated value with size 32 to match size of target (3)" {  } { { "Move.v" "" { Text "C:/Users/apple1/Desktop/project2/Move.v" 137 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1528370294221 "|Final|Move:mb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 Move.v(141) " "Verilog HDL assignment warning at Move.v(141): truncated value with size 32 to match size of target (3)" {  } { { "Move.v" "" { Text "C:/Users/apple1/Desktop/project2/Move.v" 141 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1528370294221 "|Final|Move:mb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 Move.v(145) " "Verilog HDL assignment warning at Move.v(145): truncated value with size 32 to match size of target (3)" {  } { { "Move.v" "" { Text "C:/Users/apple1/Desktop/project2/Move.v" 145 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1528370294221 "|Final|Move:mb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 Move.v(149) " "Verilog HDL assignment warning at Move.v(149): truncated value with size 32 to match size of target (3)" {  } { { "Move.v" "" { Text "C:/Users/apple1/Desktop/project2/Move.v" 149 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1528370294221 "|Final|Move:mb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 Move.v(153) " "Verilog HDL assignment warning at Move.v(153): truncated value with size 32 to match size of target (3)" {  } { { "Move.v" "" { Text "C:/Users/apple1/Desktop/project2/Move.v" 153 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1528370294222 "|Final|Move:mb"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "buffer Move.v(169) " "Verilog HDL Always Construct warning at Move.v(169): variable \"buffer\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Move.v" "" { Text "C:/Users/apple1/Desktop/project2/Move.v" 169 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1528370294222 "|Final|Move:mb"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "buffer Move.v(177) " "Verilog HDL Always Construct warning at Move.v(177): variable \"buffer\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Move.v" "" { Text "C:/Users/apple1/Desktop/project2/Move.v" 177 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1528370294222 "|Final|Move:mb"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "Move.v(162) " "Verilog HDL Case Statement warning at Move.v(162): incomplete case statement has no default case item" {  } { { "Move.v" "" { Text "C:/Users/apple1/Desktop/project2/Move.v" 162 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Quartus II" 0 -1 1528370294222 "|Final|Move:mb"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "out Move.v(160) " "Verilog HDL Always Construct warning at Move.v(160): inferring latch(es) for variable \"out\", which holds its previous value in one or more paths through the always construct" {  } { { "Move.v" "" { Text "C:/Users/apple1/Desktop/project2/Move.v" 160 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1528370294222 "|Final|Move:mb"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[0\] Move.v(160) " "Inferred latch for \"out\[0\]\" at Move.v(160)" {  } { { "Move.v" "" { Text "C:/Users/apple1/Desktop/project2/Move.v" 160 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1528370294222 "|Final|Move:mb"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[1\] Move.v(160) " "Inferred latch for \"out\[1\]\" at Move.v(160)" {  } { { "Move.v" "" { Text "C:/Users/apple1/Desktop/project2/Move.v" 160 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1528370294222 "|Final|Move:mb"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[2\] Move.v(160) " "Inferred latch for \"out\[2\]\" at Move.v(160)" {  } { { "Move.v" "" { Text "C:/Users/apple1/Desktop/project2/Move.v" 160 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1528370294222 "|Final|Move:mb"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[3\] Move.v(160) " "Inferred latch for \"out\[3\]\" at Move.v(160)" {  } { { "Move.v" "" { Text "C:/Users/apple1/Desktop/project2/Move.v" 160 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1528370294222 "|Final|Move:mb"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[4\] Move.v(160) " "Inferred latch for \"out\[4\]\" at Move.v(160)" {  } { { "Move.v" "" { Text "C:/Users/apple1/Desktop/project2/Move.v" 160 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1528370294222 "|Final|Move:mb"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[5\] Move.v(160) " "Inferred latch for \"out\[5\]\" at Move.v(160)" {  } { { "Move.v" "" { Text "C:/Users/apple1/Desktop/project2/Move.v" 160 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1528370294222 "|Final|Move:mb"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[6\] Move.v(160) " "Inferred latch for \"out\[6\]\" at Move.v(160)" {  } { { "Move.v" "" { Text "C:/Users/apple1/Desktop/project2/Move.v" 160 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1528370294222 "|Final|Move:mb"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[7\] Move.v(160) " "Inferred latch for \"out\[7\]\" at Move.v(160)" {  } { { "Move.v" "" { Text "C:/Users/apple1/Desktop/project2/Move.v" 160 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1528370294222 "|Final|Move:mb"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[8\] Move.v(160) " "Inferred latch for \"out\[8\]\" at Move.v(160)" {  } { { "Move.v" "" { Text "C:/Users/apple1/Desktop/project2/Move.v" 160 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1528370294222 "|Final|Move:mb"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[9\] Move.v(160) " "Inferred latch for \"out\[9\]\" at Move.v(160)" {  } { { "Move.v" "" { Text "C:/Users/apple1/Desktop/project2/Move.v" 160 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1528370294222 "|Final|Move:mb"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[10\] Move.v(160) " "Inferred latch for \"out\[10\]\" at Move.v(160)" {  } { { "Move.v" "" { Text "C:/Users/apple1/Desktop/project2/Move.v" 160 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1528370294222 "|Final|Move:mb"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[11\] Move.v(160) " "Inferred latch for \"out\[11\]\" at Move.v(160)" {  } { { "Move.v" "" { Text "C:/Users/apple1/Desktop/project2/Move.v" 160 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1528370294222 "|Final|Move:mb"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[12\] Move.v(160) " "Inferred latch for \"out\[12\]\" at Move.v(160)" {  } { { "Move.v" "" { Text "C:/Users/apple1/Desktop/project2/Move.v" 160 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1528370294222 "|Final|Move:mb"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[13\] Move.v(160) " "Inferred latch for \"out\[13\]\" at Move.v(160)" {  } { { "Move.v" "" { Text "C:/Users/apple1/Desktop/project2/Move.v" 160 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1528370294222 "|Final|Move:mb"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[14\] Move.v(160) " "Inferred latch for \"out\[14\]\" at Move.v(160)" {  } { { "Move.v" "" { Text "C:/Users/apple1/Desktop/project2/Move.v" 160 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1528370294223 "|Final|Move:mb"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[15\] Move.v(160) " "Inferred latch for \"out\[15\]\" at Move.v(160)" {  } { { "Move.v" "" { Text "C:/Users/apple1/Desktop/project2/Move.v" 160 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1528370294223 "|Final|Move:mb"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mul2 mul2:MUL2 " "Elaborating entity \"mul2\" for hierarchy \"mul2:MUL2\"" {  } { { "Move.v" "MUL2" { Text "C:/Users/apple1/Desktop/project2/Move.v" 21 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1528370294224 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "minus1 minus1:MINUS1 " "Elaborating entity \"minus1\" for hierarchy \"minus1:MINUS1\"" {  } { { "Move.v" "MINUS1" { Text "C:/Users/apple1/Desktop/project2/Move.v" 23 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1528370294226 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "temp1\[4\] " "Latch temp1\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state\[1\] " "Ports D and ENA on the latch are fed by the same signal state\[1\]" {  } { { "Move.v" "" { Text "C:/Users/apple1/Desktop/project2/Move.v" 33 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1528370294796 ""}  } { { "Move.v" "" { Text "C:/Users/apple1/Desktop/project2/Move.v" 18 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1528370294796 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "temp1\[5\] " "Latch temp1\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state\[1\] " "Ports D and ENA on the latch are fed by the same signal state\[1\]" {  } { { "Move.v" "" { Text "C:/Users/apple1/Desktop/project2/Move.v" 33 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1528370294796 ""}  } { { "Move.v" "" { Text "C:/Users/apple1/Desktop/project2/Move.v" 18 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1528370294796 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "temp1\[6\] " "Latch temp1\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state\[1\] " "Ports D and ENA on the latch are fed by the same signal state\[1\]" {  } { { "Move.v" "" { Text "C:/Users/apple1/Desktop/project2/Move.v" 33 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1528370294796 ""}  } { { "Move.v" "" { Text "C:/Users/apple1/Desktop/project2/Move.v" 18 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1528370294796 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "temp1\[7\] " "Latch temp1\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state\[1\] " "Ports D and ENA on the latch are fed by the same signal state\[1\]" {  } { { "Move.v" "" { Text "C:/Users/apple1/Desktop/project2/Move.v" 33 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1528370294796 ""}  } { { "Move.v" "" { Text "C:/Users/apple1/Desktop/project2/Move.v" 18 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1528370294796 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "out\[4\]\$latch " "Latch out\[4\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state\[1\] " "Ports D and ENA on the latch are fed by the same signal state\[1\]" {  } { { "Move.v" "" { Text "C:/Users/apple1/Desktop/project2/Move.v" 33 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1528370294797 ""}  } { { "Move.v" "" { Text "C:/Users/apple1/Desktop/project2/Move.v" 160 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1528370294797 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "out\[5\]\$latch " "Latch out\[5\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state\[1\] " "Ports D and ENA on the latch are fed by the same signal state\[1\]" {  } { { "Move.v" "" { Text "C:/Users/apple1/Desktop/project2/Move.v" 33 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1528370294797 ""}  } { { "Move.v" "" { Text "C:/Users/apple1/Desktop/project2/Move.v" 160 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1528370294797 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "out\[6\]\$latch " "Latch out\[6\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state\[1\] " "Ports D and ENA on the latch are fed by the same signal state\[1\]" {  } { { "Move.v" "" { Text "C:/Users/apple1/Desktop/project2/Move.v" 33 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1528370294797 ""}  } { { "Move.v" "" { Text "C:/Users/apple1/Desktop/project2/Move.v" 160 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1528370294797 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "out\[7\]\$latch " "Latch out\[7\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state\[1\] " "Ports D and ENA on the latch are fed by the same signal state\[1\]" {  } { { "Move.v" "" { Text "C:/Users/apple1/Desktop/project2/Move.v" 33 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1528370294797 ""}  } { { "Move.v" "" { Text "C:/Users/apple1/Desktop/project2/Move.v" 160 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1528370294797 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "out\[8\]\$latch " "Latch out\[8\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state\[1\] " "Ports D and ENA on the latch are fed by the same signal state\[1\]" {  } { { "Move.v" "" { Text "C:/Users/apple1/Desktop/project2/Move.v" 33 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1528370294797 ""}  } { { "Move.v" "" { Text "C:/Users/apple1/Desktop/project2/Move.v" 160 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1528370294797 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "out\[9\]\$latch " "Latch out\[9\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state\[1\] " "Ports D and ENA on the latch are fed by the same signal state\[1\]" {  } { { "Move.v" "" { Text "C:/Users/apple1/Desktop/project2/Move.v" 33 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1528370294797 ""}  } { { "Move.v" "" { Text "C:/Users/apple1/Desktop/project2/Move.v" 160 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1528370294797 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "out\[10\]\$latch " "Latch out\[10\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state\[1\] " "Ports D and ENA on the latch are fed by the same signal state\[1\]" {  } { { "Move.v" "" { Text "C:/Users/apple1/Desktop/project2/Move.v" 33 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1528370294798 ""}  } { { "Move.v" "" { Text "C:/Users/apple1/Desktop/project2/Move.v" 160 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1528370294798 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "out\[11\]\$latch " "Latch out\[11\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state\[1\] " "Ports D and ENA on the latch are fed by the same signal state\[1\]" {  } { { "Move.v" "" { Text "C:/Users/apple1/Desktop/project2/Move.v" 33 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1528370294798 ""}  } { { "Move.v" "" { Text "C:/Users/apple1/Desktop/project2/Move.v" 160 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1528370294798 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "out\[12\]\$latch " "Latch out\[12\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state\[1\] " "Ports D and ENA on the latch are fed by the same signal state\[1\]" {  } { { "Move.v" "" { Text "C:/Users/apple1/Desktop/project2/Move.v" 33 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1528370294798 ""}  } { { "Move.v" "" { Text "C:/Users/apple1/Desktop/project2/Move.v" 160 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1528370294798 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "out\[13\]\$latch " "Latch out\[13\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state\[1\] " "Ports D and ENA on the latch are fed by the same signal state\[1\]" {  } { { "Move.v" "" { Text "C:/Users/apple1/Desktop/project2/Move.v" 33 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1528370294798 ""}  } { { "Move.v" "" { Text "C:/Users/apple1/Desktop/project2/Move.v" 160 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1528370294798 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "out\[14\]\$latch " "Latch out\[14\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state\[1\] " "Ports D and ENA on the latch are fed by the same signal state\[1\]" {  } { { "Move.v" "" { Text "C:/Users/apple1/Desktop/project2/Move.v" 33 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1528370294798 ""}  } { { "Move.v" "" { Text "C:/Users/apple1/Desktop/project2/Move.v" 160 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1528370294798 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "out\[15\]\$latch " "Latch out\[15\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state\[1\] " "Ports D and ENA on the latch are fed by the same signal state\[1\]" {  } { { "Move.v" "" { Text "C:/Users/apple1/Desktop/project2/Move.v" 33 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1528370294798 ""}  } { { "Move.v" "" { Text "C:/Users/apple1/Desktop/project2/Move.v" 160 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1528370294798 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/apple1/Desktop/project2/output_files/project2.map.smsg " "Generated suppressed messages file C:/Users/apple1/Desktop/project2/output_files/project2.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Quartus II" 0 -1 1528370295312 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1528370295401 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1528370295401 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "266 " "Implemented 266 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "6 " "Implemented 6 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1528370295448 ""} { "Info" "ICUT_CUT_TM_OPINS" "16 " "Implemented 16 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1528370295448 ""} { "Info" "ICUT_CUT_TM_LCELLS" "244 " "Implemented 244 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1528370295448 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1528370295448 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 53 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 53 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "455 " "Peak virtual memory: 455 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1528370295466 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Jun 07 19:18:15 2018 " "Processing ended: Thu Jun 07 19:18:15 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1528370295466 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1528370295466 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1528370295466 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1528370295466 ""}
