// SPDX-License-Identifier: GPL-2.0-only
/*
 * Copyright 2021 Google LLC.
 *
 */

#include "zumapro.dtsi"

&pixel_em {
		profiles =
			"default
				cpu0 {
				324000 33 24
				610000 63 39
				820000 84 56
				955000 100 73
				1098000 113 86
				1197000 123 98
				1328000 136 116
				1425000 152 141
				1548000 159 158
				1696000 175 198
				1849000 189 242
				1950000 201 289
				}
				cpu4 {
				357000 118 56
				578000 170 84
				648000 205 105
				787000 212 107
				910000 268 148
				1065000 318 201
				1221000 359 251
				1328000 405 304
				1418000 439 356
				1549000 456 405
				1795000 478 439
				1945000 540 596
				2130000 588 743
				2245000 629 930
				2367000 661 1122
				2450000 692 1314
				2600000 721 1515
				}
				cpu7 {
				500000 171 121
				880000 288 225
				1164000 399 342
				1396000 443 415
				1557000 507 544
				1745000 571 682
				1885000 609 765
				1999000 618 799
				2147000 680 983
				2294000 714 1134
				2363000 748 1322
				2499000 794 1481
				2687000 850 1883
				2802000 923 2377
				2914000 972 2882
				2943000 999 3465
				2970000 1007 3954
				3015000 1014 4200
				3105000 1024 4500
				}
			",
			"cam1
				cpu0 {
				324000 33 24
				610000 63 39
				820000 84 56
				955000 100 73
				1098000 113 86
				1197000 123 98
				1328000 136 116
				1425000 152 141
				1548000 159 158
				1696000 175 198
				1849000 189 242
				1950000 201 289
				}
				cpu4 {
				357000 118 56
				578000 170 84
				648000 205 105
				787000 212 107
				910000 268 148
				1065000 318 201
				1221000 359 251
				1328000 405 304
				1418000 439 356
				1549000 456 405
				1795000 478 439
				1945000 540 596
				2130000 588 743
				2245000 629 930
				2367000 661 1122
				2450000 692 1314
				2600000 721 1515
				}
				cpu7 {
				500000 171 121
				880000 288 225
				1164000 399 342
				1396000 443 415
				1557000 507 544
				1745000 571 682
				1885000 609 765
				1999000 618 799
				2147000 680 983
				2294000 714 1134
				2363000 748 1322
				2499000 794 1481
				2687000 850 1883
				2802000 923 2377
				2914000 972 2882
				2943000 999 3465
				2970000 1007 3954
				3015000 1014 4200
				3105000 1024 4500
				}
			",
			"cam2
				cpu0 {
				324000 33 24
				610000 63 39
				820000 84 56
				955000 100 73
				1098000 113 86
				1197000 123 98
				1328000 136 116
				1425000 152 141
				1548000 159 158
				1696000 175 198
				1849000 189 242
				1950000 201 289
				}
				cpu4 {
				357000 118 56
				578000 170 84
				648000 205 105
				787000 212 107
				910000 268 148
				1065000 318 201
				1221000 359 251
				1328000 405 304
				1418000 439 356
				1549000 456 405
				1795000 478 439
				1945000 540 596
				2130000 588 743
				2245000 629 930
				2367000 661 1122
				2450000 692 1314
				2600000 721 1515
				}
				cpu7 {
				500000 171 121
				880000 288 225
				1164000 399 342
				1396000 443 415
				1557000 507 544
				1745000 571 682
				1885000 609 765
				1999000 618 799
				2147000 680 983
				2294000 714 1134
				2363000 748 1322
				2499000 794 1481
				2687000 850 1883
				2802000 923 2377
				2914000 972 2882
				2943000 999 3465
				2970000 1007 3954
				3015000 1014 4200
				3105000 1024 4500
				}
			";
};

&dsu_lat {
		core-dev-table-cl0-low-latency-v2 =
			/* CL0           DSU */
			<  324000        324000
			   610000        610000
			   820000        820000
			   955000        970000
			  1098000       1197000 >;

		core-dev-table-cl1-low-latency-v2 =
			/* CL1           DSU */
			<  357000        324000
			   578000        610000
			   910000        820000
			  1065000        970000
			  1795000       1098000
			  1945000       1197000
			  2130000       1444000 >;

		core-dev-table-cl2-low-latency-v2 =
			/* CL2           DSU */
			<  500000        324000
			   880000        610000
			  1164000        820000
			  1396000        970000
			  1885000       1098000
			  2147000       1197000
			  2363000       1444000
			  2802000       1704000 >;

		core-dev-table-cl0-base-v2 =
			/* CL0           DSU */
			<  324000        324000
			  1098000        610000 >;

		core-dev-table-cl1-base-v2 =
			/* CL1           DSU */
			<  357000        324000
			  1418000        610000
			  1795000        970000
			  2130000       1098000 >;

		core-dev-table-cl2-base-v2 =
			/* CL2           DSU */
			<  500000        324000
			  1396000        610000
			  2147000        970000
			  2363000       1098000
			  2802000       1444000 >;

		dsu-bci-table-v2 =
			/* DSU           BCI */
			<  324000        315000
			   820000        840000
			   970000       1050000
			  1197000       1205000
			  1548000       1401000 >;
};
