{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II " "Info: Running Quartus II Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 222 10/21/2009 SJ Web Edition " "Info: Version 9.1 Build 222 10/21/2009 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Sat May 11 16:00:31 2019 " "Info: Processing started: Sat May 11 16:00:31 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off KP -c KP " "Info: Command: quartus_fit --read_settings_files=off --write_settings_files=off KP -c KP" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IMPP_MPP_AUTO_ASSIGNED_DEVICE" "KP EP2S15F484C3 " "Info: Automatically selected device EP2S15F484C3 for design KP" {  } {  } 0 0 "Automatically selected device %2!s! for design %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Info: Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 0 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "" 0 -1}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Warning: Feature LogicLock is only available with a valid subscription license. Please purchase a software subscription to gain full access to this feature." {  } {  } 0 0 "Feature %1!s! is only available with a valid subscription license. Please purchase a software subscription to gain full access to this feature." 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Info: Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" {  } {  } 2 0 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "" 0 -1}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "1 " "Info: Fitter converted 1 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~DATA0~ E13 " "Info: Pin ~DATA0~ is reserved at location E13" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { ~DATA0~ } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~DATA0~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/GitHub/CourseWork_SIFO/CourseWork/" 0 { } { { 0 { 0 ""} 0 16953 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Info: Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 0 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "" 0 -1}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "71 71 " "Critical Warning: No exact pin location assignment(s) for 71 pins of 71 total pins" { { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ADDRESS\[12\] " "Info: Pin ADDRESS\[12\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { ADDRESS[12] } } } { "TEST/Test_CU.bdf" "" { Schematic "E:/GitHub/CourseWork_SIFO/CourseWork/TEST/Test_CU.bdf" { { 720 408 680 736 "ADDRESS\[12..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { ADDRESS[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/GitHub/CourseWork_SIFO/CourseWork/" 0 { } { { 0 { 0 ""} 0 2557 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ADDRESS\[11\] " "Info: Pin ADDRESS\[11\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { ADDRESS[11] } } } { "TEST/Test_CU.bdf" "" { Schematic "E:/GitHub/CourseWork_SIFO/CourseWork/TEST/Test_CU.bdf" { { 720 408 680 736 "ADDRESS\[12..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { ADDRESS[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/GitHub/CourseWork_SIFO/CourseWork/" 0 { } { { 0 { 0 ""} 0 2558 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ADDRESS\[10\] " "Info: Pin ADDRESS\[10\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { ADDRESS[10] } } } { "TEST/Test_CU.bdf" "" { Schematic "E:/GitHub/CourseWork_SIFO/CourseWork/TEST/Test_CU.bdf" { { 720 408 680 736 "ADDRESS\[12..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { ADDRESS[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/GitHub/CourseWork_SIFO/CourseWork/" 0 { } { { 0 { 0 ""} 0 2559 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ADDRESS\[9\] " "Info: Pin ADDRESS\[9\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { ADDRESS[9] } } } { "TEST/Test_CU.bdf" "" { Schematic "E:/GitHub/CourseWork_SIFO/CourseWork/TEST/Test_CU.bdf" { { 720 408 680 736 "ADDRESS\[12..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { ADDRESS[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/GitHub/CourseWork_SIFO/CourseWork/" 0 { } { { 0 { 0 ""} 0 2560 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ADDRESS\[8\] " "Info: Pin ADDRESS\[8\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { ADDRESS[8] } } } { "TEST/Test_CU.bdf" "" { Schematic "E:/GitHub/CourseWork_SIFO/CourseWork/TEST/Test_CU.bdf" { { 720 408 680 736 "ADDRESS\[12..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { ADDRESS[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/GitHub/CourseWork_SIFO/CourseWork/" 0 { } { { 0 { 0 ""} 0 2561 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ADDRESS\[7\] " "Info: Pin ADDRESS\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { ADDRESS[7] } } } { "TEST/Test_CU.bdf" "" { Schematic "E:/GitHub/CourseWork_SIFO/CourseWork/TEST/Test_CU.bdf" { { 720 408 680 736 "ADDRESS\[12..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { ADDRESS[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/GitHub/CourseWork_SIFO/CourseWork/" 0 { } { { 0 { 0 ""} 0 2562 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ADDRESS\[6\] " "Info: Pin ADDRESS\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { ADDRESS[6] } } } { "TEST/Test_CU.bdf" "" { Schematic "E:/GitHub/CourseWork_SIFO/CourseWork/TEST/Test_CU.bdf" { { 720 408 680 736 "ADDRESS\[12..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { ADDRESS[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/GitHub/CourseWork_SIFO/CourseWork/" 0 { } { { 0 { 0 ""} 0 2563 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ADDRESS\[5\] " "Info: Pin ADDRESS\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { ADDRESS[5] } } } { "TEST/Test_CU.bdf" "" { Schematic "E:/GitHub/CourseWork_SIFO/CourseWork/TEST/Test_CU.bdf" { { 720 408 680 736 "ADDRESS\[12..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { ADDRESS[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/GitHub/CourseWork_SIFO/CourseWork/" 0 { } { { 0 { 0 ""} 0 2564 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ADDRESS\[4\] " "Info: Pin ADDRESS\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { ADDRESS[4] } } } { "TEST/Test_CU.bdf" "" { Schematic "E:/GitHub/CourseWork_SIFO/CourseWork/TEST/Test_CU.bdf" { { 720 408 680 736 "ADDRESS\[12..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { ADDRESS[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/GitHub/CourseWork_SIFO/CourseWork/" 0 { } { { 0 { 0 ""} 0 2565 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ADDRESS\[3\] " "Info: Pin ADDRESS\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { ADDRESS[3] } } } { "TEST/Test_CU.bdf" "" { Schematic "E:/GitHub/CourseWork_SIFO/CourseWork/TEST/Test_CU.bdf" { { 720 408 680 736 "ADDRESS\[12..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { ADDRESS[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/GitHub/CourseWork_SIFO/CourseWork/" 0 { } { { 0 { 0 ""} 0 2566 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ADDRESS\[2\] " "Info: Pin ADDRESS\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { ADDRESS[2] } } } { "TEST/Test_CU.bdf" "" { Schematic "E:/GitHub/CourseWork_SIFO/CourseWork/TEST/Test_CU.bdf" { { 720 408 680 736 "ADDRESS\[12..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { ADDRESS[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/GitHub/CourseWork_SIFO/CourseWork/" 0 { } { { 0 { 0 ""} 0 2567 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ADDRESS\[1\] " "Info: Pin ADDRESS\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { ADDRESS[1] } } } { "TEST/Test_CU.bdf" "" { Schematic "E:/GitHub/CourseWork_SIFO/CourseWork/TEST/Test_CU.bdf" { { 720 408 680 736 "ADDRESS\[12..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { ADDRESS[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/GitHub/CourseWork_SIFO/CourseWork/" 0 { } { { 0 { 0 ""} 0 2568 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ADDRESS\[0\] " "Info: Pin ADDRESS\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { ADDRESS[0] } } } { "TEST/Test_CU.bdf" "" { Schematic "E:/GitHub/CourseWork_SIFO/CourseWork/TEST/Test_CU.bdf" { { 720 408 680 736 "ADDRESS\[12..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { ADDRESS[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/GitHub/CourseWork_SIFO/CourseWork/" 0 { } { { 0 { 0 ""} 0 2569 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "OPERAND\[10\] " "Info: Pin OPERAND\[10\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { OPERAND[10] } } } { "TEST/Test_CU.bdf" "" { Schematic "E:/GitHub/CourseWork_SIFO/CourseWork/TEST/Test_CU.bdf" { { 736 408 680 752 "OPERAND\[10..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { OPERAND[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/GitHub/CourseWork_SIFO/CourseWork/" 0 { } { { 0 { 0 ""} 0 2574 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "OPERAND\[9\] " "Info: Pin OPERAND\[9\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { OPERAND[9] } } } { "TEST/Test_CU.bdf" "" { Schematic "E:/GitHub/CourseWork_SIFO/CourseWork/TEST/Test_CU.bdf" { { 736 408 680 752 "OPERAND\[10..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { OPERAND[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/GitHub/CourseWork_SIFO/CourseWork/" 0 { } { { 0 { 0 ""} 0 2575 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "OPERAND\[8\] " "Info: Pin OPERAND\[8\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { OPERAND[8] } } } { "TEST/Test_CU.bdf" "" { Schematic "E:/GitHub/CourseWork_SIFO/CourseWork/TEST/Test_CU.bdf" { { 736 408 680 752 "OPERAND\[10..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { OPERAND[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/GitHub/CourseWork_SIFO/CourseWork/" 0 { } { { 0 { 0 ""} 0 2576 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "OPERAND\[7\] " "Info: Pin OPERAND\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { OPERAND[7] } } } { "TEST/Test_CU.bdf" "" { Schematic "E:/GitHub/CourseWork_SIFO/CourseWork/TEST/Test_CU.bdf" { { 736 408 680 752 "OPERAND\[10..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { OPERAND[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/GitHub/CourseWork_SIFO/CourseWork/" 0 { } { { 0 { 0 ""} 0 2577 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "OPERAND\[6\] " "Info: Pin OPERAND\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { OPERAND[6] } } } { "TEST/Test_CU.bdf" "" { Schematic "E:/GitHub/CourseWork_SIFO/CourseWork/TEST/Test_CU.bdf" { { 736 408 680 752 "OPERAND\[10..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { OPERAND[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/GitHub/CourseWork_SIFO/CourseWork/" 0 { } { { 0 { 0 ""} 0 2578 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "OPERAND\[5\] " "Info: Pin OPERAND\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { OPERAND[5] } } } { "TEST/Test_CU.bdf" "" { Schematic "E:/GitHub/CourseWork_SIFO/CourseWork/TEST/Test_CU.bdf" { { 736 408 680 752 "OPERAND\[10..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { OPERAND[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/GitHub/CourseWork_SIFO/CourseWork/" 0 { } { { 0 { 0 ""} 0 2579 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "OPERAND\[4\] " "Info: Pin OPERAND\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { OPERAND[4] } } } { "TEST/Test_CU.bdf" "" { Schematic "E:/GitHub/CourseWork_SIFO/CourseWork/TEST/Test_CU.bdf" { { 736 408 680 752 "OPERAND\[10..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { OPERAND[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/GitHub/CourseWork_SIFO/CourseWork/" 0 { } { { 0 { 0 ""} 0 2580 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "OPERAND\[3\] " "Info: Pin OPERAND\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { OPERAND[3] } } } { "TEST/Test_CU.bdf" "" { Schematic "E:/GitHub/CourseWork_SIFO/CourseWork/TEST/Test_CU.bdf" { { 736 408 680 752 "OPERAND\[10..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { OPERAND[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/GitHub/CourseWork_SIFO/CourseWork/" 0 { } { { 0 { 0 ""} 0 2581 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "OPERAND\[2\] " "Info: Pin OPERAND\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { OPERAND[2] } } } { "TEST/Test_CU.bdf" "" { Schematic "E:/GitHub/CourseWork_SIFO/CourseWork/TEST/Test_CU.bdf" { { 736 408 680 752 "OPERAND\[10..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { OPERAND[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/GitHub/CourseWork_SIFO/CourseWork/" 0 { } { { 0 { 0 ""} 0 2582 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "OPERAND\[1\] " "Info: Pin OPERAND\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { OPERAND[1] } } } { "TEST/Test_CU.bdf" "" { Schematic "E:/GitHub/CourseWork_SIFO/CourseWork/TEST/Test_CU.bdf" { { 736 408 680 752 "OPERAND\[10..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { OPERAND[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/GitHub/CourseWork_SIFO/CourseWork/" 0 { } { { 0 { 0 ""} 0 2583 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "OPERAND\[0\] " "Info: Pin OPERAND\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { OPERAND[0] } } } { "TEST/Test_CU.bdf" "" { Schematic "E:/GitHub/CourseWork_SIFO/CourseWork/TEST/Test_CU.bdf" { { 736 408 680 752 "OPERAND\[10..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { OPERAND[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/GitHub/CourseWork_SIFO/CourseWork/" 0 { } { { 0 { 0 ""} 0 2584 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RON_1\[2\] " "Info: Pin RON_1\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { RON_1[2] } } } { "TEST/Test_CU.bdf" "" { Schematic "E:/GitHub/CourseWork_SIFO/CourseWork/TEST/Test_CU.bdf" { { 752 432 680 768 "RON_1\[2..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { RON_1[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/GitHub/CourseWork_SIFO/CourseWork/" 0 { } { { 0 { 0 ""} 0 2585 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RON_1\[1\] " "Info: Pin RON_1\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { RON_1[1] } } } { "TEST/Test_CU.bdf" "" { Schematic "E:/GitHub/CourseWork_SIFO/CourseWork/TEST/Test_CU.bdf" { { 752 432 680 768 "RON_1\[2..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { RON_1[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/GitHub/CourseWork_SIFO/CourseWork/" 0 { } { { 0 { 0 ""} 0 2586 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RON_1\[0\] " "Info: Pin RON_1\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { RON_1[0] } } } { "TEST/Test_CU.bdf" "" { Schematic "E:/GitHub/CourseWork_SIFO/CourseWork/TEST/Test_CU.bdf" { { 752 432 680 768 "RON_1\[2..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { RON_1[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/GitHub/CourseWork_SIFO/CourseWork/" 0 { } { { 0 { 0 ""} 0 2587 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RON_2\[2\] " "Info: Pin RON_2\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { RON_2[2] } } } { "TEST/Test_CU.bdf" "" { Schematic "E:/GitHub/CourseWork_SIFO/CourseWork/TEST/Test_CU.bdf" { { 768 432 680 784 "RON_2\[2..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { RON_2[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/GitHub/CourseWork_SIFO/CourseWork/" 0 { } { { 0 { 0 ""} 0 2588 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RON_2\[1\] " "Info: Pin RON_2\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { RON_2[1] } } } { "TEST/Test_CU.bdf" "" { Schematic "E:/GitHub/CourseWork_SIFO/CourseWork/TEST/Test_CU.bdf" { { 768 432 680 784 "RON_2\[2..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { RON_2[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/GitHub/CourseWork_SIFO/CourseWork/" 0 { } { { 0 { 0 ""} 0 2589 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RON_2\[0\] " "Info: Pin RON_2\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { RON_2[0] } } } { "TEST/Test_CU.bdf" "" { Schematic "E:/GitHub/CourseWork_SIFO/CourseWork/TEST/Test_CU.bdf" { { 768 432 680 784 "RON_2\[2..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { RON_2[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/GitHub/CourseWork_SIFO/CourseWork/" 0 { } { { 0 { 0 ""} 0 2590 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "TWO_TACT " "Info: Pin TWO_TACT not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { TWO_TACT } } } { "TEST/Test_CU.bdf" "" { Schematic "E:/GitHub/CourseWork_SIFO/CourseWork/TEST/Test_CU.bdf" { { 688 440 680 704 "TWO_TACT" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { TWO_TACT } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/GitHub/CourseWork_SIFO/CourseWork/" 0 { } { { 0 { 0 ""} 0 2591 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "HIT " "Info: Pin HIT not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { HIT } } } { "TEST/Test_CU.bdf" "" { Schematic "E:/GitHub/CourseWork_SIFO/CourseWork/TEST/Test_CU.bdf" { { 792 1200 1400 808 "HIT" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { HIT } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/GitHub/CourseWork_SIFO/CourseWork/" 0 { } { { 0 { 0 ""} 0 2602 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MISS " "Info: Pin MISS not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { MISS } } } { "TEST/Test_CU.bdf" "" { Schematic "E:/GitHub/CourseWork_SIFO/CourseWork/TEST/Test_CU.bdf" { { 776 1192 1400 792 "MISS" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { MISS } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/GitHub/CourseWork_SIFO/CourseWork/" 0 { } { { 0 { 0 ""} 0 2603 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "EMPTY " "Info: Pin EMPTY not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { EMPTY } } } { "TEST/Test_CU.bdf" "" { Schematic "E:/GitHub/CourseWork_SIFO/CourseWork/TEST/Test_CU.bdf" { { 248 1176 1400 264 "EMPTY" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { EMPTY } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/GitHub/CourseWork_SIFO/CourseWork/" 0 { } { { 0 { 0 ""} 0 2604 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "FULL " "Info: Pin FULL not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { FULL } } } { "TEST/Test_CU.bdf" "" { Schematic "E:/GitHub/CourseWork_SIFO/CourseWork/TEST/Test_CU.bdf" { { 264 1184 1400 280 "FULL" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { FULL } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/GitHub/CourseWork_SIFO/CourseWork/" 0 { } { { 0 { 0 ""} 0 2605 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "FZ_out " "Info: Pin FZ_out not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { FZ_out } } } { "TEST/Test_CU.bdf" "" { Schematic "E:/GitHub/CourseWork_SIFO/CourseWork/TEST/Test_CU.bdf" { { 488 1736 1912 504 "FZ_out" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { FZ_out } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/GitHub/CourseWork_SIFO/CourseWork/" 0 { } { { 0 { 0 ""} 0 2606 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "BUSY " "Info: Pin BUSY not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { BUSY } } } { "TEST/Test_CU.bdf" "" { Schematic "E:/GitHub/CourseWork_SIFO/CourseWork/TEST/Test_CU.bdf" { { 504 1736 1912 520 "BUSY" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { BUSY } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/GitHub/CourseWork_SIFO/CourseWork/" 0 { } { { 0 { 0 ""} 0 2607 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "READY " "Info: Pin READY not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { READY } } } { "TEST/Test_CU.bdf" "" { Schematic "E:/GitHub/CourseWork_SIFO/CourseWork/TEST/Test_CU.bdf" { { 520 1736 1912 536 "READY" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { READY } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/GitHub/CourseWork_SIFO/CourseWork/" 0 { } { { 0 { 0 ""} 0 2608 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "COMMAND\[3\] " "Info: Pin COMMAND\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { COMMAND[3] } } } { "TEST/Test_CU.bdf" "" { Schematic "E:/GitHub/CourseWork_SIFO/CourseWork/TEST/Test_CU.bdf" { { 704 416 680 720 "COMMAND\[3..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { COMMAND[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/GitHub/CourseWork_SIFO/CourseWork/" 0 { } { { 0 { 0 ""} 0 2570 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "COMMAND\[2\] " "Info: Pin COMMAND\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { COMMAND[2] } } } { "TEST/Test_CU.bdf" "" { Schematic "E:/GitHub/CourseWork_SIFO/CourseWork/TEST/Test_CU.bdf" { { 704 416 680 720 "COMMAND\[3..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { COMMAND[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/GitHub/CourseWork_SIFO/CourseWork/" 0 { } { { 0 { 0 ""} 0 2571 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "COMMAND\[1\] " "Info: Pin COMMAND\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { COMMAND[1] } } } { "TEST/Test_CU.bdf" "" { Schematic "E:/GitHub/CourseWork_SIFO/CourseWork/TEST/Test_CU.bdf" { { 704 416 680 720 "COMMAND\[3..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { COMMAND[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/GitHub/CourseWork_SIFO/CourseWork/" 0 { } { { 0 { 0 ""} 0 2572 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "COMMAND\[0\] " "Info: Pin COMMAND\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { COMMAND[0] } } } { "TEST/Test_CU.bdf" "" { Schematic "E:/GitHub/CourseWork_SIFO/CourseWork/TEST/Test_CU.bdf" { { 704 416 680 720 "COMMAND\[3..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { COMMAND[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/GitHub/CourseWork_SIFO/CourseWork/" 0 { } { { 0 { 0 ""} 0 2573 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "R_CPU " "Info: Pin R_CPU not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { R_CPU } } } { "TEST/Test_CU.bdf" "" { Schematic "E:/GitHub/CourseWork_SIFO/CourseWork/TEST/Test_CU.bdf" { { 704 1232 1400 720 "R_CPU" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { R_CPU } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/GitHub/CourseWork_SIFO/CourseWork/" 0 { } { { 0 { 0 ""} 0 2600 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "W_CPU " "Info: Pin W_CPU not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { W_CPU } } } { "TEST/Test_CU.bdf" "" { Schematic "E:/GitHub/CourseWork_SIFO/CourseWork/TEST/Test_CU.bdf" { { 720 1232 1400 736 "W_CPU" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { W_CPU } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/GitHub/CourseWork_SIFO/CourseWork/" 0 { } { { 0 { 0 ""} 0 2601 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ADDRESS_IN\[9\] " "Info: Pin ADDRESS_IN\[9\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { ADDRESS_IN[9] } } } { "TEST/Test_CU.bdf" "" { Schematic "E:/GitHub/CourseWork_SIFO/CourseWork/TEST/Test_CU.bdf" { { 672 1208 1400 688 "ADDRESS_IN\[12..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { ADDRESS_IN[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/GitHub/CourseWork_SIFO/CourseWork/" 0 { } { { 0 { 0 ""} 0 2547 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ADDRESS_IN\[11\] " "Info: Pin ADDRESS_IN\[11\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { ADDRESS_IN[11] } } } { "TEST/Test_CU.bdf" "" { Schematic "E:/GitHub/CourseWork_SIFO/CourseWork/TEST/Test_CU.bdf" { { 672 1208 1400 688 "ADDRESS_IN\[12..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { ADDRESS_IN[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/GitHub/CourseWork_SIFO/CourseWork/" 0 { } { { 0 { 0 ""} 0 2545 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ADDRESS_IN\[12\] " "Info: Pin ADDRESS_IN\[12\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { ADDRESS_IN[12] } } } { "TEST/Test_CU.bdf" "" { Schematic "E:/GitHub/CourseWork_SIFO/CourseWork/TEST/Test_CU.bdf" { { 672 1208 1400 688 "ADDRESS_IN\[12..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { ADDRESS_IN[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/GitHub/CourseWork_SIFO/CourseWork/" 0 { } { { 0 { 0 ""} 0 2544 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ADDRESS_IN\[8\] " "Info: Pin ADDRESS_IN\[8\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { ADDRESS_IN[8] } } } { "TEST/Test_CU.bdf" "" { Schematic "E:/GitHub/CourseWork_SIFO/CourseWork/TEST/Test_CU.bdf" { { 672 1208 1400 688 "ADDRESS_IN\[12..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { ADDRESS_IN[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/GitHub/CourseWork_SIFO/CourseWork/" 0 { } { { 0 { 0 ""} 0 2548 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ADDRESS_IN\[10\] " "Info: Pin ADDRESS_IN\[10\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { ADDRESS_IN[10] } } } { "TEST/Test_CU.bdf" "" { Schematic "E:/GitHub/CourseWork_SIFO/CourseWork/TEST/Test_CU.bdf" { { 672 1208 1400 688 "ADDRESS_IN\[12..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { ADDRESS_IN[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/GitHub/CourseWork_SIFO/CourseWork/" 0 { } { { 0 { 0 ""} 0 2546 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ADDRESS_IN\[7\] " "Info: Pin ADDRESS_IN\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { ADDRESS_IN[7] } } } { "TEST/Test_CU.bdf" "" { Schematic "E:/GitHub/CourseWork_SIFO/CourseWork/TEST/Test_CU.bdf" { { 672 1208 1400 688 "ADDRESS_IN\[12..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { ADDRESS_IN[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/GitHub/CourseWork_SIFO/CourseWork/" 0 { } { { 0 { 0 ""} 0 2549 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ADDRESS_IN\[4\] " "Info: Pin ADDRESS_IN\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { ADDRESS_IN[4] } } } { "TEST/Test_CU.bdf" "" { Schematic "E:/GitHub/CourseWork_SIFO/CourseWork/TEST/Test_CU.bdf" { { 672 1208 1400 688 "ADDRESS_IN\[12..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { ADDRESS_IN[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/GitHub/CourseWork_SIFO/CourseWork/" 0 { } { { 0 { 0 ""} 0 2552 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ADDRESS_IN\[5\] " "Info: Pin ADDRESS_IN\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { ADDRESS_IN[5] } } } { "TEST/Test_CU.bdf" "" { Schematic "E:/GitHub/CourseWork_SIFO/CourseWork/TEST/Test_CU.bdf" { { 672 1208 1400 688 "ADDRESS_IN\[12..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { ADDRESS_IN[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/GitHub/CourseWork_SIFO/CourseWork/" 0 { } { { 0 { 0 ""} 0 2551 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ADDRESS_IN\[6\] " "Info: Pin ADDRESS_IN\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { ADDRESS_IN[6] } } } { "TEST/Test_CU.bdf" "" { Schematic "E:/GitHub/CourseWork_SIFO/CourseWork/TEST/Test_CU.bdf" { { 672 1208 1400 688 "ADDRESS_IN\[12..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { ADDRESS_IN[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/GitHub/CourseWork_SIFO/CourseWork/" 0 { } { { 0 { 0 ""} 0 2550 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "R " "Info: Pin R not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { R } } } { "TEST/Test_CU.bdf" "" { Schematic "E:/GitHub/CourseWork_SIFO/CourseWork/TEST/Test_CU.bdf" { { 344 1232 1400 360 "R" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { R } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/GitHub/CourseWork_SIFO/CourseWork/" 0 { } { { 0 { 0 ""} 0 2594 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "W " "Info: Pin W not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { W } } } { "TEST/Test_CU.bdf" "" { Schematic "E:/GitHub/CourseWork_SIFO/CourseWork/TEST/Test_CU.bdf" { { 360 1232 1400 376 "W" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { W } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/GitHub/CourseWork_SIFO/CourseWork/" 0 { } { { 0 { 0 ""} 0 2595 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "POP " "Info: Pin POP not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { POP } } } { "TEST/Test_CU.bdf" "" { Schematic "E:/GitHub/CourseWork_SIFO/CourseWork/TEST/Test_CU.bdf" { { 192 1232 1400 208 "POP" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { POP } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/GitHub/CourseWork_SIFO/CourseWork/" 0 { } { { 0 { 0 ""} 0 2597 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ADDRESS_IN\[3\] " "Info: Pin ADDRESS_IN\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { ADDRESS_IN[3] } } } { "TEST/Test_CU.bdf" "" { Schematic "E:/GitHub/CourseWork_SIFO/CourseWork/TEST/Test_CU.bdf" { { 672 1208 1400 688 "ADDRESS_IN\[12..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { ADDRESS_IN[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/GitHub/CourseWork_SIFO/CourseWork/" 0 { } { { 0 { 0 ""} 0 2553 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ADDRESS_IN\[0\] " "Info: Pin ADDRESS_IN\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { ADDRESS_IN[0] } } } { "TEST/Test_CU.bdf" "" { Schematic "E:/GitHub/CourseWork_SIFO/CourseWork/TEST/Test_CU.bdf" { { 672 1208 1400 688 "ADDRESS_IN\[12..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { ADDRESS_IN[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/GitHub/CourseWork_SIFO/CourseWork/" 0 { } { { 0 { 0 ""} 0 2556 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ADDRESS_IN\[1\] " "Info: Pin ADDRESS_IN\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { ADDRESS_IN[1] } } } { "TEST/Test_CU.bdf" "" { Schematic "E:/GitHub/CourseWork_SIFO/CourseWork/TEST/Test_CU.bdf" { { 672 1208 1400 688 "ADDRESS_IN\[12..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { ADDRESS_IN[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/GitHub/CourseWork_SIFO/CourseWork/" 0 { } { { 0 { 0 ""} 0 2555 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ADDRESS_IN\[2\] " "Info: Pin ADDRESS_IN\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { ADDRESS_IN[2] } } } { "TEST/Test_CU.bdf" "" { Schematic "E:/GitHub/CourseWork_SIFO/CourseWork/TEST/Test_CU.bdf" { { 672 1208 1400 688 "ADDRESS_IN\[12..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { ADDRESS_IN[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/GitHub/CourseWork_SIFO/CourseWork/" 0 { } { { 0 { 0 ""} 0 2554 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ADRESS\[2\] " "Info: Pin ADRESS\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { ADRESS[2] } } } { "TEST/Test_CU.bdf" "" { Schematic "E:/GitHub/CourseWork_SIFO/CourseWork/TEST/Test_CU.bdf" { { 328 1232 1400 344 "ADRESS\[2..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { ADRESS[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/GitHub/CourseWork_SIFO/CourseWork/" 0 { } { { 0 { 0 ""} 0 2538 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ADRESS\[1\] " "Info: Pin ADRESS\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { ADRESS[1] } } } { "TEST/Test_CU.bdf" "" { Schematic "E:/GitHub/CourseWork_SIFO/CourseWork/TEST/Test_CU.bdf" { { 328 1232 1400 344 "ADRESS\[2..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { ADRESS[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/GitHub/CourseWork_SIFO/CourseWork/" 0 { } { { 0 { 0 ""} 0 2539 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ADRESS\[0\] " "Info: Pin ADRESS\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { ADRESS[0] } } } { "TEST/Test_CU.bdf" "" { Schematic "E:/GitHub/CourseWork_SIFO/CourseWork/TEST/Test_CU.bdf" { { 328 1232 1400 344 "ADRESS\[2..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { ADRESS[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/GitHub/CourseWork_SIFO/CourseWork/" 0 { } { { 0 { 0 ""} 0 2540 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "CLK " "Info: Pin CLK not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { CLK } } } { "TEST/Test_CU.bdf" "" { Schematic "E:/GitHub/CourseWork_SIFO/CourseWork/TEST/Test_CU.bdf" { { 304 448 616 320 "CLK" "" } { 152 1360 1400 168 "clk" "" } { 368 1360 1400 384 "clk" "" } { 728 1360 1400 744 "clk" "" } { 712 896 936 728 "clk" "" } { 296 616 656 312 "clk" "" } { 480 1480 1520 496 "clk" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/GitHub/CourseWork_SIFO/CourseWork/" 0 { } { { 0 { 0 ""} 0 2593 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PUSH " "Info: Pin PUSH not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { PUSH } } } { "TEST/Test_CU.bdf" "" { Schematic "E:/GitHub/CourseWork_SIFO/CourseWork/TEST/Test_CU.bdf" { { 176 1232 1400 192 "PUSH" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { PUSH } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/GitHub/CourseWork_SIFO/CourseWork/" 0 { } { { 0 { 0 ""} 0 2596 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "START " "Info: Pin START not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { START } } } { "TEST/Test_CU.bdf" "" { Schematic "E:/GitHub/CourseWork_SIFO/CourseWork/TEST/Test_CU.bdf" { { 504 1232 1400 520 "START" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { START } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/GitHub/CourseWork_SIFO/CourseWork/" 0 { } { { 0 { 0 ""} 0 2598 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "FZ_in " "Info: Pin FZ_in not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { FZ_in } } } { "TEST/Test_CU.bdf" "" { Schematic "E:/GitHub/CourseWork_SIFO/CourseWork/TEST/Test_CU.bdf" { { 520 1232 1400 536 "FZ_in" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { FZ_in } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/GitHub/CourseWork_SIFO/CourseWork/" 0 { } { { 0 { 0 ""} 0 2599 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "COMMAND_alu\[1\] " "Info: Pin COMMAND_alu\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { COMMAND_alu[1] } } } { "TEST/Test_CU.bdf" "" { Schematic "E:/GitHub/CourseWork_SIFO/CourseWork/TEST/Test_CU.bdf" { { 472 1208 1400 488 "COMMAND_alu\[2..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { COMMAND_alu[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/GitHub/CourseWork_SIFO/CourseWork/" 0 { } { { 0 { 0 ""} 0 2542 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "COMMAND_alu\[0\] " "Info: Pin COMMAND_alu\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { COMMAND_alu[0] } } } { "TEST/Test_CU.bdf" "" { Schematic "E:/GitHub/CourseWork_SIFO/CourseWork/TEST/Test_CU.bdf" { { 472 1208 1400 488 "COMMAND_alu\[2..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { COMMAND_alu[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/GitHub/CourseWork_SIFO/CourseWork/" 0 { } { { 0 { 0 ""} 0 2543 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "decode " "Info: Pin decode not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { decode } } } { "TEST/Test_CU.bdf" "" { Schematic "E:/GitHub/CourseWork_SIFO/CourseWork/TEST/Test_CU.bdf" { { 704 960 1128 720 "decode" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { decode } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/GitHub/CourseWork_SIFO/CourseWork/" 0 { } { { 0 { 0 ""} 0 2592 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "COMMAND_alu\[2\] " "Info: Pin COMMAND_alu\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { COMMAND_alu[2] } } } { "TEST/Test_CU.bdf" "" { Schematic "E:/GitHub/CourseWork_SIFO/CourseWork/TEST/Test_CU.bdf" { { 472 1208 1400 488 "COMMAND_alu\[2..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { COMMAND_alu[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/GitHub/CourseWork_SIFO/CourseWork/" 0 { } { { 0 { 0 ""} 0 2541 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1}  } {  } 1 0 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins" 0 0 "" 0 -1}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Warning: Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 0 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "" 0 -1}
{ "Info" "ITDC_FITTER_TIMING_ENGINE" "Classic " "Info: Timing-driven compilation is using the Classic Timing Analyzer" {  } {  } 0 0 "Timing-driven compilation is using the %1!s! Timing Analyzer" 0 0 "" 0 -1}
{ "Info" "ITAN_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Info: Timing requirements not specified -- quality metrics such as performance and power consumption may be sacrificed to reduce compilation time." {  } {  } 0 0 "Timing requirements not specified -- quality metrics such as performance and power consumption may be sacrificed to reduce compilation time." 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "CLK (placed in PIN N20 (CLK3p, Input)) " "Info: Automatically promoted node CLK (placed in PIN N20 (CLK3p, Input))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G3 " "Info: Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G3" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info: Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "CACHE:inst\|inst30 " "Info: Destination node CACHE:inst\|inst30" {  } { { "Cache/CACHE.bdf" "" { Schematic "E:/GitHub/CourseWork_SIFO/CourseWork/Cache/CACHE.bdf" { { 1008 216 280 1088 "inst30" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { CACHE:inst|inst30 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/GitHub/CourseWork_SIFO/CourseWork/" 0 { } { { 0 { 0 ""} 0 2291 3016 4146 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "CACHE:inst\|lpm_counter4:inst12\|lpm_counter:lpm_counter_component\|cntr_6pi:auto_generated\|counter_reg_bit1a\[4\] " "Info: Destination node CACHE:inst\|lpm_counter4:inst12\|lpm_counter:lpm_counter_component\|cntr_6pi:auto_generated\|counter_reg_bit1a\[4\]" {  } { { "db/cntr_6pi.tdf" "" { Text "E:/GitHub/CourseWork_SIFO/CourseWork/db/cntr_6pi.tdf" 66 19 0 } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { CACHE:inst|lpm_counter4:inst12|lpm_counter:lpm_counter_component|cntr_6pi:auto_generated|safe_q[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/GitHub/CourseWork_SIFO/CourseWork/" 0 { } { { 0 { 0 ""} 0 12907 3016 4146 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "CACHE:inst\|inst19 " "Info: Destination node CACHE:inst\|inst19" {  } { { "Cache/CACHE.bdf" "" { Schematic "E:/GitHub/CourseWork_SIFO/CourseWork/Cache/CACHE.bdf" { { 824 240 304 904 "inst19" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { CACHE:inst|inst19 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/GitHub/CourseWork_SIFO/CourseWork/" 0 { } { { 0 { 0 ""} 0 2304 3016 4146 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "MEMORY:inst5\|ROM:inst1\|inst9 " "Info: Destination node MEMORY:inst5\|ROM:inst1\|inst9" {  } { { "memory/ROM.bdf" "" { Schematic "E:/GitHub/CourseWork_SIFO/CourseWork/memory/ROM.bdf" { { 440 472 536 520 "inst9" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { MEMORY:inst5|ROM:inst1|inst9 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/GitHub/CourseWork_SIFO/CourseWork/" 0 { } { { 0 { 0 ""} 0 2160 3016 4146 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "MEMORY:inst5\|ROM:inst1\|inst2 " "Info: Destination node MEMORY:inst5\|ROM:inst1\|inst2" {  } { { "memory/ROM.bdf" "" { Schematic "E:/GitHub/CourseWork_SIFO/CourseWork/memory/ROM.bdf" { { 248 600 664 296 "inst2" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { MEMORY:inst5|ROM:inst1|inst2 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/GitHub/CourseWork_SIFO/CourseWork/" 0 { } { { 0 { 0 ""} 0 2159 3016 4146 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "MEMORY:inst5\|ROM:inst1\|inst13 " "Info: Destination node MEMORY:inst5\|ROM:inst1\|inst13" {  } { { "memory/ROM.bdf" "" { Schematic "E:/GitHub/CourseWork_SIFO/CourseWork/memory/ROM.bdf" { { 552 472 536 632 "inst13" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { MEMORY:inst5|ROM:inst1|inst13 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/GitHub/CourseWork_SIFO/CourseWork/" 0 { } { { 0 { 0 ""} 0 2162 3016 4146 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "MEMORY:inst5\|ROM:inst1\|inst3 " "Info: Destination node MEMORY:inst5\|ROM:inst1\|inst3" {  } { { "memory/ROM.bdf" "" { Schematic "E:/GitHub/CourseWork_SIFO/CourseWork/memory/ROM.bdf" { { 296 600 664 344 "inst3" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { MEMORY:inst5|ROM:inst1|inst3 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/GitHub/CourseWork_SIFO/CourseWork/" 0 { } { { 0 { 0 ""} 0 2161 3016 4146 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "MEMORY:inst5\|RAM:inst\|inst2 " "Info: Destination node MEMORY:inst5\|RAM:inst\|inst2" {  } { { "memory/RAM.bdf" "" { Schematic "E:/GitHub/CourseWork_SIFO/CourseWork/memory/RAM.bdf" { { 208 752 816 288 "inst2" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { MEMORY:inst5|RAM:inst|inst2 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/GitHub/CourseWork_SIFO/CourseWork/" 0 { } { { 0 { 0 ""} 0 2132 3016 4146 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "MEMORY:inst5\|RAM:inst\|inst6 " "Info: Destination node MEMORY:inst5\|RAM:inst\|inst6" {  } { { "memory/RAM.bdf" "" { Schematic "E:/GitHub/CourseWork_SIFO/CourseWork/memory/RAM.bdf" { { 320 432 496 368 "inst6" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { MEMORY:inst5|RAM:inst|inst6 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/GitHub/CourseWork_SIFO/CourseWork/" 0 { } { { 0 { 0 ""} 0 2134 3016 4146 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { CLK } } } { "TEST/Test_CU.bdf" "" { Schematic "E:/GitHub/CourseWork_SIFO/CourseWork/TEST/Test_CU.bdf" { { 304 448 616 320 "CLK" "" } { 152 1360 1400 168 "clk" "" } { 368 1360 1400 384 "clk" "" } { 728 1360 1400 744 "clk" "" } { 712 896 936 728 "clk" "" } { 296 616 656 312 "clk" "" } { 480 1480 1520 496 "clk" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/GitHub/CourseWork_SIFO/CourseWork/" 0 { } { { 0 { 0 ""} 0 2593 3016 4146 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "MEMORY:inst5\|RAM:inst\|inst6  " "Info: Automatically promoted node MEMORY:inst5\|RAM:inst\|inst6 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "memory/RAM.bdf" "" { Schematic "E:/GitHub/CourseWork_SIFO/CourseWork/memory/RAM.bdf" { { 320 432 496 368 "inst6" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { MEMORY:inst5|RAM:inst|inst6 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/GitHub/CourseWork_SIFO/CourseWork/" 0 { } { { 0 { 0 ""} 0 2134 3016 4146 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "MEMORY:inst5\|ROM:inst1\|inst2  " "Info: Automatically promoted node MEMORY:inst5\|ROM:inst1\|inst2 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "memory/ROM.bdf" "" { Schematic "E:/GitHub/CourseWork_SIFO/CourseWork/memory/ROM.bdf" { { 248 600 664 296 "inst2" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { MEMORY:inst5|ROM:inst1|inst2 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/GitHub/CourseWork_SIFO/CourseWork/" 0 { } { { 0 { 0 ""} 0 2159 3016 4146 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "MEMORY:inst5\|ROM:inst1\|inst3  " "Info: Automatically promoted node MEMORY:inst5\|ROM:inst1\|inst3 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "memory/ROM.bdf" "" { Schematic "E:/GitHub/CourseWork_SIFO/CourseWork/memory/ROM.bdf" { { 296 600 664 344 "inst3" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { MEMORY:inst5|ROM:inst1|inst3 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/GitHub/CourseWork_SIFO/CourseWork/" 0 { } { { 0 { 0 ""} 0 2161 3016 4146 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "STACK:inst4\|lpm_counter1:inst2\|lpm_counter:lpm_counter_component\|cntr_tcj:auto_generated\|safe_q\[1\]  " "Info: Automatically promoted node STACK:inst4\|lpm_counter1:inst2\|lpm_counter:lpm_counter_component\|cntr_tcj:auto_generated\|safe_q\[1\] " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info: Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "STACK:inst4\|lpm_counter1:inst2\|lpm_counter:lpm_counter_component\|cntr_tcj:auto_generated\|counter_comb_bita1 " "Info: Destination node STACK:inst4\|lpm_counter1:inst2\|lpm_counter:lpm_counter_component\|cntr_tcj:auto_generated\|counter_comb_bita1" {  } { { "db/cntr_tcj.tdf" "" { Text "E:/GitHub/CourseWork_SIFO/CourseWork/db/cntr_tcj.tdf" 43 2 0 } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { STACK:inst4|lpm_counter1:inst2|lpm_counter:lpm_counter_component|cntr_tcj:auto_generated|counter_comb_bita1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/GitHub/CourseWork_SIFO/CourseWork/" 0 { } { { 0 { 0 ""} 0 2373 3016 4146 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "STACK:inst4\|inst10 " "Info: Destination node STACK:inst4\|inst10" {  } { { "Stack/STACK.bdf" "" { Schematic "E:/GitHub/CourseWork_SIFO/CourseWork/Stack/STACK.bdf" { { 216 -296 -232 264 "inst10" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { STACK:inst4|inst10 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/GitHub/CourseWork_SIFO/CourseWork/" 0 { } { { 0 { 0 ""} 0 2405 3016 4146 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1}  } { { "db/cntr_tcj.tdf" "" { Text "E:/GitHub/CourseWork_SIFO/CourseWork/db/cntr_tcj.tdf" 49 19 0 } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { STACK:inst4|lpm_counter1:inst2|lpm_counter:lpm_counter_component|cntr_tcj:auto_generated|safe_q[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/GitHub/CourseWork_SIFO/CourseWork/" 0 { } { { 0 { 0 ""} 0 2366 3016 4146 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Info: Starting register packing" {  } {  } 0 0 "Starting register packing" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Extra Info: Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Performing register packing on registers with non-logic cell location assignments" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Extra Info: Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Completed register packing on registers with non-logic cell location assignments" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Extra Info: Started Fast Input/Output/OE register processing" {  } {  } 1 0 "Started Fast Input/Output/OE register processing" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Extra Info: Finished Fast Input/Output/OE register processing" {  } {  } 1 0 "Finished Fast Input/Output/OE register processing" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_START_IO_MAC_RAM_PACKING" "" "Extra Info: Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" {  } {  } 1 0 "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MAC_RAM_PACKING" "" "Extra Info: Finished moving registers into I/O cells, DSP blocks, and RAM blocks" {  } {  } 1 0 "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Info: Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "Extra Info: No registers were packed into other blocks" {  } {  } 1 0 "No registers were packed into other blocks" 0 0 "" 0 -1}  } {  } 0 0 "Finished register packing" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Info: Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "70 unused 3.3V 28 42 0 " "Info: Number of I/O pins in group: 70 (unused VREF, 3.3V VCCIO, 28 input, 42 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "3.3-V LVTTL. " "Info: I/O standards used: 3.3-V LVTTL." {  } {  } 0 0 "I/O standards used: %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "" 0 -1}  } {  } 0 0 "Statistics of %1!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "Info: I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Info: Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use undetermined 1 39 " "Info: I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  39 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 0 44 " "Info: I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  44 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 1 49 " "Info: I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  49 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 0 35 " "Info: I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  35 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use undetermined 0 44 " "Info: I/O bank number 5 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  44 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use undetermined 0 40 " "Info: I/O bank number 6 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  40 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use undetermined 0 34 " "Info: I/O bank number 7 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  34 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use undetermined 0 43 " "Info: I/O bank number 8 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  43 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "9 does not use undetermined 0 6 " "Info: I/O bank number 9 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  6 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "10 does not use undetermined 0 6 " "Info: I/O bank number 10 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  6 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1}  } {  } 0 0 "Statistics of %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "I/O bank details %1!s! I/O pin placement" 0 0 "" 0 -1}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:03 " "Info: Fitter preparation operations ending: elapsed time is 00:00:03" {  } {  } 0 0 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Info: Fitter placement preparation operations beginning" {  } {  } 0 0 "Fitter placement preparation operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:01 " "Info: Fitter placement preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 0 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Info: Fitter placement operations beginning" {  } {  } 0 0 "Fitter placement operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Info: Fitter placement was successful" {  } {  } 0 0 "Fitter placement was successful" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:08 " "Info: Fitter placement operations ending: elapsed time is 00:00:08" {  } {  } 0 0 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_ESTIMATED_DATA_PATH_RESULT" "20.125 ns register register " "Info: Estimated most critical path is register to register delay of 20.125 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns CACHE:inst\|lpm_counter4:inst12\|lpm_counter:lpm_counter_component\|cntr_6pi:auto_generated\|safe_q\[4\] 1 REG LAB_X6_Y18 7 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LAB_X6_Y18; Fanout = 7; REG Node = 'CACHE:inst\|lpm_counter4:inst12\|lpm_counter:lpm_counter_component\|cntr_6pi:auto_generated\|safe_q\[4\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { CACHE:inst|lpm_counter4:inst12|lpm_counter:lpm_counter_component|cntr_6pi:auto_generated|safe_q[4] } "NODE_NAME" } } { "db/cntr_6pi.tdf" "" { Text "E:/GitHub/CourseWork_SIFO/CourseWork/db/cntr_6pi.tdf" 73 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.131 ns) + CELL(0.272 ns) 0.403 ns CACHE:inst\|lpm_compare9:inst2\|lpm_compare:lpm_compare_component\|cmpr_j8j:auto_generated\|aneb_result_wire\[0\] 2 COMB LAB_X6_Y18 3 " "Info: 2: + IC(0.131 ns) + CELL(0.272 ns) = 0.403 ns; Loc. = LAB_X6_Y18; Fanout = 3; COMB Node = 'CACHE:inst\|lpm_compare9:inst2\|lpm_compare:lpm_compare_component\|cmpr_j8j:auto_generated\|aneb_result_wire\[0\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.403 ns" { CACHE:inst|lpm_counter4:inst12|lpm_counter:lpm_counter_component|cntr_6pi:auto_generated|safe_q[4] CACHE:inst|lpm_compare9:inst2|lpm_compare:lpm_compare_component|cmpr_j8j:auto_generated|aneb_result_wire[0] } "NODE_NAME" } } { "db/cmpr_j8j.tdf" "" { Text "E:/GitHub/CourseWork_SIFO/CourseWork/db/cmpr_j8j.tdf" 30 18 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.090 ns) + CELL(0.357 ns) 1.850 ns CACHE:inst\|inst36 3 COMB LAB_X18_Y19 29 " "Info: 3: + IC(1.090 ns) + CELL(0.357 ns) = 1.850 ns; Loc. = LAB_X18_Y19; Fanout = 29; COMB Node = 'CACHE:inst\|inst36'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.447 ns" { CACHE:inst|lpm_compare9:inst2|lpm_compare:lpm_compare_component|cmpr_j8j:auto_generated|aneb_result_wire[0] CACHE:inst|inst36 } "NODE_NAME" } } { "Cache/CACHE.bdf" "" { Schematic "E:/GitHub/CourseWork_SIFO/CourseWork/Cache/CACHE.bdf" { { 1192 1592 1656 1240 "inst36" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.129 ns) + CELL(0.272 ns) 2.251 ns CACHE:inst\|busmux:inst42\|lpm_mux:\$00000\|mux_apc:auto_generated\|l1_w7_n0_mux_dataout~0 4 COMB LAB_X18_Y19 64 " "Info: 4: + IC(0.129 ns) + CELL(0.272 ns) = 2.251 ns; Loc. = LAB_X18_Y19; Fanout = 64; COMB Node = 'CACHE:inst\|busmux:inst42\|lpm_mux:\$00000\|mux_apc:auto_generated\|l1_w7_n0_mux_dataout~0'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.401 ns" { CACHE:inst|inst36 CACHE:inst|busmux:inst42|lpm_mux:$00000|mux_apc:auto_generated|l1_w7_n0_mux_dataout~0 } "NODE_NAME" } } { "db/mux_apc.tdf" "" { Text "E:/GitHub/CourseWork_SIFO/CourseWork/db/mux_apc.tdf" 39 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.841 ns) + CELL(0.357 ns) 3.449 ns CACHE:inst\|Banks_Memory:inst6\|Bank:inst3\|String:inst2\|lpm_compare3:inst4\|lpm_compare:lpm_compare_component\|cmpr_dig:auto_generated\|aneb_result_wire\[0\]~1 5 COMB LAB_X5_Y19 1 " "Info: 5: + IC(0.841 ns) + CELL(0.357 ns) = 3.449 ns; Loc. = LAB_X5_Y19; Fanout = 1; COMB Node = 'CACHE:inst\|Banks_Memory:inst6\|Bank:inst3\|String:inst2\|lpm_compare3:inst4\|lpm_compare:lpm_compare_component\|cmpr_dig:auto_generated\|aneb_result_wire\[0\]~1'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.198 ns" { CACHE:inst|busmux:inst42|lpm_mux:$00000|mux_apc:auto_generated|l1_w7_n0_mux_dataout~0 CACHE:inst|Banks_Memory:inst6|Bank:inst3|String:inst2|lpm_compare3:inst4|lpm_compare:lpm_compare_component|cmpr_dig:auto_generated|aneb_result_wire[0]~1 } "NODE_NAME" } } { "db/cmpr_dig.tdf" "" { Text "E:/GitHub/CourseWork_SIFO/CourseWork/db/cmpr_dig.tdf" 30 18 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.755 ns) + CELL(0.053 ns) 4.257 ns CACHE:inst\|Banks_Memory:inst6\|Bank:inst3\|String:inst2\|lpm_compare3:inst4\|lpm_compare:lpm_compare_component\|cmpr_dig:auto_generated\|aneb_result_wire\[0\] 6 COMB LAB_X6_Y16 1 " "Info: 6: + IC(0.755 ns) + CELL(0.053 ns) = 4.257 ns; Loc. = LAB_X6_Y16; Fanout = 1; COMB Node = 'CACHE:inst\|Banks_Memory:inst6\|Bank:inst3\|String:inst2\|lpm_compare3:inst4\|lpm_compare:lpm_compare_component\|cmpr_dig:auto_generated\|aneb_result_wire\[0\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.808 ns" { CACHE:inst|Banks_Memory:inst6|Bank:inst3|String:inst2|lpm_compare3:inst4|lpm_compare:lpm_compare_component|cmpr_dig:auto_generated|aneb_result_wire[0]~1 CACHE:inst|Banks_Memory:inst6|Bank:inst3|String:inst2|lpm_compare3:inst4|lpm_compare:lpm_compare_component|cmpr_dig:auto_generated|aneb_result_wire[0] } "NODE_NAME" } } { "db/cmpr_dig.tdf" "" { Text "E:/GitHub/CourseWork_SIFO/CourseWork/db/cmpr_dig.tdf" 30 18 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.234 ns) + CELL(0.357 ns) 5.848 ns CACHE:inst\|Banks_Memory:inst6\|Bank:inst3\|lpm_mux6:inst15\|lpm_mux:lpm_mux_component\|mux_a4e:auto_generated\|l2_w0_n0_mux_dataout~0 7 COMB LAB_X15_Y24 1 " "Info: 7: + IC(1.234 ns) + CELL(0.357 ns) = 5.848 ns; Loc. = LAB_X15_Y24; Fanout = 1; COMB Node = 'CACHE:inst\|Banks_Memory:inst6\|Bank:inst3\|lpm_mux6:inst15\|lpm_mux:lpm_mux_component\|mux_a4e:auto_generated\|l2_w0_n0_mux_dataout~0'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.591 ns" { CACHE:inst|Banks_Memory:inst6|Bank:inst3|String:inst2|lpm_compare3:inst4|lpm_compare:lpm_compare_component|cmpr_dig:auto_generated|aneb_result_wire[0] CACHE:inst|Banks_Memory:inst6|Bank:inst3|lpm_mux6:inst15|lpm_mux:lpm_mux_component|mux_a4e:auto_generated|l2_w0_n0_mux_dataout~0 } "NODE_NAME" } } { "db/mux_a4e.tdf" "" { Text "E:/GitHub/CourseWork_SIFO/CourseWork/db/mux_a4e.tdf" 33 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.023 ns) + CELL(0.378 ns) 6.249 ns CACHE:inst\|Banks_Memory:inst6\|Bank:inst3\|lpm_mux6:inst15\|lpm_mux:lpm_mux_component\|mux_a4e:auto_generated\|l2_w0_n0_mux_dataout~2 8 COMB LAB_X15_Y24 1 " "Info: 8: + IC(0.023 ns) + CELL(0.378 ns) = 6.249 ns; Loc. = LAB_X15_Y24; Fanout = 1; COMB Node = 'CACHE:inst\|Banks_Memory:inst6\|Bank:inst3\|lpm_mux6:inst15\|lpm_mux:lpm_mux_component\|mux_a4e:auto_generated\|l2_w0_n0_mux_dataout~2'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.401 ns" { CACHE:inst|Banks_Memory:inst6|Bank:inst3|lpm_mux6:inst15|lpm_mux:lpm_mux_component|mux_a4e:auto_generated|l2_w0_n0_mux_dataout~0 CACHE:inst|Banks_Memory:inst6|Bank:inst3|lpm_mux6:inst15|lpm_mux:lpm_mux_component|mux_a4e:auto_generated|l2_w0_n0_mux_dataout~2 } "NODE_NAME" } } { "db/mux_a4e.tdf" "" { Text "E:/GitHub/CourseWork_SIFO/CourseWork/db/mux_a4e.tdf" 33 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.467 ns) + CELL(0.378 ns) 8.094 ns CACHE:inst\|Banks_Memory:inst6\|Bank:inst3\|lpm_mux6:inst15\|lpm_mux:lpm_mux_component\|mux_a4e:auto_generated\|l3_w0_n0_mux_dataout~0 9 COMB LAB_X22_Y14 7 " "Info: 9: + IC(1.467 ns) + CELL(0.378 ns) = 8.094 ns; Loc. = LAB_X22_Y14; Fanout = 7; COMB Node = 'CACHE:inst\|Banks_Memory:inst6\|Bank:inst3\|lpm_mux6:inst15\|lpm_mux:lpm_mux_component\|mux_a4e:auto_generated\|l3_w0_n0_mux_dataout~0'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.845 ns" { CACHE:inst|Banks_Memory:inst6|Bank:inst3|lpm_mux6:inst15|lpm_mux:lpm_mux_component|mux_a4e:auto_generated|l2_w0_n0_mux_dataout~2 CACHE:inst|Banks_Memory:inst6|Bank:inst3|lpm_mux6:inst15|lpm_mux:lpm_mux_component|mux_a4e:auto_generated|l3_w0_n0_mux_dataout~0 } "NODE_NAME" } } { "db/mux_a4e.tdf" "" { Text "E:/GitHub/CourseWork_SIFO/CourseWork/db/mux_a4e.tdf" 35 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.667 ns) + CELL(0.272 ns) 10.033 ns CACHE:inst\|inst24~0 10 COMB LAB_X6_Y18 19 " "Info: 10: + IC(1.667 ns) + CELL(0.272 ns) = 10.033 ns; Loc. = LAB_X6_Y18; Fanout = 19; COMB Node = 'CACHE:inst\|inst24~0'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.939 ns" { CACHE:inst|Banks_Memory:inst6|Bank:inst3|lpm_mux6:inst15|lpm_mux:lpm_mux_component|mux_a4e:auto_generated|l3_w0_n0_mux_dataout~0 CACHE:inst|inst24~0 } "NODE_NAME" } } { "Cache/CACHE.bdf" "" { Schematic "E:/GitHub/CourseWork_SIFO/CourseWork/Cache/CACHE.bdf" { { 1256 -96 -32 1304 "inst24" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.129 ns) + CELL(0.272 ns) 10.434 ns CACHE:inst\|Banks_Memory:inst6\|LRU_CACHE:inst18\|lpm_decode4:inst1\|lpm_decode:lpm_decode_component\|decode_5sf:auto_generated\|w_anode48w\[3\] 11 COMB LAB_X6_Y18 6 " "Info: 11: + IC(0.129 ns) + CELL(0.272 ns) = 10.434 ns; Loc. = LAB_X6_Y18; Fanout = 6; COMB Node = 'CACHE:inst\|Banks_Memory:inst6\|LRU_CACHE:inst18\|lpm_decode4:inst1\|lpm_decode:lpm_decode_component\|decode_5sf:auto_generated\|w_anode48w\[3\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.401 ns" { CACHE:inst|inst24~0 CACHE:inst|Banks_Memory:inst6|LRU_CACHE:inst18|lpm_decode4:inst1|lpm_decode:lpm_decode_component|decode_5sf:auto_generated|w_anode48w[3] } "NODE_NAME" } } { "db/decode_5sf.tdf" "" { Text "E:/GitHub/CourseWork_SIFO/CourseWork/db/decode_5sf.tdf" 37 12 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.809 ns) + CELL(0.357 ns) 12.600 ns CACHE:inst\|Banks_Memory:inst6\|LRU_CACHE:inst18\|Set_lru:inst5\|busmux:inst12\|lpm_mux:\$00000\|mux_onc:auto_generated\|l1_w1_n0_mux_dataout~0 12 COMB LAB_X31_Y22 5 " "Info: 12: + IC(1.809 ns) + CELL(0.357 ns) = 12.600 ns; Loc. = LAB_X31_Y22; Fanout = 5; COMB Node = 'CACHE:inst\|Banks_Memory:inst6\|LRU_CACHE:inst18\|Set_lru:inst5\|busmux:inst12\|lpm_mux:\$00000\|mux_onc:auto_generated\|l1_w1_n0_mux_dataout~0'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.166 ns" { CACHE:inst|Banks_Memory:inst6|LRU_CACHE:inst18|lpm_decode4:inst1|lpm_decode:lpm_decode_component|decode_5sf:auto_generated|w_anode48w[3] CACHE:inst|Banks_Memory:inst6|LRU_CACHE:inst18|Set_lru:inst5|busmux:inst12|lpm_mux:$00000|mux_onc:auto_generated|l1_w1_n0_mux_dataout~0 } "NODE_NAME" } } { "db/mux_onc.tdf" "" { Text "E:/GitHub/CourseWork_SIFO/CourseWork/db/mux_onc.tdf" 30 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.324 ns) + CELL(0.378 ns) 14.302 ns CACHE:inst\|Banks_Memory:inst6\|LRU_CACHE:inst18\|lpm_mux8:inst20\|lpm_mux:lpm_mux_component\|mux_b4e:auto_generated\|l3_w1_n0_mux_dataout~1 13 COMB LAB_X15_Y19 2 " "Info: 13: + IC(1.324 ns) + CELL(0.378 ns) = 14.302 ns; Loc. = LAB_X15_Y19; Fanout = 2; COMB Node = 'CACHE:inst\|Banks_Memory:inst6\|LRU_CACHE:inst18\|lpm_mux8:inst20\|lpm_mux:lpm_mux_component\|mux_b4e:auto_generated\|l3_w1_n0_mux_dataout~1'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.702 ns" { CACHE:inst|Banks_Memory:inst6|LRU_CACHE:inst18|Set_lru:inst5|busmux:inst12|lpm_mux:$00000|mux_onc:auto_generated|l1_w1_n0_mux_dataout~0 CACHE:inst|Banks_Memory:inst6|LRU_CACHE:inst18|lpm_mux8:inst20|lpm_mux:lpm_mux_component|mux_b4e:auto_generated|l3_w1_n0_mux_dataout~1 } "NODE_NAME" } } { "db/mux_b4e.tdf" "" { Text "E:/GitHub/CourseWork_SIFO/CourseWork/db/mux_b4e.tdf" 42 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.315 ns) + CELL(0.154 ns) 15.771 ns CACHE:inst\|Banks_Memory:inst6\|lpm_decode3:inst19\|lpm_decode:lpm_decode_component\|decode_0sf:auto_generated\|w_anode22w\[2\]~0 14 COMB LAB_X26_Y15 256 " "Info: 14: + IC(1.315 ns) + CELL(0.154 ns) = 15.771 ns; Loc. = LAB_X26_Y15; Fanout = 256; COMB Node = 'CACHE:inst\|Banks_Memory:inst6\|lpm_decode3:inst19\|lpm_decode:lpm_decode_component\|decode_0sf:auto_generated\|w_anode22w\[2\]~0'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.469 ns" { CACHE:inst|Banks_Memory:inst6|LRU_CACHE:inst18|lpm_mux8:inst20|lpm_mux:lpm_mux_component|mux_b4e:auto_generated|l3_w1_n0_mux_dataout~1 CACHE:inst|Banks_Memory:inst6|lpm_decode3:inst19|lpm_decode:lpm_decode_component|decode_0sf:auto_generated|w_anode22w[2]~0 } "NODE_NAME" } } { "db/decode_0sf.tdf" "" { Text "E:/GitHub/CourseWork_SIFO/CourseWork/db/decode_0sf.tdf" 35 12 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.448 ns) + CELL(0.272 ns) 17.491 ns CACHE:inst\|Banks_Memory:inst6\|Bank:inst13\|String:inst6\|lpm_decode2:inst9\|lpm_decode:lpm_decode_component\|decode_ltf:auto_generated\|w_anode59w\[3\] 15 COMB LAB_X10_Y11 11 " "Info: 15: + IC(1.448 ns) + CELL(0.272 ns) = 17.491 ns; Loc. = LAB_X10_Y11; Fanout = 11; COMB Node = 'CACHE:inst\|Banks_Memory:inst6\|Bank:inst13\|String:inst6\|lpm_decode2:inst9\|lpm_decode:lpm_decode_component\|decode_ltf:auto_generated\|w_anode59w\[3\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.720 ns" { CACHE:inst|Banks_Memory:inst6|lpm_decode3:inst19|lpm_decode:lpm_decode_component|decode_0sf:auto_generated|w_anode22w[2]~0 CACHE:inst|Banks_Memory:inst6|Bank:inst13|String:inst6|lpm_decode2:inst9|lpm_decode:lpm_decode_component|decode_ltf:auto_generated|w_anode59w[3] } "NODE_NAME" } } { "db/decode_ltf.tdf" "" { Text "E:/GitHub/CourseWork_SIFO/CourseWork/db/decode_ltf.tdf" 47 12 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.888 ns) + CELL(0.746 ns) 20.125 ns CACHE:inst\|Banks_Memory:inst6\|Bank:inst13\|String:inst6\|lpm_dff2:inst5\|lpm_ff:lpm_ff_component\|dffs\[4\] 16 REG LAB_X38_Y11 1 " "Info: 16: + IC(1.888 ns) + CELL(0.746 ns) = 20.125 ns; Loc. = LAB_X38_Y11; Fanout = 1; REG Node = 'CACHE:inst\|Banks_Memory:inst6\|Bank:inst13\|String:inst6\|lpm_dff2:inst5\|lpm_ff:lpm_ff_component\|dffs\[4\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.634 ns" { CACHE:inst|Banks_Memory:inst6|Bank:inst13|String:inst6|lpm_decode2:inst9|lpm_decode:lpm_decode_component|decode_ltf:auto_generated|w_anode59w[3] CACHE:inst|Banks_Memory:inst6|Bank:inst13|String:inst6|lpm_dff2:inst5|lpm_ff:lpm_ff_component|dffs[4] } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.875 ns ( 24.22 % ) " "Info: Total cell delay = 4.875 ns ( 24.22 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "15.250 ns ( 75.78 % ) " "Info: Total interconnect delay = 15.250 ns ( 75.78 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "20.125 ns" { CACHE:inst|lpm_counter4:inst12|lpm_counter:lpm_counter_component|cntr_6pi:auto_generated|safe_q[4] CACHE:inst|lpm_compare9:inst2|lpm_compare:lpm_compare_component|cmpr_j8j:auto_generated|aneb_result_wire[0] CACHE:inst|inst36 CACHE:inst|busmux:inst42|lpm_mux:$00000|mux_apc:auto_generated|l1_w7_n0_mux_dataout~0 CACHE:inst|Banks_Memory:inst6|Bank:inst3|String:inst2|lpm_compare3:inst4|lpm_compare:lpm_compare_component|cmpr_dig:auto_generated|aneb_result_wire[0]~1 CACHE:inst|Banks_Memory:inst6|Bank:inst3|String:inst2|lpm_compare3:inst4|lpm_compare:lpm_compare_component|cmpr_dig:auto_generated|aneb_result_wire[0] CACHE:inst|Banks_Memory:inst6|Bank:inst3|lpm_mux6:inst15|lpm_mux:lpm_mux_component|mux_a4e:auto_generated|l2_w0_n0_mux_dataout~0 CACHE:inst|Banks_Memory:inst6|Bank:inst3|lpm_mux6:inst15|lpm_mux:lpm_mux_component|mux_a4e:auto_generated|l2_w0_n0_mux_dataout~2 CACHE:inst|Banks_Memory:inst6|Bank:inst3|lpm_mux6:inst15|lpm_mux:lpm_mux_component|mux_a4e:auto_generated|l3_w0_n0_mux_dataout~0 CACHE:inst|inst24~0 CACHE:inst|Banks_Memory:inst6|LRU_CACHE:inst18|lpm_decode4:inst1|lpm_decode:lpm_decode_component|decode_5sf:auto_generated|w_anode48w[3] CACHE:inst|Banks_Memory:inst6|LRU_CACHE:inst18|Set_lru:inst5|busmux:inst12|lpm_mux:$00000|mux_onc:auto_generated|l1_w1_n0_mux_dataout~0 CACHE:inst|Banks_Memory:inst6|LRU_CACHE:inst18|lpm_mux8:inst20|lpm_mux:lpm_mux_component|mux_b4e:auto_generated|l3_w1_n0_mux_dataout~1 CACHE:inst|Banks_Memory:inst6|lpm_decode3:inst19|lpm_decode:lpm_decode_component|decode_0sf:auto_generated|w_anode22w[2]~0 CACHE:inst|Banks_Memory:inst6|Bank:inst13|String:inst6|lpm_decode2:inst9|lpm_decode:lpm_decode_component|decode_ltf:auto_generated|w_anode59w[3] CACHE:inst|Banks_Memory:inst6|Bank:inst13|String:inst6|lpm_dff2:inst5|lpm_ff:lpm_ff_component|dffs[4] } "NODE_NAME" } }  } 0 0 "Estimated most critical path is %2!s! to %3!s! delay of %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Info: Fitter routing operations beginning" {  } {  } 0 0 "Fitter routing operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "23 " "Info: Average interconnect usage is 23% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "36 X13_Y0 X26_Y13 " "Info: Peak interconnect usage is 36% of the available device resources in the region that extends from location X13_Y0 to location X26_Y13" {  } {  } 0 0 "Peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "Average interconnect usage is %1!d!%% of the available device resources" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:19 " "Info: Fitter routing operations ending: elapsed time is 00:00:19" {  } {  } 0 0 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "Info: The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Info: Optimizations that may affect the design's routability were skipped" {  } {  } 0 0 "Optimizations that may affect the design's routability were skipped" 0 0 "" 0 -1} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Info: Optimizations that may affect the design's timing were skipped" {  } {  } 0 0 "Optimizations that may affect the design's timing were skipped" 0 0 "" 0 -1}  } {  } 0 0 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0 0 "Started post-fitting delay annotation" 0 0 "" 0 -1}
{ "Warning" "WDAT_NO_LOADING_SPECIFIED_ONE_OR_MORE_PINS" "42 " "Warning: Found 42 output pins without output pin load capacitance assignment" { { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ADDRESS\[12\] 0 " "Info: Pin \"ADDRESS\[12\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ADDRESS\[11\] 0 " "Info: Pin \"ADDRESS\[11\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ADDRESS\[10\] 0 " "Info: Pin \"ADDRESS\[10\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ADDRESS\[9\] 0 " "Info: Pin \"ADDRESS\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ADDRESS\[8\] 0 " "Info: Pin \"ADDRESS\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ADDRESS\[7\] 0 " "Info: Pin \"ADDRESS\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ADDRESS\[6\] 0 " "Info: Pin \"ADDRESS\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ADDRESS\[5\] 0 " "Info: Pin \"ADDRESS\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ADDRESS\[4\] 0 " "Info: Pin \"ADDRESS\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ADDRESS\[3\] 0 " "Info: Pin \"ADDRESS\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ADDRESS\[2\] 0 " "Info: Pin \"ADDRESS\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ADDRESS\[1\] 0 " "Info: Pin \"ADDRESS\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ADDRESS\[0\] 0 " "Info: Pin \"ADDRESS\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "OPERAND\[10\] 0 " "Info: Pin \"OPERAND\[10\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "OPERAND\[9\] 0 " "Info: Pin \"OPERAND\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "OPERAND\[8\] 0 " "Info: Pin \"OPERAND\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "OPERAND\[7\] 0 " "Info: Pin \"OPERAND\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "OPERAND\[6\] 0 " "Info: Pin \"OPERAND\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "OPERAND\[5\] 0 " "Info: Pin \"OPERAND\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "OPERAND\[4\] 0 " "Info: Pin \"OPERAND\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "OPERAND\[3\] 0 " "Info: Pin \"OPERAND\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "OPERAND\[2\] 0 " "Info: Pin \"OPERAND\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "OPERAND\[1\] 0 " "Info: Pin \"OPERAND\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "OPERAND\[0\] 0 " "Info: Pin \"OPERAND\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "RON_1\[2\] 0 " "Info: Pin \"RON_1\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "RON_1\[1\] 0 " "Info: Pin \"RON_1\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "RON_1\[0\] 0 " "Info: Pin \"RON_1\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "RON_2\[2\] 0 " "Info: Pin \"RON_2\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "RON_2\[1\] 0 " "Info: Pin \"RON_2\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "RON_2\[0\] 0 " "Info: Pin \"RON_2\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "TWO_TACT 0 " "Info: Pin \"TWO_TACT\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HIT 0 " "Info: Pin \"HIT\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MISS 0 " "Info: Pin \"MISS\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "EMPTY 0 " "Info: Pin \"EMPTY\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "FULL 0 " "Info: Pin \"FULL\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "FZ_out 0 " "Info: Pin \"FZ_out\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "BUSY 0 " "Info: Pin \"BUSY\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "READY 0 " "Info: Pin \"READY\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "COMMAND\[3\] 0 " "Info: Pin \"COMMAND\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "COMMAND\[2\] 0 " "Info: Pin \"COMMAND\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "COMMAND\[1\] 0 " "Info: Pin \"COMMAND\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "COMMAND\[0\] 0 " "Info: Pin \"COMMAND\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! output pins without output pin load capacitance assignment" 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0 0 "Delay annotation completed successfully" 0 0 "" 0 -1}
{ "Warning" "WFIOMGR_RESERVE_ASSIGNMENT_FOR_UNUSED_PINS_IS_DEFAULT" "As output driving ground " "Warning: The Reserve All Unused Pins setting has not been specified, and will default to 'As output driving ground'." {  } {  } 0 0 "The Reserve All Unused Pins setting has not been specified, and will default to '%1!s!'." 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 5 s Quartus II " "Info: Quartus II Fitter was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "303 " "Info: Peak virtual memory: 303 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Sat May 11 16:01:14 2019 " "Info: Processing ended: Sat May 11 16:01:14 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:43 " "Info: Elapsed time: 00:00:43" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:42 " "Info: Total CPU time (on all processors): 00:00:42" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
