/*
 * \brief   Zynq USRP E31x specific board definitions
 * \author  Johannes Schlatow
 * \date    2021-09-21
 */

/*
 * Copyright (C) 2021 Genode Labs GmbH
 *
 * This file is part of the Genode OS framework, which is distributed
 * under the terms of the GNU Affero General Public License version 3.
 */

#ifndef _SRC__INCLUDE__HW__SPEC__ARM__ZYNQ_USRP_E31x_BOARD_H_
#define _SRC__INCLUDE__HW__SPEC__ARM__ZYNQ_USRP_E31x_BOARD_H_

#include <hw/spec/arm/zynq_usrp_e31x.h>
#include <drivers/uart/xilinx.h>
#include <hw/spec/arm/boot_info.h>

namespace Hw::Zynq_usrp_e31x_board {

	using namespace Zynq_usrp_e31x;
	using Serial   = Genode::Xilinx_uart;

	static constexpr Genode::size_t NR_OF_CPUS = 2;
}

#endif /* _SRC__INCLUDE__HW__SPEC__ARM__ZYNQ_USRP_E31x_BOARD_H_ */
