--------------------------------------------------------------------------------
-- Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
--------------------------------------------------------------------------------
--   ____  ____
--  /   /\/   /
-- /___/  \  /    Vendor: Xilinx
-- \   \   \/     Version: P.15xf
--  \   \         Application: netgen
--  /   /         Filename: cm0_wrapper_timesim.vhd
-- /___/   /\     Timestamp: Sat Oct 29 00:37:56 2022
-- \   \  /  \ 
--  \___\/\___\
--             
-- Command	: -intstyle ise -s 3 -pcf cm0_wrapper.pcf -rpw 100 -tpw 0 -ar Structure -tm cm0_wrapper -insert_pp_buffers true -w -dir netgen/par -ofmt vhdl -sim cm0_wrapper.ncd cm0_wrapper_timesim.vhd 
-- Device	: 6slx100fgg676-3 (PRODUCTION 1.21 2012-04-23)
-- Input file	: cm0_wrapper.ncd
-- Output file	: C:\Users\vn22984\OneDrive - University of Bristol\LAB\Embedded_Unit_Lab\LAB2_ISE\Ise\abh_bridge_m0_lab_final\netgen\par\cm0_wrapper_timesim.vhd
-- # of Entities	: 1
-- Design Name	: cm0_wrapper
-- Xilinx	: C:\Xilinx\14.1\ISE_DS\ISE\
--             
-- Purpose:    
--     This VHDL netlist is a verification model and uses simulation 
--     primitives which may not represent the true implementation of the 
--     device, however the netlist is functionally correct and should not 
--     be modified. This file cannot be synthesized and should only be used 
--     with supported simulation tools.
--             
-- Reference:  
--     Command Line Tools User Guide, Chapter 23
--     Synthesis and Simulation Design Guide, Chapter 6
--             
--------------------------------------------------------------------------------

library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library SIMPRIM;
use SIMPRIM.VCOMPONENTS.ALL;
use SIMPRIM.VPACKAGE.ALL;

entity cm0_wrapper is
  port (
    clkm : in STD_LOGIC := 'X'; 
    rstn : in STD_LOGIC := 'X'; 
    ahbmi_hready : in STD_LOGIC := 'X'; 
    ahbmi_hcache : in STD_LOGIC := 'X'; 
    ahbmi_testen : in STD_LOGIC := 'X'; 
    ahbmi_testrst : in STD_LOGIC := 'X'; 
    ahbmi_scanen : in STD_LOGIC := 'X'; 
    ahbmi_testoen : in STD_LOGIC := 'X'; 
    ahbmo_hbusreq : out STD_LOGIC; 
    ahbmo_hlock : out STD_LOGIC; 
    ahbmo_hwrite : out STD_LOGIC; 
    led_group04 : out STD_LOGIC; 
    ahbmi_hgrant : in STD_LOGIC_VECTOR ( 0 to 15 ); 
    ahbmi_hresp : in STD_LOGIC_VECTOR ( 1 downto 0 ); 
    ahbmi_hrdata : in STD_LOGIC_VECTOR ( 31 downto 0 ); 
    ahbmi_hirq : in STD_LOGIC_VECTOR ( 31 downto 0 ); 
    ahbmo_htrans : out STD_LOGIC_VECTOR ( 1 downto 0 ); 
    ahbmo_haddr : out STD_LOGIC_VECTOR ( 31 downto 0 ); 
    ahbmo_hsize : out STD_LOGIC_VECTOR ( 2 downto 0 ); 
    ahbmo_hburst : out STD_LOGIC_VECTOR ( 2 downto 0 ); 
    ahbmo_hprot : out STD_LOGIC_VECTOR ( 3 downto 0 ); 
    ahbmo_hwdata : out STD_LOGIC_VECTOR ( 31 downto 0 ); 
    ahbmo_hirq : out STD_LOGIC_VECTOR ( 31 downto 0 ); 
    ahbmo_hconfig : out STD_LOGIC_VECTOR2 ( 7 downto 0 , 31 downto 0 ); 
    ahbmo_hindex : out STD_LOGIC_VECTOR ( 3 downto 0 ) 
  );
end cm0_wrapper;

architecture Structure of cm0_wrapper is
  signal u_CORTEXM0DS_u_logic_Npk2z4_25818 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Fij2z4_25819 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_O5t2z4_25820 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Sgj2z4_25821 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Y6t2z4_25822 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Ffj2z4_25823 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_W9fwx4 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_L8t2z4_25825 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_S87wx4 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Ark2z4_25827 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Rfpvx45_25828 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_He6wx4_C9yvx4_AND_1655_o : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Rfpvx42_25830 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Dvy2z4_25831 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_U6wvx414 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_T1d3z4_25833 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_H3d3z4_25834 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Fzxwx42_25835 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Fzxwx41_25836 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_H783z4_25837 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Y1u2z4_25838 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_V3m2z4_25839 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Yx63z4_25840 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Svk2z4_25841 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Yaz2z4_25842 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Yb93z4_25843 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Hbv2z4_25844 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_H2m2z4_25845 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_T0m2z4_25846 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Feyvx4_0 : STD_LOGIC; 
  signal clkm_BUFGP : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_D923z4_25849 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_B91wx4_25850 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_hreset_n_inv : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Jvqvx4 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Cza2z4_Jza2z4_AND_6554_o : STD_LOGIC; 
  signal N910 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_C6mwx41_25855 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_C6mwx43_25856 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_C6mwx42_25857 : STD_LOGIC; 
  signal N1721 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Ticvx4 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Llq2z4_25860 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Tzg3z4_25861 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Duc2z4 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Lf0wx44_25863 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Kuc2z4 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_H67wx4_O67wx4_AND_1705_o : STD_LOGIC; 
  signal N1003 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Wai2z4_25867 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Wfuwx4 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Tauwx4_Abuwx4_AND_4036_o3_25869 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Lstwx42_25870 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Jgxwx4_Qgxwx4_AND_4397_o : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Xcuwx4 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Ey9wx4 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_H1qwx4 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Nrvwx4 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Y5ywx4_0 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_D5ywx4 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Ydyvx4_0 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_H133z4_25879 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Oszvx4_25880 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Aok2z4_25881 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Idk2z4_25882 : STD_LOGIC; 
  signal u_ahb_bridge_u_state_machine_HREADY_0 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Sxpvx4 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Zwcvx4 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Phh2z4 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Pri3z4_32_0 : STD_LOGIC; 
  signal N455 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Izpvx4 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_K0qvx4 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Hq1wx4 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Mtqvx4 : STD_LOGIC; 
  signal N1006 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Tauwx4_Abuwx4_AND_4036_o1_25894 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Tauwx4_Abuwx4_AND_4036_o52 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_M5tvx4 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_K1owx4_R1owx4_AND_3319_o4 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Tauwx4_Abuwx4_AND_4036_o4_25898 : STD_LOGIC; 
  signal N1007 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_U7w2z4_25900 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Ywi2z4_25901 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Tauwx4_Abuwx4_AND_4036_o6 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Meyvx4_0 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_I113z4_25904 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Qz0wx4_25905 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_E913z4_25906 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Zz1wx4_25907 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Ddyvx4_0 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_F473z4_25909 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Mq0wx4_25910 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Wcyvx4 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_F483z4_25912 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Yxzvx4 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Ekovx4 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Yuovx4 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_S4qvx4 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Gv92z4_Nv92z4_AND_6423_o : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Xxovx4 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Jxovx4 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Sfa2z4_Zfa2z4_AND_6505_o : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Mrsvx4 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_n16534_8_0 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Gzvvx4 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_K1wvx4 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Pri3z4_11_0 : STD_LOGIC; 
  signal N1023 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_T5g3z4_25927 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_D4g3z4_25928 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_H6tvx4 : STD_LOGIC; 
  signal N735 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Zt7wx4 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Emi2z4_25932 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Xowwx4 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Qowwx4 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Svxwx4 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Wxxwx4 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Tzxwx4 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_M6ywx4 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Cza2z4_Jza2z4_AND_6554_o3_25939 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Axm2z4_25940 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Gcb3z4_25941 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Bus2z4_25942 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Wgb2z4_Cdb2z4_AND_6610_o : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Iuuvx4 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Wva2z4 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Tdp2z4_25946 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Uaj2z4_25947 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_G0w2z4_25948 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Trq2z4_25949 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Cam2z4_25950 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_R1w2z4_25951 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Kxkwx4 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_G2lwx4 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Kxkwx42_0 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Kxkwx45_25955 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_C9yvx4 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Pyxvx4 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Zoy2z4_25958 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Sbxvx46_0 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Wolwx4_Dplwx4_AND_3043_o : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Sbxvx45_25961 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Jky2z4_25962 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_J2yvx4_Q2yvx4_AND_958_o : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Rfpvx4 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Uup2z4_25965 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Uqxvx4 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Vuxvx4_Rsxvx4_XOR_16_o : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Ejpvx4 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Brxvx4_Y5svx4_XOR_14_o : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Vnxvx4_Coxvx4_AND_925_o : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Irxvx4_Prxvx4_XOR_15_o : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_X77wx4 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Wpywx4_0 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Clewx4 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Mv2wx4 : STD_LOGIC; 
  signal N1875_0 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Mvhvx46_25977 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_A4t2z4_25978 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Mvhvx41_25979 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Swy2z4_25980 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Ltswx4_Qsewx4_AND_3836_o : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Mvhvx45_0 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_An73z4_25983 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Aru2z4_25984 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Kjk2z4_25985 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Vp52z4_Bm52z4_OR_1172_o : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Op52z4_Zk52z4_OR_1169_o : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Op52z4_Vb52z4_OR_1173_o : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Tki2z4_25989 : STD_LOGIC; 
  signal N1917_0 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Qem2z4_25991 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_H9i2z4_25992 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Hyy2z4_25993 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Nsk2z4_25994 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Rek2z4_25995 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Vhk2z4_25996 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Y21xx4 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_C51xx4 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Vp52z4_Gl52z4_OR_1177_o : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Kqzvx48 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Nz73z4_26001 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_M743z4_26002 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_N3v2z4_26003 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Tel2z4_26004 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Pbl2z4_26005 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Izpvx41 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Izpvx45_26007 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Izpvx410 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Aez2z4_26009 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Izpvx42_26010 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Vg53z4_26011 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Xhl2z4_26012 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_M1j2z4_26013 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Mvhvx47_26014 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Zj3wx4 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Fa2wx4 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_U2ewx4 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Ziwwx4_Gjwwx4_AND_4301_o2_26018 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Uqwwx4_Brwwx4_AND_4324_o10_26019 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Uqwwx4_Brwwx4_AND_4324_o7_26020 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Uqwwx4_Brwwx4_AND_4324_o4_26021 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_S9rwx4_Vhvwx4_AND_4177_o : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Uenwx4_Lcvwx4_AND_4235_o : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Va3wx4_26024 : STD_LOGIC; 
  signal N16 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_I5xwx4_P5xwx4_AND_4367_o : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Hfxwx4_Ofxwx4_AND_4393_o : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Mvhvx419_26028 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Fjewx4 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_E78wx4 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_O76wx4 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_H33wx4 : STD_LOGIC; 
  signal N393 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_D9c2z4_K9c2z4_AND_6705_o : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Keqvx4_Ync2z4_AND_6755_o : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Kvfwx4_W8c2z4_AND_6701_o : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Pri3z4_3_0 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_J4x2z4_26038 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Mvhvx49_26039 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Pty2z4_26040 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Qdj2z4_26041 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_K22wx461 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_R9nwx4 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Cbvwx4 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Imnwx4_26045 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Pmnwx4 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Jp3wx4 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_J43wx4 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Wkwwx4_Ay7wx4_AND_4307_o : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_U2x2z4_26050 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Q3xvx4_26051 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Qllwx43_26052 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Sznvx4 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_M3ovx4_Us2wx4_OR_1265_o : STD_LOGIC; 
  signal N394 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Tbuvx4 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Mtqvx43_26057 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Mwb2z4_Q5gvx4_AND_6653_o : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Xppvx4_0 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Yx83z4_26060 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Jw73z4_26061 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_An63z4_26062 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Gfq2z4_26063 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Sjj2z4_26064 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Fgm2z4_26065 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_J0v2z4_26066 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Art2z4_26067 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Kiq2z4_26068 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Vgq2z4_26069 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Teyvx4 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_K103z4_26071 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Vapvx4 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Fcj2z4_26073 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Vaw2z4_26074 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Rbi3z4_26075 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Z7i2z4_26076 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Scpvx4_26077 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_S9rwx4_Z9rwx4_AND_3655_o : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Crtwx4_Jrtwx4_AND_3968_o_26079 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Uenwx4_V7rwx4_AND_3647_o : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Uttwx4_Butwx4_AND_3979_o : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Zltwx4_Gmtwx4_AND_3949_o : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Qfzvx42_26083 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_W6iwx4 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Kgnwx4_Lcvwx4_AND_4161_o : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Mitwx4_Titwx4_AND_3934_o : STD_LOGIC; 
  signal N598 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Pri3z4_28_0 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Qfzvx43_26089 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Lyhvx45_26090 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Wt2wx4 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Clewx4_R5dwx4_AND_5858_o : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Xviwx4 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Px5wx4 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Lyhvx411_26095 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Lyhvx43_26096 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Lyhvx46_0 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Lyhvx42_26098 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_V76wx4 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Ky5wx4 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Kt23z4_26101 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_T243z4_26102 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Cc53z4_26103 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Gsc2z4_Erc2z4_OR_1317_o : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Gsc2z4_Ptc2z4_OR_1318_o : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Gsc2z4_Lrc2z4_OR_1319_o : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Mydwx4 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Hmqwx4 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Xnqwx4_Eoqwx4_AND_3578_o5_26109 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Bzowx4 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_A6tvx4 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Tkdwx4 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Pybwx4 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Lr9wx4 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Bywwx4 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Svqwx4 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Lstwx41 : STD_LOGIC; 
  signal N146 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_B7owx4 : STD_LOGIC; 
  signal ahbmi_hrdata_14_IBUF_0 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_I7owx4 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Ddi3z4_26122 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_G6owx4 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Cma3z4_26124 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Rdyvx4_0 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_I443z4_26127 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Cfzvx4 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Mrsvx43_26129 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Ce7wx4_P37wx4_AND_1717_o211 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Mrsvx410_26131 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Mrsvx48_26132 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Gl52z4_Cc52z4_OR_1163_o : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Yaz2z4_3_26134 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_H3d3z4_1_26135 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Svk2z4_3_26136 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Kdyvx4 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_I453z4_26138 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_C3qvx4 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Cuxwx4 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_U3ywx4_B4ywx4_AND_4463_o : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_X1ywx4_E2ywx4_AND_4457_o : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Duuwx4 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Ylbwx4 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_N3ywx4 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Cawwx4 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Mmux_D5ywx411_26147 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_H903z4_26148 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Pn1wx4 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_I463z4_26150 : STD_LOGIC; 
  signal N1795 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Pfz2z4_26152 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_X2j2z4_26153 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_J433z4_26154 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_C00wx4 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Yz4wx4 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Lz93z4_26157 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_K3l2z4_26158 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Ffs2z4_26159 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Mjl2z4_26160 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_J6i2z4_26161 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Kop2z4_26162 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Ixxwx4 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Ixxwx42_26164 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Ixxwx41_26165 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_K0u2z4_26166 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_G4r2z4_26167 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Kw63z4_26168 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Ka93z4_26169 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_T9v2z4_26170 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_S2r2z4_26171 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_E1r2z4_26172 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Yafwx42_26173 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Nqy2z4_26174 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Abgwx4 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Yafwx41_0 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Yafwx44_26177 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Dziwx4_Lcpvx4_OR_832_o : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Df3wx44_26179 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Df3wx43_26180 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Nbyvx4 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Ohpvx4 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Df3wx42_26183 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Df3wx4 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_J3xvx4 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Df3wx46_26186 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Yafwx4_0 : STD_LOGIC; 
  signal N973 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Hzywx4 : STD_LOGIC; 
  signal N1111 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_O6zwx4_Hiuwx4_AND_4562_o : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Ozywx4 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_E5owx42_26193 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Qjuwx4 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Aqp2z4_26195 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Qrp2z4_26196 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Hzj2z4_26197 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Vzywx4 : STD_LOGIC; 
  signal N90 : STD_LOGIC; 
  signal N361 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_U5pwx4 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Odzwx4_Vdzwx4_AND_4574_o : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_C7zwx4_J7zwx4_AND_4564_o : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_K423z4_26204 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Iv0wx4_26205 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_I30wx4_26206 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Olzvx4 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Pdi2z4_26208 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Jucwx4 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_X8zvx4 : STD_LOGIC; 
  signal N166 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_I0d2z4_0 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_C34wx4_26213 : STD_LOGIC; 
  signal N737 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_B1a3z4_26215 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_U8b2z4_B9b2z4_AND_6575_o : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_P2a3z4_26217 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Mqa2z4_Tqa2z4_AND_6540_o : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Jmrwx4_Epxvx4_OR_849_o : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Xfcvx4 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_W5p2z4_26221 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_L7p2z4_26222 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Wo0wx46_26223 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Bv03z4_26224 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Xx93z4_26225 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Svk2z4_2_26226 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Yaz2z4_2_26227 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Zta2z4 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Pmvvx4 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Sx3wx4 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Jm5xx4_Qm5xx4_AND_5362_o : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Wbk2z4_26232 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Fsyvx4 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Mmux_H3ivx4114_26234 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Nozvx41_26235 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Wo03z4_26236 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Rni2z4_26237 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Wzy2z4_26238 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Igl2z4_26239 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Ue9wx4 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Bf9wx4 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Uo13z4_26242 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Gsc2z4_Nsc2z4_OR_1316_o : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Nozvx4 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Q7j2z4_26245 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Lgi3z4_26246 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Nozvx44_26247 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Csz2z4_26248 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Lrc2z4_Tja2z4_OR_1315_o : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_U7uwx4 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Wolwx4_Dplwx4_AND_3043_o5_26251 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_P2uvx4_Mf8vx4_AND_644_o : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Kzqvx41_26254 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Pazwx4 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Viuwx4 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Kzqvx4 : STD_LOGIC; 
  signal N1160 : STD_LOGIC; 
  signal N1161_0 : STD_LOGIC; 
  signal N1163_0 : STD_LOGIC; 
  signal N1162_0 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Kzqvx42_26262 : STD_LOGIC; 
  signal N1009 : STD_LOGIC; 
  signal N349 : STD_LOGIC; 
  signal N1105 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Tauwx4_Abuwx4_AND_4036_o : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_B8nwx4_Havwx4_AND_4151_o_26267 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_M413z4_26268 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Qd1wx4_26269 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_J773z4_26270 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Owhvx4118 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Epxvx4 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Owhvx42_26273 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_S4w2z4_26274 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Vihvx41_26275 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Nox2z4_26276 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Roh2z4_21_0 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_G6pvx4 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_G6pvx4_Alywx4_AND_4511_o : STD_LOGIC; 
  signal N1141 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Vihvx42_26281 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Pri3z4_23_0 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Pt52z4_Wt52z4_AND_5847_o : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Lma2z4_Sma2z4_AND_6530_o : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_htrans_o_1_2 : STD_LOGIC; 
  signal N48 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_hprot_o_2_H362z4_AND_5880_o : STD_LOGIC; 
  signal u_ahb_bridge_u_state_machine_dmai_start_26289 : STD_LOGIC; 
  signal u_ahb_bridge_u_state_machine_present_state_FSM_FFd1_26290 : STD_LOGIC; 
  signal u_ahb_bridge_u_state_machine_present_state_FSM_FFd2_26291 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Owhvx44_0 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Xwawx4112 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_K6yvx4 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_D6yvx4 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Owhvx48_26296 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Ljhwx4_Dmgvx4_AND_2647_o : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Owhvx46_26298 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Kzxvx4 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_B4dwx4 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Zmewx4 : STD_LOGIC; 
  signal N512 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_X533z4_26303 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Ow13z4_26304 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_SF1101 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Vcuvx41_26306 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Sdnwx4_Zdnwx4_AND_3239_o_26307 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_H4uwx4_O4uwx4_AND_4014_o_26308 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Rnuwx4_Ynuwx4_AND_4069_o_26309 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Tanwx4_Abnwx4_AND_3231_o_26310 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Kuuwx4_Ruuwx4_AND_4090_o : STD_LOGIC; 
  signal N483 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Fyzvx42_26313 : STD_LOGIC; 
  signal N431 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Pfnwx4_Wfnwx4_AND_3245_o_26315 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_S0twx4_Z0twx4_AND_3870_o : STD_LOGIC; 
  signal N1014_0 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_H3wvx4_26318 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Zpx2z4_26319 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Pxyvx4 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_n16534_23_0 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Pri3z4_26_0 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Vcuvx43_26323 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Niyvx4_Uiyvx4_AND_982_o51 : STD_LOGIC; 
  signal N432 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Ppsvx410_26326 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Ppsvx48_26327 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Ppsvx49_26328 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Rvb2z4_M66wx4_AND_6648_o : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Ucqvx4_P6xvx4_AND_6659_o : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Twb2z4_M66wx4_AND_6655_o : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Yvb2z4_Fwb2z4_AND_6650_o : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_V6swx4_Pcyvx4_AND_6854_o : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_L733z4_26334 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_J70wx4_26335 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_T93wx4 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Twz2z4_26337 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Bn53z4_26338 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Q8rwx4_X8rwx4_AND_3649_o_26339 : STD_LOGIC; 
  signal N855_0 : STD_LOGIC; 
  signal N853 : STD_LOGIC; 
  signal N854 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Rqzvx4 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Yqzvx4_26344 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_O3pvx43_26345 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Qppvx4 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Cgyvx4 : STD_LOGIC; 
  signal N30 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Q5nwx4_X5nwx4_AND_3221_o_26349 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Ratwx4_Yatwx4_AND_3908_o_26350 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_B8nwx4_I8nwx4_AND_3224_o_26351 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_L753z4_26352 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_O403z4_26353 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_L763z4_26354 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Iu1wx4 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Sscvx4 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Hak2z4_26357 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Ohh3z4_26358 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Re72z4_Ye72z4_AND_6067_o4_26359 : STD_LOGIC; 
  signal N667 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_X6m2z4_26361 : STD_LOGIC; 
  signal N668 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Xmzvx4_26363 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Lw53z4_26364 : STD_LOGIC; 
  signal N1510 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Qjhvx41_26366 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Tuvwx4 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_E5owx4 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Qjhvx42_26369 : STD_LOGIC; 
  signal N1102 : STD_LOGIC; 
  signal N1103 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Pt52z4_Wt52z4_AND_5847_o1_26372 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Afyvx4 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_B5e3z4_26374 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Aj1wx4_26375 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Pt52z4_Wt52z4_AND_5847_o6_26376 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Pt52z4_Wt52z4_AND_5847_o2_26377 : STD_LOGIC; 
  signal N1645 : STD_LOGIC; 
  signal N1644 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Ov62z4_Vv62z4_AND_5989_o1_26380 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_W893z4_26381 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Wu63z4_26382 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Sgp2z4_26383 : STD_LOGIC; 
  signal N1605 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_R283z4_26385 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_It63z4_26386 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Ipm2z4_26387 : STD_LOGIC; 
  signal N1030 : STD_LOGIC; 
  signal N641 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Pazwx41_26390 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_C7zwx4_J7zwx4_AND_4564_o1_26391 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_A6zwx4 : STD_LOGIC; 
  signal N1032 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Qxuwx4 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_F8v2z4_26395 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Wyt2z4_26396 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Ujp2z4_26397 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Gip2z4_26398 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_E0d3z4_26399 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Q52wx4_26400 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_R6v2z4_26401 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Ixt2z4_26402 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Ksm2z4_26403 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Wqm2z4_26404 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_C5ovx4 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_D4a3z4_26406 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Srgwx4 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Srgwx4_Zrvvx4_AND_3774_o : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_J5vvx4_0 : STD_LOGIC; 
  signal N1130 : STD_LOGIC; 
  signal N1131 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_I21wx4_26413 : STD_LOGIC; 
  signal N6 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_P7owx4_W7owx4_AND_3334_o : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_K1owx4_R1owx4_AND_3319_o : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Ofyvx4 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_B1q2z4_26418 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_M41wx4_26419 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Omcwx4_Vmcwx4_AND_2244_o : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Pri3z4_4_0 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_O2bwx4 : STD_LOGIC; 
  signal N26 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_O723z4_26424 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_A8h3z4_26425 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Mc0wx4_26426 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_S6ovx4_Nlovx4_AND_78_o1_26427 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Fvovx4_26428 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Owovx4 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Qk1wx4 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_n16534_9_0 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Pri3z4_12_0 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Qowwx42_26433 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Uvzvx41_26434 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Qowwx41_26435 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Uvzvx4 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Uvzvx43_26437 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Xowwx41_26438 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Xowwx42_26439 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Gqwwx4 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_B90xx4 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Vfd3z4_26442 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Bec3z4_26443 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Qfc3z4_26444 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Bjd3z4_26445 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Pxb3z4_26446 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Hub3z4_26447 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Ikz2z4_26448 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Ow33z4_26449 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Qi62z4_Xi62z4_AND_5937_o4_0 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_X553z4_26451 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Cll2z4_26452 : STD_LOGIC; 
  signal N778 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Qi62z4_Xi62z4_AND_5937_o : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_U593z4_26455 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_I793z4_26456 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Yybvx4 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Ruhvx410_26458 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Unewx43 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Ruhvx49_26460 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Ruhvx45_26461 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Ugewx4 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Bsy2z4_26463 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Ruhvx46_0 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Q273z4_26465 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Xl0wx4_26466 : STD_LOGIC; 
  signal N800 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Zcn2z4_26468 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Y29wx4 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_D1awx4_V0dwx4_AND_2283_o : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Zoqwx4_Gpqwx4_AND_3581_o : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Ebbwx4 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Bdwwx4 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Xnqwx4_Eoqwx4_AND_3578_o : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Lcowx4_Yw7wx4_OR_973_o : STD_LOGIC; 
  signal N140 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Xyk2z4_26477 : STD_LOGIC; 
  signal N38 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_A5twx4_H5twx4_AND_3887_o : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Kqzvx4 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Xd8wx4 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Vctwx4_Cdtwx4_AND_3918_o_26482 : STD_LOGIC; 
  signal N830 : STD_LOGIC; 
  signal N769 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Cn43z4_26485 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Tuawx41_26486 : STD_LOGIC; 
  signal N1649 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Wzawx4 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Tuawx4 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_I6z2z4_26490 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_W19wx4 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Ul9wx4 : STD_LOGIC; 
  signal N753 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_K952z4_R952z4_AND_5775_o : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Pu1wx4_inv_0 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_D1p2z4_26496 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Vllvx41_26497 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Vezvx4 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Xsx2z4_26499 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Dl72z4_Kl72z4_AND_6093_o : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_n16534_25_0 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Xly2z4_26502 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Zwxvx4 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Jvxvx4_0 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Lny2z4_26505 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Qxhvx47_26506 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Jf6wx4 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Msyvx4 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_K79vx4_Y99vx4_OR_725_o : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Q713z4_26510 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Cr1wx4 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_C5n2z4_26512 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Yzi2z4_26513 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Xzavx43_26514 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Zei2z4_26515 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Otyvx44_0 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Siqvx4 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_A9p2z4_26518 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Hfyvx4 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_B5u2z4_26520 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Jiowx41 : STD_LOGIC; 
  signal N1356 : STD_LOGIC; 
  signal N1355 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Fdzvx4 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_G02wx4_inv : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Uhzvx4_26526 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_T253z4_26527 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_J3qvx4 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Vfyvx4 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_I0e3z4_26530 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Ymawx4 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Cyq2z4_26532 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Us2wx4_Nggvx4_OR_1282_o : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Vve3z4_26534 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Y9l2z4_26535 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Nyvwx4 : STD_LOGIC; 
  signal N508 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Viuwx44_26538 : STD_LOGIC; 
  signal N509 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Odzwx4_Vdzwx4_AND_4574_o2_26540 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Iazwx4 : STD_LOGIC; 
  signal N468 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Ngzwx4 : STD_LOGIC; 
  signal N469 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_S703z4_26545 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_T263z4_26546 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Tkzvx4 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Muawx4 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Re72z4_Ye72z4_AND_6067_o : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Whh2z4 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Sl03z4_26551 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Jlo2z4_26552 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Jw83z4_26553 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Op52z4_Bm52z4_OR_1174_o : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Zk52z4_Cc52z4_OR_1168_o : STD_LOGIC; 
  signal ahbmi_hrdata_11_IBUF_0 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Jpa3z4_26557 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_L8m2z4_26558 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Lpt2z4_26559 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Yoz2z4_26560 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Cqo2z4_26561 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Vp52z4_Zk52z4_OR_1170_o : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Bm52z4_Cc52z4_OR_1164_o : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Rtpvx43_26564 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Ujo2z4_26565 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Uyu2z4_26566 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Noo2z4_26567 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Vp52z4_Vb52z4_OR_1171_o : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Ll63z4_26569 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Fio2z4_0 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Rtpvx47_26571 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Uu73z4_26572 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Ymo2z4_26573 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Sk52z4_Bm52z4_OR_1166_o : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Rtpvx4 : STD_LOGIC; 
  signal N1407 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Mdzvx41_26577 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Bpzvx4 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_C5v2z4_26579 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Xhqvx4 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_U8b2z4_B9b2z4_AND_6575_o4 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_T7d3z4_26582 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Bmb3z4_26583 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Acb2z4_Hcb2z4_AND_6581_o : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Oxuvx4 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Mmux_Z78wx4111_26586 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Zhxwx4_Gixwx4_AND_4403_o_26587 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Nkvwx4_Ukvwx4_AND_4186_o : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_G4qwx4 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Icxwx4 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Dmvwx4 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_D9uwx4 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_F8e3z4_26593 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_V223z4_26594 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Oytvx41_26595 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_M5f3z4_26596 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Aze3z4_26597 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Dhb3z4_26598 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Ogo2z4_26599 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Z2h3z4_26600 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Oytvx42_26601 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_K7g3z4_26602 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Rsa3z4_26603 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Iua3z4_26604 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Z8b3z4_26605 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Qxa3z4_26606 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Gza3z4_26607 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Oytvx43_26608 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_C4b3z4_26609 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_O0o2z4_26610 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_She3z4_26611 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Zva3z4_26612 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_S3i3z4_26613 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_S71wx4 : STD_LOGIC; 
  signal N351 : STD_LOGIC; 
  signal N522 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_X61wx43_26617 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Rbmvx42 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_F2o2z4_26619 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Tna3z4_26620 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Oytvx44_26621 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Ara3z4_26622 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Xeo2z4_26623 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_W0b3z4_26624 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_M2b3z4_26625 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Uei3z4_26626 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Ushvx4 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Ushvx45_26628 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Ushvx42_26629 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Bswvx4 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Ushvx43_26631 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Tv2wx4 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Oytvx4 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_X7tvx4 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Iwh2z4_22_0 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_F2hvx4_Txtvx4_OR_101_o : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Aytvx4_Mxtvx4_OR_98_o : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Japwx4 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_V233z4_26639 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Xs7wx4 : STD_LOGIC; 
  signal N82 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Zaxwx4 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Feqwx4 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Mnvwx4 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_F4q2z4_26645 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Rqywx4 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Ye4wx4 : STD_LOGIC; 
  signal N916 : STD_LOGIC; 
  signal ahbmi_hrdata_30_IBUF_0 : STD_LOGIC; 
  signal ahbmi_hrdata_18_IBUF_0 : STD_LOGIC; 
  signal N918_0 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_F9j2z4_26652 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_U573z4_26653 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_J0n2z4_26654 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_F40xx4 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_H8l2z4_26656 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Z4l2z4_26657 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Jkc3z4_26658 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_F4c3z4_26659 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Ayzwx41_26660 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Jjuwx4 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Jjuwx42_26662 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Jjuwx41_26663 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_N10xx4 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Jzzwx4 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Qzzwx4 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_SF11715 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_J7b3z4_26668 : STD_LOGIC; 
  signal HWDATA_6_0 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_S6ovx4_Nlovx4_AND_78_o2_26670 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Hszvx4 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_S1a2z4_Z1a2z4_AND_6449_o : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_O42wx4_V42wx4_AND_1277_o : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Bv0wx4 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Vpovx4 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_U11wx4 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_n16534_14_0 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Pri3z4_17_0 : STD_LOGIC; 
  signal N1353 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Hue3z4_26680 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Fre3z4_26681 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Tse3z4_26682 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Erc2z4_Tja2z4_OR_1314_o : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Z0g3z4_26684 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_L0uvx4 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_G8n2z4_26686 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_K2k2z4_26688 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Za82z4_Gb82z4_AND_6197_o : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_T7cwx4_B19wx4_XOR_52_o : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Fuawx4_26691 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_U052z4_B152z4_AND_5742_o : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Pri3z4_24_0 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_J5i3z4_26694 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_F6zvx4 : STD_LOGIC; 
  signal N357 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Euzvx4 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Uz9wx4_B19wx4_XOR_35_o : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Cztvx4_26699 : STD_LOGIC; 
  signal N605 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Roh2z4_13_0 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Pri3z4_15_0 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Rix2z4_26703 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Z203z4_26704 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_F8u2z4_26705 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_M0i3z4_26706 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Dks2z4_26707 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Lns2z4_26708 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Pgb2z4 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Z0uvx4 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_J9d3z4_26711 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Iwh2z4_23_0 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Jca3z4_26713 : STD_LOGIC; 
  signal N170 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Vssvx4 : STD_LOGIC; 
  signal ahbmi_hrdata_5_IBUF_0 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_J5m2z4_26717 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_I4s2z4_26718 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Z4qvx4 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_M3e3z4_26720 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_X563z4_26721 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_V883z4_26722 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_J5o2z4_26723 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Tanwx4_D8vwx4_AND_4142_o_26724 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Pri3z4_16_0 : STD_LOGIC; 
  signal N650 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Qztvx4 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_P37wx4 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_K0wwx4 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Ztc3z4_26730 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Gxk2z4_26731 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Zad3z4_26733 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Pcd3z4_26734 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Mcc3z4_26735 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Vac3z4_26736 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Cza2z4_Jza2z4_AND_6554_o9 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Jxs2z4_26738 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Dwa2z4 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Mis2z4_26740 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Kss2z4_26741 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Sta2z4 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Qsa2z4 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Mxa2z4 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_I7r2z4_26745 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Z523z4_26746 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_M4j2z4_26747 : STD_LOGIC; 
  signal N34 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Ujpwx4_Bkpwx4_AND_3462_o : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Dtowx4_Ktowx4_AND_3407_o_26750 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_O7zvx4 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Z78wx4 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_SF28331 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Omk2z4_26754 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Pri3z4_31_0 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_D2ovx4_0 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Ll1wx441 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Vwhvx44121 : STD_LOGIC; 
  signal N114_0 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Uenwx4_Dgnwx4_AND_4164_o : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Wn1wx42_26761 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Hfqwx4_Ofqwx4_AND_3552_o_0 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Vwhvx46_0 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Vwhvx47_0 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_O2g3z4_26765 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Cc63z4_26766 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Wpsvx4 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Kn2wx4_Rn2wx4_AND_1336_o16_26768 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_SF2882_0 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Op52z4_Gl52z4_OR_1175_o1 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Wqd3z4_26771 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Ibe3z4_26772 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Gm1wx47_26773 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_U9e3z4_26774 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Tyd3z4_26775 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Wce3z4_26776 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Sk52z4_Gl52z4_OR_1165_o : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Cc73z4_26778 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Xwawx41_26779 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Xwawx42_26780 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Xwawx43_26781 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Xwawx4 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Xwawx46_0 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_H1cwx4 : STD_LOGIC; 
  signal N70 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Jhxvx4 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Xr0xx4_I7pvx4_OR_1135_o : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Rv0xx4_Yv0xx4_AND_4720_o : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_SF28831 : STD_LOGIC; 
  signal N1700 : STD_LOGIC; 
  signal N1693 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Thm2z4_26792 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Qk0xx4 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Aj0xx4_Hj0xx4_AND_4678_o1 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Jk0xx4_26795 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_E5owx43_0 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Wa32z4_Db32z4_AND_5502_o : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Wd23z4_26798 : STD_LOGIC; 
  signal N711 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Q1ywx4 : STD_LOGIC; 
  signal N957 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Wa03z4_26802 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Okn2z4_26803 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Jw93z4_26804 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_X0lwx4_Cwawx4_AND_6830_o : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_C3z2z4_26806 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_K1z2z4_26807 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_I2t2z4_26808 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Auk2z4_26809 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Ch03z4_26810 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Knz2z4_26811 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Z853z4_26812 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Yg13z4_26813 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Iwp2z4_26814 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Swpwx4_Zwpwx4_AND_3507_o1_26815 : STD_LOGIC; 
  signal ahbmi_hrdata_10_IBUF_0 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Zhyvx43_26817 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Hq23z4_26818 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_K7s2z4_26819 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_G5qvx4 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Bf93z4_26821 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Wzawx43_26822 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Jrnvx4 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Wzawx42_26824 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Wzawx41_26825 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_T3ovx4 : STD_LOGIC; 
  signal N921 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_K0pwx4_R0pwx4_AND_3424_o1_26828 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_K0pwx4_R0pwx4_AND_3424_o5_26829 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Oldwx4 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_L5owx4 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Iypwx4_Pypwx4_AND_3512_o : STD_LOGIC; 
  signal ahbmi_hrdata_22_IBUF_0 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Aeywx4_L9hvx4_AND_4487_o : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_K0pwx4_R0pwx4_AND_3424_o3_26835 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Egywx4_B5hvx4_AND_4492_o : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_K0pwx4_R0pwx4_AND_3424_o4_26837 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Tqc3z4_26838 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_X3pwx4 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Rym2z4_26840 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Ts5wx4 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_U5a3z4_26842 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Ec43z4_26843 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Z863z4_26844 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Rxzvx4 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Efp2z4_26846 : STD_LOGIC; 
  signal N134 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Ov62z4_Vv62z4_AND_5989_o : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_n16534_3_0 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Pri3z4_6_0 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_M3u2z4_26851 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Bk13z4_26852 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Bk23z4_26853 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_O5k2z4_26854 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Bk33z4_26855 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_N8i3z4_26856 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_H2f3z4_26857 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_T8f3z4_26858 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Kkb3z4_26860 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Tqs2z4_26861 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Zkuwx4 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Ra1wx41_26863 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Vxf3z4_26864 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_R99wx4_B19wx4_XOR_32_o : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Df83z4_26866 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Swpwx4_Zwpwx4_AND_3507_o : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Zluvx42_26868 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_D6qwx4_K6qwx4_AND_3532_o_26869 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_O4nwx4_V4nwx4_AND_3218_o41 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Xzavx4 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Xzavx42_0 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Kuc2z422 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Oedwx4 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Q6e3z4_26875 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Po73z4_26876 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Gjt2z4_26877 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Eol2z4_26878 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Gf63z4_26879 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Za82z4_Gb82z4_AND_6197_o2_26880 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Uuf3z4_26881 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Qrf3z4_26882 : STD_LOGIC; 
  signal N1480 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Grl2z4_26884 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Psu2z4_26885 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Qml2z4_26886 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Spl2z4_26887 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Za82z4_Gb82z4_AND_6197_o3_26888 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Ilf3z4_26889 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Pgf3z4_26890 : STD_LOGIC; 
  signal N130 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_M2ivx4_26892 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_N142z4_U142z4_AND_5606_o : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Y9t2z4_26894 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Zfh3z4_26895 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_B6j2z4_26896 : STD_LOGIC; 
  signal N1694 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_G9w2z4_26898 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_N8o2z4_26899 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Yuhvx46_26900 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Hc13z4_26901 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Yuhvx415_26902 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Yuhvx410_26903 : STD_LOGIC; 
  signal N1877_0 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Zjwvx4 : STD_LOGIC; 
  signal N466 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Hdzwx4 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_U5pwx42_26908 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_U5pwx41_26909 : STD_LOGIC; 
  signal N465 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Hc23z4_26911 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_An83z4_26912 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_T5tvx4 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_S5b3z4_26914 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Q2q2z4_26916 : STD_LOGIC; 
  signal N1650 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Bsawx4_Isawx4_AND_2022_o31 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_B73wx4 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_U9gvx4_Z6gvx4_OR_1130_o_0 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Ggswx4 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Yj6wx4 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Iufwx4 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Viy2z4_26924 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Ggswx42_26925 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Layvx4 : STD_LOGIC; 
  signal N1133 : STD_LOGIC; 
  signal N1134 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Ba0wx4_26929 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Kgnwx4_C8rwx4_AND_4262_o : STD_LOGIC; 
  signal N14 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Zbpwx4_Gcpwx4_AND_3447_o : STD_LOGIC; 
  signal N920 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_E4pwx4_L4pwx4_OR_793_o_26934 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Q6l2z4_26935 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_U1uvx4 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_R0t2z4_26937 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Gf43z4_26938 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Zpqvx4 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Xhxvx4 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Lcpvx4_Izwvx4_OR_905_o : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Gtp2z4_26942 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Wyxvx4_Aopvx4_OR_177_o : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Dsqvx4 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_X07wx4_26945 : STD_LOGIC; 
  signal N110_0 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_F872z4_M872z4_AND_6041_o : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Vtyvx4 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Vtyvx44_0 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Yyyvx4 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Vtyvx41_26951 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Vtyvx43_26952 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_R40wx411_26953 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Gf53z4_26954 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Yr13z4_26955 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Lq03z4_26956 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Gf73z4_26957 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_S2p2z4_26959 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Av13z4_26960 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Rv0xx4_Yv0xx4_AND_4720_o2_26961 : STD_LOGIC; 
  signal N1837 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Ruhvx414_26963 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Mcewx4 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Us2wx4_Whgvx4_OR_1286_o : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Njxvx4 : STD_LOGIC; 
  signal N320 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_W19wx45_26968 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_W19wx43_26969 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_R40wx4 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_R40wx46 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_R40wx412 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_R40wx45_26973 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Snd3z4_26974 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Lsd3z4_26975 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Hpd3z4_26976 : STD_LOGIC; 
  signal N1639 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_X1e3z4_26978 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_R40wx42_26979 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Po53z4_26980 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_R40wx43_26981 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Sk52z4_Vb52z4_OR_1167_o : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_R6n2z4_26983 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Kc03z4_26984 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_V0k2z4_26985 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_If33z4_26986 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Fi93z4_26987 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Q1ywx41_26988 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Q1ywx42_26989 : STD_LOGIC; 
  signal N1697 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Vy7wx4 : STD_LOGIC; 
  signal N341 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_F32wx4 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Lk9wx4_B19wx4_XOR_33_o : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Ovc3z4_26995 : STD_LOGIC; 
  signal N126 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_A272z4_H272z4_AND_6015_o : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_n16534_2_0 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Pri3z4_5_0 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Q6u2z4_27000 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_S8k2z4_27001 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Fexwx4 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Djh3z4_27003 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Dl72z4_Kl72z4_AND_6093_o2_27004 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Fn13z4_27005 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Enw2z4_27006 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Pfovx4 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Jhy2z4_27008 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_I3y2z4_27009 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Qbpvx4_0 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Fn23z4_27011 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Ka83z4_27012 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Vytvx4 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Fn33z4_27014 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Cq93z4_27015 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Nbm2z4_27016 : STD_LOGIC; 
  signal N626 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Sorvx4_0 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_I4gvx4_B8c2z4_AND_6699_o : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Hlsvx4 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_G1s2z4_27021 : STD_LOGIC; 
  signal N132 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Mtbwx4_Ttbwx4_AND_2138_o : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_n16534_7_0 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Pri3z4_10_0 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Kf13z4_27026 : STD_LOGIC; 
  signal N434 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Bspvx41_27028 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Kf23z4_27029 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Hi83z4_27030 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Dq83z4_27031 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Wzpvx42_27032 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Qfzvx441 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Wzpvx41_0 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Xawwx4_Ebwwx4_AND_4265_o : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Vovwx4_Cpvwx4_AND_4203_o : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Wzpvx43_27037 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_E4wwx4_L4wwx4_AND_4238_o_27038 : STD_LOGIC; 
  signal N584_0 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Ll1wx42_27040 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Ll1wx43_27041 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_U2s2z4_27042 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Ay53z4_27043 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Djzvx47_27044 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Djzvx46_27045 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Hn03z4_27046 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Ii63z4_27047 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Eq63z4_27048 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Ii73z4_27049 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Ji43z4_27050 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_U5q2z4_27051 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Cy13z4_27052 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Na53z4_27053 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Aea3z4_27054 : STD_LOGIC; 
  signal N825 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_U5r2z4_27057 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Na63z4_27058 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Cy33z4_27059 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Na73z4_27060 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Gq43z4_27061 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Cy43z4_27062 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Ki53z4_27063 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Y1n2z4_27064 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Nf03z4_27065 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Pa33z4_27066 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Hq33z4_27067 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Md93z4_27068 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Vzywx42_27069 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Fczwx4 : STD_LOGIC; 
  signal N929 : STD_LOGIC; 
  signal N707 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Odzwx4_Vdzwx4_AND_4574_o1_27073 : STD_LOGIC; 
  signal N703 : STD_LOGIC; 
  signal N704 : STD_LOGIC; 
  signal N702 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_O6zwx4_Hiuwx4_AND_4562_o1_27077 : STD_LOGIC; 
  signal N460_0 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_C7zwx4_J7zwx4_AND_4564_o3_27079 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_C7zwx4_J7zwx4_AND_4564_o2_27080 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_H6zwx4 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Hf4xx4_Of4xx4_AND_5191_o1_27082 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Fvz2z4_27083 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Ilp2z4_27084 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Roh2z4_6_0 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Pri3z4_8_0 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Ycx2z4_27087 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Hf4xx4_Of4xx4_AND_5191_o3_27088 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Wmp2z4_27089 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Ey03z4_27090 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Aff3z4_27091 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Hf4xx4_Of4xx4_AND_5191_o6_27092 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Zr03z4_27093 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Nl53z4_27094 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Ok7wx41_27095 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Hf4xx4_Of4xx4_AND_5191_o : STD_LOGIC; 
  signal N1586 : STD_LOGIC; 
  signal N1585 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Fyzvx41_27099 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Zz8wx4 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Mi13z4_27101 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Ft73z4_27102 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Cai3z4_27103 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Bo0wx4_27104 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Bge3z4_27105 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Mitwx4_Titwx4_AND_3934_o6 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Mitwx4_Titwx4_AND_3934_o4_27107 : STD_LOGIC; 
  signal N1383 : STD_LOGIC; 
  signal N1148 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Ithvx42_27110 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Mi23z4_27111 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Ft83z4_27112 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Kfowx4_Rfowx4_AND_3355_o3_27113 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Kfowx4_Rfowx4_AND_3355_o4_27114 : STD_LOGIC; 
  signal ahbmi_hrdata_24_IBUF_0 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Z3k2z4_27116 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_W5s2z4_27117 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_hprot_o_2_H362z4_AND_5880_o1_27118 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_n16534_27_0 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_n16534_29_0 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Pri3z4_30_0 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Kfowx4_Rfowx4_AND_3355_o5_27122 : STD_LOGIC; 
  signal N1516 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_U18wx4 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Kfowx4_Rfowx4_AND_3355_o : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_B28wx4 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Mi33z4_27127 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Jl93z4_27128 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Ccg3z4_27129 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Bh0wx4_27130 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Y6i3z4_27131 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Qa43z4_27132 : STD_LOGIC; 
  signal N1338 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Rhu2z4_27134 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Gt93z4_27135 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Arv2z4_27136 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Pjqwx4 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Z8s2z4_27138 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Oas2z4_27139 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Rd73z4_27140 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_U9u2z4_27141 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Ze1wx4 : STD_LOGIC; 
  signal N343 : STD_LOGIC; 
  signal N20 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Jq13z4_27145 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Y1v2z4_27146 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_V4ovx4 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Od83z4_27148 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Zyovx4 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_S132z4_Z132z4_AND_5467_o : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Wq5wx4 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Nnc3z4_27152 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Cao2z4_27153 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Ht53z4_27154 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_S4pwx4 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Mmux_Z78wx4125 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Mmux_Z78wx411 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_X7ewx4 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_J7ewx4_0 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Hr7wx4 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Gftwx4 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Gsuwx4_Nsuwx4_AND_4082_o : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_X5uwx4_E6uwx4_AND_4019_o : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Opuwx4_Wdpwx4_AND_4075_o : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Qdtwx4 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_J4awx4_O3awx4_AND_1954_o : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Mmux_Z78wx4145 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Mmux_Z78wx4144_27168 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Mmux_Z78wx4140 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_E5awx4_B19wx4_XOR_36_o : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_M9awx4_B19wx4_XOR_38_o : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Gdawx4_B19wx4_XOR_41_o : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Fj0wx4 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Hy0wx4 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_N90wx4 : STD_LOGIC; 
  signal N697 : STD_LOGIC; 
  signal N1715 : STD_LOGIC; 
  signal N1717_0 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_U8b2z4_B9b2z4_AND_6575_o13 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Jruvx4 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_SF2841 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_U8b2z4_B9b2z4_AND_6575_o12_27182 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_SF2842 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Tib3z4_27184 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Vgs2z4_27185 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Kwa2z4 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Y6o2z4_27187 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Sa13z4_27188 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Ll73z4_27189 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Gua2z4 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_U8b2z4_B9b2z4_AND_6575_o16_27191 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_U8b2z4_B9b2z4_AND_6575_o20_27192 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_U8b2z4_B9b2z4_AND_6575_o19_27193 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_U8b2z4_B9b2z4_AND_6575_o18_27194 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Mmux_Z78wx4154_27195 : STD_LOGIC; 
  signal N639 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Exawx4_Lxawx4_AND_2035_o_27197 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Ox1wx4311_27198 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Mmux_Z78wx4149_27199 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Mmux_Z78wx4152_27200 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Adt2z4_27201 : STD_LOGIC; 
  signal HWDATA_4_0 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_W2uvx4 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_X9n2z4_27204 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Ll83z4_27205 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Ebh3z4_27206 : STD_LOGIC; 
  signal N1617 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_C193z4_27208 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Pab3z4_27209 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Xdb3z4_27210 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Eut2z4_27211 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Edl2z4_27212 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_C192z4_J192z4_AND_6302_o : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_U4z2z4_27214 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_C192z4_J192z4_AND_6302_o3_0 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Ccq2z4_27216 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Owhvx417_27217 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_A8yvx4 : STD_LOGIC; 
  signal N1841 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_U6wvx47_27220 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_U6wvx44_27221 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_U6wvx45_27222 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_U6wvx46_27223 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Mmux_H3ivx411_27224 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Bd4wx4_Id4wx4_AND_1465_o : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Uyv2z4_27226 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Pri3z4_21_0 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Pri3z4_22_0 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Pri3z4_27_0 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Owgvx4 : STD_LOGIC; 
  signal N1518 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Mmux_H3ivx4111_27232 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Mmux_H3ivx4116_27233 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Mmux_H3ivx4115_27234 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Mmux_H3ivx415_27235 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Nl43z4_27236 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Mmux_H3ivx4118_27238 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Mmux_H3ivx41 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Gji2z4_27240 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_SF2143 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Db7wx4 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Xx2wx4 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Rd53z4_27244 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Mmux_Z78wx4134 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Mmux_Z78wx4135_27246 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Yw0wx4 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Hc1wx4 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Ajn2z4_27249 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Rd63z4_27250 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Fed3z4_27251 : STD_LOGIC; 
  signal N1015 : STD_LOGIC; 
  signal N580 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_P12wx4 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Pri3z4_9_0 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Kt33z4_27256 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Ce0wx4 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Pdbwx4 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Js32z4_Qs32z4_AND_5571_o : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Hk0wx4 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Gm1wx4 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Sd43z4_27262 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Kt43z4_27263 : STD_LOGIC; 
  signal N912 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Dcs2z4_27265 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_H3awx4_O3awx4_AND_1952_o : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Ns9wx4_B19wx4_XOR_34_o : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Hlzvx4 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_P82wx4 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Ecp2z4_27270 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_O4nwx4_V4nwx4_AND_3218_o2_27271 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Huwwx4_Ouwwx4_AND_4335_o : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Fsxwx4_Msxwx4_AND_4433_o : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_O4nwx4_V4nwx4_AND_3218_o3_27274 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_O4nwx4_V4nwx4_AND_3218_o1_27275 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Td33z4_27276 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Qg93z4_27277 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Eif3z4_27278 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Ql13z4_27279 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Mt13z4_27280 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Gha3z4_27281 : STD_LOGIC; 
  signal HWDATA_2_0 : STD_LOGIC; 
  signal N1151 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Et0wx4_27284 : STD_LOGIC; 
  signal N10 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Cgt2z4_27286 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Ql23z4_27287 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Cgu2z4_27288 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Ql33z4_27289 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_No93z4_27290 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Gfg3z4_27291 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Nt03z4_27292 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Bqf3z4_27293 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Arh3z4_27294 : STD_LOGIC; 
  signal N168 : STD_LOGIC; 
  signal ahbmi_hrdata_1_IBUF_0 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Anq2z4_27297 : STD_LOGIC; 
  signal N699 : STD_LOGIC; 
  signal N1186 : STD_LOGIC; 
  signal N1185 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Sg83z4_27301 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Aud3z4_27302 : STD_LOGIC; 
  signal N1031_0 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_G6d3z4_27304 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_V4d3z4_27305 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Dng3z4_27306 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Cmn2z4_27307 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Gcr2z4_27308 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Ggk2z4_27309 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Wd13z4_27310 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Arn2z4_27311 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Ug43z4_27312 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Po83z4_27313 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_C183z4_27314 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_B943z4_27315 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Xr42z4_Es42z4_AND_5708_o2_27316 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Zpj2z4_27317 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Umi3z4_27318 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Xr42z4_Es42z4_AND_5708_o3_27319 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Sz23z4_27320 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Avg3z4_27321 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Xr42z4_Es42z4_AND_5708_o4_27322 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Qji3z4_27323 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Tvt2z4_27324 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Xr42z4_Es42z4_AND_5708_o5_27325 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Tr63z4_27326 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Vmj2z4_27327 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_D9c2z4_K9c2z4_AND_6705_o2412 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Xr42z4_Es42z4_AND_5708_o7_27329 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Fli3z4_27330 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Xr42z4_Es42z4_AND_5708_o8_27331 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Ug63z4_27332 : STD_LOGIC; 
  signal N150 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_B8uwx4_I8uwx4_AND_4026_o : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Vbuwx4_Ccuwx4_AND_4039_o : STD_LOGIC; 
  signal N1623 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_K55xx4_R55xx4_AND_5295_o5_27337 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Wg0xx4_T1i2z4_14_AND_4671_o1_27338 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Cps2z4_27339 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Uls2z4_27340 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Jsc3z4_27341 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Lul2z4_27342 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_K55xx4_R55xx4_AND_5295_o7_27343 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Ug73z4_27344 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_K55xx4_R55xx4_AND_5295_o8_27345 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_K55xx4_R55xx4_AND_5295_o : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_K55xx4_R55xx4_AND_5295_o6_27347 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_K55xx4_R55xx4_AND_5295_o12 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_K55xx4_R55xx4_AND_5295_o3_27349 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Sk52z4_Zk52z4_OR_1162_o : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_K55xx4_R55xx4_AND_5295_o11_27351 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Djv2z4_27352 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Ro43z4_27353 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Fvhvx44_27354 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Qr42z4_27355 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Oq42z4 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Asr2z4_27357 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Yd03z4_27358 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Ow23z4_27359 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Glj2z4_27360 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Ehz2z4_27361 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Usl2z4_0 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Uic3z4_27363 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_N7c3z4_27364 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Fhc3z4_27365 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Ipb3z4_27366 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Pw03z4_27367 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Ow43z4_27368 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Mz63z4_27369 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Ldf3z4_27370 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Pri3z4_13_0 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Cxc3z4_27372 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Vvx2z4_27373 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_To23z4_27374 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Fpi2z4_27375 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Jbu2z4_27376 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Xg33z4_27377 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_To33z4_27378 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Uj93z4_27379 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Nag3z4_27380 : STD_LOGIC; 
  signal N1124 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Dtj2z4_27382 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Hmh3z4_27383 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Gmm2z4_27384 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Rr73z4_27385 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Fbfwx4_27386 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Frrwx4 : STD_LOGIC; 
  signal N96 : STD_LOGIC; 
  signal N92 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Q3iwx4 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Rblwx41_27391 : STD_LOGIC; 
  signal N424 : STD_LOGIC; 
  signal N28 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_J00wx42_27394 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Yg23z4_27395 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Zb83z4_27396 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Nz83z4_27397 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Lhd3z4_27398 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Gju2z4_27399 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Sr53z4_27400 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Rr93z4_27401 : STD_LOGIC; 
  signal N1431 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Wj63z4_27403 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Nfb3z4_27404 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Ftf3z4_27405 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Euh3z4_27406 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Eqq2z4_27407 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Wj73z4_27408 : STD_LOGIC; 
  signal N1128 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Wj83z4_27410 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Exd3z4_27411 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Pz53z4_27412 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Hqg3z4_27413 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Kfr2z4_27414 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Cvr2z4_27415 : STD_LOGIC; 
  signal N923 : STD_LOGIC; 
  signal N924 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_O3pvx4 : STD_LOGIC; 
  signal N474 : STD_LOGIC; 
  signal N658_0 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Kaf3z4_27421 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Naq2z4_27422 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Azs2z4_27423 : STD_LOGIC; 
  signal N4 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Qz33z4_27425 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_C9rvx41_27426 : STD_LOGIC; 
  signal N1208 : STD_LOGIC; 
  signal N1207 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Eun2z4_27429 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Kev2z4_27430 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Mbt2z4_27431 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Yj43z4_0 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Qz43z4_27433 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Rz13z4_27434 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Hnr2z4_27435 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Vr23z4_27436 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Duu2z4_27437 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Vr33z4_27438 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Joi3z4_27439 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Ob2wx4_27440 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Kn2wx4_Rn2wx4_AND_1336_o : STD_LOGIC; 
  signal N72 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Pn0xx4_Wn0xx4_AND_4693_o : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Zs0xx4_Gt0xx4_AND_4709_o : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Vb2wx4_27445 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Xc2wx4_27446 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Xj2wx4_Ek2wx4_AND_1322_o_27447 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Fwj2z4_27448 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Hmv2z4_27449 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Duv2z4_27450 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Vr43z4_27451 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Zj53z4_27452 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Qfa3z4_27453 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Mhn2z4_27454 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Pap2z4_27455 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Imt2z4_27456 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_A272z4_H272z4_AND_6015_o2_27457 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_A272z4_H272z4_AND_6015_o1_27458 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Isi2z4_27459 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Gto2z4_27460 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Imu2z4_27461 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Taa3z4_27462 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Koj2z4_27463 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Mcz2z4_27464 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Tz03z4_27465 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_I2mwx41 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Jjhvx42_0 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Mx0wx4_27468 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Uu83z4_27469 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Neu2z4_27470 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Rdg3z4_27471 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Eyr2z4_27472 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Kuuwx4_Ruuwx4_AND_4090_o3_27473 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Owuwx4_Vwuwx4_AND_4099_o : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Mof3z4_27475 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Lph3z4_27476 : STD_LOGIC; 
  signal N54 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Rbo2z4_27478 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Wu53z4_27479 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Vu93z4_27480 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Olg3z4_27481 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Kuuwx4_Ruuwx4_AND_4090_o5 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_F9owx4 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Syuwx4_Zyuwx4_AND_4106_o : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Kuuwx4_Ruuwx4_AND_4090_o2_27485 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_M9owx4 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Ixh3z4_27487 : STD_LOGIC; 
  signal N1361 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Wrg3z4_27489 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Sog3z4_27490 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Fxv2z4_27491 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Tch3z4_27492 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Ltg3z4_27493 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Oir2z4_27494 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Rdq2z4_27495 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Fvhvx410_27496 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Lqwvx4 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Fvhvx413_27498 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Izwvx4_Sh9vx4_OR_664_o : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Ixn2z4_27500 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Ohv2z4_27501 : STD_LOGIC; 
  signal N1907 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Rds2z4_27503 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Lqr2z4_27504 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_S71wx42_27505 : STD_LOGIC; 
  signal N1487 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Uqwwx4_Brwwx4_AND_4324_o1_27507 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Uqwwx4_Brwwx4_AND_4324_o2_27508 : STD_LOGIC; 
  signal N840 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Uqwwx4_Brwwx4_AND_4324_o3_27510 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Rht2z4_27511 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Zkk2z4_27512 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Op52z4_Gl52z4_OR_1175_o : STD_LOGIC; 
  signal N953 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Kzbwx4 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Lpu2z4_27516 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Zu33z4_27517 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Lpv2z4_27518 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Hzrwx4_Dplwx4_AND_3727_o_27519 : STD_LOGIC; 
  signal N122_0 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Zu43z4_27521 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Wbf3z4_27522 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Kzf3z4_27523 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_N142z4_U142z4_AND_5606_o2_27524 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Wlz2z4_27525 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_N142z4_U142z4_AND_5606_o3_27526 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Cgyvx41_27527 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Cgyvx411 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Omcwx4_Vmcwx4_AND_2244_o2_27529 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_V7ywx4 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Kwo2z4_27531 : STD_LOGIC; 
  signal N1126 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Orj2z4_27533 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Tjf3z4_27534 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Skh3z4_27535 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Uttwx4_Butwx4_AND_3979_o1_27536 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Dp7wx4 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Dw7wx4 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Yx73z4_27539 : STD_LOGIC; 
  signal ahbmi_hrdata_3_IBUF_0 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Z4wwx4_H3owx4_AND_4240_o : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Uttwx4_Butwx4_AND_3979_o3_27542 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Uttwx4_Butwx4_AND_3979_o2_0 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Mcgvx4_Weowx4_AND_3987_o : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_H6ewx44_27545 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Mmux_Z78wx41443 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Hyz2z4_27547 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Tiz2z4_27548 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Mvm2z4_27549 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_O5t2z4_1_27550 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Rpe3z4_27551 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Vgg3z4_27552 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Xivwx4_Ejvwx4_AND_4181_o_27553 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Wxp2z4_27554 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Mq7wx4 : STD_LOGIC; 
  signal N310 : STD_LOGIC; 
  signal N622 : STD_LOGIC; 
  signal N8 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Psh3z4_27559 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Skm2z4_27560 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Poq2z4_27561 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Pvd3z4_27562 : STD_LOGIC; 
  signal N68 : STD_LOGIC; 
  signal N458 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Vdr2z4_27565 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Psn2z4_27566 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Vcv2z4_27567 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Nqz2z4_27568 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Jhbwx4_Qhbwx4_AND_2093_o : STD_LOGIC; 
  signal N108 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Pwg3z4_27571 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Otr2z4_27572 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Jb3wx4_hready_i_AND_1381_o : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Qb3wx4 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Mzp2z4_27575 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Skv2z4_27576 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Qyc3z4_27577 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Pst2z4_27578 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Rro2z4_27579 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Ruj2z4_27580 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Psv2z4_27581 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Unm2z4_27582 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Yfn2z4_27583 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Ukt2z4_27584 : STD_LOGIC; 
  signal N614 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Roh2z4_23_0 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Pri3z4_25_0 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Ozo2z4_27588 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Ycu2z4_27589 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Uku2z4_27590 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Uqi2z4_27591 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Xmf3z4_27592 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Wnh3z4_27593 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Zjg3z4_27594 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Qwr2z4_27595 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Tvh3z4_27596 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_S00xx4 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Cjuwx43_27599 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Tb0xx4 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_D0wwx4 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Qzw2z4_27602 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Fey2z4_27603 : STD_LOGIC; 
  signal ahbmi_hrdata_6_IBUF_0 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Zgr2z4_27605 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Loyvx4_27606 : STD_LOGIC; 
  signal N158 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Pri3z4_2_0 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Vllvx42_0 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Rvu2z4_27610 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Txj2z4_27611 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Tvn2z4_27612 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Zfv2z4_27613 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Rvv2z4_27614 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Rtz2z4_27615 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Svs2z4_27616 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Wor2z4_27617 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Wnt2z4_27618 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_D7wwx4_K7wwx4_AND_4249_o : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Saqwx4 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Eruwx4 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_F8wwx4 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_I5xwx4_P5xwx4_AND_4367_o3_27623 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Wnu2z4_27624 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_I5xwx4_P5xwx4_AND_4367_o4_27625 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_D3uvx4 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_I5xwx4_P5xwx4_AND_4367_o1_27627 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_I5xwx4_P5xwx4_AND_4367_o6_27628 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_I5xwx4_P5xwx4_AND_4367_o5_27629 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_I5xwx4_P5xwx4_AND_4367_o2_27630 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Wnv2z4_27631 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Jvwwx4_Qvwwx4_AND_4339_o : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Mitwx4_Titwx4_AND_3934_o3 : STD_LOGIC; 
  signal ahbmi_hrdata_19_IBUF_0 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_K22wx42_27635 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_K22wx43_27636 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Xti2z4_27637 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Vuo2z4_27638 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Ce7wx4_P37wx4_AND_1717_o1_27639 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Ce7wx4_P37wx4_AND_1717_o2_27640 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Ce7wx4_P37wx4_AND_1717_o3_27641 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Ce7wx4_P37wx4_AND_1717_o : STD_LOGIC; 
  signal N1046 : STD_LOGIC; 
  signal N1047_0 : STD_LOGIC; 
  signal N138 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Gci2z4_27646 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_J0l2z4_27647 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Ytm2z4_27648 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Xyh3z4_27649 : STD_LOGIC; 
  signal N24 : STD_LOGIC; 
  signal N654 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_K0pwx4_R0pwx4_AND_3424_o : STD_LOGIC; 
  signal N1326 : STD_LOGIC; 
  signal N539 : STD_LOGIC; 
  signal N692 : STD_LOGIC; 
  signal N694 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_U8b2z4_B9b2z4_AND_6575_o2_27657 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_U8b2z4_B9b2z4_AND_6575_o9 : STD_LOGIC; 
  signal N535 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_X16wx4 : STD_LOGIC; 
  signal N1052 : STD_LOGIC; 
  signal N1053 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Vzz2z4_27663 : STD_LOGIC; 
  signal ahbmi_hrdata_26_IBUF_0 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Ahw2z4_27665 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Lbn2z4_27666 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Zxo2z4_27667 : STD_LOGIC; 
  signal N426 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Pn0xx4_Wn0xx4_AND_4693_o2_0 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Pn0xx4_Wn0xx4_AND_4693_o4_0 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Cb62z4_Jb62z4_AND_5907_o : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Rhi2z4_27672 : STD_LOGIC; 
  signal N142 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Q8zvx4 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_n16534_28_0 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Ll0xx4_Sl0xx4_AND_4686_o : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Wgb2z4_Rob2z4_AND_6674_o : STD_LOGIC; 
  signal N250_0 : STD_LOGIC; 
  signal N1058 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Rxl2z4_27680 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Qzq2z4_27681 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Xwawx4_Qobwx4_AND_2119_o : STD_LOGIC; 
  signal N965 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Ujpwx4_Bkpwx4_AND_3462_o6_27684 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Lhqwx4_Shqwx4_AND_3559_o : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_H2wwx4 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Ai9wx4 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Tyx2z4_27688 : STD_LOGIC; 
  signal N1688_0 : STD_LOGIC; 
  signal N1687 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Roh2z4_28_0 : STD_LOGIC; 
  signal N983 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Pkwwx4 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Zwwwx4_Gxwwx4_AND_4345_o : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Ze1wx45_27695 : STD_LOGIC; 
  signal N1372 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Roh2z4_22_0 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_K952z4_R952z4_AND_5775_o2_27698 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_K952z4_R952z4_AND_5775_o1_27699 : STD_LOGIC; 
  signal N955 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Ewbvx4 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Ov62z4_Vv62z4_AND_5989_o4_27702 : STD_LOGIC; 
  signal N596 : STD_LOGIC; 
  signal N384 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Letwx4 : STD_LOGIC; 
  signal N448 : STD_LOGIC; 
  signal N18 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_D9ovx4 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Vr32z4_Cs32z4_AND_5569_o : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Mmux_H3ivx413_27713 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Mmux_H3ivx417_27714 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_E132z4_L132z4_AND_5465_o : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_T2ivx4_27716 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_D1ivx4_27717 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_N90wx41_27718 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Tjh2z4_3_Tjh2z4_2_AND_6777_o : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Q60xx4_T1i2z4_4_AND_4640_o_4_Q : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Pri3z4_18_0 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Nn0wx4 : STD_LOGIC; 
  signal N1377 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Pri3z4_20_0 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_St0wx4 : STD_LOGIC; 
  signal N1379 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Pri3z4_19_0 : STD_LOGIC; 
  signal N905 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Xjuwx4_Ekuwx4_AND_4056_o : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Fzl2z4_27730 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Bxxwx4 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Hnwwx4 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Vgwwx4_Chwwx4_AND_4288_o : STD_LOGIC; 
  signal N1004 : STD_LOGIC; 
  signal ahbmi_hrdata_21_IBUF_0 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Wuq2z4_27736 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Tauwx4_Abuwx4_AND_4036_o10_27737 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_E0uvx4 : STD_LOGIC; 
  signal N1881 : STD_LOGIC; 
  signal N381 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_G7x2z4_27741 : STD_LOGIC; 
  signal u_detectorbus_GND_44_o_PWR_22_o_OR_1448_o2_27742 : STD_LOGIC; 
  signal ahbmi_hrdata_0_IBUF_0 : STD_LOGIC; 
  signal ahbmi_hrdata_8_IBUF_0 : STD_LOGIC; 
  signal ahbmi_hrdata_27_IBUF_0 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Jiwvx4_Qiwvx4_AND_843_o_27746 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Oohwx4 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Gakwx4 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_C2yvx4 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_I3mvx41_27750 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Dfwvx4_Kfwvx4_AND_836_o : STD_LOGIC; 
  signal N1421 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Roh2z4_24_0 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_N482z4_U482z4_AND_6171_o : STD_LOGIC; 
  signal N743 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Fsxwx4_Msxwx4_AND_4433_o3_27756 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Z4wwx4_Zgywx4_OR_1052_o : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Fsxwx4_Msxwx4_AND_4433_o2_27758 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Bqcwx4 : STD_LOGIC; 
  signal N822 : STD_LOGIC; 
  signal N823 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Kyi2z4_27762 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Dwl2z4_27763 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Owq2z4_27764 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_W5rvx4 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Kkrvx4 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Mvhvx411_27767 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_H4gwx4_Fb9vx4_AND_2590_o_0 : STD_LOGIC; 
  signal N322 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Xucwx4_B19wx4_XOR_54_o : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Vwhvx49_27771 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Sznvx4_F3ovx4_OR_1359_o : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Lxwvx4_0 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Ukpvx4 : STD_LOGIC; 
  signal N1435 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Tauwx4_Abuwx4_AND_4036_o7_0 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Tauwx4_Abuwx4_AND_4036_o13_0 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Tauwx4_Abuwx4_AND_4036_o5_0 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_U052z4_B152z4_AND_5742_o6_27779 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_U052z4_B152z4_AND_5742_o1_0 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_U052z4_B152z4_AND_5742_o2_27781 : STD_LOGIC; 
  signal N813 : STD_LOGIC; 
  signal N812 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_U052z4_B152z4_AND_5742_o3_27784 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Xp3wx4_0 : STD_LOGIC; 
  signal N60 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_E9rwx4_Ipdwx4_AND_3651_o : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_U052z4_B152z4_AND_5742_o9_27788 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Bkxvx44_27789 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_L5wvx4_0 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_N3svx4_R89vx4_OR_1302_o : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Ohwvx4 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Gh6wx4 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Lqwvx4_Y99vx4_OR_834_o_0 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_J16wx4 : STD_LOGIC; 
  signal N1100 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_X61wx41_27797 : STD_LOGIC; 
  signal N437 : STD_LOGIC; 
  signal N815 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_W3f3z4_27800 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Zhyvx4 : STD_LOGIC; 
  signal N144 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_H8qwx4 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_O8qwx4 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Zluvx43_27806 : STD_LOGIC; 
  signal N1316 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Hw52z4_Huqvx4_AND_5854_o : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Kxe3z4_27809 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_O58wx4_0 : STD_LOGIC; 
  signal HSIZE_0_0 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Bspvx461 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Qp3wx4 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_S132z4_Z132z4_AND_5467_o12_27816 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_S132z4_Z132z4_AND_5467_o4_27817 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_S132z4_Z132z4_AND_5467_o1_27818 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_S132z4_Z132z4_AND_5467_o9_27819 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_S3cwx4 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Hfqwx4_Ofqwx4_AND_3552_o6_27821 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_C9a3z4_27822 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Ipn2z4_27823 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Ble3z4_27824 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Lee3z4_27825 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Q5vvx431_27826 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Zbpwx4_Gcpwx4_AND_3447_o3_27827 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Q5vvx432_27828 : STD_LOGIC; 
  signal N1891_0 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Uuewx4_0 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Q5vvx433_27831 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Qxhvx49_27832 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Q5vvx434_27833 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Chxvx4 : STD_LOGIC; 
  signal N446_0 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Ik4wx4 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Q5vvx435_27837 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Hyewx4 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Cjuwx4 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Wa0wx4 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Kkrvx45_27841 : STD_LOGIC; 
  signal N1749 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Kkrvx44_27843 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Kkrvx42_27844 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Mka3z4_27847 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Eyhvx412_27848 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Eyhvx410_0 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_V6swx4 : STD_LOGIC; 
  signal N100 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Mvhvx415_27853 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_V2xvx4 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_H0kwx4 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Bisvx4_Izwvx4_OR_827_o : STD_LOGIC; 
  signal N1690 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Hk0wx415 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Hk0wx413_27859 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Hk0wx412_27860 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Hk0wx45_27861 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Hk0wx41_27862 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Hk0wx46 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_W0ivx4 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Douvx4 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_X0c3z4_27866 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Z62wx4 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Hk0wx411_27868 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Sjwvx4 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Yuhvx419_0 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Z5pvx43_27871 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Bx9vx4_H1cwx4_AND_2232_o : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Hk0wx418 : STD_LOGIC; 
  signal N1094 : STD_LOGIC; 
  signal N1095 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Kqzvx44_27876 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Nd3wx44_0 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_I1h3z4_27878 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Xawwx4_Ebwwx4_AND_4265_o7 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Kfawx4_B19wx4_XOR_42_o : STD_LOGIC; 
  signal N408_0 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Gm1wx451 : STD_LOGIC; 
  signal N1734 : STD_LOGIC; 
  signal N1733_0 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Gm1wx414_0 : STD_LOGIC; 
  signal N996 : STD_LOGIC; 
  signal N1137 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Wjjwx4_Dkjwx4_AND_2814_o_27888 : STD_LOGIC; 
  signal N1835 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Rblwx45_0 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Rblwx42_27891 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Rblwx43_27892 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Gm1wx44 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Gm1wx48 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Gm1wx46_27895 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Gm1wx43_27896 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_C1svx4_N3svx4_XOR_57_o : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Yuhvx412_0 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Ok7wx4 : STD_LOGIC; 
  signal N1833 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Hwhvx426_0 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_D9c2z4_K9c2z4_AND_6705_o4_27903 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Mmux_Z78wx412_27904 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Mcgvx4_Zm7wx4_AND_4311_o_0 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Bpdwx4 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Mmux_Z78wx4110_27907 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Mmux_Z78wx4148 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Mmux_Z78wx418_27909 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Mmux_Z78wx419_27910 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Iwdwx4 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Vwhvx423_27912 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Iufwx4_Qfsvx4_OR_600_o : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Ct6wx4 : STD_LOGIC; 
  signal N1671_0 : STD_LOGIC; 
  signal N576 : STD_LOGIC; 
  signal ahbmi_hrdata_25_IBUF_0 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Oaawx4_B19wx4_XOR_39_o : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Wo0wx4 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Q7ewx4 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Xxhvx44_27921 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Xxhvx42_0 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Ucqvx4 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Jeewx4 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Bthvx44_0 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Mmux_Z78wx4115_27926 : STD_LOGIC; 
  signal u_detectorbus_GND_44_o_PWR_22_o_OR_1448_o14 : STD_LOGIC; 
  signal ahbmi_hrdata_17_IBUF_0 : STD_LOGIC; 
  signal ahbmi_hrdata_29_IBUF_0 : STD_LOGIC; 
  signal u_detectorbus_PWR_22_o_PWR_22_o_OR_1447_o1_0 : STD_LOGIC; 
  signal N693_0 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Mmux_Z78wx4116_27932 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Xpvwx4_Eqvwx4_AND_4206_o : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_M66wx4 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_H2xvx4 : STD_LOGIC; 
  signal N1641 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Z4wwx4 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Xyn2z4_27939 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_L7a3z4_27940 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_C68wx4_Z6gvx4_AND_1775_o : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_B3mvx44_27943 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Zrvvx4_L4xvx4_AND_885_o : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Zjwvx4_Lcpvx4_OR_880_o : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Wshwx4 : STD_LOGIC; 
  signal N1109 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Vovwx4_Cpvwx4_AND_4203_o1_27948 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Vovwx4_Cpvwx4_AND_4203_o5_27949 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Vovwx4_Cpvwx4_AND_4203_o21 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_R0wwx4_Y0wwx4_AND_4224_o : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Wia3z4_27952 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Mmux_Z78wx4118_27954 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Fq7wx4 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_K6yvx46_27956 : STD_LOGIC; 
  signal N1895 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_P9fwx4 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Igi2z4_27959 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Mmux_Z78wx4119_27960 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Asdwx4 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Ppsvx4311 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_P37wx42_27963 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Qmkwx4 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_K9z2z4_27965 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_W7z2z4_27966 : STD_LOGIC; 
  signal N776_0 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Djzvx4 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_W21wx4 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Y5zvx4 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Mmux_Z78wx4156 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Mmux_Z78wx4126_27972 : STD_LOGIC; 
  signal N531 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Mmux_Z78wx4163 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Vz6wx4 : STD_LOGIC; 
  signal N529 : STD_LOGIC; 
  signal N528 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_N4yvx4 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Lf0wx4 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_U6awx4_B19wx4_XOR_37_o : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Ciawx4_B19wx4_XOR_44_o : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Ra1wx4 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_A5twx4_H5twx4_AND_3887_o3_27983 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Ejawx4_B19wx4_XOR_45_o : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Pg1wx4 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Hfxwx4_Ofxwx4_AND_4393_o4_27986 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Huwwx4_Ouwwx4_AND_4335_o2_27987 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Ylc3z4_27988 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Mmux_Z78wx4162_27989 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Pri3z4_7_0 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Pri3z4_14_0 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Pri3z4_1_0 : STD_LOGIC; 
  signal ahbmi_hrdata_23_IBUF_0 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_F1x2z4_27994 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Ufy2z4_27995 : STD_LOGIC; 
  signal ahbmi_hrdata_7_IBUF_0 : STD_LOGIC; 
  signal N452 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_O1rvx4 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_U5qvx4_0 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_V3wvx4 : STD_LOGIC; 
  signal HADDR_0_0 : STD_LOGIC; 
  signal N453 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Urw2z4_28003 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Y7y2z4_28004 : STD_LOGIC; 
  signal N414_0 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_W5yvx4_Mcgvx4_OR_647_o : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Rhnvx43_0 : STD_LOGIC; 
  signal N1476 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_G123z4_28009 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Nn0wx43_28010 : STD_LOGIC; 
  signal N1919 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_D6yvx43_0 : STD_LOGIC; 
  signal N914 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Mrsvx413_28014 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Mrsvx431_0 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Huwwx4_Ouwwx4_AND_4335_o3_28016 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Huwwx4_Ouwwx4_AND_4335_o1_28017 : STD_LOGIC; 
  signal N397 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Roh2z4_30_0 : STD_LOGIC; 
  signal N834 : STD_LOGIC; 
  signal N396 : STD_LOGIC; 
  signal N607 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Tme3z4_28023 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Cax2z4_28024 : STD_LOGIC; 
  signal N610_0 : STD_LOGIC; 
  signal N411 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Jux2z4_28027 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Zj3wx4_M93wx4_OR_1345_o : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Swpwx4_Zwpwx4_AND_3507_o2_28029 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Ecowx4 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Ol6wx4 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Yu52z4_Fv52z4_OR_1181_o_28032 : STD_LOGIC; 
  signal N1603 : STD_LOGIC; 
  signal N1675_0 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Xxhvx45_28035 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_S9kwx4_Z9kwx4_AND_2879_o : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Ihewx4 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_O3hwx4_0 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Hc1wx41_28039 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Uqwwx4_Brwwx4_AND_4324_o5_0 : STD_LOGIC; 
  signal N975 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_S6ovx4 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_V2qvx4 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_O362z4_K772z4_AND_6037_o : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Ik4wx47_28045 : STD_LOGIC; 
  signal N32 : STD_LOGIC; 
  signal N339 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Mdzvx42_28048 : STD_LOGIC; 
  signal N435 : STD_LOGIC; 
  signal N827 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Xxhvx46_28051 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Qxhvx44_0 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Yuhvx43_28053 : STD_LOGIC; 
  signal N1118 : STD_LOGIC; 
  signal N1514_0 : STD_LOGIC; 
  signal N1119 : STD_LOGIC; 
  signal N1497 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Jbowx4_Qbowx4_AND_3347_o : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_L0mwx4_S0mwx4_AND_3073_o3_28059 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Mvgwx4 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Qxhvx410_0 : STD_LOGIC; 
  signal N1499 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Hfxwx4_Ofxwx4_AND_4393_o5_28063 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Hfxwx4_Ofxwx4_AND_4393_o3_28064 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Hfxwx4_Ofxwx4_AND_4393_o2_28065 : STD_LOGIC; 
  signal N885 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_S08wx4 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Tq7wx4 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Fscwx4 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Uv6wx4 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Ruhvx427 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Bthvx422 : STD_LOGIC; 
  signal N1385 : STD_LOGIC; 
  signal N1468_0 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Mmux_Z78wx414_28075 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Mmux_Z78wx415 : STD_LOGIC; 
  signal N884 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Bwdwx4 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Mmux_Z78wx4120_28079 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Mmux_Z78wx4113_28080 : STD_LOGIC; 
  signal N842 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Dpc3z4_28083 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Oar2z4_28084 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_V6zwx4 : STD_LOGIC; 
  signal N843 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_T1i2z4_11_L0i2z4_11_AND_4596_o : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Zxvwx4 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Gyvwx4 : STD_LOGIC; 
  signal N1673 : STD_LOGIC; 
  signal N1742_0 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Gzvvx43_28092 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_L562z4_S562z4_AND_5884_o : STD_LOGIC; 
  signal N572 : STD_LOGIC; 
  signal N574_0 : STD_LOGIC; 
  signal N1667 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Lyhvx48_28097 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Z2dwx4 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Xxhvx411_28099 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Xxhvx410_0 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_J2yvx4_Q2yvx4_AND_958_o1_28101 : STD_LOGIC; 
  signal N861 : STD_LOGIC; 
  signal N862 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Qxhvx417_28104 : STD_LOGIC; 
  signal N930 : STD_LOGIC; 
  signal N118 : STD_LOGIC; 
  signal N463 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Kbzwx4 : STD_LOGIC; 
  signal N462 : STD_LOGIC; 
  signal N863_0 : STD_LOGIC; 
  signal N1652 : STD_LOGIC; 
  signal N633 : STD_LOGIC; 
  signal N1653 : STD_LOGIC; 
  signal N1849 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Bnfwx4 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Kngwx4 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_SF2301_28117 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_SF230_0 : STD_LOGIC; 
  signal N1712 : STD_LOGIC; 
  signal HWRITE : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_L0mwx4_S0mwx4_AND_3073_o2_28121 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Lbiwx4 : STD_LOGIC; 
  signal N1843 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Rngwx4 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_K22wx41_0 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Ndhwx421 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Owhvx425_28127 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Owhvx426_28128 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Ulgwx4 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Jex2z4_28130 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Vwhvx430_28131 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Vwhvx429_0 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Dthwx4 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Hwhvx425_0 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Gdo2z4_28135 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_O24wx4 : STD_LOGIC; 
  signal N367 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_M0jwx4 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Eyhvx416_0 : STD_LOGIC; 
  signal N1865_0 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Ppsvx4 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_SF2361_0 : STD_LOGIC; 
  signal N670 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Nd3wx4 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Gd3wx4 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Y5zvx42_28147 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Fc7wx4 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_F5mvx42_0 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_U5x2z4_28150 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Bjxwx4 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Yp7wx4 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Vwhvx432_28153 : STD_LOGIC; 
  signal N420 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Wn1wx43_28155 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Ruhvx415_28156 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Tc7wx4 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Bcqwx4_Icqwx4_AND_3543_o : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Fvhvx415_28159 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Bkxvx45_28160 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Fk6wx4 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Cawwx43_28162 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Cawwx41_28163 : STD_LOGIC; 
  signal N741 : STD_LOGIC; 
  signal N796_0 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Lrx2z4_28166 : STD_LOGIC; 
  signal N399_0 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_K9ovx4 : STD_LOGIC; 
  signal N42 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Yuhvx421_28170 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Yuhvx420_28171 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Yuhvx416_28172 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Yuhvx417_28173 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Vwhvx417_28174 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Pcyvx4 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Hp2wx4 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Ceswx4_Jeswx4_AND_3777_o : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_K1owx4_R1owx4_AND_3319_o3_28178 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Ueovx4 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Kzxvx4_Dbgvx4_AND_3862_o : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Gvrwx4_0 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Jr1wx41_28182 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Nen2z4_28183 : STD_LOGIC; 
  signal N601 : STD_LOGIC; 
  signal N604_0 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Bpsvx4_0 : STD_LOGIC; 
  signal N230 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_T1y2z4_28188 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Jcw2z4_0 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Hh3wx4 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Hq1wx4_Pxyvx4_OR_893_o : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Z5pvx42_28192 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_S4xvx4_Zrvvx4_OR_1341_o : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Kn2wx4_Rn2wx4_AND_1336_o9_0 : STD_LOGIC; 
  signal ahbmi_hresp_1_IBUF_0 : STD_LOGIC; 
  signal ahbmi_hready_IBUF_0 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Kfpvx44_28198 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_L0mwx4_S0mwx4_AND_3073_o : STD_LOGIC; 
  signal N1819 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Hwhvx419_28201 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_P6xvx4_W6xvx4_AND_890_o : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Tfxvx4 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Ppsvx45_28204 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Ppsvx44_0 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Kvfwx4 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Nt0xx4_O9qvx4_AND_4711_o : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_K1wvx43_28208 : STD_LOGIC; 
  signal N1867_0 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Danvx41_28210 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_K6y2z4_28211 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_By4wx4_28212 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_W4y2z4_28213 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Kanvx41_0 : STD_LOGIC; 
  signal N40 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Abovx4 : STD_LOGIC; 
  signal N359_0 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_N0c2z4_Ju5wx4_AND_6666_o : STD_LOGIC; 
  signal N1859_0 : STD_LOGIC; 
  signal N1389 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Tauwx4_Abuwx4_AND_4036_o11_0 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_R13wx4_0 : STD_LOGIC; 
  signal N977_0 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Ipkwx4 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Qxhvx413_28225 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Fvhvx418_28226 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Fvhvx416_28227 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Fvhvx417_28228 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Mvhvx410_28229 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Yuhvx424_28230 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Kfpvx45_0 : STD_LOGIC; 
  signal N613 : STD_LOGIC; 
  signal N616_0 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Mb1wx41_28234 : STD_LOGIC; 
  signal N428 : STD_LOGIC; 
  signal N429_0 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Kn2wx4_Rn2wx4_AND_1336_o2111 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Ki8vx4_Mj8vx4_OR_653_o : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Kfpvx43_28239 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Z5pvx44_28240 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Kfpvx41_0 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Qcy2z4_28242 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Bby2z4_28243 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_M9y2z4_28244 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_I9nvx41_0 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_B2uvx4_0 : STD_LOGIC; 
  signal ahbmo_htrans_1_OBUF_28248 : STD_LOGIC; 
  signal ahbmi_hgrant_0_IBUF_0 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Fvhvx47_28250 : STD_LOGIC; 
  signal N36 : STD_LOGIC; 
  signal N1433_0 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Iwh2z4_0_0 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Iwh2z4_1_0 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Iwh2z4_2_0 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Msub_Iwh2z4_cy_3_Q_28256 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Iwh2z4_3_0 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Iwh2z4_4_0 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Iwh2z4_5_0 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Iwh2z4_6_0 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Msub_Iwh2z4_cy_7_Q_28261 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Iwh2z4_7_0 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Iwh2z4_8_0 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Iwh2z4_9_0 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Iwh2z4_10_0 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Msub_Iwh2z4_cy_11_Q_28266 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Iwh2z4_11_0 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Iwh2z4_12_0 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Iwh2z4_13_0 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Iwh2z4_14_0 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Msub_Iwh2z4_cy_15_Q_28271 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Iwh2z4_15_0 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Iwh2z4_16_0 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Iwh2z4_17_0 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Iwh2z4_18_0 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Msub_Iwh2z4_cy_19_Q_28276 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Iwh2z4_19_0 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Iwh2z4_20_0 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Iwh2z4_21_0 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_n16585_1_0 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_n16585_2_0 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_n16585_3_0 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Madd_Pri3z4_cy_4_Q_28283 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_n16585_4_0 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_n16585_5_0 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_n16585_6_0 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_n16585_7_0 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Madd_Pri3z4_cy_8_Q_28288 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_n16585_8_0 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_n16585_9_0 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_n16585_10_0 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_n16585_11_0 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Madd_Pri3z4_cy_12_Q_28293 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_n16585_12_0 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_n16585_13_0 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_n16585_14_0 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_n16585_15_0 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Madd_Pri3z4_cy_16_Q_28298 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_n16585_16_0 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_n16585_17_0 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_n16585_18_0 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_n16585_19_0 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Madd_Pri3z4_cy_20_Q_28303 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_n16585_20_0 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_n16585_21_0 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_n16585_22_0 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_n16585_23_0 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Madd_Pri3z4_cy_24_Q_28308 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_n16585_24_0 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_n16585_25_0 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_n16585_26_0 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_n16585_27_0 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Madd_Pri3z4_cy_28_Q_28313 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_n16585_28_0 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_n16585_29_0 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Pri3z4_29_0 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_n16585_30_0 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_n16585_31_0 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Madd_Pri3z4_cy_32_Q_28319 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_n16585_32_0 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Madd_n16585_cy_32_0 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Pri3z4_33_0 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Hxx2z4_28323 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_n16534_1_0 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_R8x2z4_28325 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Madd_n16534_cy_3_Q_28326 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Nbx2z4_28327 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_n16534_4_0 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_n16534_5_0 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_n16534_6_0 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Madd_n16534_cy_7_Q_28331 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Ufx2z4_28332 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Gmd3z4_28333 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Fhx2z4_28334 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_n16534_10_0 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Madd_n16534_cy_11_Q_28336 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_n16534_11_0 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_n16534_12_0 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Jwf3z4_28339 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_n16534_13_0 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Dkx2z4_28341 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Madd_n16534_cy_15_Q_28342 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Plx2z4_28343 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_n16534_15_0 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Bnx2z4_28345 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_n16534_16_0 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Zjq2z4_28347 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_n16534_17_0 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_B9g3z4_28349 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_n16534_18_0 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Madd_n16534_cy_19_Q_28351 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Foe3z4_28352 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_n16534_19_0 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_n16534_20_0 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_n16534_21_0 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_n16534_22_0 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Madd_n16534_cy_23_Q_28357 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_n16534_24_0 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_n16534_26_0 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Madd_n16534_cy_27_Q_28360 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Roh2z4_0_0 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Roh2z4_1_0 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Roh2z4_2_0 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Madd_Roh2z4_cy_3_Q_28364 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Roh2z4_3_0 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Roh2z4_4_0 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Roh2z4_5_0 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Madd_Roh2z4_cy_7_Q_28368 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Roh2z4_7_0 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Roh2z4_8_0 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Roh2z4_9_0 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Roh2z4_10_0 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Madd_Roh2z4_cy_11_Q_28373 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Roh2z4_11_0 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Roh2z4_12_0 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Roh2z4_14_0 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Madd_Roh2z4_cy_15_Q_28377 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Roh2z4_15_0 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Roh2z4_16_0 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Roh2z4_17_0 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Roh2z4_18_0 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Madd_Roh2z4_cy_19_Q_28382 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Roh2z4_19_0 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Roh2z4_20_0 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Madd_Roh2z4_cy_23_Q_28385 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Roh2z4_25_0 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Roh2z4_26_0 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Madd_Roh2z4_cy_27_Q_28388 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Roh2z4_27_0 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Roh2z4_29_0 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_E1bvx4 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Toc2z4_Apc2z4_AND_6759_o : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Gpbvx4 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_U09wx4_B19wx4_XOR_31_o : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Hnbwx4_B19wx4_XOR_49_o : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Madd_n16585_cy_4_Q_28396 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Asbvx4 : STD_LOGIC; 
  signal N798 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_B6bwx4_I6bwx4_AND_2058_o : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Ktbvx4 : STD_LOGIC; 
  signal N1669 : STD_LOGIC; 
  signal N887 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Madd_n16585_cy_8_Q_28403 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Oxbvx4 : STD_LOGIC; 
  signal N1525 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_I0cvx4 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Madd_n16585_cy_12_Q_28407 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_C3cvx4 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_N4cvx4 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Y5cvx4 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Mgawx4_B19wx4_XOR_43_o : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_C61wx4 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Madd_n16585_cy_16_Q_28413 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Ecawx4_B19wx4_XOR_40_o : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Qs0wx4 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Madd_n16585_cy_20_Q_28416 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_E5awx4 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Madd_n16585_cy_24_Q_28418 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Rih2z4 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Locvx4 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Madd_n16585_cy_28_Q_28421 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Yih2z4 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Cpawx4 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Kih2z4 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Dih2z4 : STD_LOGIC; 
  signal clkm_BUFGP_IBUFG_0 : STD_LOGIC; 
  signal led_group04_OBUF_28438 : STD_LOGIC; 
  signal ahbmi_hrdata_2_IBUF_0 : STD_LOGIC; 
  signal ahbmi_hrdata_4_IBUF_0 : STD_LOGIC; 
  signal ahbmi_hrdata_9_IBUF_0 : STD_LOGIC; 
  signal ahbmi_hrdata_12_IBUF_0 : STD_LOGIC; 
  signal ahbmi_hrdata_20_IBUF_0 : STD_LOGIC; 
  signal ahbmi_hrdata_13_IBUF_0 : STD_LOGIC; 
  signal ahbmi_hrdata_15_IBUF_0 : STD_LOGIC; 
  signal ahbmi_hrdata_31_IBUF_0 : STD_LOGIC; 
  signal ahbmi_hrdata_16_IBUF_0 : STD_LOGIC; 
  signal ahbmi_hrdata_28_IBUF_0 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_U8b2z4_B9b2z4_AND_6575_o6_0 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_T5zwx4_0 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Toc2z4_Apc2z4_AND_6759_o3_0 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Qxgwx4 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Kn2wx4_Rn2wx4_AND_1336_o14_0 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Kn2wx4_Rn2wx4_AND_1336_o15_0 : STD_LOGIC; 
  signal N264 : STD_LOGIC; 
  signal N674_0 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Sfa2z4_Zfa2z4_AND_6505_o2_0 : STD_LOGIC; 
  signal N472_0 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Kqzvx411_0 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Mrsvx412_0 : STD_LOGIC; 
  signal N1108_0 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Mczwx4_0 : STD_LOGIC; 
  signal N481_0 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Zbwwx4_Gcwwx4_AND_4268_o : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Ajfwx42411 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Szr2z4_28495 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_P12wx47_0 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_SF2821_0 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Dziwx4 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Vwhvx422_0 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Ym93z4_28500 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_W21wx44_0 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Tdg2z4 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Vff2z4 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Cgf2z4 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Jhe2z4 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Hhd2z4 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Ohd2z4 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Y8q2z4_28508 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Z62wx43_0 : STD_LOGIC; 
  signal N375 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_S5pvx4_Qaiwx4_OR_957_o : STD_LOGIC; 
  signal N376 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_K6yvx42_0 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_V7ywx42_28514 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_V7ywx41_28515 : STD_LOGIC; 
  signal N390 : STD_LOGIC; 
  signal N1304 : STD_LOGIC; 
  signal N1306 : STD_LOGIC; 
  signal N1180 : STD_LOGIC; 
  signal N2 : STD_LOGIC; 
  signal N1001 : STD_LOGIC; 
  signal N372 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Q8ywx42_28523 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Svk2z4_1_28524 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Yaz2z4_1_28525 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Q8ywx41_28526 : STD_LOGIC; 
  signal N22 : STD_LOGIC; 
  signal N388 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Kuc2z44_0 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Kuc2z43 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Fjswx43_28531 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_St0wx48_0 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Hwhvx49_0 : STD_LOGIC; 
  signal N937_0 : STD_LOGIC; 
  signal N1502_0 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Hfqwx4_Ofqwx4_AND_3552_o4 : STD_LOGIC; 
  signal N1024 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Tauwx4_Abuwx4_AND_4036_o12_28538 : STD_LOGIC; 
  signal N1387 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Howvx4_B73wx4_AND_2719_o : STD_LOGIC; 
  signal N1710 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Ruhvx42_0 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Otyvx42_0 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_SF1181 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_SF1182 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Vwhvx44_0 : STD_LOGIC; 
  signal N1116_0 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Txa2z4 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Zyhvx4_0 : STD_LOGIC; 
  signal N1915_0 : STD_LOGIC; 
  signal N1885_0 : STD_LOGIC; 
  signal N689_0 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Nd3wx49_28553 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Nd3wx46_28554 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_A933z4_28555 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Ce0wx41_0 : STD_LOGIC; 
  signal N696_0 : STD_LOGIC; 
  signal N1292 : STD_LOGIC; 
  signal N1294 : STD_LOGIC; 
  signal N1170 : STD_LOGIC; 
  signal N1298 : STD_LOGIC; 
  signal N1300 : STD_LOGIC; 
  signal N1175 : STD_LOGIC; 
  signal N643_0 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Eyhvx415_28565 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Eyhvx418_28566 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Kepwx4 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Xuxwx4 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_C3w2z4_28569 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Yizwx4 : STD_LOGIC; 
  signal N476 : STD_LOGIC; 
  signal N857_0 : STD_LOGIC; 
  signal N858_0 : STD_LOGIC; 
  signal N661 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Jd8wx4 : STD_LOGIC; 
  signal u_detectorbus_trigger_28576 : STD_LOGIC; 
  signal u_detectorbus_rst_ff_28577 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_B2i3z4_28578 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Ro1wx4_28579 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_F0y2z4_28580 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Edovx4 : STD_LOGIC; 
  signal N480 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_U6wvx4 : STD_LOGIC; 
  signal N252 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_U6wvx4_Zqwvx4_AND_860_o : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_S6ovx4_Nlovx4_AND_78_o : STD_LOGIC; 
  signal N518 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_C9rvx4 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_K1ivx4 : STD_LOGIC; 
  signal N64 : STD_LOGIC; 
  signal N516 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Niyvx4_Uiyvx4_AND_982_o3_28592 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_V1l2z4_28593 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_P0ivx4 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_V3o2z4_28595 : STD_LOGIC; 
  signal N1194 : STD_LOGIC; 
  signal N471 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_I0ivx4 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Bdm2z4_28599 : STD_LOGIC; 
  signal N262 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_R1ivx4 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_B0ivx4 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_W9nvx41_28603 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Ieh3z4_28604 : STD_LOGIC; 
  signal N456 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Ckw2z4_28606 : STD_LOGIC; 
  signal N1150 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Cjhvx41_28608 : STD_LOGIC; 
  signal N1143 : STD_LOGIC; 
  signal N1145 : STD_LOGIC; 
  signal N1191 : STD_LOGIC; 
  signal N908 : STD_LOGIC; 
  signal N907 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Y1ivx4_28614 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Pguvx4 : STD_LOGIC; 
  signal N46 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Pet2z4_28617 : STD_LOGIC; 
  signal N644_0 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Eyhvx413_28619 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Byw2z4_28620 : STD_LOGIC; 
  signal N1188 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Z6ovx4 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Gqw2z4_28623 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Mfw2z4_28624 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Rkd3z4_28625 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Itw2z4_28626 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Oiw2z4_28627 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Gzhvx4 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Jsa2z4 : STD_LOGIC; 
  signal N418 : STD_LOGIC; 
  signal N620 : STD_LOGIC; 
  signal N94 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Asrwx4_Hsrwx4_AND_3709_o : STD_LOGIC; 
  signal N1139 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Mb1wx43_28635 : STD_LOGIC; 
  signal N1153 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Mmux_H3ivx419_28637 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Qlw2z4_28638 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Mww2z4_28639 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Lqpvx4 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Sow2z4_28641 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Ydw2z4_28642 : STD_LOGIC; 
  signal N673 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Kfpvx42_28644 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Kfpvx46_28645 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Bspvx43_28646 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Xuw2z4_28647 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Fxa2z4 : STD_LOGIC; 
  signal N961 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_SF2052 : STD_LOGIC; 
  signal N986 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_U8b2z4_B9b2z4_AND_6575_o7 : STD_LOGIC; 
  signal N985 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Mmux_Z78wx4128_28654 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_P7wvx4_Zfswx4_AND_3788_o : STD_LOGIC; 
  signal N1871 : STD_LOGIC; 
  signal N128 : STD_LOGIC; 
  signal N541 : STD_LOGIC; 
  signal N1575 : STD_LOGIC; 
  signal N124 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Fj0wx42_28661 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Fj0wx43_28662 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Fj0wx41_28663 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_B6bwx4_I6bwx4_AND_2058_o1_28664 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_B6bwx4_I6bwx4_AND_2058_o2_28665 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_B6bwx4_I6bwx4_AND_2058_o3_28666 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_B6bwx4_I6bwx4_AND_2058_o4_28667 : STD_LOGIC; 
  signal N889 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Ok7wx43_28669 : STD_LOGIC; 
  signal N1608 : STD_LOGIC; 
  signal N1588 : STD_LOGIC; 
  signal N1472 : STD_LOGIC; 
  signal N1364 : STD_LOGIC; 
  signal N1060 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Xr42z4_Es42z4_AND_5708_o : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Hfxwx4_Ofxwx4_AND_4393_o1_28676 : STD_LOGIC; 
  signal N1579 : STD_LOGIC; 
  signal N1823 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Bkxvx413_28679 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_X3xvx4 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Bkxvx41_28681 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Bkxvx49_28682 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Qllwx4 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Kn2wx4_Rn2wx4_AND_1336_o24_28684 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Kn2wx4_Rn2wx4_AND_1336_o17_28685 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Kn2wx4_Rn2wx4_AND_1336_o19_28686 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Intwx4_Pntwx4_AND_3952_o : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_K5zvx46 : STD_LOGIC; 
  signal N1329 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_B173z4_28690 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Slr2z4_28691 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_J7q2z4_28692 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_C61wx41_28693 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_C61wx42_28694 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_C61wx43_28695 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_K1owx4_R1owx4_AND_3319_o1_28696 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_K1owx4_R1owx4_AND_3319_o2_28697 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_K1owx4_R1owx4_AND_3319_o5_28698 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Mmux_Z78wx4127_28699 : STD_LOGIC; 
  signal N1341 : STD_LOGIC; 
  signal u_detectorbus_GND_44_o_PWR_22_o_OR_1448_o11_28701 : STD_LOGIC; 
  signal N1620 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Tj0wx4_28703 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Js32z4_Qs32z4_AND_5571_o1_28704 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_F32wx41_28705 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Js32z4_Qs32z4_AND_5571_o8_28706 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Kzbwx42_28707 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Ydcwx4_B19wx4_XOR_53_o : STD_LOGIC; 
  signal N444 : STD_LOGIC; 
  signal N1401 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Ze1wx47_28711 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Ze1wx49_28712 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_St0wx41_28713 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_St0wx49_28714 : STD_LOGIC; 
  signal N1474 : STD_LOGIC; 
  signal N1437 : STD_LOGIC; 
  signal N1156 : STD_LOGIC; 
  signal N1635 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Cjuwx42_28719 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Cjuwx41_28720 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Hpuwx4 : STD_LOGIC; 
  signal N116 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Fvhvx421_28723 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Fvhvx43_28724 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Fvhvx49_28725 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Fvhvx48_28726 : STD_LOGIC; 
  signal u_detectorbus_PWR_22_o_PWR_22_o_OR_1447_o : STD_LOGIC; 
  signal u_detectorbus_GND_44_o_PWR_22_o_OR_1448_o12_28728 : STD_LOGIC; 
  signal u_detectorbus_GND_44_o_PWR_22_o_OR_1448_o : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_B613z4_28730 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Sfa2z4_Zfa2z4_AND_6505_o3_28731 : STD_LOGIC; 
  signal N807 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Eyhvx42_28733 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_D9c2z4_K9c2z4_AND_6705_o5_28734 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Bdqvx4 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_H67wx4_O67wx4_AND_1705_o2_28736 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Jiowx42 : STD_LOGIC; 
  signal N1336 : STD_LOGIC; 
  signal N1335 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Qaxvx4_Xaxvx4_AND_900_o : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_D1awx4_V0dwx4_AND_2283_o3_28741 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_D1awx4_V0dwx4_AND_2283_o5_28742 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Mmux_Z78wx4129_28743 : STD_LOGIC; 
  signal N364 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Mtbwx4_Ttbwx4_AND_2138_o1_28745 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Lt7wx4 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Et7wx4 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Mmux_Lt7wx411_28748 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Mmux_Lt7wx41 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Hwhvx427_28750 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Hwhvx423_0 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Hwhvx414_28752 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Hwhvx433_28753 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Hwhvx418_28754 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Hwhvx415_28755 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Hwhvx47_28756 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Kqzvx451 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Kn2wx4_Rn2wx4_AND_1336_o2_28758 : STD_LOGIC; 
  signal N890 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Kn2wx4_Rn2wx4_AND_1336_o5_28760 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Kn2wx4_Rn2wx4_AND_1336_o10_28761 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Kn2wx4_Rn2wx4_AND_1336_o8_28762 : STD_LOGIC; 
  signal N442 : STD_LOGIC; 
  signal N1447 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Ce0wx48_28765 : STD_LOGIC; 
  signal N781 : STD_LOGIC; 
  signal N780 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Y5zvx41_28768 : STD_LOGIC; 
  signal N1055 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Kizwx4 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Niyvx4_Uiyvx4_AND_982_o1_28771 : STD_LOGIC; 
  signal N1809 : STD_LOGIC; 
  signal N1444 : STD_LOGIC; 
  signal N406 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_D9c2z4_K9c2z4_AND_6705_o11_28775 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_SF1631 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_D9c2z4_K9c2z4_AND_6705_o20_28777 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_D9c2z4_K9c2z4_AND_6705_o8_28778 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_D9c2z4_K9c2z4_AND_6705_o27_28779 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_D9c2z4_K9c2z4_AND_6705_o12_28780 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_D9c2z4_K9c2z4_AND_6705_o14_28781 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_W7hwx4 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_D9c2z4_K9c2z4_AND_6705_o22_28783 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_D9c2z4_K9c2z4_AND_6705_o15_28784 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_D9c2z4_K9c2z4_AND_6705_o24_28785 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_D9c2z4_K9c2z4_AND_6705_o26_28786 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_F57wx4 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Ik4wx4341 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Ik4wx45_0 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_D9c2z4_K9c2z4_AND_6705_o17_28790 : STD_LOGIC; 
  signal N1602 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Nywvx4 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Ruhvx419_28793 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Ffqvx4 : STD_LOGIC; 
  signal N1745 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_H67wx4_O67wx4_AND_1705_o5 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_H67wx4_O67wx4_AND_1705_o3 : STD_LOGIC; 
  signal N1088 : STD_LOGIC; 
  signal N555 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_E143z4_28800 : STD_LOGIC; 
  signal N851 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_P7owx4_W7owx4_AND_3334_o2_28802 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_P7owx4_W7owx4_AND_3334_o3_28803 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_P7owx4_W7owx4_AND_3334_o1_28804 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_J00wx4 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Mmux_Z78wx4132_28806 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Jr1wx4 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Qxhvx415_28808 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Qxhvx414_28809 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Mvhvx418_28810 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Mvhvx417_28811 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Qk1wx41_28812 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Qk1wx42_28813 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Qk1wx43_28814 : STD_LOGIC; 
  signal N927 : STD_LOGIC; 
  signal N926 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Mrsvx45_28817 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Dtpvx4 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Mmux_Dtpvx412_28819 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Mmux_Z78wx4114_28820 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Dfowx4 : STD_LOGIC; 
  signal N848 : STD_LOGIC; 
  signal N849 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Hc1wx44_28824 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Zz0xx4_G01xx4_AND_4731_o : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_D603z4_28826 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_P7owx4_W7owx4_AND_3334_o5 : STD_LOGIC; 
  signal N1197 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_F872z4_M872z4_AND_6041_o3_28829 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Do1wx431 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Owhvx410_28831 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Owhvx413_28832 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Owhvx432_28833 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Owhvx435_28834 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Owhvx433_28835 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Owhvx428_28836 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Owhvx431_28837 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Owhvx430_0 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Owhvx418_28839 : STD_LOGIC; 
  signal N1460 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Owhvx438_28841 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_F32wx42_28842 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_F32wx44_28843 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_F32wx43_28844 : STD_LOGIC; 
  signal N182 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Fmqvx43_28846 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Dtowx4_Ktowx4_AND_3407_o411_28847 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Xxhvx48_28848 : STD_LOGIC; 
  signal N971 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Cza2z4_Jza2z4_AND_6554_o1_28850 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Cza2z4_Jza2z4_AND_6554_o5 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Cza2z4_Jza2z4_AND_6554_o12 : STD_LOGIC; 
  signal N1611 : STD_LOGIC; 
  signal N1441 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Ywzwx4_Fxzwx4_AND_4621_o : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Ayzwx4 : STD_LOGIC; 
  signal N1323 : STD_LOGIC; 
  signal N1324 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Ruhvx413_28859 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Ruhvx418_28860 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Su6wx4 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_F872z4_M872z4_AND_6041_o2_28862 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Qxhvx45_28863 : STD_LOGIC; 
  signal N682 : STD_LOGIC; 
  signal N684 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Xawwx4_Ebwwx4_AND_4265_o3_28866 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Xawwx4_Ebwwx4_AND_4265_o4_28867 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Xawwx4_Ebwwx4_AND_4265_o2_28868 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Qxhvx419_28869 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Q07wx4 : STD_LOGIC; 
  signal N1494 : STD_LOGIC; 
  signal N982 : STD_LOGIC; 
  signal N1423 : STD_LOGIC; 
  signal N1000 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_I6w2z4_28875 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Z5pvx4 : STD_LOGIC; 
  signal N1787 : STD_LOGIC; 
  signal N511 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_P12wx43_28879 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_P12wx44_28880 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Lk9wx42_28881 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Vwhvx45_28882 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_N90wx42_28883 : STD_LOGIC; 
  signal N549 : STD_LOGIC; 
  signal N78 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_B3mvx42_28886 : STD_LOGIC; 
  signal N1044 : STD_LOGIC; 
  signal N1043 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_R40wx44_28889 : STD_LOGIC; 
  signal N58 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_P82wx43_28891 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_E153z4_28892 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_C4pvx41_28893 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_C4pvx4 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Vwhvx410_28895 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Vwhvx412_28896 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Vwhvx414_28897 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Vwhvx420_28898 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Vwhvx419_28899 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Vwhvx416_28900 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Jhbwx4_Qhbwx4_AND_2093_o2_28901 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Vwhvx431_0 : STD_LOGIC; 
  signal N941 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_U11wx41_28904 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_U11wx42_28905 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_S71wx41_28906 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_S71wx45_28907 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_S71wx46_28908 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_S71wx47_28909 : STD_LOGIC; 
  signal N1789 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_E5owx41_28911 : STD_LOGIC; 
  signal N700 : STD_LOGIC; 
  signal N715 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Euzvx42_28914 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Euzvx41_28915 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_C9rvx43_28916 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_U8nvx41_28917 : STD_LOGIC; 
  signal N80 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_W21wx45_28919 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_W21wx47_28920 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Yuhvx423_28921 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Mrsvx44_28922 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Ju5wx4 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_W19wx41_28924 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_W19wx44_28925 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Xxhvx412_28926 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Xxhvx415_28927 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Xxhvx416_28928 : STD_LOGIC; 
  signal N1099 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Yw0wx45_28930 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Lma2z4_Sma2z4_AND_6530_o1_28931 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Z5pvx41_28932 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Z5pvx45_28933 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Lma2z4_Sma2z4_AND_6530_o2_28934 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_S6ovx4_Nlovx4_AND_78_o9_28935 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Y92wx4 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_S6ovx4_Nlovx4_AND_78_o8_28937 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Re72z4_Ye72z4_AND_6067_o1_28938 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Re72z4_Ye72z4_AND_6067_o3_28939 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_F6zvx41_28940 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Zbpwx4_Gcpwx4_AND_3447_o4_28941 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_L9zvx431 : STD_LOGIC; 
  signal N1679 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_S0twx4_Z0twx4_AND_3870_o2_28944 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Zs0xx4_Gt0xx4_AND_4709_o3_28945 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Zs0xx4_Gt0xx4_AND_4709_o4_28946 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_K1wvx41_28947 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Z62wx45_28948 : STD_LOGIC; 
  signal N1199 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Ce0wx410 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_S6ovx4_Nlovx4_AND_78_o4_28951 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Nhzvx4 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Y1pvx4 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_S6ovx4_Nlovx4_AND_78_o7_28954 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Fc0wx4 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Ql0wx4 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Ug0wx4 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Cqovx4 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Fyzvx4 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Xfzvx42_28960 : STD_LOGIC; 
  signal N690 : STD_LOGIC; 
  signal N717 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Zltwx4_Gmtwx4_AND_3949_o2_28963 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_K6yvx44_28964 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_O3pvx41_28965 : STD_LOGIC; 
  signal N1590 : STD_LOGIC; 
  signal N630 : STD_LOGIC; 
  signal N631_0 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Fc7wx41_28969 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Ar7wx4 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Hc1wx43_28971 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Yw0wx46_28972 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Hc1wx45_28973 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_E163z4_28974 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Hc1wx42_28975 : STD_LOGIC; 
  signal N1626 : STD_LOGIC; 
  signal u_detectorbus_GND_44_o_PWR_22_o_OR_1448_o1_28977 : STD_LOGIC; 
  signal u_detectorbus_GND_44_o_PWR_22_o_OR_1448_o3_28978 : STD_LOGIC; 
  signal u_detectorbus_GND_44_o_PWR_22_o_OR_1448_o7_28979 : STD_LOGIC; 
  signal u_detectorbus_GND_44_o_PWR_22_o_OR_1448_o5_28980 : STD_LOGIC; 
  signal u_detectorbus_GND_44_o_PWR_22_o_OR_1448_o6_28981 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_O7zvx44_28982 : STD_LOGIC; 
  signal N859 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Uqwwx4_Brwwx4_AND_4324_o101 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_H4p2z4_28985 : STD_LOGIC; 
  signal N1332 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Lf0wx41_28987 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Lf0wx42_28988 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Lf0wx43_28989 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Q8zvx43_28990 : STD_LOGIC; 
  signal N1456 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Ik4wx44_28992 : STD_LOGIC; 
  signal N1018 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Ik4wx46_28994 : STD_LOGIC; 
  signal N1017 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Dkr2z4_28996 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Pg1wx45_28997 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Nd3wx43_28998 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Nd3wx42_28999 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Nd3wx47_29000 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Nd3wx48_29001 : STD_LOGIC; 
  signal N1493 : STD_LOGIC; 
  signal N1495 : STD_LOGIC; 
  signal N664 : STD_LOGIC; 
  signal N665 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_U6wvx48_29006 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Mmux_Z78wx4131_29007 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Ll1wx41_29008 : STD_LOGIC; 
  signal N839 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Qb3wx42_29010 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_B8nwx4_I8nwx4_AND_3224_o1 : STD_LOGIC; 
  signal N543 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Jr1wx42_29013 : STD_LOGIC; 
  signal N1492 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Pg1wx41_29015 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Pg1wx42_29016 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Hy0wx41_29017 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Hy0wx42_29018 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Nn0wx45_29019 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Nn0wx47_29020 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Nn0wx48_29021 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Z4xvx44_29022 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Z4xvx43_0 : STD_LOGIC; 
  signal N1470 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Ok7wx45_29025 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Wa0wx44_29026 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Wa0wx43_29027 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Wa0wx45_29028 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Wa0wx46_29029 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Wa0wx47_29030 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Fjewx41_29031 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_P54xx4_W54xx4_AND_5154_o : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Bkxvx43_29033 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Kuc2z41_29034 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Kuc2z42_29035 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Kuc2z46_29036 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Kuc2z48_29037 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Bthvx42_29038 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Bthvx43_29039 : STD_LOGIC; 
  signal N1011 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Qs0wx41_29041 : STD_LOGIC; 
  signal N959 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Djzvx41_29043 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Djzvx42_29044 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Djzvx43_29045 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Djzvx45_29046 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Kghvx41_29047 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Fmqvx42_29048 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Ul9wx41_29049 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Ul9wx43_29050 : STD_LOGIC; 
  signal N1632 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Mmux_Z78wx4141_29052 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Mmux_Z78wx4142 : STD_LOGIC; 
  signal N1391 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Wo0wx43_29055 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Pdbwx43_29056 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Pdbwx44_29057 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Pdbwx47_29058 : STD_LOGIC; 
  signal N1205 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Eyhvx45_29060 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Eyhvx46_29061 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Eyhvx47_29062 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Eyhvx48_29063 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Hlzvx41_29064 : STD_LOGIC; 
  signal N551 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Hwhvx42_29066 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Hwhvx45_29067 : STD_LOGIC; 
  signal N1056 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Pazwx42_29069 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Uz9wx41_29070 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Yw0wx43_29071 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Eyhvx414_29072 : STD_LOGIC; 
  signal N1821 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Qxhvx43_29074 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Qxhvx41_29075 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Bkxvx412_29076 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Bkxvx410_29077 : STD_LOGIC; 
  signal N1905 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Rfpvx44_29079 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Rfpvx41_29080 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Eyhvx411_29081 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_B3mvx41_29082 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Kn2wx4_Rn2wx4_AND_1336_o4_29083 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Kn2wx4_Rn2wx4_AND_1336_o3_29084 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_X3xvx42_29085 : STD_LOGIC; 
  signal N1815 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Ewxvx4_Lwxvx4_OR_174_o : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Prxvx4 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Yafwx43_29089 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Yuhvx418_29090 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_I3mvx42_29091 : STD_LOGIC; 
  signal N1817 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Ceswx4_Jeswx4_AND_3777_o1_29093 : STD_LOGIC; 
  signal N1825 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Ruhvx420_29095 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Kghvx42_29096 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Kn2wx4_Rn2wx4_AND_1336_o1_29097 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Nv6wx4 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Hwhvx429_29099 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_H67wx4_O67wx4_AND_1705_o8_29100 : STD_LOGIC; 
  signal N1746 : STD_LOGIC; 
  signal N1744 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Kn2wx4_Rn2wx4_AND_1336_o20_29103 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Kn2wx4_Rn2wx4_AND_1336_o18_29104 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Kn2wx4_Rn2wx4_AND_1336_o6_29105 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Kn2wx4_Rn2wx4_AND_1336_o21_29106 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Kn2wx4_Rn2wx4_AND_1336_o23_29107 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Sbxvx42_29108 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Sbxvx44_29109 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_K6yvx47_29110 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_K6yvx48_29111 : STD_LOGIC; 
  signal N1799 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Fmqvx41_29113 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Ruhvx43_29114 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Ruhvx47_29115 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Sbxvx41_29116 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Bkxvx4 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Qllwx42_29118 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Qllwx41_29119 : STD_LOGIC; 
  signal N172 : STD_LOGIC; 
  signal N1899 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Vtyvx42_29122 : STD_LOGIC; 
  signal N563 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_B1ovx4_Vdgvx4_OR_1295_o : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Bkxvx47_29125 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Bkxvx48_29126 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Bkxvx46_29127 : STD_LOGIC; 
  signal N1805 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Yuhvx413_29129 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Yuhvx49_29130 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Vwhvx415_29131 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Hwhvx41_29132 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Yafwx45_29133 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Df3wx41_29134 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Mkrwx4 : STD_LOGIC; 
  signal N1855 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Kn2wx4_Rn2wx4_AND_1336_o7_29137 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_U6wvx42_29138 : STD_LOGIC; 
  signal N62 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Qxhvx416_29140 : STD_LOGIC; 
  signal N561 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Vwhvx43_29142 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Ppsvx43_29143 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Yuhvx422_29144 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_D1awx4_V0dwx4_AND_2283_o4_29145 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Ushvx44_29146 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Hwhvx44_29147 : STD_LOGIC; 
  signal N1827 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Hwhvx46_29149 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_U6wvx43_29150 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Df3wx45_29151 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_K6yvx43_29152 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Wolwx4_Dplwx4_AND_3043_o4_29153 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Wolwx4_Dplwx4_AND_3043_o3_29154 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Yuhvx42_29155 : STD_LOGIC; 
  signal N1831 : STD_LOGIC; 
  signal N1883 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Vwhvx413_29158 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Vwhvx48_29159 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Eyhvx41_29160 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Vwhvx433_29161 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_D1awx4_V0dwx4_AND_2283_o1_29162 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Yuhvx45_29163 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Yuhvx44_29164 : STD_LOGIC; 
  signal N1903 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Owhvx416_29166 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Gzvvx42_29167 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Gzvvx41_29168 : STD_LOGIC; 
  signal N272 : STD_LOGIC; 
  signal N1853 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_B8gwx4 : STD_LOGIC; 
  signal N1911 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Mvhvx43_29173 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Owhvx423_29174 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Owhvx419_29175 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Owhvx414_29176 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Owhvx415_29177 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Lyhvx44_29178 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Xxhvx43_29179 : STD_LOGIC; 
  signal N1783 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Fvhvx46_29181 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Fvhvx45_29182 : STD_LOGIC; 
  signal N1873 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Hwhvx416_29184 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Fvhvx422_29185 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_D9c2z4_K9c2z4_AND_6705_o7_29186 : STD_LOGIC; 
  signal N1429 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_D9c2z4_K9c2z4_AND_6705_o10_29188 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_SF16331 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Qi03z4_29190 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Kzbwx41_29191 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Ek03z4_29192 : STD_LOGIC; 
  signal N292 : STD_LOGIC; 
  signal N286 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Hwhvx422_29195 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Hwhvx424_29196 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Hwhvx421_29197 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Hwhvx420_29198 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Fvhvx420_29199 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Fvhvx419_29200 : STD_LOGIC; 
  signal N1829 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Owhvx412_29202 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Xxhvx41_29203 : STD_LOGIC; 
  signal N1913 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_D1awx4_V0dwx4_AND_2283_o2_29205 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Vwhvx411_29206 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Lyhvx47_29207 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Qxhvx48_29208 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Qxhvx46_29209 : STD_LOGIC; 
  signal N1887 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Eyhvx44_29211 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Eyhvx43_29212 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Eyhvx49_29213 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Bthvx45_29214 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_B3mvx43_29215 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Hwhvx428_29216 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Kuc2z47_29217 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Ppsvx41_29218 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Ppsvx47_29219 : STD_LOGIC; 
  signal N1889 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Kn2wx4_Rn2wx4_AND_1336_o212 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_D9c2z4_K9c2z4_AND_6705_o18_29222 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_N142z4_U142z4_AND_5606_o1_29223 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Zhyvx42_29224 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Zhyvx41_29225 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Q8ywx4 : STD_LOGIC; 
  signal N330 : STD_LOGIC; 
  signal N288 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Vwhvx428_29229 : STD_LOGIC; 
  signal N276 : STD_LOGIC; 
  signal N278 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Z4xvx42_29232 : STD_LOGIC; 
  signal N1803 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Oigwx4 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Hwhvx411_29235 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Hwhvx412_29236 : STD_LOGIC; 
  signal N1851 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Pt52z4_Wt52z4_AND_5847_o5_29238 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Pt52z4_Wt52z4_AND_5847_o3_29239 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Owhvx427_29240 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Sxpvx41_29241 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Z4xvx41_29242 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Qxhvx418_29243 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Xxhvx417_29244 : STD_LOGIC; 
  signal N274 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Owhvx41_29246 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Vwhvx425_29247 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Vwhvx426_29248 : STD_LOGIC; 
  signal N1879 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Vwhvx424_29250 : STD_LOGIC; 
  signal N1863 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_H4gwx4 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Mvhvx413_29253 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Mvhvx412_29254 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Mvhvx416_29255 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Owhvx429_29256 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Ruhvx412_29257 : STD_LOGIC; 
  signal N1897 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Owhvx45_29259 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Owhvx47_29260 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_F5mvx41_29261 : STD_LOGIC; 
  signal N1847 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Ruhvx417_29263 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Fvhvx41_29264 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Mvhvx48_29265 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_D9c2z4_K9c2z4_AND_6705_o16_29266 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Mmux_Akewx411 : STD_LOGIC; 
  signal N1614 : STD_LOGIC; 
  signal N1615 : STD_LOGIC; 
  signal u_detectorbus_PWR_22_o_PWR_22_o_OR_1447_o2_29270 : STD_LOGIC; 
  signal N284 : STD_LOGIC; 
  signal N268 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Wqjwx4 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_L0mwx4_S0mwx4_AND_3073_o1_29274 : STD_LOGIC; 
  signal N1845 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Fjewx42_29276 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Ppsvx46_29277 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_D9c2z4_K9c2z4_AND_6705_o25_29278 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_D9c2z4_K9c2z4_AND_6705_o23_29279 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Owhvx439_29280 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Zs0xx4_Gt0xx4_AND_4709_o2_29281 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Ushvx41_29282 : STD_LOGIC; 
  signal N1454 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Uvzvx42_29284 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Jhbwx4_Qhbwx4_AND_2093_o1_29285 : STD_LOGIC; 
  signal N1351 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Pn0xx4_Wn0xx4_AND_4693_o1_29287 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Pn0xx4_Wn0xx4_AND_4693_o3_29288 : STD_LOGIC; 
  signal N1706 : STD_LOGIC; 
  signal N1705 : STD_LOGIC; 
  signal N1327 : STD_LOGIC; 
  signal N739 : STD_LOGIC; 
  signal N332 : STD_LOGIC; 
  signal u_detectorbus_GND_44_o_PWR_22_o_OR_1448_o4_29294 : STD_LOGIC; 
  signal N294 : STD_LOGIC; 
  signal N1921 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Xxhvx49_29297 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Xxhvx414_29298 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Owhvx437_29299 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Ik4wx411 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Zs0xx4_Gt0xx4_AND_4709_o1_29301 : STD_LOGIC; 
  signal N52 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Mrsvx47_29303 : STD_LOGIC; 
  signal N1793 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Mrsvx49_29305 : STD_LOGIC; 
  signal N1636 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_U052z4_B152z4_AND_5742_o5 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_U052z4_B152z4_AND_5742_o4_29308 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_U052z4_B152z4_AND_5742_o10 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_U052z4_B152z4_AND_5742_o8_29310 : STD_LOGIC; 
  signal N1333 : STD_LOGIC; 
  signal N298 : STD_LOGIC; 
  signal N270 : STD_LOGIC; 
  signal N282 : STD_LOGIC; 
  signal N296 : STD_LOGIC; 
  signal N1811 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Gvrwx41 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Lyhvx410_29318 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Ik4wx42_29319 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Ik4wx43_29320 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_D9c2z4_K9c2z4_AND_6705_o21_29321 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_D9c2z4_K9c2z4_AND_6705_o19_29322 : STD_LOGIC; 
  signal N1068 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Ejm2z4_29324 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_T583z4_29325 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_D9c2z4_K9c2z4_AND_6705_o2_29326 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_D9c2z4_K9c2z4_AND_6705_o3_29327 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_D9c2z4_K9c2z4_AND_6705_o1_29328 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Qb3wx43_29329 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Qb3wx41_29330 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_P37wx41_29331 : STD_LOGIC; 
  signal N578 : STD_LOGIC; 
  signal N290 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Rblwx44_29334 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Agbwx4 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Cgyvx44_29336 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Xzavx44_29337 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Xzavx41_29338 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_X7mvx41_29339 : STD_LOGIC; 
  signal N1097 : STD_LOGIC; 
  signal N280 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Lk9wx41_29344 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Owhvx4121 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Owhvx434_29346 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Us2wx4_B1ovx4_OR_1407_o : STD_LOGIC; 
  signal N1529 : STD_LOGIC; 
  signal N1606 : STD_LOGIC; 
  signal N1527 : STD_LOGIC; 
  signal N1578 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Uz9wx42_29352 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Dq73z4_29353 : STD_LOGIC; 
  signal N1801 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Cawwx42_29355 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Bah2z4_Erc2z4_OR_1391_o : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_U9h2z4_Erc2z4_OR_1390_o : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_K55xx4_R55xx4_AND_5295_o2_29358 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_K55xx4_R55xx4_AND_5295_o9_29359 : STD_LOGIC; 
  signal N1066 : STD_LOGIC; 
  signal N1114 : STD_LOGIC; 
  signal N1115 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Nn0wx42_29363 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Nn0wx41_29364 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_B9nvx41_29365 : STD_LOGIC; 
  signal N492 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_I1c2z4 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_G493z4_29368 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Euzvx45_29369 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Upyvx4_29370 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Wa32z4_Db32z4_AND_5502_o1_29371 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_W6qvx4 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_D9c2z4_K9c2z4_AND_6705_o13_29373 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_D4mvx41_29374 : STD_LOGIC; 
  signal N1076 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_A272z4_H272z4_AND_6015_o3_29376 : STD_LOGIC; 
  signal N1861 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_K55xx4_R55xx4_AND_5295_o10_29378 : STD_LOGIC; 
  signal N1633 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Fxu2z4_29380 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_O7zvx46_29381 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Wo0wx42_29382 : STD_LOGIC; 
  signal N1321 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Nn0wx44_29384 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_O7zvx41_29385 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_O7zvx42_29386 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_O7zvx43_29387 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Mtqvx41_29388 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Mtqvx42_29389 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Otyvx43_29390 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Jr1wx43_29391 : STD_LOGIC; 
  signal N939 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Mmux_Dtpvx411 : STD_LOGIC; 
  signal N1049 : STD_LOGIC; 
  signal N1050 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_N90wx43_29396 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Dq53z4_29397 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Wa0wx41_29398 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Wa0wx42_29399 : STD_LOGIC; 
  signal N422 : STD_LOGIC; 
  signal N1317 : STD_LOGIC; 
  signal N1399 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_F872z4_M872z4_AND_6041_o1_29403 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Mmux_H3ivx4117_29404 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Q5vvx43 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_R40wx47 : STD_LOGIC; 
  signal N845 : STD_LOGIC; 
  signal N846 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Kuc2z45_29409 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_J00wx41_29410 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_D6yvx41_29411 : STD_LOGIC; 
  signal N488 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_F6zvx42_29413 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Po63z4_29414 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_C6mwx4 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_K952z4_R952z4_AND_5775_o3_29416 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Fzxwx4 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Aeg2z4 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Qhe2z4 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Fc7wx43_29420 : STD_LOGIC; 
  signal N486 : STD_LOGIC; 
  signal N485 : STD_LOGIC; 
  signal N1627 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_K1wvx42_29424 : STD_LOGIC; 
  signal N967 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Hlzvx43_29426 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_D7k2z4_29427 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_SF28112_29428 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_SF28111_29429 : STD_LOGIC; 
  signal N1452 : STD_LOGIC; 
  signal N355 : STD_LOGIC; 
  signal N592 : STD_LOGIC; 
  signal N1349 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Qi62z4_Xi62z4_AND_5937_o2_29434 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_C4pvx42_29435 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Bsawx4_Isawx4_AND_2022_o311_29436 : STD_LOGIC; 
  signal N1609 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_N3n2z4_29438 : STD_LOGIC; 
  signal N1154 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Jjhvx41_29440 : STD_LOGIC; 
  signal N588 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_X543z4_29442 : STD_LOGIC; 
  signal N1086 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Djzvx48_29444 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Kqzvx45_29445 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Kqzvx42 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Ok7wx432 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_X7ewx41_29448 : STD_LOGIC; 
  signal N1462 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Ov62z4_Vv62z4_AND_5989_o2_29450 : STD_LOGIC; 
  signal N378 : STD_LOGIC; 
  signal N594 : STD_LOGIC; 
  signal N379 : STD_LOGIC; 
  signal N1612 : STD_LOGIC; 
  signal N412 : STD_LOGIC; 
  signal N837 : STD_LOGIC; 
  signal N836 : STD_LOGIC; 
  signal u_ahb_bridge_u_state_machine_n0034_inv : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Izpvx48_29460 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Izpvx46 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Izpvx47_29462 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Ec33z4_29463 : STD_LOGIC; 
  signal N1426 : STD_LOGIC; 
  signal N1618 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Dy23z4_29466 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_SF28211_29467 : STD_LOGIC; 
  signal N1909 : STD_LOGIC; 
  signal N1445 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_R40wx41_29470 : STD_LOGIC; 
  signal N112 : STD_LOGIC; 
  signal N1677 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Ojnvx41_29473 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_C70wx4 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Mmux_Z78wx4130_29475 : STD_LOGIC; 
  signal N1080 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Q8zvx41_29477 : STD_LOGIC; 
  signal N747 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Nozvx42_29479 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Nozvx43_29480 : STD_LOGIC; 
  signal N1358 : STD_LOGIC; 
  signal N1359 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Kqzvx47_29483 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Kqzvx46_29484 : STD_LOGIC; 
  signal N1807 : STD_LOGIC; 
  signal N1112 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Ok7wx42 : STD_LOGIC; 
  signal N1659 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Gm1wx418_29489 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Gm1wx42_29490 : STD_LOGIC; 
  signal N1381 : STD_LOGIC; 
  signal N671 : STD_LOGIC; 
  signal N1082 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Dl72z4_Kl72z4_AND_6093_o3_29494 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Dl72z4_Kl72z4_AND_6093_o1_29495 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Zu23z4_29496 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Pdbwx49_29497 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Pdbwx46_29498 : STD_LOGIC; 
  signal N951 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Qs0wx42_29500 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Qs0wx43_29501 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Gqwwx41_29502 : STD_LOGIC; 
  signal N1647 : STD_LOGIC; 
  signal N1638 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_SF27911 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Gm1wx41_29506 : STD_LOGIC; 
  signal N1070 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_In8wx4 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Hc8wx4 : STD_LOGIC; 
  signal N709 : STD_LOGIC; 
  signal N945 : STD_LOGIC; 
  signal N998 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Yw0wx47_29513 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Yw0wx44_29514 : STD_LOGIC; 
  signal N162 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_K5zvx461_29516 : STD_LOGIC; 
  signal N494 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Rhnvx42_29518 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Rhnvx41_29519 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Pdbwx41_29520 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Pdbwx42_29521 : STD_LOGIC; 
  signal N1629 : STD_LOGIC; 
  signal N1630 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_St0wx42_29524 : STD_LOGIC; 
  signal N120 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Hf4xx4_Of4xx4_AND_5191_o2_29526 : STD_LOGIC; 
  signal N1736 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Mmux_Z78wx4122 : STD_LOGIC; 
  signal N1450 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_P12wx42_29530 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Rr83z4_29531 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_P12wx41_29532 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_R293z4_29533 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Rtpvx41_29534 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Rtpvx42_29535 : STD_LOGIC; 
  signal N1397 : STD_LOGIC; 
  signal N1508 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_L562z4_S562z4_AND_5884_o3_29538 : STD_LOGIC; 
  signal N1621 : STD_LOGIC; 
  signal N570 : STD_LOGIC; 
  signal N1165 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Hf4xx4_Of4xx4_AND_5191_o4_29542 : STD_LOGIC; 
  signal N152 : STD_LOGIC; 
  signal N1442 : STD_LOGIC; 
  signal N785 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Ra1wx43_29546 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_S132z4_Z132z4_AND_5467_o11_29547 : STD_LOGIC; 
  signal N1661 : STD_LOGIC; 
  signal N1424 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Hc1wx46_29550 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Tb8wx4 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Sl8wx4 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Ya8wx4 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Bn8wx4 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Ac8wx4 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Cd8wx4 : STD_LOGIC; 
  signal N949 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Hy0wx43_29558 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Mmux_Z78wx4159_29559 : STD_LOGIC; 
  signal N1319 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Sfh2z4 : STD_LOGIC; 
  signal N148 : STD_LOGIC; 
  signal N1624 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Pdbwx45_29564 : STD_LOGIC; 
  signal N1012 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Rtpvx44_29566 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Rtpvx45_29567 : STD_LOGIC; 
  signal N76 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Xawwx4_Ebwwx4_AND_4265_o6_29569 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Xawwx4_Ebwwx4_AND_4265_o5_29570 : STD_LOGIC; 
  signal N1901 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_S0twx4_Z0twx4_AND_3870_o3_29572 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Mmux_Z78wx4117_29573 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Mmux_Z78wx417_29574 : STD_LOGIC; 
  signal N646 : STD_LOGIC; 
  signal N353 : STD_LOGIC; 
  signal N1458 : STD_LOGIC; 
  signal N520 : STD_LOGIC; 
  signal N1106 : STD_LOGIC; 
  signal N347 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_P12wx45_29581 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Sfa2z4_Zfa2z4_AND_6505_o1_29582 : STD_LOGIC; 
  signal N1367 : STD_LOGIC; 
  signal N1368 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Do1wx4311_29585 : STD_LOGIC; 
  signal N160 : STD_LOGIC; 
  signal N831 : STD_LOGIC; 
  signal N409 : STD_LOGIC; 
  signal N405 : STD_LOGIC; 
  signal N619 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_N4rvx4 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Zltwx4_Gmtwx4_AND_3949_o1_29592 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Mmux_Z78wx4112_29593 : STD_LOGIC; 
  signal N106 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Uqwwx4_Brwwx4_AND_4324_o6_29595 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Uqwwx4_Brwwx4_AND_4324_o71 : STD_LOGIC; 
  signal N1339 : STD_LOGIC; 
  signal N1729 : STD_LOGIC; 
  signal N1731 : STD_LOGIC; 
  signal N1730 : STD_LOGIC; 
  signal N602 : STD_LOGIC; 
  signal N1092 : STD_LOGIC; 
  signal N617 : STD_LOGIC; 
  signal N833 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_N482z4_U482z4_AND_6171_o3_29605 : STD_LOGIC; 
  signal N1203 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_N482z4_U482z4_AND_6171_o1_29607 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Xr42z4_Es42z4_AND_5708_o1_29608 : STD_LOGIC; 
  signal N1072 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_U8b2z4_B9b2z4_AND_6575_o17_29610 : STD_LOGIC; 
  signal N874 : STD_LOGIC; 
  signal N1395 : STD_LOGIC; 
  signal N164 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Dtowx4_Ktowx4_AND_3407_o41 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Dtowx4_Ktowx4_AND_3407_o412_29615 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Kuuwx4_Ruuwx4_AND_4090_o4_29616 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Mmux_Z78wx413_29617 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Wn1wx41_29618 : STD_LOGIC; 
  signal N438 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Ziwwx4_Gjwwx4_AND_4301_o1_29620 : STD_LOGIC; 
  signal N1192 : STD_LOGIC; 
  signal N1466 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Mmux_Z78wx4151 : STD_LOGIC; 
  signal N1330 : STD_LOGIC; 
  signal N828 : STD_LOGIC; 
  signal N400 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_U8b2z4_B9b2z4_AND_6575_o11_29627 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Zbpwx4_Gcpwx4_AND_3447_o2_29628 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Zbpwx4_Gcpwx4_AND_3447_o1_29629 : STD_LOGIC; 
  signal N628 : STD_LOGIC; 
  signal N1167 : STD_LOGIC; 
  signal N1168 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Xnqwx4_Eoqwx4_AND_3578_o4_29633 : STD_LOGIC; 
  signal N1344 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_P7owx4_W7owx4_AND_3334_o4_29635 : STD_LOGIC; 
  signal N648 : STD_LOGIC; 
  signal N1797 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Zluvx41_29638 : STD_LOGIC; 
  signal N526 : STD_LOGIC; 
  signal N1785 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_S132z4_Z132z4_AND_5467_o3_29641 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_S132z4_Z132z4_AND_5467_o2_29642 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Mmux_Z78wx4161_29643 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Mmux_Z78wx4147_29644 : STD_LOGIC; 
  signal N791 : STD_LOGIC; 
  signal N792 : STD_LOGIC; 
  signal N1753 : STD_LOGIC; 
  signal N1752 : STD_LOGIC; 
  signal N1751 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Cjhvx42_29650 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Hfqwx4_Ofqwx4_AND_3552_o1_29651 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Hfqwx4_Ofqwx4_AND_3552_o2 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_I5xwx4_P5xwx4_AND_4367_o7_29653 : STD_LOGIC; 
  signal N478 : STD_LOGIC; 
  signal N178 : STD_LOGIC; 
  signal N1448 : STD_LOGIC; 
  signal N1189 : STD_LOGIC; 
  signal N373 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Js32z4_Qs32z4_AND_5571_o7_29659 : STD_LOGIC; 
  signal N1420 : STD_LOGIC; 
  signal N608 : STD_LOGIC; 
  signal N387 : STD_LOGIC; 
  signal N652 : STD_LOGIC; 
  signal N659 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Oa3wx44_29665 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Uqwwx4_Brwwx4_AND_4324_o : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_P9h3z4_29667 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Ce0wx411_29668 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Fsxwx4_Msxwx4_AND_4433_o1_29669 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_K0pwx4_R0pwx4_AND_3424_o2_29670 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Mitwx4_Titwx4_AND_3934_o2_29671 : STD_LOGIC; 
  signal N154 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Sa23z4_29673 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Ze1wx46_29674 : STD_LOGIC; 
  signal N450 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Ox1wx431 : STD_LOGIC; 
  signal N1342 : STD_LOGIC; 
  signal N805 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Js32z4_Qs32z4_AND_5571_o2_29679 : STD_LOGIC; 
  signal N1157 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Gehvx41_29681 : STD_LOGIC; 
  signal N1158 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Cza2z4_Jza2z4_AND_6554_o7 : STD_LOGIC; 
  signal N963 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Cza2z4_Jza2z4_AND_6554_o11_29685 : STD_LOGIC; 
  signal N1791 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_K7pwx4 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_N1uvx4 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_P2uvx4 : STD_LOGIC; 
  signal N1296 : STD_LOGIC; 
  signal N1293 : STD_LOGIC; 
  signal N1302 : STD_LOGIC; 
  signal N1299 : STD_LOGIC; 
  signal N590 : STD_LOGIC; 
  signal N586 : STD_LOGIC; 
  signal N363 : STD_LOGIC; 
  signal N1685 : STD_LOGIC; 
  signal N1684 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Qfzvx41_29699 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Ziwwx4_Gjwwx4_AND_4301_o : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Ldhvx42_29701 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Ldhvx41_29702 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Ujpwx4_Bkpwx4_AND_3462_o5_29703 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Ujpwx4_Bkpwx4_AND_3462_o4_29704 : STD_LOGIC; 
  signal N1781 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_A5twx4_H5twx4_AND_3887_o2_29706 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_A5twx4_H5twx4_AND_3887_o1_29707 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Tauwx4_Abuwx4_AND_4036_o2_29708 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Mmux_Z78wx4136_29709 : STD_LOGIC; 
  signal N1393 : STD_LOGIC; 
  signal N537 : STD_LOGIC; 
  signal N611 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Fq0wx4 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Rnovx4 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_S6ovx4_Nlovx4_AND_78_o3_29715 : STD_LOGIC; 
  signal N402 : STD_LOGIC; 
  signal N599 : STD_LOGIC; 
  signal N403 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Cza2z4_Jza2z4_AND_6554_o4_29719 : STD_LOGIC; 
  signal N1714 : STD_LOGIC; 
  signal N1716 : STD_LOGIC; 
  signal N180 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Nzhvx4 : STD_LOGIC; 
  signal N1405 : STD_LOGIC; 
  signal N1308 : STD_LOGIC; 
  signal N1305 : STD_LOGIC; 
  signal N1370 : STD_LOGIC; 
  signal N1371 : STD_LOGIC; 
  signal N1061 : STD_LOGIC; 
  signal N553 : STD_LOGIC; 
  signal N794 : STD_LOGIC; 
  signal N1362 : STD_LOGIC; 
  signal N757 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Hk0wx43_29734 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Hk0wx44_29735 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_U8b2z4_B9b2z4_AND_6575_o3_29736 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Mmux_H3ivx416_29737 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Mmux_H3ivx412_29738 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Rn1xx4 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Mmux_H3ivx414_29740 : STD_LOGIC; 
  signal N1084 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_S71wx43_29742 : STD_LOGIC; 
  signal N366 : STD_LOGIC; 
  signal N1147 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Ithvx41_29745 : STD_LOGIC; 
  signal N136 : STD_LOGIC; 
  signal N1506 : STD_LOGIC; 
  signal N1490 : STD_LOGIC; 
  signal N1489 : STD_LOGIC; 
  signal N1064 : STD_LOGIC; 
  signal N1063 : STD_LOGIC; 
  signal N683 : STD_LOGIC; 
  signal N50 : STD_LOGIC; 
  signal N935 : STD_LOGIC; 
  signal N936 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Y873z4_29756 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_W21wx43_29757 : STD_LOGIC; 
  signal N1642 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Ia0wx4 : STD_LOGIC; 
  signal N1691 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Hk0wx414 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Kig3z4_29762 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_F2ivx4 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Q60xx4_T1i2z4_4_AND_4640_o : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Kkrvx43_29765 : STD_LOGIC; 
  signal N1748 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Kkrvx41_29767 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_X213z4_29768 : STD_LOGIC; 
  signal N1121 : STD_LOGIC; 
  signal N1122 : STD_LOGIC; 
  signal N1365 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_S6ovx4_Nlovx4_AND_78_o5_29772 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_S6ovx4_Nlovx4_AND_78_o6_29773 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_W21wx46_29774 : STD_LOGIC; 
  signal N1201 : STD_LOGIC; 
  signal N1279 : STD_LOGIC; 
  signal N624 : STD_LOGIC; 
  signal N1504 : STD_LOGIC; 
  signal N1486 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Eyg3z4_29780 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Kfowx4_Rfowx4_AND_3355_o2_29781 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Kfowx4_Rfowx4_AND_3355_o1_29782 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Mmux_H3ivx4110_29783 : STD_LOGIC; 
  signal N1464 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Mmux_H3ivx4113 : STD_LOGIC; 
  signal N1195 : STD_LOGIC; 
  signal N391 : STD_LOGIC; 
  signal N345 : STD_LOGIC; 
  signal N947 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_U11wx43_29790 : STD_LOGIC; 
  signal N1078 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_P82wx41_29792 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Z62wx44_29793 : STD_LOGIC; 
  signal N1813 : STD_LOGIC; 
  signal N369 : STD_LOGIC; 
  signal N524 : STD_LOGIC; 
  signal N370 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Z62wx46_29798 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Z62wx47_29799 : STD_LOGIC; 
  signal N1026 : STD_LOGIC; 
  signal N1027 : STD_LOGIC; 
  signal N1028 : STD_LOGIC; 
  signal N903 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Uzhvx4 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Syhvx4 : STD_LOGIC; 
  signal N44 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Ihzwx4 : STD_LOGIC; 
  signal N1576 : STD_LOGIC; 
  signal ProtoComp680_CYINITVCC_1 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_F2o2z4_rt_3 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_n16585_6_rt_127 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_n16585_5_rt_123 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_n16585_8_rt_112 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_n16585_7_rt_111 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Madd_n16585_cy_32_rt_242 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Ycx2z4_rt_263 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Nbx2z4_rt_259 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_V4d3z4_rt_248 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Jex2z4_rt_247 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_n16585_22_rt_193 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_n16585_21_rt_189 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_n16585_24_rt_178 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_n16585_23_rt_177 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_n16585_14_rt_171 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_n16585_13_rt_167 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_n16585_16_rt_156 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_n16585_15_rt_155 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_n16585_26_rt_215 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_n16585_25_rt_211 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_n16585_28_rt_200 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_n16585_27_rt_199 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_n16585_10_rt_149 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_n16585_9_rt_145 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_n16585_12_rt_134 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_n16585_11_rt_133 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_n16585_30_rt_237 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_n16585_29_rt_233 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_n16585_32_rt_222 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_n16585_31_rt_221 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Kaf3z4_rt_329 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Nox2z4_rt_325 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Zpx2z4_rt_314 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Xyk2z4_rt_313 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_G7x2z4_rt_380 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_J4x2z4_rt_371 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_R8x2z4_rt_369 : STD_LOGIC; 
  signal ProtoComp688_CYINITGND_0 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Gmd3z4_rt_285 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Ufx2z4_rt_281 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Tme3z4_rt_270 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Fhx2z4_rt_269 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Zjq2z4_rt_307 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Bnx2z4_rt_303 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Foe3z4_rt_292 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_B9g3z4_rt_291 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Madd_Roh2z4_cy_7_u_CORTEXM0DS_u_logic_Nbx2z4_rt : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Cax2z4_rt_400 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Madd_Roh2z4_cy_7_u_CORTEXM0DS_u_logic_Jex2z4_rt : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Madd_Roh2z4_cy_7_u_CORTEXM0DS_u_logic_Ycx2z4_rt : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Omk2z4_rt_359 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_J0l2z4_rt_357 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Xsx2z4_rt_351 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Lrx2z4_rt_347 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Vvx2z4_rt_336 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Jux2z4_rt_335 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Madd_Roh2z4_cy_11_u_CORTEXM0DS_u_logic_Ufx2z4_rt : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Madd_Roh2z4_cy_11_u_CORTEXM0DS_u_logic_V4d3z4_rt : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Madd_Roh2z4_cy_11_u_CORTEXM0DS_u_logic_Fhx2z4_rt : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Madd_Roh2z4_cy_11_u_CORTEXM0DS_u_logic_Gmd3z4_rt : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Roh2z4_30_u_CORTEXM0DS_u_logic_Omk2z4_rt : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Roh2z4_30_u_CORTEXM0DS_u_logic_Vvx2z4_rt : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Roh2z4_30_u_CORTEXM0DS_u_logic_J0l2z4_rt : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_S1cvx4 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Madd_Roh2z4_cy_23_u_CORTEXM0DS_u_logic_Nox2z4_rt : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Madd_Roh2z4_cy_23_u_CORTEXM0DS_u_logic_Foe3z4_rt : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Madd_Roh2z4_cy_23_u_CORTEXM0DS_u_logic_Xyk2z4_rt : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Madd_Roh2z4_cy_23_u_CORTEXM0DS_u_logic_Kaf3z4_rt : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Rix2z4_rt_448 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Madd_Roh2z4_cy_15_u_CORTEXM0DS_u_logic_Tme3z4_rt : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Dkx2z4_rt_433 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Jwf3z4_rt_432 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_U8cvx4 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_J7cvx4 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Facvx4 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Madd_Roh2z4_cy_27_u_CORTEXM0DS_u_logic_Lrx2z4_rt : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Madd_Roh2z4_cy_27_u_CORTEXM0DS_u_logic_Zpx2z4_rt : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Madd_Roh2z4_cy_27_u_CORTEXM0DS_u_logic_Jux2z4_rt : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Madd_Roh2z4_cy_27_u_CORTEXM0DS_u_logic_Xsx2z4_rt : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Madd_Roh2z4_cy_19_u_CORTEXM0DS_u_logic_Bnx2z4_rt : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Plx2z4_rt_466 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Madd_Roh2z4_cy_19_u_CORTEXM0DS_u_logic_B9g3z4_rt : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Madd_Roh2z4_cy_19_u_CORTEXM0DS_u_logic_Zjq2z4_rt : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Qbcvx4 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Mecvx4 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Bdcvx4 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Ducvx4 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Madd_n16585_cy_32_Q_700 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Ovcvx4 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Ihcvx4 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Plcvx4 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Ekcvx4 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Wpcvx4 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Ancvx4 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Hrcvx4 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_hreset_n_inv_non_inverted : STD_LOGIC; 
  signal ProtoComp700_IINV_OUT : STD_LOGIC; 
  signal clkm_BUFGP_IBUFG_806 : STD_LOGIC; 
  signal ahbmi_hrdata_0_IBUF_978 : STD_LOGIC; 
  signal ahbmi_hgrant_0_IBUF_973 : STD_LOGIC; 
  signal ahbmi_hrdata_4_IBUF_990 : STD_LOGIC; 
  signal ahbmi_hrdata_2_IBUF_984 : STD_LOGIC; 
  signal ahbmi_hrdata_1_IBUF_981 : STD_LOGIC; 
  signal ahbmi_hrdata_3_IBUF_987 : STD_LOGIC; 
  signal ahbmi_hrdata_5_IBUF_993 : STD_LOGIC; 
  signal ahbmi_hrdata_8_IBUF_1002 : STD_LOGIC; 
  signal ahbmi_hrdata_7_IBUF_999 : STD_LOGIC; 
  signal ahbmi_hrdata_9_IBUF_1005 : STD_LOGIC; 
  signal ahbmi_hrdata_6_IBUF_996 : STD_LOGIC; 
  signal ahbmi_hrdata_10_IBUF_1365 : STD_LOGIC; 
  signal ahbmi_hrdata_20_IBUF_1374 : STD_LOGIC; 
  signal ahbmi_hrdata_12_IBUF_1371 : STD_LOGIC; 
  signal ahbmi_hrdata_13_IBUF_1377 : STD_LOGIC; 
  signal ahbmi_hrdata_21_IBUF_1380 : STD_LOGIC; 
  signal ahbmi_hrdata_11_IBUF_1368 : STD_LOGIC; 
  signal ahbmi_hrdata_14_IBUF_1383 : STD_LOGIC; 
  signal ahbmi_hresp_1_IBUF_1362 : STD_LOGIC; 
  signal ahbmi_hrdata_15_IBUF_1392 : STD_LOGIC; 
  signal ahbmi_hrdata_25_IBUF_1410 : STD_LOGIC; 
  signal ahbmi_hrdata_31_IBUF_1398 : STD_LOGIC; 
  signal ahbmi_hrdata_26_IBUF_1416 : STD_LOGIC; 
  signal ahbmi_hrdata_17_IBUF_1407 : STD_LOGIC; 
  signal ahbmi_hrdata_18_IBUF_1413 : STD_LOGIC; 
  signal ahbmi_hrdata_23_IBUF_1395 : STD_LOGIC; 
  signal ahbmi_hrdata_19_IBUF_1419 : STD_LOGIC; 
  signal ahbmi_hrdata_30_IBUF_1389 : STD_LOGIC; 
  signal ahbmi_hrdata_16_IBUF_1401 : STD_LOGIC; 
  signal ahbmi_hrdata_27_IBUF_1422 : STD_LOGIC; 
  signal ahbmi_hrdata_24_IBUF_1404 : STD_LOGIC; 
  signal ahbmi_hrdata_28_IBUF_1425 : STD_LOGIC; 
  signal ahbmi_hrdata_29_IBUF_1428 : STD_LOGIC; 
  signal ahbmi_hrdata_22_IBUF_1386 : STD_LOGIC; 
  signal ahbmi_hready_IBUF_1495 : STD_LOGIC; 
  signal N1915 : STD_LOGIC; 
  signal N1957 : STD_LOGIC; 
  signal N1958 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Kfpvx45_1594 : STD_LOGIC; 
  signal N1885 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Pyxvx4_pack_10 : STD_LOGIC; 
  signal N1928 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Bkxvx412_pack_11 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Bkxvx410_pack_10 : STD_LOGIC; 
  signal N1927 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_V6swx4_pack_6 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Ohpvx4_pack_4 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Jmrwx4_Epxvx4_OR_849_o_pack_5 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Lqwvx4_pack_9 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_J5vvx4 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Nv6wx4_pack_3 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_I3mvx4 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Yuhvx419_1914 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Ruhvx4 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Yuhvx418_pack_1 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_R13wx4 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Gakwx4_pack_4 : STD_LOGIC; 
  signal N1223 : STD_LOGIC; 
  signal N1222 : STD_LOGIC; 
  signal N643 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Sbxvx46_2066 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Fmqvx4 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Ewxvx4_Lwxvx4_OR_174_o_pack_9 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_W3mvx4_2126 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Kghvx4 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Oohwx4_pack_4 : STD_LOGIC; 
  signal N1817_pack_6 : STD_LOGIC; 
  signal N1943 : STD_LOGIC; 
  signal N1944 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Kn2wx4_Rn2wx4_AND_1336_o15_2220 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Sjwvx4_pack_2 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Ukpvx4_pack_5 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Sbxvx4 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Rfpvx4_pack_3 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Kn2wx4_Rn2wx4_AND_1336_o23_pack_11 : STD_LOGIC; 
  signal N1951 : STD_LOGIC; 
  signal N1952 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Ruhvx427_pack_3 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_J16wx4_pack_6 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Dfwvx4_Kfwvx4_AND_836_o_pack_9 : STD_LOGIC; 
  signal N1917 : STD_LOGIC; 
  signal N1960 : STD_LOGIC; 
  signal N1959 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_P9fwx4_pack_6 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Dghvx4_2500 : STD_LOGIC; 
  signal N644 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_K6yvx42_2675 : STD_LOGIC; 
  signal N1963 : STD_LOGIC; 
  signal N1964 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Ltswx4_Qsewx4_AND_3836_o_pack_6 : STD_LOGIC; 
  signal N1899_pack_5 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Yafwx41_2818 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Uuewx4 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Mkrwx4_pack_2 : STD_LOGIC; 
  signal N1855_pack_8 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Tfxvx4_pack_5 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Yafwx4 : STD_LOGIC; 
  signal N1988 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_C192z4_J192z4_AND_6302_o3_4101 : STD_LOGIC; 
  signal N1987 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Fvhvx45_pack_2 : STD_LOGIC; 
  signal N1985 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Toc2z4_Apc2z4_AND_6759_o3_4167 : STD_LOGIC; 
  signal N1986 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_P3mvx4_3909 : STD_LOGIC; 
  signal N1783_pack_8 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Eyhvx4 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Hwhvx416_pack_9 : STD_LOGIC; 
  signal N1873_pack_8 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Lyhvx46_3949 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Fvhvx4 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Rnhvx4 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Yuhvx4 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Wfhvx4_2965 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Qxhvx4 : STD_LOGIC; 
  signal N1973 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Xwawx46_3145 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_R3mwx4_3131 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Ophvx4 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Ppsvx43_pack_12 : STD_LOGIC; 
  signal N1940 : STD_LOGIC; 
  signal N1877 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Ppsvx44_3029 : STD_LOGIC; 
  signal N1939 : STD_LOGIC; 
  signal N1962 : STD_LOGIC; 
  signal N1961 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Vwhvx44_2998 : STD_LOGIC; 
  signal N1924 : STD_LOGIC; 
  signal N1923 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Kn2wx4_Rn2wx4_AND_1336_o14_3098 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_F5mvx42_3090 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Dziwx4_Lcpvx4_OR_832_o_pack_6 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Wpywx4 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Vwhvx4 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_O58wx4 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Hq1wx4_Pxyvx4_OR_893_o_pack_5 : STD_LOGIC; 
  signal N1891 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_SF230 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Bnfwx4_pack_5 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Nywvx4_pack_4 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Xviwx4_pack_8 : STD_LOGIC; 
  signal N1853_pack_2 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_X16wx4_pack_3 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Xp3wx4 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Yuhvx45_pack_5 : STD_LOGIC; 
  signal N1966 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Dziwx4_pack_8 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Qqhvx4 : STD_LOGIC; 
  signal N1965 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Vwhvx422_3646 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Hwhvx426_3638 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_A5nvx4_3630 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_L5wvx4 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Lxwvx4 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Owhvx415_pack_3 : STD_LOGIC; 
  signal N1929 : STD_LOGIC; 
  signal N1930 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_H3wvx4_pack_7 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Vllvx42_3780 : STD_LOGIC; 
  signal N1948 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Vwhvx47_3880 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Howvx4_B73wx4_AND_2719_o_pack_11 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Mvhvx45_3865 : STD_LOGIC; 
  signal N1947 : STD_LOGIC; 
  signal N1970 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Xxhvx42_3847 : STD_LOGIC; 
  signal N1969 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Vwhvx46_3837 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Ruhvx46_3828 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Bthvx44_3810 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_O3hwx4 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_S7nvx4_4214 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Qxhvx44_4203 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Lyhvx4 : STD_LOGIC; 
  signal N1829_pack_6 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Hwhvx423_4266 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Jqhvx4 : STD_LOGIC; 
  signal N1913_pack_6 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_X6nvx4_4258 : STD_LOGIC; 
  signal N1865 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_B3mvx4 : STD_LOGIC; 
  signal N1742 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Hwhvx4 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_U9gvx4_Z6gvx4_OR_1130_o : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Bthvx4 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_SF2882 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Ppsvx41_pack_6 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Vtyvx44_4566 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Kfpvx41_4896 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Vwhvx428_pack_6 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Vwhvx429_4888 : STD_LOGIC; 
  signal N1936 : STD_LOGIC; 
  signal N1935 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_E7nvx4_4855 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Owhvx4118_pack_5 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_O5nvx4_4927 : STD_LOGIC; 
  signal N1671 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_V5nvx4_4949 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Z4xvx43_4940 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Fohvx4 : STD_LOGIC; 
  signal N1946 : STD_LOGIC; 
  signal N1945 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Owhvx44_4817 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Ynhvx4 : STD_LOGIC; 
  signal N114 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Ydyvx4 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Z4xvx4 : STD_LOGIC; 
  signal N1934 : STD_LOGIC; 
  signal N1933 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Pt52z4_Wt52z4_AND_5847_o5_pack_9 : STD_LOGIC; 
  signal N110 : STD_LOGIC; 
  signal N1953 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Hwhvx49_5048 : STD_LOGIC; 
  signal N1954 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Njxvx4_pack_3 : STD_LOGIC; 
  signal N1774 : STD_LOGIC; 
  signal N753_pack_6 : STD_LOGIC; 
  signal N1773 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Yyyvx4_pack_4 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_N0c2z4_Ju5wx4_AND_6666_o_pack_3 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Vwhvx431_5477 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Owhvx430_5539 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Mohvx4 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_H4gwx4_Fb9vx4_AND_2590_o : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Hwhvx425_5448 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Xxhvx4 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_H5nvx4_5408 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Eyhvx416_5396 : STD_LOGIC; 
  signal N1863_pack_2 : STD_LOGIC; 
  signal N2016 : STD_LOGIC; 
  signal N2015 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_T3ovx4_pack_10 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Mvhvx4 : STD_LOGIC; 
  signal N1897_pack_5 : STD_LOGIC; 
  signal N446 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_F5mvx4 : STD_LOGIC; 
  signal N1847_pack_2 : STD_LOGIC; 
  signal N977 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Jjhvx42_5722 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Kfpvx43_pack_3 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Xxhvx410_5642 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Izwvx4_Sh9vx4_OR_664_o_pack_3 : STD_LOGIC; 
  signal u_detectorbus_inputff : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Hphvx4 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Vphvx4 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Pu1wx4_inv : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Q6nvx4_6072 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Yuhvx412_6051 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Xppvx4 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Meyvx4 : STD_LOGIC; 
  signal u_detectorbus_trigger_INV_u_detectorbus_triggerCLK : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Owhvx4 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Kuc2z44_6295 : STD_LOGIC; 
  signal N1998 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_V2xvx4_pack_2 : STD_LOGIC; 
  signal N1845_pack_4 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Qxhvx410_6182 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_M4nvx4_6092 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Ky5wx4_pack_7 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Ushvx41_pack_2 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Wmhvx4 : STD_LOGIC; 
  signal N1992 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_U052z4_B152z4_AND_5742_o1_6597 : STD_LOGIC; 
  signal N1991 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Xzavx42_6449 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Yj43z4_6617 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Xl0wx4_rt_6616 : STD_LOGIC; 
  signal N1454_pack_5 : STD_LOGIC; 
  signal N2010 : STD_LOGIC; 
  signal N2009 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Jhbwx4_Qhbwx4_AND_2093_o1_pack_6 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Cawwx4_pack_6 : STD_LOGIC; 
  signal N2019 : STD_LOGIC; 
  signal u_detectorbus_GND_44_o_PWR_22_o_OR_1448_o1_INV_u_detectorbus_rst_ffCLK : STD_LOGIC; 
  signal u_detectorbus_rst_ff_pack_2 : STD_LOGIC; 
  signal u_detectorbus_rst_ff_glue_set_6646 : STD_LOGIC; 
  signal u_detectorbus_PWR_22_o_PWR_22_o_OR_1447_o1_6698 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_N8nvx4 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_G8nvx4 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Jvxvx4 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Qdnvx4_6717 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Z5pvx43_pack_7 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Kn2wx4_Rn2wx4_AND_1336_o9_6783 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Xxhvx49_pack_2 : STD_LOGIC; 
  signal N1921_pack_3 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Llnvx4_7202 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Hjnvx4_7195 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Xcovx4 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Jcw2z4_7177 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_J6nvx4_7278 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Ajnvx4_7345 : STD_LOGIC; 
  signal N796 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_T4nvx4_7244 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Rblwx45_7363 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Gvrwx4 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Ik4wx45_7463 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Pmhvx4 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Hcnvx4 : STD_LOGIC; 
  signal N359 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Zlnvx4 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Dnhvx4 : STD_LOGIC; 
  signal N584 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_D2ovx4 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_C68wx4_Z6gvx4_AND_1775_o_pack_11 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Mrsvx431 : STD_LOGIC; 
  signal N1780 : STD_LOGIC; 
  signal N1779 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Y5ywx4 : STD_LOGIC; 
  signal N1937 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Kxkwx42_7589 : STD_LOGIC; 
  signal N1938 : STD_LOGIC; 
  signal N1942 : STD_LOGIC; 
  signal N1941 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Fjswx4 : STD_LOGIC; 
  signal N1047 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Edhvx4 : STD_LOGIC; 
  signal N574 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Vcnvx4 : STD_LOGIC; 
  signal N578_pack_6 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_L7nvx4_7998 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Aphvx4 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Cqhvx4 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Erhvx4 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Bpsvx4 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Knhvx4 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Slnvx4 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_X7mvx4 : STD_LOGIC; 
  signal N631 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Rblwx44_pack_1 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Rblwx4 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Pn0xx4_Wn0xx4_AND_4693_o4_8117 : STD_LOGIC; 
  signal N122 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Xdnvx4 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Ik4wx47_pack_4 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Lqwvx4_Y99vx4_OR_834_o : STD_LOGIC; 
  signal N1968 : STD_LOGIC; 
  signal N1967 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Ruhvx42_8497 : STD_LOGIC; 
  signal u_ahb_bridge_u_ahbmst_comb_v_active : STD_LOGIC; 
  signal u_ahb_bridge_u_ahbmst_comb_v_retry : STD_LOGIC; 
  signal u_ahb_bridge_u_ahbmst_comb_v_grant : STD_LOGIC; 
  signal u_ahb_bridge_u_ahbmst_r_active_1_pack_11 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Kanvx41_8376 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Tohvx4 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_C6nvx4_8426 : STD_LOGIC; 
  signal N1875 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Cdnvx4_8479 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Pfnwx4_Wfnwx4_AND_3245_o_pack_6 : STD_LOGIC; 
  signal N1956 : STD_LOGIC; 
  signal N1955 : STD_LOGIC; 
  signal N1859 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_SF2361 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Eqpvx4 : STD_LOGIC; 
  signal N1114_pack_3 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Danvx4 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Kanvx4 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_I9nvx4 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_B9nvx4 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_I9nvx41_8974 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_W9nvx4 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_U8nvx4 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Ranvx4_8999 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Nt0xx4_O9qvx4_AND_4711_o_pack_7 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Npyvx4 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Herwx4_9259 : STD_LOGIC; 
  signal N1861_pack_4 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Rhnvx43_9308 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_D4mvx4 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_U5qvx4 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Nfnvx4 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Mtqvx42_pack_9 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Bd4wx4_Id4wx4_AND_1465_o_pack_5 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_H6mvx4 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Qbpvx4 : STD_LOGIC; 
  signal N2022 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_M6ywx4_pack_5 : STD_LOGIC; 
  signal N2021 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_R9nwx4_pack_8 : STD_LOGIC; 
  signal N1925 : STD_LOGIC; 
  signal N1926 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Otyvx42_9726 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_T50wx4 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Uqwwx4_Brwwx4_AND_4324_o5_9795 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_N5qvx4 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Otyvx44_9786 : STD_LOGIC; 
  signal N1050_pack_3 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_H3ivx4 : STD_LOGIC; 
  signal N1433 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Z7nvx4 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_P9nvx4_10124 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Yanvx4 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Otyvx4 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_A2iwx4_10365 : STD_LOGIC; 
  signal N2014 : STD_LOGIC; 
  signal N2013 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Qi62z4_Xi62z4_AND_5937_o4_10637 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Sorvx4 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Lrhvx4 : STD_LOGIC; 
  signal N1217 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_S9zvx4 : STD_LOGIC; 
  signal N486_pack_12 : STD_LOGIC; 
  signal N1216 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Vllvx4 : STD_LOGIC; 
  signal N1971 : STD_LOGIC; 
  signal N1972 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_I0d2z4 : STD_LOGIC; 
  signal N1950 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Mrsvx412_10914 : STD_LOGIC; 
  signal N1949 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Nd3wx44_11128 : STD_LOGIC; 
  signal N1867 : STD_LOGIC; 
  signal N250 : STD_LOGIC; 
  signal N414 : STD_LOGIC; 
  signal N918 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Kfpvx4 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Ibrwx4 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Yghvx4 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Acnvx4 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Rdyvx4 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Ddyvx4 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Jjhvx4 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Gm1wx414 : STD_LOGIC; 
  signal N1990 : STD_LOGIC; 
  signal N1989 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Mcgvx4_Zm7wx4_AND_4311_o : STD_LOGIC; 
  signal N1776 : STD_LOGIC; 
  signal N1775 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_J7ewx4 : STD_LOGIC; 
  signal u_ahb_bridge_u_state_machine_present_state_FSM_FFd1_In : STD_LOGIC; 
  signal u_ahb_bridge_u_state_machine_dmai_start_pack_6 : STD_LOGIC; 
  signal u_ahb_bridge_u_state_machine_dmai_start_rstpot_12337 : STD_LOGIC; 
  signal u_ahb_bridge_u_state_machine_present_state_FSM_FFd2_In : STD_LOGIC; 
  signal N610 : STD_LOGIC; 
  signal N604 : STD_LOGIC; 
  signal N1219 : STD_LOGIC; 
  signal N594_pack_10 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Cxhvx4_12147 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Tvhvx4_12317 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_SF2821 : STD_LOGIC; 
  signal N1765 : STD_LOGIC; 
  signal N1766 : STD_LOGIC; 
  signal N1909_pack_3 : STD_LOGIC; 
  signal u_ahb_bridge_u_state_machine_present_state_1_X_17_o_Mux_9_o : STD_LOGIC; 
  signal u_ahb_bridge_u_state_machine_HREADY_12366 : STD_LOGIC; 
  signal N1994 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Kqzvx411_12488 : STD_LOGIC; 
  signal N1993 : STD_LOGIC; 
  signal N2000 : STD_LOGIC; 
  signal N1999 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_St0wx48_12443 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Ojnvx4 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Q9kvx4 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Vfyvx4_pack_5 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Feyvx4 : STD_LOGIC; 
  signal N1996 : STD_LOGIC; 
  signal N1995 : STD_LOGIC; 
  signal N1733 : STD_LOGIC; 
  signal N1271 : STD_LOGIC; 
  signal N1270 : STD_LOGIC; 
  signal N1112_pack_4 : STD_LOGIC; 
  signal N2008 : STD_LOGIC; 
  signal N2007 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Ov62z4_Vv62z4_AND_5989_o1_pack_8 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Q7mvx4_13182 : STD_LOGIC; 
  signal N1162 : STD_LOGIC; 
  signal N1288 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Mwb2z4_Q5gvx4_AND_6653_o_pack_8 : STD_LOGIC; 
  signal N1233 : STD_LOGIC; 
  signal N1232 : STD_LOGIC; 
  signal N674 : STD_LOGIC; 
  signal N481 : STD_LOGIC; 
  signal N1214 : STD_LOGIC; 
  signal N1215 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Uttwx4_Butwx4_AND_3979_o2_13365 : STD_LOGIC; 
  signal ProtoComp2075_CYINITGND_0 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Qqbvx4 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Cb3wx4 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Kgnwx4_Lcvwx4_AND_4161_o_pack_7 : STD_LOGIC; 
  signal N671_pack_8 : STD_LOGIC; 
  signal N1230 : STD_LOGIC; 
  signal N1231 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Rafwx4 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Pn1wx4_rt_13537 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Uubvx4 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Fio2z4_13704 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Fdzvx4_rt_13703 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Oedwx4_pack_10 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_D6yvx43_14540 : STD_LOGIC; 
  signal N2018 : STD_LOGIC; 
  signal N696 : STD_LOGIC; 
  signal N2017 : STD_LOGIC; 
  signal N1248 : STD_LOGIC; 
  signal N858 : STD_LOGIC; 
  signal N1249 : STD_LOGIC; 
  signal N857 : STD_LOGIC; 
  signal N1246 : STD_LOGIC; 
  signal N1247 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_n16585_2_rt_14844 : STD_LOGIC; 
  signal ProtoComp2125_CYINITGND_0 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_n16585_4_rt_14832 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_n16585_3_rt_14824 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_n16585_20_rt_14867 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_n16585_17_rt_14865 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_n16585_18_rt_14863 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_n16585_19_rt_14849 : STD_LOGIC; 
  signal N1272 : STD_LOGIC; 
  signal N1116 : STD_LOGIC; 
  signal N1273 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_G6owx4_pack_3 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Galvx4 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Fbnvx4 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Lcowx4_Yw7wx4_OR_973_o_pack_3 : STD_LOGIC; 
  signal N1661_pack_6 : STD_LOGIC; 
  signal N1675 : STD_LOGIC; 
  signal N435_pack_2 : STD_LOGIC; 
  signal N1269 : STD_LOGIC; 
  signal N1108 : STD_LOGIC; 
  signal N1268 : STD_LOGIC; 
  signal N2006 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Xawwx4_Ebwwx4_AND_4265_o5_pack_10 : STD_LOGIC; 
  signal N2005 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Rbmvx4_15814 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Tbnvx4 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Dp7wx4_pack_4 : STD_LOGIC; 
  signal N1761 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_P12wx47_16188 : STD_LOGIC; 
  signal N1762 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Yg23z4_pack_3 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Zz1wx4_rt_16236 : STD_LOGIC; 
  signal N1267 : STD_LOGIC; 
  signal N1266 : STD_LOGIC; 
  signal N1106_pack_4 : STD_LOGIC; 
  signal N1235 : STD_LOGIC; 
  signal N1234 : STD_LOGIC; 
  signal N689 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Oihvx4_16492 : STD_LOGIC; 
  signal N1240 : STD_LOGIC; 
  signal N1241 : STD_LOGIC; 
  signal N831_pack_10 : STD_LOGIC; 
  signal N2012 : STD_LOGIC; 
  signal N2011 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Sfa2z4_Zfa2z4_AND_6505_o2_16247 : STD_LOGIC; 
  signal N1255 : STD_LOGIC; 
  signal N905_pack_8 : STD_LOGIC; 
  signal N1254 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_K8ivx4 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_R5lvx4 : STD_LOGIC; 
  signal N405_pack_5 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Thhvx4_16583 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Rhnvx4 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Pomvx4 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_E5owx43_16779 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Wzpvx41_16762 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Mmux_Z78wx4112_pack_1 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Tanwx4_D8vwx4_AND_4142_o_pack_3 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Mbnvx4 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Fskvx4 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Zkhvx4_17030 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Mhhvx4_17122 : STD_LOGIC; 
  signal N855 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Pn0xx4_Wn0xx4_AND_4693_o2_17065 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Dmivx4_16981 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Csmvx4 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Wamvx4 : STD_LOGIC; 
  signal N1212 : STD_LOGIC; 
  signal N1213 : STD_LOGIC; 
  signal N472 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Z4wwx4_H3owx4_AND_4240_o_pack_2 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Wthvx4_17150 : STD_LOGIC; 
  signal N399 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Ypmvx4 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Tauwx4_Abuwx4_AND_4036_o11_17522 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Uenwx4_Dgnwx4_AND_4164_o_pack_6 : STD_LOGIC; 
  signal N438_pack_7 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Pamvx4 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_U9mvx4 : STD_LOGIC; 
  signal N1514 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_L4jvx4 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Ziwwx4_Gjwwx4_AND_4301_o1_pack_3 : STD_LOGIC; 
  signal N429 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Khnvx4_17928 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_K4mvx4_17769 : STD_LOGIC; 
  signal N1192_pack_9 : STD_LOGIC; 
  signal N1313 : STD_LOGIC; 
  signal N1312 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Ekhvx4_17869 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Tqmvx4 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_L8mvx4 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Ocnvx4_18162 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Z4wwx4_pack_8 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Hihvx4_18023 : STD_LOGIC; 
  signal N1238 : STD_LOGIC; 
  signal N1239 : STD_LOGIC; 
  signal N828_pack_10 : STD_LOGIC; 
  signal N1785_pack_5 : STD_LOGIC; 
  signal N776 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Bmhvx4_18386 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Armvx4 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Imhvx4_18404 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Ko1wx4 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Xjhvx4_18641 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Bjkvx4_18585 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Velvx4_18689 : STD_LOGIC; 
  signal N792_pack_6 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_O3ivx4_18812 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Vrmvx4 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Unmvx4 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Fqmvx4 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Hfqwx4_Ofqwx4_AND_3552_o : STD_LOGIC; 
  signal N1758 : STD_LOGIC; 
  signal N1757 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Eyhvx410_19054 : STD_LOGIC; 
  signal N863 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Hrmvx4 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Rpmvx4 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Bfhvx4_19102 : STD_LOGIC; 
  signal N1257 : STD_LOGIC; 
  signal N1256 : STD_LOGIC; 
  signal N930_pack_9 : STD_LOGIC; 
  signal HWDATA_8_pack_1 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Ulhvx4_24151 : STD_LOGIC; 
  signal N1315 : STD_LOGIC; 
  signal N1314 : STD_LOGIC; 
  signal N1195_pack_6 : STD_LOGIC; 
  signal N1984 : STD_LOGIC; 
  signal N1983 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Z62wx43_24187 : STD_LOGIC; 
  signal N1976 : STD_LOGIC; 
  signal N1975 : STD_LOGIC; 
  signal N1031 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Nlhvx4_19278 : STD_LOGIC; 
  signal N1001_pack_10 : STD_LOGIC; 
  signal N1769 : STD_LOGIC; 
  signal N1770 : STD_LOGIC; 
  signal N1229 : STD_LOGIC; 
  signal N1228 : STD_LOGIC; 
  signal N658 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Glhvx4_19162 : STD_LOGIC; 
  signal N1311 : STD_LOGIC; 
  signal N1189_pack_6 : STD_LOGIC; 
  signal N1310 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Sdhvx4_19324 : STD_LOGIC; 
  signal N652_pack_9 : STD_LOGIC; 
  signal N1227 : STD_LOGIC; 
  signal N1226 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Zdhvx4_19380 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Gnmvx4 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Aytvx4_Mxtvx4_OR_98_o_pack_4 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Mqmvx4 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Zmmvx4 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Qsmvx4 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Jsmvx4 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_M9owx4_pack_3 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Kpmvx4 : STD_LOGIC; 
  signal N1764 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Ce0wx41 : STD_LOGIC; 
  signal N1763 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Nnmvx4 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Bomvx4 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Xsmvx4 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Iomvx4 : STD_LOGIC; 
  signal N432_pack_9 : STD_LOGIC; 
  signal N1014 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Pgnvx4 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Ohivx4 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_B5kvx4 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Gehvx4 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Ormvx4 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Qknvx4 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Xknvx4 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Elnvx4 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Vjnvx4_20113 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_N1uvx4_pack_7 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_E0uvx4_pack_9 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Tmjvx4 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_K22wx41_20598 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_D3uvx4_pack_5 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Womvx4 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Dpmvx4 : STD_LOGIC; 
  signal N1688 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Nmnvx4 : STD_LOGIC; 
  signal N1286 : STD_LOGIC; 
  signal N693 : STD_LOGIC; 
  signal N1287 : STD_LOGIC; 
  signal N1161 : STD_LOGIC; 
  signal N1982 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Tauwx4_Abuwx4_AND_4036_o5_20457 : STD_LOGIC; 
  signal N1981 : STD_LOGIC; 
  signal N1978 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Tauwx4_Abuwx4_AND_4036_o7 : STD_LOGIC; 
  signal N1977 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Aeywx4_L9hvx4_AND_4487_o_pack_5 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Uehvx4_20643 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Uenwx4_Lcvwx4_AND_4235_o_pack_5 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Ldhvx4 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Ldhvx42_pack_6 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_T5mvx4 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Mekvx4_21156 : STD_LOGIC; 
  signal HWDATA_9_pack_2 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Cjhvx4 : STD_LOGIC; 
  signal N1717 : STD_LOGIC; 
  signal N616 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Aihvx4_21352 : STD_LOGIC; 
  signal N599_pack_5 : STD_LOGIC; 
  signal N408 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_C1lvx4 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Irjvx4 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Nehvx4_21219 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_A9jvx4 : STD_LOGIC; 
  signal N2004 : STD_LOGIC; 
  signal N2003 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_U8b2z4_B9b2z4_AND_6575_o6_21392 : STD_LOGIC; 
  signal N1771 : STD_LOGIC; 
  signal N1502 : STD_LOGIC; 
  signal N1772 : STD_LOGIC; 
  signal N1979 : STD_LOGIC; 
  signal N1980 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Tauwx4_Abuwx4_AND_4036_o13_21732 : STD_LOGIC; 
  signal N1759 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Zyhvx4 : STD_LOGIC; 
  signal N1760 : STD_LOGIC; 
  signal HWDATA_13_pack_8 : STD_LOGIC; 
  signal N937 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_M5mvx4_21490 : STD_LOGIC; 
  signal N1265 : STD_LOGIC; 
  signal N1024_pack_10 : STD_LOGIC; 
  signal N1264 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_D3nvx4 : STD_LOGIC; 
  signal N1405_pack_1 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Ro43z4_u_CORTEXM0DS_u_logic_Plx2z4_rt : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Ro43z4_u_CORTEXM0DS_u_logic_Rix2z4_rt : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Ro43z4_u_CORTEXM0DS_u_logic_Jwf3z4_rt : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Ro43z4_u_CORTEXM0DS_u_logic_Dkx2z4_rt : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Wzivx4 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_F4nvx4 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Jknvx4 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_J773z4_u_CORTEXM0DS_u_logic_G7x2z4_rt : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_J773z4_u_CORTEXM0DS_u_logic_R8x2z4_rt : STD_LOGIC; 
  signal ProtoComp2402_CYINITGND_0 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_J773z4_u_CORTEXM0DS_u_logic_Cax2z4_rt : STD_LOGIC; 
  signal HWDATA_16_pack_1 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Japwx4_pack_4 : STD_LOGIC; 
  signal N1468 : STD_LOGIC; 
  signal HWDATA_10_pack_3 : STD_LOGIC; 
  signal HWDATA_12_pack_5 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Skhvx4_22522 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_L0nvx4 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Ithvx4 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_M0kvx4 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Qjhvx4 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Yhnvx4_22668 : STD_LOGIC; 
  signal N1777 : STD_LOGIC; 
  signal N936_pack_8 : STD_LOGIC; 
  signal N1778 : STD_LOGIC; 
  signal N1932 : STD_LOGIC; 
  signal N1931 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Cztvx4_pack_6 : STD_LOGIC; 
  signal N2002 : STD_LOGIC; 
  signal N2001 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_W21wx44_23068 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Etmvx4_22912 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_S0nvx4 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Eijvx4 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Hvivx4 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Pdjvx4 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Xvjvx4 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_E0nvx4 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Q60xx4_T1i2z4_4_AND_4640_o_pack_4 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Duhvx4_23605 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_M5tvx4_pack_6 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Vihvx4 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Qnkvx4_23655 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_B2uvx4 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Usl2z4_23929 : STD_LOGIC; 
  signal HWDATA_15_rt_23928 : STD_LOGIC; 
  signal HWDATA_3_pack_5 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_K3nvx4 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_P2nvx4 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Lkhvx4_24534 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Z0nvx4 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_G1nvx4 : STD_LOGIC; 
  signal N1163 : STD_LOGIC; 
  signal N1290 : STD_LOGIC; 
  signal N1211 : STD_LOGIC; 
  signal N1210 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_H6zwx4_pack_5 : STD_LOGIC; 
  signal N903_pack_11 : STD_LOGIC; 
  signal N1253 : STD_LOGIC; 
  signal N1252 : STD_LOGIC; 
  signal N1755 : STD_LOGIC; 
  signal N1756 : STD_LOGIC; 
  signal N460 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Zcivx4 : STD_LOGIC; 
  signal N1237 : STD_LOGIC; 
  signal N707_pack_8 : STD_LOGIC; 
  signal N1236 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_I2nvx4 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_V4ovx4_pack_1 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_U1nvx4 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_N1nvx4 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_W2nvx4 : STD_LOGIC; 
  signal HWDATA_15_pack_5 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Y3nvx4 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_R3nvx4 : STD_LOGIC; 
  signal N44_pack_9 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Cknvx4 : STD_LOGIC; 
  signal N1250 : STD_LOGIC; 
  signal N1251 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_T5zwx4 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_B2nvx4 : STD_LOGIC; 
  signal N1263 : STD_LOGIC; 
  signal N1262 : STD_LOGIC; 
  signal u_CORTEXM0DS_u_logic_Mczwx4 : STD_LOGIC; 
  signal NlwBufferSignal_u_CORTEXM0DS_u_logic_Madd_n16585_cy_12_DI_0_Q : STD_LOGIC; 
  signal NlwBufferSignal_u_CORTEXM0DS_u_logic_Madd_n16585_cy_12_DI_2_Q : STD_LOGIC; 
  signal NlwBufferSignal_u_CORTEXM0DS_u_logic_Madd_n16585_cy_12_DI_3_Q : STD_LOGIC; 
  signal NlwBufferSignal_u_CORTEXM0DS_u_logic_Madd_n16585_cy_16_DI_0_Q : STD_LOGIC; 
  signal NlwBufferSignal_u_CORTEXM0DS_u_logic_Madd_n16585_cy_20_DI_3_Q : STD_LOGIC; 
  signal NlwBufferSignal_u_CORTEXM0DS_u_logic_Madd_n16585_cy_32_DI_0_Q : STD_LOGIC; 
  signal NlwBufferSignal_u_CORTEXM0DS_u_logic_Madd_n16585_cy_32_DI_3_Q : STD_LOGIC; 
  signal NlwBufferSignal_u_CORTEXM0DS_u_logic_Madd_n16585_cy_24_DI_1_Q : STD_LOGIC; 
  signal NlwBufferSignal_ahbmo_hwdata_1_OBUF_I : STD_LOGIC; 
  signal NlwBufferSignal_u_CORTEXM0DS_u_logic_Madd_n16585_cy_28_DI_1_Q : STD_LOGIC; 
  signal NlwBufferSignal_ahbmo_hsize_1_OBUF_I : STD_LOGIC; 
  signal NlwBufferSignal_ahbmo_hwdata_2_OBUF_I : STD_LOGIC; 
  signal NlwBufferSignal_ahbmo_hsize_0_OBUF_I : STD_LOGIC; 
  signal NlwBufferSignal_ahbmo_hwrite_OBUF_I : STD_LOGIC; 
  signal NlwBufferSignal_ahbmo_hwdata_0_OBUF_I : STD_LOGIC; 
  signal NlwBufferSignal_ahbmo_hwdata_16_OBUF_I : STD_LOGIC; 
  signal NlwBufferSignal_ahbmo_hwdata_21_OBUF_I : STD_LOGIC; 
  signal NlwBufferSignal_ahbmo_hwdata_24_OBUF_I : STD_LOGIC; 
  signal NlwBufferSignal_ahbmo_hwdata_14_OBUF_I : STD_LOGIC; 
  signal NlwBufferSignal_ahbmo_hwdata_31_OBUF_I : STD_LOGIC; 
  signal NlwBufferSignal_ahbmo_hwdata_10_OBUF_I : STD_LOGIC; 
  signal NlwBufferSignal_ahbmo_hwdata_22_OBUF_I : STD_LOGIC; 
  signal NlwBufferSignal_ahbmo_hwdata_6_OBUF_I : STD_LOGIC; 
  signal NlwBufferSignal_ahbmo_hwdata_30_OBUF_I : STD_LOGIC; 
  signal NlwBufferSignal_ahbmo_hwdata_11_OBUF_I : STD_LOGIC; 
  signal NlwBufferSignal_ahbmo_hwdata_15_OBUF_I : STD_LOGIC; 
  signal NlwBufferSignal_ahbmo_hwdata_8_OBUF_I : STD_LOGIC; 
  signal NlwBufferSignal_ahbmo_hwdata_12_OBUF_I : STD_LOGIC; 
  signal NlwBufferSignal_ahbmo_hwdata_9_OBUF_I : STD_LOGIC; 
  signal NlwBufferSignal_ahbmo_hwdata_20_OBUF_I : STD_LOGIC; 
  signal NlwBufferSignal_ahbmo_hwdata_13_OBUF_I : STD_LOGIC; 
  signal NlwBufferSignal_ahbmo_hwdata_3_OBUF_I : STD_LOGIC; 
  signal NlwBufferSignal_ahbmo_hwdata_5_OBUF_I : STD_LOGIC; 
  signal NlwBufferSignal_ahbmo_hwdata_23_OBUF_I : STD_LOGIC; 
  signal NlwBufferSignal_ahbmo_hwdata_4_OBUF_I : STD_LOGIC; 
  signal NlwBufferSignal_ahbmo_hwdata_7_OBUF_I : STD_LOGIC; 
  signal NlwBufferSignal_ahbmo_hwdata_17_OBUF_I : STD_LOGIC; 
  signal NlwBufferSignal_ahbmo_hwdata_25_OBUF_I : STD_LOGIC; 
  signal NlwBufferSignal_ahbmo_hwdata_19_OBUF_I : STD_LOGIC; 
  signal NlwBufferSignal_ahbmo_hwdata_27_OBUF_I : STD_LOGIC; 
  signal NlwBufferSignal_ahbmo_hwdata_18_OBUF_I : STD_LOGIC; 
  signal NlwBufferSignal_ahbmo_hwdata_26_OBUF_I : STD_LOGIC; 
  signal NlwBufferSignal_ahbmo_htrans_1_OBUF_I : STD_LOGIC; 
  signal NlwBufferSignal_ahbmo_hwdata_29_OBUF_I : STD_LOGIC; 
  signal NlwBufferSignal_ahbmo_hwdata_28_OBUF_I : STD_LOGIC; 
  signal NlwBufferSignal_led_group04_OBUF_I : STD_LOGIC; 
  signal NlwBufferSignal_ahbmo_haddr_10_OBUF_I : STD_LOGIC; 
  signal NlwBufferSignal_ahbmo_haddr_24_OBUF_I : STD_LOGIC; 
  signal NlwBufferSignal_ahbmo_haddr_13_OBUF_I : STD_LOGIC; 
  signal NlwBufferSignal_ahbmo_haddr_17_OBUF_I : STD_LOGIC; 
  signal NlwBufferSignal_ahbmo_haddr_16_OBUF_I : STD_LOGIC; 
  signal NlwBufferSignal_ahbmo_haddr_29_OBUF_I : STD_LOGIC; 
  signal NlwBufferSignal_ahbmo_haddr_12_OBUF_I : STD_LOGIC; 
  signal NlwBufferSignal_ahbmo_haddr_11_OBUF_I : STD_LOGIC; 
  signal NlwBufferSignal_ahbmo_haddr_21_OBUF_I : STD_LOGIC; 
  signal NlwBufferSignal_ahbmo_haddr_18_OBUF_I : STD_LOGIC; 
  signal NlwBufferSignal_ahbmo_haddr_31_OBUF_I : STD_LOGIC; 
  signal NlwBufferSignal_ahbmo_haddr_25_OBUF_I : STD_LOGIC; 
  signal NlwBufferSignal_ahbmo_haddr_20_OBUF_I : STD_LOGIC; 
  signal NlwBufferSignal_ahbmo_haddr_22_OBUF_I : STD_LOGIC; 
  signal NlwBufferSignal_ahbmo_haddr_19_OBUF_I : STD_LOGIC; 
  signal NlwBufferSignal_ahbmo_haddr_28_OBUF_I : STD_LOGIC; 
  signal NlwBufferSignal_ahbmo_haddr_0_OBUF_I : STD_LOGIC; 
  signal NlwBufferSignal_ahbmo_haddr_15_OBUF_I : STD_LOGIC; 
  signal NlwBufferSignal_ahbmo_haddr_26_OBUF_I : STD_LOGIC; 
  signal NlwBufferSignal_ahbmo_haddr_14_OBUF_I : STD_LOGIC; 
  signal NlwBufferSignal_ahbmo_haddr_27_OBUF_I : STD_LOGIC; 
  signal NlwBufferSignal_ahbmo_haddr_23_OBUF_I : STD_LOGIC; 
  signal NlwBufferSignal_ahbmo_haddr_30_OBUF_I : STD_LOGIC; 
  signal NlwBufferSignal_ahbmo_haddr_5_OBUF_I : STD_LOGIC; 
  signal NlwBufferSignal_ahbmo_haddr_1_OBUF_I : STD_LOGIC; 
  signal NlwBufferSignal_ahbmo_haddr_2_OBUF_I : STD_LOGIC; 
  signal NlwBufferSignal_ahbmo_haddr_8_OBUF_I : STD_LOGIC; 
  signal NlwBufferSignal_ahbmo_haddr_3_OBUF_I : STD_LOGIC; 
  signal NlwBufferSignal_ahbmo_haddr_4_OBUF_I : STD_LOGIC; 
  signal NlwBufferSignal_ahbmo_haddr_6_OBUF_I : STD_LOGIC; 
  signal NlwBufferSignal_ahbmo_haddr_9_OBUF_I : STD_LOGIC; 
  signal NlwBufferSignal_ahbmo_haddr_7_OBUF_I : STD_LOGIC; 
  signal NlwBufferSignal_ahbmo_hbusreq_OBUF_I : STD_LOGIC; 
  signal NlwBufferSignal_clkm_BUFGP_BUFG_IN : STD_LOGIC; 
  signal NlwBufferSignal_u_CORTEXM0DS_u_logic_K1z2z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_u_CORTEXM0DS_u_logic_Nsk2z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_u_CORTEXM0DS_u_logic_Fzl2z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_u_CORTEXM0DS_u_logic_I2t2z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_u_CORTEXM0DS_u_logic_I6z2z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_u_CORTEXM0DS_u_logic_Uup2z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_u_CORTEXM0DS_u_logic_W7z2z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_u_CORTEXM0DS_u_logic_Q713z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_u_CORTEXM0DS_u_logic_Q713z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_u_CORTEXM0DS_u_logic_Qi03z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_u_CORTEXM0DS_u_logic_Qi03z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_u_CORTEXM0DS_u_logic_Ek03z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_u_CORTEXM0DS_u_logic_Ek03z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_u_CORTEXM0DS_u_logic_To23z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_u_CORTEXM0DS_u_logic_To23z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_u_CORTEXM0DS_u_logic_Ow43z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_u_CORTEXM0DS_u_logic_Ow43z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_u_CORTEXM0DS_u_logic_Auk2z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_u_CORTEXM0DS_u_logic_Pdi2z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_u_CORTEXM0DS_u_logic_Npk2z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_u_CORTEXM0DS_u_logic_Yfn2z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_u_CORTEXM0DS_u_logic_Yfn2z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_u_CORTEXM0DS_u_logic_Xuw2z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_u_CORTEXM0DS_u_logic_Ark2z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_u_CORTEXM0DS_u_logic_K9z2z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_u_CORTEXM0DS_u_logic_Emi2z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_u_CORTEXM0DS_u_logic_O5t2z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_u_CORTEXM0DS_u_logic_Pet2z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_u_CORTEXM0DS_u_logic_Ckw2z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_u_CORTEXM0DS_u_logic_O5t2z4_1_CLK : STD_LOGIC; 
  signal NlwBufferSignal_u_CORTEXM0DS_u_logic_O5t2z4_1_IN : STD_LOGIC; 
  signal NlwBufferSignal_u_CORTEXM0DS_u_logic_Ffj2z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_u_CORTEXM0DS_u_logic_Z853z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_u_CORTEXM0DS_u_logic_Z853z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_u_CORTEXM0DS_u_logic_Ydw2z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_u_CORTEXM0DS_u_logic_L753z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_u_CORTEXM0DS_u_logic_L753z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_u_CORTEXM0DS_u_logic_Kf13z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_u_CORTEXM0DS_u_logic_Kf13z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_u_CORTEXM0DS_u_logic_Swy2z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_u_CORTEXM0DS_u_logic_Rxl2z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_u_CORTEXM0DS_u_logic_Wai2z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_u_CORTEXM0DS_u_logic_Mfw2z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_u_CORTEXM0DS_u_logic_Xly2z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_u_CORTEXM0DS_u_logic_C3z2z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_u_CORTEXM0DS_u_logic_Fij2z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_u_CORTEXM0DS_u_logic_Gju2z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_u_CORTEXM0DS_u_logic_Gju2z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_u_CORTEXM0DS_u_logic_X563z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_u_CORTEXM0DS_u_logic_X563z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_u_CORTEXM0DS_u_logic_Cyq2z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_u_CORTEXM0DS_u_logic_Qz33z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_u_CORTEXM0DS_u_logic_Qz33z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_u_CORTEXM0DS_u_logic_Jky2z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_u_CORTEXM0DS_u_logic_Pty2z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_u_CORTEXM0DS_u_logic_Bsy2z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_u_CORTEXM0DS_u_logic_Urw2z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_u_CORTEXM0DS_u_logic_Hq23z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_u_CORTEXM0DS_u_logic_Hq23z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_u_CORTEXM0DS_u_logic_Ixh3z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_u_CORTEXM0DS_u_logic_Ixh3z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_u_CORTEXM0DS_u_logic_Itw2z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_u_CORTEXM0DS_u_logic_Yg13z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_u_CORTEXM0DS_u_logic_Yg13z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_u_CORTEXM0DS_u_logic_Ilf3z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_u_CORTEXM0DS_u_logic_Ilf3z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_u_CORTEXM0DS_u_logic_Gf73z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_u_CORTEXM0DS_u_logic_Gf73z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_u_CORTEXM0DS_u_logic_Wa03z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_u_CORTEXM0DS_u_logic_Wa03z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_u_CORTEXM0DS_u_logic_Zcn2z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_u_CORTEXM0DS_u_logic_Lq03z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_u_CORTEXM0DS_u_logic_Lq03z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_u_CORTEXM0DS_u_logic_Ytm2z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_u_CORTEXM0DS_u_logic_Ytm2z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_u_CORTEXM0DS_u_logic_Po83z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_u_CORTEXM0DS_u_logic_Po83z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_u_CORTEXM0DS_u_logic_Gqw2z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_u_CORTEXM0DS_u_logic_Fpi2z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_u_CORTEXM0DS_u_logic_Fpi2z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_u_CORTEXM0DS_u_logic_Knz2z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_u_CORTEXM0DS_u_logic_Knz2z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_u_CORTEXM0DS_u_logic_Mof3z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_u_CORTEXM0DS_u_logic_Mof3z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_u_CORTEXM0DS_u_logic_Tki2z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_u_CORTEXM0DS_u_logic_Dvy2z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_u_CORTEXM0DS_u_logic_Ftf3z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_u_CORTEXM0DS_u_logic_Ftf3z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_u_CORTEXM0DS_u_logic_Ldf3z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_u_CORTEXM0DS_u_logic_Ldf3z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_u_CORTEXM0DS_u_logic_Xmf3z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_u_CORTEXM0DS_u_logic_Xmf3z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_u_CORTEXM0DS_u_logic_Aok2z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_u_CORTEXM0DS_u_logic_Mhn2z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_u_CORTEXM0DS_u_logic_Mhn2z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_u_CORTEXM0DS_u_logic_U5x2z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_u_detectorbus_instFF_CLK : STD_LOGIC; 
  signal NlwBufferSignal_u_CORTEXM0DS_u_logic_Qlw2z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_u_CORTEXM0DS_u_logic_Tjf3z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_u_CORTEXM0DS_u_logic_Tjf3z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_u_CORTEXM0DS_u_logic_Ukt2z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_u_CORTEXM0DS_u_logic_Ukt2z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_u_CORTEXM0DS_u_logic_Bqf3z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_u_CORTEXM0DS_u_logic_Bqf3z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_u_CORTEXM0DS_u_logic_Oiw2z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_u_CORTEXM0DS_u_logic_Ka93z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_u_CORTEXM0DS_u_logic_Ka93z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_u_CORTEXM0DS_u_logic_Wbf3z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_u_CORTEXM0DS_u_logic_Wbf3z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_u_CORTEXM0DS_u_logic_Lny2z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_u_CORTEXM0DS_u_logic_Ajn2z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_u_CORTEXM0DS_u_logic_Ajn2z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_u_CORTEXM0DS_u_logic_Psv2z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_u_CORTEXM0DS_u_logic_Psv2z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_u_detectorbus_trigger_CLK : STD_LOGIC; 
  signal NlwBufferSignal_u_CORTEXM0DS_u_logic_Sgj2z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_u_CORTEXM0DS_u_logic_H9i2z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_u_CORTEXM0DS_u_logic_Fn33z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_u_CORTEXM0DS_u_logic_Fn33z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_u_CORTEXM0DS_u_logic_Qzw2z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_u_CORTEXM0DS_u_logic_Ft73z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_u_CORTEXM0DS_u_logic_Ft73z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_u_CORTEXM0DS_u_logic_Cmn2z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_u_CORTEXM0DS_u_logic_Cmn2z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_u_CORTEXM0DS_u_logic_Eif3z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_u_CORTEXM0DS_u_logic_Eif3z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_u_CORTEXM0DS_u_logic_Yj43z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_u_CORTEXM0DS_u_logic_Mvm2z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_u_CORTEXM0DS_u_logic_Mvm2z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_u_CORTEXM0DS_u_logic_Wd23z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_u_CORTEXM0DS_u_logic_Wd23z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_u_CORTEXM0DS_u_logic_S2r2z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_u_CORTEXM0DS_u_logic_S2r2z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_u_CORTEXM0DS_u_logic_Skm2z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_u_CORTEXM0DS_u_logic_Skm2z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_u_CORTEXM0DS_u_logic_Xyh3z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_u_CORTEXM0DS_u_logic_Xyh3z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_u_CORTEXM0DS_u_logic_A9p2z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_u_CORTEXM0DS_u_logic_A9p2z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_u_CORTEXM0DS_u_logic_E1r2z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_u_CORTEXM0DS_u_logic_E1r2z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_u_CORTEXM0DS_u_logic_U5r2z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_u_CORTEXM0DS_u_logic_U5r2z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_u_CORTEXM0DS_u_logic_Aff3z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_u_CORTEXM0DS_u_logic_Aff3z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_u_CORTEXM0DS_u_logic_Txj2z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_u_CORTEXM0DS_u_logic_Txj2z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_u_CORTEXM0DS_u_logic_Vu93z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_u_CORTEXM0DS_u_logic_Vu93z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_u_detectorbus_rst_ff_CLK : STD_LOGIC; 
  signal NlwBufferSignal_u_CORTEXM0DS_u_logic_Fey2z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_u_CORTEXM0DS_u_logic_Rtz2z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_u_CORTEXM0DS_u_logic_Rtz2z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_u_CORTEXM0DS_u_logic_Qa43z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_u_CORTEXM0DS_u_logic_Qa43z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_u_CORTEXM0DS_u_logic_Cy33z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_u_CORTEXM0DS_u_logic_Cy33z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_u_CORTEXM0DS_u_logic_Ksm2z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_u_CORTEXM0DS_u_logic_Ksm2z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_u_CORTEXM0DS_u_logic_Ufy2z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_u_CORTEXM0DS_u_logic_Yzi2z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_u_CORTEXM0DS_u_logic_Qrf3z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_u_CORTEXM0DS_u_logic_Qrf3z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_u_CORTEXM0DS_u_logic_Pgf3z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_u_CORTEXM0DS_u_logic_Pgf3z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_u_CORTEXM0DS_u_logic_Uu83z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_u_CORTEXM0DS_u_logic_Uu83z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_u_CORTEXM0DS_u_logic_Wj63z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_u_CORTEXM0DS_u_logic_Wj63z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_u_CORTEXM0DS_u_logic_U2x2z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_u_CORTEXM0DS_u_logic_Qdj2z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_u_CORTEXM0DS_u_logic_Kw63z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_u_CORTEXM0DS_u_logic_Kw63z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_u_CORTEXM0DS_u_logic_Jcw2z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_u_CORTEXM0DS_u_logic_I7r2z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_u_CORTEXM0DS_u_logic_I7r2z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_u_CORTEXM0DS_u_logic_K0u2z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_u_CORTEXM0DS_u_logic_K0u2z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_u_CORTEXM0DS_u_logic_T9v2z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_u_CORTEXM0DS_u_logic_T9v2z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_u_CORTEXM0DS_u_logic_Uuf3z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_u_CORTEXM0DS_u_logic_Uuf3z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_u_CORTEXM0DS_u_logic_Svk2z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_u_CORTEXM0DS_u_logic_Ecp2z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_u_CORTEXM0DS_u_logic_Ecp2z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_u_CORTEXM0DS_u_logic_Zoy2z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_u_CORTEXM0DS_u_logic_Qem2z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_u_CORTEXM0DS_u_logic_S4w2z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_u_CORTEXM0DS_u_logic_Hyy2z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_u_CORTEXM0DS_u_logic_F1x2z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_u_CORTEXM0DS_u_logic_Nbm2z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_u_CORTEXM0DS_u_logic_Dwl2z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_u_CORTEXM0DS_u_logic_Byw2z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_u_CORTEXM0DS_u_logic_T583z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_u_CORTEXM0DS_u_logic_Rvu2z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_u_CORTEXM0DS_u_logic_Rvu2z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_u_CORTEXM0DS_u_logic_G4r2z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_u_CORTEXM0DS_u_logic_G4r2z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_u_CORTEXM0DS_u_logic_It63z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_u_CORTEXM0DS_u_logic_It63z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_u_CORTEXM0DS_u_logic_Ixt2z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_u_CORTEXM0DS_u_logic_Ixt2z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_u_CORTEXM0DS_u_logic_Svk2z4_3_CLK : STD_LOGIC; 
  signal NlwBufferSignal_u_CORTEXM0DS_u_logic_Svk2z4_3_IN : STD_LOGIC; 
  signal NlwBufferSignal_u_CORTEXM0DS_u_logic_Svk2z4_2_CLK : STD_LOGIC; 
  signal NlwBufferSignal_u_CORTEXM0DS_u_logic_Svk2z4_2_IN : STD_LOGIC; 
  signal NlwBufferSignal_u_CORTEXM0DS_u_logic_Svk2z4_1_CLK : STD_LOGIC; 
  signal NlwBufferSignal_u_CORTEXM0DS_u_logic_Svk2z4_1_IN : STD_LOGIC; 
  signal NlwBufferSignal_u_CORTEXM0DS_u_logic_Ejm2z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_u_CORTEXM0DS_u_logic_Ejm2z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_u_CORTEXM0DS_u_logic_Dtj2z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_u_CORTEXM0DS_u_logic_Dtj2z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_u_CORTEXM0DS_u_logic_Ruj2z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_u_CORTEXM0DS_u_logic_Ruj2z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_u_CORTEXM0DS_u_logic_T1d3z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_u_CORTEXM0DS_u_logic_M4j2z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_u_CORTEXM0DS_u_logic_M4j2z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_u_CORTEXM0DS_u_logic_Kyi2z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_u_CORTEXM0DS_u_logic_Rbi3z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_u_CORTEXM0DS_u_logic_Yx73z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_u_CORTEXM0DS_u_logic_Yx73z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_u_CORTEXM0DS_u_logic_Viy2z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_u_CORTEXM0DS_u_logic_Ht53z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_u_CORTEXM0DS_u_logic_Ht53z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_u_CORTEXM0DS_u_logic_Y6i3z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_u_CORTEXM0DS_u_logic_Y6i3z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_u_CORTEXM0DS_u_logic_Y6t2z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_u_CORTEXM0DS_u_logic_Enw2z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_u_CORTEXM0DS_u_logic_Ahw2z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_u_CORTEXM0DS_u_logic_Vaw2z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_u_CORTEXM0DS_u_logic_Mww2z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_u_CORTEXM0DS_u_logic_E143z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_u_CORTEXM0DS_u_logic_E143z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_u_CORTEXM0DS_u_logic_T1y2z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_u_CORTEXM0DS_u_logic_Koj2z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_u_CORTEXM0DS_u_logic_Koj2z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_u_CORTEXM0DS_u_logic_Ipm2z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_u_CORTEXM0DS_u_logic_Ipm2z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_u_CORTEXM0DS_u_logic_Imt2z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_u_CORTEXM0DS_u_logic_Nt03z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_u_CORTEXM0DS_u_logic_Nt03z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_u_CORTEXM0DS_u_logic_I6w2z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_u_CORTEXM0DS_u_logic_Fwj2z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_u_CORTEXM0DS_u_logic_Fwj2z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_u_CORTEXM0DS_u_logic_Unm2z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_u_CORTEXM0DS_u_logic_Unm2z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_u_CORTEXM0DS_u_logic_Fgm2z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_u_CORTEXM0DS_u_logic_Sd43z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_u_CORTEXM0DS_u_logic_Sd43z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_u_CORTEXM0DS_u_logic_Duu2z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_u_CORTEXM0DS_u_logic_Duu2z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_u_CORTEXM0DS_u_logic_Thm2z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_u_CORTEXM0DS_u_logic_Rr73z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_u_CORTEXM0DS_u_logic_Rr73z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_u_CORTEXM0DS_u_logic_Wnt2z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_u_CORTEXM0DS_u_logic_Wnt2z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_u_CORTEXM0DS_u_logic_Zb83z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_u_CORTEXM0DS_u_logic_Zb83z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_u_CORTEXM0DS_u_logic_Pap2z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_u_CORTEXM0DS_u_logic_Pap2z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_u_ahb_bridge_u_ahbmst_r_active_1_CLK : STD_LOGIC; 
  signal NlwBufferSignal_u_ahb_bridge_u_ahbmst_r_active_2_CLK : STD_LOGIC; 
  signal NlwBufferSignal_u_ahb_bridge_u_ahbmst_r_active_0_CLK : STD_LOGIC; 
  signal NlwBufferSignal_u_CORTEXM0DS_u_logic_Sow2z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_u_CORTEXM0DS_u_logic_Nqy2z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_u_CORTEXM0DS_u_logic_Orj2z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_u_CORTEXM0DS_u_logic_Orj2z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_u_CORTEXM0DS_u_logic_Q6u2z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_u_CORTEXM0DS_u_logic_Q6u2z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_u_CORTEXM0DS_u_logic_L8t2z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_u_CORTEXM0DS_u_logic_Cai3z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_u_CORTEXM0DS_u_logic_Cai3z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_u_CORTEXM0DS_u_logic_Yaz2z4_3_CLK : STD_LOGIC; 
  signal NlwBufferSignal_u_CORTEXM0DS_u_logic_Yaz2z4_2_CLK : STD_LOGIC; 
  signal NlwBufferSignal_u_CORTEXM0DS_u_logic_Yaz2z4_2_IN : STD_LOGIC; 
  signal NlwBufferSignal_u_CORTEXM0DS_u_logic_Yaz2z4_1_CLK : STD_LOGIC; 
  signal NlwBufferSignal_u_CORTEXM0DS_u_logic_Yaz2z4_1_IN : STD_LOGIC; 
  signal NlwBufferSignal_u_CORTEXM0DS_u_logic_Dq73z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_u_CORTEXM0DS_u_logic_Dq73z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_u_CORTEXM0DS_u_logic_Wqm2z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_u_CORTEXM0DS_u_logic_Wqm2z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_u_CORTEXM0DS_u_logic_Ii63z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_u_CORTEXM0DS_u_logic_Ii63z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_u_CORTEXM0DS_u_logic_Twz2z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_u_CORTEXM0DS_u_logic_Twz2z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_u_CORTEXM0DS_u_logic_Ch03z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_u_CORTEXM0DS_u_logic_Ch03z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_u_CORTEXM0DS_u_logic_Okn2z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_u_CORTEXM0DS_u_logic_Av13z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_u_CORTEXM0DS_u_logic_Av13z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_u_CORTEXM0DS_u_logic_R6v2z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_u_CORTEXM0DS_u_logic_R6v2z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_u_CORTEXM0DS_u_logic_R283z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_u_CORTEXM0DS_u_logic_R283z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_u_CORTEXM0DS_u_logic_Ug63z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_u_CORTEXM0DS_u_logic_Ug63z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_u_CORTEXM0DS_u_logic_R0t2z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_u_CORTEXM0DS_u_logic_R0t2z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_u_CORTEXM0DS_u_logic_Zei2z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_u_CORTEXM0DS_u_logic_Pfz2z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_u_CORTEXM0DS_u_logic_Pfz2z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_u_CORTEXM0DS_u_logic_Mi13z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_u_CORTEXM0DS_u_logic_Mi13z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_u_CORTEXM0DS_u_logic_Bby2z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_u_CORTEXM0DS_u_logic_W4y2z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_u_CORTEXM0DS_u_logic_K6y2z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_u_CORTEXM0DS_u_logic_Q273z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_u_CORTEXM0DS_u_logic_Q273z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_u_CORTEXM0DS_u_logic_Qcy2z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_u_CORTEXM0DS_u_logic_Y7y2z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_u_CORTEXM0DS_u_logic_Lpu2z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_u_CORTEXM0DS_u_logic_Lpu2z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_u_CORTEXM0DS_u_logic_Pa33z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_u_CORTEXM0DS_u_logic_Pa33z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_u_CORTEXM0DS_u_logic_I3y2z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_u_CORTEXM0DS_u_logic_Bdm2z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_u_CORTEXM0DS_u_logic_Zfv2z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_u_CORTEXM0DS_u_logic_Zfv2z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_u_CORTEXM0DS_u_logic_Qg93z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_u_CORTEXM0DS_u_logic_Qg93z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_u_CORTEXM0DS_u_logic_Zj53z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_u_CORTEXM0DS_u_logic_Zj53z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_u_CORTEXM0DS_u_logic_Nen2z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_u_CORTEXM0DS_u_logic_Wzy2z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_u_CORTEXM0DS_u_logic_Bn53z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_u_CORTEXM0DS_u_logic_Bn53z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_u_CORTEXM0DS_u_logic_Iwp2z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_u_CORTEXM0DS_u_logic_Ikz2z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_u_CORTEXM0DS_u_logic_Ikz2z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_u_CORTEXM0DS_u_logic_J433z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_u_CORTEXM0DS_u_logic_J433z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_u_CORTEXM0DS_u_logic_A4t2z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_u_CORTEXM0DS_u_logic_G493z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_u_CORTEXM0DS_u_logic_G493z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_u_CORTEXM0DS_u_logic_J5i3z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_u_CORTEXM0DS_u_logic_J5i3z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_u_CORTEXM0DS_u_logic_Na53z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_u_CORTEXM0DS_u_logic_Na53z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_u_CORTEXM0DS_u_logic_Vuo2z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_u_CORTEXM0DS_u_logic_Vuo2z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_u_CORTEXM0DS_u_logic_Uyv2z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_u_CORTEXM0DS_u_logic_Fxu2z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_u_CORTEXM0DS_u_logic_Fxu2z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_u_CORTEXM0DS_u_logic_Tvh3z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_u_CORTEXM0DS_u_logic_Tvh3z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_u_CORTEXM0DS_u_logic_M0i3z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_u_CORTEXM0DS_u_logic_M0i3z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_u_CORTEXM0DS_u_logic_Mcz2z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_u_CORTEXM0DS_u_logic_Mcz2z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_u_CORTEXM0DS_u_logic_Ow23z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_u_CORTEXM0DS_u_logic_Ow23z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_u_CORTEXM0DS_u_logic_Yb93z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_u_CORTEXM0DS_u_logic_Yb93z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_u_CORTEXM0DS_u_logic_Ehz2z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_u_CORTEXM0DS_u_logic_Ehz2z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_u_CORTEXM0DS_u_logic_Gmm2z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_u_CORTEXM0DS_u_logic_Gmm2z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_u_CORTEXM0DS_u_logic_C3w2z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_u_CORTEXM0DS_u_logic_Wxp2z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_u_CORTEXM0DS_u_logic_H3d3z4_1_CLK : STD_LOGIC; 
  signal NlwBufferSignal_u_CORTEXM0DS_u_logic_H3d3z4_1_IN : STD_LOGIC; 
  signal NlwBufferSignal_u_CORTEXM0DS_u_logic_Gf43z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_u_CORTEXM0DS_u_logic_Gf43z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_u_CORTEXM0DS_u_logic_Gji2z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_u_CORTEXM0DS_u_logic_Zkk2z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_u_CORTEXM0DS_u_logic_Zkk2z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_u_CORTEXM0DS_u_logic_C5n2z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_u_CORTEXM0DS_u_logic_C5n2z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_u_CORTEXM0DS_u_logic_Cll2z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_u_CORTEXM0DS_u_logic_Cll2z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_u_CORTEXM0DS_u_logic_Yx63z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_u_CORTEXM0DS_u_logic_Yx63z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_u_CORTEXM0DS_u_logic_Ug43z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_u_CORTEXM0DS_u_logic_Ug43z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_u_CORTEXM0DS_u_logic_X2j2z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_u_CORTEXM0DS_u_logic_X2j2z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_u_CORTEXM0DS_u_logic_Bk23z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_u_CORTEXM0DS_u_logic_Bk23z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_u_CORTEXM0DS_u_logic_Dq53z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_u_CORTEXM0DS_u_logic_Dq53z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_u_CORTEXM0DS_u_logic_Sa13z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_u_CORTEXM0DS_u_logic_Sa13z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_u_CORTEXM0DS_u_logic_Isi2z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_u_CORTEXM0DS_u_logic_Nz83z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_u_CORTEXM0DS_u_logic_Nz83z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_u_CORTEXM0DS_u_logic_M9y2z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_u_CORTEXM0DS_u_logic_F0y2z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_u_CORTEXM0DS_u_logic_Jhy2z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_u_CORTEXM0DS_u_logic_Cc63z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_u_CORTEXM0DS_u_logic_Cc63z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_u_CORTEXM0DS_u_logic_T253z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_u_CORTEXM0DS_u_logic_T253z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_u_CORTEXM0DS_u_logic_Gf53z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_u_CORTEXM0DS_u_logic_Gf53z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_u_CORTEXM0DS_u_logic_Tiz2z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_u_CORTEXM0DS_u_logic_Tiz2z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_u_CORTEXM0DS_u_logic_V883z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_u_CORTEXM0DS_u_logic_V883z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_u_CORTEXM0DS_u_logic_Hc23z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_u_CORTEXM0DS_u_logic_Hc23z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_u_CORTEXM0DS_u_logic_H2m2z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_u_CORTEXM0DS_u_logic_H2m2z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_u_CORTEXM0DS_u_logic_Rro2z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_u_CORTEXM0DS_u_logic_J0n2z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_u_CORTEXM0DS_u_logic_J0n2z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_u_CORTEXM0DS_u_logic_Bv03z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_u_CORTEXM0DS_u_logic_Bv03z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_u_CORTEXM0DS_u_logic_M1j2z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_u_CORTEXM0DS_u_logic_Md93z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_u_CORTEXM0DS_u_logic_Md93z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_u_CORTEXM0DS_u_logic_Mz63z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_u_CORTEXM0DS_u_logic_Mz63z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_u_CORTEXM0DS_u_logic_Po53z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_u_CORTEXM0DS_u_logic_Po53z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_u_CORTEXM0DS_u_logic_Gto2z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_u_CORTEXM0DS_u_logic_Gto2z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_u_CORTEXM0DS_u_logic_H3d3z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_u_CORTEXM0DS_u_logic_Sjj2z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_u_CORTEXM0DS_u_logic_Wd13z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_u_CORTEXM0DS_u_logic_Wd13z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_u_CORTEXM0DS_u_logic_Yd03z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_u_CORTEXM0DS_u_logic_Yd03z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_u_CORTEXM0DS_u_logic_G9w2z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_u_CORTEXM0DS_u_logic_Cy13z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_u_CORTEXM0DS_u_logic_Cy13z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_u_CORTEXM0DS_u_logic_Xti2z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_u_CORTEXM0DS_u_logic_Xti2z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_u_CORTEXM0DS_u_logic_Fn23z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_u_CORTEXM0DS_u_logic_Fn23z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_u_CORTEXM0DS_u_logic_Pst2z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_u_CORTEXM0DS_u_logic_Pst2z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_u_CORTEXM0DS_u_logic_Cgt2z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_u_CORTEXM0DS_u_logic_Cgt2z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_u_CORTEXM0DS_u_logic_Qml2z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_u_CORTEXM0DS_u_logic_Qml2z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_u_CORTEXM0DS_u_logic_Gjt2z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_u_CORTEXM0DS_u_logic_Gjt2z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_u_CORTEXM0DS_u_logic_Ll73z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_u_CORTEXM0DS_u_logic_Ll73z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_u_CORTEXM0DS_u_logic_Y1v2z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_u_CORTEXM0DS_u_logic_Y1v2z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_u_CORTEXM0DS_u_logic_Xhl2z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_u_CORTEXM0DS_u_logic_Xhl2z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_u_CORTEXM0DS_u_logic_Po63z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_u_CORTEXM0DS_u_logic_Po63z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_u_CORTEXM0DS_u_logic_Y1u2z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_u_CORTEXM0DS_u_logic_Y1u2z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_u_CORTEXM0DS_u_logic_Vzz2z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_u_CORTEXM0DS_u_logic_Vzz2z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_u_CORTEXM0DS_u_logic_Ow13z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_u_CORTEXM0DS_u_logic_Ow13z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_u_CORTEXM0DS_u_logic_Igi2z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_u_CORTEXM0DS_u_logic_U4z2z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_u_CORTEXM0DS_u_logic_H783z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_u_CORTEXM0DS_u_logic_H783z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_u_CORTEXM0DS_u_logic_Lsd3z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_u_CORTEXM0DS_u_logic_Lsd3z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_u_CORTEXM0DS_u_logic_V3m2z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_u_CORTEXM0DS_u_logic_V3m2z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_u_CORTEXM0DS_u_logic_Df83z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_u_CORTEXM0DS_u_logic_Df83z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_u_CORTEXM0DS_u_logic_D7k2z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_u_CORTEXM0DS_u_logic_D7k2z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_u_CORTEXM0DS_u_logic_C193z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_u_CORTEXM0DS_u_logic_C193z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_u_CORTEXM0DS_u_logic_Fi93z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_u_CORTEXM0DS_u_logic_Fi93z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_u_CORTEXM0DS_u_logic_Kt33z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_u_CORTEXM0DS_u_logic_Kt33z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_u_CORTEXM0DS_u_logic_Nz73z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_u_CORTEXM0DS_u_logic_Nz73z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_u_CORTEXM0DS_u_logic_Nqz2z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_u_CORTEXM0DS_u_logic_Nqz2z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_u_CORTEXM0DS_u_logic_Eut2z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_u_CORTEXM0DS_u_logic_Eut2z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_u_CORTEXM0DS_u_logic_K2k2z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_u_CORTEXM0DS_u_logic_K2k2z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_u_CORTEXM0DS_u_logic_Nf03z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_u_CORTEXM0DS_u_logic_Nf03z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_u_CORTEXM0DS_u_logic_O5k2z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_u_CORTEXM0DS_u_logic_O5k2z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_u_CORTEXM0DS_u_logic_Hc13z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_u_CORTEXM0DS_u_logic_Hc13z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_u_CORTEXM0DS_u_logic_Edl2z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_u_CORTEXM0DS_u_logic_Fn13z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_u_CORTEXM0DS_u_logic_Fn13z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_u_CORTEXM0DS_u_logic_Z3k2z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_u_CORTEXM0DS_u_logic_Z3k2z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_u_CORTEXM0DS_u_logic_H133z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_u_CORTEXM0DS_u_logic_Grl2z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_u_CORTEXM0DS_u_logic_Grl2z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_u_CORTEXM0DS_u_logic_Po73z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_u_CORTEXM0DS_u_logic_Po73z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_u_CORTEXM0DS_u_logic_X533z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_u_CORTEXM0DS_u_logic_X533z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_u_CORTEXM0DS_u_logic_Ow33z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_u_CORTEXM0DS_u_logic_Ow33z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_u_CORTEXM0DS_u_logic_Hbv2z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_u_CORTEXM0DS_u_logic_Hbv2z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_u_CORTEXM0DS_u_logic_Qzq2z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_u_CORTEXM0DS_u_logic_X553z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_u_CORTEXM0DS_u_logic_X553z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_u_CORTEXM0DS_u_logic_Hyz2z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_u_CORTEXM0DS_u_logic_Hyz2z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_u_CORTEXM0DS_u_logic_B5e3z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_u_CORTEXM0DS_u_logic_B5e3z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_u_CORTEXM0DS_u_logic_Hxx2z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_u_CORTEXM0DS_u_logic_Wu53z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_u_CORTEXM0DS_u_logic_Wu53z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_u_CORTEXM0DS_u_logic_Wyt2z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_u_CORTEXM0DS_u_logic_Wyt2z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_u_CORTEXM0DS_u_logic_Tyx2z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_u_CORTEXM0DS_u_logic_Kiq2z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_u_CORTEXM0DS_u_logic_Kiq2z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_u_CORTEXM0DS_u_logic_Wqd3z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_u_CORTEXM0DS_u_logic_Wqd3z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_u_CORTEXM0DS_u_logic_Art2z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_u_CORTEXM0DS_u_logic_Art2z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_u_CORTEXM0DS_u_logic_F483z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_u_CORTEXM0DS_u_logic_F483z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_u_CORTEXM0DS_u_logic_K103z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_u_CORTEXM0DS_u_logic_K103z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_u_CORTEXM0DS_u_logic_W893z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_u_CORTEXM0DS_u_logic_F8e3z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_u_CORTEXM0DS_u_logic_F8e3z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_u_CORTEXM0DS_u_logic_X1e3z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_u_CORTEXM0DS_u_logic_X1e3z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_u_CORTEXM0DS_u_logic_G0w2z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_u_CORTEXM0DS_u_logic_Ql23z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_u_CORTEXM0DS_u_logic_Ql23z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_u_CORTEXM0DS_u_logic_V0k2z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_u_CORTEXM0DS_u_logic_V0k2z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_u_CORTEXM0DS_u_logic_S2p2z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_u_CORTEXM0DS_u_logic_S2p2z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_u_CORTEXM0DS_u_logic_Igl2z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_u_CORTEXM0DS_u_logic_Igl2z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_u_CORTEXM0DS_u_logic_N3n2z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_u_CORTEXM0DS_u_logic_N3n2z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_u_CORTEXM0DS_u_logic_Vhk2z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_u_CORTEXM0DS_u_logic_Vhk2z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_u_CORTEXM0DS_u_logic_G123z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_u_CORTEXM0DS_u_logic_G123z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_u_CORTEXM0DS_u_logic_Vcv2z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_u_CORTEXM0DS_u_logic_Vcv2z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_u_CORTEXM0DS_u_logic_Hn03z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_u_CORTEXM0DS_u_logic_Hn03z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_u_CORTEXM0DS_u_logic_Aez2z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_u_CORTEXM0DS_u_logic_Aez2z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_u_CORTEXM0DS_u_logic_Ggk2z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_u_CORTEXM0DS_u_logic_Ggk2z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_u_CORTEXM0DS_u_logic_Pw03z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_u_CORTEXM0DS_u_logic_Pw03z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_u_CORTEXM0DS_u_logic_Y1n2z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_u_CORTEXM0DS_u_logic_Y1n2z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_u_CORTEXM0DS_u_logic_Plx2z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_u_CORTEXM0DS_u_logic_X543z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_u_CORTEXM0DS_u_logic_F8u2z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_u_CORTEXM0DS_u_logic_F8u2z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_u_CORTEXM0DS_u_logic_Exd3z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_u_CORTEXM0DS_u_logic_Exd3z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_u_CORTEXM0DS_u_logic_X6m2z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_u_CORTEXM0DS_u_logic_X6m2z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_u_CORTEXM0DS_u_logic_Pbl2z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_u_CORTEXM0DS_u_logic_Pbl2z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_u_CORTEXM0DS_u_logic_Y9t2z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_u_CORTEXM0DS_u_logic_Pvd3z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_u_CORTEXM0DS_u_logic_Pvd3z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_u_CORTEXM0DS_u_logic_I0e3z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_u_CORTEXM0DS_u_logic_I0e3z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_u_CORTEXM0DS_u_logic_Spl2z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_u_CORTEXM0DS_u_logic_Spl2z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_u_CORTEXM0DS_u_logic_Csz2z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_u_CORTEXM0DS_u_logic_Csz2z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_u_CORTEXM0DS_u_logic_Vg53z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_u_CORTEXM0DS_u_logic_Vg53z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_u_ahb_bridge_u_state_machine_present_state_FSM_FFd2_CLK : STD_LOGIC; 
  signal NlwBufferSignal_u_ahb_bridge_u_state_machine_dmai_start_CLK : STD_LOGIC; 
  signal NlwBufferSignal_u_ahb_bridge_u_state_machine_present_state_FSM_FFd1_CLK : STD_LOGIC; 
  signal NlwBufferSignal_u_CORTEXM0DS_u_logic_Glj2z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_u_CORTEXM0DS_u_logic_Glj2z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_u_CORTEXM0DS_u_logic_L733z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_u_CORTEXM0DS_u_logic_L733z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_u_CORTEXM0DS_u_logic_U573z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_u_CORTEXM0DS_u_logic_U573z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_u_CORTEXM0DS_u_logic_Wlz2z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_u_CORTEXM0DS_u_logic_Fcj2z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_u_CORTEXM0DS_u_logic_Ibe3z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_u_CORTEXM0DS_u_logic_Ibe3z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_u_CORTEXM0DS_u_logic_V233z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_u_CORTEXM0DS_u_logic_V233z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_u_CORTEXM0DS_u_logic_Uj93z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_u_CORTEXM0DS_u_logic_Uj93z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_u_CORTEXM0DS_u_logic_Omk2z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_u_CORTEXM0DS_u_logic_Dy23z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_u_CORTEXM0DS_u_logic_Dy23z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_u_CORTEXM0DS_u_logic_Hmh3z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_u_CORTEXM0DS_u_logic_Hmh3z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_u_ahb_bridge_u_state_machine_HREADY_CLK : STD_LOGIC; 
  signal NlwBufferSignal_u_CORTEXM0DS_u_logic_Wo03z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_u_CORTEXM0DS_u_logic_Wo03z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_u_CORTEXM0DS_u_logic_Rek2z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_u_CORTEXM0DS_u_logic_Rek2z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_u_CORTEXM0DS_u_logic_Eq63z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_u_CORTEXM0DS_u_logic_Eq63z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_u_CORTEXM0DS_u_logic_F473z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_u_CORTEXM0DS_u_logic_F473z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_u_CORTEXM0DS_u_logic_N3v2z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_u_CORTEXM0DS_u_logic_N3v2z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_u_CORTEXM0DS_u_logic_Aru2z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_u_CORTEXM0DS_u_logic_Aru2z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_u_CORTEXM0DS_u_logic_Ec33z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_u_CORTEXM0DS_u_logic_Ec33z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_u_CORTEXM0DS_u_logic_Od83z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_u_CORTEXM0DS_u_logic_Od83z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_u_CORTEXM0DS_u_logic_Ey03z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_u_CORTEXM0DS_u_logic_Ey03z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_u_CORTEXM0DS_u_logic_Z7i2z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_u_CORTEXM0DS_u_logic_Zfh3z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_u_CORTEXM0DS_u_logic_Djv2z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_u_CORTEXM0DS_u_logic_Djv2z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_u_CORTEXM0DS_u_logic_M3u2z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_u_CORTEXM0DS_u_logic_M3u2z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_u_CORTEXM0DS_u_logic_Eol2z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_u_CORTEXM0DS_u_logic_Eol2z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_u_CORTEXM0DS_u_logic_Nl53z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_u_CORTEXM0DS_u_logic_Nl53z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_u_CORTEXM0DS_u_logic_Qyc3z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_u_CORTEXM0DS_u_logic_Qyc3z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_u_CORTEXM0DS_u_logic_Gf63z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_u_CORTEXM0DS_u_logic_Gf63z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_u_CORTEXM0DS_u_logic_J5m2z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_u_CORTEXM0DS_u_logic_J5m2z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_u_CORTEXM0DS_u_logic_Snd3z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_u_CORTEXM0DS_u_logic_Snd3z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_u_CORTEXM0DS_u_logic_Imu2z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_u_CORTEXM0DS_u_logic_Imu2z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_u_CORTEXM0DS_u_logic_Vr23z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_u_CORTEXM0DS_u_logic_Vr23z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_u_CORTEXM0DS_u_logic_Eun2z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_u_CORTEXM0DS_u_logic_Eun2z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_u_CORTEXM0DS_u_logic_Zu33z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_u_CORTEXM0DS_u_logic_Zu33z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_u_CORTEXM0DS_u_logic_Uo13z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_u_CORTEXM0DS_u_logic_Uo13z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_u_CORTEXM0DS_u_logic_M743z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_u_CORTEXM0DS_u_logic_M743z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_u_CORTEXM0DS_u_logic_Td33z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_u_CORTEXM0DS_u_logic_Td33z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_u_CORTEXM0DS_u_logic_Arn2z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_u_CORTEXM0DS_u_logic_Arn2z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_u_CORTEXM0DS_u_logic_N8i3z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_u_CORTEXM0DS_u_logic_N8i3z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_u_CORTEXM0DS_u_logic_Kjk2z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_u_CORTEXM0DS_u_logic_Kjk2z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_u_CORTEXM0DS_u_logic_I453z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_u_CORTEXM0DS_u_logic_I453z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_u_CORTEXM0DS_u_logic_R6n2z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_u_CORTEXM0DS_u_logic_R6n2z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_u_CORTEXM0DS_u_logic_An73z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_u_CORTEXM0DS_u_logic_An73z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_u_CORTEXM0DS_u_logic_Tel2z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_u_CORTEXM0DS_u_logic_Tel2z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_u_CORTEXM0DS_u_logic_Rd63z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_u_CORTEXM0DS_u_logic_Rd63z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_u_CORTEXM0DS_u_logic_Hpd3z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_u_CORTEXM0DS_u_logic_Hpd3z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_u_CORTEXM0DS_u_logic_Qwr2z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_u_CORTEXM0DS_u_logic_Qwr2z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_u_CORTEXM0DS_u_logic_Psn2z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_u_CORTEXM0DS_u_logic_Psn2z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_u_CORTEXM0DS_u_logic_Mt13z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_u_CORTEXM0DS_u_logic_Mt13z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_u_CORTEXM0DS_u_logic_Zr03z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_u_CORTEXM0DS_u_logic_Zr03z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_u_CORTEXM0DS_u_logic_Ujp2z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_u_CORTEXM0DS_u_logic_Ujp2z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_u_CORTEXM0DS_u_logic_Nl43z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_u_CORTEXM0DS_u_logic_Nl43z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_u_CORTEXM0DS_u_logic_U7w2z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_u_CORTEXM0DS_u_logic_F8v2z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_u_CORTEXM0DS_u_logic_F8v2z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_u_CORTEXM0DS_u_logic_Madd_n16585_cy_4_DI_0_Q : STD_LOGIC; 
  signal NlwBufferSignal_u_CORTEXM0DS_u_logic_Madd_n16585_cy_4_DI_2_Q : STD_LOGIC; 
  signal NlwBufferSignal_u_CORTEXM0DS_u_logic_Madd_n16585_cy_4_DI_3_Q : STD_LOGIC; 
  signal NlwBufferSignal_u_CORTEXM0DS_u_logic_Otr2z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_u_CORTEXM0DS_u_logic_Otr2z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_u_CORTEXM0DS_u_logic_Cn43z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_u_CORTEXM0DS_u_logic_Cn43z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_u_CORTEXM0DS_u_logic_Gci2z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_u_CORTEXM0DS_u_logic_Zpj2z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_u_CORTEXM0DS_u_logic_Zpj2z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_u_CORTEXM0DS_u_logic_Ozo2z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_u_CORTEXM0DS_u_logic_Ozo2z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_u_CORTEXM0DS_u_logic_Rni2z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_u_CORTEXM0DS_u_logic_I443z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_u_CORTEXM0DS_u_logic_I443z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_u_CORTEXM0DS_u_logic_Zu23z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_u_CORTEXM0DS_u_logic_Zu23z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_u_CORTEXM0DS_u_logic_M3e3z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_u_CORTEXM0DS_u_logic_M3e3z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_u_CORTEXM0DS_u_logic_Rds2z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_u_CORTEXM0DS_u_logic_Madd_n16585_cy_8_DI_1_Q : STD_LOGIC; 
  signal NlwBufferSignal_u_CORTEXM0DS_u_logic_Madd_n16585_cy_8_DI_2_Q : STD_LOGIC; 
  signal NlwBufferSignal_u_CORTEXM0DS_u_logic_Madd_n16585_cy_8_DI_3_Q : STD_LOGIC; 
  signal NlwBufferSignal_u_CORTEXM0DS_u_logic_Wnh3z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_u_CORTEXM0DS_u_logic_Wnh3z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_u_CORTEXM0DS_u_logic_Gfq2z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_u_CORTEXM0DS_u_logic_Gfq2z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_u_CORTEXM0DS_u_logic_Fio2z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_u_CORTEXM0DS_u_logic_U9u2z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_u_CORTEXM0DS_u_logic_U9u2z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_u_CORTEXM0DS_u_logic_Z203z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_u_CORTEXM0DS_u_logic_Z203z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_u_CORTEXM0DS_u_logic_Tvt2z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_u_CORTEXM0DS_u_logic_Tvt2z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_u_CORTEXM0DS_u_logic_Umi3z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_u_CORTEXM0DS_u_logic_Umi3z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_u_CORTEXM0DS_u_logic_Tyd3z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_u_CORTEXM0DS_u_logic_Tyd3z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_u_CORTEXM0DS_u_logic_Aud3z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_u_CORTEXM0DS_u_logic_Aud3z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_u_CORTEXM0DS_u_logic_D1p2z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_u_CORTEXM0DS_u_logic_D1p2z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_u_CORTEXM0DS_u_logic_Yaz2z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_u_CORTEXM0DS_u_logic_Yaz2z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_u_CORTEXM0DS_u_logic_U9e3z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_u_CORTEXM0DS_u_logic_U9e3z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_u_CORTEXM0DS_u_logic_Jw73z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_u_CORTEXM0DS_u_logic_Jw73z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_u_CORTEXM0DS_u_logic_Jw83z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_u_CORTEXM0DS_u_logic_Jw83z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_u_CORTEXM0DS_u_logic_J0v2z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_u_CORTEXM0DS_u_logic_J0v2z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_u_CORTEXM0DS_u_logic_Sgp2z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_u_CORTEXM0DS_u_logic_Sgp2z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_u_CORTEXM0DS_u_logic_Ixn2z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_u_CORTEXM0DS_u_logic_Ixn2z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_u_CORTEXM0DS_u_logic_Fli3z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_u_CORTEXM0DS_u_logic_Fli3z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_u_CORTEXM0DS_u_logic_Skh3z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_u_CORTEXM0DS_u_logic_Skh3z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_u_CORTEXM0DS_u_logic_Yx83z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_u_CORTEXM0DS_u_logic_Yx83z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_u_CORTEXM0DS_u_logic_An63z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_u_CORTEXM0DS_u_logic_An63z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_u_CORTEXM0DS_u_logic_Vgq2z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_u_CORTEXM0DS_u_logic_Vgq2z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_u_CORTEXM0DS_u_logic_Djh3z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_u_CORTEXM0DS_u_logic_Djh3z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_u_CORTEXM0DS_u_logic_Ec43z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_u_CORTEXM0DS_u_logic_Ec43z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_u_CORTEXM0DS_u_logic_Wmp2z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_u_CORTEXM0DS_u_logic_Wmp2z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_u_CORTEXM0DS_u_logic_Z863z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_u_CORTEXM0DS_u_logic_Z863z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_u_CORTEXM0DS_u_logic_Rr83z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_u_CORTEXM0DS_u_logic_Rr83z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_u_CORTEXM0DS_u_logic_O2g3z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_u_CORTEXM0DS_u_logic_O2g3z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_u_CORTEXM0DS_u_logic_Cvr2z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_u_CORTEXM0DS_u_logic_Cvr2z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_u_CORTEXM0DS_u_logic_D923z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_u_CORTEXM0DS_u_logic_D923z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_u_CORTEXM0DS_u_logic_E913z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_u_CORTEXM0DS_u_logic_E913z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_u_CORTEXM0DS_u_logic_Asr2z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_u_CORTEXM0DS_u_logic_Asr2z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_u_CORTEXM0DS_u_logic_Madd_Pri3z4_cy_4_DI_0_Q : STD_LOGIC; 
  signal NlwBufferSignal_u_CORTEXM0DS_u_logic_Zxo2z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_u_CORTEXM0DS_u_logic_Zxo2z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_u_CORTEXM0DS_u_logic_F9j2z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_u_CORTEXM0DS_u_logic_F9j2z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_u_CORTEXM0DS_u_logic_Vmj2z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_u_CORTEXM0DS_u_logic_Vmj2z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_u_CORTEXM0DS_u_logic_Ll63z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_u_CORTEXM0DS_u_logic_Ll63z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_u_CORTEXM0DS_u_logic_T243z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_u_CORTEXM0DS_u_logic_T243z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_u_CORTEXM0DS_u_logic_Cc53z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_u_CORTEXM0DS_u_logic_Cc53z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_u_CORTEXM0DS_u_logic_Lpt2z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_u_CORTEXM0DS_u_logic_Lpt2z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_u_CORTEXM0DS_u_logic_Sl03z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_u_CORTEXM0DS_u_logic_Sl03z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_u_CORTEXM0DS_u_logic_Ohv2z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_u_CORTEXM0DS_u_logic_Ohv2z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_u_CORTEXM0DS_u_logic_Cma3z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_u_CORTEXM0DS_u_logic_Cma3z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_u_CORTEXM0DS_u_logic_Hak2z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_u_CORTEXM0DS_u_logic_R293z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_u_CORTEXM0DS_u_logic_R293z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_u_CORTEXM0DS_u_logic_Vr43z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_u_CORTEXM0DS_u_logic_Vr43z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_u_CORTEXM0DS_u_logic_Gip2z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_u_CORTEXM0DS_u_logic_Gip2z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_u_CORTEXM0DS_u_logic_Owq2z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_u_CORTEXM0DS_u_logic_Z0g3z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_u_CORTEXM0DS_u_logic_Z0g3z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_u_CORTEXM0DS_u_logic_Wu63z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_u_CORTEXM0DS_u_logic_Wu63z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_u_CORTEXM0DS_u_logic_E163z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_u_CORTEXM0DS_u_logic_E163z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_u_CORTEXM0DS_u_logic_Hq33z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_u_CORTEXM0DS_u_logic_Hq33z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_u_CORTEXM0DS_u_logic_Kc03z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_u_CORTEXM0DS_u_logic_Kc03z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_u_CORTEXM0DS_u_logic_Ii73z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_u_CORTEXM0DS_u_logic_Ii73z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_u_CORTEXM0DS_u_logic_Jlo2z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_u_CORTEXM0DS_u_logic_Jlo2z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_u_CORTEXM0DS_u_logic_Ql13z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_u_CORTEXM0DS_u_logic_Ql13z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_u_CORTEXM0DS_u_logic_C5v2z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_u_CORTEXM0DS_u_logic_C5v2z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_u_CORTEXM0DS_u_logic_Lw53z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_u_CORTEXM0DS_u_logic_Lw53z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_u_CORTEXM0DS_u_logic_An83z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_u_CORTEXM0DS_u_logic_An83z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_u_CORTEXM0DS_u_logic_I463z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_u_CORTEXM0DS_u_logic_I463z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_u_CORTEXM0DS_u_logic_Wj83z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_u_CORTEXM0DS_u_logic_Wj83z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_u_CORTEXM0DS_u_logic_Tz03z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_u_CORTEXM0DS_u_logic_Tz03z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_u_CORTEXM0DS_u_logic_Rd53z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_u_CORTEXM0DS_u_logic_Rd53z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_u_CORTEXM0DS_u_logic_Yoz2z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_u_CORTEXM0DS_u_logic_Ujo2z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_u_CORTEXM0DS_u_logic_Ujo2z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_u_CORTEXM0DS_u_logic_Uyu2z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_u_CORTEXM0DS_u_logic_Uyu2z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_u_CORTEXM0DS_u_logic_Uu73z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_u_CORTEXM0DS_u_logic_Uu73z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_u_CORTEXM0DS_u_logic_Kt23z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_u_CORTEXM0DS_u_logic_Kt23z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_u_CORTEXM0DS_u_logic_V3o2z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_u_CORTEXM0DS_u_logic_Lbn2z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_u_CORTEXM0DS_u_logic_Tvn2z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_u_CORTEXM0DS_u_logic_Tvn2z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_u_CORTEXM0DS_u_logic_Q6e3z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_u_CORTEXM0DS_u_logic_Eyr2z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_u_CORTEXM0DS_u_logic_Eyr2z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_u_CORTEXM0DS_u_logic_Yr13z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_u_CORTEXM0DS_u_logic_Yr13z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_u_CORTEXM0DS_u_logic_Kf23z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_u_CORTEXM0DS_u_logic_Kf23z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_u_CORTEXM0DS_u_logic_Yg23z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_u_CORTEXM0DS_u_logic_Neu2z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_u_CORTEXM0DS_u_logic_Neu2z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_u_CORTEXM0DS_u_logic_Mi33z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_u_CORTEXM0DS_u_logic_T0m2z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_u_CORTEXM0DS_u_logic_Hnr2z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_u_CORTEXM0DS_u_logic_Hnr2z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_u_CORTEXM0DS_u_logic_Ql33z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_u_CORTEXM0DS_u_logic_Ql33z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_u_CORTEXM0DS_u_logic_Zpx2z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_u_CORTEXM0DS_u_logic_Cq93z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_u_CORTEXM0DS_u_logic_Cq93z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_u_CORTEXM0DS_u_logic_H903z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_u_CORTEXM0DS_u_logic_H903z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_u_CORTEXM0DS_u_logic_Kwo2z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_u_CORTEXM0DS_u_logic_Kwo2z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_u_CORTEXM0DS_u_logic_Qji3z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_u_CORTEXM0DS_u_logic_B6j2z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_u_CORTEXM0DS_u_logic_S8k2z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_u_CORTEXM0DS_u_logic_Jux2z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_u_CORTEXM0DS_u_logic_Idk2z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_u_CORTEXM0DS_u_logic_C183z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_u_CORTEXM0DS_u_logic_C183z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_u_CORTEXM0DS_u_logic_S3i3z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_u_CORTEXM0DS_u_logic_Na73z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_u_CORTEXM0DS_u_logic_Na73z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_u_CORTEXM0DS_u_logic_Ilp2z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_u_CORTEXM0DS_u_logic_Ilp2z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_u_CORTEXM0DS_u_logic_Sz23z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_u_CORTEXM0DS_u_logic_Sz23z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_u_CORTEXM0DS_u_logic_Noo2z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_u_CORTEXM0DS_u_logic_Noo2z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_u_CORTEXM0DS_u_logic_Ymo2z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_u_CORTEXM0DS_u_logic_Ymo2z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_u_CORTEXM0DS_u_logic_Gtp2z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_u_CORTEXM0DS_u_logic_U593z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_u_CORTEXM0DS_u_logic_K423z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_u_CORTEXM0DS_u_logic_K423z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_u_CORTEXM0DS_u_logic_Qz43z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_u_CORTEXM0DS_u_logic_Qz43z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_u_CORTEXM0DS_u_logic_Ycx2z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_u_CORTEXM0DS_u_logic_Vvx2z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_u_CORTEXM0DS_u_logic_Arv2z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_u_CORTEXM0DS_u_logic_Arv2z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_u_CORTEXM0DS_u_logic_K7s2z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_u_CORTEXM0DS_u_logic_K7s2z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_u_CORTEXM0DS_u_logic_Kzf3z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_u_CORTEXM0DS_u_logic_Kzf3z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_u_CORTEXM0DS_u_logic_Psu2z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_u_CORTEXM0DS_u_logic_Lqr2z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_u_CORTEXM0DS_u_logic_Lqr2z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_u_CORTEXM0DS_u_logic_G1s2z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_u_CORTEXM0DS_u_logic_Gza3z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_u_CORTEXM0DS_u_logic_Bk13z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_u_CORTEXM0DS_u_logic_Bk13z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_u_CORTEXM0DS_u_logic_Tdp2z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_u_CORTEXM0DS_u_logic_Rht2z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_u_CORTEXM0DS_u_logic_V223z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_u_CORTEXM0DS_u_logic_V223z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_u_CORTEXM0DS_u_logic_Ji43z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_u_CORTEXM0DS_u_logic_Ji43z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_u_CORTEXM0DS_u_logic_J0l2z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_u_CORTEXM0DS_u_logic_Jq13z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_u_CORTEXM0DS_u_logic_Jq13z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_u_CORTEXM0DS_u_logic_Ki53z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_u_CORTEXM0DS_u_logic_Ki53z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_u_CORTEXM0DS_u_logic_Iua3z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_u_CORTEXM0DS_u_logic_Zgr2z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_u_CORTEXM0DS_u_logic_Zgr2z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_u_CORTEXM0DS_u_logic_Trq2z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_u_CORTEXM0DS_u_logic_Uaj2z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_u_CORTEXM0DS_u_logic_Dkr2z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_u_CORTEXM0DS_u_logic_I113z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_u_CORTEXM0DS_u_logic_I113z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_u_CORTEXM0DS_u_logic_Rd73z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_u_CORTEXM0DS_u_logic_Rd73z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_u_CORTEXM0DS_u_logic_Rhu2z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_u_CORTEXM0DS_u_logic_Rhu2z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_u_CORTEXM0DS_u_logic_Kfr2z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_u_CORTEXM0DS_u_logic_Kfr2z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_u_CORTEXM0DS_u_logic_Ohh3z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_u_CORTEXM0DS_u_logic_Anq2z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_u_CORTEXM0DS_u_logic_Anq2z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_u_CORTEXM0DS_u_logic_Jw93z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_u_CORTEXM0DS_u_logic_Fhx2z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_u_CORTEXM0DS_u_logic_Wor2z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_u_CORTEXM0DS_u_logic_Wor2z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_u_CORTEXM0DS_u_logic_Aze3z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_u_CORTEXM0DS_u_logic_Tr63z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_u_CORTEXM0DS_u_logic_Tr63z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_u_CORTEXM0DS_u_logic_R1w2z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_u_CORTEXM0DS_u_logic_Cam2z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_u_CORTEXM0DS_u_logic_Joi3z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_u_CORTEXM0DS_u_logic_Joi3z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_u_CORTEXM0DS_u_logic_Gha3z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_u_CORTEXM0DS_u_logic_Gha3z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_u_CORTEXM0DS_u_logic_Ywi2z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_u_CORTEXM0DS_u_logic_P2a3z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_u_CORTEXM0DS_u_logic_P2a3z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_u_CORTEXM0DS_u_logic_Lrx2z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_u_CORTEXM0DS_u_logic_Eqq2z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_u_CORTEXM0DS_u_logic_Eqq2z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_u_CORTEXM0DS_u_logic_Dcs2z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_u_CORTEXM0DS_u_logic_Dcs2z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_u_CORTEXM0DS_u_logic_Fvz2z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_u_CORTEXM0DS_u_logic_Fvz2z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_u_CORTEXM0DS_u_logic_G7x2z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_u_CORTEXM0DS_u_logic_M5f3z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_u_CORTEXM0DS_u_logic_J4x2z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_u_CORTEXM0DS_u_logic_Oas2z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_u_CORTEXM0DS_u_logic_Oas2z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_u_CORTEXM0DS_u_logic_G6d3z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_u_CORTEXM0DS_u_logic_T263z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_u_CORTEXM0DS_u_logic_T263z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_u_CORTEXM0DS_u_logic_Bf93z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_u_CORTEXM0DS_u_logic_Bf93z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_u_CORTEXM0DS_u_logic_B5u2z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_u_CORTEXM0DS_u_logic_B5u2z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_u_CORTEXM0DS_u_logic_Vxf3z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_u_CORTEXM0DS_u_logic_Vxf3z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_u_CORTEXM0DS_u_logic_B943z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_u_CORTEXM0DS_u_logic_B943z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_u_CORTEXM0DS_u_logic_Rix2z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_u_CORTEXM0DS_u_logic_Ovc3z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_u_CORTEXM0DS_u_logic_Poq2z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_u_CORTEXM0DS_u_logic_Poq2z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_u_CORTEXM0DS_u_logic_Cy43z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_u_CORTEXM0DS_u_logic_Cy43z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_u_CORTEXM0DS_u_logic_Rhi2z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_u_CORTEXM0DS_u_logic_Ebh3z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_u_CORTEXM0DS_u_logic_Ebh3z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_u_CORTEXM0DS_u_logic_V1l2z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_u_CORTEXM0DS_u_logic_Qxa3z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_u_CORTEXM0DS_u_logic_She3z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_u_CORTEXM0DS_u_logic_Z2h3z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_u_CORTEXM0DS_u_logic_Oir2z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_u_CORTEXM0DS_u_logic_Oir2z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_u_CORTEXM0DS_u_logic_Dhb3z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_u_CORTEXM0DS_u_logic_Jca3z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_u_CORTEXM0DS_u_logic_Jca3z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_u_CORTEXM0DS_u_logic_K7g3z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_u_CORTEXM0DS_u_logic_Wnv2z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_u_CORTEXM0DS_u_logic_Wnv2z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_u_CORTEXM0DS_u_logic_V4d3z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_u_CORTEXM0DS_u_logic_Cc73z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_u_CORTEXM0DS_u_logic_Cc73z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_u_CORTEXM0DS_u_logic_S703z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_u_CORTEXM0DS_u_logic_S703z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_u_CORTEXM0DS_u_logic_Jbu2z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_u_CORTEXM0DS_u_logic_Jbu2z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_u_CORTEXM0DS_u_logic_Aea3z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_u_CORTEXM0DS_u_logic_W3f3z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_u_CORTEXM0DS_u_logic_W3f3z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_u_CORTEXM0DS_u_logic_Z523z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_u_CORTEXM0DS_u_logic_Z523z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_u_CORTEXM0DS_u_logic_R8x2z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_u_CORTEXM0DS_u_logic_Mi23z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_u_CORTEXM0DS_u_logic_Mi23z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_u_CORTEXM0DS_u_logic_D603z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_u_CORTEXM0DS_u_logic_D603z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_u_CORTEXM0DS_u_logic_Kkb3z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_u_CORTEXM0DS_u_logic_Kkb3z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_u_CORTEXM0DS_u_logic_Hi83z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_u_CORTEXM0DS_u_logic_Hi83z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_u_CORTEXM0DS_u_logic_Ccq2z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_u_CORTEXM0DS_u_logic_Tna3z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_u_CORTEXM0DS_u_logic_Tna3z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_u_CORTEXM0DS_u_logic_Cax2z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_u_CORTEXM0DS_u_logic_B173z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_u_CORTEXM0DS_u_logic_B173z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_u_CORTEXM0DS_u_logic_A933z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_u_CORTEXM0DS_u_logic_A933z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_u_CORTEXM0DS_u_logic_Fre3z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_u_CORTEXM0DS_u_logic_Fre3z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_u_CORTEXM0DS_u_logic_Ka83z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_u_CORTEXM0DS_u_logic_Ka83z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_u_CORTEXM0DS_u_logic_Gt93z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_u_CORTEXM0DS_u_logic_Nbx2z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_u_CORTEXM0DS_u_logic_Jwf3z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_u_CORTEXM0DS_u_logic_Kaf3z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_u_CORTEXM0DS_u_logic_Rpe3z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_u_CORTEXM0DS_u_logic_Rpe3z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_u_CORTEXM0DS_u_logic_L763z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_u_CORTEXM0DS_u_logic_L763z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_u_CORTEXM0DS_u_logic_Ddi3z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_u_CORTEXM0DS_u_logic_Zva3z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_u_CORTEXM0DS_u_logic_W0b3z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_u_CORTEXM0DS_u_logic_M2b3z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_u_CORTEXM0DS_u_logic_Uei3z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_u_CORTEXM0DS_u_logic_Mbt2z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_u_CORTEXM0DS_u_logic_Mbt2z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_u_CORTEXM0DS_u_logic_Rsa3z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_u_CORTEXM0DS_u_logic_P9h3z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_u_CORTEXM0DS_u_logic_P9h3z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_u_CORTEXM0DS_u_logic_Ogo2z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_u_CORTEXM0DS_u_logic_O0o2z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_u_CORTEXM0DS_u_logic_C4b3z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_u_CORTEXM0DS_u_logic_Jpa3z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_u_CORTEXM0DS_u_logic_M413z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_u_CORTEXM0DS_u_logic_M413z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_u_CORTEXM0DS_u_logic_Uku2z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_u_CORTEXM0DS_u_logic_U2s2z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_u_CORTEXM0DS_u_logic_U2s2z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_u_CORTEXM0DS_u_logic_I4s2z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_u_CORTEXM0DS_u_logic_I4s2z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_u_CORTEXM0DS_u_logic_Sa23z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_u_CORTEXM0DS_u_logic_Sa23z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_u_CORTEXM0DS_u_logic_Gcr2z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_u_CORTEXM0DS_u_logic_Gcr2z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_u_CORTEXM0DS_u_logic_I793z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_u_CORTEXM0DS_u_logic_Szr2z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_u_CORTEXM0DS_u_logic_Ug73z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_u_CORTEXM0DS_u_logic_Ug73z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_u_CORTEXM0DS_u_logic_Kt43z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_u_CORTEXM0DS_u_logic_Kt43z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_u_CORTEXM0DS_u_logic_Llq2z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_u_CORTEXM0DS_u_logic_Foe3z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_u_CORTEXM0DS_u_logic_Z8b3z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_u_CORTEXM0DS_u_logic_Kev2z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_u_CORTEXM0DS_u_logic_Kev2z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_u_CORTEXM0DS_u_logic_Ffs2z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_u_CORTEXM0DS_u_logic_J6i2z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_u_CORTEXM0DS_u_logic_Kop2z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_u_CORTEXM0DS_u_logic_B1a3z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_u_CORTEXM0DS_u_logic_B1a3z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_u_CORTEXM0DS_u_logic_Q7j2z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_u_CORTEXM0DS_u_logic_Sr53z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_u_CORTEXM0DS_u_logic_Sr53z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_u_CORTEXM0DS_u_logic_Pab3z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_u_CORTEXM0DS_u_logic_Pab3z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_u_CORTEXM0DS_u_logic_H4p2z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_u_CORTEXM0DS_u_logic_Lpv2z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_u_CORTEXM0DS_u_logic_Ara3z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_u_CORTEXM0DS_u_logic_Xeo2z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_u_CORTEXM0DS_u_logic_X9n2z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_u_CORTEXM0DS_u_logic_Mjl2z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_u_CORTEXM0DS_u_logic_Q6l2z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_u_CORTEXM0DS_u_logic_Q6l2z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_u_CORTEXM0DS_u_logic_J7b3z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_u_CORTEXM0DS_u_logic_J7b3z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_u_CORTEXM0DS_u_logic_Gmd3z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_u_CORTEXM0DS_u_logic_O723z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_u_CORTEXM0DS_u_logic_O723z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_u_CORTEXM0DS_u_logic_To33z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_u_CORTEXM0DS_u_logic_To33z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_u_CORTEXM0DS_u_logic_A8h3z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_u_CORTEXM0DS_u_logic_A8h3z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_u_CORTEXM0DS_u_logic_B9g3z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_u_CORTEXM0DS_u_logic_Z8s2z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_u_CORTEXM0DS_u_logic_Z8s2z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_u_CORTEXM0DS_u_logic_Dq83z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_u_CORTEXM0DS_u_logic_Dq83z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_u_CORTEXM0DS_u_logic_Lns2z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_u_CORTEXM0DS_u_logic_Wbk2z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_u_CORTEXM0DS_u_logic_B613z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_u_CORTEXM0DS_u_logic_B613z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_u_CORTEXM0DS_u_logic_Uqi2z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_u_CORTEXM0DS_u_logic_Uqi2z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_u_CORTEXM0DS_u_logic_Xyn2z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_u_CORTEXM0DS_u_logic_Ieh3z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_u_CORTEXM0DS_u_logic_Xx93z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_u_CORTEXM0DS_u_logic_Qfa3z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_u_CORTEXM0DS_u_logic_Kxe3z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_u_CORTEXM0DS_u_logic_Kxe3z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_u_CORTEXM0DS_u_logic_Duv2z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_u_CORTEXM0DS_u_logic_Duv2z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_u_CORTEXM0DS_u_logic_Q2q2z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_u_CORTEXM0DS_u_logic_Q2q2z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_u_CORTEXM0DS_u_logic_Bnx2z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_u_CORTEXM0DS_u_logic_Aqp2z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_u_CORTEXM0DS_u_logic_Aqp2z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_u_CORTEXM0DS_u_logic_Rvv2z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_u_CORTEXM0DS_u_logic_Xsx2z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_u_CORTEXM0DS_u_logic_Lgi3z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_u_CORTEXM0DS_u_logic_O403z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_u_CORTEXM0DS_u_logic_O403z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_u_CORTEXM0DS_u_logic_W5p2z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_u_CORTEXM0DS_u_logic_Tme3z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_u_CORTEXM0DS_u_logic_Slr2z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_u_CORTEXM0DS_u_logic_Bjd3z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_u_CORTEXM0DS_u_logic_Bjd3z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_u_CORTEXM0DS_u_logic_Mis2z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_u_CORTEXM0DS_u_logic_Mis2z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_u_CORTEXM0DS_u_logic_Oar2z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_u_CORTEXM0DS_u_logic_Rym2z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_u_CORTEXM0DS_u_logic_Mka3z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_u_CORTEXM0DS_u_logic_T5g3z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_u_CORTEXM0DS_u_logic_T5g3z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_u_CORTEXM0DS_u_logic_Hzj2z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_u_CORTEXM0DS_u_logic_Dpc3z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_u_CORTEXM0DS_u_logic_Bk33z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_u_CORTEXM0DS_u_logic_Bk33z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_u_CORTEXM0DS_u_logic_N8o2z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_u_CORTEXM0DS_u_logic_Ro43z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_u_CORTEXM0DS_u_logic_Ro43z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_u_CORTEXM0DS_u_logic_B1q2z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_u_CORTEXM0DS_u_logic_B1q2z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_u_CORTEXM0DS_u_logic_Wce3z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_u_CORTEXM0DS_u_logic_Lz93z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_u_CORTEXM0DS_u_logic_K3l2z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_u_CORTEXM0DS_u_logic_J773z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_u_CORTEXM0DS_u_logic_J773z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_u_CORTEXM0DS_u_logic_Ll83z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_u_CORTEXM0DS_u_logic_Ll83z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_u_CORTEXM0DS_u_logic_Rz13z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_u_CORTEXM0DS_u_logic_Rz13z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_u_CORTEXM0DS_u_logic_Gdo2z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_u_CORTEXM0DS_u_logic_Gdo2z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_u_CORTEXM0DS_u_logic_Svs2z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_u_CORTEXM0DS_u_logic_Svs2z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_u_CORTEXM0DS_u_logic_Dks2z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_u_CORTEXM0DS_u_logic_Dks2z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_u_CORTEXM0DS_u_logic_Qrp2z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_u_CORTEXM0DS_u_logic_Qrp2z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_u_CORTEXM0DS_u_logic_Avg3z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_u_CORTEXM0DS_u_logic_Avg3z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_u_CORTEXM0DS_u_logic_D4a3z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_u_CORTEXM0DS_u_logic_D4a3z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_u_CORTEXM0DS_u_logic_Cps2z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_u_CORTEXM0DS_u_logic_Cps2z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_u_CORTEXM0DS_u_logic_Gcb3z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_u_CORTEXM0DS_u_logic_Gcb3z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_u_CORTEXM0DS_u_logic_S5b3z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_u_CORTEXM0DS_u_logic_S5b3z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_u_CORTEXM0DS_u_logic_Cxc3z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_u_CORTEXM0DS_u_logic_Cxc3z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_u_CORTEXM0DS_u_logic_U5a3z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_u_CORTEXM0DS_u_logic_L7a3z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_u_CORTEXM0DS_u_logic_L7a3z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_u_CORTEXM0DS_u_logic_Bge3z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_u_CORTEXM0DS_u_logic_C9a3z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_u_CORTEXM0DS_u_logic_C9a3z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_u_CORTEXM0DS_u_logic_Cgu2z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_u_CORTEXM0DS_u_logic_Cgu2z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_u_CORTEXM0DS_u_logic_Zu43z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_u_CORTEXM0DS_u_logic_Zu43z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_u_CORTEXM0DS_u_logic_Rr93z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_u_CORTEXM0DS_u_logic_Rr93z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_u_CORTEXM0DS_u_logic_Jex2z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_u_CORTEXM0DS_u_logic_F4q2z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_u_CORTEXM0DS_u_logic_F4q2z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_u_CORTEXM0DS_u_logic_If33z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_u_CORTEXM0DS_u_logic_If33z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_u_CORTEXM0DS_u_logic_Xg33z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_u_CORTEXM0DS_u_logic_Xg33z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_u_CORTEXM0DS_u_logic_Vdr2z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_u_CORTEXM0DS_u_logic_Vdr2z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_u_CORTEXM0DS_u_logic_Tch3z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_u_CORTEXM0DS_u_logic_Tch3z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_u_CORTEXM0DS_u_logic_Olg3z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_u_CORTEXM0DS_u_logic_Olg3z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_u_CORTEXM0DS_u_logic_Bec3z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_u_CORTEXM0DS_u_logic_Zjq2z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_u_CORTEXM0DS_u_logic_Tzg3z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_u_CORTEXM0DS_u_logic_Axm2z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_u_CORTEXM0DS_u_logic_Axm2z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_u_CORTEXM0DS_u_logic_Dng3z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_u_CORTEXM0DS_u_logic_Dng3z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_u_CORTEXM0DS_u_logic_Dkx2z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_u_CORTEXM0DS_u_logic_Cqo2z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_u_CORTEXM0DS_u_logic_Gq43z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_u_CORTEXM0DS_u_logic_Gq43z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_u_CORTEXM0DS_u_logic_Tse3z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_u_CORTEXM0DS_u_logic_Tse3z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_u_CORTEXM0DS_u_logic_I1h3z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_u_CORTEXM0DS_u_logic_Kss2z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_u_CORTEXM0DS_u_logic_Kss2z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_u_CORTEXM0DS_u_logic_Y873z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_u_CORTEXM0DS_u_logic_Y873z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_u_CORTEXM0DS_u_logic_H8l2z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_u_CORTEXM0DS_u_logic_H8l2z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_u_CORTEXM0DS_u_logic_Tib3z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_u_CORTEXM0DS_u_logic_Tib3z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_u_CORTEXM0DS_u_logic_Sg83z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_u_CORTEXM0DS_u_logic_Sg83z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_u_CORTEXM0DS_u_logic_Y6o2z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_u_CORTEXM0DS_u_logic_Y6o2z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_u_CORTEXM0DS_u_logic_Taa3z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_u_CORTEXM0DS_u_logic_Taa3z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_u_CORTEXM0DS_u_logic_Qfc3z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_u_CORTEXM0DS_u_logic_F2o2z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_u_CORTEXM0DS_u_logic_Ym93z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_u_CORTEXM0DS_u_logic_Wnu2z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_u_CORTEXM0DS_u_logic_Wnu2z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_u_CORTEXM0DS_u_logic_Rkd3z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_u_CORTEXM0DS_u_logic_L7p2z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_u_CORTEXM0DS_u_logic_J7q2z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_u_CORTEXM0DS_u_logic_Gfg3z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_u_CORTEXM0DS_u_logic_Gfg3z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_u_CORTEXM0DS_u_logic_Kig3z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_u_CORTEXM0DS_u_logic_Kig3z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_u_CORTEXM0DS_u_logic_Wrg3z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_u_CORTEXM0DS_u_logic_Wrg3z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_u_CORTEXM0DS_u_logic_Fxv2z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_u_CORTEXM0DS_u_logic_Fxv2z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_u_CORTEXM0DS_u_logic_Vgg3z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_u_CORTEXM0DS_u_logic_Vgg3z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_u_CORTEXM0DS_u_logic_Vgs2z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_u_CORTEXM0DS_u_logic_Vgs2z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_u_CORTEXM0DS_u_logic_Mcc3z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_u_CORTEXM0DS_u_logic_Pz53z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_u_CORTEXM0DS_u_logic_Pz53z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_u_CORTEXM0DS_u_logic_Hub3z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_u_CORTEXM0DS_u_logic_Pxb3z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_u_CORTEXM0DS_u_logic_X213z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_u_CORTEXM0DS_u_logic_X213z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_u_CORTEXM0DS_u_logic_Ycu2z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_u_CORTEXM0DS_u_logic_Ycu2z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_u_CORTEXM0DS_u_logic_G8n2z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_u_CORTEXM0DS_u_logic_G8n2z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_u_CORTEXM0DS_u_logic_Adt2z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_u_CORTEXM0DS_u_logic_Adt2z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_u_CORTEXM0DS_u_logic_Fed3z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_u_CORTEXM0DS_u_logic_Fed3z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_u_CORTEXM0DS_u_logic_Lhd3z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_u_CORTEXM0DS_u_logic_Lhd3z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_u_CORTEXM0DS_u_logic_Xyk2z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_u_CORTEXM0DS_u_logic_U5q2z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_u_CORTEXM0DS_u_logic_Nfb3z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_u_CORTEXM0DS_u_logic_Nfb3z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_u_CORTEXM0DS_u_logic_Psh3z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_u_CORTEXM0DS_u_logic_Psh3z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_u_CORTEXM0DS_u_logic_Eyg3z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_u_CORTEXM0DS_u_logic_Eyg3z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_u_CORTEXM0DS_u_logic_J5o2z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_u_CORTEXM0DS_u_logic_J5o2z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_u_CORTEXM0DS_u_logic_E153z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_u_CORTEXM0DS_u_logic_E153z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_u_CORTEXM0DS_u_logic_Hue3z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_u_CORTEXM0DS_u_logic_Hue3z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_u_CORTEXM0DS_u_logic_Jl93z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_u_CORTEXM0DS_u_logic_Jl93z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_u_CORTEXM0DS_u_logic_Nox2z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_u_CORTEXM0DS_u_logic_Rdg3z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_u_CORTEXM0DS_u_logic_Rdg3z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_u_CORTEXM0DS_u_logic_Ltg3z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_u_CORTEXM0DS_u_logic_Ltg3z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_u_CORTEXM0DS_u_logic_T7d3z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_u_CORTEXM0DS_u_logic_T7d3z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_u_CORTEXM0DS_u_logic_Pwg3z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_u_CORTEXM0DS_u_logic_Pwg3z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_u_CORTEXM0DS_u_logic_Efp2z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_u_CORTEXM0DS_u_logic_Cao2z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_u_CORTEXM0DS_u_logic_Cao2z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_u_CORTEXM0DS_u_logic_Skv2z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_u_CORTEXM0DS_u_logic_Skv2z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_u_CORTEXM0DS_u_logic_Xdb3z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_u_CORTEXM0DS_u_logic_Xdb3z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_u_CORTEXM0DS_u_logic_Bmb3z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_u_CORTEXM0DS_u_logic_Bmb3z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_u_CORTEXM0DS_u_logic_Usl2z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_u_CORTEXM0DS_u_logic_Euh3z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_u_CORTEXM0DS_u_logic_Euh3z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_u_CORTEXM0DS_u_logic_Jxs2z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_u_CORTEXM0DS_u_logic_Jxs2z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_u_CORTEXM0DS_u_logic_Vac3z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_u_CORTEXM0DS_u_logic_Na63z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_u_CORTEXM0DS_u_logic_Na63z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_u_CORTEXM0DS_u_logic_B2i3z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_u_CORTEXM0DS_u_logic_L8m2z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_u_CORTEXM0DS_u_logic_Wia3z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_u_CORTEXM0DS_u_logic_Wia3z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_u_CORTEXM0DS_u_logic_Uls2z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_u_CORTEXM0DS_u_logic_Uls2z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_u_CORTEXM0DS_u_logic_Hqg3z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_u_CORTEXM0DS_u_logic_Hqg3z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_u_CORTEXM0DS_u_logic_D4g3z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_u_CORTEXM0DS_u_logic_Zjg3z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_u_CORTEXM0DS_u_logic_Zjg3z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_u_CORTEXM0DS_u_logic_Mzp2z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_u_CORTEXM0DS_u_logic_Mzp2z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_u_CORTEXM0DS_u_logic_Hmv2z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_u_CORTEXM0DS_u_logic_Hmv2z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_u_CORTEXM0DS_u_logic_Sog3z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_u_CORTEXM0DS_u_logic_Sog3z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_u_CORTEXM0DS_u_logic_Z4l2z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_u_CORTEXM0DS_u_logic_Z4l2z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_u_CORTEXM0DS_u_logic_N7c3z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_u_CORTEXM0DS_u_logic_Naq2z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_u_CORTEXM0DS_u_logic_Naq2z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_u_CORTEXM0DS_u_logic_Ipn2z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_u_CORTEXM0DS_u_logic_Nnc3z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_u_CORTEXM0DS_u_logic_Nag3z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_u_CORTEXM0DS_u_logic_Nag3z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_u_CORTEXM0DS_u_logic_Arh3z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_u_CORTEXM0DS_u_logic_Arh3z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_u_CORTEXM0DS_u_logic_W5s2z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_u_CORTEXM0DS_u_logic_W5s2z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_u_CORTEXM0DS_u_logic_Ay53z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_u_CORTEXM0DS_u_logic_Ay53z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_u_CORTEXM0DS_u_logic_Ft83z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_u_CORTEXM0DS_u_logic_Ft83z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_u_CORTEXM0DS_u_logic_Ufx2z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_u_CORTEXM0DS_u_logic_Wj73z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_u_CORTEXM0DS_u_logic_Wj73z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_u_CORTEXM0DS_u_logic_Ipb3z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_u_CORTEXM0DS_u_logic_Fhc3z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_u_CORTEXM0DS_u_logic_Rbo2z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_u_CORTEXM0DS_u_logic_Rbo2z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_u_CORTEXM0DS_u_logic_Lph3z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_u_CORTEXM0DS_u_logic_Lph3z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_u_CORTEXM0DS_u_logic_Uic3z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_u_CORTEXM0DS_u_logic_Ccg3z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_u_CORTEXM0DS_u_logic_Ccg3z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_u_CORTEXM0DS_u_logic_J9d3z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_u_CORTEXM0DS_u_logic_J9d3z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_u_CORTEXM0DS_u_logic_Rdq2z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_u_CORTEXM0DS_u_logic_Rdq2z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_u_CORTEXM0DS_u_logic_Y8q2z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_u_CORTEXM0DS_u_logic_Pcd3z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_u_CORTEXM0DS_u_logic_Pcd3z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_u_CORTEXM0DS_u_logic_Vve3z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_u_CORTEXM0DS_u_logic_Vfd3z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_u_CORTEXM0DS_u_logic_Vfd3z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_u_CORTEXM0DS_u_logic_Ylc3z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_u_CORTEXM0DS_u_logic_F4c3z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_u_CORTEXM0DS_u_logic_Jkc3z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_u_CORTEXM0DS_u_logic_Lee3z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_u_CORTEXM0DS_u_logic_Ble3z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_u_CORTEXM0DS_u_logic_X0c3z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_u_CORTEXM0DS_u_logic_Jsc3z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_u_CORTEXM0DS_u_logic_No93z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_u_CORTEXM0DS_u_logic_No93z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_u_CORTEXM0DS_u_logic_E0d3z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_u_CORTEXM0DS_u_logic_E0d3z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_u_CORTEXM0DS_u_logic_Vr33z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_u_CORTEXM0DS_u_logic_Vr33z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_u_CORTEXM0DS_u_logic_Tqc3z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_u_CORTEXM0DS_u_logic_Lul2z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_u_CORTEXM0DS_u_logic_Ztc3z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_u_CORTEXM0DS_u_logic_Gxk2z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_u_CORTEXM0DS_u_logic_Tqs2z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_u_CORTEXM0DS_u_logic_Tqs2z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_u_CORTEXM0DS_u_logic_Azs2z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_u_CORTEXM0DS_u_logic_Azs2z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_u_CORTEXM0DS_u_logic_Bus2z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_u_CORTEXM0DS_u_logic_Bus2z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_u_CORTEXM0DS_u_logic_Zad3z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_u_CORTEXM0DS_u_logic_Zad3z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_u_CORTEXM0DS_u_logic_Y9l2z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_u_CORTEXM0DS_u_logic_T8f3z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_u_CORTEXM0DS_u_logic_Wuq2z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_u_CORTEXM0DS_u_logic_H2f3z4_CLK : STD_LOGIC; 
  signal NLW_ahbmo_hprot_1_OBUF_1_16_D5LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_CORTEXM0DS_u_logic_Msub_Iwh2z4_cy_7_CO_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_CORTEXM0DS_u_logic_Msub_Iwh2z4_cy_7_CO_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_CORTEXM0DS_u_logic_Msub_Iwh2z4_cy_7_CO_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_ahbmo_hprot_1_OBUF_1_17_C5LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_ahbmo_hprot_1_OBUF_1_18_B5LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_ahbmo_hprot_1_OBUF_1_19_A5LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_ahbmo_hprot_1_OBUF_1_20_D5LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_CORTEXM0DS_u_logic_Msub_Iwh2z4_cy_3_CO_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_CORTEXM0DS_u_logic_Msub_Iwh2z4_cy_3_CO_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_CORTEXM0DS_u_logic_Msub_Iwh2z4_cy_3_CO_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_ahbmo_hprot_1_OBUF_1_21_C5LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_ahbmo_hprot_1_OBUF_1_22_B5LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_ahbmo_htrans_0_OBUF_1_36_A5LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_ahbmo_hprot_1_OBUF_1_4_D5LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_CORTEXM0DS_u_logic_Msub_Iwh2z4_cy_19_CO_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_CORTEXM0DS_u_logic_Msub_Iwh2z4_cy_19_CO_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_CORTEXM0DS_u_logic_Msub_Iwh2z4_cy_19_CO_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_ahbmo_hprot_1_OBUF_1_5_C5LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_ahbmo_hprot_1_OBUF_1_6_B5LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_ahbmo_hprot_1_OBUF_1_7_A5LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_ahbmo_hprot_1_OBUF_1_8_D5LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_CORTEXM0DS_u_logic_Msub_Iwh2z4_cy_15_CO_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_CORTEXM0DS_u_logic_Msub_Iwh2z4_cy_15_CO_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_CORTEXM0DS_u_logic_Msub_Iwh2z4_cy_15_CO_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_ahbmo_hprot_1_OBUF_1_9_C5LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_ahbmo_hprot_1_OBUF_1_10_B5LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_ahbmo_hprot_1_OBUF_1_11_A5LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_ahbmo_hprot_1_OBUF_1_12_D5LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_CORTEXM0DS_u_logic_Msub_Iwh2z4_cy_11_CO_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_CORTEXM0DS_u_logic_Msub_Iwh2z4_cy_11_CO_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_CORTEXM0DS_u_logic_Msub_Iwh2z4_cy_11_CO_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_ahbmo_hprot_1_OBUF_1_13_C5LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_ahbmo_hprot_1_OBUF_1_14_B5LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_ahbmo_hprot_1_OBUF_1_15_A5LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_ahbmo_htrans_0_OBUF_1_25_D5LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_CORTEXM0DS_u_logic_Madd_Pri3z4_cy_8_CO_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_CORTEXM0DS_u_logic_Madd_Pri3z4_cy_8_CO_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_CORTEXM0DS_u_logic_Madd_Pri3z4_cy_8_CO_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_ahbmo_htrans_0_OBUF_1_26_C5LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_ahbmo_htrans_0_OBUF_1_27_B5LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_ahbmo_htrans_0_OBUF_1_28_A5LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_CORTEXM0DS_u_logic_Madd_Pri3z4_xor_33_CO_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_CORTEXM0DS_u_logic_Madd_Pri3z4_xor_33_CO_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_CORTEXM0DS_u_logic_Madd_Pri3z4_xor_33_CO_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_CORTEXM0DS_u_logic_Madd_Pri3z4_xor_33_CO_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_CORTEXM0DS_u_logic_Madd_Pri3z4_xor_33_DI_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_CORTEXM0DS_u_logic_Madd_Pri3z4_xor_33_DI_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_CORTEXM0DS_u_logic_Madd_Pri3z4_xor_33_DI_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_CORTEXM0DS_u_logic_Madd_Pri3z4_xor_33_DI_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_CORTEXM0DS_u_logic_Madd_Pri3z4_xor_33_O_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_CORTEXM0DS_u_logic_Madd_Pri3z4_xor_33_O_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_CORTEXM0DS_u_logic_Madd_Pri3z4_xor_33_O_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_CORTEXM0DS_u_logic_Madd_Pri3z4_xor_33_S_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_CORTEXM0DS_u_logic_Madd_Pri3z4_xor_33_S_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_CORTEXM0DS_u_logic_Madd_Pri3z4_xor_33_S_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_ahbmo_htrans_0_OBUF_1_58_D5LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_CORTEXM0DS_u_logic_Madd_n16534_cy_7_CO_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_CORTEXM0DS_u_logic_Madd_n16534_cy_7_CO_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_CORTEXM0DS_u_logic_Madd_n16534_cy_7_CO_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_ahbmo_htrans_0_OBUF_1_59_C5LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_ahbmo_htrans_0_OBUF_1_60_B5LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_ahbmo_htrans_0_OBUF_1_61_A5LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_ahbmo_htrans_0_OBUF_1_9_D5LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_CORTEXM0DS_u_logic_Madd_Pri3z4_cy_24_CO_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_CORTEXM0DS_u_logic_Madd_Pri3z4_cy_24_CO_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_CORTEXM0DS_u_logic_Madd_Pri3z4_cy_24_CO_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_ahbmo_htrans_0_OBUF_1_10_C5LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_ahbmo_htrans_0_OBUF_1_11_B5LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_ahbmo_htrans_0_OBUF_1_12_A5LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_ahbmo_htrans_0_OBUF_1_17_D5LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_CORTEXM0DS_u_logic_Madd_Pri3z4_cy_16_CO_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_CORTEXM0DS_u_logic_Madd_Pri3z4_cy_16_CO_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_CORTEXM0DS_u_logic_Madd_Pri3z4_cy_16_CO_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_ahbmo_htrans_0_OBUF_1_18_C5LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_ahbmo_htrans_0_OBUF_1_19_B5LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_ahbmo_htrans_0_OBUF_1_20_A5LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_ahbmo_htrans_0_OBUF_1_5_D5LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_CORTEXM0DS_u_logic_Madd_Pri3z4_cy_28_CO_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_CORTEXM0DS_u_logic_Madd_Pri3z4_cy_28_CO_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_CORTEXM0DS_u_logic_Madd_Pri3z4_cy_28_CO_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_ahbmo_htrans_0_OBUF_1_6_C5LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_ahbmo_htrans_0_OBUF_1_7_B5LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_ahbmo_htrans_0_OBUF_1_8_A5LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_ahbmo_htrans_0_OBUF_1_21_D5LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_CORTEXM0DS_u_logic_Madd_Pri3z4_cy_12_CO_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_CORTEXM0DS_u_logic_Madd_Pri3z4_cy_12_CO_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_CORTEXM0DS_u_logic_Madd_Pri3z4_cy_12_CO_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_ahbmo_htrans_0_OBUF_1_22_C5LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_ahbmo_htrans_0_OBUF_1_23_B5LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_ahbmo_htrans_0_OBUF_1_24_A5LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_ahbmo_htrans_0_OBUF_D5LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_CORTEXM0DS_u_logic_Madd_Pri3z4_cy_32_CO_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_CORTEXM0DS_u_logic_Madd_Pri3z4_cy_32_CO_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_CORTEXM0DS_u_logic_Madd_Pri3z4_cy_32_CO_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_ahbmo_htrans_0_OBUF_1_2_C5LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_ahbmo_htrans_0_OBUF_1_3_B5LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_ahbmo_htrans_0_OBUF_1_4_A5LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_ahbmo_htrans_0_OBUF_1_42_D5LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_CORTEXM0DS_u_logic_Madd_n16534_cy_23_CO_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_CORTEXM0DS_u_logic_Madd_n16534_cy_23_CO_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_CORTEXM0DS_u_logic_Madd_n16534_cy_23_CO_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_ahbmo_htrans_0_OBUF_1_43_C5LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_ahbmo_htrans_0_OBUF_1_44_B5LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_ahbmo_htrans_0_OBUF_1_45_A5LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_ahbmo_htrans_0_OBUF_1_92_D5LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_CORTEXM0DS_u_logic_Madd_Roh2z4_cy_3_CO_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_CORTEXM0DS_u_logic_Madd_Roh2z4_cy_3_CO_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_CORTEXM0DS_u_logic_Madd_Roh2z4_cy_3_CO_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_ahbmo_htrans_0_OBUF_1_93_C5LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_ahbmo_htrans_0_OBUF_1_94_B5LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_ahbmo_hprot_1_OBUF_1_26_A5LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_ahbmo_htrans_0_OBUF_1_54_D5LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_CORTEXM0DS_u_logic_Madd_n16534_cy_11_CO_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_CORTEXM0DS_u_logic_Madd_n16534_cy_11_CO_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_CORTEXM0DS_u_logic_Madd_n16534_cy_11_CO_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_ahbmo_htrans_0_OBUF_1_55_C5LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_ahbmo_htrans_0_OBUF_1_56_B5LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_ahbmo_htrans_0_OBUF_1_57_A5LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_ahbmo_htrans_0_OBUF_1_46_D5LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_CORTEXM0DS_u_logic_Madd_n16534_cy_19_CO_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_CORTEXM0DS_u_logic_Madd_n16534_cy_19_CO_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_CORTEXM0DS_u_logic_Madd_n16534_cy_19_CO_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_ahbmo_htrans_0_OBUF_1_47_C5LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_ahbmo_htrans_0_OBUF_1_48_B5LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_ahbmo_htrans_0_OBUF_1_49_A5LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_ahbmo_htrans_0_OBUF_1_88_D5LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_CORTEXM0DS_u_logic_Madd_Roh2z4_cy_7_CO_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_CORTEXM0DS_u_logic_Madd_Roh2z4_cy_7_CO_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_CORTEXM0DS_u_logic_Madd_Roh2z4_cy_7_CO_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_ahbmo_htrans_0_OBUF_1_89_C5LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_ahbmo_htrans_0_OBUF_1_90_B5LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_ahbmo_htrans_0_OBUF_1_91_A5LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_CORTEXM0DS_u_logic_Madd_n16534_xor_29_CO_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_CORTEXM0DS_u_logic_Madd_n16534_xor_29_CO_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_CORTEXM0DS_u_logic_Madd_n16534_xor_29_CO_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_CORTEXM0DS_u_logic_Madd_n16534_xor_29_CO_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_CORTEXM0DS_u_logic_Madd_n16534_xor_29_DI_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_CORTEXM0DS_u_logic_Madd_n16534_xor_29_DI_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_CORTEXM0DS_u_logic_Madd_n16534_xor_29_DI_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_CORTEXM0DS_u_logic_Madd_n16534_xor_29_O_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_CORTEXM0DS_u_logic_Madd_n16534_xor_29_O_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_CORTEXM0DS_u_logic_Madd_n16534_xor_29_S_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_CORTEXM0DS_u_logic_Madd_n16534_xor_29_S_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_ahbmo_htrans_0_OBUF_1_37_A5LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_ahbmo_htrans_0_OBUF_1_38_D5LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_CORTEXM0DS_u_logic_Madd_n16534_cy_27_CO_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_CORTEXM0DS_u_logic_Madd_n16534_cy_27_CO_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_CORTEXM0DS_u_logic_Madd_n16534_cy_27_CO_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_ahbmo_htrans_0_OBUF_1_39_C5LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_ahbmo_htrans_0_OBUF_1_40_B5LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_ahbmo_htrans_0_OBUF_1_41_A5LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_ahbmo_htrans_0_OBUF_1_84_D5LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_CORTEXM0DS_u_logic_Madd_Roh2z4_cy_11_CO_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_CORTEXM0DS_u_logic_Madd_Roh2z4_cy_11_CO_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_CORTEXM0DS_u_logic_Madd_Roh2z4_cy_11_CO_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_ahbmo_htrans_0_OBUF_1_85_C5LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_ahbmo_htrans_0_OBUF_1_86_B5LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_ahbmo_htrans_0_OBUF_1_87_A5LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_CORTEXM0DS_u_logic_Madd_Roh2z4_xor_30_CO_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_CORTEXM0DS_u_logic_Madd_Roh2z4_xor_30_CO_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_CORTEXM0DS_u_logic_Madd_Roh2z4_xor_30_CO_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_CORTEXM0DS_u_logic_Madd_Roh2z4_xor_30_CO_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_CORTEXM0DS_u_logic_Madd_Roh2z4_xor_30_DI_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_CORTEXM0DS_u_logic_Madd_Roh2z4_xor_30_DI_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_CORTEXM0DS_u_logic_Madd_Roh2z4_xor_30_O_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_CORTEXM0DS_u_logic_Madd_Roh2z4_xor_30_S_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_ahbmo_htrans_0_OBUF_1_66_B5LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_ahbmo_htrans_0_OBUF_1_67_A5LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_CORTEXM0DS_u_logic_Madd_n16585_cy_12_CO_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_CORTEXM0DS_u_logic_Madd_n16585_cy_12_CO_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_CORTEXM0DS_u_logic_Madd_n16585_cy_12_CO_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_ahbmo_htrans_0_OBUF_1_72_D5LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_CORTEXM0DS_u_logic_Madd_Roh2z4_cy_23_CO_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_CORTEXM0DS_u_logic_Madd_Roh2z4_cy_23_CO_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_CORTEXM0DS_u_logic_Madd_Roh2z4_cy_23_CO_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_ahbmo_htrans_0_OBUF_1_73_C5LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_ahbmo_htrans_0_OBUF_1_74_B5LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_ahbmo_htrans_0_OBUF_1_75_A5LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_ahbmo_htrans_0_OBUF_1_80_D5LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_CORTEXM0DS_u_logic_Madd_Roh2z4_cy_15_CO_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_CORTEXM0DS_u_logic_Madd_Roh2z4_cy_15_CO_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_CORTEXM0DS_u_logic_Madd_Roh2z4_cy_15_CO_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_ahbmo_htrans_0_OBUF_1_81_C5LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_ahbmo_htrans_0_OBUF_1_82_B5LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_ahbmo_htrans_0_OBUF_1_83_A5LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_CORTEXM0DS_u_logic_Madd_n16585_cy_16_CO_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_CORTEXM0DS_u_logic_Madd_n16585_cy_16_CO_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_CORTEXM0DS_u_logic_Madd_n16585_cy_16_CO_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_ahbmo_htrans_0_OBUF_1_68_D5LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_CORTEXM0DS_u_logic_Madd_Roh2z4_cy_27_CO_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_CORTEXM0DS_u_logic_Madd_Roh2z4_cy_27_CO_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_CORTEXM0DS_u_logic_Madd_Roh2z4_cy_27_CO_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_ahbmo_htrans_0_OBUF_1_69_C5LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_ahbmo_htrans_0_OBUF_1_70_B5LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_ahbmo_htrans_0_OBUF_1_71_A5LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_ahbmo_htrans_0_OBUF_1_76_D5LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_CORTEXM0DS_u_logic_Madd_Roh2z4_cy_19_CO_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_CORTEXM0DS_u_logic_Madd_Roh2z4_cy_19_CO_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_CORTEXM0DS_u_logic_Madd_Roh2z4_cy_19_CO_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_ahbmo_htrans_0_OBUF_1_77_C5LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_ahbmo_htrans_0_OBUF_1_78_B5LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_ahbmo_htrans_0_OBUF_1_79_A5LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_CORTEXM0DS_u_logic_Madd_n16585_cy_20_CO_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_CORTEXM0DS_u_logic_Madd_n16585_cy_20_CO_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_CORTEXM0DS_u_logic_Madd_n16585_cy_20_CO_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_CORTEXM0DS_u_logic_Madd_n16585_cy_32_CO_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_CORTEXM0DS_u_logic_Madd_n16585_cy_32_CO_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_CORTEXM0DS_u_logic_Madd_n16585_cy_32_CO_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_CORTEXM0DS_u_logic_Madd_n16585_cy_24_CO_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_CORTEXM0DS_u_logic_Madd_n16585_cy_24_CO_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_CORTEXM0DS_u_logic_Madd_n16585_cy_24_CO_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_CORTEXM0DS_u_logic_Madd_n16585_cy_28_CO_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_CORTEXM0DS_u_logic_Madd_n16585_cy_28_CO_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_CORTEXM0DS_u_logic_Madd_n16585_cy_28_CO_2_UNCONNECTED : STD_LOGIC; 
  signal VCC : STD_LOGIC; 
  signal GND : STD_LOGIC; 
  signal NLW_ahbmo_htrans_0_OBUF_1_396_C6LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_ahbmo_htrans_0_OBUF_1_397_D6LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_ahbmo_hprot_1_OBUF_1_32_C6LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_ahbmo_hprot_1_OBUF_1_30_C6LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_CORTEXM0DS_u_logic_Madd_n16585_cy_4_CO_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_CORTEXM0DS_u_logic_Madd_n16585_cy_4_CO_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_CORTEXM0DS_u_logic_Madd_n16585_cy_4_CO_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_CORTEXM0DS_u_logic_Madd_n16585_cy_8_CO_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_CORTEXM0DS_u_logic_Madd_n16585_cy_8_CO_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_CORTEXM0DS_u_logic_Madd_n16585_cy_8_CO_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_ahbmo_htrans_0_OBUF_1_29_D5LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_CORTEXM0DS_u_logic_Madd_Pri3z4_cy_4_CO_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_CORTEXM0DS_u_logic_Madd_Pri3z4_cy_4_CO_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_CORTEXM0DS_u_logic_Madd_Pri3z4_cy_4_CO_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_ahbmo_htrans_0_OBUF_1_30_C5LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_ahbmo_htrans_0_OBUF_1_31_B5LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_ahbmo_htrans_0_OBUF_1_13_D5LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_CORTEXM0DS_u_logic_Madd_Pri3z4_cy_20_CO_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_CORTEXM0DS_u_logic_Madd_Pri3z4_cy_20_CO_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_CORTEXM0DS_u_logic_Madd_Pri3z4_cy_20_CO_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_ahbmo_htrans_0_OBUF_1_14_C5LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_ahbmo_htrans_0_OBUF_1_15_B5LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_ahbmo_htrans_0_OBUF_1_16_A5LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_CORTEXM0DS_u_logic_Msub_Iwh2z4_xor_23_CO_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_CORTEXM0DS_u_logic_Msub_Iwh2z4_xor_23_CO_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_CORTEXM0DS_u_logic_Msub_Iwh2z4_xor_23_CO_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_CORTEXM0DS_u_logic_Msub_Iwh2z4_xor_23_CO_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_CORTEXM0DS_u_logic_Msub_Iwh2z4_xor_23_DI_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_ahbmo_hprot_1_OBUF_C5LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_ahbmo_hprot_1_OBUF_1_2_B5LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_ahbmo_hprot_1_OBUF_1_3_A5LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_ahbmo_htrans_0_OBUF_1_50_D5LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_CORTEXM0DS_u_logic_Madd_n16534_cy_15_CO_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_CORTEXM0DS_u_logic_Madd_n16534_cy_15_CO_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_CORTEXM0DS_u_logic_Madd_n16534_cy_15_CO_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_ahbmo_htrans_0_OBUF_1_51_C5LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_ahbmo_htrans_0_OBUF_1_52_B5LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_ahbmo_htrans_0_OBUF_1_53_A5LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_ahbmo_htrans_0_OBUF_1_62_D5LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_CORTEXM0DS_u_logic_Madd_n16534_cy_3_CO_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_CORTEXM0DS_u_logic_Madd_n16534_cy_3_CO_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_CORTEXM0DS_u_logic_Madd_n16534_cy_3_CO_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_CORTEXM0DS_u_logic_Madd_n16534_cy_3_O_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_ahbmo_htrans_0_OBUF_1_63_C5LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_ahbmo_htrans_0_OBUF_1_64_B5LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_ahbmo_hprot_1_OBUF_1_31_C6LUT_O_UNCONNECTED : STD_LOGIC; 
  signal HWDATA : STD_LOGIC_VECTOR ( 31 downto 0 ); 
  signal HADDR : STD_LOGIC_VECTOR ( 31 downto 0 ); 
  signal u_CORTEXM0DS_u_logic_K0wwx4_0 : STD_LOGIC_VECTOR ( 0 downto 0 ); 
  signal u_CORTEXM0DS_u_logic_Nyvwx4_1 : STD_LOGIC_VECTOR ( 8 downto 8 ); 
  signal u_CORTEXM0DS_u_logic_D0wwx4_2 : STD_LOGIC_VECTOR ( 2 downto 2 ); 
  signal HSIZE : STD_LOGIC_VECTOR ( 1 downto 0 ); 
  signal u_CORTEXM0DS_u_logic_Zxvwx4_3 : STD_LOGIC_VECTOR ( 12 downto 12 ); 
  signal u_ahb_bridge_u_ahbmst_r_active : STD_LOGIC_VECTOR ( 2 downto 0 ); 
  signal u_CORTEXM0DS_u_logic_Msub_n16536_cy : STD_LOGIC_VECTOR ( 4 downto 4 ); 
  signal HTRANS : STD_LOGIC_VECTOR ( 1 downto 1 ); 
  signal u_CORTEXM0DS_u_logic_Iwh2z4 : STD_LOGIC_VECTOR ( 23 downto 0 ); 
  signal u_CORTEXM0DS_u_logic_Msub_Iwh2z4_lut : STD_LOGIC_VECTOR ( 23 downto 1 ); 
  signal u_CORTEXM0DS_u_logic_Pri3z4 : STD_LOGIC_VECTOR ( 33 downto 1 ); 
  signal u_CORTEXM0DS_u_logic_n16534 : STD_LOGIC_VECTOR ( 29 downto 1 ); 
  signal u_CORTEXM0DS_u_logic_Madd_Roh2z4_lut : STD_LOGIC_VECTOR ( 0 downto 0 ); 
  signal u_CORTEXM0DS_u_logic_Roh2z4 : STD_LOGIC_VECTOR ( 30 downto 0 ); 
  signal u_CORTEXM0DS_u_logic_Madd_n16585_lut : STD_LOGIC_VECTOR ( 32 downto 1 ); 
  signal u_CORTEXM0DS_u_logic_n16585 : STD_LOGIC_VECTOR ( 32 downto 1 ); 
  signal u_CORTEXM0DS_u_logic_Madd_Pri3z4_lut : STD_LOGIC_VECTOR ( 1 downto 1 ); 
  signal u_CORTEXM0DS_u_logic_Madd_n16534_lut : STD_LOGIC_VECTOR ( 0 downto 0 ); 
begin
  u_CORTEXM0DS_u_logic_Msub_Iwh2z4_cy_7_u_CORTEXM0DS_u_logic_Msub_Iwh2z4_cy_7_DMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => u_CORTEXM0DS_u_logic_Iwh2z4(7),
      O => u_CORTEXM0DS_u_logic_Iwh2z4_7_0
    );
  u_CORTEXM0DS_u_logic_Msub_Iwh2z4_cy_7_u_CORTEXM0DS_u_logic_Msub_Iwh2z4_cy_7_CMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => u_CORTEXM0DS_u_logic_Iwh2z4(6),
      O => u_CORTEXM0DS_u_logic_Iwh2z4_6_0
    );
  u_CORTEXM0DS_u_logic_Msub_Iwh2z4_cy_7_u_CORTEXM0DS_u_logic_Msub_Iwh2z4_cy_7_BMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => u_CORTEXM0DS_u_logic_Iwh2z4(5),
      O => u_CORTEXM0DS_u_logic_Iwh2z4_5_0
    );
  u_CORTEXM0DS_u_logic_Msub_Iwh2z4_cy_7_u_CORTEXM0DS_u_logic_Msub_Iwh2z4_cy_7_AMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => u_CORTEXM0DS_u_logic_Iwh2z4(4),
      O => u_CORTEXM0DS_u_logic_Iwh2z4_4_0
    );
  u_CORTEXM0DS_u_logic_Msub_Iwh2z4_lut_7_INV_0 : X_LUT6
    generic map(
      LOC => "SLICE_X30Y93",
      INIT => X"0F0F0F0F0F0F0F0F"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR4 => '1',
      ADR3 => '1',
      ADR2 => u_CORTEXM0DS_u_logic_Dhb3z4_26598,
      ADR5 => '1',
      O => u_CORTEXM0DS_u_logic_Msub_Iwh2z4_lut(7)
    );
  ahbmo_hprot_1_OBUF_1_16_D5LUT : X_LUT5
    generic map(
      LOC => "SLICE_X30Y93",
      INIT => X"FFFFFFFF"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      O => NLW_ahbmo_hprot_1_OBUF_1_16_D5LUT_O_UNCONNECTED
    );
  u_CORTEXM0DS_u_logic_Msub_Iwh2z4_cy_7_Q : X_CARRY4
    generic map(
      LOC => "SLICE_X30Y93"
    )
    port map (
      CI => u_CORTEXM0DS_u_logic_Msub_Iwh2z4_cy_3_Q_28256,
      CYINIT => '0',
      CO(3) => u_CORTEXM0DS_u_logic_Msub_Iwh2z4_cy_7_Q_28261,
      CO(2) => NLW_u_CORTEXM0DS_u_logic_Msub_Iwh2z4_cy_7_CO_2_UNCONNECTED,
      CO(1) => NLW_u_CORTEXM0DS_u_logic_Msub_Iwh2z4_cy_7_CO_1_UNCONNECTED,
      CO(0) => NLW_u_CORTEXM0DS_u_logic_Msub_Iwh2z4_cy_7_CO_0_UNCONNECTED,
      DI(3) => '1',
      DI(2) => '1',
      DI(1) => '1',
      DI(0) => '1',
      O(3) => u_CORTEXM0DS_u_logic_Iwh2z4(7),
      O(2) => u_CORTEXM0DS_u_logic_Iwh2z4(6),
      O(1) => u_CORTEXM0DS_u_logic_Iwh2z4(5),
      O(0) => u_CORTEXM0DS_u_logic_Iwh2z4(4),
      S(3) => u_CORTEXM0DS_u_logic_Msub_Iwh2z4_lut(7),
      S(2) => u_CORTEXM0DS_u_logic_Msub_Iwh2z4_lut(6),
      S(1) => u_CORTEXM0DS_u_logic_Msub_Iwh2z4_lut(5),
      S(0) => u_CORTEXM0DS_u_logic_Msub_Iwh2z4_lut(4)
    );
  u_CORTEXM0DS_u_logic_Msub_Iwh2z4_lut_6_INV_0 : X_LUT6
    generic map(
      LOC => "SLICE_X30Y93",
      INIT => X"0F0F0F0F0F0F0F0F"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR4 => '1',
      ADR3 => '1',
      ADR2 => u_CORTEXM0DS_u_logic_Z8b3z4_26605,
      ADR5 => '1',
      O => u_CORTEXM0DS_u_logic_Msub_Iwh2z4_lut(6)
    );
  ahbmo_hprot_1_OBUF_1_17_C5LUT : X_LUT5
    generic map(
      LOC => "SLICE_X30Y93",
      INIT => X"FFFFFFFF"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      O => NLW_ahbmo_hprot_1_OBUF_1_17_C5LUT_O_UNCONNECTED
    );
  u_CORTEXM0DS_u_logic_Msub_Iwh2z4_lut_5_INV_0 : X_LUT6
    generic map(
      LOC => "SLICE_X30Y93",
      INIT => X"0F0F0F0F0F0F0F0F"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR4 => '1',
      ADR3 => '1',
      ADR2 => u_CORTEXM0DS_u_logic_Qxa3z4_26606,
      ADR5 => '1',
      O => u_CORTEXM0DS_u_logic_Msub_Iwh2z4_lut(5)
    );
  ahbmo_hprot_1_OBUF_1_18_B5LUT : X_LUT5
    generic map(
      LOC => "SLICE_X30Y93",
      INIT => X"FFFFFFFF"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      O => NLW_ahbmo_hprot_1_OBUF_1_18_B5LUT_O_UNCONNECTED
    );
  u_CORTEXM0DS_u_logic_Msub_Iwh2z4_lut_4_INV_0 : X_LUT6
    generic map(
      LOC => "SLICE_X30Y93",
      INIT => X"5555555555555555"
    )
    port map (
      ADR4 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR0 => u_CORTEXM0DS_u_logic_Gza3z4_26607,
      ADR5 => '1',
      O => u_CORTEXM0DS_u_logic_Msub_Iwh2z4_lut(4)
    );
  ahbmo_hprot_1_OBUF_1_19_A5LUT : X_LUT5
    generic map(
      LOC => "SLICE_X30Y93",
      INIT => X"FFFFFFFF"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      O => NLW_ahbmo_hprot_1_OBUF_1_19_A5LUT_O_UNCONNECTED
    );
  u_CORTEXM0DS_u_logic_Msub_Iwh2z4_cy_3_u_CORTEXM0DS_u_logic_Msub_Iwh2z4_cy_3_DMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => u_CORTEXM0DS_u_logic_Iwh2z4(3),
      O => u_CORTEXM0DS_u_logic_Iwh2z4_3_0
    );
  u_CORTEXM0DS_u_logic_Msub_Iwh2z4_cy_3_u_CORTEXM0DS_u_logic_Msub_Iwh2z4_cy_3_CMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => u_CORTEXM0DS_u_logic_Iwh2z4(2),
      O => u_CORTEXM0DS_u_logic_Iwh2z4_2_0
    );
  u_CORTEXM0DS_u_logic_Msub_Iwh2z4_cy_3_u_CORTEXM0DS_u_logic_Msub_Iwh2z4_cy_3_BMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => u_CORTEXM0DS_u_logic_Iwh2z4(1),
      O => u_CORTEXM0DS_u_logic_Iwh2z4_1_0
    );
  u_CORTEXM0DS_u_logic_Msub_Iwh2z4_cy_3_u_CORTEXM0DS_u_logic_Msub_Iwh2z4_cy_3_AMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => u_CORTEXM0DS_u_logic_Iwh2z4(0),
      O => u_CORTEXM0DS_u_logic_Iwh2z4_0_0
    );
  u_CORTEXM0DS_u_logic_Msub_Iwh2z4_lut_3_INV_0 : X_LUT6
    generic map(
      LOC => "SLICE_X30Y92",
      INIT => X"0F0F0F0F0F0F0F0F"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR4 => '1',
      ADR3 => '1',
      ADR2 => u_CORTEXM0DS_u_logic_W0b3z4_26624,
      ADR5 => '1',
      O => u_CORTEXM0DS_u_logic_Msub_Iwh2z4_lut(3)
    );
  ahbmo_hprot_1_OBUF_1_20_D5LUT : X_LUT5
    generic map(
      LOC => "SLICE_X30Y92",
      INIT => X"FFFFFFFF"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      O => NLW_ahbmo_hprot_1_OBUF_1_20_D5LUT_O_UNCONNECTED
    );
  ProtoComp680_CYINITVCC : X_ONE
    generic map(
      LOC => "SLICE_X30Y92"
    )
    port map (
      O => ProtoComp680_CYINITVCC_1
    );
  u_CORTEXM0DS_u_logic_Msub_Iwh2z4_cy_3_Q : X_CARRY4
    generic map(
      LOC => "SLICE_X30Y92"
    )
    port map (
      CI => '0',
      CYINIT => ProtoComp680_CYINITVCC_1,
      CO(3) => u_CORTEXM0DS_u_logic_Msub_Iwh2z4_cy_3_Q_28256,
      CO(2) => NLW_u_CORTEXM0DS_u_logic_Msub_Iwh2z4_cy_3_CO_2_UNCONNECTED,
      CO(1) => NLW_u_CORTEXM0DS_u_logic_Msub_Iwh2z4_cy_3_CO_1_UNCONNECTED,
      CO(0) => NLW_u_CORTEXM0DS_u_logic_Msub_Iwh2z4_cy_3_CO_0_UNCONNECTED,
      DI(3) => '1',
      DI(2) => '1',
      DI(1) => '1',
      DI(0) => '0',
      O(3) => u_CORTEXM0DS_u_logic_Iwh2z4(3),
      O(2) => u_CORTEXM0DS_u_logic_Iwh2z4(2),
      O(1) => u_CORTEXM0DS_u_logic_Iwh2z4(1),
      O(0) => u_CORTEXM0DS_u_logic_Iwh2z4(0),
      S(3) => u_CORTEXM0DS_u_logic_Msub_Iwh2z4_lut(3),
      S(2) => u_CORTEXM0DS_u_logic_Msub_Iwh2z4_lut(2),
      S(1) => u_CORTEXM0DS_u_logic_Msub_Iwh2z4_lut(1),
      S(0) => u_CORTEXM0DS_u_logic_F2o2z4_rt_3
    );
  u_CORTEXM0DS_u_logic_Msub_Iwh2z4_lut_2_INV_0 : X_LUT6
    generic map(
      LOC => "SLICE_X30Y92",
      INIT => X"0000FFFF0000FFFF"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => u_CORTEXM0DS_u_logic_M2b3z4_26625,
      ADR5 => '1',
      O => u_CORTEXM0DS_u_logic_Msub_Iwh2z4_lut(2)
    );
  ahbmo_hprot_1_OBUF_1_21_C5LUT : X_LUT5
    generic map(
      LOC => "SLICE_X30Y92",
      INIT => X"FFFFFFFF"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      O => NLW_ahbmo_hprot_1_OBUF_1_21_C5LUT_O_UNCONNECTED
    );
  u_CORTEXM0DS_u_logic_Msub_Iwh2z4_lut_1_INV_0 : X_LUT6
    generic map(
      LOC => "SLICE_X30Y92",
      INIT => X"0000FFFF0000FFFF"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => u_CORTEXM0DS_u_logic_C4b3z4_26609,
      ADR5 => '1',
      O => u_CORTEXM0DS_u_logic_Msub_Iwh2z4_lut(1)
    );
  ahbmo_hprot_1_OBUF_1_22_B5LUT : X_LUT5
    generic map(
      LOC => "SLICE_X30Y92",
      INIT => X"FFFFFFFF"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      O => NLW_ahbmo_hprot_1_OBUF_1_22_B5LUT_O_UNCONNECTED
    );
  u_CORTEXM0DS_u_logic_F2o2z4_rt : X_LUT6
    generic map(
      LOC => "SLICE_X30Y92",
      INIT => X"FF00FF00FF00FF00"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR4 => '1',
      ADR3 => u_CORTEXM0DS_u_logic_F2o2z4_26619,
      ADR5 => '1',
      O => u_CORTEXM0DS_u_logic_F2o2z4_rt_3
    );
  ahbmo_htrans_0_OBUF_1_36_A5LUT : X_LUT5
    generic map(
      LOC => "SLICE_X30Y92",
      INIT => X"00000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      O => NLW_ahbmo_htrans_0_OBUF_1_36_A5LUT_O_UNCONNECTED
    );
  u_CORTEXM0DS_u_logic_Msub_Iwh2z4_cy_19_u_CORTEXM0DS_u_logic_Msub_Iwh2z4_cy_19_DMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => u_CORTEXM0DS_u_logic_Iwh2z4(19),
      O => u_CORTEXM0DS_u_logic_Iwh2z4_19_0
    );
  u_CORTEXM0DS_u_logic_Msub_Iwh2z4_cy_19_u_CORTEXM0DS_u_logic_Msub_Iwh2z4_cy_19_CMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => u_CORTEXM0DS_u_logic_Iwh2z4(18),
      O => u_CORTEXM0DS_u_logic_Iwh2z4_18_0
    );
  u_CORTEXM0DS_u_logic_Msub_Iwh2z4_cy_19_u_CORTEXM0DS_u_logic_Msub_Iwh2z4_cy_19_BMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => u_CORTEXM0DS_u_logic_Iwh2z4(17),
      O => u_CORTEXM0DS_u_logic_Iwh2z4_17_0
    );
  u_CORTEXM0DS_u_logic_Msub_Iwh2z4_cy_19_u_CORTEXM0DS_u_logic_Msub_Iwh2z4_cy_19_AMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => u_CORTEXM0DS_u_logic_Iwh2z4(16),
      O => u_CORTEXM0DS_u_logic_Iwh2z4_16_0
    );
  u_CORTEXM0DS_u_logic_Msub_Iwh2z4_lut_19_INV_0 : X_LUT6
    generic map(
      LOC => "SLICE_X30Y96",
      INIT => X"0F0F0F0F0F0F0F0F"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR4 => '1',
      ADR3 => '1',
      ADR2 => u_CORTEXM0DS_u_logic_Jpa3z4_26557,
      ADR5 => '1',
      O => u_CORTEXM0DS_u_logic_Msub_Iwh2z4_lut(19)
    );
  ahbmo_hprot_1_OBUF_1_4_D5LUT : X_LUT5
    generic map(
      LOC => "SLICE_X30Y96",
      INIT => X"FFFFFFFF"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      O => NLW_ahbmo_hprot_1_OBUF_1_4_D5LUT_O_UNCONNECTED
    );
  u_CORTEXM0DS_u_logic_Msub_Iwh2z4_cy_19_Q : X_CARRY4
    generic map(
      LOC => "SLICE_X30Y96"
    )
    port map (
      CI => u_CORTEXM0DS_u_logic_Msub_Iwh2z4_cy_15_Q_28271,
      CYINIT => '0',
      CO(3) => u_CORTEXM0DS_u_logic_Msub_Iwh2z4_cy_19_Q_28276,
      CO(2) => NLW_u_CORTEXM0DS_u_logic_Msub_Iwh2z4_cy_19_CO_2_UNCONNECTED,
      CO(1) => NLW_u_CORTEXM0DS_u_logic_Msub_Iwh2z4_cy_19_CO_1_UNCONNECTED,
      CO(0) => NLW_u_CORTEXM0DS_u_logic_Msub_Iwh2z4_cy_19_CO_0_UNCONNECTED,
      DI(3) => '1',
      DI(2) => '1',
      DI(1) => '1',
      DI(0) => '1',
      O(3) => u_CORTEXM0DS_u_logic_Iwh2z4(19),
      O(2) => u_CORTEXM0DS_u_logic_Iwh2z4(18),
      O(1) => u_CORTEXM0DS_u_logic_Iwh2z4(17),
      O(0) => u_CORTEXM0DS_u_logic_Iwh2z4(16),
      S(3) => u_CORTEXM0DS_u_logic_Msub_Iwh2z4_lut(19),
      S(2) => u_CORTEXM0DS_u_logic_Msub_Iwh2z4_lut(18),
      S(1) => u_CORTEXM0DS_u_logic_Msub_Iwh2z4_lut(17),
      S(0) => u_CORTEXM0DS_u_logic_Msub_Iwh2z4_lut(16)
    );
  u_CORTEXM0DS_u_logic_Msub_Iwh2z4_lut_18_INV_0 : X_LUT6
    generic map(
      LOC => "SLICE_X30Y96",
      INIT => X"5555555555555555"
    )
    port map (
      ADR4 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR0 => u_CORTEXM0DS_u_logic_O0o2z4_26610,
      ADR5 => '1',
      O => u_CORTEXM0DS_u_logic_Msub_Iwh2z4_lut(18)
    );
  ahbmo_hprot_1_OBUF_1_5_C5LUT : X_LUT5
    generic map(
      LOC => "SLICE_X30Y96",
      INIT => X"FFFFFFFF"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      O => NLW_ahbmo_hprot_1_OBUF_1_5_C5LUT_O_UNCONNECTED
    );
  u_CORTEXM0DS_u_logic_Msub_Iwh2z4_lut_17_INV_0 : X_LUT6
    generic map(
      LOC => "SLICE_X30Y96",
      INIT => X"3333333333333333"
    )
    port map (
      ADR0 => '1',
      ADR4 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR1 => u_CORTEXM0DS_u_logic_S3i3z4_26613,
      ADR5 => '1',
      O => u_CORTEXM0DS_u_logic_Msub_Iwh2z4_lut(17)
    );
  ahbmo_hprot_1_OBUF_1_6_B5LUT : X_LUT5
    generic map(
      LOC => "SLICE_X30Y96",
      INIT => X"FFFFFFFF"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      O => NLW_ahbmo_hprot_1_OBUF_1_6_B5LUT_O_UNCONNECTED
    );
  u_CORTEXM0DS_u_logic_Msub_Iwh2z4_lut_16_INV_0 : X_LUT6
    generic map(
      LOC => "SLICE_X30Y96",
      INIT => X"5555555555555555"
    )
    port map (
      ADR4 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR0 => u_CORTEXM0DS_u_logic_Xeo2z4_26623,
      ADR5 => '1',
      O => u_CORTEXM0DS_u_logic_Msub_Iwh2z4_lut(16)
    );
  ahbmo_hprot_1_OBUF_1_7_A5LUT : X_LUT5
    generic map(
      LOC => "SLICE_X30Y96",
      INIT => X"FFFFFFFF"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      O => NLW_ahbmo_hprot_1_OBUF_1_7_A5LUT_O_UNCONNECTED
    );
  u_CORTEXM0DS_u_logic_Msub_Iwh2z4_cy_15_u_CORTEXM0DS_u_logic_Msub_Iwh2z4_cy_15_DMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => u_CORTEXM0DS_u_logic_Iwh2z4(15),
      O => u_CORTEXM0DS_u_logic_Iwh2z4_15_0
    );
  u_CORTEXM0DS_u_logic_Msub_Iwh2z4_cy_15_u_CORTEXM0DS_u_logic_Msub_Iwh2z4_cy_15_CMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => u_CORTEXM0DS_u_logic_Iwh2z4(14),
      O => u_CORTEXM0DS_u_logic_Iwh2z4_14_0
    );
  u_CORTEXM0DS_u_logic_Msub_Iwh2z4_cy_15_u_CORTEXM0DS_u_logic_Msub_Iwh2z4_cy_15_BMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => u_CORTEXM0DS_u_logic_Iwh2z4(13),
      O => u_CORTEXM0DS_u_logic_Iwh2z4_13_0
    );
  u_CORTEXM0DS_u_logic_Msub_Iwh2z4_cy_15_u_CORTEXM0DS_u_logic_Msub_Iwh2z4_cy_15_AMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => u_CORTEXM0DS_u_logic_Iwh2z4(12),
      O => u_CORTEXM0DS_u_logic_Iwh2z4_12_0
    );
  u_CORTEXM0DS_u_logic_Msub_Iwh2z4_lut_15_INV_0 : X_LUT6
    generic map(
      LOC => "SLICE_X30Y95",
      INIT => X"3333333333333333"
    )
    port map (
      ADR0 => '1',
      ADR4 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR1 => u_CORTEXM0DS_u_logic_Ara3z4_26622,
      ADR5 => '1',
      O => u_CORTEXM0DS_u_logic_Msub_Iwh2z4_lut(15)
    );
  ahbmo_hprot_1_OBUF_1_8_D5LUT : X_LUT5
    generic map(
      LOC => "SLICE_X30Y95",
      INIT => X"FFFFFFFF"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      O => NLW_ahbmo_hprot_1_OBUF_1_8_D5LUT_O_UNCONNECTED
    );
  u_CORTEXM0DS_u_logic_Msub_Iwh2z4_cy_15_Q : X_CARRY4
    generic map(
      LOC => "SLICE_X30Y95"
    )
    port map (
      CI => u_CORTEXM0DS_u_logic_Msub_Iwh2z4_cy_11_Q_28266,
      CYINIT => '0',
      CO(3) => u_CORTEXM0DS_u_logic_Msub_Iwh2z4_cy_15_Q_28271,
      CO(2) => NLW_u_CORTEXM0DS_u_logic_Msub_Iwh2z4_cy_15_CO_2_UNCONNECTED,
      CO(1) => NLW_u_CORTEXM0DS_u_logic_Msub_Iwh2z4_cy_15_CO_1_UNCONNECTED,
      CO(0) => NLW_u_CORTEXM0DS_u_logic_Msub_Iwh2z4_cy_15_CO_0_UNCONNECTED,
      DI(3) => '1',
      DI(2) => '1',
      DI(1) => '1',
      DI(0) => '1',
      O(3) => u_CORTEXM0DS_u_logic_Iwh2z4(15),
      O(2) => u_CORTEXM0DS_u_logic_Iwh2z4(14),
      O(1) => u_CORTEXM0DS_u_logic_Iwh2z4(13),
      O(0) => u_CORTEXM0DS_u_logic_Iwh2z4(12),
      S(3) => u_CORTEXM0DS_u_logic_Msub_Iwh2z4_lut(15),
      S(2) => u_CORTEXM0DS_u_logic_Msub_Iwh2z4_lut(14),
      S(1) => u_CORTEXM0DS_u_logic_Msub_Iwh2z4_lut(13),
      S(0) => u_CORTEXM0DS_u_logic_Msub_Iwh2z4_lut(12)
    );
  u_CORTEXM0DS_u_logic_Msub_Iwh2z4_lut_14_INV_0 : X_LUT6
    generic map(
      LOC => "SLICE_X30Y95",
      INIT => X"5555555555555555"
    )
    port map (
      ADR4 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR0 => u_CORTEXM0DS_u_logic_Rsa3z4_26603,
      ADR5 => '1',
      O => u_CORTEXM0DS_u_logic_Msub_Iwh2z4_lut(14)
    );
  ahbmo_hprot_1_OBUF_1_9_C5LUT : X_LUT5
    generic map(
      LOC => "SLICE_X30Y95",
      INIT => X"FFFFFFFF"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      O => NLW_ahbmo_hprot_1_OBUF_1_9_C5LUT_O_UNCONNECTED
    );
  u_CORTEXM0DS_u_logic_Msub_Iwh2z4_lut_13_INV_0 : X_LUT6
    generic map(
      LOC => "SLICE_X30Y95",
      INIT => X"0000FFFF0000FFFF"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => u_CORTEXM0DS_u_logic_K7g3z4_26602,
      ADR5 => '1',
      O => u_CORTEXM0DS_u_logic_Msub_Iwh2z4_lut(13)
    );
  ahbmo_hprot_1_OBUF_1_10_B5LUT : X_LUT5
    generic map(
      LOC => "SLICE_X30Y95",
      INIT => X"FFFFFFFF"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      O => NLW_ahbmo_hprot_1_OBUF_1_10_B5LUT_O_UNCONNECTED
    );
  u_CORTEXM0DS_u_logic_Msub_Iwh2z4_lut_12_INV_0 : X_LUT6
    generic map(
      LOC => "SLICE_X30Y95",
      INIT => X"0F0F0F0F0F0F0F0F"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR4 => '1',
      ADR3 => '1',
      ADR2 => u_CORTEXM0DS_u_logic_Iua3z4_26604,
      ADR5 => '1',
      O => u_CORTEXM0DS_u_logic_Msub_Iwh2z4_lut(12)
    );
  ahbmo_hprot_1_OBUF_1_11_A5LUT : X_LUT5
    generic map(
      LOC => "SLICE_X30Y95",
      INIT => X"FFFFFFFF"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      O => NLW_ahbmo_hprot_1_OBUF_1_11_A5LUT_O_UNCONNECTED
    );
  u_CORTEXM0DS_u_logic_Msub_Iwh2z4_cy_11_u_CORTEXM0DS_u_logic_Msub_Iwh2z4_cy_11_DMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => u_CORTEXM0DS_u_logic_Iwh2z4(11),
      O => u_CORTEXM0DS_u_logic_Iwh2z4_11_0
    );
  u_CORTEXM0DS_u_logic_Msub_Iwh2z4_cy_11_u_CORTEXM0DS_u_logic_Msub_Iwh2z4_cy_11_CMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => u_CORTEXM0DS_u_logic_Iwh2z4(10),
      O => u_CORTEXM0DS_u_logic_Iwh2z4_10_0
    );
  u_CORTEXM0DS_u_logic_Msub_Iwh2z4_cy_11_u_CORTEXM0DS_u_logic_Msub_Iwh2z4_cy_11_BMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => u_CORTEXM0DS_u_logic_Iwh2z4(9),
      O => u_CORTEXM0DS_u_logic_Iwh2z4_9_0
    );
  u_CORTEXM0DS_u_logic_Msub_Iwh2z4_cy_11_u_CORTEXM0DS_u_logic_Msub_Iwh2z4_cy_11_AMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => u_CORTEXM0DS_u_logic_Iwh2z4(8),
      O => u_CORTEXM0DS_u_logic_Iwh2z4_8_0
    );
  u_CORTEXM0DS_u_logic_Msub_Iwh2z4_lut_11_INV_0 : X_LUT6
    generic map(
      LOC => "SLICE_X30Y94",
      INIT => X"3333333333333333"
    )
    port map (
      ADR0 => '1',
      ADR4 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR1 => u_CORTEXM0DS_u_logic_She3z4_26611,
      ADR5 => '1',
      O => u_CORTEXM0DS_u_logic_Msub_Iwh2z4_lut(11)
    );
  ahbmo_hprot_1_OBUF_1_12_D5LUT : X_LUT5
    generic map(
      LOC => "SLICE_X30Y94",
      INIT => X"FFFFFFFF"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      O => NLW_ahbmo_hprot_1_OBUF_1_12_D5LUT_O_UNCONNECTED
    );
  u_CORTEXM0DS_u_logic_Msub_Iwh2z4_cy_11_Q : X_CARRY4
    generic map(
      LOC => "SLICE_X30Y94"
    )
    port map (
      CI => u_CORTEXM0DS_u_logic_Msub_Iwh2z4_cy_7_Q_28261,
      CYINIT => '0',
      CO(3) => u_CORTEXM0DS_u_logic_Msub_Iwh2z4_cy_11_Q_28266,
      CO(2) => NLW_u_CORTEXM0DS_u_logic_Msub_Iwh2z4_cy_11_CO_2_UNCONNECTED,
      CO(1) => NLW_u_CORTEXM0DS_u_logic_Msub_Iwh2z4_cy_11_CO_1_UNCONNECTED,
      CO(0) => NLW_u_CORTEXM0DS_u_logic_Msub_Iwh2z4_cy_11_CO_0_UNCONNECTED,
      DI(3) => '1',
      DI(2) => '1',
      DI(1) => '1',
      DI(0) => '1',
      O(3) => u_CORTEXM0DS_u_logic_Iwh2z4(11),
      O(2) => u_CORTEXM0DS_u_logic_Iwh2z4(10),
      O(1) => u_CORTEXM0DS_u_logic_Iwh2z4(9),
      O(0) => u_CORTEXM0DS_u_logic_Iwh2z4(8),
      S(3) => u_CORTEXM0DS_u_logic_Msub_Iwh2z4_lut(11),
      S(2) => u_CORTEXM0DS_u_logic_Msub_Iwh2z4_lut(10),
      S(1) => u_CORTEXM0DS_u_logic_Msub_Iwh2z4_lut(9),
      S(0) => u_CORTEXM0DS_u_logic_Msub_Iwh2z4_lut(8)
    );
  u_CORTEXM0DS_u_logic_Msub_Iwh2z4_lut_10_INV_0 : X_LUT6
    generic map(
      LOC => "SLICE_X30Y94",
      INIT => X"00FF00FF00FF00FF"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR4 => '1',
      ADR3 => u_CORTEXM0DS_u_logic_Zva3z4_26612,
      ADR5 => '1',
      O => u_CORTEXM0DS_u_logic_Msub_Iwh2z4_lut(10)
    );
  ahbmo_hprot_1_OBUF_1_13_C5LUT : X_LUT5
    generic map(
      LOC => "SLICE_X30Y94",
      INIT => X"FFFFFFFF"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      O => NLW_ahbmo_hprot_1_OBUF_1_13_C5LUT_O_UNCONNECTED
    );
  u_CORTEXM0DS_u_logic_Msub_Iwh2z4_lut_9_INV_0 : X_LUT6
    generic map(
      LOC => "SLICE_X30Y94",
      INIT => X"0000FFFF0000FFFF"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => u_CORTEXM0DS_u_logic_Aze3z4_26597,
      ADR5 => '1',
      O => u_CORTEXM0DS_u_logic_Msub_Iwh2z4_lut(9)
    );
  ahbmo_hprot_1_OBUF_1_14_B5LUT : X_LUT5
    generic map(
      LOC => "SLICE_X30Y94",
      INIT => X"FFFFFFFF"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      O => NLW_ahbmo_hprot_1_OBUF_1_14_B5LUT_O_UNCONNECTED
    );
  u_CORTEXM0DS_u_logic_Msub_Iwh2z4_lut_8_INV_0 : X_LUT6
    generic map(
      LOC => "SLICE_X30Y94",
      INIT => X"3333333333333333"
    )
    port map (
      ADR0 => '1',
      ADR4 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR1 => u_CORTEXM0DS_u_logic_M5f3z4_26596,
      ADR5 => '1',
      O => u_CORTEXM0DS_u_logic_Msub_Iwh2z4_lut(8)
    );
  ahbmo_hprot_1_OBUF_1_15_A5LUT : X_LUT5
    generic map(
      LOC => "SLICE_X30Y94",
      INIT => X"FFFFFFFF"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      O => NLW_ahbmo_hprot_1_OBUF_1_15_A5LUT_O_UNCONNECTED
    );
  u_CORTEXM0DS_u_logic_Madd_Pri3z4_cy_8_u_CORTEXM0DS_u_logic_Madd_Pri3z4_cy_8_DMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => u_CORTEXM0DS_u_logic_Pri3z4(8),
      O => u_CORTEXM0DS_u_logic_Pri3z4_8_0
    );
  u_CORTEXM0DS_u_logic_Madd_Pri3z4_cy_8_u_CORTEXM0DS_u_logic_Madd_Pri3z4_cy_8_CMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => u_CORTEXM0DS_u_logic_Pri3z4(7),
      O => u_CORTEXM0DS_u_logic_Pri3z4_7_0
    );
  u_CORTEXM0DS_u_logic_Madd_Pri3z4_cy_8_u_CORTEXM0DS_u_logic_Madd_Pri3z4_cy_8_BMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => u_CORTEXM0DS_u_logic_Pri3z4(6),
      O => u_CORTEXM0DS_u_logic_Pri3z4_6_0
    );
  u_CORTEXM0DS_u_logic_Madd_Pri3z4_cy_8_u_CORTEXM0DS_u_logic_Madd_Pri3z4_cy_8_AMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => u_CORTEXM0DS_u_logic_Pri3z4(5),
      O => u_CORTEXM0DS_u_logic_Pri3z4_5_0
    );
  u_CORTEXM0DS_u_logic_n16585_8_rt : X_LUT6
    generic map(
      LOC => "SLICE_X24Y116",
      INIT => X"FF00FF00FF00FF00"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR4 => '1',
      ADR3 => u_CORTEXM0DS_u_logic_n16585_8_0,
      ADR5 => '1',
      O => u_CORTEXM0DS_u_logic_n16585_8_rt_112
    );
  ahbmo_htrans_0_OBUF_1_25_D5LUT : X_LUT5
    generic map(
      LOC => "SLICE_X24Y116",
      INIT => X"00000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      O => NLW_ahbmo_htrans_0_OBUF_1_25_D5LUT_O_UNCONNECTED
    );
  u_CORTEXM0DS_u_logic_Madd_Pri3z4_cy_8_Q : X_CARRY4
    generic map(
      LOC => "SLICE_X24Y116"
    )
    port map (
      CI => u_CORTEXM0DS_u_logic_Madd_Pri3z4_cy_4_Q_28283,
      CYINIT => '0',
      CO(3) => u_CORTEXM0DS_u_logic_Madd_Pri3z4_cy_8_Q_28288,
      CO(2) => NLW_u_CORTEXM0DS_u_logic_Madd_Pri3z4_cy_8_CO_2_UNCONNECTED,
      CO(1) => NLW_u_CORTEXM0DS_u_logic_Madd_Pri3z4_cy_8_CO_1_UNCONNECTED,
      CO(0) => NLW_u_CORTEXM0DS_u_logic_Madd_Pri3z4_cy_8_CO_0_UNCONNECTED,
      DI(3) => '0',
      DI(2) => '0',
      DI(1) => '0',
      DI(0) => '0',
      O(3) => u_CORTEXM0DS_u_logic_Pri3z4(8),
      O(2) => u_CORTEXM0DS_u_logic_Pri3z4(7),
      O(1) => u_CORTEXM0DS_u_logic_Pri3z4(6),
      O(0) => u_CORTEXM0DS_u_logic_Pri3z4(5),
      S(3) => u_CORTEXM0DS_u_logic_n16585_8_rt_112,
      S(2) => u_CORTEXM0DS_u_logic_n16585_7_rt_111,
      S(1) => u_CORTEXM0DS_u_logic_n16585_6_rt_127,
      S(0) => u_CORTEXM0DS_u_logic_n16585_5_rt_123
    );
  u_CORTEXM0DS_u_logic_n16585_7_rt : X_LUT6
    generic map(
      LOC => "SLICE_X24Y116",
      INIT => X"F0F0F0F0F0F0F0F0"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR4 => '1',
      ADR3 => '1',
      ADR2 => u_CORTEXM0DS_u_logic_n16585_7_0,
      ADR5 => '1',
      O => u_CORTEXM0DS_u_logic_n16585_7_rt_111
    );
  ahbmo_htrans_0_OBUF_1_26_C5LUT : X_LUT5
    generic map(
      LOC => "SLICE_X24Y116",
      INIT => X"00000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      O => NLW_ahbmo_htrans_0_OBUF_1_26_C5LUT_O_UNCONNECTED
    );
  u_CORTEXM0DS_u_logic_n16585_6_rt : X_LUT6
    generic map(
      LOC => "SLICE_X24Y116",
      INIT => X"F0F0F0F0F0F0F0F0"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR4 => '1',
      ADR3 => '1',
      ADR2 => u_CORTEXM0DS_u_logic_n16585_6_0,
      ADR5 => '1',
      O => u_CORTEXM0DS_u_logic_n16585_6_rt_127
    );
  ahbmo_htrans_0_OBUF_1_27_B5LUT : X_LUT5
    generic map(
      LOC => "SLICE_X24Y116",
      INIT => X"00000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      O => NLW_ahbmo_htrans_0_OBUF_1_27_B5LUT_O_UNCONNECTED
    );
  u_CORTEXM0DS_u_logic_n16585_5_rt : X_LUT6
    generic map(
      LOC => "SLICE_X24Y116",
      INIT => X"FFFF0000FFFF0000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => u_CORTEXM0DS_u_logic_n16585_5_0,
      ADR5 => '1',
      O => u_CORTEXM0DS_u_logic_n16585_5_rt_123
    );
  ahbmo_htrans_0_OBUF_1_28_A5LUT : X_LUT5
    generic map(
      LOC => "SLICE_X24Y116",
      INIT => X"00000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      O => NLW_ahbmo_htrans_0_OBUF_1_28_A5LUT_O_UNCONNECTED
    );
  u_CORTEXM0DS_u_logic_Pri3z4_33_u_CORTEXM0DS_u_logic_Pri3z4_33_AMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => u_CORTEXM0DS_u_logic_Pri3z4(33),
      O => u_CORTEXM0DS_u_logic_Pri3z4_33_0
    );
  u_CORTEXM0DS_u_logic_Madd_Pri3z4_xor_33_Q : X_CARRY4
    generic map(
      LOC => "SLICE_X24Y123"
    )
    port map (
      CI => u_CORTEXM0DS_u_logic_Madd_Pri3z4_cy_32_Q_28319,
      CYINIT => '0',
      CO(3) => NLW_u_CORTEXM0DS_u_logic_Madd_Pri3z4_xor_33_CO_3_UNCONNECTED,
      CO(2) => NLW_u_CORTEXM0DS_u_logic_Madd_Pri3z4_xor_33_CO_2_UNCONNECTED,
      CO(1) => NLW_u_CORTEXM0DS_u_logic_Madd_Pri3z4_xor_33_CO_1_UNCONNECTED,
      CO(0) => NLW_u_CORTEXM0DS_u_logic_Madd_Pri3z4_xor_33_CO_0_UNCONNECTED,
      DI(3) => NLW_u_CORTEXM0DS_u_logic_Madd_Pri3z4_xor_33_DI_3_UNCONNECTED,
      DI(2) => NLW_u_CORTEXM0DS_u_logic_Madd_Pri3z4_xor_33_DI_2_UNCONNECTED,
      DI(1) => NLW_u_CORTEXM0DS_u_logic_Madd_Pri3z4_xor_33_DI_1_UNCONNECTED,
      DI(0) => NLW_u_CORTEXM0DS_u_logic_Madd_Pri3z4_xor_33_DI_0_UNCONNECTED,
      O(3) => NLW_u_CORTEXM0DS_u_logic_Madd_Pri3z4_xor_33_O_3_UNCONNECTED,
      O(2) => NLW_u_CORTEXM0DS_u_logic_Madd_Pri3z4_xor_33_O_2_UNCONNECTED,
      O(1) => NLW_u_CORTEXM0DS_u_logic_Madd_Pri3z4_xor_33_O_1_UNCONNECTED,
      O(0) => u_CORTEXM0DS_u_logic_Pri3z4(33),
      S(3) => NLW_u_CORTEXM0DS_u_logic_Madd_Pri3z4_xor_33_S_3_UNCONNECTED,
      S(2) => NLW_u_CORTEXM0DS_u_logic_Madd_Pri3z4_xor_33_S_2_UNCONNECTED,
      S(1) => NLW_u_CORTEXM0DS_u_logic_Madd_Pri3z4_xor_33_S_1_UNCONNECTED,
      S(0) => u_CORTEXM0DS_u_logic_Madd_n16585_cy_32_rt_242
    );
  u_CORTEXM0DS_u_logic_Madd_n16585_cy_32_rt : X_LUT6
    generic map(
      LOC => "SLICE_X24Y123",
      INIT => X"FFFF0000FFFF0000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR5 => '1',
      ADR4 => u_CORTEXM0DS_u_logic_Madd_n16585_cy_32_0,
      O => u_CORTEXM0DS_u_logic_Madd_n16585_cy_32_rt_242
    );
  u_CORTEXM0DS_u_logic_Madd_n16534_cy_7_u_CORTEXM0DS_u_logic_Madd_n16534_cy_7_DMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => u_CORTEXM0DS_u_logic_n16534(7),
      O => u_CORTEXM0DS_u_logic_n16534_7_0
    );
  u_CORTEXM0DS_u_logic_Madd_n16534_cy_7_u_CORTEXM0DS_u_logic_Madd_n16534_cy_7_CMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => u_CORTEXM0DS_u_logic_n16534(6),
      O => u_CORTEXM0DS_u_logic_n16534_6_0
    );
  u_CORTEXM0DS_u_logic_Madd_n16534_cy_7_u_CORTEXM0DS_u_logic_Madd_n16534_cy_7_BMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => u_CORTEXM0DS_u_logic_n16534(5),
      O => u_CORTEXM0DS_u_logic_n16534_5_0
    );
  u_CORTEXM0DS_u_logic_Madd_n16534_cy_7_u_CORTEXM0DS_u_logic_Madd_n16534_cy_7_AMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => u_CORTEXM0DS_u_logic_n16534(4),
      O => u_CORTEXM0DS_u_logic_n16534_4_0
    );
  u_CORTEXM0DS_u_logic_V4d3z4_rt : X_LUT6
    generic map(
      LOC => "SLICE_X34Y117",
      INIT => X"FF00FF00FF00FF00"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR4 => '1',
      ADR3 => u_CORTEXM0DS_u_logic_V4d3z4_27305,
      ADR5 => '1',
      O => u_CORTEXM0DS_u_logic_V4d3z4_rt_248
    );
  ahbmo_htrans_0_OBUF_1_58_D5LUT : X_LUT5
    generic map(
      LOC => "SLICE_X34Y117",
      INIT => X"00000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      O => NLW_ahbmo_htrans_0_OBUF_1_58_D5LUT_O_UNCONNECTED
    );
  u_CORTEXM0DS_u_logic_Madd_n16534_cy_7_Q : X_CARRY4
    generic map(
      LOC => "SLICE_X34Y117"
    )
    port map (
      CI => u_CORTEXM0DS_u_logic_Madd_n16534_cy_3_Q_28326,
      CYINIT => '0',
      CO(3) => u_CORTEXM0DS_u_logic_Madd_n16534_cy_7_Q_28331,
      CO(2) => NLW_u_CORTEXM0DS_u_logic_Madd_n16534_cy_7_CO_2_UNCONNECTED,
      CO(1) => NLW_u_CORTEXM0DS_u_logic_Madd_n16534_cy_7_CO_1_UNCONNECTED,
      CO(0) => NLW_u_CORTEXM0DS_u_logic_Madd_n16534_cy_7_CO_0_UNCONNECTED,
      DI(3) => '0',
      DI(2) => '0',
      DI(1) => '0',
      DI(0) => '0',
      O(3) => u_CORTEXM0DS_u_logic_n16534(7),
      O(2) => u_CORTEXM0DS_u_logic_n16534(6),
      O(1) => u_CORTEXM0DS_u_logic_n16534(5),
      O(0) => u_CORTEXM0DS_u_logic_n16534(4),
      S(3) => u_CORTEXM0DS_u_logic_V4d3z4_rt_248,
      S(2) => u_CORTEXM0DS_u_logic_Jex2z4_rt_247,
      S(1) => u_CORTEXM0DS_u_logic_Ycx2z4_rt_263,
      S(0) => u_CORTEXM0DS_u_logic_Nbx2z4_rt_259
    );
  u_CORTEXM0DS_u_logic_Jex2z4_rt : X_LUT6
    generic map(
      LOC => "SLICE_X34Y117",
      INIT => X"FFFF0000FFFF0000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => u_CORTEXM0DS_u_logic_Jex2z4_28130,
      ADR5 => '1',
      O => u_CORTEXM0DS_u_logic_Jex2z4_rt_247
    );
  ahbmo_htrans_0_OBUF_1_59_C5LUT : X_LUT5
    generic map(
      LOC => "SLICE_X34Y117",
      INIT => X"00000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      O => NLW_ahbmo_htrans_0_OBUF_1_59_C5LUT_O_UNCONNECTED
    );
  u_CORTEXM0DS_u_logic_Ycx2z4_rt : X_LUT6
    generic map(
      LOC => "SLICE_X34Y117",
      INIT => X"FFFF0000FFFF0000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => u_CORTEXM0DS_u_logic_Ycx2z4_27087,
      ADR5 => '1',
      O => u_CORTEXM0DS_u_logic_Ycx2z4_rt_263
    );
  ahbmo_htrans_0_OBUF_1_60_B5LUT : X_LUT5
    generic map(
      LOC => "SLICE_X34Y117",
      INIT => X"00000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      O => NLW_ahbmo_htrans_0_OBUF_1_60_B5LUT_O_UNCONNECTED
    );
  u_CORTEXM0DS_u_logic_Nbx2z4_rt : X_LUT6
    generic map(
      LOC => "SLICE_X34Y117",
      INIT => X"F0F0F0F0F0F0F0F0"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR4 => '1',
      ADR3 => '1',
      ADR2 => u_CORTEXM0DS_u_logic_Nbx2z4_28327,
      ADR5 => '1',
      O => u_CORTEXM0DS_u_logic_Nbx2z4_rt_259
    );
  ahbmo_htrans_0_OBUF_1_61_A5LUT : X_LUT5
    generic map(
      LOC => "SLICE_X34Y117",
      INIT => X"00000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      O => NLW_ahbmo_htrans_0_OBUF_1_61_A5LUT_O_UNCONNECTED
    );
  u_CORTEXM0DS_u_logic_Madd_Pri3z4_cy_24_u_CORTEXM0DS_u_logic_Madd_Pri3z4_cy_24_DMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => u_CORTEXM0DS_u_logic_Pri3z4(24),
      O => u_CORTEXM0DS_u_logic_Pri3z4_24_0
    );
  u_CORTEXM0DS_u_logic_Madd_Pri3z4_cy_24_u_CORTEXM0DS_u_logic_Madd_Pri3z4_cy_24_CMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => u_CORTEXM0DS_u_logic_Pri3z4(23),
      O => u_CORTEXM0DS_u_logic_Pri3z4_23_0
    );
  u_CORTEXM0DS_u_logic_Madd_Pri3z4_cy_24_u_CORTEXM0DS_u_logic_Madd_Pri3z4_cy_24_BMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => u_CORTEXM0DS_u_logic_Pri3z4(22),
      O => u_CORTEXM0DS_u_logic_Pri3z4_22_0
    );
  u_CORTEXM0DS_u_logic_Madd_Pri3z4_cy_24_u_CORTEXM0DS_u_logic_Madd_Pri3z4_cy_24_AMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => u_CORTEXM0DS_u_logic_Pri3z4(21),
      O => u_CORTEXM0DS_u_logic_Pri3z4_21_0
    );
  u_CORTEXM0DS_u_logic_n16585_24_rt : X_LUT6
    generic map(
      LOC => "SLICE_X24Y120",
      INIT => X"FF00FF00FF00FF00"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR4 => '1',
      ADR3 => u_CORTEXM0DS_u_logic_n16585_24_0,
      ADR5 => '1',
      O => u_CORTEXM0DS_u_logic_n16585_24_rt_178
    );
  ahbmo_htrans_0_OBUF_1_9_D5LUT : X_LUT5
    generic map(
      LOC => "SLICE_X24Y120",
      INIT => X"00000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      O => NLW_ahbmo_htrans_0_OBUF_1_9_D5LUT_O_UNCONNECTED
    );
  u_CORTEXM0DS_u_logic_Madd_Pri3z4_cy_24_Q : X_CARRY4
    generic map(
      LOC => "SLICE_X24Y120"
    )
    port map (
      CI => u_CORTEXM0DS_u_logic_Madd_Pri3z4_cy_20_Q_28303,
      CYINIT => '0',
      CO(3) => u_CORTEXM0DS_u_logic_Madd_Pri3z4_cy_24_Q_28308,
      CO(2) => NLW_u_CORTEXM0DS_u_logic_Madd_Pri3z4_cy_24_CO_2_UNCONNECTED,
      CO(1) => NLW_u_CORTEXM0DS_u_logic_Madd_Pri3z4_cy_24_CO_1_UNCONNECTED,
      CO(0) => NLW_u_CORTEXM0DS_u_logic_Madd_Pri3z4_cy_24_CO_0_UNCONNECTED,
      DI(3) => '0',
      DI(2) => '0',
      DI(1) => '0',
      DI(0) => '0',
      O(3) => u_CORTEXM0DS_u_logic_Pri3z4(24),
      O(2) => u_CORTEXM0DS_u_logic_Pri3z4(23),
      O(1) => u_CORTEXM0DS_u_logic_Pri3z4(22),
      O(0) => u_CORTEXM0DS_u_logic_Pri3z4(21),
      S(3) => u_CORTEXM0DS_u_logic_n16585_24_rt_178,
      S(2) => u_CORTEXM0DS_u_logic_n16585_23_rt_177,
      S(1) => u_CORTEXM0DS_u_logic_n16585_22_rt_193,
      S(0) => u_CORTEXM0DS_u_logic_n16585_21_rt_189
    );
  u_CORTEXM0DS_u_logic_n16585_23_rt : X_LUT6
    generic map(
      LOC => "SLICE_X24Y120",
      INIT => X"AAAAAAAAAAAAAAAA"
    )
    port map (
      ADR4 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR0 => u_CORTEXM0DS_u_logic_n16585_23_0,
      ADR5 => '1',
      O => u_CORTEXM0DS_u_logic_n16585_23_rt_177
    );
  ahbmo_htrans_0_OBUF_1_10_C5LUT : X_LUT5
    generic map(
      LOC => "SLICE_X24Y120",
      INIT => X"00000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      O => NLW_ahbmo_htrans_0_OBUF_1_10_C5LUT_O_UNCONNECTED
    );
  u_CORTEXM0DS_u_logic_n16585_22_rt : X_LUT6
    generic map(
      LOC => "SLICE_X24Y120",
      INIT => X"F0F0F0F0F0F0F0F0"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR4 => '1',
      ADR3 => '1',
      ADR2 => u_CORTEXM0DS_u_logic_n16585_22_0,
      ADR5 => '1',
      O => u_CORTEXM0DS_u_logic_n16585_22_rt_193
    );
  ahbmo_htrans_0_OBUF_1_11_B5LUT : X_LUT5
    generic map(
      LOC => "SLICE_X24Y120",
      INIT => X"00000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      O => NLW_ahbmo_htrans_0_OBUF_1_11_B5LUT_O_UNCONNECTED
    );
  u_CORTEXM0DS_u_logic_n16585_21_rt : X_LUT6
    generic map(
      LOC => "SLICE_X24Y120",
      INIT => X"FFFF0000FFFF0000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => u_CORTEXM0DS_u_logic_n16585_21_0,
      ADR5 => '1',
      O => u_CORTEXM0DS_u_logic_n16585_21_rt_189
    );
  ahbmo_htrans_0_OBUF_1_12_A5LUT : X_LUT5
    generic map(
      LOC => "SLICE_X24Y120",
      INIT => X"00000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      O => NLW_ahbmo_htrans_0_OBUF_1_12_A5LUT_O_UNCONNECTED
    );
  u_CORTEXM0DS_u_logic_Madd_Pri3z4_cy_16_u_CORTEXM0DS_u_logic_Madd_Pri3z4_cy_16_DMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => u_CORTEXM0DS_u_logic_Pri3z4(16),
      O => u_CORTEXM0DS_u_logic_Pri3z4_16_0
    );
  u_CORTEXM0DS_u_logic_Madd_Pri3z4_cy_16_u_CORTEXM0DS_u_logic_Madd_Pri3z4_cy_16_CMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => u_CORTEXM0DS_u_logic_Pri3z4(15),
      O => u_CORTEXM0DS_u_logic_Pri3z4_15_0
    );
  u_CORTEXM0DS_u_logic_Madd_Pri3z4_cy_16_u_CORTEXM0DS_u_logic_Madd_Pri3z4_cy_16_BMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => u_CORTEXM0DS_u_logic_Pri3z4(14),
      O => u_CORTEXM0DS_u_logic_Pri3z4_14_0
    );
  u_CORTEXM0DS_u_logic_Madd_Pri3z4_cy_16_u_CORTEXM0DS_u_logic_Madd_Pri3z4_cy_16_AMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => u_CORTEXM0DS_u_logic_Pri3z4(13),
      O => u_CORTEXM0DS_u_logic_Pri3z4_13_0
    );
  u_CORTEXM0DS_u_logic_n16585_16_rt : X_LUT6
    generic map(
      LOC => "SLICE_X24Y118",
      INIT => X"FF00FF00FF00FF00"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR4 => '1',
      ADR3 => u_CORTEXM0DS_u_logic_n16585_16_0,
      ADR5 => '1',
      O => u_CORTEXM0DS_u_logic_n16585_16_rt_156
    );
  ahbmo_htrans_0_OBUF_1_17_D5LUT : X_LUT5
    generic map(
      LOC => "SLICE_X24Y118",
      INIT => X"00000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      O => NLW_ahbmo_htrans_0_OBUF_1_17_D5LUT_O_UNCONNECTED
    );
  u_CORTEXM0DS_u_logic_Madd_Pri3z4_cy_16_Q : X_CARRY4
    generic map(
      LOC => "SLICE_X24Y118"
    )
    port map (
      CI => u_CORTEXM0DS_u_logic_Madd_Pri3z4_cy_12_Q_28293,
      CYINIT => '0',
      CO(3) => u_CORTEXM0DS_u_logic_Madd_Pri3z4_cy_16_Q_28298,
      CO(2) => NLW_u_CORTEXM0DS_u_logic_Madd_Pri3z4_cy_16_CO_2_UNCONNECTED,
      CO(1) => NLW_u_CORTEXM0DS_u_logic_Madd_Pri3z4_cy_16_CO_1_UNCONNECTED,
      CO(0) => NLW_u_CORTEXM0DS_u_logic_Madd_Pri3z4_cy_16_CO_0_UNCONNECTED,
      DI(3) => '0',
      DI(2) => '0',
      DI(1) => '0',
      DI(0) => '0',
      O(3) => u_CORTEXM0DS_u_logic_Pri3z4(16),
      O(2) => u_CORTEXM0DS_u_logic_Pri3z4(15),
      O(1) => u_CORTEXM0DS_u_logic_Pri3z4(14),
      O(0) => u_CORTEXM0DS_u_logic_Pri3z4(13),
      S(3) => u_CORTEXM0DS_u_logic_n16585_16_rt_156,
      S(2) => u_CORTEXM0DS_u_logic_n16585_15_rt_155,
      S(1) => u_CORTEXM0DS_u_logic_n16585_14_rt_171,
      S(0) => u_CORTEXM0DS_u_logic_n16585_13_rt_167
    );
  u_CORTEXM0DS_u_logic_n16585_15_rt : X_LUT6
    generic map(
      LOC => "SLICE_X24Y118",
      INIT => X"F0F0F0F0F0F0F0F0"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR4 => '1',
      ADR3 => '1',
      ADR2 => u_CORTEXM0DS_u_logic_n16585_15_0,
      ADR5 => '1',
      O => u_CORTEXM0DS_u_logic_n16585_15_rt_155
    );
  ahbmo_htrans_0_OBUF_1_18_C5LUT : X_LUT5
    generic map(
      LOC => "SLICE_X24Y118",
      INIT => X"00000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      O => NLW_ahbmo_htrans_0_OBUF_1_18_C5LUT_O_UNCONNECTED
    );
  u_CORTEXM0DS_u_logic_n16585_14_rt : X_LUT6
    generic map(
      LOC => "SLICE_X24Y118",
      INIT => X"F0F0F0F0F0F0F0F0"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR4 => '1',
      ADR3 => '1',
      ADR2 => u_CORTEXM0DS_u_logic_n16585_14_0,
      ADR5 => '1',
      O => u_CORTEXM0DS_u_logic_n16585_14_rt_171
    );
  ahbmo_htrans_0_OBUF_1_19_B5LUT : X_LUT5
    generic map(
      LOC => "SLICE_X24Y118",
      INIT => X"00000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      O => NLW_ahbmo_htrans_0_OBUF_1_19_B5LUT_O_UNCONNECTED
    );
  u_CORTEXM0DS_u_logic_n16585_13_rt : X_LUT6
    generic map(
      LOC => "SLICE_X24Y118",
      INIT => X"FFFF0000FFFF0000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => u_CORTEXM0DS_u_logic_n16585_13_0,
      ADR5 => '1',
      O => u_CORTEXM0DS_u_logic_n16585_13_rt_167
    );
  ahbmo_htrans_0_OBUF_1_20_A5LUT : X_LUT5
    generic map(
      LOC => "SLICE_X24Y118",
      INIT => X"00000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      O => NLW_ahbmo_htrans_0_OBUF_1_20_A5LUT_O_UNCONNECTED
    );
  u_CORTEXM0DS_u_logic_Madd_Pri3z4_cy_28_u_CORTEXM0DS_u_logic_Madd_Pri3z4_cy_28_DMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => u_CORTEXM0DS_u_logic_Pri3z4(28),
      O => u_CORTEXM0DS_u_logic_Pri3z4_28_0
    );
  u_CORTEXM0DS_u_logic_Madd_Pri3z4_cy_28_u_CORTEXM0DS_u_logic_Madd_Pri3z4_cy_28_CMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => u_CORTEXM0DS_u_logic_Pri3z4(27),
      O => u_CORTEXM0DS_u_logic_Pri3z4_27_0
    );
  u_CORTEXM0DS_u_logic_Madd_Pri3z4_cy_28_u_CORTEXM0DS_u_logic_Madd_Pri3z4_cy_28_BMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => u_CORTEXM0DS_u_logic_Pri3z4(26),
      O => u_CORTEXM0DS_u_logic_Pri3z4_26_0
    );
  u_CORTEXM0DS_u_logic_Madd_Pri3z4_cy_28_u_CORTEXM0DS_u_logic_Madd_Pri3z4_cy_28_AMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => u_CORTEXM0DS_u_logic_Pri3z4(25),
      O => u_CORTEXM0DS_u_logic_Pri3z4_25_0
    );
  u_CORTEXM0DS_u_logic_n16585_28_rt : X_LUT6
    generic map(
      LOC => "SLICE_X24Y121",
      INIT => X"FF00FF00FF00FF00"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR4 => '1',
      ADR3 => u_CORTEXM0DS_u_logic_n16585_28_0,
      ADR5 => '1',
      O => u_CORTEXM0DS_u_logic_n16585_28_rt_200
    );
  ahbmo_htrans_0_OBUF_1_5_D5LUT : X_LUT5
    generic map(
      LOC => "SLICE_X24Y121",
      INIT => X"00000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      O => NLW_ahbmo_htrans_0_OBUF_1_5_D5LUT_O_UNCONNECTED
    );
  u_CORTEXM0DS_u_logic_Madd_Pri3z4_cy_28_Q : X_CARRY4
    generic map(
      LOC => "SLICE_X24Y121"
    )
    port map (
      CI => u_CORTEXM0DS_u_logic_Madd_Pri3z4_cy_24_Q_28308,
      CYINIT => '0',
      CO(3) => u_CORTEXM0DS_u_logic_Madd_Pri3z4_cy_28_Q_28313,
      CO(2) => NLW_u_CORTEXM0DS_u_logic_Madd_Pri3z4_cy_28_CO_2_UNCONNECTED,
      CO(1) => NLW_u_CORTEXM0DS_u_logic_Madd_Pri3z4_cy_28_CO_1_UNCONNECTED,
      CO(0) => NLW_u_CORTEXM0DS_u_logic_Madd_Pri3z4_cy_28_CO_0_UNCONNECTED,
      DI(3) => '0',
      DI(2) => '0',
      DI(1) => '0',
      DI(0) => '0',
      O(3) => u_CORTEXM0DS_u_logic_Pri3z4(28),
      O(2) => u_CORTEXM0DS_u_logic_Pri3z4(27),
      O(1) => u_CORTEXM0DS_u_logic_Pri3z4(26),
      O(0) => u_CORTEXM0DS_u_logic_Pri3z4(25),
      S(3) => u_CORTEXM0DS_u_logic_n16585_28_rt_200,
      S(2) => u_CORTEXM0DS_u_logic_n16585_27_rt_199,
      S(1) => u_CORTEXM0DS_u_logic_n16585_26_rt_215,
      S(0) => u_CORTEXM0DS_u_logic_n16585_25_rt_211
    );
  u_CORTEXM0DS_u_logic_n16585_27_rt : X_LUT6
    generic map(
      LOC => "SLICE_X24Y121",
      INIT => X"F0F0F0F0F0F0F0F0"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR4 => '1',
      ADR3 => '1',
      ADR2 => u_CORTEXM0DS_u_logic_n16585_27_0,
      ADR5 => '1',
      O => u_CORTEXM0DS_u_logic_n16585_27_rt_199
    );
  ahbmo_htrans_0_OBUF_1_6_C5LUT : X_LUT5
    generic map(
      LOC => "SLICE_X24Y121",
      INIT => X"00000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      O => NLW_ahbmo_htrans_0_OBUF_1_6_C5LUT_O_UNCONNECTED
    );
  u_CORTEXM0DS_u_logic_n16585_26_rt : X_LUT6
    generic map(
      LOC => "SLICE_X24Y121",
      INIT => X"F0F0F0F0F0F0F0F0"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR4 => '1',
      ADR3 => '1',
      ADR2 => u_CORTEXM0DS_u_logic_n16585_26_0,
      ADR5 => '1',
      O => u_CORTEXM0DS_u_logic_n16585_26_rt_215
    );
  ahbmo_htrans_0_OBUF_1_7_B5LUT : X_LUT5
    generic map(
      LOC => "SLICE_X24Y121",
      INIT => X"00000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      O => NLW_ahbmo_htrans_0_OBUF_1_7_B5LUT_O_UNCONNECTED
    );
  u_CORTEXM0DS_u_logic_n16585_25_rt : X_LUT6
    generic map(
      LOC => "SLICE_X24Y121",
      INIT => X"FFFF0000FFFF0000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => u_CORTEXM0DS_u_logic_n16585_25_0,
      ADR5 => '1',
      O => u_CORTEXM0DS_u_logic_n16585_25_rt_211
    );
  ahbmo_htrans_0_OBUF_1_8_A5LUT : X_LUT5
    generic map(
      LOC => "SLICE_X24Y121",
      INIT => X"00000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      O => NLW_ahbmo_htrans_0_OBUF_1_8_A5LUT_O_UNCONNECTED
    );
  u_CORTEXM0DS_u_logic_Madd_Pri3z4_cy_12_u_CORTEXM0DS_u_logic_Madd_Pri3z4_cy_12_DMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => u_CORTEXM0DS_u_logic_Pri3z4(12),
      O => u_CORTEXM0DS_u_logic_Pri3z4_12_0
    );
  u_CORTEXM0DS_u_logic_Madd_Pri3z4_cy_12_u_CORTEXM0DS_u_logic_Madd_Pri3z4_cy_12_CMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => u_CORTEXM0DS_u_logic_Pri3z4(11),
      O => u_CORTEXM0DS_u_logic_Pri3z4_11_0
    );
  u_CORTEXM0DS_u_logic_Madd_Pri3z4_cy_12_u_CORTEXM0DS_u_logic_Madd_Pri3z4_cy_12_BMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => u_CORTEXM0DS_u_logic_Pri3z4(10),
      O => u_CORTEXM0DS_u_logic_Pri3z4_10_0
    );
  u_CORTEXM0DS_u_logic_Madd_Pri3z4_cy_12_u_CORTEXM0DS_u_logic_Madd_Pri3z4_cy_12_AMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => u_CORTEXM0DS_u_logic_Pri3z4(9),
      O => u_CORTEXM0DS_u_logic_Pri3z4_9_0
    );
  u_CORTEXM0DS_u_logic_n16585_12_rt : X_LUT6
    generic map(
      LOC => "SLICE_X24Y117",
      INIT => X"FF00FF00FF00FF00"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR4 => '1',
      ADR3 => u_CORTEXM0DS_u_logic_n16585_12_0,
      ADR5 => '1',
      O => u_CORTEXM0DS_u_logic_n16585_12_rt_134
    );
  ahbmo_htrans_0_OBUF_1_21_D5LUT : X_LUT5
    generic map(
      LOC => "SLICE_X24Y117",
      INIT => X"00000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      O => NLW_ahbmo_htrans_0_OBUF_1_21_D5LUT_O_UNCONNECTED
    );
  u_CORTEXM0DS_u_logic_Madd_Pri3z4_cy_12_Q : X_CARRY4
    generic map(
      LOC => "SLICE_X24Y117"
    )
    port map (
      CI => u_CORTEXM0DS_u_logic_Madd_Pri3z4_cy_8_Q_28288,
      CYINIT => '0',
      CO(3) => u_CORTEXM0DS_u_logic_Madd_Pri3z4_cy_12_Q_28293,
      CO(2) => NLW_u_CORTEXM0DS_u_logic_Madd_Pri3z4_cy_12_CO_2_UNCONNECTED,
      CO(1) => NLW_u_CORTEXM0DS_u_logic_Madd_Pri3z4_cy_12_CO_1_UNCONNECTED,
      CO(0) => NLW_u_CORTEXM0DS_u_logic_Madd_Pri3z4_cy_12_CO_0_UNCONNECTED,
      DI(3) => '0',
      DI(2) => '0',
      DI(1) => '0',
      DI(0) => '0',
      O(3) => u_CORTEXM0DS_u_logic_Pri3z4(12),
      O(2) => u_CORTEXM0DS_u_logic_Pri3z4(11),
      O(1) => u_CORTEXM0DS_u_logic_Pri3z4(10),
      O(0) => u_CORTEXM0DS_u_logic_Pri3z4(9),
      S(3) => u_CORTEXM0DS_u_logic_n16585_12_rt_134,
      S(2) => u_CORTEXM0DS_u_logic_n16585_11_rt_133,
      S(1) => u_CORTEXM0DS_u_logic_n16585_10_rt_149,
      S(0) => u_CORTEXM0DS_u_logic_n16585_9_rt_145
    );
  u_CORTEXM0DS_u_logic_n16585_11_rt : X_LUT6
    generic map(
      LOC => "SLICE_X24Y117",
      INIT => X"F0F0F0F0F0F0F0F0"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR4 => '1',
      ADR3 => '1',
      ADR2 => u_CORTEXM0DS_u_logic_n16585_11_0,
      ADR5 => '1',
      O => u_CORTEXM0DS_u_logic_n16585_11_rt_133
    );
  ahbmo_htrans_0_OBUF_1_22_C5LUT : X_LUT5
    generic map(
      LOC => "SLICE_X24Y117",
      INIT => X"00000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      O => NLW_ahbmo_htrans_0_OBUF_1_22_C5LUT_O_UNCONNECTED
    );
  u_CORTEXM0DS_u_logic_n16585_10_rt : X_LUT6
    generic map(
      LOC => "SLICE_X24Y117",
      INIT => X"F0F0F0F0F0F0F0F0"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR4 => '1',
      ADR3 => '1',
      ADR2 => u_CORTEXM0DS_u_logic_n16585_10_0,
      ADR5 => '1',
      O => u_CORTEXM0DS_u_logic_n16585_10_rt_149
    );
  ahbmo_htrans_0_OBUF_1_23_B5LUT : X_LUT5
    generic map(
      LOC => "SLICE_X24Y117",
      INIT => X"00000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      O => NLW_ahbmo_htrans_0_OBUF_1_23_B5LUT_O_UNCONNECTED
    );
  u_CORTEXM0DS_u_logic_n16585_9_rt : X_LUT6
    generic map(
      LOC => "SLICE_X24Y117",
      INIT => X"CCCCCCCCCCCCCCCC"
    )
    port map (
      ADR0 => '1',
      ADR4 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR1 => u_CORTEXM0DS_u_logic_n16585_9_0,
      ADR5 => '1',
      O => u_CORTEXM0DS_u_logic_n16585_9_rt_145
    );
  ahbmo_htrans_0_OBUF_1_24_A5LUT : X_LUT5
    generic map(
      LOC => "SLICE_X24Y117",
      INIT => X"00000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      O => NLW_ahbmo_htrans_0_OBUF_1_24_A5LUT_O_UNCONNECTED
    );
  u_CORTEXM0DS_u_logic_Madd_Pri3z4_cy_32_u_CORTEXM0DS_u_logic_Madd_Pri3z4_cy_32_DMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => u_CORTEXM0DS_u_logic_Pri3z4(32),
      O => u_CORTEXM0DS_u_logic_Pri3z4_32_0
    );
  u_CORTEXM0DS_u_logic_Madd_Pri3z4_cy_32_u_CORTEXM0DS_u_logic_Madd_Pri3z4_cy_32_CMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => u_CORTEXM0DS_u_logic_Pri3z4(31),
      O => u_CORTEXM0DS_u_logic_Pri3z4_31_0
    );
  u_CORTEXM0DS_u_logic_Madd_Pri3z4_cy_32_u_CORTEXM0DS_u_logic_Madd_Pri3z4_cy_32_BMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => u_CORTEXM0DS_u_logic_Pri3z4(30),
      O => u_CORTEXM0DS_u_logic_Pri3z4_30_0
    );
  u_CORTEXM0DS_u_logic_Madd_Pri3z4_cy_32_u_CORTEXM0DS_u_logic_Madd_Pri3z4_cy_32_AMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => u_CORTEXM0DS_u_logic_Pri3z4(29),
      O => u_CORTEXM0DS_u_logic_Pri3z4_29_0
    );
  u_CORTEXM0DS_u_logic_n16585_32_rt : X_LUT6
    generic map(
      LOC => "SLICE_X24Y122",
      INIT => X"CCCCCCCCCCCCCCCC"
    )
    port map (
      ADR0 => '1',
      ADR4 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR1 => u_CORTEXM0DS_u_logic_n16585_32_0,
      ADR5 => '1',
      O => u_CORTEXM0DS_u_logic_n16585_32_rt_222
    );
  ahbmo_htrans_0_OBUF_D5LUT : X_LUT5
    generic map(
      LOC => "SLICE_X24Y122",
      INIT => X"00000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      O => NLW_ahbmo_htrans_0_OBUF_D5LUT_O_UNCONNECTED
    );
  u_CORTEXM0DS_u_logic_Madd_Pri3z4_cy_32_Q : X_CARRY4
    generic map(
      LOC => "SLICE_X24Y122"
    )
    port map (
      CI => u_CORTEXM0DS_u_logic_Madd_Pri3z4_cy_28_Q_28313,
      CYINIT => '0',
      CO(3) => u_CORTEXM0DS_u_logic_Madd_Pri3z4_cy_32_Q_28319,
      CO(2) => NLW_u_CORTEXM0DS_u_logic_Madd_Pri3z4_cy_32_CO_2_UNCONNECTED,
      CO(1) => NLW_u_CORTEXM0DS_u_logic_Madd_Pri3z4_cy_32_CO_1_UNCONNECTED,
      CO(0) => NLW_u_CORTEXM0DS_u_logic_Madd_Pri3z4_cy_32_CO_0_UNCONNECTED,
      DI(3) => '0',
      DI(2) => '0',
      DI(1) => '0',
      DI(0) => '0',
      O(3) => u_CORTEXM0DS_u_logic_Pri3z4(32),
      O(2) => u_CORTEXM0DS_u_logic_Pri3z4(31),
      O(1) => u_CORTEXM0DS_u_logic_Pri3z4(30),
      O(0) => u_CORTEXM0DS_u_logic_Pri3z4(29),
      S(3) => u_CORTEXM0DS_u_logic_n16585_32_rt_222,
      S(2) => u_CORTEXM0DS_u_logic_n16585_31_rt_221,
      S(1) => u_CORTEXM0DS_u_logic_n16585_30_rt_237,
      S(0) => u_CORTEXM0DS_u_logic_n16585_29_rt_233
    );
  u_CORTEXM0DS_u_logic_n16585_31_rt : X_LUT6
    generic map(
      LOC => "SLICE_X24Y122",
      INIT => X"F0F0F0F0F0F0F0F0"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR4 => '1',
      ADR3 => '1',
      ADR2 => u_CORTEXM0DS_u_logic_n16585_31_0,
      ADR5 => '1',
      O => u_CORTEXM0DS_u_logic_n16585_31_rt_221
    );
  ahbmo_htrans_0_OBUF_1_2_C5LUT : X_LUT5
    generic map(
      LOC => "SLICE_X24Y122",
      INIT => X"00000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      O => NLW_ahbmo_htrans_0_OBUF_1_2_C5LUT_O_UNCONNECTED
    );
  u_CORTEXM0DS_u_logic_n16585_30_rt : X_LUT6
    generic map(
      LOC => "SLICE_X24Y122",
      INIT => X"CCCCCCCCCCCCCCCC"
    )
    port map (
      ADR0 => '1',
      ADR4 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR1 => u_CORTEXM0DS_u_logic_n16585_30_0,
      ADR5 => '1',
      O => u_CORTEXM0DS_u_logic_n16585_30_rt_237
    );
  ahbmo_htrans_0_OBUF_1_3_B5LUT : X_LUT5
    generic map(
      LOC => "SLICE_X24Y122",
      INIT => X"00000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      O => NLW_ahbmo_htrans_0_OBUF_1_3_B5LUT_O_UNCONNECTED
    );
  u_CORTEXM0DS_u_logic_n16585_29_rt : X_LUT6
    generic map(
      LOC => "SLICE_X24Y122",
      INIT => X"FFFF0000FFFF0000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => u_CORTEXM0DS_u_logic_n16585_29_0,
      ADR5 => '1',
      O => u_CORTEXM0DS_u_logic_n16585_29_rt_233
    );
  ahbmo_htrans_0_OBUF_1_4_A5LUT : X_LUT5
    generic map(
      LOC => "SLICE_X24Y122",
      INIT => X"00000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      O => NLW_ahbmo_htrans_0_OBUF_1_4_A5LUT_O_UNCONNECTED
    );
  u_CORTEXM0DS_u_logic_Madd_n16534_cy_23_u_CORTEXM0DS_u_logic_Madd_n16534_cy_23_DMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => u_CORTEXM0DS_u_logic_n16534(23),
      O => u_CORTEXM0DS_u_logic_n16534_23_0
    );
  u_CORTEXM0DS_u_logic_Madd_n16534_cy_23_u_CORTEXM0DS_u_logic_Madd_n16534_cy_23_CMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => u_CORTEXM0DS_u_logic_n16534(22),
      O => u_CORTEXM0DS_u_logic_n16534_22_0
    );
  u_CORTEXM0DS_u_logic_Madd_n16534_cy_23_u_CORTEXM0DS_u_logic_Madd_n16534_cy_23_BMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => u_CORTEXM0DS_u_logic_n16534(21),
      O => u_CORTEXM0DS_u_logic_n16534_21_0
    );
  u_CORTEXM0DS_u_logic_Madd_n16534_cy_23_u_CORTEXM0DS_u_logic_Madd_n16534_cy_23_AMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => u_CORTEXM0DS_u_logic_n16534(20),
      O => u_CORTEXM0DS_u_logic_n16534_20_0
    );
  u_CORTEXM0DS_u_logic_Zpx2z4_rt : X_LUT6
    generic map(
      LOC => "SLICE_X34Y121",
      INIT => X"FF00FF00FF00FF00"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR4 => '1',
      ADR3 => u_CORTEXM0DS_u_logic_Zpx2z4_26319,
      ADR5 => '1',
      O => u_CORTEXM0DS_u_logic_Zpx2z4_rt_314
    );
  ahbmo_htrans_0_OBUF_1_42_D5LUT : X_LUT5
    generic map(
      LOC => "SLICE_X34Y121",
      INIT => X"00000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      O => NLW_ahbmo_htrans_0_OBUF_1_42_D5LUT_O_UNCONNECTED
    );
  u_CORTEXM0DS_u_logic_Madd_n16534_cy_23_Q : X_CARRY4
    generic map(
      LOC => "SLICE_X34Y121"
    )
    port map (
      CI => u_CORTEXM0DS_u_logic_Madd_n16534_cy_19_Q_28351,
      CYINIT => '0',
      CO(3) => u_CORTEXM0DS_u_logic_Madd_n16534_cy_23_Q_28357,
      CO(2) => NLW_u_CORTEXM0DS_u_logic_Madd_n16534_cy_23_CO_2_UNCONNECTED,
      CO(1) => NLW_u_CORTEXM0DS_u_logic_Madd_n16534_cy_23_CO_1_UNCONNECTED,
      CO(0) => NLW_u_CORTEXM0DS_u_logic_Madd_n16534_cy_23_CO_0_UNCONNECTED,
      DI(3) => '0',
      DI(2) => '0',
      DI(1) => '0',
      DI(0) => '0',
      O(3) => u_CORTEXM0DS_u_logic_n16534(23),
      O(2) => u_CORTEXM0DS_u_logic_n16534(22),
      O(1) => u_CORTEXM0DS_u_logic_n16534(21),
      O(0) => u_CORTEXM0DS_u_logic_n16534(20),
      S(3) => u_CORTEXM0DS_u_logic_Zpx2z4_rt_314,
      S(2) => u_CORTEXM0DS_u_logic_Xyk2z4_rt_313,
      S(1) => u_CORTEXM0DS_u_logic_Kaf3z4_rt_329,
      S(0) => u_CORTEXM0DS_u_logic_Nox2z4_rt_325
    );
  u_CORTEXM0DS_u_logic_Xyk2z4_rt : X_LUT6
    generic map(
      LOC => "SLICE_X34Y121",
      INIT => X"FF00FF00FF00FF00"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR4 => '1',
      ADR3 => u_CORTEXM0DS_u_logic_Xyk2z4_26477,
      ADR5 => '1',
      O => u_CORTEXM0DS_u_logic_Xyk2z4_rt_313
    );
  ahbmo_htrans_0_OBUF_1_43_C5LUT : X_LUT5
    generic map(
      LOC => "SLICE_X34Y121",
      INIT => X"00000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      O => NLW_ahbmo_htrans_0_OBUF_1_43_C5LUT_O_UNCONNECTED
    );
  u_CORTEXM0DS_u_logic_Kaf3z4_rt : X_LUT6
    generic map(
      LOC => "SLICE_X34Y121",
      INIT => X"CCCCCCCCCCCCCCCC"
    )
    port map (
      ADR0 => '1',
      ADR4 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR1 => u_CORTEXM0DS_u_logic_Kaf3z4_27421,
      ADR5 => '1',
      O => u_CORTEXM0DS_u_logic_Kaf3z4_rt_329
    );
  ahbmo_htrans_0_OBUF_1_44_B5LUT : X_LUT5
    generic map(
      LOC => "SLICE_X34Y121",
      INIT => X"00000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      O => NLW_ahbmo_htrans_0_OBUF_1_44_B5LUT_O_UNCONNECTED
    );
  u_CORTEXM0DS_u_logic_Nox2z4_rt : X_LUT6
    generic map(
      LOC => "SLICE_X34Y121",
      INIT => X"F0F0F0F0F0F0F0F0"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR4 => '1',
      ADR3 => '1',
      ADR2 => u_CORTEXM0DS_u_logic_Nox2z4_26276,
      ADR5 => '1',
      O => u_CORTEXM0DS_u_logic_Nox2z4_rt_325
    );
  ahbmo_htrans_0_OBUF_1_45_A5LUT : X_LUT5
    generic map(
      LOC => "SLICE_X34Y121",
      INIT => X"00000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      O => NLW_ahbmo_htrans_0_OBUF_1_45_A5LUT_O_UNCONNECTED
    );
  u_CORTEXM0DS_u_logic_Madd_Roh2z4_cy_3_u_CORTEXM0DS_u_logic_Madd_Roh2z4_cy_3_DMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => u_CORTEXM0DS_u_logic_Roh2z4(3),
      O => u_CORTEXM0DS_u_logic_Roh2z4_3_0
    );
  u_CORTEXM0DS_u_logic_Madd_Roh2z4_cy_3_u_CORTEXM0DS_u_logic_Madd_Roh2z4_cy_3_CMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => u_CORTEXM0DS_u_logic_Roh2z4(2),
      O => u_CORTEXM0DS_u_logic_Roh2z4_2_0
    );
  u_CORTEXM0DS_u_logic_Madd_Roh2z4_cy_3_u_CORTEXM0DS_u_logic_Madd_Roh2z4_cy_3_BMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => u_CORTEXM0DS_u_logic_Roh2z4(1),
      O => u_CORTEXM0DS_u_logic_Roh2z4_1_0
    );
  u_CORTEXM0DS_u_logic_Madd_Roh2z4_cy_3_u_CORTEXM0DS_u_logic_Madd_Roh2z4_cy_3_AMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => u_CORTEXM0DS_u_logic_Roh2z4(0),
      O => u_CORTEXM0DS_u_logic_Roh2z4_0_0
    );
  u_CORTEXM0DS_u_logic_R8x2z4_rt_1 : X_LUT6
    generic map(
      LOC => "SLICE_X32Y117",
      INIT => X"CCCCCCCCCCCCCCCC"
    )
    port map (
      ADR0 => '1',
      ADR4 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR1 => u_CORTEXM0DS_u_logic_R8x2z4_28325,
      ADR5 => '1',
      O => u_CORTEXM0DS_u_logic_R8x2z4_rt_369
    );
  ahbmo_htrans_0_OBUF_1_92_D5LUT : X_LUT5
    generic map(
      LOC => "SLICE_X32Y117",
      INIT => X"00000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      O => NLW_ahbmo_htrans_0_OBUF_1_92_D5LUT_O_UNCONNECTED
    );
  ProtoComp688_CYINITGND : X_ZERO
    generic map(
      LOC => "SLICE_X32Y117"
    )
    port map (
      O => ProtoComp688_CYINITGND_0
    );
  u_CORTEXM0DS_u_logic_Madd_Roh2z4_cy_3_Q : X_CARRY4
    generic map(
      LOC => "SLICE_X32Y117"
    )
    port map (
      CI => '0',
      CYINIT => ProtoComp688_CYINITGND_0,
      CO(3) => u_CORTEXM0DS_u_logic_Madd_Roh2z4_cy_3_Q_28364,
      CO(2) => NLW_u_CORTEXM0DS_u_logic_Madd_Roh2z4_cy_3_CO_2_UNCONNECTED,
      CO(1) => NLW_u_CORTEXM0DS_u_logic_Madd_Roh2z4_cy_3_CO_1_UNCONNECTED,
      CO(0) => NLW_u_CORTEXM0DS_u_logic_Madd_Roh2z4_cy_3_CO_0_UNCONNECTED,
      DI(3) => '0',
      DI(2) => '0',
      DI(1) => '0',
      DI(0) => '1',
      O(3) => u_CORTEXM0DS_u_logic_Roh2z4(3),
      O(2) => u_CORTEXM0DS_u_logic_Roh2z4(2),
      O(1) => u_CORTEXM0DS_u_logic_Roh2z4(1),
      O(0) => u_CORTEXM0DS_u_logic_Roh2z4(0),
      S(3) => u_CORTEXM0DS_u_logic_R8x2z4_rt_369,
      S(2) => u_CORTEXM0DS_u_logic_G7x2z4_rt_380,
      S(1) => u_CORTEXM0DS_u_logic_J4x2z4_rt_371,
      S(0) => u_CORTEXM0DS_u_logic_Madd_Roh2z4_lut(0)
    );
  u_CORTEXM0DS_u_logic_G7x2z4_rt_1 : X_LUT6
    generic map(
      LOC => "SLICE_X32Y117",
      INIT => X"FFFF0000FFFF0000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => u_CORTEXM0DS_u_logic_G7x2z4_27741,
      ADR5 => '1',
      O => u_CORTEXM0DS_u_logic_G7x2z4_rt_380
    );
  ahbmo_htrans_0_OBUF_1_93_C5LUT : X_LUT5
    generic map(
      LOC => "SLICE_X32Y117",
      INIT => X"00000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      O => NLW_ahbmo_htrans_0_OBUF_1_93_C5LUT_O_UNCONNECTED
    );
  u_CORTEXM0DS_u_logic_J4x2z4_rt : X_LUT6
    generic map(
      LOC => "SLICE_X32Y117",
      INIT => X"FF00FF00FF00FF00"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR4 => '1',
      ADR3 => u_CORTEXM0DS_u_logic_J4x2z4_26038,
      ADR5 => '1',
      O => u_CORTEXM0DS_u_logic_J4x2z4_rt_371
    );
  ahbmo_htrans_0_OBUF_1_94_B5LUT : X_LUT5
    generic map(
      LOC => "SLICE_X32Y117",
      INIT => X"00000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      O => NLW_ahbmo_htrans_0_OBUF_1_94_B5LUT_O_UNCONNECTED
    );
  u_CORTEXM0DS_u_logic_Madd_Roh2z4_lut_0_INV_0 : X_LUT6
    generic map(
      LOC => "SLICE_X32Y117",
      INIT => X"3333333333333333"
    )
    port map (
      ADR0 => '1',
      ADR4 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR1 => u_CORTEXM0DS_u_logic_Fcj2z4_26073,
      ADR5 => '1',
      O => u_CORTEXM0DS_u_logic_Madd_Roh2z4_lut(0)
    );
  ahbmo_hprot_1_OBUF_1_26_A5LUT : X_LUT5
    generic map(
      LOC => "SLICE_X32Y117",
      INIT => X"FFFFFFFF"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      O => NLW_ahbmo_hprot_1_OBUF_1_26_A5LUT_O_UNCONNECTED
    );
  u_CORTEXM0DS_u_logic_Madd_n16534_cy_11_u_CORTEXM0DS_u_logic_Madd_n16534_cy_11_DMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => u_CORTEXM0DS_u_logic_n16534(11),
      O => u_CORTEXM0DS_u_logic_n16534_11_0
    );
  u_CORTEXM0DS_u_logic_Madd_n16534_cy_11_u_CORTEXM0DS_u_logic_Madd_n16534_cy_11_CMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => u_CORTEXM0DS_u_logic_n16534(10),
      O => u_CORTEXM0DS_u_logic_n16534_10_0
    );
  u_CORTEXM0DS_u_logic_Madd_n16534_cy_11_u_CORTEXM0DS_u_logic_Madd_n16534_cy_11_BMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => u_CORTEXM0DS_u_logic_n16534(9),
      O => u_CORTEXM0DS_u_logic_n16534_9_0
    );
  u_CORTEXM0DS_u_logic_Madd_n16534_cy_11_u_CORTEXM0DS_u_logic_Madd_n16534_cy_11_AMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => u_CORTEXM0DS_u_logic_n16534(8),
      O => u_CORTEXM0DS_u_logic_n16534_8_0
    );
  u_CORTEXM0DS_u_logic_Tme3z4_rt : X_LUT6
    generic map(
      LOC => "SLICE_X34Y118",
      INIT => X"FFFF0000FFFF0000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => u_CORTEXM0DS_u_logic_Tme3z4_28023,
      ADR5 => '1',
      O => u_CORTEXM0DS_u_logic_Tme3z4_rt_270
    );
  ahbmo_htrans_0_OBUF_1_54_D5LUT : X_LUT5
    generic map(
      LOC => "SLICE_X34Y118",
      INIT => X"00000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      O => NLW_ahbmo_htrans_0_OBUF_1_54_D5LUT_O_UNCONNECTED
    );
  u_CORTEXM0DS_u_logic_Madd_n16534_cy_11_Q : X_CARRY4
    generic map(
      LOC => "SLICE_X34Y118"
    )
    port map (
      CI => u_CORTEXM0DS_u_logic_Madd_n16534_cy_7_Q_28331,
      CYINIT => '0',
      CO(3) => u_CORTEXM0DS_u_logic_Madd_n16534_cy_11_Q_28336,
      CO(2) => NLW_u_CORTEXM0DS_u_logic_Madd_n16534_cy_11_CO_2_UNCONNECTED,
      CO(1) => NLW_u_CORTEXM0DS_u_logic_Madd_n16534_cy_11_CO_1_UNCONNECTED,
      CO(0) => NLW_u_CORTEXM0DS_u_logic_Madd_n16534_cy_11_CO_0_UNCONNECTED,
      DI(3) => '0',
      DI(2) => '0',
      DI(1) => '0',
      DI(0) => '0',
      O(3) => u_CORTEXM0DS_u_logic_n16534(11),
      O(2) => u_CORTEXM0DS_u_logic_n16534(10),
      O(1) => u_CORTEXM0DS_u_logic_n16534(9),
      O(0) => u_CORTEXM0DS_u_logic_n16534(8),
      S(3) => u_CORTEXM0DS_u_logic_Tme3z4_rt_270,
      S(2) => u_CORTEXM0DS_u_logic_Fhx2z4_rt_269,
      S(1) => u_CORTEXM0DS_u_logic_Gmd3z4_rt_285,
      S(0) => u_CORTEXM0DS_u_logic_Ufx2z4_rt_281
    );
  u_CORTEXM0DS_u_logic_Fhx2z4_rt : X_LUT6
    generic map(
      LOC => "SLICE_X34Y118",
      INIT => X"FF00FF00FF00FF00"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR4 => '1',
      ADR3 => u_CORTEXM0DS_u_logic_Fhx2z4_28334,
      ADR5 => '1',
      O => u_CORTEXM0DS_u_logic_Fhx2z4_rt_269
    );
  ahbmo_htrans_0_OBUF_1_55_C5LUT : X_LUT5
    generic map(
      LOC => "SLICE_X34Y118",
      INIT => X"00000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      O => NLW_ahbmo_htrans_0_OBUF_1_55_C5LUT_O_UNCONNECTED
    );
  u_CORTEXM0DS_u_logic_Gmd3z4_rt : X_LUT6
    generic map(
      LOC => "SLICE_X34Y118",
      INIT => X"F0F0F0F0F0F0F0F0"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR4 => '1',
      ADR3 => '1',
      ADR2 => u_CORTEXM0DS_u_logic_Gmd3z4_28333,
      ADR5 => '1',
      O => u_CORTEXM0DS_u_logic_Gmd3z4_rt_285
    );
  ahbmo_htrans_0_OBUF_1_56_B5LUT : X_LUT5
    generic map(
      LOC => "SLICE_X34Y118",
      INIT => X"00000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      O => NLW_ahbmo_htrans_0_OBUF_1_56_B5LUT_O_UNCONNECTED
    );
  u_CORTEXM0DS_u_logic_Ufx2z4_rt : X_LUT6
    generic map(
      LOC => "SLICE_X34Y118",
      INIT => X"CCCCCCCCCCCCCCCC"
    )
    port map (
      ADR0 => '1',
      ADR4 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR1 => u_CORTEXM0DS_u_logic_Ufx2z4_28332,
      ADR5 => '1',
      O => u_CORTEXM0DS_u_logic_Ufx2z4_rt_281
    );
  ahbmo_htrans_0_OBUF_1_57_A5LUT : X_LUT5
    generic map(
      LOC => "SLICE_X34Y118",
      INIT => X"00000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      O => NLW_ahbmo_htrans_0_OBUF_1_57_A5LUT_O_UNCONNECTED
    );
  u_CORTEXM0DS_u_logic_Madd_n16534_cy_19_u_CORTEXM0DS_u_logic_Madd_n16534_cy_19_DMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => u_CORTEXM0DS_u_logic_n16534(19),
      O => u_CORTEXM0DS_u_logic_n16534_19_0
    );
  u_CORTEXM0DS_u_logic_Madd_n16534_cy_19_u_CORTEXM0DS_u_logic_Madd_n16534_cy_19_CMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => u_CORTEXM0DS_u_logic_n16534(18),
      O => u_CORTEXM0DS_u_logic_n16534_18_0
    );
  u_CORTEXM0DS_u_logic_Madd_n16534_cy_19_u_CORTEXM0DS_u_logic_Madd_n16534_cy_19_BMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => u_CORTEXM0DS_u_logic_n16534(17),
      O => u_CORTEXM0DS_u_logic_n16534_17_0
    );
  u_CORTEXM0DS_u_logic_Madd_n16534_cy_19_u_CORTEXM0DS_u_logic_Madd_n16534_cy_19_AMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => u_CORTEXM0DS_u_logic_n16534(16),
      O => u_CORTEXM0DS_u_logic_n16534_16_0
    );
  u_CORTEXM0DS_u_logic_Foe3z4_rt : X_LUT6
    generic map(
      LOC => "SLICE_X34Y120",
      INIT => X"FF00FF00FF00FF00"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR4 => '1',
      ADR3 => u_CORTEXM0DS_u_logic_Foe3z4_28352,
      ADR5 => '1',
      O => u_CORTEXM0DS_u_logic_Foe3z4_rt_292
    );
  ahbmo_htrans_0_OBUF_1_46_D5LUT : X_LUT5
    generic map(
      LOC => "SLICE_X34Y120",
      INIT => X"00000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      O => NLW_ahbmo_htrans_0_OBUF_1_46_D5LUT_O_UNCONNECTED
    );
  u_CORTEXM0DS_u_logic_Madd_n16534_cy_19_Q : X_CARRY4
    generic map(
      LOC => "SLICE_X34Y120"
    )
    port map (
      CI => u_CORTEXM0DS_u_logic_Madd_n16534_cy_15_Q_28342,
      CYINIT => '0',
      CO(3) => u_CORTEXM0DS_u_logic_Madd_n16534_cy_19_Q_28351,
      CO(2) => NLW_u_CORTEXM0DS_u_logic_Madd_n16534_cy_19_CO_2_UNCONNECTED,
      CO(1) => NLW_u_CORTEXM0DS_u_logic_Madd_n16534_cy_19_CO_1_UNCONNECTED,
      CO(0) => NLW_u_CORTEXM0DS_u_logic_Madd_n16534_cy_19_CO_0_UNCONNECTED,
      DI(3) => '0',
      DI(2) => '0',
      DI(1) => '0',
      DI(0) => '0',
      O(3) => u_CORTEXM0DS_u_logic_n16534(19),
      O(2) => u_CORTEXM0DS_u_logic_n16534(18),
      O(1) => u_CORTEXM0DS_u_logic_n16534(17),
      O(0) => u_CORTEXM0DS_u_logic_n16534(16),
      S(3) => u_CORTEXM0DS_u_logic_Foe3z4_rt_292,
      S(2) => u_CORTEXM0DS_u_logic_B9g3z4_rt_291,
      S(1) => u_CORTEXM0DS_u_logic_Zjq2z4_rt_307,
      S(0) => u_CORTEXM0DS_u_logic_Bnx2z4_rt_303
    );
  u_CORTEXM0DS_u_logic_B9g3z4_rt : X_LUT6
    generic map(
      LOC => "SLICE_X34Y120",
      INIT => X"F0F0F0F0F0F0F0F0"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR4 => '1',
      ADR3 => '1',
      ADR2 => u_CORTEXM0DS_u_logic_B9g3z4_28349,
      ADR5 => '1',
      O => u_CORTEXM0DS_u_logic_B9g3z4_rt_291
    );
  ahbmo_htrans_0_OBUF_1_47_C5LUT : X_LUT5
    generic map(
      LOC => "SLICE_X34Y120",
      INIT => X"00000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      O => NLW_ahbmo_htrans_0_OBUF_1_47_C5LUT_O_UNCONNECTED
    );
  u_CORTEXM0DS_u_logic_Zjq2z4_rt : X_LUT6
    generic map(
      LOC => "SLICE_X34Y120",
      INIT => X"CCCCCCCCCCCCCCCC"
    )
    port map (
      ADR0 => '1',
      ADR4 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR1 => u_CORTEXM0DS_u_logic_Zjq2z4_28347,
      ADR5 => '1',
      O => u_CORTEXM0DS_u_logic_Zjq2z4_rt_307
    );
  ahbmo_htrans_0_OBUF_1_48_B5LUT : X_LUT5
    generic map(
      LOC => "SLICE_X34Y120",
      INIT => X"00000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      O => NLW_ahbmo_htrans_0_OBUF_1_48_B5LUT_O_UNCONNECTED
    );
  u_CORTEXM0DS_u_logic_Bnx2z4_rt : X_LUT6
    generic map(
      LOC => "SLICE_X34Y120",
      INIT => X"FF00FF00FF00FF00"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR4 => '1',
      ADR3 => u_CORTEXM0DS_u_logic_Bnx2z4_28345,
      ADR5 => '1',
      O => u_CORTEXM0DS_u_logic_Bnx2z4_rt_303
    );
  ahbmo_htrans_0_OBUF_1_49_A5LUT : X_LUT5
    generic map(
      LOC => "SLICE_X34Y120",
      INIT => X"00000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      O => NLW_ahbmo_htrans_0_OBUF_1_49_A5LUT_O_UNCONNECTED
    );
  u_CORTEXM0DS_u_logic_Madd_Roh2z4_cy_7_u_CORTEXM0DS_u_logic_Madd_Roh2z4_cy_7_DMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => u_CORTEXM0DS_u_logic_Roh2z4(7),
      O => u_CORTEXM0DS_u_logic_Roh2z4_7_0
    );
  u_CORTEXM0DS_u_logic_Madd_Roh2z4_cy_7_u_CORTEXM0DS_u_logic_Madd_Roh2z4_cy_7_CMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => u_CORTEXM0DS_u_logic_Roh2z4(6),
      O => u_CORTEXM0DS_u_logic_Roh2z4_6_0
    );
  u_CORTEXM0DS_u_logic_Madd_Roh2z4_cy_7_u_CORTEXM0DS_u_logic_Madd_Roh2z4_cy_7_BMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => u_CORTEXM0DS_u_logic_Roh2z4(5),
      O => u_CORTEXM0DS_u_logic_Roh2z4_5_0
    );
  u_CORTEXM0DS_u_logic_Madd_Roh2z4_cy_7_u_CORTEXM0DS_u_logic_Madd_Roh2z4_cy_7_AMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => u_CORTEXM0DS_u_logic_Roh2z4(4),
      O => u_CORTEXM0DS_u_logic_Roh2z4_4_0
    );
  u_CORTEXM0DS_u_logic_Jex2z4_rt_1 : X_LUT6
    generic map(
      LOC => "SLICE_X32Y118",
      INIT => X"CCCCCCCCCCCCCCCC"
    )
    port map (
      ADR0 => '1',
      ADR4 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR1 => u_CORTEXM0DS_u_logic_Jex2z4_28130,
      ADR5 => '1',
      O => u_CORTEXM0DS_u_logic_Madd_Roh2z4_cy_7_u_CORTEXM0DS_u_logic_Jex2z4_rt
    );
  ahbmo_htrans_0_OBUF_1_88_D5LUT : X_LUT5
    generic map(
      LOC => "SLICE_X32Y118",
      INIT => X"00000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      O => NLW_ahbmo_htrans_0_OBUF_1_88_D5LUT_O_UNCONNECTED
    );
  u_CORTEXM0DS_u_logic_Madd_Roh2z4_cy_7_Q : X_CARRY4
    generic map(
      LOC => "SLICE_X32Y118"
    )
    port map (
      CI => u_CORTEXM0DS_u_logic_Madd_Roh2z4_cy_3_Q_28364,
      CYINIT => '0',
      CO(3) => u_CORTEXM0DS_u_logic_Madd_Roh2z4_cy_7_Q_28368,
      CO(2) => NLW_u_CORTEXM0DS_u_logic_Madd_Roh2z4_cy_7_CO_2_UNCONNECTED,
      CO(1) => NLW_u_CORTEXM0DS_u_logic_Madd_Roh2z4_cy_7_CO_1_UNCONNECTED,
      CO(0) => NLW_u_CORTEXM0DS_u_logic_Madd_Roh2z4_cy_7_CO_0_UNCONNECTED,
      DI(3) => '0',
      DI(2) => '0',
      DI(1) => '0',
      DI(0) => '0',
      O(3) => u_CORTEXM0DS_u_logic_Roh2z4(7),
      O(2) => u_CORTEXM0DS_u_logic_Roh2z4(6),
      O(1) => u_CORTEXM0DS_u_logic_Roh2z4(5),
      O(0) => u_CORTEXM0DS_u_logic_Roh2z4(4),
      S(3) => u_CORTEXM0DS_u_logic_Madd_Roh2z4_cy_7_u_CORTEXM0DS_u_logic_Jex2z4_rt,
      S(2) => u_CORTEXM0DS_u_logic_Madd_Roh2z4_cy_7_u_CORTEXM0DS_u_logic_Ycx2z4_rt,
      S(1) => u_CORTEXM0DS_u_logic_Madd_Roh2z4_cy_7_u_CORTEXM0DS_u_logic_Nbx2z4_rt,
      S(0) => u_CORTEXM0DS_u_logic_Cax2z4_rt_400
    );
  u_CORTEXM0DS_u_logic_Ycx2z4_rt_1 : X_LUT6
    generic map(
      LOC => "SLICE_X32Y118",
      INIT => X"FF00FF00FF00FF00"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR4 => '1',
      ADR3 => u_CORTEXM0DS_u_logic_Ycx2z4_27087,
      ADR5 => '1',
      O => u_CORTEXM0DS_u_logic_Madd_Roh2z4_cy_7_u_CORTEXM0DS_u_logic_Ycx2z4_rt
    );
  ahbmo_htrans_0_OBUF_1_89_C5LUT : X_LUT5
    generic map(
      LOC => "SLICE_X32Y118",
      INIT => X"00000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      O => NLW_ahbmo_htrans_0_OBUF_1_89_C5LUT_O_UNCONNECTED
    );
  u_CORTEXM0DS_u_logic_Nbx2z4_rt_1 : X_LUT6
    generic map(
      LOC => "SLICE_X32Y118",
      INIT => X"FFFF0000FFFF0000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => u_CORTEXM0DS_u_logic_Nbx2z4_28327,
      ADR5 => '1',
      O => u_CORTEXM0DS_u_logic_Madd_Roh2z4_cy_7_u_CORTEXM0DS_u_logic_Nbx2z4_rt
    );
  ahbmo_htrans_0_OBUF_1_90_B5LUT : X_LUT5
    generic map(
      LOC => "SLICE_X32Y118",
      INIT => X"00000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      O => NLW_ahbmo_htrans_0_OBUF_1_90_B5LUT_O_UNCONNECTED
    );
  u_CORTEXM0DS_u_logic_Cax2z4_rt_1 : X_LUT6
    generic map(
      LOC => "SLICE_X32Y118",
      INIT => X"FF00FF00FF00FF00"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR4 => '1',
      ADR3 => u_CORTEXM0DS_u_logic_Cax2z4_28024,
      ADR5 => '1',
      O => u_CORTEXM0DS_u_logic_Cax2z4_rt_400
    );
  ahbmo_htrans_0_OBUF_1_91_A5LUT : X_LUT5
    generic map(
      LOC => "SLICE_X32Y118",
      INIT => X"00000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      O => NLW_ahbmo_htrans_0_OBUF_1_91_A5LUT_O_UNCONNECTED
    );
  u_CORTEXM0DS_u_logic_n16534_29_u_CORTEXM0DS_u_logic_n16534_29_BMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => u_CORTEXM0DS_u_logic_n16534(29),
      O => u_CORTEXM0DS_u_logic_n16534_29_0
    );
  u_CORTEXM0DS_u_logic_n16534_29_u_CORTEXM0DS_u_logic_n16534_29_AMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => u_CORTEXM0DS_u_logic_n16534(28),
      O => u_CORTEXM0DS_u_logic_n16534_28_0
    );
  u_CORTEXM0DS_u_logic_Madd_n16534_xor_29_Q : X_CARRY4
    generic map(
      LOC => "SLICE_X34Y123"
    )
    port map (
      CI => u_CORTEXM0DS_u_logic_Madd_n16534_cy_27_Q_28360,
      CYINIT => '0',
      CO(3) => NLW_u_CORTEXM0DS_u_logic_Madd_n16534_xor_29_CO_3_UNCONNECTED,
      CO(2) => NLW_u_CORTEXM0DS_u_logic_Madd_n16534_xor_29_CO_2_UNCONNECTED,
      CO(1) => NLW_u_CORTEXM0DS_u_logic_Madd_n16534_xor_29_CO_1_UNCONNECTED,
      CO(0) => NLW_u_CORTEXM0DS_u_logic_Madd_n16534_xor_29_CO_0_UNCONNECTED,
      DI(3) => NLW_u_CORTEXM0DS_u_logic_Madd_n16534_xor_29_DI_3_UNCONNECTED,
      DI(2) => NLW_u_CORTEXM0DS_u_logic_Madd_n16534_xor_29_DI_2_UNCONNECTED,
      DI(1) => NLW_u_CORTEXM0DS_u_logic_Madd_n16534_xor_29_DI_1_UNCONNECTED,
      DI(0) => '0',
      O(3) => NLW_u_CORTEXM0DS_u_logic_Madd_n16534_xor_29_O_3_UNCONNECTED,
      O(2) => NLW_u_CORTEXM0DS_u_logic_Madd_n16534_xor_29_O_2_UNCONNECTED,
      O(1) => u_CORTEXM0DS_u_logic_n16534(29),
      O(0) => u_CORTEXM0DS_u_logic_n16534(28),
      S(3) => NLW_u_CORTEXM0DS_u_logic_Madd_n16534_xor_29_S_3_UNCONNECTED,
      S(2) => NLW_u_CORTEXM0DS_u_logic_Madd_n16534_xor_29_S_2_UNCONNECTED,
      S(1) => u_CORTEXM0DS_u_logic_J0l2z4_rt_357,
      S(0) => u_CORTEXM0DS_u_logic_Omk2z4_rt_359
    );
  u_CORTEXM0DS_u_logic_J0l2z4_rt : X_LUT6
    generic map(
      LOC => "SLICE_X34Y123",
      INIT => X"FFFFFFFF00000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      ADR5 => u_CORTEXM0DS_u_logic_J0l2z4_27647,
      O => u_CORTEXM0DS_u_logic_J0l2z4_rt_357
    );
  u_CORTEXM0DS_u_logic_Omk2z4_rt : X_LUT6
    generic map(
      LOC => "SLICE_X34Y123",
      INIT => X"FF00FF00FF00FF00"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR4 => '1',
      ADR3 => u_CORTEXM0DS_u_logic_Omk2z4_26754,
      ADR5 => '1',
      O => u_CORTEXM0DS_u_logic_Omk2z4_rt_359
    );
  ahbmo_htrans_0_OBUF_1_37_A5LUT : X_LUT5
    generic map(
      LOC => "SLICE_X34Y123",
      INIT => X"00000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      O => NLW_ahbmo_htrans_0_OBUF_1_37_A5LUT_O_UNCONNECTED
    );
  u_CORTEXM0DS_u_logic_Madd_n16534_cy_27_u_CORTEXM0DS_u_logic_Madd_n16534_cy_27_DMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => u_CORTEXM0DS_u_logic_n16534(27),
      O => u_CORTEXM0DS_u_logic_n16534_27_0
    );
  u_CORTEXM0DS_u_logic_Madd_n16534_cy_27_u_CORTEXM0DS_u_logic_Madd_n16534_cy_27_CMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => u_CORTEXM0DS_u_logic_n16534(26),
      O => u_CORTEXM0DS_u_logic_n16534_26_0
    );
  u_CORTEXM0DS_u_logic_Madd_n16534_cy_27_u_CORTEXM0DS_u_logic_Madd_n16534_cy_27_BMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => u_CORTEXM0DS_u_logic_n16534(25),
      O => u_CORTEXM0DS_u_logic_n16534_25_0
    );
  u_CORTEXM0DS_u_logic_Madd_n16534_cy_27_u_CORTEXM0DS_u_logic_Madd_n16534_cy_27_AMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => u_CORTEXM0DS_u_logic_n16534(24),
      O => u_CORTEXM0DS_u_logic_n16534_24_0
    );
  u_CORTEXM0DS_u_logic_Vvx2z4_rt : X_LUT6
    generic map(
      LOC => "SLICE_X34Y122",
      INIT => X"FF00FF00FF00FF00"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR4 => '1',
      ADR3 => u_CORTEXM0DS_u_logic_Vvx2z4_27373,
      ADR5 => '1',
      O => u_CORTEXM0DS_u_logic_Vvx2z4_rt_336
    );
  ahbmo_htrans_0_OBUF_1_38_D5LUT : X_LUT5
    generic map(
      LOC => "SLICE_X34Y122",
      INIT => X"00000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      O => NLW_ahbmo_htrans_0_OBUF_1_38_D5LUT_O_UNCONNECTED
    );
  u_CORTEXM0DS_u_logic_Madd_n16534_cy_27_Q : X_CARRY4
    generic map(
      LOC => "SLICE_X34Y122"
    )
    port map (
      CI => u_CORTEXM0DS_u_logic_Madd_n16534_cy_23_Q_28357,
      CYINIT => '0',
      CO(3) => u_CORTEXM0DS_u_logic_Madd_n16534_cy_27_Q_28360,
      CO(2) => NLW_u_CORTEXM0DS_u_logic_Madd_n16534_cy_27_CO_2_UNCONNECTED,
      CO(1) => NLW_u_CORTEXM0DS_u_logic_Madd_n16534_cy_27_CO_1_UNCONNECTED,
      CO(0) => NLW_u_CORTEXM0DS_u_logic_Madd_n16534_cy_27_CO_0_UNCONNECTED,
      DI(3) => '0',
      DI(2) => '0',
      DI(1) => '0',
      DI(0) => '0',
      O(3) => u_CORTEXM0DS_u_logic_n16534(27),
      O(2) => u_CORTEXM0DS_u_logic_n16534(26),
      O(1) => u_CORTEXM0DS_u_logic_n16534(25),
      O(0) => u_CORTEXM0DS_u_logic_n16534(24),
      S(3) => u_CORTEXM0DS_u_logic_Vvx2z4_rt_336,
      S(2) => u_CORTEXM0DS_u_logic_Jux2z4_rt_335,
      S(1) => u_CORTEXM0DS_u_logic_Xsx2z4_rt_351,
      S(0) => u_CORTEXM0DS_u_logic_Lrx2z4_rt_347
    );
  u_CORTEXM0DS_u_logic_Jux2z4_rt : X_LUT6
    generic map(
      LOC => "SLICE_X34Y122",
      INIT => X"FF00FF00FF00FF00"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR4 => '1',
      ADR3 => u_CORTEXM0DS_u_logic_Jux2z4_28027,
      ADR5 => '1',
      O => u_CORTEXM0DS_u_logic_Jux2z4_rt_335
    );
  ahbmo_htrans_0_OBUF_1_39_C5LUT : X_LUT5
    generic map(
      LOC => "SLICE_X34Y122",
      INIT => X"00000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      O => NLW_ahbmo_htrans_0_OBUF_1_39_C5LUT_O_UNCONNECTED
    );
  u_CORTEXM0DS_u_logic_Xsx2z4_rt : X_LUT6
    generic map(
      LOC => "SLICE_X34Y122",
      INIT => X"FFFF0000FFFF0000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => u_CORTEXM0DS_u_logic_Xsx2z4_26499,
      ADR5 => '1',
      O => u_CORTEXM0DS_u_logic_Xsx2z4_rt_351
    );
  ahbmo_htrans_0_OBUF_1_40_B5LUT : X_LUT5
    generic map(
      LOC => "SLICE_X34Y122",
      INIT => X"00000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      O => NLW_ahbmo_htrans_0_OBUF_1_40_B5LUT_O_UNCONNECTED
    );
  u_CORTEXM0DS_u_logic_Lrx2z4_rt : X_LUT6
    generic map(
      LOC => "SLICE_X34Y122",
      INIT => X"F0F0F0F0F0F0F0F0"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR4 => '1',
      ADR3 => '1',
      ADR2 => u_CORTEXM0DS_u_logic_Lrx2z4_28166,
      ADR5 => '1',
      O => u_CORTEXM0DS_u_logic_Lrx2z4_rt_347
    );
  ahbmo_htrans_0_OBUF_1_41_A5LUT : X_LUT5
    generic map(
      LOC => "SLICE_X34Y122",
      INIT => X"00000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      O => NLW_ahbmo_htrans_0_OBUF_1_41_A5LUT_O_UNCONNECTED
    );
  u_CORTEXM0DS_u_logic_Madd_Roh2z4_cy_11_u_CORTEXM0DS_u_logic_Madd_Roh2z4_cy_11_DMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => u_CORTEXM0DS_u_logic_Roh2z4(11),
      O => u_CORTEXM0DS_u_logic_Roh2z4_11_0
    );
  u_CORTEXM0DS_u_logic_Madd_Roh2z4_cy_11_u_CORTEXM0DS_u_logic_Madd_Roh2z4_cy_11_CMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => u_CORTEXM0DS_u_logic_Roh2z4(10),
      O => u_CORTEXM0DS_u_logic_Roh2z4_10_0
    );
  u_CORTEXM0DS_u_logic_Madd_Roh2z4_cy_11_u_CORTEXM0DS_u_logic_Madd_Roh2z4_cy_11_BMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => u_CORTEXM0DS_u_logic_Roh2z4(9),
      O => u_CORTEXM0DS_u_logic_Roh2z4_9_0
    );
  u_CORTEXM0DS_u_logic_Madd_Roh2z4_cy_11_u_CORTEXM0DS_u_logic_Madd_Roh2z4_cy_11_AMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => u_CORTEXM0DS_u_logic_Roh2z4(8),
      O => u_CORTEXM0DS_u_logic_Roh2z4_8_0
    );
  u_CORTEXM0DS_u_logic_Fhx2z4_rt_1 : X_LUT6
    generic map(
      LOC => "SLICE_X32Y119",
      INIT => X"FFFF0000FFFF0000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => u_CORTEXM0DS_u_logic_Fhx2z4_28334,
      ADR5 => '1',
      O => u_CORTEXM0DS_u_logic_Madd_Roh2z4_cy_11_u_CORTEXM0DS_u_logic_Fhx2z4_rt
    );
  ahbmo_htrans_0_OBUF_1_84_D5LUT : X_LUT5
    generic map(
      LOC => "SLICE_X32Y119",
      INIT => X"00000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      O => NLW_ahbmo_htrans_0_OBUF_1_84_D5LUT_O_UNCONNECTED
    );
  u_CORTEXM0DS_u_logic_Madd_Roh2z4_cy_11_Q : X_CARRY4
    generic map(
      LOC => "SLICE_X32Y119"
    )
    port map (
      CI => u_CORTEXM0DS_u_logic_Madd_Roh2z4_cy_7_Q_28368,
      CYINIT => '0',
      CO(3) => u_CORTEXM0DS_u_logic_Madd_Roh2z4_cy_11_Q_28373,
      CO(2) => NLW_u_CORTEXM0DS_u_logic_Madd_Roh2z4_cy_11_CO_2_UNCONNECTED,
      CO(1) => NLW_u_CORTEXM0DS_u_logic_Madd_Roh2z4_cy_11_CO_1_UNCONNECTED,
      CO(0) => NLW_u_CORTEXM0DS_u_logic_Madd_Roh2z4_cy_11_CO_0_UNCONNECTED,
      DI(3) => '0',
      DI(2) => '0',
      DI(1) => '0',
      DI(0) => '0',
      O(3) => u_CORTEXM0DS_u_logic_Roh2z4(11),
      O(2) => u_CORTEXM0DS_u_logic_Roh2z4(10),
      O(1) => u_CORTEXM0DS_u_logic_Roh2z4(9),
      O(0) => u_CORTEXM0DS_u_logic_Roh2z4(8),
      S(3) => u_CORTEXM0DS_u_logic_Madd_Roh2z4_cy_11_u_CORTEXM0DS_u_logic_Fhx2z4_rt,
      S(2) => u_CORTEXM0DS_u_logic_Madd_Roh2z4_cy_11_u_CORTEXM0DS_u_logic_Gmd3z4_rt,
      S(1) => u_CORTEXM0DS_u_logic_Madd_Roh2z4_cy_11_u_CORTEXM0DS_u_logic_Ufx2z4_rt,
      S(0) => u_CORTEXM0DS_u_logic_Madd_Roh2z4_cy_11_u_CORTEXM0DS_u_logic_V4d3z4_rt
    );
  u_CORTEXM0DS_u_logic_Gmd3z4_rt_1 : X_LUT6
    generic map(
      LOC => "SLICE_X32Y119",
      INIT => X"FFFF0000FFFF0000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => u_CORTEXM0DS_u_logic_Gmd3z4_28333,
      ADR5 => '1',
      O => u_CORTEXM0DS_u_logic_Madd_Roh2z4_cy_11_u_CORTEXM0DS_u_logic_Gmd3z4_rt
    );
  ahbmo_htrans_0_OBUF_1_85_C5LUT : X_LUT5
    generic map(
      LOC => "SLICE_X32Y119",
      INIT => X"00000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      O => NLW_ahbmo_htrans_0_OBUF_1_85_C5LUT_O_UNCONNECTED
    );
  u_CORTEXM0DS_u_logic_Ufx2z4_rt_1 : X_LUT6
    generic map(
      LOC => "SLICE_X32Y119",
      INIT => X"FFFF0000FFFF0000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => u_CORTEXM0DS_u_logic_Ufx2z4_28332,
      ADR5 => '1',
      O => u_CORTEXM0DS_u_logic_Madd_Roh2z4_cy_11_u_CORTEXM0DS_u_logic_Ufx2z4_rt
    );
  ahbmo_htrans_0_OBUF_1_86_B5LUT : X_LUT5
    generic map(
      LOC => "SLICE_X32Y119",
      INIT => X"00000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      O => NLW_ahbmo_htrans_0_OBUF_1_86_B5LUT_O_UNCONNECTED
    );
  u_CORTEXM0DS_u_logic_V4d3z4_rt_1 : X_LUT6
    generic map(
      LOC => "SLICE_X32Y119",
      INIT => X"FF00FF00FF00FF00"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR4 => '1',
      ADR3 => u_CORTEXM0DS_u_logic_V4d3z4_27305,
      ADR5 => '1',
      O => u_CORTEXM0DS_u_logic_Madd_Roh2z4_cy_11_u_CORTEXM0DS_u_logic_V4d3z4_rt
    );
  ahbmo_htrans_0_OBUF_1_87_A5LUT : X_LUT5
    generic map(
      LOC => "SLICE_X32Y119",
      INIT => X"00000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      O => NLW_ahbmo_htrans_0_OBUF_1_87_A5LUT_O_UNCONNECTED
    );
  u_CORTEXM0DS_u_logic_Roh2z4_30_u_CORTEXM0DS_u_logic_Roh2z4_30_CMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => u_CORTEXM0DS_u_logic_Roh2z4(30),
      O => u_CORTEXM0DS_u_logic_Roh2z4_30_0
    );
  u_CORTEXM0DS_u_logic_Roh2z4_30_u_CORTEXM0DS_u_logic_Roh2z4_30_BMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => u_CORTEXM0DS_u_logic_Roh2z4(29),
      O => u_CORTEXM0DS_u_logic_Roh2z4_29_0
    );
  u_CORTEXM0DS_u_logic_Roh2z4_30_u_CORTEXM0DS_u_logic_Roh2z4_30_AMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => u_CORTEXM0DS_u_logic_Roh2z4(28),
      O => u_CORTEXM0DS_u_logic_Roh2z4_28_0
    );
  u_CORTEXM0DS_u_logic_Madd_Roh2z4_xor_30_Q : X_CARRY4
    generic map(
      LOC => "SLICE_X32Y124"
    )
    port map (
      CI => u_CORTEXM0DS_u_logic_Madd_Roh2z4_cy_27_Q_28388,
      CYINIT => '0',
      CO(3) => NLW_u_CORTEXM0DS_u_logic_Madd_Roh2z4_xor_30_CO_3_UNCONNECTED,
      CO(2) => NLW_u_CORTEXM0DS_u_logic_Madd_Roh2z4_xor_30_CO_2_UNCONNECTED,
      CO(1) => NLW_u_CORTEXM0DS_u_logic_Madd_Roh2z4_xor_30_CO_1_UNCONNECTED,
      CO(0) => NLW_u_CORTEXM0DS_u_logic_Madd_Roh2z4_xor_30_CO_0_UNCONNECTED,
      DI(3) => NLW_u_CORTEXM0DS_u_logic_Madd_Roh2z4_xor_30_DI_3_UNCONNECTED,
      DI(2) => NLW_u_CORTEXM0DS_u_logic_Madd_Roh2z4_xor_30_DI_2_UNCONNECTED,
      DI(1) => '0',
      DI(0) => '0',
      O(3) => NLW_u_CORTEXM0DS_u_logic_Madd_Roh2z4_xor_30_O_3_UNCONNECTED,
      O(2) => u_CORTEXM0DS_u_logic_Roh2z4(30),
      O(1) => u_CORTEXM0DS_u_logic_Roh2z4(29),
      O(0) => u_CORTEXM0DS_u_logic_Roh2z4(28),
      S(3) => NLW_u_CORTEXM0DS_u_logic_Madd_Roh2z4_xor_30_S_3_UNCONNECTED,
      S(2) => u_CORTEXM0DS_u_logic_Roh2z4_30_u_CORTEXM0DS_u_logic_J0l2z4_rt,
      S(1) => u_CORTEXM0DS_u_logic_Roh2z4_30_u_CORTEXM0DS_u_logic_Omk2z4_rt,
      S(0) => u_CORTEXM0DS_u_logic_Roh2z4_30_u_CORTEXM0DS_u_logic_Vvx2z4_rt
    );
  u_CORTEXM0DS_u_logic_J0l2z4_rt_1 : X_LUT6
    generic map(
      LOC => "SLICE_X32Y124",
      INIT => X"F0F0F0F0F0F0F0F0"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR5 => '1',
      ADR3 => '1',
      ADR4 => '1',
      ADR2 => u_CORTEXM0DS_u_logic_J0l2z4_27647,
      O => u_CORTEXM0DS_u_logic_Roh2z4_30_u_CORTEXM0DS_u_logic_J0l2z4_rt
    );
  u_CORTEXM0DS_u_logic_Omk2z4_rt_1 : X_LUT6
    generic map(
      LOC => "SLICE_X32Y124",
      INIT => X"FF00FF00FF00FF00"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR4 => '1',
      ADR3 => u_CORTEXM0DS_u_logic_Omk2z4_26754,
      ADR5 => '1',
      O => u_CORTEXM0DS_u_logic_Roh2z4_30_u_CORTEXM0DS_u_logic_Omk2z4_rt
    );
  ahbmo_htrans_0_OBUF_1_66_B5LUT : X_LUT5
    generic map(
      LOC => "SLICE_X32Y124",
      INIT => X"00000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      O => NLW_ahbmo_htrans_0_OBUF_1_66_B5LUT_O_UNCONNECTED
    );
  u_CORTEXM0DS_u_logic_Vvx2z4_rt_1 : X_LUT6
    generic map(
      LOC => "SLICE_X32Y124",
      INIT => X"FF00FF00FF00FF00"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR4 => '1',
      ADR3 => u_CORTEXM0DS_u_logic_Vvx2z4_27373,
      ADR5 => '1',
      O => u_CORTEXM0DS_u_logic_Roh2z4_30_u_CORTEXM0DS_u_logic_Vvx2z4_rt
    );
  ahbmo_htrans_0_OBUF_1_67_A5LUT : X_LUT5
    generic map(
      LOC => "SLICE_X32Y124",
      INIT => X"00000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      O => NLW_ahbmo_htrans_0_OBUF_1_67_A5LUT_O_UNCONNECTED
    );
  u_CORTEXM0DS_u_logic_Madd_n16585_cy_12_u_CORTEXM0DS_u_logic_Madd_n16585_cy_12_DMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => u_CORTEXM0DS_u_logic_n16585(12),
      O => u_CORTEXM0DS_u_logic_n16585_12_0
    );
  u_CORTEXM0DS_u_logic_Madd_n16585_cy_12_u_CORTEXM0DS_u_logic_Madd_n16585_cy_12_CMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => u_CORTEXM0DS_u_logic_n16585(11),
      O => u_CORTEXM0DS_u_logic_n16585_11_0
    );
  u_CORTEXM0DS_u_logic_Madd_n16585_cy_12_u_CORTEXM0DS_u_logic_Madd_n16585_cy_12_BMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => u_CORTEXM0DS_u_logic_n16585(10),
      O => u_CORTEXM0DS_u_logic_n16585_10_0
    );
  u_CORTEXM0DS_u_logic_Madd_n16585_cy_12_u_CORTEXM0DS_u_logic_Madd_n16585_cy_12_AMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => u_CORTEXM0DS_u_logic_n16585(9),
      O => u_CORTEXM0DS_u_logic_n16585_9_0
    );
  u_CORTEXM0DS_u_logic_Madd_n16585_lut_12_Q : X_LUT6
    generic map(
      LOC => "SLICE_X22Y116",
      INIT => X"C396F0A50F5A0F5A"
    )
    port map (
      ADR5 => N1673,
      ADR4 => u_CORTEXM0DS_u_logic_W19wx4,
      ADR2 => u_CORTEXM0DS_u_logic_Wzawx4,
      ADR3 => u_CORTEXM0DS_u_logic_H67wx4_O67wx4_AND_1705_o,
      ADR1 => u_CORTEXM0DS_u_logic_Gm1wx4,
      ADR0 => u_CORTEXM0DS_u_logic_Qk1wx4,
      O => u_CORTEXM0DS_u_logic_Madd_n16585_lut(12)
    );
  u_CORTEXM0DS_u_logic_Madd_n16585_cy_12_Q : X_CARRY4
    generic map(
      LOC => "SLICE_X22Y116"
    )
    port map (
      CI => u_CORTEXM0DS_u_logic_Madd_n16585_cy_8_Q_28403,
      CYINIT => '0',
      CO(3) => u_CORTEXM0DS_u_logic_Madd_n16585_cy_12_Q_28407,
      CO(2) => NLW_u_CORTEXM0DS_u_logic_Madd_n16585_cy_12_CO_2_UNCONNECTED,
      CO(1) => NLW_u_CORTEXM0DS_u_logic_Madd_n16585_cy_12_CO_1_UNCONNECTED,
      CO(0) => NLW_u_CORTEXM0DS_u_logic_Madd_n16585_cy_12_CO_0_UNCONNECTED,
      DI(3) => NlwBufferSignal_u_CORTEXM0DS_u_logic_Madd_n16585_cy_12_DI_3_Q,
      DI(2) => NlwBufferSignal_u_CORTEXM0DS_u_logic_Madd_n16585_cy_12_DI_2_Q,
      DI(1) => u_CORTEXM0DS_u_logic_S1cvx4,
      DI(0) => NlwBufferSignal_u_CORTEXM0DS_u_logic_Madd_n16585_cy_12_DI_0_Q,
      O(3) => u_CORTEXM0DS_u_logic_n16585(12),
      O(2) => u_CORTEXM0DS_u_logic_n16585(11),
      O(1) => u_CORTEXM0DS_u_logic_n16585(10),
      O(0) => u_CORTEXM0DS_u_logic_n16585(9),
      S(3) => u_CORTEXM0DS_u_logic_Madd_n16585_lut(12),
      S(2) => u_CORTEXM0DS_u_logic_Madd_n16585_lut(11),
      S(1) => u_CORTEXM0DS_u_logic_Madd_n16585_lut(10),
      S(0) => u_CORTEXM0DS_u_logic_Madd_n16585_lut(9)
    );
  u_CORTEXM0DS_u_logic_Madd_n16585_lut_11_Q : X_LUT6
    generic map(
      LOC => "SLICE_X22Y116",
      INIT => X"C633C633C63339CC"
    )
    port map (
      ADR3 => N1671_0,
      ADR0 => u_CORTEXM0DS_u_logic_W19wx4,
      ADR1 => u_CORTEXM0DS_u_logic_Wzawx4,
      ADR2 => u_CORTEXM0DS_u_logic_S132z4_Z132z4_AND_5467_o,
      ADR5 => u_CORTEXM0DS_u_logic_H67wx4_O67wx4_AND_1705_o,
      ADR4 => u_CORTEXM0DS_u_logic_Sfa2z4_Zfa2z4_AND_6505_o,
      O => u_CORTEXM0DS_u_logic_Madd_n16585_lut(11)
    );
  u_CORTEXM0DS_u_logic_Madd_n16585_lut_10_Q : X_LUT6
    generic map(
      LOC => "SLICE_X22Y116",
      INIT => X"5A5A5AA55A5A5AA5"
    )
    port map (
      ADR1 => '1',
      ADR2 => u_CORTEXM0DS_u_logic_Wzawx4,
      ADR4 => u_CORTEXM0DS_u_logic_H67wx4_O67wx4_AND_1705_o,
      ADR0 => u_CORTEXM0DS_u_logic_Kzbwx4,
      ADR3 => u_CORTEXM0DS_u_logic_Mtbwx4_Ttbwx4_AND_2138_o,
      ADR5 => '1',
      O => u_CORTEXM0DS_u_logic_Madd_n16585_lut(10)
    );
  u_CORTEXM0DS_u_logic_S1cvx41 : X_LUT5
    generic map(
      LOC => "SLICE_X22Y116",
      INIT => X"000000FF"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR4 => u_CORTEXM0DS_u_logic_H67wx4_O67wx4_AND_1705_o,
      ADR2 => '1',
      ADR3 => u_CORTEXM0DS_u_logic_Mtbwx4_Ttbwx4_AND_2138_o,
      O => u_CORTEXM0DS_u_logic_S1cvx4
    );
  u_CORTEXM0DS_u_logic_Madd_n16585_lut_9_Q : X_LUT6
    generic map(
      LOC => "SLICE_X22Y116",
      INIT => X"00FF55AA00FF55AA"
    )
    port map (
      ADR5 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR4 => u_CORTEXM0DS_u_logic_H67wx4_O67wx4_AND_1705_o,
      ADR3 => u_CORTEXM0DS_u_logic_Lk9wx4_B19wx4_XOR_33_o,
      ADR0 => u_CORTEXM0DS_u_logic_F32wx4,
      O => u_CORTEXM0DS_u_logic_Madd_n16585_lut(9)
    );
  u_CORTEXM0DS_u_logic_Madd_Roh2z4_cy_23_u_CORTEXM0DS_u_logic_Madd_Roh2z4_cy_23_DMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => u_CORTEXM0DS_u_logic_Roh2z4(23),
      O => u_CORTEXM0DS_u_logic_Roh2z4_23_0
    );
  u_CORTEXM0DS_u_logic_Madd_Roh2z4_cy_23_u_CORTEXM0DS_u_logic_Madd_Roh2z4_cy_23_CMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => u_CORTEXM0DS_u_logic_Roh2z4(22),
      O => u_CORTEXM0DS_u_logic_Roh2z4_22_0
    );
  u_CORTEXM0DS_u_logic_Madd_Roh2z4_cy_23_u_CORTEXM0DS_u_logic_Madd_Roh2z4_cy_23_BMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => u_CORTEXM0DS_u_logic_Roh2z4(21),
      O => u_CORTEXM0DS_u_logic_Roh2z4_21_0
    );
  u_CORTEXM0DS_u_logic_Madd_Roh2z4_cy_23_u_CORTEXM0DS_u_logic_Madd_Roh2z4_cy_23_AMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => u_CORTEXM0DS_u_logic_Roh2z4(20),
      O => u_CORTEXM0DS_u_logic_Roh2z4_20_0
    );
  u_CORTEXM0DS_u_logic_Xyk2z4_rt_1 : X_LUT6
    generic map(
      LOC => "SLICE_X32Y122",
      INIT => X"F0F0F0F0F0F0F0F0"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR4 => '1',
      ADR3 => '1',
      ADR2 => u_CORTEXM0DS_u_logic_Xyk2z4_26477,
      ADR5 => '1',
      O => u_CORTEXM0DS_u_logic_Madd_Roh2z4_cy_23_u_CORTEXM0DS_u_logic_Xyk2z4_rt
    );
  ahbmo_htrans_0_OBUF_1_72_D5LUT : X_LUT5
    generic map(
      LOC => "SLICE_X32Y122",
      INIT => X"00000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      O => NLW_ahbmo_htrans_0_OBUF_1_72_D5LUT_O_UNCONNECTED
    );
  u_CORTEXM0DS_u_logic_Madd_Roh2z4_cy_23_Q : X_CARRY4
    generic map(
      LOC => "SLICE_X32Y122"
    )
    port map (
      CI => u_CORTEXM0DS_u_logic_Madd_Roh2z4_cy_19_Q_28382,
      CYINIT => '0',
      CO(3) => u_CORTEXM0DS_u_logic_Madd_Roh2z4_cy_23_Q_28385,
      CO(2) => NLW_u_CORTEXM0DS_u_logic_Madd_Roh2z4_cy_23_CO_2_UNCONNECTED,
      CO(1) => NLW_u_CORTEXM0DS_u_logic_Madd_Roh2z4_cy_23_CO_1_UNCONNECTED,
      CO(0) => NLW_u_CORTEXM0DS_u_logic_Madd_Roh2z4_cy_23_CO_0_UNCONNECTED,
      DI(3) => '0',
      DI(2) => '0',
      DI(1) => '0',
      DI(0) => '0',
      O(3) => u_CORTEXM0DS_u_logic_Roh2z4(23),
      O(2) => u_CORTEXM0DS_u_logic_Roh2z4(22),
      O(1) => u_CORTEXM0DS_u_logic_Roh2z4(21),
      O(0) => u_CORTEXM0DS_u_logic_Roh2z4(20),
      S(3) => u_CORTEXM0DS_u_logic_Madd_Roh2z4_cy_23_u_CORTEXM0DS_u_logic_Xyk2z4_rt,
      S(2) => u_CORTEXM0DS_u_logic_Madd_Roh2z4_cy_23_u_CORTEXM0DS_u_logic_Kaf3z4_rt,
      S(1) => u_CORTEXM0DS_u_logic_Madd_Roh2z4_cy_23_u_CORTEXM0DS_u_logic_Nox2z4_rt,
      S(0) => u_CORTEXM0DS_u_logic_Madd_Roh2z4_cy_23_u_CORTEXM0DS_u_logic_Foe3z4_rt
    );
  u_CORTEXM0DS_u_logic_Kaf3z4_rt_1 : X_LUT6
    generic map(
      LOC => "SLICE_X32Y122",
      INIT => X"F0F0F0F0F0F0F0F0"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR4 => '1',
      ADR3 => '1',
      ADR2 => u_CORTEXM0DS_u_logic_Kaf3z4_27421,
      ADR5 => '1',
      O => u_CORTEXM0DS_u_logic_Madd_Roh2z4_cy_23_u_CORTEXM0DS_u_logic_Kaf3z4_rt
    );
  ahbmo_htrans_0_OBUF_1_73_C5LUT : X_LUT5
    generic map(
      LOC => "SLICE_X32Y122",
      INIT => X"00000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      O => NLW_ahbmo_htrans_0_OBUF_1_73_C5LUT_O_UNCONNECTED
    );
  u_CORTEXM0DS_u_logic_Nox2z4_rt_1 : X_LUT6
    generic map(
      LOC => "SLICE_X32Y122",
      INIT => X"FFFF0000FFFF0000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => u_CORTEXM0DS_u_logic_Nox2z4_26276,
      ADR5 => '1',
      O => u_CORTEXM0DS_u_logic_Madd_Roh2z4_cy_23_u_CORTEXM0DS_u_logic_Nox2z4_rt
    );
  ahbmo_htrans_0_OBUF_1_74_B5LUT : X_LUT5
    generic map(
      LOC => "SLICE_X32Y122",
      INIT => X"00000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      O => NLW_ahbmo_htrans_0_OBUF_1_74_B5LUT_O_UNCONNECTED
    );
  u_CORTEXM0DS_u_logic_Foe3z4_rt_1 : X_LUT6
    generic map(
      LOC => "SLICE_X32Y122",
      INIT => X"CCCCCCCCCCCCCCCC"
    )
    port map (
      ADR0 => '1',
      ADR4 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR1 => u_CORTEXM0DS_u_logic_Foe3z4_28352,
      ADR5 => '1',
      O => u_CORTEXM0DS_u_logic_Madd_Roh2z4_cy_23_u_CORTEXM0DS_u_logic_Foe3z4_rt
    );
  ahbmo_htrans_0_OBUF_1_75_A5LUT : X_LUT5
    generic map(
      LOC => "SLICE_X32Y122",
      INIT => X"00000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      O => NLW_ahbmo_htrans_0_OBUF_1_75_A5LUT_O_UNCONNECTED
    );
  u_CORTEXM0DS_u_logic_Madd_Roh2z4_cy_15_u_CORTEXM0DS_u_logic_Madd_Roh2z4_cy_15_DMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => u_CORTEXM0DS_u_logic_Roh2z4(15),
      O => u_CORTEXM0DS_u_logic_Roh2z4_15_0
    );
  u_CORTEXM0DS_u_logic_Madd_Roh2z4_cy_15_u_CORTEXM0DS_u_logic_Madd_Roh2z4_cy_15_CMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => u_CORTEXM0DS_u_logic_Roh2z4(14),
      O => u_CORTEXM0DS_u_logic_Roh2z4_14_0
    );
  u_CORTEXM0DS_u_logic_Madd_Roh2z4_cy_15_u_CORTEXM0DS_u_logic_Madd_Roh2z4_cy_15_BMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => u_CORTEXM0DS_u_logic_Roh2z4(13),
      O => u_CORTEXM0DS_u_logic_Roh2z4_13_0
    );
  u_CORTEXM0DS_u_logic_Madd_Roh2z4_cy_15_u_CORTEXM0DS_u_logic_Madd_Roh2z4_cy_15_AMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => u_CORTEXM0DS_u_logic_Roh2z4(12),
      O => u_CORTEXM0DS_u_logic_Roh2z4_12_0
    );
  u_CORTEXM0DS_u_logic_Dkx2z4_rt_1 : X_LUT6
    generic map(
      LOC => "SLICE_X32Y120",
      INIT => X"FFFF0000FFFF0000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => u_CORTEXM0DS_u_logic_Dkx2z4_28341,
      ADR5 => '1',
      O => u_CORTEXM0DS_u_logic_Dkx2z4_rt_433
    );
  ahbmo_htrans_0_OBUF_1_80_D5LUT : X_LUT5
    generic map(
      LOC => "SLICE_X32Y120",
      INIT => X"00000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      O => NLW_ahbmo_htrans_0_OBUF_1_80_D5LUT_O_UNCONNECTED
    );
  u_CORTEXM0DS_u_logic_Madd_Roh2z4_cy_15_Q : X_CARRY4
    generic map(
      LOC => "SLICE_X32Y120"
    )
    port map (
      CI => u_CORTEXM0DS_u_logic_Madd_Roh2z4_cy_11_Q_28373,
      CYINIT => '0',
      CO(3) => u_CORTEXM0DS_u_logic_Madd_Roh2z4_cy_15_Q_28377,
      CO(2) => NLW_u_CORTEXM0DS_u_logic_Madd_Roh2z4_cy_15_CO_2_UNCONNECTED,
      CO(1) => NLW_u_CORTEXM0DS_u_logic_Madd_Roh2z4_cy_15_CO_1_UNCONNECTED,
      CO(0) => NLW_u_CORTEXM0DS_u_logic_Madd_Roh2z4_cy_15_CO_0_UNCONNECTED,
      DI(3) => '0',
      DI(2) => '0',
      DI(1) => '0',
      DI(0) => '0',
      O(3) => u_CORTEXM0DS_u_logic_Roh2z4(15),
      O(2) => u_CORTEXM0DS_u_logic_Roh2z4(14),
      O(1) => u_CORTEXM0DS_u_logic_Roh2z4(13),
      O(0) => u_CORTEXM0DS_u_logic_Roh2z4(12),
      S(3) => u_CORTEXM0DS_u_logic_Dkx2z4_rt_433,
      S(2) => u_CORTEXM0DS_u_logic_Jwf3z4_rt_432,
      S(1) => u_CORTEXM0DS_u_logic_Rix2z4_rt_448,
      S(0) => u_CORTEXM0DS_u_logic_Madd_Roh2z4_cy_15_u_CORTEXM0DS_u_logic_Tme3z4_rt
    );
  u_CORTEXM0DS_u_logic_Jwf3z4_rt_1 : X_LUT6
    generic map(
      LOC => "SLICE_X32Y120",
      INIT => X"F0F0F0F0F0F0F0F0"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR4 => '1',
      ADR3 => '1',
      ADR2 => u_CORTEXM0DS_u_logic_Jwf3z4_28339,
      ADR5 => '1',
      O => u_CORTEXM0DS_u_logic_Jwf3z4_rt_432
    );
  ahbmo_htrans_0_OBUF_1_81_C5LUT : X_LUT5
    generic map(
      LOC => "SLICE_X32Y120",
      INIT => X"00000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      O => NLW_ahbmo_htrans_0_OBUF_1_81_C5LUT_O_UNCONNECTED
    );
  u_CORTEXM0DS_u_logic_Rix2z4_rt_1 : X_LUT6
    generic map(
      LOC => "SLICE_X32Y120",
      INIT => X"CCCCCCCCCCCCCCCC"
    )
    port map (
      ADR0 => '1',
      ADR4 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR1 => u_CORTEXM0DS_u_logic_Rix2z4_26703,
      ADR5 => '1',
      O => u_CORTEXM0DS_u_logic_Rix2z4_rt_448
    );
  ahbmo_htrans_0_OBUF_1_82_B5LUT : X_LUT5
    generic map(
      LOC => "SLICE_X32Y120",
      INIT => X"00000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      O => NLW_ahbmo_htrans_0_OBUF_1_82_B5LUT_O_UNCONNECTED
    );
  u_CORTEXM0DS_u_logic_Tme3z4_rt_1 : X_LUT6
    generic map(
      LOC => "SLICE_X32Y120",
      INIT => X"AAAAAAAAAAAAAAAA"
    )
    port map (
      ADR4 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR0 => u_CORTEXM0DS_u_logic_Tme3z4_28023,
      ADR5 => '1',
      O => u_CORTEXM0DS_u_logic_Madd_Roh2z4_cy_15_u_CORTEXM0DS_u_logic_Tme3z4_rt
    );
  ahbmo_htrans_0_OBUF_1_83_A5LUT : X_LUT5
    generic map(
      LOC => "SLICE_X32Y120",
      INIT => X"00000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      O => NLW_ahbmo_htrans_0_OBUF_1_83_A5LUT_O_UNCONNECTED
    );
  u_CORTEXM0DS_u_logic_Madd_n16585_cy_16_u_CORTEXM0DS_u_logic_Madd_n16585_cy_16_DMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => u_CORTEXM0DS_u_logic_n16585(16),
      O => u_CORTEXM0DS_u_logic_n16585_16_0
    );
  u_CORTEXM0DS_u_logic_Madd_n16585_cy_16_u_CORTEXM0DS_u_logic_Madd_n16585_cy_16_CMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => u_CORTEXM0DS_u_logic_n16585(15),
      O => u_CORTEXM0DS_u_logic_n16585_15_0
    );
  u_CORTEXM0DS_u_logic_Madd_n16585_cy_16_u_CORTEXM0DS_u_logic_Madd_n16585_cy_16_BMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => u_CORTEXM0DS_u_logic_n16585(14),
      O => u_CORTEXM0DS_u_logic_n16585_14_0
    );
  u_CORTEXM0DS_u_logic_Madd_n16585_cy_16_u_CORTEXM0DS_u_logic_Madd_n16585_cy_16_AMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => u_CORTEXM0DS_u_logic_n16585(13),
      O => u_CORTEXM0DS_u_logic_n16585_13_0
    );
  u_CORTEXM0DS_u_logic_Madd_n16585_lut_16_Q : X_LUT6
    generic map(
      LOC => "SLICE_X22Y117",
      INIT => X"0F3C0F3C0F3C0F3C"
    )
    port map (
      ADR0 => '1',
      ADR4 => '1',
      ADR3 => u_CORTEXM0DS_u_logic_H67wx4_O67wx4_AND_1705_o,
      ADR2 => u_CORTEXM0DS_u_logic_Ns9wx4_B19wx4_XOR_34_o,
      ADR1 => u_CORTEXM0DS_u_logic_P82wx4,
      ADR5 => '1',
      O => u_CORTEXM0DS_u_logic_Madd_n16585_lut(16)
    );
  u_CORTEXM0DS_u_logic_Facvx41 : X_LUT5
    generic map(
      LOC => "SLICE_X22Y117",
      INIT => X"00330033"
    )
    port map (
      ADR0 => '1',
      ADR4 => '1',
      ADR3 => u_CORTEXM0DS_u_logic_H67wx4_O67wx4_AND_1705_o,
      ADR2 => '1',
      ADR1 => u_CORTEXM0DS_u_logic_P82wx4,
      O => u_CORTEXM0DS_u_logic_Facvx4
    );
  u_CORTEXM0DS_u_logic_Madd_n16585_cy_16_Q : X_CARRY4
    generic map(
      LOC => "SLICE_X22Y117"
    )
    port map (
      CI => u_CORTEXM0DS_u_logic_Madd_n16585_cy_12_Q_28407,
      CYINIT => '0',
      CO(3) => u_CORTEXM0DS_u_logic_Madd_n16585_cy_16_Q_28413,
      CO(2) => NLW_u_CORTEXM0DS_u_logic_Madd_n16585_cy_16_CO_2_UNCONNECTED,
      CO(1) => NLW_u_CORTEXM0DS_u_logic_Madd_n16585_cy_16_CO_1_UNCONNECTED,
      CO(0) => NLW_u_CORTEXM0DS_u_logic_Madd_n16585_cy_16_CO_0_UNCONNECTED,
      DI(3) => u_CORTEXM0DS_u_logic_Facvx4,
      DI(2) => u_CORTEXM0DS_u_logic_U8cvx4,
      DI(1) => u_CORTEXM0DS_u_logic_J7cvx4,
      DI(0) => NlwBufferSignal_u_CORTEXM0DS_u_logic_Madd_n16585_cy_16_DI_0_Q,
      O(3) => u_CORTEXM0DS_u_logic_n16585(16),
      O(2) => u_CORTEXM0DS_u_logic_n16585(15),
      O(1) => u_CORTEXM0DS_u_logic_n16585(14),
      O(0) => u_CORTEXM0DS_u_logic_n16585(13),
      S(3) => u_CORTEXM0DS_u_logic_Madd_n16585_lut(16),
      S(2) => u_CORTEXM0DS_u_logic_Madd_n16585_lut(15),
      S(1) => u_CORTEXM0DS_u_logic_Madd_n16585_lut(14),
      S(0) => u_CORTEXM0DS_u_logic_Madd_n16585_lut(13)
    );
  u_CORTEXM0DS_u_logic_Madd_n16585_lut_15_Q : X_LUT6
    generic map(
      LOC => "SLICE_X22Y117",
      INIT => X"0033FFCC0033FFCC"
    )
    port map (
      ADR0 => '1',
      ADR2 => '1',
      ADR3 => u_CORTEXM0DS_u_logic_H67wx4_O67wx4_AND_1705_o,
      ADR4 => u_CORTEXM0DS_u_logic_Mgawx4_B19wx4_XOR_43_o,
      ADR1 => u_CORTEXM0DS_u_logic_C61wx4,
      ADR5 => '1',
      O => u_CORTEXM0DS_u_logic_Madd_n16585_lut(15)
    );
  u_CORTEXM0DS_u_logic_U8cvx41 : X_LUT5
    generic map(
      LOC => "SLICE_X22Y117",
      INIT => X"00330033"
    )
    port map (
      ADR0 => '1',
      ADR4 => '1',
      ADR3 => u_CORTEXM0DS_u_logic_H67wx4_O67wx4_AND_1705_o,
      ADR2 => '1',
      ADR1 => u_CORTEXM0DS_u_logic_C61wx4,
      O => u_CORTEXM0DS_u_logic_U8cvx4
    );
  u_CORTEXM0DS_u_logic_Madd_n16585_lut_14_Q : X_LUT6
    generic map(
      LOC => "SLICE_X22Y117",
      INIT => X"333333CC333333CC"
    )
    port map (
      ADR0 => '1',
      ADR2 => '1',
      ADR4 => u_CORTEXM0DS_u_logic_H67wx4_O67wx4_AND_1705_o,
      ADR1 => u_CORTEXM0DS_u_logic_Ciawx4_B19wx4_XOR_44_o,
      ADR3 => u_CORTEXM0DS_u_logic_Ra1wx4,
      ADR5 => '1',
      O => u_CORTEXM0DS_u_logic_Madd_n16585_lut(14)
    );
  u_CORTEXM0DS_u_logic_J7cvx41 : X_LUT5
    generic map(
      LOC => "SLICE_X22Y117",
      INIT => X"000000FF"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR4 => u_CORTEXM0DS_u_logic_H67wx4_O67wx4_AND_1705_o,
      ADR2 => '1',
      ADR3 => u_CORTEXM0DS_u_logic_Ra1wx4,
      O => u_CORTEXM0DS_u_logic_J7cvx4
    );
  u_CORTEXM0DS_u_logic_Madd_n16585_lut_13_Q : X_LUT6
    generic map(
      LOC => "SLICE_X22Y117",
      INIT => X"1E1E1E1E1E1E1E1E"
    )
    port map (
      ADR5 => '1',
      ADR3 => '1',
      ADR4 => '1',
      ADR1 => u_CORTEXM0DS_u_logic_H67wx4_O67wx4_AND_1705_o,
      ADR2 => u_CORTEXM0DS_u_logic_Ejawx4_B19wx4_XOR_45_o,
      ADR0 => u_CORTEXM0DS_u_logic_Pg1wx4,
      O => u_CORTEXM0DS_u_logic_Madd_n16585_lut(13)
    );
  u_CORTEXM0DS_u_logic_Madd_Roh2z4_cy_27_u_CORTEXM0DS_u_logic_Madd_Roh2z4_cy_27_DMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => u_CORTEXM0DS_u_logic_Roh2z4(27),
      O => u_CORTEXM0DS_u_logic_Roh2z4_27_0
    );
  u_CORTEXM0DS_u_logic_Madd_Roh2z4_cy_27_u_CORTEXM0DS_u_logic_Madd_Roh2z4_cy_27_CMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => u_CORTEXM0DS_u_logic_Roh2z4(26),
      O => u_CORTEXM0DS_u_logic_Roh2z4_26_0
    );
  u_CORTEXM0DS_u_logic_Madd_Roh2z4_cy_27_u_CORTEXM0DS_u_logic_Madd_Roh2z4_cy_27_BMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => u_CORTEXM0DS_u_logic_Roh2z4(25),
      O => u_CORTEXM0DS_u_logic_Roh2z4_25_0
    );
  u_CORTEXM0DS_u_logic_Madd_Roh2z4_cy_27_u_CORTEXM0DS_u_logic_Madd_Roh2z4_cy_27_AMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => u_CORTEXM0DS_u_logic_Roh2z4(24),
      O => u_CORTEXM0DS_u_logic_Roh2z4_24_0
    );
  u_CORTEXM0DS_u_logic_Jux2z4_rt_1 : X_LUT6
    generic map(
      LOC => "SLICE_X32Y123",
      INIT => X"FFFF0000FFFF0000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => u_CORTEXM0DS_u_logic_Jux2z4_28027,
      ADR5 => '1',
      O => u_CORTEXM0DS_u_logic_Madd_Roh2z4_cy_27_u_CORTEXM0DS_u_logic_Jux2z4_rt
    );
  ahbmo_htrans_0_OBUF_1_68_D5LUT : X_LUT5
    generic map(
      LOC => "SLICE_X32Y123",
      INIT => X"00000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      O => NLW_ahbmo_htrans_0_OBUF_1_68_D5LUT_O_UNCONNECTED
    );
  u_CORTEXM0DS_u_logic_Madd_Roh2z4_cy_27_Q : X_CARRY4
    generic map(
      LOC => "SLICE_X32Y123"
    )
    port map (
      CI => u_CORTEXM0DS_u_logic_Madd_Roh2z4_cy_23_Q_28385,
      CYINIT => '0',
      CO(3) => u_CORTEXM0DS_u_logic_Madd_Roh2z4_cy_27_Q_28388,
      CO(2) => NLW_u_CORTEXM0DS_u_logic_Madd_Roh2z4_cy_27_CO_2_UNCONNECTED,
      CO(1) => NLW_u_CORTEXM0DS_u_logic_Madd_Roh2z4_cy_27_CO_1_UNCONNECTED,
      CO(0) => NLW_u_CORTEXM0DS_u_logic_Madd_Roh2z4_cy_27_CO_0_UNCONNECTED,
      DI(3) => '0',
      DI(2) => '0',
      DI(1) => '0',
      DI(0) => '0',
      O(3) => u_CORTEXM0DS_u_logic_Roh2z4(27),
      O(2) => u_CORTEXM0DS_u_logic_Roh2z4(26),
      O(1) => u_CORTEXM0DS_u_logic_Roh2z4(25),
      O(0) => u_CORTEXM0DS_u_logic_Roh2z4(24),
      S(3) => u_CORTEXM0DS_u_logic_Madd_Roh2z4_cy_27_u_CORTEXM0DS_u_logic_Jux2z4_rt,
      S(2) => u_CORTEXM0DS_u_logic_Madd_Roh2z4_cy_27_u_CORTEXM0DS_u_logic_Xsx2z4_rt,
      S(1) => u_CORTEXM0DS_u_logic_Madd_Roh2z4_cy_27_u_CORTEXM0DS_u_logic_Lrx2z4_rt,
      S(0) => u_CORTEXM0DS_u_logic_Madd_Roh2z4_cy_27_u_CORTEXM0DS_u_logic_Zpx2z4_rt
    );
  u_CORTEXM0DS_u_logic_Xsx2z4_rt_1 : X_LUT6
    generic map(
      LOC => "SLICE_X32Y123",
      INIT => X"FF00FF00FF00FF00"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR4 => '1',
      ADR3 => u_CORTEXM0DS_u_logic_Xsx2z4_26499,
      ADR5 => '1',
      O => u_CORTEXM0DS_u_logic_Madd_Roh2z4_cy_27_u_CORTEXM0DS_u_logic_Xsx2z4_rt
    );
  ahbmo_htrans_0_OBUF_1_69_C5LUT : X_LUT5
    generic map(
      LOC => "SLICE_X32Y123",
      INIT => X"00000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      O => NLW_ahbmo_htrans_0_OBUF_1_69_C5LUT_O_UNCONNECTED
    );
  u_CORTEXM0DS_u_logic_Lrx2z4_rt_1 : X_LUT6
    generic map(
      LOC => "SLICE_X32Y123",
      INIT => X"FFFF0000FFFF0000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => u_CORTEXM0DS_u_logic_Lrx2z4_28166,
      ADR5 => '1',
      O => u_CORTEXM0DS_u_logic_Madd_Roh2z4_cy_27_u_CORTEXM0DS_u_logic_Lrx2z4_rt
    );
  ahbmo_htrans_0_OBUF_1_70_B5LUT : X_LUT5
    generic map(
      LOC => "SLICE_X32Y123",
      INIT => X"00000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      O => NLW_ahbmo_htrans_0_OBUF_1_70_B5LUT_O_UNCONNECTED
    );
  u_CORTEXM0DS_u_logic_Zpx2z4_rt_1 : X_LUT6
    generic map(
      LOC => "SLICE_X32Y123",
      INIT => X"FF00FF00FF00FF00"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR4 => '1',
      ADR3 => u_CORTEXM0DS_u_logic_Zpx2z4_26319,
      ADR5 => '1',
      O => u_CORTEXM0DS_u_logic_Madd_Roh2z4_cy_27_u_CORTEXM0DS_u_logic_Zpx2z4_rt
    );
  ahbmo_htrans_0_OBUF_1_71_A5LUT : X_LUT5
    generic map(
      LOC => "SLICE_X32Y123",
      INIT => X"00000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      O => NLW_ahbmo_htrans_0_OBUF_1_71_A5LUT_O_UNCONNECTED
    );
  u_CORTEXM0DS_u_logic_Madd_Roh2z4_cy_19_u_CORTEXM0DS_u_logic_Madd_Roh2z4_cy_19_DMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => u_CORTEXM0DS_u_logic_Roh2z4(19),
      O => u_CORTEXM0DS_u_logic_Roh2z4_19_0
    );
  u_CORTEXM0DS_u_logic_Madd_Roh2z4_cy_19_u_CORTEXM0DS_u_logic_Madd_Roh2z4_cy_19_CMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => u_CORTEXM0DS_u_logic_Roh2z4(18),
      O => u_CORTEXM0DS_u_logic_Roh2z4_18_0
    );
  u_CORTEXM0DS_u_logic_Madd_Roh2z4_cy_19_u_CORTEXM0DS_u_logic_Madd_Roh2z4_cy_19_BMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => u_CORTEXM0DS_u_logic_Roh2z4(17),
      O => u_CORTEXM0DS_u_logic_Roh2z4_17_0
    );
  u_CORTEXM0DS_u_logic_Madd_Roh2z4_cy_19_u_CORTEXM0DS_u_logic_Madd_Roh2z4_cy_19_AMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => u_CORTEXM0DS_u_logic_Roh2z4(16),
      O => u_CORTEXM0DS_u_logic_Roh2z4_16_0
    );
  u_CORTEXM0DS_u_logic_B9g3z4_rt_1 : X_LUT6
    generic map(
      LOC => "SLICE_X32Y121",
      INIT => X"F0F0F0F0F0F0F0F0"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR4 => '1',
      ADR3 => '1',
      ADR2 => u_CORTEXM0DS_u_logic_B9g3z4_28349,
      ADR5 => '1',
      O => u_CORTEXM0DS_u_logic_Madd_Roh2z4_cy_19_u_CORTEXM0DS_u_logic_B9g3z4_rt
    );
  ahbmo_htrans_0_OBUF_1_76_D5LUT : X_LUT5
    generic map(
      LOC => "SLICE_X32Y121",
      INIT => X"00000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      O => NLW_ahbmo_htrans_0_OBUF_1_76_D5LUT_O_UNCONNECTED
    );
  u_CORTEXM0DS_u_logic_Madd_Roh2z4_cy_19_Q : X_CARRY4
    generic map(
      LOC => "SLICE_X32Y121"
    )
    port map (
      CI => u_CORTEXM0DS_u_logic_Madd_Roh2z4_cy_15_Q_28377,
      CYINIT => '0',
      CO(3) => u_CORTEXM0DS_u_logic_Madd_Roh2z4_cy_19_Q_28382,
      CO(2) => NLW_u_CORTEXM0DS_u_logic_Madd_Roh2z4_cy_19_CO_2_UNCONNECTED,
      CO(1) => NLW_u_CORTEXM0DS_u_logic_Madd_Roh2z4_cy_19_CO_1_UNCONNECTED,
      CO(0) => NLW_u_CORTEXM0DS_u_logic_Madd_Roh2z4_cy_19_CO_0_UNCONNECTED,
      DI(3) => '0',
      DI(2) => '0',
      DI(1) => '0',
      DI(0) => '0',
      O(3) => u_CORTEXM0DS_u_logic_Roh2z4(19),
      O(2) => u_CORTEXM0DS_u_logic_Roh2z4(18),
      O(1) => u_CORTEXM0DS_u_logic_Roh2z4(17),
      O(0) => u_CORTEXM0DS_u_logic_Roh2z4(16),
      S(3) => u_CORTEXM0DS_u_logic_Madd_Roh2z4_cy_19_u_CORTEXM0DS_u_logic_B9g3z4_rt,
      S(2) => u_CORTEXM0DS_u_logic_Madd_Roh2z4_cy_19_u_CORTEXM0DS_u_logic_Zjq2z4_rt,
      S(1) => u_CORTEXM0DS_u_logic_Madd_Roh2z4_cy_19_u_CORTEXM0DS_u_logic_Bnx2z4_rt,
      S(0) => u_CORTEXM0DS_u_logic_Plx2z4_rt_466
    );
  u_CORTEXM0DS_u_logic_Zjq2z4_rt_1 : X_LUT6
    generic map(
      LOC => "SLICE_X32Y121",
      INIT => X"AAAAAAAAAAAAAAAA"
    )
    port map (
      ADR4 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR0 => u_CORTEXM0DS_u_logic_Zjq2z4_28347,
      ADR5 => '1',
      O => u_CORTEXM0DS_u_logic_Madd_Roh2z4_cy_19_u_CORTEXM0DS_u_logic_Zjq2z4_rt
    );
  ahbmo_htrans_0_OBUF_1_77_C5LUT : X_LUT5
    generic map(
      LOC => "SLICE_X32Y121",
      INIT => X"00000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      O => NLW_ahbmo_htrans_0_OBUF_1_77_C5LUT_O_UNCONNECTED
    );
  u_CORTEXM0DS_u_logic_Bnx2z4_rt_1 : X_LUT6
    generic map(
      LOC => "SLICE_X32Y121",
      INIT => X"CCCCCCCCCCCCCCCC"
    )
    port map (
      ADR0 => '1',
      ADR4 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR1 => u_CORTEXM0DS_u_logic_Bnx2z4_28345,
      ADR5 => '1',
      O => u_CORTEXM0DS_u_logic_Madd_Roh2z4_cy_19_u_CORTEXM0DS_u_logic_Bnx2z4_rt
    );
  ahbmo_htrans_0_OBUF_1_78_B5LUT : X_LUT5
    generic map(
      LOC => "SLICE_X32Y121",
      INIT => X"00000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      O => NLW_ahbmo_htrans_0_OBUF_1_78_B5LUT_O_UNCONNECTED
    );
  u_CORTEXM0DS_u_logic_Plx2z4_rt_1 : X_LUT6
    generic map(
      LOC => "SLICE_X32Y121",
      INIT => X"FF00FF00FF00FF00"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR4 => '1',
      ADR3 => u_CORTEXM0DS_u_logic_Plx2z4_28343,
      ADR5 => '1',
      O => u_CORTEXM0DS_u_logic_Plx2z4_rt_466
    );
  ahbmo_htrans_0_OBUF_1_79_A5LUT : X_LUT5
    generic map(
      LOC => "SLICE_X32Y121",
      INIT => X"00000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      O => NLW_ahbmo_htrans_0_OBUF_1_79_A5LUT_O_UNCONNECTED
    );
  u_CORTEXM0DS_u_logic_Madd_n16585_cy_20_u_CORTEXM0DS_u_logic_Madd_n16585_cy_20_DMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => u_CORTEXM0DS_u_logic_n16585(20),
      O => u_CORTEXM0DS_u_logic_n16585_20_0
    );
  u_CORTEXM0DS_u_logic_Madd_n16585_cy_20_u_CORTEXM0DS_u_logic_Madd_n16585_cy_20_CMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => u_CORTEXM0DS_u_logic_n16585(19),
      O => u_CORTEXM0DS_u_logic_n16585_19_0
    );
  u_CORTEXM0DS_u_logic_Madd_n16585_cy_20_u_CORTEXM0DS_u_logic_Madd_n16585_cy_20_BMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => u_CORTEXM0DS_u_logic_n16585(18),
      O => u_CORTEXM0DS_u_logic_n16585_18_0
    );
  u_CORTEXM0DS_u_logic_Madd_n16585_cy_20_u_CORTEXM0DS_u_logic_Madd_n16585_cy_20_AMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => u_CORTEXM0DS_u_logic_n16585(17),
      O => u_CORTEXM0DS_u_logic_n16585_17_0
    );
  u_CORTEXM0DS_u_logic_Madd_n16585_lut_20_Q : X_LUT6
    generic map(
      LOC => "SLICE_X22Y118",
      INIT => X"0055FFAA0055FFAA"
    )
    port map (
      ADR5 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => u_CORTEXM0DS_u_logic_H67wx4_O67wx4_AND_1705_o,
      ADR4 => u_CORTEXM0DS_u_logic_Oaawx4_B19wx4_XOR_39_o,
      ADR0 => u_CORTEXM0DS_u_logic_Wo0wx4,
      O => u_CORTEXM0DS_u_logic_Madd_n16585_lut(20)
    );
  u_CORTEXM0DS_u_logic_Madd_n16585_cy_20_Q : X_CARRY4
    generic map(
      LOC => "SLICE_X22Y118"
    )
    port map (
      CI => u_CORTEXM0DS_u_logic_Madd_n16585_cy_16_Q_28413,
      CYINIT => '0',
      CO(3) => u_CORTEXM0DS_u_logic_Madd_n16585_cy_20_Q_28416,
      CO(2) => NLW_u_CORTEXM0DS_u_logic_Madd_n16585_cy_20_CO_2_UNCONNECTED,
      CO(1) => NLW_u_CORTEXM0DS_u_logic_Madd_n16585_cy_20_CO_1_UNCONNECTED,
      CO(0) => NLW_u_CORTEXM0DS_u_logic_Madd_n16585_cy_20_CO_0_UNCONNECTED,
      DI(3) => NlwBufferSignal_u_CORTEXM0DS_u_logic_Madd_n16585_cy_20_DI_3_Q,
      DI(2) => u_CORTEXM0DS_u_logic_Mecvx4,
      DI(1) => u_CORTEXM0DS_u_logic_Bdcvx4,
      DI(0) => u_CORTEXM0DS_u_logic_Qbcvx4,
      O(3) => u_CORTEXM0DS_u_logic_n16585(20),
      O(2) => u_CORTEXM0DS_u_logic_n16585(19),
      O(1) => u_CORTEXM0DS_u_logic_n16585(18),
      O(0) => u_CORTEXM0DS_u_logic_n16585(17),
      S(3) => u_CORTEXM0DS_u_logic_Madd_n16585_lut(20),
      S(2) => u_CORTEXM0DS_u_logic_Madd_n16585_lut(19),
      S(1) => u_CORTEXM0DS_u_logic_Madd_n16585_lut(18),
      S(0) => u_CORTEXM0DS_u_logic_Madd_n16585_lut(17)
    );
  u_CORTEXM0DS_u_logic_Madd_n16585_lut_19_Q : X_LUT6
    generic map(
      LOC => "SLICE_X22Y118",
      INIT => X"03FC03FC03FC03FC"
    )
    port map (
      ADR0 => '1',
      ADR4 => '1',
      ADR1 => u_CORTEXM0DS_u_logic_H67wx4_O67wx4_AND_1705_o,
      ADR3 => u_CORTEXM0DS_u_logic_Ecawx4_B19wx4_XOR_40_o,
      ADR2 => u_CORTEXM0DS_u_logic_Qs0wx4,
      ADR5 => '1',
      O => u_CORTEXM0DS_u_logic_Madd_n16585_lut(19)
    );
  u_CORTEXM0DS_u_logic_Mecvx41 : X_LUT5
    generic map(
      LOC => "SLICE_X22Y118",
      INIT => X"03030303"
    )
    port map (
      ADR0 => '1',
      ADR4 => '1',
      ADR1 => u_CORTEXM0DS_u_logic_H67wx4_O67wx4_AND_1705_o,
      ADR3 => '1',
      ADR2 => u_CORTEXM0DS_u_logic_Qs0wx4,
      O => u_CORTEXM0DS_u_logic_Mecvx4
    );
  u_CORTEXM0DS_u_logic_Madd_n16585_lut_18_Q : X_LUT6
    generic map(
      LOC => "SLICE_X22Y118",
      INIT => X"0F0F0FF00F0F0FF0"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR4 => u_CORTEXM0DS_u_logic_H67wx4_O67wx4_AND_1705_o,
      ADR2 => u_CORTEXM0DS_u_logic_Gdawx4_B19wx4_XOR_41_o,
      ADR3 => u_CORTEXM0DS_u_logic_Hy0wx4,
      ADR5 => '1',
      O => u_CORTEXM0DS_u_logic_Madd_n16585_lut(18)
    );
  u_CORTEXM0DS_u_logic_Bdcvx41 : X_LUT5
    generic map(
      LOC => "SLICE_X22Y118",
      INIT => X"000000FF"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR4 => u_CORTEXM0DS_u_logic_H67wx4_O67wx4_AND_1705_o,
      ADR2 => '1',
      ADR3 => u_CORTEXM0DS_u_logic_Hy0wx4,
      O => u_CORTEXM0DS_u_logic_Bdcvx4
    );
  u_CORTEXM0DS_u_logic_Madd_n16585_lut_17_Q : X_LUT6
    generic map(
      LOC => "SLICE_X22Y118",
      INIT => X"5555666655556666"
    )
    port map (
      ADR3 => '1',
      ADR2 => '1',
      ADR1 => u_CORTEXM0DS_u_logic_H67wx4_O67wx4_AND_1705_o,
      ADR0 => u_CORTEXM0DS_u_logic_Kfawx4_B19wx4_XOR_42_o,
      ADR4 => u_CORTEXM0DS_u_logic_U11wx4,
      ADR5 => '1',
      O => u_CORTEXM0DS_u_logic_Madd_n16585_lut(17)
    );
  u_CORTEXM0DS_u_logic_Qbcvx41 : X_LUT5
    generic map(
      LOC => "SLICE_X22Y118",
      INIT => X"00003333"
    )
    port map (
      ADR0 => '1',
      ADR2 => '1',
      ADR1 => u_CORTEXM0DS_u_logic_H67wx4_O67wx4_AND_1705_o,
      ADR3 => '1',
      ADR4 => u_CORTEXM0DS_u_logic_U11wx4,
      O => u_CORTEXM0DS_u_logic_Qbcvx4
    );
  u_CORTEXM0DS_u_logic_n16585_32_u_CORTEXM0DS_u_logic_n16585_32_DMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => u_CORTEXM0DS_u_logic_Madd_n16585_cy_32_Q_700,
      O => u_CORTEXM0DS_u_logic_Madd_n16585_cy_32_0
    );
  u_CORTEXM0DS_u_logic_n16585_32_u_CORTEXM0DS_u_logic_n16585_32_CMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => u_CORTEXM0DS_u_logic_n16585(31),
      O => u_CORTEXM0DS_u_logic_n16585_31_0
    );
  u_CORTEXM0DS_u_logic_n16585_32_u_CORTEXM0DS_u_logic_n16585_32_BMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => u_CORTEXM0DS_u_logic_n16585(30),
      O => u_CORTEXM0DS_u_logic_n16585_30_0
    );
  u_CORTEXM0DS_u_logic_n16585_32_u_CORTEXM0DS_u_logic_n16585_32_AMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => u_CORTEXM0DS_u_logic_n16585(29),
      O => u_CORTEXM0DS_u_logic_n16585_29_0
    );
  u_CORTEXM0DS_u_logic_n16585_32_rt_1 : X_AND2B1L
    generic map(
      LOC => "SLICE_X22Y121"
    )
    port map (
      DI => u_CORTEXM0DS_u_logic_n16585(32),
      O => u_CORTEXM0DS_u_logic_n16585_32_0,
      SRI => '0'
    );
  u_CORTEXM0DS_u_logic_Madd_n16585_lut_32_Q : X_LUT6
    generic map(
      LOC => "SLICE_X22Y121",
      INIT => X"FFCC0033FFCC0033"
    )
    port map (
      ADR0 => '1',
      ADR5 => '1',
      ADR2 => '1',
      ADR1 => u_CORTEXM0DS_u_logic_F872z4_M872z4_AND_6041_o,
      ADR3 => u_CORTEXM0DS_u_logic_H67wx4_O67wx4_AND_1705_o,
      ADR4 => u_CORTEXM0DS_u_logic_Phh2z4,
      O => u_CORTEXM0DS_u_logic_Madd_n16585_lut(32)
    );
  u_CORTEXM0DS_u_logic_Madd_n16585_cy_32_Q : X_CARRY4
    generic map(
      LOC => "SLICE_X22Y121"
    )
    port map (
      CI => u_CORTEXM0DS_u_logic_Madd_n16585_cy_28_Q_28421,
      CYINIT => '0',
      CO(3) => u_CORTEXM0DS_u_logic_Madd_n16585_cy_32_Q_700,
      CO(2) => NLW_u_CORTEXM0DS_u_logic_Madd_n16585_cy_32_CO_2_UNCONNECTED,
      CO(1) => NLW_u_CORTEXM0DS_u_logic_Madd_n16585_cy_32_CO_1_UNCONNECTED,
      CO(0) => NLW_u_CORTEXM0DS_u_logic_Madd_n16585_cy_32_CO_0_UNCONNECTED,
      DI(3) => NlwBufferSignal_u_CORTEXM0DS_u_logic_Madd_n16585_cy_32_DI_3_Q,
      DI(2) => u_CORTEXM0DS_u_logic_Ovcvx4,
      DI(1) => u_CORTEXM0DS_u_logic_Ducvx4,
      DI(0) => NlwBufferSignal_u_CORTEXM0DS_u_logic_Madd_n16585_cy_32_DI_0_Q,
      O(3) => u_CORTEXM0DS_u_logic_n16585(32),
      O(2) => u_CORTEXM0DS_u_logic_n16585(31),
      O(1) => u_CORTEXM0DS_u_logic_n16585(30),
      O(0) => u_CORTEXM0DS_u_logic_n16585(29),
      S(3) => u_CORTEXM0DS_u_logic_Madd_n16585_lut(32),
      S(2) => u_CORTEXM0DS_u_logic_Madd_n16585_lut(31),
      S(1) => u_CORTEXM0DS_u_logic_Madd_n16585_lut(30),
      S(0) => u_CORTEXM0DS_u_logic_Madd_n16585_lut(29)
    );
  u_CORTEXM0DS_u_logic_Madd_n16585_lut_31_Q : X_LUT6
    generic map(
      LOC => "SLICE_X22Y121",
      INIT => X"CCC3CCC3CCC3CCC3"
    )
    port map (
      ADR0 => '1',
      ADR4 => '1',
      ADR3 => u_CORTEXM0DS_u_logic_H67wx4_O67wx4_AND_1705_o,
      ADR1 => u_CORTEXM0DS_u_logic_Dih2z4,
      ADR2 => u_CORTEXM0DS_u_logic_Q8zvx4,
      ADR5 => '1',
      O => u_CORTEXM0DS_u_logic_Madd_n16585_lut(31)
    );
  u_CORTEXM0DS_u_logic_Ovcvx41 : X_LUT5
    generic map(
      LOC => "SLICE_X22Y121",
      INIT => X"000F000F"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR3 => u_CORTEXM0DS_u_logic_H67wx4_O67wx4_AND_1705_o,
      ADR4 => '1',
      ADR2 => u_CORTEXM0DS_u_logic_Q8zvx4,
      O => u_CORTEXM0DS_u_logic_Ovcvx4
    );
  u_CORTEXM0DS_u_logic_Madd_n16585_lut_30_Q : X_LUT6
    generic map(
      LOC => "SLICE_X22Y121",
      INIT => X"CCCCCC33CCCCCC33"
    )
    port map (
      ADR0 => '1',
      ADR2 => '1',
      ADR4 => u_CORTEXM0DS_u_logic_H67wx4_O67wx4_AND_1705_o,
      ADR1 => u_CORTEXM0DS_u_logic_Kih2z4,
      ADR3 => u_CORTEXM0DS_u_logic_L562z4_S562z4_AND_5884_o,
      ADR5 => '1',
      O => u_CORTEXM0DS_u_logic_Madd_n16585_lut(30)
    );
  u_CORTEXM0DS_u_logic_Ducvx41 : X_LUT5
    generic map(
      LOC => "SLICE_X22Y121",
      INIT => X"000000FF"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR4 => u_CORTEXM0DS_u_logic_H67wx4_O67wx4_AND_1705_o,
      ADR2 => '1',
      ADR3 => u_CORTEXM0DS_u_logic_L562z4_S562z4_AND_5884_o,
      O => u_CORTEXM0DS_u_logic_Ducvx4
    );
  u_CORTEXM0DS_u_logic_Madd_n16585_lut_29_Q : X_LUT6
    generic map(
      LOC => "SLICE_X22Y121",
      INIT => X"EE22E12D22EE2DE1"
    )
    port map (
      ADR3 => N796_0,
      ADR5 => u_CORTEXM0DS_u_logic_Wzawx4,
      ADR0 => u_CORTEXM0DS_u_logic_Cpawx4,
      ADR4 => u_CORTEXM0DS_u_logic_H67wx4_O67wx4_AND_1705_o,
      ADR1 => u_CORTEXM0DS_u_logic_Izpvx4,
      ADR2 => u_CORTEXM0DS_u_logic_Re72z4_Ye72z4_AND_6067_o,
      O => u_CORTEXM0DS_u_logic_Madd_n16585_lut(29)
    );
  u_CORTEXM0DS_u_logic_Madd_n16585_cy_24_u_CORTEXM0DS_u_logic_Madd_n16585_cy_24_DMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => u_CORTEXM0DS_u_logic_n16585(24),
      O => u_CORTEXM0DS_u_logic_n16585_24_0
    );
  u_CORTEXM0DS_u_logic_Madd_n16585_cy_24_u_CORTEXM0DS_u_logic_Madd_n16585_cy_24_CMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => u_CORTEXM0DS_u_logic_n16585(23),
      O => u_CORTEXM0DS_u_logic_n16585_23_0
    );
  u_CORTEXM0DS_u_logic_Madd_n16585_cy_24_u_CORTEXM0DS_u_logic_Madd_n16585_cy_24_BMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => u_CORTEXM0DS_u_logic_n16585(22),
      O => u_CORTEXM0DS_u_logic_n16585_22_0
    );
  u_CORTEXM0DS_u_logic_Madd_n16585_cy_24_u_CORTEXM0DS_u_logic_Madd_n16585_cy_24_AMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => u_CORTEXM0DS_u_logic_n16585(21),
      O => u_CORTEXM0DS_u_logic_n16585_21_0
    );
  u_CORTEXM0DS_u_logic_Madd_n16585_lut_24_Q : X_LUT6
    generic map(
      LOC => "SLICE_X22Y119",
      INIT => X"333C333C333C333C"
    )
    port map (
      ADR0 => '1',
      ADR4 => '1',
      ADR3 => u_CORTEXM0DS_u_logic_H67wx4_O67wx4_AND_1705_o,
      ADR1 => u_CORTEXM0DS_u_logic_T7cwx4_B19wx4_XOR_52_o,
      ADR2 => u_CORTEXM0DS_u_logic_Za82z4_Gb82z4_AND_6197_o,
      ADR5 => '1',
      O => u_CORTEXM0DS_u_logic_Madd_n16585_lut(24)
    );
  u_CORTEXM0DS_u_logic_Plcvx41 : X_LUT5
    generic map(
      LOC => "SLICE_X22Y119",
      INIT => X"000F000F"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR3 => u_CORTEXM0DS_u_logic_H67wx4_O67wx4_AND_1705_o,
      ADR4 => '1',
      ADR2 => u_CORTEXM0DS_u_logic_Za82z4_Gb82z4_AND_6197_o,
      O => u_CORTEXM0DS_u_logic_Plcvx4
    );
  u_CORTEXM0DS_u_logic_Madd_n16585_cy_24_Q : X_CARRY4
    generic map(
      LOC => "SLICE_X22Y119"
    )
    port map (
      CI => u_CORTEXM0DS_u_logic_Madd_n16585_cy_20_Q_28416,
      CYINIT => '0',
      CO(3) => u_CORTEXM0DS_u_logic_Madd_n16585_cy_24_Q_28418,
      CO(2) => NLW_u_CORTEXM0DS_u_logic_Madd_n16585_cy_24_CO_2_UNCONNECTED,
      CO(1) => NLW_u_CORTEXM0DS_u_logic_Madd_n16585_cy_24_CO_1_UNCONNECTED,
      CO(0) => NLW_u_CORTEXM0DS_u_logic_Madd_n16585_cy_24_CO_0_UNCONNECTED,
      DI(3) => u_CORTEXM0DS_u_logic_Plcvx4,
      DI(2) => u_CORTEXM0DS_u_logic_Ekcvx4,
      DI(1) => NlwBufferSignal_u_CORTEXM0DS_u_logic_Madd_n16585_cy_24_DI_1_Q,
      DI(0) => u_CORTEXM0DS_u_logic_Ihcvx4,
      O(3) => u_CORTEXM0DS_u_logic_n16585(24),
      O(2) => u_CORTEXM0DS_u_logic_n16585(23),
      O(1) => u_CORTEXM0DS_u_logic_n16585(22),
      O(0) => u_CORTEXM0DS_u_logic_n16585(21),
      S(3) => u_CORTEXM0DS_u_logic_Madd_n16585_lut(24),
      S(2) => u_CORTEXM0DS_u_logic_Madd_n16585_lut(23),
      S(1) => u_CORTEXM0DS_u_logic_Madd_n16585_lut(22),
      S(0) => u_CORTEXM0DS_u_logic_Madd_n16585_lut(21)
    );
  u_CORTEXM0DS_u_logic_Madd_n16585_lut_23_Q : X_LUT6
    generic map(
      LOC => "SLICE_X22Y119",
      INIT => X"3C3C3CC33C3C3CC3"
    )
    port map (
      ADR0 => '1',
      ADR2 => u_CORTEXM0DS_u_logic_Wzawx4,
      ADR3 => u_CORTEXM0DS_u_logic_H67wx4_O67wx4_AND_1705_o,
      ADR1 => u_CORTEXM0DS_u_logic_E5awx4,
      ADR4 => u_CORTEXM0DS_u_logic_N90wx4,
      ADR5 => '1',
      O => u_CORTEXM0DS_u_logic_Madd_n16585_lut(23)
    );
  u_CORTEXM0DS_u_logic_Ekcvx41 : X_LUT5
    generic map(
      LOC => "SLICE_X22Y119",
      INIT => X"000000FF"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR3 => u_CORTEXM0DS_u_logic_H67wx4_O67wx4_AND_1705_o,
      ADR2 => '1',
      ADR4 => u_CORTEXM0DS_u_logic_N90wx4,
      O => u_CORTEXM0DS_u_logic_Ekcvx4
    );
  u_CORTEXM0DS_u_logic_Madd_n16585_lut_22_Q : X_LUT6
    generic map(
      LOC => "SLICE_X22Y119",
      INIT => X"0F0F5A5AC3F096A5"
    )
    port map (
      ADR0 => u_CORTEXM0DS_u_logic_H67wx4_O67wx4_AND_1705_o,
      ADR1 => u_CORTEXM0DS_u_logic_Ce0wx4,
      ADR2 => u_CORTEXM0DS_u_logic_Wzawx4,
      ADR5 => N1742_0,
      ADR3 => u_CORTEXM0DS_u_logic_W19wx4,
      ADR4 => u_CORTEXM0DS_u_logic_Lf0wx4,
      O => u_CORTEXM0DS_u_logic_Madd_n16585_lut(22)
    );
  u_CORTEXM0DS_u_logic_Madd_n16585_lut_21_Q : X_LUT6
    generic map(
      LOC => "SLICE_X22Y119",
      INIT => X"00FF33CC00FF33CC"
    )
    port map (
      ADR0 => '1',
      ADR2 => '1',
      ADR1 => u_CORTEXM0DS_u_logic_H67wx4_O67wx4_AND_1705_o,
      ADR3 => u_CORTEXM0DS_u_logic_M9awx4_B19wx4_XOR_38_o,
      ADR4 => u_CORTEXM0DS_u_logic_Fj0wx4,
      ADR5 => '1',
      O => u_CORTEXM0DS_u_logic_Madd_n16585_lut(21)
    );
  u_CORTEXM0DS_u_logic_Ihcvx41 : X_LUT5
    generic map(
      LOC => "SLICE_X22Y119",
      INIT => X"00003333"
    )
    port map (
      ADR0 => '1',
      ADR2 => '1',
      ADR1 => u_CORTEXM0DS_u_logic_H67wx4_O67wx4_AND_1705_o,
      ADR3 => '1',
      ADR4 => u_CORTEXM0DS_u_logic_Fj0wx4,
      O => u_CORTEXM0DS_u_logic_Ihcvx4
    );
  ahbmo_hprot_3_OBUF : X_OBUF
    generic map(
      LOC => "PAD4"
    )
    port map (
      I => '0',
      O => ahbmo_hprot(3)
    );
  ahbmo_hwdata_1_OBUF : X_OBUF
    generic map(
      LOC => "PAD181"
    )
    port map (
      I => NlwBufferSignal_ahbmo_hwdata_1_OBUF_I,
      O => ahbmo_hwdata(1)
    );
  ahbmo_hprot_1_OBUF : X_OBUF
    generic map(
      LOC => "PAD2"
    )
    port map (
      I => '1',
      O => ahbmo_hprot(1)
    );
  u_CORTEXM0DS_u_logic_Madd_n16585_cy_28_u_CORTEXM0DS_u_logic_Madd_n16585_cy_28_DMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => u_CORTEXM0DS_u_logic_n16585(28),
      O => u_CORTEXM0DS_u_logic_n16585_28_0
    );
  u_CORTEXM0DS_u_logic_Madd_n16585_cy_28_u_CORTEXM0DS_u_logic_Madd_n16585_cy_28_CMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => u_CORTEXM0DS_u_logic_n16585(27),
      O => u_CORTEXM0DS_u_logic_n16585_27_0
    );
  u_CORTEXM0DS_u_logic_Madd_n16585_cy_28_u_CORTEXM0DS_u_logic_Madd_n16585_cy_28_BMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => u_CORTEXM0DS_u_logic_n16585(26),
      O => u_CORTEXM0DS_u_logic_n16585_26_0
    );
  u_CORTEXM0DS_u_logic_Madd_n16585_cy_28_u_CORTEXM0DS_u_logic_Madd_n16585_cy_28_AMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => u_CORTEXM0DS_u_logic_n16585(25),
      O => u_CORTEXM0DS_u_logic_n16585_25_0
    );
  u_CORTEXM0DS_u_logic_Madd_n16585_lut_28_Q : X_LUT6
    generic map(
      LOC => "SLICE_X22Y120",
      INIT => X"CCCCCC33CCCCCC33"
    )
    port map (
      ADR0 => '1',
      ADR2 => '1',
      ADR3 => u_CORTEXM0DS_u_logic_H67wx4_O67wx4_AND_1705_o,
      ADR1 => u_CORTEXM0DS_u_logic_Yih2z4,
      ADR4 => u_CORTEXM0DS_u_logic_Dl72z4_Kl72z4_AND_6093_o,
      ADR5 => '1',
      O => u_CORTEXM0DS_u_logic_Madd_n16585_lut(28)
    );
  u_CORTEXM0DS_u_logic_Hrcvx41 : X_LUT5
    generic map(
      LOC => "SLICE_X22Y120",
      INIT => X"000000FF"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR3 => u_CORTEXM0DS_u_logic_H67wx4_O67wx4_AND_1705_o,
      ADR2 => '1',
      ADR4 => u_CORTEXM0DS_u_logic_Dl72z4_Kl72z4_AND_6093_o,
      O => u_CORTEXM0DS_u_logic_Hrcvx4
    );
  u_CORTEXM0DS_u_logic_Madd_n16585_cy_28_Q : X_CARRY4
    generic map(
      LOC => "SLICE_X22Y120"
    )
    port map (
      CI => u_CORTEXM0DS_u_logic_Madd_n16585_cy_24_Q_28418,
      CYINIT => '0',
      CO(3) => u_CORTEXM0DS_u_logic_Madd_n16585_cy_28_Q_28421,
      CO(2) => NLW_u_CORTEXM0DS_u_logic_Madd_n16585_cy_28_CO_2_UNCONNECTED,
      CO(1) => NLW_u_CORTEXM0DS_u_logic_Madd_n16585_cy_28_CO_1_UNCONNECTED,
      CO(0) => NLW_u_CORTEXM0DS_u_logic_Madd_n16585_cy_28_CO_0_UNCONNECTED,
      DI(3) => u_CORTEXM0DS_u_logic_Hrcvx4,
      DI(2) => u_CORTEXM0DS_u_logic_Wpcvx4,
      DI(1) => NlwBufferSignal_u_CORTEXM0DS_u_logic_Madd_n16585_cy_28_DI_1_Q,
      DI(0) => u_CORTEXM0DS_u_logic_Ancvx4,
      O(3) => u_CORTEXM0DS_u_logic_n16585(28),
      O(2) => u_CORTEXM0DS_u_logic_n16585(27),
      O(1) => u_CORTEXM0DS_u_logic_n16585(26),
      O(0) => u_CORTEXM0DS_u_logic_n16585(25),
      S(3) => u_CORTEXM0DS_u_logic_Madd_n16585_lut(28),
      S(2) => u_CORTEXM0DS_u_logic_Madd_n16585_lut(27),
      S(1) => u_CORTEXM0DS_u_logic_Madd_n16585_lut(26),
      S(0) => u_CORTEXM0DS_u_logic_Madd_n16585_lut(25)
    );
  u_CORTEXM0DS_u_logic_Madd_n16585_lut_27_Q : X_LUT6
    generic map(
      LOC => "SLICE_X22Y120",
      INIT => X"0F0F0FF00F0F0FF0"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR3 => u_CORTEXM0DS_u_logic_H67wx4_O67wx4_AND_1705_o,
      ADR2 => u_CORTEXM0DS_u_logic_H3awx4_O3awx4_AND_1952_o,
      ADR4 => u_CORTEXM0DS_u_logic_Hlzvx4,
      ADR5 => '1',
      O => u_CORTEXM0DS_u_logic_Madd_n16585_lut(27)
    );
  u_CORTEXM0DS_u_logic_Wpcvx41 : X_LUT5
    generic map(
      LOC => "SLICE_X22Y120",
      INIT => X"000000FF"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR3 => u_CORTEXM0DS_u_logic_H67wx4_O67wx4_AND_1705_o,
      ADR2 => '1',
      ADR4 => u_CORTEXM0DS_u_logic_Hlzvx4,
      O => u_CORTEXM0DS_u_logic_Wpcvx4
    );
  u_CORTEXM0DS_u_logic_Madd_n16585_lut_26_Q : X_LUT6
    generic map(
      LOC => "SLICE_X22Y120",
      INIT => X"FFFF00000000FFFF"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => u_CORTEXM0DS_u_logic_Locvx4,
      ADR5 => u_CORTEXM0DS_u_logic_J4awx4_O3awx4_AND_1954_o,
      O => u_CORTEXM0DS_u_logic_Madd_n16585_lut(26)
    );
  u_CORTEXM0DS_u_logic_Madd_n16585_lut_25_Q : X_LUT6
    generic map(
      LOC => "SLICE_X22Y120",
      INIT => X"EE11EE11EE11EE11"
    )
    port map (
      ADR2 => '1',
      ADR4 => '1',
      ADR0 => u_CORTEXM0DS_u_logic_N482z4_U482z4_AND_6171_o,
      ADR1 => u_CORTEXM0DS_u_logic_H67wx4_O67wx4_AND_1705_o,
      ADR3 => u_CORTEXM0DS_u_logic_Rih2z4,
      ADR5 => '1',
      O => u_CORTEXM0DS_u_logic_Madd_n16585_lut(25)
    );
  u_CORTEXM0DS_u_logic_Ancvx41 : X_LUT5
    generic map(
      LOC => "SLICE_X22Y120",
      INIT => X"11111111"
    )
    port map (
      ADR2 => '1',
      ADR3 => '1',
      ADR0 => u_CORTEXM0DS_u_logic_N482z4_U482z4_AND_6171_o,
      ADR1 => u_CORTEXM0DS_u_logic_H67wx4_O67wx4_AND_1705_o,
      ADR4 => '1',
      O => u_CORTEXM0DS_u_logic_Ancvx4
    );
  ahbmo_hprot_0_OBUF : X_OBUF
    generic map(
      LOC => "PAD1"
    )
    port map (
      I => '1',
      O => ahbmo_hprot(0)
    );
  ahbmo_hsize_1_OBUF : X_OBUF
    generic map(
      LOC => "PAD18"
    )
    port map (
      I => NlwBufferSignal_ahbmo_hsize_1_OBUF_I,
      O => ahbmo_hsize(1)
    );
  ahbmo_hwdata_2_OBUF : X_OBUF
    generic map(
      LOC => "PAD182"
    )
    port map (
      I => NlwBufferSignal_ahbmo_hwdata_2_OBUF_I,
      O => ahbmo_hwdata(2)
    );
  ahbmo_hsize_0_OBUF : X_OBUF
    generic map(
      LOC => "PAD17"
    )
    port map (
      I => NlwBufferSignal_ahbmo_hsize_0_OBUF_I,
      O => ahbmo_hsize(0)
    );
  ahbmo_hprot_2_OBUF : X_OBUF
    generic map(
      LOC => "PAD3"
    )
    port map (
      I => '0',
      O => ahbmo_hprot(2)
    );
  ahbmo_hwrite_OBUF : X_OBUF
    generic map(
      LOC => "PAD145"
    )
    port map (
      I => NlwBufferSignal_ahbmo_hwrite_OBUF_I,
      O => ahbmo_hwrite
    );
  ahbmo_hsize_2_OBUF : X_OBUF
    generic map(
      LOC => "PAD19"
    )
    port map (
      I => '0',
      O => ahbmo_hsize(2)
    );
  ahbmo_hwdata_0_OBUF : X_OBUF
    generic map(
      LOC => "PAD180"
    )
    port map (
      I => NlwBufferSignal_ahbmo_hwdata_0_OBUF_I,
      O => ahbmo_hwdata(0)
    );
  ahbmo_hwdata_16_OBUF : X_OBUF
    generic map(
      LOC => "PAD196"
    )
    port map (
      I => NlwBufferSignal_ahbmo_hwdata_16_OBUF_I,
      O => ahbmo_hwdata(16)
    );
  ahbmo_hwdata_21_OBUF : X_OBUF
    generic map(
      LOC => "PAD198"
    )
    port map (
      I => NlwBufferSignal_ahbmo_hwdata_21_OBUF_I,
      O => ahbmo_hwdata(21)
    );
  ahbmo_hwdata_24_OBUF : X_OBUF
    generic map(
      LOC => "PAD206"
    )
    port map (
      I => NlwBufferSignal_ahbmo_hwdata_24_OBUF_I,
      O => ahbmo_hwdata(24)
    );
  ahbmo_hwdata_14_OBUF : X_OBUF
    generic map(
      LOC => "PAD194"
    )
    port map (
      I => NlwBufferSignal_ahbmo_hwdata_14_OBUF_I,
      O => ahbmo_hwdata(14)
    );
  ahbmo_hwdata_31_OBUF : X_OBUF
    generic map(
      LOC => "PAD209"
    )
    port map (
      I => NlwBufferSignal_ahbmo_hwdata_31_OBUF_I,
      O => ahbmo_hwdata(31)
    );
  ahbmo_hwdata_10_OBUF : X_OBUF
    generic map(
      LOC => "PAD190"
    )
    port map (
      I => NlwBufferSignal_ahbmo_hwdata_10_OBUF_I,
      O => ahbmo_hwdata(10)
    );
  ahbmo_hwdata_22_OBUF : X_OBUF
    generic map(
      LOC => "PAD213"
    )
    port map (
      I => NlwBufferSignal_ahbmo_hwdata_22_OBUF_I,
      O => ahbmo_hwdata(22)
    );
  ahbmo_hwdata_6_OBUF : X_OBUF
    generic map(
      LOC => "PAD186"
    )
    port map (
      I => NlwBufferSignal_ahbmo_hwdata_6_OBUF_I,
      O => ahbmo_hwdata(6)
    );
  ahbmo_hwdata_30_OBUF : X_OBUF
    generic map(
      LOC => "PAD212"
    )
    port map (
      I => NlwBufferSignal_ahbmo_hwdata_30_OBUF_I,
      O => ahbmo_hwdata(30)
    );
  ahbmo_hwdata_11_OBUF : X_OBUF
    generic map(
      LOC => "PAD191"
    )
    port map (
      I => NlwBufferSignal_ahbmo_hwdata_11_OBUF_I,
      O => ahbmo_hwdata(11)
    );
  ahbmo_hwdata_15_OBUF : X_OBUF
    generic map(
      LOC => "PAD208"
    )
    port map (
      I => NlwBufferSignal_ahbmo_hwdata_15_OBUF_I,
      O => ahbmo_hwdata(15)
    );
  ahbmo_hwdata_8_OBUF : X_OBUF
    generic map(
      LOC => "PAD188"
    )
    port map (
      I => NlwBufferSignal_ahbmo_hwdata_8_OBUF_I,
      O => ahbmo_hwdata(8)
    );
  ahbmo_hwdata_12_OBUF : X_OBUF
    generic map(
      LOC => "PAD192"
    )
    port map (
      I => NlwBufferSignal_ahbmo_hwdata_12_OBUF_I,
      O => ahbmo_hwdata(12)
    );
  ahbmo_hwdata_9_OBUF : X_OBUF
    generic map(
      LOC => "PAD189"
    )
    port map (
      I => NlwBufferSignal_ahbmo_hwdata_9_OBUF_I,
      O => ahbmo_hwdata(9)
    );
  ahbmo_hwdata_20_OBUF : X_OBUF
    generic map(
      LOC => "PAD202"
    )
    port map (
      I => NlwBufferSignal_ahbmo_hwdata_20_OBUF_I,
      O => ahbmo_hwdata(20)
    );
  ahbmo_hwdata_13_OBUF : X_OBUF
    generic map(
      LOC => "PAD193"
    )
    port map (
      I => NlwBufferSignal_ahbmo_hwdata_13_OBUF_I,
      O => ahbmo_hwdata(13)
    );
  ahbmo_hwdata_3_OBUF : X_OBUF
    generic map(
      LOC => "PAD179"
    )
    port map (
      I => NlwBufferSignal_ahbmo_hwdata_3_OBUF_I,
      O => ahbmo_hwdata(3)
    );
  ahbmo_hwdata_5_OBUF : X_OBUF
    generic map(
      LOC => "PAD185"
    )
    port map (
      I => NlwBufferSignal_ahbmo_hwdata_5_OBUF_I,
      O => ahbmo_hwdata(5)
    );
  ahbmo_hwdata_23_OBUF : X_OBUF
    generic map(
      LOC => "PAD205"
    )
    port map (
      I => NlwBufferSignal_ahbmo_hwdata_23_OBUF_I,
      O => ahbmo_hwdata(23)
    );
  ahbmo_hwdata_4_OBUF : X_OBUF
    generic map(
      LOC => "PAD183"
    )
    port map (
      I => NlwBufferSignal_ahbmo_hwdata_4_OBUF_I,
      O => ahbmo_hwdata(4)
    );
  ahbmo_hwdata_7_OBUF : X_OBUF
    generic map(
      LOC => "PAD187"
    )
    port map (
      I => NlwBufferSignal_ahbmo_hwdata_7_OBUF_I,
      O => ahbmo_hwdata(7)
    );
  ahbmo_hwdata_17_OBUF : X_OBUF
    generic map(
      LOC => "PAD197"
    )
    port map (
      I => NlwBufferSignal_ahbmo_hwdata_17_OBUF_I,
      O => ahbmo_hwdata(17)
    );
  ahbmo_hwdata_25_OBUF : X_OBUF
    generic map(
      LOC => "PAD207"
    )
    port map (
      I => NlwBufferSignal_ahbmo_hwdata_25_OBUF_I,
      O => ahbmo_hwdata(25)
    );
  ahbmo_hwdata_19_OBUF : X_OBUF
    generic map(
      LOC => "PAD201"
    )
    port map (
      I => NlwBufferSignal_ahbmo_hwdata_19_OBUF_I,
      O => ahbmo_hwdata(19)
    );
  ahbmo_hwdata_27_OBUF : X_OBUF
    generic map(
      LOC => "PAD204"
    )
    port map (
      I => NlwBufferSignal_ahbmo_hwdata_27_OBUF_I,
      O => ahbmo_hwdata(27)
    );
  ahbmo_hwdata_18_OBUF : X_OBUF
    generic map(
      LOC => "PAD195"
    )
    port map (
      I => NlwBufferSignal_ahbmo_hwdata_18_OBUF_I,
      O => ahbmo_hwdata(18)
    );
  ahbmo_hwdata_26_OBUF : X_OBUF
    generic map(
      LOC => "PAD203"
    )
    port map (
      I => NlwBufferSignal_ahbmo_hwdata_26_OBUF_I,
      O => ahbmo_hwdata(26)
    );
  ahbmo_hconfig_0_3_OBUF : X_OBUF
    generic map(
      LOC => "PAD487"
    )
    port map (
      I => '0',
      O => ahbmo_hconfig(0, 3)
    );
  ahbmo_hconfig_0_1_OBUF : X_OBUF
    generic map(
      LOC => "PAD485"
    )
    port map (
      I => '0',
      O => ahbmo_hconfig(0, 1)
    );
  ahbmo_hconfig_1_0_OBUF : X_OBUF
    generic map(
      LOC => "PAD269"
    )
    port map (
      I => '0',
      O => ahbmo_hconfig(1, 0)
    );
  ahbmo_hconfig_1_1_OBUF : X_OBUF
    generic map(
      LOC => "PAD270"
    )
    port map (
      I => '0',
      O => ahbmo_hconfig(1, 1)
    );
  ahbmo_hconfig_0_9_OBUF : X_OBUF
    generic map(
      LOC => "PAD493"
    )
    port map (
      I => '0',
      O => ahbmo_hconfig(0, 9)
    );
  ahbmo_hconfig_0_2_OBUF : X_OBUF
    generic map(
      LOC => "PAD486"
    )
    port map (
      I => '0',
      O => ahbmo_hconfig(0, 2)
    );
  ahbmo_hconfig_1_2_OBUF : X_OBUF
    generic map(
      LOC => "PAD271"
    )
    port map (
      I => '0',
      O => ahbmo_hconfig(1, 2)
    );
  ahbmo_hconfig_0_0_OBUF : X_OBUF
    generic map(
      LOC => "PAD484"
    )
    port map (
      I => '0',
      O => ahbmo_hconfig(0, 0)
    );
  ahbmo_hconfig_0_6_OBUF : X_OBUF
    generic map(
      LOC => "PAD490"
    )
    port map (
      I => '0',
      O => ahbmo_hconfig(0, 6)
    );
  ahbmo_htrans_1_OBUF : X_OBUF
    generic map(
      LOC => "PAD13"
    )
    port map (
      I => NlwBufferSignal_ahbmo_htrans_1_OBUF_I,
      O => ahbmo_htrans(1)
    );
  ahbmo_hconfig_0_7_OBUF : X_OBUF
    generic map(
      LOC => "PAD491"
    )
    port map (
      I => '0',
      O => ahbmo_hconfig(0, 7)
    );
  ahbmo_hconfig_1_3_OBUF : X_OBUF
    generic map(
      LOC => "PAD272"
    )
    port map (
      I => '0',
      O => ahbmo_hconfig(1, 3)
    );
  ahbmo_hconfig_0_5_OBUF : X_OBUF
    generic map(
      LOC => "PAD489"
    )
    port map (
      I => '0',
      O => ahbmo_hconfig(0, 5)
    );
  ahbmo_hwdata_29_OBUF : X_OBUF
    generic map(
      LOC => "PAD211"
    )
    port map (
      I => NlwBufferSignal_ahbmo_hwdata_29_OBUF_I,
      O => ahbmo_hwdata(29)
    );
  ahbmo_hconfig_0_8_OBUF : X_OBUF
    generic map(
      LOC => "PAD492"
    )
    port map (
      I => '0',
      O => ahbmo_hconfig(0, 8)
    );
  ahbmo_htrans_0_OBUF : X_OBUF
    generic map(
      LOC => "PAD8"
    )
    port map (
      I => '0',
      O => ahbmo_htrans(0)
    );
  rstn_IBUF : X_BUF
    generic map(
      LOC => "PAD184",
      PATHPULSE => 115 ps
    )
    port map (
      O => u_CORTEXM0DS_u_logic_hreset_n_inv_non_inverted,
      I => rstn
    );
  ProtoComp700_IMUX : X_BUF
    generic map(
      LOC => "PAD184",
      PATHPULSE => 115 ps
    )
    port map (
      I => ProtoComp700_IINV_OUT,
      O => u_CORTEXM0DS_u_logic_hreset_n_inv
    );
  ProtoComp700_IINV : X_INV
    generic map(
      LOC => "PAD184",
      PATHPULSE => 115 ps
    )
    port map (
      I => u_CORTEXM0DS_u_logic_hreset_n_inv_non_inverted,
      O => ProtoComp700_IINV_OUT
    );
  ahbmo_hconfig_0_4_OBUF : X_OBUF
    generic map(
      LOC => "PAD488"
    )
    port map (
      I => '0',
      O => ahbmo_hconfig(0, 4)
    );
  clkm_BUFGP_IBUFG : X_BUF
    generic map(
      LOC => "PAD416",
      PATHPULSE => 115 ps
    )
    port map (
      O => clkm_BUFGP_IBUFG_806,
      I => clkm
    );
  ProtoComp699_IMUX : X_BUF
    generic map(
      LOC => "PAD416",
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP_IBUFG_806,
      O => clkm_BUFGP_IBUFG_0
    );
  ahbmo_hwdata_28_OBUF : X_OBUF
    generic map(
      LOC => "PAD210"
    )
    port map (
      I => NlwBufferSignal_ahbmo_hwdata_28_OBUF_I,
      O => ahbmo_hwdata(28)
    );
  ahbmo_hconfig_2_8_OBUF : X_OBUF
    generic map(
      LOC => "PAD309"
    )
    port map (
      I => '0',
      O => ahbmo_hconfig(2, 8)
    );
  ahbmo_hconfig_3_2_OBUF : X_OBUF
    generic map(
      LOC => "PAD454"
    )
    port map (
      I => '0',
      O => ahbmo_hconfig(3, 2)
    );
  ahbmo_hconfig_2_1_OBUF : X_OBUF
    generic map(
      LOC => "PAD302"
    )
    port map (
      I => '0',
      O => ahbmo_hconfig(2, 1)
    );
  ahbmo_hconfig_3_4_OBUF : X_OBUF
    generic map(
      LOC => "PAD456"
    )
    port map (
      I => '0',
      O => ahbmo_hconfig(3, 4)
    );
  ahbmo_hconfig_1_5_OBUF : X_OBUF
    generic map(
      LOC => "PAD274"
    )
    port map (
      I => '0',
      O => ahbmo_hconfig(1, 5)
    );
  ahbmo_hconfig_3_1_OBUF : X_OBUF
    generic map(
      LOC => "PAD453"
    )
    port map (
      I => '0',
      O => ahbmo_hconfig(3, 1)
    );
  ahbmo_hconfig_2_2_OBUF : X_OBUF
    generic map(
      LOC => "PAD303"
    )
    port map (
      I => '0',
      O => ahbmo_hconfig(2, 2)
    );
  ahbmo_hconfig_2_3_OBUF : X_OBUF
    generic map(
      LOC => "PAD304"
    )
    port map (
      I => '0',
      O => ahbmo_hconfig(2, 3)
    );
  ahbmo_hconfig_3_5_OBUF : X_OBUF
    generic map(
      LOC => "PAD457"
    )
    port map (
      I => '0',
      O => ahbmo_hconfig(3, 5)
    );
  ahbmo_hconfig_2_4_OBUF : X_OBUF
    generic map(
      LOC => "PAD305"
    )
    port map (
      I => '0',
      O => ahbmo_hconfig(2, 4)
    );
  ahbmo_hconfig_1_6_OBUF : X_OBUF
    generic map(
      LOC => "PAD275"
    )
    port map (
      I => '0',
      O => ahbmo_hconfig(1, 6)
    );
  ahbmo_hconfig_1_9_OBUF : X_OBUF
    generic map(
      LOC => "PAD278"
    )
    port map (
      I => '0',
      O => ahbmo_hconfig(1, 9)
    );
  ahbmo_hconfig_1_4_OBUF : X_OBUF
    generic map(
      LOC => "PAD273"
    )
    port map (
      I => '0',
      O => ahbmo_hconfig(1, 4)
    );
  ahbmo_hconfig_2_7_OBUF : X_OBUF
    generic map(
      LOC => "PAD308"
    )
    port map (
      I => '0',
      O => ahbmo_hconfig(2, 7)
    );
  ahbmo_hconfig_1_7_OBUF : X_OBUF
    generic map(
      LOC => "PAD276"
    )
    port map (
      I => '0',
      O => ahbmo_hconfig(1, 7)
    );
  ahbmo_hconfig_3_3_OBUF : X_OBUF
    generic map(
      LOC => "PAD455"
    )
    port map (
      I => '0',
      O => ahbmo_hconfig(3, 3)
    );
  ahbmo_hconfig_2_0_OBUF : X_OBUF
    generic map(
      LOC => "PAD301"
    )
    port map (
      I => '0',
      O => ahbmo_hconfig(2, 0)
    );
  ahbmo_hconfig_1_8_OBUF : X_OBUF
    generic map(
      LOC => "PAD277"
    )
    port map (
      I => '0',
      O => ahbmo_hconfig(1, 8)
    );
  ahbmo_hconfig_2_5_OBUF : X_OBUF
    generic map(
      LOC => "PAD306"
    )
    port map (
      I => '0',
      O => ahbmo_hconfig(2, 5)
    );
  ahbmo_hconfig_2_9_OBUF : X_OBUF
    generic map(
      LOC => "PAD310"
    )
    port map (
      I => '0',
      O => ahbmo_hconfig(2, 9)
    );
  ahbmo_hconfig_2_6_OBUF : X_OBUF
    generic map(
      LOC => "PAD307"
    )
    port map (
      I => '0',
      O => ahbmo_hconfig(2, 6)
    );
  ahbmo_hconfig_3_0_OBUF : X_OBUF
    generic map(
      LOC => "PAD452"
    )
    port map (
      I => '0',
      O => ahbmo_hconfig(3, 0)
    );
  ahbmo_hconfig_3_7_OBUF : X_OBUF
    generic map(
      LOC => "PAD459"
    )
    port map (
      I => '0',
      O => ahbmo_hconfig(3, 7)
    );
  ahbmo_hconfig_4_0_OBUF : X_OBUF
    generic map(
      LOC => "PAD110"
    )
    port map (
      I => '0',
      O => ahbmo_hconfig(4, 0)
    );
  ahbmo_hconfig_3_6_OBUF : X_OBUF
    generic map(
      LOC => "PAD458"
    )
    port map (
      I => '0',
      O => ahbmo_hconfig(3, 6)
    );
  ahbmo_hconfig_3_8_OBUF : X_OBUF
    generic map(
      LOC => "PAD460"
    )
    port map (
      I => '0',
      O => ahbmo_hconfig(3, 8)
    );
  ahbmo_hconfig_4_1_OBUF : X_OBUF
    generic map(
      LOC => "PAD111"
    )
    port map (
      I => '0',
      O => ahbmo_hconfig(4, 1)
    );
  ahbmo_hconfig_5_5_OBUF : X_OBUF
    generic map(
      LOC => "PAD423"
    )
    port map (
      I => '0',
      O => ahbmo_hconfig(5, 5)
    );
  ahbmo_hconfig_4_4_OBUF : X_OBUF
    generic map(
      LOC => "PAD114"
    )
    port map (
      I => '0',
      O => ahbmo_hconfig(4, 4)
    );
  ahbmo_hconfig_5_7_OBUF : X_OBUF
    generic map(
      LOC => "PAD425"
    )
    port map (
      I => '0',
      O => ahbmo_hconfig(5, 7)
    );
  ahbmo_hconfig_5_0_OBUF : X_OBUF
    generic map(
      LOC => "PAD418"
    )
    port map (
      I => '0',
      O => ahbmo_hconfig(5, 0)
    );
  ahbmo_hconfig_5_4_OBUF : X_OBUF
    generic map(
      LOC => "PAD422"
    )
    port map (
      I => '0',
      O => ahbmo_hconfig(5, 4)
    );
  ahbmo_hconfig_4_7_OBUF : X_OBUF
    generic map(
      LOC => "PAD117"
    )
    port map (
      I => '0',
      O => ahbmo_hconfig(4, 7)
    );
  ahbmo_hconfig_4_9_OBUF : X_OBUF
    generic map(
      LOC => "PAD119"
    )
    port map (
      I => '0',
      O => ahbmo_hconfig(4, 9)
    );
  ahbmo_hconfig_5_8_OBUF : X_OBUF
    generic map(
      LOC => "PAD426"
    )
    port map (
      I => '0',
      O => ahbmo_hconfig(5, 8)
    );
  ahbmo_hconfig_5_1_OBUF : X_OBUF
    generic map(
      LOC => "PAD419"
    )
    port map (
      I => '0',
      O => ahbmo_hconfig(5, 1)
    );
  ahbmo_hconfig_6_1_OBUF : X_OBUF
    generic map(
      LOC => "PAD144"
    )
    port map (
      I => '0',
      O => ahbmo_hconfig(6, 1)
    );
  ahbmo_hconfig_5_6_OBUF : X_OBUF
    generic map(
      LOC => "PAD424"
    )
    port map (
      I => '0',
      O => ahbmo_hconfig(5, 6)
    );
  ahbmo_hconfig_5_9_OBUF : X_OBUF
    generic map(
      LOC => "PAD427"
    )
    port map (
      I => '0',
      O => ahbmo_hconfig(5, 9)
    );
  ahbmo_hconfig_6_2_OBUF : X_OBUF
    generic map(
      LOC => "PAD142"
    )
    port map (
      I => '0',
      O => ahbmo_hconfig(6, 2)
    );
  ahbmo_hconfig_5_2_OBUF : X_OBUF
    generic map(
      LOC => "PAD420"
    )
    port map (
      I => '0',
      O => ahbmo_hconfig(5, 2)
    );
  ahbmo_hconfig_5_3_OBUF : X_OBUF
    generic map(
      LOC => "PAD421"
    )
    port map (
      I => '0',
      O => ahbmo_hconfig(5, 3)
    );
  ahbmo_hconfig_4_5_OBUF : X_OBUF
    generic map(
      LOC => "PAD115"
    )
    port map (
      I => '0',
      O => ahbmo_hconfig(4, 5)
    );
  ahbmo_hconfig_4_8_OBUF : X_OBUF
    generic map(
      LOC => "PAD118"
    )
    port map (
      I => '0',
      O => ahbmo_hconfig(4, 8)
    );
  ahbmo_hconfig_4_6_OBUF : X_OBUF
    generic map(
      LOC => "PAD116"
    )
    port map (
      I => '0',
      O => ahbmo_hconfig(4, 6)
    );
  ahbmo_hconfig_4_3_OBUF : X_OBUF
    generic map(
      LOC => "PAD113"
    )
    port map (
      I => '0',
      O => ahbmo_hconfig(4, 3)
    );
  ahbmo_hconfig_6_0_OBUF : X_OBUF
    generic map(
      LOC => "PAD143"
    )
    port map (
      I => '0',
      O => ahbmo_hconfig(6, 0)
    );
  ahbmo_hconfig_3_9_OBUF : X_OBUF
    generic map(
      LOC => "PAD461"
    )
    port map (
      I => '0',
      O => ahbmo_hconfig(3, 9)
    );
  ahbmo_hconfig_4_2_OBUF : X_OBUF
    generic map(
      LOC => "PAD112"
    )
    port map (
      I => '0',
      O => ahbmo_hconfig(4, 2)
    );
  ahbmo_hconfig_7_6_OBUF : X_OBUF
    generic map(
      LOC => "PAD220"
    )
    port map (
      I => '0',
      O => ahbmo_hconfig(7, 6)
    );
  ahbmo_hconfig_7_0_OBUF : X_OBUF
    generic map(
      LOC => "PAD214"
    )
    port map (
      I => '0',
      O => ahbmo_hconfig(7, 0)
    );
  led_group04_OBUF : X_OBUF
    generic map(
      LOC => "PAD352"
    )
    port map (
      I => NlwBufferSignal_led_group04_OBUF_I,
      O => led_group04
    );
  ahbmo_hconfig_6_7_OBUF : X_OBUF
    generic map(
      LOC => "PAD244"
    )
    port map (
      I => '0',
      O => ahbmo_hconfig(6, 7)
    );
  ahbmi_hrdata_0_IBUF : X_BUF
    generic map(
      LOC => "PAD385",
      PATHPULSE => 115 ps
    )
    port map (
      O => ahbmi_hrdata_0_IBUF_978,
      I => ahbmi_hrdata(0)
    );
  ProtoComp699_IMUX_2 : X_BUF
    generic map(
      LOC => "PAD385",
      PATHPULSE => 115 ps
    )
    port map (
      I => ahbmi_hrdata_0_IBUF_978,
      O => ahbmi_hrdata_0_IBUF_0
    );
  ahbmo_hconfig_6_3_OBUF : X_OBUF
    generic map(
      LOC => "PAD146"
    )
    port map (
      I => '0',
      O => ahbmo_hconfig(6, 3)
    );
  ahbmo_hconfig_6_4_OBUF : X_OBUF
    generic map(
      LOC => "PAD241"
    )
    port map (
      I => '0',
      O => ahbmo_hconfig(6, 4)
    );
  ahbmo_hconfig_7_1_OBUF : X_OBUF
    generic map(
      LOC => "PAD215"
    )
    port map (
      I => '0',
      O => ahbmo_hconfig(7, 1)
    );
  ahbmo_hconfig_7_4_OBUF : X_OBUF
    generic map(
      LOC => "PAD218"
    )
    port map (
      I => '0',
      O => ahbmo_hconfig(7, 4)
    );
  ahbmo_hconfig_7_2_OBUF : X_OBUF
    generic map(
      LOC => "PAD216"
    )
    port map (
      I => '0',
      O => ahbmo_hconfig(7, 2)
    );
  ahbmo_hconfig_6_6_OBUF : X_OBUF
    generic map(
      LOC => "PAD243"
    )
    port map (
      I => '0',
      O => ahbmo_hconfig(6, 6)
    );
  ahbmo_hconfig_6_9_OBUF : X_OBUF
    generic map(
      LOC => "PAD246"
    )
    port map (
      I => '0',
      O => ahbmo_hconfig(6, 9)
    );
  ahbmo_hconfig_7_8_OBUF : X_OBUF
    generic map(
      LOC => "PAD222"
    )
    port map (
      I => '0',
      O => ahbmo_hconfig(7, 8)
    );
  ahbmi_hgrant_0_IBUF : X_BUF
    generic map(
      LOC => "PAD14",
      PATHPULSE => 115 ps
    )
    port map (
      O => ahbmi_hgrant_0_IBUF_973,
      I => ahbmi_hgrant(0)
    );
  ProtoComp699_IMUX_1 : X_BUF
    generic map(
      LOC => "PAD14",
      PATHPULSE => 115 ps
    )
    port map (
      I => ahbmi_hgrant_0_IBUF_973,
      O => ahbmi_hgrant_0_IBUF_0
    );
  ahbmo_hconfig_6_8_OBUF : X_OBUF
    generic map(
      LOC => "PAD245"
    )
    port map (
      I => '0',
      O => ahbmo_hconfig(6, 8)
    );
  ahbmo_hconfig_7_5_OBUF : X_OBUF
    generic map(
      LOC => "PAD219"
    )
    port map (
      I => '0',
      O => ahbmo_hconfig(7, 5)
    );
  ahbmo_hconfig_7_7_OBUF : X_OBUF
    generic map(
      LOC => "PAD221"
    )
    port map (
      I => '0',
      O => ahbmo_hconfig(7, 7)
    );
  ahbmo_hconfig_6_5_OBUF : X_OBUF
    generic map(
      LOC => "PAD242"
    )
    port map (
      I => '0',
      O => ahbmo_hconfig(6, 5)
    );
  ahbmo_hconfig_7_3_OBUF : X_OBUF
    generic map(
      LOC => "PAD217"
    )
    port map (
      I => '0',
      O => ahbmo_hconfig(7, 3)
    );
  ahbmo_hconfig_7_9_OBUF : X_OBUF
    generic map(
      LOC => "PAD223"
    )
    port map (
      I => '0',
      O => ahbmo_hconfig(7, 9)
    );
  ahbmi_hrdata_4_IBUF : X_BUF
    generic map(
      LOC => "PAD389",
      PATHPULSE => 115 ps
    )
    port map (
      O => ahbmi_hrdata_4_IBUF_990,
      I => ahbmi_hrdata(4)
    );
  ProtoComp699_IMUX_6 : X_BUF
    generic map(
      LOC => "PAD389",
      PATHPULSE => 115 ps
    )
    port map (
      I => ahbmi_hrdata_4_IBUF_990,
      O => ahbmi_hrdata_4_IBUF_0
    );
  ahbmi_hrdata_2_IBUF : X_BUF
    generic map(
      LOC => "PAD387",
      PATHPULSE => 115 ps
    )
    port map (
      O => ahbmi_hrdata_2_IBUF_984,
      I => ahbmi_hrdata(2)
    );
  ProtoComp699_IMUX_4 : X_BUF
    generic map(
      LOC => "PAD387",
      PATHPULSE => 115 ps
    )
    port map (
      I => ahbmi_hrdata_2_IBUF_984,
      O => ahbmi_hrdata_2_IBUF_0
    );
  ahbmi_hrdata_1_IBUF : X_BUF
    generic map(
      LOC => "PAD386",
      PATHPULSE => 115 ps
    )
    port map (
      O => ahbmi_hrdata_1_IBUF_981,
      I => ahbmi_hrdata(1)
    );
  ProtoComp699_IMUX_3 : X_BUF
    generic map(
      LOC => "PAD386",
      PATHPULSE => 115 ps
    )
    port map (
      I => ahbmi_hrdata_1_IBUF_981,
      O => ahbmi_hrdata_1_IBUF_0
    );
  ahbmi_hrdata_3_IBUF : X_BUF
    generic map(
      LOC => "PAD388",
      PATHPULSE => 115 ps
    )
    port map (
      O => ahbmi_hrdata_3_IBUF_987,
      I => ahbmi_hrdata(3)
    );
  ProtoComp699_IMUX_5 : X_BUF
    generic map(
      LOC => "PAD388",
      PATHPULSE => 115 ps
    )
    port map (
      I => ahbmi_hrdata_3_IBUF_987,
      O => ahbmi_hrdata_3_IBUF_0
    );
  ahbmi_hrdata_5_IBUF : X_BUF
    generic map(
      LOC => "PAD390",
      PATHPULSE => 115 ps
    )
    port map (
      O => ahbmi_hrdata_5_IBUF_993,
      I => ahbmi_hrdata(5)
    );
  ProtoComp699_IMUX_7 : X_BUF
    generic map(
      LOC => "PAD390",
      PATHPULSE => 115 ps
    )
    port map (
      I => ahbmi_hrdata_5_IBUF_993,
      O => ahbmi_hrdata_5_IBUF_0
    );
  ahbmo_hconfig_0_15_OBUF : X_OBUF
    generic map(
      LOC => "PAD93"
    )
    port map (
      I => '0',
      O => ahbmo_hconfig(0, 15)
    );
  ahbmi_hrdata_8_IBUF : X_BUF
    generic map(
      LOC => "PAD393",
      PATHPULSE => 115 ps
    )
    port map (
      O => ahbmi_hrdata_8_IBUF_1002,
      I => ahbmi_hrdata(8)
    );
  ProtoComp699_IMUX_10 : X_BUF
    generic map(
      LOC => "PAD393",
      PATHPULSE => 115 ps
    )
    port map (
      I => ahbmi_hrdata_8_IBUF_1002,
      O => ahbmi_hrdata_8_IBUF_0
    );
  ahbmo_hconfig_0_31_OBUF : X_OBUF
    generic map(
      LOC => "PAD109"
    )
    port map (
      I => '0',
      O => ahbmo_hconfig(0, 31)
    );
  ahbmo_hconfig_0_23_OBUF : X_OBUF
    generic map(
      LOC => "PAD101"
    )
    port map (
      I => '0',
      O => ahbmo_hconfig(0, 23)
    );
  ahbmo_hconfig_0_11_OBUF : X_OBUF
    generic map(
      LOC => "PAD495"
    )
    port map (
      I => '0',
      O => ahbmo_hconfig(0, 11)
    );
  ahbmo_hconfig_0_21_OBUF : X_OBUF
    generic map(
      LOC => "PAD99"
    )
    port map (
      I => '0',
      O => ahbmo_hconfig(0, 21)
    );
  ahbmo_hconfig_0_14_OBUF : X_OBUF
    generic map(
      LOC => "PAD498"
    )
    port map (
      I => '0',
      O => ahbmo_hconfig(0, 14)
    );
  ahbmo_hconfig_0_22_OBUF : X_OBUF
    generic map(
      LOC => "PAD100"
    )
    port map (
      I => '0',
      O => ahbmo_hconfig(0, 22)
    );
  ahbmi_hrdata_7_IBUF : X_BUF
    generic map(
      LOC => "PAD392",
      PATHPULSE => 115 ps
    )
    port map (
      O => ahbmi_hrdata_7_IBUF_999,
      I => ahbmi_hrdata(7)
    );
  ProtoComp699_IMUX_9 : X_BUF
    generic map(
      LOC => "PAD392",
      PATHPULSE => 115 ps
    )
    port map (
      I => ahbmi_hrdata_7_IBUF_999,
      O => ahbmi_hrdata_7_IBUF_0
    );
  ahbmo_hconfig_0_13_OBUF : X_OBUF
    generic map(
      LOC => "PAD497"
    )
    port map (
      I => '0',
      O => ahbmo_hconfig(0, 13)
    );
  ahbmo_hconfig_0_16_OBUF : X_OBUF
    generic map(
      LOC => "PAD94"
    )
    port map (
      I => '0',
      O => ahbmo_hconfig(0, 16)
    );
  ahbmo_hconfig_0_12_OBUF : X_OBUF
    generic map(
      LOC => "PAD496"
    )
    port map (
      I => '0',
      O => ahbmo_hconfig(0, 12)
    );
  ahbmo_hconfig_0_30_OBUF : X_OBUF
    generic map(
      LOC => "PAD108"
    )
    port map (
      I => '0',
      O => ahbmo_hconfig(0, 30)
    );
  ahbmo_hconfig_0_24_OBUF : X_OBUF
    generic map(
      LOC => "PAD102"
    )
    port map (
      I => '1',
      O => ahbmo_hconfig(0, 24)
    );
  ahbmi_hrdata_9_IBUF : X_BUF
    generic map(
      LOC => "PAD394",
      PATHPULSE => 115 ps
    )
    port map (
      O => ahbmi_hrdata_9_IBUF_1005,
      I => ahbmi_hrdata(9)
    );
  ProtoComp699_IMUX_11 : X_BUF
    generic map(
      LOC => "PAD394",
      PATHPULSE => 115 ps
    )
    port map (
      I => ahbmi_hrdata_9_IBUF_1005,
      O => ahbmi_hrdata_9_IBUF_0
    );
  ahbmo_hconfig_0_10_OBUF : X_OBUF
    generic map(
      LOC => "PAD494"
    )
    port map (
      I => '0',
      O => ahbmo_hconfig(0, 10)
    );
  ahbmo_hconfig_0_20_OBUF : X_OBUF
    generic map(
      LOC => "PAD98"
    )
    port map (
      I => '0',
      O => ahbmo_hconfig(0, 20)
    );
  ahbmo_hconfig_0_17_OBUF : X_OBUF
    generic map(
      LOC => "PAD95"
    )
    port map (
      I => '0',
      O => ahbmo_hconfig(0, 17)
    );
  ahbmi_hrdata_6_IBUF : X_BUF
    generic map(
      LOC => "PAD398",
      PATHPULSE => 115 ps
    )
    port map (
      O => ahbmi_hrdata_6_IBUF_996,
      I => ahbmi_hrdata(6)
    );
  ProtoComp699_IMUX_8 : X_BUF
    generic map(
      LOC => "PAD398",
      PATHPULSE => 115 ps
    )
    port map (
      I => ahbmi_hrdata_6_IBUF_996,
      O => ahbmi_hrdata_6_IBUF_0
    );
  ahbmo_hconfig_1_23_OBUF : X_OBUF
    generic map(
      LOC => "PAD292"
    )
    port map (
      I => '0',
      O => ahbmo_hconfig(1, 23)
    );
  ahbmo_hconfig_1_24_OBUF : X_OBUF
    generic map(
      LOC => "PAD293"
    )
    port map (
      I => '0',
      O => ahbmo_hconfig(1, 24)
    );
  ahbmo_hconfig_1_17_OBUF : X_OBUF
    generic map(
      LOC => "PAD286"
    )
    port map (
      I => '0',
      O => ahbmo_hconfig(1, 17)
    );
  ahbmo_hconfig_1_20_OBUF : X_OBUF
    generic map(
      LOC => "PAD289"
    )
    port map (
      I => '0',
      O => ahbmo_hconfig(1, 20)
    );
  ahbmo_hconfig_0_18_OBUF : X_OBUF
    generic map(
      LOC => "PAD96"
    )
    port map (
      I => '0',
      O => ahbmo_hconfig(0, 18)
    );
  ahbmo_hconfig_0_28_OBUF : X_OBUF
    generic map(
      LOC => "PAD106"
    )
    port map (
      I => '0',
      O => ahbmo_hconfig(0, 28)
    );
  ahbmo_hconfig_0_29_OBUF : X_OBUF
    generic map(
      LOC => "PAD107"
    )
    port map (
      I => '0',
      O => ahbmo_hconfig(0, 29)
    );
  ahbmo_hconfig_0_25_OBUF : X_OBUF
    generic map(
      LOC => "PAD103"
    )
    port map (
      I => '0',
      O => ahbmo_hconfig(0, 25)
    );
  ahbmo_hconfig_1_10_OBUF : X_OBUF
    generic map(
      LOC => "PAD279"
    )
    port map (
      I => '0',
      O => ahbmo_hconfig(1, 10)
    );
  ahbmo_hconfig_1_12_OBUF : X_OBUF
    generic map(
      LOC => "PAD281"
    )
    port map (
      I => '0',
      O => ahbmo_hconfig(1, 12)
    );
  ahbmo_hconfig_0_27_OBUF : X_OBUF
    generic map(
      LOC => "PAD105"
    )
    port map (
      I => '0',
      O => ahbmo_hconfig(0, 27)
    );
  ahbmo_hconfig_1_21_OBUF : X_OBUF
    generic map(
      LOC => "PAD290"
    )
    port map (
      I => '0',
      O => ahbmo_hconfig(1, 21)
    );
  ahbmo_hconfig_0_26_OBUF : X_OBUF
    generic map(
      LOC => "PAD104"
    )
    port map (
      I => '0',
      O => ahbmo_hconfig(0, 26)
    );
  ahbmo_hconfig_1_14_OBUF : X_OBUF
    generic map(
      LOC => "PAD283"
    )
    port map (
      I => '0',
      O => ahbmo_hconfig(1, 14)
    );
  ahbmo_hconfig_1_30_OBUF : X_OBUF
    generic map(
      LOC => "PAD299"
    )
    port map (
      I => '0',
      O => ahbmo_hconfig(1, 30)
    );
  ahbmo_hconfig_1_11_OBUF : X_OBUF
    generic map(
      LOC => "PAD280"
    )
    port map (
      I => '0',
      O => ahbmo_hconfig(1, 11)
    );
  ahbmo_hconfig_1_15_OBUF : X_OBUF
    generic map(
      LOC => "PAD284"
    )
    port map (
      I => '0',
      O => ahbmo_hconfig(1, 15)
    );
  ahbmo_hconfig_1_13_OBUF : X_OBUF
    generic map(
      LOC => "PAD282"
    )
    port map (
      I => '0',
      O => ahbmo_hconfig(1, 13)
    );
  ahbmo_hconfig_0_19_OBUF : X_OBUF
    generic map(
      LOC => "PAD97"
    )
    port map (
      I => '0',
      O => ahbmo_hconfig(0, 19)
    );
  ahbmo_hconfig_1_22_OBUF : X_OBUF
    generic map(
      LOC => "PAD291"
    )
    port map (
      I => '0',
      O => ahbmo_hconfig(1, 22)
    );
  ahbmo_hconfig_1_31_OBUF : X_OBUF
    generic map(
      LOC => "PAD300"
    )
    port map (
      I => '0',
      O => ahbmo_hconfig(1, 31)
    );
  ahbmo_hconfig_1_16_OBUF : X_OBUF
    generic map(
      LOC => "PAD285"
    )
    port map (
      I => '0',
      O => ahbmo_hconfig(1, 16)
    );
  ahbmo_hconfig_1_27_OBUF : X_OBUF
    generic map(
      LOC => "PAD296"
    )
    port map (
      I => '0',
      O => ahbmo_hconfig(1, 27)
    );
  ahbmo_hconfig_1_18_OBUF : X_OBUF
    generic map(
      LOC => "PAD287"
    )
    port map (
      I => '0',
      O => ahbmo_hconfig(1, 18)
    );
  ahbmo_hconfig_1_26_OBUF : X_OBUF
    generic map(
      LOC => "PAD295"
    )
    port map (
      I => '0',
      O => ahbmo_hconfig(1, 26)
    );
  ahbmo_hconfig_1_25_OBUF : X_OBUF
    generic map(
      LOC => "PAD294"
    )
    port map (
      I => '0',
      O => ahbmo_hconfig(1, 25)
    );
  ahbmo_hconfig_1_19_OBUF : X_OBUF
    generic map(
      LOC => "PAD288"
    )
    port map (
      I => '0',
      O => ahbmo_hconfig(1, 19)
    );
  ahbmo_hconfig_2_16_OBUF : X_OBUF
    generic map(
      LOC => "PAD317"
    )
    port map (
      I => '0',
      O => ahbmo_hconfig(2, 16)
    );
  ahbmo_hconfig_2_12_OBUF : X_OBUF
    generic map(
      LOC => "PAD313"
    )
    port map (
      I => '0',
      O => ahbmo_hconfig(2, 12)
    );
  ahbmo_hconfig_2_11_OBUF : X_OBUF
    generic map(
      LOC => "PAD312"
    )
    port map (
      I => '0',
      O => ahbmo_hconfig(2, 11)
    );
  ahbmo_hconfig_2_17_OBUF : X_OBUF
    generic map(
      LOC => "PAD318"
    )
    port map (
      I => '0',
      O => ahbmo_hconfig(2, 17)
    );
  ahbmo_hconfig_2_31_OBUF : X_OBUF
    generic map(
      LOC => "PAD332"
    )
    port map (
      I => '0',
      O => ahbmo_hconfig(2, 31)
    );
  ahbmo_hconfig_2_24_OBUF : X_OBUF
    generic map(
      LOC => "PAD325"
    )
    port map (
      I => '0',
      O => ahbmo_hconfig(2, 24)
    );
  ahbmo_hconfig_2_25_OBUF : X_OBUF
    generic map(
      LOC => "PAD326"
    )
    port map (
      I => '0',
      O => ahbmo_hconfig(2, 25)
    );
  ahbmo_hconfig_2_18_OBUF : X_OBUF
    generic map(
      LOC => "PAD319"
    )
    port map (
      I => '0',
      O => ahbmo_hconfig(2, 18)
    );
  ahbmo_hconfig_2_13_OBUF : X_OBUF
    generic map(
      LOC => "PAD314"
    )
    port map (
      I => '0',
      O => ahbmo_hconfig(2, 13)
    );
  ahbmo_hconfig_2_26_OBUF : X_OBUF
    generic map(
      LOC => "PAD327"
    )
    port map (
      I => '0',
      O => ahbmo_hconfig(2, 26)
    );
  ahbmo_hconfig_2_22_OBUF : X_OBUF
    generic map(
      LOC => "PAD323"
    )
    port map (
      I => '0',
      O => ahbmo_hconfig(2, 22)
    );
  ahbmo_hconfig_2_14_OBUF : X_OBUF
    generic map(
      LOC => "PAD315"
    )
    port map (
      I => '0',
      O => ahbmo_hconfig(2, 14)
    );
  ahbmo_hconfig_2_19_OBUF : X_OBUF
    generic map(
      LOC => "PAD320"
    )
    port map (
      I => '0',
      O => ahbmo_hconfig(2, 19)
    );
  ahbmo_hconfig_2_27_OBUF : X_OBUF
    generic map(
      LOC => "PAD328"
    )
    port map (
      I => '0',
      O => ahbmo_hconfig(2, 27)
    );
  ahbmo_hconfig_2_10_OBUF : X_OBUF
    generic map(
      LOC => "PAD311"
    )
    port map (
      I => '0',
      O => ahbmo_hconfig(2, 10)
    );
  ahbmo_hconfig_1_29_OBUF : X_OBUF
    generic map(
      LOC => "PAD298"
    )
    port map (
      I => '0',
      O => ahbmo_hconfig(1, 29)
    );
  ahbmo_hconfig_2_15_OBUF : X_OBUF
    generic map(
      LOC => "PAD316"
    )
    port map (
      I => '0',
      O => ahbmo_hconfig(2, 15)
    );
  ahbmo_hconfig_2_20_OBUF : X_OBUF
    generic map(
      LOC => "PAD321"
    )
    port map (
      I => '0',
      O => ahbmo_hconfig(2, 20)
    );
  ahbmo_hconfig_2_30_OBUF : X_OBUF
    generic map(
      LOC => "PAD331"
    )
    port map (
      I => '0',
      O => ahbmo_hconfig(2, 30)
    );
  ahbmo_hconfig_1_28_OBUF : X_OBUF
    generic map(
      LOC => "PAD297"
    )
    port map (
      I => '0',
      O => ahbmo_hconfig(1, 28)
    );
  ahbmo_hconfig_2_23_OBUF : X_OBUF
    generic map(
      LOC => "PAD324"
    )
    port map (
      I => '0',
      O => ahbmo_hconfig(2, 23)
    );
  ahbmo_hconfig_2_21_OBUF : X_OBUF
    generic map(
      LOC => "PAD322"
    )
    port map (
      I => '0',
      O => ahbmo_hconfig(2, 21)
    );
  ahbmo_hconfig_3_24_OBUF : X_OBUF
    generic map(
      LOC => "PAD476"
    )
    port map (
      I => '0',
      O => ahbmo_hconfig(3, 24)
    );
  ahbmo_hconfig_3_17_OBUF : X_OBUF
    generic map(
      LOC => "PAD469"
    )
    port map (
      I => '0',
      O => ahbmo_hconfig(3, 17)
    );
  ahbmo_hconfig_3_25_OBUF : X_OBUF
    generic map(
      LOC => "PAD477"
    )
    port map (
      I => '0',
      O => ahbmo_hconfig(3, 25)
    );
  ahbmo_hconfig_3_18_OBUF : X_OBUF
    generic map(
      LOC => "PAD470"
    )
    port map (
      I => '0',
      O => ahbmo_hconfig(3, 18)
    );
  ahbmo_hconfig_3_26_OBUF : X_OBUF
    generic map(
      LOC => "PAD478"
    )
    port map (
      I => '0',
      O => ahbmo_hconfig(3, 26)
    );
  ahbmo_hconfig_3_30_OBUF : X_OBUF
    generic map(
      LOC => "PAD482"
    )
    port map (
      I => '0',
      O => ahbmo_hconfig(3, 30)
    );
  ahbmo_hconfig_3_19_OBUF : X_OBUF
    generic map(
      LOC => "PAD471"
    )
    port map (
      I => '0',
      O => ahbmo_hconfig(3, 19)
    );
  ahbmo_hconfig_3_31_OBUF : X_OBUF
    generic map(
      LOC => "PAD483"
    )
    port map (
      I => '0',
      O => ahbmo_hconfig(3, 31)
    );
  ahbmo_hconfig_3_10_OBUF : X_OBUF
    generic map(
      LOC => "PAD462"
    )
    port map (
      I => '0',
      O => ahbmo_hconfig(3, 10)
    );
  ahbmo_hconfig_3_11_OBUF : X_OBUF
    generic map(
      LOC => "PAD463"
    )
    port map (
      I => '0',
      O => ahbmo_hconfig(3, 11)
    );
  ahbmo_hconfig_3_13_OBUF : X_OBUF
    generic map(
      LOC => "PAD465"
    )
    port map (
      I => '0',
      O => ahbmo_hconfig(3, 13)
    );
  ahbmo_hconfig_3_20_OBUF : X_OBUF
    generic map(
      LOC => "PAD472"
    )
    port map (
      I => '0',
      O => ahbmo_hconfig(3, 20)
    );
  ahbmo_hconfig_3_16_OBUF : X_OBUF
    generic map(
      LOC => "PAD468"
    )
    port map (
      I => '0',
      O => ahbmo_hconfig(3, 16)
    );
  ahbmo_hconfig_2_29_OBUF : X_OBUF
    generic map(
      LOC => "PAD330"
    )
    port map (
      I => '0',
      O => ahbmo_hconfig(2, 29)
    );
  ahbmo_hconfig_3_14_OBUF : X_OBUF
    generic map(
      LOC => "PAD466"
    )
    port map (
      I => '0',
      O => ahbmo_hconfig(3, 14)
    );
  ahbmo_hconfig_2_28_OBUF : X_OBUF
    generic map(
      LOC => "PAD329"
    )
    port map (
      I => '0',
      O => ahbmo_hconfig(2, 28)
    );
  ahbmo_hconfig_3_22_OBUF : X_OBUF
    generic map(
      LOC => "PAD474"
    )
    port map (
      I => '0',
      O => ahbmo_hconfig(3, 22)
    );
  ahbmo_hconfig_3_21_OBUF : X_OBUF
    generic map(
      LOC => "PAD473"
    )
    port map (
      I => '0',
      O => ahbmo_hconfig(3, 21)
    );
  ahbmo_hconfig_3_15_OBUF : X_OBUF
    generic map(
      LOC => "PAD467"
    )
    port map (
      I => '0',
      O => ahbmo_hconfig(3, 15)
    );
  ahbmo_hconfig_3_23_OBUF : X_OBUF
    generic map(
      LOC => "PAD475"
    )
    port map (
      I => '0',
      O => ahbmo_hconfig(3, 23)
    );
  ahbmo_hconfig_3_12_OBUF : X_OBUF
    generic map(
      LOC => "PAD464"
    )
    port map (
      I => '0',
      O => ahbmo_hconfig(3, 12)
    );
  ahbmo_hconfig_3_28_OBUF : X_OBUF
    generic map(
      LOC => "PAD480"
    )
    port map (
      I => '0',
      O => ahbmo_hconfig(3, 28)
    );
  ahbmo_hconfig_3_29_OBUF : X_OBUF
    generic map(
      LOC => "PAD481"
    )
    port map (
      I => '0',
      O => ahbmo_hconfig(3, 29)
    );
  ahbmo_hconfig_4_10_OBUF : X_OBUF
    generic map(
      LOC => "PAD120"
    )
    port map (
      I => '0',
      O => ahbmo_hconfig(4, 10)
    );
  ahbmo_hconfig_4_11_OBUF : X_OBUF
    generic map(
      LOC => "PAD121"
    )
    port map (
      I => '0',
      O => ahbmo_hconfig(4, 11)
    );
  ahbmo_hconfig_4_12_OBUF : X_OBUF
    generic map(
      LOC => "PAD122"
    )
    port map (
      I => '0',
      O => ahbmo_hconfig(4, 12)
    );
  ahbmo_hconfig_3_27_OBUF : X_OBUF
    generic map(
      LOC => "PAD479"
    )
    port map (
      I => '0',
      O => ahbmo_hconfig(3, 27)
    );
  ahbmo_hconfig_7_24_OBUF : X_OBUF
    generic map(
      LOC => "PAD238"
    )
    port map (
      I => '0',
      O => ahbmo_hconfig(7, 24)
    );
  ahbmi_hrdata_10_IBUF : X_BUF
    generic map(
      LOC => "PAD395",
      PATHPULSE => 115 ps
    )
    port map (
      O => ahbmi_hrdata_10_IBUF_1365,
      I => ahbmi_hrdata(10)
    );
  ProtoComp699_IMUX_13 : X_BUF
    generic map(
      LOC => "PAD395",
      PATHPULSE => 115 ps
    )
    port map (
      I => ahbmi_hrdata_10_IBUF_1365,
      O => ahbmi_hrdata_10_IBUF_0
    );
  ahbmo_hlock_OBUF : X_OBUF
    generic map(
      LOC => "PAD20"
    )
    port map (
      I => '0',
      O => ahbmo_hlock
    );
  ahbmo_hconfig_7_28_OBUF : X_OBUF
    generic map(
      LOC => "PAD334"
    )
    port map (
      I => '0',
      O => ahbmo_hconfig(7, 28)
    );
  ahbmi_hrdata_20_IBUF : X_BUF
    generic map(
      LOC => "PAD412",
      PATHPULSE => 115 ps
    )
    port map (
      O => ahbmi_hrdata_20_IBUF_1374,
      I => ahbmi_hrdata(20)
    );
  ProtoComp699_IMUX_16 : X_BUF
    generic map(
      LOC => "PAD412",
      PATHPULSE => 115 ps
    )
    port map (
      I => ahbmi_hrdata_20_IBUF_1374,
      O => ahbmi_hrdata_20_IBUF_0
    );
  ahbmo_hconfig_7_17_OBUF : X_OBUF
    generic map(
      LOC => "PAD231"
    )
    port map (
      I => '0',
      O => ahbmo_hconfig(7, 17)
    );
  ahbmo_hconfig_7_19_OBUF : X_OBUF
    generic map(
      LOC => "PAD233"
    )
    port map (
      I => '0',
      O => ahbmo_hconfig(7, 19)
    );
  ahbmo_hconfig_7_29_OBUF : X_OBUF
    generic map(
      LOC => "PAD335"
    )
    port map (
      I => '0',
      O => ahbmo_hconfig(7, 29)
    );
  ahbmo_hconfig_7_18_OBUF : X_OBUF
    generic map(
      LOC => "PAD232"
    )
    port map (
      I => '0',
      O => ahbmo_hconfig(7, 18)
    );
  ahbmi_hrdata_12_IBUF : X_BUF
    generic map(
      LOC => "PAD397",
      PATHPULSE => 115 ps
    )
    port map (
      O => ahbmi_hrdata_12_IBUF_1371,
      I => ahbmi_hrdata(12)
    );
  ProtoComp699_IMUX_15 : X_BUF
    generic map(
      LOC => "PAD397",
      PATHPULSE => 115 ps
    )
    port map (
      I => ahbmi_hrdata_12_IBUF_1371,
      O => ahbmi_hrdata_12_IBUF_0
    );
  ahbmi_hrdata_13_IBUF : X_BUF
    generic map(
      LOC => "PAD401",
      PATHPULSE => 115 ps
    )
    port map (
      O => ahbmi_hrdata_13_IBUF_1377,
      I => ahbmi_hrdata(13)
    );
  ProtoComp699_IMUX_17 : X_BUF
    generic map(
      LOC => "PAD401",
      PATHPULSE => 115 ps
    )
    port map (
      I => ahbmi_hrdata_13_IBUF_1377,
      O => ahbmi_hrdata_13_IBUF_0
    );
  ahbmo_hconfig_7_26_OBUF : X_OBUF
    generic map(
      LOC => "PAD240"
    )
    port map (
      I => '0',
      O => ahbmo_hconfig(7, 26)
    );
  ahbmi_hrdata_21_IBUF : X_BUF
    generic map(
      LOC => "PAD406",
      PATHPULSE => 115 ps
    )
    port map (
      O => ahbmi_hrdata_21_IBUF_1380,
      I => ahbmi_hrdata(21)
    );
  ProtoComp699_IMUX_18 : X_BUF
    generic map(
      LOC => "PAD406",
      PATHPULSE => 115 ps
    )
    port map (
      I => ahbmi_hrdata_21_IBUF_1380,
      O => ahbmi_hrdata_21_IBUF_0
    );
  ahbmi_hrdata_11_IBUF : X_BUF
    generic map(
      LOC => "PAD396",
      PATHPULSE => 115 ps
    )
    port map (
      O => ahbmi_hrdata_11_IBUF_1368,
      I => ahbmi_hrdata(11)
    );
  ProtoComp699_IMUX_14 : X_BUF
    generic map(
      LOC => "PAD396",
      PATHPULSE => 115 ps
    )
    port map (
      I => ahbmi_hrdata_11_IBUF_1368,
      O => ahbmi_hrdata_11_IBUF_0
    );
  ahbmo_hconfig_7_27_OBUF : X_OBUF
    generic map(
      LOC => "PAD333"
    )
    port map (
      I => '0',
      O => ahbmo_hconfig(7, 27)
    );
  ahbmi_hrdata_14_IBUF : X_BUF
    generic map(
      LOC => "PAD399",
      PATHPULSE => 115 ps
    )
    port map (
      O => ahbmi_hrdata_14_IBUF_1383,
      I => ahbmi_hrdata(14)
    );
  ProtoComp699_IMUX_19 : X_BUF
    generic map(
      LOC => "PAD399",
      PATHPULSE => 115 ps
    )
    port map (
      I => ahbmi_hrdata_14_IBUF_1383,
      O => ahbmi_hrdata_14_IBUF_0
    );
  ahbmo_hconfig_7_16_OBUF : X_OBUF
    generic map(
      LOC => "PAD230"
    )
    port map (
      I => '0',
      O => ahbmo_hconfig(7, 16)
    );
  ahbmo_hconfig_7_25_OBUF : X_OBUF
    generic map(
      LOC => "PAD239"
    )
    port map (
      I => '0',
      O => ahbmo_hconfig(7, 25)
    );
  ahbmi_hresp_1_IBUF : X_BUF
    generic map(
      LOC => "PAD21",
      PATHPULSE => 115 ps
    )
    port map (
      O => ahbmi_hresp_1_IBUF_1362,
      I => ahbmi_hresp(1)
    );
  ProtoComp699_IMUX_12 : X_BUF
    generic map(
      LOC => "PAD21",
      PATHPULSE => 115 ps
    )
    port map (
      I => ahbmi_hresp_1_IBUF_1362,
      O => ahbmi_hresp_1_IBUF_0
    );
  ahbmo_hconfig_4_18_OBUF : X_OBUF
    generic map(
      LOC => "PAD128"
    )
    port map (
      I => '0',
      O => ahbmo_hconfig(4, 18)
    );
  ahbmo_hconfig_4_13_OBUF : X_OBUF
    generic map(
      LOC => "PAD123"
    )
    port map (
      I => '0',
      O => ahbmo_hconfig(4, 13)
    );
  ahbmo_hconfig_4_20_OBUF : X_OBUF
    generic map(
      LOC => "PAD130"
    )
    port map (
      I => '0',
      O => ahbmo_hconfig(4, 20)
    );
  ahbmo_hconfig_4_28_OBUF : X_OBUF
    generic map(
      LOC => "PAD138"
    )
    port map (
      I => '0',
      O => ahbmo_hconfig(4, 28)
    );
  ahbmo_hconfig_5_10_OBUF : X_OBUF
    generic map(
      LOC => "PAD428"
    )
    port map (
      I => '0',
      O => ahbmo_hconfig(5, 10)
    );
  ahbmo_hconfig_4_19_OBUF : X_OBUF
    generic map(
      LOC => "PAD129"
    )
    port map (
      I => '0',
      O => ahbmo_hconfig(4, 19)
    );
  ahbmo_hconfig_4_22_OBUF : X_OBUF
    generic map(
      LOC => "PAD132"
    )
    port map (
      I => '0',
      O => ahbmo_hconfig(4, 22)
    );
  ahbmo_hconfig_5_11_OBUF : X_OBUF
    generic map(
      LOC => "PAD429"
    )
    port map (
      I => '0',
      O => ahbmo_hconfig(5, 11)
    );
  ahbmo_hconfig_4_14_OBUF : X_OBUF
    generic map(
      LOC => "PAD124"
    )
    port map (
      I => '0',
      O => ahbmo_hconfig(4, 14)
    );
  ahbmo_hconfig_4_23_OBUF : X_OBUF
    generic map(
      LOC => "PAD133"
    )
    port map (
      I => '0',
      O => ahbmo_hconfig(4, 23)
    );
  ahbmo_hconfig_4_24_OBUF : X_OBUF
    generic map(
      LOC => "PAD134"
    )
    port map (
      I => '0',
      O => ahbmo_hconfig(4, 24)
    );
  ahbmo_hconfig_4_27_OBUF : X_OBUF
    generic map(
      LOC => "PAD137"
    )
    port map (
      I => '0',
      O => ahbmo_hconfig(4, 27)
    );
  ahbmo_hconfig_4_29_OBUF : X_OBUF
    generic map(
      LOC => "PAD139"
    )
    port map (
      I => '0',
      O => ahbmo_hconfig(4, 29)
    );
  ahbmo_hconfig_4_26_OBUF : X_OBUF
    generic map(
      LOC => "PAD136"
    )
    port map (
      I => '0',
      O => ahbmo_hconfig(4, 26)
    );
  ahbmo_hconfig_4_31_OBUF : X_OBUF
    generic map(
      LOC => "PAD141"
    )
    port map (
      I => '0',
      O => ahbmo_hconfig(4, 31)
    );
  ahbmo_hconfig_4_16_OBUF : X_OBUF
    generic map(
      LOC => "PAD126"
    )
    port map (
      I => '0',
      O => ahbmo_hconfig(4, 16)
    );
  ahbmo_hconfig_4_17_OBUF : X_OBUF
    generic map(
      LOC => "PAD127"
    )
    port map (
      I => '0',
      O => ahbmo_hconfig(4, 17)
    );
  ahbmo_hconfig_4_25_OBUF : X_OBUF
    generic map(
      LOC => "PAD135"
    )
    port map (
      I => '0',
      O => ahbmo_hconfig(4, 25)
    );
  ahbmo_hconfig_4_30_OBUF : X_OBUF
    generic map(
      LOC => "PAD140"
    )
    port map (
      I => '0',
      O => ahbmo_hconfig(4, 30)
    );
  ahbmo_hconfig_4_21_OBUF : X_OBUF
    generic map(
      LOC => "PAD131"
    )
    port map (
      I => '0',
      O => ahbmo_hconfig(4, 21)
    );
  ahbmo_hconfig_4_15_OBUF : X_OBUF
    generic map(
      LOC => "PAD125"
    )
    port map (
      I => '0',
      O => ahbmo_hconfig(4, 15)
    );
  ahbmo_hconfig_5_16_OBUF : X_OBUF
    generic map(
      LOC => "PAD434"
    )
    port map (
      I => '0',
      O => ahbmo_hconfig(5, 16)
    );
  ahbmo_hconfig_5_25_OBUF : X_OBUF
    generic map(
      LOC => "PAD445"
    )
    port map (
      I => '0',
      O => ahbmo_hconfig(5, 25)
    );
  ahbmo_hconfig_6_10_OBUF : X_OBUF
    generic map(
      LOC => "PAD247"
    )
    port map (
      I => '0',
      O => ahbmo_hconfig(6, 10)
    );
  ahbmo_hconfig_5_30_OBUF : X_OBUF
    generic map(
      LOC => "PAD450"
    )
    port map (
      I => '0',
      O => ahbmo_hconfig(5, 30)
    );
  ahbmo_hconfig_5_13_OBUF : X_OBUF
    generic map(
      LOC => "PAD431"
    )
    port map (
      I => '0',
      O => ahbmo_hconfig(5, 13)
    );
  ahbmo_hconfig_5_23_OBUF : X_OBUF
    generic map(
      LOC => "PAD441"
    )
    port map (
      I => '0',
      O => ahbmo_hconfig(5, 23)
    );
  ahbmo_hconfig_5_12_OBUF : X_OBUF
    generic map(
      LOC => "PAD430"
    )
    port map (
      I => '0',
      O => ahbmo_hconfig(5, 12)
    );
  ahbmo_hconfig_5_17_OBUF : X_OBUF
    generic map(
      LOC => "PAD435"
    )
    port map (
      I => '0',
      O => ahbmo_hconfig(5, 17)
    );
  ahbmo_hconfig_5_26_OBUF : X_OBUF
    generic map(
      LOC => "PAD446"
    )
    port map (
      I => '0',
      O => ahbmo_hconfig(5, 26)
    );
  ahbmo_hconfig_5_15_OBUF : X_OBUF
    generic map(
      LOC => "PAD433"
    )
    port map (
      I => '0',
      O => ahbmo_hconfig(5, 15)
    );
  ahbmo_hconfig_5_19_OBUF : X_OBUF
    generic map(
      LOC => "PAD437"
    )
    port map (
      I => '0',
      O => ahbmo_hconfig(5, 19)
    );
  ahbmo_hconfig_5_29_OBUF : X_OBUF
    generic map(
      LOC => "PAD449"
    )
    port map (
      I => '0',
      O => ahbmo_hconfig(5, 29)
    );
  ahbmo_hconfig_5_27_OBUF : X_OBUF
    generic map(
      LOC => "PAD447"
    )
    port map (
      I => '0',
      O => ahbmo_hconfig(5, 27)
    );
  ahbmo_hconfig_5_18_OBUF : X_OBUF
    generic map(
      LOC => "PAD436"
    )
    port map (
      I => '0',
      O => ahbmo_hconfig(5, 18)
    );
  ahbmo_hconfig_5_22_OBUF : X_OBUF
    generic map(
      LOC => "PAD440"
    )
    port map (
      I => '0',
      O => ahbmo_hconfig(5, 22)
    );
  ahbmo_hconfig_5_21_OBUF : X_OBUF
    generic map(
      LOC => "PAD439"
    )
    port map (
      I => '0',
      O => ahbmo_hconfig(5, 21)
    );
  ahbmo_hconfig_5_24_OBUF : X_OBUF
    generic map(
      LOC => "PAD442"
    )
    port map (
      I => '0',
      O => ahbmo_hconfig(5, 24)
    );
  ahbmo_hconfig_5_28_OBUF : X_OBUF
    generic map(
      LOC => "PAD448"
    )
    port map (
      I => '0',
      O => ahbmo_hconfig(5, 28)
    );
  ahbmo_hconfig_5_20_OBUF : X_OBUF
    generic map(
      LOC => "PAD438"
    )
    port map (
      I => '0',
      O => ahbmo_hconfig(5, 20)
    );
  ahbmo_hconfig_5_14_OBUF : X_OBUF
    generic map(
      LOC => "PAD432"
    )
    port map (
      I => '0',
      O => ahbmo_hconfig(5, 14)
    );
  ahbmo_hconfig_5_31_OBUF : X_OBUF
    generic map(
      LOC => "PAD451"
    )
    port map (
      I => '0',
      O => ahbmo_hconfig(5, 31)
    );
  ahbmo_hconfig_6_14_OBUF : X_OBUF
    generic map(
      LOC => "PAD251"
    )
    port map (
      I => '0',
      O => ahbmo_hconfig(6, 14)
    );
  ahbmo_hconfig_6_30_OBUF : X_OBUF
    generic map(
      LOC => "PAD267"
    )
    port map (
      I => '0',
      O => ahbmo_hconfig(6, 30)
    );
  ahbmo_hconfig_6_20_OBUF : X_OBUF
    generic map(
      LOC => "PAD257"
    )
    port map (
      I => '0',
      O => ahbmo_hconfig(6, 20)
    );
  ahbmo_hconfig_6_17_OBUF : X_OBUF
    generic map(
      LOC => "PAD254"
    )
    port map (
      I => '0',
      O => ahbmo_hconfig(6, 17)
    );
  ahbmo_hconfig_6_12_OBUF : X_OBUF
    generic map(
      LOC => "PAD249"
    )
    port map (
      I => '0',
      O => ahbmo_hconfig(6, 12)
    );
  ahbmo_hconfig_6_22_OBUF : X_OBUF
    generic map(
      LOC => "PAD259"
    )
    port map (
      I => '0',
      O => ahbmo_hconfig(6, 22)
    );
  ahbmo_hconfig_6_15_OBUF : X_OBUF
    generic map(
      LOC => "PAD252"
    )
    port map (
      I => '0',
      O => ahbmo_hconfig(6, 15)
    );
  ahbmo_hconfig_6_24_OBUF : X_OBUF
    generic map(
      LOC => "PAD261"
    )
    port map (
      I => '0',
      O => ahbmo_hconfig(6, 24)
    );
  ahbmo_hconfig_6_31_OBUF : X_OBUF
    generic map(
      LOC => "PAD268"
    )
    port map (
      I => '0',
      O => ahbmo_hconfig(6, 31)
    );
  ahbmo_hconfig_6_27_OBUF : X_OBUF
    generic map(
      LOC => "PAD264"
    )
    port map (
      I => '0',
      O => ahbmo_hconfig(6, 27)
    );
  ahbmo_hconfig_6_28_OBUF : X_OBUF
    generic map(
      LOC => "PAD265"
    )
    port map (
      I => '0',
      O => ahbmo_hconfig(6, 28)
    );
  ahbmo_hconfig_6_13_OBUF : X_OBUF
    generic map(
      LOC => "PAD250"
    )
    port map (
      I => '0',
      O => ahbmo_hconfig(6, 13)
    );
  ahbmo_hconfig_6_16_OBUF : X_OBUF
    generic map(
      LOC => "PAD253"
    )
    port map (
      I => '0',
      O => ahbmo_hconfig(6, 16)
    );
  ahbmo_hconfig_6_19_OBUF : X_OBUF
    generic map(
      LOC => "PAD256"
    )
    port map (
      I => '0',
      O => ahbmo_hconfig(6, 19)
    );
  ahbmo_hconfig_6_29_OBUF : X_OBUF
    generic map(
      LOC => "PAD266"
    )
    port map (
      I => '0',
      O => ahbmo_hconfig(6, 29)
    );
  ahbmo_hconfig_7_10_OBUF : X_OBUF
    generic map(
      LOC => "PAD224"
    )
    port map (
      I => '0',
      O => ahbmo_hconfig(7, 10)
    );
  ahbmo_hconfig_6_18_OBUF : X_OBUF
    generic map(
      LOC => "PAD255"
    )
    port map (
      I => '0',
      O => ahbmo_hconfig(6, 18)
    );
  ahbmo_hconfig_6_11_OBUF : X_OBUF
    generic map(
      LOC => "PAD248"
    )
    port map (
      I => '0',
      O => ahbmo_hconfig(6, 11)
    );
  ahbmo_hconfig_6_26_OBUF : X_OBUF
    generic map(
      LOC => "PAD263"
    )
    port map (
      I => '0',
      O => ahbmo_hconfig(6, 26)
    );
  ahbmo_hconfig_6_21_OBUF : X_OBUF
    generic map(
      LOC => "PAD258"
    )
    port map (
      I => '0',
      O => ahbmo_hconfig(6, 21)
    );
  ahbmo_hconfig_6_25_OBUF : X_OBUF
    generic map(
      LOC => "PAD262"
    )
    port map (
      I => '0',
      O => ahbmo_hconfig(6, 25)
    );
  ahbmo_hconfig_6_23_OBUF : X_OBUF
    generic map(
      LOC => "PAD260"
    )
    port map (
      I => '0',
      O => ahbmo_hconfig(6, 23)
    );
  ahbmo_hconfig_7_23_OBUF : X_OBUF
    generic map(
      LOC => "PAD237"
    )
    port map (
      I => '0',
      O => ahbmo_hconfig(7, 23)
    );
  ahbmo_hconfig_7_22_OBUF : X_OBUF
    generic map(
      LOC => "PAD236"
    )
    port map (
      I => '0',
      O => ahbmo_hconfig(7, 22)
    );
  ahbmo_hconfig_7_14_OBUF : X_OBUF
    generic map(
      LOC => "PAD228"
    )
    port map (
      I => '0',
      O => ahbmo_hconfig(7, 14)
    );
  ahbmo_hconfig_7_20_OBUF : X_OBUF
    generic map(
      LOC => "PAD234"
    )
    port map (
      I => '0',
      O => ahbmo_hconfig(7, 20)
    );
  ahbmo_hconfig_7_12_OBUF : X_OBUF
    generic map(
      LOC => "PAD226"
    )
    port map (
      I => '0',
      O => ahbmo_hconfig(7, 12)
    );
  ahbmo_hconfig_7_21_OBUF : X_OBUF
    generic map(
      LOC => "PAD235"
    )
    port map (
      I => '0',
      O => ahbmo_hconfig(7, 21)
    );
  ahbmo_hconfig_7_30_OBUF : X_OBUF
    generic map(
      LOC => "PAD336"
    )
    port map (
      I => '0',
      O => ahbmo_hconfig(7, 30)
    );
  ahbmo_hconfig_7_11_OBUF : X_OBUF
    generic map(
      LOC => "PAD225"
    )
    port map (
      I => '0',
      O => ahbmo_hconfig(7, 11)
    );
  ahbmo_hconfig_7_31_OBUF : X_OBUF
    generic map(
      LOC => "PAD337"
    )
    port map (
      I => '0',
      O => ahbmo_hconfig(7, 31)
    );
  ahbmo_hconfig_7_15_OBUF : X_OBUF
    generic map(
      LOC => "PAD229"
    )
    port map (
      I => '0',
      O => ahbmo_hconfig(7, 15)
    );
  ahbmo_hconfig_7_13_OBUF : X_OBUF
    generic map(
      LOC => "PAD227"
    )
    port map (
      I => '0',
      O => ahbmo_hconfig(7, 13)
    );
  ahbmi_hrdata_15_IBUF : X_BUF
    generic map(
      LOC => "PAD400",
      PATHPULSE => 115 ps
    )
    port map (
      O => ahbmi_hrdata_15_IBUF_1392,
      I => ahbmi_hrdata(15)
    );
  ProtoComp699_IMUX_22 : X_BUF
    generic map(
      LOC => "PAD400",
      PATHPULSE => 115 ps
    )
    port map (
      I => ahbmi_hrdata_15_IBUF_1392,
      O => ahbmi_hrdata_15_IBUF_0
    );
  ahbmi_hrdata_25_IBUF : X_BUF
    generic map(
      LOC => "PAD410",
      PATHPULSE => 115 ps
    )
    port map (
      O => ahbmi_hrdata_25_IBUF_1410,
      I => ahbmi_hrdata(25)
    );
  ProtoComp699_IMUX_28 : X_BUF
    generic map(
      LOC => "PAD410",
      PATHPULSE => 115 ps
    )
    port map (
      I => ahbmi_hrdata_25_IBUF_1410,
      O => ahbmi_hrdata_25_IBUF_0
    );
  ahbmi_hrdata_31_IBUF : X_BUF
    generic map(
      LOC => "PAD411",
      PATHPULSE => 115 ps
    )
    port map (
      O => ahbmi_hrdata_31_IBUF_1398,
      I => ahbmi_hrdata(31)
    );
  ProtoComp699_IMUX_24 : X_BUF
    generic map(
      LOC => "PAD411",
      PATHPULSE => 115 ps
    )
    port map (
      I => ahbmi_hrdata_31_IBUF_1398,
      O => ahbmi_hrdata_31_IBUF_0
    );
  ahbmo_haddr_10_OBUF : X_OBUF
    generic map(
      LOC => "PAD157"
    )
    port map (
      I => NlwBufferSignal_ahbmo_haddr_10_OBUF_I,
      O => ahbmo_haddr(10)
    );
  ahbmi_hrdata_26_IBUF : X_BUF
    generic map(
      LOC => "PAD409",
      PATHPULSE => 115 ps
    )
    port map (
      O => ahbmi_hrdata_26_IBUF_1416,
      I => ahbmi_hrdata(26)
    );
  ProtoComp699_IMUX_30 : X_BUF
    generic map(
      LOC => "PAD409",
      PATHPULSE => 115 ps
    )
    port map (
      I => ahbmi_hrdata_26_IBUF_1416,
      O => ahbmi_hrdata_26_IBUF_0
    );
  ahbmi_hrdata_17_IBUF : X_BUF
    generic map(
      LOC => "PAD402",
      PATHPULSE => 115 ps
    )
    port map (
      O => ahbmi_hrdata_17_IBUF_1407,
      I => ahbmi_hrdata(17)
    );
  ProtoComp699_IMUX_27 : X_BUF
    generic map(
      LOC => "PAD402",
      PATHPULSE => 115 ps
    )
    port map (
      I => ahbmi_hrdata_17_IBUF_1407,
      O => ahbmi_hrdata_17_IBUF_0
    );
  ahbmi_hrdata_18_IBUF : X_BUF
    generic map(
      LOC => "PAD403",
      PATHPULSE => 115 ps
    )
    port map (
      O => ahbmi_hrdata_18_IBUF_1413,
      I => ahbmi_hrdata(18)
    );
  ProtoComp699_IMUX_29 : X_BUF
    generic map(
      LOC => "PAD403",
      PATHPULSE => 115 ps
    )
    port map (
      I => ahbmi_hrdata_18_IBUF_1413,
      O => ahbmi_hrdata_18_IBUF_0
    );
  ahbmi_hrdata_23_IBUF : X_BUF
    generic map(
      LOC => "PAD391",
      PATHPULSE => 115 ps
    )
    port map (
      O => ahbmi_hrdata_23_IBUF_1395,
      I => ahbmi_hrdata(23)
    );
  ProtoComp699_IMUX_23 : X_BUF
    generic map(
      LOC => "PAD391",
      PATHPULSE => 115 ps
    )
    port map (
      I => ahbmi_hrdata_23_IBUF_1395,
      O => ahbmi_hrdata_23_IBUF_0
    );
  ahbmi_hrdata_19_IBUF : X_BUF
    generic map(
      LOC => "PAD404",
      PATHPULSE => 115 ps
    )
    port map (
      O => ahbmi_hrdata_19_IBUF_1419,
      I => ahbmi_hrdata(19)
    );
  ProtoComp699_IMUX_31 : X_BUF
    generic map(
      LOC => "PAD404",
      PATHPULSE => 115 ps
    )
    port map (
      I => ahbmi_hrdata_19_IBUF_1419,
      O => ahbmi_hrdata_19_IBUF_0
    );
  ahbmi_hrdata_30_IBUF : X_BUF
    generic map(
      LOC => "PAD415",
      PATHPULSE => 115 ps
    )
    port map (
      O => ahbmi_hrdata_30_IBUF_1389,
      I => ahbmi_hrdata(30)
    );
  ProtoComp699_IMUX_21 : X_BUF
    generic map(
      LOC => "PAD415",
      PATHPULSE => 115 ps
    )
    port map (
      I => ahbmi_hrdata_30_IBUF_1389,
      O => ahbmi_hrdata_30_IBUF_0
    );
  ahbmi_hrdata_16_IBUF : X_BUF
    generic map(
      LOC => "PAD408",
      PATHPULSE => 115 ps
    )
    port map (
      O => ahbmi_hrdata_16_IBUF_1401,
      I => ahbmi_hrdata(16)
    );
  ProtoComp699_IMUX_25 : X_BUF
    generic map(
      LOC => "PAD408",
      PATHPULSE => 115 ps
    )
    port map (
      I => ahbmi_hrdata_16_IBUF_1401,
      O => ahbmi_hrdata_16_IBUF_0
    );
  ahbmi_hrdata_27_IBUF : X_BUF
    generic map(
      LOC => "PAD407",
      PATHPULSE => 115 ps
    )
    port map (
      O => ahbmi_hrdata_27_IBUF_1422,
      I => ahbmi_hrdata(27)
    );
  ProtoComp699_IMUX_32 : X_BUF
    generic map(
      LOC => "PAD407",
      PATHPULSE => 115 ps
    )
    port map (
      I => ahbmi_hrdata_27_IBUF_1422,
      O => ahbmi_hrdata_27_IBUF_0
    );
  ahbmi_hrdata_24_IBUF : X_BUF
    generic map(
      LOC => "PAD414",
      PATHPULSE => 115 ps
    )
    port map (
      O => ahbmi_hrdata_24_IBUF_1404,
      I => ahbmi_hrdata(24)
    );
  ProtoComp699_IMUX_26 : X_BUF
    generic map(
      LOC => "PAD414",
      PATHPULSE => 115 ps
    )
    port map (
      I => ahbmi_hrdata_24_IBUF_1404,
      O => ahbmi_hrdata_24_IBUF_0
    );
  ahbmi_hrdata_28_IBUF : X_BUF
    generic map(
      LOC => "PAD417",
      PATHPULSE => 115 ps
    )
    port map (
      O => ahbmi_hrdata_28_IBUF_1425,
      I => ahbmi_hrdata(28)
    );
  ProtoComp699_IMUX_33 : X_BUF
    generic map(
      LOC => "PAD417",
      PATHPULSE => 115 ps
    )
    port map (
      I => ahbmi_hrdata_28_IBUF_1425,
      O => ahbmi_hrdata_28_IBUF_0
    );
  ahbmi_hrdata_29_IBUF : X_BUF
    generic map(
      LOC => "PAD413",
      PATHPULSE => 115 ps
    )
    port map (
      O => ahbmi_hrdata_29_IBUF_1428,
      I => ahbmi_hrdata(29)
    );
  ProtoComp699_IMUX_34 : X_BUF
    generic map(
      LOC => "PAD413",
      PATHPULSE => 115 ps
    )
    port map (
      I => ahbmi_hrdata_29_IBUF_1428,
      O => ahbmi_hrdata_29_IBUF_0
    );
  ahbmi_hrdata_22_IBUF : X_BUF
    generic map(
      LOC => "PAD405",
      PATHPULSE => 115 ps
    )
    port map (
      O => ahbmi_hrdata_22_IBUF_1386,
      I => ahbmi_hrdata(22)
    );
  ProtoComp699_IMUX_20 : X_BUF
    generic map(
      LOC => "PAD405",
      PATHPULSE => 115 ps
    )
    port map (
      I => ahbmi_hrdata_22_IBUF_1386,
      O => ahbmi_hrdata_22_IBUF_0
    );
  ahbmo_haddr_24_OBUF : X_OBUF
    generic map(
      LOC => "PAD171"
    )
    port map (
      I => NlwBufferSignal_ahbmo_haddr_24_OBUF_I,
      O => ahbmo_haddr(24)
    );
  ahbmo_haddr_13_OBUF : X_OBUF
    generic map(
      LOC => "PAD160"
    )
    port map (
      I => NlwBufferSignal_ahbmo_haddr_13_OBUF_I,
      O => ahbmo_haddr(13)
    );
  ahbmo_haddr_17_OBUF : X_OBUF
    generic map(
      LOC => "PAD164"
    )
    port map (
      I => NlwBufferSignal_ahbmo_haddr_17_OBUF_I,
      O => ahbmo_haddr(17)
    );
  ahbmo_haddr_16_OBUF : X_OBUF
    generic map(
      LOC => "PAD158"
    )
    port map (
      I => NlwBufferSignal_ahbmo_haddr_16_OBUF_I,
      O => ahbmo_haddr(16)
    );
  ahbmo_haddr_29_OBUF : X_OBUF
    generic map(
      LOC => "PAD176"
    )
    port map (
      I => NlwBufferSignal_ahbmo_haddr_29_OBUF_I,
      O => ahbmo_haddr(29)
    );
  ahbmo_haddr_12_OBUF : X_OBUF
    generic map(
      LOC => "PAD154"
    )
    port map (
      I => NlwBufferSignal_ahbmo_haddr_12_OBUF_I,
      O => ahbmo_haddr(12)
    );
  ahbmo_haddr_11_OBUF : X_OBUF
    generic map(
      LOC => "PAD163"
    )
    port map (
      I => NlwBufferSignal_ahbmo_haddr_11_OBUF_I,
      O => ahbmo_haddr(11)
    );
  ahbmo_haddr_21_OBUF : X_OBUF
    generic map(
      LOC => "PAD168"
    )
    port map (
      I => NlwBufferSignal_ahbmo_haddr_21_OBUF_I,
      O => ahbmo_haddr(21)
    );
  ahbmo_haddr_18_OBUF : X_OBUF
    generic map(
      LOC => "PAD165"
    )
    port map (
      I => NlwBufferSignal_ahbmo_haddr_18_OBUF_I,
      O => ahbmo_haddr(18)
    );
  ahbmo_haddr_31_OBUF : X_OBUF
    generic map(
      LOC => "PAD178"
    )
    port map (
      I => NlwBufferSignal_ahbmo_haddr_31_OBUF_I,
      O => ahbmo_haddr(31)
    );
  ahbmo_haddr_25_OBUF : X_OBUF
    generic map(
      LOC => "PAD172"
    )
    port map (
      I => NlwBufferSignal_ahbmo_haddr_25_OBUF_I,
      O => ahbmo_haddr(25)
    );
  ahbmo_haddr_20_OBUF : X_OBUF
    generic map(
      LOC => "PAD167"
    )
    port map (
      I => NlwBufferSignal_ahbmo_haddr_20_OBUF_I,
      O => ahbmo_haddr(20)
    );
  ahbmo_haddr_22_OBUF : X_OBUF
    generic map(
      LOC => "PAD169"
    )
    port map (
      I => NlwBufferSignal_ahbmo_haddr_22_OBUF_I,
      O => ahbmo_haddr(22)
    );
  ahbmo_haddr_19_OBUF : X_OBUF
    generic map(
      LOC => "PAD161"
    )
    port map (
      I => NlwBufferSignal_ahbmo_haddr_19_OBUF_I,
      O => ahbmo_haddr(19)
    );
  ahbmo_haddr_28_OBUF : X_OBUF
    generic map(
      LOC => "PAD175"
    )
    port map (
      I => NlwBufferSignal_ahbmo_haddr_28_OBUF_I,
      O => ahbmo_haddr(28)
    );
  ahbmo_haddr_0_OBUF : X_OBUF
    generic map(
      LOC => "PAD147"
    )
    port map (
      I => NlwBufferSignal_ahbmo_haddr_0_OBUF_I,
      O => ahbmo_haddr(0)
    );
  ahbmo_haddr_15_OBUF : X_OBUF
    generic map(
      LOC => "PAD162"
    )
    port map (
      I => NlwBufferSignal_ahbmo_haddr_15_OBUF_I,
      O => ahbmo_haddr(15)
    );
  ahbmo_haddr_26_OBUF : X_OBUF
    generic map(
      LOC => "PAD173"
    )
    port map (
      I => NlwBufferSignal_ahbmo_haddr_26_OBUF_I,
      O => ahbmo_haddr(26)
    );
  ahbmo_haddr_14_OBUF : X_OBUF
    generic map(
      LOC => "PAD156"
    )
    port map (
      I => NlwBufferSignal_ahbmo_haddr_14_OBUF_I,
      O => ahbmo_haddr(14)
    );
  ahbmo_haddr_27_OBUF : X_OBUF
    generic map(
      LOC => "PAD174"
    )
    port map (
      I => NlwBufferSignal_ahbmo_haddr_27_OBUF_I,
      O => ahbmo_haddr(27)
    );
  ahbmo_haddr_23_OBUF : X_OBUF
    generic map(
      LOC => "PAD170"
    )
    port map (
      I => NlwBufferSignal_ahbmo_haddr_23_OBUF_I,
      O => ahbmo_haddr(23)
    );
  ahbmo_haddr_30_OBUF : X_OBUF
    generic map(
      LOC => "PAD177"
    )
    port map (
      I => NlwBufferSignal_ahbmo_haddr_30_OBUF_I,
      O => ahbmo_haddr(30)
    );
  ahbmo_hindex_3_OBUF : X_OBUF
    generic map(
      LOC => "PAD16"
    )
    port map (
      I => '0',
      O => ahbmo_hindex(3)
    );
  ahbmo_haddr_5_OBUF : X_OBUF
    generic map(
      LOC => "PAD152"
    )
    port map (
      I => NlwBufferSignal_ahbmo_haddr_5_OBUF_I,
      O => ahbmo_haddr(5)
    );
  ahbmo_haddr_1_OBUF : X_OBUF
    generic map(
      LOC => "PAD148"
    )
    port map (
      I => NlwBufferSignal_ahbmo_haddr_1_OBUF_I,
      O => ahbmo_haddr(1)
    );
  ahbmo_haddr_2_OBUF : X_OBUF
    generic map(
      LOC => "PAD149"
    )
    port map (
      I => NlwBufferSignal_ahbmo_haddr_2_OBUF_I,
      O => ahbmo_haddr(2)
    );
  ahbmo_hirq_14_OBUF : X_OBUF
    generic map(
      LOC => "PAD365"
    )
    port map (
      I => '0',
      O => ahbmo_hirq(14)
    );
  ahbmo_haddr_8_OBUF : X_OBUF
    generic map(
      LOC => "PAD155"
    )
    port map (
      I => NlwBufferSignal_ahbmo_haddr_8_OBUF_I,
      O => ahbmo_haddr(8)
    );
  ahbmi_hready_IBUF : X_BUF
    generic map(
      LOC => "PAD9",
      PATHPULSE => 115 ps
    )
    port map (
      O => ahbmi_hready_IBUF_1495,
      I => ahbmi_hready
    );
  ProtoComp699_IMUX_35 : X_BUF
    generic map(
      LOC => "PAD9",
      PATHPULSE => 115 ps
    )
    port map (
      I => ahbmi_hready_IBUF_1495,
      O => ahbmi_hready_IBUF_0
    );
  ahbmo_hirq_11_OBUF : X_OBUF
    generic map(
      LOC => "PAD362"
    )
    port map (
      I => '0',
      O => ahbmo_hirq(11)
    );
  ahbmo_haddr_3_OBUF : X_OBUF
    generic map(
      LOC => "PAD150"
    )
    port map (
      I => NlwBufferSignal_ahbmo_haddr_3_OBUF_I,
      O => ahbmo_haddr(3)
    );
  ahbmo_haddr_4_OBUF : X_OBUF
    generic map(
      LOC => "PAD151"
    )
    port map (
      I => NlwBufferSignal_ahbmo_haddr_4_OBUF_I,
      O => ahbmo_haddr(4)
    );
  ahbmo_hirq_20_OBUF : X_OBUF
    generic map(
      LOC => "PAD371"
    )
    port map (
      I => '0',
      O => ahbmo_hirq(20)
    );
  ahbmo_hirq_12_OBUF : X_OBUF
    generic map(
      LOC => "PAD363"
    )
    port map (
      I => '0',
      O => ahbmo_hirq(12)
    );
  ahbmo_hirq_13_OBUF : X_OBUF
    generic map(
      LOC => "PAD364"
    )
    port map (
      I => '0',
      O => ahbmo_hirq(13)
    );
  ahbmo_hindex_0_OBUF : X_OBUF
    generic map(
      LOC => "PAD11"
    )
    port map (
      I => '0',
      O => ahbmo_hindex(0)
    );
  ahbmo_hirq_21_OBUF : X_OBUF
    generic map(
      LOC => "PAD372"
    )
    port map (
      I => '0',
      O => ahbmo_hirq(21)
    );
  ahbmo_haddr_6_OBUF : X_OBUF
    generic map(
      LOC => "PAD153"
    )
    port map (
      I => NlwBufferSignal_ahbmo_haddr_6_OBUF_I,
      O => ahbmo_haddr(6)
    );
  ahbmo_hirq_10_OBUF : X_OBUF
    generic map(
      LOC => "PAD361"
    )
    port map (
      I => '0',
      O => ahbmo_hirq(10)
    );
  ahbmo_haddr_9_OBUF : X_OBUF
    generic map(
      LOC => "PAD166"
    )
    port map (
      I => NlwBufferSignal_ahbmo_haddr_9_OBUF_I,
      O => ahbmo_haddr(9)
    );
  ahbmo_hindex_2_OBUF : X_OBUF
    generic map(
      LOC => "PAD15"
    )
    port map (
      I => '0',
      O => ahbmo_hindex(2)
    );
  ahbmo_haddr_7_OBUF : X_OBUF
    generic map(
      LOC => "PAD159"
    )
    port map (
      I => NlwBufferSignal_ahbmo_haddr_7_OBUF_I,
      O => ahbmo_haddr(7)
    );
  ahbmo_hindex_1_OBUF : X_OBUF
    generic map(
      LOC => "PAD12"
    )
    port map (
      I => '0',
      O => ahbmo_hindex(1)
    );
  ahbmo_hirq_2_OBUF : X_OBUF
    generic map(
      LOC => "PAD345"
    )
    port map (
      I => '0',
      O => ahbmo_hirq(2)
    );
  ahbmo_hburst_2_OBUF : X_OBUF
    generic map(
      LOC => "PAD7"
    )
    port map (
      I => '0',
      O => ahbmo_hburst(2)
    );
  ahbmo_hirq_28_OBUF : X_OBUF
    generic map(
      LOC => "PAD379"
    )
    port map (
      I => '0',
      O => ahbmo_hirq(28)
    );
  ahbmo_hirq_18_OBUF : X_OBUF
    generic map(
      LOC => "PAD369"
    )
    port map (
      I => '0',
      O => ahbmo_hirq(18)
    );
  ahbmo_hirq_22_OBUF : X_OBUF
    generic map(
      LOC => "PAD373"
    )
    port map (
      I => '0',
      O => ahbmo_hirq(22)
    );
  ahbmo_hirq_25_OBUF : X_OBUF
    generic map(
      LOC => "PAD376"
    )
    port map (
      I => '0',
      O => ahbmo_hirq(25)
    );
  ahbmo_hirq_15_OBUF : X_OBUF
    generic map(
      LOC => "PAD366"
    )
    port map (
      I => '0',
      O => ahbmo_hirq(15)
    );
  ahbmo_hirq_31_OBUF : X_OBUF
    generic map(
      LOC => "PAD382"
    )
    port map (
      I => '0',
      O => ahbmo_hirq(31)
    );
  ahbmo_hirq_27_OBUF : X_OBUF
    generic map(
      LOC => "PAD378"
    )
    port map (
      I => '0',
      O => ahbmo_hirq(27)
    );
  ahbmo_hirq_30_OBUF : X_OBUF
    generic map(
      LOC => "PAD381"
    )
    port map (
      I => '0',
      O => ahbmo_hirq(30)
    );
  ahbmo_hirq_29_OBUF : X_OBUF
    generic map(
      LOC => "PAD380"
    )
    port map (
      I => '0',
      O => ahbmo_hirq(29)
    );
  ahbmo_hirq_16_OBUF : X_OBUF
    generic map(
      LOC => "PAD367"
    )
    port map (
      I => '0',
      O => ahbmo_hirq(16)
    );
  ahbmo_hirq_24_OBUF : X_OBUF
    generic map(
      LOC => "PAD375"
    )
    port map (
      I => '0',
      O => ahbmo_hirq(24)
    );
  ahbmo_hburst_0_OBUF : X_OBUF
    generic map(
      LOC => "PAD5"
    )
    port map (
      I => '0',
      O => ahbmo_hburst(0)
    );
  ahbmo_hirq_17_OBUF : X_OBUF
    generic map(
      LOC => "PAD368"
    )
    port map (
      I => '0',
      O => ahbmo_hirq(17)
    );
  ahbmo_hirq_23_OBUF : X_OBUF
    generic map(
      LOC => "PAD374"
    )
    port map (
      I => '0',
      O => ahbmo_hirq(23)
    );
  ahbmo_hburst_1_OBUF : X_OBUF
    generic map(
      LOC => "PAD6"
    )
    port map (
      I => '0',
      O => ahbmo_hburst(1)
    );
  ahbmo_hirq_19_OBUF : X_OBUF
    generic map(
      LOC => "PAD370"
    )
    port map (
      I => '0',
      O => ahbmo_hirq(19)
    );
  ahbmo_hirq_0_OBUF : X_OBUF
    generic map(
      LOC => "PAD339"
    )
    port map (
      I => '0',
      O => ahbmo_hirq(0)
    );
  ahbmo_hirq_26_OBUF : X_OBUF
    generic map(
      LOC => "PAD377"
    )
    port map (
      I => '0',
      O => ahbmo_hirq(26)
    );
  ahbmo_hirq_1_OBUF : X_OBUF
    generic map(
      LOC => "PAD340"
    )
    port map (
      I => '0',
      O => ahbmo_hirq(1)
    );
  u_CORTEXM0DS_u_logic_Mvgwx4_u_CORTEXM0DS_u_logic_Mvgwx4_CMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => N1885,
      O => N1885_0
    );
  u_CORTEXM0DS_u_logic_Mvgwx4_u_CORTEXM0DS_u_logic_Mvgwx4_BMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => N1915,
      O => N1915_0
    );
  u_CORTEXM0DS_u_logic_Mvgwx4_u_CORTEXM0DS_u_logic_Mvgwx4_AMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => u_CORTEXM0DS_u_logic_Kfpvx45_1594,
      O => u_CORTEXM0DS_u_logic_Kfpvx45_0
    );
  u_CORTEXM0DS_u_logic_Owhvx423_SW0 : X_MUX2
    generic map(
      LOC => "SLICE_X0Y97"
    )
    port map (
      IA => N1957,
      IB => N1958,
      O => N1885,
      SEL => u_CORTEXM0DS_u_logic_Ark2z4_25827
    );
  u_CORTEXM0DS_u_logic_Owhvx423_SW0_F : X_LUT6
    generic map(
      LOC => "SLICE_X0Y97",
      INIT => X"F1F00000F1F00000"
    )
    port map (
      ADR5 => '1',
      ADR4 => u_CORTEXM0DS_u_logic_Emi2z4_25932,
      ADR2 => u_CORTEXM0DS_u_logic_Clewx4_R5dwx4_AND_5858_o,
      ADR3 => u_CORTEXM0DS_u_logic_C9yvx4,
      ADR0 => u_CORTEXM0DS_u_logic_Fscwx4,
      ADR1 => u_CORTEXM0DS_u_logic_Mvgwx4,
      O => N1957
    );
  u_CORTEXM0DS_u_logic_Owhvx423_SW0_G : X_LUT6
    generic map(
      LOC => "SLICE_X0Y97",
      INIT => X"0A080A080808CCCC"
    )
    port map (
      ADR0 => u_CORTEXM0DS_u_logic_Fij2z4_25819,
      ADR2 => u_CORTEXM0DS_u_logic_Ffj2z4_25823,
      ADR1 => u_CORTEXM0DS_u_logic_O5t2z4_25820,
      ADR5 => u_CORTEXM0DS_u_logic_Sgj2z4_25821,
      ADR3 => u_CORTEXM0DS_u_logic_Clewx4,
      ADR4 => u_CORTEXM0DS_u_logic_Emi2z4_25932,
      O => N1958
    );
  u_CORTEXM0DS_u_logic_Mvgwx41 : X_LUT6
    generic map(
      LOC => "SLICE_X0Y97",
      INIT => X"FFCCFFCCFFCCFFCC"
    )
    port map (
      ADR0 => '1',
      ADR4 => '1',
      ADR2 => '1',
      ADR1 => u_CORTEXM0DS_u_logic_L8t2z4_25825,
      ADR3 => u_CORTEXM0DS_u_logic_A4t2z4_25978,
      ADR5 => '1',
      O => u_CORTEXM0DS_u_logic_Mvgwx4
    );
  u_CORTEXM0DS_u_logic_Hwhvx432_SW0 : X_LUT5
    generic map(
      LOC => "SLICE_X0Y97",
      INIT => X"AAFFA2A2"
    )
    port map (
      ADR0 => u_CORTEXM0DS_u_logic_Sgj2z4_25821,
      ADR2 => u_CORTEXM0DS_u_logic_Fjewx4,
      ADR4 => u_CORTEXM0DS_u_logic_Nsk2z4_25994,
      ADR1 => u_CORTEXM0DS_u_logic_L8t2z4_25825,
      ADR3 => u_CORTEXM0DS_u_logic_A4t2z4_25978,
      O => N1915
    );
  u_CORTEXM0DS_u_logic_Clewx4_R5dwx4_AND_5858_o1 : X_LUT6
    generic map(
      LOC => "SLICE_X0Y97",
      INIT => X"0001000000010000"
    )
    port map (
      ADR1 => u_CORTEXM0DS_u_logic_Npk2z4_25818,
      ADR2 => u_CORTEXM0DS_u_logic_Sgj2z4_25821,
      ADR3 => u_CORTEXM0DS_u_logic_L8t2z4_25825,
      ADR4 => u_CORTEXM0DS_u_logic_Aok2z4_25881,
      ADR0 => u_CORTEXM0DS_u_logic_Tki2z4_25989,
      ADR5 => '1',
      O => u_CORTEXM0DS_u_logic_Clewx4_R5dwx4_AND_5858_o
    );
  u_CORTEXM0DS_u_logic_Kfpvx44 : X_LUT5
    generic map(
      LOC => "SLICE_X0Y97",
      INIT => X"00050000"
    )
    port map (
      ADR1 => '1',
      ADR2 => u_CORTEXM0DS_u_logic_Sgj2z4_25821,
      ADR3 => u_CORTEXM0DS_u_logic_L8t2z4_25825,
      ADR4 => u_CORTEXM0DS_u_logic_Aok2z4_25881,
      ADR0 => u_CORTEXM0DS_u_logic_Tki2z4_25989,
      O => u_CORTEXM0DS_u_logic_Kfpvx45_1594
    );
  ahbmo_hirq_8_OBUF : X_OBUF
    generic map(
      LOC => "PAD351"
    )
    port map (
      I => '0',
      O => ahbmo_hirq(8)
    );
  ahbmo_hbusreq_OBUF : X_OBUF
    generic map(
      LOC => "PAD10"
    )
    port map (
      I => NlwBufferSignal_ahbmo_hbusreq_OBUF_I,
      O => ahbmo_hbusreq
    );
  clkm_BUFGP_BUFG : X_CKBUF
    generic map(
      LOC => "BUFGMUX_X3Y13",
      PATHPULSE => 115 ps
    )
    port map (
      I => NlwBufferSignal_clkm_BUFGP_BUFG_IN,
      O => clkm_BUFGP
    );
  ahbmo_hirq_6_OBUF : X_OBUF
    generic map(
      LOC => "PAD349"
    )
    port map (
      I => '0',
      O => ahbmo_hirq(6)
    );
  ahbmo_hirq_5_OBUF : X_OBUF
    generic map(
      LOC => "PAD348"
    )
    port map (
      I => '0',
      O => ahbmo_hirq(5)
    );
  ahbmo_hirq_4_OBUF : X_OBUF
    generic map(
      LOC => "PAD347"
    )
    port map (
      I => '0',
      O => ahbmo_hirq(4)
    );
  ahbmo_hirq_3_OBUF : X_OBUF
    generic map(
      LOC => "PAD338"
    )
    port map (
      I => '0',
      O => ahbmo_hirq(3)
    );
  ahbmo_hirq_7_OBUF : X_OBUF
    generic map(
      LOC => "PAD346"
    )
    port map (
      I => '0',
      O => ahbmo_hirq(7)
    );
  u_CORTEXM0DS_u_logic_Eyhvx414 : X_LUT6
    generic map(
      LOC => "SLICE_X0Y94",
      INIT => X"FFFFFFF6FFFFFFF3"
    )
    port map (
      ADR1 => u_CORTEXM0DS_u_logic_Nqy2z4_26174,
      ADR5 => u_CORTEXM0DS_u_logic_Bsy2z4_26463,
      ADR0 => u_CORTEXM0DS_u_logic_Zoy2z4_25958,
      ADR4 => u_CORTEXM0DS_u_logic_Dvy2z4_25831,
      ADR3 => u_CORTEXM0DS_u_logic_Hyy2z4_25993,
      ADR2 => u_CORTEXM0DS_u_logic_Pty2z4_26040,
      O => u_CORTEXM0DS_u_logic_Eyhvx414_29072
    );
  u_CORTEXM0DS_u_logic_Eyhvx415 : X_LUT6
    generic map(
      LOC => "SLICE_X0Y94",
      INIT => X"3332332233303300"
    )
    port map (
      ADR1 => u_CORTEXM0DS_u_logic_H0kwx4,
      ADR3 => u_CORTEXM0DS_u_logic_Qem2z4_25991,
      ADR5 => u_CORTEXM0DS_u_logic_Swy2z4_25980,
      ADR0 => u_CORTEXM0DS_u_logic_Hyy2z4_25993,
      ADR2 => u_CORTEXM0DS_u_logic_H9i2z4_25992,
      ADR4 => u_CORTEXM0DS_u_logic_Eyhvx414_29072,
      O => u_CORTEXM0DS_u_logic_Eyhvx415_28565
    );
  ahbmo_hirq_9_OBUF : X_OBUF
    generic map(
      LOC => "PAD350"
    )
    port map (
      I => '0',
      O => ahbmo_hirq(9)
    );
  u_CORTEXM0DS_u_logic_Xxhvx416_u_CORTEXM0DS_u_logic_Xxhvx416_CMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => u_CORTEXM0DS_u_logic_Pyxvx4_pack_10,
      O => u_CORTEXM0DS_u_logic_Pyxvx4
    );
  u_CORTEXM0DS_u_logic_Xxhvx415 : X_LUT6
    generic map(
      LOC => "SLICE_X2Y94",
      INIT => X"3000100000000000"
    )
    port map (
      ADR2 => u_CORTEXM0DS_u_logic_Pyxvx4,
      ADR5 => u_CORTEXM0DS_u_logic_U2x2z4_26050,
      ADR3 => u_CORTEXM0DS_u_logic_H9i2z4_25992,
      ADR1 => u_CORTEXM0DS_u_logic_L8t2z4_25825,
      ADR4 => u_CORTEXM0DS_u_logic_Abgwx4,
      ADR0 => u_CORTEXM0DS_u_logic_Swy2z4_25980,
      O => u_CORTEXM0DS_u_logic_Xxhvx416_28928
    );
  u_CORTEXM0DS_u_logic_Ipkwx41 : X_LUT6
    generic map(
      LOC => "SLICE_X2Y94",
      INIT => X"0000100000001000"
    )
    port map (
      ADR2 => u_CORTEXM0DS_u_logic_Hyy2z4_25993,
      ADR0 => u_CORTEXM0DS_u_logic_Qem2z4_25991,
      ADR3 => u_CORTEXM0DS_u_logic_Tki2z4_25989,
      ADR1 => u_CORTEXM0DS_u_logic_L8t2z4_25825,
      ADR4 => u_CORTEXM0DS_u_logic_U2x2z4_26050,
      ADR5 => '1',
      O => u_CORTEXM0DS_u_logic_Ipkwx4
    );
  u_CORTEXM0DS_u_logic_Pyxvx41 : X_LUT5
    generic map(
      LOC => "SLICE_X2Y94",
      INIT => X"50005000"
    )
    port map (
      ADR2 => u_CORTEXM0DS_u_logic_Hyy2z4_25993,
      ADR0 => u_CORTEXM0DS_u_logic_Qem2z4_25991,
      ADR3 => u_CORTEXM0DS_u_logic_Tki2z4_25989,
      ADR1 => '1',
      ADR4 => '1',
      O => u_CORTEXM0DS_u_logic_Pyxvx4_pack_10
    );
  u_CORTEXM0DS_u_logic_Yuhvx416 : X_LUT6
    generic map(
      LOC => "SLICE_X2Y94",
      INIT => X"0200000000000000"
    )
    port map (
      ADR0 => u_CORTEXM0DS_u_logic_Pty2z4_26040,
      ADR4 => u_CORTEXM0DS_u_logic_H9i2z4_25992,
      ADR2 => u_CORTEXM0DS_u_logic_U2x2z4_26050,
      ADR3 => u_CORTEXM0DS_u_logic_Swy2z4_25980,
      ADR5 => u_CORTEXM0DS_u_logic_Pyxvx4,
      ADR1 => u_CORTEXM0DS_u_logic_Dvy2z4_25831,
      O => u_CORTEXM0DS_u_logic_Yuhvx416_28172
    );
  u_CORTEXM0DS_u_logic_Ruhvx49 : X_LUT6
    generic map(
      LOC => "SLICE_X2Y94",
      INIT => X"0033003300000A0A"
    )
    port map (
      ADR5 => u_CORTEXM0DS_u_logic_H9i2z4_25992,
      ADR3 => u_CORTEXM0DS_u_logic_L8t2z4_25825,
      ADR1 => N1819,
      ADR0 => u_CORTEXM0DS_u_logic_Ipkwx4,
      ADR2 => u_CORTEXM0DS_u_logic_Qdj2z4_26041,
      ADR4 => u_CORTEXM0DS_u_logic_Swy2z4_25980,
      O => u_CORTEXM0DS_u_logic_Ruhvx49_26460
    );
  u_CORTEXM0DS_u_logic_Rfpvx41 : X_LUT6
    generic map(
      LOC => "SLICE_X0Y101",
      INIT => X"000000D1000000C0"
    )
    port map (
      ADR4 => u_CORTEXM0DS_u_logic_Fij2z4_25819,
      ADR3 => u_CORTEXM0DS_u_logic_Ffj2z4_25823,
      ADR1 => u_CORTEXM0DS_u_logic_O5t2z4_25820,
      ADR2 => u_CORTEXM0DS_u_logic_Fjewx4,
      ADR5 => u_CORTEXM0DS_u_logic_Sgj2z4_25821,
      ADR0 => u_CORTEXM0DS_u_logic_Tki2z4_25989,
      O => u_CORTEXM0DS_u_logic_Rfpvx41_29080
    );
  u_CORTEXM0DS_u_logic_Rfpvx45 : X_LUT6
    generic map(
      LOC => "SLICE_X0Y101",
      INIT => X"FFFFFFFEFFFFFFEE"
    )
    port map (
      ADR4 => u_CORTEXM0DS_u_logic_He6wx4_C9yvx4_AND_1655_o,
      ADR0 => N1905,
      ADR3 => u_CORTEXM0DS_u_logic_Rfpvx41_29080,
      ADR1 => u_CORTEXM0DS_u_logic_Rfpvx42_25830,
      ADR2 => u_CORTEXM0DS_u_logic_Dvy2z4_25831,
      ADR5 => u_CORTEXM0DS_u_logic_U6wvx414,
      O => u_CORTEXM0DS_u_logic_Rfpvx45_25828
    );
  u_CORTEXM0DS_u_logic_Rfpvx44 : X_LUT6
    generic map(
      LOC => "SLICE_X0Y101",
      INIT => X"00FFC0FF00A0C0E0"
    )
    port map (
      ADR3 => u_CORTEXM0DS_u_logic_Ffj2z4_25823,
      ADR2 => u_CORTEXM0DS_u_logic_O5t2z4_25820,
      ADR0 => u_CORTEXM0DS_u_logic_W9fwx4,
      ADR5 => u_CORTEXM0DS_u_logic_L8t2z4_25825,
      ADR4 => u_CORTEXM0DS_u_logic_S87wx4,
      ADR1 => u_CORTEXM0DS_u_logic_Ark2z4_25827,
      O => u_CORTEXM0DS_u_logic_Rfpvx44_29079
    );
  u_CORTEXM0DS_u_logic_Rfpvx45_SW0 : X_LUT6
    generic map(
      LOC => "SLICE_X0Y101",
      INIT => X"00000000FFFF8000"
    )
    port map (
      ADR5 => u_CORTEXM0DS_u_logic_Npk2z4_25818,
      ADR0 => u_CORTEXM0DS_u_logic_Fij2z4_25819,
      ADR3 => u_CORTEXM0DS_u_logic_O5t2z4_25820,
      ADR2 => u_CORTEXM0DS_u_logic_Sgj2z4_25821,
      ADR1 => u_CORTEXM0DS_u_logic_Y6t2z4_25822,
      ADR4 => u_CORTEXM0DS_u_logic_Rfpvx44_29079,
      O => N1905
    );
  u_CORTEXM0DS_u_logic_Qxgwx4_u_CORTEXM0DS_u_logic_Qxgwx4_CMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => u_CORTEXM0DS_u_logic_Bkxvx412_pack_11,
      O => u_CORTEXM0DS_u_logic_Bkxvx412_29076
    );
  u_CORTEXM0DS_u_logic_Qxgwx4_u_CORTEXM0DS_u_logic_Qxgwx4_BMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => u_CORTEXM0DS_u_logic_Bkxvx410_pack_10,
      O => u_CORTEXM0DS_u_logic_Bkxvx410_29077
    );
  u_CORTEXM0DS_u_logic_Bkxvx412 : X_MUX2
    generic map(
      LOC => "SLICE_X0Y100"
    )
    port map (
      IA => N1927,
      IB => N1928,
      O => u_CORTEXM0DS_u_logic_Bkxvx412_pack_11,
      SEL => u_CORTEXM0DS_u_logic_Swy2z4_25980
    );
  u_CORTEXM0DS_u_logic_Bkxvx412_F : X_LUT6
    generic map(
      LOC => "SLICE_X0Y100",
      INIT => X"0000000000CC0088"
    )
    port map (
      ADR2 => '1',
      ADR5 => u_CORTEXM0DS_u_logic_Xhxvx4,
      ADR1 => u_CORTEXM0DS_u_logic_Pty2z4_26040,
      ADR3 => u_CORTEXM0DS_u_logic_H9i2z4_25992,
      ADR4 => u_CORTEXM0DS_u_logic_Hyy2z4_25993,
      ADR0 => u_CORTEXM0DS_u_logic_Bkxvx410_29077,
      O => N1927
    );
  u_CORTEXM0DS_u_logic_Bkxvx412_G : X_LUT6
    generic map(
      LOC => "SLICE_X0Y100",
      INIT => X"AFAAFFAA0F0A0F0A"
    )
    port map (
      ADR1 => '1',
      ADR2 => u_CORTEXM0DS_u_logic_Dvy2z4_25831,
      ADR0 => u_CORTEXM0DS_u_logic_Qem2z4_25991,
      ADR3 => u_CORTEXM0DS_u_logic_Hyy2z4_25993,
      ADR5 => u_CORTEXM0DS_u_logic_Pty2z4_26040,
      ADR4 => u_CORTEXM0DS_u_logic_H9i2z4_25992,
      O => N1928
    );
  u_CORTEXM0DS_u_logic_Qxgwx41 : X_LUT6
    generic map(
      LOC => "SLICE_X0Y100",
      INIT => X"0000808000008080"
    )
    port map (
      ADR3 => '1',
      ADR0 => u_CORTEXM0DS_u_logic_Pty2z4_26040,
      ADR1 => u_CORTEXM0DS_u_logic_Dvy2z4_25831,
      ADR2 => u_CORTEXM0DS_u_logic_Bsy2z4_26463,
      ADR4 => u_CORTEXM0DS_u_logic_Nqy2z4_26174,
      ADR5 => '1',
      O => u_CORTEXM0DS_u_logic_Qxgwx4
    );
  u_CORTEXM0DS_u_logic_Bkxvx410 : X_LUT5
    generic map(
      LOC => "SLICE_X0Y100",
      INIT => X"3F3FCFFF"
    )
    port map (
      ADR3 => u_CORTEXM0DS_u_logic_Zoy2z4_25958,
      ADR0 => '1',
      ADR1 => u_CORTEXM0DS_u_logic_Dvy2z4_25831,
      ADR2 => u_CORTEXM0DS_u_logic_Bsy2z4_26463,
      ADR4 => u_CORTEXM0DS_u_logic_Nqy2z4_26174,
      O => u_CORTEXM0DS_u_logic_Bkxvx410_pack_10
    );
  u_CORTEXM0DS_u_logic_Bkxvx413 : X_LUT6
    generic map(
      LOC => "SLICE_X0Y100",
      INIT => X"F0C0E0C0C0C0C0C0"
    )
    port map (
      ADR2 => u_CORTEXM0DS_u_logic_U2x2z4_26050,
      ADR5 => u_CORTEXM0DS_u_logic_H9i2z4_25992,
      ADR3 => u_CORTEXM0DS_u_logic_Swy2z4_25980,
      ADR4 => u_CORTEXM0DS_u_logic_Hyy2z4_25993,
      ADR0 => u_CORTEXM0DS_u_logic_Qem2z4_25991,
      ADR1 => u_CORTEXM0DS_u_logic_Bkxvx412_29076,
      O => u_CORTEXM0DS_u_logic_Bkxvx413_28679
    );
  u_CORTEXM0DS_u_logic_B3mvx41 : X_LUT6
    generic map(
      LOC => "SLICE_X1Y103",
      INIT => X"A280A20000000000"
    )
    port map (
      ADR0 => u_CORTEXM0DS_u_logic_Ohwvx4,
      ADR5 => u_CORTEXM0DS_u_logic_Hyy2z4_25993,
      ADR2 => u_CORTEXM0DS_u_logic_Dvy2z4_25831,
      ADR1 => u_CORTEXM0DS_u_logic_Pty2z4_26040,
      ADR4 => u_CORTEXM0DS_u_logic_Swy2z4_25980,
      ADR3 => u_CORTEXM0DS_u_logic_Jky2z4_25962,
      O => u_CORTEXM0DS_u_logic_B3mvx41_29082
    );
  u_CORTEXM0DS_u_logic_B3mvx42 : X_LUT6
    generic map(
      LOC => "SLICE_X1Y103",
      INIT => X"FFFF0000FFFFC808"
    )
    port map (
      ADR5 => u_CORTEXM0DS_u_logic_L8t2z4_25825,
      ADR1 => u_CORTEXM0DS_u_logic_Swy2z4_25980,
      ADR3 => u_CORTEXM0DS_u_logic_Qdj2z4_26041,
      ADR2 => u_CORTEXM0DS_u_logic_Tki2z4_25989,
      ADR0 => u_CORTEXM0DS_u_logic_Nsk2z4_25994,
      ADR4 => u_CORTEXM0DS_u_logic_B3mvx41_29082,
      O => u_CORTEXM0DS_u_logic_B3mvx42_28886
    );
  u_CORTEXM0DS_u_logic_Eyhvx411_u_CORTEXM0DS_u_logic_Eyhvx411_CMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => u_CORTEXM0DS_u_logic_V6swx4_pack_6,
      O => u_CORTEXM0DS_u_logic_V6swx4
    );
  u_CORTEXM0DS_u_logic_Eyhvx411 : X_LUT6
    generic map(
      LOC => "SLICE_X1Y101",
      INIT => X"0000000002000000"
    )
    port map (
      ADR0 => u_CORTEXM0DS_u_logic_Swy2z4_25980,
      ADR3 => u_CORTEXM0DS_u_logic_Tki2z4_25989,
      ADR5 => u_CORTEXM0DS_u_logic_Qdj2z4_26041,
      ADR4 => u_CORTEXM0DS_u_logic_H9i2z4_25992,
      ADR1 => u_CORTEXM0DS_u_logic_Hyy2z4_25993,
      ADR2 => u_CORTEXM0DS_u_logic_Qem2z4_25991,
      O => u_CORTEXM0DS_u_logic_Eyhvx411_29081
    );
  u_CORTEXM0DS_u_logic_Q3xvx4_SW1 : X_LUT6
    generic map(
      LOC => "SLICE_X1Y101",
      INIT => X"55FF113355FF1133"
    )
    port map (
      ADR2 => '1',
      ADR4 => u_CORTEXM0DS_u_logic_Npk2z4_25818,
      ADR1 => u_CORTEXM0DS_u_logic_Ark2z4_25827,
      ADR3 => u_CORTEXM0DS_u_logic_Emi2z4_25932,
      ADR0 => u_CORTEXM0DS_u_logic_Sgj2z4_25821,
      ADR5 => '1',
      O => N1841
    );
  u_CORTEXM0DS_u_logic_V6swx41 : X_LUT5
    generic map(
      LOC => "SLICE_X1Y101",
      INIT => X"00002000"
    )
    port map (
      ADR2 => u_CORTEXM0DS_u_logic_Ffj2z4_25823,
      ADR4 => u_CORTEXM0DS_u_logic_Npk2z4_25818,
      ADR1 => u_CORTEXM0DS_u_logic_Ark2z4_25827,
      ADR3 => u_CORTEXM0DS_u_logic_Emi2z4_25932,
      ADR0 => u_CORTEXM0DS_u_logic_Sgj2z4_25821,
      O => u_CORTEXM0DS_u_logic_V6swx4_pack_6
    );
  u_CORTEXM0DS_u_logic_Eyhvx412 : X_LUT6
    generic map(
      LOC => "SLICE_X1Y101",
      INIT => X"00FE00FF00FE00FE"
    )
    port map (
      ADR3 => u_CORTEXM0DS_u_logic_A4t2z4_25978,
      ADR0 => u_CORTEXM0DS_u_logic_Eyhvx410_0,
      ADR5 => u_CORTEXM0DS_u_logic_V6swx4,
      ADR4 => u_CORTEXM0DS_u_logic_Tki2z4_25989,
      ADR1 => u_CORTEXM0DS_u_logic_Eyhvx411_29081,
      ADR2 => u_CORTEXM0DS_u_logic_He6wx4_C9yvx4_AND_1655_o,
      O => u_CORTEXM0DS_u_logic_Eyhvx412_27848
    );
  u_CORTEXM0DS_u_logic_He6wx4_C9yvx4_AND_1655_o1 : X_LUT6
    generic map(
      LOC => "SLICE_X1Y101",
      INIT => X"0001000000000000"
    )
    port map (
      ADR3 => u_CORTEXM0DS_u_logic_Tki2z4_25989,
      ADR4 => u_CORTEXM0DS_u_logic_Emi2z4_25932,
      ADR1 => u_CORTEXM0DS_u_logic_Fij2z4_25819,
      ADR5 => u_CORTEXM0DS_u_logic_Ffj2z4_25823,
      ADR0 => u_CORTEXM0DS_u_logic_Nsk2z4_25994,
      ADR2 => u_CORTEXM0DS_u_logic_O5t2z4_25820,
      O => u_CORTEXM0DS_u_logic_He6wx4_C9yvx4_AND_1655_o
    );
  u_CORTEXM0DS_u_logic_Kfpvx46_u_CORTEXM0DS_u_logic_Kfpvx46_BMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => u_CORTEXM0DS_u_logic_Ohpvx4_pack_4,
      O => u_CORTEXM0DS_u_logic_Ohpvx4
    );
  u_CORTEXM0DS_u_logic_Kfpvx45 : X_LUT6
    generic map(
      LOC => "SLICE_X0Y99",
      INIT => X"FFFFFFFFFFEEFFFE"
    )
    port map (
      ADR5 => u_CORTEXM0DS_u_logic_P6xvx4_W6xvx4_AND_890_o,
      ADR1 => u_CORTEXM0DS_u_logic_Ohpvx4,
      ADR3 => u_CORTEXM0DS_u_logic_Kfpvx44_28198,
      ADR0 => u_CORTEXM0DS_u_logic_Kfpvx45_0,
      ADR2 => u_CORTEXM0DS_u_logic_Zoy2z4_25958,
      ADR4 => u_CORTEXM0DS_u_logic_Qaxvx4_Xaxvx4_AND_900_o,
      O => u_CORTEXM0DS_u_logic_Kfpvx46_28645
    );
  u_CORTEXM0DS_u_logic_Qaxvx4_Xaxvx4_AND_900_o1 : X_LUT6
    generic map(
      LOC => "SLICE_X0Y99",
      INIT => X"FFFFCDFFFFFFEEFF"
    )
    port map (
      ADR0 => u_CORTEXM0DS_u_logic_Qem2z4_25991,
      ADR5 => u_CORTEXM0DS_u_logic_H9i2z4_25992,
      ADR1 => u_CORTEXM0DS_u_logic_U2x2z4_26050,
      ADR4 => u_CORTEXM0DS_u_logic_L8t2z4_25825,
      ADR2 => u_CORTEXM0DS_u_logic_Hyy2z4_25993,
      ADR3 => u_CORTEXM0DS_u_logic_Tki2z4_25989,
      O => u_CORTEXM0DS_u_logic_Qaxvx4_Xaxvx4_AND_900_o
    );
  u_CORTEXM0DS_u_logic_H2xvx41 : X_LUT6
    generic map(
      LOC => "SLICE_X0Y99",
      INIT => X"DDFFDDFFDDFFDDFF"
    )
    port map (
      ADR4 => '1',
      ADR2 => '1',
      ADR1 => u_CORTEXM0DS_u_logic_Ark2z4_25827,
      ADR0 => u_CORTEXM0DS_u_logic_Aok2z4_25881,
      ADR3 => u_CORTEXM0DS_u_logic_O5t2z4_25820,
      ADR5 => '1',
      O => u_CORTEXM0DS_u_logic_H2xvx4
    );
  u_CORTEXM0DS_u_logic_Ohpvx41 : X_LUT5
    generic map(
      LOC => "SLICE_X0Y99",
      INIT => X"00000008"
    )
    port map (
      ADR4 => u_CORTEXM0DS_u_logic_Tki2z4_25989,
      ADR2 => u_CORTEXM0DS_u_logic_L8t2z4_25825,
      ADR1 => u_CORTEXM0DS_u_logic_Ark2z4_25827,
      ADR0 => u_CORTEXM0DS_u_logic_Aok2z4_25881,
      ADR3 => u_CORTEXM0DS_u_logic_O5t2z4_25820,
      O => u_CORTEXM0DS_u_logic_Ohpvx4_pack_4
    );
  u_CORTEXM0DS_u_logic_V76wx41 : X_LUT6
    generic map(
      LOC => "SLICE_X0Y99",
      INIT => X"4455445540504455"
    )
    port map (
      ADR0 => u_CORTEXM0DS_u_logic_Hw52z4_Huqvx4_AND_5854_o,
      ADR2 => u_CORTEXM0DS_u_logic_Fij2z4_25819,
      ADR5 => u_CORTEXM0DS_u_logic_Emi2z4_25932,
      ADR4 => u_CORTEXM0DS_u_logic_M66wx4,
      ADR1 => u_CORTEXM0DS_u_logic_Ffj2z4_25823,
      ADR3 => u_CORTEXM0DS_u_logic_Ohpvx4,
      O => u_CORTEXM0DS_u_logic_V76wx4
    );
  u_CORTEXM0DS_u_logic_Yuhvx417_u_CORTEXM0DS_u_logic_Yuhvx417_BMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => u_CORTEXM0DS_u_logic_Jmrwx4_Epxvx4_OR_849_o_pack_5,
      O => u_CORTEXM0DS_u_logic_Jmrwx4_Epxvx4_OR_849_o
    );
  u_CORTEXM0DS_u_logic_Yuhvx417 : X_LUT6
    generic map(
      LOC => "SLICE_X1Y97",
      INIT => X"33BB37BF3333333F"
    )
    port map (
      ADR5 => u_CORTEXM0DS_u_logic_Nqy2z4_26174,
      ADR0 => u_CORTEXM0DS_u_logic_Pty2z4_26040,
      ADR3 => u_CORTEXM0DS_u_logic_Bsy2z4_26463,
      ADR2 => u_CORTEXM0DS_u_logic_Zoy2z4_25958,
      ADR4 => u_CORTEXM0DS_u_logic_Dvy2z4_25831,
      ADR1 => u_CORTEXM0DS_u_logic_H9i2z4_25992,
      O => u_CORTEXM0DS_u_logic_Yuhvx417_28173
    );
  u_CORTEXM0DS_u_logic_Yuhvx420 : X_LUT6
    generic map(
      LOC => "SLICE_X1Y97",
      INIT => X"4444444444444444"
    )
    port map (
      ADR4 => '1',
      ADR3 => '1',
      ADR2 => '1',
      ADR1 => u_CORTEXM0DS_u_logic_H9i2z4_25992,
      ADR0 => u_CORTEXM0DS_u_logic_U2x2z4_26050,
      ADR5 => '1',
      O => u_CORTEXM0DS_u_logic_Yuhvx420_28171
    );
  u_CORTEXM0DS_u_logic_Jmrwx4_Epxvx4_OR_849_o1 : X_LUT5
    generic map(
      LOC => "SLICE_X1Y97",
      INIT => X"FFF7FFFF"
    )
    port map (
      ADR4 => u_CORTEXM0DS_u_logic_Hyy2z4_25993,
      ADR3 => u_CORTEXM0DS_u_logic_L8t2z4_25825,
      ADR2 => u_CORTEXM0DS_u_logic_O5t2z4_25820,
      ADR1 => u_CORTEXM0DS_u_logic_H9i2z4_25992,
      ADR0 => u_CORTEXM0DS_u_logic_U2x2z4_26050,
      O => u_CORTEXM0DS_u_logic_Jmrwx4_Epxvx4_OR_849_o_pack_5
    );
  u_CORTEXM0DS_u_logic_Fbfwx4_SW0 : X_LUT6
    generic map(
      LOC => "SLICE_X1Y97",
      INIT => X"5FFFF0FF00FF00FF"
    )
    port map (
      ADR1 => '1',
      ADR5 => u_CORTEXM0DS_u_logic_U2x2z4_26050,
      ADR4 => u_CORTEXM0DS_u_logic_Hyy2z4_25993,
      ADR2 => u_CORTEXM0DS_u_logic_Qem2z4_25991,
      ADR0 => u_CORTEXM0DS_u_logic_Pty2z4_26040,
      ADR3 => u_CORTEXM0DS_u_logic_Jmrwx4_Epxvx4_OR_849_o,
      O => N96
    );
  u_CORTEXM0DS_u_logic_H67wx4_O67wx4_AND_1705_o21 : X_LUT6
    generic map(
      LOC => "SLICE_X1Y106",
      INIT => X"FFFFFFFFFF00FFFF"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR4 => u_CORTEXM0DS_u_logic_Emi2z4_25932,
      ADR3 => u_CORTEXM0DS_u_logic_Ark2z4_25827,
      ADR5 => u_CORTEXM0DS_u_logic_O5t2z4_25820,
      O => u_CORTEXM0DS_u_logic_H67wx4_O67wx4_AND_1705_o2_28736
    );
  u_CORTEXM0DS_u_logic_Kn2wx4_Rn2wx4_AND_1336_o3 : X_LUT6
    generic map(
      LOC => "SLICE_X1Y108",
      INIT => X"0A0A020A0A000A00"
    )
    port map (
      ADR2 => u_CORTEXM0DS_u_logic_Fij2z4_25819,
      ADR0 => u_CORTEXM0DS_u_logic_Npk2z4_25818,
      ADR5 => u_CORTEXM0DS_u_logic_Ffj2z4_25823,
      ADR3 => u_CORTEXM0DS_u_logic_O5t2z4_25820,
      ADR1 => u_CORTEXM0DS_u_logic_Sgj2z4_25821,
      ADR4 => u_CORTEXM0DS_u_logic_L8t2z4_25825,
      O => u_CORTEXM0DS_u_logic_Kn2wx4_Rn2wx4_AND_1336_o3_29084
    );
  u_CORTEXM0DS_u_logic_Kn2wx4_Rn2wx4_AND_1336_o5 : X_LUT6
    generic map(
      LOC => "SLICE_X1Y108",
      INIT => X"0F0F0F0F0B0A0A0A"
    )
    port map (
      ADR2 => u_CORTEXM0DS_u_logic_Aok2z4_25881,
      ADR0 => u_CORTEXM0DS_u_logic_Kn2wx4_Rn2wx4_AND_1336_o3_29084,
      ADR1 => u_CORTEXM0DS_u_logic_Ffj2z4_25823,
      ADR3 => u_CORTEXM0DS_u_logic_Bdqvx4,
      ADR4 => u_CORTEXM0DS_u_logic_O5t2z4_25820,
      ADR5 => u_CORTEXM0DS_u_logic_Kn2wx4_Rn2wx4_AND_1336_o4_29083,
      O => u_CORTEXM0DS_u_logic_Kn2wx4_Rn2wx4_AND_1336_o5_28760
    );
  u_CORTEXM0DS_u_logic_Kn2wx4_Rn2wx4_AND_1336_o4 : X_LUT6
    generic map(
      LOC => "SLICE_X1Y108",
      INIT => X"00000000FCBCFFBF"
    )
    port map (
      ADR5 => u_CORTEXM0DS_u_logic_Nsk2z4_25994,
      ADR1 => u_CORTEXM0DS_u_logic_Ffj2z4_25823,
      ADR3 => u_CORTEXM0DS_u_logic_Kn2wx4_Rn2wx4_AND_1336_o2111,
      ADR2 => u_CORTEXM0DS_u_logic_Npk2z4_25818,
      ADR0 => u_CORTEXM0DS_u_logic_L8t2z4_25825,
      ADR4 => u_CORTEXM0DS_u_logic_Emi2z4_25932,
      O => u_CORTEXM0DS_u_logic_Kn2wx4_Rn2wx4_AND_1336_o4_29083
    );
  u_CORTEXM0DS_u_logic_Qxhvx41 : X_LUT6
    generic map(
      LOC => "SLICE_X0Y98",
      INIT => X"3A003A000B000A00"
    )
    port map (
      ADR3 => u_CORTEXM0DS_u_logic_Tki2z4_25989,
      ADR2 => u_CORTEXM0DS_u_logic_Dvy2z4_25831,
      ADR5 => u_CORTEXM0DS_u_logic_Pty2z4_26040,
      ADR4 => u_CORTEXM0DS_u_logic_Hyy2z4_25993,
      ADR1 => u_CORTEXM0DS_u_logic_Qem2z4_25991,
      ADR0 => u_CORTEXM0DS_u_logic_Swy2z4_25980,
      O => u_CORTEXM0DS_u_logic_Qxhvx41_29075
    );
  u_CORTEXM0DS_u_logic_Qxhvx43 : X_LUT6
    generic map(
      LOC => "SLICE_X0Y98",
      INIT => X"FFBBFF8CFF88FF88"
    )
    port map (
      ADR1 => u_CORTEXM0DS_u_logic_Bsy2z4_26463,
      ADR0 => u_CORTEXM0DS_u_logic_Dvy2z4_25831,
      ADR5 => u_CORTEXM0DS_u_logic_Nqy2z4_26174,
      ADR2 => u_CORTEXM0DS_u_logic_Zoy2z4_25958,
      ADR4 => u_CORTEXM0DS_u_logic_Pty2z4_26040,
      ADR3 => u_CORTEXM0DS_u_logic_Swy2z4_25980,
      O => u_CORTEXM0DS_u_logic_Qxhvx43_29074
    );
  u_CORTEXM0DS_u_logic_Qxhvx45 : X_LUT6
    generic map(
      LOC => "SLICE_X0Y98",
      INIT => X"8C8C88888C888888"
    )
    port map (
      ADR1 => u_CORTEXM0DS_u_logic_H9i2z4_25992,
      ADR4 => u_CORTEXM0DS_u_logic_Tki2z4_25989,
      ADR2 => u_CORTEXM0DS_u_logic_Hyy2z4_25993,
      ADR3 => u_CORTEXM0DS_u_logic_H4gwx4_Fb9vx4_AND_2590_o_0,
      ADR5 => N1821,
      ADR0 => u_CORTEXM0DS_u_logic_Qxhvx41_29075,
      O => u_CORTEXM0DS_u_logic_Qxhvx45_28863
    );
  u_CORTEXM0DS_u_logic_Qxhvx45_SW0 : X_LUT6
    generic map(
      LOC => "SLICE_X0Y98",
      INIT => X"FFFFAAAAFFFFAAAB"
    )
    port map (
      ADR0 => u_CORTEXM0DS_u_logic_Qxhvx43_29074,
      ADR5 => u_CORTEXM0DS_u_logic_Zoy2z4_25958,
      ADR1 => u_CORTEXM0DS_u_logic_Bsy2z4_26463,
      ADR2 => u_CORTEXM0DS_u_logic_Nqy2z4_26174,
      ADR3 => u_CORTEXM0DS_u_logic_Tc7wx4,
      ADR4 => u_CORTEXM0DS_u_logic_Qxhvx44_0,
      O => N1821
    );
  u_CORTEXM0DS_u_logic_Yafwx42_u_CORTEXM0DS_u_logic_Yafwx42_CMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => u_CORTEXM0DS_u_logic_Lqwvx4_pack_9,
      O => u_CORTEXM0DS_u_logic_Lqwvx4
    );
  u_CORTEXM0DS_u_logic_Yafwx42 : X_LUT6
    generic map(
      LOC => "SLICE_X2Y93",
      INIT => X"0F05FFFF0F05FFFD"
    )
    port map (
      ADR4 => u_CORTEXM0DS_u_logic_U2x2z4_26050,
      ADR2 => u_CORTEXM0DS_u_logic_Qem2z4_25991,
      ADR5 => u_CORTEXM0DS_u_logic_Swy2z4_25980,
      ADR1 => u_CORTEXM0DS_u_logic_Nqy2z4_26174,
      ADR3 => u_CORTEXM0DS_u_logic_Abgwx4,
      ADR0 => u_CORTEXM0DS_u_logic_H9i2z4_25992,
      O => u_CORTEXM0DS_u_logic_Yafwx42_26173
    );
  u_CORTEXM0DS_u_logic_Abgwx41 : X_LUT6
    generic map(
      LOC => "SLICE_X2Y93",
      INIT => X"3333FFFF3333FFFF"
    )
    port map (
      ADR0 => '1',
      ADR3 => '1',
      ADR2 => '1',
      ADR1 => u_CORTEXM0DS_u_logic_Pty2z4_26040,
      ADR4 => u_CORTEXM0DS_u_logic_Dvy2z4_25831,
      ADR5 => '1',
      O => u_CORTEXM0DS_u_logic_Abgwx4
    );
  u_CORTEXM0DS_u_logic_Lqwvx41 : X_LUT5
    generic map(
      LOC => "SLICE_X2Y93",
      INIT => X"FFFF3333"
    )
    port map (
      ADR0 => '1',
      ADR3 => '1',
      ADR2 => '1',
      ADR1 => u_CORTEXM0DS_u_logic_Pty2z4_26040,
      ADR4 => u_CORTEXM0DS_u_logic_Dvy2z4_25831,
      O => u_CORTEXM0DS_u_logic_Lqwvx4_pack_9
    );
  u_CORTEXM0DS_u_logic_Hwhvx419 : X_LUT6
    generic map(
      LOC => "SLICE_X2Y93",
      INIT => X"C0C0D1F3F3F3F3F3"
    )
    port map (
      ADR1 => u_CORTEXM0DS_u_logic_Qem2z4_25991,
      ADR4 => u_CORTEXM0DS_u_logic_Swy2z4_25980,
      ADR0 => u_CORTEXM0DS_u_logic_Nqy2z4_26174,
      ADR3 => u_CORTEXM0DS_u_logic_Bsy2z4_26463,
      ADR5 => u_CORTEXM0DS_u_logic_Lqwvx4,
      ADR2 => u_CORTEXM0DS_u_logic_Hyy2z4_25993,
      O => u_CORTEXM0DS_u_logic_Hwhvx419_28201
    );
  u_CORTEXM0DS_u_logic_Ruhvx49_SW0 : X_LUT6
    generic map(
      LOC => "SLICE_X2Y93",
      INIT => X"FFFFFFFF3F7FFFFF"
    )
    port map (
      ADR1 => u_CORTEXM0DS_u_logic_Tki2z4_25989,
      ADR2 => u_CORTEXM0DS_u_logic_Hyy2z4_25993,
      ADR4 => u_CORTEXM0DS_u_logic_U2x2z4_26050,
      ADR0 => u_CORTEXM0DS_u_logic_Abgwx4,
      ADR3 => u_CORTEXM0DS_u_logic_Bsy2z4_26463,
      ADR5 => u_CORTEXM0DS_u_logic_Qem2z4_25991,
      O => N1819
    );
  u_CORTEXM0DS_u_logic_X3xvx42_u_CORTEXM0DS_u_logic_X3xvx42_BMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => u_CORTEXM0DS_u_logic_J5vvx4,
      O => u_CORTEXM0DS_u_logic_J5vvx4_0
    );
  u_CORTEXM0DS_u_logic_X3xvx42 : X_LUT6
    generic map(
      LOC => "SLICE_X2Y92",
      INIT => X"FFAFCCAFFFAFFFAF"
    )
    port map (
      ADR3 => u_CORTEXM0DS_u_logic_Npk2z4_25818,
      ADR4 => u_CORTEXM0DS_u_logic_Fij2z4_25819,
      ADR1 => u_CORTEXM0DS_u_logic_Sgj2z4_25821,
      ADR5 => u_CORTEXM0DS_u_logic_Aok2z4_25881,
      ADR0 => u_CORTEXM0DS_u_logic_O5t2z4_25820,
      ADR2 => u_CORTEXM0DS_u_logic_Srgwx4,
      O => u_CORTEXM0DS_u_logic_X3xvx42_29085
    );
  u_CORTEXM0DS_u_logic_X3xvx43 : X_LUT6
    generic map(
      LOC => "SLICE_X2Y92",
      INIT => X"F7FF7777A0AA2020"
    )
    port map (
      ADR0 => u_CORTEXM0DS_u_logic_Tki2z4_25989,
      ADR2 => u_CORTEXM0DS_u_logic_Npk2z4_25818,
      ADR4 => N1881,
      ADR1 => u_CORTEXM0DS_u_logic_U2x2z4_26050,
      ADR3 => u_CORTEXM0DS_u_logic_Srgwx4_Zrvvx4_AND_3774_o,
      ADR5 => u_CORTEXM0DS_u_logic_X3xvx42_29085,
      O => u_CORTEXM0DS_u_logic_X3xvx4
    );
  u_CORTEXM0DS_u_logic_Srgwx4_Zrvvx4_AND_3774_o1 : X_LUT6
    generic map(
      LOC => "SLICE_X2Y92",
      INIT => X"0F000F000F000F00"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR4 => '1',
      ADR3 => u_CORTEXM0DS_u_logic_Srgwx4,
      ADR2 => u_CORTEXM0DS_u_logic_O5t2z4_25820,
      ADR5 => '1',
      O => u_CORTEXM0DS_u_logic_Srgwx4_Zrvvx4_AND_3774_o
    );
  u_CORTEXM0DS_u_logic_J5vvx41 : X_LUT5
    generic map(
      LOC => "SLICE_X2Y92",
      INIT => X"F0F00000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR4 => u_ahb_bridge_u_state_machine_HREADY_0,
      ADR3 => '1',
      ADR2 => u_CORTEXM0DS_u_logic_O5t2z4_25820,
      O => u_CORTEXM0DS_u_logic_J5vvx4
    );
  u_CORTEXM0DS_u_logic_Srgwx41 : X_LUT6
    generic map(
      LOC => "SLICE_X2Y92",
      INIT => X"0000010000000000"
    )
    port map (
      ADR4 => u_CORTEXM0DS_u_logic_Fij2z4_25819,
      ADR5 => u_CORTEXM0DS_u_logic_Nsk2z4_25994,
      ADR2 => u_CORTEXM0DS_u_logic_H9i2z4_25992,
      ADR3 => u_CORTEXM0DS_u_logic_U2x2z4_26050,
      ADR1 => u_CORTEXM0DS_u_logic_Hyy2z4_25993,
      ADR0 => u_CORTEXM0DS_u_logic_Tki2z4_25989,
      O => u_CORTEXM0DS_u_logic_Srgwx4
    );
  u_CORTEXM0DS_u_logic_Eyhvx48_u_CORTEXM0DS_u_logic_Eyhvx48_CMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => u_CORTEXM0DS_u_logic_Nv6wx4_pack_3,
      O => u_CORTEXM0DS_u_logic_Nv6wx4
    );
  u_CORTEXM0DS_u_logic_Eyhvx48 : X_LUT6
    generic map(
      LOC => "SLICE_X2Y103",
      INIT => X"0000200000000000"
    )
    port map (
      ADR0 => u_CORTEXM0DS_u_logic_Hyy2z4_25993,
      ADR3 => u_CORTEXM0DS_u_logic_U2x2z4_26050,
      ADR1 => u_CORTEXM0DS_u_logic_Fscwx4,
      ADR5 => u_CORTEXM0DS_u_logic_H9i2z4_25992,
      ADR2 => u_CORTEXM0DS_u_logic_Nv6wx4,
      ADR4 => u_CORTEXM0DS_u_logic_N4yvx4,
      O => u_CORTEXM0DS_u_logic_Eyhvx48_29063
    );
  u_CORTEXM0DS_u_logic_Kn2wx4_Rn2wx4_AND_1336_o21111 : X_LUT6
    generic map(
      LOC => "SLICE_X2Y103",
      INIT => X"3F3F3F3F3F3F3F3F"
    )
    port map (
      ADR0 => '1',
      ADR4 => '1',
      ADR3 => '1',
      ADR2 => u_CORTEXM0DS_u_logic_O5t2z4_25820,
      ADR1 => u_CORTEXM0DS_u_logic_Sgj2z4_25821,
      ADR5 => '1',
      O => u_CORTEXM0DS_u_logic_Kn2wx4_Rn2wx4_AND_1336_o2111
    );
  u_CORTEXM0DS_u_logic_Nv6wx41 : X_LUT5
    generic map(
      LOC => "SLICE_X2Y103",
      INIT => X"03030303"
    )
    port map (
      ADR0 => '1',
      ADR4 => '1',
      ADR3 => '1',
      ADR2 => u_CORTEXM0DS_u_logic_O5t2z4_25820,
      ADR1 => u_CORTEXM0DS_u_logic_Sgj2z4_25821,
      O => u_CORTEXM0DS_u_logic_Nv6wx4_pack_3
    );
  u_CORTEXM0DS_u_logic_Kn2wx4_Rn2wx4_AND_1336_o1 : X_LUT6
    generic map(
      LOC => "SLICE_X2Y103",
      INIT => X"FCFCFC0CF4F4F4F4"
    )
    port map (
      ADR2 => u_CORTEXM0DS_u_logic_Npk2z4_25818,
      ADR5 => u_CORTEXM0DS_u_logic_Ffj2z4_25823,
      ADR3 => u_CORTEXM0DS_u_logic_Kn2wx4_Rn2wx4_AND_1336_o2111,
      ADR4 => u_CORTEXM0DS_u_logic_L8t2z4_25825,
      ADR1 => u_CORTEXM0DS_u_logic_Ark2z4_25827,
      ADR0 => u_CORTEXM0DS_u_logic_Emi2z4_25932,
      O => u_CORTEXM0DS_u_logic_Kn2wx4_Rn2wx4_AND_1336_o1_29097
    );
  u_CORTEXM0DS_u_logic_Kn2wx4_Rn2wx4_AND_1336_o2 : X_LUT6
    generic map(
      LOC => "SLICE_X2Y103",
      INIT => X"CC808080CC888888"
    )
    port map (
      ADR1 => u_CORTEXM0DS_u_logic_Aok2z4_25881,
      ADR0 => u_CORTEXM0DS_u_logic_L8t2z4_25825,
      ADR2 => u_CORTEXM0DS_u_logic_A4t2z4_25978,
      ADR5 => u_CORTEXM0DS_u_logic_Tki2z4_25989,
      ADR3 => u_CORTEXM0DS_u_logic_Fij2z4_25819,
      ADR4 => u_CORTEXM0DS_u_logic_Kn2wx4_Rn2wx4_AND_1336_o1_29097,
      O => u_CORTEXM0DS_u_logic_Kn2wx4_Rn2wx4_AND_1336_o2_28758
    );
  u_CORTEXM0DS_u_logic_U6wvx4_Zqwvx4_AND_860_o1 : X_LUT6
    generic map(
      LOC => "SLICE_X2Y98",
      INIT => X"FF000000FF080000"
    )
    port map (
      ADR4 => u_CORTEXM0DS_u_logic_U6wvx4,
      ADR0 => u_CORTEXM0DS_u_logic_H9i2z4_25992,
      ADR5 => u_CORTEXM0DS_u_logic_L8t2z4_25825,
      ADR1 => u_CORTEXM0DS_u_logic_Nqy2z4_26174,
      ADR2 => u_CORTEXM0DS_u_logic_Oohwx4,
      ADR3 => u_CORTEXM0DS_u_logic_Bthvx422,
      O => u_CORTEXM0DS_u_logic_U6wvx4_Zqwvx4_AND_860_o
    );
  u_CORTEXM0DS_u_logic_U6wvx49 : X_LUT6
    generic map(
      LOC => "SLICE_X2Y98",
      INIT => X"FFFF0000CFFF0000"
    )
    port map (
      ADR0 => '1',
      ADR4 => u_ahb_bridge_u_state_machine_HREADY_0,
      ADR2 => u_CORTEXM0DS_u_logic_J3xvx4,
      ADR1 => u_CORTEXM0DS_u_logic_U6wvx48_29006,
      ADR5 => u_CORTEXM0DS_u_logic_U6wvx47_27220,
      ADR3 => u_CORTEXM0DS_u_logic_X3xvx4,
      O => u_CORTEXM0DS_u_logic_U6wvx4
    );
  u_CORTEXM0DS_u_logic_I3mvx42 : X_LUT6
    generic map(
      LOC => "SLICE_X2Y98",
      INIT => X"F0CCFCCCF0CCF8CC"
    )
    port map (
      ADR1 => u_CORTEXM0DS_u_logic_K1z2z4_26807,
      ADR4 => u_CORTEXM0DS_u_logic_Zrvvx4_L4xvx4_AND_885_o,
      ADR5 => u_CORTEXM0DS_u_logic_I2t2z4_26808,
      ADR0 => u_CORTEXM0DS_u_logic_Auk2z4_26809,
      ADR3 => u_CORTEXM0DS_u_logic_U6wvx4,
      ADR2 => u_CORTEXM0DS_u_logic_I3mvx41_27750,
      O => u_CORTEXM0DS_u_logic_I3mvx42_29091
    );
  u_CORTEXM0DS_u_logic_K1z2z4 : X_FF
    generic map(
      LOC => "SLICE_X2Y98",
      INIT => '1'
    )
    port map (
      CE => VCC,
      CLK => NlwBufferSignal_u_CORTEXM0DS_u_logic_K1z2z4_CLK,
      I => u_CORTEXM0DS_u_logic_I3mvx4,
      O => u_CORTEXM0DS_u_logic_K1z2z4_26807,
      SET => u_CORTEXM0DS_u_logic_hreset_n_inv,
      RST => GND
    );
  u_CORTEXM0DS_u_logic_I3mvx43 : X_LUT6
    generic map(
      LOC => "SLICE_X2Y98",
      INIT => X"FFFFF0F0FFFFF0F0"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR5 => '1',
      ADR3 => '1',
      ADR2 => u_CORTEXM0DS_u_logic_U6wvx4_Zqwvx4_AND_860_o,
      ADR4 => u_CORTEXM0DS_u_logic_I3mvx42_29091,
      O => u_CORTEXM0DS_u_logic_I3mvx4
    );
  u_CORTEXM0DS_u_logic_Hwhvx432 : X_LUT6
    generic map(
      LOC => "SLICE_X2Y104",
      INIT => X"0000EFCC00000000"
    )
    port map (
      ADR4 => u_CORTEXM0DS_u_logic_Ark2z4_25827,
      ADR5 => u_CORTEXM0DS_u_logic_Hwhvx429_29099,
      ADR3 => u_CORTEXM0DS_u_logic_O5t2z4_25820,
      ADR2 => N1915_0,
      ADR0 => u_CORTEXM0DS_u_logic_Ffj2z4_25823,
      ADR1 => u_CORTEXM0DS_u_logic_Bnfwx4,
      O => u_CORTEXM0DS_u_logic_Hwhvx433_28753
    );
  u_CORTEXM0DS_u_logic_Hwhvx429 : X_LUT6
    generic map(
      LOC => "SLICE_X2Y104",
      INIT => X"FFFFFFFF080AFFFF"
    )
    port map (
      ADR2 => u_CORTEXM0DS_u_logic_Sgj2z4_25821,
      ADR0 => u_CORTEXM0DS_u_logic_O5t2z4_25820,
      ADR3 => u_CORTEXM0DS_u_logic_Nsk2z4_25994,
      ADR1 => u_CORTEXM0DS_u_logic_A4t2z4_25978,
      ADR5 => u_CORTEXM0DS_u_logic_Ffj2z4_25823,
      ADR4 => u_CORTEXM0DS_u_logic_Aok2z4_25881,
      O => u_CORTEXM0DS_u_logic_Hwhvx429_29099
    );
  u_CORTEXM0DS_u_logic_I3mvx41_u_CORTEXM0DS_u_logic_I3mvx41_BMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => u_CORTEXM0DS_u_logic_Yuhvx419_1914,
      O => u_CORTEXM0DS_u_logic_Yuhvx419_0
    );
  u_CORTEXM0DS_u_logic_I3mvx41 : X_LUT6
    generic map(
      LOC => "SLICE_X2Y95",
      INIT => X"AAEEFAFE00CCF0FC"
    )
    port map (
      ADR0 => u_CORTEXM0DS_u_logic_Ltswx4_Qsewx4_AND_3836_o,
      ADR5 => u_CORTEXM0DS_u_logic_Pty2z4_26040,
      ADR4 => u_CORTEXM0DS_u_logic_Jiwvx4_Qiwvx4_AND_843_o_27746,
      ADR2 => u_CORTEXM0DS_u_logic_Dvy2z4_25831,
      ADR3 => u_CORTEXM0DS_u_logic_Dfwvx4_Kfwvx4_AND_836_o,
      ADR1 => u_CORTEXM0DS_u_logic_Viy2z4_26924,
      O => u_CORTEXM0DS_u_logic_I3mvx41_27750
    );
  u_CORTEXM0DS_u_logic_Jiwvx4_Qiwvx4_AND_843_o : X_LUT6
    generic map(
      LOC => "SLICE_X2Y95",
      INIT => X"AA80AAAA0000AAAA"
    )
    port map (
      ADR0 => N1815,
      ADR5 => u_CORTEXM0DS_u_logic_Oohwx4,
      ADR1 => u_CORTEXM0DS_u_logic_Hyy2z4_25993,
      ADR2 => u_CORTEXM0DS_u_logic_Gakwx4,
      ADR3 => u_CORTEXM0DS_u_logic_Yj6wx4,
      ADR4 => u_CORTEXM0DS_u_logic_C2yvx4,
      O => u_CORTEXM0DS_u_logic_Jiwvx4_Qiwvx4_AND_843_o_27746
    );
  u_CORTEXM0DS_u_logic_Zjwvx41 : X_LUT6
    generic map(
      LOC => "SLICE_X2Y95",
      INIT => X"FFF0FFFFFFF0FFFF"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => u_CORTEXM0DS_u_logic_Hyy2z4_25993,
      ADR4 => u_CORTEXM0DS_u_logic_Tki2z4_25989,
      ADR3 => u_CORTEXM0DS_u_logic_Qem2z4_25991,
      ADR5 => '1',
      O => u_CORTEXM0DS_u_logic_Zjwvx4
    );
  u_CORTEXM0DS_u_logic_Yuhvx419 : X_LUT5
    generic map(
      LOC => "SLICE_X2Y95",
      INIT => X"0FD80000"
    )
    port map (
      ADR1 => u_CORTEXM0DS_u_logic_Dvy2z4_25831,
      ADR0 => u_CORTEXM0DS_u_logic_Pty2z4_26040,
      ADR2 => u_CORTEXM0DS_u_logic_Hyy2z4_25993,
      ADR4 => u_CORTEXM0DS_u_logic_Tki2z4_25989,
      ADR3 => u_CORTEXM0DS_u_logic_Qem2z4_25991,
      O => u_CORTEXM0DS_u_logic_Yuhvx419_1914
    );
  u_CORTEXM0DS_u_logic_Jiwvx4_Qiwvx4_AND_843_o_SW1 : X_LUT6
    generic map(
      LOC => "SLICE_X2Y95",
      INIT => X"FFFF00F5FFFF3131"
    )
    port map (
      ADR3 => u_CORTEXM0DS_u_logic_Qdj2z4_26041,
      ADR5 => u_CORTEXM0DS_u_logic_Tki2z4_25989,
      ADR1 => u_CORTEXM0DS_u_logic_Nsk2z4_25994,
      ADR0 => u_CORTEXM0DS_u_logic_Sjwvx4,
      ADR2 => u_CORTEXM0DS_u_logic_Zjwvx4,
      ADR4 => u_CORTEXM0DS_u_logic_L8t2z4_25825,
      O => N1815
    );
  u_CORTEXM0DS_u_logic_Ffqvx41 : X_LUT6
    generic map(
      LOC => "SLICE_X2Y101",
      INIT => X"0000330000003300"
    )
    port map (
      ADR0 => '1',
      ADR5 => '1',
      ADR2 => '1',
      ADR1 => u_CORTEXM0DS_u_logic_Nsk2z4_25994,
      ADR3 => u_CORTEXM0DS_u_logic_Ffj2z4_25823,
      ADR4 => u_CORTEXM0DS_u_logic_Ark2z4_25827,
      O => u_CORTEXM0DS_u_logic_Ffqvx4
    );
  u_CORTEXM0DS_u_logic_Vtyvx41 : X_LUT6
    generic map(
      LOC => "SLICE_X2Y101",
      INIT => X"0000800000000000"
    )
    port map (
      ADR2 => u_CORTEXM0DS_u_logic_Fij2z4_25819,
      ADR4 => u_CORTEXM0DS_u_logic_Tki2z4_25989,
      ADR5 => u_CORTEXM0DS_u_logic_Npk2z4_25818,
      ADR3 => u_CORTEXM0DS_u_logic_Ffqvx4,
      ADR0 => u_CORTEXM0DS_u_logic_Sgj2z4_25821,
      ADR1 => u_CORTEXM0DS_u_logic_Aok2z4_25881,
      O => u_CORTEXM0DS_u_logic_Vtyvx41_26951
    );
  u_CORTEXM0DS_u_logic_Ruhvx420 : X_LUT6
    generic map(
      LOC => "SLICE_X2Y101",
      INIT => X"FFFFFFFFFFFFFBF3"
    )
    port map (
      ADR4 => u_CORTEXM0DS_u_logic_Ruhvx419_28793,
      ADR2 => u_CORTEXM0DS_u_logic_Ruhvx418_28860,
      ADR3 => u_CORTEXM0DS_u_logic_C2yvx4,
      ADR0 => u_CORTEXM0DS_u_logic_Su6wx4,
      ADR1 => u_CORTEXM0DS_u_logic_V76wx4,
      ADR5 => u_CORTEXM0DS_u_logic_Ruhvx413_28859,
      O => u_CORTEXM0DS_u_logic_Ruhvx420_29095
    );
  u_CORTEXM0DS_u_logic_Nsk2z4 : X_FF
    generic map(
      LOC => "SLICE_X2Y101",
      INIT => '0'
    )
    port map (
      CE => VCC,
      CLK => NlwBufferSignal_u_CORTEXM0DS_u_logic_Nsk2z4_CLK,
      I => u_CORTEXM0DS_u_logic_Ruhvx4,
      O => u_CORTEXM0DS_u_logic_Nsk2z4_25994,
      RST => u_CORTEXM0DS_u_logic_hreset_n_inv,
      SET => GND
    );
  u_CORTEXM0DS_u_logic_Ruhvx421 : X_LUT6
    generic map(
      LOC => "SLICE_X2Y101",
      INIT => X"FFFFFFFFFCA8FCA8"
    )
    port map (
      ADR4 => '1',
      ADR5 => u_CORTEXM0DS_u_logic_Ruhvx42_0,
      ADR0 => u_ahb_bridge_u_state_machine_HREADY_0,
      ADR3 => u_CORTEXM0DS_u_logic_Nsk2z4_25994,
      ADR1 => u_CORTEXM0DS_u_logic_Ruhvx410_26458,
      ADR2 => u_CORTEXM0DS_u_logic_Ruhvx420_29095,
      O => u_CORTEXM0DS_u_logic_Ruhvx4
    );
  u_CORTEXM0DS_u_logic_M66wx4_u_CORTEXM0DS_u_logic_M66wx4_DMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => u_CORTEXM0DS_u_logic_R13wx4,
      O => u_CORTEXM0DS_u_logic_R13wx4_0
    );
  u_CORTEXM0DS_u_logic_M66wx4_u_CORTEXM0DS_u_logic_M66wx4_CMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => u_CORTEXM0DS_u_logic_Yuhvx418_pack_1,
      O => u_CORTEXM0DS_u_logic_Yuhvx418_29090
    );
  u_CORTEXM0DS_u_logic_M66wx41 : X_LUT6
    generic map(
      LOC => "SLICE_X2Y97",
      INIT => X"F000F000F000F000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR4 => '1',
      ADR3 => u_CORTEXM0DS_u_logic_O5t2z4_25820,
      ADR2 => u_CORTEXM0DS_u_logic_Ark2z4_25827,
      ADR5 => '1',
      O => u_CORTEXM0DS_u_logic_M66wx4
    );
  u_CORTEXM0DS_u_logic_R13wx41 : X_LUT5
    generic map(
      LOC => "SLICE_X2Y97",
      INIT => X"000000F0"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR4 => u_CORTEXM0DS_u_logic_L8t2z4_25825,
      ADR3 => u_CORTEXM0DS_u_logic_O5t2z4_25820,
      ADR2 => u_CORTEXM0DS_u_logic_Ark2z4_25827,
      O => u_CORTEXM0DS_u_logic_R13wx4
    );
  u_CORTEXM0DS_u_logic_Yafwx43 : X_LUT6
    generic map(
      LOC => "SLICE_X2Y97",
      INIT => X"0303030303030303"
    )
    port map (
      ADR0 => '1',
      ADR4 => '1',
      ADR3 => '1',
      ADR2 => u_CORTEXM0DS_u_logic_Bsy2z4_26463,
      ADR1 => u_CORTEXM0DS_u_logic_Dvy2z4_25831,
      ADR5 => '1',
      O => u_CORTEXM0DS_u_logic_Yafwx43_29089
    );
  u_CORTEXM0DS_u_logic_Yuhvx418 : X_LUT5
    generic map(
      LOC => "SLICE_X2Y97",
      INIT => X"00FF00C8"
    )
    port map (
      ADR3 => u_CORTEXM0DS_u_logic_Zjwvx4,
      ADR0 => u_CORTEXM0DS_u_logic_Ugewx4,
      ADR4 => u_CORTEXM0DS_u_logic_Yuhvx417_28173,
      ADR2 => u_CORTEXM0DS_u_logic_Bsy2z4_26463,
      ADR1 => u_CORTEXM0DS_u_logic_Dvy2z4_25831,
      O => u_CORTEXM0DS_u_logic_Yuhvx418_pack_1
    );
  u_CORTEXM0DS_u_logic_Yuhvx421 : X_LUT6
    generic map(
      LOC => "SLICE_X2Y97",
      INIT => X"0C0F0C0F0C0E0C0C"
    )
    port map (
      ADR2 => u_CORTEXM0DS_u_logic_Qdj2z4_26041,
      ADR3 => u_CORTEXM0DS_u_logic_Swy2z4_25980,
      ADR5 => u_CORTEXM0DS_u_logic_Yuhvx418_29090,
      ADR0 => u_CORTEXM0DS_u_logic_Yuhvx419_0,
      ADR4 => u_CORTEXM0DS_u_logic_Yuhvx420_28171,
      ADR1 => u_CORTEXM0DS_u_logic_Yuhvx416_28172,
      O => u_CORTEXM0DS_u_logic_Yuhvx421_28170
    );
  u_CORTEXM0DS_u_logic_Yafwx44 : X_LUT6
    generic map(
      LOC => "SLICE_X2Y97",
      INIT => X"BABA3030BABB3033"
    )
    port map (
      ADR1 => u_CORTEXM0DS_u_logic_Emi2z4_25932,
      ADR5 => u_CORTEXM0DS_u_logic_Sgj2z4_25821,
      ADR3 => u_CORTEXM0DS_u_logic_Sznvx4,
      ADR2 => u_CORTEXM0DS_u_logic_M66wx4,
      ADR4 => u_CORTEXM0DS_u_logic_Lxwvx4_0,
      ADR0 => u_CORTEXM0DS_u_logic_Yafwx43_29089,
      O => u_CORTEXM0DS_u_logic_Yafwx44_26177
    );
  u_CORTEXM0DS_u_logic_Yuhvx410_u_CORTEXM0DS_u_logic_Yuhvx410_CMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => N643,
      O => N643_0
    );
  u_CORTEXM0DS_u_logic_Yuhvx410_u_CORTEXM0DS_u_logic_Yuhvx410_BMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => u_CORTEXM0DS_u_logic_Gakwx4_pack_4,
      O => u_CORTEXM0DS_u_logic_Gakwx4
    );
  u_CORTEXM0DS_u_logic_Eyhvx419_SW0 : X_MUX2
    generic map(
      LOC => "SLICE_X2Y105"
    )
    port map (
      IA => N1222,
      IB => N1223,
      O => N643,
      SEL => u_CORTEXM0DS_u_logic_Eyhvx415_28565
    );
  u_CORTEXM0DS_u_logic_Eyhvx419_SW0_F : X_LUT6
    generic map(
      LOC => "SLICE_X2Y105",
      INIT => X"F0FFFBFFFFFFFFFF"
    )
    port map (
      ADR4 => u_CORTEXM0DS_u_logic_Eyhvx418_28566,
      ADR0 => u_CORTEXM0DS_u_logic_Qem2z4_25991,
      ADR1 => u_CORTEXM0DS_u_logic_Gakwx4,
      ADR3 => u_CORTEXM0DS_u_logic_Tki2z4_25989,
      ADR5 => u_CORTEXM0DS_u_logic_U2x2z4_26050,
      ADR2 => u_CORTEXM0DS_u_logic_A4t2z4_25978,
      O => N1222
    );
  u_CORTEXM0DS_u_logic_Eyhvx419_SW0_G : X_LUT6
    generic map(
      LOC => "SLICE_X2Y105",
      INIT => X"FFFFFFFF0F0F0F0F"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR4 => '1',
      ADR3 => '1',
      ADR2 => u_CORTEXM0DS_u_logic_Tki2z4_25989,
      ADR5 => u_CORTEXM0DS_u_logic_A4t2z4_25978,
      O => N1223
    );
  u_CORTEXM0DS_u_logic_Yuhvx410 : X_LUT6
    generic map(
      LOC => "SLICE_X2Y105",
      INIT => X"000040FF000040FF"
    )
    port map (
      ADR4 => u_CORTEXM0DS_u_logic_Swy2z4_25980,
      ADR3 => u_CORTEXM0DS_u_logic_Qem2z4_25991,
      ADR0 => u_CORTEXM0DS_u_logic_Pty2z4_26040,
      ADR1 => u_CORTEXM0DS_u_logic_Hyy2z4_25993,
      ADR2 => u_CORTEXM0DS_u_logic_Dvy2z4_25831,
      ADR5 => '1',
      O => u_CORTEXM0DS_u_logic_Yuhvx410_26903
    );
  u_CORTEXM0DS_u_logic_Gakwx41 : X_LUT5
    generic map(
      LOC => "SLICE_X2Y105",
      INIT => X"5F5FFFFF"
    )
    port map (
      ADR4 => u_CORTEXM0DS_u_logic_Swy2z4_25980,
      ADR1 => '1',
      ADR0 => u_CORTEXM0DS_u_logic_Pty2z4_26040,
      ADR3 => '1',
      ADR2 => u_CORTEXM0DS_u_logic_Dvy2z4_25831,
      O => u_CORTEXM0DS_u_logic_Gakwx4_pack_4
    );
  u_CORTEXM0DS_u_logic_Fzl2z4_u_CORTEXM0DS_u_logic_Fzl2z4_CMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => u_CORTEXM0DS_u_logic_Sbxvx46_2066,
      O => u_CORTEXM0DS_u_logic_Sbxvx46_0
    );
  u_CORTEXM0DS_u_logic_J2yvx4_Q2yvx4_AND_958_o3_SW0 : X_LUT6
    generic map(
      LOC => "SLICE_X2Y100",
      INIT => X"F0F0F0F0F0F8F0F0"
    )
    port map (
      ADR1 => u_CORTEXM0DS_u_logic_Swy2z4_25980,
      ADR0 => u_CORTEXM0DS_u_logic_Xhxvx4,
      ADR4 => u_CORTEXM0DS_u_logic_H9i2z4_25992,
      ADR3 => u_CORTEXM0DS_u_logic_U2x2z4_26050,
      ADR5 => u_CORTEXM0DS_u_logic_L8t2z4_25825,
      ADR2 => u_CORTEXM0DS_u_logic_Ohwvx4,
      O => N1825
    );
  u_CORTEXM0DS_u_logic_Jeewx41 : X_LUT6
    generic map(
      LOC => "SLICE_X2Y100",
      INIT => X"7F7FFFFF7F7FFFFF"
    )
    port map (
      ADR3 => '1',
      ADR0 => u_CORTEXM0DS_u_logic_Uup2z4_25965,
      ADR2 => u_CORTEXM0DS_u_logic_Qzq2z4_27681,
      ADR4 => u_CORTEXM0DS_u_logic_Fzl2z4_27730,
      ADR1 => u_CORTEXM0DS_u_logic_Zcn2z4_26468,
      ADR5 => '1',
      O => u_CORTEXM0DS_u_logic_Jeewx4
    );
  u_CORTEXM0DS_u_logic_Sbxvx46 : X_LUT5
    generic map(
      LOC => "SLICE_X2Y100",
      INIT => X"6A6AAAAA"
    )
    port map (
      ADR3 => '1',
      ADR0 => u_CORTEXM0DS_u_logic_Uup2z4_25965,
      ADR2 => u_CORTEXM0DS_u_logic_Qzq2z4_27681,
      ADR4 => u_CORTEXM0DS_u_logic_Fzl2z4_27730,
      ADR1 => u_CORTEXM0DS_u_logic_Zcn2z4_26468,
      O => u_CORTEXM0DS_u_logic_Sbxvx46_2066
    );
  u_CORTEXM0DS_u_logic_Fzl2z4 : X_FF
    generic map(
      LOC => "SLICE_X2Y100",
      INIT => '1'
    )
    port map (
      CE => u_CORTEXM0DS_u_logic_Rfpvx4,
      CLK => NlwBufferSignal_u_CORTEXM0DS_u_logic_Fzl2z4_CLK,
      I => u_CORTEXM0DS_u_logic_Fmqvx4,
      O => u_CORTEXM0DS_u_logic_Fzl2z4_27730,
      SET => u_CORTEXM0DS_u_logic_hreset_n_inv,
      RST => GND
    );
  u_CORTEXM0DS_u_logic_Fmqvx44 : X_LUT6
    generic map(
      LOC => "SLICE_X2Y100",
      INIT => X"AAEEAFEFAFEFAAEE"
    )
    port map (
      ADR2 => u_CORTEXM0DS_u_logic_Wolwx4_Dplwx4_AND_3043_o,
      ADR5 => u_CORTEXM0DS_u_logic_Qzq2z4_27681,
      ADR0 => u_CORTEXM0DS_u_logic_Fmqvx43_28846,
      ADR4 => u_CORTEXM0DS_u_logic_Fzl2z4_27730,
      ADR1 => u_CORTEXM0DS_u_logic_Rxl2z4_27680,
      ADR3 => u_CORTEXM0DS_u_logic_J2yvx4_Q2yvx4_AND_958_o,
      O => u_CORTEXM0DS_u_logic_Fmqvx4
    );
  u_CORTEXM0DS_u_logic_J2yvx4_Q2yvx4_AND_958_o3 : X_LUT6
    generic map(
      LOC => "SLICE_X2Y100",
      INIT => X"CC0C4404FF0F5505"
    )
    port map (
      ADR4 => u_CORTEXM0DS_u_logic_Oohwx4,
      ADR0 => u_CORTEXM0DS_u_logic_C2yvx4,
      ADR1 => u_CORTEXM0DS_u_logic_N4yvx4,
      ADR5 => u_CORTEXM0DS_u_logic_Rngwx4,
      ADR3 => u_CORTEXM0DS_u_logic_J2yvx4_Q2yvx4_AND_958_o1_28101,
      ADR2 => N1825,
      O => u_CORTEXM0DS_u_logic_J2yvx4_Q2yvx4_AND_958_o
    );
  u_CORTEXM0DS_u_logic_Prxvx4_u_CORTEXM0DS_u_logic_Prxvx4_BMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => u_CORTEXM0DS_u_logic_Ewxvx4_Lwxvx4_OR_174_o_pack_9,
      O => u_CORTEXM0DS_u_logic_Ewxvx4_Lwxvx4_OR_174_o
    );
  u_CORTEXM0DS_u_logic_Prxvx42 : X_LUT6
    generic map(
      LOC => "SLICE_X2Y96",
      INIT => X"373B3B377FBFBF7F"
    )
    port map (
      ADR1 => u_CORTEXM0DS_u_logic_Jvxvx4_0,
      ADR5 => u_CORTEXM0DS_u_logic_Lny2z4_26505,
      ADR2 => u_CORTEXM0DS_u_logic_Zoy2z4_25958,
      ADR4 => u_CORTEXM0DS_u_logic_Jky2z4_25962,
      ADR3 => u_CORTEXM0DS_u_logic_Xly2z4_26502,
      ADR0 => u_CORTEXM0DS_u_logic_Zwxvx4,
      O => u_CORTEXM0DS_u_logic_Prxvx4
    );
  u_CORTEXM0DS_u_logic_Mxor_Irxvx4_Prxvx4_XOR_15_o_xo_0_1 : X_LUT6
    generic map(
      LOC => "SLICE_X2Y96",
      INIT => X"0F5F5FFFF0A0A000"
    )
    port map (
      ADR1 => '1',
      ADR5 => u_CORTEXM0DS_u_logic_Prxvx4,
      ADR3 => u_CORTEXM0DS_u_logic_Xly2z4_26502,
      ADR4 => u_CORTEXM0DS_u_logic_Zwxvx4,
      ADR0 => u_CORTEXM0DS_u_logic_Jky2z4_25962,
      ADR2 => u_CORTEXM0DS_u_logic_Ewxvx4_Lwxvx4_OR_174_o,
      O => u_CORTEXM0DS_u_logic_Irxvx4_Prxvx4_XOR_15_o
    );
  u_CORTEXM0DS_u_logic_Mxor_Zwxvx4_xo_0_1 : X_LUT6
    generic map(
      LOC => "SLICE_X2Y96",
      INIT => X"C33CC33CC33CC33C"
    )
    port map (
      ADR0 => '1',
      ADR4 => '1',
      ADR2 => u_CORTEXM0DS_u_logic_Rxl2z4_27680,
      ADR3 => u_CORTEXM0DS_u_logic_Viy2z4_26924,
      ADR1 => u_CORTEXM0DS_u_logic_Yzi2z4_26513,
      ADR5 => '1',
      O => u_CORTEXM0DS_u_logic_Zwxvx4
    );
  u_CORTEXM0DS_u_logic_Ewxvx4_Lwxvx4_OR_174_o1 : X_LUT5
    generic map(
      LOC => "SLICE_X2Y96",
      INIT => X"FCC0FCC0"
    )
    port map (
      ADR0 => '1',
      ADR4 => '1',
      ADR2 => u_CORTEXM0DS_u_logic_Rxl2z4_27680,
      ADR3 => u_CORTEXM0DS_u_logic_Viy2z4_26924,
      ADR1 => u_CORTEXM0DS_u_logic_Yzi2z4_26513,
      O => u_CORTEXM0DS_u_logic_Ewxvx4_Lwxvx4_OR_174_o_pack_9
    );
  u_CORTEXM0DS_u_logic_Mxor_Brxvx4_Y5svx4_XOR_14_o_xo_0_1 : X_LUT6
    generic map(
      LOC => "SLICE_X2Y96",
      INIT => X"9669699669969669"
    )
    port map (
      ADR0 => u_CORTEXM0DS_u_logic_Jky2z4_25962,
      ADR3 => u_CORTEXM0DS_u_logic_Lny2z4_26505,
      ADR1 => u_CORTEXM0DS_u_logic_Nqy2z4_26174,
      ADR5 => u_CORTEXM0DS_u_logic_Xly2z4_26502,
      ADR4 => u_CORTEXM0DS_u_logic_Zwxvx4,
      ADR2 => u_CORTEXM0DS_u_logic_Zoy2z4_25958,
      O => u_CORTEXM0DS_u_logic_Brxvx4_Y5svx4_XOR_14_o
    );
  u_CORTEXM0DS_u_logic_Fjewx41 : X_LUT6
    generic map(
      LOC => "SLICE_X2Y102",
      INIT => X"0000000100010113"
    )
    port map (
      ADR5 => u_CORTEXM0DS_u_logic_K9z2z4_27965,
      ADR4 => u_CORTEXM0DS_u_logic_W7z2z4_27966,
      ADR3 => u_CORTEXM0DS_u_logic_I6z2z4_26490,
      ADR2 => u_CORTEXM0DS_u_logic_K1z2z4_26807,
      ADR0 => u_CORTEXM0DS_u_logic_I2t2z4_26808,
      ADR1 => u_CORTEXM0DS_u_logic_Cyq2z4_26532,
      O => u_CORTEXM0DS_u_logic_Fjewx41_29031
    );
  u_CORTEXM0DS_u_logic_I2t2z4 : X_FF
    generic map(
      LOC => "SLICE_X2Y102",
      INIT => '1'
    )
    port map (
      CE => VCC,
      CLK => NlwBufferSignal_u_CORTEXM0DS_u_logic_I2t2z4_CLK,
      I => u_CORTEXM0DS_u_logic_W3mvx4_2126,
      O => u_CORTEXM0DS_u_logic_I2t2z4_26808,
      SET => u_CORTEXM0DS_u_logic_hreset_n_inv,
      RST => GND
    );
  u_CORTEXM0DS_u_logic_W3mvx4 : X_LUT6
    generic map(
      LOC => "SLICE_X2Y102",
      INIT => X"FFFFFFFFDFDD8A88"
    )
    port map (
      ADR0 => u_CORTEXM0DS_u_logic_U6wvx4,
      ADR1 => N252,
      ADR3 => u_CORTEXM0DS_u_logic_Bsy2z4_26463,
      ADR4 => u_CORTEXM0DS_u_logic_I2t2z4_26808,
      ADR2 => u_CORTEXM0DS_u_logic_Jiwvx4_Qiwvx4_AND_843_o_27746,
      ADR5 => u_CORTEXM0DS_u_logic_U6wvx4_Zqwvx4_AND_860_o,
      O => u_CORTEXM0DS_u_logic_W3mvx4_2126
    );
  u_CORTEXM0DS_u_logic_I6z2z4 : X_FF
    generic map(
      LOC => "SLICE_X2Y102",
      INIT => '1'
    )
    port map (
      CE => VCC,
      CLK => NlwBufferSignal_u_CORTEXM0DS_u_logic_I6z2z4_CLK,
      I => u_CORTEXM0DS_u_logic_Kghvx4,
      O => u_CORTEXM0DS_u_logic_I6z2z4_26490,
      SET => u_CORTEXM0DS_u_logic_hreset_n_inv,
      RST => GND
    );
  u_CORTEXM0DS_u_logic_Kghvx43 : X_LUT6
    generic map(
      LOC => "SLICE_X2Y102",
      INIT => X"FFFFFF000BFF0000"
    )
    port map (
      ADR2 => u_CORTEXM0DS_u_logic_Hzrwx4_Dplwx4_AND_3727_o_27519,
      ADR0 => u_CORTEXM0DS_u_logic_Cyq2z4_26532,
      ADR1 => u_CORTEXM0DS_u_logic_Layvx4,
      ADR4 => u_CORTEXM0DS_u_logic_I6z2z4_26490,
      ADR3 => u_CORTEXM0DS_u_logic_Qllwx4,
      ADR5 => u_CORTEXM0DS_u_logic_Kghvx42_29096,
      O => u_CORTEXM0DS_u_logic_Kghvx4
    );
  u_CORTEXM0DS_u_logic_Kghvx42 : X_LUT6
    generic map(
      LOC => "SLICE_X2Y102",
      INIT => X"FFCECECEFFFFCECE"
    )
    port map (
      ADR4 => u_CORTEXM0DS_u_logic_Lny2z4_26505,
      ADR3 => u_CORTEXM0DS_u_logic_Ohwvx4,
      ADR5 => u_CORTEXM0DS_u_logic_Ceswx4_Jeswx4_AND_3777_o,
      ADR1 => u_CORTEXM0DS_u_logic_Kghvx41_29047,
      ADR0 => u_CORTEXM0DS_u_logic_Xly2z4_26502,
      ADR2 => u_CORTEXM0DS_u_logic_P7wvx4_Zfswx4_AND_3788_o,
      O => u_CORTEXM0DS_u_logic_Kghvx42_29096
    );
  u_CORTEXM0DS_u_logic_Ceswx4_Jeswx4_AND_3777_o1_u_CORTEXM0DS_u_logic_Ceswx4_Jeswx4_AND_3777_o1_CMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => N1817_pack_6,
      O => N1817
    );
  u_CORTEXM0DS_u_logic_Ceswx4_Jeswx4_AND_3777_o1_u_CORTEXM0DS_u_logic_Ceswx4_Jeswx4_AND_3777_o1_BMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => u_CORTEXM0DS_u_logic_Oohwx4_pack_4,
      O => u_CORTEXM0DS_u_logic_Oohwx4
    );
  u_CORTEXM0DS_u_logic_Ceswx4_Jeswx4_AND_3777_o1 : X_LUT6
    generic map(
      LOC => "SLICE_X2Y99",
      INIT => X"FDCCFDFDFFCCFFFF"
    )
    port map (
      ADR4 => u_CORTEXM0DS_u_logic_Nsk2z4_25994,
      ADR3 => u_CORTEXM0DS_u_logic_Tki2z4_25989,
      ADR2 => u_CORTEXM0DS_u_logic_Zjwvx4,
      ADR5 => u_CORTEXM0DS_u_logic_H9i2z4_25992,
      ADR0 => u_CORTEXM0DS_u_logic_Swy2z4_25980,
      ADR1 => u_CORTEXM0DS_u_logic_L8t2z4_25825,
      O => u_CORTEXM0DS_u_logic_Ceswx4_Jeswx4_AND_3777_o1_29093
    );
  u_CORTEXM0DS_u_logic_J2yvx4_Q2yvx4_AND_958_o1 : X_LUT6
    generic map(
      LOC => "SLICE_X2Y99",
      INIT => X"CC000000CC000000"
    )
    port map (
      ADR0 => '1',
      ADR2 => '1',
      ADR1 => u_CORTEXM0DS_u_logic_Dvy2z4_25831,
      ADR4 => u_CORTEXM0DS_u_logic_Hyy2z4_25993,
      ADR3 => u_CORTEXM0DS_u_logic_U2x2z4_26050,
      ADR5 => '1',
      O => u_CORTEXM0DS_u_logic_J2yvx4_Q2yvx4_AND_958_o1_28101
    );
  u_CORTEXM0DS_u_logic_Ceswx4_Jeswx4_AND_3777_o3_SW0 : X_LUT5
    generic map(
      LOC => "SLICE_X2Y99",
      INIT => X"C0F0F0F0"
    )
    port map (
      ADR0 => '1',
      ADR2 => u_CORTEXM0DS_u_logic_Ohwvx4,
      ADR1 => u_CORTEXM0DS_u_logic_Dvy2z4_25831,
      ADR4 => u_CORTEXM0DS_u_logic_Hyy2z4_25993,
      ADR3 => u_CORTEXM0DS_u_logic_U2x2z4_26050,
      O => N1817_pack_6
    );
  u_CORTEXM0DS_u_logic_Zjwvx4_Lcpvx4_OR_880_o1 : X_LUT6
    generic map(
      LOC => "SLICE_X2Y99",
      INIT => X"FFBBFFFFFFBBFFFF"
    )
    port map (
      ADR2 => '1',
      ADR4 => u_CORTEXM0DS_u_logic_U2x2z4_26050,
      ADR0 => u_CORTEXM0DS_u_logic_Hyy2z4_25993,
      ADR1 => u_CORTEXM0DS_u_logic_Tki2z4_25989,
      ADR3 => u_CORTEXM0DS_u_logic_Qem2z4_25991,
      ADR5 => '1',
      O => u_CORTEXM0DS_u_logic_Zjwvx4_Lcpvx4_OR_880_o
    );
  u_CORTEXM0DS_u_logic_Oohwx41 : X_LUT5
    generic map(
      LOC => "SLICE_X2Y99",
      INIT => X"FF77FFFF"
    )
    port map (
      ADR2 => '1',
      ADR4 => u_CORTEXM0DS_u_logic_U2x2z4_26050,
      ADR0 => u_CORTEXM0DS_u_logic_Hyy2z4_25993,
      ADR1 => u_CORTEXM0DS_u_logic_Tki2z4_25989,
      ADR3 => u_CORTEXM0DS_u_logic_Qem2z4_25991,
      O => u_CORTEXM0DS_u_logic_Oohwx4_pack_4
    );
  u_CORTEXM0DS_u_logic_Ceswx4_Jeswx4_AND_3777_o3 : X_LUT6
    generic map(
      LOC => "SLICE_X2Y99",
      INIT => X"3100000031003100"
    )
    port map (
      ADR1 => N1817,
      ADR3 => u_CORTEXM0DS_u_logic_Ceswx4_Jeswx4_AND_3777_o1_29093,
      ADR0 => u_CORTEXM0DS_u_logic_C2yvx4,
      ADR4 => u_CORTEXM0DS_u_logic_Zjwvx4_Lcpvx4_OR_880_o,
      ADR5 => u_CORTEXM0DS_u_logic_Ukpvx4,
      ADR2 => u_CORTEXM0DS_u_logic_Oohwx4,
      O => u_CORTEXM0DS_u_logic_Ceswx4_Jeswx4_AND_3777_o
    );
  u_CORTEXM0DS_u_logic_Kn2wx4_Rn2wx4_AND_1336_o19_u_CORTEXM0DS_u_logic_Kn2wx4_Rn2wx4_AND_1336_o19_CMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => u_CORTEXM0DS_u_logic_Kn2wx4_Rn2wx4_AND_1336_o15_2220,
      O => u_CORTEXM0DS_u_logic_Kn2wx4_Rn2wx4_AND_1336_o15_0
    );
  u_CORTEXM0DS_u_logic_Kn2wx4_Rn2wx4_AND_1336_o15 : X_MUX2
    generic map(
      LOC => "SLICE_X2Y107"
    )
    port map (
      IA => N1943,
      IB => N1944,
      O => u_CORTEXM0DS_u_logic_Kn2wx4_Rn2wx4_AND_1336_o15_2220,
      SEL => u_CORTEXM0DS_u_logic_Nsk2z4_25994
    );
  u_CORTEXM0DS_u_logic_Kn2wx4_Rn2wx4_AND_1336_o15_F : X_LUT6
    generic map(
      LOC => "SLICE_X2Y107",
      INIT => X"FFFFAFA0FFFF0000"
    )
    port map (
      ADR1 => '1',
      ADR5 => u_CORTEXM0DS_u_logic_Emi2z4_25932,
      ADR2 => u_CORTEXM0DS_u_logic_Fij2z4_25819,
      ADR0 => u_CORTEXM0DS_u_logic_Hp2wx4,
      ADR3 => u_CORTEXM0DS_u_logic_Ark2z4_25827,
      ADR4 => u_CORTEXM0DS_u_logic_Kn2wx4_Rn2wx4_AND_1336_o14_0,
      O => N1943
    );
  u_CORTEXM0DS_u_logic_Kn2wx4_Rn2wx4_AND_1336_o15_G : X_LUT6
    generic map(
      LOC => "SLICE_X2Y107",
      INIT => X"FFCFCCCFDDCDCCCD"
    )
    port map (
      ADR0 => u_CORTEXM0DS_u_logic_Fij2z4_25819,
      ADR5 => u_CORTEXM0DS_u_logic_Hp2wx4,
      ADR3 => u_CORTEXM0DS_u_logic_Npk2z4_25818,
      ADR4 => u_CORTEXM0DS_u_logic_Emi2z4_25932,
      ADR2 => u_CORTEXM0DS_u_logic_O5t2z4_25820,
      ADR1 => u_CORTEXM0DS_u_logic_Kn2wx4_Rn2wx4_AND_1336_o14_0,
      O => N1944
    );
  u_CORTEXM0DS_u_logic_Kn2wx4_Rn2wx4_AND_1336_o19 : X_LUT6
    generic map(
      LOC => "SLICE_X2Y107",
      INIT => X"FBFBFBFBFBFBFAFB"
    )
    port map (
      ADR1 => u_CORTEXM0DS_u_logic_Emi2z4_25932,
      ADR5 => u_CORTEXM0DS_u_logic_O5t2z4_25820,
      ADR4 => u_CORTEXM0DS_u_logic_Npk2z4_25818,
      ADR3 => u_CORTEXM0DS_u_logic_L8t2z4_25825,
      ADR0 => u_CORTEXM0DS_u_logic_A4t2z4_25978,
      ADR2 => u_CORTEXM0DS_u_logic_Ark2z4_25827,
      O => u_CORTEXM0DS_u_logic_Kn2wx4_Rn2wx4_AND_1336_o19_28686
    );
  N1799_N1799_BMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => u_CORTEXM0DS_u_logic_Sjwvx4_pack_2,
      O => u_CORTEXM0DS_u_logic_Sjwvx4
    );
  u_CORTEXM0DS_u_logic_K6yvx411_SW0 : X_LUT6
    generic map(
      LOC => "SLICE_X3Y95",
      INIT => X"FFFEFFFAFEFEFAFA"
    )
    port map (
      ADR0 => u_CORTEXM0DS_u_logic_K6yvx46_27956,
      ADR4 => u_CORTEXM0DS_u_logic_Ipkwx4,
      ADR1 => u_CORTEXM0DS_u_logic_K6yvx48_29111,
      ADR3 => u_CORTEXM0DS_u_logic_Jky2z4_25962,
      ADR5 => u_CORTEXM0DS_u_logic_Ruhvx427,
      ADR2 => u_CORTEXM0DS_u_logic_K6yvx47_29110,
      O => N1799
    );
  u_CORTEXM0DS_u_logic_K6yvx411 : X_LUT6
    generic map(
      LOC => "SLICE_X3Y95",
      INIT => X"AAAAAAAA00000080"
    )
    port map (
      ADR0 => u_ahb_bridge_u_state_machine_HREADY_0,
      ADR1 => u_CORTEXM0DS_u_logic_Sgj2z4_25821,
      ADR3 => u_CORTEXM0DS_u_logic_Nsk2z4_25994,
      ADR2 => u_CORTEXM0DS_u_logic_Fjewx4,
      ADR4 => u_CORTEXM0DS_u_logic_Pxyvx4,
      ADR5 => N1799,
      O => u_CORTEXM0DS_u_logic_K6yvx4
    );
  u_CORTEXM0DS_u_logic_K6yvx48 : X_LUT6
    generic map(
      LOC => "SLICE_X3Y95",
      INIT => X"3130313031303130"
    )
    port map (
      ADR4 => '1',
      ADR1 => u_CORTEXM0DS_u_logic_Qdj2z4_26041,
      ADR3 => u_CORTEXM0DS_u_logic_Swy2z4_25980,
      ADR0 => u_CORTEXM0DS_u_logic_Dvy2z4_25831,
      ADR2 => u_CORTEXM0DS_u_logic_H9i2z4_25992,
      ADR5 => '1',
      O => u_CORTEXM0DS_u_logic_K6yvx48_29111
    );
  u_CORTEXM0DS_u_logic_Sjwvx41 : X_LUT5
    generic map(
      LOC => "SLICE_X3Y95",
      INIT => X"00003030"
    )
    port map (
      ADR4 => u_CORTEXM0DS_u_logic_U2x2z4_26050,
      ADR1 => u_CORTEXM0DS_u_logic_Qdj2z4_26041,
      ADR0 => '1',
      ADR3 => '1',
      ADR2 => u_CORTEXM0DS_u_logic_H9i2z4_25992,
      O => u_CORTEXM0DS_u_logic_Sjwvx4_pack_2
    );
  u_CORTEXM0DS_u_logic_K6yvx47 : X_LUT6
    generic map(
      LOC => "SLICE_X3Y95",
      INIT => X"0000A0A00000A0EC"
    )
    port map (
      ADR4 => u_CORTEXM0DS_u_logic_L8t2z4_25825,
      ADR5 => u_CORTEXM0DS_u_logic_Oedwx4,
      ADR1 => u_CORTEXM0DS_u_logic_C9yvx4,
      ADR3 => u_CORTEXM0DS_u_logic_Ark2z4_25827,
      ADR0 => u_CORTEXM0DS_u_logic_L5wvx4_0,
      ADR2 => u_CORTEXM0DS_u_logic_Sjwvx4,
      O => u_CORTEXM0DS_u_logic_K6yvx47_29110
    );
  u_CORTEXM0DS_u_logic_Kn2wx4_Rn2wx4_AND_1336_o6 : X_LUT6
    generic map(
      LOC => "SLICE_X2Y108",
      INIT => X"FFFFFFFFF8FCF0FC"
    )
    port map (
      ADR1 => u_CORTEXM0DS_u_logic_Bdqvx4,
      ADR0 => u_CORTEXM0DS_u_logic_Ffj2z4_25823,
      ADR4 => u_CORTEXM0DS_u_logic_Mrsvx431_0,
      ADR3 => u_CORTEXM0DS_u_logic_Npk2z4_25818,
      ADR2 => u_CORTEXM0DS_u_logic_Kn2wx4_Rn2wx4_AND_1336_o5_28760,
      ADR5 => u_CORTEXM0DS_u_logic_Kn2wx4_Rn2wx4_AND_1336_o2_28758,
      O => u_CORTEXM0DS_u_logic_Kn2wx4_Rn2wx4_AND_1336_o6_29105
    );
  u_CORTEXM0DS_u_logic_Kn2wx4_Rn2wx4_AND_1336_o25 : X_LUT6
    generic map(
      LOC => "SLICE_X2Y108",
      INIT => X"AA80000000000000"
    )
    port map (
      ADR5 => u_CORTEXM0DS_u_logic_Kn2wx4_Rn2wx4_AND_1336_o6_29105,
      ADR0 => u_CORTEXM0DS_u_logic_Kn2wx4_Rn2wx4_AND_1336_o20_29103,
      ADR4 => u_CORTEXM0DS_u_logic_Kn2wx4_Rn2wx4_AND_1336_o24_28684,
      ADR2 => u_CORTEXM0DS_u_logic_Sgj2z4_25821,
      ADR1 => u_CORTEXM0DS_u_logic_Kn2wx4_Rn2wx4_AND_1336_o15_0,
      ADR3 => u_CORTEXM0DS_u_logic_Kn2wx4_Rn2wx4_AND_1336_o10_28761,
      O => u_CORTEXM0DS_u_logic_Kn2wx4_Rn2wx4_AND_1336_o
    );
  u_CORTEXM0DS_u_logic_Kn2wx4_Rn2wx4_AND_1336_o18 : X_LUT6
    generic map(
      LOC => "SLICE_X2Y108",
      INIT => X"A8A8AAA88888AA88"
    )
    port map (
      ADR0 => u_CORTEXM0DS_u_logic_Hq1wx4_Pxyvx4_OR_893_o,
      ADR2 => u_CORTEXM0DS_u_logic_Kn2wx4_Rn2wx4_AND_1336_o16_26768,
      ADR5 => u_CORTEXM0DS_u_logic_Emi2z4_25932,
      ADR3 => u_CORTEXM0DS_u_logic_A4t2z4_25978,
      ADR4 => u_CORTEXM0DS_u_logic_Ark2z4_25827,
      ADR1 => u_CORTEXM0DS_u_logic_Kn2wx4_Rn2wx4_AND_1336_o17_28685,
      O => u_CORTEXM0DS_u_logic_Kn2wx4_Rn2wx4_AND_1336_o18_29104
    );
  u_CORTEXM0DS_u_logic_Kn2wx4_Rn2wx4_AND_1336_o20 : X_LUT6
    generic map(
      LOC => "SLICE_X2Y108",
      INIT => X"FFFF8C8CFFFFFFFF"
    )
    port map (
      ADR3 => '1',
      ADR1 => u_CORTEXM0DS_u_logic_Aok2z4_25881,
      ADR0 => u_CORTEXM0DS_u_logic_Kn2wx4_Rn2wx4_AND_1336_o19_28686,
      ADR2 => u_CORTEXM0DS_u_logic_Nsk2z4_25994,
      ADR5 => u_CORTEXM0DS_u_logic_Sgj2z4_25821,
      ADR4 => u_CORTEXM0DS_u_logic_Kn2wx4_Rn2wx4_AND_1336_o18_29104,
      O => u_CORTEXM0DS_u_logic_Kn2wx4_Rn2wx4_AND_1336_o20_29103
    );
  u_CORTEXM0DS_u_logic_Uqxvx41 : X_LUT6
    generic map(
      LOC => "SLICE_X3Y96",
      INIT => X"9060609060909060"
    )
    port map (
      ADR2 => u_CORTEXM0DS_u_logic_Nqy2z4_26174,
      ADR0 => u_CORTEXM0DS_u_logic_Jky2z4_25962,
      ADR4 => u_CORTEXM0DS_u_logic_Lny2z4_26505,
      ADR1 => u_CORTEXM0DS_u_logic_Xly2z4_26502,
      ADR3 => u_CORTEXM0DS_u_logic_Zwxvx4,
      ADR5 => u_CORTEXM0DS_u_logic_Zoy2z4_25958,
      O => u_CORTEXM0DS_u_logic_Uqxvx4
    );
  u_CORTEXM0DS_u_logic_Mxor_Vuxvx4_Rsxvx4_XOR_16_o_xo_0_1 : X_LUT6
    generic map(
      LOC => "SLICE_X3Y96",
      INIT => X"F9F6906006096F9F"
    )
    port map (
      ADR5 => u_CORTEXM0DS_u_logic_Jvxvx4_0,
      ADR4 => u_CORTEXM0DS_u_logic_Lny2z4_26505,
      ADR2 => u_CORTEXM0DS_u_logic_Zoy2z4_25958,
      ADR3 => u_CORTEXM0DS_u_logic_Jky2z4_25962,
      ADR1 => u_CORTEXM0DS_u_logic_Xly2z4_26502,
      ADR0 => u_CORTEXM0DS_u_logic_Zwxvx4,
      O => u_CORTEXM0DS_u_logic_Vuxvx4_Rsxvx4_XOR_16_o
    );
  u_CORTEXM0DS_u_logic_Fmqvx43 : X_LUT6
    generic map(
      LOC => "SLICE_X3Y96",
      INIT => X"FFFFFFFFFFFFC0EA"
    )
    port map (
      ADR0 => u_CORTEXM0DS_u_logic_Nqy2z4_26174,
      ADR3 => u_CORTEXM0DS_u_logic_Qaxvx4_Xaxvx4_AND_900_o,
      ADR4 => u_CORTEXM0DS_u_logic_Fmqvx42_29048,
      ADR2 => u_CORTEXM0DS_u_logic_Zoy2z4_25958,
      ADR1 => u_CORTEXM0DS_u_logic_Dsqvx4,
      ADR5 => u_CORTEXM0DS_u_logic_Fmqvx41_29113,
      O => u_CORTEXM0DS_u_logic_Fmqvx43_28846
    );
  u_CORTEXM0DS_u_logic_Fmqvx41 : X_LUT6
    generic map(
      LOC => "SLICE_X3Y96",
      INIT => X"4141414114414141"
    )
    port map (
      ADR0 => u_CORTEXM0DS_u_logic_Vnxvx4_Coxvx4_AND_925_o,
      ADR2 => u_CORTEXM0DS_u_logic_Uqxvx4,
      ADR1 => u_CORTEXM0DS_u_logic_Vuxvx4_Rsxvx4_XOR_16_o,
      ADR3 => u_CORTEXM0DS_u_logic_Bsy2z4_26463,
      ADR5 => u_CORTEXM0DS_u_logic_Brxvx4_Y5svx4_XOR_14_o,
      ADR4 => u_CORTEXM0DS_u_logic_Hyy2z4_25993,
      O => u_CORTEXM0DS_u_logic_Fmqvx41_29113
    );
  u_CORTEXM0DS_u_logic_SF11715_u_CORTEXM0DS_u_logic_SF11715_CMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => u_CORTEXM0DS_u_logic_Ukpvx4_pack_5,
      O => u_CORTEXM0DS_u_logic_Ukpvx4
    );
  u_CORTEXM0DS_u_logic_SF117151 : X_LUT6
    generic map(
      LOC => "SLICE_X3Y98",
      INIT => X"FFFFB3F3FFFFF3F3"
    )
    port map (
      ADR2 => u_CORTEXM0DS_u_logic_Npk2z4_25818,
      ADR0 => u_CORTEXM0DS_u_logic_Ark2z4_25827,
      ADR5 => u_CORTEXM0DS_u_logic_Sgj2z4_25821,
      ADR3 => u_CORTEXM0DS_u_logic_Ffj2z4_25823,
      ADR4 => u_CORTEXM0DS_u_logic_L8t2z4_25825,
      ADR1 => u_CORTEXM0DS_u_logic_Aok2z4_25881,
      O => u_CORTEXM0DS_u_logic_SF11715
    );
  u_CORTEXM0DS_u_logic_C2yvx41 : X_LUT6
    generic map(
      LOC => "SLICE_X3Y98",
      INIT => X"0000555500005555"
    )
    port map (
      ADR3 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR4 => u_CORTEXM0DS_u_logic_L8t2z4_25825,
      ADR0 => u_CORTEXM0DS_u_logic_H9i2z4_25992,
      ADR5 => '1',
      O => u_CORTEXM0DS_u_logic_C2yvx4
    );
  u_CORTEXM0DS_u_logic_Ukpvx41 : X_LUT5
    generic map(
      LOC => "SLICE_X3Y98",
      INIT => X"0000AAAA"
    )
    port map (
      ADR3 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR4 => u_CORTEXM0DS_u_logic_L8t2z4_25825,
      ADR0 => u_CORTEXM0DS_u_logic_H9i2z4_25992,
      O => u_CORTEXM0DS_u_logic_Ukpvx4_pack_5
    );
  u_CORTEXM0DS_u_logic_Df3wx43 : X_LUT6
    generic map(
      LOC => "SLICE_X3Y98",
      INIT => X"CCCE000A000A000A"
    )
    port map (
      ADR3 => u_CORTEXM0DS_u_logic_Sgj2z4_25821,
      ADR0 => u_CORTEXM0DS_u_logic_Fij2z4_25819,
      ADR2 => u_CORTEXM0DS_u_logic_Sznvx4_F3ovx4_OR_1359_o,
      ADR1 => u_CORTEXM0DS_u_logic_Hyy2z4_25993,
      ADR5 => u_CORTEXM0DS_u_logic_Lxwvx4_0,
      ADR4 => u_CORTEXM0DS_u_logic_Ukpvx4,
      O => u_CORTEXM0DS_u_logic_Df3wx43_26180
    );
  u_CORTEXM0DS_u_logic_Vwhvx49 : X_LUT6
    generic map(
      LOC => "SLICE_X3Y98",
      INIT => X"CCCECCCFCCCCCCCD"
    )
    port map (
      ADR3 => u_CORTEXM0DS_u_logic_Tki2z4_25989,
      ADR2 => u_CORTEXM0DS_u_logic_SF11715,
      ADR0 => u_CORTEXM0DS_u_logic_Ffj2z4_25823,
      ADR5 => u_CORTEXM0DS_u_logic_Npk2z4_25818,
      ADR4 => u_CORTEXM0DS_u_logic_O5t2z4_25820,
      ADR1 => u_CORTEXM0DS_u_logic_C2yvx4,
      O => u_CORTEXM0DS_u_logic_Vwhvx49_27771
    );
  u_CORTEXM0DS_u_logic_Eyhvx45 : X_LUT6
    generic map(
      LOC => "SLICE_X3Y99",
      INIT => X"1313135703030357"
    )
    port map (
      ADR1 => u_CORTEXM0DS_u_logic_Sznvx4_F3ovx4_OR_1359_o,
      ADR2 => u_CORTEXM0DS_u_logic_Ffj2z4_25823,
      ADR5 => u_CORTEXM0DS_u_logic_Y6t2z4_25822,
      ADR0 => u_CORTEXM0DS_u_logic_Fij2z4_25819,
      ADR4 => u_CORTEXM0DS_u_logic_Sgj2z4_25821,
      ADR3 => u_CORTEXM0DS_u_logic_A8yvx4,
      O => u_CORTEXM0DS_u_logic_Eyhvx45_29060
    );
  u_CORTEXM0DS_u_logic_Uup2z4_u_CORTEXM0DS_u_logic_Uup2z4_DMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => u_CORTEXM0DS_u_logic_Rfpvx4_pack_3,
      O => u_CORTEXM0DS_u_logic_Rfpvx4
    );
  u_CORTEXM0DS_u_logic_Qllwx44 : X_LUT6
    generic map(
      LOC => "SLICE_X3Y100",
      INIT => X"F000F0F0F000F0F0"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => u_ahb_bridge_u_state_machine_HREADY_0,
      ADR4 => u_CORTEXM0DS_u_logic_Bkxvx4,
      ADR3 => u_CORTEXM0DS_u_logic_Qllwx43_26052,
      ADR5 => '1',
      O => u_CORTEXM0DS_u_logic_Qllwx4
    );
  u_CORTEXM0DS_u_logic_Rfpvx46 : X_LUT5
    generic map(
      LOC => "SLICE_X3Y100",
      INIT => X"A0A0F0F0"
    )
    port map (
      ADR1 => '1',
      ADR0 => u_CORTEXM0DS_u_logic_Rfpvx45_25828,
      ADR2 => u_ahb_bridge_u_state_machine_HREADY_0,
      ADR4 => u_CORTEXM0DS_u_logic_Bkxvx4,
      ADR3 => '1',
      O => u_CORTEXM0DS_u_logic_Rfpvx4_pack_3
    );
  u_CORTEXM0DS_u_logic_Bkxvx414 : X_LUT6
    generic map(
      LOC => "SLICE_X3Y100",
      INIT => X"A020A020A0200020"
    )
    port map (
      ADR0 => u_CORTEXM0DS_u_logic_X3xvx4,
      ADR2 => u_CORTEXM0DS_u_logic_Bkxvx41_28681,
      ADR3 => u_CORTEXM0DS_u_logic_Tki2z4_25989,
      ADR4 => u_CORTEXM0DS_u_logic_Bkxvx49_28682,
      ADR5 => u_CORTEXM0DS_u_logic_Bkxvx413_28679,
      ADR1 => u_CORTEXM0DS_u_logic_V6swx4,
      O => u_CORTEXM0DS_u_logic_Bkxvx4
    );
  u_CORTEXM0DS_u_logic_Sbxvx41 : X_LUT6
    generic map(
      LOC => "SLICE_X3Y100",
      INIT => X"0000101000005110"
    )
    port map (
      ADR2 => u_CORTEXM0DS_u_logic_Uqxvx4,
      ADR1 => u_CORTEXM0DS_u_logic_Vuxvx4_Rsxvx4_XOR_16_o,
      ADR3 => u_CORTEXM0DS_u_logic_Ejpvx4,
      ADR5 => u_CORTEXM0DS_u_logic_Brxvx4_Y5svx4_XOR_14_o,
      ADR4 => u_CORTEXM0DS_u_logic_Vnxvx4_Coxvx4_AND_925_o,
      ADR0 => u_CORTEXM0DS_u_logic_Irxvx4_Prxvx4_XOR_15_o,
      O => u_CORTEXM0DS_u_logic_Sbxvx41_29116
    );
  u_CORTEXM0DS_u_logic_Uup2z4 : X_FF
    generic map(
      LOC => "SLICE_X3Y100",
      INIT => '1'
    )
    port map (
      CE => u_CORTEXM0DS_u_logic_Rfpvx4,
      CLK => NlwBufferSignal_u_CORTEXM0DS_u_logic_Uup2z4_CLK,
      I => u_CORTEXM0DS_u_logic_Sbxvx4,
      O => u_CORTEXM0DS_u_logic_Uup2z4_25965,
      SET => u_CORTEXM0DS_u_logic_hreset_n_inv,
      RST => GND
    );
  u_CORTEXM0DS_u_logic_Sbxvx47 : X_LUT6
    generic map(
      LOC => "SLICE_X3Y100",
      INIT => X"FFFFBBFBFFFFAAFA"
    )
    port map (
      ADR5 => u_CORTEXM0DS_u_logic_Sbxvx46_0,
      ADR1 => u_CORTEXM0DS_u_logic_Wolwx4_Dplwx4_AND_3043_o,
      ADR0 => u_CORTEXM0DS_u_logic_Sbxvx45_25961,
      ADR2 => u_CORTEXM0DS_u_logic_Jky2z4_25962,
      ADR3 => u_CORTEXM0DS_u_logic_J2yvx4_Q2yvx4_AND_958_o,
      ADR4 => u_CORTEXM0DS_u_logic_Sbxvx41_29116,
      O => u_CORTEXM0DS_u_logic_Sbxvx4
    );
  u_CORTEXM0DS_u_logic_Kn2wx4_Rn2wx4_AND_1336_o24_u_CORTEXM0DS_u_logic_Kn2wx4_Rn2wx4_AND_1336_o24_CMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => u_CORTEXM0DS_u_logic_Kn2wx4_Rn2wx4_AND_1336_o23_pack_11,
      O => u_CORTEXM0DS_u_logic_Kn2wx4_Rn2wx4_AND_1336_o23_29107
    );
  u_CORTEXM0DS_u_logic_Kn2wx4_Rn2wx4_AND_1336_o23 : X_MUX2
    generic map(
      LOC => "SLICE_X2Y109"
    )
    port map (
      IA => N1951,
      IB => N1952,
      O => u_CORTEXM0DS_u_logic_Kn2wx4_Rn2wx4_AND_1336_o23_pack_11,
      SEL => u_CORTEXM0DS_u_logic_Sgj2z4_25821
    );
  u_CORTEXM0DS_u_logic_Kn2wx4_Rn2wx4_AND_1336_o23_F : X_LUT6
    generic map(
      LOC => "SLICE_X2Y109",
      INIT => X"FFFFFFFF5F4F5F4F"
    )
    port map (
      ADR4 => '1',
      ADR0 => u_CORTEXM0DS_u_logic_Ark2z4_25827,
      ADR1 => u_CORTEXM0DS_u_logic_Emi2z4_25932,
      ADR3 => u_CORTEXM0DS_u_logic_O5t2z4_25820,
      ADR5 => u_CORTEXM0DS_u_logic_Aok2z4_25881,
      ADR2 => u_CORTEXM0DS_u_logic_Ffj2z4_25823,
      O => N1951
    );
  u_CORTEXM0DS_u_logic_Kn2wx4_Rn2wx4_AND_1336_o23_G : X_LUT6
    generic map(
      LOC => "SLICE_X2Y109",
      INIT => X"5555555555550555"
    )
    port map (
      ADR1 => '1',
      ADR0 => u_CORTEXM0DS_u_logic_Ark2z4_25827,
      ADR4 => u_CORTEXM0DS_u_logic_Emi2z4_25932,
      ADR3 => u_CORTEXM0DS_u_logic_Npk2z4_25818,
      ADR5 => u_CORTEXM0DS_u_logic_Nsk2z4_25994,
      ADR2 => u_CORTEXM0DS_u_logic_Aok2z4_25881,
      O => N1952
    );
  u_CORTEXM0DS_u_logic_Kn2wx4_Rn2wx4_AND_1336_o24 : X_LUT6
    generic map(
      LOC => "SLICE_X2Y109",
      INIT => X"00000000EFAFCC00"
    )
    port map (
      ADR5 => u_CORTEXM0DS_u_logic_Kzxvx4_Dbgvx4_AND_3862_o,
      ADR4 => u_CORTEXM0DS_u_logic_Kn2wx4_Rn2wx4_AND_1336_o23_29107,
      ADR0 => u_CORTEXM0DS_u_logic_Xp3wx4_0,
      ADR2 => u_CORTEXM0DS_u_logic_B73wx4,
      ADR3 => u_CORTEXM0DS_u_logic_Kn2wx4_Rn2wx4_AND_1336_o21_29106,
      ADR1 => u_CORTEXM0DS_u_logic_Ark2z4_25827,
      O => u_CORTEXM0DS_u_logic_Kn2wx4_Rn2wx4_AND_1336_o24_28684
    );
  u_CORTEXM0DS_u_logic_Kn2wx4_Rn2wx4_AND_1336_o21 : X_LUT6
    generic map(
      LOC => "SLICE_X2Y109",
      INIT => X"FFDFFFFFFFFF55FF"
    )
    port map (
      ADR4 => u_CORTEXM0DS_u_logic_Ffj2z4_25823,
      ADR3 => u_CORTEXM0DS_u_logic_Sgj2z4_25821,
      ADR1 => u_CORTEXM0DS_u_logic_Aok2z4_25881,
      ADR2 => u_CORTEXM0DS_u_logic_Emi2z4_25932,
      ADR5 => u_CORTEXM0DS_u_logic_Npk2z4_25818,
      ADR0 => u_CORTEXM0DS_u_logic_Fij2z4_25819,
      O => u_CORTEXM0DS_u_logic_Kn2wx4_Rn2wx4_AND_1336_o21_29106
    );
  u_CORTEXM0DS_u_logic_Ruhvx47_u_CORTEXM0DS_u_logic_Ruhvx47_BMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => u_CORTEXM0DS_u_logic_Ruhvx427_pack_3,
      O => u_CORTEXM0DS_u_logic_Ruhvx427
    );
  u_CORTEXM0DS_u_logic_Ruhvx47 : X_LUT6
    generic map(
      LOC => "SLICE_X3Y97",
      INIT => X"AA000000AA200000"
    )
    port map (
      ADR0 => u_CORTEXM0DS_u_logic_Px5wx4,
      ADR4 => u_CORTEXM0DS_u_logic_H9i2z4_25992,
      ADR5 => u_CORTEXM0DS_u_logic_Pty2z4_26040,
      ADR2 => u_CORTEXM0DS_u_logic_Ugewx4,
      ADR1 => u_CORTEXM0DS_u_logic_Bsy2z4_26463,
      ADR3 => u_CORTEXM0DS_u_logic_Ruhvx46_0,
      O => u_CORTEXM0DS_u_logic_Ruhvx47_29115
    );
  u_CORTEXM0DS_u_logic_Ruhvx410 : X_LUT6
    generic map(
      LOC => "SLICE_X3Y97",
      INIT => X"FFFFFFFFFFFFDFCF"
    )
    port map (
      ADR1 => u_CORTEXM0DS_u_logic_Ruhvx43_29114,
      ADR2 => u_CORTEXM0DS_u_logic_Unewx43,
      ADR3 => u_CORTEXM0DS_u_logic_Ruhvx49_26460,
      ADR0 => u_CORTEXM0DS_u_logic_A4t2z4_25978,
      ADR4 => u_CORTEXM0DS_u_logic_Ruhvx45_26461,
      ADR5 => u_CORTEXM0DS_u_logic_Ruhvx47_29115,
      O => u_CORTEXM0DS_u_logic_Ruhvx410_26458
    );
  u_CORTEXM0DS_u_logic_Bthvx4221 : X_LUT6
    generic map(
      LOC => "SLICE_X3Y97",
      INIT => X"0505CCCC0505CCCC"
    )
    port map (
      ADR3 => '1',
      ADR4 => u_CORTEXM0DS_u_logic_O5t2z4_25820,
      ADR2 => u_CORTEXM0DS_u_logic_Npk2z4_25818,
      ADR0 => u_CORTEXM0DS_u_logic_Sgj2z4_25821,
      ADR1 => u_CORTEXM0DS_u_logic_L8t2z4_25825,
      ADR5 => '1',
      O => u_CORTEXM0DS_u_logic_Bthvx422
    );
  u_CORTEXM0DS_u_logic_Ruhvx4271 : X_LUT5
    generic map(
      LOC => "SLICE_X3Y97",
      INIT => X"00000300"
    )
    port map (
      ADR3 => u_CORTEXM0DS_u_logic_Srgwx4,
      ADR4 => u_CORTEXM0DS_u_logic_O5t2z4_25820,
      ADR2 => u_CORTEXM0DS_u_logic_Npk2z4_25818,
      ADR0 => '1',
      ADR1 => u_CORTEXM0DS_u_logic_L8t2z4_25825,
      O => u_CORTEXM0DS_u_logic_Ruhvx427_pack_3
    );
  u_CORTEXM0DS_u_logic_Ruhvx43 : X_LUT6
    generic map(
      LOC => "SLICE_X3Y97",
      INIT => X"F3F3F3F3F3F3F3F7"
    )
    port map (
      ADR0 => u_CORTEXM0DS_u_logic_N4yvx4,
      ADR4 => u_CORTEXM0DS_u_logic_Sgj2z4_25821,
      ADR3 => u_CORTEXM0DS_u_logic_Fscwx4,
      ADR5 => u_CORTEXM0DS_u_logic_Jmrwx4_Epxvx4_OR_849_o,
      ADR1 => u_CORTEXM0DS_u_logic_Uv6wx4,
      ADR2 => u_CORTEXM0DS_u_logic_Ruhvx427,
      O => u_CORTEXM0DS_u_logic_Ruhvx43_29114
    );
  u_CORTEXM0DS_u_logic_Qllwx41 : X_LUT6
    generic map(
      LOC => "SLICE_X3Y101",
      INIT => X"0000101044001010"
    )
    port map (
      ADR0 => u_CORTEXM0DS_u_logic_Npk2z4_25818,
      ADR4 => u_CORTEXM0DS_u_logic_Ark2z4_25827,
      ADR1 => u_CORTEXM0DS_u_logic_Ffj2z4_25823,
      ADR2 => u_CORTEXM0DS_u_logic_L8t2z4_25825,
      ADR5 => u_CORTEXM0DS_u_logic_S87wx4,
      ADR3 => u_CORTEXM0DS_u_logic_O5t2z4_25820,
      O => u_CORTEXM0DS_u_logic_Qllwx41_29119
    );
  u_CORTEXM0DS_u_logic_Qllwx43 : X_LUT6
    generic map(
      LOC => "SLICE_X3Y101",
      INIT => X"FFFFFFFF000050DC"
    )
    port map (
      ADR4 => u_CORTEXM0DS_u_logic_Sznvx4,
      ADR1 => u_CORTEXM0DS_u_logic_Y6t2z4_25822,
      ADR3 => u_CORTEXM0DS_u_logic_M3ovx4_Us2wx4_OR_1265_o,
      ADR2 => u_CORTEXM0DS_u_logic_Fjewx4,
      ADR0 => u_CORTEXM0DS_u_logic_Hq1wx4,
      ADR5 => u_CORTEXM0DS_u_logic_Qllwx42_29118,
      O => u_CORTEXM0DS_u_logic_Qllwx43_26052
    );
  u_CORTEXM0DS_u_logic_Qllwx42 : X_LUT6
    generic map(
      LOC => "SLICE_X3Y101",
      INIT => X"FFFFFFFF33333B33"
    )
    port map (
      ADR5 => u_CORTEXM0DS_u_logic_Qllwx41_29119,
      ADR0 => u_CORTEXM0DS_u_logic_U2x2z4_26050,
      ADR3 => u_CORTEXM0DS_u_logic_Tki2z4_25989,
      ADR2 => u_CORTEXM0DS_u_logic_H9i2z4_25992,
      ADR4 => u_CORTEXM0DS_u_logic_Qem2z4_25991,
      ADR1 => u_CORTEXM0DS_u_logic_Q3xvx4_26051,
      O => u_CORTEXM0DS_u_logic_Qllwx42_29118
    );
  u_CORTEXM0DS_u_logic_H67wx4_O67wx4_AND_1705_o7_SW0 : X_LUT6
    generic map(
      LOC => "SLICE_X2Y106",
      INIT => X"ABABAAAA33333333"
    )
    port map (
      ADR3 => '1',
      ADR4 => u_CORTEXM0DS_u_logic_O5t2z4_1_27550,
      ADR2 => u_CORTEXM0DS_u_logic_Emi2z4_25932,
      ADR0 => u_CORTEXM0DS_u_logic_Nsk2z4_25994,
      ADR1 => u_CORTEXM0DS_u_logic_Aok2z4_25881,
      ADR5 => u_CORTEXM0DS_u_logic_Sgj2z4_25821,
      O => N1744
    );
  u_CORTEXM0DS_u_logic_H67wx4_O67wx4_AND_1705_o7_SW2 : X_LUT6
    generic map(
      LOC => "SLICE_X2Y106",
      INIT => X"000000000000FFFF"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => u_CORTEXM0DS_u_logic_Sgj2z4_25821,
      ADR5 => u_CORTEXM0DS_u_logic_Aok2z4_25881,
      O => N1746
    );
  u_CORTEXM0DS_u_logic_H67wx4_O67wx4_AND_1705_o8 : X_LUT6
    generic map(
      LOC => "SLICE_X2Y106",
      INIT => X"BB33B83000000000"
    )
    port map (
      ADR5 => u_CORTEXM0DS_u_logic_Pdi2z4_26208,
      ADR1 => u_CORTEXM0DS_u_logic_Ffj2z4_25823,
      ADR0 => u_CORTEXM0DS_u_logic_H67wx4_O67wx4_AND_1705_o2_28736,
      ADR2 => u_CORTEXM0DS_u_logic_H67wx4_O67wx4_AND_1705_o5,
      ADR4 => u_CORTEXM0DS_u_logic_H67wx4_O67wx4_AND_1705_o3,
      ADR3 => u_CORTEXM0DS_u_logic_H67wx4_O67wx4_AND_1705_o8_29100,
      O => u_CORTEXM0DS_u_logic_H67wx4_O67wx4_AND_1705_o
    );
  u_CORTEXM0DS_u_logic_H67wx4_O67wx4_AND_1705_o7 : X_LUT6
    generic map(
      LOC => "SLICE_X2Y106",
      INIT => X"22FCEEFC22302230"
    )
    port map (
      ADR3 => u_CORTEXM0DS_u_logic_Npk2z4_25818,
      ADR1 => u_CORTEXM0DS_u_logic_Fij2z4_25819,
      ADR0 => N1746,
      ADR2 => N1744,
      ADR4 => u_CORTEXM0DS_u_logic_Ffqvx4,
      ADR5 => N1745,
      O => u_CORTEXM0DS_u_logic_H67wx4_O67wx4_AND_1705_o8_29100
    );
  u_CORTEXM0DS_u_logic_Sbxvx45 : X_LUT6
    generic map(
      LOC => "SLICE_X3Y94",
      INIT => X"FFFFCCFCFFFFEEEE"
    )
    port map (
      ADR1 => u_CORTEXM0DS_u_logic_Sbxvx42_29108,
      ADR0 => u_CORTEXM0DS_u_logic_L8t2z4_25825,
      ADR5 => u_CORTEXM0DS_u_logic_O5t2z4_25820,
      ADR3 => u_CORTEXM0DS_u_logic_Ffj2z4_25823,
      ADR2 => u_CORTEXM0DS_u_logic_Nsk2z4_25994,
      ADR4 => u_CORTEXM0DS_u_logic_Sbxvx44_29109,
      O => u_CORTEXM0DS_u_logic_Sbxvx45_25961
    );
  u_CORTEXM0DS_u_logic_Sbxvx44 : X_LUT6
    generic map(
      LOC => "SLICE_X3Y94",
      INIT => X"4401000054110000"
    )
    port map (
      ADR4 => u_CORTEXM0DS_u_logic_Tki2z4_25989,
      ADR0 => N1917_0,
      ADR1 => u_CORTEXM0DS_u_logic_Qem2z4_25991,
      ADR3 => u_CORTEXM0DS_u_logic_H9i2z4_25992,
      ADR2 => u_CORTEXM0DS_u_logic_Hyy2z4_25993,
      ADR5 => u_CORTEXM0DS_u_logic_Swy2z4_25980,
      O => u_CORTEXM0DS_u_logic_Sbxvx44_29109
    );
  u_CORTEXM0DS_u_logic_Sbxvx42 : X_LUT6
    generic map(
      LOC => "SLICE_X3Y94",
      INIT => X"FCFEF0FACCEE00AA"
    )
    port map (
      ADR2 => u_CORTEXM0DS_u_logic_Viy2z4_26924,
      ADR5 => u_CORTEXM0DS_u_logic_Zpqvx4,
      ADR0 => u_CORTEXM0DS_u_logic_Gtp2z4_26942,
      ADR3 => u_CORTEXM0DS_u_logic_Wyxvx4_Aopvx4_OR_177_o,
      ADR4 => u_CORTEXM0DS_u_logic_Bsy2z4_26463,
      ADR1 => u_CORTEXM0DS_u_logic_Dsqvx4,
      O => u_CORTEXM0DS_u_logic_Sbxvx42_29108
    );
  u_CORTEXM0DS_u_logic_Zpqvx41 : X_LUT6
    generic map(
      LOC => "SLICE_X3Y94",
      INIT => X"3301010100000000"
    )
    port map (
      ADR5 => u_CORTEXM0DS_u_logic_H9i2z4_25992,
      ADR1 => u_CORTEXM0DS_u_logic_L8t2z4_25825,
      ADR3 => u_CORTEXM0DS_u_logic_Xhxvx4,
      ADR4 => u_CORTEXM0DS_u_logic_Hyy2z4_25993,
      ADR0 => u_CORTEXM0DS_u_logic_Lcpvx4_Izwvx4_OR_905_o,
      ADR2 => u_CORTEXM0DS_u_logic_Swy2z4_25980,
      O => u_CORTEXM0DS_u_logic_Zpqvx4
    );
  u_CORTEXM0DS_u_logic_Yuhvx49 : X_LUT6
    generic map(
      LOC => "SLICE_X4Y93",
      INIT => X"000000AA303030BA"
    )
    port map (
      ADR1 => u_CORTEXM0DS_u_logic_Npk2z4_25818,
      ADR2 => u_CORTEXM0DS_u_logic_Nsk2z4_25994,
      ADR5 => N1877_0,
      ADR3 => u_CORTEXM0DS_u_logic_Swy2z4_25980,
      ADR0 => u_CORTEXM0DS_u_logic_U2x2z4_26050,
      ADR4 => u_CORTEXM0DS_u_logic_Zjwvx4,
      O => u_CORTEXM0DS_u_logic_Yuhvx49_29130
    );
  u_CORTEXM0DS_u_logic_Yuhvx415 : X_LUT6
    generic map(
      LOC => "SLICE_X4Y93",
      INIT => X"FFFFFFFF0E0A0A0A"
    )
    port map (
      ADR2 => u_CORTEXM0DS_u_logic_H9i2z4_25992,
      ADR4 => u_CORTEXM0DS_u_logic_Yuhvx410_26903,
      ADR3 => u_CORTEXM0DS_u_logic_U2x2z4_26050,
      ADR1 => u_CORTEXM0DS_u_logic_Tki2z4_25989,
      ADR0 => N1805,
      ADR5 => u_CORTEXM0DS_u_logic_Yuhvx49_29130,
      O => u_CORTEXM0DS_u_logic_Yuhvx415_26902
    );
  u_CORTEXM0DS_u_logic_Yuhvx413 : X_LUT6
    generic map(
      LOC => "SLICE_X4Y93",
      INIT => X"8888888F0000000F"
    )
    port map (
      ADR2 => u_CORTEXM0DS_u_logic_Qdj2z4_26041,
      ADR4 => u_CORTEXM0DS_u_logic_U2x2z4_26050,
      ADR3 => u_CORTEXM0DS_u_logic_Hyy2z4_25993,
      ADR0 => u_CORTEXM0DS_u_logic_Qxgwx4,
      ADR5 => u_CORTEXM0DS_u_logic_Hyewx4,
      ADR1 => u_CORTEXM0DS_u_logic_Yuhvx412_0,
      O => u_CORTEXM0DS_u_logic_Yuhvx413_29129
    );
  u_CORTEXM0DS_u_logic_Yuhvx415_SW0 : X_LUT6
    generic map(
      LOC => "SLICE_X4Y93",
      INIT => X"C000E22200000000"
    )
    port map (
      ADR5 => u_CORTEXM0DS_u_logic_Tki2z4_25989,
      ADR1 => u_CORTEXM0DS_u_logic_Qem2z4_25991,
      ADR2 => u_CORTEXM0DS_u_logic_Yuhvx413_29129,
      ADR3 => u_CORTEXM0DS_u_logic_Swy2z4_25980,
      ADR0 => u_CORTEXM0DS_u_logic_U2x2z4_26050,
      ADR4 => u_CORTEXM0DS_u_logic_Hyy2z4_25993,
      O => N1805
    );
  N1871_N1871_CMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => u_CORTEXM0DS_u_logic_J16wx4_pack_6,
      O => u_CORTEXM0DS_u_logic_J16wx4
    );
  u_CORTEXM0DS_u_logic_Xxhvx48_SW0 : X_LUT6
    generic map(
      LOC => "SLICE_X4Y91",
      INIT => X"FDFDF5FDFDFDFDFD"
    )
    port map (
      ADR1 => u_CORTEXM0DS_u_logic_Dvy2z4_25831,
      ADR4 => u_CORTEXM0DS_u_logic_N3svx4_R89vx4_OR_1302_o,
      ADR5 => u_CORTEXM0DS_u_logic_Pty2z4_26040,
      ADR3 => u_CORTEXM0DS_u_logic_Lny2z4_26505,
      ADR2 => u_CORTEXM0DS_u_logic_Swy2z4_25980,
      ADR0 => u_CORTEXM0DS_u_logic_Ohwvx4,
      O => N1871
    );
  u_CORTEXM0DS_u_logic_N3svx4_R89vx4_OR_1302_o1 : X_LUT6
    generic map(
      LOC => "SLICE_X4Y91",
      INIT => X"FFFF3333FFFF3333"
    )
    port map (
      ADR0 => '1',
      ADR3 => '1',
      ADR2 => '1',
      ADR1 => u_CORTEXM0DS_u_logic_Zoy2z4_25958,
      ADR4 => u_CORTEXM0DS_u_logic_Nqy2z4_26174,
      ADR5 => '1',
      O => u_CORTEXM0DS_u_logic_N3svx4_R89vx4_OR_1302_o
    );
  u_CORTEXM0DS_u_logic_J16wx41 : X_LUT5
    generic map(
      LOC => "SLICE_X4Y91",
      INIT => X"CCCCFFFF"
    )
    port map (
      ADR0 => '1',
      ADR3 => '1',
      ADR2 => '1',
      ADR1 => u_CORTEXM0DS_u_logic_Zoy2z4_25958,
      ADR4 => u_CORTEXM0DS_u_logic_Nqy2z4_26174,
      O => u_CORTEXM0DS_u_logic_J16wx4_pack_6
    );
  u_CORTEXM0DS_u_logic_Lyhvx43 : X_LUT6
    generic map(
      LOC => "SLICE_X4Y91",
      INIT => X"4400000004000000"
    )
    port map (
      ADR4 => u_CORTEXM0DS_u_logic_Ohwvx4,
      ADR1 => u_CORTEXM0DS_u_logic_Hyy2z4_25993,
      ADR3 => u_CORTEXM0DS_u_logic_Gh6wx4,
      ADR0 => u_CORTEXM0DS_u_logic_Lqwvx4_Y99vx4_OR_834_o_0,
      ADR5 => u_CORTEXM0DS_u_logic_J16wx4,
      ADR2 => u_CORTEXM0DS_u_logic_Swy2z4_25980,
      O => u_CORTEXM0DS_u_logic_Lyhvx43_26096
    );
  u_CORTEXM0DS_u_logic_Bkxvx44 : X_LUT6
    generic map(
      LOC => "SLICE_X4Y91",
      INIT => X"000000000000080C"
    )
    port map (
      ADR4 => u_CORTEXM0DS_u_logic_H9i2z4_25992,
      ADR2 => u_CORTEXM0DS_u_logic_Dvy2z4_25831,
      ADR1 => u_CORTEXM0DS_u_logic_Pty2z4_26040,
      ADR5 => u_CORTEXM0DS_u_logic_L5wvx4_0,
      ADR0 => u_CORTEXM0DS_u_logic_N3svx4_R89vx4_OR_1302_o,
      ADR3 => u_CORTEXM0DS_u_logic_Bsy2z4_26463,
      O => u_CORTEXM0DS_u_logic_Bkxvx44_27789
    );
  u_CORTEXM0DS_u_logic_H0kwx4_u_CORTEXM0DS_u_logic_H0kwx4_CMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => u_CORTEXM0DS_u_logic_Dfwvx4_Kfwvx4_AND_836_o_pack_9,
      O => u_CORTEXM0DS_u_logic_Dfwvx4_Kfwvx4_AND_836_o
    );
  u_CORTEXM0DS_u_logic_H0kwx4_u_CORTEXM0DS_u_logic_H0kwx4_BMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => N1917,
      O => N1917_0
    );
  u_CORTEXM0DS_u_logic_Dfwvx4_Kfwvx4_AND_836_o3 : X_MUX2
    generic map(
      LOC => "SLICE_X4Y94"
    )
    port map (
      IA => N1959,
      IB => N1960,
      O => u_CORTEXM0DS_u_logic_Dfwvx4_Kfwvx4_AND_836_o_pack_9,
      SEL => u_CORTEXM0DS_u_logic_H9i2z4_25992
    );
  u_CORTEXM0DS_u_logic_Dfwvx4_Kfwvx4_AND_836_o3_F : X_LUT6
    generic map(
      LOC => "SLICE_X4Y94",
      INIT => X"FFC4FFFFFF88FFFF"
    )
    port map (
      ADR1 => u_CORTEXM0DS_u_logic_H0kwx4,
      ADR5 => u_CORTEXM0DS_u_logic_Hyy2z4_25993,
      ADR2 => u_CORTEXM0DS_u_logic_Ajfwx42411,
      ADR0 => u_CORTEXM0DS_u_logic_Qem2z4_25991,
      ADR4 => u_CORTEXM0DS_u_logic_Tki2z4_25989,
      ADR3 => u_CORTEXM0DS_u_logic_L8t2z4_25825,
      O => N1959
    );
  u_CORTEXM0DS_u_logic_Dfwvx4_Kfwvx4_AND_836_o3_G : X_LUT6
    generic map(
      LOC => "SLICE_X4Y94",
      INIT => X"FFAAFFAAABAAFFAA"
    )
    port map (
      ADR3 => u_CORTEXM0DS_u_logic_Zjwvx4_Lcpvx4_OR_880_o,
      ADR5 => u_CORTEXM0DS_u_logic_H0kwx4,
      ADR1 => u_CORTEXM0DS_u_logic_Qem2z4_25991,
      ADR2 => u_CORTEXM0DS_u_logic_Hyy2z4_25993,
      ADR4 => u_CORTEXM0DS_u_logic_Tki2z4_25989,
      ADR0 => u_CORTEXM0DS_u_logic_L8t2z4_25825,
      O => N1960
    );
  u_CORTEXM0DS_u_logic_H0kwx41 : X_LUT6
    generic map(
      LOC => "SLICE_X4Y94",
      INIT => X"FFF0FFF0FFF0FFF0"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR4 => '1',
      ADR3 => u_CORTEXM0DS_u_logic_Qdj2z4_26041,
      ADR2 => u_CORTEXM0DS_u_logic_U2x2z4_26050,
      ADR5 => '1',
      O => u_CORTEXM0DS_u_logic_H0kwx4
    );
  u_CORTEXM0DS_u_logic_Sbxvx44_SW0 : X_LUT5
    generic map(
      LOC => "SLICE_X4Y94",
      INIT => X"FCFCFFFF"
    )
    port map (
      ADR0 => '1',
      ADR1 => u_CORTEXM0DS_u_logic_L8t2z4_25825,
      ADR4 => u_CORTEXM0DS_u_logic_Pty2z4_26040,
      ADR3 => '1',
      ADR2 => u_CORTEXM0DS_u_logic_U2x2z4_26050,
      O => N1917
    );
  u_CORTEXM0DS_u_logic_P3mvx4_SW0 : X_LUT6
    generic map(
      LOC => "SLICE_X4Y94",
      INIT => X"F777F333F555F000"
    )
    port map (
      ADR2 => u_CORTEXM0DS_u_logic_Bsy2z4_26463,
      ADR3 => u_CORTEXM0DS_u_logic_Ltswx4_Qsewx4_AND_3836_o,
      ADR1 => u_CORTEXM0DS_u_logic_Dfwvx4_Kfwvx4_AND_836_o,
      ADR5 => u_CORTEXM0DS_u_logic_Rxl2z4_27680,
      ADR0 => u_CORTEXM0DS_u_logic_Jiwvx4_Qiwvx4_AND_843_o_27746,
      ADR4 => u_CORTEXM0DS_u_logic_Pty2z4_26040,
      O => N100
    );
  u_CORTEXM0DS_u_logic_Vwhvx420_u_CORTEXM0DS_u_logic_Vwhvx420_BMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => u_CORTEXM0DS_u_logic_P9fwx4_pack_6,
      O => u_CORTEXM0DS_u_logic_P9fwx4
    );
  u_CORTEXM0DS_u_logic_Vwhvx420 : X_LUT6
    generic map(
      LOC => "SLICE_X4Y95",
      INIT => X"FFFFFFEFFFFFFFAF"
    )
    port map (
      ADR3 => u_CORTEXM0DS_u_logic_Vwhvx417_28174,
      ADR0 => u_CORTEXM0DS_u_logic_Vwhvx419_28899,
      ADR5 => u_CORTEXM0DS_u_logic_Vwhvx416_28900,
      ADR1 => u_CORTEXM0DS_u_logic_P9fwx4,
      ADR2 => u_CORTEXM0DS_u_logic_Dziwx4_Lcpvx4_OR_832_o,
      ADR4 => u_CORTEXM0DS_u_logic_Vwhvx415_29131,
      O => u_CORTEXM0DS_u_logic_Vwhvx420_28898
    );
  u_CORTEXM0DS_u_logic_Vwhvx415 : X_LUT6
    generic map(
      LOC => "SLICE_X4Y95",
      INIT => X"0000005500100055"
    )
    port map (
      ADR0 => u_CORTEXM0DS_u_logic_Tki2z4_25989,
      ADR3 => u_CORTEXM0DS_u_logic_O5t2z4_25820,
      ADR5 => u_CORTEXM0DS_u_logic_Nsk2z4_25994,
      ADR2 => u_CORTEXM0DS_u_logic_Ffj2z4_25823,
      ADR1 => u_CORTEXM0DS_u_logic_Fjewx4,
      ADR4 => u_CORTEXM0DS_u_logic_Emi2z4_25932,
      O => u_CORTEXM0DS_u_logic_Vwhvx415_29131
    );
  u_CORTEXM0DS_u_logic_A8yvx41 : X_LUT6
    generic map(
      LOC => "SLICE_X4Y95",
      INIT => X"FF77FF77FF77FF77"
    )
    port map (
      ADR4 => '1',
      ADR2 => '1',
      ADR3 => u_CORTEXM0DS_u_logic_Ark2z4_25827,
      ADR1 => u_CORTEXM0DS_u_logic_Ffj2z4_25823,
      ADR0 => u_CORTEXM0DS_u_logic_O5t2z4_25820,
      ADR5 => '1',
      O => u_CORTEXM0DS_u_logic_A8yvx4
    );
  u_CORTEXM0DS_u_logic_P9fwx41 : X_LUT5
    generic map(
      LOC => "SLICE_X4Y95",
      INIT => X"000A000A"
    )
    port map (
      ADR4 => '1',
      ADR2 => u_CORTEXM0DS_u_logic_Fjewx4,
      ADR3 => u_CORTEXM0DS_u_logic_Ark2z4_25827,
      ADR1 => '1',
      ADR0 => u_CORTEXM0DS_u_logic_O5t2z4_25820,
      O => u_CORTEXM0DS_u_logic_P9fwx4_pack_6
    );
  u_CORTEXM0DS_u_logic_K6yvx46 : X_LUT6
    generic map(
      LOC => "SLICE_X4Y95",
      INIT => X"CCFFCCFFCECECCCC"
    )
    port map (
      ADR1 => N1895,
      ADR5 => u_CORTEXM0DS_u_logic_Fij2z4_25819,
      ADR4 => u_CORTEXM0DS_u_logic_O5t2z4_25820,
      ADR2 => u_CORTEXM0DS_u_logic_Nsk2z4_25994,
      ADR0 => u_CORTEXM0DS_u_logic_Npk2z4_25818,
      ADR3 => u_CORTEXM0DS_u_logic_A8yvx4,
      O => u_CORTEXM0DS_u_logic_K6yvx46_27956
    );
  u_CORTEXM0DS_u_logic_Dghvx4_SW0 : X_LUT6
    generic map(
      LOC => "SLICE_X3Y102",
      INIT => X"F0F0FFFFF050FF55"
    )
    port map (
      ADR1 => '1',
      ADR2 => u_CORTEXM0DS_u_logic_P7wvx4_Zfswx4_AND_3788_o,
      ADR4 => u_CORTEXM0DS_u_logic_Lny2z4_26505,
      ADR5 => u_CORTEXM0DS_u_logic_X0lwx4_Cwawx4_AND_6830_o,
      ADR3 => u_CORTEXM0DS_u_logic_Hzrwx4_Dplwx4_AND_3727_o_27519,
      ADR0 => u_CORTEXM0DS_u_logic_W7z2z4_27966,
      O => N172
    );
  u_CORTEXM0DS_u_logic_W7z2z4 : X_FF
    generic map(
      LOC => "SLICE_X3Y102",
      INIT => '1'
    )
    port map (
      CE => VCC,
      CLK => NlwBufferSignal_u_CORTEXM0DS_u_logic_W7z2z4_CLK,
      I => u_CORTEXM0DS_u_logic_Dghvx4_2500,
      O => u_CORTEXM0DS_u_logic_W7z2z4_27966,
      SET => u_CORTEXM0DS_u_logic_hreset_n_inv,
      RST => GND
    );
  u_CORTEXM0DS_u_logic_Dghvx4 : X_LUT6
    generic map(
      LOC => "SLICE_X3Y102",
      INIT => X"D580FFAAF5A0FFAA"
    )
    port map (
      ADR0 => u_CORTEXM0DS_u_logic_Qllwx4,
      ADR2 => u_CORTEXM0DS_u_logic_Zoy2z4_25958,
      ADR5 => u_CORTEXM0DS_u_logic_Ceswx4_Jeswx4_AND_3777_o,
      ADR3 => u_CORTEXM0DS_u_logic_W7z2z4_27966,
      ADR1 => u_CORTEXM0DS_u_logic_Ohwvx4,
      ADR4 => N172,
      O => u_CORTEXM0DS_u_logic_Dghvx4_2500
    );
  u_CORTEXM0DS_u_logic_H67wx4_O67wx4_AND_1705_o7_SW1 : X_LUT6
    generic map(
      LOC => "SLICE_X3Y106",
      INIT => X"BABA333398981111"
    )
    port map (
      ADR3 => '1',
      ADR1 => u_CORTEXM0DS_u_logic_Aok2z4_25881,
      ADR4 => u_CORTEXM0DS_u_logic_Sgj2z4_25821,
      ADR0 => u_CORTEXM0DS_u_logic_Nsk2z4_25994,
      ADR5 => u_CORTEXM0DS_u_logic_Tki2z4_25989,
      ADR2 => u_CORTEXM0DS_u_logic_O5t2z4_25820,
      O => N1745
    );
  u_CORTEXM0DS_u_logic_B1ovx4_Vdgvx4_OR_1295_o_u_CORTEXM0DS_u_logic_B1ovx4_Vdgvx4_OR_1295_o_CMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => N644,
      O => N644_0
    );
  u_CORTEXM0DS_u_logic_B1ovx4_Vdgvx4_OR_1295_o1 : X_LUT6
    generic map(
      LOC => "SLICE_X3Y108",
      INIT => X"FFFFFFFF00FF00FF"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR4 => '1',
      ADR3 => u_CORTEXM0DS_u_logic_Aok2z4_25881,
      ADR5 => u_CORTEXM0DS_u_logic_Nsk2z4_25994,
      O => u_CORTEXM0DS_u_logic_B1ovx4_Vdgvx4_OR_1295_o
    );
  u_CORTEXM0DS_u_logic_Bdqvx41 : X_LUT6
    generic map(
      LOC => "SLICE_X3Y108",
      INIT => X"F5F5F5F5F5F5F5F5"
    )
    port map (
      ADR4 => '1',
      ADR1 => '1',
      ADR3 => '1',
      ADR2 => u_CORTEXM0DS_u_logic_A4t2z4_25978,
      ADR0 => u_CORTEXM0DS_u_logic_Tki2z4_25989,
      ADR5 => '1',
      O => u_CORTEXM0DS_u_logic_Bdqvx4
    );
  u_CORTEXM0DS_u_logic_Eyhvx419_SW1 : X_LUT5
    generic map(
      LOC => "SLICE_X3Y108",
      INIT => X"F5F7F5FF"
    )
    port map (
      ADR3 => u_CORTEXM0DS_u_logic_Eyhvx415_28565,
      ADR4 => u_CORTEXM0DS_u_logic_U2x2z4_26050,
      ADR1 => u_CORTEXM0DS_u_logic_Eyhvx418_28566,
      ADR2 => u_CORTEXM0DS_u_logic_A4t2z4_25978,
      ADR0 => u_CORTEXM0DS_u_logic_Tki2z4_25989,
      O => N644
    );
  u_CORTEXM0DS_u_logic_D9c2z4_K9c2z4_AND_6705_o5 : X_LUT6
    generic map(
      LOC => "SLICE_X3Y108",
      INIT => X"F040F000F000F000"
    )
    port map (
      ADR2 => u_CORTEXM0DS_u_logic_Ark2z4_25827,
      ADR0 => u_CORTEXM0DS_u_logic_Emi2z4_25932,
      ADR4 => u_CORTEXM0DS_u_logic_Npk2z4_25818,
      ADR5 => u_CORTEXM0DS_u_logic_Sgj2z4_25821,
      ADR1 => u_CORTEXM0DS_u_logic_B1ovx4_Vdgvx4_OR_1295_o,
      ADR3 => u_CORTEXM0DS_u_logic_Bdqvx4,
      O => u_CORTEXM0DS_u_logic_D9c2z4_K9c2z4_AND_6705_o5_28734
    );
  u_CORTEXM0DS_u_logic_Eyhvx418 : X_LUT6
    generic map(
      LOC => "SLICE_X3Y108",
      INIT => X"0707030307070307"
    )
    port map (
      ADR2 => u_CORTEXM0DS_u_logic_H9i2z4_25992,
      ADR0 => u_CORTEXM0DS_u_logic_Pty2z4_26040,
      ADR3 => u_CORTEXM0DS_u_logic_Swy2z4_25980,
      ADR5 => u_CORTEXM0DS_u_logic_Bsy2z4_26463,
      ADR4 => u_CORTEXM0DS_u_logic_Dvy2z4_25831,
      ADR1 => N1865_0,
      O => u_CORTEXM0DS_u_logic_Eyhvx418_28566
    );
  u_CORTEXM0DS_u_logic_Ohwvx4_u_CORTEXM0DS_u_logic_Ohwvx4_CMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => u_CORTEXM0DS_u_logic_K6yvx42_2675,
      O => u_CORTEXM0DS_u_logic_K6yvx42_0
    );
  u_CORTEXM0DS_u_logic_Ohwvx4_u_CORTEXM0DS_u_logic_Ohwvx4_BMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => u_CORTEXM0DS_u_logic_Ltswx4_Qsewx4_AND_3836_o_pack_6,
      O => u_CORTEXM0DS_u_logic_Ltswx4_Qsewx4_AND_3836_o
    );
  u_CORTEXM0DS_u_logic_K6yvx42 : X_MUX2
    generic map(
      LOC => "SLICE_X4Y92"
    )
    port map (
      IA => N1963,
      IB => N1964,
      O => u_CORTEXM0DS_u_logic_K6yvx42_2675,
      SEL => u_CORTEXM0DS_u_logic_Lny2z4_26505
    );
  u_CORTEXM0DS_u_logic_K6yvx42_F : X_LUT6
    generic map(
      LOC => "SLICE_X4Y92",
      INIT => X"0000000004000000"
    )
    port map (
      ADR3 => u_CORTEXM0DS_u_logic_Hyy2z4_25993,
      ADR4 => u_CORTEXM0DS_u_logic_Bsy2z4_26463,
      ADR2 => u_CORTEXM0DS_u_logic_Swy2z4_25980,
      ADR1 => u_CORTEXM0DS_u_logic_Ltswx4_Qsewx4_AND_3836_o,
      ADR5 => u_CORTEXM0DS_u_logic_J16wx4,
      ADR0 => u_CORTEXM0DS_u_logic_Lqwvx4,
      O => N1963
    );
  u_CORTEXM0DS_u_logic_K6yvx42_G : X_LUT6
    generic map(
      LOC => "SLICE_X4Y92",
      INIT => X"0000000000000100"
    )
    port map (
      ADR5 => u_CORTEXM0DS_u_logic_Swy2z4_25980,
      ADR2 => u_CORTEXM0DS_u_logic_N3svx4_R89vx4_OR_1302_o,
      ADR1 => u_CORTEXM0DS_u_logic_Bsy2z4_26463,
      ADR3 => u_CORTEXM0DS_u_logic_Ohwvx4,
      ADR4 => u_CORTEXM0DS_u_logic_Abgwx4,
      ADR0 => u_CORTEXM0DS_u_logic_Epxvx4,
      O => N1964
    );
  u_CORTEXM0DS_u_logic_Ohwvx41 : X_LUT6
    generic map(
      LOC => "SLICE_X4Y92",
      INIT => X"1100000011000000"
    )
    port map (
      ADR2 => '1',
      ADR3 => u_CORTEXM0DS_u_logic_Tki2z4_25989,
      ADR1 => u_CORTEXM0DS_u_logic_H9i2z4_25992,
      ADR4 => u_CORTEXM0DS_u_logic_Qem2z4_25991,
      ADR0 => u_CORTEXM0DS_u_logic_L8t2z4_25825,
      ADR5 => '1',
      O => u_CORTEXM0DS_u_logic_Ohwvx4
    );
  u_CORTEXM0DS_u_logic_Ltswx4_Qsewx4_AND_3836_o1 : X_LUT5
    generic map(
      LOC => "SLICE_X4Y92",
      INIT => X"40000000"
    )
    port map (
      ADR2 => u_CORTEXM0DS_u_logic_U2x2z4_26050,
      ADR3 => u_CORTEXM0DS_u_logic_Tki2z4_25989,
      ADR1 => u_CORTEXM0DS_u_logic_H9i2z4_25992,
      ADR4 => u_CORTEXM0DS_u_logic_Qem2z4_25991,
      ADR0 => u_CORTEXM0DS_u_logic_L8t2z4_25825,
      O => u_CORTEXM0DS_u_logic_Ltswx4_Qsewx4_AND_3836_o_pack_6
    );
  u_CORTEXM0DS_u_logic_Vnxvx4_Coxvx4_AND_925_o1 : X_LUT6
    generic map(
      LOC => "SLICE_X4Y92",
      INIT => X"0FBFBFBFBFBFBFBF"
    )
    port map (
      ADR2 => u_CORTEXM0DS_u_logic_U2x2z4_26050,
      ADR0 => u_CORTEXM0DS_u_logic_Iufwx4_Qfsvx4_OR_600_o,
      ADR1 => u_CORTEXM0DS_u_logic_Ukpvx4,
      ADR5 => u_CORTEXM0DS_u_logic_Dvy2z4_25831,
      ADR3 => u_CORTEXM0DS_u_logic_Hyy2z4_25993,
      ADR4 => u_CORTEXM0DS_u_logic_Ohwvx4,
      O => u_CORTEXM0DS_u_logic_Vnxvx4_Coxvx4_AND_925_o
    );
  u_CORTEXM0DS_u_logic_Fscwx4_u_CORTEXM0DS_u_logic_Fscwx4_CMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => N1899_pack_5,
      O => N1899
    );
  u_CORTEXM0DS_u_logic_Fscwx41 : X_LUT6
    generic map(
      LOC => "SLICE_X3Y103",
      INIT => X"F0FFF0FFF0FFF0FF"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR4 => '1',
      ADR3 => u_CORTEXM0DS_u_logic_Ffj2z4_25823,
      ADR2 => u_CORTEXM0DS_u_logic_Aok2z4_25881,
      ADR5 => '1',
      O => u_CORTEXM0DS_u_logic_Fscwx4
    );
  u_CORTEXM0DS_u_logic_Fvhvx416_SW0 : X_LUT5
    generic map(
      LOC => "SLICE_X3Y103",
      INIT => X"DCDFFCFF"
    )
    port map (
      ADR4 => u_CORTEXM0DS_u_logic_Npk2z4_25818,
      ADR0 => u_CORTEXM0DS_u_logic_Emi2z4_25932,
      ADR1 => u_CORTEXM0DS_u_logic_Ark2z4_25827,
      ADR3 => u_CORTEXM0DS_u_logic_Ffj2z4_25823,
      ADR2 => u_CORTEXM0DS_u_logic_Aok2z4_25881,
      O => N1899_pack_5
    );
  u_CORTEXM0DS_u_logic_Ushvx43 : X_LUT6
    generic map(
      LOC => "SLICE_X3Y103",
      INIT => X"0F0F0F2F00000022"
    )
    port map (
      ADR1 => u_CORTEXM0DS_u_logic_Sgj2z4_25821,
      ADR4 => u_CORTEXM0DS_u_logic_O5t2z4_25820,
      ADR0 => u_CORTEXM0DS_u_logic_Nsk2z4_25994,
      ADR3 => u_CORTEXM0DS_u_logic_Fscwx4,
      ADR5 => u_CORTEXM0DS_u_logic_Tki2z4_25989,
      ADR2 => u_CORTEXM0DS_u_logic_A4t2z4_25978,
      O => u_CORTEXM0DS_u_logic_Ushvx43_26631
    );
  u_CORTEXM0DS_u_logic_Fvhvx416 : X_LUT6
    generic map(
      LOC => "SLICE_X3Y103",
      INIT => X"0000000044444F44"
    )
    port map (
      ADR5 => u_CORTEXM0DS_u_logic_Tki2z4_25989,
      ADR4 => u_CORTEXM0DS_u_logic_Sgj2z4_25821,
      ADR3 => u_CORTEXM0DS_u_logic_Nsk2z4_25994,
      ADR2 => u_CORTEXM0DS_u_logic_O5t2z4_25820,
      ADR1 => u_CORTEXM0DS_u_logic_Fij2z4_25819,
      ADR0 => N1899,
      O => u_CORTEXM0DS_u_logic_Fvhvx416_28227
    );
  u_CORTEXM0DS_u_logic_Bkxvx48 : X_LUT6
    generic map(
      LOC => "SLICE_X4Y90",
      INIT => X"CCCECCCFCCCCCCCC"
    )
    port map (
      ADR3 => u_CORTEXM0DS_u_logic_Swy2z4_25980,
      ADR2 => u_CORTEXM0DS_u_logic_Pty2z4_26040,
      ADR5 => u_CORTEXM0DS_u_logic_U2x2z4_26050,
      ADR0 => u_CORTEXM0DS_u_logic_Qem2z4_25991,
      ADR4 => u_CORTEXM0DS_u_logic_Tki2z4_25989,
      ADR1 => u_CORTEXM0DS_u_logic_Qdj2z4_26041,
      O => u_CORTEXM0DS_u_logic_Bkxvx48_29126
    );
  u_CORTEXM0DS_u_logic_Bkxvx47 : X_LUT6
    generic map(
      LOC => "SLICE_X4Y90",
      INIT => X"AF00FF00A200FF00"
    )
    port map (
      ADR3 => u_CORTEXM0DS_u_logic_Qdj2z4_26041,
      ADR0 => u_CORTEXM0DS_u_logic_Swy2z4_25980,
      ADR2 => u_CORTEXM0DS_u_logic_H9i2z4_25992,
      ADR1 => u_CORTEXM0DS_u_logic_Dvy2z4_25831,
      ADR5 => u_CORTEXM0DS_u_logic_Pty2z4_26040,
      ADR4 => u_CORTEXM0DS_u_logic_U2x2z4_26050,
      O => u_CORTEXM0DS_u_logic_Bkxvx47_29125
    );
  u_CORTEXM0DS_u_logic_Bkxvx46 : X_LUT6
    generic map(
      LOC => "SLICE_X4Y90",
      INIT => X"0000F2F30000F2F2"
    )
    port map (
      ADR4 => u_CORTEXM0DS_u_logic_Qem2z4_25991,
      ADR1 => u_CORTEXM0DS_u_logic_Swy2z4_25980,
      ADR5 => u_CORTEXM0DS_u_logic_Bkxvx45_28160,
      ADR3 => u_CORTEXM0DS_u_logic_U2x2z4_26050,
      ADR0 => u_CORTEXM0DS_u_logic_Bkxvx44_27789,
      ADR2 => u_CORTEXM0DS_u_logic_Bkxvx43_29033,
      O => u_CORTEXM0DS_u_logic_Bkxvx46_29127
    );
  u_CORTEXM0DS_u_logic_Bkxvx49 : X_LUT6
    generic map(
      LOC => "SLICE_X4Y90",
      INIT => X"FFFFAAAAFFFFBAAA"
    )
    port map (
      ADR0 => u_CORTEXM0DS_u_logic_Bkxvx47_29125,
      ADR3 => u_CORTEXM0DS_u_logic_Bsy2z4_26463,
      ADR5 => u_CORTEXM0DS_u_logic_H9i2z4_25992,
      ADR2 => u_CORTEXM0DS_u_logic_Bkxvx48_29126,
      ADR1 => u_CORTEXM0DS_u_logic_Dvy2z4_25831,
      ADR4 => u_CORTEXM0DS_u_logic_Bkxvx46_29127,
      O => u_CORTEXM0DS_u_logic_Bkxvx49_28682
    );
  u_CORTEXM0DS_u_logic_H67wx4_O67wx4_AND_1705_o2_SW0 : X_LUT6
    generic map(
      LOC => "SLICE_X3Y107",
      INIT => X"FFCCFFFF55555555"
    )
    port map (
      ADR2 => '1',
      ADR5 => u_CORTEXM0DS_u_logic_Fij2z4_25819,
      ADR4 => u_CORTEXM0DS_u_logic_Ffj2z4_25823,
      ADR1 => u_CORTEXM0DS_u_logic_Ark2z4_25827,
      ADR3 => u_CORTEXM0DS_u_logic_Nsk2z4_25994,
      ADR0 => u_CORTEXM0DS_u_logic_Sgj2z4_25821,
      O => N563
    );
  u_CORTEXM0DS_u_logic_H67wx4_O67wx4_AND_1705_o2 : X_LUT6
    generic map(
      LOC => "SLICE_X3Y107",
      INIT => X"A0F00050A0300010"
    )
    port map (
      ADR2 => u_CORTEXM0DS_u_logic_Nsk2z4_25994,
      ADR5 => u_CORTEXM0DS_u_logic_O5t2z4_25820,
      ADR1 => u_CORTEXM0DS_u_logic_Emi2z4_25932,
      ADR3 => u_CORTEXM0DS_u_logic_Ark2z4_25827,
      ADR0 => u_CORTEXM0DS_u_logic_Npk2z4_25818,
      ADR4 => N563,
      O => u_CORTEXM0DS_u_logic_H67wx4_O67wx4_AND_1705_o3
    );
  u_CORTEXM0DS_u_logic_Kn2wx4_Rn2wx4_AND_1336_o17 : X_LUT6
    generic map(
      LOC => "SLICE_X3Y109",
      INIT => X"0C0F0C0F0C0C0C0E"
    )
    port map (
      ADR2 => u_CORTEXM0DS_u_logic_Aok2z4_25881,
      ADR3 => u_CORTEXM0DS_u_logic_Ark2z4_25827,
      ADR0 => u_CORTEXM0DS_u_logic_Nsk2z4_25994,
      ADR4 => u_CORTEXM0DS_u_logic_L8t2z4_25825,
      ADR5 => u_CORTEXM0DS_u_logic_Npk2z4_25818,
      ADR1 => u_CORTEXM0DS_u_logic_O5t2z4_25820,
      O => u_CORTEXM0DS_u_logic_Kn2wx4_Rn2wx4_AND_1336_o17_28685
    );
  u_CORTEXM0DS_u_logic_Vtyvx42 : X_LUT6
    generic map(
      LOC => "SLICE_X3Y105",
      INIT => X"FCFCFCFCFEFFFCFF"
    )
    port map (
      ADR5 => u_CORTEXM0DS_u_logic_O5t2z4_25820,
      ADR3 => u_CORTEXM0DS_u_logic_Yyyvx4,
      ADR0 => u_CORTEXM0DS_u_logic_Jky2z4_25962,
      ADR4 => u_CORTEXM0DS_u_logic_Srgwx4,
      ADR2 => u_CORTEXM0DS_u_logic_Twb2z4_M66wx4_AND_6655_o,
      ADR1 => u_CORTEXM0DS_u_logic_Vtyvx41_26951,
      O => u_CORTEXM0DS_u_logic_Vtyvx42_29122
    );
  u_CORTEXM0DS_u_logic_Vtyvx45 : X_LUT6
    generic map(
      LOC => "SLICE_X3Y105",
      INIT => X"F0F0A0A0F0F0A0E0"
    )
    port map (
      ADR2 => u_ahb_bridge_u_state_machine_HREADY_0,
      ADR4 => u_CORTEXM0DS_u_logic_Vtyvx42_29122,
      ADR0 => u_CORTEXM0DS_u_logic_Vtyvx44_0,
      ADR5 => u_CORTEXM0DS_u_logic_O5t2z4_25820,
      ADR1 => u_CORTEXM0DS_u_logic_L8t2z4_25825,
      ADR3 => u_CORTEXM0DS_u_logic_Msyvx4,
      O => u_CORTEXM0DS_u_logic_Vtyvx4
    );
  u_CORTEXM0DS_u_logic_Owhvx418_u_CORTEXM0DS_u_logic_Owhvx418_BMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => u_CORTEXM0DS_u_logic_Yafwx41_2818,
      O => u_CORTEXM0DS_u_logic_Yafwx41_0
    );
  u_CORTEXM0DS_u_logic_Owhvx418 : X_LUT6
    generic map(
      LOC => "SLICE_X4Y97",
      INIT => X"FAFA0000FAFE0000"
    )
    port map (
      ADR4 => u_CORTEXM0DS_u_logic_Px5wx4,
      ADR2 => u_CORTEXM0DS_u_logic_H4gwx4_Fb9vx4_AND_2590_o_0,
      ADR0 => u_CORTEXM0DS_u_logic_Qxgwx4,
      ADR3 => u_CORTEXM0DS_u_logic_Bsy2z4_26463,
      ADR1 => u_CORTEXM0DS_u_logic_Ugewx4,
      ADR5 => u_CORTEXM0DS_u_logic_Ct6wx4,
      O => u_CORTEXM0DS_u_logic_Owhvx418_28839
    );
  u_CORTEXM0DS_u_logic_Px5wx41 : X_LUT6
    generic map(
      LOC => "SLICE_X4Y97",
      INIT => X"0000000000000001"
    )
    port map (
      ADR0 => u_CORTEXM0DS_u_logic_Qdj2z4_26041,
      ADR5 => u_CORTEXM0DS_u_logic_U2x2z4_26050,
      ADR3 => u_CORTEXM0DS_u_logic_Iufwx4,
      ADR2 => u_CORTEXM0DS_u_logic_Mvgwx4,
      ADR4 => u_CORTEXM0DS_u_logic_Qem2z4_25991,
      ADR1 => u_CORTEXM0DS_u_logic_Swy2z4_25980,
      O => u_CORTEXM0DS_u_logic_Px5wx4
    );
  u_CORTEXM0DS_u_logic_Iufwx41 : X_LUT6
    generic map(
      LOC => "SLICE_X4Y97",
      INIT => X"DDDDDDDDDDDDDDDD"
    )
    port map (
      ADR3 => '1',
      ADR4 => '1',
      ADR2 => '1',
      ADR0 => u_CORTEXM0DS_u_logic_Tki2z4_25989,
      ADR1 => u_CORTEXM0DS_u_logic_Hyy2z4_25993,
      ADR5 => '1',
      O => u_CORTEXM0DS_u_logic_Iufwx4
    );
  u_CORTEXM0DS_u_logic_Yafwx41 : X_LUT5
    generic map(
      LOC => "SLICE_X4Y97",
      INIT => X"028202A2"
    )
    port map (
      ADR2 => u_CORTEXM0DS_u_logic_H9i2z4_25992,
      ADR3 => u_CORTEXM0DS_u_logic_Swy2z4_25980,
      ADR4 => u_CORTEXM0DS_u_logic_Bsy2z4_26463,
      ADR0 => u_CORTEXM0DS_u_logic_Tki2z4_25989,
      ADR1 => u_CORTEXM0DS_u_logic_Hyy2z4_25993,
      O => u_CORTEXM0DS_u_logic_Yafwx41_2818
    );
  u_CORTEXM0DS_u_logic_Fvhvx410 : X_LUT6
    generic map(
      LOC => "SLICE_X4Y97",
      INIT => X"0000440500005551"
    )
    port map (
      ADR4 => u_CORTEXM0DS_u_logic_Iufwx4,
      ADR0 => u_CORTEXM0DS_u_logic_Swy2z4_25980,
      ADR5 => u_CORTEXM0DS_u_logic_Zoy2z4_25958,
      ADR1 => u_CORTEXM0DS_u_logic_Bsy2z4_26463,
      ADR2 => u_CORTEXM0DS_u_logic_Pty2z4_26040,
      ADR3 => u_CORTEXM0DS_u_logic_Nqy2z4_26174,
      O => u_CORTEXM0DS_u_logic_Fvhvx410_27496
    );
  u_CORTEXM0DS_u_logic_U6wvx47_u_CORTEXM0DS_u_logic_U6wvx47_BMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => u_CORTEXM0DS_u_logic_Uuewx4,
      O => u_CORTEXM0DS_u_logic_Uuewx4_0
    );
  u_CORTEXM0DS_u_logic_U6wvx47 : X_LUT6
    generic map(
      LOC => "SLICE_X4Y101",
      INIT => X"FFFFFFFFFFFAFFFF"
    )
    port map (
      ADR1 => '1',
      ADR3 => u_CORTEXM0DS_u_logic_U6wvx42_29138,
      ADR5 => u_CORTEXM0DS_u_logic_U6wvx44_27221,
      ADR0 => u_CORTEXM0DS_u_logic_U6wvx45_27222,
      ADR2 => u_CORTEXM0DS_u_logic_U6wvx46_27223,
      ADR4 => u_CORTEXM0DS_u_logic_Q3xvx4_26051,
      O => u_CORTEXM0DS_u_logic_U6wvx47_27220
    );
  u_CORTEXM0DS_u_logic_Q3xvx4 : X_LUT6
    generic map(
      LOC => "SLICE_X4Y101",
      INIT => X"FFFAFCF8FFFFFCFC"
    )
    port map (
      ADR1 => N1841,
      ADR4 => u_CORTEXM0DS_u_logic_Jhxvx4,
      ADR3 => u_CORTEXM0DS_u_logic_Ffj2z4_25823,
      ADR0 => u_CORTEXM0DS_u_logic_Pxyvx4,
      ADR5 => u_CORTEXM0DS_u_logic_W9fwx4,
      ADR2 => u_CORTEXM0DS_u_logic_Fij2z4_25819,
      O => u_CORTEXM0DS_u_logic_Q3xvx4_26051
    );
  u_CORTEXM0DS_u_logic_U6wvx4141 : X_LUT6
    generic map(
      LOC => "SLICE_X4Y101",
      INIT => X"0004000400040004"
    )
    port map (
      ADR4 => '1',
      ADR0 => u_CORTEXM0DS_u_logic_H9i2z4_25992,
      ADR3 => u_CORTEXM0DS_u_logic_Qem2z4_25991,
      ADR1 => u_CORTEXM0DS_u_logic_Tki2z4_25989,
      ADR2 => u_CORTEXM0DS_u_logic_Qdj2z4_26041,
      ADR5 => '1',
      O => u_CORTEXM0DS_u_logic_U6wvx414
    );
  u_CORTEXM0DS_u_logic_Uuewx41 : X_LUT5
    generic map(
      LOC => "SLICE_X4Y101",
      INIT => X"88008800"
    )
    port map (
      ADR2 => '1',
      ADR0 => u_CORTEXM0DS_u_logic_H9i2z4_25992,
      ADR3 => u_CORTEXM0DS_u_logic_Qem2z4_25991,
      ADR1 => u_CORTEXM0DS_u_logic_Tki2z4_25989,
      ADR4 => '1',
      O => u_CORTEXM0DS_u_logic_Uuewx4
    );
  u_CORTEXM0DS_u_logic_U6wvx42 : X_LUT6
    generic map(
      LOC => "SLICE_X4Y101",
      INIT => X"FFFF0000FFFF0B3B"
    )
    port map (
      ADR5 => u_CORTEXM0DS_u_logic_Fij2z4_25819,
      ADR2 => u_CORTEXM0DS_u_logic_Ffj2z4_25823,
      ADR1 => u_CORTEXM0DS_u_logic_Sznvx4_F3ovx4_OR_1359_o,
      ADR0 => N1891_0,
      ADR3 => u_CORTEXM0DS_u_logic_Zj3wx4,
      ADR4 => u_CORTEXM0DS_u_logic_U6wvx414,
      O => u_CORTEXM0DS_u_logic_U6wvx42_29138
    );
  u_CORTEXM0DS_u_logic_Bkxvx41_u_CORTEXM0DS_u_logic_Bkxvx41_CMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => u_CORTEXM0DS_u_logic_Mkrwx4_pack_2,
      O => u_CORTEXM0DS_u_logic_Mkrwx4
    );
  u_CORTEXM0DS_u_logic_Bkxvx41 : X_LUT6
    generic map(
      LOC => "SLICE_X4Y99",
      INIT => X"0F0005000C000400"
    )
    port map (
      ADR2 => u_CORTEXM0DS_u_logic_Mkrwx4,
      ADR3 => u_CORTEXM0DS_u_logic_Lbiwx4,
      ADR5 => u_CORTEXM0DS_u_logic_Sznvx4_F3ovx4_OR_1359_o,
      ADR4 => u_CORTEXM0DS_u_logic_Jky2z4_25962,
      ADR0 => u_CORTEXM0DS_u_logic_Srgwx4_Zrvvx4_AND_3774_o,
      ADR1 => u_CORTEXM0DS_u_logic_Ffj2z4_25823,
      O => u_CORTEXM0DS_u_logic_Bkxvx41_28681
    );
  u_CORTEXM0DS_u_logic_Zrvvx4_L4xvx4_AND_885_o1 : X_LUT6
    generic map(
      LOC => "SLICE_X4Y99",
      INIT => X"3332333233323332"
    )
    port map (
      ADR4 => '1',
      ADR1 => u_CORTEXM0DS_u_logic_O5t2z4_25820,
      ADR3 => u_CORTEXM0DS_u_logic_L8t2z4_25825,
      ADR0 => u_CORTEXM0DS_u_logic_Tki2z4_25989,
      ADR2 => u_CORTEXM0DS_u_logic_Nsk2z4_25994,
      ADR5 => '1',
      O => u_CORTEXM0DS_u_logic_Zrvvx4_L4xvx4_AND_885_o
    );
  u_CORTEXM0DS_u_logic_Mkrwx41 : X_LUT5
    generic map(
      LOC => "SLICE_X4Y99",
      INIT => X"00003300"
    )
    port map (
      ADR4 => u_CORTEXM0DS_u_logic_Msyvx4,
      ADR1 => u_CORTEXM0DS_u_logic_O5t2z4_25820,
      ADR3 => u_CORTEXM0DS_u_logic_L8t2z4_25825,
      ADR2 => '1',
      ADR0 => '1',
      O => u_CORTEXM0DS_u_logic_Mkrwx4_pack_2
    );
  u_CORTEXM0DS_u_logic_J3xvx41 : X_LUT6
    generic map(
      LOC => "SLICE_X4Y99",
      INIT => X"00000000DF550000"
    )
    port map (
      ADR5 => u_CORTEXM0DS_u_logic_Mkrwx4,
      ADR4 => u_CORTEXM0DS_u_logic_Zjwvx4_Lcpvx4_OR_880_o,
      ADR3 => u_CORTEXM0DS_u_logic_Ct6wx4,
      ADR1 => u_CORTEXM0DS_u_logic_Lqwvx4_Y99vx4_OR_834_o_0,
      ADR2 => u_CORTEXM0DS_u_logic_J16wx4,
      ADR0 => u_CORTEXM0DS_u_logic_Wshwx4,
      O => u_CORTEXM0DS_u_logic_J3xvx4
    );
  u_CORTEXM0DS_u_logic_B3mvx44 : X_LUT6
    generic map(
      LOC => "SLICE_X4Y99",
      INIT => X"5554555455545554"
    )
    port map (
      ADR4 => '1',
      ADR5 => '1',
      ADR0 => u_CORTEXM0DS_u_logic_Zrvvx4_L4xvx4_AND_885_o,
      ADR2 => u_CORTEXM0DS_u_logic_I2t2z4_26808,
      ADR3 => u_CORTEXM0DS_u_logic_K1z2z4_26807,
      ADR1 => u_CORTEXM0DS_u_logic_Auk2z4_26809,
      O => u_CORTEXM0DS_u_logic_B3mvx44_27943
    );
  u_CORTEXM0DS_u_logic_Kn2wx4_Rn2wx4_AND_1336_o7_u_CORTEXM0DS_u_logic_Kn2wx4_Rn2wx4_AND_1336_o7_BMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => N1855_pack_8,
      O => N1855
    );
  u_CORTEXM0DS_u_logic_Kn2wx4_Rn2wx4_AND_1336_o7 : X_LUT6
    generic map(
      LOC => "SLICE_X4Y100",
      INIT => X"FFAA002277737373"
    )
    port map (
      ADR4 => u_CORTEXM0DS_u_logic_Ffj2z4_25823,
      ADR5 => u_CORTEXM0DS_u_logic_Nsk2z4_25994,
      ADR0 => u_CORTEXM0DS_u_logic_Emi2z4_25932,
      ADR3 => u_CORTEXM0DS_u_logic_O5t2z4_25820,
      ADR2 => u_CORTEXM0DS_u_logic_SF2361_0,
      ADR1 => u_CORTEXM0DS_u_logic_Sgj2z4_25821,
      O => u_CORTEXM0DS_u_logic_Kn2wx4_Rn2wx4_AND_1336_o7_29137
    );
  u_CORTEXM0DS_u_logic_Kn2wx4_Rn2wx4_AND_1336_o10 : X_LUT6
    generic map(
      LOC => "SLICE_X4Y100",
      INIT => X"AAA0FFFFAAA0AAA0"
    )
    port map (
      ADR1 => '1',
      ADR0 => u_CORTEXM0DS_u_logic_Sznvx4_F3ovx4_OR_1359_o,
      ADR2 => u_CORTEXM0DS_u_logic_Kn2wx4_Rn2wx4_AND_1336_o8_28762,
      ADR3 => u_CORTEXM0DS_u_logic_Kn2wx4_Rn2wx4_AND_1336_o9_0,
      ADR5 => u_CORTEXM0DS_u_logic_Kn2wx4_Rn2wx4_AND_1336_o7_29137,
      ADR4 => u_CORTEXM0DS_u_logic_Npk2z4_25818,
      O => u_CORTEXM0DS_u_logic_Kn2wx4_Rn2wx4_AND_1336_o10_28761
    );
  u_CORTEXM0DS_u_logic_Sznvx4_F3ovx4_OR_1359_o1 : X_LUT6
    generic map(
      LOC => "SLICE_X4Y100",
      INIT => X"F7F7F7F7F7F7F7F7"
    )
    port map (
      ADR4 => '1',
      ADR3 => '1',
      ADR2 => u_CORTEXM0DS_u_logic_Nsk2z4_25994,
      ADR1 => u_CORTEXM0DS_u_logic_Ark2z4_25827,
      ADR0 => u_CORTEXM0DS_u_logic_O5t2z4_25820,
      ADR5 => '1',
      O => u_CORTEXM0DS_u_logic_Sznvx4_F3ovx4_OR_1359_o
    );
  u_CORTEXM0DS_u_logic_Qxhvx413_SW0 : X_LUT5
    generic map(
      LOC => "SLICE_X4Y100",
      INIT => X"FFFBFFFF"
    )
    port map (
      ADR3 => u_CORTEXM0DS_u_logic_Tki2z4_25989,
      ADR4 => u_CORTEXM0DS_u_logic_Fij2z4_25819,
      ADR2 => u_CORTEXM0DS_u_logic_Nsk2z4_25994,
      ADR1 => u_CORTEXM0DS_u_logic_Ark2z4_25827,
      ADR0 => u_CORTEXM0DS_u_logic_O5t2z4_25820,
      O => N1855_pack_8
    );
  u_CORTEXM0DS_u_logic_Qxhvx413 : X_LUT6
    generic map(
      LOC => "SLICE_X4Y100",
      INIT => X"0F0F3F3F0F5F0F5F"
    )
    port map (
      ADR5 => u_CORTEXM0DS_u_logic_O5t2z4_25820,
      ADR4 => u_CORTEXM0DS_u_logic_Sgj2z4_25821,
      ADR1 => u_CORTEXM0DS_u_logic_Ark2z4_25827,
      ADR3 => u_CORTEXM0DS_u_logic_Ffj2z4_25823,
      ADR0 => u_CORTEXM0DS_u_logic_Tki2z4_25989,
      ADR2 => N1855,
      O => u_CORTEXM0DS_u_logic_Qxhvx413_28225
    );
  u_CORTEXM0DS_u_logic_Fmqvx42_u_CORTEXM0DS_u_logic_Fmqvx42_CMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => u_CORTEXM0DS_u_logic_Tfxvx4_pack_5,
      O => u_CORTEXM0DS_u_logic_Tfxvx4
    );
  u_CORTEXM0DS_u_logic_Fmqvx42 : X_LUT6
    generic map(
      LOC => "SLICE_X4Y96",
      INIT => X"FFFFF2F2FFFF2222"
    )
    port map (
      ADR3 => '1',
      ADR0 => u_CORTEXM0DS_u_logic_Dwl2z4_27763,
      ADR1 => u_CORTEXM0DS_u_logic_Wyxvx4_Aopvx4_OR_177_o,
      ADR2 => u_CORTEXM0DS_u_logic_Zpqvx4,
      ADR5 => u_CORTEXM0DS_u_logic_Yzi2z4_26513,
      ADR4 => u_CORTEXM0DS_u_logic_P6xvx4_W6xvx4_AND_890_o,
      O => u_CORTEXM0DS_u_logic_Fmqvx42_29048
    );
  u_CORTEXM0DS_u_logic_P6xvx4_W6xvx4_AND_890_o1 : X_LUT6
    generic map(
      LOC => "SLICE_X4Y96",
      INIT => X"1000101010001010"
    )
    port map (
      ADR0 => u_CORTEXM0DS_u_logic_Ark2z4_25827,
      ADR2 => u_CORTEXM0DS_u_logic_O5t2z4_25820,
      ADR1 => u_CORTEXM0DS_u_logic_Sgj2z4_25821,
      ADR4 => u_CORTEXM0DS_u_logic_Fij2z4_25819,
      ADR3 => u_CORTEXM0DS_u_logic_Viy2z4_26924,
      ADR5 => '1',
      O => u_CORTEXM0DS_u_logic_P6xvx4_W6xvx4_AND_890_o
    );
  u_CORTEXM0DS_u_logic_Tfxvx41 : X_LUT5
    generic map(
      LOC => "SLICE_X4Y96",
      INIT => X"C0C00000"
    )
    port map (
      ADR0 => '1',
      ADR2 => u_CORTEXM0DS_u_logic_O5t2z4_25820,
      ADR1 => u_CORTEXM0DS_u_logic_Sgj2z4_25821,
      ADR4 => u_CORTEXM0DS_u_logic_Fij2z4_25819,
      ADR3 => '1',
      O => u_CORTEXM0DS_u_logic_Tfxvx4_pack_5
    );
  u_CORTEXM0DS_u_logic_Hwhvx41 : X_LUT6
    generic map(
      LOC => "SLICE_X4Y96",
      INIT => X"FFFFCC88CC0CCC08"
    )
    port map (
      ADR1 => u_CORTEXM0DS_u_logic_Ju5wx4,
      ADR5 => u_CORTEXM0DS_u_logic_Tfxvx4,
      ADR4 => u_CORTEXM0DS_u_logic_Y6t2z4_25822,
      ADR3 => u_CORTEXM0DS_u_logic_Nsk2z4_25994,
      ADR0 => u_CORTEXM0DS_u_logic_Fij2z4_25819,
      ADR2 => u_CORTEXM0DS_u_logic_Sgj2z4_25821,
      O => u_CORTEXM0DS_u_logic_Hwhvx41_29132
    );
  u_CORTEXM0DS_u_logic_Hwhvx42 : X_LUT6
    generic map(
      LOC => "SLICE_X4Y96",
      INIT => X"FFFFF5D5FFFFF0C0"
    )
    port map (
      ADR2 => u_CORTEXM0DS_u_logic_Rngwx4,
      ADR3 => u_CORTEXM0DS_u_logic_Fij2z4_25819,
      ADR1 => u_CORTEXM0DS_u_logic_Ljhwx4_Dmgvx4_AND_2647_o,
      ADR4 => u_CORTEXM0DS_u_logic_Hwhvx41_29132,
      ADR5 => u_CORTEXM0DS_u_logic_Ohpvx4,
      ADR0 => u_CORTEXM0DS_u_logic_Qmkwx4,
      O => u_CORTEXM0DS_u_logic_Hwhvx42_29066
    );
  u_CORTEXM0DS_u_logic_Df3wx41_u_CORTEXM0DS_u_logic_Df3wx41_CMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => u_CORTEXM0DS_u_logic_Yafwx4,
      O => u_CORTEXM0DS_u_logic_Yafwx4_0
    );
  u_CORTEXM0DS_u_logic_Df3wx41 : X_LUT6
    generic map(
      LOC => "SLICE_X4Y98",
      INIT => X"0000F0F02200F2F0"
    )
    port map (
      ADR2 => u_CORTEXM0DS_u_logic_Clewx4,
      ADR4 => u_CORTEXM0DS_u_logic_Xp3wx4_0,
      ADR3 => u_CORTEXM0DS_u_logic_H9i2z4_25992,
      ADR1 => u_CORTEXM0DS_u_logic_L8t2z4_25825,
      ADR0 => u_CORTEXM0DS_u_logic_Abgwx4,
      ADR5 => u_CORTEXM0DS_u_logic_Oohwx4,
      O => u_CORTEXM0DS_u_logic_Df3wx41_29134
    );
  u_CORTEXM0DS_u_logic_Df3wx47 : X_LUT6
    generic map(
      LOC => "SLICE_X4Y98",
      INIT => X"F0F0F000F0F0F000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => u_ahb_bridge_u_state_machine_HREADY_0,
      ADR3 => u_CORTEXM0DS_u_logic_Df3wx44_26179,
      ADR4 => u_CORTEXM0DS_u_logic_Df3wx46_26186,
      ADR5 => '1',
      O => u_CORTEXM0DS_u_logic_Df3wx4
    );
  u_CORTEXM0DS_u_logic_Yafwx46 : X_LUT5
    generic map(
      LOC => "SLICE_X4Y98",
      INIT => X"B0B0B0B0"
    )
    port map (
      ADR1 => u_CORTEXM0DS_u_logic_J3xvx4,
      ADR0 => u_CORTEXM0DS_u_logic_Yafwx45_29133,
      ADR2 => u_ahb_bridge_u_state_machine_HREADY_0,
      ADR3 => '1',
      ADR4 => '1',
      O => u_CORTEXM0DS_u_logic_Yafwx4
    );
  u_CORTEXM0DS_u_logic_Df3wx44 : X_LUT6
    generic map(
      LOC => "SLICE_X4Y98",
      INIT => X"FFFFEEFFFFFFFEFF"
    )
    port map (
      ADR4 => u_CORTEXM0DS_u_logic_Df3wx43_26180,
      ADR3 => u_CORTEXM0DS_u_logic_Nbyvx4,
      ADR2 => u_CORTEXM0DS_u_logic_Ohpvx4,
      ADR5 => u_CORTEXM0DS_u_logic_Fij2z4_25819,
      ADR0 => u_CORTEXM0DS_u_logic_Df3wx41_29134,
      ADR1 => u_CORTEXM0DS_u_logic_Df3wx42_26183,
      O => u_CORTEXM0DS_u_logic_Df3wx44_26179
    );
  u_CORTEXM0DS_u_logic_Yafwx45 : X_LUT6
    generic map(
      LOC => "SLICE_X4Y98",
      INIT => X"FF55FF55FFFDFFF5"
    )
    port map (
      ADR5 => u_CORTEXM0DS_u_logic_Qdj2z4_26041,
      ADR4 => u_CORTEXM0DS_u_logic_Tki2z4_25989,
      ADR1 => u_CORTEXM0DS_u_logic_Yafwx42_26173,
      ADR2 => u_CORTEXM0DS_u_logic_Yafwx41_0,
      ADR3 => u_CORTEXM0DS_u_logic_Yafwx44_26177,
      ADR0 => u_CORTEXM0DS_u_logic_Dziwx4_Lcpvx4_OR_832_o,
      O => u_CORTEXM0DS_u_logic_Yafwx45_29133
    );
  u_CORTEXM0DS_u_logic_Xwawx4_Qobwx4_AND_2119_o1 : X_LUT6
    generic map(
      LOC => "SLICE_X6Y109",
      INIT => X"5555555555055504"
    )
    port map (
      ADR2 => u_CORTEXM0DS_u_logic_Tki2z4_25989,
      ADR3 => u_CORTEXM0DS_u_logic_Xwawx43_26781,
      ADR1 => u_CORTEXM0DS_u_logic_Xwawx42_26780,
      ADR4 => u_CORTEXM0DS_u_logic_Xwawx41_26779,
      ADR5 => u_CORTEXM0DS_u_logic_Xwawx46_0,
      ADR0 => N965,
      O => u_CORTEXM0DS_u_logic_Xwawx4_Qobwx4_AND_2119_o
    );
  u_CORTEXM0DS_u_logic_Mxor_Hnbwx4_B19wx4_XOR_49_o_xo_0_1_SW0 : X_LUT6
    generic map(
      LOC => "SLICE_X6Y109",
      INIT => X"AAEE00CCFAFEF0FC"
    )
    port map (
      ADR0 => u_CORTEXM0DS_u_logic_Rxl2z4_27680,
      ADR1 => u_CORTEXM0DS_u_logic_Qzq2z4_27681,
      ADR2 => u_CORTEXM0DS_u_logic_Zcn2z4_26468,
      ADR4 => u_CORTEXM0DS_u_logic_Y29wx4,
      ADR3 => u_CORTEXM0DS_u_logic_D1awx4_V0dwx4_AND_2283_o,
      ADR5 => u_CORTEXM0DS_u_logic_Xwawx4_Qobwx4_AND_2119_o,
      O => N1058
    );
  u_CORTEXM0DS_u_logic_D1awx4_V0dwx4_AND_2283_o5 : X_LUT6
    generic map(
      LOC => "SLICE_X6Y109",
      INIT => X"33332020FF33A020"
    )
    port map (
      ADR1 => u_CORTEXM0DS_u_logic_Pdi2z4_26208,
      ADR2 => u_CORTEXM0DS_u_logic_Ffj2z4_25823,
      ADR3 => N815,
      ADR0 => u_CORTEXM0DS_u_logic_D1awx4_V0dwx4_AND_2283_o5_28742,
      ADR4 => u_CORTEXM0DS_u_logic_D1awx4_V0dwx4_AND_2283_o3_28741,
      ADR5 => u_CORTEXM0DS_u_logic_Ul9wx43_29050,
      O => u_CORTEXM0DS_u_logic_D1awx4_V0dwx4_AND_2283_o
    );
  u_CORTEXM0DS_u_logic_Q713z4 : X_FF
    generic map(
      LOC => "SLICE_X6Y109",
      INIT => '1'
    )
    port map (
      CE => u_CORTEXM0DS_u_logic_Meyvx4_0,
      CLK => NlwBufferSignal_u_CORTEXM0DS_u_logic_Q713z4_CLK,
      I => NlwBufferSignal_u_CORTEXM0DS_u_logic_Q713z4_IN,
      O => u_CORTEXM0DS_u_logic_Q713z4_26510,
      SET => u_CORTEXM0DS_u_logic_hreset_n_inv,
      RST => GND
    );
  u_CORTEXM0DS_u_logic_Ul9wx43 : X_LUT6
    generic map(
      LOC => "SLICE_X6Y109",
      INIT => X"D500C000D500F000"
    )
    port map (
      ADR3 => u_CORTEXM0DS_u_logic_Ffj2z4_25823,
      ADR2 => u_CORTEXM0DS_u_logic_Fij2z4_25819,
      ADR4 => u_CORTEXM0DS_u_logic_O5t2z4_25820,
      ADR5 => N822,
      ADR1 => u_CORTEXM0DS_u_logic_Ul9wx41_29049,
      ADR0 => N823,
      O => u_CORTEXM0DS_u_logic_Ul9wx43_29050
    );
  u_CORTEXM0DS_u_logic_Qi03z4_u_CORTEXM0DS_u_logic_Qi03z4_CMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => u_CORTEXM0DS_u_logic_C192z4_J192z4_AND_6302_o3_4101,
      O => u_CORTEXM0DS_u_logic_C192z4_J192z4_AND_6302_o3_0
    );
  u_CORTEXM0DS_u_logic_C192z4_J192z4_AND_6302_o3 : X_MUX2
    generic map(
      LOC => "SLICE_X6Y111"
    )
    port map (
      IA => N1987,
      IB => N1988,
      O => u_CORTEXM0DS_u_logic_C192z4_J192z4_AND_6302_o3_4101,
      SEL => u_CORTEXM0DS_u_logic_Fgm2z4_26065
    );
  u_CORTEXM0DS_u_logic_C192z4_J192z4_AND_6302_o3_F : X_LUT6
    generic map(
      LOC => "SLICE_X6Y111",
      INIT => X"DDDD03CFFFFFFFFF"
    )
    port map (
      ADR1 => u_CORTEXM0DS_u_logic_Sjj2z4_26064,
      ADR3 => u_CORTEXM0DS_u_logic_Cy33z4_27059,
      ADR4 => u_CORTEXM0DS_u_logic_Wzy2z4_26238,
      ADR0 => u_CORTEXM0DS_u_logic_Wlz2z4_27525,
      ADR2 => u_CORTEXM0DS_u_logic_L753z4_26352,
      ADR5 => u_CORTEXM0DS_u_logic_Rni2z4_26237,
      O => N1987
    );
  u_CORTEXM0DS_u_logic_C192z4_J192z4_AND_6302_o3_G : X_LUT6
    generic map(
      LOC => "SLICE_X6Y111",
      INIT => X"FF550F33FFFFFFFF"
    )
    port map (
      ADR3 => u_CORTEXM0DS_u_logic_Wzy2z4_26238,
      ADR2 => u_CORTEXM0DS_u_logic_Qi03z4_29190,
      ADR4 => u_CORTEXM0DS_u_logic_Sjj2z4_26064,
      ADR0 => u_CORTEXM0DS_u_logic_Kf13z4_27026,
      ADR1 => u_CORTEXM0DS_u_logic_To23z4_27374,
      ADR5 => u_CORTEXM0DS_u_logic_Rni2z4_26237,
      O => N1988
    );
  u_CORTEXM0DS_u_logic_Qi03z4 : X_FF
    generic map(
      LOC => "SLICE_X6Y111",
      INIT => '1'
    )
    port map (
      CE => u_CORTEXM0DS_u_logic_Meyvx4_0,
      CLK => NlwBufferSignal_u_CORTEXM0DS_u_logic_Qi03z4_CLK,
      I => NlwBufferSignal_u_CORTEXM0DS_u_logic_Qi03z4_IN,
      O => u_CORTEXM0DS_u_logic_Qi03z4_29190,
      SET => u_CORTEXM0DS_u_logic_hreset_n_inv,
      RST => GND
    );
  u_CORTEXM0DS_u_logic_N142z4_U142z4_AND_5606_o3 : X_LUT6
    generic map(
      LOC => "SLICE_X6Y111",
      INIT => X"0003000030330000"
    )
    port map (
      ADR0 => '1',
      ADR3 => u_CORTEXM0DS_u_logic_To23z4_27374,
      ADR1 => u_CORTEXM0DS_u_logic_Svk2z4_25841,
      ADR5 => u_CORTEXM0DS_u_logic_Qi03z4_29190,
      ADR2 => u_CORTEXM0DS_u_logic_Yaz2z4_25842,
      ADR4 => u_CORTEXM0DS_u_logic_H3d3z4_25834,
      O => u_CORTEXM0DS_u_logic_N142z4_U142z4_AND_5606_o3_27526
    );
  u_CORTEXM0DS_u_logic_Ki8vx4_Mj8vx4_OR_653_o_u_CORTEXM0DS_u_logic_Ki8vx4_Mj8vx4_OR_653_o_CMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => u_CORTEXM0DS_u_logic_Fvhvx45_pack_2,
      O => u_CORTEXM0DS_u_logic_Fvhvx45_29182
    );
  u_CORTEXM0DS_u_logic_Ki8vx4_Mj8vx4_OR_653_o1 : X_LUT6
    generic map(
      LOC => "SLICE_X6Y103",
      INIT => X"FFFFCCCCFFFFCCCC"
    )
    port map (
      ADR0 => '1',
      ADR3 => '1',
      ADR2 => '1',
      ADR4 => u_CORTEXM0DS_u_logic_G9w2z4_26898,
      ADR1 => u_CORTEXM0DS_u_logic_L8t2z4_25825,
      ADR5 => '1',
      O => u_CORTEXM0DS_u_logic_Ki8vx4_Mj8vx4_OR_653_o
    );
  u_CORTEXM0DS_u_logic_Fvhvx45 : X_LUT5
    generic map(
      LOC => "SLICE_X6Y103",
      INIT => X"F0F0C0C0"
    )
    port map (
      ADR0 => '1',
      ADR3 => '1',
      ADR2 => u_CORTEXM0DS_u_logic_Sgj2z4_25821,
      ADR4 => u_CORTEXM0DS_u_logic_G9w2z4_26898,
      ADR1 => u_CORTEXM0DS_u_logic_L8t2z4_25825,
      O => u_CORTEXM0DS_u_logic_Fvhvx45_pack_2
    );
  u_CORTEXM0DS_u_logic_Fvhvx46 : X_LUT6
    generic map(
      LOC => "SLICE_X6Y103",
      INIT => X"FFABFFEFABABEFEF"
    )
    port map (
      ADR0 => u_CORTEXM0DS_u_logic_Fvhvx44_27354,
      ADR1 => u_CORTEXM0DS_u_logic_Swy2z4_25980,
      ADR4 => u_CORTEXM0DS_u_logic_Zjwvx4_Lcpvx4_OR_880_o,
      ADR2 => u_CORTEXM0DS_u_logic_Oohwx4,
      ADR5 => u_CORTEXM0DS_u_logic_Fvhvx45_29182,
      ADR3 => u_CORTEXM0DS_u_logic_Ucqvx4_P6xvx4_AND_6659_o,
      O => u_CORTEXM0DS_u_logic_Fvhvx46_29181
    );
  u_CORTEXM0DS_u_logic_Fvhvx48 : X_LUT6
    generic map(
      LOC => "SLICE_X6Y103",
      INIT => X"FFFFFF01FFFF0101"
    )
    port map (
      ADR4 => u_CORTEXM0DS_u_logic_Fvhvx46_29181,
      ADR1 => u_CORTEXM0DS_u_logic_Jhxvx4,
      ADR0 => u_CORTEXM0DS_u_logic_O58wx4_0,
      ADR2 => u_CORTEXM0DS_u_logic_Msyvx4,
      ADR3 => u_CORTEXM0DS_u_logic_Fjewx4,
      ADR5 => u_CORTEXM0DS_u_logic_Fvhvx47_28250,
      O => u_CORTEXM0DS_u_logic_Fvhvx48_28726
    );
  u_CORTEXM0DS_u_logic_Fvhvx49 : X_LUT6
    generic map(
      LOC => "SLICE_X6Y107",
      INIT => X"004F005F00440055"
    )
    port map (
      ADR3 => u_CORTEXM0DS_u_logic_Bqcwx4,
      ADR0 => u_CORTEXM0DS_u_logic_Aok2z4_25881,
      ADR1 => u_CORTEXM0DS_u_logic_Npk2z4_25818,
      ADR4 => u_CORTEXM0DS_u_logic_Msyvx4,
      ADR5 => u_CORTEXM0DS_u_logic_Qmkwx4,
      ADR2 => u_CORTEXM0DS_u_logic_S87wx4,
      O => u_CORTEXM0DS_u_logic_Fvhvx49_28725
    );
  u_CORTEXM0DS_u_logic_Ek03z4_u_CORTEXM0DS_u_logic_Ek03z4_CMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => u_CORTEXM0DS_u_logic_Toc2z4_Apc2z4_AND_6759_o3_4167,
      O => u_CORTEXM0DS_u_logic_Toc2z4_Apc2z4_AND_6759_o3_0
    );
  u_CORTEXM0DS_u_logic_Toc2z4_Apc2z4_AND_6759_o3 : X_MUX2
    generic map(
      LOC => "SLICE_X6Y114"
    )
    port map (
      IA => N1985,
      IB => N1986,
      O => u_CORTEXM0DS_u_logic_Toc2z4_Apc2z4_AND_6759_o3_4167,
      SEL => u_CORTEXM0DS_u_logic_Fgm2z4_26065
    );
  u_CORTEXM0DS_u_logic_Toc2z4_Apc2z4_AND_6759_o3_F : X_LUT6
    generic map(
      LOC => "SLICE_X6Y114",
      INIT => X"B0BAFFFFB5BFFFFF"
    )
    port map (
      ADR0 => u_CORTEXM0DS_u_logic_Wzy2z4_26238,
      ADR3 => u_CORTEXM0DS_u_logic_Knz2z4_26811,
      ADR2 => u_CORTEXM0DS_u_logic_Sjj2z4_26064,
      ADR1 => u_CORTEXM0DS_u_logic_Qz33z4_27425,
      ADR5 => u_CORTEXM0DS_u_logic_Z853z4_26812,
      ADR4 => u_CORTEXM0DS_u_logic_Rni2z4_26237,
      O => N1985
    );
  u_CORTEXM0DS_u_logic_Toc2z4_Apc2z4_AND_6759_o3_G : X_LUT6
    generic map(
      LOC => "SLICE_X6Y114",
      INIT => X"FF0F5533FFFFFFFF"
    )
    port map (
      ADR3 => u_CORTEXM0DS_u_logic_Sjj2z4_26064,
      ADR0 => u_CORTEXM0DS_u_logic_Yg13z4_26813,
      ADR4 => u_CORTEXM0DS_u_logic_Wzy2z4_26238,
      ADR2 => u_CORTEXM0DS_u_logic_Ek03z4_29192,
      ADR1 => u_CORTEXM0DS_u_logic_Hq23z4_26818,
      ADR5 => u_CORTEXM0DS_u_logic_Rni2z4_26237,
      O => N1986
    );
  u_CORTEXM0DS_u_logic_Ek03z4 : X_FF
    generic map(
      LOC => "SLICE_X6Y114",
      INIT => '1'
    )
    port map (
      CE => u_CORTEXM0DS_u_logic_Meyvx4_0,
      CLK => NlwBufferSignal_u_CORTEXM0DS_u_logic_Ek03z4_CLK,
      I => NlwBufferSignal_u_CORTEXM0DS_u_logic_Ek03z4_IN,
      O => u_CORTEXM0DS_u_logic_Ek03z4_29192,
      SET => u_CORTEXM0DS_u_logic_hreset_n_inv,
      RST => GND
    );
  u_CORTEXM0DS_u_logic_Zhyvx43 : X_LUT6
    generic map(
      LOC => "SLICE_X6Y114",
      INIT => X"04000444FFFFFFFF"
    )
    port map (
      ADR4 => u_CORTEXM0DS_u_logic_Hq23z4_26818,
      ADR0 => u_CORTEXM0DS_u_logic_Svk2z4_25841,
      ADR3 => u_CORTEXM0DS_u_logic_Yaz2z4_25842,
      ADR2 => u_CORTEXM0DS_u_logic_Ek03z4_29192,
      ADR1 => u_CORTEXM0DS_u_logic_H3d3z4_25834,
      ADR5 => u_CORTEXM0DS_u_logic_T1d3z4_25833,
      O => u_CORTEXM0DS_u_logic_Zhyvx43_26817
    );
  u_CORTEXM0DS_u_logic_SF163311 : X_LUT6
    generic map(
      LOC => "SLICE_X6Y110",
      INIT => X"0FFF0FFF0FFF0FFF"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR5 => '1',
      ADR4 => '1',
      ADR3 => u_CORTEXM0DS_u_logic_Aok2z4_25881,
      ADR2 => u_CORTEXM0DS_u_logic_Fij2z4_25819,
      O => u_CORTEXM0DS_u_logic_SF16331
    );
  u_CORTEXM0DS_u_logic_D9c2z4_K9c2z4_AND_6705_o11 : X_LUT6
    generic map(
      LOC => "SLICE_X6Y110",
      INIT => X"FF0DFF0CFF05FF00"
    )
    port map (
      ADR2 => u_CORTEXM0DS_u_logic_Ffj2z4_25823,
      ADR5 => u_CORTEXM0DS_u_logic_SF16331,
      ADR1 => u_CORTEXM0DS_u_logic_SF1631,
      ADR4 => u_CORTEXM0DS_u_logic_SF28831,
      ADR0 => u_CORTEXM0DS_u_logic_Sgj2z4_25821,
      ADR3 => u_CORTEXM0DS_u_logic_D9c2z4_K9c2z4_AND_6705_o10_29188,
      O => u_CORTEXM0DS_u_logic_D9c2z4_K9c2z4_AND_6705_o11_28775
    );
  u_CORTEXM0DS_u_logic_D9c2z4_K9c2z4_AND_6705_o10 : X_LUT6
    generic map(
      LOC => "SLICE_X6Y110",
      INIT => X"C000D500F5F5F5F5"
    )
    port map (
      ADR0 => u_CORTEXM0DS_u_logic_S4w2z4_26274,
      ADR3 => u_CORTEXM0DS_u_logic_Emi2z4_25932,
      ADR5 => u_CORTEXM0DS_u_logic_Npk2z4_25818,
      ADR4 => u_CORTEXM0DS_u_logic_Sgj2z4_25821,
      ADR1 => u_CORTEXM0DS_u_logic_SF16331,
      ADR2 => u_CORTEXM0DS_u_logic_Wpsvx4,
      O => u_CORTEXM0DS_u_logic_D9c2z4_K9c2z4_AND_6705_o10_29188
    );
  u_CORTEXM0DS_u_logic_To23z4 : X_FF
    generic map(
      LOC => "SLICE_X6Y110",
      INIT => '1'
    )
    port map (
      CE => u_CORTEXM0DS_u_logic_Ydyvx4_0,
      CLK => NlwBufferSignal_u_CORTEXM0DS_u_logic_To23z4_CLK,
      I => NlwBufferSignal_u_CORTEXM0DS_u_logic_To23z4_IN,
      O => u_CORTEXM0DS_u_logic_To23z4_27374,
      SET => u_CORTEXM0DS_u_logic_hreset_n_inv,
      RST => GND
    );
  u_CORTEXM0DS_u_logic_Xj2wx4_Ek2wx4_AND_1322_o_SW0 : X_LUT6
    generic map(
      LOC => "SLICE_X6Y110",
      INIT => X"7FFF77FF55FF55FF"
    )
    port map (
      ADR5 => u_CORTEXM0DS_u_logic_Svk2z4_25841,
      ADR1 => u_CORTEXM0DS_u_logic_Rv0xx4_Yv0xx4_AND_4720_o2_26961,
      ADR4 => u_CORTEXM0DS_u_logic_Sgj2z4_25821,
      ADR2 => u_CORTEXM0DS_u_logic_Njxvx4,
      ADR0 => u_CORTEXM0DS_u_logic_Bqcwx4,
      ADR3 => u_ahb_bridge_u_state_machine_HREADY_0,
      O => N68
    );
  u_CORTEXM0DS_u_logic_Owhvx432 : X_LUT6
    generic map(
      LOC => "SLICE_X6Y106",
      INIT => X"002200F2A0A2A0A2"
    )
    port map (
      ADR3 => u_CORTEXM0DS_u_logic_Aok2z4_25881,
      ADR5 => u_CORTEXM0DS_u_logic_Sgj2z4_25821,
      ADR2 => u_CORTEXM0DS_u_logic_Npk2z4_25818,
      ADR4 => u_CORTEXM0DS_u_logic_L8t2z4_25825,
      ADR0 => u_CORTEXM0DS_u_logic_R13wx4_0,
      ADR1 => u_CORTEXM0DS_u_logic_Msyvx4,
      O => u_CORTEXM0DS_u_logic_Owhvx432_28833
    );
  u_CORTEXM0DS_u_logic_Ow43z4 : X_FF
    generic map(
      LOC => "SLICE_X6Y112",
      INIT => '1'
    )
    port map (
      CE => u_CORTEXM0DS_u_logic_Rdyvx4_0,
      CLK => NlwBufferSignal_u_CORTEXM0DS_u_logic_Ow43z4_CLK,
      I => NlwBufferSignal_u_CORTEXM0DS_u_logic_Ow43z4_IN,
      O => u_CORTEXM0DS_u_logic_Ow43z4_27368,
      SET => u_CORTEXM0DS_u_logic_hreset_n_inv,
      RST => GND
    );
  u_CORTEXM0DS_u_logic_Mrsvx48 : X_LUT6
    generic map(
      LOC => "SLICE_X6Y112",
      INIT => X"0CFC0CFC00F000F0"
    )
    port map (
      ADR0 => '1',
      ADR4 => '1',
      ADR2 => u_CORTEXM0DS_u_logic_O5t2z4_25820,
      ADR1 => u_CORTEXM0DS_u_logic_Npk2z4_25818,
      ADR5 => u_CORTEXM0DS_u_logic_Tki2z4_25989,
      ADR3 => u_CORTEXM0DS_u_logic_Nsk2z4_25994,
      O => u_CORTEXM0DS_u_logic_Mrsvx48_26132
    );
  u_CORTEXM0DS_u_logic_Auk2z4_u_CORTEXM0DS_u_logic_Auk2z4_CMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => N1783_pack_8,
      O => N1783
    );
  u_CORTEXM0DS_u_logic_Auk2z4 : X_FF
    generic map(
      LOC => "SLICE_X6Y102",
      INIT => '1'
    )
    port map (
      CE => VCC,
      CLK => NlwBufferSignal_u_CORTEXM0DS_u_logic_Auk2z4_CLK,
      I => u_CORTEXM0DS_u_logic_P3mvx4_3909,
      O => u_CORTEXM0DS_u_logic_Auk2z4_26809,
      SET => u_CORTEXM0DS_u_logic_hreset_n_inv,
      RST => GND
    );
  u_CORTEXM0DS_u_logic_P3mvx4 : X_LUT6
    generic map(
      LOC => "SLICE_X6Y102",
      INIT => X"FFD8FFF8FFD8FFD8"
    )
    port map (
      ADR0 => u_CORTEXM0DS_u_logic_U6wvx4,
      ADR4 => u_CORTEXM0DS_u_logic_Zrvvx4_L4xvx4_AND_885_o,
      ADR5 => u_CORTEXM0DS_u_logic_I2t2z4_26808,
      ADR2 => u_CORTEXM0DS_u_logic_Auk2z4_26809,
      ADR1 => N100,
      ADR3 => u_CORTEXM0DS_u_logic_U6wvx4_Zqwvx4_AND_860_o,
      O => u_CORTEXM0DS_u_logic_P3mvx4_3909
    );
  u_CORTEXM0DS_u_logic_Layvx41 : X_LUT6
    generic map(
      LOC => "SLICE_X6Y102",
      INIT => X"0000010100000101"
    )
    port map (
      ADR3 => '1',
      ADR2 => u_CORTEXM0DS_u_logic_C3z2z4_26806,
      ADR4 => u_CORTEXM0DS_u_logic_K1z2z4_26807,
      ADR1 => u_CORTEXM0DS_u_logic_I2t2z4_26808,
      ADR0 => u_CORTEXM0DS_u_logic_Auk2z4_26809,
      ADR5 => '1',
      O => u_CORTEXM0DS_u_logic_Layvx4
    );
  u_CORTEXM0DS_u_logic_Kxkwx45_SW0 : X_LUT5
    generic map(
      LOC => "SLICE_X6Y102",
      INIT => X"DDDDCDCD"
    )
    port map (
      ADR3 => '1',
      ADR2 => u_CORTEXM0DS_u_logic_C3z2z4_26806,
      ADR4 => u_CORTEXM0DS_u_logic_K1z2z4_26807,
      ADR1 => u_CORTEXM0DS_u_logic_I2t2z4_26808,
      ADR0 => u_CORTEXM0DS_u_logic_Auk2z4_26809,
      O => N1783_pack_8
    );
  u_CORTEXM0DS_u_logic_Kxkwx45 : X_LUT6
    generic map(
      LOC => "SLICE_X6Y102",
      INIT => X"45004400FFFFFFFF"
    )
    port map (
      ADR0 => u_CORTEXM0DS_u_logic_Cyq2z4_26532,
      ADR3 => u_CORTEXM0DS_u_logic_Layvx4,
      ADR1 => u_CORTEXM0DS_u_logic_I6z2z4_26490,
      ADR4 => u_CORTEXM0DS_u_logic_K9z2z4_27965,
      ADR2 => u_CORTEXM0DS_u_logic_W7z2z4_27966,
      ADR5 => N1783,
      O => u_CORTEXM0DS_u_logic_Kxkwx45_25955
    );
  u_CORTEXM0DS_u_logic_Qmkwx41 : X_LUT6
    generic map(
      LOC => "SLICE_X6Y102",
      INIT => X"FFFFFFFBFFFFFFFB"
    )
    port map (
      ADR5 => '1',
      ADR0 => u_CORTEXM0DS_u_logic_K9z2z4_27965,
      ADR3 => u_CORTEXM0DS_u_logic_I6z2z4_26490,
      ADR2 => u_CORTEXM0DS_u_logic_W7z2z4_27966,
      ADR4 => u_CORTEXM0DS_u_logic_Cyq2z4_26532,
      ADR1 => u_CORTEXM0DS_u_logic_Layvx4,
      O => u_CORTEXM0DS_u_logic_Qmkwx4
    );
  u_CORTEXM0DS_u_logic_Kzbwx42 : X_LUT6
    generic map(
      LOC => "SLICE_X6Y113",
      INIT => X"FFA0A0A0A0A0A0A0"
    )
    port map (
      ADR1 => '1',
      ADR0 => u_CORTEXM0DS_u_logic_Auk2z4_26809,
      ADR3 => u_CORTEXM0DS_u_logic_Aok2z4_25881,
      ADR5 => u_CORTEXM0DS_u_logic_Sgj2z4_25821,
      ADR4 => u_CORTEXM0DS_u_logic_Kzbwx41_29191,
      ADR2 => u_CORTEXM0DS_u_logic_H1cwx4,
      O => u_CORTEXM0DS_u_logic_Kzbwx42_28707
    );
  u_CORTEXM0DS_u_logic_Kzbwx41 : X_LUT6
    generic map(
      LOC => "SLICE_X6Y113",
      INIT => X"3030000000000000"
    )
    port map (
      ADR0 => '1',
      ADR3 => '1',
      ADR2 => u_CORTEXM0DS_u_logic_Bsy2z4_26463,
      ADR4 => u_CORTEXM0DS_u_logic_Pdi2z4_26208,
      ADR5 => u_CORTEXM0DS_u_logic_Nsk2z4_25994,
      ADR1 => u_CORTEXM0DS_u_logic_Ark2z4_25827,
      O => u_CORTEXM0DS_u_logic_Kzbwx41_29191
    );
  u_CORTEXM0DS_u_logic_Xwawx43 : X_LUT6
    generic map(
      LOC => "SLICE_X6Y113",
      INIT => X"5F5F5F5F5F5F5757"
    )
    port map (
      ADR3 => '1',
      ADR0 => u_CORTEXM0DS_u_logic_Pdi2z4_26208,
      ADR1 => u_CORTEXM0DS_u_logic_Npk2z4_25818,
      ADR4 => u_CORTEXM0DS_u_logic_Aok2z4_25881,
      ADR5 => u_CORTEXM0DS_u_logic_Fij2z4_25819,
      ADR2 => u_CORTEXM0DS_u_logic_Sgj2z4_25821,
      O => u_CORTEXM0DS_u_logic_Xwawx43_26781
    );
  u_CORTEXM0DS_u_logic_Pdi2z4 : X_FF
    generic map(
      LOC => "SLICE_X6Y113",
      INIT => '1'
    )
    port map (
      CE => VCC,
      CLK => NlwBufferSignal_u_CORTEXM0DS_u_logic_Pdi2z4_CLK,
      I => u_CORTEXM0DS_u_logic_Eyhvx4,
      O => u_CORTEXM0DS_u_logic_Pdi2z4_26208,
      SET => u_CORTEXM0DS_u_logic_hreset_n_inv,
      RST => GND
    );
  u_CORTEXM0DS_u_logic_Eyhvx420 : X_LUT6
    generic map(
      LOC => "SLICE_X6Y113",
      INIT => X"ABABFBFBAB00FB00"
    )
    port map (
      ADR3 => u_ahb_bridge_u_state_machine_HREADY_0,
      ADR4 => N644_0,
      ADR1 => N643_0,
      ADR5 => u_CORTEXM0DS_u_logic_Pdi2z4_26208,
      ADR0 => u_CORTEXM0DS_u_logic_Eyhvx413_28619,
      ADR2 => u_CORTEXM0DS_u_logic_Vz6wx4,
      O => u_CORTEXM0DS_u_logic_Eyhvx4
    );
  u_CORTEXM0DS_u_logic_Ppsvx4311_u_CORTEXM0DS_u_logic_Ppsvx4311_DMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => u_CORTEXM0DS_u_logic_Lyhvx46_3949,
      O => u_CORTEXM0DS_u_logic_Lyhvx46_0
    );
  u_CORTEXM0DS_u_logic_Ppsvx4311_u_CORTEXM0DS_u_logic_Ppsvx4311_CMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => u_CORTEXM0DS_u_logic_Hwhvx416_pack_9,
      O => u_CORTEXM0DS_u_logic_Hwhvx416_29184
    );
  u_CORTEXM0DS_u_logic_Ppsvx4311_u_CORTEXM0DS_u_logic_Ppsvx4311_AMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => N1873_pack_8,
      O => N1873
    );
  u_CORTEXM0DS_u_logic_Ppsvx43111 : X_LUT6
    generic map(
      LOC => "SLICE_X6Y104",
      INIT => X"FFFFFFF3FFFFFFF3"
    )
    port map (
      ADR0 => '1',
      ADR1 => u_CORTEXM0DS_u_logic_Aok2z4_25881,
      ADR2 => u_CORTEXM0DS_u_logic_Tki2z4_25989,
      ADR3 => u_CORTEXM0DS_u_logic_Sgj2z4_25821,
      ADR4 => u_CORTEXM0DS_u_logic_Ffj2z4_25823,
      ADR5 => '1',
      O => u_CORTEXM0DS_u_logic_Ppsvx4311
    );
  u_CORTEXM0DS_u_logic_Lyhvx46 : X_LUT5
    generic map(
      LOC => "SLICE_X6Y104",
      INIT => X"00000004"
    )
    port map (
      ADR0 => u_CORTEXM0DS_u_logic_L8t2z4_25825,
      ADR1 => u_CORTEXM0DS_u_logic_Aok2z4_25881,
      ADR2 => u_CORTEXM0DS_u_logic_Tki2z4_25989,
      ADR3 => u_CORTEXM0DS_u_logic_Sgj2z4_25821,
      ADR4 => u_CORTEXM0DS_u_logic_Ffj2z4_25823,
      O => u_CORTEXM0DS_u_logic_Lyhvx46_3949
    );
  u_CORTEXM0DS_u_logic_Nbyvx41 : X_LUT6
    generic map(
      LOC => "SLICE_X6Y104",
      INIT => X"0FCFFFFF0FCFFFFF"
    )
    port map (
      ADR0 => '1',
      ADR4 => u_CORTEXM0DS_u_logic_Aok2z4_25881,
      ADR3 => u_CORTEXM0DS_u_logic_Ffj2z4_25823,
      ADR1 => u_CORTEXM0DS_u_logic_Ark2z4_25827,
      ADR2 => u_CORTEXM0DS_u_logic_O5t2z4_25820,
      ADR5 => '1',
      O => u_CORTEXM0DS_u_logic_Nbyvx4
    );
  u_CORTEXM0DS_u_logic_Hwhvx416 : X_LUT5
    generic map(
      LOC => "SLICE_X6Y104",
      INIT => X"33003301"
    )
    port map (
      ADR0 => u_CORTEXM0DS_u_logic_Sgj2z4_25821,
      ADR4 => u_CORTEXM0DS_u_logic_Aok2z4_25881,
      ADR3 => u_CORTEXM0DS_u_logic_Ffj2z4_25823,
      ADR1 => u_CORTEXM0DS_u_logic_Ark2z4_25827,
      ADR2 => u_CORTEXM0DS_u_logic_O5t2z4_25820,
      O => u_CORTEXM0DS_u_logic_Hwhvx416_pack_9
    );
  u_CORTEXM0DS_u_logic_Hwhvx418 : X_LUT6
    generic map(
      LOC => "SLICE_X6Y104",
      INIT => X"FFAAFFAEFF00FF0C"
    )
    port map (
      ADR3 => N1873,
      ADR1 => u_CORTEXM0DS_u_logic_Xx2wx4,
      ADR2 => u_CORTEXM0DS_u_logic_Aok2z4_25881,
      ADR4 => u_CORTEXM0DS_u_logic_Msyvx4,
      ADR5 => u_CORTEXM0DS_u_logic_Hwhvx416_29184,
      ADR0 => u_CORTEXM0DS_u_logic_SF230_0,
      O => u_CORTEXM0DS_u_logic_Hwhvx418_28754
    );
  u_CORTEXM0DS_u_logic_P37wx42 : X_LUT6
    generic map(
      LOC => "SLICE_X6Y104",
      INIT => X"FF005500FF005500"
    )
    port map (
      ADR2 => '1',
      ADR1 => '1',
      ADR3 => u_CORTEXM0DS_u_logic_Sgj2z4_25821,
      ADR0 => u_CORTEXM0DS_u_logic_Npk2z4_25818,
      ADR4 => u_CORTEXM0DS_u_logic_Ffj2z4_25823,
      ADR5 => '1',
      O => u_CORTEXM0DS_u_logic_P37wx42_27963
    );
  u_CORTEXM0DS_u_logic_Hwhvx418_SW0 : X_LUT5
    generic map(
      LOC => "SLICE_X6Y104",
      INIT => X"00080000"
    )
    port map (
      ADR1 => u_CORTEXM0DS_u_logic_Fjewx4,
      ADR2 => u_CORTEXM0DS_u_logic_Ark2z4_25827,
      ADR3 => u_CORTEXM0DS_u_logic_Sgj2z4_25821,
      ADR0 => u_CORTEXM0DS_u_logic_Npk2z4_25818,
      ADR4 => u_CORTEXM0DS_u_logic_Ffj2z4_25823,
      O => N1873_pack_8
    );
  u_CORTEXM0DS_u_logic_Lma2z4_Sma2z4_AND_6530_o1 : X_LUT6
    generic map(
      LOC => "SLICE_X6Y108",
      INIT => X"FFCFEECECCCCCCCC"
    )
    port map (
      ADR2 => u_CORTEXM0DS_u_logic_Nsk2z4_25994,
      ADR5 => u_CORTEXM0DS_u_logic_D9c2z4_K9c2z4_AND_6705_o4_27903,
      ADR1 => u_CORTEXM0DS_u_logic_Keqvx4_Ync2z4_AND_6755_o,
      ADR0 => u_CORTEXM0DS_u_logic_D9c2z4_K9c2z4_AND_6705_o8_28778,
      ADR4 => u_CORTEXM0DS_u_logic_D9c2z4_K9c2z4_AND_6705_o12_28780,
      ADR3 => u_CORTEXM0DS_u_logic_D9c2z4_K9c2z4_AND_6705_o27_28779,
      O => u_CORTEXM0DS_u_logic_Lma2z4_Sma2z4_AND_6530_o1_28931
    );
  u_CORTEXM0DS_u_logic_D9c2z4_K9c2z4_AND_6705_o7_SW0 : X_LUT6
    generic map(
      LOC => "SLICE_X6Y108",
      INIT => X"F0F0000000000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR3 => '1',
      ADR4 => u_CORTEXM0DS_u_logic_L8t2z4_25825,
      ADR2 => u_CORTEXM0DS_u_logic_Aok2z4_25881,
      ADR5 => u_CORTEXM0DS_u_logic_Fij2z4_25819,
      O => N1429
    );
  u_CORTEXM0DS_u_logic_D9c2z4_K9c2z4_AND_6705_o8 : X_LUT6
    generic map(
      LOC => "SLICE_X6Y108",
      INIT => X"C0EAC0FFC0C0C0C0"
    )
    port map (
      ADR3 => u_CORTEXM0DS_u_logic_Emi2z4_25932,
      ADR0 => u_CORTEXM0DS_u_logic_Nsk2z4_25994,
      ADR4 => u_CORTEXM0DS_u_logic_Aok2z4_25881,
      ADR2 => u_CORTEXM0DS_u_logic_SF1631,
      ADR1 => u_CORTEXM0DS_u_logic_D9c2z4_K9c2z4_AND_6705_o5_28734,
      ADR5 => u_CORTEXM0DS_u_logic_D9c2z4_K9c2z4_AND_6705_o7_29186,
      O => u_CORTEXM0DS_u_logic_D9c2z4_K9c2z4_AND_6705_o8_28778
    );
  u_CORTEXM0DS_u_logic_D9c2z4_K9c2z4_AND_6705_o7 : X_LUT6
    generic map(
      LOC => "SLICE_X6Y108",
      INIT => X"F0305F1300000F03"
    )
    port map (
      ADR1 => u_CORTEXM0DS_u_logic_S4w2z4_26274,
      ADR2 => u_CORTEXM0DS_u_logic_Npk2z4_25818,
      ADR4 => u_CORTEXM0DS_u_logic_Ffj2z4_25823,
      ADR5 => u_CORTEXM0DS_u_logic_Sgj2z4_25821,
      ADR0 => N1429,
      ADR3 => u_CORTEXM0DS_u_logic_Wpsvx4,
      O => u_CORTEXM0DS_u_logic_D9c2z4_K9c2z4_AND_6705_o7_29186
    );
  u_CORTEXM0DS_u_logic_Ul9wx42_SW0 : X_LUT6
    generic map(
      LOC => "SLICE_X6Y105",
      INIT => X"FFFFFCFFFFFFFCFF"
    )
    port map (
      ADR0 => '1',
      ADR5 => '1',
      ADR3 => u_CORTEXM0DS_u_logic_Emi2z4_25932,
      ADR1 => u_CORTEXM0DS_u_logic_Npk2z4_25818,
      ADR4 => u_CORTEXM0DS_u_logic_Sgj2z4_25821,
      ADR2 => u_CORTEXM0DS_u_logic_Ark2z4_25827,
      O => N822
    );
  u_CORTEXM0DS_u_logic_Xxhvx412 : X_LUT6
    generic map(
      LOC => "SLICE_X6Y105",
      INIT => X"0F0F00000F0F0000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR5 => '1',
      ADR3 => '1',
      ADR4 => u_CORTEXM0DS_u_logic_Npk2z4_25818,
      ADR2 => u_CORTEXM0DS_u_logic_Fij2z4_25819,
      O => u_CORTEXM0DS_u_logic_Kuc2z43
    );
  u_CORTEXM0DS_u_logic_Fvhvx422 : X_LUT6
    generic map(
      LOC => "SLICE_X6Y105",
      INIT => X"FFFFFFFEFFFFFFFF"
    )
    port map (
      ADR3 => u_CORTEXM0DS_u_logic_Fvhvx49_28725,
      ADR0 => u_CORTEXM0DS_u_logic_Fvhvx421_28723,
      ADR4 => u_CORTEXM0DS_u_logic_Fvhvx413_27498,
      ADR1 => u_CORTEXM0DS_u_logic_Fvhvx48_28726,
      ADR5 => u_CORTEXM0DS_u_logic_Wjjwx4_Dkjwx4_AND_2814_o_27888,
      ADR2 => u_CORTEXM0DS_u_logic_Fvhvx418_28226,
      O => u_CORTEXM0DS_u_logic_Fvhvx422_29185
    );
  u_CORTEXM0DS_u_logic_Npk2z4 : X_FF
    generic map(
      LOC => "SLICE_X6Y105",
      INIT => '0'
    )
    port map (
      CE => VCC,
      CLK => NlwBufferSignal_u_CORTEXM0DS_u_logic_Npk2z4_CLK,
      I => u_CORTEXM0DS_u_logic_Fvhvx4,
      O => u_CORTEXM0DS_u_logic_Npk2z4_25818,
      RST => u_CORTEXM0DS_u_logic_hreset_n_inv,
      SET => GND
    );
  u_CORTEXM0DS_u_logic_Fvhvx423 : X_LUT6
    generic map(
      LOC => "SLICE_X6Y105",
      INIT => X"FFFFF0F0FAFAF0F0"
    )
    port map (
      ADR3 => '1',
      ADR1 => '1',
      ADR4 => u_CORTEXM0DS_u_logic_Fvhvx422_29185,
      ADR5 => u_CORTEXM0DS_u_logic_Npk2z4_25818,
      ADR0 => u_ahb_bridge_u_state_machine_HREADY_0,
      ADR2 => u_CORTEXM0DS_u_logic_Fvhvx43_28724,
      O => u_CORTEXM0DS_u_logic_Fvhvx4
    );
  u_CORTEXM0DS_u_logic_Yfn2z4 : X_FF
    generic map(
      LOC => "SLICE_X4Y111",
      INIT => '1'
    )
    port map (
      CE => u_CORTEXM0DS_u_logic_Siqvx4,
      CLK => NlwBufferSignal_u_CORTEXM0DS_u_logic_Yfn2z4_CLK,
      I => NlwBufferSignal_u_CORTEXM0DS_u_logic_Yfn2z4_IN,
      O => u_CORTEXM0DS_u_logic_Yfn2z4_27583,
      SET => u_CORTEXM0DS_u_logic_hreset_n_inv,
      RST => GND
    );
  u_CORTEXM0DS_u_logic_Xuw2z4 : X_FF
    generic map(
      LOC => "SLICE_X5Y91",
      INIT => '1'
    )
    port map (
      CE => VCC,
      CLK => NlwBufferSignal_u_CORTEXM0DS_u_logic_Xuw2z4_CLK,
      I => u_CORTEXM0DS_u_logic_Rnhvx4,
      O => u_CORTEXM0DS_u_logic_Xuw2z4_28647,
      SET => u_CORTEXM0DS_u_logic_hreset_n_inv,
      RST => GND
    );
  u_CORTEXM0DS_u_logic_Rnhvx41 : X_LUT6
    generic map(
      LOC => "SLICE_X5Y91",
      INIT => X"5500D580FF00FF00"
    )
    port map (
      ADR0 => u_CORTEXM0DS_u_logic_Vaw2z4_26074,
      ADR5 => u_ahb_bridge_u_state_machine_HREADY_0,
      ADR1 => ahbmi_hrdata_3_IBUF_0,
      ADR3 => u_CORTEXM0DS_u_logic_Xuw2z4_28647,
      ADR4 => u_CORTEXM0DS_u_logic_Rbi3z4_26075,
      ADR2 => u_CORTEXM0DS_u_logic_Z7i2z4_26076,
      O => u_CORTEXM0DS_u_logic_Rnhvx4
    );
  u_CORTEXM0DS_u_logic_D1awx4_V0dwx4_AND_2283_o3 : X_LUT6
    generic map(
      LOC => "SLICE_X4Y106",
      INIT => X"0400AFFF0400AFFF"
    )
    port map (
      ADR5 => '1',
      ADR4 => u_CORTEXM0DS_u_logic_Emi2z4_25932,
      ADR0 => u_CORTEXM0DS_u_logic_Aok2z4_25881,
      ADR2 => u_CORTEXM0DS_u_logic_Sgj2z4_25821,
      ADR3 => u_CORTEXM0DS_u_logic_Npk2z4_25818,
      ADR1 => u_CORTEXM0DS_u_logic_Ark2z4_25827,
      O => u_CORTEXM0DS_u_logic_D1awx4_V0dwx4_AND_2283_o4_29145
    );
  u_CORTEXM0DS_u_logic_D1awx4_V0dwx4_AND_2283_o4 : X_LUT6
    generic map(
      LOC => "SLICE_X4Y106",
      INIT => X"FFFFFFAAFFBAFF00"
    )
    port map (
      ADR4 => u_CORTEXM0DS_u_logic_Tki2z4_25989,
      ADR2 => u_CORTEXM0DS_u_logic_Ark2z4_25827,
      ADR1 => u_CORTEXM0DS_u_logic_Npk2z4_25818,
      ADR5 => u_CORTEXM0DS_u_logic_Aok2z4_25881,
      ADR0 => u_CORTEXM0DS_u_logic_Fij2z4_25819,
      ADR3 => u_CORTEXM0DS_u_logic_D1awx4_V0dwx4_AND_2283_o4_29145,
      O => u_CORTEXM0DS_u_logic_D1awx4_V0dwx4_AND_2283_o5_28742
    );
  u_CORTEXM0DS_u_logic_Yuhvx422 : X_LUT6
    generic map(
      LOC => "SLICE_X4Y106",
      INIT => X"F5FFF0FFF5FDF0FC"
    )
    port map (
      ADR3 => u_CORTEXM0DS_u_logic_A4t2z4_25978,
      ADR1 => u_CORTEXM0DS_u_logic_Yuhvx415_26902,
      ADR5 => u_CORTEXM0DS_u_logic_Yuhvx421_28170,
      ADR2 => u_CORTEXM0DS_u_logic_Yuhvx43_28053,
      ADR4 => u_CORTEXM0DS_u_logic_Yuhvx46_26900,
      ADR0 => u_CORTEXM0DS_u_logic_Fij2z4_25819,
      O => u_CORTEXM0DS_u_logic_Yuhvx422_29144
    );
  u_CORTEXM0DS_u_logic_Ark2z4 : X_FF
    generic map(
      LOC => "SLICE_X4Y106",
      INIT => '0'
    )
    port map (
      CE => VCC,
      CLK => NlwBufferSignal_u_CORTEXM0DS_u_logic_Ark2z4_CLK,
      I => u_CORTEXM0DS_u_logic_Yuhvx4,
      O => u_CORTEXM0DS_u_logic_Ark2z4_25827,
      RST => u_CORTEXM0DS_u_logic_hreset_n_inv,
      SET => GND
    );
  u_CORTEXM0DS_u_logic_Yuhvx425 : X_LUT6
    generic map(
      LOC => "SLICE_X4Y106",
      INIT => X"FFF0FF00FFF0CF00"
    )
    port map (
      ADR0 => '1',
      ADR5 => u_CORTEXM0DS_u_logic_Yuhvx424_28230,
      ADR1 => u_CORTEXM0DS_u_logic_Yuhvx423_28921,
      ADR3 => u_CORTEXM0DS_u_logic_Ark2z4_25827,
      ADR2 => u_ahb_bridge_u_state_machine_HREADY_0,
      ADR4 => u_CORTEXM0DS_u_logic_Yuhvx422_29144,
      O => u_CORTEXM0DS_u_logic_Yuhvx4
    );
  u_CORTEXM0DS_u_logic_P7wvx4_Zfswx4_AND_3788_o1 : X_LUT6
    generic map(
      LOC => "SLICE_X4Y102",
      INIT => X"FFFF7F7FFFFF5FFF"
    )
    port map (
      ADR4 => u_CORTEXM0DS_u_logic_L8t2z4_25825,
      ADR0 => u_CORTEXM0DS_u_logic_Tki2z4_25989,
      ADR5 => u_CORTEXM0DS_u_logic_Qem2z4_25991,
      ADR3 => u_CORTEXM0DS_u_logic_Hyy2z4_25993,
      ADR1 => u_CORTEXM0DS_u_logic_U2x2z4_26050,
      ADR2 => u_CORTEXM0DS_u_logic_H9i2z4_25992,
      O => u_CORTEXM0DS_u_logic_P7wvx4_Zfswx4_AND_3788_o
    );
  u_CORTEXM0DS_u_logic_Hzrwx4_Dplwx4_AND_3727_o : X_LUT6
    generic map(
      LOC => "SLICE_X4Y102",
      INIT => X"3333330322332203"
    )
    port map (
      ADR1 => N122_0,
      ADR3 => u_CORTEXM0DS_u_logic_O5t2z4_25820,
      ADR5 => u_CORTEXM0DS_u_logic_Xviwx4,
      ADR0 => u_CORTEXM0DS_u_logic_Nsk2z4_25994,
      ADR2 => u_CORTEXM0DS_u_logic_C9yvx4,
      ADR4 => u_CORTEXM0DS_u_logic_L8t2z4_25825,
      O => u_CORTEXM0DS_u_logic_Hzrwx4_Dplwx4_AND_3727_o_27519
    );
  u_CORTEXM0DS_u_logic_Wfhvx4_SW0 : X_LUT6
    generic map(
      LOC => "SLICE_X4Y102",
      INIT => X"AF23AF23AFAFAF23"
    )
    port map (
      ADR0 => u_CORTEXM0DS_u_logic_P7wvx4_Zfswx4_AND_3788_o,
      ADR1 => u_CORTEXM0DS_u_logic_K9z2z4_27965,
      ADR4 => u_CORTEXM0DS_u_logic_X0lwx4_Cwawx4_AND_6830_o,
      ADR5 => u_CORTEXM0DS_u_logic_W7z2z4_27966,
      ADR3 => u_CORTEXM0DS_u_logic_Hzrwx4_Dplwx4_AND_3727_o_27519,
      ADR2 => u_CORTEXM0DS_u_logic_Zoy2z4_25958,
      O => N62
    );
  u_CORTEXM0DS_u_logic_K9z2z4 : X_FF
    generic map(
      LOC => "SLICE_X4Y102",
      INIT => '1'
    )
    port map (
      CE => VCC,
      CLK => NlwBufferSignal_u_CORTEXM0DS_u_logic_K9z2z4_CLK,
      I => u_CORTEXM0DS_u_logic_Wfhvx4_2965,
      O => u_CORTEXM0DS_u_logic_K9z2z4_27965,
      SET => u_CORTEXM0DS_u_logic_hreset_n_inv,
      RST => GND
    );
  u_CORTEXM0DS_u_logic_Wfhvx4 : X_LUT6
    generic map(
      LOC => "SLICE_X4Y102",
      INIT => X"7575FFFF2020AAAA"
    )
    port map (
      ADR3 => '1',
      ADR0 => u_CORTEXM0DS_u_logic_Qllwx4,
      ADR1 => u_CORTEXM0DS_u_logic_Ceswx4_Jeswx4_AND_3777_o,
      ADR5 => u_CORTEXM0DS_u_logic_K9z2z4_27965,
      ADR2 => u_CORTEXM0DS_u_logic_Nqy2z4_26174,
      ADR4 => N62,
      O => u_CORTEXM0DS_u_logic_Wfhvx4_2965
    );
  u_CORTEXM0DS_u_logic_H67wx4_O67wx4_AND_1705_o4_SW0 : X_LUT6
    generic map(
      LOC => "SLICE_X4Y103",
      INIT => X"0C0C0E0CFCFCFCFC"
    )
    port map (
      ADR1 => u_CORTEXM0DS_u_logic_Emi2z4_25932,
      ADR4 => u_CORTEXM0DS_u_logic_Nsk2z4_25994,
      ADR5 => u_CORTEXM0DS_u_logic_Npk2z4_25818,
      ADR2 => u_CORTEXM0DS_u_logic_Ark2z4_25827,
      ADR0 => u_CORTEXM0DS_u_logic_Ffj2z4_25823,
      ADR3 => u_CORTEXM0DS_u_logic_Fij2z4_25819,
      O => N561
    );
  u_CORTEXM0DS_u_logic_H67wx4_O67wx4_AND_1705_o4 : X_LUT6
    generic map(
      LOC => "SLICE_X4Y103",
      INIT => X"000000000000000F"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => u_CORTEXM0DS_u_logic_O5t2z4_25820,
      ADR5 => u_CORTEXM0DS_u_logic_Sgj2z4_25821,
      ADR4 => u_CORTEXM0DS_u_logic_Aok2z4_25881,
      ADR3 => N561,
      O => u_CORTEXM0DS_u_logic_H67wx4_O67wx4_AND_1705_o5
    );
  u_CORTEXM0DS_u_logic_Qxhvx416 : X_LUT6
    generic map(
      LOC => "SLICE_X4Y103",
      INIT => X"FCFCFFFFFEFCFFFF"
    )
    port map (
      ADR1 => u_CORTEXM0DS_u_logic_Qxhvx45_28863,
      ADR2 => u_CORTEXM0DS_u_logic_Qxhvx415_28808,
      ADR3 => u_CORTEXM0DS_u_logic_P9fwx4,
      ADR0 => u_CORTEXM0DS_u_logic_Ki8vx4_Mj8vx4_OR_653_o,
      ADR5 => u_CORTEXM0DS_u_logic_Fij2z4_25819,
      ADR4 => u_CORTEXM0DS_u_logic_Wjjwx4_Dkjwx4_AND_2814_o_27888,
      O => u_CORTEXM0DS_u_logic_Qxhvx416_29140
    );
  u_CORTEXM0DS_u_logic_Emi2z4 : X_FF
    generic map(
      LOC => "SLICE_X4Y103",
      INIT => '0'
    )
    port map (
      CE => VCC,
      CLK => NlwBufferSignal_u_CORTEXM0DS_u_logic_Emi2z4_CLK,
      I => u_CORTEXM0DS_u_logic_Qxhvx4,
      O => u_CORTEXM0DS_u_logic_Emi2z4_25932,
      RST => u_CORTEXM0DS_u_logic_hreset_n_inv,
      SET => GND
    );
  u_CORTEXM0DS_u_logic_Qxhvx420 : X_LUT6
    generic map(
      LOC => "SLICE_X4Y103",
      INIT => X"FFFFAAAAF0F000C0"
    )
    port map (
      ADR4 => u_CORTEXM0DS_u_logic_Qxhvx416_29140,
      ADR0 => u_CORTEXM0DS_u_logic_Qxhvx419_28869,
      ADR2 => u_ahb_bridge_u_state_machine_HREADY_0,
      ADR5 => u_CORTEXM0DS_u_logic_Emi2z4_25932,
      ADR1 => u_CORTEXM0DS_u_logic_O5t2z4_25820,
      ADR3 => u_CORTEXM0DS_u_logic_Hq1wx4,
      O => u_CORTEXM0DS_u_logic_Qxhvx4
    );
  u_CORTEXM0DS_u_logic_O5t2z4_u_CORTEXM0DS_u_logic_O5t2z4_CMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => u_CORTEXM0DS_u_logic_Xwawx46_3145,
      O => u_CORTEXM0DS_u_logic_Xwawx46_0
    );
  u_CORTEXM0DS_u_logic_Xwawx46 : X_MUX2
    generic map(
      LOC => "SLICE_X4Y109"
    )
    port map (
      IA => N1973,
      IB => '0',
      O => u_CORTEXM0DS_u_logic_Xwawx46_3145,
      SEL => u_CORTEXM0DS_u_logic_Ark2z4_25827
    );
  u_CORTEXM0DS_u_logic_Xwawx46_F : X_LUT6
    generic map(
      LOC => "SLICE_X4Y109",
      INIT => X"F0FFA0FCFF55A854"
    )
    port map (
      ADR3 => u_CORTEXM0DS_u_logic_Aok2z4_25881,
      ADR0 => u_CORTEXM0DS_u_logic_Npk2z4_25818,
      ADR1 => u_CORTEXM0DS_u_logic_O5t2z4_25820,
      ADR4 => u_CORTEXM0DS_u_logic_Emi2z4_25932,
      ADR2 => u_CORTEXM0DS_u_logic_Ffj2z4_25823,
      ADR5 => u_CORTEXM0DS_u_logic_Fij2z4_25819,
      O => N1973
    );
  ahbmo_htrans_0_OBUF_1_396_C6LUT : X_LUT6
    generic map(
      LOC => "SLICE_X4Y109",
      INIT => X"0000000000000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      ADR5 => '1',
      O => NLW_ahbmo_htrans_0_OBUF_1_396_C6LUT_O_UNCONNECTED
    );
  u_CORTEXM0DS_u_logic_Ushvx44 : X_LUT6
    generic map(
      LOC => "SLICE_X4Y109",
      INIT => X"B3B33333FFB3FF33"
    )
    port map (
      ADR3 => u_CORTEXM0DS_u_logic_L8t2z4_25825,
      ADR5 => u_CORTEXM0DS_u_logic_S87wx4,
      ADR1 => u_CORTEXM0DS_u_logic_Bswvx4,
      ADR4 => u_CORTEXM0DS_u_logic_Ushvx43_26631,
      ADR2 => u_CORTEXM0DS_u_logic_H9i2z4_25992,
      ADR0 => u_CORTEXM0DS_u_logic_Qdj2z4_26041,
      O => u_CORTEXM0DS_u_logic_Ushvx44_29146
    );
  u_CORTEXM0DS_u_logic_O5t2z4 : X_FF
    generic map(
      LOC => "SLICE_X4Y109",
      INIT => '1'
    )
    port map (
      CE => VCC,
      CLK => NlwBufferSignal_u_CORTEXM0DS_u_logic_O5t2z4_CLK,
      I => u_CORTEXM0DS_u_logic_Ushvx4,
      O => u_CORTEXM0DS_u_logic_O5t2z4_25820,
      SET => u_CORTEXM0DS_u_logic_hreset_n_inv,
      RST => GND
    );
  u_CORTEXM0DS_u_logic_Ushvx46 : X_LUT6
    generic map(
      LOC => "SLICE_X4Y109",
      INIT => X"EEEEECCCEEEEECCC"
    )
    port map (
      ADR5 => '1',
      ADR0 => u_ahb_bridge_u_state_machine_HREADY_0,
      ADR3 => u_CORTEXM0DS_u_logic_Msyvx4,
      ADR2 => u_CORTEXM0DS_u_logic_Ushvx45_26628,
      ADR4 => u_CORTEXM0DS_u_logic_Ushvx44_29146,
      ADR1 => u_CORTEXM0DS_u_logic_Ushvx42_26629,
      O => u_CORTEXM0DS_u_logic_Ushvx4
    );
  u_CORTEXM0DS_u_logic_Ul9wx41 : X_LUT6
    generic map(
      LOC => "SLICE_X4Y110",
      INIT => X"FFFF0200FFFF0000"
    )
    port map (
      ADR4 => u_CORTEXM0DS_u_logic_O5t2z4_1_27550,
      ADR1 => u_CORTEXM0DS_u_logic_Nsk2z4_25994,
      ADR5 => u_CORTEXM0DS_u_logic_Npk2z4_25818,
      ADR0 => u_CORTEXM0DS_u_logic_Aok2z4_25881,
      ADR2 => u_CORTEXM0DS_u_logic_Tki2z4_25989,
      ADR3 => u_CORTEXM0DS_u_logic_Sgj2z4_25821,
      O => u_CORTEXM0DS_u_logic_Ul9wx41_29049
    );
  u_CORTEXM0DS_u_logic_Ul9wx44_SW0 : X_LUT6
    generic map(
      LOC => "SLICE_X4Y110",
      INIT => X"FFFDFFFDFFFFFFFF"
    )
    port map (
      ADR4 => '1',
      ADR0 => u_CORTEXM0DS_u_logic_Emi2z4_25932,
      ADR5 => u_CORTEXM0DS_u_logic_Nsk2z4_25994,
      ADR2 => u_CORTEXM0DS_u_logic_Ark2z4_25827,
      ADR1 => u_CORTEXM0DS_u_logic_Fij2z4_25819,
      ADR3 => u_CORTEXM0DS_u_logic_O5t2z4_25820,
      O => N815
    );
  u_CORTEXM0DS_u_logic_Pet2z4 : X_FF
    generic map(
      LOC => "SLICE_X4Y108",
      INIT => '0'
    )
    port map (
      CE => u_ahb_bridge_u_state_machine_HREADY_0,
      CLK => NlwBufferSignal_u_CORTEXM0DS_u_logic_Pet2z4_CLK,
      I => u_CORTEXM0DS_u_logic_R3mwx4_3131,
      O => u_CORTEXM0DS_u_logic_Pet2z4_28617,
      RST => u_CORTEXM0DS_u_logic_hreset_n_inv,
      SET => GND
    );
  u_CORTEXM0DS_u_logic_R3mwx4 : X_LUT6
    generic map(
      LOC => "SLICE_X4Y108",
      INIT => X"A0000000A2000200"
    )
    port map (
      ADR0 => u_CORTEXM0DS_u_logic_Nsk2z4_25994,
      ADR3 => u_CORTEXM0DS_u_logic_Sgj2z4_25821,
      ADR2 => u_CORTEXM0DS_u_logic_Ark2z4_25827,
      ADR1 => u_CORTEXM0DS_u_logic_A4t2z4_25978,
      ADR5 => N1849,
      ADR4 => u_CORTEXM0DS_u_logic_B73wx4,
      O => u_CORTEXM0DS_u_logic_R3mwx4_3131
    );
  u_CORTEXM0DS_u_logic_Ul9wx42_SW1 : X_LUT6
    generic map(
      LOC => "SLICE_X4Y108",
      INIT => X"F0F0F0F0FCFCFCFC"
    )
    port map (
      ADR0 => '1',
      ADR3 => '1',
      ADR4 => '1',
      ADR1 => u_CORTEXM0DS_u_logic_Sgj2z4_25821,
      ADR5 => u_CORTEXM0DS_u_logic_Nsk2z4_25994,
      ADR2 => u_CORTEXM0DS_u_logic_Npk2z4_25818,
      O => N823
    );
  u_CORTEXM0DS_u_logic_Ckw2z4 : X_FF
    generic map(
      LOC => "SLICE_X5Y92",
      INIT => '1'
    )
    port map (
      CE => VCC,
      CLK => NlwBufferSignal_u_CORTEXM0DS_u_logic_Ckw2z4_CLK,
      I => u_CORTEXM0DS_u_logic_Ophvx4,
      O => u_CORTEXM0DS_u_logic_Ckw2z4_28606,
      SET => u_CORTEXM0DS_u_logic_hreset_n_inv,
      RST => GND
    );
  u_CORTEXM0DS_u_logic_Ophvx41 : X_LUT6
    generic map(
      LOC => "SLICE_X5Y92",
      INIT => X"75FF55FF20000000"
    )
    port map (
      ADR3 => u_CORTEXM0DS_u_logic_Vaw2z4_26074,
      ADR0 => u_ahb_bridge_u_state_machine_HREADY_0,
      ADR2 => ahbmi_hrdata_12_IBUF_0,
      ADR5 => u_CORTEXM0DS_u_logic_Ckw2z4_28606,
      ADR1 => u_CORTEXM0DS_u_logic_Rbi3z4_26075,
      ADR4 => u_CORTEXM0DS_u_logic_Z7i2z4_26076,
      O => u_CORTEXM0DS_u_logic_Ophvx4
    );
  u_CORTEXM0DS_u_logic_Mv2wx4_u_CORTEXM0DS_u_logic_Mv2wx4_CMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => u_CORTEXM0DS_u_logic_Ppsvx44_3029,
      O => u_CORTEXM0DS_u_logic_Ppsvx44_0
    );
  u_CORTEXM0DS_u_logic_Mv2wx4_u_CORTEXM0DS_u_logic_Mv2wx4_BMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => N1877,
      O => N1877_0
    );
  u_CORTEXM0DS_u_logic_Mv2wx4_u_CORTEXM0DS_u_logic_Mv2wx4_AMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => u_CORTEXM0DS_u_logic_Ppsvx43_pack_12,
      O => u_CORTEXM0DS_u_logic_Ppsvx43_29143
    );
  u_CORTEXM0DS_u_logic_Ppsvx44 : X_MUX2
    generic map(
      LOC => "SLICE_X4Y105"
    )
    port map (
      IA => N1939,
      IB => N1940,
      O => u_CORTEXM0DS_u_logic_Ppsvx44_3029,
      SEL => u_CORTEXM0DS_u_logic_Jf6wx4
    );
  u_CORTEXM0DS_u_logic_Ppsvx44_F : X_LUT6
    generic map(
      LOC => "SLICE_X4Y105",
      INIT => X"C0F00000E0F02020"
    )
    port map (
      ADR2 => u_CORTEXM0DS_u_logic_Nsk2z4_25994,
      ADR4 => u_CORTEXM0DS_u_logic_Ppsvx43_29143,
      ADR1 => u_CORTEXM0DS_u_logic_Ark2z4_25827,
      ADR3 => u_CORTEXM0DS_u_logic_Sgj2z4_25821,
      ADR5 => u_CORTEXM0DS_u_logic_C9yvx4,
      ADR0 => u_CORTEXM0DS_u_logic_Mv2wx4,
      O => N1939
    );
  u_CORTEXM0DS_u_logic_Ppsvx44_G : X_LUT6
    generic map(
      LOC => "SLICE_X4Y105",
      INIT => X"BBBBAABABBBBAAAA"
    )
    port map (
      ADR1 => u_CORTEXM0DS_u_logic_C9yvx4,
      ADR2 => u_CORTEXM0DS_u_logic_Nsk2z4_25994,
      ADR5 => u_CORTEXM0DS_u_logic_Mv2wx4,
      ADR3 => u_CORTEXM0DS_u_logic_Ark2z4_25827,
      ADR4 => u_CORTEXM0DS_u_logic_S87wx4,
      ADR0 => u_CORTEXM0DS_u_logic_Ppsvx43_29143,
      O => N1940
    );
  u_CORTEXM0DS_u_logic_Mv2wx41 : X_LUT6
    generic map(
      LOC => "SLICE_X4Y105",
      INIT => X"FF00FFFFFF00FFFF"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR4 => u_CORTEXM0DS_u_logic_Sgj2z4_25821,
      ADR3 => u_CORTEXM0DS_u_logic_Ark2z4_25827,
      ADR5 => '1',
      O => u_CORTEXM0DS_u_logic_Mv2wx4
    );
  u_CORTEXM0DS_u_logic_Yuhvx49_SW1 : X_LUT5
    generic map(
      LOC => "SLICE_X4Y105",
      INIT => X"FFF0BBBB"
    )
    port map (
      ADR2 => u_CORTEXM0DS_u_logic_Tki2z4_25989,
      ADR1 => u_CORTEXM0DS_u_logic_O5t2z4_25820,
      ADR0 => u_CORTEXM0DS_u_logic_Fij2z4_25819,
      ADR4 => u_CORTEXM0DS_u_logic_Sgj2z4_25821,
      ADR3 => u_CORTEXM0DS_u_logic_Ark2z4_25827,
      O => N1877
    );
  u_CORTEXM0DS_u_logic_Twb2z4_M66wx4_AND_6655_o1 : X_LUT6
    generic map(
      LOC => "SLICE_X4Y105",
      INIT => X"0080000000800000"
    )
    port map (
      ADR4 => u_CORTEXM0DS_u_logic_Ark2z4_25827,
      ADR0 => u_CORTEXM0DS_u_logic_Emi2z4_25932,
      ADR2 => u_CORTEXM0DS_u_logic_Fij2z4_25819,
      ADR1 => u_CORTEXM0DS_u_logic_O5t2z4_25820,
      ADR3 => u_CORTEXM0DS_u_logic_Sgj2z4_25821,
      ADR5 => '1',
      O => u_CORTEXM0DS_u_logic_Twb2z4_M66wx4_AND_6655_o
    );
  u_CORTEXM0DS_u_logic_Ppsvx43 : X_LUT5
    generic map(
      LOC => "SLICE_X4Y105",
      INIT => X"FCFFDDDD"
    )
    port map (
      ADR4 => u_CORTEXM0DS_u_logic_Ark2z4_25827,
      ADR0 => u_CORTEXM0DS_u_logic_Emi2z4_25932,
      ADR2 => u_CORTEXM0DS_u_logic_Fij2z4_25819,
      ADR1 => u_CORTEXM0DS_u_logic_O5t2z4_25820,
      ADR3 => u_CORTEXM0DS_u_logic_Sgj2z4_25821,
      O => u_CORTEXM0DS_u_logic_Ppsvx43_pack_12
    );
  u_CORTEXM0DS_u_logic_Vwhvx43_u_CORTEXM0DS_u_logic_Vwhvx43_CMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => u_CORTEXM0DS_u_logic_Vwhvx44_2998,
      O => u_CORTEXM0DS_u_logic_Vwhvx44_0
    );
  u_CORTEXM0DS_u_logic_Vwhvx44 : X_MUX2
    generic map(
      LOC => "SLICE_X4Y104"
    )
    port map (
      IA => N1961,
      IB => N1962,
      O => u_CORTEXM0DS_u_logic_Vwhvx44_2998,
      SEL => u_CORTEXM0DS_u_logic_Fij2z4_25819
    );
  u_CORTEXM0DS_u_logic_Vwhvx44_F : X_LUT6
    generic map(
      LOC => "SLICE_X4Y104",
      INIT => X"B3000000B3333333"
    )
    port map (
      ADR1 => u_CORTEXM0DS_u_logic_SF1181,
      ADR5 => u_CORTEXM0DS_u_logic_Qdj2z4_26041,
      ADR4 => u_CORTEXM0DS_u_logic_O5t2z4_25820,
      ADR3 => u_CORTEXM0DS_u_logic_Ark2z4_25827,
      ADR0 => u_CORTEXM0DS_u_logic_Vwhvx43_29142,
      ADR2 => u_CORTEXM0DS_u_logic_Ffj2z4_25823,
      O => N1961
    );
  u_CORTEXM0DS_u_logic_Vwhvx44_G : X_LUT6
    generic map(
      LOC => "SLICE_X4Y104",
      INIT => X"CE0ACC00CE0ACC00"
    )
    port map (
      ADR5 => '1',
      ADR2 => u_CORTEXM0DS_u_logic_Qdj2z4_26041,
      ADR0 => u_CORTEXM0DS_u_logic_Ffj2z4_25823,
      ADR4 => u_CORTEXM0DS_u_logic_Bnfwx4,
      ADR1 => u_CORTEXM0DS_u_logic_Ark2z4_25827,
      ADR3 => u_CORTEXM0DS_u_logic_O5t2z4_25820,
      O => N1962
    );
  u_CORTEXM0DS_u_logic_Vwhvx43 : X_LUT6
    generic map(
      LOC => "SLICE_X4Y104",
      INIT => X"00FF77770FFF7F7F"
    )
    port map (
      ADR4 => u_CORTEXM0DS_u_logic_Fij2z4_25819,
      ADR1 => u_CORTEXM0DS_u_logic_SF1181,
      ADR0 => u_CORTEXM0DS_u_logic_Sgj2z4_25821,
      ADR3 => u_CORTEXM0DS_u_logic_SF1182,
      ADR2 => u_CORTEXM0DS_u_logic_Fjewx4,
      ADR5 => u_CORTEXM0DS_u_logic_Npk2z4_25818,
      O => u_CORTEXM0DS_u_logic_Vwhvx43_29142
    );
  u_CORTEXM0DS_u_logic_SF11821 : X_LUT6
    generic map(
      LOC => "SLICE_X4Y104",
      INIT => X"FFFFFFFBFFFFFFFF"
    )
    port map (
      ADR3 => u_CORTEXM0DS_u_logic_L8t2z4_25825,
      ADR4 => u_CORTEXM0DS_u_logic_Tki2z4_25989,
      ADR5 => u_CORTEXM0DS_u_logic_Ffj2z4_25823,
      ADR0 => u_CORTEXM0DS_u_logic_O5t2z4_25820,
      ADR2 => u_CORTEXM0DS_u_logic_Qdj2z4_26041,
      ADR1 => u_CORTEXM0DS_u_logic_Fij2z4_25819,
      O => u_CORTEXM0DS_u_logic_SF1182
    );
  u_CORTEXM0DS_u_logic_O5t2z4_1_u_CORTEXM0DS_u_logic_O5t2z4_1_CMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => u_CORTEXM0DS_u_logic_Kn2wx4_Rn2wx4_AND_1336_o14_3098,
      O => u_CORTEXM0DS_u_logic_Kn2wx4_Rn2wx4_AND_1336_o14_0
    );
  u_CORTEXM0DS_u_logic_O5t2z4_1_u_CORTEXM0DS_u_logic_O5t2z4_1_BMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => u_CORTEXM0DS_u_logic_F5mvx42_3090,
      O => u_CORTEXM0DS_u_logic_F5mvx42_0
    );
  u_CORTEXM0DS_u_logic_Kn2wx4_Rn2wx4_AND_1336_o14 : X_MUX2
    generic map(
      LOC => "SLICE_X4Y107"
    )
    port map (
      IA => N1923,
      IB => N1924,
      O => u_CORTEXM0DS_u_logic_Kn2wx4_Rn2wx4_AND_1336_o14_3098,
      SEL => u_CORTEXM0DS_u_logic_Hp2wx4
    );
  u_CORTEXM0DS_u_logic_Kn2wx4_Rn2wx4_AND_1336_o14_F : X_LUT6
    generic map(
      LOC => "SLICE_X4Y107",
      INIT => X"FFFFBF330000AF00"
    )
    port map (
      ADR5 => u_CORTEXM0DS_u_logic_Ffj2z4_25823,
      ADR4 => u_CORTEXM0DS_u_logic_Fij2z4_25819,
      ADR1 => u_CORTEXM0DS_u_logic_Emi2z4_25932,
      ADR3 => u_CORTEXM0DS_u_logic_Aok2z4_25881,
      ADR2 => u_CORTEXM0DS_u_logic_Nsk2z4_25994,
      ADR0 => u_CORTEXM0DS_u_logic_Npk2z4_25818,
      O => N1923
    );
  u_CORTEXM0DS_u_logic_Kn2wx4_Rn2wx4_AND_1336_o14_G : X_LUT6
    generic map(
      LOC => "SLICE_X4Y107",
      INIT => X"EEAEFFFFCC04CC04"
    )
    port map (
      ADR5 => u_CORTEXM0DS_u_logic_Ffj2z4_25823,
      ADR0 => u_CORTEXM0DS_u_logic_Fij2z4_25819,
      ADR4 => u_CORTEXM0DS_u_logic_Emi2z4_25932,
      ADR1 => u_CORTEXM0DS_u_logic_Aok2z4_25881,
      ADR3 => u_CORTEXM0DS_u_logic_Npk2z4_25818,
      ADR2 => u_CORTEXM0DS_u_logic_Nsk2z4_25994,
      O => N1924
    );
  u_CORTEXM0DS_u_logic_Hp2wx41 : X_LUT6
    generic map(
      LOC => "SLICE_X4Y107",
      INIT => X"DDDDDDDDDDDDDDDD"
    )
    port map (
      ADR3 => '1',
      ADR4 => '1',
      ADR2 => '1',
      ADR0 => u_CORTEXM0DS_u_logic_A4t2z4_25978,
      ADR1 => u_CORTEXM0DS_u_logic_O5t2z4_25820,
      ADR5 => '1',
      O => u_CORTEXM0DS_u_logic_Hp2wx4
    );
  u_CORTEXM0DS_u_logic_F5mvx42 : X_LUT5
    generic map(
      LOC => "SLICE_X4Y107",
      INIT => X"00008800"
    )
    port map (
      ADR2 => '1',
      ADR3 => u_ahb_bridge_u_state_machine_HREADY_0,
      ADR4 => u_CORTEXM0DS_u_logic_Y9t2z4_26894,
      ADR0 => u_CORTEXM0DS_u_logic_A4t2z4_25978,
      ADR1 => u_CORTEXM0DS_u_logic_O5t2z4_25820,
      O => u_CORTEXM0DS_u_logic_F5mvx42_3090
    );
  u_CORTEXM0DS_u_logic_O5t2z4_1 : X_FF
    generic map(
      LOC => "SLICE_X4Y107",
      INIT => '1'
    )
    port map (
      CE => VCC,
      CLK => NlwBufferSignal_u_CORTEXM0DS_u_logic_O5t2z4_1_CLK,
      I => NlwBufferSignal_u_CORTEXM0DS_u_logic_O5t2z4_1_IN,
      O => u_CORTEXM0DS_u_logic_O5t2z4_1_27550,
      SET => u_CORTEXM0DS_u_logic_hreset_n_inv,
      RST => GND
    );
  u_CORTEXM0DS_u_logic_Vwhvx417 : X_LUT6
    generic map(
      LOC => "SLICE_X4Y107",
      INIT => X"A000FFFFA222FFFF"
    )
    port map (
      ADR0 => u_CORTEXM0DS_u_logic_Sgj2z4_25821,
      ADR5 => u_CORTEXM0DS_u_logic_A8yvx4,
      ADR1 => u_CORTEXM0DS_u_logic_G9w2z4_26898,
      ADR3 => u_CORTEXM0DS_u_logic_Ark2z4_25827,
      ADR2 => u_CORTEXM0DS_u_logic_Pcyvx4,
      ADR4 => u_CORTEXM0DS_u_logic_Hp2wx4,
      O => u_CORTEXM0DS_u_logic_Vwhvx417_28174
    );
  u_CORTEXM0DS_u_logic_Uv6wx41 : X_LUT6
    generic map(
      LOC => "SLICE_X5Y103",
      INIT => X"FFFF57FF00000000"
    )
    port map (
      ADR5 => u_ahb_bridge_u_state_machine_HREADY_0,
      ADR1 => u_CORTEXM0DS_u_logic_Fij2z4_25819,
      ADR2 => u_CORTEXM0DS_u_logic_Nsk2z4_25994,
      ADR0 => u_CORTEXM0DS_u_logic_Ffj2z4_25823,
      ADR4 => u_CORTEXM0DS_u_logic_Ark2z4_25827,
      ADR3 => u_CORTEXM0DS_u_logic_O5t2z4_25820,
      O => u_CORTEXM0DS_u_logic_Uv6wx4
    );
  u_CORTEXM0DS_u_logic_Eyhvx41 : X_LUT6
    generic map(
      LOC => "SLICE_X5Y103",
      INIT => X"00000000B333A000"
    )
    port map (
      ADR5 => u_CORTEXM0DS_u_logic_Pxyvx4,
      ADR4 => u_CORTEXM0DS_u_logic_Ki8vx4_Mj8vx4_OR_653_o,
      ADR1 => u_CORTEXM0DS_u_logic_S87wx4,
      ADR2 => u_CORTEXM0DS_u_logic_Sgj2z4_25821,
      ADR3 => u_CORTEXM0DS_u_logic_W9fwx4,
      ADR0 => u_CORTEXM0DS_u_logic_Emi2z4_25932,
      O => u_CORTEXM0DS_u_logic_Eyhvx41_29160
    );
  u_CORTEXM0DS_u_logic_Eyhvx42 : X_LUT6
    generic map(
      LOC => "SLICE_X5Y103",
      INIT => X"FFFF3377FFFFF3F7"
    )
    port map (
      ADR1 => u_CORTEXM0DS_u_logic_Uv6wx4,
      ADR3 => u_CORTEXM0DS_u_logic_Msyvx4,
      ADR0 => u_CORTEXM0DS_u_logic_Bswvx4,
      ADR2 => u_CORTEXM0DS_u_logic_Su6wx4,
      ADR5 => u_CORTEXM0DS_u_logic_H9i2z4_25992,
      ADR4 => u_CORTEXM0DS_u_logic_Eyhvx41_29160,
      O => u_CORTEXM0DS_u_logic_Eyhvx42_28733
    );
  u_CORTEXM0DS_u_logic_Df3wx45_u_CORTEXM0DS_u_logic_Df3wx45_BMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => u_CORTEXM0DS_u_logic_Dziwx4_Lcpvx4_OR_832_o_pack_6,
      O => u_CORTEXM0DS_u_logic_Dziwx4_Lcpvx4_OR_832_o
    );
  u_CORTEXM0DS_u_logic_Df3wx45 : X_LUT6
    generic map(
      LOC => "SLICE_X5Y98",
      INIT => X"7577555530330000"
    )
    port map (
      ADR4 => u_CORTEXM0DS_u_logic_Sjwvx4,
      ADR1 => u_CORTEXM0DS_u_logic_Zjwvx4,
      ADR2 => u_CORTEXM0DS_u_logic_H4gwx4_Fb9vx4_AND_2590_o_0,
      ADR3 => u_CORTEXM0DS_u_logic_Hh3wx4,
      ADR5 => u_CORTEXM0DS_u_logic_Qem2z4_25991,
      ADR0 => u_CORTEXM0DS_u_logic_Dziwx4_Lcpvx4_OR_832_o,
      O => u_CORTEXM0DS_u_logic_Df3wx45_29151
    );
  u_CORTEXM0DS_u_logic_Df3wx46 : X_LUT6
    generic map(
      LOC => "SLICE_X5Y98",
      INIT => X"5555555555105500"
    )
    port map (
      ADR0 => u_CORTEXM0DS_u_logic_L8t2z4_25825,
      ADR5 => u_CORTEXM0DS_u_logic_Df3wx45_29151,
      ADR1 => u_CORTEXM0DS_u_logic_Tki2z4_25989,
      ADR2 => u_CORTEXM0DS_u_logic_Npk2z4_25818,
      ADR4 => u_CORTEXM0DS_u_logic_Jp3wx4,
      ADR3 => u_CORTEXM0DS_u_logic_V6swx4_Pcyvx4_AND_6854_o,
      O => u_CORTEXM0DS_u_logic_Df3wx46_26186
    );
  u_CORTEXM0DS_u_logic_U6wvx43 : X_LUT6
    generic map(
      LOC => "SLICE_X5Y98",
      INIT => X"BBAA0000BBAA0000"
    )
    port map (
      ADR2 => '1',
      ADR4 => u_CORTEXM0DS_u_logic_Tki2z4_25989,
      ADR3 => u_CORTEXM0DS_u_logic_Swy2z4_25980,
      ADR1 => u_CORTEXM0DS_u_logic_U2x2z4_26050,
      ADR0 => u_CORTEXM0DS_u_logic_Qdj2z4_26041,
      ADR5 => '1',
      O => u_CORTEXM0DS_u_logic_U6wvx43_29150
    );
  u_CORTEXM0DS_u_logic_Dziwx4_Lcpvx4_OR_832_o1 : X_LUT5
    generic map(
      LOC => "SLICE_X5Y98",
      INIT => X"FFF3FFFF"
    )
    port map (
      ADR2 => u_CORTEXM0DS_u_logic_Hyy2z4_25993,
      ADR4 => u_CORTEXM0DS_u_logic_Tki2z4_25989,
      ADR3 => u_CORTEXM0DS_u_logic_Swy2z4_25980,
      ADR1 => u_CORTEXM0DS_u_logic_U2x2z4_26050,
      ADR0 => '1',
      O => u_CORTEXM0DS_u_logic_Dziwx4_Lcpvx4_OR_832_o_pack_6
    );
  u_CORTEXM0DS_u_logic_U6wvx44 : X_LUT6
    generic map(
      LOC => "SLICE_X5Y98",
      INIT => X"FFFF320000000000"
    )
    port map (
      ADR5 => u_CORTEXM0DS_u_logic_H9i2z4_25992,
      ADR3 => u_CORTEXM0DS_u_logic_Tki2z4_25989,
      ADR1 => u_CORTEXM0DS_u_logic_Swy2z4_25980,
      ADR2 => u_CORTEXM0DS_u_logic_Qem2z4_25991,
      ADR0 => u_CORTEXM0DS_u_logic_Hyy2z4_25993,
      ADR4 => u_CORTEXM0DS_u_logic_U6wvx43_29150,
      O => u_CORTEXM0DS_u_logic_U6wvx44_27221
    );
  u_CORTEXM0DS_u_logic_Hwhvx46_u_CORTEXM0DS_u_logic_Hwhvx46_BMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => u_CORTEXM0DS_u_logic_Wpywx4,
      O => u_CORTEXM0DS_u_logic_Wpywx4_0
    );
  u_CORTEXM0DS_u_logic_Hwhvx46 : X_LUT6
    generic map(
      LOC => "SLICE_X5Y96",
      INIT => X"EAEAE0C0EAEAEAC8"
    )
    port map (
      ADR0 => u_CORTEXM0DS_u_logic_Ju5wx4,
      ADR2 => u_CORTEXM0DS_u_logic_Hwhvx44_29147,
      ADR1 => u_CORTEXM0DS_u_logic_Hwhvx45_29067,
      ADR4 => u_CORTEXM0DS_u_logic_Nsk2z4_25994,
      ADR3 => u_CORTEXM0DS_u_logic_Y6t2z4_25822,
      ADR5 => u_CORTEXM0DS_u_logic_Sgj2z4_25821,
      O => u_CORTEXM0DS_u_logic_Hwhvx46_29149
    );
  u_CORTEXM0DS_u_logic_Hwhvx47 : X_LUT6
    generic map(
      LOC => "SLICE_X5Y96",
      INIT => X"FFFF0F8F0F8F0F8F"
    )
    port map (
      ADR4 => u_CORTEXM0DS_u_logic_Hwhvx42_29066,
      ADR5 => u_CORTEXM0DS_u_logic_Hwhvx46_29149,
      ADR0 => u_CORTEXM0DS_u_logic_Fij2z4_25819,
      ADR1 => u_CORTEXM0DS_u_logic_O5t2z4_25820,
      ADR3 => u_CORTEXM0DS_u_logic_Ark2z4_25827,
      ADR2 => u_ahb_bridge_u_state_machine_HREADY_0,
      O => u_CORTEXM0DS_u_logic_Hwhvx47_28756
    );
  u_CORTEXM0DS_u_logic_Hwhvx44_SW0 : X_LUT6
    generic map(
      LOC => "SLICE_X5Y96",
      INIT => X"000A0000000A0000"
    )
    port map (
      ADR1 => '1',
      ADR4 => u_CORTEXM0DS_u_logic_Emi2z4_25932,
      ADR3 => u_CORTEXM0DS_u_logic_Ark2z4_25827,
      ADR0 => u_CORTEXM0DS_u_logic_Ffj2z4_25823,
      ADR2 => u_CORTEXM0DS_u_logic_Tki2z4_25989,
      ADR5 => '1',
      O => N1827
    );
  u_CORTEXM0DS_u_logic_Wpywx41 : X_LUT5
    generic map(
      LOC => "SLICE_X5Y96",
      INIT => X"FFFFFFFD"
    )
    port map (
      ADR1 => u_CORTEXM0DS_u_logic_L8t2z4_25825,
      ADR4 => u_CORTEXM0DS_u_logic_Emi2z4_25932,
      ADR3 => u_CORTEXM0DS_u_logic_Ark2z4_25827,
      ADR0 => u_CORTEXM0DS_u_logic_Ffj2z4_25823,
      ADR2 => u_CORTEXM0DS_u_logic_Tki2z4_25989,
      O => u_CORTEXM0DS_u_logic_Wpywx4
    );
  u_CORTEXM0DS_u_logic_Hwhvx44 : X_LUT6
    generic map(
      LOC => "SLICE_X5Y96",
      INIT => X"B0B0B0B030FF3033"
    )
    port map (
      ADR1 => u_CORTEXM0DS_u_logic_Fij2z4_25819,
      ADR2 => u_CORTEXM0DS_u_logic_Sgj2z4_25821,
      ADR3 => u_CORTEXM0DS_u_logic_L8t2z4_25825,
      ADR5 => u_CORTEXM0DS_u_logic_O5t2z4_25820,
      ADR4 => N1827,
      ADR0 => u_CORTEXM0DS_u_logic_Y6t2z4_25822,
      O => u_CORTEXM0DS_u_logic_Hwhvx44_29147
    );
  u_CORTEXM0DS_u_logic_Vwhvx48 : X_LUT6
    generic map(
      LOC => "SLICE_X5Y102",
      INIT => X"FFFFFFFF3FBF0FAF"
    )
    port map (
      ADR0 => u_CORTEXM0DS_u_logic_Msyvx4,
      ADR3 => u_CORTEXM0DS_u_logic_Bswvx4,
      ADR5 => u_CORTEXM0DS_u_logic_Vwhvx46_0,
      ADR2 => u_CORTEXM0DS_u_logic_Nbyvx4,
      ADR4 => u_CORTEXM0DS_u_logic_Vwhvx47_0,
      ADR1 => u_CORTEXM0DS_u_logic_Fjewx4,
      O => u_CORTEXM0DS_u_logic_Vwhvx48_29159
    );
  u_CORTEXM0DS_u_logic_Vwhvx413 : X_LUT6
    generic map(
      LOC => "SLICE_X5Y102",
      INIT => X"AEAEFF00AFAFFF00"
    )
    port map (
      ADR4 => u_CORTEXM0DS_u_logic_Tki2z4_25989,
      ADR2 => u_CORTEXM0DS_u_logic_Hyy2z4_25993,
      ADR1 => u_CORTEXM0DS_u_logic_Qem2z4_25991,
      ADR5 => u_CORTEXM0DS_u_logic_Swy2z4_25980,
      ADR0 => u_CORTEXM0DS_u_logic_Qdj2z4_26041,
      ADR3 => u_CORTEXM0DS_u_logic_Vwhvx412_28896,
      O => u_CORTEXM0DS_u_logic_Vwhvx413_29158
    );
  u_CORTEXM0DS_u_logic_Vwhvx414 : X_LUT6
    generic map(
      LOC => "SLICE_X5Y102",
      INIT => X"FFFFFEFCFCFCFCFC"
    )
    port map (
      ADR5 => u_CORTEXM0DS_u_logic_Vwhvx49_27771,
      ADR4 => u_CORTEXM0DS_u_logic_Vwhvx413_29158,
      ADR3 => u_CORTEXM0DS_u_logic_Xhxvx4,
      ADR0 => u_CORTEXM0DS_u_logic_Hyy2z4_25993,
      ADR1 => u_CORTEXM0DS_u_logic_Vwhvx48_29159,
      ADR2 => u_CORTEXM0DS_u_logic_Vwhvx45_28882,
      O => u_CORTEXM0DS_u_logic_Vwhvx414_28897
    );
  u_CORTEXM0DS_u_logic_D1awx4_V0dwx4_AND_2283_o1 : X_LUT6
    generic map(
      LOC => "SLICE_X5Y105",
      INIT => X"F777F777F555F555"
    )
    port map (
      ADR4 => '1',
      ADR0 => u_CORTEXM0DS_u_logic_Emi2z4_25932,
      ADR3 => u_CORTEXM0DS_u_logic_Ark2z4_25827,
      ADR5 => u_CORTEXM0DS_u_logic_Aok2z4_25881,
      ADR2 => u_CORTEXM0DS_u_logic_Tki2z4_25989,
      ADR1 => u_CORTEXM0DS_u_logic_Ffj2z4_25823,
      O => u_CORTEXM0DS_u_logic_D1awx4_V0dwx4_AND_2283_o1_29162
    );
  u_CORTEXM0DS_u_logic_D1awx4_V0dwx4_AND_2283_o2 : X_LUT6
    generic map(
      LOC => "SLICE_X5Y105",
      INIT => X"AFAF3F3FAFAF2F0F"
    )
    port map (
      ADR2 => u_CORTEXM0DS_u_logic_Pdi2z4_26208,
      ADR4 => u_CORTEXM0DS_u_logic_Npk2z4_25818,
      ADR3 => u_CORTEXM0DS_u_logic_Tki2z4_25989,
      ADR0 => u_CORTEXM0DS_u_logic_Fij2z4_25819,
      ADR1 => u_CORTEXM0DS_u_logic_O5t2z4_25820,
      ADR5 => u_CORTEXM0DS_u_logic_D1awx4_V0dwx4_AND_2283_o1_29162,
      O => u_CORTEXM0DS_u_logic_D1awx4_V0dwx4_AND_2283_o3_28741
    );
  u_CORTEXM0DS_u_logic_Vwhvx433 : X_LUT6
    generic map(
      LOC => "SLICE_X5Y105",
      INIT => X"02000000AAAA0000"
    )
    port map (
      ADR4 => u_CORTEXM0DS_u_logic_Vwhvx432_28153,
      ADR0 => u_CORTEXM0DS_u_logic_Nsk2z4_25994,
      ADR5 => u_CORTEXM0DS_u_logic_Tki2z4_25989,
      ADR3 => u_CORTEXM0DS_u_logic_P9fwx4,
      ADR1 => u_CORTEXM0DS_u_logic_S87wx4,
      ADR2 => u_CORTEXM0DS_u_logic_W9fwx4,
      O => u_CORTEXM0DS_u_logic_Vwhvx433_29161
    );
  u_CORTEXM0DS_u_logic_Ffj2z4 : X_FF
    generic map(
      LOC => "SLICE_X5Y105",
      INIT => '0'
    )
    port map (
      CE => VCC,
      CLK => NlwBufferSignal_u_CORTEXM0DS_u_logic_Ffj2z4_CLK,
      I => u_CORTEXM0DS_u_logic_Vwhvx4,
      O => u_CORTEXM0DS_u_logic_Ffj2z4_25823,
      RST => u_CORTEXM0DS_u_logic_hreset_n_inv,
      SET => GND
    );
  u_CORTEXM0DS_u_logic_Vwhvx434 : X_LUT6
    generic map(
      LOC => "SLICE_X5Y105",
      INIT => X"FFF0FFF055504440"
    )
    port map (
      ADR2 => u_ahb_bridge_u_state_machine_HREADY_0,
      ADR5 => u_CORTEXM0DS_u_logic_Vwhvx414_28897,
      ADR1 => u_CORTEXM0DS_u_logic_Vwhvx431_0,
      ADR3 => u_CORTEXM0DS_u_logic_Ffj2z4_25823,
      ADR4 => u_CORTEXM0DS_u_logic_Vwhvx433_29161,
      ADR0 => u_CORTEXM0DS_u_logic_L8t2z4_25825,
      O => u_CORTEXM0DS_u_logic_Vwhvx4
    );
  u_CORTEXM0DS_u_logic_Hwhvx45_u_CORTEXM0DS_u_logic_Hwhvx45_AMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => u_CORTEXM0DS_u_logic_O58wx4,
      O => u_CORTEXM0DS_u_logic_O58wx4_0
    );
  u_CORTEXM0DS_u_logic_Hwhvx45 : X_LUT6
    generic map(
      LOC => "SLICE_X5Y97",
      INIT => X"FFFFFFFEFFFFAAAA"
    )
    port map (
      ADR5 => u_CORTEXM0DS_u_logic_Ljhwx4_Dmgvx4_AND_2647_o,
      ADR1 => u_CORTEXM0DS_u_logic_Rngwx4,
      ADR3 => u_CORTEXM0DS_u_logic_Nsk2z4_25994,
      ADR2 => u_CORTEXM0DS_u_logic_Y6t2z4_25822,
      ADR4 => u_CORTEXM0DS_u_logic_Fij2z4_25819,
      ADR0 => u_CORTEXM0DS_u_logic_Sgj2z4_25821,
      O => u_CORTEXM0DS_u_logic_Hwhvx45_29067
    );
  u_CORTEXM0DS_u_logic_Ljhwx4_Dmgvx4_AND_2647_o1 : X_LUT6
    generic map(
      LOC => "SLICE_X5Y97",
      INIT => X"00F0000000F00000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => u_CORTEXM0DS_u_logic_A4t2z4_25978,
      ADR4 => u_CORTEXM0DS_u_logic_Emi2z4_25932,
      ADR3 => u_CORTEXM0DS_u_logic_Fij2z4_25819,
      ADR5 => '1',
      O => u_CORTEXM0DS_u_logic_Ljhwx4_Dmgvx4_AND_2647_o
    );
  u_CORTEXM0DS_u_logic_O58wx41 : X_LUT5
    generic map(
      LOC => "SLICE_X5Y97",
      INIT => X"FFFFFF00"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR4 => u_CORTEXM0DS_u_logic_Emi2z4_25932,
      ADR3 => u_CORTEXM0DS_u_logic_Fij2z4_25819,
      O => u_CORTEXM0DS_u_logic_O58wx4
    );
  u_CORTEXM0DS_u_logic_I2mwx41_u_CORTEXM0DS_u_logic_I2mwx41_CMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => u_CORTEXM0DS_u_logic_Hq1wx4_Pxyvx4_OR_893_o_pack_5,
      O => u_CORTEXM0DS_u_logic_Hq1wx4_Pxyvx4_OR_893_o
    );
  u_CORTEXM0DS_u_logic_I2mwx411 : X_LUT6
    generic map(
      LOC => "SLICE_X5Y99",
      INIT => X"FEFFFFFFFFFFFFFF"
    )
    port map (
      ADR2 => u_CORTEXM0DS_u_logic_Tki2z4_25989,
      ADR1 => u_CORTEXM0DS_u_logic_Nsk2z4_25994,
      ADR0 => u_CORTEXM0DS_u_logic_L8t2z4_25825,
      ADR3 => u_CORTEXM0DS_u_logic_Ark2z4_25827,
      ADR5 => u_CORTEXM0DS_u_logic_Aok2z4_25881,
      ADR4 => u_CORTEXM0DS_u_logic_Ffj2z4_25823,
      O => u_CORTEXM0DS_u_logic_I2mwx41
    );
  u_CORTEXM0DS_u_logic_Rvb2z4_M66wx4_AND_6648_o1 : X_LUT6
    generic map(
      LOC => "SLICE_X5Y99",
      INIT => X"0008000000080000"
    )
    port map (
      ADR4 => u_CORTEXM0DS_u_logic_Ark2z4_25827,
      ADR0 => u_CORTEXM0DS_u_logic_O5t2z4_25820,
      ADR1 => u_CORTEXM0DS_u_logic_Fij2z4_25819,
      ADR3 => u_CORTEXM0DS_u_logic_Ffj2z4_25823,
      ADR2 => u_CORTEXM0DS_u_logic_Npk2z4_25818,
      ADR5 => '1',
      O => u_CORTEXM0DS_u_logic_Rvb2z4_M66wx4_AND_6648_o
    );
  u_CORTEXM0DS_u_logic_Hq1wx4_Pxyvx4_OR_893_o1 : X_LUT5
    generic map(
      LOC => "SLICE_X5Y99",
      INIT => X"FFFFFFDD"
    )
    port map (
      ADR4 => u_CORTEXM0DS_u_logic_Ark2z4_25827,
      ADR0 => u_CORTEXM0DS_u_logic_O5t2z4_25820,
      ADR1 => u_CORTEXM0DS_u_logic_Fij2z4_25819,
      ADR3 => u_CORTEXM0DS_u_logic_Ffj2z4_25823,
      ADR2 => '1',
      O => u_CORTEXM0DS_u_logic_Hq1wx4_Pxyvx4_OR_893_o_pack_5
    );
  u_CORTEXM0DS_u_logic_K6yvx43 : X_LUT6
    generic map(
      LOC => "SLICE_X5Y99",
      INIT => X"5F5F5F0F7F7F7F3F"
    )
    port map (
      ADR0 => u_CORTEXM0DS_u_logic_Hq1wx4_Pxyvx4_OR_893_o,
      ADR3 => u_CORTEXM0DS_u_logic_L8t2z4_25825,
      ADR4 => u_CORTEXM0DS_u_logic_W9fwx4,
      ADR1 => u_CORTEXM0DS_u_logic_Sznvx4_F3ovx4_OR_1359_o,
      ADR5 => u_CORTEXM0DS_u_logic_S87wx4,
      ADR2 => u_CORTEXM0DS_u_logic_Lbiwx4,
      O => u_CORTEXM0DS_u_logic_K6yvx43_29152
    );
  u_CORTEXM0DS_u_logic_K6yvx46_SW0 : X_LUT6
    generic map(
      LOC => "SLICE_X5Y99",
      INIT => X"FFFFFFCFFFFFFFCF"
    )
    port map (
      ADR0 => '1',
      ADR5 => '1',
      ADR2 => u_CORTEXM0DS_u_logic_I2mwx41,
      ADR4 => u_CORTEXM0DS_u_logic_K6yvx42_0,
      ADR3 => u_CORTEXM0DS_u_logic_K6yvx43_29152,
      ADR1 => u_CORTEXM0DS_u_logic_K6yvx44_28964,
      O => N1895
    );
  u_CORTEXM0DS_u_logic_Yuhvx43_u_CORTEXM0DS_u_logic_Yuhvx43_BMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => N1891,
      O => N1891_0
    );
  u_CORTEXM0DS_u_logic_Yuhvx43 : X_LUT6
    generic map(
      LOC => "SLICE_X5Y101",
      INIT => X"FFFF0E0CFFFF0A00"
    )
    port map (
      ADR2 => u_CORTEXM0DS_u_logic_Ark2z4_25827,
      ADR0 => u_CORTEXM0DS_u_logic_Aok2z4_25881,
      ADR3 => u_CORTEXM0DS_u_logic_O5t2z4_25820,
      ADR1 => u_CORTEXM0DS_u_logic_Npk2z4_25818,
      ADR5 => u_CORTEXM0DS_u_logic_Srgwx4,
      ADR4 => N1883,
      O => u_CORTEXM0DS_u_logic_Yuhvx43_28053
    );
  u_CORTEXM0DS_u_logic_Yuhvx43_SW0 : X_LUT6
    generic map(
      LOC => "SLICE_X5Y101",
      INIT => X"FFFFFFFFEEEFEEEE"
    )
    port map (
      ADR0 => u_CORTEXM0DS_u_logic_Rvb2z4_M66wx4_AND_6648_o,
      ADR2 => u_CORTEXM0DS_u_logic_O5t2z4_25820,
      ADR4 => u_CORTEXM0DS_u_logic_L8t2z4_25825,
      ADR3 => u_CORTEXM0DS_u_logic_Msyvx4,
      ADR1 => u_CORTEXM0DS_u_logic_Yuhvx42_29155,
      ADR5 => u_CORTEXM0DS_u_logic_Mwb2z4_Q5gvx4_AND_6653_o,
      O => N1883
    );
  u_CORTEXM0DS_u_logic_Yuhvx42_SW0 : X_LUT6
    generic map(
      LOC => "SLICE_X5Y101",
      INIT => X"8088008880880088"
    )
    port map (
      ADR0 => u_CORTEXM0DS_u_logic_Sgj2z4_25821,
      ADR1 => u_CORTEXM0DS_u_logic_Nsk2z4_25994,
      ADR3 => u_CORTEXM0DS_u_logic_Ark2z4_25827,
      ADR2 => u_CORTEXM0DS_u_logic_Ffj2z4_25823,
      ADR4 => u_CORTEXM0DS_u_logic_L8t2z4_25825,
      ADR5 => '1',
      O => N1831
    );
  u_CORTEXM0DS_u_logic_U6wvx42_SW0 : X_LUT5
    generic map(
      LOC => "SLICE_X5Y101",
      INIT => X"00FF0000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR3 => u_CORTEXM0DS_u_logic_Ark2z4_25827,
      ADR2 => '1',
      ADR4 => u_CORTEXM0DS_u_logic_L8t2z4_25825,
      O => N1891
    );
  u_CORTEXM0DS_u_logic_Yuhvx42 : X_LUT6
    generic map(
      LOC => "SLICE_X5Y101",
      INIT => X"F0F03000F0F00050"
    )
    port map (
      ADR2 => u_CORTEXM0DS_u_logic_O5t2z4_25820,
      ADR4 => N1831,
      ADR5 => u_CORTEXM0DS_u_logic_Fij2z4_25819,
      ADR3 => u_CORTEXM0DS_u_logic_Ffj2z4_25823,
      ADR1 => u_CORTEXM0DS_u_logic_Ark2z4_25827,
      ADR0 => u_CORTEXM0DS_u_logic_Emi2z4_25932,
      O => u_CORTEXM0DS_u_logic_Yuhvx42_29155
    );
  u_CORTEXM0DS_u_logic_Vwhvx45_u_CORTEXM0DS_u_logic_Vwhvx45_BMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => u_CORTEXM0DS_u_logic_SF230,
      O => u_CORTEXM0DS_u_logic_SF230_0
    );
  u_CORTEXM0DS_u_logic_Vwhvx45_u_CORTEXM0DS_u_logic_Vwhvx45_AMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => u_CORTEXM0DS_u_logic_Bnfwx4_pack_5,
      O => u_CORTEXM0DS_u_logic_Bnfwx4
    );
  u_CORTEXM0DS_u_logic_Vwhvx45 : X_LUT6
    generic map(
      LOC => "SLICE_X5Y104",
      INIT => X"CCCC040CCCCC44CC"
    )
    port map (
      ADR4 => u_CORTEXM0DS_u_logic_Emi2z4_25932,
      ADR3 => u_CORTEXM0DS_u_logic_Fij2z4_25819,
      ADR0 => u_CORTEXM0DS_u_logic_SF1182,
      ADR2 => u_CORTEXM0DS_u_logic_SF1181,
      ADR5 => u_CORTEXM0DS_u_logic_Sgj2z4_25821,
      ADR1 => u_CORTEXM0DS_u_logic_Vwhvx44_0,
      O => u_CORTEXM0DS_u_logic_Vwhvx45_28882
    );
  u_CORTEXM0DS_u_logic_SF11811 : X_LUT6
    generic map(
      LOC => "SLICE_X5Y104",
      INIT => X"FF3FFF15FF3FFF3F"
    )
    port map (
      ADR3 => u_CORTEXM0DS_u_logic_Qdj2z4_26041,
      ADR5 => u_CORTEXM0DS_u_logic_Nsk2z4_25994,
      ADR4 => u_CORTEXM0DS_u_logic_Tki2z4_25989,
      ADR0 => u_CORTEXM0DS_u_logic_Ukpvx4,
      ADR2 => u_CORTEXM0DS_u_logic_Bnfwx4,
      ADR1 => u_CORTEXM0DS_u_logic_Ffj2z4_25823,
      O => u_CORTEXM0DS_u_logic_SF1181
    );
  u_CORTEXM0DS_u_logic_Kngwx41 : X_LUT6
    generic map(
      LOC => "SLICE_X5Y104",
      INIT => X"2222222222222222"
    )
    port map (
      ADR3 => '1',
      ADR4 => '1',
      ADR2 => '1',
      ADR0 => u_CORTEXM0DS_u_logic_Ffj2z4_25823,
      ADR1 => u_CORTEXM0DS_u_logic_Ark2z4_25827,
      ADR5 => '1',
      O => u_CORTEXM0DS_u_logic_Kngwx4
    );
  u_CORTEXM0DS_u_logic_SF2302 : X_LUT5
    generic map(
      LOC => "SLICE_X5Y104",
      INIT => X"75757775"
    )
    port map (
      ADR2 => u_CORTEXM0DS_u_logic_SF2301_28117,
      ADR3 => u_CORTEXM0DS_u_logic_Bnfwx4,
      ADR4 => u_CORTEXM0DS_u_logic_Aok2z4_25881,
      ADR0 => u_CORTEXM0DS_u_logic_Ffj2z4_25823,
      ADR1 => u_CORTEXM0DS_u_logic_Ark2z4_25827,
      O => u_CORTEXM0DS_u_logic_SF230
    );
  u_CORTEXM0DS_u_logic_R3mwx4_SW1 : X_LUT6
    generic map(
      LOC => "SLICE_X5Y104",
      INIT => X"FFFCFFFFFFFCFFFF"
    )
    port map (
      ADR0 => '1',
      ADR4 => u_CORTEXM0DS_u_logic_Fij2z4_25819,
      ADR2 => u_CORTEXM0DS_u_logic_L8t2z4_25825,
      ADR1 => u_CORTEXM0DS_u_logic_Npk2z4_25818,
      ADR3 => u_CORTEXM0DS_u_logic_Tki2z4_25989,
      ADR5 => '1',
      O => N1849
    );
  u_CORTEXM0DS_u_logic_Bnfwx41 : X_LUT5
    generic map(
      LOC => "SLICE_X5Y104",
      INIT => X"00050000"
    )
    port map (
      ADR0 => u_CORTEXM0DS_u_logic_O5t2z4_25820,
      ADR4 => u_CORTEXM0DS_u_logic_Fij2z4_25819,
      ADR2 => u_CORTEXM0DS_u_logic_L8t2z4_25825,
      ADR1 => '1',
      ADR3 => u_CORTEXM0DS_u_logic_Tki2z4_25989,
      O => u_CORTEXM0DS_u_logic_Bnfwx4_pack_5
    );
  u_CORTEXM0DS_u_logic_Ruhvx419_u_CORTEXM0DS_u_logic_Ruhvx419_CMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => u_CORTEXM0DS_u_logic_Nywvx4_pack_4,
      O => u_CORTEXM0DS_u_logic_Nywvx4
    );
  u_CORTEXM0DS_u_logic_Ruhvx419 : X_LUT6
    generic map(
      LOC => "SLICE_X5Y94",
      INIT => X"0000130000001300"
    )
    port map (
      ADR3 => u_CORTEXM0DS_u_logic_S9kwx4_Z9kwx4_AND_2879_o,
      ADR4 => u_CORTEXM0DS_u_logic_Nqy2z4_26174,
      ADR1 => u_CORTEXM0DS_u_logic_Lny2z4_26505,
      ADR0 => u_CORTEXM0DS_u_logic_Xly2z4_26502,
      ADR2 => u_CORTEXM0DS_u_logic_Zoy2z4_25958,
      ADR5 => '1',
      O => u_CORTEXM0DS_u_logic_Ruhvx419_28793
    );
  u_CORTEXM0DS_u_logic_Nywvx41 : X_LUT5
    generic map(
      LOC => "SLICE_X5Y94",
      INIT => X"0000C0C0"
    )
    port map (
      ADR0 => '1',
      ADR4 => u_CORTEXM0DS_u_logic_Nqy2z4_26174,
      ADR1 => u_CORTEXM0DS_u_logic_Lny2z4_26505,
      ADR3 => '1',
      ADR2 => u_CORTEXM0DS_u_logic_Zoy2z4_25958,
      O => u_CORTEXM0DS_u_logic_Nywvx4_pack_4
    );
  u_CORTEXM0DS_u_logic_S9kwx4_Z9kwx4_AND_2879_o1 : X_LUT6
    generic map(
      LOC => "SLICE_X5Y94",
      INIT => X"0080000000000000"
    )
    port map (
      ADR2 => u_CORTEXM0DS_u_logic_Bsy2z4_26463,
      ADR3 => u_CORTEXM0DS_u_logic_Abgwx4,
      ADR1 => u_CORTEXM0DS_u_logic_Gh6wx4,
      ADR4 => u_CORTEXM0DS_u_logic_Hyewx4,
      ADR5 => u_CORTEXM0DS_u_logic_Ohwvx4,
      ADR0 => u_CORTEXM0DS_u_logic_Swy2z4_25980,
      O => u_CORTEXM0DS_u_logic_S9kwx4_Z9kwx4_AND_2879_o
    );
  u_CORTEXM0DS_u_logic_U6wvx46 : X_LUT6
    generic map(
      LOC => "SLICE_X5Y94",
      INIT => X"0000000004050400"
    )
    port map (
      ADR5 => u_CORTEXM0DS_u_logic_Lcpvx4_Izwvx4_OR_905_o,
      ADR0 => u_CORTEXM0DS_u_logic_Swy2z4_25980,
      ADR2 => u_CORTEXM0DS_u_logic_Bsy2z4_26463,
      ADR3 => u_CORTEXM0DS_u_logic_Dvy2z4_25831,
      ADR1 => u_CORTEXM0DS_u_logic_Nywvx4,
      ADR4 => u_CORTEXM0DS_u_logic_Pty2z4_26040,
      O => u_CORTEXM0DS_u_logic_U6wvx46_27223
    );
  u_CORTEXM0DS_u_logic_Unewx431 : X_LUT6
    generic map(
      LOC => "SLICE_X5Y95",
      INIT => X"BBFFB3FFBBFFBBFF"
    )
    port map (
      ADR0 => u_CORTEXM0DS_u_logic_Hyy2z4_25993,
      ADR4 => u_CORTEXM0DS_u_logic_Bsy2z4_26463,
      ADR5 => u_CORTEXM0DS_u_logic_J16wx4,
      ADR2 => u_CORTEXM0DS_u_logic_Lqwvx4,
      ADR1 => u_CORTEXM0DS_u_logic_Gh6wx4,
      ADR3 => u_CORTEXM0DS_u_logic_Ohwvx4,
      O => u_CORTEXM0DS_u_logic_Unewx43
    );
  u_CORTEXM0DS_u_logic_Xxhvx48 : X_LUT6
    generic map(
      LOC => "SLICE_X5Y95",
      INIT => X"CD05CC00FFFFFFFF"
    )
    port map (
      ADR4 => u_CORTEXM0DS_u_logic_Gh6wx4,
      ADR0 => N1871,
      ADR2 => u_CORTEXM0DS_u_logic_Bsy2z4_26463,
      ADR3 => u_CORTEXM0DS_u_logic_Xxhvx46_28051,
      ADR1 => u_CORTEXM0DS_u_logic_Px5wx4,
      ADR5 => u_CORTEXM0DS_u_logic_Unewx43,
      O => u_CORTEXM0DS_u_logic_Xxhvx48_28848
    );
  u_CORTEXM0DS_u_logic_Wolwx4_Dplwx4_AND_3043_o4 : X_LUT6
    generic map(
      LOC => "SLICE_X5Y95",
      INIT => X"0055554400554544"
    )
    port map (
      ADR0 => u_CORTEXM0DS_u_logic_Ffj2z4_25823,
      ADR4 => u_CORTEXM0DS_u_logic_Aok2z4_25881,
      ADR3 => u_CORTEXM0DS_u_logic_O5t2z4_25820,
      ADR2 => u_CORTEXM0DS_u_logic_Sgj2z4_25821,
      ADR5 => u_CORTEXM0DS_u_logic_Fij2z4_25819,
      ADR1 => u_CORTEXM0DS_u_logic_Nsk2z4_25994,
      O => u_CORTEXM0DS_u_logic_Wolwx4_Dplwx4_AND_3043_o5_26251
    );
  u_CORTEXM0DS_u_logic_Kn2wx4_Rn2wx4_AND_1336_o8 : X_LUT6
    generic map(
      LOC => "SLICE_X5Y93",
      INIT => X"0F030A000B030A00"
    )
    port map (
      ADR2 => u_CORTEXM0DS_u_logic_Sgj2z4_25821,
      ADR3 => u_CORTEXM0DS_u_logic_Npk2z4_25818,
      ADR4 => u_CORTEXM0DS_u_logic_Aok2z4_25881,
      ADR5 => u_CORTEXM0DS_u_logic_O5t2z4_25820,
      ADR0 => u_CORTEXM0DS_u_logic_Emi2z4_25932,
      ADR1 => u_CORTEXM0DS_u_logic_Nsk2z4_25994,
      O => u_CORTEXM0DS_u_logic_Kn2wx4_Rn2wx4_AND_1336_o8_28762
    );
  u_CORTEXM0DS_u_logic_Wolwx4_Dplwx4_AND_3043_o3_u_CORTEXM0DS_u_logic_Wolwx4_Dplwx4_AND_3043_o3_BMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => u_CORTEXM0DS_u_logic_Xviwx4_pack_8,
      O => u_CORTEXM0DS_u_logic_Xviwx4
    );
  u_CORTEXM0DS_u_logic_Wolwx4_Dplwx4_AND_3043_o2 : X_LUT6
    generic map(
      LOC => "SLICE_X5Y100",
      INIT => X"EF000F00EA00C000"
    )
    port map (
      ADR3 => u_CORTEXM0DS_u_logic_Mv2wx4,
      ADR1 => u_CORTEXM0DS_u_logic_Xviwx4,
      ADR5 => u_CORTEXM0DS_u_logic_Aok2z4_25881,
      ADR2 => u_CORTEXM0DS_u_logic_O5t2z4_25820,
      ADR4 => u_CORTEXM0DS_u_logic_Ffj2z4_25823,
      ADR0 => u_CORTEXM0DS_u_logic_Nsk2z4_25994,
      O => u_CORTEXM0DS_u_logic_Wolwx4_Dplwx4_AND_3043_o3_29154
    );
  u_CORTEXM0DS_u_logic_Wolwx4_Dplwx4_AND_3043_o5 : X_LUT6
    generic map(
      LOC => "SLICE_X5Y100",
      INIT => X"FFFFFFFFEEEEEEEE"
    )
    port map (
      ADR4 => '1',
      ADR3 => '1',
      ADR2 => '1',
      ADR1 => u_CORTEXM0DS_u_logic_Wolwx4_Dplwx4_AND_3043_o4_29153,
      ADR0 => u_CORTEXM0DS_u_logic_Wolwx4_Dplwx4_AND_3043_o5_26251,
      ADR5 => u_CORTEXM0DS_u_logic_Wolwx4_Dplwx4_AND_3043_o3_29154,
      O => u_CORTEXM0DS_u_logic_Wolwx4_Dplwx4_AND_3043_o
    );
  u_CORTEXM0DS_u_logic_Qxhvx417 : X_LUT6
    generic map(
      LOC => "SLICE_X5Y100",
      INIT => X"1000544410005444"
    )
    port map (
      ADR0 => u_CORTEXM0DS_u_logic_Tki2z4_25989,
      ADR1 => u_CORTEXM0DS_u_logic_Aok2z4_25881,
      ADR4 => u_CORTEXM0DS_u_logic_Fij2z4_25819,
      ADR3 => u_CORTEXM0DS_u_logic_Npk2z4_25818,
      ADR2 => u_CORTEXM0DS_u_logic_Sgj2z4_25821,
      ADR5 => '1',
      O => u_CORTEXM0DS_u_logic_Qxhvx417_28104
    );
  u_CORTEXM0DS_u_logic_Xviwx41 : X_LUT5
    generic map(
      LOC => "SLICE_X5Y100",
      INIT => X"FFFFCFCF"
    )
    port map (
      ADR0 => '1',
      ADR1 => u_CORTEXM0DS_u_logic_Aok2z4_25881,
      ADR4 => u_CORTEXM0DS_u_logic_Fij2z4_25819,
      ADR3 => '1',
      ADR2 => u_CORTEXM0DS_u_logic_Sgj2z4_25821,
      O => u_CORTEXM0DS_u_logic_Xviwx4_pack_8
    );
  u_CORTEXM0DS_u_logic_Wolwx4_Dplwx4_AND_3043_o3 : X_LUT6
    generic map(
      LOC => "SLICE_X5Y100",
      INIT => X"EE00E000EEEEEEEE"
    )
    port map (
      ADR1 => u_CORTEXM0DS_u_logic_L8t2z4_25825,
      ADR0 => u_CORTEXM0DS_u_logic_Tki2z4_25989,
      ADR3 => u_CORTEXM0DS_u_logic_Ffj2z4_25823,
      ADR4 => u_CORTEXM0DS_u_logic_Nsk2z4_25994,
      ADR2 => u_CORTEXM0DS_u_logic_Xviwx4,
      ADR5 => u_CORTEXM0DS_u_logic_O5t2z4_25820,
      O => u_CORTEXM0DS_u_logic_Wolwx4_Dplwx4_AND_3043_o4_29153
    );
  u_CORTEXM0DS_u_logic_B8gwx4_u_CORTEXM0DS_u_logic_B8gwx4_DMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => N1853_pack_2,
      O => N1853
    );
  u_CORTEXM0DS_u_logic_B8gwx41 : X_LUT6
    generic map(
      LOC => "SLICE_X6Y94",
      INIT => X"FFFF0F0FFFFF0F0F"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR3 => '1',
      ADR2 => u_CORTEXM0DS_u_logic_Hyy2z4_25993,
      ADR4 => u_CORTEXM0DS_u_logic_H9i2z4_25992,
      ADR5 => '1',
      O => u_CORTEXM0DS_u_logic_B8gwx4
    );
  u_CORTEXM0DS_u_logic_Ruhvx45_SW0 : X_LUT5
    generic map(
      LOC => "SLICE_X6Y94",
      INIT => X"070F77FF"
    )
    port map (
      ADR1 => u_CORTEXM0DS_u_logic_Pty2z4_26040,
      ADR3 => u_CORTEXM0DS_u_logic_Qem2z4_25991,
      ADR0 => u_CORTEXM0DS_u_logic_O3hwx4_0,
      ADR2 => u_CORTEXM0DS_u_logic_Hyy2z4_25993,
      ADR4 => u_CORTEXM0DS_u_logic_H9i2z4_25992,
      O => N1853_pack_2
    );
  u_CORTEXM0DS_u_logic_Vwhvx432 : X_LUT6
    generic map(
      LOC => "SLICE_X6Y94",
      INIT => X"CCCFCCCCDDDFDDDD"
    )
    port map (
      ADR1 => u_CORTEXM0DS_u_logic_Sgj2z4_25821,
      ADR2 => u_CORTEXM0DS_u_logic_Ffj2z4_25823,
      ADR4 => u_CORTEXM0DS_u_logic_S4w2z4_26274,
      ADR3 => u_CORTEXM0DS_u_logic_C34wx4_26213,
      ADR5 => u_CORTEXM0DS_u_logic_B8gwx4,
      ADR0 => u_CORTEXM0DS_u_logic_Fij2z4_25819,
      O => u_CORTEXM0DS_u_logic_Vwhvx432_28153
    );
  u_CORTEXM0DS_u_logic_Ruhvx45 : X_LUT6
    generic map(
      LOC => "SLICE_X6Y94",
      INIT => X"0000000000000400"
    )
    port map (
      ADR2 => u_CORTEXM0DS_u_logic_A4t2z4_25978,
      ADR3 => u_CORTEXM0DS_u_logic_U2x2z4_26050,
      ADR5 => u_CORTEXM0DS_u_logic_L8t2z4_25825,
      ADR1 => u_CORTEXM0DS_u_logic_Tki2z4_25989,
      ADR4 => u_CORTEXM0DS_u_logic_Swy2z4_25980,
      ADR0 => N1853,
      O => u_CORTEXM0DS_u_logic_Ruhvx45_26461
    );
  u_CORTEXM0DS_u_logic_W3mvx4_SW0 : X_LUT6
    generic map(
      LOC => "SLICE_X6Y94",
      INIT => X"5500570355005500"
    )
    port map (
      ADR2 => u_CORTEXM0DS_u_logic_Lcpvx4_Izwvx4_OR_905_o,
      ADR1 => u_CORTEXM0DS_u_logic_L8t2z4_25825,
      ADR5 => u_CORTEXM0DS_u_logic_Nqy2z4_26174,
      ADR4 => u_CORTEXM0DS_u_logic_Dthwx4,
      ADR3 => u_CORTEXM0DS_u_logic_Yzi2z4_26513,
      ADR0 => u_CORTEXM0DS_u_logic_Dfwvx4_Kfwvx4_AND_836_o,
      O => N252
    );
  u_CORTEXM0DS_u_logic_Owhvx410_u_CORTEXM0DS_u_logic_Owhvx410_CMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => u_CORTEXM0DS_u_logic_X16wx4_pack_3,
      O => u_CORTEXM0DS_u_logic_X16wx4
    );
  u_CORTEXM0DS_u_logic_Owhvx410 : X_LUT6
    generic map(
      LOC => "SLICE_X6Y95",
      INIT => X"50505050DC505050"
    )
    port map (
      ADR3 => u_CORTEXM0DS_u_logic_Ohwvx4,
      ADR1 => N1833,
      ADR4 => u_CORTEXM0DS_u_logic_Gh6wx4,
      ADR5 => u_CORTEXM0DS_u_logic_Lqwvx4_Y99vx4_OR_834_o_0,
      ADR2 => u_CORTEXM0DS_u_logic_X16wx4,
      ADR0 => u_CORTEXM0DS_u_logic_Yj6wx4,
      O => u_CORTEXM0DS_u_logic_Owhvx410_28831
    );
  u_CORTEXM0DS_u_logic_Gh6wx41 : X_LUT6
    generic map(
      LOC => "SLICE_X6Y95",
      INIT => X"5500550055005500"
    )
    port map (
      ADR4 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => u_CORTEXM0DS_u_logic_U2x2z4_26050,
      ADR0 => u_CORTEXM0DS_u_logic_A4t2z4_25978,
      ADR5 => '1',
      O => u_CORTEXM0DS_u_logic_Gh6wx4
    );
  u_CORTEXM0DS_u_logic_X16wx41 : X_LUT5
    generic map(
      LOC => "SLICE_X6Y95",
      INIT => X"00000005"
    )
    port map (
      ADR1 => '1',
      ADR4 => u_CORTEXM0DS_u_logic_L8t2z4_25825,
      ADR2 => u_CORTEXM0DS_u_logic_Qdj2z4_26041,
      ADR3 => u_CORTEXM0DS_u_logic_U2x2z4_26050,
      ADR0 => u_CORTEXM0DS_u_logic_A4t2z4_25978,
      O => u_CORTEXM0DS_u_logic_X16wx4_pack_3
    );
  u_CORTEXM0DS_u_logic_Lyhvx42 : X_LUT6
    generic map(
      LOC => "SLICE_X6Y95",
      INIT => X"01000000FFFFFFFF"
    )
    port map (
      ADR2 => u_CORTEXM0DS_u_logic_Sgj2z4_25821,
      ADR0 => u_CORTEXM0DS_u_logic_Hq1wx4,
      ADR3 => u_CORTEXM0DS_u_logic_O5t2z4_25820,
      ADR4 => u_CORTEXM0DS_u_logic_Emi2z4_25932,
      ADR1 => u_CORTEXM0DS_u_logic_Npk2z4_25818,
      ADR5 => N1911,
      O => u_CORTEXM0DS_u_logic_Lyhvx42_26098
    );
  u_CORTEXM0DS_u_logic_Lyhvx42_SW0 : X_LUT6
    generic map(
      LOC => "SLICE_X6Y95",
      INIT => X"FFFFFFFFFBF3FFFF"
    )
    port map (
      ADR5 => u_CORTEXM0DS_u_logic_H9i2z4_25992,
      ADR4 => u_CORTEXM0DS_u_logic_Tki2z4_25989,
      ADR2 => u_CORTEXM0DS_u_logic_Qem2z4_25991,
      ADR1 => u_CORTEXM0DS_u_logic_X16wx4,
      ADR0 => u_CORTEXM0DS_u_logic_Swy2z4_25980,
      ADR3 => u_CORTEXM0DS_u_logic_Hyy2z4_25993,
      O => N1911
    );
  u_detectorbus_GND_44_o_PWR_22_o_OR_1448_o21 : X_LUT6
    generic map(
      LOC => "SLICE_X6Y90",
      INIT => X"0000000001010101"
    )
    port map (
      ADR3 => '1',
      ADR4 => '1',
      ADR5 => ahbmi_hrdata_0_IBUF_0,
      ADR2 => ahbmi_hrdata_8_IBUF_0,
      ADR0 => ahbmi_hrdata_19_IBUF_0,
      ADR1 => ahbmi_hrdata_27_IBUF_0,
      O => u_detectorbus_GND_44_o_PWR_22_o_OR_1448_o2_27742
    );
  u_CORTEXM0DS_u_logic_Mvhvx46 : X_LUT6
    generic map(
      LOC => "SLICE_X6Y96",
      INIT => X"FFFFFF0EFFFFFF0A"
    )
    port map (
      ADR2 => u_CORTEXM0DS_u_logic_A4t2z4_25978,
      ADR0 => u_CORTEXM0DS_u_logic_Mvhvx41_25979,
      ADR1 => u_CORTEXM0DS_u_logic_Swy2z4_25980,
      ADR5 => u_CORTEXM0DS_u_logic_Ltswx4_Qsewx4_AND_3836_o,
      ADR3 => u_CORTEXM0DS_u_logic_Mvhvx43_29173,
      ADR4 => u_CORTEXM0DS_u_logic_Mvhvx45_0,
      O => u_CORTEXM0DS_u_logic_Mvhvx46_25977
    );
  u_CORTEXM0DS_u_logic_Mvhvx43 : X_LUT6
    generic map(
      LOC => "SLICE_X6Y96",
      INIT => X"DCDCDCDC5050F050"
    )
    port map (
      ADR2 => u_CORTEXM0DS_u_logic_X77wx4,
      ADR0 => u_CORTEXM0DS_u_logic_Wpywx4_0,
      ADR5 => u_CORTEXM0DS_u_logic_Ffj2z4_25823,
      ADR3 => u_CORTEXM0DS_u_logic_Clewx4,
      ADR4 => u_CORTEXM0DS_u_logic_Mv2wx4,
      ADR1 => N1875_0,
      O => u_CORTEXM0DS_u_logic_Mvhvx43_29173
    );
  u_CORTEXM0DS_u_logic_Gzvvx41_u_CORTEXM0DS_u_logic_Gzvvx41_CMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => u_CORTEXM0DS_u_logic_Xp3wx4,
      O => u_CORTEXM0DS_u_logic_Xp3wx4_0
    );
  u_CORTEXM0DS_u_logic_Gzvvx41 : X_LUT6
    generic map(
      LOC => "SLICE_X5Y109",
      INIT => X"03030000444C0000"
    )
    port map (
      ADR4 => u_CORTEXM0DS_u_logic_Npk2z4_25818,
      ADR2 => u_CORTEXM0DS_u_logic_Ark2z4_25827,
      ADR5 => u_CORTEXM0DS_u_logic_Fij2z4_25819,
      ADR1 => u_CORTEXM0DS_u_logic_Aok2z4_25881,
      ADR3 => u_CORTEXM0DS_u_logic_Sgj2z4_25821,
      ADR0 => u_CORTEXM0DS_u_logic_Ffj2z4_25823,
      O => u_CORTEXM0DS_u_logic_Gzvvx41_29168
    );
  u_CORTEXM0DS_u_logic_Gzvvx42 : X_LUT6
    generic map(
      LOC => "SLICE_X5Y109",
      INIT => X"00CC101000CC1010"
    )
    port map (
      ADR4 => u_CORTEXM0DS_u_logic_Fij2z4_25819,
      ADR1 => u_CORTEXM0DS_u_logic_O5t2z4_25820,
      ADR0 => u_CORTEXM0DS_u_logic_Npk2z4_25818,
      ADR2 => u_CORTEXM0DS_u_logic_Ark2z4_25827,
      ADR3 => u_CORTEXM0DS_u_logic_Sgj2z4_25821,
      ADR5 => '1',
      O => u_CORTEXM0DS_u_logic_Gzvvx42_29167
    );
  u_CORTEXM0DS_u_logic_Xp3wx41 : X_LUT5
    generic map(
      LOC => "SLICE_X5Y109",
      INIT => X"FFFFFF55"
    )
    port map (
      ADR4 => u_CORTEXM0DS_u_logic_Fij2z4_25819,
      ADR1 => '1',
      ADR0 => u_CORTEXM0DS_u_logic_Npk2z4_25818,
      ADR2 => '1',
      ADR3 => u_CORTEXM0DS_u_logic_Sgj2z4_25821,
      O => u_CORTEXM0DS_u_logic_Xp3wx4
    );
  u_CORTEXM0DS_u_logic_Gzvvx43 : X_LUT6
    generic map(
      LOC => "SLICE_X5Y109",
      INIT => X"FFCCFFCCFFDDFFDD"
    )
    port map (
      ADR4 => '1',
      ADR2 => '1',
      ADR3 => u_CORTEXM0DS_u_logic_Gzvvx42_29167,
      ADR1 => u_CORTEXM0DS_u_logic_Gzvvx41_29168,
      ADR0 => u_CORTEXM0DS_u_logic_Nsk2z4_25994,
      ADR5 => u_CORTEXM0DS_u_logic_Zj3wx4_M93wx4_OR_1345_o,
      O => u_CORTEXM0DS_u_logic_Gzvvx43_28092
    );
  u_CORTEXM0DS_u_logic_Zj3wx4_M93wx4_OR_1345_o1 : X_LUT6
    generic map(
      LOC => "SLICE_X5Y109",
      INIT => X"FFFF7F7FFFFF7F7F"
    )
    port map (
      ADR5 => '1',
      ADR3 => '1',
      ADR4 => u_CORTEXM0DS_u_logic_Aok2z4_25881,
      ADR2 => u_CORTEXM0DS_u_logic_Fij2z4_25819,
      ADR1 => u_CORTEXM0DS_u_logic_Npk2z4_25818,
      ADR0 => u_CORTEXM0DS_u_logic_Sgj2z4_25821,
      O => u_CORTEXM0DS_u_logic_Zj3wx4_M93wx4_OR_1345_o
    );
  u_CORTEXM0DS_u_logic_Owhvx416 : X_LUT6
    generic map(
      LOC => "SLICE_X5Y108",
      INIT => X"0000000000000001"
    )
    port map (
      ADR1 => u_CORTEXM0DS_u_logic_Swy2z4_25980,
      ADR3 => u_CORTEXM0DS_u_logic_Qem2z4_25991,
      ADR0 => u_CORTEXM0DS_u_logic_Qdj2z4_26041,
      ADR5 => u_CORTEXM0DS_u_logic_L8t2z4_25825,
      ADR2 => u_CORTEXM0DS_u_logic_H9i2z4_25992,
      ADR4 => u_CORTEXM0DS_u_logic_Bdqvx4,
      O => u_CORTEXM0DS_u_logic_Owhvx416_29166
    );
  u_CORTEXM0DS_u_logic_Owhvx417 : X_LUT6
    generic map(
      LOC => "SLICE_X5Y108",
      INIT => X"FFFFFFFF3B0A3300"
    )
    port map (
      ADR0 => u_CORTEXM0DS_u_logic_Nsk2z4_25994,
      ADR4 => u_CORTEXM0DS_u_logic_O5t2z4_25820,
      ADR2 => u_CORTEXM0DS_u_logic_Emi2z4_25932,
      ADR5 => N1903,
      ADR3 => u_CORTEXM0DS_u_logic_Fij2z4_25819,
      ADR1 => u_CORTEXM0DS_u_logic_A8yvx4,
      O => u_CORTEXM0DS_u_logic_Owhvx417_27217
    );
  u_CORTEXM0DS_u_logic_Owhvx417_SW0 : X_LUT6
    generic map(
      LOC => "SLICE_X5Y108",
      INIT => X"CDCCFFFFCCCCFFFF"
    )
    port map (
      ADR1 => u_CORTEXM0DS_u_logic_Owhvx416_29166,
      ADR3 => u_CORTEXM0DS_u_logic_Aok2z4_25881,
      ADR5 => u_CORTEXM0DS_u_logic_Nsk2z4_25994,
      ADR0 => u_CORTEXM0DS_u_logic_Tki2z4_25989,
      ADR2 => u_CORTEXM0DS_u_logic_L8t2z4_25825,
      ADR4 => u_ahb_bridge_u_state_machine_HREADY_0,
      O => N1903
    );
  u_CORTEXM0DS_u_logic_Z853z4 : X_FF
    generic map(
      LOC => "SLICE_X5Y112",
      INIT => '1'
    )
    port map (
      CE => u_CORTEXM0DS_u_logic_Kdyvx4,
      CLK => NlwBufferSignal_u_CORTEXM0DS_u_logic_Z853z4_CLK,
      I => NlwBufferSignal_u_CORTEXM0DS_u_logic_Z853z4_IN,
      O => u_CORTEXM0DS_u_logic_Z853z4_26812,
      SET => u_CORTEXM0DS_u_logic_hreset_n_inv,
      RST => GND
    );
  u_CORTEXM0DS_u_logic_Yuhvx44_u_CORTEXM0DS_u_logic_Yuhvx44_AMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => u_CORTEXM0DS_u_logic_Yuhvx45_pack_5,
      O => u_CORTEXM0DS_u_logic_Yuhvx45_29163
    );
  u_CORTEXM0DS_u_logic_Yuhvx44 : X_LUT6
    generic map(
      LOC => "SLICE_X5Y106",
      INIT => X"222F0000000F0000"
    )
    port map (
      ADR4 => u_CORTEXM0DS_u_logic_O5t2z4_25820,
      ADR1 => u_CORTEXM0DS_u_logic_Ark2z4_25827,
      ADR0 => u_CORTEXM0DS_u_logic_G9w2z4_26898,
      ADR5 => u_CORTEXM0DS_u_logic_Ffj2z4_25823,
      ADR2 => u_CORTEXM0DS_u_logic_Sgj2z4_25821,
      ADR3 => u_CORTEXM0DS_u_logic_Emi2z4_25932,
      O => u_CORTEXM0DS_u_logic_Yuhvx44_29164
    );
  u_CORTEXM0DS_u_logic_Yuhvx46 : X_LUT6
    generic map(
      LOC => "SLICE_X5Y106",
      INIT => X"FF00FF00FFF0FFF4"
    )
    port map (
      ADR5 => u_CORTEXM0DS_u_logic_Nsk2z4_25994,
      ADR2 => u_CORTEXM0DS_u_logic_Yuhvx45_29163,
      ADR0 => u_CORTEXM0DS_u_logic_Fjewx4,
      ADR1 => u_CORTEXM0DS_u_logic_L8t2z4_25825,
      ADR4 => u_CORTEXM0DS_u_logic_Pxyvx4,
      ADR3 => u_CORTEXM0DS_u_logic_Yuhvx44_29164,
      O => u_CORTEXM0DS_u_logic_Yuhvx46_26900
    );
  u_CORTEXM0DS_u_logic_Yuhvx424 : X_LUT6
    generic map(
      LOC => "SLICE_X5Y106",
      INIT => X"0202020202020202"
    )
    port map (
      ADR3 => '1',
      ADR4 => '1',
      ADR2 => u_CORTEXM0DS_u_logic_Sgj2z4_25821,
      ADR0 => u_CORTEXM0DS_u_logic_O5t2z4_25820,
      ADR1 => u_CORTEXM0DS_u_logic_Ffj2z4_25823,
      ADR5 => '1',
      O => u_CORTEXM0DS_u_logic_Yuhvx424_28230
    );
  u_CORTEXM0DS_u_logic_Yuhvx45 : X_LUT5
    generic map(
      LOC => "SLICE_X5Y106",
      INIT => X"8A0A8000"
    )
    port map (
      ADR4 => u_CORTEXM0DS_u_logic_Y6t2z4_25822,
      ADR3 => u_CORTEXM0DS_u_logic_Emi2z4_25932,
      ADR2 => u_CORTEXM0DS_u_logic_Sgj2z4_25821,
      ADR0 => u_CORTEXM0DS_u_logic_O5t2z4_25820,
      ADR1 => u_CORTEXM0DS_u_logic_Ffj2z4_25823,
      O => u_CORTEXM0DS_u_logic_Yuhvx45_pack_5
    );
  u_CORTEXM0DS_u_logic_Ydw2z4_u_CORTEXM0DS_u_logic_Ydw2z4_CMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => u_CORTEXM0DS_u_logic_Vwhvx422_3646,
      O => u_CORTEXM0DS_u_logic_Vwhvx422_0
    );
  u_CORTEXM0DS_u_logic_Ydw2z4_u_CORTEXM0DS_u_logic_Ydw2z4_BMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => u_CORTEXM0DS_u_logic_Dziwx4_pack_8,
      O => u_CORTEXM0DS_u_logic_Dziwx4
    );
  u_CORTEXM0DS_u_logic_Vwhvx422 : X_MUX2
    generic map(
      LOC => "SLICE_X6Y93"
    )
    port map (
      IA => N1965,
      IB => N1966,
      O => u_CORTEXM0DS_u_logic_Vwhvx422_3646,
      SEL => u_CORTEXM0DS_u_logic_Ugewx4
    );
  u_CORTEXM0DS_u_logic_Vwhvx422_F : X_LUT6
    generic map(
      LOC => "SLICE_X6Y93",
      INIT => X"5515554555545554"
    )
    port map (
      ADR0 => u_CORTEXM0DS_u_logic_Dziwx4,
      ADR2 => u_CORTEXM0DS_u_logic_Bsy2z4_26463,
      ADR5 => u_CORTEXM0DS_u_logic_Pty2z4_26040,
      ADR4 => u_CORTEXM0DS_u_logic_Zoy2z4_25958,
      ADR1 => u_CORTEXM0DS_u_logic_Nqy2z4_26174,
      ADR3 => u_CORTEXM0DS_u_logic_Dvy2z4_25831,
      O => N1965
    );
  u_CORTEXM0DS_u_logic_Vwhvx422_G : X_LUT6
    generic map(
      LOC => "SLICE_X6Y93",
      INIT => X"00000000BB7FAAE6"
    )
    port map (
      ADR5 => u_CORTEXM0DS_u_logic_Dziwx4,
      ADR0 => u_CORTEXM0DS_u_logic_Bsy2z4_26463,
      ADR3 => u_CORTEXM0DS_u_logic_Dvy2z4_25831,
      ADR1 => u_CORTEXM0DS_u_logic_Pty2z4_26040,
      ADR2 => u_CORTEXM0DS_u_logic_Zoy2z4_25958,
      ADR4 => u_CORTEXM0DS_u_logic_Nqy2z4_26174,
      O => N1966
    );
  u_CORTEXM0DS_u_logic_Iufwx4_Qfsvx4_OR_600_o1 : X_LUT6
    generic map(
      LOC => "SLICE_X6Y93",
      INIT => X"FFFF33FFFFFF33FF"
    )
    port map (
      ADR0 => '1',
      ADR2 => '1',
      ADR4 => u_CORTEXM0DS_u_logic_Hyy2z4_25993,
      ADR1 => u_CORTEXM0DS_u_logic_Swy2z4_25980,
      ADR3 => u_CORTEXM0DS_u_logic_Tki2z4_25989,
      ADR5 => '1',
      O => u_CORTEXM0DS_u_logic_Iufwx4_Qfsvx4_OR_600_o
    );
  u_CORTEXM0DS_u_logic_Dziwx41 : X_LUT5
    generic map(
      LOC => "SLICE_X6Y93",
      INIT => X"FFFFCCFF"
    )
    port map (
      ADR0 => '1',
      ADR2 => '1',
      ADR4 => u_CORTEXM0DS_u_logic_Hyy2z4_25993,
      ADR1 => u_CORTEXM0DS_u_logic_Swy2z4_25980,
      ADR3 => u_CORTEXM0DS_u_logic_Tki2z4_25989,
      O => u_CORTEXM0DS_u_logic_Dziwx4_pack_8
    );
  u_CORTEXM0DS_u_logic_Ydw2z4 : X_FF
    generic map(
      LOC => "SLICE_X6Y93",
      INIT => '1'
    )
    port map (
      CE => VCC,
      CLK => NlwBufferSignal_u_CORTEXM0DS_u_logic_Ydw2z4_CLK,
      I => u_CORTEXM0DS_u_logic_Qqhvx4,
      O => u_CORTEXM0DS_u_logic_Ydw2z4_28642,
      SET => u_CORTEXM0DS_u_logic_hreset_n_inv,
      RST => GND
    );
  u_CORTEXM0DS_u_logic_Qqhvx41 : X_LUT6
    generic map(
      LOC => "SLICE_X6Y93",
      INIT => X"75FF55FF20000000"
    )
    port map (
      ADR3 => u_CORTEXM0DS_u_logic_Vaw2z4_26074,
      ADR0 => u_ahb_bridge_u_state_machine_HREADY_0,
      ADR2 => ahbmi_hrdata_8_IBUF_0,
      ADR5 => u_CORTEXM0DS_u_logic_Ydw2z4_28642,
      ADR1 => u_CORTEXM0DS_u_logic_Rbi3z4_26075,
      ADR4 => u_CORTEXM0DS_u_logic_Z7i2z4_26076,
      O => u_CORTEXM0DS_u_logic_Qqhvx4
    );
  u_CORTEXM0DS_u_logic_L753z4 : X_FF
    generic map(
      LOC => "SLICE_X5Y110",
      INIT => '1'
    )
    port map (
      CE => u_CORTEXM0DS_u_logic_Kdyvx4,
      CLK => NlwBufferSignal_u_CORTEXM0DS_u_logic_L753z4_CLK,
      I => NlwBufferSignal_u_CORTEXM0DS_u_logic_L753z4_IN,
      O => u_CORTEXM0DS_u_logic_L753z4_26352,
      SET => u_CORTEXM0DS_u_logic_hreset_n_inv,
      RST => GND
    );
  u_CORTEXM0DS_u_logic_D9c2z4_K9c2z4_AND_6705_o15 : X_LUT6
    generic map(
      LOC => "SLICE_X5Y110",
      INIT => X"F0F0F000C0C0F000"
    )
    port map (
      ADR0 => '1',
      ADR5 => u_CORTEXM0DS_u_logic_H9i2z4_25992,
      ADR2 => u_CORTEXM0DS_u_logic_Ark2z4_25827,
      ADR4 => u_CORTEXM0DS_u_logic_Fij2z4_25819,
      ADR3 => u_CORTEXM0DS_u_logic_Sgj2z4_25821,
      ADR1 => u_CORTEXM0DS_u_logic_O5t2z4_25820,
      O => u_CORTEXM0DS_u_logic_D9c2z4_K9c2z4_AND_6705_o15_28784
    );
  u_CORTEXM0DS_u_logic_Kf13z4 : X_FF
    generic map(
      LOC => "SLICE_X5Y111",
      INIT => '1'
    )
    port map (
      CE => u_CORTEXM0DS_u_logic_Feyvx4_0,
      CLK => NlwBufferSignal_u_CORTEXM0DS_u_logic_Kf13z4_CLK,
      I => NlwBufferSignal_u_CORTEXM0DS_u_logic_Kf13z4_IN,
      O => u_CORTEXM0DS_u_logic_Kf13z4_27026,
      SET => u_CORTEXM0DS_u_logic_hreset_n_inv,
      RST => GND
    );
  N1833_N1833_AMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => u_CORTEXM0DS_u_logic_Hwhvx426_3638,
      O => u_CORTEXM0DS_u_logic_Hwhvx426_0
    );
  u_CORTEXM0DS_u_logic_Owhvx410_SW0 : X_LUT6
    generic map(
      LOC => "SLICE_X6Y92",
      INIT => X"FF0F0F0FFF0F0F0F"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR4 => u_CORTEXM0DS_u_logic_Zoy2z4_25958,
      ADR3 => u_CORTEXM0DS_u_logic_Swy2z4_25980,
      ADR2 => u_CORTEXM0DS_u_logic_Nqy2z4_26174,
      ADR5 => '1',
      O => N1833
    );
  u_CORTEXM0DS_u_logic_Hwhvx426 : X_LUT5
    generic map(
      LOC => "SLICE_X6Y92",
      INIT => X"F8A8FA8A"
    )
    port map (
      ADR0 => u_CORTEXM0DS_u_logic_Hyy2z4_25993,
      ADR1 => u_CORTEXM0DS_u_logic_Dvy2z4_25831,
      ADR4 => u_CORTEXM0DS_u_logic_Zoy2z4_25958,
      ADR3 => u_CORTEXM0DS_u_logic_Swy2z4_25980,
      ADR2 => u_CORTEXM0DS_u_logic_Nqy2z4_26174,
      O => u_CORTEXM0DS_u_logic_Hwhvx426_3638
    );
  u_CORTEXM0DS_u_logic_Vtyvx43 : X_LUT6
    generic map(
      LOC => "SLICE_X5Y107",
      INIT => X"0000A0A000CCA3EF"
    )
    port map (
      ADR4 => u_CORTEXM0DS_u_logic_Sgj2z4_25821,
      ADR2 => u_CORTEXM0DS_u_logic_Nsk2z4_25994,
      ADR1 => u_CORTEXM0DS_u_logic_Ark2z4_25827,
      ADR5 => u_CORTEXM0DS_u_logic_Fij2z4_25819,
      ADR0 => u_CORTEXM0DS_u_logic_Npk2z4_25818,
      ADR3 => u_CORTEXM0DS_u_logic_Emi2z4_25932,
      O => u_CORTEXM0DS_u_logic_Vtyvx43_26952
    );
  u_CORTEXM0DS_u_logic_Swy2z4_u_CORTEXM0DS_u_logic_Swy2z4_DMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => u_CORTEXM0DS_u_logic_Lxwvx4,
      O => u_CORTEXM0DS_u_logic_Lxwvx4_0
    );
  u_CORTEXM0DS_u_logic_Swy2z4_u_CORTEXM0DS_u_logic_Swy2z4_CMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => u_CORTEXM0DS_u_logic_L5wvx4,
      O => u_CORTEXM0DS_u_logic_L5wvx4_0
    );
  u_CORTEXM0DS_u_logic_Lcpvx4_Izwvx4_OR_905_o1 : X_LUT6
    generic map(
      LOC => "SLICE_X6Y91",
      INIT => X"3333FFFF3333FFFF"
    )
    port map (
      ADR0 => '1',
      ADR3 => '1',
      ADR2 => '1',
      ADR1 => u_CORTEXM0DS_u_logic_U2x2z4_26050,
      ADR4 => u_CORTEXM0DS_u_logic_Tki2z4_25989,
      ADR5 => '1',
      O => u_CORTEXM0DS_u_logic_Lcpvx4_Izwvx4_OR_905_o
    );
  u_CORTEXM0DS_u_logic_Lxwvx41 : X_LUT5
    generic map(
      LOC => "SLICE_X6Y91",
      INIT => X"44440000"
    )
    port map (
      ADR2 => '1',
      ADR3 => '1',
      ADR0 => u_CORTEXM0DS_u_logic_Swy2z4_25980,
      ADR1 => u_CORTEXM0DS_u_logic_U2x2z4_26050,
      ADR4 => u_CORTEXM0DS_u_logic_Tki2z4_25989,
      O => u_CORTEXM0DS_u_logic_Lxwvx4
    );
  u_CORTEXM0DS_u_logic_Xhxvx41 : X_LUT6
    generic map(
      LOC => "SLICE_X6Y91",
      INIT => X"0000FF000000FF00"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => u_CORTEXM0DS_u_logic_Tki2z4_25989,
      ADR4 => u_CORTEXM0DS_u_logic_Qem2z4_25991,
      ADR5 => '1',
      O => u_CORTEXM0DS_u_logic_Xhxvx4
    );
  u_CORTEXM0DS_u_logic_L5wvx41 : X_LUT5
    generic map(
      LOC => "SLICE_X6Y91",
      INIT => X"00000F00"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => u_CORTEXM0DS_u_logic_Swy2z4_25980,
      ADR3 => u_CORTEXM0DS_u_logic_Tki2z4_25989,
      ADR4 => u_CORTEXM0DS_u_logic_Qem2z4_25991,
      O => u_CORTEXM0DS_u_logic_L5wvx4
    );
  u_CORTEXM0DS_u_logic_A5nvx4_SW0 : X_LUT6
    generic map(
      LOC => "SLICE_X6Y91",
      INIT => X"FAAAEEEEF000CCCC"
    )
    port map (
      ADR4 => u_CORTEXM0DS_u_logic_Scpvx4_26077,
      ADR3 => u_CORTEXM0DS_u_logic_Jhy2z4_27008,
      ADR2 => u_CORTEXM0DS_u_logic_Bby2z4_28243,
      ADR1 => u_CORTEXM0DS_u_logic_Swy2z4_25980,
      ADR0 => ahbmi_hrdata_3_IBUF_0,
      ADR5 => u_CORTEXM0DS_u_logic_Qbpvx4_0,
      O => N272
    );
  u_CORTEXM0DS_u_logic_Swy2z4 : X_FF
    generic map(
      LOC => "SLICE_X6Y91",
      INIT => '1'
    )
    port map (
      CE => VCC,
      CLK => NlwBufferSignal_u_CORTEXM0DS_u_logic_Swy2z4_CLK,
      I => u_CORTEXM0DS_u_logic_A5nvx4_3630,
      O => u_CORTEXM0DS_u_logic_Swy2z4_25980,
      SET => u_CORTEXM0DS_u_logic_hreset_n_inv,
      RST => GND
    );
  u_CORTEXM0DS_u_logic_A5nvx4 : X_LUT6
    generic map(
      LOC => "SLICE_X6Y91",
      INIT => X"FFFFF8F8FFFF8888"
    )
    port map (
      ADR3 => '1',
      ADR5 => ahbmi_hrdata_19_IBUF_0,
      ADR1 => u_CORTEXM0DS_u_logic_Xuw2z4_28647,
      ADR2 => u_CORTEXM0DS_u_logic_Vapvx4,
      ADR0 => u_CORTEXM0DS_u_logic_Pfovx4,
      ADR4 => N272,
      O => u_CORTEXM0DS_u_logic_A5nvx4_3630
    );
  u_CORTEXM0DS_u_logic_Owhvx414_u_CORTEXM0DS_u_logic_Owhvx414_DMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => u_CORTEXM0DS_u_logic_Owhvx415_pack_3,
      O => u_CORTEXM0DS_u_logic_Owhvx415_29177
    );
  u_CORTEXM0DS_u_logic_Owhvx414 : X_LUT6
    generic map(
      LOC => "SLICE_X6Y97",
      INIT => X"0022000000220000"
    )
    port map (
      ADR2 => '1',
      ADR4 => u_CORTEXM0DS_u_logic_O5t2z4_25820,
      ADR3 => u_CORTEXM0DS_u_logic_Ark2z4_25827,
      ADR0 => u_CORTEXM0DS_u_logic_Sgj2z4_25821,
      ADR1 => u_CORTEXM0DS_u_logic_Fij2z4_25819,
      ADR5 => '1',
      O => u_CORTEXM0DS_u_logic_Owhvx414_29176
    );
  u_CORTEXM0DS_u_logic_Owhvx415 : X_LUT5
    generic map(
      LOC => "SLICE_X6Y97",
      INIT => X"0F3F0A1F"
    )
    port map (
      ADR2 => u_CORTEXM0DS_u_logic_Ffj2z4_25823,
      ADR4 => u_CORTEXM0DS_u_logic_O5t2z4_25820,
      ADR3 => u_CORTEXM0DS_u_logic_Ark2z4_25827,
      ADR0 => u_CORTEXM0DS_u_logic_Sgj2z4_25821,
      ADR1 => u_CORTEXM0DS_u_logic_Fij2z4_25819,
      O => u_CORTEXM0DS_u_logic_Owhvx415_pack_3
    );
  u_CORTEXM0DS_u_logic_Owhvx423 : X_LUT6
    generic map(
      LOC => "SLICE_X6Y97",
      INIT => X"F0F0F2F2F0F0F3F2"
    )
    port map (
      ADR1 => u_CORTEXM0DS_u_logic_Tki2z4_25989,
      ADR4 => u_CORTEXM0DS_u_logic_O58wx4_0,
      ADR0 => u_CORTEXM0DS_u_logic_B73wx4,
      ADR3 => u_CORTEXM0DS_u_logic_Rngwx4,
      ADR5 => u_CORTEXM0DS_u_logic_Msyvx4,
      ADR2 => N1885_0,
      O => u_CORTEXM0DS_u_logic_Owhvx423_29174
    );
  u_CORTEXM0DS_u_logic_Owhvx419 : X_LUT6
    generic map(
      LOC => "SLICE_X6Y97",
      INIT => X"FFFFFFFFFFEAFF00"
    )
    port map (
      ADR4 => u_CORTEXM0DS_u_logic_Ce7wx4_P37wx4_AND_1717_o211,
      ADR0 => u_CORTEXM0DS_u_logic_Owhvx414_29176,
      ADR2 => u_CORTEXM0DS_u_logic_Clewx4,
      ADR1 => u_CORTEXM0DS_u_logic_Owhvx415_29177,
      ADR5 => u_CORTEXM0DS_u_logic_Owhvx417_27217,
      ADR3 => u_CORTEXM0DS_u_logic_Owhvx418_28839,
      O => u_CORTEXM0DS_u_logic_Owhvx419_29175
    );
  u_CORTEXM0DS_u_logic_Owhvx431 : X_LUT6
    generic map(
      LOC => "SLICE_X6Y97",
      INIT => X"FFFFFFFEFFFEFFFE"
    )
    port map (
      ADR0 => u_CORTEXM0DS_u_logic_Owhvx423_29174,
      ADR1 => u_CORTEXM0DS_u_logic_Owhvx48_26296,
      ADR3 => u_CORTEXM0DS_u_logic_Owhvx413_28832,
      ADR2 => u_CORTEXM0DS_u_logic_Owhvx419_29175,
      ADR4 => u_CORTEXM0DS_u_logic_Owhvx428_28836,
      ADR5 => u_CORTEXM0DS_u_logic_Owhvx430_0,
      O => u_CORTEXM0DS_u_logic_Owhvx431_28837
    );
  u_CORTEXM0DS_u_logic_Ulgwx4_u_CORTEXM0DS_u_logic_Ulgwx4_CMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => u_CORTEXM0DS_u_logic_H3wvx4_pack_7,
      O => u_CORTEXM0DS_u_logic_H3wvx4_26318
    );
  u_CORTEXM0DS_u_logic_Ulgwx4_u_CORTEXM0DS_u_logic_Ulgwx4_BMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => u_CORTEXM0DS_u_logic_Vllvx42_3780,
      O => u_CORTEXM0DS_u_logic_Vllvx42_0
    );
  u_CORTEXM0DS_u_logic_H3wvx4 : X_MUX2
    generic map(
      LOC => "SLICE_X6Y98"
    )
    port map (
      IA => N1929,
      IB => N1930,
      O => u_CORTEXM0DS_u_logic_H3wvx4_pack_7,
      SEL => u_CORTEXM0DS_u_logic_O5t2z4_25820
    );
  u_CORTEXM0DS_u_logic_H3wvx4_F : X_LUT6
    generic map(
      LOC => "SLICE_X6Y98",
      INIT => X"CC88CC880C08CC88"
    )
    port map (
      ADR1 => u_ahb_bridge_u_state_machine_HREADY_0,
      ADR3 => u_CORTEXM0DS_u_logic_Df3wx46_26186,
      ADR4 => u_CORTEXM0DS_u_logic_Hh3wx4,
      ADR5 => u_CORTEXM0DS_u_logic_U2x2z4_26050,
      ADR2 => u_CORTEXM0DS_u_logic_Tki2z4_25989,
      ADR0 => u_CORTEXM0DS_u_logic_Df3wx44_26179,
      O => N1929
    );
  u_CORTEXM0DS_u_logic_H3wvx4_G : X_LUT6
    generic map(
      LOC => "SLICE_X6Y98",
      INIT => X"00A000A000A00000"
    )
    port map (
      ADR1 => '1',
      ADR2 => u_ahb_bridge_u_state_machine_HREADY_0,
      ADR0 => u_CORTEXM0DS_u_logic_Ark2z4_25827,
      ADR3 => u_CORTEXM0DS_u_logic_Aok2z4_25881,
      ADR5 => u_CORTEXM0DS_u_logic_Df3wx46_26186,
      ADR4 => u_CORTEXM0DS_u_logic_Df3wx44_26179,
      O => N1930
    );
  u_CORTEXM0DS_u_logic_Ulgwx41 : X_LUT6
    generic map(
      LOC => "SLICE_X6Y98",
      INIT => X"FCFCFFFFFCFCFFFF"
    )
    port map (
      ADR0 => '1',
      ADR3 => '1',
      ADR1 => u_CORTEXM0DS_u_logic_Hyy2z4_25993,
      ADR4 => u_CORTEXM0DS_u_logic_Tki2z4_25989,
      ADR2 => u_CORTEXM0DS_u_logic_H9i2z4_25992,
      ADR5 => '1',
      O => u_CORTEXM0DS_u_logic_Ulgwx4
    );
  u_CORTEXM0DS_u_logic_Vllvx42 : X_LUT5
    generic map(
      LOC => "SLICE_X6Y98",
      INIT => X"D000FF00"
    )
    port map (
      ADR3 => u_CORTEXM0DS_u_logic_H3wvx4_26318,
      ADR0 => u_CORTEXM0DS_u_logic_Swy2z4_25980,
      ADR1 => u_CORTEXM0DS_u_logic_Hyy2z4_25993,
      ADR4 => u_CORTEXM0DS_u_logic_Tki2z4_25989,
      ADR2 => u_CORTEXM0DS_u_logic_H9i2z4_25992,
      O => u_CORTEXM0DS_u_logic_Vllvx42_3780
    );
  u_CORTEXM0DS_u_logic_Mvhvx410 : X_LUT6
    generic map(
      LOC => "SLICE_X6Y98",
      INIT => X"FF0AFF3B00000000"
    )
    port map (
      ADR5 => u_CORTEXM0DS_u_logic_Swy2z4_25980,
      ADR3 => u_CORTEXM0DS_u_logic_Mvhvx49_26039,
      ADR1 => u_CORTEXM0DS_u_logic_Dvy2z4_25831,
      ADR4 => u_CORTEXM0DS_u_logic_Lcpvx4_Izwvx4_OR_905_o,
      ADR0 => u_CORTEXM0DS_u_logic_Qem2z4_25991,
      ADR2 => u_CORTEXM0DS_u_logic_Ulgwx4,
      O => u_CORTEXM0DS_u_logic_Mvhvx410_28229
    );
  N1837_N1837_CMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => u_CORTEXM0DS_u_logic_Mvhvx45_3865,
      O => u_CORTEXM0DS_u_logic_Mvhvx45_0
    );
  N1837_N1837_BMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => u_CORTEXM0DS_u_logic_Howvx4_B73wx4_AND_2719_o_pack_11,
      O => u_CORTEXM0DS_u_logic_Howvx4_B73wx4_AND_2719_o
    );
  N1837_N1837_AMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => u_CORTEXM0DS_u_logic_Vwhvx47_3880,
      O => u_CORTEXM0DS_u_logic_Vwhvx47_0
    );
  u_CORTEXM0DS_u_logic_Mvhvx45 : X_MUX2
    generic map(
      LOC => "SLICE_X6Y101"
    )
    port map (
      IA => N1947,
      IB => N1948,
      O => u_CORTEXM0DS_u_logic_Mvhvx45_3865,
      SEL => u_CORTEXM0DS_u_logic_Npk2z4_25818
    );
  u_CORTEXM0DS_u_logic_Mvhvx45_F : X_LUT6
    generic map(
      LOC => "SLICE_X6Y101",
      INIT => X"0C0C0C0C0C0C0F0C"
    )
    port map (
      ADR0 => '1',
      ADR2 => u_CORTEXM0DS_u_logic_Ark2z4_25827,
      ADR5 => u_CORTEXM0DS_u_logic_Ffj2z4_25823,
      ADR3 => u_CORTEXM0DS_u_logic_Mcewx4,
      ADR4 => u_CORTEXM0DS_u_logic_Sgj2z4_25821,
      ADR1 => u_CORTEXM0DS_u_logic_Howvx4_B73wx4_AND_2719_o,
      O => N1947
    );
  u_CORTEXM0DS_u_logic_Mvhvx45_G : X_LUT6
    generic map(
      LOC => "SLICE_X6Y101",
      INIT => X"AFAA0F000F000F00"
    )
    port map (
      ADR1 => '1',
      ADR3 => u_CORTEXM0DS_u_logic_Howvx4_B73wx4_AND_2719_o,
      ADR2 => u_CORTEXM0DS_u_logic_Ark2z4_25827,
      ADR0 => u_CORTEXM0DS_u_logic_Fij2z4_25819,
      ADR5 => u_CORTEXM0DS_u_logic_O5t2z4_25820,
      ADR4 => u_CORTEXM0DS_u_logic_Sgj2z4_25821,
      O => N1948
    );
  u_CORTEXM0DS_u_logic_Rv0xx4_Yv0xx4_AND_4720_o2_SW0 : X_LUT6
    generic map(
      LOC => "SLICE_X6Y101",
      INIT => X"FFFFFEFEFFFFFEFE"
    )
    port map (
      ADR3 => '1',
      ADR2 => u_CORTEXM0DS_u_logic_Aok2z4_25881,
      ADR1 => u_CORTEXM0DS_u_logic_Ark2z4_25827,
      ADR0 => u_CORTEXM0DS_u_logic_L8t2z4_25825,
      ADR4 => u_CORTEXM0DS_u_logic_Nsk2z4_25994,
      ADR5 => '1',
      O => N1837
    );
  u_CORTEXM0DS_u_logic_Howvx4_B73wx4_AND_2719_o1 : X_LUT5
    generic map(
      LOC => "SLICE_X6Y101",
      INIT => X"00500000"
    )
    port map (
      ADR3 => u_CORTEXM0DS_u_logic_Tki2z4_25989,
      ADR2 => u_CORTEXM0DS_u_logic_Aok2z4_25881,
      ADR1 => '1',
      ADR0 => u_CORTEXM0DS_u_logic_L8t2z4_25825,
      ADR4 => u_CORTEXM0DS_u_logic_Nsk2z4_25994,
      O => u_CORTEXM0DS_u_logic_Howvx4_B73wx4_AND_2719_o_pack_11
    );
  u_CORTEXM0DS_u_logic_Mcewx41 : X_LUT6
    generic map(
      LOC => "SLICE_X6Y101",
      INIT => X"0040004000400040"
    )
    port map (
      ADR4 => '1',
      ADR1 => u_CORTEXM0DS_u_logic_Fij2z4_25819,
      ADR3 => u_CORTEXM0DS_u_logic_L8t2z4_25825,
      ADR2 => u_CORTEXM0DS_u_logic_Aok2z4_25881,
      ADR0 => u_CORTEXM0DS_u_logic_Tki2z4_25989,
      ADR5 => '1',
      O => u_CORTEXM0DS_u_logic_Mcewx4
    );
  u_CORTEXM0DS_u_logic_Vwhvx47 : X_LUT5
    generic map(
      LOC => "SLICE_X6Y101",
      INIT => X"00100000"
    )
    port map (
      ADR4 => u_CORTEXM0DS_u_logic_Sgj2z4_25821,
      ADR1 => u_CORTEXM0DS_u_logic_Fij2z4_25819,
      ADR3 => u_CORTEXM0DS_u_logic_L8t2z4_25825,
      ADR2 => u_CORTEXM0DS_u_logic_Aok2z4_25881,
      ADR0 => u_CORTEXM0DS_u_logic_Tki2z4_25989,
      O => u_CORTEXM0DS_u_logic_Vwhvx47_3880
    );
  u_CORTEXM0DS_u_logic_Ucqvx4_u_CORTEXM0DS_u_logic_Ucqvx4_CMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => u_CORTEXM0DS_u_logic_Vwhvx46_3837,
      O => u_CORTEXM0DS_u_logic_Vwhvx46_0
    );
  u_CORTEXM0DS_u_logic_Ucqvx4_u_CORTEXM0DS_u_logic_Ucqvx4_BMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => u_CORTEXM0DS_u_logic_Xxhvx42_3847,
      O => u_CORTEXM0DS_u_logic_Xxhvx42_0
    );
  u_CORTEXM0DS_u_logic_Vwhvx46 : X_MUX2
    generic map(
      LOC => "SLICE_X6Y100"
    )
    port map (
      IA => N1969,
      IB => N1970,
      O => u_CORTEXM0DS_u_logic_Vwhvx46_3837,
      SEL => u_CORTEXM0DS_u_logic_Npk2z4_25818
    );
  u_CORTEXM0DS_u_logic_Vwhvx46_F : X_LUT6
    generic map(
      LOC => "SLICE_X6Y100",
      INIT => X"FFFFF888FFFFFFFF"
    )
    port map (
      ADR5 => u_ahb_bridge_u_state_machine_HREADY_0,
      ADR4 => u_CORTEXM0DS_u_logic_Howvx4_B73wx4_AND_2719_o,
      ADR2 => u_CORTEXM0DS_u_logic_O5t2z4_25820,
      ADR3 => u_CORTEXM0DS_u_logic_Nsk2z4_25994,
      ADR1 => u_CORTEXM0DS_u_logic_Bnfwx4,
      ADR0 => u_CORTEXM0DS_u_logic_Ucqvx4,
      O => N1969
    );
  u_CORTEXM0DS_u_logic_Vwhvx46_G : X_LUT6
    generic map(
      LOC => "SLICE_X6Y100",
      INIT => X"FFDCDCDCFFFFFFFF"
    )
    port map (
      ADR4 => u_CORTEXM0DS_u_logic_Bnfwx4,
      ADR3 => u_CORTEXM0DS_u_logic_Ucqvx4,
      ADR2 => u_CORTEXM0DS_u_logic_O5t2z4_25820,
      ADR0 => u_CORTEXM0DS_u_logic_Sgj2z4_25821,
      ADR1 => u_CORTEXM0DS_u_logic_Howvx4_B73wx4_AND_2719_o,
      ADR5 => u_ahb_bridge_u_state_machine_HREADY_0,
      O => N1970
    );
  u_CORTEXM0DS_u_logic_Ucqvx41 : X_LUT6
    generic map(
      LOC => "SLICE_X6Y100",
      INIT => X"5500550055005500"
    )
    port map (
      ADR4 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => u_CORTEXM0DS_u_logic_Ffj2z4_25823,
      ADR0 => u_CORTEXM0DS_u_logic_Nsk2z4_25994,
      ADR5 => '1',
      O => u_CORTEXM0DS_u_logic_Ucqvx4
    );
  u_CORTEXM0DS_u_logic_Xxhvx42 : X_LUT5
    generic map(
      LOC => "SLICE_X6Y100",
      INIT => X"55F500F0"
    )
    port map (
      ADR1 => '1',
      ADR4 => u_CORTEXM0DS_u_logic_Ark2z4_25827,
      ADR2 => u_CORTEXM0DS_u_logic_G9w2z4_26898,
      ADR3 => u_CORTEXM0DS_u_logic_Ffj2z4_25823,
      ADR0 => u_CORTEXM0DS_u_logic_Nsk2z4_25994,
      O => u_CORTEXM0DS_u_logic_Xxhvx42_3847
    );
  u_CORTEXM0DS_u_logic_Qxhvx414 : X_LUT6
    generic map(
      LOC => "SLICE_X6Y100",
      INIT => X"00445555A0E4F5F5"
    )
    port map (
      ADR0 => u_CORTEXM0DS_u_logic_Ark2z4_25827,
      ADR1 => u_CORTEXM0DS_u_logic_Nsk2z4_25994,
      ADR3 => u_CORTEXM0DS_u_logic_Tki2z4_25989,
      ADR4 => u_CORTEXM0DS_u_logic_Jf6wx4,
      ADR2 => u_CORTEXM0DS_u_logic_Kzxvx4,
      ADR5 => u_CORTEXM0DS_u_logic_S87wx4,
      O => u_CORTEXM0DS_u_logic_Qxhvx414_28809
    );
  u_CORTEXM0DS_u_logic_Xxhvx43_u_CORTEXM0DS_u_logic_Xxhvx43_DMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => u_CORTEXM0DS_u_logic_Bthvx44_3810,
      O => u_CORTEXM0DS_u_logic_Bthvx44_0
    );
  u_CORTEXM0DS_u_logic_Xxhvx43_u_CORTEXM0DS_u_logic_Xxhvx43_AMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => u_CORTEXM0DS_u_logic_Ruhvx46_3828,
      O => u_CORTEXM0DS_u_logic_Ruhvx46_0
    );
  u_CORTEXM0DS_u_logic_Xxhvx43 : X_LUT6
    generic map(
      LOC => "SLICE_X6Y99",
      INIT => X"0A0A0A0A0A0A0A0A"
    )
    port map (
      ADR3 => '1',
      ADR1 => '1',
      ADR4 => '1',
      ADR0 => u_CORTEXM0DS_u_logic_Cyq2z4_26532,
      ADR2 => u_CORTEXM0DS_u_logic_O5t2z4_25820,
      ADR5 => '1',
      O => u_CORTEXM0DS_u_logic_Xxhvx43_29179
    );
  u_CORTEXM0DS_u_logic_Bthvx44 : X_LUT5
    generic map(
      LOC => "SLICE_X6Y99",
      INIT => X"00003939"
    )
    port map (
      ADR3 => '1',
      ADR4 => u_CORTEXM0DS_u_logic_Duc2z4,
      ADR1 => u_CORTEXM0DS_u_logic_Jeewx4,
      ADR0 => u_CORTEXM0DS_u_logic_Cyq2z4_26532,
      ADR2 => u_CORTEXM0DS_u_logic_O5t2z4_25820,
      O => u_CORTEXM0DS_u_logic_Bthvx44_3810
    );
  u_CORTEXM0DS_u_logic_Xxhvx44 : X_LUT6
    generic map(
      LOC => "SLICE_X6Y99",
      INIT => X"FCF0F5F5FCF0F0F0"
    )
    port map (
      ADR2 => u_CORTEXM0DS_u_logic_Xxhvx42_0,
      ADR4 => u_CORTEXM0DS_u_logic_Npk2z4_25818,
      ADR1 => u_CORTEXM0DS_u_logic_Ucqvx4,
      ADR3 => u_CORTEXM0DS_u_logic_Sgj2z4_25821,
      ADR0 => u_CORTEXM0DS_u_logic_Jeewx4,
      ADR5 => u_CORTEXM0DS_u_logic_Xxhvx43_29179,
      O => u_CORTEXM0DS_u_logic_Xxhvx44_27921
    );
  u_CORTEXM0DS_u_logic_Lyhvx45 : X_LUT6
    generic map(
      LOC => "SLICE_X6Y99",
      INIT => X"FF00FFF40000F4F4"
    )
    port map (
      ADR4 => u_CORTEXM0DS_u_logic_Wt2wx4,
      ADR2 => u_CORTEXM0DS_u_logic_Clewx4_R5dwx4_AND_5858_o,
      ADR1 => u_CORTEXM0DS_u_logic_O76wx4,
      ADR0 => u_CORTEXM0DS_u_logic_Xviwx4,
      ADR3 => u_CORTEXM0DS_u_logic_Px5wx4,
      ADR5 => u_CORTEXM0DS_u_logic_Lyhvx44_29178,
      O => u_CORTEXM0DS_u_logic_Lyhvx45_26090
    );
  u_CORTEXM0DS_u_logic_Lyhvx44 : X_LUT6
    generic map(
      LOC => "SLICE_X6Y99",
      INIT => X"1101001011010010"
    )
    port map (
      ADR1 => u_CORTEXM0DS_u_logic_Dvy2z4_25831,
      ADR0 => u_CORTEXM0DS_u_logic_Pty2z4_26040,
      ADR4 => u_CORTEXM0DS_u_logic_Nqy2z4_26174,
      ADR3 => u_CORTEXM0DS_u_logic_Zoy2z4_25958,
      ADR2 => u_CORTEXM0DS_u_logic_Bsy2z4_26463,
      ADR5 => '1',
      O => u_CORTEXM0DS_u_logic_Lyhvx44_29178
    );
  u_CORTEXM0DS_u_logic_Ruhvx46 : X_LUT5
    generic map(
      LOC => "SLICE_X6Y99",
      INIT => X"33319191"
    )
    port map (
      ADR1 => u_CORTEXM0DS_u_logic_Dvy2z4_25831,
      ADR0 => u_CORTEXM0DS_u_logic_Pty2z4_26040,
      ADR4 => u_CORTEXM0DS_u_logic_Nqy2z4_26174,
      ADR3 => u_CORTEXM0DS_u_logic_Zoy2z4_25958,
      ADR2 => u_CORTEXM0DS_u_logic_Bsy2z4_26463,
      O => u_CORTEXM0DS_u_logic_Ruhvx46_3828
    );
  u_CORTEXM0DS_u_logic_Xxhvx41_u_CORTEXM0DS_u_logic_Xxhvx41_BMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => u_CORTEXM0DS_u_logic_O3hwx4,
      O => u_CORTEXM0DS_u_logic_O3hwx4_0
    );
  u_CORTEXM0DS_u_logic_Xxhvx41 : X_LUT6
    generic map(
      LOC => "SLICE_X7Y97",
      INIT => X"5500553000000030"
    )
    port map (
      ADR3 => u_CORTEXM0DS_u_logic_Sgj2z4_25821,
      ADR2 => u_CORTEXM0DS_u_logic_B73wx4,
      ADR1 => u_CORTEXM0DS_u_logic_U9gvx4_Z6gvx4_OR_1130_o_0,
      ADR4 => u_CORTEXM0DS_u_logic_Tki2z4_25989,
      ADR0 => u_CORTEXM0DS_u_logic_Pxyvx4,
      ADR5 => u_CORTEXM0DS_u_logic_Fij2z4_25819,
      O => u_CORTEXM0DS_u_logic_Xxhvx41_29203
    );
  u_CORTEXM0DS_u_logic_Ihewx41 : X_LUT6
    generic map(
      LOC => "SLICE_X7Y97",
      INIT => X"0505000005050000"
    )
    port map (
      ADR3 => '1',
      ADR1 => '1',
      ADR0 => u_CORTEXM0DS_u_logic_Zoy2z4_25958,
      ADR4 => u_CORTEXM0DS_u_logic_Lny2z4_26505,
      ADR2 => u_CORTEXM0DS_u_logic_Nqy2z4_26174,
      ADR5 => '1',
      O => u_CORTEXM0DS_u_logic_Ihewx4
    );
  u_CORTEXM0DS_u_logic_O3hwx41 : X_LUT5
    generic map(
      LOC => "SLICE_X7Y97",
      INIT => X"000A0000"
    )
    port map (
      ADR1 => '1',
      ADR3 => u_CORTEXM0DS_u_logic_Bsy2z4_26463,
      ADR0 => u_CORTEXM0DS_u_logic_Zoy2z4_25958,
      ADR4 => u_CORTEXM0DS_u_logic_Lny2z4_26505,
      ADR2 => u_CORTEXM0DS_u_logic_Nqy2z4_26174,
      O => u_CORTEXM0DS_u_logic_O3hwx4
    );
  u_CORTEXM0DS_u_logic_Xxhvx45 : X_LUT6
    generic map(
      LOC => "SLICE_X7Y97",
      INIT => X"FFFFFFFFC0F0EAFA"
    )
    port map (
      ADR2 => u_CORTEXM0DS_u_logic_Mcewx4,
      ADR1 => u_CORTEXM0DS_u_logic_Xxhvx44_27921,
      ADR3 => u_CORTEXM0DS_u_logic_Ce7wx4_P37wx4_AND_1717_o211,
      ADR5 => u_CORTEXM0DS_u_logic_Xxhvx41_29203,
      ADR0 => u_CORTEXM0DS_u_logic_S9kwx4_Z9kwx4_AND_2879_o,
      ADR4 => u_CORTEXM0DS_u_logic_Ihewx4,
      O => u_CORTEXM0DS_u_logic_Xxhvx45_28035
    );
  u_CORTEXM0DS_u_logic_Rxl2z4_u_CORTEXM0DS_u_logic_Rxl2z4_DMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => u_CORTEXM0DS_u_logic_Qxhvx44_4203,
      O => u_CORTEXM0DS_u_logic_Qxhvx44_0
    );
  u_CORTEXM0DS_u_logic_Yuhvx4211 : X_LUT6
    generic map(
      LOC => "SLICE_X7Y91",
      INIT => X"8080000080800000"
    )
    port map (
      ADR3 => '1',
      ADR2 => u_CORTEXM0DS_u_logic_Nqy2z4_26174,
      ADR4 => u_CORTEXM0DS_u_logic_Yzi2z4_26513,
      ADR1 => u_CORTEXM0DS_u_logic_Rxl2z4_27680,
      ADR0 => u_CORTEXM0DS_u_logic_Viy2z4_26924,
      ADR5 => '1',
      O => u_CORTEXM0DS_u_logic_Ugewx4
    );
  u_CORTEXM0DS_u_logic_Qxhvx44 : X_LUT5
    generic map(
      LOC => "SLICE_X7Y91",
      INIT => X"80000000"
    )
    port map (
      ADR3 => u_CORTEXM0DS_u_logic_Dvy2z4_25831,
      ADR2 => u_CORTEXM0DS_u_logic_Nqy2z4_26174,
      ADR4 => u_CORTEXM0DS_u_logic_Yzi2z4_26513,
      ADR1 => u_CORTEXM0DS_u_logic_Rxl2z4_27680,
      ADR0 => u_CORTEXM0DS_u_logic_Viy2z4_26924,
      O => u_CORTEXM0DS_u_logic_Qxhvx44_4203
    );
  u_CORTEXM0DS_u_logic_Xxhvx46 : X_LUT6
    generic map(
      LOC => "SLICE_X7Y91",
      INIT => X"50505F5FFF73FF7F"
    )
    port map (
      ADR5 => u_CORTEXM0DS_u_logic_Dvy2z4_25831,
      ADR1 => u_CORTEXM0DS_u_logic_Zoy2z4_25958,
      ADR3 => u_CORTEXM0DS_u_logic_Nqy2z4_26174,
      ADR2 => u_CORTEXM0DS_u_logic_Bsy2z4_26463,
      ADR4 => u_CORTEXM0DS_u_logic_Ugewx4,
      ADR0 => u_CORTEXM0DS_u_logic_Pty2z4_26040,
      O => u_CORTEXM0DS_u_logic_Xxhvx46_28051
    );
  u_CORTEXM0DS_u_logic_S7nvx4_SW0 : X_LUT6
    generic map(
      LOC => "SLICE_X7Y91",
      INIT => X"FCF0FAFACC00AAAA"
    )
    port map (
      ADR4 => u_CORTEXM0DS_u_logic_Scpvx4_26077,
      ADR3 => u_CORTEXM0DS_u_logic_Jhy2z4_27008,
      ADR1 => u_CORTEXM0DS_u_logic_Dwl2z4_27763,
      ADR0 => u_CORTEXM0DS_u_logic_Rxl2z4_27680,
      ADR2 => ahbmi_hrdata_9_IBUF_0,
      ADR5 => u_CORTEXM0DS_u_logic_Qbpvx4_0,
      O => N292
    );
  u_CORTEXM0DS_u_logic_Rxl2z4 : X_FF
    generic map(
      LOC => "SLICE_X7Y91",
      INIT => '1'
    )
    port map (
      CE => VCC,
      CLK => NlwBufferSignal_u_CORTEXM0DS_u_logic_Rxl2z4_CLK,
      I => u_CORTEXM0DS_u_logic_S7nvx4_4214,
      O => u_CORTEXM0DS_u_logic_Rxl2z4_27680,
      SET => u_CORTEXM0DS_u_logic_hreset_n_inv,
      RST => GND
    );
  u_CORTEXM0DS_u_logic_S7nvx4 : X_LUT6
    generic map(
      LOC => "SLICE_X7Y91",
      INIT => X"FFFFFCF0FFFFCC00"
    )
    port map (
      ADR0 => '1',
      ADR5 => ahbmi_hrdata_25_IBUF_0,
      ADR1 => u_CORTEXM0DS_u_logic_Mfw2z4_28624,
      ADR2 => u_CORTEXM0DS_u_logic_Vapvx4,
      ADR3 => u_CORTEXM0DS_u_logic_Pfovx4,
      ADR4 => N292,
      O => u_CORTEXM0DS_u_logic_S7nvx4_4214
    );
  u_CORTEXM0DS_u_logic_Fzxwx43_SW1 : X_LUT6
    generic map(
      LOC => "SLICE_X7Y99",
      INIT => X"FF3FFF3FFF3FFF3F"
    )
    port map (
      ADR0 => '1',
      ADR5 => '1',
      ADR4 => '1',
      ADR2 => u_CORTEXM0DS_u_logic_Uup2z4_25965,
      ADR1 => u_CORTEXM0DS_u_logic_Wai2z4_25867,
      ADR3 => u_CORTEXM0DS_u_logic_Aok2z4_25881,
      O => N1694
    );
  u_CORTEXM0DS_u_logic_Bxxwx41 : X_LUT6
    generic map(
      LOC => "SLICE_X7Y99",
      INIT => X"FFFFAFAFFFFFAFAF"
    )
    port map (
      ADR3 => '1',
      ADR1 => '1',
      ADR5 => '1',
      ADR2 => u_CORTEXM0DS_u_logic_Wai2z4_25867,
      ADR0 => u_CORTEXM0DS_u_logic_Emi2z4_25932,
      ADR4 => u_CORTEXM0DS_u_logic_Sgj2z4_25821,
      O => u_CORTEXM0DS_u_logic_Bxxwx4
    );
  u_CORTEXM0DS_u_logic_Lyhvx47 : X_LUT6
    generic map(
      LOC => "SLICE_X7Y99",
      INIT => X"FFFFFFFFFFFFFFFD"
    )
    port map (
      ADR1 => u_CORTEXM0DS_u_logic_Lyhvx43_26096,
      ADR3 => u_CORTEXM0DS_u_logic_Lyhvx46_0,
      ADR4 => u_CORTEXM0DS_u_logic_Lyhvx45_26090,
      ADR2 => u_CORTEXM0DS_u_logic_Lyhvx42_26098,
      ADR0 => u_CORTEXM0DS_u_logic_V76wx4,
      ADR5 => u_CORTEXM0DS_u_logic_Ky5wx4,
      O => u_CORTEXM0DS_u_logic_Lyhvx47_29207
    );
  u_CORTEXM0DS_u_logic_Wai2z4 : X_FF
    generic map(
      LOC => "SLICE_X7Y99",
      INIT => '1'
    )
    port map (
      CE => VCC,
      CLK => NlwBufferSignal_u_CORTEXM0DS_u_logic_Wai2z4_CLK,
      I => u_CORTEXM0DS_u_logic_Lyhvx4,
      O => u_CORTEXM0DS_u_logic_Wai2z4_25867,
      SET => u_CORTEXM0DS_u_logic_hreset_n_inv,
      RST => GND
    );
  u_CORTEXM0DS_u_logic_Lyhvx412 : X_LUT6
    generic map(
      LOC => "SLICE_X7Y99",
      INIT => X"FFF05F50FFF00F00"
    )
    port map (
      ADR1 => '1',
      ADR2 => u_ahb_bridge_u_state_machine_HREADY_0,
      ADR5 => u_CORTEXM0DS_u_logic_Lyhvx411_26095,
      ADR3 => u_CORTEXM0DS_u_logic_Wai2z4_25867,
      ADR0 => u_CORTEXM0DS_u_logic_Fij2z4_25819,
      ADR4 => u_CORTEXM0DS_u_logic_Lyhvx47_29207,
      O => u_CORTEXM0DS_u_logic_Lyhvx4
    );
  u_CORTEXM0DS_u_logic_Mvhvx49_u_CORTEXM0DS_u_logic_Mvhvx49_AMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => N1829_pack_6,
      O => N1829
    );
  u_CORTEXM0DS_u_logic_Mvhvx49 : X_LUT6
    generic map(
      LOC => "SLICE_X7Y96",
      INIT => X"0500CD0000000000"
    )
    port map (
      ADR5 => u_CORTEXM0DS_u_logic_Hyy2z4_25993,
      ADR3 => u_CORTEXM0DS_u_logic_Tki2z4_25989,
      ADR1 => u_CORTEXM0DS_u_logic_Dvy2z4_25831,
      ADR4 => u_CORTEXM0DS_u_logic_H9i2z4_25992,
      ADR0 => u_CORTEXM0DS_u_logic_Pty2z4_26040,
      ADR2 => u_CORTEXM0DS_u_logic_Qdj2z4_26041,
      O => u_CORTEXM0DS_u_logic_Mvhvx49_26039
    );
  u_CORTEXM0DS_u_logic_Owhvx413 : X_LUT6
    generic map(
      LOC => "SLICE_X7Y96",
      INIT => X"CCCCCC80CCCCCC00"
    )
    port map (
      ADR1 => u_CORTEXM0DS_u_logic_Hyy2z4_25993,
      ADR4 => u_CORTEXM0DS_u_logic_Owhvx410_28831,
      ADR3 => u_CORTEXM0DS_u_logic_Owhvx412_29202,
      ADR0 => u_CORTEXM0DS_u_logic_S9kwx4_Z9kwx4_AND_2879_o,
      ADR5 => u_CORTEXM0DS_u_logic_Ihewx4,
      ADR2 => u_CORTEXM0DS_u_logic_Xly2z4_26502,
      O => u_CORTEXM0DS_u_logic_Owhvx413_28832
    );
  u_CORTEXM0DS_u_logic_Owhvx412 : X_LUT6
    generic map(
      LOC => "SLICE_X7Y96",
      INIT => X"0000040400000A00"
    )
    port map (
      ADR2 => u_CORTEXM0DS_u_logic_A4t2z4_25978,
      ADR4 => N1829,
      ADR5 => u_CORTEXM0DS_u_logic_Bsy2z4_26463,
      ADR0 => u_CORTEXM0DS_u_logic_Pty2z4_26040,
      ADR1 => u_CORTEXM0DS_u_logic_Dvy2z4_25831,
      ADR3 => u_CORTEXM0DS_u_logic_Nywvx4,
      O => u_CORTEXM0DS_u_logic_Owhvx412_29202
    );
  u_CORTEXM0DS_u_logic_Wshwx41 : X_LUT6
    generic map(
      LOC => "SLICE_X7Y96",
      INIT => X"2200220022002200"
    )
    port map (
      ADR4 => '1',
      ADR2 => '1',
      ADR3 => u_CORTEXM0DS_u_logic_U2x2z4_26050,
      ADR0 => u_CORTEXM0DS_u_logic_Tki2z4_25989,
      ADR1 => u_CORTEXM0DS_u_logic_H9i2z4_25992,
      ADR5 => '1',
      O => u_CORTEXM0DS_u_logic_Wshwx4
    );
  u_CORTEXM0DS_u_logic_Owhvx412_SW0 : X_LUT5
    generic map(
      LOC => "SLICE_X7Y96",
      INIT => X"FFFFFDFF"
    )
    port map (
      ADR4 => u_CORTEXM0DS_u_logic_Swy2z4_25980,
      ADR2 => u_CORTEXM0DS_u_logic_L8t2z4_25825,
      ADR3 => u_CORTEXM0DS_u_logic_U2x2z4_26050,
      ADR0 => u_CORTEXM0DS_u_logic_Tki2z4_25989,
      ADR1 => u_CORTEXM0DS_u_logic_H9i2z4_25992,
      O => N1829_pack_6
    );
  u_CORTEXM0DS_u_logic_Qxhvx415_SW0 : X_LUT6
    generic map(
      LOC => "SLICE_X7Y100",
      INIT => X"FFFFFFFCFFFFFFFD"
    )
    port map (
      ADR3 => u_CORTEXM0DS_u_logic_Qxhvx413_28225,
      ADR1 => u_CORTEXM0DS_u_logic_Qxhvx414_28809,
      ADR2 => u_CORTEXM0DS_u_logic_Qxhvx48_29208,
      ADR4 => u_CORTEXM0DS_u_logic_Qxhvx49_27832,
      ADR0 => u_CORTEXM0DS_u_logic_Sznvx4_F3ovx4_OR_1359_o,
      ADR5 => u_CORTEXM0DS_u_logic_Us2wx4_Nggvx4_OR_1282_o,
      O => N1887
    );
  u_CORTEXM0DS_u_logic_Qxhvx415 : X_LUT6
    generic map(
      LOC => "SLICE_X7Y100",
      INIT => X"FFFFFFFFEEAAEEFA"
    )
    port map (
      ADR3 => u_CORTEXM0DS_u_logic_Swy2z4_25980,
      ADR1 => u_CORTEXM0DS_u_logic_Uuewx4_0,
      ADR0 => u_CORTEXM0DS_u_logic_Qxhvx410_0,
      ADR2 => u_CORTEXM0DS_u_logic_Bsy2z4_26463,
      ADR4 => u_CORTEXM0DS_u_logic_Lcpvx4_Izwvx4_OR_905_o,
      ADR5 => N1887,
      O => u_CORTEXM0DS_u_logic_Qxhvx415_28808
    );
  u_CORTEXM0DS_u_logic_Qxhvx46 : X_LUT6
    generic map(
      LOC => "SLICE_X7Y100",
      INIT => X"FFFFFFFFFFDFFFFF"
    )
    port map (
      ADR3 => u_CORTEXM0DS_u_logic_Abgwx4,
      ADR5 => u_CORTEXM0DS_u_logic_H9i2z4_25992,
      ADR1 => u_CORTEXM0DS_u_logic_Nqy2z4_26174,
      ADR2 => u_CORTEXM0DS_u_logic_Lny2z4_26505,
      ADR4 => u_CORTEXM0DS_u_logic_Qem2z4_25991,
      ADR0 => u_CORTEXM0DS_u_logic_K79vx4_Y99vx4_OR_725_o,
      O => u_CORTEXM0DS_u_logic_Qxhvx46_29209
    );
  u_CORTEXM0DS_u_logic_Qxhvx48 : X_LUT6
    generic map(
      LOC => "SLICE_X7Y100",
      INIT => X"C0C0C000D5D5D555"
    )
    port map (
      ADR2 => u_CORTEXM0DS_u_logic_U2x2z4_26050,
      ADR1 => u_CORTEXM0DS_u_logic_Tki2z4_25989,
      ADR3 => u_CORTEXM0DS_u_logic_Qxhvx47_26506,
      ADR4 => u_CORTEXM0DS_u_logic_Qxhvx46_29209,
      ADR0 => u_CORTEXM0DS_u_logic_Jf6wx4,
      ADR5 => u_CORTEXM0DS_u_logic_Msyvx4,
      O => u_CORTEXM0DS_u_logic_Qxhvx48_29208
    );
  u_CORTEXM0DS_u_logic_K79vx4_Y99vx4_OR_725_o_u_CORTEXM0DS_u_logic_K79vx4_Y99vx4_OR_725_o_BMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => u_CORTEXM0DS_u_logic_Hwhvx423_4266,
      O => u_CORTEXM0DS_u_logic_Hwhvx423_0
    );
  u_CORTEXM0DS_u_logic_K79vx4_Y99vx4_OR_725_o1 : X_LUT6
    generic map(
      LOC => "SLICE_X7Y93",
      INIT => X"EEEEEEEEEEEEEEEE"
    )
    port map (
      ADR4 => '1',
      ADR3 => '1',
      ADR2 => '1',
      ADR1 => u_CORTEXM0DS_u_logic_Zoy2z4_25958,
      ADR0 => u_CORTEXM0DS_u_logic_Bsy2z4_26463,
      ADR5 => '1',
      O => u_CORTEXM0DS_u_logic_K79vx4_Y99vx4_OR_725_o
    );
  u_CORTEXM0DS_u_logic_Hwhvx423 : X_LUT5
    generic map(
      LOC => "SLICE_X7Y93",
      INIT => X"FFFF5555"
    )
    port map (
      ADR2 => '1',
      ADR1 => '1',
      ADR4 => u_CORTEXM0DS_u_logic_Hwhvx422_29195,
      ADR3 => '1',
      ADR0 => u_CORTEXM0DS_u_logic_Bsy2z4_26463,
      O => u_CORTEXM0DS_u_logic_Hwhvx423_4266
    );
  u_CORTEXM0DS_u_logic_Hwhvx422 : X_LUT6
    generic map(
      LOC => "SLICE_X7Y93",
      INIT => X"FFFF5FFF3FFF1FFF"
    )
    port map (
      ADR4 => u_CORTEXM0DS_u_logic_Hyy2z4_25993,
      ADR0 => u_CORTEXM0DS_u_logic_Qem2z4_25991,
      ADR5 => u_CORTEXM0DS_u_logic_Dvy2z4_25831,
      ADR1 => u_CORTEXM0DS_u_logic_H9i2z4_25992,
      ADR2 => u_CORTEXM0DS_u_logic_Pty2z4_26040,
      ADR3 => u_CORTEXM0DS_u_logic_Nqy2z4_26174,
      O => u_CORTEXM0DS_u_logic_Hwhvx422_29195
    );
  u_CORTEXM0DS_u_logic_Mfw2z4 : X_FF
    generic map(
      LOC => "SLICE_X7Y90",
      INIT => '1'
    )
    port map (
      CE => VCC,
      CLK => NlwBufferSignal_u_CORTEXM0DS_u_logic_Mfw2z4_CLK,
      I => u_CORTEXM0DS_u_logic_Jqhvx4,
      O => u_CORTEXM0DS_u_logic_Mfw2z4_28624,
      SET => u_CORTEXM0DS_u_logic_hreset_n_inv,
      RST => GND
    );
  u_CORTEXM0DS_u_logic_Jqhvx41 : X_LUT6
    generic map(
      LOC => "SLICE_X7Y90",
      INIT => X"4FFF0FFF40000000"
    )
    port map (
      ADR2 => u_CORTEXM0DS_u_logic_Vaw2z4_26074,
      ADR3 => u_ahb_bridge_u_state_machine_HREADY_0,
      ADR4 => ahbmi_hrdata_9_IBUF_0,
      ADR5 => u_CORTEXM0DS_u_logic_Mfw2z4_28624,
      ADR0 => u_CORTEXM0DS_u_logic_Rbi3z4_26075,
      ADR1 => u_CORTEXM0DS_u_logic_Z7i2z4_26076,
      O => u_CORTEXM0DS_u_logic_Jqhvx4
    );
  u_CORTEXM0DS_u_logic_Vwhvx411_u_CORTEXM0DS_u_logic_Vwhvx411_BMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => N1913_pack_6,
      O => N1913
    );
  u_CORTEXM0DS_u_logic_Vwhvx411 : X_LUT6
    generic map(
      LOC => "SLICE_X7Y98",
      INIT => X"0000A0A0AAEEAAEE"
    )
    port map (
      ADR0 => u_CORTEXM0DS_u_logic_Npk2z4_25818,
      ADR5 => u_CORTEXM0DS_u_logic_U2x2z4_26050,
      ADR2 => u_CORTEXM0DS_u_logic_B73wx4,
      ADR4 => u_CORTEXM0DS_u_logic_Mv2wx4,
      ADR3 => u_CORTEXM0DS_u_logic_Ucqvx4,
      ADR1 => u_CORTEXM0DS_u_logic_D1awx4_V0dwx4_AND_2283_o2_29205,
      O => u_CORTEXM0DS_u_logic_Vwhvx411_29206
    );
  u_CORTEXM0DS_u_logic_Vwhvx412 : X_LUT6
    generic map(
      LOC => "SLICE_X7Y98",
      INIT => X"F0FFA0AAA0AAA0AA"
    )
    port map (
      ADR1 => '1',
      ADR2 => u_CORTEXM0DS_u_logic_Nsk2z4_25994,
      ADR3 => u_CORTEXM0DS_u_logic_SF11715,
      ADR0 => u_CORTEXM0DS_u_logic_Vwhvx410_28895,
      ADR4 => u_CORTEXM0DS_u_logic_Ffj2z4_25823,
      ADR5 => u_CORTEXM0DS_u_logic_Vwhvx411_29206,
      O => u_CORTEXM0DS_u_logic_Vwhvx412_28896
    );
  u_CORTEXM0DS_u_logic_D1awx4_V0dwx4_AND_2283_o21 : X_LUT6
    generic map(
      LOC => "SLICE_X7Y98",
      INIT => X"FFFF3333FFFF3333"
    )
    port map (
      ADR0 => '1',
      ADR3 => '1',
      ADR2 => '1',
      ADR1 => u_CORTEXM0DS_u_logic_O5t2z4_25820,
      ADR4 => u_CORTEXM0DS_u_logic_Ffj2z4_25823,
      ADR5 => '1',
      O => u_CORTEXM0DS_u_logic_D1awx4_V0dwx4_AND_2283_o2_29205
    );
  u_CORTEXM0DS_u_logic_Df3wx42_SW0 : X_LUT5
    generic map(
      LOC => "SLICE_X7Y98",
      INIT => X"FFFFFBFF"
    )
    port map (
      ADR3 => u_CORTEXM0DS_u_logic_Sgj2z4_25821,
      ADR2 => u_CORTEXM0DS_u_logic_Fij2z4_25819,
      ADR0 => u_CORTEXM0DS_u_logic_Nsk2z4_25994,
      ADR1 => u_CORTEXM0DS_u_logic_O5t2z4_25820,
      ADR4 => u_CORTEXM0DS_u_logic_Ffj2z4_25823,
      O => N1913_pack_6
    );
  u_CORTEXM0DS_u_logic_Df3wx42 : X_LUT6
    generic map(
      LOC => "SLICE_X7Y98",
      INIT => X"0101330001010000"
    )
    port map (
      ADR1 => u_CORTEXM0DS_u_logic_Npk2z4_25818,
      ADR4 => u_CORTEXM0DS_u_logic_Ark2z4_25827,
      ADR5 => u_CORTEXM0DS_u_logic_Fij2z4_25819,
      ADR3 => u_CORTEXM0DS_u_logic_O5t2z4_25820,
      ADR0 => u_CORTEXM0DS_u_logic_Aok2z4_25881,
      ADR2 => N1913,
      O => u_CORTEXM0DS_u_logic_Df3wx42_26183
    );
  u_CORTEXM0DS_u_logic_Hwhvx420 : X_LUT6
    generic map(
      LOC => "SLICE_X7Y94",
      INIT => X"FFFFFFFFFFFF00CE"
    )
    port map (
      ADR3 => u_CORTEXM0DS_u_logic_U2x2z4_26050,
      ADR0 => u_CORTEXM0DS_u_logic_H9i2z4_25992,
      ADR2 => u_CORTEXM0DS_u_logic_Ct6wx4,
      ADR1 => u_CORTEXM0DS_u_logic_Hwhvx419_28201,
      ADR5 => u_CORTEXM0DS_u_logic_A4t2z4_25978,
      ADR4 => u_CORTEXM0DS_u_logic_Qdj2z4_26041,
      O => u_CORTEXM0DS_u_logic_Hwhvx420_29198
    );
  u_CORTEXM0DS_u_logic_Hwhvx427 : X_LUT6
    generic map(
      LOC => "SLICE_X7Y94",
      INIT => X"FFFFFFFFC8C8C0C0"
    )
    port map (
      ADR3 => '1',
      ADR1 => u_CORTEXM0DS_u_logic_Hwhvx424_29196,
      ADR0 => u_CORTEXM0DS_u_logic_Pty2z4_26040,
      ADR4 => u_CORTEXM0DS_u_logic_Hwhvx426_0,
      ADR2 => u_CORTEXM0DS_u_logic_Hwhvx425_0,
      ADR5 => u_CORTEXM0DS_u_logic_Hwhvx420_29198,
      O => u_CORTEXM0DS_u_logic_Hwhvx427_28750
    );
  u_CORTEXM0DS_u_logic_Hwhvx421 : X_LUT6
    generic map(
      LOC => "SLICE_X7Y94",
      INIT => X"8800A8008A008A00"
    )
    port map (
      ADR0 => u_CORTEXM0DS_u_logic_Hyy2z4_25993,
      ADR3 => u_CORTEXM0DS_u_logic_Pty2z4_26040,
      ADR1 => u_CORTEXM0DS_u_logic_Dvy2z4_25831,
      ADR5 => u_CORTEXM0DS_u_logic_Nqy2z4_26174,
      ADR2 => u_CORTEXM0DS_u_logic_Zoy2z4_25958,
      ADR4 => u_CORTEXM0DS_u_logic_H9i2z4_25992,
      O => u_CORTEXM0DS_u_logic_Hwhvx421_29197
    );
  u_CORTEXM0DS_u_logic_Hwhvx424 : X_LUT6
    generic map(
      LOC => "SLICE_X7Y94",
      INIT => X"FCFCFCFFFCFCA8AA"
    )
    port map (
      ADR5 => u_CORTEXM0DS_u_logic_C1svx4_N3svx4_XOR_57_o,
      ADR4 => u_CORTEXM0DS_u_logic_Swy2z4_25980,
      ADR0 => u_CORTEXM0DS_u_logic_Hwhvx423_0,
      ADR1 => u_CORTEXM0DS_u_logic_Qem2z4_25991,
      ADR3 => u_CORTEXM0DS_u_logic_H9i2z4_25992,
      ADR2 => u_CORTEXM0DS_u_logic_Hwhvx421_29197,
      O => u_CORTEXM0DS_u_logic_Hwhvx424_29196
    );
  u_CORTEXM0DS_u_logic_Xly2z4_u_CORTEXM0DS_u_logic_Xly2z4_DMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => N1865,
      O => N1865_0
    );
  u_CORTEXM0DS_u_logic_M0jwx41 : X_LUT6
    generic map(
      LOC => "SLICE_X7Y92",
      INIT => X"FFFFCCCCFFFFCCCC"
    )
    port map (
      ADR0 => '1',
      ADR3 => '1',
      ADR2 => '1',
      ADR1 => u_CORTEXM0DS_u_logic_Xly2z4_26502,
      ADR4 => u_CORTEXM0DS_u_logic_Zoy2z4_25958,
      ADR5 => '1',
      O => u_CORTEXM0DS_u_logic_M0jwx4
    );
  u_CORTEXM0DS_u_logic_Eyhvx418_SW0 : X_LUT5
    generic map(
      LOC => "SLICE_X7Y92",
      INIT => X"FF00DF00"
    )
    port map (
      ADR3 => u_CORTEXM0DS_u_logic_Qem2z4_25991,
      ADR2 => u_CORTEXM0DS_u_logic_Eyhvx416_0,
      ADR0 => u_CORTEXM0DS_u_logic_Hyewx4,
      ADR1 => u_CORTEXM0DS_u_logic_Xly2z4_26502,
      ADR4 => u_CORTEXM0DS_u_logic_Zoy2z4_25958,
      O => N1865
    );
  u_CORTEXM0DS_u_logic_Qxhvx47 : X_LUT6
    generic map(
      LOC => "SLICE_X7Y92",
      INIT => X"AAAAAAAAAAAAAAA8"
    )
    port map (
      ADR0 => u_CORTEXM0DS_u_logic_Swy2z4_25980,
      ADR4 => u_CORTEXM0DS_u_logic_Yzi2z4_26513,
      ADR2 => u_CORTEXM0DS_u_logic_Rxl2z4_27680,
      ADR1 => u_CORTEXM0DS_u_logic_Viy2z4_26924,
      ADR5 => u_CORTEXM0DS_u_logic_Jky2z4_25962,
      ADR3 => u_CORTEXM0DS_u_logic_M0jwx4,
      O => u_CORTEXM0DS_u_logic_Qxhvx47_26506
    );
  u_CORTEXM0DS_u_logic_X6nvx4_SW0 : X_LUT6
    generic map(
      LOC => "SLICE_X7Y92",
      INIT => X"FCEEF0AACCEE00AA"
    )
    port map (
      ADR3 => u_CORTEXM0DS_u_logic_Scpvx4_26077,
      ADR2 => u_CORTEXM0DS_u_logic_Jhy2z4_27008,
      ADR5 => u_CORTEXM0DS_u_logic_Owq2z4_27764,
      ADR0 => u_CORTEXM0DS_u_logic_Xly2z4_26502,
      ADR1 => ahbmi_hrdata_12_IBUF_0,
      ADR4 => u_CORTEXM0DS_u_logic_Qbpvx4_0,
      O => N286
    );
  u_CORTEXM0DS_u_logic_Xly2z4 : X_FF
    generic map(
      LOC => "SLICE_X7Y92",
      INIT => '1'
    )
    port map (
      CE => VCC,
      CLK => NlwBufferSignal_u_CORTEXM0DS_u_logic_Xly2z4_CLK,
      I => u_CORTEXM0DS_u_logic_X6nvx4_4258,
      O => u_CORTEXM0DS_u_logic_Xly2z4_26502,
      SET => u_CORTEXM0DS_u_logic_hreset_n_inv,
      RST => GND
    );
  u_CORTEXM0DS_u_logic_X6nvx4 : X_LUT6
    generic map(
      LOC => "SLICE_X7Y92",
      INIT => X"FFEEFFCCFFAAFF00"
    )
    port map (
      ADR2 => '1',
      ADR5 => ahbmi_hrdata_28_IBUF_0,
      ADR0 => u_CORTEXM0DS_u_logic_Ckw2z4_28606,
      ADR1 => u_CORTEXM0DS_u_logic_Vapvx4,
      ADR4 => u_CORTEXM0DS_u_logic_Pfovx4,
      ADR3 => N286,
      O => u_CORTEXM0DS_u_logic_X6nvx4_4258
    );
  u_CORTEXM0DS_u_logic_Fvhvx419 : X_LUT6
    generic map(
      LOC => "SLICE_X7Y95",
      INIT => X"7000500030000000"
    )
    port map (
      ADR3 => u_CORTEXM0DS_u_logic_Tki2z4_25989,
      ADR2 => u_CORTEXM0DS_u_logic_U2x2z4_26050,
      ADR0 => u_CORTEXM0DS_u_logic_Bsy2z4_26463,
      ADR5 => u_CORTEXM0DS_u_logic_Hyy2z4_25993,
      ADR4 => u_CORTEXM0DS_u_logic_Swy2z4_25980,
      ADR1 => u_CORTEXM0DS_u_logic_Dvy2z4_25831,
      O => u_CORTEXM0DS_u_logic_Fvhvx419_29200
    );
  u_CORTEXM0DS_u_logic_Fvhvx420 : X_LUT6
    generic map(
      LOC => "SLICE_X7Y95",
      INIT => X"3333FFFF33337FFF"
    )
    port map (
      ADR4 => u_CORTEXM0DS_u_logic_Lcpvx4_Izwvx4_OR_905_o,
      ADR3 => u_CORTEXM0DS_u_logic_Lny2z4_26505,
      ADR5 => u_CORTEXM0DS_u_logic_Dvy2z4_25831,
      ADR2 => u_CORTEXM0DS_u_logic_M0jwx4,
      ADR0 => u_CORTEXM0DS_u_logic_Nqy2z4_26174,
      ADR1 => u_CORTEXM0DS_u_logic_Dziwx4,
      O => u_CORTEXM0DS_u_logic_Fvhvx420_29199
    );
  u_CORTEXM0DS_u_logic_Fvhvx421 : X_LUT6
    generic map(
      LOC => "SLICE_X7Y95",
      INIT => X"A888AAAAA888A888"
    )
    port map (
      ADR0 => u_CORTEXM0DS_u_logic_H9i2z4_25992,
      ADR3 => u_CORTEXM0DS_u_logic_Qem2z4_25991,
      ADR2 => u_CORTEXM0DS_u_logic_Fvhvx420_29199,
      ADR5 => u_CORTEXM0DS_u_logic_Pyxvx4,
      ADR4 => u_CORTEXM0DS_u_logic_Ct6wx4,
      ADR1 => u_CORTEXM0DS_u_logic_Fvhvx419_29200,
      O => u_CORTEXM0DS_u_logic_Fvhvx421_28723
    );
  u_CORTEXM0DS_u_logic_Xwawx42 : X_LUT6
    generic map(
      LOC => "SLICE_X7Y109",
      INIT => X"AE00AE00FF00EE00"
    )
    port map (
      ADR1 => u_CORTEXM0DS_u_logic_Emi2z4_25932,
      ADR3 => u_CORTEXM0DS_u_logic_Npk2z4_25818,
      ADR2 => u_CORTEXM0DS_u_logic_Aok2z4_25881,
      ADR0 => u_CORTEXM0DS_u_logic_Ffj2z4_25823,
      ADR5 => u_CORTEXM0DS_u_logic_Fij2z4_25819,
      ADR4 => u_CORTEXM0DS_u_logic_O5t2z4_25820,
      O => u_CORTEXM0DS_u_logic_Xwawx42_26780
    );
  u_CORTEXM0DS_u_logic_Ushvx45 : X_LUT6
    generic map(
      LOC => "SLICE_X7Y109",
      INIT => X"0011001500000005"
    )
    port map (
      ADR0 => u_CORTEXM0DS_u_logic_O5t2z4_25820,
      ADR3 => u_CORTEXM0DS_u_logic_Tki2z4_25989,
      ADR2 => u_CORTEXM0DS_u_logic_Aok2z4_25881,
      ADR4 => u_CORTEXM0DS_u_logic_Emi2z4_25932,
      ADR5 => u_CORTEXM0DS_u_logic_Ark2z4_25827,
      ADR1 => u_CORTEXM0DS_u_logic_Tv2wx4,
      O => u_CORTEXM0DS_u_logic_Ushvx45_26628
    );
  u_CORTEXM0DS_u_logic_C3z2z4_u_CORTEXM0DS_u_logic_C3z2z4_DMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => N1742,
      O => N1742_0
    );
  u_CORTEXM0DS_u_logic_Mxor_R99wx4_B19wx4_XOR_32_o_xo_0_1_SW0 : X_LUT6
    generic map(
      LOC => "SLICE_X7Y103",
      INIT => X"00000FFF00000FFF"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR3 => u_CORTEXM0DS_u_logic_Dvy2z4_25831,
      ADR4 => u_CORTEXM0DS_u_logic_Bx9vx4_H1cwx4_AND_2232_o,
      ADR2 => u_CORTEXM0DS_u_logic_Y29wx4,
      ADR5 => '1',
      O => N1673
    );
  u_CORTEXM0DS_u_logic_Mxor_U6awx4_B19wx4_XOR_37_o_xo_0_1_SW0 : X_LUT5
    generic map(
      LOC => "SLICE_X7Y103",
      INIT => X"FFFFC0C0"
    )
    port map (
      ADR0 => '1',
      ADR1 => u_CORTEXM0DS_u_logic_K1z2z4_26807,
      ADR3 => '1',
      ADR4 => u_CORTEXM0DS_u_logic_Bx9vx4_H1cwx4_AND_2232_o,
      ADR2 => u_CORTEXM0DS_u_logic_Y29wx4,
      O => N1742
    );
  u_CORTEXM0DS_u_logic_Bx9vx4_H1cwx4_AND_2232_o1 : X_LUT6
    generic map(
      LOC => "SLICE_X7Y103",
      INIT => X"0000080000000000"
    )
    port map (
      ADR1 => u_CORTEXM0DS_u_logic_C3z2z4_26806,
      ADR3 => u_CORTEXM0DS_u_logic_Pdi2z4_26208,
      ADR5 => u_CORTEXM0DS_u_logic_Nsk2z4_25994,
      ADR0 => u_CORTEXM0DS_u_logic_Aok2z4_25881,
      ADR4 => u_CORTEXM0DS_u_logic_Tki2z4_25989,
      ADR2 => u_CORTEXM0DS_u_logic_Sgj2z4_25821,
      O => u_CORTEXM0DS_u_logic_Bx9vx4_H1cwx4_AND_2232_o
    );
  u_CORTEXM0DS_u_logic_B3mvx43 : X_LUT6
    generic map(
      LOC => "SLICE_X7Y103",
      INIT => X"EEAAEEAAFEFAEEAA"
    )
    port map (
      ADR0 => u_CORTEXM0DS_u_logic_B3mvx42_28886,
      ADR1 => u_CORTEXM0DS_u_logic_Dvy2z4_25831,
      ADR3 => u_CORTEXM0DS_u_logic_Ltswx4_Qsewx4_AND_3836_o,
      ADR5 => u_CORTEXM0DS_u_logic_Zjwvx4_Lcpvx4_OR_880_o,
      ADR2 => u_CORTEXM0DS_u_logic_Jky2z4_25962,
      ADR4 => u_CORTEXM0DS_u_logic_Ukpvx4,
      O => u_CORTEXM0DS_u_logic_B3mvx43_29215
    );
  u_CORTEXM0DS_u_logic_C3z2z4 : X_FF
    generic map(
      LOC => "SLICE_X7Y103",
      INIT => '1'
    )
    port map (
      CE => VCC,
      CLK => NlwBufferSignal_u_CORTEXM0DS_u_logic_C3z2z4_CLK,
      I => u_CORTEXM0DS_u_logic_B3mvx4,
      O => u_CORTEXM0DS_u_logic_C3z2z4_26806,
      SET => u_CORTEXM0DS_u_logic_hreset_n_inv,
      RST => GND
    );
  u_CORTEXM0DS_u_logic_B3mvx45 : X_LUT6
    generic map(
      LOC => "SLICE_X7Y103",
      INIT => X"FFFFFBFBFCFCF0F0"
    )
    port map (
      ADR3 => '1',
      ADR1 => u_CORTEXM0DS_u_logic_U6wvx4,
      ADR0 => u_CORTEXM0DS_u_logic_B3mvx44_27943,
      ADR5 => u_CORTEXM0DS_u_logic_C3z2z4_26806,
      ADR2 => u_CORTEXM0DS_u_logic_U6wvx4_Zqwvx4_AND_860_o,
      ADR4 => u_CORTEXM0DS_u_logic_B3mvx43_29215,
      O => u_CORTEXM0DS_u_logic_B3mvx4
    );
  u_CORTEXM0DS_u_logic_D9c2z4_K9c2z4_AND_6705_o12 : X_LUT6
    generic map(
      LOC => "SLICE_X7Y110",
      INIT => X"EAFFEAEA00000000"
    )
    port map (
      ADR5 => u_CORTEXM0DS_u_logic_Bdqvx4,
      ADR2 => u_CORTEXM0DS_u_logic_SF2882_0,
      ADR1 => u_CORTEXM0DS_u_logic_Sgj2z4_25821,
      ADR4 => u_CORTEXM0DS_u_logic_SF28831,
      ADR3 => u_CORTEXM0DS_u_logic_L8t2z4_25825,
      ADR0 => u_CORTEXM0DS_u_logic_D9c2z4_K9c2z4_AND_6705_o11_28775,
      O => u_CORTEXM0DS_u_logic_D9c2z4_K9c2z4_AND_6705_o12_28780
    );
  u_CORTEXM0DS_u_logic_D9c2z4_K9c2z4_AND_6705_o27 : X_LUT6
    generic map(
      LOC => "SLICE_X7Y110",
      INIT => X"CF8ACF8A00000000"
    )
    port map (
      ADR4 => '1',
      ADR2 => u_CORTEXM0DS_u_logic_Nsk2z4_25994,
      ADR5 => u_CORTEXM0DS_u_logic_D9c2z4_K9c2z4_AND_6705_o4_27903,
      ADR3 => u_CORTEXM0DS_u_logic_D9c2z4_K9c2z4_AND_6705_o8_28778,
      ADR1 => u_CORTEXM0DS_u_logic_D9c2z4_K9c2z4_AND_6705_o27_28779,
      ADR0 => u_CORTEXM0DS_u_logic_D9c2z4_K9c2z4_AND_6705_o12_28780,
      O => u_CORTEXM0DS_u_logic_D9c2z4_K9c2z4_AND_6705_o
    );
  u_CORTEXM0DS_u_logic_D9c2z4_K9c2z4_AND_6705_o18 : X_LUT6
    generic map(
      LOC => "SLICE_X7Y110",
      INIT => X"00FF00FF00FF00F0"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR3 => u_CORTEXM0DS_u_logic_Aok2z4_25881,
      ADR4 => u_CORTEXM0DS_u_logic_D9c2z4_K9c2z4_AND_6705_o15_28784,
      ADR5 => u_CORTEXM0DS_u_logic_D9c2z4_K9c2z4_AND_6705_o17_28790,
      ADR2 => u_CORTEXM0DS_u_logic_D9c2z4_K9c2z4_AND_6705_o14_28781,
      O => u_CORTEXM0DS_u_logic_D9c2z4_K9c2z4_AND_6705_o18_29222
    );
  u_CORTEXM0DS_u_logic_D9c2z4_K9c2z4_AND_6705_o26 : X_LUT6
    generic map(
      LOC => "SLICE_X7Y110",
      INIT => X"AFAFAF8C00000000"
    )
    port map (
      ADR2 => u_CORTEXM0DS_u_logic_A4t2z4_25978,
      ADR5 => u_CORTEXM0DS_u_logic_Zj3wx4_M93wx4_OR_1345_o,
      ADR0 => u_CORTEXM0DS_u_logic_Pxyvx4,
      ADR3 => u_CORTEXM0DS_u_logic_D9c2z4_K9c2z4_AND_6705_o26_28786,
      ADR4 => u_CORTEXM0DS_u_logic_D9c2z4_K9c2z4_AND_6705_o18_29222,
      ADR1 => u_CORTEXM0DS_u_logic_D9c2z4_K9c2z4_AND_6705_o22_28783,
      O => u_CORTEXM0DS_u_logic_D9c2z4_K9c2z4_AND_6705_o27_28779
    );
  u_CORTEXM0DS_u_logic_Kuc2z47 : X_LUT6
    generic map(
      LOC => "SLICE_X7Y104",
      INIT => X"CEDFCEDFCEDFCEDF"
    )
    port map (
      ADR4 => '1',
      ADR5 => '1',
      ADR1 => u_CORTEXM0DS_u_logic_Fij2z4_25819,
      ADR0 => u_CORTEXM0DS_u_logic_Npk2z4_25818,
      ADR3 => u_CORTEXM0DS_u_logic_Ffj2z4_25823,
      ADR2 => u_CORTEXM0DS_u_logic_Sgj2z4_25821,
      O => u_CORTEXM0DS_u_logic_Kuc2z47_29217
    );
  u_CORTEXM0DS_u_logic_Kuc2z48 : X_LUT6
    generic map(
      LOC => "SLICE_X7Y104",
      INIT => X"5555555540505050"
    )
    port map (
      ADR0 => u_CORTEXM0DS_u_logic_Emi2z4_25932,
      ADR2 => u_CORTEXM0DS_u_logic_Nsk2z4_25994,
      ADR4 => u_CORTEXM0DS_u_logic_Ffj2z4_25823,
      ADR3 => u_CORTEXM0DS_u_logic_Sgj2z4_25821,
      ADR1 => u_CORTEXM0DS_u_logic_Tki2z4_25989,
      ADR5 => u_CORTEXM0DS_u_logic_Kuc2z47_29217,
      O => u_CORTEXM0DS_u_logic_Kuc2z48_29037
    );
  u_CORTEXM0DS_u_logic_Hwhvx428 : X_LUT6
    generic map(
      LOC => "SLICE_X7Y104",
      INIT => X"CCCCFFEECCCCFEFE"
    )
    port map (
      ADR4 => u_CORTEXM0DS_u_logic_L8t2z4_25825,
      ADR2 => u_CORTEXM0DS_u_logic_Hwhvx418_28754,
      ADR5 => u_CORTEXM0DS_u_logic_Tki2z4_25989,
      ADR0 => u_CORTEXM0DS_u_logic_Hwhvx415_28755,
      ADR3 => u_CORTEXM0DS_u_logic_Hwhvx427_28750,
      ADR1 => u_CORTEXM0DS_u_logic_Hwhvx47_28756,
      O => u_CORTEXM0DS_u_logic_Hwhvx428_29216
    );
  u_CORTEXM0DS_u_logic_Fij2z4 : X_FF
    generic map(
      LOC => "SLICE_X7Y104",
      INIT => '0'
    )
    port map (
      CE => VCC,
      CLK => NlwBufferSignal_u_CORTEXM0DS_u_logic_Fij2z4_CLK,
      I => u_CORTEXM0DS_u_logic_Hwhvx4,
      O => u_CORTEXM0DS_u_logic_Fij2z4_25819,
      RST => u_CORTEXM0DS_u_logic_hreset_n_inv,
      SET => GND
    );
  u_CORTEXM0DS_u_logic_Hwhvx433 : X_LUT6
    generic map(
      LOC => "SLICE_X7Y104",
      INIT => X"FFFFAA88F0F0A080"
    )
    port map (
      ADR2 => u_ahb_bridge_u_state_machine_HREADY_0,
      ADR4 => u_CORTEXM0DS_u_logic_Hwhvx428_29216,
      ADR0 => u_CORTEXM0DS_u_logic_SF230_0,
      ADR5 => u_CORTEXM0DS_u_logic_Fij2z4_25819,
      ADR1 => u_CORTEXM0DS_u_logic_Tfxvx4,
      ADR3 => u_CORTEXM0DS_u_logic_Hwhvx433_28753,
      O => u_CORTEXM0DS_u_logic_Hwhvx4
    );
  u_CORTEXM0DS_u_logic_N142z4_U142z4_AND_5606_o1 : X_LUT6
    generic map(
      LOC => "SLICE_X7Y111",
      INIT => X"00FF00FF33333333"
    )
    port map (
      ADR0 => '1',
      ADR4 => '1',
      ADR2 => '1',
      ADR1 => u_CORTEXM0DS_u_logic_Kf13z4_27026,
      ADR3 => u_CORTEXM0DS_u_logic_U4z2z4_27214,
      ADR5 => u_CORTEXM0DS_u_logic_Yaz2z4_25842,
      O => u_CORTEXM0DS_u_logic_N142z4_U142z4_AND_5606_o1_29223
    );
  u_CORTEXM0DS_u_logic_N142z4_U142z4_AND_5606_o2 : X_LUT6
    generic map(
      LOC => "SLICE_X7Y111",
      INIT => X"FF00FF270000FF27"
    )
    port map (
      ADR4 => u_CORTEXM0DS_u_logic_H3d3z4_25834,
      ADR0 => u_CORTEXM0DS_u_logic_Yaz2z4_25842,
      ADR1 => u_CORTEXM0DS_u_logic_Wlz2z4_27525,
      ADR3 => u_CORTEXM0DS_u_logic_Svk2z4_25841,
      ADR2 => u_CORTEXM0DS_u_logic_L753z4_26352,
      ADR5 => u_CORTEXM0DS_u_logic_N142z4_U142z4_AND_5606_o1_29223,
      O => u_CORTEXM0DS_u_logic_N142z4_U142z4_AND_5606_o2_27524
    );
  u_CORTEXM0DS_u_logic_Gju2z4 : X_FF
    generic map(
      LOC => "SLICE_X7Y111",
      INIT => '1'
    )
    port map (
      CE => u_CORTEXM0DS_u_logic_Hfyvx4,
      CLK => NlwBufferSignal_u_CORTEXM0DS_u_logic_Gju2z4_CLK,
      I => NlwBufferSignal_u_CORTEXM0DS_u_logic_Gju2z4_IN,
      O => u_CORTEXM0DS_u_logic_Gju2z4_27399,
      SET => u_CORTEXM0DS_u_logic_hreset_n_inv,
      RST => GND
    );
  u_CORTEXM0DS_u_logic_Fvhvx43_SW0 : X_LUT6
    generic map(
      LOC => "SLICE_X7Y111",
      INIT => X"FFF7FFFFFFFFFFFF"
    )
    port map (
      ADR4 => u_CORTEXM0DS_u_logic_Aok2z4_25881,
      ADR5 => u_CORTEXM0DS_u_logic_Ark2z4_25827,
      ADR0 => u_CORTEXM0DS_u_logic_Sgj2z4_25821,
      ADR2 => u_CORTEXM0DS_u_logic_O5t2z4_25820,
      ADR3 => u_CORTEXM0DS_u_logic_Tki2z4_25989,
      ADR1 => u_ahb_bridge_u_state_machine_HREADY_0,
      O => N1823
    );
  u_CORTEXM0DS_u_logic_X563z4 : X_FF
    generic map(
      LOC => "SLICE_X7Y112",
      INIT => '1'
    )
    port map (
      CE => u_CORTEXM0DS_u_logic_Kdyvx4,
      CLK => NlwBufferSignal_u_CORTEXM0DS_u_logic_X563z4_CLK,
      I => NlwBufferSignal_u_CORTEXM0DS_u_logic_X563z4_IN,
      O => u_CORTEXM0DS_u_logic_X563z4_26721,
      SET => u_CORTEXM0DS_u_logic_hreset_n_inv,
      RST => GND
    );
  u_CORTEXM0DS_u_logic_Ju5wx41 : X_LUT6
    generic map(
      LOC => "SLICE_X7Y106",
      INIT => X"F0000000F0000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR5 => '1',
      ADR2 => u_CORTEXM0DS_u_logic_O5t2z4_25820,
      ADR4 => u_CORTEXM0DS_u_logic_Ffj2z4_25823,
      ADR3 => u_CORTEXM0DS_u_logic_Ark2z4_25827,
      O => u_CORTEXM0DS_u_logic_Ju5wx4
    );
  u_CORTEXM0DS_u_logic_Xhqvx41 : X_LUT6
    generic map(
      LOC => "SLICE_X7Y106",
      INIT => X"0000005500000055"
    )
    port map (
      ADR5 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR0 => u_CORTEXM0DS_u_logic_A4t2z4_25978,
      ADR4 => u_CORTEXM0DS_u_logic_L8t2z4_25825,
      ADR3 => u_CORTEXM0DS_u_logic_O5t2z4_25820,
      O => u_CORTEXM0DS_u_logic_Xhqvx4
    );
  u_CORTEXM0DS_u_logic_C9yvx41 : X_LUT6
    generic map(
      LOC => "SLICE_X7Y106",
      INIT => X"0000000000550055"
    )
    port map (
      ADR4 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR5 => u_CORTEXM0DS_u_logic_Tki2z4_25989,
      ADR3 => u_CORTEXM0DS_u_logic_Fij2z4_25819,
      ADR0 => u_CORTEXM0DS_u_logic_Nsk2z4_25994,
      O => u_CORTEXM0DS_u_logic_C9yvx4
    );
  u_CORTEXM0DS_u_logic_Mrsvx44 : X_LUT6
    generic map(
      LOC => "SLICE_X7Y106",
      INIT => X"7373F3F3337733FF"
    )
    port map (
      ADR1 => u_CORTEXM0DS_u_logic_Emi2z4_25932,
      ADR5 => u_CORTEXM0DS_u_logic_Nsk2z4_25994,
      ADR0 => u_CORTEXM0DS_u_logic_Xhqvx4,
      ADR3 => u_CORTEXM0DS_u_logic_Ju5wx4,
      ADR2 => u_CORTEXM0DS_u_logic_Zj3wx4_M93wx4_OR_1345_o,
      ADR4 => u_CORTEXM0DS_u_logic_C9yvx4,
      O => u_CORTEXM0DS_u_logic_Mrsvx44_28922
    );
  u_CORTEXM0DS_u_logic_Eyhvx49 : X_LUT6
    generic map(
      LOC => "SLICE_X7Y101",
      INIT => X"FFFFFFFFFFEFFFEE"
    )
    port map (
      ADR0 => u_CORTEXM0DS_u_logic_Eyhvx48_29063,
      ADR5 => u_CORTEXM0DS_u_logic_Eyhvx45_29060,
      ADR3 => u_CORTEXM0DS_u_logic_Eyhvx46_29061,
      ADR1 => u_CORTEXM0DS_u_logic_Eyhvx47_29062,
      ADR4 => u_CORTEXM0DS_u_logic_Srgwx4,
      ADR2 => u_CORTEXM0DS_u_logic_O5t2z4_25820,
      O => u_CORTEXM0DS_u_logic_Eyhvx49_29213
    );
  u_CORTEXM0DS_u_logic_Eyhvx413 : X_LUT6
    generic map(
      LOC => "SLICE_X7Y101",
      INIT => X"FFFFFFFFFFFDFFFD"
    )
    port map (
      ADR4 => '1',
      ADR2 => u_CORTEXM0DS_u_logic_Eyhvx42_28733,
      ADR1 => u_CORTEXM0DS_u_logic_Eyhvx44_29211,
      ADR5 => u_CORTEXM0DS_u_logic_Eyhvx49_29213,
      ADR3 => u_CORTEXM0DS_u_logic_Eyhvx412_27848,
      ADR0 => u_CORTEXM0DS_u_logic_Ol6wx4,
      O => u_CORTEXM0DS_u_logic_Eyhvx413_28619
    );
  u_CORTEXM0DS_u_logic_Eyhvx43 : X_LUT6
    generic map(
      LOC => "SLICE_X7Y101",
      INIT => X"0000000000000100"
    )
    port map (
      ADR1 => u_CORTEXM0DS_u_logic_Swy2z4_25980,
      ADR2 => u_CORTEXM0DS_u_logic_Yj6wx4,
      ADR4 => u_CORTEXM0DS_u_logic_Lqwvx4,
      ADR3 => u_CORTEXM0DS_u_logic_H9i2z4_25992,
      ADR0 => u_CORTEXM0DS_u_logic_Fk6wx4,
      ADR5 => u_CORTEXM0DS_u_logic_C1svx4_N3svx4_XOR_57_o,
      O => u_CORTEXM0DS_u_logic_Eyhvx43_29212
    );
  u_CORTEXM0DS_u_logic_Eyhvx44 : X_LUT6
    generic map(
      LOC => "SLICE_X7Y101",
      INIT => X"00000000FF005F00"
    )
    port map (
      ADR1 => '1',
      ADR3 => u_CORTEXM0DS_u_logic_U2x2z4_26050,
      ADR5 => u_CORTEXM0DS_u_logic_A4t2z4_25978,
      ADR2 => u_CORTEXM0DS_u_logic_Dziwx4,
      ADR4 => u_CORTEXM0DS_u_logic_Eyhvx43_29212,
      ADR0 => u_CORTEXM0DS_u_logic_Ulgwx4,
      O => u_CORTEXM0DS_u_logic_Eyhvx44_29211
    );
  N1889_N1889_BMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => u_CORTEXM0DS_u_logic_U9gvx4_Z6gvx4_OR_1130_o,
      O => u_CORTEXM0DS_u_logic_U9gvx4_Z6gvx4_OR_1130_o_0
    );
  u_CORTEXM0DS_u_logic_Ppsvx48_SW0 : X_LUT6
    generic map(
      LOC => "SLICE_X7Y107",
      INIT => X"FFF7FFFFFFFFFFFF"
    )
    port map (
      ADR5 => u_CORTEXM0DS_u_logic_Emi2z4_25932,
      ADR4 => u_CORTEXM0DS_u_logic_Fij2z4_25819,
      ADR0 => u_CORTEXM0DS_u_logic_Npk2z4_25818,
      ADR2 => u_CORTEXM0DS_u_logic_Ark2z4_25827,
      ADR3 => u_CORTEXM0DS_u_logic_Aok2z4_25881,
      ADR1 => u_CORTEXM0DS_u_logic_Sgj2z4_25821,
      O => N1889
    );
  u_CORTEXM0DS_u_logic_Ppsvx47 : X_LUT6
    generic map(
      LOC => "SLICE_X7Y107",
      INIT => X"F7FFF7F7F7FFF7FF"
    )
    port map (
      ADR3 => u_CORTEXM0DS_u_logic_Npk2z4_25818,
      ADR4 => u_CORTEXM0DS_u_logic_Fij2z4_25819,
      ADR5 => u_CORTEXM0DS_u_logic_Y6t2z4_25822,
      ADR0 => u_CORTEXM0DS_u_logic_Ffj2z4_25823,
      ADR1 => u_CORTEXM0DS_u_logic_O5t2z4_25820,
      ADR2 => u_CORTEXM0DS_u_logic_Sgj2z4_25821,
      O => u_CORTEXM0DS_u_logic_Ppsvx47_29219
    );
  u_CORTEXM0DS_u_logic_Pxyvx41 : X_LUT6
    generic map(
      LOC => "SLICE_X7Y107",
      INIT => X"AAAAFFFFAAAAFFFF"
    )
    port map (
      ADR3 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR4 => u_CORTEXM0DS_u_logic_O5t2z4_25820,
      ADR0 => u_CORTEXM0DS_u_logic_Ark2z4_25827,
      ADR5 => '1',
      O => u_CORTEXM0DS_u_logic_Pxyvx4
    );
  u_CORTEXM0DS_u_logic_U9gvx4_Z6gvx4_OR_1130_o1 : X_LUT5
    generic map(
      LOC => "SLICE_X7Y107",
      INIT => X"EEEEEEEE"
    )
    port map (
      ADR4 => '1',
      ADR2 => '1',
      ADR1 => u_CORTEXM0DS_u_logic_Npk2z4_25818,
      ADR3 => '1',
      ADR0 => u_CORTEXM0DS_u_logic_Ark2z4_25827,
      O => u_CORTEXM0DS_u_logic_U9gvx4_Z6gvx4_OR_1130_o
    );
  u_CORTEXM0DS_u_logic_Ppsvx48 : X_LUT6
    generic map(
      LOC => "SLICE_X7Y107",
      INIT => X"4040404040404000"
    )
    port map (
      ADR1 => u_CORTEXM0DS_u_logic_Ppsvx47_29219,
      ADR2 => N1889,
      ADR0 => u_CORTEXM0DS_u_logic_Nsk2z4_25994,
      ADR3 => u_CORTEXM0DS_u_logic_Npk2z4_25818,
      ADR4 => u_CORTEXM0DS_u_logic_Pxyvx4,
      ADR5 => u_CORTEXM0DS_u_logic_Sgj2z4_25821,
      O => u_CORTEXM0DS_u_logic_Ppsvx48_26327
    );
  u_CORTEXM0DS_u_logic_X0lwx4_Cwawx4_AND_6830_o1 : X_LUT6
    generic map(
      LOC => "SLICE_X7Y102",
      INIT => X"0000000000000001"
    )
    port map (
      ADR2 => u_CORTEXM0DS_u_logic_I6z2z4_26490,
      ADR1 => u_CORTEXM0DS_u_logic_C3z2z4_26806,
      ADR4 => u_CORTEXM0DS_u_logic_K1z2z4_26807,
      ADR5 => u_CORTEXM0DS_u_logic_I2t2z4_26808,
      ADR0 => u_CORTEXM0DS_u_logic_Auk2z4_26809,
      ADR3 => u_CORTEXM0DS_u_logic_Cyq2z4_26532,
      O => u_CORTEXM0DS_u_logic_X0lwx4_Cwawx4_AND_6830_o
    );
  u_CORTEXM0DS_u_logic_Ixxwx43_SW1 : X_LUT6
    generic map(
      LOC => "SLICE_X7Y102",
      INIT => X"FF5FFF5FFF5FFF5F"
    )
    port map (
      ADR4 => '1',
      ADR1 => '1',
      ADR5 => '1',
      ADR0 => u_CORTEXM0DS_u_logic_Cyq2z4_26532,
      ADR2 => u_CORTEXM0DS_u_logic_Wai2z4_25867,
      ADR3 => u_CORTEXM0DS_u_logic_Aok2z4_25881,
      O => N1700
    );
  u_CORTEXM0DS_u_logic_Cyq2z4 : X_FF
    generic map(
      LOC => "SLICE_X7Y102",
      INIT => '1'
    )
    port map (
      CE => VCC,
      CLK => NlwBufferSignal_u_CORTEXM0DS_u_logic_Cyq2z4_CLK,
      I => u_CORTEXM0DS_u_logic_Bthvx4,
      O => u_CORTEXM0DS_u_logic_Cyq2z4_26532,
      SET => u_CORTEXM0DS_u_logic_hreset_n_inv,
      RST => GND
    );
  u_CORTEXM0DS_u_logic_Bthvx46 : X_LUT6
    generic map(
      LOC => "SLICE_X7Y102",
      INIT => X"FFFFF0F01010F0F0"
    )
    port map (
      ADR3 => '1',
      ADR1 => u_CORTEXM0DS_u_logic_Hzrwx4_Dplwx4_AND_3727_o_27519,
      ADR0 => u_CORTEXM0DS_u_logic_Layvx4,
      ADR2 => u_CORTEXM0DS_u_logic_Cyq2z4_26532,
      ADR4 => u_CORTEXM0DS_u_logic_Qllwx4,
      ADR5 => u_CORTEXM0DS_u_logic_Bthvx45_29214,
      O => u_CORTEXM0DS_u_logic_Bthvx4
    );
  u_CORTEXM0DS_u_logic_Bthvx45 : X_LUT6
    generic map(
      LOC => "SLICE_X7Y102",
      INIT => X"FFFFCFEFCCEECCEE"
    )
    port map (
      ADR5 => u_CORTEXM0DS_u_logic_Xly2z4_26502,
      ADR4 => u_CORTEXM0DS_u_logic_Ohwvx4,
      ADR2 => u_CORTEXM0DS_u_logic_Ceswx4_Jeswx4_AND_3777_o,
      ADR1 => u_CORTEXM0DS_u_logic_Bthvx43_29039,
      ADR0 => u_CORTEXM0DS_u_logic_Bthvx44_0,
      ADR3 => u_CORTEXM0DS_u_logic_Wolwx4_Dplwx4_AND_3043_o,
      O => u_CORTEXM0DS_u_logic_Bthvx45_29214
    );
  u_CORTEXM0DS_u_logic_Q5vvx431_u_CORTEXM0DS_u_logic_Q5vvx431_CMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => u_CORTEXM0DS_u_logic_SF2882,
      O => u_CORTEXM0DS_u_logic_SF2882_0
    );
  u_CORTEXM0DS_u_logic_Q5vvx431 : X_LUT6
    generic map(
      LOC => "SLICE_X7Y108",
      INIT => X"000F000D000F000F"
    )
    port map (
      ADR2 => u_CORTEXM0DS_u_logic_Aok2z4_25881,
      ADR3 => u_CORTEXM0DS_u_logic_O5t2z4_25820,
      ADR4 => u_CORTEXM0DS_u_logic_Kn2wx4_Rn2wx4_AND_1336_o212,
      ADR0 => u_CORTEXM0DS_u_logic_Emi2z4_25932,
      ADR5 => u_CORTEXM0DS_u_logic_Nsk2z4_25994,
      ADR1 => u_CORTEXM0DS_u_logic_H9i2z4_25992,
      O => u_CORTEXM0DS_u_logic_Q5vvx431_27826
    );
  u_CORTEXM0DS_u_logic_Kn2wx4_Rn2wx4_AND_1336_o2121 : X_LUT6
    generic map(
      LOC => "SLICE_X7Y108",
      INIT => X"FFFF0F0FFFFF0F0F"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR3 => '1',
      ADR2 => u_CORTEXM0DS_u_logic_Ffj2z4_25823,
      ADR4 => u_CORTEXM0DS_u_logic_L8t2z4_25825,
      ADR5 => '1',
      O => u_CORTEXM0DS_u_logic_Kn2wx4_Rn2wx4_AND_1336_o212
    );
  u_CORTEXM0DS_u_logic_SF28821 : X_LUT5
    generic map(
      LOC => "SLICE_X7Y108",
      INIT => X"C0F0CCFC"
    )
    port map (
      ADR0 => '1',
      ADR3 => u_CORTEXM0DS_u_logic_S4w2z4_26274,
      ADR1 => u_CORTEXM0DS_u_logic_Wpsvx4,
      ADR2 => u_CORTEXM0DS_u_logic_Ffj2z4_25823,
      ADR4 => u_CORTEXM0DS_u_logic_L8t2z4_25825,
      O => u_CORTEXM0DS_u_logic_SF2882
    );
  u_CORTEXM0DS_u_logic_Kn2wx4_Rn2wx4_AND_1336_o16 : X_LUT6
    generic map(
      LOC => "SLICE_X7Y108",
      INIT => X"FD88FDFDF888F8F8"
    )
    port map (
      ADR1 => u_CORTEXM0DS_u_logic_Ark2z4_25827,
      ADR0 => u_CORTEXM0DS_u_logic_Nsk2z4_25994,
      ADR2 => u_CORTEXM0DS_u_logic_A4t2z4_25978,
      ADR5 => u_CORTEXM0DS_u_logic_Npk2z4_25818,
      ADR3 => u_CORTEXM0DS_u_logic_Kn2wx4_Rn2wx4_AND_1336_o212,
      ADR4 => u_CORTEXM0DS_u_logic_Fij2z4_25819,
      O => u_CORTEXM0DS_u_logic_Kn2wx4_Rn2wx4_AND_1336_o16_26768
    );
  u_CORTEXM0DS_u_logic_Wpsvx41 : X_LUT6
    generic map(
      LOC => "SLICE_X7Y108",
      INIT => X"FFFFFFFF333FF3FF"
    )
    port map (
      ADR0 => '1',
      ADR1 => u_CORTEXM0DS_u_logic_A4t2z4_25978,
      ADR3 => u_CORTEXM0DS_u_logic_Emi2z4_25932,
      ADR4 => u_CORTEXM0DS_u_logic_Npk2z4_25818,
      ADR2 => u_CORTEXM0DS_u_logic_Ark2z4_25827,
      ADR5 => u_CORTEXM0DS_u_logic_O5t2z4_25820,
      O => u_CORTEXM0DS_u_logic_Wpsvx4
    );
  u_CORTEXM0DS_u_logic_Bqcwx4_u_CORTEXM0DS_u_logic_Bqcwx4_DMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => u_CORTEXM0DS_u_logic_Vtyvx44_4566,
      O => u_CORTEXM0DS_u_logic_Vtyvx44_0
    );
  u_CORTEXM0DS_u_logic_Bqcwx4_u_CORTEXM0DS_u_logic_Bqcwx4_CMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => u_CORTEXM0DS_u_logic_Ppsvx41_pack_6,
      O => u_CORTEXM0DS_u_logic_Ppsvx41_29218
    );
  u_CORTEXM0DS_u_logic_Bqcwx41 : X_LUT6
    generic map(
      LOC => "SLICE_X7Y105",
      INIT => X"FFCFFFCFFFCFFFCF"
    )
    port map (
      ADR0 => '1',
      ADR4 => '1',
      ADR3 => u_CORTEXM0DS_u_logic_Tki2z4_25989,
      ADR2 => u_CORTEXM0DS_u_logic_Ark2z4_25827,
      ADR1 => u_CORTEXM0DS_u_logic_O5t2z4_25820,
      ADR5 => '1',
      O => u_CORTEXM0DS_u_logic_Bqcwx4
    );
  u_CORTEXM0DS_u_logic_Vtyvx44 : X_LUT5
    generic map(
      LOC => "SLICE_X7Y105",
      INIT => X"CCDC0010"
    )
    port map (
      ADR4 => u_CORTEXM0DS_u_logic_Vtyvx43_26952,
      ADR0 => u_CORTEXM0DS_u_logic_Zj3wx4_M93wx4_OR_1345_o,
      ADR3 => u_CORTEXM0DS_u_logic_Tki2z4_25989,
      ADR2 => u_CORTEXM0DS_u_logic_Ark2z4_25827,
      ADR1 => u_CORTEXM0DS_u_logic_O5t2z4_25820,
      O => u_CORTEXM0DS_u_logic_Vtyvx44_4566
    );
  u_CORTEXM0DS_u_logic_Tv2wx41 : X_LUT6
    generic map(
      LOC => "SLICE_X7Y105",
      INIT => X"DDDDDDDDDDDDDDDD"
    )
    port map (
      ADR3 => '1',
      ADR4 => '1',
      ADR2 => '1',
      ADR0 => u_CORTEXM0DS_u_logic_Nsk2z4_25994,
      ADR1 => u_CORTEXM0DS_u_logic_Npk2z4_25818,
      ADR5 => '1',
      O => u_CORTEXM0DS_u_logic_Tv2wx4
    );
  u_CORTEXM0DS_u_logic_Ppsvx41 : X_LUT5
    generic map(
      LOC => "SLICE_X7Y105",
      INIT => X"FFA8FFFC"
    )
    port map (
      ADR2 => u_CORTEXM0DS_u_logic_Msyvx4,
      ADR4 => u_CORTEXM0DS_u_logic_Aok2z4_25881,
      ADR3 => u_CORTEXM0DS_u_logic_Bqcwx4,
      ADR0 => u_CORTEXM0DS_u_logic_Nsk2z4_25994,
      ADR1 => u_CORTEXM0DS_u_logic_Npk2z4_25818,
      O => u_CORTEXM0DS_u_logic_Ppsvx41_pack_6
    );
  u_CORTEXM0DS_u_logic_Ppsvx45 : X_LUT6
    generic map(
      LOC => "SLICE_X7Y105",
      INIT => X"F0F0004000400040"
    )
    port map (
      ADR2 => u_CORTEXM0DS_u_logic_Ppsvx4311,
      ADR5 => u_CORTEXM0DS_u_logic_Ppsvx41_29218,
      ADR4 => u_CORTEXM0DS_u_logic_Ppsvx44_0,
      ADR1 => u_CORTEXM0DS_u_logic_Jf6wx4,
      ADR0 => u_CORTEXM0DS_u_logic_Ark2z4_25827,
      ADR3 => u_CORTEXM0DS_u_logic_C9yvx4,
      O => u_CORTEXM0DS_u_logic_Ppsvx45_28204
    );
  u_CORTEXM0DS_u_logic_Keqvx4_Ync2z4_AND_6755_o1 : X_LUT6
    generic map(
      LOC => "SLICE_X7Y105",
      INIT => X"FFBFFFBF0000FFBF"
    )
    port map (
      ADR5 => u_CORTEXM0DS_u_logic_Tv2wx4,
      ADR4 => u_CORTEXM0DS_u_logic_O5t2z4_25820,
      ADR3 => u_CORTEXM0DS_u_logic_Tki2z4_25989,
      ADR2 => u_CORTEXM0DS_u_logic_Nsk2z4_25994,
      ADR0 => u_CORTEXM0DS_u_logic_Npk2z4_25818,
      ADR1 => u_CORTEXM0DS_u_logic_Sgj2z4_25821,
      O => u_CORTEXM0DS_u_logic_Keqvx4_Ync2z4_AND_6755_o
    );
  u_CORTEXM0DS_u_logic_Ajfwx42411_u_CORTEXM0DS_u_logic_Ajfwx42411_CMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => u_CORTEXM0DS_u_logic_Vwhvx429_4888,
      O => u_CORTEXM0DS_u_logic_Vwhvx429_0
    );
  u_CORTEXM0DS_u_logic_Ajfwx42411_u_CORTEXM0DS_u_logic_Ajfwx42411_BMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => u_CORTEXM0DS_u_logic_Vwhvx428_pack_6,
      O => u_CORTEXM0DS_u_logic_Vwhvx428_29229
    );
  u_CORTEXM0DS_u_logic_Ajfwx42411_u_CORTEXM0DS_u_logic_Ajfwx42411_AMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => u_CORTEXM0DS_u_logic_Kfpvx41_4896,
      O => u_CORTEXM0DS_u_logic_Kfpvx41_0
    );
  u_CORTEXM0DS_u_logic_Vwhvx429 : X_MUX2
    generic map(
      LOC => "SLICE_X8Y94"
    )
    port map (
      IA => N1935,
      IB => N1936,
      O => u_CORTEXM0DS_u_logic_Vwhvx429_4888,
      SEL => u_CORTEXM0DS_u_logic_Hyewx4
    );
  u_CORTEXM0DS_u_logic_Vwhvx429_F : X_LUT6
    generic map(
      LOC => "SLICE_X8Y94",
      INIT => X"FF44FF44FF44FF44"
    )
    port map (
      ADR5 => '1',
      ADR4 => '1',
      ADR2 => '1',
      ADR1 => u_CORTEXM0DS_u_logic_Vwhvx428_29229,
      ADR0 => u_CORTEXM0DS_u_logic_Ajfwx42411,
      ADR3 => u_CORTEXM0DS_u_logic_Qem2z4_25991,
      O => N1935
    );
  u_CORTEXM0DS_u_logic_Vwhvx429_G : X_LUT6
    generic map(
      LOC => "SLICE_X8Y94",
      INIT => X"00FF10FF00001010"
    )
    port map (
      ADR1 => u_CORTEXM0DS_u_logic_Zoy2z4_25958,
      ADR4 => u_CORTEXM0DS_u_logic_Nqy2z4_26174,
      ADR2 => u_CORTEXM0DS_u_logic_Qem2z4_25991,
      ADR0 => u_CORTEXM0DS_u_logic_Xly2z4_26502,
      ADR5 => u_CORTEXM0DS_u_logic_Vwhvx428_29229,
      ADR3 => u_CORTEXM0DS_u_logic_Ajfwx42411,
      O => N1936
    );
  u_CORTEXM0DS_u_logic_Ajfwx424111 : X_LUT6
    generic map(
      LOC => "SLICE_X8Y94",
      INIT => X"8080808080808080"
    )
    port map (
      ADR3 => '1',
      ADR4 => '1',
      ADR0 => u_CORTEXM0DS_u_logic_Swy2z4_25980,
      ADR2 => u_CORTEXM0DS_u_logic_Dvy2z4_25831,
      ADR1 => u_CORTEXM0DS_u_logic_Pty2z4_26040,
      ADR5 => '1',
      O => u_CORTEXM0DS_u_logic_Ajfwx42411
    );
  u_CORTEXM0DS_u_logic_Vwhvx428 : X_LUT5
    generic map(
      LOC => "SLICE_X8Y94",
      INIT => X"FFFF5154"
    )
    port map (
      ADR3 => u_CORTEXM0DS_u_logic_Nqy2z4_26174,
      ADR4 => u_CORTEXM0DS_u_logic_Hyy2z4_25993,
      ADR0 => u_CORTEXM0DS_u_logic_Swy2z4_25980,
      ADR2 => u_CORTEXM0DS_u_logic_Dvy2z4_25831,
      ADR1 => u_CORTEXM0DS_u_logic_Pty2z4_26040,
      O => u_CORTEXM0DS_u_logic_Vwhvx428_pack_6
    );
  u_CORTEXM0DS_u_logic_Z5pvx43 : X_LUT6
    generic map(
      LOC => "SLICE_X8Y94",
      INIT => X"0F0F0F000F0F0F00"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => u_CORTEXM0DS_u_logic_A4t2z4_25978,
      ADR4 => u_CORTEXM0DS_u_logic_H9i2z4_25992,
      ADR3 => u_CORTEXM0DS_u_logic_L8t2z4_25825,
      ADR5 => '1',
      O => u_CORTEXM0DS_u_logic_Z5pvx44_28240
    );
  u_CORTEXM0DS_u_logic_Kfpvx41 : X_LUT5
    generic map(
      LOC => "SLICE_X8Y94",
      INIT => X"00330000"
    )
    port map (
      ADR0 => '1',
      ADR1 => u_CORTEXM0DS_u_logic_Qem2z4_25991,
      ADR2 => '1',
      ADR4 => u_CORTEXM0DS_u_logic_H9i2z4_25992,
      ADR3 => u_CORTEXM0DS_u_logic_L8t2z4_25825,
      O => u_CORTEXM0DS_u_logic_Kfpvx41_4896
    );
  u_CORTEXM0DS_u_logic_Qz33z4 : X_FF
    generic map(
      LOC => "SLICE_X7Y115",
      INIT => '1'
    )
    port map (
      CE => u_CORTEXM0DS_u_logic_Rdyvx4_0,
      CLK => NlwBufferSignal_u_CORTEXM0DS_u_logic_Qz33z4_CLK,
      I => NlwBufferSignal_u_CORTEXM0DS_u_logic_Qz33z4_IN,
      O => u_CORTEXM0DS_u_logic_Qz33z4_27425,
      SET => u_CORTEXM0DS_u_logic_hreset_n_inv,
      RST => GND
    );
  u_CORTEXM0DS_u_logic_Jky2z4_u_CORTEXM0DS_u_logic_Jky2z4_DMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => u_CORTEXM0DS_u_logic_Owhvx4118_pack_5,
      O => u_CORTEXM0DS_u_logic_Owhvx4118
    );
  u_CORTEXM0DS_u_logic_Epxvx41 : X_LUT6
    generic map(
      LOC => "SLICE_X8Y92",
      INIT => X"5555FFFF5555FFFF"
    )
    port map (
      ADR3 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR4 => u_CORTEXM0DS_u_logic_U2x2z4_26050,
      ADR0 => u_CORTEXM0DS_u_logic_Hyy2z4_25993,
      ADR5 => '1',
      O => u_CORTEXM0DS_u_logic_Epxvx4
    );
  u_CORTEXM0DS_u_logic_Owhvx41181 : X_LUT5
    generic map(
      LOC => "SLICE_X8Y92",
      INIT => X"00010000"
    )
    port map (
      ADR1 => u_CORTEXM0DS_u_logic_Jky2z4_25962,
      ADR3 => u_CORTEXM0DS_u_logic_H9i2z4_25992,
      ADR2 => u_CORTEXM0DS_u_logic_Fij2z4_25819,
      ADR4 => u_CORTEXM0DS_u_logic_U2x2z4_26050,
      ADR0 => u_CORTEXM0DS_u_logic_Hyy2z4_25993,
      O => u_CORTEXM0DS_u_logic_Owhvx4118_pack_5
    );
  u_CORTEXM0DS_u_logic_Owhvx46 : X_LUT6
    generic map(
      LOC => "SLICE_X8Y92",
      INIT => X"7377337773733333"
    )
    port map (
      ADR0 => u_CORTEXM0DS_u_logic_Tki2z4_25989,
      ADR4 => u_CORTEXM0DS_u_logic_Owhvx4118,
      ADR2 => u_CORTEXM0DS_u_logic_Nsk2z4_25994,
      ADR5 => u_CORTEXM0DS_u_logic_Fij2z4_25819,
      ADR3 => u_CORTEXM0DS_u_logic_Ffj2z4_25823,
      ADR1 => u_CORTEXM0DS_u_logic_Ark2z4_25827,
      O => u_CORTEXM0DS_u_logic_Owhvx46_26298
    );
  u_CORTEXM0DS_u_logic_E7nvx4_SW0 : X_LUT6
    generic map(
      LOC => "SLICE_X8Y92",
      INIT => X"FAF0AA00FCFCCCCC"
    )
    port map (
      ADR5 => u_CORTEXM0DS_u_logic_Scpvx4_26077,
      ADR3 => u_CORTEXM0DS_u_logic_Jhy2z4_27008,
      ADR0 => u_CORTEXM0DS_u_logic_Gtp2z4_26942,
      ADR1 => u_CORTEXM0DS_u_logic_Jky2z4_25962,
      ADR4 => ahbmi_hrdata_11_IBUF_0,
      ADR2 => u_CORTEXM0DS_u_logic_Qbpvx4_0,
      O => N288
    );
  u_CORTEXM0DS_u_logic_Jky2z4 : X_FF
    generic map(
      LOC => "SLICE_X8Y92",
      INIT => '1'
    )
    port map (
      CE => VCC,
      CLK => NlwBufferSignal_u_CORTEXM0DS_u_logic_Jky2z4_CLK,
      I => u_CORTEXM0DS_u_logic_E7nvx4_4855,
      O => u_CORTEXM0DS_u_logic_Jky2z4_25962,
      SET => u_CORTEXM0DS_u_logic_hreset_n_inv,
      RST => GND
    );
  u_CORTEXM0DS_u_logic_E7nvx4 : X_LUT6
    generic map(
      LOC => "SLICE_X8Y92",
      INIT => X"FFFFECECFFFFA0A0"
    )
    port map (
      ADR3 => '1',
      ADR2 => ahbmi_hrdata_27_IBUF_0,
      ADR1 => u_CORTEXM0DS_u_logic_Oiw2z4_28627,
      ADR0 => u_CORTEXM0DS_u_logic_Vapvx4,
      ADR5 => u_CORTEXM0DS_u_logic_Pfovx4,
      ADR4 => N288,
      O => u_CORTEXM0DS_u_logic_E7nvx4_4855
    );
  u_CORTEXM0DS_u_logic_Ndhwx4211 : X_LUT6
    generic map(
      LOC => "SLICE_X8Y93",
      INIT => X"FFAFBFAFFFFFFFFF"
    )
    port map (
      ADR3 => u_CORTEXM0DS_u_logic_Aok2z4_25881,
      ADR4 => u_CORTEXM0DS_u_logic_Ffj2z4_25823,
      ADR1 => u_CORTEXM0DS_u_logic_Sgj2z4_25821,
      ADR5 => u_CORTEXM0DS_u_logic_Fij2z4_25819,
      ADR2 => u_CORTEXM0DS_u_logic_Npk2z4_25818,
      ADR0 => u_CORTEXM0DS_u_logic_Tki2z4_25989,
      O => u_CORTEXM0DS_u_logic_Ndhwx421
    );
  u_CORTEXM0DS_u_logic_Pt52z4_Wt52z4_AND_5847_o1 : X_LUT6
    generic map(
      LOC => "SLICE_X8Y93",
      INIT => X"FFFF0405FFFF5555"
    )
    port map (
      ADR0 => u_CORTEXM0DS_u_logic_Clewx4,
      ADR2 => u_CORTEXM0DS_u_logic_Sgj2z4_25821,
      ADR1 => u_CORTEXM0DS_u_logic_A4t2z4_25978,
      ADR3 => u_CORTEXM0DS_u_logic_Nsk2z4_25994,
      ADR5 => u_CORTEXM0DS_u_logic_O5t2z4_25820,
      ADR4 => u_CORTEXM0DS_u_logic_Ffj2z4_25823,
      O => u_CORTEXM0DS_u_logic_Pt52z4_Wt52z4_AND_5847_o1_26372
    );
  u_CORTEXM0DS_u_logic_Pty2z4_u_CORTEXM0DS_u_logic_Pty2z4_DMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => N1671,
      O => N1671_0
    );
  u_CORTEXM0DS_u_logic_Ct6wx41 : X_LUT6
    generic map(
      LOC => "SLICE_X8Y95",
      INIT => X"AAAAFFFFAAAAFFFF"
    )
    port map (
      ADR3 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR4 => u_CORTEXM0DS_u_logic_Dvy2z4_25831,
      ADR0 => u_CORTEXM0DS_u_logic_Pty2z4_26040,
      ADR5 => '1',
      O => u_CORTEXM0DS_u_logic_Ct6wx4
    );
  u_CORTEXM0DS_u_logic_S3cwx41_SW0 : X_LUT5
    generic map(
      LOC => "SLICE_X8Y95",
      INIT => X"07770777"
    )
    port map (
      ADR2 => u_CORTEXM0DS_u_logic_K1z2z4_26807,
      ADR3 => u_CORTEXM0DS_u_logic_H1cwx4,
      ADR1 => u_CORTEXM0DS_u_logic_Y29wx4,
      ADR4 => '1',
      ADR0 => u_CORTEXM0DS_u_logic_Pty2z4_26040,
      O => N1671
    );
  u_CORTEXM0DS_u_logic_Vwhvx423 : X_LUT6
    generic map(
      LOC => "SLICE_X8Y95",
      INIT => X"5050DCDC50FFDCFF"
    )
    port map (
      ADR2 => u_CORTEXM0DS_u_logic_Uuewx4_0,
      ADR0 => u_CORTEXM0DS_u_logic_Swy2z4_25980,
      ADR5 => u_CORTEXM0DS_u_logic_Iufwx4_Qfsvx4_OR_600_o,
      ADR3 => u_CORTEXM0DS_u_logic_U2x2z4_26050,
      ADR1 => u_CORTEXM0DS_u_logic_L5wvx4_0,
      ADR4 => u_CORTEXM0DS_u_logic_Ct6wx4,
      O => u_CORTEXM0DS_u_logic_Vwhvx423_27912
    );
  u_CORTEXM0DS_u_logic_O5nvx4_SW0 : X_LUT6
    generic map(
      LOC => "SLICE_X8Y95",
      INIT => X"FAFCAACCF0FC00CC"
    )
    port map (
      ADR3 => u_CORTEXM0DS_u_logic_Scpvx4_26077,
      ADR0 => u_CORTEXM0DS_u_logic_Jhy2z4_27008,
      ADR5 => u_CORTEXM0DS_u_logic_Y7y2z4_28004,
      ADR1 => u_CORTEXM0DS_u_logic_Pty2z4_26040,
      ADR2 => ahbmi_hrdata_1_IBUF_0,
      ADR4 => u_CORTEXM0DS_u_logic_Qbpvx4_0,
      O => N276
    );
  u_CORTEXM0DS_u_logic_Pty2z4 : X_FF
    generic map(
      LOC => "SLICE_X8Y95",
      INIT => '1'
    )
    port map (
      CE => VCC,
      CLK => NlwBufferSignal_u_CORTEXM0DS_u_logic_Pty2z4_CLK,
      I => u_CORTEXM0DS_u_logic_O5nvx4_4927,
      O => u_CORTEXM0DS_u_logic_Pty2z4_26040,
      SET => u_CORTEXM0DS_u_logic_hreset_n_inv,
      RST => GND
    );
  u_CORTEXM0DS_u_logic_O5nvx4 : X_LUT6
    generic map(
      LOC => "SLICE_X8Y95",
      INIT => X"FFFFF8F8FFFF8888"
    )
    port map (
      ADR3 => '1',
      ADR1 => ahbmi_hrdata_17_IBUF_0,
      ADR2 => u_CORTEXM0DS_u_logic_Urw2z4_28003,
      ADR0 => u_CORTEXM0DS_u_logic_Vapvx4,
      ADR5 => u_CORTEXM0DS_u_logic_Pfovx4,
      ADR4 => N276,
      O => u_CORTEXM0DS_u_logic_O5nvx4_4927
    );
  u_CORTEXM0DS_u_logic_Bsy2z4_u_CORTEXM0DS_u_logic_Bsy2z4_DMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => u_CORTEXM0DS_u_logic_Z4xvx43_4940,
      O => u_CORTEXM0DS_u_logic_Z4xvx43_0
    );
  u_CORTEXM0DS_u_logic_Fk6wx41 : X_LUT6
    generic map(
      LOC => "SLICE_X8Y96",
      INIT => X"7777777777777777"
    )
    port map (
      ADR3 => '1',
      ADR4 => '1',
      ADR2 => '1',
      ADR0 => u_CORTEXM0DS_u_logic_Bsy2z4_26463,
      ADR1 => u_CORTEXM0DS_u_logic_Nqy2z4_26174,
      ADR5 => '1',
      O => u_CORTEXM0DS_u_logic_Fk6wx4
    );
  u_CORTEXM0DS_u_logic_Z4xvx43 : X_LUT5
    generic map(
      LOC => "SLICE_X8Y96",
      INIT => X"FCFEF0FA"
    )
    port map (
      ADR3 => u_CORTEXM0DS_u_logic_Qaxvx4_Xaxvx4_AND_900_o,
      ADR4 => u_CORTEXM0DS_u_logic_Dsqvx4,
      ADR2 => u_CORTEXM0DS_u_logic_Z4xvx42_29232,
      ADR0 => u_CORTEXM0DS_u_logic_Bsy2z4_26463,
      ADR1 => u_CORTEXM0DS_u_logic_Nqy2z4_26174,
      O => u_CORTEXM0DS_u_logic_Z4xvx43_4940
    );
  u_CORTEXM0DS_u_logic_Z4xvx42 : X_LUT6
    generic map(
      LOC => "SLICE_X8Y96",
      INIT => X"FFFFFFFFA0FFA0A0"
    )
    port map (
      ADR1 => '1',
      ADR4 => u_CORTEXM0DS_u_logic_Lbn2z4_27666,
      ADR3 => u_CORTEXM0DS_u_logic_Wyxvx4_Aopvx4_OR_177_o,
      ADR0 => u_CORTEXM0DS_u_logic_Zpqvx4,
      ADR2 => u_CORTEXM0DS_u_logic_Rxl2z4_27680,
      ADR5 => u_CORTEXM0DS_u_logic_P6xvx4_W6xvx4_AND_890_o,
      O => u_CORTEXM0DS_u_logic_Z4xvx42_29232
    );
  u_CORTEXM0DS_u_logic_V5nvx4_SW0 : X_LUT6
    generic map(
      LOC => "SLICE_X8Y96",
      INIT => X"FAAAF000FCCCFCCC"
    )
    port map (
      ADR5 => u_CORTEXM0DS_u_logic_Scpvx4_26077,
      ADR0 => u_CORTEXM0DS_u_logic_Jhy2z4_27008,
      ADR4 => u_CORTEXM0DS_u_logic_K6y2z4_28211,
      ADR1 => u_CORTEXM0DS_u_logic_Bsy2z4_26463,
      ADR3 => ahbmi_hrdata_0_IBUF_0,
      ADR2 => u_CORTEXM0DS_u_logic_Qbpvx4_0,
      O => N278
    );
  u_CORTEXM0DS_u_logic_Bsy2z4 : X_FF
    generic map(
      LOC => "SLICE_X8Y96",
      INIT => '1'
    )
    port map (
      CE => VCC,
      CLK => NlwBufferSignal_u_CORTEXM0DS_u_logic_Bsy2z4_CLK,
      I => u_CORTEXM0DS_u_logic_V5nvx4_4949,
      O => u_CORTEXM0DS_u_logic_Bsy2z4_26463,
      SET => u_CORTEXM0DS_u_logic_hreset_n_inv,
      RST => GND
    );
  u_CORTEXM0DS_u_logic_V5nvx4 : X_LUT6
    generic map(
      LOC => "SLICE_X8Y96",
      INIT => X"FFFFECA0FFFFECA0"
    )
    port map (
      ADR5 => '1',
      ADR1 => ahbmi_hrdata_16_IBUF_0,
      ADR2 => u_CORTEXM0DS_u_logic_Gqw2z4_28623,
      ADR3 => u_CORTEXM0DS_u_logic_Vapvx4,
      ADR0 => u_CORTEXM0DS_u_logic_Pfovx4,
      ADR4 => N278,
      O => u_CORTEXM0DS_u_logic_V5nvx4_4949
    );
  u_CORTEXM0DS_u_logic_Urw2z4 : X_FF
    generic map(
      LOC => "SLICE_X8Y90",
      INIT => '1'
    )
    port map (
      CE => VCC,
      CLK => NlwBufferSignal_u_CORTEXM0DS_u_logic_Urw2z4_CLK,
      I => u_CORTEXM0DS_u_logic_Fohvx4,
      O => u_CORTEXM0DS_u_logic_Urw2z4_28003,
      SET => u_CORTEXM0DS_u_logic_hreset_n_inv,
      RST => GND
    );
  u_CORTEXM0DS_u_logic_Fohvx41 : X_LUT6
    generic map(
      LOC => "SLICE_X8Y90",
      INIT => X"7333FFFF40000000"
    )
    port map (
      ADR1 => u_CORTEXM0DS_u_logic_Vaw2z4_26074,
      ADR4 => u_ahb_bridge_u_state_machine_HREADY_0,
      ADR2 => ahbmi_hrdata_1_IBUF_0,
      ADR5 => u_CORTEXM0DS_u_logic_Urw2z4_28003,
      ADR0 => u_CORTEXM0DS_u_logic_Rbi3z4_26075,
      ADR3 => u_CORTEXM0DS_u_logic_Z7i2z4_26076,
      O => u_CORTEXM0DS_u_logic_Fohvx4
    );
  u_detectorbus_GND_44_o_PWR_22_o_OR_1448_o11_SW0 : X_LUT6
    generic map(
      LOC => "SLICE_X8Y90",
      INIT => X"FF7FFF7FFFFFFFFF"
    )
    port map (
      ADR4 => '1',
      ADR3 => ahbmi_hrdata_10_IBUF_0,
      ADR2 => ahbmi_hrdata_22_IBUF_0,
      ADR1 => ahbmi_hrdata_1_IBUF_0,
      ADR5 => ahbmi_hrdata_15_IBUF_0,
      ADR0 => ahbmi_hrdata_13_IBUF_0,
      O => N330
    );
  u_detectorbus_GND_44_o_PWR_22_o_OR_1448_o11 : X_LUT6
    generic map(
      LOC => "SLICE_X8Y90",
      INIT => X"0000000000008000"
    )
    port map (
      ADR2 => ahbmi_hrdata_5_IBUF_0,
      ADR1 => ahbmi_hrdata_7_IBUF_0,
      ADR5 => ahbmi_hrdata_2_IBUF_0,
      ADR0 => ahbmi_hrdata_30_IBUF_0,
      ADR3 => ahbmi_hrdata_9_IBUF_0,
      ADR4 => N330,
      O => u_detectorbus_GND_44_o_PWR_22_o_OR_1448_o11_28701
    );
  u_CORTEXM0DS_u_logic_Hwhvx412 : X_LUT6
    generic map(
      LOC => "SLICE_X8Y98",
      INIT => X"0000000800000000"
    )
    port map (
      ADR0 => u_CORTEXM0DS_u_logic_Npk2z4_25818,
      ADR5 => u_CORTEXM0DS_u_logic_Fjewx4,
      ADR3 => u_CORTEXM0DS_u_logic_Tki2z4_25989,
      ADR1 => u_CORTEXM0DS_u_logic_Emi2z4_25932,
      ADR2 => u_CORTEXM0DS_u_logic_Ark2z4_25827,
      ADR4 => u_CORTEXM0DS_u_logic_Fscwx4,
      O => u_CORTEXM0DS_u_logic_Hwhvx412_29236
    );
  u_CORTEXM0DS_u_logic_Hwhvx411 : X_LUT6
    generic map(
      LOC => "SLICE_X8Y98",
      INIT => X"1050105010505050"
    )
    port map (
      ADR2 => u_CORTEXM0DS_u_logic_Ark2z4_25827,
      ADR0 => u_CORTEXM0DS_u_logic_Jhxvx4,
      ADR1 => u_CORTEXM0DS_u_logic_J43wx4,
      ADR3 => u_CORTEXM0DS_u_logic_Ndhwx421,
      ADR4 => u_CORTEXM0DS_u_logic_Z2dwx4,
      ADR5 => u_CORTEXM0DS_u_logic_Msyvx4,
      O => u_CORTEXM0DS_u_logic_Hwhvx411_29235
    );
  u_CORTEXM0DS_u_logic_Hwhvx415_SW0 : X_LUT6
    generic map(
      LOC => "SLICE_X8Y98",
      INIT => X"FCFCFEFCFEFEFEFE"
    )
    port map (
      ADR0 => u_CORTEXM0DS_u_logic_Bsy2z4_26463,
      ADR3 => u_CORTEXM0DS_u_logic_Wshwx4,
      ADR4 => u_CORTEXM0DS_u_logic_Dvy2z4_25831,
      ADR5 => u_CORTEXM0DS_u_logic_Ndhwx421,
      ADR1 => u_CORTEXM0DS_u_logic_Hwhvx414_28752,
      ADR2 => u_CORTEXM0DS_u_logic_Hwhvx49_0,
      O => N1851
    );
  u_CORTEXM0DS_u_logic_Hwhvx415 : X_LUT6
    generic map(
      LOC => "SLICE_X8Y98",
      INIT => X"FFFFFFFAFFFBFFFA"
    )
    port map (
      ADR4 => u_CORTEXM0DS_u_logic_Pyxvx4,
      ADR5 => u_CORTEXM0DS_u_logic_U2x2z4_26050,
      ADR1 => u_CORTEXM0DS_u_logic_Swy2z4_25980,
      ADR0 => u_CORTEXM0DS_u_logic_Hwhvx411_29235,
      ADR2 => u_CORTEXM0DS_u_logic_Hwhvx412_29236,
      ADR3 => N1851,
      O => u_CORTEXM0DS_u_logic_Hwhvx415_28755
    );
  u_CORTEXM0DS_u_logic_Oigwx41 : X_LUT6
    generic map(
      LOC => "SLICE_X8Y97",
      INIT => X"0000000000FF00FF"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR4 => '1',
      ADR3 => u_CORTEXM0DS_u_logic_Swy2z4_25980,
      ADR5 => u_CORTEXM0DS_u_logic_Qem2z4_25991,
      O => u_CORTEXM0DS_u_logic_Oigwx4
    );
  u_CORTEXM0DS_u_logic_Mvhvx411 : X_LUT6
    generic map(
      LOC => "SLICE_X8Y97",
      INIT => X"00FF00FF80FFA0FF"
    )
    port map (
      ADR5 => u_CORTEXM0DS_u_logic_Dvy2z4_25831,
      ADR0 => u_CORTEXM0DS_u_logic_Pty2z4_26040,
      ADR2 => u_CORTEXM0DS_u_logic_Nqy2z4_26174,
      ADR4 => u_CORTEXM0DS_u_logic_Bsy2z4_26463,
      ADR1 => u_CORTEXM0DS_u_logic_Zoy2z4_25958,
      ADR3 => u_CORTEXM0DS_u_logic_Oigwx4,
      O => u_CORTEXM0DS_u_logic_Mvhvx411_27767
    );
  u_CORTEXM0DS_u_logic_Fvhvx413 : X_LUT6
    generic map(
      LOC => "SLICE_X8Y97",
      INIT => X"000000B300FF00FF"
    )
    port map (
      ADR3 => u_CORTEXM0DS_u_logic_U2x2z4_26050,
      ADR4 => u_CORTEXM0DS_u_logic_Swy2z4_25980,
      ADR1 => u_CORTEXM0DS_u_logic_Izwvx4_Sh9vx4_OR_664_o,
      ADR0 => u_CORTEXM0DS_u_logic_Xhxvx4,
      ADR2 => u_CORTEXM0DS_u_logic_Dvy2z4_25831,
      ADR5 => N1803,
      O => u_CORTEXM0DS_u_logic_Fvhvx413_27498
    );
  u_CORTEXM0DS_u_logic_Fvhvx413_SW0 : X_LUT6
    generic map(
      LOC => "SLICE_X8Y97",
      INIT => X"3333333300133333"
    )
    port map (
      ADR1 => u_CORTEXM0DS_u_logic_Fvhvx410_27496,
      ADR3 => u_CORTEXM0DS_u_logic_Qem2z4_25991,
      ADR2 => u_CORTEXM0DS_u_logic_Hyy2z4_25993,
      ADR0 => u_CORTEXM0DS_u_logic_Lqwvx4,
      ADR4 => u_CORTEXM0DS_u_logic_Tki2z4_25989,
      ADR5 => u_CORTEXM0DS_u_logic_H9i2z4_25992,
      O => N1803
    );
  u_CORTEXM0DS_u_logic_Hq23z4 : X_FF
    generic map(
      LOC => "SLICE_X7Y113",
      INIT => '1'
    )
    port map (
      CE => u_CORTEXM0DS_u_logic_Ydyvx4_0,
      CLK => NlwBufferSignal_u_CORTEXM0DS_u_logic_Hq23z4_CLK,
      I => NlwBufferSignal_u_CORTEXM0DS_u_logic_Hq23z4_IN,
      O => u_CORTEXM0DS_u_logic_Hq23z4_26818,
      SET => u_CORTEXM0DS_u_logic_hreset_n_inv,
      RST => GND
    );
  u_CORTEXM0DS_u_logic_Ixh3z4 : X_FF
    generic map(
      LOC => "SLICE_X7Y122",
      INIT => '1'
    )
    port map (
      CE => u_CORTEXM0DS_u_logic_Meyvx4_0,
      CLK => NlwBufferSignal_u_CORTEXM0DS_u_logic_Ixh3z4_CLK,
      I => NlwBufferSignal_u_CORTEXM0DS_u_logic_Ixh3z4_IN,
      O => u_CORTEXM0DS_u_logic_Ixh3z4_27487,
      SET => u_CORTEXM0DS_u_logic_hreset_n_inv,
      RST => GND
    );
  u_CORTEXM0DS_u_logic_Itw2z4_u_CORTEXM0DS_u_logic_Itw2z4_CMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => u_CORTEXM0DS_u_logic_Owhvx44_4817,
      O => u_CORTEXM0DS_u_logic_Owhvx44_0
    );
  u_CORTEXM0DS_u_logic_Owhvx44 : X_MUX2
    generic map(
      LOC => "SLICE_X8Y91"
    )
    port map (
      IA => N1945,
      IB => N1946,
      O => u_CORTEXM0DS_u_logic_Owhvx44_4817,
      SEL => u_CORTEXM0DS_u_logic_H9i2z4_25992
    );
  u_CORTEXM0DS_u_logic_Owhvx44_F : X_LUT6
    generic map(
      LOC => "SLICE_X8Y91",
      INIT => X"FFFFFFFFFF33FFF3"
    )
    port map (
      ADR0 => '1',
      ADR3 => u_CORTEXM0DS_u_logic_Owhvx4118,
      ADR5 => u_CORTEXM0DS_u_logic_Hyy2z4_25993,
      ADR1 => u_CORTEXM0DS_u_logic_U2x2z4_26050,
      ADR2 => u_CORTEXM0DS_u_logic_Fij2z4_25819,
      ADR4 => u_CORTEXM0DS_u_logic_Ffj2z4_25823,
      O => N1945
    );
  u_CORTEXM0DS_u_logic_Owhvx44_G : X_LUT6
    generic map(
      LOC => "SLICE_X8Y91",
      INIT => X"FFDFFF5FFF8FFF0F"
    )
    port map (
      ADR3 => u_CORTEXM0DS_u_logic_Owhvx4118,
      ADR0 => u_CORTEXM0DS_u_logic_Ffj2z4_25823,
      ADR1 => u_CORTEXM0DS_u_logic_U2x2z4_26050,
      ADR4 => u_CORTEXM0DS_u_logic_Hyy2z4_25993,
      ADR2 => u_CORTEXM0DS_u_logic_Qdj2z4_26041,
      ADR5 => u_CORTEXM0DS_u_logic_Fij2z4_25819,
      O => N1946
    );
  u_CORTEXM0DS_u_logic_Itw2z4 : X_FF
    generic map(
      LOC => "SLICE_X8Y91",
      INIT => '1'
    )
    port map (
      CE => VCC,
      CLK => NlwBufferSignal_u_CORTEXM0DS_u_logic_Itw2z4_CLK,
      I => u_CORTEXM0DS_u_logic_Ynhvx4,
      O => u_CORTEXM0DS_u_logic_Itw2z4_28626,
      SET => u_CORTEXM0DS_u_logic_hreset_n_inv,
      RST => GND
    );
  u_CORTEXM0DS_u_logic_Ynhvx41 : X_LUT6
    generic map(
      LOC => "SLICE_X8Y91",
      INIT => X"3BFF33FF08000000"
    )
    port map (
      ADR1 => u_CORTEXM0DS_u_logic_Vaw2z4_26074,
      ADR3 => u_ahb_bridge_u_state_machine_HREADY_0,
      ADR4 => ahbmi_hrdata_2_IBUF_0,
      ADR5 => u_CORTEXM0DS_u_logic_Itw2z4_28626,
      ADR2 => u_CORTEXM0DS_u_logic_Rbi3z4_26075,
      ADR0 => u_CORTEXM0DS_u_logic_Z7i2z4_26076,
      O => u_CORTEXM0DS_u_logic_Ynhvx4
    );
  u_CORTEXM0DS_u_logic_Q8ywx43 : X_LUT6
    generic map(
      LOC => "SLICE_X7Y114",
      INIT => X"FCFCFFFFFCFCF0F0"
    )
    port map (
      ADR0 => '1',
      ADR3 => '1',
      ADR1 => u_CORTEXM0DS_u_logic_Q8ywx41_28526,
      ADR5 => u_CORTEXM0DS_u_logic_Q8ywx42_28523,
      ADR4 => u_CORTEXM0DS_u_logic_H3d3z4_25834,
      ADR2 => u_CORTEXM0DS_u_logic_T1d3z4_25833,
      O => u_CORTEXM0DS_u_logic_Q8ywx4
    );
  u_CORTEXM0DS_u_logic_Zhyvx44 : X_LUT6
    generic map(
      LOC => "SLICE_X7Y114",
      INIT => X"FCFC0000FC540000"
    )
    port map (
      ADR0 => u_CORTEXM0DS_u_logic_Qz33z4_27425,
      ADR3 => u_CORTEXM0DS_u_logic_H3d3z4_25834,
      ADR4 => u_CORTEXM0DS_u_logic_Q8ywx4,
      ADR2 => u_CORTEXM0DS_u_logic_Zhyvx43_26817,
      ADR5 => u_CORTEXM0DS_u_logic_SF1101,
      ADR1 => u_CORTEXM0DS_u_logic_Zhyvx42_29224,
      O => u_CORTEXM0DS_u_logic_Zhyvx4
    );
  u_CORTEXM0DS_u_logic_Zhyvx41 : X_LUT6
    generic map(
      LOC => "SLICE_X7Y114",
      INIT => X"5500550055FF55FF"
    )
    port map (
      ADR4 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR5 => u_CORTEXM0DS_u_logic_Yg13z4_26813,
      ADR0 => u_CORTEXM0DS_u_logic_Iwp2z4_26814,
      ADR3 => u_CORTEXM0DS_u_logic_Yaz2z4_25842,
      O => u_CORTEXM0DS_u_logic_Zhyvx41_29225
    );
  u_CORTEXM0DS_u_logic_Yg13z4 : X_FF
    generic map(
      LOC => "SLICE_X7Y114",
      INIT => '1'
    )
    port map (
      CE => u_CORTEXM0DS_u_logic_Feyvx4_0,
      CLK => NlwBufferSignal_u_CORTEXM0DS_u_logic_Yg13z4_CLK,
      I => NlwBufferSignal_u_CORTEXM0DS_u_logic_Yg13z4_IN,
      O => u_CORTEXM0DS_u_logic_Yg13z4_26813,
      SET => u_CORTEXM0DS_u_logic_hreset_n_inv,
      RST => GND
    );
  u_CORTEXM0DS_u_logic_Zhyvx42 : X_LUT6
    generic map(
      LOC => "SLICE_X7Y114",
      INIT => X"F0F00000F5F3F5F3"
    )
    port map (
      ADR5 => u_CORTEXM0DS_u_logic_H3d3z4_25834,
      ADR3 => u_CORTEXM0DS_u_logic_Yaz2z4_25842,
      ADR0 => u_CORTEXM0DS_u_logic_Knz2z4_26811,
      ADR2 => u_CORTEXM0DS_u_logic_Svk2z4_25841,
      ADR1 => u_CORTEXM0DS_u_logic_Z853z4_26812,
      ADR4 => u_CORTEXM0DS_u_logic_Zhyvx41_29225,
      O => u_CORTEXM0DS_u_logic_Zhyvx42_29224
    );
  u_CORTEXM0DS_u_logic_Ilf3z4 : X_FF
    generic map(
      LOC => "SLICE_X7Y121",
      INIT => '1'
    )
    port map (
      CE => u_CORTEXM0DS_u_logic_Feyvx4_0,
      CLK => NlwBufferSignal_u_CORTEXM0DS_u_logic_Ilf3z4_CLK,
      I => NlwBufferSignal_u_CORTEXM0DS_u_logic_Ilf3z4_IN,
      O => u_CORTEXM0DS_u_logic_Ilf3z4_26889,
      SET => u_CORTEXM0DS_u_logic_hreset_n_inv,
      RST => GND
    );
  u_CORTEXM0DS_u_logic_B4dwx4_u_CORTEXM0DS_u_logic_B4dwx4_BMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => N114,
      O => N114_0
    );
  u_CORTEXM0DS_u_logic_B4dwx41 : X_LUT6
    generic map(
      LOC => "SLICE_X8Y105",
      INIT => X"FFFFCCCCFFFFCCCC"
    )
    port map (
      ADR0 => '1',
      ADR3 => '1',
      ADR2 => '1',
      ADR4 => u_CORTEXM0DS_u_logic_Aok2z4_25881,
      ADR1 => u_CORTEXM0DS_u_logic_Fij2z4_25819,
      ADR5 => '1',
      O => u_CORTEXM0DS_u_logic_B4dwx4
    );
  u_CORTEXM0DS_u_logic_Tanwx4_D8vwx4_AND_4142_o_SW0 : X_LUT5
    generic map(
      LOC => "SLICE_X8Y105",
      INIT => X"888B0C0C"
    )
    port map (
      ADR2 => u_CORTEXM0DS_u_logic_Wxp2z4_27554,
      ADR0 => u_CORTEXM0DS_u_logic_Ffj2z4_25823,
      ADR3 => u_CORTEXM0DS_u_logic_Npk2z4_25818,
      ADR4 => u_CORTEXM0DS_u_logic_Aok2z4_25881,
      ADR1 => u_CORTEXM0DS_u_logic_Fij2z4_25819,
      O => N114
    );
  u_CORTEXM0DS_u_logic_Fvhvx47 : X_LUT6
    generic map(
      LOC => "SLICE_X8Y105",
      INIT => X"010101010000000F"
    )
    port map (
      ADR2 => u_CORTEXM0DS_u_logic_Tki2z4_25989,
      ADR5 => u_CORTEXM0DS_u_logic_Npk2z4_25818,
      ADR0 => u_CORTEXM0DS_u_logic_Ffj2z4_25823,
      ADR1 => u_CORTEXM0DS_u_logic_Mv2wx4,
      ADR4 => u_CORTEXM0DS_u_logic_B4dwx4,
      ADR3 => u_CORTEXM0DS_u_logic_O5t2z4_25820,
      O => u_CORTEXM0DS_u_logic_Fvhvx47_28250
    );
  u_CORTEXM0DS_u_logic_Q1ywx41 : X_LUT6
    generic map(
      LOC => "SLICE_X8Y111",
      INIT => X"3050305F3F503F5F"
    )
    port map (
      ADR4 => u_CORTEXM0DS_u_logic_Po83z4_27313,
      ADR0 => u_CORTEXM0DS_u_logic_Gju2z4_27399,
      ADR1 => u_CORTEXM0DS_u_logic_Ajn2z4_27249,
      ADR5 => u_CORTEXM0DS_u_logic_Gf73z4_26957,
      ADR3 => u_CORTEXM0DS_u_logic_Svk2z4_2_26226,
      ADR2 => u_CORTEXM0DS_u_logic_Yaz2z4_2_26227,
      O => u_CORTEXM0DS_u_logic_Q1ywx41_26988
    );
  u_CORTEXM0DS_u_logic_Q1ywx42 : X_LUT6
    generic map(
      LOC => "SLICE_X8Y111",
      INIT => X"350035F0350F35FF"
    )
    port map (
      ADR5 => u_CORTEXM0DS_u_logic_Vu93z4_27480,
      ADR4 => u_CORTEXM0DS_u_logic_Psv2z4_27581,
      ADR1 => u_CORTEXM0DS_u_logic_Mhn2z4_27454,
      ADR0 => u_CORTEXM0DS_u_logic_Yfn2z4_27583,
      ADR3 => u_CORTEXM0DS_u_logic_Svk2z4_2_26226,
      ADR2 => u_CORTEXM0DS_u_logic_Yaz2z4_25842,
      O => u_CORTEXM0DS_u_logic_Q1ywx42_26989
    );
  u_CORTEXM0DS_u_logic_Gf73z4 : X_FF
    generic map(
      LOC => "SLICE_X8Y111",
      INIT => '1'
    )
    port map (
      CE => u_CORTEXM0DS_u_logic_Ddyvx4_0,
      CLK => NlwBufferSignal_u_CORTEXM0DS_u_logic_Gf73z4_CLK,
      I => NlwBufferSignal_u_CORTEXM0DS_u_logic_Gf73z4_IN,
      O => u_CORTEXM0DS_u_logic_Gf73z4_26957,
      SET => u_CORTEXM0DS_u_logic_hreset_n_inv,
      RST => GND
    );
  u_CORTEXM0DS_u_logic_Q1ywx43 : X_LUT6
    generic map(
      LOC => "SLICE_X8Y111",
      INIT => X"FFAFFFA0FFAFFFA0"
    )
    port map (
      ADR5 => '1',
      ADR1 => '1',
      ADR0 => u_CORTEXM0DS_u_logic_Q1ywx41_26988,
      ADR2 => u_CORTEXM0DS_u_logic_H3d3z4_25834,
      ADR3 => u_CORTEXM0DS_u_logic_T1d3z4_25833,
      ADR4 => u_CORTEXM0DS_u_logic_Q1ywx42_26989,
      O => u_CORTEXM0DS_u_logic_Q1ywx4
    );
  u_CORTEXM0DS_u_logic_Wa03z4_u_CORTEXM0DS_u_logic_Wa03z4_DMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => u_CORTEXM0DS_u_logic_Ydyvx4,
      O => u_CORTEXM0DS_u_logic_Ydyvx4_0
    );
  u_CORTEXM0DS_u_logic_Wcyvx41 : X_LUT6
    generic map(
      LOC => "SLICE_X8Y112",
      INIT => X"0000A0000000A000"
    )
    port map (
      ADR1 => '1',
      ADR2 => u_CORTEXM0DS_u_logic_Vb2wx4_27445,
      ADR3 => u_CORTEXM0DS_u_logic_Ob2wx4_27440,
      ADR0 => u_CORTEXM0DS_u_logic_Xj2wx4_Ek2wx4_AND_1322_o_27447,
      ADR4 => u_CORTEXM0DS_u_logic_Xc2wx4_27446,
      ADR5 => '1',
      O => u_CORTEXM0DS_u_logic_Wcyvx4
    );
  u_CORTEXM0DS_u_logic_Ydyvx41 : X_LUT5
    generic map(
      LOC => "SLICE_X8Y112",
      INIT => X"000000A0"
    )
    port map (
      ADR1 => '1',
      ADR2 => u_CORTEXM0DS_u_logic_Vb2wx4_27445,
      ADR3 => u_CORTEXM0DS_u_logic_Ob2wx4_27440,
      ADR0 => u_CORTEXM0DS_u_logic_Xj2wx4_Ek2wx4_AND_1322_o_27447,
      ADR4 => u_CORTEXM0DS_u_logic_Xc2wx4_27446,
      O => u_CORTEXM0DS_u_logic_Ydyvx4
    );
  u_CORTEXM0DS_u_logic_Xc2wx4 : X_LUT6
    generic map(
      LOC => "SLICE_X8Y112",
      INIT => X"0050005500100011"
    )
    port map (
      ADR3 => u_CORTEXM0DS_u_logic_Kn2wx4_Rn2wx4_AND_1336_o,
      ADR0 => N54,
      ADR2 => u_CORTEXM0DS_u_logic_Pn0xx4_Wn0xx4_AND_4693_o,
      ADR1 => u_CORTEXM0DS_u_logic_Auk2z4_26809,
      ADR5 => u_CORTEXM0DS_u_logic_Zs0xx4_Gt0xx4_AND_4709_o,
      ADR4 => u_CORTEXM0DS_u_logic_Fgm2z4_26065,
      O => u_CORTEXM0DS_u_logic_Xc2wx4_27446
    );
  u_CORTEXM0DS_u_logic_Wa03z4 : X_FF
    generic map(
      LOC => "SLICE_X8Y112",
      INIT => '1'
    )
    port map (
      CE => u_CORTEXM0DS_u_logic_Teyvx4,
      CLK => NlwBufferSignal_u_CORTEXM0DS_u_logic_Wa03z4_CLK,
      I => NlwBufferSignal_u_CORTEXM0DS_u_logic_Wa03z4_IN,
      O => u_CORTEXM0DS_u_logic_Wa03z4_26802,
      SET => u_CORTEXM0DS_u_logic_hreset_n_inv,
      RST => GND
    );
  u_CORTEXM0DS_u_logic_Jhbwx4_Qhbwx4_AND_2093_o2 : X_LUT6
    generic map(
      LOC => "SLICE_X8Y112",
      INIT => X"FFFFF5FFFFFF3FFF"
    )
    port map (
      ADR1 => u_CORTEXM0DS_u_logic_Ow43z4_27368,
      ADR3 => u_CORTEXM0DS_u_logic_Rni2z4_26237,
      ADR5 => u_CORTEXM0DS_u_logic_Wzy2z4_26238,
      ADR0 => u_CORTEXM0DS_u_logic_Wa03z4_26802,
      ADR2 => u_CORTEXM0DS_u_logic_Sjj2z4_26064,
      ADR4 => u_CORTEXM0DS_u_logic_Fgm2z4_26065,
      O => u_CORTEXM0DS_u_logic_Jhbwx4_Qhbwx4_AND_2093_o2_28901
    );
  u_CORTEXM0DS_u_logic_Exawx4_Lxawx4_AND_2035_o_SW0 : X_LUT6
    generic map(
      LOC => "SLICE_X8Y102",
      INIT => X"FFFF030AFFFF000A"
    )
    port map (
      ADR2 => u_CORTEXM0DS_u_logic_Cgyvx411,
      ADR3 => u_CORTEXM0DS_u_logic_Cyq2z4_26532,
      ADR0 => u_CORTEXM0DS_u_logic_R1w2z4_25951,
      ADR1 => u_CORTEXM0DS_u_logic_Zcn2z4_26468,
      ADR5 => u_CORTEXM0DS_u_logic_Thm2z4_26792,
      ADR4 => u_CORTEXM0DS_u_logic_Bpzvx4,
      O => N182
    );
  u_CORTEXM0DS_u_logic_Q1ywx43_SW1 : X_LUT6
    generic map(
      LOC => "SLICE_X8Y102",
      INIT => X"AFAFFFFFAFAFFFFF"
    )
    port map (
      ADR5 => '1',
      ADR1 => '1',
      ADR3 => '1',
      ADR4 => u_CORTEXM0DS_u_logic_Zcn2z4_26468,
      ADR2 => u_CORTEXM0DS_u_logic_Wai2z4_25867,
      ADR0 => u_CORTEXM0DS_u_logic_Aok2z4_25881,
      O => N1697
    );
  u_CORTEXM0DS_u_logic_Z4xvx41 : X_LUT6
    generic map(
      LOC => "SLICE_X8Y102",
      INIT => X"000063330000C6C3"
    )
    port map (
      ADR1 => u_CORTEXM0DS_u_logic_Irxvx4_Prxvx4_XOR_15_o,
      ADR2 => u_CORTEXM0DS_u_logic_Uqxvx4,
      ADR5 => u_CORTEXM0DS_u_logic_Vuxvx4_Rsxvx4_XOR_16_o,
      ADR3 => u_CORTEXM0DS_u_logic_Ejpvx4,
      ADR0 => u_CORTEXM0DS_u_logic_Brxvx4_Y5svx4_XOR_14_o,
      ADR4 => u_CORTEXM0DS_u_logic_Vnxvx4_Coxvx4_AND_925_o,
      O => u_CORTEXM0DS_u_logic_Z4xvx41_29242
    );
  u_CORTEXM0DS_u_logic_Zcn2z4 : X_FF
    generic map(
      LOC => "SLICE_X8Y102",
      INIT => '1'
    )
    port map (
      CE => u_CORTEXM0DS_u_logic_Rfpvx4,
      CLK => NlwBufferSignal_u_CORTEXM0DS_u_logic_Zcn2z4_CLK,
      I => u_CORTEXM0DS_u_logic_Z4xvx4,
      O => u_CORTEXM0DS_u_logic_Zcn2z4_26468,
      SET => u_CORTEXM0DS_u_logic_hreset_n_inv,
      RST => GND
    );
  u_CORTEXM0DS_u_logic_Z4xvx45 : X_LUT6
    generic map(
      LOC => "SLICE_X8Y102",
      INIT => X"FDFFFCFFFDFDFCFC"
    )
    port map (
      ADR4 => u_CORTEXM0DS_u_logic_Z4xvx44_29022,
      ADR0 => u_CORTEXM0DS_u_logic_Wolwx4_Dplwx4_AND_3043_o,
      ADR1 => u_CORTEXM0DS_u_logic_Z4xvx43_0,
      ADR5 => u_CORTEXM0DS_u_logic_Viy2z4_26924,
      ADR3 => u_CORTEXM0DS_u_logic_J2yvx4_Q2yvx4_AND_958_o,
      ADR2 => u_CORTEXM0DS_u_logic_Z4xvx41_29242,
      O => u_CORTEXM0DS_u_logic_Z4xvx4
    );
  u_CORTEXM0DS_u_logic_Mrsvx43 : X_LUT6
    generic map(
      LOC => "SLICE_X8Y104",
      INIT => X"FFFFFFACFFFFFFAF"
    )
    port map (
      ADR0 => u_CORTEXM0DS_u_logic_L8t2z4_25825,
      ADR2 => u_CORTEXM0DS_u_logic_Aok2z4_25881,
      ADR4 => u_CORTEXM0DS_u_logic_Tki2z4_25989,
      ADR1 => u_CORTEXM0DS_u_logic_O5t2z4_25820,
      ADR3 => u_CORTEXM0DS_u_logic_Ce7wx4_P37wx4_AND_1717_o211,
      ADR5 => u_CORTEXM0DS_u_logic_X77wx4,
      O => u_CORTEXM0DS_u_logic_Mrsvx43_26129
    );
  u_CORTEXM0DS_u_logic_Ce7wx4_P37wx4_AND_1717_o2111 : X_LUT6
    generic map(
      LOC => "SLICE_X8Y104",
      INIT => X"FFFFFFFFCCCCCCCC"
    )
    port map (
      ADR0 => '1',
      ADR4 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR5 => u_CORTEXM0DS_u_logic_Ffj2z4_25823,
      ADR1 => u_CORTEXM0DS_u_logic_Sgj2z4_25821,
      O => u_CORTEXM0DS_u_logic_Ce7wx4_P37wx4_AND_1717_o211
    );
  u_CORTEXM0DS_u_logic_Pt52z4_Wt52z4_AND_5847_o3_u_CORTEXM0DS_u_logic_Pt52z4_Wt52z4_AND_5847_o3_CMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => u_CORTEXM0DS_u_logic_Pt52z4_Wt52z4_AND_5847_o5_pack_9,
      O => u_CORTEXM0DS_u_logic_Pt52z4_Wt52z4_AND_5847_o5_29238
    );
  u_CORTEXM0DS_u_logic_Pt52z4_Wt52z4_AND_5847_o5 : X_MUX2
    generic map(
      LOC => "SLICE_X8Y99"
    )
    port map (
      IA => N1933,
      IB => N1934,
      O => u_CORTEXM0DS_u_logic_Pt52z4_Wt52z4_AND_5847_o5_pack_9,
      SEL => u_CORTEXM0DS_u_logic_Nsk2z4_25994
    );
  u_CORTEXM0DS_u_logic_Pt52z4_Wt52z4_AND_5847_o5_F : X_LUT6
    generic map(
      LOC => "SLICE_X8Y99",
      INIT => X"F0FFC0CCF0FF4044"
    )
    port map (
      ADR2 => u_CORTEXM0DS_u_logic_Tki2z4_25989,
      ADR3 => u_CORTEXM0DS_u_logic_B73wx4,
      ADR4 => u_CORTEXM0DS_u_logic_Fij2z4_25819,
      ADR1 => u_CORTEXM0DS_u_logic_Ffj2z4_25823,
      ADR5 => u_CORTEXM0DS_u_logic_Y6t2z4_25822,
      ADR0 => u_CORTEXM0DS_u_logic_O5t2z4_25820,
      O => N1933
    );
  u_CORTEXM0DS_u_logic_Pt52z4_Wt52z4_AND_5847_o5_G : X_LUT6
    generic map(
      LOC => "SLICE_X8Y99",
      INIT => X"FFFFFFFFCCC4CCC4"
    )
    port map (
      ADR4 => '1',
      ADR1 => u_CORTEXM0DS_u_logic_Fij2z4_25819,
      ADR2 => u_CORTEXM0DS_u_logic_Tki2z4_25989,
      ADR3 => u_CORTEXM0DS_u_logic_Sgj2z4_25821,
      ADR0 => u_CORTEXM0DS_u_logic_B73wx4,
      ADR5 => u_CORTEXM0DS_u_logic_Ffj2z4_25823,
      O => N1934
    );
  u_CORTEXM0DS_u_logic_Pt52z4_Wt52z4_AND_5847_o3 : X_LUT6
    generic map(
      LOC => "SLICE_X8Y99",
      INIT => X"CFFF000045FF0000"
    )
    port map (
      ADR4 => u_CORTEXM0DS_u_logic_Sgj2z4_25821,
      ADR1 => u_CORTEXM0DS_u_logic_A4t2z4_25978,
      ADR2 => u_CORTEXM0DS_u_logic_Nsk2z4_25994,
      ADR5 => u_CORTEXM0DS_u_logic_Pt52z4_Wt52z4_AND_5847_o2_26377,
      ADR0 => u_CORTEXM0DS_u_logic_W9fwx4,
      ADR3 => u_CORTEXM0DS_u_logic_O5t2z4_25820,
      O => u_CORTEXM0DS_u_logic_Pt52z4_Wt52z4_AND_5847_o3_29239
    );
  u_CORTEXM0DS_u_logic_Pt52z4_Wt52z4_AND_5847_o6 : X_LUT6
    generic map(
      LOC => "SLICE_X8Y99",
      INIT => X"CCCCCCCC0FFF0AAA"
    )
    port map (
      ADR5 => u_CORTEXM0DS_u_logic_Ark2z4_25827,
      ADR1 => u_CORTEXM0DS_u_logic_Pt52z4_Wt52z4_AND_5847_o5_29238,
      ADR0 => u_CORTEXM0DS_u_logic_Pt52z4_Wt52z4_AND_5847_o1_26372,
      ADR4 => u_CORTEXM0DS_u_logic_Pt52z4_Wt52z4_AND_5847_o3_29239,
      ADR3 => u_CORTEXM0DS_u_logic_Emi2z4_25932,
      ADR2 => u_CORTEXM0DS_u_logic_Zmewx4,
      O => u_CORTEXM0DS_u_logic_Pt52z4_Wt52z4_AND_5847_o6_26376
    );
  u_CORTEXM0DS_u_logic_Tc7wx4_u_CORTEXM0DS_u_logic_Tc7wx4_CMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => u_CORTEXM0DS_u_logic_Hwhvx49_5048,
      O => u_CORTEXM0DS_u_logic_Hwhvx49_0
    );
  u_CORTEXM0DS_u_logic_Tc7wx4_u_CORTEXM0DS_u_logic_Tc7wx4_BMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => N110,
      O => N110_0
    );
  u_CORTEXM0DS_u_logic_Hwhvx49 : X_MUX2
    generic map(
      LOC => "SLICE_X8Y100"
    )
    port map (
      IA => N1953,
      IB => N1954,
      O => u_CORTEXM0DS_u_logic_Hwhvx49_5048,
      SEL => u_CORTEXM0DS_u_logic_Tki2z4_25989
    );
  u_CORTEXM0DS_u_logic_Hwhvx49_F : X_LUT6
    generic map(
      LOC => "SLICE_X8Y100",
      INIT => X"0000005500000055"
    )
    port map (
      ADR5 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR0 => u_CORTEXM0DS_u_logic_Hq1wx4,
      ADR3 => u_CORTEXM0DS_u_logic_O5t2z4_25820,
      ADR4 => u_CORTEXM0DS_u_logic_Npk2z4_25818,
      O => N1953
    );
  u_CORTEXM0DS_u_logic_Hwhvx49_G : X_LUT6
    generic map(
      LOC => "SLICE_X8Y100",
      INIT => X"5055D0D55444D4C4"
    )
    port map (
      ADR0 => u_CORTEXM0DS_u_logic_Hyy2z4_25993,
      ADR5 => u_CORTEXM0DS_u_logic_U2x2z4_26050,
      ADR1 => u_CORTEXM0DS_u_logic_Swy2z4_25980,
      ADR3 => u_CORTEXM0DS_u_logic_H9i2z4_25992,
      ADR2 => u_CORTEXM0DS_u_logic_Qem2z4_25991,
      ADR4 => u_CORTEXM0DS_u_logic_Tc7wx4,
      O => N1954
    );
  u_CORTEXM0DS_u_logic_Tc7wx41 : X_LUT6
    generic map(
      LOC => "SLICE_X8Y100",
      INIT => X"FCFCFCFCFCFCFCFC"
    )
    port map (
      ADR0 => '1',
      ADR3 => '1',
      ADR4 => '1',
      ADR1 => u_CORTEXM0DS_u_logic_Dvy2z4_25831,
      ADR2 => u_CORTEXM0DS_u_logic_Pty2z4_26040,
      ADR5 => '1',
      O => u_CORTEXM0DS_u_logic_Tc7wx4
    );
  u_CORTEXM0DS_u_logic_X07wx4_SW0 : X_LUT5
    generic map(
      LOC => "SLICE_X8Y100",
      INIT => X"03033F3F"
    )
    port map (
      ADR0 => '1',
      ADR3 => '1',
      ADR4 => u_CORTEXM0DS_u_logic_Swy2z4_25980,
      ADR1 => u_CORTEXM0DS_u_logic_Dvy2z4_25831,
      ADR2 => u_CORTEXM0DS_u_logic_Pty2z4_26040,
      O => N110
    );
  u_CORTEXM0DS_u_logic_Ruhvx415 : X_LUT6
    generic map(
      LOC => "SLICE_X8Y100",
      INIT => X"0200222200000000"
    )
    port map (
      ADR0 => u_CORTEXM0DS_u_logic_Swy2z4_25980,
      ADR5 => u_CORTEXM0DS_u_logic_X16wx4,
      ADR1 => u_CORTEXM0DS_u_logic_H9i2z4_25992,
      ADR4 => u_CORTEXM0DS_u_logic_Zjwvx4,
      ADR3 => u_CORTEXM0DS_u_logic_Xhxvx4,
      ADR2 => u_CORTEXM0DS_u_logic_Tc7wx4,
      O => u_CORTEXM0DS_u_logic_Ruhvx415_28156
    );
  N70_N70_CMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => u_CORTEXM0DS_u_logic_Njxvx4_pack_3,
      O => u_CORTEXM0DS_u_logic_Njxvx4
    );
  u_CORTEXM0DS_u_logic_Vb2wx4_SW0 : X_LUT6
    generic map(
      LOC => "SLICE_X8Y106",
      INIT => X"F3FBFFFFF3FBF3FB"
    )
    port map (
      ADR0 => u_CORTEXM0DS_u_logic_Ark2z4_25827,
      ADR3 => u_CORTEXM0DS_u_logic_Jhxvx4,
      ADR2 => u_CORTEXM0DS_u_logic_Xr0xx4_I7pvx4_OR_1135_o,
      ADR1 => u_ahb_bridge_u_state_machine_HREADY_0,
      ADR5 => u_CORTEXM0DS_u_logic_Yaz2z4_25842,
      ADR4 => u_CORTEXM0DS_u_logic_Rv0xx4_Yv0xx4_AND_4720_o,
      O => N70
    );
  u_CORTEXM0DS_u_logic_Rv0xx4_Yv0xx4_AND_4720_o3 : X_LUT6
    generic map(
      LOC => "SLICE_X8Y106",
      INIT => X"AAAAA2AAAAAAA2AA"
    )
    port map (
      ADR0 => u_CORTEXM0DS_u_logic_Rv0xx4_Yv0xx4_AND_4720_o2_26961,
      ADR1 => u_CORTEXM0DS_u_logic_Sgj2z4_25821,
      ADR4 => u_CORTEXM0DS_u_logic_Ffj2z4_25823,
      ADR2 => u_CORTEXM0DS_u_logic_Fij2z4_25819,
      ADR3 => u_CORTEXM0DS_u_logic_O5t2z4_25820,
      ADR5 => '1',
      O => u_CORTEXM0DS_u_logic_Rv0xx4_Yv0xx4_AND_4720_o
    );
  u_CORTEXM0DS_u_logic_Njxvx41 : X_LUT5
    generic map(
      LOC => "SLICE_X8Y106",
      INIT => X"FFFFF0FF"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR4 => u_CORTEXM0DS_u_logic_Ffj2z4_25823,
      ADR2 => u_CORTEXM0DS_u_logic_Fij2z4_25819,
      ADR3 => u_CORTEXM0DS_u_logic_O5t2z4_25820,
      O => u_CORTEXM0DS_u_logic_Njxvx4_pack_3
    );
  u_CORTEXM0DS_u_logic_Ruhvx414 : X_LUT6
    generic map(
      LOC => "SLICE_X8Y106",
      INIT => X"4CCC44CC5DDD55DD"
    )
    port map (
      ADR1 => u_CORTEXM0DS_u_logic_Mcewx4,
      ADR4 => u_CORTEXM0DS_u_logic_Ark2z4_25827,
      ADR2 => u_CORTEXM0DS_u_logic_Oedwx4,
      ADR0 => u_CORTEXM0DS_u_logic_Us2wx4_Whgvx4_OR_1286_o,
      ADR3 => u_CORTEXM0DS_u_logic_Ce7wx4_P37wx4_AND_1717_o211,
      ADR5 => u_CORTEXM0DS_u_logic_Njxvx4,
      O => u_CORTEXM0DS_u_logic_Ruhvx414_26963
    );
  u_CORTEXM0DS_u_logic_Rv0xx4_Yv0xx4_AND_4720_o2 : X_LUT6
    generic map(
      LOC => "SLICE_X8Y106",
      INIT => X"FBFFFBF0FFFFFFF0"
    )
    port map (
      ADR3 => u_CORTEXM0DS_u_logic_Tki2z4_25989,
      ADR0 => u_CORTEXM0DS_u_logic_B4dwx4,
      ADR5 => u_CORTEXM0DS_u_logic_Emi2z4_25932,
      ADR1 => u_CORTEXM0DS_u_logic_Npk2z4_25818,
      ADR4 => N1837,
      ADR2 => u_CORTEXM0DS_u_logic_A4t2z4_25978,
      O => u_CORTEXM0DS_u_logic_Rv0xx4_Yv0xx4_AND_4720_o2_26961
    );
  u_CORTEXM0DS_u_logic_Lq03z4 : X_FF
    generic map(
      LOC => "SLICE_X8Y108",
      INIT => '1'
    )
    port map (
      CE => u_CORTEXM0DS_u_logic_Meyvx4_0,
      CLK => NlwBufferSignal_u_CORTEXM0DS_u_logic_Lq03z4_CLK,
      I => NlwBufferSignal_u_CORTEXM0DS_u_logic_Lq03z4_IN,
      O => u_CORTEXM0DS_u_logic_Lq03z4_26956,
      SET => u_CORTEXM0DS_u_logic_hreset_n_inv,
      RST => GND
    );
  u_CORTEXM0DS_u_logic_Ytm2z4_u_CORTEXM0DS_u_logic_Ytm2z4_CMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => N753_pack_6,
      O => N753
    );
  u_CORTEXM0DS_u_logic_Tuawx42_SW0 : X_MUX2
    generic map(
      LOC => "SLICE_X8Y109"
    )
    port map (
      IA => N1773,
      IB => N1774,
      O => N753_pack_6,
      SEL => u_CORTEXM0DS_u_logic_Xwawx46_0
    );
  u_CORTEXM0DS_u_logic_Tuawx42_SW0_F : X_LUT6
    generic map(
      LOC => "SLICE_X8Y109",
      INIT => X"A0A0A0A0F0F0A0B0"
    )
    port map (
      ADR2 => u_CORTEXM0DS_u_logic_K9z2z4_27965,
      ADR4 => u_CORTEXM0DS_u_logic_Tki2z4_25989,
      ADR5 => u_CORTEXM0DS_u_logic_Xwawx43_26781,
      ADR3 => u_CORTEXM0DS_u_logic_Xwawx42_26780,
      ADR1 => u_CORTEXM0DS_u_logic_Xwawx41_26779,
      ADR0 => u_CORTEXM0DS_u_logic_H1cwx4,
      O => N1773
    );
  u_CORTEXM0DS_u_logic_Tuawx42_SW0_G : X_LUT6
    generic map(
      LOC => "SLICE_X8Y109",
      INIT => X"0000000000800000"
    )
    port map (
      ADR2 => u_CORTEXM0DS_u_logic_Pdi2z4_26208,
      ADR4 => u_CORTEXM0DS_u_logic_Aok2z4_25881,
      ADR5 => u_CORTEXM0DS_u_logic_Sgj2z4_25821,
      ADR1 => u_CORTEXM0DS_u_logic_Nsk2z4_25994,
      ADR0 => u_CORTEXM0DS_u_logic_K9z2z4_27965,
      ADR3 => u_CORTEXM0DS_u_logic_Tki2z4_25989,
      O => N1774
    );
  u_CORTEXM0DS_u_logic_Ul9wx44 : X_LUT6
    generic map(
      LOC => "SLICE_X8Y109",
      INIT => X"CC00CC00CC04CC00"
    )
    port map (
      ADR1 => u_CORTEXM0DS_u_logic_Pdi2z4_26208,
      ADR0 => u_CORTEXM0DS_u_logic_O5t2z4_25820,
      ADR2 => u_CORTEXM0DS_u_logic_Fij2z4_25819,
      ADR4 => u_CORTEXM0DS_u_logic_Nsk2z4_25994,
      ADR5 => u_CORTEXM0DS_u_logic_Wt2wx4,
      ADR3 => u_CORTEXM0DS_u_logic_Ul9wx43_29050,
      O => u_CORTEXM0DS_u_logic_Ul9wx4
    );
  u_CORTEXM0DS_u_logic_Ytm2z4 : X_FF
    generic map(
      LOC => "SLICE_X8Y109",
      INIT => '1'
    )
    port map (
      CE => u_CORTEXM0DS_u_logic_Pu1wx4_inv_0,
      CLK => NlwBufferSignal_u_CORTEXM0DS_u_logic_Ytm2z4_CLK,
      I => NlwBufferSignal_u_CORTEXM0DS_u_logic_Ytm2z4_IN,
      O => u_CORTEXM0DS_u_logic_Ytm2z4_27648,
      SET => u_CORTEXM0DS_u_logic_hreset_n_inv,
      RST => GND
    );
  u_CORTEXM0DS_u_logic_Tuawx43_SW0 : X_LUT6
    generic map(
      LOC => "SLICE_X8Y109",
      INIT => X"0000030303030303"
    )
    port map (
      ADR0 => '1',
      ADR3 => '1',
      ADR5 => u_CORTEXM0DS_u_logic_I6z2z4_26490,
      ADR2 => u_CORTEXM0DS_u_logic_Tuawx41_26486,
      ADR1 => N753,
      ADR4 => u_CORTEXM0DS_u_logic_Ul9wx4,
      O => N1525
    );
  u_CORTEXM0DS_u_logic_Sxpvx4_u_CORTEXM0DS_u_logic_Sxpvx4_CMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => u_CORTEXM0DS_u_logic_Yyyvx4_pack_4,
      O => u_CORTEXM0DS_u_logic_Yyyvx4
    );
  u_CORTEXM0DS_u_logic_Sxpvx42 : X_LUT6
    generic map(
      LOC => "SLICE_X8Y101",
      INIT => X"C8CCCCCCC0C0C0C0"
    )
    port map (
      ADR1 => u_CORTEXM0DS_u_logic_P37wx4,
      ADR5 => u_CORTEXM0DS_u_logic_Nsk2z4_25994,
      ADR3 => u_CORTEXM0DS_u_logic_Npk2z4_25818,
      ADR0 => u_CORTEXM0DS_u_logic_Sgj2z4_25821,
      ADR4 => u_CORTEXM0DS_u_logic_Aok2z4_25881,
      ADR2 => u_CORTEXM0DS_u_logic_Sxpvx41_29241,
      O => u_CORTEXM0DS_u_logic_Sxpvx4
    );
  u_CORTEXM0DS_u_logic_Sxpvx41 : X_LUT6
    generic map(
      LOC => "SLICE_X8Y101",
      INIT => X"FF2FFF7FFF2FFF7F"
    )
    port map (
      ADR0 => u_CORTEXM0DS_u_logic_Npk2z4_25818,
      ADR1 => u_CORTEXM0DS_u_logic_Nsk2z4_25994,
      ADR3 => u_CORTEXM0DS_u_logic_Emi2z4_25932,
      ADR4 => u_CORTEXM0DS_u_logic_Tki2z4_25989,
      ADR2 => u_CORTEXM0DS_u_logic_Ffj2z4_25823,
      ADR5 => '1',
      O => u_CORTEXM0DS_u_logic_Sxpvx41_29241
    );
  u_CORTEXM0DS_u_logic_Yyyvx41 : X_LUT5
    generic map(
      LOC => "SLICE_X8Y101",
      INIT => X"FFFFF7F7"
    )
    port map (
      ADR0 => u_CORTEXM0DS_u_logic_Npk2z4_25818,
      ADR1 => u_CORTEXM0DS_u_logic_Nsk2z4_25994,
      ADR3 => '1',
      ADR4 => u_CORTEXM0DS_u_logic_Tki2z4_25989,
      ADR2 => u_CORTEXM0DS_u_logic_Ffj2z4_25823,
      O => u_CORTEXM0DS_u_logic_Yyyvx4_pack_4
    );
  u_CORTEXM0DS_u_logic_Owhvx428 : X_LUT6
    generic map(
      LOC => "SLICE_X8Y101",
      INIT => X"FAAAFBBBFFFFFFFF"
    )
    port map (
      ADR0 => u_CORTEXM0DS_u_logic_Owhvx425_28127,
      ADR4 => u_CORTEXM0DS_u_logic_Chxvx4,
      ADR1 => u_CORTEXM0DS_u_logic_Sznvx4,
      ADR5 => u_CORTEXM0DS_u_logic_Yyyvx4,
      ADR2 => u_CORTEXM0DS_u_logic_Owhvx426_28128,
      ADR3 => u_CORTEXM0DS_u_logic_Owhvx427_29240,
      O => u_CORTEXM0DS_u_logic_Owhvx428_28836
    );
  u_CORTEXM0DS_u_logic_Owhvx427 : X_LUT6
    generic map(
      LOC => "SLICE_X8Y101",
      INIT => X"EE00EE00EE0CEE00"
    )
    port map (
      ADR1 => u_CORTEXM0DS_u_logic_Swy2z4_25980,
      ADR3 => u_CORTEXM0DS_u_logic_X16wx4,
      ADR2 => u_CORTEXM0DS_u_logic_Zjwvx4,
      ADR5 => u_CORTEXM0DS_u_logic_A4t2z4_25978,
      ADR4 => u_CORTEXM0DS_u_logic_U2x2z4_26050,
      ADR0 => u_CORTEXM0DS_u_logic_Uuewx4_0,
      O => u_CORTEXM0DS_u_logic_Owhvx427_29240
    );
  u_CORTEXM0DS_u_logic_Po83z4 : X_FF
    generic map(
      LOC => "SLICE_X8Y110",
      INIT => '1'
    )
    port map (
      CE => u_CORTEXM0DS_u_logic_Wcyvx4,
      CLK => NlwBufferSignal_u_CORTEXM0DS_u_logic_Po83z4_CLK,
      I => NlwBufferSignal_u_CORTEXM0DS_u_logic_Po83z4_IN,
      O => u_CORTEXM0DS_u_logic_Po83z4_27313,
      SET => u_CORTEXM0DS_u_logic_hreset_n_inv,
      RST => GND
    );
  u_CORTEXM0DS_u_logic_Qxhvx418_u_CORTEXM0DS_u_logic_Qxhvx418_BMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => u_CORTEXM0DS_u_logic_N0c2z4_Ju5wx4_AND_6666_o_pack_3,
      O => u_CORTEXM0DS_u_logic_N0c2z4_Ju5wx4_AND_6666_o
    );
  u_CORTEXM0DS_u_logic_Qxhvx418 : X_LUT6
    generic map(
      LOC => "SLICE_X8Y103",
      INIT => X"FF00FF55FFC0FFD5"
    )
    port map (
      ADR3 => u_CORTEXM0DS_u_logic_Qxhvx417_28104,
      ADR5 => u_CORTEXM0DS_u_logic_Nsk2z4_25994,
      ADR2 => u_CORTEXM0DS_u_logic_Y6t2z4_25822,
      ADR1 => u_CORTEXM0DS_u_logic_Kzxvx4,
      ADR0 => u_CORTEXM0DS_u_logic_Njxvx4,
      ADR4 => u_CORTEXM0DS_u_logic_Sgj2z4_25821,
      O => u_CORTEXM0DS_u_logic_Qxhvx418_29243
    );
  u_CORTEXM0DS_u_logic_Qxhvx419 : X_LUT6
    generic map(
      LOC => "SLICE_X8Y103",
      INIT => X"FFFFFFFF11110111"
    )
    port map (
      ADR1 => u_CORTEXM0DS_u_logic_Pxyvx4,
      ADR0 => u_CORTEXM0DS_u_logic_Fjewx4,
      ADR2 => u_CORTEXM0DS_u_logic_R0t2z4_26937,
      ADR3 => u_CORTEXM0DS_u_logic_G7x2z4_27741,
      ADR4 => u_CORTEXM0DS_u_logic_G9w2z4_26898,
      ADR5 => u_CORTEXM0DS_u_logic_Qxhvx418_29243,
      O => u_CORTEXM0DS_u_logic_Qxhvx419_28869
    );
  u_CORTEXM0DS_u_logic_Ucqvx4_P6xvx4_AND_6659_o1 : X_LUT6
    generic map(
      LOC => "SLICE_X8Y103",
      INIT => X"0000080800000808"
    )
    port map (
      ADR3 => '1',
      ADR1 => u_CORTEXM0DS_u_logic_O5t2z4_25820,
      ADR4 => u_CORTEXM0DS_u_logic_Ark2z4_25827,
      ADR0 => u_CORTEXM0DS_u_logic_Ffj2z4_25823,
      ADR2 => u_CORTEXM0DS_u_logic_Nsk2z4_25994,
      ADR5 => '1',
      O => u_CORTEXM0DS_u_logic_Ucqvx4_P6xvx4_AND_6659_o
    );
  u_CORTEXM0DS_u_logic_N0c2z4_Ju5wx4_AND_6666_o1 : X_LUT5
    generic map(
      LOC => "SLICE_X8Y103",
      INIT => X"80000000"
    )
    port map (
      ADR3 => u_CORTEXM0DS_u_logic_Sgj2z4_25821,
      ADR1 => u_CORTEXM0DS_u_logic_O5t2z4_25820,
      ADR4 => u_CORTEXM0DS_u_logic_Ark2z4_25827,
      ADR0 => u_CORTEXM0DS_u_logic_Ffj2z4_25823,
      ADR2 => u_CORTEXM0DS_u_logic_Nsk2z4_25994,
      O => u_CORTEXM0DS_u_logic_N0c2z4_Ju5wx4_AND_6666_o_pack_3
    );
  u_CORTEXM0DS_u_logic_Fvhvx418 : X_LUT6
    generic map(
      LOC => "SLICE_X8Y103",
      INIT => X"FFFFFFFFFCFFFCFC"
    )
    port map (
      ADR0 => '1',
      ADR2 => u_CORTEXM0DS_u_logic_Fvhvx416_28227,
      ADR1 => u_CORTEXM0DS_u_logic_Fvhvx417_28228,
      ADR5 => u_CORTEXM0DS_u_logic_Fvhvx415_28159,
      ADR4 => u_CORTEXM0DS_u_logic_N0c2z4_Ju5wx4_AND_6666_o,
      ADR3 => u_CORTEXM0DS_u_logic_L8t2z4_25825,
      O => u_CORTEXM0DS_u_logic_Fvhvx418_28226
    );
  N1879_N1879_CMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => u_CORTEXM0DS_u_logic_Vwhvx431_5477,
      O => u_CORTEXM0DS_u_logic_Vwhvx431_0
    );
  u_CORTEXM0DS_u_logic_Vwhvx419_SW1 : X_LUT6
    generic map(
      LOC => "SLICE_X9Y95",
      INIT => X"FAFAFAFAFAFAFAFA"
    )
    port map (
      ADR3 => '1',
      ADR1 => '1',
      ADR4 => '1',
      ADR0 => u_CORTEXM0DS_u_logic_Sgj2z4_25821,
      ADR2 => u_CORTEXM0DS_u_logic_Tki2z4_25989,
      ADR5 => '1',
      O => N1879
    );
  u_CORTEXM0DS_u_logic_Vwhvx431 : X_LUT5
    generic map(
      LOC => "SLICE_X9Y95",
      INIT => X"FFC0FF00"
    )
    port map (
      ADR1 => u_CORTEXM0DS_u_logic_Vwhvx430_28131,
      ADR4 => u_CORTEXM0DS_u_logic_U2x2z4_26050,
      ADR3 => u_CORTEXM0DS_u_logic_Vwhvx424_29250,
      ADR0 => '1',
      ADR2 => u_CORTEXM0DS_u_logic_Tki2z4_25989,
      O => u_CORTEXM0DS_u_logic_Vwhvx431_5477
    );
  u_CORTEXM0DS_u_logic_Vwhvx424 : X_LUT6
    generic map(
      LOC => "SLICE_X9Y95",
      INIT => X"FFFFFFFF55545544"
    )
    port map (
      ADR0 => u_CORTEXM0DS_u_logic_Qdj2z4_26041,
      ADR3 => u_CORTEXM0DS_u_logic_Vwhvx422_0,
      ADR1 => u_CORTEXM0DS_u_logic_Vwhvx423_27912,
      ADR2 => u_CORTEXM0DS_u_logic_Pyxvx4,
      ADR4 => u_CORTEXM0DS_u_logic_Hh3wx4,
      ADR5 => u_CORTEXM0DS_u_logic_Vwhvx420_28898,
      O => u_CORTEXM0DS_u_logic_Vwhvx424_29250
    );
  u_CORTEXM0DS_u_logic_Vwhvx419 : X_LUT6
    generic map(
      LOC => "SLICE_X9Y95",
      INIT => X"1100130000000200"
    )
    port map (
      ADR3 => u_CORTEXM0DS_u_logic_Npk2z4_25818,
      ADR1 => N1879,
      ADR0 => u_CORTEXM0DS_u_logic_Fij2z4_25819,
      ADR5 => u_CORTEXM0DS_u_logic_Ark2z4_25827,
      ADR2 => u_CORTEXM0DS_u_logic_Ffj2z4_25823,
      ADR4 => u_CORTEXM0DS_u_logic_Aok2z4_25881,
      O => u_CORTEXM0DS_u_logic_Vwhvx419_28899
    );
  u_CORTEXM0DS_u_logic_K6yvx44_u_CORTEXM0DS_u_logic_K6yvx44_CMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => u_CORTEXM0DS_u_logic_Owhvx430_5539,
      O => u_CORTEXM0DS_u_logic_Owhvx430_0
    );
  u_CORTEXM0DS_u_logic_K6yvx44 : X_LUT6
    generic map(
      LOC => "SLICE_X9Y98",
      INIT => X"0011000020310000"
    )
    port map (
      ADR4 => u_CORTEXM0DS_u_logic_Rngwx4,
      ADR1 => u_CORTEXM0DS_u_logic_Tki2z4_25989,
      ADR0 => u_CORTEXM0DS_u_logic_Emi2z4_25932,
      ADR2 => u_CORTEXM0DS_u_logic_Sgj2z4_25821,
      ADR5 => u_CORTEXM0DS_u_logic_Fij2z4_25819,
      ADR3 => u_CORTEXM0DS_u_logic_Npk2z4_25818,
      O => u_CORTEXM0DS_u_logic_K6yvx44_28964
    );
  u_CORTEXM0DS_u_logic_Rngwx41 : X_LUT6
    generic map(
      LOC => "SLICE_X9Y98",
      INIT => X"00000F0F00000F0F"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR3 => '1',
      ADR2 => u_CORTEXM0DS_u_logic_L8t2z4_25825,
      ADR4 => u_CORTEXM0DS_u_logic_O5t2z4_25820,
      ADR5 => '1',
      O => u_CORTEXM0DS_u_logic_Rngwx4
    );
  u_CORTEXM0DS_u_logic_Owhvx430 : X_LUT5
    generic map(
      LOC => "SLICE_X9Y98",
      INIT => X"AFBFAFAF"
    )
    port map (
      ADR1 => u_CORTEXM0DS_u_logic_Nsk2z4_25994,
      ADR3 => u_CORTEXM0DS_u_logic_Chxvx4,
      ADR0 => u_CORTEXM0DS_u_logic_Owhvx429_29256,
      ADR2 => u_CORTEXM0DS_u_logic_L8t2z4_25825,
      ADR4 => u_CORTEXM0DS_u_logic_O5t2z4_25820,
      O => u_CORTEXM0DS_u_logic_Owhvx430_5539
    );
  u_CORTEXM0DS_u_logic_Owhvx429 : X_LUT6
    generic map(
      LOC => "SLICE_X9Y98",
      INIT => X"2222A0A0AA22A0A0"
    )
    port map (
      ADR0 => u_CORTEXM0DS_u_logic_X16wx4,
      ADR4 => u_CORTEXM0DS_u_logic_Swy2z4_25980,
      ADR1 => u_CORTEXM0DS_u_logic_Ulgwx4,
      ADR3 => u_CORTEXM0DS_u_logic_Pty2z4_26040,
      ADR5 => u_CORTEXM0DS_u_logic_Izwvx4_Sh9vx4_OR_664_o,
      ADR2 => u_CORTEXM0DS_u_logic_Uuewx4_0,
      O => u_CORTEXM0DS_u_logic_Owhvx429_29256
    );
  u_CORTEXM0DS_u_logic_Owhvx433 : X_LUT6
    generic map(
      LOC => "SLICE_X9Y98",
      INIT => X"0C0C0C0C040C0C0C"
    )
    port map (
      ADR1 => u_CORTEXM0DS_u_logic_Rngwx4,
      ADR2 => u_CORTEXM0DS_u_logic_A4t2z4_25978,
      ADR5 => u_CORTEXM0DS_u_logic_Sgj2z4_25821,
      ADR3 => u_CORTEXM0DS_u_logic_Ffj2z4_25823,
      ADR4 => u_CORTEXM0DS_u_logic_Npk2z4_25818,
      ADR0 => u_CORTEXM0DS_u_logic_S4w2z4_26274,
      O => u_CORTEXM0DS_u_logic_Owhvx433_28835
    );
  u_CORTEXM0DS_u_logic_Gqw2z4 : X_FF
    generic map(
      LOC => "SLICE_X9Y93",
      INIT => '1'
    )
    port map (
      CE => VCC,
      CLK => NlwBufferSignal_u_CORTEXM0DS_u_logic_Gqw2z4_CLK,
      I => u_CORTEXM0DS_u_logic_Mohvx4,
      O => u_CORTEXM0DS_u_logic_Gqw2z4_28623,
      SET => u_CORTEXM0DS_u_logic_hreset_n_inv,
      RST => GND
    );
  u_CORTEXM0DS_u_logic_Mohvx41 : X_LUT6
    generic map(
      LOC => "SLICE_X9Y93",
      INIT => X"0F008F80FF00FF00"
    )
    port map (
      ADR2 => u_CORTEXM0DS_u_logic_Vaw2z4_26074,
      ADR5 => u_ahb_bridge_u_state_machine_HREADY_0,
      ADR1 => ahbmi_hrdata_0_IBUF_0,
      ADR3 => u_CORTEXM0DS_u_logic_Gqw2z4_28623,
      ADR4 => u_CORTEXM0DS_u_logic_Rbi3z4_26075,
      ADR0 => u_CORTEXM0DS_u_logic_Z7i2z4_26076,
      O => u_CORTEXM0DS_u_logic_Mohvx4
    );
  u_CORTEXM0DS_u_logic_Mvhvx416_u_CORTEXM0DS_u_logic_Mvhvx416_BMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => u_CORTEXM0DS_u_logic_H4gwx4_Fb9vx4_AND_2590_o,
      O => u_CORTEXM0DS_u_logic_H4gwx4_Fb9vx4_AND_2590_o_0
    );
  u_CORTEXM0DS_u_logic_Mvhvx416 : X_LUT6
    generic map(
      LOC => "SLICE_X9Y97",
      INIT => X"00000000FFFEFFFA"
    )
    port map (
      ADR5 => u_CORTEXM0DS_u_logic_Mvgwx4,
      ADR1 => u_CORTEXM0DS_u_logic_Lxwvx4_0,
      ADR4 => u_CORTEXM0DS_u_logic_Dthwx4,
      ADR2 => u_CORTEXM0DS_u_logic_Mvhvx413_29253,
      ADR0 => u_CORTEXM0DS_u_logic_Mvhvx410_28229,
      ADR3 => u_CORTEXM0DS_u_logic_Mvhvx415_27853,
      O => u_CORTEXM0DS_u_logic_Mvhvx416_29255
    );
  u_CORTEXM0DS_u_logic_Mvhvx419 : X_LUT6
    generic map(
      LOC => "SLICE_X9Y97",
      INIT => X"FFFFFFFF55555050"
    )
    port map (
      ADR3 => '1',
      ADR1 => '1',
      ADR0 => u_CORTEXM0DS_u_logic_L8t2z4_25825,
      ADR2 => u_CORTEXM0DS_u_logic_Mvhvx418_28810,
      ADR4 => u_CORTEXM0DS_u_logic_Mvhvx417_28811,
      ADR5 => u_CORTEXM0DS_u_logic_Mvhvx416_29255,
      O => u_CORTEXM0DS_u_logic_Mvhvx419_26028
    );
  u_CORTEXM0DS_u_logic_Mvhvx412 : X_LUT6
    generic map(
      LOC => "SLICE_X9Y97",
      INIT => X"4500FD004500FD00"
    )
    port map (
      ADR3 => u_CORTEXM0DS_u_logic_Bsy2z4_26463,
      ADR1 => u_CORTEXM0DS_u_logic_Dvy2z4_25831,
      ADR0 => u_CORTEXM0DS_u_logic_Pty2z4_26040,
      ADR4 => u_CORTEXM0DS_u_logic_Nqy2z4_26174,
      ADR2 => u_CORTEXM0DS_u_logic_Zoy2z4_25958,
      ADR5 => '1',
      O => u_CORTEXM0DS_u_logic_Mvhvx412_29254
    );
  u_CORTEXM0DS_u_logic_H4gwx4_Fb9vx4_AND_2590_o1 : X_LUT5
    generic map(
      LOC => "SLICE_X9Y97",
      INIT => X"0000A000"
    )
    port map (
      ADR3 => u_CORTEXM0DS_u_logic_Bsy2z4_26463,
      ADR1 => '1',
      ADR0 => u_CORTEXM0DS_u_logic_Pty2z4_26040,
      ADR4 => u_CORTEXM0DS_u_logic_Nqy2z4_26174,
      ADR2 => u_CORTEXM0DS_u_logic_Zoy2z4_25958,
      O => u_CORTEXM0DS_u_logic_H4gwx4_Fb9vx4_AND_2590_o
    );
  u_CORTEXM0DS_u_logic_Mvhvx413 : X_LUT6
    generic map(
      LOC => "SLICE_X9Y97",
      INIT => X"0000000022200000"
    )
    port map (
      ADR5 => u_CORTEXM0DS_u_logic_Qdj2z4_26041,
      ADR4 => u_CORTEXM0DS_u_logic_H9i2z4_25992,
      ADR0 => u_CORTEXM0DS_u_logic_Tki2z4_25989,
      ADR1 => u_CORTEXM0DS_u_logic_Hyy2z4_25993,
      ADR3 => u_CORTEXM0DS_u_logic_Mvhvx411_27767,
      ADR2 => u_CORTEXM0DS_u_logic_Mvhvx412_29254,
      O => u_CORTEXM0DS_u_logic_Mvhvx413_29253
    );
  u_CORTEXM0DS_u_logic_Fpi2z4 : X_FF
    generic map(
      LOC => "SLICE_X8Y120",
      INIT => '1'
    )
    port map (
      CE => u_CORTEXM0DS_u_logic_Afyvx4,
      CLK => NlwBufferSignal_u_CORTEXM0DS_u_logic_Fpi2z4_CLK,
      I => NlwBufferSignal_u_CORTEXM0DS_u_logic_Fpi2z4_IN,
      O => u_CORTEXM0DS_u_logic_Fpi2z4_27375,
      SET => u_CORTEXM0DS_u_logic_hreset_n_inv,
      RST => GND
    );
  u_CORTEXM0DS_u_logic_Knz2z4 : X_FF
    generic map(
      LOC => "SLICE_X8Y114",
      INIT => '1'
    )
    port map (
      CE => u_CORTEXM0DS_u_logic_Teyvx4,
      CLK => NlwBufferSignal_u_CORTEXM0DS_u_logic_Knz2z4_CLK,
      I => NlwBufferSignal_u_CORTEXM0DS_u_logic_Knz2z4_IN,
      O => u_CORTEXM0DS_u_logic_Knz2z4_26811,
      SET => u_CORTEXM0DS_u_logic_hreset_n_inv,
      RST => GND
    );
  u_CORTEXM0DS_u_logic_Owhvx42 : X_LUT6
    generic map(
      LOC => "SLICE_X9Y92",
      INIT => X"0515001100110011"
    )
    port map (
      ADR0 => u_CORTEXM0DS_u_logic_L8t2z4_25825,
      ADR3 => u_CORTEXM0DS_u_logic_S4w2z4_26274,
      ADR1 => u_CORTEXM0DS_u_logic_O5t2z4_25820,
      ADR5 => u_CORTEXM0DS_u_logic_Nsk2z4_25994,
      ADR4 => u_CORTEXM0DS_u_logic_Owhvx41_29246,
      ADR2 => u_CORTEXM0DS_u_logic_Tki2z4_25989,
      O => u_CORTEXM0DS_u_logic_Owhvx42_26273
    );
  u_CORTEXM0DS_u_logic_Owhvx41 : X_LUT6
    generic map(
      LOC => "SLICE_X9Y92",
      INIT => X"0C0C0C0C5D0C0C0C"
    )
    port map (
      ADR1 => u_CORTEXM0DS_u_logic_Owhvx4118,
      ADR2 => u_CORTEXM0DS_u_logic_O5t2z4_25820,
      ADR4 => u_CORTEXM0DS_u_logic_H9i2z4_25992,
      ADR5 => u_CORTEXM0DS_u_logic_Ark2z4_25827,
      ADR3 => u_CORTEXM0DS_u_logic_Ffj2z4_25823,
      ADR0 => u_CORTEXM0DS_u_logic_Epxvx4,
      O => u_CORTEXM0DS_u_logic_Owhvx41_29246
    );
  u_CORTEXM0DS_u_logic_Mof3z4 : X_FF
    generic map(
      LOC => "SLICE_X8Y122",
      INIT => '1'
    )
    port map (
      CE => u_CORTEXM0DS_u_logic_Ofyvx4,
      CLK => NlwBufferSignal_u_CORTEXM0DS_u_logic_Mof3z4_CLK,
      I => NlwBufferSignal_u_CORTEXM0DS_u_logic_Mof3z4_IN,
      O => u_CORTEXM0DS_u_logic_Mof3z4_27475,
      SET => u_CORTEXM0DS_u_logic_hreset_n_inv,
      RST => GND
    );
  u_CORTEXM0DS_u_logic_Vwhvx426_u_CORTEXM0DS_u_logic_Vwhvx426_BMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => u_CORTEXM0DS_u_logic_Hwhvx425_5448,
      O => u_CORTEXM0DS_u_logic_Hwhvx425_0
    );
  u_CORTEXM0DS_u_logic_Vwhvx426 : X_LUT6
    generic map(
      LOC => "SLICE_X9Y94",
      INIT => X"00000C000000AE00"
    )
    port map (
      ADR4 => u_CORTEXM0DS_u_logic_Dvy2z4_25831,
      ADR3 => u_CORTEXM0DS_u_logic_Hyy2z4_25993,
      ADR1 => u_CORTEXM0DS_u_logic_Swy2z4_25980,
      ADR2 => u_CORTEXM0DS_u_logic_Pty2z4_26040,
      ADR0 => u_CORTEXM0DS_u_logic_Nqy2z4_26174,
      ADR5 => u_CORTEXM0DS_u_logic_Zoy2z4_25958,
      O => u_CORTEXM0DS_u_logic_Vwhvx426_29248
    );
  u_CORTEXM0DS_u_logic_Vwhvx425 : X_LUT6
    generic map(
      LOC => "SLICE_X9Y94",
      INIT => X"FFD5FFD5FF11FF44"
    )
    port map (
      ADR0 => u_CORTEXM0DS_u_logic_Swy2z4_25980,
      ADR5 => u_CORTEXM0DS_u_logic_Dvy2z4_25831,
      ADR1 => u_CORTEXM0DS_u_logic_Pty2z4_26040,
      ADR4 => u_CORTEXM0DS_u_logic_Nqy2z4_26174,
      ADR3 => u_CORTEXM0DS_u_logic_Bsy2z4_26463,
      ADR2 => u_CORTEXM0DS_u_logic_Hyy2z4_25993,
      O => u_CORTEXM0DS_u_logic_Vwhvx425_29247
    );
  u_CORTEXM0DS_u_logic_Dthwx41 : X_LUT6
    generic map(
      LOC => "SLICE_X9Y94",
      INIT => X"3F3F3F3F3F3F3F3F"
    )
    port map (
      ADR0 => '1',
      ADR4 => '1',
      ADR3 => '1',
      ADR2 => u_CORTEXM0DS_u_logic_Qem2z4_25991,
      ADR1 => u_CORTEXM0DS_u_logic_H9i2z4_25992,
      ADR5 => '1',
      O => u_CORTEXM0DS_u_logic_Dthwx4
    );
  u_CORTEXM0DS_u_logic_Hwhvx425 : X_LUT5
    generic map(
      LOC => "SLICE_X9Y94",
      INIT => X"CFCFCECF"
    )
    port map (
      ADR3 => u_CORTEXM0DS_u_logic_Swy2z4_25980,
      ADR0 => u_CORTEXM0DS_u_logic_Hyy2z4_25993,
      ADR4 => u_CORTEXM0DS_u_logic_Nqy2z4_26174,
      ADR2 => u_CORTEXM0DS_u_logic_Qem2z4_25991,
      ADR1 => u_CORTEXM0DS_u_logic_H9i2z4_25992,
      O => u_CORTEXM0DS_u_logic_Hwhvx425_5448
    );
  u_CORTEXM0DS_u_logic_Vwhvx430 : X_LUT6
    generic map(
      LOC => "SLICE_X9Y94",
      INIT => X"FFCFFFFF5545FFFF"
    )
    port map (
      ADR1 => u_CORTEXM0DS_u_logic_Vwhvx425_29247,
      ADR3 => u_CORTEXM0DS_u_logic_Vwhvx426_29248,
      ADR2 => u_CORTEXM0DS_u_logic_Oohwx4,
      ADR5 => u_CORTEXM0DS_u_logic_Vwhvx429_0,
      ADR0 => u_CORTEXM0DS_u_logic_Bsy2z4_26463,
      ADR4 => u_CORTEXM0DS_u_logic_Dthwx4,
      O => u_CORTEXM0DS_u_logic_Vwhvx430_28131
    );
  u_CORTEXM0DS_u_logic_Xxhvx416 : X_LUT6
    generic map(
      LOC => "SLICE_X8Y116",
      INIT => X"5510550010100000"
    )
    port map (
      ADR0 => u_CORTEXM0DS_u_logic_A4t2z4_25978,
      ADR2 => u_CORTEXM0DS_u_logic_Xxhvx411_28099,
      ADR4 => u_CORTEXM0DS_u_logic_Fjewx4,
      ADR1 => u_CORTEXM0DS_u_logic_Fij2z4_25819,
      ADR5 => u_CORTEXM0DS_u_logic_Xxhvx416_28928,
      ADR3 => u_CORTEXM0DS_u_logic_Vz6wx4,
      O => u_CORTEXM0DS_u_logic_Xxhvx417_29244
    );
  u_CORTEXM0DS_u_logic_Tki2z4 : X_FF
    generic map(
      LOC => "SLICE_X8Y116",
      INIT => '0'
    )
    port map (
      CE => VCC,
      CLK => NlwBufferSignal_u_CORTEXM0DS_u_logic_Tki2z4_CLK,
      I => u_CORTEXM0DS_u_logic_Xxhvx4,
      O => u_CORTEXM0DS_u_logic_Tki2z4_25989,
      RST => u_CORTEXM0DS_u_logic_hreset_n_inv,
      SET => GND
    );
  u_CORTEXM0DS_u_logic_Xxhvx417 : X_LUT6
    generic map(
      LOC => "SLICE_X8Y116",
      INIT => X"FFFFAFEFF0F0A0A0"
    )
    port map (
      ADR3 => u_CORTEXM0DS_u_logic_H9i2z4_25992,
      ADR2 => u_ahb_bridge_u_state_machine_HREADY_0,
      ADR1 => u_CORTEXM0DS_u_logic_X16wx4,
      ADR5 => u_CORTEXM0DS_u_logic_Tki2z4_25989,
      ADR0 => u_CORTEXM0DS_u_logic_Xxhvx415_28927,
      ADR4 => u_CORTEXM0DS_u_logic_Xxhvx417_29244,
      O => u_CORTEXM0DS_u_logic_Xxhvx4
    );
  u_CORTEXM0DS_u_logic_Dvy2z4_u_CORTEXM0DS_u_logic_Dvy2z4_CMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => u_CORTEXM0DS_u_logic_Eyhvx416_5396,
      O => u_CORTEXM0DS_u_logic_Eyhvx416_0
    );
  u_CORTEXM0DS_u_logic_X3xvx43_SW0 : X_LUT6
    generic map(
      LOC => "SLICE_X9Y91",
      INIT => X"FFCCAF8CFF00AF00"
    )
    port map (
      ADR0 => u_CORTEXM0DS_u_logic_H9i2z4_25992,
      ADR2 => u_CORTEXM0DS_u_logic_Tki2z4_25989,
      ADR4 => u_CORTEXM0DS_u_logic_Hyy2z4_25993,
      ADR3 => u_CORTEXM0DS_u_logic_Qem2z4_25991,
      ADR1 => u_CORTEXM0DS_u_logic_Dvy2z4_25831,
      ADR5 => u_CORTEXM0DS_u_logic_Pty2z4_26040,
      O => N1881
    );
  u_CORTEXM0DS_u_logic_Hh3wx41 : X_LUT6
    generic map(
      LOC => "SLICE_X9Y91",
      INIT => X"0033003300330033"
    )
    port map (
      ADR0 => '1',
      ADR4 => '1',
      ADR2 => '1',
      ADR3 => u_CORTEXM0DS_u_logic_Dvy2z4_25831,
      ADR1 => u_CORTEXM0DS_u_logic_Swy2z4_25980,
      ADR5 => '1',
      O => u_CORTEXM0DS_u_logic_Hh3wx4
    );
  u_CORTEXM0DS_u_logic_Eyhvx416 : X_LUT5
    generic map(
      LOC => "SLICE_X9Y91",
      INIT => X"04000000"
    )
    port map (
      ADR4 => u_CORTEXM0DS_u_logic_Bsy2z4_26463,
      ADR0 => u_CORTEXM0DS_u_logic_Nqy2z4_26174,
      ADR2 => u_CORTEXM0DS_u_logic_Lny2z4_26505,
      ADR3 => u_CORTEXM0DS_u_logic_Dvy2z4_25831,
      ADR1 => u_CORTEXM0DS_u_logic_Swy2z4_25980,
      O => u_CORTEXM0DS_u_logic_Eyhvx416_5396
    );
  u_CORTEXM0DS_u_logic_H5nvx4_SW0 : X_LUT6
    generic map(
      LOC => "SLICE_X9Y91",
      INIT => X"FCCCEEEEF000AAAA"
    )
    port map (
      ADR4 => u_CORTEXM0DS_u_logic_Scpvx4_26077,
      ADR3 => u_CORTEXM0DS_u_logic_Jhy2z4_27008,
      ADR2 => u_CORTEXM0DS_u_logic_M9y2z4_28244,
      ADR0 => u_CORTEXM0DS_u_logic_Dvy2z4_25831,
      ADR1 => ahbmi_hrdata_2_IBUF_0,
      ADR5 => u_CORTEXM0DS_u_logic_Qbpvx4_0,
      O => N274
    );
  u_CORTEXM0DS_u_logic_Dvy2z4 : X_FF
    generic map(
      LOC => "SLICE_X9Y91",
      INIT => '1'
    )
    port map (
      CE => VCC,
      CLK => NlwBufferSignal_u_CORTEXM0DS_u_logic_Dvy2z4_CLK,
      I => u_CORTEXM0DS_u_logic_H5nvx4_5408,
      O => u_CORTEXM0DS_u_logic_Dvy2z4_25831,
      SET => u_CORTEXM0DS_u_logic_hreset_n_inv,
      RST => GND
    );
  u_CORTEXM0DS_u_logic_H5nvx4 : X_LUT6
    generic map(
      LOC => "SLICE_X9Y91",
      INIT => X"FFFFECA0FFFFECA0"
    )
    port map (
      ADR5 => '1',
      ADR2 => ahbmi_hrdata_18_IBUF_0,
      ADR1 => u_CORTEXM0DS_u_logic_Itw2z4_28626,
      ADR0 => u_CORTEXM0DS_u_logic_Vapvx4,
      ADR3 => u_CORTEXM0DS_u_logic_Pfovx4,
      ADR4 => N274,
      O => u_CORTEXM0DS_u_logic_H5nvx4_5408
    );
  u_CORTEXM0DS_u_logic_H4gwx4_u_CORTEXM0DS_u_logic_H4gwx4_CMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => N1863_pack_2,
      O => N1863
    );
  u_CORTEXM0DS_u_logic_H4gwx41 : X_LUT6
    generic map(
      LOC => "SLICE_X9Y96",
      INIT => X"0000CC000000CC00"
    )
    port map (
      ADR0 => '1',
      ADR2 => '1',
      ADR1 => u_CORTEXM0DS_u_logic_Bsy2z4_26463,
      ADR3 => u_CORTEXM0DS_u_logic_Zoy2z4_25958,
      ADR4 => u_CORTEXM0DS_u_logic_Nqy2z4_26174,
      ADR5 => '1',
      O => u_CORTEXM0DS_u_logic_H4gwx4
    );
  u_CORTEXM0DS_u_logic_Fvhvx415_SW0 : X_LUT5
    generic map(
      LOC => "SLICE_X9Y96",
      INIT => X"33110011"
    )
    port map (
      ADR2 => '1',
      ADR0 => u_CORTEXM0DS_u_logic_Swy2z4_25980,
      ADR1 => u_CORTEXM0DS_u_logic_Bsy2z4_26463,
      ADR3 => u_CORTEXM0DS_u_logic_Zoy2z4_25958,
      ADR4 => u_CORTEXM0DS_u_logic_Nqy2z4_26174,
      O => N1863_pack_2
    );
  u_CORTEXM0DS_u_logic_Bkxvx45 : X_LUT6
    generic map(
      LOC => "SLICE_X9Y96",
      INIT => X"F5553111F5FF3111"
    )
    port map (
      ADR4 => u_CORTEXM0DS_u_logic_H9i2z4_25992,
      ADR1 => u_CORTEXM0DS_u_logic_L5wvx4_0,
      ADR3 => u_CORTEXM0DS_u_logic_Dvy2z4_25831,
      ADR2 => u_CORTEXM0DS_u_logic_Fk6wx4,
      ADR0 => u_CORTEXM0DS_u_logic_Pty2z4_26040,
      ADR5 => u_CORTEXM0DS_u_logic_H4gwx4,
      O => u_CORTEXM0DS_u_logic_Bkxvx45_28160
    );
  u_CORTEXM0DS_u_logic_Fvhvx415 : X_LUT6
    generic map(
      LOC => "SLICE_X9Y96",
      INIT => X"00000000A0A20022"
    )
    port map (
      ADR0 => u_CORTEXM0DS_u_logic_Hyy2z4_25993,
      ADR5 => u_CORTEXM0DS_u_logic_Yj6wx4,
      ADR2 => u_CORTEXM0DS_u_logic_Lqwvx4,
      ADR4 => u_CORTEXM0DS_u_logic_U2x2z4_26050,
      ADR3 => u_CORTEXM0DS_u_logic_H9i2z4_25992,
      ADR1 => N1863,
      O => u_CORTEXM0DS_u_logic_Fvhvx415_28159
    );
  u_CORTEXM0DS_u_logic_Ftf3z4 : X_FF
    generic map(
      LOC => "SLICE_X8Y121",
      INIT => '1'
    )
    port map (
      CE => u_CORTEXM0DS_u_logic_Meyvx4_0,
      CLK => NlwBufferSignal_u_CORTEXM0DS_u_logic_Ftf3z4_CLK,
      I => NlwBufferSignal_u_CORTEXM0DS_u_logic_Ftf3z4_IN,
      O => u_CORTEXM0DS_u_logic_Ftf3z4_27405,
      SET => u_CORTEXM0DS_u_logic_hreset_n_inv,
      RST => GND
    );
  u_CORTEXM0DS_u_logic_Za82z4_Gb82z4_AND_6197_o2_SW1 : X_LUT6
    generic map(
      LOC => "SLICE_X8Y121",
      INIT => X"CC00C0000C000000"
    )
    port map (
      ADR0 => '1',
      ADR3 => u_CORTEXM0DS_u_logic_Rni2z4_26237,
      ADR1 => u_CORTEXM0DS_u_logic_Fgm2z4_26065,
      ADR5 => u_CORTEXM0DS_u_logic_Ftf3z4_27405,
      ADR2 => u_CORTEXM0DS_u_logic_Wzy2z4_26238,
      ADR4 => u_CORTEXM0DS_u_logic_Tjf3z4_27534,
      O => N1480
    );
  u_CORTEXM0DS_u_logic_Ldf3z4 : X_FF
    generic map(
      LOC => "SLICE_X8Y124",
      INIT => '1'
    )
    port map (
      CE => u_CORTEXM0DS_u_logic_Wcyvx4,
      CLK => NlwBufferSignal_u_CORTEXM0DS_u_logic_Ldf3z4_CLK,
      I => NlwBufferSignal_u_CORTEXM0DS_u_logic_Ldf3z4_IN,
      O => u_CORTEXM0DS_u_logic_Ldf3z4_27370,
      SET => u_CORTEXM0DS_u_logic_hreset_n_inv,
      RST => GND
    );
  u_CORTEXM0DS_u_logic_Xmf3z4 : X_FF
    generic map(
      LOC => "SLICE_X8Y123",
      INIT => '1'
    )
    port map (
      CE => u_CORTEXM0DS_u_logic_Vfyvx4,
      CLK => NlwBufferSignal_u_CORTEXM0DS_u_logic_Xmf3z4_CLK,
      I => NlwBufferSignal_u_CORTEXM0DS_u_logic_Xmf3z4_IN,
      O => u_CORTEXM0DS_u_logic_Xmf3z4_27592,
      SET => u_CORTEXM0DS_u_logic_hreset_n_inv,
      RST => GND
    );
  u_CORTEXM0DS_u_logic_Wzawx41_u_CORTEXM0DS_u_logic_Wzawx41_CMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => u_CORTEXM0DS_u_logic_T3ovx4_pack_10,
      O => u_CORTEXM0DS_u_logic_T3ovx4
    );
  u_CORTEXM0DS_u_logic_T3ovx41 : X_MUX2
    generic map(
      LOC => "SLICE_X8Y115"
    )
    port map (
      IA => N2015,
      IB => N2016,
      O => u_CORTEXM0DS_u_logic_T3ovx4_pack_10,
      SEL => u_CORTEXM0DS_u_logic_Npk2z4_25818
    );
  u_CORTEXM0DS_u_logic_T3ovx41_F : X_LUT6
    generic map(
      LOC => "SLICE_X8Y115",
      INIT => X"7F7F00007F7F7F7F"
    )
    port map (
      ADR3 => '1',
      ADR2 => u_CORTEXM0DS_u_logic_Nsk2z4_25994,
      ADR0 => u_CORTEXM0DS_u_logic_O5t2z4_1_27550,
      ADR1 => u_CORTEXM0DS_u_logic_Ffj2z4_25823,
      ADR4 => u_CORTEXM0DS_u_logic_Emi2z4_25932,
      ADR5 => u_CORTEXM0DS_u_logic_Tki2z4_25989,
      O => N2015
    );
  u_CORTEXM0DS_u_logic_T3ovx41_G : X_LUT6
    generic map(
      LOC => "SLICE_X8Y115",
      INIT => X"FF33FF33FFFFFFFF"
    )
    port map (
      ADR0 => '1',
      ADR4 => '1',
      ADR2 => '1',
      ADR3 => u_CORTEXM0DS_u_logic_Emi2z4_25932,
      ADR1 => u_CORTEXM0DS_u_logic_Sgj2z4_25821,
      ADR5 => u_CORTEXM0DS_u_logic_Aok2z4_25881,
      O => N2016
    );
  u_CORTEXM0DS_u_logic_Wzawx41 : X_LUT6
    generic map(
      LOC => "SLICE_X8Y115",
      INIT => X"805500AA80000000"
    )
    port map (
      ADR3 => u_CORTEXM0DS_u_logic_Emi2z4_25932,
      ADR5 => u_CORTEXM0DS_u_logic_Nsk2z4_25994,
      ADR2 => u_CORTEXM0DS_u_logic_Npk2z4_25818,
      ADR4 => u_CORTEXM0DS_u_logic_Aok2z4_25881,
      ADR1 => u_CORTEXM0DS_u_logic_Tki2z4_25989,
      ADR0 => u_CORTEXM0DS_u_logic_Ffj2z4_25823,
      O => u_CORTEXM0DS_u_logic_Wzawx41_26825
    );
  u_CORTEXM0DS_u_logic_Wzawx43_1 : X_LUT6
    generic map(
      LOC => "SLICE_X8Y115",
      INIT => X"FFFFBBBF00000000"
    )
    port map (
      ADR5 => u_CORTEXM0DS_u_logic_Pdi2z4_26208,
      ADR2 => u_CORTEXM0DS_u_logic_Ffj2z4_25823,
      ADR3 => u_CORTEXM0DS_u_logic_Jrnvx4,
      ADR0 => u_CORTEXM0DS_u_logic_Wzawx42_26824,
      ADR4 => u_CORTEXM0DS_u_logic_Wzawx41_26825,
      ADR1 => u_CORTEXM0DS_u_logic_T3ovx4,
      O => u_CORTEXM0DS_u_logic_Wzawx43_26822
    );
  u_CORTEXM0DS_u_logic_H1cwx41 : X_LUT6
    generic map(
      LOC => "SLICE_X9Y108",
      INIT => X"0000000008000800"
    )
    port map (
      ADR4 => '1',
      ADR3 => u_CORTEXM0DS_u_logic_Pdi2z4_26208,
      ADR0 => u_CORTEXM0DS_u_logic_Nsk2z4_25994,
      ADR1 => u_CORTEXM0DS_u_logic_Aok2z4_25881,
      ADR2 => u_CORTEXM0DS_u_logic_Tki2z4_25989,
      ADR5 => u_CORTEXM0DS_u_logic_Sgj2z4_25821,
      O => u_CORTEXM0DS_u_logic_H1cwx4
    );
  u_CORTEXM0DS_u_logic_Xwawx47_SW0_SW0 : X_LUT6
    generic map(
      LOC => "SLICE_X9Y108",
      INIT => X"FFFFFFFF00800000"
    )
    port map (
      ADR4 => u_CORTEXM0DS_u_logic_Pdi2z4_26208,
      ADR3 => u_CORTEXM0DS_u_logic_Emi2z4_25932,
      ADR1 => u_CORTEXM0DS_u_logic_Npk2z4_25818,
      ADR2 => u_CORTEXM0DS_u_logic_Aok2z4_25881,
      ADR0 => u_CORTEXM0DS_u_logic_Ffqvx4,
      ADR5 => u_CORTEXM0DS_u_logic_H1cwx4,
      O => N965
    );
  u_CORTEXM0DS_u_logic_Mvhvx48 : X_LUT6
    generic map(
      LOC => "SLICE_X9Y108",
      INIT => X"EEEFEEEECCCDCCCC"
    )
    port map (
      ADR1 => u_CORTEXM0DS_u_logic_Mvhvx46_25977,
      ADR0 => u_CORTEXM0DS_u_logic_Fjewx4,
      ADR3 => u_CORTEXM0DS_u_logic_E78wx4,
      ADR4 => u_CORTEXM0DS_u_logic_O76wx4,
      ADR2 => u_CORTEXM0DS_u_logic_H33wx4,
      ADR5 => u_CORTEXM0DS_u_logic_Mvhvx47_26014,
      O => u_CORTEXM0DS_u_logic_Mvhvx48_29265
    );
  u_CORTEXM0DS_u_logic_Aok2z4 : X_FF
    generic map(
      LOC => "SLICE_X9Y108",
      INIT => '0'
    )
    port map (
      CE => VCC,
      CLK => NlwBufferSignal_u_CORTEXM0DS_u_logic_Aok2z4_CLK,
      I => u_CORTEXM0DS_u_logic_Mvhvx4,
      O => u_CORTEXM0DS_u_logic_Aok2z4_25881,
      RST => u_CORTEXM0DS_u_logic_hreset_n_inv,
      SET => GND
    );
  u_CORTEXM0DS_u_logic_Mvhvx420 : X_LUT6
    generic map(
      LOC => "SLICE_X9Y108",
      INIT => X"FFF0CFC0FFF0EFC0"
    )
    port map (
      ADR2 => u_ahb_bridge_u_state_machine_HREADY_0,
      ADR1 => u_CORTEXM0DS_u_logic_Mvhvx419_26028,
      ADR4 => u_CORTEXM0DS_u_logic_Mvhvx48_29265,
      ADR3 => u_CORTEXM0DS_u_logic_Aok2z4_25881,
      ADR0 => u_CORTEXM0DS_u_logic_O5t2z4_25820,
      ADR5 => u_CORTEXM0DS_u_logic_Ffj2z4_25823,
      O => u_CORTEXM0DS_u_logic_Mvhvx4
    );
  u_CORTEXM0DS_u_logic_Xc2wx4_SW0 : X_LUT6
    generic map(
      LOC => "SLICE_X9Y109",
      INIT => X"FFFFFFFF73FF3333"
    )
    port map (
      ADR4 => u_CORTEXM0DS_u_logic_H3d3z4_25834,
      ADR3 => u_CORTEXM0DS_u_logic_Rv0xx4_Yv0xx4_AND_4720_o2_26961,
      ADR2 => u_CORTEXM0DS_u_logic_Sgj2z4_25821,
      ADR0 => u_CORTEXM0DS_u_logic_Njxvx4,
      ADR5 => u_CORTEXM0DS_u_logic_Xr0xx4_I7pvx4_OR_1135_o,
      ADR1 => u_ahb_bridge_u_state_machine_HREADY_0,
      O => N54
    );
  u_CORTEXM0DS_u_logic_Mhn2z4 : X_FF
    generic map(
      LOC => "SLICE_X9Y109",
      INIT => '1'
    )
    port map (
      CE => u_CORTEXM0DS_u_logic_Ofyvx4,
      CLK => NlwBufferSignal_u_CORTEXM0DS_u_logic_Mhn2z4_CLK,
      I => NlwBufferSignal_u_CORTEXM0DS_u_logic_Mhn2z4_IN,
      O => u_CORTEXM0DS_u_logic_Mhn2z4_27454,
      SET => u_CORTEXM0DS_u_logic_hreset_n_inv,
      RST => GND
    );
  u_CORTEXM0DS_u_logic_Xr0xx4_I7pvx4_OR_1135_o1 : X_LUT6
    generic map(
      LOC => "SLICE_X9Y109",
      INIT => X"4000FFFF40004000"
    )
    port map (
      ADR3 => u_CORTEXM0DS_u_logic_Aok2z4_25881,
      ADR1 => u_CORTEXM0DS_u_logic_Ffj2z4_25823,
      ADR2 => u_CORTEXM0DS_u_logic_Sgj2z4_25821,
      ADR0 => u_CORTEXM0DS_u_logic_Tki2z4_25989,
      ADR5 => u_CORTEXM0DS_u_logic_Ark2z4_25827,
      ADR4 => u_CORTEXM0DS_u_logic_Npk2z4_25818,
      O => u_CORTEXM0DS_u_logic_Xr0xx4_I7pvx4_OR_1135_o
    );
  u_CORTEXM0DS_u_logic_Chxvx4_u_CORTEXM0DS_u_logic_Chxvx4_DMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => N446,
      O => N446_0
    );
  u_CORTEXM0DS_u_logic_Chxvx4_u_CORTEXM0DS_u_logic_Chxvx4_CMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => N1897_pack_5,
      O => N1897
    );
  u_CORTEXM0DS_u_logic_Chxvx41 : X_LUT6
    generic map(
      LOC => "SLICE_X9Y99",
      INIT => X"FFF3FFF3FFF3FFF3"
    )
    port map (
      ADR0 => '1',
      ADR4 => '1',
      ADR3 => u_CORTEXM0DS_u_logic_Fij2z4_25819,
      ADR1 => u_CORTEXM0DS_u_logic_Sgj2z4_25821,
      ADR2 => u_CORTEXM0DS_u_logic_Ffj2z4_25823,
      ADR5 => '1',
      O => u_CORTEXM0DS_u_logic_Chxvx4
    );
  u_CORTEXM0DS_u_logic_Niyvx4_Uiyvx4_AND_982_o4_SW2 : X_LUT5
    generic map(
      LOC => "SLICE_X9Y99",
      INIT => X"775FFFFF"
    )
    port map (
      ADR0 => u_CORTEXM0DS_u_logic_Kyi2z4_27762,
      ADR4 => u_CORTEXM0DS_u_logic_Nbm2z4_27016,
      ADR3 => u_CORTEXM0DS_u_logic_Fij2z4_25819,
      ADR1 => u_CORTEXM0DS_u_logic_Sgj2z4_25821,
      ADR2 => u_CORTEXM0DS_u_logic_Ffj2z4_25823,
      O => N446
    );
  u_CORTEXM0DS_u_logic_Pt52z4_Wt52z4_AND_5847_o2 : X_LUT6
    generic map(
      LOC => "SLICE_X9Y99",
      INIT => X"FFCCFFCCFFCCFFCC"
    )
    port map (
      ADR0 => '1',
      ADR4 => '1',
      ADR2 => '1',
      ADR1 => u_CORTEXM0DS_u_logic_Fij2z4_25819,
      ADR3 => u_CORTEXM0DS_u_logic_L8t2z4_25825,
      ADR5 => '1',
      O => u_CORTEXM0DS_u_logic_Pt52z4_Wt52z4_AND_5847_o2_26377
    );
  u_CORTEXM0DS_u_logic_Ruhvx412_SW0 : X_LUT5
    generic map(
      LOC => "SLICE_X9Y99",
      INIT => X"00010000"
    )
    port map (
      ADR0 => u_CORTEXM0DS_u_logic_Ffj2z4_25823,
      ADR4 => u_CORTEXM0DS_u_logic_Aok2z4_25881,
      ADR2 => u_CORTEXM0DS_u_logic_Tki2z4_25989,
      ADR1 => u_CORTEXM0DS_u_logic_Fij2z4_25819,
      ADR3 => u_CORTEXM0DS_u_logic_L8t2z4_25825,
      O => N1897_pack_5
    );
  u_CORTEXM0DS_u_logic_Ruhvx413 : X_LUT6
    generic map(
      LOC => "SLICE_X9Y99",
      INIT => X"CCCCCCCC00000040"
    )
    port map (
      ADR1 => u_CORTEXM0DS_u_logic_Fjewx4,
      ADR4 => u_CORTEXM0DS_u_logic_Ark2z4_25827,
      ADR0 => u_CORTEXM0DS_u_logic_Xp3wx4_0,
      ADR2 => u_CORTEXM0DS_u_logic_Clewx4,
      ADR3 => u_CORTEXM0DS_u_logic_Qmkwx4,
      ADR5 => u_CORTEXM0DS_u_logic_Ruhvx412_29257,
      O => u_CORTEXM0DS_u_logic_Ruhvx413_28859
    );
  u_CORTEXM0DS_u_logic_Ruhvx412 : X_LUT6
    generic map(
      LOC => "SLICE_X9Y99",
      INIT => X"CCCCFFCC0500FF00"
    )
    port map (
      ADR3 => u_CORTEXM0DS_u_logic_O76wx4,
      ADR4 => u_CORTEXM0DS_u_logic_Chxvx4,
      ADR5 => u_CORTEXM0DS_u_logic_Npk2z4_25818,
      ADR0 => u_CORTEXM0DS_u_logic_Aok2z4_25881,
      ADR2 => u_CORTEXM0DS_u_logic_Nsk2z4_25994,
      ADR1 => N1897,
      O => u_CORTEXM0DS_u_logic_Ruhvx412_29257
    );
  u_CORTEXM0DS_u_logic_Mvhvx417 : X_LUT6
    generic map(
      LOC => "SLICE_X9Y103",
      INIT => X"EEEEEFEEEEEEFFEE"
    )
    port map (
      ADR3 => u_CORTEXM0DS_u_logic_Npk2z4_25818,
      ADR4 => u_CORTEXM0DS_u_logic_N4yvx4,
      ADR2 => u_CORTEXM0DS_u_logic_Mv2wx4,
      ADR5 => u_CORTEXM0DS_u_logic_Ffj2z4_25823,
      ADR0 => u_CORTEXM0DS_u_logic_N0c2z4_Ju5wx4_AND_6666_o,
      ADR1 => u_CORTEXM0DS_u_logic_V6swx4_Pcyvx4_AND_6854_o,
      O => u_CORTEXM0DS_u_logic_Mvhvx417_28811
    );
  u_CORTEXM0DS_u_logic_E78wx41 : X_LUT6
    generic map(
      LOC => "SLICE_X9Y103",
      INIT => X"FFFFFFFF00FF00FF"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR4 => '1',
      ADR3 => u_CORTEXM0DS_u_logic_Ffj2z4_25823,
      ADR5 => u_CORTEXM0DS_u_logic_Npk2z4_25818,
      O => u_CORTEXM0DS_u_logic_E78wx4
    );
  u_CORTEXM0DS_u_logic_V6swx4_Pcyvx4_AND_6854_o1 : X_LUT6
    generic map(
      LOC => "SLICE_X9Y103",
      INIT => X"0010000000000000"
    )
    port map (
      ADR4 => u_CORTEXM0DS_u_logic_Fij2z4_25819,
      ADR2 => u_CORTEXM0DS_u_logic_Sgj2z4_25821,
      ADR0 => u_CORTEXM0DS_u_logic_Tki2z4_25989,
      ADR5 => u_CORTEXM0DS_u_logic_Emi2z4_25932,
      ADR1 => u_CORTEXM0DS_u_logic_Ark2z4_25827,
      ADR3 => u_CORTEXM0DS_u_logic_E78wx4,
      O => u_CORTEXM0DS_u_logic_V6swx4_Pcyvx4_AND_6854_o
    );
  u_CORTEXM0DS_u_logic_U5x2z4_u_CORTEXM0DS_u_logic_U5x2z4_BMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => N1847_pack_2,
      O => N1847
    );
  u_CORTEXM0DS_u_logic_Ruhvx418 : X_LUT6
    generic map(
      LOC => "SLICE_X9Y106",
      INIT => X"FFFFFFAEFFFFFFAA"
    )
    port map (
      ADR0 => u_CORTEXM0DS_u_logic_Ruhvx415_28156,
      ADR1 => u_CORTEXM0DS_u_logic_O76wx4,
      ADR5 => u_CORTEXM0DS_u_logic_Sgj2z4_25821,
      ADR2 => u_CORTEXM0DS_u_logic_J43wx4,
      ADR3 => u_CORTEXM0DS_u_logic_Ruhvx414_26963,
      ADR4 => u_CORTEXM0DS_u_logic_Ruhvx417_29263,
      O => u_CORTEXM0DS_u_logic_Ruhvx418_28860
    );
  u_CORTEXM0DS_u_logic_Ruhvx417 : X_LUT6
    generic map(
      LOC => "SLICE_X9Y106",
      INIT => X"0002000002020000"
    )
    port map (
      ADR4 => u_CORTEXM0DS_u_logic_Gh6wx4,
      ADR0 => u_CORTEXM0DS_u_logic_Qem2z4_25991,
      ADR2 => u_CORTEXM0DS_u_logic_Swy2z4_25980,
      ADR1 => u_CORTEXM0DS_u_logic_L8t2z4_25825,
      ADR3 => u_CORTEXM0DS_u_logic_Iufwx4,
      ADR5 => N1847,
      O => u_CORTEXM0DS_u_logic_Ruhvx417_29263
    );
  u_CORTEXM0DS_u_logic_F5mvx41 : X_LUT6
    generic map(
      LOC => "SLICE_X9Y106",
      INIT => X"22AA22AA22AA22AA"
    )
    port map (
      ADR4 => '1',
      ADR2 => '1',
      ADR0 => u_CORTEXM0DS_u_logic_U5x2z4_28150,
      ADR1 => u_ahb_bridge_u_state_machine_HREADY_0,
      ADR3 => u_CORTEXM0DS_u_logic_Tki2z4_25989,
      ADR5 => '1',
      O => u_CORTEXM0DS_u_logic_F5mvx41_29261
    );
  u_CORTEXM0DS_u_logic_Ruhvx417_SW0 : X_LUT5
    generic map(
      LOC => "SLICE_X9Y106",
      INIT => X"FFFFF0FF"
    )
    port map (
      ADR4 => u_CORTEXM0DS_u_logic_Dvy2z4_25831,
      ADR2 => u_CORTEXM0DS_u_logic_Bsy2z4_26463,
      ADR0 => '1',
      ADR1 => '1',
      ADR3 => u_CORTEXM0DS_u_logic_Tki2z4_25989,
      O => N1847_pack_2
    );
  u_CORTEXM0DS_u_logic_U5x2z4 : X_FF
    generic map(
      LOC => "SLICE_X9Y106",
      INIT => '0'
    )
    port map (
      CE => VCC,
      CLK => NlwBufferSignal_u_CORTEXM0DS_u_logic_U5x2z4_CLK,
      I => u_CORTEXM0DS_u_logic_F5mvx4,
      O => u_CORTEXM0DS_u_logic_U5x2z4_28150,
      RST => u_CORTEXM0DS_u_logic_hreset_n_inv,
      SET => GND
    );
  u_CORTEXM0DS_u_logic_F5mvx43 : X_LUT6
    generic map(
      LOC => "SLICE_X9Y106",
      INIT => X"FFFFA000FFFF3030"
    )
    port map (
      ADR2 => u_CORTEXM0DS_u_logic_F5mvx42_0,
      ADR5 => u_CORTEXM0DS_u_logic_Mtqvx4,
      ADR0 => u_CORTEXM0DS_u_logic_Ye4wx4,
      ADR3 => u_CORTEXM0DS_u_logic_R1w2z4_25951,
      ADR1 => u_CORTEXM0DS_u_logic_J4x2z4_26038,
      ADR4 => u_CORTEXM0DS_u_logic_F5mvx41_29261,
      O => u_CORTEXM0DS_u_logic_F5mvx4
    );
  u_CORTEXM0DS_u_logic_Fvhvx43_u_CORTEXM0DS_u_logic_Fvhvx43_BMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => N977,
      O => N977_0
    );
  u_CORTEXM0DS_u_logic_Fvhvx43 : X_LUT6
    generic map(
      LOC => "SLICE_X9Y107",
      INIT => X"05F50505C5F5C5C5"
    )
    port map (
      ADR2 => u_CORTEXM0DS_u_logic_Npk2z4_25818,
      ADR3 => u_CORTEXM0DS_u_logic_Fjewx4,
      ADR4 => u_CORTEXM0DS_u_logic_Fvhvx41_29264,
      ADR1 => u_CORTEXM0DS_u_logic_Pcyvx4,
      ADR5 => u_CORTEXM0DS_u_logic_Zj3wx4,
      ADR0 => N1823,
      O => u_CORTEXM0DS_u_logic_Fvhvx43_28724
    );
  u_CORTEXM0DS_u_logic_Mvhvx47 : X_LUT6
    generic map(
      LOC => "SLICE_X9Y107",
      INIT => X"0010000000000000"
    )
    port map (
      ADR4 => u_CORTEXM0DS_u_logic_Emi2z4_25932,
      ADR2 => u_CORTEXM0DS_u_logic_O5t2z4_25820,
      ADR1 => u_CORTEXM0DS_u_logic_Fij2z4_25819,
      ADR5 => u_CORTEXM0DS_u_logic_Ffj2z4_25823,
      ADR0 => u_CORTEXM0DS_u_logic_Nsk2z4_25994,
      ADR3 => u_CORTEXM0DS_u_logic_Zj3wx4,
      O => u_CORTEXM0DS_u_logic_Mvhvx47_26014
    );
  u_CORTEXM0DS_u_logic_Zj3wx41 : X_LUT6
    generic map(
      LOC => "SLICE_X9Y107",
      INIT => X"FFFF3333FFFF3333"
    )
    port map (
      ADR0 => '1',
      ADR3 => '1',
      ADR2 => '1',
      ADR1 => u_CORTEXM0DS_u_logic_Sgj2z4_25821,
      ADR4 => u_CORTEXM0DS_u_logic_Aok2z4_25881,
      ADR5 => '1',
      O => u_CORTEXM0DS_u_logic_Zj3wx4
    );
  u_CORTEXM0DS_u_logic_Z5pvx45_SW0 : X_LUT5
    generic map(
      LOC => "SLICE_X9Y107",
      INIT => X"FFFFFEFE"
    )
    port map (
      ADR3 => '1',
      ADR0 => u_CORTEXM0DS_u_logic_O5t2z4_25820,
      ADR2 => u_CORTEXM0DS_u_logic_Nsk2z4_25994,
      ADR1 => u_CORTEXM0DS_u_logic_Sgj2z4_25821,
      ADR4 => u_CORTEXM0DS_u_logic_Aok2z4_25881,
      O => N977
    );
  u_CORTEXM0DS_u_logic_Fvhvx41 : X_LUT6
    generic map(
      LOC => "SLICE_X9Y107",
      INIT => X"0000000000200022"
    )
    port map (
      ADR3 => u_CORTEXM0DS_u_logic_Fij2z4_25819,
      ADR5 => u_CORTEXM0DS_u_logic_O5t2z4_25820,
      ADR0 => u_CORTEXM0DS_u_logic_Emi2z4_25932,
      ADR1 => u_CORTEXM0DS_u_logic_Tki2z4_25989,
      ADR2 => u_CORTEXM0DS_u_logic_Ffj2z4_25823,
      ADR4 => u_CORTEXM0DS_u_logic_Zj3wx4,
      O => u_CORTEXM0DS_u_logic_Fvhvx41_29264
    );
  u_CORTEXM0DS_u_logic_Zmewx41 : X_LUT6
    generic map(
      LOC => "SLICE_X9Y100",
      INIT => X"0000000000000001"
    )
    port map (
      ADR5 => u_CORTEXM0DS_u_logic_A4t2z4_25978,
      ADR1 => u_CORTEXM0DS_u_logic_L8t2z4_25825,
      ADR3 => u_CORTEXM0DS_u_logic_Nsk2z4_25994,
      ADR4 => u_CORTEXM0DS_u_logic_Tki2z4_25989,
      ADR0 => u_CORTEXM0DS_u_logic_Fij2z4_25819,
      ADR2 => u_CORTEXM0DS_u_logic_O5t2z4_25820,
      O => u_CORTEXM0DS_u_logic_Zmewx4
    );
  u_CORTEXM0DS_u_logic_Owhvx45 : X_LUT6
    generic map(
      LOC => "SLICE_X9Y100",
      INIT => X"0C0FAEAF0000AAAA"
    )
    port map (
      ADR5 => u_CORTEXM0DS_u_logic_Owhvx44_0,
      ADR2 => u_CORTEXM0DS_u_logic_Tki2z4_25989,
      ADR1 => u_CORTEXM0DS_u_logic_Nsk2z4_25994,
      ADR3 => u_CORTEXM0DS_u_logic_Xwawx4112,
      ADR0 => u_CORTEXM0DS_u_logic_A4t2z4_25978,
      ADR4 => u_CORTEXM0DS_u_logic_Npk2z4_25818,
      O => u_CORTEXM0DS_u_logic_Owhvx45_29259
    );
  u_CORTEXM0DS_u_logic_Owhvx47 : X_LUT6
    generic map(
      LOC => "SLICE_X9Y100",
      INIT => X"00AACCEE0FAFCFEF"
    )
    port map (
      ADR0 => u_CORTEXM0DS_u_logic_Kzxvx4,
      ADR3 => u_CORTEXM0DS_u_logic_Zj3wx4,
      ADR5 => u_CORTEXM0DS_u_logic_B4dwx4,
      ADR2 => u_CORTEXM0DS_u_logic_Sznvx4,
      ADR1 => u_CORTEXM0DS_u_logic_Zmewx4,
      ADR4 => u_CORTEXM0DS_u_logic_Fjewx4,
      O => u_CORTEXM0DS_u_logic_Owhvx47_29260
    );
  u_CORTEXM0DS_u_logic_Owhvx48 : X_LUT6
    generic map(
      LOC => "SLICE_X9Y100",
      INIT => X"FAEAF0C0FAAAF000"
    )
    port map (
      ADR2 => u_CORTEXM0DS_u_logic_Owhvx42_26273,
      ADR3 => u_CORTEXM0DS_u_logic_Ljhwx4_Dmgvx4_AND_2647_o,
      ADR1 => u_CORTEXM0DS_u_logic_Owhvx45_29259,
      ADR5 => u_CORTEXM0DS_u_logic_Owhvx46_26298,
      ADR4 => u_CORTEXM0DS_u_logic_Owhvx47_29260,
      ADR0 => u_CORTEXM0DS_u_logic_Emi2z4_25932,
      O => u_CORTEXM0DS_u_logic_Owhvx48_26296
    );
  u_CORTEXM0DS_u_logic_Z4xvx44 : X_LUT6
    generic map(
      LOC => "SLICE_X9Y104",
      INIT => X"00FFFFFFFF000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR5 => u_CORTEXM0DS_u_logic_Zcn2z4_26468,
      ADR3 => u_CORTEXM0DS_u_logic_Fzl2z4_27730,
      ADR4 => u_CORTEXM0DS_u_logic_Qzq2z4_27681,
      O => u_CORTEXM0DS_u_logic_Z4xvx44_29022
    );
  u_CORTEXM0DS_u_logic_Su6wx4_u_CORTEXM0DS_u_logic_Su6wx4_BMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => u_CORTEXM0DS_u_logic_Jjhvx42_5722,
      O => u_CORTEXM0DS_u_logic_Jjhvx42_0
    );
  u_CORTEXM0DS_u_logic_Su6wx41 : X_LUT6
    generic map(
      LOC => "SLICE_X9Y105",
      INIT => X"0000000002000000"
    )
    port map (
      ADR0 => u_CORTEXM0DS_u_logic_Kngwx4,
      ADR3 => u_CORTEXM0DS_u_logic_U2x2z4_26050,
      ADR5 => u_CORTEXM0DS_u_logic_Hyy2z4_25993,
      ADR4 => u_CORTEXM0DS_u_logic_W7hwx4,
      ADR2 => u_CORTEXM0DS_u_logic_Npk2z4_25818,
      ADR1 => u_CORTEXM0DS_u_logic_N4yvx4,
      O => u_CORTEXM0DS_u_logic_Su6wx4
    );
  u_CORTEXM0DS_u_logic_Fvhvx417 : X_LUT6
    generic map(
      LOC => "SLICE_X9Y105",
      INIT => X"000A000A000ACCCE"
    )
    port map (
      ADR4 => u_CORTEXM0DS_u_logic_N4yvx4,
      ADR1 => u_CORTEXM0DS_u_logic_Npk2z4_25818,
      ADR5 => u_CORTEXM0DS_u_logic_O5t2z4_25820,
      ADR3 => u_CORTEXM0DS_u_logic_Sgj2z4_25821,
      ADR0 => u_CORTEXM0DS_u_logic_Nsk2z4_25994,
      ADR2 => u_CORTEXM0DS_u_logic_A8yvx4,
      O => u_CORTEXM0DS_u_logic_Fvhvx417_28228
    );
  u_CORTEXM0DS_u_logic_N4yvx41 : X_LUT6
    generic map(
      LOC => "SLICE_X9Y105",
      INIT => X"FF33FF33FF33FF33"
    )
    port map (
      ADR0 => '1',
      ADR4 => '1',
      ADR2 => '1',
      ADR1 => u_CORTEXM0DS_u_logic_Nsk2z4_25994,
      ADR3 => u_CORTEXM0DS_u_logic_Tki2z4_25989,
      ADR5 => '1',
      O => u_CORTEXM0DS_u_logic_N4yvx4
    );
  u_CORTEXM0DS_u_logic_Jjhvx42 : X_LUT5
    generic map(
      LOC => "SLICE_X9Y105",
      INIT => X"008000A0"
    )
    port map (
      ADR0 => u_CORTEXM0DS_u_logic_Npk2z4_25818,
      ADR4 => u_CORTEXM0DS_u_logic_Aok2z4_25881,
      ADR2 => u_CORTEXM0DS_u_logic_Pri3z4_18_0,
      ADR1 => u_CORTEXM0DS_u_logic_Nsk2z4_25994,
      ADR3 => u_CORTEXM0DS_u_logic_Tki2z4_25989,
      O => u_CORTEXM0DS_u_logic_Jjhvx42_5722
    );
  u_CORTEXM0DS_u_logic_U6wvx45 : X_LUT6
    generic map(
      LOC => "SLICE_X9Y105",
      INIT => X"0000000400000000"
    )
    port map (
      ADR0 => u_CORTEXM0DS_u_logic_Sgj2z4_25821,
      ADR5 => u_CORTEXM0DS_u_logic_Qdj2z4_26041,
      ADR2 => u_CORTEXM0DS_u_logic_O5t2z4_25820,
      ADR1 => u_CORTEXM0DS_u_logic_Ffj2z4_25823,
      ADR3 => u_CORTEXM0DS_u_logic_N4yvx4,
      ADR4 => u_CORTEXM0DS_u_logic_Aok2z4_25881,
      O => u_CORTEXM0DS_u_logic_U6wvx45_27222
    );
  u_CORTEXM0DS_u_logic_Kfpvx42_u_CORTEXM0DS_u_logic_Kfpvx42_BMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => u_CORTEXM0DS_u_logic_Xxhvx410_5642,
      O => u_CORTEXM0DS_u_logic_Xxhvx410_0
    );
  u_CORTEXM0DS_u_logic_Kfpvx42_u_CORTEXM0DS_u_logic_Kfpvx42_AMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => u_CORTEXM0DS_u_logic_Kfpvx43_pack_3,
      O => u_CORTEXM0DS_u_logic_Kfpvx43_28239
    );
  u_CORTEXM0DS_u_logic_Kfpvx42 : X_LUT6
    generic map(
      LOC => "SLICE_X9Y101",
      INIT => X"F0F9F0F9FFFFF0F9"
    )
    port map (
      ADR3 => u_CORTEXM0DS_u_logic_Vnxvx4_Coxvx4_AND_925_o,
      ADR0 => u_CORTEXM0DS_u_logic_Brxvx4_Y5svx4_XOR_14_o,
      ADR1 => u_CORTEXM0DS_u_logic_Ejpvx4,
      ADR2 => u_CORTEXM0DS_u_logic_Kfpvx43_28239,
      ADR4 => u_CORTEXM0DS_u_logic_Kfpvx41_0,
      ADR5 => u_CORTEXM0DS_u_logic_Dziwx4,
      O => u_CORTEXM0DS_u_logic_Kfpvx42_28644
    );
  u_CORTEXM0DS_u_logic_Mvhvx418 : X_LUT6
    generic map(
      LOC => "SLICE_X9Y101",
      INIT => X"000000000F5FCFDF"
    )
    port map (
      ADR5 => u_CORTEXM0DS_u_logic_Bqcwx4,
      ADR1 => u_CORTEXM0DS_u_logic_X77wx4,
      ADR4 => u_CORTEXM0DS_u_logic_Aok2z4_25881,
      ADR2 => u_CORTEXM0DS_u_logic_Xp3wx4_0,
      ADR3 => u_CORTEXM0DS_u_logic_Z2dwx4,
      ADR0 => u_CORTEXM0DS_u_logic_Msyvx4,
      O => u_CORTEXM0DS_u_logic_Mvhvx418_28810
    );
  u_CORTEXM0DS_u_logic_Z2dwx41 : X_LUT6
    generic map(
      LOC => "SLICE_X9Y101",
      INIT => X"FFFFAAAAFFFFAAAA"
    )
    port map (
      ADR3 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR0 => u_CORTEXM0DS_u_logic_Npk2z4_25818,
      ADR4 => u_CORTEXM0DS_u_logic_Aok2z4_25881,
      ADR5 => '1',
      O => u_CORTEXM0DS_u_logic_Z2dwx4
    );
  u_CORTEXM0DS_u_logic_Xxhvx410 : X_LUT5
    generic map(
      LOC => "SLICE_X9Y101",
      INIT => X"54445000"
    )
    port map (
      ADR1 => u_CORTEXM0DS_u_logic_Xxhvx411_28099,
      ADR3 => u_CORTEXM0DS_u_logic_Fjewx4,
      ADR2 => u_CORTEXM0DS_u_logic_Zmewx4,
      ADR0 => u_CORTEXM0DS_u_logic_Npk2z4_25818,
      ADR4 => u_CORTEXM0DS_u_logic_Aok2z4_25881,
      O => u_CORTEXM0DS_u_logic_Xxhvx410_5642
    );
  u_CORTEXM0DS_u_logic_Xxhvx4111 : X_LUT6
    generic map(
      LOC => "SLICE_X9Y101",
      INIT => X"0001000100010001"
    )
    port map (
      ADR4 => '1',
      ADR3 => u_CORTEXM0DS_u_logic_Ffj2z4_25823,
      ADR1 => u_CORTEXM0DS_u_logic_L8t2z4_25825,
      ADR2 => u_CORTEXM0DS_u_logic_O5t2z4_25820,
      ADR0 => u_CORTEXM0DS_u_logic_Tki2z4_25989,
      ADR5 => '1',
      O => u_CORTEXM0DS_u_logic_Xxhvx411_28099
    );
  u_CORTEXM0DS_u_logic_Kfpvx431 : X_LUT5
    generic map(
      LOC => "SLICE_X9Y101",
      INIT => X"00010000"
    )
    port map (
      ADR4 => u_CORTEXM0DS_u_logic_Aok2z4_25881,
      ADR3 => u_CORTEXM0DS_u_logic_Ffj2z4_25823,
      ADR1 => u_CORTEXM0DS_u_logic_L8t2z4_25825,
      ADR2 => u_CORTEXM0DS_u_logic_O5t2z4_25820,
      ADR0 => u_CORTEXM0DS_u_logic_Tki2z4_25989,
      O => u_CORTEXM0DS_u_logic_Kfpvx43_pack_3
    );
  N72_N72_CMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => u_CORTEXM0DS_u_logic_Izwvx4_Sh9vx4_OR_664_o_pack_3,
      O => u_CORTEXM0DS_u_logic_Izwvx4_Sh9vx4_OR_664_o
    );
  u_CORTEXM0DS_u_logic_Ob2wx4_SW0 : X_LUT6
    generic map(
      LOC => "SLICE_X9Y102",
      INIT => X"FFFFFFFF30FFBAFF"
    )
    port map (
      ADR2 => u_CORTEXM0DS_u_logic_Ark2z4_25827,
      ADR1 => u_CORTEXM0DS_u_logic_Jhxvx4,
      ADR5 => u_CORTEXM0DS_u_logic_Xr0xx4_I7pvx4_OR_1135_o,
      ADR3 => u_ahb_bridge_u_state_machine_HREADY_0,
      ADR0 => u_CORTEXM0DS_u_logic_T1d3z4_25833,
      ADR4 => u_CORTEXM0DS_u_logic_Rv0xx4_Yv0xx4_AND_4720_o,
      O => N72
    );
  u_CORTEXM0DS_u_logic_Jhxvx41 : X_LUT6
    generic map(
      LOC => "SLICE_X9Y102",
      INIT => X"FFFFFF00FFFFFF00"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => u_CORTEXM0DS_u_logic_Tki2z4_25989,
      ADR4 => u_CORTEXM0DS_u_logic_O5t2z4_25820,
      ADR5 => '1',
      O => u_CORTEXM0DS_u_logic_Jhxvx4
    );
  u_CORTEXM0DS_u_logic_Izwvx4_Sh9vx4_OR_664_o1 : X_LUT5
    generic map(
      LOC => "SLICE_X9Y102",
      INIT => X"CCFFCCFF"
    )
    port map (
      ADR0 => '1',
      ADR2 => '1',
      ADR1 => u_CORTEXM0DS_u_logic_H9i2z4_25992,
      ADR3 => u_CORTEXM0DS_u_logic_Tki2z4_25989,
      ADR4 => '1',
      O => u_CORTEXM0DS_u_logic_Izwvx4_Sh9vx4_OR_664_o_pack_3
    );
  u_CORTEXM0DS_u_logic_Owhvx426 : X_LUT6
    generic map(
      LOC => "SLICE_X9Y102",
      INIT => X"5F0FFFFFDFCFFFFF"
    )
    port map (
      ADR3 => u_CORTEXM0DS_u_logic_Gh6wx4,
      ADR0 => u_CORTEXM0DS_u_logic_Zjwvx4,
      ADR4 => u_CORTEXM0DS_u_logic_Swy2z4_25980,
      ADR2 => u_CORTEXM0DS_u_logic_Ulgwx4,
      ADR1 => u_CORTEXM0DS_u_logic_Pty2z4_26040,
      ADR5 => u_CORTEXM0DS_u_logic_Izwvx4_Sh9vx4_OR_664_o,
      O => u_CORTEXM0DS_u_logic_Owhvx426_28128
    );
  u_CORTEXM0DS_u_logic_Owhvx425 : X_LUT6
    generic map(
      LOC => "SLICE_X9Y102",
      INIT => X"5000500050007222"
    )
    port map (
      ADR0 => u_CORTEXM0DS_u_logic_Ark2z4_25827,
      ADR3 => u_CORTEXM0DS_u_logic_Srgwx4,
      ADR2 => u_CORTEXM0DS_u_logic_Npk2z4_25818,
      ADR5 => u_CORTEXM0DS_u_logic_Aok2z4_25881,
      ADR1 => u_CORTEXM0DS_u_logic_Jhxvx4,
      ADR4 => u_CORTEXM0DS_u_logic_Sgj2z4_25821,
      O => u_CORTEXM0DS_u_logic_Owhvx425_28127
    );
  u_detectorbus_instFF : X_FF
    generic map(
      LOC => "SLICE_X10Y90",
      INIT => '0'
    )
    port map (
      CE => VCC,
      CLK => NlwBufferSignal_u_detectorbus_instFF_CLK,
      I => u_detectorbus_inputff,
      O => led_group04_OBUF_28438,
      RST => u_detectorbus_rst_ff_28577,
      SET => GND
    );
  u_detectorbus_inputff1 : X_LUT6
    generic map(
      LOC => "SLICE_X10Y90",
      INIT => X"FFFFFFFFFF00FF00"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR5 => led_group04_OBUF_28438,
      ADR4 => '1',
      ADR3 => u_detectorbus_trigger_28576,
      O => u_detectorbus_inputff
    );
  HSIZE_1_HSIZE_1_DMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => HSIZE(0),
      O => HSIZE_0_0
    );
  u_CORTEXM0DS_u_logic_hsize_o_1_1 : X_LUT6
    generic map(
      LOC => "SLICE_X9Y143",
      INIT => X"FFFF0033FFFF0033"
    )
    port map (
      ADR0 => '1',
      ADR2 => '1',
      ADR1 => u_CORTEXM0DS_u_logic_Mrsvx4,
      ADR3 => u_CORTEXM0DS_u_logic_Qr42z4_27355,
      ADR4 => u_CORTEXM0DS_u_logic_Lma2z4_Sma2z4_AND_6530_o,
      ADR5 => '1',
      O => HSIZE(1)
    );
  u_CORTEXM0DS_u_logic_hsize_o_0_1 : X_LUT5
    generic map(
      LOC => "SLICE_X9Y143",
      INIT => X"00003030"
    )
    port map (
      ADR0 => '1',
      ADR2 => u_CORTEXM0DS_u_logic_Oq42z4,
      ADR1 => u_CORTEXM0DS_u_logic_Mrsvx4,
      ADR3 => '1',
      ADR4 => u_CORTEXM0DS_u_logic_Lma2z4_Sma2z4_AND_6530_o,
      O => HSIZE(0)
    );
  u_CORTEXM0DS_u_logic_Qlw2z4 : X_FF
    generic map(
      LOC => "SLICE_X10Y93",
      INIT => '1'
    )
    port map (
      CE => VCC,
      CLK => NlwBufferSignal_u_CORTEXM0DS_u_logic_Qlw2z4_CLK,
      I => u_CORTEXM0DS_u_logic_Hphvx4,
      O => u_CORTEXM0DS_u_logic_Qlw2z4_28638,
      SET => u_CORTEXM0DS_u_logic_hreset_n_inv,
      RST => GND
    );
  u_CORTEXM0DS_u_logic_Hphvx41 : X_LUT6
    generic map(
      LOC => "SLICE_X10Y93",
      INIT => X"75FF55FF20000000"
    )
    port map (
      ADR0 => u_CORTEXM0DS_u_logic_Vaw2z4_26074,
      ADR3 => u_ahb_bridge_u_state_machine_HREADY_0,
      ADR4 => ahbmi_hrdata_13_IBUF_0,
      ADR5 => u_CORTEXM0DS_u_logic_Qlw2z4_28638,
      ADR1 => u_CORTEXM0DS_u_logic_Rbi3z4_26075,
      ADR2 => u_CORTEXM0DS_u_logic_Z7i2z4_26076,
      O => u_CORTEXM0DS_u_logic_Hphvx4
    );
  u_CORTEXM0DS_u_logic_Tjf3z4 : X_FF
    generic map(
      LOC => "SLICE_X9Y121",
      INIT => '1'
    )
    port map (
      CE => u_CORTEXM0DS_u_logic_Ydyvx4_0,
      CLK => NlwBufferSignal_u_CORTEXM0DS_u_logic_Tjf3z4_CLK,
      I => NlwBufferSignal_u_CORTEXM0DS_u_logic_Tjf3z4_IN,
      O => u_CORTEXM0DS_u_logic_Tjf3z4_27534,
      SET => u_CORTEXM0DS_u_logic_hreset_n_inv,
      RST => GND
    );
  u_CORTEXM0DS_u_logic_Ukt2z4 : X_FF
    generic map(
      LOC => "SLICE_X9Y110",
      INIT => '1'
    )
    port map (
      CE => u_CORTEXM0DS_u_logic_Hfyvx4,
      CLK => NlwBufferSignal_u_CORTEXM0DS_u_logic_Ukt2z4_CLK,
      I => NlwBufferSignal_u_CORTEXM0DS_u_logic_Ukt2z4_IN,
      O => u_CORTEXM0DS_u_logic_Ukt2z4_27584,
      SET => u_CORTEXM0DS_u_logic_hreset_n_inv,
      RST => GND
    );
  u_CORTEXM0DS_u_logic_D9c2z4_K9c2z4_AND_6705_o16 : X_LUT6
    generic map(
      LOC => "SLICE_X9Y110",
      INIT => X"FFFFFFFF0F0F0F0F"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR4 => '1',
      ADR3 => '1',
      ADR5 => u_CORTEXM0DS_u_logic_H9i2z4_25992,
      ADR2 => u_CORTEXM0DS_u_logic_Fij2z4_25819,
      O => u_CORTEXM0DS_u_logic_D9c2z4_K9c2z4_AND_6705_o16_29266
    );
  u_CORTEXM0DS_u_logic_Mmux_Akewx4111 : X_LUT6
    generic map(
      LOC => "SLICE_X9Y110",
      INIT => X"F5F5F5F5F5F5F5F5"
    )
    port map (
      ADR5 => '1',
      ADR1 => '1',
      ADR4 => '1',
      ADR3 => '1',
      ADR2 => u_CORTEXM0DS_u_logic_A4t2z4_25978,
      ADR0 => u_CORTEXM0DS_u_logic_Sgj2z4_25821,
      O => u_CORTEXM0DS_u_logic_Mmux_Akewx411
    );
  u_CORTEXM0DS_u_logic_D9c2z4_K9c2z4_AND_6705_o17 : X_LUT6
    generic map(
      LOC => "SLICE_X9Y110",
      INIT => X"00FE00AA00AA00AA"
    )
    port map (
      ADR0 => u_CORTEXM0DS_u_logic_L8t2z4_25825,
      ADR3 => u_CORTEXM0DS_u_logic_Ffj2z4_25823,
      ADR5 => u_CORTEXM0DS_u_logic_O5t2z4_25820,
      ADR2 => u_CORTEXM0DS_u_logic_W7hwx4,
      ADR1 => u_CORTEXM0DS_u_logic_D9c2z4_K9c2z4_AND_6705_o16_29266,
      ADR4 => u_CORTEXM0DS_u_logic_Mmux_Akewx411,
      O => u_CORTEXM0DS_u_logic_D9c2z4_K9c2z4_AND_6705_o17_28790
    );
  u_CORTEXM0DS_u_logic_Wzawx42 : X_LUT6
    generic map(
      LOC => "SLICE_X9Y115",
      INIT => X"0000F00000000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR3 => u_CORTEXM0DS_u_logic_Aok2z4_25881,
      ADR5 => u_CORTEXM0DS_u_logic_Npk2z4_25818,
      ADR2 => u_CORTEXM0DS_u_logic_Ark2z4_25827,
      ADR4 => u_CORTEXM0DS_u_logic_Fij2z4_25819,
      O => u_CORTEXM0DS_u_logic_Wzawx42_26824
    );
  u_CORTEXM0DS_u_logic_Wzawx43 : X_LUT6
    generic map(
      LOC => "SLICE_X9Y115",
      INIT => X"CCCC8C8CCCCC8CCC"
    )
    port map (
      ADR1 => u_CORTEXM0DS_u_logic_Pdi2z4_26208,
      ADR5 => u_CORTEXM0DS_u_logic_Ffj2z4_25823,
      ADR3 => u_CORTEXM0DS_u_logic_Jrnvx4,
      ADR4 => u_CORTEXM0DS_u_logic_Wzawx42_26824,
      ADR0 => u_CORTEXM0DS_u_logic_Wzawx41_26825,
      ADR2 => u_CORTEXM0DS_u_logic_T3ovx4,
      O => u_CORTEXM0DS_u_logic_Wzawx4
    );
  u_CORTEXM0DS_u_logic_Jrnvx41 : X_LUT6
    generic map(
      LOC => "SLICE_X9Y115",
      INIT => X"FFFFFFFF3333FFFF"
    )
    port map (
      ADR0 => '1',
      ADR3 => '1',
      ADR2 => '1',
      ADR4 => u_CORTEXM0DS_u_logic_O5t2z4_1_27550,
      ADR1 => u_CORTEXM0DS_u_logic_Npk2z4_25818,
      ADR5 => u_CORTEXM0DS_u_logic_Sgj2z4_25821,
      O => u_CORTEXM0DS_u_logic_Jrnvx4
    );
  u_CORTEXM0DS_u_logic_Ro1wx4 : X_LUT6
    generic map(
      LOC => "SLICE_X9Y115",
      INIT => X"0100050000000500"
    )
    port map (
      ADR0 => u_CORTEXM0DS_u_logic_Ffj2z4_25823,
      ADR3 => u_ahb_bridge_u_state_machine_HREADY_0,
      ADR2 => u_CORTEXM0DS_u_logic_Fij2z4_25819,
      ADR1 => N1867_0,
      ADR5 => u_CORTEXM0DS_u_logic_Ark2z4_25827,
      ADR4 => u_CORTEXM0DS_u_logic_Jrnvx4,
      O => u_CORTEXM0DS_u_logic_Ro1wx4_28579
    );
  u_CORTEXM0DS_u_logic_Bqf3z4 : X_FF
    generic map(
      LOC => "SLICE_X9Y122",
      INIT => '1'
    )
    port map (
      CE => u_CORTEXM0DS_u_logic_Hfyvx4,
      CLK => NlwBufferSignal_u_CORTEXM0DS_u_logic_Bqf3z4_CLK,
      I => NlwBufferSignal_u_CORTEXM0DS_u_logic_Bqf3z4_IN,
      O => u_CORTEXM0DS_u_logic_Bqf3z4_27293,
      SET => u_CORTEXM0DS_u_logic_hreset_n_inv,
      RST => GND
    );
  u_CORTEXM0DS_u_logic_Icxwx45_SW2 : X_LUT6
    generic map(
      LOC => "SLICE_X9Y122",
      INIT => X"0F0F333300FF5555"
    )
    port map (
      ADR0 => u_CORTEXM0DS_u_logic_Wbf3z4_27522,
      ADR3 => u_CORTEXM0DS_u_logic_Xmf3z4_27592,
      ADR1 => u_CORTEXM0DS_u_logic_Ldf3z4_27370,
      ADR2 => u_CORTEXM0DS_u_logic_Bqf3z4_27293,
      ADR4 => u_CORTEXM0DS_u_logic_Wzy2z4_26238,
      ADR5 => u_CORTEXM0DS_u_logic_Fgm2z4_26065,
      O => N1326
    );
  u_CORTEXM0DS_u_logic_Oiw2z4 : X_FF
    generic map(
      LOC => "SLICE_X10Y92",
      INIT => '1'
    )
    port map (
      CE => VCC,
      CLK => NlwBufferSignal_u_CORTEXM0DS_u_logic_Oiw2z4_CLK,
      I => u_CORTEXM0DS_u_logic_Vphvx4,
      O => u_CORTEXM0DS_u_logic_Oiw2z4_28627,
      SET => u_CORTEXM0DS_u_logic_hreset_n_inv,
      RST => GND
    );
  u_CORTEXM0DS_u_logic_Vphvx41 : X_LUT6
    generic map(
      LOC => "SLICE_X10Y92",
      INIT => X"73FF33FF40000000"
    )
    port map (
      ADR3 => u_CORTEXM0DS_u_logic_Vaw2z4_26074,
      ADR1 => u_ahb_bridge_u_state_machine_HREADY_0,
      ADR2 => ahbmi_hrdata_11_IBUF_0,
      ADR5 => u_CORTEXM0DS_u_logic_Oiw2z4_28627,
      ADR0 => u_CORTEXM0DS_u_logic_Rbi3z4_26075,
      ADR4 => u_CORTEXM0DS_u_logic_Z7i2z4_26076,
      O => u_CORTEXM0DS_u_logic_Vphvx4
    );
  u_detectorbus_GND_44_o_PWR_22_o_OR_1448_o2 : X_LUT6
    generic map(
      LOC => "SLICE_X10Y92",
      INIT => X"0000000000050005"
    )
    port map (
      ADR4 => '1',
      ADR1 => '1',
      ADR5 => ahbmi_hrdata_9_IBUF_0,
      ADR0 => ahbmi_hrdata_13_IBUF_0,
      ADR2 => ahbmi_hrdata_22_IBUF_0,
      ADR3 => ahbmi_hrdata_20_IBUF_0,
      O => u_detectorbus_GND_44_o_PWR_22_o_OR_1448_o3_28978
    );
  u_detectorbus_GND_44_o_PWR_22_o_OR_1448_o5 : X_LUT6
    generic map(
      LOC => "SLICE_X10Y92",
      INIT => X"8000000000000000"
    )
    port map (
      ADR5 => ahbmi_hrdata_31_IBUF_0,
      ADR0 => ahbmi_hrdata_17_IBUF_0,
      ADR4 => ahbmi_hrdata_28_IBUF_0,
      ADR1 => ahbmi_hrdata_29_IBUF_0,
      ADR3 => ahbmi_hrdata_4_IBUF_0,
      ADR2 => ahbmi_hrdata_6_IBUF_0,
      O => u_detectorbus_GND_44_o_PWR_22_o_OR_1448_o6_28981
    );
  u_CORTEXM0DS_u_logic_Ka93z4_u_CORTEXM0DS_u_logic_Ka93z4_BMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => u_CORTEXM0DS_u_logic_Pu1wx4_inv,
      O => u_CORTEXM0DS_u_logic_Pu1wx4_inv_0
    );
  u_CORTEXM0DS_u_logic_G02wx4_inv1 : X_LUT6
    generic map(
      LOC => "SLICE_X9Y113",
      INIT => X"0000040000000400"
    )
    port map (
      ADR3 => u_CORTEXM0DS_u_logic_Xc2wx4_27446,
      ADR0 => u_CORTEXM0DS_u_logic_Ob2wx4_27440,
      ADR1 => u_CORTEXM0DS_u_logic_M1j2z4_26013,
      ADR2 => u_CORTEXM0DS_u_logic_Vb2wx4_27445,
      ADR4 => u_CORTEXM0DS_u_logic_Xj2wx4_Ek2wx4_AND_1322_o_27447,
      ADR5 => '1',
      O => u_CORTEXM0DS_u_logic_G02wx4_inv
    );
  u_CORTEXM0DS_u_logic_Pu1wx4_inv1 : X_LUT5
    generic map(
      LOC => "SLICE_X9Y113",
      INIT => X"00000100"
    )
    port map (
      ADR3 => u_CORTEXM0DS_u_logic_Xc2wx4_27446,
      ADR0 => u_CORTEXM0DS_u_logic_Ob2wx4_27440,
      ADR1 => u_CORTEXM0DS_u_logic_M1j2z4_26013,
      ADR2 => u_CORTEXM0DS_u_logic_Vb2wx4_27445,
      ADR4 => u_CORTEXM0DS_u_logic_Xj2wx4_Ek2wx4_AND_1322_o_27447,
      O => u_CORTEXM0DS_u_logic_Pu1wx4_inv
    );
  u_CORTEXM0DS_u_logic_Ka93z4 : X_FF
    generic map(
      LOC => "SLICE_X9Y113",
      INIT => '1'
    )
    port map (
      CE => u_CORTEXM0DS_u_logic_Xppvx4_0,
      CLK => NlwBufferSignal_u_CORTEXM0DS_u_logic_Ka93z4_CLK,
      I => NlwBufferSignal_u_CORTEXM0DS_u_logic_Ka93z4_IN,
      O => u_CORTEXM0DS_u_logic_Ka93z4_26169,
      SET => u_CORTEXM0DS_u_logic_hreset_n_inv,
      RST => GND
    );
  u_CORTEXM0DS_u_logic_Xj2wx4_Ek2wx4_AND_1322_o : X_LUT6
    generic map(
      LOC => "SLICE_X9Y113",
      INIT => X"0000505500001011"
    )
    port map (
      ADR4 => u_CORTEXM0DS_u_logic_Kn2wx4_Rn2wx4_AND_1336_o,
      ADR0 => N68,
      ADR2 => u_CORTEXM0DS_u_logic_Pn0xx4_Wn0xx4_AND_4693_o,
      ADR1 => u_CORTEXM0DS_u_logic_I2t2z4_26808,
      ADR5 => u_CORTEXM0DS_u_logic_Zs0xx4_Gt0xx4_AND_4709_o,
      ADR3 => u_CORTEXM0DS_u_logic_Sjj2z4_26064,
      O => u_CORTEXM0DS_u_logic_Xj2wx4_Ek2wx4_AND_1322_o_27447
    );
  u_CORTEXM0DS_u_logic_Wbf3z4 : X_FF
    generic map(
      LOC => "SLICE_X9Y123",
      INIT => '1'
    )
    port map (
      CE => u_CORTEXM0DS_u_logic_Xppvx4_0,
      CLK => NlwBufferSignal_u_CORTEXM0DS_u_logic_Wbf3z4_CLK,
      I => NlwBufferSignal_u_CORTEXM0DS_u_logic_Wbf3z4_IN,
      O => u_CORTEXM0DS_u_logic_Wbf3z4_27522,
      SET => u_CORTEXM0DS_u_logic_hreset_n_inv,
      RST => GND
    );
  u_CORTEXM0DS_u_logic_Lny2z4_u_CORTEXM0DS_u_logic_Lny2z4_DMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => u_CORTEXM0DS_u_logic_Yuhvx412_6051,
      O => u_CORTEXM0DS_u_logic_Yuhvx412_0
    );
  u_CORTEXM0DS_u_logic_Mxor_C1svx4_N3svx4_XOR_57_o_xo_0_1 : X_LUT6
    generic map(
      LOC => "SLICE_X10Y94",
      INIT => X"33CC33CC33CC33CC"
    )
    port map (
      ADR0 => '1',
      ADR4 => '1',
      ADR2 => '1',
      ADR1 => u_CORTEXM0DS_u_logic_Lny2z4_26505,
      ADR3 => u_CORTEXM0DS_u_logic_Zoy2z4_25958,
      ADR5 => '1',
      O => u_CORTEXM0DS_u_logic_C1svx4_N3svx4_XOR_57_o
    );
  u_CORTEXM0DS_u_logic_Yuhvx412 : X_LUT5
    generic map(
      LOC => "SLICE_X10Y94",
      INIT => X"00300000"
    )
    port map (
      ADR0 => '1',
      ADR4 => u_CORTEXM0DS_u_logic_U2x2z4_26050,
      ADR2 => u_CORTEXM0DS_u_logic_Hyy2z4_25993,
      ADR1 => u_CORTEXM0DS_u_logic_Lny2z4_26505,
      ADR3 => u_CORTEXM0DS_u_logic_Zoy2z4_25958,
      O => u_CORTEXM0DS_u_logic_Yuhvx412_6051
    );
  u_CORTEXM0DS_u_logic_Uz9wx41 : X_LUT6
    generic map(
      LOC => "SLICE_X10Y94",
      INIT => X"4000000000000000"
    )
    port map (
      ADR1 => u_CORTEXM0DS_u_logic_Lny2z4_26505,
      ADR5 => u_CORTEXM0DS_u_logic_Pdi2z4_26208,
      ADR2 => u_CORTEXM0DS_u_logic_Nsk2z4_25994,
      ADR4 => u_CORTEXM0DS_u_logic_Aok2z4_25881,
      ADR0 => u_CORTEXM0DS_u_logic_Ark2z4_25827,
      ADR3 => u_CORTEXM0DS_u_logic_Sgj2z4_25821,
      O => u_CORTEXM0DS_u_logic_Uz9wx41_29070
    );
  u_CORTEXM0DS_u_logic_Q6nvx4_SW0 : X_LUT6
    generic map(
      LOC => "SLICE_X10Y94",
      INIT => X"FCCCEEEEF000AAAA"
    )
    port map (
      ADR4 => u_CORTEXM0DS_u_logic_Scpvx4_26077,
      ADR2 => u_CORTEXM0DS_u_logic_Jhy2z4_27008,
      ADR3 => u_CORTEXM0DS_u_logic_F0y2z4_28580,
      ADR0 => u_CORTEXM0DS_u_logic_Lny2z4_26505,
      ADR1 => ahbmi_hrdata_13_IBUF_0,
      ADR5 => u_CORTEXM0DS_u_logic_Qbpvx4_0,
      O => N284
    );
  u_CORTEXM0DS_u_logic_Lny2z4 : X_FF
    generic map(
      LOC => "SLICE_X10Y94",
      INIT => '1'
    )
    port map (
      CE => VCC,
      CLK => NlwBufferSignal_u_CORTEXM0DS_u_logic_Lny2z4_CLK,
      I => u_CORTEXM0DS_u_logic_Q6nvx4_6072,
      O => u_CORTEXM0DS_u_logic_Lny2z4_26505,
      SET => u_CORTEXM0DS_u_logic_hreset_n_inv,
      RST => GND
    );
  u_CORTEXM0DS_u_logic_Q6nvx4 : X_LUT6
    generic map(
      LOC => "SLICE_X10Y94",
      INIT => X"FFFFFFC0FFFFC0C0"
    )
    port map (
      ADR0 => '1',
      ADR1 => ahbmi_hrdata_29_IBUF_0,
      ADR3 => u_CORTEXM0DS_u_logic_Qlw2z4_28638,
      ADR2 => u_CORTEXM0DS_u_logic_Vapvx4,
      ADR5 => u_CORTEXM0DS_u_logic_Pfovx4,
      ADR4 => N284,
      O => u_CORTEXM0DS_u_logic_Q6nvx4_6072
    );
  u_CORTEXM0DS_u_logic_Ylbwx44_SW4 : X_LUT6
    generic map(
      LOC => "SLICE_X9Y111",
      INIT => X"33330F0F555500FF"
    )
    port map (
      ADR3 => u_CORTEXM0DS_u_logic_Psv2z4_27581,
      ADR2 => u_CORTEXM0DS_u_logic_Gju2z4_27399,
      ADR1 => u_CORTEXM0DS_u_logic_Ajn2z4_27249,
      ADR0 => u_CORTEXM0DS_u_logic_Mhn2z4_27454,
      ADR4 => u_CORTEXM0DS_u_logic_Sjj2z4_26064,
      ADR5 => u_CORTEXM0DS_u_logic_Fgm2z4_26065,
      O => N1615
    );
  u_CORTEXM0DS_u_logic_Ylbwx44_SW3 : X_LUT6
    generic map(
      LOC => "SLICE_X9Y111",
      INIT => X"550055FF330F330F"
    )
    port map (
      ADR2 => u_CORTEXM0DS_u_logic_Vu93z4_27480,
      ADR1 => u_CORTEXM0DS_u_logic_Po83z4_27313,
      ADR0 => u_CORTEXM0DS_u_logic_Gf73z4_26957,
      ADR4 => u_CORTEXM0DS_u_logic_Yfn2z4_27583,
      ADR5 => u_CORTEXM0DS_u_logic_Sjj2z4_26064,
      ADR3 => u_CORTEXM0DS_u_logic_Fgm2z4_26065,
      O => N1614
    );
  u_CORTEXM0DS_u_logic_Jiowx411 : X_LUT6
    generic map(
      LOC => "SLICE_X9Y111",
      INIT => X"FFFFFAEE55555044"
    )
    port map (
      ADR4 => u_CORTEXM0DS_u_logic_Rni2z4_26237,
      ADR3 => u_CORTEXM0DS_u_logic_Sjj2z4_26064,
      ADR2 => N1356,
      ADR1 => N1355,
      ADR5 => u_CORTEXM0DS_u_logic_Ylbwx4,
      ADR0 => u_CORTEXM0DS_u_logic_Y5ywx4_0,
      O => u_CORTEXM0DS_u_logic_Jiowx41
    );
  u_CORTEXM0DS_u_logic_Ajn2z4 : X_FF
    generic map(
      LOC => "SLICE_X9Y111",
      INIT => '1'
    )
    port map (
      CE => u_CORTEXM0DS_u_logic_Afyvx4,
      CLK => NlwBufferSignal_u_CORTEXM0DS_u_logic_Ajn2z4_CLK,
      I => NlwBufferSignal_u_CORTEXM0DS_u_logic_Ajn2z4_IN,
      O => u_CORTEXM0DS_u_logic_Ajn2z4_27249,
      SET => u_CORTEXM0DS_u_logic_hreset_n_inv,
      RST => GND
    );
  u_CORTEXM0DS_u_logic_Ylbwx44 : X_LUT6
    generic map(
      LOC => "SLICE_X9Y111",
      INIT => X"FFF0FFCCFFF0FFCC"
    )
    port map (
      ADR0 => '1',
      ADR5 => '1',
      ADR3 => u_CORTEXM0DS_u_logic_Rni2z4_26237,
      ADR4 => u_CORTEXM0DS_u_logic_Wzy2z4_26238,
      ADR1 => N1614,
      ADR2 => N1615,
      O => u_CORTEXM0DS_u_logic_Ylbwx4
    );
  u_CORTEXM0DS_u_logic_Psv2z4_u_CORTEXM0DS_u_logic_Psv2z4_CMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => u_CORTEXM0DS_u_logic_Xppvx4,
      O => u_CORTEXM0DS_u_logic_Xppvx4_0
    );
  u_CORTEXM0DS_u_logic_Kdyvx41 : X_LUT6
    generic map(
      LOC => "SLICE_X9Y112",
      INIT => X"3000000030000000"
    )
    port map (
      ADR0 => '1',
      ADR3 => u_CORTEXM0DS_u_logic_Vb2wx4_27445,
      ADR2 => u_CORTEXM0DS_u_logic_Xc2wx4_27446,
      ADR4 => u_CORTEXM0DS_u_logic_Xj2wx4_Ek2wx4_AND_1322_o_27447,
      ADR1 => u_CORTEXM0DS_u_logic_Ob2wx4_27440,
      ADR5 => '1',
      O => u_CORTEXM0DS_u_logic_Kdyvx4
    );
  u_CORTEXM0DS_u_logic_Xppvx41 : X_LUT5
    generic map(
      LOC => "SLICE_X9Y112",
      INIT => X"C0000000"
    )
    port map (
      ADR0 => '1',
      ADR3 => u_CORTEXM0DS_u_logic_Vb2wx4_27445,
      ADR2 => u_CORTEXM0DS_u_logic_Xc2wx4_27446,
      ADR4 => u_CORTEXM0DS_u_logic_Xj2wx4_Ek2wx4_AND_1322_o_27447,
      ADR1 => u_CORTEXM0DS_u_logic_Ob2wx4_27440,
      O => u_CORTEXM0DS_u_logic_Xppvx4
    );
  u_CORTEXM0DS_u_logic_Vb2wx4 : X_LUT6
    generic map(
      LOC => "SLICE_X9Y112",
      INIT => X"0000000000A200F3"
    )
    port map (
      ADR5 => u_CORTEXM0DS_u_logic_Kn2wx4_Rn2wx4_AND_1336_o,
      ADR3 => N70,
      ADR0 => u_CORTEXM0DS_u_logic_Pn0xx4_Wn0xx4_AND_4693_o,
      ADR1 => u_CORTEXM0DS_u_logic_K1z2z4_26807,
      ADR2 => u_CORTEXM0DS_u_logic_Zs0xx4_Gt0xx4_AND_4709_o,
      ADR4 => u_CORTEXM0DS_u_logic_Wzy2z4_26238,
      O => u_CORTEXM0DS_u_logic_Vb2wx4_27445
    );
  u_CORTEXM0DS_u_logic_Psv2z4 : X_FF
    generic map(
      LOC => "SLICE_X9Y112",
      INIT => '1'
    )
    port map (
      CE => u_CORTEXM0DS_u_logic_Vfyvx4,
      CLK => NlwBufferSignal_u_CORTEXM0DS_u_logic_Psv2z4_CLK,
      I => NlwBufferSignal_u_CORTEXM0DS_u_logic_Psv2z4_IN,
      O => u_CORTEXM0DS_u_logic_Psv2z4_27581,
      SET => u_CORTEXM0DS_u_logic_hreset_n_inv,
      RST => GND
    );
  u_CORTEXM0DS_u_logic_Ob2wx4 : X_LUT6
    generic map(
      LOC => "SLICE_X9Y112",
      INIT => X"00000B0B0000000B"
    )
    port map (
      ADR4 => u_CORTEXM0DS_u_logic_Kn2wx4_Rn2wx4_AND_1336_o,
      ADR2 => N72,
      ADR5 => u_CORTEXM0DS_u_logic_Pn0xx4_Wn0xx4_AND_4693_o,
      ADR1 => u_CORTEXM0DS_u_logic_C3z2z4_26806,
      ADR0 => u_CORTEXM0DS_u_logic_Zs0xx4_Gt0xx4_AND_4709_o,
      ADR3 => u_CORTEXM0DS_u_logic_Rni2z4_26237,
      O => u_CORTEXM0DS_u_logic_Ob2wx4_27440
    );
  u_CORTEXM0DS_u_logic_Hfyvx4_u_CORTEXM0DS_u_logic_Hfyvx4_AMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => u_CORTEXM0DS_u_logic_Meyvx4,
      O => u_CORTEXM0DS_u_logic_Meyvx4_0
    );
  u_CORTEXM0DS_u_logic_Hfyvx41 : X_LUT6
    generic map(
      LOC => "SLICE_X9Y117",
      INIT => X"000000C0000000C0"
    )
    port map (
      ADR0 => '1',
      ADR1 => u_CORTEXM0DS_u_logic_Ob2wx4_27440,
      ADR3 => u_CORTEXM0DS_u_logic_Xc2wx4_27446,
      ADR2 => u_CORTEXM0DS_u_logic_Xj2wx4_Ek2wx4_AND_1322_o_27447,
      ADR4 => u_CORTEXM0DS_u_logic_Vb2wx4_27445,
      ADR5 => '1',
      O => u_CORTEXM0DS_u_logic_Hfyvx4
    );
  u_CORTEXM0DS_u_logic_Meyvx41 : X_LUT5
    generic map(
      LOC => "SLICE_X9Y117",
      INIT => X"00000030"
    )
    port map (
      ADR0 => '1',
      ADR1 => u_CORTEXM0DS_u_logic_Ob2wx4_27440,
      ADR3 => u_CORTEXM0DS_u_logic_Xc2wx4_27446,
      ADR2 => u_CORTEXM0DS_u_logic_Xj2wx4_Ek2wx4_AND_1322_o_27447,
      ADR4 => u_CORTEXM0DS_u_logic_Vb2wx4_27445,
      O => u_CORTEXM0DS_u_logic_Meyvx4
    );
  INV_u_detectorbus_triggerCLK : X_INV
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => u_detectorbus_trigger_INV_u_detectorbus_triggerCLK
    );
  u_detectorbus_PWR_22_o_PWR_22_o_OR_1447_o2 : X_LUT6
    generic map(
      LOC => "SLICE_X10Y91",
      INIT => X"8080010000000100"
    )
    port map (
      ADR2 => ahbmi_hrdata_28_IBUF_0,
      ADR0 => ahbmi_hrdata_16_IBUF_0,
      ADR1 => ahbmi_hrdata_24_IBUF_0,
      ADR4 => ahbmi_hrdata_20_IBUF_0,
      ADR3 => u_detectorbus_PWR_22_o_PWR_22_o_OR_1447_o1_0,
      ADR5 => u_detectorbus_GND_44_o_PWR_22_o_OR_1448_o14,
      O => u_detectorbus_PWR_22_o_PWR_22_o_OR_1447_o2_29270
    );
  u_detectorbus_trigger : X_SFF
    generic map(
      LOC => "SLICE_X10Y91",
      INIT => '0'
    )
    port map (
      CE => VCC,
      CLK => NlwBufferSignal_u_detectorbus_trigger_CLK,
      I => u_detectorbus_PWR_22_o_PWR_22_o_OR_1447_o,
      O => u_detectorbus_trigger_28576,
      SRST => u_detectorbus_GND_44_o_PWR_22_o_OR_1448_o,
      SET => GND,
      RST => GND,
      SSET => GND
    );
  u_detectorbus_PWR_22_o_PWR_22_o_OR_1447_o3 : X_LUT6
    generic map(
      LOC => "SLICE_X10Y91",
      INIT => X"8000000000000000"
    )
    port map (
      ADR3 => u_detectorbus_PWR_22_o_PWR_22_o_OR_1447_o2_29270,
      ADR1 => u_detectorbus_GND_44_o_PWR_22_o_OR_1448_o12_28728,
      ADR5 => u_detectorbus_GND_44_o_PWR_22_o_OR_1448_o11_28701,
      ADR4 => u_detectorbus_GND_44_o_PWR_22_o_OR_1448_o2_27742,
      ADR2 => ahbmi_hrdata_11_IBUF_0,
      ADR0 => ahbmi_hrdata_3_IBUF_0,
      O => u_detectorbus_PWR_22_o_PWR_22_o_OR_1447_o
    );
  u_CORTEXM0DS_u_logic_Ppsvx46 : X_LUT6
    generic map(
      LOC => "SLICE_X10Y103",
      INIT => X"0000000000000001"
    )
    port map (
      ADR4 => u_CORTEXM0DS_u_logic_Rvb2z4_M66wx4_AND_6648_o,
      ADR5 => u_CORTEXM0DS_u_logic_Ucqvx4_P6xvx4_AND_6659_o,
      ADR3 => u_CORTEXM0DS_u_logic_Mwb2z4_Q5gvx4_AND_6653_o,
      ADR0 => u_CORTEXM0DS_u_logic_Twb2z4_M66wx4_AND_6655_o,
      ADR2 => u_CORTEXM0DS_u_logic_Yvb2z4_Fwb2z4_AND_6650_o,
      ADR1 => u_CORTEXM0DS_u_logic_V6swx4_Pcyvx4_AND_6854_o,
      O => u_CORTEXM0DS_u_logic_Ppsvx46_29277
    );
  u_CORTEXM0DS_u_logic_Ppsvx410 : X_LUT6
    generic map(
      LOC => "SLICE_X10Y103",
      INIT => X"FFCCFFCC00000000"
    )
    port map (
      ADR0 => '1',
      ADR4 => '1',
      ADR2 => '1',
      ADR5 => u_CORTEXM0DS_u_logic_Ppsvx46_29277,
      ADR1 => u_CORTEXM0DS_u_logic_Ppsvx48_26327,
      ADR3 => u_CORTEXM0DS_u_logic_Ppsvx49_26328,
      O => u_CORTEXM0DS_u_logic_Ppsvx410_26326
    );
  u_CORTEXM0DS_u_logic_Wt2wx41 : X_LUT6
    generic map(
      LOC => "SLICE_X10Y103",
      INIT => X"FFFF0000FFFFFFFF"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR5 => u_CORTEXM0DS_u_logic_Emi2z4_25932,
      ADR4 => u_CORTEXM0DS_u_logic_Ark2z4_25827,
      O => u_CORTEXM0DS_u_logic_Wt2wx4
    );
  u_CORTEXM0DS_u_logic_Yvb2z4_Fwb2z4_AND_6650_o1 : X_LUT6
    generic map(
      LOC => "SLICE_X10Y103",
      INIT => X"0000020000000000"
    )
    port map (
      ADR0 => u_CORTEXM0DS_u_logic_Fij2z4_25819,
      ADR5 => u_CORTEXM0DS_u_logic_Npk2z4_25818,
      ADR4 => u_CORTEXM0DS_u_logic_Nsk2z4_25994,
      ADR3 => u_CORTEXM0DS_u_logic_Ffj2z4_25823,
      ADR2 => u_CORTEXM0DS_u_logic_Wt2wx4,
      ADR1 => u_CORTEXM0DS_u_logic_Sgj2z4_25821,
      O => u_CORTEXM0DS_u_logic_Yvb2z4_Fwb2z4_AND_6650_o
    );
  u_CORTEXM0DS_u_logic_D9c2z4_K9c2z4_AND_6705_o231 : X_LUT6
    generic map(
      LOC => "SLICE_X10Y104",
      INIT => X"FAFAFFFFFFFFFFFF"
    )
    port map (
      ADR3 => '1',
      ADR1 => '1',
      ADR4 => u_CORTEXM0DS_u_logic_Ffj2z4_25823,
      ADR2 => u_CORTEXM0DS_u_logic_Fij2z4_25819,
      ADR5 => u_CORTEXM0DS_u_logic_O5t2z4_25820,
      ADR0 => u_CORTEXM0DS_u_logic_Sgj2z4_25821,
      O => u_CORTEXM0DS_u_logic_D9c2z4_K9c2z4_AND_6705_o23_29279
    );
  u_CORTEXM0DS_u_logic_F57wx41 : X_LUT6
    generic map(
      LOC => "SLICE_X10Y104",
      INIT => X"FFFFFF00FFFFFF00"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR5 => '1',
      ADR4 => u_CORTEXM0DS_u_logic_Emi2z4_25932,
      ADR3 => u_CORTEXM0DS_u_logic_Sgj2z4_25821,
      O => u_CORTEXM0DS_u_logic_F57wx4
    );
  u_CORTEXM0DS_u_logic_D9c2z4_K9c2z4_AND_6705_o25 : X_LUT6
    generic map(
      LOC => "SLICE_X10Y104",
      INIT => X"0000F8FF00008888"
    )
    port map (
      ADR2 => u_CORTEXM0DS_u_logic_A4t2z4_25978,
      ADR4 => u_CORTEXM0DS_u_logic_Npk2z4_25818,
      ADR1 => u_CORTEXM0DS_u_logic_Ark2z4_25827,
      ADR3 => u_CORTEXM0DS_u_logic_F57wx4,
      ADR0 => u_CORTEXM0DS_u_logic_D9c2z4_K9c2z4_AND_6705_o23_29279,
      ADR5 => u_CORTEXM0DS_u_logic_D9c2z4_K9c2z4_AND_6705_o25_29278,
      O => u_CORTEXM0DS_u_logic_D9c2z4_K9c2z4_AND_6705_o26_28786
    );
  u_CORTEXM0DS_u_logic_D9c2z4_K9c2z4_AND_6705_o24 : X_LUT6
    generic map(
      LOC => "SLICE_X10Y104",
      INIT => X"DFCCDCCCDFCCDCCC"
    )
    port map (
      ADR5 => '1',
      ADR3 => u_CORTEXM0DS_u_logic_W7hwx4,
      ADR2 => u_CORTEXM0DS_u_logic_O5t2z4_25820,
      ADR0 => u_CORTEXM0DS_u_logic_Ffj2z4_25823,
      ADR4 => u_CORTEXM0DS_u_logic_D9c2z4_K9c2z4_AND_6705_o2412,
      ADR1 => u_CORTEXM0DS_u_logic_D9c2z4_K9c2z4_AND_6705_o24_28785,
      O => u_CORTEXM0DS_u_logic_D9c2z4_K9c2z4_AND_6705_o25_29278
    );
  u_CORTEXM0DS_u_logic_Sgj2z4_u_CORTEXM0DS_u_logic_Sgj2z4_CMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => u_CORTEXM0DS_u_logic_Kuc2z44_6295,
      O => u_CORTEXM0DS_u_logic_Kuc2z44_0
    );
  u_CORTEXM0DS_u_logic_Kuc2z44 : X_MUX2
    generic map(
      LOC => "SLICE_X10Y105"
    )
    port map (
      IA => '0',
      IB => N1998,
      O => u_CORTEXM0DS_u_logic_Kuc2z44_6295,
      SEL => u_CORTEXM0DS_u_logic_Kuc2z43
    );
  ahbmo_htrans_0_OBUF_1_397_D6LUT : X_LUT6
    generic map(
      LOC => "SLICE_X10Y105",
      INIT => X"0000000000000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      ADR5 => '1',
      O => NLW_ahbmo_htrans_0_OBUF_1_397_D6LUT_O_UNCONNECTED
    );
  u_CORTEXM0DS_u_logic_Kuc2z44_G : X_LUT6
    generic map(
      LOC => "SLICE_X10Y105",
      INIT => X"FF8AFF8A8F8AFF8A"
    )
    port map (
      ADR3 => u_CORTEXM0DS_u_logic_Aok2z4_25881,
      ADR4 => u_CORTEXM0DS_u_logic_Ffj2z4_25823,
      ADR2 => u_CORTEXM0DS_u_logic_Sgj2z4_25821,
      ADR5 => u_CORTEXM0DS_u_logic_Tki2z4_25989,
      ADR0 => u_CORTEXM0DS_u_logic_Ark2z4_25827,
      ADR1 => u_CORTEXM0DS_u_logic_Nsk2z4_25994,
      O => N1998
    );
  u_CORTEXM0DS_u_logic_Owhvx439 : X_LUT6
    generic map(
      LOC => "SLICE_X10Y105",
      INIT => X"F3FBF3FBF3FBF0F0"
    )
    port map (
      ADR2 => u_CORTEXM0DS_u_logic_Owhvx432_28833,
      ADR4 => u_CORTEXM0DS_u_logic_Owhvx435_28834,
      ADR5 => u_CORTEXM0DS_u_logic_Owhvx438_28841,
      ADR0 => u_CORTEXM0DS_u_logic_Xhqvx4,
      ADR3 => u_CORTEXM0DS_u_logic_Ffj2z4_25823,
      ADR1 => u_CORTEXM0DS_u_logic_Ark2z4_25827,
      O => u_CORTEXM0DS_u_logic_Owhvx439_29280
    );
  u_CORTEXM0DS_u_logic_Sgj2z4 : X_FF
    generic map(
      LOC => "SLICE_X10Y105",
      INIT => '0'
    )
    port map (
      CE => VCC,
      CLK => NlwBufferSignal_u_CORTEXM0DS_u_logic_Sgj2z4_CLK,
      I => u_CORTEXM0DS_u_logic_Owhvx4,
      O => u_CORTEXM0DS_u_logic_Sgj2z4_25821,
      RST => u_CORTEXM0DS_u_logic_hreset_n_inv,
      SET => GND
    );
  u_CORTEXM0DS_u_logic_Owhvx440 : X_LUT6
    generic map(
      LOC => "SLICE_X10Y105",
      INIT => X"F3F0F0F0A2A0A0A0"
    )
    port map (
      ADR0 => u_ahb_bridge_u_state_machine_HREADY_0,
      ADR2 => u_CORTEXM0DS_u_logic_Owhvx431_28837,
      ADR4 => u_CORTEXM0DS_u_logic_Owhvx439_29280,
      ADR5 => u_CORTEXM0DS_u_logic_Sgj2z4_25821,
      ADR3 => u_CORTEXM0DS_u_logic_Fij2z4_25819,
      ADR1 => u_CORTEXM0DS_u_logic_Tki2z4_25989,
      O => u_CORTEXM0DS_u_logic_Owhvx4
    );
  u_CORTEXM0DS_u_logic_Mrsvx45 : X_LUT6
    generic map(
      LOC => "SLICE_X10Y102",
      INIT => X"00000000A000B300"
    )
    port map (
      ADR1 => u_CORTEXM0DS_u_logic_Zmewx4,
      ADR5 => u_CORTEXM0DS_u_logic_V6swx4_Pcyvx4_AND_6854_o,
      ADR4 => N1470,
      ADR0 => u_CORTEXM0DS_u_logic_Mrsvx43_26129,
      ADR2 => u_CORTEXM0DS_u_logic_Mrsvx44_28922,
      ADR3 => u_CORTEXM0DS_u_logic_Ol6wx4,
      O => u_CORTEXM0DS_u_logic_Mrsvx45_28817
    );
  u_CORTEXM0DS_u_logic_Ol6wx41 : X_LUT6
    generic map(
      LOC => "SLICE_X10Y102",
      INIT => X"33FF33FF33FF0105"
    )
    port map (
      ADR2 => u_CORTEXM0DS_u_logic_Ark2z4_25827,
      ADR1 => u_CORTEXM0DS_u_logic_Aok2z4_25881,
      ADR3 => u_CORTEXM0DS_u_logic_O5t2z4_25820,
      ADR4 => u_CORTEXM0DS_u_logic_Sznvx4,
      ADR5 => u_CORTEXM0DS_u_logic_S87wx4,
      ADR0 => u_CORTEXM0DS_u_logic_Fjewx4,
      O => u_CORTEXM0DS_u_logic_Ol6wx4
    );
  u_CORTEXM0DS_u_logic_Fjewx42 : X_LUT6
    generic map(
      LOC => "SLICE_X10Y102",
      INIT => X"0000000000010103"
    )
    port map (
      ADR1 => u_CORTEXM0DS_u_logic_K9z2z4_27965,
      ADR2 => u_CORTEXM0DS_u_logic_W7z2z4_27966,
      ADR5 => u_CORTEXM0DS_u_logic_K1z2z4_26807,
      ADR0 => u_CORTEXM0DS_u_logic_Auk2z4_26809,
      ADR3 => u_CORTEXM0DS_u_logic_C3z2z4_26806,
      ADR4 => u_CORTEXM0DS_u_logic_Cyq2z4_26532,
      O => u_CORTEXM0DS_u_logic_Fjewx42_29276
    );
  u_CORTEXM0DS_u_logic_Fjewx43 : X_LUT6
    generic map(
      LOC => "SLICE_X10Y102",
      INIT => X"0055000030753030"
    )
    port map (
      ADR3 => u_CORTEXM0DS_u_logic_I6z2z4_26490,
      ADR0 => u_CORTEXM0DS_u_logic_I2t2z4_26808,
      ADR1 => u_CORTEXM0DS_u_logic_Auk2z4_26809,
      ADR5 => u_CORTEXM0DS_u_logic_C3z2z4_26806,
      ADR2 => u_CORTEXM0DS_u_logic_Fjewx41_29031,
      ADR4 => u_CORTEXM0DS_u_logic_Fjewx42_29276,
      O => u_CORTEXM0DS_u_logic_Fjewx4
    );
  u_CORTEXM0DS_u_logic_Zs0xx4_Gt0xx4_AND_4709_o2 : X_LUT6
    generic map(
      LOC => "SLICE_X10Y106",
      INIT => X"0020F0F03030F0F0"
    )
    port map (
      ADR2 => u_CORTEXM0DS_u_logic_Fij2z4_25819,
      ADR1 => u_CORTEXM0DS_u_logic_Emi2z4_25932,
      ADR5 => u_CORTEXM0DS_u_logic_Sgj2z4_25821,
      ADR0 => u_CORTEXM0DS_u_logic_Aok2z4_25881,
      ADR3 => u_CORTEXM0DS_u_logic_Ffj2z4_25823,
      ADR4 => u_CORTEXM0DS_u_logic_Tki2z4_25989,
      O => u_CORTEXM0DS_u_logic_Zs0xx4_Gt0xx4_AND_4709_o2_29281
    );
  u_CORTEXM0DS_u_logic_Zs0xx4_Gt0xx4_AND_4709_o3 : X_LUT6
    generic map(
      LOC => "SLICE_X10Y106",
      INIT => X"F0F4F0FFF0F0F0F0"
    )
    port map (
      ADR3 => u_CORTEXM0DS_u_logic_Nsk2z4_25994,
      ADR5 => u_CORTEXM0DS_u_logic_Sgj2z4_25821,
      ADR1 => u_CORTEXM0DS_u_logic_Aok2z4_25881,
      ADR0 => u_CORTEXM0DS_u_logic_Ffj2z4_25823,
      ADR4 => u_CORTEXM0DS_u_logic_Tki2z4_25989,
      ADR2 => u_CORTEXM0DS_u_logic_Zs0xx4_Gt0xx4_AND_4709_o2_29281,
      O => u_CORTEXM0DS_u_logic_Zs0xx4_Gt0xx4_AND_4709_o3_28945
    );
  u_CORTEXM0DS_u_logic_Hwhvx414 : X_LUT6
    generic map(
      LOC => "SLICE_X10Y98",
      INIT => X"0050405000000000"
    )
    port map (
      ADR2 => u_CORTEXM0DS_u_logic_Fij2z4_25819,
      ADR5 => u_CORTEXM0DS_u_logic_Npk2z4_25818,
      ADR0 => u_CORTEXM0DS_u_logic_Tki2z4_25989,
      ADR3 => u_CORTEXM0DS_u_logic_Aok2z4_25881,
      ADR1 => u_CORTEXM0DS_u_logic_Sgj2z4_25821,
      ADR4 => u_CORTEXM0DS_u_logic_Ffj2z4_25823,
      O => u_CORTEXM0DS_u_logic_Hwhvx414_28752
    );
  u_CORTEXM0DS_u_logic_Vwhvx410 : X_LUT6
    generic map(
      LOC => "SLICE_X10Y98",
      INIT => X"CCCCCCCC00050000"
    )
    port map (
      ADR5 => u_CORTEXM0DS_u_logic_Npk2z4_25818,
      ADR1 => u_CORTEXM0DS_u_logic_Jky2z4_25962,
      ADR0 => u_CORTEXM0DS_u_logic_Ffj2z4_25823,
      ADR3 => u_CORTEXM0DS_u_logic_O5t2z4_25820,
      ADR4 => u_CORTEXM0DS_u_logic_Aok2z4_25881,
      ADR2 => u_CORTEXM0DS_u_logic_L8t2z4_25825,
      O => u_CORTEXM0DS_u_logic_Vwhvx410_28895
    );
  u_CORTEXM0DS_u_logic_Ejpvx4_u_CORTEXM0DS_u_logic_Ejpvx4_CMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => N1845_pack_4,
      O => N1845
    );
  u_CORTEXM0DS_u_logic_Ejpvx4_u_CORTEXM0DS_u_logic_Ejpvx4_BMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => u_CORTEXM0DS_u_logic_V2xvx4_pack_2,
      O => u_CORTEXM0DS_u_logic_V2xvx4
    );
  u_CORTEXM0DS_u_logic_Ejpvx41 : X_LUT6
    generic map(
      LOC => "SLICE_X10Y101",
      INIT => X"A0A0A0A0A0A0A0A0"
    )
    port map (
      ADR3 => '1',
      ADR1 => '1',
      ADR4 => '1',
      ADR0 => u_CORTEXM0DS_u_logic_Bsy2z4_26463,
      ADR2 => u_CORTEXM0DS_u_logic_Hyy2z4_25993,
      ADR5 => '1',
      O => u_CORTEXM0DS_u_logic_Ejpvx4
    );
  u_CORTEXM0DS_u_logic_Mvhvx415_SW0 : X_LUT5
    generic map(
      LOC => "SLICE_X10Y101",
      INIT => X"FFAAFFAA"
    )
    port map (
      ADR2 => '1',
      ADR1 => '1',
      ADR3 => u_CORTEXM0DS_u_logic_Qem2z4_25991,
      ADR0 => u_CORTEXM0DS_u_logic_Bsy2z4_26463,
      ADR4 => '1',
      O => N1845_pack_4
    );
  u_CORTEXM0DS_u_logic_Bisvx4_Izwvx4_OR_827_o1 : X_LUT6
    generic map(
      LOC => "SLICE_X10Y101",
      INIT => X"7777777777777777"
    )
    port map (
      ADR4 => '1',
      ADR3 => '1',
      ADR2 => '1',
      ADR1 => u_CORTEXM0DS_u_logic_Hyy2z4_25993,
      ADR0 => u_CORTEXM0DS_u_logic_Tki2z4_25989,
      ADR5 => '1',
      O => u_CORTEXM0DS_u_logic_Bisvx4_Izwvx4_OR_827_o
    );
  u_CORTEXM0DS_u_logic_V2xvx41 : X_LUT5
    generic map(
      LOC => "SLICE_X10Y101",
      INIT => X"5F5F5F5F"
    )
    port map (
      ADR4 => '1',
      ADR1 => '1',
      ADR2 => u_CORTEXM0DS_u_logic_Qdj2z4_26041,
      ADR3 => '1',
      ADR0 => u_CORTEXM0DS_u_logic_Tki2z4_25989,
      O => u_CORTEXM0DS_u_logic_V2xvx4_pack_2
    );
  u_CORTEXM0DS_u_logic_Mvhvx415 : X_LUT6
    generic map(
      LOC => "SLICE_X10Y101",
      INIT => X"111111FF5F5F5F5F"
    )
    port map (
      ADR5 => u_CORTEXM0DS_u_logic_H9i2z4_25992,
      ADR2 => u_CORTEXM0DS_u_logic_V2xvx4,
      ADR0 => u_CORTEXM0DS_u_logic_Lcpvx4_Izwvx4_OR_905_o,
      ADR1 => N1845,
      ADR4 => u_CORTEXM0DS_u_logic_H0kwx4,
      ADR3 => u_CORTEXM0DS_u_logic_Bisvx4_Izwvx4_OR_827_o,
      O => u_CORTEXM0DS_u_logic_Mvhvx415_27853
    );
  u_CORTEXM0DS_u_logic_L0mwx4_S0mwx4_AND_3073_o2_u_CORTEXM0DS_u_logic_L0mwx4_S0mwx4_AND_3073_o2_BMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => u_CORTEXM0DS_u_logic_Qxhvx410_6182,
      O => u_CORTEXM0DS_u_logic_Qxhvx410_0
    );
  u_CORTEXM0DS_u_logic_L0mwx4_S0mwx4_AND_3073_o2 : X_LUT6
    generic map(
      LOC => "SLICE_X10Y100",
      INIT => X"FAFA0000FAF80000"
    )
    port map (
      ADR4 => u_CORTEXM0DS_u_logic_Jrnvx4,
      ADR0 => u_CORTEXM0DS_u_logic_Wqjwx4,
      ADR1 => u_CORTEXM0DS_u_logic_Mvgwx4,
      ADR5 => u_CORTEXM0DS_u_logic_Oedwx4,
      ADR3 => u_CORTEXM0DS_u_logic_Aok2z4_25881,
      ADR2 => u_CORTEXM0DS_u_logic_L0mwx4_S0mwx4_AND_3073_o1_29274,
      O => u_CORTEXM0DS_u_logic_L0mwx4_S0mwx4_AND_3073_o2_28121
    );
  u_CORTEXM0DS_u_logic_L0mwx4_S0mwx4_AND_3073_o1 : X_LUT6
    generic map(
      LOC => "SLICE_X10Y100",
      INIT => X"AFFFAFFFAFAFAEEE"
    )
    port map (
      ADR3 => u_CORTEXM0DS_u_logic_O5t2z4_25820,
      ADR2 => u_CORTEXM0DS_u_logic_Ffj2z4_25823,
      ADR1 => u_CORTEXM0DS_u_logic_Oedwx4,
      ADR4 => u_CORTEXM0DS_u_logic_Aok2z4_25881,
      ADR5 => u_CORTEXM0DS_u_logic_Mvgwx4,
      ADR0 => u_CORTEXM0DS_u_logic_Nsk2z4_25994,
      O => u_CORTEXM0DS_u_logic_L0mwx4_S0mwx4_AND_3073_o1_29274
    );
  u_CORTEXM0DS_u_logic_Wqjwx41 : X_LUT6
    generic map(
      LOC => "SLICE_X10Y100",
      INIT => X"F5FFF5FFF5FFF5FF"
    )
    port map (
      ADR4 => '1',
      ADR1 => '1',
      ADR2 => u_CORTEXM0DS_u_logic_Fij2z4_25819,
      ADR0 => u_CORTEXM0DS_u_logic_Emi2z4_25932,
      ADR3 => u_CORTEXM0DS_u_logic_Sgj2z4_25821,
      ADR5 => '1',
      O => u_CORTEXM0DS_u_logic_Wqjwx4
    );
  u_CORTEXM0DS_u_logic_Qxhvx410 : X_LUT5
    generic map(
      LOC => "SLICE_X10Y100",
      INIT => X"00000080"
    )
    port map (
      ADR1 => u_CORTEXM0DS_u_logic_Ffj2z4_25823,
      ADR4 => u_CORTEXM0DS_u_logic_Tki2z4_25989,
      ADR2 => u_CORTEXM0DS_u_logic_Fij2z4_25819,
      ADR0 => u_CORTEXM0DS_u_logic_Emi2z4_25932,
      ADR3 => u_CORTEXM0DS_u_logic_Sgj2z4_25821,
      O => u_CORTEXM0DS_u_logic_Qxhvx410_6182
    );
  u_CORTEXM0DS_u_logic_L0mwx4_S0mwx4_AND_3073_o3 : X_LUT6
    generic map(
      LOC => "SLICE_X10Y100",
      INIT => X"FFFFF5F1FFFFFFFF"
    )
    port map (
      ADR0 => u_CORTEXM0DS_u_logic_O5t2z4_25820,
      ADR1 => u_CORTEXM0DS_u_logic_Aok2z4_25881,
      ADR3 => u_CORTEXM0DS_u_logic_Mvgwx4,
      ADR5 => u_CORTEXM0DS_u_logic_Ffj2z4_25823,
      ADR4 => u_CORTEXM0DS_u_logic_Wqjwx4,
      ADR2 => u_CORTEXM0DS_u_logic_Nsk2z4_25994,
      O => u_CORTEXM0DS_u_logic_L0mwx4_S0mwx4_AND_3073_o3_28059
    );
  u_CORTEXM0DS_u_logic_D9c2z4_K9c2z4_AND_6705_o23 : X_LUT6
    generic map(
      LOC => "SLICE_X10Y96",
      INIT => X"000000FFCFCF00FF"
    )
    port map (
      ADR0 => '1',
      ADR4 => u_CORTEXM0DS_u_logic_O5t2z4_1_27550,
      ADR3 => u_CORTEXM0DS_u_logic_S4w2z4_26274,
      ADR1 => u_CORTEXM0DS_u_logic_H9i2z4_25992,
      ADR2 => u_CORTEXM0DS_u_logic_Fij2z4_25819,
      ADR5 => u_CORTEXM0DS_u_logic_Ffj2z4_25823,
      O => u_CORTEXM0DS_u_logic_D9c2z4_K9c2z4_AND_6705_o24_28785
    );
  u_CORTEXM0DS_u_logic_D9c2z4_K9c2z4_AND_6705_o24121 : X_LUT6
    generic map(
      LOC => "SLICE_X10Y96",
      INIT => X"0505000005050000"
    )
    port map (
      ADR5 => '1',
      ADR1 => '1',
      ADR3 => '1',
      ADR4 => u_CORTEXM0DS_u_logic_U2x2z4_26050,
      ADR0 => u_CORTEXM0DS_u_logic_Hyy2z4_25993,
      ADR2 => u_CORTEXM0DS_u_logic_H9i2z4_25992,
      O => u_CORTEXM0DS_u_logic_D9c2z4_K9c2z4_AND_6705_o2412
    );
  u_CORTEXM0DS_u_logic_M4nvx4_SW0 : X_LUT6
    generic map(
      LOC => "SLICE_X10Y96",
      INIT => X"FAF0FCFCAA00CCCC"
    )
    port map (
      ADR4 => u_CORTEXM0DS_u_logic_Scpvx4_26077,
      ADR3 => u_CORTEXM0DS_u_logic_Fey2z4_27603,
      ADR0 => u_CORTEXM0DS_u_logic_Jhy2z4_27008,
      ADR1 => u_CORTEXM0DS_u_logic_H9i2z4_25992,
      ADR2 => ahbmi_hrdata_6_IBUF_0,
      ADR5 => u_CORTEXM0DS_u_logic_Qbpvx4_0,
      O => N268
    );
  u_CORTEXM0DS_u_logic_H9i2z4 : X_FF
    generic map(
      LOC => "SLICE_X10Y96",
      INIT => '1'
    )
    port map (
      CE => VCC,
      CLK => NlwBufferSignal_u_CORTEXM0DS_u_logic_H9i2z4_CLK,
      I => u_CORTEXM0DS_u_logic_M4nvx4_6092,
      O => u_CORTEXM0DS_u_logic_H9i2z4_25992,
      SET => u_CORTEXM0DS_u_logic_hreset_n_inv,
      RST => GND
    );
  u_CORTEXM0DS_u_logic_M4nvx4 : X_LUT6
    generic map(
      LOC => "SLICE_X10Y96",
      INIT => X"FFFFFAF0FFFFAA00"
    )
    port map (
      ADR1 => '1',
      ADR3 => ahbmi_hrdata_22_IBUF_0,
      ADR2 => u_CORTEXM0DS_u_logic_Qzw2z4_27602,
      ADR0 => u_CORTEXM0DS_u_logic_Vapvx4,
      ADR5 => u_CORTEXM0DS_u_logic_Pfovx4,
      ADR4 => N268,
      O => u_CORTEXM0DS_u_logic_M4nvx4_6092
    );
  u_CORTEXM0DS_u_logic_Ppsvx49_u_CORTEXM0DS_u_logic_Ppsvx49_CMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => u_CORTEXM0DS_u_logic_Ky5wx4_pack_7,
      O => u_CORTEXM0DS_u_logic_Ky5wx4
    );
  u_CORTEXM0DS_u_logic_Ppsvx49 : X_LUT6
    generic map(
      LOC => "SLICE_X10Y99",
      INIT => X"F050F0F030103030"
    )
    port map (
      ADR5 => u_CORTEXM0DS_u_logic_T93wx4,
      ADR1 => u_CORTEXM0DS_u_logic_A4t2z4_25978,
      ADR2 => u_CORTEXM0DS_u_logic_Nsk2z4_25994,
      ADR3 => u_CORTEXM0DS_u_logic_Sgj2z4_25821,
      ADR4 => u_CORTEXM0DS_u_logic_Kzxvx4,
      ADR0 => u_CORTEXM0DS_u_logic_Npk2z4_25818,
      O => u_CORTEXM0DS_u_logic_Ppsvx49_26328
    );
  u_CORTEXM0DS_u_logic_Kzxvx41 : X_LUT6
    generic map(
      LOC => "SLICE_X10Y99",
      INIT => X"A0A0A0A0A0A0A0A0"
    )
    port map (
      ADR3 => '1',
      ADR1 => '1',
      ADR4 => '1',
      ADR0 => u_CORTEXM0DS_u_logic_O5t2z4_1_27550,
      ADR2 => u_CORTEXM0DS_u_logic_Ffj2z4_25823,
      ADR5 => '1',
      O => u_CORTEXM0DS_u_logic_Kzxvx4
    );
  u_CORTEXM0DS_u_logic_Ky5wx41 : X_LUT5
    generic map(
      LOC => "SLICE_X10Y99",
      INIT => X"00000300"
    )
    port map (
      ADR1 => u_CORTEXM0DS_u_logic_Npk2z4_25818,
      ADR3 => u_CORTEXM0DS_u_logic_O76wx4,
      ADR4 => u_CORTEXM0DS_u_logic_Nsk2z4_25994,
      ADR0 => '1',
      ADR2 => u_CORTEXM0DS_u_logic_Ffj2z4_25823,
      O => u_CORTEXM0DS_u_logic_Ky5wx4_pack_7
    );
  u_CORTEXM0DS_u_logic_Pt52z4_Wt52z4_AND_5847_o7 : X_LUT6
    generic map(
      LOC => "SLICE_X10Y99",
      INIT => X"0000000000001000"
    )
    port map (
      ADR1 => u_CORTEXM0DS_u_logic_Clewx4_R5dwx4_AND_5858_o,
      ADR2 => u_CORTEXM0DS_u_logic_Pt52z4_Wt52z4_AND_5847_o6_26376,
      ADR0 => u_CORTEXM0DS_u_logic_Hw52z4_Huqvx4_AND_5854_o,
      ADR3 => u_CORTEXM0DS_u_logic_Ol6wx4,
      ADR4 => u_CORTEXM0DS_u_logic_Yu52z4_Fv52z4_OR_1181_o_28032,
      ADR5 => u_CORTEXM0DS_u_logic_Ky5wx4,
      O => u_CORTEXM0DS_u_logic_Pt52z4_Wt52z4_AND_5847_o
    );
  u_CORTEXM0DS_u_logic_Fsyvx41 : X_LUT6
    generic map(
      LOC => "SLICE_X10Y99",
      INIT => X"0400000000000000"
    )
    port map (
      ADR4 => u_CORTEXM0DS_u_logic_Ark2z4_25827,
      ADR3 => u_CORTEXM0DS_u_logic_Sgj2z4_25821,
      ADR2 => u_CORTEXM0DS_u_logic_L8t2z4_25825,
      ADR1 => u_CORTEXM0DS_u_logic_Kzxvx4,
      ADR5 => u_CORTEXM0DS_u_logic_Nsk2z4_25994,
      ADR0 => u_CORTEXM0DS_u_logic_Npk2z4_25818,
      O => u_CORTEXM0DS_u_logic_Fsyvx4
    );
  u_CORTEXM0DS_u_logic_Fn33z4_u_CORTEXM0DS_u_logic_Fn33z4_CMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => u_CORTEXM0DS_u_logic_Ushvx41_pack_2,
      O => u_CORTEXM0DS_u_logic_Ushvx41_29282
    );
  u_CORTEXM0DS_u_logic_Us2wx4_Whgvx4_OR_1286_o1 : X_LUT6
    generic map(
      LOC => "SLICE_X10Y108",
      INIT => X"AAFFAAFFAAFFAAFF"
    )
    port map (
      ADR4 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => u_CORTEXM0DS_u_logic_Sgj2z4_25821,
      ADR0 => u_CORTEXM0DS_u_logic_Emi2z4_25932,
      ADR5 => '1',
      O => u_CORTEXM0DS_u_logic_Us2wx4_Whgvx4_OR_1286_o
    );
  u_CORTEXM0DS_u_logic_Ushvx41 : X_LUT5
    generic map(
      LOC => "SLICE_X10Y108",
      INIT => X"223FFFFF"
    )
    port map (
      ADR1 => u_CORTEXM0DS_u_logic_Nsk2z4_25994,
      ADR2 => u_CORTEXM0DS_u_logic_A4t2z4_25978,
      ADR4 => u_ahb_bridge_u_state_machine_HREADY_0,
      ADR3 => u_CORTEXM0DS_u_logic_Sgj2z4_25821,
      ADR0 => u_CORTEXM0DS_u_logic_Emi2z4_25932,
      O => u_CORTEXM0DS_u_logic_Ushvx41_pack_2
    );
  u_CORTEXM0DS_u_logic_Aj0xx4_Hj0xx4_AND_4678_o11 : X_LUT6
    generic map(
      LOC => "SLICE_X10Y108",
      INIT => X"0505050537050505"
    )
    port map (
      ADR0 => u_CORTEXM0DS_u_logic_Ll0xx4_Sl0xx4_AND_4686_o,
      ADR2 => u_CORTEXM0DS_u_logic_Zhyvx4,
      ADR4 => u_CORTEXM0DS_u_logic_Aok2z4_25881,
      ADR1 => u_CORTEXM0DS_u_logic_L8t2z4_25825,
      ADR3 => u_CORTEXM0DS_u_logic_H3d3z4_25834,
      ADR5 => u_CORTEXM0DS_u_logic_Us2wx4_Whgvx4_OR_1286_o,
      O => u_CORTEXM0DS_u_logic_Aj0xx4_Hj0xx4_AND_4678_o1
    );
  u_CORTEXM0DS_u_logic_Fn33z4 : X_FF
    generic map(
      LOC => "SLICE_X10Y108",
      INIT => '1'
    )
    port map (
      CE => u_CORTEXM0DS_u_logic_Ydyvx4_0,
      CLK => NlwBufferSignal_u_CORTEXM0DS_u_logic_Fn33z4_CLK,
      I => NlwBufferSignal_u_CORTEXM0DS_u_logic_Fn33z4_IN,
      O => u_CORTEXM0DS_u_logic_Fn33z4_27014,
      SET => u_CORTEXM0DS_u_logic_hreset_n_inv,
      RST => GND
    );
  u_CORTEXM0DS_u_logic_Ushvx42 : X_LUT6
    generic map(
      LOC => "SLICE_X10Y108",
      INIT => X"AAAE0000AFAF0000"
    )
    port map (
      ADR4 => u_CORTEXM0DS_u_logic_O5t2z4_25820,
      ADR2 => u_CORTEXM0DS_u_logic_Fij2z4_25819,
      ADR5 => u_CORTEXM0DS_u_logic_Emi2z4_25932,
      ADR3 => u_CORTEXM0DS_u_logic_Ffj2z4_25823,
      ADR1 => u_CORTEXM0DS_u_logic_Ark2z4_25827,
      ADR0 => u_CORTEXM0DS_u_logic_Ushvx41_29282,
      O => u_CORTEXM0DS_u_logic_Ushvx42_26629
    );
  u_CORTEXM0DS_u_logic_Xxhvx411 : X_LUT6
    generic map(
      LOC => "SLICE_X10Y97",
      INIT => X"0202000002020200"
    )
    port map (
      ADR2 => u_CORTEXM0DS_u_logic_Tki2z4_25989,
      ADR0 => u_CORTEXM0DS_u_logic_Aok2z4_25881,
      ADR1 => u_CORTEXM0DS_u_logic_L8t2z4_25825,
      ADR3 => u_CORTEXM0DS_u_logic_Sgj2z4_25821,
      ADR5 => u_CORTEXM0DS_u_logic_A4t2z4_25978,
      ADR4 => u_CORTEXM0DS_u_logic_Ark2z4_25827,
      O => u_CORTEXM0DS_u_logic_Xxhvx412_28926
    );
  u_CORTEXM0DS_u_logic_Qzw2z4 : X_FF
    generic map(
      LOC => "SLICE_X10Y95",
      INIT => '1'
    )
    port map (
      CE => VCC,
      CLK => NlwBufferSignal_u_CORTEXM0DS_u_logic_Qzw2z4_CLK,
      I => u_CORTEXM0DS_u_logic_Wmhvx4,
      O => u_CORTEXM0DS_u_logic_Qzw2z4_27602,
      SET => u_CORTEXM0DS_u_logic_hreset_n_inv,
      RST => GND
    );
  u_CORTEXM0DS_u_logic_Wmhvx41 : X_LUT6
    generic map(
      LOC => "SLICE_X10Y95",
      INIT => X"55D5FFFF00800000"
    )
    port map (
      ADR4 => u_CORTEXM0DS_u_logic_Vaw2z4_26074,
      ADR0 => u_ahb_bridge_u_state_machine_HREADY_0,
      ADR2 => ahbmi_hrdata_6_IBUF_0,
      ADR5 => u_CORTEXM0DS_u_logic_Qzw2z4_27602,
      ADR3 => u_CORTEXM0DS_u_logic_Rbi3z4_26075,
      ADR1 => u_CORTEXM0DS_u_logic_Z7i2z4_26076,
      O => u_CORTEXM0DS_u_logic_Wmhvx4
    );
  u_CORTEXM0DS_u_logic_Ft73z4_u_CORTEXM0DS_u_logic_Ft73z4_CMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => u_CORTEXM0DS_u_logic_U052z4_B152z4_AND_5742_o1_6597,
      O => u_CORTEXM0DS_u_logic_U052z4_B152z4_AND_5742_o1_0
    );
  u_CORTEXM0DS_u_logic_U052z4_B152z4_AND_5742_o13 : X_MUX2
    generic map(
      LOC => "SLICE_X10Y121"
    )
    port map (
      IA => N1991,
      IB => N1992,
      O => u_CORTEXM0DS_u_logic_U052z4_B152z4_AND_5742_o1_6597,
      SEL => u_CORTEXM0DS_u_logic_Svk2z4_25841
    );
  u_CORTEXM0DS_u_logic_U052z4_B152z4_AND_5742_o13_F : X_LUT6
    generic map(
      LOC => "SLICE_X10Y121",
      INIT => X"13FF1FFFD3FFDFFF"
    )
    port map (
      ADR2 => u_CORTEXM0DS_u_logic_Yaz2z4_25842,
      ADR4 => u_CORTEXM0DS_u_logic_Tjf3z4_27534,
      ADR1 => u_CORTEXM0DS_u_logic_T1d3z4_25833,
      ADR0 => u_CORTEXM0DS_u_logic_Bqf3z4_27293,
      ADR5 => u_CORTEXM0DS_u_logic_Ftf3z4_27405,
      ADR3 => u_CORTEXM0DS_u_logic_H3d3z4_25834,
      O => N1991
    );
  u_CORTEXM0DS_u_logic_U052z4_B152z4_AND_5742_o13_G : X_LUT6
    generic map(
      LOC => "SLICE_X10Y121",
      INIT => X"3F7FBFFF3F7FBFFF"
    )
    port map (
      ADR5 => '1',
      ADR2 => u_CORTEXM0DS_u_logic_T1d3z4_25833,
      ADR0 => u_CORTEXM0DS_u_logic_Yaz2z4_25842,
      ADR3 => u_CORTEXM0DS_u_logic_Ilf3z4_26889,
      ADR4 => u_CORTEXM0DS_u_logic_B6j2z4_26896,
      ADR1 => u_CORTEXM0DS_u_logic_H3d3z4_25834,
      O => N1992
    );
  u_CORTEXM0DS_u_logic_Za82z4_Gb82z4_AND_6197_o2 : X_LUT6
    generic map(
      LOC => "SLICE_X10Y121",
      INIT => X"0B000B0BBB00BBBB"
    )
    port map (
      ADR5 => u_CORTEXM0DS_u_logic_Uuf3z4_26881,
      ADR1 => u_CORTEXM0DS_u_logic_Qrf3z4_26882,
      ADR3 => u_CORTEXM0DS_u_logic_Sjj2z4_26064,
      ADR4 => N1480,
      ADR0 => u_CORTEXM0DS_u_logic_Lrc2z4_Tja2z4_OR_1315_o,
      ADR2 => u_CORTEXM0DS_u_logic_Ue9wx4,
      O => u_CORTEXM0DS_u_logic_Za82z4_Gb82z4_AND_6197_o2_26880
    );
  u_CORTEXM0DS_u_logic_Ft73z4 : X_FF
    generic map(
      LOC => "SLICE_X10Y121",
      INIT => '1'
    )
    port map (
      CE => u_CORTEXM0DS_u_logic_Wcyvx4,
      CLK => NlwBufferSignal_u_CORTEXM0DS_u_logic_Ft73z4_CLK,
      I => NlwBufferSignal_u_CORTEXM0DS_u_logic_Ft73z4_IN,
      O => u_CORTEXM0DS_u_logic_Ft73z4_27102,
      SET => u_CORTEXM0DS_u_logic_hreset_n_inv,
      RST => GND
    );
  u_CORTEXM0DS_u_logic_Saqwx45_SW0 : X_LUT6
    generic map(
      LOC => "SLICE_X10Y121",
      INIT => X"535300F053530FFF"
    )
    port map (
      ADR5 => u_CORTEXM0DS_u_logic_Uu83z4_27469,
      ADR0 => u_CORTEXM0DS_u_logic_Wj63z4_27403,
      ADR3 => u_CORTEXM0DS_u_logic_Rro2z4_27579,
      ADR1 => u_CORTEXM0DS_u_logic_Ft73z4_27102,
      ADR2 => u_CORTEXM0DS_u_logic_Sjj2z4_26064,
      ADR4 => u_CORTEXM0DS_u_logic_Fgm2z4_26065,
      O => N1632
    );
  u_CORTEXM0DS_u_logic_Cmn2z4_u_CORTEXM0DS_u_logic_Cmn2z4_BMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => u_CORTEXM0DS_u_logic_Xzavx42_6449,
      O => u_CORTEXM0DS_u_logic_Xzavx42_0
    );
  u_CORTEXM0DS_u_logic_Pn0xx4_Wn0xx4_AND_4693_o5 : X_LUT6
    generic map(
      LOC => "SLICE_X10Y112",
      INIT => X"CC000000CCC8C8C8"
    )
    port map (
      ADR1 => u_CORTEXM0DS_u_logic_Jucwx4,
      ADR5 => u_CORTEXM0DS_u_logic_Nsk2z4_25994,
      ADR0 => u_CORTEXM0DS_u_logic_Pn0xx4_Wn0xx4_AND_4693_o2_0,
      ADR2 => u_CORTEXM0DS_u_logic_Pn0xx4_Wn0xx4_AND_4693_o1_29287,
      ADR3 => u_CORTEXM0DS_u_logic_Pn0xx4_Wn0xx4_AND_4693_o4_0,
      ADR4 => u_CORTEXM0DS_u_logic_Pn0xx4_Wn0xx4_AND_4693_o3_29288,
      O => u_CORTEXM0DS_u_logic_Pn0xx4_Wn0xx4_AND_4693_o
    );
  u_CORTEXM0DS_u_logic_Pn0xx4_Wn0xx4_AND_4693_o3 : X_LUT6
    generic map(
      LOC => "SLICE_X10Y112",
      INIT => X"CFDDCFDDCCCCFFDD"
    )
    port map (
      ADR5 => u_CORTEXM0DS_u_logic_Aok2z4_25881,
      ADR3 => u_CORTEXM0DS_u_logic_Emi2z4_25932,
      ADR0 => u_CORTEXM0DS_u_logic_Fij2z4_25819,
      ADR2 => u_CORTEXM0DS_u_logic_Npk2z4_25818,
      ADR4 => u_CORTEXM0DS_u_logic_Ffj2z4_25823,
      ADR1 => u_CORTEXM0DS_u_logic_Sgj2z4_25821,
      O => u_CORTEXM0DS_u_logic_Pn0xx4_Wn0xx4_AND_4693_o3_29288
    );
  u_CORTEXM0DS_u_logic_Xwawx41121 : X_LUT6
    generic map(
      LOC => "SLICE_X10Y112",
      INIT => X"F3F3F3F3F3F3F3F3"
    )
    port map (
      ADR0 => '1',
      ADR3 => '1',
      ADR4 => '1',
      ADR1 => u_CORTEXM0DS_u_logic_Fij2z4_25819,
      ADR2 => u_CORTEXM0DS_u_logic_Ffj2z4_25823,
      ADR5 => '1',
      O => u_CORTEXM0DS_u_logic_Xwawx4112
    );
  u_CORTEXM0DS_u_logic_Xzavx42 : X_LUT5
    generic map(
      LOC => "SLICE_X10Y112",
      INIT => X"00800000"
    )
    port map (
      ADR4 => u_CORTEXM0DS_u_logic_Tki2z4_25989,
      ADR0 => u_CORTEXM0DS_u_logic_Zei2z4_26515,
      ADR3 => u_CORTEXM0DS_u_logic_Emi2z4_25932,
      ADR1 => u_CORTEXM0DS_u_logic_Fij2z4_25819,
      ADR2 => u_CORTEXM0DS_u_logic_Ffj2z4_25823,
      O => u_CORTEXM0DS_u_logic_Xzavx42_6449
    );
  u_CORTEXM0DS_u_logic_Cmn2z4 : X_FF
    generic map(
      LOC => "SLICE_X10Y112",
      INIT => '1'
    )
    port map (
      CE => u_CORTEXM0DS_u_logic_G02wx4_inv,
      CLK => NlwBufferSignal_u_CORTEXM0DS_u_logic_Cmn2z4_CLK,
      I => NlwBufferSignal_u_CORTEXM0DS_u_logic_Cmn2z4_IN,
      O => u_CORTEXM0DS_u_logic_Cmn2z4_27307,
      SET => u_CORTEXM0DS_u_logic_hreset_n_inv,
      RST => GND
    );
  u_CORTEXM0DS_u_logic_Pn0xx4_Wn0xx4_AND_4693_o1 : X_LUT6
    generic map(
      LOC => "SLICE_X10Y112",
      INIT => X"FF0033005F001300"
    )
    port map (
      ADR4 => u_CORTEXM0DS_u_logic_Xwawx4112,
      ADR1 => u_CORTEXM0DS_u_logic_Npk2z4_25818,
      ADR3 => u_CORTEXM0DS_u_logic_Sgj2z4_25821,
      ADR5 => u_CORTEXM0DS_u_logic_O5t2z4_25820,
      ADR0 => u_CORTEXM0DS_u_logic_Emi2z4_25932,
      ADR2 => u_CORTEXM0DS_u_logic_Aok2z4_25881,
      O => u_CORTEXM0DS_u_logic_Pn0xx4_Wn0xx4_AND_4693_o1_29287
    );
  u_CORTEXM0DS_u_logic_Eif3z4_u_CORTEXM0DS_u_logic_Eif3z4_AMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => u_CORTEXM0DS_u_logic_Yj43z4_6617,
      O => u_CORTEXM0DS_u_logic_Yj43z4_0
    );
  u_CORTEXM0DS_u_logic_Eif3z4 : X_FF
    generic map(
      LOC => "SLICE_X10Y122",
      INIT => '1'
    )
    port map (
      CE => u_CORTEXM0DS_u_logic_Rdyvx4_0,
      CLK => NlwBufferSignal_u_CORTEXM0DS_u_logic_Eif3z4_CLK,
      I => NlwBufferSignal_u_CORTEXM0DS_u_logic_Eif3z4_IN,
      O => u_CORTEXM0DS_u_logic_Eif3z4_27278,
      SET => u_CORTEXM0DS_u_logic_hreset_n_inv,
      RST => GND
    );
  u_CORTEXM0DS_u_logic_Xl0wx4_rt : X_LUT5
    generic map(
      LOC => "SLICE_X10Y122",
      INIT => X"FF00FF00"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR4 => '1',
      ADR3 => u_CORTEXM0DS_u_logic_Xl0wx4_26466,
      O => u_CORTEXM0DS_u_logic_Xl0wx4_rt_6616
    );
  u_CORTEXM0DS_u_logic_Yj43z4 : X_FF
    generic map(
      LOC => "SLICE_X10Y122",
      INIT => '1'
    )
    port map (
      CE => u_CORTEXM0DS_u_logic_Rdyvx4_0,
      CLK => NlwBufferSignal_u_CORTEXM0DS_u_logic_Yj43z4_CLK,
      I => u_CORTEXM0DS_u_logic_Xl0wx4_rt_6616,
      O => u_CORTEXM0DS_u_logic_Yj43z4_6617,
      SET => u_CORTEXM0DS_u_logic_hreset_n_inv,
      RST => GND
    );
  u_CORTEXM0DS_u_logic_Mvm2z4_u_CORTEXM0DS_u_logic_Mvm2z4_CMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => N1454_pack_5,
      O => N1454
    );
  u_CORTEXM0DS_u_logic_Uvzvx42 : X_LUT6
    generic map(
      LOC => "SLICE_X10Y109",
      INIT => X"0F0F00FF0F0F00FF"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR3 => u_CORTEXM0DS_u_logic_Ytm2z4_27648,
      ADR2 => u_CORTEXM0DS_u_logic_Mvm2z4_27549,
      ADR4 => u_CORTEXM0DS_u_logic_M1j2z4_26013,
      ADR5 => '1',
      O => u_CORTEXM0DS_u_logic_Uvzvx42_29284
    );
  u_CORTEXM0DS_u_logic_U052z4_B152z4_AND_5742_o1_SW0 : X_LUT5
    generic map(
      LOC => "SLICE_X10Y109",
      INIT => X"2222EEEE"
    )
    port map (
      ADR0 => u_CORTEXM0DS_u_logic_Mof3z4_27475,
      ADR1 => u_CORTEXM0DS_u_logic_T1d3z4_25833,
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => u_CORTEXM0DS_u_logic_M1j2z4_26013,
      O => N1454_pack_5
    );
  u_CORTEXM0DS_u_logic_Uvzvx43 : X_LUT6
    generic map(
      LOC => "SLICE_X10Y109",
      INIT => X"F5050303F505F3F3"
    )
    port map (
      ADR1 => u_CORTEXM0DS_u_logic_Zj53z4_27452,
      ADR0 => u_CORTEXM0DS_u_logic_Rtz2z4_27615,
      ADR5 => u_CORTEXM0DS_u_logic_Qa43z4_27132,
      ADR2 => u_CORTEXM0DS_u_logic_Svk2z4_25841,
      ADR4 => u_CORTEXM0DS_u_logic_Yaz2z4_25842,
      ADR3 => u_CORTEXM0DS_u_logic_Uvzvx42_29284,
      O => u_CORTEXM0DS_u_logic_Uvzvx43_26437
    );
  u_CORTEXM0DS_u_logic_Mvm2z4 : X_FF
    generic map(
      LOC => "SLICE_X10Y109",
      INIT => '1'
    )
    port map (
      CE => u_CORTEXM0DS_u_logic_G02wx4_inv,
      CLK => NlwBufferSignal_u_CORTEXM0DS_u_logic_Mvm2z4_CLK,
      I => NlwBufferSignal_u_CORTEXM0DS_u_logic_Mvm2z4_IN,
      O => u_CORTEXM0DS_u_logic_Mvm2z4_27549,
      SET => u_CORTEXM0DS_u_logic_hreset_n_inv,
      RST => GND
    );
  u_CORTEXM0DS_u_logic_U052z4_B152z4_AND_5742_o1 : X_LUT6
    generic map(
      LOC => "SLICE_X10Y109",
      INIT => X"0F0F030B0F0F050D"
    )
    port map (
      ADR2 => u_CORTEXM0DS_u_logic_Aff3z4_27091,
      ADR4 => u_CORTEXM0DS_u_logic_H3d3z4_25834,
      ADR1 => u_CORTEXM0DS_u_logic_Yaz2z4_25842,
      ADR5 => u_CORTEXM0DS_u_logic_T1d3z4_25833,
      ADR0 => u_CORTEXM0DS_u_logic_Svk2z4_25841,
      ADR3 => N1454,
      O => u_CORTEXM0DS_u_logic_U052z4_B152z4_AND_5742_o2_27781
    );
  u_CORTEXM0DS_u_logic_Wd23z4_u_CORTEXM0DS_u_logic_Wd23z4_CMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => u_CORTEXM0DS_u_logic_Jhbwx4_Qhbwx4_AND_2093_o1_pack_6,
      O => u_CORTEXM0DS_u_logic_Jhbwx4_Qhbwx4_AND_2093_o1_29285
    );
  u_CORTEXM0DS_u_logic_Jhbwx4_Qhbwx4_AND_2093_o1 : X_MUX2
    generic map(
      LOC => "SLICE_X10Y111"
    )
    port map (
      IA => N2009,
      IB => N2010,
      O => u_CORTEXM0DS_u_logic_Jhbwx4_Qhbwx4_AND_2093_o1_pack_6,
      SEL => u_CORTEXM0DS_u_logic_Fgm2z4_26065
    );
  u_CORTEXM0DS_u_logic_Jhbwx4_Qhbwx4_AND_2093_o1_F : X_LUT6
    generic map(
      LOC => "SLICE_X10Y111",
      INIT => X"3FFFFFFFFFFFFFFF"
    )
    port map (
      ADR0 => '1',
      ADR4 => u_CORTEXM0DS_u_logic_Cmn2z4_27307,
      ADR5 => u_CORTEXM0DS_u_logic_Rni2z4_26237,
      ADR1 => u_CORTEXM0DS_u_logic_Wzy2z4_26238,
      ADR3 => u_CORTEXM0DS_u_logic_M1j2z4_26013,
      ADR2 => u_CORTEXM0DS_u_logic_Sjj2z4_26064,
      O => N2009
    );
  u_CORTEXM0DS_u_logic_Jhbwx4_Qhbwx4_AND_2093_o1_G : X_LUT6
    generic map(
      LOC => "SLICE_X10Y111",
      INIT => X"CFCFFFFFFFFFFFFF"
    )
    port map (
      ADR0 => '1',
      ADR3 => '1',
      ADR1 => u_CORTEXM0DS_u_logic_Wzy2z4_26238,
      ADR4 => u_CORTEXM0DS_u_logic_Rni2z4_26237,
      ADR2 => u_CORTEXM0DS_u_logic_Wd23z4_26798,
      ADR5 => u_CORTEXM0DS_u_logic_Sjj2z4_26064,
      O => N2010
    );
  u_CORTEXM0DS_u_logic_Jhbwx4_Qhbwx4_AND_2093_o6_SW2_SW0 : X_LUT6
    generic map(
      LOC => "SLICE_X10Y111",
      INIT => X"88FF8888F8FFF8F8"
    )
    port map (
      ADR2 => u_CORTEXM0DS_u_logic_Fn33z4_27014,
      ADR4 => u_CORTEXM0DS_u_logic_Q713z4_26510,
      ADR0 => u_CORTEXM0DS_u_logic_Okn2z4_26803,
      ADR3 => u_CORTEXM0DS_u_logic_Erc2z4_Tja2z4_OR_1314_o,
      ADR5 => u_CORTEXM0DS_u_logic_Gsc2z4_Erc2z4_OR_1317_o,
      ADR1 => u_CORTEXM0DS_u_logic_Bf9wx4,
      O => N1351
    );
  u_CORTEXM0DS_u_logic_Wd23z4 : X_FF
    generic map(
      LOC => "SLICE_X10Y111",
      INIT => '1'
    )
    port map (
      CE => u_CORTEXM0DS_u_logic_Feyvx4_0,
      CLK => NlwBufferSignal_u_CORTEXM0DS_u_logic_Wd23z4_CLK,
      I => NlwBufferSignal_u_CORTEXM0DS_u_logic_Wd23z4_IN,
      O => u_CORTEXM0DS_u_logic_Wd23z4_26798,
      SET => u_CORTEXM0DS_u_logic_hreset_n_inv,
      RST => GND
    );
  u_CORTEXM0DS_u_logic_Jhbwx4_Qhbwx4_AND_2093_o6_SW2 : X_LUT6
    generic map(
      LOC => "SLICE_X10Y111",
      INIT => X"0000BB0000000000"
    )
    port map (
      ADR2 => '1',
      ADR1 => u_CORTEXM0DS_u_logic_X563z4_26721,
      ADR3 => u_CORTEXM0DS_u_logic_Jhbwx4_Qhbwx4_AND_2093_o2_28901,
      ADR0 => u_CORTEXM0DS_u_logic_Gsc2z4_Lrc2z4_OR_1319_o,
      ADR5 => u_CORTEXM0DS_u_logic_Jhbwx4_Qhbwx4_AND_2093_o1_29285,
      ADR4 => N1351,
      O => N941
    );
  u_CORTEXM0DS_u_logic_S2r2z4 : X_FF
    generic map(
      LOC => "SLICE_X10Y116",
      INIT => '1'
    )
    port map (
      CE => u_CORTEXM0DS_u_logic_Ofyvx4,
      CLK => NlwBufferSignal_u_CORTEXM0DS_u_logic_S2r2z4_CLK,
      I => NlwBufferSignal_u_CORTEXM0DS_u_logic_S2r2z4_IN,
      O => u_CORTEXM0DS_u_logic_S2r2z4_26171,
      SET => u_CORTEXM0DS_u_logic_hreset_n_inv,
      RST => GND
    );
  u_CORTEXM0DS_u_logic_Skm2z4_u_CORTEXM0DS_u_logic_Skm2z4_CMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => u_CORTEXM0DS_u_logic_Cawwx4_pack_6,
      O => u_CORTEXM0DS_u_logic_Cawwx4
    );
  u_CORTEXM0DS_u_logic_Cawwx44 : X_MUX2
    generic map(
      LOC => "SLICE_X10Y114"
    )
    port map (
      IA => N2019,
      IB => '1',
      O => u_CORTEXM0DS_u_logic_Cawwx4_pack_6,
      SEL => u_CORTEXM0DS_u_logic_Cawwx43_28162
    );
  u_CORTEXM0DS_u_logic_Skm2z4 : X_FF
    generic map(
      LOC => "SLICE_X10Y114",
      INIT => '1'
    )
    port map (
      CE => u_CORTEXM0DS_u_logic_Afyvx4,
      CLK => NlwBufferSignal_u_CORTEXM0DS_u_logic_Skm2z4_CLK,
      I => NlwBufferSignal_u_CORTEXM0DS_u_logic_Skm2z4_IN,
      O => u_CORTEXM0DS_u_logic_Skm2z4_27560,
      SET => u_CORTEXM0DS_u_logic_hreset_n_inv,
      RST => GND
    );
  u_CORTEXM0DS_u_logic_Cawwx44_F : X_LUT6
    generic map(
      LOC => "SLICE_X10Y114",
      INIT => X"CCCCCCCCCFCCDDCC"
    )
    port map (
      ADR5 => u_CORTEXM0DS_u_logic_Sjj2z4_26064,
      ADR3 => u_CORTEXM0DS_u_logic_Fgm2z4_26065,
      ADR4 => u_CORTEXM0DS_u_logic_Wzy2z4_26238,
      ADR2 => u_CORTEXM0DS_u_logic_Imt2z4_27456,
      ADR0 => u_CORTEXM0DS_u_logic_Rr73z4_27385,
      ADR1 => u_CORTEXM0DS_u_logic_Rni2z4_26237,
      O => N2019
    );
  ahbmo_hprot_1_OBUF_1_32_C6LUT : X_LUT6
    generic map(
      LOC => "SLICE_X10Y114",
      INIT => X"FFFFFFFFFFFFFFFF"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      ADR5 => '1',
      O => NLW_ahbmo_hprot_1_OBUF_1_32_C6LUT_O_UNCONNECTED
    );
  u_CORTEXM0DS_u_logic_Toc2z4_Apc2z4_AND_6759_o4 : X_LUT6
    generic map(
      LOC => "SLICE_X10Y114",
      INIT => X"FF5F0F5F0F5F0F5F"
    )
    port map (
      ADR1 => '1',
      ADR0 => u_CORTEXM0DS_u_logic_Iwp2z4_26814,
      ADR4 => u_CORTEXM0DS_u_logic_Toc2z4_Apc2z4_AND_6759_o3_0,
      ADR5 => u_CORTEXM0DS_u_logic_Cawwx4,
      ADR2 => u_CORTEXM0DS_u_logic_Duc2z4,
      ADR3 => u_CORTEXM0DS_u_logic_Kuc2z4,
      O => u_CORTEXM0DS_u_logic_Toc2z4_Apc2z4_AND_6759_o
    );
  u_CORTEXM0DS_u_logic_Gpbvx41 : X_LUT6
    generic map(
      LOC => "SLICE_X10Y114",
      INIT => X"000000007070F000"
    )
    port map (
      ADR3 => u_CORTEXM0DS_u_logic_Iwp2z4_26814,
      ADR0 => u_CORTEXM0DS_u_logic_Toc2z4_Apc2z4_AND_6759_o3_0,
      ADR2 => u_CORTEXM0DS_u_logic_Duc2z4,
      ADR1 => u_CORTEXM0DS_u_logic_Cawwx4,
      ADR4 => u_CORTEXM0DS_u_logic_Kuc2z4,
      ADR5 => u_CORTEXM0DS_u_logic_H67wx4_O67wx4_AND_1705_o,
      O => u_CORTEXM0DS_u_logic_Gpbvx4
    );
  u_CORTEXM0DS_u_logic_Xyh3z4 : X_FF
    generic map(
      LOC => "SLICE_X10Y123",
      INIT => '1'
    )
    port map (
      CE => u_CORTEXM0DS_u_logic_Pu1wx4_inv_0,
      CLK => NlwBufferSignal_u_CORTEXM0DS_u_logic_Xyh3z4_CLK,
      I => NlwBufferSignal_u_CORTEXM0DS_u_logic_Xyh3z4_IN,
      O => u_CORTEXM0DS_u_logic_Xyh3z4_27649,
      SET => u_CORTEXM0DS_u_logic_hreset_n_inv,
      RST => GND
    );
  u_CORTEXM0DS_u_logic_A9p2z4 : X_FF
    generic map(
      LOC => "SLICE_X10Y124",
      INIT => '1'
    )
    port map (
      CE => u_CORTEXM0DS_u_logic_Siqvx4,
      CLK => NlwBufferSignal_u_CORTEXM0DS_u_logic_A9p2z4_CLK,
      I => NlwBufferSignal_u_CORTEXM0DS_u_logic_A9p2z4_IN,
      O => u_CORTEXM0DS_u_logic_A9p2z4_26518,
      SET => u_CORTEXM0DS_u_logic_hreset_n_inv,
      RST => GND
    );
  u_CORTEXM0DS_u_logic_Mxor_Hnbwx4_B19wx4_XOR_49_o_xo_0_1 : X_LUT6
    generic map(
      LOC => "SLICE_X10Y113",
      INIT => X"F00FF00FF0A5F087"
    )
    port map (
      ADR0 => u_CORTEXM0DS_u_logic_Pdi2z4_26208,
      ADR1 => u_CORTEXM0DS_u_logic_W19wx45_26968,
      ADR4 => u_CORTEXM0DS_u_logic_W19wx43_26969,
      ADR5 => u_CORTEXM0DS_u_logic_Wa32z4_Db32z4_AND_5502_o,
      ADR2 => u_CORTEXM0DS_u_logic_Wzawx43_26822,
      ADR3 => N1058,
      O => u_CORTEXM0DS_u_logic_Hnbwx4_B19wx4_XOR_49_o
    );
  u_CORTEXM0DS_u_logic_Fuawx4_SW4 : X_LUT6
    generic map(
      LOC => "SLICE_X10Y113",
      INIT => X"FAF0FAFABB33BBBB"
    )
    port map (
      ADR0 => u_CORTEXM0DS_u_logic_Pdi2z4_26208,
      ADR4 => u_CORTEXM0DS_u_logic_Jucwx4,
      ADR1 => u_CORTEXM0DS_u_logic_Muawx4,
      ADR2 => u_CORTEXM0DS_u_logic_X8zvx4,
      ADR3 => N166,
      ADR5 => u_CORTEXM0DS_u_logic_Hnbwx4_B19wx4_XOR_49_o,
      O => N1602
    );
  u_CORTEXM0DS_u_logic_W19wx41 : X_LUT6
    generic map(
      LOC => "SLICE_X10Y113",
      INIT => X"000000000033C000"
    )
    port map (
      ADR0 => '1',
      ADR5 => u_CORTEXM0DS_u_logic_Sgj2z4_25821,
      ADR4 => u_CORTEXM0DS_u_logic_Aok2z4_25881,
      ADR1 => u_CORTEXM0DS_u_logic_Npk2z4_25818,
      ADR3 => u_CORTEXM0DS_u_logic_Ffj2z4_25823,
      ADR2 => u_CORTEXM0DS_u_logic_Ark2z4_25827,
      O => u_CORTEXM0DS_u_logic_W19wx41_28924
    );
  u_CORTEXM0DS_u_logic_E1r2z4 : X_FF
    generic map(
      LOC => "SLICE_X10Y113",
      INIT => '1'
    )
    port map (
      CE => u_CORTEXM0DS_u_logic_Siqvx4,
      CLK => NlwBufferSignal_u_CORTEXM0DS_u_logic_E1r2z4_CLK,
      I => NlwBufferSignal_u_CORTEXM0DS_u_logic_E1r2z4_IN,
      O => u_CORTEXM0DS_u_logic_E1r2z4_26172,
      SET => u_CORTEXM0DS_u_logic_hreset_n_inv,
      RST => GND
    );
  u_CORTEXM0DS_u_logic_W19wx42 : X_LUT6
    generic map(
      LOC => "SLICE_X10Y113",
      INIT => X"F4FCF4F4F4FCF4F4"
    )
    port map (
      ADR5 => '1',
      ADR1 => u_CORTEXM0DS_u_logic_Nsk2z4_25994,
      ADR4 => u_CORTEXM0DS_u_logic_Ark2z4_25827,
      ADR3 => u_CORTEXM0DS_u_logic_O5t2z4_25820,
      ADR0 => u_CORTEXM0DS_u_logic_Emi2z4_25932,
      ADR2 => u_CORTEXM0DS_u_logic_W19wx41_28924,
      O => u_CORTEXM0DS_u_logic_W19wx43_26969
    );
  u_CORTEXM0DS_u_logic_W19wx45_SW1 : X_LUT6
    generic map(
      LOC => "SLICE_X10Y115",
      INIT => X"FFFF44FF3F3F0000"
    )
    port map (
      ADR5 => u_CORTEXM0DS_u_logic_Nsk2z4_25994,
      ADR3 => u_CORTEXM0DS_u_logic_Emi2z4_25932,
      ADR0 => u_CORTEXM0DS_u_logic_O5t2z4_25820,
      ADR1 => u_CORTEXM0DS_u_logic_Ark2z4_25827,
      ADR4 => u_CORTEXM0DS_u_logic_Fij2z4_25819,
      ADR2 => u_CORTEXM0DS_u_logic_Sgj2z4_25821,
      O => N1706
    );
  u_CORTEXM0DS_u_logic_W19wx45_SW0 : X_LUT6
    generic map(
      LOC => "SLICE_X10Y115",
      INIT => X"CCFF0CFF44550000"
    )
    port map (
      ADR5 => u_CORTEXM0DS_u_logic_Nsk2z4_25994,
      ADR1 => u_CORTEXM0DS_u_logic_Ark2z4_25827,
      ADR4 => u_CORTEXM0DS_u_logic_Fij2z4_25819,
      ADR2 => u_CORTEXM0DS_u_logic_O5t2z4_25820,
      ADR3 => u_CORTEXM0DS_u_logic_Emi2z4_25932,
      ADR0 => u_CORTEXM0DS_u_logic_Sgj2z4_25821,
      O => N1705
    );
  u_CORTEXM0DS_u_logic_Cpawx41 : X_LUT6
    generic map(
      LOC => "SLICE_X10Y115",
      INIT => X"55555555555A55AA"
    )
    port map (
      ADR1 => '1',
      ADR2 => u_CORTEXM0DS_u_logic_C3z2z4_26806,
      ADR3 => u_CORTEXM0DS_u_logic_Bx9vx4_H1cwx4_AND_2232_o,
      ADR4 => u_CORTEXM0DS_u_logic_Y29wx4,
      ADR0 => u_CORTEXM0DS_u_logic_Wzawx4,
      ADR5 => u_CORTEXM0DS_u_logic_W19wx4,
      O => u_CORTEXM0DS_u_logic_Cpawx4
    );
  u_CORTEXM0DS_u_logic_U5r2z4 : X_FF
    generic map(
      LOC => "SLICE_X10Y115",
      INIT => '1'
    )
    port map (
      CE => u_CORTEXM0DS_u_logic_Pu1wx4_inv_0,
      CLK => NlwBufferSignal_u_CORTEXM0DS_u_logic_U5r2z4_CLK,
      I => NlwBufferSignal_u_CORTEXM0DS_u_logic_U5r2z4_IN,
      O => u_CORTEXM0DS_u_logic_U5r2z4_27057,
      SET => u_CORTEXM0DS_u_logic_hreset_n_inv,
      RST => GND
    );
  u_CORTEXM0DS_u_logic_W19wx45 : X_LUT6
    generic map(
      LOC => "SLICE_X10Y115",
      INIT => X"FFFF0000E2E20000"
    )
    port map (
      ADR3 => '1',
      ADR4 => u_CORTEXM0DS_u_logic_Pdi2z4_26208,
      ADR2 => N1706,
      ADR0 => N1705,
      ADR1 => u_CORTEXM0DS_u_logic_W19wx44_28925,
      ADR5 => u_CORTEXM0DS_u_logic_W19wx41_28924,
      O => u_CORTEXM0DS_u_logic_W19wx4
    );
  u_CORTEXM0DS_u_logic_Za82z4_Gb82z4_AND_6197_o6 : X_LUT6
    generic map(
      LOC => "SLICE_X10Y120",
      INIT => X"A3000300A3FF03FF"
    )
    port map (
      ADR5 => u_CORTEXM0DS_u_logic_Zfh3z4_26895,
      ADR1 => u_CORTEXM0DS_u_logic_B6j2z4_26896,
      ADR0 => u_CORTEXM0DS_u_logic_Za82z4_Gb82z4_AND_6197_o2_26880,
      ADR4 => N739,
      ADR3 => u_CORTEXM0DS_u_logic_Duc2z4,
      ADR2 => u_CORTEXM0DS_u_logic_Kuc2z4,
      O => u_CORTEXM0DS_u_logic_Za82z4_Gb82z4_AND_6197_o
    );
  u_CORTEXM0DS_u_logic_Za82z4_Gb82z4_AND_6197_o6_SW0 : X_LUT6
    generic map(
      LOC => "SLICE_X10Y120",
      INIT => X"20002020A000A0A0"
    )
    port map (
      ADR4 => u_CORTEXM0DS_u_logic_Eif3z4_27278,
      ADR1 => u_CORTEXM0DS_u_logic_M4j2z4_26747,
      ADR2 => u_CORTEXM0DS_u_logic_Za82z4_Gb82z4_AND_6197_o3_26888,
      ADR3 => u_CORTEXM0DS_u_logic_Gsc2z4_Ptc2z4_OR_1318_o,
      ADR5 => u_CORTEXM0DS_u_logic_Bf9wx4,
      ADR0 => u_CORTEXM0DS_u_logic_Icxwx4,
      O => N739
    );
  u_CORTEXM0DS_u_logic_Icxwx45_SW3 : X_LUT6
    generic map(
      LOC => "SLICE_X10Y120",
      INIT => X"0F3300550F33FF55"
    )
    port map (
      ADR2 => u_CORTEXM0DS_u_logic_Fpi2z4_27375,
      ADR0 => u_CORTEXM0DS_u_logic_Orj2z4_27533,
      ADR5 => u_CORTEXM0DS_u_logic_Mof3z4_27475,
      ADR1 => u_CORTEXM0DS_u_logic_Aff3z4_27091,
      ADR3 => u_CORTEXM0DS_u_logic_Wzy2z4_26238,
      ADR4 => u_CORTEXM0DS_u_logic_Fgm2z4_26065,
      O => N1327
    );
  u_CORTEXM0DS_u_logic_Aff3z4 : X_FF
    generic map(
      LOC => "SLICE_X10Y120",
      INIT => '1'
    )
    port map (
      CE => u_CORTEXM0DS_u_logic_Ddyvx4_0,
      CLK => NlwBufferSignal_u_CORTEXM0DS_u_logic_Aff3z4_CLK,
      I => NlwBufferSignal_u_CORTEXM0DS_u_logic_Aff3z4_IN,
      O => u_CORTEXM0DS_u_logic_Aff3z4_27091,
      SET => u_CORTEXM0DS_u_logic_hreset_n_inv,
      RST => GND
    );
  u_CORTEXM0DS_u_logic_Icxwx45 : X_LUT6
    generic map(
      LOC => "SLICE_X10Y120",
      INIT => X"FFFFFFFFFFAA00AA"
    )
    port map (
      ADR2 => '1',
      ADR1 => '1',
      ADR5 => u_CORTEXM0DS_u_logic_Rni2z4_26237,
      ADR3 => u_CORTEXM0DS_u_logic_Sjj2z4_26064,
      ADR0 => N1326,
      ADR4 => N1327,
      O => u_CORTEXM0DS_u_logic_Icxwx4
    );
  u_CORTEXM0DS_u_logic_Txj2z4 : X_FF
    generic map(
      LOC => "SLICE_X10Y110",
      INIT => '1'
    )
    port map (
      CE => u_CORTEXM0DS_u_logic_Xppvx4_0,
      CLK => NlwBufferSignal_u_CORTEXM0DS_u_logic_Txj2z4_CLK,
      I => NlwBufferSignal_u_CORTEXM0DS_u_logic_Txj2z4_IN,
      O => u_CORTEXM0DS_u_logic_Txj2z4_27611,
      SET => u_CORTEXM0DS_u_logic_hreset_n_inv,
      RST => GND
    );
  u_CORTEXM0DS_u_logic_Vu93z4 : X_FF
    generic map(
      LOC => "SLICE_X10Y110",
      INIT => '1'
    )
    port map (
      CE => u_CORTEXM0DS_u_logic_Xppvx4_0,
      CLK => NlwBufferSignal_u_CORTEXM0DS_u_logic_Vu93z4_CLK,
      I => NlwBufferSignal_u_CORTEXM0DS_u_logic_Vu93z4_IN,
      O => u_CORTEXM0DS_u_logic_Vu93z4_27480,
      SET => u_CORTEXM0DS_u_logic_hreset_n_inv,
      RST => GND
    );
  INV_u_detectorbus_rst_ffCLK : X_INV
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => u_detectorbus_GND_44_o_PWR_22_o_OR_1448_o1_INV_u_detectorbus_rst_ffCLK
    );
  u_detectorbus_GND_44_o_PWR_22_o_OR_1448_o1_u_detectorbus_GND_44_o_PWR_22_o_OR_1448_o1_CMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => u_detectorbus_rst_ff_pack_2,
      O => u_detectorbus_rst_ff_28577
    );
  u_detectorbus_GND_44_o_PWR_22_o_OR_1448_o1 : X_LUT6
    generic map(
      LOC => "SLICE_X11Y91",
      INIT => X"0000000000000001"
    )
    port map (
      ADR2 => ahbmi_hrdata_28_IBUF_0,
      ADR1 => ahbmi_hrdata_30_IBUF_0,
      ADR4 => ahbmi_hrdata_7_IBUF_0,
      ADR0 => ahbmi_hrdata_5_IBUF_0,
      ADR5 => ahbmi_hrdata_1_IBUF_0,
      ADR3 => ahbmi_hrdata_15_IBUF_0,
      O => u_detectorbus_GND_44_o_PWR_22_o_OR_1448_o1_28977
    );
  u_detectorbus_GND_44_o_PWR_22_o_OR_1448_o12_SW0 : X_LUT6
    generic map(
      LOC => "SLICE_X11Y91",
      INIT => X"FAFAFFFFFAFAFFFF"
    )
    port map (
      ADR3 => '1',
      ADR1 => '1',
      ADR0 => ahbmi_hrdata_14_IBUF_0,
      ADR4 => ahbmi_hrdata_18_IBUF_0,
      ADR2 => ahbmi_hrdata_12_IBUF_0,
      ADR5 => '1',
      O => N332
    );
  u_detectorbus_rst_ff_glue_set : X_LUT5
    generic map(
      LOC => "SLICE_X11Y91",
      INIT => X"FFCCFFCC"
    )
    port map (
      ADR1 => u_detectorbus_rst_ff_28577,
      ADR3 => u_detectorbus_GND_44_o_PWR_22_o_OR_1448_o,
      ADR2 => '1',
      ADR0 => '1',
      ADR4 => '1',
      O => u_detectorbus_rst_ff_glue_set_6646
    );
  u_detectorbus_rst_ff : X_SFF
    generic map(
      LOC => "SLICE_X11Y91",
      INIT => '0'
    )
    port map (
      CE => VCC,
      CLK => NlwBufferSignal_u_detectorbus_rst_ff_CLK,
      I => u_detectorbus_rst_ff_glue_set_6646,
      O => u_detectorbus_rst_ff_pack_2,
      SRST => u_detectorbus_PWR_22_o_PWR_22_o_OR_1447_o,
      SET => GND,
      RST => GND,
      SSET => GND
    );
  u_detectorbus_GND_44_o_PWR_22_o_OR_1448_o7 : X_LUT6
    generic map(
      LOC => "SLICE_X11Y91",
      INIT => X"0000000001000000"
    )
    port map (
      ADR0 => ahbmi_hrdata_16_IBUF_0,
      ADR3 => u_detectorbus_GND_44_o_PWR_22_o_OR_1448_o7_28979,
      ADR1 => ahbmi_hrdata_11_IBUF_0,
      ADR4 => u_detectorbus_GND_44_o_PWR_22_o_OR_1448_o2_27742,
      ADR5 => ahbmi_hrdata_3_IBUF_0,
      ADR2 => ahbmi_hrdata_24_IBUF_0,
      O => u_detectorbus_GND_44_o_PWR_22_o_OR_1448_o
    );
  u_detectorbus_GND_44_o_PWR_22_o_OR_1448_o12 : X_LUT6
    generic map(
      LOC => "SLICE_X11Y91",
      INIT => X"0000000000010000"
    )
    port map (
      ADR5 => ahbmi_hrdata_6_IBUF_0,
      ADR2 => ahbmi_hrdata_4_IBUF_0,
      ADR3 => ahbmi_hrdata_31_IBUF_0,
      ADR4 => ahbmi_hrdata_26_IBUF_0,
      ADR0 => ahbmi_hrdata_23_IBUF_0,
      ADR1 => N332,
      O => u_detectorbus_GND_44_o_PWR_22_o_OR_1448_o12_28728
    );
  u_CORTEXM0DS_u_logic_Jk0xx4_SW0 : X_LUT6
    generic map(
      LOC => "SLICE_X11Y106",
      INIT => X"CFCFCCCCFFCFFFCC"
    )
    port map (
      ADR0 => '1',
      ADR4 => u_CORTEXM0DS_u_logic_Auk2z4_26809,
      ADR2 => u_CORTEXM0DS_u_logic_Zs0xx4_Gt0xx4_AND_4709_o,
      ADR3 => u_CORTEXM0DS_u_logic_H3d3z4_25834,
      ADR5 => u_CORTEXM0DS_u_logic_Rv0xx4_Yv0xx4_AND_4720_o,
      ADR1 => u_CORTEXM0DS_u_logic_Xr0xx4_I7pvx4_OR_1135_o,
      O => N52
    );
  u_CORTEXM0DS_u_logic_Jk0xx4 : X_LUT6
    generic map(
      LOC => "SLICE_X11Y106",
      INIT => X"2202220000000000"
    )
    port map (
      ADR1 => u_CORTEXM0DS_u_logic_Us2wx4_Whgvx4_OR_1286_o,
      ADR5 => u_CORTEXM0DS_u_logic_Nsk2z4_25994,
      ADR0 => u_CORTEXM0DS_u_logic_B73wx4,
      ADR2 => u_CORTEXM0DS_u_logic_Pn0xx4_Wn0xx4_AND_4693_o,
      ADR4 => u_CORTEXM0DS_u_logic_Fgm2z4_26065,
      ADR3 => N52,
      O => u_CORTEXM0DS_u_logic_Jk0xx4_26795
    );
  u_CORTEXM0DS_u_logic_Zs0xx4_Gt0xx4_AND_4709_o1 : X_LUT6
    generic map(
      LOC => "SLICE_X11Y106",
      INIT => X"8FAA8FAAAFAAFFFF"
    )
    port map (
      ADR0 => u_CORTEXM0DS_u_logic_Npk2z4_25818,
      ADR3 => u_CORTEXM0DS_u_logic_Aok2z4_25881,
      ADR1 => u_CORTEXM0DS_u_logic_Fij2z4_25819,
      ADR5 => u_CORTEXM0DS_u_logic_Sgj2z4_25821,
      ADR4 => u_CORTEXM0DS_u_logic_Tki2z4_25989,
      ADR2 => u_CORTEXM0DS_u_logic_Nsk2z4_25994,
      O => u_CORTEXM0DS_u_logic_Zs0xx4_Gt0xx4_AND_4709_o1_29301
    );
  u_CORTEXM0DS_u_logic_Zs0xx4_Gt0xx4_AND_4709_o5 : X_LUT6
    generic map(
      LOC => "SLICE_X11Y106",
      INIT => X"00000000FFD5FFC0"
    )
    port map (
      ADR5 => u_CORTEXM0DS_u_logic_Nt0xx4_O9qvx4_AND_4711_o,
      ADR3 => u_CORTEXM0DS_u_logic_Zs0xx4_Gt0xx4_AND_4709_o3_28945,
      ADR4 => u_CORTEXM0DS_u_logic_Zs0xx4_Gt0xx4_AND_4709_o4_28946,
      ADR0 => u_CORTEXM0DS_u_logic_Aok2z4_25881,
      ADR2 => u_CORTEXM0DS_u_logic_Zs0xx4_Gt0xx4_AND_4709_o1_29301,
      ADR1 => u_CORTEXM0DS_u_logic_Emi2z4_25932,
      O => u_CORTEXM0DS_u_logic_Zs0xx4_Gt0xx4_AND_4709_o
    );
  u_CORTEXM0DS_u_logic_Fey2z4_u_CORTEXM0DS_u_logic_Fey2z4_CMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => u_detectorbus_PWR_22_o_PWR_22_o_OR_1447_o1_6698,
      O => u_detectorbus_PWR_22_o_PWR_22_o_OR_1447_o1_0
    );
  u_CORTEXM0DS_u_logic_Fey2z4 : X_FF
    generic map(
      LOC => "SLICE_X11Y93",
      INIT => '1'
    )
    port map (
      CE => VCC,
      CLK => NlwBufferSignal_u_CORTEXM0DS_u_logic_Fey2z4_CLK,
      I => u_CORTEXM0DS_u_logic_N8nvx4,
      O => u_CORTEXM0DS_u_logic_Fey2z4_27603,
      SET => u_CORTEXM0DS_u_logic_hreset_n_inv,
      RST => GND
    );
  u_CORTEXM0DS_u_logic_N8nvx41 : X_LUT6
    generic map(
      LOC => "SLICE_X11Y93",
      INIT => X"FF000000FF008080"
    )
    port map (
      ADR1 => ahbmi_hrdata_22_IBUF_0,
      ADR5 => u_CORTEXM0DS_u_logic_Nbm2z4_27016,
      ADR0 => u_CORTEXM0DS_u_logic_Ueovx4,
      ADR3 => u_CORTEXM0DS_u_logic_Fey2z4_27603,
      ADR2 => u_CORTEXM0DS_u_logic_Abovx4,
      ADR4 => u_CORTEXM0DS_u_logic_Edovx4,
      O => u_CORTEXM0DS_u_logic_N8nvx4
    );
  u_detectorbus_GND_44_o_PWR_22_o_OR_1448_o141 : X_LUT6
    generic map(
      LOC => "SLICE_X11Y93",
      INIT => X"0000000500000005"
    )
    port map (
      ADR1 => '1',
      ADR3 => ahbmi_hrdata_21_IBUF_0,
      ADR0 => ahbmi_hrdata_17_IBUF_0,
      ADR2 => ahbmi_hrdata_29_IBUF_0,
      ADR4 => ahbmi_hrdata_25_IBUF_0,
      ADR5 => '1',
      O => u_detectorbus_GND_44_o_PWR_22_o_OR_1448_o14
    );
  u_detectorbus_PWR_22_o_PWR_22_o_OR_1447_o1 : X_LUT5
    generic map(
      LOC => "SLICE_X11Y93",
      INIT => X"A0000000"
    )
    port map (
      ADR1 => '1',
      ADR3 => ahbmi_hrdata_21_IBUF_0,
      ADR0 => ahbmi_hrdata_17_IBUF_0,
      ADR2 => ahbmi_hrdata_29_IBUF_0,
      ADR4 => ahbmi_hrdata_25_IBUF_0,
      O => u_detectorbus_PWR_22_o_PWR_22_o_OR_1447_o1_6698
    );
  u_detectorbus_GND_44_o_PWR_22_o_OR_1448_o4 : X_LUT6
    generic map(
      LOC => "SLICE_X11Y93",
      INIT => X"8000000000000000"
    )
    port map (
      ADR5 => ahbmi_hrdata_12_IBUF_0,
      ADR3 => ahbmi_hrdata_14_IBUF_0,
      ADR4 => ahbmi_hrdata_23_IBUF_0,
      ADR2 => ahbmi_hrdata_25_IBUF_0,
      ADR1 => ahbmi_hrdata_20_IBUF_0,
      ADR0 => ahbmi_hrdata_21_IBUF_0,
      O => u_detectorbus_GND_44_o_PWR_22_o_OR_1448_o5_28980
    );
  u_CORTEXM0DS_u_logic_Rtz2z4 : X_FF
    generic map(
      LOC => "SLICE_X11Y110",
      INIT => '1'
    )
    port map (
      CE => u_CORTEXM0DS_u_logic_Teyvx4,
      CLK => NlwBufferSignal_u_CORTEXM0DS_u_logic_Rtz2z4_CLK,
      I => NlwBufferSignal_u_CORTEXM0DS_u_logic_Rtz2z4_IN,
      O => u_CORTEXM0DS_u_logic_Rtz2z4_27615,
      SET => u_CORTEXM0DS_u_logic_hreset_n_inv,
      RST => GND
    );
  u_CORTEXM0DS_u_logic_Qa43z4 : X_FF
    generic map(
      LOC => "SLICE_X11Y109",
      INIT => '1'
    )
    port map (
      CE => u_CORTEXM0DS_u_logic_Rdyvx4_0,
      CLK => NlwBufferSignal_u_CORTEXM0DS_u_logic_Qa43z4_CLK,
      I => NlwBufferSignal_u_CORTEXM0DS_u_logic_Qa43z4_IN,
      O => u_CORTEXM0DS_u_logic_Qa43z4_27132,
      SET => u_CORTEXM0DS_u_logic_hreset_n_inv,
      RST => GND
    );
  u_CORTEXM0DS_u_logic_Euzvx41 : X_LUT6
    generic map(
      LOC => "SLICE_X11Y109",
      INIT => X"FFF3FF7FFFFFFF7F"
    )
    port map (
      ADR0 => u_CORTEXM0DS_u_logic_Rtz2z4_27615,
      ADR1 => u_CORTEXM0DS_u_logic_Rni2z4_26237,
      ADR2 => u_CORTEXM0DS_u_logic_Wzy2z4_26238,
      ADR5 => u_CORTEXM0DS_u_logic_Qa43z4_27132,
      ADR4 => u_CORTEXM0DS_u_logic_Sjj2z4_26064,
      ADR3 => u_CORTEXM0DS_u_logic_Fgm2z4_26065,
      O => u_CORTEXM0DS_u_logic_Euzvx41_28915
    );
  u_CORTEXM0DS_u_logic_Mxor_U09wx4_B19wx4_XOR_31_o_xo_0_1 : X_LUT6
    generic map(
      LOC => "SLICE_X11Y111",
      INIT => X"B4B4F0B4A5A5F0A5"
    )
    port map (
      ADR3 => u_CORTEXM0DS_u_logic_Fzl2z4_27730,
      ADR0 => N539,
      ADR2 => u_CORTEXM0DS_u_logic_Wzawx43_26822,
      ADR1 => u_CORTEXM0DS_u_logic_N142z4_U142z4_AND_5606_o,
      ADR5 => u_CORTEXM0DS_u_logic_W19wx4,
      ADR4 => u_CORTEXM0DS_u_logic_Xwawx4_Qobwx4_AND_2119_o,
      O => u_CORTEXM0DS_u_logic_U09wx4_B19wx4_XOR_31_o
    );
  u_CORTEXM0DS_u_logic_Fuawx4_SW2 : X_LUT6
    generic map(
      LOC => "SLICE_X11Y111",
      INIT => X"00000CFF08AA08AA"
    )
    port map (
      ADR3 => u_CORTEXM0DS_u_logic_Pdi2z4_26208,
      ADR1 => u_CORTEXM0DS_u_logic_Jucwx4,
      ADR0 => u_CORTEXM0DS_u_logic_Muawx4,
      ADR4 => u_CORTEXM0DS_u_logic_X8zvx4,
      ADR2 => N166,
      ADR5 => u_CORTEXM0DS_u_logic_U09wx4_B19wx4_XOR_31_o,
      O => N1590
    );
  u_CORTEXM0DS_u_logic_N142z4_U142z4_AND_5606_o4 : X_LUT6
    generic map(
      LOC => "SLICE_X11Y111",
      INIT => X"F0F05050C0F04050"
    )
    port map (
      ADR0 => u_CORTEXM0DS_u_logic_Cy33z4_27059,
      ADR3 => u_CORTEXM0DS_u_logic_T1d3z4_25833,
      ADR1 => u_CORTEXM0DS_u_logic_N142z4_U142z4_AND_5606_o3_27526,
      ADR2 => u_CORTEXM0DS_u_logic_V7ywx4,
      ADR4 => u_CORTEXM0DS_u_logic_Sk52z4_Vb52z4_OR_1167_o,
      ADR5 => u_CORTEXM0DS_u_logic_N142z4_U142z4_AND_5606_o2_27524,
      O => u_CORTEXM0DS_u_logic_N142z4_U142z4_AND_5606_o
    );
  u_CORTEXM0DS_u_logic_Cy33z4 : X_FF
    generic map(
      LOC => "SLICE_X11Y111",
      INIT => '1'
    )
    port map (
      CE => u_CORTEXM0DS_u_logic_Rdyvx4_0,
      CLK => NlwBufferSignal_u_CORTEXM0DS_u_logic_Cy33z4_CLK,
      I => NlwBufferSignal_u_CORTEXM0DS_u_logic_Cy33z4_IN,
      O => u_CORTEXM0DS_u_logic_Cy33z4_27059,
      SET => u_CORTEXM0DS_u_logic_hreset_n_inv,
      RST => GND
    );
  u_CORTEXM0DS_u_logic_Cgyvx41 : X_LUT6
    generic map(
      LOC => "SLICE_X11Y111",
      INIT => X"C4C40000C4000000"
    )
    port map (
      ADR0 => u_CORTEXM0DS_u_logic_Pdi2z4_26208,
      ADR1 => u_CORTEXM0DS_u_logic_Cgyvx411,
      ADR2 => u_CORTEXM0DS_u_logic_Omcwx4_Vmcwx4_AND_2244_o2_27529,
      ADR3 => u_CORTEXM0DS_u_logic_Duc2z4,
      ADR4 => u_CORTEXM0DS_u_logic_N142z4_U142z4_AND_5606_o,
      ADR5 => u_CORTEXM0DS_u_logic_I0d2z4_0,
      O => u_CORTEXM0DS_u_logic_Cgyvx41_27527
    );
  u_CORTEXM0DS_u_logic_U6wvx48 : X_LUT6
    generic map(
      LOC => "SLICE_X11Y98",
      INIT => X"00000000CCCC0800"
    )
    port map (
      ADR1 => u_CORTEXM0DS_u_logic_O5t2z4_25820,
      ADR5 => u_CORTEXM0DS_u_logic_Ark2z4_25827,
      ADR4 => u_CORTEXM0DS_u_logic_Aok2z4_25881,
      ADR0 => u_CORTEXM0DS_u_logic_Sgj2z4_25821,
      ADR3 => u_CORTEXM0DS_u_logic_Fjewx4,
      ADR2 => u_CORTEXM0DS_u_logic_Nsk2z4_25994,
      O => u_CORTEXM0DS_u_logic_U6wvx48_29006
    );
  u_CORTEXM0DS_u_logic_Eyhvx46 : X_LUT6
    generic map(
      LOC => "SLICE_X11Y101",
      INIT => X"0000000000000001"
    )
    port map (
      ADR3 => u_CORTEXM0DS_u_logic_A4t2z4_25978,
      ADR2 => u_CORTEXM0DS_u_logic_Aok2z4_25881,
      ADR4 => u_CORTEXM0DS_u_logic_Npk2z4_25818,
      ADR1 => u_CORTEXM0DS_u_logic_Nsk2z4_25994,
      ADR0 => u_CORTEXM0DS_u_logic_O5t2z4_25820,
      ADR5 => u_CORTEXM0DS_u_logic_Tki2z4_25989,
      O => u_CORTEXM0DS_u_logic_Eyhvx46_29061
    );
  u_CORTEXM0DS_u_logic_Ksm2z4 : X_FF
    generic map(
      LOC => "SLICE_X11Y108",
      INIT => '1'
    )
    port map (
      CE => u_CORTEXM0DS_u_logic_Afyvx4,
      CLK => NlwBufferSignal_u_CORTEXM0DS_u_logic_Ksm2z4_CLK,
      I => NlwBufferSignal_u_CORTEXM0DS_u_logic_Ksm2z4_IN,
      O => u_CORTEXM0DS_u_logic_Ksm2z4_26403,
      SET => u_CORTEXM0DS_u_logic_hreset_n_inv,
      RST => GND
    );
  u_CORTEXM0DS_u_logic_Owhvx438 : X_LUT6
    generic map(
      LOC => "SLICE_X11Y100",
      INIT => X"F000F00030001000"
    )
    port map (
      ADR3 => u_CORTEXM0DS_u_logic_C2yvx4,
      ADR2 => u_CORTEXM0DS_u_logic_Nsk2z4_25994,
      ADR1 => u_CORTEXM0DS_u_logic_S4w2z4_26274,
      ADR0 => u_CORTEXM0DS_u_logic_Ark2z4_25827,
      ADR4 => u_CORTEXM0DS_u_logic_C34wx4_26213,
      ADR5 => u_CORTEXM0DS_u_logic_Owhvx437_29299,
      O => u_CORTEXM0DS_u_logic_Owhvx438_28841
    );
  u_CORTEXM0DS_u_logic_Owhvx437 : X_LUT6
    generic map(
      LOC => "SLICE_X11Y100",
      INIT => X"5000540050405444"
    )
    port map (
      ADR0 => N1460,
      ADR1 => u_CORTEXM0DS_u_logic_Ffj2z4_25823,
      ADR4 => u_CORTEXM0DS_u_logic_Npk2z4_25818,
      ADR5 => u_CORTEXM0DS_u_logic_Ark2z4_25827,
      ADR3 => u_CORTEXM0DS_u_logic_C34wx4_26213,
      ADR2 => u_CORTEXM0DS_u_logic_Xhqvx4,
      O => u_CORTEXM0DS_u_logic_Owhvx437_29299
    );
  u_detectorbus_GND_44_o_PWR_22_o_OR_1448_o3 : X_LUT6
    generic map(
      LOC => "SLICE_X11Y92",
      INIT => X"8000000000000000"
    )
    port map (
      ADR1 => u_detectorbus_GND_44_o_PWR_22_o_OR_1448_o12_28728,
      ADR4 => u_detectorbus_GND_44_o_PWR_22_o_OR_1448_o14,
      ADR3 => ahbmi_hrdata_10_IBUF_0,
      ADR0 => ahbmi_hrdata_2_IBUF_0,
      ADR5 => u_detectorbus_GND_44_o_PWR_22_o_OR_1448_o1_28977,
      ADR2 => u_detectorbus_GND_44_o_PWR_22_o_OR_1448_o3_28978,
      O => u_detectorbus_GND_44_o_PWR_22_o_OR_1448_o4_29294
    );
  u_detectorbus_GND_44_o_PWR_22_o_OR_1448_o6 : X_LUT6
    generic map(
      LOC => "SLICE_X11Y92",
      INIT => X"FFFFFFFF02000000"
    )
    port map (
      ADR3 => u_detectorbus_GND_44_o_PWR_22_o_OR_1448_o11_28701,
      ADR4 => u_detectorbus_GND_44_o_PWR_22_o_OR_1448_o5_28980,
      ADR0 => u_detectorbus_GND_44_o_PWR_22_o_OR_1448_o6_28981,
      ADR1 => ahbmi_hrdata_18_IBUF_0,
      ADR2 => ahbmi_hrdata_26_IBUF_0,
      ADR5 => u_detectorbus_GND_44_o_PWR_22_o_OR_1448_o4_29294,
      O => u_detectorbus_GND_44_o_PWR_22_o_OR_1448_o7_28979
    );
  u_CORTEXM0DS_u_logic_Ufy2z4 : X_FF
    generic map(
      LOC => "SLICE_X11Y92",
      INIT => '1'
    )
    port map (
      CE => VCC,
      CLK => NlwBufferSignal_u_CORTEXM0DS_u_logic_Ufy2z4_CLK,
      I => u_CORTEXM0DS_u_logic_G8nvx4,
      O => u_CORTEXM0DS_u_logic_Ufy2z4_27995,
      SET => u_CORTEXM0DS_u_logic_hreset_n_inv,
      RST => GND
    );
  u_CORTEXM0DS_u_logic_G8nvx41 : X_LUT6
    generic map(
      LOC => "SLICE_X11Y92",
      INIT => X"FFFFF8FFF0FFF8FF"
    )
    port map (
      ADR0 => ahbmi_hrdata_23_IBUF_0,
      ADR2 => u_CORTEXM0DS_u_logic_Nbm2z4_27016,
      ADR1 => u_CORTEXM0DS_u_logic_Ueovx4,
      ADR5 => u_CORTEXM0DS_u_logic_Ufy2z4_27995,
      ADR3 => u_CORTEXM0DS_u_logic_Abovx4,
      ADR4 => u_CORTEXM0DS_u_logic_Edovx4,
      O => u_CORTEXM0DS_u_logic_G8nvx4
    );
  u_CORTEXM0DS_u_logic_Ik4wx4111 : X_LUT6
    generic map(
      LOC => "SLICE_X11Y104",
      INIT => X"F0F0FFFFF0F0FFFF"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR5 => '1',
      ADR3 => '1',
      ADR4 => u_CORTEXM0DS_u_logic_Ffj2z4_25823,
      ADR2 => u_CORTEXM0DS_u_logic_Ark2z4_25827,
      O => u_CORTEXM0DS_u_logic_Ik4wx411
    );
  u_CORTEXM0DS_u_logic_Ik4wx44 : X_LUT6
    generic map(
      LOC => "SLICE_X11Y104",
      INIT => X"AAAAAAAAAAAAA8AA"
    )
    port map (
      ADR2 => u_CORTEXM0DS_u_logic_H9i2z4_25992,
      ADR1 => u_CORTEXM0DS_u_logic_Npk2z4_25818,
      ADR0 => u_CORTEXM0DS_u_logic_Aok2z4_25881,
      ADR5 => u_CORTEXM0DS_u_logic_W7hwx4,
      ADR4 => u_CORTEXM0DS_u_logic_Ik4wx411,
      ADR3 => u_CORTEXM0DS_u_logic_Pcyvx4,
      O => u_CORTEXM0DS_u_logic_Ik4wx44_28992
    );
  u_CORTEXM0DS_u_logic_Pcyvx41 : X_LUT6
    generic map(
      LOC => "SLICE_X11Y104",
      INIT => X"0000FFFF00000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR5 => u_CORTEXM0DS_u_logic_Fij2z4_25819,
      ADR4 => u_CORTEXM0DS_u_logic_Tki2z4_25989,
      O => u_CORTEXM0DS_u_logic_Pcyvx4
    );
  u_CORTEXM0DS_u_logic_Fuawx4_SW0 : X_LUT6
    generic map(
      LOC => "SLICE_X11Y104",
      INIT => X"DC505050DC735073"
    )
    port map (
      ADR5 => u_CORTEXM0DS_u_logic_F57wx4,
      ADR3 => u_CORTEXM0DS_u_logic_Nsk2z4_25994,
      ADR1 => u_CORTEXM0DS_u_logic_Ffj2z4_25823,
      ADR0 => u_CORTEXM0DS_u_logic_Jf6wx4,
      ADR2 => u_CORTEXM0DS_u_logic_L8t2z4_25825,
      ADR4 => u_CORTEXM0DS_u_logic_Pcyvx4,
      O => N166
    );
  u_CORTEXM0DS_u_logic_Zs0xx4_Gt0xx4_AND_4709_o4 : X_LUT6
    generic map(
      LOC => "SLICE_X11Y107",
      INIT => X"0CFF5DFF0CFFFFFF"
    )
    port map (
      ADR4 => u_CORTEXM0DS_u_logic_Sgj2z4_25821,
      ADR0 => u_CORTEXM0DS_u_logic_Emi2z4_25932,
      ADR5 => u_CORTEXM0DS_u_logic_Nsk2z4_25994,
      ADR1 => u_CORTEXM0DS_u_logic_Npk2z4_25818,
      ADR2 => u_CORTEXM0DS_u_logic_Ffj2z4_25823,
      ADR3 => u_CORTEXM0DS_u_logic_Tki2z4_25989,
      O => u_CORTEXM0DS_u_logic_Zs0xx4_Gt0xx4_AND_4709_o4_28946
    );
  u_CORTEXM0DS_u_logic_Yzi2z4_u_CORTEXM0DS_u_logic_Yzi2z4_DMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => u_CORTEXM0DS_u_logic_Jvxvx4,
      O => u_CORTEXM0DS_u_logic_Jvxvx4_0
    );
  u_CORTEXM0DS_u_logic_Hyewx41 : X_LUT6
    generic map(
      LOC => "SLICE_X11Y94",
      INIT => X"0000010100000101"
    )
    port map (
      ADR3 => '1',
      ADR1 => u_CORTEXM0DS_u_logic_Yzi2z4_26513,
      ADR2 => u_CORTEXM0DS_u_logic_Rxl2z4_27680,
      ADR4 => u_CORTEXM0DS_u_logic_Viy2z4_26924,
      ADR0 => u_CORTEXM0DS_u_logic_Jky2z4_25962,
      ADR5 => '1',
      O => u_CORTEXM0DS_u_logic_Hyewx4
    );
  u_CORTEXM0DS_u_logic_Mxor_Jvxvx4_xo_0_1 : X_LUT5
    generic map(
      LOC => "SLICE_X11Y94",
      INIT => X"177E7EE8"
    )
    port map (
      ADR3 => u_CORTEXM0DS_u_logic_Xly2z4_26502,
      ADR1 => u_CORTEXM0DS_u_logic_Yzi2z4_26513,
      ADR2 => u_CORTEXM0DS_u_logic_Rxl2z4_27680,
      ADR4 => u_CORTEXM0DS_u_logic_Viy2z4_26924,
      ADR0 => u_CORTEXM0DS_u_logic_Jky2z4_25962,
      O => u_CORTEXM0DS_u_logic_Jvxvx4
    );
  u_CORTEXM0DS_u_logic_U09wx41_SW0 : X_LUT6
    generic map(
      LOC => "SLICE_X11Y94",
      INIT => X"0800000000000000"
    )
    port map (
      ADR3 => u_CORTEXM0DS_u_logic_Yzi2z4_26513,
      ADR0 => u_CORTEXM0DS_u_logic_Pdi2z4_26208,
      ADR1 => u_CORTEXM0DS_u_logic_Nsk2z4_25994,
      ADR5 => u_CORTEXM0DS_u_logic_Aok2z4_25881,
      ADR2 => u_CORTEXM0DS_u_logic_Ark2z4_25827,
      ADR4 => u_CORTEXM0DS_u_logic_Sgj2z4_25821,
      O => N539
    );
  u_CORTEXM0DS_u_logic_Qdnvx4_SW0 : X_LUT6
    generic map(
      LOC => "SLICE_X11Y94",
      INIT => X"FCF0FAFACC00AAAA"
    )
    port map (
      ADR4 => u_CORTEXM0DS_u_logic_Scpvx4_26077,
      ADR1 => u_CORTEXM0DS_u_logic_Jhy2z4_27008,
      ADR3 => u_CORTEXM0DS_u_logic_Kyi2z4_27762,
      ADR0 => u_CORTEXM0DS_u_logic_Yzi2z4_26513,
      ADR2 => ahbmi_hrdata_8_IBUF_0,
      ADR5 => u_CORTEXM0DS_u_logic_Qbpvx4_0,
      O => N294
    );
  u_CORTEXM0DS_u_logic_Yzi2z4 : X_FF
    generic map(
      LOC => "SLICE_X11Y94",
      INIT => '1'
    )
    port map (
      CE => VCC,
      CLK => NlwBufferSignal_u_CORTEXM0DS_u_logic_Yzi2z4_CLK,
      I => u_CORTEXM0DS_u_logic_Qdnvx4_6717,
      O => u_CORTEXM0DS_u_logic_Yzi2z4_26513,
      SET => u_CORTEXM0DS_u_logic_hreset_n_inv,
      RST => GND
    );
  u_CORTEXM0DS_u_logic_Qdnvx4 : X_LUT6
    generic map(
      LOC => "SLICE_X11Y94",
      INIT => X"FFEAFFC0FFEAFFC0"
    )
    port map (
      ADR5 => '1',
      ADR2 => ahbmi_hrdata_24_IBUF_0,
      ADR0 => u_CORTEXM0DS_u_logic_Ydw2z4_28642,
      ADR1 => u_CORTEXM0DS_u_logic_Vapvx4,
      ADR4 => u_CORTEXM0DS_u_logic_Pfovx4,
      ADR3 => N294,
      O => u_CORTEXM0DS_u_logic_Qdnvx4_6717
    );
  u_CORTEXM0DS_u_logic_T93wx4_u_CORTEXM0DS_u_logic_T93wx4_CMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => u_CORTEXM0DS_u_logic_Z5pvx43_pack_7,
      O => u_CORTEXM0DS_u_logic_Z5pvx43_27871
    );
  u_CORTEXM0DS_u_logic_T93wx4_u_CORTEXM0DS_u_logic_T93wx4_BMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => u_CORTEXM0DS_u_logic_Kn2wx4_Rn2wx4_AND_1336_o9_6783,
      O => u_CORTEXM0DS_u_logic_Kn2wx4_Rn2wx4_AND_1336_o9_0
    );
  u_CORTEXM0DS_u_logic_T93wx41 : X_LUT6
    generic map(
      LOC => "SLICE_X11Y99",
      INIT => X"FFFF0000FFFFFFFF"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR5 => u_CORTEXM0DS_u_logic_Emi2z4_25932,
      ADR4 => u_CORTEXM0DS_u_logic_Sgj2z4_25821,
      O => u_CORTEXM0DS_u_logic_T93wx4
    );
  u_CORTEXM0DS_u_logic_Rfpvx42 : X_LUT6
    generic map(
      LOC => "SLICE_X11Y99",
      INIT => X"0000050000000500"
    )
    port map (
      ADR1 => '1',
      ADR4 => u_CORTEXM0DS_u_logic_Sgj2z4_25821,
      ADR2 => u_CORTEXM0DS_u_logic_Nsk2z4_25994,
      ADR3 => u_CORTEXM0DS_u_logic_O5t2z4_25820,
      ADR0 => u_CORTEXM0DS_u_logic_Emi2z4_25932,
      ADR5 => '1',
      O => u_CORTEXM0DS_u_logic_Rfpvx42_25830
    );
  u_CORTEXM0DS_u_logic_Z5pvx431 : X_LUT5
    generic map(
      LOC => "SLICE_X11Y99",
      INIT => X"FFFF7FFF"
    )
    port map (
      ADR1 => u_CORTEXM0DS_u_logic_A4t2z4_25978,
      ADR4 => u_CORTEXM0DS_u_logic_Sgj2z4_25821,
      ADR2 => u_CORTEXM0DS_u_logic_Nsk2z4_25994,
      ADR3 => u_CORTEXM0DS_u_logic_O5t2z4_25820,
      ADR0 => u_CORTEXM0DS_u_logic_Emi2z4_25932,
      O => u_CORTEXM0DS_u_logic_Z5pvx43_pack_7
    );
  u_CORTEXM0DS_u_logic_S4xvx4_Zrvvx4_OR_1341_o1 : X_LUT6
    generic map(
      LOC => "SLICE_X11Y99",
      INIT => X"55FF55FF55FF55FF"
    )
    port map (
      ADR4 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR0 => u_CORTEXM0DS_u_logic_Nsk2z4_25994,
      ADR3 => u_CORTEXM0DS_u_logic_O5t2z4_25820,
      ADR5 => '1',
      O => u_CORTEXM0DS_u_logic_S4xvx4_Zrvvx4_OR_1341_o
    );
  u_CORTEXM0DS_u_logic_Kn2wx4_Rn2wx4_AND_1336_o9 : X_LUT5
    generic map(
      LOC => "SLICE_X11Y99",
      INIT => X"0F050000"
    )
    port map (
      ADR1 => '1',
      ADR4 => u_CORTEXM0DS_u_logic_Ffj2z4_25823,
      ADR2 => u_CORTEXM0DS_u_logic_Emi2z4_25932,
      ADR0 => u_CORTEXM0DS_u_logic_Nsk2z4_25994,
      ADR3 => u_CORTEXM0DS_u_logic_O5t2z4_25820,
      O => u_CORTEXM0DS_u_logic_Kn2wx4_Rn2wx4_AND_1336_o9_6783
    );
  u_CORTEXM0DS_u_logic_Z5pvx42 : X_LUT6
    generic map(
      LOC => "SLICE_X11Y99",
      INIT => X"AAFFAAFA88FF88F8"
    )
    port map (
      ADR0 => u_CORTEXM0DS_u_logic_Z5pvx43_27871,
      ADR1 => u_CORTEXM0DS_u_logic_Fscwx4,
      ADR5 => u_CORTEXM0DS_u_logic_Oedwx4,
      ADR3 => u_CORTEXM0DS_u_logic_C2yvx4,
      ADR2 => u_CORTEXM0DS_u_logic_T93wx4,
      ADR4 => u_CORTEXM0DS_u_logic_S4xvx4_Zrvvx4_OR_1341_o,
      O => u_CORTEXM0DS_u_logic_Z5pvx42_28192
    );
  u_CORTEXM0DS_u_logic_Xxhvx414_u_CORTEXM0DS_u_logic_Xxhvx414_BMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => N1921_pack_3,
      O => N1921
    );
  u_CORTEXM0DS_u_logic_Xxhvx414_u_CORTEXM0DS_u_logic_Xxhvx414_AMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => u_CORTEXM0DS_u_logic_Xxhvx49_pack_2,
      O => u_CORTEXM0DS_u_logic_Xxhvx49_29297
    );
  u_CORTEXM0DS_u_logic_Xxhvx413 : X_LUT6
    generic map(
      LOC => "SLICE_X11Y97",
      INIT => X"4C00CC000C000C00"
    )
    port map (
      ADR1 => u_CORTEXM0DS_u_logic_Fjewx4,
      ADR3 => u_CORTEXM0DS_u_logic_Xxhvx412_28926,
      ADR5 => u_CORTEXM0DS_u_logic_Kuc2z43,
      ADR0 => u_CORTEXM0DS_u_logic_Ark2z4_25827,
      ADR4 => u_CORTEXM0DS_u_logic_Qmkwx4,
      ADR2 => u_CORTEXM0DS_u_logic_Sgj2z4_25821,
      O => u_CORTEXM0DS_u_logic_Xxhvx414_29298
    );
  u_CORTEXM0DS_u_logic_Xxhvx414 : X_LUT6
    generic map(
      LOC => "SLICE_X11Y97",
      INIT => X"FFFFFFFFFFFFFFFC"
    )
    port map (
      ADR0 => '1',
      ADR5 => u_CORTEXM0DS_u_logic_Xxhvx45_28035,
      ADR3 => u_CORTEXM0DS_u_logic_Xxhvx48_28848,
      ADR2 => u_CORTEXM0DS_u_logic_Xxhvx49_29297,
      ADR1 => u_CORTEXM0DS_u_logic_Xxhvx410_0,
      ADR4 => u_CORTEXM0DS_u_logic_Xxhvx414_29298,
      O => u_CORTEXM0DS_u_logic_Xxhvx415_28927
    );
  u_CORTEXM0DS_u_logic_Lbiwx41 : X_LUT6
    generic map(
      LOC => "SLICE_X11Y97",
      INIT => X"00FFFFFF00FFFFFF"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => u_CORTEXM0DS_u_logic_O5t2z4_25820,
      ADR4 => u_CORTEXM0DS_u_logic_Aok2z4_25881,
      ADR5 => '1',
      O => u_CORTEXM0DS_u_logic_Lbiwx4
    );
  u_CORTEXM0DS_u_logic_Xxhvx49_SW0 : X_LUT5
    generic map(
      LOC => "SLICE_X11Y97",
      INIT => X"1111FFF3"
    )
    port map (
      ADR2 => u_CORTEXM0DS_u_logic_Msyvx4,
      ADR1 => u_CORTEXM0DS_u_logic_Sgj2z4_25821,
      ADR0 => u_CORTEXM0DS_u_logic_Gji2z4_27240,
      ADR3 => u_CORTEXM0DS_u_logic_O5t2z4_25820,
      ADR4 => u_CORTEXM0DS_u_logic_Aok2z4_25881,
      O => N1921_pack_3
    );
  u_CORTEXM0DS_u_logic_Yj6wx41 : X_LUT6
    generic map(
      LOC => "SLICE_X11Y97",
      INIT => X"55FF55FF55FF55FF"
    )
    port map (
      ADR4 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR0 => u_CORTEXM0DS_u_logic_Qem2z4_25991,
      ADR3 => u_CORTEXM0DS_u_logic_Tki2z4_25989,
      ADR5 => '1',
      O => u_CORTEXM0DS_u_logic_Yj6wx4
    );
  u_CORTEXM0DS_u_logic_Xxhvx49 : X_LUT5
    generic map(
      LOC => "SLICE_X11Y97",
      INIT => X"00000003"
    )
    port map (
      ADR1 => u_CORTEXM0DS_u_logic_L8t2z4_25825,
      ADR4 => u_CORTEXM0DS_u_logic_Emi2z4_25932,
      ADR2 => N1921,
      ADR0 => '1',
      ADR3 => u_CORTEXM0DS_u_logic_Tki2z4_25989,
      O => u_CORTEXM0DS_u_logic_Xxhvx49_pack_2
    );
  u_CORTEXM0DS_u_logic_U052z4_B152z4_AND_5742_o2 : X_LUT6
    generic map(
      LOC => "SLICE_X11Y120",
      INIT => X"0000FFFDEFFFFFFF"
    )
    port map (
      ADR5 => u_CORTEXM0DS_u_logic_Orj2z4_27533,
      ADR4 => u_CORTEXM0DS_u_logic_Qrf3z4_26882,
      ADR0 => u_CORTEXM0DS_u_logic_Svk2z4_25841,
      ADR2 => u_CORTEXM0DS_u_logic_Yaz2z4_25842,
      ADR1 => u_CORTEXM0DS_u_logic_H3d3z4_25834,
      ADR3 => u_CORTEXM0DS_u_logic_T1d3z4_25833,
      O => u_CORTEXM0DS_u_logic_U052z4_B152z4_AND_5742_o4_29308
    );
  u_CORTEXM0DS_u_logic_Mxor_T7cwx4_B19wx4_XOR_52_o_xo_0_1 : X_LUT6
    generic map(
      LOC => "SLICE_X11Y120",
      INIT => X"F0F0B4A5B4A5B4A5"
    )
    port map (
      ADR5 => N741,
      ADR0 => u_CORTEXM0DS_u_logic_Bx9vx4_H1cwx4_AND_2232_o,
      ADR4 => u_CORTEXM0DS_u_logic_Y29wx4,
      ADR3 => u_CORTEXM0DS_u_logic_W19wx4,
      ADR2 => u_CORTEXM0DS_u_logic_Wzawx4,
      ADR1 => u_CORTEXM0DS_u_logic_U052z4_B152z4_AND_5742_o,
      O => u_CORTEXM0DS_u_logic_T7cwx4_B19wx4_XOR_52_o
    );
  u_CORTEXM0DS_u_logic_U052z4_B152z4_AND_5742_o3 : X_LUT6
    generic map(
      LOC => "SLICE_X11Y120",
      INIT => X"5000F0005050FCDC"
    )
    port map (
      ADR0 => u_CORTEXM0DS_u_logic_M4j2z4_26747,
      ADR5 => u_CORTEXM0DS_u_logic_Aff3z4_27091,
      ADR1 => u_CORTEXM0DS_u_logic_U052z4_B152z4_AND_5742_o4_29308,
      ADR2 => u_CORTEXM0DS_u_logic_U052z4_B152z4_AND_5742_o3_27784,
      ADR3 => u_CORTEXM0DS_u_logic_Op52z4_Gl52z4_OR_1175_o,
      ADR4 => u_CORTEXM0DS_u_logic_C51xx4,
      O => u_CORTEXM0DS_u_logic_U052z4_B152z4_AND_5742_o5
    );
  u_CORTEXM0DS_u_logic_Qrf3z4 : X_FF
    generic map(
      LOC => "SLICE_X11Y120",
      INIT => '1'
    )
    port map (
      CE => u_CORTEXM0DS_u_logic_Teyvx4,
      CLK => NlwBufferSignal_u_CORTEXM0DS_u_logic_Qrf3z4_CLK,
      I => NlwBufferSignal_u_CORTEXM0DS_u_logic_Qrf3z4_IN,
      O => u_CORTEXM0DS_u_logic_Qrf3z4_26882,
      SET => u_CORTEXM0DS_u_logic_hreset_n_inv,
      RST => GND
    );
  u_CORTEXM0DS_u_logic_U052z4_B152z4_AND_5742_o9 : X_LUT6
    generic map(
      LOC => "SLICE_X11Y120",
      INIT => X"B888F00000000000"
    )
    port map (
      ADR1 => u_CORTEXM0DS_u_logic_U052z4_B152z4_AND_5742_o6_27779,
      ADR5 => u_CORTEXM0DS_u_logic_U052z4_B152z4_AND_5742_o1_0,
      ADR3 => u_CORTEXM0DS_u_logic_U052z4_B152z4_AND_5742_o2_27781,
      ADR0 => N813,
      ADR2 => N812,
      ADR4 => u_CORTEXM0DS_u_logic_U052z4_B152z4_AND_5742_o5,
      O => u_CORTEXM0DS_u_logic_U052z4_B152z4_AND_5742_o
    );
  u_CORTEXM0DS_u_logic_U052z4_B152z4_AND_5742_o7 : X_LUT6
    generic map(
      LOC => "SLICE_X11Y122",
      INIT => X"F3F30005F3F33035"
    )
    port map (
      ADR3 => u_CORTEXM0DS_u_logic_Wbf3z4_27522,
      ADR5 => u_CORTEXM0DS_u_logic_Ldf3z4_27370,
      ADR1 => u_CORTEXM0DS_u_logic_Svk2z4_25841,
      ADR0 => u_CORTEXM0DS_u_logic_Yaz2z4_25842,
      ADR2 => u_CORTEXM0DS_u_logic_H3d3z4_25834,
      ADR4 => u_CORTEXM0DS_u_logic_T1d3z4_25833,
      O => u_CORTEXM0DS_u_logic_U052z4_B152z4_AND_5742_o9_27788
    );
  u_CORTEXM0DS_u_logic_U052z4_B152z4_AND_5742_o4 : X_LUT6
    generic map(
      LOC => "SLICE_X11Y122",
      INIT => X"FFFFF3FFFFF5FFFF"
    )
    port map (
      ADR0 => u_CORTEXM0DS_u_logic_Pgf3z4_26890,
      ADR1 => u_CORTEXM0DS_u_logic_Mof3z4_27475,
      ADR5 => u_CORTEXM0DS_u_logic_Svk2z4_25841,
      ADR3 => u_CORTEXM0DS_u_logic_Yaz2z4_25842,
      ADR2 => u_CORTEXM0DS_u_logic_H3d3z4_25834,
      ADR4 => u_CORTEXM0DS_u_logic_T1d3z4_25833,
      O => u_CORTEXM0DS_u_logic_U052z4_B152z4_AND_5742_o6_27779
    );
  u_CORTEXM0DS_u_logic_Pgf3z4 : X_FF
    generic map(
      LOC => "SLICE_X11Y122",
      INIT => '1'
    )
    port map (
      CE => u_CORTEXM0DS_u_logic_Kdyvx4,
      CLK => NlwBufferSignal_u_CORTEXM0DS_u_logic_Pgf3z4_CLK,
      I => NlwBufferSignal_u_CORTEXM0DS_u_logic_Pgf3z4_IN,
      O => u_CORTEXM0DS_u_logic_Pgf3z4_26890,
      SET => u_CORTEXM0DS_u_logic_hreset_n_inv,
      RST => GND
    );
  u_CORTEXM0DS_u_logic_Za82z4_Gb82z4_AND_6197_o3 : X_LUT6
    generic map(
      LOC => "SLICE_X11Y122",
      INIT => X"DFFFFCFFDFFFFFFF"
    )
    port map (
      ADR0 => u_CORTEXM0DS_u_logic_Ilf3z4_26889,
      ADR3 => u_CORTEXM0DS_u_logic_Rni2z4_26237,
      ADR1 => u_CORTEXM0DS_u_logic_Wzy2z4_26238,
      ADR5 => u_CORTEXM0DS_u_logic_Pgf3z4_26890,
      ADR2 => u_CORTEXM0DS_u_logic_Sjj2z4_26064,
      ADR4 => u_CORTEXM0DS_u_logic_Fgm2z4_26065,
      O => u_CORTEXM0DS_u_logic_Za82z4_Gb82z4_AND_6197_o3_26888
    );
  u_CORTEXM0DS_u_logic_Uu83z4 : X_FF
    generic map(
      LOC => "SLICE_X11Y125",
      INIT => '1'
    )
    port map (
      CE => u_CORTEXM0DS_u_logic_Xppvx4_0,
      CLK => NlwBufferSignal_u_CORTEXM0DS_u_logic_Uu83z4_CLK,
      I => NlwBufferSignal_u_CORTEXM0DS_u_logic_Uu83z4_IN,
      O => u_CORTEXM0DS_u_logic_Uu83z4_27469,
      SET => u_CORTEXM0DS_u_logic_hreset_n_inv,
      RST => GND
    );
  u_CORTEXM0DS_u_logic_Wj63z4 : X_FF
    generic map(
      LOC => "SLICE_X11Y124",
      INIT => '1'
    )
    port map (
      CE => u_CORTEXM0DS_u_logic_Ddyvx4_0,
      CLK => NlwBufferSignal_u_CORTEXM0DS_u_logic_Wj63z4_CLK,
      I => NlwBufferSignal_u_CORTEXM0DS_u_logic_Wj63z4_IN,
      O => u_CORTEXM0DS_u_logic_Wj63z4_27403,
      SET => u_CORTEXM0DS_u_logic_hreset_n_inv,
      RST => GND
    );
  u_CORTEXM0DS_u_logic_Hjnvx4_SW0 : X_LUT6
    generic map(
      LOC => "SLICE_X12Y91",
      INIT => X"FFA0FFCCA0A0CCCC"
    )
    port map (
      ADR4 => u_CORTEXM0DS_u_logic_Scpvx4_26077,
      ADR0 => u_CORTEXM0DS_u_logic_Jhy2z4_27008,
      ADR2 => u_CORTEXM0DS_u_logic_Ufy2z4_27995,
      ADR1 => u_CORTEXM0DS_u_logic_U2x2z4_26050,
      ADR5 => ahbmi_hrdata_7_IBUF_0,
      ADR3 => u_CORTEXM0DS_u_logic_Qbpvx4_0,
      O => N298
    );
  u_CORTEXM0DS_u_logic_U2x2z4 : X_FF
    generic map(
      LOC => "SLICE_X12Y91",
      INIT => '1'
    )
    port map (
      CE => VCC,
      CLK => NlwBufferSignal_u_CORTEXM0DS_u_logic_U2x2z4_CLK,
      I => u_CORTEXM0DS_u_logic_Hjnvx4_7195,
      O => u_CORTEXM0DS_u_logic_U2x2z4_26050,
      SET => u_CORTEXM0DS_u_logic_hreset_n_inv,
      RST => GND
    );
  u_CORTEXM0DS_u_logic_Hjnvx4 : X_LUT6
    generic map(
      LOC => "SLICE_X12Y91",
      INIT => X"FFFFFFFFFAAAF000"
    )
    port map (
      ADR1 => '1',
      ADR0 => ahbmi_hrdata_23_IBUF_0,
      ADR2 => u_CORTEXM0DS_u_logic_F1x2z4_27994,
      ADR4 => u_CORTEXM0DS_u_logic_Vapvx4,
      ADR3 => u_CORTEXM0DS_u_logic_Pfovx4,
      ADR5 => N298,
      O => u_CORTEXM0DS_u_logic_Hjnvx4_7195
    );
  u_CORTEXM0DS_u_logic_Pfovx41 : X_LUT6
    generic map(
      LOC => "SLICE_X12Y91",
      INIT => X"0000000050FF0000"
    )
    port map (
      ADR1 => '1',
      ADR2 => u_CORTEXM0DS_u_logic_Fcj2z4_26073,
      ADR0 => u_CORTEXM0DS_u_logic_Jhy2z4_27008,
      ADR5 => u_CORTEXM0DS_u_logic_Vaw2z4_26074,
      ADR3 => u_CORTEXM0DS_u_logic_Hlsvx4,
      ADR4 => u_CORTEXM0DS_u_logic_Scpvx4_26077,
      O => u_CORTEXM0DS_u_logic_Pfovx4
    );
  u_CORTEXM0DS_u_logic_Qdj2z4 : X_FF
    generic map(
      LOC => "SLICE_X12Y91",
      INIT => '1'
    )
    port map (
      CE => VCC,
      CLK => NlwBufferSignal_u_CORTEXM0DS_u_logic_Qdj2z4_CLK,
      I => u_CORTEXM0DS_u_logic_Llnvx4_7202,
      O => u_CORTEXM0DS_u_logic_Qdj2z4_26041,
      SET => u_CORTEXM0DS_u_logic_hreset_n_inv,
      RST => GND
    );
  u_CORTEXM0DS_u_logic_Llnvx4 : X_LUT6
    generic map(
      LOC => "SLICE_X12Y91",
      INIT => X"FFDDFF55EECCAA00"
    )
    port map (
      ADR2 => '1',
      ADR0 => u_CORTEXM0DS_u_logic_Scpvx4_26077,
      ADR3 => N230,
      ADR5 => u_CORTEXM0DS_u_logic_Qdj2z4_26041,
      ADR1 => u_CORTEXM0DS_u_logic_Jcw2z4_0,
      ADR4 => u_CORTEXM0DS_u_logic_Pfovx4,
      O => u_CORTEXM0DS_u_logic_Llnvx4_7202
    );
  u_CORTEXM0DS_u_logic_Lrc2z4_Tja2z4_OR_1315_o1 : X_LUT6
    generic map(
      LOC => "SLICE_X11Y115",
      INIT => X"FFFFFFFFFFFF0FFF"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR3 => u_CORTEXM0DS_u_logic_Rni2z4_26237,
      ADR2 => u_CORTEXM0DS_u_logic_Wzy2z4_26238,
      ADR5 => u_CORTEXM0DS_u_logic_Sjj2z4_26064,
      ADR4 => u_CORTEXM0DS_u_logic_Fgm2z4_26065,
      O => u_CORTEXM0DS_u_logic_Lrc2z4_Tja2z4_OR_1315_o
    );
  u_CORTEXM0DS_u_logic_A272z4_H272z4_AND_6015_o1 : X_LUT6
    generic map(
      LOC => "SLICE_X11Y115",
      INIT => X"0D0DDDDD0D0DDDDD"
    )
    port map (
      ADR3 => '1',
      ADR5 => '1',
      ADR0 => u_CORTEXM0DS_u_logic_Twz2z4_26337,
      ADR2 => u_CORTEXM0DS_u_logic_I7r2z4_26745,
      ADR1 => u_CORTEXM0DS_u_logic_Lrc2z4_Tja2z4_OR_1315_o,
      ADR4 => u_CORTEXM0DS_u_logic_Ue9wx4,
      O => u_CORTEXM0DS_u_logic_A272z4_H272z4_AND_6015_o1_27458
    );
  u_CORTEXM0DS_u_logic_Kw63z4 : X_FF
    generic map(
      LOC => "SLICE_X11Y115",
      INIT => '1'
    )
    port map (
      CE => u_CORTEXM0DS_u_logic_Ddyvx4_0,
      CLK => NlwBufferSignal_u_CORTEXM0DS_u_logic_Kw63z4_CLK,
      I => NlwBufferSignal_u_CORTEXM0DS_u_logic_Kw63z4_IN,
      O => u_CORTEXM0DS_u_logic_Kw63z4_26168,
      SET => u_CORTEXM0DS_u_logic_hreset_n_inv,
      RST => GND
    );
  N230_N230_AMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => u_CORTEXM0DS_u_logic_Jcw2z4_7177,
      O => u_CORTEXM0DS_u_logic_Jcw2z4_0
    );
  u_CORTEXM0DS_u_logic_Llnvx4_SW0 : X_LUT6
    generic map(
      LOC => "SLICE_X12Y90",
      INIT => X"F8F888F8F8F888F8"
    )
    port map (
      ADR2 => u_CORTEXM0DS_u_logic_Vaw2z4_26074,
      ADR4 => u_CORTEXM0DS_u_logic_Rbi3z4_26075,
      ADR3 => u_CORTEXM0DS_u_logic_Z7i2z4_26076,
      ADR0 => u_CORTEXM0DS_u_logic_T1y2z4_28188,
      ADR1 => u_CORTEXM0DS_u_logic_Jhy2z4_27008,
      ADR5 => '1',
      O => N230
    );
  u_CORTEXM0DS_u_logic_Xcovx41 : X_LUT5
    generic map(
      LOC => "SLICE_X12Y90",
      INIT => X"FFFF00FF"
    )
    port map (
      ADR0 => '1',
      ADR4 => u_CORTEXM0DS_u_logic_Rbi3z4_26075,
      ADR3 => u_CORTEXM0DS_u_logic_Z7i2z4_26076,
      ADR2 => '1',
      ADR1 => '1',
      O => u_CORTEXM0DS_u_logic_Xcovx4
    );
  u_CORTEXM0DS_u_logic_Jcw2z4 : X_FF
    generic map(
      LOC => "SLICE_X12Y90",
      INIT => '1'
    )
    port map (
      CE => u_CORTEXM0DS_u_logic_Bpsvx4_0,
      CLK => NlwBufferSignal_u_CORTEXM0DS_u_logic_Jcw2z4_CLK,
      I => u_CORTEXM0DS_u_logic_Xcovx4,
      O => u_CORTEXM0DS_u_logic_Jcw2z4_7177,
      SET => u_CORTEXM0DS_u_logic_hreset_n_inv,
      RST => GND
    );
  u_CORTEXM0DS_u_logic_Fuawx4_SW5 : X_LUT6
    generic map(
      LOC => "SLICE_X11Y114",
      INIT => X"FFAAFF55FFFEFF01"
    )
    port map (
      ADR3 => N1675_0,
      ADR2 => u_CORTEXM0DS_u_logic_W19wx45_26968,
      ADR1 => u_CORTEXM0DS_u_logic_W19wx43_26969,
      ADR5 => u_CORTEXM0DS_u_logic_Wa32z4_Db32z4_AND_5502_o,
      ADR4 => u_CORTEXM0DS_u_logic_Wzawx4,
      ADR0 => N1058,
      O => N1603
    );
  u_CORTEXM0DS_u_logic_Mxor_Ydcwx4_B19wx4_XOR_53_o_xo_0_1_SW0 : X_LUT6
    generic map(
      LOC => "SLICE_X11Y114",
      INIT => X"03FF03FF03FF03FF"
    )
    port map (
      ADR0 => '1',
      ADR4 => '1',
      ADR5 => '1',
      ADR3 => u_CORTEXM0DS_u_logic_Pdi2z4_26208,
      ADR1 => u_CORTEXM0DS_u_logic_W19wx45_26968,
      ADR2 => u_CORTEXM0DS_u_logic_W19wx43_26969,
      O => N1669
    );
  u_CORTEXM0DS_u_logic_W19wx43 : X_LUT6
    generic map(
      LOC => "SLICE_X11Y114",
      INIT => X"0000C4C400004444"
    )
    port map (
      ADR3 => '1',
      ADR5 => u_CORTEXM0DS_u_logic_Emi2z4_25932,
      ADR4 => u_CORTEXM0DS_u_logic_Npk2z4_25818,
      ADR0 => u_CORTEXM0DS_u_logic_Aok2z4_25881,
      ADR1 => u_CORTEXM0DS_u_logic_Ffj2z4_25823,
      ADR2 => u_CORTEXM0DS_u_logic_Sgj2z4_25821,
      O => u_CORTEXM0DS_u_logic_W19wx44_28925
    );
  u_CORTEXM0DS_u_logic_I7r2z4 : X_FF
    generic map(
      LOC => "SLICE_X11Y114",
      INIT => '1'
    )
    port map (
      CE => u_CORTEXM0DS_u_logic_G02wx4_inv,
      CLK => NlwBufferSignal_u_CORTEXM0DS_u_logic_I7r2z4_CLK,
      I => NlwBufferSignal_u_CORTEXM0DS_u_logic_I7r2z4_IN,
      O => u_CORTEXM0DS_u_logic_I7r2z4_26745,
      SET => u_CORTEXM0DS_u_logic_hreset_n_inv,
      RST => GND
    );
  u_CORTEXM0DS_u_logic_W19wx44 : X_LUT6
    generic map(
      LOC => "SLICE_X11Y114",
      INIT => X"F500A000FF00BB00"
    )
    port map (
      ADR3 => u_CORTEXM0DS_u_logic_Fij2z4_25819,
      ADR0 => u_CORTEXM0DS_u_logic_Ark2z4_25827,
      ADR2 => u_CORTEXM0DS_u_logic_Nsk2z4_25994,
      ADR5 => u_CORTEXM0DS_u_logic_Sgj2z4_25821,
      ADR1 => u_CORTEXM0DS_u_logic_Emi2z4_25932,
      ADR4 => u_CORTEXM0DS_u_logic_W19wx44_28925,
      O => u_CORTEXM0DS_u_logic_W19wx45_26968
    );
  u_CORTEXM0DS_u_logic_Bdwwx45_SW4 : X_LUT6
    generic map(
      LOC => "SLICE_X11Y116",
      INIT => X"1103DD0311CFDDCF"
    )
    port map (
      ADR2 => u_CORTEXM0DS_u_logic_T9v2z4_26170,
      ADR0 => u_CORTEXM0DS_u_logic_K0u2z4_26166,
      ADR4 => u_CORTEXM0DS_u_logic_G4r2z4_26167,
      ADR5 => u_CORTEXM0DS_u_logic_S2r2z4_26171,
      ADR1 => u_CORTEXM0DS_u_logic_Sjj2z4_26064,
      ADR3 => u_CORTEXM0DS_u_logic_Fgm2z4_26065,
      O => N1636
    );
  u_CORTEXM0DS_u_logic_K0u2z4 : X_FF
    generic map(
      LOC => "SLICE_X11Y116",
      INIT => '1'
    )
    port map (
      CE => u_CORTEXM0DS_u_logic_Hfyvx4,
      CLK => NlwBufferSignal_u_CORTEXM0DS_u_logic_K0u2z4_CLK,
      I => NlwBufferSignal_u_CORTEXM0DS_u_logic_K0u2z4_IN,
      O => u_CORTEXM0DS_u_logic_K0u2z4_26166,
      SET => u_CORTEXM0DS_u_logic_hreset_n_inv,
      RST => GND
    );
  u_CORTEXM0DS_u_logic_Bdwwx45 : X_LUT6
    generic map(
      LOC => "SLICE_X11Y116",
      INIT => X"FFFFCCF0FFFFCCF0"
    )
    port map (
      ADR0 => '1',
      ADR5 => '1',
      ADR4 => u_CORTEXM0DS_u_logic_Rni2z4_26237,
      ADR3 => u_CORTEXM0DS_u_logic_Wzy2z4_26238,
      ADR2 => N1635,
      ADR1 => N1636,
      O => u_CORTEXM0DS_u_logic_Bdwwx4
    );
  u_CORTEXM0DS_u_logic_Mrsvx49 : X_LUT6
    generic map(
      LOC => "SLICE_X11Y113",
      INIT => X"CCCCFFCFC0C0FFCE"
    )
    port map (
      ADR1 => u_CORTEXM0DS_u_logic_A4t2z4_25978,
      ADR3 => u_CORTEXM0DS_u_logic_L8t2z4_25825,
      ADR5 => u_CORTEXM0DS_u_logic_Nsk2z4_25994,
      ADR2 => u_CORTEXM0DS_u_logic_Npk2z4_25818,
      ADR0 => u_CORTEXM0DS_u_logic_Tki2z4_25989,
      ADR4 => u_CORTEXM0DS_u_logic_O5t2z4_25820,
      O => u_CORTEXM0DS_u_logic_Mrsvx49_29305
    );
  u_CORTEXM0DS_u_logic_Mrsvx47_SW0 : X_LUT6
    generic map(
      LOC => "SLICE_X11Y113",
      INIT => X"AFAFAFAFFFFFFFEE"
    )
    port map (
      ADR3 => u_CORTEXM0DS_u_logic_A4t2z4_25978,
      ADR0 => u_CORTEXM0DS_u_logic_L8t2z4_25825,
      ADR1 => u_CORTEXM0DS_u_logic_Npk2z4_25818,
      ADR4 => u_CORTEXM0DS_u_logic_Tki2z4_25989,
      ADR2 => u_CORTEXM0DS_u_logic_Sgj2z4_25821,
      ADR5 => u_CORTEXM0DS_u_logic_O5t2z4_25820,
      O => N1793
    );
  u_CORTEXM0DS_u_logic_Mrsvx410 : X_LUT6
    generic map(
      LOC => "SLICE_X11Y113",
      INIT => X"EE00FFFFEE00AA00"
    )
    port map (
      ADR2 => '1',
      ADR3 => u_CORTEXM0DS_u_logic_Fij2z4_25819,
      ADR4 => u_CORTEXM0DS_u_logic_Ark2z4_25827,
      ADR1 => u_CORTEXM0DS_u_logic_Mrsvx49_29305,
      ADR0 => u_CORTEXM0DS_u_logic_Mrsvx48_26132,
      ADR5 => u_CORTEXM0DS_u_logic_Mrsvx47_29303,
      O => u_CORTEXM0DS_u_logic_Mrsvx410_26131
    );
  u_CORTEXM0DS_u_logic_T9v2z4 : X_FF
    generic map(
      LOC => "SLICE_X11Y113",
      INIT => '1'
    )
    port map (
      CE => u_CORTEXM0DS_u_logic_Vfyvx4,
      CLK => NlwBufferSignal_u_CORTEXM0DS_u_logic_T9v2z4_CLK,
      I => NlwBufferSignal_u_CORTEXM0DS_u_logic_T9v2z4_IN,
      O => u_CORTEXM0DS_u_logic_T9v2z4_26170,
      SET => u_CORTEXM0DS_u_logic_hreset_n_inv,
      RST => GND
    );
  u_CORTEXM0DS_u_logic_Mrsvx47 : X_LUT6
    generic map(
      LOC => "SLICE_X11Y113",
      INIT => X"FA0A3A0AFAFA3A3A"
    )
    port map (
      ADR2 => u_CORTEXM0DS_u_logic_Nsk2z4_25994,
      ADR3 => u_CORTEXM0DS_u_logic_Tki2z4_25989,
      ADR4 => u_CORTEXM0DS_u_logic_A4t2z4_25978,
      ADR1 => u_CORTEXM0DS_u_logic_O5t2z4_25820,
      ADR5 => u_CORTEXM0DS_u_logic_Aok2z4_25881,
      ADR0 => N1793,
      O => u_CORTEXM0DS_u_logic_Mrsvx47_29303
    );
  u_CORTEXM0DS_u_logic_U052z4_B152z4_AND_5742_o5_SW0 : X_LUT6
    generic map(
      LOC => "SLICE_X11Y121",
      INIT => X"FF55FF55FF55C040"
    )
    port map (
      ADR0 => u_CORTEXM0DS_u_logic_Pgf3z4_26890,
      ADR2 => u_CORTEXM0DS_u_logic_Yaz2z4_25842,
      ADR4 => u_CORTEXM0DS_u_logic_U052z4_B152z4_AND_5742_o10,
      ADR1 => u_CORTEXM0DS_u_logic_U052z4_B152z4_AND_5742_o8_29310,
      ADR5 => u_CORTEXM0DS_u_logic_U052z4_B152z4_AND_5742_o9_27788,
      ADR3 => u_CORTEXM0DS_u_logic_Sk52z4_Bm52z4_OR_1166_o,
      O => N812
    );
  u_CORTEXM0DS_u_logic_U052z4_B152z4_AND_5742_o8 : X_LUT6
    generic map(
      LOC => "SLICE_X11Y121",
      INIT => X"5F5F03FF00000000"
    )
    port map (
      ADR1 => u_CORTEXM0DS_u_logic_Eif3z4_27278,
      ADR0 => u_CORTEXM0DS_u_logic_Fpi2z4_27375,
      ADR5 => u_CORTEXM0DS_u_logic_Svk2z4_25841,
      ADR2 => u_CORTEXM0DS_u_logic_Yaz2z4_25842,
      ADR4 => u_CORTEXM0DS_u_logic_H3d3z4_25834,
      ADR3 => u_CORTEXM0DS_u_logic_T1d3z4_25833,
      O => u_CORTEXM0DS_u_logic_U052z4_B152z4_AND_5742_o10
    );
  u_CORTEXM0DS_u_logic_U052z4_B152z4_AND_5742_o6 : X_LUT6
    generic map(
      LOC => "SLICE_X11Y121",
      INIT => X"55DFFFFF00CF00CF"
    )
    port map (
      ADR2 => u_CORTEXM0DS_u_logic_Xmf3z4_27592,
      ADR0 => u_CORTEXM0DS_u_logic_Uuf3z4_26881,
      ADR4 => u_CORTEXM0DS_u_logic_M1j2z4_26013,
      ADR3 => u_CORTEXM0DS_u_logic_Svk2z4_25841,
      ADR1 => u_CORTEXM0DS_u_logic_H3d3z4_25834,
      ADR5 => u_CORTEXM0DS_u_logic_T1d3z4_25833,
      O => u_CORTEXM0DS_u_logic_U052z4_B152z4_AND_5742_o8_29310
    );
  u_CORTEXM0DS_u_logic_Uuf3z4 : X_FF
    generic map(
      LOC => "SLICE_X11Y121",
      INIT => '1'
    )
    port map (
      CE => u_CORTEXM0DS_u_logic_G02wx4_inv,
      CLK => NlwBufferSignal_u_CORTEXM0DS_u_logic_Uuf3z4_CLK,
      I => NlwBufferSignal_u_CORTEXM0DS_u_logic_Uuf3z4_IN,
      O => u_CORTEXM0DS_u_logic_Uuf3z4_26881,
      SET => u_CORTEXM0DS_u_logic_hreset_n_inv,
      RST => GND
    );
  u_CORTEXM0DS_u_logic_U052z4_B152z4_AND_5742_o5_SW1 : X_LUT6
    generic map(
      LOC => "SLICE_X11Y121",
      INIT => X"FFFFFFCCFFCCFFCC"
    )
    port map (
      ADR0 => '1',
      ADR2 => '1',
      ADR5 => u_CORTEXM0DS_u_logic_Yaz2z4_25842,
      ADR1 => u_CORTEXM0DS_u_logic_U052z4_B152z4_AND_5742_o10,
      ADR3 => u_CORTEXM0DS_u_logic_U052z4_B152z4_AND_5742_o9_27788,
      ADR4 => u_CORTEXM0DS_u_logic_U052z4_B152z4_AND_5742_o8_29310,
      O => N813
    );
  u_CORTEXM0DS_u_logic_Ixxwx42 : X_LUT6
    generic map(
      LOC => "SLICE_X11Y112",
      INIT => X"2727272700AA55FF"
    )
    port map (
      ADR4 => u_CORTEXM0DS_u_logic_Ka93z4_26169,
      ADR2 => u_CORTEXM0DS_u_logic_T9v2z4_26170,
      ADR1 => u_CORTEXM0DS_u_logic_S2r2z4_26171,
      ADR3 => u_CORTEXM0DS_u_logic_E1r2z4_26172,
      ADR0 => u_CORTEXM0DS_u_logic_Svk2z4_25841,
      ADR5 => u_CORTEXM0DS_u_logic_Yaz2z4_25842,
      O => u_CORTEXM0DS_u_logic_Ixxwx42_26164
    );
  u_CORTEXM0DS_u_logic_Svk2z4 : X_FF
    generic map(
      LOC => "SLICE_X11Y112",
      INIT => '1'
    )
    port map (
      CE => u_CORTEXM0DS_u_logic_K6yvx4,
      CLK => NlwBufferSignal_u_CORTEXM0DS_u_logic_Svk2z4_CLK,
      I => u_CORTEXM0DS_u_logic_Kxkwx4,
      O => u_CORTEXM0DS_u_logic_Svk2z4_25841,
      SET => u_CORTEXM0DS_u_logic_hreset_n_inv,
      RST => GND
    );
  u_CORTEXM0DS_u_logic_Kxkwx46 : X_LUT6
    generic map(
      LOC => "SLICE_X11Y112",
      INIT => X"FFFDFFF5FFDDFF55"
    )
    port map (
      ADR0 => u_CORTEXM0DS_u_logic_G2lwx4,
      ADR3 => u_CORTEXM0DS_u_logic_Kxkwx42_0,
      ADR1 => u_CORTEXM0DS_u_logic_Kxkwx45_25955,
      ADR4 => u_CORTEXM0DS_u_logic_C9yvx4,
      ADR5 => u_CORTEXM0DS_u_logic_Pyxvx4,
      ADR2 => u_CORTEXM0DS_u_logic_Zoy2z4_25958,
      O => u_CORTEXM0DS_u_logic_Kxkwx4
    );
  u_CORTEXM0DS_u_logic_Sk52z4_Bm52z4_OR_1166_o1 : X_LUT6
    generic map(
      LOC => "SLICE_X11Y112",
      INIT => X"FFFFFFFFFAFAFFFF"
    )
    port map (
      ADR3 => '1',
      ADR1 => '1',
      ADR5 => u_CORTEXM0DS_u_logic_Yaz2z4_2_26227,
      ADR2 => u_CORTEXM0DS_u_logic_H3d3z4_1_26135,
      ADR0 => u_CORTEXM0DS_u_logic_Svk2z4_25841,
      ADR4 => u_CORTEXM0DS_u_logic_T1d3z4_25833,
      O => u_CORTEXM0DS_u_logic_Sk52z4_Bm52z4_OR_1166_o
    );
  u_CORTEXM0DS_u_logic_Wa32z4_Db32z4_AND_5502_o2_SW0 : X_LUT6
    generic map(
      LOC => "SLICE_X11Y112",
      INIT => X"BBAAFBFA3300F3F0"
    )
    port map (
      ADR3 => u_CORTEXM0DS_u_logic_Fn33z4_27014,
      ADR2 => u_CORTEXM0DS_u_logic_X563z4_26721,
      ADR5 => u_CORTEXM0DS_u_logic_Cmn2z4_27307,
      ADR1 => u_CORTEXM0DS_u_logic_Sk52z4_Zk52z4_OR_1162_o,
      ADR0 => u_CORTEXM0DS_u_logic_Y21xx4,
      ADR4 => u_CORTEXM0DS_u_logic_Sk52z4_Bm52z4_OR_1166_o,
      O => N957
    );
  u_CORTEXM0DS_u_logic_Bjxwx45_SW4 : X_LUT6
    generic map(
      LOC => "SLICE_X11Y123",
      INIT => X"474747470033CCFF"
    )
    port map (
      ADR3 => u_CORTEXM0DS_u_logic_A9p2z4_26518,
      ADR2 => u_CORTEXM0DS_u_logic_Pap2z4_27455,
      ADR0 => u_CORTEXM0DS_u_logic_Ecp2z4_27270,
      ADR4 => u_CORTEXM0DS_u_logic_Q273z4_26465,
      ADR5 => u_CORTEXM0DS_u_logic_Wzy2z4_26238,
      ADR1 => u_CORTEXM0DS_u_logic_Fgm2z4_26065,
      O => N1333
    );
  u_CORTEXM0DS_u_logic_Ecp2z4 : X_FF
    generic map(
      LOC => "SLICE_X11Y123",
      INIT => '1'
    )
    port map (
      CE => u_CORTEXM0DS_u_logic_Afyvx4,
      CLK => NlwBufferSignal_u_CORTEXM0DS_u_logic_Ecp2z4_CLK,
      I => NlwBufferSignal_u_CORTEXM0DS_u_logic_Ecp2z4_IN,
      O => u_CORTEXM0DS_u_logic_Ecp2z4_27270,
      SET => u_CORTEXM0DS_u_logic_hreset_n_inv,
      RST => GND
    );
  u_CORTEXM0DS_u_logic_Bjxwx45 : X_LUT6
    generic map(
      LOC => "SLICE_X11Y123",
      INIT => X"FFFCFF0CFFFCFF0C"
    )
    port map (
      ADR0 => '1',
      ADR5 => '1',
      ADR3 => u_CORTEXM0DS_u_logic_Rni2z4_26237,
      ADR2 => u_CORTEXM0DS_u_logic_Sjj2z4_26064,
      ADR1 => N1332,
      ADR4 => N1333,
      O => u_CORTEXM0DS_u_logic_Bjxwx4
    );
  u_CORTEXM0DS_u_logic_W7hwx41 : X_LUT6
    generic map(
      LOC => "SLICE_X12Y95",
      INIT => X"00000CCC00000CCC"
    )
    port map (
      ADR0 => '1',
      ADR5 => '1',
      ADR2 => u_CORTEXM0DS_u_logic_Xly2z4_26502,
      ADR3 => u_CORTEXM0DS_u_logic_Lny2z4_26505,
      ADR1 => u_CORTEXM0DS_u_logic_Zoy2z4_25958,
      ADR4 => u_CORTEXM0DS_u_logic_Nqy2z4_26174,
      O => u_CORTEXM0DS_u_logic_W7hwx4
    );
  u_CORTEXM0DS_u_logic_Owhvx436_SW0 : X_LUT6
    generic map(
      LOC => "SLICE_X12Y95",
      INIT => X"F2F0FFFFFFFFFFFF"
    )
    port map (
      ADR5 => u_CORTEXM0DS_u_logic_W7hwx4,
      ADR4 => u_CORTEXM0DS_u_logic_U2x2z4_26050,
      ADR3 => u_CORTEXM0DS_u_logic_Ffj2z4_25823,
      ADR1 => u_CORTEXM0DS_u_logic_Sgj2z4_25821,
      ADR0 => u_CORTEXM0DS_u_logic_Npk2z4_25818,
      ADR2 => u_CORTEXM0DS_u_logic_Hyy2z4_25993,
      O => N1460
    );
  u_CORTEXM0DS_u_logic_J6nvx4_SW0 : X_LUT6
    generic map(
      LOC => "SLICE_X12Y95",
      INIT => X"FAF0FCFCAA00CCCC"
    )
    port map (
      ADR4 => u_CORTEXM0DS_u_logic_Scpvx4_26077,
      ADR0 => u_CORTEXM0DS_u_logic_Jhy2z4_27008,
      ADR3 => u_CORTEXM0DS_u_logic_I3y2z4_27009,
      ADR1 => u_CORTEXM0DS_u_logic_Zoy2z4_25958,
      ADR2 => ahbmi_hrdata_14_IBUF_0,
      ADR5 => u_CORTEXM0DS_u_logic_Qbpvx4_0,
      O => N282
    );
  u_CORTEXM0DS_u_logic_Zoy2z4 : X_FF
    generic map(
      LOC => "SLICE_X12Y95",
      INIT => '1'
    )
    port map (
      CE => VCC,
      CLK => NlwBufferSignal_u_CORTEXM0DS_u_logic_Zoy2z4_CLK,
      I => u_CORTEXM0DS_u_logic_J6nvx4_7278,
      O => u_CORTEXM0DS_u_logic_Zoy2z4_25958,
      SET => u_CORTEXM0DS_u_logic_hreset_n_inv,
      RST => GND
    );
  u_CORTEXM0DS_u_logic_J6nvx4 : X_LUT6
    generic map(
      LOC => "SLICE_X12Y95",
      INIT => X"FFFFFFC0FFFFC0C0"
    )
    port map (
      ADR0 => '1',
      ADR1 => ahbmi_hrdata_30_IBUF_0,
      ADR3 => u_CORTEXM0DS_u_logic_Enw2z4_27006,
      ADR2 => u_CORTEXM0DS_u_logic_Vapvx4,
      ADR5 => u_CORTEXM0DS_u_logic_Pfovx4,
      ADR4 => N282,
      O => u_CORTEXM0DS_u_logic_J6nvx4_7278
    );
  u_CORTEXM0DS_u_logic_Lyhvx411 : X_LUT6
    generic map(
      LOC => "SLICE_X12Y100",
      INIT => X"FFCDFF05FFCCFF00"
    )
    port map (
      ADR3 => u_CORTEXM0DS_u_logic_Kfpvx43_28239,
      ADR5 => u_CORTEXM0DS_u_logic_Clewx4,
      ADR0 => u_CORTEXM0DS_u_logic_Ark2z4_25827,
      ADR2 => u_CORTEXM0DS_u_logic_Sgj2z4_25821,
      ADR1 => u_CORTEXM0DS_u_logic_O5t2z4_25820,
      ADR4 => u_CORTEXM0DS_u_logic_Lyhvx410_29318,
      O => u_CORTEXM0DS_u_logic_Lyhvx411_26095
    );
  u_CORTEXM0DS_u_logic_Lyhvx410 : X_LUT6
    generic map(
      LOC => "SLICE_X12Y100",
      INIT => X"CCCCCCCCCECECECC"
    )
    port map (
      ADR2 => u_CORTEXM0DS_u_logic_Aok2z4_25881,
      ADR5 => u_CORTEXM0DS_u_logic_Ffj2z4_25823,
      ADR0 => u_CORTEXM0DS_u_logic_Sgj2z4_25821,
      ADR3 => u_CORTEXM0DS_u_logic_Ark2z4_25827,
      ADR4 => N1859_0,
      ADR1 => u_CORTEXM0DS_u_logic_Lyhvx48_28097,
      O => u_CORTEXM0DS_u_logic_Lyhvx410_29318
    );
  u_CORTEXM0DS_u_logic_Qem2z4_u_CORTEXM0DS_u_logic_Qem2z4_CMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => N796,
      O => N796_0
    );
  u_CORTEXM0DS_u_logic_Bkxvx43 : X_LUT6
    generic map(
      LOC => "SLICE_X12Y98",
      INIT => X"5050504050505050"
    )
    port map (
      ADR0 => u_CORTEXM0DS_u_logic_U2x2z4_26050,
      ADR2 => u_CORTEXM0DS_u_logic_Hyy2z4_25993,
      ADR1 => u_CORTEXM0DS_u_logic_Qem2z4_25991,
      ADR5 => u_CORTEXM0DS_u_logic_Tki2z4_25989,
      ADR3 => u_CORTEXM0DS_u_logic_Swy2z4_25980,
      ADR4 => u_CORTEXM0DS_u_logic_H9i2z4_25992,
      O => u_CORTEXM0DS_u_logic_Bkxvx43_29033
    );
  u_CORTEXM0DS_u_logic_T7cwx41_SW0 : X_LUT6
    generic map(
      LOC => "SLICE_X12Y98",
      INIT => X"C3C3C3C3C3C3C3C3"
    )
    port map (
      ADR0 => '1',
      ADR3 => '1',
      ADR4 => '1',
      ADR1 => u_CORTEXM0DS_u_logic_C3z2z4_26806,
      ADR2 => u_CORTEXM0DS_u_logic_Qem2z4_25991,
      ADR5 => '1',
      O => N741
    );
  u_CORTEXM0DS_u_logic_Madd_n16585_lut_29_SW0 : X_LUT5
    generic map(
      LOC => "SLICE_X12Y98",
      INIT => X"000033FF"
    )
    port map (
      ADR0 => '1',
      ADR4 => u_CORTEXM0DS_u_logic_Bx9vx4_H1cwx4_AND_2232_o,
      ADR3 => u_CORTEXM0DS_u_logic_Y29wx4,
      ADR1 => u_CORTEXM0DS_u_logic_C3z2z4_26806,
      ADR2 => '1',
      O => N796
    );
  u_CORTEXM0DS_u_logic_Ajnvx4_SW0 : X_LUT6
    generic map(
      LOC => "SLICE_X12Y98",
      INIT => X"FEF4EE44F4F44444"
    )
    port map (
      ADR0 => u_CORTEXM0DS_u_logic_Scpvx4_26077,
      ADR5 => u_CORTEXM0DS_u_logic_Jhy2z4_27008,
      ADR3 => u_CORTEXM0DS_u_logic_Bdm2z4_28599,
      ADR1 => u_CORTEXM0DS_u_logic_Qem2z4_25991,
      ADR4 => ahbmi_hrdata_5_IBUF_0,
      ADR2 => u_CORTEXM0DS_u_logic_Qbpvx4_0,
      O => N296
    );
  u_CORTEXM0DS_u_logic_Qem2z4 : X_FF
    generic map(
      LOC => "SLICE_X12Y98",
      INIT => '1'
    )
    port map (
      CE => VCC,
      CLK => NlwBufferSignal_u_CORTEXM0DS_u_logic_Qem2z4_CLK,
      I => u_CORTEXM0DS_u_logic_Ajnvx4_7345,
      O => u_CORTEXM0DS_u_logic_Qem2z4_25991,
      SET => u_CORTEXM0DS_u_logic_hreset_n_inv,
      RST => GND
    );
  u_CORTEXM0DS_u_logic_Ajnvx4 : X_LUT6
    generic map(
      LOC => "SLICE_X12Y98",
      INIT => X"FFFFFF88FFFF8888"
    )
    port map (
      ADR2 => '1',
      ADR5 => ahbmi_hrdata_21_IBUF_0,
      ADR0 => u_CORTEXM0DS_u_logic_Byw2z4_28620,
      ADR3 => u_CORTEXM0DS_u_logic_Vapvx4,
      ADR1 => u_CORTEXM0DS_u_logic_Pfovx4,
      ADR4 => N296,
      O => u_CORTEXM0DS_u_logic_Ajnvx4_7345
    );
  u_CORTEXM0DS_u_logic_SF16311 : X_LUT6
    generic map(
      LOC => "SLICE_X12Y104",
      INIT => X"FF2FFF7FFFFFFFFF"
    )
    port map (
      ADR5 => u_CORTEXM0DS_u_logic_S4w2z4_26274,
      ADR2 => u_CORTEXM0DS_u_logic_A4t2z4_25978,
      ADR4 => u_CORTEXM0DS_u_logic_Emi2z4_25932,
      ADR1 => u_CORTEXM0DS_u_logic_Npk2z4_25818,
      ADR0 => u_CORTEXM0DS_u_logic_Ark2z4_25827,
      ADR3 => u_CORTEXM0DS_u_logic_O5t2z4_25820,
      O => u_CORTEXM0DS_u_logic_SF1631
    );
  u_CORTEXM0DS_u_logic_SF288311 : X_LUT6
    generic map(
      LOC => "SLICE_X12Y104",
      INIT => X"3333F7FF3333FFFF"
    )
    port map (
      ADR1 => u_CORTEXM0DS_u_logic_S4w2z4_26274,
      ADR3 => u_CORTEXM0DS_u_logic_A4t2z4_25978,
      ADR4 => u_CORTEXM0DS_u_logic_Emi2z4_25932,
      ADR5 => u_CORTEXM0DS_u_logic_Npk2z4_25818,
      ADR0 => u_CORTEXM0DS_u_logic_Ark2z4_25827,
      ADR2 => u_CORTEXM0DS_u_logic_O5t2z4_25820,
      O => u_CORTEXM0DS_u_logic_SF28831
    );
  u_CORTEXM0DS_u_logic_S4w2z4 : X_FF
    generic map(
      LOC => "SLICE_X12Y104",
      INIT => '0'
    )
    port map (
      CE => u_CORTEXM0DS_u_logic_J5vvx4_0,
      CLK => NlwBufferSignal_u_CORTEXM0DS_u_logic_S4w2z4_CLK,
      I => u_CORTEXM0DS_u_logic_Ye4wx4,
      O => u_CORTEXM0DS_u_logic_S4w2z4_26274,
      RST => u_CORTEXM0DS_u_logic_hreset_n_inv,
      SET => GND
    );
  u_CORTEXM0DS_u_logic_Ye4wx41 : X_LUT6
    generic map(
      LOC => "SLICE_X12Y104",
      INIT => X"000000000000000A"
    )
    port map (
      ADR1 => '1',
      ADR2 => u_CORTEXM0DS_u_logic_Uaj2z4_25947,
      ADR4 => u_CORTEXM0DS_u_logic_Cam2z4_25950,
      ADR5 => u_CORTEXM0DS_u_logic_Trq2z4_25949,
      ADR0 => u_CORTEXM0DS_u_logic_G0w2z4_25948,
      ADR3 => u_CORTEXM0DS_u_logic_Tdp2z4_25946,
      O => u_CORTEXM0DS_u_logic_Ye4wx4
    );
  u_CORTEXM0DS_u_logic_Tuvwx41_SW0 : X_LUT6
    generic map(
      LOC => "SLICE_X12Y104",
      INIT => X"FFF0FFF5FFF0FAF0"
    )
    port map (
      ADR1 => '1',
      ADR3 => u_CORTEXM0DS_u_logic_Aj0xx4_Hj0xx4_AND_4678_o1,
      ADR0 => u_CORTEXM0DS_u_logic_Jk0xx4_26795,
      ADR4 => u_CORTEXM0DS_u_logic_Qk0xx4,
      ADR2 => u_CORTEXM0DS_u_logic_Ye4wx4,
      ADR5 => u_CORTEXM0DS_u_logic_Thm2z4_26792,
      O => N1111
    );
  u_CORTEXM0DS_u_logic_Ik4wx46 : X_LUT6
    generic map(
      LOC => "SLICE_X12Y103",
      INIT => X"FFFFFFCCFFFFFDCC"
    )
    port map (
      ADR2 => u_CORTEXM0DS_u_logic_Ark2z4_25827,
      ADR5 => u_CORTEXM0DS_u_logic_W7hwx4,
      ADR0 => u_CORTEXM0DS_u_logic_Pcyvx4,
      ADR3 => u_CORTEXM0DS_u_logic_Ik4wx45_0,
      ADR4 => u_CORTEXM0DS_u_logic_Ik4wx44_28992,
      ADR1 => u_CORTEXM0DS_u_logic_Ik4wx43_29320,
      O => u_CORTEXM0DS_u_logic_Ik4wx46_28994
    );
  u_CORTEXM0DS_u_logic_C34wx4_SW1 : X_LUT6
    generic map(
      LOC => "SLICE_X12Y103",
      INIT => X"FFFF000051500000"
    )
    port map (
      ADR4 => u_CORTEXM0DS_u_logic_Wpsvx4,
      ADR0 => u_CORTEXM0DS_u_logic_Ffj2z4_25823,
      ADR2 => u_CORTEXM0DS_u_logic_Ik4wx47_28045,
      ADR1 => N737,
      ADR3 => u_CORTEXM0DS_u_logic_Mqa2z4_Tqa2z4_AND_6540_o,
      ADR5 => u_CORTEXM0DS_u_logic_Ik4wx46_28994,
      O => N1018
    );
  u_CORTEXM0DS_u_logic_Ik4wx43 : X_LUT6
    generic map(
      LOC => "SLICE_X12Y103",
      INIT => X"FFFFFFFFFCCCFC88"
    )
    port map (
      ADR1 => u_CORTEXM0DS_u_logic_Npk2z4_25818,
      ADR4 => u_CORTEXM0DS_u_logic_Ik4wx4341,
      ADR0 => u_CORTEXM0DS_u_logic_T93wx4,
      ADR3 => u_CORTEXM0DS_u_logic_O5t2z4_25820,
      ADR2 => u_CORTEXM0DS_u_logic_H9i2z4_25992,
      ADR5 => u_CORTEXM0DS_u_logic_Ik4wx42_29319,
      O => u_CORTEXM0DS_u_logic_Ik4wx43_29320
    );
  u_CORTEXM0DS_u_logic_Ik4wx42 : X_LUT6
    generic map(
      LOC => "SLICE_X12Y103",
      INIT => X"FFCF0000EFCF0000"
    )
    port map (
      ADR3 => u_CORTEXM0DS_u_logic_H9i2z4_25992,
      ADR1 => u_CORTEXM0DS_u_logic_L8t2z4_25825,
      ADR2 => u_CORTEXM0DS_u_logic_Nsk2z4_25994,
      ADR4 => u_CORTEXM0DS_u_logic_Ffj2z4_25823,
      ADR5 => u_CORTEXM0DS_u_logic_Sgj2z4_25821,
      ADR0 => N1456,
      O => u_CORTEXM0DS_u_logic_Ik4wx42_29319
    );
  u_CORTEXM0DS_u_logic_D9c2z4_K9c2z4_AND_6705_o20 : X_LUT6
    generic map(
      LOC => "SLICE_X12Y93",
      INIT => X"0D0008000D020802"
    )
    port map (
      ADR4 => u_CORTEXM0DS_u_logic_Qdj2z4_26041,
      ADR0 => u_CORTEXM0DS_u_logic_U2x2z4_26050,
      ADR1 => u_CORTEXM0DS_u_logic_Hyy2z4_25993,
      ADR3 => u_CORTEXM0DS_u_logic_H9i2z4_25992,
      ADR5 => u_CORTEXM0DS_u_logic_Fij2z4_25819,
      ADR2 => u_CORTEXM0DS_u_logic_O5t2z4_25820,
      O => u_CORTEXM0DS_u_logic_D9c2z4_K9c2z4_AND_6705_o20_28777
    );
  u_CORTEXM0DS_u_logic_Ik4wx42_SW0 : X_LUT6
    generic map(
      LOC => "SLICE_X12Y93",
      INIT => X"FAFAAAAAFFFFFFFF"
    )
    port map (
      ADR3 => '1',
      ADR1 => '1',
      ADR0 => u_CORTEXM0DS_u_logic_Qdj2z4_26041,
      ADR4 => u_CORTEXM0DS_u_logic_U2x2z4_26050,
      ADR2 => u_CORTEXM0DS_u_logic_Hyy2z4_25993,
      ADR5 => u_CORTEXM0DS_u_logic_Emi2z4_25932,
      O => N1456
    );
  u_CORTEXM0DS_u_logic_T4nvx4_SW0 : X_LUT6
    generic map(
      LOC => "SLICE_X12Y93",
      INIT => X"FAAAEEEEF000CCCC"
    )
    port map (
      ADR4 => u_CORTEXM0DS_u_logic_Scpvx4_26077,
      ADR2 => u_CORTEXM0DS_u_logic_Jhy2z4_27008,
      ADR3 => u_CORTEXM0DS_u_logic_Qcy2z4_28242,
      ADR1 => u_CORTEXM0DS_u_logic_Hyy2z4_25993,
      ADR0 => ahbmi_hrdata_4_IBUF_0,
      ADR5 => u_CORTEXM0DS_u_logic_Qbpvx4_0,
      O => N270
    );
  u_CORTEXM0DS_u_logic_Hyy2z4 : X_FF
    generic map(
      LOC => "SLICE_X12Y93",
      INIT => '1'
    )
    port map (
      CE => VCC,
      CLK => NlwBufferSignal_u_CORTEXM0DS_u_logic_Hyy2z4_CLK,
      I => u_CORTEXM0DS_u_logic_T4nvx4_7244,
      O => u_CORTEXM0DS_u_logic_Hyy2z4_25993,
      SET => u_CORTEXM0DS_u_logic_hreset_n_inv,
      RST => GND
    );
  u_CORTEXM0DS_u_logic_T4nvx4 : X_LUT6
    generic map(
      LOC => "SLICE_X12Y93",
      INIT => X"FFFFFFC0FFFFC0C0"
    )
    port map (
      ADR0 => '1',
      ADR1 => ahbmi_hrdata_20_IBUF_0,
      ADR3 => u_CORTEXM0DS_u_logic_Mww2z4_28639,
      ADR2 => u_CORTEXM0DS_u_logic_Vapvx4,
      ADR5 => u_CORTEXM0DS_u_logic_Pfovx4,
      ADR4 => N270,
      O => u_CORTEXM0DS_u_logic_T4nvx4_7244
    );
  u_CORTEXM0DS_u_logic_Kzxvx4_Dbgvx4_AND_3862_o_u_CORTEXM0DS_u_logic_Kzxvx4_Dbgvx4_AND_3862_o_DMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => u_CORTEXM0DS_u_logic_Gvrwx4,
      O => u_CORTEXM0DS_u_logic_Gvrwx4_0
    );
  u_CORTEXM0DS_u_logic_Kzxvx4_Dbgvx4_AND_3862_o_u_CORTEXM0DS_u_logic_Kzxvx4_Dbgvx4_AND_3862_o_CMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => u_CORTEXM0DS_u_logic_Rblwx45_7363,
      O => u_CORTEXM0DS_u_logic_Rblwx45_0
    );
  u_CORTEXM0DS_u_logic_Kzxvx4_Dbgvx4_AND_3862_o1 : X_LUT6
    generic map(
      LOC => "SLICE_X12Y99",
      INIT => X"AA000000AA000000"
    )
    port map (
      ADR2 => '1',
      ADR1 => '1',
      ADR3 => u_CORTEXM0DS_u_logic_O5t2z4_25820,
      ADR4 => u_CORTEXM0DS_u_logic_Ffj2z4_25823,
      ADR0 => u_CORTEXM0DS_u_logic_Aok2z4_25881,
      ADR5 => '1',
      O => u_CORTEXM0DS_u_logic_Kzxvx4_Dbgvx4_AND_3862_o
    );
  u_CORTEXM0DS_u_logic_Gvrwx42 : X_LUT5
    generic map(
      LOC => "SLICE_X12Y99",
      INIT => X"01FF03FF"
    )
    port map (
      ADR1 => u_CORTEXM0DS_u_logic_Nsk2z4_25994,
      ADR2 => u_CORTEXM0DS_u_logic_Fij2z4_25819,
      ADR3 => u_CORTEXM0DS_u_logic_O5t2z4_25820,
      ADR4 => u_CORTEXM0DS_u_logic_Ffj2z4_25823,
      ADR0 => u_CORTEXM0DS_u_logic_Aok2z4_25881,
      O => u_CORTEXM0DS_u_logic_Gvrwx4
    );
  u_CORTEXM0DS_u_logic_Gvrwx411 : X_LUT6
    generic map(
      LOC => "SLICE_X12Y99",
      INIT => X"00FFFFFF00FFFFFF"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR4 => u_CORTEXM0DS_u_logic_Fij2z4_25819,
      ADR3 => u_CORTEXM0DS_u_logic_O5t2z4_25820,
      ADR5 => '1',
      O => u_CORTEXM0DS_u_logic_Gvrwx41
    );
  u_CORTEXM0DS_u_logic_Rblwx44 : X_LUT5
    generic map(
      LOC => "SLICE_X12Y99",
      INIT => X"10000000"
    )
    port map (
      ADR2 => u_CORTEXM0DS_u_logic_Jky2z4_25962,
      ADR0 => u_CORTEXM0DS_u_logic_Yzi2z4_26513,
      ADR1 => u_CORTEXM0DS_u_logic_Rxl2z4_27680,
      ADR4 => u_CORTEXM0DS_u_logic_Fij2z4_25819,
      ADR3 => u_CORTEXM0DS_u_logic_O5t2z4_25820,
      O => u_CORTEXM0DS_u_logic_Rblwx45_7363
    );
  u_CORTEXM0DS_u_logic_Bthvx43_SW0 : X_LUT6
    generic map(
      LOC => "SLICE_X12Y99",
      INIT => X"FFFFB0F0FFFF0000"
    )
    port map (
      ADR2 => u_CORTEXM0DS_u_logic_Nbm2z4_27016,
      ADR5 => u_CORTEXM0DS_u_logic_Owq2z4_27764,
      ADR3 => u_CORTEXM0DS_u_logic_Gvrwx41,
      ADR0 => u_CORTEXM0DS_u_logic_Kzxvx4_Dbgvx4_AND_3862_o,
      ADR1 => u_CORTEXM0DS_u_logic_S4xvx4_Zrvvx4_OR_1341_o,
      ADR4 => u_CORTEXM0DS_u_logic_Bthvx422,
      O => N1811
    );
  u_CORTEXM0DS_u_logic_Bthvx43 : X_LUT6
    generic map(
      LOC => "SLICE_X12Y99",
      INIT => X"FFFFECFFFFFFECEC"
    )
    port map (
      ADR5 => u_CORTEXM0DS_u_logic_Jky2z4_25962,
      ADR3 => u_CORTEXM0DS_u_logic_P7wvx4_Zfswx4_AND_3788_o,
      ADR1 => u_CORTEXM0DS_u_logic_Bthvx42_29038,
      ADR0 => u_CORTEXM0DS_u_logic_Dsqvx4,
      ADR2 => u_CORTEXM0DS_u_logic_Pty2z4_26040,
      ADR4 => N1811,
      O => u_CORTEXM0DS_u_logic_Bthvx43_29039
    );
  u_CORTEXM0DS_u_logic_Jr1wx42_u_CORTEXM0DS_u_logic_Jr1wx42_CMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => u_CORTEXM0DS_u_logic_Ik4wx45_7463,
      O => u_CORTEXM0DS_u_logic_Ik4wx45_0
    );
  u_CORTEXM0DS_u_logic_Jr1wx42 : X_LUT6
    generic map(
      LOC => "SLICE_X12Y105",
      INIT => X"5F5F005F00000000"
    )
    port map (
      ADR1 => '1',
      ADR2 => u_CORTEXM0DS_u_logic_Uaj2z4_25947,
      ADR3 => u_CORTEXM0DS_u_logic_Xd8wx4,
      ADR0 => u_CORTEXM0DS_u_logic_Zz8wx4,
      ADR5 => u_CORTEXM0DS_u_logic_Jr1wx41_28182,
      ADR4 => u_CORTEXM0DS_u_logic_Wa32z4_Db32z4_AND_5502_o,
      O => u_CORTEXM0DS_u_logic_Jr1wx42_29013
    );
  u_CORTEXM0DS_u_logic_Us2wx4_Nggvx4_OR_1282_o1 : X_LUT6
    generic map(
      LOC => "SLICE_X12Y105",
      INIT => X"CCFFCCFFCCFFCCFF"
    )
    port map (
      ADR0 => '1',
      ADR4 => '1',
      ADR2 => '1',
      ADR3 => u_CORTEXM0DS_u_logic_Sgj2z4_25821,
      ADR1 => u_CORTEXM0DS_u_logic_Ffj2z4_25823,
      ADR5 => '1',
      O => u_CORTEXM0DS_u_logic_Us2wx4_Nggvx4_OR_1282_o
    );
  u_CORTEXM0DS_u_logic_Ik4wx45 : X_LUT5
    generic map(
      LOC => "SLICE_X12Y105",
      INIT => X"FCF8FCFC"
    )
    port map (
      ADR4 => u_CORTEXM0DS_u_logic_Emi2z4_25932,
      ADR2 => u_CORTEXM0DS_u_logic_O5t2z4_25820,
      ADR0 => u_CORTEXM0DS_u_logic_Ik4wx4341,
      ADR3 => u_CORTEXM0DS_u_logic_Sgj2z4_25821,
      ADR1 => u_CORTEXM0DS_u_logic_Ffj2z4_25823,
      O => u_CORTEXM0DS_u_logic_Ik4wx45_7463
    );
  u_CORTEXM0DS_u_logic_Zz8wx41 : X_LUT6
    generic map(
      LOC => "SLICE_X12Y105",
      INIT => X"0000000800000000"
    )
    port map (
      ADR5 => u_CORTEXM0DS_u_logic_Pdi2z4_26208,
      ADR1 => u_CORTEXM0DS_u_logic_X77wx4,
      ADR4 => u_CORTEXM0DS_u_logic_Cyq2z4_26532,
      ADR0 => u_CORTEXM0DS_u_logic_Qzq2z4_27681,
      ADR3 => u_CORTEXM0DS_u_logic_Us2wx4_Nggvx4_OR_1282_o,
      ADR2 => u_CORTEXM0DS_u_logic_Tki2z4_25989,
      O => u_CORTEXM0DS_u_logic_Zz8wx4
    );
  u_CORTEXM0DS_u_logic_Ik4wx43411 : X_LUT6
    generic map(
      LOC => "SLICE_X12Y105",
      INIT => X"3333222211110000"
    )
    port map (
      ADR2 => '1',
      ADR3 => '1',
      ADR5 => u_CORTEXM0DS_u_logic_Qdj2z4_26041,
      ADR4 => u_CORTEXM0DS_u_logic_U2x2z4_26050,
      ADR1 => u_CORTEXM0DS_u_logic_Hyy2z4_25993,
      ADR0 => u_CORTEXM0DS_u_logic_H9i2z4_25992,
      O => u_CORTEXM0DS_u_logic_Ik4wx4341
    );
  u_CORTEXM0DS_u_logic_F1x2z4 : X_FF
    generic map(
      LOC => "SLICE_X12Y92",
      INIT => '1'
    )
    port map (
      CE => VCC,
      CLK => NlwBufferSignal_u_CORTEXM0DS_u_logic_F1x2z4_CLK,
      I => u_CORTEXM0DS_u_logic_Pmhvx4,
      O => u_CORTEXM0DS_u_logic_F1x2z4_27994,
      SET => u_CORTEXM0DS_u_logic_hreset_n_inv,
      RST => GND
    );
  u_CORTEXM0DS_u_logic_Pmhvx41 : X_LUT6
    generic map(
      LOC => "SLICE_X12Y92",
      INIT => X"3F3FBF3F00008000"
    )
    port map (
      ADR2 => u_CORTEXM0DS_u_logic_Vaw2z4_26074,
      ADR1 => u_ahb_bridge_u_state_machine_HREADY_0,
      ADR3 => ahbmi_hrdata_7_IBUF_0,
      ADR5 => u_CORTEXM0DS_u_logic_F1x2z4_27994,
      ADR4 => u_CORTEXM0DS_u_logic_Rbi3z4_26075,
      ADR0 => u_CORTEXM0DS_u_logic_Z7i2z4_26076,
      O => u_CORTEXM0DS_u_logic_Pmhvx4
    );
  u_CORTEXM0DS_u_logic_Nbm2z4_u_CORTEXM0DS_u_logic_Nbm2z4_DMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => N359,
      O => N359_0
    );
  u_CORTEXM0DS_u_logic_Nbm2z4 : X_FF
    generic map(
      LOC => "SLICE_X12Y97",
      INIT => '0'
    )
    port map (
      CE => VCC,
      CLK => NlwBufferSignal_u_CORTEXM0DS_u_logic_Nbm2z4_CLK,
      I => u_CORTEXM0DS_u_logic_Zlnvx4,
      O => u_CORTEXM0DS_u_logic_Nbm2z4_27016,
      RST => u_CORTEXM0DS_u_logic_hreset_n_inv,
      SET => GND
    );
  u_CORTEXM0DS_u_logic_Zlnvx41 : X_LUT6
    generic map(
      LOC => "SLICE_X12Y97",
      INIT => X"5FFF00FF5FFF00FF"
    )
    port map (
      ADR1 => '1',
      ADR2 => u_ahb_bridge_u_state_machine_HREADY_0,
      ADR0 => u_CORTEXM0DS_u_logic_Fsyvx4,
      ADR4 => u_CORTEXM0DS_u_logic_Nbm2z4_27016,
      ADR3 => u_CORTEXM0DS_u_logic_Abovx4,
      ADR5 => '1',
      O => u_CORTEXM0DS_u_logic_Zlnvx4
    );
  u_CORTEXM0DS_u_logic_C9rvx42_SW0 : X_LUT5
    generic map(
      LOC => "SLICE_X12Y97",
      INIT => X"3333FFFF"
    )
    port map (
      ADR1 => u_CORTEXM0DS_u_logic_Dwl2z4_27763,
      ADR0 => '1',
      ADR2 => '1',
      ADR4 => u_CORTEXM0DS_u_logic_Nbm2z4_27016,
      ADR3 => '1',
      O => N359
    );
  u_CORTEXM0DS_u_logic_Dwl2z4 : X_FF
    generic map(
      LOC => "SLICE_X12Y97",
      INIT => '1'
    )
    port map (
      CE => VCC,
      CLK => NlwBufferSignal_u_CORTEXM0DS_u_logic_Dwl2z4_CLK,
      I => u_CORTEXM0DS_u_logic_Hcnvx4,
      O => u_CORTEXM0DS_u_logic_Dwl2z4_27763,
      SET => u_CORTEXM0DS_u_logic_hreset_n_inv,
      RST => GND
    );
  u_CORTEXM0DS_u_logic_Hcnvx41 : X_LUT6
    generic map(
      LOC => "SLICE_X12Y97",
      INIT => X"FEF00200FEFF02FF"
    )
    port map (
      ADR1 => u_CORTEXM0DS_u_logic_Nbm2z4_27016,
      ADR0 => N576,
      ADR5 => u_CORTEXM0DS_u_logic_Kzqvx4,
      ADR4 => u_CORTEXM0DS_u_logic_Dwl2z4_27763,
      ADR3 => u_CORTEXM0DS_u_logic_Abovx4,
      ADR2 => u_CORTEXM0DS_u_logic_Edovx4,
      O => u_CORTEXM0DS_u_logic_Hcnvx4
    );
  u_CORTEXM0DS_u_logic_Kghvx41 : X_LUT6
    generic map(
      LOC => "SLICE_X12Y97",
      INIT => X"CCCCFCCC0000F000"
    )
    port map (
      ADR0 => '1',
      ADR4 => u_CORTEXM0DS_u_logic_Gvrwx4_0,
      ADR2 => u_CORTEXM0DS_u_logic_Nbm2z4_27016,
      ADR3 => u_CORTEXM0DS_u_logic_F0y2z4_28580,
      ADR1 => u_CORTEXM0DS_u_logic_Dvy2z4_25831,
      ADR5 => u_CORTEXM0DS_u_logic_Dsqvx4,
      O => u_CORTEXM0DS_u_logic_Kghvx41_29047
    );
  u_CORTEXM0DS_u_logic_Dsqvx41 : X_LUT6
    generic map(
      LOC => "SLICE_X12Y97",
      INIT => X"0000000000040000"
    )
    port map (
      ADR3 => u_CORTEXM0DS_u_logic_H9i2z4_25992,
      ADR4 => u_CORTEXM0DS_u_logic_Tki2z4_25989,
      ADR0 => u_CORTEXM0DS_u_logic_L8t2z4_25825,
      ADR1 => u_CORTEXM0DS_u_logic_U2x2z4_26050,
      ADR2 => u_CORTEXM0DS_u_logic_Hyy2z4_25993,
      ADR5 => u_CORTEXM0DS_u_logic_Qem2z4_25991,
      O => u_CORTEXM0DS_u_logic_Dsqvx4
    );
  u_CORTEXM0DS_u_logic_Byw2z4 : X_FF
    generic map(
      LOC => "SLICE_X12Y96",
      INIT => '1'
    )
    port map (
      CE => VCC,
      CLK => NlwBufferSignal_u_CORTEXM0DS_u_logic_Byw2z4_CLK,
      I => u_CORTEXM0DS_u_logic_Dnhvx4,
      O => u_CORTEXM0DS_u_logic_Byw2z4_28620,
      SET => u_CORTEXM0DS_u_logic_hreset_n_inv,
      RST => GND
    );
  u_CORTEXM0DS_u_logic_Dnhvx41 : X_LUT6
    generic map(
      LOC => "SLICE_X12Y96",
      INIT => X"7F5F5F5F20000000"
    )
    port map (
      ADR0 => u_CORTEXM0DS_u_logic_Vaw2z4_26074,
      ADR2 => u_ahb_bridge_u_state_machine_HREADY_0,
      ADR3 => ahbmi_hrdata_5_IBUF_0,
      ADR5 => u_CORTEXM0DS_u_logic_Byw2z4_28620,
      ADR1 => u_CORTEXM0DS_u_logic_Rbi3z4_26075,
      ADR4 => u_CORTEXM0DS_u_logic_Z7i2z4_26076,
      O => u_CORTEXM0DS_u_logic_Dnhvx4
    );
  u_CORTEXM0DS_u_logic_D9c2z4_K9c2z4_AND_6705_o19 : X_LUT6
    generic map(
      LOC => "SLICE_X12Y106",
      INIT => X"55055505FF05FF0F"
    )
    port map (
      ADR1 => '1',
      ADR3 => u_CORTEXM0DS_u_logic_A4t2z4_25978,
      ADR4 => u_CORTEXM0DS_u_logic_Emi2z4_25932,
      ADR5 => u_CORTEXM0DS_u_logic_Npk2z4_25818,
      ADR0 => u_CORTEXM0DS_u_logic_Aok2z4_25881,
      ADR2 => u_CORTEXM0DS_u_logic_Sgj2z4_25821,
      O => u_CORTEXM0DS_u_logic_D9c2z4_K9c2z4_AND_6705_o19_29322
    );
  u_CORTEXM0DS_u_logic_D9c2z4_K9c2z4_AND_6705_o22 : X_LUT6
    generic map(
      LOC => "SLICE_X12Y106",
      INIT => X"ECA0ECA0ECA0FCF0"
    )
    port map (
      ADR4 => u_CORTEXM0DS_u_logic_S4w2z4_26274,
      ADR3 => u_CORTEXM0DS_u_logic_L8t2z4_25825,
      ADR5 => u_CORTEXM0DS_u_logic_Ffj2z4_25823,
      ADR2 => u_CORTEXM0DS_u_logic_D9c2z4_K9c2z4_AND_6705_o19_29322,
      ADR0 => u_CORTEXM0DS_u_logic_D9c2z4_K9c2z4_AND_6705_o20_28777,
      ADR1 => u_CORTEXM0DS_u_logic_D9c2z4_K9c2z4_AND_6705_o21_29321,
      O => u_CORTEXM0DS_u_logic_D9c2z4_K9c2z4_AND_6705_o22_28783
    );
  u_CORTEXM0DS_u_logic_D9c2z4_K9c2z4_AND_6705_o21 : X_LUT6
    generic map(
      LOC => "SLICE_X12Y106",
      INIT => X"77773033FFFFF0FF"
    )
    port map (
      ADR2 => u_CORTEXM0DS_u_logic_A4t2z4_25978,
      ADR3 => u_CORTEXM0DS_u_logic_Emi2z4_25932,
      ADR4 => u_CORTEXM0DS_u_logic_Ark2z4_25827,
      ADR1 => u_CORTEXM0DS_u_logic_Ffj2z4_25823,
      ADR5 => u_CORTEXM0DS_u_logic_O5t2z4_25820,
      ADR0 => u_CORTEXM0DS_u_logic_Vwhvx44121,
      O => u_CORTEXM0DS_u_logic_D9c2z4_K9c2z4_AND_6705_o21_29321
    );
  u_CORTEXM0DS_u_logic_Bdwwx45_SW0 : X_LUT6
    generic map(
      LOC => "SLICE_X12Y115",
      INIT => X"1103DD0311CFDDCF"
    )
    port map (
      ADR2 => u_CORTEXM0DS_u_logic_Ka93z4_26169,
      ADR0 => u_CORTEXM0DS_u_logic_T583z4_29325,
      ADR4 => u_CORTEXM0DS_u_logic_Kw63z4_26168,
      ADR5 => u_CORTEXM0DS_u_logic_E1r2z4_26172,
      ADR1 => u_CORTEXM0DS_u_logic_Sjj2z4_26064,
      ADR3 => u_CORTEXM0DS_u_logic_Fgm2z4_26065,
      O => N1635
    );
  u_CORTEXM0DS_u_logic_T583z4 : X_FF
    generic map(
      LOC => "SLICE_X12Y115",
      INIT => '1'
    )
    port map (
      CE => u_CORTEXM0DS_u_logic_Wcyvx4,
      CLK => NlwBufferSignal_u_CORTEXM0DS_u_logic_T583z4_CLK,
      I => u_CORTEXM0DS_u_logic_C00wx4,
      O => u_CORTEXM0DS_u_logic_T583z4_29325,
      SET => u_CORTEXM0DS_u_logic_hreset_n_inv,
      RST => GND
    );
  u_CORTEXM0DS_u_logic_C00wx41 : X_LUT6
    generic map(
      LOC => "SLICE_X12Y115",
      INIT => X"FF03FFABFFFFFFFF"
    )
    port map (
      ADR5 => N424,
      ADR1 => u_CORTEXM0DS_u_logic_Pfnwx4_Wfnwx4_AND_3245_o_26315,
      ADR2 => u_CORTEXM0DS_u_logic_Vovwx4_Cpvwx4_AND_4203_o,
      ADR0 => u_CORTEXM0DS_u_logic_Pri3z4_5_0,
      ADR4 => u_CORTEXM0DS_u_logic_Omcwx4_Vmcwx4_AND_2244_o,
      ADR3 => u_CORTEXM0DS_u_logic_B8nwx4_I8nwx4_AND_3224_o_26351,
      O => u_CORTEXM0DS_u_logic_C00wx4
    );
  u_CORTEXM0DS_u_logic_Ixxwx41 : X_LUT6
    generic map(
      LOC => "SLICE_X12Y115",
      INIT => X"000F3535F0FF3535"
    )
    port map (
      ADR0 => u_CORTEXM0DS_u_logic_T583z4_29325,
      ADR1 => u_CORTEXM0DS_u_logic_K0u2z4_26166,
      ADR5 => u_CORTEXM0DS_u_logic_G4r2z4_26167,
      ADR3 => u_CORTEXM0DS_u_logic_Kw63z4_26168,
      ADR4 => u_CORTEXM0DS_u_logic_Svk2z4_25841,
      ADR2 => u_CORTEXM0DS_u_logic_Yaz2z4_25842,
      O => u_CORTEXM0DS_u_logic_Ixxwx41_26165
    );
  u_CORTEXM0DS_u_logic_Ixxwx43 : X_LUT6
    generic map(
      LOC => "SLICE_X12Y115",
      INIT => X"FFFFF5A0FFFFF5A0"
    )
    port map (
      ADR5 => '1',
      ADR1 => '1',
      ADR4 => u_CORTEXM0DS_u_logic_T1d3z4_25833,
      ADR0 => u_CORTEXM0DS_u_logic_H3d3z4_25834,
      ADR3 => u_CORTEXM0DS_u_logic_Ixxwx42_26164,
      ADR2 => u_CORTEXM0DS_u_logic_Ixxwx41_26165,
      O => u_CORTEXM0DS_u_logic_Ixxwx4
    );
  u_CORTEXM0DS_u_logic_Rvu2z4_u_CORTEXM0DS_u_logic_Rvu2z4_BMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => N584,
      O => N584_0
    );
  u_CORTEXM0DS_u_logic_Cgyvx46 : X_LUT6
    generic map(
      LOC => "SLICE_X12Y112",
      INIT => X"FFB30000FF800000"
    )
    port map (
      ADR5 => N630,
      ADR0 => N631_0,
      ADR3 => u_CORTEXM0DS_u_logic_Cgyvx41_27527,
      ADR4 => N1068,
      ADR2 => u_CORTEXM0DS_u_logic_Omcwx4_Vmcwx4_AND_2244_o,
      ADR1 => u_CORTEXM0DS_u_logic_Pri3z4_2_0,
      O => u_CORTEXM0DS_u_logic_Cgyvx4
    );
  u_CORTEXM0DS_u_logic_Cgyvx46_SW0 : X_LUT6
    generic map(
      LOC => "SLICE_X12Y112",
      INIT => X"CCFFCCFFAFAF0000"
    )
    port map (
      ADR3 => u_CORTEXM0DS_u_logic_X8zvx4,
      ADR0 => u_CORTEXM0DS_u_logic_Duc2z4,
      ADR1 => u_CORTEXM0DS_u_logic_U09wx4_B19wx4_XOR_31_o,
      ADR5 => u_CORTEXM0DS_u_logic_C192z4_J192z4_AND_6302_o,
      ADR4 => N1590,
      ADR2 => u_CORTEXM0DS_u_logic_I0d2z4_0,
      O => N1068
    );
  u_CORTEXM0DS_u_logic_Niyvx4_Uiyvx4_AND_982_o4_SW1 : X_LUT6
    generic map(
      LOC => "SLICE_X12Y112",
      INIT => X"CFCFCFCFCFCFCFCF"
    )
    port map (
      ADR0 => '1',
      ADR4 => '1',
      ADR3 => '1',
      ADR2 => u_CORTEXM0DS_u_logic_Xd8wx4,
      ADR1 => u_CORTEXM0DS_u_logic_Zhyvx4,
      ADR5 => '1',
      O => N444
    );
  u_CORTEXM0DS_u_logic_Ll1wx44_SW0 : X_LUT5
    generic map(
      LOC => "SLICE_X12Y112",
      INIT => X"50FF5050"
    )
    port map (
      ADR0 => u_CORTEXM0DS_u_logic_Gm1wx4,
      ADR4 => u_CORTEXM0DS_u_logic_Pri3z4_12_0,
      ADR3 => u_CORTEXM0DS_u_logic_Omcwx4_Vmcwx4_AND_2244_o,
      ADR2 => u_CORTEXM0DS_u_logic_Xd8wx4,
      ADR1 => '1',
      O => N584
    );
  u_CORTEXM0DS_u_logic_Rvu2z4 : X_FF
    generic map(
      LOC => "SLICE_X12Y112",
      INIT => '1'
    )
    port map (
      CE => u_CORTEXM0DS_u_logic_Vfyvx4,
      CLK => NlwBufferSignal_u_CORTEXM0DS_u_logic_Rvu2z4_CLK,
      I => NlwBufferSignal_u_CORTEXM0DS_u_logic_Rvu2z4_IN,
      O => u_CORTEXM0DS_u_logic_Rvu2z4_27610,
      SET => u_CORTEXM0DS_u_logic_hreset_n_inv,
      RST => GND
    );
  u_CORTEXM0DS_u_logic_Omcwx4_Vmcwx4_AND_2244_o3 : X_LUT6
    generic map(
      LOC => "SLICE_X12Y112",
      INIT => X"AAAAFFFF8888CCCC"
    )
    port map (
      ADR3 => '1',
      ADR2 => '1',
      ADR4 => u_CORTEXM0DS_u_logic_Pdi2z4_26208,
      ADR0 => u_CORTEXM0DS_u_logic_Omcwx4_Vmcwx4_AND_2244_o2_27529,
      ADR5 => u_CORTEXM0DS_u_logic_Duc2z4,
      ADR1 => u_CORTEXM0DS_u_logic_I0d2z4_0,
      O => u_CORTEXM0DS_u_logic_Omcwx4_Vmcwx4_AND_2244_o
    );
  u_CORTEXM0DS_u_logic_G4r2z4_u_CORTEXM0DS_u_logic_G4r2z4_BMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => u_CORTEXM0DS_u_logic_D2ovx4,
      O => u_CORTEXM0DS_u_logic_D2ovx4_0
    );
  u_CORTEXM0DS_u_logic_D9c2z4_K9c2z4_AND_6705_o3 : X_LUT6
    generic map(
      LOC => "SLICE_X12Y116",
      INIT => X"FFFFF0FDFDFDF0FD"
    )
    port map (
      ADR4 => u_CORTEXM0DS_u_logic_L8t2z4_25825,
      ADR0 => u_CORTEXM0DS_u_logic_Fij2z4_25819,
      ADR1 => u_CORTEXM0DS_u_logic_Tki2z4_25989,
      ADR5 => u_CORTEXM0DS_u_logic_Ffj2z4_25823,
      ADR3 => u_CORTEXM0DS_u_logic_Ark2z4_25827,
      ADR2 => u_CORTEXM0DS_u_logic_O5t2z4_25820,
      O => u_CORTEXM0DS_u_logic_D9c2z4_K9c2z4_AND_6705_o3_29327
    );
  u_CORTEXM0DS_u_logic_D9c2z4_K9c2z4_AND_6705_o2 : X_LUT6
    generic map(
      LOC => "SLICE_X12Y116",
      INIT => X"EE00FF00FF0FFF0F"
    )
    port map (
      ADR3 => u_CORTEXM0DS_u_logic_Emi2z4_25932,
      ADR1 => u_CORTEXM0DS_u_logic_Nsk2z4_25994,
      ADR4 => u_CORTEXM0DS_u_logic_Fij2z4_25819,
      ADR0 => u_CORTEXM0DS_u_logic_L8t2z4_25825,
      ADR5 => u_CORTEXM0DS_u_logic_Ark2z4_25827,
      ADR2 => u_CORTEXM0DS_u_logic_Npk2z4_25818,
      O => u_CORTEXM0DS_u_logic_D9c2z4_K9c2z4_AND_6705_o2_29326
    );
  u_CORTEXM0DS_u_logic_D9c2z4_K9c2z4_AND_6705_o1 : X_LUT6
    generic map(
      LOC => "SLICE_X12Y116",
      INIT => X"DCDCD0DCDCDCD0DC"
    )
    port map (
      ADR4 => u_CORTEXM0DS_u_logic_Emi2z4_25932,
      ADR3 => u_CORTEXM0DS_u_logic_Npk2z4_25818,
      ADR0 => u_CORTEXM0DS_u_logic_Ark2z4_25827,
      ADR2 => u_CORTEXM0DS_u_logic_Ffj2z4_25823,
      ADR1 => u_CORTEXM0DS_u_logic_O5t2z4_25820,
      ADR5 => '1',
      O => u_CORTEXM0DS_u_logic_D9c2z4_K9c2z4_AND_6705_o1_29328
    );
  u_CORTEXM0DS_u_logic_D2ovx41 : X_LUT5
    generic map(
      LOC => "SLICE_X12Y116",
      INIT => X"50500000"
    )
    port map (
      ADR4 => u_CORTEXM0DS_u_logic_Emi2z4_25932,
      ADR1 => '1',
      ADR0 => u_CORTEXM0DS_u_logic_Ark2z4_25827,
      ADR2 => u_CORTEXM0DS_u_logic_Ffj2z4_25823,
      ADR3 => '1',
      O => u_CORTEXM0DS_u_logic_D2ovx4
    );
  u_CORTEXM0DS_u_logic_G4r2z4 : X_FF
    generic map(
      LOC => "SLICE_X12Y116",
      INIT => '1'
    )
    port map (
      CE => u_CORTEXM0DS_u_logic_Afyvx4,
      CLK => NlwBufferSignal_u_CORTEXM0DS_u_logic_G4r2z4_CLK,
      I => NlwBufferSignal_u_CORTEXM0DS_u_logic_G4r2z4_IN,
      O => u_CORTEXM0DS_u_logic_G4r2z4_26167,
      SET => u_CORTEXM0DS_u_logic_hreset_n_inv,
      RST => GND
    );
  u_CORTEXM0DS_u_logic_D9c2z4_K9c2z4_AND_6705_o4 : X_LUT6
    generic map(
      LOC => "SLICE_X12Y116",
      INIT => X"FFEFFFEFFFAFFFA0"
    )
    port map (
      ADR1 => u_CORTEXM0DS_u_logic_Emi2z4_25932,
      ADR5 => u_CORTEXM0DS_u_logic_Aok2z4_25881,
      ADR2 => u_CORTEXM0DS_u_logic_Sgj2z4_25821,
      ADR0 => u_CORTEXM0DS_u_logic_D9c2z4_K9c2z4_AND_6705_o2_29326,
      ADR4 => u_CORTEXM0DS_u_logic_D9c2z4_K9c2z4_AND_6705_o3_29327,
      ADR3 => u_CORTEXM0DS_u_logic_D9c2z4_K9c2z4_AND_6705_o1_29328,
      O => u_CORTEXM0DS_u_logic_D9c2z4_K9c2z4_AND_6705_o4_27903
    );
  u_CORTEXM0DS_u_logic_Xwawx41 : X_LUT6
    generic map(
      LOC => "SLICE_X12Y109",
      INIT => X"BF3F3333FF3F3333"
    )
    port map (
      ADR3 => u_CORTEXM0DS_u_logic_Emi2z4_25932,
      ADR2 => u_CORTEXM0DS_u_logic_Aok2z4_25881,
      ADR0 => u_CORTEXM0DS_u_logic_Ffj2z4_25823,
      ADR5 => u_CORTEXM0DS_u_logic_Fij2z4_25819,
      ADR1 => u_CORTEXM0DS_u_logic_Sgj2z4_25821,
      ADR4 => u_CORTEXM0DS_u_logic_O5t2z4_25820,
      O => u_CORTEXM0DS_u_logic_Xwawx41_26779
    );
  u_CORTEXM0DS_u_logic_Xwawx47 : X_LUT6
    generic map(
      LOC => "SLICE_X12Y109",
      INIT => X"0000FFDD0000FFDC"
    )
    port map (
      ADR0 => u_CORTEXM0DS_u_logic_Tki2z4_25989,
      ADR3 => u_CORTEXM0DS_u_logic_Xwawx43_26781,
      ADR2 => u_CORTEXM0DS_u_logic_Xwawx42_26780,
      ADR5 => u_CORTEXM0DS_u_logic_Xwawx41_26779,
      ADR1 => u_CORTEXM0DS_u_logic_Xwawx46_0,
      ADR4 => u_CORTEXM0DS_u_logic_H1cwx4,
      O => u_CORTEXM0DS_u_logic_Xwawx4
    );
  u_CORTEXM0DS_u_logic_Mxor_Xucwx4_B19wx4_XOR_54_o_xo_0_1 : X_LUT6
    generic map(
      LOC => "SLICE_X12Y109",
      INIT => X"9595AA95AAAAAAAA"
    )
    port map (
      ADR0 => u_CORTEXM0DS_u_logic_Wzawx4,
      ADR2 => u_CORTEXM0DS_u_logic_Y29wx4,
      ADR1 => u_CORTEXM0DS_u_logic_Jky2z4_25962,
      ADR3 => u_CORTEXM0DS_u_logic_Zcn2z4_26468,
      ADR4 => u_CORTEXM0DS_u_logic_D1awx4_V0dwx4_AND_2283_o,
      ADR5 => N322,
      O => u_CORTEXM0DS_u_logic_Xucwx4_B19wx4_XOR_54_o
    );
  u_CORTEXM0DS_u_logic_It63z4 : X_FF
    generic map(
      LOC => "SLICE_X12Y109",
      INIT => '1'
    )
    port map (
      CE => u_CORTEXM0DS_u_logic_Ddyvx4_0,
      CLK => NlwBufferSignal_u_CORTEXM0DS_u_logic_It63z4_CLK,
      I => NlwBufferSignal_u_CORTEXM0DS_u_logic_It63z4_IN,
      O => u_CORTEXM0DS_u_logic_It63z4_26386,
      SET => u_CORTEXM0DS_u_logic_hreset_n_inv,
      RST => GND
    );
  u_CORTEXM0DS_u_logic_Xucwx4_SW0 : X_LUT6
    generic map(
      LOC => "SLICE_X12Y109",
      INIT => X"A0A2F0F3AAAAFFFF"
    )
    port map (
      ADR4 => u_CORTEXM0DS_u_logic_Cyq2z4_26532,
      ADR5 => u_CORTEXM0DS_u_logic_Pdi2z4_26208,
      ADR1 => u_CORTEXM0DS_u_logic_W19wx45_26968,
      ADR3 => u_CORTEXM0DS_u_logic_W19wx43_26969,
      ADR0 => u_CORTEXM0DS_u_logic_Xwawx4,
      ADR2 => u_CORTEXM0DS_u_logic_K55xx4_R55xx4_AND_5295_o,
      O => N322
    );
  u_CORTEXM0DS_u_logic_Qb3wx41_u_CORTEXM0DS_u_logic_Qb3wx41_CMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => u_CORTEXM0DS_u_logic_C68wx4_Z6gvx4_AND_1775_o_pack_11,
      O => u_CORTEXM0DS_u_logic_C68wx4_Z6gvx4_AND_1775_o
    );
  u_CORTEXM0DS_u_logic_Qb3wx41 : X_LUT6
    generic map(
      LOC => "SLICE_X12Y117",
      INIT => X"AAFF7F7FFFFF7F7F"
    )
    port map (
      ADR4 => u_CORTEXM0DS_u_logic_Nsk2z4_25994,
      ADR0 => u_CORTEXM0DS_u_logic_Aok2z4_25881,
      ADR3 => u_CORTEXM0DS_u_logic_Npk2z4_25818,
      ADR5 => u_CORTEXM0DS_u_logic_Fij2z4_25819,
      ADR1 => u_CORTEXM0DS_u_logic_Ffj2z4_25823,
      ADR2 => u_CORTEXM0DS_u_logic_Sgj2z4_25821,
      O => u_CORTEXM0DS_u_logic_Qb3wx41_29330
    );
  u_CORTEXM0DS_u_logic_H33wx41 : X_LUT6
    generic map(
      LOC => "SLICE_X12Y117",
      INIT => X"CCFFCCFFCCFFCCFF"
    )
    port map (
      ADR0 => '1',
      ADR4 => '1',
      ADR2 => '1',
      ADR3 => u_CORTEXM0DS_u_logic_Aok2z4_25881,
      ADR1 => u_CORTEXM0DS_u_logic_Fij2z4_25819,
      ADR5 => '1',
      O => u_CORTEXM0DS_u_logic_H33wx4
    );
  u_CORTEXM0DS_u_logic_C68wx4_Z6gvx4_AND_1775_o1 : X_LUT5
    generic map(
      LOC => "SLICE_X12Y117",
      INIT => X"2A2AAA2A"
    )
    port map (
      ADR0 => u_CORTEXM0DS_u_logic_Ark2z4_25827,
      ADR2 => u_CORTEXM0DS_u_logic_Npk2z4_25818,
      ADR4 => u_CORTEXM0DS_u_logic_Nsk2z4_25994,
      ADR3 => u_CORTEXM0DS_u_logic_Aok2z4_25881,
      ADR1 => u_CORTEXM0DS_u_logic_Fij2z4_25819,
      O => u_CORTEXM0DS_u_logic_C68wx4_Z6gvx4_AND_1775_o_pack_11
    );
  u_CORTEXM0DS_u_logic_Qb3wx43 : X_LUT6
    generic map(
      LOC => "SLICE_X12Y117",
      INIT => X"00000000BA30AA00"
    )
    port map (
      ADR5 => u_CORTEXM0DS_u_logic_C68wx4_Z6gvx4_AND_1775_o,
      ADR2 => u_CORTEXM0DS_u_logic_Fij2z4_25819,
      ADR4 => u_CORTEXM0DS_u_logic_Qb3wx42_29010,
      ADR1 => u_CORTEXM0DS_u_logic_Ark2z4_25827,
      ADR3 => u_CORTEXM0DS_u_logic_Emi2z4_25932,
      ADR0 => u_CORTEXM0DS_u_logic_Qb3wx41_29330,
      O => u_CORTEXM0DS_u_logic_Qb3wx43_29329
    );
  u_CORTEXM0DS_u_logic_Qb3wx44 : X_LUT6
    generic map(
      LOC => "SLICE_X12Y117",
      INIT => X"FFFF0F0EFFFF0F0F"
    )
    port map (
      ADR2 => u_CORTEXM0DS_u_logic_Tki2z4_25989,
      ADR3 => u_CORTEXM0DS_u_logic_Sgj2z4_25821,
      ADR5 => u_CORTEXM0DS_u_logic_Nsk2z4_25994,
      ADR0 => u_CORTEXM0DS_u_logic_Emi2z4_25932,
      ADR1 => u_CORTEXM0DS_u_logic_O5t2z4_25820,
      ADR4 => u_CORTEXM0DS_u_logic_Qb3wx43_29329,
      O => u_CORTEXM0DS_u_logic_Qb3wx4
    );
  u_CORTEXM0DS_u_logic_Ixt2z4 : X_FF
    generic map(
      LOC => "SLICE_X12Y108",
      INIT => '1'
    )
    port map (
      CE => u_CORTEXM0DS_u_logic_Hfyvx4,
      CLK => NlwBufferSignal_u_CORTEXM0DS_u_logic_Ixt2z4_CLK,
      I => NlwBufferSignal_u_CORTEXM0DS_u_logic_Ixt2z4_IN,
      O => u_CORTEXM0DS_u_logic_Ixt2z4_26402,
      SET => u_CORTEXM0DS_u_logic_hreset_n_inv,
      RST => GND
    );
  u_CORTEXM0DS_u_logic_Svk2z4_3_u_CORTEXM0DS_u_logic_Svk2z4_3_AMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => u_CORTEXM0DS_u_logic_Mrsvx431,
      O => u_CORTEXM0DS_u_logic_Mrsvx431_0
    );
  u_CORTEXM0DS_u_logic_Svk2z4_3 : X_FF
    generic map(
      LOC => "SLICE_X12Y113",
      INIT => '1'
    )
    port map (
      CE => u_CORTEXM0DS_u_logic_K6yvx4,
      CLK => NlwBufferSignal_u_CORTEXM0DS_u_logic_Svk2z4_3_CLK,
      I => NlwBufferSignal_u_CORTEXM0DS_u_logic_Svk2z4_3_IN,
      O => u_CORTEXM0DS_u_logic_Svk2z4_3_26136,
      SET => u_CORTEXM0DS_u_logic_hreset_n_inv,
      RST => GND
    );
  u_CORTEXM0DS_u_logic_Svk2z4_2 : X_FF
    generic map(
      LOC => "SLICE_X12Y113",
      INIT => '1'
    )
    port map (
      CE => u_CORTEXM0DS_u_logic_K6yvx4,
      CLK => NlwBufferSignal_u_CORTEXM0DS_u_logic_Svk2z4_2_CLK,
      I => NlwBufferSignal_u_CORTEXM0DS_u_logic_Svk2z4_2_IN,
      O => u_CORTEXM0DS_u_logic_Svk2z4_2_26226,
      SET => u_CORTEXM0DS_u_logic_hreset_n_inv,
      RST => GND
    );
  u_CORTEXM0DS_u_logic_Kuc2z42 : X_LUT6
    generic map(
      LOC => "SLICE_X12Y113",
      INIT => X"000FC0CD000C000C"
    )
    port map (
      ADR1 => u_CORTEXM0DS_u_logic_Ark2z4_25827,
      ADR5 => u_CORTEXM0DS_u_logic_Aok2z4_25881,
      ADR0 => u_CORTEXM0DS_u_logic_Ffj2z4_25823,
      ADR4 => u_CORTEXM0DS_u_logic_Fij2z4_25819,
      ADR2 => u_CORTEXM0DS_u_logic_Npk2z4_25818,
      ADR3 => u_CORTEXM0DS_u_logic_Nsk2z4_25994,
      O => u_CORTEXM0DS_u_logic_Kuc2z42_29035
    );
  u_CORTEXM0DS_u_logic_Svk2z4_1 : X_FF
    generic map(
      LOC => "SLICE_X12Y113",
      INIT => '1'
    )
    port map (
      CE => u_CORTEXM0DS_u_logic_K6yvx4,
      CLK => NlwBufferSignal_u_CORTEXM0DS_u_logic_Svk2z4_1_CLK,
      I => NlwBufferSignal_u_CORTEXM0DS_u_logic_Svk2z4_1_IN,
      O => u_CORTEXM0DS_u_logic_Svk2z4_1_28524,
      SET => u_CORTEXM0DS_u_logic_hreset_n_inv,
      RST => GND
    );
  u_CORTEXM0DS_u_logic_Mrsvx413 : X_LUT6
    generic map(
      LOC => "SLICE_X12Y113",
      INIT => X"0000CFCC0000CFCC"
    )
    port map (
      ADR0 => '1',
      ADR4 => u_CORTEXM0DS_u_logic_Nsk2z4_25994,
      ADR3 => u_CORTEXM0DS_u_logic_O5t2z4_25820,
      ADR2 => u_CORTEXM0DS_u_logic_Sgj2z4_25821,
      ADR1 => u_CORTEXM0DS_u_logic_L8t2z4_25825,
      ADR5 => '1',
      O => u_CORTEXM0DS_u_logic_Mrsvx413_28014
    );
  u_CORTEXM0DS_u_logic_Mrsvx4311 : X_LUT5
    generic map(
      LOC => "SLICE_X12Y113",
      INIT => X"CFFFCFFF"
    )
    port map (
      ADR0 => '1',
      ADR4 => '1',
      ADR3 => u_CORTEXM0DS_u_logic_O5t2z4_25820,
      ADR2 => u_CORTEXM0DS_u_logic_Sgj2z4_25821,
      ADR1 => u_CORTEXM0DS_u_logic_L8t2z4_25825,
      O => u_CORTEXM0DS_u_logic_Mrsvx431
    );
  u_CORTEXM0DS_u_logic_Ejm2z4_u_CORTEXM0DS_u_logic_Ejm2z4_CMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => u_CORTEXM0DS_u_logic_Y5ywx4,
      O => u_CORTEXM0DS_u_logic_Y5ywx4_0
    );
  u_CORTEXM0DS_u_logic_Y5ywx41 : X_MUX2
    generic map(
      LOC => "SLICE_X12Y114"
    )
    port map (
      IA => N1779,
      IB => N1780,
      O => u_CORTEXM0DS_u_logic_Y5ywx4,
      SEL => u_CORTEXM0DS_u_logic_Sgj2z4_25821
    );
  u_CORTEXM0DS_u_logic_Y5ywx41_F : X_LUT6
    generic map(
      LOC => "SLICE_X12Y114",
      INIT => X"FFFFFAFFFFFFFCFF"
    )
    port map (
      ADR5 => u_CORTEXM0DS_u_logic_H3d3z4_1_26135,
      ADR3 => u_CORTEXM0DS_u_logic_Wai2z4_25867,
      ADR0 => u_CORTEXM0DS_u_logic_Q8ywx41_28526,
      ADR1 => u_CORTEXM0DS_u_logic_Q8ywx42_28523,
      ADR2 => u_CORTEXM0DS_u_logic_Emi2z4_25932,
      ADR4 => u_CORTEXM0DS_u_logic_T1d3z4_25833,
      O => N1779
    );
  u_CORTEXM0DS_u_logic_Y5ywx41_G : X_LUT6
    generic map(
      LOC => "SLICE_X12Y114",
      INIT => X"FF77FF77FF77FF77"
    )
    port map (
      ADR4 => '1',
      ADR5 => '1',
      ADR2 => '1',
      ADR0 => u_CORTEXM0DS_u_logic_Qzq2z4_27681,
      ADR1 => u_CORTEXM0DS_u_logic_Wai2z4_25867,
      ADR3 => u_CORTEXM0DS_u_logic_Aok2z4_25881,
      O => N1780
    );
  u_CORTEXM0DS_u_logic_Q8ywx42 : X_LUT6
    generic map(
      LOC => "SLICE_X12Y114",
      INIT => X"303F303F0505F5F5"
    )
    port map (
      ADR0 => u_CORTEXM0DS_u_logic_Unm2z4_27582,
      ADR4 => u_CORTEXM0DS_u_logic_Rvu2z4_27610,
      ADR1 => u_CORTEXM0DS_u_logic_Ejm2z4_29324,
      ADR3 => u_CORTEXM0DS_u_logic_Gmm2z4_27384,
      ADR5 => u_CORTEXM0DS_u_logic_Svk2z4_1_28524,
      ADR2 => u_CORTEXM0DS_u_logic_Yaz2z4_1_28525,
      O => u_CORTEXM0DS_u_logic_Q8ywx42_28523
    );
  u_CORTEXM0DS_u_logic_Ejm2z4 : X_FF
    generic map(
      LOC => "SLICE_X12Y114",
      INIT => '1'
    )
    port map (
      CE => u_CORTEXM0DS_u_logic_Ofyvx4,
      CLK => NlwBufferSignal_u_CORTEXM0DS_u_logic_Ejm2z4_CLK,
      I => NlwBufferSignal_u_CORTEXM0DS_u_logic_Ejm2z4_IN,
      O => u_CORTEXM0DS_u_logic_Ejm2z4_29324,
      SET => u_CORTEXM0DS_u_logic_hreset_n_inv,
      RST => GND
    );
  u_CORTEXM0DS_u_logic_Cawwx41 : X_LUT6
    generic map(
      LOC => "SLICE_X12Y114",
      INIT => X"307000503070F050"
    )
    port map (
      ADR1 => u_CORTEXM0DS_u_logic_Skm2z4_27560,
      ADR0 => u_CORTEXM0DS_u_logic_Rvu2z4_27610,
      ADR2 => u_CORTEXM0DS_u_logic_Wzy2z4_26238,
      ADR5 => u_CORTEXM0DS_u_logic_Ejm2z4_29324,
      ADR3 => u_CORTEXM0DS_u_logic_Sjj2z4_26064,
      ADR4 => u_CORTEXM0DS_u_logic_Fgm2z4_26065,
      O => u_CORTEXM0DS_u_logic_Cawwx41_28163
    );
  u_CORTEXM0DS_u_logic_Dtj2z4_u_CORTEXM0DS_u_logic_Dtj2z4_CMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => u_CORTEXM0DS_u_logic_Kxkwx42_7589,
      O => u_CORTEXM0DS_u_logic_Kxkwx42_0
    );
  u_CORTEXM0DS_u_logic_Kxkwx42 : X_MUX2
    generic map(
      LOC => "SLICE_X12Y111"
    )
    port map (
      IA => N1937,
      IB => N1938,
      O => u_CORTEXM0DS_u_logic_Kxkwx42_7589,
      SEL => u_CORTEXM0DS_u_logic_Tki2z4_25989
    );
  u_CORTEXM0DS_u_logic_Kxkwx42_F : X_LUT6
    generic map(
      LOC => "SLICE_X12Y111",
      INIT => X"F0F00000F0F00000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR5 => '1',
      ADR3 => '1',
      ADR2 => u_CORTEXM0DS_u_logic_Fij2z4_25819,
      ADR4 => u_CORTEXM0DS_u_logic_I2t2z4_26808,
      O => N1937
    );
  u_CORTEXM0DS_u_logic_Kxkwx42_G : X_LUT6
    generic map(
      LOC => "SLICE_X12Y111",
      INIT => X"CFCF00008F8F8888"
    )
    port map (
      ADR3 => '1',
      ADR4 => u_CORTEXM0DS_u_logic_Jky2z4_25962,
      ADR2 => u_CORTEXM0DS_u_logic_Hyy2z4_25993,
      ADR5 => u_CORTEXM0DS_u_logic_Dvy2z4_25831,
      ADR1 => u_CORTEXM0DS_u_logic_Qem2z4_25991,
      ADR0 => u_CORTEXM0DS_u_logic_Yzi2z4_26513,
      O => N1938
    );
  u_CORTEXM0DS_u_logic_Dtj2z4 : X_FF
    generic map(
      LOC => "SLICE_X12Y111",
      INIT => '1'
    )
    port map (
      CE => u_CORTEXM0DS_u_logic_Ofyvx4,
      CLK => NlwBufferSignal_u_CORTEXM0DS_u_logic_Dtj2z4_CLK,
      I => NlwBufferSignal_u_CORTEXM0DS_u_logic_Dtj2z4_IN,
      O => u_CORTEXM0DS_u_logic_Dtj2z4_27382,
      SET => u_CORTEXM0DS_u_logic_hreset_n_inv,
      RST => GND
    );
  u_CORTEXM0DS_u_logic_Wa32z4_Db32z4_AND_5502_o6_SW0 : X_LUT6
    generic map(
      LOC => "SLICE_X12Y111",
      INIT => X"0500000080800000"
    )
    port map (
      ADR3 => u_CORTEXM0DS_u_logic_Ow43z4_27368,
      ADR1 => u_CORTEXM0DS_u_logic_Q713z4_26510,
      ADR5 => u_CORTEXM0DS_u_logic_Svk2z4_25841,
      ADR2 => u_CORTEXM0DS_u_logic_Yaz2z4_25842,
      ADR0 => u_CORTEXM0DS_u_logic_H3d3z4_25834,
      ADR4 => u_CORTEXM0DS_u_logic_T1d3z4_25833,
      O => N711
    );
  u_CORTEXM0DS_u_logic_Ruj2z4 : X_FF
    generic map(
      LOC => "SLICE_X12Y110",
      INIT => '1'
    )
    port map (
      CE => u_CORTEXM0DS_u_logic_Afyvx4,
      CLK => NlwBufferSignal_u_CORTEXM0DS_u_logic_Ruj2z4_CLK,
      I => NlwBufferSignal_u_CORTEXM0DS_u_logic_Ruj2z4_IN,
      O => u_CORTEXM0DS_u_logic_Ruj2z4_27580,
      SET => u_CORTEXM0DS_u_logic_hreset_n_inv,
      RST => GND
    );
  u_CORTEXM0DS_u_logic_V7ywx42 : X_LUT6
    generic map(
      LOC => "SLICE_X12Y110",
      INIT => X"00F035350FFF3535"
    )
    port map (
      ADR0 => u_CORTEXM0DS_u_logic_Txj2z4_27611,
      ADR5 => u_CORTEXM0DS_u_logic_Duu2z4_27437,
      ADR3 => u_CORTEXM0DS_u_logic_Dtj2z4_27382,
      ADR1 => u_CORTEXM0DS_u_logic_Fwj2z4_27448,
      ADR2 => u_CORTEXM0DS_u_logic_Svk2z4_3_26136,
      ADR4 => u_CORTEXM0DS_u_logic_Yaz2z4_2_26227,
      O => u_CORTEXM0DS_u_logic_V7ywx42_28514
    );
  u_CORTEXM0DS_u_logic_Fjswx44 : X_MUX2
    generic map(
      LOC => "SLICE_X12Y107"
    )
    port map (
      IA => N1941,
      IB => N1942,
      O => u_CORTEXM0DS_u_logic_Fjswx4,
      SEL => u_CORTEXM0DS_u_logic_Tki2z4_25989
    );
  u_CORTEXM0DS_u_logic_Fjswx44_F : X_LUT6
    generic map(
      LOC => "SLICE_X12Y107",
      INIT => X"F5F5F5F555FF5577"
    )
    port map (
      ADR5 => u_CORTEXM0DS_u_logic_Fij2z4_25819,
      ADR3 => u_CORTEXM0DS_u_logic_Nsk2z4_25994,
      ADR1 => u_CORTEXM0DS_u_logic_Qmkwx4,
      ADR4 => u_CORTEXM0DS_u_logic_Fjswx43_28531,
      ADR0 => u_CORTEXM0DS_u_logic_G2lwx4,
      ADR2 => u_CORTEXM0DS_u_logic_C3z2z4_26806,
      O => N1941
    );
  u_CORTEXM0DS_u_logic_T1d3z4 : X_FF
    generic map(
      LOC => "SLICE_X12Y107",
      INIT => '1'
    )
    port map (
      CE => u_CORTEXM0DS_u_logic_K6yvx4,
      CLK => NlwBufferSignal_u_CORTEXM0DS_u_logic_T1d3z4_CLK,
      I => u_CORTEXM0DS_u_logic_Fjswx4,
      O => u_CORTEXM0DS_u_logic_T1d3z4_25833,
      SET => u_CORTEXM0DS_u_logic_hreset_n_inv,
      RST => GND
    );
  u_CORTEXM0DS_u_logic_Fjswx44_G : X_LUT6
    generic map(
      LOC => "SLICE_X12Y107",
      INIT => X"C0FFF0FF88FF88FF"
    )
    port map (
      ADR3 => u_CORTEXM0DS_u_logic_G2lwx4,
      ADR0 => u_CORTEXM0DS_u_logic_Jky2z4_25962,
      ADR5 => u_CORTEXM0DS_u_logic_Dvy2z4_25831,
      ADR1 => u_CORTEXM0DS_u_logic_Qem2z4_25991,
      ADR4 => u_CORTEXM0DS_u_logic_Hyy2z4_25993,
      ADR2 => u_CORTEXM0DS_u_logic_Zoy2z4_25958,
      O => N1942
    );
  u_CORTEXM0DS_u_logic_G2lwx41 : X_LUT6
    generic map(
      LOC => "SLICE_X12Y107",
      INIT => X"2323002300000000"
    )
    port map (
      ADR1 => u_CORTEXM0DS_u_logic_Kzxvx4_Dbgvx4_AND_3862_o,
      ADR5 => u_CORTEXM0DS_u_logic_H2xvx4,
      ADR2 => u_CORTEXM0DS_u_logic_Nsk2z4_25994,
      ADR4 => u_CORTEXM0DS_u_logic_Pxyvx4,
      ADR3 => u_CORTEXM0DS_u_logic_Ffj2z4_25823,
      ADR0 => u_CORTEXM0DS_u_logic_Tki2z4_25989,
      O => u_CORTEXM0DS_u_logic_G2lwx4
    );
  u_CORTEXM0DS_u_logic_M4j2z4 : X_FF
    generic map(
      LOC => "SLICE_X12Y120",
      INIT => '1'
    )
    port map (
      CE => u_CORTEXM0DS_u_logic_Pu1wx4_inv_0,
      CLK => NlwBufferSignal_u_CORTEXM0DS_u_logic_M4j2z4_CLK,
      I => NlwBufferSignal_u_CORTEXM0DS_u_logic_M4j2z4_IN,
      O => u_CORTEXM0DS_u_logic_M4j2z4_26747,
      SET => u_CORTEXM0DS_u_logic_hreset_n_inv,
      RST => GND
    );
  N1046_N1046_DMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => N1047,
      O => N1047_0
    );
  u_CORTEXM0DS_u_logic_Xt6wx41_SW0 : X_LUT6
    generic map(
      LOC => "SLICE_X12Y118",
      INIT => X"CCFBCCBBCCFBCCBB"
    )
    port map (
      ADR3 => u_CORTEXM0DS_u_logic_Swy2z4_25980,
      ADR4 => u_CORTEXM0DS_u_logic_Ce7wx4_P37wx4_AND_1717_o,
      ADR2 => u_CORTEXM0DS_u_logic_Zei2z4_26515,
      ADR1 => u_CORTEXM0DS_u_logic_Pty2z4_26040,
      ADR0 => u_CORTEXM0DS_u_logic_Dvy2z4_25831,
      ADR5 => '1',
      O => N1046
    );
  u_CORTEXM0DS_u_logic_Xt6wx41_SW1 : X_LUT5
    generic map(
      LOC => "SLICE_X12Y118",
      INIT => X"CCFBCCFF"
    )
    port map (
      ADR3 => u_CORTEXM0DS_u_logic_Swy2z4_25980,
      ADR4 => u_CORTEXM0DS_u_logic_Ce7wx4_P37wx4_AND_1717_o,
      ADR2 => u_CORTEXM0DS_u_logic_Zei2z4_26515,
      ADR1 => u_CORTEXM0DS_u_logic_Pty2z4_26040,
      ADR0 => u_CORTEXM0DS_u_logic_Dvy2z4_25831,
      O => N1047
    );
  u_CORTEXM0DS_u_logic_Ce7wx4_P37wx4_AND_1717_o4 : X_LUT6
    generic map(
      LOC => "SLICE_X12Y118",
      INIT => X"CC00FF00CC00FC00"
    )
    port map (
      ADR0 => '1',
      ADR3 => u_CORTEXM0DS_u_logic_P37wx4,
      ADR4 => u_CORTEXM0DS_u_logic_Ark2z4_25827,
      ADR5 => u_CORTEXM0DS_u_logic_Ce7wx4_P37wx4_AND_1717_o3_27641,
      ADR2 => u_CORTEXM0DS_u_logic_Ce7wx4_P37wx4_AND_1717_o2_27640,
      ADR1 => u_CORTEXM0DS_u_logic_Ce7wx4_P37wx4_AND_1717_o1_27639,
      O => u_CORTEXM0DS_u_logic_Ce7wx4_P37wx4_AND_1717_o
    );
  u_CORTEXM0DS_u_logic_P37wx43 : X_LUT6
    generic map(
      LOC => "SLICE_X12Y118",
      INIT => X"FFFF4444FFFFC4CC"
    )
    port map (
      ADR1 => u_CORTEXM0DS_u_logic_P37wx42_27963,
      ADR5 => u_CORTEXM0DS_u_logic_C68wx4_Z6gvx4_AND_1775_o,
      ADR2 => u_CORTEXM0DS_u_logic_Nsk2z4_25994,
      ADR3 => u_CORTEXM0DS_u_logic_Aok2z4_25881,
      ADR0 => u_CORTEXM0DS_u_logic_Tki2z4_25989,
      ADR4 => u_CORTEXM0DS_u_logic_P37wx41_29331,
      O => u_CORTEXM0DS_u_logic_P37wx4
    );
  u_CORTEXM0DS_u_logic_P37wx41 : X_LUT6
    generic map(
      LOC => "SLICE_X12Y118",
      INIT => X"44445455CCCCFCFF"
    )
    port map (
      ADR1 => u_CORTEXM0DS_u_logic_Emi2z4_25932,
      ADR3 => u_CORTEXM0DS_u_logic_Aok2z4_25881,
      ADR2 => u_CORTEXM0DS_u_logic_Fij2z4_25819,
      ADR4 => u_CORTEXM0DS_u_logic_Sgj2z4_25821,
      ADR5 => u_CORTEXM0DS_u_logic_C68wx4_Z6gvx4_AND_1775_o,
      ADR0 => u_CORTEXM0DS_u_logic_Tki2z4_25989,
      O => u_CORTEXM0DS_u_logic_P37wx41_29331
    );
  u_CORTEXM0DS_u_logic_Kyi2z4_u_CORTEXM0DS_u_logic_Kyi2z4_DMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => N574,
      O => N574_0
    );
  u_CORTEXM0DS_u_logic_Kyi2z4_u_CORTEXM0DS_u_logic_Kyi2z4_CMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => N578_pack_6,
      O => N578
    );
  u_CORTEXM0DS_u_logic_Mbnvx41_SW0 : X_LUT6
    generic map(
      LOC => "SLICE_X13Y98",
      INIT => X"3300000033000000"
    )
    port map (
      ADR0 => '1',
      ADR2 => '1',
      ADR4 => ahbmi_hrdata_27_IBUF_0,
      ADR3 => u_CORTEXM0DS_u_logic_Z7i2z4_26076,
      ADR1 => u_CORTEXM0DS_u_logic_Rbi3z4_26075,
      ADR5 => '1',
      O => N572
    );
  u_CORTEXM0DS_u_logic_Tbnvx41_SW0 : X_LUT5
    generic map(
      LOC => "SLICE_X13Y98",
      INIT => X"30003000"
    )
    port map (
      ADR0 => '1',
      ADR2 => ahbmi_hrdata_26_IBUF_0,
      ADR4 => '1',
      ADR3 => u_CORTEXM0DS_u_logic_Z7i2z4_26076,
      ADR1 => u_CORTEXM0DS_u_logic_Rbi3z4_26075,
      O => N574
    );
  u_CORTEXM0DS_u_logic_Hcnvx41_SW0 : X_LUT6
    generic map(
      LOC => "SLICE_X13Y98",
      INIT => X"0C000C000C000C00"
    )
    port map (
      ADR0 => '1',
      ADR4 => '1',
      ADR1 => ahbmi_hrdata_25_IBUF_0,
      ADR3 => u_CORTEXM0DS_u_logic_Z7i2z4_26076,
      ADR2 => u_CORTEXM0DS_u_logic_Rbi3z4_26075,
      ADR5 => '1',
      O => N576
    );
  u_CORTEXM0DS_u_logic_Vcnvx41_SW0 : X_LUT5
    generic map(
      LOC => "SLICE_X13Y98",
      INIT => X"0A000A00"
    )
    port map (
      ADR1 => '1',
      ADR0 => ahbmi_hrdata_24_IBUF_0,
      ADR4 => '1',
      ADR3 => u_CORTEXM0DS_u_logic_Z7i2z4_26076,
      ADR2 => u_CORTEXM0DS_u_logic_Rbi3z4_26075,
      O => N578_pack_6
    );
  u_CORTEXM0DS_u_logic_Kyi2z4 : X_FF
    generic map(
      LOC => "SLICE_X13Y98",
      INIT => '1'
    )
    port map (
      CE => VCC,
      CLK => NlwBufferSignal_u_CORTEXM0DS_u_logic_Kyi2z4_CLK,
      I => u_CORTEXM0DS_u_logic_Vcnvx4,
      O => u_CORTEXM0DS_u_logic_Kyi2z4_27762,
      SET => u_CORTEXM0DS_u_logic_hreset_n_inv,
      RST => GND
    );
  u_CORTEXM0DS_u_logic_Vcnvx41 : X_LUT6
    generic map(
      LOC => "SLICE_X13Y98",
      INIT => X"F5E0F7E2F5E0D5C0"
    )
    port map (
      ADR4 => u_CORTEXM0DS_u_logic_Nbm2z4_27016,
      ADR5 => N578,
      ADR3 => u_CORTEXM0DS_u_logic_Kkrvx4,
      ADR2 => u_CORTEXM0DS_u_logic_Kyi2z4_27762,
      ADR0 => u_CORTEXM0DS_u_logic_Abovx4,
      ADR1 => u_CORTEXM0DS_u_logic_Edovx4,
      O => u_CORTEXM0DS_u_logic_Vcnvx4
    );
  u_CORTEXM0DS_u_logic_Rbi3z4 : X_FF
    generic map(
      LOC => "SLICE_X13Y98",
      INIT => '1'
    )
    port map (
      CE => VCC,
      CLK => NlwBufferSignal_u_CORTEXM0DS_u_logic_Rbi3z4_CLK,
      I => u_CORTEXM0DS_u_logic_Edhvx4,
      O => u_CORTEXM0DS_u_logic_Rbi3z4_26075,
      SET => u_CORTEXM0DS_u_logic_hreset_n_inv,
      RST => GND
    );
  u_CORTEXM0DS_u_logic_Edhvx41 : X_LUT6
    generic map(
      LOC => "SLICE_X13Y98",
      INIT => X"FFFF5FFFA0000000"
    )
    port map (
      ADR1 => '1',
      ADR2 => u_ahb_bridge_u_state_machine_HREADY_0,
      ADR0 => u_CORTEXM0DS_u_logic_Lma2z4_Sma2z4_AND_6530_o,
      ADR5 => u_CORTEXM0DS_u_logic_Rbi3z4_26075,
      ADR3 => u_CORTEXM0DS_u_logic_Pt52z4_Wt52z4_AND_5847_o,
      ADR4 => u_CORTEXM0DS_u_logic_hprot_o_2_H362z4_AND_5880_o,
      O => u_CORTEXM0DS_u_logic_Edhvx4
    );
  u_CORTEXM0DS_u_logic_Yx73z4 : X_FF
    generic map(
      LOC => "SLICE_X12Y126",
      INIT => '1'
    )
    port map (
      CE => u_CORTEXM0DS_u_logic_Wcyvx4,
      CLK => NlwBufferSignal_u_CORTEXM0DS_u_logic_Yx73z4_CLK,
      I => NlwBufferSignal_u_CORTEXM0DS_u_logic_Yx73z4_IN,
      O => u_CORTEXM0DS_u_logic_Yx73z4_27539,
      SET => u_CORTEXM0DS_u_logic_hreset_n_inv,
      RST => GND
    );
  u_CORTEXM0DS_u_logic_Mxor_Sfh2z4_xo_0_1_SW0 : X_LUT6
    generic map(
      LOC => "SLICE_X13Y100",
      INIT => X"33FF030F33FF030F"
    )
    port map (
      ADR0 => '1',
      ADR5 => '1',
      ADR1 => u_CORTEXM0DS_u_logic_Viy2z4_26924,
      ADR2 => u_CORTEXM0DS_u_logic_Fzl2z4_27730,
      ADR3 => u_CORTEXM0DS_u_logic_Y29wx4,
      ADR4 => u_CORTEXM0DS_u_logic_D1awx4_V0dwx4_AND_2283_o,
      O => N798
    );
  u_CORTEXM0DS_u_logic_Vapvx41 : X_LUT6
    generic map(
      LOC => "SLICE_X13Y100",
      INIT => X"08000A0000000000"
    )
    port map (
      ADR4 => u_CORTEXM0DS_u_logic_Fcj2z4_26073,
      ADR0 => u_CORTEXM0DS_u_logic_Vaw2z4_26074,
      ADR2 => u_CORTEXM0DS_u_logic_Rbi3z4_26075,
      ADR3 => u_CORTEXM0DS_u_logic_Z7i2z4_26076,
      ADR1 => u_CORTEXM0DS_u_logic_Tki2z4_25989,
      ADR5 => u_CORTEXM0DS_u_logic_Scpvx4_26077,
      O => u_CORTEXM0DS_u_logic_Vapvx4
    );
  u_CORTEXM0DS_u_logic_L7nvx4_SW0 : X_LUT6
    generic map(
      LOC => "SLICE_X13Y100",
      INIT => X"FFFFC0AAC0AAC0AA"
    )
    port map (
      ADR3 => u_CORTEXM0DS_u_logic_Scpvx4_26077,
      ADR2 => u_CORTEXM0DS_u_logic_Jhy2z4_27008,
      ADR1 => u_CORTEXM0DS_u_logic_Lbn2z4_27666,
      ADR0 => u_CORTEXM0DS_u_logic_Viy2z4_26924,
      ADR5 => ahbmi_hrdata_10_IBUF_0,
      ADR4 => u_CORTEXM0DS_u_logic_Qbpvx4_0,
      O => N290
    );
  u_CORTEXM0DS_u_logic_Viy2z4 : X_FF
    generic map(
      LOC => "SLICE_X13Y100",
      INIT => '1'
    )
    port map (
      CE => VCC,
      CLK => NlwBufferSignal_u_CORTEXM0DS_u_logic_Viy2z4_CLK,
      I => u_CORTEXM0DS_u_logic_L7nvx4_7998,
      O => u_CORTEXM0DS_u_logic_Viy2z4_26924,
      SET => u_CORTEXM0DS_u_logic_hreset_n_inv,
      RST => GND
    );
  u_CORTEXM0DS_u_logic_L7nvx4 : X_LUT6
    generic map(
      LOC => "SLICE_X13Y100",
      INIT => X"FFF8FF88FFF8FF88"
    )
    port map (
      ADR5 => '1',
      ADR0 => ahbmi_hrdata_26_IBUF_0,
      ADR2 => u_CORTEXM0DS_u_logic_Ahw2z4_27665,
      ADR1 => u_CORTEXM0DS_u_logic_Vapvx4,
      ADR4 => u_CORTEXM0DS_u_logic_Pfovx4,
      ADR3 => N290,
      O => u_CORTEXM0DS_u_logic_L7nvx4_7998
    );
  u_CORTEXM0DS_u_logic_Ht53z4 : X_FF
    generic map(
      LOC => "SLICE_X12Y122",
      INIT => '1'
    )
    port map (
      CE => u_CORTEXM0DS_u_logic_Kdyvx4,
      CLK => NlwBufferSignal_u_CORTEXM0DS_u_logic_Ht53z4_CLK,
      I => NlwBufferSignal_u_CORTEXM0DS_u_logic_Ht53z4_IN,
      O => u_CORTEXM0DS_u_logic_Ht53z4_27154,
      SET => u_CORTEXM0DS_u_logic_hreset_n_inv,
      RST => GND
    );
  u_CORTEXM0DS_u_logic_Nn0wx47 : X_LUT6
    generic map(
      LOC => "SLICE_X12Y122",
      INIT => X"FFFFEEDFFFFFFFDF"
    )
    port map (
      ADR2 => u_CORTEXM0DS_u_logic_Zb83z4_27396,
      ADR1 => u_CORTEXM0DS_u_logic_Svk2z4_25841,
      ADR4 => u_CORTEXM0DS_u_logic_Yaz2z4_25842,
      ADR5 => u_CORTEXM0DS_u_logic_Ht53z4_27154,
      ADR0 => u_CORTEXM0DS_u_logic_H3d3z4_25834,
      ADR3 => u_CORTEXM0DS_u_logic_T1d3z4_25833,
      O => u_CORTEXM0DS_u_logic_Nn0wx47_29020
    );
  u_CORTEXM0DS_u_logic_Y6i3z4 : X_FF
    generic map(
      LOC => "SLICE_X12Y124",
      INIT => '1'
    )
    port map (
      CE => u_CORTEXM0DS_u_logic_Meyvx4_0,
      CLK => NlwBufferSignal_u_CORTEXM0DS_u_logic_Y6i3z4_CLK,
      I => NlwBufferSignal_u_CORTEXM0DS_u_logic_Y6i3z4_IN,
      O => u_CORTEXM0DS_u_logic_Y6i3z4_27131,
      SET => u_CORTEXM0DS_u_logic_hreset_n_inv,
      RST => GND
    );
  u_CORTEXM0DS_u_logic_Mrsvx42_SW0 : X_LUT6
    generic map(
      LOC => "SLICE_X13Y92",
      INIT => X"FF5FFF5FFF57FF55"
    )
    port map (
      ADR0 => u_CORTEXM0DS_u_logic_Y6t2z4_25822,
      ADR3 => u_CORTEXM0DS_u_logic_Nsk2z4_25994,
      ADR5 => u_CORTEXM0DS_u_logic_Fij2z4_25819,
      ADR1 => u_CORTEXM0DS_u_logic_Ffj2z4_25823,
      ADR2 => u_CORTEXM0DS_u_logic_Sgj2z4_25821,
      ADR4 => u_CORTEXM0DS_u_logic_Clewx4,
      O => N1470
    );
  u_CORTEXM0DS_u_logic_Clewx41 : X_LUT6
    generic map(
      LOC => "SLICE_X13Y92",
      INIT => X"0000000000FF0000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR5 => u_CORTEXM0DS_u_logic_L8t2z4_25825,
      ADR4 => u_CORTEXM0DS_u_logic_Aok2z4_25881,
      ADR3 => u_CORTEXM0DS_u_logic_Tki2z4_25989,
      O => u_CORTEXM0DS_u_logic_Clewx4
    );
  u_CORTEXM0DS_u_logic_Msub_n16536_cy_4_11 : X_LUT6
    generic map(
      LOC => "SLICE_X13Y92",
      INIT => X"CCCCCCC8FFFFFFFF"
    )
    port map (
      ADR1 => u_CORTEXM0DS_u_logic_Nbm2z4_27016,
      ADR2 => u_CORTEXM0DS_u_logic_Y7y2z4_28004,
      ADR3 => u_CORTEXM0DS_u_logic_I3y2z4_27009,
      ADR0 => u_CORTEXM0DS_u_logic_K6y2z4_28211,
      ADR4 => u_CORTEXM0DS_u_logic_W4y2z4_28213,
      ADR5 => u_CORTEXM0DS_u_logic_By4wx4_28212,
      O => u_CORTEXM0DS_u_logic_Msub_n16536_cy(4)
    );
  u_CORTEXM0DS_u_logic_Y6t2z4 : X_FF
    generic map(
      LOC => "SLICE_X13Y92",
      INIT => '0'
    )
    port map (
      CE => u_CORTEXM0DS_u_logic_J5vvx4_0,
      CLK => NlwBufferSignal_u_CORTEXM0DS_u_logic_Y6t2z4_CLK,
      I => u_CORTEXM0DS_u_logic_By4wx4_28212,
      O => u_CORTEXM0DS_u_logic_Y6t2z4_25822,
      RST => u_CORTEXM0DS_u_logic_hreset_n_inv,
      SET => GND
    );
  u_CORTEXM0DS_u_logic_By4wx4 : X_LUT6
    generic map(
      LOC => "SLICE_X13Y92",
      INIT => X"F0F0F0F0F0F0F0E0"
    )
    port map (
      ADR2 => u_CORTEXM0DS_u_logic_Nbm2z4_27016,
      ADR5 => u_CORTEXM0DS_u_logic_K6y2z4_28211,
      ADR0 => u_CORTEXM0DS_u_logic_I3y2z4_27009,
      ADR1 => u_CORTEXM0DS_u_logic_Bdm2z4_28599,
      ADR3 => u_CORTEXM0DS_u_logic_Bby2z4_28243,
      ADR4 => N262,
      O => u_CORTEXM0DS_u_logic_By4wx4_28212
    );
  u_CORTEXM0DS_u_logic_Enw2z4 : X_FF
    generic map(
      LOC => "SLICE_X13Y95",
      INIT => '1'
    )
    port map (
      CE => VCC,
      CLK => NlwBufferSignal_u_CORTEXM0DS_u_logic_Enw2z4_CLK,
      I => u_CORTEXM0DS_u_logic_Aphvx4,
      O => u_CORTEXM0DS_u_logic_Enw2z4_27006,
      SET => u_CORTEXM0DS_u_logic_hreset_n_inv,
      RST => GND
    );
  u_CORTEXM0DS_u_logic_Aphvx41 : X_LUT6
    generic map(
      LOC => "SLICE_X13Y95",
      INIT => X"0808FF00FF00FF00"
    )
    port map (
      ADR4 => u_CORTEXM0DS_u_logic_Vaw2z4_26074,
      ADR5 => u_ahb_bridge_u_state_machine_HREADY_0,
      ADR0 => ahbmi_hrdata_14_IBUF_0,
      ADR3 => u_CORTEXM0DS_u_logic_Enw2z4_27006,
      ADR2 => u_CORTEXM0DS_u_logic_Rbi3z4_26075,
      ADR1 => u_CORTEXM0DS_u_logic_Z7i2z4_26076,
      O => u_CORTEXM0DS_u_logic_Aphvx4
    );
  u_CORTEXM0DS_u_logic_Bthvx42 : X_LUT6
    generic map(
      LOC => "SLICE_X13Y99",
      INIT => X"1000000000100000"
    )
    port map (
      ADR2 => u_CORTEXM0DS_u_logic_Tki2z4_25989,
      ADR4 => u_CORTEXM0DS_u_logic_Dvy2z4_25831,
      ADR1 => u_CORTEXM0DS_u_logic_L8t2z4_25825,
      ADR0 => u_CORTEXM0DS_u_logic_U2x2z4_26050,
      ADR5 => u_CORTEXM0DS_u_logic_H9i2z4_25992,
      ADR3 => u_CORTEXM0DS_u_logic_Qem2z4_25991,
      O => u_CORTEXM0DS_u_logic_Bthvx42_29038
    );
  u_CORTEXM0DS_u_logic_Ahw2z4 : X_FF
    generic map(
      LOC => "SLICE_X13Y99",
      INIT => '1'
    )
    port map (
      CE => VCC,
      CLK => NlwBufferSignal_u_CORTEXM0DS_u_logic_Ahw2z4_CLK,
      I => u_CORTEXM0DS_u_logic_Cqhvx4,
      O => u_CORTEXM0DS_u_logic_Ahw2z4_27665,
      SET => u_CORTEXM0DS_u_logic_hreset_n_inv,
      RST => GND
    );
  u_CORTEXM0DS_u_logic_Cqhvx41 : X_LUT6
    generic map(
      LOC => "SLICE_X13Y99",
      INIT => X"3300B380FF00FF00"
    )
    port map (
      ADR5 => u_CORTEXM0DS_u_logic_Vaw2z4_26074,
      ADR1 => u_ahb_bridge_u_state_machine_HREADY_0,
      ADR2 => ahbmi_hrdata_10_IBUF_0,
      ADR3 => u_CORTEXM0DS_u_logic_Ahw2z4_27665,
      ADR4 => u_CORTEXM0DS_u_logic_Rbi3z4_26075,
      ADR0 => u_CORTEXM0DS_u_logic_Z7i2z4_26076,
      O => u_CORTEXM0DS_u_logic_Cqhvx4
    );
  u_CORTEXM0DS_u_logic_Vaw2z4_u_CORTEXM0DS_u_logic_Vaw2z4_AMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => u_CORTEXM0DS_u_logic_Bpsvx4,
      O => u_CORTEXM0DS_u_logic_Bpsvx4_0
    );
  u_CORTEXM0DS_u_logic_Vaw2z4 : X_FF
    generic map(
      LOC => "SLICE_X13Y97",
      INIT => '0'
    )
    port map (
      CE => VCC,
      CLK => NlwBufferSignal_u_CORTEXM0DS_u_logic_Vaw2z4_CLK,
      I => u_CORTEXM0DS_u_logic_Erhvx4,
      O => u_CORTEXM0DS_u_logic_Vaw2z4_26074,
      RST => u_CORTEXM0DS_u_logic_hreset_n_inv,
      SET => GND
    );
  u_CORTEXM0DS_u_logic_Erhvx41 : X_LUT6
    generic map(
      LOC => "SLICE_X13Y97",
      INIT => X"FC0C0C0CFC0C0C0C"
    )
    port map (
      ADR0 => '1',
      ADR2 => u_ahb_bridge_u_state_machine_HREADY_0,
      ADR3 => u_CORTEXM0DS_u_logic_Lma2z4_Sma2z4_AND_6530_o,
      ADR1 => u_CORTEXM0DS_u_logic_Vaw2z4_26074,
      ADR4 => u_CORTEXM0DS_u_logic_Pt52z4_Wt52z4_AND_5847_o,
      ADR5 => '1',
      O => u_CORTEXM0DS_u_logic_Erhvx4
    );
  u_CORTEXM0DS_u_logic_Bpsvx41 : X_LUT5
    generic map(
      LOC => "SLICE_X13Y97",
      INIT => X"C0C0C0C0"
    )
    port map (
      ADR0 => '1',
      ADR2 => u_ahb_bridge_u_state_machine_HREADY_0,
      ADR3 => '1',
      ADR1 => u_CORTEXM0DS_u_logic_Vaw2z4_26074,
      ADR4 => '1',
      O => u_CORTEXM0DS_u_logic_Bpsvx4
    );
  u_CORTEXM0DS_u_logic_Mww2z4 : X_FF
    generic map(
      LOC => "SLICE_X13Y93",
      INIT => '1'
    )
    port map (
      CE => VCC,
      CLK => NlwBufferSignal_u_CORTEXM0DS_u_logic_Mww2z4_CLK,
      I => u_CORTEXM0DS_u_logic_Knhvx4,
      O => u_CORTEXM0DS_u_logic_Mww2z4_28639,
      SET => u_CORTEXM0DS_u_logic_hreset_n_inv,
      RST => GND
    );
  u_CORTEXM0DS_u_logic_Knhvx41 : X_LUT6
    generic map(
      LOC => "SLICE_X13Y93",
      INIT => X"0808FF00FF00FF00"
    )
    port map (
      ADR4 => u_CORTEXM0DS_u_logic_Vaw2z4_26074,
      ADR5 => u_ahb_bridge_u_state_machine_HREADY_0,
      ADR1 => ahbmi_hrdata_4_IBUF_0,
      ADR3 => u_CORTEXM0DS_u_logic_Mww2z4_28639,
      ADR2 => u_CORTEXM0DS_u_logic_Rbi3z4_26075,
      ADR0 => u_CORTEXM0DS_u_logic_Z7i2z4_26076,
      O => u_CORTEXM0DS_u_logic_Knhvx4
    );
  u_CORTEXM0DS_u_logic_E143z4 : X_FF
    generic map(
      LOC => "SLICE_X12Y123",
      INIT => '1'
    )
    port map (
      CE => u_CORTEXM0DS_u_logic_Rdyvx4_0,
      CLK => NlwBufferSignal_u_CORTEXM0DS_u_logic_E143z4_CLK,
      I => NlwBufferSignal_u_CORTEXM0DS_u_logic_E143z4_IN,
      O => u_CORTEXM0DS_u_logic_E143z4_28800,
      SET => u_CORTEXM0DS_u_logic_hreset_n_inv,
      RST => GND
    );
  u_CORTEXM0DS_u_logic_Ce7wx4_P37wx4_AND_1717_o1 : X_LUT6
    generic map(
      LOC => "SLICE_X12Y119",
      INIT => X"0F0FFFFF000D00FF"
    )
    port map (
      ADR2 => u_CORTEXM0DS_u_logic_Sgj2z4_25821,
      ADR3 => u_CORTEXM0DS_u_logic_Nsk2z4_25994,
      ADR1 => u_CORTEXM0DS_u_logic_Npk2z4_25818,
      ADR0 => u_CORTEXM0DS_u_logic_Ffj2z4_25823,
      ADR5 => u_CORTEXM0DS_u_logic_Emi2z4_25932,
      ADR4 => u_CORTEXM0DS_u_logic_Tki2z4_25989,
      O => u_CORTEXM0DS_u_logic_Ce7wx4_P37wx4_AND_1717_o1_27639
    );
  u_CORTEXM0DS_u_logic_Ce7wx4_P37wx4_AND_1717_o2 : X_LUT6
    generic map(
      LOC => "SLICE_X12Y119",
      INIT => X"F1F0F5F5F1F1F5F5"
    )
    port map (
      ADR0 => u_CORTEXM0DS_u_logic_Npk2z4_25818,
      ADR1 => u_CORTEXM0DS_u_logic_Tki2z4_25989,
      ADR3 => u_CORTEXM0DS_u_logic_Sgj2z4_25821,
      ADR5 => u_CORTEXM0DS_u_logic_Aok2z4_25881,
      ADR4 => u_CORTEXM0DS_u_logic_Ffj2z4_25823,
      ADR2 => u_CORTEXM0DS_u_logic_Emi2z4_25932,
      O => u_CORTEXM0DS_u_logic_Ce7wx4_P37wx4_AND_1717_o2_27640
    );
  u_CORTEXM0DS_u_logic_T1y2z4 : X_FF
    generic map(
      LOC => "SLICE_X13Y91",
      INIT => '1'
    )
    port map (
      CE => VCC,
      CLK => NlwBufferSignal_u_CORTEXM0DS_u_logic_T1y2z4_CLK,
      I => u_CORTEXM0DS_u_logic_Slnvx4,
      O => u_CORTEXM0DS_u_logic_T1y2z4_28188,
      SET => u_CORTEXM0DS_u_logic_hreset_n_inv,
      RST => GND
    );
  u_CORTEXM0DS_u_logic_Slnvx41 : X_LUT6
    generic map(
      LOC => "SLICE_X13Y91",
      INIT => X"FFF5FFF5FDFDFFFF"
    )
    port map (
      ADR1 => u_CORTEXM0DS_u_logic_Rbi3z4_26075,
      ADR2 => u_CORTEXM0DS_u_logic_Nbm2z4_27016,
      ADR4 => u_CORTEXM0DS_u_logic_Z7i2z4_26076,
      ADR3 => u_CORTEXM0DS_u_logic_T1y2z4_28188,
      ADR0 => u_CORTEXM0DS_u_logic_Abovx4,
      ADR5 => u_CORTEXM0DS_u_logic_Edovx4,
      O => u_CORTEXM0DS_u_logic_Slnvx4
    );
  u_CORTEXM0DS_u_logic_Koj2z4 : X_FF
    generic map(
      LOC => "SLICE_X12Y125",
      INIT => '1'
    )
    port map (
      CE => u_CORTEXM0DS_u_logic_Siqvx4,
      CLK => NlwBufferSignal_u_CORTEXM0DS_u_logic_Koj2z4_CLK,
      I => NlwBufferSignal_u_CORTEXM0DS_u_logic_Koj2z4_IN,
      O => u_CORTEXM0DS_u_logic_Koj2z4_27463,
      SET => u_CORTEXM0DS_u_logic_hreset_n_inv,
      RST => GND
    );
  u_CORTEXM0DS_u_logic_Ipm2z4 : X_FF
    generic map(
      LOC => "SLICE_X13Y108",
      INIT => '1'
    )
    port map (
      CE => u_CORTEXM0DS_u_logic_Siqvx4,
      CLK => NlwBufferSignal_u_CORTEXM0DS_u_logic_Ipm2z4_CLK,
      I => NlwBufferSignal_u_CORTEXM0DS_u_logic_Ipm2z4_IN,
      O => u_CORTEXM0DS_u_logic_Ipm2z4_26387,
      SET => u_CORTEXM0DS_u_logic_hreset_n_inv,
      RST => GND
    );
  u_CORTEXM0DS_u_logic_Imt2z4 : X_FF
    generic map(
      LOC => "SLICE_X13Y113",
      INIT => '1'
    )
    port map (
      CE => u_CORTEXM0DS_u_logic_Hfyvx4,
      CLK => NlwBufferSignal_u_CORTEXM0DS_u_logic_Imt2z4_CLK,
      I => u_CORTEXM0DS_u_logic_G5qvx4,
      O => u_CORTEXM0DS_u_logic_Imt2z4_27456,
      SET => u_CORTEXM0DS_u_logic_hreset_n_inv,
      RST => GND
    );
  u_CORTEXM0DS_u_logic_G5qvx41 : X_LUT6
    generic map(
      LOC => "SLICE_X13Y113",
      INIT => X"BFFFBFFFFFFFBFFF"
    )
    port map (
      ADR1 => N444,
      ADR4 => u_CORTEXM0DS_u_logic_Pri3z4_1_0,
      ADR5 => u_CORTEXM0DS_u_logic_Omcwx4_Vmcwx4_AND_2244_o,
      ADR2 => u_CORTEXM0DS_u_logic_Exawx4_Lxawx4_AND_2035_o_27197,
      ADR3 => u_CORTEXM0DS_u_logic_Niyvx4_Uiyvx4_AND_982_o3_28592,
      ADR0 => u_CORTEXM0DS_u_logic_B8nwx4_I8nwx4_AND_3224_o_26351,
      O => u_CORTEXM0DS_u_logic_G5qvx4
    );
  u_CORTEXM0DS_u_logic_Nt03z4 : X_FF
    generic map(
      LOC => "SLICE_X13Y116",
      INIT => '1'
    )
    port map (
      CE => u_CORTEXM0DS_u_logic_Meyvx4_0,
      CLK => NlwBufferSignal_u_CORTEXM0DS_u_logic_Nt03z4_CLK,
      I => NlwBufferSignal_u_CORTEXM0DS_u_logic_Nt03z4_IN,
      O => u_CORTEXM0DS_u_logic_Nt03z4_27292,
      SET => u_CORTEXM0DS_u_logic_hreset_n_inv,
      RST => GND
    );
  u_CORTEXM0DS_u_logic_Madd_n16585_lut_5_SW0 : X_LUT6
    generic map(
      LOC => "SLICE_X13Y116",
      INIT => X"3303FF0F3303FF0F"
    )
    port map (
      ADR0 => '1',
      ADR5 => '1',
      ADR2 => u_CORTEXM0DS_u_logic_Zcn2z4_26468,
      ADR4 => u_CORTEXM0DS_u_logic_Jky2z4_25962,
      ADR1 => u_CORTEXM0DS_u_logic_Y29wx4,
      ADR3 => u_CORTEXM0DS_u_logic_D1awx4_V0dwx4_AND_2283_o,
      O => N800
    );
  u_CORTEXM0DS_u_logic_Hk0wx417_SW0 : X_LUT6
    generic map(
      LOC => "SLICE_X13Y116",
      INIT => X"000000FF0000FFFF"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR5 => u_CORTEXM0DS_u_logic_Auk2z4_26809,
      ADR4 => u_CORTEXM0DS_u_logic_Bx9vx4_H1cwx4_AND_2232_o,
      ADR3 => u_CORTEXM0DS_u_logic_Y29wx4,
      O => N1690
    );
  u_CORTEXM0DS_u_logic_Y29wx41 : X_LUT6
    generic map(
      LOC => "SLICE_X13Y116",
      INIT => X"0000000080800000"
    )
    port map (
      ADR3 => '1',
      ADR2 => u_CORTEXM0DS_u_logic_Pdi2z4_26208,
      ADR1 => u_CORTEXM0DS_u_logic_Nsk2z4_25994,
      ADR5 => u_CORTEXM0DS_u_logic_Ark2z4_25827,
      ADR0 => u_CORTEXM0DS_u_logic_Aok2z4_25881,
      ADR4 => u_CORTEXM0DS_u_logic_Sgj2z4_25821,
      O => u_CORTEXM0DS_u_logic_Y29wx4
    );
  u_CORTEXM0DS_u_logic_E5awx41_SW0 : X_LUT6
    generic map(
      LOC => "SLICE_X13Y116",
      INIT => X"26263F3F26263F3F"
    )
    port map (
      ADR5 => '1',
      ADR3 => '1',
      ADR1 => u_CORTEXM0DS_u_logic_C3z2z4_26806,
      ADR0 => u_CORTEXM0DS_u_logic_Swy2z4_25980,
      ADR2 => u_CORTEXM0DS_u_logic_H1cwx4,
      ADR4 => u_CORTEXM0DS_u_logic_Y29wx4,
      O => N1679
    );
  u_CORTEXM0DS_u_logic_I6w2z4 : X_FF
    generic map(
      LOC => "SLICE_X13Y117",
      INIT => '0'
    )
    port map (
      CE => VCC,
      CLK => NlwBufferSignal_u_CORTEXM0DS_u_logic_I6w2z4_CLK,
      I => u_CORTEXM0DS_u_logic_X7mvx4,
      O => u_CORTEXM0DS_u_logic_I6w2z4_28875,
      RST => u_CORTEXM0DS_u_logic_hreset_n_inv,
      SET => GND
    );
  u_CORTEXM0DS_u_logic_X7mvx42 : X_LUT6
    generic map(
      LOC => "SLICE_X13Y117",
      INIT => X"F7777777A0000000"
    )
    port map (
      ADR1 => u_CORTEXM0DS_u_logic_Tki2z4_25989,
      ADR0 => u_ahb_bridge_u_state_machine_HREADY_0,
      ADR4 => u_CORTEXM0DS_u_logic_X7mvx41_29339,
      ADR5 => u_CORTEXM0DS_u_logic_I6w2z4_28875,
      ADR2 => u_CORTEXM0DS_u_logic_A4t2z4_25978,
      ADR3 => u_CORTEXM0DS_u_logic_O5t2z4_25820,
      O => u_CORTEXM0DS_u_logic_X7mvx4
    );
  u_CORTEXM0DS_u_logic_X7mvx41 : X_LUT6
    generic map(
      LOC => "SLICE_X13Y117",
      INIT => X"AA00AA00AA00EA40"
    )
    port map (
      ADR0 => u_CORTEXM0DS_u_logic_Y9t2z4_26894,
      ADR4 => u_CORTEXM0DS_u_logic_Mwb2z4_Q5gvx4_AND_6653_o,
      ADR1 => u_CORTEXM0DS_u_logic_Mtqvx43_26057,
      ADR2 => u_CORTEXM0DS_u_logic_Ye4wx4,
      ADR5 => u_CORTEXM0DS_u_logic_R1w2z4_25951,
      ADR3 => u_CORTEXM0DS_u_logic_S4w2z4_26274,
      O => u_CORTEXM0DS_u_logic_X7mvx41_29339
    );
  u_CORTEXM0DS_u_logic_Qb3wx42 : X_LUT6
    generic map(
      LOC => "SLICE_X13Y117",
      INIT => X"A0552A5580442A55"
    )
    port map (
      ADR0 => u_CORTEXM0DS_u_logic_Npk2z4_25818,
      ADR3 => u_CORTEXM0DS_u_logic_Ffj2z4_25823,
      ADR4 => u_CORTEXM0DS_u_logic_Nsk2z4_25994,
      ADR2 => u_CORTEXM0DS_u_logic_Aok2z4_25881,
      ADR1 => u_CORTEXM0DS_u_logic_Sgj2z4_25821,
      ADR5 => u_CORTEXM0DS_u_logic_O5t2z4_25820,
      O => u_CORTEXM0DS_u_logic_Qb3wx42_29010
    );
  u_CORTEXM0DS_u_logic_Fwj2z4_u_CORTEXM0DS_u_logic_Fwj2z4_DMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => N631,
      O => N631_0
    );
  u_CORTEXM0DS_u_logic_Cgyvx45_SW0 : X_LUT6
    generic map(
      LOC => "SLICE_X13Y111",
      INIT => X"FFFFC0CCFFFFC0CC"
    )
    port map (
      ADR0 => '1',
      ADR1 => u_CORTEXM0DS_u_logic_Cgyvx411,
      ADR3 => u_CORTEXM0DS_u_logic_Xd8wx4,
      ADR2 => u_CORTEXM0DS_u_logic_N142z4_U142z4_AND_5606_o,
      ADR4 => u_CORTEXM0DS_u_logic_Cgyvx44_29336,
      ADR5 => '1',
      O => N630
    );
  u_CORTEXM0DS_u_logic_Cgyvx45_SW1 : X_LUT5
    generic map(
      LOC => "SLICE_X13Y111",
      INIT => X"FFFF00CC"
    )
    port map (
      ADR0 => '1',
      ADR1 => u_CORTEXM0DS_u_logic_Cgyvx411,
      ADR3 => u_CORTEXM0DS_u_logic_Xd8wx4,
      ADR2 => '1',
      ADR4 => u_CORTEXM0DS_u_logic_Cgyvx44_29336,
      O => N631
    );
  u_CORTEXM0DS_u_logic_Cgyvx44 : X_LUT6
    generic map(
      LOC => "SLICE_X13Y111",
      INIT => X"30103F15F050FF55"
    )
    port map (
      ADR1 => u_CORTEXM0DS_u_logic_Nen2z4_28183,
      ADR5 => u_CORTEXM0DS_u_logic_Zcn2z4_26468,
      ADR2 => u_CORTEXM0DS_u_logic_Cyq2z4_26532,
      ADR4 => u_CORTEXM0DS_u_logic_G0w2z4_25948,
      ADR0 => u_CORTEXM0DS_u_logic_Xd8wx4,
      ADR3 => u_CORTEXM0DS_u_logic_N142z4_U142z4_AND_5606_o,
      O => u_CORTEXM0DS_u_logic_Cgyvx44_29336
    );
  u_CORTEXM0DS_u_logic_Cgyvx4111 : X_LUT6
    generic map(
      LOC => "SLICE_X13Y111",
      INIT => X"FFFFF3F7FFFFFFFF"
    )
    port map (
      ADR2 => u_CORTEXM0DS_u_logic_Tki2z4_25989,
      ADR1 => u_CORTEXM0DS_u_logic_Pdi2z4_26208,
      ADR4 => u_CORTEXM0DS_u_logic_Us2wx4_Nggvx4_OR_1282_o,
      ADR3 => u_CORTEXM0DS_u_logic_Qzq2z4_27681,
      ADR0 => u_CORTEXM0DS_u_logic_Cyq2z4_26532,
      ADR5 => u_CORTEXM0DS_u_logic_X77wx4,
      O => u_CORTEXM0DS_u_logic_Cgyvx411
    );
  u_CORTEXM0DS_u_logic_Fwj2z4 : X_FF
    generic map(
      LOC => "SLICE_X13Y111",
      INIT => '1'
    )
    port map (
      CE => u_CORTEXM0DS_u_logic_Siqvx4,
      CLK => NlwBufferSignal_u_CORTEXM0DS_u_logic_Fwj2z4_CLK,
      I => NlwBufferSignal_u_CORTEXM0DS_u_logic_Fwj2z4_IN,
      O => u_CORTEXM0DS_u_logic_Fwj2z4_27448,
      SET => u_CORTEXM0DS_u_logic_hreset_n_inv,
      RST => GND
    );
  u_CORTEXM0DS_u_logic_X77wx41 : X_LUT6
    generic map(
      LOC => "SLICE_X13Y111",
      INIT => X"F0F0F0F000000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR4 => '1',
      ADR3 => '1',
      ADR5 => u_CORTEXM0DS_u_logic_Fij2z4_25819,
      ADR2 => u_CORTEXM0DS_u_logic_Npk2z4_25818,
      O => u_CORTEXM0DS_u_logic_X77wx4
    );
  u_CORTEXM0DS_u_logic_Xzavx41 : X_LUT6
    generic map(
      LOC => "SLICE_X13Y112",
      INIT => X"000F0000080F0000"
    )
    port map (
      ADR1 => u_CORTEXM0DS_u_logic_Emi2z4_25932,
      ADR2 => u_CORTEXM0DS_u_logic_Nsk2z4_25994,
      ADR4 => u_CORTEXM0DS_u_logic_Ark2z4_25827,
      ADR0 => u_CORTEXM0DS_u_logic_Ffj2z4_25823,
      ADR3 => u_CORTEXM0DS_u_logic_Kuc2z422,
      ADR5 => u_CORTEXM0DS_u_logic_Oedwx4,
      O => u_CORTEXM0DS_u_logic_Xzavx41_29338
    );
  u_CORTEXM0DS_u_logic_Xzavx45 : X_LUT6
    generic map(
      LOC => "SLICE_X13Y112",
      INIT => X"AA88AAAAA888AAAA"
    )
    port map (
      ADR0 => u_CORTEXM0DS_u_logic_Pdi2z4_26208,
      ADR3 => u_CORTEXM0DS_u_logic_Aok2z4_25881,
      ADR2 => u_CORTEXM0DS_u_logic_Xzavx42_0,
      ADR4 => u_CORTEXM0DS_u_logic_T3ovx4,
      ADR1 => u_CORTEXM0DS_u_logic_Xzavx44_29337,
      ADR5 => u_CORTEXM0DS_u_logic_Xzavx41_29338,
      O => u_CORTEXM0DS_u_logic_Xzavx4
    );
  u_CORTEXM0DS_u_logic_Sznvx41 : X_LUT6
    generic map(
      LOC => "SLICE_X13Y112",
      INIT => X"FFFFFFFF55555555"
    )
    port map (
      ADR4 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR0 => u_CORTEXM0DS_u_logic_O5t2z4_25820,
      ADR5 => u_CORTEXM0DS_u_logic_Nsk2z4_25994,
      O => u_CORTEXM0DS_u_logic_Sznvx4
    );
  u_CORTEXM0DS_u_logic_Unm2z4 : X_FF
    generic map(
      LOC => "SLICE_X13Y112",
      INIT => '1'
    )
    port map (
      CE => u_CORTEXM0DS_u_logic_Xppvx4_0,
      CLK => NlwBufferSignal_u_CORTEXM0DS_u_logic_Unm2z4_CLK,
      I => NlwBufferSignal_u_CORTEXM0DS_u_logic_Unm2z4_IN,
      O => u_CORTEXM0DS_u_logic_Unm2z4_27582,
      SET => u_CORTEXM0DS_u_logic_hreset_n_inv,
      RST => GND
    );
  u_CORTEXM0DS_u_logic_Xzavx44 : X_LUT6
    generic map(
      LOC => "SLICE_X13Y112",
      INIT => X"FF00FF44C000C444"
    )
    port map (
      ADR3 => u_CORTEXM0DS_u_logic_Tki2z4_25989,
      ADR2 => u_CORTEXM0DS_u_logic_D2ovx4_0,
      ADR1 => u_CORTEXM0DS_u_logic_Npk2z4_25818,
      ADR5 => u_CORTEXM0DS_u_logic_Xzavx43_26514,
      ADR0 => u_CORTEXM0DS_u_logic_Sgj2z4_25821,
      ADR4 => u_CORTEXM0DS_u_logic_Sznvx4,
      O => u_CORTEXM0DS_u_logic_Xzavx44_29337
    );
  u_CORTEXM0DS_u_logic_Fgm2z4_u_CORTEXM0DS_u_logic_Fgm2z4_CMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => u_CORTEXM0DS_u_logic_Rblwx44_pack_1,
      O => u_CORTEXM0DS_u_logic_Rblwx44_29334
    );
  u_CORTEXM0DS_u_logic_Bswvx41 : X_LUT6
    generic map(
      LOC => "SLICE_X13Y109",
      INIT => X"FFFF00FFFFFF00FF"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => u_CORTEXM0DS_u_logic_L8t2z4_25825,
      ADR4 => u_CORTEXM0DS_u_logic_O5t2z4_25820,
      ADR5 => '1',
      O => u_CORTEXM0DS_u_logic_Bswvx4
    );
  u_CORTEXM0DS_u_logic_Rblwx43 : X_LUT5
    generic map(
      LOC => "SLICE_X13Y109",
      INIT => X"000000EC"
    )
    port map (
      ADR1 => u_CORTEXM0DS_u_logic_Rblwx42_27891,
      ADR0 => u_CORTEXM0DS_u_logic_Qem2z4_25991,
      ADR2 => u_CORTEXM0DS_u_logic_Rblwx43_27892,
      ADR3 => u_CORTEXM0DS_u_logic_L8t2z4_25825,
      ADR4 => u_CORTEXM0DS_u_logic_O5t2z4_25820,
      O => u_CORTEXM0DS_u_logic_Rblwx44_pack_1
    );
  u_CORTEXM0DS_u_logic_Fgm2z4 : X_FF
    generic map(
      LOC => "SLICE_X13Y109",
      INIT => '1'
    )
    port map (
      CE => u_CORTEXM0DS_u_logic_Yafwx4_0,
      CLK => NlwBufferSignal_u_CORTEXM0DS_u_logic_Fgm2z4_CLK,
      I => u_CORTEXM0DS_u_logic_Rblwx4,
      O => u_CORTEXM0DS_u_logic_Fgm2z4_26065,
      SET => u_CORTEXM0DS_u_logic_hreset_n_inv,
      RST => GND
    );
  u_CORTEXM0DS_u_logic_Rblwx45 : X_LUT6
    generic map(
      LOC => "SLICE_X13Y109",
      INIT => X"FFFFFFFFFFFF8FFF"
    )
    port map (
      ADR5 => u_CORTEXM0DS_u_logic_Rblwx44_29334,
      ADR3 => u_CORTEXM0DS_u_logic_Jmrwx4_Epxvx4_OR_849_o,
      ADR4 => u_CORTEXM0DS_u_logic_Rblwx45_0,
      ADR2 => u_CORTEXM0DS_u_logic_Frrwx4,
      ADR1 => u_CORTEXM0DS_u_logic_Rblwx41_27391,
      ADR0 => u_CORTEXM0DS_u_logic_Rxl2z4_27680,
      O => u_CORTEXM0DS_u_logic_Rblwx4
    );
  u_CORTEXM0DS_u_logic_Wjjwx4_Dkjwx4_AND_2814_o : X_LUT6
    generic map(
      LOC => "SLICE_X13Y109",
      INIT => X"A8000000A800A800"
    )
    port map (
      ADR0 => u_CORTEXM0DS_u_logic_V2xvx4,
      ADR3 => u_ahb_bridge_u_state_machine_HREADY_0,
      ADR4 => N1835,
      ADR2 => u_CORTEXM0DS_u_logic_Msyvx4,
      ADR1 => u_CORTEXM0DS_u_logic_Bswvx4,
      ADR5 => u_CORTEXM0DS_u_logic_A4t2z4_25978,
      O => u_CORTEXM0DS_u_logic_Wjjwx4_Dkjwx4_AND_2814_o_27888
    );
  u_CORTEXM0DS_u_logic_Op52z4_Gl52z4_OR_1175_o11 : X_LUT6
    generic map(
      LOC => "SLICE_X13Y115",
      INIT => X"5555000055550000"
    )
    port map (
      ADR5 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR0 => u_CORTEXM0DS_u_logic_Yaz2z4_25842,
      ADR4 => u_CORTEXM0DS_u_logic_H3d3z4_25834,
      O => u_CORTEXM0DS_u_logic_Op52z4_Gl52z4_OR_1175_o1
    );
  u_CORTEXM0DS_u_logic_K55xx4_R55xx4_AND_5295_o4 : X_LUT6
    generic map(
      LOC => "SLICE_X13Y115",
      INIT => X"8888AAAA0AAAAAAA"
    )
    port map (
      ADR2 => u_CORTEXM0DS_u_logic_J433z4_26154,
      ADR5 => u_CORTEXM0DS_u_logic_Svk2z4_25841,
      ADR4 => u_CORTEXM0DS_u_logic_T1d3z4_25833,
      ADR1 => u_CORTEXM0DS_u_logic_K55xx4_R55xx4_AND_5295_o5_27337,
      ADR3 => u_CORTEXM0DS_u_logic_Op52z4_Gl52z4_OR_1175_o1,
      ADR0 => u_CORTEXM0DS_u_logic_K55xx4_R55xx4_AND_5295_o3_27349,
      O => u_CORTEXM0DS_u_logic_K55xx4_R55xx4_AND_5295_o6_27347
    );
  u_CORTEXM0DS_u_logic_Sd43z4 : X_FF
    generic map(
      LOC => "SLICE_X13Y115",
      INIT => '1'
    )
    port map (
      CE => u_CORTEXM0DS_u_logic_Rdyvx4_0,
      CLK => NlwBufferSignal_u_CORTEXM0DS_u_logic_Sd43z4_CLK,
      I => NlwBufferSignal_u_CORTEXM0DS_u_logic_Sd43z4_IN,
      O => u_CORTEXM0DS_u_logic_Sd43z4_27262,
      SET => u_CORTEXM0DS_u_logic_hreset_n_inv,
      RST => GND
    );
  u_CORTEXM0DS_u_logic_K55xx4_R55xx4_AND_5295_o31 : X_LUT6
    generic map(
      LOC => "SLICE_X13Y115",
      INIT => X"BDFFFDFFBFFFFFFF"
    )
    port map (
      ADR4 => u_CORTEXM0DS_u_logic_Nt03z4_27292,
      ADR0 => u_CORTEXM0DS_u_logic_Svk2z4_25841,
      ADR2 => u_CORTEXM0DS_u_logic_Yaz2z4_25842,
      ADR5 => u_CORTEXM0DS_u_logic_Sd43z4_27262,
      ADR1 => u_CORTEXM0DS_u_logic_H3d3z4_25834,
      ADR3 => u_CORTEXM0DS_u_logic_T1d3z4_25833,
      O => u_CORTEXM0DS_u_logic_K55xx4_R55xx4_AND_5295_o3_27349
    );
  u_CORTEXM0DS_u_logic_Duu2z4_u_CORTEXM0DS_u_logic_Duu2z4_DMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => u_CORTEXM0DS_u_logic_Pn0xx4_Wn0xx4_AND_4693_o4_8117,
      O => u_CORTEXM0DS_u_logic_Pn0xx4_Wn0xx4_AND_4693_o4_0
    );
  u_CORTEXM0DS_u_logic_Duu2z4_u_CORTEXM0DS_u_logic_Duu2z4_BMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => N122,
      O => N122_0
    );
  u_CORTEXM0DS_u_logic_Bpzvx41 : X_LUT6
    generic map(
      LOC => "SLICE_X13Y110",
      INIT => X"0000300000003000"
    )
    port map (
      ADR0 => '1',
      ADR3 => u_CORTEXM0DS_u_logic_Pdi2z4_26208,
      ADR1 => u_CORTEXM0DS_u_logic_Nsk2z4_25994,
      ADR4 => u_CORTEXM0DS_u_logic_Npk2z4_25818,
      ADR2 => u_CORTEXM0DS_u_logic_Ark2z4_25827,
      ADR5 => '1',
      O => u_CORTEXM0DS_u_logic_Bpzvx4
    );
  u_CORTEXM0DS_u_logic_Pn0xx4_Wn0xx4_AND_4693_o4 : X_LUT5
    generic map(
      LOC => "SLICE_X13Y110",
      INIT => X"0C0CC8C8"
    )
    port map (
      ADR0 => u_CORTEXM0DS_u_logic_Tki2z4_25989,
      ADR3 => '1',
      ADR1 => u_CORTEXM0DS_u_logic_Nsk2z4_25994,
      ADR4 => u_CORTEXM0DS_u_logic_Npk2z4_25818,
      ADR2 => u_CORTEXM0DS_u_logic_Ark2z4_25827,
      O => u_CORTEXM0DS_u_logic_Pn0xx4_Wn0xx4_AND_4693_o4_8117
    );
  u_CORTEXM0DS_u_logic_Jr1wx41 : X_LUT6
    generic map(
      LOC => "SLICE_X13Y110",
      INIT => X"133333335FFFFFFF"
    )
    port map (
      ADR0 => u_CORTEXM0DS_u_logic_G6d3z4_27304,
      ADR1 => u_CORTEXM0DS_u_logic_Nen2z4_28183,
      ADR4 => u_CORTEXM0DS_u_logic_Pdi2z4_26208,
      ADR2 => u_CORTEXM0DS_u_logic_Sgj2z4_25821,
      ADR3 => u_CORTEXM0DS_u_logic_Agbwx4,
      ADR5 => u_CORTEXM0DS_u_logic_Bpzvx4,
      O => u_CORTEXM0DS_u_logic_Jr1wx41_28182
    );
  u_CORTEXM0DS_u_logic_Agbwx41 : X_LUT6
    generic map(
      LOC => "SLICE_X13Y110",
      INIT => X"A0A0A0A0A0A0A0A0"
    )
    port map (
      ADR3 => '1',
      ADR1 => '1',
      ADR4 => '1',
      ADR0 => u_CORTEXM0DS_u_logic_O5t2z4_25820,
      ADR2 => u_CORTEXM0DS_u_logic_Npk2z4_25818,
      ADR5 => '1',
      O => u_CORTEXM0DS_u_logic_Agbwx4
    );
  u_CORTEXM0DS_u_logic_Hzrwx4_Dplwx4_AND_3727_o_SW0 : X_LUT5
    generic map(
      LOC => "SLICE_X13Y110",
      INIT => X"A0A8A0A8"
    )
    port map (
      ADR4 => '1',
      ADR1 => u_CORTEXM0DS_u_logic_Aok2z4_25881,
      ADR3 => u_CORTEXM0DS_u_logic_Ffj2z4_25823,
      ADR0 => u_CORTEXM0DS_u_logic_O5t2z4_25820,
      ADR2 => u_CORTEXM0DS_u_logic_Npk2z4_25818,
      O => N122
    );
  u_CORTEXM0DS_u_logic_Duu2z4 : X_FF
    generic map(
      LOC => "SLICE_X13Y110",
      INIT => '1'
    )
    port map (
      CE => u_CORTEXM0DS_u_logic_Vfyvx4,
      CLK => NlwBufferSignal_u_CORTEXM0DS_u_logic_Duu2z4_CLK,
      I => NlwBufferSignal_u_CORTEXM0DS_u_logic_Duu2z4_IN,
      O => u_CORTEXM0DS_u_logic_Duu2z4_27437,
      SET => u_CORTEXM0DS_u_logic_hreset_n_inv,
      RST => GND
    );
  u_CORTEXM0DS_u_logic_Qxhvx49 : X_LUT6
    generic map(
      LOC => "SLICE_X13Y110",
      INIT => X"FFFF5444FFFF0000"
    )
    port map (
      ADR5 => u_CORTEXM0DS_u_logic_Tki2z4_25989,
      ADR0 => u_CORTEXM0DS_u_logic_Hyy2z4_25993,
      ADR3 => u_CORTEXM0DS_u_logic_Qem2z4_25991,
      ADR2 => u_CORTEXM0DS_u_logic_H9i2z4_25992,
      ADR1 => u_CORTEXM0DS_u_logic_U2x2z4_26050,
      ADR4 => u_CORTEXM0DS_u_logic_Agbwx4,
      O => u_CORTEXM0DS_u_logic_Qxhvx49_27832
    );
  u_CORTEXM0DS_u_logic_Thm2z4_u_CORTEXM0DS_u_logic_Thm2z4_CMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => u_CORTEXM0DS_u_logic_Ik4wx47_pack_4,
      O => u_CORTEXM0DS_u_logic_Ik4wx47_28045
    );
  u_CORTEXM0DS_u_logic_C34wx4_SW0 : X_LUT6
    generic map(
      LOC => "SLICE_X13Y103",
      INIT => X"FFFF00000F010000"
    )
    port map (
      ADR4 => u_CORTEXM0DS_u_logic_Wpsvx4,
      ADR2 => u_CORTEXM0DS_u_logic_Ffj2z4_25823,
      ADR3 => u_CORTEXM0DS_u_logic_Ik4wx47_28045,
      ADR1 => u_CORTEXM0DS_u_logic_Ye4wx4,
      ADR0 => u_CORTEXM0DS_u_logic_Thm2z4_26792,
      ADR5 => u_CORTEXM0DS_u_logic_Ik4wx46_28994,
      O => N1017
    );
  u_CORTEXM0DS_u_logic_Jf6wx41 : X_LUT6
    generic map(
      LOC => "SLICE_X13Y103",
      INIT => X"FFFFFAFAFFFFFAFA"
    )
    port map (
      ADR3 => '1',
      ADR1 => '1',
      ADR0 => u_CORTEXM0DS_u_logic_Tki2z4_25989,
      ADR4 => u_CORTEXM0DS_u_logic_O5t2z4_25820,
      ADR2 => u_CORTEXM0DS_u_logic_Npk2z4_25818,
      ADR5 => '1',
      O => u_CORTEXM0DS_u_logic_Jf6wx4
    );
  u_CORTEXM0DS_u_logic_Ik4wx47 : X_LUT5
    generic map(
      LOC => "SLICE_X13Y103",
      INIT => X"FFFFFEFE"
    )
    port map (
      ADR3 => '1',
      ADR1 => u_CORTEXM0DS_u_logic_Sgj2z4_25821,
      ADR0 => u_CORTEXM0DS_u_logic_Tki2z4_25989,
      ADR4 => u_CORTEXM0DS_u_logic_O5t2z4_25820,
      ADR2 => u_CORTEXM0DS_u_logic_Npk2z4_25818,
      O => u_CORTEXM0DS_u_logic_Ik4wx47_pack_4
    );
  u_CORTEXM0DS_u_logic_C34wx4_SW0_SW0 : X_LUT6
    generic map(
      LOC => "SLICE_X13Y103",
      INIT => X"CCCCCCCCCCCCCCCE"
    )
    port map (
      ADR1 => u_CORTEXM0DS_u_logic_Thm2z4_26792,
      ADR3 => u_CORTEXM0DS_u_logic_Uaj2z4_25947,
      ADR5 => u_CORTEXM0DS_u_logic_Cam2z4_25950,
      ADR2 => u_CORTEXM0DS_u_logic_Trq2z4_25949,
      ADR0 => u_CORTEXM0DS_u_logic_G0w2z4_25948,
      ADR4 => u_CORTEXM0DS_u_logic_Tdp2z4_25946,
      O => N737
    );
  u_CORTEXM0DS_u_logic_Thm2z4 : X_FF
    generic map(
      LOC => "SLICE_X13Y103",
      INIT => '0'
    )
    port map (
      CE => VCC,
      CLK => NlwBufferSignal_u_CORTEXM0DS_u_logic_Thm2z4_CLK,
      I => u_CORTEXM0DS_u_logic_Xdnvx4,
      O => u_CORTEXM0DS_u_logic_Thm2z4_26792,
      RST => u_CORTEXM0DS_u_logic_hreset_n_inv,
      SET => GND
    );
  u_CORTEXM0DS_u_logic_Xdnvx41 : X_LUT6
    generic map(
      LOC => "SLICE_X13Y103",
      INIT => X"FF33CC00FF3FC000"
    )
    port map (
      ADR0 => '1',
      ADR3 => u_CORTEXM0DS_u_logic_Aj0xx4_Hj0xx4_AND_4678_o1,
      ADR1 => u_ahb_bridge_u_state_machine_HREADY_0,
      ADR4 => u_CORTEXM0DS_u_logic_Thm2z4_26792,
      ADR5 => u_CORTEXM0DS_u_logic_Qk0xx4,
      ADR2 => u_CORTEXM0DS_u_logic_Jk0xx4_26795,
      O => u_CORTEXM0DS_u_logic_Xdnvx4
    );
  u_CORTEXM0DS_u_logic_Frrwx4_u_CORTEXM0DS_u_logic_Frrwx4_BMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => u_CORTEXM0DS_u_logic_Lqwvx4_Y99vx4_OR_834_o,
      O => u_CORTEXM0DS_u_logic_Lqwvx4_Y99vx4_OR_834_o_0
    );
  u_CORTEXM0DS_u_logic_Frrwx41 : X_LUT6
    generic map(
      LOC => "SLICE_X13Y105",
      INIT => X"00FF7FFF00FF7FFF"
    )
    port map (
      ADR4 => u_CORTEXM0DS_u_logic_Swy2z4_25980,
      ADR0 => u_CORTEXM0DS_u_logic_Pty2z4_26040,
      ADR1 => u_CORTEXM0DS_u_logic_Dvy2z4_25831,
      ADR2 => u_CORTEXM0DS_u_logic_Bsy2z4_26463,
      ADR3 => u_CORTEXM0DS_u_logic_Asrwx4_Hsrwx4_AND_3709_o,
      ADR5 => '1',
      O => u_CORTEXM0DS_u_logic_Frrwx4
    );
  u_CORTEXM0DS_u_logic_Lqwvx4_Y99vx4_OR_834_o1 : X_LUT5
    generic map(
      LOC => "SLICE_X13Y105",
      INIT => X"FDFDFDFD"
    )
    port map (
      ADR3 => '1',
      ADR0 => u_CORTEXM0DS_u_logic_Pty2z4_26040,
      ADR1 => u_CORTEXM0DS_u_logic_Dvy2z4_25831,
      ADR2 => u_CORTEXM0DS_u_logic_Bsy2z4_26463,
      ADR4 => '1',
      O => u_CORTEXM0DS_u_logic_Lqwvx4_Y99vx4_OR_834_o
    );
  u_CORTEXM0DS_u_logic_Asrwx4_Hsrwx4_AND_3709_o1 : X_LUT6
    generic map(
      LOC => "SLICE_X13Y105",
      INIT => X"0000000000000004"
    )
    port map (
      ADR0 => u_CORTEXM0DS_u_logic_Hyy2z4_25993,
      ADR4 => u_CORTEXM0DS_u_logic_L8t2z4_25825,
      ADR5 => u_CORTEXM0DS_u_logic_O5t2z4_25820,
      ADR1 => u_CORTEXM0DS_u_logic_H9i2z4_25992,
      ADR2 => u_CORTEXM0DS_u_logic_Qem2z4_25991,
      ADR3 => u_CORTEXM0DS_u_logic_U2x2z4_26050,
      O => u_CORTEXM0DS_u_logic_Asrwx4_Hsrwx4_AND_3709_o
    );
  u_CORTEXM0DS_u_logic_Yuhvx423 : X_LUT6
    generic map(
      LOC => "SLICE_X13Y106",
      INIT => X"0000000100000000"
    )
    port map (
      ADR4 => u_CORTEXM0DS_u_logic_Fij2z4_25819,
      ADR3 => u_CORTEXM0DS_u_logic_A4t2z4_25978,
      ADR2 => u_CORTEXM0DS_u_logic_Tki2z4_25989,
      ADR5 => u_CORTEXM0DS_u_logic_Sgj2z4_25821,
      ADR0 => u_CORTEXM0DS_u_logic_O5t2z4_25820,
      ADR1 => u_CORTEXM0DS_u_logic_Fjewx4,
      O => u_CORTEXM0DS_u_logic_Yuhvx423_28921
    );
  u_CORTEXM0DS_u_logic_Q3iwx41 : X_LUT6
    generic map(
      LOC => "SLICE_X13Y114",
      INIT => X"EA350000AA350000"
    )
    port map (
      ADR4 => u_CORTEXM0DS_u_logic_Rngwx4,
      ADR3 => u_CORTEXM0DS_u_logic_Qem2z4_25991,
      ADR2 => u_CORTEXM0DS_u_logic_Hyy2z4_25993,
      ADR1 => u_CORTEXM0DS_u_logic_U2x2z4_26050,
      ADR5 => u_CORTEXM0DS_u_logic_Pty2z4_26040,
      ADR0 => u_CORTEXM0DS_u_logic_H9i2z4_25992,
      O => u_CORTEXM0DS_u_logic_Q3iwx4
    );
  u_CORTEXM0DS_u_logic_Rr73z4 : X_FF
    generic map(
      LOC => "SLICE_X13Y114",
      INIT => '1'
    )
    port map (
      CE => u_CORTEXM0DS_u_logic_Wcyvx4,
      CLK => NlwBufferSignal_u_CORTEXM0DS_u_logic_Rr73z4_CLK,
      I => NlwBufferSignal_u_CORTEXM0DS_u_logic_Rr73z4_IN,
      O => u_CORTEXM0DS_u_logic_Rr73z4_27385,
      SET => u_CORTEXM0DS_u_logic_hreset_n_inv,
      RST => GND
    );
  u_CORTEXM0DS_u_logic_Q8ywx41 : X_LUT6
    generic map(
      LOC => "SLICE_X13Y114",
      INIT => X"0505AFAF22772277"
    )
    port map (
      ADR4 => u_CORTEXM0DS_u_logic_Skm2z4_27560,
      ADR2 => u_CORTEXM0DS_u_logic_Ii63z4_27047,
      ADR1 => u_CORTEXM0DS_u_logic_Imt2z4_27456,
      ADR3 => u_CORTEXM0DS_u_logic_Rr73z4_27385,
      ADR5 => u_CORTEXM0DS_u_logic_Svk2z4_1_28524,
      ADR0 => u_CORTEXM0DS_u_logic_Yaz2z4_1_28525,
      O => u_CORTEXM0DS_u_logic_Q8ywx41_28526
    );
  u_CORTEXM0DS_u_logic_Eyhvx47 : X_LUT6
    generic map(
      LOC => "SLICE_X13Y101",
      INIT => X"4400F40000000000"
    )
    port map (
      ADR5 => u_CORTEXM0DS_u_logic_Ffj2z4_25823,
      ADR3 => u_CORTEXM0DS_u_logic_O5t2z4_25820,
      ADR0 => u_CORTEXM0DS_u_logic_M3ovx4_Us2wx4_OR_1265_o,
      ADR1 => u_CORTEXM0DS_u_logic_Y6t2z4_25822,
      ADR2 => u_CORTEXM0DS_u_logic_L8t2z4_25825,
      ADR4 => u_CORTEXM0DS_u_logic_S87wx4,
      O => u_CORTEXM0DS_u_logic_Eyhvx47_29062
    );
  u_CORTEXM0DS_u_logic_Vwhvx44121_u_CORTEXM0DS_u_logic_Vwhvx44121_CMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => u_CORTEXM0DS_u_logic_Ruhvx42_8497,
      O => u_CORTEXM0DS_u_logic_Ruhvx42_0
    );
  u_CORTEXM0DS_u_logic_Ruhvx42 : X_MUX2
    generic map(
      LOC => "SLICE_X14Y104"
    )
    port map (
      IA => N1967,
      IB => N1968,
      O => u_CORTEXM0DS_u_logic_Ruhvx42_8497,
      SEL => u_CORTEXM0DS_u_logic_Nsk2z4_25994
    );
  u_CORTEXM0DS_u_logic_Ruhvx42_F : X_LUT6
    generic map(
      LOC => "SLICE_X14Y104",
      INIT => X"0000000080000000"
    )
    port map (
      ADR1 => u_ahb_bridge_u_state_machine_HREADY_0,
      ADR5 => u_CORTEXM0DS_u_logic_Y6t2z4_25822,
      ADR4 => u_CORTEXM0DS_u_logic_O5t2z4_25820,
      ADR3 => u_CORTEXM0DS_u_logic_Ffj2z4_25823,
      ADR2 => u_CORTEXM0DS_u_logic_Ark2z4_25827,
      ADR0 => u_CORTEXM0DS_u_logic_Vwhvx44121,
      O => N1967
    );
  u_CORTEXM0DS_u_logic_Ruhvx42_G : X_LUT6
    generic map(
      LOC => "SLICE_X14Y104",
      INIT => X"0500270005002700"
    )
    port map (
      ADR5 => '1',
      ADR3 => u_CORTEXM0DS_u_logic_O5t2z4_25820,
      ADR0 => u_CORTEXM0DS_u_logic_Ark2z4_25827,
      ADR2 => u_CORTEXM0DS_u_logic_A4t2z4_25978,
      ADR4 => u_CORTEXM0DS_u_logic_Npk2z4_25818,
      ADR1 => u_CORTEXM0DS_u_logic_Ffj2z4_25823,
      O => N1968
    );
  u_CORTEXM0DS_u_logic_Vwhvx441211 : X_LUT6
    generic map(
      LOC => "SLICE_X14Y104",
      INIT => X"000000000F0F0F0F"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR4 => '1',
      ADR3 => '1',
      ADR2 => u_CORTEXM0DS_u_logic_Fij2z4_25819,
      ADR5 => u_CORTEXM0DS_u_logic_Sgj2z4_25821,
      O => u_CORTEXM0DS_u_logic_Vwhvx44121
    );
  u_CORTEXM0DS_u_logic_Wnt2z4 : X_FF
    generic map(
      LOC => "SLICE_X13Y124",
      INIT => '1'
    )
    port map (
      CE => u_CORTEXM0DS_u_logic_Hfyvx4,
      CLK => NlwBufferSignal_u_CORTEXM0DS_u_logic_Wnt2z4_CLK,
      I => NlwBufferSignal_u_CORTEXM0DS_u_logic_Wnt2z4_IN,
      O => u_CORTEXM0DS_u_logic_Wnt2z4_27618,
      SET => u_CORTEXM0DS_u_logic_hreset_n_inv,
      RST => GND
    );
  u_CORTEXM0DS_u_logic_Ce7wx4_P37wx4_AND_1717_o3 : X_LUT6
    generic map(
      LOC => "SLICE_X13Y118",
      INIT => X"B03030B0B030BABA"
    )
    port map (
      ADR0 => u_CORTEXM0DS_u_logic_Fij2z4_25819,
      ADR2 => u_CORTEXM0DS_u_logic_Npk2z4_25818,
      ADR3 => u_CORTEXM0DS_u_logic_Aok2z4_25881,
      ADR4 => u_CORTEXM0DS_u_logic_Sgj2z4_25821,
      ADR5 => u_CORTEXM0DS_u_logic_Ffj2z4_25823,
      ADR1 => u_CORTEXM0DS_u_logic_Nsk2z4_25994,
      O => u_CORTEXM0DS_u_logic_Ce7wx4_P37wx4_AND_1717_o3_27641
    );
  u_CORTEXM0DS_u_logic_Zb83z4 : X_FF
    generic map(
      LOC => "SLICE_X13Y122",
      INIT => '1'
    )
    port map (
      CE => u_CORTEXM0DS_u_logic_Wcyvx4,
      CLK => NlwBufferSignal_u_CORTEXM0DS_u_logic_Zb83z4_CLK,
      I => NlwBufferSignal_u_CORTEXM0DS_u_logic_Zb83z4_IN,
      O => u_CORTEXM0DS_u_logic_Zb83z4_27396,
      SET => u_CORTEXM0DS_u_logic_hreset_n_inv,
      RST => GND
    );
  u_CORTEXM0DS_u_logic_Fa2wx41_SW0 : X_LUT6
    generic map(
      LOC => "SLICE_X13Y122",
      INIT => X"33FF3FFF77FF7FFF"
    )
    port map (
      ADR2 => u_CORTEXM0DS_u_logic_S9rwx4_Vhvwx4_AND_4177_o,
      ADR0 => u_CORTEXM0DS_u_logic_Uenwx4_Lcvwx4_AND_4235_o,
      ADR3 => u_CORTEXM0DS_u_logic_Va3wx4_26024,
      ADR1 => N16,
      ADR4 => u_CORTEXM0DS_u_logic_I5xwx4_P5xwx4_AND_4367_o,
      ADR5 => u_CORTEXM0DS_u_logic_Hfxwx4_Ofxwx4_AND_4393_o,
      O => N1097
    );
  u_CORTEXM0DS_u_logic_Fa2wx41 : X_LUT6
    generic map(
      LOC => "SLICE_X13Y122",
      INIT => X"FFFF8888FFFF888A"
    )
    port map (
      ADR1 => u_CORTEXM0DS_u_logic_U2ewx4,
      ADR0 => u_CORTEXM0DS_u_logic_Ziwwx4_Gjwwx4_AND_4301_o2_26018,
      ADR3 => u_CORTEXM0DS_u_logic_Uqwwx4_Brwwx4_AND_4324_o10_26019,
      ADR2 => u_CORTEXM0DS_u_logic_Uqwwx4_Brwwx4_AND_4324_o7_26020,
      ADR5 => u_CORTEXM0DS_u_logic_Uqwwx4_Brwwx4_AND_4324_o4_26021,
      ADR4 => N1097,
      O => u_CORTEXM0DS_u_logic_Fa2wx4
    );
  u_CORTEXM0DS_u_logic_Pap2z4 : X_FF
    generic map(
      LOC => "SLICE_X13Y123",
      INIT => '1'
    )
    port map (
      CE => u_CORTEXM0DS_u_logic_Ofyvx4,
      CLK => NlwBufferSignal_u_CORTEXM0DS_u_logic_Pap2z4_CLK,
      I => NlwBufferSignal_u_CORTEXM0DS_u_logic_Pap2z4_IN,
      O => u_CORTEXM0DS_u_logic_Pap2z4_27455,
      SET => u_CORTEXM0DS_u_logic_hreset_n_inv,
      RST => GND
    );
  u_ahb_bridge_u_ahbmst_r_active_2_u_ahb_bridge_u_ahbmst_r_active_2_CMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => u_ahb_bridge_u_ahbmst_r_active_1_pack_11,
      O => u_ahb_bridge_u_ahbmst_r_active(1)
    );
  u_ahb_bridge_u_ahbmst_Mmux_comb_htrans21 : X_LUT6
    generic map(
      LOC => "SLICE_X13Y143",
      INIT => X"5050505050505050"
    )
    port map (
      ADR4 => '1',
      ADR1 => '1',
      ADR3 => '1',
      ADR2 => u_ahb_bridge_u_state_machine_dmai_start_26289,
      ADR0 => u_ahb_bridge_u_ahbmst_r_active(2),
      ADR5 => '1',
      O => ahbmo_htrans_1_OBUF_28248
    );
  u_ahb_bridge_u_ahbmst_Mmux_comb_v_grant11 : X_LUT5
    generic map(
      LOC => "SLICE_X13Y143",
      INIT => X"FFCC00CC"
    )
    port map (
      ADR3 => ahbmi_hready_IBUF_0,
      ADR1 => u_ahb_bridge_u_ahbmst_r_active(1),
      ADR4 => ahbmi_hgrant_0_IBUF_0,
      ADR0 => '1',
      ADR2 => '1',
      O => u_ahb_bridge_u_ahbmst_comb_v_grant
    );
  u_ahb_bridge_u_ahbmst_r_active_1 : X_FF
    generic map(
      LOC => "SLICE_X13Y143",
      INIT => '0'
    )
    port map (
      CE => VCC,
      CLK => NlwBufferSignal_u_ahb_bridge_u_ahbmst_r_active_1_CLK,
      I => u_ahb_bridge_u_ahbmst_comb_v_grant,
      O => u_ahb_bridge_u_ahbmst_r_active_1_pack_11,
      RST => GND,
      SET => GND
    );
  u_ahb_bridge_u_ahbmst_r_active_2 : X_FF
    generic map(
      LOC => "SLICE_X13Y143",
      INIT => '0'
    )
    port map (
      CE => VCC,
      CLK => NlwBufferSignal_u_ahb_bridge_u_ahbmst_r_active_2_CLK,
      I => u_ahb_bridge_u_ahbmst_comb_v_retry,
      O => u_ahb_bridge_u_ahbmst_r_active(2),
      RST => GND,
      SET => GND
    );
  u_ahb_bridge_u_ahbmst_Mmux_comb_v_retry11 : X_LUT6
    generic map(
      LOC => "SLICE_X13Y143",
      INIT => X"0000772200005500"
    )
    port map (
      ADR2 => '1',
      ADR4 => u_CORTEXM0DS_u_logic_hreset_n_inv,
      ADR0 => u_ahb_bridge_u_ahbmst_r_active(0),
      ADR3 => u_ahb_bridge_u_ahbmst_r_active(2),
      ADR1 => ahbmi_hready_IBUF_0,
      ADR5 => ahbmi_hresp_1_IBUF_0,
      O => u_ahb_bridge_u_ahbmst_comb_v_retry
    );
  u_ahb_bridge_u_ahbmst_r_active_0 : X_FF
    generic map(
      LOC => "SLICE_X13Y143",
      INIT => '0'
    )
    port map (
      CE => VCC,
      CLK => NlwBufferSignal_u_ahb_bridge_u_ahbmst_r_active_0_CLK,
      I => u_ahb_bridge_u_ahbmst_comb_v_active,
      O => u_ahb_bridge_u_ahbmst_r_active(0),
      RST => GND,
      SET => GND
    );
  u_ahb_bridge_u_ahbmst_Mmux_comb_v_active11 : X_LUT6
    generic map(
      LOC => "SLICE_X13Y143",
      INIT => X"040F000F04000000"
    )
    port map (
      ADR2 => u_CORTEXM0DS_u_logic_hreset_n_inv,
      ADR3 => ahbmi_hready_IBUF_0,
      ADR1 => u_ahb_bridge_u_ahbmst_r_active(1),
      ADR5 => u_ahb_bridge_u_ahbmst_r_active(0),
      ADR0 => u_ahb_bridge_u_ahbmst_r_active(2),
      ADR4 => u_ahb_bridge_u_state_machine_dmai_start_26289,
      O => u_ahb_bridge_u_ahbmst_comb_v_active
    );
  u_CORTEXM0DS_u_logic_Danvx41_u_CORTEXM0DS_u_logic_Danvx41_BMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => u_CORTEXM0DS_u_logic_Kanvx41_8376,
      O => u_CORTEXM0DS_u_logic_Kanvx41_0
    );
  u_CORTEXM0DS_u_logic_Danvx41 : X_LUT6
    generic map(
      LOC => "SLICE_X14Y91",
      INIT => X"FCBC0C4CFCBC0C4C"
    )
    port map (
      ADR4 => u_CORTEXM0DS_u_logic_K6y2z4_28211,
      ADR2 => u_CORTEXM0DS_u_logic_Nbm2z4_27016,
      ADR1 => u_CORTEXM0DS_u_logic_By4wx4_28212,
      ADR3 => u_CORTEXM0DS_u_logic_I3y2z4_27009,
      ADR0 => u_CORTEXM0DS_u_logic_W4y2z4_28213,
      ADR5 => '1',
      O => u_CORTEXM0DS_u_logic_Danvx41_28210
    );
  u_CORTEXM0DS_u_logic_Kanvx41 : X_LUT5
    generic map(
      LOC => "SLICE_X14Y91",
      INIT => X"AC6CAC6C"
    )
    port map (
      ADR4 => '1',
      ADR2 => u_CORTEXM0DS_u_logic_Nbm2z4_27016,
      ADR1 => u_CORTEXM0DS_u_logic_By4wx4_28212,
      ADR3 => u_CORTEXM0DS_u_logic_I3y2z4_27009,
      ADR0 => u_CORTEXM0DS_u_logic_W4y2z4_28213,
      O => u_CORTEXM0DS_u_logic_Kanvx41_8376
    );
  u_CORTEXM0DS_u_logic_Sow2z4 : X_FF
    generic map(
      LOC => "SLICE_X14Y93",
      INIT => '1'
    )
    port map (
      CE => VCC,
      CLK => NlwBufferSignal_u_CORTEXM0DS_u_logic_Sow2z4_CLK,
      I => u_CORTEXM0DS_u_logic_Tohvx4,
      O => u_CORTEXM0DS_u_logic_Sow2z4_28641,
      SET => u_CORTEXM0DS_u_logic_hreset_n_inv,
      RST => GND
    );
  u_CORTEXM0DS_u_logic_Tohvx41 : X_LUT6
    generic map(
      LOC => "SLICE_X14Y93",
      INIT => X"0A0ACA0AAAAAAAAA"
    )
    port map (
      ADR2 => u_CORTEXM0DS_u_logic_Vaw2z4_26074,
      ADR5 => u_ahb_bridge_u_state_machine_HREADY_0,
      ADR1 => ahbmi_hrdata_15_IBUF_0,
      ADR0 => u_CORTEXM0DS_u_logic_Sow2z4_28641,
      ADR4 => u_CORTEXM0DS_u_logic_Rbi3z4_26075,
      ADR3 => u_CORTEXM0DS_u_logic_Z7i2z4_26076,
      O => u_CORTEXM0DS_u_logic_Tohvx4
    );
  u_CORTEXM0DS_u_logic_Q5vvx434 : X_LUT6
    generic map(
      LOC => "SLICE_X14Y93",
      INIT => X"0ECE0FFFEEEEEFFF"
    )
    port map (
      ADR1 => u_CORTEXM0DS_u_logic_Wt2wx4,
      ADR2 => u_CORTEXM0DS_u_logic_A4t2z4_25978,
      ADR5 => u_CORTEXM0DS_u_logic_O5t2z4_25820,
      ADR3 => u_CORTEXM0DS_u_logic_Y9t2z4_26894,
      ADR4 => u_CORTEXM0DS_u_logic_Aok2z4_25881,
      ADR0 => u_CORTEXM0DS_u_logic_Tki2z4_25989,
      O => u_CORTEXM0DS_u_logic_Q5vvx434_27833
    );
  u_CORTEXM0DS_u_logic_Lk9wx42 : X_LUT6
    generic map(
      LOC => "SLICE_X14Y94",
      INIT => X"FAF0F0F0AA000000"
    )
    port map (
      ADR1 => '1',
      ADR5 => u_CORTEXM0DS_u_logic_I2t2z4_26808,
      ADR3 => u_CORTEXM0DS_u_logic_Aok2z4_25881,
      ADR0 => u_CORTEXM0DS_u_logic_Sgj2z4_25821,
      ADR4 => u_CORTEXM0DS_u_logic_Lk9wx41_29344,
      ADR2 => u_CORTEXM0DS_u_logic_H1cwx4,
      O => u_CORTEXM0DS_u_logic_Lk9wx42_28881
    );
  u_CORTEXM0DS_u_logic_Lk9wx41 : X_LUT6
    generic map(
      LOC => "SLICE_X14Y94",
      INIT => X"5000000050000000"
    )
    port map (
      ADR5 => '1',
      ADR1 => '1',
      ADR2 => u_CORTEXM0DS_u_logic_Nqy2z4_26174,
      ADR4 => u_CORTEXM0DS_u_logic_Pdi2z4_26208,
      ADR3 => u_CORTEXM0DS_u_logic_Nsk2z4_25994,
      ADR0 => u_CORTEXM0DS_u_logic_Ark2z4_25827,
      O => u_CORTEXM0DS_u_logic_Lk9wx41_29344
    );
  u_CORTEXM0DS_u_logic_C6nvx4_SW0 : X_LUT6
    generic map(
      LOC => "SLICE_X14Y94",
      INIT => X"FAF0FCFCAA00CCCC"
    )
    port map (
      ADR4 => u_CORTEXM0DS_u_logic_Scpvx4_26077,
      ADR0 => u_CORTEXM0DS_u_logic_Jhy2z4_27008,
      ADR3 => u_CORTEXM0DS_u_logic_W4y2z4_28213,
      ADR1 => u_CORTEXM0DS_u_logic_Nqy2z4_26174,
      ADR2 => ahbmi_hrdata_15_IBUF_0,
      ADR5 => u_CORTEXM0DS_u_logic_Qbpvx4_0,
      O => N280
    );
  u_CORTEXM0DS_u_logic_Nqy2z4 : X_FF
    generic map(
      LOC => "SLICE_X14Y94",
      INIT => '1'
    )
    port map (
      CE => VCC,
      CLK => NlwBufferSignal_u_CORTEXM0DS_u_logic_Nqy2z4_CLK,
      I => u_CORTEXM0DS_u_logic_C6nvx4_8426,
      O => u_CORTEXM0DS_u_logic_Nqy2z4_26174,
      SET => u_CORTEXM0DS_u_logic_hreset_n_inv,
      RST => GND
    );
  u_CORTEXM0DS_u_logic_C6nvx4 : X_LUT6
    generic map(
      LOC => "SLICE_X14Y94",
      INIT => X"FFFFFCCCFFFFF000"
    )
    port map (
      ADR0 => '1',
      ADR3 => ahbmi_hrdata_31_IBUF_0,
      ADR1 => u_CORTEXM0DS_u_logic_Sow2z4_28641,
      ADR2 => u_CORTEXM0DS_u_logic_Vapvx4,
      ADR5 => u_CORTEXM0DS_u_logic_Pfovx4,
      ADR4 => N280,
      O => u_CORTEXM0DS_u_logic_C6nvx4_8426
    );
  u_CORTEXM0DS_u_logic_Orj2z4 : X_FF
    generic map(
      LOC => "SLICE_X13Y120",
      INIT => '1'
    )
    port map (
      CE => u_CORTEXM0DS_u_logic_Siqvx4,
      CLK => NlwBufferSignal_u_CORTEXM0DS_u_logic_Orj2z4_CLK,
      I => NlwBufferSignal_u_CORTEXM0DS_u_logic_Orj2z4_IN,
      O => u_CORTEXM0DS_u_logic_Orj2z4_27533,
      SET => u_CORTEXM0DS_u_logic_hreset_n_inv,
      RST => GND
    );
  u_CORTEXM0DS_u_logic_U052z4_B152z4_AND_5742_o31 : X_LUT6
    generic map(
      LOC => "SLICE_X13Y120",
      INIT => X"EFFFEFFFFFDDFFFF"
    )
    port map (
      ADR2 => u_CORTEXM0DS_u_logic_Qrf3z4_26882,
      ADR0 => u_CORTEXM0DS_u_logic_Svk2z4_25841,
      ADR5 => u_CORTEXM0DS_u_logic_Yaz2z4_25842,
      ADR4 => u_CORTEXM0DS_u_logic_Orj2z4_27533,
      ADR1 => u_CORTEXM0DS_u_logic_H3d3z4_25834,
      ADR3 => u_CORTEXM0DS_u_logic_T1d3z4_25833,
      O => u_CORTEXM0DS_u_logic_U052z4_B152z4_AND_5742_o3_27784
    );
  u_CORTEXM0DS_u_logic_Owhvx434_u_CORTEXM0DS_u_logic_Owhvx434_BMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => N1875,
      O => N1875_0
    );
  u_CORTEXM0DS_u_logic_Owhvx434 : X_LUT6
    generic map(
      LOC => "SLICE_X14Y98",
      INIT => X"F7F700F500000000"
    )
    port map (
      ADR5 => u_CORTEXM0DS_u_logic_Owhvx433_28835,
      ADR4 => u_CORTEXM0DS_u_logic_Sgj2z4_25821,
      ADR2 => u_CORTEXM0DS_u_logic_C34wx4_26213,
      ADR1 => u_CORTEXM0DS_u_logic_Ark2z4_25827,
      ADR0 => u_CORTEXM0DS_u_logic_Nsk2z4_25994,
      ADR3 => u_CORTEXM0DS_u_logic_Ffj2z4_25823,
      O => u_CORTEXM0DS_u_logic_Owhvx434_29346
    );
  u_CORTEXM0DS_u_logic_Owhvx435 : X_LUT6
    generic map(
      LOC => "SLICE_X14Y98",
      INIT => X"FFFFFFFF00200000"
    )
    port map (
      ADR2 => u_CORTEXM0DS_u_logic_Emi2z4_25932,
      ADR4 => u_CORTEXM0DS_u_logic_Owhvx4121,
      ADR0 => u_CORTEXM0DS_u_logic_Aok2z4_25881,
      ADR3 => u_CORTEXM0DS_u_logic_S4w2z4_26274,
      ADR1 => u_CORTEXM0DS_u_logic_L8t2z4_25825,
      ADR5 => u_CORTEXM0DS_u_logic_Owhvx434_29346,
      O => u_CORTEXM0DS_u_logic_Owhvx435_28834
    );
  u_CORTEXM0DS_u_logic_Owhvx41211 : X_LUT6
    generic map(
      LOC => "SLICE_X14Y98",
      INIT => X"FF33FFFFFF33FFFF"
    )
    port map (
      ADR0 => '1',
      ADR2 => '1',
      ADR3 => u_CORTEXM0DS_u_logic_C34wx4_26213,
      ADR1 => u_CORTEXM0DS_u_logic_Ark2z4_25827,
      ADR4 => u_CORTEXM0DS_u_logic_Nsk2z4_25994,
      ADR5 => '1',
      O => u_CORTEXM0DS_u_logic_Owhvx4121
    );
  u_CORTEXM0DS_u_logic_Mvhvx43_SW0 : X_LUT5
    generic map(
      LOC => "SLICE_X14Y98",
      INIT => X"01010000"
    )
    port map (
      ADR0 => u_CORTEXM0DS_u_logic_Jmrwx4_Epxvx4_OR_849_o,
      ADR2 => u_CORTEXM0DS_u_logic_Tki2z4_25989,
      ADR3 => '1',
      ADR1 => u_CORTEXM0DS_u_logic_Ark2z4_25827,
      ADR4 => u_CORTEXM0DS_u_logic_Nsk2z4_25994,
      O => N1875
    );
  u_CORTEXM0DS_u_logic_C34wx4 : X_LUT6
    generic map(
      LOC => "SLICE_X14Y98",
      INIT => X"0000F0F30000F1F7"
    )
    port map (
      ADR4 => N737,
      ADR0 => u_CORTEXM0DS_u_logic_Cza2z4_Jza2z4_AND_6554_o,
      ADR5 => u_CORTEXM0DS_u_logic_B1a3z4_26215,
      ADR3 => u_CORTEXM0DS_u_logic_U8b2z4_B9b2z4_AND_6575_o,
      ADR1 => u_CORTEXM0DS_u_logic_P2a3z4_26217,
      ADR2 => u_CORTEXM0DS_u_logic_Mqa2z4_Tqa2z4_AND_6540_o,
      O => u_CORTEXM0DS_u_logic_C34wx4_26213
    );
  u_CORTEXM0DS_u_logic_Q6u2z4 : X_FF
    generic map(
      LOC => "SLICE_X13Y121",
      INIT => '1'
    )
    port map (
      CE => u_CORTEXM0DS_u_logic_Hfyvx4,
      CLK => NlwBufferSignal_u_CORTEXM0DS_u_logic_Q6u2z4_CLK,
      I => NlwBufferSignal_u_CORTEXM0DS_u_logic_Q6u2z4_IN,
      O => u_CORTEXM0DS_u_logic_Q6u2z4_27000,
      SET => u_CORTEXM0DS_u_logic_hreset_n_inv,
      RST => GND
    );
  u_CORTEXM0DS_u_logic_Bjxwx45_SW0 : X_LUT6
    generic map(
      LOC => "SLICE_X13Y121",
      INIT => X"330F5500330F55FF"
    )
    port map (
      ADR5 => u_CORTEXM0DS_u_logic_Qg93z4_27277,
      ADR0 => u_CORTEXM0DS_u_logic_Zfv2z4_27613,
      ADR2 => u_CORTEXM0DS_u_logic_Zb83z4_27396,
      ADR1 => u_CORTEXM0DS_u_logic_Q6u2z4_27000,
      ADR3 => u_CORTEXM0DS_u_logic_Wzy2z4_26238,
      ADR4 => u_CORTEXM0DS_u_logic_Fgm2z4_26065,
      O => N1332
    );
  u_CORTEXM0DS_u_logic_W9nvx41 : X_LUT6
    generic map(
      LOC => "SLICE_X14Y92",
      INIT => X"AAAAA9AAFF00FF00"
    )
    port map (
      ADR0 => u_CORTEXM0DS_u_logic_Y7y2z4_28004,
      ADR5 => u_CORTEXM0DS_u_logic_Nbm2z4_27016,
      ADR3 => u_CORTEXM0DS_u_logic_By4wx4_28212,
      ADR4 => u_CORTEXM0DS_u_logic_I3y2z4_27009,
      ADR2 => u_CORTEXM0DS_u_logic_K6y2z4_28211,
      ADR1 => u_CORTEXM0DS_u_logic_W4y2z4_28213,
      O => u_CORTEXM0DS_u_logic_W9nvx41_28603
    );
  u_CORTEXM0DS_u_logic_U8nvx41 : X_LUT6
    generic map(
      LOC => "SLICE_X14Y92",
      INIT => X"88BB88BB88BB88B7"
    )
    port map (
      ADR0 => u_CORTEXM0DS_u_logic_Bdm2z4_28599,
      ADR1 => u_CORTEXM0DS_u_logic_Nbm2z4_27016,
      ADR5 => u_CORTEXM0DS_u_logic_Bby2z4_28243,
      ADR2 => u_CORTEXM0DS_u_logic_M9y2z4_28244,
      ADR4 => u_CORTEXM0DS_u_logic_Qcy2z4_28242,
      ADR3 => u_CORTEXM0DS_u_logic_Msub_n16536_cy(4),
      O => u_CORTEXM0DS_u_logic_U8nvx41_28917
    );
  u_CORTEXM0DS_u_logic_Us2wx4_B1ovx4_OR_1407_o1 : X_LUT6
    generic map(
      LOC => "SLICE_X14Y101",
      INIT => X"0FFF0FFF0FFF0FFF"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR5 => '1',
      ADR4 => '1',
      ADR3 => u_CORTEXM0DS_u_logic_Sgj2z4_25821,
      ADR2 => u_CORTEXM0DS_u_logic_Aok2z4_25881,
      O => u_CORTEXM0DS_u_logic_Us2wx4_B1ovx4_OR_1407_o
    );
  u_CORTEXM0DS_u_logic_L8t2z4 : X_FF
    generic map(
      LOC => "SLICE_X14Y101",
      INIT => '0'
    )
    port map (
      CE => VCC,
      CLK => NlwBufferSignal_u_CORTEXM0DS_u_logic_L8t2z4_CLK,
      I => u_CORTEXM0DS_u_logic_Cdnvx4_8479,
      O => u_CORTEXM0DS_u_logic_L8t2z4_25825,
      RST => u_CORTEXM0DS_u_logic_hreset_n_inv,
      SET => GND
    );
  u_CORTEXM0DS_u_logic_Cdnvx4 : X_LUT6
    generic map(
      LOC => "SLICE_X14Y101",
      INIT => X"AAEEA0ECAAEE00CC"
    )
    port map (
      ADR2 => u_CORTEXM0DS_u_logic_W5yvx4_Mcgvx4_OR_647_o,
      ADR5 => u_CORTEXM0DS_u_logic_M3ovx4_Us2wx4_OR_1265_o,
      ADR1 => N64,
      ADR0 => u_CORTEXM0DS_u_logic_L8t2z4_25825,
      ADR4 => u_CORTEXM0DS_u_logic_Tbuvx4,
      ADR3 => u_CORTEXM0DS_u_logic_Abovx4,
      O => u_CORTEXM0DS_u_logic_Cdnvx4_8479
    );
  u_CORTEXM0DS_u_logic_V6swx4_Pcyvx4_AND_6854_o1_SW0 : X_LUT6
    generic map(
      LOC => "SLICE_X14Y101",
      INIT => X"FFFFBBFFFFFFFFFF"
    )
    port map (
      ADR2 => '1',
      ADR3 => u_CORTEXM0DS_u_logic_Emi2z4_25932,
      ADR0 => u_CORTEXM0DS_u_logic_L8t2z4_25825,
      ADR4 => u_CORTEXM0DS_u_logic_Ark2z4_25827,
      ADR5 => u_CORTEXM0DS_u_logic_Fij2z4_25819,
      ADR1 => u_CORTEXM0DS_u_logic_Sgj2z4_25821,
      O => N1529
    );
  u_CORTEXM0DS_u_logic_Duc2z41 : X_LUT6
    generic map(
      LOC => "SLICE_X14Y101",
      INIT => X"FFFCFFFCFFFFFF55"
    )
    port map (
      ADR1 => u_CORTEXM0DS_u_logic_Nsk2z4_25994,
      ADR3 => u_CORTEXM0DS_u_logic_Npk2z4_25818,
      ADR5 => u_CORTEXM0DS_u_logic_Tki2z4_25989,
      ADR0 => u_CORTEXM0DS_u_logic_Ffj2z4_25823,
      ADR2 => u_CORTEXM0DS_u_logic_Us2wx4_B1ovx4_OR_1407_o,
      ADR4 => N1529,
      O => u_CORTEXM0DS_u_logic_Duc2z4
    );
  u_CORTEXM0DS_u_logic_Cai3z4 : X_FF
    generic map(
      LOC => "SLICE_X13Y125",
      INIT => '1'
    )
    port map (
      CE => u_CORTEXM0DS_u_logic_G02wx4_inv,
      CLK => NlwBufferSignal_u_CORTEXM0DS_u_logic_Cai3z4_CLK,
      I => NlwBufferSignal_u_CORTEXM0DS_u_logic_Cai3z4_IN,
      O => u_CORTEXM0DS_u_logic_Cai3z4_27103,
      SET => u_CORTEXM0DS_u_logic_hreset_n_inv,
      RST => GND
    );
  u_CORTEXM0DS_u_logic_Gl52z4_Cc52z4_OR_1163_o1 : X_LUT6
    generic map(
      LOC => "SLICE_X14Y118",
      INIT => X"77FFFFFF77FFFFFF"
    )
    port map (
      ADR5 => '1',
      ADR2 => '1',
      ADR1 => u_CORTEXM0DS_u_logic_Yaz2z4_3_26134,
      ADR3 => u_CORTEXM0DS_u_logic_H3d3z4_1_26135,
      ADR0 => u_CORTEXM0DS_u_logic_Svk2z4_3_26136,
      ADR4 => u_CORTEXM0DS_u_logic_T1d3z4_25833,
      O => u_CORTEXM0DS_u_logic_Gl52z4_Cc52z4_OR_1163_o
    );
  u_CORTEXM0DS_u_logic_Ggswx44_SW0 : X_LUT6
    generic map(
      LOC => "SLICE_X14Y111",
      INIT => X"FFFFF8FFF8FFF8FF"
    )
    port map (
      ADR3 => u_CORTEXM0DS_u_logic_G2lwx4,
      ADR2 => u_CORTEXM0DS_u_logic_Ggswx42_26925,
      ADR0 => u_CORTEXM0DS_u_logic_C9yvx4,
      ADR1 => u_CORTEXM0DS_u_logic_Layvx4,
      ADR5 => u_CORTEXM0DS_u_logic_Bsy2z4_26463,
      ADR4 => u_CORTEXM0DS_u_logic_Pyxvx4,
      O => N1801
    );
  u_CORTEXM0DS_u_logic_Yaz2z4_3 : X_FF
    generic map(
      LOC => "SLICE_X14Y111",
      INIT => '1'
    )
    port map (
      CE => u_CORTEXM0DS_u_logic_K6yvx4,
      CLK => NlwBufferSignal_u_CORTEXM0DS_u_logic_Yaz2z4_3_CLK,
      I => u_CORTEXM0DS_u_logic_Ggswx4,
      O => u_CORTEXM0DS_u_logic_Yaz2z4_3_26134,
      SET => u_CORTEXM0DS_u_logic_hreset_n_inv,
      RST => GND
    );
  u_CORTEXM0DS_u_logic_Ggswx44 : X_LUT6
    generic map(
      LOC => "SLICE_X14Y111",
      INIT => X"FFFFFFFF00CCCACE"
    )
    port map (
      ADR1 => u_CORTEXM0DS_u_logic_Lny2z4_26505,
      ADR2 => u_CORTEXM0DS_u_logic_Dvy2z4_25831,
      ADR4 => u_CORTEXM0DS_u_logic_Yj6wx4,
      ADR3 => u_CORTEXM0DS_u_logic_Iufwx4,
      ADR0 => u_CORTEXM0DS_u_logic_Viy2z4_26924,
      ADR5 => N1801,
      O => u_CORTEXM0DS_u_logic_Ggswx4
    );
  u_CORTEXM0DS_u_logic_Yaz2z4_2 : X_FF
    generic map(
      LOC => "SLICE_X14Y111",
      INIT => '1'
    )
    port map (
      CE => u_CORTEXM0DS_u_logic_K6yvx4,
      CLK => NlwBufferSignal_u_CORTEXM0DS_u_logic_Yaz2z4_2_CLK,
      I => NlwBufferSignal_u_CORTEXM0DS_u_logic_Yaz2z4_2_IN,
      O => u_CORTEXM0DS_u_logic_Yaz2z4_2_26227,
      SET => u_CORTEXM0DS_u_logic_hreset_n_inv,
      RST => GND
    );
  u_CORTEXM0DS_u_logic_R40wx431 : X_LUT6
    generic map(
      LOC => "SLICE_X14Y111",
      INIT => X"57F7FFFFFFFFFFFF"
    )
    port map (
      ADR1 => u_CORTEXM0DS_u_logic_Bv03z4_26224,
      ADR3 => u_CORTEXM0DS_u_logic_Xx93z4_26225,
      ADR2 => u_CORTEXM0DS_u_logic_Svk2z4_3_26136,
      ADR5 => u_CORTEXM0DS_u_logic_H3d3z4_1_26135,
      ADR0 => u_CORTEXM0DS_u_logic_Yaz2z4_3_26134,
      ADR4 => u_CORTEXM0DS_u_logic_T1d3z4_25833,
      O => u_CORTEXM0DS_u_logic_R40wx43_26981
    );
  u_CORTEXM0DS_u_logic_Yaz2z4_1 : X_FF
    generic map(
      LOC => "SLICE_X14Y111",
      INIT => '1'
    )
    port map (
      CE => u_CORTEXM0DS_u_logic_K6yvx4,
      CLK => NlwBufferSignal_u_CORTEXM0DS_u_logic_Yaz2z4_1_CLK,
      I => NlwBufferSignal_u_CORTEXM0DS_u_logic_Yaz2z4_1_IN,
      O => u_CORTEXM0DS_u_logic_Yaz2z4_1_28525,
      SET => u_CORTEXM0DS_u_logic_hreset_n_inv,
      RST => GND
    );
  u_CORTEXM0DS_u_logic_SF283311 : X_LUT6
    generic map(
      LOC => "SLICE_X14Y111",
      INIT => X"00FF00FF00000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR4 => '1',
      ADR3 => u_CORTEXM0DS_u_logic_Yaz2z4_3_26134,
      ADR5 => u_CORTEXM0DS_u_logic_T1d3z4_25833,
      O => u_CORTEXM0DS_u_logic_SF28331
    );
  u_CORTEXM0DS_u_logic_Duuwx45_SW0 : X_LUT6
    generic map(
      LOC => "SLICE_X14Y110",
      INIT => X"0055AAFF1B1B1B1B"
    )
    port map (
      ADR1 => u_CORTEXM0DS_u_logic_Txj2z4_27611,
      ADR2 => u_CORTEXM0DS_u_logic_Duu2z4_27437,
      ADR4 => u_CORTEXM0DS_u_logic_Ukt2z4_27584,
      ADR3 => u_CORTEXM0DS_u_logic_Dq73z4_29353,
      ADR0 => u_CORTEXM0DS_u_logic_Wzy2z4_26238,
      ADR5 => u_CORTEXM0DS_u_logic_Fgm2z4_26065,
      O => N1335
    );
  u_CORTEXM0DS_u_logic_Jiowx421 : X_LUT6
    generic map(
      LOC => "SLICE_X14Y110",
      INIT => X"0C0C0C2E0C0C1D3F"
    )
    port map (
      ADR1 => u_CORTEXM0DS_u_logic_Y5ywx4_0,
      ADR4 => u_CORTEXM0DS_u_logic_Rni2z4_26237,
      ADR0 => u_CORTEXM0DS_u_logic_Sjj2z4_26064,
      ADR3 => N1336,
      ADR5 => N1335,
      ADR2 => u_CORTEXM0DS_u_logic_Cawwx4,
      O => u_CORTEXM0DS_u_logic_Jiowx42
    );
  u_CORTEXM0DS_u_logic_V7ywx41 : X_LUT6
    generic map(
      LOC => "SLICE_X14Y110",
      INIT => X"505003F35F5F03F3"
    )
    port map (
      ADR1 => u_CORTEXM0DS_u_logic_Dq73z4_29353,
      ADR5 => u_CORTEXM0DS_u_logic_Ukt2z4_27584,
      ADR0 => u_CORTEXM0DS_u_logic_Ruj2z4_27580,
      ADR3 => u_CORTEXM0DS_u_logic_Ug63z4_27332,
      ADR2 => u_CORTEXM0DS_u_logic_Svk2z4_2_26226,
      ADR4 => u_CORTEXM0DS_u_logic_Yaz2z4_2_26227,
      O => u_CORTEXM0DS_u_logic_V7ywx41_28515
    );
  u_CORTEXM0DS_u_logic_Dq73z4 : X_FF
    generic map(
      LOC => "SLICE_X14Y110",
      INIT => '1'
    )
    port map (
      CE => u_CORTEXM0DS_u_logic_Wcyvx4,
      CLK => NlwBufferSignal_u_CORTEXM0DS_u_logic_Dq73z4_CLK,
      I => NlwBufferSignal_u_CORTEXM0DS_u_logic_Dq73z4_IN,
      O => u_CORTEXM0DS_u_logic_Dq73z4_29353,
      SET => u_CORTEXM0DS_u_logic_hreset_n_inv,
      RST => GND
    );
  u_CORTEXM0DS_u_logic_V7ywx43 : X_LUT6
    generic map(
      LOC => "SLICE_X14Y110",
      INIT => X"FFFFF5A0FFFFF5A0"
    )
    port map (
      ADR5 => '1',
      ADR1 => '1',
      ADR3 => u_CORTEXM0DS_u_logic_V7ywx42_28514,
      ADR2 => u_CORTEXM0DS_u_logic_V7ywx41_28515,
      ADR0 => u_CORTEXM0DS_u_logic_H3d3z4_25834,
      ADR4 => u_CORTEXM0DS_u_logic_T1d3z4_25833,
      O => u_CORTEXM0DS_u_logic_V7ywx4
    );
  u_CORTEXM0DS_u_logic_Wqm2z4 : X_FF
    generic map(
      LOC => "SLICE_X14Y107",
      INIT => '1'
    )
    port map (
      CE => u_CORTEXM0DS_u_logic_Ofyvx4,
      CLK => NlwBufferSignal_u_CORTEXM0DS_u_logic_Wqm2z4_CLK,
      I => NlwBufferSignal_u_CORTEXM0DS_u_logic_Wqm2z4_IN,
      O => u_CORTEXM0DS_u_logic_Wqm2z4_26404,
      SET => u_CORTEXM0DS_u_logic_hreset_n_inv,
      RST => GND
    );
  u_CORTEXM0DS_u_logic_Bah2z4_Erc2z4_OR_1391_o1 : X_LUT6
    generic map(
      LOC => "SLICE_X14Y114",
      INIT => X"FFFFFFFFFFFF55FF"
    )
    port map (
      ADR2 => '1',
      ADR1 => '1',
      ADR5 => u_CORTEXM0DS_u_logic_Rni2z4_26237,
      ADR0 => u_CORTEXM0DS_u_logic_Wzy2z4_26238,
      ADR4 => u_CORTEXM0DS_u_logic_Sjj2z4_26064,
      ADR3 => u_CORTEXM0DS_u_logic_Fgm2z4_26065,
      O => u_CORTEXM0DS_u_logic_Bah2z4_Erc2z4_OR_1391_o
    );
  u_CORTEXM0DS_u_logic_Cawwx42 : X_LUT6
    generic map(
      LOC => "SLICE_X14Y114",
      INIT => X"000000000F335F55"
    )
    port map (
      ADR2 => u_CORTEXM0DS_u_logic_Ii63z4_27047,
      ADR0 => u_CORTEXM0DS_u_logic_Unm2z4_27582,
      ADR1 => u_CORTEXM0DS_u_logic_Gmm2z4_27384,
      ADR5 => u_CORTEXM0DS_u_logic_Wzy2z4_26238,
      ADR4 => u_CORTEXM0DS_u_logic_Sjj2z4_26064,
      ADR3 => u_CORTEXM0DS_u_logic_Fgm2z4_26065,
      O => u_CORTEXM0DS_u_logic_Cawwx42_29355
    );
  u_CORTEXM0DS_u_logic_U9h2z4_Erc2z4_OR_1390_o1 : X_LUT6
    generic map(
      LOC => "SLICE_X14Y114",
      INIT => X"FFFAFFFFFFFAFFFF"
    )
    port map (
      ADR5 => '1',
      ADR1 => '1',
      ADR2 => u_CORTEXM0DS_u_logic_Rni2z4_26237,
      ADR0 => u_CORTEXM0DS_u_logic_Wzy2z4_26238,
      ADR3 => u_CORTEXM0DS_u_logic_Sjj2z4_26064,
      ADR4 => u_CORTEXM0DS_u_logic_Fgm2z4_26065,
      O => u_CORTEXM0DS_u_logic_U9h2z4_Erc2z4_OR_1390_o
    );
  u_CORTEXM0DS_u_logic_Ii63z4 : X_FF
    generic map(
      LOC => "SLICE_X14Y114",
      INIT => '1'
    )
    port map (
      CE => u_CORTEXM0DS_u_logic_Ddyvx4_0,
      CLK => NlwBufferSignal_u_CORTEXM0DS_u_logic_Ii63z4_CLK,
      I => NlwBufferSignal_u_CORTEXM0DS_u_logic_Ii63z4_IN,
      O => u_CORTEXM0DS_u_logic_Ii63z4_27047,
      SET => u_CORTEXM0DS_u_logic_hreset_n_inv,
      RST => GND
    );
  u_CORTEXM0DS_u_logic_Cawwx43 : X_LUT6
    generic map(
      LOC => "SLICE_X14Y114",
      INIT => X"F0C05040FFCC5544"
    )
    port map (
      ADR5 => u_CORTEXM0DS_u_logic_Imt2z4_27456,
      ADR0 => u_CORTEXM0DS_u_logic_Rr73z4_27385,
      ADR1 => u_CORTEXM0DS_u_logic_Cawwx42_29355,
      ADR3 => u_CORTEXM0DS_u_logic_Cawwx41_28163,
      ADR2 => u_CORTEXM0DS_u_logic_Bah2z4_Erc2z4_OR_1391_o,
      ADR4 => u_CORTEXM0DS_u_logic_U9h2z4_Erc2z4_OR_1390_o,
      O => u_CORTEXM0DS_u_logic_Cawwx43_28162
    );
  u_CORTEXM0DS_u_logic_K55xx4_R55xx4_AND_5295_o2 : X_LUT6
    generic map(
      LOC => "SLICE_X14Y115",
      INIT => X"FF0F5505330F1105"
    )
    port map (
      ADR1 => u_CORTEXM0DS_u_logic_Av13z4_26960,
      ADR0 => u_CORTEXM0DS_u_logic_Ovc3z4_26995,
      ADR3 => u_CORTEXM0DS_u_logic_H3d3z4_25834,
      ADR2 => N1066,
      ADR4 => u_CORTEXM0DS_u_logic_Gl52z4_Cc52z4_OR_1163_o,
      ADR5 => u_CORTEXM0DS_u_logic_SF1101,
      O => u_CORTEXM0DS_u_logic_K55xx4_R55xx4_AND_5295_o2_29358
    );
  u_CORTEXM0DS_u_logic_K55xx4_R55xx4_AND_5295_o2_SW2 : X_LUT6
    generic map(
      LOC => "SLICE_X14Y115",
      INIT => X"00000000E400E400"
    )
    port map (
      ADR4 => '1',
      ADR2 => u_CORTEXM0DS_u_logic_Twz2z4_26337,
      ADR1 => u_CORTEXM0DS_u_logic_Bn53z4_26338,
      ADR5 => u_CORTEXM0DS_u_logic_Svk2z4_25841,
      ADR0 => u_CORTEXM0DS_u_logic_Yaz2z4_25842,
      ADR3 => u_CORTEXM0DS_u_logic_T1d3z4_25833,
      O => N1066
    );
  u_CORTEXM0DS_u_logic_K55xx4_R55xx4_AND_5295_o7 : X_LUT6
    generic map(
      LOC => "SLICE_X14Y115",
      INIT => X"2000A0002020A020"
    )
    port map (
      ADR1 => u_CORTEXM0DS_u_logic_U5r2z4_27057,
      ADR5 => u_CORTEXM0DS_u_logic_J433z4_26154,
      ADR0 => u_CORTEXM0DS_u_logic_K55xx4_R55xx4_AND_5295_o8_27345,
      ADR2 => u_CORTEXM0DS_u_logic_K55xx4_R55xx4_AND_5295_o3_27349,
      ADR3 => u_CORTEXM0DS_u_logic_Sk52z4_Zk52z4_OR_1162_o,
      ADR4 => u_CORTEXM0DS_u_logic_C51xx4,
      O => u_CORTEXM0DS_u_logic_K55xx4_R55xx4_AND_5295_o9_29359
    );
  u_CORTEXM0DS_u_logic_Twz2z4 : X_FF
    generic map(
      LOC => "SLICE_X14Y115",
      INIT => '1'
    )
    port map (
      CE => u_CORTEXM0DS_u_logic_Teyvx4,
      CLK => NlwBufferSignal_u_CORTEXM0DS_u_logic_Twz2z4_CLK,
      I => NlwBufferSignal_u_CORTEXM0DS_u_logic_Twz2z4_IN,
      O => u_CORTEXM0DS_u_logic_Twz2z4_26337,
      SET => u_CORTEXM0DS_u_logic_hreset_n_inv,
      RST => GND
    );
  u_CORTEXM0DS_u_logic_K55xx4_R55xx4_AND_5295_o11 : X_LUT6
    generic map(
      LOC => "SLICE_X14Y115",
      INIT => X"F0F0C080C080C080"
    )
    port map (
      ADR1 => u_CORTEXM0DS_u_logic_K55xx4_R55xx4_AND_5295_o7_27343,
      ADR2 => u_CORTEXM0DS_u_logic_Ixxwx4,
      ADR5 => u_CORTEXM0DS_u_logic_K55xx4_R55xx4_AND_5295_o6_27347,
      ADR4 => u_CORTEXM0DS_u_logic_K55xx4_R55xx4_AND_5295_o2_29358,
      ADR3 => u_CORTEXM0DS_u_logic_K55xx4_R55xx4_AND_5295_o12,
      ADR0 => u_CORTEXM0DS_u_logic_K55xx4_R55xx4_AND_5295_o9_29359,
      O => u_CORTEXM0DS_u_logic_K55xx4_R55xx4_AND_5295_o
    );
  u_CORTEXM0DS_u_logic_Ch03z4 : X_FF
    generic map(
      LOC => "SLICE_X14Y116",
      INIT => '1'
    )
    port map (
      CE => u_CORTEXM0DS_u_logic_Meyvx4_0,
      CLK => NlwBufferSignal_u_CORTEXM0DS_u_logic_Ch03z4_CLK,
      I => NlwBufferSignal_u_CORTEXM0DS_u_logic_Ch03z4_IN,
      O => u_CORTEXM0DS_u_logic_Ch03z4_26810,
      SET => u_CORTEXM0DS_u_logic_hreset_n_inv,
      RST => GND
    );
  u_CORTEXM0DS_u_logic_A272z4_H272z4_AND_6015_o2 : X_LUT6
    generic map(
      LOC => "SLICE_X14Y116",
      INIT => X"DF3FDFFFFFFFFFFF"
    )
    port map (
      ADR4 => u_CORTEXM0DS_u_logic_Nt03z4_27292,
      ADR0 => u_CORTEXM0DS_u_logic_Av13z4_26960,
      ADR2 => u_CORTEXM0DS_u_logic_Rni2z4_26237,
      ADR1 => u_CORTEXM0DS_u_logic_Wzy2z4_26238,
      ADR3 => u_CORTEXM0DS_u_logic_Sjj2z4_26064,
      ADR5 => u_CORTEXM0DS_u_logic_Fgm2z4_26065,
      O => u_CORTEXM0DS_u_logic_A272z4_H272z4_AND_6015_o2_27457
    );
  u_CORTEXM0DS_u_logic_Okn2z4_u_CORTEXM0DS_u_logic_Okn2z4_CMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => u_CORTEXM0DS_u_logic_Pfnwx4_Wfnwx4_AND_3245_o_pack_6,
      O => u_CORTEXM0DS_u_logic_Pfnwx4_Wfnwx4_AND_3245_o_26315
    );
  u_CORTEXM0DS_u_logic_Pfnwx4_Wfnwx4_AND_3245_o : X_MUX2
    generic map(
      LOC => "SLICE_X14Y113"
    )
    port map (
      IA => N1955,
      IB => N1956,
      O => u_CORTEXM0DS_u_logic_Pfnwx4_Wfnwx4_AND_3245_o_pack_6,
      SEL => u_CORTEXM0DS_u_logic_Aok2z4_25881
    );
  u_CORTEXM0DS_u_logic_Pfnwx4_Wfnwx4_AND_3245_o_F : X_LUT6
    generic map(
      LOC => "SLICE_X14Y113",
      INIT => X"FEFE5454FFFF5555"
    )
    port map (
      ADR3 => '1',
      ADR0 => u_CORTEXM0DS_u_logic_R9nwx4,
      ADR5 => u_CORTEXM0DS_u_logic_C3w2z4_28569,
      ADR1 => u_CORTEXM0DS_u_logic_Wxp2z4_27554,
      ADR2 => u_CORTEXM0DS_u_logic_O5t2z4_25820,
      ADR4 => u_CORTEXM0DS_u_logic_Cbvwx4,
      O => N1955
    );
  u_CORTEXM0DS_u_logic_Pfnwx4_Wfnwx4_AND_3245_o_G : X_LUT6
    generic map(
      LOC => "SLICE_X14Y113",
      INIT => X"FFEA00EAFFFA00FA"
    )
    port map (
      ADR3 => u_CORTEXM0DS_u_logic_R9nwx4,
      ADR2 => u_CORTEXM0DS_u_logic_Fij2z4_25819,
      ADR1 => u_CORTEXM0DS_u_logic_Npk2z4_25818,
      ADR5 => u_CORTEXM0DS_u_logic_Sgj2z4_25821,
      ADR0 => u_CORTEXM0DS_u_logic_Ffj2z4_25823,
      ADR4 => u_CORTEXM0DS_u_logic_Cbvwx4,
      O => N1956
    );
  u_CORTEXM0DS_u_logic_O4nwx4_V4nwx4_AND_3218_o411 : X_LUT6
    generic map(
      LOC => "SLICE_X14Y113",
      INIT => X"AA20000000000000"
    )
    port map (
      ADR2 => u_CORTEXM0DS_u_logic_Sgj2z4_25821,
      ADR1 => N116,
      ADR3 => u_CORTEXM0DS_u_logic_R9nwx4,
      ADR4 => u_CORTEXM0DS_u_logic_Sdnwx4_Zdnwx4_AND_3239_o_26307,
      ADR0 => u_CORTEXM0DS_u_logic_S9rwx4_Vhvwx4_AND_4177_o,
      ADR5 => u_CORTEXM0DS_u_logic_Pfnwx4_Wfnwx4_AND_3245_o_26315,
      O => u_CORTEXM0DS_u_logic_O4nwx4_V4nwx4_AND_3218_o41
    );
  u_CORTEXM0DS_u_logic_Okn2z4 : X_FF
    generic map(
      LOC => "SLICE_X14Y113",
      INIT => '1'
    )
    port map (
      CE => u_CORTEXM0DS_u_logic_Pu1wx4_inv_0,
      CLK => NlwBufferSignal_u_CORTEXM0DS_u_logic_Okn2z4_CLK,
      I => u_CORTEXM0DS_u_logic_Cr1wx4,
      O => u_CORTEXM0DS_u_logic_Okn2z4_26803,
      SET => u_CORTEXM0DS_u_logic_hreset_n_inv,
      RST => GND
    );
  u_CORTEXM0DS_u_logic_Cr1wx41 : X_LUT6
    generic map(
      LOC => "SLICE_X14Y113",
      INIT => X"FFFFFFFF00FF77FF"
    )
    port map (
      ADR2 => '1',
      ADR4 => u_CORTEXM0DS_u_logic_Zluvx42_26868,
      ADR0 => u_CORTEXM0DS_u_logic_Pfnwx4_Wfnwx4_AND_3245_o_26315,
      ADR1 => u_CORTEXM0DS_u_logic_Zluvx43_27806,
      ADR3 => u_CORTEXM0DS_u_logic_Jr1wx4,
      ADR5 => u_CORTEXM0DS_u_logic_B8nwx4_I8nwx4_AND_3224_o_26351,
      O => u_CORTEXM0DS_u_logic_Cr1wx4
    );
  u_CORTEXM0DS_u_logic_Av13z4 : X_FF
    generic map(
      LOC => "SLICE_X14Y117",
      INIT => '1'
    )
    port map (
      CE => u_CORTEXM0DS_u_logic_Feyvx4_0,
      CLK => NlwBufferSignal_u_CORTEXM0DS_u_logic_Av13z4_CLK,
      I => NlwBufferSignal_u_CORTEXM0DS_u_logic_Av13z4_IN,
      O => u_CORTEXM0DS_u_logic_Av13z4_26960,
      SET => u_CORTEXM0DS_u_logic_hreset_n_inv,
      RST => GND
    );
  u_CORTEXM0DS_u_logic_Euzvx45_SW1 : X_LUT6
    generic map(
      LOC => "SLICE_X14Y108",
      INIT => X"CFCFEFEFFFFFFFFF"
    )
    port map (
      ADR3 => '1',
      ADR0 => u_CORTEXM0DS_u_logic_Lq03z4_26956,
      ADR5 => u_CORTEXM0DS_u_logic_Euzvx41_28915,
      ADR4 => u_CORTEXM0DS_u_logic_Erc2z4_Tja2z4_OR_1314_o,
      ADR2 => u_CORTEXM0DS_u_logic_Svqwx4,
      ADR1 => N715,
      O => N1527
    );
  u_CORTEXM0DS_u_logic_Euzvx46 : X_LUT6
    generic map(
      LOC => "SLICE_X14Y108",
      INIT => X"000A555F808AD5DF"
    )
    port map (
      ADR3 => u_CORTEXM0DS_u_logic_U593z4_26455,
      ADR4 => u_CORTEXM0DS_u_logic_Efp2z4_26846,
      ADR1 => u_CORTEXM0DS_u_logic_Euzvx42_28914,
      ADR0 => u_CORTEXM0DS_u_logic_Duc2z4,
      ADR5 => N1527,
      ADR2 => u_CORTEXM0DS_u_logic_Kuc2z4,
      O => u_CORTEXM0DS_u_logic_Euzvx4
    );
  u_CORTEXM0DS_u_logic_Svqwx45_SW5 : X_LUT6
    generic map(
      LOC => "SLICE_X14Y108",
      INIT => X"55000F3355FF0F33"
    )
    port map (
      ADR1 => u_CORTEXM0DS_u_logic_R6v2z4_26401,
      ADR5 => u_CORTEXM0DS_u_logic_Ixt2z4_26402,
      ADR0 => u_CORTEXM0DS_u_logic_Ksm2z4_26403,
      ADR2 => u_CORTEXM0DS_u_logic_Wqm2z4_26404,
      ADR3 => u_CORTEXM0DS_u_logic_Sjj2z4_26064,
      ADR4 => u_CORTEXM0DS_u_logic_Fgm2z4_26065,
      O => N1606
    );
  u_CORTEXM0DS_u_logic_R6v2z4 : X_FF
    generic map(
      LOC => "SLICE_X14Y108",
      INIT => '1'
    )
    port map (
      CE => u_CORTEXM0DS_u_logic_Vfyvx4,
      CLK => NlwBufferSignal_u_CORTEXM0DS_u_logic_R6v2z4_CLK,
      I => NlwBufferSignal_u_CORTEXM0DS_u_logic_R6v2z4_IN,
      O => u_CORTEXM0DS_u_logic_R6v2z4_26401,
      SET => u_CORTEXM0DS_u_logic_hreset_n_inv,
      RST => GND
    );
  u_CORTEXM0DS_u_logic_Svqwx45 : X_LUT6
    generic map(
      LOC => "SLICE_X14Y108",
      INIT => X"FAFAFFAAFAFAFFAA"
    )
    port map (
      ADR5 => '1',
      ADR1 => '1',
      ADR0 => u_CORTEXM0DS_u_logic_Rni2z4_26237,
      ADR4 => u_CORTEXM0DS_u_logic_Wzy2z4_26238,
      ADR3 => N1605,
      ADR2 => N1606,
      O => u_CORTEXM0DS_u_logic_Svqwx4
    );
  u_CORTEXM0DS_u_logic_Mxor_Uz9wx4_B19wx4_XOR_35_o_xo_0_1 : X_LUT6
    generic map(
      LOC => "SLICE_X14Y109",
      INIT => X"F0F087F0F0F08787"
    )
    port map (
      ADR5 => u_CORTEXM0DS_u_logic_W7z2z4_27966,
      ADR0 => u_CORTEXM0DS_u_logic_Cyq2z4_26532,
      ADR3 => u_CORTEXM0DS_u_logic_Xwawx4,
      ADR2 => u_CORTEXM0DS_u_logic_Wzawx43_26822,
      ADR4 => u_CORTEXM0DS_u_logic_Uz9wx42_29352,
      ADR1 => u_CORTEXM0DS_u_logic_Ul9wx4,
      O => u_CORTEXM0DS_u_logic_Uz9wx4_B19wx4_XOR_35_o
    );
  u_CORTEXM0DS_u_logic_Uz9wx42 : X_LUT6
    generic map(
      LOC => "SLICE_X14Y109",
      INIT => X"FFFFFFFFCCAAC0A0"
    )
    port map (
      ADR3 => u_CORTEXM0DS_u_logic_Uvzvx43_26437,
      ADR5 => u_CORTEXM0DS_u_logic_Uz9wx41_29070,
      ADR0 => N1578,
      ADR1 => N1579,
      ADR2 => u_CORTEXM0DS_u_logic_W19wx45_26968,
      ADR4 => u_CORTEXM0DS_u_logic_W19wx43_26969,
      O => u_CORTEXM0DS_u_logic_Uz9wx42_29352
    );
  u_CORTEXM0DS_u_logic_Qowwx41 : X_LUT6
    generic map(
      LOC => "SLICE_X14Y109",
      INIT => X"000FFF0F55335533"
    )
    port map (
      ADR1 => u_CORTEXM0DS_u_logic_R283z4_26385,
      ADR2 => u_CORTEXM0DS_u_logic_Ixt2z4_26402,
      ADR4 => u_CORTEXM0DS_u_logic_Ksm2z4_26403,
      ADR0 => u_CORTEXM0DS_u_logic_It63z4_26386,
      ADR3 => u_CORTEXM0DS_u_logic_Svk2z4_25841,
      ADR5 => u_CORTEXM0DS_u_logic_Yaz2z4_25842,
      O => u_CORTEXM0DS_u_logic_Qowwx41_26435
    );
  u_CORTEXM0DS_u_logic_R283z4 : X_FF
    generic map(
      LOC => "SLICE_X14Y109",
      INIT => '1'
    )
    port map (
      CE => u_CORTEXM0DS_u_logic_Wcyvx4,
      CLK => NlwBufferSignal_u_CORTEXM0DS_u_logic_R283z4_CLK,
      I => NlwBufferSignal_u_CORTEXM0DS_u_logic_R283z4_IN,
      O => u_CORTEXM0DS_u_logic_R283z4_26385,
      SET => u_CORTEXM0DS_u_logic_hreset_n_inv,
      RST => GND
    );
  u_CORTEXM0DS_u_logic_Uvzvx44_SW0 : X_LUT6
    generic map(
      LOC => "SLICE_X14Y109",
      INIT => X"20A060E030B070F0"
    )
    port map (
      ADR2 => u_CORTEXM0DS_u_logic_Pdi2z4_26208,
      ADR1 => u_CORTEXM0DS_u_logic_H3d3z4_25834,
      ADR0 => u_CORTEXM0DS_u_logic_T1d3z4_25833,
      ADR5 => u_CORTEXM0DS_u_logic_Qowwx42_26433,
      ADR3 => u_CORTEXM0DS_u_logic_Uvzvx41_26434,
      ADR4 => u_CORTEXM0DS_u_logic_Qowwx41_26435,
      O => N1578
    );
  u_CORTEXM0DS_u_logic_Vff2z41 : X_LUT6
    generic map(
      LOC => "SLICE_X14Y112",
      INIT => X"EEEEF5A04444F5A0"
    )
    port map (
      ADR0 => u_CORTEXM0DS_u_logic_Fzl2z4_27730,
      ADR4 => u_CORTEXM0DS_u_logic_Qzq2z4_27681,
      ADR2 => u_CORTEXM0DS_u_logic_Ylbwx4,
      ADR5 => u_CORTEXM0DS_u_logic_Duuwx4,
      ADR1 => u_CORTEXM0DS_u_logic_Ebbwx4,
      ADR3 => u_CORTEXM0DS_u_logic_Bdwwx4,
      O => u_CORTEXM0DS_u_logic_Vff2z4
    );
  u_CORTEXM0DS_u_logic_C192z4_J192z4_AND_6302_o4 : X_LUT6
    generic map(
      LOC => "SLICE_X14Y112",
      INIT => X"808AD5DF000A555F"
    )
    port map (
      ADR3 => u_CORTEXM0DS_u_logic_U4z2z4_27214,
      ADR4 => u_CORTEXM0DS_u_logic_Iwp2z4_26814,
      ADR1 => u_CORTEXM0DS_u_logic_Duuwx4,
      ADR5 => u_CORTEXM0DS_u_logic_C192z4_J192z4_AND_6302_o3_0,
      ADR0 => u_CORTEXM0DS_u_logic_Duc2z4,
      ADR2 => u_CORTEXM0DS_u_logic_Kuc2z4,
      O => u_CORTEXM0DS_u_logic_C192z4_J192z4_AND_6302_o
    );
  u_CORTEXM0DS_u_logic_Duuwx45_SW1 : X_LUT6
    generic map(
      LOC => "SLICE_X14Y112",
      INIT => X"00330F55FF330F55"
    )
    port map (
      ADR0 => u_CORTEXM0DS_u_logic_Fwj2z4_27448,
      ADR2 => u_CORTEXM0DS_u_logic_Dtj2z4_27382,
      ADR5 => u_CORTEXM0DS_u_logic_Ruj2z4_27580,
      ADR1 => u_CORTEXM0DS_u_logic_Ug63z4_27332,
      ADR3 => u_CORTEXM0DS_u_logic_Wzy2z4_26238,
      ADR4 => u_CORTEXM0DS_u_logic_Fgm2z4_26065,
      O => N1336
    );
  u_CORTEXM0DS_u_logic_Ug63z4 : X_FF
    generic map(
      LOC => "SLICE_X14Y112",
      INIT => '1'
    )
    port map (
      CE => u_CORTEXM0DS_u_logic_Ddyvx4_0,
      CLK => NlwBufferSignal_u_CORTEXM0DS_u_logic_Ug63z4_CLK,
      I => NlwBufferSignal_u_CORTEXM0DS_u_logic_Ug63z4_IN,
      O => u_CORTEXM0DS_u_logic_Ug63z4_27332,
      SET => u_CORTEXM0DS_u_logic_hreset_n_inv,
      RST => GND
    );
  u_CORTEXM0DS_u_logic_Duuwx45 : X_LUT6
    generic map(
      LOC => "SLICE_X14Y112",
      INIT => X"FFFFF3C0FFFFF3C0"
    )
    port map (
      ADR0 => '1',
      ADR5 => '1',
      ADR4 => u_CORTEXM0DS_u_logic_Rni2z4_26237,
      ADR1 => u_CORTEXM0DS_u_logic_Sjj2z4_26064,
      ADR3 => N1335,
      ADR2 => N1336,
      O => u_CORTEXM0DS_u_logic_Duuwx4
    );
  u_CORTEXM0DS_u_logic_R0t2z4_u_CORTEXM0DS_u_logic_R0t2z4_CMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => u_CORTEXM0DS_u_logic_SF2361,
      O => u_CORTEXM0DS_u_logic_SF2361_0
    );
  u_CORTEXM0DS_u_logic_R0t2z4_u_CORTEXM0DS_u_logic_R0t2z4_BMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => N1859,
      O => N1859_0
    );
  u_CORTEXM0DS_u_logic_I1c2z41 : X_LUT6
    generic map(
      LOC => "SLICE_X15Y100",
      INIT => X"FFFFFFFEFFFFFFFF"
    )
    port map (
      ADR1 => u_CORTEXM0DS_u_logic_Aok2z4_25881,
      ADR3 => u_CORTEXM0DS_u_logic_Fij2z4_25819,
      ADR0 => u_CORTEXM0DS_u_logic_Fjewx4,
      ADR4 => u_CORTEXM0DS_u_logic_Nsk2z4_25994,
      ADR5 => u_CORTEXM0DS_u_logic_O5t2z4_25820,
      ADR2 => u_CORTEXM0DS_u_logic_Ark2z4_25827,
      O => u_CORTEXM0DS_u_logic_I1c2z4
    );
  u_CORTEXM0DS_u_logic_W6qvx41_SW0 : X_LUT6
    generic map(
      LOC => "SLICE_X15Y100",
      INIT => X"F7F3F7F3F7F3F7F3"
    )
    port map (
      ADR4 => '1',
      ADR1 => u_CORTEXM0DS_u_logic_Ppsvx4,
      ADR0 => u_CORTEXM0DS_u_logic_O5t2z4_25820,
      ADR3 => u_CORTEXM0DS_u_logic_A4t2z4_25978,
      ADR2 => u_CORTEXM0DS_u_logic_Mrsvx4,
      ADR5 => '1',
      O => N975
    );
  u_CORTEXM0DS_u_logic_SF23611 : X_LUT5
    generic map(
      LOC => "SLICE_X15Y100",
      INIT => X"AAFFFFFF"
    )
    port map (
      ADR4 => u_CORTEXM0DS_u_logic_Fij2z4_25819,
      ADR1 => '1',
      ADR0 => u_CORTEXM0DS_u_logic_O5t2z4_25820,
      ADR3 => u_CORTEXM0DS_u_logic_A4t2z4_25978,
      ADR2 => '1',
      O => u_CORTEXM0DS_u_logic_SF2361
    );
  u_CORTEXM0DS_u_logic_W9fwx41 : X_LUT6
    generic map(
      LOC => "SLICE_X15Y100",
      INIT => X"DDDDFFFFDDDDFFFF"
    )
    port map (
      ADR3 => '1',
      ADR2 => '1',
      ADR1 => u_CORTEXM0DS_u_logic_G9w2z4_26898,
      ADR0 => u_CORTEXM0DS_u_logic_R0t2z4_26937,
      ADR4 => u_CORTEXM0DS_u_logic_G7x2z4_27741,
      ADR5 => '1',
      O => u_CORTEXM0DS_u_logic_W9fwx4
    );
  u_CORTEXM0DS_u_logic_Lyhvx410_SW0 : X_LUT5
    generic map(
      LOC => "SLICE_X15Y100",
      INIT => X"FF0DFF0F"
    )
    port map (
      ADR2 => u_CORTEXM0DS_u_logic_L8t2z4_25825,
      ADR3 => u_CORTEXM0DS_u_logic_Fjewx4,
      ADR1 => u_CORTEXM0DS_u_logic_G9w2z4_26898,
      ADR0 => u_CORTEXM0DS_u_logic_R0t2z4_26937,
      ADR4 => u_CORTEXM0DS_u_logic_G7x2z4_27741,
      O => N1859
    );
  u_CORTEXM0DS_u_logic_R0t2z4 : X_FF
    generic map(
      LOC => "SLICE_X15Y100",
      INIT => '0'
    )
    port map (
      CE => u_CORTEXM0DS_u_logic_U1uvx4,
      CLK => NlwBufferSignal_u_CORTEXM0DS_u_logic_R0t2z4_CLK,
      I => NlwBufferSignal_u_CORTEXM0DS_u_logic_R0t2z4_IN,
      O => u_CORTEXM0DS_u_logic_R0t2z4_26937,
      RST => u_CORTEXM0DS_u_logic_hreset_n_inv,
      SET => GND
    );
  u_CORTEXM0DS_u_logic_Ppsvx411 : X_LUT6
    generic map(
      LOC => "SLICE_X15Y100",
      INIT => X"44404440C4C04440"
    )
    port map (
      ADR1 => u_CORTEXM0DS_u_logic_Ppsvx410_26326,
      ADR2 => u_CORTEXM0DS_u_logic_I1c2z4,
      ADR0 => u_CORTEXM0DS_u_logic_L8t2z4_25825,
      ADR4 => u_CORTEXM0DS_u_logic_Ppsvx45_28204,
      ADR5 => u_CORTEXM0DS_u_logic_N0c2z4_Ju5wx4_AND_6666_o,
      ADR3 => u_CORTEXM0DS_u_logic_W9fwx4,
      O => u_CORTEXM0DS_u_logic_Ppsvx4
    );
  u_CORTEXM0DS_u_logic_Zei2z4_u_CORTEXM0DS_u_logic_Zei2z4_BMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => N1114_pack_3,
      O => N1114
    );
  u_CORTEXM0DS_u_logic_Bspvx43_SW3 : X_LUT6
    generic map(
      LOC => "SLICE_X14Y119",
      INIT => X"FFFF33BBFFFF00AA"
    )
    port map (
      ADR2 => '1',
      ADR5 => u_CORTEXM0DS_u_logic_K0qvx4,
      ADR1 => u_CORTEXM0DS_u_logic_Rtpvx4,
      ADR4 => u_CORTEXM0DS_u_logic_W6iwx4,
      ADR0 => N434,
      ADR3 => u_CORTEXM0DS_u_logic_Bspvx41_27028,
      O => N1115
    );
  u_CORTEXM0DS_u_logic_Zei2z4 : X_FF
    generic map(
      LOC => "SLICE_X14Y119",
      INIT => '0'
    )
    port map (
      CE => u_CORTEXM0DS_u_logic_Lqpvx4,
      CLK => NlwBufferSignal_u_CORTEXM0DS_u_logic_Zei2z4_CLK,
      I => u_CORTEXM0DS_u_logic_Eqpvx4,
      O => u_CORTEXM0DS_u_logic_Zei2z4_26515,
      RST => u_CORTEXM0DS_u_logic_hreset_n_inv,
      SET => GND
    );
  u_CORTEXM0DS_u_logic_Eqpvx41 : X_LUT6
    generic map(
      LOC => "SLICE_X14Y119",
      INIT => X"FFAA7F2AFFAA7520"
    )
    port map (
      ADR0 => u_CORTEXM0DS_u_logic_Rhnvx43_0,
      ADR5 => N1115,
      ADR1 => N1116_0,
      ADR3 => N1114,
      ADR2 => u_CORTEXM0DS_u_logic_Tauwx4_Abuwx4_AND_4036_o,
      ADR4 => u_CORTEXM0DS_u_logic_Q8rwx4_X8rwx4_AND_3649_o_26339,
      O => u_CORTEXM0DS_u_logic_Eqpvx4
    );
  u_CORTEXM0DS_u_logic_Qk0xx41 : X_LUT6
    generic map(
      LOC => "SLICE_X14Y119",
      INIT => X"0000505000005050"
    )
    port map (
      ADR3 => '1',
      ADR1 => '1',
      ADR4 => u_CORTEXM0DS_u_logic_Ll0xx4_Sl0xx4_AND_4686_o,
      ADR2 => u_CORTEXM0DS_u_logic_Cyq2z4_26532,
      ADR0 => u_CORTEXM0DS_u_logic_Zcn2z4_26468,
      ADR5 => '1',
      O => u_CORTEXM0DS_u_logic_Qk0xx4
    );
  u_CORTEXM0DS_u_logic_Bspvx43_SW2 : X_LUT5
    generic map(
      LOC => "SLICE_X14Y119",
      INIT => X"FF00FB01"
    )
    port map (
      ADR1 => u_CORTEXM0DS_u_logic_Rtpvx4,
      ADR3 => u_CORTEXM0DS_u_logic_Dtpvx4,
      ADR4 => u_CORTEXM0DS_u_logic_Ll0xx4_Sl0xx4_AND_4686_o,
      ADR2 => u_CORTEXM0DS_u_logic_Cyq2z4_26532,
      ADR0 => u_CORTEXM0DS_u_logic_Zcn2z4_26468,
      O => N1114_pack_3
    );
  u_CORTEXM0DS_u_logic_Ll0xx4_Sl0xx4_AND_4686_o1 : X_LUT6
    generic map(
      LOC => "SLICE_X14Y119",
      INIT => X"FBFBFBFB00FBFBFB"
    )
    port map (
      ADR4 => u_CORTEXM0DS_u_logic_O5t2z4_25820,
      ADR5 => u_CORTEXM0DS_u_logic_Tv2wx4,
      ADR3 => u_CORTEXM0DS_u_logic_Fij2z4_25819,
      ADR0 => u_CORTEXM0DS_u_logic_Zj3wx4,
      ADR1 => u_CORTEXM0DS_u_logic_R13wx4_0,
      ADR2 => u_CORTEXM0DS_u_logic_Ffj2z4_25823,
      O => u_CORTEXM0DS_u_logic_Ll0xx4_Sl0xx4_AND_4686_o
    );
  u_CORTEXM0DS_u_logic_Pfz2z4 : X_FF
    generic map(
      LOC => "SLICE_X14Y126",
      INIT => '1'
    )
    port map (
      CE => u_CORTEXM0DS_u_logic_G02wx4_inv,
      CLK => NlwBufferSignal_u_CORTEXM0DS_u_logic_Pfz2z4_CLK,
      I => NlwBufferSignal_u_CORTEXM0DS_u_logic_Pfz2z4_IN,
      O => u_CORTEXM0DS_u_logic_Pfz2z4_26152,
      SET => u_CORTEXM0DS_u_logic_hreset_n_inv,
      RST => GND
    );
  u_CORTEXM0DS_u_logic_Nd3wx46_SW1 : X_LUT6
    generic map(
      LOC => "SLICE_X14Y126",
      INIT => X"1F10F0F0DFD0F0F0"
    )
    port map (
      ADR0 => u_CORTEXM0DS_u_logic_X2j2z4_26153,
      ADR1 => u_CORTEXM0DS_u_logic_M1j2z4_26013,
      ADR3 => u_CORTEXM0DS_u_logic_Svk2z4_25841,
      ADR5 => u_CORTEXM0DS_u_logic_Pfz2z4_26152,
      ADR2 => u_CORTEXM0DS_u_logic_Yaz2z4_25842,
      ADR4 => u_CORTEXM0DS_u_logic_T1d3z4_25833,
      O => N1795
    );
  u_CORTEXM0DS_u_logic_Mi13z4 : X_FF
    generic map(
      LOC => "SLICE_X14Y124",
      INIT => '1'
    )
    port map (
      CE => u_CORTEXM0DS_u_logic_Feyvx4_0,
      CLK => NlwBufferSignal_u_CORTEXM0DS_u_logic_Mi13z4_CLK,
      I => NlwBufferSignal_u_CORTEXM0DS_u_logic_Mi13z4_IN,
      O => u_CORTEXM0DS_u_logic_Mi13z4_27101,
      SET => u_CORTEXM0DS_u_logic_hreset_n_inv,
      RST => GND
    );
  u_CORTEXM0DS_u_logic_Q8zvx43 : X_LUT6
    generic map(
      LOC => "SLICE_X14Y124",
      INIT => X"C040CC44F050FF55"
    )
    port map (
      ADR0 => u_CORTEXM0DS_u_logic_Y6i3z4_27131,
      ADR4 => u_CORTEXM0DS_u_logic_J5i3z4_26694,
      ADR2 => u_CORTEXM0DS_u_logic_Lrc2z4_Tja2z4_OR_1315_o,
      ADR5 => u_CORTEXM0DS_u_logic_Mi13z4_27101,
      ADR3 => u_CORTEXM0DS_u_logic_Erc2z4_Tja2z4_OR_1314_o,
      ADR1 => u_CORTEXM0DS_u_logic_Gsc2z4_Nsc2z4_OR_1316_o,
      O => u_CORTEXM0DS_u_logic_Q8zvx43_28990
    );
  u_CORTEXM0DS_u_logic_Jvqvx41 : X_LUT6
    generic map(
      LOC => "SLICE_X15Y91",
      INIT => X"005500DD005500DF"
    )
    port map (
      ADR1 => u_CORTEXM0DS_u_logic_Cza2z4_Jza2z4_AND_6554_o,
      ADR3 => N910,
      ADR4 => u_CORTEXM0DS_u_logic_C6mwx41_25855,
      ADR5 => u_CORTEXM0DS_u_logic_C6mwx43_25856,
      ADR2 => u_CORTEXM0DS_u_logic_C6mwx42_25857,
      ADR0 => N1721,
      O => u_CORTEXM0DS_u_logic_Jvqvx4
    );
  u_CORTEXM0DS_u_logic_Bby2z4 : X_FF
    generic map(
      LOC => "SLICE_X15Y91",
      INIT => '1'
    )
    port map (
      CE => VCC,
      CLK => NlwBufferSignal_u_CORTEXM0DS_u_logic_Bby2z4_CLK,
      I => u_CORTEXM0DS_u_logic_I9nvx4,
      O => u_CORTEXM0DS_u_logic_Bby2z4_28243,
      SET => u_CORTEXM0DS_u_logic_hreset_n_inv,
      RST => GND
    );
  u_CORTEXM0DS_u_logic_I9nvx42 : X_LUT6
    generic map(
      LOC => "SLICE_X15Y91",
      INIT => X"FFEAEAEAFFC0C0C0"
    )
    port map (
      ADR0 => ahbmi_hrdata_19_IBUF_0,
      ADR3 => u_CORTEXM0DS_u_logic_I9nvx41_0,
      ADR5 => u_CORTEXM0DS_u_logic_Jvqvx4,
      ADR2 => u_CORTEXM0DS_u_logic_Bby2z4_28243,
      ADR1 => u_CORTEXM0DS_u_logic_Edovx4,
      ADR4 => u_CORTEXM0DS_u_logic_C9rvx4,
      O => u_CORTEXM0DS_u_logic_I9nvx4
    );
  u_CORTEXM0DS_u_logic_W4y2z4 : X_FF
    generic map(
      LOC => "SLICE_X15Y91",
      INIT => '1'
    )
    port map (
      CE => VCC,
      CLK => NlwBufferSignal_u_CORTEXM0DS_u_logic_W4y2z4_CLK,
      I => u_CORTEXM0DS_u_logic_Kanvx4,
      O => u_CORTEXM0DS_u_logic_W4y2z4_28213,
      SET => u_CORTEXM0DS_u_logic_hreset_n_inv,
      RST => GND
    );
  u_CORTEXM0DS_u_logic_Kanvx42 : X_LUT6
    generic map(
      LOC => "SLICE_X15Y91",
      INIT => X"FEFCEECCFAF0AA00"
    )
    port map (
      ADR5 => ahbmi_hrdata_31_IBUF_0,
      ADR2 => u_CORTEXM0DS_u_logic_Kanvx41_0,
      ADR1 => u_CORTEXM0DS_u_logic_Jvqvx4,
      ADR3 => u_CORTEXM0DS_u_logic_W4y2z4_28213,
      ADR0 => u_CORTEXM0DS_u_logic_Edovx4,
      ADR4 => u_CORTEXM0DS_u_logic_C9rvx4,
      O => u_CORTEXM0DS_u_logic_Kanvx4
    );
  u_CORTEXM0DS_u_logic_K6y2z4 : X_FF
    generic map(
      LOC => "SLICE_X15Y91",
      INIT => '1'
    )
    port map (
      CE => VCC,
      CLK => NlwBufferSignal_u_CORTEXM0DS_u_logic_K6y2z4_CLK,
      I => u_CORTEXM0DS_u_logic_Danvx4,
      O => u_CORTEXM0DS_u_logic_K6y2z4_28211,
      SET => u_CORTEXM0DS_u_logic_hreset_n_inv,
      RST => GND
    );
  u_CORTEXM0DS_u_logic_Danvx42 : X_LUT6
    generic map(
      LOC => "SLICE_X15Y91",
      INIT => X"FFF8F8F8FF888888"
    )
    port map (
      ADR5 => ahbmi_hrdata_16_IBUF_0,
      ADR1 => u_CORTEXM0DS_u_logic_Danvx41_28210,
      ADR2 => u_CORTEXM0DS_u_logic_Jvqvx4,
      ADR3 => u_CORTEXM0DS_u_logic_K6y2z4_28211,
      ADR4 => u_CORTEXM0DS_u_logic_Edovx4,
      ADR0 => u_CORTEXM0DS_u_logic_C9rvx4,
      O => u_CORTEXM0DS_u_logic_Danvx4
    );
  u_CORTEXM0DS_u_logic_Q273z4 : X_FF
    generic map(
      LOC => "SLICE_X14Y121",
      INIT => '1'
    )
    port map (
      CE => u_CORTEXM0DS_u_logic_Ddyvx4_0,
      CLK => NlwBufferSignal_u_CORTEXM0DS_u_logic_Q273z4_CLK,
      I => NlwBufferSignal_u_CORTEXM0DS_u_logic_Q273z4_IN,
      O => u_CORTEXM0DS_u_logic_Q273z4_26465,
      SET => u_CORTEXM0DS_u_logic_hreset_n_inv,
      RST => GND
    );
  u_CORTEXM0DS_u_logic_Tjh2z4_3_Tjh2z4_2_AND_6777_o1 : X_LUT6
    generic map(
      LOC => "SLICE_X14Y121",
      INIT => X"FF00FF0000000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR4 => '1',
      ADR3 => u_CORTEXM0DS_u_logic_Rni2z4_26237,
      ADR5 => u_CORTEXM0DS_u_logic_Wzy2z4_26238,
      O => u_CORTEXM0DS_u_logic_Tjh2z4_3_Tjh2z4_2_AND_6777_o
    );
  u_CORTEXM0DS_u_logic_N90wx41 : X_LUT6
    generic map(
      LOC => "SLICE_X14Y121",
      INIT => X"FFFF4FCFFFFF7FFF"
    )
    port map (
      ADR1 => u_CORTEXM0DS_u_logic_Sjj2z4_26064,
      ADR3 => u_CORTEXM0DS_u_logic_R6n2z4_26983,
      ADR0 => u_CORTEXM0DS_u_logic_M1j2z4_26013,
      ADR4 => u_CORTEXM0DS_u_logic_Fgm2z4_26065,
      ADR5 => u_CORTEXM0DS_u_logic_Vzz2z4_27663,
      ADR2 => u_CORTEXM0DS_u_logic_Tjh2z4_3_Tjh2z4_2_AND_6777_o,
      O => u_CORTEXM0DS_u_logic_N90wx41_27718
    );
  u_CORTEXM0DS_u_logic_Qcy2z4_u_CORTEXM0DS_u_logic_Qcy2z4_DMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => u_CORTEXM0DS_u_logic_I9nvx41_8974,
      O => u_CORTEXM0DS_u_logic_I9nvx41_0
    );
  u_CORTEXM0DS_u_logic_B9nvx41 : X_LUT6
    generic map(
      LOC => "SLICE_X15Y92",
      INIT => X"F505E515F505E515"
    )
    port map (
      ADR2 => u_CORTEXM0DS_u_logic_Nbm2z4_27016,
      ADR3 => u_CORTEXM0DS_u_logic_Qcy2z4_28242,
      ADR1 => u_CORTEXM0DS_u_logic_Bby2z4_28243,
      ADR4 => u_CORTEXM0DS_u_logic_M9y2z4_28244,
      ADR0 => u_CORTEXM0DS_u_logic_Msub_n16536_cy(4),
      ADR5 => '1',
      O => u_CORTEXM0DS_u_logic_B9nvx41_29365
    );
  u_CORTEXM0DS_u_logic_I9nvx41 : X_LUT5
    generic map(
      LOC => "SLICE_X15Y92",
      INIT => X"C5C59595"
    )
    port map (
      ADR2 => u_CORTEXM0DS_u_logic_Nbm2z4_27016,
      ADR3 => '1',
      ADR1 => u_CORTEXM0DS_u_logic_Bby2z4_28243,
      ADR4 => u_CORTEXM0DS_u_logic_M9y2z4_28244,
      ADR0 => u_CORTEXM0DS_u_logic_Msub_n16536_cy(4),
      O => u_CORTEXM0DS_u_logic_I9nvx41_8974
    );
  u_CORTEXM0DS_u_logic_By4wx4_SW0 : X_LUT6
    generic map(
      LOC => "SLICE_X15Y92",
      INIT => X"FFFEFFFEFFFEFFFE"
    )
    port map (
      ADR4 => '1',
      ADR5 => '1',
      ADR1 => u_CORTEXM0DS_u_logic_Qcy2z4_28242,
      ADR0 => u_CORTEXM0DS_u_logic_M9y2z4_28244,
      ADR2 => u_CORTEXM0DS_u_logic_Y7y2z4_28004,
      ADR3 => u_CORTEXM0DS_u_logic_W4y2z4_28213,
      O => N262
    );
  u_CORTEXM0DS_u_logic_Qcy2z4 : X_FF
    generic map(
      LOC => "SLICE_X15Y92",
      INIT => '1'
    )
    port map (
      CE => VCC,
      CLK => NlwBufferSignal_u_CORTEXM0DS_u_logic_Qcy2z4_CLK,
      I => u_CORTEXM0DS_u_logic_B9nvx4,
      O => u_CORTEXM0DS_u_logic_Qcy2z4_28242,
      SET => u_CORTEXM0DS_u_logic_hreset_n_inv,
      RST => GND
    );
  u_CORTEXM0DS_u_logic_B9nvx42 : X_LUT6
    generic map(
      LOC => "SLICE_X15Y92",
      INIT => X"FFECECECFFA0A0A0"
    )
    port map (
      ADR0 => ahbmi_hrdata_20_IBUF_0,
      ADR1 => u_CORTEXM0DS_u_logic_B9nvx41_29365,
      ADR2 => u_CORTEXM0DS_u_logic_Jvqvx4,
      ADR4 => u_CORTEXM0DS_u_logic_Qcy2z4_28242,
      ADR3 => u_CORTEXM0DS_u_logic_Edovx4,
      ADR5 => u_CORTEXM0DS_u_logic_C9rvx4,
      O => u_CORTEXM0DS_u_logic_B9nvx4
    );
  u_CORTEXM0DS_u_logic_Y7y2z4 : X_FF
    generic map(
      LOC => "SLICE_X15Y92",
      INIT => '1'
    )
    port map (
      CE => VCC,
      CLK => NlwBufferSignal_u_CORTEXM0DS_u_logic_Y7y2z4_CLK,
      I => u_CORTEXM0DS_u_logic_W9nvx4,
      O => u_CORTEXM0DS_u_logic_Y7y2z4_28004,
      SET => u_CORTEXM0DS_u_logic_hreset_n_inv,
      RST => GND
    );
  u_CORTEXM0DS_u_logic_W9nvx42 : X_LUT6
    generic map(
      LOC => "SLICE_X15Y92",
      INIT => X"FFEAFFC0EAEAC0C0"
    )
    port map (
      ADR1 => ahbmi_hrdata_17_IBUF_0,
      ADR3 => u_CORTEXM0DS_u_logic_W9nvx41_28603,
      ADR2 => u_CORTEXM0DS_u_logic_Jvqvx4,
      ADR0 => u_CORTEXM0DS_u_logic_Y7y2z4_28004,
      ADR4 => u_CORTEXM0DS_u_logic_Edovx4,
      ADR5 => u_CORTEXM0DS_u_logic_C9rvx4,
      O => u_CORTEXM0DS_u_logic_W9nvx4
    );
  u_CORTEXM0DS_u_logic_Lpu2z4 : X_FF
    generic map(
      LOC => "SLICE_X14Y125",
      INIT => '1'
    )
    port map (
      CE => u_CORTEXM0DS_u_logic_Vfyvx4,
      CLK => NlwBufferSignal_u_CORTEXM0DS_u_logic_Lpu2z4_CLK,
      I => NlwBufferSignal_u_CORTEXM0DS_u_logic_Lpu2z4_IN,
      O => u_CORTEXM0DS_u_logic_Lpu2z4_27516,
      SET => u_CORTEXM0DS_u_logic_hreset_n_inv,
      RST => GND
    );
  u_CORTEXM0DS_u_logic_Pa33z4 : X_FF
    generic map(
      LOC => "SLICE_X14Y123",
      INIT => '1'
    )
    port map (
      CE => u_CORTEXM0DS_u_logic_Ydyvx4_0,
      CLK => NlwBufferSignal_u_CORTEXM0DS_u_logic_Pa33z4_CLK,
      I => NlwBufferSignal_u_CORTEXM0DS_u_logic_Pa33z4_IN,
      O => u_CORTEXM0DS_u_logic_Pa33z4_27066,
      SET => u_CORTEXM0DS_u_logic_hreset_n_inv,
      RST => GND
    );
  u_CORTEXM0DS_u_logic_O7zvx48_SW0 : X_LUT6
    generic map(
      LOC => "SLICE_X14Y123",
      INIT => X"88FF888888F888F8"
    )
    port map (
      ADR0 => u_CORTEXM0DS_u_logic_N8i3z4_26856,
      ADR2 => u_CORTEXM0DS_u_logic_E143z4_28800,
      ADR4 => u_CORTEXM0DS_u_logic_Mi13z4_27101,
      ADR5 => u_CORTEXM0DS_u_logic_H3d3z4_25834,
      ADR3 => u_CORTEXM0DS_u_logic_SF1101,
      ADR1 => u_CORTEXM0DS_u_logic_C51xx4,
      O => N555
    );
  u_CORTEXM0DS_u_logic_Vwhvx416 : X_LUT6
    generic map(
      LOC => "SLICE_X15Y97",
      INIT => X"0000440000000000"
    )
    port map (
      ADR2 => '1',
      ADR1 => u_CORTEXM0DS_u_logic_G7x2z4_27741,
      ADR5 => u_CORTEXM0DS_u_logic_Sgj2z4_25821,
      ADR3 => u_CORTEXM0DS_u_logic_R0t2z4_26937,
      ADR0 => u_CORTEXM0DS_u_logic_Fij2z4_25819,
      ADR4 => u_CORTEXM0DS_u_logic_G9w2z4_26898,
      O => u_CORTEXM0DS_u_logic_Vwhvx416_28900
    );
  u_CORTEXM0DS_u_logic_C9rvx46_SW0 : X_LUT6
    generic map(
      LOC => "SLICE_X15Y98",
      INIT => X"FFFFFFFF7BFCFF78"
    )
    port map (
      ADR0 => u_CORTEXM0DS_u_logic_Kyi2z4_27762,
      ADR5 => u_CORTEXM0DS_u_logic_Dwl2z4_27763,
      ADR4 => u_CORTEXM0DS_u_logic_Owq2z4_27764,
      ADR1 => u_CORTEXM0DS_u_logic_Nbm2z4_27016,
      ADR3 => u_CORTEXM0DS_u_logic_W5rvx4,
      ADR2 => u_CORTEXM0DS_u_logic_Kkrvx4,
      O => N492
    );
  u_CORTEXM0DS_u_logic_I3y2z4 : X_FF
    generic map(
      LOC => "SLICE_X15Y98",
      INIT => '1'
    )
    port map (
      CE => VCC,
      CLK => NlwBufferSignal_u_CORTEXM0DS_u_logic_I3y2z4_CLK,
      I => u_CORTEXM0DS_u_logic_Ranvx4_8999,
      O => u_CORTEXM0DS_u_logic_I3y2z4_27009,
      SET => u_CORTEXM0DS_u_logic_hreset_n_inv,
      RST => GND
    );
  u_CORTEXM0DS_u_logic_Ranvx4 : X_LUT6
    generic map(
      LOC => "SLICE_X15Y98",
      INIT => X"F4F88888F4FF888F"
    )
    port map (
      ADR3 => u_CORTEXM0DS_u_logic_Nbm2z4_27016,
      ADR0 => u_CORTEXM0DS_u_logic_By4wx4_28212,
      ADR5 => N518,
      ADR4 => u_CORTEXM0DS_u_logic_I3y2z4_27009,
      ADR2 => u_CORTEXM0DS_u_logic_Edovx4,
      ADR1 => u_CORTEXM0DS_u_logic_C9rvx4,
      O => u_CORTEXM0DS_u_logic_Ranvx4_8999
    );
  u_CORTEXM0DS_u_logic_Bdm2z4 : X_FF
    generic map(
      LOC => "SLICE_X15Y98",
      INIT => '1'
    )
    port map (
      CE => VCC,
      CLK => NlwBufferSignal_u_CORTEXM0DS_u_logic_Bdm2z4_CLK,
      I => u_CORTEXM0DS_u_logic_U8nvx4,
      O => u_CORTEXM0DS_u_logic_Bdm2z4_28599,
      SET => u_CORTEXM0DS_u_logic_hreset_n_inv,
      RST => GND
    );
  u_CORTEXM0DS_u_logic_U8nvx42 : X_LUT6
    generic map(
      LOC => "SLICE_X15Y98",
      INIT => X"FEEEFCCCFAAAF000"
    )
    port map (
      ADR3 => ahbmi_hrdata_21_IBUF_0,
      ADR1 => u_CORTEXM0DS_u_logic_U8nvx41_28917,
      ADR2 => u_CORTEXM0DS_u_logic_Jvqvx4,
      ADR4 => u_CORTEXM0DS_u_logic_Bdm2z4_28599,
      ADR0 => u_CORTEXM0DS_u_logic_Edovx4,
      ADR5 => u_CORTEXM0DS_u_logic_C9rvx4,
      O => u_CORTEXM0DS_u_logic_U8nvx4
    );
  u_CORTEXM0DS_u_logic_C9rvx46 : X_LUT6
    generic map(
      LOC => "SLICE_X15Y98",
      INIT => X"ECECECECA0AAA0A0"
    )
    port map (
      ADR1 => u_CORTEXM0DS_u_logic_Nbm2z4_27016,
      ADR4 => u_CORTEXM0DS_u_logic_Kzqvx4,
      ADR0 => u_CORTEXM0DS_u_logic_C9rvx41_27426,
      ADR5 => u_CORTEXM0DS_u_logic_Abovx4,
      ADR2 => u_CORTEXM0DS_u_logic_C9rvx43_28916,
      ADR3 => N492,
      O => u_CORTEXM0DS_u_logic_C9rvx4
    );
  u_CORTEXM0DS_u_logic_Zfv2z4 : X_FF
    generic map(
      LOC => "SLICE_X14Y120",
      INIT => '1'
    )
    port map (
      CE => u_CORTEXM0DS_u_logic_Vfyvx4,
      CLK => NlwBufferSignal_u_CORTEXM0DS_u_logic_Zfv2z4_CLK,
      I => NlwBufferSignal_u_CORTEXM0DS_u_logic_Zfv2z4_IN,
      O => u_CORTEXM0DS_u_logic_Zfv2z4_27613,
      SET => u_CORTEXM0DS_u_logic_hreset_n_inv,
      RST => GND
    );
  u_CORTEXM0DS_u_logic_Nn0wx43 : X_LUT6
    generic map(
      LOC => "SLICE_X14Y120",
      INIT => X"FFFFFFCFFFFFFFFF"
    )
    port map (
      ADR0 => '1',
      ADR3 => u_CORTEXM0DS_u_logic_Svk2z4_25841,
      ADR2 => u_CORTEXM0DS_u_logic_Yaz2z4_25842,
      ADR5 => u_CORTEXM0DS_u_logic_Zfv2z4_27613,
      ADR1 => u_CORTEXM0DS_u_logic_H3d3z4_25834,
      ADR4 => u_CORTEXM0DS_u_logic_T1d3z4_25833,
      O => u_CORTEXM0DS_u_logic_Nn0wx43_28010
    );
  u_CORTEXM0DS_u_logic_Nn0wx42 : X_LUT6
    generic map(
      LOC => "SLICE_X14Y122",
      INIT => X"C040CC44F050FF55"
    )
    port map (
      ADR4 => u_CORTEXM0DS_u_logic_Qg93z4_27277,
      ADR0 => u_CORTEXM0DS_u_logic_Q6u2z4_27000,
      ADR5 => u_CORTEXM0DS_u_logic_Ixh3z4_27487,
      ADR2 => u_CORTEXM0DS_u_logic_Op52z4_Bm52z4_OR_1174_o,
      ADR3 => u_CORTEXM0DS_u_logic_Vp52z4_Zk52z4_OR_1170_o,
      ADR1 => u_CORTEXM0DS_u_logic_Zk52z4_Cc52z4_OR_1168_o,
      O => u_CORTEXM0DS_u_logic_Nn0wx42_29363
    );
  u_CORTEXM0DS_u_logic_Nn0wx41 : X_LUT6
    generic map(
      LOC => "SLICE_X14Y122",
      INIT => X"0000770777077707"
    )
    port map (
      ADR0 => u_CORTEXM0DS_u_logic_M0i3z4_26706,
      ADR5 => u_CORTEXM0DS_u_logic_Xyh3z4_27649,
      ADR2 => u_CORTEXM0DS_u_logic_Pap2z4_27455,
      ADR3 => u_CORTEXM0DS_u_logic_Vp52z4_Vb52z4_OR_1171_o,
      ADR1 => u_CORTEXM0DS_u_logic_Y21xx4,
      ADR4 => u_CORTEXM0DS_u_logic_C51xx4,
      O => u_CORTEXM0DS_u_logic_Nn0wx41_29364
    );
  u_CORTEXM0DS_u_logic_Mxor_Oaawx4_B19wx4_XOR_39_o_xo_0_1 : X_LUT6
    generic map(
      LOC => "SLICE_X14Y122",
      INIT => X"CCC3CC33CCC9CC99"
    )
    port map (
      ADR2 => u_CORTEXM0DS_u_logic_I2t2z4_26808,
      ADR3 => u_CORTEXM0DS_u_logic_Bx9vx4_H1cwx4_AND_2232_o,
      ADR4 => u_CORTEXM0DS_u_logic_Y29wx4,
      ADR1 => u_CORTEXM0DS_u_logic_Wzawx43_26822,
      ADR0 => u_CORTEXM0DS_u_logic_W19wx4,
      ADR5 => u_CORTEXM0DS_u_logic_Nn0wx4,
      O => u_CORTEXM0DS_u_logic_Oaawx4_B19wx4_XOR_39_o
    );
  u_CORTEXM0DS_u_logic_Qg93z4 : X_FF
    generic map(
      LOC => "SLICE_X14Y122",
      INIT => '1'
    )
    port map (
      CE => u_CORTEXM0DS_u_logic_Xppvx4_0,
      CLK => NlwBufferSignal_u_CORTEXM0DS_u_logic_Qg93z4_CLK,
      I => NlwBufferSignal_u_CORTEXM0DS_u_logic_Qg93z4_IN,
      O => u_CORTEXM0DS_u_logic_Qg93z4_27277,
      SET => u_CORTEXM0DS_u_logic_hreset_n_inv,
      RST => GND
    );
  u_CORTEXM0DS_u_logic_Nn0wx49 : X_LUT6
    generic map(
      LOC => "SLICE_X14Y122",
      INIT => X"8000000000000000"
    )
    port map (
      ADR1 => u_CORTEXM0DS_u_logic_Nn0wx47_29020,
      ADR2 => u_CORTEXM0DS_u_logic_Nn0wx45_29019,
      ADR5 => N1476,
      ADR4 => u_CORTEXM0DS_u_logic_Nn0wx42_29363,
      ADR0 => u_CORTEXM0DS_u_logic_Nn0wx41_29364,
      ADR3 => u_CORTEXM0DS_u_logic_Nn0wx48_29021,
      O => u_CORTEXM0DS_u_logic_Nn0wx4
    );
  u_CORTEXM0DS_u_logic_Mmux_H3ivx4118_u_CORTEXM0DS_u_logic_Mmux_H3ivx4118_CMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => u_CORTEXM0DS_u_logic_Nt0xx4_O9qvx4_AND_4711_o_pack_7,
      O => u_CORTEXM0DS_u_logic_Nt0xx4_O9qvx4_AND_4711_o
    );
  u_CORTEXM0DS_u_logic_Mmux_H3ivx4119 : X_LUT6
    generic map(
      LOC => "SLICE_X15Y104",
      INIT => X"FFFFFDFFFFFFFFFF"
    )
    port map (
      ADR1 => u_CORTEXM0DS_u_logic_Db7wx4,
      ADR4 => u_CORTEXM0DS_u_logic_Nsk2z4_25994,
      ADR2 => u_CORTEXM0DS_u_logic_Ark2z4_25827,
      ADR0 => u_CORTEXM0DS_u_logic_Ffj2z4_25823,
      ADR5 => u_CORTEXM0DS_u_logic_Fij2z4_25819,
      ADR3 => u_CORTEXM0DS_u_logic_Xx2wx4,
      O => u_CORTEXM0DS_u_logic_Mmux_H3ivx4118_27238
    );
  u_CORTEXM0DS_u_logic_Xx2wx41 : X_LUT6
    generic map(
      LOC => "SLICE_X15Y104",
      INIT => X"00FF000000FF0000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR4 => u_CORTEXM0DS_u_logic_Npk2z4_25818,
      ADR3 => u_CORTEXM0DS_u_logic_Emi2z4_25932,
      ADR5 => '1',
      O => u_CORTEXM0DS_u_logic_Xx2wx4
    );
  u_CORTEXM0DS_u_logic_Nt0xx4_O9qvx4_AND_4711_o1 : X_LUT5
    generic map(
      LOC => "SLICE_X15Y104",
      INIT => X"02000000"
    )
    port map (
      ADR0 => u_CORTEXM0DS_u_logic_Fij2z4_25819,
      ADR1 => u_CORTEXM0DS_u_logic_Ark2z4_25827,
      ADR2 => u_CORTEXM0DS_u_logic_Ffj2z4_25823,
      ADR4 => u_CORTEXM0DS_u_logic_Npk2z4_25818,
      ADR3 => u_CORTEXM0DS_u_logic_Emi2z4_25932,
      O => u_CORTEXM0DS_u_logic_Nt0xx4_O9qvx4_AND_4711_o_pack_7
    );
  u_CORTEXM0DS_u_logic_SF2301 : X_LUT6
    generic map(
      LOC => "SLICE_X15Y104",
      INIT => X"000000000F000101"
    )
    port map (
      ADR5 => u_CORTEXM0DS_u_logic_L8t2z4_25825,
      ADR2 => u_CORTEXM0DS_u_logic_Tki2z4_25989,
      ADR4 => u_CORTEXM0DS_u_logic_Aok2z4_25881,
      ADR1 => u_CORTEXM0DS_u_logic_O5t2z4_25820,
      ADR0 => u_CORTEXM0DS_u_logic_Sgj2z4_25821,
      ADR3 => u_CORTEXM0DS_u_logic_Xx2wx4,
      O => u_CORTEXM0DS_u_logic_SF2301_28117
    );
  u_CORTEXM0DS_u_logic_Mmux_H3ivx411 : X_LUT6
    generic map(
      LOC => "SLICE_X15Y104",
      INIT => X"FFFFFFFFAA00EAC0"
    )
    port map (
      ADR5 => u_CORTEXM0DS_u_logic_Fsyvx4,
      ADR0 => u_CORTEXM0DS_u_logic_Vwhvx44121,
      ADR3 => u_CORTEXM0DS_u_logic_Ucqvx4_P6xvx4_AND_6659_o,
      ADR4 => u_CORTEXM0DS_u_logic_Db7wx4,
      ADR2 => u_CORTEXM0DS_u_logic_Nsk2z4_25994,
      ADR1 => u_CORTEXM0DS_u_logic_Nt0xx4_O9qvx4_AND_4711_o,
      O => u_CORTEXM0DS_u_logic_Mmux_H3ivx41
    );
  u_CORTEXM0DS_u_logic_Euzvx45_SW0 : X_LUT6
    generic map(
      LOC => "SLICE_X15Y109",
      INIT => X"CCEEFCFE00AAF0FA"
    )
    port map (
      ADR0 => u_CORTEXM0DS_u_logic_H133z4_25879,
      ADR2 => u_CORTEXM0DS_u_logic_Zj53z4_27452,
      ADR5 => u_CORTEXM0DS_u_logic_Ytm2z4_27648,
      ADR3 => u_CORTEXM0DS_u_logic_Gsc2z4_Erc2z4_OR_1317_o,
      ADR4 => u_CORTEXM0DS_u_logic_Gsc2z4_Lrc2z4_OR_1319_o,
      ADR1 => u_CORTEXM0DS_u_logic_Bf9wx4,
      O => N715
    );
  u_CORTEXM0DS_u_logic_Euzvx45 : X_LUT6
    generic map(
      LOC => "SLICE_X15Y109",
      INIT => X"00D0000000000000"
    )
    port map (
      ADR0 => u_CORTEXM0DS_u_logic_Lq03z4_26956,
      ADR5 => u_CORTEXM0DS_u_logic_Euzvx41_28915,
      ADR1 => u_CORTEXM0DS_u_logic_Erc2z4_Tja2z4_OR_1314_o,
      ADR4 => u_CORTEXM0DS_u_logic_Svqwx4,
      ADR2 => u_CORTEXM0DS_u_logic_Euzvx42_28914,
      ADR3 => N715,
      O => u_CORTEXM0DS_u_logic_Euzvx45_29369
    );
  u_CORTEXM0DS_u_logic_Zj53z4 : X_FF
    generic map(
      LOC => "SLICE_X15Y109",
      INIT => '1'
    )
    port map (
      CE => u_CORTEXM0DS_u_logic_Kdyvx4,
      CLK => NlwBufferSignal_u_CORTEXM0DS_u_logic_Zj53z4_CLK,
      I => NlwBufferSignal_u_CORTEXM0DS_u_logic_Zj53z4_IN,
      O => u_CORTEXM0DS_u_logic_Zj53z4_27452,
      SET => u_CORTEXM0DS_u_logic_hreset_n_inv,
      RST => GND
    );
  u_CORTEXM0DS_u_logic_Oxbvx41 : X_LUT6
    generic map(
      LOC => "SLICE_X15Y109",
      INIT => X"1100554451405140"
    )
    port map (
      ADR2 => u_CORTEXM0DS_u_logic_U593z4_26455,
      ADR3 => u_CORTEXM0DS_u_logic_Efp2z4_26846,
      ADR1 => u_CORTEXM0DS_u_logic_Duc2z4,
      ADR4 => u_CORTEXM0DS_u_logic_Euzvx45_29369,
      ADR5 => u_CORTEXM0DS_u_logic_Kuc2z4,
      ADR0 => u_CORTEXM0DS_u_logic_H67wx4_O67wx4_AND_1705_o,
      O => u_CORTEXM0DS_u_logic_Oxbvx4
    );
  u_CORTEXM0DS_u_logic_Upyvx4 : X_LUT6
    generic map(
      LOC => "SLICE_X15Y110",
      INIT => X"FA00FA00FE00FA00"
    )
    port map (
      ADR3 => u_ahb_bridge_u_state_machine_HREADY_0,
      ADR2 => u_CORTEXM0DS_u_logic_Msyvx4,
      ADR5 => u_CORTEXM0DS_u_logic_Ll0xx4_Sl0xx4_AND_4686_o,
      ADR1 => u_CORTEXM0DS_u_logic_Wgb2z4_Rob2z4_AND_6674_o,
      ADR4 => N250_0,
      ADR0 => u_CORTEXM0DS_u_logic_Fsyvx4,
      O => u_CORTEXM0DS_u_logic_Upyvx4_29370
    );
  u_CORTEXM0DS_u_logic_Nen2z4 : X_FF
    generic map(
      LOC => "SLICE_X15Y110",
      INIT => '0'
    )
    port map (
      CE => u_CORTEXM0DS_u_logic_Upyvx4_29370,
      CLK => NlwBufferSignal_u_CORTEXM0DS_u_logic_Nen2z4_CLK,
      I => u_CORTEXM0DS_u_logic_Npyvx4,
      O => u_CORTEXM0DS_u_logic_Nen2z4_28183,
      RST => u_CORTEXM0DS_u_logic_hreset_n_inv,
      SET => GND
    );
  u_CORTEXM0DS_u_logic_Npyvx41 : X_LUT6
    generic map(
      LOC => "SLICE_X15Y110",
      INIT => X"C0C0C0C0C0FFC0FF"
    )
    port map (
      ADR0 => '1',
      ADR4 => '1',
      ADR3 => u_CORTEXM0DS_u_logic_Ll0xx4_Sl0xx4_AND_4686_o,
      ADR5 => u_CORTEXM0DS_u_logic_N142z4_U142z4_AND_5606_o,
      ADR2 => u_CORTEXM0DS_u_logic_Pet2z4_28617,
      ADR1 => u_CORTEXM0DS_u_logic_J4x2z4_26038,
      O => u_CORTEXM0DS_u_logic_Npyvx4
    );
  u_CORTEXM0DS_u_logic_Wzy2z4 : X_FF
    generic map(
      LOC => "SLICE_X15Y114",
      INIT => '1'
    )
    port map (
      CE => u_CORTEXM0DS_u_logic_Yafwx4_0,
      CLK => NlwBufferSignal_u_CORTEXM0DS_u_logic_Wzy2z4_CLK,
      I => u_CORTEXM0DS_u_logic_Herwx4_9259,
      O => u_CORTEXM0DS_u_logic_Wzy2z4_26238,
      SET => u_CORTEXM0DS_u_logic_hreset_n_inv,
      RST => GND
    );
  u_CORTEXM0DS_u_logic_Herwx4 : X_LUT6
    generic map(
      LOC => "SLICE_X15Y114",
      INIT => X"FFEAFFC0FFFFFFFF"
    )
    port map (
      ADR5 => u_CORTEXM0DS_u_logic_Fbfwx4_27386,
      ADR3 => N92,
      ADR0 => u_CORTEXM0DS_u_logic_Lny2z4_26505,
      ADR4 => u_CORTEXM0DS_u_logic_Q3iwx4,
      ADR2 => u_CORTEXM0DS_u_logic_Viy2z4_26924,
      ADR1 => u_CORTEXM0DS_u_logic_Rblwx41_27391,
      O => u_CORTEXM0DS_u_logic_Herwx4_9259
    );
  u_CORTEXM0DS_u_logic_Fbfwx4 : X_LUT6
    generic map(
      LOC => "SLICE_X15Y114",
      INIT => X"0030000000550000"
    )
    port map (
      ADR4 => u_CORTEXM0DS_u_logic_Frrwx4,
      ADR3 => N96,
      ADR5 => u_CORTEXM0DS_u_logic_O5t2z4_25820,
      ADR2 => u_CORTEXM0DS_u_logic_Fij2z4_25819,
      ADR1 => u_CORTEXM0DS_u_logic_Jky2z4_25962,
      ADR0 => u_CORTEXM0DS_u_logic_L8t2z4_25825,
      O => u_CORTEXM0DS_u_logic_Fbfwx4_27386
    );
  u_CORTEXM0DS_u_logic_K55xx4_R55xx4_AND_5295_o5 : X_LUT6
    generic map(
      LOC => "SLICE_X15Y115",
      INIT => X"0000155500004555"
    )
    port map (
      ADR4 => u_CORTEXM0DS_u_logic_Av13z4_26960,
      ADR0 => u_CORTEXM0DS_u_logic_Bn53z4_26338,
      ADR5 => u_CORTEXM0DS_u_logic_Svk2z4_25841,
      ADR2 => u_CORTEXM0DS_u_logic_Yaz2z4_25842,
      ADR1 => u_CORTEXM0DS_u_logic_H3d3z4_25834,
      ADR3 => u_CORTEXM0DS_u_logic_T1d3z4_25833,
      O => u_CORTEXM0DS_u_logic_K55xx4_R55xx4_AND_5295_o7_27343
    );
  u_CORTEXM0DS_u_logic_A272z4_H272z4_AND_6015_o3 : X_LUT6
    generic map(
      LOC => "SLICE_X15Y115",
      INIT => X"F5F5313100F50031"
    )
    port map (
      ADR0 => u_CORTEXM0DS_u_logic_Sd43z4_27262,
      ADR1 => u_CORTEXM0DS_u_logic_Bn53z4_26338,
      ADR3 => u_CORTEXM0DS_u_logic_J433z4_26154,
      ADR5 => u_CORTEXM0DS_u_logic_Gsc2z4_Erc2z4_OR_1317_o,
      ADR2 => u_CORTEXM0DS_u_logic_Gsc2z4_Ptc2z4_OR_1318_o,
      ADR4 => u_CORTEXM0DS_u_logic_Gsc2z4_Lrc2z4_OR_1319_o,
      O => u_CORTEXM0DS_u_logic_A272z4_H272z4_AND_6015_o3_29376
    );
  u_CORTEXM0DS_u_logic_A272z4_H272z4_AND_6015_o5_SW0_SW0 : X_LUT6
    generic map(
      LOC => "SLICE_X15Y115",
      INIT => X"CFFFFFFF0FFFFFFF"
    )
    port map (
      ADR0 => '1',
      ADR5 => u_CORTEXM0DS_u_logic_U5r2z4_27057,
      ADR2 => u_CORTEXM0DS_u_logic_A272z4_H272z4_AND_6015_o2_27457,
      ADR1 => u_CORTEXM0DS_u_logic_Bf9wx4,
      ADR4 => u_CORTEXM0DS_u_logic_A272z4_H272z4_AND_6015_o1_27458,
      ADR3 => u_CORTEXM0DS_u_logic_A272z4_H272z4_AND_6015_o3_29376,
      O => N1076
    );
  u_CORTEXM0DS_u_logic_Bn53z4 : X_FF
    generic map(
      LOC => "SLICE_X15Y115",
      INIT => '1'
    )
    port map (
      CE => u_CORTEXM0DS_u_logic_Kdyvx4,
      CLK => NlwBufferSignal_u_CORTEXM0DS_u_logic_Bn53z4_CLK,
      I => NlwBufferSignal_u_CORTEXM0DS_u_logic_Bn53z4_IN,
      O => u_CORTEXM0DS_u_logic_Bn53z4_26338,
      SET => u_CORTEXM0DS_u_logic_hreset_n_inv,
      RST => GND
    );
  u_CORTEXM0DS_u_logic_A272z4_H272z4_AND_6015_o5 : X_LUT6
    generic map(
      LOC => "SLICE_X15Y115",
      INIT => X"000FAA0F33333333"
    )
    port map (
      ADR2 => u_CORTEXM0DS_u_logic_Ovc3z4_26995,
      ADR1 => u_CORTEXM0DS_u_logic_Xx93z4_26225,
      ADR0 => u_CORTEXM0DS_u_logic_Bdwwx4,
      ADR5 => u_CORTEXM0DS_u_logic_Duc2z4,
      ADR4 => N1076,
      ADR3 => u_CORTEXM0DS_u_logic_Kuc2z4,
      O => u_CORTEXM0DS_u_logic_A272z4_H272z4_AND_6015_o
    );
  u_CORTEXM0DS_u_logic_W5yvx4_Mcgvx4_OR_647_o_u_CORTEXM0DS_u_logic_W5yvx4_Mcgvx4_OR_647_o_DMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => u_CORTEXM0DS_u_logic_Rhnvx43_9308,
      O => u_CORTEXM0DS_u_logic_Rhnvx43_0
    );
  u_CORTEXM0DS_u_logic_W5yvx4_Mcgvx4_OR_647_o_u_CORTEXM0DS_u_logic_W5yvx4_Mcgvx4_OR_647_o_CMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => N1861_pack_4,
      O => N1861
    );
  u_CORTEXM0DS_u_logic_W5yvx4_Mcgvx4_OR_647_o1 : X_LUT6
    generic map(
      LOC => "SLICE_X15Y116",
      INIT => X"CFCFCFCFCFCFCFCF"
    )
    port map (
      ADR0 => '1',
      ADR4 => '1',
      ADR3 => '1',
      ADR2 => u_CORTEXM0DS_u_logic_Ffj2z4_25823,
      ADR1 => u_CORTEXM0DS_u_logic_Fij2z4_25819,
      ADR5 => '1',
      O => u_CORTEXM0DS_u_logic_W5yvx4_Mcgvx4_OR_647_o
    );
  u_CORTEXM0DS_u_logic_Rhnvx43 : X_LUT5
    generic map(
      LOC => "SLICE_X15Y116",
      INIT => X"00000303"
    )
    port map (
      ADR0 => '1',
      ADR3 => '1',
      ADR4 => u_CORTEXM0DS_u_logic_Mtqvx43_26057,
      ADR2 => u_CORTEXM0DS_u_logic_Ffj2z4_25823,
      ADR1 => u_CORTEXM0DS_u_logic_Fij2z4_25819,
      O => u_CORTEXM0DS_u_logic_Rhnvx43_9308
    );
  u_CORTEXM0DS_u_logic_Wjjwx4_Dkjwx4_AND_2814_o_SW1 : X_LUT6
    generic map(
      LOC => "SLICE_X15Y116",
      INIT => X"FB00FBFBFB00FBFB"
    )
    port map (
      ADR3 => u_CORTEXM0DS_u_logic_Sgj2z4_25821,
      ADR4 => u_CORTEXM0DS_u_logic_Nsk2z4_25994,
      ADR0 => u_CORTEXM0DS_u_logic_O5t2z4_25820,
      ADR2 => u_CORTEXM0DS_u_logic_Ark2z4_25827,
      ADR1 => u_CORTEXM0DS_u_logic_Emi2z4_25932,
      ADR5 => '1',
      O => N1835
    );
  u_CORTEXM0DS_u_logic_Omcwx4_Vmcwx4_AND_2244_o2_SW0 : X_LUT5
    generic map(
      LOC => "SLICE_X15Y116",
      INIT => X"FE32FE32"
    )
    port map (
      ADR3 => u_CORTEXM0DS_u_logic_Sgj2z4_25821,
      ADR4 => '1',
      ADR0 => u_CORTEXM0DS_u_logic_O5t2z4_25820,
      ADR2 => u_CORTEXM0DS_u_logic_Ark2z4_25827,
      ADR1 => u_CORTEXM0DS_u_logic_Emi2z4_25932,
      O => N1861_pack_4
    );
  u_CORTEXM0DS_u_logic_Y5zvx43 : X_LUT6
    generic map(
      LOC => "SLICE_X15Y116",
      INIT => X"FF00CF005F004F00"
    )
    port map (
      ADR3 => u_CORTEXM0DS_u_logic_Y5zvx42_28147,
      ADR0 => u_CORTEXM0DS_u_logic_Pdi2z4_26208,
      ADR1 => u_CORTEXM0DS_u_logic_Duc2z4,
      ADR4 => u_CORTEXM0DS_u_logic_I0d2z4_0,
      ADR5 => u_CORTEXM0DS_u_logic_Omcwx4_Vmcwx4_AND_2244_o2_27529,
      ADR2 => u_CORTEXM0DS_u_logic_Pri3z4_32_0,
      O => u_CORTEXM0DS_u_logic_Y5zvx4
    );
  u_CORTEXM0DS_u_logic_Omcwx4_Vmcwx4_AND_2244_o2 : X_LUT6
    generic map(
      LOC => "SLICE_X15Y116",
      INIT => X"D055D000D0DDD000"
    )
    port map (
      ADR0 => u_CORTEXM0DS_u_logic_Aok2z4_25881,
      ADR3 => u_CORTEXM0DS_u_logic_Nsk2z4_25994,
      ADR2 => u_CORTEXM0DS_u_logic_W5yvx4_Mcgvx4_OR_647_o,
      ADR4 => N1861,
      ADR1 => u_CORTEXM0DS_u_logic_Sgj2z4_25821,
      ADR5 => u_CORTEXM0DS_u_logic_Npk2z4_25818,
      O => u_CORTEXM0DS_u_logic_Omcwx4_Vmcwx4_AND_2244_o2_27529
    );
  u_CORTEXM0DS_u_logic_Cdnvx4_SW0 : X_LUT6
    generic map(
      LOC => "SLICE_X15Y101",
      INIT => X"0C3FAEBF00000000"
    )
    port map (
      ADR5 => u_ahb_bridge_u_state_machine_HREADY_0,
      ADR1 => u_CORTEXM0DS_u_logic_Fij2z4_25819,
      ADR2 => u_CORTEXM0DS_u_logic_Sgj2z4_25821,
      ADR0 => u_CORTEXM0DS_u_logic_Mtqvx43_26057,
      ADR4 => u_CORTEXM0DS_u_logic_Mwb2z4_Q5gvx4_AND_6653_o,
      ADR3 => u_CORTEXM0DS_u_logic_Ffj2z4_25823,
      O => N64
    );
  u_CORTEXM0DS_u_logic_V3wvx41 : X_LUT6
    generic map(
      LOC => "SLICE_X15Y113",
      INIT => X"00FFFFFF000F0F0F"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR5 => u_CORTEXM0DS_u_logic_Toc2z4_Apc2z4_AND_6759_o,
      ADR3 => u_CORTEXM0DS_u_logic_Pri3z4_1_0,
      ADR2 => u_CORTEXM0DS_u_logic_Gzvvx4,
      ADR4 => u_CORTEXM0DS_u_logic_K1wvx4,
      O => u_CORTEXM0DS_u_logic_V3wvx4
    );
  u_CORTEXM0DS_u_logic_D4mvx41 : X_LUT6
    generic map(
      LOC => "SLICE_X15Y113",
      INIT => X"8AFF0AFF0AFF0AFF"
    )
    port map (
      ADR0 => u_CORTEXM0DS_u_logic_Z7i2z4_26076,
      ADR2 => u_CORTEXM0DS_u_logic_Bisvx4_Izwvx4_OR_827_o,
      ADR4 => u_CORTEXM0DS_u_logic_Bsy2z4_26463,
      ADR1 => u_CORTEXM0DS_u_logic_Pty2z4_26040,
      ADR5 => u_CORTEXM0DS_u_logic_L5wvx4_0,
      ADR3 => u_CORTEXM0DS_u_logic_V3wvx4,
      O => u_CORTEXM0DS_u_logic_D4mvx41_29374
    );
  u_CORTEXM0DS_u_logic_Iwp2z4 : X_FF
    generic map(
      LOC => "SLICE_X15Y113",
      INIT => '1'
    )
    port map (
      CE => VCC,
      CLK => NlwBufferSignal_u_CORTEXM0DS_u_logic_Iwp2z4_CLK,
      I => u_CORTEXM0DS_u_logic_D4mvx4,
      O => u_CORTEXM0DS_u_logic_Iwp2z4_26814,
      SET => u_CORTEXM0DS_u_logic_hreset_n_inv,
      RST => GND
    );
  u_CORTEXM0DS_u_logic_D4mvx42 : X_LUT6
    generic map(
      LOC => "SLICE_X15Y113",
      INIT => X"FF88FFF08888F0F0"
    )
    port map (
      ADR4 => u_CORTEXM0DS_u_logic_Df3wx4,
      ADR0 => u_CORTEXM0DS_u_logic_Kzxvx4_Dbgvx4_AND_3862_o,
      ADR1 => u_CORTEXM0DS_u_logic_R1w2z4_25951,
      ADR2 => u_CORTEXM0DS_u_logic_Iwp2z4_26814,
      ADR5 => u_CORTEXM0DS_u_logic_H3wvx4_26318,
      ADR3 => u_CORTEXM0DS_u_logic_D4mvx41_29374,
      O => u_CORTEXM0DS_u_logic_D4mvx4
    );
  u_CORTEXM0DS_u_logic_Wa32z4_Db32z4_AND_5502_o1 : X_LUT6
    generic map(
      LOC => "SLICE_X15Y111",
      INIT => X"7700777707000707"
    )
    port map (
      ADR2 => u_CORTEXM0DS_u_logic_Wa03z4_26802,
      ADR0 => u_CORTEXM0DS_u_logic_Okn2z4_26803,
      ADR4 => u_CORTEXM0DS_u_logic_Jw93z4_26804,
      ADR3 => u_CORTEXM0DS_u_logic_Gl52z4_Cc52z4_OR_1163_o,
      ADR5 => u_CORTEXM0DS_u_logic_Bm52z4_Cc52z4_OR_1164_o,
      ADR1 => u_CORTEXM0DS_u_logic_C51xx4,
      O => u_CORTEXM0DS_u_logic_Wa32z4_Db32z4_AND_5502_o1_29371
    );
  u_CORTEXM0DS_u_logic_Wa32z4_Db32z4_AND_5502_o6 : X_LUT6
    generic map(
      LOC => "SLICE_X15Y111",
      INIT => X"00000B0000000000"
    )
    port map (
      ADR1 => u_CORTEXM0DS_u_logic_Wd23z4_26798,
      ADR2 => N711,
      ADR0 => u_CORTEXM0DS_u_logic_Sk52z4_Gl52z4_OR_1165_o,
      ADR3 => u_CORTEXM0DS_u_logic_Q1ywx4,
      ADR4 => N957,
      ADR5 => u_CORTEXM0DS_u_logic_Wa32z4_Db32z4_AND_5502_o1_29371,
      O => u_CORTEXM0DS_u_logic_Wa32z4_Db32z4_AND_5502_o
    );
  u_CORTEXM0DS_u_logic_Bm52z4_Cc52z4_OR_1164_o1 : X_LUT6
    generic map(
      LOC => "SLICE_X15Y111",
      INIT => X"FAFFFAFFFFFFFFFF"
    )
    port map (
      ADR4 => '1',
      ADR1 => '1',
      ADR3 => u_CORTEXM0DS_u_logic_Yaz2z4_3_26134,
      ADR2 => u_CORTEXM0DS_u_logic_Svk2z4_3_26136,
      ADR0 => u_CORTEXM0DS_u_logic_H3d3z4_1_26135,
      ADR5 => u_CORTEXM0DS_u_logic_T1d3z4_25833,
      O => u_CORTEXM0DS_u_logic_Bm52z4_Cc52z4_OR_1164_o
    );
  u_CORTEXM0DS_u_logic_Ikz2z4 : X_FF
    generic map(
      LOC => "SLICE_X15Y111",
      INIT => '1'
    )
    port map (
      CE => u_CORTEXM0DS_u_logic_Teyvx4,
      CLK => NlwBufferSignal_u_CORTEXM0DS_u_logic_Ikz2z4_CLK,
      I => NlwBufferSignal_u_CORTEXM0DS_u_logic_Ikz2z4_IN,
      O => u_CORTEXM0DS_u_logic_Ikz2z4_26448,
      SET => u_CORTEXM0DS_u_logic_hreset_n_inv,
      RST => GND
    );
  u_CORTEXM0DS_u_logic_K952z4_R952z4_AND_5775_o1 : X_LUT6
    generic map(
      LOC => "SLICE_X15Y111",
      INIT => X"CF450000CF45CF45"
    )
    port map (
      ADR2 => u_CORTEXM0DS_u_logic_Ch03z4_26810,
      ADR0 => u_CORTEXM0DS_u_logic_I793z4_26456,
      ADR3 => u_CORTEXM0DS_u_logic_Gl52z4_Cc52z4_OR_1163_o,
      ADR5 => u_CORTEXM0DS_u_logic_Ikz2z4_26448,
      ADR1 => u_CORTEXM0DS_u_logic_Zk52z4_Cc52z4_OR_1168_o,
      ADR4 => u_CORTEXM0DS_u_logic_Bm52z4_Cc52z4_OR_1164_o,
      O => u_CORTEXM0DS_u_logic_K952z4_R952z4_AND_5775_o1_27699
    );
  u_CORTEXM0DS_u_logic_K55xx4_R55xx4_AND_5295_o8 : X_LUT6
    generic map(
      LOC => "SLICE_X15Y117",
      INIT => X"0000EFFF0000FFFF"
    )
    port map (
      ADR4 => u_CORTEXM0DS_u_logic_J433z4_26154,
      ADR0 => u_CORTEXM0DS_u_logic_M1j2z4_26013,
      ADR2 => u_CORTEXM0DS_u_logic_Svk2z4_25841,
      ADR5 => u_CORTEXM0DS_u_logic_Yaz2z4_25842,
      ADR1 => u_CORTEXM0DS_u_logic_H3d3z4_25834,
      ADR3 => u_CORTEXM0DS_u_logic_T1d3z4_25833,
      O => u_CORTEXM0DS_u_logic_K55xx4_R55xx4_AND_5295_o10_29378
    );
  u_CORTEXM0DS_u_logic_K55xx4_R55xx4_AND_5295_o10 : X_LUT6
    generic map(
      LOC => "SLICE_X15Y117",
      INIT => X"F5FD000000CC0000"
    )
    port map (
      ADR0 => u_CORTEXM0DS_u_logic_Sd43z4_27262,
      ADR5 => u_CORTEXM0DS_u_logic_K55xx4_R55xx4_AND_5295_o11_27351,
      ADR4 => u_CORTEXM0DS_u_logic_K55xx4_R55xx4_AND_5295_o10_29378,
      ADR1 => u_CORTEXM0DS_u_logic_K55xx4_R55xx4_AND_5295_o3_27349,
      ADR2 => u_CORTEXM0DS_u_logic_Sk52z4_Vb52z4_OR_1167_o,
      ADR3 => u_CORTEXM0DS_u_logic_Y21xx4,
      O => u_CORTEXM0DS_u_logic_K55xx4_R55xx4_AND_5295_o12
    );
  u_CORTEXM0DS_u_logic_Sk52z4_Vb52z4_OR_1167_o1 : X_LUT6
    generic map(
      LOC => "SLICE_X15Y117",
      INIT => X"EFEFEFEFFFFFFFFF"
    )
    port map (
      ADR4 => '1',
      ADR3 => '1',
      ADR1 => u_CORTEXM0DS_u_logic_H3d3z4_1_26135,
      ADR2 => u_CORTEXM0DS_u_logic_Svk2z4_25841,
      ADR0 => u_CORTEXM0DS_u_logic_Yaz2z4_25842,
      ADR5 => u_CORTEXM0DS_u_logic_T1d3z4_25833,
      O => u_CORTEXM0DS_u_logic_Sk52z4_Vb52z4_OR_1167_o
    );
  u_CORTEXM0DS_u_logic_J433z4 : X_FF
    generic map(
      LOC => "SLICE_X15Y117",
      INIT => '1'
    )
    port map (
      CE => u_CORTEXM0DS_u_logic_Ydyvx4_0,
      CLK => NlwBufferSignal_u_CORTEXM0DS_u_logic_J433z4_CLK,
      I => NlwBufferSignal_u_CORTEXM0DS_u_logic_J433z4_IN,
      O => u_CORTEXM0DS_u_logic_J433z4_26154,
      SET => u_CORTEXM0DS_u_logic_hreset_n_inv,
      RST => GND
    );
  u_CORTEXM0DS_u_logic_Nn0wx49_SW0_SW0 : X_LUT6
    generic map(
      LOC => "SLICE_X15Y117",
      INIT => X"F5003100FF003300"
    )
    port map (
      ADR5 => u_CORTEXM0DS_u_logic_G123z4_28009,
      ADR1 => u_CORTEXM0DS_u_logic_Yj43z4_0,
      ADR0 => u_CORTEXM0DS_u_logic_H3d3z4_25834,
      ADR3 => u_CORTEXM0DS_u_logic_Nn0wx43_28010,
      ADR2 => u_CORTEXM0DS_u_logic_SF1101,
      ADR4 => u_CORTEXM0DS_u_logic_Sk52z4_Vb52z4_OR_1167_o,
      O => N1476
    );
  u_CORTEXM0DS_u_logic_A4t2z4_u_CORTEXM0DS_u_logic_A4t2z4_BMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => HADDR(0),
      O => HADDR_0_0
    );
  u_CORTEXM0DS_u_logic_A4t2z4_u_CORTEXM0DS_u_logic_A4t2z4_AMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => u_CORTEXM0DS_u_logic_U5qvx4,
      O => u_CORTEXM0DS_u_logic_U5qvx4_0
    );
  u_CORTEXM0DS_u_logic_D9c2z4_K9c2z4_AND_6705_o14 : X_LUT6
    generic map(
      LOC => "SLICE_X15Y112",
      INIT => X"00000000F1F0F0F0"
    )
    port map (
      ADR0 => u_CORTEXM0DS_u_logic_Npk2z4_25818,
      ADR1 => u_CORTEXM0DS_u_logic_Sgj2z4_25821,
      ADR5 => u_CORTEXM0DS_u_logic_O5t2z4_25820,
      ADR3 => u_CORTEXM0DS_u_logic_W7hwx4,
      ADR4 => u_CORTEXM0DS_u_logic_D9c2z4_K9c2z4_AND_6705_o2412,
      ADR2 => u_CORTEXM0DS_u_logic_D9c2z4_K9c2z4_AND_6705_o13_29373,
      O => u_CORTEXM0DS_u_logic_D9c2z4_K9c2z4_AND_6705_o14_28781
    );
  u_CORTEXM0DS_u_logic_D9c2z4_K9c2z4_AND_6705_o13 : X_LUT6
    generic map(
      LOC => "SLICE_X15Y112",
      INIT => X"FFFFFFFF73737073"
    )
    port map (
      ADR1 => u_CORTEXM0DS_u_logic_S4w2z4_26274,
      ADR4 => u_CORTEXM0DS_u_logic_A4t2z4_25978,
      ADR5 => u_CORTEXM0DS_u_logic_L8t2z4_25825,
      ADR2 => u_CORTEXM0DS_u_logic_Ark2z4_25827,
      ADR0 => u_CORTEXM0DS_u_logic_Fij2z4_25819,
      ADR3 => u_CORTEXM0DS_u_logic_Sgj2z4_25821,
      O => u_CORTEXM0DS_u_logic_D9c2z4_K9c2z4_AND_6705_o13_29373
    );
  u_CORTEXM0DS_u_logic_W6qvx41 : X_LUT6
    generic map(
      LOC => "SLICE_X15Y112",
      INIT => X"0ECE0FFF0ECE0FFF"
    )
    port map (
      ADR4 => u_CORTEXM0DS_u_logic_Qr42z4_27355,
      ADR0 => u_CORTEXM0DS_u_logic_Oq42z4,
      ADR2 => u_CORTEXM0DS_u_logic_V3wvx4,
      ADR1 => u_CORTEXM0DS_u_logic_Lma2z4_Sma2z4_AND_6530_o,
      ADR3 => u_CORTEXM0DS_u_logic_Loyvx4_27606,
      ADR5 => '1',
      O => u_CORTEXM0DS_u_logic_W6qvx4
    );
  u_CORTEXM0DS_u_logic_haddr_o_0_1 : X_LUT5
    generic map(
      LOC => "SLICE_X15Y112",
      INIT => X"01010000"
    )
    port map (
      ADR4 => u_CORTEXM0DS_u_logic_Qr42z4_27355,
      ADR0 => u_CORTEXM0DS_u_logic_Oq42z4,
      ADR2 => u_CORTEXM0DS_u_logic_V3wvx4,
      ADR1 => u_CORTEXM0DS_u_logic_Lma2z4_Sma2z4_AND_6530_o,
      ADR3 => '1',
      O => HADDR(0)
    );
  u_CORTEXM0DS_u_logic_A4t2z4 : X_FF
    generic map(
      LOC => "SLICE_X15Y112",
      INIT => '0'
    )
    port map (
      CE => VCC,
      CLK => NlwBufferSignal_u_CORTEXM0DS_u_logic_A4t2z4_CLK,
      I => u_CORTEXM0DS_u_logic_Nfnvx4,
      O => u_CORTEXM0DS_u_logic_A4t2z4_25978,
      RST => u_CORTEXM0DS_u_logic_hreset_n_inv,
      SET => GND
    );
  u_CORTEXM0DS_u_logic_Nfnvx41 : X_LUT6
    generic map(
      LOC => "SLICE_X15Y112",
      INIT => X"3704330037043300"
    )
    port map (
      ADR1 => u_ahb_bridge_u_state_machine_HREADY_0,
      ADR0 => u_CORTEXM0DS_u_logic_Pt52z4_Wt52z4_AND_5847_o,
      ADR2 => u_CORTEXM0DS_u_logic_Mrsvx4,
      ADR3 => u_CORTEXM0DS_u_logic_A4t2z4_25978,
      ADR4 => u_CORTEXM0DS_u_logic_W6qvx4,
      ADR5 => '1',
      O => u_CORTEXM0DS_u_logic_Nfnvx4
    );
  u_CORTEXM0DS_u_logic_U5qvx41 : X_LUT5
    generic map(
      LOC => "SLICE_X15Y112",
      INIT => X"44444444"
    )
    port map (
      ADR1 => u_ahb_bridge_u_state_machine_HREADY_0,
      ADR0 => u_CORTEXM0DS_u_logic_Pt52z4_Wt52z4_AND_5847_o,
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      O => u_CORTEXM0DS_u_logic_U5qvx4
    );
  u_CORTEXM0DS_u_logic_Uvzvx44_SW1 : X_LUT6
    generic map(
      LOC => "SLICE_X15Y108",
      INIT => X"505000F000003030"
    )
    port map (
      ADR2 => u_CORTEXM0DS_u_logic_Pdi2z4_26208,
      ADR5 => u_CORTEXM0DS_u_logic_H3d3z4_25834,
      ADR4 => u_CORTEXM0DS_u_logic_T1d3z4_25833,
      ADR1 => u_CORTEXM0DS_u_logic_Qowwx42_26433,
      ADR0 => u_CORTEXM0DS_u_logic_Uvzvx41_26434,
      ADR3 => u_CORTEXM0DS_u_logic_Qowwx41_26435,
      O => N1579
    );
  u_CORTEXM0DS_u_logic_Svqwx45_SW0 : X_LUT6
    generic map(
      LOC => "SLICE_X15Y108",
      INIT => X"330033FF550F550F"
    )
    port map (
      ADR2 => u_CORTEXM0DS_u_logic_G493z4_29368,
      ADR0 => u_CORTEXM0DS_u_logic_R283z4_26385,
      ADR1 => u_CORTEXM0DS_u_logic_It63z4_26386,
      ADR4 => u_CORTEXM0DS_u_logic_Ipm2z4_26387,
      ADR5 => u_CORTEXM0DS_u_logic_Sjj2z4_26064,
      ADR3 => u_CORTEXM0DS_u_logic_Fgm2z4_26065,
      O => N1605
    );
  u_CORTEXM0DS_u_logic_Qowwx42 : X_LUT6
    generic map(
      LOC => "SLICE_X15Y108",
      INIT => X"30053F0530F53FF5"
    )
    port map (
      ADR0 => u_CORTEXM0DS_u_logic_G493z4_29368,
      ADR5 => u_CORTEXM0DS_u_logic_R6v2z4_26401,
      ADR1 => u_CORTEXM0DS_u_logic_Wqm2z4_26404,
      ADR4 => u_CORTEXM0DS_u_logic_Ipm2z4_26387,
      ADR3 => u_CORTEXM0DS_u_logic_Svk2z4_2_26226,
      ADR2 => u_CORTEXM0DS_u_logic_Yaz2z4_25842,
      O => u_CORTEXM0DS_u_logic_Qowwx42_26433
    );
  u_CORTEXM0DS_u_logic_G493z4 : X_FF
    generic map(
      LOC => "SLICE_X15Y108",
      INIT => '1'
    )
    port map (
      CE => u_CORTEXM0DS_u_logic_Xppvx4_0,
      CLK => NlwBufferSignal_u_CORTEXM0DS_u_logic_G493z4_CLK,
      I => NlwBufferSignal_u_CORTEXM0DS_u_logic_G493z4_IN,
      O => u_CORTEXM0DS_u_logic_G493z4_29368,
      SET => u_CORTEXM0DS_u_logic_hreset_n_inv,
      RST => GND
    );
  u_CORTEXM0DS_u_logic_Uvzvx44 : X_LUT6
    generic map(
      LOC => "SLICE_X15Y108",
      INIT => X"CFAFCFA0C0AFC0A0"
    )
    port map (
      ADR2 => u_CORTEXM0DS_u_logic_H3d3z4_25834,
      ADR3 => u_CORTEXM0DS_u_logic_T1d3z4_25833,
      ADR0 => u_CORTEXM0DS_u_logic_Qowwx41_26435,
      ADR1 => u_CORTEXM0DS_u_logic_Uvzvx41_26434,
      ADR5 => u_CORTEXM0DS_u_logic_Uvzvx43_26437,
      ADR4 => u_CORTEXM0DS_u_logic_Qowwx42_26433,
      O => u_CORTEXM0DS_u_logic_Uvzvx4
    );
  u_CORTEXM0DS_u_logic_Mmux_Dih2z411 : X_LUT6
    generic map(
      LOC => "SLICE_X15Y121",
      INIT => X"313131F5CECECE0A"
    )
    port map (
      ADR1 => u_CORTEXM0DS_u_logic_C3z2z4_26806,
      ADR4 => u_CORTEXM0DS_u_logic_H1cwx4,
      ADR3 => u_CORTEXM0DS_u_logic_Y29wx4,
      ADR5 => u_CORTEXM0DS_u_logic_Wzawx43_26822,
      ADR0 => u_CORTEXM0DS_u_logic_W19wx4,
      ADR2 => u_CORTEXM0DS_u_logic_O7zvx4,
      O => u_CORTEXM0DS_u_logic_Dih2z4
    );
  u_CORTEXM0DS_u_logic_Fuawx4_SW1 : X_LUT6
    generic map(
      LOC => "SLICE_X15Y121",
      INIT => X"2A2A0A0A003F000F"
    )
    port map (
      ADR2 => u_CORTEXM0DS_u_logic_Pdi2z4_26208,
      ADR4 => u_CORTEXM0DS_u_logic_Jucwx4,
      ADR0 => u_CORTEXM0DS_u_logic_Muawx4,
      ADR3 => u_CORTEXM0DS_u_logic_X8zvx4,
      ADR1 => N166,
      ADR5 => u_CORTEXM0DS_u_logic_Dih2z4,
      O => N1588
    );
  u_CORTEXM0DS_u_logic_O7zvx46 : X_LUT6
    generic map(
      LOC => "SLICE_X15Y121",
      INIT => X"F500F5F531003131"
    )
    port map (
      ADR1 => u_CORTEXM0DS_u_logic_Rro2z4_27579,
      ADR0 => u_CORTEXM0DS_u_logic_J5i3z4_26694,
      ADR4 => u_CORTEXM0DS_u_logic_Rhi2z4_27672,
      ADR3 => u_CORTEXM0DS_u_logic_Gl52z4_Cc52z4_OR_1163_o,
      ADR2 => u_CORTEXM0DS_u_logic_Bm52z4_Cc52z4_OR_1164_o,
      ADR5 => u_CORTEXM0DS_u_logic_Op52z4_Vb52z4_OR_1173_o,
      O => u_CORTEXM0DS_u_logic_O7zvx46_29381
    );
  u_CORTEXM0DS_u_logic_J5i3z4 : X_FF
    generic map(
      LOC => "SLICE_X15Y121",
      INIT => '1'
    )
    port map (
      CE => u_CORTEXM0DS_u_logic_Teyvx4,
      CLK => NlwBufferSignal_u_CORTEXM0DS_u_logic_J5i3z4_CLK,
      I => NlwBufferSignal_u_CORTEXM0DS_u_logic_J5i3z4_IN,
      O => u_CORTEXM0DS_u_logic_J5i3z4_26694,
      SET => u_CORTEXM0DS_u_logic_hreset_n_inv,
      RST => GND
    );
  u_CORTEXM0DS_u_logic_O7zvx48 : X_LUT6
    generic map(
      LOC => "SLICE_X15Y121",
      INIT => X"000000000A000200"
    )
    port map (
      ADR1 => u_CORTEXM0DS_u_logic_Ft73z4_27102,
      ADR0 => u_CORTEXM0DS_u_logic_O7zvx44_28982,
      ADR4 => u_CORTEXM0DS_u_logic_Op52z4_Zk52z4_OR_1169_o,
      ADR2 => N1088,
      ADR5 => N555,
      ADR3 => u_CORTEXM0DS_u_logic_O7zvx46_29381,
      O => u_CORTEXM0DS_u_logic_O7zvx4
    );
  u_CORTEXM0DS_u_logic_O7zvx43 : X_LUT6
    generic map(
      LOC => "SLICE_X15Y124",
      INIT => X"00FA00FB00FF00FB"
    )
    port map (
      ADR5 => u_CORTEXM0DS_u_logic_Na53z4_27053,
      ADR1 => u_CORTEXM0DS_u_logic_Uu83z4_27469,
      ADR0 => u_CORTEXM0DS_u_logic_Svk2z4_25841,
      ADR2 => u_CORTEXM0DS_u_logic_Yaz2z4_25842,
      ADR3 => u_CORTEXM0DS_u_logic_H3d3z4_25834,
      ADR4 => u_CORTEXM0DS_u_logic_T1d3z4_25833,
      O => u_CORTEXM0DS_u_logic_O7zvx43_29387
    );
  u_CORTEXM0DS_u_logic_O7zvx42 : X_LUT6
    generic map(
      LOC => "SLICE_X15Y124",
      INIT => X"FF550F00FF003300"
    )
    port map (
      ADR0 => u_CORTEXM0DS_u_logic_Y6i3z4_27131,
      ADR2 => u_CORTEXM0DS_u_logic_Vuo2z4_27638,
      ADR1 => u_CORTEXM0DS_u_logic_Wj63z4_27403,
      ADR3 => u_CORTEXM0DS_u_logic_Svk2z4_25841,
      ADR5 => u_CORTEXM0DS_u_logic_Yaz2z4_25842,
      ADR4 => u_CORTEXM0DS_u_logic_T1d3z4_25833,
      O => u_CORTEXM0DS_u_logic_O7zvx42_29386
    );
  u_CORTEXM0DS_u_logic_O7zvx47_SW0 : X_LUT6
    generic map(
      LOC => "SLICE_X15Y124",
      INIT => X"FF000000FF111111"
    )
    port map (
      ADR2 => '1',
      ADR4 => u_CORTEXM0DS_u_logic_Cai3z4_27103,
      ADR5 => u_CORTEXM0DS_u_logic_O7zvx41_29385,
      ADR0 => u_CORTEXM0DS_u_logic_O7zvx42_29386,
      ADR1 => u_CORTEXM0DS_u_logic_O7zvx43_29387,
      ADR3 => u_CORTEXM0DS_u_logic_Y21xx4,
      O => N1088
    );
  u_CORTEXM0DS_u_logic_Na53z4 : X_FF
    generic map(
      LOC => "SLICE_X15Y124",
      INIT => '1'
    )
    port map (
      CE => u_CORTEXM0DS_u_logic_Kdyvx4,
      CLK => NlwBufferSignal_u_CORTEXM0DS_u_logic_Na53z4_CLK,
      I => NlwBufferSignal_u_CORTEXM0DS_u_logic_Na53z4_IN,
      O => u_CORTEXM0DS_u_logic_Na53z4_27053,
      SET => u_CORTEXM0DS_u_logic_hreset_n_inv,
      RST => GND
    );
  u_CORTEXM0DS_u_logic_O7zvx41 : X_LUT6
    generic map(
      LOC => "SLICE_X15Y124",
      INIT => X"0013000003130000"
    )
    port map (
      ADR0 => u_CORTEXM0DS_u_logic_Wnt2z4_27618,
      ADR5 => u_CORTEXM0DS_u_logic_Vr23z4_27436,
      ADR1 => u_CORTEXM0DS_u_logic_Svk2z4_25841,
      ADR2 => u_CORTEXM0DS_u_logic_Yaz2z4_25842,
      ADR4 => u_CORTEXM0DS_u_logic_H3d3z4_25834,
      ADR3 => u_CORTEXM0DS_u_logic_T1d3z4_25833,
      O => u_CORTEXM0DS_u_logic_O7zvx41_29385
    );
  u_CORTEXM0DS_u_logic_SF2143_u_CORTEXM0DS_u_logic_SF2143_BMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => u_CORTEXM0DS_u_logic_Mtqvx42_pack_9,
      O => u_CORTEXM0DS_u_logic_Mtqvx42_29389
    );
  u_CORTEXM0DS_u_logic_SF21431 : X_LUT6
    generic map(
      LOC => "SLICE_X16Y95",
      INIT => X"FF2FFF0FFFFFFFFF"
    )
    port map (
      ADR5 => u_CORTEXM0DS_u_logic_A4t2z4_25978,
      ADR2 => u_CORTEXM0DS_u_logic_O5t2z4_25820,
      ADR0 => u_CORTEXM0DS_u_logic_Ye4wx4,
      ADR1 => u_CORTEXM0DS_u_logic_Mwb2z4_Q5gvx4_AND_6653_o,
      ADR4 => u_CORTEXM0DS_u_logic_Mtqvx43_26057,
      ADR3 => u_CORTEXM0DS_u_logic_Y9t2z4_26894,
      O => u_CORTEXM0DS_u_logic_SF2143
    );
  u_CORTEXM0DS_u_logic_Mtqvx41 : X_LUT6
    generic map(
      LOC => "SLICE_X16Y95",
      INIT => X"5757773357577777"
    )
    port map (
      ADR0 => u_CORTEXM0DS_u_logic_O5t2z4_25820,
      ADR4 => u_CORTEXM0DS_u_logic_Aok2z4_25881,
      ADR3 => u_CORTEXM0DS_u_logic_Nsk2z4_25994,
      ADR5 => u_CORTEXM0DS_u_logic_Sgj2z4_25821,
      ADR1 => u_CORTEXM0DS_u_logic_Ark2z4_25827,
      ADR2 => u_CORTEXM0DS_u_logic_Ffj2z4_25823,
      O => u_CORTEXM0DS_u_logic_Mtqvx41_29388
    );
  u_CORTEXM0DS_u_logic_J43wx41 : X_LUT6
    generic map(
      LOC => "SLICE_X16Y95",
      INIT => X"FCFCFCFCFCFCFCFC"
    )
    port map (
      ADR0 => '1',
      ADR4 => '1',
      ADR3 => '1',
      ADR2 => u_CORTEXM0DS_u_logic_Npk2z4_25818,
      ADR1 => u_CORTEXM0DS_u_logic_Ffj2z4_25823,
      ADR5 => '1',
      O => u_CORTEXM0DS_u_logic_J43wx4
    );
  u_CORTEXM0DS_u_logic_Mtqvx42 : X_LUT5
    generic map(
      LOC => "SLICE_X16Y95",
      INIT => X"3333F6FE"
    )
    port map (
      ADR4 => u_CORTEXM0DS_u_logic_Aok2z4_25881,
      ADR0 => u_CORTEXM0DS_u_logic_Nsk2z4_25994,
      ADR3 => u_CORTEXM0DS_u_logic_L8t2z4_25825,
      ADR2 => u_CORTEXM0DS_u_logic_Npk2z4_25818,
      ADR1 => u_CORTEXM0DS_u_logic_Ffj2z4_25823,
      O => u_CORTEXM0DS_u_logic_Mtqvx42_pack_9
    );
  u_CORTEXM0DS_u_logic_Mtqvx43 : X_LUT6
    generic map(
      LOC => "SLICE_X16Y95",
      INIT => X"FBFAFAFABBFFAAAA"
    )
    port map (
      ADR4 => u_CORTEXM0DS_u_logic_Emi2z4_25932,
      ADR3 => u_CORTEXM0DS_u_logic_Aok2z4_25881,
      ADR1 => u_CORTEXM0DS_u_logic_Ffj2z4_25823,
      ADR5 => u_CORTEXM0DS_u_logic_Sgj2z4_25821,
      ADR0 => u_CORTEXM0DS_u_logic_Mtqvx41_29388,
      ADR2 => u_CORTEXM0DS_u_logic_Mtqvx42_29389,
      O => u_CORTEXM0DS_u_logic_Mtqvx43_26057
    );
  u_CORTEXM0DS_u_logic_Vuo2z4 : X_FF
    generic map(
      LOC => "SLICE_X15Y125",
      INIT => '1'
    )
    port map (
      CE => u_CORTEXM0DS_u_logic_Afyvx4,
      CLK => NlwBufferSignal_u_CORTEXM0DS_u_logic_Vuo2z4_CLK,
      I => NlwBufferSignal_u_CORTEXM0DS_u_logic_Vuo2z4_IN,
      O => u_CORTEXM0DS_u_logic_Vuo2z4_27638,
      SET => u_CORTEXM0DS_u_logic_hreset_n_inv,
      RST => GND
    );
  u_CORTEXM0DS_u_logic_Uyv2z4_u_CORTEXM0DS_u_logic_Uyv2z4_DMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => u_CORTEXM0DS_u_logic_Bd4wx4_Id4wx4_AND_1465_o_pack_5,
      O => u_CORTEXM0DS_u_logic_Bd4wx4_Id4wx4_AND_1465_o
    );
  u_CORTEXM0DS_u_logic_B73wx41 : X_LUT6
    generic map(
      LOC => "SLICE_X16Y93",
      INIT => X"3333000033330000"
    )
    port map (
      ADR0 => '1',
      ADR3 => '1',
      ADR2 => '1',
      ADR4 => u_CORTEXM0DS_u_logic_Aok2z4_25881,
      ADR1 => u_CORTEXM0DS_u_logic_L8t2z4_25825,
      ADR5 => '1',
      O => u_CORTEXM0DS_u_logic_B73wx4
    );
  u_CORTEXM0DS_u_logic_Bd4wx4_Id4wx4_AND_1465_o1 : X_LUT5
    generic map(
      LOC => "SLICE_X16Y93",
      INIT => X"00000020"
    )
    port map (
      ADR0 => u_CORTEXM0DS_u_logic_Nt0xx4_O9qvx4_AND_4711_o,
      ADR2 => u_CORTEXM0DS_u_logic_Sgj2z4_25821,
      ADR3 => u_CORTEXM0DS_u_logic_Nsk2z4_25994,
      ADR4 => u_CORTEXM0DS_u_logic_Aok2z4_25881,
      ADR1 => u_CORTEXM0DS_u_logic_L8t2z4_25825,
      O => u_CORTEXM0DS_u_logic_Bd4wx4_Id4wx4_AND_1465_o_pack_5
    );
  u_CORTEXM0DS_u_logic_Mvhvx41 : X_LUT6
    generic map(
      LOC => "SLICE_X16Y93",
      INIT => X"22F200F022220000"
    )
    port map (
      ADR0 => u_CORTEXM0DS_u_logic_Swy2z4_25980,
      ADR4 => u_CORTEXM0DS_u_logic_Ohwvx4,
      ADR1 => u_CORTEXM0DS_u_logic_Dvy2z4_25831,
      ADR3 => u_CORTEXM0DS_u_logic_Ark2z4_25827,
      ADR2 => N1907,
      ADR5 => u_CORTEXM0DS_u_logic_B73wx4,
      O => u_CORTEXM0DS_u_logic_Mvhvx41_25979
    );
  u_CORTEXM0DS_u_logic_Uyv2z4 : X_FF
    generic map(
      LOC => "SLICE_X16Y93",
      INIT => '0'
    )
    port map (
      CE => VCC,
      CLK => NlwBufferSignal_u_CORTEXM0DS_u_logic_Uyv2z4_CLK,
      I => u_CORTEXM0DS_u_logic_H6mvx4,
      O => u_CORTEXM0DS_u_logic_Uyv2z4_27226,
      RST => u_CORTEXM0DS_u_logic_hreset_n_inv,
      SET => GND
    );
  u_CORTEXM0DS_u_logic_H6mvx41 : X_LUT6
    generic map(
      LOC => "SLICE_X16Y93",
      INIT => X"AFFFAAAA0FFF0000"
    )
    port map (
      ADR1 => '1',
      ADR2 => u_CORTEXM0DS_u_logic_Fsyvx4,
      ADR3 => u_CORTEXM0DS_u_logic_Sta2z4,
      ADR4 => u_CORTEXM0DS_u_logic_Uyv2z4_27226,
      ADR0 => u_CORTEXM0DS_u_logic_C34wx4_26213,
      ADR5 => u_CORTEXM0DS_u_logic_Mmux_H3ivx411_27224,
      O => u_CORTEXM0DS_u_logic_H6mvx4
    );
  u_CORTEXM0DS_u_logic_Mmux_H3ivx4111 : X_LUT6
    generic map(
      LOC => "SLICE_X16Y93",
      INIT => X"FFFF0000FFFF0001"
    )
    port map (
      ADR4 => u_CORTEXM0DS_u_logic_Bd4wx4_Id4wx4_AND_1465_o,
      ADR2 => u_CORTEXM0DS_u_logic_Tki2z4_25989,
      ADR1 => u_CORTEXM0DS_u_logic_O5t2z4_25820,
      ADR0 => u_CORTEXM0DS_u_logic_J43wx4,
      ADR5 => u_CORTEXM0DS_u_logic_Aok2z4_25881,
      ADR3 => u_CORTEXM0DS_u_logic_Sgj2z4_25821,
      O => u_CORTEXM0DS_u_logic_Mmux_H3ivx411_27224
    );
  u_CORTEXM0DS_u_logic_Mvhvx41_SW0 : X_LUT6
    generic map(
      LOC => "SLICE_X16Y94",
      INIT => X"0000080000000000"
    )
    port map (
      ADR3 => u_CORTEXM0DS_u_logic_Emi2z4_25932,
      ADR0 => u_CORTEXM0DS_u_logic_Ffj2z4_25823,
      ADR2 => u_CORTEXM0DS_u_logic_Fij2z4_25819,
      ADR5 => u_CORTEXM0DS_u_logic_Npk2z4_25818,
      ADR1 => u_CORTEXM0DS_u_logic_Sgj2z4_25821,
      ADR4 => u_CORTEXM0DS_u_logic_Tki2z4_25989,
      O => N1907
    );
  u_CORTEXM0DS_u_logic_O7zvx44 : X_LUT6
    generic map(
      LOC => "SLICE_X15Y120",
      INIT => X"FFFFFF3BFFFFFF7F"
    )
    port map (
      ADR5 => u_CORTEXM0DS_u_logic_Fxu2z4_29380,
      ADR2 => u_CORTEXM0DS_u_logic_Gto2z4_27460,
      ADR0 => u_CORTEXM0DS_u_logic_Svk2z4_25841,
      ADR1 => u_CORTEXM0DS_u_logic_Yaz2z4_25842,
      ADR3 => u_CORTEXM0DS_u_logic_H3d3z4_25834,
      ADR4 => u_CORTEXM0DS_u_logic_T1d3z4_25833,
      O => u_CORTEXM0DS_u_logic_O7zvx44_28982
    );
  u_CORTEXM0DS_u_logic_Saqwx45_SW4 : X_LUT6
    generic map(
      LOC => "SLICE_X15Y120",
      INIT => X"000F3355FF0F3355"
    )
    port map (
      ADR0 => u_CORTEXM0DS_u_logic_Fxu2z4_29380,
      ADR2 => u_CORTEXM0DS_u_logic_Wnt2z4_27618,
      ADR5 => u_CORTEXM0DS_u_logic_Vuo2z4_27638,
      ADR1 => u_CORTEXM0DS_u_logic_Gto2z4_27460,
      ADR3 => u_CORTEXM0DS_u_logic_Sjj2z4_26064,
      ADR4 => u_CORTEXM0DS_u_logic_Fgm2z4_26065,
      O => N1633
    );
  u_CORTEXM0DS_u_logic_Fxu2z4 : X_FF
    generic map(
      LOC => "SLICE_X15Y120",
      INIT => '1'
    )
    port map (
      CE => u_CORTEXM0DS_u_logic_Vfyvx4,
      CLK => NlwBufferSignal_u_CORTEXM0DS_u_logic_Fxu2z4_CLK,
      I => NlwBufferSignal_u_CORTEXM0DS_u_logic_Fxu2z4_IN,
      O => u_CORTEXM0DS_u_logic_Fxu2z4_29380,
      SET => u_CORTEXM0DS_u_logic_hreset_n_inv,
      RST => GND
    );
  u_CORTEXM0DS_u_logic_Saqwx45 : X_LUT6
    generic map(
      LOC => "SLICE_X15Y120",
      INIT => X"FFFFFAFAFFFF5050"
    )
    port map (
      ADR3 => '1',
      ADR1 => '1',
      ADR4 => u_CORTEXM0DS_u_logic_Rni2z4_26237,
      ADR0 => u_CORTEXM0DS_u_logic_Wzy2z4_26238,
      ADR2 => N1632,
      ADR5 => N1633,
      O => u_CORTEXM0DS_u_logic_Saqwx4
    );
  u_CORTEXM0DS_u_logic_Lqpvx41 : X_LUT6
    generic map(
      LOC => "SLICE_X15Y118",
      INIT => X"CCCCCCCC00CC04CC"
    )
    port map (
      ADR1 => u_ahb_bridge_u_state_machine_HREADY_0,
      ADR4 => u_CORTEXM0DS_u_logic_Mtqvx4,
      ADR0 => u_CORTEXM0DS_u_logic_Fij2z4_25819,
      ADR2 => u_CORTEXM0DS_u_logic_Ffj2z4_25823,
      ADR5 => u_CORTEXM0DS_u_logic_K0qvx4,
      ADR3 => u_CORTEXM0DS_u_logic_Ce7wx4_P37wx4_AND_1717_o,
      O => u_CORTEXM0DS_u_logic_Lqpvx4
    );
  u_CORTEXM0DS_u_logic_Nn0wx44 : X_LUT6
    generic map(
      LOC => "SLICE_X15Y123",
      INIT => X"F05FF05FF05FF05F"
    )
    port map (
      ADR5 => '1',
      ADR1 => '1',
      ADR4 => '1',
      ADR0 => u_CORTEXM0DS_u_logic_Tvh3z4_27596,
      ADR2 => u_CORTEXM0DS_u_logic_Yaz2z4_25842,
      ADR3 => u_CORTEXM0DS_u_logic_H3d3z4_25834,
      O => u_CORTEXM0DS_u_logic_Nn0wx44_29384
    );
  u_CORTEXM0DS_u_logic_Tvh3z4 : X_FF
    generic map(
      LOC => "SLICE_X15Y123",
      INIT => '1'
    )
    port map (
      CE => u_CORTEXM0DS_u_logic_Teyvx4,
      CLK => NlwBufferSignal_u_CORTEXM0DS_u_logic_Tvh3z4_CLK,
      I => NlwBufferSignal_u_CORTEXM0DS_u_logic_Tvh3z4_IN,
      O => u_CORTEXM0DS_u_logic_Tvh3z4_27596,
      SET => u_CORTEXM0DS_u_logic_hreset_n_inv,
      RST => GND
    );
  u_CORTEXM0DS_u_logic_Nn0wx45 : X_LUT6
    generic map(
      LOC => "SLICE_X15Y123",
      INIT => X"FFFFFFFFFFF503FF"
    )
    port map (
      ADR4 => u_CORTEXM0DS_u_logic_Svk2z4_25841,
      ADR3 => u_CORTEXM0DS_u_logic_T1d3z4_25833,
      ADR2 => u_CORTEXM0DS_u_logic_Yaz2z4_25842,
      ADR0 => u_CORTEXM0DS_u_logic_Q273z4_26465,
      ADR1 => u_CORTEXM0DS_u_logic_Pa33z4_27066,
      ADR5 => u_CORTEXM0DS_u_logic_Nn0wx44_29384,
      O => u_CORTEXM0DS_u_logic_Nn0wx45_29019
    );
  u_CORTEXM0DS_u_logic_Nn0wx48 : X_LUT6
    generic map(
      LOC => "SLICE_X15Y123",
      INIT => X"AA0AFF0F22023303"
    )
    port map (
      ADR1 => u_CORTEXM0DS_u_logic_Ecp2z4_27270,
      ADR2 => u_CORTEXM0DS_u_logic_A9p2z4_26518,
      ADR4 => u_CORTEXM0DS_u_logic_L7p2z4_26222,
      ADR0 => u_CORTEXM0DS_u_logic_Gl52z4_Cc52z4_OR_1163_o,
      ADR3 => u_CORTEXM0DS_u_logic_Op52z4_Vb52z4_OR_1173_o,
      ADR5 => u_CORTEXM0DS_u_logic_Vp52z4_Gl52z4_OR_1177_o,
      O => u_CORTEXM0DS_u_logic_Nn0wx48_29021
    );
  u_CORTEXM0DS_u_logic_Z5pvx45_u_CORTEXM0DS_u_logic_Z5pvx45_CMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => u_CORTEXM0DS_u_logic_Qbpvx4,
      O => u_CORTEXM0DS_u_logic_Qbpvx4_0
    );
  u_CORTEXM0DS_u_logic_Z5pvx44 : X_LUT6
    generic map(
      LOC => "SLICE_X16Y100",
      INIT => X"55F500F044F400F0"
    )
    port map (
      ADR3 => u_CORTEXM0DS_u_logic_S4w2z4_26274,
      ADR5 => u_CORTEXM0DS_u_logic_Z5pvx44_28240,
      ADR2 => u_CORTEXM0DS_u_logic_Z5pvx43_27871,
      ADR0 => u_CORTEXM0DS_u_logic_Yvb2z4_Fwb2z4_AND_6650_o,
      ADR1 => u_CORTEXM0DS_u_logic_Z5pvx42_28192,
      ADR4 => u_CORTEXM0DS_u_logic_Ik4wx4,
      O => u_CORTEXM0DS_u_logic_Z5pvx45_28933
    );
  u_CORTEXM0DS_u_logic_Ueovx41 : X_LUT6
    generic map(
      LOC => "SLICE_X16Y100",
      INIT => X"0000AAAA0000AAAA"
    )
    port map (
      ADR3 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR0 => u_CORTEXM0DS_u_logic_Z7i2z4_26076,
      ADR4 => u_CORTEXM0DS_u_logic_Rbi3z4_26075,
      ADR5 => '1',
      O => u_CORTEXM0DS_u_logic_Ueovx4
    );
  u_CORTEXM0DS_u_logic_Qbpvx41 : X_LUT5
    generic map(
      LOC => "SLICE_X16Y100",
      INIT => X"00002000"
    )
    port map (
      ADR2 => u_CORTEXM0DS_u_logic_Fcj2z4_26073,
      ADR1 => u_CORTEXM0DS_u_logic_Tki2z4_25989,
      ADR3 => u_CORTEXM0DS_u_logic_Scpvx4_26077,
      ADR0 => u_CORTEXM0DS_u_logic_Z7i2z4_26076,
      ADR4 => u_CORTEXM0DS_u_logic_Rbi3z4_26075,
      O => u_CORTEXM0DS_u_logic_Qbpvx4
    );
  u_CORTEXM0DS_u_logic_Scpvx4 : X_LUT6
    generic map(
      LOC => "SLICE_X16Y100",
      INIT => X"C800000000000000"
    )
    port map (
      ADR4 => u_CORTEXM0DS_u_logic_Wpsvx4,
      ADR2 => u_CORTEXM0DS_u_logic_Keqvx4_Ync2z4_AND_6755_o,
      ADR5 => u_CORTEXM0DS_u_logic_Ppsvx4,
      ADR0 => u_CORTEXM0DS_u_logic_D9c2z4_K9c2z4_AND_6705_o,
      ADR1 => N78,
      ADR3 => u_CORTEXM0DS_u_logic_Z5pvx4,
      O => u_CORTEXM0DS_u_logic_Scpvx4_26077
    );
  u_CORTEXM0DS_u_logic_Z5pvx45 : X_LUT6
    generic map(
      LOC => "SLICE_X16Y100",
      INIT => X"FAFAFAFAFAFAFAEA"
    )
    port map (
      ADR5 => u_CORTEXM0DS_u_logic_Nsk2z4_25994,
      ADR1 => u_CORTEXM0DS_u_logic_Aok2z4_25881,
      ADR4 => u_CORTEXM0DS_u_logic_Sgj2z4_25821,
      ADR3 => u_CORTEXM0DS_u_logic_O5t2z4_25820,
      ADR0 => u_CORTEXM0DS_u_logic_Z5pvx41_28932,
      ADR2 => u_CORTEXM0DS_u_logic_Z5pvx45_28933,
      O => u_CORTEXM0DS_u_logic_Z5pvx4
    );
  u_CORTEXM0DS_u_logic_Wo0wx42 : X_LUT6
    generic map(
      LOC => "SLICE_X15Y122",
      INIT => X"33330303FFFF0F0F"
    )
    port map (
      ADR0 => '1',
      ADR3 => '1',
      ADR1 => u_CORTEXM0DS_u_logic_Xyh3z4_27649,
      ADR2 => u_CORTEXM0DS_u_logic_Ixh3z4_27487,
      ADR4 => u_CORTEXM0DS_u_logic_Erc2z4_Tja2z4_OR_1314_o,
      ADR5 => u_CORTEXM0DS_u_logic_Bf9wx4,
      O => u_CORTEXM0DS_u_logic_Wo0wx42_29382
    );
  u_CORTEXM0DS_u_logic_Wo0wx46_SW0 : X_LUT6
    generic map(
      LOC => "SLICE_X15Y122",
      INIT => X"F2FFF2F222FF2222"
    )
    port map (
      ADR4 => u_CORTEXM0DS_u_logic_Yj43z4_0,
      ADR0 => u_CORTEXM0DS_u_logic_Ht53z4_27154,
      ADR2 => u_CORTEXM0DS_u_logic_M0i3z4_26706,
      ADR5 => u_CORTEXM0DS_u_logic_Ue9wx4,
      ADR3 => u_CORTEXM0DS_u_logic_Gsc2z4_Ptc2z4_OR_1318_o,
      ADR1 => u_CORTEXM0DS_u_logic_Gsc2z4_Lrc2z4_OR_1319_o,
      O => N1321
    );
  u_CORTEXM0DS_u_logic_Wo0wx47 : X_LUT6
    generic map(
      LOC => "SLICE_X15Y122",
      INIT => X"AA0FFF0F000F550F"
    )
    port map (
      ADR1 => '1',
      ADR2 => u_CORTEXM0DS_u_logic_W5p2z4_26221,
      ADR4 => u_CORTEXM0DS_u_logic_L7p2z4_26222,
      ADR3 => u_CORTEXM0DS_u_logic_Duc2z4,
      ADR5 => u_CORTEXM0DS_u_logic_Wo0wx46_26223,
      ADR0 => u_CORTEXM0DS_u_logic_Kuc2z4,
      O => u_CORTEXM0DS_u_logic_Wo0wx4
    );
  u_CORTEXM0DS_u_logic_M0i3z4 : X_FF
    generic map(
      LOC => "SLICE_X15Y122",
      INIT => '1'
    )
    port map (
      CE => u_CORTEXM0DS_u_logic_G02wx4_inv,
      CLK => NlwBufferSignal_u_CORTEXM0DS_u_logic_M0i3z4_CLK,
      I => NlwBufferSignal_u_CORTEXM0DS_u_logic_M0i3z4_IN,
      O => u_CORTEXM0DS_u_logic_M0i3z4_26706,
      SET => u_CORTEXM0DS_u_logic_hreset_n_inv,
      RST => GND
    );
  u_CORTEXM0DS_u_logic_Wo0wx46 : X_LUT6
    generic map(
      LOC => "SLICE_X15Y122",
      INIT => X"3010000000000000"
    )
    port map (
      ADR0 => u_CORTEXM0DS_u_logic_Tvh3z4_27596,
      ADR5 => u_CORTEXM0DS_u_logic_Wo0wx43_29055,
      ADR3 => u_CORTEXM0DS_u_logic_Lrc2z4_Tja2z4_OR_1315_o,
      ADR4 => u_CORTEXM0DS_u_logic_Bjxwx4,
      ADR2 => u_CORTEXM0DS_u_logic_Wo0wx42_29382,
      ADR1 => N1321,
      O => u_CORTEXM0DS_u_logic_Wo0wx46_26223
    );
  u_CORTEXM0DS_u_logic_Mcz2z4 : X_FF
    generic map(
      LOC => "SLICE_X16Y106",
      INIT => '1'
    )
    port map (
      CE => u_CORTEXM0DS_u_logic_G02wx4_inv,
      CLK => NlwBufferSignal_u_CORTEXM0DS_u_logic_Mcz2z4_CLK,
      I => NlwBufferSignal_u_CORTEXM0DS_u_logic_Mcz2z4_IN,
      O => u_CORTEXM0DS_u_logic_Mcz2z4_27464,
      SET => u_CORTEXM0DS_u_logic_hreset_n_inv,
      RST => GND
    );
  u_CORTEXM0DS_u_logic_Ow23z4 : X_FF
    generic map(
      LOC => "SLICE_X15Y127",
      INIT => '1'
    )
    port map (
      CE => u_CORTEXM0DS_u_logic_Ydyvx4_0,
      CLK => NlwBufferSignal_u_CORTEXM0DS_u_logic_Ow23z4_CLK,
      I => NlwBufferSignal_u_CORTEXM0DS_u_logic_Ow23z4_IN,
      O => u_CORTEXM0DS_u_logic_Ow23z4_27359,
      SET => u_CORTEXM0DS_u_logic_hreset_n_inv,
      RST => GND
    );
  u_CORTEXM0DS_u_logic_Svxwx41 : X_LUT6
    generic map(
      LOC => "SLICE_X16Y107",
      INIT => X"FEFF0E0FFEFA0E0A"
    )
    port map (
      ADR3 => u_CORTEXM0DS_u_logic_H3d3z4_25834,
      ADR2 => u_CORTEXM0DS_u_logic_Sgj2z4_25821,
      ADR4 => N1700,
      ADR1 => u_CORTEXM0DS_u_logic_Ixxwx41_26165,
      ADR5 => u_CORTEXM0DS_u_logic_Ixxwx42_26164,
      ADR0 => N1693,
      O => u_CORTEXM0DS_u_logic_Svxwx4
    );
  u_CORTEXM0DS_u_logic_Fzxwx42 : X_LUT6
    generic map(
      LOC => "SLICE_X16Y107",
      INIT => X"3333555500FF0F0F"
    )
    port map (
      ADR2 => u_CORTEXM0DS_u_logic_Yb93z4_25843,
      ADR3 => u_CORTEXM0DS_u_logic_Hbv2z4_25844,
      ADR1 => u_CORTEXM0DS_u_logic_H2m2z4_25845,
      ADR0 => u_CORTEXM0DS_u_logic_T0m2z4_25846,
      ADR5 => u_CORTEXM0DS_u_logic_Svk2z4_25841,
      ADR4 => u_CORTEXM0DS_u_logic_Yaz2z4_25842,
      O => u_CORTEXM0DS_u_logic_Fzxwx42_25835
    );
  u_CORTEXM0DS_u_logic_Fzxwx43_SW0 : X_LUT6
    generic map(
      LOC => "SLICE_X16Y107",
      INIT => X"FFF5FFF5FFF5FFF5"
    )
    port map (
      ADR4 => '1',
      ADR1 => '1',
      ADR5 => '1',
      ADR0 => u_CORTEXM0DS_u_logic_Wai2z4_25867,
      ADR3 => u_CORTEXM0DS_u_logic_Emi2z4_25932,
      ADR2 => u_CORTEXM0DS_u_logic_T1d3z4_25833,
      O => N1693
    );
  u_CORTEXM0DS_u_logic_Yb93z4 : X_FF
    generic map(
      LOC => "SLICE_X16Y107",
      INIT => '1'
    )
    port map (
      CE => u_CORTEXM0DS_u_logic_Xppvx4_0,
      CLK => NlwBufferSignal_u_CORTEXM0DS_u_logic_Yb93z4_CLK,
      I => NlwBufferSignal_u_CORTEXM0DS_u_logic_Yb93z4_IN,
      O => u_CORTEXM0DS_u_logic_Yb93z4_25843,
      SET => u_CORTEXM0DS_u_logic_hreset_n_inv,
      RST => GND
    );
  u_CORTEXM0DS_u_logic_Wxxwx41 : X_LUT6
    generic map(
      LOC => "SLICE_X16Y107",
      INIT => X"FFFF0000FEF2FEF2"
    )
    port map (
      ADR1 => u_CORTEXM0DS_u_logic_H3d3z4_25834,
      ADR5 => u_CORTEXM0DS_u_logic_Sgj2z4_25821,
      ADR4 => N1694,
      ADR3 => u_CORTEXM0DS_u_logic_Fzxwx41_25836,
      ADR0 => u_CORTEXM0DS_u_logic_Fzxwx42_25835,
      ADR2 => N1693,
      O => u_CORTEXM0DS_u_logic_Wxxwx4
    );
  u_CORTEXM0DS_u_logic_Ehz2z4 : X_FF
    generic map(
      LOC => "SLICE_X15Y126",
      INIT => '1'
    )
    port map (
      CE => u_CORTEXM0DS_u_logic_Teyvx4,
      CLK => NlwBufferSignal_u_CORTEXM0DS_u_logic_Ehz2z4_CLK,
      I => NlwBufferSignal_u_CORTEXM0DS_u_logic_Ehz2z4_IN,
      O => u_CORTEXM0DS_u_logic_Ehz2z4_27361,
      SET => u_CORTEXM0DS_u_logic_hreset_n_inv,
      RST => GND
    );
  u_CORTEXM0DS_u_logic_Q07wx41 : X_LUT6
    generic map(
      LOC => "SLICE_X16Y118",
      INIT => X"FFFFCEDF3B7F0A5F"
    )
    port map (
      ADR0 => u_CORTEXM0DS_u_logic_Pty2z4_26040,
      ADR3 => u_CORTEXM0DS_u_logic_Dvy2z4_25831,
      ADR2 => u_CORTEXM0DS_u_logic_Swy2z4_25980,
      ADR1 => u_CORTEXM0DS_u_logic_Pri3z4_32_0,
      ADR5 => N1044,
      ADR4 => N1043,
      O => u_CORTEXM0DS_u_logic_Q07wx4
    );
  u_CORTEXM0DS_u_logic_Mxor_Vz6wx4_xo_0_1_SW0 : X_LUT6
    generic map(
      LOC => "SLICE_X16Y118",
      INIT => X"50555000A0AAA000"
    )
    port map (
      ADR1 => '1',
      ADR2 => N1047_0,
      ADR4 => N1046,
      ADR3 => u_CORTEXM0DS_u_logic_Dtpvx4,
      ADR0 => u_CORTEXM0DS_u_logic_X07wx4_26945,
      ADR5 => u_CORTEXM0DS_u_logic_Q07wx4,
      O => N528
    );
  u_CORTEXM0DS_u_logic_Zwcvx41 : X_LUT6
    generic map(
      LOC => "SLICE_X16Y118",
      INIT => X"0055005500550055"
    )
    port map (
      ADR4 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR5 => '1',
      ADR0 => u_CORTEXM0DS_u_logic_H67wx4_O67wx4_AND_1705_o,
      ADR3 => u_CORTEXM0DS_u_logic_F872z4_M872z4_AND_6041_o,
      O => u_CORTEXM0DS_u_logic_Zwcvx4
    );
  u_CORTEXM0DS_u_logic_X07wx4 : X_LUT6
    generic map(
      LOC => "SLICE_X16Y118",
      INIT => X"1150115511551105"
    )
    port map (
      ADR1 => u_CORTEXM0DS_u_logic_Idk2z4_25882,
      ADR0 => N110_0,
      ADR3 => u_CORTEXM0DS_u_logic_Sxpvx4,
      ADR5 => u_CORTEXM0DS_u_logic_Phh2z4,
      ADR4 => u_CORTEXM0DS_u_logic_Zwcvx4,
      ADR2 => u_CORTEXM0DS_u_logic_Pri3z4_32_0,
      O => u_CORTEXM0DS_u_logic_X07wx4_26945
    );
  u_CORTEXM0DS_u_logic_Mmux_Z78wx4154_SW0_SW0_SW0 : X_LUT6
    generic map(
      LOC => "SLICE_X16Y116",
      INIT => X"FFFFFFFF77FF77F7"
    )
    port map (
      ADR3 => u_CORTEXM0DS_u_logic_Omcwx4_Vmcwx4_AND_2244_o,
      ADR5 => u_CORTEXM0DS_u_logic_Mmux_Z78wx4132_28806,
      ADR0 => u_CORTEXM0DS_u_logic_Cgyvx4,
      ADR4 => u_CORTEXM0DS_u_logic_Pri3z4_8_0,
      ADR2 => u_CORTEXM0DS_u_logic_Pri3z4_10_0,
      ADR1 => u_CORTEXM0DS_u_logic_Jr1wx4,
      O => N939
    );
  u_CORTEXM0DS_u_logic_Mmux_Z78wx4154 : X_LUT6
    generic map(
      LOC => "SLICE_X16Y116",
      INIT => X"FFFFFFFFFFFFFFFB"
    )
    port map (
      ADR2 => u_CORTEXM0DS_u_logic_Mmux_Z78wx4128_28654,
      ADR0 => u_CORTEXM0DS_u_logic_Mmux_Z78wx4129_28743,
      ADR3 => u_CORTEXM0DS_u_logic_Mmux_Z78wx4127_28699,
      ADR1 => u_CORTEXM0DS_u_logic_J00wx4,
      ADR5 => u_CORTEXM0DS_u_logic_Mmux_Z78wx4154_27195,
      ADR4 => N939,
      O => u_CORTEXM0DS_u_logic_Mmux_Z78wx4156
    );
  u_CORTEXM0DS_u_logic_Jr1wx44 : X_LUT6
    generic map(
      LOC => "SLICE_X16Y116",
      INIT => X"FA003200FF00FF00"
    )
    port map (
      ADR1 => u_CORTEXM0DS_u_logic_Pdi2z4_26208,
      ADR4 => u_CORTEXM0DS_u_logic_Omcwx4_Vmcwx4_AND_2244_o2_27529,
      ADR2 => u_CORTEXM0DS_u_logic_Duc2z4,
      ADR0 => u_CORTEXM0DS_u_logic_I0d2z4_0,
      ADR3 => u_CORTEXM0DS_u_logic_Jr1wx43_29391,
      ADR5 => u_CORTEXM0DS_u_logic_Pri3z4_3_0,
      O => u_CORTEXM0DS_u_logic_Jr1wx4
    );
  u_CORTEXM0DS_u_logic_Jr1wx43 : X_LUT6
    generic map(
      LOC => "SLICE_X16Y116",
      INIT => X"CC000000EF002300"
    )
    port map (
      ADR0 => u_CORTEXM0DS_u_logic_Duc2z4,
      ADR3 => u_CORTEXM0DS_u_logic_Jr1wx42_29013,
      ADR1 => u_CORTEXM0DS_u_logic_Jhbwx4_Qhbwx4_AND_2093_o,
      ADR2 => u_CORTEXM0DS_u_logic_I0d2z4_0,
      ADR4 => N1603,
      ADR5 => N1602,
      O => u_CORTEXM0DS_u_logic_Jr1wx43_29391
    );
  u_CORTEXM0DS_u_logic_Vy7wx4_u_CORTEXM0DS_u_logic_Vy7wx4_CMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => u_CORTEXM0DS_u_logic_M6ywx4_pack_5,
      O => u_CORTEXM0DS_u_logic_M6ywx4
    );
  u_CORTEXM0DS_u_logic_M6ywx41 : X_MUX2
    generic map(
      LOC => "SLICE_X16Y109"
    )
    port map (
      IA => N2021,
      IB => N2022,
      O => u_CORTEXM0DS_u_logic_M6ywx4_pack_5,
      SEL => u_CORTEXM0DS_u_logic_Sgj2z4_25821
    );
  u_CORTEXM0DS_u_logic_M6ywx41_F : X_LUT6
    generic map(
      LOC => "SLICE_X16Y109",
      INIT => X"FFFFFFB8FFFFFFFF"
    )
    port map (
      ADR4 => u_CORTEXM0DS_u_logic_Emi2z4_25932,
      ADR3 => u_CORTEXM0DS_u_logic_T1d3z4_25833,
      ADR1 => u_CORTEXM0DS_u_logic_H3d3z4_25834,
      ADR2 => u_CORTEXM0DS_u_logic_V7ywx42_28514,
      ADR5 => u_CORTEXM0DS_u_logic_Wai2z4_25867,
      ADR0 => u_CORTEXM0DS_u_logic_V7ywx41_28515,
      O => N2021
    );
  u_CORTEXM0DS_u_logic_M6ywx41_G : X_LUT6
    generic map(
      LOC => "SLICE_X16Y109",
      INIT => X"F0F0FFFFFFFFFFFF"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR3 => '1',
      ADR2 => u_CORTEXM0DS_u_logic_Aok2z4_25881,
      ADR5 => u_CORTEXM0DS_u_logic_Wai2z4_25867,
      ADR4 => u_CORTEXM0DS_u_logic_Fzl2z4_27730,
      O => N2022
    );
  u_CORTEXM0DS_u_logic_Mmux_Vy7wx411 : X_LUT6
    generic map(
      LOC => "SLICE_X16Y109",
      INIT => X"D25A5A5A5A5A5A5A"
    )
    port map (
      ADR0 => u_CORTEXM0DS_u_logic_Ark2z4_25827,
      ADR2 => u_CORTEXM0DS_u_logic_Svxwx4,
      ADR4 => u_CORTEXM0DS_u_logic_M6ywx4,
      ADR1 => u_CORTEXM0DS_u_logic_Wxxwx4,
      ADR5 => u_CORTEXM0DS_u_logic_Y5ywx4_0,
      ADR3 => u_CORTEXM0DS_u_logic_Tzxwx4,
      O => u_CORTEXM0DS_u_logic_Vy7wx4
    );
  u_CORTEXM0DS_u_logic_Tzxwx41 : X_LUT6
    generic map(
      LOC => "SLICE_X16Y109",
      INIT => X"AAFFAAFCAAF0AAFC"
    )
    port map (
      ADR5 => u_CORTEXM0DS_u_logic_Q1ywx41_26988,
      ADR4 => u_CORTEXM0DS_u_logic_H3d3z4_25834,
      ADR3 => u_CORTEXM0DS_u_logic_Sgj2z4_25821,
      ADR1 => u_CORTEXM0DS_u_logic_Q1ywx42_26989,
      ADR0 => N1697,
      ADR2 => N1693,
      O => u_CORTEXM0DS_u_logic_Tzxwx4
    );
  u_CORTEXM0DS_u_logic_O76wx4_u_CORTEXM0DS_u_logic_O76wx4_DMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => u_CORTEXM0DS_u_logic_R9nwx4_pack_8,
      O => u_CORTEXM0DS_u_logic_R9nwx4
    );
  u_CORTEXM0DS_u_logic_O76wx41 : X_LUT6
    generic map(
      LOC => "SLICE_X16Y108",
      INIT => X"0001000100010001"
    )
    port map (
      ADR4 => '1',
      ADR3 => u_CORTEXM0DS_u_logic_A4t2z4_25978,
      ADR0 => u_CORTEXM0DS_u_logic_L8t2z4_25825,
      ADR2 => u_CORTEXM0DS_u_logic_O5t2z4_25820,
      ADR1 => u_CORTEXM0DS_u_logic_Tki2z4_25989,
      ADR5 => '1',
      O => u_CORTEXM0DS_u_logic_O76wx4
    );
  u_CORTEXM0DS_u_logic_R9nwx41 : X_LUT5
    generic map(
      LOC => "SLICE_X16Y108",
      INIT => X"0F020F0F"
    )
    port map (
      ADR4 => u_CORTEXM0DS_u_logic_Emi2z4_25932,
      ADR3 => u_CORTEXM0DS_u_logic_A4t2z4_25978,
      ADR0 => u_CORTEXM0DS_u_logic_L8t2z4_25825,
      ADR2 => u_CORTEXM0DS_u_logic_O5t2z4_25820,
      ADR1 => u_CORTEXM0DS_u_logic_Tki2z4_25989,
      O => u_CORTEXM0DS_u_logic_R9nwx4_pack_8
    );
  u_CORTEXM0DS_u_logic_O4nwx4_V4nwx4_AND_3218_o2 : X_LUT6
    generic map(
      LOC => "SLICE_X16Y108",
      INIT => X"FFAACC88F0A0C080"
    )
    port map (
      ADR5 => u_CORTEXM0DS_u_logic_Sdnwx4_Zdnwx4_AND_3239_o_26307,
      ADR1 => u_CORTEXM0DS_u_logic_Q5nwx4_X5nwx4_AND_3221_o_26349,
      ADR0 => u_CORTEXM0DS_u_logic_Tanwx4_Abnwx4_AND_3231_o_26310,
      ADR3 => u_CORTEXM0DS_u_logic_Huwwx4_Ouwwx4_AND_4335_o,
      ADR2 => u_CORTEXM0DS_u_logic_Fsxwx4_Msxwx4_AND_4433_o,
      ADR4 => u_CORTEXM0DS_u_logic_I5xwx4_P5xwx4_AND_4367_o,
      O => u_CORTEXM0DS_u_logic_O4nwx4_V4nwx4_AND_3218_o2_27271
    );
  u_CORTEXM0DS_u_logic_O4nwx4_V4nwx4_AND_3218_o1 : X_LUT6
    generic map(
      LOC => "SLICE_X16Y108",
      INIT => X"FCFCFC00A888A800"
    )
    port map (
      ADR0 => u_CORTEXM0DS_u_logic_Sdnwx4_Zdnwx4_AND_3239_o_26307,
      ADR3 => u_CORTEXM0DS_u_logic_Huwwx4_Ouwwx4_AND_4335_o,
      ADR5 => u_CORTEXM0DS_u_logic_Fsxwx4_Msxwx4_AND_4433_o,
      ADR1 => u_CORTEXM0DS_u_logic_Q5nwx4_X5nwx4_AND_3221_o_26349,
      ADR2 => u_CORTEXM0DS_u_logic_I5xwx4_P5xwx4_AND_4367_o,
      ADR4 => u_CORTEXM0DS_u_logic_Tanwx4_Abnwx4_AND_3231_o_26310,
      O => u_CORTEXM0DS_u_logic_O4nwx4_V4nwx4_AND_3218_o1_27275
    );
  u_CORTEXM0DS_u_logic_Tanwx4_Abnwx4_AND_3231_o : X_LUT6
    generic map(
      LOC => "SLICE_X16Y108",
      INIT => X"FF003300FF000000"
    )
    port map (
      ADR0 => '1',
      ADR2 => '1',
      ADR5 => u_CORTEXM0DS_u_logic_Sgj2z4_25821,
      ADR1 => N116,
      ADR4 => u_CORTEXM0DS_u_logic_R9nwx4,
      ADR3 => u_CORTEXM0DS_u_logic_S9rwx4_Vhvwx4_AND_4177_o,
      O => u_CORTEXM0DS_u_logic_Tanwx4_Abnwx4_AND_3231_o_26310
    );
  u_CORTEXM0DS_u_logic_Uvzvx41_u_CORTEXM0DS_u_logic_Uvzvx41_CMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => u_CORTEXM0DS_u_logic_Otyvx42_9726,
      O => u_CORTEXM0DS_u_logic_Otyvx42_0
    );
  u_CORTEXM0DS_u_logic_Otyvx42 : X_MUX2
    generic map(
      LOC => "SLICE_X16Y110"
    )
    port map (
      IA => N1925,
      IB => N1926,
      O => u_CORTEXM0DS_u_logic_Otyvx42_9726,
      SEL => u_CORTEXM0DS_u_logic_Pxyvx4
    );
  u_CORTEXM0DS_u_logic_Otyvx42_F : X_LUT6
    generic map(
      LOC => "SLICE_X16Y110",
      INIT => X"00AA030000000300"
    )
    port map (
      ADR3 => u_CORTEXM0DS_u_logic_Yzi2z4_26513,
      ADR4 => u_CORTEXM0DS_u_logic_Fij2z4_25819,
      ADR0 => u_CORTEXM0DS_u_logic_Jky2z4_25962,
      ADR5 => u_CORTEXM0DS_u_logic_Rxl2z4_27680,
      ADR2 => u_CORTEXM0DS_u_logic_O5t2z4_25820,
      ADR1 => u_CORTEXM0DS_u_logic_L8t2z4_25825,
      O => N1925
    );
  u_CORTEXM0DS_u_logic_Otyvx42_G : X_LUT6
    generic map(
      LOC => "SLICE_X16Y110",
      INIT => X"0000000A0000000A"
    )
    port map (
      ADR5 => '1',
      ADR1 => '1',
      ADR3 => u_CORTEXM0DS_u_logic_Fij2z4_25819,
      ADR2 => u_CORTEXM0DS_u_logic_O5t2z4_25820,
      ADR0 => u_CORTEXM0DS_u_logic_Yzi2z4_26513,
      ADR4 => u_CORTEXM0DS_u_logic_L8t2z4_25825,
      O => N1926
    );
  u_CORTEXM0DS_u_logic_Uvzvx41 : X_LUT6
    generic map(
      LOC => "SLICE_X16Y110",
      INIT => X"220A770A225F775F"
    )
    port map (
      ADR5 => u_CORTEXM0DS_u_logic_H133z4_25879,
      ADR4 => u_CORTEXM0DS_u_logic_Yr13z4_26955,
      ADR2 => u_CORTEXM0DS_u_logic_Lq03z4_26956,
      ADR1 => u_CORTEXM0DS_u_logic_U593z4_26455,
      ADR3 => u_CORTEXM0DS_u_logic_Svk2z4_25841,
      ADR0 => u_CORTEXM0DS_u_logic_Yaz2z4_25842,
      O => u_CORTEXM0DS_u_logic_Uvzvx41_26434
    );
  u_CORTEXM0DS_u_logic_B6bwx4_I6bwx4_AND_2058_o3 : X_LUT6
    generic map(
      LOC => "SLICE_X16Y110",
      INIT => X"CC440C04FF550F05"
    )
    port map (
      ADR5 => u_CORTEXM0DS_u_logic_Gf43z4_26938,
      ADR2 => u_CORTEXM0DS_u_logic_X533z4_26303,
      ADR0 => u_CORTEXM0DS_u_logic_Po53z4_26980,
      ADR4 => u_CORTEXM0DS_u_logic_Gsc2z4_Erc2z4_OR_1317_o,
      ADR1 => u_CORTEXM0DS_u_logic_Gsc2z4_Ptc2z4_OR_1318_o,
      ADR3 => u_CORTEXM0DS_u_logic_Gsc2z4_Lrc2z4_OR_1319_o,
      O => u_CORTEXM0DS_u_logic_B6bwx4_I6bwx4_AND_2058_o3_28666
    );
  u_CORTEXM0DS_u_logic_Gmm2z4 : X_FF
    generic map(
      LOC => "SLICE_X16Y114",
      INIT => '1'
    )
    port map (
      CE => u_CORTEXM0DS_u_logic_Siqvx4,
      CLK => NlwBufferSignal_u_CORTEXM0DS_u_logic_Gmm2z4_CLK,
      I => NlwBufferSignal_u_CORTEXM0DS_u_logic_Gmm2z4_IN,
      O => u_CORTEXM0DS_u_logic_Gmm2z4_27384,
      SET => u_CORTEXM0DS_u_logic_hreset_n_inv,
      RST => GND
    );
  u_CORTEXM0DS_u_logic_Herwx4_SW0 : X_LUT6
    generic map(
      LOC => "SLICE_X16Y114",
      INIT => X"000A000400000000"
    )
    port map (
      ADR3 => u_CORTEXM0DS_u_logic_L8t2z4_25825,
      ADR2 => u_CORTEXM0DS_u_logic_O5t2z4_25820,
      ADR5 => u_CORTEXM0DS_u_logic_Dvy2z4_25831,
      ADR4 => u_CORTEXM0DS_u_logic_H9i2z4_25992,
      ADR0 => u_CORTEXM0DS_u_logic_U2x2z4_26050,
      ADR1 => u_CORTEXM0DS_u_logic_Qem2z4_25991,
      O => N92
    );
  u_CORTEXM0DS_u_logic_C3w2z4_u_CORTEXM0DS_u_logic_C3w2z4_CMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => u_CORTEXM0DS_u_logic_Uqwwx4_Brwwx4_AND_4324_o5_9795,
      O => u_CORTEXM0DS_u_logic_Uqwwx4_Brwwx4_AND_4324_o5_0
    );
  u_CORTEXM0DS_u_logic_Sdnwx4_Zdnwx4_AND_3239_o_SW1 : X_LUT6
    generic map(
      LOC => "SLICE_X16Y113",
      INIT => X"3333FFFF3133F5FF"
    )
    port map (
      ADR5 => u_CORTEXM0DS_u_logic_Aok2z4_25881,
      ADR3 => u_CORTEXM0DS_u_logic_C3w2z4_28569,
      ADR2 => u_CORTEXM0DS_u_logic_O5t2z4_25820,
      ADR0 => u_CORTEXM0DS_u_logic_Wxp2z4_27554,
      ADR4 => u_CORTEXM0DS_u_logic_Fij2z4_25819,
      ADR1 => u_CORTEXM0DS_u_logic_Npk2z4_25818,
      O => N1809
    );
  u_CORTEXM0DS_u_logic_Ggswx42 : X_LUT6
    generic map(
      LOC => "SLICE_X16Y113",
      INIT => X"0A0A00000A0A0000"
    )
    port map (
      ADR3 => '1',
      ADR1 => '1',
      ADR0 => u_CORTEXM0DS_u_logic_Fij2z4_25819,
      ADR4 => u_CORTEXM0DS_u_logic_K1z2z4_26807,
      ADR2 => u_CORTEXM0DS_u_logic_Tki2z4_25989,
      ADR5 => '1',
      O => u_CORTEXM0DS_u_logic_Ggswx42_26925
    );
  u_CORTEXM0DS_u_logic_Uqwwx4_Brwwx4_AND_4324_o5 : X_LUT5
    generic map(
      LOC => "SLICE_X16Y113",
      INIT => X"55005500"
    )
    port map (
      ADR2 => '1',
      ADR3 => u_CORTEXM0DS_u_logic_Wxp2z4_27554,
      ADR0 => u_CORTEXM0DS_u_logic_Fij2z4_25819,
      ADR1 => '1',
      ADR4 => '1',
      O => u_CORTEXM0DS_u_logic_Uqwwx4_Brwwx4_AND_4324_o5_9795
    );
  u_CORTEXM0DS_u_logic_C3w2z4 : X_FF
    generic map(
      LOC => "SLICE_X16Y113",
      INIT => '0'
    )
    port map (
      CE => u_CORTEXM0DS_u_logic_U5qvx4_0,
      CLK => NlwBufferSignal_u_CORTEXM0DS_u_logic_C3w2z4_CLK,
      I => u_CORTEXM0DS_u_logic_N5qvx4,
      O => u_CORTEXM0DS_u_logic_C3w2z4_28569,
      RST => u_CORTEXM0DS_u_logic_hreset_n_inv,
      SET => GND
    );
  u_CORTEXM0DS_u_logic_N5qvx41 : X_LUT6
    generic map(
      LOC => "SLICE_X16Y113",
      INIT => X"A0FFA0A0A0FFA0A0"
    )
    port map (
      ADR5 => '1',
      ADR1 => '1',
      ADR3 => u_CORTEXM0DS_u_logic_Toc2z4_Apc2z4_AND_6759_o,
      ADR4 => u_CORTEXM0DS_u_logic_Gzvvx4,
      ADR2 => u_CORTEXM0DS_u_logic_Pri3z4_1_0,
      ADR0 => u_CORTEXM0DS_u_logic_K1wvx4,
      O => u_CORTEXM0DS_u_logic_N5qvx4
    );
  u_CORTEXM0DS_u_logic_Wxp2z4 : X_FF
    generic map(
      LOC => "SLICE_X16Y113",
      INIT => '0'
    )
    port map (
      CE => u_CORTEXM0DS_u_logic_U5qvx4_0,
      CLK => NlwBufferSignal_u_CORTEXM0DS_u_logic_Wxp2z4_CLK,
      I => u_CORTEXM0DS_u_logic_T50wx4,
      O => u_CORTEXM0DS_u_logic_Wxp2z4_27554,
      RST => u_CORTEXM0DS_u_logic_hreset_n_inv,
      SET => GND
    );
  u_CORTEXM0DS_u_logic_T50wx41 : X_LUT6
    generic map(
      LOC => "SLICE_X16Y113",
      INIT => X"F0FAFCFE00AACCEE"
    )
    port map (
      ADR5 => u_CORTEXM0DS_u_logic_Pri3z4_2_0,
      ADR2 => u_CORTEXM0DS_u_logic_K1wvx4,
      ADR4 => N158,
      ADR1 => u_CORTEXM0DS_u_logic_Mrsvx4,
      ADR3 => u_CORTEXM0DS_u_logic_C192z4_J192z4_AND_6302_o,
      ADR0 => u_CORTEXM0DS_u_logic_Gzvvx4,
      O => u_CORTEXM0DS_u_logic_T50wx4
    );
  u_CORTEXM0DS_u_logic_A2iwx4_SW0 : X_LUT6
    generic map(
      LOC => "SLICE_X16Y115",
      INIT => X"0404000000000400"
    )
    port map (
      ADR2 => u_CORTEXM0DS_u_logic_L8t2z4_25825,
      ADR0 => u_CORTEXM0DS_u_logic_O5t2z4_25820,
      ADR1 => u_CORTEXM0DS_u_logic_Bsy2z4_26463,
      ADR5 => u_CORTEXM0DS_u_logic_H9i2z4_25992,
      ADR4 => u_CORTEXM0DS_u_logic_U2x2z4_26050,
      ADR3 => u_CORTEXM0DS_u_logic_Qem2z4_25991,
      O => N94
    );
  u_CORTEXM0DS_u_logic_H3d3z4_1 : X_FF
    generic map(
      LOC => "SLICE_X16Y115",
      INIT => '1'
    )
    port map (
      CE => u_CORTEXM0DS_u_logic_K6yvx4,
      CLK => NlwBufferSignal_u_CORTEXM0DS_u_logic_H3d3z4_1_CLK,
      I => NlwBufferSignal_u_CORTEXM0DS_u_logic_H3d3z4_1_IN,
      O => u_CORTEXM0DS_u_logic_H3d3z4_1_26135,
      SET => u_CORTEXM0DS_u_logic_hreset_n_inv,
      RST => GND
    );
  u_CORTEXM0DS_u_logic_R40wx44 : X_LUT6
    generic map(
      LOC => "SLICE_X16Y111",
      INIT => X"B0BA000000000000"
    )
    port map (
      ADR1 => u_CORTEXM0DS_u_logic_Po53z4_26980,
      ADR3 => u_CORTEXM0DS_u_logic_Gf43z4_26938,
      ADR5 => u_CORTEXM0DS_u_logic_R40wx43_26981,
      ADR2 => u_CORTEXM0DS_u_logic_Sk52z4_Vb52z4_OR_1167_o,
      ADR0 => u_CORTEXM0DS_u_logic_Sk52z4_Bm52z4_OR_1166_o,
      ADR4 => u_CORTEXM0DS_u_logic_R40wx42_26979,
      O => u_CORTEXM0DS_u_logic_R40wx46
    );
  u_CORTEXM0DS_u_logic_R40wx421 : X_LUT6
    generic map(
      LOC => "SLICE_X16Y111",
      INIT => X"4404CC0C7737FF3F"
    )
    port map (
      ADR2 => u_CORTEXM0DS_u_logic_Ow13z4_26304,
      ADR1 => u_CORTEXM0DS_u_logic_H3d3z4_25834,
      ADR4 => N668,
      ADR0 => u_CORTEXM0DS_u_logic_SF28331,
      ADR5 => N667,
      ADR3 => u_CORTEXM0DS_u_logic_SF1101,
      O => u_CORTEXM0DS_u_logic_R40wx42_26979
    );
  u_CORTEXM0DS_u_logic_SF11011 : X_LUT6
    generic map(
      LOC => "SLICE_X16Y111",
      INIT => X"CCFFFFFFCCFFFFFF"
    )
    port map (
      ADR0 => '1',
      ADR5 => '1',
      ADR2 => '1',
      ADR1 => u_CORTEXM0DS_u_logic_Yaz2z4_3_26134,
      ADR3 => u_CORTEXM0DS_u_logic_Svk2z4_3_26136,
      ADR4 => u_CORTEXM0DS_u_logic_T1d3z4_25833,
      O => u_CORTEXM0DS_u_logic_SF1101
    );
  u_CORTEXM0DS_u_logic_Gf43z4 : X_FF
    generic map(
      LOC => "SLICE_X16Y111",
      INIT => '1'
    )
    port map (
      CE => u_CORTEXM0DS_u_logic_Rdyvx4_0,
      CLK => NlwBufferSignal_u_CORTEXM0DS_u_logic_Gf43z4_CLK,
      I => NlwBufferSignal_u_CORTEXM0DS_u_logic_Gf43z4_IN,
      O => u_CORTEXM0DS_u_logic_Gf43z4_26938,
      SET => u_CORTEXM0DS_u_logic_hreset_n_inv,
      RST => GND
    );
  u_CORTEXM0DS_u_logic_R40wx410_SW0 : X_LUT6
    generic map(
      LOC => "SLICE_X16Y111",
      INIT => X"FF0FFFCFFF0FFF0F"
    )
    port map (
      ADR0 => '1',
      ADR3 => u_CORTEXM0DS_u_logic_X533z4_26303,
      ADR5 => u_CORTEXM0DS_u_logic_Ow13z4_26304,
      ADR1 => u_CORTEXM0DS_u_logic_H3d3z4_25834,
      ADR2 => u_CORTEXM0DS_u_logic_R40wx43_26981,
      ADR4 => u_CORTEXM0DS_u_logic_SF1101,
      O => N511
    );
  u_CORTEXM0DS_u_logic_Xzavx43_u_CORTEXM0DS_u_logic_Xzavx43_BMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => u_CORTEXM0DS_u_logic_Otyvx44_9786,
      O => u_CORTEXM0DS_u_logic_Otyvx44_0
    );
  u_CORTEXM0DS_u_logic_Xzavx43 : X_LUT6
    generic map(
      LOC => "SLICE_X16Y112",
      INIT => X"0C000C000C000C00"
    )
    port map (
      ADR0 => '1',
      ADR4 => '1',
      ADR1 => u_CORTEXM0DS_u_logic_Ark2z4_25827,
      ADR3 => u_CORTEXM0DS_u_logic_Zei2z4_26515,
      ADR2 => u_CORTEXM0DS_u_logic_Fij2z4_25819,
      ADR5 => '1',
      O => u_CORTEXM0DS_u_logic_Xzavx43_26514
    );
  u_CORTEXM0DS_u_logic_Otyvx44 : X_LUT5
    generic map(
      LOC => "SLICE_X16Y112",
      INIT => X"FFFF4444"
    )
    port map (
      ADR0 => u_CORTEXM0DS_u_logic_Sgj2z4_25821,
      ADR4 => u_CORTEXM0DS_u_logic_Otyvx43_29390,
      ADR1 => u_CORTEXM0DS_u_logic_Ark2z4_25827,
      ADR3 => '1',
      ADR2 => '1',
      O => u_CORTEXM0DS_u_logic_Otyvx44_9786
    );
  u_CORTEXM0DS_u_logic_Otyvx43 : X_LUT6
    generic map(
      LOC => "SLICE_X16Y112",
      INIT => X"50FC50FC5FFCFFFF"
    )
    port map (
      ADR3 => u_CORTEXM0DS_u_logic_O5t2z4_25820,
      ADR2 => u_CORTEXM0DS_u_logic_Fij2z4_25819,
      ADR1 => u_CORTEXM0DS_u_logic_L8t2z4_25825,
      ADR5 => u_CORTEXM0DS_u_logic_Ark2z4_25827,
      ADR4 => u_CORTEXM0DS_u_logic_Jky2z4_25962,
      ADR0 => u_CORTEXM0DS_u_logic_Yzi2z4_26513,
      O => u_CORTEXM0DS_u_logic_Otyvx43_29390
    );
  N1049_N1049_DMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => N1050_pack_3,
      O => N1050
    );
  u_CORTEXM0DS_u_logic_Xt6wx41_SW2 : X_LUT6
    generic map(
      LOC => "SLICE_X16Y117",
      INIT => X"FCC0CC00FCC0CC00"
    )
    port map (
      ADR0 => '1',
      ADR3 => u_CORTEXM0DS_u_logic_Swy2z4_25980,
      ADR1 => u_CORTEXM0DS_u_logic_Pty2z4_26040,
      ADR2 => u_CORTEXM0DS_u_logic_Ce7wx4_P37wx4_AND_1717_o,
      ADR4 => u_CORTEXM0DS_u_logic_Zei2z4_26515,
      ADR5 => '1',
      O => N1049
    );
  u_CORTEXM0DS_u_logic_Xt6wx41_SW3 : X_LUT5
    generic map(
      LOC => "SLICE_X16Y117",
      INIT => X"FFCCCF0C"
    )
    port map (
      ADR0 => '1',
      ADR3 => u_CORTEXM0DS_u_logic_Swy2z4_25980,
      ADR1 => u_CORTEXM0DS_u_logic_Pty2z4_26040,
      ADR2 => u_CORTEXM0DS_u_logic_Ce7wx4_P37wx4_AND_1717_o,
      ADR4 => u_CORTEXM0DS_u_logic_Zei2z4_26515,
      O => N1050_pack_3
    );
  u_CORTEXM0DS_u_logic_Mxor_Vz6wx4_xo_0_1_SW1 : X_LUT6
    generic map(
      LOC => "SLICE_X16Y117",
      INIT => X"99999F9999999FFF"
    )
    port map (
      ADR4 => u_CORTEXM0DS_u_logic_Dvy2z4_25831,
      ADR5 => N1049,
      ADR2 => N1050,
      ADR3 => u_CORTEXM0DS_u_logic_Dtpvx4,
      ADR0 => u_CORTEXM0DS_u_logic_X07wx4_26945,
      ADR1 => u_CORTEXM0DS_u_logic_Q07wx4,
      O => N529
    );
  u_CORTEXM0DS_u_logic_Mmux_Dtpvx414 : X_LUT6
    generic map(
      LOC => "SLICE_X16Y117",
      INIT => X"AFFFAF0FA0F0A000"
    )
    port map (
      ADR1 => '1',
      ADR2 => u_CORTEXM0DS_u_logic_Wai2z4_25867,
      ADR3 => u_CORTEXM0DS_u_logic_Ok7wx4,
      ADR0 => u_CORTEXM0DS_u_logic_Mmux_Dtpvx412_28819,
      ADR5 => u_CORTEXM0DS_u_logic_Pri3z4_33_0,
      ADR4 => u_CORTEXM0DS_u_logic_Mmux_Dtpvx411,
      O => u_CORTEXM0DS_u_logic_Dtpvx4
    );
  u_CORTEXM0DS_u_logic_Mmux_Dtpvx412 : X_LUT6
    generic map(
      LOC => "SLICE_X16Y117",
      INIT => X"00AA05AF11BB15BF"
    )
    port map (
      ADR5 => u_CORTEXM0DS_u_logic_Fij2z4_25819,
      ADR2 => u_CORTEXM0DS_u_logic_Db7wx4,
      ADR0 => N735,
      ADR1 => u_CORTEXM0DS_u_logic_Et7wx4,
      ADR3 => u_CORTEXM0DS_u_logic_Lt7wx4,
      ADR4 => u_CORTEXM0DS_u_logic_Fc7wx4,
      O => u_CORTEXM0DS_u_logic_Mmux_Dtpvx411
    );
  u_CORTEXM0DS_u_logic_Q5vvx435 : X_LUT6
    generic map(
      LOC => "SLICE_X17Y93",
      INIT => X"FFFFFFFFFCFFFCFC"
    )
    port map (
      ADR0 => '1',
      ADR2 => u_CORTEXM0DS_u_logic_Q5vvx432_27828,
      ADR1 => u_CORTEXM0DS_u_logic_Q5vvx433_27831,
      ADR5 => u_CORTEXM0DS_u_logic_Q5vvx431_27826,
      ADR4 => u_CORTEXM0DS_u_logic_Q5vvx434_27833,
      ADR3 => u_CORTEXM0DS_u_logic_Nsk2z4_25994,
      O => u_CORTEXM0DS_u_logic_Q5vvx435_27837
    );
  u_CORTEXM0DS_u_logic_Q5vvx436 : X_LUT6
    generic map(
      LOC => "SLICE_X17Y93",
      INIT => X"FFFFAAAAAAAAAAAA"
    )
    port map (
      ADR3 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR0 => u_CORTEXM0DS_u_logic_S4w2z4_26274,
      ADR4 => u_CORTEXM0DS_u_logic_Ik4wx4,
      ADR5 => u_CORTEXM0DS_u_logic_Q5vvx435_27837,
      O => u_CORTEXM0DS_u_logic_Q5vvx43
    );
  u_CORTEXM0DS_u_logic_Mmux_H3ivx4118 : X_LUT6
    generic map(
      LOC => "SLICE_X17Y93",
      INIT => X"FF13FF11FF33FF33"
    )
    port map (
      ADR1 => u_CORTEXM0DS_u_logic_U7w2z4_25900,
      ADR5 => u_CORTEXM0DS_u_logic_Q5vvx43,
      ADR4 => u_CORTEXM0DS_u_logic_Bd4wx4_Id4wx4_AND_1465_o,
      ADR2 => u_CORTEXM0DS_u_logic_C34wx4_26213,
      ADR0 => u_CORTEXM0DS_u_logic_SF2143,
      ADR3 => u_CORTEXM0DS_u_logic_Mmux_H3ivx4116_27233,
      O => u_CORTEXM0DS_u_logic_Mmux_H3ivx4117_29404
    );
  u_CORTEXM0DS_u_logic_Gji2z4 : X_FF
    generic map(
      LOC => "SLICE_X17Y93",
      INIT => '0'
    )
    port map (
      CE => VCC,
      CLK => NlwBufferSignal_u_CORTEXM0DS_u_logic_Gji2z4_CLK,
      I => u_CORTEXM0DS_u_logic_H3ivx4,
      O => u_CORTEXM0DS_u_logic_Gji2z4_27240,
      RST => u_CORTEXM0DS_u_logic_hreset_n_inv,
      SET => GND
    );
  u_CORTEXM0DS_u_logic_Mmux_H3ivx4120 : X_LUT6
    generic map(
      LOC => "SLICE_X17Y93",
      INIT => X"CFCFCFCFFFAAAAAA"
    )
    port map (
      ADR2 => u_CORTEXM0DS_u_logic_Wpywx4_0,
      ADR1 => u_CORTEXM0DS_u_logic_Mmux_H3ivx4118_27238,
      ADR0 => u_CORTEXM0DS_u_logic_Mmux_H3ivx41,
      ADR5 => u_CORTEXM0DS_u_logic_Gji2z4_27240,
      ADR3 => u_CORTEXM0DS_u_logic_Adt2z4_27201,
      ADR4 => u_CORTEXM0DS_u_logic_Mmux_H3ivx4117_29404,
      O => u_CORTEXM0DS_u_logic_H3ivx4
    );
  u_CORTEXM0DS_u_logic_Zkk2z4 : X_FF
    generic map(
      LOC => "SLICE_X16Y130",
      INIT => '1'
    )
    port map (
      CE => u_CORTEXM0DS_u_logic_Xppvx4_0,
      CLK => NlwBufferSignal_u_CORTEXM0DS_u_logic_Zkk2z4_CLK,
      I => NlwBufferSignal_u_CORTEXM0DS_u_logic_Zkk2z4_IN,
      O => u_CORTEXM0DS_u_logic_Zkk2z4_27512,
      SET => u_CORTEXM0DS_u_logic_hreset_n_inv,
      RST => GND
    );
  u_CORTEXM0DS_u_logic_Wa0wx41 : X_LUT6
    generic map(
      LOC => "SLICE_X16Y121",
      INIT => X"BABFFFFF00000000"
    )
    port map (
      ADR3 => u_CORTEXM0DS_u_logic_C5n2z4_26512,
      ADR1 => u_CORTEXM0DS_u_logic_R6n2z4_26983,
      ADR2 => u_CORTEXM0DS_u_logic_M1j2z4_26013,
      ADR5 => u_CORTEXM0DS_u_logic_Yaz2z4_25842,
      ADR0 => u_CORTEXM0DS_u_logic_H3d3z4_25834,
      ADR4 => u_CORTEXM0DS_u_logic_T1d3z4_25833,
      O => u_CORTEXM0DS_u_logic_Wa0wx41_29398
    );
  u_CORTEXM0DS_u_logic_Wa0wx42 : X_LUT6
    generic map(
      LOC => "SLICE_X16Y121",
      INIT => X"44CC46CE55DD57DF"
    )
    port map (
      ADR5 => u_CORTEXM0DS_u_logic_J0n2z4_26654,
      ADR4 => u_CORTEXM0DS_u_logic_Ug43z4_27312,
      ADR3 => u_CORTEXM0DS_u_logic_Cy13z4_27052,
      ADR2 => u_CORTEXM0DS_u_logic_Yaz2z4_25842,
      ADR1 => u_CORTEXM0DS_u_logic_H3d3z4_25834,
      ADR0 => u_CORTEXM0DS_u_logic_T1d3z4_25833,
      O => u_CORTEXM0DS_u_logic_Wa0wx42_29399
    );
  u_CORTEXM0DS_u_logic_C5n2z4 : X_FF
    generic map(
      LOC => "SLICE_X16Y121",
      INIT => '1'
    )
    port map (
      CE => u_CORTEXM0DS_u_logic_Pu1wx4_inv_0,
      CLK => NlwBufferSignal_u_CORTEXM0DS_u_logic_C5n2z4_CLK,
      I => NlwBufferSignal_u_CORTEXM0DS_u_logic_C5n2z4_IN,
      O => u_CORTEXM0DS_u_logic_C5n2z4_26512,
      SET => u_CORTEXM0DS_u_logic_hreset_n_inv,
      RST => GND
    );
  u_CORTEXM0DS_u_logic_Wa0wx44 : X_LUT6
    generic map(
      LOC => "SLICE_X16Y121",
      INIT => X"FFFAAAFAFFFAAAFA"
    )
    port map (
      ADR5 => '1',
      ADR1 => '1',
      ADR0 => u_CORTEXM0DS_u_logic_Wa0wx41_29398,
      ADR3 => u_CORTEXM0DS_u_logic_Svk2z4_25841,
      ADR2 => u_CORTEXM0DS_u_logic_Wa0wx43_29027,
      ADR4 => u_CORTEXM0DS_u_logic_Wa0wx42_29399,
      O => u_CORTEXM0DS_u_logic_Wa0wx44_29026
    );
  u_CORTEXM0DS_u_logic_Cll2z4 : X_FF
    generic map(
      LOC => "SLICE_X17Y105",
      INIT => '1'
    )
    port map (
      CE => u_CORTEXM0DS_u_logic_Pu1wx4_inv_0,
      CLK => NlwBufferSignal_u_CORTEXM0DS_u_logic_Cll2z4_CLK,
      I => NlwBufferSignal_u_CORTEXM0DS_u_logic_Cll2z4_IN,
      O => u_CORTEXM0DS_u_logic_Cll2z4_26452,
      SET => u_CORTEXM0DS_u_logic_hreset_n_inv,
      RST => GND
    );
  u_CORTEXM0DS_u_logic_Yx63z4 : X_FF
    generic map(
      LOC => "SLICE_X17Y107",
      INIT => '1'
    )
    port map (
      CE => u_CORTEXM0DS_u_logic_Ddyvx4_0,
      CLK => NlwBufferSignal_u_CORTEXM0DS_u_logic_Yx63z4_CLK,
      I => NlwBufferSignal_u_CORTEXM0DS_u_logic_Yx63z4_IN,
      O => u_CORTEXM0DS_u_logic_Yx63z4_25840,
      SET => u_CORTEXM0DS_u_logic_hreset_n_inv,
      RST => GND
    );
  u_CORTEXM0DS_u_logic_F6zvx41 : X_LUT6
    generic map(
      LOC => "SLICE_X16Y119",
      INIT => X"FFFFAEAEFFFF0C0C"
    )
    port map (
      ADR3 => '1',
      ADR1 => u_CORTEXM0DS_u_logic_Xd8wx4,
      ADR2 => u_CORTEXM0DS_u_logic_O7zvx4,
      ADR0 => u_CORTEXM0DS_u_logic_Ymawx4,
      ADR5 => u_CORTEXM0DS_u_logic_Igi2z4_27959,
      ADR4 => u_CORTEXM0DS_u_logic_Bpzvx4,
      O => u_CORTEXM0DS_u_logic_F6zvx41_28940
    );
  u_CORTEXM0DS_u_logic_Mmux_Z78wx4135 : X_LUT6
    generic map(
      LOC => "SLICE_X16Y119",
      INIT => X"FEFAFEFAFCF0FCF0"
    )
    port map (
      ADR4 => '1',
      ADR0 => u_CORTEXM0DS_u_logic_Igi2z4_27959,
      ADR5 => u_CORTEXM0DS_u_logic_Ymawx4,
      ADR2 => u_CORTEXM0DS_u_logic_Bpzvx4,
      ADR3 => u_CORTEXM0DS_u_logic_Cam2z4_25950,
      ADR1 => u_CORTEXM0DS_u_logic_Zz8wx4,
      O => u_CORTEXM0DS_u_logic_Mmux_Z78wx4134
    );
  u_CORTEXM0DS_u_logic_Ug43z4 : X_FF
    generic map(
      LOC => "SLICE_X16Y119",
      INIT => '1'
    )
    port map (
      CE => u_CORTEXM0DS_u_logic_Rdyvx4_0,
      CLK => NlwBufferSignal_u_CORTEXM0DS_u_logic_Ug43z4_CLK,
      I => NlwBufferSignal_u_CORTEXM0DS_u_logic_Ug43z4_IN,
      O => u_CORTEXM0DS_u_logic_Ug43z4_27312,
      SET => u_CORTEXM0DS_u_logic_hreset_n_inv,
      RST => GND
    );
  u_CORTEXM0DS_u_logic_Ymawx41 : X_LUT6
    generic map(
      LOC => "SLICE_X16Y119",
      INIT => X"0000000000001000"
    )
    port map (
      ADR1 => u_CORTEXM0DS_u_logic_Zcn2z4_26468,
      ADR2 => u_CORTEXM0DS_u_logic_X77wx4,
      ADR4 => u_CORTEXM0DS_u_logic_Cyq2z4_26532,
      ADR3 => u_CORTEXM0DS_u_logic_Pdi2z4_26208,
      ADR0 => u_CORTEXM0DS_u_logic_Us2wx4_Nggvx4_OR_1282_o,
      ADR5 => u_CORTEXM0DS_u_logic_Tki2z4_25989,
      O => u_CORTEXM0DS_u_logic_Ymawx4
    );
  u_CORTEXM0DS_u_logic_X2j2z4 : X_FF
    generic map(
      LOC => "SLICE_X16Y124",
      INIT => '1'
    )
    port map (
      CE => u_CORTEXM0DS_u_logic_Pu1wx4_inv_0,
      CLK => NlwBufferSignal_u_CORTEXM0DS_u_logic_X2j2z4_CLK,
      I => NlwBufferSignal_u_CORTEXM0DS_u_logic_X2j2z4_IN,
      O => u_CORTEXM0DS_u_logic_X2j2z4_26153,
      SET => u_CORTEXM0DS_u_logic_hreset_n_inv,
      RST => GND
    );
  u_CORTEXM0DS_u_logic_Bk23z4 : X_FF
    generic map(
      LOC => "SLICE_X16Y125",
      INIT => '1'
    )
    port map (
      CE => u_CORTEXM0DS_u_logic_Ydyvx4_0,
      CLK => NlwBufferSignal_u_CORTEXM0DS_u_logic_Bk23z4_CLK,
      I => NlwBufferSignal_u_CORTEXM0DS_u_logic_Bk23z4_IN,
      O => u_CORTEXM0DS_u_logic_Bk23z4_26853,
      SET => u_CORTEXM0DS_u_logic_hreset_n_inv,
      RST => GND
    );
  u_CORTEXM0DS_u_logic_Wa0wx43 : X_LUT6
    generic map(
      LOC => "SLICE_X16Y120",
      INIT => X"FFF5FF30FFF5FF3F"
    )
    port map (
      ADR0 => u_CORTEXM0DS_u_logic_Dq53z4_29397,
      ADR5 => u_CORTEXM0DS_u_logic_Md93z4_27068,
      ADR1 => u_CORTEXM0DS_u_logic_V883z4_26722,
      ADR3 => u_CORTEXM0DS_u_logic_Yaz2z4_25842,
      ADR2 => u_CORTEXM0DS_u_logic_H3d3z4_25834,
      ADR4 => u_CORTEXM0DS_u_logic_T1d3z4_25833,
      O => u_CORTEXM0DS_u_logic_Wa0wx43_29027
    );
  u_CORTEXM0DS_u_logic_N90wx43 : X_LUT6
    generic map(
      LOC => "SLICE_X16Y120",
      INIT => X"F0FF505530331011"
    )
    port map (
      ADR0 => u_CORTEXM0DS_u_logic_L733z4_26334,
      ADR3 => u_CORTEXM0DS_u_logic_Ug43z4_27312,
      ADR1 => u_CORTEXM0DS_u_logic_Dq53z4_29397,
      ADR4 => u_CORTEXM0DS_u_logic_Gsc2z4_Erc2z4_OR_1317_o,
      ADR2 => u_CORTEXM0DS_u_logic_Gsc2z4_Ptc2z4_OR_1318_o,
      ADR5 => u_CORTEXM0DS_u_logic_Gsc2z4_Lrc2z4_OR_1319_o,
      O => u_CORTEXM0DS_u_logic_N90wx43_29396
    );
  u_CORTEXM0DS_u_logic_Dq53z4 : X_FF
    generic map(
      LOC => "SLICE_X16Y120",
      INIT => '1'
    )
    port map (
      CE => u_CORTEXM0DS_u_logic_Kdyvx4,
      CLK => NlwBufferSignal_u_CORTEXM0DS_u_logic_Dq53z4_CLK,
      I => NlwBufferSignal_u_CORTEXM0DS_u_logic_Dq53z4_IN,
      O => u_CORTEXM0DS_u_logic_Dq53z4_29397,
      SET => u_CORTEXM0DS_u_logic_hreset_n_inv,
      RST => GND
    );
  u_CORTEXM0DS_u_logic_N90wx45_SW0 : X_LUT6
    generic map(
      LOC => "SLICE_X16Y120",
      INIT => X"F777FFFFF777FFFF"
    )
    port map (
      ADR5 => '1',
      ADR2 => u_CORTEXM0DS_u_logic_C5n2z4_26512,
      ADR1 => u_CORTEXM0DS_u_logic_N90wx42_28883,
      ADR3 => u_CORTEXM0DS_u_logic_Bf9wx4,
      ADR0 => u_CORTEXM0DS_u_logic_N90wx41_27718,
      ADR4 => u_CORTEXM0DS_u_logic_N90wx43_29396,
      O => N549
    );
  u_CORTEXM0DS_u_logic_Sa13z4 : X_FF
    generic map(
      LOC => "SLICE_X16Y128",
      INIT => '1'
    )
    port map (
      CE => u_CORTEXM0DS_u_logic_Feyvx4_0,
      CLK => NlwBufferSignal_u_CORTEXM0DS_u_logic_Sa13z4_CLK,
      I => NlwBufferSignal_u_CORTEXM0DS_u_logic_Sa13z4_IN,
      O => u_CORTEXM0DS_u_logic_Sa13z4_27188,
      SET => u_CORTEXM0DS_u_logic_hreset_n_inv,
      RST => GND
    );
  u_CORTEXM0DS_u_logic_Isi2z4_u_CORTEXM0DS_u_logic_Isi2z4_BMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => N1433,
      O => N1433_0
    );
  u_CORTEXM0DS_u_logic_Oa3wx44_SW0 : X_LUT6
    generic map(
      LOC => "SLICE_X16Y122",
      INIT => X"FFFFCCCC00FF00CC"
    )
    port map (
      ADR0 => '1',
      ADR2 => '1',
      ADR3 => u_CORTEXM0DS_u_logic_W6iwx4,
      ADR4 => u_CORTEXM0DS_u_logic_Kgnwx4_C8rwx4_AND_4262_o,
      ADR1 => u_CORTEXM0DS_u_logic_Fsxwx4_Msxwx4_AND_4433_o,
      ADR5 => u_CORTEXM0DS_u_logic_Huwwx4_Ouwwx4_AND_4335_o,
      O => N16
    );
  u_CORTEXM0DS_u_logic_Isi2z4 : X_FF
    generic map(
      LOC => "SLICE_X16Y122",
      INIT => '1'
    )
    port map (
      CE => u_CORTEXM0DS_u_logic_Afyvx4,
      CLK => NlwBufferSignal_u_CORTEXM0DS_u_logic_Isi2z4_CLK,
      I => u_CORTEXM0DS_u_logic_J3qvx4,
      O => u_CORTEXM0DS_u_logic_Isi2z4_27459,
      SET => u_CORTEXM0DS_u_logic_hreset_n_inv,
      RST => GND
    );
  u_CORTEXM0DS_u_logic_J3qvx41 : X_LUT6
    generic map(
      LOC => "SLICE_X16Y122",
      INIT => X"FFBAFFBAFFFFFFBA"
    )
    port map (
      ADR2 => u_CORTEXM0DS_u_logic_W6iwx4,
      ADR1 => u_CORTEXM0DS_u_logic_Hfxwx4_Ofxwx4_AND_4393_o,
      ADR0 => N422,
      ADR4 => u_CORTEXM0DS_u_logic_Pri3z4_32_0,
      ADR5 => u_CORTEXM0DS_u_logic_Omcwx4_Vmcwx4_AND_2244_o,
      ADR3 => u_CORTEXM0DS_u_logic_Q8rwx4_X8rwx4_AND_3649_o_26339,
      O => u_CORTEXM0DS_u_logic_J3qvx4
    );
  u_CORTEXM0DS_u_logic_R5zvx4_SW0 : X_LUT6
    generic map(
      LOC => "SLICE_X16Y122",
      INIT => X"FFCCF0C0FFCCF0C0"
    )
    port map (
      ADR0 => '1',
      ADR3 => u_CORTEXM0DS_u_logic_Fsxwx4_Msxwx4_AND_4433_o,
      ADR4 => u_CORTEXM0DS_u_logic_Uenwx4_V7rwx4_AND_3647_o,
      ADR2 => u_CORTEXM0DS_u_logic_Huwwx4_Ouwwx4_AND_4335_o,
      ADR1 => u_CORTEXM0DS_u_logic_S9rwx4_Z9rwx4_AND_3655_o,
      ADR5 => '1',
      O => N36
    );
  u_CORTEXM0DS_u_logic_E9zvx4_SW5_SW0 : X_LUT5
    generic map(
      LOC => "SLICE_X16Y122",
      INIT => X"EEEEEEEE"
    )
    port map (
      ADR0 => u_CORTEXM0DS_u_logic_Keqvx4_Ync2z4_AND_6755_o,
      ADR4 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR1 => u_CORTEXM0DS_u_logic_S9rwx4_Z9rwx4_AND_3655_o,
      O => N1433
    );
  u_CORTEXM0DS_u_logic_J3qvx41_SW0 : X_LUT6
    generic map(
      LOC => "SLICE_X16Y122",
      INIT => X"3333FFFFFB3BFFFF"
    )
    port map (
      ADR5 => u_CORTEXM0DS_u_logic_I5xwx4_P5xwx4_AND_4367_o,
      ADR2 => u_CORTEXM0DS_u_logic_R9nwx4,
      ADR0 => u_CORTEXM0DS_u_logic_Jp3wx4,
      ADR3 => u_CORTEXM0DS_u_logic_Wkwwx4_Ay7wx4_AND_4307_o,
      ADR1 => u_CORTEXM0DS_u_logic_Y5zvx42_28147,
      ADR4 => N36,
      O => N422
    );
  u_CORTEXM0DS_u_logic_Nz83z4 : X_FF
    generic map(
      LOC => "SLICE_X16Y127",
      INIT => '1'
    )
    port map (
      CE => u_CORTEXM0DS_u_logic_Xppvx4_0,
      CLK => NlwBufferSignal_u_CORTEXM0DS_u_logic_Nz83z4_CLK,
      I => NlwBufferSignal_u_CORTEXM0DS_u_logic_Nz83z4_IN,
      O => u_CORTEXM0DS_u_logic_Nz83z4_27397,
      SET => u_CORTEXM0DS_u_logic_hreset_n_inv,
      RST => GND
    );
  u_CORTEXM0DS_u_logic_M9y2z4 : X_FF
    generic map(
      LOC => "SLICE_X17Y92",
      INIT => '1'
    )
    port map (
      CE => VCC,
      CLK => NlwBufferSignal_u_CORTEXM0DS_u_logic_M9y2z4_CLK,
      I => u_CORTEXM0DS_u_logic_P9nvx4_10124,
      O => u_CORTEXM0DS_u_logic_M9y2z4_28244,
      SET => u_CORTEXM0DS_u_logic_hreset_n_inv,
      RST => GND
    );
  u_CORTEXM0DS_u_logic_P9nvx4 : X_LUT6
    generic map(
      LOC => "SLICE_X17Y92",
      INIT => X"FFFF90B350505073"
    )
    port map (
      ADR1 => u_CORTEXM0DS_u_logic_Nbm2z4_27016,
      ADR0 => u_CORTEXM0DS_u_logic_Msub_n16536_cy(4),
      ADR3 => N516,
      ADR5 => u_CORTEXM0DS_u_logic_M9y2z4_28244,
      ADR4 => u_CORTEXM0DS_u_logic_Edovx4,
      ADR2 => u_CORTEXM0DS_u_logic_C9rvx4,
      O => u_CORTEXM0DS_u_logic_P9nvx4_10124
    );
  u_CORTEXM0DS_u_logic_F0y2z4 : X_FF
    generic map(
      LOC => "SLICE_X17Y92",
      INIT => '1'
    )
    port map (
      CE => VCC,
      CLK => NlwBufferSignal_u_CORTEXM0DS_u_logic_F0y2z4_CLK,
      I => u_CORTEXM0DS_u_logic_Yanvx4,
      O => u_CORTEXM0DS_u_logic_F0y2z4_28580,
      SET => u_CORTEXM0DS_u_logic_hreset_n_inv,
      RST => GND
    );
  u_CORTEXM0DS_u_logic_Yanvx41 : X_LUT6
    generic map(
      LOC => "SLICE_X17Y92",
      INIT => X"EEEC0020EECC0000"
    )
    port map (
      ADR5 => ahbmi_hrdata_29_IBUF_0,
      ADR3 => u_CORTEXM0DS_u_logic_Nbm2z4_27016,
      ADR2 => u_CORTEXM0DS_u_logic_Ueovx4,
      ADR4 => u_CORTEXM0DS_u_logic_F0y2z4_28580,
      ADR0 => u_CORTEXM0DS_u_logic_Abovx4,
      ADR1 => u_CORTEXM0DS_u_logic_Edovx4,
      O => u_CORTEXM0DS_u_logic_Yanvx4
    );
  u_CORTEXM0DS_u_logic_Jhy2z4 : X_FF
    generic map(
      LOC => "SLICE_X17Y92",
      INIT => '0'
    )
    port map (
      CE => VCC,
      CLK => NlwBufferSignal_u_CORTEXM0DS_u_logic_Jhy2z4_CLK,
      I => u_CORTEXM0DS_u_logic_Z7nvx4,
      O => u_CORTEXM0DS_u_logic_Jhy2z4_27008,
      RST => u_CORTEXM0DS_u_logic_hreset_n_inv,
      SET => GND
    );
  u_CORTEXM0DS_u_logic_Z7nvx41 : X_LUT6
    generic map(
      LOC => "SLICE_X17Y92",
      INIT => X"3000300055550000"
    )
    port map (
      ADR0 => u_CORTEXM0DS_u_logic_Nbm2z4_27016,
      ADR2 => u_CORTEXM0DS_u_logic_Hlsvx4,
      ADR1 => u_CORTEXM0DS_u_logic_Scpvx4_26077,
      ADR3 => u_CORTEXM0DS_u_logic_Jhy2z4_27008,
      ADR4 => u_CORTEXM0DS_u_logic_Abovx4,
      ADR5 => u_CORTEXM0DS_u_logic_Edovx4,
      O => u_CORTEXM0DS_u_logic_Z7nvx4
    );
  u_CORTEXM0DS_u_logic_Edovx41 : X_LUT6
    generic map(
      LOC => "SLICE_X17Y92",
      INIT => X"0505050555550515"
    )
    port map (
      ADR4 => u_CORTEXM0DS_u_logic_Cza2z4_Jza2z4_AND_6554_o,
      ADR0 => N626,
      ADR5 => u_CORTEXM0DS_u_logic_C6mwx41_25855,
      ADR3 => u_CORTEXM0DS_u_logic_C6mwx43_25856,
      ADR1 => u_CORTEXM0DS_u_logic_C6mwx42_25857,
      ADR2 => N1721,
      O => u_CORTEXM0DS_u_logic_Edovx4
    );
  u_CORTEXM0DS_u_logic_F872z4_M872z4_AND_6041_o4_SW0 : X_LUT6
    generic map(
      LOC => "SLICE_X16Y123",
      INIT => X"C0C0FFFFFFFFFFFF"
    )
    port map (
      ADR0 => '1',
      ADR3 => '1',
      ADR1 => u_CORTEXM0DS_u_logic_X2j2z4_26153,
      ADR2 => u_CORTEXM0DS_u_logic_Bf9wx4,
      ADR4 => u_CORTEXM0DS_u_logic_N3ywx4,
      ADR5 => u_CORTEXM0DS_u_logic_F872z4_M872z4_AND_6041_o3_28829,
      O => N1399
    );
  u_CORTEXM0DS_u_logic_F872z4_M872z4_AND_6041_o5 : X_LUT6
    generic map(
      LOC => "SLICE_X16Y123",
      INIT => X"03F3030353535353"
    )
    port map (
      ADR0 => u_CORTEXM0DS_u_logic_V1l2z4_28593,
      ADR1 => u_CORTEXM0DS_u_logic_Rhi2z4_27672,
      ADR2 => u_CORTEXM0DS_u_logic_Duc2z4,
      ADR3 => N1399,
      ADR4 => u_CORTEXM0DS_u_logic_F872z4_M872z4_AND_6041_o2_28862,
      ADR5 => u_CORTEXM0DS_u_logic_Kuc2z4,
      O => u_CORTEXM0DS_u_logic_F872z4_M872z4_AND_6041_o
    );
  u_CORTEXM0DS_u_logic_N3ywx45_SW3 : X_LUT6
    generic map(
      LOC => "SLICE_X16Y123",
      INIT => X"333300FF55550F0F"
    )
    port map (
      ADR2 => u_CORTEXM0DS_u_logic_Koj2z4_27463,
      ADR3 => u_CORTEXM0DS_u_logic_Glj2z4_27360,
      ADR1 => u_CORTEXM0DS_u_logic_Isi2z4_27459,
      ADR0 => u_CORTEXM0DS_u_logic_Cc63z4_26766,
      ADR5 => u_CORTEXM0DS_u_logic_Wzy2z4_26238,
      ADR4 => u_CORTEXM0DS_u_logic_Fgm2z4_26065,
      O => N1317
    );
  u_CORTEXM0DS_u_logic_Cc63z4 : X_FF
    generic map(
      LOC => "SLICE_X16Y123",
      INIT => '1'
    )
    port map (
      CE => u_CORTEXM0DS_u_logic_Ddyvx4_0,
      CLK => NlwBufferSignal_u_CORTEXM0DS_u_logic_Cc63z4_CLK,
      I => NlwBufferSignal_u_CORTEXM0DS_u_logic_Cc63z4_IN,
      O => u_CORTEXM0DS_u_logic_Cc63z4_26766,
      SET => u_CORTEXM0DS_u_logic_hreset_n_inv,
      RST => GND
    );
  u_CORTEXM0DS_u_logic_N3ywx45 : X_LUT6
    generic map(
      LOC => "SLICE_X16Y123",
      INIT => X"FFFFBBBBEEEEAAAA"
    )
    port map (
      ADR2 => '1',
      ADR3 => '1',
      ADR0 => u_CORTEXM0DS_u_logic_Rni2z4_26237,
      ADR1 => u_CORTEXM0DS_u_logic_Sjj2z4_26064,
      ADR5 => N1316,
      ADR4 => N1317,
      O => u_CORTEXM0DS_u_logic_N3ywx4
    );
  u_CORTEXM0DS_u_logic_F872z4_M872z4_AND_6041_o1 : X_LUT6
    generic map(
      LOC => "SLICE_X16Y126",
      INIT => X"F300F3F351005151"
    )
    port map (
      ADR1 => u_CORTEXM0DS_u_logic_T253z4_26527,
      ADR4 => u_CORTEXM0DS_u_logic_Kt33z4_27256,
      ADR0 => u_CORTEXM0DS_u_logic_Ehz2z4_27361,
      ADR5 => u_CORTEXM0DS_u_logic_Lrc2z4_Tja2z4_OR_1315_o,
      ADR3 => u_CORTEXM0DS_u_logic_Gsc2z4_Ptc2z4_OR_1318_o,
      ADR2 => u_CORTEXM0DS_u_logic_Gsc2z4_Lrc2z4_OR_1319_o,
      O => u_CORTEXM0DS_u_logic_F872z4_M872z4_AND_6041_o1_29403
    );
  u_CORTEXM0DS_u_logic_T253z4 : X_FF
    generic map(
      LOC => "SLICE_X16Y126",
      INIT => '1'
    )
    port map (
      CE => u_CORTEXM0DS_u_logic_Kdyvx4,
      CLK => NlwBufferSignal_u_CORTEXM0DS_u_logic_T253z4_CLK,
      I => NlwBufferSignal_u_CORTEXM0DS_u_logic_T253z4_IN,
      O => u_CORTEXM0DS_u_logic_T253z4_26527,
      SET => u_CORTEXM0DS_u_logic_hreset_n_inv,
      RST => GND
    );
  u_CORTEXM0DS_u_logic_F872z4_M872z4_AND_6041_o2 : X_LUT6
    generic map(
      LOC => "SLICE_X16Y126",
      INIT => X"22AA33FF00000000"
    )
    port map (
      ADR2 => '1',
      ADR4 => u_CORTEXM0DS_u_logic_Sa13z4_27188,
      ADR1 => u_CORTEXM0DS_u_logic_Pfz2z4_26152,
      ADR0 => u_CORTEXM0DS_u_logic_Gsc2z4_Nsc2z4_OR_1316_o,
      ADR3 => u_CORTEXM0DS_u_logic_Ue9wx4,
      ADR5 => u_CORTEXM0DS_u_logic_F872z4_M872z4_AND_6041_o1_29403,
      O => u_CORTEXM0DS_u_logic_F872z4_M872z4_AND_6041_o2_28862
    );
  u_CORTEXM0DS_u_logic_Gf53z4 : X_FF
    generic map(
      LOC => "SLICE_X16Y126",
      INIT => '1'
    )
    port map (
      CE => u_CORTEXM0DS_u_logic_Kdyvx4,
      CLK => NlwBufferSignal_u_CORTEXM0DS_u_logic_Gf53z4_CLK,
      I => NlwBufferSignal_u_CORTEXM0DS_u_logic_Gf53z4_IN,
      O => u_CORTEXM0DS_u_logic_Gf53z4_26954,
      SET => u_CORTEXM0DS_u_logic_hreset_n_inv,
      RST => GND
    );
  u_CORTEXM0DS_u_logic_Djzvx43 : X_LUT6
    generic map(
      LOC => "SLICE_X16Y126",
      INIT => X"7F5F33557F5F33FF"
    )
    port map (
      ADR2 => u_CORTEXM0DS_u_logic_Ow23z4_27359,
      ADR3 => u_CORTEXM0DS_u_logic_Svk2z4_25841,
      ADR1 => u_CORTEXM0DS_u_logic_Yaz2z4_25842,
      ADR5 => u_CORTEXM0DS_u_logic_Gf53z4_26954,
      ADR4 => u_CORTEXM0DS_u_logic_H3d3z4_25834,
      ADR0 => u_CORTEXM0DS_u_logic_T1d3z4_25833,
      O => u_CORTEXM0DS_u_logic_Djzvx43_29045
    );
  u_CORTEXM0DS_u_logic_Tiz2z4 : X_FF
    generic map(
      LOC => "SLICE_X16Y132",
      INIT => '1'
    )
    port map (
      CE => u_CORTEXM0DS_u_logic_Teyvx4,
      CLK => NlwBufferSignal_u_CORTEXM0DS_u_logic_Tiz2z4_CLK,
      I => NlwBufferSignal_u_CORTEXM0DS_u_logic_Tiz2z4_IN,
      O => u_CORTEXM0DS_u_logic_Tiz2z4_27548,
      SET => u_CORTEXM0DS_u_logic_hreset_n_inv,
      RST => GND
    );
  u_CORTEXM0DS_u_logic_Mxor_Vz6wx4_xo_0_1 : X_LUT6
    generic map(
      LOC => "SLICE_X17Y117",
      INIT => X"D21EF00F5A5A784B"
    )
    port map (
      ADR5 => u_CORTEXM0DS_u_logic_Igi2z4_27959,
      ADR2 => u_CORTEXM0DS_u_logic_Bsy2z4_26463,
      ADR1 => u_CORTEXM0DS_u_logic_Qb3wx4,
      ADR0 => N529,
      ADR3 => N528,
      ADR4 => u_CORTEXM0DS_u_logic_Z78wx4,
      O => u_CORTEXM0DS_u_logic_Vz6wx4
    );
  u_CORTEXM0DS_u_logic_Mmux_Z78wx4162 : X_LUT6
    generic map(
      LOC => "SLICE_X17Y117",
      INIT => X"FFFF00FFFFFF00DF"
    )
    port map (
      ADR3 => u_CORTEXM0DS_u_logic_Wai2z4_25867,
      ADR2 => u_CORTEXM0DS_u_logic_Y5zvx4,
      ADR1 => u_CORTEXM0DS_u_logic_Mmux_Z78wx4156,
      ADR4 => u_CORTEXM0DS_u_logic_Mmux_Z78wx4126_27972,
      ADR0 => N531,
      ADR5 => u_CORTEXM0DS_u_logic_Mmux_Z78wx4163,
      O => u_CORTEXM0DS_u_logic_Z78wx4
    );
  u_CORTEXM0DS_u_logic_V883z4 : X_FF
    generic map(
      LOC => "SLICE_X17Y117",
      INIT => '1'
    )
    port map (
      CE => u_CORTEXM0DS_u_logic_Wcyvx4,
      CLK => NlwBufferSignal_u_CORTEXM0DS_u_logic_V883z4_CLK,
      I => NlwBufferSignal_u_CORTEXM0DS_u_logic_V883z4_IN,
      O => u_CORTEXM0DS_u_logic_V883z4_26722,
      SET => u_CORTEXM0DS_u_logic_hreset_n_inv,
      RST => GND
    );
  u_CORTEXM0DS_u_logic_Hc23z4 : X_FF
    generic map(
      LOC => "SLICE_X17Y113",
      INIT => '1'
    )
    port map (
      CE => u_CORTEXM0DS_u_logic_Feyvx4_0,
      CLK => NlwBufferSignal_u_CORTEXM0DS_u_logic_Hc23z4_CLK,
      I => NlwBufferSignal_u_CORTEXM0DS_u_logic_Hc23z4_IN,
      O => u_CORTEXM0DS_u_logic_Hc23z4_26911,
      SET => u_CORTEXM0DS_u_logic_hreset_n_inv,
      RST => GND
    );
  u_CORTEXM0DS_u_logic_Vllvx41 : X_LUT6
    generic map(
      LOC => "SLICE_X17Y113",
      INIT => X"D555C00000000000"
    )
    port map (
      ADR5 => u_CORTEXM0DS_u_logic_O5t2z4_25820,
      ADR1 => u_CORTEXM0DS_u_logic_G0w2z4_25948,
      ADR3 => u_CORTEXM0DS_u_logic_Ffj2z4_25823,
      ADR2 => u_CORTEXM0DS_u_logic_Aok2z4_25881,
      ADR4 => u_CORTEXM0DS_u_logic_Fcj2z4_26073,
      ADR0 => u_CORTEXM0DS_u_logic_Ark2z4_25827,
      O => u_CORTEXM0DS_u_logic_Vllvx41_26497
    );
  u_CORTEXM0DS_u_logic_R40wx45 : X_LUT6
    generic map(
      LOC => "SLICE_X17Y110",
      INIT => X"0000050505050505"
    )
    port map (
      ADR3 => '1',
      ADR1 => '1',
      ADR2 => u_CORTEXM0DS_u_logic_Gf43z4_26938,
      ADR0 => u_CORTEXM0DS_u_logic_Po53z4_26980,
      ADR4 => u_CORTEXM0DS_u_logic_X6m2z4_26361,
      ADR5 => u_CORTEXM0DS_u_logic_Y21xx4,
      O => u_CORTEXM0DS_u_logic_R40wx47
    );
  u_CORTEXM0DS_u_logic_R40wx410 : X_LUT6
    generic map(
      LOC => "SLICE_X17Y110",
      INIT => X"FF33AA3300000000"
    )
    port map (
      ADR2 => '1',
      ADR3 => u_CORTEXM0DS_u_logic_Sk52z4_Zk52z4_OR_1162_o,
      ADR1 => N511,
      ADR0 => N512,
      ADR4 => u_CORTEXM0DS_u_logic_R40wx411_26953,
      ADR5 => u_CORTEXM0DS_u_logic_R40wx47,
      O => u_CORTEXM0DS_u_logic_R40wx412
    );
  u_CORTEXM0DS_u_logic_H2m2z4 : X_FF
    generic map(
      LOC => "SLICE_X17Y110",
      INIT => '1'
    )
    port map (
      CE => u_CORTEXM0DS_u_logic_Ofyvx4,
      CLK => NlwBufferSignal_u_CORTEXM0DS_u_logic_H2m2z4_CLK,
      I => NlwBufferSignal_u_CORTEXM0DS_u_logic_H2m2z4_IN,
      O => u_CORTEXM0DS_u_logic_H2m2z4_25845,
      SET => u_CORTEXM0DS_u_logic_hreset_n_inv,
      RST => GND
    );
  u_CORTEXM0DS_u_logic_E9zvx4_SW0 : X_LUT6
    generic map(
      LOC => "SLICE_X17Y121",
      INIT => X"A8A8A8FCFCFCA8FC"
    )
    port map (
      ADR1 => u_CORTEXM0DS_u_logic_Ujpwx4_Bkpwx4_AND_3462_o,
      ADR4 => u_CORTEXM0DS_u_logic_R9nwx4,
      ADR5 => u_CORTEXM0DS_u_logic_Wkwwx4_Ay7wx4_AND_4307_o,
      ADR3 => u_CORTEXM0DS_u_logic_Jp3wx4,
      ADR0 => u_CORTEXM0DS_u_logic_Dtowx4_Ktowx4_AND_3407_o_26750,
      ADR2 => u_CORTEXM0DS_u_logic_Uenwx4_V7rwx4_AND_3647_o,
      O => N34
    );
  u_CORTEXM0DS_u_logic_Rro2z4 : X_FF
    generic map(
      LOC => "SLICE_X17Y121",
      INIT => '1'
    )
    port map (
      CE => u_CORTEXM0DS_u_logic_Siqvx4,
      CLK => NlwBufferSignal_u_CORTEXM0DS_u_logic_Rro2z4_CLK,
      I => u_CORTEXM0DS_u_logic_F6zvx4,
      O => u_CORTEXM0DS_u_logic_Rro2z4_27579,
      SET => u_CORTEXM0DS_u_logic_hreset_n_inv,
      RST => GND
    );
  u_CORTEXM0DS_u_logic_F6zvx43 : X_LUT6
    generic map(
      LOC => "SLICE_X17Y121",
      INIT => X"FFCEFFFFFFCEFFCE"
    )
    port map (
      ADR0 => u_CORTEXM0DS_u_logic_W6iwx4,
      ADR2 => u_CORTEXM0DS_u_logic_K0pwx4_R0pwx4_AND_3424_o,
      ADR1 => N488,
      ADR5 => u_CORTEXM0DS_u_logic_Pri3z4_31_0,
      ADR4 => u_CORTEXM0DS_u_logic_Omcwx4_Vmcwx4_AND_2244_o,
      ADR3 => u_CORTEXM0DS_u_logic_Q8rwx4_X8rwx4_AND_3649_o_26339,
      O => u_CORTEXM0DS_u_logic_F6zvx4
    );
  u_CORTEXM0DS_u_logic_F6zvx42 : X_LUT6
    generic map(
      LOC => "SLICE_X17Y121",
      INIT => X"FFCFCFCFCFCFCFCF"
    )
    port map (
      ADR0 => '1',
      ADR1 => u_CORTEXM0DS_u_logic_F6zvx41_28940,
      ADR3 => u_CORTEXM0DS_u_logic_Q8zvx4,
      ADR4 => u_CORTEXM0DS_u_logic_Dih2z4,
      ADR5 => u_CORTEXM0DS_u_logic_X8zvx4,
      ADR2 => u_CORTEXM0DS_u_logic_L9zvx431,
      O => u_CORTEXM0DS_u_logic_F6zvx42_29413
    );
  u_CORTEXM0DS_u_logic_J0n2z4 : X_FF
    generic map(
      LOC => "SLICE_X17Y121",
      INIT => '1'
    )
    port map (
      CE => u_CORTEXM0DS_u_logic_Siqvx4,
      CLK => NlwBufferSignal_u_CORTEXM0DS_u_logic_J0n2z4_CLK,
      I => NlwBufferSignal_u_CORTEXM0DS_u_logic_J0n2z4_IN,
      O => u_CORTEXM0DS_u_logic_J0n2z4_26654,
      SET => u_CORTEXM0DS_u_logic_hreset_n_inv,
      RST => GND
    );
  u_CORTEXM0DS_u_logic_E9zvx4_SW3 : X_LUT6
    generic map(
      LOC => "SLICE_X17Y121",
      INIT => X"FFFF0DFFFFFF05FF"
    )
    port map (
      ADR2 => u_CORTEXM0DS_u_logic_S9rwx4_Z9rwx4_AND_3655_o,
      ADR0 => u_CORTEXM0DS_u_logic_Zbpwx4_Gcpwx4_AND_3447_o4_28941,
      ADR5 => u_CORTEXM0DS_u_logic_J7ewx4_0,
      ADR1 => u_CORTEXM0DS_u_logic_L5owx4,
      ADR3 => N34,
      ADR4 => u_CORTEXM0DS_u_logic_F6zvx42_29413,
      O => N488
    );
  u_CORTEXM0DS_u_logic_Zk52z4_Cc52z4_OR_1168_o1 : X_LUT6
    generic map(
      LOC => "SLICE_X17Y112",
      INIT => X"AFFFFFFFAFFFFFFF"
    )
    port map (
      ADR5 => '1',
      ADR1 => '1',
      ADR0 => u_CORTEXM0DS_u_logic_Svk2z4_3_26136,
      ADR3 => u_CORTEXM0DS_u_logic_H3d3z4_1_26135,
      ADR2 => u_CORTEXM0DS_u_logic_Yaz2z4_3_26134,
      ADR4 => u_CORTEXM0DS_u_logic_T1d3z4_25833,
      O => u_CORTEXM0DS_u_logic_Zk52z4_Cc52z4_OR_1168_o
    );
  u_CORTEXM0DS_u_logic_R40wx49 : X_LUT6
    generic map(
      LOC => "SLICE_X17Y112",
      INIT => X"0000CCFF0000000F"
    )
    port map (
      ADR0 => '1',
      ADR2 => u_CORTEXM0DS_u_logic_Bv03z4_26224,
      ADR4 => u_CORTEXM0DS_u_logic_Ow13z4_26304,
      ADR3 => u_CORTEXM0DS_u_logic_Xx93z4_26225,
      ADR1 => u_CORTEXM0DS_u_logic_Gl52z4_Cc52z4_OR_1163_o,
      ADR5 => u_CORTEXM0DS_u_logic_Zk52z4_Cc52z4_OR_1168_o,
      O => u_CORTEXM0DS_u_logic_R40wx411_26953
    );
  u_CORTEXM0DS_u_logic_Kuc2z45 : X_LUT6
    generic map(
      LOC => "SLICE_X17Y112",
      INIT => X"FF000F003F000F00"
    )
    port map (
      ADR0 => '1',
      ADR3 => u_CORTEXM0DS_u_logic_Aok2z4_25881,
      ADR4 => u_CORTEXM0DS_u_logic_Nsk2z4_25994,
      ADR1 => u_CORTEXM0DS_u_logic_Sgj2z4_25821,
      ADR5 => u_CORTEXM0DS_u_logic_Tki2z4_25989,
      ADR2 => u_CORTEXM0DS_u_logic_Ffj2z4_25823,
      O => u_CORTEXM0DS_u_logic_Kuc2z45_29409
    );
  u_CORTEXM0DS_u_logic_Kuc2z46 : X_LUT6
    generic map(
      LOC => "SLICE_X17Y112",
      INIT => X"FFFFF5F5FFFFC0C0"
    )
    port map (
      ADR3 => '1',
      ADR5 => u_CORTEXM0DS_u_logic_Ark2z4_25827,
      ADR0 => u_CORTEXM0DS_u_logic_Npk2z4_25818,
      ADR2 => u_CORTEXM0DS_u_logic_Fij2z4_25819,
      ADR1 => u_CORTEXM0DS_u_logic_Aok2z4_25881,
      ADR4 => u_CORTEXM0DS_u_logic_Kuc2z45_29409,
      O => u_CORTEXM0DS_u_logic_Kuc2z46_29036
    );
  u_CORTEXM0DS_u_logic_J00wx41 : X_LUT6
    generic map(
      LOC => "SLICE_X17Y114",
      INIT => X"003300FF0003000F"
    )
    port map (
      ADR0 => '1',
      ADR1 => u_CORTEXM0DS_u_logic_Trq2z4_25949,
      ADR3 => u_CORTEXM0DS_u_logic_Bpzvx4,
      ADR2 => u_CORTEXM0DS_u_logic_Xd8wx4,
      ADR4 => u_CORTEXM0DS_u_logic_Zz8wx4,
      ADR5 => u_CORTEXM0DS_u_logic_K55xx4_R55xx4_AND_5295_o,
      O => u_CORTEXM0DS_u_logic_J00wx41_29410
    );
  u_CORTEXM0DS_u_logic_J00wx42 : X_LUT6
    generic map(
      LOC => "SLICE_X17Y114",
      INIT => X"C2FA0000C0F80000"
    )
    port map (
      ADR5 => u_CORTEXM0DS_u_logic_Muawx4,
      ADR3 => u_CORTEXM0DS_u_logic_X8zvx4,
      ADR4 => u_CORTEXM0DS_u_logic_J00wx41_29410,
      ADR2 => u_CORTEXM0DS_u_logic_A272z4_H272z4_AND_6015_o,
      ADR1 => u_CORTEXM0DS_u_logic_Xucwx4_B19wx4_XOR_54_o,
      ADR0 => u_CORTEXM0DS_u_logic_Fuawx4_26691,
      O => u_CORTEXM0DS_u_logic_J00wx42_27394
    );
  u_CORTEXM0DS_u_logic_J00wx43 : X_LUT6
    generic map(
      LOC => "SLICE_X17Y114",
      INIT => X"FF00F30077007300"
    )
    port map (
      ADR0 => u_CORTEXM0DS_u_logic_Pdi2z4_26208,
      ADR5 => u_CORTEXM0DS_u_logic_Omcwx4_Vmcwx4_AND_2244_o2_27529,
      ADR2 => u_CORTEXM0DS_u_logic_Duc2z4,
      ADR4 => u_CORTEXM0DS_u_logic_I0d2z4_0,
      ADR1 => u_CORTEXM0DS_u_logic_Pri3z4_5_0,
      ADR3 => u_CORTEXM0DS_u_logic_J00wx42_27394,
      O => u_CORTEXM0DS_u_logic_J00wx4
    );
  u_CORTEXM0DS_u_logic_C4pvx41 : X_LUT6
    generic map(
      LOC => "SLICE_X17Y114",
      INIT => X"54005400FC00FCFC"
    )
    port map (
      ADR1 => u_CORTEXM0DS_u_logic_Fij2z4_25819,
      ADR2 => u_CORTEXM0DS_u_logic_O5t2z4_25820,
      ADR3 => u_CORTEXM0DS_u_logic_Npk2z4_25818,
      ADR0 => u_CORTEXM0DS_u_logic_Aok2z4_25881,
      ADR4 => u_CORTEXM0DS_u_logic_Sgj2z4_25821,
      ADR5 => u_CORTEXM0DS_u_logic_Ark2z4_25827,
      O => u_CORTEXM0DS_u_logic_C4pvx41_28893
    );
  u_CORTEXM0DS_u_logic_B6bwx4_I6bwx4_AND_2058_o2 : X_LUT6
    generic map(
      LOC => "SLICE_X17Y111",
      INIT => X"CFFFFFFF7F7FFFFF"
    )
    port map (
      ADR3 => u_CORTEXM0DS_u_logic_Ow13z4_26304,
      ADR0 => u_CORTEXM0DS_u_logic_Bv03z4_26224,
      ADR4 => u_CORTEXM0DS_u_logic_Rni2z4_26237,
      ADR1 => u_CORTEXM0DS_u_logic_Wzy2z4_26238,
      ADR5 => u_CORTEXM0DS_u_logic_Sjj2z4_26064,
      ADR2 => u_CORTEXM0DS_u_logic_Fgm2z4_26065,
      O => u_CORTEXM0DS_u_logic_B6bwx4_I6bwx4_AND_2058_o2_28665
    );
  u_CORTEXM0DS_u_logic_R40wx410_SW1_SW1 : X_LUT6
    generic map(
      LOC => "SLICE_X17Y111",
      INIT => X"FCF0F0F0FCF0F0F0"
    )
    port map (
      ADR0 => '1',
      ADR5 => '1',
      ADR2 => u_CORTEXM0DS_u_logic_Bv03z4_26224,
      ADR4 => u_CORTEXM0DS_u_logic_Svk2z4_3_26136,
      ADR1 => u_CORTEXM0DS_u_logic_Yaz2z4_3_26134,
      ADR3 => u_CORTEXM0DS_u_logic_T1d3z4_25833,
      O => N846
    );
  u_CORTEXM0DS_u_logic_R40wx410_SW1 : X_LUT6
    generic map(
      LOC => "SLICE_X17Y111",
      INIT => X"0F0F0F4FFFFF1F5F"
    )
    port map (
      ADR1 => u_CORTEXM0DS_u_logic_X533z4_26303,
      ADR0 => u_CORTEXM0DS_u_logic_Ow13z4_26304,
      ADR2 => u_CORTEXM0DS_u_logic_H3d3z4_25834,
      ADR3 => N846,
      ADR5 => N845,
      ADR4 => u_CORTEXM0DS_u_logic_SF1101,
      O => N512
    );
  u_CORTEXM0DS_u_logic_Bv03z4 : X_FF
    generic map(
      LOC => "SLICE_X17Y111",
      INIT => '1'
    )
    port map (
      CE => u_CORTEXM0DS_u_logic_Meyvx4_0,
      CLK => NlwBufferSignal_u_CORTEXM0DS_u_logic_Bv03z4_CLK,
      I => NlwBufferSignal_u_CORTEXM0DS_u_logic_Bv03z4_IN,
      O => u_CORTEXM0DS_u_logic_Bv03z4_26224,
      SET => u_CORTEXM0DS_u_logic_hreset_n_inv,
      RST => GND
    );
  u_CORTEXM0DS_u_logic_R40wx410_SW1_SW0 : X_LUT6
    generic map(
      LOC => "SLICE_X17Y111",
      INIT => X"A0AA0000A0000000"
    )
    port map (
      ADR1 => '1',
      ADR2 => u_CORTEXM0DS_u_logic_Xx93z4_26225,
      ADR3 => u_CORTEXM0DS_u_logic_Svk2z4_2_26226,
      ADR5 => u_CORTEXM0DS_u_logic_Bv03z4_26224,
      ADR0 => u_CORTEXM0DS_u_logic_Yaz2z4_2_26227,
      ADR4 => u_CORTEXM0DS_u_logic_T1d3z4_25833,
      O => N845
    );
  u_CORTEXM0DS_u_logic_R40wx421_SW0 : X_LUT6
    generic map(
      LOC => "SLICE_X17Y109",
      INIT => X"8000800000000000"
    )
    port map (
      ADR4 => '1',
      ADR2 => u_CORTEXM0DS_u_logic_X6m2z4_26361,
      ADR0 => u_CORTEXM0DS_u_logic_M1j2z4_26013,
      ADR5 => u_CORTEXM0DS_u_logic_Svk2z4_3_26136,
      ADR1 => u_CORTEXM0DS_u_logic_Yaz2z4_2_26227,
      ADR3 => u_CORTEXM0DS_u_logic_T1d3z4_25833,
      O => N667
    );
  u_CORTEXM0DS_u_logic_M1j2z4 : X_FF
    generic map(
      LOC => "SLICE_X17Y109",
      INIT => '1'
    )
    port map (
      CE => u_CORTEXM0DS_u_logic_Vtyvx4,
      CLK => NlwBufferSignal_u_CORTEXM0DS_u_logic_M1j2z4_CLK,
      I => u_CORTEXM0DS_u_logic_Otyvx4,
      O => u_CORTEXM0DS_u_logic_M1j2z4_26013,
      SET => u_CORTEXM0DS_u_logic_hreset_n_inv,
      RST => GND
    );
  u_CORTEXM0DS_u_logic_Otyvx45 : X_LUT6
    generic map(
      LOC => "SLICE_X17Y109",
      INIT => X"FFEEEEEECCCCCCCC"
    )
    port map (
      ADR2 => '1',
      ADR5 => u_CORTEXM0DS_u_logic_Otyvx44_0,
      ADR4 => u_CORTEXM0DS_u_logic_J4x2z4_26038,
      ADR3 => u_CORTEXM0DS_u_logic_Msyvx4,
      ADR0 => u_CORTEXM0DS_u_logic_Nen2z4_28183,
      ADR1 => u_CORTEXM0DS_u_logic_Otyvx42_0,
      O => u_CORTEXM0DS_u_logic_Otyvx4
    );
  u_CORTEXM0DS_u_logic_Pg1wx45_SW0 : X_LUT6
    generic map(
      LOC => "SLICE_X17Y109",
      INIT => X"CECEFFCE0A0AFF0A"
    )
    port map (
      ADR3 => u_CORTEXM0DS_u_logic_Bk33z4_26855,
      ADR0 => u_CORTEXM0DS_u_logic_T263z4_26546,
      ADR1 => u_CORTEXM0DS_u_logic_Zgr2z4_27605,
      ADR4 => u_CORTEXM0DS_u_logic_Gsc2z4_Erc2z4_OR_1317_o,
      ADR2 => u_CORTEXM0DS_u_logic_Gsc2z4_Lrc2z4_OR_1319_o,
      ADR5 => u_CORTEXM0DS_u_logic_Bf9wx4,
      O => N717
    );
  u_CORTEXM0DS_u_logic_Bf9wx41 : X_LUT6
    generic map(
      LOC => "SLICE_X17Y109",
      INIT => X"000000C000000000"
    )
    port map (
      ADR0 => '1',
      ADR4 => u_CORTEXM0DS_u_logic_M1j2z4_26013,
      ADR5 => u_CORTEXM0DS_u_logic_Rni2z4_26237,
      ADR2 => u_CORTEXM0DS_u_logic_Wzy2z4_26238,
      ADR1 => u_CORTEXM0DS_u_logic_Sjj2z4_26064,
      ADR3 => u_CORTEXM0DS_u_logic_Fgm2z4_26065,
      O => u_CORTEXM0DS_u_logic_Bf9wx4
    );
  u_CORTEXM0DS_u_logic_Md93z4 : X_FF
    generic map(
      LOC => "SLICE_X17Y118",
      INIT => '1'
    )
    port map (
      CE => u_CORTEXM0DS_u_logic_Xppvx4_0,
      CLK => NlwBufferSignal_u_CORTEXM0DS_u_logic_Md93z4_CLK,
      I => NlwBufferSignal_u_CORTEXM0DS_u_logic_Md93z4_IN,
      O => u_CORTEXM0DS_u_logic_Md93z4_27068,
      SET => u_CORTEXM0DS_u_logic_hreset_n_inv,
      RST => GND
    );
  u_CORTEXM0DS_u_logic_Mz63z4 : X_FF
    generic map(
      LOC => "SLICE_X17Y119",
      INIT => '1'
    )
    port map (
      CE => u_CORTEXM0DS_u_logic_Ddyvx4_0,
      CLK => NlwBufferSignal_u_CORTEXM0DS_u_logic_Mz63z4_CLK,
      I => NlwBufferSignal_u_CORTEXM0DS_u_logic_Mz63z4_IN,
      O => u_CORTEXM0DS_u_logic_Mz63z4_27369,
      SET => u_CORTEXM0DS_u_logic_hreset_n_inv,
      RST => GND
    );
  u_CORTEXM0DS_u_logic_Po53z4 : X_FF
    generic map(
      LOC => "SLICE_X17Y108",
      INIT => '1'
    )
    port map (
      CE => u_CORTEXM0DS_u_logic_Kdyvx4,
      CLK => NlwBufferSignal_u_CORTEXM0DS_u_logic_Po53z4_CLK,
      I => NlwBufferSignal_u_CORTEXM0DS_u_logic_Po53z4_IN,
      O => u_CORTEXM0DS_u_logic_Po53z4_26980,
      SET => u_CORTEXM0DS_u_logic_hreset_n_inv,
      RST => GND
    );
  u_CORTEXM0DS_u_logic_R40wx42 : X_LUT6
    generic map(
      LOC => "SLICE_X17Y108",
      INIT => X"FFFFFFFFFFFFAFFF"
    )
    port map (
      ADR1 => '1',
      ADR5 => u_CORTEXM0DS_u_logic_Svk2z4_25841,
      ADR0 => u_CORTEXM0DS_u_logic_Yaz2z4_25842,
      ADR3 => u_CORTEXM0DS_u_logic_Po53z4_26980,
      ADR4 => u_CORTEXM0DS_u_logic_H3d3z4_25834,
      ADR2 => u_CORTEXM0DS_u_logic_T1d3z4_25833,
      O => u_CORTEXM0DS_u_logic_R40wx44_28889
    );
  u_CORTEXM0DS_u_logic_Wa0wx45 : X_LUT6
    generic map(
      LOC => "SLICE_X17Y120",
      INIT => X"7703003377033333"
    )
    port map (
      ADR2 => u_CORTEXM0DS_u_logic_Mz63z4_27369,
      ADR5 => u_CORTEXM0DS_u_logic_L733z4_26334,
      ADR0 => u_CORTEXM0DS_u_logic_Zfh3z4_26895,
      ADR4 => u_CORTEXM0DS_u_logic_Svk2z4_25841,
      ADR1 => u_CORTEXM0DS_u_logic_Yaz2z4_25842,
      ADR3 => u_CORTEXM0DS_u_logic_T1d3z4_25833,
      O => u_CORTEXM0DS_u_logic_Wa0wx45_29028
    );
  u_CORTEXM0DS_u_logic_Gto2z4 : X_FF
    generic map(
      LOC => "SLICE_X17Y120",
      INIT => '1'
    )
    port map (
      CE => u_CORTEXM0DS_u_logic_Ofyvx4,
      CLK => NlwBufferSignal_u_CORTEXM0DS_u_logic_Gto2z4_CLK,
      I => NlwBufferSignal_u_CORTEXM0DS_u_logic_Gto2z4_IN,
      O => u_CORTEXM0DS_u_logic_Gto2z4_27460,
      SET => u_CORTEXM0DS_u_logic_hreset_n_inv,
      RST => GND
    );
  u_CORTEXM0DS_u_logic_G4qwx45_SW0 : X_LUT6
    generic map(
      LOC => "SLICE_X17Y120",
      INIT => X"550F3300550F33FF"
    )
    port map (
      ADR5 => u_CORTEXM0DS_u_logic_Md93z4_27068,
      ADR2 => u_CORTEXM0DS_u_logic_V883z4_26722,
      ADR0 => u_CORTEXM0DS_u_logic_Mz63z4_27369,
      ADR1 => u_CORTEXM0DS_u_logic_J0n2z4_26654,
      ADR3 => u_CORTEXM0DS_u_logic_Sjj2z4_26064,
      ADR4 => u_CORTEXM0DS_u_logic_Fgm2z4_26065,
      O => N1608
    );
  u_CORTEXM0DS_u_logic_K55xx4_R55xx4_AND_5295_o6 : X_LUT6
    generic map(
      LOC => "SLICE_X17Y115",
      INIT => X"BFFFFFFFFFFFFFFF"
    )
    port map (
      ADR1 => u_CORTEXM0DS_u_logic_I7r2z4_26745,
      ADR4 => u_CORTEXM0DS_u_logic_M1j2z4_26013,
      ADR3 => u_CORTEXM0DS_u_logic_Svk2z4_25841,
      ADR2 => u_CORTEXM0DS_u_logic_Yaz2z4_25842,
      ADR0 => u_CORTEXM0DS_u_logic_H3d3z4_25834,
      ADR5 => u_CORTEXM0DS_u_logic_T1d3z4_25833,
      O => u_CORTEXM0DS_u_logic_K55xx4_R55xx4_AND_5295_o8_27345
    );
  u_CORTEXM0DS_u_logic_K55xx4_R55xx4_AND_5295_o3 : X_LUT6
    generic map(
      LOC => "SLICE_X17Y115",
      INIT => X"F0FFF3FFFFFFF3FF"
    )
    port map (
      ADR0 => '1',
      ADR1 => u_CORTEXM0DS_u_logic_U5r2z4_27057,
      ADR5 => u_CORTEXM0DS_u_logic_I7r2z4_26745,
      ADR4 => u_CORTEXM0DS_u_logic_M1j2z4_26013,
      ADR3 => u_CORTEXM0DS_u_logic_Yaz2z4_25842,
      ADR2 => u_CORTEXM0DS_u_logic_H3d3z4_25834,
      O => u_CORTEXM0DS_u_logic_K55xx4_R55xx4_AND_5295_o5_27337
    );
  u_CORTEXM0DS_u_logic_D6yvx41 : X_LUT6
    generic map(
      LOC => "SLICE_X17Y115",
      INIT => X"888888AA888888A8"
    )
    port map (
      ADR0 => u_CORTEXM0DS_u_logic_C9yvx4,
      ADR4 => u_CORTEXM0DS_u_logic_I2t2z4_26808,
      ADR3 => u_CORTEXM0DS_u_logic_Auk2z4_26809,
      ADR2 => u_CORTEXM0DS_u_logic_C3z2z4_26806,
      ADR5 => u_CORTEXM0DS_u_logic_K1z2z4_26807,
      ADR1 => u_CORTEXM0DS_u_logic_X0lwx4_Cwawx4_AND_6830_o,
      O => u_CORTEXM0DS_u_logic_D6yvx41_29411
    );
  u_CORTEXM0DS_u_logic_H3d3z4 : X_FF
    generic map(
      LOC => "SLICE_X17Y115",
      INIT => '1'
    )
    port map (
      CE => u_CORTEXM0DS_u_logic_K6yvx4,
      CLK => NlwBufferSignal_u_CORTEXM0DS_u_logic_H3d3z4_CLK,
      I => u_CORTEXM0DS_u_logic_D6yvx4,
      O => u_CORTEXM0DS_u_logic_H3d3z4_25834,
      SET => u_CORTEXM0DS_u_logic_hreset_n_inv,
      RST => GND
    );
  u_CORTEXM0DS_u_logic_D6yvx44 : X_LUT6
    generic map(
      LOC => "SLICE_X17Y115",
      INIT => X"FFFFFFA2FFFFFF00"
    )
    port map (
      ADR5 => u_CORTEXM0DS_u_logic_O5t2z4_25820,
      ADR0 => u_CORTEXM0DS_u_logic_Aok2z4_25881,
      ADR2 => u_CORTEXM0DS_u_logic_Ffj2z4_25823,
      ADR1 => u_CORTEXM0DS_u_logic_Ark2z4_25827,
      ADR3 => u_CORTEXM0DS_u_logic_D6yvx43_0,
      ADR4 => u_CORTEXM0DS_u_logic_D6yvx41_29411,
      O => u_CORTEXM0DS_u_logic_D6yvx4
    );
  u_CORTEXM0DS_u_logic_Erc2z4_Tja2z4_OR_1314_o1 : X_LUT6
    generic map(
      LOC => "SLICE_X17Y116",
      INIT => X"BFFFBFFFBFFFBFFF"
    )
    port map (
      ADR5 => '1',
      ADR4 => '1',
      ADR2 => u_CORTEXM0DS_u_logic_Rni2z4_26237,
      ADR1 => u_CORTEXM0DS_u_logic_Wzy2z4_26238,
      ADR0 => u_CORTEXM0DS_u_logic_Sjj2z4_26064,
      ADR3 => u_CORTEXM0DS_u_logic_Fgm2z4_26065,
      O => u_CORTEXM0DS_u_logic_Erc2z4_Tja2z4_OR_1314_o
    );
  u_CORTEXM0DS_u_logic_Sjj2z4 : X_FF
    generic map(
      LOC => "SLICE_X17Y116",
      INIT => '1'
    )
    port map (
      CE => u_CORTEXM0DS_u_logic_Yafwx4_0,
      CLK => NlwBufferSignal_u_CORTEXM0DS_u_logic_Sjj2z4_CLK,
      I => u_CORTEXM0DS_u_logic_A2iwx4_10365,
      O => u_CORTEXM0DS_u_logic_Sjj2z4_26064,
      SET => u_CORTEXM0DS_u_logic_hreset_n_inv,
      RST => GND
    );
  u_CORTEXM0DS_u_logic_A2iwx4 : X_LUT6
    generic map(
      LOC => "SLICE_X17Y116",
      INIT => X"FFEFFFCFEFEFCFCF"
    )
    port map (
      ADR2 => u_CORTEXM0DS_u_logic_Fbfwx4_27386,
      ADR1 => N94,
      ADR5 => u_CORTEXM0DS_u_logic_Jky2z4_25962,
      ADR3 => u_CORTEXM0DS_u_logic_Q3iwx4,
      ADR4 => u_CORTEXM0DS_u_logic_Yzi2z4_26513,
      ADR0 => u_CORTEXM0DS_u_logic_Rblwx41_27391,
      O => u_CORTEXM0DS_u_logic_A2iwx4_10365
    );
  u_CORTEXM0DS_u_logic_Gsc2z4_Erc2z4_OR_1317_o1 : X_LUT6
    generic map(
      LOC => "SLICE_X17Y116",
      INIT => X"FAFAFFFFFFFFFFFF"
    )
    port map (
      ADR3 => '1',
      ADR1 => '1',
      ADR5 => u_CORTEXM0DS_u_logic_Rni2z4_26237,
      ADR2 => u_CORTEXM0DS_u_logic_Wzy2z4_26238,
      ADR4 => u_CORTEXM0DS_u_logic_Fgm2z4_26065,
      ADR0 => u_CORTEXM0DS_u_logic_Sjj2z4_26064,
      O => u_CORTEXM0DS_u_logic_Gsc2z4_Erc2z4_OR_1317_o
    );
  u_CORTEXM0DS_u_logic_F872z4_M872z4_AND_6041_o3 : X_LUT6
    generic map(
      LOC => "SLICE_X17Y116",
      INIT => X"F5F50000F5F5F5F5"
    )
    port map (
      ADR3 => '1',
      ADR1 => '1',
      ADR0 => u_CORTEXM0DS_u_logic_Yd03z4_27358,
      ADR5 => u_CORTEXM0DS_u_logic_Bk23z4_26853,
      ADR2 => u_CORTEXM0DS_u_logic_Erc2z4_Tja2z4_OR_1314_o,
      ADR4 => u_CORTEXM0DS_u_logic_Gsc2z4_Erc2z4_OR_1317_o,
      O => u_CORTEXM0DS_u_logic_F872z4_M872z4_AND_6041_o3_28829
    );
  u_CORTEXM0DS_u_logic_Wd13z4_u_CORTEXM0DS_u_logic_Wd13z4_CMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => u_CORTEXM0DS_u_logic_Qi62z4_Xi62z4_AND_5937_o4_10637,
      O => u_CORTEXM0DS_u_logic_Qi62z4_Xi62z4_AND_5937_o4_0
    );
  u_CORTEXM0DS_u_logic_Qi62z4_Xi62z4_AND_5937_o4 : X_MUX2
    generic map(
      LOC => "SLICE_X18Y106"
    )
    port map (
      IA => N2013,
      IB => N2014,
      O => u_CORTEXM0DS_u_logic_Qi62z4_Xi62z4_AND_5937_o4_10637,
      SEL => u_CORTEXM0DS_u_logic_Fgm2z4_26065
    );
  u_CORTEXM0DS_u_logic_Qi62z4_Xi62z4_AND_5937_o4_F : X_LUT6
    generic map(
      LOC => "SLICE_X18Y106",
      INIT => X"77FFFFFFFFFFFFFF"
    )
    port map (
      ADR2 => '1',
      ADR0 => u_CORTEXM0DS_u_logic_Mcz2z4_27464,
      ADR1 => u_CORTEXM0DS_u_logic_Rni2z4_26237,
      ADR5 => u_CORTEXM0DS_u_logic_Wzy2z4_26238,
      ADR4 => u_CORTEXM0DS_u_logic_M1j2z4_26013,
      ADR3 => u_CORTEXM0DS_u_logic_Sjj2z4_26064,
      O => N2013
    );
  u_CORTEXM0DS_u_logic_Qi62z4_Xi62z4_AND_5937_o4_G : X_LUT6
    generic map(
      LOC => "SLICE_X18Y106",
      INIT => X"FFFF0FFFFFFFFFFF"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR4 => u_CORTEXM0DS_u_logic_Wzy2z4_26238,
      ADR3 => u_CORTEXM0DS_u_logic_Rni2z4_26237,
      ADR2 => u_CORTEXM0DS_u_logic_Wd13z4_27310,
      ADR5 => u_CORTEXM0DS_u_logic_Sjj2z4_26064,
      O => N2014
    );
  u_CORTEXM0DS_u_logic_Wd13z4 : X_FF
    generic map(
      LOC => "SLICE_X18Y106",
      INIT => '1'
    )
    port map (
      CE => u_CORTEXM0DS_u_logic_Feyvx4_0,
      CLK => NlwBufferSignal_u_CORTEXM0DS_u_logic_Wd13z4_CLK,
      I => NlwBufferSignal_u_CORTEXM0DS_u_logic_Wd13z4_IN,
      O => u_CORTEXM0DS_u_logic_Wd13z4_27310,
      SET => u_CORTEXM0DS_u_logic_hreset_n_inv,
      RST => GND
    );
  u_CORTEXM0DS_u_logic_Yd03z4 : X_FF
    generic map(
      LOC => "SLICE_X17Y123",
      INIT => '1'
    )
    port map (
      CE => u_CORTEXM0DS_u_logic_Meyvx4_0,
      CLK => NlwBufferSignal_u_CORTEXM0DS_u_logic_Yd03z4_CLK,
      I => NlwBufferSignal_u_CORTEXM0DS_u_logic_Yd03z4_IN,
      O => u_CORTEXM0DS_u_logic_Yd03z4_27358,
      SET => u_CORTEXM0DS_u_logic_hreset_n_inv,
      RST => GND
    );
  u_CORTEXM0DS_u_logic_Nd3wx48 : X_LUT6
    generic map(
      LOC => "SLICE_X17Y123",
      INIT => X"80A0C0F088AACCFF"
    )
    port map (
      ADR3 => u_CORTEXM0DS_u_logic_Isi2z4_27459,
      ADR4 => u_CORTEXM0DS_u_logic_Ehz2z4_27361,
      ADR2 => u_CORTEXM0DS_u_logic_Zk52z4_Cc52z4_OR_1168_o,
      ADR5 => u_CORTEXM0DS_u_logic_Yd03z4_27358,
      ADR0 => u_CORTEXM0DS_u_logic_Bm52z4_Cc52z4_OR_1164_o,
      ADR1 => u_CORTEXM0DS_u_logic_Vp52z4_Gl52z4_OR_1177_o,
      O => u_CORTEXM0DS_u_logic_Nd3wx48_29001
    );
  u_CORTEXM0DS_u_logic_G9w2z4_u_CORTEXM0DS_u_logic_G9w2z4_BMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => u_CORTEXM0DS_u_logic_Sorvx4,
      O => u_CORTEXM0DS_u_logic_Sorvx4_0
    );
  u_CORTEXM0DS_u_logic_G9w2z4 : X_FF
    generic map(
      LOC => "SLICE_X18Y92",
      INIT => '1'
    )
    port map (
      CE => VCC,
      CLK => NlwBufferSignal_u_CORTEXM0DS_u_logic_G9w2z4_CLK,
      I => u_CORTEXM0DS_u_logic_Lrhvx4,
      O => u_CORTEXM0DS_u_logic_G9w2z4_26898,
      SET => u_CORTEXM0DS_u_logic_hreset_n_inv,
      RST => GND
    );
  u_CORTEXM0DS_u_logic_Lrhvx41 : X_LUT6
    generic map(
      LOC => "SLICE_X18Y92",
      INIT => X"FF3FF030FF3FF030"
    )
    port map (
      ADR0 => '1',
      ADR2 => u_ahb_bridge_u_state_machine_HREADY_0,
      ADR1 => u_CORTEXM0DS_u_logic_Rqywx4,
      ADR4 => u_CORTEXM0DS_u_logic_G9w2z4_26898,
      ADR3 => u_CORTEXM0DS_u_logic_C6mwx4,
      ADR5 => '1',
      O => u_CORTEXM0DS_u_logic_Lrhvx4
    );
  u_CORTEXM0DS_u_logic_Sorvx41 : X_LUT5
    generic map(
      LOC => "SLICE_X18Y92",
      INIT => X"5F5F5F5F"
    )
    port map (
      ADR0 => u_CORTEXM0DS_u_logic_Vaw2z4_26074,
      ADR2 => u_ahb_bridge_u_state_machine_HREADY_0,
      ADR1 => '1',
      ADR3 => '1',
      ADR4 => '1',
      O => u_CORTEXM0DS_u_logic_Sorvx4
    );
  u_CORTEXM0DS_u_logic_C6mwx44 : X_LUT6
    generic map(
      LOC => "SLICE_X18Y92",
      INIT => X"0044005500440054"
    )
    port map (
      ADR0 => u_CORTEXM0DS_u_logic_Ye4wx4,
      ADR4 => u_CORTEXM0DS_u_logic_Cza2z4_Jza2z4_AND_6554_o,
      ADR1 => u_CORTEXM0DS_u_logic_C6mwx41_25855,
      ADR2 => u_CORTEXM0DS_u_logic_C6mwx43_25856,
      ADR3 => u_CORTEXM0DS_u_logic_Tuvwx4,
      ADR5 => u_CORTEXM0DS_u_logic_C6mwx42_25857,
      O => u_CORTEXM0DS_u_logic_C6mwx4
    );
  u_CORTEXM0DS_u_logic_Cy13z4 : X_FF
    generic map(
      LOC => "SLICE_X17Y122",
      INIT => '1'
    )
    port map (
      CE => u_CORTEXM0DS_u_logic_Feyvx4_0,
      CLK => NlwBufferSignal_u_CORTEXM0DS_u_logic_Cy13z4_CLK,
      I => NlwBufferSignal_u_CORTEXM0DS_u_logic_Cy13z4_IN,
      O => u_CORTEXM0DS_u_logic_Cy13z4_27052,
      SET => u_CORTEXM0DS_u_logic_hreset_n_inv,
      RST => GND
    );
  u_CORTEXM0DS_u_logic_Wo0wx43 : X_LUT6
    generic map(
      LOC => "SLICE_X17Y122",
      INIT => X"BBBFFFFFFFBFFFFF"
    )
    port map (
      ADR5 => u_CORTEXM0DS_u_logic_G123z4_28009,
      ADR2 => u_CORTEXM0DS_u_logic_Pa33z4_27066,
      ADR1 => u_CORTEXM0DS_u_logic_Rni2z4_26237,
      ADR0 => u_CORTEXM0DS_u_logic_Wzy2z4_26238,
      ADR3 => u_CORTEXM0DS_u_logic_Sjj2z4_26064,
      ADR4 => u_CORTEXM0DS_u_logic_Fgm2z4_26065,
      O => u_CORTEXM0DS_u_logic_Wo0wx43_29055
    );
  u_CORTEXM0DS_u_logic_Xti2z4 : X_FF
    generic map(
      LOC => "SLICE_X17Y128",
      INIT => '1'
    )
    port map (
      CE => u_CORTEXM0DS_u_logic_Xppvx4_0,
      CLK => NlwBufferSignal_u_CORTEXM0DS_u_logic_Xti2z4_CLK,
      I => NlwBufferSignal_u_CORTEXM0DS_u_logic_Xti2z4_IN,
      O => u_CORTEXM0DS_u_logic_Xti2z4_27637,
      SET => u_CORTEXM0DS_u_logic_hreset_n_inv,
      RST => GND
    );
  u_CORTEXM0DS_u_logic_Fn23z4 : X_FF
    generic map(
      LOC => "SLICE_X18Y107",
      INIT => '1'
    )
    port map (
      CE => u_CORTEXM0DS_u_logic_Ydyvx4_0,
      CLK => NlwBufferSignal_u_CORTEXM0DS_u_logic_Fn23z4_CLK,
      I => NlwBufferSignal_u_CORTEXM0DS_u_logic_Fn23z4_IN,
      O => u_CORTEXM0DS_u_logic_Fn23z4_27011,
      SET => u_CORTEXM0DS_u_logic_hreset_n_inv,
      RST => GND
    );
  u_CORTEXM0DS_u_logic_Scpvx4_SW0 : X_LUT6
    generic map(
      LOC => "SLICE_X18Y100",
      INIT => X"FF00FFC000000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => u_CORTEXM0DS_u_logic_Vaw2z4_26074,
      ADR5 => u_ahb_bridge_u_state_machine_HREADY_0,
      ADR3 => u_CORTEXM0DS_u_logic_Tki2z4_25989,
      ADR4 => u_CORTEXM0DS_u_logic_I4gvx4_B8c2z4_AND_6699_o,
      ADR2 => u_CORTEXM0DS_u_logic_Hlsvx4,
      O => N78
    );
  u_CORTEXM0DS_u_logic_I4gvx4_B8c2z4_AND_6699_o1 : X_LUT6
    generic map(
      LOC => "SLICE_X18Y100",
      INIT => X"FFFFF7F300000000"
    )
    port map (
      ADR5 => u_CORTEXM0DS_u_logic_Tyx2z4_27688,
      ADR0 => u_CORTEXM0DS_u_logic_Nsk2z4_25994,
      ADR1 => u_CORTEXM0DS_u_logic_Npk2z4_25818,
      ADR3 => u_CORTEXM0DS_u_logic_Aok2z4_25881,
      ADR2 => u_CORTEXM0DS_u_logic_Tki2z4_25989,
      ADR4 => u_CORTEXM0DS_u_logic_D9c2z4_K9c2z4_AND_6705_o,
      O => u_CORTEXM0DS_u_logic_I4gvx4_B8c2z4_AND_6699_o
    );
  u_CORTEXM0DS_u_logic_Lma2z4_Sma2z4_AND_6530_o2 : X_LUT6
    generic map(
      LOC => "SLICE_X18Y100",
      INIT => X"44F4000044F4F0F0"
    )
    port map (
      ADR4 => u_CORTEXM0DS_u_logic_Fcj2z4_26073,
      ADR0 => u_CORTEXM0DS_u_logic_Vaw2z4_26074,
      ADR1 => u_CORTEXM0DS_u_logic_Tki2z4_25989,
      ADR2 => u_CORTEXM0DS_u_logic_Lma2z4_Sma2z4_AND_6530_o1_28931,
      ADR3 => u_CORTEXM0DS_u_logic_I4gvx4_B8c2z4_AND_6699_o,
      ADR5 => u_CORTEXM0DS_u_logic_Hlsvx4,
      O => u_CORTEXM0DS_u_logic_Lma2z4_Sma2z4_AND_6530_o2_28934
    );
  u_CORTEXM0DS_u_logic_Hlsvx41 : X_LUT6
    generic map(
      LOC => "SLICE_X18Y100",
      INIT => X"F0D0F0D0F0F0F0D0"
    )
    port map (
      ADR2 => u_CORTEXM0DS_u_logic_Hxx2z4_28323,
      ADR5 => u_CORTEXM0DS_u_logic_Nsk2z4_25994,
      ADR0 => u_CORTEXM0DS_u_logic_Npk2z4_25818,
      ADR4 => u_CORTEXM0DS_u_logic_Aok2z4_25881,
      ADR1 => u_CORTEXM0DS_u_logic_Tki2z4_25989,
      ADR3 => u_CORTEXM0DS_u_logic_D9c2z4_K9c2z4_AND_6705_o,
      O => u_CORTEXM0DS_u_logic_Hlsvx4
    );
  u_CORTEXM0DS_u_logic_Pst2z4 : X_FF
    generic map(
      LOC => "SLICE_X17Y125",
      INIT => '1'
    )
    port map (
      CE => u_CORTEXM0DS_u_logic_Hfyvx4,
      CLK => NlwBufferSignal_u_CORTEXM0DS_u_logic_Pst2z4_CLK,
      I => NlwBufferSignal_u_CORTEXM0DS_u_logic_Pst2z4_IN,
      O => u_CORTEXM0DS_u_logic_Pst2z4_27578,
      SET => u_CORTEXM0DS_u_logic_hreset_n_inv,
      RST => GND
    );
  u_CORTEXM0DS_u_logic_Cgt2z4 : X_FF
    generic map(
      LOC => "SLICE_X17Y125",
      INIT => '1'
    )
    port map (
      CE => u_CORTEXM0DS_u_logic_Hfyvx4,
      CLK => NlwBufferSignal_u_CORTEXM0DS_u_logic_Cgt2z4_CLK,
      I => NlwBufferSignal_u_CORTEXM0DS_u_logic_Cgt2z4_IN,
      O => u_CORTEXM0DS_u_logic_Cgt2z4_27286,
      SET => u_CORTEXM0DS_u_logic_hreset_n_inv,
      RST => GND
    );
  u_CORTEXM0DS_u_logic_Nd3wx43 : X_LUT6
    generic map(
      LOC => "SLICE_X17Y125",
      INIT => X"330044443300FF44"
    )
    port map (
      ADR2 => '1',
      ADR0 => u_CORTEXM0DS_u_logic_Koj2z4_27463,
      ADR1 => u_CORTEXM0DS_u_logic_Svk2z4_25841,
      ADR5 => u_CORTEXM0DS_u_logic_Cgt2z4_27286,
      ADR3 => u_CORTEXM0DS_u_logic_Yaz2z4_25842,
      ADR4 => u_CORTEXM0DS_u_logic_T1d3z4_25833,
      O => u_CORTEXM0DS_u_logic_Nd3wx43_28998
    );
  u_CORTEXM0DS_u_logic_Qml2z4 : X_FF
    generic map(
      LOC => "SLICE_X18Y104",
      INIT => '1'
    )
    port map (
      CE => u_CORTEXM0DS_u_logic_Ofyvx4,
      CLK => NlwBufferSignal_u_CORTEXM0DS_u_logic_Qml2z4_CLK,
      I => NlwBufferSignal_u_CORTEXM0DS_u_logic_Qml2z4_IN,
      O => u_CORTEXM0DS_u_logic_Qml2z4_26886,
      SET => u_CORTEXM0DS_u_logic_hreset_n_inv,
      RST => GND
    );
  u_CORTEXM0DS_u_logic_Q5vvx433 : X_LUT6
    generic map(
      LOC => "SLICE_X18Y93",
      INIT => X"4C5FCCFF5F5FFFFF"
    )
    port map (
      ADR1 => u_CORTEXM0DS_u_logic_Sgj2z4_25821,
      ADR5 => u_CORTEXM0DS_u_logic_Npk2z4_25818,
      ADR3 => u_CORTEXM0DS_u_logic_Fij2z4_25819,
      ADR4 => u_CORTEXM0DS_u_logic_O5t2z4_25820,
      ADR2 => u_CORTEXM0DS_u_logic_Y9t2z4_26894,
      ADR0 => u_CORTEXM0DS_u_logic_A4t2z4_25978,
      O => u_CORTEXM0DS_u_logic_Q5vvx433_27831
    );
  u_CORTEXM0DS_u_logic_K952z4_R952z4_AND_5775_o3 : X_LUT6
    generic map(
      LOC => "SLICE_X18Y105",
      INIT => X"1155010533FF030F"
    )
    port map (
      ADR0 => u_CORTEXM0DS_u_logic_Mcz2z4_27464,
      ADR1 => u_CORTEXM0DS_u_logic_Cll2z4_26452,
      ADR2 => u_CORTEXM0DS_u_logic_X553z4_26451,
      ADR4 => u_CORTEXM0DS_u_logic_Sk52z4_Bm52z4_OR_1166_o,
      ADR5 => u_CORTEXM0DS_u_logic_Y21xx4,
      ADR3 => u_CORTEXM0DS_u_logic_C51xx4,
      O => u_CORTEXM0DS_u_logic_K952z4_R952z4_AND_5775_o3_29416
    );
  u_CORTEXM0DS_u_logic_K952z4_R952z4_AND_5775_o4 : X_LUT6
    generic map(
      LOC => "SLICE_X18Y105",
      INIT => X"8808000000000000"
    )
    port map (
      ADR2 => u_CORTEXM0DS_u_logic_Fn23z4_27011,
      ADR4 => u_CORTEXM0DS_u_logic_K952z4_R952z4_AND_5775_o2_27698,
      ADR3 => u_CORTEXM0DS_u_logic_Sk52z4_Zk52z4_OR_1162_o,
      ADR0 => u_CORTEXM0DS_u_logic_Xowwx4,
      ADR1 => u_CORTEXM0DS_u_logic_K952z4_R952z4_AND_5775_o1_27699,
      ADR5 => u_CORTEXM0DS_u_logic_K952z4_R952z4_AND_5775_o3_29416,
      O => u_CORTEXM0DS_u_logic_K952z4_R952z4_AND_5775_o
    );
  u_CORTEXM0DS_u_logic_Xowwx41 : X_LUT6
    generic map(
      LOC => "SLICE_X18Y105",
      INIT => X"0530F530053FF53F"
    )
    port map (
      ADR5 => u_CORTEXM0DS_u_logic_Po73z4_26876,
      ADR1 => u_CORTEXM0DS_u_logic_Gjt2z4_26877,
      ADR4 => u_CORTEXM0DS_u_logic_Eol2z4_26878,
      ADR0 => u_CORTEXM0DS_u_logic_Gf63z4_26879,
      ADR3 => u_CORTEXM0DS_u_logic_Svk2z4_25841,
      ADR2 => u_CORTEXM0DS_u_logic_Yaz2z4_25842,
      O => u_CORTEXM0DS_u_logic_Xowwx41_26438
    );
  u_CORTEXM0DS_u_logic_Gjt2z4 : X_FF
    generic map(
      LOC => "SLICE_X18Y105",
      INIT => '1'
    )
    port map (
      CE => u_CORTEXM0DS_u_logic_Hfyvx4,
      CLK => NlwBufferSignal_u_CORTEXM0DS_u_logic_Gjt2z4_CLK,
      I => NlwBufferSignal_u_CORTEXM0DS_u_logic_Gjt2z4_IN,
      O => u_CORTEXM0DS_u_logic_Gjt2z4_26877,
      SET => u_CORTEXM0DS_u_logic_hreset_n_inv,
      RST => GND
    );
  u_CORTEXM0DS_u_logic_Xowwx43 : X_LUT6
    generic map(
      LOC => "SLICE_X18Y105",
      INIT => X"FFFFFF00FFF0FFF0"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR3 => u_CORTEXM0DS_u_logic_T1d3z4_25833,
      ADR5 => u_CORTEXM0DS_u_logic_H3d3z4_25834,
      ADR2 => u_CORTEXM0DS_u_logic_Xowwx42_26439,
      ADR4 => u_CORTEXM0DS_u_logic_Xowwx41_26438,
      O => u_CORTEXM0DS_u_logic_Xowwx4
    );
  u_CORTEXM0DS_u_logic_Ll73z4 : X_FF
    generic map(
      LOC => "SLICE_X17Y124",
      INIT => '1'
    )
    port map (
      CE => u_CORTEXM0DS_u_logic_Wcyvx4,
      CLK => NlwBufferSignal_u_CORTEXM0DS_u_logic_Ll73z4_CLK,
      I => NlwBufferSignal_u_CORTEXM0DS_u_logic_Ll73z4_IN,
      O => u_CORTEXM0DS_u_logic_Ll73z4_27189,
      SET => u_CORTEXM0DS_u_logic_hreset_n_inv,
      RST => GND
    );
  u_CORTEXM0DS_u_logic_N3ywx45_SW2 : X_LUT6
    generic map(
      LOC => "SLICE_X17Y124",
      INIT => X"00AA1B1B55FF1B1B"
    )
    port map (
      ADR1 => u_CORTEXM0DS_u_logic_Xti2z4_27637,
      ADR2 => u_CORTEXM0DS_u_logic_Lpu2z4_27516,
      ADR3 => u_CORTEXM0DS_u_logic_Cgt2z4_27286,
      ADR5 => u_CORTEXM0DS_u_logic_Ll73z4_27189,
      ADR0 => u_CORTEXM0DS_u_logic_Wzy2z4_26238,
      ADR4 => u_CORTEXM0DS_u_logic_Fgm2z4_26065,
      O => N1316
    );
  u_CORTEXM0DS_u_logic_Y1v2z4 : X_FF
    generic map(
      LOC => "SLICE_X17Y127",
      INIT => '1'
    )
    port map (
      CE => u_CORTEXM0DS_u_logic_Vfyvx4,
      CLK => NlwBufferSignal_u_CORTEXM0DS_u_logic_Y1v2z4_CLK,
      I => NlwBufferSignal_u_CORTEXM0DS_u_logic_Y1v2z4_IN,
      O => u_CORTEXM0DS_u_logic_Y1v2z4_27146,
      SET => u_CORTEXM0DS_u_logic_hreset_n_inv,
      RST => GND
    );
  u_CORTEXM0DS_u_logic_Xhl2z4 : X_FF
    generic map(
      LOC => "SLICE_X17Y134",
      INIT => '1'
    )
    port map (
      CE => u_CORTEXM0DS_u_logic_G02wx4_inv,
      CLK => NlwBufferSignal_u_CORTEXM0DS_u_logic_Xhl2z4_CLK,
      I => NlwBufferSignal_u_CORTEXM0DS_u_logic_Xhl2z4_IN,
      O => u_CORTEXM0DS_u_logic_Xhl2z4_26012,
      SET => u_CORTEXM0DS_u_logic_hreset_n_inv,
      RST => GND
    );
  u_CORTEXM0DS_u_logic_Feqwx44_SW3 : X_LUT6
    generic map(
      LOC => "SLICE_X17Y126",
      INIT => X"55550F0F00FF3333"
    )
    port map (
      ADR1 => u_CORTEXM0DS_u_logic_Nz83z4_27397,
      ADR3 => u_CORTEXM0DS_u_logic_Yx73z4_27539,
      ADR0 => u_CORTEXM0DS_u_logic_Po63z4_29414,
      ADR2 => u_CORTEXM0DS_u_logic_V0k2z4_26985,
      ADR5 => u_CORTEXM0DS_u_logic_Sjj2z4_26064,
      ADR4 => u_CORTEXM0DS_u_logic_Fgm2z4_26065,
      O => N1626
    );
  u_CORTEXM0DS_u_logic_Po63z4 : X_FF
    generic map(
      LOC => "SLICE_X17Y126",
      INIT => '1'
    )
    port map (
      CE => u_CORTEXM0DS_u_logic_Ddyvx4_0,
      CLK => NlwBufferSignal_u_CORTEXM0DS_u_logic_Po63z4_CLK,
      I => NlwBufferSignal_u_CORTEXM0DS_u_logic_Po63z4_IN,
      O => u_CORTEXM0DS_u_logic_Po63z4_29414,
      SET => u_CORTEXM0DS_u_logic_hreset_n_inv,
      RST => GND
    );
  u_CORTEXM0DS_u_logic_Djzvx47 : X_LUT6
    generic map(
      LOC => "SLICE_X17Y126",
      INIT => X"CCCCCCEEDDDDCCEE"
    )
    port map (
      ADR2 => '1',
      ADR3 => u_CORTEXM0DS_u_logic_Pst2z4_27578,
      ADR4 => u_CORTEXM0DS_u_logic_Svk2z4_25841,
      ADR5 => u_CORTEXM0DS_u_logic_Po63z4_29414,
      ADR0 => u_CORTEXM0DS_u_logic_Yaz2z4_25842,
      ADR1 => u_CORTEXM0DS_u_logic_T1d3z4_25833,
      O => u_CORTEXM0DS_u_logic_Djzvx47_27044
    );
  u_CORTEXM0DS_u_logic_Y1u2z4 : X_FF
    generic map(
      LOC => "SLICE_X18Y108",
      INIT => '1'
    )
    port map (
      CE => u_CORTEXM0DS_u_logic_Hfyvx4,
      CLK => NlwBufferSignal_u_CORTEXM0DS_u_logic_Y1u2z4_CLK,
      I => NlwBufferSignal_u_CORTEXM0DS_u_logic_Y1u2z4_IN,
      O => u_CORTEXM0DS_u_logic_Y1u2z4_25838,
      SET => u_CORTEXM0DS_u_logic_hreset_n_inv,
      RST => GND
    );
  u_CORTEXM0DS_u_logic_Ebbwx44_SW1 : X_LUT6
    generic map(
      LOC => "SLICE_X18Y108",
      INIT => X"00473347CC47FF47"
    )
    port map (
      ADR2 => u_CORTEXM0DS_u_logic_Yb93z4_25843,
      ADR4 => u_CORTEXM0DS_u_logic_Hbv2z4_25844,
      ADR0 => u_CORTEXM0DS_u_logic_H783z4_25837,
      ADR5 => u_CORTEXM0DS_u_logic_Y1u2z4_25838,
      ADR3 => u_CORTEXM0DS_u_logic_Wzy2z4_26238,
      ADR1 => u_CORTEXM0DS_u_logic_Fgm2z4_26065,
      O => N1355
    );
  u_CORTEXM0DS_u_logic_Asbvx41 : X_LUT6
    generic map(
      LOC => "SLICE_X18Y114",
      INIT => X"0000332300003323"
    )
    port map (
      ADR5 => '1',
      ADR2 => u_CORTEXM0DS_u_logic_Pdi2z4_26208,
      ADR0 => u_CORTEXM0DS_u_logic_Fij2z4_25819,
      ADR3 => u_CORTEXM0DS_u_logic_Jrnvx4,
      ADR1 => u_CORTEXM0DS_u_logic_H67wx4_O67wx4_AND_1705_o,
      ADR4 => u_CORTEXM0DS_u_logic_Jhbwx4_Qhbwx4_AND_2093_o,
      O => u_CORTEXM0DS_u_logic_Asbvx4
    );
  u_CORTEXM0DS_u_logic_Jhbwx4_Qhbwx4_AND_2093_o6 : X_LUT6
    generic map(
      LOC => "SLICE_X18Y114",
      INIT => X"A3030303A3F303F3"
    )
    port map (
      ADR1 => u_CORTEXM0DS_u_logic_U4z2z4_27214,
      ADR5 => u_CORTEXM0DS_u_logic_Jw93z4_26804,
      ADR0 => u_CORTEXM0DS_u_logic_Ylbwx4,
      ADR2 => u_CORTEXM0DS_u_logic_Duc2z4,
      ADR4 => N941,
      ADR3 => u_CORTEXM0DS_u_logic_Kuc2z4,
      O => u_CORTEXM0DS_u_logic_Jhbwx4_Qhbwx4_AND_2093_o
    );
  u_CORTEXM0DS_u_logic_Kuc2z49 : X_LUT6
    generic map(
      LOC => "SLICE_X18Y114",
      INIT => X"FDFDFDFC00000000"
    )
    port map (
      ADR0 => u_CORTEXM0DS_u_logic_O5t2z4_25820,
      ADR5 => u_CORTEXM0DS_u_logic_Kuc2z41_29034,
      ADR2 => u_CORTEXM0DS_u_logic_Kuc2z42_29035,
      ADR1 => u_CORTEXM0DS_u_logic_Kuc2z44_0,
      ADR3 => u_CORTEXM0DS_u_logic_Kuc2z48_29037,
      ADR4 => u_CORTEXM0DS_u_logic_Kuc2z46_29036,
      O => u_CORTEXM0DS_u_logic_Kuc2z4
    );
  u_CORTEXM0DS_u_logic_Ra1wx45 : X_LUT6
    generic map(
      LOC => "SLICE_X18Y114",
      INIT => X"222200FF0F0F0F0F"
    )
    port map (
      ADR3 => u_CORTEXM0DS_u_logic_Slr2z4_28691,
      ADR2 => u_CORTEXM0DS_u_logic_Dkr2z4_28996,
      ADR0 => u_CORTEXM0DS_u_logic_Ra1wx41_26863,
      ADR5 => u_CORTEXM0DS_u_logic_Duc2z4,
      ADR1 => N543,
      ADR4 => u_CORTEXM0DS_u_logic_Kuc2z4,
      O => u_CORTEXM0DS_u_logic_Ra1wx4
    );
  u_CORTEXM0DS_u_logic_Mmux_Bdpwx418_SW0 : X_LUT6
    generic map(
      LOC => "SLICE_X18Y119",
      INIT => X"0C3F0C3F1111DDDD"
    )
    port map (
      ADR0 => u_CORTEXM0DS_u_logic_Saqwx4,
      ADR4 => u_CORTEXM0DS_u_logic_Eruwx4,
      ADR2 => u_CORTEXM0DS_u_logic_Fexwx4,
      ADR3 => u_CORTEXM0DS_u_logic_F8wwx4,
      ADR1 => u_CORTEXM0DS_u_logic_Y5ywx4_0,
      ADR5 => u_CORTEXM0DS_u_logic_Mmux_D5ywx411_26147,
      O => N82
    );
  u_CORTEXM0DS_u_logic_Vzz2z4 : X_FF
    generic map(
      LOC => "SLICE_X18Y119",
      INIT => '1'
    )
    port map (
      CE => u_CORTEXM0DS_u_logic_Teyvx4,
      CLK => NlwBufferSignal_u_CORTEXM0DS_u_logic_Vzz2z4_CLK,
      I => NlwBufferSignal_u_CORTEXM0DS_u_logic_Vzz2z4_IN,
      O => u_CORTEXM0DS_u_logic_Vzz2z4_27663,
      SET => u_CORTEXM0DS_u_logic_hreset_n_inv,
      RST => GND
    );
  u_CORTEXM0DS_u_logic_Qi62z4_Xi62z4_AND_5937_o2_SW0 : X_LUT6
    generic map(
      LOC => "SLICE_X18Y110",
      INIT => X"8800880080808080"
    )
    port map (
      ADR4 => '1',
      ADR3 => u_CORTEXM0DS_u_logic_Ch03z4_26810,
      ADR2 => u_CORTEXM0DS_u_logic_Fn23z4_27011,
      ADR1 => u_CORTEXM0DS_u_logic_Rni2z4_26237,
      ADR5 => u_CORTEXM0DS_u_logic_Wzy2z4_26238,
      ADR0 => u_CORTEXM0DS_u_logic_Fgm2z4_26065,
      O => N778
    );
  u_CORTEXM0DS_u_logic_Ow13z4 : X_FF
    generic map(
      LOC => "SLICE_X18Y110",
      INIT => '1'
    )
    port map (
      CE => u_CORTEXM0DS_u_logic_Feyvx4_0,
      CLK => NlwBufferSignal_u_CORTEXM0DS_u_logic_Ow13z4_CLK,
      I => NlwBufferSignal_u_CORTEXM0DS_u_logic_Ow13z4_IN,
      O => u_CORTEXM0DS_u_logic_Ow13z4_26304,
      SET => u_CORTEXM0DS_u_logic_hreset_n_inv,
      RST => GND
    );
  u_CORTEXM0DS_u_logic_Igi2z4_u_CORTEXM0DS_u_logic_Igi2z4_CMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => N486_pack_12,
      O => N486
    );
  u_CORTEXM0DS_u_logic_E9zvx4_SW2 : X_MUX2
    generic map(
      LOC => "SLICE_X18Y121"
    )
    port map (
      IA => N1216,
      IB => N1217,
      O => N486_pack_12,
      SEL => u_CORTEXM0DS_u_logic_Z78wx4
    );
  u_CORTEXM0DS_u_logic_E9zvx4_SW2_F : X_LUT6
    generic map(
      LOC => "SLICE_X18Y121",
      INIT => X"AAAF0005AAAC0004"
    )
    port map (
      ADR4 => u_CORTEXM0DS_u_logic_O7zvx4,
      ADR0 => u_CORTEXM0DS_u_logic_K0qvx4,
      ADR2 => u_CORTEXM0DS_u_logic_Mtqvx4,
      ADR5 => u_CORTEXM0DS_u_logic_Zbpwx4_Gcpwx4_AND_3447_o,
      ADR3 => u_CORTEXM0DS_u_logic_Hq1wx4,
      ADR1 => u_CORTEXM0DS_u_logic_S9rwx4_Z9rwx4_AND_3655_o,
      O => N1216
    );
  u_CORTEXM0DS_u_logic_E9zvx4_SW2_G : X_LUT6
    generic map(
      LOC => "SLICE_X18Y121",
      INIT => X"FF00FFFFFE00FEFE"
    )
    port map (
      ADR3 => u_CORTEXM0DS_u_logic_O7zvx4,
      ADR1 => u_CORTEXM0DS_u_logic_Hq1wx4,
      ADR5 => u_CORTEXM0DS_u_logic_Zbpwx4_Gcpwx4_AND_3447_o,
      ADR2 => u_CORTEXM0DS_u_logic_S9rwx4_Z9rwx4_AND_3655_o,
      ADR0 => u_CORTEXM0DS_u_logic_Mtqvx4,
      ADR4 => u_CORTEXM0DS_u_logic_K0qvx4,
      O => N1217
    );
  u_CORTEXM0DS_u_logic_E9zvx4_SW1 : X_LUT6
    generic map(
      LOC => "SLICE_X18Y121",
      INIT => X"FFAA5500FCA85400"
    )
    port map (
      ADR1 => u_CORTEXM0DS_u_logic_Ffj2z4_25823,
      ADR2 => u_CORTEXM0DS_u_logic_Fij2z4_25819,
      ADR0 => u_CORTEXM0DS_u_logic_K0qvx4,
      ADR4 => u_CORTEXM0DS_u_logic_O7zvx4,
      ADR5 => u_CORTEXM0DS_u_logic_Mtqvx4,
      ADR3 => u_CORTEXM0DS_u_logic_Z78wx4,
      O => N485
    );
  u_CORTEXM0DS_u_logic_Igi2z4 : X_FF
    generic map(
      LOC => "SLICE_X18Y121",
      INIT => '1'
    )
    port map (
      CE => u_CORTEXM0DS_u_logic_Jb3wx4_hready_i_AND_1381_o,
      CLK => NlwBufferSignal_u_CORTEXM0DS_u_logic_Igi2z4_CLK,
      I => u_CORTEXM0DS_u_logic_S9zvx4,
      O => u_CORTEXM0DS_u_logic_Igi2z4_27959,
      SET => u_CORTEXM0DS_u_logic_hreset_n_inv,
      RST => GND
    );
  u_CORTEXM0DS_u_logic_S9zvx41 : X_LUT6
    generic map(
      LOC => "SLICE_X18Y121",
      INIT => X"1000BFFF1100BBFF"
    )
    port map (
      ADR5 => u_CORTEXM0DS_u_logic_W6iwx4,
      ADR3 => N34,
      ADR1 => N486,
      ADR4 => N485,
      ADR2 => u_CORTEXM0DS_u_logic_K0pwx4_R0pwx4_AND_3424_o,
      ADR0 => u_CORTEXM0DS_u_logic_Q8rwx4_X8rwx4_AND_3649_o_26339,
      O => u_CORTEXM0DS_u_logic_S9zvx4
    );
  u_CORTEXM0DS_u_logic_Zaxwx41 : X_LUT6
    generic map(
      LOC => "SLICE_X18Y113",
      INIT => X"AFA0FCFCAFA00C0C"
    )
    port map (
      ADR1 => u_CORTEXM0DS_u_logic_Feqwx4,
      ADR3 => u_CORTEXM0DS_u_logic_U7uwx4,
      ADR5 => u_CORTEXM0DS_u_logic_Mnvwx4,
      ADR0 => u_CORTEXM0DS_u_logic_Icxwx4,
      ADR4 => u_CORTEXM0DS_u_logic_Y5ywx4_0,
      ADR2 => u_CORTEXM0DS_u_logic_Mmux_D5ywx411_26147,
      O => u_CORTEXM0DS_u_logic_Zaxwx4
    );
  u_CORTEXM0DS_u_logic_Mmux_Bdpwx418 : X_LUT6
    generic map(
      LOC => "SLICE_X18Y113",
      INIT => X"9C00FF633C00FFC3"
    )
    port map (
      ADR2 => u_CORTEXM0DS_u_logic_Ark2z4_25827,
      ADR1 => u_CORTEXM0DS_u_logic_Tzxwx4,
      ADR5 => u_CORTEXM0DS_u_logic_M6ywx4,
      ADR0 => u_CORTEXM0DS_u_logic_Y5ywx4_0,
      ADR4 => N82,
      ADR3 => u_CORTEXM0DS_u_logic_Zaxwx4,
      O => u_CORTEXM0DS_u_logic_Xs7wx4
    );
  u_CORTEXM0DS_u_logic_U4z2z4 : X_FF
    generic map(
      LOC => "SLICE_X18Y113",
      INIT => '1'
    )
    port map (
      CE => VCC,
      CLK => NlwBufferSignal_u_CORTEXM0DS_u_logic_U4z2z4_CLK,
      I => u_CORTEXM0DS_u_logic_Vllvx4,
      O => u_CORTEXM0DS_u_logic_U4z2z4_27214,
      SET => u_CORTEXM0DS_u_logic_hreset_n_inv,
      RST => GND
    );
  u_CORTEXM0DS_u_logic_Vllvx43 : X_LUT6
    generic map(
      LOC => "SLICE_X18Y113",
      INIT => X"BBBB8888FFBBFF88"
    )
    port map (
      ADR2 => '1',
      ADR5 => u_CORTEXM0DS_u_logic_Loyvx4_27606,
      ADR3 => u_CORTEXM0DS_u_logic_Vllvx42_0,
      ADR4 => u_CORTEXM0DS_u_logic_U4z2z4_27214,
      ADR1 => u_CORTEXM0DS_u_logic_Df3wx4,
      ADR0 => u_CORTEXM0DS_u_logic_Vllvx41_26497,
      O => u_CORTEXM0DS_u_logic_Vllvx4
    );
  u_CORTEXM0DS_u_logic_Loyvx4 : X_LUT6
    generic map(
      LOC => "SLICE_X18Y113",
      INIT => X"4C4C5F5F004C005F"
    )
    port map (
      ADR5 => u_CORTEXM0DS_u_logic_C192z4_J192z4_AND_6302_o,
      ADR4 => u_CORTEXM0DS_u_logic_Mrsvx4,
      ADR1 => N158,
      ADR2 => u_CORTEXM0DS_u_logic_Pri3z4_2_0,
      ADR3 => u_CORTEXM0DS_u_logic_Gzvvx4,
      ADR0 => u_CORTEXM0DS_u_logic_K1wvx4,
      O => u_CORTEXM0DS_u_logic_Loyvx4_27606
    );
  u_CORTEXM0DS_u_logic_R40wx411 : X_LUT6
    generic map(
      LOC => "SLICE_X18Y109",
      INIT => X"D0D0D0C0C0C0C0C0"
    )
    port map (
      ADR5 => u_CORTEXM0DS_u_logic_Bm52z4_Cc52z4_OR_1164_o,
      ADR0 => u_CORTEXM0DS_u_logic_C51xx4,
      ADR2 => u_CORTEXM0DS_u_logic_Fzxwx4,
      ADR3 => u_CORTEXM0DS_u_logic_R40wx46,
      ADR4 => u_CORTEXM0DS_u_logic_R40wx412,
      ADR1 => u_CORTEXM0DS_u_logic_R40wx45_26973,
      O => u_CORTEXM0DS_u_logic_R40wx4
    );
  u_CORTEXM0DS_u_logic_Q3bwx4_SW0 : X_LUT6
    generic map(
      LOC => "SLICE_X18Y109",
      INIT => X"F3F3F3F30051F3F3"
    )
    port map (
      ADR1 => u_CORTEXM0DS_u_logic_Uup2z4_25965,
      ADR4 => u_CORTEXM0DS_u_logic_Pdi2z4_26208,
      ADR0 => u_CORTEXM0DS_u_logic_W19wx45_26968,
      ADR3 => u_CORTEXM0DS_u_logic_W19wx43_26969,
      ADR2 => u_CORTEXM0DS_u_logic_Xwawx4,
      ADR5 => u_CORTEXM0DS_u_logic_R40wx4,
      O => N320
    );
  u_CORTEXM0DS_u_logic_Fzxwx41 : X_LUT6
    generic map(
      LOC => "SLICE_X18Y109",
      INIT => X"051105BBAF11AFBB"
    )
    port map (
      ADR1 => u_CORTEXM0DS_u_logic_H783z4_25837,
      ADR4 => u_CORTEXM0DS_u_logic_Y1u2z4_25838,
      ADR5 => u_CORTEXM0DS_u_logic_V3m2z4_25839,
      ADR2 => u_CORTEXM0DS_u_logic_Yx63z4_25840,
      ADR3 => u_CORTEXM0DS_u_logic_Svk2z4_25841,
      ADR0 => u_CORTEXM0DS_u_logic_Yaz2z4_25842,
      O => u_CORTEXM0DS_u_logic_Fzxwx41_25836
    );
  u_CORTEXM0DS_u_logic_H783z4 : X_FF
    generic map(
      LOC => "SLICE_X18Y109",
      INIT => '1'
    )
    port map (
      CE => u_CORTEXM0DS_u_logic_Wcyvx4,
      CLK => NlwBufferSignal_u_CORTEXM0DS_u_logic_H783z4_CLK,
      I => NlwBufferSignal_u_CORTEXM0DS_u_logic_H783z4_IN,
      O => u_CORTEXM0DS_u_logic_H783z4_25837,
      SET => u_CORTEXM0DS_u_logic_hreset_n_inv,
      RST => GND
    );
  u_CORTEXM0DS_u_logic_Fzxwx43 : X_LUT6
    generic map(
      LOC => "SLICE_X18Y109",
      INIT => X"FFFFFF00FFAAFFAA"
    )
    port map (
      ADR2 => '1',
      ADR1 => '1',
      ADR3 => u_CORTEXM0DS_u_logic_T1d3z4_25833,
      ADR5 => u_CORTEXM0DS_u_logic_H3d3z4_25834,
      ADR0 => u_CORTEXM0DS_u_logic_Fzxwx42_25835,
      ADR4 => u_CORTEXM0DS_u_logic_Fzxwx41_25836,
      O => u_CORTEXM0DS_u_logic_Fzxwx4
    );
  u_CORTEXM0DS_u_logic_Lsd3z4 : X_FF
    generic map(
      LOC => "SLICE_X18Y112",
      INIT => '1'
    )
    port map (
      CE => u_CORTEXM0DS_u_logic_Ddyvx4_0,
      CLK => NlwBufferSignal_u_CORTEXM0DS_u_logic_Lsd3z4_CLK,
      I => NlwBufferSignal_u_CORTEXM0DS_u_logic_Lsd3z4_IN,
      O => u_CORTEXM0DS_u_logic_Lsd3z4_26975,
      SET => u_CORTEXM0DS_u_logic_hreset_n_inv,
      RST => GND
    );
  u_CORTEXM0DS_u_logic_Zwwwx4_Gxwwx4_AND_4345_o1 : X_LUT6
    generic map(
      LOC => "SLICE_X18Y112",
      INIT => X"EE22EE22FCFC3030"
    )
    port map (
      ADR2 => u_CORTEXM0DS_u_logic_Pjqwx4,
      ADR4 => u_CORTEXM0DS_u_logic_Pybwx4,
      ADR3 => u_CORTEXM0DS_u_logic_Bywwx4,
      ADR0 => u_CORTEXM0DS_u_logic_Lr9wx4,
      ADR1 => u_CORTEXM0DS_u_logic_Y5ywx4_0,
      ADR5 => u_CORTEXM0DS_u_logic_Mmux_D5ywx411_26147,
      O => u_CORTEXM0DS_u_logic_Zwwwx4_Gxwwx4_AND_4345_o
    );
  u_CORTEXM0DS_u_logic_Mmux_D5ywx411_1 : X_LUT6
    generic map(
      LOC => "SLICE_X18Y112",
      INIT => X"3F3F2A2AC03FD52A"
    )
    port map (
      ADR2 => u_CORTEXM0DS_u_logic_Fzl2z4_27730,
      ADR3 => u_CORTEXM0DS_u_logic_Ark2z4_25827,
      ADR0 => u_CORTEXM0DS_u_logic_Bxxwx4,
      ADR1 => u_CORTEXM0DS_u_logic_Hnwwx4,
      ADR4 => u_CORTEXM0DS_u_logic_V7ywx4,
      ADR5 => u_CORTEXM0DS_u_logic_Y5ywx4_0,
      O => u_CORTEXM0DS_u_logic_Mmux_D5ywx411_26147
    );
  u_CORTEXM0DS_u_logic_B6bwx4_I6bwx4_AND_2058_o4 : X_LUT6
    generic map(
      LOC => "SLICE_X18Y111",
      INIT => X"20A0000000000000"
    )
    port map (
      ADR3 => u_CORTEXM0DS_u_logic_J5m2z4_26717,
      ADR0 => u_CORTEXM0DS_u_logic_B6bwx4_I6bwx4_AND_2058_o2_28665,
      ADR1 => u_CORTEXM0DS_u_logic_Bf9wx4,
      ADR4 => u_CORTEXM0DS_u_logic_Ebbwx4,
      ADR5 => u_CORTEXM0DS_u_logic_B6bwx4_I6bwx4_AND_2058_o1_28664,
      ADR2 => u_CORTEXM0DS_u_logic_B6bwx4_I6bwx4_AND_2058_o3_28666,
      O => u_CORTEXM0DS_u_logic_B6bwx4_I6bwx4_AND_2058_o4_28667
    );
  u_CORTEXM0DS_u_logic_B6bwx4_I6bwx4_AND_2058_o5 : X_LUT6
    generic map(
      LOC => "SLICE_X18Y111",
      INIT => X"FF330F3300330F33"
    )
    port map (
      ADR0 => '1',
      ADR1 => u_CORTEXM0DS_u_logic_Jw93z4_26804,
      ADR2 => u_CORTEXM0DS_u_logic_Xx93z4_26225,
      ADR3 => u_CORTEXM0DS_u_logic_Duc2z4,
      ADR5 => u_CORTEXM0DS_u_logic_B6bwx4_I6bwx4_AND_2058_o4_28667,
      ADR4 => u_CORTEXM0DS_u_logic_Kuc2z4,
      O => u_CORTEXM0DS_u_logic_B6bwx4_I6bwx4_AND_2058_o
    );
  u_CORTEXM0DS_u_logic_Ebbwx44_SW2 : X_LUT6
    generic map(
      LOC => "SLICE_X18Y111",
      INIT => X"272700552727AAFF"
    )
    port map (
      ADR3 => u_CORTEXM0DS_u_logic_T0m2z4_25846,
      ADR5 => u_CORTEXM0DS_u_logic_H2m2z4_25845,
      ADR1 => u_CORTEXM0DS_u_logic_V3m2z4_25839,
      ADR2 => u_CORTEXM0DS_u_logic_Yx63z4_25840,
      ADR0 => u_CORTEXM0DS_u_logic_Wzy2z4_26238,
      ADR4 => u_CORTEXM0DS_u_logic_Fgm2z4_26065,
      O => N1356
    );
  u_CORTEXM0DS_u_logic_V3m2z4 : X_FF
    generic map(
      LOC => "SLICE_X18Y111",
      INIT => '1'
    )
    port map (
      CE => u_CORTEXM0DS_u_logic_Afyvx4,
      CLK => NlwBufferSignal_u_CORTEXM0DS_u_logic_V3m2z4_CLK,
      I => NlwBufferSignal_u_CORTEXM0DS_u_logic_V3m2z4_IN,
      O => u_CORTEXM0DS_u_logic_V3m2z4_25839,
      SET => u_CORTEXM0DS_u_logic_hreset_n_inv,
      RST => GND
    );
  u_CORTEXM0DS_u_logic_Ebbwx44 : X_LUT6
    generic map(
      LOC => "SLICE_X18Y111",
      INIT => X"FFEEAAEEFFEEAAEE"
    )
    port map (
      ADR2 => '1',
      ADR5 => '1',
      ADR0 => u_CORTEXM0DS_u_logic_Rni2z4_26237,
      ADR3 => u_CORTEXM0DS_u_logic_Sjj2z4_26064,
      ADR1 => N1355,
      ADR4 => N1356,
      O => u_CORTEXM0DS_u_logic_Ebbwx4
    );
  u_CORTEXM0DS_u_logic_Df83z4 : X_FF
    generic map(
      LOC => "SLICE_X18Y120",
      INIT => '1'
    )
    port map (
      CE => u_CORTEXM0DS_u_logic_Wcyvx4,
      CLK => NlwBufferSignal_u_CORTEXM0DS_u_logic_Df83z4_CLK,
      I => NlwBufferSignal_u_CORTEXM0DS_u_logic_Df83z4_IN,
      O => u_CORTEXM0DS_u_logic_Df83z4_26866,
      SET => u_CORTEXM0DS_u_logic_hreset_n_inv,
      RST => GND
    );
  u_CORTEXM0DS_u_logic_Qhe2z4_u_CORTEXM0DS_u_logic_Qhe2z4_CMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => u_CORTEXM0DS_u_logic_I0d2z4,
      O => u_CORTEXM0DS_u_logic_I0d2z4_0
    );
  u_CORTEXM0DS_u_logic_Mmux_I0d2z4_2_f7 : X_MUX2
    generic map(
      LOC => "SLICE_X18Y116"
    )
    port map (
      IA => N1971,
      IB => N1972,
      O => u_CORTEXM0DS_u_logic_I0d2z4,
      SEL => u_CORTEXM0DS_u_logic_Cyq2z4_26532
    );
  u_CORTEXM0DS_u_logic_Mmux_I0d2z4_2_f7_F : X_LUT6
    generic map(
      LOC => "SLICE_X18Y116",
      INIT => X"FFCAF0CA0FCA00CA"
    )
    port map (
      ADR2 => u_CORTEXM0DS_u_logic_Zcn2z4_26468,
      ADR3 => u_CORTEXM0DS_u_logic_Uup2z4_25965,
      ADR1 => u_CORTEXM0DS_u_logic_Jhe2z4,
      ADR5 => u_CORTEXM0DS_u_logic_Hhd2z4,
      ADR4 => u_CORTEXM0DS_u_logic_Ohd2z4,
      ADR0 => u_CORTEXM0DS_u_logic_Qhe2z4,
      O => N1971
    );
  u_CORTEXM0DS_u_logic_Mmux_I0d2z4_2_f7_G : X_LUT6
    generic map(
      LOC => "SLICE_X18Y116",
      INIT => X"FFCAF0CA0FCA00CA"
    )
    port map (
      ADR2 => u_CORTEXM0DS_u_logic_Zcn2z4_26468,
      ADR3 => u_CORTEXM0DS_u_logic_Uup2z4_25965,
      ADR1 => u_CORTEXM0DS_u_logic_Tdg2z4,
      ADR5 => u_CORTEXM0DS_u_logic_Vff2z4,
      ADR4 => u_CORTEXM0DS_u_logic_Cgf2z4,
      ADR0 => u_CORTEXM0DS_u_logic_Aeg2z4,
      O => N1972
    );
  u_CORTEXM0DS_u_logic_Qhe2z41 : X_LUT6
    generic map(
      LOC => "SLICE_X18Y116",
      INIT => X"EFE54F45EAE04A40"
    )
    port map (
      ADR0 => u_CORTEXM0DS_u_logic_Fzl2z4_27730,
      ADR2 => u_CORTEXM0DS_u_logic_Qzq2z4_27681,
      ADR3 => u_CORTEXM0DS_u_logic_Saqwx4,
      ADR4 => u_CORTEXM0DS_u_logic_Eruwx4,
      ADR1 => u_CORTEXM0DS_u_logic_N3ywx4,
      ADR5 => u_CORTEXM0DS_u_logic_Cawwx4,
      O => u_CORTEXM0DS_u_logic_Qhe2z4
    );
  u_CORTEXM0DS_u_logic_Aeg2z41 : X_LUT6
    generic map(
      LOC => "SLICE_X18Y116",
      INIT => X"FA50EEEEFA504444"
    )
    port map (
      ADR0 => u_CORTEXM0DS_u_logic_Qzq2z4_27681,
      ADR4 => u_CORTEXM0DS_u_logic_Fzl2z4_27730,
      ADR1 => u_CORTEXM0DS_u_logic_Nrvwx4,
      ADR3 => u_CORTEXM0DS_u_logic_Zkuwx4,
      ADR5 => u_CORTEXM0DS_u_logic_Ey9wx4,
      ADR2 => u_CORTEXM0DS_u_logic_Hmqwx4,
      O => u_CORTEXM0DS_u_logic_Aeg2z4
    );
  u_CORTEXM0DS_u_logic_Tuawx41 : X_LUT6
    generic map(
      LOC => "SLICE_X18Y115",
      INIT => X"0000800000000000"
    )
    port map (
      ADR5 => u_CORTEXM0DS_u_logic_Pdi2z4_26208,
      ADR4 => u_CORTEXM0DS_u_logic_Ark2z4_25827,
      ADR3 => u_CORTEXM0DS_u_logic_Nsk2z4_25994,
      ADR2 => u_CORTEXM0DS_u_logic_Zoy2z4_25958,
      ADR0 => u_CORTEXM0DS_u_logic_Sgj2z4_25821,
      ADR1 => u_CORTEXM0DS_u_logic_Aok2z4_25881,
      O => u_CORTEXM0DS_u_logic_Tuawx41_26486
    );
  u_CORTEXM0DS_u_logic_Fuawx4_SW6 : X_LUT6
    generic map(
      LOC => "SLICE_X18Y115",
      INIT => X"FF0000FFFFFFFFFF"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR5 => u_CORTEXM0DS_u_logic_X8zvx4,
      ADR4 => u_CORTEXM0DS_u_logic_Wzawx4,
      ADR3 => u_CORTEXM0DS_u_logic_Tuawx4,
      O => N1650
    );
  u_CORTEXM0DS_u_logic_Tuawx43 : X_LUT6
    generic map(
      LOC => "SLICE_X18Y115",
      INIT => X"FFFFFFFFEEFEAAFA"
    )
    port map (
      ADR4 => u_CORTEXM0DS_u_logic_I6z2z4_26490,
      ADR0 => u_CORTEXM0DS_u_logic_Tuawx41_26486,
      ADR2 => u_CORTEXM0DS_u_logic_W19wx4,
      ADR1 => u_CORTEXM0DS_u_logic_Ul9wx4,
      ADR5 => N753,
      ADR3 => u_CORTEXM0DS_u_logic_K952z4_R952z4_AND_5775_o,
      O => u_CORTEXM0DS_u_logic_Tuawx4
    );
  u_CORTEXM0DS_u_logic_Fuawx4_SW3 : X_LUT6
    generic map(
      LOC => "SLICE_X18Y115",
      INIT => X"FFAAFF55BBAA7755"
    )
    port map (
      ADR2 => '1',
      ADR3 => u_CORTEXM0DS_u_logic_Pdi2z4_26208,
      ADR5 => N166,
      ADR1 => u_CORTEXM0DS_u_logic_Jucwx4,
      ADR0 => u_CORTEXM0DS_u_logic_Wzawx4,
      ADR4 => u_CORTEXM0DS_u_logic_Tuawx4,
      O => N1649
    );
  u_CORTEXM0DS_u_logic_Mmux_Gd3wx411_SW1 : X_LUT6
    generic map(
      LOC => "SLICE_X18Y117",
      INIT => X"DC10DF13DF13DF13"
    )
    port map (
      ADR3 => u_CORTEXM0DS_u_logic_Gci2z4_27646,
      ADR2 => u_CORTEXM0DS_u_logic_Wai2z4_25867,
      ADR1 => u_CORTEXM0DS_u_logic_Qb3wx4,
      ADR4 => u_CORTEXM0DS_u_logic_Omcwx4_Vmcwx4_AND_2244_o,
      ADR0 => u_CORTEXM0DS_u_logic_Fc7wx4,
      ADR5 => u_CORTEXM0DS_u_logic_Y5zvx42_28147,
      O => N1044
    );
  u_CORTEXM0DS_u_logic_Mmux_Gd3wx411_SW0 : X_LUT6
    generic map(
      LOC => "SLICE_X18Y117",
      INIT => X"88D888D88DDD8DDD"
    )
    port map (
      ADR4 => '1',
      ADR1 => u_CORTEXM0DS_u_logic_Gci2z4_27646,
      ADR2 => u_CORTEXM0DS_u_logic_Wai2z4_25867,
      ADR0 => u_CORTEXM0DS_u_logic_Qb3wx4,
      ADR3 => u_CORTEXM0DS_u_logic_Fc7wx4,
      ADR5 => u_CORTEXM0DS_u_logic_Y5zvx42_28147,
      O => N1043
    );
  u_CORTEXM0DS_u_logic_Fc7wx44 : X_LUT6
    generic map(
      LOC => "SLICE_X18Y117",
      INIT => X"4C4C00005F500F00"
    )
    port map (
      ADR2 => u_CORTEXM0DS_u_logic_Ar7wx4,
      ADR5 => u_CORTEXM0DS_u_logic_Wkwwx4_Ay7wx4_AND_4307_o,
      ADR1 => u_CORTEXM0DS_u_logic_Xs7wx4,
      ADR0 => u_CORTEXM0DS_u_logic_Hr7wx4,
      ADR4 => u_CORTEXM0DS_u_logic_Fc7wx41_28969,
      ADR3 => u_CORTEXM0DS_u_logic_Fc7wx43_29420,
      O => u_CORTEXM0DS_u_logic_Fc7wx4
    );
  u_CORTEXM0DS_u_logic_Fc7wx43 : X_LUT6
    generic map(
      LOC => "SLICE_X18Y117",
      INIT => X"0F0F05270F0F8DAF"
    )
    port map (
      ADR0 => u_CORTEXM0DS_u_logic_Dp7wx4,
      ADR2 => u_CORTEXM0DS_u_logic_U2ewx4,
      ADR4 => u_CORTEXM0DS_u_logic_Mcgvx4_Zm7wx4_AND_4311_o_0,
      ADR3 => N982,
      ADR5 => N983,
      ADR1 => u_CORTEXM0DS_u_logic_Tq7wx4,
      O => u_CORTEXM0DS_u_logic_Fc7wx43_29420
    );
  u_CORTEXM0DS_u_logic_Mrsvx412_u_CORTEXM0DS_u_logic_Mrsvx412_CMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => u_CORTEXM0DS_u_logic_Mrsvx412_10914,
      O => u_CORTEXM0DS_u_logic_Mrsvx412_0
    );
  u_CORTEXM0DS_u_logic_Mrsvx412 : X_MUX2
    generic map(
      LOC => "SLICE_X18Y118"
    )
    port map (
      IA => N1949,
      IB => N1950,
      O => u_CORTEXM0DS_u_logic_Mrsvx412_10914,
      SEL => u_CORTEXM0DS_u_logic_Ark2z4_25827
    );
  u_CORTEXM0DS_u_logic_Mrsvx412_F : X_LUT6
    generic map(
      LOC => "SLICE_X18Y118",
      INIT => X"DDDD00C0DDDD00C0"
    )
    port map (
      ADR5 => '1',
      ADR4 => u_CORTEXM0DS_u_logic_Nsk2z4_25994,
      ADR0 => u_CORTEXM0DS_u_logic_Aok2z4_25881,
      ADR1 => u_CORTEXM0DS_u_logic_Tki2z4_25989,
      ADR2 => u_CORTEXM0DS_u_logic_Npk2z4_25818,
      ADR3 => u_CORTEXM0DS_u_logic_O5t2z4_25820,
      O => N1949
    );
  u_CORTEXM0DS_u_logic_Mrsvx412_G : X_LUT6
    generic map(
      LOC => "SLICE_X18Y118",
      INIT => X"FFFFF555FFEFF544"
    )
    port map (
      ADR0 => u_CORTEXM0DS_u_logic_O5t2z4_25820,
      ADR5 => u_CORTEXM0DS_u_logic_A4t2z4_25978,
      ADR1 => u_CORTEXM0DS_u_logic_Tki2z4_25989,
      ADR3 => u_CORTEXM0DS_u_logic_L8t2z4_25825,
      ADR4 => u_CORTEXM0DS_u_logic_Nsk2z4_25994,
      ADR2 => u_CORTEXM0DS_u_logic_Npk2z4_25818,
      O => N1950
    );
  u_CORTEXM0DS_u_logic_Djzvx45 : X_LUT6
    generic map(
      LOC => "SLICE_X18Y126",
      INIT => X"15003F0015153F3F"
    )
    port map (
      ADR1 => u_CORTEXM0DS_u_logic_O5k2z4_26854,
      ADR0 => u_CORTEXM0DS_u_logic_D7k2z4_29427,
      ADR5 => u_CORTEXM0DS_u_logic_Nqz2z4_27568,
      ADR4 => u_CORTEXM0DS_u_logic_Y21xx4,
      ADR2 => u_CORTEXM0DS_u_logic_C51xx4,
      ADR3 => u_CORTEXM0DS_u_logic_Bm52z4_Cc52z4_OR_1164_o,
      O => u_CORTEXM0DS_u_logic_Djzvx45_29046
    );
  u_CORTEXM0DS_u_logic_Hlzvx42_SW0 : X_LUT6
    generic map(
      LOC => "SLICE_X18Y126",
      INIT => X"F000F000FAAAFAAA"
    )
    port map (
      ADR4 => '1',
      ADR1 => '1',
      ADR2 => u_CORTEXM0DS_u_logic_D7k2z4_29427,
      ADR0 => u_CORTEXM0DS_u_logic_Fn13z4_27005,
      ADR3 => u_CORTEXM0DS_u_logic_Ue9wx4,
      ADR5 => u_CORTEXM0DS_u_logic_Gsc2z4_Nsc2z4_OR_1316_o,
      O => N967
    );
  u_CORTEXM0DS_u_logic_Hlzvx43 : X_LUT6
    generic map(
      LOC => "SLICE_X18Y126",
      INIT => X"F3005100F3F35151"
    )
    port map (
      ADR0 => u_CORTEXM0DS_u_logic_Gf53z4_26954,
      ADR5 => u_CORTEXM0DS_u_logic_Ow23z4_27359,
      ADR1 => u_CORTEXM0DS_u_logic_Hn03z4_27046,
      ADR2 => u_CORTEXM0DS_u_logic_Erc2z4_Tja2z4_OR_1314_o,
      ADR3 => u_CORTEXM0DS_u_logic_Gsc2z4_Erc2z4_OR_1317_o,
      ADR4 => u_CORTEXM0DS_u_logic_Gsc2z4_Lrc2z4_OR_1319_o,
      O => u_CORTEXM0DS_u_logic_Hlzvx43_29426
    );
  u_CORTEXM0DS_u_logic_D7k2z4 : X_FF
    generic map(
      LOC => "SLICE_X18Y126",
      INIT => '1'
    )
    port map (
      CE => u_CORTEXM0DS_u_logic_G02wx4_inv,
      CLK => NlwBufferSignal_u_CORTEXM0DS_u_logic_D7k2z4_CLK,
      I => NlwBufferSignal_u_CORTEXM0DS_u_logic_D7k2z4_IN,
      O => u_CORTEXM0DS_u_logic_D7k2z4_29427,
      SET => u_CORTEXM0DS_u_logic_hreset_n_inv,
      RST => GND
    );
  u_CORTEXM0DS_u_logic_Hlzvx45_SW0 : X_LUT6
    generic map(
      LOC => "SLICE_X18Y126",
      INIT => X"1500000015000000"
    )
    port map (
      ADR5 => '1',
      ADR2 => u_CORTEXM0DS_u_logic_O5k2z4_26854,
      ADR3 => u_CORTEXM0DS_u_logic_Hlzvx41_29064,
      ADR1 => u_CORTEXM0DS_u_logic_Bf9wx4,
      ADR0 => N967,
      ADR4 => u_CORTEXM0DS_u_logic_Hlzvx43_29426,
      O => N551
    );
  u_CORTEXM0DS_u_logic_Kqzvx44_u_CORTEXM0DS_u_logic_Kqzvx44_DMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => u_CORTEXM0DS_u_logic_Nd3wx44_11128,
      O => u_CORTEXM0DS_u_logic_Nd3wx44_0
    );
  u_CORTEXM0DS_u_logic_Kqzvx43 : X_LUT6
    generic map(
      LOC => "SLICE_X18Y128",
      INIT => X"00000F0F00000F0F"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR3 => '1',
      ADR2 => u_CORTEXM0DS_u_logic_C193z4_27208,
      ADR4 => u_CORTEXM0DS_u_logic_T1d3z4_25833,
      ADR5 => '1',
      O => u_CORTEXM0DS_u_logic_Kqzvx44_27876
    );
  u_CORTEXM0DS_u_logic_Nd3wx44 : X_LUT5
    generic map(
      LOC => "SLICE_X18Y128",
      INIT => X"00550033"
    )
    port map (
      ADR0 => u_CORTEXM0DS_u_logic_T253z4_26527,
      ADR1 => u_CORTEXM0DS_u_logic_Xti2z4_27637,
      ADR3 => u_CORTEXM0DS_u_logic_Svk2z4_25841,
      ADR2 => '1',
      ADR4 => u_CORTEXM0DS_u_logic_T1d3z4_25833,
      O => u_CORTEXM0DS_u_logic_Nd3wx44_11128
    );
  u_CORTEXM0DS_u_logic_Kqzvx4511 : X_LUT6
    generic map(
      LOC => "SLICE_X18Y134",
      INIT => X"0000000005050505"
    )
    port map (
      ADR3 => '1',
      ADR1 => '1',
      ADR4 => '1',
      ADR0 => u_CORTEXM0DS_u_logic_N3v2z4_26003,
      ADR2 => u_CORTEXM0DS_u_logic_M743z4_26002,
      ADR5 => u_CORTEXM0DS_u_logic_Nz73z4_26001,
      O => u_CORTEXM0DS_u_logic_Kqzvx451
    );
  u_CORTEXM0DS_u_logic_C193z4 : X_FF
    generic map(
      LOC => "SLICE_X18Y134",
      INIT => '1'
    )
    port map (
      CE => u_CORTEXM0DS_u_logic_Xppvx4_0,
      CLK => NlwBufferSignal_u_CORTEXM0DS_u_logic_C193z4_CLK,
      I => NlwBufferSignal_u_CORTEXM0DS_u_logic_C193z4_IN,
      O => u_CORTEXM0DS_u_logic_C193z4_27208,
      SET => u_CORTEXM0DS_u_logic_hreset_n_inv,
      RST => GND
    );
  u_CORTEXM0DS_u_logic_U7uwx45_SW0 : X_LUT6
    generic map(
      LOC => "SLICE_X18Y134",
      INIT => X"110511AFBB05BBAF"
    )
    port map (
      ADR5 => u_CORTEXM0DS_u_logic_Eq63z4_27048,
      ADR1 => u_CORTEXM0DS_u_logic_Pbl2z4_26005,
      ADR4 => u_CORTEXM0DS_u_logic_Nz73z4_26001,
      ADR2 => u_CORTEXM0DS_u_logic_C193z4_27208,
      ADR3 => u_CORTEXM0DS_u_logic_Sjj2z4_26064,
      ADR0 => u_CORTEXM0DS_u_logic_Fgm2z4_26065,
      O => N1617
    );
  u_CORTEXM0DS_u_logic_Fi93z4 : X_FF
    generic map(
      LOC => "SLICE_X18Y135",
      INIT => '1'
    )
    port map (
      CE => u_CORTEXM0DS_u_logic_Xppvx4_0,
      CLK => NlwBufferSignal_u_CORTEXM0DS_u_logic_Fi93z4_CLK,
      I => NlwBufferSignal_u_CORTEXM0DS_u_logic_Fi93z4_IN,
      O => u_CORTEXM0DS_u_logic_Fi93z4_26987,
      SET => u_CORTEXM0DS_u_logic_hreset_n_inv,
      RST => GND
    );
  u_CORTEXM0DS_u_logic_Y5zvx42 : X_LUT6
    generic map(
      LOC => "SLICE_X18Y124",
      INIT => X"40008888C888C8C8"
    )
    port map (
      ADR3 => u_CORTEXM0DS_u_logic_Muawx4,
      ADR5 => u_CORTEXM0DS_u_logic_X8zvx4,
      ADR1 => u_CORTEXM0DS_u_logic_Y5zvx41_28768,
      ADR0 => u_CORTEXM0DS_u_logic_F872z4_M872z4_AND_6041_o,
      ADR4 => u_CORTEXM0DS_u_logic_Phh2z4,
      ADR2 => u_CORTEXM0DS_u_logic_Fuawx4_26691,
      O => u_CORTEXM0DS_u_logic_Y5zvx42_28147
    );
  u_CORTEXM0DS_u_logic_Mmux_Phh2z411 : X_LUT6
    generic map(
      LOC => "SLICE_X18Y124",
      INIT => X"0F2D0F3C0FA50FF0"
    )
    port map (
      ADR1 => u_CORTEXM0DS_u_logic_C3z2z4_26806,
      ADR3 => u_CORTEXM0DS_u_logic_Bx9vx4_H1cwx4_AND_2232_o,
      ADR5 => u_CORTEXM0DS_u_logic_Y29wx4,
      ADR4 => u_CORTEXM0DS_u_logic_W19wx4,
      ADR2 => u_CORTEXM0DS_u_logic_Wzawx4,
      ADR0 => u_CORTEXM0DS_u_logic_Nd3wx4,
      O => u_CORTEXM0DS_u_logic_Phh2z4
    );
  u_CORTEXM0DS_u_logic_Nd3wx49 : X_LUT6
    generic map(
      LOC => "SLICE_X18Y124",
      INIT => X"F500310000000000"
    )
    port map (
      ADR0 => u_CORTEXM0DS_u_logic_Ll73z4_27189,
      ADR1 => u_CORTEXM0DS_u_logic_Kt33z4_27256,
      ADR2 => u_CORTEXM0DS_u_logic_Op52z4_Zk52z4_OR_1169_o,
      ADR4 => u_CORTEXM0DS_u_logic_Sk52z4_Vb52z4_OR_1167_o,
      ADR3 => u_CORTEXM0DS_u_logic_Nd3wx47_29000,
      ADR5 => u_CORTEXM0DS_u_logic_Nd3wx48_29001,
      O => u_CORTEXM0DS_u_logic_Nd3wx49_28553
    );
  u_CORTEXM0DS_u_logic_Kt33z4 : X_FF
    generic map(
      LOC => "SLICE_X18Y124",
      INIT => '1'
    )
    port map (
      CE => u_CORTEXM0DS_u_logic_Rdyvx4_0,
      CLK => NlwBufferSignal_u_CORTEXM0DS_u_logic_Kt33z4_CLK,
      I => NlwBufferSignal_u_CORTEXM0DS_u_logic_Kt33z4_IN,
      O => u_CORTEXM0DS_u_logic_Kt33z4_27256,
      SET => u_CORTEXM0DS_u_logic_hreset_n_inv,
      RST => GND
    );
  u_CORTEXM0DS_u_logic_Nd3wx410 : X_LUT6
    generic map(
      LOC => "SLICE_X18Y124",
      INIT => X"FFFF0000CCFA0000"
    )
    port map (
      ADR3 => u_CORTEXM0DS_u_logic_H3d3z4_25834,
      ADR0 => u_CORTEXM0DS_u_logic_Nd3wx44_0,
      ADR1 => u_CORTEXM0DS_u_logic_Nd3wx42_28999,
      ADR5 => u_CORTEXM0DS_u_logic_Nd3wx43_28998,
      ADR2 => N1795,
      ADR4 => u_CORTEXM0DS_u_logic_Nd3wx49_28553,
      O => u_CORTEXM0DS_u_logic_Nd3wx4
    );
  u_CORTEXM0DS_u_logic_Nz73z4 : X_FF
    generic map(
      LOC => "SLICE_X18Y137",
      INIT => '1'
    )
    port map (
      CE => u_CORTEXM0DS_u_logic_Wcyvx4,
      CLK => NlwBufferSignal_u_CORTEXM0DS_u_logic_Nz73z4_CLK,
      I => NlwBufferSignal_u_CORTEXM0DS_u_logic_Nz73z4_IN,
      O => u_CORTEXM0DS_u_logic_Nz73z4_26001,
      SET => u_CORTEXM0DS_u_logic_hreset_n_inv,
      RST => GND
    );
  u_CORTEXM0DS_u_logic_Nqz2z4_u_CORTEXM0DS_u_logic_Nqz2z4_DMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => N1867,
      O => N1867_0
    );
  u_CORTEXM0DS_u_logic_K1wvx42 : X_LUT6
    generic map(
      LOC => "SLICE_X18Y125",
      INIT => X"F0A0F0C0F0A0F0C0"
    )
    port map (
      ADR2 => u_CORTEXM0DS_u_logic_Ark2z4_25827,
      ADR3 => u_CORTEXM0DS_u_logic_Nsk2z4_25994,
      ADR4 => u_CORTEXM0DS_u_logic_Npk2z4_25818,
      ADR1 => u_CORTEXM0DS_u_logic_Sgj2z4_25821,
      ADR0 => u_CORTEXM0DS_u_logic_Aok2z4_25881,
      ADR5 => '1',
      O => u_CORTEXM0DS_u_logic_K1wvx42_29424
    );
  u_CORTEXM0DS_u_logic_Ro1wx4_SW1 : X_LUT5
    generic map(
      LOC => "SLICE_X18Y125",
      INIT => X"FFFFFFBB"
    )
    port map (
      ADR2 => '1',
      ADR3 => u_CORTEXM0DS_u_logic_Nsk2z4_25994,
      ADR4 => u_CORTEXM0DS_u_logic_Npk2z4_25818,
      ADR1 => u_CORTEXM0DS_u_logic_Sgj2z4_25821,
      ADR0 => u_CORTEXM0DS_u_logic_Aok2z4_25881,
      O => N1867
    );
  u_CORTEXM0DS_u_logic_K1wvx43 : X_LUT6
    generic map(
      LOC => "SLICE_X18Y125",
      INIT => X"FFFFFFFF0505C5FF"
    )
    port map (
      ADR4 => u_CORTEXM0DS_u_logic_Fij2z4_25819,
      ADR2 => u_CORTEXM0DS_u_logic_Ffj2z4_25823,
      ADR1 => u_CORTEXM0DS_u_logic_Sgj2z4_25821,
      ADR3 => u_CORTEXM0DS_u_logic_Aok2z4_25881,
      ADR0 => u_CORTEXM0DS_u_logic_Npk2z4_25818,
      ADR5 => u_CORTEXM0DS_u_logic_K1wvx42_29424,
      O => u_CORTEXM0DS_u_logic_K1wvx43_28208
    );
  u_CORTEXM0DS_u_logic_Nqz2z4 : X_FF
    generic map(
      LOC => "SLICE_X18Y125",
      INIT => '1'
    )
    port map (
      CE => u_CORTEXM0DS_u_logic_Teyvx4,
      CLK => NlwBufferSignal_u_CORTEXM0DS_u_logic_Nqz2z4_CLK,
      I => NlwBufferSignal_u_CORTEXM0DS_u_logic_Nqz2z4_IN,
      O => u_CORTEXM0DS_u_logic_Nqz2z4_27568,
      SET => u_CORTEXM0DS_u_logic_hreset_n_inv,
      RST => GND
    );
  u_CORTEXM0DS_u_logic_Eut2z4 : X_FF
    generic map(
      LOC => "SLICE_X18Y136",
      INIT => '1'
    )
    port map (
      CE => u_CORTEXM0DS_u_logic_Hfyvx4,
      CLK => NlwBufferSignal_u_CORTEXM0DS_u_logic_Eut2z4_CLK,
      I => NlwBufferSignal_u_CORTEXM0DS_u_logic_Eut2z4_IN,
      O => u_CORTEXM0DS_u_logic_Eut2z4_27211,
      SET => u_CORTEXM0DS_u_logic_hreset_n_inv,
      RST => GND
    );
  u_CORTEXM0DS_u_logic_Mmux_Z78wx4143 : X_LUT6
    generic map(
      LOC => "SLICE_X18Y123",
      INIT => X"22F222F2FFFF22F2"
    )
    port map (
      ADR1 => u_CORTEXM0DS_u_logic_Lk9wx4_B19wx4_XOR_33_o,
      ADR5 => u_CORTEXM0DS_u_logic_Uz9wx4_B19wx4_XOR_35_o,
      ADR3 => u_CORTEXM0DS_u_logic_H3awx4_O3awx4_AND_1952_o,
      ADR4 => u_CORTEXM0DS_u_logic_Euzvx4,
      ADR0 => u_CORTEXM0DS_u_logic_F32wx4,
      ADR2 => u_CORTEXM0DS_u_logic_Hlzvx4,
      O => u_CORTEXM0DS_u_logic_Mmux_Z78wx4144_27168
    );
  u_CORTEXM0DS_u_logic_Hlzvx45 : X_LUT6
    generic map(
      LOC => "SLICE_X18Y123",
      INIT => X"AA000F0F33333333"
    )
    port map (
      ADR2 => u_CORTEXM0DS_u_logic_S8k2z4_27001,
      ADR1 => u_CORTEXM0DS_u_logic_Lgi3z4_26246,
      ADR0 => u_CORTEXM0DS_u_logic_Feqwx4,
      ADR5 => u_CORTEXM0DS_u_logic_Duc2z4,
      ADR3 => N551,
      ADR4 => u_CORTEXM0DS_u_logic_Kuc2z4,
      O => u_CORTEXM0DS_u_logic_Hlzvx4
    );
  u_CORTEXM0DS_u_logic_Feqwx44_SW4 : X_LUT6
    generic map(
      LOC => "SLICE_X18Y123",
      INIT => X"0F0033550FFF3355"
    )
    port map (
      ADR0 => u_CORTEXM0DS_u_logic_Y1v2z4_27146,
      ADR5 => u_CORTEXM0DS_u_logic_Pst2z4_27578,
      ADR2 => u_CORTEXM0DS_u_logic_Z3k2z4_27116,
      ADR1 => u_CORTEXM0DS_u_logic_K2k2z4_26688,
      ADR3 => u_CORTEXM0DS_u_logic_Sjj2z4_26064,
      ADR4 => u_CORTEXM0DS_u_logic_Fgm2z4_26065,
      O => N1627
    );
  u_CORTEXM0DS_u_logic_K2k2z4 : X_FF
    generic map(
      LOC => "SLICE_X18Y123",
      INIT => '1'
    )
    port map (
      CE => u_CORTEXM0DS_u_logic_Ofyvx4,
      CLK => NlwBufferSignal_u_CORTEXM0DS_u_logic_K2k2z4_CLK,
      I => NlwBufferSignal_u_CORTEXM0DS_u_logic_K2k2z4_IN,
      O => u_CORTEXM0DS_u_logic_K2k2z4_26688,
      SET => u_CORTEXM0DS_u_logic_hreset_n_inv,
      RST => GND
    );
  u_CORTEXM0DS_u_logic_Feqwx44 : X_LUT6
    generic map(
      LOC => "SLICE_X18Y123",
      INIT => X"FAFFFAAAFAFFFAAA"
    )
    port map (
      ADR5 => '1',
      ADR1 => '1',
      ADR0 => u_CORTEXM0DS_u_logic_Rni2z4_26237,
      ADR3 => u_CORTEXM0DS_u_logic_Wzy2z4_26238,
      ADR4 => N1626,
      ADR2 => N1627,
      O => u_CORTEXM0DS_u_logic_Feqwx4
    );
  u_CORTEXM0DS_u_logic_Izpvx42_SW0 : X_LUT6
    generic map(
      LOC => "SLICE_X18Y130",
      INIT => X"0FCFAFEF00CCAAEE"
    )
    port map (
      ADR0 => u_CORTEXM0DS_u_logic_Rd63z4_27250,
      ADR1 => u_CORTEXM0DS_u_logic_Zkk2z4_27512,
      ADR5 => u_CORTEXM0DS_u_logic_Ggk2z4_27309,
      ADR4 => u_CORTEXM0DS_u_logic_Op52z4_Gl52z4_OR_1175_o,
      ADR3 => u_CORTEXM0DS_u_logic_Op52z4_Bm52z4_OR_1174_o,
      ADR2 => u_CORTEXM0DS_u_logic_Vp52z4_Vb52z4_OR_1171_o,
      O => N1452
    );
  u_CORTEXM0DS_u_logic_Izpvx42 : X_LUT6
    generic map(
      LOC => "SLICE_X18Y130",
      INIT => X"00AA00FB00AA00FF"
    )
    port map (
      ADR5 => u_CORTEXM0DS_u_logic_Rht2z4_27511,
      ADR2 => u_CORTEXM0DS_u_logic_Svk2z4_25841,
      ADR1 => u_CORTEXM0DS_u_logic_Yaz2z4_25842,
      ADR4 => u_CORTEXM0DS_u_logic_T1d3z4_25833,
      ADR0 => u_CORTEXM0DS_u_logic_SF28112_29428,
      ADR3 => N1452,
      O => u_CORTEXM0DS_u_logic_Izpvx45_26007
    );
  u_CORTEXM0DS_u_logic_SF28111 : X_LUT6
    generic map(
      LOC => "SLICE_X18Y130",
      INIT => X"330033000000FFFF"
    )
    port map (
      ADR0 => '1',
      ADR2 => '1',
      ADR1 => u_CORTEXM0DS_u_logic_Nf03z4_27065,
      ADR4 => u_CORTEXM0DS_u_logic_Ql23z4_27287,
      ADR5 => u_CORTEXM0DS_u_logic_Yaz2z4_25842,
      ADR3 => u_CORTEXM0DS_u_logic_T1d3z4_25833,
      O => u_CORTEXM0DS_u_logic_SF28111_29429
    );
  u_CORTEXM0DS_u_logic_Nf03z4 : X_FF
    generic map(
      LOC => "SLICE_X18Y130",
      INIT => '1'
    )
    port map (
      CE => u_CORTEXM0DS_u_logic_Meyvx4_0,
      CLK => NlwBufferSignal_u_CORTEXM0DS_u_logic_Nf03z4_CLK,
      I => NlwBufferSignal_u_CORTEXM0DS_u_logic_Nf03z4_IN,
      O => u_CORTEXM0DS_u_logic_Nf03z4_27065,
      SET => u_CORTEXM0DS_u_logic_hreset_n_inv,
      RST => GND
    );
  u_CORTEXM0DS_u_logic_SF28112 : X_LUT6
    generic map(
      LOC => "SLICE_X18Y130",
      INIT => X"773F773FFFFF3333"
    )
    port map (
      ADR2 => u_CORTEXM0DS_u_logic_Hc13z4_26901,
      ADR0 => u_CORTEXM0DS_u_logic_Ohh3z4_26358,
      ADR5 => u_CORTEXM0DS_u_logic_Svk2z4_25841,
      ADR3 => u_CORTEXM0DS_u_logic_Yaz2z4_25842,
      ADR1 => u_CORTEXM0DS_u_logic_H3d3z4_25834,
      ADR4 => u_CORTEXM0DS_u_logic_SF28111_29429,
      O => u_CORTEXM0DS_u_logic_SF28112_29428
    );
  u_CORTEXM0DS_u_logic_Djzvx41 : X_LUT6
    generic map(
      LOC => "SLICE_X18Y127",
      INIT => X"B0B000B0BBBB00BB"
    )
    port map (
      ADR5 => u_CORTEXM0DS_u_logic_Hn03z4_27046,
      ADR3 => u_CORTEXM0DS_u_logic_Nz83z4_27397,
      ADR1 => u_CORTEXM0DS_u_logic_S8k2z4_27001,
      ADR4 => u_CORTEXM0DS_u_logic_Op52z4_Bm52z4_OR_1174_o,
      ADR0 => u_CORTEXM0DS_u_logic_Gl52z4_Cc52z4_OR_1163_o,
      ADR2 => u_CORTEXM0DS_u_logic_Zk52z4_Cc52z4_OR_1168_o,
      O => u_CORTEXM0DS_u_logic_Djzvx41_29043
    );
  u_CORTEXM0DS_u_logic_O5k2z4 : X_FF
    generic map(
      LOC => "SLICE_X18Y127",
      INIT => '1'
    )
    port map (
      CE => u_CORTEXM0DS_u_logic_Pu1wx4_inv_0,
      CLK => NlwBufferSignal_u_CORTEXM0DS_u_logic_O5k2z4_CLK,
      I => NlwBufferSignal_u_CORTEXM0DS_u_logic_O5k2z4_IN,
      O => u_CORTEXM0DS_u_logic_O5k2z4_26854,
      SET => u_CORTEXM0DS_u_logic_hreset_n_inv,
      RST => GND
    );
  u_CORTEXM0DS_u_logic_Hc13z4 : X_FF
    generic map(
      LOC => "SLICE_X18Y131",
      INIT => '1'
    )
    port map (
      CE => u_CORTEXM0DS_u_logic_Feyvx4_0,
      CLK => NlwBufferSignal_u_CORTEXM0DS_u_logic_Hc13z4_CLK,
      I => NlwBufferSignal_u_CORTEXM0DS_u_logic_Hc13z4_IN,
      O => u_CORTEXM0DS_u_logic_Hc13z4_26901,
      SET => u_CORTEXM0DS_u_logic_hreset_n_inv,
      RST => GND
    );
  u_CORTEXM0DS_u_logic_Ppzvx4_SW0 : X_LUT6
    generic map(
      LOC => "SLICE_X18Y132",
      INIT => X"FFAA0302FFAAF3A2"
    )
    port map (
      ADR0 => u_CORTEXM0DS_u_logic_A5twx4_H5twx4_AND_3887_o,
      ADR2 => u_CORTEXM0DS_u_logic_R9nwx4,
      ADR5 => u_CORTEXM0DS_u_logic_Wkwwx4_Ay7wx4_AND_4307_o,
      ADR1 => u_CORTEXM0DS_u_logic_Jp3wx4,
      ADR4 => u_CORTEXM0DS_u_logic_Ratwx4_Yatwx4_AND_3908_o_26350,
      ADR3 => u_CORTEXM0DS_u_logic_Uenwx4_V7rwx4_AND_3647_o,
      O => N38
    );
  u_CORTEXM0DS_u_logic_Ppzvx4_SW1 : X_LUT6
    generic map(
      LOC => "SLICE_X18Y132",
      INIT => X"C8FA0000C8FAC8FA"
    )
    port map (
      ADR1 => u_CORTEXM0DS_u_logic_S0twx4_Z0twx4_AND_3870_o,
      ADR3 => u_CORTEXM0DS_u_logic_W6iwx4,
      ADR4 => u_CORTEXM0DS_u_logic_Kqzvx4,
      ADR5 => u_CORTEXM0DS_u_logic_Xd8wx4,
      ADR2 => u_CORTEXM0DS_u_logic_Vctwx4_Cdtwx4_AND_3918_o_26482,
      ADR0 => u_CORTEXM0DS_u_logic_S9rwx4_Z9rwx4_AND_3655_o,
      O => N592
    );
  u_CORTEXM0DS_u_logic_Xmzvx4_SW0_SW0 : X_LUT6
    generic map(
      LOC => "SLICE_X18Y132",
      INIT => X"FF0FFFF7FF00FF37"
    )
    port map (
      ADR4 => u_CORTEXM0DS_u_logic_Nozvx4,
      ADR2 => u_CORTEXM0DS_u_logic_J4awx4_O3awx4_AND_1954_o,
      ADR5 => u_CORTEXM0DS_u_logic_X8zvx4,
      ADR0 => u_CORTEXM0DS_u_logic_Muawx4,
      ADR1 => u_CORTEXM0DS_u_logic_Fuawx4_26691,
      ADR3 => u_CORTEXM0DS_u_logic_Bpzvx4,
      O => N355
    );
  u_CORTEXM0DS_u_logic_Edl2z4 : X_FF
    generic map(
      LOC => "SLICE_X18Y132",
      INIT => '1'
    )
    port map (
      CE => u_CORTEXM0DS_u_logic_Ofyvx4,
      CLK => NlwBufferSignal_u_CORTEXM0DS_u_logic_Edl2z4_CLK,
      I => u_CORTEXM0DS_u_logic_Xmzvx4_26363,
      O => u_CORTEXM0DS_u_logic_Edl2z4_27212,
      SET => u_CORTEXM0DS_u_logic_hreset_n_inv,
      RST => GND
    );
  u_CORTEXM0DS_u_logic_Xmzvx4 : X_LUT6
    generic map(
      LOC => "SLICE_X18Y132",
      INIT => X"FFFFFFFFFF7FFF5F"
    )
    port map (
      ADR1 => u_CORTEXM0DS_u_logic_Omcwx4_Vmcwx4_AND_2244_o,
      ADR3 => N355,
      ADR2 => N38,
      ADR4 => u_CORTEXM0DS_u_logic_Pri3z4_26_0,
      ADR0 => N592,
      ADR5 => u_CORTEXM0DS_u_logic_Q8rwx4_X8rwx4_AND_3649_o_26339,
      O => u_CORTEXM0DS_u_logic_Xmzvx4_26363
    );
  u_CORTEXM0DS_u_logic_Fn13z4 : X_FF
    generic map(
      LOC => "SLICE_X18Y133",
      INIT => '1'
    )
    port map (
      CE => u_CORTEXM0DS_u_logic_Feyvx4_0,
      CLK => NlwBufferSignal_u_CORTEXM0DS_u_logic_Fn13z4_CLK,
      I => NlwBufferSignal_u_CORTEXM0DS_u_logic_Fn13z4_IN,
      O => u_CORTEXM0DS_u_logic_Fn13z4_27005,
      SET => u_CORTEXM0DS_u_logic_hreset_n_inv,
      RST => GND
    );
  u_CORTEXM0DS_u_logic_Z3k2z4_u_CORTEXM0DS_u_logic_Z3k2z4_CMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => N250,
      O => N250_0
    );
  u_CORTEXM0DS_u_logic_Jb3wx4_hready_i_AND_1381_o1 : X_LUT6
    generic map(
      LOC => "SLICE_X18Y122",
      INIT => X"CCCC4444CCCC444C"
    )
    port map (
      ADR1 => u_ahb_bridge_u_state_machine_HREADY_0,
      ADR3 => u_CORTEXM0DS_u_logic_Mtqvx4,
      ADR5 => u_CORTEXM0DS_u_logic_Fij2z4_25819,
      ADR2 => u_CORTEXM0DS_u_logic_Ffj2z4_25823,
      ADR4 => u_CORTEXM0DS_u_logic_K0qvx4,
      ADR0 => u_CORTEXM0DS_u_logic_Qb3wx4,
      O => u_CORTEXM0DS_u_logic_Jb3wx4_hready_i_AND_1381_o
    );
  u_CORTEXM0DS_u_logic_K0qvx41 : X_LUT6
    generic map(
      LOC => "SLICE_X18Y122",
      INIT => X"0000030300000303"
    )
    port map (
      ADR0 => '1',
      ADR3 => '1',
      ADR2 => u_CORTEXM0DS_u_logic_Ll0xx4_Sl0xx4_AND_4686_o,
      ADR4 => u_CORTEXM0DS_u_logic_Zcn2z4_26468,
      ADR1 => u_CORTEXM0DS_u_logic_Cyq2z4_26532,
      ADR5 => '1',
      O => u_CORTEXM0DS_u_logic_K0qvx4
    );
  u_CORTEXM0DS_u_logic_Upyvx4_SW0 : X_LUT5
    generic map(
      LOC => "SLICE_X18Y122",
      INIT => X"CCCC0000"
    )
    port map (
      ADR0 => '1',
      ADR3 => '1',
      ADR2 => '1',
      ADR4 => u_CORTEXM0DS_u_logic_Zcn2z4_26468,
      ADR1 => u_CORTEXM0DS_u_logic_Cyq2z4_26532,
      O => N250
    );
  u_CORTEXM0DS_u_logic_Mmux_Gd3wx411 : X_LUT6
    generic map(
      LOC => "SLICE_X18Y122",
      INIT => X"FFFF0000F050F050"
    )
    port map (
      ADR1 => '1',
      ADR5 => u_CORTEXM0DS_u_logic_Wai2z4_25867,
      ADR3 => u_CORTEXM0DS_u_logic_Omcwx4_Vmcwx4_AND_2244_o,
      ADR2 => u_CORTEXM0DS_u_logic_Y5zvx42_28147,
      ADR4 => u_CORTEXM0DS_u_logic_Fc7wx4,
      ADR0 => u_CORTEXM0DS_u_logic_Pri3z4_32_0,
      O => u_CORTEXM0DS_u_logic_Gd3wx4
    );
  u_CORTEXM0DS_u_logic_Z3k2z4 : X_FF
    generic map(
      LOC => "SLICE_X18Y122",
      INIT => '1'
    )
    port map (
      CE => u_CORTEXM0DS_u_logic_Afyvx4,
      CLK => NlwBufferSignal_u_CORTEXM0DS_u_logic_Z3k2z4_CLK,
      I => NlwBufferSignal_u_CORTEXM0DS_u_logic_Z3k2z4_IN,
      O => u_CORTEXM0DS_u_logic_Z3k2z4_27116,
      SET => u_CORTEXM0DS_u_logic_hreset_n_inv,
      RST => GND
    );
  u_CORTEXM0DS_u_logic_R5zvx4_SW1 : X_LUT6
    generic map(
      LOC => "SLICE_X18Y122",
      INIT => X"FF55AA00FC54A800"
    )
    port map (
      ADR5 => u_CORTEXM0DS_u_logic_Ffj2z4_25823,
      ADR2 => u_CORTEXM0DS_u_logic_Fij2z4_25819,
      ADR0 => u_CORTEXM0DS_u_logic_K0qvx4,
      ADR1 => u_CORTEXM0DS_u_logic_Mtqvx4,
      ADR3 => u_CORTEXM0DS_u_logic_Nd3wx4,
      ADR4 => u_CORTEXM0DS_u_logic_Gd3wx4,
      O => N670
    );
  u_CORTEXM0DS_u_logic_Ohd2z41 : X_LUT6
    generic map(
      LOC => "SLICE_X19Y113",
      INIT => X"EEFCEE3022FC2230"
    )
    port map (
      ADR1 => u_CORTEXM0DS_u_logic_Qzq2z4_27681,
      ADR3 => u_CORTEXM0DS_u_logic_Fzl2z4_27730,
      ADR4 => u_CORTEXM0DS_u_logic_Icxwx4,
      ADR5 => u_CORTEXM0DS_u_logic_D9uwx4,
      ADR2 => u_CORTEXM0DS_u_logic_Mnvwx4,
      ADR0 => u_CORTEXM0DS_u_logic_G4qwx4,
      O => u_CORTEXM0DS_u_logic_Ohd2z4
    );
  u_CORTEXM0DS_u_logic_H133z4 : X_FF
    generic map(
      LOC => "SLICE_X19Y113",
      INIT => '1'
    )
    port map (
      CE => u_CORTEXM0DS_u_logic_Ydyvx4_0,
      CLK => NlwBufferSignal_u_CORTEXM0DS_u_logic_H133z4_CLK,
      I => u_CORTEXM0DS_u_logic_Oszvx4_25880,
      O => u_CORTEXM0DS_u_logic_H133z4_25879,
      SET => u_CORTEXM0DS_u_logic_hreset_n_inv,
      RST => GND
    );
  u_CORTEXM0DS_u_logic_Oszvx4 : X_LUT6
    generic map(
      LOC => "SLICE_X19Y113",
      INIT => X"FFBBFFBFFFFFFFFF"
    )
    port map (
      ADR0 => N357,
      ADR4 => u_CORTEXM0DS_u_logic_Pfnwx4_Wfnwx4_AND_3245_o_26315,
      ADR5 => N24,
      ADR1 => N654,
      ADR2 => u_CORTEXM0DS_u_logic_K0pwx4_R0pwx4_AND_3424_o,
      ADR3 => u_CORTEXM0DS_u_logic_B8nwx4_I8nwx4_AND_3224_o_26351,
      O => u_CORTEXM0DS_u_logic_Oszvx4_25880
    );
  u_CORTEXM0DS_u_logic_C4pvx4_u_CORTEXM0DS_u_logic_C4pvx4_AMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => N414,
      O => N414_0
    );
  u_CORTEXM0DS_u_logic_C4pvx43 : X_LUT6
    generic map(
      LOC => "SLICE_X19Y114",
      INIT => X"FEFE00FEFFFFFFFF"
    )
    port map (
      ADR0 => u_CORTEXM0DS_u_logic_Fij2z4_25819,
      ADR2 => u_CORTEXM0DS_u_logic_Ffj2z4_25823,
      ADR1 => u_CORTEXM0DS_u_logic_Mtqvx4,
      ADR4 => u_CORTEXM0DS_u_logic_C4pvx42_29435,
      ADR3 => u_CORTEXM0DS_u_logic_Z5pvx4,
      ADR5 => u_ahb_bridge_u_state_machine_HREADY_0,
      O => u_CORTEXM0DS_u_logic_C4pvx4
    );
  u_CORTEXM0DS_u_logic_C4pvx42 : X_LUT6
    generic map(
      LOC => "SLICE_X19Y114",
      INIT => X"FFFFFCFCFFFFF0F0"
    )
    port map (
      ADR0 => '1',
      ADR3 => '1',
      ADR5 => u_CORTEXM0DS_u_logic_Keqvx4_Ync2z4_AND_6755_o,
      ADR1 => u_CORTEXM0DS_u_logic_Kvfwx4_W8c2z4_AND_6701_o,
      ADR2 => u_CORTEXM0DS_u_logic_D9c2z4_K9c2z4_AND_6705_o,
      ADR4 => u_CORTEXM0DS_u_logic_C4pvx41_28893,
      O => u_CORTEXM0DS_u_logic_C4pvx42_29435
    );
  u_CORTEXM0DS_u_logic_Loyvx4_SW0 : X_LUT6
    generic map(
      LOC => "SLICE_X19Y114",
      INIT => X"CC33CC3388778877"
    )
    port map (
      ADR4 => '1',
      ADR2 => '1',
      ADR1 => u_CORTEXM0DS_u_logic_Hxx2z4_28323,
      ADR3 => u_CORTEXM0DS_u_logic_Fcj2z4_26073,
      ADR5 => u_CORTEXM0DS_u_logic_Kvfwx4_W8c2z4_AND_6701_o,
      ADR0 => u_CORTEXM0DS_u_logic_D9c2z4_K9c2z4_AND_6705_o,
      O => N158
    );
  u_CORTEXM0DS_u_logic_Kvfwx4_W8c2z4_AND_6701_o1 : X_LUT6
    generic map(
      LOC => "SLICE_X19Y114",
      INIT => X"FF0FFFCFFF0FFFCF"
    )
    port map (
      ADR0 => '1',
      ADR2 => u_CORTEXM0DS_u_logic_Npk2z4_25818,
      ADR4 => u_CORTEXM0DS_u_logic_Nsk2z4_25994,
      ADR1 => u_CORTEXM0DS_u_logic_Aok2z4_25881,
      ADR3 => u_CORTEXM0DS_u_logic_Tki2z4_25989,
      ADR5 => '1',
      O => u_CORTEXM0DS_u_logic_Kvfwx4_W8c2z4_AND_6701_o
    );
  u_CORTEXM0DS_u_logic_Niyvx4_Uiyvx4_AND_982_o4_SW0 : X_LUT5
    generic map(
      LOC => "SLICE_X19Y114",
      INIT => X"FF5FFFDF"
    )
    port map (
      ADR0 => u_CORTEXM0DS_u_logic_Pri3z4_1_0,
      ADR2 => u_CORTEXM0DS_u_logic_Npk2z4_25818,
      ADR4 => u_CORTEXM0DS_u_logic_Nsk2z4_25994,
      ADR1 => u_CORTEXM0DS_u_logic_Aok2z4_25881,
      ADR3 => u_CORTEXM0DS_u_logic_Tki2z4_25989,
      O => N414
    );
  u_CORTEXM0DS_u_logic_Jucwx41 : X_LUT6
    generic map(
      LOC => "SLICE_X19Y115",
      INIT => X"FFFFFFFF55555551"
    )
    port map (
      ADR0 => u_CORTEXM0DS_u_logic_A4t2z4_25978,
      ADR4 => u_CORTEXM0DS_u_logic_Aok2z4_25881,
      ADR1 => u_CORTEXM0DS_u_logic_L8t2z4_25825,
      ADR3 => u_CORTEXM0DS_u_logic_Nsk2z4_25994,
      ADR2 => u_CORTEXM0DS_u_logic_Tki2z4_25989,
      ADR5 => u_CORTEXM0DS_u_logic_O5t2z4_25820,
      O => u_CORTEXM0DS_u_logic_Jucwx4
    );
  u_CORTEXM0DS_u_logic_Olzvx41 : X_LUT6
    generic map(
      LOC => "SLICE_X19Y115",
      INIT => X"1505150500001505"
    )
    port map (
      ADR2 => u_CORTEXM0DS_u_logic_Pdi2z4_26208,
      ADR3 => u_CORTEXM0DS_u_logic_Jucwx4,
      ADR0 => u_CORTEXM0DS_u_logic_X8zvx4,
      ADR1 => N166,
      ADR5 => u_CORTEXM0DS_u_logic_Duc2z4,
      ADR4 => u_CORTEXM0DS_u_logic_I0d2z4_0,
      O => u_CORTEXM0DS_u_logic_Olzvx4
    );
  u_CORTEXM0DS_u_logic_Bsawx4_Isawx4_AND_2022_o312 : X_LUT6
    generic map(
      LOC => "SLICE_X19Y115",
      INIT => X"F3F3F3F3A2005100"
    )
    port map (
      ADR1 => u_CORTEXM0DS_u_logic_Xd8wx4,
      ADR0 => u_CORTEXM0DS_u_logic_Wzawx4,
      ADR2 => u_CORTEXM0DS_u_logic_K952z4_R952z4_AND_5775_o,
      ADR4 => u_CORTEXM0DS_u_logic_Tuawx4,
      ADR3 => u_CORTEXM0DS_u_logic_Olzvx4,
      ADR5 => u_CORTEXM0DS_u_logic_Bsawx4_Isawx4_AND_2022_o311_29436,
      O => u_CORTEXM0DS_u_logic_Bsawx4_Isawx4_AND_2022_o31
    );
  u_CORTEXM0DS_u_logic_Bsawx4_Isawx4_AND_2022_o311 : X_LUT6
    generic map(
      LOC => "SLICE_X19Y115",
      INIT => X"AAAA0000EAEE4044"
    )
    port map (
      ADR1 => u_CORTEXM0DS_u_logic_Muawx4,
      ADR2 => u_CORTEXM0DS_u_logic_Duc2z4,
      ADR0 => u_CORTEXM0DS_u_logic_Qi62z4_Xi62z4_AND_5937_o,
      ADR3 => u_CORTEXM0DS_u_logic_I0d2z4_0,
      ADR4 => N1650,
      ADR5 => N1649,
      O => u_CORTEXM0DS_u_logic_Bsawx4_Isawx4_AND_2022_o311_29436
    );
  u_CORTEXM0DS_u_logic_Grl2z4 : X_FF
    generic map(
      LOC => "SLICE_X19Y104",
      INIT => '1'
    )
    port map (
      CE => u_CORTEXM0DS_u_logic_Xppvx4_0,
      CLK => NlwBufferSignal_u_CORTEXM0DS_u_logic_Grl2z4_CLK,
      I => NlwBufferSignal_u_CORTEXM0DS_u_logic_Grl2z4_IN,
      O => u_CORTEXM0DS_u_logic_Grl2z4_26884,
      SET => u_CORTEXM0DS_u_logic_hreset_n_inv,
      RST => GND
    );
  u_CORTEXM0DS_u_logic_Xowwx42 : X_LUT6
    generic map(
      LOC => "SLICE_X19Y104",
      INIT => X"530053F0530F53FF"
    )
    port map (
      ADR4 => u_CORTEXM0DS_u_logic_Psu2z4_26885,
      ADR0 => u_CORTEXM0DS_u_logic_Qml2z4_26886,
      ADR1 => u_CORTEXM0DS_u_logic_Spl2z4_26887,
      ADR5 => u_CORTEXM0DS_u_logic_Grl2z4_26884,
      ADR3 => u_CORTEXM0DS_u_logic_Svk2z4_25841,
      ADR2 => u_CORTEXM0DS_u_logic_Yaz2z4_25842,
      O => u_CORTEXM0DS_u_logic_Xowwx42_26439
    );
  u_CORTEXM0DS_u_logic_Po73z4 : X_FF
    generic map(
      LOC => "SLICE_X19Y105",
      INIT => '1'
    )
    port map (
      CE => u_CORTEXM0DS_u_logic_Wcyvx4,
      CLK => NlwBufferSignal_u_CORTEXM0DS_u_logic_Po73z4_CLK,
      I => NlwBufferSignal_u_CORTEXM0DS_u_logic_Po73z4_IN,
      O => u_CORTEXM0DS_u_logic_Po73z4_26876,
      SET => u_CORTEXM0DS_u_logic_hreset_n_inv,
      RST => GND
    );
  u_CORTEXM0DS_u_logic_Bywwx45_SW2 : X_LUT6
    generic map(
      LOC => "SLICE_X19Y105",
      INIT => X"55000F3355FF0F33"
    )
    port map (
      ADR1 => u_CORTEXM0DS_u_logic_Grl2z4_26884,
      ADR2 => u_CORTEXM0DS_u_logic_Psu2z4_26885,
      ADR0 => u_CORTEXM0DS_u_logic_Gjt2z4_26877,
      ADR5 => u_CORTEXM0DS_u_logic_Po73z4_26876,
      ADR3 => u_CORTEXM0DS_u_logic_Wzy2z4_26238,
      ADR4 => u_CORTEXM0DS_u_logic_Fgm2z4_26065,
      O => N1444
    );
  u_CORTEXM0DS_u_logic_Fjswx43 : X_LUT6
    generic map(
      LOC => "SLICE_X19Y108",
      INIT => X"0001000000000000"
    )
    port map (
      ADR1 => u_CORTEXM0DS_u_logic_C3z2z4_26806,
      ADR4 => u_CORTEXM0DS_u_logic_Cyq2z4_26532,
      ADR0 => u_CORTEXM0DS_u_logic_K1z2z4_26807,
      ADR5 => u_CORTEXM0DS_u_logic_O5t2z4_25820,
      ADR3 => u_CORTEXM0DS_u_logic_I2t2z4_26808,
      ADR2 => u_CORTEXM0DS_u_logic_Auk2z4_26809,
      O => u_CORTEXM0DS_u_logic_Fjswx43_28531
    );
  N626_N626_BMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => N918,
      O => N918_0
    );
  u_CORTEXM0DS_u_logic_Abovx41_SW0 : X_LUT6
    generic map(
      LOC => "SLICE_X19Y93",
      INIT => X"F0F2FFFFF0F0FFFF"
    )
    port map (
      ADR2 => u_CORTEXM0DS_u_logic_Nbm2z4_27016,
      ADR1 => u_CORTEXM0DS_u_logic_Tki2z4_25989,
      ADR3 => u_CORTEXM0DS_u_logic_Sorvx4_0,
      ADR4 => u_CORTEXM0DS_u_logic_Rqywx4,
      ADR5 => u_CORTEXM0DS_u_logic_I4gvx4_B8c2z4_AND_6699_o,
      ADR0 => u_CORTEXM0DS_u_logic_Hlsvx4,
      O => N626
    );
  u_CORTEXM0DS_u_logic_Jvqvx41_SW0 : X_LUT6
    generic map(
      LOC => "SLICE_X19Y93",
      INIT => X"FFFFF3FFFFFFFFFF"
    )
    port map (
      ADR0 => '1',
      ADR4 => u_CORTEXM0DS_u_logic_Rbi3z4_26075,
      ADR2 => u_CORTEXM0DS_u_logic_Nbm2z4_27016,
      ADR3 => u_CORTEXM0DS_u_logic_Z7i2z4_26076,
      ADR1 => u_CORTEXM0DS_u_logic_Rqywx4,
      ADR5 => N626,
      O => N910
    );
  u_CORTEXM0DS_u_logic_Abovx41_SW1 : X_LUT6
    generic map(
      LOC => "SLICE_X19Y93",
      INIT => X"FF77FFFFFF77FFFF"
    )
    port map (
      ADR2 => '1',
      ADR3 => u_CORTEXM0DS_u_logic_Rbi3z4_26075,
      ADR4 => u_CORTEXM0DS_u_logic_Rqywx4,
      ADR0 => u_CORTEXM0DS_u_logic_Z7i2z4_26076,
      ADR1 => ahbmi_hrdata_18_IBUF_0,
      ADR5 => '1',
      O => N916
    );
  u_CORTEXM0DS_u_logic_Abovx41_SW2 : X_LUT5
    generic map(
      LOC => "SLICE_X19Y93",
      INIT => X"FF5FFFFF"
    )
    port map (
      ADR2 => ahbmi_hrdata_30_IBUF_0,
      ADR3 => u_CORTEXM0DS_u_logic_Rbi3z4_26075,
      ADR4 => u_CORTEXM0DS_u_logic_Rqywx4,
      ADR0 => u_CORTEXM0DS_u_logic_Z7i2z4_26076,
      ADR1 => '1',
      O => N918
    );
  u_CORTEXM0DS_u_logic_Rqywx41 : X_LUT6
    generic map(
      LOC => "SLICE_X19Y93",
      INIT => X"55550055FFFF0055"
    )
    port map (
      ADR2 => '1',
      ADR1 => '1',
      ADR0 => u_CORTEXM0DS_u_logic_Ywi2z4_25901,
      ADR4 => u_CORTEXM0DS_u_logic_Ye4wx4,
      ADR3 => u_CORTEXM0DS_u_logic_U7w2z4_25900,
      ADR5 => u_CORTEXM0DS_u_logic_R1w2z4_25951,
      O => u_CORTEXM0DS_u_logic_Rqywx4
    );
  u_CORTEXM0DS_u_logic_O4nwx4_V4nwx4_AND_3218_o3 : X_LUT6
    generic map(
      LOC => "SLICE_X19Y109",
      INIT => X"FEEEFCCCFAAAF000"
    )
    port map (
      ADR1 => u_CORTEXM0DS_u_logic_Pfnwx4_Wfnwx4_AND_3245_o_26315,
      ADR2 => u_CORTEXM0DS_u_logic_O4nwx4_V4nwx4_AND_3218_o41,
      ADR3 => u_CORTEXM0DS_u_logic_I5xwx4_P5xwx4_AND_4367_o,
      ADR5 => u_CORTEXM0DS_u_logic_O4nwx4_V4nwx4_AND_3218_o1_27275,
      ADR0 => u_CORTEXM0DS_u_logic_O4nwx4_V4nwx4_AND_3218_o2_27271,
      ADR4 => u_CORTEXM0DS_u_logic_Hfxwx4_Ofxwx4_AND_4393_o,
      O => u_CORTEXM0DS_u_logic_O4nwx4_V4nwx4_AND_3218_o3_27274
    );
  u_CORTEXM0DS_u_logic_X533z4 : X_FF
    generic map(
      LOC => "SLICE_X19Y109",
      INIT => '1'
    )
    port map (
      CE => u_CORTEXM0DS_u_logic_Ydyvx4_0,
      CLK => NlwBufferSignal_u_CORTEXM0DS_u_logic_X533z4_CLK,
      I => NlwBufferSignal_u_CORTEXM0DS_u_logic_X533z4_IN,
      O => u_CORTEXM0DS_u_logic_X533z4_26303,
      SET => u_CORTEXM0DS_u_logic_hreset_n_inv,
      RST => GND
    );
  u_CORTEXM0DS_u_logic_R40wx421_SW1 : X_LUT6
    generic map(
      LOC => "SLICE_X19Y109",
      INIT => X"0000FFFF00000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR5 => u_CORTEXM0DS_u_logic_X533z4_26303,
      ADR3 => '1',
      ADR4 => u_CORTEXM0DS_u_logic_Svk2z4_2_26226,
      O => N668
    );
  u_CORTEXM0DS_u_logic_Ranvx4_SW0_SW0 : X_LUT6
    generic map(
      LOC => "SLICE_X19Y92",
      INIT => X"FFCCDDCCFFCCDCCC"
    )
    port map (
      ADR1 => N918_0,
      ADR0 => u_CORTEXM0DS_u_logic_Cza2z4_Jza2z4_AND_6554_o,
      ADR4 => u_CORTEXM0DS_u_logic_C6mwx41_25855,
      ADR5 => u_CORTEXM0DS_u_logic_C6mwx43_25856,
      ADR2 => u_CORTEXM0DS_u_logic_C6mwx42_25857,
      ADR3 => N1721,
      O => N518
    );
  u_CORTEXM0DS_u_logic_Ow33z4 : X_FF
    generic map(
      LOC => "SLICE_X19Y106",
      INIT => '1'
    )
    port map (
      CE => u_CORTEXM0DS_u_logic_Rdyvx4_0,
      CLK => NlwBufferSignal_u_CORTEXM0DS_u_logic_Ow33z4_CLK,
      I => NlwBufferSignal_u_CORTEXM0DS_u_logic_Ow33z4_IN,
      O => u_CORTEXM0DS_u_logic_Ow33z4_26449,
      SET => u_CORTEXM0DS_u_logic_hreset_n_inv,
      RST => GND
    );
  u_CORTEXM0DS_u_logic_K952z4_R952z4_AND_5775_o2 : X_LUT6
    generic map(
      LOC => "SLICE_X19Y106",
      INIT => X"FFFF3FBFFFFF7FFF"
    )
    port map (
      ADR3 => u_CORTEXM0DS_u_logic_Wd13z4_27310,
      ADR1 => u_CORTEXM0DS_u_logic_Svk2z4_25841,
      ADR4 => u_CORTEXM0DS_u_logic_Yaz2z4_25842,
      ADR5 => u_CORTEXM0DS_u_logic_Ow33z4_26449,
      ADR0 => u_CORTEXM0DS_u_logic_H3d3z4_25834,
      ADR2 => u_CORTEXM0DS_u_logic_T1d3z4_25833,
      O => u_CORTEXM0DS_u_logic_K952z4_R952z4_AND_5775_o2_27698
    );
  u_CORTEXM0DS_u_logic_Hbv2z4 : X_FF
    generic map(
      LOC => "SLICE_X19Y107",
      INIT => '1'
    )
    port map (
      CE => u_CORTEXM0DS_u_logic_Vfyvx4,
      CLK => NlwBufferSignal_u_CORTEXM0DS_u_logic_Hbv2z4_CLK,
      I => NlwBufferSignal_u_CORTEXM0DS_u_logic_Hbv2z4_IN,
      O => u_CORTEXM0DS_u_logic_Hbv2z4_25844,
      SET => u_CORTEXM0DS_u_logic_hreset_n_inv,
      RST => GND
    );
  u_CORTEXM0DS_u_logic_Jhe2z41 : X_LUT6
    generic map(
      LOC => "SLICE_X19Y112",
      INIT => X"FE76DC54BA329810"
    )
    port map (
      ADR1 => u_CORTEXM0DS_u_logic_Fzl2z4_27730,
      ADR0 => u_CORTEXM0DS_u_logic_Qzq2z4_27681,
      ADR5 => u_CORTEXM0DS_u_logic_Feqwx4,
      ADR3 => u_CORTEXM0DS_u_logic_U7uwx4,
      ADR4 => u_CORTEXM0DS_u_logic_Fexwx4,
      ADR2 => u_CORTEXM0DS_u_logic_F8wwx4,
      O => u_CORTEXM0DS_u_logic_Jhe2z4
    );
  u_CORTEXM0DS_u_logic_Qzq2z4 : X_FF
    generic map(
      LOC => "SLICE_X19Y112",
      INIT => '1'
    )
    port map (
      CE => u_CORTEXM0DS_u_logic_Rfpvx4,
      CLK => NlwBufferSignal_u_CORTEXM0DS_u_logic_Qzq2z4_CLK,
      I => u_CORTEXM0DS_u_logic_Kfpvx4,
      O => u_CORTEXM0DS_u_logic_Qzq2z4_27681,
      SET => u_CORTEXM0DS_u_logic_hreset_n_inv,
      RST => GND
    );
  u_CORTEXM0DS_u_logic_Kfpvx46 : X_LUT6
    generic map(
      LOC => "SLICE_X19Y112",
      INIT => X"FBFBFBFFFAFAFAFF"
    )
    port map (
      ADR3 => u_CORTEXM0DS_u_logic_Wolwx4_Dplwx4_AND_3043_o,
      ADR0 => u_CORTEXM0DS_u_logic_Kfpvx42_28644,
      ADR2 => u_CORTEXM0DS_u_logic_Kfpvx46_28645,
      ADR4 => u_CORTEXM0DS_u_logic_Qzq2z4_27681,
      ADR5 => u_CORTEXM0DS_u_logic_Yzi2z4_26513,
      ADR1 => u_CORTEXM0DS_u_logic_J2yvx4_Q2yvx4_AND_958_o,
      O => u_CORTEXM0DS_u_logic_Kfpvx4
    );
  u_CORTEXM0DS_u_logic_Mxor_E1bvx4_xo_0_1 : X_LUT6
    generic map(
      LOC => "SLICE_X19Y112",
      INIT => X"F5000AFFF5F50A0A"
    )
    port map (
      ADR1 => '1',
      ADR0 => u_CORTEXM0DS_u_logic_Qzq2z4_27681,
      ADR3 => u_CORTEXM0DS_u_logic_Zhyvx4,
      ADR4 => u_CORTEXM0DS_u_logic_Wzawx43_26822,
      ADR5 => u_CORTEXM0DS_u_logic_W19wx4,
      ADR2 => u_CORTEXM0DS_u_logic_Xwawx4_Qobwx4_AND_2119_o,
      O => u_CORTEXM0DS_u_logic_E1bvx4
    );
  u_CORTEXM0DS_u_logic_Exawx4_Lxawx4_AND_2035_o : X_LUT6
    generic map(
      LOC => "SLICE_X19Y112",
      INIT => X"1054445500444444"
    )
    port map (
      ADR2 => u_CORTEXM0DS_u_logic_Muawx4,
      ADR3 => u_CORTEXM0DS_u_logic_X8zvx4,
      ADR0 => N182,
      ADR4 => u_CORTEXM0DS_u_logic_E1bvx4,
      ADR1 => u_CORTEXM0DS_u_logic_Toc2z4_Apc2z4_AND_6759_o,
      ADR5 => u_CORTEXM0DS_u_logic_Fuawx4_26691,
      O => u_CORTEXM0DS_u_logic_Exawx4_Lxawx4_AND_2035_o_27197
    );
  u_CORTEXM0DS_u_logic_Yybvx41 : X_LUT6
    generic map(
      LOC => "SLICE_X19Y111",
      INIT => X"00000F0F00000F0F"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR5 => '1',
      ADR3 => '1',
      ADR2 => u_CORTEXM0DS_u_logic_H67wx4_O67wx4_AND_1705_o,
      ADR4 => u_CORTEXM0DS_u_logic_Qi62z4_Xi62z4_AND_5937_o,
      O => u_CORTEXM0DS_u_logic_Yybvx4
    );
  u_CORTEXM0DS_u_logic_Qi62z4_Xi62z4_AND_5937_o6 : X_LUT6
    generic map(
      LOC => "SLICE_X19Y111",
      INIT => X"888800FF0F0F00FF"
    )
    port map (
      ADR3 => u_CORTEXM0DS_u_logic_U593z4_26455,
      ADR2 => u_CORTEXM0DS_u_logic_I793z4_26456,
      ADR0 => u_CORTEXM0DS_u_logic_Bywwx4,
      ADR4 => u_CORTEXM0DS_u_logic_Duc2z4,
      ADR1 => N1349,
      ADR5 => u_CORTEXM0DS_u_logic_Kuc2z4,
      O => u_CORTEXM0DS_u_logic_Qi62z4_Xi62z4_AND_5937_o
    );
  u_CORTEXM0DS_u_logic_Qi62z4_Xi62z4_AND_5937_o2 : X_LUT6
    generic map(
      LOC => "SLICE_X19Y111",
      INIT => X"0D000D0DDD00DDDD"
    )
    port map (
      ADR0 => u_CORTEXM0DS_u_logic_X553z4_26451,
      ADR2 => u_CORTEXM0DS_u_logic_Cll2z4_26452,
      ADR3 => u_CORTEXM0DS_u_logic_Sjj2z4_26064,
      ADR4 => N778,
      ADR5 => u_CORTEXM0DS_u_logic_Bf9wx4,
      ADR1 => u_CORTEXM0DS_u_logic_Gsc2z4_Lrc2z4_OR_1319_o,
      O => u_CORTEXM0DS_u_logic_Qi62z4_Xi62z4_AND_5937_o2_29434
    );
  u_CORTEXM0DS_u_logic_X553z4 : X_FF
    generic map(
      LOC => "SLICE_X19Y111",
      INIT => '1'
    )
    port map (
      CE => u_CORTEXM0DS_u_logic_Kdyvx4,
      CLK => NlwBufferSignal_u_CORTEXM0DS_u_logic_X553z4_CLK,
      I => NlwBufferSignal_u_CORTEXM0DS_u_logic_X553z4_IN,
      O => u_CORTEXM0DS_u_logic_X553z4_26451,
      SET => u_CORTEXM0DS_u_logic_hreset_n_inv,
      RST => GND
    );
  u_CORTEXM0DS_u_logic_Qi62z4_Xi62z4_AND_5937_o6_SW0 : X_LUT6
    generic map(
      LOC => "SLICE_X19Y111",
      INIT => X"C4C4000000C40000"
    )
    port map (
      ADR3 => u_CORTEXM0DS_u_logic_Ikz2z4_26448,
      ADR0 => u_CORTEXM0DS_u_logic_Ow33z4_26449,
      ADR5 => u_CORTEXM0DS_u_logic_Lrc2z4_Tja2z4_OR_1315_o,
      ADR2 => u_CORTEXM0DS_u_logic_Gsc2z4_Ptc2z4_OR_1318_o,
      ADR1 => u_CORTEXM0DS_u_logic_Qi62z4_Xi62z4_AND_5937_o4_0,
      ADR4 => u_CORTEXM0DS_u_logic_Qi62z4_Xi62z4_AND_5937_o2_29434,
      O => N1349
    );
  u_CORTEXM0DS_u_logic_Hyz2z4 : X_FF
    generic map(
      LOC => "SLICE_X19Y110",
      INIT => '1'
    )
    port map (
      CE => u_CORTEXM0DS_u_logic_Teyvx4,
      CLK => NlwBufferSignal_u_CORTEXM0DS_u_logic_Hyz2z4_CLK,
      I => NlwBufferSignal_u_CORTEXM0DS_u_logic_Hyz2z4_IN,
      O => u_CORTEXM0DS_u_logic_Hyz2z4_27547,
      SET => u_CORTEXM0DS_u_logic_hreset_n_inv,
      RST => GND
    );
  u_CORTEXM0DS_u_logic_B6bwx4_I6bwx4_AND_2058_o1 : X_LUT6
    generic map(
      LOC => "SLICE_X19Y110",
      INIT => X"33FF33FF000033FF"
    )
    port map (
      ADR0 => '1',
      ADR2 => '1',
      ADR3 => u_CORTEXM0DS_u_logic_X6m2z4_26361,
      ADR4 => u_CORTEXM0DS_u_logic_Hyz2z4_27547,
      ADR5 => u_CORTEXM0DS_u_logic_Lrc2z4_Tja2z4_OR_1315_o,
      ADR1 => u_CORTEXM0DS_u_logic_Ue9wx4,
      O => u_CORTEXM0DS_u_logic_B6bwx4_I6bwx4_AND_2058_o1_28664
    );
  u_CORTEXM0DS_u_logic_Ydcwx4_SW0_SW0 : X_LUT6
    generic map(
      LOC => "SLICE_X19Y110",
      INIT => X"DCDC5050FFDCFF50"
    )
    port map (
      ADR2 => u_CORTEXM0DS_u_logic_Uup2z4_25965,
      ADR3 => u_CORTEXM0DS_u_logic_I6z2z4_26490,
      ADR1 => u_CORTEXM0DS_u_logic_Xly2z4_26502,
      ADR4 => u_CORTEXM0DS_u_logic_Y29wx4,
      ADR5 => u_CORTEXM0DS_u_logic_Xwawx4,
      ADR0 => u_CORTEXM0DS_u_logic_D1awx4_V0dwx4_AND_2283_o,
      O => N887
    );
  u_CORTEXM0DS_u_logic_Mxor_Ydcwx4_B19wx4_XOR_53_o_xo_0_1 : X_LUT6
    generic map(
      LOC => "SLICE_X19Y110",
      INIT => X"F0F00FE1F0F00F0F"
    )
    port map (
      ADR5 => u_CORTEXM0DS_u_logic_Pdi2z4_26208,
      ADR0 => u_CORTEXM0DS_u_logic_W19wx45_26968,
      ADR1 => u_CORTEXM0DS_u_logic_W19wx43_26969,
      ADR2 => u_CORTEXM0DS_u_logic_Wzawx4,
      ADR3 => u_CORTEXM0DS_u_logic_Hf4xx4_Of4xx4_AND_5191_o,
      ADR4 => N887,
      O => u_CORTEXM0DS_u_logic_Ydcwx4_B19wx4_XOR_53_o
    );
  u_CORTEXM0DS_u_logic_Kuc2z41 : X_LUT6
    generic map(
      LOC => "SLICE_X19Y117",
      INIT => X"5FFFFFFF5FFFFFFF"
    )
    port map (
      ADR5 => '1',
      ADR1 => '1',
      ADR0 => u_CORTEXM0DS_u_logic_Wzy2z4_26238,
      ADR2 => u_CORTEXM0DS_u_logic_Rni2z4_26237,
      ADR3 => u_CORTEXM0DS_u_logic_Sjj2z4_26064,
      ADR4 => u_CORTEXM0DS_u_logic_Fgm2z4_26065,
      O => u_CORTEXM0DS_u_logic_Kuc2z41_29034
    );
  u_CORTEXM0DS_u_logic_Fc7wx41 : X_LUT6
    generic map(
      LOC => "SLICE_X19Y116",
      INIT => X"FBFBF7FFFFFFF7FF"
    )
    port map (
      ADR1 => u_CORTEXM0DS_u_logic_Dp7wx4,
      ADR4 => u_CORTEXM0DS_u_logic_Pkwwx4,
      ADR0 => u_CORTEXM0DS_u_logic_Vy7wx4,
      ADR2 => u_CORTEXM0DS_u_logic_Mcgvx4_Zm7wx4_AND_4311_o_0,
      ADR3 => u_CORTEXM0DS_u_logic_Fq7wx4,
      ADR5 => u_CORTEXM0DS_u_logic_Tq7wx4,
      O => u_CORTEXM0DS_u_logic_Fc7wx41_28969
    );
  u_CORTEXM0DS_u_logic_Fc7wx42_SW1 : X_LUT6
    generic map(
      LOC => "SLICE_X19Y116",
      INIT => X"CFCFCFCF0C5CACFC"
    )
    port map (
      ADR5 => u_CORTEXM0DS_u_logic_Pkwwx4,
      ADR1 => u_CORTEXM0DS_u_logic_U2ewx4,
      ADR2 => u_CORTEXM0DS_u_logic_Vy7wx4,
      ADR4 => u_CORTEXM0DS_u_logic_Zwwwx4_Gxwwx4_AND_4345_o,
      ADR3 => u_CORTEXM0DS_u_logic_Jvwwx4_Qvwwx4_AND_4339_o,
      ADR0 => u_CORTEXM0DS_u_logic_Oldwx4,
      O => N983
    );
  u_CORTEXM0DS_u_logic_Jvwwx4_Qvwwx4_AND_4339_o1 : X_LUT6
    generic map(
      LOC => "SLICE_X19Y116",
      INIT => X"E4E4E4E4FF55AA00"
    )
    port map (
      ADR4 => u_CORTEXM0DS_u_logic_Hmqwx4,
      ADR2 => u_CORTEXM0DS_u_logic_Ai9wx4,
      ADR1 => u_CORTEXM0DS_u_logic_Zkuwx4,
      ADR3 => u_CORTEXM0DS_u_logic_H2wwx4,
      ADR5 => u_CORTEXM0DS_u_logic_Y5ywx4_0,
      ADR0 => u_CORTEXM0DS_u_logic_Mmux_D5ywx411_26147,
      O => u_CORTEXM0DS_u_logic_Jvwwx4_Qvwwx4_AND_4339_o
    );
  u_CORTEXM0DS_u_logic_Mmux_Fq7wx411 : X_LUT6
    generic map(
      LOC => "SLICE_X19Y116",
      INIT => X"221277B71212B7B7"
    )
    port map (
      ADR2 => u_CORTEXM0DS_u_logic_Ark2z4_25827,
      ADR0 => u_CORTEXM0DS_u_logic_Tzxwx4,
      ADR3 => u_CORTEXM0DS_u_logic_M6ywx4,
      ADR5 => u_CORTEXM0DS_u_logic_Y5ywx4_0,
      ADR1 => u_CORTEXM0DS_u_logic_Zwwwx4_Gxwwx4_AND_4345_o,
      ADR4 => u_CORTEXM0DS_u_logic_Jvwwx4_Qvwwx4_AND_4339_o,
      O => u_CORTEXM0DS_u_logic_Fq7wx4
    );
  u_CORTEXM0DS_u_logic_Fyzvx42 : X_LUT6
    generic map(
      LOC => "SLICE_X23Y113",
      INIT => X"AAAA22222020A000"
    )
    port map (
      ADR3 => u_CORTEXM0DS_u_logic_Muawx4,
      ADR1 => u_CORTEXM0DS_u_logic_X8zvx4,
      ADR5 => u_CORTEXM0DS_u_logic_Ov62z4_Vv62z4_AND_5989_o,
      ADR4 => u_CORTEXM0DS_u_logic_Ydcwx4_B19wx4_XOR_53_o,
      ADR0 => u_CORTEXM0DS_u_logic_Fyzvx41_27099,
      ADR2 => u_CORTEXM0DS_u_logic_Fuawx4_26691,
      O => u_CORTEXM0DS_u_logic_Fyzvx42_26313
    );
  u_CORTEXM0DS_u_logic_Fyzvx43 : X_LUT6
    generic map(
      LOC => "SLICE_X23Y113",
      INIT => X"FC005400FF00FF00"
    )
    port map (
      ADR0 => u_CORTEXM0DS_u_logic_Pdi2z4_26208,
      ADR4 => u_CORTEXM0DS_u_logic_Omcwx4_Vmcwx4_AND_2244_o2_27529,
      ADR1 => u_CORTEXM0DS_u_logic_Duc2z4,
      ADR2 => u_CORTEXM0DS_u_logic_I0d2z4_0,
      ADR3 => u_CORTEXM0DS_u_logic_Fyzvx42_26313,
      ADR5 => u_CORTEXM0DS_u_logic_Pri3z4_6_0,
      O => u_CORTEXM0DS_u_logic_Fyzvx4
    );
  u_CORTEXM0DS_u_logic_Gm1wx43 : X_LUT6
    generic map(
      LOC => "SLICE_X23Y113",
      INIT => X"5555505555555555"
    )
    port map (
      ADR1 => '1',
      ADR0 => u_CORTEXM0DS_u_logic_B5e3z4_26374,
      ADR4 => u_CORTEXM0DS_u_logic_H3d3z4_25834,
      ADR3 => u_CORTEXM0DS_u_logic_T1d3z4_25833,
      ADR2 => u_CORTEXM0DS_u_logic_Svk2z4_25841,
      ADR5 => u_CORTEXM0DS_u_logic_Yaz2z4_25842,
      O => u_CORTEXM0DS_u_logic_Gm1wx44
    );
  u_CORTEXM0DS_u_logic_B5e3z4 : X_FF
    generic map(
      LOC => "SLICE_X23Y113",
      INIT => '1'
    )
    port map (
      CE => u_CORTEXM0DS_u_logic_Afyvx4,
      CLK => NlwBufferSignal_u_CORTEXM0DS_u_logic_B5e3z4_CLK,
      I => NlwBufferSignal_u_CORTEXM0DS_u_logic_B5e3z4_IN,
      O => u_CORTEXM0DS_u_logic_B5e3z4_26374,
      SET => u_CORTEXM0DS_u_logic_hreset_n_inv,
      RST => GND
    );
  u_CORTEXM0DS_u_logic_Ai9wx44_SW4 : X_LUT6
    generic map(
      LOC => "SLICE_X23Y113",
      INIT => X"110C113FDD0CDD3F"
    )
    port map (
      ADR4 => u_CORTEXM0DS_u_logic_I0e3z4_26530,
      ADR0 => u_CORTEXM0DS_u_logic_M3e3z4_26720,
      ADR2 => u_CORTEXM0DS_u_logic_X1e3z4_26978,
      ADR5 => u_CORTEXM0DS_u_logic_B5e3z4_26374,
      ADR1 => u_CORTEXM0DS_u_logic_Sjj2z4_26064,
      ADR3 => u_CORTEXM0DS_u_logic_Fgm2z4_26065,
      O => N1639
    );
  u_CORTEXM0DS_u_logic_Hxx2z4 : X_FF
    generic map(
      LOC => "SLICE_X23Y101",
      INIT => '1'
    )
    port map (
      CE => u_ahb_bridge_u_state_machine_HREADY_0,
      CLK => NlwBufferSignal_u_CORTEXM0DS_u_logic_Hxx2z4_CLK,
      I => u_CORTEXM0DS_u_logic_Ibrwx4,
      O => u_CORTEXM0DS_u_logic_Hxx2z4_28323,
      SET => u_CORTEXM0DS_u_logic_hreset_n_inv,
      RST => GND
    );
  u_CORTEXM0DS_u_logic_Ibrwx41 : X_LUT6
    generic map(
      LOC => "SLICE_X23Y101",
      INIT => X"F0F3F000FFFFFF00"
    )
    port map (
      ADR0 => '1',
      ADR4 => u_CORTEXM0DS_u_logic_Keqvx4_Ync2z4_AND_6755_o,
      ADR2 => u_CORTEXM0DS_u_logic_Tyx2z4_27688,
      ADR5 => u_CORTEXM0DS_u_logic_Hxx2z4_28323,
      ADR3 => u_CORTEXM0DS_u_logic_D9c2z4_K9c2z4_AND_6705_o,
      ADR1 => u_CORTEXM0DS_u_logic_Kvfwx4_W8c2z4_AND_6701_o,
      O => u_CORTEXM0DS_u_logic_Ibrwx4
    );
  u_CORTEXM0DS_u_logic_Wu53z4 : X_FF
    generic map(
      LOC => "SLICE_X22Y134",
      INIT => '1'
    )
    port map (
      CE => u_CORTEXM0DS_u_logic_Kdyvx4,
      CLK => NlwBufferSignal_u_CORTEXM0DS_u_logic_Wu53z4_CLK,
      I => NlwBufferSignal_u_CORTEXM0DS_u_logic_Wu53z4_IN,
      O => u_CORTEXM0DS_u_logic_Wu53z4_27479,
      SET => u_CORTEXM0DS_u_logic_hreset_n_inv,
      RST => GND
    );
  u_CORTEXM0DS_u_logic_Wyt2z4 : X_FF
    generic map(
      LOC => "SLICE_X23Y104",
      INIT => '1'
    )
    port map (
      CE => u_CORTEXM0DS_u_logic_Hfyvx4,
      CLK => NlwBufferSignal_u_CORTEXM0DS_u_logic_Wyt2z4_CLK,
      I => NlwBufferSignal_u_CORTEXM0DS_u_logic_Wyt2z4_IN,
      O => u_CORTEXM0DS_u_logic_Wyt2z4_26396,
      SET => u_CORTEXM0DS_u_logic_hreset_n_inv,
      RST => GND
    );
  u_CORTEXM0DS_u_logic_Tyx2z4 : X_FF
    generic map(
      LOC => "SLICE_X23Y100",
      INIT => '1'
    )
    port map (
      CE => VCC,
      CLK => NlwBufferSignal_u_CORTEXM0DS_u_logic_Tyx2z4_CLK,
      I => u_CORTEXM0DS_u_logic_Yghvx4,
      O => u_CORTEXM0DS_u_logic_Tyx2z4_27688,
      SET => u_CORTEXM0DS_u_logic_hreset_n_inv,
      RST => GND
    );
  u_CORTEXM0DS_u_logic_Yghvx41 : X_LUT6
    generic map(
      LOC => "SLICE_X23Y100",
      INIT => X"ECECFFFFEC000000"
    )
    port map (
      ADR4 => u_ahb_bridge_u_state_machine_HREADY_0,
      ADR3 => u_CORTEXM0DS_u_logic_Hxx2z4_28323,
      ADR1 => u_CORTEXM0DS_u_logic_D9c2z4_K9c2z4_AND_6705_o,
      ADR5 => u_CORTEXM0DS_u_logic_Tyx2z4_27688,
      ADR2 => u_CORTEXM0DS_u_logic_Keqvx4_Ync2z4_AND_6755_o,
      ADR0 => u_CORTEXM0DS_u_logic_Kvfwx4_W8c2z4_AND_6701_o,
      O => u_CORTEXM0DS_u_logic_Yghvx4
    );
  u_CORTEXM0DS_u_logic_Kiq2z4 : X_FF
    generic map(
      LOC => "SLICE_X22Y135",
      INIT => '1'
    )
    port map (
      CE => u_CORTEXM0DS_u_logic_Afyvx4,
      CLK => NlwBufferSignal_u_CORTEXM0DS_u_logic_Kiq2z4_CLK,
      I => NlwBufferSignal_u_CORTEXM0DS_u_logic_Kiq2z4_IN,
      O => u_CORTEXM0DS_u_logic_Kiq2z4_26068,
      SET => u_CORTEXM0DS_u_logic_hreset_n_inv,
      RST => GND
    );
  u_CORTEXM0DS_u_logic_Ai9wx44_SW3 : X_LUT6
    generic map(
      LOC => "SLICE_X23Y111",
      INIT => X"05052277AFAF2277"
    )
    port map (
      ADR3 => u_CORTEXM0DS_u_logic_Snd3z4_26974,
      ADR2 => u_CORTEXM0DS_u_logic_Wqd3z4_26771,
      ADR5 => u_CORTEXM0DS_u_logic_Lsd3z4_26975,
      ADR1 => u_CORTEXM0DS_u_logic_Hpd3z4_26976,
      ADR0 => u_CORTEXM0DS_u_logic_Sjj2z4_26064,
      ADR4 => u_CORTEXM0DS_u_logic_Fgm2z4_26065,
      O => N1638
    );
  u_CORTEXM0DS_u_logic_Qk1wx41 : X_LUT6
    generic map(
      LOC => "SLICE_X23Y111",
      INIT => X"F351F35100000000"
    )
    port map (
      ADR4 => '1',
      ADR1 => u_CORTEXM0DS_u_logic_F8e3z4_26593,
      ADR0 => u_CORTEXM0DS_u_logic_Exd3z4_27411,
      ADR2 => u_CORTEXM0DS_u_logic_Erc2z4_Tja2z4_OR_1314_o,
      ADR3 => u_CORTEXM0DS_u_logic_Gsc2z4_Erc2z4_OR_1317_o,
      ADR5 => u_CORTEXM0DS_u_logic_Ai9wx4,
      O => u_CORTEXM0DS_u_logic_Qk1wx41_28812
    );
  u_CORTEXM0DS_u_logic_Wqd3z4 : X_FF
    generic map(
      LOC => "SLICE_X23Y111",
      INIT => '1'
    )
    port map (
      CE => u_CORTEXM0DS_u_logic_Wcyvx4,
      CLK => NlwBufferSignal_u_CORTEXM0DS_u_logic_Wqd3z4_CLK,
      I => NlwBufferSignal_u_CORTEXM0DS_u_logic_Wqd3z4_IN,
      O => u_CORTEXM0DS_u_logic_Wqd3z4_26771,
      SET => u_CORTEXM0DS_u_logic_hreset_n_inv,
      RST => GND
    );
  u_CORTEXM0DS_u_logic_Ai9wx44 : X_LUT6
    generic map(
      LOC => "SLICE_X23Y111",
      INIT => X"FFFFFFCCFF00FFCC"
    )
    port map (
      ADR0 => '1',
      ADR2 => '1',
      ADR3 => u_CORTEXM0DS_u_logic_Rni2z4_26237,
      ADR4 => u_CORTEXM0DS_u_logic_Wzy2z4_26238,
      ADR1 => N1638,
      ADR5 => N1639,
      O => u_CORTEXM0DS_u_logic_Ai9wx4
    );
  u_CORTEXM0DS_u_logic_Art2z4 : X_FF
    generic map(
      LOC => "SLICE_X22Y136",
      INIT => '1'
    )
    port map (
      CE => u_CORTEXM0DS_u_logic_Hfyvx4,
      CLK => NlwBufferSignal_u_CORTEXM0DS_u_logic_Art2z4_CLK,
      I => NlwBufferSignal_u_CORTEXM0DS_u_logic_Art2z4_IN,
      O => u_CORTEXM0DS_u_logic_Art2z4_26067,
      SET => u_CORTEXM0DS_u_logic_hreset_n_inv,
      RST => GND
    );
  u_CORTEXM0DS_u_logic_Fyzvx41 : X_LUT6
    generic map(
      LOC => "SLICE_X23Y105",
      INIT => X"000F000500FF0055"
    )
    port map (
      ADR1 => '1',
      ADR5 => u_CORTEXM0DS_u_logic_Tdp2z4_25946,
      ADR3 => u_CORTEXM0DS_u_logic_Bpzvx4,
      ADR0 => u_CORTEXM0DS_u_logic_Xd8wx4,
      ADR2 => u_CORTEXM0DS_u_logic_Zz8wx4,
      ADR4 => u_CORTEXM0DS_u_logic_Hf4xx4_Of4xx4_AND_5191_o,
      O => u_CORTEXM0DS_u_logic_Fyzvx41_27099
    );
  u_CORTEXM0DS_u_logic_Hf4xx4_Of4xx4_AND_5191_o7 : X_LUT6
    generic map(
      LOC => "SLICE_X23Y105",
      INIT => X"80C4000000000000"
    )
    port map (
      ADR2 => N1586,
      ADR1 => u_CORTEXM0DS_u_logic_Gqwwx4,
      ADR0 => u_CORTEXM0DS_u_logic_Hf4xx4_Of4xx4_AND_5191_o3_27088,
      ADR3 => N1585,
      ADR4 => u_CORTEXM0DS_u_logic_Hf4xx4_Of4xx4_AND_5191_o6_27092,
      ADR5 => u_CORTEXM0DS_u_logic_Hf4xx4_Of4xx4_AND_5191_o1_27082,
      O => u_CORTEXM0DS_u_logic_Hf4xx4_Of4xx4_AND_5191_o
    );
  u_CORTEXM0DS_u_logic_Gqwwx41 : X_LUT6
    generic map(
      LOC => "SLICE_X23Y105",
      INIT => X"F1F1F3F3F1F5F3F7"
    )
    port map (
      ADR5 => u_CORTEXM0DS_u_logic_F8v2z4_26395,
      ADR4 => u_CORTEXM0DS_u_logic_F483z4_25912,
      ADR3 => u_CORTEXM0DS_u_logic_Svk2z4_2_26226,
      ADR0 => u_CORTEXM0DS_u_logic_H3d3z4_1_26135,
      ADR1 => u_CORTEXM0DS_u_logic_Yaz2z4_25842,
      ADR2 => u_CORTEXM0DS_u_logic_T1d3z4_25833,
      O => u_CORTEXM0DS_u_logic_Gqwwx41_29502
    );
  u_CORTEXM0DS_u_logic_F483z4 : X_FF
    generic map(
      LOC => "SLICE_X23Y105",
      INIT => '1'
    )
    port map (
      CE => u_CORTEXM0DS_u_logic_Wcyvx4,
      CLK => NlwBufferSignal_u_CORTEXM0DS_u_logic_F483z4_CLK,
      I => NlwBufferSignal_u_CORTEXM0DS_u_logic_F483z4_IN,
      O => u_CORTEXM0DS_u_logic_F483z4_25912,
      SET => u_CORTEXM0DS_u_logic_hreset_n_inv,
      RST => GND
    );
  u_CORTEXM0DS_u_logic_Gqwwx42 : X_LUT6
    generic map(
      LOC => "SLICE_X23Y105",
      INIT => X"FFFFFF30FFFF5500"
    )
    port map (
      ADR5 => u_CORTEXM0DS_u_logic_H3d3z4_25834,
      ADR3 => u_CORTEXM0DS_u_logic_Svk2z4_25841,
      ADR2 => u_CORTEXM0DS_u_logic_Yaz2z4_25842,
      ADR1 => u_CORTEXM0DS_u_logic_Wyt2z4_26396,
      ADR0 => u_CORTEXM0DS_u_logic_Gip2z4_26398,
      ADR4 => u_CORTEXM0DS_u_logic_Gqwwx41_29502,
      O => u_CORTEXM0DS_u_logic_Gqwwx4
    );
  u_CORTEXM0DS_u_logic_Qs0wx45 : X_LUT6
    generic map(
      LOC => "SLICE_X22Y133",
      INIT => X"0303A30303F3A3F3"
    )
    port map (
      ADR1 => u_CORTEXM0DS_u_logic_H4p2z4_28985,
      ADR5 => u_CORTEXM0DS_u_logic_W5p2z4_26221,
      ADR0 => u_CORTEXM0DS_u_logic_H1qwx4,
      ADR2 => u_CORTEXM0DS_u_logic_Duc2z4,
      ADR4 => N951,
      ADR3 => u_CORTEXM0DS_u_logic_Kuc2z4,
      O => u_CORTEXM0DS_u_logic_Qs0wx4
    );
  u_CORTEXM0DS_u_logic_Qs0wx42 : X_LUT6
    generic map(
      LOC => "SLICE_X22Y133",
      INIT => X"DDFFFFFFCFCFFFFF"
    )
    port map (
      ADR5 => u_CORTEXM0DS_u_logic_Sjj2z4_26064,
      ADR0 => u_CORTEXM0DS_u_logic_Ixn2z4_27500,
      ADR3 => u_CORTEXM0DS_u_logic_M1j2z4_26013,
      ADR1 => u_CORTEXM0DS_u_logic_Fgm2z4_26065,
      ADR2 => u_CORTEXM0DS_u_logic_K103z4_26071,
      ADR4 => u_CORTEXM0DS_u_logic_Tjh2z4_3_Tjh2z4_2_AND_6777_o,
      O => u_CORTEXM0DS_u_logic_Qs0wx42_29500
    );
  u_CORTEXM0DS_u_logic_Qs0wx43 : X_LUT6
    generic map(
      LOC => "SLICE_X22Y133",
      INIT => X"FF0F550533031101"
    )
    port map (
      ADR2 => u_CORTEXM0DS_u_logic_Nl43z4_27236,
      ADR0 => u_CORTEXM0DS_u_logic_Wu53z4_27479,
      ADR1 => u_CORTEXM0DS_u_logic_V223z4_26594,
      ADR5 => u_CORTEXM0DS_u_logic_Gsc2z4_Nsc2z4_OR_1316_o,
      ADR3 => u_CORTEXM0DS_u_logic_Gsc2z4_Ptc2z4_OR_1318_o,
      ADR4 => u_CORTEXM0DS_u_logic_Gsc2z4_Lrc2z4_OR_1319_o,
      O => u_CORTEXM0DS_u_logic_Qs0wx43_29501
    );
  u_CORTEXM0DS_u_logic_K103z4 : X_FF
    generic map(
      LOC => "SLICE_X22Y133",
      INIT => '1'
    )
    port map (
      CE => u_CORTEXM0DS_u_logic_Teyvx4,
      CLK => NlwBufferSignal_u_CORTEXM0DS_u_logic_K103z4_CLK,
      I => NlwBufferSignal_u_CORTEXM0DS_u_logic_K103z4_IN,
      O => u_CORTEXM0DS_u_logic_K103z4_26071,
      SET => u_CORTEXM0DS_u_logic_hreset_n_inv,
      RST => GND
    );
  u_CORTEXM0DS_u_logic_Qs0wx44_SW0 : X_LUT6
    generic map(
      LOC => "SLICE_X22Y133",
      INIT => X"F555FFFFFFFFFFFF"
    )
    port map (
      ADR1 => '1',
      ADR2 => u_CORTEXM0DS_u_logic_Tvn2z4_27612,
      ADR5 => u_CORTEXM0DS_u_logic_Qs0wx41_29041,
      ADR3 => u_CORTEXM0DS_u_logic_Bf9wx4,
      ADR0 => u_CORTEXM0DS_u_logic_Qs0wx42_29500,
      ADR4 => u_CORTEXM0DS_u_logic_Qs0wx43_29501,
      O => N951
    );
  u_CORTEXM0DS_u_logic_Ov62z4_Vv62z4_AND_5989_o6 : X_LUT6
    generic map(
      LOC => "SLICE_X23Y106",
      INIT => X"F033003355555555"
    )
    port map (
      ADR0 => u_CORTEXM0DS_u_logic_Ovc3z4_26995,
      ADR1 => u_CORTEXM0DS_u_logic_Efp2z4_26846,
      ADR2 => N1647,
      ADR5 => u_CORTEXM0DS_u_logic_Duc2z4,
      ADR4 => u_CORTEXM0DS_u_logic_Ov62z4_Vv62z4_AND_5989_o4_27702,
      ADR3 => u_CORTEXM0DS_u_logic_Kuc2z4,
      O => u_CORTEXM0DS_u_logic_Ov62z4_Vv62z4_AND_5989_o
    );
  u_CORTEXM0DS_u_logic_W893z4 : X_FF
    generic map(
      LOC => "SLICE_X23Y106",
      INIT => '1'
    )
    port map (
      CE => u_CORTEXM0DS_u_logic_Xppvx4_0,
      CLK => NlwBufferSignal_u_CORTEXM0DS_u_logic_W893z4_CLK,
      I => u_CORTEXM0DS_u_logic_Yxzvx4,
      O => u_CORTEXM0DS_u_logic_W893z4_26381,
      SET => u_CORTEXM0DS_u_logic_hreset_n_inv,
      RST => GND
    );
  u_CORTEXM0DS_u_logic_Yxzvx41 : X_LUT6
    generic map(
      LOC => "SLICE_X23Y106",
      INIT => X"FFFFFFFF2F227F77"
    )
    port map (
      ADR0 => u_CORTEXM0DS_u_logic_Tauwx4_Abuwx4_AND_4036_o,
      ADR1 => N1015,
      ADR3 => u_CORTEXM0DS_u_logic_Pri3z4_6_0,
      ADR2 => u_CORTEXM0DS_u_logic_Omcwx4_Vmcwx4_AND_2244_o,
      ADR4 => N1014_0,
      ADR5 => u_CORTEXM0DS_u_logic_B8nwx4_I8nwx4_AND_3224_o_26351,
      O => u_CORTEXM0DS_u_logic_Yxzvx4
    );
  u_CORTEXM0DS_u_logic_Qxuwx45_SW0 : X_LUT6
    generic map(
      LOC => "SLICE_X23Y106",
      INIT => X"1B001B551BAA1BFF"
    )
    port map (
      ADR1 => u_CORTEXM0DS_u_logic_F483z4_25912,
      ADR4 => u_CORTEXM0DS_u_logic_W893z4_26381,
      ADR2 => u_CORTEXM0DS_u_logic_Wu63z4_26382,
      ADR5 => u_CORTEXM0DS_u_logic_Sgp2z4_26383,
      ADR0 => u_CORTEXM0DS_u_logic_Sjj2z4_26064,
      ADR3 => u_CORTEXM0DS_u_logic_Fgm2z4_26065,
      O => N1644
    );
  u_CORTEXM0DS_u_logic_Ov62z4_Vv62z4_AND_5989_o5_SW0_SW0 : X_LUT6
    generic map(
      LOC => "SLICE_X23Y106",
      INIT => X"FAFAEEEE00000000"
    )
    port map (
      ADR3 => '1',
      ADR0 => u_CORTEXM0DS_u_logic_Rni2z4_26237,
      ADR4 => u_CORTEXM0DS_u_logic_Wzy2z4_26238,
      ADR2 => N1645,
      ADR1 => N1644,
      ADR5 => u_CORTEXM0DS_u_logic_Ov62z4_Vv62z4_AND_5989_o1_26380,
      O => N1647
    );
  u_CORTEXM0DS_u_logic_Qdtwx41 : X_LUT6
    generic map(
      LOC => "SLICE_X23Y107",
      INIT => X"0E1FFFFF0E0EFFFF"
    )
    port map (
      ADR2 => u_CORTEXM0DS_u_logic_Xuxwx4,
      ADR1 => u_CORTEXM0DS_u_logic_Y5ywx4_0,
      ADR0 => u_CORTEXM0DS_u_logic_D5ywx4,
      ADR5 => u_CORTEXM0DS_u_logic_Dp7wx4,
      ADR3 => u_CORTEXM0DS_u_logic_Oldwx4,
      ADR4 => u_CORTEXM0DS_u_logic_Mcgvx4_Weowx4_AND_3987_o,
      O => u_CORTEXM0DS_u_logic_Qdtwx4
    );
  u_CORTEXM0DS_u_logic_Mcgvx4_Weowx4_AND_3987_o1 : X_LUT6
    generic map(
      LOC => "SLICE_X23Y107",
      INIT => X"70F0F0F00000F0F0"
    )
    port map (
      ADR2 => u_CORTEXM0DS_u_logic_Fij2z4_25819,
      ADR5 => u_CORTEXM0DS_u_logic_Dp7wx4,
      ADR3 => u_CORTEXM0DS_u_logic_Y5ywx4_0,
      ADR0 => u_CORTEXM0DS_u_logic_Dw7wx4,
      ADR1 => u_CORTEXM0DS_u_logic_M6ywx4,
      ADR4 => u_CORTEXM0DS_u_logic_Oldwx4,
      O => u_CORTEXM0DS_u_logic_Mcgvx4_Weowx4_AND_3987_o
    );
  u_CORTEXM0DS_u_logic_Dw7wx41 : X_LUT6
    generic map(
      LOC => "SLICE_X23Y107",
      INIT => X"8C0C10300C0C3030"
    )
    port map (
      ADR2 => u_CORTEXM0DS_u_logic_Ark2z4_25827,
      ADR1 => u_CORTEXM0DS_u_logic_Svxwx4,
      ADR5 => u_CORTEXM0DS_u_logic_M6ywx4,
      ADR4 => u_CORTEXM0DS_u_logic_Wxxwx4,
      ADR0 => u_CORTEXM0DS_u_logic_Y5ywx4_0,
      ADR3 => u_CORTEXM0DS_u_logic_Tzxwx4,
      O => u_CORTEXM0DS_u_logic_Dw7wx4
    );
  u_CORTEXM0DS_u_logic_Xuxwx41 : X_LUT6
    generic map(
      LOC => "SLICE_X23Y107",
      INIT => X"23AFAFAFAFAFAFAF"
    )
    port map (
      ADR0 => u_CORTEXM0DS_u_logic_Ark2z4_25827,
      ADR2 => u_CORTEXM0DS_u_logic_Oedwx4,
      ADR3 => u_CORTEXM0DS_u_logic_Tzxwx4,
      ADR1 => u_CORTEXM0DS_u_logic_M6ywx4,
      ADR5 => u_CORTEXM0DS_u_logic_Y5ywx4_0,
      ADR4 => u_CORTEXM0DS_u_logic_Dw7wx4,
      O => u_CORTEXM0DS_u_logic_Xuxwx4
    );
  u_CORTEXM0DS_u_logic_D7wwx4_K7wwx4_AND_4249_o1 : X_LUT6
    generic map(
      LOC => "SLICE_X23Y109",
      INIT => X"FF0FF000ACACACAC"
    )
    port map (
      ADR0 => u_CORTEXM0DS_u_logic_Saqwx4,
      ADR4 => u_CORTEXM0DS_u_logic_Eruwx4,
      ADR1 => u_CORTEXM0DS_u_logic_N3ywx4,
      ADR3 => u_CORTEXM0DS_u_logic_F8wwx4,
      ADR2 => u_CORTEXM0DS_u_logic_Y5ywx4_0,
      ADR5 => u_CORTEXM0DS_u_logic_D5ywx4,
      O => u_CORTEXM0DS_u_logic_D7wwx4_K7wwx4_AND_4249_o
    );
  u_CORTEXM0DS_u_logic_Dfowx41 : X_LUT6
    generic map(
      LOC => "SLICE_X23Y109",
      INIT => X"F3BBF388C0BBC088"
    )
    port map (
      ADR5 => u_CORTEXM0DS_u_logic_Feqwx4,
      ADR2 => u_CORTEXM0DS_u_logic_Mnvwx4,
      ADR0 => u_CORTEXM0DS_u_logic_U7uwx4,
      ADR4 => u_CORTEXM0DS_u_logic_Fexwx4,
      ADR3 => u_CORTEXM0DS_u_logic_Y5ywx4_0,
      ADR1 => u_CORTEXM0DS_u_logic_D5ywx4,
      O => u_CORTEXM0DS_u_logic_Dfowx4
    );
  u_CORTEXM0DS_u_logic_Mmux_Lt7wx411 : X_LUT6
    generic map(
      LOC => "SLICE_X23Y109",
      INIT => X"FCDE0C84DEDE8484"
    )
    port map (
      ADR0 => u_CORTEXM0DS_u_logic_Ark2z4_25827,
      ADR2 => u_CORTEXM0DS_u_logic_Tzxwx4,
      ADR3 => u_CORTEXM0DS_u_logic_M6ywx4,
      ADR5 => u_CORTEXM0DS_u_logic_Y5ywx4_0,
      ADR1 => u_CORTEXM0DS_u_logic_D7wwx4_K7wwx4_AND_4249_o,
      ADR4 => u_CORTEXM0DS_u_logic_Dfowx4,
      O => u_CORTEXM0DS_u_logic_Mmux_Lt7wx41
    );
  u_CORTEXM0DS_u_logic_F8e3z4 : X_FF
    generic map(
      LOC => "SLICE_X23Y110",
      INIT => '1'
    )
    port map (
      CE => u_CORTEXM0DS_u_logic_Meyvx4_0,
      CLK => NlwBufferSignal_u_CORTEXM0DS_u_logic_F8e3z4_CLK,
      I => NlwBufferSignal_u_CORTEXM0DS_u_logic_F8e3z4_IN,
      O => u_CORTEXM0DS_u_logic_F8e3z4_26593,
      SET => u_CORTEXM0DS_u_logic_hreset_n_inv,
      RST => GND
    );
  u_CORTEXM0DS_u_logic_Uttwx4_Butwx4_AND_3979_o1 : X_LUT6
    generic map(
      LOC => "SLICE_X23Y108",
      INIT => X"1333131320201313"
    )
    port map (
      ADR4 => u_CORTEXM0DS_u_logic_Dp7wx4,
      ADR2 => u_CORTEXM0DS_u_logic_Y5ywx4_0,
      ADR0 => u_CORTEXM0DS_u_logic_M6ywx4,
      ADR3 => u_CORTEXM0DS_u_logic_Dw7wx4,
      ADR1 => u_CORTEXM0DS_u_logic_U2ewx4,
      ADR5 => u_CORTEXM0DS_u_logic_Oldwx4,
      O => u_CORTEXM0DS_u_logic_Uttwx4_Butwx4_AND_3979_o1_27536
    );
  u_CORTEXM0DS_u_logic_Nkvwx4_Ukvwx4_AND_4186_o1 : X_LUT6
    generic map(
      LOC => "SLICE_X23Y112",
      INIT => X"EFE3ECE02F232C20"
    )
    port map (
      ADR3 => u_CORTEXM0DS_u_logic_G4qwx4,
      ADR4 => u_CORTEXM0DS_u_logic_Icxwx4,
      ADR5 => u_CORTEXM0DS_u_logic_Dmvwx4,
      ADR0 => u_CORTEXM0DS_u_logic_D9uwx4,
      ADR1 => u_CORTEXM0DS_u_logic_Y5ywx4_0,
      ADR2 => u_CORTEXM0DS_u_logic_D5ywx4,
      O => u_CORTEXM0DS_u_logic_Nkvwx4_Ukvwx4_AND_4186_o
    );
  u_CORTEXM0DS_u_logic_Mmux_Z78wx4110 : X_LUT6
    generic map(
      LOC => "SLICE_X23Y112",
      INIT => X"55555555FFFFFFFF"
    )
    port map (
      ADR4 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR0 => u_CORTEXM0DS_u_logic_Zhxwx4_Gixwx4_AND_4403_o_26587,
      ADR5 => u_CORTEXM0DS_u_logic_Nkvwx4_Ukvwx4_AND_4186_o,
      O => u_CORTEXM0DS_u_logic_Mmux_Z78wx4111_26586
    );
  u_CORTEXM0DS_u_logic_Vgwwx4_Chwwx4_AND_4288_o1 : X_LUT6
    generic map(
      LOC => "SLICE_X23Y112",
      INIT => X"F0F0AAAAFF00CCCC"
    )
    port map (
      ADR1 => u_CORTEXM0DS_u_logic_Ai9wx4,
      ADR3 => u_CORTEXM0DS_u_logic_Pjqwx4,
      ADR2 => u_CORTEXM0DS_u_logic_Lr9wx4,
      ADR0 => u_CORTEXM0DS_u_logic_Pybwx4,
      ADR4 => u_CORTEXM0DS_u_logic_Y5ywx4_0,
      ADR5 => u_CORTEXM0DS_u_logic_D5ywx4,
      O => u_CORTEXM0DS_u_logic_Vgwwx4_Chwwx4_AND_4288_o
    );
  u_CORTEXM0DS_u_logic_X1e3z4 : X_FF
    generic map(
      LOC => "SLICE_X23Y112",
      INIT => '1'
    )
    port map (
      CE => u_CORTEXM0DS_u_logic_Ofyvx4,
      CLK => NlwBufferSignal_u_CORTEXM0DS_u_logic_X1e3z4_CLK,
      I => NlwBufferSignal_u_CORTEXM0DS_u_logic_X1e3z4_IN,
      O => u_CORTEXM0DS_u_logic_X1e3z4_26978,
      SET => u_CORTEXM0DS_u_logic_hreset_n_inv,
      RST => GND
    );
  u_CORTEXM0DS_u_logic_Mmux_D5ywx411 : X_LUT6
    generic map(
      LOC => "SLICE_X23Y112",
      INIT => X"5A59AA990F0CFFCC"
    )
    port map (
      ADR4 => u_CORTEXM0DS_u_logic_Fzl2z4_27730,
      ADR5 => u_CORTEXM0DS_u_logic_Ark2z4_25827,
      ADR3 => u_CORTEXM0DS_u_logic_Bxxwx4,
      ADR2 => u_CORTEXM0DS_u_logic_Hnwwx4,
      ADR1 => u_CORTEXM0DS_u_logic_V7ywx4,
      ADR0 => u_CORTEXM0DS_u_logic_Y5ywx4_0,
      O => u_CORTEXM0DS_u_logic_D5ywx4
    );
  u_CORTEXM0DS_u_logic_G0w2z4 : X_FF
    generic map(
      LOC => "SLICE_X23Y102",
      INIT => '1'
    )
    port map (
      CE => VCC,
      CLK => NlwBufferSignal_u_CORTEXM0DS_u_logic_G0w2z4_CLK,
      I => u_CORTEXM0DS_u_logic_Acnvx4,
      O => u_CORTEXM0DS_u_logic_G0w2z4_25948,
      SET => u_CORTEXM0DS_u_logic_hreset_n_inv,
      RST => GND
    );
  u_CORTEXM0DS_u_logic_Acnvx41 : X_LUT6
    generic map(
      LOC => "SLICE_X23Y102",
      INIT => X"FFFF00C8FF370000"
    )
    port map (
      ADR4 => N480,
      ADR0 => u_CORTEXM0DS_u_logic_Ratwx4_Yatwx4_AND_3908_o_26350,
      ADR2 => u_CORTEXM0DS_u_logic_Q5nwx4_X5nwx4_AND_3221_o_26349,
      ADR5 => N481_0,
      ADR1 => N30,
      ADR3 => u_CORTEXM0DS_u_logic_B8nwx4_I8nwx4_AND_3224_o_26351,
      O => u_CORTEXM0DS_u_logic_Acnvx4
    );
  u_CORTEXM0DS_u_logic_Ql23z4 : X_FF
    generic map(
      LOC => "SLICE_X19Y130",
      INIT => '1'
    )
    port map (
      CE => u_CORTEXM0DS_u_logic_Ydyvx4_0,
      CLK => NlwBufferSignal_u_CORTEXM0DS_u_logic_Ql23z4_CLK,
      I => NlwBufferSignal_u_CORTEXM0DS_u_logic_Ql23z4_IN,
      O => u_CORTEXM0DS_u_logic_Ql23z4_27287,
      SET => u_CORTEXM0DS_u_logic_hreset_n_inv,
      RST => GND
    );
  u_CORTEXM0DS_u_logic_Re72z4_Ye72z4_AND_6067_o3 : X_LUT6
    generic map(
      LOC => "SLICE_X19Y130",
      INIT => X"FF5FFF7FFFDFFFFF"
    )
    port map (
      ADR5 => u_CORTEXM0DS_u_logic_Nf03z4_27065,
      ADR2 => u_CORTEXM0DS_u_logic_Rni2z4_26237,
      ADR1 => u_CORTEXM0DS_u_logic_Wzy2z4_26238,
      ADR4 => u_CORTEXM0DS_u_logic_Ql23z4_27287,
      ADR3 => u_CORTEXM0DS_u_logic_Sjj2z4_26064,
      ADR0 => u_CORTEXM0DS_u_logic_Fgm2z4_26065,
      O => u_CORTEXM0DS_u_logic_Re72z4_Ye72z4_AND_6067_o3_28939
    );
  u_CORTEXM0DS_u_logic_Djzvx48 : X_LUT6
    generic map(
      LOC => "SLICE_X19Y126",
      INIT => X"F30FF35FF30FF35F"
    )
    port map (
      ADR5 => '1',
      ADR0 => u_CORTEXM0DS_u_logic_V0k2z4_26985,
      ADR1 => u_CORTEXM0DS_u_logic_Y1v2z4_27146,
      ADR2 => u_CORTEXM0DS_u_logic_Svk2z4_25841,
      ADR3 => u_CORTEXM0DS_u_logic_Yaz2z4_25842,
      ADR4 => u_CORTEXM0DS_u_logic_T1d3z4_25833,
      O => u_CORTEXM0DS_u_logic_Djzvx48_29444
    );
  u_CORTEXM0DS_u_logic_Djzvx44_SW0 : X_LUT6
    generic map(
      LOC => "SLICE_X19Y126",
      INIT => X"FFFAF0FA33FA30FA"
    )
    port map (
      ADR1 => u_CORTEXM0DS_u_logic_Fn13z4_27005,
      ADR3 => u_CORTEXM0DS_u_logic_H3d3z4_25834,
      ADR0 => u_CORTEXM0DS_u_logic_Djzvx48_29444,
      ADR4 => u_CORTEXM0DS_u_logic_Djzvx47_27044,
      ADR2 => u_CORTEXM0DS_u_logic_Djzvx46_27045,
      ADR5 => u_CORTEXM0DS_u_logic_SF1101,
      O => N1086
    );
  u_CORTEXM0DS_u_logic_H3awx4_O3awx4_AND_1952_o1 : X_LUT6
    generic map(
      LOC => "SLICE_X19Y126",
      INIT => X"FD02FC03F50AF00F"
    )
    port map (
      ADR1 => u_CORTEXM0DS_u_logic_C3z2z4_26806,
      ADR2 => u_CORTEXM0DS_u_logic_Bx9vx4_H1cwx4_AND_2232_o,
      ADR5 => u_CORTEXM0DS_u_logic_Y29wx4,
      ADR3 => u_CORTEXM0DS_u_logic_Wzawx43_26822,
      ADR4 => u_CORTEXM0DS_u_logic_W19wx4,
      ADR0 => u_CORTEXM0DS_u_logic_Djzvx4,
      O => u_CORTEXM0DS_u_logic_H3awx4_O3awx4_AND_1952_o
    );
  u_CORTEXM0DS_u_logic_V0k2z4 : X_FF
    generic map(
      LOC => "SLICE_X19Y126",
      INIT => '1'
    )
    port map (
      CE => u_CORTEXM0DS_u_logic_Siqvx4,
      CLK => NlwBufferSignal_u_CORTEXM0DS_u_logic_V0k2z4_CLK,
      I => NlwBufferSignal_u_CORTEXM0DS_u_logic_V0k2z4_IN,
      O => u_CORTEXM0DS_u_logic_V0k2z4_26985,
      SET => u_CORTEXM0DS_u_logic_hreset_n_inv,
      RST => GND
    );
  u_CORTEXM0DS_u_logic_Djzvx49 : X_LUT6
    generic map(
      LOC => "SLICE_X19Y126",
      INIT => X"8080808080800000"
    )
    port map (
      ADR3 => '1',
      ADR5 => u_CORTEXM0DS_u_logic_Djzvx42_29044,
      ADR4 => u_CORTEXM0DS_u_logic_Djzvx43_29045,
      ADR1 => N1086,
      ADR2 => u_CORTEXM0DS_u_logic_Djzvx41_29043,
      ADR0 => u_CORTEXM0DS_u_logic_Djzvx45_29046,
      O => u_CORTEXM0DS_u_logic_Djzvx4
    );
  u_CORTEXM0DS_u_logic_Nd3wx42 : X_LUT6
    generic map(
      LOC => "SLICE_X19Y124",
      INIT => X"22FF77FF2F552F55"
    )
    port map (
      ADR2 => u_CORTEXM0DS_u_logic_Bk23z4_26853,
      ADR4 => u_CORTEXM0DS_u_logic_Sa13z4_27188,
      ADR1 => u_CORTEXM0DS_u_logic_V1l2z4_28593,
      ADR5 => u_CORTEXM0DS_u_logic_Svk2z4_25841,
      ADR0 => u_CORTEXM0DS_u_logic_Yaz2z4_25842,
      ADR3 => u_CORTEXM0DS_u_logic_T1d3z4_25833,
      O => u_CORTEXM0DS_u_logic_Nd3wx42_28999
    );
  u_CORTEXM0DS_u_logic_S2p2z4 : X_FF
    generic map(
      LOC => "SLICE_X19Y124",
      INIT => '1'
    )
    port map (
      CE => u_CORTEXM0DS_u_logic_G02wx4_inv,
      CLK => NlwBufferSignal_u_CORTEXM0DS_u_logic_S2p2z4_CLK,
      I => NlwBufferSignal_u_CORTEXM0DS_u_logic_S2p2z4_IN,
      O => u_CORTEXM0DS_u_logic_S2p2z4_26959,
      SET => u_CORTEXM0DS_u_logic_hreset_n_inv,
      RST => GND
    );
  u_CORTEXM0DS_u_logic_Nd3wx46 : X_LUT6
    generic map(
      LOC => "SLICE_X19Y124",
      INIT => X"FFFFFFFFFFFA00FA"
    )
    port map (
      ADR1 => '1',
      ADR3 => u_CORTEXM0DS_u_logic_H3d3z4_25834,
      ADR0 => u_CORTEXM0DS_u_logic_Nd3wx44_0,
      ADR2 => N1795,
      ADR5 => u_CORTEXM0DS_u_logic_Nd3wx43_28998,
      ADR4 => u_CORTEXM0DS_u_logic_Nd3wx42_28999,
      O => u_CORTEXM0DS_u_logic_Nd3wx46_28554
    );
  u_CORTEXM0DS_u_logic_Igl2z4 : X_FF
    generic map(
      LOC => "SLICE_X19Y132",
      INIT => '1'
    )
    port map (
      CE => u_CORTEXM0DS_u_logic_Pu1wx4_inv_0,
      CLK => NlwBufferSignal_u_CORTEXM0DS_u_logic_Igl2z4_CLK,
      I => NlwBufferSignal_u_CORTEXM0DS_u_logic_Igl2z4_IN,
      O => u_CORTEXM0DS_u_logic_Igl2z4_26239,
      SET => u_CORTEXM0DS_u_logic_hreset_n_inv,
      RST => GND
    );
  u_CORTEXM0DS_u_logic_Kqzvx42_SW0 : X_LUT6
    generic map(
      LOC => "SLICE_X19Y132",
      INIT => X"0F03FF3305015511"
    )
    port map (
      ADR1 => u_CORTEXM0DS_u_logic_Eq63z4_27048,
      ADR0 => u_CORTEXM0DS_u_logic_Edl2z4_27212,
      ADR3 => u_CORTEXM0DS_u_logic_Op52z4_Gl52z4_OR_1175_o,
      ADR2 => u_CORTEXM0DS_u_logic_Igl2z4_26239,
      ADR5 => u_CORTEXM0DS_u_logic_Vp52z4_Vb52z4_OR_1171_o,
      ADR4 => u_CORTEXM0DS_u_logic_C51xx4,
      O => N953
    );
  u_CORTEXM0DS_u_logic_Hy0wx42 : X_LUT6
    generic map(
      LOC => "SLICE_X19Y120",
      INIT => X"BFFFBFFFBBBBFFFF"
    )
    port map (
      ADR5 => u_CORTEXM0DS_u_logic_Sjj2z4_26064,
      ADR2 => u_CORTEXM0DS_u_logic_S2p2z4_26959,
      ADR3 => u_CORTEXM0DS_u_logic_M1j2z4_26013,
      ADR0 => u_CORTEXM0DS_u_logic_Fgm2z4_26065,
      ADR4 => u_CORTEXM0DS_u_logic_Z203z4_26704,
      ADR1 => u_CORTEXM0DS_u_logic_Tjh2z4_3_Tjh2z4_2_AND_6777_o,
      O => u_CORTEXM0DS_u_logic_Hy0wx42_29018
    );
  u_CORTEXM0DS_u_logic_Wa0wx46 : X_LUT6
    generic map(
      LOC => "SLICE_X19Y120",
      INIT => X"050005001111BB11"
    )
    port map (
      ADR2 => u_CORTEXM0DS_u_logic_N3n2z4_29438,
      ADR4 => u_CORTEXM0DS_u_logic_Pw03z4_27367,
      ADR1 => u_CORTEXM0DS_u_logic_M3u2z4_26851,
      ADR5 => u_CORTEXM0DS_u_logic_Svk2z4_25841,
      ADR3 => u_CORTEXM0DS_u_logic_Yaz2z4_25842,
      ADR0 => u_CORTEXM0DS_u_logic_T1d3z4_25833,
      O => u_CORTEXM0DS_u_logic_Wa0wx46_29029
    );
  u_CORTEXM0DS_u_logic_G4qwx45_SW5 : X_LUT6
    generic map(
      LOC => "SLICE_X19Y120",
      INIT => X"0C110CDD3F113FDD"
    )
    port map (
      ADR0 => u_CORTEXM0DS_u_logic_Vcv2z4_27567,
      ADR4 => u_CORTEXM0DS_u_logic_M3u2z4_26851,
      ADR2 => u_CORTEXM0DS_u_logic_N3n2z4_29438,
      ADR5 => u_CORTEXM0DS_u_logic_Y1n2z4_27064,
      ADR3 => u_CORTEXM0DS_u_logic_Sjj2z4_26064,
      ADR1 => u_CORTEXM0DS_u_logic_Fgm2z4_26065,
      O => N1609
    );
  u_CORTEXM0DS_u_logic_N3n2z4 : X_FF
    generic map(
      LOC => "SLICE_X19Y120",
      INIT => '1'
    )
    port map (
      CE => u_CORTEXM0DS_u_logic_Afyvx4,
      CLK => NlwBufferSignal_u_CORTEXM0DS_u_logic_N3n2z4_CLK,
      I => NlwBufferSignal_u_CORTEXM0DS_u_logic_N3n2z4_IN,
      O => u_CORTEXM0DS_u_logic_N3n2z4_29438,
      SET => u_CORTEXM0DS_u_logic_hreset_n_inv,
      RST => GND
    );
  u_CORTEXM0DS_u_logic_G4qwx45 : X_LUT6
    generic map(
      LOC => "SLICE_X19Y120",
      INIT => X"FFFFFF00FFAAFFAA"
    )
    port map (
      ADR2 => '1',
      ADR1 => '1',
      ADR3 => u_CORTEXM0DS_u_logic_Rni2z4_26237,
      ADR5 => u_CORTEXM0DS_u_logic_Wzy2z4_26238,
      ADR0 => N1608,
      ADR4 => N1609,
      O => u_CORTEXM0DS_u_logic_G4qwx4
    );
  u_CORTEXM0DS_u_logic_Vhk2z4 : X_FF
    generic map(
      LOC => "SLICE_X19Y131",
      INIT => '1'
    )
    port map (
      CE => u_CORTEXM0DS_u_logic_Afyvx4,
      CLK => NlwBufferSignal_u_CORTEXM0DS_u_logic_Vhk2z4_CLK,
      I => NlwBufferSignal_u_CORTEXM0DS_u_logic_Vhk2z4_IN,
      O => u_CORTEXM0DS_u_logic_Vhk2z4_25996,
      SET => u_CORTEXM0DS_u_logic_hreset_n_inv,
      RST => GND
    );
  u_CORTEXM0DS_u_logic_Uhzvx4_SW0_SW0 : X_LUT6
    generic map(
      LOC => "SLICE_X19Y123",
      INIT => X"CCCCEEFFEEEECFFF"
    )
    port map (
      ADR4 => u_CORTEXM0DS_u_logic_Hlzvx4,
      ADR5 => u_CORTEXM0DS_u_logic_H3awx4_O3awx4_AND_1952_o,
      ADR0 => u_CORTEXM0DS_u_logic_X8zvx4,
      ADR2 => u_CORTEXM0DS_u_logic_Muawx4,
      ADR3 => u_CORTEXM0DS_u_logic_Fuawx4_26691,
      ADR1 => u_CORTEXM0DS_u_logic_Bpzvx4,
      O => N339
    );
  u_CORTEXM0DS_u_logic_G123z4 : X_FF
    generic map(
      LOC => "SLICE_X19Y123",
      INIT => '1'
    )
    port map (
      CE => u_CORTEXM0DS_u_logic_Feyvx4_0,
      CLK => NlwBufferSignal_u_CORTEXM0DS_u_logic_G123z4_CLK,
      I => NlwBufferSignal_u_CORTEXM0DS_u_logic_G123z4_IN,
      O => u_CORTEXM0DS_u_logic_G123z4_28009,
      SET => u_CORTEXM0DS_u_logic_hreset_n_inv,
      RST => GND
    );
  u_CORTEXM0DS_u_logic_Djzvx42 : X_LUT6
    generic map(
      LOC => "SLICE_X19Y123",
      INIT => X"CC55CC55CC55CC55"
    )
    port map (
      ADR4 => '1',
      ADR5 => '1',
      ADR2 => '1',
      ADR0 => u_CORTEXM0DS_u_logic_K2k2z4_26688,
      ADR1 => u_CORTEXM0DS_u_logic_Yaz2z4_25842,
      ADR3 => u_CORTEXM0DS_u_logic_T1d3z4_25833,
      O => u_CORTEXM0DS_u_logic_Djzvx42_29044
    );
  u_CORTEXM0DS_u_logic_Vcv2z4_u_CORTEXM0DS_u_logic_Vcv2z4_BMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => u_CORTEXM0DS_u_logic_Ddyvx4,
      O => u_CORTEXM0DS_u_logic_Ddyvx4_0
    );
  u_CORTEXM0DS_u_logic_Vcv2z4_u_CORTEXM0DS_u_logic_Vcv2z4_AMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => u_CORTEXM0DS_u_logic_Rdyvx4,
      O => u_CORTEXM0DS_u_logic_Rdyvx4_0
    );
  u_CORTEXM0DS_u_logic_Afyvx41 : X_LUT6
    generic map(
      LOC => "SLICE_X19Y118",
      INIT => X"0000000C0000000C"
    )
    port map (
      ADR0 => '1',
      ADR4 => u_CORTEXM0DS_u_logic_Xj2wx4_Ek2wx4_AND_1322_o_27447,
      ADR3 => u_CORTEXM0DS_u_logic_Vb2wx4_27445,
      ADR1 => u_CORTEXM0DS_u_logic_Ob2wx4_27440,
      ADR2 => u_CORTEXM0DS_u_logic_Xc2wx4_27446,
      ADR5 => '1',
      O => u_CORTEXM0DS_u_logic_Afyvx4
    );
  u_CORTEXM0DS_u_logic_Ddyvx41 : X_LUT5
    generic map(
      LOC => "SLICE_X19Y118",
      INIT => X"00000C00"
    )
    port map (
      ADR0 => '1',
      ADR4 => u_CORTEXM0DS_u_logic_Xj2wx4_Ek2wx4_AND_1322_o_27447,
      ADR3 => u_CORTEXM0DS_u_logic_Vb2wx4_27445,
      ADR1 => u_CORTEXM0DS_u_logic_Ob2wx4_27440,
      ADR2 => u_CORTEXM0DS_u_logic_Xc2wx4_27446,
      O => u_CORTEXM0DS_u_logic_Ddyvx4
    );
  u_CORTEXM0DS_u_logic_Vcv2z4 : X_FF
    generic map(
      LOC => "SLICE_X19Y118",
      INIT => '1'
    )
    port map (
      CE => u_CORTEXM0DS_u_logic_Vfyvx4,
      CLK => NlwBufferSignal_u_CORTEXM0DS_u_logic_Vcv2z4_CLK,
      I => NlwBufferSignal_u_CORTEXM0DS_u_logic_Vcv2z4_IN,
      O => u_CORTEXM0DS_u_logic_Vcv2z4_27567,
      SET => u_CORTEXM0DS_u_logic_hreset_n_inv,
      RST => GND
    );
  u_CORTEXM0DS_u_logic_Siqvx41 : X_LUT6
    generic map(
      LOC => "SLICE_X19Y118",
      INIT => X"0080008000800080"
    )
    port map (
      ADR4 => '1',
      ADR2 => u_CORTEXM0DS_u_logic_Ob2wx4_27440,
      ADR1 => u_CORTEXM0DS_u_logic_Vb2wx4_27445,
      ADR0 => u_CORTEXM0DS_u_logic_Xc2wx4_27446,
      ADR3 => u_CORTEXM0DS_u_logic_Xj2wx4_Ek2wx4_AND_1322_o_27447,
      ADR5 => '1',
      O => u_CORTEXM0DS_u_logic_Siqvx4
    );
  u_CORTEXM0DS_u_logic_Rdyvx41 : X_LUT5
    generic map(
      LOC => "SLICE_X19Y118",
      INIT => X"00080008"
    )
    port map (
      ADR4 => '1',
      ADR2 => u_CORTEXM0DS_u_logic_Ob2wx4_27440,
      ADR1 => u_CORTEXM0DS_u_logic_Vb2wx4_27445,
      ADR0 => u_CORTEXM0DS_u_logic_Xc2wx4_27446,
      ADR3 => u_CORTEXM0DS_u_logic_Xj2wx4_Ek2wx4_AND_1322_o_27447,
      O => u_CORTEXM0DS_u_logic_Rdyvx4
    );
  u_CORTEXM0DS_u_logic_Hn03z4 : X_FF
    generic map(
      LOC => "SLICE_X19Y127",
      INIT => '1'
    )
    port map (
      CE => u_CORTEXM0DS_u_logic_Meyvx4_0,
      CLK => NlwBufferSignal_u_CORTEXM0DS_u_logic_Hn03z4_CLK,
      I => NlwBufferSignal_u_CORTEXM0DS_u_logic_Hn03z4_IN,
      O => u_CORTEXM0DS_u_logic_Hn03z4_27046,
      SET => u_CORTEXM0DS_u_logic_hreset_n_inv,
      RST => GND
    );
  u_CORTEXM0DS_u_logic_Vp52z4_Zk52z4_OR_1170_o1 : X_LUT6
    generic map(
      LOC => "SLICE_X19Y127",
      INIT => X"FFCCFFFFFFFFFFFF"
    )
    port map (
      ADR0 => '1',
      ADR2 => '1',
      ADR1 => u_CORTEXM0DS_u_logic_Svk2z4_25841,
      ADR5 => u_CORTEXM0DS_u_logic_Yaz2z4_25842,
      ADR4 => u_CORTEXM0DS_u_logic_H3d3z4_25834,
      ADR3 => u_CORTEXM0DS_u_logic_T1d3z4_25833,
      O => u_CORTEXM0DS_u_logic_Vp52z4_Zk52z4_OR_1170_o
    );
  u_CORTEXM0DS_u_logic_Aez2z4 : X_FF
    generic map(
      LOC => "SLICE_X19Y128",
      INIT => '1'
    )
    port map (
      CE => u_CORTEXM0DS_u_logic_G02wx4_inv,
      CLK => NlwBufferSignal_u_CORTEXM0DS_u_logic_Aez2z4_CLK,
      I => NlwBufferSignal_u_CORTEXM0DS_u_logic_Aez2z4_IN,
      O => u_CORTEXM0DS_u_logic_Aez2z4_26009,
      SET => u_CORTEXM0DS_u_logic_hreset_n_inv,
      RST => GND
    );
  u_CORTEXM0DS_u_logic_Ggk2z4 : X_FF
    generic map(
      LOC => "SLICE_X19Y129",
      INIT => '1'
    )
    port map (
      CE => u_CORTEXM0DS_u_logic_Ofyvx4,
      CLK => NlwBufferSignal_u_CORTEXM0DS_u_logic_Ggk2z4_CLK,
      I => NlwBufferSignal_u_CORTEXM0DS_u_logic_Ggk2z4_IN,
      O => u_CORTEXM0DS_u_logic_Ggk2z4_27309,
      SET => u_CORTEXM0DS_u_logic_hreset_n_inv,
      RST => GND
    );
  u_CORTEXM0DS_u_logic_Xl0wx4 : X_LUT6
    generic map(
      LOC => "SLICE_X19Y122",
      INIT => X"F8F8F8F8F8F8F8FA"
    )
    port map (
      ADR1 => u_CORTEXM0DS_u_logic_U2ewx4,
      ADR0 => u_CORTEXM0DS_u_logic_Ziwwx4_Gjwwx4_AND_4301_o2_26018,
      ADR2 => N1126,
      ADR5 => u_CORTEXM0DS_u_logic_Uqwwx4_Brwwx4_AND_4324_o4_26021,
      ADR4 => u_CORTEXM0DS_u_logic_Uqwwx4_Brwwx4_AND_4324_o7_26020,
      ADR3 => u_CORTEXM0DS_u_logic_Uqwwx4_Brwwx4_AND_4324_o10_26019,
      O => u_CORTEXM0DS_u_logic_Xl0wx4_26466
    );
  u_CORTEXM0DS_u_logic_Pw03z4 : X_FF
    generic map(
      LOC => "SLICE_X19Y122",
      INIT => '1'
    )
    port map (
      CE => u_CORTEXM0DS_u_logic_Meyvx4_0,
      CLK => NlwBufferSignal_u_CORTEXM0DS_u_logic_Pw03z4_CLK,
      I => NlwBufferSignal_u_CORTEXM0DS_u_logic_Pw03z4_IN,
      O => u_CORTEXM0DS_u_logic_Pw03z4_27367,
      SET => u_CORTEXM0DS_u_logic_hreset_n_inv,
      RST => GND
    );
  u_CORTEXM0DS_u_logic_N90wx42 : X_LUT6
    generic map(
      LOC => "SLICE_X19Y122",
      INIT => X"F7FF3FFFF7FFFFFF"
    )
    port map (
      ADR0 => u_CORTEXM0DS_u_logic_Cy13z4_27052,
      ADR1 => u_CORTEXM0DS_u_logic_Rni2z4_26237,
      ADR2 => u_CORTEXM0DS_u_logic_Wzy2z4_26238,
      ADR5 => u_CORTEXM0DS_u_logic_Pw03z4_27367,
      ADR4 => u_CORTEXM0DS_u_logic_Sjj2z4_26064,
      ADR3 => u_CORTEXM0DS_u_logic_Fgm2z4_26065,
      O => u_CORTEXM0DS_u_logic_N90wx42_28883
    );
  u_CORTEXM0DS_u_logic_Oszvx4_SW0_SW0 : X_LUT6
    generic map(
      LOC => "SLICE_X19Y119",
      INIT => X"DDDDEFFFCCCCCFDF"
    )
    port map (
      ADR4 => u_CORTEXM0DS_u_logic_Euzvx4,
      ADR0 => u_CORTEXM0DS_u_logic_Uz9wx4_B19wx4_XOR_35_o,
      ADR5 => u_CORTEXM0DS_u_logic_X8zvx4,
      ADR3 => u_CORTEXM0DS_u_logic_Muawx4,
      ADR2 => u_CORTEXM0DS_u_logic_Fuawx4_26691,
      ADR1 => u_CORTEXM0DS_u_logic_Bpzvx4,
      O => N357
    );
  u_CORTEXM0DS_u_logic_Y1n2z4 : X_FF
    generic map(
      LOC => "SLICE_X19Y119",
      INIT => '1'
    )
    port map (
      CE => u_CORTEXM0DS_u_logic_Ofyvx4,
      CLK => NlwBufferSignal_u_CORTEXM0DS_u_logic_Y1n2z4_CLK,
      I => NlwBufferSignal_u_CORTEXM0DS_u_logic_Y1n2z4_IN,
      O => u_CORTEXM0DS_u_logic_Y1n2z4_27064,
      SET => u_CORTEXM0DS_u_logic_hreset_n_inv,
      RST => GND
    );
  u_CORTEXM0DS_u_logic_Wa0wx47 : X_LUT6
    generic map(
      LOC => "SLICE_X19Y119",
      INIT => X"DD57FF57DDDFFFDF"
    )
    port map (
      ADR2 => u_CORTEXM0DS_u_logic_Vcv2z4_27567,
      ADR4 => u_CORTEXM0DS_u_logic_Vzz2z4_27663,
      ADR1 => u_CORTEXM0DS_u_logic_Svk2z4_25841,
      ADR5 => u_CORTEXM0DS_u_logic_Y1n2z4_27064,
      ADR0 => u_CORTEXM0DS_u_logic_Yaz2z4_25842,
      ADR3 => u_CORTEXM0DS_u_logic_T1d3z4_25833,
      O => u_CORTEXM0DS_u_logic_Wa0wx47_29030
    );
  u_CORTEXM0DS_u_logic_Jjhvx41 : X_LUT6
    generic map(
      LOC => "SLICE_X19Y121",
      INIT => X"FCCCEEEECCCCEEEE"
    )
    port map (
      ADR0 => u_CORTEXM0DS_u_logic_Plx2z4_28343,
      ADR2 => u_CORTEXM0DS_u_logic_Roh2z4_16_0,
      ADR5 => u_CORTEXM0DS_u_logic_Kvfwx4_W8c2z4_AND_6701_o,
      ADR3 => u_CORTEXM0DS_u_logic_Keqvx4_Ync2z4_AND_6755_o,
      ADR4 => u_CORTEXM0DS_u_logic_G6pvx4,
      ADR1 => u_CORTEXM0DS_u_logic_G6pvx4_Alywx4_AND_4511_o,
      O => u_CORTEXM0DS_u_logic_Jjhvx41_29440
    );
  u_CORTEXM0DS_u_logic_Plx2z4 : X_FF
    generic map(
      LOC => "SLICE_X19Y121",
      INIT => '1'
    )
    port map (
      CE => VCC,
      CLK => NlwBufferSignal_u_CORTEXM0DS_u_logic_Plx2z4_CLK,
      I => u_CORTEXM0DS_u_logic_Jjhvx4,
      O => u_CORTEXM0DS_u_logic_Plx2z4_28343,
      SET => u_CORTEXM0DS_u_logic_hreset_n_inv,
      RST => GND
    );
  u_CORTEXM0DS_u_logic_Jjhvx43 : X_LUT6
    generic map(
      LOC => "SLICE_X19Y121",
      INIT => X"FFFFCCCCFFFFCCCA"
    )
    port map (
      ADR0 => N1153,
      ADR1 => N1154,
      ADR4 => u_CORTEXM0DS_u_logic_Jjhvx41_29440,
      ADR3 => u_CORTEXM0DS_u_logic_Uqwwx4_Brwwx4_AND_4324_o4_26021,
      ADR2 => u_CORTEXM0DS_u_logic_Uqwwx4_Brwwx4_AND_4324_o7_26020,
      ADR5 => u_CORTEXM0DS_u_logic_Uqwwx4_Brwwx4_AND_4324_o10_26019,
      O => u_CORTEXM0DS_u_logic_Jjhvx4
    );
  u_CORTEXM0DS_u_logic_Mx0wx4 : X_LUT6
    generic map(
      LOC => "SLICE_X19Y121",
      INIT => X"F0A00000FFAA0000"
    )
    port map (
      ADR1 => '1',
      ADR0 => u_CORTEXM0DS_u_logic_Kgnwx4_C8rwx4_AND_4262_o,
      ADR5 => u_CORTEXM0DS_u_logic_W6iwx4,
      ADR2 => u_CORTEXM0DS_u_logic_A5twx4_H5twx4_AND_3887_o,
      ADR3 => u_CORTEXM0DS_u_logic_Vctwx4_Cdtwx4_AND_3918_o_26482,
      ADR4 => N4,
      O => u_CORTEXM0DS_u_logic_Mx0wx4_27468
    );
  u_CORTEXM0DS_u_logic_Ziwwx4_Gjwwx4_AND_4301_o3_SW11 : X_LUT6
    generic map(
      LOC => "SLICE_X19Y121",
      INIT => X"C4C0C4C4C0C0C4C4"
    )
    port map (
      ADR0 => u_CORTEXM0DS_u_logic_Keqvx4_Ync2z4_AND_6755_o,
      ADR3 => u_CORTEXM0DS_u_logic_U2ewx4,
      ADR1 => u_CORTEXM0DS_u_logic_G6pvx4,
      ADR5 => u_CORTEXM0DS_u_logic_Ziwwx4_Gjwwx4_AND_4301_o2_26018,
      ADR2 => u_CORTEXM0DS_u_logic_Jjhvx42_0,
      ADR4 => u_CORTEXM0DS_u_logic_Mx0wx4_27468,
      O => N1154
    );
  u_CORTEXM0DS_u_logic_Yjzvx4_SW1 : X_LUT6
    generic map(
      LOC => "SLICE_X19Y125",
      INIT => X"FFFF7F3FFFFF7733"
    )
    port map (
      ADR5 => u_CORTEXM0DS_u_logic_W6iwx4,
      ADR2 => u_CORTEXM0DS_u_logic_Hfqwx4_Ofqwx4_AND_3552_o_0,
      ADR4 => N339,
      ADR1 => N32,
      ADR3 => u_CORTEXM0DS_u_logic_Xd8wx4,
      ADR0 => u_CORTEXM0DS_u_logic_Djzvx4,
      O => N588
    );
  u_CORTEXM0DS_u_logic_Hlzvx41 : X_LUT6
    generic map(
      LOC => "SLICE_X19Y125",
      INIT => X"FFAFBBFFFFFFFFFF"
    )
    port map (
      ADR1 => u_CORTEXM0DS_u_logic_Nqz2z4_27568,
      ADR2 => u_CORTEXM0DS_u_logic_X543z4_29442,
      ADR5 => u_CORTEXM0DS_u_logic_Rni2z4_26237,
      ADR3 => u_CORTEXM0DS_u_logic_Wzy2z4_26238,
      ADR4 => u_CORTEXM0DS_u_logic_Sjj2z4_26064,
      ADR0 => u_CORTEXM0DS_u_logic_Fgm2z4_26065,
      O => u_CORTEXM0DS_u_logic_Hlzvx41_29064
    );
  u_CORTEXM0DS_u_logic_Djzvx46 : X_LUT6
    generic map(
      LOC => "SLICE_X19Y125",
      INIT => X"DD0CDD00DD0CFF33"
    )
    port map (
      ADR5 => u_CORTEXM0DS_u_logic_Yx73z4_27539,
      ADR2 => u_CORTEXM0DS_u_logic_Z3k2z4_27116,
      ADR0 => u_CORTEXM0DS_u_logic_X543z4_29442,
      ADR4 => u_CORTEXM0DS_u_logic_Svk2z4_25841,
      ADR1 => u_CORTEXM0DS_u_logic_Yaz2z4_25842,
      ADR3 => u_CORTEXM0DS_u_logic_T1d3z4_25833,
      O => u_CORTEXM0DS_u_logic_Djzvx46_27045
    );
  u_CORTEXM0DS_u_logic_X543z4 : X_FF
    generic map(
      LOC => "SLICE_X19Y125",
      INIT => '1'
    )
    port map (
      CE => u_CORTEXM0DS_u_logic_Rdyvx4_0,
      CLK => NlwBufferSignal_u_CORTEXM0DS_u_logic_X543z4_CLK,
      I => u_CORTEXM0DS_u_logic_Uhzvx4_26526,
      O => u_CORTEXM0DS_u_logic_X543z4_29442,
      SET => u_CORTEXM0DS_u_logic_hreset_n_inv,
      RST => GND
    );
  u_CORTEXM0DS_u_logic_Uhzvx4 : X_LUT6
    generic map(
      LOC => "SLICE_X19Y125",
      INIT => X"FFFFFFFFF4F4F4FF"
    )
    port map (
      ADR3 => u_CORTEXM0DS_u_logic_Uenwx4_V7rwx4_AND_3647_o,
      ADR0 => u_CORTEXM0DS_u_logic_Omcwx4_Vmcwx4_AND_2244_o,
      ADR4 => u_CORTEXM0DS_u_logic_Xnqwx4_Eoqwx4_AND_3578_o,
      ADR1 => u_CORTEXM0DS_u_logic_Pri3z4_27_0,
      ADR2 => N588,
      ADR5 => u_CORTEXM0DS_u_logic_Q8rwx4_X8rwx4_AND_3649_o_26339,
      O => u_CORTEXM0DS_u_logic_Uhzvx4_26526
    );
  u_CORTEXM0DS_u_logic_F8u2z4 : X_FF
    generic map(
      LOC => "SLICE_X19Y133",
      INIT => '1'
    )
    port map (
      CE => u_CORTEXM0DS_u_logic_Hfyvx4,
      CLK => NlwBufferSignal_u_CORTEXM0DS_u_logic_F8u2z4_CLK,
      I => NlwBufferSignal_u_CORTEXM0DS_u_logic_F8u2z4_IN,
      O => u_CORTEXM0DS_u_logic_F8u2z4_26705,
      SET => u_CORTEXM0DS_u_logic_hreset_n_inv,
      RST => GND
    );
  u_CORTEXM0DS_u_logic_Zt7wx41 : X_LUT6
    generic map(
      LOC => "SLICE_X20Y107",
      INIT => X"8000800000000000"
    )
    port map (
      ADR4 => '1',
      ADR0 => u_CORTEXM0DS_u_logic_Svxwx4,
      ADR1 => u_CORTEXM0DS_u_logic_Wxxwx4,
      ADR5 => u_CORTEXM0DS_u_logic_Tzxwx4,
      ADR2 => u_CORTEXM0DS_u_logic_M6ywx4,
      ADR3 => u_CORTEXM0DS_u_logic_Y5ywx4_0,
      O => u_CORTEXM0DS_u_logic_Zt7wx4
    );
  u_CORTEXM0DS_u_logic_Mmux_Dtpvx412_SW0 : X_LUT6
    generic map(
      LOC => "SLICE_X20Y107",
      INIT => X"F0F0F0F0F0F0D050"
    )
    port map (
      ADR2 => u_CORTEXM0DS_u_logic_Zt7wx4,
      ADR4 => u_CORTEXM0DS_u_logic_Emi2z4_25932,
      ADR1 => u_CORTEXM0DS_u_logic_Xowwx4,
      ADR3 => u_CORTEXM0DS_u_logic_Qowwx4,
      ADR0 => u_CORTEXM0DS_u_logic_Wai2z4_25867,
      ADR5 => u_CORTEXM0DS_u_logic_Sgj2z4_25821,
      O => N735
    );
  u_CORTEXM0DS_u_logic_Exd3z4_u_CORTEXM0DS_u_logic_Exd3z4_CMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => u_CORTEXM0DS_u_logic_Gm1wx414,
      O => u_CORTEXM0DS_u_logic_Gm1wx414_0
    );
  u_CORTEXM0DS_u_logic_Gm1wx413 : X_MUX2
    generic map(
      LOC => "SLICE_X20Y111"
    )
    port map (
      IA => N1989,
      IB => N1990,
      O => u_CORTEXM0DS_u_logic_Gm1wx414,
      SEL => u_CORTEXM0DS_u_logic_T1d3z4_25833
    );
  u_CORTEXM0DS_u_logic_Gm1wx413_F : X_LUT6
    generic map(
      LOC => "SLICE_X20Y111",
      INIT => X"CCFFCF77FFFFCF77"
    )
    port map (
      ADR1 => u_CORTEXM0DS_u_logic_Yaz2z4_25842,
      ADR3 => u_CORTEXM0DS_u_logic_Svk2z4_25841,
      ADR4 => u_CORTEXM0DS_u_logic_H3d3z4_25834,
      ADR0 => u_CORTEXM0DS_u_logic_I0e3z4_26530,
      ADR2 => u_CORTEXM0DS_u_logic_Hpd3z4_26976,
      ADR5 => u_CORTEXM0DS_u_logic_Lsd3z4_26975,
      O => N1989
    );
  u_CORTEXM0DS_u_logic_Gm1wx413_G : X_LUT6
    generic map(
      LOC => "SLICE_X20Y111",
      INIT => X"EEEEFFFFCECECECE"
    )
    port map (
      ADR3 => '1',
      ADR5 => u_CORTEXM0DS_u_logic_Svk2z4_25841,
      ADR0 => u_CORTEXM0DS_u_logic_H3d3z4_25834,
      ADR4 => u_CORTEXM0DS_u_logic_Pvd3z4_27562,
      ADR2 => u_CORTEXM0DS_u_logic_Exd3z4_27411,
      ADR1 => u_CORTEXM0DS_u_logic_Yaz2z4_25842,
      O => N1990
    );
  u_CORTEXM0DS_u_logic_N4rvx41_SW0_SW2_SW1 : X_LUT6
    generic map(
      LOC => "SLICE_X20Y111",
      INIT => X"EFCFAF0F00000000"
    )
    port map (
      ADR1 => ahbmi_hrdata_23_IBUF_0,
      ADR5 => u_CORTEXM0DS_u_logic_Emi2z4_25932,
      ADR0 => u_CORTEXM0DS_u_logic_L5owx4,
      ADR4 => u_CORTEXM0DS_u_logic_B7owx4,
      ADR2 => N1385,
      ADR3 => u_CORTEXM0DS_u_logic_Tq7wx4,
      O => N1462
    );
  u_CORTEXM0DS_u_logic_Exd3z4 : X_FF
    generic map(
      LOC => "SLICE_X20Y111",
      INIT => '1'
    )
    port map (
      CE => u_CORTEXM0DS_u_logic_Ydyvx4_0,
      CLK => NlwBufferSignal_u_CORTEXM0DS_u_logic_Exd3z4_CLK,
      I => NlwBufferSignal_u_CORTEXM0DS_u_logic_Exd3z4_IN,
      O => u_CORTEXM0DS_u_logic_Exd3z4_27411,
      SET => u_CORTEXM0DS_u_logic_hreset_n_inv,
      RST => GND
    );
  u_CORTEXM0DS_u_logic_N4rvx41_SW0_SW2 : X_LUT6
    generic map(
      LOC => "SLICE_X20Y111",
      INIT => X"3000F44400000000"
    )
    port map (
      ADR0 => u_CORTEXM0DS_u_logic_Npk2z4_25818,
      ADR2 => u_CORTEXM0DS_u_logic_Aok2z4_25881,
      ADR1 => u_CORTEXM0DS_u_logic_Ffj2z4_25823,
      ADR5 => u_CORTEXM0DS_u_logic_Fij2z4_25819,
      ADR3 => u_CORTEXM0DS_u_logic_Huwwx4_Ouwwx4_AND_4335_o,
      ADR4 => N1462,
      O => N923
    );
  u_CORTEXM0DS_u_logic_Db7wx41 : X_LUT6
    generic map(
      LOC => "SLICE_X20Y109",
      INIT => X"FFFFFFFF0F0F0F0F"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR4 => '1',
      ADR3 => '1',
      ADR2 => u_CORTEXM0DS_u_logic_Aok2z4_25881,
      ADR5 => u_CORTEXM0DS_u_logic_Sgj2z4_25821,
      O => u_CORTEXM0DS_u_logic_Db7wx4
    );
  u_CORTEXM0DS_u_logic_U2ewx41 : X_LUT6
    generic map(
      LOC => "SLICE_X20Y109",
      INIT => X"000040FF00000000"
    )
    port map (
      ADR5 => u_CORTEXM0DS_u_logic_Wai2z4_25867,
      ADR2 => u_CORTEXM0DS_u_logic_Npk2z4_25818,
      ADR0 => u_CORTEXM0DS_u_logic_Ark2z4_25827,
      ADR1 => u_CORTEXM0DS_u_logic_Fij2z4_25819,
      ADR3 => u_CORTEXM0DS_u_logic_Db7wx4,
      ADR4 => u_CORTEXM0DS_u_logic_N3ywx4,
      O => u_CORTEXM0DS_u_logic_U2ewx4
    );
  u_CORTEXM0DS_u_logic_X7ewx41 : X_LUT6
    generic map(
      LOC => "SLICE_X20Y109",
      INIT => X"44EE040E44EEF4FE"
    )
    port map (
      ADR2 => u_CORTEXM0DS_u_logic_Fij2z4_25819,
      ADR4 => u_CORTEXM0DS_u_logic_Dp7wx4,
      ADR1 => u_CORTEXM0DS_u_logic_Jiowx41,
      ADR0 => u_CORTEXM0DS_u_logic_D5ywx4,
      ADR5 => u_CORTEXM0DS_u_logic_U2ewx4,
      ADR3 => u_CORTEXM0DS_u_logic_Jiowx42,
      O => u_CORTEXM0DS_u_logic_X7ewx41_29448
    );
  u_CORTEXM0DS_u_logic_X6m2z4 : X_FF
    generic map(
      LOC => "SLICE_X20Y109",
      INIT => '1'
    )
    port map (
      CE => u_CORTEXM0DS_u_logic_G02wx4_inv,
      CLK => NlwBufferSignal_u_CORTEXM0DS_u_logic_X6m2z4_CLK,
      I => NlwBufferSignal_u_CORTEXM0DS_u_logic_X6m2z4_IN,
      O => u_CORTEXM0DS_u_logic_X6m2z4_26361,
      SET => u_CORTEXM0DS_u_logic_hreset_n_inv,
      RST => GND
    );
  u_CORTEXM0DS_u_logic_X7ewx42 : X_LUT6
    generic map(
      LOC => "SLICE_X20Y109",
      INIT => X"7F7FFF004040FF00"
    )
    port map (
      ADR2 => u_CORTEXM0DS_u_logic_Fij2z4_25819,
      ADR0 => u_CORTEXM0DS_u_logic_U2ewx4,
      ADR4 => u_CORTEXM0DS_u_logic_Oldwx4,
      ADR5 => u_CORTEXM0DS_u_logic_D7wwx4_K7wwx4_AND_4249_o,
      ADR1 => u_CORTEXM0DS_u_logic_Xuxwx4,
      ADR3 => u_CORTEXM0DS_u_logic_X7ewx41_29448,
      O => u_CORTEXM0DS_u_logic_X7ewx4
    );
  u_CORTEXM0DS_u_logic_J4awx4_O3awx4_AND_1954_o1 : X_LUT6
    generic map(
      LOC => "SLICE_X19Y134",
      INIT => X"C3C3E1E1C30FE1A5"
    )
    port map (
      ADR1 => u_CORTEXM0DS_u_logic_C3z2z4_26806,
      ADR5 => u_CORTEXM0DS_u_logic_H1cwx4,
      ADR3 => u_CORTEXM0DS_u_logic_Y29wx4,
      ADR0 => u_CORTEXM0DS_u_logic_W19wx4,
      ADR2 => u_CORTEXM0DS_u_logic_Wzawx4,
      ADR4 => u_CORTEXM0DS_u_logic_Kqzvx4,
      O => u_CORTEXM0DS_u_logic_J4awx4_O3awx4_AND_1954_o
    );
  u_CORTEXM0DS_u_logic_Kqzvx411 : X_LUT6
    generic map(
      LOC => "SLICE_X19Y134",
      INIT => X"F0F0E0C000000000"
    )
    port map (
      ADR5 => N953,
      ADR2 => u_CORTEXM0DS_u_logic_SF2821_0,
      ADR4 => u_CORTEXM0DS_u_logic_Kqzvx48,
      ADR3 => u_CORTEXM0DS_u_logic_Kqzvx42,
      ADR0 => u_CORTEXM0DS_u_logic_Kqzvx411_0,
      ADR1 => u_CORTEXM0DS_u_logic_Kqzvx45_29445,
      O => u_CORTEXM0DS_u_logic_Kqzvx4
    );
  u_CORTEXM0DS_u_logic_Kqzvx421 : X_LUT6
    generic map(
      LOC => "SLICE_X19Y134",
      INIT => X"0A0FAAFF02032233"
    )
    port map (
      ADR3 => u_CORTEXM0DS_u_logic_Vg53z4_26011,
      ADR1 => u_CORTEXM0DS_u_logic_Pbl2z4_26005,
      ADR2 => u_CORTEXM0DS_u_logic_Xhl2z4_26012,
      ADR0 => u_CORTEXM0DS_u_logic_Sk52z4_Bm52z4_OR_1166_o,
      ADR4 => u_CORTEXM0DS_u_logic_Y21xx4,
      ADR5 => u_CORTEXM0DS_u_logic_Op52z4_Vb52z4_OR_1173_o,
      O => u_CORTEXM0DS_u_logic_Kqzvx42
    );
  u_CORTEXM0DS_u_logic_Pbl2z4 : X_FF
    generic map(
      LOC => "SLICE_X19Y134",
      INIT => '1'
    )
    port map (
      CE => u_CORTEXM0DS_u_logic_Siqvx4,
      CLK => NlwBufferSignal_u_CORTEXM0DS_u_logic_Pbl2z4_CLK,
      I => NlwBufferSignal_u_CORTEXM0DS_u_logic_Pbl2z4_IN,
      O => u_CORTEXM0DS_u_logic_Pbl2z4_26005,
      SET => u_CORTEXM0DS_u_logic_hreset_n_inv,
      RST => GND
    );
  u_CORTEXM0DS_u_logic_Kqzvx44 : X_LUT6
    generic map(
      LOC => "SLICE_X19Y134",
      INIT => X"00500000C0D0C0C0"
    )
    port map (
      ADR1 => u_CORTEXM0DS_u_logic_Kqzvx451,
      ADR5 => u_CORTEXM0DS_u_logic_Svk2z4_25841,
      ADR0 => u_CORTEXM0DS_u_logic_H3d3z4_25834,
      ADR3 => u_CORTEXM0DS_u_logic_Yaz2z4_25842,
      ADR2 => u_CORTEXM0DS_u_logic_Kqzvx44_27876,
      ADR4 => u_CORTEXM0DS_u_logic_Kqzvx42,
      O => u_CORTEXM0DS_u_logic_Kqzvx45_29445
    );
  u_CORTEXM0DS_u_logic_P54xx4_W54xx4_AND_5154_o1 : X_LUT6
    generic map(
      LOC => "SLICE_X20Y99",
      INIT => X"FFF5DFD55555DFD5"
    )
    port map (
      ADR0 => u_CORTEXM0DS_u_logic_Y9t2z4_26894,
      ADR2 => u_CORTEXM0DS_u_logic_Qr42z4_27355,
      ADR5 => u_CORTEXM0DS_u_logic_Hc1wx4,
      ADR3 => u_CORTEXM0DS_u_logic_Rtpvx4,
      ADR1 => u_CORTEXM0DS_u_logic_Hf4xx4_Of4xx4_AND_5191_o,
      ADR4 => u_CORTEXM0DS_u_logic_Oq42z4,
      O => u_CORTEXM0DS_u_logic_P54xx4_W54xx4_AND_5154_o
    );
  u_CORTEXM0DS_u_logic_Zz0xx4_G01xx4_AND_4731_o1 : X_LUT6
    generic map(
      LOC => "SLICE_X20Y99",
      INIT => X"FAD8FFFF00D8FFFF"
    )
    port map (
      ADR4 => u_CORTEXM0DS_u_logic_Y9t2z4_26894,
      ADR1 => u_CORTEXM0DS_u_logic_Uvzvx4,
      ADR0 => u_CORTEXM0DS_u_logic_Qr42z4_27355,
      ADR5 => u_CORTEXM0DS_u_logic_S71wx4,
      ADR2 => u_CORTEXM0DS_u_logic_O7zvx4,
      ADR3 => u_CORTEXM0DS_u_logic_Oq42z4,
      O => u_CORTEXM0DS_u_logic_Zz0xx4_G01xx4_AND_4731_o
    );
  u_CORTEXM0DS_u_logic_Yu52z4_Fv52z4_OR_1181_o : X_LUT6
    generic map(
      LOC => "SLICE_X20Y99",
      INIT => X"00FF00FF08FF00FF"
    )
    port map (
      ADR3 => N1843,
      ADR4 => u_CORTEXM0DS_u_logic_Ark2z4_25827,
      ADR1 => u_CORTEXM0DS_u_logic_Sgj2z4_25821,
      ADR2 => u_CORTEXM0DS_u_logic_A4t2z4_25978,
      ADR0 => u_CORTEXM0DS_u_logic_Rngwx4,
      ADR5 => u_CORTEXM0DS_u_logic_Fij2z4_25819,
      O => u_CORTEXM0DS_u_logic_Yu52z4_Fv52z4_OR_1181_o_28032
    );
  u_CORTEXM0DS_u_logic_Y9t2z4 : X_FF
    generic map(
      LOC => "SLICE_X20Y99",
      INIT => '0'
    )
    port map (
      CE => u_ahb_bridge_u_state_machine_HREADY_0,
      CLK => NlwBufferSignal_u_CORTEXM0DS_u_logic_Y9t2z4_CLK,
      I => HWRITE,
      O => u_CORTEXM0DS_u_logic_Y9t2z4_26894,
      RST => u_CORTEXM0DS_u_logic_hreset_n_inv,
      SET => GND
    );
  u_CORTEXM0DS_u_logic_hwrite_o1 : X_LUT6
    generic map(
      LOC => "SLICE_X20Y99",
      INIT => X"FFFF5F5FFFFF7FFF"
    )
    port map (
      ADR5 => u_CORTEXM0DS_u_logic_L0mwx4_S0mwx4_AND_3073_o2_28121,
      ADR3 => u_CORTEXM0DS_u_logic_L0mwx4_S0mwx4_AND_3073_o3_28059,
      ADR1 => u_CORTEXM0DS_u_logic_Hq1wx4,
      ADR0 => u_CORTEXM0DS_u_logic_I2mwx41,
      ADR2 => u_CORTEXM0DS_u_logic_Lbiwx4,
      ADR4 => u_CORTEXM0DS_u_logic_Yu52z4_Fv52z4_OR_1181_o_28032,
      O => HWRITE
    );
  u_CORTEXM0DS_u_logic_Mmux_Dtpvx413 : X_LUT6
    generic map(
      LOC => "SLICE_X20Y112",
      INIT => X"F000FF0FF505F505"
    )
    port map (
      ADR1 => '1',
      ADR3 => u_CORTEXM0DS_u_logic_Zei2z4_26515,
      ADR5 => u_CORTEXM0DS_u_logic_Ark2z4_25827,
      ADR2 => u_CORTEXM0DS_u_logic_Zt7wx4,
      ADR0 => u_CORTEXM0DS_u_logic_Et7wx4,
      ADR4 => u_CORTEXM0DS_u_logic_Mmux_Lt7wx411_28748,
      O => u_CORTEXM0DS_u_logic_Mmux_Dtpvx412_28819
    );
  u_CORTEXM0DS_u_logic_Jgxwx4_Qgxwx4_AND_4397_o1 : X_LUT6
    generic map(
      LOC => "SLICE_X20Y112",
      INIT => X"FA0ACFCFFA0AC0C0"
    )
    port map (
      ADR1 => u_CORTEXM0DS_u_logic_Xcuwx4,
      ADR3 => u_CORTEXM0DS_u_logic_Ey9wx4,
      ADR5 => u_CORTEXM0DS_u_logic_H1qwx4,
      ADR0 => u_CORTEXM0DS_u_logic_Nrvwx4,
      ADR2 => u_CORTEXM0DS_u_logic_Y5ywx4_0,
      ADR4 => u_CORTEXM0DS_u_logic_D5ywx4,
      O => u_CORTEXM0DS_u_logic_Jgxwx4_Qgxwx4_AND_4397_o
    );
  u_CORTEXM0DS_u_logic_Et7wx41 : X_LUT6
    generic map(
      LOC => "SLICE_X20Y112",
      INIT => X"22225F0A77775F0A"
    )
    port map (
      ADR4 => u_CORTEXM0DS_u_logic_Pkwwx4,
      ADR0 => u_CORTEXM0DS_u_logic_Vy7wx4,
      ADR1 => u_CORTEXM0DS_u_logic_Cuxwx4,
      ADR3 => u_CORTEXM0DS_u_logic_Xs7wx4,
      ADR2 => u_CORTEXM0DS_u_logic_Fq7wx4,
      ADR5 => u_CORTEXM0DS_u_logic_Tq7wx4,
      O => u_CORTEXM0DS_u_logic_Et7wx4
    );
  u_CORTEXM0DS_u_logic_Pvd3z4 : X_FF
    generic map(
      LOC => "SLICE_X20Y112",
      INIT => '1'
    )
    port map (
      CE => u_CORTEXM0DS_u_logic_Rdyvx4_0,
      CLK => NlwBufferSignal_u_CORTEXM0DS_u_logic_Pvd3z4_CLK,
      I => NlwBufferSignal_u_CORTEXM0DS_u_logic_Pvd3z4_IN,
      O => u_CORTEXM0DS_u_logic_Pvd3z4_27562,
      SET => u_CORTEXM0DS_u_logic_hreset_n_inv,
      RST => GND
    );
  u_CORTEXM0DS_u_logic_Mmux_Bdpwx4161 : X_LUT6
    generic map(
      LOC => "SLICE_X20Y112",
      INIT => X"5533355335533553"
    )
    port map (
      ADR2 => u_CORTEXM0DS_u_logic_Ark2z4_25827,
      ADR3 => u_CORTEXM0DS_u_logic_Tzxwx4,
      ADR4 => u_CORTEXM0DS_u_logic_M6ywx4,
      ADR5 => u_CORTEXM0DS_u_logic_Y5ywx4_0,
      ADR1 => u_CORTEXM0DS_u_logic_Zhxwx4_Gixwx4_AND_4403_o_26587,
      ADR0 => u_CORTEXM0DS_u_logic_Jgxwx4_Qgxwx4_AND_4397_o,
      O => u_CORTEXM0DS_u_logic_Tq7wx4
    );
  u_CORTEXM0DS_u_logic_Rblwx41 : X_LUT6
    generic map(
      LOC => "SLICE_X20Y110",
      INIT => X"8800880088F0B830"
    )
    port map (
      ADR5 => u_CORTEXM0DS_u_logic_Qem2z4_25991,
      ADR2 => u_CORTEXM0DS_u_logic_Xly2z4_26502,
      ADR3 => u_CORTEXM0DS_u_logic_U2x2z4_26050,
      ADR4 => u_CORTEXM0DS_u_logic_Hyy2z4_25993,
      ADR1 => u_CORTEXM0DS_u_logic_H9i2z4_25992,
      ADR0 => u_CORTEXM0DS_u_logic_Pty2z4_26040,
      O => u_CORTEXM0DS_u_logic_Rblwx42_27891
    );
  u_CORTEXM0DS_u_logic_I0e3z4 : X_FF
    generic map(
      LOC => "SLICE_X20Y110",
      INIT => '1'
    )
    port map (
      CE => u_CORTEXM0DS_u_logic_Vfyvx4,
      CLK => NlwBufferSignal_u_CORTEXM0DS_u_logic_I0e3z4_CLK,
      I => NlwBufferSignal_u_CORTEXM0DS_u_logic_I0e3z4_IN,
      O => u_CORTEXM0DS_u_logic_I0e3z4_26530,
      SET => u_CORTEXM0DS_u_logic_hreset_n_inv,
      RST => GND
    );
  u_CORTEXM0DS_u_logic_Rblwx42 : X_LUT6
    generic map(
      LOC => "SLICE_X20Y110",
      INIT => X"FF00FF22D050F272"
    )
    port map (
      ADR3 => u_CORTEXM0DS_u_logic_Xly2z4_26502,
      ADR2 => u_CORTEXM0DS_u_logic_Pty2z4_26040,
      ADR1 => u_CORTEXM0DS_u_logic_Hyy2z4_25993,
      ADR5 => u_CORTEXM0DS_u_logic_H9i2z4_25992,
      ADR0 => u_CORTEXM0DS_u_logic_U2x2z4_26050,
      ADR4 => u_CORTEXM0DS_u_logic_Swy2z4_25980,
      O => u_CORTEXM0DS_u_logic_Rblwx43_27892
    );
  u_CORTEXM0DS_u_logic_Gsuwx4_Nsuwx4_AND_4082_o1 : X_LUT6
    generic map(
      LOC => "SLICE_X20Y106",
      INIT => X"CCAACCAAFFF000F0"
    )
    port map (
      ADR0 => u_CORTEXM0DS_u_logic_Ebbwx4,
      ADR1 => u_CORTEXM0DS_u_logic_Duuwx4,
      ADR2 => u_CORTEXM0DS_u_logic_Bdwwx4,
      ADR4 => u_CORTEXM0DS_u_logic_Ylbwx4,
      ADR5 => u_CORTEXM0DS_u_logic_Y5ywx4_0,
      ADR3 => u_CORTEXM0DS_u_logic_D5ywx4,
      O => u_CORTEXM0DS_u_logic_Gsuwx4_Nsuwx4_AND_4082_o
    );
  u_CORTEXM0DS_u_logic_Mmux_Z78wx417 : X_LUT6
    generic map(
      LOC => "SLICE_X20Y106",
      INIT => X"5FFF5FFFFFFFFFFF"
    )
    port map (
      ADR4 => '1',
      ADR1 => '1',
      ADR3 => u_CORTEXM0DS_u_logic_U3ywx4_B4ywx4_AND_4463_o,
      ADR2 => u_CORTEXM0DS_u_logic_Zbwwx4_Gcwwx4_AND_4268_o,
      ADR0 => u_CORTEXM0DS_u_logic_Zoqwx4_Gpqwx4_AND_3581_o,
      ADR5 => u_CORTEXM0DS_u_logic_Gsuwx4_Nsuwx4_AND_4082_o,
      O => u_CORTEXM0DS_u_logic_Mmux_Z78wx418_27909
    );
  u_CORTEXM0DS_u_logic_U3ywx4_B4ywx4_AND_4463_o1 : X_LUT6
    generic map(
      LOC => "SLICE_X20Y106",
      INIT => X"ACACFF0FACACF000"
    )
    port map (
      ADR1 => u_CORTEXM0DS_u_logic_Bdwwx4,
      ADR0 => u_CORTEXM0DS_u_logic_Ebbwx4,
      ADR5 => u_CORTEXM0DS_u_logic_Svqwx4,
      ADR3 => u_CORTEXM0DS_u_logic_Qxuwx4,
      ADR2 => u_CORTEXM0DS_u_logic_Y5ywx4_0,
      ADR4 => u_CORTEXM0DS_u_logic_Mmux_D5ywx411_26147,
      O => u_CORTEXM0DS_u_logic_U3ywx4_B4ywx4_AND_4463_o
    );
  u_CORTEXM0DS_u_logic_Zltwx4_Gmtwx4_AND_3949_o5_SW0 : X_LUT6
    generic map(
      LOC => "SLICE_X20Y106",
      INIT => X"F000FAAAF000F000"
    )
    port map (
      ADR1 => '1',
      ADR4 => u_CORTEXM0DS_u_logic_U3ywx4_B4ywx4_AND_4463_o,
      ADR5 => u_CORTEXM0DS_u_logic_Oldwx4,
      ADR0 => u_CORTEXM0DS_u_logic_L5owx4,
      ADR3 => u_CORTEXM0DS_u_logic_I7owx4,
      ADR2 => u_CORTEXM0DS_u_logic_W0b3z4_26624,
      O => N1787
    );
  u_CORTEXM0DS_u_logic_D6yvx43_SW0 : X_LUT6
    generic map(
      LOC => "SLICE_X20Y103",
      INIT => X"F0B8F0B8FFB830B8"
    )
    port map (
      ADR3 => u_CORTEXM0DS_u_logic_Qem2z4_25991,
      ADR5 => u_CORTEXM0DS_u_logic_Dvy2z4_25831,
      ADR4 => u_CORTEXM0DS_u_logic_Rxl2z4_27680,
      ADR2 => u_CORTEXM0DS_u_logic_Xly2z4_26502,
      ADR1 => u_CORTEXM0DS_u_logic_Hyy2z4_25993,
      ADR0 => u_CORTEXM0DS_u_logic_Nqy2z4_26174,
      O => N1919
    );
  u_CORTEXM0DS_u_logic_Mqa2z4_Tqa2z4_AND_6540_o1 : X_LUT6
    generic map(
      LOC => "SLICE_X20Y95",
      INIT => X"FF01FF33FF33FF33"
    )
    port map (
      ADR1 => u_CORTEXM0DS_u_logic_Trq2z4_25949,
      ADR4 => u_CORTEXM0DS_u_logic_Cam2z4_25950,
      ADR5 => u_CORTEXM0DS_u_logic_G0w2z4_25948,
      ADR0 => u_CORTEXM0DS_u_logic_R1w2z4_25951,
      ADR2 => u_CORTEXM0DS_u_logic_Uaj2z4_25947,
      ADR3 => u_CORTEXM0DS_u_logic_Tdp2z4_25946,
      O => u_CORTEXM0DS_u_logic_Mqa2z4_Tqa2z4_AND_6540_o
    );
  u_CORTEXM0DS_u_logic_Spl2z4_u_CORTEXM0DS_u_logic_Spl2z4_DMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => u_CORTEXM0DS_u_logic_Mcgvx4_Zm7wx4_AND_4311_o,
      O => u_CORTEXM0DS_u_logic_Mcgvx4_Zm7wx4_AND_4311_o_0
    );
  u_CORTEXM0DS_u_logic_Rblwx411 : X_LUT6
    generic map(
      LOC => "SLICE_X20Y105",
      INIT => X"DCCCDCCCDCCCDCCC"
    )
    port map (
      ADR4 => '1',
      ADR1 => u_CORTEXM0DS_u_logic_Asrwx4_Hsrwx4_AND_3709_o,
      ADR2 => u_CORTEXM0DS_u_logic_Fij2z4_25819,
      ADR3 => u_CORTEXM0DS_u_logic_O5t2z4_25820,
      ADR0 => u_CORTEXM0DS_u_logic_Jky2z4_25962,
      ADR5 => '1',
      O => u_CORTEXM0DS_u_logic_Rblwx41_27391
    );
  u_CORTEXM0DS_u_logic_Mcgvx4_Zm7wx4_AND_4311_o1 : X_LUT5
    generic map(
      LOC => "SLICE_X20Y105",
      INIT => X"0000F0F0"
    )
    port map (
      ADR4 => u_CORTEXM0DS_u_logic_Ok7wx4,
      ADR1 => '1',
      ADR2 => u_CORTEXM0DS_u_logic_Fij2z4_25819,
      ADR3 => '1',
      ADR0 => '1',
      O => u_CORTEXM0DS_u_logic_Mcgvx4_Zm7wx4_AND_4311_o
    );
  u_CORTEXM0DS_u_logic_Ok7wx45 : X_LUT6
    generic map(
      LOC => "SLICE_X20Y105",
      INIT => X"FF88F0CCFF88F000"
    )
    port map (
      ADR2 => u_CORTEXM0DS_u_logic_Ark2z4_25827,
      ADR3 => u_CORTEXM0DS_u_logic_Bxxwx4,
      ADR4 => u_CORTEXM0DS_u_logic_Ok7wx45_29025,
      ADR1 => u_CORTEXM0DS_u_logic_Ok7wx432,
      ADR5 => N889,
      ADR0 => N890,
      O => u_CORTEXM0DS_u_logic_Ok7wx4
    );
  u_CORTEXM0DS_u_logic_Qowwx43 : X_LUT6
    generic map(
      LOC => "SLICE_X20Y105",
      INIT => X"FAFAFAFAFFFFF0F0"
    )
    port map (
      ADR3 => '1',
      ADR1 => '1',
      ADR2 => u_CORTEXM0DS_u_logic_T1d3z4_25833,
      ADR5 => u_CORTEXM0DS_u_logic_H3d3z4_25834,
      ADR4 => u_CORTEXM0DS_u_logic_Qowwx42_26433,
      ADR0 => u_CORTEXM0DS_u_logic_Qowwx41_26435,
      O => u_CORTEXM0DS_u_logic_Qowwx4
    );
  u_CORTEXM0DS_u_logic_Spl2z4 : X_FF
    generic map(
      LOC => "SLICE_X20Y105",
      INIT => '1'
    )
    port map (
      CE => u_CORTEXM0DS_u_logic_Siqvx4,
      CLK => NlwBufferSignal_u_CORTEXM0DS_u_logic_Spl2z4_CLK,
      I => NlwBufferSignal_u_CORTEXM0DS_u_logic_Spl2z4_IN,
      O => u_CORTEXM0DS_u_logic_Spl2z4_26887,
      SET => u_CORTEXM0DS_u_logic_hreset_n_inv,
      RST => GND
    );
  u_CORTEXM0DS_u_logic_Ok7wx4321 : X_LUT6
    generic map(
      LOC => "SLICE_X20Y105",
      INIT => X"FE000000F2000000"
    )
    port map (
      ADR1 => u_CORTEXM0DS_u_logic_H3d3z4_25834,
      ADR2 => u_CORTEXM0DS_u_logic_T1d3z4_25833,
      ADR5 => u_CORTEXM0DS_u_logic_Xowwx41_26438,
      ADR0 => u_CORTEXM0DS_u_logic_Xowwx42_26439,
      ADR4 => u_CORTEXM0DS_u_logic_Gqwwx4,
      ADR3 => u_CORTEXM0DS_u_logic_Qowwx4,
      O => u_CORTEXM0DS_u_logic_Ok7wx432
    );
  u_CORTEXM0DS_u_logic_Csz2z4 : X_FF
    generic map(
      LOC => "SLICE_X19Y135",
      INIT => '1'
    )
    port map (
      CE => u_CORTEXM0DS_u_logic_Teyvx4,
      CLK => NlwBufferSignal_u_CORTEXM0DS_u_logic_Csz2z4_CLK,
      I => NlwBufferSignal_u_CORTEXM0DS_u_logic_Csz2z4_IN,
      O => u_CORTEXM0DS_u_logic_Csz2z4_26248,
      SET => u_CORTEXM0DS_u_logic_hreset_n_inv,
      RST => GND
    );
  u_CORTEXM0DS_u_logic_Vg53z4 : X_FF
    generic map(
      LOC => "SLICE_X19Y136",
      INIT => '1'
    )
    port map (
      CE => u_CORTEXM0DS_u_logic_Kdyvx4,
      CLK => NlwBufferSignal_u_CORTEXM0DS_u_logic_Vg53z4_CLK,
      I => NlwBufferSignal_u_CORTEXM0DS_u_logic_Vg53z4_IN,
      O => u_CORTEXM0DS_u_logic_Vg53z4_26011,
      SET => u_CORTEXM0DS_u_logic_hreset_n_inv,
      RST => GND
    );
  u_CORTEXM0DS_u_logic_Xnqwx4_Eoqwx4_AND_3578_o_u_CORTEXM0DS_u_logic_Xnqwx4_Eoqwx4_AND_3578_o_CMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => u_CORTEXM0DS_u_logic_J7ewx4,
      O => u_CORTEXM0DS_u_logic_J7ewx4_0
    );
  u_CORTEXM0DS_u_logic_Mmux_J7ewx414 : X_MUX2
    generic map(
      LOC => "SLICE_X20Y108"
    )
    port map (
      IA => N1775,
      IB => N1776,
      O => u_CORTEXM0DS_u_logic_J7ewx4,
      SEL => u_CORTEXM0DS_u_logic_Oldwx4
    );
  u_CORTEXM0DS_u_logic_Mmux_J7ewx414_F : X_LUT6
    generic map(
      LOC => "SLICE_X20Y108",
      INIT => X"40440000FFFFBFBB"
    )
    port map (
      ADR3 => u_CORTEXM0DS_u_logic_Npk2z4_25818,
      ADR0 => u_CORTEXM0DS_u_logic_Ark2z4_25827,
      ADR1 => u_CORTEXM0DS_u_logic_Fij2z4_25819,
      ADR2 => u_CORTEXM0DS_u_logic_Sgj2z4_25821,
      ADR4 => u_CORTEXM0DS_u_logic_U2ewx4,
      ADR5 => u_CORTEXM0DS_u_logic_Zoqwx4_Gpqwx4_AND_3581_o,
      O => N1775
    );
  u_CORTEXM0DS_u_logic_Mmux_J7ewx414_G : X_LUT6
    generic map(
      LOC => "SLICE_X20Y108",
      INIT => X"FF7B8400FF7B8400"
    )
    port map (
      ADR5 => '1',
      ADR1 => u_CORTEXM0DS_u_logic_Fij2z4_25819,
      ADR2 => u_CORTEXM0DS_u_logic_D5ywx4,
      ADR3 => u_CORTEXM0DS_u_logic_U2ewx4,
      ADR4 => u_CORTEXM0DS_u_logic_Kepwx4,
      ADR0 => u_CORTEXM0DS_u_logic_Xuxwx4,
      O => N1776
    );
  u_CORTEXM0DS_u_logic_Xnqwx4_Eoqwx4_AND_3578_o6 : X_LUT6
    generic map(
      LOC => "SLICE_X20Y108",
      INIT => X"F0F0F0F0F000F000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR4 => '1',
      ADR2 => u_CORTEXM0DS_u_logic_Xnqwx4_Eoqwx4_AND_3578_o5_26109,
      ADR3 => u_CORTEXM0DS_u_logic_Lcowx4_Yw7wx4_OR_973_o,
      ADR5 => u_CORTEXM0DS_u_logic_Zoqwx4_Gpqwx4_AND_3581_o,
      O => u_CORTEXM0DS_u_logic_Xnqwx4_Eoqwx4_AND_3578_o
    );
  u_CORTEXM0DS_u_logic_Zoqwx4_Gpqwx4_AND_3581_o1 : X_LUT6
    generic map(
      LOC => "SLICE_X20Y108",
      INIT => X"FFCC3300E2E2E2E2"
    )
    port map (
      ADR2 => u_CORTEXM0DS_u_logic_Ebbwx4,
      ADR4 => u_CORTEXM0DS_u_logic_Ylbwx4,
      ADR3 => u_CORTEXM0DS_u_logic_Bdwwx4,
      ADR0 => u_CORTEXM0DS_u_logic_Qxuwx4,
      ADR5 => u_CORTEXM0DS_u_logic_Y5ywx4_0,
      ADR1 => u_CORTEXM0DS_u_logic_D5ywx4,
      O => u_CORTEXM0DS_u_logic_Zoqwx4_Gpqwx4_AND_3581_o
    );
  u_ahb_bridge_u_state_machine_present_state_FSM_FFd2_u_ahb_bridge_u_state_machine_present_state_FSM_FFd2_CMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => u_ahb_bridge_u_state_machine_dmai_start_pack_6,
      O => u_ahb_bridge_u_state_machine_dmai_start_26289
    );
  u_ahb_bridge_u_state_machine_present_state_FSM_FFd2 : X_FF
    generic map(
      LOC => "SLICE_X20Y126",
      INIT => '0'
    )
    port map (
      CE => VCC,
      CLK => NlwBufferSignal_u_ahb_bridge_u_state_machine_present_state_FSM_FFd2_CLK,
      I => u_ahb_bridge_u_state_machine_present_state_FSM_FFd2_In,
      O => u_ahb_bridge_u_state_machine_present_state_FSM_FFd2_26291,
      RST => u_CORTEXM0DS_u_logic_hreset_n_inv,
      SET => GND
    );
  u_ahb_bridge_u_state_machine_present_state_FSM_FFd2_In1 : X_LUT6
    generic map(
      LOC => "SLICE_X20Y126",
      INIT => X"00FF0F0F00FF0F0F"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => u_ahb_bridge_u_state_machine_present_state_FSM_FFd1_26290,
      ADR4 => u_ahb_bridge_u_state_machine_present_state_FSM_FFd2_26291,
      ADR3 => HTRANS(1),
      ADR5 => '1',
      O => u_ahb_bridge_u_state_machine_present_state_FSM_FFd2_In
    );
  u_ahb_bridge_u_state_machine_dmai_start_rstpot : X_LUT5
    generic map(
      LOC => "SLICE_X20Y126",
      INIT => X"FFAA0000"
    )
    port map (
      ADR1 => '1',
      ADR0 => u_ahb_bridge_u_state_machine_dmai_start_26289,
      ADR2 => '1',
      ADR4 => u_ahb_bridge_u_state_machine_present_state_FSM_FFd2_26291,
      ADR3 => HTRANS(1),
      O => u_ahb_bridge_u_state_machine_dmai_start_rstpot_12337
    );
  u_ahb_bridge_u_state_machine_dmai_start : X_FF
    generic map(
      LOC => "SLICE_X20Y126",
      INIT => '0'
    )
    port map (
      CE => VCC,
      CLK => NlwBufferSignal_u_ahb_bridge_u_state_machine_dmai_start_CLK,
      I => u_ahb_bridge_u_state_machine_dmai_start_rstpot_12337,
      O => u_ahb_bridge_u_state_machine_dmai_start_pack_6,
      RST => u_CORTEXM0DS_u_logic_hreset_n_inv,
      SET => GND
    );
  u_CORTEXM0DS_u_logic_htrans_o_1_Q : X_LUT6
    generic map(
      LOC => "SLICE_X20Y126",
      INIT => X"4E5FCCFF0A0A0000"
    )
    port map (
      ADR4 => u_CORTEXM0DS_u_logic_Pt52z4_Wt52z4_AND_5847_o,
      ADR0 => u_CORTEXM0DS_u_logic_Lma2z4_Sma2z4_AND_6530_o,
      ADR3 => HADDR(29),
      ADR5 => u_CORTEXM0DS_u_logic_htrans_o_1_2,
      ADR1 => N48,
      ADR2 => u_CORTEXM0DS_u_logic_hprot_o_2_H362z4_AND_5880_o,
      O => HTRANS(1)
    );
  u_ahb_bridge_u_state_machine_present_state_FSM_FFd1 : X_FF
    generic map(
      LOC => "SLICE_X20Y126",
      INIT => '0'
    )
    port map (
      CE => VCC,
      CLK => NlwBufferSignal_u_ahb_bridge_u_state_machine_present_state_FSM_FFd1_CLK,
      I => u_ahb_bridge_u_state_machine_present_state_FSM_FFd1_In,
      O => u_ahb_bridge_u_state_machine_present_state_FSM_FFd1_26290,
      RST => u_CORTEXM0DS_u_logic_hreset_n_inv,
      SET => GND
    );
  u_ahb_bridge_u_state_machine_present_state_FSM_FFd1_In1 : X_LUT6
    generic map(
      LOC => "SLICE_X20Y126",
      INIT => X"FFBFBFBFFF000000"
    )
    port map (
      ADR2 => ahbmi_hready_IBUF_0,
      ADR0 => ahbmi_hresp_1_IBUF_0,
      ADR3 => u_ahb_bridge_u_state_machine_present_state_FSM_FFd2_26291,
      ADR5 => u_ahb_bridge_u_state_machine_present_state_FSM_FFd1_26290,
      ADR1 => u_ahb_bridge_u_ahbmst_r_active(0),
      ADR4 => HTRANS(1),
      O => u_ahb_bridge_u_state_machine_present_state_FSM_FFd1_In
    );
  u_CORTEXM0DS_u_logic_Glj2z4 : X_FF
    generic map(
      LOC => "SLICE_X20Y122",
      INIT => '1'
    )
    port map (
      CE => u_CORTEXM0DS_u_logic_Ofyvx4,
      CLK => NlwBufferSignal_u_CORTEXM0DS_u_logic_Glj2z4_CLK,
      I => NlwBufferSignal_u_CORTEXM0DS_u_logic_Glj2z4_IN,
      O => u_CORTEXM0DS_u_logic_Glj2z4_27360,
      SET => u_CORTEXM0DS_u_logic_hreset_n_inv,
      RST => GND
    );
  u_CORTEXM0DS_u_logic_Nd3wx47 : X_LUT6
    generic map(
      LOC => "SLICE_X20Y122",
      INIT => X"F5310000F531F531"
    )
    port map (
      ADR1 => u_CORTEXM0DS_u_logic_Cc63z4_26766,
      ADR0 => u_CORTEXM0DS_u_logic_Lpu2z4_27516,
      ADR3 => u_CORTEXM0DS_u_logic_Op52z4_Gl52z4_OR_1175_o,
      ADR5 => u_CORTEXM0DS_u_logic_Glj2z4_27360,
      ADR4 => u_CORTEXM0DS_u_logic_Vp52z4_Vb52z4_OR_1171_o,
      ADR2 => u_CORTEXM0DS_u_logic_Vp52z4_Bm52z4_OR_1172_o,
      O => u_CORTEXM0DS_u_logic_Nd3wx47_29000
    );
  u_CORTEXM0DS_u_logic_Xcuwx45_SW4 : X_LUT6
    generic map(
      LOC => "SLICE_X20Y119",
      INIT => X"000F3355FF0F3355"
    )
    port map (
      ADR0 => u_CORTEXM0DS_u_logic_Djv2z4_27352,
      ADR2 => u_CORTEXM0DS_u_logic_U9u2z4_27141,
      ADR5 => u_CORTEXM0DS_u_logic_Ozo2z4_27588,
      ADR1 => u_CORTEXM0DS_u_logic_Zxo2z4_27667,
      ADR3 => u_CORTEXM0DS_u_logic_Sjj2z4_26064,
      ADR4 => u_CORTEXM0DS_u_logic_Fgm2z4_26065,
      O => N1612
    );
  u_CORTEXM0DS_u_logic_L733z4 : X_FF
    generic map(
      LOC => "SLICE_X20Y119",
      INIT => '1'
    )
    port map (
      CE => u_CORTEXM0DS_u_logic_Ydyvx4_0,
      CLK => NlwBufferSignal_u_CORTEXM0DS_u_logic_L733z4_CLK,
      I => NlwBufferSignal_u_CORTEXM0DS_u_logic_L733z4_IN,
      O => u_CORTEXM0DS_u_logic_L733z4_26334,
      SET => u_CORTEXM0DS_u_logic_hreset_n_inv,
      RST => GND
    );
  u_CORTEXM0DS_u_logic_Xcuwx45 : X_LUT6
    generic map(
      LOC => "SLICE_X20Y119",
      INIT => X"FFFFAAAAFAFAFAFA"
    )
    port map (
      ADR3 => '1',
      ADR1 => '1',
      ADR0 => u_CORTEXM0DS_u_logic_Rni2z4_26237,
      ADR5 => u_CORTEXM0DS_u_logic_Wzy2z4_26238,
      ADR2 => N1611,
      ADR4 => N1612,
      O => u_CORTEXM0DS_u_logic_Xcuwx4
    );
  u_CORTEXM0DS_u_logic_Y21xx41 : X_LUT6
    generic map(
      LOC => "SLICE_X20Y120",
      INIT => X"0C00000000000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => u_CORTEXM0DS_u_logic_M1j2z4_26013,
      ADR4 => u_CORTEXM0DS_u_logic_Svk2z4_3_26136,
      ADR2 => u_CORTEXM0DS_u_logic_H3d3z4_1_26135,
      ADR5 => u_CORTEXM0DS_u_logic_Yaz2z4_3_26134,
      ADR3 => u_CORTEXM0DS_u_logic_T1d3z4_25833,
      O => u_CORTEXM0DS_u_logic_Y21xx4
    );
  u_CORTEXM0DS_u_logic_Yw0wx45 : X_LUT6
    generic map(
      LOC => "SLICE_X20Y120",
      INIT => X"51005151F300F3F3"
    )
    port map (
      ADR1 => u_CORTEXM0DS_u_logic_Df83z4_26866,
      ADR4 => u_CORTEXM0DS_u_logic_Td33z4_27276,
      ADR0 => u_CORTEXM0DS_u_logic_S2p2z4_26959,
      ADR3 => u_CORTEXM0DS_u_logic_Sk52z4_Zk52z4_OR_1162_o,
      ADR2 => u_CORTEXM0DS_u_logic_Op52z4_Zk52z4_OR_1169_o,
      ADR5 => u_CORTEXM0DS_u_logic_Y21xx4,
      O => u_CORTEXM0DS_u_logic_Yw0wx45_28930
    );
  u_CORTEXM0DS_u_logic_U573z4 : X_FF
    generic map(
      LOC => "SLICE_X20Y120",
      INIT => '1'
    )
    port map (
      CE => u_CORTEXM0DS_u_logic_Ddyvx4_0,
      CLK => NlwBufferSignal_u_CORTEXM0DS_u_logic_U573z4_CLK,
      I => NlwBufferSignal_u_CORTEXM0DS_u_logic_U573z4_IN,
      O => u_CORTEXM0DS_u_logic_U573z4_26653,
      SET => u_CORTEXM0DS_u_logic_hreset_n_inv,
      RST => GND
    );
  u_CORTEXM0DS_u_logic_Xcuwx45_SW3 : X_LUT6
    generic map(
      LOC => "SLICE_X20Y120",
      INIT => X"00331D1DCCFF1D1D"
    )
    port map (
      ADR0 => u_CORTEXM0DS_u_logic_Uj93z4_27379,
      ADR2 => u_CORTEXM0DS_u_logic_Df83z4_26866,
      ADR3 => u_CORTEXM0DS_u_logic_Kwo2z4_27531,
      ADR5 => u_CORTEXM0DS_u_logic_U573z4_26653,
      ADR4 => u_CORTEXM0DS_u_logic_Sjj2z4_26064,
      ADR1 => u_CORTEXM0DS_u_logic_Fgm2z4_26065,
      O => N1611
    );
  N601_N601_DMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => N604,
      O => N604_0
    );
  N601_N601_CMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => N610,
      O => N610_0
    );
  u_CORTEXM0DS_u_logic_Zkhvx4_SW0_SW0 : X_LUT6
    generic map(
      LOC => "SLICE_X20Y118",
      INIT => X"0000555500005555"
    )
    port map (
      ADR3 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR0 => u_CORTEXM0DS_u_logic_G6pvx4,
      ADR4 => u_CORTEXM0DS_u_logic_Ycx2z4_27087,
      ADR5 => '1',
      O => N601
    );
  u_CORTEXM0DS_u_logic_Xjhvx4_SW0_SW0 : X_LUT5
    generic map(
      LOC => "SLICE_X20Y118",
      INIT => X"00550055"
    )
    port map (
      ADR2 => '1',
      ADR1 => '1',
      ADR3 => u_CORTEXM0DS_u_logic_Rix2z4_26703,
      ADR0 => u_CORTEXM0DS_u_logic_G6pvx4,
      ADR4 => '1',
      O => N604
    );
  u_CORTEXM0DS_u_logic_Nlhvx4_SW0_SW0 : X_LUT6
    generic map(
      LOC => "SLICE_X20Y118",
      INIT => X"000F000F000F000F"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR4 => '1',
      ADR3 => u_CORTEXM0DS_u_logic_G6pvx4,
      ADR2 => u_CORTEXM0DS_u_logic_Cax2z4_28024,
      ADR5 => '1',
      O => N607
    );
  u_CORTEXM0DS_u_logic_Nehvx4_SW0_SW0 : X_LUT5
    generic map(
      LOC => "SLICE_X20Y118",
      INIT => X"000000FF"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR4 => u_CORTEXM0DS_u_logic_Tme3z4_28023,
      ADR3 => u_CORTEXM0DS_u_logic_G6pvx4,
      ADR2 => '1',
      O => N610
    );
  u_CORTEXM0DS_u_logic_G6pvx41 : X_LUT6
    generic map(
      LOC => "SLICE_X20Y118",
      INIT => X"5500DD005F00DF00"
    )
    port map (
      ADR3 => u_ahb_bridge_u_state_machine_HREADY_0,
      ADR0 => u_CORTEXM0DS_u_logic_D9c2z4_K9c2z4_AND_6705_o4_27903,
      ADR1 => u_CORTEXM0DS_u_logic_Nsk2z4_25994,
      ADR4 => u_CORTEXM0DS_u_logic_D9c2z4_K9c2z4_AND_6705_o27_28779,
      ADR5 => u_CORTEXM0DS_u_logic_D9c2z4_K9c2z4_AND_6705_o8_28778,
      ADR2 => u_CORTEXM0DS_u_logic_D9c2z4_K9c2z4_AND_6705_o12_28780,
      O => u_CORTEXM0DS_u_logic_G6pvx4
    );
  u_CORTEXM0DS_u_logic_S5pvx4_Qaiwx4_OR_957_o1 : X_LUT6
    generic map(
      LOC => "SLICE_X20Y118",
      INIT => X"55DDFFFF555DFFFF"
    )
    port map (
      ADR3 => u_CORTEXM0DS_u_logic_Tki2z4_25989,
      ADR1 => u_CORTEXM0DS_u_logic_Npk2z4_25818,
      ADR2 => u_CORTEXM0DS_u_logic_Aok2z4_25881,
      ADR5 => u_CORTEXM0DS_u_logic_Nsk2z4_25994,
      ADR4 => u_CORTEXM0DS_u_logic_G6pvx4,
      ADR0 => u_CORTEXM0DS_u_logic_Keqvx4_Ync2z4_AND_6755_o,
      O => u_CORTEXM0DS_u_logic_S5pvx4_Qaiwx4_OR_957_o
    );
  u_CORTEXM0DS_u_logic_Zuzvx4_SW1 : X_LUT6
    generic map(
      LOC => "SLICE_X20Y113",
      INIT => X"88CC80C0AAFFA0F0"
    )
    port map (
      ADR0 => u_CORTEXM0DS_u_logic_Omcwx4_Vmcwx4_AND_2244_o,
      ADR3 => u_CORTEXM0DS_u_logic_Pri3z4_7_0,
      ADR1 => u_CORTEXM0DS_u_logic_Uvzvx4,
      ADR5 => u_CORTEXM0DS_u_logic_Xd8wx4,
      ADR4 => u_CORTEXM0DS_u_logic_Zbpwx4_Gcpwx4_AND_3447_o,
      ADR2 => u_CORTEXM0DS_u_logic_Sdnwx4_Zdnwx4_AND_3239_o_26307,
      O => N654
    );
  u_CORTEXM0DS_u_logic_Wlz2z4 : X_FF
    generic map(
      LOC => "SLICE_X20Y113",
      INIT => '1'
    )
    port map (
      CE => u_CORTEXM0DS_u_logic_Teyvx4,
      CLK => NlwBufferSignal_u_CORTEXM0DS_u_logic_Wlz2z4_CLK,
      I => u_CORTEXM0DS_u_logic_Qppvx4,
      O => u_CORTEXM0DS_u_logic_Wlz2z4_27525,
      SET => u_CORTEXM0DS_u_logic_hreset_n_inv,
      RST => GND
    );
  u_CORTEXM0DS_u_logic_Qppvx41 : X_LUT6
    generic map(
      LOC => "SLICE_X20Y113",
      INIT => X"F5FFFFFFF7FFFFFF"
    )
    port map (
      ADR3 => u_CORTEXM0DS_u_logic_Cgyvx4,
      ADR4 => N30,
      ADR0 => N483,
      ADR1 => u_CORTEXM0DS_u_logic_Q5nwx4_X5nwx4_AND_3221_o_26349,
      ADR5 => u_CORTEXM0DS_u_logic_Ratwx4_Yatwx4_AND_3908_o_26350,
      ADR2 => u_CORTEXM0DS_u_logic_B8nwx4_I8nwx4_AND_3224_o_26351,
      O => u_CORTEXM0DS_u_logic_Qppvx4
    );
  u_CORTEXM0DS_u_logic_C2rvx4_SW0 : X_LUT6
    generic map(
      LOC => "SLICE_X20Y113",
      INIT => X"FAFAFAFAFA00FA00"
    )
    port map (
      ADR4 => '1',
      ADR1 => '1',
      ADR3 => u_CORTEXM0DS_u_logic_Vctwx4_Cdtwx4_AND_3918_o_26482,
      ADR0 => u_CORTEXM0DS_u_logic_Tanwx4_Abnwx4_AND_3231_o_26310,
      ADR2 => u_CORTEXM0DS_u_logic_A5twx4_H5twx4_AND_3887_o,
      ADR5 => u_CORTEXM0DS_u_logic_Sdnwx4_Zdnwx4_AND_3239_o_26307,
      O => N30
    );
  u_CORTEXM0DS_u_logic_Sdnwx4_Zdnwx4_AND_3239_o : X_LUT6
    generic map(
      LOC => "SLICE_X20Y113",
      INIT => X"FFF0FFF0DDF0CCF0"
    )
    port map (
      ADR3 => u_CORTEXM0DS_u_logic_R9nwx4,
      ADR1 => u_CORTEXM0DS_u_logic_Pkwwx4,
      ADR5 => u_CORTEXM0DS_u_logic_Vy7wx4,
      ADR4 => u_CORTEXM0DS_u_logic_Fij2z4_25819,
      ADR0 => u_CORTEXM0DS_u_logic_Ok7wx4,
      ADR2 => N1809,
      O => u_CORTEXM0DS_u_logic_Sdnwx4_Zdnwx4_AND_3239_o_26307
    );
  u_CORTEXM0DS_u_logic_Fcj2z4_u_CORTEXM0DS_u_logic_Fcj2z4_CMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => N594_pack_10,
      O => N594
    );
  u_CORTEXM0DS_u_logic_C2rvx4_SW4 : X_MUX2
    generic map(
      LOC => "SLICE_X20Y115"
    )
    port map (
      IA => N378,
      IB => N1219,
      O => N594_pack_10,
      SEL => N30
    );
  u_CORTEXM0DS_u_logic_Cxhvx4_SW0_SW0 : X_LUT6
    generic map(
      LOC => "SLICE_X20Y115",
      INIT => X"AA3FAAAAAA33AAAA"
    )
    port map (
      ADR4 => u_ahb_bridge_u_state_machine_HREADY_0,
      ADR3 => u_CORTEXM0DS_u_logic_D9c2z4_K9c2z4_AND_6705_o,
      ADR1 => u_CORTEXM0DS_u_logic_Keqvx4_Ync2z4_AND_6755_o,
      ADR2 => u_CORTEXM0DS_u_logic_Kvfwx4_W8c2z4_AND_6701_o,
      ADR5 => u_CORTEXM0DS_u_logic_Pri3z4_2_0,
      ADR0 => u_CORTEXM0DS_u_logic_Fcj2z4_26073,
      O => N378
    );
  u_CORTEXM0DS_u_logic_C2rvx4_SW4_G : X_LUT6
    generic map(
      LOC => "SLICE_X20Y115",
      INIT => X"FF03FF57FC00A800"
    )
    port map (
      ADR3 => N379,
      ADR0 => u_CORTEXM0DS_u_logic_Q5nwx4_X5nwx4_AND_3221_o_26349,
      ADR2 => u_CORTEXM0DS_u_logic_Pfnwx4_Wfnwx4_AND_3245_o_26315,
      ADR1 => u_CORTEXM0DS_u_logic_S0twx4_Z0twx4_AND_3870_o,
      ADR4 => u_CORTEXM0DS_u_logic_Ratwx4_Yatwx4_AND_3908_o_26350,
      ADR5 => N378,
      O => N1219
    );
  u_CORTEXM0DS_u_logic_Cxhvx4_SW0_SW1 : X_LUT6
    generic map(
      LOC => "SLICE_X20Y115",
      INIT => X"CCCC0C0CCCCCFC0C"
    )
    port map (
      ADR0 => '1',
      ADR1 => u_CORTEXM0DS_u_logic_Fcj2z4_26073,
      ADR2 => u_ahb_bridge_u_state_machine_HREADY_0,
      ADR4 => u_CORTEXM0DS_u_logic_D9c2z4_K9c2z4_AND_6705_o,
      ADR3 => u_CORTEXM0DS_u_logic_Pri3z4_2_0,
      ADR5 => u_CORTEXM0DS_u_logic_Kvfwx4_W8c2z4_AND_6701_o,
      O => N379
    );
  u_CORTEXM0DS_u_logic_Fcj2z4 : X_FF
    generic map(
      LOC => "SLICE_X20Y115",
      INIT => '1'
    )
    port map (
      CE => VCC,
      CLK => NlwBufferSignal_u_CORTEXM0DS_u_logic_Fcj2z4_CLK,
      I => u_CORTEXM0DS_u_logic_Cxhvx4_12147,
      O => u_CORTEXM0DS_u_logic_Fcj2z4_26073,
      SET => u_CORTEXM0DS_u_logic_hreset_n_inv,
      RST => GND
    );
  u_CORTEXM0DS_u_logic_Cxhvx4 : X_LUT6
    generic map(
      LOC => "SLICE_X20Y115",
      INIT => X"FFFFF0AAFFFFFCEE"
    )
    port map (
      ADR1 => u_CORTEXM0DS_u_logic_Roh2z4_0_0,
      ADR5 => u_CORTEXM0DS_u_logic_S5pvx4_Qaiwx4_OR_957_o,
      ADR2 => N378,
      ADR0 => N594,
      ADR4 => u_CORTEXM0DS_u_logic_G6pvx4_Alywx4_AND_4511_o,
      ADR3 => u_CORTEXM0DS_u_logic_B8nwx4_I8nwx4_AND_3224_o_26351,
      O => u_CORTEXM0DS_u_logic_Cxhvx4_12147
    );
  u_CORTEXM0DS_u_logic_Mydwx41 : X_LUT6
    generic map(
      LOC => "SLICE_X20Y116",
      INIT => X"FFE2CCE233E200E2"
    )
    port map (
      ADR0 => u_CORTEXM0DS_u_logic_Xcuwx4,
      ADR5 => u_CORTEXM0DS_u_logic_Hmqwx4,
      ADR4 => u_CORTEXM0DS_u_logic_Ey9wx4,
      ADR2 => u_CORTEXM0DS_u_logic_Nrvwx4,
      ADR1 => u_CORTEXM0DS_u_logic_Y5ywx4_0,
      ADR3 => u_CORTEXM0DS_u_logic_D5ywx4,
      O => u_CORTEXM0DS_u_logic_Mydwx4
    );
  u_CORTEXM0DS_u_logic_Hhd2z41 : X_LUT6
    generic map(
      LOC => "SLICE_X20Y116",
      INIT => X"AFCFA0CFAFC0A0C0"
    )
    port map (
      ADR3 => u_CORTEXM0DS_u_logic_Fzl2z4_27730,
      ADR2 => u_CORTEXM0DS_u_logic_Qzq2z4_27681,
      ADR4 => u_CORTEXM0DS_u_logic_H1qwx4,
      ADR0 => u_CORTEXM0DS_u_logic_Xcuwx4,
      ADR1 => u_CORTEXM0DS_u_logic_Bjxwx4,
      ADR5 => u_CORTEXM0DS_u_logic_Dmvwx4,
      O => u_CORTEXM0DS_u_logic_Hhd2z4
    );
  u_CORTEXM0DS_u_logic_Qk1wx42 : X_LUT6
    generic map(
      LOC => "SLICE_X20Y116",
      INIT => X"30303333F0F0FFFF"
    )
    port map (
      ADR0 => '1',
      ADR3 => '1',
      ADR4 => u_CORTEXM0DS_u_logic_Q6e3z4_26875,
      ADR1 => u_CORTEXM0DS_u_logic_Ibe3z4_26772,
      ADR2 => u_CORTEXM0DS_u_logic_Lrc2z4_Tja2z4_OR_1315_o,
      ADR5 => u_CORTEXM0DS_u_logic_Ue9wx4,
      O => u_CORTEXM0DS_u_logic_Qk1wx42_28813
    );
  u_CORTEXM0DS_u_logic_Ibe3z4 : X_FF
    generic map(
      LOC => "SLICE_X20Y116",
      INIT => '1'
    )
    port map (
      CE => u_CORTEXM0DS_u_logic_G02wx4_inv,
      CLK => NlwBufferSignal_u_CORTEXM0DS_u_logic_Ibe3z4_CLK,
      I => NlwBufferSignal_u_CORTEXM0DS_u_logic_Ibe3z4_IN,
      O => u_CORTEXM0DS_u_logic_Ibe3z4_26772,
      SET => u_CORTEXM0DS_u_logic_hreset_n_inv,
      RST => GND
    );
  u_CORTEXM0DS_u_logic_Ue9wx41 : X_LUT6
    generic map(
      LOC => "SLICE_X20Y116",
      INIT => X"0000000080008000"
    )
    port map (
      ADR4 => '1',
      ADR1 => u_CORTEXM0DS_u_logic_Rni2z4_26237,
      ADR2 => u_CORTEXM0DS_u_logic_Wzy2z4_26238,
      ADR3 => u_CORTEXM0DS_u_logic_M1j2z4_26013,
      ADR0 => u_CORTEXM0DS_u_logic_Sjj2z4_26064,
      ADR5 => u_CORTEXM0DS_u_logic_Fgm2z4_26065,
      O => u_CORTEXM0DS_u_logic_Ue9wx4
    );
  u_CORTEXM0DS_u_logic_Ov62z4_Vv62z4_AND_5989_o2 : X_LUT6
    generic map(
      LOC => "SLICE_X20Y114",
      INIT => X"A020AA22F030FF33"
    )
    port map (
      ADR1 => u_CORTEXM0DS_u_logic_V233z4_26639,
      ADR4 => u_CORTEXM0DS_u_logic_Nl53z4_27094,
      ADR5 => u_CORTEXM0DS_u_logic_Ec43z4_26843,
      ADR3 => u_CORTEXM0DS_u_logic_Gsc2z4_Erc2z4_OR_1317_o,
      ADR0 => u_CORTEXM0DS_u_logic_Gsc2z4_Ptc2z4_OR_1318_o,
      ADR2 => u_CORTEXM0DS_u_logic_Gsc2z4_Lrc2z4_OR_1319_o,
      O => u_CORTEXM0DS_u_logic_Ov62z4_Vv62z4_AND_5989_o2_29450
    );
  u_CORTEXM0DS_u_logic_Ov62z4_Vv62z4_AND_5989_o4 : X_LUT6
    generic map(
      LOC => "SLICE_X20Y114",
      INIT => X"FF3F000055150000"
    )
    port map (
      ADR0 => u_CORTEXM0DS_u_logic_Zr03z4_27093,
      ADR3 => u_CORTEXM0DS_u_logic_Fgm2z4_26065,
      ADR2 => N776_0,
      ADR1 => u_CORTEXM0DS_u_logic_Tjh2z4_3_Tjh2z4_2_AND_6777_o,
      ADR5 => u_CORTEXM0DS_u_logic_Erc2z4_Tja2z4_OR_1314_o,
      ADR4 => u_CORTEXM0DS_u_logic_Ov62z4_Vv62z4_AND_5989_o2_29450,
      O => u_CORTEXM0DS_u_logic_Ov62z4_Vv62z4_AND_5989_o4_27702
    );
  u_CORTEXM0DS_u_logic_Gsc2z4_Ptc2z4_OR_1318_o1 : X_LUT6
    generic map(
      LOC => "SLICE_X20Y114",
      INIT => X"FFFFAFFFFFFFAFFF"
    )
    port map (
      ADR5 => '1',
      ADR1 => '1',
      ADR2 => u_CORTEXM0DS_u_logic_Rni2z4_26237,
      ADR0 => u_CORTEXM0DS_u_logic_Wzy2z4_26238,
      ADR3 => u_CORTEXM0DS_u_logic_Sjj2z4_26064,
      ADR4 => u_CORTEXM0DS_u_logic_Fgm2z4_26065,
      O => u_CORTEXM0DS_u_logic_Gsc2z4_Ptc2z4_OR_1318_o
    );
  u_CORTEXM0DS_u_logic_V233z4 : X_FF
    generic map(
      LOC => "SLICE_X20Y114",
      INIT => '1'
    )
    port map (
      CE => u_CORTEXM0DS_u_logic_Ydyvx4_0,
      CLK => NlwBufferSignal_u_CORTEXM0DS_u_logic_V233z4_CLK,
      I => NlwBufferSignal_u_CORTEXM0DS_u_logic_V233z4_IN,
      O => u_CORTEXM0DS_u_logic_V233z4_26639,
      SET => u_CORTEXM0DS_u_logic_hreset_n_inv,
      RST => GND
    );
  u_CORTEXM0DS_u_logic_Re72z4_Ye72z4_AND_6067_o2_SW0 : X_LUT6
    generic map(
      LOC => "SLICE_X20Y114",
      INIT => X"CCCCEEEE0000AAAA"
    )
    port map (
      ADR3 => '1',
      ADR2 => '1',
      ADR1 => u_CORTEXM0DS_u_logic_Aez2z4_26009,
      ADR0 => u_CORTEXM0DS_u_logic_Zu33z4_27517,
      ADR5 => u_CORTEXM0DS_u_logic_Ue9wx4,
      ADR4 => u_CORTEXM0DS_u_logic_Gsc2z4_Ptc2z4_OR_1318_o,
      O => N955
    );
  u_CORTEXM0DS_u_logic_Ziwwx4_Gjwwx4_AND_4301_o3_SW10 : X_LUT6
    generic map(
      LOC => "SLICE_X20Y121",
      INIT => X"00AF0000CCEF0000"
    )
    port map (
      ADR5 => u_CORTEXM0DS_u_logic_Kvfwx4_W8c2z4_AND_6701_o,
      ADR3 => u_CORTEXM0DS_u_logic_Keqvx4_Ync2z4_AND_6755_o,
      ADR4 => u_CORTEXM0DS_u_logic_G6pvx4,
      ADR0 => u_CORTEXM0DS_u_logic_Ziwwx4_Gjwwx4_AND_4301_o2_26018,
      ADR1 => u_CORTEXM0DS_u_logic_Pri3z4_18_0,
      ADR2 => u_CORTEXM0DS_u_logic_Mx0wx4_27468,
      O => N1153
    );
  u_CORTEXM0DS_u_logic_Uj93z4 : X_FF
    generic map(
      LOC => "SLICE_X20Y121",
      INIT => '1'
    )
    port map (
      CE => u_CORTEXM0DS_u_logic_Xppvx4_0,
      CLK => NlwBufferSignal_u_CORTEXM0DS_u_logic_Uj93z4_CLK,
      I => NlwBufferSignal_u_CORTEXM0DS_u_logic_Uj93z4_IN,
      O => u_CORTEXM0DS_u_logic_Uj93z4_27379,
      SET => u_CORTEXM0DS_u_logic_hreset_n_inv,
      RST => GND
    );
  u_CORTEXM0DS_u_logic_E9zvx4_SW4 : X_LUT6
    generic map(
      LOC => "SLICE_X20Y124",
      INIT => X"F0F0EEEEEEF0EEEE"
    )
    port map (
      ADR1 => u_CORTEXM0DS_u_logic_Omk2z4_26754,
      ADR5 => u_CORTEXM0DS_u_logic_Kvfwx4_W8c2z4_AND_6701_o,
      ADR4 => u_CORTEXM0DS_u_logic_Keqvx4_Ync2z4_AND_6755_o,
      ADR0 => u_CORTEXM0DS_u_logic_G6pvx4,
      ADR3 => u_CORTEXM0DS_u_logic_Pri3z4_31_0,
      ADR2 => N412,
      O => N836
    );
  u_CORTEXM0DS_u_logic_Omk2z4 : X_FF
    generic map(
      LOC => "SLICE_X20Y124",
      INIT => '1'
    )
    port map (
      CE => VCC,
      CLK => NlwBufferSignal_u_CORTEXM0DS_u_logic_Omk2z4_CLK,
      I => u_CORTEXM0DS_u_logic_Tvhvx4_12317,
      O => u_CORTEXM0DS_u_logic_Omk2z4_26754,
      SET => u_CORTEXM0DS_u_logic_hreset_n_inv,
      RST => GND
    );
  u_CORTEXM0DS_u_logic_Tvhvx4 : X_LUT6
    generic map(
      LOC => "SLICE_X20Y124",
      INIT => X"FFAF5000FFEF1000"
    )
    port map (
      ADR1 => u_CORTEXM0DS_u_logic_W6iwx4,
      ADR2 => N34,
      ADR3 => N837,
      ADR4 => N836,
      ADR5 => u_CORTEXM0DS_u_logic_K0pwx4_R0pwx4_AND_3424_o,
      ADR0 => u_CORTEXM0DS_u_logic_Q8rwx4_X8rwx4_AND_3649_o_26339,
      O => u_CORTEXM0DS_u_logic_Tvhvx4_12317
    );
  u_CORTEXM0DS_u_logic_E9zvx4_SW5 : X_LUT6
    generic map(
      LOC => "SLICE_X20Y124",
      INIT => X"FCECFFEE0C4C0044"
    )
    port map (
      ADR2 => u_CORTEXM0DS_u_logic_Kvfwx4_W8c2z4_AND_6701_o,
      ADR1 => N411,
      ADR0 => N1433_0,
      ADR3 => u_CORTEXM0DS_u_logic_Zbpwx4_Gcpwx4_AND_3447_o,
      ADR4 => u_CORTEXM0DS_u_logic_Pri3z4_31_0,
      ADR5 => N412,
      O => N837
    );
  u_CORTEXM0DS_u_logic_Tvhvx4_SW0_SW1 : X_LUT6
    generic map(
      LOC => "SLICE_X20Y124",
      INIT => X"FFFFB380FFFF3300"
    )
    port map (
      ADR3 => u_CORTEXM0DS_u_logic_Omk2z4_26754,
      ADR5 => u_CORTEXM0DS_u_logic_Roh2z4_29_0,
      ADR2 => u_CORTEXM0DS_u_logic_Kvfwx4_W8c2z4_AND_6701_o,
      ADR0 => u_CORTEXM0DS_u_logic_Keqvx4_Ync2z4_AND_6755_o,
      ADR1 => u_CORTEXM0DS_u_logic_G6pvx4,
      ADR4 => u_CORTEXM0DS_u_logic_G6pvx4_Alywx4_AND_4511_o,
      O => N412
    );
  u_CORTEXM0DS_u_logic_Q5vvx432 : X_LUT6
    generic map(
      LOC => "SLICE_X21Y93",
      INIT => X"7F4C55007F4C0000"
    )
    port map (
      ADR4 => u_CORTEXM0DS_u_logic_Nsk2z4_25994,
      ADR1 => u_CORTEXM0DS_u_logic_O5t2z4_25820,
      ADR0 => u_CORTEXM0DS_u_logic_Y9t2z4_26894,
      ADR2 => u_CORTEXM0DS_u_logic_A4t2z4_25978,
      ADR3 => u_CORTEXM0DS_u_logic_Aok2z4_25881,
      ADR5 => u_CORTEXM0DS_u_logic_Tki2z4_25989,
      O => u_CORTEXM0DS_u_logic_Q5vvx432_27828
    );
  u_CORTEXM0DS_u_logic_Dy23z4_u_CORTEXM0DS_u_logic_Dy23z4_CMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => u_CORTEXM0DS_u_logic_SF2821,
      O => u_CORTEXM0DS_u_logic_SF2821_0
    );
  u_CORTEXM0DS_u_logic_SF28213 : X_MUX2
    generic map(
      LOC => "SLICE_X20Y135"
    )
    port map (
      IA => N1765,
      IB => N1766,
      O => u_CORTEXM0DS_u_logic_SF2821,
      SEL => u_CORTEXM0DS_u_logic_T1d3z4_25833
    );
  u_CORTEXM0DS_u_logic_SF28213_F : X_LUT6
    generic map(
      LOC => "SLICE_X20Y135",
      INIT => X"FF7FFF5FFFFFFFFF"
    )
    port map (
      ADR2 => u_CORTEXM0DS_u_logic_Eut2z4_27211,
      ADR1 => u_CORTEXM0DS_u_logic_Wo03z4_26236,
      ADR3 => u_CORTEXM0DS_u_logic_Svk2z4_25841,
      ADR5 => u_CORTEXM0DS_u_logic_Yaz2z4_25842,
      ADR0 => u_CORTEXM0DS_u_logic_H3d3z4_25834,
      ADR4 => u_CORTEXM0DS_u_logic_T1d3z4_25833,
      O => N1765
    );
  u_CORTEXM0DS_u_logic_SF28213_G : X_LUT6
    generic map(
      LOC => "SLICE_X20Y135",
      INIT => X"1FFFBFFF10FFB0FF"
    )
    port map (
      ADR1 => u_CORTEXM0DS_u_logic_Uo13z4_26242,
      ADR4 => u_CORTEXM0DS_u_logic_Lgi3z4_26246,
      ADR2 => u_CORTEXM0DS_u_logic_Svk2z4_25841,
      ADR0 => u_CORTEXM0DS_u_logic_Yaz2z4_25842,
      ADR3 => u_CORTEXM0DS_u_logic_H3d3z4_25834,
      ADR5 => u_CORTEXM0DS_u_logic_SF28211_29467,
      O => N1766
    );
  u_CORTEXM0DS_u_logic_SF28211 : X_LUT6
    generic map(
      LOC => "SLICE_X20Y135",
      INIT => X"5500550033333333"
    )
    port map (
      ADR4 => '1',
      ADR2 => '1',
      ADR1 => u_CORTEXM0DS_u_logic_Dy23z4_29466,
      ADR0 => u_CORTEXM0DS_u_logic_Wo03z4_26236,
      ADR5 => u_CORTEXM0DS_u_logic_Yaz2z4_25842,
      ADR3 => u_CORTEXM0DS_u_logic_T1d3z4_25833,
      O => u_CORTEXM0DS_u_logic_SF28211_29467
    );
  u_CORTEXM0DS_u_logic_Dy23z4 : X_FF
    generic map(
      LOC => "SLICE_X20Y135",
      INIT => '1'
    )
    port map (
      CE => u_CORTEXM0DS_u_logic_Ydyvx4_0,
      CLK => NlwBufferSignal_u_CORTEXM0DS_u_logic_Dy23z4_CLK,
      I => NlwBufferSignal_u_CORTEXM0DS_u_logic_Dy23z4_IN,
      O => u_CORTEXM0DS_u_logic_Dy23z4_29466,
      SET => u_CORTEXM0DS_u_logic_hreset_n_inv,
      RST => GND
    );
  u_CORTEXM0DS_u_logic_Nozvx41 : X_LUT6
    generic map(
      LOC => "SLICE_X20Y135",
      INIT => X"FF75FFFFFF7FFFFF"
    )
    port map (
      ADR1 => u_CORTEXM0DS_u_logic_Wo03z4_26236,
      ADR0 => u_CORTEXM0DS_u_logic_Rni2z4_26237,
      ADR2 => u_CORTEXM0DS_u_logic_Wzy2z4_26238,
      ADR5 => u_CORTEXM0DS_u_logic_Dy23z4_29466,
      ADR3 => u_CORTEXM0DS_u_logic_Sjj2z4_26064,
      ADR4 => u_CORTEXM0DS_u_logic_Fgm2z4_26065,
      O => u_CORTEXM0DS_u_logic_Nozvx41_26235
    );
  N673_N673_CMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => N1909_pack_3,
      O => N1909
    );
  u_CORTEXM0DS_u_logic_Leuvx4_SW1 : X_LUT6
    generic map(
      LOC => "SLICE_X21Y99",
      INIT => X"FBFFF3FFAAAE000C"
    )
    port map (
      ADR5 => u_CORTEXM0DS_u_logic_Trq2z4_25949,
      ADR1 => u_ahb_bridge_u_state_machine_HREADY_0,
      ADR2 => u_CORTEXM0DS_u_logic_Mtqvx4,
      ADR3 => u_CORTEXM0DS_u_logic_Hq1wx4,
      ADR4 => u_CORTEXM0DS_u_logic_O1rvx4,
      ADR0 => u_CORTEXM0DS_u_logic_Owq2z4_27764,
      O => N673
    );
  u_CORTEXM0DS_u_logic_Hq1wx41 : X_LUT6
    generic map(
      LOC => "SLICE_X21Y99",
      INIT => X"FFCCFFCCFFCCFFCC"
    )
    port map (
      ADR0 => '1',
      ADR4 => '1',
      ADR2 => '1',
      ADR3 => u_CORTEXM0DS_u_logic_Fij2z4_25819,
      ADR1 => u_CORTEXM0DS_u_logic_Ffj2z4_25823,
      ADR5 => '1',
      O => u_CORTEXM0DS_u_logic_Hq1wx4
    );
  u_CORTEXM0DS_u_logic_Kfpvx43_SW0 : X_LUT5
    generic map(
      LOC => "SLICE_X21Y99",
      INIT => X"FCCCF888"
    )
    port map (
      ADR0 => u_CORTEXM0DS_u_logic_Aok2z4_25881,
      ADR4 => u_CORTEXM0DS_u_logic_Nsk2z4_25994,
      ADR2 => u_CORTEXM0DS_u_logic_Sgj2z4_25821,
      ADR3 => u_CORTEXM0DS_u_logic_Fij2z4_25819,
      ADR1 => u_CORTEXM0DS_u_logic_Ffj2z4_25823,
      O => N1909_pack_3
    );
  u_CORTEXM0DS_u_logic_L0mwx4_S0mwx4_AND_3073_o4 : X_LUT6
    generic map(
      LOC => "SLICE_X21Y99",
      INIT => X"0000C0C000008000"
    )
    port map (
      ADR4 => u_CORTEXM0DS_u_logic_Yu52z4_Fv52z4_OR_1181_o_28032,
      ADR1 => u_CORTEXM0DS_u_logic_I2mwx41,
      ADR2 => u_CORTEXM0DS_u_logic_Lbiwx4,
      ADR5 => u_CORTEXM0DS_u_logic_L0mwx4_S0mwx4_AND_3073_o2_28121,
      ADR3 => u_CORTEXM0DS_u_logic_L0mwx4_S0mwx4_AND_3073_o3_28059,
      ADR0 => u_CORTEXM0DS_u_logic_Hq1wx4,
      O => u_CORTEXM0DS_u_logic_L0mwx4_S0mwx4_AND_3073_o
    );
  u_CORTEXM0DS_u_logic_Kfpvx43 : X_LUT6
    generic map(
      LOC => "SLICE_X21Y99",
      INIT => X"F222222200000000"
    )
    port map (
      ADR5 => u_CORTEXM0DS_u_logic_O5t2z4_25820,
      ADR2 => N1909,
      ADR3 => u_CORTEXM0DS_u_logic_Kyi2z4_27762,
      ADR4 => u_CORTEXM0DS_u_logic_Nbm2z4_27016,
      ADR0 => u_CORTEXM0DS_u_logic_Npk2z4_25818,
      ADR1 => u_CORTEXM0DS_u_logic_Sgj2z4_25821,
      O => u_CORTEXM0DS_u_logic_Kfpvx44_28198
    );
  u_CORTEXM0DS_u_logic_Hmh3z4 : X_FF
    generic map(
      LOC => "SLICE_X20Y129",
      INIT => '1'
    )
    port map (
      CE => u_CORTEXM0DS_u_logic_Pu1wx4_inv_0,
      CLK => NlwBufferSignal_u_CORTEXM0DS_u_logic_Hmh3z4_CLK,
      I => NlwBufferSignal_u_CORTEXM0DS_u_logic_Hmh3z4_IN,
      O => u_CORTEXM0DS_u_logic_Hmh3z4_27383,
      SET => u_CORTEXM0DS_u_logic_hreset_n_inv,
      RST => GND
    );
  u_ahb_bridge_u_state_machine_n0034_inv_u_ahb_bridge_u_state_machine_n0034_inv_AMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => u_ahb_bridge_u_state_machine_HREADY_12366,
      O => u_ahb_bridge_u_state_machine_HREADY_0
    );
  u_ahb_bridge_u_state_machine_n0034_inv1 : X_LUT6
    generic map(
      LOC => "SLICE_X20Y127",
      INIT => X"FF55FF55FF55FF55"
    )
    port map (
      ADR4 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR0 => u_ahb_bridge_u_state_machine_present_state_FSM_FFd2_26291,
      ADR3 => u_ahb_bridge_u_state_machine_present_state_FSM_FFd1_26290,
      ADR5 => '1',
      O => u_ahb_bridge_u_state_machine_n0034_inv
    );
  u_ahb_bridge_u_state_machine_Mmux_present_state_1_X_17_o_Mux_9_o11 : X_LUT5
    generic map(
      LOC => "SLICE_X20Y127",
      INIT => X"30FF00FF"
    )
    port map (
      ADR1 => ahbmi_hresp_1_IBUF_0,
      ADR2 => u_ahb_bridge_u_ahbmst_r_active(0),
      ADR4 => ahbmi_hready_IBUF_0,
      ADR0 => '1',
      ADR3 => u_ahb_bridge_u_state_machine_present_state_FSM_FFd1_26290,
      O => u_ahb_bridge_u_state_machine_present_state_1_X_17_o_Mux_9_o
    );
  u_ahb_bridge_u_state_machine_HREADY : X_FF
    generic map(
      LOC => "SLICE_X20Y127",
      INIT => '1'
    )
    port map (
      CE => u_ahb_bridge_u_state_machine_n0034_inv,
      CLK => NlwBufferSignal_u_ahb_bridge_u_state_machine_HREADY_CLK,
      I => u_ahb_bridge_u_state_machine_present_state_1_X_17_o_Mux_9_o,
      O => u_ahb_bridge_u_state_machine_HREADY_12366,
      SET => u_CORTEXM0DS_u_logic_hreset_n_inv,
      RST => GND
    );
  u_CORTEXM0DS_u_logic_Wo03z4 : X_FF
    generic map(
      LOC => "SLICE_X20Y138",
      INIT => '1'
    )
    port map (
      CE => u_CORTEXM0DS_u_logic_Meyvx4_0,
      CLK => NlwBufferSignal_u_CORTEXM0DS_u_logic_Wo03z4_CLK,
      I => NlwBufferSignal_u_CORTEXM0DS_u_logic_Wo03z4_IN,
      O => u_CORTEXM0DS_u_logic_Wo03z4_26236,
      SET => u_CORTEXM0DS_u_logic_hreset_n_inv,
      RST => GND
    );
  u_CORTEXM0DS_u_logic_Re72z4_Ye72z4_AND_6067_o1 : X_LUT6
    generic map(
      LOC => "SLICE_X20Y131",
      INIT => X"20A030F022AA33FF"
    )
    port map (
      ADR5 => u_CORTEXM0DS_u_logic_Hc13z4_26901,
      ADR4 => u_CORTEXM0DS_u_logic_I453z4_26138,
      ADR1 => u_CORTEXM0DS_u_logic_Rek2z4_25995,
      ADR2 => u_CORTEXM0DS_u_logic_Gsc2z4_Nsc2z4_OR_1316_o,
      ADR3 => u_CORTEXM0DS_u_logic_Bf9wx4,
      ADR0 => u_CORTEXM0DS_u_logic_Gsc2z4_Lrc2z4_OR_1319_o,
      O => u_CORTEXM0DS_u_logic_Re72z4_Ye72z4_AND_6067_o1_28938
    );
  u_CORTEXM0DS_u_logic_Rek2z4 : X_FF
    generic map(
      LOC => "SLICE_X20Y131",
      INIT => '1'
    )
    port map (
      CE => u_CORTEXM0DS_u_logic_Pu1wx4_inv_0,
      CLK => NlwBufferSignal_u_CORTEXM0DS_u_logic_Rek2z4_CLK,
      I => NlwBufferSignal_u_CORTEXM0DS_u_logic_Rek2z4_IN,
      O => u_CORTEXM0DS_u_logic_Rek2z4_25995,
      SET => u_CORTEXM0DS_u_logic_hreset_n_inv,
      RST => GND
    );
  u_CORTEXM0DS_u_logic_Izpvx411 : X_LUT6
    generic map(
      LOC => "SLICE_X20Y131",
      INIT => X"0C0C0F0FCCCCFFFF"
    )
    port map (
      ADR0 => '1',
      ADR3 => '1',
      ADR4 => u_CORTEXM0DS_u_logic_Vhk2z4_25996,
      ADR5 => u_CORTEXM0DS_u_logic_Rek2z4_25995,
      ADR2 => u_CORTEXM0DS_u_logic_C51xx4,
      ADR1 => u_CORTEXM0DS_u_logic_Vp52z4_Gl52z4_OR_1177_o,
      O => u_CORTEXM0DS_u_logic_Izpvx41
    );
  u_CORTEXM0DS_u_logic_Eq63z4 : X_FF
    generic map(
      LOC => "SLICE_X20Y136",
      INIT => '1'
    )
    port map (
      CE => u_CORTEXM0DS_u_logic_Ddyvx4_0,
      CLK => NlwBufferSignal_u_CORTEXM0DS_u_logic_Eq63z4_CLK,
      I => NlwBufferSignal_u_CORTEXM0DS_u_logic_Eq63z4_IN,
      O => u_CORTEXM0DS_u_logic_Eq63z4_27048,
      SET => u_CORTEXM0DS_u_logic_hreset_n_inv,
      RST => GND
    );
  u_CORTEXM0DS_u_logic_F473z4 : X_FF
    generic map(
      LOC => "SLICE_X20Y136",
      INIT => '1'
    )
    port map (
      CE => u_CORTEXM0DS_u_logic_Ddyvx4_0,
      CLK => NlwBufferSignal_u_CORTEXM0DS_u_logic_F473z4_CLK,
      I => NlwBufferSignal_u_CORTEXM0DS_u_logic_F473z4_IN,
      O => u_CORTEXM0DS_u_logic_F473z4_25909,
      SET => u_CORTEXM0DS_u_logic_hreset_n_inv,
      RST => GND
    );
  u_CORTEXM0DS_u_logic_N3v2z4_u_CORTEXM0DS_u_logic_N3v2z4_CMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => u_CORTEXM0DS_u_logic_Kqzvx411_12488,
      O => u_CORTEXM0DS_u_logic_Kqzvx411_0
    );
  u_CORTEXM0DS_u_logic_Kqzvx410 : X_MUX2
    generic map(
      LOC => "SLICE_X20Y134"
    )
    port map (
      IA => N1993,
      IB => N1994,
      O => u_CORTEXM0DS_u_logic_Kqzvx411_12488,
      SEL => u_CORTEXM0DS_u_logic_Yaz2z4_25842
    );
  u_CORTEXM0DS_u_logic_Kqzvx410_F : X_LUT6
    generic map(
      LOC => "SLICE_X20Y134",
      INIT => X"E6E6EEEEF6F6FEFE"
    )
    port map (
      ADR3 => '1',
      ADR1 => u_CORTEXM0DS_u_logic_Svk2z4_25841,
      ADR0 => u_CORTEXM0DS_u_logic_T1d3z4_25833,
      ADR2 => u_CORTEXM0DS_u_logic_H3d3z4_25834,
      ADR4 => u_CORTEXM0DS_u_logic_M743z4_26002,
      ADR5 => u_CORTEXM0DS_u_logic_Nz73z4_26001,
      O => N1993
    );
  u_CORTEXM0DS_u_logic_Kqzvx410_G : X_LUT6
    generic map(
      LOC => "SLICE_X20Y134",
      INIT => X"FFCC77CFFFFF77CF"
    )
    port map (
      ADR4 => u_CORTEXM0DS_u_logic_T1d3z4_25833,
      ADR1 => u_CORTEXM0DS_u_logic_H3d3z4_25834,
      ADR5 => u_CORTEXM0DS_u_logic_Csz2z4_26248,
      ADR3 => u_CORTEXM0DS_u_logic_Svk2z4_25841,
      ADR0 => u_CORTEXM0DS_u_logic_Tel2z4_26004,
      ADR2 => u_CORTEXM0DS_u_logic_N3v2z4_26003,
      O => N1994
    );
  u_CORTEXM0DS_u_logic_U7uwx45_SW4 : X_LUT6
    generic map(
      LOC => "SLICE_X20Y134",
      INIT => X"0F0033550FFF3355"
    )
    port map (
      ADR5 => u_CORTEXM0DS_u_logic_Eut2z4_27211,
      ADR1 => u_CORTEXM0DS_u_logic_Edl2z4_27212,
      ADR2 => u_CORTEXM0DS_u_logic_Tel2z4_26004,
      ADR0 => u_CORTEXM0DS_u_logic_N3v2z4_26003,
      ADR3 => u_CORTEXM0DS_u_logic_Sjj2z4_26064,
      ADR4 => u_CORTEXM0DS_u_logic_Fgm2z4_26065,
      O => N1618
    );
  u_CORTEXM0DS_u_logic_N3v2z4 : X_FF
    generic map(
      LOC => "SLICE_X20Y134",
      INIT => '1'
    )
    port map (
      CE => u_CORTEXM0DS_u_logic_Vfyvx4,
      CLK => NlwBufferSignal_u_CORTEXM0DS_u_logic_N3v2z4_CLK,
      I => NlwBufferSignal_u_CORTEXM0DS_u_logic_N3v2z4_IN,
      O => u_CORTEXM0DS_u_logic_N3v2z4_26003,
      SET => u_CORTEXM0DS_u_logic_hreset_n_inv,
      RST => GND
    );
  u_CORTEXM0DS_u_logic_U7uwx45 : X_LUT6
    generic map(
      LOC => "SLICE_X20Y134",
      INIT => X"FFFFFFFFF3F3C0C0"
    )
    port map (
      ADR0 => '1',
      ADR3 => '1',
      ADR5 => u_CORTEXM0DS_u_logic_Rni2z4_26237,
      ADR1 => u_CORTEXM0DS_u_logic_Wzy2z4_26238,
      ADR4 => N1617,
      ADR2 => N1618,
      O => u_CORTEXM0DS_u_logic_U7uwx4
    );
  u_CORTEXM0DS_u_logic_Izpvx44 : X_LUT6
    generic map(
      LOC => "SLICE_X20Y130",
      INIT => X"0055000500FF000F"
    )
    port map (
      ADR1 => '1',
      ADR0 => u_CORTEXM0DS_u_logic_Rek2z4_25995,
      ADR2 => u_CORTEXM0DS_u_logic_Vhk2z4_25996,
      ADR3 => u_CORTEXM0DS_u_logic_Y21xx4,
      ADR5 => u_CORTEXM0DS_u_logic_C51xx4,
      ADR4 => u_CORTEXM0DS_u_logic_Vp52z4_Gl52z4_OR_1177_o,
      O => u_CORTEXM0DS_u_logic_Izpvx47_29462
    );
  u_CORTEXM0DS_u_logic_Izpvx43 : X_LUT6
    generic map(
      LOC => "SLICE_X20Y130",
      INIT => X"F5003000F5F53030"
    )
    port map (
      ADR0 => u_CORTEXM0DS_u_logic_An73z4_25983,
      ADR1 => u_CORTEXM0DS_u_logic_Aru2z4_25984,
      ADR5 => u_CORTEXM0DS_u_logic_Kjk2z4_25985,
      ADR4 => u_CORTEXM0DS_u_logic_Vp52z4_Bm52z4_OR_1172_o,
      ADR2 => u_CORTEXM0DS_u_logic_Op52z4_Zk52z4_OR_1169_o,
      ADR3 => u_CORTEXM0DS_u_logic_Op52z4_Vb52z4_OR_1173_o,
      O => u_CORTEXM0DS_u_logic_Izpvx46
    );
  u_CORTEXM0DS_u_logic_Izpvx45 : X_LUT6
    generic map(
      LOC => "SLICE_X20Y130",
      INIT => X"8C888C8800000000"
    )
    port map (
      ADR4 => '1',
      ADR2 => u_CORTEXM0DS_u_logic_Aez2z4_26009,
      ADR5 => u_CORTEXM0DS_u_logic_Izpvx46,
      ADR3 => u_CORTEXM0DS_u_logic_Izpvx41,
      ADR1 => u_CORTEXM0DS_u_logic_Izpvx42_26010,
      ADR0 => u_CORTEXM0DS_u_logic_Izpvx47_29462,
      O => u_CORTEXM0DS_u_logic_Izpvx48_29460
    );
  u_CORTEXM0DS_u_logic_Aru2z4 : X_FF
    generic map(
      LOC => "SLICE_X20Y130",
      INIT => '1'
    )
    port map (
      CE => u_CORTEXM0DS_u_logic_Vfyvx4,
      CLK => NlwBufferSignal_u_CORTEXM0DS_u_logic_Aru2z4_CLK,
      I => NlwBufferSignal_u_CORTEXM0DS_u_logic_Aru2z4_IN,
      O => u_CORTEXM0DS_u_logic_Aru2z4_25984,
      SET => u_CORTEXM0DS_u_logic_hreset_n_inv,
      RST => GND
    );
  u_CORTEXM0DS_u_logic_Izpvx48 : X_LUT6
    generic map(
      LOC => "SLICE_X20Y130",
      INIT => X"F0F00000F0F02000"
    )
    port map (
      ADR1 => u_CORTEXM0DS_u_logic_An73z4_25983,
      ADR0 => u_CORTEXM0DS_u_logic_Izpvx41,
      ADR2 => u_CORTEXM0DS_u_logic_Izpvx45_26007,
      ADR5 => u_CORTEXM0DS_u_logic_Aru2z4_25984,
      ADR3 => u_CORTEXM0DS_u_logic_Izpvx410,
      ADR4 => u_CORTEXM0DS_u_logic_Izpvx48_29460,
      O => u_CORTEXM0DS_u_logic_Izpvx4
    );
  u_CORTEXM0DS_u_logic_Ec33z4_u_CORTEXM0DS_u_logic_Ec33z4_CMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => u_CORTEXM0DS_u_logic_St0wx48_12443,
      O => u_CORTEXM0DS_u_logic_St0wx48_0
    );
  u_CORTEXM0DS_u_logic_St0wx48 : X_MUX2
    generic map(
      LOC => "SLICE_X20Y133"
    )
    port map (
      IA => N1999,
      IB => N2000,
      O => u_CORTEXM0DS_u_logic_St0wx48_12443,
      SEL => u_CORTEXM0DS_u_logic_Svk2z4_25841
    );
  u_CORTEXM0DS_u_logic_St0wx48_F : X_LUT6
    generic map(
      LOC => "SLICE_X20Y133",
      INIT => X"F5F7F5F7FFF7FFF7"
    )
    port map (
      ADR4 => '1',
      ADR3 => u_CORTEXM0DS_u_logic_T1d3z4_25833,
      ADR5 => u_CORTEXM0DS_u_logic_Ec33z4_29463,
      ADR2 => u_CORTEXM0DS_u_logic_Yaz2z4_25842,
      ADR1 => u_CORTEXM0DS_u_logic_Od83z4_27148,
      ADR0 => u_CORTEXM0DS_u_logic_H3d3z4_25834,
      O => N1999
    );
  u_CORTEXM0DS_u_logic_St0wx48_G : X_LUT6
    generic map(
      LOC => "SLICE_X20Y133",
      INIT => X"30F0F0503FFFFF5F"
    )
    port map (
      ADR2 => u_CORTEXM0DS_u_logic_Yaz2z4_25842,
      ADR4 => u_CORTEXM0DS_u_logic_H3d3z4_25834,
      ADR1 => u_CORTEXM0DS_u_logic_W5p2z4_26221,
      ADR3 => u_CORTEXM0DS_u_logic_T1d3z4_25833,
      ADR0 => u_CORTEXM0DS_u_logic_Psn2z4_27566,
      ADR5 => N1426,
      O => N2000
    );
  u_CORTEXM0DS_u_logic_St0wx48_SW0 : X_LUT6
    generic map(
      LOC => "SLICE_X20Y133",
      INIT => X"D8D8AAAAD8D80000"
    )
    port map (
      ADR3 => '1',
      ADR5 => u_CORTEXM0DS_u_logic_F473z4_25909,
      ADR1 => u_CORTEXM0DS_u_logic_V223z4_26594,
      ADR2 => u_CORTEXM0DS_u_logic_Nl43z4_27236,
      ADR0 => u_CORTEXM0DS_u_logic_H3d3z4_25834,
      ADR4 => u_CORTEXM0DS_u_logic_T1d3z4_25833,
      O => N1426
    );
  u_CORTEXM0DS_u_logic_Ec33z4 : X_FF
    generic map(
      LOC => "SLICE_X20Y133",
      INIT => '1'
    )
    port map (
      CE => u_CORTEXM0DS_u_logic_Ydyvx4_0,
      CLK => NlwBufferSignal_u_CORTEXM0DS_u_logic_Ec33z4_CLK,
      I => NlwBufferSignal_u_CORTEXM0DS_u_logic_Ec33z4_IN,
      O => u_CORTEXM0DS_u_logic_Ec33z4_29463,
      SET => u_CORTEXM0DS_u_logic_hreset_n_inv,
      RST => GND
    );
  u_CORTEXM0DS_u_logic_Qs0wx41 : X_LUT6
    generic map(
      LOC => "SLICE_X20Y133",
      INIT => X"FF5DFFFFFF7FFFFF"
    )
    port map (
      ADR2 => u_CORTEXM0DS_u_logic_Ey03z4_27090,
      ADR0 => u_CORTEXM0DS_u_logic_Rni2z4_26237,
      ADR1 => u_CORTEXM0DS_u_logic_Wzy2z4_26238,
      ADR5 => u_CORTEXM0DS_u_logic_Ec33z4_29463,
      ADR3 => u_CORTEXM0DS_u_logic_Sjj2z4_26064,
      ADR4 => u_CORTEXM0DS_u_logic_Fgm2z4_26065,
      O => u_CORTEXM0DS_u_logic_Qs0wx41_29041
    );
  u_CORTEXM0DS_u_logic_Od83z4 : X_FF
    generic map(
      LOC => "SLICE_X20Y137",
      INIT => '1'
    )
    port map (
      CE => u_CORTEXM0DS_u_logic_Wcyvx4,
      CLK => NlwBufferSignal_u_CORTEXM0DS_u_logic_Od83z4_CLK,
      I => NlwBufferSignal_u_CORTEXM0DS_u_logic_Od83z4_IN,
      O => u_CORTEXM0DS_u_logic_Od83z4_27148,
      SET => u_CORTEXM0DS_u_logic_hreset_n_inv,
      RST => GND
    );
  u_CORTEXM0DS_u_logic_St0wx49 : X_LUT6
    generic map(
      LOC => "SLICE_X20Y132",
      INIT => X"F300F3F351005151"
    )
    port map (
      ADR0 => u_CORTEXM0DS_u_logic_Ey03z4_27090,
      ADR1 => u_CORTEXM0DS_u_logic_F8u2z4_26705,
      ADR4 => u_CORTEXM0DS_u_logic_Arn2z4_27311,
      ADR2 => u_CORTEXM0DS_u_logic_Vp52z4_Zk52z4_OR_1170_o,
      ADR5 => u_CORTEXM0DS_u_logic_Zk52z4_Cc52z4_OR_1168_o,
      ADR3 => u_CORTEXM0DS_u_logic_Op52z4_Vb52z4_OR_1173_o,
      O => u_CORTEXM0DS_u_logic_St0wx49_28714
    );
  u_CORTEXM0DS_u_logic_Ey03z4 : X_FF
    generic map(
      LOC => "SLICE_X20Y132",
      INIT => '1'
    )
    port map (
      CE => u_CORTEXM0DS_u_logic_Meyvx4_0,
      CLK => NlwBufferSignal_u_CORTEXM0DS_u_logic_Ey03z4_CLK,
      I => NlwBufferSignal_u_CORTEXM0DS_u_logic_Ey03z4_IN,
      O => u_CORTEXM0DS_u_logic_Ey03z4_27090,
      SET => u_CORTEXM0DS_u_logic_hreset_n_inv,
      RST => GND
    );
  u_CORTEXM0DS_u_logic_Locvx41 : X_LUT6
    generic map(
      LOC => "SLICE_X20Y128",
      INIT => X"0000000055F0CCF0"
    )
    port map (
      ADR2 => u_CORTEXM0DS_u_logic_Q7j2z4_26245,
      ADR1 => u_CORTEXM0DS_u_logic_Lgi3z4_26246,
      ADR3 => u_CORTEXM0DS_u_logic_Duc2z4,
      ADR0 => u_CORTEXM0DS_u_logic_Nozvx44_26247,
      ADR4 => u_CORTEXM0DS_u_logic_Kuc2z4,
      ADR5 => u_CORTEXM0DS_u_logic_H67wx4_O67wx4_AND_1705_o,
      O => u_CORTEXM0DS_u_logic_Locvx4
    );
  u_CORTEXM0DS_u_logic_Kepwx41 : X_LUT6
    generic map(
      LOC => "SLICE_X21Y110",
      INIT => X"001D331DCC1DFF1D"
    )
    port map (
      ADR0 => u_CORTEXM0DS_u_logic_Duuwx4,
      ADR5 => u_CORTEXM0DS_u_logic_Saqwx4,
      ADR4 => u_CORTEXM0DS_u_logic_N3ywx4,
      ADR2 => u_CORTEXM0DS_u_logic_Cawwx4,
      ADR1 => u_CORTEXM0DS_u_logic_Y5ywx4_0,
      ADR3 => u_CORTEXM0DS_u_logic_D5ywx4,
      O => u_CORTEXM0DS_u_logic_Kepwx4
    );
  u_CORTEXM0DS_u_logic_Bcqwx4_Icqwx4_AND_3543_o1 : X_LUT6
    generic map(
      LOC => "SLICE_X21Y110",
      INIT => X"CFCFC0C0AFA0AFA0"
    )
    port map (
      ADR1 => u_CORTEXM0DS_u_logic_Feqwx4,
      ADR3 => u_CORTEXM0DS_u_logic_Eruwx4,
      ADR0 => u_CORTEXM0DS_u_logic_Fexwx4,
      ADR4 => u_CORTEXM0DS_u_logic_F8wwx4,
      ADR5 => u_CORTEXM0DS_u_logic_Y5ywx4_0,
      ADR2 => u_CORTEXM0DS_u_logic_D5ywx4,
      O => u_CORTEXM0DS_u_logic_Bcqwx4_Icqwx4_AND_3543_o
    );
  u_CORTEXM0DS_u_logic_Mmux_H8qwx411 : X_LUT6
    generic map(
      LOC => "SLICE_X21Y110",
      INIT => X"0C84FCDE8484DEDE"
    )
    port map (
      ADR0 => u_CORTEXM0DS_u_logic_Ark2z4_25827,
      ADR2 => u_CORTEXM0DS_u_logic_Tzxwx4,
      ADR3 => u_CORTEXM0DS_u_logic_M6ywx4,
      ADR5 => u_CORTEXM0DS_u_logic_Y5ywx4_0,
      ADR1 => u_CORTEXM0DS_u_logic_Kepwx4,
      ADR4 => u_CORTEXM0DS_u_logic_Bcqwx4_Icqwx4_AND_3543_o,
      O => u_CORTEXM0DS_u_logic_H8qwx4
    );
  u_CORTEXM0DS_u_logic_Q5nwx4_X5nwx4_AND_3221_o_SW0 : X_LUT6
    generic map(
      LOC => "SLICE_X21Y107",
      INIT => X"FFBBFFFFFCB8FCFC"
    )
    port map (
      ADR1 => u_CORTEXM0DS_u_logic_Aok2z4_25881,
      ADR4 => u_CORTEXM0DS_u_logic_Sgj2z4_25821,
      ADR3 => u_CORTEXM0DS_u_logic_Fij2z4_25819,
      ADR0 => u_CORTEXM0DS_u_logic_Npk2z4_25818,
      ADR2 => u_CORTEXM0DS_u_logic_C3w2z4_28569,
      ADR5 => u_CORTEXM0DS_u_logic_O5t2z4_25820,
      O => N58
    );
  u_CORTEXM0DS_u_logic_Ojnvx41 : X_LUT6
    generic map(
      LOC => "SLICE_X21Y114",
      INIT => X"A0ACA0AFAFAFAFAF"
    )
    port map (
      ADR0 => u_CORTEXM0DS_u_logic_Z7i2z4_26076,
      ADR3 => u_CORTEXM0DS_u_logic_Keqvx4_Ync2z4_AND_6755_o,
      ADR5 => N414_0,
      ADR2 => u_CORTEXM0DS_u_logic_C4pvx4,
      ADR4 => u_CORTEXM0DS_u_logic_Niyvx4_Uiyvx4_AND_982_o3_28592,
      ADR1 => u_CORTEXM0DS_u_logic_B8nwx4_I8nwx4_AND_3224_o1,
      O => u_CORTEXM0DS_u_logic_Ojnvx41_29473
    );
  u_CORTEXM0DS_u_logic_Z7i2z4 : X_FF
    generic map(
      LOC => "SLICE_X21Y114",
      INIT => '1'
    )
    port map (
      CE => VCC,
      CLK => NlwBufferSignal_u_CORTEXM0DS_u_logic_Z7i2z4_CLK,
      I => u_CORTEXM0DS_u_logic_Ojnvx4,
      O => u_CORTEXM0DS_u_logic_Z7i2z4_26076,
      SET => u_CORTEXM0DS_u_logic_hreset_n_inv,
      RST => GND
    );
  u_CORTEXM0DS_u_logic_Ojnvx42 : X_LUT6
    generic map(
      LOC => "SLICE_X21Y114",
      INIT => X"FFFF0000FFFF0004"
    )
    port map (
      ADR1 => u_ahb_bridge_u_state_machine_HREADY_0,
      ADR5 => u_CORTEXM0DS_u_logic_Ffj2z4_25823,
      ADR2 => u_CORTEXM0DS_u_logic_Fij2z4_25819,
      ADR3 => u_CORTEXM0DS_u_logic_Mtqvx4,
      ADR0 => u_CORTEXM0DS_u_logic_O3pvx4,
      ADR4 => u_CORTEXM0DS_u_logic_Ojnvx41_29473,
      O => u_CORTEXM0DS_u_logic_Ojnvx4
    );
  u_CORTEXM0DS_u_logic_S6ovx4_Nlovx4_AND_78_o9 : X_LUT6
    generic map(
      LOC => "SLICE_X21Y116",
      INIT => X"F3F3FFFBFFFFFFFF"
    )
    port map (
      ADR0 => u_CORTEXM0DS_u_logic_Qr42z4_27355,
      ADR3 => u_CORTEXM0DS_u_logic_Mrsvx4,
      ADR4 => u_CORTEXM0DS_u_logic_Lma2z4_Sma2z4_AND_6530_o,
      ADR1 => u_CORTEXM0DS_u_logic_C70wx4,
      ADR5 => u_CORTEXM0DS_u_logic_Y92wx4,
      ADR2 => u_CORTEXM0DS_u_logic_S6ovx4_Nlovx4_AND_78_o8_28937,
      O => u_CORTEXM0DS_u_logic_S6ovx4_Nlovx4_AND_78_o9_28935
    );
  u_CORTEXM0DS_u_logic_Lma2z4_Sma2z4_AND_6530_o3 : X_LUT6
    generic map(
      LOC => "SLICE_X21Y116",
      INIT => X"C0800000C0000000"
    )
    port map (
      ADR0 => N977_0,
      ADR1 => u_CORTEXM0DS_u_logic_Wpsvx4,
      ADR2 => u_CORTEXM0DS_u_logic_Ppsvx4,
      ADR3 => u_CORTEXM0DS_u_logic_Z5pvx41_28932,
      ADR5 => u_CORTEXM0DS_u_logic_Z5pvx45_28933,
      ADR4 => u_CORTEXM0DS_u_logic_Lma2z4_Sma2z4_AND_6530_o2_28934,
      O => u_CORTEXM0DS_u_logic_Lma2z4_Sma2z4_AND_6530_o
    );
  u_CORTEXM0DS_u_logic_C70wx41 : X_LUT6
    generic map(
      LOC => "SLICE_X21Y116",
      INIT => X"002A2A2A003F3F3F"
    )
    port map (
      ADR0 => u_CORTEXM0DS_u_logic_N90wx4,
      ADR4 => u_CORTEXM0DS_u_logic_Mrsvx4,
      ADR5 => u_CORTEXM0DS_u_logic_Gzvvx4,
      ADR1 => u_CORTEXM0DS_u_logic_K1wvx4,
      ADR3 => u_CORTEXM0DS_u_logic_n16534_20_0,
      ADR2 => u_CORTEXM0DS_u_logic_Pri3z4_23_0,
      O => u_CORTEXM0DS_u_logic_C70wx4
    );
  u_CORTEXM0DS_u_logic_Zfh3z4 : X_FF
    generic map(
      LOC => "SLICE_X21Y116",
      INIT => '1'
    )
    port map (
      CE => VCC,
      CLK => NlwBufferSignal_u_CORTEXM0DS_u_logic_Zfh3z4_CLK,
      I => u_CORTEXM0DS_u_logic_Q9kvx4,
      O => u_CORTEXM0DS_u_logic_Zfh3z4_26895,
      SET => u_CORTEXM0DS_u_logic_hreset_n_inv,
      RST => GND
    );
  u_CORTEXM0DS_u_logic_Q9kvx41 : X_LUT6
    generic map(
      LOC => "SLICE_X21Y116",
      INIT => X"7755F7F52200F2F0"
    )
    port map (
      ADR2 => u_CORTEXM0DS_u_logic_H3wvx4_26318,
      ADR4 => u_CORTEXM0DS_u_logic_C70wx4,
      ADR0 => u_CORTEXM0DS_u_logic_Df3wx4,
      ADR5 => u_CORTEXM0DS_u_logic_Zfh3z4_26895,
      ADR3 => u_CORTEXM0DS_u_logic_Nox2z4_26276,
      ADR1 => u_CORTEXM0DS_u_logic_Pxyvx4,
      O => u_CORTEXM0DS_u_logic_Q9kvx4
    );
  u_CORTEXM0DS_u_logic_Djv2z4_u_CORTEXM0DS_u_logic_Djv2z4_BMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => u_CORTEXM0DS_u_logic_Feyvx4,
      O => u_CORTEXM0DS_u_logic_Feyvx4_0
    );
  u_CORTEXM0DS_u_logic_Djv2z4_u_CORTEXM0DS_u_logic_Djv2z4_AMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => u_CORTEXM0DS_u_logic_Vfyvx4_pack_5,
      O => u_CORTEXM0DS_u_logic_Vfyvx4
    );
  u_CORTEXM0DS_u_logic_Djv2z4 : X_FF
    generic map(
      LOC => "SLICE_X21Y118",
      INIT => '1'
    )
    port map (
      CE => u_CORTEXM0DS_u_logic_Vfyvx4,
      CLK => NlwBufferSignal_u_CORTEXM0DS_u_logic_Djv2z4_CLK,
      I => NlwBufferSignal_u_CORTEXM0DS_u_logic_Djv2z4_IN,
      O => u_CORTEXM0DS_u_logic_Djv2z4_27352,
      SET => u_CORTEXM0DS_u_logic_hreset_n_inv,
      RST => GND
    );
  u_CORTEXM0DS_u_logic_Ofyvx41 : X_LUT6
    generic map(
      LOC => "SLICE_X21Y118",
      INIT => X"0300000003000000"
    )
    port map (
      ADR0 => '1',
      ADR3 => u_CORTEXM0DS_u_logic_Ob2wx4_27440,
      ADR2 => u_CORTEXM0DS_u_logic_Vb2wx4_27445,
      ADR4 => u_CORTEXM0DS_u_logic_Xc2wx4_27446,
      ADR1 => u_CORTEXM0DS_u_logic_Xj2wx4_Ek2wx4_AND_1322_o_27447,
      ADR5 => '1',
      O => u_CORTEXM0DS_u_logic_Ofyvx4
    );
  u_CORTEXM0DS_u_logic_Feyvx41 : X_LUT5
    generic map(
      LOC => "SLICE_X21Y118",
      INIT => X"00000030"
    )
    port map (
      ADR0 => '1',
      ADR3 => u_CORTEXM0DS_u_logic_Ob2wx4_27440,
      ADR2 => u_CORTEXM0DS_u_logic_Vb2wx4_27445,
      ADR4 => u_CORTEXM0DS_u_logic_Xc2wx4_27446,
      ADR1 => u_CORTEXM0DS_u_logic_Xj2wx4_Ek2wx4_AND_1322_o_27447,
      O => u_CORTEXM0DS_u_logic_Feyvx4
    );
  u_CORTEXM0DS_u_logic_Teyvx41 : X_LUT6
    generic map(
      LOC => "SLICE_X21Y118",
      INIT => X"0300000003000000"
    )
    port map (
      ADR0 => '1',
      ADR3 => u_CORTEXM0DS_u_logic_Xc2wx4_27446,
      ADR2 => u_CORTEXM0DS_u_logic_Ob2wx4_27440,
      ADR4 => u_CORTEXM0DS_u_logic_Xj2wx4_Ek2wx4_AND_1322_o_27447,
      ADR1 => u_CORTEXM0DS_u_logic_Vb2wx4_27445,
      ADR5 => '1',
      O => u_CORTEXM0DS_u_logic_Teyvx4
    );
  u_CORTEXM0DS_u_logic_Vfyvx41 : X_LUT5
    generic map(
      LOC => "SLICE_X21Y118",
      INIT => X"30000000"
    )
    port map (
      ADR0 => '1',
      ADR3 => u_CORTEXM0DS_u_logic_Xc2wx4_27446,
      ADR2 => u_CORTEXM0DS_u_logic_Ob2wx4_27440,
      ADR4 => u_CORTEXM0DS_u_logic_Xj2wx4_Ek2wx4_AND_1322_o_27447,
      ADR1 => u_CORTEXM0DS_u_logic_Vb2wx4_27445,
      O => u_CORTEXM0DS_u_logic_Vfyvx4_pack_5
    );
  u_CORTEXM0DS_u_logic_E5awx41 : X_LUT6
    generic map(
      LOC => "SLICE_X21Y119",
      INIT => X"DCDCDC50FFDC7350"
    )
    port map (
      ADR1 => u_CORTEXM0DS_u_logic_C3z2z4_26806,
      ADR5 => u_CORTEXM0DS_u_logic_Swy2z4_25980,
      ADR4 => u_CORTEXM0DS_u_logic_H1cwx4,
      ADR3 => u_CORTEXM0DS_u_logic_Y29wx4,
      ADR2 => u_CORTEXM0DS_u_logic_W19wx4,
      ADR0 => u_CORTEXM0DS_u_logic_Wa0wx4,
      O => u_CORTEXM0DS_u_logic_E5awx4
    );
  u_CORTEXM0DS_u_logic_Mmux_Jd8wx411 : X_LUT6
    generic map(
      LOC => "SLICE_X21Y119",
      INIT => X"C0FFF3FF30FFFCFF"
    )
    port map (
      ADR0 => '1',
      ADR1 => u_CORTEXM0DS_u_logic_Wzawx4,
      ADR5 => u_CORTEXM0DS_u_logic_E5awx4,
      ADR2 => u_CORTEXM0DS_u_logic_X8zvx4,
      ADR4 => u_CORTEXM0DS_u_logic_Muawx4,
      ADR3 => u_CORTEXM0DS_u_logic_Fuawx4_26691,
      O => u_CORTEXM0DS_u_logic_Jd8wx4
    );
  u_CORTEXM0DS_u_logic_Wa0wx48 : X_LUT6
    generic map(
      LOC => "SLICE_X21Y119",
      INIT => X"FEDCFEDC00000000"
    )
    port map (
      ADR4 => '1',
      ADR0 => u_CORTEXM0DS_u_logic_H3d3z4_25834,
      ADR3 => u_CORTEXM0DS_u_logic_Wa0wx46_29029,
      ADR2 => u_CORTEXM0DS_u_logic_Wa0wx47_29030,
      ADR1 => u_CORTEXM0DS_u_logic_Wa0wx45_29028,
      ADR5 => u_CORTEXM0DS_u_logic_Wa0wx44_29026,
      O => u_CORTEXM0DS_u_logic_Wa0wx4
    );
  u_CORTEXM0DS_u_logic_M3u2z4 : X_FF
    generic map(
      LOC => "SLICE_X21Y119",
      INIT => '1'
    )
    port map (
      CE => u_CORTEXM0DS_u_logic_Hfyvx4,
      CLK => NlwBufferSignal_u_CORTEXM0DS_u_logic_M3u2z4_CLK,
      I => NlwBufferSignal_u_CORTEXM0DS_u_logic_M3u2z4_IN,
      O => u_CORTEXM0DS_u_logic_M3u2z4_26851,
      SET => u_CORTEXM0DS_u_logic_hreset_n_inv,
      RST => GND
    );
  u_CORTEXM0DS_u_logic_Mxor_E5awx4_B19wx4_XOR_36_o_xo_0_1 : X_LUT6
    generic map(
      LOC => "SLICE_X21Y119",
      INIT => X"0F00F0FFFFFF0000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR5 => N1679,
      ADR4 => u_CORTEXM0DS_u_logic_Wzawx43_26822,
      ADR3 => u_CORTEXM0DS_u_logic_W19wx4,
      ADR2 => u_CORTEXM0DS_u_logic_Wa0wx4,
      O => u_CORTEXM0DS_u_logic_E5awx4_B19wx4_XOR_36_o
    );
  u_CORTEXM0DS_u_logic_Cgf2z41 : X_LUT6
    generic map(
      LOC => "SLICE_X21Y105",
      INIT => X"EFE5EAE04F454A40"
    )
    port map (
      ADR0 => u_CORTEXM0DS_u_logic_Qzq2z4_27681,
      ADR2 => u_CORTEXM0DS_u_logic_Fzl2z4_27730,
      ADR4 => u_CORTEXM0DS_u_logic_Lr9wx4,
      ADR3 => u_CORTEXM0DS_u_logic_Bywwx4,
      ADR1 => u_CORTEXM0DS_u_logic_Svqwx4,
      ADR5 => u_CORTEXM0DS_u_logic_Qxuwx4,
      O => u_CORTEXM0DS_u_logic_Cgf2z4
    );
  u_CORTEXM0DS_u_logic_Bywwx45_SW3 : X_LUT6
    generic map(
      LOC => "SLICE_X21Y105",
      INIT => X"55330F0055330FFF"
    )
    port map (
      ADR5 => u_CORTEXM0DS_u_logic_Spl2z4_26887,
      ADR1 => u_CORTEXM0DS_u_logic_Qml2z4_26886,
      ADR0 => u_CORTEXM0DS_u_logic_Eol2z4_26878,
      ADR2 => u_CORTEXM0DS_u_logic_Gf63z4_26879,
      ADR4 => u_CORTEXM0DS_u_logic_Wzy2z4_26238,
      ADR3 => u_CORTEXM0DS_u_logic_Fgm2z4_26065,
      O => N1445
    );
  u_CORTEXM0DS_u_logic_Eol2z4 : X_FF
    generic map(
      LOC => "SLICE_X21Y105",
      INIT => '1'
    )
    port map (
      CE => u_CORTEXM0DS_u_logic_Afyvx4,
      CLK => NlwBufferSignal_u_CORTEXM0DS_u_logic_Eol2z4_CLK,
      I => NlwBufferSignal_u_CORTEXM0DS_u_logic_Eol2z4_IN,
      O => u_CORTEXM0DS_u_logic_Eol2z4_26878,
      SET => u_CORTEXM0DS_u_logic_hreset_n_inv,
      RST => GND
    );
  u_CORTEXM0DS_u_logic_Bywwx45 : X_LUT6
    generic map(
      LOC => "SLICE_X21Y105",
      INIT => X"FCFFFCCCFCFFFCCC"
    )
    port map (
      ADR0 => '1',
      ADR5 => '1',
      ADR1 => u_CORTEXM0DS_u_logic_Rni2z4_26237,
      ADR3 => u_CORTEXM0DS_u_logic_Sjj2z4_26064,
      ADR4 => N1444,
      ADR2 => N1445,
      O => u_CORTEXM0DS_u_logic_Bywwx4
    );
  u_CORTEXM0DS_u_logic_Mmux_Hr7wx41 : X_LUT6
    generic map(
      LOC => "SLICE_X21Y108",
      INIT => X"AAF0F0F0E2E2F0F0"
    )
    port map (
      ADR4 => u_CORTEXM0DS_u_logic_Fij2z4_25819,
      ADR1 => u_CORTEXM0DS_u_logic_Dp7wx4,
      ADR5 => N40,
      ADR0 => u_CORTEXM0DS_u_logic_U2ewx4,
      ADR3 => u_CORTEXM0DS_u_logic_Xuxwx4,
      ADR2 => u_CORTEXM0DS_u_logic_Cuxwx4,
      O => u_CORTEXM0DS_u_logic_Hr7wx4
    );
  u_CORTEXM0DS_u_logic_Fsxwx4_Msxwx4_AND_4433_o4 : X_LUT6
    generic map(
      LOC => "SLICE_X21Y108",
      INIT => X"030033000F00FF00"
    )
    port map (
      ADR0 => '1',
      ADR2 => ahbmi_hrdata_7_IBUF_0,
      ADR1 => u_CORTEXM0DS_u_logic_L5owx4,
      ADR4 => u_CORTEXM0DS_u_logic_B7owx4,
      ADR3 => u_CORTEXM0DS_u_logic_Fsxwx4_Msxwx4_AND_4433_o3_27756,
      ADR5 => u_CORTEXM0DS_u_logic_Hr7wx4,
      O => u_CORTEXM0DS_u_logic_Fsxwx4_Msxwx4_AND_4433_o
    );
  u_CORTEXM0DS_u_logic_X1ywx4_E2ywx4_AND_4457_o1 : X_LUT6
    generic map(
      LOC => "SLICE_X21Y108",
      INIT => X"FF00CCCCF0F0AAAA"
    )
    port map (
      ADR1 => u_CORTEXM0DS_u_logic_Duuwx4,
      ADR0 => u_CORTEXM0DS_u_logic_Ylbwx4,
      ADR3 => u_CORTEXM0DS_u_logic_N3ywx4,
      ADR5 => u_CORTEXM0DS_u_logic_Y5ywx4_0,
      ADR2 => u_CORTEXM0DS_u_logic_Cawwx4,
      ADR4 => u_CORTEXM0DS_u_logic_Mmux_D5ywx411_26147,
      O => u_CORTEXM0DS_u_logic_X1ywx4_E2ywx4_AND_4457_o
    );
  u_CORTEXM0DS_u_logic_Nl53z4 : X_FF
    generic map(
      LOC => "SLICE_X21Y108",
      INIT => '1'
    )
    port map (
      CE => u_CORTEXM0DS_u_logic_Kdyvx4,
      CLK => NlwBufferSignal_u_CORTEXM0DS_u_logic_Nl53z4_CLK,
      I => NlwBufferSignal_u_CORTEXM0DS_u_logic_Nl53z4_IN,
      O => u_CORTEXM0DS_u_logic_Nl53z4_27094,
      SET => u_CORTEXM0DS_u_logic_hreset_n_inv,
      RST => GND
    );
  u_CORTEXM0DS_u_logic_Cuxwx41 : X_LUT6
    generic map(
      LOC => "SLICE_X21Y108",
      INIT => X"14D705F5505F05F5"
    )
    port map (
      ADR4 => u_CORTEXM0DS_u_logic_Ark2z4_25827,
      ADR1 => u_CORTEXM0DS_u_logic_M6ywx4,
      ADR5 => u_CORTEXM0DS_u_logic_Y5ywx4_0,
      ADR2 => u_CORTEXM0DS_u_logic_Tzxwx4,
      ADR0 => u_CORTEXM0DS_u_logic_U3ywx4_B4ywx4_AND_4463_o,
      ADR3 => u_CORTEXM0DS_u_logic_X1ywx4_E2ywx4_AND_4457_o,
      O => u_CORTEXM0DS_u_logic_Cuxwx4
    );
  u_CORTEXM0DS_u_logic_Ba0wx4_SW0 : X_LUT6
    generic map(
      LOC => "SLICE_X21Y113",
      INIT => X"FFCCFFCC0000FFCC"
    )
    port map (
      ADR0 => '1',
      ADR2 => '1',
      ADR4 => u_CORTEXM0DS_u_logic_W6iwx4,
      ADR1 => u_CORTEXM0DS_u_logic_S9rwx4_Vhvwx4_AND_4177_o,
      ADR3 => u_CORTEXM0DS_u_logic_Dtowx4_Ktowx4_AND_3407_o_26750,
      ADR5 => u_CORTEXM0DS_u_logic_Ujpwx4_Bkpwx4_AND_3462_o,
      O => N14
    );
  u_CORTEXM0DS_u_logic_Mcgvx4_Zm7wx4_AND_4311_o1_SW0 : X_LUT6
    generic map(
      LOC => "SLICE_X21Y113",
      INIT => X"F0F00000F0F00000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR5 => '1',
      ADR3 => '1',
      ADR2 => u_CORTEXM0DS_u_logic_M6ywx4,
      ADR4 => u_CORTEXM0DS_u_logic_Y5ywx4_0,
      O => N1677
    );
  u_CORTEXM0DS_u_logic_S9rwx4_Vhvwx4_AND_4177_o1 : X_LUT6
    generic map(
      LOC => "SLICE_X21Y113",
      INIT => X"FFA2FF0000A20000"
    )
    port map (
      ADR3 => u_CORTEXM0DS_u_logic_R9nwx4,
      ADR0 => u_CORTEXM0DS_u_logic_Nsk2z4_25994,
      ADR4 => u_CORTEXM0DS_u_logic_Tki2z4_25989,
      ADR2 => u_CORTEXM0DS_u_logic_Aok2z4_25881,
      ADR1 => u_CORTEXM0DS_u_logic_Npk2z4_25818,
      ADR5 => u_CORTEXM0DS_u_logic_Bpdwx4,
      O => u_CORTEXM0DS_u_logic_S9rwx4_Vhvwx4_AND_4177_o
    );
  u_CORTEXM0DS_u_logic_Qyc3z4 : X_FF
    generic map(
      LOC => "SLICE_X21Y113",
      INIT => '1'
    )
    port map (
      CE => u_CORTEXM0DS_u_logic_Xppvx4_0,
      CLK => NlwBufferSignal_u_CORTEXM0DS_u_logic_Qyc3z4_CLK,
      I => NlwBufferSignal_u_CORTEXM0DS_u_logic_Qyc3z4_IN,
      O => u_CORTEXM0DS_u_logic_Qyc3z4_27577,
      SET => u_CORTEXM0DS_u_logic_hreset_n_inv,
      RST => GND
    );
  u_CORTEXM0DS_u_logic_Bpdwx41 : X_LUT6
    generic map(
      LOC => "SLICE_X21Y113",
      INIT => X"70FFFFFF7070FFFF"
    )
    port map (
      ADR2 => u_CORTEXM0DS_u_logic_Ark2z4_25827,
      ADR5 => u_CORTEXM0DS_u_logic_Fij2z4_25819,
      ADR1 => u_CORTEXM0DS_u_logic_Tzxwx4,
      ADR0 => N1677,
      ADR4 => u_CORTEXM0DS_u_logic_Dw7wx4,
      ADR3 => u_CORTEXM0DS_u_logic_Ok7wx4,
      O => u_CORTEXM0DS_u_logic_Bpdwx4
    );
  u_CORTEXM0DS_u_logic_Gf63z4 : X_FF
    generic map(
      LOC => "SLICE_X21Y106",
      INIT => '1'
    )
    port map (
      CE => u_CORTEXM0DS_u_logic_Ddyvx4_0,
      CLK => NlwBufferSignal_u_CORTEXM0DS_u_logic_Gf63z4_CLK,
      I => NlwBufferSignal_u_CORTEXM0DS_u_logic_Gf63z4_IN,
      O => u_CORTEXM0DS_u_logic_Gf63z4_26879,
      SET => u_CORTEXM0DS_u_logic_hreset_n_inv,
      RST => GND
    );
  u_CORTEXM0DS_u_logic_R40wx41 : X_LUT6
    generic map(
      LOC => "SLICE_X21Y109",
      INIT => X"11111111FF55FF55"
    )
    port map (
      ADR2 => '1',
      ADR4 => '1',
      ADR0 => u_CORTEXM0DS_u_logic_Hyz2z4_27547,
      ADR5 => u_CORTEXM0DS_u_logic_J5m2z4_26717,
      ADR3 => u_CORTEXM0DS_u_logic_Bm52z4_Cc52z4_OR_1164_o,
      ADR1 => u_CORTEXM0DS_u_logic_C51xx4,
      O => u_CORTEXM0DS_u_logic_R40wx41_29470
    );
  u_CORTEXM0DS_u_logic_R40wx43 : X_LUT6
    generic map(
      LOC => "SLICE_X21Y109",
      INIT => X"A000200000000000"
    )
    port map (
      ADR1 => u_CORTEXM0DS_u_logic_Gf43z4_26938,
      ADR3 => u_CORTEXM0DS_u_logic_R40wx44_28889,
      ADR5 => u_CORTEXM0DS_u_logic_R40wx43_26981,
      ADR4 => u_CORTEXM0DS_u_logic_Sk52z4_Vb52z4_OR_1167_o,
      ADR0 => u_CORTEXM0DS_u_logic_R40wx42_26979,
      ADR2 => u_CORTEXM0DS_u_logic_R40wx41_29470,
      O => u_CORTEXM0DS_u_logic_R40wx45_26973
    );
  u_CORTEXM0DS_u_logic_C51xx41 : X_LUT6
    generic map(
      LOC => "SLICE_X21Y109",
      INIT => X"000000000000C000"
    )
    port map (
      ADR0 => '1',
      ADR4 => u_CORTEXM0DS_u_logic_M1j2z4_26013,
      ADR1 => u_CORTEXM0DS_u_logic_Svk2z4_3_26136,
      ADR5 => u_CORTEXM0DS_u_logic_H3d3z4_1_26135,
      ADR3 => u_CORTEXM0DS_u_logic_Yaz2z4_3_26134,
      ADR2 => u_CORTEXM0DS_u_logic_T1d3z4_25833,
      O => u_CORTEXM0DS_u_logic_C51xx4
    );
  u_CORTEXM0DS_u_logic_J5m2z4 : X_FF
    generic map(
      LOC => "SLICE_X21Y109",
      INIT => '1'
    )
    port map (
      CE => u_CORTEXM0DS_u_logic_Pu1wx4_inv_0,
      CLK => NlwBufferSignal_u_CORTEXM0DS_u_logic_J5m2z4_CLK,
      I => NlwBufferSignal_u_CORTEXM0DS_u_logic_J5m2z4_IN,
      O => u_CORTEXM0DS_u_logic_J5m2z4_26717,
      SET => u_CORTEXM0DS_u_logic_hreset_n_inv,
      RST => GND
    );
  u_CORTEXM0DS_u_logic_Hc1wx44 : X_LUT6
    generic map(
      LOC => "SLICE_X21Y109",
      INIT => X"103050F0113355FF"
    )
    port map (
      ADR1 => u_CORTEXM0DS_u_logic_O2g3z4_26765,
      ADR0 => u_CORTEXM0DS_u_logic_Z0g3z4_26684,
      ADR5 => u_CORTEXM0DS_u_logic_Na73z4_27060,
      ADR2 => u_CORTEXM0DS_u_logic_Op52z4_Gl52z4_OR_1175_o,
      ADR4 => u_CORTEXM0DS_u_logic_Y21xx4,
      ADR3 => u_CORTEXM0DS_u_logic_C51xx4,
      O => u_CORTEXM0DS_u_logic_Hc1wx44_28824
    );
  u_CORTEXM0DS_u_logic_Snd3z4 : X_FF
    generic map(
      LOC => "SLICE_X21Y111",
      INIT => '1'
    )
    port map (
      CE => u_CORTEXM0DS_u_logic_Xppvx4_0,
      CLK => NlwBufferSignal_u_CORTEXM0DS_u_logic_Snd3z4_CLK,
      I => NlwBufferSignal_u_CORTEXM0DS_u_logic_Snd3z4_IN,
      O => u_CORTEXM0DS_u_logic_Snd3z4_26974,
      SET => u_CORTEXM0DS_u_logic_hreset_n_inv,
      RST => GND
    );
  u_CORTEXM0DS_u_logic_Tanwx4_Abnwx4_AND_3231_o_SW0 : X_LUT6
    generic map(
      LOC => "SLICE_X21Y111",
      INIT => X"FF01F101FF011111"
    )
    port map (
      ADR3 => u_CORTEXM0DS_u_logic_Ffj2z4_25823,
      ADR5 => u_CORTEXM0DS_u_logic_Fij2z4_25819,
      ADR2 => u_CORTEXM0DS_u_logic_Aok2z4_25881,
      ADR4 => u_CORTEXM0DS_u_logic_Npk2z4_25818,
      ADR0 => u_CORTEXM0DS_u_logic_Wxp2z4_27554,
      ADR1 => u_CORTEXM0DS_u_logic_C3w2z4_28569,
      O => N116
    );
  u_CORTEXM0DS_u_logic_Zhxwx4_Gixwx4_AND_4403_o : X_LUT6
    generic map(
      LOC => "SLICE_X21Y112",
      INIT => X"FDFE0D0EF8F40804"
    )
    port map (
      ADR0 => u_CORTEXM0DS_u_logic_Ark2z4_25827,
      ADR5 => u_CORTEXM0DS_u_logic_Dmvwx4,
      ADR1 => u_CORTEXM0DS_u_logic_G4qwx4,
      ADR2 => u_CORTEXM0DS_u_logic_Y5ywx4_0,
      ADR3 => u_CORTEXM0DS_u_logic_M6ywx4,
      ADR4 => N112,
      O => u_CORTEXM0DS_u_logic_Zhxwx4_Gixwx4_AND_4403_o_26587
    );
  u_CORTEXM0DS_u_logic_Zhxwx4_Gixwx4_AND_4403_o_SW0 : X_LUT6
    generic map(
      LOC => "SLICE_X21Y112",
      INIT => X"FF778800FF708F00"
    )
    port map (
      ADR0 => u_CORTEXM0DS_u_logic_Fzl2z4_27730,
      ADR5 => u_CORTEXM0DS_u_logic_Bxxwx4,
      ADR1 => u_CORTEXM0DS_u_logic_Hnwwx4,
      ADR2 => u_CORTEXM0DS_u_logic_V7ywx4,
      ADR4 => u_CORTEXM0DS_u_logic_Bjxwx4,
      ADR3 => u_CORTEXM0DS_u_logic_D9uwx4,
      O => N112
    );
  u_CORTEXM0DS_u_logic_Ok7wx43 : X_LUT6
    generic map(
      LOC => "SLICE_X21Y112",
      INIT => X"FFFFFFFEFFFFFFFF"
    )
    port map (
      ADR0 => u_CORTEXM0DS_u_logic_Uup2z4_25965,
      ADR1 => u_CORTEXM0DS_u_logic_Qzq2z4_27681,
      ADR3 => u_CORTEXM0DS_u_logic_Zcn2z4_26468,
      ADR2 => u_CORTEXM0DS_u_logic_Fzl2z4_27730,
      ADR4 => u_CORTEXM0DS_u_logic_Cyq2z4_26532,
      ADR5 => u_CORTEXM0DS_u_logic_Hnwwx4,
      O => u_CORTEXM0DS_u_logic_Ok7wx45_29025
    );
  u_CORTEXM0DS_u_logic_Imu2z4 : X_FF
    generic map(
      LOC => "SLICE_X21Y112",
      INIT => '1'
    )
    port map (
      CE => u_CORTEXM0DS_u_logic_Hfyvx4,
      CLK => NlwBufferSignal_u_CORTEXM0DS_u_logic_Imu2z4_CLK,
      I => NlwBufferSignal_u_CORTEXM0DS_u_logic_Imu2z4_IN,
      O => u_CORTEXM0DS_u_logic_Imu2z4_27461,
      SET => u_CORTEXM0DS_u_logic_hreset_n_inv,
      RST => GND
    );
  u_CORTEXM0DS_u_logic_Hnwwx41 : X_LUT6
    generic map(
      LOC => "SLICE_X21Y112",
      INIT => X"0F0F000000000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR3 => '1',
      ADR5 => u_CORTEXM0DS_u_logic_Wai2z4_25867,
      ADR4 => u_CORTEXM0DS_u_logic_Sgj2z4_25821,
      ADR2 => u_CORTEXM0DS_u_logic_Aok2z4_25881,
      O => u_CORTEXM0DS_u_logic_Hnwwx4
    );
  u_CORTEXM0DS_u_logic_Pjqwx45_SW0 : X_LUT6
    generic map(
      LOC => "SLICE_X21Y115",
      INIT => X"2205770522AF77AF"
    )
    port map (
      ADR1 => u_CORTEXM0DS_u_logic_Rhu2z4_27134,
      ADR2 => u_CORTEXM0DS_u_logic_Gt93z4_27135,
      ADR5 => u_CORTEXM0DS_u_logic_Arv2z4_27136,
      ADR4 => u_CORTEXM0DS_u_logic_An83z4_26912,
      ADR0 => u_CORTEXM0DS_u_logic_Wzy2z4_26238,
      ADR3 => u_CORTEXM0DS_u_logic_Fgm2z4_26065,
      O => N1338
    );
  u_CORTEXM0DS_u_logic_Mmux_Z78wx4144 : X_LUT6
    generic map(
      LOC => "SLICE_X21Y123",
      INIT => X"F000FFFFF000F000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => u_CORTEXM0DS_u_logic_Dih2z4,
      ADR4 => u_CORTEXM0DS_u_logic_Mgawx4_B19wx4_XOR_43_o,
      ADR5 => u_CORTEXM0DS_u_logic_C61wx4,
      ADR3 => u_CORTEXM0DS_u_logic_Q8zvx4,
      O => u_CORTEXM0DS_u_logic_Mmux_Z78wx4145
    );
  u_CORTEXM0DS_u_logic_Q8zvx45 : X_LUT6
    generic map(
      LOC => "SLICE_X21Y123",
      INIT => X"20002F0F20F02FFF"
    )
    port map (
      ADR4 => u_CORTEXM0DS_u_logic_Cqo2z4_26561,
      ADR5 => u_CORTEXM0DS_u_logic_Rhi2z4_27672,
      ADR0 => u_CORTEXM0DS_u_logic_Saqwx4,
      ADR2 => u_CORTEXM0DS_u_logic_Duc2z4,
      ADR1 => N1080,
      ADR3 => u_CORTEXM0DS_u_logic_Kuc2z4,
      O => u_CORTEXM0DS_u_logic_Q8zvx4
    );
  u_CORTEXM0DS_u_logic_Q8zvx41 : X_LUT6
    generic map(
      LOC => "SLICE_X21Y123",
      INIT => X"F0FF505530331011"
    )
    port map (
      ADR1 => u_CORTEXM0DS_u_logic_E143z4_28800,
      ADR0 => u_CORTEXM0DS_u_logic_Vr23z4_27436,
      ADR3 => u_CORTEXM0DS_u_logic_Na53z4_27053,
      ADR4 => u_CORTEXM0DS_u_logic_Gsc2z4_Erc2z4_OR_1317_o,
      ADR5 => u_CORTEXM0DS_u_logic_Gsc2z4_Ptc2z4_OR_1318_o,
      ADR2 => u_CORTEXM0DS_u_logic_Gsc2z4_Lrc2z4_OR_1319_o,
      O => u_CORTEXM0DS_u_logic_Q8zvx41_29477
    );
  u_CORTEXM0DS_u_logic_Vr23z4 : X_FF
    generic map(
      LOC => "SLICE_X21Y123",
      INIT => '1'
    )
    port map (
      CE => u_CORTEXM0DS_u_logic_Ydyvx4_0,
      CLK => NlwBufferSignal_u_CORTEXM0DS_u_logic_Vr23z4_CLK,
      I => NlwBufferSignal_u_CORTEXM0DS_u_logic_Vr23z4_IN,
      O => u_CORTEXM0DS_u_logic_Vr23z4_27436,
      SET => u_CORTEXM0DS_u_logic_hreset_n_inv,
      RST => GND
    );
  u_CORTEXM0DS_u_logic_Q8zvx45_SW0_SW0 : X_LUT6
    generic map(
      LOC => "SLICE_X21Y123",
      INIT => X"EAFFFFFFC0FFFFFF"
    )
    port map (
      ADR2 => u_CORTEXM0DS_u_logic_Cai3z4_27103,
      ADR0 => u_CORTEXM0DS_u_logic_N8i3z4_26856,
      ADR1 => u_CORTEXM0DS_u_logic_Ue9wx4,
      ADR5 => u_CORTEXM0DS_u_logic_Bf9wx4,
      ADR3 => u_CORTEXM0DS_u_logic_Q8zvx43_28990,
      ADR4 => u_CORTEXM0DS_u_logic_Q8zvx41_29477,
      O => N1080
    );
  u_CORTEXM0DS_u_logic_Eun2z4 : X_FF
    generic map(
      LOC => "SLICE_X21Y136",
      INIT => '1'
    )
    port map (
      CE => u_CORTEXM0DS_u_logic_Afyvx4,
      CLK => NlwBufferSignal_u_CORTEXM0DS_u_logic_Eun2z4_CLK,
      I => NlwBufferSignal_u_CORTEXM0DS_u_logic_Eun2z4_IN,
      O => u_CORTEXM0DS_u_logic_Eun2z4_27429,
      SET => u_CORTEXM0DS_u_logic_hreset_n_inv,
      RST => GND
    );
  u_CORTEXM0DS_u_logic_Zu33z4 : X_FF
    generic map(
      LOC => "SLICE_X21Y135",
      INIT => '1'
    )
    port map (
      CE => u_CORTEXM0DS_u_logic_Rdyvx4_0,
      CLK => NlwBufferSignal_u_CORTEXM0DS_u_logic_Zu33z4_CLK,
      I => NlwBufferSignal_u_CORTEXM0DS_u_logic_Zu33z4_IN,
      O => u_CORTEXM0DS_u_logic_Zu33z4_27517,
      SET => u_CORTEXM0DS_u_logic_hreset_n_inv,
      RST => GND
    );
  u_CORTEXM0DS_u_logic_Uo13z4 : X_FF
    generic map(
      LOC => "SLICE_X21Y137",
      INIT => '1'
    )
    port map (
      CE => u_CORTEXM0DS_u_logic_Feyvx4_0,
      CLK => NlwBufferSignal_u_CORTEXM0DS_u_logic_Uo13z4_CLK,
      I => NlwBufferSignal_u_CORTEXM0DS_u_logic_Uo13z4_IN,
      O => u_CORTEXM0DS_u_logic_Uo13z4_26242,
      SET => u_CORTEXM0DS_u_logic_hreset_n_inv,
      RST => GND
    );
  u_CORTEXM0DS_u_logic_Nozvx43 : X_LUT6
    generic map(
      LOC => "SLICE_X21Y132",
      INIT => X"FF550F0533110301"
    )
    port map (
      ADR1 => u_CORTEXM0DS_u_logic_Uo13z4_26242,
      ADR2 => u_CORTEXM0DS_u_logic_Vg53z4_26011,
      ADR0 => u_CORTEXM0DS_u_logic_M743z4_26002,
      ADR5 => u_CORTEXM0DS_u_logic_Gsc2z4_Nsc2z4_OR_1316_o,
      ADR3 => u_CORTEXM0DS_u_logic_Gsc2z4_Ptc2z4_OR_1318_o,
      ADR4 => u_CORTEXM0DS_u_logic_Gsc2z4_Lrc2z4_OR_1319_o,
      O => u_CORTEXM0DS_u_logic_Nozvx43_29480
    );
  u_CORTEXM0DS_u_logic_Nozvx42 : X_LUT6
    generic map(
      LOC => "SLICE_X21Y132",
      INIT => X"003F003F3F3F3F3F"
    )
    port map (
      ADR0 => '1',
      ADR4 => '1',
      ADR5 => u_CORTEXM0DS_u_logic_Igl2z4_26239,
      ADR1 => u_CORTEXM0DS_u_logic_Xhl2z4_26012,
      ADR2 => u_CORTEXM0DS_u_logic_Ue9wx4,
      ADR3 => u_CORTEXM0DS_u_logic_Bf9wx4,
      O => u_CORTEXM0DS_u_logic_Nozvx42_29479
    );
  u_CORTEXM0DS_u_logic_Nozvx44 : X_LUT6
    generic map(
      LOC => "SLICE_X21Y132",
      INIT => X"C000400000000000"
    )
    port map (
      ADR0 => u_CORTEXM0DS_u_logic_Csz2z4_26248,
      ADR2 => u_CORTEXM0DS_u_logic_Nozvx41_26235,
      ADR4 => u_CORTEXM0DS_u_logic_Lrc2z4_Tja2z4_OR_1315_o,
      ADR5 => u_CORTEXM0DS_u_logic_U7uwx4,
      ADR3 => u_CORTEXM0DS_u_logic_Nozvx42_29479,
      ADR1 => u_CORTEXM0DS_u_logic_Nozvx43_29480,
      O => u_CORTEXM0DS_u_logic_Nozvx44_26247
    );
  u_CORTEXM0DS_u_logic_M743z4 : X_FF
    generic map(
      LOC => "SLICE_X21Y132",
      INIT => '1'
    )
    port map (
      CE => u_CORTEXM0DS_u_logic_Rdyvx4_0,
      CLK => NlwBufferSignal_u_CORTEXM0DS_u_logic_M743z4_CLK,
      I => NlwBufferSignal_u_CORTEXM0DS_u_logic_M743z4_IN,
      O => u_CORTEXM0DS_u_logic_M743z4_26002,
      SET => u_CORTEXM0DS_u_logic_hreset_n_inv,
      RST => GND
    );
  u_CORTEXM0DS_u_logic_Nozvx45 : X_LUT6
    generic map(
      LOC => "SLICE_X21Y132",
      INIT => X"F3030303F3F303F3"
    )
    port map (
      ADR0 => '1',
      ADR1 => u_CORTEXM0DS_u_logic_Q7j2z4_26245,
      ADR5 => u_CORTEXM0DS_u_logic_Lgi3z4_26246,
      ADR2 => u_CORTEXM0DS_u_logic_Duc2z4,
      ADR4 => u_CORTEXM0DS_u_logic_Nozvx44_26247,
      ADR3 => u_CORTEXM0DS_u_logic_Kuc2z4,
      O => u_CORTEXM0DS_u_logic_Nozvx4
    );
  u_CORTEXM0DS_u_logic_Td33z4 : X_FF
    generic map(
      LOC => "SLICE_X21Y120",
      INIT => '1'
    )
    port map (
      CE => u_CORTEXM0DS_u_logic_Ydyvx4_0,
      CLK => NlwBufferSignal_u_CORTEXM0DS_u_logic_Td33z4_CLK,
      I => NlwBufferSignal_u_CORTEXM0DS_u_logic_Td33z4_IN,
      O => u_CORTEXM0DS_u_logic_Td33z4_27276,
      SET => u_CORTEXM0DS_u_logic_hreset_n_inv,
      RST => GND
    );
  u_CORTEXM0DS_u_logic_Hy0wx41 : X_LUT6
    generic map(
      LOC => "SLICE_X21Y120",
      INIT => X"FFFF4FFFFFFF7FFF"
    )
    port map (
      ADR0 => u_CORTEXM0DS_u_logic_Tz03z4_27465,
      ADR2 => u_CORTEXM0DS_u_logic_Rni2z4_26237,
      ADR1 => u_CORTEXM0DS_u_logic_Wzy2z4_26238,
      ADR5 => u_CORTEXM0DS_u_logic_Td33z4_27276,
      ADR4 => u_CORTEXM0DS_u_logic_Sjj2z4_26064,
      ADR3 => u_CORTEXM0DS_u_logic_Fgm2z4_26065,
      O => u_CORTEXM0DS_u_logic_Hy0wx41_29017
    );
  u_CORTEXM0DS_u_logic_N90wx45 : X_LUT6
    generic map(
      LOC => "SLICE_X21Y120",
      INIT => X"0C0C00FF55555555"
    )
    port map (
      ADR3 => u_CORTEXM0DS_u_logic_Zfh3z4_26895,
      ADR0 => u_CORTEXM0DS_u_logic_Llq2z4_25860,
      ADR1 => u_CORTEXM0DS_u_logic_G4qwx4,
      ADR5 => u_CORTEXM0DS_u_logic_Duc2z4,
      ADR2 => N549,
      ADR4 => u_CORTEXM0DS_u_logic_Kuc2z4,
      O => u_CORTEXM0DS_u_logic_N90wx4
    );
  u_CORTEXM0DS_u_logic_Mmux_Kih2z411 : X_LUT6
    generic map(
      LOC => "SLICE_X21Y120",
      INIT => X"555555555AAA5666"
    )
    port map (
      ADR2 => u_CORTEXM0DS_u_logic_C3z2z4_26806,
      ADR5 => u_CORTEXM0DS_u_logic_Bx9vx4_H1cwx4_AND_2232_o,
      ADR3 => u_CORTEXM0DS_u_logic_Y29wx4,
      ADR1 => u_CORTEXM0DS_u_logic_W19wx4,
      ADR0 => u_CORTEXM0DS_u_logic_Wzawx4,
      ADR4 => u_CORTEXM0DS_u_logic_Rtpvx4,
      O => u_CORTEXM0DS_u_logic_Kih2z4
    );
  u_CORTEXM0DS_u_logic_H1qwx45_SW2 : X_LUT6
    generic map(
      LOC => "SLICE_X21Y133",
      INIT => X"001DCC1D331DFF1D"
    )
    port map (
      ADR0 => u_CORTEXM0DS_u_logic_Arn2z4_27311,
      ADR2 => u_CORTEXM0DS_u_logic_Psn2z4_27566,
      ADR4 => u_CORTEXM0DS_u_logic_Eun2z4_27429,
      ADR5 => u_CORTEXM0DS_u_logic_F473z4_25909,
      ADR1 => u_CORTEXM0DS_u_logic_Wzy2z4_26238,
      ADR3 => u_CORTEXM0DS_u_logic_Fgm2z4_26065,
      O => N1359
    );
  u_CORTEXM0DS_u_logic_Arn2z4 : X_FF
    generic map(
      LOC => "SLICE_X21Y133",
      INIT => '1'
    )
    port map (
      CE => u_CORTEXM0DS_u_logic_Siqvx4,
      CLK => NlwBufferSignal_u_CORTEXM0DS_u_logic_Arn2z4_CLK,
      I => NlwBufferSignal_u_CORTEXM0DS_u_logic_Arn2z4_IN,
      O => u_CORTEXM0DS_u_logic_Arn2z4_27311,
      SET => u_CORTEXM0DS_u_logic_hreset_n_inv,
      RST => GND
    );
  u_CORTEXM0DS_u_logic_H1qwx45 : X_LUT6
    generic map(
      LOC => "SLICE_X21Y133",
      INIT => X"FFEEFFEEAAEEAAEE"
    )
    port map (
      ADR2 => '1',
      ADR4 => '1',
      ADR0 => u_CORTEXM0DS_u_logic_Rni2z4_26237,
      ADR3 => u_CORTEXM0DS_u_logic_Sjj2z4_26064,
      ADR1 => N1358,
      ADR5 => N1359,
      O => u_CORTEXM0DS_u_logic_H1qwx4
    );
  u_CORTEXM0DS_u_logic_H1qwx45_SW1 : X_LUT6
    generic map(
      LOC => "SLICE_X21Y133",
      INIT => X"55550F0F00FF3333"
    )
    port map (
      ADR1 => u_CORTEXM0DS_u_logic_Fi93z4_26987,
      ADR2 => u_CORTEXM0DS_u_logic_Ohv2z4_27501,
      ADR0 => u_CORTEXM0DS_u_logic_F8u2z4_26705,
      ADR3 => u_CORTEXM0DS_u_logic_Od83z4_27148,
      ADR5 => u_CORTEXM0DS_u_logic_Wzy2z4_26238,
      ADR4 => u_CORTEXM0DS_u_logic_Fgm2z4_26065,
      O => N1358
    );
  u_CORTEXM0DS_u_logic_N8i3z4 : X_FF
    generic map(
      LOC => "SLICE_X21Y124",
      INIT => '1'
    )
    port map (
      CE => u_CORTEXM0DS_u_logic_Pu1wx4_inv_0,
      CLK => NlwBufferSignal_u_CORTEXM0DS_u_logic_N8i3z4_CLK,
      I => NlwBufferSignal_u_CORTEXM0DS_u_logic_N8i3z4_IN,
      O => u_CORTEXM0DS_u_logic_N8i3z4_26856,
      SET => u_CORTEXM0DS_u_logic_hreset_n_inv,
      RST => GND
    );
  u_CORTEXM0DS_u_logic_Re72z4_Ye72z4_AND_6067_o5 : X_LUT6
    generic map(
      LOC => "SLICE_X21Y129",
      INIT => X"A0AA000AF5FF555F"
    )
    port map (
      ADR1 => '1',
      ADR5 => u_CORTEXM0DS_u_logic_Hak2z4_26357,
      ADR3 => u_CORTEXM0DS_u_logic_Ohh3z4_26358,
      ADR0 => u_CORTEXM0DS_u_logic_Duc2z4,
      ADR4 => u_CORTEXM0DS_u_logic_Re72z4_Ye72z4_AND_6067_o4_26359,
      ADR2 => u_CORTEXM0DS_u_logic_Kuc2z4,
      O => u_CORTEXM0DS_u_logic_Re72z4_Ye72z4_AND_6067_o
    );
  u_CORTEXM0DS_u_logic_Re72z4_Ye72z4_AND_6067_o4 : X_LUT6
    generic map(
      LOC => "SLICE_X21Y129",
      INIT => X"0088000000080000"
    )
    port map (
      ADR2 => u_CORTEXM0DS_u_logic_Tiz2z4_27548,
      ADR0 => u_CORTEXM0DS_u_logic_Re72z4_Ye72z4_AND_6067_o3_28939,
      ADR5 => u_CORTEXM0DS_u_logic_Lrc2z4_Tja2z4_OR_1315_o,
      ADR1 => u_CORTEXM0DS_u_logic_F8wwx4,
      ADR3 => N955,
      ADR4 => u_CORTEXM0DS_u_logic_Re72z4_Ye72z4_AND_6067_o1_28938,
      O => u_CORTEXM0DS_u_logic_Re72z4_Ye72z4_AND_6067_o4_26359
    );
  u_CORTEXM0DS_u_logic_F8wwx45_SW3 : X_LUT6
    generic map(
      LOC => "SLICE_X21Y129",
      INIT => X"11BB11BB0505AFAF"
    )
    port map (
      ADR4 => u_CORTEXM0DS_u_logic_Ggk2z4_27309,
      ADR1 => u_CORTEXM0DS_u_logic_Rd63z4_27250,
      ADR2 => u_CORTEXM0DS_u_logic_Kjk2z4_25985,
      ADR3 => u_CORTEXM0DS_u_logic_Vhk2z4_25996,
      ADR0 => u_CORTEXM0DS_u_logic_Wzy2z4_26238,
      ADR5 => u_CORTEXM0DS_u_logic_Fgm2z4_26065,
      O => N1324
    );
  u_CORTEXM0DS_u_logic_Kjk2z4 : X_FF
    generic map(
      LOC => "SLICE_X21Y129",
      INIT => '1'
    )
    port map (
      CE => u_CORTEXM0DS_u_logic_Siqvx4,
      CLK => NlwBufferSignal_u_CORTEXM0DS_u_logic_Kjk2z4_CLK,
      I => NlwBufferSignal_u_CORTEXM0DS_u_logic_Kjk2z4_IN,
      O => u_CORTEXM0DS_u_logic_Kjk2z4_25985,
      SET => u_CORTEXM0DS_u_logic_hreset_n_inv,
      RST => GND
    );
  u_CORTEXM0DS_u_logic_F8wwx45 : X_LUT6
    generic map(
      LOC => "SLICE_X21Y129",
      INIT => X"FFFFFF00FFAAFFAA"
    )
    port map (
      ADR2 => '1',
      ADR1 => '1',
      ADR3 => u_CORTEXM0DS_u_logic_Rni2z4_26237,
      ADR5 => u_CORTEXM0DS_u_logic_Sjj2z4_26064,
      ADR0 => N1323,
      ADR4 => N1324,
      O => u_CORTEXM0DS_u_logic_F8wwx4
    );
  u_CORTEXM0DS_u_logic_Izpvx46_SW0 : X_LUT6
    generic map(
      LOC => "SLICE_X21Y131",
      INIT => X"77F755F533F300F0"
    )
    port map (
      ADR4 => u_CORTEXM0DS_u_logic_Tiz2z4_27548,
      ADR2 => u_CORTEXM0DS_u_logic_I453z4_26138,
      ADR5 => u_CORTEXM0DS_u_logic_Zu33z4_27517,
      ADR3 => u_CORTEXM0DS_u_logic_Sk52z4_Bm52z4_OR_1166_o,
      ADR0 => u_CORTEXM0DS_u_logic_Sk52z4_Vb52z4_OR_1167_o,
      ADR1 => u_CORTEXM0DS_u_logic_Bm52z4_Cc52z4_OR_1164_o,
      O => N747
    );
  u_CORTEXM0DS_u_logic_Izpvx47 : X_LUT6
    generic map(
      LOC => "SLICE_X21Y131",
      INIT => X"0C0DDDDD00050005"
    )
    port map (
      ADR0 => u_CORTEXM0DS_u_logic_Kjk2z4_25985,
      ADR2 => u_CORTEXM0DS_u_logic_Aez2z4_26009,
      ADR1 => u_CORTEXM0DS_u_logic_Op52z4_Vb52z4_OR_1173_o,
      ADR4 => u_CORTEXM0DS_u_logic_Y21xx4,
      ADR3 => N747,
      ADR5 => u_CORTEXM0DS_u_logic_Izpvx42_26010,
      O => u_CORTEXM0DS_u_logic_Izpvx410
    );
  u_CORTEXM0DS_u_logic_I453z4 : X_FF
    generic map(
      LOC => "SLICE_X21Y131",
      INIT => '1'
    )
    port map (
      CE => u_CORTEXM0DS_u_logic_Kdyvx4,
      CLK => NlwBufferSignal_u_CORTEXM0DS_u_logic_I453z4_CLK,
      I => NlwBufferSignal_u_CORTEXM0DS_u_logic_I453z4_IN,
      O => u_CORTEXM0DS_u_logic_I453z4_26138,
      SET => u_CORTEXM0DS_u_logic_hreset_n_inv,
      RST => GND
    );
  u_CORTEXM0DS_u_logic_Izpvx421 : X_LUT6
    generic map(
      LOC => "SLICE_X21Y131",
      INIT => X"8CAF00008CAF8CAF"
    )
    port map (
      ADR3 => u_CORTEXM0DS_u_logic_Zu33z4_27517,
      ADR2 => u_CORTEXM0DS_u_logic_Tiz2z4_27548,
      ADR4 => u_CORTEXM0DS_u_logic_Sk52z4_Bm52z4_OR_1166_o,
      ADR5 => u_CORTEXM0DS_u_logic_I453z4_26138,
      ADR1 => u_CORTEXM0DS_u_logic_Sk52z4_Vb52z4_OR_1167_o,
      ADR0 => u_CORTEXM0DS_u_logic_Bm52z4_Cc52z4_OR_1164_o,
      O => u_CORTEXM0DS_u_logic_Izpvx42_26010
    );
  u_CORTEXM0DS_u_logic_Y5zvx41 : X_LUT6
    generic map(
      LOC => "SLICE_X21Y122",
      INIT => X"1101330301010303"
    )
    port map (
      ADR0 => u_CORTEXM0DS_u_logic_Gci2z4_27646,
      ADR1 => u_CORTEXM0DS_u_logic_Bpzvx4,
      ADR2 => u_CORTEXM0DS_u_logic_Xd8wx4,
      ADR5 => u_CORTEXM0DS_u_logic_Nd3wx46_28554,
      ADR4 => u_CORTEXM0DS_u_logic_Ymawx4,
      ADR3 => u_CORTEXM0DS_u_logic_Nd3wx49_28553,
      O => u_CORTEXM0DS_u_logic_Y5zvx41_28768
    );
  u_CORTEXM0DS_u_logic_Xfcvx41 : X_LUT6
    generic map(
      LOC => "SLICE_X21Y121",
      INIT => X"005C005C00FF0000"
    )
    port map (
      ADR4 => u_CORTEXM0DS_u_logic_W5p2z4_26221,
      ADR1 => u_CORTEXM0DS_u_logic_L7p2z4_26222,
      ADR5 => u_CORTEXM0DS_u_logic_Duc2z4,
      ADR0 => u_CORTEXM0DS_u_logic_Wo0wx46_26223,
      ADR2 => u_CORTEXM0DS_u_logic_Kuc2z4,
      ADR3 => u_CORTEXM0DS_u_logic_H67wx4_O67wx4_AND_1705_o,
      O => u_CORTEXM0DS_u_logic_Xfcvx4
    );
  u_CORTEXM0DS_u_logic_Mmux_Z78wx4131 : X_LUT6
    generic map(
      LOC => "SLICE_X21Y121",
      INIT => X"3030BABAFF30FFBA"
    )
    port map (
      ADR0 => u_CORTEXM0DS_u_logic_Lk9wx4_B19wx4_XOR_33_o,
      ADR2 => u_CORTEXM0DS_u_logic_Oaawx4_B19wx4_XOR_39_o,
      ADR3 => u_CORTEXM0DS_u_logic_Ns9wx4_B19wx4_XOR_34_o,
      ADR1 => u_CORTEXM0DS_u_logic_Wo0wx4,
      ADR4 => u_CORTEXM0DS_u_logic_F32wx4,
      ADR5 => u_CORTEXM0DS_u_logic_P82wx4,
      O => u_CORTEXM0DS_u_logic_Mmux_Z78wx4130_29475
    );
  u_CORTEXM0DS_u_logic_Mmux_Z78wx4133 : X_LUT6
    generic map(
      LOC => "SLICE_X21Y121",
      INIT => X"0F0D0F0CFFFFFFFF"
    )
    port map (
      ADR4 => u_CORTEXM0DS_u_logic_U6awx4_B19wx4_XOR_37_o,
      ADR0 => u_CORTEXM0DS_u_logic_Lf0wx4,
      ADR3 => u_CORTEXM0DS_u_logic_Mmux_Z78wx4130_29475,
      ADR1 => u_CORTEXM0DS_u_logic_Mmux_Z78wx4131_29007,
      ADR2 => u_CORTEXM0DS_u_logic_Olzvx4,
      ADR5 => u_CORTEXM0DS_u_logic_L9zvx431,
      O => u_CORTEXM0DS_u_logic_Mmux_Z78wx4132_28806
    );
  u_CORTEXM0DS_u_logic_R6n2z4 : X_FF
    generic map(
      LOC => "SLICE_X21Y121",
      INIT => '1'
    )
    port map (
      CE => u_CORTEXM0DS_u_logic_G02wx4_inv,
      CLK => NlwBufferSignal_u_CORTEXM0DS_u_logic_R6n2z4_CLK,
      I => NlwBufferSignal_u_CORTEXM0DS_u_logic_R6n2z4_IN,
      O => u_CORTEXM0DS_u_logic_R6n2z4_26983,
      SET => u_CORTEXM0DS_u_logic_hreset_n_inv,
      RST => GND
    );
  u_CORTEXM0DS_u_logic_L9zvx4311 : X_LUT6
    generic map(
      LOC => "SLICE_X21Y121",
      INIT => X"FFC0FFC0FFCCFFCC"
    )
    port map (
      ADR0 => '1',
      ADR4 => '1',
      ADR2 => u_CORTEXM0DS_u_logic_Duc2z4,
      ADR3 => u_CORTEXM0DS_u_logic_Q8zvx4,
      ADR5 => u_CORTEXM0DS_u_logic_I0d2z4_0,
      ADR1 => N1588,
      O => u_CORTEXM0DS_u_logic_L9zvx431
    );
  u_CORTEXM0DS_u_logic_An73z4 : X_FF
    generic map(
      LOC => "SLICE_X21Y130",
      INIT => '1'
    )
    port map (
      CE => u_CORTEXM0DS_u_logic_Wcyvx4,
      CLK => NlwBufferSignal_u_CORTEXM0DS_u_logic_An73z4_CLK,
      I => NlwBufferSignal_u_CORTEXM0DS_u_logic_An73z4_IN,
      O => u_CORTEXM0DS_u_logic_An73z4_25983,
      SET => u_CORTEXM0DS_u_logic_hreset_n_inv,
      RST => GND
    );
  u_CORTEXM0DS_u_logic_F8wwx45_SW2 : X_LUT6
    generic map(
      LOC => "SLICE_X21Y130",
      INIT => X"1B1B00AA1B1B55FF"
    )
    port map (
      ADR5 => u_CORTEXM0DS_u_logic_Zkk2z4_27512,
      ADR2 => u_CORTEXM0DS_u_logic_Rht2z4_27511,
      ADR1 => u_CORTEXM0DS_u_logic_Aru2z4_25984,
      ADR3 => u_CORTEXM0DS_u_logic_An73z4_25983,
      ADR4 => u_CORTEXM0DS_u_logic_Wzy2z4_26238,
      ADR0 => u_CORTEXM0DS_u_logic_Fgm2z4_26065,
      O => N1323
    );
  u_CORTEXM0DS_u_logic_Kqzvx46 : X_LUT6
    generic map(
      LOC => "SLICE_X21Y134",
      INIT => X"BFBFAAAAFFFFAAFF"
    )
    port map (
      ADR3 => u_CORTEXM0DS_u_logic_Vg53z4_26011,
      ADR2 => u_CORTEXM0DS_u_logic_Xhl2z4_26012,
      ADR1 => u_CORTEXM0DS_u_logic_M1j2z4_26013,
      ADR4 => u_CORTEXM0DS_u_logic_Svk2z4_25841,
      ADR5 => u_CORTEXM0DS_u_logic_Yaz2z4_25842,
      ADR0 => u_CORTEXM0DS_u_logic_H3d3z4_25834,
      O => u_CORTEXM0DS_u_logic_Kqzvx47_29483
    );
  u_CORTEXM0DS_u_logic_Kqzvx45 : X_LUT6
    generic map(
      LOC => "SLICE_X21Y134",
      INIT => X"55FF5FFF0000FF30"
    )
    port map (
      ADR0 => u_CORTEXM0DS_u_logic_Tel2z4_26004,
      ADR1 => u_CORTEXM0DS_u_logic_Pbl2z4_26005,
      ADR2 => u_CORTEXM0DS_u_logic_Svk2z4_25841,
      ADR3 => u_CORTEXM0DS_u_logic_Yaz2z4_25842,
      ADR5 => u_CORTEXM0DS_u_logic_H3d3z4_25834,
      ADR4 => u_CORTEXM0DS_u_logic_T1d3z4_25833,
      O => u_CORTEXM0DS_u_logic_Kqzvx46_29484
    );
  u_CORTEXM0DS_u_logic_Tel2z4 : X_FF
    generic map(
      LOC => "SLICE_X21Y134",
      INIT => '1'
    )
    port map (
      CE => u_CORTEXM0DS_u_logic_Afyvx4,
      CLK => NlwBufferSignal_u_CORTEXM0DS_u_logic_Tel2z4_CLK,
      I => NlwBufferSignal_u_CORTEXM0DS_u_logic_Tel2z4_IN,
      O => u_CORTEXM0DS_u_logic_Tel2z4_26004,
      SET => u_CORTEXM0DS_u_logic_hreset_n_inv,
      RST => GND
    );
  u_CORTEXM0DS_u_logic_Kqzvx47 : X_LUT6
    generic map(
      LOC => "SLICE_X21Y134",
      INIT => X"0000000005050400"
    )
    port map (
      ADR5 => u_CORTEXM0DS_u_logic_Nz73z4_26001,
      ADR0 => u_CORTEXM0DS_u_logic_M743z4_26002,
      ADR2 => u_CORTEXM0DS_u_logic_N3v2z4_26003,
      ADR3 => u_CORTEXM0DS_u_logic_T1d3z4_25833,
      ADR1 => u_CORTEXM0DS_u_logic_Kqzvx47_29483,
      ADR4 => u_CORTEXM0DS_u_logic_Kqzvx46_29484,
      O => u_CORTEXM0DS_u_logic_Kqzvx48
    );
  u_CORTEXM0DS_u_logic_Rd63z4 : X_FF
    generic map(
      LOC => "SLICE_X21Y128",
      INIT => '1'
    )
    port map (
      CE => u_CORTEXM0DS_u_logic_Ddyvx4_0,
      CLK => NlwBufferSignal_u_CORTEXM0DS_u_logic_Rd63z4_CLK,
      I => NlwBufferSignal_u_CORTEXM0DS_u_logic_Rd63z4_IN,
      O => u_CORTEXM0DS_u_logic_Rd63z4_27250,
      SET => u_CORTEXM0DS_u_logic_hreset_n_inv,
      RST => GND
    );
  u_CORTEXM0DS_u_logic_Hpd3z4_u_CORTEXM0DS_u_logic_Hpd3z4_CMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => N1733,
      O => N1733_0
    );
  u_CORTEXM0DS_u_logic_Gm1wx417_SW0 : X_MUX2
    generic map(
      LOC => "SLICE_X22Y111"
    )
    port map (
      IA => N1995,
      IB => N1996,
      O => N1733,
      SEL => u_CORTEXM0DS_u_logic_Svk2z4_25841
    );
  u_CORTEXM0DS_u_logic_Gm1wx417_SW0_F : X_LUT6
    generic map(
      LOC => "SLICE_X22Y111",
      INIT => X"FF33FFFFFFFF550F"
    )
    port map (
      ADR3 => u_CORTEXM0DS_u_logic_T1d3z4_25833,
      ADR4 => u_CORTEXM0DS_u_logic_H3d3z4_25834,
      ADR0 => u_CORTEXM0DS_u_logic_Aud3z4_27302,
      ADR5 => u_CORTEXM0DS_u_logic_Yaz2z4_25842,
      ADR1 => u_CORTEXM0DS_u_logic_M3e3z4_26720,
      ADR2 => u_CORTEXM0DS_u_logic_Snd3z4_26974,
      O => N1995
    );
  u_CORTEXM0DS_u_logic_Gm1wx417_SW0_G : X_LUT6
    generic map(
      LOC => "SLICE_X22Y111",
      INIT => X"FFFFFFFFFF47FF47"
    )
    port map (
      ADR4 => '1',
      ADR5 => u_CORTEXM0DS_u_logic_T1d3z4_25833,
      ADR1 => u_CORTEXM0DS_u_logic_Yaz2z4_25842,
      ADR2 => u_CORTEXM0DS_u_logic_Hpd3z4_26976,
      ADR0 => u_CORTEXM0DS_u_logic_X1e3z4_26978,
      ADR3 => u_CORTEXM0DS_u_logic_H3d3z4_25834,
      O => N1996
    );
  u_CORTEXM0DS_u_logic_Gm1wx4511 : X_LUT6
    generic map(
      LOC => "SLICE_X22Y111",
      INIT => X"0000000000000505"
    )
    port map (
      ADR3 => '1',
      ADR1 => '1',
      ADR2 => u_CORTEXM0DS_u_logic_Lsd3z4_26975,
      ADR5 => u_CORTEXM0DS_u_logic_Exd3z4_27411,
      ADR4 => u_CORTEXM0DS_u_logic_Pvd3z4_27562,
      ADR0 => u_CORTEXM0DS_u_logic_I0e3z4_26530,
      O => u_CORTEXM0DS_u_logic_Gm1wx451
    );
  u_CORTEXM0DS_u_logic_Hpd3z4 : X_FF
    generic map(
      LOC => "SLICE_X22Y111",
      INIT => '1'
    )
    port map (
      CE => u_CORTEXM0DS_u_logic_Siqvx4,
      CLK => NlwBufferSignal_u_CORTEXM0DS_u_logic_Hpd3z4_CLK,
      I => NlwBufferSignal_u_CORTEXM0DS_u_logic_Hpd3z4_IN,
      O => u_CORTEXM0DS_u_logic_Hpd3z4_26976,
      SET => u_CORTEXM0DS_u_logic_hreset_n_inv,
      RST => GND
    );
  u_CORTEXM0DS_u_logic_Gm1wx47 : X_LUT6
    generic map(
      LOC => "SLICE_X22Y111",
      INIT => X"FFFFFFFF7F7FFFFF"
    )
    port map (
      ADR3 => '1',
      ADR5 => u_CORTEXM0DS_u_logic_Svk2z4_25841,
      ADR4 => u_CORTEXM0DS_u_logic_F8e3z4_26593,
      ADR0 => u_CORTEXM0DS_u_logic_H3d3z4_25834,
      ADR1 => u_CORTEXM0DS_u_logic_Yaz2z4_25842,
      ADR2 => u_CORTEXM0DS_u_logic_T1d3z4_25833,
      O => u_CORTEXM0DS_u_logic_Gm1wx48
    );
  u_CORTEXM0DS_u_logic_Qwr2z4 : X_FF
    generic map(
      LOC => "SLICE_X22Y110",
      INIT => '1'
    )
    port map (
      CE => u_CORTEXM0DS_u_logic_Pu1wx4_inv_0,
      CLK => NlwBufferSignal_u_CORTEXM0DS_u_logic_Qwr2z4_CLK,
      I => NlwBufferSignal_u_CORTEXM0DS_u_logic_Qwr2z4_IN,
      O => u_CORTEXM0DS_u_logic_Qwr2z4_27595,
      SET => u_CORTEXM0DS_u_logic_hreset_n_inv,
      RST => GND
    );
  u_CORTEXM0DS_u_logic_F32wx42 : X_LUT6
    generic map(
      LOC => "SLICE_X22Y110",
      INIT => X"FFFFDFFFFFFFFFFF"
    )
    port map (
      ADR1 => u_CORTEXM0DS_u_logic_M1j2z4_26013,
      ADR2 => u_CORTEXM0DS_u_logic_Rni2z4_26237,
      ADR0 => u_CORTEXM0DS_u_logic_Wzy2z4_26238,
      ADR5 => u_CORTEXM0DS_u_logic_Qwr2z4_27595,
      ADR3 => u_CORTEXM0DS_u_logic_Sjj2z4_26064,
      ADR4 => u_CORTEXM0DS_u_logic_Fgm2z4_26065,
      O => u_CORTEXM0DS_u_logic_F32wx42_28842
    );
  u_CORTEXM0DS_u_logic_Psn2z4 : X_FF
    generic map(
      LOC => "SLICE_X21Y138",
      INIT => '1'
    )
    port map (
      CE => u_CORTEXM0DS_u_logic_Ofyvx4,
      CLK => NlwBufferSignal_u_CORTEXM0DS_u_logic_Psn2z4_CLK,
      I => NlwBufferSignal_u_CORTEXM0DS_u_logic_Psn2z4_IN,
      O => u_CORTEXM0DS_u_logic_Psn2z4_27566,
      SET => u_CORTEXM0DS_u_logic_hreset_n_inv,
      RST => GND
    );
  N973_N973_CMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => N1112_pack_4,
      O => N1112
    );
  u_CORTEXM0DS_u_logic_Tuvwx41_SW1 : X_MUX2
    generic map(
      LOC => "SLICE_X22Y103"
    )
    port map (
      IA => N1270,
      IB => N1271,
      O => N1112_pack_4,
      SEL => u_CORTEXM0DS_u_logic_Jk0xx4_26795
    );
  u_CORTEXM0DS_u_logic_Tuvwx41_SW1_F : X_LUT6
    generic map(
      LOC => "SLICE_X22Y103",
      INIT => X"FEFEDCDCFEFFDCFF"
    )
    port map (
      ADR1 => u_CORTEXM0DS_u_logic_Ye4wx4,
      ADR3 => u_CORTEXM0DS_u_logic_E5owx43_0,
      ADR5 => u_CORTEXM0DS_u_logic_Hzj2z4_26197,
      ADR0 => u_CORTEXM0DS_u_logic_Qk0xx4,
      ADR2 => u_CORTEXM0DS_u_logic_Thm2z4_26792,
      ADR4 => u_CORTEXM0DS_u_logic_Aj0xx4_Hj0xx4_AND_4678_o1,
      O => N1270
    );
  u_CORTEXM0DS_u_logic_Tuvwx41_SW1_G : X_LUT6
    generic map(
      LOC => "SLICE_X22Y103",
      INIT => X"FFFFFFFFFFFF0003"
    )
    port map (
      ADR0 => '1',
      ADR3 => u_CORTEXM0DS_u_logic_Uyv2z4_27226,
      ADR2 => u_CORTEXM0DS_u_logic_Wbk2z4_26232,
      ADR1 => u_CORTEXM0DS_u_logic_Hzj2z4_26197,
      ADR4 => u_CORTEXM0DS_u_logic_Aj0xx4_Hj0xx4_AND_4678_o1,
      ADR5 => u_CORTEXM0DS_u_logic_Ye4wx4,
      O => N1271
    );
  u_CORTEXM0DS_u_logic_C6mwx44_SW0 : X_LUT6
    generic map(
      LOC => "SLICE_X22Y103",
      INIT => X"FDCCFFFF08CC0000"
    )
    port map (
      ADR0 => u_CORTEXM0DS_u_logic_Hzywx4,
      ADR1 => N1112,
      ADR5 => N1111,
      ADR4 => u_CORTEXM0DS_u_logic_O6zwx4_Hiuwx4_AND_4562_o,
      ADR2 => u_CORTEXM0DS_u_logic_Ozywx4,
      ADR3 => u_CORTEXM0DS_u_logic_E5owx42_26193,
      O => N973
    );
  u_CORTEXM0DS_u_logic_Mt13z4_u_CORTEXM0DS_u_logic_Mt13z4_CMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => u_CORTEXM0DS_u_logic_Ov62z4_Vv62z4_AND_5989_o1_pack_8,
      O => u_CORTEXM0DS_u_logic_Ov62z4_Vv62z4_AND_5989_o1_26380
    );
  u_CORTEXM0DS_u_logic_Ov62z4_Vv62z4_AND_5989_o1 : X_MUX2
    generic map(
      LOC => "SLICE_X22Y106"
    )
    port map (
      IA => N2007,
      IB => N2008,
      O => u_CORTEXM0DS_u_logic_Ov62z4_Vv62z4_AND_5989_o1_pack_8,
      SEL => u_CORTEXM0DS_u_logic_Fgm2z4_26065
    );
  u_CORTEXM0DS_u_logic_Ov62z4_Vv62z4_AND_5989_o1_F : X_LUT6
    generic map(
      LOC => "SLICE_X22Y106",
      INIT => X"5FFFFFFFFFFFFFFF"
    )
    port map (
      ADR1 => '1',
      ADR5 => u_CORTEXM0DS_u_logic_Wmp2z4_27089,
      ADR2 => u_CORTEXM0DS_u_logic_Rni2z4_26237,
      ADR0 => u_CORTEXM0DS_u_logic_Wzy2z4_26238,
      ADR3 => u_CORTEXM0DS_u_logic_M1j2z4_26013,
      ADR4 => u_CORTEXM0DS_u_logic_Sjj2z4_26064,
      O => N2007
    );
  u_CORTEXM0DS_u_logic_Ov62z4_Vv62z4_AND_5989_o1_G : X_LUT6
    generic map(
      LOC => "SLICE_X22Y106",
      INIT => X"FF0FFFFFFFFFFFFF"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR3 => u_CORTEXM0DS_u_logic_Wzy2z4_26238,
      ADR5 => u_CORTEXM0DS_u_logic_Rni2z4_26237,
      ADR2 => u_CORTEXM0DS_u_logic_Mt13z4_27280,
      ADR4 => u_CORTEXM0DS_u_logic_Sjj2z4_26064,
      O => N2008
    );
  u_CORTEXM0DS_u_logic_Ewbvx41_SW0 : X_LUT6
    generic map(
      LOC => "SLICE_X22Y106",
      INIT => X"FC00FA0000000000"
    )
    port map (
      ADR2 => u_CORTEXM0DS_u_logic_Rni2z4_26237,
      ADR4 => u_CORTEXM0DS_u_logic_Wzy2z4_26238,
      ADR1 => N1645,
      ADR0 => N1644,
      ADR5 => u_CORTEXM0DS_u_logic_Ov62z4_Vv62z4_AND_5989_o1_26380,
      ADR3 => u_CORTEXM0DS_u_logic_Ov62z4_Vv62z4_AND_5989_o4_27702,
      O => N1659
    );
  u_CORTEXM0DS_u_logic_Mt13z4 : X_FF
    generic map(
      LOC => "SLICE_X22Y106",
      INIT => '1'
    )
    port map (
      CE => u_CORTEXM0DS_u_logic_Feyvx4_0,
      CLK => NlwBufferSignal_u_CORTEXM0DS_u_logic_Mt13z4_CLK,
      I => NlwBufferSignal_u_CORTEXM0DS_u_logic_Mt13z4_IN,
      O => u_CORTEXM0DS_u_logic_Mt13z4_27280,
      SET => u_CORTEXM0DS_u_logic_hreset_n_inv,
      RST => GND
    );
  u_CORTEXM0DS_u_logic_Ewbvx41 : X_LUT6
    generic map(
      LOC => "SLICE_X22Y106",
      INIT => X"00003FAA00000CAA"
    )
    port map (
      ADR0 => u_CORTEXM0DS_u_logic_Ovc3z4_26995,
      ADR5 => u_CORTEXM0DS_u_logic_Efp2z4_26846,
      ADR3 => u_CORTEXM0DS_u_logic_Duc2z4,
      ADR1 => u_CORTEXM0DS_u_logic_Kuc2z4,
      ADR2 => N1659,
      ADR4 => u_CORTEXM0DS_u_logic_H67wx4_O67wx4_AND_1705_o,
      O => u_CORTEXM0DS_u_logic_Ewbvx4
    );
  u_CORTEXM0DS_u_logic_Hf4xx4_Of4xx4_AND_5191_o5_SW1 : X_LUT6
    generic map(
      LOC => "SLICE_X22Y107",
      INIT => X"FFFFFFFF1BFFFFFF"
    )
    port map (
      ADR5 => u_CORTEXM0DS_u_logic_Yaz2z4_25842,
      ADR3 => u_CORTEXM0DS_u_logic_T1d3z4_25833,
      ADR0 => u_CORTEXM0DS_u_logic_H3d3z4_25834,
      ADR1 => u_CORTEXM0DS_u_logic_Ec43z4_26843,
      ADR2 => u_CORTEXM0DS_u_logic_Mt13z4_27280,
      ADR4 => u_CORTEXM0DS_u_logic_Svk2z4_25841,
      O => N1586
    );
  u_CORTEXM0DS_u_logic_Zr03z4 : X_FF
    generic map(
      LOC => "SLICE_X22Y107",
      INIT => '1'
    )
    port map (
      CE => u_CORTEXM0DS_u_logic_Meyvx4_0,
      CLK => NlwBufferSignal_u_CORTEXM0DS_u_logic_Zr03z4_CLK,
      I => NlwBufferSignal_u_CORTEXM0DS_u_logic_Zr03z4_IN,
      O => u_CORTEXM0DS_u_logic_Zr03z4_27093,
      SET => u_CORTEXM0DS_u_logic_hreset_n_inv,
      RST => GND
    );
  u_CORTEXM0DS_u_logic_Hf4xx4_Of4xx4_AND_5191_o6 : X_LUT6
    generic map(
      LOC => "SLICE_X22Y107",
      INIT => X"CC000C00FF000F00"
    )
    port map (
      ADR0 => '1',
      ADR2 => u_CORTEXM0DS_u_logic_Nl53z4_27094,
      ADR3 => u_CORTEXM0DS_u_logic_Ok7wx41_27095,
      ADR5 => u_CORTEXM0DS_u_logic_Zr03z4_27093,
      ADR1 => u_CORTEXM0DS_u_logic_Zk52z4_Cc52z4_OR_1168_o,
      ADR4 => u_CORTEXM0DS_u_logic_Sk52z4_Bm52z4_OR_1166_o,
      O => u_CORTEXM0DS_u_logic_Hf4xx4_Of4xx4_AND_5191_o6_27092
    );
  u_CORTEXM0DS_u_logic_Ok7wx45_SW1 : X_LUT6
    generic map(
      LOC => "SLICE_X22Y104",
      INIT => X"EAEAAAAA00AA00AA"
    )
    port map (
      ADR3 => u_CORTEXM0DS_u_logic_Sgp2z4_26383,
      ADR2 => u_CORTEXM0DS_u_logic_Ark2z4_25827,
      ADR1 => u_CORTEXM0DS_u_logic_Ok7wx43_28669,
      ADR4 => u_CORTEXM0DS_u_logic_Ok7wx41_27095,
      ADR5 => u_CORTEXM0DS_u_logic_Op52z4_Vb52z4_OR_1173_o,
      ADR0 => u_CORTEXM0DS_u_logic_Ok7wx42,
      O => N890
    );
  u_CORTEXM0DS_u_logic_Ok7wx411 : X_LUT6
    generic map(
      LOC => "SLICE_X22Y104",
      INIT => X"FFFF3FFFFFFFFFFF"
    )
    port map (
      ADR0 => '1',
      ADR5 => u_CORTEXM0DS_u_logic_Ujp2z4_26397,
      ADR1 => u_CORTEXM0DS_u_logic_Svk2z4_2_26226,
      ADR2 => u_CORTEXM0DS_u_logic_H3d3z4_1_26135,
      ADR3 => u_CORTEXM0DS_u_logic_Yaz2z4_2_26227,
      ADR4 => u_CORTEXM0DS_u_logic_T1d3z4_25833,
      O => u_CORTEXM0DS_u_logic_Ok7wx41_27095
    );
  u_CORTEXM0DS_u_logic_Ok7wx421 : X_LUT6
    generic map(
      LOC => "SLICE_X22Y104",
      INIT => X"AA0AFF0F00000000"
    )
    port map (
      ADR1 => '1',
      ADR2 => u_CORTEXM0DS_u_logic_W893z4_26381,
      ADR4 => u_CORTEXM0DS_u_logic_Wu63z4_26382,
      ADR5 => u_CORTEXM0DS_u_logic_Ok7wx41_27095,
      ADR0 => u_CORTEXM0DS_u_logic_Op52z4_Gl52z4_OR_1175_o,
      ADR3 => u_CORTEXM0DS_u_logic_Op52z4_Bm52z4_OR_1174_o,
      O => u_CORTEXM0DS_u_logic_Ok7wx42
    );
  u_CORTEXM0DS_u_logic_Ujp2z4 : X_FF
    generic map(
      LOC => "SLICE_X22Y104",
      INIT => '1'
    )
    port map (
      CE => u_CORTEXM0DS_u_logic_Afyvx4,
      CLK => NlwBufferSignal_u_CORTEXM0DS_u_logic_Ujp2z4_CLK,
      I => NlwBufferSignal_u_CORTEXM0DS_u_logic_Ujp2z4_IN,
      O => u_CORTEXM0DS_u_logic_Ujp2z4_26397,
      SET => u_CORTEXM0DS_u_logic_hreset_n_inv,
      RST => GND
    );
  u_CORTEXM0DS_u_logic_Ok7wx45_SW0 : X_LUT6
    generic map(
      LOC => "SLICE_X22Y104",
      INIT => X"B333A00000000000"
    )
    port map (
      ADR1 => u_CORTEXM0DS_u_logic_Sgp2z4_26383,
      ADR5 => u_CORTEXM0DS_u_logic_Ark2z4_25827,
      ADR2 => u_CORTEXM0DS_u_logic_Ok7wx43_28669,
      ADR0 => u_CORTEXM0DS_u_logic_Ok7wx41_27095,
      ADR3 => u_CORTEXM0DS_u_logic_Op52z4_Vb52z4_OR_1173_o,
      ADR4 => u_CORTEXM0DS_u_logic_Ok7wx42,
      O => N889
    );
  u_CORTEXM0DS_u_logic_Nl43z4 : X_FF
    generic map(
      LOC => "SLICE_X21Y139",
      INIT => '1'
    )
    port map (
      CE => u_CORTEXM0DS_u_logic_Rdyvx4_0,
      CLK => NlwBufferSignal_u_CORTEXM0DS_u_logic_Nl43z4_CLK,
      I => NlwBufferSignal_u_CORTEXM0DS_u_logic_Nl43z4_IN,
      O => u_CORTEXM0DS_u_logic_Nl43z4_27236,
      SET => u_CORTEXM0DS_u_logic_hreset_n_inv,
      RST => GND
    );
  u_CORTEXM0DS_u_logic_U7w2z4_u_CORTEXM0DS_u_logic_U7w2z4_CMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => N1162,
      O => N1162_0
    );
  u_CORTEXM0DS_u_logic_E5owx44_SW9 : X_MUX2
    generic map(
      LOC => "SLICE_X22Y93"
    )
    port map (
      IA => N1288,
      IB => '1',
      O => N1162,
      SEL => u_CORTEXM0DS_u_logic_Ozywx4
    );
  u_CORTEXM0DS_u_logic_E5owx44_SW9_F : X_LUT6
    generic map(
      LOC => "SLICE_X22Y93",
      INIT => X"FFFFFFFFFFEFFFFF"
    )
    port map (
      ADR0 => u_CORTEXM0DS_u_logic_U7w2z4_25900,
      ADR5 => u_CORTEXM0DS_u_logic_Ywi2z4_25901,
      ADR1 => u_CORTEXM0DS_u_logic_Hzj2z4_26197,
      ADR2 => u_CORTEXM0DS_u_logic_Hzywx4,
      ADR3 => u_CORTEXM0DS_u_logic_E5owx43_0,
      ADR4 => u_CORTEXM0DS_u_logic_O6zwx4_Hiuwx4_AND_4562_o,
      O => N1288
    );
  ahbmo_hprot_1_OBUF_1_30_C6LUT : X_LUT6
    generic map(
      LOC => "SLICE_X22Y93",
      INIT => X"FFFFFFFFFFFFFFFF"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      ADR5 => '1',
      O => NLW_ahbmo_hprot_1_OBUF_1_30_C6LUT_O_UNCONNECTED
    );
  u_CORTEXM0DS_u_logic_Q7mvx4_SW1 : X_LUT6
    generic map(
      LOC => "SLICE_X22Y93",
      INIT => X"F030303030303030"
    )
    port map (
      ADR0 => '1',
      ADR2 => u_CORTEXM0DS_u_logic_SF2143,
      ADR3 => u_CORTEXM0DS_u_logic_Ye4wx4,
      ADR5 => u_CORTEXM0DS_u_logic_R1w2z4_25951,
      ADR4 => u_CORTEXM0DS_u_logic_Fsyvx4,
      ADR1 => u_CORTEXM0DS_u_logic_U7w2z4_25900,
      O => N1807
    );
  u_CORTEXM0DS_u_logic_U7w2z4 : X_FF
    generic map(
      LOC => "SLICE_X22Y93",
      INIT => '0'
    )
    port map (
      CE => VCC,
      CLK => NlwBufferSignal_u_CORTEXM0DS_u_logic_U7w2z4_CLK,
      I => u_CORTEXM0DS_u_logic_Q7mvx4_13182,
      O => u_CORTEXM0DS_u_logic_U7w2z4_25900,
      RST => u_CORTEXM0DS_u_logic_hreset_n_inv,
      SET => GND
    );
  u_CORTEXM0DS_u_logic_Q7mvx4 : X_LUT6
    generic map(
      LOC => "SLICE_X22Y93",
      INIT => X"557FFFFF003FFFFF"
    )
    port map (
      ADR3 => u_CORTEXM0DS_u_logic_S4w2z4_26274,
      ADR1 => u_CORTEXM0DS_u_logic_Ik4wx4,
      ADR2 => u_CORTEXM0DS_u_logic_Q5vvx435_27837,
      ADR5 => u_CORTEXM0DS_u_logic_Bd4wx4_Id4wx4_AND_1465_o,
      ADR0 => u_CORTEXM0DS_u_logic_C34wx4_26213,
      ADR4 => N1807,
      O => u_CORTEXM0DS_u_logic_Q7mvx4_13182
    );
  u_CORTEXM0DS_u_logic_Hw52z4_Huqvx4_AND_5854_o_u_CORTEXM0DS_u_logic_Hw52z4_Huqvx4_AND_5854_o_CMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => N674,
      O => N674_0
    );
  u_CORTEXM0DS_u_logic_Hw52z4_Huqvx4_AND_5854_o_u_CORTEXM0DS_u_logic_Hw52z4_Huqvx4_AND_5854_o_BMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => u_CORTEXM0DS_u_logic_Mwb2z4_Q5gvx4_AND_6653_o_pack_8,
      O => u_CORTEXM0DS_u_logic_Mwb2z4_Q5gvx4_AND_6653_o
    );
  u_CORTEXM0DS_u_logic_Leuvx4_SW2 : X_MUX2
    generic map(
      LOC => "SLICE_X22Y99"
    )
    port map (
      IA => N1232,
      IB => N1233,
      O => N674,
      SEL => u_CORTEXM0DS_u_logic_Tanwx4_Abnwx4_AND_3231_o_26310
    );
  u_CORTEXM0DS_u_logic_Leuvx4_SW2_F : X_LUT6
    generic map(
      LOC => "SLICE_X22Y99",
      INIT => X"FFF0F1F1FF001111"
    )
    port map (
      ADR2 => u_CORTEXM0DS_u_logic_Owq2z4_27764,
      ADR3 => u_CORTEXM0DS_u_logic_Trq2z4_25949,
      ADR1 => u_CORTEXM0DS_u_logic_Hq1wx4,
      ADR4 => u_CORTEXM0DS_u_logic_Tbuvx4,
      ADR5 => u_CORTEXM0DS_u_logic_O1rvx4,
      ADR0 => u_CORTEXM0DS_u_logic_Xawwx4_Ebwwx4_AND_4265_o,
      O => N1232
    );
  u_CORTEXM0DS_u_logic_Leuvx4_SW2_G : X_LUT6
    generic map(
      LOC => "SLICE_X22Y99",
      INIT => X"AAEE00CCEAEEC0CC"
    )
    port map (
      ADR1 => u_CORTEXM0DS_u_logic_Trq2z4_25949,
      ADR3 => u_ahb_bridge_u_state_machine_HREADY_0,
      ADR2 => u_CORTEXM0DS_u_logic_Mtqvx43_26057,
      ADR5 => u_CORTEXM0DS_u_logic_Mwb2z4_Q5gvx4_AND_6653_o,
      ADR0 => u_CORTEXM0DS_u_logic_Owq2z4_27764,
      ADR4 => u_CORTEXM0DS_u_logic_O1rvx4,
      O => N1233
    );
  u_CORTEXM0DS_u_logic_Hw52z4_Huqvx4_AND_5854_o1 : X_LUT6
    generic map(
      LOC => "SLICE_X22Y99",
      INIT => X"0000800000008000"
    )
    port map (
      ADR3 => u_CORTEXM0DS_u_logic_Ffj2z4_25823,
      ADR2 => u_CORTEXM0DS_u_logic_Fij2z4_25819,
      ADR1 => u_CORTEXM0DS_u_logic_O5t2z4_25820,
      ADR0 => u_CORTEXM0DS_u_logic_Sgj2z4_25821,
      ADR4 => u_CORTEXM0DS_u_logic_Y6t2z4_25822,
      ADR5 => '1',
      O => u_CORTEXM0DS_u_logic_Hw52z4_Huqvx4_AND_5854_o
    );
  u_CORTEXM0DS_u_logic_Mwb2z4_Q5gvx4_AND_6653_o1 : X_LUT5
    generic map(
      LOC => "SLICE_X22Y99",
      INIT => X"80000000"
    )
    port map (
      ADR3 => u_CORTEXM0DS_u_logic_Ffj2z4_25823,
      ADR2 => u_CORTEXM0DS_u_logic_Fij2z4_25819,
      ADR1 => u_CORTEXM0DS_u_logic_O5t2z4_25820,
      ADR0 => u_CORTEXM0DS_u_logic_Sgj2z4_25821,
      ADR4 => u_CORTEXM0DS_u_logic_Y6t2z4_25822,
      O => u_CORTEXM0DS_u_logic_Mwb2z4_Q5gvx4_AND_6653_o_pack_8
    );
  u_CORTEXM0DS_u_logic_Tbuvx41 : X_LUT6
    generic map(
      LOC => "SLICE_X22Y99",
      INIT => X"5D5D5D5D5D5D5D5D"
    )
    port map (
      ADR5 => '1',
      ADR3 => '1',
      ADR4 => '1',
      ADR1 => u_CORTEXM0DS_u_logic_Mtqvx43_26057,
      ADR2 => u_CORTEXM0DS_u_logic_Mwb2z4_Q5gvx4_AND_6653_o,
      ADR0 => u_ahb_bridge_u_state_machine_HREADY_0,
      O => u_CORTEXM0DS_u_logic_Tbuvx4
    );
  N481_N481_CMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => N481,
      O => N481_0
    );
  u_CORTEXM0DS_u_logic_C2rvx4_SW2 : X_MUX2
    generic map(
      LOC => "SLICE_X22Y101"
    )
    port map (
      IA => N1214,
      IB => N1215,
      O => N481,
      SEL => u_CORTEXM0DS_u_logic_Pfnwx4_Wfnwx4_AND_3245_o_26315
    );
  u_CORTEXM0DS_u_logic_C2rvx4_SW2_F : X_LUT6
    generic map(
      LOC => "SLICE_X22Y101",
      INIT => X"FFF1FF01F1F10101"
    )
    port map (
      ADR2 => u_CORTEXM0DS_u_logic_Tbuvx4,
      ADR0 => u_CORTEXM0DS_u_logic_S0twx4_Z0twx4_AND_3870_o,
      ADR1 => u_CORTEXM0DS_u_logic_Hq1wx4,
      ADR3 => u_CORTEXM0DS_u_logic_Dwl2z4_27763,
      ADR5 => u_CORTEXM0DS_u_logic_O1rvx4,
      ADR4 => u_CORTEXM0DS_u_logic_G0w2z4_25948,
      O => N1214
    );
  u_CORTEXM0DS_u_logic_C2rvx4_SW2_G : X_LUT6
    generic map(
      LOC => "SLICE_X22Y101",
      INIT => X"C0C0FFC0EAC0FFC0"
    )
    port map (
      ADR3 => u_CORTEXM0DS_u_logic_G0w2z4_25948,
      ADR4 => u_ahb_bridge_u_state_machine_HREADY_0,
      ADR0 => u_CORTEXM0DS_u_logic_Mtqvx43_26057,
      ADR5 => u_CORTEXM0DS_u_logic_Mwb2z4_Q5gvx4_AND_6653_o,
      ADR2 => u_CORTEXM0DS_u_logic_Dwl2z4_27763,
      ADR1 => u_CORTEXM0DS_u_logic_O1rvx4,
      O => N1215
    );
  u_CORTEXM0DS_u_logic_Qxuwx45_SW4 : X_LUT6
    generic map(
      LOC => "SLICE_X22Y105",
      INIT => X"0F0055330FFF5533"
    )
    port map (
      ADR1 => u_CORTEXM0DS_u_logic_F8v2z4_26395,
      ADR5 => u_CORTEXM0DS_u_logic_Wyt2z4_26396,
      ADR2 => u_CORTEXM0DS_u_logic_Ujp2z4_26397,
      ADR0 => u_CORTEXM0DS_u_logic_Gip2z4_26398,
      ADR3 => u_CORTEXM0DS_u_logic_Sjj2z4_26064,
      ADR4 => u_CORTEXM0DS_u_logic_Fgm2z4_26065,
      O => N1645
    );
  u_CORTEXM0DS_u_logic_F8v2z4 : X_FF
    generic map(
      LOC => "SLICE_X22Y105",
      INIT => '1'
    )
    port map (
      CE => u_CORTEXM0DS_u_logic_Vfyvx4,
      CLK => NlwBufferSignal_u_CORTEXM0DS_u_logic_F8v2z4_CLK,
      I => NlwBufferSignal_u_CORTEXM0DS_u_logic_F8v2z4_IN,
      O => u_CORTEXM0DS_u_logic_F8v2z4_26395,
      SET => u_CORTEXM0DS_u_logic_hreset_n_inv,
      RST => GND
    );
  u_CORTEXM0DS_u_logic_Qxuwx45 : X_LUT6
    generic map(
      LOC => "SLICE_X22Y105",
      INIT => X"FFFFFFCCFFFF00CC"
    )
    port map (
      ADR0 => '1',
      ADR2 => '1',
      ADR4 => u_CORTEXM0DS_u_logic_Rni2z4_26237,
      ADR3 => u_CORTEXM0DS_u_logic_Wzy2z4_26238,
      ADR1 => N1644,
      ADR5 => N1645,
      O => u_CORTEXM0DS_u_logic_Qxuwx4
    );
  u_CORTEXM0DS_u_logic_C2rvx4_SW1 : X_LUT6
    generic map(
      LOC => "SLICE_X22Y102",
      INIT => X"ECEEA0AAEFEEAFAA"
    )
    port map (
      ADR0 => u_CORTEXM0DS_u_logic_G0w2z4_25948,
      ADR3 => u_ahb_bridge_u_state_machine_HREADY_0,
      ADR2 => u_CORTEXM0DS_u_logic_Mtqvx4,
      ADR5 => u_CORTEXM0DS_u_logic_Hq1wx4,
      ADR4 => u_CORTEXM0DS_u_logic_O1rvx4,
      ADR1 => u_CORTEXM0DS_u_logic_Dwl2z4_27763,
      O => N480
    );
  N40_N40_AMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => u_CORTEXM0DS_u_logic_Uttwx4_Butwx4_AND_3979_o2_13365,
      O => u_CORTEXM0DS_u_logic_Uttwx4_Butwx4_AND_3979_o2_0
    );
  u_CORTEXM0DS_u_logic_Mmux_Hr7wx41_SW0 : X_LUT6
    generic map(
      LOC => "SLICE_X22Y108",
      INIT => X"A000A000A000A000"
    )
    port map (
      ADR4 => '1',
      ADR1 => '1',
      ADR2 => u_CORTEXM0DS_u_logic_M6ywx4,
      ADR0 => u_CORTEXM0DS_u_logic_Y5ywx4_0,
      ADR3 => u_CORTEXM0DS_u_logic_Tzxwx4,
      ADR5 => '1',
      O => N40
    );
  u_CORTEXM0DS_u_logic_Uttwx4_Butwx4_AND_3979_o2 : X_LUT5
    generic map(
      LOC => "SLICE_X22Y108",
      INIT => X"4C8000CC"
    )
    port map (
      ADR4 => u_CORTEXM0DS_u_logic_Ark2z4_25827,
      ADR1 => u_CORTEXM0DS_u_logic_X1ywx4_E2ywx4_AND_4457_o,
      ADR2 => u_CORTEXM0DS_u_logic_M6ywx4,
      ADR0 => u_CORTEXM0DS_u_logic_Y5ywx4_0,
      ADR3 => u_CORTEXM0DS_u_logic_Tzxwx4,
      O => u_CORTEXM0DS_u_logic_Uttwx4_Butwx4_AND_3979_o2_13365
    );
  u_CORTEXM0DS_u_logic_Otr2z4_u_CORTEXM0DS_u_logic_Otr2z4_DMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => u_CORTEXM0DS_u_logic_n16585(4),
      O => u_CORTEXM0DS_u_logic_n16585_4_0
    );
  u_CORTEXM0DS_u_logic_Otr2z4_u_CORTEXM0DS_u_logic_Otr2z4_CMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => u_CORTEXM0DS_u_logic_n16585(3),
      O => u_CORTEXM0DS_u_logic_n16585_3_0
    );
  u_CORTEXM0DS_u_logic_Otr2z4_u_CORTEXM0DS_u_logic_Otr2z4_BMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => u_CORTEXM0DS_u_logic_n16585(2),
      O => u_CORTEXM0DS_u_logic_n16585_2_0
    );
  u_CORTEXM0DS_u_logic_Otr2z4_u_CORTEXM0DS_u_logic_Otr2z4_AMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => u_CORTEXM0DS_u_logic_n16585(1),
      O => u_CORTEXM0DS_u_logic_n16585_1_0
    );
  u_CORTEXM0DS_u_logic_Madd_n16585_lut_4_Q : X_LUT6
    generic map(
      LOC => "SLICE_X22Y114",
      INIT => X"C9363636C9363636"
    )
    port map (
      ADR5 => '1',
      ADR1 => u_CORTEXM0DS_u_logic_Wzawx4,
      ADR0 => u_CORTEXM0DS_u_logic_H67wx4_O67wx4_AND_1705_o,
      ADR3 => N798,
      ADR2 => u_CORTEXM0DS_u_logic_B6bwx4_I6bwx4_AND_2058_o,
      ADR4 => N320,
      O => u_CORTEXM0DS_u_logic_Madd_n16585_lut(4)
    );
  ProtoComp2075_CYINITGND : X_ZERO
    generic map(
      LOC => "SLICE_X22Y114"
    )
    port map (
      O => ProtoComp2075_CYINITGND_0
    );
  u_CORTEXM0DS_u_logic_Madd_n16585_cy_4_Q : X_CARRY4
    generic map(
      LOC => "SLICE_X22Y114"
    )
    port map (
      CI => '0',
      CYINIT => ProtoComp2075_CYINITGND_0,
      CO(3) => u_CORTEXM0DS_u_logic_Madd_n16585_cy_4_Q_28396,
      CO(2) => NLW_u_CORTEXM0DS_u_logic_Madd_n16585_cy_4_CO_2_UNCONNECTED,
      CO(1) => NLW_u_CORTEXM0DS_u_logic_Madd_n16585_cy_4_CO_1_UNCONNECTED,
      CO(0) => NLW_u_CORTEXM0DS_u_logic_Madd_n16585_cy_4_CO_0_UNCONNECTED,
      DI(3) => NlwBufferSignal_u_CORTEXM0DS_u_logic_Madd_n16585_cy_4_DI_3_Q,
      DI(2) => NlwBufferSignal_u_CORTEXM0DS_u_logic_Madd_n16585_cy_4_DI_2_Q,
      DI(1) => u_CORTEXM0DS_u_logic_Qqbvx4,
      DI(0) => NlwBufferSignal_u_CORTEXM0DS_u_logic_Madd_n16585_cy_4_DI_0_Q,
      O(3) => u_CORTEXM0DS_u_logic_n16585(4),
      O(2) => u_CORTEXM0DS_u_logic_n16585(3),
      O(1) => u_CORTEXM0DS_u_logic_n16585(2),
      O(0) => u_CORTEXM0DS_u_logic_n16585(1),
      S(3) => u_CORTEXM0DS_u_logic_Madd_n16585_lut(4),
      S(2) => u_CORTEXM0DS_u_logic_Madd_n16585_lut(3),
      S(1) => u_CORTEXM0DS_u_logic_Madd_n16585_lut(2),
      S(0) => u_CORTEXM0DS_u_logic_Madd_n16585_lut(1)
    );
  u_CORTEXM0DS_u_logic_Madd_n16585_lut_3_Q : X_LUT6
    generic map(
      LOC => "SLICE_X22Y114",
      INIT => X"0000FFFF00EFFF10"
    )
    port map (
      ADR2 => u_CORTEXM0DS_u_logic_Pdi2z4_26208,
      ADR1 => u_CORTEXM0DS_u_logic_Fij2z4_25819,
      ADR0 => u_CORTEXM0DS_u_logic_Jrnvx4,
      ADR3 => u_CORTEXM0DS_u_logic_H67wx4_O67wx4_AND_1705_o,
      ADR5 => u_CORTEXM0DS_u_logic_Jhbwx4_Qhbwx4_AND_2093_o,
      ADR4 => u_CORTEXM0DS_u_logic_Hnbwx4_B19wx4_XOR_49_o,
      O => u_CORTEXM0DS_u_logic_Madd_n16585_lut(3)
    );
  u_CORTEXM0DS_u_logic_Otr2z4 : X_FF
    generic map(
      LOC => "SLICE_X22Y114",
      INIT => '1'
    )
    port map (
      CE => u_CORTEXM0DS_u_logic_Ofyvx4,
      CLK => NlwBufferSignal_u_CORTEXM0DS_u_logic_Otr2z4_CLK,
      I => NlwBufferSignal_u_CORTEXM0DS_u_logic_Otr2z4_IN,
      O => u_CORTEXM0DS_u_logic_Otr2z4_27572,
      SET => u_CORTEXM0DS_u_logic_hreset_n_inv,
      RST => GND
    );
  u_CORTEXM0DS_u_logic_Madd_n16585_lut_2_Q : X_LUT6
    generic map(
      LOC => "SLICE_X22Y114",
      INIT => X"00FF33CC00FF33CC"
    )
    port map (
      ADR0 => '1',
      ADR2 => '1',
      ADR4 => u_CORTEXM0DS_u_logic_H67wx4_O67wx4_AND_1705_o,
      ADR3 => u_CORTEXM0DS_u_logic_U09wx4_B19wx4_XOR_31_o,
      ADR1 => u_CORTEXM0DS_u_logic_C192z4_J192z4_AND_6302_o,
      ADR5 => '1',
      O => u_CORTEXM0DS_u_logic_Madd_n16585_lut(2)
    );
  u_CORTEXM0DS_u_logic_Qqbvx41 : X_LUT5
    generic map(
      LOC => "SLICE_X22Y114",
      INIT => X"00003333"
    )
    port map (
      ADR0 => '1',
      ADR2 => '1',
      ADR4 => u_CORTEXM0DS_u_logic_H67wx4_O67wx4_AND_1705_o,
      ADR3 => '1',
      ADR1 => u_CORTEXM0DS_u_logic_C192z4_J192z4_AND_6302_o,
      O => u_CORTEXM0DS_u_logic_Qqbvx4
    );
  u_CORTEXM0DS_u_logic_Madd_n16585_lut_1_Q : X_LUT6
    generic map(
      LOC => "SLICE_X22Y114",
      INIT => X"FC03FC03FC03FC03"
    )
    port map (
      ADR0 => '1',
      ADR4 => '1',
      ADR5 => '1',
      ADR1 => u_CORTEXM0DS_u_logic_H67wx4_O67wx4_AND_1705_o,
      ADR3 => u_CORTEXM0DS_u_logic_E1bvx4,
      ADR2 => u_CORTEXM0DS_u_logic_Toc2z4_Apc2z4_AND_6759_o,
      O => u_CORTEXM0DS_u_logic_Madd_n16585_lut(1)
    );
  u_CORTEXM0DS_u_logic_Iv0wx4_SW0_SW0 : X_LUT6
    generic map(
      LOC => "SLICE_X22Y122",
      INIT => X"CCEECCEEEFCFEFFF"
    )
    port map (
      ADR5 => u_CORTEXM0DS_u_logic_Hy0wx4,
      ADR3 => u_CORTEXM0DS_u_logic_Gdawx4_B19wx4_XOR_41_o,
      ADR0 => u_CORTEXM0DS_u_logic_X8zvx4,
      ADR4 => u_CORTEXM0DS_u_logic_Muawx4,
      ADR2 => u_CORTEXM0DS_u_logic_Fuawx4_26691,
      ADR1 => u_CORTEXM0DS_u_logic_Bpzvx4,
      O => N1381
    );
  u_CORTEXM0DS_u_logic_Ia0wx41_SW0 : X_LUT6
    generic map(
      LOC => "SLICE_X22Y122",
      INIT => X"FFFF3BFFFFFF0AFF"
    )
    port map (
      ADR5 => u_CORTEXM0DS_u_logic_Xd8wx4,
      ADR1 => u_CORTEXM0DS_u_logic_Yw0wx4,
      ADR2 => u_CORTEXM0DS_u_logic_Omcwx4_Vmcwx4_AND_2244_o,
      ADR4 => N1381,
      ADR0 => u_CORTEXM0DS_u_logic_Pri3z4_18_0,
      ADR3 => u_CORTEXM0DS_u_logic_Mx0wx4_27468,
      O => N1124
    );
  u_CORTEXM0DS_u_logic_Yw0wx48_SW0 : X_LUT6
    generic map(
      LOC => "SLICE_X22Y122",
      INIT => X"FBFFFFFFFBFFFFFF"
    )
    port map (
      ADR5 => '1',
      ADR1 => u_CORTEXM0DS_u_logic_Cn43z4_26485,
      ADR4 => u_CORTEXM0DS_u_logic_Svk2z4_25841,
      ADR2 => u_CORTEXM0DS_u_logic_Yaz2z4_25842,
      ADR0 => u_CORTEXM0DS_u_logic_H3d3z4_25834,
      ADR3 => u_CORTEXM0DS_u_logic_T1d3z4_25833,
      O => N769
    );
  u_CORTEXM0DS_u_logic_Cn43z4 : X_FF
    generic map(
      LOC => "SLICE_X22Y122",
      INIT => '1'
    )
    port map (
      CE => u_CORTEXM0DS_u_logic_Rdyvx4_0,
      CLK => NlwBufferSignal_u_CORTEXM0DS_u_logic_Cn43z4_CLK,
      I => NlwBufferSignal_u_CORTEXM0DS_u_logic_Cn43z4_IN,
      O => u_CORTEXM0DS_u_logic_Cn43z4_26485,
      SET => u_CORTEXM0DS_u_logic_hreset_n_inv,
      RST => GND
    );
  u_CORTEXM0DS_u_logic_Gci2z4_u_CORTEXM0DS_u_logic_Gci2z4_CMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => N671_pack_8,
      O => N671
    );
  u_CORTEXM0DS_u_logic_Gci2z4_u_CORTEXM0DS_u_logic_Gci2z4_BMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => u_CORTEXM0DS_u_logic_Kgnwx4_Lcvwx4_AND_4161_o_pack_7,
      O => u_CORTEXM0DS_u_logic_Kgnwx4_Lcvwx4_AND_4161_o
    );
  u_CORTEXM0DS_u_logic_R5zvx4_SW2 : X_MUX2
    generic map(
      LOC => "SLICE_X22Y125"
    )
    port map (
      IA => N1230,
      IB => N1231,
      O => N671_pack_8,
      SEL => u_CORTEXM0DS_u_logic_Gd3wx4
    );
  u_CORTEXM0DS_u_logic_R5zvx4_SW2_F : X_LUT6
    generic map(
      LOC => "SLICE_X22Y125",
      INIT => X"F000F000F055E044"
    )
    port map (
      ADR2 => u_CORTEXM0DS_u_logic_Nd3wx4,
      ADR3 => u_CORTEXM0DS_u_logic_K0qvx4,
      ADR5 => u_CORTEXM0DS_u_logic_Mtqvx4,
      ADR4 => u_CORTEXM0DS_u_logic_I5xwx4_P5xwx4_AND_4367_o,
      ADR0 => u_CORTEXM0DS_u_logic_Hq1wx4,
      ADR1 => u_CORTEXM0DS_u_logic_Kgnwx4_Lcvwx4_AND_4161_o,
      O => N1230
    );
  u_CORTEXM0DS_u_logic_R5zvx4_SW2_G : X_LUT6
    generic map(
      LOC => "SLICE_X22Y125",
      INIT => X"F3F3F3F3F3F3F3A2"
    )
    port map (
      ADR2 => u_CORTEXM0DS_u_logic_Nd3wx4,
      ADR4 => u_CORTEXM0DS_u_logic_Hq1wx4,
      ADR3 => u_CORTEXM0DS_u_logic_I5xwx4_P5xwx4_AND_4367_o,
      ADR5 => u_CORTEXM0DS_u_logic_Kgnwx4_Lcvwx4_AND_4161_o,
      ADR0 => u_CORTEXM0DS_u_logic_Mtqvx4,
      ADR1 => u_CORTEXM0DS_u_logic_K0qvx4,
      O => N1231
    );
  u_CORTEXM0DS_u_logic_Jp3wx41 : X_LUT6
    generic map(
      LOC => "SLICE_X22Y125",
      INIT => X"1100110011001100"
    )
    port map (
      ADR4 => '1',
      ADR2 => '1',
      ADR1 => u_CORTEXM0DS_u_logic_Fij2z4_25819,
      ADR3 => u_CORTEXM0DS_u_logic_Aok2z4_25881,
      ADR0 => u_CORTEXM0DS_u_logic_Ffj2z4_25823,
      ADR5 => '1',
      O => u_CORTEXM0DS_u_logic_Jp3wx4
    );
  u_CORTEXM0DS_u_logic_Kgnwx4_Lcvwx4_AND_4161_o1 : X_LUT5
    generic map(
      LOC => "SLICE_X22Y125",
      INIT => X"0F0FEEFF"
    )
    port map (
      ADR4 => u_CORTEXM0DS_u_logic_R9nwx4,
      ADR2 => u_CORTEXM0DS_u_logic_Wkwwx4_Ay7wx4_AND_4307_o,
      ADR1 => u_CORTEXM0DS_u_logic_Fij2z4_25819,
      ADR3 => u_CORTEXM0DS_u_logic_Aok2z4_25881,
      ADR0 => u_CORTEXM0DS_u_logic_Ffj2z4_25823,
      O => u_CORTEXM0DS_u_logic_Kgnwx4_Lcvwx4_AND_4161_o_pack_7
    );
  u_CORTEXM0DS_u_logic_Gci2z4 : X_FF
    generic map(
      LOC => "SLICE_X22Y125",
      INIT => '1'
    )
    port map (
      CE => u_CORTEXM0DS_u_logic_Jb3wx4_hready_i_AND_1381_o,
      CLK => NlwBufferSignal_u_CORTEXM0DS_u_logic_Gci2z4_CLK,
      I => u_CORTEXM0DS_u_logic_Cb3wx4,
      O => u_CORTEXM0DS_u_logic_Gci2z4_27646,
      SET => u_CORTEXM0DS_u_logic_hreset_n_inv,
      RST => GND
    );
  u_CORTEXM0DS_u_logic_Cb3wx41 : X_LUT6
    generic map(
      LOC => "SLICE_X22Y125",
      INIT => X"5353555555535555"
    )
    port map (
      ADR3 => u_CORTEXM0DS_u_logic_W6iwx4,
      ADR4 => N36,
      ADR0 => N670,
      ADR1 => N671,
      ADR5 => u_CORTEXM0DS_u_logic_Hfxwx4_Ofxwx4_AND_4393_o,
      ADR2 => u_CORTEXM0DS_u_logic_Q8rwx4_X8rwx4_AND_3649_o_26339,
      O => u_CORTEXM0DS_u_logic_Cb3wx4
    );
  u_CORTEXM0DS_u_logic_Zpj2z4 : X_FF
    generic map(
      LOC => "SLICE_X22Y128",
      INIT => '1'
    )
    port map (
      CE => u_CORTEXM0DS_u_logic_Siqvx4,
      CLK => NlwBufferSignal_u_CORTEXM0DS_u_logic_Zpj2z4_CLK,
      I => NlwBufferSignal_u_CORTEXM0DS_u_logic_Zpj2z4_IN,
      O => u_CORTEXM0DS_u_logic_Zpj2z4_27317,
      SET => u_CORTEXM0DS_u_logic_hreset_n_inv,
      RST => GND
    );
  u_CORTEXM0DS_u_logic_Mmux_Whh2z411 : X_LUT6
    generic map(
      LOC => "SLICE_X22Y123",
      INIT => X"555A55AA55565566"
    )
    port map (
      ADR2 => u_CORTEXM0DS_u_logic_C3z2z4_26806,
      ADR3 => u_CORTEXM0DS_u_logic_Bx9vx4_H1cwx4_AND_2232_o,
      ADR4 => u_CORTEXM0DS_u_logic_Y29wx4,
      ADR1 => u_CORTEXM0DS_u_logic_W19wx4,
      ADR0 => u_CORTEXM0DS_u_logic_Wzawx4,
      ADR5 => u_CORTEXM0DS_u_logic_Izpvx4,
      O => u_CORTEXM0DS_u_logic_Whh2z4
    );
  u_CORTEXM0DS_u_logic_Ozo2z4 : X_FF
    generic map(
      LOC => "SLICE_X22Y123",
      INIT => '1'
    )
    port map (
      CE => u_CORTEXM0DS_u_logic_Afyvx4,
      CLK => NlwBufferSignal_u_CORTEXM0DS_u_logic_Ozo2z4_CLK,
      I => NlwBufferSignal_u_CORTEXM0DS_u_logic_Ozo2z4_IN,
      O => u_CORTEXM0DS_u_logic_Ozo2z4_27588,
      SET => u_CORTEXM0DS_u_logic_hreset_n_inv,
      RST => GND
    );
  u_CORTEXM0DS_u_logic_Qk1wx43 : X_LUT6
    generic map(
      LOC => "SLICE_X22Y113",
      INIT => X"AF230000AF23AF23"
    )
    port map (
      ADR5 => u_CORTEXM0DS_u_logic_Pvd3z4_27562,
      ADR2 => u_CORTEXM0DS_u_logic_Aud3z4_27302,
      ADR1 => u_CORTEXM0DS_u_logic_Tyd3z4_26775,
      ADR3 => u_CORTEXM0DS_u_logic_Gsc2z4_Nsc2z4_OR_1316_o,
      ADR4 => u_CORTEXM0DS_u_logic_Gsc2z4_Ptc2z4_OR_1318_o,
      ADR0 => u_CORTEXM0DS_u_logic_Gsc2z4_Lrc2z4_OR_1319_o,
      O => u_CORTEXM0DS_u_logic_Qk1wx43_28814
    );
  u_CORTEXM0DS_u_logic_Rni2z4 : X_FF
    generic map(
      LOC => "SLICE_X22Y113",
      INIT => '1'
    )
    port map (
      CE => u_CORTEXM0DS_u_logic_Yafwx4_0,
      CLK => NlwBufferSignal_u_CORTEXM0DS_u_logic_Rni2z4_CLK,
      I => u_CORTEXM0DS_u_logic_Rafwx4,
      O => u_CORTEXM0DS_u_logic_Rni2z4_26237,
      SET => u_CORTEXM0DS_u_logic_hreset_n_inv,
      RST => GND
    );
  u_CORTEXM0DS_u_logic_Rafwx41 : X_LUT6
    generic map(
      LOC => "SLICE_X22Y113",
      INIT => X"FF33B333B333B333"
    )
    port map (
      ADR3 => u_CORTEXM0DS_u_logic_Nqy2z4_26174,
      ADR0 => u_CORTEXM0DS_u_logic_Fij2z4_25819,
      ADR2 => u_CORTEXM0DS_u_logic_O5t2z4_25820,
      ADR4 => u_CORTEXM0DS_u_logic_Dvy2z4_25831,
      ADR5 => u_CORTEXM0DS_u_logic_Asrwx4_Hsrwx4_AND_3709_o,
      ADR1 => u_CORTEXM0DS_u_logic_Fbfwx4_27386,
      O => u_CORTEXM0DS_u_logic_Rafwx4
    );
  u_CORTEXM0DS_u_logic_Gsc2z4_Lrc2z4_OR_1319_o1 : X_LUT6
    generic map(
      LOC => "SLICE_X22Y113",
      INIT => X"FFFFFFCCFFFFFFFF"
    )
    port map (
      ADR0 => '1',
      ADR2 => '1',
      ADR5 => u_CORTEXM0DS_u_logic_Rni2z4_26237,
      ADR4 => u_CORTEXM0DS_u_logic_Wzy2z4_26238,
      ADR1 => u_CORTEXM0DS_u_logic_Sjj2z4_26064,
      ADR3 => u_CORTEXM0DS_u_logic_Fgm2z4_26065,
      O => u_CORTEXM0DS_u_logic_Gsc2z4_Lrc2z4_OR_1319_o
    );
  u_CORTEXM0DS_u_logic_F32wx41 : X_LUT6
    generic map(
      LOC => "SLICE_X22Y113",
      INIT => X"DDDD0D0D00DD000D"
    )
    port map (
      ADR3 => u_CORTEXM0DS_u_logic_Hq33z4_27067,
      ADR0 => u_CORTEXM0DS_u_logic_Qz43z4_27433,
      ADR2 => u_CORTEXM0DS_u_logic_Z863z4_26844,
      ADR5 => u_CORTEXM0DS_u_logic_Gsc2z4_Erc2z4_OR_1317_o,
      ADR1 => u_CORTEXM0DS_u_logic_Gsc2z4_Ptc2z4_OR_1318_o,
      ADR4 => u_CORTEXM0DS_u_logic_Gsc2z4_Lrc2z4_OR_1319_o,
      O => u_CORTEXM0DS_u_logic_F32wx41_28705
    );
  u_CORTEXM0DS_u_logic_Dl72z4_Kl72z4_AND_6093_o1 : X_LUT6
    generic map(
      LOC => "SLICE_X22Y129",
      INIT => X"AF00AFAF23002323"
    )
    port map (
      ADR2 => u_CORTEXM0DS_u_logic_I443z4_26127,
      ADR4 => u_CORTEXM0DS_u_logic_Rd53z4_27244,
      ADR1 => u_CORTEXM0DS_u_logic_Ql13z4_27279,
      ADR5 => u_CORTEXM0DS_u_logic_Gsc2z4_Nsc2z4_OR_1316_o,
      ADR0 => u_CORTEXM0DS_u_logic_Gsc2z4_Ptc2z4_OR_1318_o,
      ADR3 => u_CORTEXM0DS_u_logic_Gsc2z4_Lrc2z4_OR_1319_o,
      O => u_CORTEXM0DS_u_logic_Dl72z4_Kl72z4_AND_6093_o1_29495
    );
  u_CORTEXM0DS_u_logic_Dl72z4_Kl72z4_AND_6093_o3 : X_LUT6
    generic map(
      LOC => "SLICE_X22Y129",
      INIT => X"05550FFF05550FFF"
    )
    port map (
      ADR5 => '1',
      ADR1 => '1',
      ADR3 => u_CORTEXM0DS_u_logic_Wnh3z4_27593,
      ADR4 => u_CORTEXM0DS_u_logic_Hmh3z4_27383,
      ADR2 => u_CORTEXM0DS_u_logic_Ue9wx4,
      ADR0 => u_CORTEXM0DS_u_logic_Bf9wx4,
      O => u_CORTEXM0DS_u_logic_Dl72z4_Kl72z4_AND_6093_o3_29494
    );
  u_CORTEXM0DS_u_logic_Dl72z4_Kl72z4_AND_6093_o5_SW0_SW0 : X_LUT6
    generic map(
      LOC => "SLICE_X22Y129",
      INIT => X"8000800088008800"
    )
    port map (
      ADR4 => '1',
      ADR5 => u_CORTEXM0DS_u_logic_Djh3z4_27003,
      ADR1 => u_CORTEXM0DS_u_logic_Dl72z4_Kl72z4_AND_6093_o2_27004,
      ADR2 => u_CORTEXM0DS_u_logic_Lrc2z4_Tja2z4_OR_1315_o,
      ADR3 => u_CORTEXM0DS_u_logic_Dl72z4_Kl72z4_AND_6093_o3_29494,
      ADR0 => u_CORTEXM0DS_u_logic_Dl72z4_Kl72z4_AND_6093_o1_29495,
      O => N1082
    );
  u_CORTEXM0DS_u_logic_I443z4 : X_FF
    generic map(
      LOC => "SLICE_X22Y129",
      INIT => '1'
    )
    port map (
      CE => u_CORTEXM0DS_u_logic_Rdyvx4_0,
      CLK => NlwBufferSignal_u_CORTEXM0DS_u_logic_I443z4_CLK,
      I => NlwBufferSignal_u_CORTEXM0DS_u_logic_I443z4_IN,
      O => u_CORTEXM0DS_u_logic_I443z4_26127,
      SET => u_CORTEXM0DS_u_logic_hreset_n_inv,
      RST => GND
    );
  u_CORTEXM0DS_u_logic_Dl72z4_Kl72z4_AND_6093_o5 : X_LUT6
    generic map(
      LOC => "SLICE_X22Y129",
      INIT => X"AA0F000F330F330F"
    )
    port map (
      ADR2 => u_CORTEXM0DS_u_logic_S8k2z4_27001,
      ADR1 => u_CORTEXM0DS_u_logic_Hak2z4_26357,
      ADR0 => u_CORTEXM0DS_u_logic_Fexwx4,
      ADR3 => u_CORTEXM0DS_u_logic_Duc2z4,
      ADR4 => N1082,
      ADR5 => u_CORTEXM0DS_u_logic_Kuc2z4,
      O => u_CORTEXM0DS_u_logic_Dl72z4_Kl72z4_AND_6093_o
    );
  u_CORTEXM0DS_u_logic_R5zvx4_SW4_SW0 : X_LUT6
    generic map(
      LOC => "SLICE_X22Y126",
      INIT => X"AFAFFFFFAFAFFFBB"
    )
    port map (
      ADR4 => u_CORTEXM0DS_u_logic_R9nwx4,
      ADR3 => u_CORTEXM0DS_u_logic_Fij2z4_25819,
      ADR1 => u_CORTEXM0DS_u_logic_Aok2z4_25881,
      ADR5 => u_CORTEXM0DS_u_logic_Ffj2z4_25823,
      ADR2 => u_CORTEXM0DS_u_logic_Wkwwx4_Ay7wx4_AND_4307_o,
      ADR0 => u_CORTEXM0DS_u_logic_Keqvx4_Ync2z4_AND_6755_o,
      O => N1431
    );
  u_CORTEXM0DS_u_logic_Zu23z4 : X_FF
    generic map(
      LOC => "SLICE_X22Y130",
      INIT => '1'
    )
    port map (
      CE => u_CORTEXM0DS_u_logic_Ydyvx4_0,
      CLK => NlwBufferSignal_u_CORTEXM0DS_u_logic_Zu23z4_CLK,
      I => NlwBufferSignal_u_CORTEXM0DS_u_logic_Zu23z4_IN,
      O => u_CORTEXM0DS_u_logic_Zu23z4_29496,
      SET => u_CORTEXM0DS_u_logic_hreset_n_inv,
      RST => GND
    );
  u_CORTEXM0DS_u_logic_Dl72z4_Kl72z4_AND_6093_o2 : X_LUT6
    generic map(
      LOC => "SLICE_X22Y130",
      INIT => X"FFFF3BFFFFFF7FFF"
    )
    port map (
      ADR2 => u_CORTEXM0DS_u_logic_Skh3z4_27535,
      ADR1 => u_CORTEXM0DS_u_logic_Rni2z4_26237,
      ADR0 => u_CORTEXM0DS_u_logic_Wzy2z4_26238,
      ADR5 => u_CORTEXM0DS_u_logic_Zu23z4_29496,
      ADR4 => u_CORTEXM0DS_u_logic_Sjj2z4_26064,
      ADR3 => u_CORTEXM0DS_u_logic_Fgm2z4_26065,
      O => u_CORTEXM0DS_u_logic_Dl72z4_Kl72z4_AND_6093_o2_27004
    );
  u_CORTEXM0DS_u_logic_Mq0wx4_SW0_SW0 : X_LUT6
    generic map(
      LOC => "SLICE_X22Y130",
      INIT => X"F0F0FFF0FFF5F7F7"
    )
    port map (
      ADR5 => u_CORTEXM0DS_u_logic_Qs0wx4,
      ADR4 => u_CORTEXM0DS_u_logic_Ecawx4_B19wx4_XOR_40_o,
      ADR3 => u_CORTEXM0DS_u_logic_X8zvx4,
      ADR1 => u_CORTEXM0DS_u_logic_Muawx4,
      ADR0 => u_CORTEXM0DS_u_logic_Fuawx4_26691,
      ADR2 => u_CORTEXM0DS_u_logic_Bpzvx4,
      O => N1379
    );
  u_CORTEXM0DS_u_logic_Pdbwx49 : X_LUT6
    generic map(
      LOC => "SLICE_X22Y130",
      INIT => X"4433473344FF47FF"
    )
    port map (
      ADR0 => u_CORTEXM0DS_u_logic_Djh3z4_27003,
      ADR4 => u_CORTEXM0DS_u_logic_Rd53z4_27244,
      ADR5 => u_CORTEXM0DS_u_logic_J0v2z4_26066,
      ADR1 => u_CORTEXM0DS_u_logic_Yaz2z4_25842,
      ADR2 => u_CORTEXM0DS_u_logic_H3d3z4_25834,
      ADR3 => u_CORTEXM0DS_u_logic_T1d3z4_25833,
      O => u_CORTEXM0DS_u_logic_Pdbwx49_29497
    );
  u_CORTEXM0DS_u_logic_Pdbwx48_SW0 : X_LUT6
    generic map(
      LOC => "SLICE_X22Y130",
      INIT => X"FF00FFF07700F7F0"
    )
    port map (
      ADR1 => u_CORTEXM0DS_u_logic_Zu23z4_29496,
      ADR4 => u_CORTEXM0DS_u_logic_Svk2z4_25841,
      ADR5 => u_CORTEXM0DS_u_logic_Yaz2z4_25842,
      ADR3 => u_CORTEXM0DS_u_logic_H3d3z4_25834,
      ADR0 => u_CORTEXM0DS_u_logic_T1d3z4_25833,
      ADR2 => u_CORTEXM0DS_u_logic_Pdbwx49_29497,
      O => N1205
    );
  u_CORTEXM0DS_u_logic_Mxor_R99wx4_B19wx4_XOR_32_o_xo_0_1 : X_LUT6
    generic map(
      LOC => "SLICE_X22Y112",
      INIT => X"FF008F70FF008877"
    )
    port map (
      ADR0 => u_CORTEXM0DS_u_logic_Dvy2z4_25831,
      ADR4 => u_CORTEXM0DS_u_logic_Bx9vx4_H1cwx4_AND_2232_o,
      ADR1 => u_CORTEXM0DS_u_logic_Y29wx4,
      ADR5 => u_CORTEXM0DS_u_logic_W19wx4,
      ADR3 => u_CORTEXM0DS_u_logic_Wzawx4,
      ADR2 => u_CORTEXM0DS_u_logic_Gm1wx4,
      O => u_CORTEXM0DS_u_logic_R99wx4_B19wx4_XOR_32_o
    );
  u_CORTEXM0DS_u_logic_Gm1wx418 : X_LUT6
    generic map(
      LOC => "SLICE_X22Y112",
      INIT => X"A0A08080A0A08000"
    )
    port map (
      ADR1 => u_CORTEXM0DS_u_logic_Gm1wx44,
      ADR2 => u_CORTEXM0DS_u_logic_Gm1wx48,
      ADR5 => u_CORTEXM0DS_u_logic_Gm1wx46_27895,
      ADR3 => u_CORTEXM0DS_u_logic_Gm1wx47_26773,
      ADR0 => u_CORTEXM0DS_u_logic_Gm1wx418_29489,
      ADR4 => u_CORTEXM0DS_u_logic_Gm1wx43_27896,
      O => u_CORTEXM0DS_u_logic_Gm1wx4
    );
  u_CORTEXM0DS_u_logic_Gm1wx421 : X_LUT6
    generic map(
      LOC => "SLICE_X22Y112",
      INIT => X"AF002300AFAF2323"
    )
    port map (
      ADR2 => u_CORTEXM0DS_u_logic_Snd3z4_26974,
      ADR5 => u_CORTEXM0DS_u_logic_X1e3z4_26978,
      ADR1 => u_CORTEXM0DS_u_logic_M3e3z4_26720,
      ADR0 => u_CORTEXM0DS_u_logic_Op52z4_Bm52z4_OR_1174_o,
      ADR4 => u_CORTEXM0DS_u_logic_Vp52z4_Zk52z4_OR_1170_o,
      ADR3 => u_CORTEXM0DS_u_logic_Vp52z4_Vb52z4_OR_1171_o,
      O => u_CORTEXM0DS_u_logic_Gm1wx42_29490
    );
  u_CORTEXM0DS_u_logic_M3e3z4 : X_FF
    generic map(
      LOC => "SLICE_X22Y112",
      INIT => '1'
    )
    port map (
      CE => u_CORTEXM0DS_u_logic_Hfyvx4,
      CLK => NlwBufferSignal_u_CORTEXM0DS_u_logic_M3e3z4_CLK,
      I => NlwBufferSignal_u_CORTEXM0DS_u_logic_M3e3z4_IN,
      O => u_CORTEXM0DS_u_logic_M3e3z4_26720,
      SET => u_CORTEXM0DS_u_logic_hreset_n_inv,
      RST => GND
    );
  u_CORTEXM0DS_u_logic_Gm1wx417 : X_LUT6
    generic map(
      LOC => "SLICE_X22Y112",
      INIT => X"FAFBAAAAF0F10000"
    )
    port map (
      ADR0 => u_CORTEXM0DS_u_logic_Gm1wx451,
      ADR3 => u_CORTEXM0DS_u_logic_Svk2z4_25841,
      ADR1 => N1734,
      ADR5 => N1733_0,
      ADR2 => u_CORTEXM0DS_u_logic_Gm1wx414_0,
      ADR4 => u_CORTEXM0DS_u_logic_Gm1wx42_29490,
      O => u_CORTEXM0DS_u_logic_Gm1wx418_29489
    );
  u_CORTEXM0DS_u_logic_Rds2z4_u_CORTEXM0DS_u_logic_Rds2z4_DMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => u_CORTEXM0DS_u_logic_n16585(8),
      O => u_CORTEXM0DS_u_logic_n16585_8_0
    );
  u_CORTEXM0DS_u_logic_Rds2z4_u_CORTEXM0DS_u_logic_Rds2z4_CMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => u_CORTEXM0DS_u_logic_n16585(7),
      O => u_CORTEXM0DS_u_logic_n16585_7_0
    );
  u_CORTEXM0DS_u_logic_Rds2z4_u_CORTEXM0DS_u_logic_Rds2z4_BMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => u_CORTEXM0DS_u_logic_n16585(6),
      O => u_CORTEXM0DS_u_logic_n16585_6_0
    );
  u_CORTEXM0DS_u_logic_Rds2z4_u_CORTEXM0DS_u_logic_Rds2z4_AMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => u_CORTEXM0DS_u_logic_n16585(5),
      O => u_CORTEXM0DS_u_logic_n16585_5_0
    );
  u_CORTEXM0DS_u_logic_Madd_n16585_lut_8_Q : X_LUT6
    generic map(
      LOC => "SLICE_X22Y115",
      INIT => X"93939999936C9966"
    )
    port map (
      ADR3 => u_CORTEXM0DS_u_logic_H67wx4_O67wx4_AND_1705_o,
      ADR4 => u_CORTEXM0DS_u_logic_W19wx4,
      ADR1 => u_CORTEXM0DS_u_logic_Wzawx4,
      ADR2 => u_CORTEXM0DS_u_logic_K952z4_R952z4_AND_5775_o,
      ADR0 => N1525,
      ADR5 => u_CORTEXM0DS_u_logic_Qi62z4_Xi62z4_AND_5937_o,
      O => u_CORTEXM0DS_u_logic_Madd_n16585_lut(8)
    );
  u_CORTEXM0DS_u_logic_Rds2z4 : X_FF
    generic map(
      LOC => "SLICE_X22Y115",
      INIT => '1'
    )
    port map (
      CE => u_CORTEXM0DS_u_logic_G02wx4_inv,
      CLK => NlwBufferSignal_u_CORTEXM0DS_u_logic_Rds2z4_CLK,
      I => u_CORTEXM0DS_u_logic_Pn1wx4_rt_13537,
      O => u_CORTEXM0DS_u_logic_Rds2z4_27503,
      SET => u_CORTEXM0DS_u_logic_hreset_n_inv,
      RST => GND
    );
  u_CORTEXM0DS_u_logic_Madd_n16585_cy_8_Q : X_CARRY4
    generic map(
      LOC => "SLICE_X22Y115"
    )
    port map (
      CI => u_CORTEXM0DS_u_logic_Madd_n16585_cy_4_Q_28396,
      CYINIT => '0',
      CO(3) => u_CORTEXM0DS_u_logic_Madd_n16585_cy_8_Q_28403,
      CO(2) => NLW_u_CORTEXM0DS_u_logic_Madd_n16585_cy_8_CO_2_UNCONNECTED,
      CO(1) => NLW_u_CORTEXM0DS_u_logic_Madd_n16585_cy_8_CO_1_UNCONNECTED,
      CO(0) => NLW_u_CORTEXM0DS_u_logic_Madd_n16585_cy_8_CO_0_UNCONNECTED,
      DI(3) => NlwBufferSignal_u_CORTEXM0DS_u_logic_Madd_n16585_cy_8_DI_3_Q,
      DI(2) => NlwBufferSignal_u_CORTEXM0DS_u_logic_Madd_n16585_cy_8_DI_2_Q,
      DI(1) => NlwBufferSignal_u_CORTEXM0DS_u_logic_Madd_n16585_cy_8_DI_1_Q,
      DI(0) => u_CORTEXM0DS_u_logic_Uubvx4,
      O(3) => u_CORTEXM0DS_u_logic_n16585(8),
      O(2) => u_CORTEXM0DS_u_logic_n16585(7),
      O(1) => u_CORTEXM0DS_u_logic_n16585(6),
      O(0) => u_CORTEXM0DS_u_logic_n16585(5),
      S(3) => u_CORTEXM0DS_u_logic_Madd_n16585_lut(8),
      S(2) => u_CORTEXM0DS_u_logic_Madd_n16585_lut(7),
      S(1) => u_CORTEXM0DS_u_logic_Madd_n16585_lut(6),
      S(0) => u_CORTEXM0DS_u_logic_Madd_n16585_lut(5)
    );
  u_CORTEXM0DS_u_logic_Madd_n16585_lut_7_Q : X_LUT6
    generic map(
      LOC => "SLICE_X22Y115",
      INIT => X"333C333C333C333C"
    )
    port map (
      ADR0 => '1',
      ADR4 => '1',
      ADR1 => u_CORTEXM0DS_u_logic_Uz9wx4_B19wx4_XOR_35_o,
      ADR3 => u_CORTEXM0DS_u_logic_H67wx4_O67wx4_AND_1705_o,
      ADR2 => u_CORTEXM0DS_u_logic_Euzvx4,
      ADR5 => '1',
      O => u_CORTEXM0DS_u_logic_Madd_n16585_lut(7)
    );
  u_CORTEXM0DS_u_logic_Pn1wx4_rt : X_LUT5
    generic map(
      LOC => "SLICE_X22Y115",
      INIT => X"AAAAAAAA"
    )
    port map (
      ADR1 => '1',
      ADR0 => u_CORTEXM0DS_u_logic_Pn1wx4,
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      O => u_CORTEXM0DS_u_logic_Pn1wx4_rt_13537
    );
  u_CORTEXM0DS_u_logic_Madd_n16585_lut_6_Q : X_LUT6
    generic map(
      LOC => "SLICE_X22Y115",
      INIT => X"5656A9A95656A956"
    )
    port map (
      ADR5 => N1669,
      ADR0 => u_CORTEXM0DS_u_logic_Wzawx4,
      ADR1 => u_CORTEXM0DS_u_logic_H67wx4_O67wx4_AND_1705_o,
      ADR3 => u_CORTEXM0DS_u_logic_Hf4xx4_Of4xx4_AND_5191_o,
      ADR4 => N887,
      ADR2 => u_CORTEXM0DS_u_logic_Ov62z4_Vv62z4_AND_5989_o,
      O => u_CORTEXM0DS_u_logic_Madd_n16585_lut(6)
    );
  u_CORTEXM0DS_u_logic_Madd_n16585_lut_5_Q : X_LUT6
    generic map(
      LOC => "SLICE_X22Y115",
      INIT => X"E1111EEEE1111EEE"
    )
    port map (
      ADR4 => u_CORTEXM0DS_u_logic_Wzawx4,
      ADR1 => u_CORTEXM0DS_u_logic_H67wx4_O67wx4_AND_1705_o,
      ADR2 => N800,
      ADR3 => N322,
      ADR0 => u_CORTEXM0DS_u_logic_A272z4_H272z4_AND_6015_o,
      ADR5 => '1',
      O => u_CORTEXM0DS_u_logic_Madd_n16585_lut(5)
    );
  u_CORTEXM0DS_u_logic_Uubvx41 : X_LUT5
    generic map(
      LOC => "SLICE_X22Y115",
      INIT => X"11111111"
    )
    port map (
      ADR4 => '1',
      ADR1 => u_CORTEXM0DS_u_logic_H67wx4_O67wx4_AND_1705_o,
      ADR2 => '1',
      ADR3 => '1',
      ADR0 => u_CORTEXM0DS_u_logic_A272z4_H272z4_AND_6015_o,
      O => u_CORTEXM0DS_u_logic_Uubvx4
    );
  u_CORTEXM0DS_u_logic_Pdbwx46 : X_LUT6
    generic map(
      LOC => "SLICE_X22Y132",
      INIT => X"3F3F3F3F3F3F3F3F"
    )
    port map (
      ADR0 => '1',
      ADR5 => '1',
      ADR4 => '1',
      ADR3 => '1',
      ADR2 => u_CORTEXM0DS_u_logic_M1j2z4_26013,
      ADR1 => u_CORTEXM0DS_u_logic_Wnh3z4_27593,
      O => u_CORTEXM0DS_u_logic_Pdbwx46_29498
    );
  u_CORTEXM0DS_u_logic_Wnh3z4 : X_FF
    generic map(
      LOC => "SLICE_X22Y132",
      INIT => '1'
    )
    port map (
      CE => u_CORTEXM0DS_u_logic_G02wx4_inv,
      CLK => NlwBufferSignal_u_CORTEXM0DS_u_logic_Wnh3z4_CLK,
      I => NlwBufferSignal_u_CORTEXM0DS_u_logic_Wnh3z4_IN,
      O => u_CORTEXM0DS_u_logic_Wnh3z4_27593,
      SET => u_CORTEXM0DS_u_logic_hreset_n_inv,
      RST => GND
    );
  u_CORTEXM0DS_u_logic_Pdbwx47 : X_LUT6
    generic map(
      LOC => "SLICE_X22Y132",
      INIT => X"8080C4C480D580D5"
    )
    port map (
      ADR1 => u_CORTEXM0DS_u_logic_Svk2z4_25841,
      ADR0 => u_CORTEXM0DS_u_logic_T1d3z4_25833,
      ADR5 => u_CORTEXM0DS_u_logic_Yaz2z4_25842,
      ADR4 => u_CORTEXM0DS_u_logic_Vgq2z4_26069,
      ADR2 => u_CORTEXM0DS_u_logic_Pdbwx46_29498,
      ADR3 => u_CORTEXM0DS_u_logic_Gfq2z4_26063,
      O => u_CORTEXM0DS_u_logic_Pdbwx47_29058
    );
  u_CORTEXM0DS_u_logic_Gfq2z4_u_CORTEXM0DS_u_logic_Gfq2z4_AMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => u_CORTEXM0DS_u_logic_Fio2z4_13704,
      O => u_CORTEXM0DS_u_logic_Fio2z4_0
    );
  u_CORTEXM0DS_u_logic_Gfq2z4 : X_FF
    generic map(
      LOC => "SLICE_X22Y131",
      INIT => '1'
    )
    port map (
      CE => u_CORTEXM0DS_u_logic_Siqvx4,
      CLK => NlwBufferSignal_u_CORTEXM0DS_u_logic_Gfq2z4_CLK,
      I => NlwBufferSignal_u_CORTEXM0DS_u_logic_Gfq2z4_IN,
      O => u_CORTEXM0DS_u_logic_Gfq2z4_26063,
      SET => u_CORTEXM0DS_u_logic_hreset_n_inv,
      RST => GND
    );
  u_CORTEXM0DS_u_logic_Fdzvx4_rt : X_LUT5
    generic map(
      LOC => "SLICE_X22Y131",
      INIT => X"FFFF0000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => u_CORTEXM0DS_u_logic_Fdzvx4,
      O => u_CORTEXM0DS_u_logic_Fdzvx4_rt_13703
    );
  u_CORTEXM0DS_u_logic_Fio2z4 : X_FF
    generic map(
      LOC => "SLICE_X22Y131",
      INIT => '1'
    )
    port map (
      CE => u_CORTEXM0DS_u_logic_Siqvx4,
      CLK => NlwBufferSignal_u_CORTEXM0DS_u_logic_Fio2z4_CLK,
      I => u_CORTEXM0DS_u_logic_Fdzvx4_rt_13703,
      O => u_CORTEXM0DS_u_logic_Fio2z4_13704,
      SET => u_CORTEXM0DS_u_logic_hreset_n_inv,
      RST => GND
    );
  u_CORTEXM0DS_u_logic_Mmux_Z78wx4151_SW1 : X_LUT6
    generic map(
      LOC => "SLICE_X23Y119",
      INIT => X"BBB3FFFFAAA0AAA0"
    )
    port map (
      ADR1 => u_CORTEXM0DS_u_logic_Muawx4,
      ADR0 => u_CORTEXM0DS_u_logic_X8zvx4,
      ADR3 => u_CORTEXM0DS_u_logic_Mmux_Z78wx4149_27199,
      ADR5 => u_CORTEXM0DS_u_logic_Mmux_Z78wx4152_27200,
      ADR4 => u_CORTEXM0DS_u_logic_Fuawx4_26691,
      ADR2 => N709,
      O => N998
    );
  u_CORTEXM0DS_u_logic_Mmux_Z78wx4152 : X_LUT6
    generic map(
      LOC => "SLICE_X23Y119",
      INIT => X"FFFFFFFFDFFFFFFF"
    )
    port map (
      ADR1 => N639,
      ADR4 => u_CORTEXM0DS_u_logic_Bsawx4_Isawx4_AND_2022_o31,
      ADR2 => u_CORTEXM0DS_u_logic_Exawx4_Lxawx4_AND_2035_o_27197,
      ADR0 => u_CORTEXM0DS_u_logic_O2bwx4,
      ADR3 => u_CORTEXM0DS_u_logic_Ox1wx4311_27198,
      ADR5 => N998,
      O => u_CORTEXM0DS_u_logic_Mmux_Z78wx4154_27195
    );
  u_CORTEXM0DS_u_logic_Mmux_Z78wx4142_SW0 : X_LUT6
    generic map(
      LOC => "SLICE_X23Y119",
      INIT => X"00CCF0FCAAEEFAFE"
    )
    port map (
      ADR5 => u_CORTEXM0DS_u_logic_E5awx4_B19wx4_XOR_36_o,
      ADR3 => u_CORTEXM0DS_u_logic_M9awx4_B19wx4_XOR_38_o,
      ADR4 => u_CORTEXM0DS_u_logic_Gdawx4_B19wx4_XOR_41_o,
      ADR1 => u_CORTEXM0DS_u_logic_Fj0wx4,
      ADR2 => u_CORTEXM0DS_u_logic_Hy0wx4,
      ADR0 => u_CORTEXM0DS_u_logic_N90wx4,
      O => N945
    );
  u_CORTEXM0DS_u_logic_U9u2z4 : X_FF
    generic map(
      LOC => "SLICE_X23Y119",
      INIT => '1'
    )
    port map (
      CE => u_CORTEXM0DS_u_logic_Hfyvx4,
      CLK => NlwBufferSignal_u_CORTEXM0DS_u_logic_U9u2z4_CLK,
      I => NlwBufferSignal_u_CORTEXM0DS_u_logic_U9u2z4_IN,
      O => u_CORTEXM0DS_u_logic_U9u2z4_27141,
      SET => u_CORTEXM0DS_u_logic_hreset_n_inv,
      RST => GND
    );
  u_CORTEXM0DS_u_logic_Mmux_Z78wx4151_SW0 : X_LUT6
    generic map(
      LOC => "SLICE_X23Y119",
      INIT => X"FFFFFFFFFFFFFFCE"
    )
    port map (
      ADR0 => u_CORTEXM0DS_u_logic_Nozvx4,
      ADR2 => u_CORTEXM0DS_u_logic_J4awx4_O3awx4_AND_1954_o,
      ADR1 => u_CORTEXM0DS_u_logic_Mmux_Z78wx4145,
      ADR5 => u_CORTEXM0DS_u_logic_Mmux_Z78wx4144_27168,
      ADR3 => u_CORTEXM0DS_u_logic_Mmux_Z78wx4140,
      ADR4 => N945,
      O => N709
    );
  u_CORTEXM0DS_u_logic_Va3wx4 : X_LUT6
    generic map(
      LOC => "SLICE_X23Y121",
      INIT => X"0055000500110001"
    )
    port map (
      ADR0 => u_CORTEXM0DS_u_logic_Bpzvx4,
      ADR1 => u_CORTEXM0DS_u_logic_Xd8wx4,
      ADR5 => u_CORTEXM0DS_u_logic_U052z4_B152z4_AND_5742_o,
      ADR4 => u_CORTEXM0DS_u_logic_Omcwx4_Vmcwx4_AND_2244_o,
      ADR3 => N162,
      ADR2 => u_CORTEXM0DS_u_logic_Pri3z4_24_0,
      O => u_CORTEXM0DS_u_logic_Va3wx4_26024
    );
  u_CORTEXM0DS_u_logic_Va3wx4_SW0 : X_LUT6
    generic map(
      LOC => "SLICE_X23Y121",
      INIT => X"5511BB115511FF55"
    )
    port map (
      ADR2 => '1',
      ADR0 => u_CORTEXM0DS_u_logic_Za82z4_Gb82z4_AND_6197_o,
      ADR4 => u_CORTEXM0DS_u_logic_T7cwx4_B19wx4_XOR_52_o,
      ADR5 => u_CORTEXM0DS_u_logic_Muawx4,
      ADR3 => u_CORTEXM0DS_u_logic_X8zvx4,
      ADR1 => u_CORTEXM0DS_u_logic_Fuawx4_26691,
      O => N162
    );
  u_CORTEXM0DS_u_logic_Ox1wx4311 : X_LUT6
    generic map(
      LOC => "SLICE_X23Y121",
      INIT => X"A548FFEDA500FF00"
    )
    port map (
      ADR1 => u_CORTEXM0DS_u_logic_Muawx4,
      ADR4 => u_CORTEXM0DS_u_logic_X8zvx4,
      ADR0 => u_CORTEXM0DS_u_logic_Wzawx4,
      ADR2 => u_CORTEXM0DS_u_logic_Kzbwx4,
      ADR3 => u_CORTEXM0DS_u_logic_Mtbwx4_Ttbwx4_AND_2138_o,
      ADR5 => u_CORTEXM0DS_u_logic_Fuawx4_26691,
      O => u_CORTEXM0DS_u_logic_Ox1wx4311_27198
    );
  u_CORTEXM0DS_u_logic_Z203z4 : X_FF
    generic map(
      LOC => "SLICE_X23Y121",
      INIT => '1'
    )
    port map (
      CE => u_CORTEXM0DS_u_logic_Teyvx4,
      CLK => NlwBufferSignal_u_CORTEXM0DS_u_logic_Z203z4_CLK,
      I => NlwBufferSignal_u_CORTEXM0DS_u_logic_Z203z4_IN,
      O => u_CORTEXM0DS_u_logic_Z203z4_26704,
      SET => u_CORTEXM0DS_u_logic_hreset_n_inv,
      RST => GND
    );
  u_CORTEXM0DS_u_logic_Fuawx4 : X_LUT6
    generic map(
      LOC => "SLICE_X23Y121",
      INIT => X"0FCF00000FCF0FCF"
    )
    port map (
      ADR0 => '1',
      ADR2 => u_CORTEXM0DS_u_logic_Pdi2z4_26208,
      ADR1 => u_CORTEXM0DS_u_logic_Jucwx4,
      ADR3 => N166,
      ADR4 => u_CORTEXM0DS_u_logic_Duc2z4,
      ADR5 => u_CORTEXM0DS_u_logic_I0d2z4_0,
      O => u_CORTEXM0DS_u_logic_Fuawx4_26691
    );
  u_CORTEXM0DS_u_logic_Mmux_Z78wx4155_SW0_SW0 : X_LUT6
    generic map(
      LOC => "SLICE_X23Y122",
      INIT => X"8000000000000000"
    )
    port map (
      ADR1 => u_CORTEXM0DS_u_logic_Fyzvx4,
      ADR4 => u_CORTEXM0DS_u_logic_Do1wx431,
      ADR3 => u_CORTEXM0DS_u_logic_Yqzvx4_26344,
      ADR0 => u_CORTEXM0DS_u_logic_Va3wx4_26024,
      ADR2 => u_CORTEXM0DS_u_logic_Xfzvx42_28960,
      ADR5 => u_CORTEXM0DS_u_logic_K5zvx46,
      O => N531
    );
  u_CORTEXM0DS_u_logic_H6ewx44 : X_LUT6
    generic map(
      LOC => "SLICE_X23Y122",
      INIT => X"0F1FCFDF2F3FEFFF"
    )
    port map (
      ADR5 => u_CORTEXM0DS_u_logic_Eruwx4,
      ADR3 => u_CORTEXM0DS_u_logic_Saqwx4,
      ADR0 => u_CORTEXM0DS_u_logic_Y5ywx4_0,
      ADR4 => N80,
      ADR1 => u_CORTEXM0DS_u_logic_D5ywx4,
      ADR2 => u_CORTEXM0DS_u_logic_Oldwx4,
      O => u_CORTEXM0DS_u_logic_H6ewx44_27545
    );
  u_CORTEXM0DS_u_logic_Iv0wx4 : X_LUT6
    generic map(
      LOC => "SLICE_X23Y122",
      INIT => X"FFFF8888FFFF888C"
    )
    port map (
      ADR0 => u_CORTEXM0DS_u_logic_U2ewx4,
      ADR1 => u_CORTEXM0DS_u_logic_Ziwwx4_Gjwwx4_AND_4301_o2_26018,
      ADR4 => N1124,
      ADR3 => u_CORTEXM0DS_u_logic_Uqwwx4_Brwwx4_AND_4324_o4_26021,
      ADR5 => u_CORTEXM0DS_u_logic_Uqwwx4_Brwwx4_AND_4324_o7_26020,
      ADR2 => u_CORTEXM0DS_u_logic_Uqwwx4_Brwwx4_AND_4324_o10_26019,
      O => u_CORTEXM0DS_u_logic_Iv0wx4_26205
    );
  u_CORTEXM0DS_u_logic_Wzpvx44_SW1 : X_LUT6
    generic map(
      LOC => "SLICE_X23Y124",
      INIT => X"CCCCCCCCCCCCCCCE"
    )
    port map (
      ADR5 => u_CORTEXM0DS_u_logic_Zcn2z4_26468,
      ADR4 => u_CORTEXM0DS_u_logic_Cyq2z4_26532,
      ADR0 => u_ahb_bridge_u_state_machine_HREADY_0,
      ADR3 => u_CORTEXM0DS_u_logic_Ll0xx4_Sl0xx4_AND_4686_o,
      ADR2 => u_CORTEXM0DS_u_logic_Izpvx4,
      ADR1 => u_CORTEXM0DS_u_logic_Rhnvx42_29518,
      O => N456
    );
  u_CORTEXM0DS_u_logic_Rhnvx41 : X_LUT6
    generic map(
      LOC => "SLICE_X23Y124",
      INIT => X"AAAAAAAA0300C000"
    )
    port map (
      ADR0 => u_CORTEXM0DS_u_logic_Idk2z4_25882,
      ADR3 => u_ahb_bridge_u_state_machine_HREADY_0,
      ADR5 => u_CORTEXM0DS_u_logic_Sxpvx4,
      ADR2 => u_CORTEXM0DS_u_logic_Zwcvx4,
      ADR1 => u_CORTEXM0DS_u_logic_Phh2z4,
      ADR4 => u_CORTEXM0DS_u_logic_Pri3z4_32_0,
      O => u_CORTEXM0DS_u_logic_Rhnvx41_29519
    );
  u_CORTEXM0DS_u_logic_Rhnvx42 : X_LUT6
    generic map(
      LOC => "SLICE_X23Y124",
      INIT => X"00F0CCFC00F088F8"
    )
    port map (
      ADR2 => u_CORTEXM0DS_u_logic_Idk2z4_25882,
      ADR3 => u_ahb_bridge_u_state_machine_HREADY_0,
      ADR5 => u_CORTEXM0DS_u_logic_Hq1wx4,
      ADR4 => u_CORTEXM0DS_u_logic_K0qvx4,
      ADR0 => u_CORTEXM0DS_u_logic_Mtqvx4,
      ADR1 => u_CORTEXM0DS_u_logic_Rhnvx41_29519,
      O => u_CORTEXM0DS_u_logic_Rhnvx42_29518
    );
  u_CORTEXM0DS_u_logic_Wzpvx44_SW0 : X_LUT6
    generic map(
      LOC => "SLICE_X23Y124",
      INIT => X"FFFF000CFFFF888C"
    )
    port map (
      ADR1 => u_ahb_bridge_u_state_machine_HREADY_0,
      ADR5 => u_CORTEXM0DS_u_logic_Izpvx4,
      ADR0 => u_CORTEXM0DS_u_logic_K0qvx4,
      ADR2 => u_CORTEXM0DS_u_logic_Hq1wx4,
      ADR3 => u_CORTEXM0DS_u_logic_Mtqvx4,
      ADR4 => u_CORTEXM0DS_u_logic_Rhnvx42_29518,
      O => N455
    );
  u_CORTEXM0DS_u_logic_Tvt2z4 : X_FF
    generic map(
      LOC => "SLICE_X23Y126",
      INIT => '1'
    )
    port map (
      CE => u_CORTEXM0DS_u_logic_Hfyvx4,
      CLK => NlwBufferSignal_u_CORTEXM0DS_u_logic_Tvt2z4_CLK,
      I => NlwBufferSignal_u_CORTEXM0DS_u_logic_Tvt2z4_IN,
      O => u_CORTEXM0DS_u_logic_Tvt2z4_27324,
      SET => u_CORTEXM0DS_u_logic_hreset_n_inv,
      RST => GND
    );
  u_CORTEXM0DS_u_logic_Umi3z4 : X_FF
    generic map(
      LOC => "SLICE_X23Y125",
      INIT => '1'
    )
    port map (
      CE => u_CORTEXM0DS_u_logic_Pu1wx4_inv_0,
      CLK => NlwBufferSignal_u_CORTEXM0DS_u_logic_Umi3z4_CLK,
      I => NlwBufferSignal_u_CORTEXM0DS_u_logic_Umi3z4_IN,
      O => u_CORTEXM0DS_u_logic_Umi3z4_27318,
      SET => u_CORTEXM0DS_u_logic_hreset_n_inv,
      RST => GND
    );
  u_CORTEXM0DS_u_logic_Gm1wx41 : X_LUT6
    generic map(
      LOC => "SLICE_X23Y115",
      INIT => X"CF000500CFCF0505"
    )
    port map (
      ADR2 => u_CORTEXM0DS_u_logic_Q6e3z4_26875,
      ADR0 => u_CORTEXM0DS_u_logic_B5e3z4_26374,
      ADR5 => u_CORTEXM0DS_u_logic_Wce3z4_26776,
      ADR3 => u_CORTEXM0DS_u_logic_Gl52z4_Cc52z4_OR_1163_o,
      ADR1 => u_CORTEXM0DS_u_logic_Bm52z4_Cc52z4_OR_1164_o,
      ADR4 => u_CORTEXM0DS_u_logic_Vp52z4_Gl52z4_OR_1177_o,
      O => u_CORTEXM0DS_u_logic_Gm1wx41_29506
    );
  u_CORTEXM0DS_u_logic_Gm1wx42 : X_LUT6
    generic map(
      LOC => "SLICE_X23Y115",
      INIT => X"44CC040C00000000"
    )
    port map (
      ADR0 => u_CORTEXM0DS_u_logic_U9e3z4_26774,
      ADR3 => u_CORTEXM0DS_u_logic_C51xx4,
      ADR4 => u_CORTEXM0DS_u_logic_Sk52z4_Gl52z4_OR_1165_o,
      ADR2 => u_CORTEXM0DS_u_logic_Tyd3z4_26775,
      ADR1 => u_CORTEXM0DS_u_logic_SF27911,
      ADR5 => u_CORTEXM0DS_u_logic_Gm1wx41_29506,
      O => u_CORTEXM0DS_u_logic_Gm1wx43_27896
    );
  u_CORTEXM0DS_u_logic_Gm1wx46 : X_LUT6
    generic map(
      LOC => "SLICE_X23Y115",
      INIT => X"0333011100000000"
    )
    port map (
      ADR3 => u_CORTEXM0DS_u_logic_U9e3z4_26774,
      ADR0 => u_CORTEXM0DS_u_logic_Tyd3z4_26775,
      ADR1 => u_CORTEXM0DS_u_logic_Wce3z4_26776,
      ADR4 => u_CORTEXM0DS_u_logic_Sk52z4_Gl52z4_OR_1165_o,
      ADR2 => u_CORTEXM0DS_u_logic_C51xx4,
      ADR5 => u_CORTEXM0DS_u_logic_SF27911,
      O => u_CORTEXM0DS_u_logic_Gm1wx47_26773
    );
  u_CORTEXM0DS_u_logic_Tyd3z4 : X_FF
    generic map(
      LOC => "SLICE_X23Y115",
      INIT => '1'
    )
    port map (
      CE => u_CORTEXM0DS_u_logic_Feyvx4_0,
      CLK => NlwBufferSignal_u_CORTEXM0DS_u_logic_Tyd3z4_CLK,
      I => NlwBufferSignal_u_CORTEXM0DS_u_logic_Tyd3z4_IN,
      O => u_CORTEXM0DS_u_logic_Tyd3z4_26775,
      SET => u_CORTEXM0DS_u_logic_hreset_n_inv,
      RST => GND
    );
  u_CORTEXM0DS_u_logic_SF279111 : X_LUT6
    generic map(
      LOC => "SLICE_X23Y115",
      INIT => X"55555155FFFFF3FF"
    )
    port map (
      ADR2 => u_CORTEXM0DS_u_logic_T1d3z4_25833,
      ADR3 => u_CORTEXM0DS_u_logic_Op52z4_Gl52z4_OR_1175_o1,
      ADR4 => u_CORTEXM0DS_u_logic_Svk2z4_25841,
      ADR1 => u_CORTEXM0DS_u_logic_Wqd3z4_26771,
      ADR0 => u_CORTEXM0DS_u_logic_Ibe3z4_26772,
      ADR5 => u_CORTEXM0DS_u_logic_Y21xx4,
      O => u_CORTEXM0DS_u_logic_SF27911
    );
  u_CORTEXM0DS_u_logic_Aud3z4 : X_FF
    generic map(
      LOC => "SLICE_X23Y114",
      INIT => '1'
    )
    port map (
      CE => u_CORTEXM0DS_u_logic_Kdyvx4,
      CLK => NlwBufferSignal_u_CORTEXM0DS_u_logic_Aud3z4_CLK,
      I => NlwBufferSignal_u_CORTEXM0DS_u_logic_Aud3z4_IN,
      O => u_CORTEXM0DS_u_logic_Aud3z4_27302,
      SET => u_CORTEXM0DS_u_logic_hreset_n_inv,
      RST => GND
    );
  u_CORTEXM0DS_u_logic_Gm1wx417_SW1 : X_LUT6
    generic map(
      LOC => "SLICE_X23Y114",
      INIT => X"FFFFFFFFCCFFCCFF"
    )
    port map (
      ADR0 => '1',
      ADR4 => '1',
      ADR2 => '1',
      ADR5 => u_CORTEXM0DS_u_logic_Aud3z4_27302,
      ADR1 => u_CORTEXM0DS_u_logic_H3d3z4_25834,
      ADR3 => u_CORTEXM0DS_u_logic_T1d3z4_25833,
      O => N1734
    );
  u_CORTEXM0DS_u_logic_Yw0wx47 : X_LUT6
    generic map(
      LOC => "SLICE_X23Y120",
      INIT => X"A0AA2022F0FF3033"
    )
    port map (
      ADR3 => u_CORTEXM0DS_u_logic_U9u2z4_27141,
      ADR5 => u_CORTEXM0DS_u_logic_Ozo2z4_27588,
      ADR1 => u_CORTEXM0DS_u_logic_H4p2z4_28985,
      ADR2 => u_CORTEXM0DS_u_logic_Vp52z4_Zk52z4_OR_1170_o,
      ADR4 => u_CORTEXM0DS_u_logic_Gl52z4_Cc52z4_OR_1163_o,
      ADR0 => u_CORTEXM0DS_u_logic_Vp52z4_Gl52z4_OR_1177_o,
      O => u_CORTEXM0DS_u_logic_Yw0wx47_29513
    );
  u_CORTEXM0DS_u_logic_Yw0wx44 : X_LUT6
    generic map(
      LOC => "SLICE_X23Y120",
      INIT => X"08880CCC0AAA0FFF"
    )
    port map (
      ADR5 => u_CORTEXM0DS_u_logic_Z203z4_26704,
      ADR4 => u_CORTEXM0DS_u_logic_Djv2z4_27352,
      ADR2 => u_CORTEXM0DS_u_logic_D1p2z4_26496,
      ADR0 => u_CORTEXM0DS_u_logic_Vp52z4_Bm52z4_OR_1172_o,
      ADR1 => u_CORTEXM0DS_u_logic_Bm52z4_Cc52z4_OR_1164_o,
      ADR3 => u_CORTEXM0DS_u_logic_C51xx4,
      O => u_CORTEXM0DS_u_logic_Yw0wx44_29514
    );
  u_CORTEXM0DS_u_logic_Mxor_Gdawx4_B19wx4_XOR_41_o_xo_0_1 : X_LUT6
    generic map(
      LOC => "SLICE_X23Y120",
      INIT => X"AAAA9955AAAAA9A5"
    )
    port map (
      ADR1 => u_CORTEXM0DS_u_logic_W7z2z4_27966,
      ADR4 => u_CORTEXM0DS_u_logic_Bx9vx4_H1cwx4_AND_2232_o,
      ADR3 => u_CORTEXM0DS_u_logic_Y29wx4,
      ADR0 => u_CORTEXM0DS_u_logic_Wzawx43_26822,
      ADR2 => u_CORTEXM0DS_u_logic_W19wx4,
      ADR5 => u_CORTEXM0DS_u_logic_Yw0wx4,
      O => u_CORTEXM0DS_u_logic_Gdawx4_B19wx4_XOR_41_o
    );
  u_CORTEXM0DS_u_logic_D1p2z4 : X_FF
    generic map(
      LOC => "SLICE_X23Y120",
      INIT => '1'
    )
    port map (
      CE => u_CORTEXM0DS_u_logic_Pu1wx4_inv_0,
      CLK => NlwBufferSignal_u_CORTEXM0DS_u_logic_D1p2z4_CLK,
      I => NlwBufferSignal_u_CORTEXM0DS_u_logic_D1p2z4_IN,
      O => u_CORTEXM0DS_u_logic_D1p2z4_26496,
      SET => u_CORTEXM0DS_u_logic_hreset_n_inv,
      RST => GND
    );
  u_CORTEXM0DS_u_logic_Yw0wx49 : X_LUT6
    generic map(
      LOC => "SLICE_X23Y120",
      INIT => X"8000000000000000"
    )
    port map (
      ADR0 => N769,
      ADR5 => u_CORTEXM0DS_u_logic_Yw0wx43_29071,
      ADR2 => u_CORTEXM0DS_u_logic_Yw0wx46_28972,
      ADR4 => u_CORTEXM0DS_u_logic_Yw0wx47_29513,
      ADR3 => u_CORTEXM0DS_u_logic_Yw0wx45_28930,
      ADR1 => u_CORTEXM0DS_u_logic_Yw0wx44_29514,
      O => u_CORTEXM0DS_u_logic_Yw0wx4
    );
  u_CORTEXM0DS_u_logic_K5zvx463_SW0 : X_LUT6
    generic map(
      LOC => "SLICE_X23Y123",
      INIT => X"FFFAFFFFFFF0FFFF"
    )
    port map (
      ADR1 => '1',
      ADR3 => u_CORTEXM0DS_u_logic_Whh2z4,
      ADR2 => u_CORTEXM0DS_u_logic_X8zvx4,
      ADR5 => u_CORTEXM0DS_u_logic_Idk2z4_25882,
      ADR0 => u_CORTEXM0DS_u_logic_Ymawx4,
      ADR4 => u_CORTEXM0DS_u_logic_Fuawx4_26691,
      O => N494
    );
  u_CORTEXM0DS_u_logic_K5zvx463 : X_LUT6
    generic map(
      LOC => "SLICE_X23Y123",
      INIT => X"F3005100F3F35151"
    )
    port map (
      ADR1 => u_CORTEXM0DS_u_logic_Xd8wx4,
      ADR2 => u_CORTEXM0DS_u_logic_Izpvx4,
      ADR4 => u_CORTEXM0DS_u_logic_Omcwx4_Vmcwx4_AND_2244_o,
      ADR3 => u_CORTEXM0DS_u_logic_K5zvx461_29516,
      ADR5 => N494,
      ADR0 => u_CORTEXM0DS_u_logic_Pri3z4_29_0,
      O => u_CORTEXM0DS_u_logic_K5zvx46
    );
  u_CORTEXM0DS_u_logic_K5zvx461 : X_LUT6
    generic map(
      LOC => "SLICE_X23Y123",
      INIT => X"07770AAA02220AAA"
    )
    port map (
      ADR2 => u_CORTEXM0DS_u_logic_Idk2z4_25882,
      ADR1 => u_CORTEXM0DS_u_logic_X8zvx4,
      ADR3 => u_CORTEXM0DS_u_logic_Ymawx4,
      ADR0 => u_CORTEXM0DS_u_logic_Re72z4_Ye72z4_AND_6067_o,
      ADR4 => u_CORTEXM0DS_u_logic_Whh2z4,
      ADR5 => u_CORTEXM0DS_u_logic_Tkzvx4,
      O => u_CORTEXM0DS_u_logic_K5zvx461_29516
    );
  u_CORTEXM0DS_u_logic_Tkzvx41 : X_LUT6
    generic map(
      LOC => "SLICE_X23Y123",
      INIT => X"0A8A00000A8A0A8A"
    )
    port map (
      ADR1 => u_CORTEXM0DS_u_logic_Jucwx4,
      ADR3 => N166,
      ADR2 => u_CORTEXM0DS_u_logic_Pdi2z4_26208,
      ADR0 => u_CORTEXM0DS_u_logic_Muawx4,
      ADR4 => u_CORTEXM0DS_u_logic_Duc2z4,
      ADR5 => u_CORTEXM0DS_u_logic_I0d2z4_0,
      O => u_CORTEXM0DS_u_logic_Tkzvx4
    );
  u_CORTEXM0DS_u_logic_K55xx4_R55xx4_AND_5295_o9 : X_LUT6
    generic map(
      LOC => "SLICE_X23Y117",
      INIT => X"00F700FF00FF00FF"
    )
    port map (
      ADR5 => u_CORTEXM0DS_u_logic_Nt03z4_27292,
      ADR3 => u_CORTEXM0DS_u_logic_I7r2z4_26745,
      ADR2 => u_CORTEXM0DS_u_logic_Svk2z4_25841,
      ADR1 => u_CORTEXM0DS_u_logic_Yaz2z4_25842,
      ADR0 => u_CORTEXM0DS_u_logic_H3d3z4_25834,
      ADR4 => u_CORTEXM0DS_u_logic_T1d3z4_25833,
      O => u_CORTEXM0DS_u_logic_K55xx4_R55xx4_AND_5295_o11_27351
    );
  u_CORTEXM0DS_u_logic_Xr42z4_Es42z4_AND_5708_o2 : X_LUT6
    generic map(
      LOC => "SLICE_X23Y117",
      INIT => X"7000707077007777"
    )
    port map (
      ADR4 => u_CORTEXM0DS_u_logic_Zpj2z4_27317,
      ADR5 => u_CORTEXM0DS_u_logic_Ki53z4_27063,
      ADR1 => u_CORTEXM0DS_u_logic_Umi3z4_27318,
      ADR2 => u_CORTEXM0DS_u_logic_Sk52z4_Bm52z4_OR_1166_o,
      ADR3 => u_CORTEXM0DS_u_logic_Op52z4_Vb52z4_OR_1173_o,
      ADR0 => u_CORTEXM0DS_u_logic_C51xx4,
      O => u_CORTEXM0DS_u_logic_Xr42z4_Es42z4_AND_5708_o2_27316
    );
  u_CORTEXM0DS_u_logic_Op52z4_Vb52z4_OR_1173_o1 : X_LUT6
    generic map(
      LOC => "SLICE_X23Y117",
      INIT => X"FFFFFFFFFFBBFFBB"
    )
    port map (
      ADR2 => '1',
      ADR4 => '1',
      ADR1 => u_CORTEXM0DS_u_logic_Svk2z4_2_26226,
      ADR0 => u_CORTEXM0DS_u_logic_Yaz2z4_25842,
      ADR5 => u_CORTEXM0DS_u_logic_H3d3z4_25834,
      ADR3 => u_CORTEXM0DS_u_logic_T1d3z4_25833,
      O => u_CORTEXM0DS_u_logic_Op52z4_Vb52z4_OR_1173_o
    );
  u_CORTEXM0DS_u_logic_Yaz2z4 : X_FF
    generic map(
      LOC => "SLICE_X23Y117",
      INIT => '1'
    )
    port map (
      CE => u_CORTEXM0DS_u_logic_K6yvx4,
      CLK => NlwBufferSignal_u_CORTEXM0DS_u_logic_Yaz2z4_CLK,
      I => NlwBufferSignal_u_CORTEXM0DS_u_logic_Yaz2z4_IN,
      O => u_CORTEXM0DS_u_logic_Yaz2z4_25842,
      SET => u_CORTEXM0DS_u_logic_hreset_n_inv,
      RST => GND
    );
  u_CORTEXM0DS_u_logic_Hc1wx42 : X_LUT6
    generic map(
      LOC => "SLICE_X23Y117",
      INIT => X"F3F3515100F30051"
    )
    port map (
      ADR0 => u_CORTEXM0DS_u_logic_Hnr2z4_27435,
      ADR3 => u_CORTEXM0DS_u_logic_Cq93z4_27015,
      ADR1 => u_CORTEXM0DS_u_logic_Slr2z4_28691,
      ADR5 => u_CORTEXM0DS_u_logic_Op52z4_Bm52z4_OR_1174_o,
      ADR2 => u_CORTEXM0DS_u_logic_Gl52z4_Cc52z4_OR_1163_o,
      ADR4 => u_CORTEXM0DS_u_logic_Op52z4_Vb52z4_OR_1173_o,
      O => u_CORTEXM0DS_u_logic_Hc1wx42_28975
    );
  u_CORTEXM0DS_u_logic_N4cvx41 : X_LUT6
    generic map(
      LOC => "SLICE_X23Y116",
      INIT => X"000F000F000F000F"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR5 => '1',
      ADR4 => '1',
      ADR3 => u_CORTEXM0DS_u_logic_H67wx4_O67wx4_AND_1705_o,
      ADR2 => u_CORTEXM0DS_u_logic_Qk1wx4,
      O => u_CORTEXM0DS_u_logic_N4cvx4
    );
  u_CORTEXM0DS_u_logic_Gm1wx45_SW0 : X_LUT6
    generic map(
      LOC => "SLICE_X23Y116",
      INIT => X"CCFC000088880000"
    )
    port map (
      ADR0 => u_CORTEXM0DS_u_logic_Tyd3z4_26775,
      ADR2 => u_CORTEXM0DS_u_logic_U9e3z4_26774,
      ADR3 => u_CORTEXM0DS_u_logic_M1j2z4_26013,
      ADR4 => u_CORTEXM0DS_u_logic_Svk2z4_25841,
      ADR5 => u_CORTEXM0DS_u_logic_Yaz2z4_25842,
      ADR1 => u_CORTEXM0DS_u_logic_H3d3z4_25834,
      O => N1423
    );
  u_CORTEXM0DS_u_logic_Qk1wx45_SW2 : X_LUT6
    generic map(
      LOC => "SLICE_X23Y116",
      INIT => X"AF0FFFFFAF0FFFFF"
    )
    port map (
      ADR5 => '1',
      ADR1 => '1',
      ADR0 => u_CORTEXM0DS_u_logic_U9e3z4_26774,
      ADR3 => u_CORTEXM0DS_u_logic_Bf9wx4,
      ADR2 => u_CORTEXM0DS_u_logic_Qk1wx42_28813,
      ADR4 => u_CORTEXM0DS_u_logic_Qk1wx43_28814,
      O => N1070
    );
  u_CORTEXM0DS_u_logic_U9e3z4 : X_FF
    generic map(
      LOC => "SLICE_X23Y116",
      INIT => '1'
    )
    port map (
      CE => u_CORTEXM0DS_u_logic_Pu1wx4_inv_0,
      CLK => NlwBufferSignal_u_CORTEXM0DS_u_logic_U9e3z4_CLK,
      I => NlwBufferSignal_u_CORTEXM0DS_u_logic_U9e3z4_IN,
      O => u_CORTEXM0DS_u_logic_U9e3z4_26774,
      SET => u_CORTEXM0DS_u_logic_hreset_n_inv,
      RST => GND
    );
  u_CORTEXM0DS_u_logic_Qk1wx45 : X_LUT6
    generic map(
      LOC => "SLICE_X23Y116",
      INIT => X"0303F30353535353"
    )
    port map (
      ADR1 => u_CORTEXM0DS_u_logic_Rkd3z4_28625,
      ADR0 => u_CORTEXM0DS_u_logic_Wce3z4_26776,
      ADR3 => u_CORTEXM0DS_u_logic_Qk1wx41_28812,
      ADR2 => u_CORTEXM0DS_u_logic_Duc2z4,
      ADR4 => N1070,
      ADR5 => u_CORTEXM0DS_u_logic_Kuc2z4,
      O => u_CORTEXM0DS_u_logic_Qk1wx4
    );
  u_CORTEXM0DS_u_logic_Mmux_Hc8wx411 : X_LUT6
    generic map(
      LOC => "SLICE_X23Y118",
      INIT => X"FF0F0F0FFF0FFFFF"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR4 => u_CORTEXM0DS_u_logic_Ecawx4_B19wx4_XOR_40_o,
      ADR3 => u_CORTEXM0DS_u_logic_X8zvx4,
      ADR5 => u_CORTEXM0DS_u_logic_Muawx4,
      ADR2 => u_CORTEXM0DS_u_logic_Fuawx4_26691,
      O => u_CORTEXM0DS_u_logic_Hc8wx4
    );
  u_CORTEXM0DS_u_logic_Mmux_Z78wx4128 : X_LUT6
    generic map(
      LOC => "SLICE_X23Y118",
      INIT => X"7530FFFF75307530"
    )
    port map (
      ADR4 => u_CORTEXM0DS_u_logic_Nozvx4,
      ADR0 => u_CORTEXM0DS_u_logic_Qs0wx4,
      ADR1 => u_CORTEXM0DS_u_logic_N90wx4,
      ADR3 => u_CORTEXM0DS_u_logic_Hc8wx4,
      ADR5 => u_CORTEXM0DS_u_logic_In8wx4,
      ADR2 => u_CORTEXM0DS_u_logic_Jd8wx4,
      O => u_CORTEXM0DS_u_logic_Mmux_Z78wx4127_28699
    );
  u_CORTEXM0DS_u_logic_Mmux_In8wx411 : X_LUT6
    generic map(
      LOC => "SLICE_X23Y118",
      INIT => X"F0FF000FFFFFFFFF"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => u_CORTEXM0DS_u_logic_J4awx4_O3awx4_AND_1954_o,
      ADR4 => u_CORTEXM0DS_u_logic_X8zvx4,
      ADR3 => u_CORTEXM0DS_u_logic_Muawx4,
      ADR5 => u_CORTEXM0DS_u_logic_Fuawx4_26691,
      O => u_CORTEXM0DS_u_logic_In8wx4
    );
  u_CORTEXM0DS_u_logic_Pdbwx42 : X_LUT6
    generic map(
      LOC => "SLICE_X23Y129",
      INIT => X"001100BB000F00AF"
    )
    port map (
      ADR4 => u_CORTEXM0DS_u_logic_Skh3z4_27535,
      ADR2 => u_CORTEXM0DS_u_logic_Jw73z4_26061,
      ADR1 => u_CORTEXM0DS_u_logic_Art2z4_26067,
      ADR3 => u_CORTEXM0DS_u_logic_Svk2z4_25841,
      ADR5 => u_CORTEXM0DS_u_logic_Yaz2z4_25842,
      ADR0 => u_CORTEXM0DS_u_logic_T1d3z4_25833,
      O => u_CORTEXM0DS_u_logic_Pdbwx42_29521
    );
  u_CORTEXM0DS_u_logic_Pdbwx44 : X_LUT6
    generic map(
      LOC => "SLICE_X23Y129",
      INIT => X"FFFFFDFDFFFFFD0D"
    )
    port map (
      ADR0 => u_CORTEXM0DS_u_logic_I443z4_26127,
      ADR2 => u_CORTEXM0DS_u_logic_H3d3z4_25834,
      ADR4 => u_CORTEXM0DS_u_logic_Pdbwx43_29056,
      ADR5 => u_CORTEXM0DS_u_logic_Pdbwx41_29520,
      ADR3 => u_CORTEXM0DS_u_logic_Pdbwx42_29521,
      ADR1 => u_CORTEXM0DS_u_logic_SF1101,
      O => u_CORTEXM0DS_u_logic_Pdbwx44_29057
    );
  u_CORTEXM0DS_u_logic_Jw73z4 : X_FF
    generic map(
      LOC => "SLICE_X23Y129",
      INIT => '1'
    )
    port map (
      CE => u_CORTEXM0DS_u_logic_Wcyvx4,
      CLK => NlwBufferSignal_u_CORTEXM0DS_u_logic_Jw73z4_CLK,
      I => NlwBufferSignal_u_CORTEXM0DS_u_logic_Jw73z4_IN,
      O => u_CORTEXM0DS_u_logic_Jw73z4_26061,
      SET => u_CORTEXM0DS_u_logic_hreset_n_inv,
      RST => GND
    );
  u_CORTEXM0DS_u_logic_Pdbwx41 : X_LUT6
    generic map(
      LOC => "SLICE_X23Y129",
      INIT => X"53530000F0F0F0F0"
    )
    port map (
      ADR3 => '1',
      ADR1 => u_CORTEXM0DS_u_logic_Kiq2z4_26068,
      ADR0 => u_CORTEXM0DS_u_logic_Hak2z4_26357,
      ADR4 => u_CORTEXM0DS_u_logic_Svk2z4_25841,
      ADR5 => u_CORTEXM0DS_u_logic_Yaz2z4_25842,
      ADR2 => u_CORTEXM0DS_u_logic_T1d3z4_25833,
      O => u_CORTEXM0DS_u_logic_Pdbwx41_29520
    );
  u_CORTEXM0DS_u_logic_Jw83z4 : X_FF
    generic map(
      LOC => "SLICE_X23Y134",
      INIT => '1'
    )
    port map (
      CE => u_CORTEXM0DS_u_logic_Xppvx4_0,
      CLK => NlwBufferSignal_u_CORTEXM0DS_u_logic_Jw83z4_CLK,
      I => NlwBufferSignal_u_CORTEXM0DS_u_logic_Jw83z4_IN,
      O => u_CORTEXM0DS_u_logic_Jw83z4_26553,
      SET => u_CORTEXM0DS_u_logic_hreset_n_inv,
      RST => GND
    );
  u_CORTEXM0DS_u_logic_J0v2z4 : X_FF
    generic map(
      LOC => "SLICE_X23Y128",
      INIT => '1'
    )
    port map (
      CE => u_CORTEXM0DS_u_logic_Vfyvx4,
      CLK => NlwBufferSignal_u_CORTEXM0DS_u_logic_J0v2z4_CLK,
      I => NlwBufferSignal_u_CORTEXM0DS_u_logic_J0v2z4_IN,
      O => u_CORTEXM0DS_u_logic_J0v2z4_26066,
      SET => u_CORTEXM0DS_u_logic_hreset_n_inv,
      RST => GND
    );
  u_CORTEXM0DS_u_logic_Sgp2z4 : X_FF
    generic map(
      LOC => "SLICE_X24Y104",
      INIT => '1'
    )
    port map (
      CE => u_CORTEXM0DS_u_logic_Siqvx4,
      CLK => NlwBufferSignal_u_CORTEXM0DS_u_logic_Sgp2z4_CLK,
      I => NlwBufferSignal_u_CORTEXM0DS_u_logic_Sgp2z4_IN,
      O => u_CORTEXM0DS_u_logic_Sgp2z4_26383,
      SET => u_CORTEXM0DS_u_logic_hreset_n_inv,
      RST => GND
    );
  u_CORTEXM0DS_u_logic_St0wx41 : X_LUT6
    generic map(
      LOC => "SLICE_X23Y133",
      INIT => X"B000B0B0BB00BBBB"
    )
    port map (
      ADR5 => u_CORTEXM0DS_u_logic_Fi93z4_26987,
      ADR1 => u_CORTEXM0DS_u_logic_K103z4_26071,
      ADR4 => u_CORTEXM0DS_u_logic_Eun2z4_27429,
      ADR2 => u_CORTEXM0DS_u_logic_Op52z4_Bm52z4_OR_1174_o,
      ADR0 => u_CORTEXM0DS_u_logic_Bm52z4_Cc52z4_OR_1164_o,
      ADR3 => u_CORTEXM0DS_u_logic_Vp52z4_Gl52z4_OR_1177_o,
      O => u_CORTEXM0DS_u_logic_St0wx41_28713
    );
  u_CORTEXM0DS_u_logic_St0wx43_SW0_SW0 : X_LUT6
    generic map(
      LOC => "SLICE_X23Y133",
      INIT => X"F555FDDDF555FDDD"
    )
    port map (
      ADR5 => '1',
      ADR1 => u_CORTEXM0DS_u_logic_Wu53z4_27479,
      ADR2 => u_CORTEXM0DS_u_logic_Tvn2z4_27612,
      ADR0 => u_CORTEXM0DS_u_logic_St0wx42_29524,
      ADR4 => u_CORTEXM0DS_u_logic_Sk52z4_Bm52z4_OR_1166_o,
      ADR3 => u_CORTEXM0DS_u_logic_C51xx4,
      O => N1474
    );
  u_CORTEXM0DS_u_logic_Ixn2z4 : X_FF
    generic map(
      LOC => "SLICE_X23Y133",
      INIT => '1'
    )
    port map (
      CE => u_CORTEXM0DS_u_logic_G02wx4_inv,
      CLK => NlwBufferSignal_u_CORTEXM0DS_u_logic_Ixn2z4_CLK,
      I => NlwBufferSignal_u_CORTEXM0DS_u_logic_Ixn2z4_IN,
      O => u_CORTEXM0DS_u_logic_Ixn2z4_27500,
      SET => u_CORTEXM0DS_u_logic_hreset_n_inv,
      RST => GND
    );
  u_CORTEXM0DS_u_logic_St0wx42 : X_LUT6
    generic map(
      LOC => "SLICE_X23Y133",
      INIT => X"FFFFFFBFFFFFFFBF"
    )
    port map (
      ADR5 => '1',
      ADR1 => u_CORTEXM0DS_u_logic_Ohv2z4_27501,
      ADR4 => u_CORTEXM0DS_u_logic_Svk2z4_25841,
      ADR2 => u_CORTEXM0DS_u_logic_Yaz2z4_25842,
      ADR0 => u_CORTEXM0DS_u_logic_H3d3z4_25834,
      ADR3 => u_CORTEXM0DS_u_logic_T1d3z4_25833,
      O => u_CORTEXM0DS_u_logic_St0wx42_29524
    );
  u_CORTEXM0DS_u_logic_Kkrvx46 : X_LUT6
    generic map(
      LOC => "SLICE_X24Y98",
      INIT => X"0F0F00000F0F0B08"
    )
    port map (
      ADR4 => u_CORTEXM0DS_u_logic_U7w2z4_25900,
      ADR2 => u_CORTEXM0DS_u_logic_Ywi2z4_25901,
      ADR0 => u_CORTEXM0DS_u_logic_S4pwx4,
      ADR3 => u_CORTEXM0DS_u_logic_Kkrvx45_27841,
      ADR5 => u_CORTEXM0DS_u_logic_Tuvwx4,
      ADR1 => u_CORTEXM0DS_u_logic_E5owx4,
      O => u_CORTEXM0DS_u_logic_Kkrvx4
    );
  u_CORTEXM0DS_u_logic_C9rvx43 : X_LUT6
    generic map(
      LOC => "SLICE_X24Y98",
      INIT => X"0040000400100001"
    )
    port map (
      ADR1 => u_CORTEXM0DS_u_logic_Kyi2z4_27762,
      ADR2 => u_CORTEXM0DS_u_logic_Owq2z4_27764,
      ADR3 => N359_0,
      ADR4 => u_CORTEXM0DS_u_logic_W5rvx4,
      ADR0 => u_CORTEXM0DS_u_logic_Kzqvx4,
      ADR5 => u_CORTEXM0DS_u_logic_Kkrvx4,
      O => u_CORTEXM0DS_u_logic_C9rvx43_28916
    );
  u_CORTEXM0DS_u_logic_Kzqvx42 : X_LUT6
    generic map(
      LOC => "SLICE_X24Y98",
      INIT => X"0D0505050F0D0D0D"
    )
    port map (
      ADR4 => u_CORTEXM0DS_u_logic_Aqp2z4_26195,
      ADR1 => u_CORTEXM0DS_u_logic_Qrp2z4_26196,
      ADR0 => u_CORTEXM0DS_u_logic_Hzj2z4_26197,
      ADR3 => u_CORTEXM0DS_u_logic_Vzywx4,
      ADR5 => N90,
      ADR2 => N1009,
      O => u_CORTEXM0DS_u_logic_Kzqvx42_26262
    );
  u_CORTEXM0DS_u_logic_Kzqvx43 : X_LUT6
    generic map(
      LOC => "SLICE_X24Y98",
      INIT => X"0303505FF3F3505F"
    )
    port map (
      ADR3 => N1160,
      ADR2 => u_CORTEXM0DS_u_logic_E5owx42_26193,
      ADR1 => N1161_0,
      ADR5 => N1163_0,
      ADR0 => N1162_0,
      ADR4 => u_CORTEXM0DS_u_logic_Kzqvx42_26262,
      O => u_CORTEXM0DS_u_logic_Kzqvx4
    );
  N120_N120_DMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => u_CORTEXM0DS_u_logic_D6yvx43_14540,
      O => u_CORTEXM0DS_u_logic_D6yvx43_0
    );
  N120_N120_CMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => u_CORTEXM0DS_u_logic_Oedwx4_pack_10,
      O => u_CORTEXM0DS_u_logic_Oedwx4
    );
  u_CORTEXM0DS_u_logic_Qr42z4_SW0 : X_LUT6
    generic map(
      LOC => "SLICE_X24Y103",
      INIT => X"FFFFF0F0FFFFF0F0"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR3 => '1',
      ADR4 => u_CORTEXM0DS_u_logic_Tki2z4_25989,
      ADR2 => u_CORTEXM0DS_u_logic_Fij2z4_25819,
      ADR5 => '1',
      O => N120
    );
  u_CORTEXM0DS_u_logic_D6yvx43 : X_LUT5
    generic map(
      LOC => "SLICE_X24Y103",
      INIT => X"FF33B3B3"
    )
    port map (
      ADR3 => N1919,
      ADR0 => u_CORTEXM0DS_u_logic_Auk2z4_26809,
      ADR1 => u_CORTEXM0DS_u_logic_A8yvx4,
      ADR4 => u_CORTEXM0DS_u_logic_Tki2z4_25989,
      ADR2 => u_CORTEXM0DS_u_logic_Fij2z4_25819,
      O => u_CORTEXM0DS_u_logic_D6yvx43_14540
    );
  u_CORTEXM0DS_u_logic_Oq42z41 : X_LUT6
    generic map(
      LOC => "SLICE_X24Y103",
      INIT => X"CF002300CF002300"
    )
    port map (
      ADR2 => u_CORTEXM0DS_u_logic_Npk2z4_25818,
      ADR4 => u_CORTEXM0DS_u_logic_Ark2z4_25827,
      ADR0 => u_CORTEXM0DS_u_logic_Ffj2z4_25823,
      ADR1 => u_CORTEXM0DS_u_logic_Sgj2z4_25821,
      ADR3 => u_CORTEXM0DS_u_logic_Qr42z4_27355,
      ADR5 => '1',
      O => u_CORTEXM0DS_u_logic_Oq42z4
    );
  u_CORTEXM0DS_u_logic_Oedwx41 : X_LUT5
    generic map(
      LOC => "SLICE_X24Y103",
      INIT => X"CFCFCFCF"
    )
    port map (
      ADR2 => u_CORTEXM0DS_u_logic_Npk2z4_25818,
      ADR3 => '1',
      ADR0 => '1',
      ADR1 => u_CORTEXM0DS_u_logic_Sgj2z4_25821,
      ADR4 => '1',
      O => u_CORTEXM0DS_u_logic_Oedwx4_pack_10
    );
  u_CORTEXM0DS_u_logic_Qr42z4 : X_LUT6
    generic map(
      LOC => "SLICE_X24Y103",
      INIT => X"4C4CCCCC80C0C0C0"
    )
    port map (
      ADR3 => u_CORTEXM0DS_u_logic_Emi2z4_25932,
      ADR5 => u_CORTEXM0DS_u_logic_Npk2z4_25818,
      ADR2 => u_CORTEXM0DS_u_logic_Aok2z4_25881,
      ADR4 => u_CORTEXM0DS_u_logic_Ffj2z4_25823,
      ADR0 => u_CORTEXM0DS_u_logic_Sgj2z4_25821,
      ADR1 => N120,
      O => u_CORTEXM0DS_u_logic_Qr42z4_27355
    );
  u_CORTEXM0DS_u_logic_Fvhvx44 : X_LUT6
    generic map(
      LOC => "SLICE_X24Y103",
      INIT => X"0030000000300050"
    )
    port map (
      ADR3 => u_CORTEXM0DS_u_logic_Tki2z4_25989,
      ADR2 => u_CORTEXM0DS_u_logic_Aok2z4_25881,
      ADR4 => u_CORTEXM0DS_u_logic_Ffj2z4_25823,
      ADR0 => u_CORTEXM0DS_u_logic_Oedwx4,
      ADR5 => u_CORTEXM0DS_u_logic_Fij2z4_25819,
      ADR1 => u_CORTEXM0DS_u_logic_Emi2z4_25932,
      O => u_CORTEXM0DS_u_logic_Fvhvx44_27354
    );
  u_CORTEXM0DS_u_logic_Fli3z4 : X_FF
    generic map(
      LOC => "SLICE_X23Y127",
      INIT => '1'
    )
    port map (
      CE => u_CORTEXM0DS_u_logic_Meyvx4_0,
      CLK => NlwBufferSignal_u_CORTEXM0DS_u_logic_Fli3z4_CLK,
      I => NlwBufferSignal_u_CORTEXM0DS_u_logic_Fli3z4_IN,
      O => u_CORTEXM0DS_u_logic_Fli3z4_27330,
      SET => u_CORTEXM0DS_u_logic_hreset_n_inv,
      RST => GND
    );
  u_CORTEXM0DS_u_logic_Skh3z4 : X_FF
    generic map(
      LOC => "SLICE_X23Y136",
      INIT => '1'
    )
    port map (
      CE => u_CORTEXM0DS_u_logic_Meyvx4_0,
      CLK => NlwBufferSignal_u_CORTEXM0DS_u_logic_Skh3z4_CLK,
      I => NlwBufferSignal_u_CORTEXM0DS_u_logic_Skh3z4_IN,
      O => u_CORTEXM0DS_u_logic_Skh3z4_27535,
      SET => u_CORTEXM0DS_u_logic_hreset_n_inv,
      RST => GND
    );
  N696_N696_CMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => N696,
      O => N696_0
    );
  u_CORTEXM0DS_u_logic_E5owx44_SW3 : X_MUX2
    generic map(
      LOC => "SLICE_X24Y93"
    )
    port map (
      IA => N2017,
      IB => N2018,
      O => N696,
      SEL => u_CORTEXM0DS_u_logic_O6zwx4_Hiuwx4_AND_4562_o
    );
  u_CORTEXM0DS_u_logic_E5owx44_SW3_F : X_LUT6
    generic map(
      LOC => "SLICE_X24Y93",
      INIT => X"22FF005500FF00DD"
    )
    port map (
      ADR2 => '1',
      ADR3 => u_CORTEXM0DS_u_logic_Vzywx4,
      ADR1 => u_CORTEXM0DS_u_logic_Qrp2z4_26196,
      ADR5 => N90,
      ADR4 => u_CORTEXM0DS_u_logic_Aqp2z4_26195,
      ADR0 => u_CORTEXM0DS_u_logic_Hzj2z4_26197,
      O => N2017
    );
  u_CORTEXM0DS_u_logic_E5owx44_SW3_G : X_LUT6
    generic map(
      LOC => "SLICE_X24Y93",
      INIT => X"FF00FF00CFCFCFCF"
    )
    port map (
      ADR0 => '1',
      ADR4 => '1',
      ADR5 => u_CORTEXM0DS_u_logic_Hzj2z4_26197,
      ADR2 => u_CORTEXM0DS_u_logic_Vzywx4,
      ADR1 => u_CORTEXM0DS_u_logic_E5owx43_0,
      ADR3 => u_CORTEXM0DS_u_logic_Aqp2z4_26195,
      O => N2018
    );
  u_CORTEXM0DS_u_logic_E5owx44_SW0 : X_LUT6
    generic map(
      LOC => "SLICE_X24Y95",
      INIT => X"00000000FFFF1FFF"
    )
    port map (
      ADR0 => u_CORTEXM0DS_u_logic_Wbk2z4_26232,
      ADR4 => u_CORTEXM0DS_u_logic_Hzj2z4_26197,
      ADR2 => u_CORTEXM0DS_u_logic_Hzywx4,
      ADR1 => u_CORTEXM0DS_u_logic_S4pwx4,
      ADR5 => u_CORTEXM0DS_u_logic_U8b2z4_B9b2z4_AND_6575_o,
      ADR3 => u_CORTEXM0DS_u_logic_O6zwx4_Hiuwx4_AND_4562_o,
      O => N692
    );
  u_CORTEXM0DS_u_logic_Fexwx45_SW4 : X_LUT6
    generic map(
      LOC => "SLICE_X23Y130",
      INIT => X"44440C3F77770C3F"
    )
    port map (
      ADR3 => u_CORTEXM0DS_u_logic_J0v2z4_26066,
      ADR2 => u_CORTEXM0DS_u_logic_Art2z4_26067,
      ADR0 => u_CORTEXM0DS_u_logic_Kiq2z4_26068,
      ADR5 => u_CORTEXM0DS_u_logic_Vgq2z4_26069,
      ADR4 => u_CORTEXM0DS_u_logic_Sjj2z4_26064,
      ADR1 => u_CORTEXM0DS_u_logic_Fgm2z4_26065,
      O => N1630
    );
  u_CORTEXM0DS_u_logic_Fexwx45_SW0 : X_LUT6
    generic map(
      LOC => "SLICE_X23Y130",
      INIT => X"3355000F3355FF0F"
    )
    port map (
      ADR2 => u_CORTEXM0DS_u_logic_Yx83z4_26060,
      ADR5 => u_CORTEXM0DS_u_logic_Jw73z4_26061,
      ADR1 => u_CORTEXM0DS_u_logic_An63z4_26062,
      ADR0 => u_CORTEXM0DS_u_logic_Gfq2z4_26063,
      ADR4 => u_CORTEXM0DS_u_logic_Sjj2z4_26064,
      ADR3 => u_CORTEXM0DS_u_logic_Fgm2z4_26065,
      O => N1629
    );
  u_CORTEXM0DS_u_logic_H6ewx44_SW0 : X_LUT6
    generic map(
      LOC => "SLICE_X23Y130",
      INIT => X"FFFEFFCE33323302"
    )
    port map (
      ADR3 => u_CORTEXM0DS_u_logic_Rni2z4_26237,
      ADR2 => u_CORTEXM0DS_u_logic_Sjj2z4_26064,
      ADR4 => N1324,
      ADR0 => N1323,
      ADR5 => u_CORTEXM0DS_u_logic_Fexwx4,
      ADR1 => u_CORTEXM0DS_u_logic_Y5ywx4_0,
      O => N80
    );
  u_CORTEXM0DS_u_logic_Yx83z4 : X_FF
    generic map(
      LOC => "SLICE_X23Y130",
      INIT => '1'
    )
    port map (
      CE => u_CORTEXM0DS_u_logic_Xppvx4_0,
      CLK => NlwBufferSignal_u_CORTEXM0DS_u_logic_Yx83z4_CLK,
      I => NlwBufferSignal_u_CORTEXM0DS_u_logic_Yx83z4_IN,
      O => u_CORTEXM0DS_u_logic_Yx83z4_26060,
      SET => u_CORTEXM0DS_u_logic_hreset_n_inv,
      RST => GND
    );
  u_CORTEXM0DS_u_logic_Fexwx45 : X_LUT6
    generic map(
      LOC => "SLICE_X23Y130",
      INIT => X"FAFAEEEEFAFAEEEE"
    )
    port map (
      ADR3 => '1',
      ADR5 => '1',
      ADR0 => u_CORTEXM0DS_u_logic_Rni2z4_26237,
      ADR4 => u_CORTEXM0DS_u_logic_Wzy2z4_26238,
      ADR1 => N1629,
      ADR2 => N1630,
      O => u_CORTEXM0DS_u_logic_Fexwx4
    );
  u_CORTEXM0DS_u_logic_C6mwx43 : X_LUT6
    generic map(
      LOC => "SLICE_X24Y92",
      INIT => X"0000303000047377"
    )
    port map (
      ADR2 => u_CORTEXM0DS_u_logic_Hzywx4,
      ADR0 => u_CORTEXM0DS_u_logic_U8b2z4_B9b2z4_AND_6575_o,
      ADR4 => N696_0,
      ADR1 => u_CORTEXM0DS_u_logic_Ozywx4,
      ADR3 => N697,
      ADR5 => u_CORTEXM0DS_u_logic_E5owx42_26193,
      O => u_CORTEXM0DS_u_logic_C6mwx43_25856
    );
  u_CORTEXM0DS_u_logic_C6mwx41 : X_LUT6
    generic map(
      LOC => "SLICE_X24Y92",
      INIT => X"FFCCFFF0FFAAFFF0"
    )
    port map (
      ADR3 => u_CORTEXM0DS_u_logic_Mqa2z4_Tqa2z4_AND_6540_o,
      ADR1 => N694,
      ADR0 => N693_0,
      ADR2 => N692,
      ADR4 => u_CORTEXM0DS_u_logic_Ozywx4,
      ADR5 => u_CORTEXM0DS_u_logic_E5owx42_26193,
      O => u_CORTEXM0DS_u_logic_C6mwx41_25855
    );
  u_CORTEXM0DS_u_logic_Abovx41 : X_LUT6
    generic map(
      LOC => "SLICE_X24Y92",
      INIT => X"CCCC00C0CCCC00C4"
    )
    port map (
      ADR1 => u_CORTEXM0DS_u_logic_Rqywx4,
      ADR2 => u_CORTEXM0DS_u_logic_Cza2z4_Jza2z4_AND_6554_o,
      ADR4 => N973,
      ADR3 => u_CORTEXM0DS_u_logic_C6mwx41_25855,
      ADR0 => u_CORTEXM0DS_u_logic_C6mwx43_25856,
      ADR5 => u_CORTEXM0DS_u_logic_C6mwx42_25857,
      O => u_CORTEXM0DS_u_logic_Abovx4
    );
  u_CORTEXM0DS_u_logic_C6mwx42 : X_LUT6
    generic map(
      LOC => "SLICE_X24Y92",
      INIT => X"100010301500153F"
    )
    port map (
      ADR4 => u_CORTEXM0DS_u_logic_X9n2z4_27204,
      ADR0 => u_CORTEXM0DS_u_logic_B1a3z4_26215,
      ADR3 => u_CORTEXM0DS_u_logic_S4pwx4,
      ADR2 => u_CORTEXM0DS_u_logic_E5owx42_26193,
      ADR5 => N1052,
      ADR1 => N1053,
      O => u_CORTEXM0DS_u_logic_C6mwx42_25857
    );
  u_CORTEXM0DS_u_logic_An63z4 : X_FF
    generic map(
      LOC => "SLICE_X23Y131",
      INIT => '1'
    )
    port map (
      CE => u_CORTEXM0DS_u_logic_Ddyvx4_0,
      CLK => NlwBufferSignal_u_CORTEXM0DS_u_logic_An63z4_CLK,
      I => NlwBufferSignal_u_CORTEXM0DS_u_logic_An63z4_IN,
      O => u_CORTEXM0DS_u_logic_An63z4_26062,
      SET => u_CORTEXM0DS_u_logic_hreset_n_inv,
      RST => GND
    );
  u_CORTEXM0DS_u_logic_Pdbwx43 : X_LUT6
    generic map(
      LOC => "SLICE_X23Y131",
      INIT => X"000000000A0A0000"
    )
    port map (
      ADR3 => '1',
      ADR1 => '1',
      ADR4 => u_CORTEXM0DS_u_logic_Svk2z4_25841,
      ADR5 => u_CORTEXM0DS_u_logic_An63z4_26062,
      ADR2 => u_CORTEXM0DS_u_logic_Yaz2z4_25842,
      ADR0 => u_CORTEXM0DS_u_logic_H3d3z4_25834,
      O => u_CORTEXM0DS_u_logic_Pdbwx43_29056
    );
  u_CORTEXM0DS_u_logic_Mxor_Ecawx4_B19wx4_XOR_40_o_xo_0_1 : X_LUT6
    generic map(
      LOC => "SLICE_X23Y132",
      INIT => X"FFFF88F800007707"
    )
    port map (
      ADR0 => u_CORTEXM0DS_u_logic_K9z2z4_27965,
      ADR4 => u_CORTEXM0DS_u_logic_Bx9vx4_H1cwx4_AND_2232_o,
      ADR1 => u_CORTEXM0DS_u_logic_Y29wx4,
      ADR5 => u_CORTEXM0DS_u_logic_Wzawx43_26822,
      ADR2 => u_CORTEXM0DS_u_logic_W19wx4,
      ADR3 => u_CORTEXM0DS_u_logic_St0wx4,
      O => u_CORTEXM0DS_u_logic_Ecawx4_B19wx4_XOR_40_o
    );
  u_CORTEXM0DS_u_logic_Vgq2z4 : X_FF
    generic map(
      LOC => "SLICE_X23Y132",
      INIT => '1'
    )
    port map (
      CE => u_CORTEXM0DS_u_logic_Ofyvx4,
      CLK => NlwBufferSignal_u_CORTEXM0DS_u_logic_Vgq2z4_CLK,
      I => NlwBufferSignal_u_CORTEXM0DS_u_logic_Vgq2z4_IN,
      O => u_CORTEXM0DS_u_logic_Vgq2z4_26069,
      SET => u_CORTEXM0DS_u_logic_hreset_n_inv,
      RST => GND
    );
  u_CORTEXM0DS_u_logic_St0wx410 : X_LUT6
    generic map(
      LOC => "SLICE_X23Y132",
      INIT => X"0200000022000000"
    )
    port map (
      ADR5 => u_CORTEXM0DS_u_logic_Ixn2z4_27500,
      ADR2 => u_CORTEXM0DS_u_logic_Y21xx4,
      ADR0 => u_CORTEXM0DS_u_logic_St0wx48_0,
      ADR3 => u_CORTEXM0DS_u_logic_St0wx41_28713,
      ADR4 => u_CORTEXM0DS_u_logic_St0wx49_28714,
      ADR1 => N1474,
      O => u_CORTEXM0DS_u_logic_St0wx4
    );
  u_CORTEXM0DS_u_logic_Yu52z4_Fv52z4_OR_1181_o_SW1 : X_LUT6
    generic map(
      LOC => "SLICE_X24Y99",
      INIT => X"FFFFFFFFFFFFFFCF"
    )
    port map (
      ADR0 => '1',
      ADR5 => u_CORTEXM0DS_u_logic_Nsk2z4_25994,
      ADR4 => u_CORTEXM0DS_u_logic_Emi2z4_25932,
      ADR1 => u_CORTEXM0DS_u_logic_L8t2z4_25825,
      ADR3 => u_CORTEXM0DS_u_logic_Npk2z4_25818,
      ADR2 => u_CORTEXM0DS_u_logic_Aok2z4_25881,
      O => N1843
    );
  u_CORTEXM0DS_u_logic_E5owx44_SW7 : X_LUT6
    generic map(
      LOC => "SLICE_X24Y97",
      INIT => X"FFFFFFFEFFFFFFFF"
    )
    port map (
      ADR0 => u_CORTEXM0DS_u_logic_Wbk2z4_26232,
      ADR3 => u_CORTEXM0DS_u_logic_U7w2z4_25900,
      ADR1 => u_CORTEXM0DS_u_logic_Ywi2z4_25901,
      ADR2 => u_CORTEXM0DS_u_logic_Hzj2z4_26197,
      ADR4 => u_CORTEXM0DS_u_logic_S4pwx4,
      ADR5 => u_CORTEXM0DS_u_logic_O6zwx4_Hiuwx4_AND_4562_o,
      O => N1160
    );
  u_CORTEXM0DS_u_logic_Djh3z4 : X_FF
    generic map(
      LOC => "SLICE_X23Y135",
      INIT => '1'
    )
    port map (
      CE => u_CORTEXM0DS_u_logic_Teyvx4,
      CLK => NlwBufferSignal_u_CORTEXM0DS_u_logic_Djh3z4_CLK,
      I => NlwBufferSignal_u_CORTEXM0DS_u_logic_Djh3z4_IN,
      O => u_CORTEXM0DS_u_logic_Djh3z4_27003,
      SET => u_CORTEXM0DS_u_logic_hreset_n_inv,
      RST => GND
    );
  u_CORTEXM0DS_u_logic_Mmux_Z78wx4111 : X_LUT6
    generic map(
      LOC => "SLICE_X24Y107",
      INIT => X"FF00FFFF77007777"
    )
    port map (
      ADR2 => '1',
      ADR4 => u_CORTEXM0DS_u_logic_Fij2z4_25819,
      ADR5 => u_CORTEXM0DS_u_logic_Dw7wx4,
      ADR1 => u_CORTEXM0DS_u_logic_Pkwwx4,
      ADR0 => u_CORTEXM0DS_u_logic_Vy7wx4,
      ADR3 => u_CORTEXM0DS_u_logic_Ok7wx4,
      O => u_CORTEXM0DS_u_logic_Mmux_Z78wx411
    );
  u_CORTEXM0DS_u_logic_Mmux_Z78wx4115 : X_LUT6
    generic map(
      LOC => "SLICE_X24Y107",
      INIT => X"F2FA22AA22AA22AA"
    )
    port map (
      ADR5 => u_CORTEXM0DS_u_logic_Dp7wx4,
      ADR3 => u_CORTEXM0DS_u_logic_Zwwwx4_Gxwwx4_AND_4345_o,
      ADR1 => u_CORTEXM0DS_u_logic_Vgwwx4_Chwwx4_AND_4288_o,
      ADR2 => u_CORTEXM0DS_u_logic_Mq7wx4,
      ADR4 => u_CORTEXM0DS_u_logic_Mmux_Z78wx4148,
      ADR0 => u_CORTEXM0DS_u_logic_Mmux_Z78wx412_27904,
      O => u_CORTEXM0DS_u_logic_Mmux_Z78wx4115_27926
    );
  u_CORTEXM0DS_u_logic_Mmux_Z78wx419 : X_LUT6
    generic map(
      LOC => "SLICE_X24Y107",
      INIT => X"FFAEFF0CAEAE0C0C"
    )
    port map (
      ADR0 => u_CORTEXM0DS_u_logic_Mmux_Z78wx411,
      ADR1 => u_CORTEXM0DS_u_logic_Mmux_Z78wx4148,
      ADR3 => u_CORTEXM0DS_u_logic_Mmux_Z78wx418_27909,
      ADR4 => u_CORTEXM0DS_u_logic_Mmux_Z78wx419_27910,
      ADR2 => u_CORTEXM0DS_u_logic_Iwdwx4,
      ADR5 => u_CORTEXM0DS_u_logic_Mmux_Z78wx412_27904,
      O => u_CORTEXM0DS_u_logic_Mmux_Z78wx4110_27907
    );
  u_CORTEXM0DS_u_logic_Ec43z4 : X_FF
    generic map(
      LOC => "SLICE_X24Y107",
      INIT => '1'
    )
    port map (
      CE => u_CORTEXM0DS_u_logic_Rdyvx4_0,
      CLK => NlwBufferSignal_u_CORTEXM0DS_u_logic_Ec43z4_CLK,
      I => NlwBufferSignal_u_CORTEXM0DS_u_logic_Ec43z4_IN,
      O => u_CORTEXM0DS_u_logic_Ec43z4_26843,
      SET => u_CORTEXM0DS_u_logic_hreset_n_inv,
      RST => GND
    );
  u_CORTEXM0DS_u_logic_Mmux_Z78wx4121 : X_LUT6
    generic map(
      LOC => "SLICE_X24Y107",
      INIT => X"0F5F5F5F0F1F1F1F"
    )
    port map (
      ADR5 => u_CORTEXM0DS_u_logic_Ark2z4_25827,
      ADR1 => u_CORTEXM0DS_u_logic_Oedwx4,
      ADR3 => u_CORTEXM0DS_u_logic_Pkwwx4,
      ADR4 => u_CORTEXM0DS_u_logic_Vy7wx4,
      ADR0 => u_CORTEXM0DS_u_logic_Mcgvx4_Zm7wx4_AND_4311_o_0,
      ADR2 => u_CORTEXM0DS_u_logic_Bpdwx4,
      O => u_CORTEXM0DS_u_logic_Mmux_Z78wx412_27904
    );
  u_CORTEXM0DS_u_logic_Hf4xx4_Of4xx4_AND_5191_o3 : X_LUT6
    generic map(
      LOC => "SLICE_X24Y106",
      INIT => X"FFFFFF55FFFF7F55"
    )
    port map (
      ADR3 => u_CORTEXM0DS_u_logic_Yaz2z4_25842,
      ADR5 => u_CORTEXM0DS_u_logic_H3d3z4_25834,
      ADR1 => u_CORTEXM0DS_u_logic_Wmp2z4_27089,
      ADR2 => u_CORTEXM0DS_u_logic_M1j2z4_26013,
      ADR4 => u_CORTEXM0DS_u_logic_Hf4xx4_Of4xx4_AND_5191_o2_29526,
      ADR0 => u_CORTEXM0DS_u_logic_SF1101,
      O => u_CORTEXM0DS_u_logic_Hf4xx4_Of4xx4_AND_5191_o3_27088
    );
  u_CORTEXM0DS_u_logic_Wmp2z4 : X_FF
    generic map(
      LOC => "SLICE_X24Y106",
      INIT => '1'
    )
    port map (
      CE => u_CORTEXM0DS_u_logic_G02wx4_inv,
      CLK => NlwBufferSignal_u_CORTEXM0DS_u_logic_Wmp2z4_CLK,
      I => NlwBufferSignal_u_CORTEXM0DS_u_logic_Wmp2z4_IN,
      O => u_CORTEXM0DS_u_logic_Wmp2z4_27089,
      SET => u_CORTEXM0DS_u_logic_hreset_n_inv,
      RST => GND
    );
  u_CORTEXM0DS_u_logic_Hf4xx4_Of4xx4_AND_5191_o2 : X_LUT6
    generic map(
      LOC => "SLICE_X24Y106",
      INIT => X"0333033300000000"
    )
    port map (
      ADR0 => '1',
      ADR4 => '1',
      ADR3 => u_CORTEXM0DS_u_logic_V233z4_26639,
      ADR1 => u_CORTEXM0DS_u_logic_Svk2z4_25841,
      ADR2 => u_CORTEXM0DS_u_logic_H3d3z4_25834,
      ADR5 => u_CORTEXM0DS_u_logic_T1d3z4_25833,
      O => u_CORTEXM0DS_u_logic_Hf4xx4_Of4xx4_AND_5191_o2_29526
    );
  u_CORTEXM0DS_u_logic_Z863z4_u_CORTEXM0DS_u_logic_Z863z4_CMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => N858,
      O => N858_0
    );
  u_CORTEXM0DS_u_logic_Uqwwx4_Brwwx4_AND_4324_o4_SW4 : X_MUX2
    generic map(
      LOC => "SLICE_X24Y111"
    )
    port map (
      IA => N1248,
      IB => N1249,
      O => N858,
      SEL => u_CORTEXM0DS_u_logic_Uqwwx4_Brwwx4_AND_4324_o3_27510
    );
  u_CORTEXM0DS_u_logic_Uqwwx4_Brwwx4_AND_4324_o4_SW4_F : X_LUT6
    generic map(
      LOC => "SLICE_X24Y111",
      INIT => X"AA008800AA008A00"
    )
    port map (
      ADR2 => u_CORTEXM0DS_u_logic_Uqwwx4_Brwwx4_AND_4324_o1_27507,
      ADR1 => u_CORTEXM0DS_u_logic_Aok2z4_25881,
      ADR5 => u_CORTEXM0DS_u_logic_Ffj2z4_25823,
      ADR4 => u_CORTEXM0DS_u_logic_U2ewx4,
      ADR3 => u_CORTEXM0DS_u_logic_Cbvwx4,
      ADR0 => N476,
      O => N1248
    );
  u_CORTEXM0DS_u_logic_Uqwwx4_Brwwx4_AND_4324_o4_SW4_G : X_LUT6
    generic map(
      LOC => "SLICE_X24Y111",
      INIT => X"F000F000F0000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR5 => u_CORTEXM0DS_u_logic_Aok2z4_25881,
      ADR4 => u_CORTEXM0DS_u_logic_U2ewx4,
      ADR2 => u_CORTEXM0DS_u_logic_Cbvwx4,
      ADR3 => N476,
      O => N1249
    );
  u_CORTEXM0DS_u_logic_Hc1wx45 : X_LUT6
    generic map(
      LOC => "SLICE_X24Y111",
      INIT => X"BFFFBBFFBFFFFFFF"
    )
    port map (
      ADR2 => u_CORTEXM0DS_u_logic_D923z4_25849,
      ADR5 => u_CORTEXM0DS_u_logic_Vr43z4_27451,
      ADR1 => u_CORTEXM0DS_u_logic_Svk2z4_25841,
      ADR0 => u_CORTEXM0DS_u_logic_Yaz2z4_25842,
      ADR4 => u_CORTEXM0DS_u_logic_H3d3z4_25834,
      ADR3 => u_CORTEXM0DS_u_logic_T1d3z4_25833,
      O => u_CORTEXM0DS_u_logic_Hc1wx45_28973
    );
  u_CORTEXM0DS_u_logic_Z863z4 : X_FF
    generic map(
      LOC => "SLICE_X24Y111",
      INIT => '1'
    )
    port map (
      CE => u_CORTEXM0DS_u_logic_Kdyvx4,
      CLK => NlwBufferSignal_u_CORTEXM0DS_u_logic_Z863z4_CLK,
      I => NlwBufferSignal_u_CORTEXM0DS_u_logic_Z863z4_IN,
      O => u_CORTEXM0DS_u_logic_Z863z4_26844,
      SET => u_CORTEXM0DS_u_logic_hreset_n_inv,
      RST => GND
    );
  u_CORTEXM0DS_u_logic_Uqwwx4_Brwwx4_AND_4324_o1 : X_LUT6
    generic map(
      LOC => "SLICE_X24Y111",
      INIT => X"0000CCCC0000CCCC"
    )
    port map (
      ADR0 => '1',
      ADR5 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR1 => u_CORTEXM0DS_u_logic_C3w2z4_28569,
      ADR4 => u_CORTEXM0DS_u_logic_Wxp2z4_27554,
      O => u_CORTEXM0DS_u_logic_Uqwwx4_Brwwx4_AND_4324_o1_27507
    );
  u_CORTEXM0DS_u_logic_Lr9wx45_SW2 : X_LUT6
    generic map(
      LOC => "SLICE_X24Y113",
      INIT => X"051105BBAF11AFBB"
    )
    port map (
      ADR1 => u_CORTEXM0DS_u_logic_Qyc3z4_27577,
      ADR4 => u_CORTEXM0DS_u_logic_Rvv2z4_27614,
      ADR5 => u_CORTEXM0DS_u_logic_Imu2z4_27461,
      ADR2 => u_CORTEXM0DS_u_logic_Rr83z4_29531,
      ADR0 => u_CORTEXM0DS_u_logic_Wzy2z4_26238,
      ADR3 => u_CORTEXM0DS_u_logic_Fgm2z4_26065,
      O => N1441
    );
  u_CORTEXM0DS_u_logic_P12wx42 : X_LUT6
    generic map(
      LOC => "SLICE_X24Y113",
      INIT => X"00330F0FFF33FF0F"
    )
    port map (
      ADR0 => '1',
      ADR5 => u_CORTEXM0DS_u_logic_Ii73z4_27049,
      ADR2 => u_CORTEXM0DS_u_logic_Qyc3z4_27577,
      ADR1 => u_CORTEXM0DS_u_logic_Rr83z4_29531,
      ADR3 => u_CORTEXM0DS_u_logic_Svk2z4_25841,
      ADR4 => u_CORTEXM0DS_u_logic_H3d3z4_25834,
      O => u_CORTEXM0DS_u_logic_P12wx42_29530
    );
  u_CORTEXM0DS_u_logic_Rr83z4 : X_FF
    generic map(
      LOC => "SLICE_X24Y113",
      INIT => '1'
    )
    port map (
      CE => u_CORTEXM0DS_u_logic_Wcyvx4,
      CLK => NlwBufferSignal_u_CORTEXM0DS_u_logic_Rr83z4_CLK,
      I => NlwBufferSignal_u_CORTEXM0DS_u_logic_Rr83z4_IN,
      O => u_CORTEXM0DS_u_logic_Rr83z4_29531,
      SET => u_CORTEXM0DS_u_logic_hreset_n_inv,
      RST => GND
    );
  u_CORTEXM0DS_u_logic_P12wx43 : X_LUT6
    generic map(
      LOC => "SLICE_X24Y113",
      INIT => X"5555F0F00033F0F0"
    )
    port map (
      ADR4 => u_CORTEXM0DS_u_logic_T1d3z4_25833,
      ADR5 => u_CORTEXM0DS_u_logic_H3d3z4_25834,
      ADR1 => u_CORTEXM0DS_u_logic_Z863z4_26844,
      ADR3 => u_CORTEXM0DS_u_logic_Svk2z4_25841,
      ADR0 => u_CORTEXM0DS_u_logic_Hq33z4_27067,
      ADR2 => u_CORTEXM0DS_u_logic_P12wx42_29530,
      O => u_CORTEXM0DS_u_logic_P12wx43_28879
    );
  u_CORTEXM0DS_u_logic_O2g3z4 : X_FF
    generic map(
      LOC => "SLICE_X24Y109",
      INIT => '1'
    )
    port map (
      CE => u_CORTEXM0DS_u_logic_G02wx4_inv,
      CLK => NlwBufferSignal_u_CORTEXM0DS_u_logic_O2g3z4_CLK,
      I => NlwBufferSignal_u_CORTEXM0DS_u_logic_O2g3z4_IN,
      O => u_CORTEXM0DS_u_logic_O2g3z4_26765,
      SET => u_CORTEXM0DS_u_logic_hreset_n_inv,
      RST => GND
    );
  u_CORTEXM0DS_u_logic_Mmux_Z78wx4119 : X_LUT6
    generic map(
      LOC => "SLICE_X24Y109",
      INIT => X"BFBFFFFFBFBFFFFF"
    )
    port map (
      ADR5 => '1',
      ADR3 => '1',
      ADR1 => u_CORTEXM0DS_u_logic_Asdwx4,
      ADR2 => u_CORTEXM0DS_u_logic_B8uwx4_I8uwx4_AND_4026_o,
      ADR4 => u_CORTEXM0DS_u_logic_Xs7wx4,
      ADR0 => u_CORTEXM0DS_u_logic_U18wx4,
      O => u_CORTEXM0DS_u_logic_Mmux_Z78wx4119_27960
    );
  u_CORTEXM0DS_u_logic_B8uwx4_I8uwx4_AND_4026_o1 : X_LUT6
    generic map(
      LOC => "SLICE_X24Y109",
      INIT => X"AACCAACCFFF000F0"
    )
    port map (
      ADR1 => u_CORTEXM0DS_u_logic_Icxwx4,
      ADR0 => u_CORTEXM0DS_u_logic_D9uwx4,
      ADR2 => u_CORTEXM0DS_u_logic_Mnvwx4,
      ADR4 => u_CORTEXM0DS_u_logic_G4qwx4,
      ADR5 => u_CORTEXM0DS_u_logic_Y5ywx4_0,
      ADR3 => u_CORTEXM0DS_u_logic_D5ywx4,
      O => u_CORTEXM0DS_u_logic_B8uwx4_I8uwx4_AND_4026_o
    );
  u_CORTEXM0DS_u_logic_Asdwx41 : X_LUT6
    generic map(
      LOC => "SLICE_X24Y109",
      INIT => X"FA0ACFCFFA0AC0C0"
    )
    port map (
      ADR0 => u_CORTEXM0DS_u_logic_Icxwx4,
      ADR5 => u_CORTEXM0DS_u_logic_U7uwx4,
      ADR1 => u_CORTEXM0DS_u_logic_Mnvwx4,
      ADR3 => u_CORTEXM0DS_u_logic_G4qwx4,
      ADR2 => u_CORTEXM0DS_u_logic_Y5ywx4_0,
      ADR4 => u_CORTEXM0DS_u_logic_D5ywx4,
      O => u_CORTEXM0DS_u_logic_Asdwx4
    );
  u_CORTEXM0DS_u_logic_Swpwx4_Zwpwx4_AND_3507_o3 : X_LUT6
    generic map(
      LOC => "SLICE_X24Y109",
      INIT => X"AA22A2A200000000"
    )
    port map (
      ADR0 => u_CORTEXM0DS_u_logic_Swpwx4_Zwpwx4_AND_3507_o1_26815,
      ADR5 => u_CORTEXM0DS_u_logic_Swpwx4_Zwpwx4_AND_3507_o2_28029,
      ADR4 => u_CORTEXM0DS_u_logic_Oldwx4,
      ADR3 => u_CORTEXM0DS_u_logic_Iypwx4_Pypwx4_AND_3512_o,
      ADR1 => u_CORTEXM0DS_u_logic_L5owx4,
      ADR2 => u_CORTEXM0DS_u_logic_Asdwx4,
      O => u_CORTEXM0DS_u_logic_Swpwx4_Zwpwx4_AND_3507_o
    );
  u_CORTEXM0DS_u_logic_Cvr2z4_u_CORTEXM0DS_u_logic_Cvr2z4_CMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => N857,
      O => N857_0
    );
  u_CORTEXM0DS_u_logic_Uqwwx4_Brwwx4_AND_4324_o4_SW3 : X_MUX2
    generic map(
      LOC => "SLICE_X24Y112"
    )
    port map (
      IA => N1246,
      IB => N1247,
      O => N857,
      SEL => u_CORTEXM0DS_u_logic_Uqwwx4_Brwwx4_AND_4324_o3_27510
    );
  u_CORTEXM0DS_u_logic_Uqwwx4_Brwwx4_AND_4324_o4_SW3_F : X_LUT6
    generic map(
      LOC => "SLICE_X24Y112",
      INIT => X"F0B00000F0F00000"
    )
    port map (
      ADR3 => u_CORTEXM0DS_u_logic_Aok2z4_25881,
      ADR5 => u_CORTEXM0DS_u_logic_Ffj2z4_25823,
      ADR1 => u_CORTEXM0DS_u_logic_Uqwwx4_Brwwx4_AND_4324_o2_27508,
      ADR0 => u_CORTEXM0DS_u_logic_U2ewx4,
      ADR2 => u_CORTEXM0DS_u_logic_Cbvwx4,
      ADR4 => N476,
      O => N1246
    );
  u_CORTEXM0DS_u_logic_Uqwwx4_Brwwx4_AND_4324_o4_SW3_G : X_LUT6
    generic map(
      LOC => "SLICE_X24Y112",
      INIT => X"AA00A200AA00A000"
    )
    port map (
      ADR2 => u_CORTEXM0DS_u_logic_Aok2z4_25881,
      ADR5 => u_CORTEXM0DS_u_logic_Ffj2z4_25823,
      ADR1 => u_CORTEXM0DS_u_logic_Uqwwx4_Brwwx4_AND_4324_o2_27508,
      ADR4 => u_CORTEXM0DS_u_logic_U2ewx4,
      ADR3 => u_CORTEXM0DS_u_logic_Cbvwx4,
      ADR0 => N476,
      O => N1247
    );
  u_CORTEXM0DS_u_logic_Uqwwx4_Brwwx4_AND_4324_o4_SW5 : X_LUT6
    generic map(
      LOC => "SLICE_X24Y112",
      INIT => X"FF00000000000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR4 => u_CORTEXM0DS_u_logic_U2ewx4,
      ADR5 => u_CORTEXM0DS_u_logic_Cbvwx4,
      ADR3 => N476,
      O => N859
    );
  u_CORTEXM0DS_u_logic_Cvr2z4 : X_FF
    generic map(
      LOC => "SLICE_X24Y112",
      INIT => '1'
    )
    port map (
      CE => u_CORTEXM0DS_u_logic_Afyvx4,
      CLK => NlwBufferSignal_u_CORTEXM0DS_u_logic_Cvr2z4_CLK,
      I => NlwBufferSignal_u_CORTEXM0DS_u_logic_Cvr2z4_IN,
      O => u_CORTEXM0DS_u_logic_Cvr2z4_27415,
      SET => u_CORTEXM0DS_u_logic_hreset_n_inv,
      RST => GND
    );
  u_CORTEXM0DS_u_logic_Uqwwx4_Brwwx4_AND_4324_o11_SW1 : X_LUT6
    generic map(
      LOC => "SLICE_X24Y112",
      INIT => X"F0E0000000000000"
    )
    port map (
      ADR2 => u_CORTEXM0DS_u_logic_R9nwx4,
      ADR0 => u_CORTEXM0DS_u_logic_Pkwwx4,
      ADR3 => u_CORTEXM0DS_u_logic_Vy7wx4,
      ADR1 => u_CORTEXM0DS_u_logic_Mcgvx4_Zm7wx4_AND_4311_o_0,
      ADR5 => u_CORTEXM0DS_u_logic_Bpdwx4,
      ADR4 => u_CORTEXM0DS_u_logic_Iwdwx4,
      O => N476
    );
  u_CORTEXM0DS_u_logic_Mmux_Lt7wx412 : X_LUT6
    generic map(
      LOC => "SLICE_X24Y110",
      INIT => X"030322EECFCF22EE"
    )
    port map (
      ADR4 => u_CORTEXM0DS_u_logic_Pkwwx4,
      ADR1 => u_CORTEXM0DS_u_logic_Vy7wx4,
      ADR0 => u_CORTEXM0DS_u_logic_Mmux_Lt7wx41,
      ADR5 => u_CORTEXM0DS_u_logic_B28wx4,
      ADR3 => u_CORTEXM0DS_u_logic_S08wx4,
      ADR2 => u_CORTEXM0DS_u_logic_U18wx4,
      O => u_CORTEXM0DS_u_logic_Mmux_Lt7wx411_28748
    );
  u_CORTEXM0DS_u_logic_Mmux_Lt7wx413 : X_LUT6
    generic map(
      LOC => "SLICE_X24Y110",
      INIT => X"FFFFF0F00F0F0000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR3 => '1',
      ADR2 => u_CORTEXM0DS_u_logic_Ark2z4_25827,
      ADR4 => u_CORTEXM0DS_u_logic_Et7wx4,
      ADR5 => u_CORTEXM0DS_u_logic_Mmux_Lt7wx411_28748,
      O => u_CORTEXM0DS_u_logic_Lt7wx4
    );
  u_CORTEXM0DS_u_logic_Xpvwx4_Eqvwx4_AND_4206_o1 : X_LUT6
    generic map(
      LOC => "SLICE_X24Y110",
      INIT => X"AAF0AAF0FFCC00CC"
    )
    port map (
      ADR4 => u_CORTEXM0DS_u_logic_Xcuwx4,
      ADR1 => u_CORTEXM0DS_u_logic_Bjxwx4,
      ADR2 => u_CORTEXM0DS_u_logic_H1qwx4,
      ADR0 => u_CORTEXM0DS_u_logic_Nrvwx4,
      ADR5 => u_CORTEXM0DS_u_logic_Y5ywx4_0,
      ADR3 => u_CORTEXM0DS_u_logic_D5ywx4,
      O => u_CORTEXM0DS_u_logic_Xpvwx4_Eqvwx4_AND_4206_o
    );
  u_CORTEXM0DS_u_logic_D923z4 : X_FF
    generic map(
      LOC => "SLICE_X24Y110",
      INIT => '1'
    )
    port map (
      CE => u_CORTEXM0DS_u_logic_Feyvx4_0,
      CLK => NlwBufferSignal_u_CORTEXM0DS_u_logic_D923z4_CLK,
      I => NlwBufferSignal_u_CORTEXM0DS_u_logic_D923z4_IN,
      O => u_CORTEXM0DS_u_logic_D923z4_25849,
      SET => u_CORTEXM0DS_u_logic_hreset_n_inv,
      RST => GND
    );
  u_CORTEXM0DS_u_logic_Mmux_U18wx411 : X_LUT6
    generic map(
      LOC => "SLICE_X24Y110",
      INIT => X"00008F70708FFFFF"
    )
    port map (
      ADR2 => u_CORTEXM0DS_u_logic_Ark2z4_25827,
      ADR3 => u_CORTEXM0DS_u_logic_Tzxwx4,
      ADR0 => u_CORTEXM0DS_u_logic_M6ywx4,
      ADR1 => u_CORTEXM0DS_u_logic_Y5ywx4_0,
      ADR5 => u_CORTEXM0DS_u_logic_Nkvwx4_Ukvwx4_AND_4186_o,
      ADR4 => u_CORTEXM0DS_u_logic_Xpvwx4_Eqvwx4_AND_4206_o,
      O => u_CORTEXM0DS_u_logic_U18wx4
    );
  u_CORTEXM0DS_u_logic_P12wx41 : X_LUT6
    generic map(
      LOC => "SLICE_X24Y114",
      INIT => X"FF0F550533031101"
    )
    port map (
      ADR1 => u_CORTEXM0DS_u_logic_E913z4_25906,
      ADR2 => u_CORTEXM0DS_u_logic_Asr2z4_27357,
      ADR0 => u_CORTEXM0DS_u_logic_Yg23z4_27395,
      ADR4 => u_CORTEXM0DS_u_logic_Sk52z4_Gl52z4_OR_1165_o,
      ADR5 => u_CORTEXM0DS_u_logic_Zk52z4_Cc52z4_OR_1168_o,
      ADR3 => u_CORTEXM0DS_u_logic_Op52z4_Vb52z4_OR_1173_o,
      O => u_CORTEXM0DS_u_logic_P12wx41_29532
    );
  u_CORTEXM0DS_u_logic_Sk52z4_Gl52z4_OR_1165_o1 : X_LUT6
    generic map(
      LOC => "SLICE_X24Y114",
      INIT => X"F0FFFFFFFFFFFFFF"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR4 => u_CORTEXM0DS_u_logic_Svk2z4_25841,
      ADR2 => u_CORTEXM0DS_u_logic_Yaz2z4_25842,
      ADR5 => u_CORTEXM0DS_u_logic_H3d3z4_25834,
      ADR3 => u_CORTEXM0DS_u_logic_T1d3z4_25833,
      O => u_CORTEXM0DS_u_logic_Sk52z4_Gl52z4_OR_1165_o
    );
  u_CORTEXM0DS_u_logic_P12wx48 : X_LUT6
    generic map(
      LOC => "SLICE_X24Y114",
      INIT => X"AAA0AA8800A08888"
    )
    port map (
      ADR3 => u_CORTEXM0DS_u_logic_Svk2z4_25841,
      ADR4 => u_CORTEXM0DS_u_logic_Yaz2z4_25842,
      ADR2 => u_CORTEXM0DS_u_logic_P12wx44_28880,
      ADR1 => u_CORTEXM0DS_u_logic_P12wx43_28879,
      ADR5 => u_CORTEXM0DS_u_logic_P12wx47_0,
      ADR0 => u_CORTEXM0DS_u_logic_P12wx41_29532,
      O => u_CORTEXM0DS_u_logic_P12wx4
    );
  u_CORTEXM0DS_u_logic_E913z4 : X_FF
    generic map(
      LOC => "SLICE_X24Y114",
      INIT => '1'
    )
    port map (
      CE => u_CORTEXM0DS_u_logic_Meyvx4_0,
      CLK => NlwBufferSignal_u_CORTEXM0DS_u_logic_E913z4_CLK,
      I => NlwBufferSignal_u_CORTEXM0DS_u_logic_E913z4_IN,
      O => u_CORTEXM0DS_u_logic_E913z4_25906,
      SET => u_CORTEXM0DS_u_logic_hreset_n_inv,
      RST => GND
    );
  u_CORTEXM0DS_u_logic_Mxor_Lk9wx4_B19wx4_XOR_33_o_xo_0_1 : X_LUT6
    generic map(
      LOC => "SLICE_X24Y114",
      INIT => X"EFEE1011AFAA5055"
    )
    port map (
      ADR5 => u_CORTEXM0DS_u_logic_W7z2z4_27966,
      ADR0 => u_CORTEXM0DS_u_logic_Lk9wx42_28881,
      ADR4 => u_CORTEXM0DS_u_logic_Wzawx43_26822,
      ADR3 => u_CORTEXM0DS_u_logic_W19wx4,
      ADR1 => u_CORTEXM0DS_u_logic_Ul9wx4,
      ADR2 => u_CORTEXM0DS_u_logic_P12wx4,
      O => u_CORTEXM0DS_u_logic_Lk9wx4_B19wx4_XOR_33_o
    );
  u_CORTEXM0DS_u_logic_Asr2z4_u_CORTEXM0DS_u_logic_Asr2z4_DMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => u_CORTEXM0DS_u_logic_Pri3z4(4),
      O => u_CORTEXM0DS_u_logic_Pri3z4_4_0
    );
  u_CORTEXM0DS_u_logic_Asr2z4_u_CORTEXM0DS_u_logic_Asr2z4_CMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => u_CORTEXM0DS_u_logic_Pri3z4(3),
      O => u_CORTEXM0DS_u_logic_Pri3z4_3_0
    );
  u_CORTEXM0DS_u_logic_Asr2z4_u_CORTEXM0DS_u_logic_Asr2z4_BMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => u_CORTEXM0DS_u_logic_Pri3z4(2),
      O => u_CORTEXM0DS_u_logic_Pri3z4_2_0
    );
  u_CORTEXM0DS_u_logic_Asr2z4_u_CORTEXM0DS_u_logic_Asr2z4_AMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => u_CORTEXM0DS_u_logic_Pri3z4(1),
      O => u_CORTEXM0DS_u_logic_Pri3z4_1_0
    );
  u_CORTEXM0DS_u_logic_Asr2z4 : X_FF
    generic map(
      LOC => "SLICE_X24Y115",
      INIT => '1'
    )
    port map (
      CE => u_CORTEXM0DS_u_logic_Siqvx4,
      CLK => NlwBufferSignal_u_CORTEXM0DS_u_logic_Asr2z4_CLK,
      I => NlwBufferSignal_u_CORTEXM0DS_u_logic_Asr2z4_IN,
      O => u_CORTEXM0DS_u_logic_Asr2z4_27357,
      SET => u_CORTEXM0DS_u_logic_hreset_n_inv,
      RST => GND
    );
  u_CORTEXM0DS_u_logic_n16585_4_rt : X_LUT6
    generic map(
      LOC => "SLICE_X24Y115",
      INIT => X"FF00FF00FF00FF00"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR4 => '1',
      ADR3 => u_CORTEXM0DS_u_logic_n16585_4_0,
      ADR5 => '1',
      O => u_CORTEXM0DS_u_logic_n16585_4_rt_14832
    );
  ahbmo_htrans_0_OBUF_1_29_D5LUT : X_LUT5
    generic map(
      LOC => "SLICE_X24Y115",
      INIT => X"00000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      O => NLW_ahbmo_htrans_0_OBUF_1_29_D5LUT_O_UNCONNECTED
    );
  ProtoComp2125_CYINITGND : X_ZERO
    generic map(
      LOC => "SLICE_X24Y115"
    )
    port map (
      O => ProtoComp2125_CYINITGND_0
    );
  u_CORTEXM0DS_u_logic_Madd_Pri3z4_cy_4_Q : X_CARRY4
    generic map(
      LOC => "SLICE_X24Y115"
    )
    port map (
      CI => '0',
      CYINIT => ProtoComp2125_CYINITGND_0,
      CO(3) => u_CORTEXM0DS_u_logic_Madd_Pri3z4_cy_4_Q_28283,
      CO(2) => NLW_u_CORTEXM0DS_u_logic_Madd_Pri3z4_cy_4_CO_2_UNCONNECTED,
      CO(1) => NLW_u_CORTEXM0DS_u_logic_Madd_Pri3z4_cy_4_CO_1_UNCONNECTED,
      CO(0) => NLW_u_CORTEXM0DS_u_logic_Madd_Pri3z4_cy_4_CO_0_UNCONNECTED,
      DI(3) => '0',
      DI(2) => '0',
      DI(1) => '0',
      DI(0) => NlwBufferSignal_u_CORTEXM0DS_u_logic_Madd_Pri3z4_cy_4_DI_0_Q,
      O(3) => u_CORTEXM0DS_u_logic_Pri3z4(4),
      O(2) => u_CORTEXM0DS_u_logic_Pri3z4(3),
      O(1) => u_CORTEXM0DS_u_logic_Pri3z4(2),
      O(0) => u_CORTEXM0DS_u_logic_Pri3z4(1),
      S(3) => u_CORTEXM0DS_u_logic_n16585_4_rt_14832,
      S(2) => u_CORTEXM0DS_u_logic_n16585_3_rt_14824,
      S(1) => u_CORTEXM0DS_u_logic_n16585_2_rt_14844,
      S(0) => u_CORTEXM0DS_u_logic_Madd_Pri3z4_lut(1)
    );
  u_CORTEXM0DS_u_logic_n16585_3_rt : X_LUT6
    generic map(
      LOC => "SLICE_X24Y115",
      INIT => X"F0F0F0F0F0F0F0F0"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR4 => '1',
      ADR3 => '1',
      ADR2 => u_CORTEXM0DS_u_logic_n16585_3_0,
      ADR5 => '1',
      O => u_CORTEXM0DS_u_logic_n16585_3_rt_14824
    );
  ahbmo_htrans_0_OBUF_1_30_C5LUT : X_LUT5
    generic map(
      LOC => "SLICE_X24Y115",
      INIT => X"00000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      O => NLW_ahbmo_htrans_0_OBUF_1_30_C5LUT_O_UNCONNECTED
    );
  u_CORTEXM0DS_u_logic_n16585_2_rt : X_LUT6
    generic map(
      LOC => "SLICE_X24Y115",
      INIT => X"F0F0F0F0F0F0F0F0"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR4 => '1',
      ADR3 => '1',
      ADR2 => u_CORTEXM0DS_u_logic_n16585_2_0,
      ADR5 => '1',
      O => u_CORTEXM0DS_u_logic_n16585_2_rt_14844
    );
  ahbmo_htrans_0_OBUF_1_31_B5LUT : X_LUT5
    generic map(
      LOC => "SLICE_X24Y115",
      INIT => X"00000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      O => NLW_ahbmo_htrans_0_OBUF_1_31_B5LUT_O_UNCONNECTED
    );
  u_CORTEXM0DS_u_logic_Madd_Pri3z4_lut_1_Q : X_LUT6
    generic map(
      LOC => "SLICE_X24Y115",
      INIT => X"00FF00FFFF00FF00"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR4 => '1',
      ADR3 => u_CORTEXM0DS_u_logic_Xzavx4,
      ADR5 => u_CORTEXM0DS_u_logic_n16585_1_0,
      O => u_CORTEXM0DS_u_logic_Madd_Pri3z4_lut(1)
    );
  u_CORTEXM0DS_u_logic_Mmux_Z78wx4126_SW0 : X_LUT6
    generic map(
      LOC => "SLICE_X24Y108",
      INIT => X"C0CC00FAF0FFFAFA"
    )
    port map (
      ADR4 => u_CORTEXM0DS_u_logic_Oldwx4,
      ADR3 => u_CORTEXM0DS_u_logic_Gftwx4,
      ADR0 => u_CORTEXM0DS_u_logic_Gsuwx4_Nsuwx4_AND_4082_o,
      ADR1 => u_CORTEXM0DS_u_logic_X5uwx4_E6uwx4_AND_4019_o,
      ADR2 => u_CORTEXM0DS_u_logic_Opuwx4_Wdpwx4_AND_4075_o,
      ADR5 => u_CORTEXM0DS_u_logic_Qdtwx4,
      O => N1450
    );
  u_CORTEXM0DS_u_logic_Mmux_Z78wx4126 : X_LUT6
    generic map(
      LOC => "SLICE_X24Y108",
      INIT => X"CCC8CCCCCCCCCCCC"
    )
    port map (
      ADR1 => u_CORTEXM0DS_u_logic_Mmux_Z78wx411,
      ADR4 => u_CORTEXM0DS_u_logic_X7ewx4,
      ADR3 => u_CORTEXM0DS_u_logic_J7ewx4_0,
      ADR2 => u_CORTEXM0DS_u_logic_Hr7wx4,
      ADR0 => N1736,
      ADR5 => N1450,
      O => u_CORTEXM0DS_u_logic_Mmux_Z78wx4125
    );
  u_CORTEXM0DS_u_logic_Mmux_Z78wx4123 : X_LUT6
    generic map(
      LOC => "SLICE_X24Y108",
      INIT => X"00000000F0F0F0F0"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR4 => '1',
      ADR3 => '1',
      ADR5 => u_CORTEXM0DS_u_logic_X1ywx4_E2ywx4_AND_4457_o,
      ADR2 => u_CORTEXM0DS_u_logic_H6ewx44_27545,
      O => u_CORTEXM0DS_u_logic_Mmux_Z78wx4122
    );
  u_CORTEXM0DS_u_logic_Mmux_Z78wx4124_SW0_SW0 : X_LUT6
    generic map(
      LOC => "SLICE_X24Y108",
      INIT => X"FFD5D5D5FFF5F5F5"
    )
    port map (
      ADR5 => u_CORTEXM0DS_u_logic_Mcgvx4_Weowx4_AND_3987_o,
      ADR3 => u_CORTEXM0DS_u_logic_Mmux_Z78wx41443,
      ADR2 => u_CORTEXM0DS_u_logic_H8qwx4,
      ADR1 => u_CORTEXM0DS_u_logic_O8qwx4,
      ADR0 => u_CORTEXM0DS_u_logic_Q7ewx4,
      ADR4 => u_CORTEXM0DS_u_logic_Mmux_Z78wx4122,
      O => N1736
    );
  u_CORTEXM0DS_u_logic_Zxo2z4_u_CORTEXM0DS_u_logic_Zxo2z4_DMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => u_CORTEXM0DS_u_logic_Pri3z4(20),
      O => u_CORTEXM0DS_u_logic_Pri3z4_20_0
    );
  u_CORTEXM0DS_u_logic_Zxo2z4_u_CORTEXM0DS_u_logic_Zxo2z4_CMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => u_CORTEXM0DS_u_logic_Pri3z4(19),
      O => u_CORTEXM0DS_u_logic_Pri3z4_19_0
    );
  u_CORTEXM0DS_u_logic_Zxo2z4_u_CORTEXM0DS_u_logic_Zxo2z4_BMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => u_CORTEXM0DS_u_logic_Pri3z4(18),
      O => u_CORTEXM0DS_u_logic_Pri3z4_18_0
    );
  u_CORTEXM0DS_u_logic_Zxo2z4_u_CORTEXM0DS_u_logic_Zxo2z4_AMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => u_CORTEXM0DS_u_logic_Pri3z4(17),
      O => u_CORTEXM0DS_u_logic_Pri3z4_17_0
    );
  u_CORTEXM0DS_u_logic_Zxo2z4 : X_FF
    generic map(
      LOC => "SLICE_X24Y119",
      INIT => '1'
    )
    port map (
      CE => u_CORTEXM0DS_u_logic_Ofyvx4,
      CLK => NlwBufferSignal_u_CORTEXM0DS_u_logic_Zxo2z4_CLK,
      I => NlwBufferSignal_u_CORTEXM0DS_u_logic_Zxo2z4_IN,
      O => u_CORTEXM0DS_u_logic_Zxo2z4_27667,
      SET => u_CORTEXM0DS_u_logic_hreset_n_inv,
      RST => GND
    );
  u_CORTEXM0DS_u_logic_n16585_20_rt : X_LUT6
    generic map(
      LOC => "SLICE_X24Y119",
      INIT => X"FF00FF00FF00FF00"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR4 => '1',
      ADR3 => u_CORTEXM0DS_u_logic_n16585_20_0,
      ADR5 => '1',
      O => u_CORTEXM0DS_u_logic_n16585_20_rt_14867
    );
  ahbmo_htrans_0_OBUF_1_13_D5LUT : X_LUT5
    generic map(
      LOC => "SLICE_X24Y119",
      INIT => X"00000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      O => NLW_ahbmo_htrans_0_OBUF_1_13_D5LUT_O_UNCONNECTED
    );
  u_CORTEXM0DS_u_logic_Madd_Pri3z4_cy_20_Q : X_CARRY4
    generic map(
      LOC => "SLICE_X24Y119"
    )
    port map (
      CI => u_CORTEXM0DS_u_logic_Madd_Pri3z4_cy_16_Q_28298,
      CYINIT => '0',
      CO(3) => u_CORTEXM0DS_u_logic_Madd_Pri3z4_cy_20_Q_28303,
      CO(2) => NLW_u_CORTEXM0DS_u_logic_Madd_Pri3z4_cy_20_CO_2_UNCONNECTED,
      CO(1) => NLW_u_CORTEXM0DS_u_logic_Madd_Pri3z4_cy_20_CO_1_UNCONNECTED,
      CO(0) => NLW_u_CORTEXM0DS_u_logic_Madd_Pri3z4_cy_20_CO_0_UNCONNECTED,
      DI(3) => '0',
      DI(2) => '0',
      DI(1) => '0',
      DI(0) => '0',
      O(3) => u_CORTEXM0DS_u_logic_Pri3z4(20),
      O(2) => u_CORTEXM0DS_u_logic_Pri3z4(19),
      O(1) => u_CORTEXM0DS_u_logic_Pri3z4(18),
      O(0) => u_CORTEXM0DS_u_logic_Pri3z4(17),
      S(3) => u_CORTEXM0DS_u_logic_n16585_20_rt_14867,
      S(2) => u_CORTEXM0DS_u_logic_n16585_19_rt_14849,
      S(1) => u_CORTEXM0DS_u_logic_n16585_18_rt_14863,
      S(0) => u_CORTEXM0DS_u_logic_n16585_17_rt_14865
    );
  u_CORTEXM0DS_u_logic_n16585_19_rt : X_LUT6
    generic map(
      LOC => "SLICE_X24Y119",
      INIT => X"F0F0F0F0F0F0F0F0"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR4 => '1',
      ADR3 => '1',
      ADR2 => u_CORTEXM0DS_u_logic_n16585_19_0,
      ADR5 => '1',
      O => u_CORTEXM0DS_u_logic_n16585_19_rt_14849
    );
  ahbmo_htrans_0_OBUF_1_14_C5LUT : X_LUT5
    generic map(
      LOC => "SLICE_X24Y119",
      INIT => X"00000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      O => NLW_ahbmo_htrans_0_OBUF_1_14_C5LUT_O_UNCONNECTED
    );
  u_CORTEXM0DS_u_logic_n16585_18_rt : X_LUT6
    generic map(
      LOC => "SLICE_X24Y119",
      INIT => X"F0F0F0F0F0F0F0F0"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR4 => '1',
      ADR3 => '1',
      ADR2 => u_CORTEXM0DS_u_logic_n16585_18_0,
      ADR5 => '1',
      O => u_CORTEXM0DS_u_logic_n16585_18_rt_14863
    );
  ahbmo_htrans_0_OBUF_1_15_B5LUT : X_LUT5
    generic map(
      LOC => "SLICE_X24Y119",
      INIT => X"00000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      O => NLW_ahbmo_htrans_0_OBUF_1_15_B5LUT_O_UNCONNECTED
    );
  u_CORTEXM0DS_u_logic_n16585_17_rt : X_LUT6
    generic map(
      LOC => "SLICE_X24Y119",
      INIT => X"FFFF0000FFFF0000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => u_CORTEXM0DS_u_logic_n16585_17_0,
      ADR5 => '1',
      O => u_CORTEXM0DS_u_logic_n16585_17_rt_14865
    );
  ahbmo_htrans_0_OBUF_1_16_A5LUT : X_LUT5
    generic map(
      LOC => "SLICE_X24Y119",
      INIT => X"00000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      O => NLW_ahbmo_htrans_0_OBUF_1_16_A5LUT_O_UNCONNECTED
    );
  u_CORTEXM0DS_u_logic_Mq0wx4 : X_LUT6
    generic map(
      LOC => "SLICE_X24Y127",
      INIT => X"FFFFCC00FFFFCC04"
    )
    port map (
      ADR3 => u_CORTEXM0DS_u_logic_U2ewx4,
      ADR1 => u_CORTEXM0DS_u_logic_Ziwwx4_Gjwwx4_AND_4301_o2_26018,
      ADR4 => N1128,
      ADR2 => u_CORTEXM0DS_u_logic_Uqwwx4_Brwwx4_AND_4324_o4_26021,
      ADR5 => u_CORTEXM0DS_u_logic_Uqwwx4_Brwwx4_AND_4324_o7_26020,
      ADR0 => u_CORTEXM0DS_u_logic_Uqwwx4_Brwwx4_AND_4324_o10_26019,
      O => u_CORTEXM0DS_u_logic_Mq0wx4_25910
    );
  u_CORTEXM0DS_u_logic_F9j2z4 : X_FF
    generic map(
      LOC => "SLICE_X24Y127",
      INIT => '1'
    )
    port map (
      CE => u_CORTEXM0DS_u_logic_Afyvx4,
      CLK => NlwBufferSignal_u_CORTEXM0DS_u_logic_F9j2z4_CLK,
      I => NlwBufferSignal_u_CORTEXM0DS_u_logic_F9j2z4_IN,
      O => u_CORTEXM0DS_u_logic_F9j2z4_26652,
      SET => u_CORTEXM0DS_u_logic_hreset_n_inv,
      RST => GND
    );
  u_CORTEXM0DS_u_logic_Xr42z4_Es42z4_AND_5708_o8 : X_LUT6
    generic map(
      LOC => "SLICE_X24Y127",
      INIT => X"000000000000F5F5"
    )
    port map (
      ADR3 => '1',
      ADR1 => '1',
      ADR4 => u_CORTEXM0DS_u_logic_C5v2z4_26579,
      ADR5 => u_CORTEXM0DS_u_logic_F9j2z4_26652,
      ADR0 => u_CORTEXM0DS_u_logic_Fli3z4_27330,
      ADR2 => u_CORTEXM0DS_u_logic_Zk52z4_Cc52z4_OR_1168_o,
      O => u_CORTEXM0DS_u_logic_Xr42z4_Es42z4_AND_5708_o8_27331
    );
  u_CORTEXM0DS_u_logic_Vmj2z4 : X_FF
    generic map(
      LOC => "SLICE_X24Y129",
      INIT => '1'
    )
    port map (
      CE => u_CORTEXM0DS_u_logic_Ofyvx4,
      CLK => NlwBufferSignal_u_CORTEXM0DS_u_logic_Vmj2z4_CLK,
      I => NlwBufferSignal_u_CORTEXM0DS_u_logic_Vmj2z4_IN,
      O => u_CORTEXM0DS_u_logic_Vmj2z4_27327,
      SET => u_CORTEXM0DS_u_logic_hreset_n_inv,
      RST => GND
    );
  u_CORTEXM0DS_u_logic_Ll63z4 : X_FF
    generic map(
      LOC => "SLICE_X24Y135",
      INIT => '1'
    )
    port map (
      CE => u_CORTEXM0DS_u_logic_Ddyvx4_0,
      CLK => NlwBufferSignal_u_CORTEXM0DS_u_logic_Ll63z4_CLK,
      I => NlwBufferSignal_u_CORTEXM0DS_u_logic_Ll63z4_IN,
      O => u_CORTEXM0DS_u_logic_Ll63z4_26569,
      SET => u_CORTEXM0DS_u_logic_hreset_n_inv,
      RST => GND
    );
  u_CORTEXM0DS_u_logic_Bspvx41_u_CORTEXM0DS_u_logic_Bspvx41_CMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => N1116,
      O => N1116_0
    );
  u_CORTEXM0DS_u_logic_Bspvx43_SW4 : X_MUX2
    generic map(
      LOC => "SLICE_X24Y125"
    )
    port map (
      IA => N1272,
      IB => N1273,
      O => N1116,
      SEL => u_CORTEXM0DS_u_logic_Bspvx41_27028
    );
  u_CORTEXM0DS_u_logic_Bspvx43_SW4_F : X_LUT6
    generic map(
      LOC => "SLICE_X24Y125",
      INIT => X"FAFA3232AAFF2233"
    )
    port map (
      ADR1 => u_CORTEXM0DS_u_logic_K0qvx4,
      ADR4 => u_CORTEXM0DS_u_logic_Rtpvx4,
      ADR5 => u_CORTEXM0DS_u_logic_W6iwx4,
      ADR0 => u_CORTEXM0DS_u_logic_Bspvx461,
      ADR3 => N434,
      ADR2 => N435,
      O => N1272
    );
  u_CORTEXM0DS_u_logic_Bspvx43_SW4_G : X_LUT6
    generic map(
      LOC => "SLICE_X24Y125",
      INIT => X"FFFFFFFFFFFFFFCC"
    )
    port map (
      ADR0 => '1',
      ADR2 => '1',
      ADR1 => u_CORTEXM0DS_u_logic_Ll0xx4_Sl0xx4_AND_4686_o,
      ADR4 => u_CORTEXM0DS_u_logic_Zcn2z4_26468,
      ADR5 => u_CORTEXM0DS_u_logic_Cyq2z4_26532,
      ADR3 => u_CORTEXM0DS_u_logic_Rtpvx4,
      O => N1273
    );
  u_CORTEXM0DS_u_logic_Bspvx41 : X_LUT6
    generic map(
      LOC => "SLICE_X24Y125",
      INIT => X"FFCCAA8800000000"
    )
    port map (
      ADR2 => '1',
      ADR4 => u_CORTEXM0DS_u_logic_S9rwx4_Z9rwx4_AND_3655_o,
      ADR5 => u_CORTEXM0DS_u_logic_H4uwx4_O4uwx4_AND_4014_o_26308,
      ADR3 => u_CORTEXM0DS_u_logic_Uenwx4_V7rwx4_AND_3647_o,
      ADR0 => u_CORTEXM0DS_u_logic_Rnuwx4_Ynuwx4_AND_4069_o_26309,
      ADR1 => u_CORTEXM0DS_u_logic_Kuuwx4_Ruuwx4_AND_4090_o,
      O => u_CORTEXM0DS_u_logic_Bspvx41_27028
    );
  u_CORTEXM0DS_u_logic_Bspvx43_SW0 : X_LUT6
    generic map(
      LOC => "SLICE_X24Y125",
      INIT => X"CFFFCFCFCFFFCFCF"
    )
    port map (
      ADR0 => '1',
      ADR5 => '1',
      ADR1 => u_CORTEXM0DS_u_logic_W6iwx4,
      ADR2 => u_CORTEXM0DS_u_logic_Mdzvx42_28048,
      ADR4 => N434,
      ADR3 => u_CORTEXM0DS_u_logic_Bspvx41_27028,
      O => N1011
    );
  u_CORTEXM0DS_u_logic_L562z4_S562z4_AND_5884_o5_SW0_SW0_SW0 : X_LUT6
    generic map(
      LOC => "SLICE_X24Y131",
      INIT => X"AFEFAAEE0FCF00CC"
    )
    port map (
      ADR1 => u_CORTEXM0DS_u_logic_Yoz2z4_26560,
      ADR4 => u_CORTEXM0DS_u_logic_Bk13z4_26852,
      ADR0 => u_CORTEXM0DS_u_logic_Noo2z4_26567,
      ADR3 => u_CORTEXM0DS_u_logic_Lrc2z4_Tja2z4_OR_1315_o,
      ADR2 => u_CORTEXM0DS_u_logic_Gsc2z4_Nsc2z4_OR_1316_o,
      ADR5 => u_CORTEXM0DS_u_logic_Ue9wx4,
      O => N1508
    );
  u_CORTEXM0DS_u_logic_L562z4_S562z4_AND_5884_o3 : X_LUT6
    generic map(
      LOC => "SLICE_X24Y131",
      INIT => X"FF0F550533031101"
    )
    port map (
      ADR0 => u_CORTEXM0DS_u_logic_Kt23z4_26101,
      ADR2 => u_CORTEXM0DS_u_logic_T243z4_26102,
      ADR1 => u_CORTEXM0DS_u_logic_Cc53z4_26103,
      ADR4 => u_CORTEXM0DS_u_logic_Gsc2z4_Erc2z4_OR_1317_o,
      ADR3 => u_CORTEXM0DS_u_logic_Gsc2z4_Ptc2z4_OR_1318_o,
      ADR5 => u_CORTEXM0DS_u_logic_Gsc2z4_Lrc2z4_OR_1319_o,
      O => u_CORTEXM0DS_u_logic_L562z4_S562z4_AND_5884_o3_29538
    );
  u_CORTEXM0DS_u_logic_L562z4_S562z4_AND_5884_o5 : X_LUT6
    generic map(
      LOC => "SLICE_X24Y131",
      INIT => X"111111BBB1B111BB"
    )
    port map (
      ADR3 => u_CORTEXM0DS_u_logic_Cqo2z4_26561,
      ADR1 => u_CORTEXM0DS_u_logic_Ohh3z4_26358,
      ADR2 => u_CORTEXM0DS_u_logic_Eruwx4,
      ADR0 => u_CORTEXM0DS_u_logic_Duc2z4,
      ADR5 => N1397,
      ADR4 => u_CORTEXM0DS_u_logic_Kuc2z4,
      O => u_CORTEXM0DS_u_logic_L562z4_S562z4_AND_5884_o
    );
  u_CORTEXM0DS_u_logic_T243z4 : X_FF
    generic map(
      LOC => "SLICE_X24Y131",
      INIT => '1'
    )
    port map (
      CE => u_CORTEXM0DS_u_logic_Rdyvx4_0,
      CLK => NlwBufferSignal_u_CORTEXM0DS_u_logic_T243z4_CLK,
      I => NlwBufferSignal_u_CORTEXM0DS_u_logic_T243z4_IN,
      O => u_CORTEXM0DS_u_logic_T243z4_26102,
      SET => u_CORTEXM0DS_u_logic_hreset_n_inv,
      RST => GND
    );
  u_CORTEXM0DS_u_logic_L562z4_S562z4_AND_5884_o5_SW0_SW0 : X_LUT6
    generic map(
      LOC => "SLICE_X24Y131",
      INIT => X"FDFFFDFDF5FFF5F5"
    )
    port map (
      ADR1 => u_CORTEXM0DS_u_logic_Ymo2z4_26573,
      ADR5 => u_CORTEXM0DS_u_logic_Bf9wx4,
      ADR4 => u_CORTEXM0DS_u_logic_Sl03z4_26551,
      ADR3 => u_CORTEXM0DS_u_logic_Erc2z4_Tja2z4_OR_1314_o,
      ADR2 => N1508,
      ADR0 => u_CORTEXM0DS_u_logic_L562z4_S562z4_AND_5884_o3_29538,
      O => N1397
    );
  u_CORTEXM0DS_u_logic_Eruwx45_SW4 : X_LUT6
    generic map(
      LOC => "SLICE_X24Y132",
      INIT => X"0053F0530F53FF53"
    )
    port map (
      ADR1 => u_CORTEXM0DS_u_logic_Uyu2z4_26566,
      ADR0 => u_CORTEXM0DS_u_logic_Lpt2z4_26559,
      ADR4 => u_CORTEXM0DS_u_logic_Jlo2z4_26552,
      ADR5 => u_CORTEXM0DS_u_logic_Ujo2z4_26565,
      ADR3 => u_CORTEXM0DS_u_logic_Sjj2z4_26064,
      ADR2 => u_CORTEXM0DS_u_logic_Fgm2z4_26065,
      O => N1621
    );
  u_CORTEXM0DS_u_logic_Eruwx45 : X_LUT6
    generic map(
      LOC => "SLICE_X24Y132",
      INIT => X"FFF0FFF0FAFAFAFA"
    )
    port map (
      ADR4 => '1',
      ADR1 => '1',
      ADR2 => u_CORTEXM0DS_u_logic_Rni2z4_26237,
      ADR5 => u_CORTEXM0DS_u_logic_Wzy2z4_26238,
      ADR0 => N1620,
      ADR3 => N1621,
      O => u_CORTEXM0DS_u_logic_Eruwx4
    );
  u_CORTEXM0DS_u_logic_Cc53z4 : X_FF
    generic map(
      LOC => "SLICE_X24Y132",
      INIT => '1'
    )
    port map (
      CE => u_CORTEXM0DS_u_logic_Kdyvx4,
      CLK => NlwBufferSignal_u_CORTEXM0DS_u_logic_Cc53z4_CLK,
      I => NlwBufferSignal_u_CORTEXM0DS_u_logic_Cc53z4_IN,
      O => u_CORTEXM0DS_u_logic_Cc53z4_26103,
      SET => u_CORTEXM0DS_u_logic_hreset_n_inv,
      RST => GND
    );
  u_CORTEXM0DS_u_logic_Rtpvx47 : X_LUT6
    generic map(
      LOC => "SLICE_X24Y132",
      INIT => X"4C005F004C4C5F5F"
    )
    port map (
      ADR4 => u_CORTEXM0DS_u_logic_Uu73z4_26572,
      ADR2 => u_CORTEXM0DS_u_logic_Ymo2z4_26573,
      ADR3 => u_CORTEXM0DS_u_logic_Sk52z4_Bm52z4_OR_1166_o,
      ADR5 => u_CORTEXM0DS_u_logic_Cc53z4_26103,
      ADR1 => u_CORTEXM0DS_u_logic_Op52z4_Zk52z4_OR_1169_o,
      ADR0 => u_CORTEXM0DS_u_logic_C51xx4,
      O => u_CORTEXM0DS_u_logic_Rtpvx47_26571
    );
  u_CORTEXM0DS_u_logic_Lpt2z4 : X_FF
    generic map(
      LOC => "SLICE_X24Y134",
      INIT => '1'
    )
    port map (
      CE => u_CORTEXM0DS_u_logic_Hfyvx4,
      CLK => NlwBufferSignal_u_CORTEXM0DS_u_logic_Lpt2z4_CLK,
      I => NlwBufferSignal_u_CORTEXM0DS_u_logic_Lpt2z4_IN,
      O => u_CORTEXM0DS_u_logic_Lpt2z4_26559,
      SET => u_CORTEXM0DS_u_logic_hreset_n_inv,
      RST => GND
    );
  u_CORTEXM0DS_u_logic_Rtpvx42 : X_LUT6
    generic map(
      LOC => "SLICE_X24Y130",
      INIT => X"F500F5F531003131"
    )
    port map (
      ADR0 => u_CORTEXM0DS_u_logic_Lpt2z4_26559,
      ADR4 => u_CORTEXM0DS_u_logic_Yoz2z4_26560,
      ADR1 => u_CORTEXM0DS_u_logic_Cqo2z4_26561,
      ADR5 => u_CORTEXM0DS_u_logic_Gl52z4_Cc52z4_OR_1163_o,
      ADR2 => u_CORTEXM0DS_u_logic_Vp52z4_Zk52z4_OR_1170_o,
      ADR3 => u_CORTEXM0DS_u_logic_Bm52z4_Cc52z4_OR_1164_o,
      O => u_CORTEXM0DS_u_logic_Rtpvx42_29535
    );
  u_CORTEXM0DS_u_logic_Rtpvx41 : X_LUT6
    generic map(
      LOC => "SLICE_X24Y130",
      INIT => X"F3F3515100F30051"
    )
    port map (
      ADR3 => u_CORTEXM0DS_u_logic_Sl03z4_26551,
      ADR0 => u_CORTEXM0DS_u_logic_Jlo2z4_26552,
      ADR1 => u_CORTEXM0DS_u_logic_Jw83z4_26553,
      ADR2 => u_CORTEXM0DS_u_logic_Op52z4_Bm52z4_OR_1174_o,
      ADR5 => u_CORTEXM0DS_u_logic_Zk52z4_Cc52z4_OR_1168_o,
      ADR4 => u_CORTEXM0DS_u_logic_Vp52z4_Gl52z4_OR_1177_o,
      O => u_CORTEXM0DS_u_logic_Rtpvx41_29534
    );
  u_CORTEXM0DS_u_logic_Mdzvx41 : X_LUT6
    generic map(
      LOC => "SLICE_X24Y130",
      INIT => X"030F030F0000030F"
    )
    port map (
      ADR0 => '1',
      ADR1 => u_CORTEXM0DS_u_logic_Zei2z4_26515,
      ADR2 => u_CORTEXM0DS_u_logic_Bpzvx4,
      ADR4 => u_CORTEXM0DS_u_logic_Xd8wx4,
      ADR3 => u_CORTEXM0DS_u_logic_Ymawx4,
      ADR5 => u_CORTEXM0DS_u_logic_Rtpvx4,
      O => u_CORTEXM0DS_u_logic_Mdzvx41_26577
    );
  u_CORTEXM0DS_u_logic_Sl03z4 : X_FF
    generic map(
      LOC => "SLICE_X24Y130",
      INIT => '1'
    )
    port map (
      CE => u_CORTEXM0DS_u_logic_Meyvx4_0,
      CLK => NlwBufferSignal_u_CORTEXM0DS_u_logic_Sl03z4_CLK,
      I => NlwBufferSignal_u_CORTEXM0DS_u_logic_Sl03z4_IN,
      O => u_CORTEXM0DS_u_logic_Sl03z4_26551,
      SET => u_CORTEXM0DS_u_logic_hreset_n_inv,
      RST => GND
    );
  u_CORTEXM0DS_u_logic_Rtpvx48 : X_LUT6
    generic map(
      LOC => "SLICE_X24Y130",
      INIT => X"A000000000000000"
    )
    port map (
      ADR1 => '1',
      ADR4 => N1407,
      ADR0 => u_CORTEXM0DS_u_logic_Rtpvx41_29534,
      ADR2 => u_CORTEXM0DS_u_logic_Rtpvx42_29535,
      ADR3 => u_CORTEXM0DS_u_logic_Rtpvx47_26571,
      ADR5 => u_CORTEXM0DS_u_logic_Rtpvx43_26564,
      O => u_CORTEXM0DS_u_logic_Rtpvx4
    );
  u_CORTEXM0DS_u_logic_Eruwx45_SW0 : X_LUT6
    generic map(
      LOC => "SLICE_X24Y133",
      INIT => X"0F0033550FFF3355"
    )
    port map (
      ADR0 => u_CORTEXM0DS_u_logic_Jw83z4_26553,
      ADR1 => u_CORTEXM0DS_u_logic_Uu73z4_26572,
      ADR2 => u_CORTEXM0DS_u_logic_Ll63z4_26569,
      ADR5 => u_CORTEXM0DS_u_logic_Fio2z4_0,
      ADR4 => u_CORTEXM0DS_u_logic_Sjj2z4_26064,
      ADR3 => u_CORTEXM0DS_u_logic_Fgm2z4_26065,
      O => N1620
    );
  u_CORTEXM0DS_u_logic_Ohv2z4 : X_FF
    generic map(
      LOC => "SLICE_X24Y133",
      INIT => '1'
    )
    port map (
      CE => u_CORTEXM0DS_u_logic_Vfyvx4,
      CLK => NlwBufferSignal_u_CORTEXM0DS_u_logic_Ohv2z4_CLK,
      I => NlwBufferSignal_u_CORTEXM0DS_u_logic_Ohv2z4_IN,
      O => u_CORTEXM0DS_u_logic_Ohv2z4_27501,
      SET => u_CORTEXM0DS_u_logic_hreset_n_inv,
      RST => GND
    );
  u_CORTEXM0DS_u_logic_E5owx44_SW5 : X_LUT6
    generic map(
      LOC => "SLICE_X25Y92",
      INIT => X"BBFFBBBFBBFF3B3F"
    )
    port map (
      ADR4 => u_CORTEXM0DS_u_logic_Hzj2z4_26197,
      ADR0 => u_CORTEXM0DS_u_logic_Hzywx4,
      ADR1 => u_CORTEXM0DS_u_logic_E5owx43_0,
      ADR5 => u_CORTEXM0DS_u_logic_U8b2z4_B9b2z4_AND_6575_o,
      ADR2 => u_CORTEXM0DS_u_logic_O6zwx4_Hiuwx4_AND_4562_o,
      ADR3 => u_CORTEXM0DS_u_logic_Ozywx4,
      O => N1052
    );
  u_CORTEXM0DS_u_logic_Cma3z4_u_CORTEXM0DS_u_logic_Cma3z4_CMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => u_CORTEXM0DS_u_logic_G6owx4_pack_3,
      O => u_CORTEXM0DS_u_logic_G6owx4
    );
  u_CORTEXM0DS_u_logic_Imnwx4_SW0 : X_LUT6
    generic map(
      LOC => "SLICE_X25Y97",
      INIT => X"FFFFF3F3FFFFF3F3"
    )
    port map (
      ADR0 => '1',
      ADR3 => '1',
      ADR5 => '1',
      ADR4 => u_CORTEXM0DS_u_logic_Fij2z4_25819,
      ADR1 => u_CORTEXM0DS_u_logic_Sgj2z4_25821,
      ADR2 => u_CORTEXM0DS_u_logic_Npk2z4_25818,
      O => u_CORTEXM0DS_u_logic_Lstwx41
    );
  u_CORTEXM0DS_u_logic_Lstwx43 : X_LUT6
    generic map(
      LOC => "SLICE_X25Y97",
      INIT => X"4F4F4F4F4F4F4F4F"
    )
    port map (
      ADR3 => '1',
      ADR4 => '1',
      ADR2 => u_CORTEXM0DS_u_logic_Wai2z4_25867,
      ADR0 => u_CORTEXM0DS_u_logic_O5t2z4_25820,
      ADR1 => u_CORTEXM0DS_u_logic_Lstwx42_25870,
      ADR5 => '1',
      O => u_CORTEXM0DS_u_logic_K1owx4_R1owx4_AND_3319_o4
    );
  u_CORTEXM0DS_u_logic_G6owx41 : X_LUT5
    generic map(
      LOC => "SLICE_X25Y97",
      INIT => X"B000B000"
    )
    port map (
      ADR4 => '1',
      ADR3 => u_CORTEXM0DS_u_logic_H6tvx4,
      ADR2 => u_CORTEXM0DS_u_logic_Wai2z4_25867,
      ADR0 => u_CORTEXM0DS_u_logic_O5t2z4_25820,
      ADR1 => u_CORTEXM0DS_u_logic_Lstwx42_25870,
      O => u_CORTEXM0DS_u_logic_G6owx4_pack_3
    );
  u_CORTEXM0DS_u_logic_Dtowx4_Ktowx4_AND_3407_o_SW0 : X_LUT6
    generic map(
      LOC => "SLICE_X25Y97",
      INIT => X"FEFCEECCFAF0AA00"
    )
    port map (
      ADR4 => u_CORTEXM0DS_u_logic_B7owx4,
      ADR2 => ahbmi_hrdata_14_IBUF_0,
      ADR5 => u_CORTEXM0DS_u_logic_I7owx4,
      ADR1 => u_CORTEXM0DS_u_logic_Ddi3z4_26122,
      ADR3 => u_CORTEXM0DS_u_logic_G6owx4,
      ADR0 => u_CORTEXM0DS_u_logic_Cma3z4_26124,
      O => N146
    );
  u_CORTEXM0DS_u_logic_Cma3z4 : X_FF
    generic map(
      LOC => "SLICE_X25Y97",
      INIT => '1'
    )
    port map (
      CE => u_CORTEXM0DS_u_logic_C5ovx4,
      CLK => NlwBufferSignal_u_CORTEXM0DS_u_logic_Cma3z4_CLK,
      I => NlwBufferSignal_u_CORTEXM0DS_u_logic_Cma3z4_IN,
      O => u_CORTEXM0DS_u_logic_Cma3z4_26124,
      SET => u_CORTEXM0DS_u_logic_hreset_n_inv,
      RST => GND
    );
  u_CORTEXM0DS_u_logic_Lstwx42 : X_LUT6
    generic map(
      LOC => "SLICE_X25Y97",
      INIT => X"F0F0FFFFF0C055CC"
    )
    port map (
      ADR4 => u_CORTEXM0DS_u_logic_Aok2z4_25881,
      ADR3 => u_CORTEXM0DS_u_logic_Tki2z4_25989,
      ADR0 => u_CORTEXM0DS_u_logic_Emi2z4_25932,
      ADR1 => u_CORTEXM0DS_u_logic_L8t2z4_25825,
      ADR5 => u_CORTEXM0DS_u_logic_A4t2z4_25978,
      ADR2 => u_CORTEXM0DS_u_logic_Lstwx41,
      O => u_CORTEXM0DS_u_logic_Lstwx42_25870
    );
  u_CORTEXM0DS_u_logic_Sscvx41 : X_LUT6
    generic map(
      LOC => "SLICE_X24Y124",
      INIT => X"040E0E0E04040E04"
    )
    port map (
      ADR1 => u_CORTEXM0DS_u_logic_Hak2z4_26357,
      ADR5 => u_CORTEXM0DS_u_logic_Ohh3z4_26358,
      ADR0 => u_CORTEXM0DS_u_logic_Duc2z4,
      ADR3 => u_CORTEXM0DS_u_logic_Kuc2z4,
      ADR4 => u_CORTEXM0DS_u_logic_Re72z4_Ye72z4_AND_6067_o4_26359,
      ADR2 => u_CORTEXM0DS_u_logic_H67wx4_O67wx4_AND_1705_o,
      O => u_CORTEXM0DS_u_logic_Sscvx4
    );
  u_CORTEXM0DS_u_logic_Vezvx41 : X_LUT6
    generic map(
      LOC => "SLICE_X24Y124",
      INIT => X"040C44CC050F55FF"
    )
    port map (
      ADR1 => u_CORTEXM0DS_u_logic_Dl72z4_Kl72z4_AND_6093_o,
      ADR4 => u_CORTEXM0DS_u_logic_Mrsvx4,
      ADR5 => u_CORTEXM0DS_u_logic_Gzvvx4,
      ADR3 => u_CORTEXM0DS_u_logic_K1wvx4,
      ADR2 => u_CORTEXM0DS_u_logic_n16534_25_0,
      ADR0 => u_CORTEXM0DS_u_logic_Pri3z4_28_0,
      O => u_CORTEXM0DS_u_logic_Vezvx4
    );
  u_CORTEXM0DS_u_logic_Hak2z4 : X_FF
    generic map(
      LOC => "SLICE_X24Y124",
      INIT => '1'
    )
    port map (
      CE => VCC,
      CLK => NlwBufferSignal_u_CORTEXM0DS_u_logic_Hak2z4_CLK,
      I => u_CORTEXM0DS_u_logic_Galvx4,
      O => u_CORTEXM0DS_u_logic_Hak2z4_26357,
      SET => u_CORTEXM0DS_u_logic_hreset_n_inv,
      RST => GND
    );
  u_CORTEXM0DS_u_logic_Galvx41 : X_LUT6
    generic map(
      LOC => "SLICE_X24Y124",
      INIT => X"7373FF734040FF40"
    )
    port map (
      ADR3 => u_CORTEXM0DS_u_logic_H3wvx4_26318,
      ADR4 => u_CORTEXM0DS_u_logic_Vezvx4,
      ADR1 => u_CORTEXM0DS_u_logic_Df3wx4,
      ADR5 => u_CORTEXM0DS_u_logic_Hak2z4_26357,
      ADR2 => u_CORTEXM0DS_u_logic_Xsx2z4_26499,
      ADR0 => u_CORTEXM0DS_u_logic_Pxyvx4,
      O => u_CORTEXM0DS_u_logic_Galvx4
    );
  u_CORTEXM0DS_u_logic_Xr42z4_Es42z4_AND_5708_o5 : X_LUT6
    generic map(
      LOC => "SLICE_X24Y128",
      INIT => X"575FF30F575FF3FF"
    )
    port map (
      ADR1 => u_CORTEXM0DS_u_logic_Tr63z4_27326,
      ADR5 => u_CORTEXM0DS_u_logic_Vmj2z4_27327,
      ADR0 => u_CORTEXM0DS_u_logic_Q7j2z4_26245,
      ADR2 => u_CORTEXM0DS_u_logic_Yaz2z4_25842,
      ADR3 => u_CORTEXM0DS_u_logic_H3d3z4_25834,
      ADR4 => u_CORTEXM0DS_u_logic_T1d3z4_25833,
      O => u_CORTEXM0DS_u_logic_Xr42z4_Es42z4_AND_5708_o5_27325
    );
  u_CORTEXM0DS_u_logic_Xr42z4_Es42z4_AND_5708_o4 : X_LUT6
    generic map(
      LOC => "SLICE_X24Y128",
      INIT => X"AA5FFF5F00BB00BB"
    )
    port map (
      ADR4 => u_CORTEXM0DS_u_logic_Qji3z4_27323,
      ADR1 => u_CORTEXM0DS_u_logic_R293z4_29533,
      ADR2 => u_CORTEXM0DS_u_logic_Tvt2z4_27324,
      ADR5 => u_CORTEXM0DS_u_logic_Yaz2z4_25842,
      ADR0 => u_CORTEXM0DS_u_logic_H3d3z4_25834,
      ADR3 => u_CORTEXM0DS_u_logic_T1d3z4_25833,
      O => u_CORTEXM0DS_u_logic_Xr42z4_Es42z4_AND_5708_o4_27322
    );
  u_CORTEXM0DS_u_logic_R293z4 : X_FF
    generic map(
      LOC => "SLICE_X24Y128",
      INIT => '1'
    )
    port map (
      CE => u_CORTEXM0DS_u_logic_Xppvx4_0,
      CLK => NlwBufferSignal_u_CORTEXM0DS_u_logic_R293z4_CLK,
      I => NlwBufferSignal_u_CORTEXM0DS_u_logic_R293z4_IN,
      O => u_CORTEXM0DS_u_logic_R293z4_29533,
      SET => u_CORTEXM0DS_u_logic_hreset_n_inv,
      RST => GND
    );
  u_CORTEXM0DS_u_logic_Mnvwx44_SW3 : X_LUT6
    generic map(
      LOC => "SLICE_X24Y128",
      INIT => X"00FF555533330F0F"
    )
    port map (
      ADR1 => u_CORTEXM0DS_u_logic_C183z4_27314,
      ADR3 => u_CORTEXM0DS_u_logic_Tr63z4_27326,
      ADR0 => u_CORTEXM0DS_u_logic_Zpj2z4_27317,
      ADR2 => u_CORTEXM0DS_u_logic_R293z4_29533,
      ADR5 => u_CORTEXM0DS_u_logic_Sjj2z4_26064,
      ADR4 => u_CORTEXM0DS_u_logic_Fgm2z4_26065,
      O => N1623
    );
  u_CORTEXM0DS_u_logic_Iypwx4_Pypwx4_AND_3512_o1 : X_LUT6
    generic map(
      LOC => "SLICE_X25Y111",
      INIT => X"BFBCB3B08F8C8380"
    )
    port map (
      ADR3 => u_CORTEXM0DS_u_logic_D9uwx4,
      ADR5 => u_CORTEXM0DS_u_logic_Dmvwx4,
      ADR0 => u_CORTEXM0DS_u_logic_H1qwx4,
      ADR4 => u_CORTEXM0DS_u_logic_Bjxwx4,
      ADR2 => u_CORTEXM0DS_u_logic_Y5ywx4_0,
      ADR1 => u_CORTEXM0DS_u_logic_D5ywx4,
      O => u_CORTEXM0DS_u_logic_Iypwx4_Pypwx4_AND_3512_o
    );
  u_CORTEXM0DS_u_logic_Vbuwx4_Ccuwx4_AND_4039_o1 : X_LUT6
    generic map(
      LOC => "SLICE_X25Y111",
      INIT => X"FF55AA00D8D8D8D8"
    )
    port map (
      ADR3 => u_CORTEXM0DS_u_logic_Xcuwx4,
      ADR2 => u_CORTEXM0DS_u_logic_Dmvwx4,
      ADR4 => u_CORTEXM0DS_u_logic_Bjxwx4,
      ADR1 => u_CORTEXM0DS_u_logic_H1qwx4,
      ADR5 => u_CORTEXM0DS_u_logic_Y5ywx4_0,
      ADR0 => u_CORTEXM0DS_u_logic_D5ywx4,
      O => u_CORTEXM0DS_u_logic_Vbuwx4_Ccuwx4_AND_4039_o
    );
  u_CORTEXM0DS_u_logic_Vr43z4 : X_FF
    generic map(
      LOC => "SLICE_X25Y111",
      INIT => '1'
    )
    port map (
      CE => u_CORTEXM0DS_u_logic_Rdyvx4_0,
      CLK => NlwBufferSignal_u_CORTEXM0DS_u_logic_Vr43z4_CLK,
      I => NlwBufferSignal_u_CORTEXM0DS_u_logic_Vr43z4_IN,
      O => u_CORTEXM0DS_u_logic_Vr43z4_27451,
      SET => u_CORTEXM0DS_u_logic_hreset_n_inv,
      RST => GND
    );
  u_CORTEXM0DS_u_logic_Mmux_Z78wx41481 : X_LUT6
    generic map(
      LOC => "SLICE_X25Y111",
      INIT => X"3333FFFF3333FFFF"
    )
    port map (
      ADR0 => '1',
      ADR5 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR1 => u_CORTEXM0DS_u_logic_Iypwx4_Pypwx4_AND_3512_o,
      ADR4 => u_CORTEXM0DS_u_logic_Vbuwx4_Ccuwx4_AND_4039_o,
      O => u_CORTEXM0DS_u_logic_Mmux_Z78wx4148
    );
  u_CORTEXM0DS_u_logic_Xawwx4_Ebwwx4_AND_4265_o21 : X_LUT6
    generic map(
      LOC => "SLICE_X25Y105",
      INIT => X"45455505CFCFFF0F"
    )
    port map (
      ADR1 => u_CORTEXM0DS_u_logic_Zbwwx4_Gcwwx4_AND_4268_o,
      ADR4 => u_CORTEXM0DS_u_logic_Oldwx4,
      ADR2 => u_CORTEXM0DS_u_logic_L5owx4,
      ADR3 => u_CORTEXM0DS_u_logic_Vgwwx4_Chwwx4_AND_4288_o,
      ADR0 => u_CORTEXM0DS_u_logic_B7owx4,
      ADR5 => ahbmi_hrdata_28_IBUF_0,
      O => u_CORTEXM0DS_u_logic_Xawwx4_Ebwwx4_AND_4265_o2_28868
    );
  u_CORTEXM0DS_u_logic_Mmux_Z78wx4118 : X_LUT6
    generic map(
      LOC => "SLICE_X25Y105",
      INIT => X"FFFFCFFFFFFFCFFF"
    )
    port map (
      ADR0 => '1',
      ADR5 => '1',
      ADR3 => u_CORTEXM0DS_u_logic_Tkdwx4,
      ADR2 => u_CORTEXM0DS_u_logic_Owuwx4_Vwuwx4_AND_4099_o,
      ADR4 => u_CORTEXM0DS_u_logic_Fq7wx4,
      ADR1 => u_CORTEXM0DS_u_logic_B28wx4,
      O => u_CORTEXM0DS_u_logic_Mmux_Z78wx4118_27954
    );
  u_CORTEXM0DS_u_logic_Zbwwx4_Gcwwx4_AND_4268_o1 : X_LUT6
    generic map(
      LOC => "SLICE_X25Y105",
      INIT => X"AFA0AFA0FCFC0C0C"
    )
    port map (
      ADR0 => u_CORTEXM0DS_u_logic_Bdwwx4,
      ADR1 => u_CORTEXM0DS_u_logic_Bywwx4,
      ADR4 => u_CORTEXM0DS_u_logic_Svqwx4,
      ADR3 => u_CORTEXM0DS_u_logic_Qxuwx4,
      ADR2 => u_CORTEXM0DS_u_logic_Y5ywx4_0,
      ADR5 => u_CORTEXM0DS_u_logic_D5ywx4,
      O => u_CORTEXM0DS_u_logic_Zbwwx4_Gcwwx4_AND_4268_o
    );
  u_CORTEXM0DS_u_logic_Gip2z4 : X_FF
    generic map(
      LOC => "SLICE_X25Y105",
      INIT => '1'
    )
    port map (
      CE => u_CORTEXM0DS_u_logic_Ofyvx4,
      CLK => NlwBufferSignal_u_CORTEXM0DS_u_logic_Gip2z4_CLK,
      I => NlwBufferSignal_u_CORTEXM0DS_u_logic_Gip2z4_IN,
      O => u_CORTEXM0DS_u_logic_Gip2z4_26398,
      SET => u_CORTEXM0DS_u_logic_hreset_n_inv,
      RST => GND
    );
  u_CORTEXM0DS_u_logic_Mmux_B28wx411 : X_LUT6
    generic map(
      LOC => "SLICE_X25Y105",
      INIT => X"F000FF0F50505F5F"
    )
    port map (
      ADR1 => '1',
      ADR2 => u_CORTEXM0DS_u_logic_Oldwx4,
      ADR5 => u_CORTEXM0DS_u_logic_D5ywx4,
      ADR3 => u_CORTEXM0DS_u_logic_Jiowx42,
      ADR0 => u_CORTEXM0DS_u_logic_Jiowx41,
      ADR4 => u_CORTEXM0DS_u_logic_Zbwwx4_Gcwwx4_AND_4268_o,
      O => u_CORTEXM0DS_u_logic_B28wx4
    );
  u_CORTEXM0DS_u_logic_Fbnvx41_SW0 : X_LUT6
    generic map(
      LOC => "SLICE_X25Y98",
      INIT => X"0C0C0C0C00000000"
    )
    port map (
      ADR0 => '1',
      ADR4 => '1',
      ADR3 => '1',
      ADR1 => ahbmi_hrdata_28_IBUF_0,
      ADR5 => u_CORTEXM0DS_u_logic_Z7i2z4_26076,
      ADR2 => u_CORTEXM0DS_u_logic_Rbi3z4_26075,
      O => N570
    );
  u_CORTEXM0DS_u_logic_W5rvx41 : X_LUT6
    generic map(
      LOC => "SLICE_X25Y98",
      INIT => X"004D0000005D0000"
    )
    port map (
      ADR1 => u_CORTEXM0DS_u_logic_Hzywx4,
      ADR5 => u_CORTEXM0DS_u_logic_E5owx43_0,
      ADR2 => u_CORTEXM0DS_u_logic_Ozywx4,
      ADR3 => N1165,
      ADR4 => u_CORTEXM0DS_u_logic_Qjuwx4,
      ADR0 => u_CORTEXM0DS_u_logic_E5owx42_26193,
      O => u_CORTEXM0DS_u_logic_W5rvx4
    );
  u_CORTEXM0DS_u_logic_E5owx44_SW11 : X_LUT6
    generic map(
      LOC => "SLICE_X25Y98",
      INIT => X"FAFAFAFAFFFFFAFA"
    )
    port map (
      ADR3 => '1',
      ADR1 => '1',
      ADR2 => u_CORTEXM0DS_u_logic_U7w2z4_25900,
      ADR0 => u_CORTEXM0DS_u_logic_Ywi2z4_25901,
      ADR5 => u_CORTEXM0DS_u_logic_Hzj2z4_26197,
      ADR4 => u_CORTEXM0DS_u_logic_O6zwx4_Hiuwx4_AND_4562_o,
      O => N1165
    );
  u_CORTEXM0DS_u_logic_Owq2z4 : X_FF
    generic map(
      LOC => "SLICE_X25Y98",
      INIT => '1'
    )
    port map (
      CE => VCC,
      CLK => NlwBufferSignal_u_CORTEXM0DS_u_logic_Owq2z4_CLK,
      I => u_CORTEXM0DS_u_logic_Fbnvx4,
      O => u_CORTEXM0DS_u_logic_Owq2z4_27764,
      SET => u_CORTEXM0DS_u_logic_hreset_n_inv,
      RST => GND
    );
  u_CORTEXM0DS_u_logic_Fbnvx41 : X_LUT6
    generic map(
      LOC => "SLICE_X25Y98",
      INIT => X"FFFAEEEE0050CCCC"
    )
    port map (
      ADR3 => u_CORTEXM0DS_u_logic_Nbm2z4_27016,
      ADR2 => N570,
      ADR1 => u_CORTEXM0DS_u_logic_W5rvx4,
      ADR5 => u_CORTEXM0DS_u_logic_Owq2z4_27764,
      ADR4 => u_CORTEXM0DS_u_logic_Abovx4,
      ADR0 => u_CORTEXM0DS_u_logic_Edovx4,
      O => u_CORTEXM0DS_u_logic_Fbnvx4
    );
  u_CORTEXM0DS_u_logic_Q5nwx4_X5nwx4_AND_3221_o : X_LUT6
    generic map(
      LOC => "SLICE_X25Y107",
      INIT => X"CFCFC0CFCFCFC0CF"
    )
    port map (
      ADR0 => '1',
      ADR5 => '1',
      ADR2 => u_CORTEXM0DS_u_logic_R9nwx4,
      ADR3 => u_CORTEXM0DS_u_logic_Wxp2z4_27554,
      ADR4 => N58,
      ADR1 => u_CORTEXM0DS_u_logic_Iwdwx4,
      O => u_CORTEXM0DS_u_logic_Q5nwx4_X5nwx4_AND_3221_o_26349
    );
  u_CORTEXM0DS_u_logic_Niyvx4_Uiyvx4_AND_982_o511 : X_LUT6
    generic map(
      LOC => "SLICE_X25Y107",
      INIT => X"8888000000800000"
    )
    port map (
      ADR2 => u_CORTEXM0DS_u_logic_Sgj2z4_25821,
      ADR3 => N116,
      ADR5 => u_CORTEXM0DS_u_logic_R9nwx4,
      ADR0 => u_CORTEXM0DS_u_logic_Sdnwx4_Zdnwx4_AND_3239_o_26307,
      ADR1 => u_CORTEXM0DS_u_logic_S9rwx4_Vhvwx4_AND_4177_o,
      ADR4 => u_CORTEXM0DS_u_logic_Q5nwx4_X5nwx4_AND_3221_o_26349,
      O => u_CORTEXM0DS_u_logic_Niyvx4_Uiyvx4_AND_982_o51
    );
  u_CORTEXM0DS_u_logic_Iwdwx41 : X_LUT6
    generic map(
      LOC => "SLICE_X25Y107",
      INIT => X"2AAAAAAAFFFFFFFF"
    )
    port map (
      ADR0 => u_CORTEXM0DS_u_logic_Ark2z4_25827,
      ADR4 => u_CORTEXM0DS_u_logic_Y5ywx4_0,
      ADR3 => u_CORTEXM0DS_u_logic_Dw7wx4,
      ADR1 => u_CORTEXM0DS_u_logic_M6ywx4,
      ADR2 => u_CORTEXM0DS_u_logic_Tzxwx4,
      ADR5 => u_CORTEXM0DS_u_logic_Mq7wx4,
      O => u_CORTEXM0DS_u_logic_Iwdwx4
    );
  u_CORTEXM0DS_u_logic_Mq7wx41 : X_LUT6
    generic map(
      LOC => "SLICE_X25Y107",
      INIT => X"008800CC008800CC"
    )
    port map (
      ADR5 => '1',
      ADR2 => '1',
      ADR1 => u_CORTEXM0DS_u_logic_Pkwwx4,
      ADR3 => u_CORTEXM0DS_u_logic_Vy7wx4,
      ADR4 => u_CORTEXM0DS_u_logic_Fij2z4_25819,
      ADR0 => u_CORTEXM0DS_u_logic_Ok7wx4,
      O => u_CORTEXM0DS_u_logic_Mq7wx4
    );
  u_CORTEXM0DS_u_logic_Mmux_Bdpwx4131 : X_LUT6
    generic map(
      LOC => "SLICE_X25Y108",
      INIT => X"A600FF596600FF99"
    )
    port map (
      ADR1 => u_CORTEXM0DS_u_logic_Ark2z4_25827,
      ADR0 => u_CORTEXM0DS_u_logic_Tzxwx4,
      ADR5 => u_CORTEXM0DS_u_logic_M6ywx4,
      ADR2 => u_CORTEXM0DS_u_logic_Y5ywx4_0,
      ADR3 => u_CORTEXM0DS_u_logic_Gftwx4,
      ADR4 => u_CORTEXM0DS_u_logic_Gsuwx4_Nsuwx4_AND_4082_o,
      O => u_CORTEXM0DS_u_logic_Hpuwx4
    );
  u_CORTEXM0DS_u_logic_Gftwx41 : X_LUT6
    generic map(
      LOC => "SLICE_X25Y108",
      INIT => X"1105BB0511AFBBAF"
    )
    port map (
      ADR1 => u_CORTEXM0DS_u_logic_Saqwx4,
      ADR4 => u_CORTEXM0DS_u_logic_Eruwx4,
      ADR5 => u_CORTEXM0DS_u_logic_N3ywx4,
      ADR0 => u_CORTEXM0DS_u_logic_Y5ywx4_0,
      ADR2 => u_CORTEXM0DS_u_logic_Cawwx4,
      ADR3 => u_CORTEXM0DS_u_logic_D5ywx4,
      O => u_CORTEXM0DS_u_logic_Gftwx4
    );
  u_CORTEXM0DS_u_logic_Mmux_Letwx411 : X_LUT6
    generic map(
      LOC => "SLICE_X25Y108",
      INIT => X"6F3F090CCF3F030C"
    )
    port map (
      ADR3 => u_CORTEXM0DS_u_logic_Ark2z4_25827,
      ADR1 => u_CORTEXM0DS_u_logic_Tzxwx4,
      ADR0 => u_CORTEXM0DS_u_logic_M6ywx4,
      ADR5 => u_CORTEXM0DS_u_logic_Y5ywx4_0,
      ADR2 => u_CORTEXM0DS_u_logic_X5uwx4_E6uwx4_AND_4019_o,
      ADR4 => u_CORTEXM0DS_u_logic_Gftwx4,
      O => u_CORTEXM0DS_u_logic_Letwx4
    );
  u_CORTEXM0DS_u_logic_Ra1wx45_SW0_SW0 : X_LUT6
    generic map(
      LOC => "SLICE_X25Y114",
      INIT => X"0040000000000000"
    )
    port map (
      ADR2 => u_CORTEXM0DS_u_logic_Z0g3z4_26684,
      ADR0 => u_CORTEXM0DS_u_logic_M1j2z4_26013,
      ADR4 => u_CORTEXM0DS_u_logic_Rni2z4_26237,
      ADR5 => u_CORTEXM0DS_u_logic_Wzy2z4_26238,
      ADR1 => u_CORTEXM0DS_u_logic_Sjj2z4_26064,
      ADR3 => u_CORTEXM0DS_u_logic_Fgm2z4_26065,
      O => N785
    );
  u_CORTEXM0DS_u_logic_Ra1wx43 : X_LUT6
    generic map(
      LOC => "SLICE_X25Y114",
      INIT => X"FF5533110F050301"
    )
    port map (
      ADR2 => u_CORTEXM0DS_u_logic_E163z4_28974,
      ADR0 => u_CORTEXM0DS_u_logic_Mi33z4_27127,
      ADR1 => u_CORTEXM0DS_u_logic_Vr43z4_27451,
      ADR3 => u_CORTEXM0DS_u_logic_Gsc2z4_Erc2z4_OR_1317_o,
      ADR4 => u_CORTEXM0DS_u_logic_Gsc2z4_Ptc2z4_OR_1318_o,
      ADR5 => u_CORTEXM0DS_u_logic_Gsc2z4_Lrc2z4_OR_1319_o,
      O => u_CORTEXM0DS_u_logic_Ra1wx43_29546
    );
  u_CORTEXM0DS_u_logic_Z0g3z4 : X_FF
    generic map(
      LOC => "SLICE_X25Y114",
      INIT => '1'
    )
    port map (
      CE => u_CORTEXM0DS_u_logic_Pu1wx4_inv_0,
      CLK => NlwBufferSignal_u_CORTEXM0DS_u_logic_Z0g3z4_CLK,
      I => NlwBufferSignal_u_CORTEXM0DS_u_logic_Z0g3z4_IN,
      O => u_CORTEXM0DS_u_logic_Z0g3z4_26684,
      SET => u_CORTEXM0DS_u_logic_hreset_n_inv,
      RST => GND
    );
  u_CORTEXM0DS_u_logic_Ra1wx45_SW0 : X_LUT6
    generic map(
      LOC => "SLICE_X25Y114",
      INIT => X"CFCFEFEFFFCFFFEF"
    )
    port map (
      ADR0 => u_CORTEXM0DS_u_logic_D923z4_25849,
      ADR3 => u_CORTEXM0DS_u_logic_Kzf3z4_27523,
      ADR1 => N785,
      ADR5 => u_CORTEXM0DS_u_logic_Erc2z4_Tja2z4_OR_1314_o,
      ADR4 => u_CORTEXM0DS_u_logic_Gsc2z4_Nsc2z4_OR_1316_o,
      ADR2 => u_CORTEXM0DS_u_logic_Ra1wx43_29546,
      O => N543
    );
  u_CORTEXM0DS_u_logic_Ok7wx41 : X_LUT6
    generic map(
      LOC => "SLICE_X25Y104",
      INIT => X"EFFFFFEEEFFFFFFF"
    )
    port map (
      ADR5 => u_CORTEXM0DS_u_logic_W893z4_26381,
      ADR2 => u_CORTEXM0DS_u_logic_Wu63z4_26382,
      ADR4 => u_CORTEXM0DS_u_logic_Svk2z4_25841,
      ADR1 => u_CORTEXM0DS_u_logic_Yaz2z4_25842,
      ADR3 => u_CORTEXM0DS_u_logic_H3d3z4_25834,
      ADR0 => u_CORTEXM0DS_u_logic_T1d3z4_25833,
      O => u_CORTEXM0DS_u_logic_Ok7wx43_28669
    );
  u_CORTEXM0DS_u_logic_Hf4xx4_Of4xx4_AND_5191_o5_SW0 : X_LUT6
    generic map(
      LOC => "SLICE_X25Y104",
      INIT => X"F0F0FCFCFFFFFFFF"
    )
    port map (
      ADR0 => '1',
      ADR3 => '1',
      ADR1 => u_CORTEXM0DS_u_logic_Ec43z4_26843,
      ADR2 => u_CORTEXM0DS_u_logic_T1d3z4_25833,
      ADR5 => u_CORTEXM0DS_u_logic_Hf4xx4_Of4xx4_AND_5191_o4_29542,
      ADR4 => u_CORTEXM0DS_u_logic_Sk52z4_Vb52z4_OR_1167_o,
      O => N1585
    );
  u_CORTEXM0DS_u_logic_Wu63z4 : X_FF
    generic map(
      LOC => "SLICE_X25Y104",
      INIT => '1'
    )
    port map (
      CE => u_CORTEXM0DS_u_logic_Ddyvx4_0,
      CLK => NlwBufferSignal_u_CORTEXM0DS_u_logic_Wu63z4_CLK,
      I => NlwBufferSignal_u_CORTEXM0DS_u_logic_Wu63z4_IN,
      O => u_CORTEXM0DS_u_logic_Wu63z4_26382,
      SET => u_CORTEXM0DS_u_logic_hreset_n_inv,
      RST => GND
    );
  u_CORTEXM0DS_u_logic_Hf4xx4_Of4xx4_AND_5191_o4 : X_LUT6
    generic map(
      LOC => "SLICE_X25Y104",
      INIT => X"FFFFFFFF11AFBBAF"
    )
    port map (
      ADR1 => u_CORTEXM0DS_u_logic_Sgp2z4_26383,
      ADR2 => u_CORTEXM0DS_u_logic_W893z4_26381,
      ADR3 => u_CORTEXM0DS_u_logic_Svk2z4_25841,
      ADR4 => u_CORTEXM0DS_u_logic_Wu63z4_26382,
      ADR5 => u_CORTEXM0DS_u_logic_Yaz2z4_25842,
      ADR0 => u_CORTEXM0DS_u_logic_H3d3z4_25834,
      O => u_CORTEXM0DS_u_logic_Hf4xx4_Of4xx4_AND_5191_o4_29542
    );
  u_CORTEXM0DS_u_logic_H4uwx4_O4uwx4_AND_4014_o_SW0 : X_LUT6
    generic map(
      LOC => "SLICE_X25Y109",
      INIT => X"FFEAEAEAFFC0C0C0"
    )
    port map (
      ADR5 => ahbmi_hrdata_13_IBUF_0,
      ADR1 => u_CORTEXM0DS_u_logic_Ieh3z4_28604,
      ADR3 => u_CORTEXM0DS_u_logic_Ogo2z4_26599,
      ADR2 => u_CORTEXM0DS_u_logic_G6owx4,
      ADR4 => u_CORTEXM0DS_u_logic_I7owx4,
      ADR0 => u_CORTEXM0DS_u_logic_B7owx4,
      O => N152
    );
  u_CORTEXM0DS_u_logic_H4uwx4_O4uwx4_AND_4014_o : X_LUT6
    generic map(
      LOC => "SLICE_X25Y109",
      INIT => X"0000F3F30000FF33"
    )
    port map (
      ADR0 => '1',
      ADR1 => u_CORTEXM0DS_u_logic_L5owx4,
      ADR5 => u_CORTEXM0DS_u_logic_Oldwx4,
      ADR2 => u_CORTEXM0DS_u_logic_B8uwx4_I8uwx4_AND_4026_o,
      ADR3 => u_CORTEXM0DS_u_logic_X5uwx4_E6uwx4_AND_4019_o,
      ADR4 => N152,
      O => u_CORTEXM0DS_u_logic_H4uwx4_O4uwx4_AND_4014_o_26308
    );
  u_CORTEXM0DS_u_logic_X5uwx4_E6uwx4_AND_4019_o1 : X_LUT6
    generic map(
      LOC => "SLICE_X25Y109",
      INIT => X"EEEEFC302222FC30"
    )
    port map (
      ADR5 => u_CORTEXM0DS_u_logic_U7uwx4,
      ADR0 => u_CORTEXM0DS_u_logic_Feqwx4,
      ADR2 => u_CORTEXM0DS_u_logic_F8wwx4,
      ADR3 => u_CORTEXM0DS_u_logic_Fexwx4,
      ADR1 => u_CORTEXM0DS_u_logic_Y5ywx4_0,
      ADR4 => u_CORTEXM0DS_u_logic_D5ywx4,
      O => u_CORTEXM0DS_u_logic_X5uwx4_E6uwx4_AND_4019_o
    );
  u_CORTEXM0DS_u_logic_E163z4 : X_FF
    generic map(
      LOC => "SLICE_X25Y109",
      INIT => '1'
    )
    port map (
      CE => u_CORTEXM0DS_u_logic_Kdyvx4,
      CLK => NlwBufferSignal_u_CORTEXM0DS_u_logic_E163z4_CLK,
      I => NlwBufferSignal_u_CORTEXM0DS_u_logic_E163z4_IN,
      O => u_CORTEXM0DS_u_logic_E163z4_28974,
      SET => u_CORTEXM0DS_u_logic_hreset_n_inv,
      RST => GND
    );
  u_CORTEXM0DS_u_logic_Mmux_Z78wx4114 : X_LUT6
    generic map(
      LOC => "SLICE_X25Y109",
      INIT => X"0FFFFFFFFFFFFFFF"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => u_CORTEXM0DS_u_logic_Zaxwx4,
      ADR4 => u_CORTEXM0DS_u_logic_Bcqwx4_Icqwx4_AND_3543_o,
      ADR5 => u_CORTEXM0DS_u_logic_Dfowx4,
      ADR3 => u_CORTEXM0DS_u_logic_X5uwx4_E6uwx4_AND_4019_o,
      O => u_CORTEXM0DS_u_logic_Mmux_Z78wx4114_28820
    );
  u_CORTEXM0DS_u_logic_Mmux_Z78wx418 : X_LUT6
    generic map(
      LOC => "SLICE_X25Y110",
      INIT => X"FFFF000000000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR5 => u_CORTEXM0DS_u_logic_H6ewx44_27545,
      ADR4 => u_CORTEXM0DS_u_logic_Mmux_Z78wx41443,
      O => u_CORTEXM0DS_u_logic_Mmux_Z78wx419_27910
    );
  u_CORTEXM0DS_u_logic_Mmux_Z78wx414431 : X_LUT6
    generic map(
      LOC => "SLICE_X25Y110",
      INIT => X"8F3F0FFFFFCFFF0F"
    )
    port map (
      ADR2 => u_CORTEXM0DS_u_logic_Fij2z4_25819,
      ADR5 => u_CORTEXM0DS_u_logic_Dp7wx4,
      ADR1 => u_CORTEXM0DS_u_logic_Y5ywx4_0,
      ADR4 => u_CORTEXM0DS_u_logic_M6ywx4,
      ADR0 => u_CORTEXM0DS_u_logic_Dw7wx4,
      ADR3 => u_CORTEXM0DS_u_logic_Oldwx4,
      O => u_CORTEXM0DS_u_logic_Mmux_Z78wx41443
    );
  u_CORTEXM0DS_u_logic_Mmux_Oldwx411 : X_LUT6
    generic map(
      LOC => "SLICE_X25Y110",
      INIT => X"FF000FF00FF00FF0"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => u_CORTEXM0DS_u_logic_Ark2z4_25827,
      ADR4 => u_CORTEXM0DS_u_logic_M6ywx4,
      ADR5 => u_CORTEXM0DS_u_logic_Y5ywx4_0,
      ADR3 => u_CORTEXM0DS_u_logic_Tzxwx4,
      O => u_CORTEXM0DS_u_logic_Oldwx4
    );
  u_CORTEXM0DS_u_logic_Hq33z4 : X_FF
    generic map(
      LOC => "SLICE_X25Y110",
      INIT => '1'
    )
    port map (
      CE => u_CORTEXM0DS_u_logic_Ydyvx4_0,
      CLK => NlwBufferSignal_u_CORTEXM0DS_u_logic_Hq33z4_CLK,
      I => NlwBufferSignal_u_CORTEXM0DS_u_logic_Hq33z4_IN,
      O => u_CORTEXM0DS_u_logic_Hq33z4_27067,
      SET => u_CORTEXM0DS_u_logic_hreset_n_inv,
      RST => GND
    );
  u_CORTEXM0DS_u_logic_Fc7wx42_SW0 : X_LUT6
    generic map(
      LOC => "SLICE_X25Y110",
      INIT => X"C05CC00CC05CC0FC"
    )
    port map (
      ADR3 => u_CORTEXM0DS_u_logic_Pkwwx4,
      ADR1 => u_CORTEXM0DS_u_logic_U2ewx4,
      ADR2 => u_CORTEXM0DS_u_logic_Vy7wx4,
      ADR0 => u_CORTEXM0DS_u_logic_Zwwwx4_Gxwwx4_AND_4345_o,
      ADR5 => u_CORTEXM0DS_u_logic_Jvwwx4_Qvwwx4_AND_4339_o,
      ADR4 => u_CORTEXM0DS_u_logic_Oldwx4,
      O => N982
    );
  u_CORTEXM0DS_u_logic_Kc03z4 : X_FF
    generic map(
      LOC => "SLICE_X25Y112",
      INIT => '1'
    )
    port map (
      CE => u_CORTEXM0DS_u_logic_Teyvx4,
      CLK => NlwBufferSignal_u_CORTEXM0DS_u_logic_Kc03z4_CLK,
      I => NlwBufferSignal_u_CORTEXM0DS_u_logic_Kc03z4_IN,
      O => u_CORTEXM0DS_u_logic_Kc03z4_26984,
      SET => u_CORTEXM0DS_u_logic_hreset_n_inv,
      RST => GND
    );
  u_CORTEXM0DS_u_logic_P12wx44 : X_LUT6
    generic map(
      LOC => "SLICE_X25Y112",
      INIT => X"FF000F33FFFF0F33"
    )
    port map (
      ADR0 => '1',
      ADR1 => u_CORTEXM0DS_u_logic_Rvv2z4_27614,
      ADR2 => u_CORTEXM0DS_u_logic_Imu2z4_27461,
      ADR5 => u_CORTEXM0DS_u_logic_Kc03z4_26984,
      ADR3 => u_CORTEXM0DS_u_logic_H3d3z4_25834,
      ADR4 => u_CORTEXM0DS_u_logic_T1d3z4_25833,
      O => u_CORTEXM0DS_u_logic_P12wx44_28880
    );
  u_CORTEXM0DS_u_logic_Bzowx4_u_CORTEXM0DS_u_logic_Bzowx4_DMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => u_CORTEXM0DS_u_logic_Lcowx4_Yw7wx4_OR_973_o_pack_3,
      O => u_CORTEXM0DS_u_logic_Lcowx4_Yw7wx4_OR_973_o
    );
  u_CORTEXM0DS_u_logic_Bzowx41 : X_LUT6
    generic map(
      LOC => "SLICE_X25Y106",
      INIT => X"4844884448448844"
    )
    port map (
      ADR3 => u_CORTEXM0DS_u_logic_Ark2z4_25827,
      ADR2 => u_CORTEXM0DS_u_logic_Y5ywx4_0,
      ADR0 => u_CORTEXM0DS_u_logic_Tzxwx4,
      ADR4 => u_CORTEXM0DS_u_logic_M6ywx4,
      ADR1 => u_CORTEXM0DS_u_logic_L5owx4,
      ADR5 => '1',
      O => u_CORTEXM0DS_u_logic_Bzowx4
    );
  u_CORTEXM0DS_u_logic_Lcowx4_Yw7wx4_OR_973_o1 : X_LUT5
    generic map(
      LOC => "SLICE_X25Y106",
      INIT => X"7B77BB77"
    )
    port map (
      ADR3 => u_CORTEXM0DS_u_logic_Ark2z4_25827,
      ADR2 => u_CORTEXM0DS_u_logic_Y5ywx4_0,
      ADR0 => u_CORTEXM0DS_u_logic_Tzxwx4,
      ADR4 => u_CORTEXM0DS_u_logic_M6ywx4,
      ADR1 => u_CORTEXM0DS_u_logic_L5owx4,
      O => u_CORTEXM0DS_u_logic_Lcowx4_Yw7wx4_OR_973_o_pack_3
    );
  u_CORTEXM0DS_u_logic_A5twx4_H5twx4_AND_3887_o4 : X_LUT6
    generic map(
      LOC => "SLICE_X25Y106",
      INIT => X"F000C000F0F0C0C0"
    )
    port map (
      ADR0 => '1',
      ADR2 => u_CORTEXM0DS_u_logic_A5twx4_H5twx4_AND_3887_o3_27983,
      ADR1 => u_CORTEXM0DS_u_logic_Gsuwx4_Nsuwx4_AND_4082_o,
      ADR5 => u_CORTEXM0DS_u_logic_Bzowx4,
      ADR3 => u_CORTEXM0DS_u_logic_Owuwx4_Vwuwx4_AND_4099_o,
      ADR4 => u_CORTEXM0DS_u_logic_Lcowx4_Yw7wx4_OR_973_o,
      O => u_CORTEXM0DS_u_logic_A5twx4_H5twx4_AND_3887_o
    );
  u_CORTEXM0DS_u_logic_L5owx41 : X_LUT6
    generic map(
      LOC => "SLICE_X25Y106",
      INIT => X"AA00BB00A000B300"
    )
    port map (
      ADR3 => u_CORTEXM0DS_u_logic_Wai2z4_25867,
      ADR4 => u_CORTEXM0DS_u_logic_Emi2z4_25932,
      ADR2 => u_CORTEXM0DS_u_logic_Npk2z4_25818,
      ADR0 => u_CORTEXM0DS_u_logic_Aok2z4_25881,
      ADR1 => u_CORTEXM0DS_u_logic_O5t2z4_25820,
      ADR5 => u_CORTEXM0DS_u_logic_S87wx4,
      O => u_CORTEXM0DS_u_logic_L5owx4
    );
  u_CORTEXM0DS_u_logic_S87wx41 : X_LUT6
    generic map(
      LOC => "SLICE_X25Y106",
      INIT => X"FFFF0000FFFFFFFF"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR5 => u_CORTEXM0DS_u_logic_Sgj2z4_25821,
      ADR4 => u_CORTEXM0DS_u_logic_Fij2z4_25819,
      O => u_CORTEXM0DS_u_logic_S87wx4
    );
  u_CORTEXM0DS_u_logic_F32wx44 : X_LUT6
    generic map(
      LOC => "SLICE_X25Y113",
      INIT => X"0000800080008000"
    )
    port map (
      ADR4 => u_CORTEXM0DS_u_logic_Eyr2z4_27472,
      ADR0 => u_CORTEXM0DS_u_logic_F32wx42_28842,
      ADR5 => u_CORTEXM0DS_u_logic_Ue9wx4,
      ADR2 => u_CORTEXM0DS_u_logic_Lr9wx4,
      ADR3 => u_CORTEXM0DS_u_logic_F32wx43_28844,
      ADR1 => u_CORTEXM0DS_u_logic_F32wx41_28705,
      O => u_CORTEXM0DS_u_logic_F32wx44_28843
    );
  u_CORTEXM0DS_u_logic_F32wx45 : X_LUT6
    generic map(
      LOC => "SLICE_X25Y113",
      INIT => X"DD1D111DDD1D111D"
    )
    port map (
      ADR5 => '1',
      ADR0 => u_CORTEXM0DS_u_logic_I793z4_26456,
      ADR2 => u_CORTEXM0DS_u_logic_Szr2z4_28495,
      ADR1 => u_CORTEXM0DS_u_logic_Duc2z4,
      ADR4 => u_CORTEXM0DS_u_logic_F32wx44_28843,
      ADR3 => u_CORTEXM0DS_u_logic_Kuc2z4,
      O => u_CORTEXM0DS_u_logic_F32wx4
    );
  u_CORTEXM0DS_u_logic_Lr9wx45_SW3 : X_LUT6
    generic map(
      LOC => "SLICE_X25Y113",
      INIT => X"333300FF55550F0F"
    )
    port map (
      ADR2 => u_CORTEXM0DS_u_logic_Asr2z4_27357,
      ADR3 => u_CORTEXM0DS_u_logic_Otr2z4_27572,
      ADR1 => u_CORTEXM0DS_u_logic_Cvr2z4_27415,
      ADR0 => u_CORTEXM0DS_u_logic_Ii73z4_27049,
      ADR5 => u_CORTEXM0DS_u_logic_Wzy2z4_26238,
      ADR4 => u_CORTEXM0DS_u_logic_Fgm2z4_26065,
      O => N1442
    );
  u_CORTEXM0DS_u_logic_Ii73z4 : X_FF
    generic map(
      LOC => "SLICE_X25Y113",
      INIT => '1'
    )
    port map (
      CE => u_CORTEXM0DS_u_logic_Ddyvx4_0,
      CLK => NlwBufferSignal_u_CORTEXM0DS_u_logic_Ii73z4_CLK,
      I => NlwBufferSignal_u_CORTEXM0DS_u_logic_Ii73z4_IN,
      O => u_CORTEXM0DS_u_logic_Ii73z4_27049,
      SET => u_CORTEXM0DS_u_logic_hreset_n_inv,
      RST => GND
    );
  u_CORTEXM0DS_u_logic_Lr9wx45 : X_LUT6
    generic map(
      LOC => "SLICE_X25Y113",
      INIT => X"FFFCF3F0FFFCF3F0"
    )
    port map (
      ADR0 => '1',
      ADR5 => '1',
      ADR2 => u_CORTEXM0DS_u_logic_Rni2z4_26237,
      ADR1 => u_CORTEXM0DS_u_logic_Sjj2z4_26064,
      ADR3 => N1441,
      ADR4 => N1442,
      O => u_CORTEXM0DS_u_logic_Lr9wx4
    );
  u_CORTEXM0DS_u_logic_Jlo2z4 : X_FF
    generic map(
      LOC => "SLICE_X25Y128",
      INIT => '1'
    )
    port map (
      CE => u_CORTEXM0DS_u_logic_Afyvx4,
      CLK => NlwBufferSignal_u_CORTEXM0DS_u_logic_Jlo2z4_CLK,
      I => NlwBufferSignal_u_CORTEXM0DS_u_logic_Jlo2z4_IN,
      O => u_CORTEXM0DS_u_logic_Jlo2z4_26552,
      SET => u_CORTEXM0DS_u_logic_hreset_n_inv,
      RST => GND
    );
  u_CORTEXM0DS_u_logic_Jm5xx4_Qm5xx4_AND_5362_o1 : X_LUT6
    generic map(
      LOC => "SLICE_X25Y129",
      INIT => X"FFCFAFAF3F0F2F2F"
    )
    port map (
      ADR0 => u_CORTEXM0DS_u_logic_Pdbwx4,
      ADR4 => u_CORTEXM0DS_u_logic_Qr42z4_27355,
      ADR5 => u_CORTEXM0DS_u_logic_Gm1wx4,
      ADR1 => u_CORTEXM0DS_u_logic_Oq42z4,
      ADR3 => u_CORTEXM0DS_u_logic_R40wx4,
      ADR2 => u_CORTEXM0DS_u_logic_Y9t2z4_26894,
      O => u_CORTEXM0DS_u_logic_Jm5xx4_Qm5xx4_AND_5362_o
    );
  u_CORTEXM0DS_u_logic_Mmux_Yih2z411 : X_LUT6
    generic map(
      LOC => "SLICE_X25Y129",
      INIT => X"0405FBFACCFF3300"
    )
    port map (
      ADR5 => u_CORTEXM0DS_u_logic_C3z2z4_26806,
      ADR0 => u_CORTEXM0DS_u_logic_H1cwx4,
      ADR2 => u_CORTEXM0DS_u_logic_Y29wx4,
      ADR4 => u_CORTEXM0DS_u_logic_Wzawx4,
      ADR3 => u_CORTEXM0DS_u_logic_W19wx4,
      ADR1 => u_CORTEXM0DS_u_logic_Pdbwx4,
      O => u_CORTEXM0DS_u_logic_Yih2z4
    );
  u_CORTEXM0DS_u_logic_Pdbwx45 : X_LUT6
    generic map(
      LOC => "SLICE_X25Y129",
      INIT => X"3303FF0F11015505"
    )
    port map (
      ADR2 => u_CORTEXM0DS_u_logic_Yx83z4_26060,
      ADR0 => u_CORTEXM0DS_u_logic_Ql13z4_27279,
      ADR4 => u_CORTEXM0DS_u_logic_Hmh3z4_27383,
      ADR3 => u_CORTEXM0DS_u_logic_Op52z4_Bm52z4_OR_1174_o,
      ADR5 => u_CORTEXM0DS_u_logic_Sk52z4_Gl52z4_OR_1165_o,
      ADR1 => u_CORTEXM0DS_u_logic_C51xx4,
      O => u_CORTEXM0DS_u_logic_Pdbwx45_29564
    );
  u_CORTEXM0DS_u_logic_Ql13z4 : X_FF
    generic map(
      LOC => "SLICE_X25Y129",
      INIT => '1'
    )
    port map (
      CE => u_CORTEXM0DS_u_logic_Feyvx4_0,
      CLK => NlwBufferSignal_u_CORTEXM0DS_u_logic_Ql13z4_CLK,
      I => NlwBufferSignal_u_CORTEXM0DS_u_logic_Ql13z4_IN,
      O => u_CORTEXM0DS_u_logic_Ql13z4_27279,
      SET => u_CORTEXM0DS_u_logic_hreset_n_inv,
      RST => GND
    );
  u_CORTEXM0DS_u_logic_Pdbwx410 : X_LUT6
    generic map(
      LOC => "SLICE_X25Y129",
      INIT => X"E0E00000F0F00000"
    )
    port map (
      ADR3 => '1',
      ADR1 => u_CORTEXM0DS_u_logic_Pdbwx47_29058,
      ADR5 => u_CORTEXM0DS_u_logic_SF1101,
      ADR0 => N1205,
      ADR2 => u_CORTEXM0DS_u_logic_Pdbwx44_29057,
      ADR4 => u_CORTEXM0DS_u_logic_Pdbwx45_29564,
      O => u_CORTEXM0DS_u_logic_Pdbwx4
    );
  u_CORTEXM0DS_u_logic_Xr42z4_Es42z4_AND_5708_o7 : X_LUT6
    generic map(
      LOC => "SLICE_X25Y127",
      INIT => X"AFAF00AA23230022"
    )
    port map (
      ADR3 => u_CORTEXM0DS_u_logic_C5v2z4_26579,
      ADR2 => u_CORTEXM0DS_u_logic_F9j2z4_26652,
      ADR1 => u_CORTEXM0DS_u_logic_Fli3z4_27330,
      ADR5 => u_CORTEXM0DS_u_logic_Zk52z4_Cc52z4_OR_1168_o,
      ADR4 => u_CORTEXM0DS_u_logic_Vp52z4_Bm52z4_OR_1172_o,
      ADR0 => u_CORTEXM0DS_u_logic_Vp52z4_Gl52z4_OR_1177_o,
      O => u_CORTEXM0DS_u_logic_Xr42z4_Es42z4_AND_5708_o7_27329
    );
  u_CORTEXM0DS_u_logic_N482z4_U482z4_AND_6171_o5_SW0 : X_LUT6
    generic map(
      LOC => "SLICE_X25Y127",
      INIT => X"CCCCCC4CCCCCCCCC"
    )
    port map (
      ADR2 => u_CORTEXM0DS_u_logic_Qji3z4_27323,
      ADR5 => u_CORTEXM0DS_u_logic_Rni2z4_26237,
      ADR0 => u_CORTEXM0DS_u_logic_Wzy2z4_26238,
      ADR4 => u_CORTEXM0DS_u_logic_Sjj2z4_26064,
      ADR3 => u_CORTEXM0DS_u_logic_Fgm2z4_26065,
      ADR1 => u_CORTEXM0DS_u_logic_Mnvwx4,
      O => N743
    );
  u_CORTEXM0DS_u_logic_Mnvwx44_SW4 : X_LUT6
    generic map(
      LOC => "SLICE_X25Y127",
      INIT => X"333300FF0F0F5555"
    )
    port map (
      ADR3 => u_CORTEXM0DS_u_logic_Tvt2z4_27324,
      ADR2 => u_CORTEXM0DS_u_logic_Vmj2z4_27327,
      ADR0 => u_CORTEXM0DS_u_logic_C5v2z4_26579,
      ADR1 => u_CORTEXM0DS_u_logic_F9j2z4_26652,
      ADR4 => u_CORTEXM0DS_u_logic_Sjj2z4_26064,
      ADR5 => u_CORTEXM0DS_u_logic_Fgm2z4_26065,
      O => N1624
    );
  u_CORTEXM0DS_u_logic_C5v2z4 : X_FF
    generic map(
      LOC => "SLICE_X25Y127",
      INIT => '1'
    )
    port map (
      CE => u_CORTEXM0DS_u_logic_Vfyvx4,
      CLK => NlwBufferSignal_u_CORTEXM0DS_u_logic_C5v2z4_CLK,
      I => NlwBufferSignal_u_CORTEXM0DS_u_logic_C5v2z4_IN,
      O => u_CORTEXM0DS_u_logic_C5v2z4_26579,
      SET => u_CORTEXM0DS_u_logic_hreset_n_inv,
      RST => GND
    );
  u_CORTEXM0DS_u_logic_Mnvwx44 : X_LUT6
    generic map(
      LOC => "SLICE_X25Y127",
      INIT => X"FCFCFFF0FCFCFFF0"
    )
    port map (
      ADR0 => '1',
      ADR5 => '1',
      ADR2 => u_CORTEXM0DS_u_logic_Rni2z4_26237,
      ADR4 => u_CORTEXM0DS_u_logic_Wzy2z4_26238,
      ADR3 => N1623,
      ADR1 => N1624,
      O => u_CORTEXM0DS_u_logic_Mnvwx4
    );
  u_CORTEXM0DS_u_logic_Mmux_Z78wx4132 : X_LUT6
    generic map(
      LOC => "SLICE_X25Y120",
      INIT => X"3300BBAAF3F0FBFA"
    )
    port map (
      ADR3 => u_CORTEXM0DS_u_logic_H3awx4_O3awx4_AND_1952_o,
      ADR0 => u_CORTEXM0DS_u_logic_Gdawx4_B19wx4_XOR_41_o,
      ADR2 => u_CORTEXM0DS_u_logic_Ejawx4_B19wx4_XOR_45_o,
      ADR5 => u_CORTEXM0DS_u_logic_Pg1wx4,
      ADR1 => u_CORTEXM0DS_u_logic_Hlzvx4,
      ADR4 => u_CORTEXM0DS_u_logic_Hy0wx4,
      O => u_CORTEXM0DS_u_logic_Mmux_Z78wx4131_29007
    );
  u_CORTEXM0DS_u_logic_Hy0wx45 : X_LUT6
    generic map(
      LOC => "SLICE_X25Y120",
      INIT => X"305000503F5F0F5F"
    )
    port map (
      ADR5 => u_CORTEXM0DS_u_logic_Ym93z4_28500,
      ADR0 => u_CORTEXM0DS_u_logic_H4p2z4_28985,
      ADR4 => u_CORTEXM0DS_u_logic_Xcuwx4,
      ADR2 => u_CORTEXM0DS_u_logic_Duc2z4,
      ADR1 => N949,
      ADR3 => u_CORTEXM0DS_u_logic_Kuc2z4,
      O => u_CORTEXM0DS_u_logic_Hy0wx4
    );
  u_CORTEXM0DS_u_logic_Hy0wx43 : X_LUT6
    generic map(
      LOC => "SLICE_X25Y120",
      INIT => X"C4F5C4F50000C4F5"
    )
    port map (
      ADR0 => u_CORTEXM0DS_u_logic_Lw53z4_26364,
      ADR3 => u_CORTEXM0DS_u_logic_Cn43z4_26485,
      ADR4 => u_CORTEXM0DS_u_logic_K423z4_26204,
      ADR5 => u_CORTEXM0DS_u_logic_Gsc2z4_Nsc2z4_OR_1316_o,
      ADR1 => u_CORTEXM0DS_u_logic_Gsc2z4_Ptc2z4_OR_1318_o,
      ADR2 => u_CORTEXM0DS_u_logic_Gsc2z4_Lrc2z4_OR_1319_o,
      O => u_CORTEXM0DS_u_logic_Hy0wx43_29558
    );
  u_CORTEXM0DS_u_logic_Lw53z4 : X_FF
    generic map(
      LOC => "SLICE_X25Y120",
      INIT => '1'
    )
    port map (
      CE => u_CORTEXM0DS_u_logic_Kdyvx4,
      CLK => NlwBufferSignal_u_CORTEXM0DS_u_logic_Lw53z4_CLK,
      I => NlwBufferSignal_u_CORTEXM0DS_u_logic_Lw53z4_IN,
      O => u_CORTEXM0DS_u_logic_Lw53z4_26364,
      SET => u_CORTEXM0DS_u_logic_hreset_n_inv,
      RST => GND
    );
  u_CORTEXM0DS_u_logic_Hy0wx44_SW0 : X_LUT6
    generic map(
      LOC => "SLICE_X25Y120",
      INIT => X"CFFFFFFF0FFFFFFF"
    )
    port map (
      ADR0 => '1',
      ADR1 => u_CORTEXM0DS_u_logic_D1p2z4_26496,
      ADR3 => u_CORTEXM0DS_u_logic_Hy0wx41_29017,
      ADR5 => u_CORTEXM0DS_u_logic_Bf9wx4,
      ADR2 => u_CORTEXM0DS_u_logic_Hy0wx42_29018,
      ADR4 => u_CORTEXM0DS_u_logic_Hy0wx43_29558,
      O => N949
    );
  u_CORTEXM0DS_u_logic_An83z4 : X_FF
    generic map(
      LOC => "SLICE_X25Y116",
      INIT => '1'
    )
    port map (
      CE => u_CORTEXM0DS_u_logic_Wcyvx4,
      CLK => NlwBufferSignal_u_CORTEXM0DS_u_logic_An83z4_CLK,
      I => NlwBufferSignal_u_CORTEXM0DS_u_logic_An83z4_IN,
      O => u_CORTEXM0DS_u_logic_An83z4_26912,
      SET => u_CORTEXM0DS_u_logic_hreset_n_inv,
      RST => GND
    );
  u_CORTEXM0DS_u_logic_Mmux_Ya8wx411 : X_LUT6
    generic map(
      LOC => "SLICE_X25Y118",
      INIT => X"FF0F0F0FFF0FFFFF"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR4 => u_CORTEXM0DS_u_logic_R99wx4_B19wx4_XOR_32_o,
      ADR3 => u_CORTEXM0DS_u_logic_X8zvx4,
      ADR5 => u_CORTEXM0DS_u_logic_Muawx4,
      ADR2 => u_CORTEXM0DS_u_logic_Fuawx4_26691,
      O => u_CORTEXM0DS_u_logic_Ya8wx4
    );
  u_CORTEXM0DS_u_logic_Mmux_Sl8wx411 : X_LUT6
    generic map(
      LOC => "SLICE_X25Y118",
      INIT => X"FF0FFF0F5F5F5F5F"
    )
    port map (
      ADR4 => '1',
      ADR1 => '1',
      ADR5 => u_CORTEXM0DS_u_logic_Uz9wx4_B19wx4_XOR_35_o,
      ADR3 => u_CORTEXM0DS_u_logic_X8zvx4,
      ADR0 => u_CORTEXM0DS_u_logic_Muawx4,
      ADR2 => u_CORTEXM0DS_u_logic_Fuawx4_26691,
      O => u_CORTEXM0DS_u_logic_Sl8wx4
    );
  u_CORTEXM0DS_u_logic_Mmux_Z78wx4130 : X_LUT6
    generic map(
      LOC => "SLICE_X25Y118",
      INIT => X"4F4FFF4F4444FF44"
    )
    port map (
      ADR4 => u_CORTEXM0DS_u_logic_Euzvx4,
      ADR0 => u_CORTEXM0DS_u_logic_Qk1wx4,
      ADR2 => u_CORTEXM0DS_u_logic_Ra1wx4,
      ADR3 => u_CORTEXM0DS_u_logic_Sl8wx4,
      ADR1 => u_CORTEXM0DS_u_logic_Ya8wx4,
      ADR5 => u_CORTEXM0DS_u_logic_Tb8wx4,
      O => u_CORTEXM0DS_u_logic_Mmux_Z78wx4129_28743
    );
  u_CORTEXM0DS_u_logic_Mmux_Tb8wx411 : X_LUT6
    generic map(
      LOC => "SLICE_X25Y118",
      INIT => X"CCCC0F0FFFFFFFFF"
    )
    port map (
      ADR0 => '1',
      ADR3 => '1',
      ADR4 => u_CORTEXM0DS_u_logic_Ciawx4_B19wx4_XOR_44_o,
      ADR1 => u_CORTEXM0DS_u_logic_X8zvx4,
      ADR2 => u_CORTEXM0DS_u_logic_Muawx4,
      ADR5 => u_CORTEXM0DS_u_logic_Fuawx4_26691,
      O => u_CORTEXM0DS_u_logic_Tb8wx4
    );
  u_CORTEXM0DS_u_logic_I463z4_u_CORTEXM0DS_u_logic_I463z4_CMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => N1661_pack_6,
      O => N1661
    );
  u_CORTEXM0DS_u_logic_Gm1wx45 : X_LUT6
    generic map(
      LOC => "SLICE_X25Y115",
      INIT => X"030311330F0F55FF"
    )
    port map (
      ADR1 => u_CORTEXM0DS_u_logic_Ibe3z4_26772,
      ADR4 => u_CORTEXM0DS_u_logic_T1d3z4_25833,
      ADR3 => N1424,
      ADR0 => u_CORTEXM0DS_u_logic_Op52z4_Gl52z4_OR_1175_o1,
      ADR2 => N1423,
      ADR5 => u_CORTEXM0DS_u_logic_Y21xx4,
      O => u_CORTEXM0DS_u_logic_Gm1wx46_27895
    );
  u_CORTEXM0DS_u_logic_Gm1wx45_SW1 : X_LUT6
    generic map(
      LOC => "SLICE_X25Y115",
      INIT => X"0000AAAA0000AAAA"
    )
    port map (
      ADR3 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR0 => u_CORTEXM0DS_u_logic_Wqd3z4_26771,
      ADR4 => u_CORTEXM0DS_u_logic_Svk2z4_25841,
      ADR5 => '1',
      O => N1424
    );
  u_CORTEXM0DS_u_logic_S132z4_Z132z4_AND_5467_o11_SW0 : X_LUT5
    generic map(
      LOC => "SLICE_X25Y115",
      INIT => X"00FF0F0F"
    )
    port map (
      ADR0 => '1',
      ADR2 => u_CORTEXM0DS_u_logic_I463z4_26150,
      ADR3 => u_CORTEXM0DS_u_logic_Zu43z4_27521,
      ADR1 => '1',
      ADR4 => u_CORTEXM0DS_u_logic_Svk2z4_25841,
      O => N1661_pack_6
    );
  u_CORTEXM0DS_u_logic_S132z4_Z132z4_AND_5467_o12 : X_LUT6
    generic map(
      LOC => "SLICE_X25Y115",
      INIT => X"0000001500000000"
    )
    port map (
      ADR2 => u_CORTEXM0DS_u_logic_Rds2z4_27503,
      ADR0 => u_CORTEXM0DS_u_logic_An83z4_26912,
      ADR3 => u_CORTEXM0DS_u_logic_K7s2z4_26819,
      ADR4 => u_CORTEXM0DS_u_logic_Arv2z4_27136,
      ADR1 => u_CORTEXM0DS_u_logic_Y21xx4,
      ADR5 => u_CORTEXM0DS_u_logic_S132z4_Z132z4_AND_5467_o11_29547,
      O => u_CORTEXM0DS_u_logic_S132z4_Z132z4_AND_5467_o12_27816
    );
  u_CORTEXM0DS_u_logic_I463z4 : X_FF
    generic map(
      LOC => "SLICE_X25Y115",
      INIT => '1'
    )
    port map (
      CE => u_CORTEXM0DS_u_logic_Kdyvx4,
      CLK => NlwBufferSignal_u_CORTEXM0DS_u_logic_I463z4_CLK,
      I => NlwBufferSignal_u_CORTEXM0DS_u_logic_I463z4_IN,
      O => u_CORTEXM0DS_u_logic_I463z4_26150,
      SET => u_CORTEXM0DS_u_logic_hreset_n_inv,
      RST => GND
    );
  u_CORTEXM0DS_u_logic_S132z4_Z132z4_AND_5467_o11 : X_LUT6
    generic map(
      LOC => "SLICE_X25Y115",
      INIT => X"FFF5FFFBFFF5F5F1"
    )
    port map (
      ADR0 => u_CORTEXM0DS_u_logic_T1d3z4_25833,
      ADR1 => u_CORTEXM0DS_u_logic_Gt93z4_27135,
      ADR3 => u_CORTEXM0DS_u_logic_Svk2z4_25841,
      ADR4 => u_CORTEXM0DS_u_logic_Yaz2z4_25842,
      ADR2 => u_CORTEXM0DS_u_logic_H3d3z4_25834,
      ADR5 => N1661,
      O => u_CORTEXM0DS_u_logic_S132z4_Z132z4_AND_5467_o11_29547
    );
  u_CORTEXM0DS_u_logic_Hc1wx46 : X_LUT6
    generic map(
      LOC => "SLICE_X25Y117",
      INIT => X"F0503010FF553311"
    )
    port map (
      ADR5 => u_CORTEXM0DS_u_logic_Wj83z4_27410,
      ADR0 => u_CORTEXM0DS_u_logic_E163z4_28974,
      ADR1 => u_CORTEXM0DS_u_logic_Mi33z4_27127,
      ADR4 => u_CORTEXM0DS_u_logic_Sk52z4_Zk52z4_OR_1162_o,
      ADR2 => u_CORTEXM0DS_u_logic_Op52z4_Zk52z4_OR_1169_o,
      ADR3 => u_CORTEXM0DS_u_logic_Sk52z4_Bm52z4_OR_1166_o,
      O => u_CORTEXM0DS_u_logic_Hc1wx46_29550
    );
  u_CORTEXM0DS_u_logic_Sk52z4_Zk52z4_OR_1162_o1 : X_LUT6
    generic map(
      LOC => "SLICE_X25Y117",
      INIT => X"FFF3FFFFFFF3FFFF"
    )
    port map (
      ADR0 => '1',
      ADR5 => '1',
      ADR3 => u_CORTEXM0DS_u_logic_Yaz2z4_2_26227,
      ADR2 => u_CORTEXM0DS_u_logic_Svk2z4_25841,
      ADR1 => u_CORTEXM0DS_u_logic_H3d3z4_25834,
      ADR4 => u_CORTEXM0DS_u_logic_T1d3z4_25833,
      O => u_CORTEXM0DS_u_logic_Sk52z4_Zk52z4_OR_1162_o
    );
  u_CORTEXM0DS_u_logic_Mxor_Ciawx4_B19wx4_XOR_44_o_xo_0_1 : X_LUT6
    generic map(
      LOC => "SLICE_X25Y117",
      INIT => X"EFAFEEAA10501155"
    )
    port map (
      ADR3 => u_CORTEXM0DS_u_logic_Zcn2z4_26468,
      ADR0 => u_CORTEXM0DS_u_logic_Bx9vx4_H1cwx4_AND_2232_o,
      ADR1 => u_CORTEXM0DS_u_logic_Y29wx4,
      ADR5 => u_CORTEXM0DS_u_logic_Wzawx43_26822,
      ADR4 => u_CORTEXM0DS_u_logic_W19wx4,
      ADR2 => u_CORTEXM0DS_u_logic_Hc1wx4,
      O => u_CORTEXM0DS_u_logic_Ciawx4_B19wx4_XOR_44_o
    );
  u_CORTEXM0DS_u_logic_Wj83z4 : X_FF
    generic map(
      LOC => "SLICE_X25Y117",
      INIT => '1'
    )
    port map (
      CE => u_CORTEXM0DS_u_logic_Wcyvx4,
      CLK => NlwBufferSignal_u_CORTEXM0DS_u_logic_Wj83z4_CLK,
      I => NlwBufferSignal_u_CORTEXM0DS_u_logic_Wj83z4_IN,
      O => u_CORTEXM0DS_u_logic_Wj83z4_27410,
      SET => u_CORTEXM0DS_u_logic_hreset_n_inv,
      RST => GND
    );
  u_CORTEXM0DS_u_logic_Hc1wx47 : X_LUT6
    generic map(
      LOC => "SLICE_X25Y117",
      INIT => X"8000000000000000"
    )
    port map (
      ADR3 => u_CORTEXM0DS_u_logic_Hc1wx45_28973,
      ADR2 => u_CORTEXM0DS_u_logic_Hc1wx46_29550,
      ADR5 => u_CORTEXM0DS_u_logic_Hc1wx41_28039,
      ADR4 => u_CORTEXM0DS_u_logic_Hc1wx42_28975,
      ADR0 => u_CORTEXM0DS_u_logic_Hc1wx43_28971,
      ADR1 => u_CORTEXM0DS_u_logic_Hc1wx44_28824,
      O => u_CORTEXM0DS_u_logic_Hc1wx4
    );
  u_CORTEXM0DS_u_logic_Xfzvx42 : X_LUT6
    generic map(
      LOC => "SLICE_X25Y124",
      INIT => X"0E0E000EFEFE00FE"
    )
    port map (
      ADR2 => u_CORTEXM0DS_u_logic_Yih2z4,
      ADR0 => u_CORTEXM0DS_u_logic_Dl72z4_Kl72z4_AND_6093_o,
      ADR1 => u_CORTEXM0DS_u_logic_Olzvx4,
      ADR4 => u_CORTEXM0DS_u_logic_Omcwx4_Vmcwx4_AND_2244_o,
      ADR5 => N148,
      ADR3 => u_CORTEXM0DS_u_logic_Pri3z4_28_0,
      O => u_CORTEXM0DS_u_logic_Xfzvx42_28960
    );
  u_CORTEXM0DS_u_logic_Xfzvx42_SW0 : X_LUT6
    generic map(
      LOC => "SLICE_X25Y124",
      INIT => X"FFFF55FF000055FF"
    )
    port map (
      ADR2 => '1',
      ADR1 => '1',
      ADR0 => u_CORTEXM0DS_u_logic_Muawx4,
      ADR5 => u_CORTEXM0DS_u_logic_X8zvx4,
      ADR4 => u_CORTEXM0DS_u_logic_Dl72z4_Kl72z4_AND_6093_o,
      ADR3 => u_CORTEXM0DS_u_logic_Fuawx4_26691,
      O => N148
    );
  u_CORTEXM0DS_u_logic_Mmux_Cd8wx411 : X_LUT6
    generic map(
      LOC => "SLICE_X25Y119",
      INIT => X"CCFFCCFF00FFFFFF"
    )
    port map (
      ADR0 => '1',
      ADR2 => '1',
      ADR5 => u_CORTEXM0DS_u_logic_M9awx4_B19wx4_XOR_38_o,
      ADR1 => u_CORTEXM0DS_u_logic_X8zvx4,
      ADR4 => u_CORTEXM0DS_u_logic_Muawx4,
      ADR3 => u_CORTEXM0DS_u_logic_Fuawx4_26691,
      O => u_CORTEXM0DS_u_logic_Cd8wx4
    );
  u_CORTEXM0DS_u_logic_Mmux_Ac8wx411 : X_LUT6
    generic map(
      LOC => "SLICE_X25Y119",
      INIT => X"A0A0FFFFAFAFFFFF"
    )
    port map (
      ADR3 => '1',
      ADR1 => '1',
      ADR2 => u_CORTEXM0DS_u_logic_Kfawx4_B19wx4_XOR_42_o,
      ADR0 => u_CORTEXM0DS_u_logic_X8zvx4,
      ADR5 => u_CORTEXM0DS_u_logic_Muawx4,
      ADR4 => u_CORTEXM0DS_u_logic_Fuawx4_26691,
      O => u_CORTEXM0DS_u_logic_Ac8wx4
    );
  u_CORTEXM0DS_u_logic_Mmux_Z78wx4129 : X_LUT6
    generic map(
      LOC => "SLICE_X25Y119",
      INIT => X"5D5DFF5D0C0CFF0C"
    )
    port map (
      ADR2 => u_CORTEXM0DS_u_logic_Fj0wx4,
      ADR0 => u_CORTEXM0DS_u_logic_C61wx4,
      ADR4 => u_CORTEXM0DS_u_logic_U11wx4,
      ADR3 => u_CORTEXM0DS_u_logic_Ac8wx4,
      ADR1 => u_CORTEXM0DS_u_logic_Cd8wx4,
      ADR5 => u_CORTEXM0DS_u_logic_Bn8wx4,
      O => u_CORTEXM0DS_u_logic_Mmux_Z78wx4128_28654
    );
  u_CORTEXM0DS_u_logic_Tz03z4 : X_FF
    generic map(
      LOC => "SLICE_X25Y119",
      INIT => '1'
    )
    port map (
      CE => u_CORTEXM0DS_u_logic_Meyvx4_0,
      CLK => NlwBufferSignal_u_CORTEXM0DS_u_logic_Tz03z4_CLK,
      I => NlwBufferSignal_u_CORTEXM0DS_u_logic_Tz03z4_IN,
      O => u_CORTEXM0DS_u_logic_Tz03z4_27465,
      SET => u_CORTEXM0DS_u_logic_hreset_n_inv,
      RST => GND
    );
  u_CORTEXM0DS_u_logic_Mmux_Bn8wx411 : X_LUT6
    generic map(
      LOC => "SLICE_X25Y119",
      INIT => X"DDDD55FFDDDD55FF"
    )
    port map (
      ADR5 => '1',
      ADR2 => '1',
      ADR4 => u_CORTEXM0DS_u_logic_Mgawx4_B19wx4_XOR_43_o,
      ADR1 => u_CORTEXM0DS_u_logic_X8zvx4,
      ADR3 => u_CORTEXM0DS_u_logic_Muawx4,
      ADR0 => u_CORTEXM0DS_u_logic_Fuawx4_26691,
      O => u_CORTEXM0DS_u_logic_Bn8wx4
    );
  u_CORTEXM0DS_u_logic_O2bwx4_u_CORTEXM0DS_u_logic_O2bwx4_BMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => N1675,
      O => N1675_0
    );
  u_CORTEXM0DS_u_logic_Mmux_O2bwx411 : X_LUT6
    generic map(
      LOC => "SLICE_X25Y123",
      INIT => X"3FA33F003FA33F00"
    )
    port map (
      ADR5 => '1',
      ADR0 => u_CORTEXM0DS_u_logic_Muawx4,
      ADR1 => u_CORTEXM0DS_u_logic_X8zvx4,
      ADR3 => u_CORTEXM0DS_u_logic_B6bwx4_I6bwx4_AND_2058_o,
      ADR2 => u_CORTEXM0DS_u_logic_Sfh2z4,
      ADR4 => u_CORTEXM0DS_u_logic_Fuawx4_26691,
      O => u_CORTEXM0DS_u_logic_O2bwx4
    );
  u_CORTEXM0DS_u_logic_Mxor_Sfh2z4_xo_0_1 : X_LUT6
    generic map(
      LOC => "SLICE_X25Y123",
      INIT => X"6C6C3333336C3333"
    )
    port map (
      ADR0 => u_CORTEXM0DS_u_logic_Viy2z4_26924,
      ADR3 => u_CORTEXM0DS_u_logic_Fzl2z4_27730,
      ADR2 => u_CORTEXM0DS_u_logic_Y29wx4,
      ADR5 => u_CORTEXM0DS_u_logic_D1awx4_V0dwx4_AND_2283_o,
      ADR1 => u_CORTEXM0DS_u_logic_Wzawx4,
      ADR4 => N320,
      O => u_CORTEXM0DS_u_logic_Sfh2z4
    );
  u_CORTEXM0DS_u_logic_X8zvx41 : X_LUT6
    generic map(
      LOC => "SLICE_X25Y123",
      INIT => X"0004000000040000"
    )
    port map (
      ADR1 => u_CORTEXM0DS_u_logic_Nsk2z4_25994,
      ADR0 => u_CORTEXM0DS_u_logic_Aok2z4_25881,
      ADR4 => u_CORTEXM0DS_u_logic_Pdi2z4_26208,
      ADR2 => u_CORTEXM0DS_u_logic_Ffj2z4_25823,
      ADR3 => u_CORTEXM0DS_u_logic_Emi2z4_25932,
      ADR5 => '1',
      O => u_CORTEXM0DS_u_logic_X8zvx4
    );
  u_CORTEXM0DS_u_logic_Mxor_Hnbwx4_B19wx4_XOR_49_o_xo_0_1_SW1 : X_LUT5
    generic map(
      LOC => "SLICE_X25Y123",
      INIT => X"FFFBFFFF"
    )
    port map (
      ADR1 => u_CORTEXM0DS_u_logic_Nsk2z4_25994,
      ADR0 => u_CORTEXM0DS_u_logic_Aok2z4_25881,
      ADR4 => u_CORTEXM0DS_u_logic_Pdi2z4_26208,
      ADR2 => u_CORTEXM0DS_u_logic_Ffj2z4_25823,
      ADR3 => u_CORTEXM0DS_u_logic_Emi2z4_25932,
      O => N1675
    );
  u_CORTEXM0DS_u_logic_Bh0wx4_SW0_SW0 : X_LUT6
    generic map(
      LOC => "SLICE_X25Y123",
      INIT => X"F7C7F4C4F7C7F4C4"
    )
    port map (
      ADR5 => '1',
      ADR2 => u_CORTEXM0DS_u_logic_M9awx4_B19wx4_XOR_38_o,
      ADR1 => u_CORTEXM0DS_u_logic_Fj0wx4,
      ADR3 => u_CORTEXM0DS_u_logic_Olzvx4,
      ADR4 => u_CORTEXM0DS_u_logic_Tkzvx4,
      ADR0 => u_CORTEXM0DS_u_logic_X8zvx4,
      O => N622
    );
  u_CORTEXM0DS_u_logic_Rd53z4 : X_FF
    generic map(
      LOC => "SLICE_X25Y125",
      INIT => '1'
    )
    port map (
      CE => u_CORTEXM0DS_u_logic_Kdyvx4,
      CLK => NlwBufferSignal_u_CORTEXM0DS_u_logic_Rd53z4_CLK,
      I => NlwBufferSignal_u_CORTEXM0DS_u_logic_Rd53z4_IN,
      O => u_CORTEXM0DS_u_logic_Rd53z4_27244,
      SET => u_CORTEXM0DS_u_logic_hreset_n_inv,
      RST => GND
    );
  u_CORTEXM0DS_u_logic_Mmux_Z78wx4157 : X_LUT6
    generic map(
      LOC => "SLICE_X25Y121",
      INIT => X"FFFFFFFFFFFFFFFE"
    )
    port map (
      ADR4 => u_CORTEXM0DS_u_logic_Pri3z4_15_0,
      ADR3 => u_CORTEXM0DS_u_logic_Pri3z4_16_0,
      ADR2 => u_CORTEXM0DS_u_logic_Pri3z4_19_0,
      ADR5 => u_CORTEXM0DS_u_logic_Pri3z4_18_0,
      ADR1 => u_CORTEXM0DS_u_logic_Pri3z4_20_0,
      ADR0 => u_CORTEXM0DS_u_logic_Pri3z4_17_0,
      O => u_CORTEXM0DS_u_logic_Mmux_Z78wx4159_29559
    );
  u_CORTEXM0DS_u_logic_Mmux_Z78wx4161_SW2 : X_LUT6
    generic map(
      LOC => "SLICE_X25Y121",
      INIT => X"0000000000000001"
    )
    port map (
      ADR4 => u_CORTEXM0DS_u_logic_Pri3z4_21_0,
      ADR2 => u_CORTEXM0DS_u_logic_Pri3z4_23_0,
      ADR5 => u_CORTEXM0DS_u_logic_Pri3z4_22_0,
      ADR0 => u_CORTEXM0DS_u_logic_Pri3z4_26_0,
      ADR1 => u_CORTEXM0DS_u_logic_Pri3z4_27_0,
      ADR3 => u_CORTEXM0DS_u_logic_Pri3z4_30_0,
      O => N1319
    );
  u_CORTEXM0DS_u_logic_Mdzvx42 : X_LUT6
    generic map(
      LOC => "SLICE_X25Y121",
      INIT => X"6F002A002B002A00"
    )
    port map (
      ADR5 => u_CORTEXM0DS_u_logic_Muawx4,
      ADR2 => u_CORTEXM0DS_u_logic_X8zvx4,
      ADR0 => u_CORTEXM0DS_u_logic_L562z4_S562z4_AND_5884_o,
      ADR1 => u_CORTEXM0DS_u_logic_Kih2z4,
      ADR3 => u_CORTEXM0DS_u_logic_Mdzvx41_26577,
      ADR4 => u_CORTEXM0DS_u_logic_Fuawx4_26691,
      O => u_CORTEXM0DS_u_logic_Mdzvx42_28048
    );
  u_CORTEXM0DS_u_logic_Mmux_Z78wx4161 : X_LUT6
    generic map(
      LOC => "SLICE_X25Y121",
      INIT => X"00FFFFFF00FFFBFF"
    )
    port map (
      ADR4 => u_CORTEXM0DS_u_logic_Omcwx4_Vmcwx4_AND_2244_o,
      ADR3 => u_CORTEXM0DS_u_logic_Mdzvx42_28048,
      ADR5 => u_CORTEXM0DS_u_logic_Pri3z4_31_0,
      ADR0 => u_CORTEXM0DS_u_logic_Mmux_Z78wx4162_27989,
      ADR2 => u_CORTEXM0DS_u_logic_Mmux_Z78wx4159_29559,
      ADR1 => N1319,
      O => u_CORTEXM0DS_u_logic_Mmux_Z78wx4163
    );
  u_CORTEXM0DS_u_logic_Z5pvx41 : X_LUT6
    generic map(
      LOC => "SLICE_X26Y93",
      INIT => X"00A20000A2A2A2A2"
    )
    port map (
      ADR5 => u_CORTEXM0DS_u_logic_S4w2z4_26274,
      ADR2 => u_CORTEXM0DS_u_logic_Ark2z4_25827,
      ADR1 => u_CORTEXM0DS_u_logic_Pcyvx4,
      ADR0 => u_CORTEXM0DS_u_logic_Z5pvx43_27871,
      ADR3 => u_CORTEXM0DS_u_logic_Yvb2z4_Fwb2z4_AND_6650_o,
      ADR4 => u_CORTEXM0DS_u_logic_Ik4wx4,
      O => u_CORTEXM0DS_u_logic_Z5pvx41_28932
    );
  u_CORTEXM0DS_u_logic_Ik4wx48 : X_LUT6
    generic map(
      LOC => "SLICE_X26Y93",
      INIT => X"FEFEFEF810101070"
    )
    port map (
      ADR3 => u_CORTEXM0DS_u_logic_B1a3z4_26215,
      ADR1 => u_CORTEXM0DS_u_logic_P2a3z4_26217,
      ADR4 => u_CORTEXM0DS_u_logic_Cza2z4_Jza2z4_AND_6554_o,
      ADR2 => N1017,
      ADR5 => N1018,
      ADR0 => u_CORTEXM0DS_u_logic_U8b2z4_B9b2z4_AND_6575_o,
      O => u_CORTEXM0DS_u_logic_Ik4wx4
    );
  u_CORTEXM0DS_u_logic_U8b2z4_B9b2z4_AND_6575_o9_SW0 : X_LUT6
    generic map(
      LOC => "SLICE_X26Y93",
      INIT => X"CF0FCF0FCE0ACF0F"
    )
    port map (
      ADR3 => u_CORTEXM0DS_u_logic_Zad3z4_26733,
      ADR0 => u_CORTEXM0DS_u_logic_Cps2z4_27339,
      ADR1 => u_CORTEXM0DS_u_logic_K9ovx4,
      ADR5 => u_CORTEXM0DS_u_logic_Douvx4,
      ADR2 => u_CORTEXM0DS_u_logic_U8b2z4_B9b2z4_AND_6575_o13,
      ADR4 => u_CORTEXM0DS_u_logic_U8b2z4_B9b2z4_AND_6575_o20_27192,
      O => N535
    );
  u_CORTEXM0DS_u_logic_U8b2z4_B9b2z4_AND_6575_o20 : X_LUT6
    generic map(
      LOC => "SLICE_X26Y93",
      INIT => X"00AA00AA00AF00AA"
    )
    port map (
      ADR1 => '1',
      ADR5 => u_CORTEXM0DS_u_logic_Bjd3z4_26445,
      ADR2 => u_CORTEXM0DS_u_logic_Azs2z4_27423,
      ADR0 => u_CORTEXM0DS_u_logic_U8b2z4_B9b2z4_AND_6575_o2_27657,
      ADR4 => u_CORTEXM0DS_u_logic_U8b2z4_B9b2z4_AND_6575_o9,
      ADR3 => N535,
      O => u_CORTEXM0DS_u_logic_U8b2z4_B9b2z4_AND_6575_o
    );
  u_CORTEXM0DS_u_logic_Ratwx4_Yatwx4_AND_3908_o_SW0 : X_LUT6
    generic map(
      LOC => "SLICE_X26Y96",
      INIT => X"FFECECECFFA0A0A0"
    )
    port map (
      ADR0 => u_CORTEXM0DS_u_logic_B7owx4,
      ADR2 => ahbmi_hrdata_9_IBUF_0,
      ADR5 => u_CORTEXM0DS_u_logic_I7owx4,
      ADR1 => u_CORTEXM0DS_u_logic_S3i3z4_26613,
      ADR3 => u_CORTEXM0DS_u_logic_G6owx4,
      ADR4 => u_CORTEXM0DS_u_logic_B2i3z4_28578,
      O => N150
    );
  u_CORTEXM0DS_u_logic_Yoz2z4_u_CORTEXM0DS_u_logic_Yoz2z4_BMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => N435_pack_2,
      O => N435
    );
  u_CORTEXM0DS_u_logic_Yoz2z4 : X_FF
    generic map(
      LOC => "SLICE_X25Y130",
      INIT => '1'
    )
    port map (
      CE => u_CORTEXM0DS_u_logic_Teyvx4,
      CLK => NlwBufferSignal_u_CORTEXM0DS_u_logic_Yoz2z4_CLK,
      I => u_CORTEXM0DS_u_logic_Fdzvx4,
      O => u_CORTEXM0DS_u_logic_Yoz2z4_26560,
      SET => u_CORTEXM0DS_u_logic_hreset_n_inv,
      RST => GND
    );
  u_CORTEXM0DS_u_logic_Fdzvx41 : X_LUT6
    generic map(
      LOC => "SLICE_X25Y130",
      INIT => X"FFFFFFFF3A3AFF3A"
    )
    port map (
      ADR2 => u_CORTEXM0DS_u_logic_Tauwx4_Abuwx4_AND_4036_o,
      ADR1 => N1012,
      ADR3 => u_CORTEXM0DS_u_logic_Pri3z4_30_0,
      ADR4 => u_CORTEXM0DS_u_logic_Omcwx4_Vmcwx4_AND_2244_o,
      ADR0 => N1011,
      ADR5 => u_CORTEXM0DS_u_logic_Q8rwx4_X8rwx4_AND_3649_o_26339,
      O => u_CORTEXM0DS_u_logic_Fdzvx4
    );
  u_CORTEXM0DS_u_logic_Bspvx42_SW0 : X_LUT6
    generic map(
      LOC => "SLICE_X25Y130",
      INIT => X"11FF1FFF11FF1FFF"
    )
    port map (
      ADR3 => u_CORTEXM0DS_u_logic_Kgnwx4_Lcvwx4_AND_4161_o,
      ADR4 => u_CORTEXM0DS_u_logic_Rnuwx4_Ynuwx4_AND_4069_o_26309,
      ADR2 => u_CORTEXM0DS_u_logic_S9rwx4_Z9rwx4_AND_3655_o,
      ADR1 => u_CORTEXM0DS_u_logic_Uenwx4_V7rwx4_AND_3647_o,
      ADR0 => u_CORTEXM0DS_u_logic_Kuuwx4_Ruuwx4_AND_4090_o,
      ADR5 => '1',
      O => N434
    );
  u_CORTEXM0DS_u_logic_Bspvx42_SW1 : X_LUT5
    generic map(
      LOC => "SLICE_X25Y130",
      INIT => X"EE00A000"
    )
    port map (
      ADR3 => u_CORTEXM0DS_u_logic_Kgnwx4_Lcvwx4_AND_4161_o,
      ADR4 => u_CORTEXM0DS_u_logic_Rnuwx4_Ynuwx4_AND_4069_o_26309,
      ADR2 => u_CORTEXM0DS_u_logic_S9rwx4_Z9rwx4_AND_3655_o,
      ADR1 => u_CORTEXM0DS_u_logic_Uenwx4_V7rwx4_AND_3647_o,
      ADR0 => u_CORTEXM0DS_u_logic_Kuuwx4_Ruuwx4_AND_4090_o,
      O => N435_pack_2
    );
  u_CORTEXM0DS_u_logic_Bspvx43_SW1 : X_LUT6
    generic map(
      LOC => "SLICE_X25Y130",
      INIT => X"FEEEFEFF00000000"
    )
    port map (
      ADR3 => u_CORTEXM0DS_u_logic_W6iwx4,
      ADR5 => u_CORTEXM0DS_u_logic_Mdzvx42_28048,
      ADR1 => u_CORTEXM0DS_u_logic_Bspvx461,
      ADR4 => N434,
      ADR0 => u_CORTEXM0DS_u_logic_Bspvx41_27028,
      ADR2 => N435,
      O => N1012
    );
  u_CORTEXM0DS_u_logic_Ujo2z4 : X_FF
    generic map(
      LOC => "SLICE_X25Y132",
      INIT => '1'
    )
    port map (
      CE => u_CORTEXM0DS_u_logic_Ofyvx4,
      CLK => NlwBufferSignal_u_CORTEXM0DS_u_logic_Ujo2z4_CLK,
      I => NlwBufferSignal_u_CORTEXM0DS_u_logic_Ujo2z4_IN,
      O => u_CORTEXM0DS_u_logic_Ujo2z4_26565,
      SET => u_CORTEXM0DS_u_logic_hreset_n_inv,
      RST => GND
    );
  u_CORTEXM0DS_u_logic_Rtpvx43 : X_LUT6
    generic map(
      LOC => "SLICE_X25Y132",
      INIT => X"23AF23AF000023AF"
    )
    port map (
      ADR2 => u_CORTEXM0DS_u_logic_Uyu2z4_26566,
      ADR1 => u_CORTEXM0DS_u_logic_Noo2z4_26567,
      ADR5 => u_CORTEXM0DS_u_logic_Vp52z4_Vb52z4_OR_1171_o,
      ADR4 => u_CORTEXM0DS_u_logic_Ujo2z4_26565,
      ADR0 => u_CORTEXM0DS_u_logic_Vp52z4_Bm52z4_OR_1172_o,
      ADR3 => u_CORTEXM0DS_u_logic_Y21xx4,
      O => u_CORTEXM0DS_u_logic_Rtpvx43_26564
    );
  u_CORTEXM0DS_u_logic_Vctwx4_Cdtwx4_AND_3918_o_SW0 : X_LUT6
    generic map(
      LOC => "SLICE_X26Y97",
      INIT => X"0088000000080000"
    )
    port map (
      ADR4 => u_CORTEXM0DS_u_logic_Vssvx4,
      ADR0 => u_CORTEXM0DS_u_logic_Wai2z4_25867,
      ADR1 => ahbmi_hrdata_1_IBUF_0,
      ADR3 => u_CORTEXM0DS_u_logic_Ffs2z4_26159,
      ADR5 => u_CORTEXM0DS_u_logic_O5t2z4_25820,
      ADR2 => u_CORTEXM0DS_u_logic_Lstwx42_25870,
      O => N168
    );
  u_CORTEXM0DS_u_logic_E5owx44_SW6 : X_LUT6
    generic map(
      LOC => "SLICE_X26Y92",
      INIT => X"AAAA0A02AAAA0A0A"
    )
    port map (
      ADR3 => u_CORTEXM0DS_u_logic_Hzj2z4_26197,
      ADR0 => u_CORTEXM0DS_u_logic_Hzywx4,
      ADR1 => u_CORTEXM0DS_u_logic_E5owx43_0,
      ADR4 => u_CORTEXM0DS_u_logic_U8b2z4_B9b2z4_AND_6575_o,
      ADR5 => u_CORTEXM0DS_u_logic_O6zwx4_Hiuwx4_AND_4562_o,
      ADR2 => u_CORTEXM0DS_u_logic_Ozywx4,
      O => N1053
    );
  u_CORTEXM0DS_u_logic_Uyu2z4 : X_FF
    generic map(
      LOC => "SLICE_X25Y134",
      INIT => '1'
    )
    port map (
      CE => u_CORTEXM0DS_u_logic_Vfyvx4,
      CLK => NlwBufferSignal_u_CORTEXM0DS_u_logic_Uyu2z4_CLK,
      I => NlwBufferSignal_u_CORTEXM0DS_u_logic_Uyu2z4_IN,
      O => u_CORTEXM0DS_u_logic_Uyu2z4_26566,
      SET => u_CORTEXM0DS_u_logic_hreset_n_inv,
      RST => GND
    );
  N1901_N1901_CMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => N1108,
      O => N1108_0
    );
  u_CORTEXM0DS_u_logic_Kkrvx46_SW0 : X_MUX2
    generic map(
      LOC => "SLICE_X26Y101"
    )
    port map (
      IA => N1268,
      IB => N1269,
      O => N1108,
      SEL => u_CORTEXM0DS_u_logic_Vovwx4_Cpvwx4_AND_4203_o5_27949
    );
  u_CORTEXM0DS_u_logic_Kkrvx46_SW0_F : X_LUT6
    generic map(
      LOC => "SLICE_X26Y101",
      INIT => X"A8000000A8A80000"
    )
    port map (
      ADR0 => u_CORTEXM0DS_u_logic_Vovwx4_Cpvwx4_AND_4203_o21,
      ADR4 => u_CORTEXM0DS_u_logic_K1owx4_R1owx4_AND_3319_o4,
      ADR3 => u_CORTEXM0DS_u_logic_Xpvwx4_Eqvwx4_AND_4206_o,
      ADR2 => u_CORTEXM0DS_u_logic_R0wwx4_Y0wwx4_AND_4224_o,
      ADR1 => u_CORTEXM0DS_u_logic_Lcowx4_Yw7wx4_OR_973_o,
      ADR5 => u_CORTEXM0DS_u_logic_Bzowx4,
      O => N1268
    );
  u_CORTEXM0DS_u_logic_Kkrvx46_SW0_G : X_LUT6
    generic map(
      LOC => "SLICE_X26Y101",
      INIT => X"FFFBFFBB00000000"
    )
    port map (
      ADR5 => u_CORTEXM0DS_u_logic_Vovwx4_Cpvwx4_AND_4203_o1_27948,
      ADR0 => u_CORTEXM0DS_u_logic_Ywi2z4_25901,
      ADR2 => u_CORTEXM0DS_u_logic_Vovwx4_Cpvwx4_AND_4203_o21,
      ADR4 => u_CORTEXM0DS_u_logic_K1owx4_R1owx4_AND_3319_o4,
      ADR1 => u_CORTEXM0DS_u_logic_U7w2z4_25900,
      ADR3 => u_CORTEXM0DS_u_logic_Wfuwx4,
      O => N1269
    );
  u_CORTEXM0DS_u_logic_Vovwx4_Cpvwx4_AND_4203_o5_SW1 : X_LUT6
    generic map(
      LOC => "SLICE_X26Y101",
      INIT => X"FFECFFA0ECECA0A0"
    )
    port map (
      ADR3 => u_CORTEXM0DS_u_logic_Iua3z4_26604,
      ADR5 => u_CORTEXM0DS_u_logic_Japwx4,
      ADR1 => ahbmi_hrdata_20_IBUF_0,
      ADR4 => u_CORTEXM0DS_u_logic_B7owx4,
      ADR0 => u_CORTEXM0DS_u_logic_Oar2z4_28084,
      ADR2 => u_CORTEXM0DS_u_logic_Ts5wx4,
      O => N1901
    );
  u_CORTEXM0DS_u_logic_Vovwx4_Cpvwx4_AND_4203_o5 : X_LUT6
    generic map(
      LOC => "SLICE_X26Y101",
      INIT => X"0000050F050F050F"
    )
    port map (
      ADR1 => '1',
      ADR2 => N1901,
      ADR5 => u_CORTEXM0DS_u_logic_Dpc3z4_28083,
      ADR3 => u_CORTEXM0DS_u_logic_L7a3z4_27940,
      ADR0 => u_CORTEXM0DS_u_logic_H6tvx4,
      ADR4 => u_CORTEXM0DS_u_logic_M5tvx4,
      O => u_CORTEXM0DS_u_logic_Vovwx4_Cpvwx4_AND_4203_o5_27949
    );
  u_CORTEXM0DS_u_logic_Uu73z4 : X_FF
    generic map(
      LOC => "SLICE_X25Y135",
      INIT => '1'
    )
    port map (
      CE => u_CORTEXM0DS_u_logic_Wcyvx4,
      CLK => NlwBufferSignal_u_CORTEXM0DS_u_logic_Uu73z4_CLK,
      I => NlwBufferSignal_u_CORTEXM0DS_u_logic_Uu73z4_IN,
      O => u_CORTEXM0DS_u_logic_Uu73z4_26572,
      SET => u_CORTEXM0DS_u_logic_hreset_n_inv,
      RST => GND
    );
  u_CORTEXM0DS_u_logic_Xawwx4_Ebwwx4_AND_4265_o6_u_CORTEXM0DS_u_logic_Xawwx4_Ebwwx4_AND_4265_o6_CMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => u_CORTEXM0DS_u_logic_Xawwx4_Ebwwx4_AND_4265_o5_pack_10,
      O => u_CORTEXM0DS_u_logic_Xawwx4_Ebwwx4_AND_4265_o5_29570
    );
  u_CORTEXM0DS_u_logic_Xawwx4_Ebwwx4_AND_4265_o3 : X_MUX2
    generic map(
      LOC => "SLICE_X26Y95"
    )
    port map (
      IA => N2005,
      IB => N2006,
      O => u_CORTEXM0DS_u_logic_Xawwx4_Ebwwx4_AND_4265_o5_pack_10,
      SEL => u_CORTEXM0DS_u_logic_Oldwx4
    );
  u_CORTEXM0DS_u_logic_Xawwx4_Ebwwx4_AND_4265_o3_F : X_LUT6
    generic map(
      LOC => "SLICE_X26Y95",
      INIT => X"003F3F3F00151515"
    )
    port map (
      ADR5 => u_CORTEXM0DS_u_logic_Vgwwx4_Chwwx4_AND_4288_o,
      ADR0 => u_CORTEXM0DS_u_logic_L5owx4,
      ADR1 => u_CORTEXM0DS_u_logic_B7owx4,
      ADR2 => ahbmi_hrdata_28_IBUF_0,
      ADR4 => u_CORTEXM0DS_u_logic_Japwx4,
      ADR3 => u_CORTEXM0DS_u_logic_Gza3z4_26607,
      O => N2005
    );
  u_CORTEXM0DS_u_logic_Xawwx4_Ebwwx4_AND_4265_o3_G : X_LUT6
    generic map(
      LOC => "SLICE_X26Y95",
      INIT => X"0700770007077777"
    )
    port map (
      ADR3 => u_CORTEXM0DS_u_logic_Zbwwx4_Gcwwx4_AND_4268_o,
      ADR5 => u_CORTEXM0DS_u_logic_L5owx4,
      ADR4 => u_CORTEXM0DS_u_logic_B7owx4,
      ADR2 => ahbmi_hrdata_28_IBUF_0,
      ADR0 => u_CORTEXM0DS_u_logic_Japwx4,
      ADR1 => u_CORTEXM0DS_u_logic_Gza3z4_26607,
      O => N2006
    );
  u_CORTEXM0DS_u_logic_Xawwx4_Ebwwx4_AND_4265_o4 : X_LUT6
    generic map(
      LOC => "SLICE_X26Y95",
      INIT => X"04FF0CFF04040C0C"
    )
    port map (
      ADR2 => u_CORTEXM0DS_u_logic_Taa3z4_27462,
      ADR0 => u_CORTEXM0DS_u_logic_Gza3z4_26607,
      ADR4 => u_CORTEXM0DS_u_logic_Japwx4,
      ADR3 => u_CORTEXM0DS_u_logic_H6tvx4,
      ADR1 => u_CORTEXM0DS_u_logic_Xawwx4_Ebwwx4_AND_4265_o2_28868,
      ADR5 => u_CORTEXM0DS_u_logic_Xawwx4_Ebwwx4_AND_4265_o5_29570,
      O => u_CORTEXM0DS_u_logic_Xawwx4_Ebwwx4_AND_4265_o6_29569
    );
  u_CORTEXM0DS_u_logic_Xawwx4_Ebwwx4_AND_4265_o6 : X_LUT6
    generic map(
      LOC => "SLICE_X26Y95",
      INIT => X"EEEECCCCAAAA0000"
    )
    port map (
      ADR2 => '1',
      ADR3 => '1',
      ADR0 => u_CORTEXM0DS_u_logic_Xawwx4_Ebwwx4_AND_4265_o7,
      ADR1 => u_CORTEXM0DS_u_logic_Xawwx4_Ebwwx4_AND_4265_o4_28867,
      ADR5 => u_CORTEXM0DS_u_logic_Xawwx4_Ebwwx4_AND_4265_o2_28868,
      ADR4 => u_CORTEXM0DS_u_logic_Xawwx4_Ebwwx4_AND_4265_o6_29569,
      O => u_CORTEXM0DS_u_logic_Xawwx4_Ebwwx4_AND_4265_o
    );
  u_CORTEXM0DS_u_logic_Ratwx4_Yatwx4_AND_3908_o : X_LUT6
    generic map(
      LOC => "SLICE_X26Y102",
      INIT => X"5500555544445555"
    )
    port map (
      ADR2 => '1',
      ADR0 => N150,
      ADR1 => u_CORTEXM0DS_u_logic_B8uwx4_I8uwx4_AND_4026_o,
      ADR5 => u_CORTEXM0DS_u_logic_Oldwx4,
      ADR3 => u_CORTEXM0DS_u_logic_Vbuwx4_Ccuwx4_AND_4039_o,
      ADR4 => u_CORTEXM0DS_u_logic_L5owx4,
      O => u_CORTEXM0DS_u_logic_Ratwx4_Yatwx4_AND_3908_o_26350
    );
  u_CORTEXM0DS_u_logic_Mx0wx4_SW0 : X_LUT6
    generic map(
      LOC => "SLICE_X26Y102",
      INIT => X"ABABEFEFAB00EF00"
    )
    port map (
      ADR2 => u_CORTEXM0DS_u_logic_X77wx4,
      ADR1 => u_CORTEXM0DS_u_logic_R9nwx4,
      ADR4 => u_CORTEXM0DS_u_logic_Wkwwx4_Ay7wx4_AND_4307_o,
      ADR5 => u_CORTEXM0DS_u_logic_Ratwx4_Yatwx4_AND_3908_o_26350,
      ADR3 => u_CORTEXM0DS_u_logic_S9rwx4_Vhvwx4_AND_4177_o,
      ADR0 => u_CORTEXM0DS_u_logic_S0twx4_Z0twx4_AND_3870_o,
      O => N4
    );
  u_CORTEXM0DS_u_logic_S0twx4_Z0twx4_AND_3870_o3 : X_LUT6
    generic map(
      LOC => "SLICE_X26Y102",
      INIT => X"05050F0F05050F0F"
    )
    port map (
      ADR3 => '1',
      ADR1 => '1',
      ADR5 => '1',
      ADR0 => ahbmi_hrdata_17_IBUF_0,
      ADR4 => u_CORTEXM0DS_u_logic_B7owx4,
      ADR2 => u_CORTEXM0DS_u_logic_Intwx4_Pntwx4_AND_3952_o,
      O => u_CORTEXM0DS_u_logic_S0twx4_Z0twx4_AND_3870_o3_29572
    );
  u_CORTEXM0DS_u_logic_S0twx4_Z0twx4_AND_3870_o4 : X_LUT6
    generic map(
      LOC => "SLICE_X26Y102",
      INIT => X"A0800000A080A080"
    )
    port map (
      ADR3 => u_CORTEXM0DS_u_logic_Lcowx4_Yw7wx4_OR_973_o,
      ADR5 => u_CORTEXM0DS_u_logic_Bzowx4,
      ADR4 => u_CORTEXM0DS_u_logic_Xjuwx4_Ekuwx4_AND_4056_o,
      ADR1 => u_CORTEXM0DS_u_logic_Syuwx4_Zyuwx4_AND_4106_o,
      ADR0 => u_CORTEXM0DS_u_logic_S0twx4_Z0twx4_AND_3870_o2_28944,
      ADR2 => u_CORTEXM0DS_u_logic_S0twx4_Z0twx4_AND_3870_o3_29572,
      O => u_CORTEXM0DS_u_logic_S0twx4_Z0twx4_AND_3870_o
    );
  u_CORTEXM0DS_u_logic_Rtpvx45 : X_LUT6
    generic map(
      LOC => "SLICE_X25Y131",
      INIT => X"00000000FFFF5555"
    )
    port map (
      ADR3 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR0 => u_CORTEXM0DS_u_logic_Fio2z4_0,
      ADR5 => u_CORTEXM0DS_u_logic_H3d3z4_25834,
      ADR4 => u_CORTEXM0DS_u_logic_T1d3z4_25833,
      O => u_CORTEXM0DS_u_logic_Rtpvx45_29567
    );
  u_CORTEXM0DS_u_logic_Rtpvx46_SW0 : X_LUT6
    generic map(
      LOC => "SLICE_X25Y131",
      INIT => X"CF45CF45CF450000"
    )
    port map (
      ADR2 => u_CORTEXM0DS_u_logic_T243z4_26102,
      ADR0 => u_CORTEXM0DS_u_logic_Bk13z4_26852,
      ADR4 => u_CORTEXM0DS_u_logic_Rtpvx45_29567,
      ADR5 => u_CORTEXM0DS_u_logic_Rtpvx44_29566,
      ADR3 => u_CORTEXM0DS_u_logic_Sk52z4_Gl52z4_OR_1165_o,
      ADR1 => u_CORTEXM0DS_u_logic_Sk52z4_Vb52z4_OR_1167_o,
      O => N1407
    );
  u_CORTEXM0DS_u_logic_Kt23z4 : X_FF
    generic map(
      LOC => "SLICE_X25Y131",
      INIT => '1'
    )
    port map (
      CE => u_CORTEXM0DS_u_logic_Ydyvx4_0,
      CLK => NlwBufferSignal_u_CORTEXM0DS_u_logic_Kt23z4_CLK,
      I => NlwBufferSignal_u_CORTEXM0DS_u_logic_Kt23z4_IN,
      O => u_CORTEXM0DS_u_logic_Kt23z4_26101,
      SET => u_CORTEXM0DS_u_logic_hreset_n_inv,
      RST => GND
    );
  u_CORTEXM0DS_u_logic_Rtpvx44 : X_LUT6
    generic map(
      LOC => "SLICE_X25Y131",
      INIT => X"FFF4FFF4F0FFFFFF"
    )
    port map (
      ADR0 => u_CORTEXM0DS_u_logic_Ll63z4_26569,
      ADR5 => u_CORTEXM0DS_u_logic_Svk2z4_25841,
      ADR2 => u_CORTEXM0DS_u_logic_Yaz2z4_25842,
      ADR4 => u_CORTEXM0DS_u_logic_Kt23z4_26101,
      ADR1 => u_CORTEXM0DS_u_logic_H3d3z4_25834,
      ADR3 => u_CORTEXM0DS_u_logic_T1d3z4_25833,
      O => u_CORTEXM0DS_u_logic_Rtpvx44_29566
    );
  u_CORTEXM0DS_u_logic_Rbmvx4_SW0 : X_LUT6
    generic map(
      LOC => "SLICE_X26Y94",
      INIT => X"FFFFFFFFFF00FFFF"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR5 => u_CORTEXM0DS_u_logic_Lz93z4_26157,
      ADR4 => u_CORTEXM0DS_u_logic_Mjl2z4_26160,
      ADR3 => u_CORTEXM0DS_u_logic_J6i2z4_26161,
      O => N76
    );
  u_CORTEXM0DS_u_logic_V3o2z4 : X_FF
    generic map(
      LOC => "SLICE_X26Y94",
      INIT => '0'
    )
    port map (
      CE => VCC,
      CLK => NlwBufferSignal_u_CORTEXM0DS_u_logic_V3o2z4_CLK,
      I => u_CORTEXM0DS_u_logic_Rbmvx4_15814,
      O => u_CORTEXM0DS_u_logic_V3o2z4_28595,
      RST => u_CORTEXM0DS_u_logic_hreset_n_inv,
      SET => GND
    );
  u_CORTEXM0DS_u_logic_Rbmvx4 : X_LUT6
    generic map(
      LOC => "SLICE_X26Y94",
      INIT => X"EFFFFFFECCCCCCCC"
    )
    port map (
      ADR4 => u_CORTEXM0DS_u_logic_Kop2z4_26162,
      ADR2 => u_CORTEXM0DS_u_logic_Ffs2z4_26159,
      ADR3 => u_CORTEXM0DS_u_logic_K3l2z4_26158,
      ADR5 => u_CORTEXM0DS_u_logic_V3o2z4_28595,
      ADR0 => N76,
      ADR1 => u_CORTEXM0DS_u_logic_Rbmvx42,
      O => u_CORTEXM0DS_u_logic_Rbmvx4_15814
    );
  u_CORTEXM0DS_u_logic_Zluvx44_SW1 : X_LUT6
    generic map(
      LOC => "SLICE_X26Y99",
      INIT => X"F0FC00CCF8FC88CC"
    )
    port map (
      ADR1 => u_CORTEXM0DS_u_logic_Uaj2z4_25947,
      ADR3 => u_ahb_bridge_u_state_machine_HREADY_0,
      ADR0 => u_CORTEXM0DS_u_logic_Mtqvx43_26057,
      ADR5 => u_CORTEXM0DS_u_logic_Mwb2z4_Q5gvx4_AND_6653_o,
      ADR2 => u_CORTEXM0DS_u_logic_Lbn2z4_27666,
      ADR4 => u_CORTEXM0DS_u_logic_O1rvx4,
      O => N453
    );
  u_CORTEXM0DS_u_logic_E4pwx4_L4pwx4_OR_793_o_SW1_SW0 : X_LUT6
    generic map(
      LOC => "SLICE_X26Y99",
      INIT => X"FFFFA9AAFFFFA9A9"
    )
    port map (
      ADR4 => u_CORTEXM0DS_u_logic_F0y2z4_28580,
      ADR0 => u_CORTEXM0DS_u_logic_Lbn2z4_27666,
      ADR2 => u_CORTEXM0DS_u_logic_U7w2z4_25900,
      ADR1 => u_CORTEXM0DS_u_logic_Ywi2z4_25901,
      ADR3 => u_CORTEXM0DS_u_logic_Hzj2z4_26197,
      ADR5 => u_CORTEXM0DS_u_logic_O6zwx4_Hiuwx4_AND_4562_o,
      O => N1687
    );
  u_CORTEXM0DS_u_logic_Lbn2z4 : X_FF
    generic map(
      LOC => "SLICE_X26Y99",
      INIT => '1'
    )
    port map (
      CE => VCC,
      CLK => NlwBufferSignal_u_CORTEXM0DS_u_logic_Lbn2z4_CLK,
      I => u_CORTEXM0DS_u_logic_Tbnvx4,
      O => u_CORTEXM0DS_u_logic_Lbn2z4_27666,
      SET => u_CORTEXM0DS_u_logic_hreset_n_inv,
      RST => GND
    );
  u_CORTEXM0DS_u_logic_Tbnvx41 : X_LUT6
    generic map(
      LOC => "SLICE_X26Y99",
      INIT => X"FF03FF03CF038B8B"
    )
    port map (
      ADR4 => u_CORTEXM0DS_u_logic_Nbm2z4_27016,
      ADR0 => N574_0,
      ADR2 => u_CORTEXM0DS_u_logic_E4pwx4_L4pwx4_OR_793_o_26934,
      ADR3 => u_CORTEXM0DS_u_logic_Lbn2z4_27666,
      ADR1 => u_CORTEXM0DS_u_logic_Abovx4,
      ADR5 => u_CORTEXM0DS_u_logic_Edovx4,
      O => u_CORTEXM0DS_u_logic_Tbnvx4
    );
  u_CORTEXM0DS_u_logic_Tvn2z4 : X_FF
    generic map(
      LOC => "SLICE_X25Y133",
      INIT => '1'
    )
    port map (
      CE => u_CORTEXM0DS_u_logic_Pu1wx4_inv_0,
      CLK => NlwBufferSignal_u_CORTEXM0DS_u_logic_Tvn2z4_CLK,
      I => NlwBufferSignal_u_CORTEXM0DS_u_logic_Tvn2z4_IN,
      O => u_CORTEXM0DS_u_logic_Tvn2z4_27612,
      SET => u_CORTEXM0DS_u_logic_hreset_n_inv,
      RST => GND
    );
  u_CORTEXM0DS_u_logic_Zluvx44_SW0 : X_LUT6
    generic map(
      LOC => "SLICE_X26Y98",
      INIT => X"FFC0D5C0FFC0FFEA"
    )
    port map (
      ADR3 => u_CORTEXM0DS_u_logic_Uaj2z4_25947,
      ADR0 => u_ahb_bridge_u_state_machine_HREADY_0,
      ADR4 => u_CORTEXM0DS_u_logic_Mtqvx4,
      ADR5 => u_CORTEXM0DS_u_logic_Hq1wx4,
      ADR2 => u_CORTEXM0DS_u_logic_O1rvx4,
      ADR1 => u_CORTEXM0DS_u_logic_Lbn2z4_27666,
      O => N452
    );
  u_CORTEXM0DS_u_logic_Mtqvx44 : X_LUT6
    generic map(
      LOC => "SLICE_X26Y98",
      INIT => X"7F00FF00FF00FF00"
    )
    port map (
      ADR3 => u_CORTEXM0DS_u_logic_Mtqvx43_26057,
      ADR4 => u_CORTEXM0DS_u_logic_Ffj2z4_25823,
      ADR2 => u_CORTEXM0DS_u_logic_Fij2z4_25819,
      ADR1 => u_CORTEXM0DS_u_logic_O5t2z4_25820,
      ADR5 => u_CORTEXM0DS_u_logic_Sgj2z4_25821,
      ADR0 => u_CORTEXM0DS_u_logic_Y6t2z4_25822,
      O => u_CORTEXM0DS_u_logic_Mtqvx4
    );
  u_CORTEXM0DS_u_logic_Vcuvx44_SW0 : X_LUT6
    generic map(
      LOC => "SLICE_X26Y98",
      INIT => X"FF00FF0000000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR4 => '1',
      ADR5 => u_CORTEXM0DS_u_logic_O1rvx4,
      ADR3 => u_CORTEXM0DS_u_logic_F0y2z4_28580,
      O => N418
    );
  u_CORTEXM0DS_u_logic_O1rvx41 : X_LUT6
    generic map(
      LOC => "SLICE_X26Y98",
      INIT => X"5410000000000000"
    )
    port map (
      ADR0 => u_CORTEXM0DS_u_logic_Mtqvx4,
      ADR4 => u_CORTEXM0DS_u_logic_Nbm2z4_27016,
      ADR5 => u_ahb_bridge_u_state_machine_HREADY_0,
      ADR1 => u_CORTEXM0DS_u_logic_Fij2z4_25819,
      ADR2 => u_CORTEXM0DS_u_logic_Ffj2z4_25823,
      ADR3 => u_CORTEXM0DS_u_logic_Sgj2z4_25821,
      O => u_CORTEXM0DS_u_logic_O1rvx4
    );
  u_CORTEXM0DS_u_logic_Hf4xx4_Of4xx4_AND_5191_o1 : X_LUT6
    generic map(
      LOC => "SLICE_X26Y106",
      INIT => X"0F05FF5503013311"
    )
    port map (
      ADR0 => u_CORTEXM0DS_u_logic_Fvz2z4_27083,
      ADR2 => u_CORTEXM0DS_u_logic_Ilp2z4_27084,
      ADR1 => u_CORTEXM0DS_u_logic_Efp2z4_26846,
      ADR5 => u_CORTEXM0DS_u_logic_Gl52z4_Cc52z4_OR_1163_o,
      ADR3 => u_CORTEXM0DS_u_logic_Bm52z4_Cc52z4_OR_1164_o,
      ADR4 => u_CORTEXM0DS_u_logic_C51xx4,
      O => u_CORTEXM0DS_u_logic_Hf4xx4_Of4xx4_AND_5191_o1_27082
    );
  u_CORTEXM0DS_u_logic_Opuwx4_Wdpwx4_AND_4075_o_u_CORTEXM0DS_u_logic_Opuwx4_Wdpwx4_AND_4075_o_BMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => u_CORTEXM0DS_u_logic_Dp7wx4_pack_4,
      O => u_CORTEXM0DS_u_logic_Dp7wx4
    );
  u_CORTEXM0DS_u_logic_Opuwx4_Wdpwx4_AND_4075_o1 : X_LUT6
    generic map(
      LOC => "SLICE_X26Y108",
      INIT => X"F0A5332300000000"
    )
    port map (
      ADR5 => u_CORTEXM0DS_u_logic_Fij2z4_25819,
      ADR1 => u_CORTEXM0DS_u_logic_Dp7wx4,
      ADR0 => u_CORTEXM0DS_u_logic_Y5ywx4_0,
      ADR3 => u_CORTEXM0DS_u_logic_D5ywx4,
      ADR4 => u_CORTEXM0DS_u_logic_Oldwx4,
      ADR2 => u_CORTEXM0DS_u_logic_Xuxwx4,
      O => u_CORTEXM0DS_u_logic_Opuwx4_Wdpwx4_AND_4075_o
    );
  u_CORTEXM0DS_u_logic_Rnuwx4_Ynuwx4_AND_4069_o : X_LUT6
    generic map(
      LOC => "SLICE_X26Y108",
      INIT => X"0101030301030103"
    )
    port map (
      ADR0 => u_CORTEXM0DS_u_logic_L5owx4,
      ADR1 => N170,
      ADR2 => u_CORTEXM0DS_u_logic_Z4wwx4_H3owx4_AND_4240_o,
      ADR4 => u_CORTEXM0DS_u_logic_U2ewx4,
      ADR3 => u_CORTEXM0DS_u_logic_Hpuwx4,
      ADR5 => u_CORTEXM0DS_u_logic_Opuwx4_Wdpwx4_AND_4075_o,
      O => u_CORTEXM0DS_u_logic_Rnuwx4_Ynuwx4_AND_4069_o_26309
    );
  u_CORTEXM0DS_u_logic_Lyhvx48 : X_LUT6
    generic map(
      LOC => "SLICE_X26Y108",
      INIT => X"0000001000000010"
    )
    port map (
      ADR3 => u_CORTEXM0DS_u_logic_Y6t2z4_25822,
      ADR1 => u_CORTEXM0DS_u_logic_Sgj2z4_25821,
      ADR0 => u_CORTEXM0DS_u_logic_Nsk2z4_25994,
      ADR2 => u_CORTEXM0DS_u_logic_Ark2z4_25827,
      ADR4 => u_CORTEXM0DS_u_logic_Npk2z4_25818,
      ADR5 => '1',
      O => u_CORTEXM0DS_u_logic_Lyhvx48_28097
    );
  u_CORTEXM0DS_u_logic_Dp7wx41 : X_LUT5
    generic map(
      LOC => "SLICE_X26Y108",
      INIT => X"F3F3F0F0"
    )
    port map (
      ADR0 => '1',
      ADR1 => u_CORTEXM0DS_u_logic_Sgj2z4_25821,
      ADR3 => '1',
      ADR2 => u_CORTEXM0DS_u_logic_Ark2z4_25827,
      ADR4 => u_CORTEXM0DS_u_logic_Npk2z4_25818,
      O => u_CORTEXM0DS_u_logic_Dp7wx4_pack_4
    );
  u_CORTEXM0DS_u_logic_Bwdwx41_SW0 : X_LUT6
    generic map(
      LOC => "SLICE_X26Y108",
      INIT => X"9FAF5FAF5FAF5FAF"
    )
    port map (
      ADR3 => u_CORTEXM0DS_u_logic_Ark2z4_25827,
      ADR0 => u_CORTEXM0DS_u_logic_Wxxwx4,
      ADR4 => u_CORTEXM0DS_u_logic_Y5ywx4_0,
      ADR5 => u_CORTEXM0DS_u_logic_M6ywx4,
      ADR1 => u_CORTEXM0DS_u_logic_Tzxwx4,
      ADR2 => u_CORTEXM0DS_u_logic_Dp7wx4,
      O => N1667
    );
  u_CORTEXM0DS_u_logic_Aj1wx4_SW0_SW0 : X_LUT6
    generic map(
      LOC => "SLICE_X26Y112",
      INIT => X"FFFFFFFF67770133"
    )
    port map (
      ADR1 => u_CORTEXM0DS_u_logic_Qk1wx4,
      ADR0 => u_CORTEXM0DS_u_logic_R99wx4_B19wx4_XOR_32_o,
      ADR4 => u_CORTEXM0DS_u_logic_X8zvx4,
      ADR2 => u_CORTEXM0DS_u_logic_Muawx4,
      ADR3 => u_CORTEXM0DS_u_logic_Fuawx4_26691,
      ADR5 => u_CORTEXM0DS_u_logic_Bpzvx4,
      O => N347
    );
  u_CORTEXM0DS_u_logic_Q6e3z4 : X_FF
    generic map(
      LOC => "SLICE_X26Y112",
      INIT => '1'
    )
    port map (
      CE => u_CORTEXM0DS_u_logic_Teyvx4,
      CLK => NlwBufferSignal_u_CORTEXM0DS_u_logic_Q6e3z4_CLK,
      I => u_CORTEXM0DS_u_logic_Aj1wx4_26375,
      O => u_CORTEXM0DS_u_logic_Q6e3z4_26875,
      SET => u_CORTEXM0DS_u_logic_hreset_n_inv,
      RST => GND
    );
  u_CORTEXM0DS_u_logic_Aj1wx4 : X_LUT6
    generic map(
      LOC => "SLICE_X26Y112",
      INIT => X"FFFAFFFAFFFEFFFF"
    )
    port map (
      ADR1 => u_CORTEXM0DS_u_logic_Imnwx4_26045,
      ADR2 => N347,
      ADR0 => N584_0,
      ADR5 => u_CORTEXM0DS_u_logic_Ll1wx42_27040,
      ADR4 => u_CORTEXM0DS_u_logic_Ll1wx43_27041,
      ADR3 => u_CORTEXM0DS_u_logic_B8nwx4_Havwx4_AND_4151_o_26267,
      O => u_CORTEXM0DS_u_logic_Aj1wx4_26375
    );
  u_CORTEXM0DS_u_logic_Eyr2z4_u_CORTEXM0DS_u_logic_Eyr2z4_CMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => u_CORTEXM0DS_u_logic_P12wx47_16188,
      O => u_CORTEXM0DS_u_logic_P12wx47_0
    );
  u_CORTEXM0DS_u_logic_P12wx47 : X_MUX2
    generic map(
      LOC => "SLICE_X26Y113"
    )
    port map (
      IA => N1761,
      IB => N1762,
      O => u_CORTEXM0DS_u_logic_P12wx47_16188,
      SEL => u_CORTEXM0DS_u_logic_H3d3z4_25834
    );
  u_CORTEXM0DS_u_logic_P12wx47_F : X_LUT6
    generic map(
      LOC => "SLICE_X26Y113",
      INIT => X"ABBBABBBABFFABFF"
    )
    port map (
      ADR4 => '1',
      ADR3 => u_CORTEXM0DS_u_logic_T1d3z4_25833,
      ADR5 => u_CORTEXM0DS_u_logic_Otr2z4_27572,
      ADR1 => u_CORTEXM0DS_u_logic_Yaz2z4_25842,
      ADR2 => u_CORTEXM0DS_u_logic_Qz43z4_27433,
      ADR0 => u_CORTEXM0DS_u_logic_P12wx45_29581,
      O => N1761
    );
  u_CORTEXM0DS_u_logic_P12wx47_G : X_LUT6
    generic map(
      LOC => "SLICE_X26Y113",
      INIT => X"5F005FF05F005FF0"
    )
    port map (
      ADR5 => '1',
      ADR1 => '1',
      ADR4 => u_CORTEXM0DS_u_logic_Cvr2z4_27415,
      ADR0 => u_CORTEXM0DS_u_logic_Szr2z4_28495,
      ADR2 => u_CORTEXM0DS_u_logic_Yaz2z4_25842,
      ADR3 => u_CORTEXM0DS_u_logic_T1d3z4_25833,
      O => N1762
    );
  u_CORTEXM0DS_u_logic_P12wx45 : X_LUT6
    generic map(
      LOC => "SLICE_X26Y113",
      INIT => X"2200000022AA0000"
    )
    port map (
      ADR2 => '1',
      ADR1 => u_CORTEXM0DS_u_logic_Eyr2z4_27472,
      ADR5 => u_CORTEXM0DS_u_logic_Qwr2z4_27595,
      ADR3 => u_CORTEXM0DS_u_logic_M1j2z4_26013,
      ADR0 => u_CORTEXM0DS_u_logic_Yaz2z4_25842,
      ADR4 => u_CORTEXM0DS_u_logic_T1d3z4_25833,
      O => u_CORTEXM0DS_u_logic_P12wx45_29581
    );
  u_CORTEXM0DS_u_logic_Eyr2z4 : X_FF
    generic map(
      LOC => "SLICE_X26Y113",
      INIT => '1'
    )
    port map (
      CE => u_CORTEXM0DS_u_logic_G02wx4_inv,
      CLK => NlwBufferSignal_u_CORTEXM0DS_u_logic_Eyr2z4_CLK,
      I => NlwBufferSignal_u_CORTEXM0DS_u_logic_Eyr2z4_IN,
      O => u_CORTEXM0DS_u_logic_Eyr2z4_27472,
      SET => u_CORTEXM0DS_u_logic_hreset_n_inv,
      RST => GND
    );
  u_CORTEXM0DS_u_logic_Imhvx4_SW0_SW0 : X_LUT6
    generic map(
      LOC => "SLICE_X26Y113",
      INIT => X"BFBF1010FFBF5010"
    )
    port map (
      ADR2 => u_ahb_bridge_u_state_machine_HREADY_0,
      ADR0 => u_CORTEXM0DS_u_logic_D9c2z4_K9c2z4_AND_6705_o,
      ADR1 => u_CORTEXM0DS_u_logic_Keqvx4_Ync2z4_AND_6755_o,
      ADR5 => u_CORTEXM0DS_u_logic_Kvfwx4_W8c2z4_AND_6701_o,
      ADR3 => u_CORTEXM0DS_u_logic_Pri3z4_3_0,
      ADR4 => u_CORTEXM0DS_u_logic_J4x2z4_26038,
      O => N393
    );
  u_CORTEXM0DS_u_logic_Yr13z4_u_CORTEXM0DS_u_logic_Yr13z4_AMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => u_CORTEXM0DS_u_logic_Yg23z4_pack_3,
      O => u_CORTEXM0DS_u_logic_Yg23z4_27395
    );
  u_CORTEXM0DS_u_logic_Euzvx42 : X_LUT6
    generic map(
      LOC => "SLICE_X26Y114",
      INIT => X"0000F0FFF0FFF0FF"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR5 => u_CORTEXM0DS_u_logic_Mvm2z4_27549,
      ADR3 => u_CORTEXM0DS_u_logic_Yr13z4_26955,
      ADR4 => u_CORTEXM0DS_u_logic_Ue9wx4,
      ADR2 => u_CORTEXM0DS_u_logic_Gsc2z4_Nsc2z4_OR_1316_o,
      O => u_CORTEXM0DS_u_logic_Euzvx42_28914
    );
  u_CORTEXM0DS_u_logic_Mtbwx4_Ttbwx4_AND_2138_o1 : X_LUT6
    generic map(
      LOC => "SLICE_X26Y114",
      INIT => X"AFAF00AF23230023"
    )
    port map (
      ADR3 => u_CORTEXM0DS_u_logic_L763z4_26354,
      ADR1 => u_CORTEXM0DS_u_logic_Cy43z4_27062,
      ADR2 => u_CORTEXM0DS_u_logic_Kf23z4_27029,
      ADR0 => u_CORTEXM0DS_u_logic_Gsc2z4_Nsc2z4_OR_1316_o,
      ADR5 => u_CORTEXM0DS_u_logic_Gsc2z4_Ptc2z4_OR_1318_o,
      ADR4 => u_CORTEXM0DS_u_logic_Gsc2z4_Lrc2z4_OR_1319_o,
      O => u_CORTEXM0DS_u_logic_Mtbwx4_Ttbwx4_AND_2138_o1_28745
    );
  u_CORTEXM0DS_u_logic_Yr13z4 : X_FF
    generic map(
      LOC => "SLICE_X26Y114",
      INIT => '1'
    )
    port map (
      CE => u_CORTEXM0DS_u_logic_Feyvx4_0,
      CLK => NlwBufferSignal_u_CORTEXM0DS_u_logic_Yr13z4_CLK,
      I => NlwBufferSignal_u_CORTEXM0DS_u_logic_Yr13z4_IN,
      O => u_CORTEXM0DS_u_logic_Yr13z4_26955,
      SET => u_CORTEXM0DS_u_logic_hreset_n_inv,
      RST => GND
    );
  u_CORTEXM0DS_u_logic_F32wx43 : X_LUT6
    generic map(
      LOC => "SLICE_X26Y114",
      INIT => X"A2A2F3F300A200F3"
    )
    port map (
      ADR3 => u_CORTEXM0DS_u_logic_Yg23z4_27395,
      ADR1 => u_CORTEXM0DS_u_logic_E913z4_25906,
      ADR4 => u_CORTEXM0DS_u_logic_Kc03z4_26984,
      ADR0 => u_CORTEXM0DS_u_logic_Lrc2z4_Tja2z4_OR_1315_o,
      ADR2 => u_CORTEXM0DS_u_logic_Erc2z4_Tja2z4_OR_1314_o,
      ADR5 => u_CORTEXM0DS_u_logic_Gsc2z4_Nsc2z4_OR_1316_o,
      O => u_CORTEXM0DS_u_logic_F32wx43_28844
    );
  u_CORTEXM0DS_u_logic_Kf23z4 : X_FF
    generic map(
      LOC => "SLICE_X26Y114",
      INIT => '1'
    )
    port map (
      CE => u_CORTEXM0DS_u_logic_Feyvx4_0,
      CLK => NlwBufferSignal_u_CORTEXM0DS_u_logic_Kf23z4_CLK,
      I => NlwBufferSignal_u_CORTEXM0DS_u_logic_Kf23z4_IN,
      O => u_CORTEXM0DS_u_logic_Kf23z4_27029,
      SET => u_CORTEXM0DS_u_logic_hreset_n_inv,
      RST => GND
    );
  u_CORTEXM0DS_u_logic_Gsc2z4_Nsc2z4_OR_1316_o1 : X_LUT6
    generic map(
      LOC => "SLICE_X26Y114",
      INIT => X"FFFF7F7FFFFF7F7F"
    )
    port map (
      ADR3 => '1',
      ADR4 => u_CORTEXM0DS_u_logic_Wzy2z4_26238,
      ADR2 => u_CORTEXM0DS_u_logic_Rni2z4_26237,
      ADR1 => u_CORTEXM0DS_u_logic_Fgm2z4_26065,
      ADR0 => u_CORTEXM0DS_u_logic_Sjj2z4_26064,
      ADR5 => '1',
      O => u_CORTEXM0DS_u_logic_Gsc2z4_Nsc2z4_OR_1316_o
    );
  u_CORTEXM0DS_u_logic_Zz1wx4_rt : X_LUT5
    generic map(
      LOC => "SLICE_X26Y114",
      INIT => X"FF00FF00"
    )
    port map (
      ADR3 => u_CORTEXM0DS_u_logic_Zz1wx4_25907,
      ADR1 => '1',
      ADR2 => '1',
      ADR0 => '1',
      ADR4 => '1',
      O => u_CORTEXM0DS_u_logic_Zz1wx4_rt_16236
    );
  u_CORTEXM0DS_u_logic_Yg23z4 : X_FF
    generic map(
      LOC => "SLICE_X26Y114",
      INIT => '1'
    )
    port map (
      CE => u_CORTEXM0DS_u_logic_Feyvx4_0,
      CLK => NlwBufferSignal_u_CORTEXM0DS_u_logic_Yg23z4_CLK,
      I => u_CORTEXM0DS_u_logic_Zz1wx4_rt_16236,
      O => u_CORTEXM0DS_u_logic_Yg23z4_pack_3,
      SET => u_CORTEXM0DS_u_logic_hreset_n_inv,
      RST => GND
    );
  u_CORTEXM0DS_u_logic_N4rvx41_SW0_SW3 : X_LUT6
    generic map(
      LOC => "SLICE_X26Y110",
      INIT => X"AE0C220000000000"
    )
    port map (
      ADR2 => u_CORTEXM0DS_u_logic_Npk2z4_25818,
      ADR3 => u_CORTEXM0DS_u_logic_Aok2z4_25881,
      ADR1 => u_CORTEXM0DS_u_logic_Ffj2z4_25823,
      ADR5 => u_CORTEXM0DS_u_logic_Fij2z4_25819,
      ADR0 => u_CORTEXM0DS_u_logic_Huwwx4_Ouwwx4_AND_4335_o,
      ADR4 => N1458,
      O => N924
    );
  u_CORTEXM0DS_u_logic_Hfxwx4_Ofxwx4_AND_4393_o6_SW1_SW0 : X_LUT6
    generic map(
      LOC => "SLICE_X26Y110",
      INIT => X"DF00CF00FFFFFFFF"
    )
    port map (
      ADR2 => u_CORTEXM0DS_u_logic_Wai2z4_25867,
      ADR5 => u_CORTEXM0DS_u_logic_Emi2z4_25932,
      ADR0 => u_CORTEXM0DS_u_logic_O5t2z4_25820,
      ADR4 => u_CORTEXM0DS_u_logic_Lstwx42_25870,
      ADR1 => u_CORTEXM0DS_u_logic_Hfxwx4_Ofxwx4_AND_4393_o5_28063,
      ADR3 => u_CORTEXM0DS_u_logic_Hfxwx4_Ofxwx4_AND_4393_o1_28676,
      O => N1458
    );
  u_CORTEXM0DS_u_logic_Hfxwx4_Ofxwx4_AND_4393_o1 : X_LUT6
    generic map(
      LOC => "SLICE_X26Y110",
      INIT => X"033303330FFF0FFF"
    )
    port map (
      ADR0 => '1',
      ADR4 => '1',
      ADR2 => ahbmi_hrdata_23_IBUF_0,
      ADR1 => u_CORTEXM0DS_u_logic_L5owx4,
      ADR3 => u_CORTEXM0DS_u_logic_B7owx4,
      ADR5 => u_CORTEXM0DS_u_logic_Tq7wx4,
      O => u_CORTEXM0DS_u_logic_Hfxwx4_Ofxwx4_AND_4393_o1_28676
    );
  u_CORTEXM0DS_u_logic_Neu2z4 : X_FF
    generic map(
      LOC => "SLICE_X26Y110",
      INIT => '1'
    )
    port map (
      CE => u_CORTEXM0DS_u_logic_Hfyvx4,
      CLK => NlwBufferSignal_u_CORTEXM0DS_u_logic_Neu2z4_CLK,
      I => NlwBufferSignal_u_CORTEXM0DS_u_logic_Neu2z4_IN,
      O => u_CORTEXM0DS_u_logic_Neu2z4_27470,
      SET => u_CORTEXM0DS_u_logic_hreset_n_inv,
      RST => GND
    );
  u_CORTEXM0DS_u_logic_N4rvx41_SW0_SW0 : X_LUT6
    generic map(
      LOC => "SLICE_X26Y110",
      INIT => X"EEEE0000EEEA0000"
    )
    port map (
      ADR2 => u_CORTEXM0DS_u_logic_U7w2z4_25900,
      ADR5 => u_CORTEXM0DS_u_logic_Ywi2z4_25901,
      ADR3 => u_CORTEXM0DS_u_logic_Wfuwx4,
      ADR1 => u_CORTEXM0DS_u_logic_Hfxwx4_Ofxwx4_AND_4393_o5_28063,
      ADR0 => u_CORTEXM0DS_u_logic_K1owx4_R1owx4_AND_3319_o4,
      ADR4 => u_CORTEXM0DS_u_logic_Hfxwx4_Ofxwx4_AND_4393_o1_28676,
      O => N839
    );
  u_CORTEXM0DS_u_logic_Mi33z4_u_CORTEXM0DS_u_logic_Mi33z4_CMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => N1106_pack_4,
      O => N1106
    );
  u_CORTEXM0DS_u_logic_Mb1wx43_SW1 : X_MUX2
    generic map(
      LOC => "SLICE_X26Y111"
    )
    port map (
      IA => N1266,
      IB => N1267,
      O => N1106_pack_4,
      SEL => u_CORTEXM0DS_u_logic_Mb1wx41_28234
    );
  u_CORTEXM0DS_u_logic_Mb1wx43_SW1_F : X_LUT6
    generic map(
      LOC => "SLICE_X26Y111",
      INIT => X"5575557F0030003F"
    )
    port map (
      ADR5 => u_CORTEXM0DS_u_logic_Xd8wx4,
      ADR0 => u_CORTEXM0DS_u_logic_Hc1wx4,
      ADR3 => u_CORTEXM0DS_u_logic_K22wx461,
      ADR2 => u_CORTEXM0DS_u_logic_Tanwx4_D8vwx4_AND_4142_o_26724,
      ADR4 => N429_0,
      ADR1 => N428,
      O => N1266
    );
  u_CORTEXM0DS_u_logic_Mb1wx43_SW1_G : X_LUT6
    generic map(
      LOC => "SLICE_X26Y111",
      INIT => X"0F0F00000F0F0000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR5 => '1',
      ADR3 => '1',
      ADR4 => u_CORTEXM0DS_u_logic_Xd8wx4,
      ADR2 => u_CORTEXM0DS_u_logic_Hc1wx4,
      O => N1267
    );
  u_CORTEXM0DS_u_logic_B91wx4_SW0 : X_LUT6
    generic map(
      LOC => "SLICE_X26Y111",
      INIT => X"5050000070703030"
    )
    port map (
      ADR3 => '1',
      ADR2 => u_CORTEXM0DS_u_logic_Pri3z4_14_0,
      ADR5 => u_CORTEXM0DS_u_logic_I0d2z4_0,
      ADR1 => u_CORTEXM0DS_u_logic_Duc2z4,
      ADR4 => u_CORTEXM0DS_u_logic_Pdi2z4_26208,
      ADR0 => u_CORTEXM0DS_u_logic_Omcwx4_Vmcwx4_AND_2244_o2_27529,
      O => N520
    );
  u_CORTEXM0DS_u_logic_Mi33z4 : X_FF
    generic map(
      LOC => "SLICE_X26Y111",
      INIT => '1'
    )
    port map (
      CE => u_CORTEXM0DS_u_logic_Ydyvx4_0,
      CLK => NlwBufferSignal_u_CORTEXM0DS_u_logic_Mi33z4_CLK,
      I => u_CORTEXM0DS_u_logic_B91wx4_25850,
      O => u_CORTEXM0DS_u_logic_Mi33z4_27127,
      SET => u_CORTEXM0DS_u_logic_hreset_n_inv,
      RST => GND
    );
  u_CORTEXM0DS_u_logic_B91wx4 : X_LUT6
    generic map(
      LOC => "SLICE_X26Y111",
      INIT => X"FFFFFFFCFFFFFEFE"
    )
    port map (
      ADR1 => N349,
      ADR4 => N520,
      ADR0 => N1105,
      ADR3 => N1106,
      ADR5 => u_CORTEXM0DS_u_logic_Tauwx4_Abuwx4_AND_4036_o,
      ADR2 => u_CORTEXM0DS_u_logic_B8nwx4_Havwx4_AND_4151_o_26267,
      O => u_CORTEXM0DS_u_logic_B91wx4_25850
    );
  u_CORTEXM0DS_u_logic_Mmux_Z78wx4127 : X_LUT6
    generic map(
      LOC => "SLICE_X26Y105",
      INIT => X"FFFFFFFE00000000"
    )
    port map (
      ADR5 => u_CORTEXM0DS_u_logic_Wai2z4_25867,
      ADR2 => u_CORTEXM0DS_u_logic_Mmux_Z78wx4125,
      ADR1 => u_CORTEXM0DS_u_logic_Mmux_Z78wx4120_28079,
      ADR0 => u_CORTEXM0DS_u_logic_Mmux_Z78wx4117_29573,
      ADR3 => u_CORTEXM0DS_u_logic_Mmux_Z78wx4113_28080,
      ADR4 => u_CORTEXM0DS_u_logic_Mmux_Z78wx417_29574,
      O => u_CORTEXM0DS_u_logic_Mmux_Z78wx4126_27972
    );
  u_CORTEXM0DS_u_logic_Mmux_Z78wx416 : X_LUT6
    generic map(
      LOC => "SLICE_X26Y105",
      INIT => X"FFFAFFF8AAFA00F8"
    )
    port map (
      ADR1 => u_CORTEXM0DS_u_logic_Oldwx4,
      ADR0 => u_CORTEXM0DS_u_logic_Mmux_Z78wx414_28075,
      ADR4 => u_CORTEXM0DS_u_logic_Mmux_Z78wx415,
      ADR2 => N884,
      ADR3 => u_CORTEXM0DS_u_logic_Bwdwx4,
      ADR5 => N885,
      O => u_CORTEXM0DS_u_logic_Mmux_Z78wx417_29574
    );
  u_CORTEXM0DS_u_logic_Mmux_Z78wx4117 : X_LUT6
    generic map(
      LOC => "SLICE_X26Y105",
      INIT => X"0F0E0F0A0E0E0A0A"
    )
    port map (
      ADR2 => u_CORTEXM0DS_u_logic_Oldwx4,
      ADR3 => u_CORTEXM0DS_u_logic_Mmux_Z78wx4116_27932,
      ADR4 => u_CORTEXM0DS_u_logic_Mmux_Z78wx4114_28820,
      ADR0 => u_CORTEXM0DS_u_logic_Mmux_Z78wx4115_27926,
      ADR5 => u_CORTEXM0DS_u_logic_Mmux_Z78wx4142,
      ADR1 => u_CORTEXM0DS_u_logic_Mmux_Z78wx4141_29052,
      O => u_CORTEXM0DS_u_logic_Mmux_Z78wx4117_29573
    );
  u_CORTEXM0DS_u_logic_Mmux_Z78wx41411 : X_LUT6
    generic map(
      LOC => "SLICE_X26Y105",
      INIT => X"0F1FFFFFFFFFFFFF"
    )
    port map (
      ADR0 => N1667,
      ADR3 => u_CORTEXM0DS_u_logic_Vy7wx4,
      ADR1 => u_CORTEXM0DS_u_logic_Mcgvx4_Zm7wx4_AND_4311_o_0,
      ADR2 => u_CORTEXM0DS_u_logic_Bpdwx4,
      ADR5 => u_CORTEXM0DS_u_logic_Iwdwx4,
      ADR4 => u_CORTEXM0DS_u_logic_Cbvwx4,
      O => u_CORTEXM0DS_u_logic_Mmux_Z78wx4141_29052
    );
  u_CORTEXM0DS_u_logic_Huwwx4_Ouwwx4_AND_4335_o_u_CORTEXM0DS_u_logic_Huwwx4_Ouwwx4_AND_4335_o_CMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => N689,
      O => N689_0
    );
  u_CORTEXM0DS_u_logic_Hfxwx4_Ofxwx4_AND_4393_o6_SW2 : X_MUX2
    generic map(
      LOC => "SLICE_X26Y107"
    )
    port map (
      IA => N1234,
      IB => N1235,
      O => N689,
      SEL => u_CORTEXM0DS_u_logic_Huwwx4_Ouwwx4_AND_4335_o
    );
  u_CORTEXM0DS_u_logic_Hfxwx4_Ofxwx4_AND_4393_o6_SW2_F : X_LUT6
    generic map(
      LOC => "SLICE_X26Y107",
      INIT => X"FFFFFFFFFFFF1F3F"
    )
    port map (
      ADR1 => u_CORTEXM0DS_u_logic_K1owx4_R1owx4_AND_3319_o4,
      ADR0 => u_CORTEXM0DS_u_logic_Wfuwx4,
      ADR3 => u_CORTEXM0DS_u_logic_Hfxwx4_Ofxwx4_AND_4393_o5_28063,
      ADR2 => u_CORTEXM0DS_u_logic_Ffj2z4_25823,
      ADR4 => u_CORTEXM0DS_u_logic_Npk2z4_25818,
      ADR5 => u_CORTEXM0DS_u_logic_Wxp2z4_27554,
      O => N1234
    );
  u_CORTEXM0DS_u_logic_Hfxwx4_Ofxwx4_AND_4393_o6_SW2_G : X_LUT6
    generic map(
      LOC => "SLICE_X26Y107",
      INIT => X"FF08FF88FF0CFFCC"
    )
    port map (
      ADR5 => u_CORTEXM0DS_u_logic_Lstwx42_25870,
      ADR0 => u_CORTEXM0DS_u_logic_O5t2z4_25820,
      ADR1 => u_CORTEXM0DS_u_logic_Wai2z4_25867,
      ADR2 => u_CORTEXM0DS_u_logic_Hfxwx4_Ofxwx4_AND_4393_o5_28063,
      ADR4 => u_CORTEXM0DS_u_logic_Wfuwx4,
      ADR3 => u_CORTEXM0DS_u_logic_Wxp2z4_27554,
      O => N1235
    );
  u_CORTEXM0DS_u_logic_Huwwx4_Ouwwx4_AND_4335_o4 : X_LUT6
    generic map(
      LOC => "SLICE_X26Y107",
      INIT => X"111055503330FFF0"
    )
    port map (
      ADR1 => ahbmi_hrdata_31_IBUF_0,
      ADR0 => u_CORTEXM0DS_u_logic_L5owx4,
      ADR2 => u_CORTEXM0DS_u_logic_Huwwx4_Ouwwx4_AND_4335_o3_28016,
      ADR4 => u_CORTEXM0DS_u_logic_B7owx4,
      ADR3 => u_CORTEXM0DS_u_logic_K1owx4_R1owx4_AND_3319_o4,
      ADR5 => u_CORTEXM0DS_u_logic_Fq7wx4,
      O => u_CORTEXM0DS_u_logic_Huwwx4_Ouwwx4_AND_4335_o
    );
  u_CORTEXM0DS_u_logic_Hfxwx4_Ofxwx4_AND_4393_o6_SW3 : X_LUT6
    generic map(
      LOC => "SLICE_X26Y107",
      INIT => X"F0F3FAFBF0F3FFFF"
    )
    port map (
      ADR2 => u_CORTEXM0DS_u_logic_Wxp2z4_27554,
      ADR0 => u_CORTEXM0DS_u_logic_Npk2z4_25818,
      ADR5 => u_CORTEXM0DS_u_logic_Ffj2z4_25823,
      ADR1 => u_CORTEXM0DS_u_logic_Hfxwx4_Ofxwx4_AND_4393_o5_28063,
      ADR3 => u_CORTEXM0DS_u_logic_K1owx4_R1owx4_AND_3319_o4,
      ADR4 => u_CORTEXM0DS_u_logic_Huwwx4_Ouwwx4_AND_4335_o,
      O => N690
    );
  u_CORTEXM0DS_u_logic_Mmux_Z78wx4116 : X_LUT6
    generic map(
      LOC => "SLICE_X26Y104",
      INIT => X"00FFFFFF00FFFFFF"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR5 => '1',
      ADR4 => u_CORTEXM0DS_u_logic_Jgxwx4_Qgxwx4_AND_4397_o,
      ADR3 => u_CORTEXM0DS_u_logic_Xpvwx4_Eqvwx4_AND_4206_o,
      O => u_CORTEXM0DS_u_logic_Mmux_Z78wx4116_27932
    );
  u_CORTEXM0DS_u_logic_T0m2z4 : X_FF
    generic map(
      LOC => "SLICE_X26Y109",
      INIT => '1'
    )
    port map (
      CE => u_CORTEXM0DS_u_logic_Siqvx4,
      CLK => NlwBufferSignal_u_CORTEXM0DS_u_logic_T0m2z4_CLK,
      I => u_CORTEXM0DS_u_logic_I30wx4_26206,
      O => u_CORTEXM0DS_u_logic_T0m2z4_25846,
      SET => u_CORTEXM0DS_u_logic_hreset_n_inv,
      RST => GND
    );
  u_CORTEXM0DS_u_logic_I30wx4 : X_LUT6
    generic map(
      LOC => "SLICE_X26Y109",
      INIT => X"FFFFBFBBFFFFFFFF"
    )
    port map (
      ADR2 => u_CORTEXM0DS_u_logic_Omcwx4_Vmcwx4_AND_2244_o,
      ADR3 => u_CORTEXM0DS_u_logic_Pri3z4_4_0,
      ADR5 => u_CORTEXM0DS_u_logic_O2bwx4,
      ADR1 => N26,
      ADR0 => N646,
      ADR4 => u_CORTEXM0DS_u_logic_B8nwx4_I8nwx4_AND_3224_o_26351,
      O => u_CORTEXM0DS_u_logic_I30wx4_26206
    );
  u_CORTEXM0DS_u_logic_I30wx4_SW0_SW0 : X_LUT6
    generic map(
      LOC => "SLICE_X26Y109",
      INIT => X"FFFFCE0ACE0ACE0A"
    )
    port map (
      ADR5 => u_CORTEXM0DS_u_logic_Bpzvx4,
      ADR4 => u_CORTEXM0DS_u_logic_Wgb2z4_Rob2z4_AND_6674_o,
      ADR0 => u_CORTEXM0DS_u_logic_Xd8wx4,
      ADR2 => u_CORTEXM0DS_u_logic_R40wx4,
      ADR1 => u_CORTEXM0DS_u_logic_Cam2z4_25950,
      ADR3 => u_CORTEXM0DS_u_logic_Zz8wx4,
      O => N353
    );
  u_CORTEXM0DS_u_logic_U0vvx4_SW3 : X_LUT6
    generic map(
      LOC => "SLICE_X26Y109",
      INIT => X"FF11FF11FF1FFF1F"
    )
    port map (
      ADR4 => '1',
      ADR1 => u_CORTEXM0DS_u_logic_Crtwx4_Jrtwx4_AND_3968_o_26079,
      ADR0 => u_CORTEXM0DS_u_logic_Q5nwx4_X5nwx4_AND_3221_o_26349,
      ADR5 => u_CORTEXM0DS_u_logic_Pfnwx4_Wfnwx4_AND_3245_o_26315,
      ADR2 => u_CORTEXM0DS_u_logic_Mitwx4_Titwx4_AND_3934_o,
      ADR3 => N353,
      O => N646
    );
  u_CORTEXM0DS_u_logic_Hnr2z4 : X_FF
    generic map(
      LOC => "SLICE_X26Y109",
      INIT => '1'
    )
    port map (
      CE => u_CORTEXM0DS_u_logic_Siqvx4,
      CLK => NlwBufferSignal_u_CORTEXM0DS_u_logic_Hnr2z4_CLK,
      I => NlwBufferSignal_u_CORTEXM0DS_u_logic_Hnr2z4_IN,
      O => u_CORTEXM0DS_u_logic_Hnr2z4_27435,
      SET => u_CORTEXM0DS_u_logic_hreset_n_inv,
      RST => GND
    );
  u_CORTEXM0DS_u_logic_Bmhvx4_SW0_SW0 : X_LUT6
    generic map(
      LOC => "SLICE_X26Y109",
      INIT => X"CC5CCC5CCCFCCC5C"
    )
    port map (
      ADR2 => u_ahb_bridge_u_state_machine_HREADY_0,
      ADR3 => u_CORTEXM0DS_u_logic_D9c2z4_K9c2z4_AND_6705_o,
      ADR0 => u_CORTEXM0DS_u_logic_Keqvx4_Ync2z4_AND_6755_o,
      ADR5 => u_CORTEXM0DS_u_logic_Kvfwx4_W8c2z4_AND_6701_o,
      ADR4 => u_CORTEXM0DS_u_logic_Pri3z4_4_0,
      ADR1 => u_CORTEXM0DS_u_logic_G7x2z4_27741,
      O => N381
    );
  u_CORTEXM0DS_u_logic_N4rvx41_SW0_SW1 : X_LUT6
    generic map(
      LOC => "SLICE_X26Y116",
      INIT => X"00000EEE0EEE0EEE"
    )
    port map (
      ADR4 => ahbmi_hrdata_23_IBUF_0,
      ADR3 => u_CORTEXM0DS_u_logic_L5owx4,
      ADR0 => u_CORTEXM0DS_u_logic_Hfxwx4_Ofxwx4_AND_4393_o5_28063,
      ADR1 => u_CORTEXM0DS_u_logic_K1owx4_R1owx4_AND_3319_o4,
      ADR5 => u_CORTEXM0DS_u_logic_B7owx4,
      ADR2 => u_CORTEXM0DS_u_logic_Tq7wx4,
      O => N840
    );
  u_CORTEXM0DS_u_logic_Sfa2z4_Zfa2z4_AND_6505_o1 : X_LUT6
    generic map(
      LOC => "SLICE_X26Y116",
      INIT => X"BB0BBB0B0000BB0B"
    )
    port map (
      ADR2 => u_CORTEXM0DS_u_logic_Ql33z4_27289,
      ADR4 => u_CORTEXM0DS_u_logic_B613z4_28730,
      ADR1 => u_CORTEXM0DS_u_logic_I463z4_26150,
      ADR5 => u_CORTEXM0DS_u_logic_Erc2z4_Tja2z4_OR_1314_o,
      ADR3 => u_CORTEXM0DS_u_logic_Gsc2z4_Erc2z4_OR_1317_o,
      ADR0 => u_CORTEXM0DS_u_logic_Gsc2z4_Lrc2z4_OR_1319_o,
      O => u_CORTEXM0DS_u_logic_Sfa2z4_Zfa2z4_AND_6505_o1_29582
    );
  u_CORTEXM0DS_u_logic_C3cvx41 : X_LUT6
    generic map(
      LOC => "SLICE_X26Y116",
      INIT => X"000000000000FFFF"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => u_CORTEXM0DS_u_logic_H67wx4_O67wx4_AND_1705_o,
      ADR5 => u_CORTEXM0DS_u_logic_Sfa2z4_Zfa2z4_AND_6505_o,
      O => u_CORTEXM0DS_u_logic_C3cvx4
    );
  u_CORTEXM0DS_u_logic_Ql33z4 : X_FF
    generic map(
      LOC => "SLICE_X26Y116",
      INIT => '1'
    )
    port map (
      CE => u_CORTEXM0DS_u_logic_Ydyvx4_0,
      CLK => NlwBufferSignal_u_CORTEXM0DS_u_logic_Ql33z4_CLK,
      I => NlwBufferSignal_u_CORTEXM0DS_u_logic_Ql33z4_IN,
      O => u_CORTEXM0DS_u_logic_Ql33z4_27289,
      SET => u_CORTEXM0DS_u_logic_hreset_n_inv,
      RST => GND
    );
  u_CORTEXM0DS_u_logic_Sfa2z4_Zfa2z4_AND_6505_o5 : X_LUT6
    generic map(
      LOC => "SLICE_X26Y116",
      INIT => X"202F000F202FF0FF"
    )
    port map (
      ADR3 => u_CORTEXM0DS_u_logic_G1s2z4_27021,
      ADR5 => u_CORTEXM0DS_u_logic_Rkd3z4_28625,
      ADR0 => u_CORTEXM0DS_u_logic_Sfa2z4_Zfa2z4_AND_6505_o1_29582,
      ADR1 => N807,
      ADR2 => u_CORTEXM0DS_u_logic_Duc2z4,
      ADR4 => u_CORTEXM0DS_u_logic_Kuc2z4,
      O => u_CORTEXM0DS_u_logic_Sfa2z4_Zfa2z4_AND_6505_o
    );
  u_CORTEXM0DS_u_logic_Khnvx4_SW0 : X_LUT6
    generic map(
      LOC => "SLICE_X26Y123",
      INIT => X"B300A00033000000"
    )
    port map (
      ADR3 => u_CORTEXM0DS_u_logic_O5t2z4_25820,
      ADR0 => u_CORTEXM0DS_u_logic_Aok2z4_25881,
      ADR5 => u_CORTEXM0DS_u_logic_Idk2z4_25882,
      ADR2 => u_CORTEXM0DS_u_logic_Ffj2z4_25823,
      ADR4 => u_CORTEXM0DS_u_logic_Jux2z4_28027,
      ADR1 => u_CORTEXM0DS_u_logic_Ark2z4_25827,
      O => N124
    );
  u_CORTEXM0DS_u_logic_R5zvx4_SW4 : X_LUT6
    generic map(
      LOC => "SLICE_X26Y125",
      INIT => X"F0F0E4E4CCF0CCE4"
    )
    port map (
      ADR5 => u_CORTEXM0DS_u_logic_Kvfwx4_W8c2z4_AND_6701_o,
      ADR1 => N396,
      ADR0 => N1431,
      ADR3 => u_CORTEXM0DS_u_logic_Pri3z4_32_0,
      ADR4 => u_CORTEXM0DS_u_logic_I5xwx4_P5xwx4_AND_4367_o,
      ADR2 => N397,
      O => N834
    );
  u_CORTEXM0DS_u_logic_Wthvx4_SW0_SW1 : X_LUT6
    generic map(
      LOC => "SLICE_X26Y125",
      INIT => X"FFC0FFAAFF00FFAA"
    )
    port map (
      ADR0 => u_CORTEXM0DS_u_logic_J0l2z4_27647,
      ADR5 => u_CORTEXM0DS_u_logic_Roh2z4_30_0,
      ADR2 => u_CORTEXM0DS_u_logic_Kvfwx4_W8c2z4_AND_6701_o,
      ADR1 => u_CORTEXM0DS_u_logic_Keqvx4_Ync2z4_AND_6755_o,
      ADR4 => u_CORTEXM0DS_u_logic_G6pvx4,
      ADR3 => u_CORTEXM0DS_u_logic_G6pvx4_Alywx4_AND_4511_o,
      O => N397
    );
  u_CORTEXM0DS_u_logic_G6pvx4_Alywx4_AND_4511_o1 : X_LUT6
    generic map(
      LOC => "SLICE_X26Y125",
      INIT => X"A080F0F00080F0F0"
    )
    port map (
      ADR2 => u_CORTEXM0DS_u_logic_G6pvx4,
      ADR0 => u_CORTEXM0DS_u_logic_Ye4wx4,
      ADR1 => u_CORTEXM0DS_u_logic_I6w2z4_28875,
      ADR3 => u_CORTEXM0DS_u_logic_R1w2z4_25951,
      ADR5 => u_CORTEXM0DS_u_logic_U5x2z4_28150,
      ADR4 => u_CORTEXM0DS_u_logic_Z5pvx4,
      O => u_CORTEXM0DS_u_logic_G6pvx4_Alywx4_AND_4511_o
    );
  u_CORTEXM0DS_u_logic_Ziwwx4_Gjwwx4_AND_4301_o3_SW12 : X_LUT6
    generic map(
      LOC => "SLICE_X26Y125",
      INIT => X"FFFFF5FDFFFFF0FC"
    )
    port map (
      ADR1 => u_CORTEXM0DS_u_logic_Foe3z4_28352,
      ADR5 => u_CORTEXM0DS_u_logic_Roh2z4_20_0,
      ADR3 => u_CORTEXM0DS_u_logic_G6pvx4,
      ADR0 => u_CORTEXM0DS_u_logic_S5pvx4_Qaiwx4_OR_957_o,
      ADR2 => N1000,
      ADR4 => u_CORTEXM0DS_u_logic_G6pvx4_Alywx4_AND_4511_o,
      O => N1156
    );
  u_CORTEXM0DS_u_logic_Zpx2z4_u_CORTEXM0DS_u_logic_Zpx2z4_CMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => N831_pack_10,
      O => N831
    );
  u_CORTEXM0DS_u_logic_Ppzvx4_SW3 : X_MUX2
    generic map(
      LOC => "SLICE_X26Y124"
    )
    port map (
      IA => N1240,
      IB => N1241,
      O => N831_pack_10,
      SEL => u_CORTEXM0DS_u_logic_Pri3z4_26_0
    );
  u_CORTEXM0DS_u_logic_Ppzvx4_SW3_F : X_LUT6
    generic map(
      LOC => "SLICE_X26Y124",
      INIT => X"FAFAFAF0FFFFFFF0"
    )
    port map (
      ADR1 => '1',
      ADR4 => u_CORTEXM0DS_u_logic_Vctwx4_Cdtwx4_AND_3918_o_26482,
      ADR5 => u_CORTEXM0DS_u_logic_W6iwx4,
      ADR0 => u_CORTEXM0DS_u_logic_S0twx4_Z0twx4_AND_3870_o,
      ADR3 => u_CORTEXM0DS_u_logic_S9rwx4_Z9rwx4_AND_3655_o,
      ADR2 => u_CORTEXM0DS_u_logic_Keqvx4_Ync2z4_AND_6755_o,
      O => N1240
    );
  u_CORTEXM0DS_u_logic_Ppzvx4_SW3_G : X_LUT6
    generic map(
      LOC => "SLICE_X26Y124",
      INIT => X"F0E0A0A0F0E0F0E0"
    )
    port map (
      ADR2 => u_CORTEXM0DS_u_logic_Kvfwx4_W8c2z4_AND_6701_o,
      ADR1 => u_CORTEXM0DS_u_logic_Vctwx4_Cdtwx4_AND_3918_o_26482,
      ADR5 => u_CORTEXM0DS_u_logic_W6iwx4,
      ADR4 => u_CORTEXM0DS_u_logic_S0twx4_Z0twx4_AND_3870_o,
      ADR3 => u_CORTEXM0DS_u_logic_S9rwx4_Z9rwx4_AND_3655_o,
      ADR0 => u_CORTEXM0DS_u_logic_Keqvx4_Ync2z4_AND_6755_o,
      O => N1241
    );
  u_CORTEXM0DS_u_logic_Oihvx4_SW0_SW1 : X_LUT6
    generic map(
      LOC => "SLICE_X26Y124",
      INIT => X"FAFCF0FCF0FCF0FC"
    )
    port map (
      ADR1 => u_CORTEXM0DS_u_logic_Zpx2z4_26319,
      ADR4 => u_CORTEXM0DS_u_logic_Roh2z4_24_0,
      ADR5 => u_CORTEXM0DS_u_logic_Kvfwx4_W8c2z4_AND_6701_o,
      ADR0 => u_CORTEXM0DS_u_logic_Keqvx4_Ync2z4_AND_6755_o,
      ADR3 => u_CORTEXM0DS_u_logic_G6pvx4,
      ADR2 => u_CORTEXM0DS_u_logic_G6pvx4_Alywx4_AND_4511_o,
      O => N409
    );
  u_CORTEXM0DS_u_logic_Zpx2z4 : X_FF
    generic map(
      LOC => "SLICE_X26Y124",
      INIT => '1'
    )
    port map (
      CE => VCC,
      CLK => NlwBufferSignal_u_CORTEXM0DS_u_logic_Zpx2z4_CLK,
      I => u_CORTEXM0DS_u_logic_Oihvx4_16492,
      O => u_CORTEXM0DS_u_logic_Zpx2z4_26319,
      SET => u_CORTEXM0DS_u_logic_hreset_n_inv,
      RST => GND
    );
  u_CORTEXM0DS_u_logic_Oihvx4 : X_LUT6
    generic map(
      LOC => "SLICE_X26Y124",
      INIT => X"FFCA3500FFCC3300"
    )
    port map (
      ADR3 => N408_0,
      ADR5 => N38,
      ADR0 => N831,
      ADR1 => N830,
      ADR4 => N409,
      ADR2 => u_CORTEXM0DS_u_logic_Q8rwx4_X8rwx4_AND_3649_o_26339,
      O => u_CORTEXM0DS_u_logic_Oihvx4_16492
    );
  u_CORTEXM0DS_u_logic_Zkuwx44_SW2 : X_LUT6
    generic map(
      LOC => "SLICE_X26Y117",
      INIT => X"220A770A225F775F"
    )
    port map (
      ADR5 => u_CORTEXM0DS_u_logic_Hnr2z4_27435,
      ADR2 => u_CORTEXM0DS_u_logic_Wor2z4_27617,
      ADR1 => u_CORTEXM0DS_u_logic_Lqr2z4_27504,
      ADR4 => u_CORTEXM0DS_u_logic_Na73z4_27060,
      ADR0 => u_CORTEXM0DS_u_logic_Wzy2z4_26238,
      ADR3 => u_CORTEXM0DS_u_logic_Fgm2z4_26065,
      O => N1368
    );
  u_CORTEXM0DS_u_logic_Zkuwx44_SW1 : X_LUT6
    generic map(
      LOC => "SLICE_X26Y117",
      INIT => X"110511AFBB05BBAF"
    )
    port map (
      ADR2 => u_CORTEXM0DS_u_logic_Cq93z4_27015,
      ADR4 => u_CORTEXM0DS_u_logic_Wnv2z4_27631,
      ADR5 => u_CORTEXM0DS_u_logic_Neu2z4_27470,
      ADR1 => u_CORTEXM0DS_u_logic_Wj83z4_27410,
      ADR0 => u_CORTEXM0DS_u_logic_Wzy2z4_26238,
      ADR3 => u_CORTEXM0DS_u_logic_Fgm2z4_26065,
      O => N1367
    );
  u_CORTEXM0DS_u_logic_Ra1wx41 : X_LUT6
    generic map(
      LOC => "SLICE_X26Y117",
      INIT => X"3131F5F500000000"
    )
    port map (
      ADR3 => '1',
      ADR0 => u_CORTEXM0DS_u_logic_Vxf3z4_26864,
      ADR1 => u_CORTEXM0DS_u_logic_O2g3z4_26765,
      ADR2 => u_CORTEXM0DS_u_logic_Lrc2z4_Tja2z4_OR_1315_o,
      ADR4 => u_CORTEXM0DS_u_logic_Ue9wx4,
      ADR5 => u_CORTEXM0DS_u_logic_Zkuwx4,
      O => u_CORTEXM0DS_u_logic_Ra1wx41_26863
    );
  u_CORTEXM0DS_u_logic_Cq93z4 : X_FF
    generic map(
      LOC => "SLICE_X26Y117",
      INIT => '1'
    )
    port map (
      CE => u_CORTEXM0DS_u_logic_Xppvx4_0,
      CLK => NlwBufferSignal_u_CORTEXM0DS_u_logic_Cq93z4_CLK,
      I => NlwBufferSignal_u_CORTEXM0DS_u_logic_Cq93z4_IN,
      O => u_CORTEXM0DS_u_logic_Cq93z4_27015,
      SET => u_CORTEXM0DS_u_logic_hreset_n_inv,
      RST => GND
    );
  u_CORTEXM0DS_u_logic_Zkuwx44 : X_LUT6
    generic map(
      LOC => "SLICE_X26Y117",
      INIT => X"FFFFF0AAFFFFF0AA"
    )
    port map (
      ADR5 => '1',
      ADR1 => '1',
      ADR4 => u_CORTEXM0DS_u_logic_Rni2z4_26237,
      ADR3 => u_CORTEXM0DS_u_logic_Sjj2z4_26064,
      ADR0 => N1367,
      ADR2 => N1368,
      O => u_CORTEXM0DS_u_logic_Zkuwx4
    );
  u_CORTEXM0DS_u_logic_Cfzvx41 : X_LUT6
    generic map(
      LOC => "SLICE_X26Y122",
      INIT => X"FFF1FFFFFFF5FFFF"
    )
    port map (
      ADR3 => N426,
      ADR5 => u_CORTEXM0DS_u_logic_Kgnwx4_Lcvwx4_AND_4161_o,
      ADR4 => u_CORTEXM0DS_u_logic_Xfzvx42_28960,
      ADR1 => u_CORTEXM0DS_u_logic_Qfzvx43_26089,
      ADR0 => u_CORTEXM0DS_u_logic_Qfzvx42_26083,
      ADR2 => u_CORTEXM0DS_u_logic_Q8rwx4_X8rwx4_AND_3649_o_26339,
      O => u_CORTEXM0DS_u_logic_Cfzvx4
    );
  u_CORTEXM0DS_u_logic_Yqzvx4 : X_LUT6
    generic map(
      LOC => "SLICE_X26Y122",
      INIT => X"000000000D0D000D"
    )
    port map (
      ADR2 => u_CORTEXM0DS_u_logic_Bpzvx4,
      ADR5 => N160,
      ADR4 => u_CORTEXM0DS_u_logic_Omcwx4_Vmcwx4_AND_2244_o,
      ADR0 => u_CORTEXM0DS_u_logic_Xd8wx4,
      ADR1 => u_CORTEXM0DS_u_logic_Xr42z4_Es42z4_AND_5708_o,
      ADR3 => u_CORTEXM0DS_u_logic_Pri3z4_25_0,
      O => u_CORTEXM0DS_u_logic_Yqzvx4_26344
    );
  u_CORTEXM0DS_u_logic_Yqzvx4_SW0 : X_LUT6
    generic map(
      LOC => "SLICE_X26Y122",
      INIT => X"CC0055CCCC00FFFF"
    )
    port map (
      ADR2 => '1',
      ADR4 => u_CORTEXM0DS_u_logic_N482z4_U482z4_AND_6171_o,
      ADR3 => u_CORTEXM0DS_u_logic_Rih2z4,
      ADR0 => u_CORTEXM0DS_u_logic_Muawx4,
      ADR1 => u_CORTEXM0DS_u_logic_X8zvx4,
      ADR5 => u_CORTEXM0DS_u_logic_Fuawx4_26691,
      O => N160
    );
  u_CORTEXM0DS_u_logic_H903z4_u_CORTEXM0DS_u_logic_H903z4_CMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => u_CORTEXM0DS_u_logic_Sfa2z4_Zfa2z4_AND_6505_o2_16247,
      O => u_CORTEXM0DS_u_logic_Sfa2z4_Zfa2z4_AND_6505_o2_0
    );
  u_CORTEXM0DS_u_logic_Sfa2z4_Zfa2z4_AND_6505_o2 : X_MUX2
    generic map(
      LOC => "SLICE_X26Y115"
    )
    port map (
      IA => N2011,
      IB => N2012,
      O => u_CORTEXM0DS_u_logic_Sfa2z4_Zfa2z4_AND_6505_o2_16247,
      SEL => u_CORTEXM0DS_u_logic_Fgm2z4_26065
    );
  u_CORTEXM0DS_u_logic_Sfa2z4_Zfa2z4_AND_6505_o2_F : X_LUT6
    generic map(
      LOC => "SLICE_X26Y115",
      INIT => X"7FFF7FFFFFFFFFFF"
    )
    port map (
      ADR4 => '1',
      ADR3 => u_CORTEXM0DS_u_logic_Rds2z4_27503,
      ADR0 => u_CORTEXM0DS_u_logic_Rni2z4_26237,
      ADR2 => u_CORTEXM0DS_u_logic_Wzy2z4_26238,
      ADR1 => u_CORTEXM0DS_u_logic_M1j2z4_26013,
      ADR5 => u_CORTEXM0DS_u_logic_Sjj2z4_26064,
      O => N2011
    );
  u_CORTEXM0DS_u_logic_Sfa2z4_Zfa2z4_AND_6505_o2_G : X_LUT6
    generic map(
      LOC => "SLICE_X26Y115",
      INIT => X"FFFF3F3FFFFFFFFF"
    )
    port map (
      ADR0 => '1',
      ADR3 => '1',
      ADR4 => u_CORTEXM0DS_u_logic_Wzy2z4_26238,
      ADR2 => u_CORTEXM0DS_u_logic_Rni2z4_26237,
      ADR1 => u_CORTEXM0DS_u_logic_Hc23z4_26911,
      ADR5 => u_CORTEXM0DS_u_logic_Sjj2z4_26064,
      O => N2012
    );
  u_CORTEXM0DS_u_logic_H903z4 : X_FF
    generic map(
      LOC => "SLICE_X26Y115",
      INIT => '1'
    )
    port map (
      CE => u_CORTEXM0DS_u_logic_Teyvx4,
      CLK => NlwBufferSignal_u_CORTEXM0DS_u_logic_H903z4_CLK,
      I => NlwBufferSignal_u_CORTEXM0DS_u_logic_H903z4_IN,
      O => u_CORTEXM0DS_u_logic_H903z4_26148,
      SET => u_CORTEXM0DS_u_logic_hreset_n_inv,
      RST => GND
    );
  u_CORTEXM0DS_u_logic_Sfa2z4_Zfa2z4_AND_6505_o3 : X_LUT6
    generic map(
      LOC => "SLICE_X26Y115",
      INIT => X"FFDDDFFFFFFFDFFF"
    )
    port map (
      ADR2 => u_CORTEXM0DS_u_logic_Zu43z4_27521,
      ADR0 => u_CORTEXM0DS_u_logic_Rni2z4_26237,
      ADR4 => u_CORTEXM0DS_u_logic_Wzy2z4_26238,
      ADR5 => u_CORTEXM0DS_u_logic_H903z4_26148,
      ADR3 => u_CORTEXM0DS_u_logic_Sjj2z4_26064,
      ADR1 => u_CORTEXM0DS_u_logic_Fgm2z4_26065,
      O => u_CORTEXM0DS_u_logic_Sfa2z4_Zfa2z4_AND_6505_o3_28731
    );
  u_CORTEXM0DS_u_logic_Kwo2z4_u_CORTEXM0DS_u_logic_Kwo2z4_CMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => N905_pack_8,
      O => N905
    );
  u_CORTEXM0DS_u_logic_J70wx4_SW0_SW0 : X_MUX2
    generic map(
      LOC => "SLICE_X26Y119"
    )
    port map (
      IA => N1254,
      IB => N1255,
      O => N905_pack_8,
      SEL => u_CORTEXM0DS_u_logic_Jd8wx4
    );
  u_CORTEXM0DS_u_logic_J70wx4_SW0_SW0_F : X_LUT6
    generic map(
      LOC => "SLICE_X26Y119",
      INIT => X"FF3F55153FFF1555"
    )
    port map (
      ADR4 => u_CORTEXM0DS_u_logic_Wa0wx4,
      ADR2 => u_CORTEXM0DS_u_logic_N90wx4,
      ADR5 => u_CORTEXM0DS_u_logic_E5awx4,
      ADR3 => u_CORTEXM0DS_u_logic_Wzawx4,
      ADR1 => u_CORTEXM0DS_u_logic_X8zvx4,
      ADR0 => u_CORTEXM0DS_u_logic_Xd8wx4,
      O => N1254
    );
  u_CORTEXM0DS_u_logic_J70wx4_SW0_SW0_G : X_LUT6
    generic map(
      LOC => "SLICE_X26Y119",
      INIT => X"8200AA008282AAAA"
    )
    port map (
      ADR0 => u_CORTEXM0DS_u_logic_N90wx4,
      ADR3 => u_CORTEXM0DS_u_logic_Wa0wx4,
      ADR4 => u_CORTEXM0DS_u_logic_X8zvx4,
      ADR2 => u_CORTEXM0DS_u_logic_Wzawx4,
      ADR1 => u_CORTEXM0DS_u_logic_E5awx4,
      ADR5 => u_CORTEXM0DS_u_logic_Xd8wx4,
      O => N1255
    );
  u_CORTEXM0DS_u_logic_Xd8wx41 : X_LUT6
    generic map(
      LOC => "SLICE_X26Y119",
      INIT => X"0202000202020000"
    )
    port map (
      ADR1 => u_CORTEXM0DS_u_logic_O5t2z4_25820,
      ADR0 => u_CORTEXM0DS_u_logic_Pdi2z4_26208,
      ADR2 => u_CORTEXM0DS_u_logic_Tki2z4_25989,
      ADR5 => u_CORTEXM0DS_u_logic_Fij2z4_25819,
      ADR3 => u_CORTEXM0DS_u_logic_Sgj2z4_25821,
      ADR4 => u_CORTEXM0DS_u_logic_Ark2z4_25827,
      O => u_CORTEXM0DS_u_logic_Xd8wx4
    );
  u_CORTEXM0DS_u_logic_Kwo2z4 : X_FF
    generic map(
      LOC => "SLICE_X26Y119",
      INIT => '1'
    )
    port map (
      CE => u_CORTEXM0DS_u_logic_Siqvx4,
      CLK => NlwBufferSignal_u_CORTEXM0DS_u_logic_Kwo2z4_CLK,
      I => NlwBufferSignal_u_CORTEXM0DS_u_logic_Kwo2z4_IN,
      O => u_CORTEXM0DS_u_logic_Kwo2z4_27531,
      SET => u_CORTEXM0DS_u_logic_hreset_n_inv,
      RST => GND
    );
  u_CORTEXM0DS_u_logic_Ia0wx41_SW5 : X_LUT6
    generic map(
      LOC => "SLICE_X26Y119",
      INIT => X"FFBBFFFBFFBBFFFB"
    )
    port map (
      ADR5 => '1',
      ADR3 => u_CORTEXM0DS_u_logic_Bpzvx4,
      ADR0 => u_CORTEXM0DS_u_logic_Ziwwx4_Gjwwx4_AND_4301_o2_26018,
      ADR1 => N905,
      ADR2 => u_CORTEXM0DS_u_logic_Pri3z4_23_0,
      ADR4 => u_CORTEXM0DS_u_logic_Omcwx4_Vmcwx4_AND_2244_o,
      O => N1133
    );
  u_CORTEXM0DS_u_logic_O3pvx44 : X_LUT6
    generic map(
      LOC => "SLICE_X26Y120",
      INIT => X"22AA22AA22AA22A2"
    )
    port map (
      ADR3 => u_CORTEXM0DS_u_logic_U2ewx4,
      ADR1 => N474,
      ADR0 => u_CORTEXM0DS_u_logic_O3pvx43_26345,
      ADR5 => u_CORTEXM0DS_u_logic_Uqwwx4_Brwwx4_AND_4324_o4_26021,
      ADR2 => u_CORTEXM0DS_u_logic_Uqwwx4_Brwwx4_AND_4324_o7_26020,
      ADR4 => u_CORTEXM0DS_u_logic_Uqwwx4_Brwwx4_AND_4324_o10_26019,
      O => u_CORTEXM0DS_u_logic_O3pvx4
    );
  u_CORTEXM0DS_u_logic_Uqwwx4_Brwwx4_AND_4324_o10 : X_LUT6
    generic map(
      LOC => "SLICE_X26Y120",
      INIT => X"CCCCCCCCFFDF0080"
    )
    port map (
      ADR2 => u_CORTEXM0DS_u_logic_C7zwx4_J7zwx4_AND_4564_o,
      ADR4 => N923,
      ADR1 => N924,
      ADR0 => u_CORTEXM0DS_u_logic_Qjuwx4,
      ADR5 => u_CORTEXM0DS_u_logic_Tuvwx4,
      ADR3 => u_CORTEXM0DS_u_logic_E5owx4,
      O => u_CORTEXM0DS_u_logic_Uqwwx4_Brwwx4_AND_4324_o10_26019
    );
  u_CORTEXM0DS_u_logic_Qji3z4 : X_FF
    generic map(
      LOC => "SLICE_X26Y120",
      INIT => '1'
    )
    port map (
      CE => u_CORTEXM0DS_u_logic_Teyvx4,
      CLK => NlwBufferSignal_u_CORTEXM0DS_u_logic_Qji3z4_CLK,
      I => u_CORTEXM0DS_u_logic_Rqzvx4,
      O => u_CORTEXM0DS_u_logic_Qji3z4_27323,
      SET => u_CORTEXM0DS_u_logic_hreset_n_inv,
      RST => GND
    );
  u_CORTEXM0DS_u_logic_Rqzvx41 : X_LUT6
    generic map(
      LOC => "SLICE_X26Y120",
      INIT => X"FFFFFFFF0FFF0FFF"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR4 => '1',
      ADR2 => u_CORTEXM0DS_u_logic_Yqzvx4_26344,
      ADR3 => u_CORTEXM0DS_u_logic_O3pvx43_26345,
      ADR5 => u_CORTEXM0DS_u_logic_Q8rwx4_X8rwx4_AND_3649_o_26339,
      O => u_CORTEXM0DS_u_logic_Rqzvx4
    );
  u_CORTEXM0DS_u_logic_Q8rwx4_X8rwx4_AND_3649_o : X_LUT6
    generic map(
      LOC => "SLICE_X26Y120",
      INIT => X"FFFAFEFE05000404"
    )
    port map (
      ADR5 => N855_0,
      ADR1 => N853,
      ADR3 => N854,
      ADR4 => u_CORTEXM0DS_u_logic_Hfxwx4_Ofxwx4_AND_4393_o,
      ADR0 => u_CORTEXM0DS_u_logic_Uqwwx4_Brwwx4_AND_4324_o10_26019,
      ADR2 => u_CORTEXM0DS_u_logic_Uqwwx4_Brwwx4_AND_4324_o7_26020,
      O => u_CORTEXM0DS_u_logic_Q8rwx4_X8rwx4_AND_3649_o_26339
    );
  u_CORTEXM0DS_u_logic_Do1wx4311 : X_LUT6
    generic map(
      LOC => "SLICE_X26Y118",
      INIT => X"B75AB700B700B700"
    )
    port map (
      ADR5 => u_CORTEXM0DS_u_logic_Muawx4,
      ADR1 => u_CORTEXM0DS_u_logic_X8zvx4,
      ADR2 => u_CORTEXM0DS_u_logic_Wzawx4,
      ADR0 => u_CORTEXM0DS_u_logic_S3cwx4,
      ADR3 => u_CORTEXM0DS_u_logic_Sfa2z4_Zfa2z4_AND_6505_o,
      ADR4 => u_CORTEXM0DS_u_logic_Fuawx4_26691,
      O => u_CORTEXM0DS_u_logic_Do1wx4311_29585
    );
  u_CORTEXM0DS_u_logic_Do1wx4312 : X_LUT6
    generic map(
      LOC => "SLICE_X26Y118",
      INIT => X"FFC3FF0055415500"
    )
    port map (
      ADR1 => u_CORTEXM0DS_u_logic_Wzawx4,
      ADR2 => u_CORTEXM0DS_u_logic_S3cwx4,
      ADR4 => u_CORTEXM0DS_u_logic_Olzvx4,
      ADR5 => u_CORTEXM0DS_u_logic_Omcwx4_Vmcwx4_AND_2244_o,
      ADR3 => u_CORTEXM0DS_u_logic_Do1wx4311_29585,
      ADR0 => u_CORTEXM0DS_u_logic_Pri3z4_11_0,
      O => u_CORTEXM0DS_u_logic_Do1wx431
    );
  u_CORTEXM0DS_u_logic_B91wx4_SW0_SW0 : X_LUT6
    generic map(
      LOC => "SLICE_X26Y118",
      INIT => X"F3F0F3F0FDF1FFFF"
    )
    port map (
      ADR5 => u_CORTEXM0DS_u_logic_Ra1wx4,
      ADR1 => u_CORTEXM0DS_u_logic_Ciawx4_B19wx4_XOR_44_o,
      ADR3 => u_CORTEXM0DS_u_logic_X8zvx4,
      ADR0 => u_CORTEXM0DS_u_logic_Muawx4,
      ADR4 => u_CORTEXM0DS_u_logic_Fuawx4_26691,
      ADR2 => u_CORTEXM0DS_u_logic_Bpzvx4,
      O => N349
    );
  u_CORTEXM0DS_u_logic_Y92wx41 : X_LUT6
    generic map(
      LOC => "SLICE_X26Y121",
      INIT => X"0023232300AFAFAF"
    )
    port map (
      ADR0 => u_CORTEXM0DS_u_logic_Za82z4_Gb82z4_AND_6197_o,
      ADR5 => u_CORTEXM0DS_u_logic_Mrsvx4,
      ADR2 => u_CORTEXM0DS_u_logic_Gzvvx4,
      ADR4 => u_CORTEXM0DS_u_logic_K1wvx4,
      ADR1 => u_CORTEXM0DS_u_logic_n16534_21_0,
      ADR3 => u_CORTEXM0DS_u_logic_Pri3z4_24_0,
      O => u_CORTEXM0DS_u_logic_Y92wx4
    );
  u_CORTEXM0DS_u_logic_B6j2z4 : X_FF
    generic map(
      LOC => "SLICE_X26Y121",
      INIT => '1'
    )
    port map (
      CE => VCC,
      CLK => NlwBufferSignal_u_CORTEXM0DS_u_logic_B6j2z4_CLK,
      I => u_CORTEXM0DS_u_logic_K8ivx4,
      O => u_CORTEXM0DS_u_logic_B6j2z4_26896,
      SET => u_CORTEXM0DS_u_logic_hreset_n_inv,
      RST => GND
    );
  u_CORTEXM0DS_u_logic_K8ivx41 : X_LUT6
    generic map(
      LOC => "SLICE_X26Y121",
      INIT => X"5DFF08FF5D5D0808"
    )
    port map (
      ADR5 => u_CORTEXM0DS_u_logic_H3wvx4_26318,
      ADR3 => u_CORTEXM0DS_u_logic_Y92wx4,
      ADR0 => u_CORTEXM0DS_u_logic_Df3wx4,
      ADR4 => u_CORTEXM0DS_u_logic_B6j2z4_26896,
      ADR1 => u_CORTEXM0DS_u_logic_Kaf3z4_27421,
      ADR2 => u_CORTEXM0DS_u_logic_Pxyvx4,
      O => u_CORTEXM0DS_u_logic_K8ivx4
    );
  u_CORTEXM0DS_u_logic_Nhzvx41 : X_LUT6
    generic map(
      LOC => "SLICE_X26Y121",
      INIT => X"105030F0115533FF"
    )
    port map (
      ADR2 => u_CORTEXM0DS_u_logic_Hlzvx4,
      ADR0 => u_CORTEXM0DS_u_logic_Mrsvx4,
      ADR5 => u_CORTEXM0DS_u_logic_Gzvvx4,
      ADR3 => u_CORTEXM0DS_u_logic_K1wvx4,
      ADR4 => u_CORTEXM0DS_u_logic_n16534_24_0,
      ADR1 => u_CORTEXM0DS_u_logic_Pri3z4_27_0,
      O => u_CORTEXM0DS_u_logic_Nhzvx4
    );
  u_CORTEXM0DS_u_logic_S8k2z4 : X_FF
    generic map(
      LOC => "SLICE_X26Y121",
      INIT => '1'
    )
    port map (
      CE => VCC,
      CLK => NlwBufferSignal_u_CORTEXM0DS_u_logic_S8k2z4_CLK,
      I => u_CORTEXM0DS_u_logic_R5lvx4,
      O => u_CORTEXM0DS_u_logic_S8k2z4_27001,
      SET => u_CORTEXM0DS_u_logic_hreset_n_inv,
      RST => GND
    );
  u_CORTEXM0DS_u_logic_R5lvx41 : X_LUT6
    generic map(
      LOC => "SLICE_X26Y121",
      INIT => X"22FFF2FF2200F2F0"
    )
    port map (
      ADR2 => u_CORTEXM0DS_u_logic_H3wvx4_26318,
      ADR4 => u_CORTEXM0DS_u_logic_Nhzvx4,
      ADR3 => u_CORTEXM0DS_u_logic_Df3wx4,
      ADR5 => u_CORTEXM0DS_u_logic_S8k2z4_27001,
      ADR0 => u_CORTEXM0DS_u_logic_Lrx2z4_28166,
      ADR1 => u_CORTEXM0DS_u_logic_Pxyvx4,
      O => u_CORTEXM0DS_u_logic_R5lvx4
    );
  N411_N411_DMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => N405_pack_5,
      O => N405
    );
  u_CORTEXM0DS_u_logic_Tvhvx4_SW0_SW0 : X_LUT6
    generic map(
      LOC => "SLICE_X26Y126",
      INIT => X"CCFCCCFCCCFCCCFC"
    )
    port map (
      ADR0 => '1',
      ADR4 => '1',
      ADR2 => u_ahb_bridge_u_state_machine_HREADY_0,
      ADR3 => u_CORTEXM0DS_u_logic_D9c2z4_K9c2z4_AND_6705_o,
      ADR1 => u_CORTEXM0DS_u_logic_Omk2z4_26754,
      ADR5 => '1',
      O => N411
    );
  u_CORTEXM0DS_u_logic_Thhvx4_SW0_SW0 : X_LUT5
    generic map(
      LOC => "SLICE_X26Y126",
      INIT => X"AAFAAAFA"
    )
    port map (
      ADR1 => '1',
      ADR0 => u_CORTEXM0DS_u_logic_Jux2z4_28027,
      ADR2 => u_ahb_bridge_u_state_machine_HREADY_0,
      ADR3 => u_CORTEXM0DS_u_logic_D9c2z4_K9c2z4_AND_6705_o,
      ADR4 => '1',
      O => N405_pack_5
    );
  u_CORTEXM0DS_u_logic_Wzpvx44_SW3 : X_LUT6
    generic map(
      LOC => "SLICE_X26Y126",
      INIT => X"FFB3FFBB4C004400"
    )
    port map (
      ADR2 => u_CORTEXM0DS_u_logic_Aok2z4_25881,
      ADR4 => u_CORTEXM0DS_u_logic_Qp3wx4,
      ADR0 => u_CORTEXM0DS_u_logic_Kvfwx4,
      ADR3 => N405,
      ADR1 => u_CORTEXM0DS_u_logic_Pri3z4_29_0,
      ADR5 => N406,
      O => N620
    );
  u_CORTEXM0DS_u_logic_Thhvx4_SW0_SW1 : X_LUT6
    generic map(
      LOC => "SLICE_X26Y126",
      INIT => X"FFFF88F0FFFF00F0"
    )
    port map (
      ADR2 => u_CORTEXM0DS_u_logic_Jux2z4_28027,
      ADR0 => u_CORTEXM0DS_u_logic_Roh2z4_27_0,
      ADR5 => u_CORTEXM0DS_u_logic_Kvfwx4_W8c2z4_AND_6701_o,
      ADR1 => u_CORTEXM0DS_u_logic_Keqvx4_Ync2z4_AND_6755_o,
      ADR3 => u_CORTEXM0DS_u_logic_G6pvx4,
      ADR4 => u_CORTEXM0DS_u_logic_G6pvx4_Alywx4_AND_4511_o,
      O => N406
    );
  u_CORTEXM0DS_u_logic_Ppzvx4_SW2 : X_LUT6
    generic map(
      LOC => "SLICE_X26Y126",
      INIT => X"A2AAAAAAA0AAAAAA"
    )
    port map (
      ADR0 => u_CORTEXM0DS_u_logic_Keqvx4_Ync2z4_AND_6755_o,
      ADR2 => u_CORTEXM0DS_u_logic_Tki2z4_25989,
      ADR3 => u_CORTEXM0DS_u_logic_Pri3z4_26_0,
      ADR4 => u_CORTEXM0DS_u_logic_Npk2z4_25818,
      ADR1 => u_CORTEXM0DS_u_logic_Nsk2z4_25994,
      ADR5 => u_CORTEXM0DS_u_logic_Aok2z4_25881,
      O => N830
    );
  u_CORTEXM0DS_u_logic_Wzpvx44_SW2 : X_LUT6
    generic map(
      LOC => "SLICE_X26Y127",
      INIT => X"FF3FFF0FEA2AFA0A"
    )
    port map (
      ADR0 => u_CORTEXM0DS_u_logic_Jux2z4_28027,
      ADR1 => u_CORTEXM0DS_u_logic_Kvfwx4_W8c2z4_AND_6701_o,
      ADR2 => u_CORTEXM0DS_u_logic_Keqvx4_Ync2z4_AND_6755_o,
      ADR5 => u_CORTEXM0DS_u_logic_G6pvx4,
      ADR4 => u_CORTEXM0DS_u_logic_Pri3z4_29_0,
      ADR3 => N406,
      O => N619
    );
  u_CORTEXM0DS_u_logic_Wzpvx43 : X_LUT6
    generic map(
      LOC => "SLICE_X26Y127",
      INIT => X"F0FEC0CCA0AA8088"
    )
    port map (
      ADR3 => u_CORTEXM0DS_u_logic_W6iwx4,
      ADR4 => u_CORTEXM0DS_u_logic_S9rwx4_Z9rwx4_AND_3655_o,
      ADR0 => u_CORTEXM0DS_u_logic_Uenwx4_V7rwx4_AND_3647_o,
      ADR1 => u_CORTEXM0DS_u_logic_E4wwx4_L4wwx4_AND_4238_o_27038,
      ADR5 => u_CORTEXM0DS_u_logic_Xawwx4_Ebwwx4_AND_4265_o,
      ADR2 => u_CORTEXM0DS_u_logic_Vovwx4_Cpvwx4_AND_4203_o,
      O => u_CORTEXM0DS_u_logic_Wzpvx43_27037
    );
  u_CORTEXM0DS_u_logic_Jux2z4 : X_FF
    generic map(
      LOC => "SLICE_X26Y127",
      INIT => '1'
    )
    port map (
      CE => VCC,
      CLK => NlwBufferSignal_u_CORTEXM0DS_u_logic_Jux2z4_CLK,
      I => u_CORTEXM0DS_u_logic_Thhvx4_16583,
      O => u_CORTEXM0DS_u_logic_Jux2z4_28027,
      SET => u_CORTEXM0DS_u_logic_hreset_n_inv,
      RST => GND
    );
  u_CORTEXM0DS_u_logic_Thhvx4 : X_LUT6
    generic map(
      LOC => "SLICE_X26Y127",
      INIT => X"AAAAFE02AAAAFA0A"
    )
    port map (
      ADR1 => u_CORTEXM0DS_u_logic_Kgnwx4_Lcvwx4_AND_4161_o,
      ADR3 => N620,
      ADR0 => N619,
      ADR5 => u_CORTEXM0DS_u_logic_Wzpvx43_27037,
      ADR2 => u_CORTEXM0DS_u_logic_Wzpvx42_27032,
      ADR4 => u_CORTEXM0DS_u_logic_Q8rwx4_X8rwx4_AND_3649_o_26339,
      O => u_CORTEXM0DS_u_logic_Thhvx4_16583
    );
  u_CORTEXM0DS_u_logic_Idk2z4 : X_FF
    generic map(
      LOC => "SLICE_X26Y127",
      INIT => '0'
    )
    port map (
      CE => VCC,
      CLK => NlwBufferSignal_u_CORTEXM0DS_u_logic_Idk2z4_CLK,
      I => u_CORTEXM0DS_u_logic_Rhnvx4,
      O => u_CORTEXM0DS_u_logic_Idk2z4_25882,
      RST => u_CORTEXM0DS_u_logic_hreset_n_inv,
      SET => GND
    );
  u_CORTEXM0DS_u_logic_Rhnvx44 : X_LUT6
    generic map(
      LOC => "SLICE_X26Y127",
      INIT => X"FF00FF00FFF80700"
    )
    port map (
      ADR1 => u_CORTEXM0DS_u_logic_Kgnwx4_Lcvwx4_AND_4161_o,
      ADR3 => N455,
      ADR4 => N456,
      ADR0 => u_CORTEXM0DS_u_logic_Wzpvx43_27037,
      ADR2 => u_CORTEXM0DS_u_logic_Wzpvx42_27032,
      ADR5 => u_CORTEXM0DS_u_logic_Q8rwx4_X8rwx4_AND_3649_o_26339,
      O => u_CORTEXM0DS_u_logic_Rhnvx4
    );
  u_CORTEXM0DS_u_logic_Intwx4_Pntwx4_AND_3952_o1 : X_LUT6
    generic map(
      LOC => "SLICE_X27Y102",
      INIT => X"0000001000000000"
    )
    port map (
      ADR3 => u_CORTEXM0DS_u_logic_Lz93z4_26157,
      ADR4 => u_CORTEXM0DS_u_logic_Mjl2z4_26160,
      ADR1 => u_CORTEXM0DS_u_logic_Kop2z4_26162,
      ADR5 => u_CORTEXM0DS_u_logic_Ffs2z4_26159,
      ADR2 => u_CORTEXM0DS_u_logic_J6i2z4_26161,
      ADR0 => u_CORTEXM0DS_u_logic_K1owx4_R1owx4_AND_3319_o4,
      O => u_CORTEXM0DS_u_logic_Intwx4_Pntwx4_AND_3952_o
    );
  u_CORTEXM0DS_u_logic_Zltwx4_Gmtwx4_AND_3949_o2 : X_LUT6
    generic map(
      LOC => "SLICE_X27Y102",
      INIT => X"2022A0AA2022A0AA"
    )
    port map (
      ADR5 => '1',
      ADR1 => ahbmi_hrdata_27_IBUF_0,
      ADR4 => u_CORTEXM0DS_u_logic_B7owx4,
      ADR2 => u_CORTEXM0DS_u_logic_Zwwwx4_Gxwwx4_AND_4345_o,
      ADR3 => u_CORTEXM0DS_u_logic_Bzowx4,
      ADR0 => u_CORTEXM0DS_u_logic_Zltwx4_Gmtwx4_AND_3949_o1_29592,
      O => u_CORTEXM0DS_u_logic_Zltwx4_Gmtwx4_AND_3949_o2_28963
    );
  u_CORTEXM0DS_u_logic_Zltwx4_Gmtwx4_AND_3949_o1 : X_LUT6
    generic map(
      LOC => "SLICE_X27Y102",
      INIT => X"0333233333333333"
    )
    port map (
      ADR3 => u_CORTEXM0DS_u_logic_Qfc3z4_26444,
      ADR2 => u_CORTEXM0DS_u_logic_Wai2z4_25867,
      ADR4 => u_CORTEXM0DS_u_logic_O5t2z4_25820,
      ADR5 => u_CORTEXM0DS_u_logic_M5tvx4,
      ADR0 => u_CORTEXM0DS_u_logic_Lstwx42_25870,
      ADR1 => u_CORTEXM0DS_u_logic_Intwx4_Pntwx4_AND_3952_o,
      O => u_CORTEXM0DS_u_logic_Zltwx4_Gmtwx4_AND_3949_o1_29592
    );
  u_CORTEXM0DS_u_logic_Ia0wx41_SW2 : X_LUT6
    generic map(
      LOC => "SLICE_X26Y129",
      INIT => X"CFFFCFCFEFFFEFEF"
    )
    port map (
      ADR0 => u_CORTEXM0DS_u_logic_Xd8wx4,
      ADR5 => u_CORTEXM0DS_u_logic_St0wx4,
      ADR3 => u_CORTEXM0DS_u_logic_Omcwx4_Vmcwx4_AND_2244_o,
      ADR1 => N1379,
      ADR4 => u_CORTEXM0DS_u_logic_Pri3z4_19_0,
      ADR2 => u_CORTEXM0DS_u_logic_Et0wx4_27284,
      O => N1128
    );
  u_CORTEXM0DS_u_logic_C183z4 : X_FF
    generic map(
      LOC => "SLICE_X26Y129",
      INIT => '1'
    )
    port map (
      CE => u_CORTEXM0DS_u_logic_Wcyvx4,
      CLK => NlwBufferSignal_u_CORTEXM0DS_u_logic_C183z4_CLK,
      I => NlwBufferSignal_u_CORTEXM0DS_u_logic_C183z4_IN,
      O => u_CORTEXM0DS_u_logic_C183z4_27314,
      SET => u_CORTEXM0DS_u_logic_hreset_n_inv,
      RST => GND
    );
  u_CORTEXM0DS_u_logic_S3i3z4 : X_FF
    generic map(
      LOC => "SLICE_X27Y96",
      INIT => '1'
    )
    port map (
      CE => VCC,
      CLK => NlwBufferSignal_u_CORTEXM0DS_u_logic_S3i3z4_CLK,
      I => u_CORTEXM0DS_u_logic_Pomvx4,
      O => u_CORTEXM0DS_u_logic_S3i3z4_26613,
      SET => u_CORTEXM0DS_u_logic_hreset_n_inv,
      RST => GND
    );
  u_CORTEXM0DS_u_logic_Pomvx41 : X_LUT6
    generic map(
      LOC => "SLICE_X27Y96",
      INIT => X"8F888F88FFFF8F88"
    )
    port map (
      ADR1 => u_CORTEXM0DS_u_logic_Iwh2z4_17_0,
      ADR0 => u_CORTEXM0DS_u_logic_X7tvx4,
      ADR2 => u_CORTEXM0DS_u_logic_F2hvx4_Txtvx4_OR_101_o,
      ADR3 => u_CORTEXM0DS_u_logic_S3i3z4_26613,
      ADR5 => u_CORTEXM0DS_u_logic_Aytvx4_Mxtvx4_OR_98_o,
      ADR4 => u_CORTEXM0DS_u_logic_B2i3z4_28578,
      O => u_CORTEXM0DS_u_logic_Pomvx4
    );
  N106_N106_DMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => u_CORTEXM0DS_u_logic_E5owx43_16779,
      O => u_CORTEXM0DS_u_logic_E5owx43_0
    );
  N106_N106_BMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => u_CORTEXM0DS_u_logic_Wzpvx41_16762,
      O => u_CORTEXM0DS_u_logic_Wzpvx41_0
    );
  u_CORTEXM0DS_u_logic_E4wwx4_L4wwx4_AND_4238_o_SW0 : X_LUT6
    generic map(
      LOC => "SLICE_X27Y108",
      INIT => X"00F000FF00F000FF"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR3 => u_CORTEXM0DS_u_logic_Z4wwx4,
      ADR4 => u_CORTEXM0DS_u_logic_Wbk2z4_26232,
      ADR2 => u_CORTEXM0DS_u_logic_Wfuwx4,
      ADR5 => '1',
      O => N106
    );
  u_CORTEXM0DS_u_logic_E5owx43 : X_LUT5
    generic map(
      LOC => "SLICE_X27Y108",
      INIT => X"FFFFAAAA"
    )
    port map (
      ADR1 => '1',
      ADR0 => u_CORTEXM0DS_u_logic_Uyv2z4_27226,
      ADR2 => '1',
      ADR4 => u_CORTEXM0DS_u_logic_Wbk2z4_26232,
      ADR3 => '1',
      O => u_CORTEXM0DS_u_logic_E5owx43_16779
    );
  u_CORTEXM0DS_u_logic_E4wwx4_L4wwx4_AND_4238_o : X_LUT6
    generic map(
      LOC => "SLICE_X27Y108",
      INIT => X"23AF23AF23AF0000"
    )
    port map (
      ADR1 => u_CORTEXM0DS_u_logic_B7owx4,
      ADR2 => u_CORTEXM0DS_u_logic_L5owx4,
      ADR4 => u_CORTEXM0DS_u_logic_K1owx4_R1owx4_AND_3319_o4,
      ADR5 => N106,
      ADR0 => u_CORTEXM0DS_u_logic_X7ewx4,
      ADR3 => ahbmi_hrdata_4_IBUF_0,
      O => u_CORTEXM0DS_u_logic_E4wwx4_L4wwx4_AND_4238_o_27038
    );
  u_CORTEXM0DS_u_logic_Tj0wx4_SW0 : X_LUT6
    generic map(
      LOC => "SLICE_X27Y108",
      INIT => X"FCA8FCA8FCA8FCA8"
    )
    port map (
      ADR4 => '1',
      ADR0 => u_CORTEXM0DS_u_logic_E4wwx4_L4wwx4_AND_4238_o_27038,
      ADR2 => u_CORTEXM0DS_u_logic_Xivwx4_Ejvwx4_AND_4181_o_27553,
      ADR1 => u_CORTEXM0DS_u_logic_S9rwx4_Vhvwx4_AND_4177_o,
      ADR3 => u_CORTEXM0DS_u_logic_Kgnwx4_C8rwx4_AND_4262_o,
      ADR5 => '1',
      O => N8
    );
  u_CORTEXM0DS_u_logic_Wzpvx41 : X_LUT5
    generic map(
      LOC => "SLICE_X27Y108",
      INIT => X"F0F0A0A0"
    )
    port map (
      ADR4 => u_CORTEXM0DS_u_logic_S9rwx4_Z9rwx4_AND_3655_o,
      ADR0 => u_CORTEXM0DS_u_logic_E4wwx4_L4wwx4_AND_4238_o_27038,
      ADR2 => u_CORTEXM0DS_u_logic_Xivwx4_Ejvwx4_AND_4181_o_27553,
      ADR3 => '1',
      ADR1 => '1',
      O => u_CORTEXM0DS_u_logic_Wzpvx41_16762
    );
  u_CORTEXM0DS_u_logic_Kgnwx4_C8rwx4_AND_4262_o1 : X_LUT6
    generic map(
      LOC => "SLICE_X27Y108",
      INIT => X"FF55FF550F55CF55"
    )
    port map (
      ADR3 => u_CORTEXM0DS_u_logic_R9nwx4,
      ADR5 => u_CORTEXM0DS_u_logic_Pkwwx4,
      ADR1 => u_CORTEXM0DS_u_logic_Fij2z4_25819,
      ADR4 => u_CORTEXM0DS_u_logic_Ok7wx4,
      ADR2 => u_CORTEXM0DS_u_logic_Vy7wx4,
      ADR0 => u_CORTEXM0DS_u_logic_Jp3wx4,
      O => u_CORTEXM0DS_u_logic_Kgnwx4_C8rwx4_AND_4262_o
    );
  u_CORTEXM0DS_u_logic_Mmux_Z78wx4113_u_CORTEXM0DS_u_logic_Mmux_Z78wx4113_BMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => u_CORTEXM0DS_u_logic_Mmux_Z78wx4112_pack_1,
      O => u_CORTEXM0DS_u_logic_Mmux_Z78wx4112_29593
    );
  u_CORTEXM0DS_u_logic_Mmux_Z78wx4113 : X_LUT6
    generic map(
      LOC => "SLICE_X27Y105",
      INIT => X"FF00EA00FF00C000"
    )
    port map (
      ADR3 => u_CORTEXM0DS_u_logic_Oldwx4,
      ADR5 => u_CORTEXM0DS_u_logic_Mmux_Z78wx4111_26586,
      ADR2 => u_CORTEXM0DS_u_logic_Mmux_Z78wx4112_29593,
      ADR4 => u_CORTEXM0DS_u_logic_Mmux_Z78wx4110_27907,
      ADR0 => u_CORTEXM0DS_u_logic_Mmux_Z78wx4141_29052,
      ADR1 => u_CORTEXM0DS_u_logic_Mmux_Z78wx4142,
      O => u_CORTEXM0DS_u_logic_Mmux_Z78wx4113_28080
    );
  u_CORTEXM0DS_u_logic_Mmux_Z78wx41421 : X_LUT6
    generic map(
      LOC => "SLICE_X27Y105",
      INIT => X"7755FFFF5755FFFF"
    )
    port map (
      ADR2 => u_CORTEXM0DS_u_logic_Fij2z4_25819,
      ADR3 => u_CORTEXM0DS_u_logic_Dp7wx4,
      ADR1 => u_CORTEXM0DS_u_logic_Vy7wx4,
      ADR5 => u_CORTEXM0DS_u_logic_Ok7wx4,
      ADR0 => u_CORTEXM0DS_u_logic_Bpdwx4,
      ADR4 => u_CORTEXM0DS_u_logic_Cbvwx4,
      O => u_CORTEXM0DS_u_logic_Mmux_Z78wx4142
    );
  u_CORTEXM0DS_u_logic_Vovwx4_Cpvwx4_AND_4203_o1 : X_LUT6
    generic map(
      LOC => "SLICE_X27Y105",
      INIT => X"BBB0BBB0BBB0BBB0"
    )
    port map (
      ADR4 => '1',
      ADR1 => u_CORTEXM0DS_u_logic_Bzowx4,
      ADR3 => u_CORTEXM0DS_u_logic_R0wwx4_Y0wwx4_AND_4224_o,
      ADR2 => u_CORTEXM0DS_u_logic_Lcowx4_Yw7wx4_OR_973_o,
      ADR0 => u_CORTEXM0DS_u_logic_Xpvwx4_Eqvwx4_AND_4206_o,
      ADR5 => '1',
      O => u_CORTEXM0DS_u_logic_Vovwx4_Cpvwx4_AND_4203_o1_27948
    );
  u_CORTEXM0DS_u_logic_Mmux_Z78wx4112 : X_LUT5
    generic map(
      LOC => "SLICE_X27Y105",
      INIT => X"00FFFFFF"
    )
    port map (
      ADR4 => u_CORTEXM0DS_u_logic_Jvwwx4_Qvwwx4_AND_4339_o,
      ADR1 => '1',
      ADR3 => u_CORTEXM0DS_u_logic_R0wwx4_Y0wwx4_AND_4224_o,
      ADR2 => '1',
      ADR0 => '1',
      O => u_CORTEXM0DS_u_logic_Mmux_Z78wx4112_pack_1
    );
  u_CORTEXM0DS_u_logic_Kkrvx46_SW1 : X_LUT6
    generic map(
      LOC => "SLICE_X27Y105",
      INIT => X"FFEA0000C0C00000"
    )
    port map (
      ADR4 => u_CORTEXM0DS_u_logic_Vovwx4_Cpvwx4_AND_4203_o1_27948,
      ADR5 => u_CORTEXM0DS_u_logic_Vovwx4_Cpvwx4_AND_4203_o5_27949,
      ADR3 => u_CORTEXM0DS_u_logic_Wfuwx4,
      ADR0 => u_CORTEXM0DS_u_logic_Ywi2z4_25901,
      ADR2 => u_CORTEXM0DS_u_logic_Vovwx4_Cpvwx4_AND_4203_o21,
      ADR1 => u_CORTEXM0DS_u_logic_K1owx4_R1owx4_AND_3319_o4,
      O => N1109
    );
  u_CORTEXM0DS_u_logic_Na73z4 : X_FF
    generic map(
      LOC => "SLICE_X27Y109",
      INIT => '1'
    )
    port map (
      CE => u_CORTEXM0DS_u_logic_Ddyvx4_0,
      CLK => NlwBufferSignal_u_CORTEXM0DS_u_logic_Na73z4_CLK,
      I => NlwBufferSignal_u_CORTEXM0DS_u_logic_Na73z4_IN,
      O => u_CORTEXM0DS_u_logic_Na73z4_27060,
      SET => u_CORTEXM0DS_u_logic_hreset_n_inv,
      RST => GND
    );
  u_CORTEXM0DS_u_logic_Ll1wx41 : X_LUT6
    generic map(
      LOC => "SLICE_X27Y109",
      INIT => X"1110333000000000"
    )
    port map (
      ADR5 => u_CORTEXM0DS_u_logic_Uttwx4_Butwx4_AND_3979_o3_27542,
      ADR1 => u_CORTEXM0DS_u_logic_Z4wwx4_H3owx4_AND_4240_o,
      ADR3 => u_CORTEXM0DS_u_logic_Crtwx4_Jrtwx4_AND_3968_o_26079,
      ADR0 => ahbmi_hrdata_3_IBUF_0,
      ADR4 => u_CORTEXM0DS_u_logic_B7owx4,
      ADR2 => u_CORTEXM0DS_u_logic_Uenwx4_Dgnwx4_AND_4164_o,
      O => u_CORTEXM0DS_u_logic_Ll1wx41_29008
    );
  u_CORTEXM0DS_u_logic_Ilp2z4 : X_FF
    generic map(
      LOC => "SLICE_X27Y106",
      INIT => '1'
    )
    port map (
      CE => u_CORTEXM0DS_u_logic_Pu1wx4_inv_0,
      CLK => NlwBufferSignal_u_CORTEXM0DS_u_logic_Ilp2z4_CLK,
      I => NlwBufferSignal_u_CORTEXM0DS_u_logic_Ilp2z4_IN,
      O => u_CORTEXM0DS_u_logic_Ilp2z4_27084,
      SET => u_CORTEXM0DS_u_logic_hreset_n_inv,
      RST => GND
    );
  u_CORTEXM0DS_u_logic_Ll1wx43_u_CORTEXM0DS_u_logic_Ll1wx43_CMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => u_CORTEXM0DS_u_logic_Tanwx4_D8vwx4_AND_4142_o_pack_3,
      O => u_CORTEXM0DS_u_logic_Tanwx4_D8vwx4_AND_4142_o_26724
    );
  u_CORTEXM0DS_u_logic_Ll1wx43 : X_LUT6
    generic map(
      LOC => "SLICE_X27Y107",
      INIT => X"FC54DC54FC540000"
    )
    port map (
      ADR4 => u_CORTEXM0DS_u_logic_Crtwx4_Jrtwx4_AND_3968_o_26079,
      ADR0 => u_CORTEXM0DS_u_logic_Pmnwx4,
      ADR5 => u_CORTEXM0DS_u_logic_Uenwx4_Dgnwx4_AND_4164_o,
      ADR1 => u_CORTEXM0DS_u_logic_Mitwx4_Titwx4_AND_3934_o,
      ADR2 => u_CORTEXM0DS_u_logic_Tanwx4_D8vwx4_AND_4142_o_26724,
      ADR3 => u_CORTEXM0DS_u_logic_Zltwx4_Gmtwx4_AND_3949_o,
      O => u_CORTEXM0DS_u_logic_Ll1wx43_27041
    );
  u_CORTEXM0DS_u_logic_M3ovx4_Us2wx4_OR_1265_o1 : X_LUT6
    generic map(
      LOC => "SLICE_X27Y107",
      INIT => X"5F5F5F5F5F5F5F5F"
    )
    port map (
      ADR4 => '1',
      ADR1 => '1',
      ADR3 => '1',
      ADR2 => u_CORTEXM0DS_u_logic_Fij2z4_25819,
      ADR0 => u_CORTEXM0DS_u_logic_Sgj2z4_25821,
      ADR5 => '1',
      O => u_CORTEXM0DS_u_logic_M3ovx4_Us2wx4_OR_1265_o
    );
  u_CORTEXM0DS_u_logic_Tanwx4_D8vwx4_AND_4142_o : X_LUT5
    generic map(
      LOC => "SLICE_X27Y107",
      INIT => X"FF003200"
    )
    port map (
      ADR1 => N114_0,
      ADR4 => u_CORTEXM0DS_u_logic_R9nwx4,
      ADR3 => u_CORTEXM0DS_u_logic_S9rwx4_Vhvwx4_AND_4177_o,
      ADR2 => u_CORTEXM0DS_u_logic_Fij2z4_25819,
      ADR0 => u_CORTEXM0DS_u_logic_Sgj2z4_25821,
      O => u_CORTEXM0DS_u_logic_Tanwx4_D8vwx4_AND_4142_o_pack_3
    );
  u_CORTEXM0DS_u_logic_Wyxvx4_Aopvx4_OR_177_o1 : X_LUT6
    generic map(
      LOC => "SLICE_X27Y107",
      INIT => X"5755FFFFFF55FFFF"
    )
    port map (
      ADR3 => u_CORTEXM0DS_u_logic_M3ovx4_Us2wx4_OR_1265_o,
      ADR5 => u_CORTEXM0DS_u_logic_Ffj2z4_25823,
      ADR1 => u_CORTEXM0DS_u_logic_Aok2z4_25881,
      ADR2 => u_CORTEXM0DS_u_logic_Nsk2z4_25994,
      ADR0 => u_CORTEXM0DS_u_logic_O5t2z4_25820,
      ADR4 => u_CORTEXM0DS_u_logic_Nbm2z4_27016,
      O => u_CORTEXM0DS_u_logic_Wyxvx4_Aopvx4_OR_177_o
    );
  u_CORTEXM0DS_u_logic_Vq1wx4_SW0 : X_LUT6
    generic map(
      LOC => "SLICE_X27Y107",
      INIT => X"FFAFCC8CAAAF888C"
    )
    port map (
      ADR2 => u_CORTEXM0DS_u_logic_X77wx4,
      ADR3 => u_CORTEXM0DS_u_logic_R9nwx4,
      ADR5 => u_CORTEXM0DS_u_logic_Cbvwx4,
      ADR0 => u_CORTEXM0DS_u_logic_Ratwx4_Yatwx4_AND_3908_o_26350,
      ADR4 => u_CORTEXM0DS_u_logic_S0twx4_Z0twx4_AND_3870_o,
      ADR1 => u_CORTEXM0DS_u_logic_Tanwx4_D8vwx4_AND_4142_o_26724,
      O => N18
    );
  u_CORTEXM0DS_u_logic_Qfzvx4411 : X_LUT6
    generic map(
      LOC => "SLICE_X26Y128",
      INIT => X"0000000A0A000A0A"
    )
    port map (
      ADR1 => '1',
      ADR2 => u_CORTEXM0DS_u_logic_W6iwx4,
      ADR0 => u_CORTEXM0DS_u_logic_S9rwx4_Z9rwx4_AND_3655_o,
      ADR3 => u_CORTEXM0DS_u_logic_R9nwx4,
      ADR4 => u_CORTEXM0DS_u_logic_Jp3wx4,
      ADR5 => u_CORTEXM0DS_u_logic_Wkwwx4_Ay7wx4_AND_4307_o,
      O => u_CORTEXM0DS_u_logic_Qfzvx441
    );
  u_CORTEXM0DS_u_logic_Sz23z4 : X_FF
    generic map(
      LOC => "SLICE_X26Y128",
      INIT => '1'
    )
    port map (
      CE => u_CORTEXM0DS_u_logic_Ydyvx4_0,
      CLK => NlwBufferSignal_u_CORTEXM0DS_u_logic_Sz23z4_CLK,
      I => NlwBufferSignal_u_CORTEXM0DS_u_logic_Sz23z4_IN,
      O => u_CORTEXM0DS_u_logic_Sz23z4_27320,
      SET => u_CORTEXM0DS_u_logic_hreset_n_inv,
      RST => GND
    );
  u_CORTEXM0DS_u_logic_Xr42z4_Es42z4_AND_5708_o3 : X_LUT6
    generic map(
      LOC => "SLICE_X26Y128",
      INIT => X"2233000022FF0000"
    )
    port map (
      ADR2 => '1',
      ADR0 => u_CORTEXM0DS_u_logic_Svk2z4_25841,
      ADR3 => u_CORTEXM0DS_u_logic_Yaz2z4_25842,
      ADR5 => u_CORTEXM0DS_u_logic_Sz23z4_27320,
      ADR1 => u_CORTEXM0DS_u_logic_H3d3z4_25834,
      ADR4 => u_CORTEXM0DS_u_logic_T1d3z4_25833,
      O => u_CORTEXM0DS_u_logic_Xr42z4_Es42z4_AND_5708_o3_27319
    );
  u_CORTEXM0DS_u_logic_Noo2z4 : X_FF
    generic map(
      LOC => "SLICE_X26Y131",
      INIT => '1'
    )
    port map (
      CE => u_CORTEXM0DS_u_logic_G02wx4_inv,
      CLK => NlwBufferSignal_u_CORTEXM0DS_u_logic_Noo2z4_CLK,
      I => NlwBufferSignal_u_CORTEXM0DS_u_logic_Noo2z4_IN,
      O => u_CORTEXM0DS_u_logic_Noo2z4_26567,
      SET => u_CORTEXM0DS_u_logic_hreset_n_inv,
      RST => GND
    );
  u_CORTEXM0DS_u_logic_Ymo2z4 : X_FF
    generic map(
      LOC => "SLICE_X26Y132",
      INIT => '1'
    )
    port map (
      CE => u_CORTEXM0DS_u_logic_Pu1wx4_inv_0,
      CLK => NlwBufferSignal_u_CORTEXM0DS_u_logic_Ymo2z4_CLK,
      I => NlwBufferSignal_u_CORTEXM0DS_u_logic_Ymo2z4_IN,
      O => u_CORTEXM0DS_u_logic_Ymo2z4_26573,
      SET => u_CORTEXM0DS_u_logic_hreset_n_inv,
      RST => GND
    );
  u_CORTEXM0DS_u_logic_U0vvx4_SW1 : X_LUT6
    generic map(
      LOC => "SLICE_X27Y98",
      INIT => X"FAAAF222FAAAFEEE"
    )
    port map (
      ADR0 => u_CORTEXM0DS_u_logic_Cam2z4_25950,
      ADR1 => u_ahb_bridge_u_state_machine_HREADY_0,
      ADR4 => u_CORTEXM0DS_u_logic_Mtqvx4,
      ADR5 => u_CORTEXM0DS_u_logic_Hq1wx4,
      ADR2 => u_CORTEXM0DS_u_logic_O1rvx4,
      ADR3 => u_CORTEXM0DS_u_logic_Gtp2z4_26942,
      O => N471
    );
  u_CORTEXM0DS_u_logic_N4rvx41 : X_LUT6
    generic map(
      LOC => "SLICE_X27Y98",
      INIT => X"0000000003030103"
    )
    port map (
      ADR1 => u_CORTEXM0DS_u_logic_U7w2z4_25900,
      ADR5 => u_CORTEXM0DS_u_logic_Ywi2z4_25901,
      ADR0 => u_CORTEXM0DS_u_logic_C7zwx4_J7zwx4_AND_4564_o,
      ADR3 => u_CORTEXM0DS_u_logic_Qjuwx4,
      ADR2 => u_CORTEXM0DS_u_logic_Tuvwx4,
      ADR4 => u_CORTEXM0DS_u_logic_E5owx4,
      O => u_CORTEXM0DS_u_logic_N4rvx4
    );
  u_CORTEXM0DS_u_logic_Gtp2z4 : X_FF
    generic map(
      LOC => "SLICE_X27Y98",
      INIT => '1'
    )
    port map (
      CE => VCC,
      CLK => NlwBufferSignal_u_CORTEXM0DS_u_logic_Gtp2z4_CLK,
      I => u_CORTEXM0DS_u_logic_Mbnvx4,
      O => u_CORTEXM0DS_u_logic_Gtp2z4_26942,
      SET => u_CORTEXM0DS_u_logic_hreset_n_inv,
      RST => GND
    );
  u_CORTEXM0DS_u_logic_Mbnvx41 : X_LUT6
    generic map(
      LOC => "SLICE_X27Y98",
      INIT => X"F3F3F0F0F7B3C480"
    )
    port map (
      ADR0 => u_CORTEXM0DS_u_logic_Nbm2z4_27016,
      ADR3 => N572,
      ADR4 => u_CORTEXM0DS_u_logic_N4rvx4,
      ADR2 => u_CORTEXM0DS_u_logic_Gtp2z4_26942,
      ADR1 => u_CORTEXM0DS_u_logic_Abovx4,
      ADR5 => u_CORTEXM0DS_u_logic_Edovx4,
      O => u_CORTEXM0DS_u_logic_Mbnvx4
    );
  u_CORTEXM0DS_u_logic_E5owx44_SW2 : X_LUT6
    generic map(
      LOC => "SLICE_X27Y93",
      INIT => X"0F0F000F0F0F000D"
    )
    port map (
      ADR2 => u_CORTEXM0DS_u_logic_Hzywx4,
      ADR3 => u_CORTEXM0DS_u_logic_U8b2z4_B9b2z4_AND_6575_o2_27657,
      ADR0 => u_CORTEXM0DS_u_logic_U8b2z4_B9b2z4_AND_6575_o9,
      ADR1 => u_CORTEXM0DS_u_logic_Bjd3z4_26445,
      ADR5 => u_CORTEXM0DS_u_logic_Azs2z4_27423,
      ADR4 => N535,
      O => N694
    );
  u_CORTEXM0DS_u_logic_Vovwx4_Cpvwx4_AND_4203_o211 : X_LUT6
    generic map(
      LOC => "SLICE_X27Y101",
      INIT => X"FFFF5FFFFFFFDFFF"
    )
    port map (
      ADR1 => u_CORTEXM0DS_u_logic_Lstwx42_25870,
      ADR5 => u_CORTEXM0DS_u_logic_O5t2z4_25820,
      ADR0 => u_CORTEXM0DS_u_logic_Vssvx4,
      ADR4 => u_CORTEXM0DS_u_logic_Ffs2z4_26159,
      ADR3 => u_CORTEXM0DS_u_logic_Wai2z4_25867,
      ADR2 => ahbmi_hrdata_20_IBUF_0,
      O => u_CORTEXM0DS_u_logic_Vovwx4_Cpvwx4_AND_4203_o21
    );
  u_CORTEXM0DS_u_logic_Hszvx41 : X_LUT6
    generic map(
      LOC => "SLICE_X27Y116",
      INIT => X"1050115530F033FF"
    )
    port map (
      ADR2 => u_CORTEXM0DS_u_logic_Euzvx4,
      ADR3 => u_CORTEXM0DS_u_logic_Mrsvx4,
      ADR1 => u_CORTEXM0DS_u_logic_n16534_4_0,
      ADR4 => u_CORTEXM0DS_u_logic_Gzvvx4,
      ADR0 => u_CORTEXM0DS_u_logic_K1wvx4,
      ADR5 => u_CORTEXM0DS_u_logic_Pri3z4_7_0,
      O => u_CORTEXM0DS_u_logic_Hszvx4
    );
  u_CORTEXM0DS_u_logic_U593z4 : X_FF
    generic map(
      LOC => "SLICE_X27Y116",
      INIT => '1'
    )
    port map (
      CE => VCC,
      CLK => NlwBufferSignal_u_CORTEXM0DS_u_logic_U593z4_CLK,
      I => u_CORTEXM0DS_u_logic_Fskvx4,
      O => u_CORTEXM0DS_u_logic_U593z4_26455,
      SET => u_CORTEXM0DS_u_logic_hreset_n_inv,
      RST => GND
    );
  u_CORTEXM0DS_u_logic_Fskvx41 : X_LUT6
    generic map(
      LOC => "SLICE_X27Y116",
      INIT => X"44F044F0FFFF44F0"
    )
    port map (
      ADR4 => u_CORTEXM0DS_u_logic_H3wvx4_26318,
      ADR5 => u_CORTEXM0DS_u_logic_Hszvx4,
      ADR3 => u_CORTEXM0DS_u_logic_Df3wx4,
      ADR2 => u_CORTEXM0DS_u_logic_U593z4_26455,
      ADR1 => u_CORTEXM0DS_u_logic_Nbx2z4_28327,
      ADR0 => u_CORTEXM0DS_u_logic_Pxyvx4,
      O => u_CORTEXM0DS_u_logic_Fskvx4
    );
  u_CORTEXM0DS_u_logic_Vp52z4_Gl52z4_OR_1177_o1 : X_LUT6
    generic map(
      LOC => "SLICE_X27Y116",
      INIT => X"FF77FF77FFFFFFFF"
    )
    port map (
      ADR4 => '1',
      ADR2 => '1',
      ADR1 => u_CORTEXM0DS_u_logic_Yaz2z4_2_26227,
      ADR0 => u_CORTEXM0DS_u_logic_Svk2z4_25841,
      ADR5 => u_CORTEXM0DS_u_logic_H3d3z4_25834,
      ADR3 => u_CORTEXM0DS_u_logic_T1d3z4_25833,
      O => u_CORTEXM0DS_u_logic_Vp52z4_Gl52z4_OR_1177_o
    );
  u_CORTEXM0DS_u_logic_Hc1wx41 : X_LUT6
    generic map(
      LOC => "SLICE_X27Y116",
      INIT => X"FF3355110F030501"
    )
    port map (
      ADR1 => u_CORTEXM0DS_u_logic_Kzf3z4_27523,
      ADR0 => u_CORTEXM0DS_u_logic_Lqr2z4_27504,
      ADR2 => u_CORTEXM0DS_u_logic_Neu2z4_27470,
      ADR5 => u_CORTEXM0DS_u_logic_Vp52z4_Zk52z4_OR_1170_o,
      ADR3 => u_CORTEXM0DS_u_logic_Zk52z4_Cc52z4_OR_1168_o,
      ADR4 => u_CORTEXM0DS_u_logic_Vp52z4_Gl52z4_OR_1177_o,
      O => u_CORTEXM0DS_u_logic_Hc1wx41_28039
    );
  u_CORTEXM0DS_u_logic_Yw0wx43 : X_LUT6
    generic map(
      LOC => "SLICE_X27Y119",
      INIT => X"C4C400C4F5F500F5"
    )
    port map (
      ADR5 => u_CORTEXM0DS_u_logic_Kwo2z4_27531,
      ADR0 => u_CORTEXM0DS_u_logic_Uj93z4_27379,
      ADR4 => u_CORTEXM0DS_u_logic_Yaz2z4_25842,
      ADR3 => N1092,
      ADR2 => u_CORTEXM0DS_u_logic_Op52z4_Bm52z4_OR_1174_o,
      ADR1 => u_CORTEXM0DS_u_logic_Op52z4_Vb52z4_OR_1173_o,
      O => u_CORTEXM0DS_u_logic_Yw0wx43_29071
    );
  u_CORTEXM0DS_u_logic_Yw0wx43_SW1 : X_LUT6
    generic map(
      LOC => "SLICE_X27Y119",
      INIT => X"9180000091800000"
    )
    port map (
      ADR5 => '1',
      ADR2 => u_CORTEXM0DS_u_logic_K423z4_26204,
      ADR3 => u_CORTEXM0DS_u_logic_Lw53z4_26364,
      ADR0 => u_CORTEXM0DS_u_logic_Svk2z4_25841,
      ADR1 => u_CORTEXM0DS_u_logic_H3d3z4_25834,
      ADR4 => u_CORTEXM0DS_u_logic_T1d3z4_25833,
      O => N1092
    );
  u_CORTEXM0DS_u_logic_W21wx47 : X_LUT6
    generic map(
      LOC => "SLICE_X27Y119",
      INIT => X"AAFF0A0F22330203"
    )
    port map (
      ADR3 => u_CORTEXM0DS_u_logic_I113z4_25904,
      ADR2 => u_CORTEXM0DS_u_logic_J5o2z4_26723,
      ADR1 => u_CORTEXM0DS_u_logic_Jl93z4_27128,
      ADR5 => u_CORTEXM0DS_u_logic_Op52z4_Bm52z4_OR_1174_o,
      ADR0 => u_CORTEXM0DS_u_logic_Zk52z4_Cc52z4_OR_1168_o,
      ADR4 => u_CORTEXM0DS_u_logic_Op52z4_Vb52z4_OR_1173_o,
      O => u_CORTEXM0DS_u_logic_W21wx47_28920
    );
  u_CORTEXM0DS_u_logic_K423z4 : X_FF
    generic map(
      LOC => "SLICE_X27Y119",
      INIT => '1'
    )
    port map (
      CE => u_CORTEXM0DS_u_logic_Feyvx4_0,
      CLK => NlwBufferSignal_u_CORTEXM0DS_u_logic_K423z4_CLK,
      I => NlwBufferSignal_u_CORTEXM0DS_u_logic_K423z4_IN,
      O => u_CORTEXM0DS_u_logic_K423z4_26204,
      SET => u_CORTEXM0DS_u_logic_hreset_n_inv,
      RST => GND
    );
  u_CORTEXM0DS_u_logic_Op52z4_Bm52z4_OR_1174_o1 : X_LUT6
    generic map(
      LOC => "SLICE_X27Y119",
      INIT => X"FFFFFFFCFFFFFFFC"
    )
    port map (
      ADR0 => '1',
      ADR5 => '1',
      ADR4 => u_CORTEXM0DS_u_logic_Yaz2z4_2_26227,
      ADR1 => u_CORTEXM0DS_u_logic_H3d3z4_1_26135,
      ADR2 => u_CORTEXM0DS_u_logic_Svk2z4_25841,
      ADR3 => u_CORTEXM0DS_u_logic_T1d3z4_25833,
      O => u_CORTEXM0DS_u_logic_Op52z4_Bm52z4_OR_1174_o
    );
  u_CORTEXM0DS_u_logic_N4rvx41_SW0_SW5 : X_LUT6
    generic map(
      LOC => "SLICE_X27Y110",
      INIT => X"FF00FF15FF00FF3F"
    )
    port map (
      ADR2 => u_CORTEXM0DS_u_logic_L5owx4,
      ADR1 => u_CORTEXM0DS_u_logic_Tq7wx4,
      ADR0 => u_CORTEXM0DS_u_logic_B7owx4,
      ADR5 => ahbmi_hrdata_23_IBUF_0,
      ADR4 => N690,
      ADR3 => u_CORTEXM0DS_u_logic_Uqwwx4_Brwwx4_AND_4324_o6_29595,
      O => N927
    );
  u_CORTEXM0DS_u_logic_Uqwwx4_Brwwx4_AND_4324_o6 : X_LUT6
    generic map(
      LOC => "SLICE_X27Y110",
      INIT => X"B000BAAA30003000"
    )
    port map (
      ADR5 => u_CORTEXM0DS_u_logic_Aok2z4_25881,
      ADR2 => u_CORTEXM0DS_u_logic_Uqwwx4_Brwwx4_AND_4324_o5_0,
      ADR4 => u_CORTEXM0DS_u_logic_Kuc2z422,
      ADR1 => u_CORTEXM0DS_u_logic_E78wx4,
      ADR0 => u_CORTEXM0DS_u_logic_Huwwx4_Ouwwx4_AND_4335_o,
      ADR3 => u_CORTEXM0DS_u_logic_Fsxwx4_Msxwx4_AND_4433_o,
      O => u_CORTEXM0DS_u_logic_Uqwwx4_Brwwx4_AND_4324_o6_29595
    );
  u_CORTEXM0DS_u_logic_Qz43z4 : X_FF
    generic map(
      LOC => "SLICE_X27Y110",
      INIT => '1'
    )
    port map (
      CE => u_CORTEXM0DS_u_logic_Rdyvx4_0,
      CLK => NlwBufferSignal_u_CORTEXM0DS_u_logic_Qz43z4_CLK,
      I => NlwBufferSignal_u_CORTEXM0DS_u_logic_Qz43z4_IN,
      O => u_CORTEXM0DS_u_logic_Qz43z4_27433,
      SET => u_CORTEXM0DS_u_logic_hreset_n_inv,
      RST => GND
    );
  u_CORTEXM0DS_u_logic_N4rvx41_SW0_SW4 : X_LUT6
    generic map(
      LOC => "SLICE_X27Y110",
      INIT => X"FFFF2220FFFF222A"
    )
    port map (
      ADR0 => u_CORTEXM0DS_u_logic_Hfxwx4_Ofxwx4_AND_4393_o1_28676,
      ADR1 => N690,
      ADR2 => u_CORTEXM0DS_u_logic_U7w2z4_25900,
      ADR3 => u_CORTEXM0DS_u_logic_Ywi2z4_25901,
      ADR5 => N689_0,
      ADR4 => u_CORTEXM0DS_u_logic_Uqwwx4_Brwwx4_AND_4324_o6_29595,
      O => N926
    );
  u_CORTEXM0DS_u_logic_Zkhvx4_SW0_SW1 : X_LUT6
    generic map(
      LOC => "SLICE_X27Y118",
      INIT => X"0355CF55CF55CF55"
    )
    port map (
      ADR3 => u_CORTEXM0DS_u_logic_G6pvx4,
      ADR1 => u_CORTEXM0DS_u_logic_Kvfwx4_W8c2z4_AND_6701_o,
      ADR4 => u_CORTEXM0DS_u_logic_Keqvx4_Ync2z4_AND_6755_o,
      ADR5 => u_CORTEXM0DS_u_logic_Roh2z4_6_0,
      ADR2 => u_CORTEXM0DS_u_logic_Pri3z4_8_0,
      ADR0 => u_CORTEXM0DS_u_logic_Ycx2z4_27087,
      O => N602
    );
  u_CORTEXM0DS_u_logic_Ycx2z4 : X_FF
    generic map(
      LOC => "SLICE_X27Y118",
      INIT => '1'
    )
    port map (
      CE => VCC,
      CLK => NlwBufferSignal_u_CORTEXM0DS_u_logic_Ycx2z4_CLK,
      I => u_CORTEXM0DS_u_logic_Zkhvx4_17030,
      O => u_CORTEXM0DS_u_logic_Ycx2z4_27087,
      SET => u_CORTEXM0DS_u_logic_hreset_n_inv,
      RST => GND
    );
  u_CORTEXM0DS_u_logic_Zkhvx4 : X_LUT6
    generic map(
      LOC => "SLICE_X27Y118",
      INIT => X"FF47FF55FF47FF47"
    )
    port map (
      ADR1 => u_CORTEXM0DS_u_logic_Keqvx4_Ync2z4_AND_6755_o,
      ADR2 => N601,
      ADR0 => N602,
      ADR3 => u_CORTEXM0DS_u_logic_G6pvx4_Alywx4_AND_4511_o,
      ADR5 => u_CORTEXM0DS_u_logic_O4nwx4_V4nwx4_AND_3218_o3_27274,
      ADR4 => u_CORTEXM0DS_u_logic_B8nwx4_I8nwx4_AND_3224_o_26351,
      O => u_CORTEXM0DS_u_logic_Zkhvx4_17030
    );
  u_CORTEXM0DS_u_logic_K1wvx41 : X_LUT6
    generic map(
      LOC => "SLICE_X27Y118",
      INIT => X"A000A000A000A222"
    )
    port map (
      ADR0 => u_CORTEXM0DS_u_logic_Fij2z4_25819,
      ADR5 => u_CORTEXM0DS_u_logic_O5t2z4_25820,
      ADR1 => u_CORTEXM0DS_u_logic_Sgj2z4_25821,
      ADR4 => u_CORTEXM0DS_u_logic_Nsk2z4_25994,
      ADR3 => u_CORTEXM0DS_u_logic_Npk2z4_25818,
      ADR2 => u_CORTEXM0DS_u_logic_Aok2z4_25881,
      O => u_CORTEXM0DS_u_logic_K1wvx41_28947
    );
  u_CORTEXM0DS_u_logic_Velvx4_SW0 : X_LUT6
    generic map(
      LOC => "SLICE_X27Y122",
      INIT => X"A0A8008800880088"
    )
    port map (
      ADR0 => u_CORTEXM0DS_u_logic_O5t2z4_25820,
      ADR4 => u_CORTEXM0DS_u_logic_Aok2z4_25881,
      ADR5 => u_CORTEXM0DS_u_logic_Igi2z4_27959,
      ADR2 => u_CORTEXM0DS_u_logic_Ffj2z4_25823,
      ADR1 => u_CORTEXM0DS_u_logic_Omk2z4_26754,
      ADR3 => u_CORTEXM0DS_u_logic_Ark2z4_25827,
      O => N142
    );
  u_CORTEXM0DS_u_logic_Mhhvx4_SW0_SW1 : X_LUT6
    generic map(
      LOC => "SLICE_X27Y123",
      INIT => X"11D1D1D11DDDDDDD"
    )
    port map (
      ADR1 => u_CORTEXM0DS_u_logic_G6pvx4,
      ADR2 => u_CORTEXM0DS_u_logic_Kvfwx4_W8c2z4_AND_6701_o,
      ADR3 => u_CORTEXM0DS_u_logic_Keqvx4_Ync2z4_AND_6755_o,
      ADR4 => u_CORTEXM0DS_u_logic_Roh2z4_28_0,
      ADR5 => u_CORTEXM0DS_u_logic_Pri3z4_30_0,
      ADR0 => u_CORTEXM0DS_u_logic_Vvx2z4_27373,
      O => N617
    );
  u_CORTEXM0DS_u_logic_Vvx2z4 : X_FF
    generic map(
      LOC => "SLICE_X27Y123",
      INIT => '1'
    )
    port map (
      CE => VCC,
      CLK => NlwBufferSignal_u_CORTEXM0DS_u_logic_Vvx2z4_CLK,
      I => u_CORTEXM0DS_u_logic_Mhhvx4_17122,
      O => u_CORTEXM0DS_u_logic_Vvx2z4_27373,
      SET => u_CORTEXM0DS_u_logic_hreset_n_inv,
      RST => GND
    );
  u_CORTEXM0DS_u_logic_Mhhvx4 : X_LUT6
    generic map(
      LOC => "SLICE_X27Y123",
      INIT => X"FFFF05AFFFFF01EF"
    )
    port map (
      ADR0 => u_CORTEXM0DS_u_logic_Keqvx4_Ync2z4_AND_6755_o,
      ADR2 => N616_0,
      ADR3 => N617,
      ADR4 => u_CORTEXM0DS_u_logic_G6pvx4_Alywx4_AND_4511_o,
      ADR1 => u_CORTEXM0DS_u_logic_Bspvx43_28646,
      ADR5 => u_CORTEXM0DS_u_logic_Q8rwx4_X8rwx4_AND_3649_o_26339,
      O => u_CORTEXM0DS_u_logic_Mhhvx4_17122
    );
  u_CORTEXM0DS_u_logic_Wgb2z4_Rob2z4_AND_6674_o1 : X_LUT6
    generic map(
      LOC => "SLICE_X27Y123",
      INIT => X"0000000000000001"
    )
    port map (
      ADR1 => u_CORTEXM0DS_u_logic_Cam2z4_25950,
      ADR3 => u_CORTEXM0DS_u_logic_Trq2z4_25949,
      ADR5 => u_CORTEXM0DS_u_logic_Tdp2z4_25946,
      ADR2 => u_CORTEXM0DS_u_logic_Uaj2z4_25947,
      ADR4 => u_CORTEXM0DS_u_logic_R1w2z4_25951,
      ADR0 => u_CORTEXM0DS_u_logic_G0w2z4_25948,
      O => u_CORTEXM0DS_u_logic_Wgb2z4_Rob2z4_AND_6674_o
    );
  u_CORTEXM0DS_u_logic_Msyvx41 : X_LUT6
    generic map(
      LOC => "SLICE_X27Y123",
      INIT => X"0000800000000000"
    )
    port map (
      ADR3 => u_CORTEXM0DS_u_logic_Pet2z4_28617,
      ADR4 => u_CORTEXM0DS_u_logic_Wgb2z4_Rob2z4_AND_6674_o,
      ADR0 => u_CORTEXM0DS_u_logic_Jux2z4_28027,
      ADR2 => u_CORTEXM0DS_u_logic_Vvx2z4_27373,
      ADR1 => u_CORTEXM0DS_u_logic_Omk2z4_26754,
      ADR5 => u_CORTEXM0DS_u_logic_J0l2z4_27647,
      O => u_CORTEXM0DS_u_logic_Msyvx4
    );
  u_CORTEXM0DS_u_logic_S132z4_Z132z4_AND_5467_o9_SW4 : X_LUT6
    generic map(
      LOC => "SLICE_X27Y115",
      INIT => X"7777FFFF0C3F0C3F"
    )
    port map (
      ADR2 => u_CORTEXM0DS_u_logic_H903z4_26148,
      ADR3 => u_CORTEXM0DS_u_logic_Arv2z4_27136,
      ADR4 => u_CORTEXM0DS_u_logic_Rds2z4_27503,
      ADR0 => u_CORTEXM0DS_u_logic_M1j2z4_26013,
      ADR5 => u_CORTEXM0DS_u_logic_Svk2z4_25841,
      ADR1 => u_CORTEXM0DS_u_logic_T1d3z4_25833,
      O => N1731
    );
  u_CORTEXM0DS_u_logic_S132z4_Z132z4_AND_5467_o9_SW2 : X_LUT6
    generic map(
      LOC => "SLICE_X27Y115",
      INIT => X"2205770522AF77AF"
    )
    port map (
      ADR2 => u_CORTEXM0DS_u_logic_Gt93z4_27135,
      ADR5 => u_CORTEXM0DS_u_logic_K7s2z4_26819,
      ADR1 => u_CORTEXM0DS_u_logic_Zu43z4_27521,
      ADR4 => u_CORTEXM0DS_u_logic_I463z4_26150,
      ADR0 => u_CORTEXM0DS_u_logic_Svk2z4_25841,
      ADR3 => u_CORTEXM0DS_u_logic_T1d3z4_25833,
      O => N1729
    );
  u_CORTEXM0DS_u_logic_S132z4_Z132z4_AND_5467_o9_SW3 : X_LUT6
    generic map(
      LOC => "SLICE_X27Y115",
      INIT => X"FFFFFFFFF0F0F0F0"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR4 => '1',
      ADR3 => '1',
      ADR2 => u_CORTEXM0DS_u_logic_Svk2z4_25841,
      ADR5 => u_CORTEXM0DS_u_logic_T1d3z4_25833,
      O => N1730
    );
  u_CORTEXM0DS_u_logic_Arv2z4 : X_FF
    generic map(
      LOC => "SLICE_X27Y115",
      INIT => '1'
    )
    port map (
      CE => u_CORTEXM0DS_u_logic_Vfyvx4,
      CLK => NlwBufferSignal_u_CORTEXM0DS_u_logic_Arv2z4_CLK,
      I => NlwBufferSignal_u_CORTEXM0DS_u_logic_Arv2z4_IN,
      O => u_CORTEXM0DS_u_logic_Arv2z4_27136,
      SET => u_CORTEXM0DS_u_logic_hreset_n_inv,
      RST => GND
    );
  u_CORTEXM0DS_u_logic_S132z4_Z132z4_AND_5467_o9 : X_LUT6
    generic map(
      LOC => "SLICE_X27Y115",
      INIT => X"FFFFFF55F0CCF0CC"
    )
    port map (
      ADR0 => u_CORTEXM0DS_u_logic_An83z4_26912,
      ADR3 => u_CORTEXM0DS_u_logic_Yaz2z4_25842,
      ADR5 => u_CORTEXM0DS_u_logic_H3d3z4_25834,
      ADR1 => N1729,
      ADR2 => N1731,
      ADR4 => N1730,
      O => u_CORTEXM0DS_u_logic_S132z4_Z132z4_AND_5467_o9_27819
    );
  u_CORTEXM0DS_u_logic_Uqwwx4_Brwwx4_AND_4324_o2_u_CORTEXM0DS_u_logic_Uqwwx4_Brwwx4_AND_4324_o2_DMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => u_CORTEXM0DS_u_logic_Pn0xx4_Wn0xx4_AND_4693_o2_17065,
      O => u_CORTEXM0DS_u_logic_Pn0xx4_Wn0xx4_AND_4693_o2_0
    );
  u_CORTEXM0DS_u_logic_Uqwwx4_Brwwx4_AND_4324_o2_u_CORTEXM0DS_u_logic_Uqwwx4_Brwwx4_AND_4324_o2_AMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => N855,
      O => N855_0
    );
  u_CORTEXM0DS_u_logic_Uqwwx4_Brwwx4_AND_4324_o2 : X_LUT6
    generic map(
      LOC => "SLICE_X27Y120",
      INIT => X"3333FFFF3333FFFF"
    )
    port map (
      ADR0 => '1',
      ADR3 => '1',
      ADR2 => '1',
      ADR1 => u_CORTEXM0DS_u_logic_Emi2z4_25932,
      ADR4 => u_CORTEXM0DS_u_logic_Fij2z4_25819,
      ADR5 => '1',
      O => u_CORTEXM0DS_u_logic_Uqwwx4_Brwwx4_AND_4324_o2_27508
    );
  u_CORTEXM0DS_u_logic_Pn0xx4_Wn0xx4_AND_4693_o2 : X_LUT5
    generic map(
      LOC => "SLICE_X27Y120",
      INIT => X"40007300"
    )
    port map (
      ADR3 => u_CORTEXM0DS_u_logic_Aok2z4_25881,
      ADR0 => u_CORTEXM0DS_u_logic_Npk2z4_25818,
      ADR2 => u_CORTEXM0DS_u_logic_O5t2z4_25820,
      ADR1 => u_CORTEXM0DS_u_logic_Emi2z4_25932,
      ADR4 => u_CORTEXM0DS_u_logic_Fij2z4_25819,
      O => u_CORTEXM0DS_u_logic_Pn0xx4_Wn0xx4_AND_4693_o2_17065
    );
  u_CORTEXM0DS_u_logic_Uqwwx4_Brwwx4_AND_4324_o4_SW1 : X_LUT6
    generic map(
      LOC => "SLICE_X27Y120",
      INIT => X"CCCCCC00CCCCCC04"
    )
    port map (
      ADR5 => u_CORTEXM0DS_u_logic_Uqwwx4_Brwwx4_AND_4324_o1_27507,
      ADR3 => u_CORTEXM0DS_u_logic_Aok2z4_25881,
      ADR0 => u_CORTEXM0DS_u_logic_Ffj2z4_25823,
      ADR4 => u_CORTEXM0DS_u_logic_U2ewx4,
      ADR1 => N474,
      ADR2 => u_CORTEXM0DS_u_logic_Uqwwx4_Brwwx4_AND_4324_o3_27510,
      O => N854
    );
  u_CORTEXM0DS_u_logic_Uqwwx4_Brwwx4_AND_4324_o4_SW0 : X_LUT6
    generic map(
      LOC => "SLICE_X27Y120",
      INIT => X"FFFFFF3500000000"
    )
    port map (
      ADR4 => u_CORTEXM0DS_u_logic_Aok2z4_25881,
      ADR2 => u_CORTEXM0DS_u_logic_Ffj2z4_25823,
      ADR1 => u_CORTEXM0DS_u_logic_Uqwwx4_Brwwx4_AND_4324_o2_27508,
      ADR3 => u_CORTEXM0DS_u_logic_U2ewx4,
      ADR5 => N474,
      ADR0 => u_CORTEXM0DS_u_logic_Uqwwx4_Brwwx4_AND_4324_o3_27510,
      O => N853
    );
  u_CORTEXM0DS_u_logic_Uqwwx4_Brwwx4_AND_4324_o11_SW0 : X_LUT6
    generic map(
      LOC => "SLICE_X27Y120",
      INIT => X"EA40EA40EA40EA40"
    )
    port map (
      ADR4 => '1',
      ADR2 => u_CORTEXM0DS_u_logic_Sgj2z4_25821,
      ADR1 => N60,
      ADR0 => u_CORTEXM0DS_u_logic_R9nwx4,
      ADR3 => u_CORTEXM0DS_u_logic_E9rwx4_Ipdwx4_AND_3651_o,
      ADR5 => '1',
      O => N474
    );
  u_CORTEXM0DS_u_logic_Uqwwx4_Brwwx4_AND_4324_o4_SW2 : X_LUT5
    generic map(
      LOC => "SLICE_X27Y120",
      INIT => X"EA400000"
    )
    port map (
      ADR4 => u_CORTEXM0DS_u_logic_U2ewx4,
      ADR2 => u_CORTEXM0DS_u_logic_Sgj2z4_25821,
      ADR1 => N60,
      ADR0 => u_CORTEXM0DS_u_logic_R9nwx4,
      ADR3 => u_CORTEXM0DS_u_logic_E9rwx4_Ipdwx4_AND_3651_o,
      O => N855
    );
  u_CORTEXM0DS_u_logic_Tdg2z41 : X_LUT6
    generic map(
      LOC => "SLICE_X27Y114",
      INIT => X"FB73D951EA62C840"
    )
    port map (
      ADR1 => u_CORTEXM0DS_u_logic_Fzl2z4_27730,
      ADR0 => u_CORTEXM0DS_u_logic_Qzq2z4_27681,
      ADR2 => u_CORTEXM0DS_u_logic_Pjqwx4,
      ADR3 => u_CORTEXM0DS_u_logic_Pybwx4,
      ADR4 => u_CORTEXM0DS_u_logic_Ai9wx4,
      ADR5 => u_CORTEXM0DS_u_logic_H2wwx4,
      O => u_CORTEXM0DS_u_logic_Tdg2z4
    );
  u_CORTEXM0DS_u_logic_Sfa2z4_Zfa2z4_AND_6505_o5_SW0 : X_LUT6
    generic map(
      LOC => "SLICE_X27Y114",
      INIT => X"FFFF7F7F7F7F7F7F"
    )
    port map (
      ADR3 => '1',
      ADR4 => u_CORTEXM0DS_u_logic_Dcs2z4_27265,
      ADR0 => u_CORTEXM0DS_u_logic_Sfa2z4_Zfa2z4_AND_6505_o3_28731,
      ADR2 => u_CORTEXM0DS_u_logic_Sfa2z4_Zfa2z4_AND_6505_o2_0,
      ADR5 => u_CORTEXM0DS_u_logic_Bf9wx4,
      ADR1 => u_CORTEXM0DS_u_logic_Pjqwx4,
      O => N807
    );
  u_CORTEXM0DS_u_logic_Pjqwx45_SW1 : X_LUT6
    generic map(
      LOC => "SLICE_X27Y114",
      INIT => X"00F00FFF35353535"
    )
    port map (
      ADR1 => u_CORTEXM0DS_u_logic_Z8s2z4_27138,
      ADR3 => u_CORTEXM0DS_u_logic_Oas2z4_27139,
      ADR4 => u_CORTEXM0DS_u_logic_Rd73z4_27140,
      ADR0 => u_CORTEXM0DS_u_logic_K7s2z4_26819,
      ADR2 => u_CORTEXM0DS_u_logic_Wzy2z4_26238,
      ADR5 => u_CORTEXM0DS_u_logic_Fgm2z4_26065,
      O => N1339
    );
  u_CORTEXM0DS_u_logic_K7s2z4 : X_FF
    generic map(
      LOC => "SLICE_X27Y114",
      INIT => '1'
    )
    port map (
      CE => u_CORTEXM0DS_u_logic_Siqvx4,
      CLK => NlwBufferSignal_u_CORTEXM0DS_u_logic_K7s2z4_CLK,
      I => NlwBufferSignal_u_CORTEXM0DS_u_logic_K7s2z4_IN,
      O => u_CORTEXM0DS_u_logic_K7s2z4_26819,
      SET => u_CORTEXM0DS_u_logic_hreset_n_inv,
      RST => GND
    );
  u_CORTEXM0DS_u_logic_Pjqwx45 : X_LUT6
    generic map(
      LOC => "SLICE_X27Y114",
      INIT => X"FFFAAAFAFFFAAAFA"
    )
    port map (
      ADR5 => '1',
      ADR1 => '1',
      ADR0 => u_CORTEXM0DS_u_logic_Rni2z4_26237,
      ADR3 => u_CORTEXM0DS_u_logic_Sjj2z4_26064,
      ADR2 => N1338,
      ADR4 => N1339,
      O => u_CORTEXM0DS_u_logic_Pjqwx4
    );
  u_CORTEXM0DS_u_logic_Uqwwx4_Brwwx4_AND_4324_o10_1 : X_LUT6
    generic map(
      LOC => "SLICE_X27Y111",
      INIT => X"FF00FF00BA8AAAAA"
    )
    port map (
      ADR2 => u_CORTEXM0DS_u_logic_C7zwx4_J7zwx4_AND_4564_o,
      ADR0 => N923,
      ADR3 => N924,
      ADR4 => u_CORTEXM0DS_u_logic_Qjuwx4,
      ADR5 => u_CORTEXM0DS_u_logic_Tuvwx4,
      ADR1 => u_CORTEXM0DS_u_logic_E5owx4,
      O => u_CORTEXM0DS_u_logic_Uqwwx4_Brwwx4_AND_4324_o101
    );
  u_CORTEXM0DS_u_logic_Uqwwx4_Brwwx4_AND_4324_o7_1 : X_LUT6
    generic map(
      LOC => "SLICE_X27Y111",
      INIT => X"FF00FF00F0F0F870"
    )
    port map (
      ADR1 => u_CORTEXM0DS_u_logic_C7zwx4_J7zwx4_AND_4564_o,
      ADR0 => u_CORTEXM0DS_u_logic_Qjuwx4,
      ADR3 => N927,
      ADR2 => N926,
      ADR5 => u_CORTEXM0DS_u_logic_Tuvwx4,
      ADR4 => u_CORTEXM0DS_u_logic_E5owx4,
      O => u_CORTEXM0DS_u_logic_Uqwwx4_Brwwx4_AND_4324_o71
    );
  u_CORTEXM0DS_u_logic_Hfxwx4_Ofxwx4_AND_4393_o6 : X_LUT6
    generic map(
      LOC => "SLICE_X27Y111",
      INIT => X"CACACCCACACACACA"
    )
    port map (
      ADR1 => N840,
      ADR5 => u_CORTEXM0DS_u_logic_C7zwx4_J7zwx4_AND_4564_o,
      ADR0 => N839,
      ADR3 => u_CORTEXM0DS_u_logic_Qjuwx4,
      ADR2 => u_CORTEXM0DS_u_logic_Tuvwx4,
      ADR4 => u_CORTEXM0DS_u_logic_E5owx4,
      O => u_CORTEXM0DS_u_logic_Hfxwx4_Ofxwx4_AND_4393_o
    );
  u_CORTEXM0DS_u_logic_Kzf3z4 : X_FF
    generic map(
      LOC => "SLICE_X27Y111",
      INIT => '1'
    )
    port map (
      CE => u_CORTEXM0DS_u_logic_Meyvx4_0,
      CLK => NlwBufferSignal_u_CORTEXM0DS_u_logic_Kzf3z4_CLK,
      I => NlwBufferSignal_u_CORTEXM0DS_u_logic_Kzf3z4_IN,
      O => u_CORTEXM0DS_u_logic_Kzf3z4_27523,
      SET => u_CORTEXM0DS_u_logic_hreset_n_inv,
      RST => GND
    );
  u_CORTEXM0DS_u_logic_B8nwx4_I8nwx4_AND_3224_o_1 : X_LUT6
    generic map(
      LOC => "SLICE_X27Y111",
      INIT => X"FFFCFFEE00300022"
    )
    port map (
      ADR5 => N859,
      ADR0 => N857_0,
      ADR2 => N858_0,
      ADR1 => u_CORTEXM0DS_u_logic_Uqwwx4_Brwwx4_AND_4324_o71,
      ADR3 => u_CORTEXM0DS_u_logic_Uqwwx4_Brwwx4_AND_4324_o101,
      ADR4 => u_CORTEXM0DS_u_logic_Hfxwx4_Ofxwx4_AND_4393_o,
      O => u_CORTEXM0DS_u_logic_B8nwx4_I8nwx4_AND_3224_o1
    );
  u_CORTEXM0DS_u_logic_Psu2z4 : X_FF
    generic map(
      LOC => "SLICE_X27Y112",
      INIT => '1'
    )
    port map (
      CE => u_CORTEXM0DS_u_logic_Vfyvx4,
      CLK => NlwBufferSignal_u_CORTEXM0DS_u_logic_Psu2z4_CLK,
      I => u_CORTEXM0DS_u_logic_Z4qvx4,
      O => u_CORTEXM0DS_u_logic_Psu2z4_26885,
      SET => u_CORTEXM0DS_u_logic_hreset_n_inv,
      RST => GND
    );
  u_CORTEXM0DS_u_logic_Z4qvx41 : X_LUT6
    generic map(
      LOC => "SLICE_X27Y112",
      INIT => X"FFFFF3FFFFFFFBFF"
    )
    port map (
      ADR2 => u_CORTEXM0DS_u_logic_Bpzvx4,
      ADR5 => u_CORTEXM0DS_u_logic_Omcwx4_Vmcwx4_AND_2244_o,
      ADR3 => u_CORTEXM0DS_u_logic_Bsawx4_Isawx4_AND_2022_o31,
      ADR0 => u_CORTEXM0DS_u_logic_Pri3z4_8_0,
      ADR1 => u_CORTEXM0DS_u_logic_O4nwx4_V4nwx4_AND_3218_o3_27274,
      ADR4 => u_CORTEXM0DS_u_logic_B8nwx4_I8nwx4_AND_3224_o_26351,
      O => u_CORTEXM0DS_u_logic_Z4qvx4
    );
  u_CORTEXM0DS_u_logic_B8nwx4_I8nwx4_AND_3224_o : X_LUT6
    generic map(
      LOC => "SLICE_X27Y112",
      INIT => X"AAAAAAAAB8BBB888"
    )
    port map (
      ADR0 => N859,
      ADR4 => N857_0,
      ADR2 => N858_0,
      ADR5 => u_CORTEXM0DS_u_logic_Uqwwx4_Brwwx4_AND_4324_o101,
      ADR3 => u_CORTEXM0DS_u_logic_Hfxwx4_Ofxwx4_AND_4393_o,
      ADR1 => u_CORTEXM0DS_u_logic_Uqwwx4_Brwwx4_AND_4324_o7_26020,
      O => u_CORTEXM0DS_u_logic_B8nwx4_I8nwx4_AND_3224_o_26351
    );
  u_CORTEXM0DS_u_logic_Uqwwx4_Brwwx4_AND_4324_o7 : X_LUT6
    generic map(
      LOC => "SLICE_X27Y112",
      INIT => X"D8D8CCD8D8D8D8D8"
    )
    port map (
      ADR3 => u_CORTEXM0DS_u_logic_C7zwx4_J7zwx4_AND_4564_o,
      ADR5 => u_CORTEXM0DS_u_logic_Qjuwx4,
      ADR1 => N927,
      ADR2 => N926,
      ADR0 => u_CORTEXM0DS_u_logic_Tuvwx4,
      ADR4 => u_CORTEXM0DS_u_logic_E5owx4,
      O => u_CORTEXM0DS_u_logic_Uqwwx4_Brwwx4_AND_4324_o7_26020
    );
  u_CORTEXM0DS_u_logic_Lqr2z4 : X_FF
    generic map(
      LOC => "SLICE_X27Y113",
      INIT => '1'
    )
    port map (
      CE => u_CORTEXM0DS_u_logic_Afyvx4,
      CLK => NlwBufferSignal_u_CORTEXM0DS_u_logic_Lqr2z4_CLK,
      I => NlwBufferSignal_u_CORTEXM0DS_u_logic_Lqr2z4_IN,
      O => u_CORTEXM0DS_u_logic_Lqr2z4_27504,
      SET => u_CORTEXM0DS_u_logic_hreset_n_inv,
      RST => GND
    );
  u_CORTEXM0DS_u_logic_S4qvx41 : X_LUT6
    generic map(
      LOC => "SLICE_X27Y117",
      INIT => X"00002A3F2A3F2A3F"
    )
    port map (
      ADR0 => u_CORTEXM0DS_u_logic_Qi62z4_Xi62z4_AND_5937_o,
      ADR2 => u_CORTEXM0DS_u_logic_Mrsvx4,
      ADR1 => u_CORTEXM0DS_u_logic_n16534_5_0,
      ADR3 => u_CORTEXM0DS_u_logic_Gzvvx4,
      ADR4 => u_CORTEXM0DS_u_logic_K1wvx4,
      ADR5 => u_CORTEXM0DS_u_logic_Pri3z4_8_0,
      O => u_CORTEXM0DS_u_logic_S4qvx4
    );
  u_CORTEXM0DS_u_logic_K1wvx44 : X_LUT6
    generic map(
      LOC => "SLICE_X27Y117",
      INIT => X"3333223333332333"
    )
    port map (
      ADR3 => u_CORTEXM0DS_u_logic_Emi2z4_25932,
      ADR4 => u_CORTEXM0DS_u_logic_K1wvx41_28947,
      ADR0 => u_CORTEXM0DS_u_logic_K1wvx43_28208,
      ADR5 => u_CORTEXM0DS_u_logic_Duc2z4,
      ADR2 => u_CORTEXM0DS_u_logic_I0d2z4_0,
      ADR1 => u_CORTEXM0DS_u_logic_Mrsvx4,
      O => u_CORTEXM0DS_u_logic_K1wvx4
    );
  u_CORTEXM0DS_u_logic_Xxovx41 : X_LUT6
    generic map(
      LOC => "SLICE_X27Y117",
      INIT => X"004C005F4C4C5F5F"
    )
    port map (
      ADR1 => u_CORTEXM0DS_u_logic_Mtbwx4_Ttbwx4_AND_2138_o,
      ADR0 => u_CORTEXM0DS_u_logic_Mrsvx4,
      ADR2 => u_CORTEXM0DS_u_logic_n16534_7_0,
      ADR4 => u_CORTEXM0DS_u_logic_Gzvvx4,
      ADR3 => u_CORTEXM0DS_u_logic_K1wvx4,
      ADR5 => u_CORTEXM0DS_u_logic_Pri3z4_10_0,
      O => u_CORTEXM0DS_u_logic_Xxovx4
    );
  u_CORTEXM0DS_u_logic_G1s2z4 : X_FF
    generic map(
      LOC => "SLICE_X27Y117",
      INIT => '1'
    )
    port map (
      CE => VCC,
      CLK => NlwBufferSignal_u_CORTEXM0DS_u_logic_G1s2z4_CLK,
      I => u_CORTEXM0DS_u_logic_Dmivx4_16981,
      O => u_CORTEXM0DS_u_logic_G1s2z4_27021,
      SET => u_CORTEXM0DS_u_logic_hreset_n_inv,
      RST => GND
    );
  u_CORTEXM0DS_u_logic_Dmivx4 : X_LUT6
    generic map(
      LOC => "SLICE_X27Y117",
      INIT => X"FF33FFF3CC00FCF0"
    )
    port map (
      ADR0 => '1',
      ADR4 => u_CORTEXM0DS_u_logic_Xxovx4,
      ADR2 => u_CORTEXM0DS_u_logic_H3wvx4_26318,
      ADR5 => u_CORTEXM0DS_u_logic_G1s2z4_27021,
      ADR1 => u_CORTEXM0DS_u_logic_Df3wx4,
      ADR3 => N132,
      O => u_CORTEXM0DS_u_logic_Dmivx4_16981
    );
  u_CORTEXM0DS_u_logic_Oytvx44 : X_LUT6
    generic map(
      LOC => "SLICE_X28Y94",
      INIT => X"0000000000000101"
    )
    port map (
      ADR3 => '1',
      ADR1 => u_CORTEXM0DS_u_logic_Ara3z4_26622,
      ADR0 => u_CORTEXM0DS_u_logic_Xeo2z4_26623,
      ADR2 => u_CORTEXM0DS_u_logic_W0b3z4_26624,
      ADR4 => u_CORTEXM0DS_u_logic_M2b3z4_26625,
      ADR5 => u_CORTEXM0DS_u_logic_Uei3z4_26626,
      O => u_CORTEXM0DS_u_logic_Oytvx44_26621
    );
  u_CORTEXM0DS_u_logic_Rbmvx421 : X_LUT6
    generic map(
      LOC => "SLICE_X28Y94",
      INIT => X"8000000000000000"
    )
    port map (
      ADR0 => u_CORTEXM0DS_u_logic_F2o2z4_26619,
      ADR5 => u_CORTEXM0DS_u_logic_Tna3z4_26620,
      ADR3 => u_CORTEXM0DS_u_logic_Oytvx41_26595,
      ADR4 => u_CORTEXM0DS_u_logic_Oytvx42_26601,
      ADR1 => u_CORTEXM0DS_u_logic_Oytvx43_26608,
      ADR2 => u_CORTEXM0DS_u_logic_Oytvx44_26621,
      O => u_CORTEXM0DS_u_logic_Rbmvx42
    );
  u_CORTEXM0DS_u_logic_Pguvx41 : X_LUT6
    generic map(
      LOC => "SLICE_X28Y95",
      INIT => X"0002000000000000"
    )
    port map (
      ADR3 => u_CORTEXM0DS_u_logic_Tdp2z4_25946,
      ADR1 => u_CORTEXM0DS_u_logic_Uaj2z4_25947,
      ADR5 => u_CORTEXM0DS_u_logic_G0w2z4_25948,
      ADR4 => u_CORTEXM0DS_u_logic_Trq2z4_25949,
      ADR2 => u_CORTEXM0DS_u_logic_Cam2z4_25950,
      ADR0 => u_CORTEXM0DS_u_logic_R1w2z4_25951,
      O => u_CORTEXM0DS_u_logic_Pguvx4
    );
  u_CORTEXM0DS_u_logic_Gza3z4 : X_FF
    generic map(
      LOC => "SLICE_X28Y95",
      INIT => '1'
    )
    port map (
      CE => VCC,
      CLK => NlwBufferSignal_u_CORTEXM0DS_u_logic_Gza3z4_CLK,
      I => u_CORTEXM0DS_u_logic_Csmvx4,
      O => u_CORTEXM0DS_u_logic_Gza3z4_26607,
      SET => u_CORTEXM0DS_u_logic_hreset_n_inv,
      RST => GND
    );
  u_CORTEXM0DS_u_logic_Csmvx41 : X_LUT6
    generic map(
      LOC => "SLICE_X28Y95",
      INIT => X"AE0CFFFFAE0CAE0C"
    )
    port map (
      ADR3 => u_CORTEXM0DS_u_logic_Iwh2z4_4_0,
      ADR0 => u_CORTEXM0DS_u_logic_X7tvx4,
      ADR4 => u_CORTEXM0DS_u_logic_F2hvx4_Txtvx4_OR_101_o,
      ADR5 => u_CORTEXM0DS_u_logic_Gza3z4_26607,
      ADR2 => u_CORTEXM0DS_u_logic_Aytvx4_Mxtvx4_OR_98_o,
      ADR1 => u_CORTEXM0DS_u_logic_Taa3z4_27462,
      O => u_CORTEXM0DS_u_logic_Csmvx4
    );
  u_CORTEXM0DS_u_logic_Bk13z4 : X_FF
    generic map(
      LOC => "SLICE_X27Y131",
      INIT => '1'
    )
    port map (
      CE => u_CORTEXM0DS_u_logic_Feyvx4_0,
      CLK => NlwBufferSignal_u_CORTEXM0DS_u_logic_Bk13z4_CLK,
      I => NlwBufferSignal_u_CORTEXM0DS_u_logic_Bk13z4_IN,
      O => u_CORTEXM0DS_u_logic_Bk13z4_26852,
      SET => u_CORTEXM0DS_u_logic_hreset_n_inv,
      RST => GND
    );
  u_CORTEXM0DS_u_logic_Wgb2z4_Cdb2z4_AND_6610_o1 : X_LUT6
    generic map(
      LOC => "SLICE_X28Y93",
      INIT => X"0001000000000000"
    )
    port map (
      ADR1 => u_CORTEXM0DS_u_logic_Tdp2z4_25946,
      ADR2 => u_CORTEXM0DS_u_logic_Uaj2z4_25947,
      ADR3 => u_CORTEXM0DS_u_logic_G0w2z4_25948,
      ADR4 => u_CORTEXM0DS_u_logic_Trq2z4_25949,
      ADR5 => u_CORTEXM0DS_u_logic_Cam2z4_25950,
      ADR0 => u_CORTEXM0DS_u_logic_R1w2z4_25951,
      O => u_CORTEXM0DS_u_logic_Wgb2z4_Cdb2z4_AND_6610_o
    );
  u_CORTEXM0DS_u_logic_Tdp2z4 : X_FF
    generic map(
      LOC => "SLICE_X28Y93",
      INIT => '0'
    )
    port map (
      CE => VCC,
      CLK => NlwBufferSignal_u_CORTEXM0DS_u_logic_Tdp2z4_CLK,
      I => u_CORTEXM0DS_u_logic_Wamvx4,
      O => u_CORTEXM0DS_u_logic_Tdp2z4_25946,
      RST => u_CORTEXM0DS_u_logic_hreset_n_inv,
      SET => GND
    );
  u_CORTEXM0DS_u_logic_Wamvx41 : X_LUT6
    generic map(
      LOC => "SLICE_X28Y93",
      INIT => X"FCFCF0F0FEFFF2F3"
    )
    port map (
      ADR5 => u_CORTEXM0DS_u_logic_Hq1wx4,
      ADR1 => u_CORTEXM0DS_u_logic_Tbuvx4,
      ADR2 => N418,
      ADR4 => u_CORTEXM0DS_u_logic_Tdp2z4_25946,
      ADR3 => u_CORTEXM0DS_u_logic_Vcuvx43_26323,
      ADR0 => u_CORTEXM0DS_u_logic_B8nwx4_I8nwx4_AND_3224_o_26351,
      O => u_CORTEXM0DS_u_logic_Wamvx4
    );
  u_CORTEXM0DS_u_logic_SF28421 : X_LUT6
    generic map(
      LOC => "SLICE_X28Y93",
      INIT => X"055505550FFF0FFF"
    )
    port map (
      ADR4 => '1',
      ADR1 => '1',
      ADR2 => u_CORTEXM0DS_u_logic_Vfd3z4_26442,
      ADR5 => u_CORTEXM0DS_u_logic_Kkb3z4_26860,
      ADR0 => u_CORTEXM0DS_u_logic_Wgb2z4_Cdb2z4_AND_6610_o,
      ADR3 => u_CORTEXM0DS_u_logic_Gua2z4,
      O => u_CORTEXM0DS_u_logic_SF2842
    );
  u_CORTEXM0DS_u_logic_U8b2z4_B9b2z4_AND_6575_o17 : X_LUT6
    generic map(
      LOC => "SLICE_X28Y93",
      INIT => X"1133000055FF0000"
    )
    port map (
      ADR2 => '1',
      ADR1 => u_CORTEXM0DS_u_logic_Tib3z4_27184,
      ADR3 => u_CORTEXM0DS_u_logic_Vgs2z4_27185,
      ADR5 => u_CORTEXM0DS_u_logic_Kwa2z4,
      ADR0 => u_CORTEXM0DS_u_logic_Qsa2z4,
      ADR4 => u_CORTEXM0DS_u_logic_SF2842,
      O => u_CORTEXM0DS_u_logic_U8b2z4_B9b2z4_AND_6575_o18_27194
    );
  u_CORTEXM0DS_u_logic_Crtwx4_Jrtwx4_AND_3968_o_u_CORTEXM0DS_u_logic_Crtwx4_Jrtwx4_AND_3968_o_CMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => N472,
      O => N472_0
    );
  u_CORTEXM0DS_u_logic_U0vvx4_SW2 : X_MUX2
    generic map(
      LOC => "SLICE_X28Y97"
    )
    port map (
      IA => N1212,
      IB => N1213,
      O => N472,
      SEL => u_CORTEXM0DS_u_logic_Q5nwx4_X5nwx4_AND_3221_o_26349
    );
  u_CORTEXM0DS_u_logic_U0vvx4_SW2_F : X_LUT6
    generic map(
      LOC => "SLICE_X28Y97",
      INIT => X"FCFDCCCDF0F50005"
    )
    port map (
      ADR2 => u_CORTEXM0DS_u_logic_Tbuvx4,
      ADR0 => u_CORTEXM0DS_u_logic_Crtwx4_Jrtwx4_AND_3968_o_26079,
      ADR3 => u_CORTEXM0DS_u_logic_Hq1wx4,
      ADR5 => u_CORTEXM0DS_u_logic_Gtp2z4_26942,
      ADR1 => u_CORTEXM0DS_u_logic_O1rvx4,
      ADR4 => u_CORTEXM0DS_u_logic_Cam2z4_25950,
      O => N1212
    );
  u_CORTEXM0DS_u_logic_U0vvx4_SW2_G : X_LUT6
    generic map(
      LOC => "SLICE_X28Y97",
      INIT => X"C0C0EAC0EAEAEAEA"
    )
    port map (
      ADR0 => u_CORTEXM0DS_u_logic_Cam2z4_25950,
      ADR5 => u_ahb_bridge_u_state_machine_HREADY_0,
      ADR3 => u_CORTEXM0DS_u_logic_Mtqvx43_26057,
      ADR4 => u_CORTEXM0DS_u_logic_Mwb2z4_Q5gvx4_AND_6653_o,
      ADR1 => u_CORTEXM0DS_u_logic_Gtp2z4_26942,
      ADR2 => u_CORTEXM0DS_u_logic_O1rvx4,
      O => N1213
    );
  u_CORTEXM0DS_u_logic_Crtwx4_Jrtwx4_AND_3968_o : X_LUT6
    generic map(
      LOC => "SLICE_X28Y97",
      INIT => X"008800CC00C000CC"
    )
    port map (
      ADR1 => u_CORTEXM0DS_u_logic_Ecowx4,
      ADR3 => N164,
      ADR2 => u_CORTEXM0DS_u_logic_Zaxwx4,
      ADR5 => u_CORTEXM0DS_u_logic_Oldwx4,
      ADR0 => u_CORTEXM0DS_u_logic_Zhxwx4_Gixwx4_AND_4403_o_26587,
      ADR4 => u_CORTEXM0DS_u_logic_L5owx4,
      O => u_CORTEXM0DS_u_logic_Crtwx4_Jrtwx4_AND_3968_o_26079
    );
  u_CORTEXM0DS_u_logic_Crtwx4_Jrtwx4_AND_3968_o_SW0 : X_LUT6
    generic map(
      LOC => "SLICE_X28Y97",
      INIT => X"FFF8F8F8FF888888"
    )
    port map (
      ADR4 => u_CORTEXM0DS_u_logic_B7owx4,
      ADR3 => ahbmi_hrdata_11_IBUF_0,
      ADR5 => u_CORTEXM0DS_u_logic_I7owx4,
      ADR2 => u_CORTEXM0DS_u_logic_Jpa3z4_26557,
      ADR0 => u_CORTEXM0DS_u_logic_G6owx4,
      ADR1 => u_CORTEXM0DS_u_logic_L8m2z4_26558,
      O => N164
    );
  u_CORTEXM0DS_u_logic_Wzpvx42 : X_LUT6
    generic map(
      LOC => "SLICE_X27Y126",
      INIT => X"ECECEEEEA000AA00"
    )
    port map (
      ADR4 => u_CORTEXM0DS_u_logic_W6iwx4,
      ADR3 => u_CORTEXM0DS_u_logic_Uenwx4_V7rwx4_AND_3647_o,
      ADR1 => u_CORTEXM0DS_u_logic_Qfzvx441,
      ADR0 => u_CORTEXM0DS_u_logic_Wzpvx41_0,
      ADR5 => u_CORTEXM0DS_u_logic_Xawwx4_Ebwwx4_AND_4265_o,
      ADR2 => u_CORTEXM0DS_u_logic_Vovwx4_Cpvwx4_AND_4203_o,
      O => u_CORTEXM0DS_u_logic_Wzpvx42_27032
    );
  u_CORTEXM0DS_u_logic_Rht2z4 : X_FF
    generic map(
      LOC => "SLICE_X27Y126",
      INIT => '1'
    )
    port map (
      CE => u_CORTEXM0DS_u_logic_Hfyvx4,
      CLK => NlwBufferSignal_u_CORTEXM0DS_u_logic_Rht2z4_CLK,
      I => u_CORTEXM0DS_u_logic_C3qvx4,
      O => u_CORTEXM0DS_u_logic_Rht2z4_27511,
      SET => u_CORTEXM0DS_u_logic_hreset_n_inv,
      RST => GND
    );
  u_CORTEXM0DS_u_logic_C3qvx41 : X_LUT6
    generic map(
      LOC => "SLICE_X27Y126",
      INIT => X"FFFFF0FFFFFFF7FF"
    )
    port map (
      ADR2 => u_CORTEXM0DS_u_logic_Bpzvx4,
      ADR1 => u_CORTEXM0DS_u_logic_Kgnwx4_Lcvwx4_AND_4161_o,
      ADR3 => u_CORTEXM0DS_u_logic_K5zvx46,
      ADR0 => u_CORTEXM0DS_u_logic_Wzpvx43_27037,
      ADR5 => u_CORTEXM0DS_u_logic_Wzpvx42_27032,
      ADR4 => u_CORTEXM0DS_u_logic_Q8rwx4_X8rwx4_AND_3649_o_26339,
      O => u_CORTEXM0DS_u_logic_C3qvx4
    );
  u_CORTEXM0DS_u_logic_Tj0wx4 : X_LUT6
    generic map(
      LOC => "SLICE_X27Y126",
      INIT => X"AAFF000088CC0000"
    )
    port map (
      ADR2 => '1',
      ADR3 => u_CORTEXM0DS_u_logic_W6iwx4,
      ADR1 => u_CORTEXM0DS_u_logic_Uenwx4_Lcvwx4_AND_4235_o,
      ADR4 => N8,
      ADR0 => u_CORTEXM0DS_u_logic_Xawwx4_Ebwwx4_AND_4265_o,
      ADR5 => u_CORTEXM0DS_u_logic_Vovwx4_Cpvwx4_AND_4203_o,
      O => u_CORTEXM0DS_u_logic_Tj0wx4_28703
    );
  u_CORTEXM0DS_u_logic_Vovwx4_Cpvwx4_AND_4203_o6 : X_LUT6
    generic map(
      LOC => "SLICE_X27Y126",
      INIT => X"CEC4CFC0CEC4CCCC"
    )
    port map (
      ADR0 => u_CORTEXM0DS_u_logic_S4pwx4,
      ADR3 => N1109,
      ADR1 => N1108_0,
      ADR5 => u_CORTEXM0DS_u_logic_Kkrvx45_27841,
      ADR2 => u_CORTEXM0DS_u_logic_Tuvwx4,
      ADR4 => u_CORTEXM0DS_u_logic_E5owx4,
      O => u_CORTEXM0DS_u_logic_Vovwx4_Cpvwx4_AND_4203_o
    );
  u_CORTEXM0DS_u_logic_Jruvx41 : X_LUT6
    generic map(
      LOC => "SLICE_X28Y92",
      INIT => X"0000002000000000"
    )
    port map (
      ADR0 => u_CORTEXM0DS_u_logic_Uaj2z4_25947,
      ADR2 => u_CORTEXM0DS_u_logic_G0w2z4_25948,
      ADR3 => u_CORTEXM0DS_u_logic_R1w2z4_25951,
      ADR5 => u_CORTEXM0DS_u_logic_Trq2z4_25949,
      ADR4 => u_CORTEXM0DS_u_logic_Cam2z4_25950,
      ADR1 => u_CORTEXM0DS_u_logic_Tdp2z4_25946,
      O => u_CORTEXM0DS_u_logic_Jruvx4
    );
  u_CORTEXM0DS_u_logic_U8b2z4_B9b2z4_AND_6575_o16_SW0 : X_LUT6
    generic map(
      LOC => "SLICE_X28Y92",
      INIT => X"FAFAFAFAAAAAAAAA"
    )
    port map (
      ADR3 => '1',
      ADR1 => '1',
      ADR4 => '1',
      ADR5 => u_CORTEXM0DS_u_logic_Vgs2z4_27185,
      ADR0 => u_CORTEXM0DS_u_logic_Kwa2z4,
      ADR2 => u_CORTEXM0DS_u_logic_Qsa2z4,
      O => N874
    );
  u_CORTEXM0DS_u_logic_U8b2z4_B9b2z4_AND_6575_o19 : X_LUT6
    generic map(
      LOC => "SLICE_X28Y92",
      INIT => X"CC040404CC000000"
    )
    port map (
      ADR2 => u_CORTEXM0DS_u_logic_P2a3z4_26217,
      ADR0 => u_CORTEXM0DS_u_logic_Jruvx4,
      ADR1 => u_CORTEXM0DS_u_logic_SF2841,
      ADR4 => u_CORTEXM0DS_u_logic_U8b2z4_B9b2z4_AND_6575_o19_27193,
      ADR3 => u_CORTEXM0DS_u_logic_U8b2z4_B9b2z4_AND_6575_o18_27194,
      ADR5 => u_CORTEXM0DS_u_logic_U8b2z4_B9b2z4_AND_6575_o17_29610,
      O => u_CORTEXM0DS_u_logic_U8b2z4_B9b2z4_AND_6575_o20_27192
    );
  u_CORTEXM0DS_u_logic_U8b2z4_B9b2z4_AND_6575_o16 : X_LUT6
    generic map(
      LOC => "SLICE_X28Y92",
      INIT => X"030F33FF01051155"
    )
    port map (
      ADR1 => u_CORTEXM0DS_u_logic_Vfd3z4_26442,
      ADR2 => u_CORTEXM0DS_u_logic_Kkb3z4_26860,
      ADR4 => u_CORTEXM0DS_u_logic_Wgb2z4_Cdb2z4_AND_6610_o,
      ADR3 => u_CORTEXM0DS_u_logic_Gua2z4,
      ADR5 => u_CORTEXM0DS_u_logic_U8b2z4_B9b2z4_AND_6575_o16_27191,
      ADR0 => N874,
      O => u_CORTEXM0DS_u_logic_U8b2z4_B9b2z4_AND_6575_o17_29610
    );
  u_CORTEXM0DS_u_logic_V223z4 : X_FF
    generic map(
      LOC => "SLICE_X27Y133",
      INIT => '1'
    )
    port map (
      CE => u_CORTEXM0DS_u_logic_Feyvx4_0,
      CLK => NlwBufferSignal_u_CORTEXM0DS_u_logic_V223z4_CLK,
      I => NlwBufferSignal_u_CORTEXM0DS_u_logic_V223z4_IN,
      O => u_CORTEXM0DS_u_logic_V223z4_26594,
      SET => u_CORTEXM0DS_u_logic_hreset_n_inv,
      RST => GND
    );
  N1395_N1395_BMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => u_CORTEXM0DS_u_logic_Z4wwx4_H3owx4_AND_4240_o_pack_2,
      O => u_CORTEXM0DS_u_logic_Z4wwx4_H3owx4_AND_4240_o
    );
  u_CORTEXM0DS_u_logic_S0twx4_Z0twx4_AND_3870_o2_SW0 : X_LUT6
    generic map(
      LOC => "SLICE_X28Y96",
      INIT => X"FF11FF33FF55FFFF"
    )
    port map (
      ADR2 => '1',
      ADR1 => u_CORTEXM0DS_u_logic_Japwx4,
      ADR4 => u_CORTEXM0DS_u_logic_H6tvx4,
      ADR0 => u_CORTEXM0DS_u_logic_Kxe3z4_27809,
      ADR5 => u_CORTEXM0DS_u_logic_Aze3z4_26597,
      ADR3 => u_CORTEXM0DS_u_logic_K1owx4_R1owx4_AND_3319_o4,
      O => N1395
    );
  u_CORTEXM0DS_u_logic_S0twx4_Z0twx4_AND_3870_o2 : X_LUT6
    generic map(
      LOC => "SLICE_X28Y96",
      INIT => X"150000003F000000"
    )
    port map (
      ADR4 => u_CORTEXM0DS_u_logic_Ecowx4,
      ADR2 => u_CORTEXM0DS_u_logic_Vve3z4_26534,
      ADR1 => u_CORTEXM0DS_u_logic_F9owx4,
      ADR0 => u_CORTEXM0DS_u_logic_Y9l2z4_26535,
      ADR5 => u_CORTEXM0DS_u_logic_M9owx4,
      ADR3 => N1395,
      O => u_CORTEXM0DS_u_logic_S0twx4_Z0twx4_AND_3870_o2_28944
    );
  u_CORTEXM0DS_u_logic_Ecowx41 : X_LUT6
    generic map(
      LOC => "SLICE_X28Y96",
      INIT => X"FF5FFF0FFF5FFF0F"
    )
    port map (
      ADR1 => '1',
      ADR2 => u_CORTEXM0DS_u_logic_Wai2z4_25867,
      ADR0 => u_CORTEXM0DS_u_logic_O5t2z4_25820,
      ADR4 => u_CORTEXM0DS_u_logic_Lstwx42_25870,
      ADR3 => u_CORTEXM0DS_u_logic_X3pwx4,
      ADR5 => '1',
      O => u_CORTEXM0DS_u_logic_Ecowx4
    );
  u_CORTEXM0DS_u_logic_Z4wwx4_H3owx4_AND_4240_o1 : X_LUT5
    generic map(
      LOC => "SLICE_X28Y96",
      INIT => X"8080C0C0"
    )
    port map (
      ADR1 => u_CORTEXM0DS_u_logic_Z4wwx4,
      ADR2 => u_CORTEXM0DS_u_logic_Wai2z4_25867,
      ADR0 => u_CORTEXM0DS_u_logic_O5t2z4_25820,
      ADR4 => u_CORTEXM0DS_u_logic_Lstwx42_25870,
      ADR3 => '1',
      O => u_CORTEXM0DS_u_logic_Z4wwx4_H3owx4_AND_4240_o_pack_2
    );
  u_CORTEXM0DS_u_logic_Swpwx4_Zwpwx4_AND_3507_o2 : X_LUT6
    generic map(
      LOC => "SLICE_X28Y96",
      INIT => X"00100030005000F0"
    )
    port map (
      ADR5 => u_CORTEXM0DS_u_logic_G6owx4,
      ADR1 => u_CORTEXM0DS_u_logic_Xyn2z4_27939,
      ADR2 => u_CORTEXM0DS_u_logic_Ecowx4,
      ADR4 => u_CORTEXM0DS_u_logic_I7owx4,
      ADR0 => u_CORTEXM0DS_u_logic_O0o2z4_26610,
      ADR3 => u_CORTEXM0DS_u_logic_Z4wwx4_H3owx4_AND_4240_o,
      O => u_CORTEXM0DS_u_logic_Swpwx4_Zwpwx4_AND_3507_o2_28029
    );
  u_CORTEXM0DS_u_logic_Ji43z4 : X_FF
    generic map(
      LOC => "SLICE_X27Y124",
      INIT => '1'
    )
    port map (
      CE => u_CORTEXM0DS_u_logic_Rdyvx4_0,
      CLK => NlwBufferSignal_u_CORTEXM0DS_u_logic_Ji43z4_CLK,
      I => NlwBufferSignal_u_CORTEXM0DS_u_logic_Ji43z4_IN,
      O => u_CORTEXM0DS_u_logic_Ji43z4_27050,
      SET => u_CORTEXM0DS_u_logic_hreset_n_inv,
      RST => GND
    );
  u_CORTEXM0DS_u_logic_J0l2z4_u_CORTEXM0DS_u_logic_J0l2z4_CMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => N399,
      O => N399_0
    );
  u_CORTEXM0DS_u_logic_O3ivx4_SW0 : X_LUT6
    generic map(
      LOC => "SLICE_X27Y125",
      INIT => X"C0000000C8888888"
    )
    port map (
      ADR1 => u_CORTEXM0DS_u_logic_O5t2z4_25820,
      ADR3 => u_CORTEXM0DS_u_logic_Aok2z4_25881,
      ADR2 => u_CORTEXM0DS_u_logic_Gci2z4_27646,
      ADR4 => u_CORTEXM0DS_u_logic_Ffj2z4_25823,
      ADR0 => u_CORTEXM0DS_u_logic_J0l2z4_27647,
      ADR5 => u_CORTEXM0DS_u_logic_Ark2z4_25827,
      O => N138
    );
  u_CORTEXM0DS_u_logic_Wthvx4_SW0_SW0 : X_LUT6
    generic map(
      LOC => "SLICE_X27Y125",
      INIT => X"F0F0FCFCF0F0FCFC"
    )
    port map (
      ADR0 => '1',
      ADR3 => '1',
      ADR1 => u_ahb_bridge_u_state_machine_HREADY_0,
      ADR4 => u_CORTEXM0DS_u_logic_D9c2z4_K9c2z4_AND_6705_o,
      ADR2 => u_CORTEXM0DS_u_logic_J0l2z4_27647,
      ADR5 => '1',
      O => N396
    );
  u_CORTEXM0DS_u_logic_Hihvx4_SW0_SW0 : X_LUT5
    generic map(
      LOC => "SLICE_X27Y125",
      INIT => X"FF00FFCC"
    )
    port map (
      ADR0 => '1',
      ADR3 => u_CORTEXM0DS_u_logic_Lrx2z4_28166,
      ADR1 => u_ahb_bridge_u_state_machine_HREADY_0,
      ADR4 => u_CORTEXM0DS_u_logic_D9c2z4_K9c2z4_AND_6705_o,
      ADR2 => '1',
      O => N399
    );
  u_CORTEXM0DS_u_logic_R5zvx4_SW3 : X_LUT6
    generic map(
      LOC => "SLICE_X27Y125",
      INIT => X"AFFFACCCAFAFACAC"
    )
    port map (
      ADR4 => u_CORTEXM0DS_u_logic_J0l2z4_27647,
      ADR3 => u_CORTEXM0DS_u_logic_Kvfwx4_W8c2z4_AND_6701_o,
      ADR2 => u_CORTEXM0DS_u_logic_Keqvx4_Ync2z4_AND_6755_o,
      ADR1 => u_CORTEXM0DS_u_logic_G6pvx4,
      ADR5 => u_CORTEXM0DS_u_logic_Pri3z4_32_0,
      ADR0 => N397,
      O => N833
    );
  u_CORTEXM0DS_u_logic_J0l2z4 : X_FF
    generic map(
      LOC => "SLICE_X27Y125",
      INIT => '1'
    )
    port map (
      CE => VCC,
      CLK => NlwBufferSignal_u_CORTEXM0DS_u_logic_J0l2z4_CLK,
      I => u_CORTEXM0DS_u_logic_Wthvx4_17150,
      O => u_CORTEXM0DS_u_logic_J0l2z4_27647,
      SET => u_CORTEXM0DS_u_logic_hreset_n_inv,
      RST => GND
    );
  u_CORTEXM0DS_u_logic_Wthvx4 : X_LUT6
    generic map(
      LOC => "SLICE_X27Y125",
      INIT => X"FFAFFFEF00A00020"
    )
    port map (
      ADR1 => u_CORTEXM0DS_u_logic_W6iwx4,
      ADR2 => N36,
      ADR0 => N834,
      ADR5 => N833,
      ADR4 => u_CORTEXM0DS_u_logic_Hfxwx4_Ofxwx4_AND_4393_o,
      ADR3 => u_CORTEXM0DS_u_logic_Q8rwx4_X8rwx4_AND_3649_o_26339,
      O => u_CORTEXM0DS_u_logic_Wthvx4_17150
    );
  u_CORTEXM0DS_u_logic_Xr42z4_Es42z4_AND_5708_o1 : X_LUT6
    generic map(
      LOC => "SLICE_X27Y128",
      INIT => X"F5003100F5F53131"
    )
    port map (
      ADR0 => u_CORTEXM0DS_u_logic_C183z4_27314,
      ADR1 => u_CORTEXM0DS_u_logic_B943z4_27315,
      ADR5 => u_CORTEXM0DS_u_logic_Jq13z4_27145,
      ADR3 => u_CORTEXM0DS_u_logic_Sk52z4_Gl52z4_OR_1165_o,
      ADR2 => u_CORTEXM0DS_u_logic_Op52z4_Zk52z4_OR_1169_o,
      ADR4 => u_CORTEXM0DS_u_logic_Sk52z4_Vb52z4_OR_1167_o,
      O => u_CORTEXM0DS_u_logic_Xr42z4_Es42z4_AND_5708_o1_29608
    );
  u_CORTEXM0DS_u_logic_Mmux_Rih2z411 : X_LUT6
    generic map(
      LOC => "SLICE_X27Y128",
      INIT => X"4545BABA45CFBA30"
    )
    port map (
      ADR0 => u_CORTEXM0DS_u_logic_C3z2z4_26806,
      ADR5 => u_CORTEXM0DS_u_logic_H1cwx4,
      ADR3 => u_CORTEXM0DS_u_logic_Y29wx4,
      ADR2 => u_CORTEXM0DS_u_logic_W19wx4,
      ADR4 => u_CORTEXM0DS_u_logic_Wzawx4,
      ADR1 => u_CORTEXM0DS_u_logic_Xr42z4_Es42z4_AND_5708_o,
      O => u_CORTEXM0DS_u_logic_Rih2z4
    );
  u_CORTEXM0DS_u_logic_Xr42z4_Es42z4_AND_5708_o10_SW0 : X_LUT6
    generic map(
      LOC => "SLICE_X27Y128",
      INIT => X"00301010FFFFFFFF"
    )
    port map (
      ADR1 => u_CORTEXM0DS_u_logic_Xr42z4_Es42z4_AND_5708_o3_27319,
      ADR2 => u_CORTEXM0DS_u_logic_SF1101,
      ADR4 => u_CORTEXM0DS_u_logic_Svk2z4_25841,
      ADR0 => u_CORTEXM0DS_u_logic_Xr42z4_Es42z4_AND_5708_o4_27322,
      ADR3 => u_CORTEXM0DS_u_logic_Xr42z4_Es42z4_AND_5708_o5_27325,
      ADR5 => u_CORTEXM0DS_u_logic_Xr42z4_Es42z4_AND_5708_o2_27316,
      O => N1072
    );
  u_CORTEXM0DS_u_logic_Jq13z4 : X_FF
    generic map(
      LOC => "SLICE_X27Y128",
      INIT => '1'
    )
    port map (
      CE => u_CORTEXM0DS_u_logic_Feyvx4_0,
      CLK => NlwBufferSignal_u_CORTEXM0DS_u_logic_Jq13z4_CLK,
      I => NlwBufferSignal_u_CORTEXM0DS_u_logic_Jq13z4_IN,
      O => u_CORTEXM0DS_u_logic_Jq13z4_27145,
      SET => u_CORTEXM0DS_u_logic_hreset_n_inv,
      RST => GND
    );
  u_CORTEXM0DS_u_logic_Xr42z4_Es42z4_AND_5708_o10 : X_LUT6
    generic map(
      LOC => "SLICE_X27Y128",
      INIT => X"00000E000000EE00"
    )
    port map (
      ADR5 => u_CORTEXM0DS_u_logic_Joi3z4_27439,
      ADR2 => u_CORTEXM0DS_u_logic_Y21xx4,
      ADR1 => u_CORTEXM0DS_u_logic_Xr42z4_Es42z4_AND_5708_o8_27331,
      ADR3 => u_CORTEXM0DS_u_logic_Xr42z4_Es42z4_AND_5708_o1_29608,
      ADR0 => u_CORTEXM0DS_u_logic_Xr42z4_Es42z4_AND_5708_o7_27329,
      ADR4 => N1072,
      O => u_CORTEXM0DS_u_logic_Xr42z4_Es42z4_AND_5708_o
    );
  u_CORTEXM0DS_u_logic_N482z4_U482z4_AND_6171_o2_SW0_SW0 : X_LUT6
    generic map(
      LOC => "SLICE_X27Y127",
      INIT => X"FFF0FF00F0F00000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR3 => u_CORTEXM0DS_u_logic_Joi3z4_27439,
      ADR4 => u_CORTEXM0DS_u_logic_Umi3z4_27318,
      ADR5 => u_CORTEXM0DS_u_logic_Ue9wx4,
      ADR2 => u_CORTEXM0DS_u_logic_Bf9wx4,
      O => N1203
    );
  u_CORTEXM0DS_u_logic_N482z4_U482z4_AND_6171_o1 : X_LUT6
    generic map(
      LOC => "SLICE_X27Y127",
      INIT => X"DDDD0D0D00DD000D"
    )
    port map (
      ADR2 => u_CORTEXM0DS_u_logic_Ki53z4_27063,
      ADR0 => u_CORTEXM0DS_u_logic_B943z4_27315,
      ADR3 => u_CORTEXM0DS_u_logic_Jq13z4_27145,
      ADR5 => u_CORTEXM0DS_u_logic_Gsc2z4_Nsc2z4_OR_1316_o,
      ADR1 => u_CORTEXM0DS_u_logic_Gsc2z4_Ptc2z4_OR_1318_o,
      ADR4 => u_CORTEXM0DS_u_logic_Gsc2z4_Lrc2z4_OR_1319_o,
      O => u_CORTEXM0DS_u_logic_N482z4_U482z4_AND_6171_o1_29607
    );
  u_CORTEXM0DS_u_logic_N482z4_U482z4_AND_6171_o5 : X_LUT6
    generic map(
      LOC => "SLICE_X27Y127",
      INIT => X"A000F55522227777"
    )
    port map (
      ADR4 => u_CORTEXM0DS_u_logic_B6j2z4_26896,
      ADR1 => u_CORTEXM0DS_u_logic_Q7j2z4_26245,
      ADR2 => N743,
      ADR0 => u_CORTEXM0DS_u_logic_Duc2z4,
      ADR3 => u_CORTEXM0DS_u_logic_N482z4_U482z4_AND_6171_o3_29605,
      ADR5 => u_CORTEXM0DS_u_logic_Kuc2z4,
      O => u_CORTEXM0DS_u_logic_N482z4_U482z4_AND_6171_o
    );
  u_CORTEXM0DS_u_logic_Ki53z4 : X_FF
    generic map(
      LOC => "SLICE_X27Y127",
      INIT => '1'
    )
    port map (
      CE => u_CORTEXM0DS_u_logic_Kdyvx4,
      CLK => NlwBufferSignal_u_CORTEXM0DS_u_logic_Ki53z4_CLK,
      I => NlwBufferSignal_u_CORTEXM0DS_u_logic_Ki53z4_IN,
      O => u_CORTEXM0DS_u_logic_Ki53z4_27063,
      SET => u_CORTEXM0DS_u_logic_hreset_n_inv,
      RST => GND
    );
  u_CORTEXM0DS_u_logic_N482z4_U482z4_AND_6171_o3 : X_LUT6
    generic map(
      LOC => "SLICE_X27Y127",
      INIT => X"0C0C0404000C0004"
    )
    port map (
      ADR0 => u_CORTEXM0DS_u_logic_Sz23z4_27320,
      ADR3 => u_CORTEXM0DS_u_logic_Fli3z4_27330,
      ADR5 => u_CORTEXM0DS_u_logic_Erc2z4_Tja2z4_OR_1314_o,
      ADR4 => u_CORTEXM0DS_u_logic_Gsc2z4_Erc2z4_OR_1317_o,
      ADR2 => N1203,
      ADR1 => u_CORTEXM0DS_u_logic_N482z4_U482z4_AND_6171_o1_29607,
      O => u_CORTEXM0DS_u_logic_N482z4_U482z4_AND_6171_o3_29605
    );
  u_CORTEXM0DS_u_logic_Iua3z4 : X_FF
    generic map(
      LOC => "SLICE_X28Y98",
      INIT => '1'
    )
    port map (
      CE => VCC,
      CLK => NlwBufferSignal_u_CORTEXM0DS_u_logic_Iua3z4_CLK,
      I => u_CORTEXM0DS_u_logic_Ypmvx4,
      O => u_CORTEXM0DS_u_logic_Iua3z4_26604,
      SET => u_CORTEXM0DS_u_logic_hreset_n_inv,
      RST => GND
    );
  u_CORTEXM0DS_u_logic_Ypmvx41 : X_LUT6
    generic map(
      LOC => "SLICE_X28Y98",
      INIT => X"F7F37733F5F05500"
    )
    port map (
      ADR2 => u_CORTEXM0DS_u_logic_Iwh2z4_12_0,
      ADR4 => u_CORTEXM0DS_u_logic_X7tvx4,
      ADR1 => u_CORTEXM0DS_u_logic_F2hvx4_Txtvx4_OR_101_o,
      ADR5 => u_CORTEXM0DS_u_logic_Iua3z4_26604,
      ADR0 => u_CORTEXM0DS_u_logic_Aytvx4_Mxtvx4_OR_98_o,
      ADR3 => u_CORTEXM0DS_u_logic_L7a3z4_27940,
      O => u_CORTEXM0DS_u_logic_Ypmvx4
    );
  u_CORTEXM0DS_u_logic_Kuuwx4_Ruuwx4_AND_4090_o21 : X_LUT6
    generic map(
      LOC => "SLICE_X28Y102",
      INIT => X"000032FA32FA32FA"
    )
    port map (
      ADR1 => u_CORTEXM0DS_u_logic_M9owx4,
      ADR3 => u_CORTEXM0DS_u_logic_N7c3z4_27364,
      ADR4 => u_CORTEXM0DS_u_logic_I7owx4,
      ADR5 => u_CORTEXM0DS_u_logic_Qxa3z4_26606,
      ADR2 => u_CORTEXM0DS_u_logic_Lcowx4_Yw7wx4_OR_973_o,
      ADR0 => u_CORTEXM0DS_u_logic_Owuwx4_Vwuwx4_AND_4099_o,
      O => u_CORTEXM0DS_u_logic_Kuuwx4_Ruuwx4_AND_4090_o2_27485
    );
  u_CORTEXM0DS_u_logic_Kuuwx4_Ruuwx4_AND_4090_o4 : X_LUT6
    generic map(
      LOC => "SLICE_X28Y102",
      INIT => X"0C00CC00AEAAFFAA"
    )
    port map (
      ADR4 => u_CORTEXM0DS_u_logic_Uic3z4_27363,
      ADR2 => u_CORTEXM0DS_u_logic_F9owx4,
      ADR5 => u_CORTEXM0DS_u_logic_Bzowx4,
      ADR1 => u_CORTEXM0DS_u_logic_Syuwx4_Zyuwx4_AND_4106_o,
      ADR0 => u_CORTEXM0DS_u_logic_Kuuwx4_Ruuwx4_AND_4090_o4_29616,
      ADR3 => u_CORTEXM0DS_u_logic_Kuuwx4_Ruuwx4_AND_4090_o2_27485,
      O => u_CORTEXM0DS_u_logic_Kuuwx4_Ruuwx4_AND_4090_o5
    );
  u_CORTEXM0DS_u_logic_Owuwx4_Vwuwx4_AND_4099_o1 : X_LUT6
    generic map(
      LOC => "SLICE_X28Y102",
      INIT => X"EE22EE22FCFC3030"
    )
    port map (
      ADR2 => u_CORTEXM0DS_u_logic_Lr9wx4,
      ADR0 => u_CORTEXM0DS_u_logic_Bywwx4,
      ADR4 => u_CORTEXM0DS_u_logic_Svqwx4,
      ADR3 => u_CORTEXM0DS_u_logic_Qxuwx4,
      ADR5 => u_CORTEXM0DS_u_logic_Y5ywx4_0,
      ADR1 => u_CORTEXM0DS_u_logic_D5ywx4,
      O => u_CORTEXM0DS_u_logic_Owuwx4_Vwuwx4_AND_4099_o
    );
  u_CORTEXM0DS_u_logic_Kuuwx4_Ruuwx4_AND_4090_o3 : X_LUT6
    generic map(
      LOC => "SLICE_X28Y102",
      INIT => X"55FF153F00000000"
    )
    port map (
      ADR3 => u_CORTEXM0DS_u_logic_Qxa3z4_26606,
      ADR1 => u_CORTEXM0DS_u_logic_L5owx4,
      ADR5 => u_CORTEXM0DS_u_logic_Kuuwx4_Ruuwx4_AND_4090_o3_27473,
      ADR0 => u_CORTEXM0DS_u_logic_I7owx4,
      ADR2 => u_CORTEXM0DS_u_logic_Oldwx4,
      ADR4 => u_CORTEXM0DS_u_logic_Owuwx4_Vwuwx4_AND_4099_o,
      O => u_CORTEXM0DS_u_logic_Kuuwx4_Ruuwx4_AND_4090_o4_29616
    );
  u_CORTEXM0DS_u_logic_Yjzvx4_SW0 : X_LUT6
    generic map(
      LOC => "SLICE_X28Y107",
      INIT => X"FFFFAAAA0C3F082A"
    )
    port map (
      ADR4 => u_CORTEXM0DS_u_logic_D6qwx4_K6qwx4_AND_3532_o_26869,
      ADR1 => u_CORTEXM0DS_u_logic_R9nwx4,
      ADR2 => u_CORTEXM0DS_u_logic_Wkwwx4_Ay7wx4_AND_4307_o,
      ADR3 => u_CORTEXM0DS_u_logic_Jp3wx4,
      ADR5 => u_CORTEXM0DS_u_logic_Swpwx4_Zwpwx4_AND_3507_o,
      ADR0 => u_CORTEXM0DS_u_logic_S9rwx4_Z9rwx4_AND_3655_o,
      O => N32
    );
  u_CORTEXM0DS_u_logic_Mmux_Pkwwx411 : X_LUT6
    generic map(
      LOC => "SLICE_X28Y107",
      INIT => X"CC66666666666666"
    )
    port map (
      ADR2 => '1',
      ADR0 => u_CORTEXM0DS_u_logic_Ark2z4_25827,
      ADR4 => u_CORTEXM0DS_u_logic_M6ywx4,
      ADR1 => u_CORTEXM0DS_u_logic_Wxxwx4,
      ADR3 => u_CORTEXM0DS_u_logic_Y5ywx4_0,
      ADR5 => u_CORTEXM0DS_u_logic_Tzxwx4,
      O => u_CORTEXM0DS_u_logic_Pkwwx4
    );
  u_CORTEXM0DS_u_logic_Mmux_Z78wx414 : X_LUT6
    generic map(
      LOC => "SLICE_X28Y107",
      INIT => X"A0A0FFF3A0A0FFB3"
    )
    port map (
      ADR2 => u_CORTEXM0DS_u_logic_Dp7wx4,
      ADR4 => u_CORTEXM0DS_u_logic_Oldwx4,
      ADR5 => u_CORTEXM0DS_u_logic_Yp7wx4,
      ADR0 => u_CORTEXM0DS_u_logic_Mq7wx4,
      ADR1 => u_CORTEXM0DS_u_logic_Bpdwx4,
      ADR3 => u_CORTEXM0DS_u_logic_Wkwwx4_Ay7wx4_AND_4307_o,
      O => u_CORTEXM0DS_u_logic_Mmux_Z78wx415
    );
  u_CORTEXM0DS_u_logic_Wkwwx4_Ay7wx4_AND_4307_o1 : X_LUT6
    generic map(
      LOC => "SLICE_X28Y107",
      INIT => X"1011000010111011"
    )
    port map (
      ADR4 => u_CORTEXM0DS_u_logic_Ark2z4_25827,
      ADR3 => u_CORTEXM0DS_u_logic_Fij2z4_25819,
      ADR5 => u_CORTEXM0DS_u_logic_Oedwx4,
      ADR0 => u_CORTEXM0DS_u_logic_Pkwwx4,
      ADR1 => u_CORTEXM0DS_u_logic_Vy7wx4,
      ADR2 => u_CORTEXM0DS_u_logic_Ok7wx4,
      O => u_CORTEXM0DS_u_logic_Wkwwx4_Ay7wx4_AND_4307_o
    );
  u_CORTEXM0DS_u_logic_Dtowx4_Ktowx4_AND_3407_o412 : X_LUT6
    generic map(
      LOC => "SLICE_X28Y101",
      INIT => X"0404555515155555"
    )
    port map (
      ADR3 => '1',
      ADR0 => u_CORTEXM0DS_u_logic_Aeywx4_L9hvx4_AND_4487_o,
      ADR1 => u_CORTEXM0DS_u_logic_J6i2z4_26161,
      ADR2 => u_CORTEXM0DS_u_logic_G8n2z4_26686,
      ADR5 => u_CORTEXM0DS_u_logic_Fed3z4_27251,
      ADR4 => u_CORTEXM0DS_u_logic_Egywx4_B5hvx4_AND_4492_o,
      O => u_CORTEXM0DS_u_logic_Dtowx4_Ktowx4_AND_3407_o412_29615
    );
  u_CORTEXM0DS_u_logic_Dtowx4_Ktowx4_AND_3407_o413 : X_LUT6
    generic map(
      LOC => "SLICE_X28Y101",
      INIT => X"FFFF5550FFFFFFF0"
    )
    port map (
      ADR1 => '1',
      ADR4 => u_CORTEXM0DS_u_logic_K1owx4_R1owx4_AND_3319_o4,
      ADR2 => u_CORTEXM0DS_u_logic_Dtowx4_Ktowx4_AND_3407_o411_28847,
      ADR3 => u_CORTEXM0DS_u_logic_Dtowx4_Ktowx4_AND_3407_o412_29615,
      ADR0 => u_CORTEXM0DS_u_logic_D3uvx4,
      ADR5 => u_CORTEXM0DS_u_logic_X9n2z4_27204,
      O => u_CORTEXM0DS_u_logic_Dtowx4_Ktowx4_AND_3407_o41
    );
  u_CORTEXM0DS_u_logic_Zuzvx4_SW0 : X_LUT6
    generic map(
      LOC => "SLICE_X28Y101",
      INIT => X"FFFFFF00F0F0F000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => u_CORTEXM0DS_u_logic_Q5nwx4_X5nwx4_AND_3221_o_26349,
      ADR3 => u_CORTEXM0DS_u_logic_Tanwx4_Abnwx4_AND_3231_o_26310,
      ADR4 => u_CORTEXM0DS_u_logic_Ujpwx4_Bkpwx4_AND_3462_o,
      ADR5 => u_CORTEXM0DS_u_logic_Dtowx4_Ktowx4_AND_3407_o_26750,
      O => N24
    );
  u_CORTEXM0DS_u_logic_Dtowx4_Ktowx4_AND_3407_o : X_LUT6
    generic map(
      LOC => "SLICE_X28Y101",
      INIT => X"00000000C0CC88CC"
    )
    port map (
      ADR1 => u_CORTEXM0DS_u_logic_Dtowx4_Ktowx4_AND_3407_o41,
      ADR5 => N146,
      ADR0 => u_CORTEXM0DS_u_logic_Bcqwx4_Icqwx4_AND_3543_o,
      ADR4 => u_CORTEXM0DS_u_logic_Oldwx4,
      ADR2 => u_CORTEXM0DS_u_logic_Asdwx4,
      ADR3 => u_CORTEXM0DS_u_logic_L5owx4,
      O => u_CORTEXM0DS_u_logic_Dtowx4_Ktowx4_AND_3407_o_26750
    );
  u_CORTEXM0DS_u_logic_Mmux_Z78wx412 : X_LUT6
    generic map(
      LOC => "SLICE_X28Y105",
      INIT => X"FFF0FFFFFFFFFFFF"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR4 => u_CORTEXM0DS_u_logic_Xjuwx4_Ekuwx4_AND_4056_o,
      ADR5 => u_CORTEXM0DS_u_logic_Mydwx4,
      ADR2 => u_CORTEXM0DS_u_logic_S08wx4,
      ADR3 => u_CORTEXM0DS_u_logic_Tq7wx4,
      O => u_CORTEXM0DS_u_logic_Mmux_Z78wx413_29617
    );
  u_CORTEXM0DS_u_logic_Mmux_Z78wx416_SW1 : X_LUT6
    generic map(
      LOC => "SLICE_X28Y105",
      INIT => X"FBFFC0CCBBBB0000"
    )
    port map (
      ADR2 => u_CORTEXM0DS_u_logic_Ark2z4_25827,
      ADR3 => u_CORTEXM0DS_u_logic_Oedwx4,
      ADR4 => u_CORTEXM0DS_u_logic_U2ewx4,
      ADR1 => u_CORTEXM0DS_u_logic_Mq7wx4,
      ADR0 => u_CORTEXM0DS_u_logic_E9rwx4_Ipdwx4_AND_3651_o,
      ADR5 => u_CORTEXM0DS_u_logic_Mmux_Z78wx413_29617,
      O => N885
    );
  u_CORTEXM0DS_u_logic_Mmux_Z78wx416_SW0 : X_LUT6
    generic map(
      LOC => "SLICE_X28Y105",
      INIT => X"FFFFFFFFEFFFCFFF"
    )
    port map (
      ADR0 => u_CORTEXM0DS_u_logic_U2ewx4,
      ADR3 => u_CORTEXM0DS_u_logic_Xjuwx4_Ekuwx4_AND_4056_o,
      ADR2 => u_CORTEXM0DS_u_logic_Mydwx4,
      ADR1 => u_CORTEXM0DS_u_logic_S08wx4,
      ADR5 => u_CORTEXM0DS_u_logic_Tq7wx4,
      ADR4 => u_CORTEXM0DS_u_logic_E9rwx4_Ipdwx4_AND_3651_o,
      O => N884
    );
  u_CORTEXM0DS_u_logic_E9rwx4_Ipdwx4_AND_3651_o1 : X_LUT6
    generic map(
      LOC => "SLICE_X28Y105",
      INIT => X"3333002333330013"
    )
    port map (
      ADR2 => u_CORTEXM0DS_u_logic_Dp7wx4,
      ADR0 => u_CORTEXM0DS_u_logic_Pkwwx4,
      ADR5 => u_CORTEXM0DS_u_logic_Vy7wx4,
      ADR3 => u_CORTEXM0DS_u_logic_Dw7wx4,
      ADR4 => u_CORTEXM0DS_u_logic_Mcgvx4_Zm7wx4_AND_4311_o_0,
      ADR1 => u_CORTEXM0DS_u_logic_Wkwwx4_Ay7wx4_AND_4307_o,
      O => u_CORTEXM0DS_u_logic_E9rwx4_Ipdwx4_AND_3651_o
    );
  u_CORTEXM0DS_u_logic_I7owx4_u_CORTEXM0DS_u_logic_I7owx4_BMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => u_CORTEXM0DS_u_logic_Tauwx4_Abuwx4_AND_4036_o11_17522,
      O => u_CORTEXM0DS_u_logic_Tauwx4_Abuwx4_AND_4036_o11_0
    );
  u_CORTEXM0DS_u_logic_I7owx41 : X_LUT6
    generic map(
      LOC => "SLICE_X28Y104",
      INIT => X"8808880888088808"
    )
    port map (
      ADR4 => '1',
      ADR0 => u_CORTEXM0DS_u_logic_Wai2z4_25867,
      ADR3 => u_CORTEXM0DS_u_logic_O5t2z4_25820,
      ADR1 => u_CORTEXM0DS_u_logic_Japwx4,
      ADR2 => u_CORTEXM0DS_u_logic_Lstwx42_25870,
      ADR5 => '1',
      O => u_CORTEXM0DS_u_logic_I7owx4
    );
  u_CORTEXM0DS_u_logic_Tauwx4_Abuwx4_AND_4036_o9 : X_LUT5
    generic map(
      LOC => "SLICE_X28Y104",
      INIT => X"77F7FFFF"
    )
    port map (
      ADR4 => u_CORTEXM0DS_u_logic_K7g3z4_26602,
      ADR0 => u_CORTEXM0DS_u_logic_Wai2z4_25867,
      ADR3 => u_CORTEXM0DS_u_logic_O5t2z4_25820,
      ADR1 => u_CORTEXM0DS_u_logic_Japwx4,
      ADR2 => u_CORTEXM0DS_u_logic_Lstwx42_25870,
      O => u_CORTEXM0DS_u_logic_Tauwx4_Abuwx4_AND_4036_o11_17522
    );
  u_CORTEXM0DS_u_logic_Mitwx4_Titwx4_AND_3934_o3_SW0 : X_LUT6
    generic map(
      LOC => "SLICE_X28Y104",
      INIT => X"FFFF404C404C404C"
    )
    port map (
      ADR1 => u_CORTEXM0DS_u_logic_L5owx4,
      ADR3 => u_CORTEXM0DS_u_logic_Jgxwx4_Qgxwx4_AND_4397_o,
      ADR2 => u_CORTEXM0DS_u_logic_Oldwx4,
      ADR0 => u_CORTEXM0DS_u_logic_Jvwwx4_Qvwwx4_AND_4339_o,
      ADR4 => u_CORTEXM0DS_u_logic_I7owx4,
      ADR5 => u_CORTEXM0DS_u_logic_She3z4_26611,
      O => N1389
    );
  u_CORTEXM0DS_u_logic_Wn1wx41 : X_LUT6
    generic map(
      LOC => "SLICE_X28Y109",
      INIT => X"EFAB0000FFBB0000"
    )
    port map (
      ADR4 => u_CORTEXM0DS_u_logic_D6qwx4_K6qwx4_AND_3532_o_26869,
      ADR1 => u_CORTEXM0DS_u_logic_R9nwx4,
      ADR5 => u_CORTEXM0DS_u_logic_Fij2z4_25819,
      ADR2 => u_CORTEXM0DS_u_logic_Npk2z4_25818,
      ADR0 => u_CORTEXM0DS_u_logic_Swpwx4_Zwpwx4_AND_3507_o,
      ADR3 => u_CORTEXM0DS_u_logic_Cbvwx4,
      O => u_CORTEXM0DS_u_logic_Wn1wx41_29618
    );
  u_CORTEXM0DS_u_logic_Wn1wx42 : X_LUT6
    generic map(
      LOC => "SLICE_X28Y109",
      INIT => X"CCCCFECCC800FA00"
    )
    port map (
      ADR4 => u_CORTEXM0DS_u_logic_Pmnwx4,
      ADR1 => u_CORTEXM0DS_u_logic_Xnqwx4_Eoqwx4_AND_3578_o,
      ADR2 => u_CORTEXM0DS_u_logic_Hfqwx4_Ofqwx4_AND_3552_o_0,
      ADR3 => u_CORTEXM0DS_u_logic_Wn1wx41_29618,
      ADR0 => u_CORTEXM0DS_u_logic_Tanwx4_D8vwx4_AND_4142_o_26724,
      ADR5 => u_CORTEXM0DS_u_logic_Ll1wx441,
      O => u_CORTEXM0DS_u_logic_Wn1wx42_26761
    );
  u_CORTEXM0DS_u_logic_Zgr2z4 : X_FF
    generic map(
      LOC => "SLICE_X28Y109",
      INIT => '1'
    )
    port map (
      CE => u_CORTEXM0DS_u_logic_Pu1wx4_inv_0,
      CLK => NlwBufferSignal_u_CORTEXM0DS_u_logic_Zgr2z4_CLK,
      I => NlwBufferSignal_u_CORTEXM0DS_u_logic_Zgr2z4_IN,
      O => u_CORTEXM0DS_u_logic_Zgr2z4_27605,
      SET => u_CORTEXM0DS_u_logic_hreset_n_inv,
      RST => GND
    );
  u_CORTEXM0DS_u_logic_Ll1wx4411 : X_LUT6
    generic map(
      LOC => "SLICE_X28Y109",
      INIT => X"08080000080C0000"
    )
    port map (
      ADR5 => u_CORTEXM0DS_u_logic_Vwhvx44121,
      ADR3 => N114_0,
      ADR0 => u_CORTEXM0DS_u_logic_R9nwx4,
      ADR2 => u_CORTEXM0DS_u_logic_Imnwx4_26045,
      ADR4 => u_CORTEXM0DS_u_logic_S9rwx4_Vhvwx4_AND_4177_o,
      ADR1 => u_CORTEXM0DS_u_logic_Uenwx4_Dgnwx4_AND_4164_o,
      O => u_CORTEXM0DS_u_logic_Ll1wx441
    );
  N437_N437_DMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => N438_pack_7,
      O => N438
    );
  N437_N437_BMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => u_CORTEXM0DS_u_logic_Uenwx4_Dgnwx4_AND_4164_o_pack_6,
      O => u_CORTEXM0DS_u_logic_Uenwx4_Dgnwx4_AND_4164_o
    );
  u_CORTEXM0DS_u_logic_X61wx42_SW0 : X_LUT6
    generic map(
      LOC => "SLICE_X28Y110",
      INIT => X"0000FC540000FC54"
    )
    port map (
      ADR2 => u_CORTEXM0DS_u_logic_Dtowx4_Ktowx4_AND_3407_o_26750,
      ADR3 => u_CORTEXM0DS_u_logic_Ujpwx4_Bkpwx4_AND_3462_o,
      ADR4 => u_CORTEXM0DS_u_logic_Imnwx4_26045,
      ADR0 => u_CORTEXM0DS_u_logic_Pmnwx4,
      ADR1 => u_CORTEXM0DS_u_logic_Uenwx4_Dgnwx4_AND_4164_o,
      ADR5 => '1',
      O => N437
    );
  u_CORTEXM0DS_u_logic_X61wx42_SW1 : X_LUT5
    generic map(
      LOC => "SLICE_X28Y110",
      INIT => X"0000FC50"
    )
    port map (
      ADR2 => u_CORTEXM0DS_u_logic_Dtowx4_Ktowx4_AND_3407_o_26750,
      ADR3 => u_CORTEXM0DS_u_logic_Ujpwx4_Bkpwx4_AND_3462_o,
      ADR4 => u_CORTEXM0DS_u_logic_Imnwx4_26045,
      ADR0 => u_CORTEXM0DS_u_logic_Pmnwx4,
      ADR1 => u_CORTEXM0DS_u_logic_Uenwx4_Dgnwx4_AND_4164_o,
      O => N438_pack_7
    );
  u_CORTEXM0DS_u_logic_K0pwx4_R0pwx4_AND_3424_o6_SW3 : X_LUT6
    generic map(
      LOC => "SLICE_X28Y110",
      INIT => X"FFFEF0F0EFEEA0A0"
    )
    port map (
      ADR4 => u_CORTEXM0DS_u_logic_K0pwx4_R0pwx4_AND_3424_o1_26828,
      ADR1 => u_CORTEXM0DS_u_logic_K22wx461,
      ADR2 => u_CORTEXM0DS_u_logic_Tanwx4_D8vwx4_AND_4142_o_26724,
      ADR3 => N438,
      ADR0 => u_CORTEXM0DS_u_logic_X61wx41_27797,
      ADR5 => N437,
      O => N1100
    );
  u_CORTEXM0DS_u_logic_Kuc2z4221 : X_LUT6
    generic map(
      LOC => "SLICE_X28Y110",
      INIT => X"CFCFCFCFCFCFCFCF"
    )
    port map (
      ADR0 => '1',
      ADR4 => '1',
      ADR3 => '1',
      ADR2 => u_CORTEXM0DS_u_logic_Npk2z4_25818,
      ADR1 => u_CORTEXM0DS_u_logic_Fij2z4_25819,
      ADR5 => '1',
      O => u_CORTEXM0DS_u_logic_Kuc2z422
    );
  u_CORTEXM0DS_u_logic_Uenwx4_Dgnwx4_AND_4164_o1 : X_LUT5
    generic map(
      LOC => "SLICE_X28Y110",
      INIT => X"BFBF1515"
    )
    port map (
      ADR3 => '1',
      ADR0 => u_CORTEXM0DS_u_logic_R9nwx4,
      ADR4 => u_CORTEXM0DS_u_logic_Cbvwx4,
      ADR2 => u_CORTEXM0DS_u_logic_Npk2z4_25818,
      ADR1 => u_CORTEXM0DS_u_logic_Fij2z4_25819,
      O => u_CORTEXM0DS_u_logic_Uenwx4_Dgnwx4_AND_4164_o_pack_6
    );
  u_CORTEXM0DS_u_logic_X61wx41 : X_LUT6
    generic map(
      LOC => "SLICE_X28Y110",
      INIT => X"CCFF0000C0F00000"
    )
    port map (
      ADR0 => '1',
      ADR1 => u_CORTEXM0DS_u_logic_Ujpwx4_Bkpwx4_AND_3462_o,
      ADR5 => u_CORTEXM0DS_u_logic_Dtowx4_Ktowx4_AND_3407_o_26750,
      ADR3 => u_CORTEXM0DS_u_logic_Pmnwx4,
      ADR4 => u_CORTEXM0DS_u_logic_Zbpwx4_Gcpwx4_AND_3447_o,
      ADR2 => u_CORTEXM0DS_u_logic_Uenwx4_Dgnwx4_AND_4164_o,
      O => u_CORTEXM0DS_u_logic_X61wx41_27797
    );
  u_CORTEXM0DS_u_logic_B7owx41 : X_LUT6
    generic map(
      LOC => "SLICE_X28Y103",
      INIT => X"080800000A0A0000"
    )
    port map (
      ADR3 => '1',
      ADR0 => u_CORTEXM0DS_u_logic_Wai2z4_25867,
      ADR2 => u_CORTEXM0DS_u_logic_Ffs2z4_26159,
      ADR1 => u_CORTEXM0DS_u_logic_O5t2z4_25820,
      ADR4 => u_CORTEXM0DS_u_logic_Vssvx4,
      ADR5 => u_CORTEXM0DS_u_logic_Lstwx42_25870,
      O => u_CORTEXM0DS_u_logic_B7owx4
    );
  u_CORTEXM0DS_u_logic_I5xwx4_P5xwx4_AND_4367_o4 : X_LUT6
    generic map(
      LOC => "SLICE_X28Y103",
      INIT => X"0555011105550555"
    )
    port map (
      ADR3 => ahbmi_hrdata_15_IBUF_0,
      ADR1 => u_CORTEXM0DS_u_logic_Uei3z4_26626,
      ADR0 => u_CORTEXM0DS_u_logic_D3uvx4,
      ADR5 => u_CORTEXM0DS_u_logic_Japwx4,
      ADR4 => u_CORTEXM0DS_u_logic_K1owx4_R1owx4_AND_3319_o4,
      ADR2 => u_CORTEXM0DS_u_logic_B7owx4,
      O => u_CORTEXM0DS_u_logic_I5xwx4_P5xwx4_AND_4367_o5_27629
    );
  u_CORTEXM0DS_u_logic_Mmux_O8qwx411 : X_LUT6
    generic map(
      LOC => "SLICE_X28Y108",
      INIT => X"11011100DDCDDDCC"
    )
    port map (
      ADR1 => u_CORTEXM0DS_u_logic_D5ywx4,
      ADR0 => u_CORTEXM0DS_u_logic_Oldwx4,
      ADR3 => u_CORTEXM0DS_u_logic_Ark2z4_25827,
      ADR4 => u_CORTEXM0DS_u_logic_Npk2z4_25818,
      ADR2 => u_CORTEXM0DS_u_logic_Sgj2z4_25821,
      ADR5 => u_CORTEXM0DS_u_logic_Xuxwx4,
      O => u_CORTEXM0DS_u_logic_O8qwx4
    );
  u_CORTEXM0DS_u_logic_Et0wx4_SW0 : X_LUT6
    generic map(
      LOC => "SLICE_X28Y108",
      INIT => X"A8A8FCFCA8FCA8FC"
    )
    port map (
      ADR3 => u_CORTEXM0DS_u_logic_Jp3wx4,
      ADR5 => u_CORTEXM0DS_u_logic_R9nwx4,
      ADR4 => u_CORTEXM0DS_u_logic_Yp7wx4,
      ADR2 => u_CORTEXM0DS_u_logic_Swpwx4_Zwpwx4_AND_3507_o,
      ADR1 => u_CORTEXM0DS_u_logic_S9rwx4_Vhvwx4_AND_4177_o,
      ADR0 => u_CORTEXM0DS_u_logic_D6qwx4_K6qwx4_AND_3532_o_26869,
      O => N10
    );
  u_CORTEXM0DS_u_logic_Zluvx43 : X_LUT6
    generic map(
      LOC => "SLICE_X28Y108",
      INIT => X"FCA8FCA8ECA80000"
    )
    port map (
      ADR4 => u_CORTEXM0DS_u_logic_Sdnwx4_Zdnwx4_AND_3239_o_26307,
      ADR3 => u_CORTEXM0DS_u_logic_Swpwx4_Zwpwx4_AND_3507_o,
      ADR1 => u_CORTEXM0DS_u_logic_Xnqwx4_Eoqwx4_AND_3578_o,
      ADR0 => u_CORTEXM0DS_u_logic_Q5nwx4_X5nwx4_AND_3221_o_26349,
      ADR2 => u_CORTEXM0DS_u_logic_Tanwx4_Abnwx4_AND_3231_o_26310,
      ADR5 => u_CORTEXM0DS_u_logic_D6qwx4_K6qwx4_AND_3532_o_26869,
      O => u_CORTEXM0DS_u_logic_Zluvx43_27806
    );
  u_CORTEXM0DS_u_logic_D6qwx4_K6qwx4_AND_3532_o : X_LUT6
    generic map(
      LOC => "SLICE_X28Y108",
      INIT => X"0033007300FF007F"
    )
    port map (
      ADR1 => u_CORTEXM0DS_u_logic_L5owx4,
      ADR0 => u_CORTEXM0DS_u_logic_U2ewx4,
      ADR3 => N144,
      ADR2 => u_CORTEXM0DS_u_logic_Mcgvx4_Weowx4_AND_3987_o,
      ADR5 => u_CORTEXM0DS_u_logic_H8qwx4,
      ADR4 => u_CORTEXM0DS_u_logic_O8qwx4,
      O => u_CORTEXM0DS_u_logic_D6qwx4_K6qwx4_AND_3532_o_26869
    );
  u_CORTEXM0DS_u_logic_Kwa2z41 : X_LUT6
    generic map(
      LOC => "SLICE_X28Y99",
      INIT => X"0000000000000800"
    )
    port map (
      ADR4 => u_CORTEXM0DS_u_logic_Tdp2z4_25946,
      ADR1 => u_CORTEXM0DS_u_logic_Uaj2z4_25947,
      ADR2 => u_CORTEXM0DS_u_logic_G0w2z4_25948,
      ADR3 => u_CORTEXM0DS_u_logic_Trq2z4_25949,
      ADR0 => u_CORTEXM0DS_u_logic_Cam2z4_25950,
      ADR5 => u_CORTEXM0DS_u_logic_R1w2z4_25951,
      O => u_CORTEXM0DS_u_logic_Kwa2z4
    );
  u_CORTEXM0DS_u_logic_Gua2z41 : X_LUT6
    generic map(
      LOC => "SLICE_X28Y99",
      INIT => X"0000000200000000"
    )
    port map (
      ADR4 => u_CORTEXM0DS_u_logic_Tdp2z4_25946,
      ADR2 => u_CORTEXM0DS_u_logic_Uaj2z4_25947,
      ADR0 => u_CORTEXM0DS_u_logic_G0w2z4_25948,
      ADR5 => u_CORTEXM0DS_u_logic_Trq2z4_25949,
      ADR3 => u_CORTEXM0DS_u_logic_Cam2z4_25950,
      ADR1 => u_CORTEXM0DS_u_logic_R1w2z4_25951,
      O => u_CORTEXM0DS_u_logic_Gua2z4
    );
  u_CORTEXM0DS_u_logic_Trq2z4 : X_FF
    generic map(
      LOC => "SLICE_X28Y99",
      INIT => '0'
    )
    port map (
      CE => VCC,
      CLK => NlwBufferSignal_u_CORTEXM0DS_u_logic_Trq2z4_CLK,
      I => u_CORTEXM0DS_u_logic_Pamvx4,
      O => u_CORTEXM0DS_u_logic_Trq2z4_25949,
      RST => u_CORTEXM0DS_u_logic_hreset_n_inv,
      SET => GND
    );
  u_CORTEXM0DS_u_logic_Pamvx41 : X_LUT6
    generic map(
      LOC => "SLICE_X28Y99",
      INIT => X"CCACCCACCCACCCCC"
    )
    port map (
      ADR1 => N673,
      ADR4 => u_CORTEXM0DS_u_logic_Pfnwx4_Wfnwx4_AND_3245_o_26315,
      ADR2 => N28,
      ADR0 => N674_0,
      ADR5 => u_CORTEXM0DS_u_logic_Vovwx4_Cpvwx4_AND_4203_o,
      ADR3 => u_CORTEXM0DS_u_logic_B8nwx4_I8nwx4_AND_3224_o_26351,
      O => u_CORTEXM0DS_u_logic_Pamvx4
    );
  u_CORTEXM0DS_u_logic_Uaj2z4 : X_FF
    generic map(
      LOC => "SLICE_X28Y99",
      INIT => '0'
    )
    port map (
      CE => VCC,
      CLK => NlwBufferSignal_u_CORTEXM0DS_u_logic_Uaj2z4_CLK,
      I => u_CORTEXM0DS_u_logic_U9mvx4,
      O => u_CORTEXM0DS_u_logic_Uaj2z4_25947,
      RST => u_CORTEXM0DS_u_logic_hreset_n_inv,
      SET => GND
    );
  u_CORTEXM0DS_u_logic_U9mvx41 : X_LUT6
    generic map(
      LOC => "SLICE_X28Y99",
      INIT => X"AAF0AAE2AAE2AAE2"
    )
    port map (
      ADR2 => N453,
      ADR0 => N452,
      ADR4 => u_CORTEXM0DS_u_logic_Pfnwx4_Wfnwx4_AND_3245_o_26315,
      ADR5 => u_CORTEXM0DS_u_logic_Zluvx43_27806,
      ADR1 => u_CORTEXM0DS_u_logic_Zluvx42_26868,
      ADR3 => u_CORTEXM0DS_u_logic_B8nwx4_I8nwx4_AND_3224_o_26351,
      O => u_CORTEXM0DS_u_logic_U9mvx4
    );
  N1497_N1497_CMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => N1514,
      O => N1514_0
    );
  u_CORTEXM0DS_u_logic_K1owx4_R1owx4_AND_3319_o6_SW1_SW0 : X_LUT6
    generic map(
      LOC => "SLICE_X28Y106",
      INIT => X"FFEEAAAAF0E0A0A0"
    )
    port map (
      ADR1 => u_CORTEXM0DS_u_logic_K1owx4_R1owx4_AND_3319_o4,
      ADR3 => u_CORTEXM0DS_u_logic_K1owx4_R1owx4_AND_3319_o5_28698,
      ADR5 => u_CORTEXM0DS_u_logic_Sdnwx4_Zdnwx4_AND_3239_o_26307,
      ADR4 => u_CORTEXM0DS_u_logic_K1owx4_R1owx4_AND_3319_o3_28178,
      ADR0 => u_CORTEXM0DS_u_logic_K1owx4_R1owx4_AND_3319_o2_28697,
      ADR2 => u_CORTEXM0DS_u_logic_Jbowx4_Qbowx4_AND_3347_o,
      O => N1497
    );
  u_CORTEXM0DS_u_logic_K1owx4_R1owx4_AND_3319_o3 : X_LUT6
    generic map(
      LOC => "SLICE_X28Y106",
      INIT => X"0FFF0FFF0FFF0FFF"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR4 => '1',
      ADR3 => u_CORTEXM0DS_u_logic_L5owx4,
      ADR2 => u_CORTEXM0DS_u_logic_U18wx4,
      ADR5 => '1',
      O => u_CORTEXM0DS_u_logic_K1owx4_R1owx4_AND_3319_o3_28178
    );
  u_CORTEXM0DS_u_logic_Niyvx4_Uiyvx4_AND_982_o2_SW0 : X_LUT5
    generic map(
      LOC => "SLICE_X28Y106",
      INIT => X"F111FFFF"
    )
    port map (
      ADR4 => u_CORTEXM0DS_u_logic_K1owx4_R1owx4_AND_3319_o4,
      ADR1 => u_CORTEXM0DS_u_logic_Sdnwx4_Zdnwx4_AND_3239_o_26307,
      ADR0 => u_CORTEXM0DS_u_logic_Jbowx4_Qbowx4_AND_3347_o,
      ADR3 => u_CORTEXM0DS_u_logic_L5owx4,
      ADR2 => u_CORTEXM0DS_u_logic_U18wx4,
      O => N1514
    );
  u_CORTEXM0DS_u_logic_Q7ewx41 : X_LUT6
    generic map(
      LOC => "SLICE_X28Y106",
      INIT => X"2A2A3F00EAEAFFC0"
    )
    port map (
      ADR2 => u_CORTEXM0DS_u_logic_Fij2z4_25819,
      ADR5 => u_CORTEXM0DS_u_logic_U2ewx4,
      ADR4 => u_CORTEXM0DS_u_logic_Oldwx4,
      ADR3 => u_CORTEXM0DS_u_logic_D7wwx4_K7wwx4_AND_4249_o,
      ADR0 => u_CORTEXM0DS_u_logic_Dfowx4,
      ADR1 => u_CORTEXM0DS_u_logic_Xuxwx4,
      O => u_CORTEXM0DS_u_logic_Q7ewx4
    );
  u_CORTEXM0DS_u_logic_Jbowx4_Qbowx4_AND_3347_o1 : X_LUT6
    generic map(
      LOC => "SLICE_X28Y106",
      INIT => X"7777070700000000"
    )
    port map (
      ADR3 => '1',
      ADR0 => ahbmi_hrdata_0_IBUF_0,
      ADR2 => u_CORTEXM0DS_u_logic_L5owx4,
      ADR5 => u_CORTEXM0DS_u_logic_Ecowx4,
      ADR1 => u_CORTEXM0DS_u_logic_B7owx4,
      ADR4 => u_CORTEXM0DS_u_logic_Q7ewx4,
      O => u_CORTEXM0DS_u_logic_Jbowx4_Qbowx4_AND_3347_o
    );
  u_CORTEXM0DS_u_logic_Cqovx41 : X_LUT6
    generic map(
      LOC => "SLICE_X28Y118",
      INIT => X"03330FFF01110555"
    )
    port map (
      ADR5 => u_CORTEXM0DS_u_logic_Pg1wx4,
      ADR1 => u_CORTEXM0DS_u_logic_Mrsvx4,
      ADR4 => u_CORTEXM0DS_u_logic_n16534_10_0,
      ADR0 => u_CORTEXM0DS_u_logic_Gzvvx4,
      ADR3 => u_CORTEXM0DS_u_logic_K1wvx4,
      ADR2 => u_CORTEXM0DS_u_logic_Pri3z4_13_0,
      O => u_CORTEXM0DS_u_logic_Cqovx4
    );
  u_CORTEXM0DS_u_logic_Dkr2z4 : X_FF
    generic map(
      LOC => "SLICE_X28Y118",
      INIT => '1'
    )
    port map (
      CE => VCC,
      CLK => NlwBufferSignal_u_CORTEXM0DS_u_logic_Dkr2z4_CLK,
      I => u_CORTEXM0DS_u_logic_L4jvx4,
      O => u_CORTEXM0DS_u_logic_Dkr2z4_28996,
      SET => u_CORTEXM0DS_u_logic_hreset_n_inv,
      RST => GND
    );
  u_CORTEXM0DS_u_logic_L4jvx41 : X_LUT6
    generic map(
      LOC => "SLICE_X28Y118",
      INIT => X"44FFF4FF4400F4F0"
    )
    port map (
      ADR2 => u_CORTEXM0DS_u_logic_H3wvx4_26318,
      ADR4 => u_CORTEXM0DS_u_logic_Cqovx4,
      ADR3 => u_CORTEXM0DS_u_logic_Df3wx4,
      ADR5 => u_CORTEXM0DS_u_logic_Dkr2z4_28996,
      ADR1 => u_CORTEXM0DS_u_logic_Fhx2z4_28334,
      ADR0 => u_CORTEXM0DS_u_logic_Pxyvx4,
      O => u_CORTEXM0DS_u_logic_L4jvx4
    );
  u_CORTEXM0DS_u_logic_Ekhvx4_SW0_SW1 : X_LUT6
    generic map(
      LOC => "SLICE_X28Y120",
      INIT => X"FFFF3F0F00003000"
    )
    port map (
      ADR0 => '1',
      ADR5 => u_CORTEXM0DS_u_logic_Fhx2z4_28334,
      ADR2 => u_ahb_bridge_u_state_machine_HREADY_0,
      ADR4 => u_CORTEXM0DS_u_logic_D9c2z4_K9c2z4_AND_6705_o,
      ADR3 => u_CORTEXM0DS_u_logic_Pri3z4_13_0,
      ADR1 => u_CORTEXM0DS_u_logic_Kvfwx4_W8c2z4_AND_6701_o,
      O => N376
    );
  u_CORTEXM0DS_u_logic_Mmux_Z78wx4148_SW0 : X_LUT6
    generic map(
      LOC => "SLICE_X28Y121",
      INIT => X"FFAAF0A0FFAAF0A0"
    )
    port map (
      ADR5 => '1',
      ADR1 => '1',
      ADR4 => u_CORTEXM0DS_u_logic_H3awx4_O3awx4_AND_1952_o,
      ADR0 => u_CORTEXM0DS_u_logic_Ns9wx4_B19wx4_XOR_34_o,
      ADR2 => u_CORTEXM0DS_u_logic_Hlzvx4,
      ADR3 => u_CORTEXM0DS_u_logic_P82wx4,
      O => N1466
    );
  u_CORTEXM0DS_u_logic_Mmux_Z78wx4149 : X_LUT6
    generic map(
      LOC => "SLICE_X28Y121",
      INIT => X"000F555F333F777F"
    )
    port map (
      ADR2 => u_CORTEXM0DS_u_logic_Lk9wx4_B19wx4_XOR_33_o,
      ADR5 => u_CORTEXM0DS_u_logic_Gdawx4_B19wx4_XOR_41_o,
      ADR4 => u_CORTEXM0DS_u_logic_Ejawx4_B19wx4_XOR_45_o,
      ADR0 => u_CORTEXM0DS_u_logic_Pg1wx4,
      ADR3 => u_CORTEXM0DS_u_logic_F32wx4,
      ADR1 => u_CORTEXM0DS_u_logic_Hy0wx4,
      O => u_CORTEXM0DS_u_logic_Mmux_Z78wx4151
    );
  u_CORTEXM0DS_u_logic_Mmux_Z78wx4150 : X_LUT6
    generic map(
      LOC => "SLICE_X28Y121",
      INIT => X"FFFF5757FFFF57FF"
    )
    port map (
      ADR5 => u_CORTEXM0DS_u_logic_U6awx4_B19wx4_XOR_37_o,
      ADR1 => u_CORTEXM0DS_u_logic_Wo0wx4,
      ADR3 => u_CORTEXM0DS_u_logic_Lf0wx4,
      ADR2 => u_CORTEXM0DS_u_logic_Oaawx4_B19wx4_XOR_39_o,
      ADR0 => N1466,
      ADR4 => u_CORTEXM0DS_u_logic_Mmux_Z78wx4151,
      O => u_CORTEXM0DS_u_logic_Mmux_Z78wx4152_27200
    );
  u_CORTEXM0DS_u_logic_Glhvx4_SW0_SW0 : X_LUT6
    generic map(
      LOC => "SLICE_X28Y113",
      INIT => X"AAAA2EEEAAAA2E2E"
    )
    port map (
      ADR1 => u_ahb_bridge_u_state_machine_HREADY_0,
      ADR4 => u_CORTEXM0DS_u_logic_D9c2z4_K9c2z4_AND_6705_o,
      ADR2 => u_CORTEXM0DS_u_logic_Keqvx4_Ync2z4_AND_6755_o,
      ADR3 => u_CORTEXM0DS_u_logic_Kvfwx4_W8c2z4_AND_6701_o,
      ADR5 => u_CORTEXM0DS_u_logic_Pri3z4_7_0,
      ADR0 => u_CORTEXM0DS_u_logic_Nbx2z4_28327,
      O => N372
    );
  u_CORTEXM0DS_u_logic_Zuzvx4_SW2_SW0 : X_LUT6
    generic map(
      LOC => "SLICE_X28Y113",
      INIT => X"FFFF8000FFFF8000"
    )
    port map (
      ADR5 => '1',
      ADR3 => u_CORTEXM0DS_u_logic_Roh2z4_5_0,
      ADR0 => u_CORTEXM0DS_u_logic_G6pvx4,
      ADR2 => u_CORTEXM0DS_u_logic_Kvfwx4_W8c2z4_AND_6701_o,
      ADR1 => u_CORTEXM0DS_u_logic_Keqvx4_Ync2z4_AND_6755_o,
      ADR4 => N372,
      O => N1188
    );
  u_CORTEXM0DS_u_logic_I113z4_u_CORTEXM0DS_u_logic_I113z4_BMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => u_CORTEXM0DS_u_logic_Ziwwx4_Gjwwx4_AND_4301_o1_pack_3,
      O => u_CORTEXM0DS_u_logic_Ziwwx4_Gjwwx4_AND_4301_o1_29620
    );
  u_CORTEXM0DS_u_logic_Ia0wx41_SW6 : X_LUT6
    generic map(
      LOC => "SLICE_X28Y116",
      INIT => X"FFFFFFFFDFCF5F0F"
    )
    port map (
      ADR4 => u_CORTEXM0DS_u_logic_Ziwwx4_Gjwwx4_AND_4301_o2_26018,
      ADR1 => u_CORTEXM0DS_u_logic_U2ewx4,
      ADR3 => u_CORTEXM0DS_u_logic_Pri3z4_23_0,
      ADR0 => u_CORTEXM0DS_u_logic_Omcwx4_Vmcwx4_AND_2244_o,
      ADR5 => u_CORTEXM0DS_u_logic_Bpzvx4,
      ADR2 => N905,
      O => N1134
    );
  u_CORTEXM0DS_u_logic_W6iwx41 : X_LUT6
    generic map(
      LOC => "SLICE_X28Y116",
      INIT => X"0000000088000800"
    )
    port map (
      ADR0 => u_CORTEXM0DS_u_logic_Pkwwx4,
      ADR1 => u_CORTEXM0DS_u_logic_Dp7wx4,
      ADR3 => u_CORTEXM0DS_u_logic_R9nwx4,
      ADR5 => u_CORTEXM0DS_u_logic_Vy7wx4,
      ADR4 => u_CORTEXM0DS_u_logic_Ok7wx4,
      ADR2 => u_CORTEXM0DS_u_logic_Fij2z4_25819,
      O => u_CORTEXM0DS_u_logic_W6iwx4
    );
  u_CORTEXM0DS_u_logic_Q8rwx4_X8rwx4_AND_3649_o_SW0 : X_LUT6
    generic map(
      LOC => "SLICE_X28Y116",
      INIT => X"A0A0ACACA0A0ACAC"
    )
    port map (
      ADR3 => '1',
      ADR2 => u_CORTEXM0DS_u_logic_Ffj2z4_25823,
      ADR0 => u_CORTEXM0DS_u_logic_Aok2z4_25881,
      ADR4 => u_CORTEXM0DS_u_logic_Npk2z4_25818,
      ADR1 => u_CORTEXM0DS_u_logic_Tki2z4_25989,
      ADR5 => '1',
      O => N60
    );
  u_CORTEXM0DS_u_logic_Ziwwx4_Gjwwx4_AND_4301_o1 : X_LUT5
    generic map(
      LOC => "SLICE_X28Y116",
      INIT => X"A000AC00"
    )
    port map (
      ADR3 => u_CORTEXM0DS_u_logic_Sgj2z4_25821,
      ADR2 => u_CORTEXM0DS_u_logic_Ffj2z4_25823,
      ADR0 => u_CORTEXM0DS_u_logic_Aok2z4_25881,
      ADR4 => u_CORTEXM0DS_u_logic_Npk2z4_25818,
      ADR1 => u_CORTEXM0DS_u_logic_Tki2z4_25989,
      O => u_CORTEXM0DS_u_logic_Ziwwx4_Gjwwx4_AND_4301_o1_pack_3
    );
  u_CORTEXM0DS_u_logic_I113z4 : X_FF
    generic map(
      LOC => "SLICE_X28Y116",
      INIT => '1'
    )
    port map (
      CE => u_CORTEXM0DS_u_logic_Meyvx4_0,
      CLK => NlwBufferSignal_u_CORTEXM0DS_u_logic_I113z4_CLK,
      I => NlwBufferSignal_u_CORTEXM0DS_u_logic_I113z4_IN,
      O => u_CORTEXM0DS_u_logic_I113z4_25904,
      SET => u_CORTEXM0DS_u_logic_hreset_n_inv,
      RST => GND
    );
  u_CORTEXM0DS_u_logic_Ziwwx4_Gjwwx4_AND_4301_o2 : X_LUT6
    generic map(
      LOC => "SLICE_X28Y116",
      INIT => X"1115111100040000"
    )
    port map (
      ADR0 => u_CORTEXM0DS_u_logic_W6iwx4,
      ADR1 => u_CORTEXM0DS_u_logic_R9nwx4,
      ADR3 => u_CORTEXM0DS_u_logic_Wkwwx4_Ay7wx4_AND_4307_o,
      ADR2 => u_CORTEXM0DS_u_logic_Yp7wx4,
      ADR4 => u_CORTEXM0DS_u_logic_Bpdwx4,
      ADR5 => u_CORTEXM0DS_u_logic_Ziwwx4_Gjwwx4_AND_4301_o1_29620,
      O => u_CORTEXM0DS_u_logic_Ziwwx4_Gjwwx4_AND_4301_o2_26018
    );
  u_CORTEXM0DS_u_logic_Rd73z4 : X_FF
    generic map(
      LOC => "SLICE_X28Y112",
      INIT => '1'
    )
    port map (
      CE => u_CORTEXM0DS_u_logic_Ddyvx4_0,
      CLK => NlwBufferSignal_u_CORTEXM0DS_u_logic_Rd73z4_CLK,
      I => NlwBufferSignal_u_CORTEXM0DS_u_logic_Rd73z4_IN,
      O => u_CORTEXM0DS_u_logic_Rd73z4_27140,
      SET => u_CORTEXM0DS_u_logic_hreset_n_inv,
      RST => GND
    );
  u_CORTEXM0DS_u_logic_X61wx43 : X_LUT6
    generic map(
      LOC => "SLICE_X28Y112",
      INIT => X"FE10FE10FE10FA50"
    )
    port map (
      ADR4 => u_CORTEXM0DS_u_logic_Wfuwx4,
      ADR1 => u_CORTEXM0DS_u_logic_K0pwx4_R0pwx4_AND_3424_o5_26829,
      ADR0 => u_CORTEXM0DS_u_logic_K1owx4_R1owx4_AND_3319_o4,
      ADR2 => N1099,
      ADR3 => N1100,
      ADR5 => u_CORTEXM0DS_u_logic_E4pwx4_L4pwx4_OR_793_o_26934,
      O => u_CORTEXM0DS_u_logic_X61wx43_26617
    );
  u_CORTEXM0DS_u_logic_Rhu2z4 : X_FF
    generic map(
      LOC => "SLICE_X28Y115",
      INIT => '1'
    )
    port map (
      CE => u_CORTEXM0DS_u_logic_Hfyvx4,
      CLK => NlwBufferSignal_u_CORTEXM0DS_u_logic_Rhu2z4_CLK,
      I => NlwBufferSignal_u_CORTEXM0DS_u_logic_Rhu2z4_IN,
      O => u_CORTEXM0DS_u_logic_Rhu2z4_27134,
      SET => u_CORTEXM0DS_u_logic_hreset_n_inv,
      RST => GND
    );
  u_CORTEXM0DS_u_logic_S132z4_Z132z4_AND_5467_o1 : X_LUT6
    generic map(
      LOC => "SLICE_X28Y115",
      INIT => X"1F9F3FBF5FDF7FFF"
    )
    port map (
      ADR1 => u_CORTEXM0DS_u_logic_Yaz2z4_25842,
      ADR4 => u_CORTEXM0DS_u_logic_Ql33z4_27289,
      ADR0 => u_CORTEXM0DS_u_logic_T1d3z4_25833,
      ADR5 => u_CORTEXM0DS_u_logic_Rhu2z4_27134,
      ADR3 => u_CORTEXM0DS_u_logic_B613z4_28730,
      ADR2 => u_CORTEXM0DS_u_logic_H3d3z4_25834,
      O => u_CORTEXM0DS_u_logic_S132z4_Z132z4_AND_5467_o1_27818
    );
  u_CORTEXM0DS_u_logic_Kfr2z4_u_CORTEXM0DS_u_logic_Kfr2z4_DMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => N429,
      O => N429_0
    );
  u_CORTEXM0DS_u_logic_Mb1wx42_SW0 : X_LUT6
    generic map(
      LOC => "SLICE_X28Y111",
      INIT => X"00FA003200FA0032"
    )
    port map (
      ADR2 => u_CORTEXM0DS_u_logic_H4uwx4_O4uwx4_AND_4014_o_26308,
      ADR3 => u_CORTEXM0DS_u_logic_Imnwx4_26045,
      ADR1 => u_CORTEXM0DS_u_logic_Pmnwx4,
      ADR0 => u_CORTEXM0DS_u_logic_Uenwx4_Dgnwx4_AND_4164_o,
      ADR4 => u_CORTEXM0DS_u_logic_Kuuwx4_Ruuwx4_AND_4090_o,
      ADR5 => '1',
      O => N428
    );
  u_CORTEXM0DS_u_logic_Mb1wx42_SW1 : X_LUT5
    generic map(
      LOC => "SLICE_X28Y111",
      INIT => X"00FA0030"
    )
    port map (
      ADR2 => u_CORTEXM0DS_u_logic_H4uwx4_O4uwx4_AND_4014_o_26308,
      ADR3 => u_CORTEXM0DS_u_logic_Imnwx4_26045,
      ADR1 => u_CORTEXM0DS_u_logic_Pmnwx4,
      ADR0 => u_CORTEXM0DS_u_logic_Uenwx4_Dgnwx4_AND_4164_o,
      ADR4 => u_CORTEXM0DS_u_logic_Kuuwx4_Ruuwx4_AND_4090_o,
      O => N429
    );
  u_CORTEXM0DS_u_logic_Mb1wx43_SW0 : X_LUT6
    generic map(
      LOC => "SLICE_X28Y111",
      INIT => X"7373737373FF73FF"
    )
    port map (
      ADR4 => '1',
      ADR2 => u_CORTEXM0DS_u_logic_Xd8wx4,
      ADR0 => u_CORTEXM0DS_u_logic_Hc1wx4,
      ADR1 => u_CORTEXM0DS_u_logic_Tanwx4_D8vwx4_AND_4142_o_26724,
      ADR3 => u_CORTEXM0DS_u_logic_Mb1wx41_28234,
      ADR5 => N428,
      O => N1105
    );
  u_CORTEXM0DS_u_logic_Mb1wx41 : X_LUT6
    generic map(
      LOC => "SLICE_X28Y111",
      INIT => X"FA00FA0032003200"
    )
    port map (
      ADR4 => '1',
      ADR2 => u_CORTEXM0DS_u_logic_H4uwx4_O4uwx4_AND_4014_o_26308,
      ADR1 => u_CORTEXM0DS_u_logic_Pmnwx4,
      ADR3 => u_CORTEXM0DS_u_logic_Rnuwx4_Ynuwx4_AND_4069_o_26309,
      ADR0 => u_CORTEXM0DS_u_logic_Uenwx4_Dgnwx4_AND_4164_o,
      ADR5 => u_CORTEXM0DS_u_logic_Kuuwx4_Ruuwx4_AND_4090_o,
      O => u_CORTEXM0DS_u_logic_Mb1wx41_28234
    );
  u_CORTEXM0DS_u_logic_Kfr2z4 : X_FF
    generic map(
      LOC => "SLICE_X28Y111",
      INIT => '1'
    )
    port map (
      CE => u_CORTEXM0DS_u_logic_Afyvx4,
      CLK => NlwBufferSignal_u_CORTEXM0DS_u_logic_Kfr2z4_CLK,
      I => NlwBufferSignal_u_CORTEXM0DS_u_logic_Kfr2z4_IN,
      O => u_CORTEXM0DS_u_logic_Kfr2z4_27414,
      SET => u_CORTEXM0DS_u_logic_hreset_n_inv,
      RST => GND
    );
  u_CORTEXM0DS_u_logic_Kuuwx4_Ruuwx4_AND_4090_o6 : X_LUT6
    generic map(
      LOC => "SLICE_X28Y111",
      INIT => X"13135F5700000F00"
    )
    port map (
      ADR1 => ahbmi_hrdata_29_IBUF_0,
      ADR0 => u_CORTEXM0DS_u_logic_Mka3z4_27847,
      ADR2 => u_CORTEXM0DS_u_logic_G6owx4,
      ADR4 => u_CORTEXM0DS_u_logic_B7owx4,
      ADR5 => N1789,
      ADR3 => u_CORTEXM0DS_u_logic_Kuuwx4_Ruuwx4_AND_4090_o5,
      O => u_CORTEXM0DS_u_logic_Kuuwx4_Ruuwx4_AND_4090_o
    );
  u_CORTEXM0DS_u_logic_O362z4_K772z4_AND_6037_o1 : X_LUT6
    generic map(
      LOC => "SLICE_X28Y122",
      INIT => X"0031313100F5F5F5"
    )
    port map (
      ADR2 => u_CORTEXM0DS_u_logic_F872z4_M872z4_AND_6041_o,
      ADR1 => u_CORTEXM0DS_u_logic_Mrsvx4,
      ADR5 => u_CORTEXM0DS_u_logic_n16534_29_0,
      ADR0 => u_CORTEXM0DS_u_logic_Gzvvx4,
      ADR4 => u_CORTEXM0DS_u_logic_K1wvx4,
      ADR3 => u_CORTEXM0DS_u_logic_Pri3z4_32_0,
      O => u_CORTEXM0DS_u_logic_O362z4_K772z4_AND_6037_o
    );
  u_CORTEXM0DS_u_logic_htrans_o_1_SW0 : X_LUT6
    generic map(
      LOC => "SLICE_X28Y122",
      INIT => X"FFFFFFFFCCFFCCFF"
    )
    port map (
      ADR0 => '1',
      ADR4 => '1',
      ADR2 => '1',
      ADR3 => u_CORTEXM0DS_u_logic_V2qvx4,
      ADR1 => u_CORTEXM0DS_u_logic_Cb62z4_Jb62z4_AND_5907_o,
      ADR5 => u_CORTEXM0DS_u_logic_O362z4_K772z4_AND_6037_o,
      O => N48
    );
  u_CORTEXM0DS_u_logic_V2qvx41 : X_LUT6
    generic map(
      LOC => "SLICE_X28Y122",
      INIT => X"002300AF2323AFAF"
    )
    port map (
      ADR0 => u_CORTEXM0DS_u_logic_Re72z4_Ye72z4_AND_6067_o,
      ADR4 => u_CORTEXM0DS_u_logic_Mrsvx4,
      ADR2 => u_CORTEXM0DS_u_logic_Gzvvx4,
      ADR3 => u_CORTEXM0DS_u_logic_K1wvx4,
      ADR1 => u_CORTEXM0DS_u_logic_n16534_26_0,
      ADR5 => u_CORTEXM0DS_u_logic_Pri3z4_29_0,
      O => u_CORTEXM0DS_u_logic_V2qvx4
    );
  u_CORTEXM0DS_u_logic_Ohh3z4 : X_FF
    generic map(
      LOC => "SLICE_X28Y122",
      INIT => '1'
    )
    port map (
      CE => VCC,
      CLK => NlwBufferSignal_u_CORTEXM0DS_u_logic_Ohh3z4_CLK,
      I => u_CORTEXM0DS_u_logic_Khnvx4_17928,
      O => u_CORTEXM0DS_u_logic_Ohh3z4_26358,
      SET => u_CORTEXM0DS_u_logic_hreset_n_inv,
      RST => GND
    );
  u_CORTEXM0DS_u_logic_Khnvx4 : X_LUT6
    generic map(
      LOC => "SLICE_X28Y122",
      INIT => X"BBBBFFBB8888FF88"
    )
    port map (
      ADR2 => '1',
      ADR4 => u_CORTEXM0DS_u_logic_V2qvx4,
      ADR3 => u_CORTEXM0DS_u_logic_H3wvx4_26318,
      ADR5 => u_CORTEXM0DS_u_logic_Ohh3z4_26358,
      ADR1 => u_CORTEXM0DS_u_logic_Df3wx4,
      ADR0 => N124,
      O => u_CORTEXM0DS_u_logic_Khnvx4_17928
    );
  u_CORTEXM0DS_u_logic_Lf0wx44 : X_LUT6
    generic map(
      LOC => "SLICE_X28Y123",
      INIT => X"20000000A0000000"
    )
    port map (
      ADR1 => u_CORTEXM0DS_u_logic_Ebh3z4_27206,
      ADR0 => u_CORTEXM0DS_u_logic_Lf0wx42_28988,
      ADR5 => u_CORTEXM0DS_u_logic_Bf9wx4,
      ADR2 => u_CORTEXM0DS_u_logic_D9uwx4,
      ADR4 => u_CORTEXM0DS_u_logic_Lf0wx43_28989,
      ADR3 => u_CORTEXM0DS_u_logic_Lf0wx41_28987,
      O => u_CORTEXM0DS_u_logic_Lf0wx44_25863
    );
  u_CORTEXM0DS_u_logic_Lf0wx45 : X_LUT6
    generic map(
      LOC => "SLICE_X28Y123",
      INIT => X"F535F53505350535"
    )
    port map (
      ADR4 => '1',
      ADR1 => u_CORTEXM0DS_u_logic_Llq2z4_25860,
      ADR0 => u_CORTEXM0DS_u_logic_Tzg3z4_25861,
      ADR2 => u_CORTEXM0DS_u_logic_Duc2z4,
      ADR5 => u_CORTEXM0DS_u_logic_Lf0wx44_25863,
      ADR3 => u_CORTEXM0DS_u_logic_Kuc2z4,
      O => u_CORTEXM0DS_u_logic_Lf0wx4
    );
  u_CORTEXM0DS_u_logic_D9uwx45_SW4 : X_LUT6
    generic map(
      LOC => "SLICE_X28Y123",
      INIT => X"0F5500330F55FF33"
    )
    port map (
      ADR1 => u_CORTEXM0DS_u_logic_Anq2z4_27297,
      ADR5 => u_CORTEXM0DS_u_logic_Poq2z4_27561,
      ADR2 => u_CORTEXM0DS_u_logic_Eqq2z4_27407,
      ADR0 => u_CORTEXM0DS_u_logic_B173z4_28690,
      ADR3 => u_CORTEXM0DS_u_logic_Wzy2z4_26238,
      ADR4 => u_CORTEXM0DS_u_logic_Fgm2z4_26065,
      O => N1330
    );
  u_CORTEXM0DS_u_logic_Anq2z4 : X_FF
    generic map(
      LOC => "SLICE_X28Y123",
      INIT => '1'
    )
    port map (
      CE => u_CORTEXM0DS_u_logic_Siqvx4,
      CLK => NlwBufferSignal_u_CORTEXM0DS_u_logic_Anq2z4_CLK,
      I => NlwBufferSignal_u_CORTEXM0DS_u_logic_Anq2z4_IN,
      O => u_CORTEXM0DS_u_logic_Anq2z4_27297,
      SET => u_CORTEXM0DS_u_logic_hreset_n_inv,
      RST => GND
    );
  u_CORTEXM0DS_u_logic_D9uwx45 : X_LUT6
    generic map(
      LOC => "SLICE_X28Y123",
      INIT => X"FFFFDDDDEEEECCCC"
    )
    port map (
      ADR3 => '1',
      ADR2 => '1',
      ADR1 => u_CORTEXM0DS_u_logic_Rni2z4_26237,
      ADR0 => u_CORTEXM0DS_u_logic_Sjj2z4_26064,
      ADR5 => N1329,
      ADR4 => N1330,
      O => u_CORTEXM0DS_u_logic_D9uwx4
    );
  u_CORTEXM0DS_u_logic_Ktbvx41 : X_LUT6
    generic map(
      LOC => "SLICE_X28Y114",
      INIT => X"000000000CACFCAC"
    )
    port map (
      ADR1 => u_CORTEXM0DS_u_logic_Jw93z4_26804,
      ADR0 => u_CORTEXM0DS_u_logic_Xx93z4_26225,
      ADR2 => u_CORTEXM0DS_u_logic_Duc2z4,
      ADR4 => u_CORTEXM0DS_u_logic_B6bwx4_I6bwx4_AND_2058_o4_28667,
      ADR3 => u_CORTEXM0DS_u_logic_Kuc2z4,
      ADR5 => u_CORTEXM0DS_u_logic_H67wx4_O67wx4_AND_1705_o,
      O => u_CORTEXM0DS_u_logic_Ktbvx4
    );
  u_CORTEXM0DS_u_logic_Fvovx4_SW0 : X_LUT6
    generic map(
      LOC => "SLICE_X28Y114",
      INIT => X"7788708F8877807F"
    )
    port map (
      ADR5 => u_CORTEXM0DS_u_logic_Tyx2z4_27688,
      ADR0 => u_CORTEXM0DS_u_logic_Hxx2z4_28323,
      ADR3 => u_CORTEXM0DS_u_logic_J4x2z4_26038,
      ADR1 => u_CORTEXM0DS_u_logic_Fcj2z4_26073,
      ADR2 => u_CORTEXM0DS_u_logic_Kvfwx4_W8c2z4_AND_6701_o,
      ADR4 => u_CORTEXM0DS_u_logic_D9c2z4_K9c2z4_AND_6705_o,
      O => N108
    );
  u_CORTEXM0DS_u_logic_Fvovx4 : X_LUT6
    generic map(
      LOC => "SLICE_X28Y114",
      INIT => X"00F3F3F300515151"
    )
    port map (
      ADR2 => u_CORTEXM0DS_u_logic_Jhbwx4_Qhbwx4_AND_2093_o,
      ADR0 => u_CORTEXM0DS_u_logic_Mrsvx4,
      ADR5 => N108,
      ADR4 => u_CORTEXM0DS_u_logic_Pri3z4_3_0,
      ADR1 => u_CORTEXM0DS_u_logic_Gzvvx4,
      ADR3 => u_CORTEXM0DS_u_logic_K1wvx4,
      O => u_CORTEXM0DS_u_logic_Fvovx4_26428
    );
  u_CORTEXM0DS_u_logic_Jw93z4 : X_FF
    generic map(
      LOC => "SLICE_X28Y114",
      INIT => '1'
    )
    port map (
      CE => VCC,
      CLK => NlwBufferSignal_u_CORTEXM0DS_u_logic_Jw93z4_CLK,
      I => u_CORTEXM0DS_u_logic_K4mvx4_17769,
      O => u_CORTEXM0DS_u_logic_Jw93z4_26804,
      SET => u_CORTEXM0DS_u_logic_hreset_n_inv,
      RST => GND
    );
  u_CORTEXM0DS_u_logic_K4mvx4 : X_LUT6
    generic map(
      LOC => "SLICE_X28Y114",
      INIT => X"F3C0FBEAF3C0FBEA"
    )
    port map (
      ADR5 => '1',
      ADR4 => u_CORTEXM0DS_u_logic_Fvovx4_26428,
      ADR0 => u_CORTEXM0DS_u_logic_H3wvx4_26318,
      ADR3 => u_CORTEXM0DS_u_logic_Jw93z4_26804,
      ADR1 => u_CORTEXM0DS_u_logic_Df3wx4,
      ADR2 => N130,
      O => u_CORTEXM0DS_u_logic_K4mvx4_17769
    );
  u_CORTEXM0DS_u_logic_Fhx2z4_u_CORTEXM0DS_u_logic_Fhx2z4_CMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => N1192_pack_9,
      O => N1192
    );
  u_CORTEXM0DS_u_logic_Uf1wx4_SW2_SW1 : X_MUX2
    generic map(
      LOC => "SLICE_X28Y119"
    )
    port map (
      IA => N1312,
      IB => N1313,
      O => N1192_pack_9,
      SEL => N376
    );
  u_CORTEXM0DS_u_logic_Uf1wx4_SW2_SW1_F : X_LUT6
    generic map(
      LOC => "SLICE_X28Y119",
      INIT => X"2FAF0FAF22AA00AA"
    )
    port map (
      ADR5 => u_CORTEXM0DS_u_logic_Roh2z4_11_0,
      ADR4 => u_CORTEXM0DS_u_logic_Pmnwx4,
      ADR2 => u_CORTEXM0DS_u_logic_S5pvx4_Qaiwx4_OR_957_o,
      ADR3 => N20,
      ADR1 => u_CORTEXM0DS_u_logic_Xawwx4_Ebwwx4_AND_4265_o,
      ADR0 => N375,
      O => N1312
    );
  u_CORTEXM0DS_u_logic_Uf1wx4_SW2_SW1_G : X_LUT6
    generic map(
      LOC => "SLICE_X28Y119",
      INIT => X"FFFFFFFFFF444F44"
    )
    port map (
      ADR1 => u_CORTEXM0DS_u_logic_Roh2z4_11_0,
      ADR2 => u_CORTEXM0DS_u_logic_Pmnwx4,
      ADR0 => u_CORTEXM0DS_u_logic_S5pvx4_Qaiwx4_OR_957_o,
      ADR3 => N20,
      ADR4 => u_CORTEXM0DS_u_logic_Xawwx4_Ebwwx4_AND_4265_o,
      ADR5 => N375,
      O => N1313
    );
  u_CORTEXM0DS_u_logic_Ekhvx4_SW0_SW0 : X_LUT6
    generic map(
      LOC => "SLICE_X28Y119",
      INIT => X"CC4ECCEECC44CCEE"
    )
    port map (
      ADR1 => u_CORTEXM0DS_u_logic_Fhx2z4_28334,
      ADR0 => u_ahb_bridge_u_state_machine_HREADY_0,
      ADR2 => u_CORTEXM0DS_u_logic_Kvfwx4_W8c2z4_AND_6701_o,
      ADR4 => u_CORTEXM0DS_u_logic_Keqvx4_Ync2z4_AND_6755_o,
      ADR3 => u_CORTEXM0DS_u_logic_D9c2z4_K9c2z4_AND_6705_o,
      ADR5 => u_CORTEXM0DS_u_logic_Pri3z4_13_0,
      O => N375
    );
  u_CORTEXM0DS_u_logic_Fhx2z4 : X_FF
    generic map(
      LOC => "SLICE_X28Y119",
      INIT => '1'
    )
    port map (
      CE => VCC,
      CLK => NlwBufferSignal_u_CORTEXM0DS_u_logic_Fhx2z4_CLK,
      I => u_CORTEXM0DS_u_logic_Ekhvx4_17869,
      O => u_CORTEXM0DS_u_logic_Fhx2z4_28334,
      SET => u_CORTEXM0DS_u_logic_hreset_n_inv,
      RST => GND
    );
  u_CORTEXM0DS_u_logic_Ekhvx4 : X_LUT6
    generic map(
      LOC => "SLICE_X28Y119",
      INIT => X"FFCCFFAAFFCCFFAC"
    )
    port map (
      ADR2 => u_CORTEXM0DS_u_logic_Tanwx4_D8vwx4_AND_4142_o_26724,
      ADR1 => N1191,
      ADR3 => u_CORTEXM0DS_u_logic_G6pvx4_Alywx4_AND_4511_o,
      ADR0 => N1192,
      ADR5 => u_CORTEXM0DS_u_logic_Vovwx4_Cpvwx4_AND_4203_o,
      ADR4 => u_CORTEXM0DS_u_logic_B8nwx4_Havwx4_AND_4151_o_26267,
      O => u_CORTEXM0DS_u_logic_Ekhvx4_17869
    );
  u_CORTEXM0DS_u_logic_U11wx42 : X_LUT6
    generic map(
      LOC => "SLICE_X28Y117",
      INIT => X"BFAFFFFFBFFFFFFF"
    )
    port map (
      ADR1 => u_CORTEXM0DS_u_logic_I113z4_25904,
      ADR5 => u_CORTEXM0DS_u_logic_If33z4_26986,
      ADR2 => u_CORTEXM0DS_u_logic_Rni2z4_26237,
      ADR3 => u_CORTEXM0DS_u_logic_Wzy2z4_26238,
      ADR0 => u_CORTEXM0DS_u_logic_Sjj2z4_26064,
      ADR4 => u_CORTEXM0DS_u_logic_Fgm2z4_26065,
      O => u_CORTEXM0DS_u_logic_U11wx42_28905
    );
  u_CORTEXM0DS_u_logic_Wor2z4 : X_FF
    generic map(
      LOC => "SLICE_X28Y117",
      INIT => '1'
    )
    port map (
      CE => u_CORTEXM0DS_u_logic_Ofyvx4,
      CLK => NlwBufferSignal_u_CORTEXM0DS_u_logic_Wor2z4_CLK,
      I => NlwBufferSignal_u_CORTEXM0DS_u_logic_Wor2z4_IN,
      O => u_CORTEXM0DS_u_logic_Wor2z4_27617,
      SET => u_CORTEXM0DS_u_logic_hreset_n_inv,
      RST => GND
    );
  u_CORTEXM0DS_u_logic_Js32z4_Qs32z4_AND_5571_o1 : X_LUT6
    generic map(
      LOC => "SLICE_X28Y117",
      INIT => X"AFAF00AF23230023"
    )
    port map (
      ADR1 => u_CORTEXM0DS_u_logic_Uku2z4_27590,
      ADR2 => u_CORTEXM0DS_u_logic_W5s2z4_27117,
      ADR3 => u_CORTEXM0DS_u_logic_G1s2z4_27021,
      ADR5 => u_CORTEXM0DS_u_logic_Vp52z4_Zk52z4_OR_1170_o,
      ADR4 => u_CORTEXM0DS_u_logic_Gl52z4_Cc52z4_OR_1163_o,
      ADR0 => u_CORTEXM0DS_u_logic_Vp52z4_Gl52z4_OR_1177_o,
      O => u_CORTEXM0DS_u_logic_Js32z4_Qs32z4_AND_5571_o1_28704
    );
  u_CORTEXM0DS_u_logic_P2uvx4_Mf8vx4_AND_644_o1 : X_LUT6
    generic map(
      LOC => "SLICE_X29Y94",
      INIT => X"0000000004000000"
    )
    port map (
      ADR3 => u_CORTEXM0DS_u_logic_K3l2z4_26158,
      ADR4 => u_CORTEXM0DS_u_logic_Kop2z4_26162,
      ADR0 => u_CORTEXM0DS_u_logic_Lz93z4_26157,
      ADR1 => u_CORTEXM0DS_u_logic_J6i2z4_26161,
      ADR2 => u_CORTEXM0DS_u_logic_Mjl2z4_26160,
      ADR5 => u_CORTEXM0DS_u_logic_Ffs2z4_26159,
      O => u_CORTEXM0DS_u_logic_P2uvx4_Mf8vx4_AND_644_o
    );
  u_CORTEXM0DS_u_logic_Aze3z4 : X_FF
    generic map(
      LOC => "SLICE_X29Y94",
      INIT => '1'
    )
    port map (
      CE => VCC,
      CLK => NlwBufferSignal_u_CORTEXM0DS_u_logic_Aze3z4_CLK,
      I => u_CORTEXM0DS_u_logic_Tqmvx4,
      O => u_CORTEXM0DS_u_logic_Aze3z4_26597,
      SET => u_CORTEXM0DS_u_logic_hreset_n_inv,
      RST => GND
    );
  u_CORTEXM0DS_u_logic_Tqmvx41 : X_LUT6
    generic map(
      LOC => "SLICE_X29Y94",
      INIT => X"F7F37733F5F05500"
    )
    port map (
      ADR2 => u_CORTEXM0DS_u_logic_X7tvx4,
      ADR4 => u_CORTEXM0DS_u_logic_Iwh2z4_9_0,
      ADR0 => u_CORTEXM0DS_u_logic_Aytvx4_Mxtvx4_OR_98_o,
      ADR5 => u_CORTEXM0DS_u_logic_Aze3z4_26597,
      ADR3 => u_CORTEXM0DS_u_logic_Kxe3z4_27809,
      ADR1 => u_CORTEXM0DS_u_logic_F2hvx4_Txtvx4_OR_101_o,
      O => u_CORTEXM0DS_u_logic_Tqmvx4
    );
  u_CORTEXM0DS_u_logic_Tr63z4 : X_FF
    generic map(
      LOC => "SLICE_X28Y128",
      INIT => '1'
    )
    port map (
      CE => u_CORTEXM0DS_u_logic_Ddyvx4_0,
      CLK => NlwBufferSignal_u_CORTEXM0DS_u_logic_Tr63z4_CLK,
      I => NlwBufferSignal_u_CORTEXM0DS_u_logic_Tr63z4_IN,
      O => u_CORTEXM0DS_u_logic_Tr63z4_27326,
      SET => u_CORTEXM0DS_u_logic_hreset_n_inv,
      RST => GND
    );
  u_CORTEXM0DS_u_logic_K1owx4_R1owx4_AND_3319_o1 : X_LUT6
    generic map(
      LOC => "SLICE_X29Y95",
      INIT => X"00130313005F5F5F"
    )
    port map (
      ADR3 => ahbmi_hrdata_8_IBUF_0,
      ADR5 => u_CORTEXM0DS_u_logic_V3o2z4_28595,
      ADR0 => u_CORTEXM0DS_u_logic_Gdo2z4_28135,
      ADR1 => u_CORTEXM0DS_u_logic_A6tvx4,
      ADR2 => u_CORTEXM0DS_u_logic_H6tvx4,
      ADR4 => u_CORTEXM0DS_u_logic_B7owx4,
      O => u_CORTEXM0DS_u_logic_K1owx4_R1owx4_AND_3319_o1_28696
    );
  u_CORTEXM0DS_u_logic_R1w2z4 : X_FF
    generic map(
      LOC => "SLICE_X29Y97",
      INIT => '1'
    )
    port map (
      CE => VCC,
      CLK => NlwBufferSignal_u_CORTEXM0DS_u_logic_R1w2z4_CLK,
      I => u_CORTEXM0DS_u_logic_Ocnvx4_18162,
      O => u_CORTEXM0DS_u_logic_R1w2z4_25951,
      SET => u_CORTEXM0DS_u_logic_hreset_n_inv,
      RST => GND
    );
  u_CORTEXM0DS_u_logic_Ocnvx4 : X_LUT6
    generic map(
      LOC => "SLICE_X29Y97",
      INIT => X"F7F7F5F707070507"
    )
    port map (
      ADR0 => N446_0,
      ADR1 => u_CORTEXM0DS_u_logic_Hq1wx4,
      ADR2 => u_CORTEXM0DS_u_logic_Tbuvx4,
      ADR5 => u_CORTEXM0DS_u_logic_R1w2z4_25951,
      ADR3 => u_CORTEXM0DS_u_logic_Niyvx4_Uiyvx4_AND_982_o3_28592,
      ADR4 => u_CORTEXM0DS_u_logic_B8nwx4_I8nwx4_AND_3224_o_26351,
      O => u_CORTEXM0DS_u_logic_Ocnvx4_18162
    );
  u_CORTEXM0DS_u_logic_Cam2z4 : X_FF
    generic map(
      LOC => "SLICE_X29Y97",
      INIT => '0'
    )
    port map (
      CE => VCC,
      CLK => NlwBufferSignal_u_CORTEXM0DS_u_logic_Cam2z4_CLK,
      I => u_CORTEXM0DS_u_logic_L8mvx4,
      O => u_CORTEXM0DS_u_logic_Cam2z4_25950,
      RST => u_CORTEXM0DS_u_logic_hreset_n_inv,
      SET => GND
    );
  u_CORTEXM0DS_u_logic_L8mvx41 : X_LUT6
    generic map(
      LOC => "SLICE_X29Y97",
      INIT => X"CCCCCCCCF0CCE4CC"
    )
    port map (
      ADR1 => N471,
      ADR4 => u_CORTEXM0DS_u_logic_Pfnwx4_Wfnwx4_AND_3245_o_26315,
      ADR2 => N472_0,
      ADR0 => u_CORTEXM0DS_u_logic_Mitwx4_Titwx4_AND_3934_o,
      ADR3 => N26,
      ADR5 => u_CORTEXM0DS_u_logic_B8nwx4_I8nwx4_AND_3224_o_26351,
      O => u_CORTEXM0DS_u_logic_L8mvx4
    );
  u_CORTEXM0DS_u_logic_Qsa2z41 : X_LUT6
    generic map(
      LOC => "SLICE_X29Y97",
      INIT => X"0000000000008000"
    )
    port map (
      ADR4 => u_CORTEXM0DS_u_logic_Tdp2z4_25946,
      ADR1 => u_CORTEXM0DS_u_logic_Uaj2z4_25947,
      ADR5 => u_CORTEXM0DS_u_logic_G0w2z4_25948,
      ADR3 => u_CORTEXM0DS_u_logic_Trq2z4_25949,
      ADR0 => u_CORTEXM0DS_u_logic_Cam2z4_25950,
      ADR2 => u_CORTEXM0DS_u_logic_R1w2z4_25951,
      O => u_CORTEXM0DS_u_logic_Qsa2z4
    );
  u_CORTEXM0DS_u_logic_U8b2z4_B9b2z4_AND_6575_o15 : X_LUT6
    generic map(
      LOC => "SLICE_X29Y97",
      INIT => X"000000FF0000FFFF"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR4 => u_CORTEXM0DS_u_logic_Tib3z4_27184,
      ADR5 => u_CORTEXM0DS_u_logic_Vgs2z4_27185,
      ADR3 => u_CORTEXM0DS_u_logic_Qsa2z4,
      O => u_CORTEXM0DS_u_logic_U8b2z4_B9b2z4_AND_6575_o16_27191
    );
  u_CORTEXM0DS_u_logic_Joi3z4 : X_FF
    generic map(
      LOC => "SLICE_X28Y127",
      INIT => '1'
    )
    port map (
      CE => u_CORTEXM0DS_u_logic_G02wx4_inv,
      CLK => NlwBufferSignal_u_CORTEXM0DS_u_logic_Joi3z4_CLK,
      I => NlwBufferSignal_u_CORTEXM0DS_u_logic_Joi3z4_IN,
      O => u_CORTEXM0DS_u_logic_Joi3z4_27439,
      SET => u_CORTEXM0DS_u_logic_hreset_n_inv,
      RST => GND
    );
  u_CORTEXM0DS_u_logic_Lf0wx41 : X_LUT6
    generic map(
      LOC => "SLICE_X28Y124",
      INIT => X"F050FF5530103311"
    )
    port map (
      ADR0 => u_CORTEXM0DS_u_logic_Sr53z4_27400,
      ADR1 => u_CORTEXM0DS_u_logic_A933z4_28555,
      ADR4 => u_CORTEXM0DS_u_logic_Ji43z4_27050,
      ADR5 => u_CORTEXM0DS_u_logic_Gsc2z4_Erc2z4_OR_1317_o,
      ADR2 => u_CORTEXM0DS_u_logic_Gsc2z4_Ptc2z4_OR_1318_o,
      ADR3 => u_CORTEXM0DS_u_logic_Gsc2z4_Lrc2z4_OR_1319_o,
      O => u_CORTEXM0DS_u_logic_Lf0wx41_28987
    );
  u_CORTEXM0DS_u_logic_Qe0wx4_SW2 : X_LUT6
    generic map(
      LOC => "SLICE_X28Y124",
      INIT => X"000A00FF00000000"
    )
    port map (
      ADR1 => '1',
      ADR5 => u_ahb_bridge_u_state_machine_HREADY_0,
      ADR2 => u_CORTEXM0DS_u_logic_Kvfwx4_W8c2z4_AND_6701_o,
      ADR4 => u_CORTEXM0DS_u_logic_Keqvx4_Ync2z4_AND_6755_o,
      ADR3 => u_CORTEXM0DS_u_logic_D9c2z4_K9c2z4_AND_6705_o,
      ADR0 => u_CORTEXM0DS_u_logic_Pri3z4_22_0,
      O => N1000
    );
  u_CORTEXM0DS_u_logic_Yjzvx4_SW2 : X_LUT6
    generic map(
      LOC => "SLICE_X28Y124",
      INIT => X"AAAAAAAA2AAA0AAA"
    )
    port map (
      ADR0 => u_CORTEXM0DS_u_logic_Keqvx4_Ync2z4_AND_6755_o,
      ADR5 => u_CORTEXM0DS_u_logic_Tki2z4_25989,
      ADR3 => u_CORTEXM0DS_u_logic_Pri3z4_27_0,
      ADR2 => u_CORTEXM0DS_u_logic_Npk2z4_25818,
      ADR1 => u_CORTEXM0DS_u_logic_Nsk2z4_25994,
      ADR4 => u_CORTEXM0DS_u_logic_Aok2z4_25881,
      O => N827
    );
  u_CORTEXM0DS_u_logic_E5owx44_SW13 : X_LUT6
    generic map(
      LOC => "SLICE_X29Y98",
      INIT => X"4050505000000000"
    )
    port map (
      ADR1 => u_CORTEXM0DS_u_logic_Hzj2z4_26197,
      ADR5 => u_CORTEXM0DS_u_logic_Hzywx4,
      ADR3 => u_CORTEXM0DS_u_logic_E5owx43_0,
      ADR2 => u_CORTEXM0DS_u_logic_C7zwx4_J7zwx4_AND_4564_o,
      ADR4 => u_CORTEXM0DS_u_logic_O6zwx4_Hiuwx4_AND_4562_o,
      ADR0 => u_CORTEXM0DS_u_logic_Ozywx4,
      O => N1168
    );
  u_CORTEXM0DS_u_logic_E5owx44_SW12 : X_LUT6
    generic map(
      LOC => "SLICE_X29Y98",
      INIT => X"8C00AF00FF00FF00"
    )
    port map (
      ADR1 => u_CORTEXM0DS_u_logic_Hzj2z4_26197,
      ADR0 => u_CORTEXM0DS_u_logic_Hzywx4,
      ADR5 => u_CORTEXM0DS_u_logic_E5owx43_0,
      ADR3 => u_CORTEXM0DS_u_logic_C7zwx4_J7zwx4_AND_4564_o,
      ADR4 => u_CORTEXM0DS_u_logic_O6zwx4_Hiuwx4_AND_4562_o,
      ADR2 => u_CORTEXM0DS_u_logic_Ozywx4,
      O => N1167
    );
  u_CORTEXM0DS_u_logic_N4rvx41_SW1 : X_LUT6
    generic map(
      LOC => "SLICE_X29Y98",
      INIT => X"0000101500005555"
    )
    port map (
      ADR4 => u_CORTEXM0DS_u_logic_U7w2z4_25900,
      ADR0 => u_CORTEXM0DS_u_logic_Ywi2z4_25901,
      ADR5 => u_CORTEXM0DS_u_logic_Qjuwx4,
      ADR2 => u_CORTEXM0DS_u_logic_E5owx42_26193,
      ADR3 => N1167,
      ADR1 => N1168,
      O => N628
    );
  u_CORTEXM0DS_u_logic_C9rvx41 : X_LUT6
    generic map(
      LOC => "SLICE_X29Y98",
      INIT => X"12001100125A1155"
    )
    port map (
      ADR0 => u_CORTEXM0DS_u_logic_Gtp2z4_26942,
      ADR1 => N1208,
      ADR5 => N1207,
      ADR4 => N628,
      ADR2 => u_CORTEXM0DS_u_logic_Tuvwx4,
      ADR3 => u_CORTEXM0DS_u_logic_E5owx4,
      O => u_CORTEXM0DS_u_logic_C9rvx41_27426
    );
  u_CORTEXM0DS_u_logic_K1owx4_R1owx4_AND_3319_o2 : X_LUT6
    generic map(
      LOC => "SLICE_X29Y99",
      INIT => X"00000000153F0000"
    )
    port map (
      ADR1 => u_CORTEXM0DS_u_logic_Xeo2z4_26623,
      ADR5 => u_CORTEXM0DS_u_logic_Z4wwx4,
      ADR2 => u_CORTEXM0DS_u_logic_Japwx4,
      ADR0 => u_CORTEXM0DS_u_logic_L5owx4,
      ADR4 => u_CORTEXM0DS_u_logic_K1owx4_R1owx4_AND_3319_o1_28696,
      ADR3 => u_CORTEXM0DS_u_logic_U18wx4,
      O => u_CORTEXM0DS_u_logic_K1owx4_R1owx4_AND_3319_o2_28697
    );
  u_CORTEXM0DS_u_logic_Zbpwx4_Gcpwx4_AND_3447_o4 : X_LUT6
    generic map(
      LOC => "SLICE_X29Y96",
      INIT => X"5500FF005540FFC0"
    )
    port map (
      ADR3 => u_CORTEXM0DS_u_logic_K1owx4_R1owx4_AND_3319_o4,
      ADR2 => u_CORTEXM0DS_u_logic_Zbpwx4_Gcpwx4_AND_3447_o2_29628,
      ADR1 => u_CORTEXM0DS_u_logic_Zbpwx4_Gcpwx4_AND_3447_o3_27827,
      ADR5 => u_CORTEXM0DS_u_logic_Z4wwx4_Zgywx4_OR_1052_o,
      ADR4 => u_CORTEXM0DS_u_logic_B7owx4,
      ADR0 => ahbmi_hrdata_6_IBUF_0,
      O => u_CORTEXM0DS_u_logic_Zbpwx4_Gcpwx4_AND_3447_o4_28941
    );
  u_CORTEXM0DS_u_logic_Zbpwx4_Gcpwx4_AND_3447_o5 : X_LUT6
    generic map(
      LOC => "SLICE_X29Y96",
      INIT => X"0000FF00FF00FF00"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR4 => u_CORTEXM0DS_u_logic_L5owx4,
      ADR3 => u_CORTEXM0DS_u_logic_Zbpwx4_Gcpwx4_AND_3447_o4_28941,
      ADR5 => u_CORTEXM0DS_u_logic_J7ewx4_0,
      O => u_CORTEXM0DS_u_logic_Zbpwx4_Gcpwx4_AND_3447_o
    );
  u_CORTEXM0DS_u_logic_Zbpwx4_Gcpwx4_AND_3447_o1 : X_LUT6
    generic map(
      LOC => "SLICE_X29Y96",
      INIT => X"1111333355557777"
    )
    port map (
      ADR3 => '1',
      ADR2 => '1',
      ADR1 => u_CORTEXM0DS_u_logic_Lns2z4_26708,
      ADR0 => u_CORTEXM0DS_u_logic_Q6l2z4_26935,
      ADR4 => u_CORTEXM0DS_u_logic_Egywx4_B5hvx4_AND_4492_o,
      ADR5 => u_CORTEXM0DS_u_logic_Aeywx4_L9hvx4_AND_4487_o,
      O => u_CORTEXM0DS_u_logic_Zbpwx4_Gcpwx4_AND_3447_o1_29629
    );
  u_CORTEXM0DS_u_logic_Zbpwx4_Gcpwx4_AND_3447_o2 : X_LUT6
    generic map(
      LOC => "SLICE_X29Y96",
      INIT => X"CDDD0155CFFF0377"
    )
    port map (
      ADR1 => u_CORTEXM0DS_u_logic_J6i2z4_26161,
      ADR5 => u_CORTEXM0DS_u_logic_Jxs2z4_26738,
      ADR2 => u_CORTEXM0DS_u_logic_Lhd3z4_27398,
      ADR3 => u_CORTEXM0DS_u_logic_Egywx4_B5hvx4_AND_4492_o,
      ADR0 => u_CORTEXM0DS_u_logic_Aeywx4_L9hvx4_AND_4487_o,
      ADR4 => u_CORTEXM0DS_u_logic_Zbpwx4_Gcpwx4_AND_3447_o1_29629,
      O => u_CORTEXM0DS_u_logic_Zbpwx4_Gcpwx4_AND_3447_o2_29628
    );
  u_CORTEXM0DS_u_logic_Xnqwx4_Eoqwx4_AND_3578_o4 : X_LUT6
    generic map(
      LOC => "SLICE_X29Y101",
      INIT => X"00777777003F3F3F"
    )
    port map (
      ADR5 => u_CORTEXM0DS_u_logic_Ffs2z4_26159,
      ADR0 => u_CORTEXM0DS_u_logic_Mbt2z4_27431,
      ADR2 => ahbmi_hrdata_26_IBUF_0,
      ADR1 => u_CORTEXM0DS_u_logic_Vssvx4,
      ADR4 => u_CORTEXM0DS_u_logic_Pxb3z4_26446,
      ADR3 => u_CORTEXM0DS_u_logic_Ts5wx4,
      O => u_CORTEXM0DS_u_logic_Xnqwx4_Eoqwx4_AND_3578_o4_29633
    );
  u_CORTEXM0DS_u_logic_Xnqwx4_Eoqwx4_AND_3578_o5_SW0 : X_LUT6
    generic map(
      LOC => "SLICE_X29Y101",
      INIT => X"FEEEFCCCFAAAF000"
    )
    port map (
      ADR4 => u_CORTEXM0DS_u_logic_Bec3z4_26443,
      ADR0 => u_CORTEXM0DS_u_logic_M5tvx4,
      ADR3 => u_CORTEXM0DS_u_logic_H6tvx4,
      ADR2 => u_CORTEXM0DS_u_logic_Gha3z4_27281,
      ADR1 => u_CORTEXM0DS_u_logic_Japwx4,
      ADR5 => u_CORTEXM0DS_u_logic_M2b3z4_26625,
      O => N1344
    );
  u_CORTEXM0DS_u_logic_Tkdwx41 : X_LUT6
    generic map(
      LOC => "SLICE_X29Y101",
      INIT => X"FF00CCCCAAAAF0F0"
    )
    port map (
      ADR2 => u_CORTEXM0DS_u_logic_Pybwx4,
      ADR0 => u_CORTEXM0DS_u_logic_Lr9wx4,
      ADR1 => u_CORTEXM0DS_u_logic_Bywwx4,
      ADR3 => u_CORTEXM0DS_u_logic_Svqwx4,
      ADR4 => u_CORTEXM0DS_u_logic_Y5ywx4_0,
      ADR5 => u_CORTEXM0DS_u_logic_D5ywx4,
      O => u_CORTEXM0DS_u_logic_Tkdwx4
    );
  u_CORTEXM0DS_u_logic_Gha3z4 : X_FF
    generic map(
      LOC => "SLICE_X29Y101",
      INIT => '1'
    )
    port map (
      CE => u_CORTEXM0DS_u_logic_C5ovx4,
      CLK => NlwBufferSignal_u_CORTEXM0DS_u_logic_Gha3z4_CLK,
      I => NlwBufferSignal_u_CORTEXM0DS_u_logic_Gha3z4_IN,
      O => u_CORTEXM0DS_u_logic_Gha3z4_27281,
      SET => u_CORTEXM0DS_u_logic_hreset_n_inv,
      RST => GND
    );
  u_CORTEXM0DS_u_logic_Xnqwx4_Eoqwx4_AND_3578_o5 : X_LUT6
    generic map(
      LOC => "SLICE_X29Y101",
      INIT => X"ABAA0000ABAAABAA"
    )
    port map (
      ADR5 => u_CORTEXM0DS_u_logic_Bzowx4,
      ADR0 => u_CORTEXM0DS_u_logic_K1owx4_R1owx4_AND_3319_o4,
      ADR3 => u_CORTEXM0DS_u_logic_Xnqwx4_Eoqwx4_AND_3578_o4_29633,
      ADR2 => u_CORTEXM0DS_u_logic_A6tvx4,
      ADR1 => N1344,
      ADR4 => u_CORTEXM0DS_u_logic_Tkdwx4,
      O => u_CORTEXM0DS_u_logic_Xnqwx4_Eoqwx4_AND_3578_o5_26109
    );
  u_CORTEXM0DS_u_logic_Ywi2z4_u_CORTEXM0DS_u_logic_Ywi2z4_CMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => u_CORTEXM0DS_u_logic_Z4wwx4_pack_8,
      O => u_CORTEXM0DS_u_logic_Z4wwx4
    );
  u_CORTEXM0DS_u_logic_D6qwx4_K6qwx4_AND_3532_o_SW0 : X_LUT6
    generic map(
      LOC => "SLICE_X29Y92",
      INIT => X"A0A0A0A0A0A0FFA0"
    )
    port map (
      ADR1 => '1',
      ADR4 => u_CORTEXM0DS_u_logic_Wfuwx4,
      ADR3 => u_CORTEXM0DS_u_logic_Hzj2z4_26197,
      ADR5 => u_CORTEXM0DS_u_logic_K1owx4_R1owx4_AND_3319_o4,
      ADR0 => u_CORTEXM0DS_u_logic_B7owx4,
      ADR2 => ahbmi_hrdata_2_IBUF_0,
      O => N144
    );
  u_CORTEXM0DS_u_logic_Wfuwx41 : X_LUT6
    generic map(
      LOC => "SLICE_X29Y92",
      INIT => X"FFFFF7FFFFFFF7FF"
    )
    port map (
      ADR3 => u_CORTEXM0DS_u_logic_Ffs2z4_26159,
      ADR1 => u_CORTEXM0DS_u_logic_J6i2z4_26161,
      ADR2 => u_CORTEXM0DS_u_logic_Mjl2z4_26160,
      ADR4 => u_CORTEXM0DS_u_logic_Kop2z4_26162,
      ADR0 => u_CORTEXM0DS_u_logic_Lz93z4_26157,
      ADR5 => '1',
      O => u_CORTEXM0DS_u_logic_Wfuwx4
    );
  u_CORTEXM0DS_u_logic_Z4wwx41 : X_LUT5
    generic map(
      LOC => "SLICE_X29Y92",
      INIT => X"00080000"
    )
    port map (
      ADR3 => u_CORTEXM0DS_u_logic_Ffs2z4_26159,
      ADR1 => u_CORTEXM0DS_u_logic_J6i2z4_26161,
      ADR2 => u_CORTEXM0DS_u_logic_Mjl2z4_26160,
      ADR4 => u_CORTEXM0DS_u_logic_Kop2z4_26162,
      ADR0 => u_CORTEXM0DS_u_logic_Lz93z4_26157,
      O => u_CORTEXM0DS_u_logic_Z4wwx4_pack_8
    );
  u_CORTEXM0DS_u_logic_Z4wwx4_Zgywx4_OR_1052_o1 : X_LUT6
    generic map(
      LOC => "SLICE_X29Y92",
      INIT => X"FFFFFFFF08000000"
    )
    port map (
      ADR5 => u_CORTEXM0DS_u_logic_Z4wwx4,
      ADR3 => u_CORTEXM0DS_u_logic_Kop2z4_26162,
      ADR4 => u_CORTEXM0DS_u_logic_Mjl2z4_26160,
      ADR1 => u_CORTEXM0DS_u_logic_J6i2z4_26161,
      ADR0 => u_CORTEXM0DS_u_logic_Ffs2z4_26159,
      ADR2 => u_CORTEXM0DS_u_logic_Lz93z4_26157,
      O => u_CORTEXM0DS_u_logic_Z4wwx4_Zgywx4_OR_1052_o
    );
  u_CORTEXM0DS_u_logic_Ywi2z4 : X_FF
    generic map(
      LOC => "SLICE_X29Y92",
      INIT => '0'
    )
    port map (
      CE => VCC,
      CLK => NlwBufferSignal_u_CORTEXM0DS_u_logic_Ywi2z4_CLK,
      I => u_CORTEXM0DS_u_logic_Owgvx4,
      O => u_CORTEXM0DS_u_logic_Ywi2z4_25901,
      RST => u_CORTEXM0DS_u_logic_hreset_n_inv,
      SET => GND
    );
  u_CORTEXM0DS_u_logic_Owgvx41 : X_LUT6
    generic map(
      LOC => "SLICE_X29Y92",
      INIT => X"AFAFFFFF23003300"
    )
    port map (
      ADR0 => u_CORTEXM0DS_u_logic_R1w2z4_25951,
      ADR2 => u_CORTEXM0DS_u_logic_Fsyvx4,
      ADR4 => u_CORTEXM0DS_u_logic_Ye4wx4,
      ADR5 => u_CORTEXM0DS_u_logic_Ywi2z4_25901,
      ADR3 => u_CORTEXM0DS_u_logic_Cztvx4_26699,
      ADR1 => u_CORTEXM0DS_u_logic_Wfuwx4,
      O => u_CORTEXM0DS_u_logic_Owgvx4
    );
  u_CORTEXM0DS_u_logic_U8b2z4_B9b2z4_AND_6575_o10 : X_LUT6
    generic map(
      LOC => "SLICE_X29Y93",
      INIT => X"0007070700777777"
    )
    port map (
      ADR5 => u_CORTEXM0DS_u_logic_Tib3z4_27184,
      ADR4 => u_CORTEXM0DS_u_logic_Vgs2z4_27185,
      ADR0 => u_CORTEXM0DS_u_logic_P2a3z4_26217,
      ADR2 => u_CORTEXM0DS_u_logic_Kwa2z4,
      ADR3 => u_CORTEXM0DS_u_logic_Qsa2z4,
      ADR1 => u_CORTEXM0DS_u_logic_Sta2z4,
      O => u_CORTEXM0DS_u_logic_U8b2z4_B9b2z4_AND_6575_o11_29627
    );
  u_CORTEXM0DS_u_logic_U8b2z4_B9b2z4_AND_6575_o12 : X_LUT6
    generic map(
      LOC => "SLICE_X29Y93",
      INIT => X"20000000A0000000"
    )
    port map (
      ADR1 => u_CORTEXM0DS_u_logic_Z4l2z4_26657,
      ADR5 => u_CORTEXM0DS_u_logic_Jruvx4,
      ADR4 => u_CORTEXM0DS_u_logic_SF2841,
      ADR2 => u_CORTEXM0DS_u_logic_U8b2z4_B9b2z4_AND_6575_o12_27182,
      ADR0 => u_CORTEXM0DS_u_logic_SF2842,
      ADR3 => u_CORTEXM0DS_u_logic_U8b2z4_B9b2z4_AND_6575_o11_29627,
      O => u_CORTEXM0DS_u_logic_U8b2z4_B9b2z4_AND_6575_o13
    );
  u_CORTEXM0DS_u_logic_Sta2z41 : X_LUT6
    generic map(
      LOC => "SLICE_X29Y93",
      INIT => X"0000004000000000"
    )
    port map (
      ADR3 => u_CORTEXM0DS_u_logic_Tdp2z4_25946,
      ADR0 => u_CORTEXM0DS_u_logic_Uaj2z4_25947,
      ADR5 => u_CORTEXM0DS_u_logic_G0w2z4_25948,
      ADR4 => u_CORTEXM0DS_u_logic_Trq2z4_25949,
      ADR1 => u_CORTEXM0DS_u_logic_Cam2z4_25950,
      ADR2 => u_CORTEXM0DS_u_logic_R1w2z4_25951,
      O => u_CORTEXM0DS_u_logic_Sta2z4
    );
  u_CORTEXM0DS_u_logic_P2a3z4 : X_FF
    generic map(
      LOC => "SLICE_X29Y93",
      INIT => '0'
    )
    port map (
      CE => u_CORTEXM0DS_u_logic_P2uvx4_Mf8vx4_AND_644_o,
      CLK => NlwBufferSignal_u_CORTEXM0DS_u_logic_P2a3z4_CLK,
      I => NlwBufferSignal_u_CORTEXM0DS_u_logic_P2a3z4_IN,
      O => u_CORTEXM0DS_u_logic_P2a3z4_26217,
      RST => u_CORTEXM0DS_u_logic_hreset_n_inv,
      SET => GND
    );
  u_CORTEXM0DS_u_logic_U8b2z4_B9b2z4_AND_6575_o18 : X_LUT6
    generic map(
      LOC => "SLICE_X29Y93",
      INIT => X"000F00FF000FFFFF"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR4 => u_CORTEXM0DS_u_logic_Z4l2z4_26657,
      ADR5 => u_CORTEXM0DS_u_logic_P2a3z4_26217,
      ADR2 => u_CORTEXM0DS_u_logic_Jruvx4,
      ADR3 => u_CORTEXM0DS_u_logic_Sta2z4,
      O => u_CORTEXM0DS_u_logic_U8b2z4_B9b2z4_AND_6575_o19_27193
    );
  u_CORTEXM0DS_u_logic_Lrx2z4_u_CORTEXM0DS_u_logic_Lrx2z4_CMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => N828_pack_10,
      O => N828
    );
  u_CORTEXM0DS_u_logic_Yjzvx4_SW3 : X_MUX2
    generic map(
      LOC => "SLICE_X28Y125"
    )
    port map (
      IA => N1238,
      IB => N1239,
      O => N828_pack_10,
      SEL => u_CORTEXM0DS_u_logic_Pri3z4_27_0
    );
  u_CORTEXM0DS_u_logic_Yjzvx4_SW3_F : X_LUT6
    generic map(
      LOC => "SLICE_X28Y125",
      INIT => X"FFF0FFC0FFFFFFCC"
    )
    port map (
      ADR0 => '1',
      ADR1 => u_CORTEXM0DS_u_logic_Xnqwx4_Eoqwx4_AND_3578_o,
      ADR5 => u_CORTEXM0DS_u_logic_W6iwx4,
      ADR2 => u_CORTEXM0DS_u_logic_Hfqwx4_Ofqwx4_AND_3552_o_0,
      ADR4 => u_CORTEXM0DS_u_logic_Uenwx4_V7rwx4_AND_3647_o,
      ADR3 => u_CORTEXM0DS_u_logic_Keqvx4_Ync2z4_AND_6755_o,
      O => N1238
    );
  u_CORTEXM0DS_u_logic_Yjzvx4_SW3_G : X_LUT6
    generic map(
      LOC => "SLICE_X28Y125",
      INIT => X"FBFBFBF000000000"
    )
    port map (
      ADR5 => u_CORTEXM0DS_u_logic_Kvfwx4_W8c2z4_AND_6701_o,
      ADR3 => u_CORTEXM0DS_u_logic_Uenwx4_V7rwx4_AND_3647_o,
      ADR1 => u_CORTEXM0DS_u_logic_W6iwx4,
      ADR0 => u_CORTEXM0DS_u_logic_Hfqwx4_Ofqwx4_AND_3552_o_0,
      ADR4 => u_CORTEXM0DS_u_logic_Xnqwx4_Eoqwx4_AND_3578_o,
      ADR2 => u_CORTEXM0DS_u_logic_Keqvx4_Ync2z4_AND_6755_o,
      O => N1239
    );
  u_CORTEXM0DS_u_logic_Hihvx4_SW0_SW1 : X_LUT6
    generic map(
      LOC => "SLICE_X28Y125",
      INIT => X"FFE4FF44FF44FF44"
    )
    port map (
      ADR1 => u_CORTEXM0DS_u_logic_Lrx2z4_28166,
      ADR5 => u_CORTEXM0DS_u_logic_Roh2z4_25_0,
      ADR2 => u_CORTEXM0DS_u_logic_Kvfwx4_W8c2z4_AND_6701_o,
      ADR4 => u_CORTEXM0DS_u_logic_Keqvx4_Ync2z4_AND_6755_o,
      ADR0 => u_CORTEXM0DS_u_logic_G6pvx4,
      ADR3 => u_CORTEXM0DS_u_logic_G6pvx4_Alywx4_AND_4511_o,
      O => N400
    );
  u_CORTEXM0DS_u_logic_Lrx2z4 : X_FF
    generic map(
      LOC => "SLICE_X28Y125",
      INIT => '1'
    )
    port map (
      CE => VCC,
      CLK => NlwBufferSignal_u_CORTEXM0DS_u_logic_Lrx2z4_CLK,
      I => u_CORTEXM0DS_u_logic_Hihvx4_18023,
      O => u_CORTEXM0DS_u_logic_Lrx2z4_28166,
      SET => u_CORTEXM0DS_u_logic_hreset_n_inv,
      RST => GND
    );
  u_CORTEXM0DS_u_logic_Hihvx4 : X_LUT6
    generic map(
      LOC => "SLICE_X28Y125",
      INIT => X"E4E4F0E4E4E4CCE4"
    )
    port map (
      ADR1 => N399_0,
      ADR3 => N32,
      ADR5 => N828,
      ADR0 => N827,
      ADR2 => N400,
      ADR4 => u_CORTEXM0DS_u_logic_Q8rwx4_X8rwx4_AND_3649_o_26339,
      O => u_CORTEXM0DS_u_logic_Hihvx4_18023
    );
  u_CORTEXM0DS_u_logic_Eqq2z4 : X_FF
    generic map(
      LOC => "SLICE_X28Y126",
      INIT => '1'
    )
    port map (
      CE => u_CORTEXM0DS_u_logic_Afyvx4,
      CLK => NlwBufferSignal_u_CORTEXM0DS_u_logic_Eqq2z4_CLK,
      I => NlwBufferSignal_u_CORTEXM0DS_u_logic_Eqq2z4_IN,
      O => u_CORTEXM0DS_u_logic_Eqq2z4_27407,
      SET => u_CORTEXM0DS_u_logic_hreset_n_inv,
      RST => GND
    );
  u_CORTEXM0DS_u_logic_Dcs2z4_u_CORTEXM0DS_u_logic_Dcs2z4_CMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => N1785_pack_5,
      O => N1785
    );
  u_CORTEXM0DS_u_logic_Bfhvx4_SW0_SW0 : X_LUT6
    generic map(
      LOC => "SLICE_X29Y111",
      INIT => X"BFFF1050AFFF0050"
    )
    port map (
      ADR2 => u_ahb_bridge_u_state_machine_HREADY_0,
      ADR0 => u_CORTEXM0DS_u_logic_D9c2z4_K9c2z4_AND_6705_o,
      ADR3 => u_CORTEXM0DS_u_logic_Keqvx4_Ync2z4_AND_6755_o,
      ADR1 => u_CORTEXM0DS_u_logic_Kvfwx4_W8c2z4_AND_6701_o,
      ADR5 => u_CORTEXM0DS_u_logic_Pri3z4_10_0,
      ADR4 => u_CORTEXM0DS_u_logic_V4d3z4_27305,
      O => N384
    );
  u_CORTEXM0DS_u_logic_Vq1wx4_SW1 : X_LUT6
    generic map(
      LOC => "SLICE_X29Y111",
      INIT => X"0C0CFF0C0C0CFF0C"
    )
    port map (
      ADR0 => '1',
      ADR3 => u_CORTEXM0DS_u_logic_Imnwx4_26045,
      ADR4 => u_CORTEXM0DS_u_logic_Vctwx4_Cdtwx4_AND_3918_o_26482,
      ADR1 => u_CORTEXM0DS_u_logic_Pmnwx4,
      ADR2 => u_CORTEXM0DS_u_logic_A5twx4_H5twx4_AND_3887_o,
      ADR5 => '1',
      O => N448
    );
  u_CORTEXM0DS_u_logic_Vq1wx4_SW3_SW0 : X_LUT5
    generic map(
      LOC => "SLICE_X29Y111",
      INIT => X"A2A200A2"
    )
    port map (
      ADR0 => N18,
      ADR3 => u_CORTEXM0DS_u_logic_Imnwx4_26045,
      ADR4 => u_CORTEXM0DS_u_logic_Vctwx4_Cdtwx4_AND_3918_o_26482,
      ADR1 => u_CORTEXM0DS_u_logic_Pmnwx4,
      ADR2 => u_CORTEXM0DS_u_logic_A5twx4_H5twx4_AND_3887_o,
      O => N1785_pack_5
    );
  u_CORTEXM0DS_u_logic_Vctwx4_Cdtwx4_AND_3918_o : X_LUT6
    generic map(
      LOC => "SLICE_X29Y111",
      INIT => X"0000000000005D7F"
    )
    port map (
      ADR4 => u_CORTEXM0DS_u_logic_Z4wwx4_H3owx4_AND_4240_o,
      ADR5 => N168,
      ADR1 => u_CORTEXM0DS_u_logic_Qdtwx4,
      ADR2 => u_CORTEXM0DS_u_logic_Letwx4,
      ADR3 => u_CORTEXM0DS_u_logic_U2ewx4,
      ADR0 => u_CORTEXM0DS_u_logic_L5owx4,
      O => u_CORTEXM0DS_u_logic_Vctwx4_Cdtwx4_AND_3918_o_26482
    );
  u_CORTEXM0DS_u_logic_Dcs2z4 : X_FF
    generic map(
      LOC => "SLICE_X29Y111",
      INIT => '1'
    )
    port map (
      CE => u_CORTEXM0DS_u_logic_Pu1wx4_inv_0,
      CLK => NlwBufferSignal_u_CORTEXM0DS_u_logic_Dcs2z4_CLK,
      I => NlwBufferSignal_u_CORTEXM0DS_u_logic_Dcs2z4_IN,
      O => u_CORTEXM0DS_u_logic_Dcs2z4_27265,
      SET => u_CORTEXM0DS_u_logic_hreset_n_inv,
      RST => GND
    );
  u_CORTEXM0DS_u_logic_Vq1wx4_SW3 : X_LUT6
    generic map(
      LOC => "SLICE_X29Y111",
      INIT => X"5500DD88F5A0DD88"
    )
    port map (
      ADR1 => u_CORTEXM0DS_u_logic_V4d3z4_27305,
      ADR5 => u_CORTEXM0DS_u_logic_Kvfwx4_W8c2z4_AND_6701_o,
      ADR4 => u_CORTEXM0DS_u_logic_G6pvx4,
      ADR2 => u_CORTEXM0DS_u_logic_Pri3z4_10_0,
      ADR3 => N384,
      ADR0 => N1785,
      O => N596
    );
  u_CORTEXM0DS_u_logic_Fvz2z4_u_CORTEXM0DS_u_logic_Fvz2z4_BMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => N776,
      O => N776_0
    );
  u_CORTEXM0DS_u_logic_S3cwx41 : X_LUT6
    generic map(
      LOC => "SLICE_X29Y114",
      INIT => X"EAFFEAEAC0FFC0C0"
    )
    port map (
      ADR2 => u_CORTEXM0DS_u_logic_K1z2z4_26807,
      ADR5 => u_CORTEXM0DS_u_logic_Pty2z4_26040,
      ADR1 => u_CORTEXM0DS_u_logic_H1cwx4,
      ADR0 => u_CORTEXM0DS_u_logic_Y29wx4,
      ADR4 => u_CORTEXM0DS_u_logic_W19wx4,
      ADR3 => u_CORTEXM0DS_u_logic_S132z4_Z132z4_AND_5467_o,
      O => u_CORTEXM0DS_u_logic_S3cwx4
    );
  u_CORTEXM0DS_u_logic_S132z4_Z132z4_AND_5467_o13 : X_LUT6
    generic map(
      LOC => "SLICE_X29Y114",
      INIT => X"EEE0EEE0FFF0AAA0"
    )
    port map (
      ADR0 => u_CORTEXM0DS_u_logic_S132z4_Z132z4_AND_5467_o3_29641,
      ADR5 => u_CORTEXM0DS_u_logic_Svk2z4_25841,
      ADR1 => u_CORTEXM0DS_u_logic_S132z4_Z132z4_AND_5467_o4_27817,
      ADR4 => u_CORTEXM0DS_u_logic_S132z4_Z132z4_AND_5467_o1_27818,
      ADR3 => u_CORTEXM0DS_u_logic_S132z4_Z132z4_AND_5467_o9_27819,
      ADR2 => u_CORTEXM0DS_u_logic_S132z4_Z132z4_AND_5467_o12_27816,
      O => u_CORTEXM0DS_u_logic_S132z4_Z132z4_AND_5467_o
    );
  u_CORTEXM0DS_u_logic_S132z4_Z132z4_AND_5467_o2 : X_LUT6
    generic map(
      LOC => "SLICE_X29Y114",
      INIT => X"FFFF3333FFFF3333"
    )
    port map (
      ADR0 => '1',
      ADR3 => '1',
      ADR2 => '1',
      ADR1 => u_CORTEXM0DS_u_logic_Dcs2z4_27265,
      ADR4 => u_CORTEXM0DS_u_logic_M1j2z4_26013,
      ADR5 => '1',
      O => u_CORTEXM0DS_u_logic_S132z4_Z132z4_AND_5467_o2_29642
    );
  u_CORTEXM0DS_u_logic_Ov62z4_Vv62z4_AND_5989_o4_SW0 : X_LUT5
    generic map(
      LOC => "SLICE_X29Y114",
      INIT => X"0A0AFA0A"
    )
    port map (
      ADR0 => u_CORTEXM0DS_u_logic_Fvz2z4_27083,
      ADR3 => u_CORTEXM0DS_u_logic_Ilp2z4_27084,
      ADR2 => u_CORTEXM0DS_u_logic_Sjj2z4_26064,
      ADR1 => '1',
      ADR4 => u_CORTEXM0DS_u_logic_M1j2z4_26013,
      O => N776
    );
  u_CORTEXM0DS_u_logic_Fvz2z4 : X_FF
    generic map(
      LOC => "SLICE_X29Y114",
      INIT => '1'
    )
    port map (
      CE => u_CORTEXM0DS_u_logic_Teyvx4,
      CLK => NlwBufferSignal_u_CORTEXM0DS_u_logic_Fvz2z4_CLK,
      I => NlwBufferSignal_u_CORTEXM0DS_u_logic_Fvz2z4_IN,
      O => u_CORTEXM0DS_u_logic_Fvz2z4_27083,
      SET => u_CORTEXM0DS_u_logic_hreset_n_inv,
      RST => GND
    );
  u_CORTEXM0DS_u_logic_S132z4_Z132z4_AND_5467_o3 : X_LUT6
    generic map(
      LOC => "SLICE_X29Y114",
      INIT => X"00110011AFFF05FF"
    )
    port map (
      ADR1 => u_CORTEXM0DS_u_logic_Rd73z4_27140,
      ADR2 => u_CORTEXM0DS_u_logic_Z8s2z4_27138,
      ADR3 => u_CORTEXM0DS_u_logic_Yaz2z4_25842,
      ADR5 => u_CORTEXM0DS_u_logic_H3d3z4_25834,
      ADR0 => u_CORTEXM0DS_u_logic_T1d3z4_25833,
      ADR4 => u_CORTEXM0DS_u_logic_S132z4_Z132z4_AND_5467_o2_29642,
      O => u_CORTEXM0DS_u_logic_S132z4_Z132z4_AND_5467_o3_29641
    );
  u_CORTEXM0DS_u_logic_U0vvx4_SW0 : X_LUT6
    generic map(
      LOC => "SLICE_X29Y107",
      INIT => X"FFFFF0F0AAAAA0A0"
    )
    port map (
      ADR3 => '1',
      ADR1 => '1',
      ADR4 => u_CORTEXM0DS_u_logic_Sdnwx4_Zdnwx4_AND_3239_o_26307,
      ADR2 => u_CORTEXM0DS_u_logic_Uttwx4_Butwx4_AND_3979_o,
      ADR0 => u_CORTEXM0DS_u_logic_Zltwx4_Gmtwx4_AND_3949_o,
      ADR5 => u_CORTEXM0DS_u_logic_Tanwx4_Abnwx4_AND_3231_o_26310,
      O => N26
    );
  u_CORTEXM0DS_u_logic_G7x2z4 : X_FF
    generic map(
      LOC => "SLICE_X29Y107",
      INIT => '1'
    )
    port map (
      CE => VCC,
      CLK => NlwBufferSignal_u_CORTEXM0DS_u_logic_G7x2z4_CLK,
      I => u_CORTEXM0DS_u_logic_Bmhvx4_18386,
      O => u_CORTEXM0DS_u_logic_G7x2z4_27741,
      SET => u_CORTEXM0DS_u_logic_hreset_n_inv,
      RST => GND
    );
  u_CORTEXM0DS_u_logic_Bmhvx4 : X_LUT6
    generic map(
      LOC => "SLICE_X29Y107",
      INIT => X"FFFFFFFFAFAACFCC"
    )
    port map (
      ADR3 => u_CORTEXM0DS_u_logic_Roh2z4_2_0,
      ADR2 => u_CORTEXM0DS_u_logic_S5pvx4_Qaiwx4_OR_957_o,
      ADR0 => N381,
      ADR5 => u_CORTEXM0DS_u_logic_G6pvx4_Alywx4_AND_4511_o,
      ADR1 => N648,
      ADR4 => u_CORTEXM0DS_u_logic_B8nwx4_I8nwx4_AND_3224_o_26351,
      O => u_CORTEXM0DS_u_logic_Bmhvx4_18386
    );
  u_CORTEXM0DS_u_logic_U0vvx4_SW4_SW0 : X_LUT6
    generic map(
      LOC => "SLICE_X29Y107",
      INIT => X"CC88CC88C080C080"
    )
    port map (
      ADR4 => '1',
      ADR5 => u_CORTEXM0DS_u_logic_Crtwx4_Jrtwx4_AND_3968_o_26079,
      ADR2 => u_CORTEXM0DS_u_logic_Q5nwx4_X5nwx4_AND_3221_o_26349,
      ADR0 => u_CORTEXM0DS_u_logic_Pfnwx4_Wfnwx4_AND_3245_o_26315,
      ADR3 => u_CORTEXM0DS_u_logic_Mitwx4_Titwx4_AND_3934_o,
      ADR1 => N26,
      O => N1797
    );
  u_CORTEXM0DS_u_logic_U0vvx4_SW4 : X_LUT6
    generic map(
      LOC => "SLICE_X29Y107",
      INIT => X"22FFF0F02200F0F0"
    )
    port map (
      ADR5 => u_CORTEXM0DS_u_logic_G7x2z4_27741,
      ADR1 => u_CORTEXM0DS_u_logic_Kvfwx4_W8c2z4_AND_6701_o,
      ADR3 => u_CORTEXM0DS_u_logic_G6pvx4,
      ADR0 => u_CORTEXM0DS_u_logic_Pri3z4_4_0,
      ADR2 => N381,
      ADR4 => N1797,
      O => N648
    );
  u_CORTEXM0DS_u_logic_P7owx4_W7owx4_AND_3334_o4 : X_LUT6
    generic map(
      LOC => "SLICE_X29Y103",
      INIT => X"070F0303050F0000"
    )
    port map (
      ADR1 => u_CORTEXM0DS_u_logic_M5f3z4_26596,
      ADR0 => u_CORTEXM0DS_u_logic_L5owx4,
      ADR4 => u_CORTEXM0DS_u_logic_P7owx4_W7owx4_AND_3334_o4_29635,
      ADR2 => u_CORTEXM0DS_u_logic_G6owx4,
      ADR3 => u_CORTEXM0DS_u_logic_S08wx4,
      ADR5 => u_CORTEXM0DS_u_logic_P7owx4_W7owx4_AND_3334_o2_28802,
      O => u_CORTEXM0DS_u_logic_P7owx4_W7owx4_AND_3334_o5
    );
  u_CORTEXM0DS_u_logic_P7owx4_W7owx4_AND_3334_o3 : X_LUT6
    generic map(
      LOC => "SLICE_X29Y103",
      INIT => X"30757575FFFFFFFF"
    )
    port map (
      ADR0 => u_CORTEXM0DS_u_logic_Japwx4,
      ADR4 => u_CORTEXM0DS_u_logic_Ts5wx4,
      ADR3 => u_CORTEXM0DS_u_logic_T8f3z4_26858,
      ADR2 => u_CORTEXM0DS_u_logic_Lstwx42_25870,
      ADR1 => u_CORTEXM0DS_u_logic_O5t2z4_25820,
      ADR5 => u_CORTEXM0DS_u_logic_Wai2z4_25867,
      O => u_CORTEXM0DS_u_logic_P7owx4_W7owx4_AND_3334_o4_29635
    );
  u_CORTEXM0DS_u_logic_P7owx4_W7owx4_AND_3334_o1 : X_LUT6
    generic map(
      LOC => "SLICE_X29Y103",
      INIT => X"FFFF0555FFFF0FFF"
    )
    port map (
      ADR1 => '1',
      ADR5 => u_CORTEXM0DS_u_logic_Japwx4,
      ADR3 => u_CORTEXM0DS_u_logic_H6tvx4,
      ADR2 => u_CORTEXM0DS_u_logic_W3f3z4_27800,
      ADR0 => u_CORTEXM0DS_u_logic_M5f3z4_26596,
      ADR4 => u_CORTEXM0DS_u_logic_K1owx4_R1owx4_AND_3319_o4,
      O => u_CORTEXM0DS_u_logic_P7owx4_W7owx4_AND_3334_o1_28804
    );
  u_CORTEXM0DS_u_logic_M5f3z4 : X_FF
    generic map(
      LOC => "SLICE_X29Y103",
      INIT => '1'
    )
    port map (
      CE => VCC,
      CLK => NlwBufferSignal_u_CORTEXM0DS_u_logic_M5f3z4_CLK,
      I => u_CORTEXM0DS_u_logic_Armvx4,
      O => u_CORTEXM0DS_u_logic_M5f3z4_26596,
      SET => u_CORTEXM0DS_u_logic_hreset_n_inv,
      RST => GND
    );
  u_CORTEXM0DS_u_logic_Armvx41 : X_LUT6
    generic map(
      LOC => "SLICE_X29Y103",
      INIT => X"8F8F8888FF8FFF88"
    )
    port map (
      ADR1 => u_CORTEXM0DS_u_logic_X7tvx4,
      ADR0 => u_CORTEXM0DS_u_logic_Iwh2z4_8_0,
      ADR2 => u_CORTEXM0DS_u_logic_Aytvx4_Mxtvx4_OR_98_o,
      ADR3 => u_CORTEXM0DS_u_logic_M5f3z4_26596,
      ADR4 => u_CORTEXM0DS_u_logic_W3f3z4_27800,
      ADR5 => u_CORTEXM0DS_u_logic_F2hvx4_Txtvx4_OR_101_o,
      O => u_CORTEXM0DS_u_logic_Armvx4
    );
  u_CORTEXM0DS_u_logic_P7owx4_W7owx4_AND_3334_o2 : X_LUT6
    generic map(
      LOC => "SLICE_X29Y104",
      INIT => X"040400000CCC0000"
    )
    port map (
      ADR2 => ahbmi_hrdata_16_IBUF_0,
      ADR5 => u_CORTEXM0DS_u_logic_H2f3z4_26857,
      ADR0 => u_CORTEXM0DS_u_logic_F9owx4,
      ADR3 => u_CORTEXM0DS_u_logic_B7owx4,
      ADR1 => u_CORTEXM0DS_u_logic_P7owx4_W7owx4_AND_3334_o1_28804,
      ADR4 => u_CORTEXM0DS_u_logic_P7owx4_W7owx4_AND_3334_o2_28802,
      O => u_CORTEXM0DS_u_logic_P7owx4_W7owx4_AND_3334_o3_28803
    );
  u_CORTEXM0DS_u_logic_P7owx4_W7owx4_AND_3334_o21 : X_LUT6
    generic map(
      LOC => "SLICE_X29Y104",
      INIT => X"33330333FFFF0FFF"
    )
    port map (
      ADR0 => '1',
      ADR2 => u_CORTEXM0DS_u_logic_T8f3z4_26858,
      ADR3 => u_CORTEXM0DS_u_logic_Ts5wx4,
      ADR5 => u_CORTEXM0DS_u_logic_L5owx4,
      ADR4 => u_CORTEXM0DS_u_logic_K1owx4_R1owx4_AND_3319_o4,
      ADR1 => u_CORTEXM0DS_u_logic_S08wx4,
      O => u_CORTEXM0DS_u_logic_P7owx4_W7owx4_AND_3334_o2_28802
    );
  u_CORTEXM0DS_u_logic_R0wwx4_Y0wwx4_AND_4224_o1 : X_LUT6
    generic map(
      LOC => "SLICE_X29Y104",
      INIT => X"F0FFF000CCAACCAA"
    )
    port map (
      ADR0 => u_CORTEXM0DS_u_logic_Ey9wx4,
      ADR4 => u_CORTEXM0DS_u_logic_Hmqwx4,
      ADR2 => u_CORTEXM0DS_u_logic_H2wwx4,
      ADR1 => u_CORTEXM0DS_u_logic_Zkuwx4,
      ADR5 => u_CORTEXM0DS_u_logic_Y5ywx4_0,
      ADR3 => u_CORTEXM0DS_u_logic_D5ywx4,
      O => u_CORTEXM0DS_u_logic_R0wwx4_Y0wwx4_AND_4224_o
    );
  u_CORTEXM0DS_u_logic_Mmux_S08wx411 : X_LUT6
    generic map(
      LOC => "SLICE_X29Y104",
      INIT => X"50145FD71414D7D7"
    )
    port map (
      ADR1 => u_CORTEXM0DS_u_logic_Ark2z4_25827,
      ADR2 => u_CORTEXM0DS_u_logic_Tzxwx4,
      ADR3 => u_CORTEXM0DS_u_logic_M6ywx4,
      ADR5 => u_CORTEXM0DS_u_logic_Y5ywx4_0,
      ADR0 => u_CORTEXM0DS_u_logic_Vgwwx4_Chwwx4_AND_4288_o,
      ADR4 => u_CORTEXM0DS_u_logic_R0wwx4_Y0wwx4_AND_4224_o,
      O => u_CORTEXM0DS_u_logic_S08wx4
    );
  u_CORTEXM0DS_u_logic_Zluvx44_SW2 : X_LUT6
    generic map(
      LOC => "SLICE_X29Y108",
      INIT => X"FEEEFEEE02220222"
    )
    port map (
      ADR4 => '1',
      ADR5 => N394,
      ADR0 => N393,
      ADR2 => u_CORTEXM0DS_u_logic_Pfnwx4_Wfnwx4_AND_3245_o_26315,
      ADR3 => u_CORTEXM0DS_u_logic_Zluvx43_27806,
      ADR1 => u_CORTEXM0DS_u_logic_Zluvx42_26868,
      O => N526
    );
  u_CORTEXM0DS_u_logic_J4x2z4 : X_FF
    generic map(
      LOC => "SLICE_X29Y108",
      INIT => '1'
    )
    port map (
      CE => VCC,
      CLK => NlwBufferSignal_u_CORTEXM0DS_u_logic_J4x2z4_CLK,
      I => u_CORTEXM0DS_u_logic_Imhvx4_18404,
      O => u_CORTEXM0DS_u_logic_J4x2z4_26038,
      SET => u_CORTEXM0DS_u_logic_hreset_n_inv,
      RST => GND
    );
  u_CORTEXM0DS_u_logic_Imhvx4 : X_LUT6
    generic map(
      LOC => "SLICE_X29Y108",
      INIT => X"FFFFF7F5FFFFB3A0"
    )
    port map (
      ADR3 => u_CORTEXM0DS_u_logic_Roh2z4_1_0,
      ADR1 => u_CORTEXM0DS_u_logic_S5pvx4_Qaiwx4_OR_957_o,
      ADR2 => N393,
      ADR4 => u_CORTEXM0DS_u_logic_G6pvx4_Alywx4_AND_4511_o,
      ADR5 => N526,
      ADR0 => u_CORTEXM0DS_u_logic_B8nwx4_I8nwx4_AND_3224_o_26351,
      O => u_CORTEXM0DS_u_logic_Imhvx4_18404
    );
  u_CORTEXM0DS_u_logic_Zluvx42 : X_LUT6
    generic map(
      LOC => "SLICE_X29Y108",
      INIT => X"FCCCF888F000F000"
    )
    port map (
      ADR4 => u_CORTEXM0DS_u_logic_Sdnwx4_Zdnwx4_AND_3239_o_26307,
      ADR3 => u_CORTEXM0DS_u_logic_Swpwx4_Zwpwx4_AND_3507_o,
      ADR0 => u_CORTEXM0DS_u_logic_D6qwx4_K6qwx4_AND_3532_o_26869,
      ADR1 => u_CORTEXM0DS_u_logic_Hfqwx4_Ofqwx4_AND_3552_o_0,
      ADR5 => u_CORTEXM0DS_u_logic_Zluvx41_29638,
      ADR2 => u_CORTEXM0DS_u_logic_O4nwx4_V4nwx4_AND_3218_o41,
      O => u_CORTEXM0DS_u_logic_Zluvx42_26868
    );
  u_CORTEXM0DS_u_logic_Zluvx41 : X_LUT6
    generic map(
      LOC => "SLICE_X29Y108",
      INIT => X"FEFEFE00F0F0F000"
    )
    port map (
      ADR0 => u_CORTEXM0DS_u_logic_Lcowx4_Yw7wx4_OR_973_o,
      ADR1 => u_CORTEXM0DS_u_logic_Zoqwx4_Gpqwx4_AND_3581_o,
      ADR5 => u_CORTEXM0DS_u_logic_Xnqwx4_Eoqwx4_AND_3578_o5_26109,
      ADR3 => u_CORTEXM0DS_u_logic_Swpwx4_Zwpwx4_AND_3507_o,
      ADR4 => u_CORTEXM0DS_u_logic_Q5nwx4_X5nwx4_AND_3221_o_26349,
      ADR2 => u_CORTEXM0DS_u_logic_Tanwx4_Abnwx4_AND_3231_o_26310,
      O => u_CORTEXM0DS_u_logic_Zluvx41_29638
    );
  u_CORTEXM0DS_u_logic_K1owx4_R1owx4_AND_3319_o6_SW1 : X_LUT6
    generic map(
      LOC => "SLICE_X29Y106",
      INIT => X"FFF0A0A0ECE0A0A0"
    )
    port map (
      ADR1 => u_CORTEXM0DS_u_logic_Kfowx4_Rfowx4_AND_3355_o,
      ADR4 => N1497,
      ADR5 => u_CORTEXM0DS_u_logic_Tanwx4_Abnwx4_AND_3231_o_26310,
      ADR3 => u_CORTEXM0DS_u_logic_Pfnwx4_Wfnwx4_AND_3245_o_26315,
      ADR0 => u_CORTEXM0DS_u_logic_Niyvx4_Uiyvx4_AND_982_o51,
      ADR2 => u_CORTEXM0DS_u_logic_P7owx4_W7owx4_AND_3334_o,
      O => N1119
    );
  u_CORTEXM0DS_u_logic_K1owx4_R1owx4_AND_3319_o6_SW0 : X_LUT6
    generic map(
      LOC => "SLICE_X29Y106",
      INIT => X"CF0FCC0CCE0ACC08"
    )
    port map (
      ADR5 => u_CORTEXM0DS_u_logic_Kfowx4_Rfowx4_AND_3355_o,
      ADR2 => N1514_0,
      ADR0 => u_CORTEXM0DS_u_logic_Tanwx4_Abnwx4_AND_3231_o_26310,
      ADR4 => u_CORTEXM0DS_u_logic_Pfnwx4_Wfnwx4_AND_3245_o_26315,
      ADR3 => u_CORTEXM0DS_u_logic_Niyvx4_Uiyvx4_AND_982_o51,
      ADR1 => u_CORTEXM0DS_u_logic_P7owx4_W7owx4_AND_3334_o,
      O => N1118
    );
  u_CORTEXM0DS_u_logic_Niyvx4_Uiyvx4_AND_982_o1 : X_LUT6
    generic map(
      LOC => "SLICE_X29Y106",
      INIT => X"EEE0EEC0EEE00000"
    )
    port map (
      ADR0 => u_CORTEXM0DS_u_logic_Sdnwx4_Zdnwx4_AND_3239_o_26307,
      ADR3 => u_CORTEXM0DS_u_logic_Kfowx4_Rfowx4_AND_3355_o,
      ADR1 => u_CORTEXM0DS_u_logic_Jbowx4_Qbowx4_AND_3347_o,
      ADR4 => u_CORTEXM0DS_u_logic_Pfnwx4_Wfnwx4_AND_3245_o_26315,
      ADR2 => u_CORTEXM0DS_u_logic_Tanwx4_Abnwx4_AND_3231_o_26310,
      ADR5 => u_CORTEXM0DS_u_logic_P7owx4_W7owx4_AND_3334_o,
      O => u_CORTEXM0DS_u_logic_Niyvx4_Uiyvx4_AND_982_o1_28771
    );
  u_CORTEXM0DS_u_logic_P7owx4_W7owx4_AND_3334_o6 : X_LUT6
    generic map(
      LOC => "SLICE_X29Y106",
      INIT => X"F0F0F5F0F0F0F5F4"
    )
    port map (
      ADR5 => N1197,
      ADR4 => u_CORTEXM0DS_u_logic_F9owx4,
      ADR0 => u_CORTEXM0DS_u_logic_B7owx4,
      ADR1 => u_CORTEXM0DS_u_logic_P7owx4_W7owx4_AND_3334_o2_28802,
      ADR2 => u_CORTEXM0DS_u_logic_P7owx4_W7owx4_AND_3334_o3_28803,
      ADR3 => u_CORTEXM0DS_u_logic_P7owx4_W7owx4_AND_3334_o5,
      O => u_CORTEXM0DS_u_logic_P7owx4_W7owx4_AND_3334_o
    );
  u_CORTEXM0DS_u_logic_Oas2z4 : X_FF
    generic map(
      LOC => "SLICE_X29Y112",
      INIT => '1'
    )
    port map (
      CE => u_CORTEXM0DS_u_logic_Afyvx4,
      CLK => NlwBufferSignal_u_CORTEXM0DS_u_logic_Oas2z4_CLK,
      I => NlwBufferSignal_u_CORTEXM0DS_u_logic_Oas2z4_IN,
      O => u_CORTEXM0DS_u_logic_Oas2z4_27139,
      SET => u_CORTEXM0DS_u_logic_hreset_n_inv,
      RST => GND
    );
  u_CORTEXM0DS_u_logic_Ze1wx47 : X_LUT6
    generic map(
      LOC => "SLICE_X29Y112",
      INIT => X"C0CC4044F0FF5055"
    )
    port map (
      ADR0 => u_CORTEXM0DS_u_logic_Gcr2z4_27308,
      ADR5 => u_CORTEXM0DS_u_logic_Kfr2z4_27414,
      ADR3 => u_CORTEXM0DS_u_logic_Dkr2z4_28996,
      ADR2 => u_CORTEXM0DS_u_logic_Gl52z4_Cc52z4_OR_1163_o,
      ADR4 => u_CORTEXM0DS_u_logic_Op52z4_Vb52z4_OR_1173_o,
      ADR1 => u_CORTEXM0DS_u_logic_Vp52z4_Gl52z4_OR_1177_o,
      O => u_CORTEXM0DS_u_logic_Ze1wx47_28711
    );
  u_CORTEXM0DS_u_logic_Imhvx4_SW0_SW1 : X_LUT6
    generic map(
      LOC => "SLICE_X29Y113",
      INIT => X"AA30AAAAAA30AAAA"
    )
    port map (
      ADR5 => '1',
      ADR0 => u_CORTEXM0DS_u_logic_J4x2z4_26038,
      ADR4 => u_ahb_bridge_u_state_machine_HREADY_0,
      ADR3 => u_CORTEXM0DS_u_logic_D9c2z4_K9c2z4_AND_6705_o,
      ADR2 => u_CORTEXM0DS_u_logic_Pri3z4_3_0,
      ADR1 => u_CORTEXM0DS_u_logic_Kvfwx4_W8c2z4_AND_6701_o,
      O => N394
    );
  u_CORTEXM0DS_u_logic_Dmivx4_SW0 : X_LUT6
    generic map(
      LOC => "SLICE_X29Y113",
      INIT => X"88000000F8F00000"
    )
    port map (
      ADR4 => u_CORTEXM0DS_u_logic_O5t2z4_25820,
      ADR3 => u_CORTEXM0DS_u_logic_Aok2z4_25881,
      ADR0 => u_CORTEXM0DS_u_logic_G6d3z4_27304,
      ADR1 => u_CORTEXM0DS_u_logic_Ffj2z4_25823,
      ADR2 => u_CORTEXM0DS_u_logic_V4d3z4_27305,
      ADR5 => u_CORTEXM0DS_u_logic_Ark2z4_25827,
      O => N132
    );
  u_CORTEXM0DS_u_logic_G6d3z4 : X_FF
    generic map(
      LOC => "SLICE_X29Y113",
      INIT => '1'
    )
    port map (
      CE => u_CORTEXM0DS_u_logic_Ro1wx4_28579,
      CLK => NlwBufferSignal_u_CORTEXM0DS_u_logic_G6d3z4_CLK,
      I => u_CORTEXM0DS_u_logic_Ko1wx4,
      O => u_CORTEXM0DS_u_logic_G6d3z4_27304,
      SET => u_CORTEXM0DS_u_logic_hreset_n_inv,
      RST => GND
    );
  u_CORTEXM0DS_u_logic_Mmux_Ko1wx411 : X_LUT6
    generic map(
      LOC => "SLICE_X29Y113",
      INIT => X"DDDDFFFFDD1DFF0F"
    )
    port map (
      ADR1 => u_CORTEXM0DS_u_logic_Mwb2z4_Q5gvx4_AND_6653_o,
      ADR4 => u_CORTEXM0DS_u_logic_Mtqvx43_26057,
      ADR0 => u_CORTEXM0DS_u_logic_Jhbwx4_Qhbwx4_AND_2093_o,
      ADR5 => N448,
      ADR2 => N18,
      ADR3 => u_CORTEXM0DS_u_logic_B8nwx4_Havwx4_AND_4151_o_26267,
      O => u_CORTEXM0DS_u_logic_Ko1wx4
    );
  u_CORTEXM0DS_u_logic_Mmux_Z78wx4120 : X_LUT6
    generic map(
      LOC => "SLICE_X29Y105",
      INIT => X"B3A0FFFFB3A0FFA0"
    )
    port map (
      ADR5 => u_CORTEXM0DS_u_logic_Mmux_Z78wx4148,
      ADR1 => u_CORTEXM0DS_u_logic_Iwdwx4,
      ADR2 => u_CORTEXM0DS_u_logic_Mmux_Z78wx412_27904,
      ADR0 => u_CORTEXM0DS_u_logic_Mmux_Z78wx4118_27954,
      ADR3 => u_CORTEXM0DS_u_logic_Mmux_Z78wx4119_27960,
      ADR4 => u_CORTEXM0DS_u_logic_Bwdwx4,
      O => u_CORTEXM0DS_u_logic_Mmux_Z78wx4120_28079
    );
  u_CORTEXM0DS_u_logic_Bwdwx41 : X_LUT6
    generic map(
      LOC => "SLICE_X29Y105",
      INIT => X"F000F000E000F000"
    )
    port map (
      ADR4 => u_CORTEXM0DS_u_logic_Dp7wx4,
      ADR5 => u_CORTEXM0DS_u_logic_Pkwwx4,
      ADR1 => u_CORTEXM0DS_u_logic_Vy7wx4,
      ADR0 => u_CORTEXM0DS_u_logic_Mcgvx4_Zm7wx4_AND_4311_o_0,
      ADR2 => u_CORTEXM0DS_u_logic_Bpdwx4,
      ADR3 => u_CORTEXM0DS_u_logic_Cbvwx4,
      O => u_CORTEXM0DS_u_logic_Bwdwx4
    );
  u_CORTEXM0DS_u_logic_Cbvwx41 : X_LUT6
    generic map(
      LOC => "SLICE_X29Y105",
      INIT => X"2AAAAAAAFFFFFFFF"
    )
    port map (
      ADR0 => u_CORTEXM0DS_u_logic_Ark2z4_25827,
      ADR4 => u_CORTEXM0DS_u_logic_Y5ywx4_0,
      ADR3 => u_CORTEXM0DS_u_logic_Dw7wx4,
      ADR1 => u_CORTEXM0DS_u_logic_M6ywx4,
      ADR2 => u_CORTEXM0DS_u_logic_Tzxwx4,
      ADR5 => u_CORTEXM0DS_u_logic_Yp7wx4,
      O => u_CORTEXM0DS_u_logic_Cbvwx4
    );
  u_CORTEXM0DS_u_logic_Yp7wx41 : X_LUT6
    generic map(
      LOC => "SLICE_X29Y105",
      INIT => X"00FF000F00000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => u_CORTEXM0DS_u_logic_Fij2z4_25819,
      ADR3 => u_CORTEXM0DS_u_logic_Pkwwx4,
      ADR5 => u_CORTEXM0DS_u_logic_Vy7wx4,
      ADR4 => u_CORTEXM0DS_u_logic_Ok7wx4,
      O => u_CORTEXM0DS_u_logic_Yp7wx4
    );
  u_CORTEXM0DS_u_logic_Kuuwx4_Ruuwx4_AND_4090_o6_SW0 : X_LUT6
    generic map(
      LOC => "SLICE_X29Y102",
      INIT => X"22AA020A22AA020A"
    )
    port map (
      ADR5 => '1',
      ADR3 => u_CORTEXM0DS_u_logic_Uic3z4_27363,
      ADR1 => u_CORTEXM0DS_u_logic_F9owx4,
      ADR2 => u_CORTEXM0DS_u_logic_Bzowx4,
      ADR4 => u_CORTEXM0DS_u_logic_Syuwx4_Zyuwx4_AND_4106_o,
      ADR0 => u_CORTEXM0DS_u_logic_Kuuwx4_Ruuwx4_AND_4090_o2_27485,
      O => N1789
    );
  u_CORTEXM0DS_u_logic_Uqwwx4_Brwwx4_AND_4324_o3 : X_LUT6
    generic map(
      LOC => "SLICE_X29Y110",
      INIT => X"F0F0FC0C0000FC0C"
    )
    port map (
      ADR0 => '1',
      ADR4 => u_CORTEXM0DS_u_logic_C3w2z4_28569,
      ADR2 => u_CORTEXM0DS_u_logic_Wxp2z4_27554,
      ADR1 => u_CORTEXM0DS_u_logic_Huwwx4_Ouwwx4_AND_4335_o,
      ADR5 => u_CORTEXM0DS_u_logic_Fsxwx4_Msxwx4_AND_4433_o,
      ADR3 => u_CORTEXM0DS_u_logic_I5xwx4_P5xwx4_AND_4367_o,
      O => u_CORTEXM0DS_u_logic_Uqwwx4_Brwwx4_AND_4324_o3_27510
    );
  u_CORTEXM0DS_u_logic_Hfxwx4_Ofxwx4_AND_4393_o6_SW4 : X_LUT6
    generic map(
      LOC => "SLICE_X29Y110",
      INIT => X"F0F0F4F4F0F3F7F7"
    )
    port map (
      ADR3 => u_CORTEXM0DS_u_logic_Uqwwx4_Brwwx4_AND_4324_o1_27507,
      ADR2 => u_CORTEXM0DS_u_logic_Aok2z4_25881,
      ADR1 => u_CORTEXM0DS_u_logic_Ffj2z4_25823,
      ADR0 => u_CORTEXM0DS_u_logic_Uqwwx4_Brwwx4_AND_4324_o2_27508,
      ADR4 => N839,
      ADR5 => u_CORTEXM0DS_u_logic_Uqwwx4_Brwwx4_AND_4324_o3_27510,
      O => N1102
    );
  u_CORTEXM0DS_u_logic_K0pwx4_R0pwx4_AND_3424_o6_SW2 : X_LUT6
    generic map(
      LOC => "SLICE_X29Y110",
      INIT => X"AAAF0000888C0000"
    )
    port map (
      ADR4 => u_CORTEXM0DS_u_logic_S9rwx4_Vhvwx4_AND_4177_o,
      ADR3 => u_CORTEXM0DS_u_logic_Vwhvx44121,
      ADR2 => N114_0,
      ADR0 => u_CORTEXM0DS_u_logic_R9nwx4,
      ADR5 => u_CORTEXM0DS_u_logic_X61wx41_27797,
      ADR1 => N437,
      O => N1099
    );
  u_CORTEXM0DS_u_logic_T263z4 : X_FF
    generic map(
      LOC => "SLICE_X29Y109",
      INIT => '1'
    )
    port map (
      CE => u_CORTEXM0DS_u_logic_Kdyvx4,
      CLK => NlwBufferSignal_u_CORTEXM0DS_u_logic_T263z4_CLK,
      I => NlwBufferSignal_u_CORTEXM0DS_u_logic_T263z4_IN,
      O => u_CORTEXM0DS_u_logic_T263z4_26546,
      SET => u_CORTEXM0DS_u_logic_hreset_n_inv,
      RST => GND
    );
  u_CORTEXM0DS_u_logic_Ze1wx49 : X_LUT6
    generic map(
      LOC => "SLICE_X29Y109",
      INIT => X"0777000007770777"
    )
    port map (
      ADR3 => u_CORTEXM0DS_u_logic_Oir2z4_27494,
      ADR1 => u_CORTEXM0DS_u_logic_Zgr2z4_27605,
      ADR4 => u_CORTEXM0DS_u_logic_Sk52z4_Bm52z4_OR_1166_o,
      ADR5 => u_CORTEXM0DS_u_logic_T263z4_26546,
      ADR2 => u_CORTEXM0DS_u_logic_Y21xx4,
      ADR0 => u_CORTEXM0DS_u_logic_C51xx4,
      O => u_CORTEXM0DS_u_logic_Ze1wx49_28712
    );
  u_CORTEXM0DS_u_logic_Ce0wx47_SW0_SW4 : X_LUT6
    generic map(
      LOC => "SLICE_X29Y124",
      INIT => X"F7F7555FF7F7F5FF"
    )
    port map (
      ADR1 => u_CORTEXM0DS_u_logic_Ebh3z4_27206,
      ADR3 => u_CORTEXM0DS_u_logic_Poq2z4_27561,
      ADR5 => u_CORTEXM0DS_u_logic_Eqq2z4_27407,
      ADR0 => u_CORTEXM0DS_u_logic_Svk2z4_25841,
      ADR2 => u_CORTEXM0DS_u_logic_H3d3z4_25834,
      ADR4 => u_CORTEXM0DS_u_logic_T1d3z4_25833,
      O => N1752
    );
  u_CORTEXM0DS_u_logic_Ce0wx47_SW0_SW5 : X_LUT6
    generic map(
      LOC => "SLICE_X29Y124",
      INIT => X"F0FFFFFF5353FFFF"
    )
    port map (
      ADR3 => u_CORTEXM0DS_u_logic_Tch3z4_27492,
      ADR1 => u_CORTEXM0DS_u_logic_Poq2z4_27561,
      ADR0 => u_CORTEXM0DS_u_logic_Eqq2z4_27407,
      ADR4 => u_CORTEXM0DS_u_logic_Svk2z4_25841,
      ADR2 => u_CORTEXM0DS_u_logic_H3d3z4_25834,
      ADR5 => u_CORTEXM0DS_u_logic_T1d3z4_25833,
      O => N1753
    );
  u_CORTEXM0DS_u_logic_Ce0wx47_SW0_SW3 : X_LUT6
    generic map(
      LOC => "SLICE_X29Y124",
      INIT => X"FFFFCF11FFFFCFDD"
    )
    port map (
      ADR2 => u_CORTEXM0DS_u_logic_Anq2z4_27297,
      ADR0 => u_CORTEXM0DS_u_logic_Bf93z4_26821,
      ADR5 => u_CORTEXM0DS_u_logic_Sr53z4_27400,
      ADR3 => u_CORTEXM0DS_u_logic_Svk2z4_25841,
      ADR4 => u_CORTEXM0DS_u_logic_H3d3z4_25834,
      ADR1 => u_CORTEXM0DS_u_logic_T1d3z4_25833,
      O => N1751
    );
  u_CORTEXM0DS_u_logic_Bf93z4 : X_FF
    generic map(
      LOC => "SLICE_X29Y124",
      INIT => '1'
    )
    port map (
      CE => u_CORTEXM0DS_u_logic_Xppvx4_0,
      CLK => NlwBufferSignal_u_CORTEXM0DS_u_logic_Bf93z4_CLK,
      I => NlwBufferSignal_u_CORTEXM0DS_u_logic_Bf93z4_IN,
      O => u_CORTEXM0DS_u_logic_Bf93z4_26821,
      SET => u_CORTEXM0DS_u_logic_hreset_n_inv,
      RST => GND
    );
  u_CORTEXM0DS_u_logic_Ce0wx47_SW0 : X_LUT6
    generic map(
      LOC => "SLICE_X29Y124",
      INIT => X"CCF0CCF0FFFF0000"
    )
    port map (
      ADR0 => '1',
      ADR5 => u_CORTEXM0DS_u_logic_Yaz2z4_25842,
      ADR1 => N1753,
      ADR3 => u_CORTEXM0DS_u_logic_M1j2z4_26013,
      ADR2 => N1752,
      ADR4 => N1751,
      O => N541
    );
  u_CORTEXM0DS_u_logic_Mmux_Z78wx4146 : X_LUT6
    generic map(
      LOC => "SLICE_X29Y119",
      INIT => X"4F4F4444FF4FFF44"
    )
    port map (
      ADR5 => u_CORTEXM0DS_u_logic_Kfawx4_B19wx4_XOR_42_o,
      ADR0 => u_CORTEXM0DS_u_logic_Oaawx4_B19wx4_XOR_39_o,
      ADR2 => u_CORTEXM0DS_u_logic_Ciawx4_B19wx4_XOR_44_o,
      ADR4 => u_CORTEXM0DS_u_logic_Ra1wx4,
      ADR1 => u_CORTEXM0DS_u_logic_Wo0wx4,
      ADR3 => u_CORTEXM0DS_u_logic_U11wx4,
      O => u_CORTEXM0DS_u_logic_Mmux_Z78wx4147_29644
    );
  u_CORTEXM0DS_u_logic_Mmux_Z78wx4147 : X_LUT6
    generic map(
      LOC => "SLICE_X29Y119",
      INIT => X"FFFFFFFF00F0AAFA"
    )
    port map (
      ADR1 => '1',
      ADR2 => u_CORTEXM0DS_u_logic_Lf0wx4,
      ADR3 => u_CORTEXM0DS_u_logic_U6awx4_B19wx4_XOR_37_o,
      ADR0 => u_CORTEXM0DS_u_logic_Qk1wx4,
      ADR4 => u_CORTEXM0DS_u_logic_R99wx4_B19wx4_XOR_32_o,
      ADR5 => u_CORTEXM0DS_u_logic_Mmux_Z78wx4147_29644,
      O => u_CORTEXM0DS_u_logic_Mmux_Z78wx4149_27199
    );
  u_CORTEXM0DS_u_logic_Uf1wx4_SW2_SW0 : X_LUT6
    generic map(
      LOC => "SLICE_X29Y119",
      INIT => X"FFFF8800FFFF0000"
    )
    port map (
      ADR2 => '1',
      ADR1 => u_CORTEXM0DS_u_logic_Roh2z4_11_0,
      ADR5 => u_CORTEXM0DS_u_logic_G6pvx4,
      ADR3 => u_CORTEXM0DS_u_logic_Kvfwx4_W8c2z4_AND_6701_o,
      ADR0 => u_CORTEXM0DS_u_logic_Keqvx4_Ync2z4_AND_6755_o,
      ADR4 => N375,
      O => N1191
    );
  u_CORTEXM0DS_u_logic_haddr_o_22_1 : X_LUT6
    generic map(
      LOC => "SLICE_X29Y119",
      INIT => X"FFFF88F888F888F8"
    )
    port map (
      ADR1 => u_CORTEXM0DS_u_logic_n16534_20_0,
      ADR0 => u_CORTEXM0DS_u_logic_Mrsvx4,
      ADR2 => u_CORTEXM0DS_u_logic_Gzvvx4,
      ADR3 => u_CORTEXM0DS_u_logic_N90wx4,
      ADR4 => u_CORTEXM0DS_u_logic_K1wvx4,
      ADR5 => u_CORTEXM0DS_u_logic_Pri3z4_23_0,
      O => HADDR(22)
    );
  u_CORTEXM0DS_u_logic_haddr_o_31_1 : X_LUT6
    generic map(
      LOC => "SLICE_X29Y123",
      INIT => X"FBFABBAAF3F03300"
    )
    port map (
      ADR5 => u_CORTEXM0DS_u_logic_K1wvx4,
      ADR0 => u_CORTEXM0DS_u_logic_Pri3z4_32_0,
      ADR3 => u_CORTEXM0DS_u_logic_Gzvvx4,
      ADR1 => u_CORTEXM0DS_u_logic_F872z4_M872z4_AND_6041_o,
      ADR4 => u_CORTEXM0DS_u_logic_Mrsvx4,
      ADR2 => u_CORTEXM0DS_u_logic_n16534_29_0,
      O => HADDR(31)
    );
  u_CORTEXM0DS_u_logic_B5u2z4 : X_FF
    generic map(
      LOC => "SLICE_X29Y123",
      INIT => '1'
    )
    port map (
      CE => u_CORTEXM0DS_u_logic_Hfyvx4,
      CLK => NlwBufferSignal_u_CORTEXM0DS_u_logic_B5u2z4_CLK,
      I => NlwBufferSignal_u_CORTEXM0DS_u_logic_B5u2z4_IN,
      O => u_CORTEXM0DS_u_logic_B5u2z4_26520,
      SET => u_CORTEXM0DS_u_logic_hreset_n_inv,
      RST => GND
    );
  u_CORTEXM0DS_u_logic_D9uwx45_SW0 : X_LUT6
    generic map(
      LOC => "SLICE_X29Y123",
      INIT => X"05052277AFAF2277"
    )
    port map (
      ADR3 => u_CORTEXM0DS_u_logic_Bf93z4_26821,
      ADR1 => u_CORTEXM0DS_u_logic_Kev2z4_27430,
      ADR2 => u_CORTEXM0DS_u_logic_Ka83z4_27012,
      ADR5 => u_CORTEXM0DS_u_logic_B5u2z4_26520,
      ADR0 => u_CORTEXM0DS_u_logic_Wzy2z4_26238,
      ADR4 => u_CORTEXM0DS_u_logic_Fgm2z4_26065,
      O => N1329
    );
  u_CORTEXM0DS_u_logic_haddr_o_26_1 : X_LUT6
    generic map(
      LOC => "SLICE_X29Y121",
      INIT => X"FAFEAAEEF0FC00CC"
    )
    port map (
      ADR2 => u_CORTEXM0DS_u_logic_n16534_24_0,
      ADR4 => u_CORTEXM0DS_u_logic_Mrsvx4,
      ADR1 => u_CORTEXM0DS_u_logic_Gzvvx4,
      ADR3 => u_CORTEXM0DS_u_logic_Hlzvx4,
      ADR5 => u_CORTEXM0DS_u_logic_K1wvx4,
      ADR0 => u_CORTEXM0DS_u_logic_Pri3z4_27_0,
      O => HADDR(26)
    );
  u_CORTEXM0DS_u_logic_Mmux_Z78wx4159 : X_LUT6
    generic map(
      LOC => "SLICE_X29Y117",
      INIT => X"FFFFFFFFFFFF0000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => u_CORTEXM0DS_u_logic_Pri3z4_1_0,
      ADR5 => u_CORTEXM0DS_u_logic_Pri3z4_4_0,
      O => u_CORTEXM0DS_u_logic_Mmux_Z78wx4161_29643
    );
  u_CORTEXM0DS_u_logic_Mmux_Z78wx4160 : X_LUT6
    generic map(
      LOC => "SLICE_X29Y117",
      INIT => X"FFFFFFFFFFFFFFFE"
    )
    port map (
      ADR0 => u_CORTEXM0DS_u_logic_Pri3z4_7_0,
      ADR4 => u_CORTEXM0DS_u_logic_Pri3z4_9_0,
      ADR3 => u_CORTEXM0DS_u_logic_Pri3z4_12_0,
      ADR1 => u_CORTEXM0DS_u_logic_Pri3z4_14_0,
      ADR2 => u_CORTEXM0DS_u_logic_Pri3z4_13_0,
      ADR5 => u_CORTEXM0DS_u_logic_Mmux_Z78wx4161_29643,
      O => u_CORTEXM0DS_u_logic_Mmux_Z78wx4162_27989
    );
  u_CORTEXM0DS_u_logic_Qd1wx4_SW0_SW0 : X_LUT6
    generic map(
      LOC => "SLICE_X29Y117",
      INIT => X"F5FBF5FFF0F1F0FF"
    )
    port map (
      ADR3 => u_CORTEXM0DS_u_logic_Pg1wx4,
      ADR0 => u_CORTEXM0DS_u_logic_Ejawx4_B19wx4_XOR_45_o,
      ADR5 => u_CORTEXM0DS_u_logic_X8zvx4,
      ADR1 => u_CORTEXM0DS_u_logic_Muawx4,
      ADR4 => u_CORTEXM0DS_u_logic_Fuawx4_26691,
      ADR2 => u_CORTEXM0DS_u_logic_Bpzvx4,
      O => N343
    );
  u_CORTEXM0DS_u_logic_Vxf3z4 : X_FF
    generic map(
      LOC => "SLICE_X29Y117",
      INIT => '1'
    )
    port map (
      CE => u_CORTEXM0DS_u_logic_Teyvx4,
      CLK => NlwBufferSignal_u_CORTEXM0DS_u_logic_Vxf3z4_CLK,
      I => NlwBufferSignal_u_CORTEXM0DS_u_logic_Vxf3z4_IN,
      O => u_CORTEXM0DS_u_logic_Vxf3z4_26864,
      SET => u_CORTEXM0DS_u_logic_hreset_n_inv,
      RST => GND
    );
  u_CORTEXM0DS_u_logic_Zz1wx4_SW0_SW0 : X_LUT6
    generic map(
      LOC => "SLICE_X29Y117",
      INIT => X"F0FAF0FFFAF3FAFF"
    )
    port map (
      ADR3 => u_CORTEXM0DS_u_logic_F32wx4,
      ADR5 => u_CORTEXM0DS_u_logic_Lk9wx4_B19wx4_XOR_33_o,
      ADR0 => u_CORTEXM0DS_u_logic_X8zvx4,
      ADR1 => u_CORTEXM0DS_u_logic_Muawx4,
      ADR4 => u_CORTEXM0DS_u_logic_Fuawx4_26691,
      ADR2 => u_CORTEXM0DS_u_logic_Bpzvx4,
      O => N341
    );
  u_CORTEXM0DS_u_logic_B943z4 : X_FF
    generic map(
      LOC => "SLICE_X29Y127",
      INIT => '1'
    )
    port map (
      CE => u_CORTEXM0DS_u_logic_Rdyvx4_0,
      CLK => NlwBufferSignal_u_CORTEXM0DS_u_logic_B943z4_CLK,
      I => NlwBufferSignal_u_CORTEXM0DS_u_logic_B943z4_IN,
      O => u_CORTEXM0DS_u_logic_B943z4_27315,
      SET => u_CORTEXM0DS_u_logic_hreset_n_inv,
      RST => GND
    );
  u_CORTEXM0DS_u_logic_Rix2z4 : X_FF
    generic map(
      LOC => "SLICE_X29Y118",
      INIT => '1'
    )
    port map (
      CE => VCC,
      CLK => NlwBufferSignal_u_CORTEXM0DS_u_logic_Rix2z4_CLK,
      I => u_CORTEXM0DS_u_logic_Xjhvx4_18641,
      O => u_CORTEXM0DS_u_logic_Rix2z4_26703,
      SET => u_CORTEXM0DS_u_logic_hreset_n_inv,
      RST => GND
    );
  u_CORTEXM0DS_u_logic_Xjhvx4 : X_LUT6
    generic map(
      LOC => "SLICE_X29Y118",
      INIT => X"FFFF10BFFFFF11BB"
    )
    port map (
      ADR0 => u_CORTEXM0DS_u_logic_Keqvx4_Ync2z4_AND_6755_o,
      ADR1 => N604_0,
      ADR3 => N605,
      ADR4 => u_CORTEXM0DS_u_logic_G6pvx4_Alywx4_AND_4511_o,
      ADR5 => u_CORTEXM0DS_u_logic_X61wx43_26617,
      ADR2 => u_CORTEXM0DS_u_logic_B8nwx4_Havwx4_AND_4151_o_26267,
      O => u_CORTEXM0DS_u_logic_Xjhvx4_18641
    );
  u_CORTEXM0DS_u_logic_Gzvvx44 : X_LUT6
    generic map(
      LOC => "SLICE_X29Y115",
      INIT => X"0000AAAA0000FAFA"
    )
    port map (
      ADR3 => '1',
      ADR1 => '1',
      ADR0 => u_CORTEXM0DS_u_logic_Gzvvx43_28092,
      ADR5 => u_CORTEXM0DS_u_logic_Duc2z4,
      ADR2 => u_CORTEXM0DS_u_logic_I0d2z4_0,
      ADR4 => u_CORTEXM0DS_u_logic_Mrsvx4,
      O => u_CORTEXM0DS_u_logic_Gzvvx4
    );
  u_CORTEXM0DS_u_logic_Mrsvx414 : X_LUT6
    generic map(
      LOC => "SLICE_X29Y115",
      INIT => X"AAA8AAA8A0A0A0A0"
    )
    port map (
      ADR4 => '1',
      ADR5 => u_CORTEXM0DS_u_logic_Ffj2z4_25823,
      ADR3 => u_CORTEXM0DS_u_logic_Mrsvx413_28014,
      ADR1 => u_CORTEXM0DS_u_logic_Mrsvx412_0,
      ADR2 => u_CORTEXM0DS_u_logic_Mrsvx410_26131,
      ADR0 => u_CORTEXM0DS_u_logic_Mrsvx45_28817,
      O => u_CORTEXM0DS_u_logic_Mrsvx4
    );
  u_CORTEXM0DS_u_logic_Yuovx41 : X_LUT6
    generic map(
      LOC => "SLICE_X29Y115",
      INIT => X"00000BBB0BBB0BBB"
    )
    port map (
      ADR0 => u_CORTEXM0DS_u_logic_A272z4_H272z4_AND_6015_o,
      ADR5 => u_CORTEXM0DS_u_logic_Mrsvx4,
      ADR4 => u_CORTEXM0DS_u_logic_n16534_2_0,
      ADR1 => u_CORTEXM0DS_u_logic_Gzvvx4,
      ADR3 => u_CORTEXM0DS_u_logic_K1wvx4,
      ADR2 => u_CORTEXM0DS_u_logic_Pri3z4_5_0,
      O => u_CORTEXM0DS_u_logic_Yuovx4
    );
  u_CORTEXM0DS_u_logic_Ovc3z4 : X_FF
    generic map(
      LOC => "SLICE_X29Y115",
      INIT => '1'
    )
    port map (
      CE => VCC,
      CLK => NlwBufferSignal_u_CORTEXM0DS_u_logic_Ovc3z4_CLK,
      I => u_CORTEXM0DS_u_logic_Bjkvx4_18585,
      O => u_CORTEXM0DS_u_logic_Ovc3z4_26995,
      SET => u_CORTEXM0DS_u_logic_hreset_n_inv,
      RST => GND
    );
  u_CORTEXM0DS_u_logic_Bjkvx4 : X_LUT6
    generic map(
      LOC => "SLICE_X29Y115",
      INIT => X"DDDDFFDD8888FF88"
    )
    port map (
      ADR2 => '1',
      ADR4 => u_CORTEXM0DS_u_logic_Yuovx4,
      ADR3 => u_CORTEXM0DS_u_logic_H3wvx4_26318,
      ADR5 => u_CORTEXM0DS_u_logic_Ovc3z4_26995,
      ADR0 => u_CORTEXM0DS_u_logic_Df3wx4,
      ADR1 => N126,
      O => u_CORTEXM0DS_u_logic_Bjkvx4_18585
    );
  u_CORTEXM0DS_u_logic_Ziwwx4_Gjwwx4_AND_4301_o3_SW8 : X_LUT6
    generic map(
      LOC => "SLICE_X29Y125",
      INIT => X"5500050055000100"
    )
    port map (
      ADR3 => u_ahb_bridge_u_state_machine_HREADY_0,
      ADR2 => u_CORTEXM0DS_u_logic_Keqvx4_Ync2z4_AND_6755_o,
      ADR0 => u_CORTEXM0DS_u_logic_D9c2z4_K9c2z4_AND_6705_o,
      ADR5 => u_CORTEXM0DS_u_logic_Ziwwx4_Gjwwx4_AND_4301_o2_26018,
      ADR4 => u_CORTEXM0DS_u_logic_Cjhvx42_29650,
      ADR1 => u_CORTEXM0DS_u_logic_Et0wx4_27284,
      O => N1150
    );
  u_CORTEXM0DS_u_logic_Cjhvx42 : X_LUT6
    generic map(
      LOC => "SLICE_X29Y125",
      INIT => X"00000000F0500000"
    )
    port map (
      ADR1 => '1',
      ADR3 => u_CORTEXM0DS_u_logic_Nsk2z4_25994,
      ADR2 => u_CORTEXM0DS_u_logic_Npk2z4_25818,
      ADR0 => u_CORTEXM0DS_u_logic_Aok2z4_25881,
      ADR5 => u_CORTEXM0DS_u_logic_Tki2z4_25989,
      ADR4 => u_CORTEXM0DS_u_logic_Pri3z4_19_0,
      O => u_CORTEXM0DS_u_logic_Cjhvx42_29650
    );
  u_CORTEXM0DS_u_logic_Et0wx4 : X_LUT6
    generic map(
      LOC => "SLICE_X29Y125",
      INIT => X"F0A03020F0A03020"
    )
    port map (
      ADR5 => '1',
      ADR1 => u_CORTEXM0DS_u_logic_W6iwx4,
      ADR3 => u_CORTEXM0DS_u_logic_Uenwx4_Lcvwx4_AND_4235_o,
      ADR4 => u_CORTEXM0DS_u_logic_Xnqwx4_Eoqwx4_AND_3578_o,
      ADR0 => u_CORTEXM0DS_u_logic_Hfqwx4_Ofqwx4_AND_3552_o_0,
      ADR2 => N10,
      O => u_CORTEXM0DS_u_logic_Et0wx4_27284
    );
  u_CORTEXM0DS_u_logic_Poq2z4 : X_FF
    generic map(
      LOC => "SLICE_X29Y125",
      INIT => '1'
    )
    port map (
      CE => u_CORTEXM0DS_u_logic_Ofyvx4,
      CLK => NlwBufferSignal_u_CORTEXM0DS_u_logic_Poq2z4_CLK,
      I => NlwBufferSignal_u_CORTEXM0DS_u_logic_Poq2z4_IN,
      O => u_CORTEXM0DS_u_logic_Poq2z4_27561,
      SET => u_CORTEXM0DS_u_logic_hreset_n_inv,
      RST => GND
    );
  u_CORTEXM0DS_u_logic_Ziwwx4_Gjwwx4_AND_4301_o3_SW9 : X_LUT6
    generic map(
      LOC => "SLICE_X29Y125",
      INIT => X"CC00CC00EC00FF00"
    )
    port map (
      ADR5 => u_CORTEXM0DS_u_logic_Keqvx4_Ync2z4_AND_6755_o,
      ADR0 => u_CORTEXM0DS_u_logic_U2ewx4,
      ADR3 => u_CORTEXM0DS_u_logic_G6pvx4,
      ADR2 => u_CORTEXM0DS_u_logic_Ziwwx4_Gjwwx4_AND_4301_o2_26018,
      ADR1 => u_CORTEXM0DS_u_logic_Cjhvx42_29650,
      ADR4 => u_CORTEXM0DS_u_logic_Et0wx4_27284,
      O => N1151
    );
  u_CORTEXM0DS_u_logic_Cy43z4 : X_FF
    generic map(
      LOC => "SLICE_X29Y116",
      INIT => '1'
    )
    port map (
      CE => u_CORTEXM0DS_u_logic_Rdyvx4_0,
      CLK => NlwBufferSignal_u_CORTEXM0DS_u_logic_Cy43z4_CLK,
      I => NlwBufferSignal_u_CORTEXM0DS_u_logic_Cy43z4_IN,
      O => u_CORTEXM0DS_u_logic_Cy43z4_27062,
      SET => u_CORTEXM0DS_u_logic_hreset_n_inv,
      RST => GND
    );
  u_CORTEXM0DS_u_logic_Bjkvx4_SW0 : X_LUT6
    generic map(
      LOC => "SLICE_X29Y116",
      INIT => X"F400440044004400"
    )
    port map (
      ADR3 => u_CORTEXM0DS_u_logic_O5t2z4_25820,
      ADR5 => u_CORTEXM0DS_u_logic_Aok2z4_25881,
      ADR4 => u_CORTEXM0DS_u_logic_Trq2z4_25949,
      ADR2 => u_CORTEXM0DS_u_logic_Ffj2z4_25823,
      ADR1 => u_CORTEXM0DS_u_logic_R8x2z4_28325,
      ADR0 => u_CORTEXM0DS_u_logic_Ark2z4_25827,
      O => N126
    );
  u_CORTEXM0DS_u_logic_Rhi2z4_u_CORTEXM0DS_u_logic_Rhi2z4_DMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => N792_pack_6,
      O => N792
    );
  u_CORTEXM0DS_u_logic_hprot_o_2_H362z4_AND_5880_o2_SW0 : X_LUT6
    generic map(
      LOC => "SLICE_X29Y122",
      INIT => X"CFCC0F00CFCC0F00"
    )
    port map (
      ADR0 => '1',
      ADR2 => u_CORTEXM0DS_u_logic_F872z4_M872z4_AND_6041_o,
      ADR3 => u_CORTEXM0DS_u_logic_Gzvvx4,
      ADR4 => u_CORTEXM0DS_u_logic_K1wvx4,
      ADR1 => u_CORTEXM0DS_u_logic_Pri3z4_32_0,
      ADR5 => '1',
      O => N791
    );
  u_CORTEXM0DS_u_logic_hprot_o_2_H362z4_AND_5880_o2_SW1 : X_LUT5
    generic map(
      LOC => "SLICE_X29Y122",
      INIT => X"CFCCFFFF"
    )
    port map (
      ADR0 => '1',
      ADR2 => u_CORTEXM0DS_u_logic_F872z4_M872z4_AND_6041_o,
      ADR3 => u_CORTEXM0DS_u_logic_Gzvvx4,
      ADR4 => u_CORTEXM0DS_u_logic_K1wvx4,
      ADR1 => u_CORTEXM0DS_u_logic_Pri3z4_32_0,
      O => N792_pack_6
    );
  u_CORTEXM0DS_u_logic_hprot_o_2_H362z4_AND_5880_o3 : X_LUT6
    generic map(
      LOC => "SLICE_X29Y122",
      INIT => X"C4F5CCFFC4F50000"
    )
    port map (
      ADR0 => u_CORTEXM0DS_u_logic_Pri3z4_30_0,
      ADR4 => u_CORTEXM0DS_u_logic_hprot_o_2_H362z4_AND_5880_o1_27118,
      ADR3 => u_CORTEXM0DS_u_logic_Cb62z4_Jb62z4_AND_5907_o,
      ADR1 => HADDR(29),
      ADR5 => N791,
      ADR2 => N792,
      O => u_CORTEXM0DS_u_logic_hprot_o_2_H362z4_AND_5880_o
    );
  u_CORTEXM0DS_u_logic_Cb62z4_Jb62z4_AND_5907_o1 : X_LUT6
    generic map(
      LOC => "SLICE_X29Y122",
      INIT => X"000023AF23AF23AF"
    )
    port map (
      ADR0 => u_CORTEXM0DS_u_logic_Q8zvx4,
      ADR3 => u_CORTEXM0DS_u_logic_Mrsvx4,
      ADR1 => u_CORTEXM0DS_u_logic_n16534_28_0,
      ADR2 => u_CORTEXM0DS_u_logic_Gzvvx4,
      ADR4 => u_CORTEXM0DS_u_logic_K1wvx4,
      ADR5 => u_CORTEXM0DS_u_logic_Pri3z4_31_0,
      O => u_CORTEXM0DS_u_logic_Cb62z4_Jb62z4_AND_5907_o
    );
  u_CORTEXM0DS_u_logic_Rhi2z4 : X_FF
    generic map(
      LOC => "SLICE_X29Y122",
      INIT => '1'
    )
    port map (
      CE => VCC,
      CLK => NlwBufferSignal_u_CORTEXM0DS_u_logic_Rhi2z4_CLK,
      I => u_CORTEXM0DS_u_logic_Velvx4_18689,
      O => u_CORTEXM0DS_u_logic_Rhi2z4_27672,
      SET => u_CORTEXM0DS_u_logic_hreset_n_inv,
      RST => GND
    );
  u_CORTEXM0DS_u_logic_Velvx4 : X_LUT6
    generic map(
      LOC => "SLICE_X29Y122",
      INIT => X"AAFAFFFFAAFA00F0"
    )
    port map (
      ADR1 => '1',
      ADR3 => u_CORTEXM0DS_u_logic_Cb62z4_Jb62z4_AND_5907_o,
      ADR2 => u_CORTEXM0DS_u_logic_H3wvx4_26318,
      ADR5 => u_CORTEXM0DS_u_logic_Rhi2z4_27672,
      ADR4 => u_CORTEXM0DS_u_logic_Df3wx4,
      ADR0 => N142,
      O => u_CORTEXM0DS_u_logic_Velvx4_18689
    );
  u_CORTEXM0DS_u_logic_Ebh3z4 : X_FF
    generic map(
      LOC => "SLICE_X29Y126",
      INIT => '1'
    )
    port map (
      CE => u_CORTEXM0DS_u_logic_Pu1wx4_inv_0,
      CLK => NlwBufferSignal_u_CORTEXM0DS_u_logic_Ebh3z4_CLK,
      I => NlwBufferSignal_u_CORTEXM0DS_u_logic_Ebh3z4_IN,
      O => u_CORTEXM0DS_u_logic_Ebh3z4_27206,
      SET => u_CORTEXM0DS_u_logic_hreset_n_inv,
      RST => GND
    );
  u_CORTEXM0DS_u_logic_Qfzvx44_SW0 : X_LUT6
    generic map(
      LOC => "SLICE_X29Y126",
      INIT => X"00002020FF00FF20"
    )
    port map (
      ADR3 => u_CORTEXM0DS_u_logic_Xd8wx4,
      ADR5 => u_CORTEXM0DS_u_logic_Pdbwx4,
      ADR2 => u_CORTEXM0DS_u_logic_Ark2z4_25827,
      ADR1 => u_CORTEXM0DS_u_logic_Npk2z4_25818,
      ADR0 => u_CORTEXM0DS_u_logic_Pdi2z4_26208,
      ADR4 => u_CORTEXM0DS_u_logic_Nsk2z4_25994,
      O => N426
    );
  u_CORTEXM0DS_u_logic_V1l2z4 : X_FF
    generic map(
      LOC => "SLICE_X29Y128",
      INIT => '1'
    )
    port map (
      CE => VCC,
      CLK => NlwBufferSignal_u_CORTEXM0DS_u_logic_V1l2z4_CLK,
      I => u_CORTEXM0DS_u_logic_O3ivx4_18812,
      O => u_CORTEXM0DS_u_logic_V1l2z4_28593,
      SET => u_CORTEXM0DS_u_logic_hreset_n_inv,
      RST => GND
    );
  u_CORTEXM0DS_u_logic_O3ivx4 : X_LUT6
    generic map(
      LOC => "SLICE_X29Y128",
      INIT => X"AEAEFFFFAEAE0C0C"
    )
    port map (
      ADR3 => '1',
      ADR2 => u_CORTEXM0DS_u_logic_O362z4_K772z4_AND_6037_o,
      ADR1 => u_CORTEXM0DS_u_logic_H3wvx4_26318,
      ADR5 => u_CORTEXM0DS_u_logic_V1l2z4_28593,
      ADR4 => u_CORTEXM0DS_u_logic_Df3wx4,
      ADR0 => N138,
      O => u_CORTEXM0DS_u_logic_O3ivx4_18812
    );
  u_CORTEXM0DS_u_logic_Qxa3z4 : X_FF
    generic map(
      LOC => "SLICE_X30Y102",
      INIT => '1'
    )
    port map (
      CE => VCC,
      CLK => NlwBufferSignal_u_CORTEXM0DS_u_logic_Qxa3z4_CLK,
      I => u_CORTEXM0DS_u_logic_Vrmvx4,
      O => u_CORTEXM0DS_u_logic_Qxa3z4_26606,
      SET => u_CORTEXM0DS_u_logic_hreset_n_inv,
      RST => GND
    );
  u_CORTEXM0DS_u_logic_Vrmvx41 : X_LUT6
    generic map(
      LOC => "SLICE_X30Y102",
      INIT => X"AF0FEFCFAA00EECC"
    )
    port map (
      ADR3 => u_CORTEXM0DS_u_logic_X7tvx4,
      ADR0 => u_CORTEXM0DS_u_logic_Iwh2z4_5_0,
      ADR4 => u_CORTEXM0DS_u_logic_Aytvx4_Mxtvx4_OR_98_o,
      ADR5 => u_CORTEXM0DS_u_logic_Qxa3z4_26606,
      ADR1 => u_CORTEXM0DS_u_logic_Mka3z4_27847,
      ADR2 => u_CORTEXM0DS_u_logic_F2hvx4_Txtvx4_OR_101_o,
      O => u_CORTEXM0DS_u_logic_Vrmvx4
    );
  u_CORTEXM0DS_u_logic_Jsa2z41 : X_LUT6
    generic map(
      LOC => "SLICE_X30Y91",
      INIT => X"0000000080000000"
    )
    port map (
      ADR0 => u_CORTEXM0DS_u_logic_G0w2z4_25948,
      ADR5 => u_CORTEXM0DS_u_logic_Tdp2z4_25946,
      ADR2 => u_CORTEXM0DS_u_logic_R1w2z4_25951,
      ADR4 => u_CORTEXM0DS_u_logic_Trq2z4_25949,
      ADR3 => u_CORTEXM0DS_u_logic_Cam2z4_25950,
      ADR1 => u_CORTEXM0DS_u_logic_Uaj2z4_25947,
      O => u_CORTEXM0DS_u_logic_Jsa2z4
    );
  u_CORTEXM0DS_u_logic_U8b2z4_B9b2z4_AND_6575_o11 : X_LUT6
    generic map(
      LOC => "SLICE_X30Y91",
      INIT => X"050F050F05FF05FF"
    )
    port map (
      ADR4 => '1',
      ADR1 => '1',
      ADR2 => u_CORTEXM0DS_u_logic_H8l2z4_26656,
      ADR0 => u_CORTEXM0DS_u_logic_Cps2z4_27339,
      ADR3 => u_CORTEXM0DS_u_logic_Jsa2z4,
      ADR5 => u_CORTEXM0DS_u_logic_Douvx4,
      O => u_CORTEXM0DS_u_logic_U8b2z4_B9b2z4_AND_6575_o12_27182
    );
  u_CORTEXM0DS_u_logic_Douvx41 : X_LUT6
    generic map(
      LOC => "SLICE_X30Y91",
      INIT => X"0400000000000000"
    )
    port map (
      ADR2 => u_CORTEXM0DS_u_logic_Tdp2z4_25946,
      ADR4 => u_CORTEXM0DS_u_logic_Uaj2z4_25947,
      ADR5 => u_CORTEXM0DS_u_logic_G0w2z4_25948,
      ADR3 => u_CORTEXM0DS_u_logic_Trq2z4_25949,
      ADR0 => u_CORTEXM0DS_u_logic_Cam2z4_25950,
      ADR1 => u_CORTEXM0DS_u_logic_R1w2z4_25951,
      O => u_CORTEXM0DS_u_logic_Douvx4
    );
  u_CORTEXM0DS_u_logic_She3z4 : X_FF
    generic map(
      LOC => "SLICE_X30Y99",
      INIT => '1'
    )
    port map (
      CE => VCC,
      CLK => NlwBufferSignal_u_CORTEXM0DS_u_logic_She3z4_CLK,
      I => u_CORTEXM0DS_u_logic_Fqmvx4,
      O => u_CORTEXM0DS_u_logic_She3z4_26611,
      SET => u_CORTEXM0DS_u_logic_hreset_n_inv,
      RST => GND
    );
  u_CORTEXM0DS_u_logic_Fqmvx41 : X_LUT6
    generic map(
      LOC => "SLICE_X30Y99",
      INIT => X"BF3FAF0FBB33AA00"
    )
    port map (
      ADR0 => u_CORTEXM0DS_u_logic_Iwh2z4_11_0,
      ADR3 => u_CORTEXM0DS_u_logic_X7tvx4,
      ADR1 => u_CORTEXM0DS_u_logic_F2hvx4_Txtvx4_OR_101_o,
      ADR4 => u_CORTEXM0DS_u_logic_She3z4_26611,
      ADR2 => u_CORTEXM0DS_u_logic_Aytvx4_Mxtvx4_OR_98_o,
      ADR5 => u_CORTEXM0DS_u_logic_Bge3z4_27105,
      O => u_CORTEXM0DS_u_logic_Fqmvx4
    );
  u_CORTEXM0DS_u_logic_Z2h3z4 : X_FF
    generic map(
      LOC => "SLICE_X30Y99",
      INIT => '1'
    )
    port map (
      CE => VCC,
      CLK => NlwBufferSignal_u_CORTEXM0DS_u_logic_Z2h3z4_CLK,
      I => u_CORTEXM0DS_u_logic_Unmvx4,
      O => u_CORTEXM0DS_u_logic_Z2h3z4_26600,
      SET => u_CORTEXM0DS_u_logic_hreset_n_inv,
      RST => GND
    );
  u_CORTEXM0DS_u_logic_Unmvx41 : X_LUT6
    generic map(
      LOC => "SLICE_X30Y99",
      INIT => X"BFBB3F33AFAA0F00"
    )
    port map (
      ADR4 => u_CORTEXM0DS_u_logic_X7tvx4,
      ADR0 => u_CORTEXM0DS_u_logic_Iwh2z4_20_0,
      ADR2 => u_CORTEXM0DS_u_logic_Aytvx4_Mxtvx4_OR_98_o,
      ADR5 => u_CORTEXM0DS_u_logic_Z2h3z4_26600,
      ADR3 => u_CORTEXM0DS_u_logic_I1h3z4_27878,
      ADR1 => u_CORTEXM0DS_u_logic_F2hvx4_Txtvx4_OR_101_o,
      O => u_CORTEXM0DS_u_logic_Unmvx4
    );
  u_CORTEXM0DS_u_logic_I5xwx4_P5xwx4_AND_4367_o21 : X_LUT6
    generic map(
      LOC => "SLICE_X30Y103",
      INIT => X"033301110FFF0555"
    )
    port map (
      ADR1 => ahbmi_hrdata_15_IBUF_0,
      ADR2 => u_CORTEXM0DS_u_logic_Uei3z4_26626,
      ADR0 => u_CORTEXM0DS_u_logic_L5owx4,
      ADR3 => u_CORTEXM0DS_u_logic_I7owx4,
      ADR5 => u_CORTEXM0DS_u_logic_B7owx4,
      ADR4 => u_CORTEXM0DS_u_logic_Xs7wx4,
      O => u_CORTEXM0DS_u_logic_I5xwx4_P5xwx4_AND_4367_o2_27630
    );
  u_CORTEXM0DS_u_logic_P7owx4_W7owx4_AND_3334_o5_SW0 : X_LUT6
    generic map(
      LOC => "SLICE_X30Y103",
      INIT => X"EFAAAAAAAAAAAAAA"
    )
    port map (
      ADR4 => u_CORTEXM0DS_u_logic_Wai2z4_25867,
      ADR3 => u_CORTEXM0DS_u_logic_M5f3z4_26596,
      ADR5 => u_CORTEXM0DS_u_logic_Japwx4,
      ADR2 => u_CORTEXM0DS_u_logic_Lstwx42_25870,
      ADR1 => u_CORTEXM0DS_u_logic_O5t2z4_25820,
      ADR0 => u_CORTEXM0DS_u_logic_W3f3z4_27800,
      O => N1197
    );
  u_CORTEXM0DS_u_logic_Hfqwx4_Ofqwx4_AND_3552_o2_u_CORTEXM0DS_u_logic_Hfqwx4_Ofqwx4_AND_3552_o2_CMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => u_CORTEXM0DS_u_logic_Hfqwx4_Ofqwx4_AND_3552_o,
      O => u_CORTEXM0DS_u_logic_Hfqwx4_Ofqwx4_AND_3552_o_0
    );
  u_CORTEXM0DS_u_logic_Hfqwx4_Ofqwx4_AND_3552_o6 : X_MUX2
    generic map(
      LOC => "SLICE_X30Y101"
    )
    port map (
      IA => N1757,
      IB => N1758,
      O => u_CORTEXM0DS_u_logic_Hfqwx4_Ofqwx4_AND_3552_o,
      SEL => u_CORTEXM0DS_u_logic_Hfqwx4_Ofqwx4_AND_3552_o4
    );
  u_CORTEXM0DS_u_logic_Hfqwx4_Ofqwx4_AND_3552_o6_F : X_LUT6
    generic map(
      LOC => "SLICE_X30Y101",
      INIT => X"A200A000A2A2A0A0"
    )
    port map (
      ADR2 => u_CORTEXM0DS_u_logic_Hfqwx4_Ofqwx4_AND_3552_o6_27821,
      ADR4 => u_CORTEXM0DS_u_logic_Hfqwx4_Ofqwx4_AND_3552_o1_29651,
      ADR1 => u_CORTEXM0DS_u_logic_M9owx4,
      ADR3 => u_CORTEXM0DS_u_logic_Mydwx4,
      ADR5 => u_CORTEXM0DS_u_logic_Bzowx4,
      ADR0 => u_CORTEXM0DS_u_logic_Hfqwx4_Ofqwx4_AND_3552_o2,
      O => N1757
    );
  u_CORTEXM0DS_u_logic_Hfqwx4_Ofqwx4_AND_3552_o6_G : X_LUT6
    generic map(
      LOC => "SLICE_X30Y101",
      INIT => X"EAAAEAAAEEAAEEAA"
    )
    port map (
      ADR4 => '1',
      ADR3 => u_CORTEXM0DS_u_logic_Hfqwx4_Ofqwx4_AND_3552_o2,
      ADR1 => u_CORTEXM0DS_u_logic_Hfqwx4_Ofqwx4_AND_3552_o6_27821,
      ADR5 => u_CORTEXM0DS_u_logic_Bzowx4,
      ADR2 => u_CORTEXM0DS_u_logic_Mydwx4,
      ADR0 => u_CORTEXM0DS_u_logic_Hfqwx4_Ofqwx4_AND_3552_o1_29651,
      O => N1758
    );
  u_CORTEXM0DS_u_logic_Hfqwx4_Ofqwx4_AND_3552_o21 : X_LUT6
    generic map(
      LOC => "SLICE_X30Y101",
      INIT => X"0707070077777700"
    )
    port map (
      ADR1 => u_CORTEXM0DS_u_logic_I7owx4,
      ADR0 => u_CORTEXM0DS_u_logic_Zva3z4_26612,
      ADR2 => u_CORTEXM0DS_u_logic_F9owx4,
      ADR5 => u_CORTEXM0DS_u_logic_Nnc3z4_27152,
      ADR3 => u_CORTEXM0DS_u_logic_Lcowx4_Yw7wx4_OR_973_o,
      ADR4 => u_CORTEXM0DS_u_logic_Lhqwx4_Shqwx4_AND_3559_o,
      O => u_CORTEXM0DS_u_logic_Hfqwx4_Ofqwx4_AND_3552_o2
    );
  u_CORTEXM0DS_u_logic_Hfqwx4_Ofqwx4_AND_3552_o1 : X_LUT6
    generic map(
      LOC => "SLICE_X30Y101",
      INIT => X"5055555554555555"
    )
    port map (
      ADR0 => u_CORTEXM0DS_u_logic_C9a3z4_27822,
      ADR4 => u_CORTEXM0DS_u_logic_Wai2z4_25867,
      ADR2 => u_CORTEXM0DS_u_logic_Ffs2z4_26159,
      ADR1 => u_CORTEXM0DS_u_logic_Lstwx42_25870,
      ADR5 => u_CORTEXM0DS_u_logic_O5t2z4_25820,
      ADR3 => u_CORTEXM0DS_u_logic_Vssvx4,
      O => u_CORTEXM0DS_u_logic_Hfqwx4_Ofqwx4_AND_3552_o1_29651
    );
  u_CORTEXM0DS_u_logic_Oir2z4_u_CORTEXM0DS_u_logic_Oir2z4_BMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => u_CORTEXM0DS_u_logic_Eyhvx410_19054,
      O => u_CORTEXM0DS_u_logic_Eyhvx410_0
    );
  u_CORTEXM0DS_u_logic_Oir2z4_u_CORTEXM0DS_u_logic_Oir2z4_AMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => N863,
      O => N863_0
    );
  u_CORTEXM0DS_u_logic_Uqwwx4_Brwwx4_AND_4324_o4_SW7 : X_LUT6
    generic map(
      LOC => "SLICE_X30Y109",
      INIT => X"F0F0F5F5F0F0F5F4"
    )
    port map (
      ADR3 => u_CORTEXM0DS_u_logic_Uqwwx4_Brwwx4_AND_4324_o1_27507,
      ADR0 => u_CORTEXM0DS_u_logic_Aok2z4_25881,
      ADR1 => u_CORTEXM0DS_u_logic_Ffj2z4_25823,
      ADR4 => u_CORTEXM0DS_u_logic_U2ewx4,
      ADR2 => N478,
      ADR5 => u_CORTEXM0DS_u_logic_Uqwwx4_Brwwx4_AND_4324_o3_27510,
      O => N862
    );
  u_CORTEXM0DS_u_logic_Uqwwx4_Brwwx4_AND_4324_o4_SW6 : X_LUT6
    generic map(
      LOC => "SLICE_X30Y109",
      INIT => X"AAAAAAFBAAAAAAEA"
    )
    port map (
      ADR3 => u_CORTEXM0DS_u_logic_Aok2z4_25881,
      ADR1 => u_CORTEXM0DS_u_logic_Ffj2z4_25823,
      ADR2 => u_CORTEXM0DS_u_logic_Uqwwx4_Brwwx4_AND_4324_o2_27508,
      ADR4 => u_CORTEXM0DS_u_logic_U2ewx4,
      ADR0 => N478,
      ADR5 => u_CORTEXM0DS_u_logic_Uqwwx4_Brwwx4_AND_4324_o3_27510,
      O => N861
    );
  u_CORTEXM0DS_u_logic_B8nwx4_Havwx4_AND_4151_o_SW0 : X_LUT6
    generic map(
      LOC => "SLICE_X30Y109",
      INIT => X"5FFC5FFF5FFC5FFF"
    )
    port map (
      ADR3 => u_CORTEXM0DS_u_logic_Npk2z4_25818,
      ADR4 => u_CORTEXM0DS_u_logic_Tki2z4_25989,
      ADR1 => u_CORTEXM0DS_u_logic_Fij2z4_25819,
      ADR2 => u_CORTEXM0DS_u_logic_Ffj2z4_25823,
      ADR0 => u_CORTEXM0DS_u_logic_Aok2z4_25881,
      ADR5 => '1',
      O => N178
    );
  u_CORTEXM0DS_u_logic_Eyhvx410 : X_LUT5
    generic map(
      LOC => "SLICE_X30Y109",
      INIT => X"00000300"
    )
    port map (
      ADR3 => u_CORTEXM0DS_u_logic_Npk2z4_25818,
      ADR4 => u_CORTEXM0DS_u_logic_Tki2z4_25989,
      ADR1 => u_CORTEXM0DS_u_logic_Fij2z4_25819,
      ADR2 => u_CORTEXM0DS_u_logic_Ffj2z4_25823,
      ADR0 => '1',
      O => u_CORTEXM0DS_u_logic_Eyhvx410_19054
    );
  u_CORTEXM0DS_u_logic_Oir2z4 : X_FF
    generic map(
      LOC => "SLICE_X30Y109",
      INIT => '1'
    )
    port map (
      CE => u_CORTEXM0DS_u_logic_G02wx4_inv,
      CLK => NlwBufferSignal_u_CORTEXM0DS_u_logic_Oir2z4_CLK,
      I => NlwBufferSignal_u_CORTEXM0DS_u_logic_Oir2z4_IN,
      O => u_CORTEXM0DS_u_logic_Oir2z4_27494,
      SET => u_CORTEXM0DS_u_logic_hreset_n_inv,
      RST => GND
    );
  u_CORTEXM0DS_u_logic_Uqwwx4_Brwwx4_AND_4324_o11_SW2 : X_LUT6
    generic map(
      LOC => "SLICE_X30Y109",
      INIT => X"F3F3FF00F3F3FF00"
    )
    port map (
      ADR0 => '1',
      ADR3 => N178,
      ADR4 => u_CORTEXM0DS_u_logic_R9nwx4,
      ADR2 => u_CORTEXM0DS_u_logic_Mq7wx4,
      ADR1 => u_CORTEXM0DS_u_logic_Bwdwx4,
      ADR5 => '1',
      O => N478
    );
  u_CORTEXM0DS_u_logic_Uqwwx4_Brwwx4_AND_4324_o4_SW8 : X_LUT5
    generic map(
      LOC => "SLICE_X30Y109",
      INIT => X"F7F7FF55"
    )
    port map (
      ADR0 => u_CORTEXM0DS_u_logic_U2ewx4,
      ADR3 => N178,
      ADR4 => u_CORTEXM0DS_u_logic_R9nwx4,
      ADR2 => u_CORTEXM0DS_u_logic_Mq7wx4,
      ADR1 => u_CORTEXM0DS_u_logic_Bwdwx4,
      O => N863
    );
  u_CORTEXM0DS_u_logic_I5xwx4_P5xwx4_AND_4367_o6 : X_LUT6
    generic map(
      LOC => "SLICE_X30Y105",
      INIT => X"F0F0F0FA000000BA"
    )
    port map (
      ADR1 => u_CORTEXM0DS_u_logic_Uqi2z4_27591,
      ADR4 => u_CORTEXM0DS_u_logic_Aeywx4_L9hvx4_AND_4487_o,
      ADR3 => u_CORTEXM0DS_u_logic_Egywx4_B5hvx4_AND_4492_o,
      ADR5 => u_CORTEXM0DS_u_logic_I5xwx4_P5xwx4_AND_4367_o4_27625,
      ADR2 => u_CORTEXM0DS_u_logic_I5xwx4_P5xwx4_AND_4367_o2_27630,
      ADR0 => u_CORTEXM0DS_u_logic_I5xwx4_P5xwx4_AND_4367_o6_27628,
      O => u_CORTEXM0DS_u_logic_I5xwx4_P5xwx4_AND_4367_o7_29653
    );
  u_CORTEXM0DS_u_logic_I5xwx4_P5xwx4_AND_4367_o7 : X_LUT6
    generic map(
      LOC => "SLICE_X30Y105",
      INIT => X"7F7F0000FF7F0000"
    )
    port map (
      ADR2 => u_CORTEXM0DS_u_logic_Jca3z4_26713,
      ADR1 => u_CORTEXM0DS_u_logic_Wai2z4_25867,
      ADR5 => u_CORTEXM0DS_u_logic_O5t2z4_25820,
      ADR0 => u_CORTEXM0DS_u_logic_H6tvx4,
      ADR3 => u_CORTEXM0DS_u_logic_Lstwx42_25870,
      ADR4 => u_CORTEXM0DS_u_logic_I5xwx4_P5xwx4_AND_4367_o7_29653,
      O => u_CORTEXM0DS_u_logic_I5xwx4_P5xwx4_AND_4367_o
    );
  u_CORTEXM0DS_u_logic_Dhb3z4 : X_FF
    generic map(
      LOC => "SLICE_X30Y90",
      INIT => '1'
    )
    port map (
      CE => VCC,
      CLK => NlwBufferSignal_u_CORTEXM0DS_u_logic_Dhb3z4_CLK,
      I => u_CORTEXM0DS_u_logic_Hrmvx4,
      O => u_CORTEXM0DS_u_logic_Dhb3z4_26598,
      SET => u_CORTEXM0DS_u_logic_hreset_n_inv,
      RST => GND
    );
  u_CORTEXM0DS_u_logic_Hrmvx41 : X_LUT6
    generic map(
      LOC => "SLICE_X30Y90",
      INIT => X"FF2F2F2FFF222222"
    )
    port map (
      ADR3 => u_CORTEXM0DS_u_logic_X7tvx4,
      ADR4 => u_CORTEXM0DS_u_logic_Iwh2z4_7_0,
      ADR1 => u_CORTEXM0DS_u_logic_Aytvx4_Mxtvx4_OR_98_o,
      ADR5 => u_CORTEXM0DS_u_logic_Dhb3z4_26598,
      ADR0 => u_CORTEXM0DS_u_logic_Nfb3z4_27404,
      ADR2 => u_CORTEXM0DS_u_logic_F2hvx4_Txtvx4_OR_101_o,
      O => u_CORTEXM0DS_u_logic_Hrmvx4
    );
  u_CORTEXM0DS_u_logic_Jca3z4_u_CORTEXM0DS_u_logic_Jca3z4_DMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => u_CORTEXM0DS_u_logic_Iwh2z4(23),
      O => u_CORTEXM0DS_u_logic_Iwh2z4_23_0
    );
  u_CORTEXM0DS_u_logic_Jca3z4_u_CORTEXM0DS_u_logic_Jca3z4_CMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => u_CORTEXM0DS_u_logic_Iwh2z4(22),
      O => u_CORTEXM0DS_u_logic_Iwh2z4_22_0
    );
  u_CORTEXM0DS_u_logic_Jca3z4_u_CORTEXM0DS_u_logic_Jca3z4_BMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => u_CORTEXM0DS_u_logic_Iwh2z4(21),
      O => u_CORTEXM0DS_u_logic_Iwh2z4_21_0
    );
  u_CORTEXM0DS_u_logic_Jca3z4_u_CORTEXM0DS_u_logic_Jca3z4_AMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => u_CORTEXM0DS_u_logic_Iwh2z4(20),
      O => u_CORTEXM0DS_u_logic_Iwh2z4_20_0
    );
  u_CORTEXM0DS_u_logic_Jca3z4 : X_FF
    generic map(
      LOC => "SLICE_X30Y97",
      INIT => '1'
    )
    port map (
      CE => u_CORTEXM0DS_u_logic_C5ovx4,
      CLK => NlwBufferSignal_u_CORTEXM0DS_u_logic_Jca3z4_CLK,
      I => NlwBufferSignal_u_CORTEXM0DS_u_logic_Jca3z4_IN,
      O => u_CORTEXM0DS_u_logic_Jca3z4_26713,
      SET => u_CORTEXM0DS_u_logic_hreset_n_inv,
      RST => GND
    );
  u_CORTEXM0DS_u_logic_Msub_Iwh2z4_lut_23_INV_0 : X_LUT6
    generic map(
      LOC => "SLICE_X30Y97",
      INIT => X"0F0F0F0F0F0F0F0F"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR5 => '1',
      ADR3 => '1',
      ADR4 => '1',
      ADR2 => u_CORTEXM0DS_u_logic_Uei3z4_26626,
      O => u_CORTEXM0DS_u_logic_Msub_Iwh2z4_lut(23)
    );
  u_CORTEXM0DS_u_logic_Msub_Iwh2z4_xor_23_Q : X_CARRY4
    generic map(
      LOC => "SLICE_X30Y97"
    )
    port map (
      CI => u_CORTEXM0DS_u_logic_Msub_Iwh2z4_cy_19_Q_28276,
      CYINIT => '0',
      CO(3) => NLW_u_CORTEXM0DS_u_logic_Msub_Iwh2z4_xor_23_CO_3_UNCONNECTED,
      CO(2) => NLW_u_CORTEXM0DS_u_logic_Msub_Iwh2z4_xor_23_CO_2_UNCONNECTED,
      CO(1) => NLW_u_CORTEXM0DS_u_logic_Msub_Iwh2z4_xor_23_CO_1_UNCONNECTED,
      CO(0) => NLW_u_CORTEXM0DS_u_logic_Msub_Iwh2z4_xor_23_CO_0_UNCONNECTED,
      DI(3) => NLW_u_CORTEXM0DS_u_logic_Msub_Iwh2z4_xor_23_DI_3_UNCONNECTED,
      DI(2) => '1',
      DI(1) => '1',
      DI(0) => '1',
      O(3) => u_CORTEXM0DS_u_logic_Iwh2z4(23),
      O(2) => u_CORTEXM0DS_u_logic_Iwh2z4(22),
      O(1) => u_CORTEXM0DS_u_logic_Iwh2z4(21),
      O(0) => u_CORTEXM0DS_u_logic_Iwh2z4(20),
      S(3) => u_CORTEXM0DS_u_logic_Msub_Iwh2z4_lut(23),
      S(2) => u_CORTEXM0DS_u_logic_Msub_Iwh2z4_lut(22),
      S(1) => u_CORTEXM0DS_u_logic_Msub_Iwh2z4_lut(21),
      S(0) => u_CORTEXM0DS_u_logic_Msub_Iwh2z4_lut(20)
    );
  u_CORTEXM0DS_u_logic_Msub_Iwh2z4_lut_22_INV_0 : X_LUT6
    generic map(
      LOC => "SLICE_X30Y97",
      INIT => X"00FF00FF00FF00FF"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR4 => '1',
      ADR3 => u_CORTEXM0DS_u_logic_Ddi3z4_26122,
      ADR5 => '1',
      O => u_CORTEXM0DS_u_logic_Msub_Iwh2z4_lut(22)
    );
  ahbmo_hprot_1_OBUF_C5LUT : X_LUT5
    generic map(
      LOC => "SLICE_X30Y97",
      INIT => X"FFFFFFFF"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      O => NLW_ahbmo_hprot_1_OBUF_C5LUT_O_UNCONNECTED
    );
  u_CORTEXM0DS_u_logic_Msub_Iwh2z4_lut_21_INV_0 : X_LUT6
    generic map(
      LOC => "SLICE_X30Y97",
      INIT => X"3333333333333333"
    )
    port map (
      ADR0 => '1',
      ADR4 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR1 => u_CORTEXM0DS_u_logic_Ogo2z4_26599,
      ADR5 => '1',
      O => u_CORTEXM0DS_u_logic_Msub_Iwh2z4_lut(21)
    );
  ahbmo_hprot_1_OBUF_1_2_B5LUT : X_LUT5
    generic map(
      LOC => "SLICE_X30Y97",
      INIT => X"FFFFFFFF"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      O => NLW_ahbmo_hprot_1_OBUF_1_2_B5LUT_O_UNCONNECTED
    );
  u_CORTEXM0DS_u_logic_Msub_Iwh2z4_lut_20_INV_0 : X_LUT6
    generic map(
      LOC => "SLICE_X30Y97",
      INIT => X"5555555555555555"
    )
    port map (
      ADR4 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR0 => u_CORTEXM0DS_u_logic_Z2h3z4_26600,
      ADR5 => '1',
      O => u_CORTEXM0DS_u_logic_Msub_Iwh2z4_lut(20)
    );
  ahbmo_hprot_1_OBUF_1_3_A5LUT : X_LUT5
    generic map(
      LOC => "SLICE_X30Y97",
      INIT => X"FFFFFFFF"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      O => NLW_ahbmo_hprot_1_OBUF_1_3_A5LUT_O_UNCONNECTED
    );
  u_CORTEXM0DS_u_logic_E4pwx4_L4pwx4_OR_793_o_SW0 : X_LUT6
    generic map(
      LOC => "SLICE_X30Y98",
      INIT => X"FDCDFFFF08C80000"
    )
    port map (
      ADR1 => N1688_0,
      ADR3 => u_CORTEXM0DS_u_logic_U5pwx4,
      ADR0 => u_CORTEXM0DS_u_logic_Odzwx4_Vdzwx4_AND_4574_o,
      ADR2 => u_CORTEXM0DS_u_logic_C7zwx4_J7zwx4_AND_4564_o,
      ADR5 => N1687,
      ADR4 => u_CORTEXM0DS_u_logic_Qjuwx4,
      O => N1207
    );
  u_CORTEXM0DS_u_logic_W5rvx41_SW0 : X_LUT6
    generic map(
      LOC => "SLICE_X30Y98",
      INIT => X"FFFFFFDDFFFFFFFD"
    )
    port map (
      ADR3 => u_CORTEXM0DS_u_logic_U7w2z4_25900,
      ADR4 => u_CORTEXM0DS_u_logic_Ywi2z4_25901,
      ADR5 => u_CORTEXM0DS_u_logic_Hzj2z4_26197,
      ADR1 => u_CORTEXM0DS_u_logic_Wfuwx4,
      ADR2 => u_CORTEXM0DS_u_logic_O6zwx4_Hiuwx4_AND_4562_o,
      ADR0 => u_CORTEXM0DS_u_logic_Qjuwx4,
      O => N912
    );
  u_CORTEXM0DS_u_logic_E4pwx4_L4pwx4_OR_793_o_SW1 : X_LUT6
    generic map(
      LOC => "SLICE_X30Y98",
      INIT => X"7F753F3055550000"
    )
    port map (
      ADR0 => u_CORTEXM0DS_u_logic_Hzj2z4_26197,
      ADR1 => u_CORTEXM0DS_u_logic_U5pwx4,
      ADR3 => u_CORTEXM0DS_u_logic_Odzwx4_Vdzwx4_AND_4574_o,
      ADR2 => u_CORTEXM0DS_u_logic_C7zwx4_J7zwx4_AND_4564_o,
      ADR4 => u_CORTEXM0DS_u_logic_O6zwx4_Hiuwx4_AND_4562_o,
      ADR5 => u_CORTEXM0DS_u_logic_Qjuwx4,
      O => N361
    );
  u_CORTEXM0DS_u_logic_Qjuwx41 : X_LUT6
    generic map(
      LOC => "SLICE_X30Y98",
      INIT => X"000000008FFF0F8F"
    )
    port map (
      ADR0 => u_CORTEXM0DS_u_logic_Aqp2z4_26195,
      ADR4 => u_CORTEXM0DS_u_logic_Qrp2z4_26196,
      ADR2 => u_CORTEXM0DS_u_logic_Hzj2z4_26197,
      ADR1 => u_CORTEXM0DS_u_logic_Vzywx4,
      ADR3 => N90,
      ADR5 => u_CORTEXM0DS_u_logic_O6zwx4_Hiuwx4_AND_4562_o,
      O => u_CORTEXM0DS_u_logic_Qjuwx4
    );
  u_CORTEXM0DS_u_logic_Niyvx4_Uiyvx4_AND_982_o3 : X_LUT6
    generic map(
      LOC => "SLICE_X30Y106",
      INIT => X"FFFEF1F0FFEE1100"
    )
    port map (
      ADR2 => u_CORTEXM0DS_u_logic_Q5nwx4_X5nwx4_AND_3221_o_26349,
      ADR5 => u_CORTEXM0DS_u_logic_Niyvx4_Uiyvx4_AND_982_o1_28771,
      ADR3 => N1118,
      ADR4 => N1119,
      ADR0 => N912,
      ADR1 => u_CORTEXM0DS_u_logic_E5owx4,
      O => u_CORTEXM0DS_u_logic_Niyvx4_Uiyvx4_AND_982_o3_28592
    );
  u_CORTEXM0DS_u_logic_I5xwx4_P5xwx4_AND_4367_o5 : X_LUT6
    generic map(
      LOC => "SLICE_X30Y104",
      INIT => X"F0F000F0F0F000F0"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR5 => '1',
      ADR3 => u_CORTEXM0DS_u_logic_L5owx4,
      ADR4 => u_CORTEXM0DS_u_logic_Xs7wx4,
      ADR2 => u_CORTEXM0DS_u_logic_I5xwx4_P5xwx4_AND_4367_o5_27629,
      O => u_CORTEXM0DS_u_logic_I5xwx4_P5xwx4_AND_4367_o6_27628
    );
  u_CORTEXM0DS_u_logic_Tauwx4_Abuwx4_AND_4036_o8 : X_LUT6
    generic map(
      LOC => "SLICE_X30Y104",
      INIT => X"1331313113131313"
    )
    port map (
      ADR1 => u_CORTEXM0DS_u_logic_K7g3z4_26602,
      ADR5 => u_CORTEXM0DS_u_logic_Ark2z4_25827,
      ADR2 => u_CORTEXM0DS_u_logic_Tzxwx4,
      ADR3 => u_CORTEXM0DS_u_logic_M6ywx4,
      ADR4 => u_CORTEXM0DS_u_logic_Y5ywx4_0,
      ADR0 => u_CORTEXM0DS_u_logic_L5owx4,
      O => u_CORTEXM0DS_u_logic_Tauwx4_Abuwx4_AND_4036_o10_27737
    );
  u_CORTEXM0DS_u_logic_K7g3z4 : X_FF
    generic map(
      LOC => "SLICE_X30Y104",
      INIT => '1'
    )
    port map (
      CE => VCC,
      CLK => NlwBufferSignal_u_CORTEXM0DS_u_logic_K7g3z4_CLK,
      I => u_CORTEXM0DS_u_logic_Rpmvx4,
      O => u_CORTEXM0DS_u_logic_K7g3z4_26602,
      SET => u_CORTEXM0DS_u_logic_hreset_n_inv,
      RST => GND
    );
  u_CORTEXM0DS_u_logic_Rpmvx41 : X_LUT6
    generic map(
      LOC => "SLICE_X30Y104",
      INIT => X"BBFB33F3AAFA00F0"
    )
    port map (
      ADR4 => u_CORTEXM0DS_u_logic_Iwh2z4_13_0,
      ADR0 => u_CORTEXM0DS_u_logic_X7tvx4,
      ADR1 => u_CORTEXM0DS_u_logic_F2hvx4_Txtvx4_OR_101_o,
      ADR5 => u_CORTEXM0DS_u_logic_K7g3z4_26602,
      ADR3 => u_CORTEXM0DS_u_logic_Aytvx4_Mxtvx4_OR_98_o,
      ADR2 => u_CORTEXM0DS_u_logic_T5g3z4_25927,
      O => u_CORTEXM0DS_u_logic_Rpmvx4
    );
  u_CORTEXM0DS_u_logic_Bo0wx4_SW1 : X_LUT6
    generic map(
      LOC => "SLICE_X30Y108",
      INIT => X"FFCC5544F0C05040"
    )
    port map (
      ADR5 => u_CORTEXM0DS_u_logic_Kgnwx4_C8rwx4_AND_4262_o,
      ADR0 => u_CORTEXM0DS_u_logic_W6iwx4,
      ADR3 => u_CORTEXM0DS_u_logic_Crtwx4_Jrtwx4_AND_3968_o_26079,
      ADR1 => u_CORTEXM0DS_u_logic_S9rwx4_Vhvwx4_AND_4177_o,
      ADR2 => u_CORTEXM0DS_u_logic_Uttwx4_Butwx4_AND_3979_o,
      ADR4 => u_CORTEXM0DS_u_logic_Zltwx4_Gmtwx4_AND_3949_o,
      O => N1383
    );
  u_CORTEXM0DS_u_logic_Zltwx4_Gmtwx4_AND_3949_o5 : X_LUT6
    generic map(
      LOC => "SLICE_X30Y108",
      INIT => X"0103000011330000"
    )
    port map (
      ADR3 => u_CORTEXM0DS_u_logic_Wia3z4_27952,
      ADR2 => u_CORTEXM0DS_u_logic_Hub3z4_26447,
      ADR5 => u_CORTEXM0DS_u_logic_M9owx4,
      ADR0 => u_CORTEXM0DS_u_logic_G6owx4,
      ADR1 => N1787,
      ADR4 => u_CORTEXM0DS_u_logic_Zltwx4_Gmtwx4_AND_3949_o2_28963,
      O => u_CORTEXM0DS_u_logic_Zltwx4_Gmtwx4_AND_3949_o
    );
  u_CORTEXM0DS_u_logic_Uttwx4_Butwx4_AND_3979_o3 : X_LUT6
    generic map(
      LOC => "SLICE_X30Y108",
      INIT => X"FBFBBBFBF3F333F3"
    )
    port map (
      ADR1 => u_CORTEXM0DS_u_logic_L5owx4,
      ADR4 => u_CORTEXM0DS_u_logic_Uttwx4_Butwx4_AND_3979_o2_0,
      ADR0 => u_CORTEXM0DS_u_logic_Mcgvx4_Weowx4_AND_3987_o,
      ADR3 => u_CORTEXM0DS_u_logic_H6ewx44_27545,
      ADR2 => u_CORTEXM0DS_u_logic_Mmux_Z78wx41443,
      ADR5 => u_CORTEXM0DS_u_logic_Uttwx4_Butwx4_AND_3979_o1_27536,
      O => u_CORTEXM0DS_u_logic_Uttwx4_Butwx4_AND_3979_o3_27542
    );
  u_CORTEXM0DS_u_logic_Wnv2z4 : X_FF
    generic map(
      LOC => "SLICE_X30Y108",
      INIT => '1'
    )
    port map (
      CE => u_CORTEXM0DS_u_logic_Vfyvx4,
      CLK => NlwBufferSignal_u_CORTEXM0DS_u_logic_Wnv2z4_CLK,
      I => NlwBufferSignal_u_CORTEXM0DS_u_logic_Wnv2z4_IN,
      O => u_CORTEXM0DS_u_logic_Wnv2z4_27631,
      SET => u_CORTEXM0DS_u_logic_hreset_n_inv,
      RST => GND
    );
  u_CORTEXM0DS_u_logic_Uttwx4_Butwx4_AND_3979_o4 : X_LUT6
    generic map(
      LOC => "SLICE_X30Y108",
      INIT => X"1155000011550000"
    )
    port map (
      ADR2 => '1',
      ADR5 => '1',
      ADR1 => ahbmi_hrdata_3_IBUF_0,
      ADR0 => u_CORTEXM0DS_u_logic_Z4wwx4_H3owx4_AND_4240_o,
      ADR3 => u_CORTEXM0DS_u_logic_B7owx4,
      ADR4 => u_CORTEXM0DS_u_logic_Uttwx4_Butwx4_AND_3979_o3_27542,
      O => u_CORTEXM0DS_u_logic_Uttwx4_Butwx4_AND_3979_o
    );
  u_CORTEXM0DS_u_logic_V4d3z4 : X_FF
    generic map(
      LOC => "SLICE_X30Y111",
      INIT => '1'
    )
    port map (
      CE => VCC,
      CLK => NlwBufferSignal_u_CORTEXM0DS_u_logic_V4d3z4_CLK,
      I => u_CORTEXM0DS_u_logic_Bfhvx4_19102,
      O => u_CORTEXM0DS_u_logic_V4d3z4_27305,
      SET => u_CORTEXM0DS_u_logic_hreset_n_inv,
      RST => GND
    );
  u_CORTEXM0DS_u_logic_Bfhvx4 : X_LUT6
    generic map(
      LOC => "SLICE_X30Y111",
      INIT => X"FFFFCAFFFFFFCACA"
    )
    port map (
      ADR5 => u_CORTEXM0DS_u_logic_Roh2z4_8_0,
      ADR3 => u_CORTEXM0DS_u_logic_S5pvx4_Qaiwx4_OR_957_o,
      ADR1 => N384,
      ADR4 => u_CORTEXM0DS_u_logic_G6pvx4_Alywx4_AND_4511_o,
      ADR0 => N596,
      ADR2 => u_CORTEXM0DS_u_logic_B8nwx4_Havwx4_AND_4151_o_26267,
      O => u_CORTEXM0DS_u_logic_Bfhvx4_19102
    );
  u_CORTEXM0DS_u_logic_Pg1wx46 : X_LUT6
    generic map(
      LOC => "SLICE_X30Y112",
      INIT => X"F0FF000F505F505F"
    )
    port map (
      ADR1 => '1',
      ADR0 => u_CORTEXM0DS_u_logic_Dkr2z4_28996,
      ADR3 => u_CORTEXM0DS_u_logic_Wce3z4_26776,
      ADR2 => u_CORTEXM0DS_u_logic_Duc2z4,
      ADR4 => u_CORTEXM0DS_u_logic_Pg1wx45_28997,
      ADR5 => u_CORTEXM0DS_u_logic_Kuc2z4,
      O => u_CORTEXM0DS_u_logic_Pg1wx4
    );
  u_CORTEXM0DS_u_logic_Pg1wx45 : X_LUT6
    generic map(
      LOC => "SLICE_X30Y112",
      INIT => X"0080008000000080"
    )
    port map (
      ADR4 => u_CORTEXM0DS_u_logic_M413z4_26268,
      ADR2 => u_CORTEXM0DS_u_logic_Pg1wx41_29015,
      ADR5 => u_CORTEXM0DS_u_logic_Erc2z4_Tja2z4_OR_1314_o,
      ADR0 => u_CORTEXM0DS_u_logic_H2wwx4,
      ADR1 => u_CORTEXM0DS_u_logic_Pg1wx42_29016,
      ADR3 => N717,
      O => u_CORTEXM0DS_u_logic_Pg1wx45_28997
    );
  u_CORTEXM0DS_u_logic_H2wwx45_SW3 : X_LUT6
    generic map(
      LOC => "SLICE_X30Y112",
      INIT => X"0F3355000F3355FF"
    )
    port map (
      ADR5 => u_CORTEXM0DS_u_logic_Gcr2z4_27308,
      ADR0 => u_CORTEXM0DS_u_logic_Vdr2z4_27565,
      ADR2 => u_CORTEXM0DS_u_logic_Kfr2z4_27414,
      ADR1 => u_CORTEXM0DS_u_logic_Cc73z4_26778,
      ADR3 => u_CORTEXM0DS_u_logic_Wzy2z4_26238,
      ADR4 => u_CORTEXM0DS_u_logic_Fgm2z4_26065,
      O => N1448
    );
  u_CORTEXM0DS_u_logic_Cc73z4 : X_FF
    generic map(
      LOC => "SLICE_X30Y112",
      INIT => '1'
    )
    port map (
      CE => u_CORTEXM0DS_u_logic_Ddyvx4_0,
      CLK => NlwBufferSignal_u_CORTEXM0DS_u_logic_Cc73z4_CLK,
      I => NlwBufferSignal_u_CORTEXM0DS_u_logic_Cc73z4_IN,
      O => u_CORTEXM0DS_u_logic_Cc73z4_26778,
      SET => u_CORTEXM0DS_u_logic_hreset_n_inv,
      RST => GND
    );
  u_CORTEXM0DS_u_logic_H2wwx45 : X_LUT6
    generic map(
      LOC => "SLICE_X30Y112",
      INIT => X"FAFFFAAAFAFFFAAA"
    )
    port map (
      ADR5 => '1',
      ADR1 => '1',
      ADR0 => u_CORTEXM0DS_u_logic_Rni2z4_26237,
      ADR3 => u_CORTEXM0DS_u_logic_Sjj2z4_26064,
      ADR4 => N1447,
      ADR2 => N1448,
      O => u_CORTEXM0DS_u_logic_H2wwx4
    );
  u_CORTEXM0DS_u_logic_K0pwx4_R0pwx4_AND_3424_o6 : X_LUT6
    generic map(
      LOC => "SLICE_X30Y110",
      INIT => X"E0E0E0E0E0E0C0C0"
    )
    port map (
      ADR3 => '1',
      ADR5 => u_CORTEXM0DS_u_logic_Wfuwx4,
      ADR0 => u_CORTEXM0DS_u_logic_K0pwx4_R0pwx4_AND_3424_o5_26829,
      ADR1 => u_CORTEXM0DS_u_logic_K1owx4_R1owx4_AND_3319_o4,
      ADR2 => u_CORTEXM0DS_u_logic_K0pwx4_R0pwx4_AND_3424_o1_26828,
      ADR4 => u_CORTEXM0DS_u_logic_E4pwx4_L4pwx4_OR_793_o_26934,
      O => u_CORTEXM0DS_u_logic_K0pwx4_R0pwx4_AND_3424_o
    );
  u_CORTEXM0DS_u_logic_E4pwx4_L4pwx4_OR_793_o : X_LUT6
    generic map(
      LOC => "SLICE_X30Y110",
      INIT => X"FFFFFFFFFCFFFCCC"
    )
    port map (
      ADR0 => '1',
      ADR5 => u_CORTEXM0DS_u_logic_U7w2z4_25900,
      ADR1 => u_CORTEXM0DS_u_logic_Ywi2z4_25901,
      ADR2 => u_CORTEXM0DS_u_logic_S4pwx4,
      ADR4 => N361,
      ADR3 => u_CORTEXM0DS_u_logic_E5owx4,
      O => u_CORTEXM0DS_u_logic_E4pwx4_L4pwx4_OR_793_o_26934
    );
  u_CORTEXM0DS_u_logic_S703z4 : X_FF
    generic map(
      LOC => "SLICE_X30Y110",
      INIT => '1'
    )
    port map (
      CE => u_CORTEXM0DS_u_logic_Teyvx4,
      CLK => NlwBufferSignal_u_CORTEXM0DS_u_logic_S703z4_CLK,
      I => NlwBufferSignal_u_CORTEXM0DS_u_logic_S703z4_IN,
      O => u_CORTEXM0DS_u_logic_S703z4_26545,
      SET => u_CORTEXM0DS_u_logic_hreset_n_inv,
      RST => GND
    );
  u_CORTEXM0DS_u_logic_Pg1wx41 : X_LUT6
    generic map(
      LOC => "SLICE_X30Y110",
      INIT => X"EFDDFFFFEFFFFFFF"
    )
    port map (
      ADR2 => u_CORTEXM0DS_u_logic_Kt43z4_27263,
      ADR4 => u_CORTEXM0DS_u_logic_Rni2z4_26237,
      ADR0 => u_CORTEXM0DS_u_logic_Wzy2z4_26238,
      ADR5 => u_CORTEXM0DS_u_logic_S703z4_26545,
      ADR3 => u_CORTEXM0DS_u_logic_Sjj2z4_26064,
      ADR1 => u_CORTEXM0DS_u_logic_Fgm2z4_26065,
      O => u_CORTEXM0DS_u_logic_Pg1wx41_29015
    );
  u_CORTEXM0DS_u_logic_R3hvx4_N2zwx4_AND_4553_o_SW3_SW0_SW0 : X_LUT6
    generic map(
      LOC => "SLICE_X38Y95",
      INIT => X"0000000000800000"
    )
    port map (
      ADR1 => u_CORTEXM0DS_u_logic_Qrp2z4_26196,
      ADR4 => u_CORTEXM0DS_u_logic_Hzj2z4_26197,
      ADR5 => N641,
      ADR3 => u_CORTEXM0DS_u_logic_Pazwx41_26390,
      ADR0 => u_CORTEXM0DS_u_logic_C7zwx4_J7zwx4_AND_4564_o1_26391,
      ADR2 => u_CORTEXM0DS_u_logic_A6zwx4,
      O => N1030
    );
  u_CORTEXM0DS_u_logic_Mmux_Hdzwx411 : X_LUT6
    generic map(
      LOC => "SLICE_X38Y95",
      INIT => X"04040444FEFEFEEE"
    )
    port map (
      ADR3 => N851,
      ADR1 => u_CORTEXM0DS_u_logic_B90xx4,
      ADR5 => u_CORTEXM0DS_u_logic_Tb0xx4,
      ADR4 => u_CORTEXM0DS_u_logic_K0wwx4,
      ADR0 => u_CORTEXM0DS_u_logic_Cjuwx42_28719,
      ADR2 => u_CORTEXM0DS_u_logic_Cjuwx43_27599,
      O => u_CORTEXM0DS_u_logic_Hdzwx4
    );
  u_CORTEXM0DS_u_logic_U5pwx43_SW2 : X_LUT6
    generic map(
      LOC => "SLICE_X38Y95",
      INIT => X"AF8FFFFFAAABAAAA"
    )
    port map (
      ADR2 => u_CORTEXM0DS_u_logic_N10xx4,
      ADR1 => u_CORTEXM0DS_u_logic_Qzzwx4,
      ADR5 => u_CORTEXM0DS_u_logic_F40xx4,
      ADR4 => u_CORTEXM0DS_u_logic_Jjuwx4,
      ADR0 => u_CORTEXM0DS_u_logic_Hdzwx4,
      ADR3 => u_CORTEXM0DS_u_logic_Kbzwx4,
      O => N465
    );
  u_CORTEXM0DS_u_logic_Mmux_A6zwx411 : X_LUT6
    generic map(
      LOC => "SLICE_X38Y95",
      INIT => X"F1F1FDFD01010D0D"
    )
    port map (
      ADR3 => '1',
      ADR5 => N466,
      ADR0 => u_CORTEXM0DS_u_logic_Hdzwx4,
      ADR1 => u_CORTEXM0DS_u_logic_U5pwx42_26908,
      ADR2 => u_CORTEXM0DS_u_logic_U5pwx41_26909,
      ADR4 => N465,
      O => u_CORTEXM0DS_u_logic_A6zwx4
    );
  u_CORTEXM0DS_u_logic_U72wx4_SW0 : X_LUT6
    generic map(
      LOC => "SLICE_X38Y117",
      INIT => X"F0FFF0FF0000F0FF"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => u_CORTEXM0DS_u_logic_Fsxwx4_Msxwx4_AND_4433_o,
      ADR3 => u_CORTEXM0DS_u_logic_Imnwx4_26045,
      ADR5 => u_CORTEXM0DS_u_logic_Huwwx4_Ouwwx4_AND_4335_o,
      ADR4 => u_CORTEXM0DS_u_logic_Pmnwx4,
      O => N22
    );
  u_CORTEXM0DS_u_logic_Q52wx4_SW0_SW0 : X_LUT6
    generic map(
      LOC => "SLICE_X38Y117",
      INIT => X"FFFF6705FFFF7715"
    )
    port map (
      ADR0 => u_CORTEXM0DS_u_logic_P82wx4,
      ADR1 => u_CORTEXM0DS_u_logic_Ns9wx4_B19wx4_XOR_34_o,
      ADR3 => u_CORTEXM0DS_u_logic_X8zvx4,
      ADR5 => u_CORTEXM0DS_u_logic_Muawx4,
      ADR2 => u_CORTEXM0DS_u_logic_Fuawx4_26691,
      ADR4 => u_CORTEXM0DS_u_logic_Bpzvx4,
      O => N345
    );
  u_CORTEXM0DS_u_logic_U72wx4_SW1 : X_LUT6
    generic map(
      LOC => "SLICE_X38Y117",
      INIT => X"FF37FF37FFFFFF37"
    )
    port map (
      ADR1 => N22,
      ADR0 => u_CORTEXM0DS_u_logic_Uenwx4_Dgnwx4_AND_4164_o,
      ADR2 => u_CORTEXM0DS_u_logic_I5xwx4_P5xwx4_AND_4367_o,
      ADR4 => u_CORTEXM0DS_u_logic_Xd8wx4,
      ADR5 => u_CORTEXM0DS_u_logic_Z62wx4,
      ADR3 => N345,
      O => N650
    );
  u_CORTEXM0DS_u_logic_Jbu2z4 : X_FF
    generic map(
      LOC => "SLICE_X38Y117",
      INIT => '1'
    )
    port map (
      CE => u_CORTEXM0DS_u_logic_Hfyvx4,
      CLK => NlwBufferSignal_u_CORTEXM0DS_u_logic_Jbu2z4_CLK,
      I => NlwBufferSignal_u_CORTEXM0DS_u_logic_Jbu2z4_IN,
      O => u_CORTEXM0DS_u_logic_Jbu2z4_27376,
      SET => u_CORTEXM0DS_u_logic_hreset_n_inv,
      RST => GND
    );
  N1712_N1712_CMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => N930_pack_9,
      O => N930
    );
  u_CORTEXM0DS_u_logic_Odzwx4_Vdzwx4_AND_4574_o3_SW4 : X_MUX2
    generic map(
      LOC => "SLICE_X38Y96"
    )
    port map (
      IA => N1256,
      IB => N1257,
      O => N930_pack_9,
      SEL => u_CORTEXM0DS_u_logic_T5zwx4_0
    );
  u_CORTEXM0DS_u_logic_Odzwx4_Vdzwx4_AND_4574_o3_SW4_F : X_LUT6
    generic map(
      LOC => "SLICE_X38Y96",
      INIT => X"0000000300000202"
    )
    port map (
      ADR1 => u_CORTEXM0DS_u_logic_T1i2z4_11_L0i2z4_11_AND_4596_o,
      ADR0 => u_CORTEXM0DS_u_logic_Iazwx4,
      ADR3 => u_CORTEXM0DS_u_logic_Ngzwx4,
      ADR4 => u_CORTEXM0DS_u_logic_Gyvwx4,
      ADR5 => u_CORTEXM0DS_u_logic_Pazwx4,
      ADR2 => u_CORTEXM0DS_u_logic_Viuwx4,
      O => N1256
    );
  u_CORTEXM0DS_u_logic_Odzwx4_Vdzwx4_AND_4574_o3_SW4_G : X_LUT6
    generic map(
      LOC => "SLICE_X38Y96",
      INIT => X"FFFFFFFFFFBFFFBA"
    )
    port map (
      ADR5 => u_CORTEXM0DS_u_logic_T1i2z4_11_L0i2z4_11_AND_4596_o,
      ADR4 => u_CORTEXM0DS_u_logic_Iazwx4,
      ADR1 => u_CORTEXM0DS_u_logic_Ngzwx4,
      ADR3 => u_CORTEXM0DS_u_logic_Gyvwx4,
      ADR2 => u_CORTEXM0DS_u_logic_Pazwx4,
      ADR0 => u_CORTEXM0DS_u_logic_Viuwx4,
      O => N1257
    );
  u_CORTEXM0DS_u_logic_C7zwx4_J7zwx4_AND_4564_o3_SW5 : X_LUT6
    generic map(
      LOC => "SLICE_X38Y96",
      INIT => X"FFFFFFA000005F00"
    )
    port map (
      ADR1 => '1',
      ADR0 => u_CORTEXM0DS_u_logic_Fczwx4,
      ADR3 => N929,
      ADR2 => u_CORTEXM0DS_u_logic_Odzwx4_Vdzwx4_AND_4574_o2_26540,
      ADR5 => N930,
      ADR4 => u_CORTEXM0DS_u_logic_Odzwx4_Vdzwx4_AND_4574_o1_27073,
      O => N1712
    );
  u_CORTEXM0DS_u_logic_C7zwx4_J7zwx4_AND_4564_o3_SW4 : X_LUT6
    generic map(
      LOC => "SLICE_X38Y96",
      INIT => X"FFFFFFFFFFFF7FFF"
    )
    port map (
      ADR3 => u_CORTEXM0DS_u_logic_Aqp2z4_26195,
      ADR0 => u_CORTEXM0DS_u_logic_Hzj2z4_26197,
      ADR2 => u_CORTEXM0DS_u_logic_V6zwx4,
      ADR5 => u_CORTEXM0DS_u_logic_Pazwx4,
      ADR4 => N633,
      ADR1 => N930,
      O => N1653
    );
  u_CORTEXM0DS_u_logic_Aea3z4_u_CORTEXM0DS_u_logic_Aea3z4_CMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => HWDATA_8_pack_1,
      O => HWDATA(8)
    );
  u_CORTEXM0DS_u_logic_Aea3z4 : X_FF
    generic map(
      LOC => "SLICE_X38Y97",
      INIT => '1'
    )
    port map (
      CE => u_CORTEXM0DS_u_logic_C5ovx4,
      CLK => NlwBufferSignal_u_CORTEXM0DS_u_logic_Aea3z4_CLK,
      I => HWDATA(0),
      O => u_CORTEXM0DS_u_logic_Aea3z4_27054,
      SET => u_CORTEXM0DS_u_logic_hreset_n_inv,
      RST => GND
    );
  u_CORTEXM0DS_u_logic_hwdata_o_0_1 : X_LUT6
    generic map(
      LOC => "SLICE_X38Y97",
      INIT => X"0C0C0C0C0C0C0C0C"
    )
    port map (
      ADR0 => '1',
      ADR3 => '1',
      ADR4 => '1',
      ADR1 => u_CORTEXM0DS_u_logic_Y9t2z4_26894,
      ADR2 => u_CORTEXM0DS_u_logic_Zhyvx4,
      ADR5 => '1',
      O => HWDATA(0)
    );
  u_CORTEXM0DS_u_logic_Mmux_hwdata_o_8_11 : X_LUT5
    generic map(
      LOC => "SLICE_X38Y97",
      INIT => X"55551D55"
    )
    port map (
      ADR3 => u_CORTEXM0DS_u_logic_Qr42z4_27355,
      ADR0 => u_CORTEXM0DS_u_logic_P12wx4,
      ADR4 => u_CORTEXM0DS_u_logic_Oq42z4,
      ADR1 => u_CORTEXM0DS_u_logic_Y9t2z4_26894,
      ADR2 => u_CORTEXM0DS_u_logic_Zhyvx4,
      O => HWDATA_8_pack_1
    );
  u_CORTEXM0DS_u_logic_W3f3z4 : X_FF
    generic map(
      LOC => "SLICE_X38Y97",
      INIT => '1'
    )
    port map (
      CE => u_CORTEXM0DS_u_logic_C5ovx4,
      CLK => NlwBufferSignal_u_CORTEXM0DS_u_logic_W3f3z4_CLK,
      I => NlwBufferSignal_u_CORTEXM0DS_u_logic_W3f3z4_IN,
      O => u_CORTEXM0DS_u_logic_W3f3z4_27800,
      SET => u_CORTEXM0DS_u_logic_hreset_n_inv,
      RST => GND
    );
  u_CORTEXM0DS_u_logic_U11wx45 : X_LUT6
    generic map(
      LOC => "SLICE_X38Y119",
      INIT => X"553300330F0F0F0F"
    )
    port map (
      ADR2 => u_CORTEXM0DS_u_logic_Y8q2z4_28508,
      ADR1 => u_CORTEXM0DS_u_logic_Ym93z4_28500,
      ADR4 => u_CORTEXM0DS_u_logic_Nrvwx4,
      ADR5 => u_CORTEXM0DS_u_logic_Duc2z4,
      ADR0 => N947,
      ADR3 => u_CORTEXM0DS_u_logic_Kuc2z4,
      O => u_CORTEXM0DS_u_logic_U11wx4
    );
  u_CORTEXM0DS_u_logic_U11wx43 : X_LUT6
    generic map(
      LOC => "SLICE_X38Y119",
      INIT => X"AAFF0A0F22330203"
    )
    port map (
      ADR2 => u_CORTEXM0DS_u_logic_Ro43z4_27353,
      ADR3 => u_CORTEXM0DS_u_logic_Ay53z4_27043,
      ADR1 => u_CORTEXM0DS_u_logic_Z523z4_26746,
      ADR5 => u_CORTEXM0DS_u_logic_Gsc2z4_Nsc2z4_OR_1316_o,
      ADR4 => u_CORTEXM0DS_u_logic_Gsc2z4_Ptc2z4_OR_1318_o,
      ADR0 => u_CORTEXM0DS_u_logic_Gsc2z4_Lrc2z4_OR_1319_o,
      O => u_CORTEXM0DS_u_logic_U11wx43_29790
    );
  u_CORTEXM0DS_u_logic_Z523z4 : X_FF
    generic map(
      LOC => "SLICE_X38Y119",
      INIT => '1'
    )
    port map (
      CE => u_CORTEXM0DS_u_logic_Feyvx4_0,
      CLK => NlwBufferSignal_u_CORTEXM0DS_u_logic_Z523z4_CLK,
      I => NlwBufferSignal_u_CORTEXM0DS_u_logic_Z523z4_IN,
      O => u_CORTEXM0DS_u_logic_Z523z4_26746,
      SET => u_CORTEXM0DS_u_logic_hreset_n_inv,
      RST => GND
    );
  u_CORTEXM0DS_u_logic_U11wx44_SW0 : X_LUT6
    generic map(
      LOC => "SLICE_X38Y119",
      INIT => X"B3B3FFFFFFFFFFFF"
    )
    port map (
      ADR3 => '1',
      ADR0 => u_CORTEXM0DS_u_logic_Cao2z4_27153,
      ADR1 => u_CORTEXM0DS_u_logic_U11wx42_28905,
      ADR2 => u_CORTEXM0DS_u_logic_Bf9wx4,
      ADR5 => u_CORTEXM0DS_u_logic_U11wx41_28904,
      ADR4 => u_CORTEXM0DS_u_logic_U11wx43_29790,
      O => N947
    );
  u_CORTEXM0DS_u_logic_R8x2z4_u_CORTEXM0DS_u_logic_R8x2z4_CMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => N1195_pack_6,
      O => N1195
    );
  u_CORTEXM0DS_u_logic_Leuvx4_SW3_SW1 : X_MUX2
    generic map(
      LOC => "SLICE_X38Y113"
    )
    port map (
      IA => N1314,
      IB => N1315,
      O => N1195_pack_6,
      SEL => N28
    );
  u_CORTEXM0DS_u_logic_Leuvx4_SW3_SW1_F : X_LUT6
    generic map(
      LOC => "SLICE_X38Y113",
      INIT => X"FF80FF00FF80FF00"
    )
    port map (
      ADR5 => '1',
      ADR1 => u_CORTEXM0DS_u_logic_Roh2z4_3_0,
      ADR0 => u_CORTEXM0DS_u_logic_G6pvx4,
      ADR2 => u_CORTEXM0DS_u_logic_Kvfwx4_W8c2z4_AND_6701_o,
      ADR4 => u_CORTEXM0DS_u_logic_Keqvx4_Ync2z4_AND_6755_o,
      ADR3 => N390,
      O => N1314
    );
  u_CORTEXM0DS_u_logic_Leuvx4_SW3_SW1_G : X_LUT6
    generic map(
      LOC => "SLICE_X38Y113",
      INIT => X"FF30FF75FF30BA30"
    )
    port map (
      ADR2 => u_CORTEXM0DS_u_logic_Roh2z4_3_0,
      ADR1 => u_CORTEXM0DS_u_logic_S5pvx4_Qaiwx4_OR_957_o,
      ADR4 => u_CORTEXM0DS_u_logic_Tanwx4_Abnwx4_AND_3231_o_26310,
      ADR3 => N391,
      ADR5 => N390,
      ADR0 => u_CORTEXM0DS_u_logic_Xawwx4_Ebwwx4_AND_4265_o,
      O => N1315
    );
  u_CORTEXM0DS_u_logic_Ulhvx4_SW0_SW1 : X_LUT6
    generic map(
      LOC => "SLICE_X38Y113",
      INIT => X"CCCC4444CCCCE4E4"
    )
    port map (
      ADR3 => '1',
      ADR1 => u_CORTEXM0DS_u_logic_R8x2z4_28325,
      ADR0 => u_ahb_bridge_u_state_machine_HREADY_0,
      ADR4 => u_CORTEXM0DS_u_logic_D9c2z4_K9c2z4_AND_6705_o,
      ADR2 => u_CORTEXM0DS_u_logic_Pri3z4_5_0,
      ADR5 => u_CORTEXM0DS_u_logic_Kvfwx4_W8c2z4_AND_6701_o,
      O => N391
    );
  u_CORTEXM0DS_u_logic_R8x2z4 : X_FF
    generic map(
      LOC => "SLICE_X38Y113",
      INIT => '1'
    )
    port map (
      CE => VCC,
      CLK => NlwBufferSignal_u_CORTEXM0DS_u_logic_R8x2z4_CLK,
      I => u_CORTEXM0DS_u_logic_Ulhvx4_24151,
      O => u_CORTEXM0DS_u_logic_R8x2z4_28325,
      SET => u_CORTEXM0DS_u_logic_hreset_n_inv,
      RST => GND
    );
  u_CORTEXM0DS_u_logic_Ulhvx4 : X_LUT6
    generic map(
      LOC => "SLICE_X38Y113",
      INIT => X"FFE2FFE2FFE2FFF0"
    )
    port map (
      ADR4 => u_CORTEXM0DS_u_logic_Pfnwx4_Wfnwx4_AND_3245_o_26315,
      ADR2 => N1194,
      ADR3 => u_CORTEXM0DS_u_logic_G6pvx4_Alywx4_AND_4511_o,
      ADR0 => N1195,
      ADR5 => u_CORTEXM0DS_u_logic_Vovwx4_Cpvwx4_AND_4203_o,
      ADR1 => u_CORTEXM0DS_u_logic_B8nwx4_I8nwx4_AND_3224_o_26351,
      O => u_CORTEXM0DS_u_logic_Ulhvx4_24151
    );
  u_CORTEXM0DS_u_logic_Mi23z4 : X_FF
    generic map(
      LOC => "SLICE_X38Y120",
      INIT => '1'
    )
    port map (
      CE => u_CORTEXM0DS_u_logic_Feyvx4_0,
      CLK => NlwBufferSignal_u_CORTEXM0DS_u_logic_Mi23z4_CLK,
      I => NlwBufferSignal_u_CORTEXM0DS_u_logic_Mi23z4_IN,
      O => u_CORTEXM0DS_u_logic_Mi23z4_27111,
      SET => u_CORTEXM0DS_u_logic_hreset_n_inv,
      RST => GND
    );
  u_CORTEXM0DS_u_logic_P82wx43 : X_LUT6
    generic map(
      LOC => "SLICE_X38Y120",
      INIT => X"F3F300F351510051"
    )
    port map (
      ADR3 => u_CORTEXM0DS_u_logic_Arh3z4_27294,
      ADR1 => u_CORTEXM0DS_u_logic_Lph3z4_27476,
      ADR2 => u_CORTEXM0DS_u_logic_Lrc2z4_Tja2z4_OR_1315_o,
      ADR0 => u_CORTEXM0DS_u_logic_Mi23z4_27111,
      ADR4 => u_CORTEXM0DS_u_logic_Erc2z4_Tja2z4_OR_1314_o,
      ADR5 => u_CORTEXM0DS_u_logic_Gsc2z4_Nsc2z4_OR_1316_o,
      O => u_CORTEXM0DS_u_logic_P82wx43_28891
    );
  u_CORTEXM0DS_u_logic_D603z4 : X_FF
    generic map(
      LOC => "SLICE_X38Y112",
      INIT => '1'
    )
    port map (
      CE => u_CORTEXM0DS_u_logic_Teyvx4,
      CLK => NlwBufferSignal_u_CORTEXM0DS_u_logic_D603z4_CLK,
      I => NlwBufferSignal_u_CORTEXM0DS_u_logic_D603z4_IN,
      O => u_CORTEXM0DS_u_logic_D603z4_28826,
      SET => u_CORTEXM0DS_u_logic_hreset_n_inv,
      RST => GND
    );
  u_CORTEXM0DS_u_logic_U5pwx43_SW0_SW2 : X_LUT6
    generic map(
      LOC => "SLICE_X38Y93",
      INIT => X"FAC8C8CC50C0C0CC"
    )
    port map (
      ADR1 => u_CORTEXM0DS_u_logic_J9d3z4_26711,
      ADR3 => u_CORTEXM0DS_u_logic_Tb0xx4,
      ADR4 => u_CORTEXM0DS_u_logic_F40xx4,
      ADR5 => u_CORTEXM0DS_u_logic_Jzzwx4,
      ADR2 => u_CORTEXM0DS_u_logic_Qzzwx4,
      ADR0 => u_CORTEXM0DS_u_logic_Jjuwx4,
      O => N684
    );
  u_CORTEXM0DS_u_logic_U5pwx43_SW0_SW0 : X_LUT6
    generic map(
      LOC => "SLICE_X38Y93",
      INIT => X"2200FFD42020F4F4"
    )
    port map (
      ADR1 => u_CORTEXM0DS_u_logic_B90xx4,
      ADR4 => u_CORTEXM0DS_u_logic_S00xx4,
      ADR0 => u_CORTEXM0DS_u_logic_F40xx4,
      ADR3 => u_CORTEXM0DS_u_logic_Jzzwx4,
      ADR2 => u_CORTEXM0DS_u_logic_Qzzwx4,
      ADR5 => u_CORTEXM0DS_u_logic_Jjuwx4,
      O => N682
    );
  u_CORTEXM0DS_u_logic_Jjuwx43 : X_LUT6
    generic map(
      LOC => "SLICE_X38Y93",
      INIT => X"8CCC8CCC888C8CCC"
    )
    port map (
      ADR0 => u_CORTEXM0DS_u_logic_Jjuwx42_26662,
      ADR1 => u_CORTEXM0DS_u_logic_Jjuwx41_26663,
      ADR2 => u_CORTEXM0DS_u_logic_N10xx4,
      ADR4 => u_CORTEXM0DS_u_logic_Jzzwx4,
      ADR5 => u_CORTEXM0DS_u_logic_Qzzwx4,
      ADR3 => u_CORTEXM0DS_u_logic_F40xx4,
      O => u_CORTEXM0DS_u_logic_Jjuwx4
    );
  u_CORTEXM0DS_u_logic_Kkb3z4 : X_FF
    generic map(
      LOC => "SLICE_X38Y93",
      INIT => '0'
    )
    port map (
      CE => u_CORTEXM0DS_u_logic_Qztvx4,
      CLK => NlwBufferSignal_u_CORTEXM0DS_u_logic_Kkb3z4_CLK,
      I => NlwBufferSignal_u_CORTEXM0DS_u_logic_Kkb3z4_IN,
      O => u_CORTEXM0DS_u_logic_Kkb3z4_26860,
      RST => u_CORTEXM0DS_u_logic_hreset_n_inv,
      SET => GND
    );
  u_CORTEXM0DS_u_logic_Mmux_F40xx411 : X_LUT6
    generic map(
      LOC => "SLICE_X38Y93",
      INIT => X"030F0F0FCF0F0F0F"
    )
    port map (
      ADR0 => '1',
      ADR2 => u_CORTEXM0DS_u_logic_H8l2z4_26656,
      ADR5 => u_CORTEXM0DS_u_logic_Z4l2z4_26657,
      ADR1 => u_CORTEXM0DS_u_logic_Jkc3z4_26658,
      ADR3 => u_CORTEXM0DS_u_logic_F4c3z4_26659,
      ADR4 => u_CORTEXM0DS_u_logic_Ayzwx41_26660,
      O => u_CORTEXM0DS_u_logic_F40xx4
    );
  u_CORTEXM0DS_u_logic_Hi83z4 : X_FF
    generic map(
      LOC => "SLICE_X38Y111",
      INIT => '1'
    )
    port map (
      CE => u_CORTEXM0DS_u_logic_Wcyvx4,
      CLK => NlwBufferSignal_u_CORTEXM0DS_u_logic_Hi83z4_CLK,
      I => NlwBufferSignal_u_CORTEXM0DS_u_logic_Hi83z4_IN,
      O => u_CORTEXM0DS_u_logic_Hi83z4_27030,
      SET => u_CORTEXM0DS_u_logic_hreset_n_inv,
      RST => GND
    );
  u_CORTEXM0DS_u_logic_hwdata_o_31_1 : X_LUT6
    generic map(
      LOC => "SLICE_X38Y103",
      INIT => X"00C008C844C44CCC"
    )
    port map (
      ADR1 => u_CORTEXM0DS_u_logic_Y9t2z4_26894,
      ADR5 => u_CORTEXM0DS_u_logic_Nd3wx4,
      ADR0 => u_CORTEXM0DS_u_logic_Qr42z4_27355,
      ADR2 => u_CORTEXM0DS_u_logic_Oq42z4,
      ADR4 => u_CORTEXM0DS_u_logic_K952z4_R952z4_AND_5775_o,
      ADR3 => u_CORTEXM0DS_u_logic_Z62wx4,
      O => HWDATA(31)
    );
  u_CORTEXM0DS_u_logic_Ccq2z4_u_CORTEXM0DS_u_logic_Ccq2z4_CMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => u_CORTEXM0DS_u_logic_Z62wx43_24187,
      O => u_CORTEXM0DS_u_logic_Z62wx43_0
    );
  u_CORTEXM0DS_u_logic_Z62wx43 : X_MUX2
    generic map(
      LOC => "SLICE_X38Y118"
    )
    port map (
      IA => N1983,
      IB => N1984,
      O => u_CORTEXM0DS_u_logic_Z62wx43_24187,
      SEL => u_CORTEXM0DS_u_logic_Yaz2z4_25842
    );
  u_CORTEXM0DS_u_logic_Z62wx43_F : X_LUT6
    generic map(
      LOC => "SLICE_X38Y118",
      INIT => X"111DCCCC111DCCFF"
    )
    port map (
      ADR3 => u_CORTEXM0DS_u_logic_T1d3z4_25833,
      ADR1 => u_CORTEXM0DS_u_logic_H3d3z4_25834,
      ADR2 => u_CORTEXM0DS_u_logic_Wj73z4_27408,
      ADR5 => u_CORTEXM0DS_u_logic_E0d3z4_26399,
      ADR4 => u_CORTEXM0DS_u_logic_Svk2z4_25841,
      ADR0 => u_CORTEXM0DS_u_logic_Naq2z4_27422,
      O => N1983
    );
  u_CORTEXM0DS_u_logic_Z62wx43_G : X_LUT6
    generic map(
      LOC => "SLICE_X38Y118",
      INIT => X"22AF00AA22AF00FF"
    )
    port map (
      ADR3 => u_CORTEXM0DS_u_logic_T1d3z4_25833,
      ADR4 => u_CORTEXM0DS_u_logic_Svk2z4_25841,
      ADR5 => u_CORTEXM0DS_u_logic_Fxv2z4_27491,
      ADR0 => u_CORTEXM0DS_u_logic_H3d3z4_25834,
      ADR2 => u_CORTEXM0DS_u_logic_Ccq2z4_27216,
      ADR1 => u_CORTEXM0DS_u_logic_Y8q2z4_28508,
      O => N1984
    );
  u_CORTEXM0DS_u_logic_haddr_o_10_1 : X_LUT6
    generic map(
      LOC => "SLICE_X38Y118",
      INIT => X"FFF4F4F4FF444444"
    )
    port map (
      ADR5 => u_CORTEXM0DS_u_logic_n16534_8_0,
      ADR2 => u_CORTEXM0DS_u_logic_Mrsvx4,
      ADR1 => u_CORTEXM0DS_u_logic_Gzvvx4,
      ADR0 => u_CORTEXM0DS_u_logic_Sfa2z4_Zfa2z4_AND_6505_o,
      ADR3 => u_CORTEXM0DS_u_logic_K1wvx4,
      ADR4 => u_CORTEXM0DS_u_logic_Pri3z4_11_0,
      O => HADDR(10)
    );
  u_CORTEXM0DS_u_logic_Ccq2z4 : X_FF
    generic map(
      LOC => "SLICE_X38Y118",
      INIT => '1'
    )
    port map (
      CE => u_CORTEXM0DS_u_logic_Ofyvx4,
      CLK => NlwBufferSignal_u_CORTEXM0DS_u_logic_Ccq2z4_CLK,
      I => u_CORTEXM0DS_u_logic_Q52wx4_26400,
      O => u_CORTEXM0DS_u_logic_Ccq2z4_27216,
      SET => u_CORTEXM0DS_u_logic_hreset_n_inv,
      RST => GND
    );
  u_CORTEXM0DS_u_logic_Q52wx4 : X_LUT6
    generic map(
      LOC => "SLICE_X38Y118",
      INIT => X"FDFDFCFCFDFFFCFF"
    )
    port map (
      ADR0 => u_CORTEXM0DS_u_logic_Omcwx4_Vmcwx4_AND_2244_o,
      ADR3 => u_CORTEXM0DS_u_logic_Tanwx4_D8vwx4_AND_4142_o_26724,
      ADR4 => u_CORTEXM0DS_u_logic_Pri3z4_16_0,
      ADR1 => N650,
      ADR5 => u_CORTEXM0DS_u_logic_Hfxwx4_Ofxwx4_AND_4393_o,
      ADR2 => u_CORTEXM0DS_u_logic_B8nwx4_Havwx4_AND_4151_o_26267,
      O => u_CORTEXM0DS_u_logic_Q52wx4_26400
    );
  u_CORTEXM0DS_u_logic_Tna3z4_u_CORTEXM0DS_u_logic_Tna3z4_CMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => N1031,
      O => N1031_0
    );
  u_CORTEXM0DS_u_logic_R3hvx4_N2zwx4_AND_4553_o_SW3_SW0_SW1 : X_MUX2
    generic map(
      LOC => "SLICE_X38Y94"
    )
    port map (
      IA => N1975,
      IB => N1976,
      O => N1031,
      SEL => u_CORTEXM0DS_u_logic_U5pwx41_26909
    );
  u_CORTEXM0DS_u_logic_R3hvx4_N2zwx4_AND_4553_o_SW3_SW0_SW1_F : X_LUT6
    generic map(
      LOC => "SLICE_X38Y94",
      INIT => X"000000A2A200A2A2"
    )
    port map (
      ADR0 => u_CORTEXM0DS_u_logic_C7zwx4_J7zwx4_AND_4564_o1_26391,
      ADR2 => u_CORTEXM0DS_u_logic_Qrp2z4_26196,
      ADR3 => u_CORTEXM0DS_u_logic_U5pwx42_26908,
      ADR4 => u_CORTEXM0DS_u_logic_Hdzwx4,
      ADR5 => N465,
      ADR1 => u_CORTEXM0DS_u_logic_Hzj2z4_26197,
      O => N1975
    );
  u_CORTEXM0DS_u_logic_R3hvx4_N2zwx4_AND_4553_o_SW3_SW0_SW1_G : X_LUT6
    generic map(
      LOC => "SLICE_X38Y94",
      INIT => X"F000F000F000F000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR5 => '1',
      ADR4 => '1',
      ADR3 => u_CORTEXM0DS_u_logic_C7zwx4_J7zwx4_AND_4564_o1_26391,
      ADR2 => N1710,
      O => N1976
    );
  u_CORTEXM0DS_u_logic_C7zwx4_J7zwx4_AND_4564_o1 : X_LUT6
    generic map(
      LOC => "SLICE_X38Y94",
      INIT => X"FFFFFAAAFFFFFFFF"
    )
    port map (
      ADR1 => '1',
      ADR4 => u_CORTEXM0DS_u_logic_Jjuwx4,
      ADR0 => u_CORTEXM0DS_u_logic_Ayzwx4,
      ADR2 => u_CORTEXM0DS_u_logic_X0c3z4_27866,
      ADR3 => u_CORTEXM0DS_u_logic_Ylc3z4_27988,
      ADR5 => u_CORTEXM0DS_u_logic_Ywzwx4_Fxzwx4_AND_4621_o,
      O => u_CORTEXM0DS_u_logic_C7zwx4_J7zwx4_AND_4564_o1_26391
    );
  u_CORTEXM0DS_u_logic_Tna3z4 : X_FF
    generic map(
      LOC => "SLICE_X38Y94",
      INIT => '0'
    )
    port map (
      CE => u_CORTEXM0DS_u_logic_T5tvx4,
      CLK => NlwBufferSignal_u_CORTEXM0DS_u_logic_Tna3z4_CLK,
      I => NlwBufferSignal_u_CORTEXM0DS_u_logic_Tna3z4_IN,
      O => u_CORTEXM0DS_u_logic_Tna3z4_26620,
      RST => u_CORTEXM0DS_u_logic_hreset_n_inv,
      SET => GND
    );
  u_CORTEXM0DS_u_logic_Ywzwx4_Fxzwx4_AND_4621_o1 : X_LUT6
    generic map(
      LOC => "SLICE_X38Y94",
      INIT => X"0001000F0005000F"
    )
    port map (
      ADR2 => u_CORTEXM0DS_u_logic_Cjuwx42_28719,
      ADR3 => N442,
      ADR0 => u_CORTEXM0DS_u_logic_K0wwx4,
      ADR1 => u_CORTEXM0DS_u_logic_Vac3z4_26736,
      ADR5 => u_CORTEXM0DS_u_logic_Mcc3z4_26735,
      ADR4 => u_CORTEXM0DS_u_logic_Cjuwx43_27599,
      O => u_CORTEXM0DS_u_logic_Ywzwx4_Fxzwx4_AND_4621_o
    );
  u_CORTEXM0DS_u_logic_Nlhvx4_SW0_SW1 : X_LUT6
    generic map(
      LOC => "SLICE_X30Y118",
      INIT => X"0A5F3333AAFF3333"
    )
    port map (
      ADR4 => u_CORTEXM0DS_u_logic_G6pvx4,
      ADR0 => u_CORTEXM0DS_u_logic_Kvfwx4_W8c2z4_AND_6701_o,
      ADR5 => u_CORTEXM0DS_u_logic_Keqvx4_Ync2z4_AND_6755_o,
      ADR2 => u_CORTEXM0DS_u_logic_Roh2z4_4_0,
      ADR3 => u_CORTEXM0DS_u_logic_Pri3z4_6_0,
      ADR1 => u_CORTEXM0DS_u_logic_Cax2z4_28024,
      O => N608
    );
  u_CORTEXM0DS_u_logic_Cax2z4 : X_FF
    generic map(
      LOC => "SLICE_X30Y118",
      INIT => '1'
    )
    port map (
      CE => VCC,
      CLK => NlwBufferSignal_u_CORTEXM0DS_u_logic_Cax2z4_CLK,
      I => u_CORTEXM0DS_u_logic_Nlhvx4_19278,
      O => u_CORTEXM0DS_u_logic_Cax2z4_28024,
      SET => u_CORTEXM0DS_u_logic_hreset_n_inv,
      RST => GND
    );
  u_CORTEXM0DS_u_logic_Nlhvx4 : X_LUT6
    generic map(
      LOC => "SLICE_X30Y118",
      INIT => X"FFFF0F0FFFFF04BF"
    )
    port map (
      ADR5 => u_CORTEXM0DS_u_logic_Keqvx4_Ync2z4_AND_6755_o,
      ADR3 => N607,
      ADR2 => N608,
      ADR4 => u_CORTEXM0DS_u_logic_G6pvx4_Alywx4_AND_4511_o,
      ADR1 => u_CORTEXM0DS_u_logic_Vcuvx43_26323,
      ADR0 => u_CORTEXM0DS_u_logic_B8nwx4_I8nwx4_AND_3224_o_26351,
      O => u_CORTEXM0DS_u_logic_Nlhvx4_19278
    );
  u_CORTEXM0DS_u_logic_Ce0wx46_SW1 : X_LUT6
    generic map(
      LOC => "SLICE_X30Y119",
      INIT => X"AAAAAA2AAAAAAA2A"
    )
    port map (
      ADR5 => '1',
      ADR1 => u_CORTEXM0DS_u_logic_B173z4_28690,
      ADR2 => u_CORTEXM0DS_u_logic_Svk2z4_25841,
      ADR3 => u_CORTEXM0DS_u_logic_Yaz2z4_25842,
      ADR0 => u_CORTEXM0DS_u_logic_H3d3z4_25834,
      ADR4 => u_CORTEXM0DS_u_logic_T1d3z4_25833,
      O => N781
    );
  u_CORTEXM0DS_u_logic_B173z4 : X_FF
    generic map(
      LOC => "SLICE_X30Y119",
      INIT => '1'
    )
    port map (
      CE => u_CORTEXM0DS_u_logic_Ddyvx4_0,
      CLK => NlwBufferSignal_u_CORTEXM0DS_u_logic_B173z4_CLK,
      I => NlwBufferSignal_u_CORTEXM0DS_u_logic_B173z4_IN,
      O => u_CORTEXM0DS_u_logic_B173z4_28690,
      SET => u_CORTEXM0DS_u_logic_hreset_n_inv,
      RST => GND
    );
  u_CORTEXM0DS_u_logic_U11wx41 : X_LUT6
    generic map(
      LOC => "SLICE_X30Y119",
      INIT => X"FFFF77FFFFFF3F3F"
    )
    port map (
      ADR5 => u_CORTEXM0DS_u_logic_Sjj2z4_26064,
      ADR0 => u_CORTEXM0DS_u_logic_Rbo2z4_27478,
      ADR3 => u_CORTEXM0DS_u_logic_M1j2z4_26013,
      ADR4 => u_CORTEXM0DS_u_logic_Fgm2z4_26065,
      ADR2 => u_CORTEXM0DS_u_logic_O403z4_26353,
      ADR1 => u_CORTEXM0DS_u_logic_Tjh2z4_3_Tjh2z4_2_AND_6777_o,
      O => u_CORTEXM0DS_u_logic_U11wx41_28904
    );
  u_CORTEXM0DS_u_logic_A933z4_u_CORTEXM0DS_u_logic_A933z4_CMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => N1001_pack_10,
      O => N1001
    );
  u_CORTEXM0DS_u_logic_Qe0wx4_SW3 : X_MUX2
    generic map(
      LOC => "SLICE_X30Y124"
    )
    port map (
      IA => N1769,
      IB => N1770,
      O => N1001_pack_10,
      SEL => u_CORTEXM0DS_u_logic_Pri3z4_22_0
    );
  u_CORTEXM0DS_u_logic_Qe0wx4_SW3_F : X_LUT6
    generic map(
      LOC => "SLICE_X30Y124",
      INIT => X"0000005D00000000"
    )
    port map (
      ADR5 => u_ahb_bridge_u_state_machine_HREADY_0,
      ADR4 => u_CORTEXM0DS_u_logic_Keqvx4_Ync2z4_AND_6755_o,
      ADR3 => u_CORTEXM0DS_u_logic_D9c2z4_K9c2z4_AND_6705_o,
      ADR1 => u_CORTEXM0DS_u_logic_W6iwx4,
      ADR2 => u_CORTEXM0DS_u_logic_Kuuwx4_Ruuwx4_AND_4090_o,
      ADR0 => N2,
      O => N1769
    );
  u_CORTEXM0DS_u_logic_Qe0wx4_SW3_G : X_LUT6
    generic map(
      LOC => "SLICE_X30Y124",
      INIT => X"0040F0F000F0F0F0"
    )
    port map (
      ADR4 => u_CORTEXM0DS_u_logic_Kvfwx4_W8c2z4_AND_6701_o,
      ADR3 => u_CORTEXM0DS_u_logic_Keqvx4_Ync2z4_AND_6755_o,
      ADR1 => u_CORTEXM0DS_u_logic_W6iwx4,
      ADR2 => u_CORTEXM0DS_u_logic_G6pvx4,
      ADR0 => u_CORTEXM0DS_u_logic_Kuuwx4_Ruuwx4_AND_4090_o,
      ADR5 => N2,
      O => N1770
    );
  u_CORTEXM0DS_u_logic_Qe0wx4_SW0 : X_LUT6
    generic map(
      LOC => "SLICE_X30Y124",
      INIT => X"FF33FF55F030F050"
    )
    port map (
      ADR0 => u_CORTEXM0DS_u_logic_Jp3wx4,
      ADR4 => u_CORTEXM0DS_u_logic_R9nwx4,
      ADR1 => u_CORTEXM0DS_u_logic_Yp7wx4,
      ADR2 => u_CORTEXM0DS_u_logic_H4uwx4_O4uwx4_AND_4014_o_26308,
      ADR5 => u_CORTEXM0DS_u_logic_S9rwx4_Vhvwx4_AND_4177_o,
      ADR3 => u_CORTEXM0DS_u_logic_Rnuwx4_Ynuwx4_AND_4069_o_26309,
      O => N2
    );
  u_CORTEXM0DS_u_logic_A933z4 : X_FF
    generic map(
      LOC => "SLICE_X30Y124",
      INIT => '1'
    )
    port map (
      CE => u_CORTEXM0DS_u_logic_Ydyvx4_0,
      CLK => NlwBufferSignal_u_CORTEXM0DS_u_logic_A933z4_CLK,
      I => NlwBufferSignal_u_CORTEXM0DS_u_logic_A933z4_IN,
      O => u_CORTEXM0DS_u_logic_A933z4_28555,
      SET => u_CORTEXM0DS_u_logic_hreset_n_inv,
      RST => GND
    );
  u_CORTEXM0DS_u_logic_Ziwwx4_Gjwwx4_AND_4301_o3_SW13_SW0 : X_LUT6
    generic map(
      LOC => "SLICE_X30Y124",
      INIT => X"0CAC0C0CACACACAC"
    )
    port map (
      ADR2 => u_CORTEXM0DS_u_logic_Ziwwx4_Gjwwx4_AND_4301_o2_26018,
      ADR0 => u_CORTEXM0DS_u_logic_G6pvx4,
      ADR4 => u_CORTEXM0DS_u_logic_Pri3z4_22_0,
      ADR3 => u_CORTEXM0DS_u_logic_Kvfwx4_W8c2z4_AND_6701_o,
      ADR5 => u_CORTEXM0DS_u_logic_Keqvx4_Ync2z4_AND_6755_o,
      ADR1 => N1001,
      O => N1437
    );
  u_CORTEXM0DS_u_logic_Hc1wx43 : X_LUT6
    generic map(
      LOC => "SLICE_X30Y117",
      INIT => X"F5310000F531F531"
    )
    port map (
      ADR1 => u_CORTEXM0DS_u_logic_Vxf3z4_26864,
      ADR5 => u_CORTEXM0DS_u_logic_Wnv2z4_27631,
      ADR0 => u_CORTEXM0DS_u_logic_Wor2z4_27617,
      ADR2 => u_CORTEXM0DS_u_logic_Vp52z4_Vb52z4_OR_1171_o,
      ADR4 => u_CORTEXM0DS_u_logic_Vp52z4_Bm52z4_OR_1172_o,
      ADR3 => u_CORTEXM0DS_u_logic_Bm52z4_Cc52z4_OR_1164_o,
      O => u_CORTEXM0DS_u_logic_Hc1wx43_28971
    );
  u_CORTEXM0DS_u_logic_Js32z4_Qs32z4_AND_5571_o8 : X_LUT6
    generic map(
      LOC => "SLICE_X30Y117",
      INIT => X"AA220A02FF330F03"
    )
    port map (
      ADR2 => u_CORTEXM0DS_u_logic_Fre3z4_26681,
      ADR1 => u_CORTEXM0DS_u_logic_Rpe3z4_27551,
      ADR5 => u_CORTEXM0DS_u_logic_Duv2z4_27450,
      ADR4 => u_CORTEXM0DS_u_logic_Zk52z4_Cc52z4_OR_1168_o,
      ADR0 => u_CORTEXM0DS_u_logic_Vp52z4_Bm52z4_OR_1172_o,
      ADR3 => u_CORTEXM0DS_u_logic_Bm52z4_Cc52z4_OR_1164_o,
      O => u_CORTEXM0DS_u_logic_Js32z4_Qs32z4_AND_5571_o8_28706
    );
  u_CORTEXM0DS_u_logic_Ce0wx48 : X_LUT6
    generic map(
      LOC => "SLICE_X30Y117",
      INIT => X"0000000300000001"
    )
    port map (
      ADR2 => u_CORTEXM0DS_u_logic_Ji43z4_27050,
      ADR4 => u_CORTEXM0DS_u_logic_Ka83z4_27012,
      ADR3 => u_CORTEXM0DS_u_logic_B173z4_28690,
      ADR1 => u_CORTEXM0DS_u_logic_A8h3z4_26425,
      ADR0 => u_CORTEXM0DS_u_logic_Kev2z4_27430,
      ADR5 => u_CORTEXM0DS_u_logic_Vp52z4_Bm52z4_OR_1172_o,
      O => u_CORTEXM0DS_u_logic_Ce0wx410
    );
  u_CORTEXM0DS_u_logic_Fre3z4 : X_FF
    generic map(
      LOC => "SLICE_X30Y117",
      INIT => '1'
    )
    port map (
      CE => u_CORTEXM0DS_u_logic_Meyvx4_0,
      CLK => NlwBufferSignal_u_CORTEXM0DS_u_logic_Fre3z4_CLK,
      I => NlwBufferSignal_u_CORTEXM0DS_u_logic_Fre3z4_IN,
      O => u_CORTEXM0DS_u_logic_Fre3z4_26681,
      SET => u_CORTEXM0DS_u_logic_hreset_n_inv,
      RST => GND
    );
  u_CORTEXM0DS_u_logic_Vp52z4_Bm52z4_OR_1172_o1 : X_LUT6
    generic map(
      LOC => "SLICE_X30Y117",
      INIT => X"FFFFFFFFFFBBFFBB"
    )
    port map (
      ADR4 => '1',
      ADR2 => '1',
      ADR1 => u_CORTEXM0DS_u_logic_Yaz2z4_2_26227,
      ADR5 => u_CORTEXM0DS_u_logic_Svk2z4_25841,
      ADR0 => u_CORTEXM0DS_u_logic_H3d3z4_25834,
      ADR3 => u_CORTEXM0DS_u_logic_T1d3z4_25833,
      O => u_CORTEXM0DS_u_logic_Vp52z4_Bm52z4_OR_1172_o
    );
  u_CORTEXM0DS_u_logic_Ka83z4_u_CORTEXM0DS_u_logic_Ka83z4_CMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => N658,
      O => N658_0
    );
  u_CORTEXM0DS_u_logic_Zdhvx4_SW0_SW0 : X_MUX2
    generic map(
      LOC => "SLICE_X30Y122"
    )
    port map (
      IA => N1228,
      IB => N1229,
      O => N658,
      SEL => u_CORTEXM0DS_u_logic_Pri3z4_24_0
    );
  u_CORTEXM0DS_u_logic_Ka83z4 : X_FF
    generic map(
      LOC => "SLICE_X30Y122",
      INIT => '1'
    )
    port map (
      CE => u_CORTEXM0DS_u_logic_Wcyvx4,
      CLK => NlwBufferSignal_u_CORTEXM0DS_u_logic_Ka83z4_CLK,
      I => NlwBufferSignal_u_CORTEXM0DS_u_logic_Ka83z4_IN,
      O => u_CORTEXM0DS_u_logic_Ka83z4_27012,
      SET => u_CORTEXM0DS_u_logic_hreset_n_inv,
      RST => GND
    );
  u_CORTEXM0DS_u_logic_Zdhvx4_SW0_SW0_F : X_LUT6
    generic map(
      LOC => "SLICE_X30Y122",
      INIT => X"F0DDF055F0F0F0F0"
    )
    port map (
      ADR3 => u_CORTEXM0DS_u_logic_D9c2z4_K9c2z4_AND_6705_o,
      ADR5 => u_ahb_bridge_u_state_machine_HREADY_0,
      ADR0 => u_CORTEXM0DS_u_logic_Keqvx4_Ync2z4_AND_6755_o,
      ADR1 => u_CORTEXM0DS_u_logic_Kvfwx4_W8c2z4_AND_6701_o,
      ADR4 => u_CORTEXM0DS_u_logic_Roh2z4_22_0,
      ADR2 => u_CORTEXM0DS_u_logic_Kaf3z4_27421,
      O => N1228
    );
  u_CORTEXM0DS_u_logic_Zdhvx4_SW0_SW0_G : X_LUT6
    generic map(
      LOC => "SLICE_X30Y122",
      INIT => X"FFAAFFAA33AAFFAA"
    )
    port map (
      ADR2 => '1',
      ADR3 => u_CORTEXM0DS_u_logic_G6pvx4,
      ADR5 => u_CORTEXM0DS_u_logic_Roh2z4_22_0,
      ADR4 => u_CORTEXM0DS_u_logic_Keqvx4_Ync2z4_AND_6755_o,
      ADR1 => u_CORTEXM0DS_u_logic_Kvfwx4_W8c2z4_AND_6701_o,
      ADR0 => u_CORTEXM0DS_u_logic_Kaf3z4_27421,
      O => N1229
    );
  u_CORTEXM0DS_u_logic_Gt93z4 : X_FF
    generic map(
      LOC => "SLICE_X30Y114",
      INIT => '1'
    )
    port map (
      CE => u_CORTEXM0DS_u_logic_Xppvx4_0,
      CLK => NlwBufferSignal_u_CORTEXM0DS_u_logic_Gt93z4_CLK,
      I => u_CORTEXM0DS_u_logic_Pn1wx4,
      O => u_CORTEXM0DS_u_logic_Gt93z4_27135,
      SET => u_CORTEXM0DS_u_logic_hreset_n_inv,
      RST => GND
    );
  u_CORTEXM0DS_u_logic_Pn1wx41 : X_LUT6
    generic map(
      LOC => "SLICE_X30Y114",
      INIT => X"FFFFAAFFFFFFFBFF"
    )
    port map (
      ADR0 => N420,
      ADR2 => u_CORTEXM0DS_u_logic_Imnwx4_26045,
      ADR1 => u_CORTEXM0DS_u_logic_Wn1wx43_28155,
      ADR3 => u_CORTEXM0DS_u_logic_Do1wx431,
      ADR5 => u_CORTEXM0DS_u_logic_Wn1wx42_26761,
      ADR4 => u_CORTEXM0DS_u_logic_B8nwx4_Havwx4_AND_4151_o_26267,
      O => u_CORTEXM0DS_u_logic_Pn1wx4
    );
  u_CORTEXM0DS_u_logic_B8nwx4_Havwx4_AND_4151_o : X_LUT6
    generic map(
      LOC => "SLICE_X30Y114",
      INIT => X"3333303533333F35"
    )
    port map (
      ADR1 => N863_0,
      ADR0 => N861,
      ADR5 => N862,
      ADR3 => u_CORTEXM0DS_u_logic_Hfxwx4_Ofxwx4_AND_4393_o,
      ADR4 => u_CORTEXM0DS_u_logic_Uqwwx4_Brwwx4_AND_4324_o10_26019,
      ADR2 => u_CORTEXM0DS_u_logic_Uqwwx4_Brwwx4_AND_4324_o7_26020,
      O => u_CORTEXM0DS_u_logic_B8nwx4_Havwx4_AND_4151_o_26267
    );
  u_CORTEXM0DS_u_logic_S132z4_Z132z4_AND_5467_o4 : X_LUT6
    generic map(
      LOC => "SLICE_X30Y114",
      INIT => X"000833088808BB08"
    )
    port map (
      ADR3 => u_CORTEXM0DS_u_logic_T1d3z4_25833,
      ADR5 => u_CORTEXM0DS_u_logic_Rkd3z4_28625,
      ADR2 => u_CORTEXM0DS_u_logic_Oas2z4_27139,
      ADR0 => u_CORTEXM0DS_u_logic_H3d3z4_25834,
      ADR1 => u_CORTEXM0DS_u_logic_Yaz2z4_25842,
      ADR4 => u_CORTEXM0DS_u_logic_Hc23z4_26911,
      O => u_CORTEXM0DS_u_logic_S132z4_Z132z4_AND_5467_o4_27817
    );
  u_CORTEXM0DS_u_logic_Nbx2z4_u_CORTEXM0DS_u_logic_Nbx2z4_CMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => N1189_pack_6,
      O => N1189
    );
  u_CORTEXM0DS_u_logic_Zuzvx4_SW2_SW1 : X_MUX2
    generic map(
      LOC => "SLICE_X30Y113"
    )
    port map (
      IA => N1310,
      IB => N1311,
      O => N1189_pack_6,
      SEL => N24
    );
  u_CORTEXM0DS_u_logic_Zuzvx4_SW2_SW1_F : X_LUT6
    generic map(
      LOC => "SLICE_X30Y113",
      INIT => X"FAF0F0F0F0F0F0F0"
    )
    port map (
      ADR1 => '1',
      ADR4 => u_CORTEXM0DS_u_logic_Roh2z4_5_0,
      ADR5 => u_CORTEXM0DS_u_logic_G6pvx4,
      ADR0 => u_CORTEXM0DS_u_logic_Kvfwx4_W8c2z4_AND_6701_o,
      ADR3 => u_CORTEXM0DS_u_logic_Keqvx4_Ync2z4_AND_6755_o,
      ADR2 => N372,
      O => N1310
    );
  u_CORTEXM0DS_u_logic_Zuzvx4_SW2_SW1_G : X_LUT6
    generic map(
      LOC => "SLICE_X30Y113",
      INIT => X"FFFFEFEE0F002F22"
    )
    port map (
      ADR3 => u_CORTEXM0DS_u_logic_Roh2z4_5_0,
      ADR1 => u_CORTEXM0DS_u_logic_Sdnwx4_Zdnwx4_AND_3239_o_26307,
      ADR2 => u_CORTEXM0DS_u_logic_S5pvx4_Qaiwx4_OR_957_o,
      ADR4 => u_CORTEXM0DS_u_logic_Zbpwx4_Gcpwx4_AND_3447_o,
      ADR5 => N373,
      ADR0 => N372,
      O => N1311
    );
  u_CORTEXM0DS_u_logic_Glhvx4_SW0_SW1 : X_LUT6
    generic map(
      LOC => "SLICE_X30Y113",
      INIT => X"CC4ECC4ECC44CC44"
    )
    port map (
      ADR4 => '1',
      ADR1 => u_CORTEXM0DS_u_logic_Nbx2z4_28327,
      ADR0 => u_ahb_bridge_u_state_machine_HREADY_0,
      ADR2 => u_CORTEXM0DS_u_logic_Kvfwx4_W8c2z4_AND_6701_o,
      ADR3 => u_CORTEXM0DS_u_logic_D9c2z4_K9c2z4_AND_6705_o,
      ADR5 => u_CORTEXM0DS_u_logic_Pri3z4_7_0,
      O => N373
    );
  u_CORTEXM0DS_u_logic_Nbx2z4 : X_FF
    generic map(
      LOC => "SLICE_X30Y113",
      INIT => '1'
    )
    port map (
      CE => VCC,
      CLK => NlwBufferSignal_u_CORTEXM0DS_u_logic_Nbx2z4_CLK,
      I => u_CORTEXM0DS_u_logic_Glhvx4_19162,
      O => u_CORTEXM0DS_u_logic_Nbx2z4_28327,
      SET => u_CORTEXM0DS_u_logic_hreset_n_inv,
      RST => GND
    );
  u_CORTEXM0DS_u_logic_Glhvx4 : X_LUT6
    generic map(
      LOC => "SLICE_X30Y113",
      INIT => X"EEFCEEFCEEFCEEEE"
    )
    port map (
      ADR5 => u_CORTEXM0DS_u_logic_Pfnwx4_Wfnwx4_AND_3245_o_26315,
      ADR0 => N1188,
      ADR2 => N1189,
      ADR1 => u_CORTEXM0DS_u_logic_G6pvx4_Alywx4_AND_4511_o,
      ADR4 => u_CORTEXM0DS_u_logic_K0pwx4_R0pwx4_AND_3424_o,
      ADR3 => u_CORTEXM0DS_u_logic_B8nwx4_I8nwx4_AND_3224_o_26351,
      O => u_CORTEXM0DS_u_logic_Glhvx4_19162
    );
  u_CORTEXM0DS_u_logic_Jwf3z4_u_CORTEXM0DS_u_logic_Jwf3z4_CMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => N652_pack_9,
      O => N652
    );
  u_CORTEXM0DS_u_logic_U72wx4_SW2 : X_MUX2
    generic map(
      LOC => "SLICE_X30Y120"
    )
    port map (
      IA => N1226,
      IB => N1227,
      O => N652_pack_9,
      SEL => u_CORTEXM0DS_u_logic_Hfxwx4_Ofxwx4_AND_4393_o
    );
  u_CORTEXM0DS_u_logic_U72wx4_SW2_F : X_LUT6
    generic map(
      LOC => "SLICE_X30Y120",
      INIT => X"CACACAAAAAAAAAAA"
    )
    port map (
      ADR4 => u_CORTEXM0DS_u_logic_Uenwx4_Dgnwx4_AND_4164_o,
      ADR3 => u_CORTEXM0DS_u_logic_I5xwx4_P5xwx4_AND_4367_o,
      ADR5 => N22,
      ADR2 => u_CORTEXM0DS_u_logic_Tanwx4_D8vwx4_AND_4142_o_26724,
      ADR1 => N388,
      ADR0 => N387,
      O => N1226
    );
  u_CORTEXM0DS_u_logic_U72wx4_SW2_G : X_LUT6
    generic map(
      LOC => "SLICE_X30Y120",
      INIT => X"BBBFBBBF88808880"
    )
    port map (
      ADR4 => '1',
      ADR3 => u_CORTEXM0DS_u_logic_Uenwx4_Dgnwx4_AND_4164_o,
      ADR2 => u_CORTEXM0DS_u_logic_I5xwx4_P5xwx4_AND_4367_o,
      ADR1 => N22,
      ADR0 => N388,
      ADR5 => N387,
      O => N1227
    );
  u_CORTEXM0DS_u_logic_Sdhvx4_SW0_SW0 : X_LUT6
    generic map(
      LOC => "SLICE_X30Y120",
      INIT => X"CCCC5CFCCCCC5C5C"
    )
    port map (
      ADR1 => u_CORTEXM0DS_u_logic_Jwf3z4_28339,
      ADR2 => u_ahb_bridge_u_state_machine_HREADY_0,
      ADR3 => u_CORTEXM0DS_u_logic_Kvfwx4_W8c2z4_AND_6701_o,
      ADR0 => u_CORTEXM0DS_u_logic_Keqvx4_Ync2z4_AND_6755_o,
      ADR4 => u_CORTEXM0DS_u_logic_D9c2z4_K9c2z4_AND_6705_o,
      ADR5 => u_CORTEXM0DS_u_logic_Pri3z4_16_0,
      O => N387
    );
  u_CORTEXM0DS_u_logic_Jwf3z4 : X_FF
    generic map(
      LOC => "SLICE_X30Y120",
      INIT => '1'
    )
    port map (
      CE => VCC,
      CLK => NlwBufferSignal_u_CORTEXM0DS_u_logic_Jwf3z4_CLK,
      I => u_CORTEXM0DS_u_logic_Sdhvx4_19324,
      O => u_CORTEXM0DS_u_logic_Jwf3z4_28339,
      SET => u_CORTEXM0DS_u_logic_hreset_n_inv,
      RST => GND
    );
  u_CORTEXM0DS_u_logic_Sdhvx4 : X_LUT6
    generic map(
      LOC => "SLICE_X30Y120",
      INIT => X"FCFCEEEEFFFCFFEE"
    )
    port map (
      ADR3 => u_CORTEXM0DS_u_logic_Roh2z4_14_0,
      ADR5 => u_CORTEXM0DS_u_logic_S5pvx4_Qaiwx4_OR_957_o,
      ADR2 => N387,
      ADR1 => u_CORTEXM0DS_u_logic_G6pvx4_Alywx4_AND_4511_o,
      ADR0 => N652,
      ADR4 => u_CORTEXM0DS_u_logic_B8nwx4_Havwx4_AND_4151_o_26267,
      O => u_CORTEXM0DS_u_logic_Sdhvx4_19324
    );
  u_CORTEXM0DS_u_logic_haddr_o_24_1 : X_LUT6
    generic map(
      LOC => "SLICE_X30Y121",
      INIT => X"FCFEF0FACCEE00AA"
    )
    port map (
      ADR2 => u_CORTEXM0DS_u_logic_Mrsvx4,
      ADR5 => u_CORTEXM0DS_u_logic_n16534_22_0,
      ADR0 => u_CORTEXM0DS_u_logic_Gzvvx4,
      ADR3 => u_CORTEXM0DS_u_logic_N482z4_U482z4_AND_6171_o,
      ADR4 => u_CORTEXM0DS_u_logic_K1wvx4,
      ADR1 => u_CORTEXM0DS_u_logic_Pri3z4_25_0,
      O => HADDR(24)
    );
  u_CORTEXM0DS_u_logic_Ce0wx46_SW0 : X_LUT6
    generic map(
      LOC => "SLICE_X30Y121",
      INIT => X"FFAFFFFFF7FFF7FF"
    )
    port map (
      ADR1 => u_CORTEXM0DS_u_logic_A8h3z4_26425,
      ADR4 => u_CORTEXM0DS_u_logic_B173z4_28690,
      ADR5 => u_CORTEXM0DS_u_logic_Svk2z4_25841,
      ADR3 => u_CORTEXM0DS_u_logic_Yaz2z4_25842,
      ADR2 => u_CORTEXM0DS_u_logic_H3d3z4_25834,
      ADR0 => u_CORTEXM0DS_u_logic_T1d3z4_25833,
      O => N780
    );
  u_CORTEXM0DS_u_logic_Zdhvx4_SW0_SW1 : X_LUT6
    generic map(
      LOC => "SLICE_X30Y123",
      INIT => X"1B1BBBBB11BB11BB"
    )
    port map (
      ADR0 => u_CORTEXM0DS_u_logic_G6pvx4,
      ADR5 => u_CORTEXM0DS_u_logic_Kvfwx4_W8c2z4_AND_6701_o,
      ADR4 => u_CORTEXM0DS_u_logic_Keqvx4_Ync2z4_AND_6755_o,
      ADR2 => u_CORTEXM0DS_u_logic_Roh2z4_22_0,
      ADR3 => u_CORTEXM0DS_u_logic_Pri3z4_24_0,
      ADR1 => u_CORTEXM0DS_u_logic_Kaf3z4_27421,
      O => N659
    );
  u_CORTEXM0DS_u_logic_Oa3wx44 : X_LUT6
    generic map(
      LOC => "SLICE_X30Y123",
      INIT => X"FFAACC8800000000"
    )
    port map (
      ADR2 => '1',
      ADR1 => u_CORTEXM0DS_u_logic_S9rwx4_Vhvwx4_AND_4177_o,
      ADR0 => u_CORTEXM0DS_u_logic_Uenwx4_Lcvwx4_AND_4235_o,
      ADR5 => N16,
      ADR4 => u_CORTEXM0DS_u_logic_I5xwx4_P5xwx4_AND_4367_o,
      ADR3 => u_CORTEXM0DS_u_logic_Hfxwx4_Ofxwx4_AND_4393_o,
      O => u_CORTEXM0DS_u_logic_Oa3wx44_29665
    );
  u_CORTEXM0DS_u_logic_Uqwwx4_Brwwx4_AND_4324_o11 : X_LUT6
    generic map(
      LOC => "SLICE_X30Y123",
      INIT => X"00FF00FF00FF00CC"
    )
    port map (
      ADR0 => '1',
      ADR2 => '1',
      ADR3 => u_CORTEXM0DS_u_logic_U2ewx4,
      ADR5 => u_CORTEXM0DS_u_logic_Uqwwx4_Brwwx4_AND_4324_o4_26021,
      ADR1 => u_CORTEXM0DS_u_logic_Uqwwx4_Brwwx4_AND_4324_o7_26020,
      ADR4 => u_CORTEXM0DS_u_logic_Uqwwx4_Brwwx4_AND_4324_o10_26019,
      O => u_CORTEXM0DS_u_logic_Uqwwx4_Brwwx4_AND_4324_o
    );
  u_CORTEXM0DS_u_logic_Kaf3z4 : X_FF
    generic map(
      LOC => "SLICE_X30Y123",
      INIT => '1'
    )
    port map (
      CE => VCC,
      CLK => NlwBufferSignal_u_CORTEXM0DS_u_logic_Kaf3z4_CLK,
      I => u_CORTEXM0DS_u_logic_Zdhvx4_19380,
      O => u_CORTEXM0DS_u_logic_Kaf3z4_27421,
      SET => u_CORTEXM0DS_u_logic_hreset_n_inv,
      RST => GND
    );
  u_CORTEXM0DS_u_logic_Zdhvx4 : X_LUT6
    generic map(
      LOC => "SLICE_X30Y123",
      INIT => X"FF4EFFCCFF4EFF4E"
    )
    port map (
      ADR5 => u_CORTEXM0DS_u_logic_Ziwwx4_Gjwwx4_AND_4301_o2_26018,
      ADR1 => N658_0,
      ADR2 => N659,
      ADR3 => u_CORTEXM0DS_u_logic_G6pvx4_Alywx4_AND_4511_o,
      ADR0 => u_CORTEXM0DS_u_logic_Oa3wx44_29665,
      ADR4 => u_CORTEXM0DS_u_logic_Uqwwx4_Brwwx4_AND_4324_o,
      O => u_CORTEXM0DS_u_logic_Zdhvx4_19380
    );
  u_CORTEXM0DS_u_logic_Ba0wx4 : X_LUT6
    generic map(
      LOC => "SLICE_X30Y115",
      INIT => X"AA882200A0802000"
    )
    port map (
      ADR2 => u_CORTEXM0DS_u_logic_Kgnwx4_C8rwx4_AND_4262_o,
      ADR0 => N14,
      ADR5 => u_CORTEXM0DS_u_logic_Zbpwx4_Gcpwx4_AND_3447_o,
      ADR3 => N920,
      ADR4 => N921,
      ADR1 => u_CORTEXM0DS_u_logic_E4pwx4_L4pwx4_OR_793_o_26934,
      O => u_CORTEXM0DS_u_logic_Ba0wx4_26929
    );
  u_CORTEXM0DS_u_logic_Rpe3z4 : X_FF
    generic map(
      LOC => "SLICE_X30Y115",
      INIT => '1'
    )
    port map (
      CE => u_CORTEXM0DS_u_logic_Teyvx4,
      CLK => NlwBufferSignal_u_CORTEXM0DS_u_logic_Rpe3z4_CLK,
      I => NlwBufferSignal_u_CORTEXM0DS_u_logic_Rpe3z4_IN,
      O => u_CORTEXM0DS_u_logic_Rpe3z4_27551,
      SET => u_CORTEXM0DS_u_logic_hreset_n_inv,
      RST => GND
    );
  u_CORTEXM0DS_u_logic_J70wx4 : X_LUT6
    generic map(
      LOC => "SLICE_X30Y115",
      INIT => X"CCFFCCFFCCFFCAFF"
    )
    port map (
      ADR0 => N1133,
      ADR1 => N1134,
      ADR2 => u_CORTEXM0DS_u_logic_Uqwwx4_Brwwx4_AND_4324_o10_26019,
      ADR5 => u_CORTEXM0DS_u_logic_Uqwwx4_Brwwx4_AND_4324_o7_26020,
      ADR4 => u_CORTEXM0DS_u_logic_Uqwwx4_Brwwx4_AND_4324_o4_26021,
      ADR3 => u_CORTEXM0DS_u_logic_Ba0wx4_26929,
      O => u_CORTEXM0DS_u_logic_J70wx4_26335
    );
  u_CORTEXM0DS_u_logic_Kzbwx43 : X_LUT6
    generic map(
      LOC => "SLICE_X30Y116",
      INIT => X"FFFFFFFFCF0FCC00"
    )
    port map (
      ADR0 => '1',
      ADR1 => u_CORTEXM0DS_u_logic_K9z2z4_27965,
      ADR5 => u_CORTEXM0DS_u_logic_Kzbwx42_28707,
      ADR4 => u_CORTEXM0DS_u_logic_W19wx4,
      ADR3 => u_CORTEXM0DS_u_logic_Ul9wx4,
      ADR2 => u_CORTEXM0DS_u_logic_Js32z4_Qs32z4_AND_5571_o,
      O => u_CORTEXM0DS_u_logic_Kzbwx4
    );
  u_CORTEXM0DS_u_logic_Js32z4_Qs32z4_AND_5571_o9 : X_LUT6
    generic map(
      LOC => "SLICE_X30Y116",
      INIT => X"00A0002000000000"
    )
    port map (
      ADR1 => u_CORTEXM0DS_u_logic_To33z4_27378,
      ADR4 => u_CORTEXM0DS_u_logic_Sk52z4_Zk52z4_OR_1162_o,
      ADR0 => u_CORTEXM0DS_u_logic_Js32z4_Qs32z4_AND_5571_o7_29659,
      ADR3 => N1472,
      ADR5 => u_CORTEXM0DS_u_logic_Js32z4_Qs32z4_AND_5571_o8_28706,
      ADR2 => u_CORTEXM0DS_u_logic_Js32z4_Qs32z4_AND_5571_o1_28704,
      O => u_CORTEXM0DS_u_logic_Js32z4_Qs32z4_AND_5571_o
    );
  u_CORTEXM0DS_u_logic_Js32z4_Qs32z4_AND_5571_o7_SW0 : X_LUT6
    generic map(
      LOC => "SLICE_X30Y116",
      INIT => X"5BF05BF55BFA5BFF"
    )
    port map (
      ADR4 => u_CORTEXM0DS_u_logic_Cxc3z4_27372,
      ADR5 => u_CORTEXM0DS_u_logic_U2s2z4_27042,
      ADR1 => u_CORTEXM0DS_u_logic_L763z4_26354,
      ADR0 => u_CORTEXM0DS_u_logic_Svk2z4_25841,
      ADR2 => u_CORTEXM0DS_u_logic_H3d3z4_25834,
      ADR3 => u_CORTEXM0DS_u_logic_T1d3z4_25833,
      O => N1420
    );
  u_CORTEXM0DS_u_logic_L763z4 : X_FF
    generic map(
      LOC => "SLICE_X30Y116",
      INIT => '1'
    )
    port map (
      CE => u_CORTEXM0DS_u_logic_Kdyvx4,
      CLK => NlwBufferSignal_u_CORTEXM0DS_u_logic_L763z4_CLK,
      I => NlwBufferSignal_u_CORTEXM0DS_u_logic_L763z4_IN,
      O => u_CORTEXM0DS_u_logic_L763z4_26354,
      SET => u_CORTEXM0DS_u_logic_hreset_n_inv,
      RST => GND
    );
  u_CORTEXM0DS_u_logic_Js32z4_Qs32z4_AND_5571_o7 : X_LUT6
    generic map(
      LOC => "SLICE_X30Y116",
      INIT => X"FF0CFF0CFFFF0C0C"
    )
    port map (
      ADR0 => '1',
      ADR2 => u_CORTEXM0DS_u_logic_Kf23z4_27029,
      ADR1 => u_CORTEXM0DS_u_logic_H3d3z4_25834,
      ADR5 => u_CORTEXM0DS_u_logic_Yaz2z4_25842,
      ADR3 => N1421,
      ADR4 => N1420,
      O => u_CORTEXM0DS_u_logic_Js32z4_Qs32z4_AND_5571_o7_29659
    );
  u_CORTEXM0DS_u_logic_K0pwx4_R0pwx4_AND_3424_o2 : X_LUT6
    generic map(
      LOC => "SLICE_X31Y98",
      INIT => X"055515150FFF3F3F"
    )
    port map (
      ADR4 => u_CORTEXM0DS_u_logic_J6i2z4_26161,
      ADR3 => u_CORTEXM0DS_u_logic_Mis2z4_26740,
      ADR1 => u_CORTEXM0DS_u_logic_Kss2z4_26741,
      ADR2 => u_CORTEXM0DS_u_logic_Aeywx4_L9hvx4_AND_4487_o,
      ADR5 => u_CORTEXM0DS_u_logic_Japwx4,
      ADR0 => u_CORTEXM0DS_u_logic_Rsa3z4_26603,
      O => u_CORTEXM0DS_u_logic_K0pwx4_R0pwx4_AND_3424_o2_29670
    );
  u_CORTEXM0DS_u_logic_K0pwx4_R0pwx4_AND_3424_o5 : X_LUT6
    generic map(
      LOC => "SLICE_X31Y98",
      INIT => X"00A0A0A000000000"
    )
    port map (
      ADR1 => '1',
      ADR0 => u_CORTEXM0DS_u_logic_K0pwx4_R0pwx4_AND_3424_o3_26835,
      ADR2 => u_CORTEXM0DS_u_logic_K0pwx4_R0pwx4_AND_3424_o4_26837,
      ADR5 => u_CORTEXM0DS_u_logic_K0pwx4_R0pwx4_AND_3424_o2_29670,
      ADR4 => u_CORTEXM0DS_u_logic_H6tvx4,
      ADR3 => u_CORTEXM0DS_u_logic_U5a3z4_26842,
      O => u_CORTEXM0DS_u_logic_K0pwx4_R0pwx4_AND_3424_o5_26829
    );
  u_CORTEXM0DS_u_logic_K0pwx4_R0pwx4_AND_3424_o1 : X_LUT6
    generic map(
      LOC => "SLICE_X31Y98",
      INIT => X"0000E4FFE4FFE4FF"
    )
    port map (
      ADR2 => u_CORTEXM0DS_u_logic_Mydwx4,
      ADR0 => u_CORTEXM0DS_u_logic_Oldwx4,
      ADR3 => u_CORTEXM0DS_u_logic_L5owx4,
      ADR1 => u_CORTEXM0DS_u_logic_Iypwx4_Pypwx4_AND_3512_o,
      ADR4 => u_CORTEXM0DS_u_logic_B7owx4,
      ADR5 => ahbmi_hrdata_22_IBUF_0,
      O => u_CORTEXM0DS_u_logic_K0pwx4_R0pwx4_AND_3424_o1_26828
    );
  u_CORTEXM0DS_u_logic_K0pwx4_R0pwx4_AND_3424_o6_SW1 : X_LUT6
    generic map(
      LOC => "SLICE_X31Y98",
      INIT => X"F0C0F5D5FFFFF5D5"
    )
    port map (
      ADR2 => u_CORTEXM0DS_u_logic_K0pwx4_R0pwx4_AND_3424_o1_26828,
      ADR3 => u_CORTEXM0DS_u_logic_K1owx4_R1owx4_AND_3319_o4,
      ADR1 => u_CORTEXM0DS_u_logic_K0pwx4_R0pwx4_AND_3424_o5_26829,
      ADR4 => u_CORTEXM0DS_u_logic_R9nwx4,
      ADR5 => u_CORTEXM0DS_u_logic_Wkwwx4_Ay7wx4_AND_4307_o,
      ADR0 => u_CORTEXM0DS_u_logic_X77wx4,
      O => N921
    );
  u_CORTEXM0DS_u_logic_Ddi3z4_u_CORTEXM0DS_u_logic_Ddi3z4_CMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => u_CORTEXM0DS_u_logic_Aytvx4_Mxtvx4_OR_98_o_pack_4,
      O => u_CORTEXM0DS_u_logic_Aytvx4_Mxtvx4_OR_98_o
    );
  u_CORTEXM0DS_u_logic_Oytvx41 : X_LUT6
    generic map(
      LOC => "SLICE_X31Y94",
      INIT => X"0000000000000001"
    )
    port map (
      ADR4 => u_CORTEXM0DS_u_logic_M5f3z4_26596,
      ADR1 => u_CORTEXM0DS_u_logic_Aze3z4_26597,
      ADR2 => u_CORTEXM0DS_u_logic_Dhb3z4_26598,
      ADR3 => u_CORTEXM0DS_u_logic_Ddi3z4_26122,
      ADR5 => u_CORTEXM0DS_u_logic_Ogo2z4_26599,
      ADR0 => u_CORTEXM0DS_u_logic_Z2h3z4_26600,
      O => u_CORTEXM0DS_u_logic_Oytvx41_26595
    );
  u_CORTEXM0DS_u_logic_X7tvx41 : X_LUT6
    generic map(
      LOC => "SLICE_X31Y94",
      INIT => X"0A02AA220A02AA22"
    )
    port map (
      ADR2 => u_CORTEXM0DS_u_logic_Japwx4,
      ADR4 => u_CORTEXM0DS_u_logic_K3l2z4_26158,
      ADR0 => u_CORTEXM0DS_u_logic_Tna3z4_26620,
      ADR3 => u_CORTEXM0DS_u_logic_F2o2z4_26619,
      ADR1 => u_CORTEXM0DS_u_logic_Oytvx4,
      ADR5 => '1',
      O => u_CORTEXM0DS_u_logic_X7tvx4
    );
  u_CORTEXM0DS_u_logic_Aytvx4_Mxtvx4_OR_98_o1 : X_LUT5
    generic map(
      LOC => "SLICE_X31Y94",
      INIT => X"FFF7FF77"
    )
    port map (
      ADR2 => u_CORTEXM0DS_u_logic_Japwx4,
      ADR4 => u_CORTEXM0DS_u_logic_K3l2z4_26158,
      ADR0 => u_CORTEXM0DS_u_logic_Tna3z4_26620,
      ADR3 => u_CORTEXM0DS_u_logic_F2o2z4_26619,
      ADR1 => u_CORTEXM0DS_u_logic_Oytvx4,
      O => u_CORTEXM0DS_u_logic_Aytvx4_Mxtvx4_OR_98_o_pack_4
    );
  u_CORTEXM0DS_u_logic_Ddi3z4 : X_FF
    generic map(
      LOC => "SLICE_X31Y94",
      INIT => '1'
    )
    port map (
      CE => VCC,
      CLK => NlwBufferSignal_u_CORTEXM0DS_u_logic_Ddi3z4_CLK,
      I => u_CORTEXM0DS_u_logic_Gnmvx4,
      O => u_CORTEXM0DS_u_logic_Ddi3z4_26122,
      SET => u_CORTEXM0DS_u_logic_hreset_n_inv,
      RST => GND
    );
  u_CORTEXM0DS_u_logic_Gnmvx41 : X_LUT6
    generic map(
      LOC => "SLICE_X31Y94",
      INIT => X"CF0FCC00EFAFEEAA"
    )
    port map (
      ADR3 => u_CORTEXM0DS_u_logic_X7tvx4,
      ADR1 => u_CORTEXM0DS_u_logic_Iwh2z4_22_0,
      ADR2 => u_CORTEXM0DS_u_logic_F2hvx4_Txtvx4_OR_101_o,
      ADR4 => u_CORTEXM0DS_u_logic_Ddi3z4_26122,
      ADR5 => u_CORTEXM0DS_u_logic_Aytvx4_Mxtvx4_OR_98_o,
      ADR0 => u_CORTEXM0DS_u_logic_Cma3z4_26124,
      O => u_CORTEXM0DS_u_logic_Gnmvx4
    );
  u_CORTEXM0DS_u_logic_Oytvx45 : X_LUT6
    generic map(
      LOC => "SLICE_X31Y94",
      INIT => X"C0C0000000000000"
    )
    port map (
      ADR0 => '1',
      ADR3 => '1',
      ADR2 => u_CORTEXM0DS_u_logic_Oytvx41_26595,
      ADR1 => u_CORTEXM0DS_u_logic_Oytvx42_26601,
      ADR4 => u_CORTEXM0DS_u_logic_Oytvx43_26608,
      ADR5 => u_CORTEXM0DS_u_logic_Oytvx44_26621,
      O => u_CORTEXM0DS_u_logic_Oytvx4
    );
  u_CORTEXM0DS_u_logic_Zva3z4 : X_FF
    generic map(
      LOC => "SLICE_X31Y99",
      INIT => '1'
    )
    port map (
      CE => VCC,
      CLK => NlwBufferSignal_u_CORTEXM0DS_u_logic_Zva3z4_CLK,
      I => u_CORTEXM0DS_u_logic_Mqmvx4,
      O => u_CORTEXM0DS_u_logic_Zva3z4_26612,
      SET => u_CORTEXM0DS_u_logic_hreset_n_inv,
      RST => GND
    );
  u_CORTEXM0DS_u_logic_Mqmvx41 : X_LUT6
    generic map(
      LOC => "SLICE_X31Y99",
      INIT => X"CE0AFFFFCE0ACE0A"
    )
    port map (
      ADR3 => u_CORTEXM0DS_u_logic_X7tvx4,
      ADR1 => u_CORTEXM0DS_u_logic_Iwh2z4_10_0,
      ADR4 => u_CORTEXM0DS_u_logic_F2hvx4_Txtvx4_OR_101_o,
      ADR5 => u_CORTEXM0DS_u_logic_Zva3z4_26612,
      ADR2 => u_CORTEXM0DS_u_logic_Aytvx4_Mxtvx4_OR_98_o,
      ADR0 => u_CORTEXM0DS_u_logic_C9a3z4_27822,
      O => u_CORTEXM0DS_u_logic_Mqmvx4
    );
  u_CORTEXM0DS_u_logic_W0b3z4 : X_FF
    generic map(
      LOC => "SLICE_X31Y97",
      INIT => '1'
    )
    port map (
      CE => VCC,
      CLK => NlwBufferSignal_u_CORTEXM0DS_u_logic_W0b3z4_CLK,
      I => u_CORTEXM0DS_u_logic_Jsmvx4,
      O => u_CORTEXM0DS_u_logic_W0b3z4_26624,
      SET => u_CORTEXM0DS_u_logic_hreset_n_inv,
      RST => GND
    );
  u_CORTEXM0DS_u_logic_Jsmvx41 : X_LUT6
    generic map(
      LOC => "SLICE_X31Y97",
      INIT => X"B3B3FFB3A0A0FFA0"
    )
    port map (
      ADR0 => u_CORTEXM0DS_u_logic_Iwh2z4_3_0,
      ADR2 => u_CORTEXM0DS_u_logic_X7tvx4,
      ADR1 => u_CORTEXM0DS_u_logic_F2hvx4_Txtvx4_OR_101_o,
      ADR5 => u_CORTEXM0DS_u_logic_W0b3z4_26624,
      ADR4 => u_CORTEXM0DS_u_logic_Aytvx4_Mxtvx4_OR_98_o,
      ADR3 => u_CORTEXM0DS_u_logic_Wia3z4_27952,
      O => u_CORTEXM0DS_u_logic_Jsmvx4
    );
  u_CORTEXM0DS_u_logic_M2b3z4 : X_FF
    generic map(
      LOC => "SLICE_X31Y97",
      INIT => '1'
    )
    port map (
      CE => VCC,
      CLK => NlwBufferSignal_u_CORTEXM0DS_u_logic_M2b3z4_CLK,
      I => u_CORTEXM0DS_u_logic_Qsmvx4,
      O => u_CORTEXM0DS_u_logic_M2b3z4_26625,
      SET => u_CORTEXM0DS_u_logic_hreset_n_inv,
      RST => GND
    );
  u_CORTEXM0DS_u_logic_Qsmvx41 : X_LUT6
    generic map(
      LOC => "SLICE_X31Y97",
      INIT => X"C0FFC0C0EAFFEAEA"
    )
    port map (
      ADR2 => u_CORTEXM0DS_u_logic_Iwh2z4_2_0,
      ADR1 => u_CORTEXM0DS_u_logic_X7tvx4,
      ADR3 => u_CORTEXM0DS_u_logic_F2hvx4_Txtvx4_OR_101_o,
      ADR4 => u_CORTEXM0DS_u_logic_M2b3z4_26625,
      ADR5 => u_CORTEXM0DS_u_logic_Aytvx4_Mxtvx4_OR_98_o,
      ADR0 => u_CORTEXM0DS_u_logic_Gha3z4_27281,
      O => u_CORTEXM0DS_u_logic_Qsmvx4
    );
  u_CORTEXM0DS_u_logic_F2hvx4_Txtvx4_OR_101_o1 : X_LUT6
    generic map(
      LOC => "SLICE_X31Y97",
      INIT => X"EECCEECCEECCEECC"
    )
    port map (
      ADR4 => '1',
      ADR5 => '1',
      ADR2 => '1',
      ADR1 => u_CORTEXM0DS_u_logic_Tna3z4_26620,
      ADR0 => u_CORTEXM0DS_u_logic_Japwx4,
      ADR3 => u_CORTEXM0DS_u_logic_K3l2z4_26158,
      O => u_CORTEXM0DS_u_logic_F2hvx4_Txtvx4_OR_101_o
    );
  u_CORTEXM0DS_u_logic_Uei3z4 : X_FF
    generic map(
      LOC => "SLICE_X31Y97",
      INIT => '1'
    )
    port map (
      CE => VCC,
      CLK => NlwBufferSignal_u_CORTEXM0DS_u_logic_Uei3z4_CLK,
      I => u_CORTEXM0DS_u_logic_Zmmvx4,
      O => u_CORTEXM0DS_u_logic_Uei3z4_26626,
      SET => u_CORTEXM0DS_u_logic_hreset_n_inv,
      RST => GND
    );
  u_CORTEXM0DS_u_logic_Zmmvx41 : X_LUT6
    generic map(
      LOC => "SLICE_X31Y97",
      INIT => X"BA30FFFFBA30BA30"
    )
    port map (
      ADR3 => u_CORTEXM0DS_u_logic_X7tvx4,
      ADR0 => u_CORTEXM0DS_u_logic_Iwh2z4_23_0,
      ADR1 => u_CORTEXM0DS_u_logic_Aytvx4_Mxtvx4_OR_98_o,
      ADR5 => u_CORTEXM0DS_u_logic_Uei3z4_26626,
      ADR2 => u_CORTEXM0DS_u_logic_Jca3z4_26713,
      ADR4 => u_CORTEXM0DS_u_logic_F2hvx4_Txtvx4_OR_101_o,
      O => u_CORTEXM0DS_u_logic_Zmmvx4
    );
  N1391_N1391_CMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => u_CORTEXM0DS_u_logic_M9owx4_pack_3,
      O => u_CORTEXM0DS_u_logic_M9owx4
    );
  u_CORTEXM0DS_u_logic_Hfqwx4_Ofqwx4_AND_3552_o3_SW0 : X_LUT6
    generic map(
      LOC => "SLICE_X31Y100",
      INIT => X"FCF0CC00FCF0CC00"
    )
    port map (
      ADR0 => '1',
      ADR5 => '1',
      ADR2 => u_CORTEXM0DS_u_logic_Nnc3z4_27152,
      ADR4 => u_CORTEXM0DS_u_logic_F9owx4,
      ADR1 => u_CORTEXM0DS_u_logic_Zva3z4_26612,
      ADR3 => u_CORTEXM0DS_u_logic_I7owx4,
      O => N1391
    );
  u_CORTEXM0DS_u_logic_F9owx41 : X_LUT6
    generic map(
      LOC => "SLICE_X31Y100",
      INIT => X"8A008A008A008A00"
    )
    port map (
      ADR4 => '1',
      ADR0 => u_CORTEXM0DS_u_logic_M5tvx4,
      ADR3 => u_CORTEXM0DS_u_logic_Wai2z4_25867,
      ADR2 => u_CORTEXM0DS_u_logic_Lstwx42_25870,
      ADR1 => u_CORTEXM0DS_u_logic_O5t2z4_25820,
      ADR5 => '1',
      O => u_CORTEXM0DS_u_logic_F9owx4
    );
  u_CORTEXM0DS_u_logic_M9owx41 : X_LUT5
    generic map(
      LOC => "SLICE_X31Y100",
      INIT => X"CF000000"
    )
    port map (
      ADR4 => u_CORTEXM0DS_u_logic_Ts5wx4,
      ADR0 => '1',
      ADR3 => u_CORTEXM0DS_u_logic_Wai2z4_25867,
      ADR2 => u_CORTEXM0DS_u_logic_Lstwx42_25870,
      ADR1 => u_CORTEXM0DS_u_logic_O5t2z4_25820,
      O => u_CORTEXM0DS_u_logic_M9owx4_pack_3
    );
  u_CORTEXM0DS_u_logic_Mitwx4_Titwx4_AND_3934_o1 : X_LUT6
    generic map(
      LOC => "SLICE_X31Y100",
      INIT => X"003300FF3333FFFF"
    )
    port map (
      ADR0 => '1',
      ADR2 => '1',
      ADR1 => u_CORTEXM0DS_u_logic_Ble3z4_27824,
      ADR4 => u_CORTEXM0DS_u_logic_M9owx4,
      ADR3 => u_CORTEXM0DS_u_logic_F9owx4,
      ADR5 => u_CORTEXM0DS_u_logic_Lee3z4_27825,
      O => u_CORTEXM0DS_u_logic_Mitwx4_Titwx4_AND_3934_o3
    );
  u_CORTEXM0DS_u_logic_Hfqwx4_Ofqwx4_AND_3552_o5 : X_LUT6
    generic map(
      LOC => "SLICE_X31Y100",
      INIT => X"01050105030F33FF"
    )
    port map (
      ADR4 => u_CORTEXM0DS_u_logic_B7owx4,
      ADR2 => ahbmi_hrdata_18_IBUF_0,
      ADR5 => u_CORTEXM0DS_u_logic_G6owx4,
      ADR0 => u_CORTEXM0DS_u_logic_C9a3z4_27822,
      ADR3 => u_CORTEXM0DS_u_logic_Ipn2z4_27823,
      ADR1 => u_CORTEXM0DS_u_logic_M9owx4,
      O => u_CORTEXM0DS_u_logic_Hfqwx4_Ofqwx4_AND_3552_o6_27821
    );
  u_CORTEXM0DS_u_logic_Mbt2z4 : X_FF
    generic map(
      LOC => "SLICE_X31Y101",
      INIT => '0'
    )
    port map (
      CE => u_CORTEXM0DS_u_logic_U1uvx4,
      CLK => NlwBufferSignal_u_CORTEXM0DS_u_logic_Mbt2z4_CLK,
      I => NlwBufferSignal_u_CORTEXM0DS_u_logic_Mbt2z4_IN,
      O => u_CORTEXM0DS_u_logic_Mbt2z4_27431,
      RST => u_CORTEXM0DS_u_logic_hreset_n_inv,
      SET => GND
    );
  u_CORTEXM0DS_u_logic_U1uvx41 : X_LUT6
    generic map(
      LOC => "SLICE_X31Y101",
      INIT => X"0000000000000008"
    )
    port map (
      ADR3 => u_CORTEXM0DS_u_logic_Mjl2z4_26160,
      ADR1 => u_CORTEXM0DS_u_logic_Ffs2z4_26159,
      ADR4 => u_CORTEXM0DS_u_logic_Lz93z4_26157,
      ADR0 => u_CORTEXM0DS_u_logic_K3l2z4_26158,
      ADR2 => u_CORTEXM0DS_u_logic_Kop2z4_26162,
      ADR5 => u_CORTEXM0DS_u_logic_J6i2z4_26161,
      O => u_CORTEXM0DS_u_logic_U1uvx4
    );
  u_CORTEXM0DS_u_logic_Hfqwx4_Ofqwx4_AND_3552_o3 : X_LUT6
    generic map(
      LOC => "SLICE_X31Y101",
      INIT => X"000000EE0000000E"
    )
    port map (
      ADR4 => u_CORTEXM0DS_u_logic_Ipn2z4_27823,
      ADR3 => N1391,
      ADR1 => u_CORTEXM0DS_u_logic_Lcowx4_Yw7wx4_OR_973_o,
      ADR5 => u_CORTEXM0DS_u_logic_Mydwx4,
      ADR2 => u_CORTEXM0DS_u_logic_Bzowx4,
      ADR0 => u_CORTEXM0DS_u_logic_Lhqwx4_Shqwx4_AND_3559_o,
      O => u_CORTEXM0DS_u_logic_Hfqwx4_Ofqwx4_AND_3552_o4
    );
  u_CORTEXM0DS_u_logic_Oytvx42 : X_LUT6
    generic map(
      LOC => "SLICE_X31Y95",
      INIT => X"0000000000000001"
    )
    port map (
      ADR1 => u_CORTEXM0DS_u_logic_K7g3z4_26602,
      ADR0 => u_CORTEXM0DS_u_logic_Rsa3z4_26603,
      ADR2 => u_CORTEXM0DS_u_logic_Iua3z4_26604,
      ADR3 => u_CORTEXM0DS_u_logic_Z8b3z4_26605,
      ADR5 => u_CORTEXM0DS_u_logic_Qxa3z4_26606,
      ADR4 => u_CORTEXM0DS_u_logic_Gza3z4_26607,
      O => u_CORTEXM0DS_u_logic_Oytvx42_26601
    );
  u_CORTEXM0DS_u_logic_Rsa3z4 : X_FF
    generic map(
      LOC => "SLICE_X31Y95",
      INIT => '1'
    )
    port map (
      CE => VCC,
      CLK => NlwBufferSignal_u_CORTEXM0DS_u_logic_Rsa3z4_CLK,
      I => u_CORTEXM0DS_u_logic_Kpmvx4,
      O => u_CORTEXM0DS_u_logic_Rsa3z4_26603,
      SET => u_CORTEXM0DS_u_logic_hreset_n_inv,
      RST => GND
    );
  u_CORTEXM0DS_u_logic_Kpmvx41 : X_LUT6
    generic map(
      LOC => "SLICE_X31Y95",
      INIT => X"FF3B3B3BFF0A0A0A"
    )
    port map (
      ADR4 => u_CORTEXM0DS_u_logic_Iwh2z4_14_0,
      ADR3 => u_CORTEXM0DS_u_logic_X7tvx4,
      ADR1 => u_CORTEXM0DS_u_logic_F2hvx4_Txtvx4_OR_101_o,
      ADR5 => u_CORTEXM0DS_u_logic_Rsa3z4_26603,
      ADR2 => u_CORTEXM0DS_u_logic_Aytvx4_Mxtvx4_OR_98_o,
      ADR0 => u_CORTEXM0DS_u_logic_U5a3z4_26842,
      O => u_CORTEXM0DS_u_logic_Kpmvx4
    );
  u_CORTEXM0DS_u_logic_Tuvwx41 : X_LUT6
    generic map(
      LOC => "SLICE_X31Y102",
      INIT => X"0000000005004500"
    )
    port map (
      ADR0 => u_CORTEXM0DS_u_logic_E5owx43_0,
      ADR3 => u_CORTEXM0DS_u_logic_O6zwx4_Hiuwx4_AND_4562_o,
      ADR5 => u_CORTEXM0DS_u_logic_Hzj2z4_26197,
      ADR4 => u_CORTEXM0DS_u_logic_Ozywx4,
      ADR1 => u_CORTEXM0DS_u_logic_Hzywx4,
      ADR2 => u_CORTEXM0DS_u_logic_E5owx42_26193,
      O => u_CORTEXM0DS_u_logic_Tuvwx4
    );
  u_CORTEXM0DS_u_logic_C6mwx44_SW1 : X_LUT6
    generic map(
      LOC => "SLICE_X31Y102",
      INIT => X"0000000000330027"
    )
    port map (
      ADR2 => u_CORTEXM0DS_u_logic_Thm2z4_26792,
      ADR3 => u_CORTEXM0DS_u_logic_Ye4wx4,
      ADR0 => u_CORTEXM0DS_u_logic_Qk0xx4,
      ADR1 => u_CORTEXM0DS_u_logic_Aj0xx4_Hj0xx4_AND_4678_o1,
      ADR4 => u_CORTEXM0DS_u_logic_Jk0xx4_26795,
      ADR5 => u_CORTEXM0DS_u_logic_Tuvwx4,
      O => N1721
    );
  u_CORTEXM0DS_u_logic_E5owx44 : X_LUT6
    generic map(
      LOC => "SLICE_X31Y102",
      INIT => X"FF5D4C0CFF554400"
    )
    port map (
      ADR2 => u_CORTEXM0DS_u_logic_Hzj2z4_26197,
      ADR0 => u_CORTEXM0DS_u_logic_Hzywx4,
      ADR1 => u_CORTEXM0DS_u_logic_E5owx43_0,
      ADR5 => u_CORTEXM0DS_u_logic_O6zwx4_Hiuwx4_AND_4562_o,
      ADR3 => u_CORTEXM0DS_u_logic_Ozywx4,
      ADR4 => u_CORTEXM0DS_u_logic_E5owx42_26193,
      O => u_CORTEXM0DS_u_logic_E5owx4
    );
  u_CORTEXM0DS_u_logic_E5owx42 : X_LUT6
    generic map(
      LOC => "SLICE_X31Y102",
      INIT => X"EEFFEAFAEEAAEAAA"
    )
    port map (
      ADR2 => u_CORTEXM0DS_u_logic_Wbk2z4_26232,
      ADR0 => u_CORTEXM0DS_u_logic_E5owx41_28911,
      ADR4 => u_CORTEXM0DS_u_logic_S4pwx4,
      ADR3 => u_CORTEXM0DS_u_logic_Vzywx4,
      ADR1 => N700,
      ADR5 => N699,
      O => u_CORTEXM0DS_u_logic_E5owx42_26193
    );
  u_CORTEXM0DS_u_logic_Fsxwx4_Msxwx4_AND_4433_o3 : X_LUT6
    generic map(
      LOC => "SLICE_X31Y92",
      INIT => X"FFFF00A2FFFF0000"
    )
    port map (
      ADR3 => u_CORTEXM0DS_u_logic_Z4wwx4_Zgywx4_OR_1052_o,
      ADR0 => u_CORTEXM0DS_u_logic_Fsxwx4_Msxwx4_AND_4433_o2_27758,
      ADR5 => u_CORTEXM0DS_u_logic_Fsxwx4_Msxwx4_AND_4433_o1_29669,
      ADR2 => u_CORTEXM0DS_u_logic_E0uvx4,
      ADR1 => u_CORTEXM0DS_u_logic_Azs2z4_27423,
      ADR4 => u_CORTEXM0DS_u_logic_K1owx4_R1owx4_AND_3319_o4,
      O => u_CORTEXM0DS_u_logic_Fsxwx4_Msxwx4_AND_4433_o3_27756
    );
  u_CORTEXM0DS_u_logic_Fsxwx4_Msxwx4_AND_4433_o1 : X_LUT6
    generic map(
      LOC => "SLICE_X31Y92",
      INIT => X"111D3F3F11DDFFFF"
    )
    port map (
      ADR4 => u_CORTEXM0DS_u_logic_Egywx4_B5hvx4_AND_4492_o,
      ADR5 => u_CORTEXM0DS_u_logic_Cps2z4_27339,
      ADR2 => u_CORTEXM0DS_u_logic_Aeywx4_L9hvx4_AND_4487_o,
      ADR1 => u_CORTEXM0DS_u_logic_J6i2z4_26161,
      ADR3 => u_CORTEXM0DS_u_logic_H8l2z4_26656,
      ADR0 => u_CORTEXM0DS_u_logic_Bjd3z4_26445,
      O => u_CORTEXM0DS_u_logic_Fsxwx4_Msxwx4_AND_4433_o1_29669
    );
  u_CORTEXM0DS_u_logic_P9h3z4_u_CORTEXM0DS_u_logic_P9h3z4_CMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => u_CORTEXM0DS_u_logic_Ce0wx41,
      O => u_CORTEXM0DS_u_logic_Ce0wx41_0
    );
  u_CORTEXM0DS_u_logic_Ce0wx413 : X_MUX2
    generic map(
      LOC => "SLICE_X30Y125"
    )
    port map (
      IA => N1763,
      IB => N1764,
      O => u_CORTEXM0DS_u_logic_Ce0wx41,
      SEL => u_CORTEXM0DS_u_logic_T1d3z4_25833
    );
  u_CORTEXM0DS_u_logic_Ce0wx413_F : X_LUT6
    generic map(
      LOC => "SLICE_X30Y125",
      INIT => X"FF7FFF3FFFFFFFFF"
    )
    port map (
      ADR1 => u_CORTEXM0DS_u_logic_B5u2z4_26520,
      ADR0 => u_CORTEXM0DS_u_logic_P9h3z4_29667,
      ADR3 => u_CORTEXM0DS_u_logic_Svk2z4_25841,
      ADR2 => u_CORTEXM0DS_u_logic_Yaz2z4_25842,
      ADR5 => u_CORTEXM0DS_u_logic_H3d3z4_25834,
      ADR4 => u_CORTEXM0DS_u_logic_T1d3z4_25833,
      O => N1763
    );
  u_CORTEXM0DS_u_logic_Ce0wx413_G : X_LUT6
    generic map(
      LOC => "SLICE_X30Y125",
      INIT => X"53FF5300FFFFFFFF"
    )
    port map (
      ADR1 => u_CORTEXM0DS_u_logic_Rz13z4_27434,
      ADR0 => u_CORTEXM0DS_u_logic_Llq2z4_25860,
      ADR3 => u_CORTEXM0DS_u_logic_Svk2z4_25841,
      ADR2 => u_CORTEXM0DS_u_logic_Yaz2z4_25842,
      ADR5 => u_CORTEXM0DS_u_logic_H3d3z4_25834,
      ADR4 => u_CORTEXM0DS_u_logic_Ce0wx411_29668,
      O => N1764
    );
  u_CORTEXM0DS_u_logic_Ce0wx411 : X_LUT6
    generic map(
      LOC => "SLICE_X30Y125",
      INIT => X"330033000F0F0F0F"
    )
    port map (
      ADR0 => '1',
      ADR4 => '1',
      ADR2 => u_CORTEXM0DS_u_logic_A933z4_28555,
      ADR1 => u_CORTEXM0DS_u_logic_P9h3z4_29667,
      ADR5 => u_CORTEXM0DS_u_logic_Yaz2z4_25842,
      ADR3 => u_CORTEXM0DS_u_logic_T1d3z4_25833,
      O => u_CORTEXM0DS_u_logic_Ce0wx411_29668
    );
  u_CORTEXM0DS_u_logic_P9h3z4 : X_FF
    generic map(
      LOC => "SLICE_X30Y125",
      INIT => '1'
    )
    port map (
      CE => u_CORTEXM0DS_u_logic_Meyvx4_0,
      CLK => NlwBufferSignal_u_CORTEXM0DS_u_logic_P9h3z4_CLK,
      I => NlwBufferSignal_u_CORTEXM0DS_u_logic_P9h3z4_IN,
      O => u_CORTEXM0DS_u_logic_P9h3z4_29667,
      SET => u_CORTEXM0DS_u_logic_hreset_n_inv,
      RST => GND
    );
  u_CORTEXM0DS_u_logic_Lf0wx43 : X_LUT6
    generic map(
      LOC => "SLICE_X30Y125",
      INIT => X"C4C4F5F500C400F5"
    )
    port map (
      ADR3 => u_CORTEXM0DS_u_logic_Rz13z4_27434,
      ADR0 => u_CORTEXM0DS_u_logic_A8h3z4_26425,
      ADR2 => u_CORTEXM0DS_u_logic_Lrc2z4_Tja2z4_OR_1315_o,
      ADR4 => u_CORTEXM0DS_u_logic_P9h3z4_29667,
      ADR1 => u_CORTEXM0DS_u_logic_Erc2z4_Tja2z4_OR_1314_o,
      ADR5 => u_CORTEXM0DS_u_logic_Gsc2z4_Nsc2z4_OR_1316_o,
      O => u_CORTEXM0DS_u_logic_Lf0wx43_28989
    );
  u_CORTEXM0DS_u_logic_Ogo2z4 : X_FF
    generic map(
      LOC => "SLICE_X31Y103",
      INIT => '1'
    )
    port map (
      CE => VCC,
      CLK => NlwBufferSignal_u_CORTEXM0DS_u_logic_Ogo2z4_CLK,
      I => u_CORTEXM0DS_u_logic_Nnmvx4,
      O => u_CORTEXM0DS_u_logic_Ogo2z4_26599,
      SET => u_CORTEXM0DS_u_logic_hreset_n_inv,
      RST => GND
    );
  u_CORTEXM0DS_u_logic_Nnmvx41 : X_LUT6
    generic map(
      LOC => "SLICE_X31Y103",
      INIT => X"8FFF8F8F88FF8888"
    )
    port map (
      ADR0 => u_CORTEXM0DS_u_logic_X7tvx4,
      ADR1 => u_CORTEXM0DS_u_logic_Iwh2z4_21_0,
      ADR3 => u_CORTEXM0DS_u_logic_Aytvx4_Mxtvx4_OR_98_o,
      ADR5 => u_CORTEXM0DS_u_logic_Ogo2z4_26599,
      ADR4 => u_CORTEXM0DS_u_logic_Ieh3z4_28604,
      ADR2 => u_CORTEXM0DS_u_logic_F2hvx4_Txtvx4_OR_101_o,
      O => u_CORTEXM0DS_u_logic_Nnmvx4
    );
  u_CORTEXM0DS_u_logic_Mitwx4_Titwx4_AND_3934_o5 : X_LUT6
    generic map(
      LOC => "SLICE_X31Y104",
      INIT => X"CCDDCCCCCCDDCCCC"
    )
    port map (
      ADR2 => '1',
      ADR5 => '1',
      ADR0 => u_CORTEXM0DS_u_logic_Bge3z4_27105,
      ADR3 => u_CORTEXM0DS_u_logic_B7owx4,
      ADR1 => u_CORTEXM0DS_u_logic_Mitwx4_Titwx4_AND_3934_o4_27107,
      ADR4 => u_CORTEXM0DS_u_logic_Mitwx4_Titwx4_AND_3934_o6,
      O => u_CORTEXM0DS_u_logic_Mitwx4_Titwx4_AND_3934_o
    );
  u_CORTEXM0DS_u_logic_Mitwx4_Titwx4_AND_3934_o4 : X_LUT6
    generic map(
      LOC => "SLICE_X31Y104",
      INIT => X"040444CC040F44CF"
    )
    port map (
      ADR0 => u_CORTEXM0DS_u_logic_Lee3z4_27825,
      ADR2 => u_CORTEXM0DS_u_logic_Ble3z4_27824,
      ADR4 => u_CORTEXM0DS_u_logic_M9owx4,
      ADR3 => u_CORTEXM0DS_u_logic_F9owx4,
      ADR1 => u_CORTEXM0DS_u_logic_Mitwx4_Titwx4_AND_3934_o2_29671,
      ADR5 => N1389,
      O => u_CORTEXM0DS_u_logic_Mitwx4_Titwx4_AND_3934_o6
    );
  u_CORTEXM0DS_u_logic_Mitwx4_Titwx4_AND_3934_o2 : X_LUT6
    generic map(
      LOC => "SLICE_X31Y104",
      INIT => X"0757000000000000"
    )
    port map (
      ADR5 => u_CORTEXM0DS_u_logic_Mitwx4_Titwx4_AND_3934_o2_29671,
      ADR4 => u_CORTEXM0DS_u_logic_Mitwx4_Titwx4_AND_3934_o3,
      ADR0 => u_CORTEXM0DS_u_logic_G6owx4,
      ADR2 => ahbmi_hrdata_19_IBUF_0,
      ADR3 => u_CORTEXM0DS_u_logic_B7owx4,
      ADR1 => u_CORTEXM0DS_u_logic_Bge3z4_27105,
      O => u_CORTEXM0DS_u_logic_Mitwx4_Titwx4_AND_3934_o4_27107
    );
  u_CORTEXM0DS_u_logic_Mitwx4_Titwx4_AND_3934_o21 : X_LUT6
    generic map(
      LOC => "SLICE_X31Y104",
      INIT => X"00F500DDF5F5DDDD"
    )
    port map (
      ADR5 => u_CORTEXM0DS_u_logic_She3z4_26611,
      ADR0 => u_CORTEXM0DS_u_logic_L5owx4,
      ADR3 => u_CORTEXM0DS_u_logic_I7owx4,
      ADR2 => u_CORTEXM0DS_u_logic_Jvwwx4_Qvwwx4_AND_4339_o,
      ADR4 => u_CORTEXM0DS_u_logic_Oldwx4,
      ADR1 => u_CORTEXM0DS_u_logic_Jgxwx4_Qgxwx4_AND_4397_o,
      O => u_CORTEXM0DS_u_logic_Mitwx4_Titwx4_AND_3934_o2_29671
    );
  u_CORTEXM0DS_u_logic_Oytvx43 : X_LUT6
    generic map(
      LOC => "SLICE_X31Y96",
      INIT => X"0000000000000001"
    )
    port map (
      ADR1 => u_CORTEXM0DS_u_logic_Jpa3z4_26557,
      ADR3 => u_CORTEXM0DS_u_logic_C4b3z4_26609,
      ADR0 => u_CORTEXM0DS_u_logic_O0o2z4_26610,
      ADR4 => u_CORTEXM0DS_u_logic_She3z4_26611,
      ADR5 => u_CORTEXM0DS_u_logic_Zva3z4_26612,
      ADR2 => u_CORTEXM0DS_u_logic_S3i3z4_26613,
      O => u_CORTEXM0DS_u_logic_Oytvx43_26608
    );
  u_CORTEXM0DS_u_logic_O0o2z4 : X_FF
    generic map(
      LOC => "SLICE_X31Y96",
      INIT => '1'
    )
    port map (
      CE => VCC,
      CLK => NlwBufferSignal_u_CORTEXM0DS_u_logic_O0o2z4_CLK,
      I => u_CORTEXM0DS_u_logic_Iomvx4,
      O => u_CORTEXM0DS_u_logic_O0o2z4_26610,
      SET => u_CORTEXM0DS_u_logic_hreset_n_inv,
      RST => GND
    );
  u_CORTEXM0DS_u_logic_Iomvx41 : X_LUT6
    generic map(
      LOC => "SLICE_X31Y96",
      INIT => X"D5D5C0C0FFD5FFC0"
    )
    port map (
      ADR1 => u_CORTEXM0DS_u_logic_X7tvx4,
      ADR2 => u_CORTEXM0DS_u_logic_Iwh2z4_18_0,
      ADR0 => u_CORTEXM0DS_u_logic_F2hvx4_Txtvx4_OR_101_o,
      ADR4 => u_CORTEXM0DS_u_logic_O0o2z4_26610,
      ADR5 => u_CORTEXM0DS_u_logic_Aytvx4_Mxtvx4_OR_98_o,
      ADR3 => u_CORTEXM0DS_u_logic_Xyn2z4_27939,
      O => u_CORTEXM0DS_u_logic_Iomvx4
    );
  u_CORTEXM0DS_u_logic_C4b3z4 : X_FF
    generic map(
      LOC => "SLICE_X31Y96",
      INIT => '1'
    )
    port map (
      CE => VCC,
      CLK => NlwBufferSignal_u_CORTEXM0DS_u_logic_C4b3z4_CLK,
      I => u_CORTEXM0DS_u_logic_Xsmvx4,
      O => u_CORTEXM0DS_u_logic_C4b3z4_26609,
      SET => u_CORTEXM0DS_u_logic_hreset_n_inv,
      RST => GND
    );
  u_CORTEXM0DS_u_logic_Xsmvx41 : X_LUT6
    generic map(
      LOC => "SLICE_X31Y96",
      INIT => X"CF0FCC00EFAFEEAA"
    )
    port map (
      ADR1 => u_CORTEXM0DS_u_logic_Iwh2z4_1_0,
      ADR3 => u_CORTEXM0DS_u_logic_X7tvx4,
      ADR2 => u_CORTEXM0DS_u_logic_F2hvx4_Txtvx4_OR_101_o,
      ADR4 => u_CORTEXM0DS_u_logic_C4b3z4_26609,
      ADR5 => u_CORTEXM0DS_u_logic_Aytvx4_Mxtvx4_OR_98_o,
      ADR0 => u_CORTEXM0DS_u_logic_Qfa3z4_27453,
      O => u_CORTEXM0DS_u_logic_Xsmvx4
    );
  u_CORTEXM0DS_u_logic_Jpa3z4 : X_FF
    generic map(
      LOC => "SLICE_X31Y96",
      INIT => '1'
    )
    port map (
      CE => VCC,
      CLK => NlwBufferSignal_u_CORTEXM0DS_u_logic_Jpa3z4_CLK,
      I => u_CORTEXM0DS_u_logic_Bomvx4,
      O => u_CORTEXM0DS_u_logic_Jpa3z4_26557,
      SET => u_CORTEXM0DS_u_logic_hreset_n_inv,
      RST => GND
    );
  u_CORTEXM0DS_u_logic_Bomvx41 : X_LUT6
    generic map(
      LOC => "SLICE_X31Y96",
      INIT => X"BF3FBB33AF0FAA00"
    )
    port map (
      ADR3 => u_CORTEXM0DS_u_logic_X7tvx4,
      ADR0 => u_CORTEXM0DS_u_logic_Iwh2z4_19_0,
      ADR1 => u_CORTEXM0DS_u_logic_F2hvx4_Txtvx4_OR_101_o,
      ADR5 => u_CORTEXM0DS_u_logic_Jpa3z4_26557,
      ADR2 => u_CORTEXM0DS_u_logic_Aytvx4_Mxtvx4_OR_98_o,
      ADR4 => u_CORTEXM0DS_u_logic_L8m2z4_26558,
      O => u_CORTEXM0DS_u_logic_Bomvx4
    );
  u_CORTEXM0DS_u_logic_Ze1wx46 : X_LUT6
    generic map(
      LOC => "SLICE_X31Y111",
      INIT => X"CFCF454500CF0045"
    )
    port map (
      ADR2 => u_CORTEXM0DS_u_logic_S703z4_26545,
      ADR0 => u_CORTEXM0DS_u_logic_Cc73z4_26778,
      ADR3 => u_CORTEXM0DS_u_logic_M413z4_26268,
      ADR4 => u_CORTEXM0DS_u_logic_Op52z4_Gl52z4_OR_1175_o,
      ADR5 => u_CORTEXM0DS_u_logic_Zk52z4_Cc52z4_OR_1168_o,
      ADR1 => u_CORTEXM0DS_u_logic_Bm52z4_Cc52z4_OR_1164_o,
      O => u_CORTEXM0DS_u_logic_Ze1wx46_29674
    );
  u_CORTEXM0DS_u_logic_Op52z4_Gl52z4_OR_1175_o2 : X_LUT6
    generic map(
      LOC => "SLICE_X31Y111",
      INIT => X"FFAFFFAFFFFFFFFF"
    )
    port map (
      ADR4 => '1',
      ADR1 => '1',
      ADR5 => u_CORTEXM0DS_u_logic_Svk2z4_2_26226,
      ADR2 => u_CORTEXM0DS_u_logic_H3d3z4_1_26135,
      ADR3 => u_CORTEXM0DS_u_logic_Yaz2z4_25842,
      ADR0 => u_CORTEXM0DS_u_logic_T1d3z4_25833,
      O => u_CORTEXM0DS_u_logic_Op52z4_Gl52z4_OR_1175_o
    );
  u_CORTEXM0DS_u_logic_Mxor_Ejawx4_B19wx4_XOR_45_o_xo_0_1 : X_LUT6
    generic map(
      LOC => "SLICE_X31Y111",
      INIT => X"F0C3F00FF0E1F0A5"
    )
    port map (
      ADR1 => u_CORTEXM0DS_u_logic_Fzl2z4_27730,
      ADR3 => u_CORTEXM0DS_u_logic_Bx9vx4_H1cwx4_AND_2232_o,
      ADR4 => u_CORTEXM0DS_u_logic_Y29wx4,
      ADR2 => u_CORTEXM0DS_u_logic_Wzawx43_26822,
      ADR0 => u_CORTEXM0DS_u_logic_W19wx4,
      ADR5 => u_CORTEXM0DS_u_logic_Ze1wx4,
      O => u_CORTEXM0DS_u_logic_Ejawx4_B19wx4_XOR_45_o
    );
  u_CORTEXM0DS_u_logic_M413z4 : X_FF
    generic map(
      LOC => "SLICE_X31Y111",
      INIT => '1'
    )
    port map (
      CE => u_CORTEXM0DS_u_logic_Meyvx4_0,
      CLK => NlwBufferSignal_u_CORTEXM0DS_u_logic_M413z4_CLK,
      I => NlwBufferSignal_u_CORTEXM0DS_u_logic_M413z4_IN,
      O => u_CORTEXM0DS_u_logic_M413z4_26268,
      SET => u_CORTEXM0DS_u_logic_hreset_n_inv,
      RST => GND
    );
  u_CORTEXM0DS_u_logic_Ze1wx410 : X_LUT6
    generic map(
      LOC => "SLICE_X31Y111",
      INIT => X"E000000000000000"
    )
    port map (
      ADR1 => u_CORTEXM0DS_u_logic_Yaz2z4_25842,
      ADR0 => N1401,
      ADR4 => u_CORTEXM0DS_u_logic_Ze1wx45_27695,
      ADR3 => u_CORTEXM0DS_u_logic_Ze1wx46_29674,
      ADR5 => u_CORTEXM0DS_u_logic_Ze1wx47_28711,
      ADR2 => u_CORTEXM0DS_u_logic_Ze1wx49_28712,
      O => u_CORTEXM0DS_u_logic_Ze1wx4
    );
  u_CORTEXM0DS_u_logic_K4mvx4_SW0 : X_LUT6
    generic map(
      LOC => "SLICE_X31Y108",
      INIT => X"8C880C000C000C00"
    )
    port map (
      ADR1 => u_CORTEXM0DS_u_logic_O5t2z4_25820,
      ADR0 => u_CORTEXM0DS_u_logic_Aok2z4_25881,
      ADR4 => u_CORTEXM0DS_u_logic_Uaj2z4_25947,
      ADR5 => u_CORTEXM0DS_u_logic_Ffj2z4_25823,
      ADR3 => u_CORTEXM0DS_u_logic_J4x2z4_26038,
      ADR2 => u_CORTEXM0DS_u_logic_Ark2z4_25827,
      O => N130
    );
  u_CORTEXM0DS_u_logic_Vq1wx4_SW2 : X_LUT6
    generic map(
      LOC => "SLICE_X31Y114",
      INIT => X"AAFAAAFAEEFEEEFE"
    )
    port map (
      ADR4 => '1',
      ADR2 => u_CORTEXM0DS_u_logic_Imnwx4_26045,
      ADR3 => u_CORTEXM0DS_u_logic_Vctwx4_Cdtwx4_AND_3918_o_26482,
      ADR1 => u_CORTEXM0DS_u_logic_Pmnwx4,
      ADR5 => u_CORTEXM0DS_u_logic_A5twx4_H5twx4_AND_3887_o,
      ADR0 => u_CORTEXM0DS_u_logic_Bpzvx4,
      O => N450
    );
  u_CORTEXM0DS_u_logic_Ox1wx4312 : X_LUT6
    generic map(
      LOC => "SLICE_X31Y114",
      INIT => X"FF330000FF330000"
    )
    port map (
      ADR0 => '1',
      ADR5 => '1',
      ADR2 => '1',
      ADR4 => u_CORTEXM0DS_u_logic_Ox1wx4311_27198,
      ADR1 => u_CORTEXM0DS_u_logic_Xd8wx4,
      ADR3 => u_CORTEXM0DS_u_logic_Js32z4_Qs32z4_AND_5571_o,
      O => u_CORTEXM0DS_u_logic_Ox1wx431
    );
  u_CORTEXM0DS_u_logic_Uku2z4 : X_FF
    generic map(
      LOC => "SLICE_X31Y114",
      INIT => '1'
    )
    port map (
      CE => u_CORTEXM0DS_u_logic_Hfyvx4,
      CLK => NlwBufferSignal_u_CORTEXM0DS_u_logic_Uku2z4_CLK,
      I => u_CORTEXM0DS_u_logic_Iu1wx4,
      O => u_CORTEXM0DS_u_logic_Uku2z4_27590,
      SET => u_CORTEXM0DS_u_logic_hreset_n_inv,
      RST => GND
    );
  u_CORTEXM0DS_u_logic_Iu1wx41 : X_LUT6
    generic map(
      LOC => "SLICE_X31Y114",
      INIT => X"FFFFFFFFFF4FFFFF"
    )
    port map (
      ADR0 => u_CORTEXM0DS_u_logic_Omcwx4_Vmcwx4_AND_2244_o,
      ADR1 => u_CORTEXM0DS_u_logic_Pri3z4_10_0,
      ADR5 => N450,
      ADR4 => u_CORTEXM0DS_u_logic_Ox1wx431,
      ADR2 => N18,
      ADR3 => u_CORTEXM0DS_u_logic_B8nwx4_Havwx4_AND_4151_o_26267,
      O => u_CORTEXM0DS_u_logic_Iu1wx4
    );
  u_CORTEXM0DS_u_logic_Mtbwx4_Ttbwx4_AND_2138_o5 : X_LUT6
    generic map(
      LOC => "SLICE_X31Y115",
      INIT => X"0055F05533333333"
    )
    port map (
      ADR0 => u_CORTEXM0DS_u_logic_G1s2z4_27021,
      ADR1 => u_CORTEXM0DS_u_logic_Szr2z4_28495,
      ADR2 => u_CORTEXM0DS_u_logic_Pybwx4,
      ADR5 => u_CORTEXM0DS_u_logic_Duc2z4,
      ADR4 => N805,
      ADR3 => u_CORTEXM0DS_u_logic_Kuc2z4,
      O => u_CORTEXM0DS_u_logic_Mtbwx4_Ttbwx4_AND_2138_o
    );
  u_CORTEXM0DS_u_logic_Mtbwx4_Ttbwx4_AND_2138_o5_SW0 : X_LUT6
    generic map(
      LOC => "SLICE_X31Y115",
      INIT => X"FF55FFDDFFF5FFFD"
    )
    port map (
      ADR2 => u_CORTEXM0DS_u_logic_To33z4_27378,
      ADR1 => u_CORTEXM0DS_u_logic_Rpe3z4_27551,
      ADR4 => u_CORTEXM0DS_u_logic_Lrc2z4_Tja2z4_OR_1315_o,
      ADR5 => u_CORTEXM0DS_u_logic_Gsc2z4_Erc2z4_OR_1317_o,
      ADR3 => N1353,
      ADR0 => u_CORTEXM0DS_u_logic_Mtbwx4_Ttbwx4_AND_2138_o1_28745,
      O => N805
    );
  u_CORTEXM0DS_u_logic_Pybwx45_SW1 : X_LUT6
    generic map(
      LOC => "SLICE_X31Y115",
      INIT => X"050511BBAFAF11BB"
    )
    port map (
      ADR1 => u_CORTEXM0DS_u_logic_U2s2z4_27042,
      ADR3 => u_CORTEXM0DS_u_logic_I4s2z4_26718,
      ADR5 => u_CORTEXM0DS_u_logic_W5s2z4_27117,
      ADR2 => u_CORTEXM0DS_u_logic_Ug73z4_27344,
      ADR0 => u_CORTEXM0DS_u_logic_Wzy2z4_26238,
      ADR4 => u_CORTEXM0DS_u_logic_Fgm2z4_26065,
      O => N1342
    );
  u_CORTEXM0DS_u_logic_U2s2z4 : X_FF
    generic map(
      LOC => "SLICE_X31Y115",
      INIT => '1'
    )
    port map (
      CE => u_CORTEXM0DS_u_logic_Siqvx4,
      CLK => NlwBufferSignal_u_CORTEXM0DS_u_logic_U2s2z4_CLK,
      I => NlwBufferSignal_u_CORTEXM0DS_u_logic_U2s2z4_IN,
      O => u_CORTEXM0DS_u_logic_U2s2z4_27042,
      SET => u_CORTEXM0DS_u_logic_hreset_n_inv,
      RST => GND
    );
  u_CORTEXM0DS_u_logic_Pybwx45 : X_LUT6
    generic map(
      LOC => "SLICE_X31Y115",
      INIT => X"FFFCFF0CFFFCFF0C"
    )
    port map (
      ADR0 => '1',
      ADR5 => '1',
      ADR3 => u_CORTEXM0DS_u_logic_Rni2z4_26237,
      ADR2 => u_CORTEXM0DS_u_logic_Sjj2z4_26064,
      ADR1 => N1341,
      ADR4 => N1342,
      O => u_CORTEXM0DS_u_logic_Pybwx4
    );
  u_CORTEXM0DS_u_logic_Js32z4_Qs32z4_AND_5571_o2 : X_LUT6
    generic map(
      LOC => "SLICE_X31Y116",
      INIT => X"FFFFD7F7FFFFDFFF"
    )
    port map (
      ADR3 => u_CORTEXM0DS_u_logic_I4s2z4_26718,
      ADR5 => u_CORTEXM0DS_u_logic_Ug73z4_27344,
      ADR0 => u_CORTEXM0DS_u_logic_Svk2z4_25841,
      ADR2 => u_CORTEXM0DS_u_logic_Yaz2z4_25842,
      ADR1 => u_CORTEXM0DS_u_logic_H3d3z4_25834,
      ADR4 => u_CORTEXM0DS_u_logic_T1d3z4_25833,
      O => u_CORTEXM0DS_u_logic_Js32z4_Qs32z4_AND_5571_o2_29679
    );
  u_CORTEXM0DS_u_logic_Js32z4_Qs32z4_AND_5571_o3_SW0_SW0 : X_LUT6
    generic map(
      LOC => "SLICE_X31Y116",
      INIT => X"77557755FFFF7755"
    )
    port map (
      ADR2 => '1',
      ADR3 => u_CORTEXM0DS_u_logic_Dq83z4_27031,
      ADR4 => u_CORTEXM0DS_u_logic_Cy43z4_27062,
      ADR0 => u_CORTEXM0DS_u_logic_Js32z4_Qs32z4_AND_5571_o2_29679,
      ADR1 => u_CORTEXM0DS_u_logic_Op52z4_Zk52z4_OR_1169_o,
      ADR5 => u_CORTEXM0DS_u_logic_Sk52z4_Vb52z4_OR_1167_o,
      O => N1472
    );
  u_CORTEXM0DS_u_logic_Ce0wx46 : X_LUT6
    generic map(
      LOC => "SLICE_X31Y116",
      INIT => X"FFBB44000F0B0400"
    )
    port map (
      ADR2 => u_CORTEXM0DS_u_logic_Ka83z4_27012,
      ADR1 => u_CORTEXM0DS_u_logic_Ji43z4_27050,
      ADR3 => N781,
      ADR4 => N780,
      ADR0 => u_CORTEXM0DS_u_logic_SF1101,
      ADR5 => u_CORTEXM0DS_u_logic_Op52z4_Zk52z4_OR_1169_o,
      O => u_CORTEXM0DS_u_logic_Ce0wx48_28765
    );
  u_CORTEXM0DS_u_logic_I4s2z4 : X_FF
    generic map(
      LOC => "SLICE_X31Y116",
      INIT => '1'
    )
    port map (
      CE => u_CORTEXM0DS_u_logic_Ofyvx4,
      CLK => NlwBufferSignal_u_CORTEXM0DS_u_logic_I4s2z4_CLK,
      I => NlwBufferSignal_u_CORTEXM0DS_u_logic_I4s2z4_IN,
      O => u_CORTEXM0DS_u_logic_I4s2z4_26718,
      SET => u_CORTEXM0DS_u_logic_hreset_n_inv,
      RST => GND
    );
  u_CORTEXM0DS_u_logic_Op52z4_Zk52z4_OR_1169_o1 : X_LUT6
    generic map(
      LOC => "SLICE_X31Y116",
      INIT => X"FFFFFFFFFFCCFFFF"
    )
    port map (
      ADR0 => '1',
      ADR2 => '1',
      ADR4 => u_CORTEXM0DS_u_logic_H3d3z4_1_26135,
      ADR1 => u_CORTEXM0DS_u_logic_Svk2z4_25841,
      ADR5 => u_CORTEXM0DS_u_logic_Yaz2z4_25842,
      ADR3 => u_CORTEXM0DS_u_logic_T1d3z4_25833,
      O => u_CORTEXM0DS_u_logic_Op52z4_Zk52z4_OR_1169_o
    );
  u_CORTEXM0DS_u_logic_Syuwx4_Zyuwx4_AND_4106_o1 : X_LUT6
    generic map(
      LOC => "SLICE_X31Y105",
      INIT => X"FCFC0C0CAFA0AFA0"
    )
    port map (
      ADR3 => u_CORTEXM0DS_u_logic_H2wwx4,
      ADR4 => u_CORTEXM0DS_u_logic_Pybwx4,
      ADR1 => u_CORTEXM0DS_u_logic_Pjqwx4,
      ADR0 => u_CORTEXM0DS_u_logic_Ai9wx4,
      ADR2 => u_CORTEXM0DS_u_logic_Y5ywx4_0,
      ADR5 => u_CORTEXM0DS_u_logic_D5ywx4,
      O => u_CORTEXM0DS_u_logic_Syuwx4_Zyuwx4_AND_4106_o
    );
  u_CORTEXM0DS_u_logic_Mmux_Z78wx413 : X_LUT6
    generic map(
      LOC => "SLICE_X31Y105",
      INIT => X"00FF00FFFFFFFFFF"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR4 => '1',
      ADR3 => u_CORTEXM0DS_u_logic_Lhqwx4_Shqwx4_AND_3559_o,
      ADR5 => u_CORTEXM0DS_u_logic_Syuwx4_Zyuwx4_AND_4106_o,
      O => u_CORTEXM0DS_u_logic_Mmux_Z78wx414_28075
    );
  u_CORTEXM0DS_u_logic_Lhqwx4_Shqwx4_AND_3559_o1 : X_LUT6
    generic map(
      LOC => "SLICE_X31Y105",
      INIT => X"F5F5A0A0DD88DD88"
    )
    port map (
      ADR3 => u_CORTEXM0DS_u_logic_Zkuwx4,
      ADR4 => u_CORTEXM0DS_u_logic_H2wwx4,
      ADR2 => u_CORTEXM0DS_u_logic_Pjqwx4,
      ADR1 => u_CORTEXM0DS_u_logic_Ai9wx4,
      ADR5 => u_CORTEXM0DS_u_logic_Y5ywx4_0,
      ADR0 => u_CORTEXM0DS_u_logic_D5ywx4,
      O => u_CORTEXM0DS_u_logic_Lhqwx4_Shqwx4_AND_3559_o
    );
  u_CORTEXM0DS_u_logic_Ujpwx4_Bkpwx4_AND_3462_o7 : X_LUT6
    generic map(
      LOC => "SLICE_X31Y105",
      INIT => X"F0F0C0F000F0C0F0"
    )
    port map (
      ADR0 => '1',
      ADR2 => u_CORTEXM0DS_u_logic_Ujpwx4_Bkpwx4_AND_3462_o6_27684,
      ADR4 => u_CORTEXM0DS_u_logic_Oldwx4,
      ADR5 => u_CORTEXM0DS_u_logic_Tkdwx4,
      ADR3 => u_CORTEXM0DS_u_logic_L5owx4,
      ADR1 => u_CORTEXM0DS_u_logic_Lhqwx4_Shqwx4_AND_3559_o,
      O => u_CORTEXM0DS_u_logic_Ujpwx4_Bkpwx4_AND_3462_o
    );
  u_CORTEXM0DS_u_logic_Pg1wx42 : X_LUT6
    generic map(
      LOC => "SLICE_X31Y110",
      INIT => X"0FFF0FFF05550555"
    )
    port map (
      ADR4 => '1',
      ADR1 => '1',
      ADR2 => u_CORTEXM0DS_u_logic_Oir2z4_27494,
      ADR0 => u_CORTEXM0DS_u_logic_Sa23z4_29673,
      ADR3 => u_CORTEXM0DS_u_logic_Ue9wx4,
      ADR5 => u_CORTEXM0DS_u_logic_Gsc2z4_Nsc2z4_OR_1316_o,
      O => u_CORTEXM0DS_u_logic_Pg1wx42_29016
    );
  u_CORTEXM0DS_u_logic_Sa23z4 : X_FF
    generic map(
      LOC => "SLICE_X31Y110",
      INIT => '1'
    )
    port map (
      CE => u_CORTEXM0DS_u_logic_Feyvx4_0,
      CLK => NlwBufferSignal_u_CORTEXM0DS_u_logic_Sa23z4_CLK,
      I => NlwBufferSignal_u_CORTEXM0DS_u_logic_Sa23z4_IN,
      O => u_CORTEXM0DS_u_logic_Sa23z4_29673,
      SET => u_CORTEXM0DS_u_logic_hreset_n_inv,
      RST => GND
    );
  u_CORTEXM0DS_u_logic_Ze1wx410_SW0 : X_LUT6
    generic map(
      LOC => "SLICE_X31Y110",
      INIT => X"3FCF3FFFFFCFFFFF"
    )
    port map (
      ADR0 => '1',
      ADR4 => u_CORTEXM0DS_u_logic_Ll83z4_27205,
      ADR1 => u_CORTEXM0DS_u_logic_Svk2z4_25841,
      ADR5 => u_CORTEXM0DS_u_logic_Sa23z4_29673,
      ADR2 => u_CORTEXM0DS_u_logic_H3d3z4_25834,
      ADR3 => u_CORTEXM0DS_u_logic_T1d3z4_25833,
      O => N1401
    );
  u_CORTEXM0DS_u_logic_Gcr2z4_u_CORTEXM0DS_u_logic_Gcr2z4_DMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => N1014,
      O => N1014_0
    );
  u_CORTEXM0DS_u_logic_Gcr2z4_u_CORTEXM0DS_u_logic_Gcr2z4_BMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => N432_pack_9,
      O => N432
    );
  u_CORTEXM0DS_u_logic_C2rvx4_SW3 : X_LUT6
    generic map(
      LOC => "SLICE_X31Y112",
      INIT => X"FAFAFAFAFAFAFAFA"
    )
    port map (
      ADR4 => '1',
      ADR1 => '1',
      ADR3 => '1',
      ADR2 => u_CORTEXM0DS_u_logic_Pfnwx4_Wfnwx4_AND_3245_o_26315,
      ADR0 => u_CORTEXM0DS_u_logic_S0twx4_Z0twx4_AND_3870_o,
      ADR5 => '1',
      O => N483
    );
  u_CORTEXM0DS_u_logic_Vcuvx43_SW0 : X_LUT5
    generic map(
      LOC => "SLICE_X31Y112",
      INIT => X"F000C000"
    )
    port map (
      ADR3 => u_CORTEXM0DS_u_logic_Fyzvx42_26313,
      ADR1 => N431,
      ADR4 => u_CORTEXM0DS_u_logic_Vcuvx41_26306,
      ADR2 => u_CORTEXM0DS_u_logic_Pfnwx4_Wfnwx4_AND_3245_o_26315,
      ADR0 => '1',
      O => N1014
    );
  u_CORTEXM0DS_u_logic_Vcuvx41 : X_LUT6
    generic map(
      LOC => "SLICE_X31Y112",
      INIT => X"EE00E000EE00E000"
    )
    port map (
      ADR5 => '1',
      ADR1 => u_CORTEXM0DS_u_logic_Sdnwx4_Zdnwx4_AND_3239_o_26307,
      ADR3 => u_CORTEXM0DS_u_logic_H4uwx4_O4uwx4_AND_4014_o_26308,
      ADR0 => u_CORTEXM0DS_u_logic_Rnuwx4_Ynuwx4_AND_4069_o_26309,
      ADR4 => u_CORTEXM0DS_u_logic_Tanwx4_Abnwx4_AND_3231_o_26310,
      ADR2 => u_CORTEXM0DS_u_logic_Kuuwx4_Ruuwx4_AND_4090_o,
      O => u_CORTEXM0DS_u_logic_Vcuvx41_26306
    );
  u_CORTEXM0DS_u_logic_Vcuvx42_SW0 : X_LUT6
    generic map(
      LOC => "SLICE_X31Y112",
      INIT => X"CCC08880CCC08880"
    )
    port map (
      ADR3 => u_CORTEXM0DS_u_logic_Sdnwx4_Zdnwx4_AND_3239_o_26307,
      ADR2 => u_CORTEXM0DS_u_logic_Rnuwx4_Ynuwx4_AND_4069_o_26309,
      ADR1 => u_CORTEXM0DS_u_logic_Q5nwx4_X5nwx4_AND_3221_o_26349,
      ADR4 => u_CORTEXM0DS_u_logic_Tanwx4_Abnwx4_AND_3231_o_26310,
      ADR0 => u_CORTEXM0DS_u_logic_Kuuwx4_Ruuwx4_AND_4090_o,
      ADR5 => '1',
      O => N431
    );
  u_CORTEXM0DS_u_logic_Vcuvx42_SW1 : X_LUT5
    generic map(
      LOC => "SLICE_X31Y112",
      INIT => X"C8C08880"
    )
    port map (
      ADR3 => u_CORTEXM0DS_u_logic_Sdnwx4_Zdnwx4_AND_3239_o_26307,
      ADR2 => u_CORTEXM0DS_u_logic_Rnuwx4_Ynuwx4_AND_4069_o_26309,
      ADR1 => u_CORTEXM0DS_u_logic_Q5nwx4_X5nwx4_AND_3221_o_26349,
      ADR4 => u_CORTEXM0DS_u_logic_Tanwx4_Abnwx4_AND_3231_o_26310,
      ADR0 => u_CORTEXM0DS_u_logic_Kuuwx4_Ruuwx4_AND_4090_o,
      O => N432_pack_9
    );
  u_CORTEXM0DS_u_logic_Gcr2z4 : X_FF
    generic map(
      LOC => "SLICE_X31Y112",
      INIT => '1'
    )
    port map (
      CE => u_CORTEXM0DS_u_logic_Siqvx4,
      CLK => NlwBufferSignal_u_CORTEXM0DS_u_logic_Gcr2z4_CLK,
      I => NlwBufferSignal_u_CORTEXM0DS_u_logic_Gcr2z4_IN,
      O => u_CORTEXM0DS_u_logic_Gcr2z4_27308,
      SET => u_CORTEXM0DS_u_logic_hreset_n_inv,
      RST => GND
    );
  u_CORTEXM0DS_u_logic_Vcuvx43_SW1 : X_LUT6
    generic map(
      LOC => "SLICE_X31Y112",
      INIT => X"F0F0F0F0F0E0D0C0"
    )
    port map (
      ADR2 => u_CORTEXM0DS_u_logic_Fyzvx42_26313,
      ADR0 => u_CORTEXM0DS_u_logic_Pfnwx4_Wfnwx4_AND_3245_o_26315,
      ADR5 => u_CORTEXM0DS_u_logic_Niyvx4_Uiyvx4_AND_982_o51,
      ADR4 => N431,
      ADR1 => u_CORTEXM0DS_u_logic_Vcuvx41_26306,
      ADR3 => N432,
      O => N1015
    );
  u_CORTEXM0DS_u_logic_I0cvx41 : X_LUT6
    generic map(
      LOC => "SLICE_X31Y117",
      INIT => X"0232323202023202"
    )
    port map (
      ADR0 => u_CORTEXM0DS_u_logic_I793z4_26456,
      ADR5 => u_CORTEXM0DS_u_logic_Szr2z4_28495,
      ADR2 => u_CORTEXM0DS_u_logic_Duc2z4,
      ADR4 => u_CORTEXM0DS_u_logic_F32wx44_28843,
      ADR3 => u_CORTEXM0DS_u_logic_Kuc2z4,
      ADR1 => u_CORTEXM0DS_u_logic_H67wx4_O67wx4_AND_1705_o,
      O => u_CORTEXM0DS_u_logic_I0cvx4
    );
  u_CORTEXM0DS_u_logic_I793z4 : X_FF
    generic map(
      LOC => "SLICE_X31Y117",
      INIT => '1'
    )
    port map (
      CE => VCC,
      CLK => NlwBufferSignal_u_CORTEXM0DS_u_logic_I793z4_CLK,
      I => u_CORTEXM0DS_u_logic_Pgnvx4,
      O => u_CORTEXM0DS_u_logic_I793z4_26456,
      SET => u_CORTEXM0DS_u_logic_hreset_n_inv,
      RST => GND
    );
  u_CORTEXM0DS_u_logic_Pgnvx41 : X_LUT6
    generic map(
      LOC => "SLICE_X31Y117",
      INIT => X"5FDF55D50FCF00C0"
    )
    port map (
      ADR5 => u_CORTEXM0DS_u_logic_H3wvx4_26318,
      ADR0 => u_CORTEXM0DS_u_logic_S4qvx4,
      ADR2 => u_CORTEXM0DS_u_logic_Df3wx4,
      ADR4 => u_CORTEXM0DS_u_logic_I793z4_26456,
      ADR1 => u_CORTEXM0DS_u_logic_Ycx2z4_27087,
      ADR3 => u_CORTEXM0DS_u_logic_Pxyvx4,
      O => u_CORTEXM0DS_u_logic_Pgnvx4
    );
  u_CORTEXM0DS_u_logic_Z6ovx41 : X_LUT6
    generic map(
      LOC => "SLICE_X31Y117",
      INIT => X"00000BBB0BBB0BBB"
    )
    port map (
      ADR0 => u_CORTEXM0DS_u_logic_F32wx4,
      ADR5 => u_CORTEXM0DS_u_logic_Mrsvx4,
      ADR4 => u_CORTEXM0DS_u_logic_n16534_6_0,
      ADR1 => u_CORTEXM0DS_u_logic_Gzvvx4,
      ADR3 => u_CORTEXM0DS_u_logic_K1wvx4,
      ADR2 => u_CORTEXM0DS_u_logic_Pri3z4_9_0,
      O => u_CORTEXM0DS_u_logic_Z6ovx4
    );
  u_CORTEXM0DS_u_logic_Szr2z4 : X_FF
    generic map(
      LOC => "SLICE_X31Y117",
      INIT => '1'
    )
    port map (
      CE => VCC,
      CLK => NlwBufferSignal_u_CORTEXM0DS_u_logic_Szr2z4_CLK,
      I => u_CORTEXM0DS_u_logic_Ohivx4,
      O => u_CORTEXM0DS_u_logic_Szr2z4_28495,
      SET => u_CORTEXM0DS_u_logic_hreset_n_inv,
      RST => GND
    );
  u_CORTEXM0DS_u_logic_Ohivx41 : X_LUT6
    generic map(
      LOC => "SLICE_X31Y117",
      INIT => X"5050DCDCFF00FFCC"
    )
    port map (
      ADR1 => u_CORTEXM0DS_u_logic_H3wvx4_26318,
      ADR4 => u_CORTEXM0DS_u_logic_Z6ovx4,
      ADR5 => u_CORTEXM0DS_u_logic_Df3wx4,
      ADR3 => u_CORTEXM0DS_u_logic_Szr2z4_28495,
      ADR2 => u_CORTEXM0DS_u_logic_Jex2z4_28130,
      ADR0 => u_CORTEXM0DS_u_logic_Pxyvx4,
      O => u_CORTEXM0DS_u_logic_Ohivx4
    );
  u_CORTEXM0DS_u_logic_Bspvx43 : X_LUT6
    generic map(
      LOC => "SLICE_X31Y113",
      INIT => X"F0F0FBBBF0A0FBBB"
    )
    port map (
      ADR4 => u_CORTEXM0DS_u_logic_W6iwx4,
      ADR3 => u_CORTEXM0DS_u_logic_Bspvx461,
      ADR1 => N434,
      ADR0 => u_CORTEXM0DS_u_logic_Bspvx41_27028,
      ADR5 => N435,
      ADR2 => u_CORTEXM0DS_u_logic_Tauwx4_Abuwx4_AND_4036_o,
      O => u_CORTEXM0DS_u_logic_Bspvx43_28646
    );
  u_CORTEXM0DS_u_logic_Vcuvx43 : X_LUT6
    generic map(
      LOC => "SLICE_X31Y113",
      INIT => X"FCFCFC8CFCF8FC88"
    )
    port map (
      ADR2 => u_CORTEXM0DS_u_logic_Pfnwx4_Wfnwx4_AND_3245_o_26315,
      ADR0 => u_CORTEXM0DS_u_logic_Niyvx4_Uiyvx4_AND_982_o51,
      ADR4 => N431,
      ADR3 => u_CORTEXM0DS_u_logic_Vcuvx41_26306,
      ADR5 => N432,
      ADR1 => u_CORTEXM0DS_u_logic_Tauwx4_Abuwx4_AND_4036_o,
      O => u_CORTEXM0DS_u_logic_Vcuvx43_26323
    );
  u_CORTEXM0DS_u_logic_Mb1wx43 : X_LUT6
    generic map(
      LOC => "SLICE_X31Y113",
      INIT => X"FFFEFFF2CCCCC0C0"
    )
    port map (
      ADR1 => u_CORTEXM0DS_u_logic_Tanwx4_D8vwx4_AND_4142_o_26724,
      ADR3 => u_CORTEXM0DS_u_logic_K22wx461,
      ADR2 => u_CORTEXM0DS_u_logic_Mb1wx41_28234,
      ADR0 => N429_0,
      ADR4 => N428,
      ADR5 => u_CORTEXM0DS_u_logic_Tauwx4_Abuwx4_AND_4036_o,
      O => u_CORTEXM0DS_u_logic_Mb1wx43_28635
    );
  u_CORTEXM0DS_u_logic_Ug73z4 : X_FF
    generic map(
      LOC => "SLICE_X31Y113",
      INIT => '1'
    )
    port map (
      CE => u_CORTEXM0DS_u_logic_Ddyvx4_0,
      CLK => NlwBufferSignal_u_CORTEXM0DS_u_logic_Ug73z4_CLK,
      I => NlwBufferSignal_u_CORTEXM0DS_u_logic_Ug73z4_IN,
      O => u_CORTEXM0DS_u_logic_Ug73z4_27344,
      SET => u_CORTEXM0DS_u_logic_hreset_n_inv,
      RST => GND
    );
  u_CORTEXM0DS_u_logic_Tauwx4_Abuwx4_AND_4036_o13 : X_LUT6
    generic map(
      LOC => "SLICE_X31Y113",
      INIT => X"FFFFFFFF55501110"
    )
    port map (
      ADR1 => u_CORTEXM0DS_u_logic_L5owx4,
      ADR4 => u_CORTEXM0DS_u_logic_Oldwx4,
      ADR0 => u_CORTEXM0DS_u_logic_B7owx4,
      ADR2 => u_CORTEXM0DS_u_logic_Tauwx4_Abuwx4_AND_4036_o7_0,
      ADR3 => u_CORTEXM0DS_u_logic_Tauwx4_Abuwx4_AND_4036_o13_0,
      ADR5 => u_CORTEXM0DS_u_logic_Tauwx4_Abuwx4_AND_4036_o5_0,
      O => u_CORTEXM0DS_u_logic_Tauwx4_Abuwx4_AND_4036_o
    );
  u_CORTEXM0DS_u_logic_Xivwx4_Ejvwx4_AND_4181_o_SW0 : X_LUT6
    generic map(
      LOC => "SLICE_X31Y109",
      INIT => X"FEFCFAF0EECCAA00"
    )
    port map (
      ADR5 => u_CORTEXM0DS_u_logic_B7owx4,
      ADR2 => ahbmi_hrdata_12_IBUF_0,
      ADR3 => u_CORTEXM0DS_u_logic_I7owx4,
      ADR0 => u_CORTEXM0DS_u_logic_Z2h3z4_26600,
      ADR4 => u_CORTEXM0DS_u_logic_G6owx4,
      ADR1 => u_CORTEXM0DS_u_logic_I1h3z4_27878,
      O => N154
    );
  u_CORTEXM0DS_u_logic_C00wx41_SW0 : X_LUT6
    generic map(
      LOC => "SLICE_X31Y109",
      INIT => X"FF000000F0000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR3 => N28,
      ADR4 => u_CORTEXM0DS_u_logic_J00wx42_27394,
      ADR5 => u_CORTEXM0DS_u_logic_Tanwx4_Abnwx4_AND_3231_o_26310,
      ADR2 => u_CORTEXM0DS_u_logic_Xawwx4_Ebwwx4_AND_4265_o,
      O => N424
    );
  u_CORTEXM0DS_u_logic_Leuvx4_SW0 : X_LUT6
    generic map(
      LOC => "SLICE_X31Y109",
      INIT => X"FFF0FFF0FFF00000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR4 => u_CORTEXM0DS_u_logic_Q5nwx4_X5nwx4_AND_3221_o_26349,
      ADR3 => u_CORTEXM0DS_u_logic_E4wwx4_L4wwx4_AND_4238_o_27038,
      ADR2 => u_CORTEXM0DS_u_logic_Sdnwx4_Zdnwx4_AND_3239_o_26307,
      ADR5 => u_CORTEXM0DS_u_logic_Xivwx4_Ejvwx4_AND_4181_o_27553,
      O => N28
    );
  u_CORTEXM0DS_u_logic_Kt43z4 : X_FF
    generic map(
      LOC => "SLICE_X31Y109",
      INIT => '1'
    )
    port map (
      CE => u_CORTEXM0DS_u_logic_Rdyvx4_0,
      CLK => NlwBufferSignal_u_CORTEXM0DS_u_logic_Kt43z4_CLK,
      I => NlwBufferSignal_u_CORTEXM0DS_u_logic_Kt43z4_IN,
      O => u_CORTEXM0DS_u_logic_Kt43z4_27263,
      SET => u_CORTEXM0DS_u_logic_hreset_n_inv,
      RST => GND
    );
  u_CORTEXM0DS_u_logic_Xivwx4_Ejvwx4_AND_4181_o : X_LUT6
    generic map(
      LOC => "SLICE_X31Y109",
      INIT => X"00F000AA00FF00FF"
    )
    port map (
      ADR1 => '1',
      ADR3 => N154,
      ADR0 => u_CORTEXM0DS_u_logic_Dfowx4,
      ADR4 => u_CORTEXM0DS_u_logic_Oldwx4,
      ADR2 => u_CORTEXM0DS_u_logic_Nkvwx4_Ukvwx4_AND_4186_o,
      ADR5 => u_CORTEXM0DS_u_logic_L5owx4,
      O => u_CORTEXM0DS_u_logic_Xivwx4_Ejvwx4_AND_4181_o_27553
    );
  u_CORTEXM0DS_u_logic_Ticvx41 : X_LUT6
    generic map(
      LOC => "SLICE_X31Y123",
      INIT => X"007F002F00700020"
    )
    port map (
      ADR4 => u_CORTEXM0DS_u_logic_Llq2z4_25860,
      ADR5 => u_CORTEXM0DS_u_logic_Tzg3z4_25861,
      ADR2 => u_CORTEXM0DS_u_logic_Duc2z4,
      ADR1 => u_CORTEXM0DS_u_logic_Lf0wx44_25863,
      ADR0 => u_CORTEXM0DS_u_logic_Kuc2z4,
      ADR3 => u_CORTEXM0DS_u_logic_H67wx4_O67wx4_AND_1705_o,
      O => u_CORTEXM0DS_u_logic_Ticvx4
    );
  u_CORTEXM0DS_u_logic_Fc0wx41 : X_LUT6
    generic map(
      LOC => "SLICE_X31Y123",
      INIT => X"044405550CCC0FFF"
    )
    port map (
      ADR1 => u_CORTEXM0DS_u_logic_Lf0wx4,
      ADR5 => u_CORTEXM0DS_u_logic_Mrsvx4,
      ADR4 => u_CORTEXM0DS_u_logic_Gzvvx4,
      ADR3 => u_CORTEXM0DS_u_logic_K1wvx4,
      ADR0 => u_CORTEXM0DS_u_logic_n16534_19_0,
      ADR2 => u_CORTEXM0DS_u_logic_Pri3z4_22_0,
      O => u_CORTEXM0DS_u_logic_Fc0wx4
    );
  u_CORTEXM0DS_u_logic_Llq2z4 : X_FF
    generic map(
      LOC => "SLICE_X31Y123",
      INIT => '1'
    )
    port map (
      CE => VCC,
      CLK => NlwBufferSignal_u_CORTEXM0DS_u_logic_Llq2z4_CLK,
      I => u_CORTEXM0DS_u_logic_B5kvx4,
      O => u_CORTEXM0DS_u_logic_Llq2z4_25860,
      SET => u_CORTEXM0DS_u_logic_hreset_n_inv,
      RST => GND
    );
  u_CORTEXM0DS_u_logic_B5kvx41 : X_LUT6
    generic map(
      LOC => "SLICE_X31Y123",
      INIT => X"44F4FFFF44F400F0"
    )
    port map (
      ADR2 => u_CORTEXM0DS_u_logic_H3wvx4_26318,
      ADR3 => u_CORTEXM0DS_u_logic_Fc0wx4,
      ADR4 => u_CORTEXM0DS_u_logic_Df3wx4,
      ADR5 => u_CORTEXM0DS_u_logic_Llq2z4_25860,
      ADR1 => u_CORTEXM0DS_u_logic_Foe3z4_28352,
      ADR0 => u_CORTEXM0DS_u_logic_Pxyvx4,
      O => u_CORTEXM0DS_u_logic_B5kvx4
    );
  u_CORTEXM0DS_u_logic_Ziwwx4_Gjwwx4_AND_4301_o3_SW14 : X_LUT6
    generic map(
      LOC => "SLICE_X31Y124",
      INIT => X"FFFFE4E4FFFFCCCC"
    )
    port map (
      ADR3 => '1',
      ADR1 => N1001,
      ADR5 => u_CORTEXM0DS_u_logic_Ziwwx4_Gjwwx4_AND_4301_o2_26018,
      ADR0 => u_CORTEXM0DS_u_logic_U2ewx4,
      ADR2 => N1000,
      ADR4 => u_CORTEXM0DS_u_logic_Gehvx41_29681,
      O => N1158
    );
  u_CORTEXM0DS_u_logic_Gehvx41 : X_LUT6
    generic map(
      LOC => "SLICE_X31Y124",
      INIT => X"FAAAEEEEAAAAEEEE"
    )
    port map (
      ADR1 => u_CORTEXM0DS_u_logic_Foe3z4_28352,
      ADR2 => u_CORTEXM0DS_u_logic_Roh2z4_20_0,
      ADR5 => u_CORTEXM0DS_u_logic_Kvfwx4_W8c2z4_AND_6701_o,
      ADR3 => u_CORTEXM0DS_u_logic_Keqvx4_Ync2z4_AND_6755_o,
      ADR4 => u_CORTEXM0DS_u_logic_G6pvx4,
      ADR0 => u_CORTEXM0DS_u_logic_G6pvx4_Alywx4_AND_4511_o,
      O => u_CORTEXM0DS_u_logic_Gehvx41_29681
    );
  u_CORTEXM0DS_u_logic_Foe3z4 : X_FF
    generic map(
      LOC => "SLICE_X31Y124",
      INIT => '1'
    )
    port map (
      CE => VCC,
      CLK => NlwBufferSignal_u_CORTEXM0DS_u_logic_Foe3z4_CLK,
      I => u_CORTEXM0DS_u_logic_Gehvx4,
      O => u_CORTEXM0DS_u_logic_Foe3z4_28352,
      SET => u_CORTEXM0DS_u_logic_hreset_n_inv,
      RST => GND
    );
  u_CORTEXM0DS_u_logic_Gehvx43 : X_LUT6
    generic map(
      LOC => "SLICE_X31Y124",
      INIT => X"CCCCAAAACFC0AFA0"
    )
    port map (
      ADR2 => u_CORTEXM0DS_u_logic_Uenwx4_Lcvwx4_AND_4235_o,
      ADR3 => N1156,
      ADR1 => N1158,
      ADR4 => u_CORTEXM0DS_u_logic_Uqwwx4_Brwwx4_AND_4324_o7_26020,
      ADR5 => u_CORTEXM0DS_u_logic_Tauwx4_Abuwx4_AND_4036_o,
      ADR0 => N1157,
      O => u_CORTEXM0DS_u_logic_Gehvx4
    );
  u_CORTEXM0DS_u_logic_Ziwwx4_Gjwwx4_AND_4301_o3_SW13 : X_LUT6
    generic map(
      LOC => "SLICE_X31Y124",
      INIT => X"FFFFEEEFDDDCCCCC"
    )
    port map (
      ADR0 => u_CORTEXM0DS_u_logic_U2ewx4,
      ADR4 => N1001,
      ADR5 => N1437,
      ADR1 => u_CORTEXM0DS_u_logic_Gehvx41_29681,
      ADR2 => u_CORTEXM0DS_u_logic_Uqwwx4_Brwwx4_AND_4324_o4_26021,
      ADR3 => u_CORTEXM0DS_u_logic_Uqwwx4_Brwwx4_AND_4324_o10_26019,
      O => N1157
    );
  u_CORTEXM0DS_u_logic_Z8b3z4 : X_FF
    generic map(
      LOC => "SLICE_X32Y91",
      INIT => '1'
    )
    port map (
      CE => VCC,
      CLK => NlwBufferSignal_u_CORTEXM0DS_u_logic_Z8b3z4_CLK,
      I => u_CORTEXM0DS_u_logic_Ormvx4,
      O => u_CORTEXM0DS_u_logic_Z8b3z4_26605,
      SET => u_CORTEXM0DS_u_logic_hreset_n_inv,
      RST => GND
    );
  u_CORTEXM0DS_u_logic_Ormvx41 : X_LUT6
    generic map(
      LOC => "SLICE_X32Y91",
      INIT => X"B3FFA0FFB3B3A0A0"
    )
    port map (
      ADR0 => u_CORTEXM0DS_u_logic_X7tvx4,
      ADR2 => u_CORTEXM0DS_u_logic_Iwh2z4_6_0,
      ADR3 => u_CORTEXM0DS_u_logic_F2hvx4_Txtvx4_OR_101_o,
      ADR5 => u_CORTEXM0DS_u_logic_Z8b3z4_26605,
      ADR1 => u_CORTEXM0DS_u_logic_Aytvx4_Mxtvx4_OR_98_o,
      ADR4 => u_CORTEXM0DS_u_logic_J7b3z4_26668,
      O => u_CORTEXM0DS_u_logic_Ormvx4
    );
  u_CORTEXM0DS_u_logic_Xawwx4_Ebwwx4_AND_4265_o2 : X_LUT6
    generic map(
      LOC => "SLICE_X32Y91",
      INIT => X"FFFF035FFFFF0000"
    )
    port map (
      ADR5 => u_CORTEXM0DS_u_logic_Xawwx4_Ebwwx4_AND_4265_o3_28866,
      ADR2 => u_CORTEXM0DS_u_logic_B2uvx4_0,
      ADR3 => u_CORTEXM0DS_u_logic_M5tvx4,
      ADR1 => u_CORTEXM0DS_u_logic_Fhc3z4_27365,
      ADR0 => u_CORTEXM0DS_u_logic_Adt2z4_27201,
      ADR4 => u_CORTEXM0DS_u_logic_K1owx4_R1owx4_AND_3319_o4,
      O => u_CORTEXM0DS_u_logic_Xawwx4_Ebwwx4_AND_4265_o4_28867
    );
  u_CORTEXM0DS_u_logic_Vjnvx4_SW0 : X_LUT6
    generic map(
      LOC => "SLICE_X31Y121",
      INIT => X"8000FF0080008000"
    )
    port map (
      ADR3 => u_CORTEXM0DS_u_logic_O5t2z4_25820,
      ADR1 => u_CORTEXM0DS_u_logic_Aok2z4_25881,
      ADR2 => u_CORTEXM0DS_u_logic_Z7i2z4_26076,
      ADR0 => u_CORTEXM0DS_u_logic_Ffj2z4_25823,
      ADR5 => u_CORTEXM0DS_u_logic_Xyk2z4_26477,
      ADR4 => u_CORTEXM0DS_u_logic_Ark2z4_25827,
      O => N140
    );
  u_CORTEXM0DS_u_logic_Mxor_U6awx4_B19wx4_XOR_37_o_xo_0_1 : X_LUT6
    generic map(
      LOC => "SLICE_X31Y119",
      INIT => X"FC03CC33FE01EE11"
    )
    port map (
      ADR2 => u_CORTEXM0DS_u_logic_K1z2z4_26807,
      ADR1 => u_CORTEXM0DS_u_logic_Bx9vx4_H1cwx4_AND_2232_o,
      ADR4 => u_CORTEXM0DS_u_logic_Y29wx4,
      ADR3 => u_CORTEXM0DS_u_logic_Wzawx4,
      ADR0 => u_CORTEXM0DS_u_logic_W19wx4,
      ADR5 => u_CORTEXM0DS_u_logic_Ce0wx4,
      O => u_CORTEXM0DS_u_logic_U6awx4_B19wx4_XOR_37_o
    );
  u_CORTEXM0DS_u_logic_Kev2z4 : X_FF
    generic map(
      LOC => "SLICE_X31Y119",
      INIT => '1'
    )
    port map (
      CE => u_CORTEXM0DS_u_logic_Vfyvx4,
      CLK => NlwBufferSignal_u_CORTEXM0DS_u_logic_Kev2z4_CLK,
      I => NlwBufferSignal_u_CORTEXM0DS_u_logic_Kev2z4_IN,
      O => u_CORTEXM0DS_u_logic_Kev2z4_27430,
      SET => u_CORTEXM0DS_u_logic_hreset_n_inv,
      RST => GND
    );
  u_CORTEXM0DS_u_logic_Ce0wx49 : X_LUT6
    generic map(
      LOC => "SLICE_X31Y119",
      INIT => X"A8AAA0A000000000"
    )
    port map (
      ADR1 => u_CORTEXM0DS_u_logic_Vp52z4_Bm52z4_OR_1172_o,
      ADR5 => u_CORTEXM0DS_u_logic_Ce0wx41_0,
      ADR0 => N541,
      ADR3 => u_CORTEXM0DS_u_logic_Kev2z4_27430,
      ADR2 => u_CORTEXM0DS_u_logic_Ce0wx410,
      ADR4 => u_CORTEXM0DS_u_logic_Ce0wx48_28765,
      O => u_CORTEXM0DS_u_logic_Ce0wx4
    );
  u_CORTEXM0DS_u_logic_Ffs2z4 : X_FF
    generic map(
      LOC => "SLICE_X31Y118",
      INIT => '0'
    )
    port map (
      CE => VCC,
      CLK => NlwBufferSignal_u_CORTEXM0DS_u_logic_Ffs2z4_CLK,
      I => u_CORTEXM0DS_u_logic_Qknvx4,
      O => u_CORTEXM0DS_u_logic_Ffs2z4_26159,
      RST => u_CORTEXM0DS_u_logic_hreset_n_inv,
      SET => GND
    );
  u_CORTEXM0DS_u_logic_Qknvx41 : X_LUT6
    generic map(
      LOC => "SLICE_X31Y118",
      INIT => X"F5F0FDFCFDFCF5F0"
    )
    port map (
      ADR1 => u_CORTEXM0DS_u_logic_S6ovx4,
      ADR5 => u_CORTEXM0DS_u_logic_Jxovx4,
      ADR4 => u_CORTEXM0DS_u_logic_Ekovx4,
      ADR3 => u_CORTEXM0DS_u_logic_Ffs2z4_26159,
      ADR0 => u_ahb_bridge_u_state_machine_HREADY_0,
      ADR2 => u_CORTEXM0DS_u_logic_S6ovx4_Nlovx4_AND_78_o,
      O => u_CORTEXM0DS_u_logic_Qknvx4
    );
  u_CORTEXM0DS_u_logic_J6i2z4 : X_FF
    generic map(
      LOC => "SLICE_X31Y118",
      INIT => '0'
    )
    port map (
      CE => VCC,
      CLK => NlwBufferSignal_u_CORTEXM0DS_u_logic_J6i2z4_CLK,
      I => u_CORTEXM0DS_u_logic_Elnvx4,
      O => u_CORTEXM0DS_u_logic_J6i2z4_26161,
      RST => u_CORTEXM0DS_u_logic_hreset_n_inv,
      SET => GND
    );
  u_CORTEXM0DS_u_logic_Elnvx41 : X_LUT6
    generic map(
      LOC => "SLICE_X31Y118",
      INIT => X"DDFDCCFCFDFDFCFC"
    )
    port map (
      ADR2 => u_CORTEXM0DS_u_logic_S6ovx4,
      ADR5 => u_CORTEXM0DS_u_logic_S4qvx4,
      ADR3 => u_CORTEXM0DS_u_logic_Fvovx4_26428,
      ADR4 => u_CORTEXM0DS_u_logic_J6i2z4_26161,
      ADR0 => u_ahb_bridge_u_state_machine_HREADY_0,
      ADR1 => u_CORTEXM0DS_u_logic_S6ovx4_Nlovx4_AND_78_o,
      O => u_CORTEXM0DS_u_logic_Elnvx4
    );
  u_CORTEXM0DS_u_logic_Kop2z4 : X_FF
    generic map(
      LOC => "SLICE_X31Y118",
      INIT => '0'
    )
    port map (
      CE => VCC,
      CLK => NlwBufferSignal_u_CORTEXM0DS_u_logic_Kop2z4_CLK,
      I => u_CORTEXM0DS_u_logic_Xknvx4,
      O => u_CORTEXM0DS_u_logic_Kop2z4_26162,
      RST => u_CORTEXM0DS_u_logic_hreset_n_inv,
      SET => GND
    );
  u_CORTEXM0DS_u_logic_Xknvx41 : X_LUT6
    generic map(
      LOC => "SLICE_X31Y118",
      INIT => X"FFFFFFFF3B0ABBAA"
    )
    port map (
      ADR0 => u_CORTEXM0DS_u_logic_S6ovx4,
      ADR2 => u_CORTEXM0DS_u_logic_Rxzvx4,
      ADR4 => u_CORTEXM0DS_u_logic_Ekovx4,
      ADR3 => u_CORTEXM0DS_u_logic_Kop2z4_26162,
      ADR1 => u_ahb_bridge_u_state_machine_HREADY_0,
      ADR5 => u_CORTEXM0DS_u_logic_S6ovx4_Nlovx4_AND_78_o,
      O => u_CORTEXM0DS_u_logic_Xknvx4
    );
  u_CORTEXM0DS_u_logic_S6ovx4_Nlovx4_AND_78_o10 : X_LUT6
    generic map(
      LOC => "SLICE_X31Y118",
      INIT => X"0000555400000000"
    )
    port map (
      ADR5 => u_CORTEXM0DS_u_logic_htrans_o_1_2,
      ADR0 => u_CORTEXM0DS_u_logic_O362z4_K772z4_AND_6037_o,
      ADR4 => N971,
      ADR2 => u_CORTEXM0DS_u_logic_S6ovx4_Nlovx4_AND_78_o9_28935,
      ADR1 => u_CORTEXM0DS_u_logic_S6ovx4_Nlovx4_AND_78_o7_28954,
      ADR3 => u_CORTEXM0DS_u_logic_S6ovx4_Nlovx4_AND_78_o4_28951,
      O => u_CORTEXM0DS_u_logic_S6ovx4_Nlovx4_AND_78_o
    );
  u_CORTEXM0DS_u_logic_Mmux_H3ivx4115 : X_LUT6
    generic map(
      LOC => "SLICE_X32Y90",
      INIT => X"0000FF000000FF00"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR5 => '1',
      ADR3 => u_CORTEXM0DS_u_logic_Pmvvx4,
      ADR4 => u_CORTEXM0DS_u_logic_Wbk2z4_26232,
      O => u_CORTEXM0DS_u_logic_Mmux_H3ivx4114_26234
    );
  u_CORTEXM0DS_u_logic_Pmvvx41 : X_LUT6
    generic map(
      LOC => "SLICE_X32Y90",
      INIT => X"0000008000000000"
    )
    port map (
      ADR1 => u_CORTEXM0DS_u_logic_J6i2z4_26161,
      ADR0 => u_CORTEXM0DS_u_logic_Lz93z4_26157,
      ADR3 => u_CORTEXM0DS_u_logic_Mjl2z4_26160,
      ADR5 => u_CORTEXM0DS_u_logic_K3l2z4_26158,
      ADR2 => u_CORTEXM0DS_u_logic_Ffs2z4_26159,
      ADR4 => u_CORTEXM0DS_u_logic_Kop2z4_26162,
      O => u_CORTEXM0DS_u_logic_Pmvvx4
    );
  u_CORTEXM0DS_u_logic_Z0uvx41 : X_LUT6
    generic map(
      LOC => "SLICE_X32Y90",
      INIT => X"0000000040000000"
    )
    port map (
      ADR4 => u_CORTEXM0DS_u_logic_Ffs2z4_26159,
      ADR3 => u_CORTEXM0DS_u_logic_Mjl2z4_26160,
      ADR0 => u_CORTEXM0DS_u_logic_Kop2z4_26162,
      ADR2 => u_CORTEXM0DS_u_logic_Lz93z4_26157,
      ADR1 => u_CORTEXM0DS_u_logic_K3l2z4_26158,
      ADR5 => u_CORTEXM0DS_u_logic_J6i2z4_26161,
      O => u_CORTEXM0DS_u_logic_Z0uvx4
    );
  u_CORTEXM0DS_u_logic_Cza2z4_Jza2z4_AND_6554_o8_SW0 : X_LUT6
    generic map(
      LOC => "SLICE_X32Y93",
      INIT => X"FEEEFCCCFAAAF000"
    )
    port map (
      ADR4 => u_CORTEXM0DS_u_logic_Mis2z4_26740,
      ADR2 => u_CORTEXM0DS_u_logic_Kss2z4_26741,
      ADR5 => u_CORTEXM0DS_u_logic_B1a3z4_26215,
      ADR1 => u_CORTEXM0DS_u_logic_Sta2z4,
      ADR0 => u_CORTEXM0DS_u_logic_Qsa2z4,
      ADR3 => u_CORTEXM0DS_u_logic_Mxa2z4,
      O => N1791
    );
  u_CORTEXM0DS_u_logic_Cza2z4_Jza2z4_AND_6554_o8 : X_LUT6
    generic map(
      LOC => "SLICE_X32Y93",
      INIT => X"0000000005007700"
    )
    port map (
      ADR4 => u_CORTEXM0DS_u_logic_Jxs2z4_26738,
      ADR0 => u_CORTEXM0DS_u_logic_Pcd3z4_26734,
      ADR2 => u_CORTEXM0DS_u_logic_Dwa2z4,
      ADR1 => u_CORTEXM0DS_u_logic_Acb2z4_Hcb2z4_AND_6581_o,
      ADR3 => u_CORTEXM0DS_u_logic_Cza2z4_Jza2z4_AND_6554_o11_29685,
      ADR5 => N1791,
      O => u_CORTEXM0DS_u_logic_Cza2z4_Jza2z4_AND_6554_o9
    );
  u_CORTEXM0DS_u_logic_Cza2z4_Jza2z4_AND_6554_o111 : X_LUT6
    generic map(
      LOC => "SLICE_X32Y93",
      INIT => X"030F030F33FF33FF"
    )
    port map (
      ADR0 => '1',
      ADR4 => '1',
      ADR2 => u_CORTEXM0DS_u_logic_Lhd3z4_27398,
      ADR3 => u_CORTEXM0DS_u_logic_Pab3z4_27209,
      ADR5 => u_CORTEXM0DS_u_logic_Pguvx4,
      ADR1 => u_CORTEXM0DS_u_logic_Kwa2z4,
      O => u_CORTEXM0DS_u_logic_Cza2z4_Jza2z4_AND_6554_o11_29685
    );
  u_CORTEXM0DS_u_logic_B1a3z4 : X_FF
    generic map(
      LOC => "SLICE_X32Y93",
      INIT => '0'
    )
    port map (
      CE => u_CORTEXM0DS_u_logic_P2uvx4_Mf8vx4_AND_644_o,
      CLK => NlwBufferSignal_u_CORTEXM0DS_u_logic_B1a3z4_CLK,
      I => NlwBufferSignal_u_CORTEXM0DS_u_logic_B1a3z4_IN,
      O => u_CORTEXM0DS_u_logic_B1a3z4_26215,
      RST => u_CORTEXM0DS_u_logic_hreset_n_inv,
      SET => GND
    );
  u_CORTEXM0DS_u_logic_Cza2z4_Jza2z4_AND_6554_o10 : X_LUT6
    generic map(
      LOC => "SLICE_X32Y93",
      INIT => X"0007000007070000"
    )
    port map (
      ADR1 => u_CORTEXM0DS_u_logic_Mis2z4_26740,
      ADR3 => u_CORTEXM0DS_u_logic_Sta2z4,
      ADR0 => u_CORTEXM0DS_u_logic_Qsa2z4,
      ADR5 => u_CORTEXM0DS_u_logic_B1a3z4_26215,
      ADR4 => u_CORTEXM0DS_u_logic_Cza2z4_Jza2z4_AND_6554_o11_29685,
      ADR2 => N959,
      O => u_CORTEXM0DS_u_logic_Cza2z4_Jza2z4_AND_6554_o12
    );
  u_CORTEXM0DS_u_logic_Y1pvx41 : X_LUT6
    generic map(
      LOC => "SLICE_X31Y122",
      INIT => X"105030F0115533FF"
    )
    port map (
      ADR2 => u_CORTEXM0DS_u_logic_N482z4_U482z4_AND_6171_o,
      ADR3 => u_CORTEXM0DS_u_logic_Mrsvx4,
      ADR5 => u_CORTEXM0DS_u_logic_Gzvvx4,
      ADR0 => u_CORTEXM0DS_u_logic_K1wvx4,
      ADR1 => u_CORTEXM0DS_u_logic_n16534_22_0,
      ADR4 => u_CORTEXM0DS_u_logic_Pri3z4_25_0,
      O => u_CORTEXM0DS_u_logic_Y1pvx4
    );
  u_CORTEXM0DS_u_logic_Q7j2z4 : X_FF
    generic map(
      LOC => "SLICE_X31Y122",
      INIT => '1'
    )
    port map (
      CE => VCC,
      CLK => NlwBufferSignal_u_CORTEXM0DS_u_logic_Q7j2z4_CLK,
      I => u_CORTEXM0DS_u_logic_Vjnvx4_20113,
      O => u_CORTEXM0DS_u_logic_Q7j2z4_26245,
      SET => u_CORTEXM0DS_u_logic_hreset_n_inv,
      RST => GND
    );
  u_CORTEXM0DS_u_logic_Vjnvx4 : X_LUT6
    generic map(
      LOC => "SLICE_X31Y122",
      INIT => X"F3C0F3C0FFFFF3C0"
    )
    port map (
      ADR0 => '1',
      ADR5 => u_CORTEXM0DS_u_logic_Y1pvx4,
      ADR4 => u_CORTEXM0DS_u_logic_H3wvx4_26318,
      ADR3 => u_CORTEXM0DS_u_logic_Q7j2z4_26245,
      ADR1 => u_CORTEXM0DS_u_logic_Df3wx4,
      ADR2 => N140,
      O => u_CORTEXM0DS_u_logic_Vjnvx4_20113
    );
  u_CORTEXM0DS_u_logic_haddr_o_30_1 : X_LUT6
    generic map(
      LOC => "SLICE_X31Y122",
      INIT => X"FFAEAEAEFF0C0C0C"
    )
    port map (
      ADR5 => u_CORTEXM0DS_u_logic_n16534_28_0,
      ADR0 => u_CORTEXM0DS_u_logic_Mrsvx4,
      ADR1 => u_CORTEXM0DS_u_logic_Gzvvx4,
      ADR2 => u_CORTEXM0DS_u_logic_Q8zvx4,
      ADR3 => u_CORTEXM0DS_u_logic_K1wvx4,
      ADR4 => u_CORTEXM0DS_u_logic_Pri3z4_31_0,
      O => HADDR(30)
    );
  u_CORTEXM0DS_u_logic_haddr_o_28_1 : X_LUT6
    generic map(
      LOC => "SLICE_X31Y122",
      INIT => X"EECCAA00FEFCFAF0"
    )
    port map (
      ADR4 => u_CORTEXM0DS_u_logic_Mrsvx4,
      ADR1 => u_CORTEXM0DS_u_logic_n16534_26_0,
      ADR2 => u_CORTEXM0DS_u_logic_Gzvvx4,
      ADR5 => u_CORTEXM0DS_u_logic_Re72z4_Ye72z4_AND_6067_o,
      ADR3 => u_CORTEXM0DS_u_logic_K1wvx4,
      ADR0 => u_CORTEXM0DS_u_logic_Pri3z4_29_0,
      O => HADDR(28)
    );
  u_CORTEXM0DS_u_logic_Bh0wx4_SW0 : X_LUT6
    generic map(
      LOC => "SLICE_X31Y125",
      INIT => X"BB00B00000000000"
    )
    port map (
      ADR1 => u_CORTEXM0DS_u_logic_W6iwx4,
      ADR2 => u_CORTEXM0DS_u_logic_Uenwx4_Lcvwx4_AND_4235_o,
      ADR5 => N622,
      ADR3 => N8,
      ADR0 => u_CORTEXM0DS_u_logic_Xawwx4_Ebwwx4_AND_4265_o,
      ADR4 => u_CORTEXM0DS_u_logic_Vovwx4_Cpvwx4_AND_4203_o,
      O => N310
    );
  u_CORTEXM0DS_u_logic_Sr53z4 : X_FF
    generic map(
      LOC => "SLICE_X31Y125",
      INIT => '1'
    )
    port map (
      CE => u_CORTEXM0DS_u_logic_Kdyvx4,
      CLK => NlwBufferSignal_u_CORTEXM0DS_u_logic_Sr53z4_CLK,
      I => NlwBufferSignal_u_CORTEXM0DS_u_logic_Sr53z4_IN,
      O => u_CORTEXM0DS_u_logic_Sr53z4_27400,
      SET => u_CORTEXM0DS_u_logic_hreset_n_inv,
      RST => GND
    );
  u_CORTEXM0DS_u_logic_P9nvx4_SW0_SW0 : X_LUT6
    generic map(
      LOC => "SLICE_X32Y92",
      INIT => X"FFFFFFFFD0D0D0C0"
    )
    port map (
      ADR5 => N916,
      ADR0 => u_CORTEXM0DS_u_logic_Cza2z4_Jza2z4_AND_6554_o,
      ADR1 => u_CORTEXM0DS_u_logic_C6mwx41_25855,
      ADR3 => u_CORTEXM0DS_u_logic_C6mwx43_25856,
      ADR4 => u_CORTEXM0DS_u_logic_C6mwx42_25857,
      ADR2 => N1721,
      O => N516
    );
  u_CORTEXM0DS_u_logic_Cza2z4_Jza2z4_AND_6554_o5_SW0 : X_LUT6
    generic map(
      LOC => "SLICE_X32Y92",
      INIT => X"A2AAAAAA8088AAAA"
    )
    port map (
      ADR5 => u_CORTEXM0DS_u_logic_Dks2z4_26707,
      ADR2 => u_CORTEXM0DS_u_logic_Lns2z4_26708,
      ADR3 => u_CORTEXM0DS_u_logic_Trq2z4_25949,
      ADR4 => u_CORTEXM0DS_u_logic_Cam2z4_25950,
      ADR1 => u_CORTEXM0DS_u_logic_R1w2z4_25951,
      ADR0 => u_CORTEXM0DS_u_logic_Pgb2z4,
      O => N963
    );
  u_CORTEXM0DS_u_logic_Cza2z4_Jza2z4_AND_6554_o11 : X_LUT6
    generic map(
      LOC => "SLICE_X32Y92",
      INIT => X"AAAAAEAE00000000"
    )
    port map (
      ADR3 => '1',
      ADR4 => u_CORTEXM0DS_u_logic_Dwa2z4,
      ADR2 => u_CORTEXM0DS_u_logic_Acb2z4_Hcb2z4_AND_6581_o,
      ADR1 => u_CORTEXM0DS_u_logic_Cza2z4_Jza2z4_AND_6554_o12,
      ADR0 => u_CORTEXM0DS_u_logic_Cza2z4_Jza2z4_AND_6554_o9,
      ADR5 => u_CORTEXM0DS_u_logic_Cza2z4_Jza2z4_AND_6554_o7,
      O => u_CORTEXM0DS_u_logic_Cza2z4_Jza2z4_AND_6554_o
    );
  u_CORTEXM0DS_u_logic_Pab3z4 : X_FF
    generic map(
      LOC => "SLICE_X32Y92",
      INIT => '0'
    )
    port map (
      CE => u_CORTEXM0DS_u_logic_Vytvx4,
      CLK => NlwBufferSignal_u_CORTEXM0DS_u_logic_Pab3z4_CLK,
      I => NlwBufferSignal_u_CORTEXM0DS_u_logic_Pab3z4_IN,
      O => u_CORTEXM0DS_u_logic_Pab3z4_27209,
      RST => u_CORTEXM0DS_u_logic_hreset_n_inv,
      SET => GND
    );
  u_CORTEXM0DS_u_logic_Cza2z4_Jza2z4_AND_6554_o6 : X_LUT6
    generic map(
      LOC => "SLICE_X32Y92",
      INIT => X"31F5000000000000"
    )
    port map (
      ADR3 => u_CORTEXM0DS_u_logic_Zta2z4,
      ADR1 => u_CORTEXM0DS_u_logic_X9n2z4_27204,
      ADR2 => u_CORTEXM0DS_u_logic_Cza2z4_Jza2z4_AND_6554_o5,
      ADR0 => N963,
      ADR5 => u_CORTEXM0DS_u_logic_Cza2z4_Jza2z4_AND_6554_o3_25939,
      ADR4 => u_CORTEXM0DS_u_logic_Cza2z4_Jza2z4_AND_6554_o1_28850,
      O => u_CORTEXM0DS_u_logic_Cza2z4_Jza2z4_AND_6554_o7
    );
  u_CORTEXM0DS_u_logic_X3pwx4_u_CORTEXM0DS_u_logic_X3pwx4_DMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => u_CORTEXM0DS_u_logic_E0uvx4_pack_9,
      O => u_CORTEXM0DS_u_logic_E0uvx4
    );
  u_CORTEXM0DS_u_logic_X3pwx4_u_CORTEXM0DS_u_logic_X3pwx4_BMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => u_CORTEXM0DS_u_logic_N1uvx4_pack_7,
      O => u_CORTEXM0DS_u_logic_N1uvx4
    );
  u_CORTEXM0DS_u_logic_X3pwx41 : X_LUT6
    generic map(
      LOC => "SLICE_X32Y94",
      INIT => X"FEFFFFFFFEFFFFFF"
    )
    port map (
      ADR1 => u_CORTEXM0DS_u_logic_Mjl2z4_26160,
      ADR3 => u_CORTEXM0DS_u_logic_Ffs2z4_26159,
      ADR0 => u_CORTEXM0DS_u_logic_J6i2z4_26161,
      ADR2 => u_CORTEXM0DS_u_logic_Kop2z4_26162,
      ADR4 => u_CORTEXM0DS_u_logic_Lz93z4_26157,
      ADR5 => '1',
      O => u_CORTEXM0DS_u_logic_X3pwx4
    );
  u_CORTEXM0DS_u_logic_E0uvx41 : X_LUT5
    generic map(
      LOC => "SLICE_X32Y94",
      INIT => X"FFBFFFFF"
    )
    port map (
      ADR1 => u_CORTEXM0DS_u_logic_Mjl2z4_26160,
      ADR3 => u_CORTEXM0DS_u_logic_Ffs2z4_26159,
      ADR0 => u_CORTEXM0DS_u_logic_J6i2z4_26161,
      ADR2 => u_CORTEXM0DS_u_logic_Kop2z4_26162,
      ADR4 => u_CORTEXM0DS_u_logic_Lz93z4_26157,
      O => u_CORTEXM0DS_u_logic_E0uvx4_pack_9
    );
  u_CORTEXM0DS_u_logic_Hfxwx4_Ofxwx4_AND_4393_o2 : X_LUT6
    generic map(
      LOC => "SLICE_X32Y94",
      INIT => X"3F0015003F3F1515"
    )
    port map (
      ADR2 => u_CORTEXM0DS_u_logic_Ara3z4_26622,
      ADR1 => u_CORTEXM0DS_u_logic_Japwx4,
      ADR4 => u_CORTEXM0DS_u_logic_K7pwx4,
      ADR0 => u_CORTEXM0DS_u_logic_Usl2z4_0,
      ADR3 => u_CORTEXM0DS_u_logic_E0uvx4,
      ADR5 => u_CORTEXM0DS_u_logic_Tqs2z4_26861,
      O => u_CORTEXM0DS_u_logic_Hfxwx4_Ofxwx4_AND_4393_o2_28065
    );
  u_CORTEXM0DS_u_logic_K7pwx41 : X_LUT6
    generic map(
      LOC => "SLICE_X32Y94",
      INIT => X"FFFF7FFFFFFF7FFF"
    )
    port map (
      ADR4 => u_CORTEXM0DS_u_logic_Kop2z4_26162,
      ADR3 => u_CORTEXM0DS_u_logic_Mjl2z4_26160,
      ADR0 => u_CORTEXM0DS_u_logic_Ffs2z4_26159,
      ADR2 => u_CORTEXM0DS_u_logic_Lz93z4_26157,
      ADR1 => u_CORTEXM0DS_u_logic_J6i2z4_26161,
      ADR5 => '1',
      O => u_CORTEXM0DS_u_logic_K7pwx4
    );
  u_CORTEXM0DS_u_logic_N1uvx41 : X_LUT5
    generic map(
      LOC => "SLICE_X32Y94",
      INIT => X"FFFFDFFF"
    )
    port map (
      ADR4 => u_CORTEXM0DS_u_logic_Kop2z4_26162,
      ADR3 => u_CORTEXM0DS_u_logic_Mjl2z4_26160,
      ADR0 => u_CORTEXM0DS_u_logic_Ffs2z4_26159,
      ADR2 => u_CORTEXM0DS_u_logic_Lz93z4_26157,
      ADR1 => u_CORTEXM0DS_u_logic_J6i2z4_26161,
      O => u_CORTEXM0DS_u_logic_N1uvx4_pack_7
    );
  u_CORTEXM0DS_u_logic_Huwwx4_Ouwwx4_AND_4335_o3 : X_LUT6
    generic map(
      LOC => "SLICE_X32Y94",
      INIT => X"F030501000000000"
    )
    port map (
      ADR2 => u_CORTEXM0DS_u_logic_Huwwx4_Ouwwx4_AND_4335_o1_28017,
      ADR5 => u_CORTEXM0DS_u_logic_Huwwx4_Ouwwx4_AND_4335_o2_27987,
      ADR4 => u_CORTEXM0DS_u_logic_K7pwx4,
      ADR0 => u_CORTEXM0DS_u_logic_Bmb3z4_26583,
      ADR3 => u_CORTEXM0DS_u_logic_N1uvx4,
      ADR1 => u_CORTEXM0DS_u_logic_Zad3z4_26733,
      O => u_CORTEXM0DS_u_logic_Huwwx4_Ouwwx4_AND_4335_o3_28016
    );
  u_CORTEXM0DS_u_logic_Sdhvx4_SW0_SW1 : X_LUT6
    generic map(
      LOC => "SLICE_X31Y120",
      INIT => X"CC00CCF0CCCCCCCC"
    )
    port map (
      ADR0 => '1',
      ADR1 => u_CORTEXM0DS_u_logic_Jwf3z4_28339,
      ADR5 => u_ahb_bridge_u_state_machine_HREADY_0,
      ADR4 => u_CORTEXM0DS_u_logic_Kvfwx4_W8c2z4_AND_6701_o,
      ADR3 => u_CORTEXM0DS_u_logic_D9c2z4_K9c2z4_AND_6705_o,
      ADR2 => u_CORTEXM0DS_u_logic_Pri3z4_16_0,
      O => N388
    );
  u_CORTEXM0DS_u_logic_Bv0wx41 : X_LUT6
    generic map(
      LOC => "SLICE_X31Y120",
      INIT => X"04050C0F4455CCFF"
    )
    port map (
      ADR1 => u_CORTEXM0DS_u_logic_Hy0wx4,
      ADR0 => u_CORTEXM0DS_u_logic_Mrsvx4,
      ADR3 => u_CORTEXM0DS_u_logic_Gzvvx4,
      ADR4 => u_CORTEXM0DS_u_logic_n16534_15_0,
      ADR5 => u_CORTEXM0DS_u_logic_K1wvx4,
      ADR2 => u_CORTEXM0DS_u_logic_Pri3z4_18_0,
      O => u_CORTEXM0DS_u_logic_Bv0wx4
    );
  u_CORTEXM0DS_u_logic_H4p2z4 : X_FF
    generic map(
      LOC => "SLICE_X31Y120",
      INIT => '1'
    )
    port map (
      CE => VCC,
      CLK => NlwBufferSignal_u_CORTEXM0DS_u_logic_H4p2z4_CLK,
      I => u_CORTEXM0DS_u_logic_Tmjvx4,
      O => u_CORTEXM0DS_u_logic_H4p2z4_28985,
      SET => u_CORTEXM0DS_u_logic_hreset_n_inv,
      RST => GND
    );
  u_CORTEXM0DS_u_logic_Tmjvx41 : X_LUT6
    generic map(
      LOC => "SLICE_X31Y120",
      INIT => X"5F55DFDD0A00CECC"
    )
    port map (
      ADR1 => u_CORTEXM0DS_u_logic_H3wvx4_26318,
      ADR4 => u_CORTEXM0DS_u_logic_Bv0wx4,
      ADR0 => u_CORTEXM0DS_u_logic_Df3wx4,
      ADR5 => u_CORTEXM0DS_u_logic_H4p2z4_28985,
      ADR3 => u_CORTEXM0DS_u_logic_Plx2z4_28343,
      ADR2 => u_CORTEXM0DS_u_logic_Pxyvx4,
      O => u_CORTEXM0DS_u_logic_Tmjvx4
    );
  u_CORTEXM0DS_u_logic_Wn1wx43_u_CORTEXM0DS_u_logic_Wn1wx43_CMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => u_CORTEXM0DS_u_logic_K22wx41_20598,
      O => u_CORTEXM0DS_u_logic_K22wx41_0
    );
  u_CORTEXM0DS_u_logic_Wn1wx43 : X_LUT6
    generic map(
      LOC => "SLICE_X32Y110",
      INIT => X"FF33AA22F0302020"
    )
    port map (
      ADR4 => u_CORTEXM0DS_u_logic_Swpwx4_Zwpwx4_AND_3507_o,
      ADR1 => u_CORTEXM0DS_u_logic_Pmnwx4,
      ADR3 => u_CORTEXM0DS_u_logic_Xnqwx4_Eoqwx4_AND_3578_o,
      ADR5 => u_CORTEXM0DS_u_logic_Hfqwx4_Ofqwx4_AND_3552_o_0,
      ADR0 => u_CORTEXM0DS_u_logic_Uenwx4_Dgnwx4_AND_4164_o,
      ADR2 => u_CORTEXM0DS_u_logic_Tanwx4_D8vwx4_AND_4142_o_26724,
      O => u_CORTEXM0DS_u_logic_Wn1wx43_28155
    );
  u_CORTEXM0DS_u_logic_I21wx4_SW0 : X_LUT6
    generic map(
      LOC => "SLICE_X32Y110",
      INIT => X"CC88FFAACC88FFAA"
    )
    port map (
      ADR2 => '1',
      ADR4 => u_CORTEXM0DS_u_logic_W6iwx4,
      ADR0 => u_CORTEXM0DS_u_logic_Kgnwx4_C8rwx4_AND_4262_o,
      ADR3 => u_CORTEXM0DS_u_logic_Jbowx4_Qbowx4_AND_3347_o,
      ADR1 => u_CORTEXM0DS_u_logic_Kfowx4_Rfowx4_AND_3355_o,
      ADR5 => '1',
      O => N6
    );
  u_CORTEXM0DS_u_logic_K22wx41 : X_LUT5
    generic map(
      LOC => "SLICE_X32Y110",
      INIT => X"CF00CF00"
    )
    port map (
      ADR2 => u_CORTEXM0DS_u_logic_Pmnwx4,
      ADR4 => '1',
      ADR0 => '1',
      ADR3 => u_CORTEXM0DS_u_logic_Jbowx4_Qbowx4_AND_3347_o,
      ADR1 => u_CORTEXM0DS_u_logic_Kfowx4_Rfowx4_AND_3355_o,
      O => u_CORTEXM0DS_u_logic_K22wx41_20598
    );
  u_CORTEXM0DS_u_logic_Pmnwx41 : X_LUT6
    generic map(
      LOC => "SLICE_X32Y110",
      INIT => X"FFFFFF2000FF0020"
    )
    port map (
      ADR3 => u_CORTEXM0DS_u_logic_R9nwx4,
      ADR4 => u_CORTEXM0DS_u_logic_Jp3wx4,
      ADR0 => u_CORTEXM0DS_u_logic_Aok2z4_25881,
      ADR1 => u_CORTEXM0DS_u_logic_J43wx4,
      ADR2 => u_CORTEXM0DS_u_logic_Sgj2z4_25821,
      ADR5 => u_CORTEXM0DS_u_logic_Wkwwx4_Ay7wx4_AND_4307_o,
      O => u_CORTEXM0DS_u_logic_Pmnwx4
    );
  u_CORTEXM0DS_u_logic_K22wx4611 : X_LUT6
    generic map(
      LOC => "SLICE_X32Y110",
      INIT => X"000B0001000F0005"
    )
    port map (
      ADR5 => u_CORTEXM0DS_u_logic_Npk2z4_25818,
      ADR1 => u_CORTEXM0DS_u_logic_Fij2z4_25819,
      ADR0 => u_CORTEXM0DS_u_logic_R9nwx4,
      ADR4 => u_CORTEXM0DS_u_logic_Cbvwx4,
      ADR2 => u_CORTEXM0DS_u_logic_Imnwx4_26045,
      ADR3 => u_CORTEXM0DS_u_logic_Pmnwx4,
      O => u_CORTEXM0DS_u_logic_K22wx461
    );
  u_CORTEXM0DS_u_logic_Uf1wx4_SW1 : X_LUT6
    generic map(
      LOC => "SLICE_X32Y109",
      INIT => X"FF5DFFFFFF0CFFFF"
    )
    port map (
      ADR5 => u_CORTEXM0DS_u_logic_Xd8wx4,
      ADR0 => u_CORTEXM0DS_u_logic_Ze1wx4,
      ADR1 => u_CORTEXM0DS_u_logic_Pmnwx4,
      ADR3 => N343,
      ADR4 => N20,
      ADR2 => u_CORTEXM0DS_u_logic_Xawwx4_Ebwwx4_AND_4265_o,
      O => N590
    );
  u_CORTEXM0DS_u_logic_Lpv2z4 : X_FF
    generic map(
      LOC => "SLICE_X32Y109",
      INIT => '1'
    )
    port map (
      CE => u_CORTEXM0DS_u_logic_Vfyvx4,
      CLK => NlwBufferSignal_u_CORTEXM0DS_u_logic_Lpv2z4_CLK,
      I => u_CORTEXM0DS_u_logic_Qd1wx4_26269,
      O => u_CORTEXM0DS_u_logic_Lpv2z4_27518,
      SET => u_CORTEXM0DS_u_logic_hreset_n_inv,
      RST => GND
    );
  u_CORTEXM0DS_u_logic_Qd1wx4 : X_LUT6
    generic map(
      LOC => "SLICE_X32Y109",
      INIT => X"FFDDFFCCFFDFFFCF"
    )
    port map (
      ADR0 => u_CORTEXM0DS_u_logic_Omcwx4_Vmcwx4_AND_2244_o,
      ADR2 => u_CORTEXM0DS_u_logic_Tanwx4_D8vwx4_AND_4142_o_26724,
      ADR4 => u_CORTEXM0DS_u_logic_Pri3z4_13_0,
      ADR3 => N590,
      ADR5 => u_CORTEXM0DS_u_logic_Vovwx4_Cpvwx4_AND_4203_o,
      ADR1 => u_CORTEXM0DS_u_logic_B8nwx4_Havwx4_AND_4151_o_26267,
      O => u_CORTEXM0DS_u_logic_Qd1wx4_26269
    );
  u_CORTEXM0DS_u_logic_Imnwx4 : X_LUT6
    generic map(
      LOC => "SLICE_X32Y109",
      INIT => X"F0F00088F0F0AA88"
    )
    port map (
      ADR4 => u_CORTEXM0DS_u_logic_R9nwx4,
      ADR0 => u_CORTEXM0DS_u_logic_Wxp2z4_27554,
      ADR1 => u_CORTEXM0DS_u_logic_Fij2z4_25819,
      ADR3 => u_CORTEXM0DS_u_logic_Aok2z4_25881,
      ADR5 => u_CORTEXM0DS_u_logic_Lstwx41,
      ADR2 => u_CORTEXM0DS_u_logic_Mq7wx4,
      O => u_CORTEXM0DS_u_logic_Imnwx4_26045
    );
  u_CORTEXM0DS_u_logic_Uf1wx4_SW0 : X_LUT6
    generic map(
      LOC => "SLICE_X32Y109",
      INIT => X"FF0FFF0FDD0D1101"
    )
    port map (
      ADR3 => u_CORTEXM0DS_u_logic_E4wwx4_L4wwx4_AND_4238_o_27038,
      ADR4 => u_CORTEXM0DS_u_logic_Cbvwx4,
      ADR1 => u_CORTEXM0DS_u_logic_R9nwx4,
      ADR0 => u_CORTEXM0DS_u_logic_X77wx4,
      ADR5 => u_CORTEXM0DS_u_logic_Xivwx4_Ejvwx4_AND_4181_o_27553,
      ADR2 => u_CORTEXM0DS_u_logic_Imnwx4_26045,
      O => N20
    );
  u_CORTEXM0DS_u_logic_I5xwx4_P5xwx4_AND_4367_o4_u_CORTEXM0DS_u_logic_I5xwx4_P5xwx4_AND_4367_o4_CMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => u_CORTEXM0DS_u_logic_D3uvx4_pack_5,
      O => u_CORTEXM0DS_u_logic_D3uvx4
    );
  u_CORTEXM0DS_u_logic_I5xwx4_P5xwx4_AND_4367_o3 : X_LUT6
    generic map(
      LOC => "SLICE_X32Y95",
      INIT => X"FFFFFFFF5F004C4C"
    )
    port map (
      ADR2 => u_CORTEXM0DS_u_logic_Uqi2z4_27591,
      ADR4 => u_CORTEXM0DS_u_logic_J6i2z4_26161,
      ADR0 => u_CORTEXM0DS_u_logic_D3uvx4,
      ADR1 => u_CORTEXM0DS_u_logic_I5xwx4_P5xwx4_AND_4367_o3_27623,
      ADR3 => u_CORTEXM0DS_u_logic_I5xwx4_P5xwx4_AND_4367_o1_27627,
      ADR5 => u_CORTEXM0DS_u_logic_K1owx4_R1owx4_AND_3319_o4,
      O => u_CORTEXM0DS_u_logic_I5xwx4_P5xwx4_AND_4367_o4_27625
    );
  u_CORTEXM0DS_u_logic_P2uvx41 : X_LUT6
    generic map(
      LOC => "SLICE_X32Y95",
      INIT => X"0002000000020000"
    )
    port map (
      ADR4 => u_CORTEXM0DS_u_logic_J6i2z4_26161,
      ADR2 => u_CORTEXM0DS_u_logic_Lz93z4_26157,
      ADR0 => u_CORTEXM0DS_u_logic_Kop2z4_26162,
      ADR3 => u_CORTEXM0DS_u_logic_Mjl2z4_26160,
      ADR1 => u_CORTEXM0DS_u_logic_Ffs2z4_26159,
      ADR5 => '1',
      O => u_CORTEXM0DS_u_logic_P2uvx4
    );
  u_CORTEXM0DS_u_logic_D3uvx41 : X_LUT5
    generic map(
      LOC => "SLICE_X32Y95",
      INIT => X"00000080"
    )
    port map (
      ADR4 => u_CORTEXM0DS_u_logic_J6i2z4_26161,
      ADR2 => u_CORTEXM0DS_u_logic_Lz93z4_26157,
      ADR0 => u_CORTEXM0DS_u_logic_Kop2z4_26162,
      ADR3 => u_CORTEXM0DS_u_logic_Mjl2z4_26160,
      ADR1 => u_CORTEXM0DS_u_logic_Ffs2z4_26159,
      O => u_CORTEXM0DS_u_logic_D3uvx4_pack_5
    );
  u_CORTEXM0DS_u_logic_Zbpwx4_Gcpwx4_AND_3447_o3 : X_LUT6
    generic map(
      LOC => "SLICE_X32Y95",
      INIT => X"000030F030F030F0"
    )
    port map (
      ADR0 => '1',
      ADR1 => u_CORTEXM0DS_u_logic_B1a3z4_26215,
      ADR3 => u_CORTEXM0DS_u_logic_P2uvx4,
      ADR2 => u_CORTEXM0DS_u_logic_X3pwx4,
      ADR4 => u_CORTEXM0DS_u_logic_Aqp2z4_26195,
      ADR5 => u_CORTEXM0DS_u_logic_D3uvx4,
      O => u_CORTEXM0DS_u_logic_Zbpwx4_Gcpwx4_AND_3447_o3_27827
    );
  u_CORTEXM0DS_u_logic_Fsxwx4_Msxwx4_AND_4433_o2 : X_LUT6
    generic map(
      LOC => "SLICE_X32Y95",
      INIT => X"153F0000153F153F"
    )
    port map (
      ADR4 => u_CORTEXM0DS_u_logic_Wfuwx4,
      ADR5 => u_CORTEXM0DS_u_logic_Ywi2z4_25901,
      ADR2 => u_CORTEXM0DS_u_logic_Qrp2z4_26196,
      ADR1 => u_CORTEXM0DS_u_logic_D3uvx4,
      ADR3 => u_CORTEXM0DS_u_logic_P2a3z4_26217,
      ADR0 => u_CORTEXM0DS_u_logic_P2uvx4,
      O => u_CORTEXM0DS_u_logic_Fsxwx4_Msxwx4_AND_4433_o2_27758
    );
  u_CORTEXM0DS_u_logic_Ara3z4 : X_FF
    generic map(
      LOC => "SLICE_X32Y96",
      INIT => '1'
    )
    port map (
      CE => VCC,
      CLK => NlwBufferSignal_u_CORTEXM0DS_u_logic_Ara3z4_CLK,
      I => u_CORTEXM0DS_u_logic_Dpmvx4,
      O => u_CORTEXM0DS_u_logic_Ara3z4_26622,
      SET => u_CORTEXM0DS_u_logic_hreset_n_inv,
      RST => GND
    );
  u_CORTEXM0DS_u_logic_Dpmvx41 : X_LUT6
    generic map(
      LOC => "SLICE_X32Y96",
      INIT => X"AEFF0CFFAEAE0C0C"
    )
    port map (
      ADR0 => u_CORTEXM0DS_u_logic_Iwh2z4_15_0,
      ADR4 => u_CORTEXM0DS_u_logic_X7tvx4,
      ADR3 => u_CORTEXM0DS_u_logic_F2hvx4_Txtvx4_OR_101_o,
      ADR5 => u_CORTEXM0DS_u_logic_Ara3z4_26622,
      ADR2 => u_CORTEXM0DS_u_logic_Aytvx4_Mxtvx4_OR_98_o,
      ADR1 => u_CORTEXM0DS_u_logic_D4a3z4_26406,
      O => u_CORTEXM0DS_u_logic_Dpmvx4
    );
  u_CORTEXM0DS_u_logic_K1owx4_R1owx4_AND_3319_o5 : X_LUT6
    generic map(
      LOC => "SLICE_X32Y96",
      INIT => X"0000000000000015"
    )
    port map (
      ADR5 => u_CORTEXM0DS_u_logic_Z4wwx4,
      ADR0 => u_CORTEXM0DS_u_logic_Gdo2z4_28135,
      ADR3 => u_CORTEXM0DS_u_logic_A6tvx4,
      ADR4 => u_CORTEXM0DS_u_logic_B7owx4,
      ADR2 => u_CORTEXM0DS_u_logic_Japwx4,
      ADR1 => u_CORTEXM0DS_u_logic_Xeo2z4_26623,
      O => u_CORTEXM0DS_u_logic_K1owx4_R1owx4_AND_3319_o5_28698
    );
  u_CORTEXM0DS_u_logic_Xeo2z4 : X_FF
    generic map(
      LOC => "SLICE_X32Y96",
      INIT => '1'
    )
    port map (
      CE => VCC,
      CLK => NlwBufferSignal_u_CORTEXM0DS_u_logic_Xeo2z4_CLK,
      I => u_CORTEXM0DS_u_logic_Womvx4,
      O => u_CORTEXM0DS_u_logic_Xeo2z4_26623,
      SET => u_CORTEXM0DS_u_logic_hreset_n_inv,
      RST => GND
    );
  u_CORTEXM0DS_u_logic_Womvx41 : X_LUT6
    generic map(
      LOC => "SLICE_X32Y96",
      INIT => X"FF737373FF505050"
    )
    port map (
      ADR4 => u_CORTEXM0DS_u_logic_Iwh2z4_16_0,
      ADR3 => u_CORTEXM0DS_u_logic_X7tvx4,
      ADR1 => u_CORTEXM0DS_u_logic_F2hvx4_Txtvx4_OR_101_o,
      ADR5 => u_CORTEXM0DS_u_logic_Xeo2z4_26623,
      ADR0 => u_CORTEXM0DS_u_logic_Aytvx4_Mxtvx4_OR_98_o,
      ADR2 => u_CORTEXM0DS_u_logic_Gdo2z4_28135,
      O => u_CORTEXM0DS_u_logic_Womvx4
    );
  u_CORTEXM0DS_u_logic_X9n2z4_u_CORTEXM0DS_u_logic_X9n2z4_DMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => N1688,
      O => N1688_0
    );
  u_CORTEXM0DS_u_logic_X9n2z4_u_CORTEXM0DS_u_logic_X9n2z4_BMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => HWDATA(6),
      O => HWDATA_6_0
    );
  u_CORTEXM0DS_u_logic_E4pwx4_L4pwx4_OR_793_o_SW2 : X_LUT6
    generic map(
      LOC => "SLICE_X32Y98",
      INIT => X"FFCCFFC9FFCCFFC9"
    )
    port map (
      ADR1 => u_CORTEXM0DS_u_logic_Lbn2z4_27666,
      ADR4 => u_CORTEXM0DS_u_logic_S4pwx4,
      ADR2 => u_CORTEXM0DS_u_logic_Ywi2z4_25901,
      ADR0 => u_CORTEXM0DS_u_logic_U7w2z4_25900,
      ADR3 => u_CORTEXM0DS_u_logic_F0y2z4_28580,
      ADR5 => '1',
      O => N1208
    );
  u_CORTEXM0DS_u_logic_E4pwx4_L4pwx4_OR_793_o_SW1_SW1 : X_LUT5
    generic map(
      LOC => "SLICE_X32Y98",
      INIT => X"FFCCFFCC"
    )
    port map (
      ADR1 => u_CORTEXM0DS_u_logic_Lbn2z4_27666,
      ADR0 => '1',
      ADR2 => '1',
      ADR4 => '1',
      ADR3 => u_CORTEXM0DS_u_logic_F0y2z4_28580,
      O => N1688
    );
  u_CORTEXM0DS_u_logic_S4pwx41 : X_LUT6
    generic map(
      LOC => "SLICE_X32Y98",
      INIT => X"F3FF000071FF0000"
    )
    port map (
      ADR4 => u_CORTEXM0DS_u_logic_Uyv2z4_27226,
      ADR3 => u_CORTEXM0DS_u_logic_Wbk2z4_26232,
      ADR1 => u_CORTEXM0DS_u_logic_P2a3z4_26217,
      ADR2 => u_CORTEXM0DS_u_logic_Uqi2z4_27591,
      ADR5 => u_CORTEXM0DS_u_logic_X9n2z4_27204,
      ADR0 => u_CORTEXM0DS_u_logic_B1a3z4_26215,
      O => u_CORTEXM0DS_u_logic_S4pwx4
    );
  u_CORTEXM0DS_u_logic_X9n2z4 : X_FF
    generic map(
      LOC => "SLICE_X32Y98",
      INIT => '0'
    )
    port map (
      CE => u_CORTEXM0DS_u_logic_W2uvx4,
      CLK => NlwBufferSignal_u_CORTEXM0DS_u_logic_X9n2z4_CLK,
      I => HWDATA(22),
      O => u_CORTEXM0DS_u_logic_X9n2z4_27204,
      RST => u_CORTEXM0DS_u_logic_hreset_n_inv,
      SET => GND
    );
  u_CORTEXM0DS_u_logic_Mmux_hwdata_o_22_11 : X_LUT6
    generic map(
      LOC => "SLICE_X32Y98",
      INIT => X"31313B3B31313B3B"
    )
    port map (
      ADR3 => '1',
      ADR1 => u_CORTEXM0DS_u_logic_Uvzvx4,
      ADR2 => u_CORTEXM0DS_u_logic_Qr42z4_27355,
      ADR0 => u_CORTEXM0DS_u_logic_Y9t2z4_26894,
      ADR4 => u_CORTEXM0DS_u_logic_Wa0wx4,
      ADR5 => '1',
      O => HWDATA(22)
    );
  u_CORTEXM0DS_u_logic_hwdata_o_6_1 : X_LUT5
    generic map(
      LOC => "SLICE_X32Y98",
      INIT => X"22222222"
    )
    port map (
      ADR3 => '1',
      ADR1 => u_CORTEXM0DS_u_logic_Uvzvx4,
      ADR2 => '1',
      ADR0 => u_CORTEXM0DS_u_logic_Y9t2z4_26894,
      ADR4 => '1',
      O => HWDATA(6)
    );
  u_CORTEXM0DS_u_logic_Mmux_H3ivx413 : X_LUT6
    generic map(
      LOC => "SLICE_X32Y98",
      INIT => X"FFFFFFFFFFFF02F7"
    )
    port map (
      ADR3 => u_CORTEXM0DS_u_logic_N142z4_U142z4_AND_5606_o,
      ADR2 => u_CORTEXM0DS_u_logic_Qr42z4_27355,
      ADR0 => u_CORTEXM0DS_u_logic_Y9t2z4_26894,
      ADR5 => u_CORTEXM0DS_u_logic_Cztvx4_26699,
      ADR1 => u_CORTEXM0DS_u_logic_Yw0wx4,
      ADR4 => HWDATA(22),
      O => u_CORTEXM0DS_u_logic_Mmux_H3ivx413_27713
    );
  u_CORTEXM0DS_u_logic_Rnuwx4_Ynuwx4_AND_4069_o_SW0 : X_LUT6
    generic map(
      LOC => "SLICE_X32Y108",
      INIT => X"2000200000002000"
    )
    port map (
      ADR0 => u_CORTEXM0DS_u_logic_Vssvx4,
      ADR3 => u_CORTEXM0DS_u_logic_Wai2z4_25867,
      ADR2 => ahbmi_hrdata_5_IBUF_0,
      ADR1 => u_CORTEXM0DS_u_logic_Ffs2z4_26159,
      ADR5 => u_CORTEXM0DS_u_logic_O5t2z4_25820,
      ADR4 => u_CORTEXM0DS_u_logic_Lstwx42_25870,
      O => N170
    );
  u_CORTEXM0DS_u_logic_Mjl2z4 : X_FF
    generic map(
      LOC => "SLICE_X32Y108",
      INIT => '0'
    )
    port map (
      CE => VCC,
      CLK => NlwBufferSignal_u_CORTEXM0DS_u_logic_Mjl2z4_CLK,
      I => u_CORTEXM0DS_u_logic_Nmnvx4,
      O => u_CORTEXM0DS_u_logic_Mjl2z4_26160,
      RST => u_CORTEXM0DS_u_logic_hreset_n_inv,
      SET => GND
    );
  u_CORTEXM0DS_u_logic_Nmnvx41 : X_LUT6
    generic map(
      LOC => "SLICE_X32Y108",
      INIT => X"FFF0F0F0FFFAFAFA"
    )
    port map (
      ADR1 => '1',
      ADR5 => u_ahb_bridge_u_state_machine_HREADY_0,
      ADR3 => u_CORTEXM0DS_u_logic_S6ovx4,
      ADR0 => u_CORTEXM0DS_u_logic_Mjl2z4_26160,
      ADR4 => u_CORTEXM0DS_u_logic_Z6ovx4,
      ADR2 => u_CORTEXM0DS_u_logic_S6ovx4_Nlovx4_AND_78_o,
      O => u_CORTEXM0DS_u_logic_Nmnvx4
    );
  u_CORTEXM0DS_u_logic_Vssvx41 : X_LUT6
    generic map(
      LOC => "SLICE_X32Y108",
      INIT => X"000000000000000F"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR5 => u_CORTEXM0DS_u_logic_Mjl2z4_26160,
      ADR2 => u_CORTEXM0DS_u_logic_Lz93z4_26157,
      ADR4 => u_CORTEXM0DS_u_logic_Kop2z4_26162,
      ADR3 => u_CORTEXM0DS_u_logic_J6i2z4_26161,
      O => u_CORTEXM0DS_u_logic_Vssvx4
    );
  u_CORTEXM0DS_u_logic_Swpwx4_Zwpwx4_AND_3507_o1 : X_LUT6
    generic map(
      LOC => "SLICE_X32Y108",
      INIT => X"FFFF3FBFFFFFFFFF"
    )
    port map (
      ADR0 => u_CORTEXM0DS_u_logic_Lstwx42_25870,
      ADR3 => u_CORTEXM0DS_u_logic_O5t2z4_25820,
      ADR2 => u_CORTEXM0DS_u_logic_Vssvx4,
      ADR4 => u_CORTEXM0DS_u_logic_Ffs2z4_26159,
      ADR1 => u_CORTEXM0DS_u_logic_Wai2z4_25867,
      ADR5 => ahbmi_hrdata_10_IBUF_0,
      O => u_CORTEXM0DS_u_logic_Swpwx4_Zwpwx4_AND_3507_o1_26815
    );
  N1294_N1294_CMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => N1161,
      O => N1161_0
    );
  N1294_N1294_AMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => N693,
      O => N693_0
    );
  u_CORTEXM0DS_u_logic_E5owx44_SW8 : X_MUX2
    generic map(
      LOC => "SLICE_X32Y100"
    )
    port map (
      IA => N1286,
      IB => N1287,
      O => N1161,
      SEL => u_CORTEXM0DS_u_logic_Ozywx4
    );
  u_CORTEXM0DS_u_logic_E5owx44_SW8_F : X_LUT6
    generic map(
      LOC => "SLICE_X32Y100",
      INIT => X"FBFAFAFAFBFAFAFA"
    )
    port map (
      ADR5 => '1',
      ADR0 => u_CORTEXM0DS_u_logic_U7w2z4_25900,
      ADR2 => u_CORTEXM0DS_u_logic_Ywi2z4_25901,
      ADR1 => u_CORTEXM0DS_u_logic_Hzj2z4_26197,
      ADR4 => u_CORTEXM0DS_u_logic_E5owx43_0,
      ADR3 => u_CORTEXM0DS_u_logic_O6zwx4_Hiuwx4_AND_4562_o,
      O => N1286
    );
  u_CORTEXM0DS_u_logic_E5owx44_SW8_G : X_LUT6
    generic map(
      LOC => "SLICE_X32Y100",
      INIT => X"FFFFF4F4FFFFFCF4"
    )
    port map (
      ADR4 => u_CORTEXM0DS_u_logic_U7w2z4_25900,
      ADR2 => u_CORTEXM0DS_u_logic_Ywi2z4_25901,
      ADR5 => u_CORTEXM0DS_u_logic_Hzj2z4_26197,
      ADR0 => u_CORTEXM0DS_u_logic_Hzywx4,
      ADR1 => u_CORTEXM0DS_u_logic_E5owx43_0,
      ADR3 => u_CORTEXM0DS_u_logic_O6zwx4_Hiuwx4_AND_4562_o,
      O => N1287
    );
  u_CORTEXM0DS_u_logic_E5owx44_SW16_F : X_LUT6
    generic map(
      LOC => "SLICE_X32Y100",
      INIT => X"ABA8AAAAAAAAAAAA"
    )
    port map (
      ADR2 => u_CORTEXM0DS_u_logic_Hzj2z4_26197,
      ADR5 => u_CORTEXM0DS_u_logic_Hzywx4,
      ADR1 => u_CORTEXM0DS_u_logic_E5owx43_0,
      ADR3 => N1004,
      ADR0 => N1003,
      ADR4 => u_CORTEXM0DS_u_logic_O6zwx4_Hiuwx4_AND_4562_o,
      O => N1294
    );
  u_CORTEXM0DS_u_logic_Mmux_Hzywx411 : X_LUT6
    generic map(
      LOC => "SLICE_X32Y100",
      INIT => X"B0B0B8B8B0B0B8B8"
    )
    port map (
      ADR3 => '1',
      ADR0 => u_CORTEXM0DS_u_logic_P2a3z4_26217,
      ADR2 => u_CORTEXM0DS_u_logic_Uqi2z4_27591,
      ADR1 => u_CORTEXM0DS_u_logic_Uyv2z4_27226,
      ADR4 => u_CORTEXM0DS_u_logic_Wbk2z4_26232,
      ADR5 => '1',
      O => u_CORTEXM0DS_u_logic_Hzywx4
    );
  u_CORTEXM0DS_u_logic_E5owx44_SW1 : X_LUT5
    generic map(
      LOC => "SLICE_X32Y100",
      INIT => X"004F0044"
    )
    port map (
      ADR3 => u_CORTEXM0DS_u_logic_U8b2z4_B9b2z4_AND_6575_o,
      ADR0 => u_CORTEXM0DS_u_logic_P2a3z4_26217,
      ADR2 => u_CORTEXM0DS_u_logic_Uqi2z4_27591,
      ADR1 => u_CORTEXM0DS_u_logic_Uyv2z4_27226,
      ADR4 => u_CORTEXM0DS_u_logic_Wbk2z4_26232,
      O => N693
    );
  N1293_N1293_CMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => u_CORTEXM0DS_u_logic_Tauwx4_Abuwx4_AND_4036_o5_20457,
      O => u_CORTEXM0DS_u_logic_Tauwx4_Abuwx4_AND_4036_o5_0
    );
  u_CORTEXM0DS_u_logic_Tauwx4_Abuwx4_AND_4036_o3 : X_MUX2
    generic map(
      LOC => "SLICE_X32Y101"
    )
    port map (
      IA => N1981,
      IB => N1982,
      O => u_CORTEXM0DS_u_logic_Tauwx4_Abuwx4_AND_4036_o5_20457,
      SEL => u_CORTEXM0DS_u_logic_Kzqvx42_26262
    );
  u_CORTEXM0DS_u_logic_Tauwx4_Abuwx4_AND_4036_o3_F : X_LUT6
    generic map(
      LOC => "SLICE_X32Y101",
      INIT => X"CACAFFFFCACA0000"
    )
    port map (
      ADR3 => '1',
      ADR4 => u_CORTEXM0DS_u_logic_E5owx42_26193,
      ADR1 => N1003,
      ADR2 => u_CORTEXM0DS_u_logic_Ozywx4,
      ADR0 => N1294,
      ADR5 => N1170,
      O => N1981
    );
  u_CORTEXM0DS_u_logic_Tauwx4_Abuwx4_AND_4036_o3_G : X_LUT6
    generic map(
      LOC => "SLICE_X32Y101",
      INIT => X"FAFC0AFCFA0C0A0C"
    )
    port map (
      ADR3 => u_CORTEXM0DS_u_logic_E5owx42_26193,
      ADR2 => u_CORTEXM0DS_u_logic_Ozywx4,
      ADR0 => N1296,
      ADR4 => N1003,
      ADR5 => N1293,
      ADR1 => N1292,
      O => N1982
    );
  u_CORTEXM0DS_u_logic_E5owx44_SW15_G : X_LUT6
    generic map(
      LOC => "SLICE_X32Y101",
      INIT => X"DCFCDCDC8C0C8C8C"
    )
    port map (
      ADR3 => u_CORTEXM0DS_u_logic_Hzj2z4_26197,
      ADR0 => u_CORTEXM0DS_u_logic_Hzywx4,
      ADR2 => u_CORTEXM0DS_u_logic_E5owx43_0,
      ADR1 => N1004,
      ADR5 => N1003,
      ADR4 => u_CORTEXM0DS_u_logic_O6zwx4_Hiuwx4_AND_4562_o,
      O => N1293
    );
  u_CORTEXM0DS_u_logic_E5owx44_SW17_F : X_LUT6
    generic map(
      LOC => "SLICE_X32Y101",
      INIT => X"FF8CFFCC73003300"
    )
    port map (
      ADR0 => u_CORTEXM0DS_u_logic_Hzj2z4_26197,
      ADR1 => u_CORTEXM0DS_u_logic_Hzywx4,
      ADR2 => u_CORTEXM0DS_u_logic_E5owx43_0,
      ADR5 => N1004,
      ADR3 => N1003,
      ADR4 => u_CORTEXM0DS_u_logic_O6zwx4_Hiuwx4_AND_4562_o,
      O => N1296
    );
  u_CORTEXM0DS_u_logic_E5owx44_SW20_F : X_LUT6
    generic map(
      LOC => "SLICE_X32Y103",
      INIT => X"F0F0E4F0F0F0F0F0"
    )
    port map (
      ADR0 => u_CORTEXM0DS_u_logic_Hzj2z4_26197,
      ADR5 => u_CORTEXM0DS_u_logic_Hzywx4,
      ADR4 => u_CORTEXM0DS_u_logic_E5owx43_0,
      ADR1 => N1007,
      ADR2 => N1006,
      ADR3 => u_CORTEXM0DS_u_logic_O6zwx4_Hiuwx4_AND_4562_o,
      O => N1300
    );
  u_CORTEXM0DS_u_logic_E5owx44_SW18 : X_LUT6
    generic map(
      LOC => "SLICE_X32Y103",
      INIT => X"AAAAAAAAAAAAB8AA"
    )
    port map (
      ADR4 => u_CORTEXM0DS_u_logic_Wbk2z4_26232,
      ADR5 => u_CORTEXM0DS_u_logic_Hzj2z4_26197,
      ADR1 => u_CORTEXM0DS_u_logic_S4pwx4,
      ADR2 => N1007,
      ADR0 => N1006,
      ADR3 => u_CORTEXM0DS_u_logic_O6zwx4_Hiuwx4_AND_4562_o,
      O => N1175
    );
  u_CORTEXM0DS_u_logic_E5owx44_SW19_F : X_LUT6
    generic map(
      LOC => "SLICE_X32Y103",
      INIT => X"DDCCCCCC88CCCCCC"
    )
    port map (
      ADR2 => '1',
      ADR0 => u_CORTEXM0DS_u_logic_Hzj2z4_26197,
      ADR3 => u_CORTEXM0DS_u_logic_E5owx43_0,
      ADR1 => N1007,
      ADR5 => N1006,
      ADR4 => u_CORTEXM0DS_u_logic_O6zwx4_Hiuwx4_AND_4562_o,
      O => N1298
    );
  u_CORTEXM0DS_u_logic_Kzqvx43_SW1_SW0 : X_LUT6
    generic map(
      LOC => "SLICE_X32Y103",
      INIT => X"FF080000FF000000"
    )
    port map (
      ADR1 => u_CORTEXM0DS_u_logic_Tauwx4_Abuwx4_AND_4036_o1_25894,
      ADR5 => u_CORTEXM0DS_u_logic_Tauwx4_Abuwx4_AND_4036_o52,
      ADR2 => u_CORTEXM0DS_u_logic_M5tvx4,
      ADR0 => u_CORTEXM0DS_u_logic_Wfuwx4,
      ADR3 => u_CORTEXM0DS_u_logic_K1owx4_R1owx4_AND_3319_o4,
      ADR4 => u_CORTEXM0DS_u_logic_Tauwx4_Abuwx4_AND_4036_o4_25898,
      O => N1006
    );
  N1299_N1299_CMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => u_CORTEXM0DS_u_logic_Tauwx4_Abuwx4_AND_4036_o7,
      O => u_CORTEXM0DS_u_logic_Tauwx4_Abuwx4_AND_4036_o7_0
    );
  u_CORTEXM0DS_u_logic_Tauwx4_Abuwx4_AND_4036_o5 : X_MUX2
    generic map(
      LOC => "SLICE_X32Y104"
    )
    port map (
      IA => N1977,
      IB => N1978,
      O => u_CORTEXM0DS_u_logic_Tauwx4_Abuwx4_AND_4036_o7,
      SEL => u_CORTEXM0DS_u_logic_Kzqvx42_26262
    );
  u_CORTEXM0DS_u_logic_Tauwx4_Abuwx4_AND_4036_o5_F : X_LUT6
    generic map(
      LOC => "SLICE_X32Y104",
      INIT => X"DFDF8A8AD5D58080"
    )
    port map (
      ADR3 => '1',
      ADR0 => u_CORTEXM0DS_u_logic_E5owx42_26193,
      ADR1 => N1006,
      ADR2 => u_CORTEXM0DS_u_logic_Ozywx4,
      ADR5 => N1300,
      ADR4 => N1175,
      O => N1977
    );
  u_CORTEXM0DS_u_logic_Tauwx4_Abuwx4_AND_4036_o5_G : X_LUT6
    generic map(
      LOC => "SLICE_X32Y104",
      INIT => X"EFEA4F4AE5E04540"
    )
    port map (
      ADR2 => u_CORTEXM0DS_u_logic_E5owx42_26193,
      ADR0 => u_CORTEXM0DS_u_logic_Ozywx4,
      ADR1 => N1302,
      ADR4 => N1006,
      ADR5 => N1299,
      ADR3 => N1298,
      O => N1978
    );
  u_CORTEXM0DS_u_logic_E5owx44_SW19_G : X_LUT6
    generic map(
      LOC => "SLICE_X32Y104",
      INIT => X"FDF520A0FFF500A0"
    )
    port map (
      ADR1 => u_CORTEXM0DS_u_logic_Hzj2z4_26197,
      ADR3 => u_CORTEXM0DS_u_logic_Hzywx4,
      ADR0 => u_CORTEXM0DS_u_logic_E5owx43_0,
      ADR4 => N1007,
      ADR2 => N1006,
      ADR5 => u_CORTEXM0DS_u_logic_O6zwx4_Hiuwx4_AND_4562_o,
      O => N1299
    );
  u_CORTEXM0DS_u_logic_E5owx44_SW21_F : X_LUT6
    generic map(
      LOC => "SLICE_X32Y104",
      INIT => X"CEC4FF00CCCCFF00"
    )
    port map (
      ADR2 => u_CORTEXM0DS_u_logic_Hzj2z4_26197,
      ADR4 => u_CORTEXM0DS_u_logic_Hzywx4,
      ADR0 => u_CORTEXM0DS_u_logic_E5owx43_0,
      ADR1 => N1007,
      ADR3 => N1006,
      ADR5 => u_CORTEXM0DS_u_logic_O6zwx4_Hiuwx4_AND_4562_o,
      O => N1302
    );
  u_CORTEXM0DS_u_logic_Q6l2z4_u_CORTEXM0DS_u_logic_Q6l2z4_CMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => u_CORTEXM0DS_u_logic_Aeywx4_L9hvx4_AND_4487_o_pack_5,
      O => u_CORTEXM0DS_u_logic_Aeywx4_L9hvx4_AND_4487_o
    );
  u_CORTEXM0DS_u_logic_I5xwx4_P5xwx4_AND_4367_o2 : X_LUT6
    generic map(
      LOC => "SLICE_X33Y93",
      INIT => X"000055555F5F5F5F"
    )
    port map (
      ADR3 => '1',
      ADR1 => '1',
      ADR0 => u_CORTEXM0DS_u_logic_Svs2z4_27616,
      ADR5 => u_CORTEXM0DS_u_logic_Vfd3z4_26442,
      ADR4 => u_CORTEXM0DS_u_logic_Egywx4_B5hvx4_AND_4492_o,
      ADR2 => u_CORTEXM0DS_u_logic_Aeywx4_L9hvx4_AND_4487_o,
      O => u_CORTEXM0DS_u_logic_I5xwx4_P5xwx4_AND_4367_o3_27623
    );
  u_CORTEXM0DS_u_logic_Egywx4_B5hvx4_AND_4492_o1 : X_LUT6
    generic map(
      LOC => "SLICE_X33Y93",
      INIT => X"00A0000000A00000"
    )
    port map (
      ADR1 => '1',
      ADR4 => u_CORTEXM0DS_u_logic_Mjl2z4_26160,
      ADR0 => u_CORTEXM0DS_u_logic_Ffs2z4_26159,
      ADR2 => u_CORTEXM0DS_u_logic_Lz93z4_26157,
      ADR3 => u_CORTEXM0DS_u_logic_Kop2z4_26162,
      ADR5 => '1',
      O => u_CORTEXM0DS_u_logic_Egywx4_B5hvx4_AND_4492_o
    );
  u_CORTEXM0DS_u_logic_Aeywx4_L9hvx4_AND_4487_o1 : X_LUT5
    generic map(
      LOC => "SLICE_X33Y93",
      INIT => X"50000000"
    )
    port map (
      ADR1 => '1',
      ADR4 => u_CORTEXM0DS_u_logic_Mjl2z4_26160,
      ADR0 => u_CORTEXM0DS_u_logic_Ffs2z4_26159,
      ADR2 => u_CORTEXM0DS_u_logic_Lz93z4_26157,
      ADR3 => u_CORTEXM0DS_u_logic_Kop2z4_26162,
      O => u_CORTEXM0DS_u_logic_Aeywx4_L9hvx4_AND_4487_o_pack_5
    );
  u_CORTEXM0DS_u_logic_I5xwx4_P5xwx4_AND_4367_o1 : X_LUT6
    generic map(
      LOC => "SLICE_X33Y93",
      INIT => X"00000FFF0F0F0FFF"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR4 => u_CORTEXM0DS_u_logic_Uls2z4_27340,
      ADR2 => u_CORTEXM0DS_u_logic_Z4l2z4_26657,
      ADR3 => u_CORTEXM0DS_u_logic_Egywx4_B5hvx4_AND_4492_o,
      ADR5 => u_CORTEXM0DS_u_logic_Aeywx4_L9hvx4_AND_4487_o,
      O => u_CORTEXM0DS_u_logic_I5xwx4_P5xwx4_AND_4367_o1_27627
    );
  u_CORTEXM0DS_u_logic_Q6l2z4 : X_FF
    generic map(
      LOC => "SLICE_X33Y93",
      INIT => '0'
    )
    port map (
      CE => u_CORTEXM0DS_u_logic_L0uvx4,
      CLK => NlwBufferSignal_u_CORTEXM0DS_u_logic_Q6l2z4_CLK,
      I => NlwBufferSignal_u_CORTEXM0DS_u_logic_Q6l2z4_IN,
      O => u_CORTEXM0DS_u_logic_Q6l2z4_26935,
      RST => u_CORTEXM0DS_u_logic_hreset_n_inv,
      SET => GND
    );
  u_CORTEXM0DS_u_logic_Hfxwx4_Ofxwx4_AND_4393_o3 : X_LUT6
    generic map(
      LOC => "SLICE_X33Y93",
      INIT => X"335533FFFF55FFFF"
    )
    port map (
      ADR2 => '1',
      ADR3 => u_CORTEXM0DS_u_logic_J6i2z4_26161,
      ADR1 => u_CORTEXM0DS_u_logic_Aeywx4_L9hvx4_AND_4487_o,
      ADR5 => u_CORTEXM0DS_u_logic_Vgs2z4_27185,
      ADR0 => u_CORTEXM0DS_u_logic_Egywx4_B5hvx4_AND_4492_o,
      ADR4 => u_CORTEXM0DS_u_logic_T7d3z4_26582,
      O => u_CORTEXM0DS_u_logic_Hfxwx4_Ofxwx4_AND_4393_o3_28064
    );
  u_CORTEXM0DS_u_logic_Ujpwx4_Bkpwx4_AND_3462_o4 : X_LUT6
    generic map(
      LOC => "SLICE_X33Y92",
      INIT => X"04440CCC05550FFF"
    )
    port map (
      ADR1 => u_CORTEXM0DS_u_logic_E0uvx4,
      ADR5 => u_CORTEXM0DS_u_logic_Gcb3z4_25941,
      ADR3 => u_CORTEXM0DS_u_logic_H6tvx4,
      ADR2 => u_CORTEXM0DS_u_logic_J7b3z4_26668,
      ADR4 => u_CORTEXM0DS_u_logic_F4c3z4_26659,
      ADR0 => u_CORTEXM0DS_u_logic_Ts5wx4,
      O => u_CORTEXM0DS_u_logic_Ujpwx4_Bkpwx4_AND_3462_o4_29704
    );
  u_CORTEXM0DS_u_logic_Ujpwx4_Bkpwx4_AND_3462_o5_SW0 : X_LUT6
    generic map(
      LOC => "SLICE_X33Y92",
      INIT => X"113355FF5F5F5F5F"
    )
    port map (
      ADR0 => u_CORTEXM0DS_u_logic_Egywx4_B5hvx4_AND_4492_o,
      ADR1 => u_CORTEXM0DS_u_logic_Pab3z4_27209,
      ADR4 => u_CORTEXM0DS_u_logic_Aeywx4_L9hvx4_AND_4487_o,
      ADR5 => u_CORTEXM0DS_u_logic_J6i2z4_26161,
      ADR3 => u_CORTEXM0DS_u_logic_Xdb3z4_27210,
      ADR2 => u_CORTEXM0DS_u_logic_J9d3z4_26711,
      O => N1781
    );
  u_CORTEXM0DS_u_logic_Ujpwx4_Bkpwx4_AND_3462_o5 : X_LUT6
    generic map(
      LOC => "SLICE_X33Y92",
      INIT => X"04000C004400CC00"
    )
    port map (
      ADR1 => u_CORTEXM0DS_u_logic_Ujpwx4_Bkpwx4_AND_3462_o4_29704,
      ADR4 => u_CORTEXM0DS_u_logic_M5tvx4,
      ADR0 => u_CORTEXM0DS_u_logic_Jkc3z4_26658,
      ADR2 => u_CORTEXM0DS_u_logic_Z8b3z4_26605,
      ADR5 => u_CORTEXM0DS_u_logic_Japwx4,
      ADR3 => N1781,
      O => u_CORTEXM0DS_u_logic_Ujpwx4_Bkpwx4_AND_3462_o5_29703
    );
  u_CORTEXM0DS_u_logic_J7b3z4 : X_FF
    generic map(
      LOC => "SLICE_X33Y92",
      INIT => '1'
    )
    port map (
      CE => u_CORTEXM0DS_u_logic_C5ovx4,
      CLK => NlwBufferSignal_u_CORTEXM0DS_u_logic_J7b3z4_CLK,
      I => NlwBufferSignal_u_CORTEXM0DS_u_logic_J7b3z4_IN,
      O => u_CORTEXM0DS_u_logic_J7b3z4_26668,
      SET => u_CORTEXM0DS_u_logic_hreset_n_inv,
      RST => GND
    );
  u_CORTEXM0DS_u_logic_Ujpwx4_Bkpwx4_AND_3462_o6 : X_LUT6
    generic map(
      LOC => "SLICE_X33Y92",
      INIT => X"7777077777770077"
    )
    port map (
      ADR1 => u_CORTEXM0DS_u_logic_B7owx4,
      ADR0 => ahbmi_hrdata_30_IBUF_0,
      ADR5 => u_CORTEXM0DS_u_logic_Lstwx42_25870,
      ADR2 => u_CORTEXM0DS_u_logic_O5t2z4_25820,
      ADR3 => u_CORTEXM0DS_u_logic_Wai2z4_25867,
      ADR4 => u_CORTEXM0DS_u_logic_Ujpwx4_Bkpwx4_AND_3462_o5_29703,
      O => u_CORTEXM0DS_u_logic_Ujpwx4_Bkpwx4_AND_3462_o6_27684
    );
  u_CORTEXM0DS_u_logic_Uehvx4_SW0_SW0 : X_LUT6
    generic map(
      LOC => "SLICE_X32Y112",
      INIT => X"CCCC0FAFCCCCCCCC"
    )
    port map (
      ADR5 => u_ahb_bridge_u_state_machine_HREADY_0,
      ADR4 => u_CORTEXM0DS_u_logic_D9c2z4_K9c2z4_AND_6705_o,
      ADR2 => u_CORTEXM0DS_u_logic_Keqvx4_Ync2z4_AND_6755_o,
      ADR3 => u_CORTEXM0DS_u_logic_Kvfwx4_W8c2z4_AND_6701_o,
      ADR0 => u_CORTEXM0DS_u_logic_Pri3z4_12_0,
      ADR1 => u_CORTEXM0DS_u_logic_Gmd3z4_28333,
      O => N363
    );
  u_CORTEXM0DS_u_logic_Gmd3z4 : X_FF
    generic map(
      LOC => "SLICE_X32Y112",
      INIT => '1'
    )
    port map (
      CE => VCC,
      CLK => NlwBufferSignal_u_CORTEXM0DS_u_logic_Gmd3z4_CLK,
      I => u_CORTEXM0DS_u_logic_Uehvx4_20643,
      O => u_CORTEXM0DS_u_logic_Gmd3z4_28333,
      SET => u_CORTEXM0DS_u_logic_hreset_n_inv,
      RST => GND
    );
  u_CORTEXM0DS_u_logic_Uehvx4 : X_LUT6
    generic map(
      LOC => "SLICE_X32Y112",
      INIT => X"FFFFEEFECCFCEEFE"
    )
    port map (
      ADR2 => u_CORTEXM0DS_u_logic_Roh2z4_10_0,
      ADR3 => u_CORTEXM0DS_u_logic_S5pvx4_Qaiwx4_OR_957_o,
      ADR5 => N363,
      ADR1 => u_CORTEXM0DS_u_logic_G6pvx4_Alywx4_AND_4511_o,
      ADR0 => N586,
      ADR4 => u_CORTEXM0DS_u_logic_B8nwx4_Havwx4_AND_4151_o_26267,
      O => u_CORTEXM0DS_u_logic_Uehvx4_20643
    );
  u_CORTEXM0DS_u_logic_Ll1wx42 : X_LUT6
    generic map(
      LOC => "SLICE_X32Y112",
      INIT => X"FF00FFA8A800A8A8"
    )
    port map (
      ADR4 => u_CORTEXM0DS_u_logic_Pmnwx4,
      ADR1 => u_CORTEXM0DS_u_logic_Mitwx4_Titwx4_AND_3934_o,
      ADR2 => u_CORTEXM0DS_u_logic_Tanwx4_D8vwx4_AND_4142_o_26724,
      ADR3 => u_CORTEXM0DS_u_logic_Zltwx4_Gmtwx4_AND_3949_o,
      ADR0 => u_CORTEXM0DS_u_logic_Ll1wx41_29008,
      ADR5 => u_CORTEXM0DS_u_logic_Ll1wx441,
      O => u_CORTEXM0DS_u_logic_Ll1wx42_27040
    );
  u_CORTEXM0DS_u_logic_Ll1wx44_SW1 : X_LUT6
    generic map(
      LOC => "SLICE_X32Y112",
      INIT => X"FF00F2D0FF00F2D0"
    )
    port map (
      ADR5 => '1',
      ADR1 => u_CORTEXM0DS_u_logic_Imnwx4_26045,
      ADR3 => N364,
      ADR2 => N363,
      ADR0 => u_CORTEXM0DS_u_logic_Ll1wx43_27041,
      ADR4 => u_CORTEXM0DS_u_logic_Ll1wx42_27040,
      O => N586
    );
  u_CORTEXM0DS_u_logic_Qfzvx43 : X_LUT6
    generic map(
      LOC => "SLICE_X32Y116",
      INIT => X"FFF0AAA033302020"
    )
    port map (
      ADR1 => u_CORTEXM0DS_u_logic_W6iwx4,
      ADR3 => u_CORTEXM0DS_u_logic_S9rwx4_Z9rwx4_AND_3655_o,
      ADR4 => u_CORTEXM0DS_u_logic_Uenwx4_V7rwx4_AND_3647_o,
      ADR2 => u_CORTEXM0DS_u_logic_Uttwx4_Butwx4_AND_3979_o,
      ADR5 => u_CORTEXM0DS_u_logic_Mitwx4_Titwx4_AND_3934_o,
      ADR0 => u_CORTEXM0DS_u_logic_Zltwx4_Gmtwx4_AND_3949_o,
      O => u_CORTEXM0DS_u_logic_Qfzvx43_26089
    );
  u_CORTEXM0DS_u_logic_Qfzvx41 : X_LUT6
    generic map(
      LOC => "SLICE_X32Y116",
      INIT => X"FC00A800FC00A800"
    )
    port map (
      ADR5 => '1',
      ADR1 => u_CORTEXM0DS_u_logic_S9rwx4_Z9rwx4_AND_3655_o,
      ADR3 => u_CORTEXM0DS_u_logic_Crtwx4_Jrtwx4_AND_3968_o_26079,
      ADR4 => u_CORTEXM0DS_u_logic_Uenwx4_V7rwx4_AND_3647_o,
      ADR2 => u_CORTEXM0DS_u_logic_Uttwx4_Butwx4_AND_3979_o,
      ADR0 => u_CORTEXM0DS_u_logic_Zltwx4_Gmtwx4_AND_3949_o,
      O => u_CORTEXM0DS_u_logic_Qfzvx41_29699
    );
  u_CORTEXM0DS_u_logic_Qfzvx44_SW1 : X_LUT6
    generic map(
      LOC => "SLICE_X32Y116",
      INIT => X"F0F0FFFF80808888"
    )
    port map (
      ADR3 => '1',
      ADR2 => u_CORTEXM0DS_u_logic_Kvfwx4_W8c2z4_AND_6701_o,
      ADR1 => u_CORTEXM0DS_u_logic_Kgnwx4_Lcvwx4_AND_4161_o,
      ADR4 => u_CORTEXM0DS_u_logic_Pri3z4_28_0,
      ADR0 => u_CORTEXM0DS_u_logic_Qfzvx43_26089,
      ADR5 => u_CORTEXM0DS_u_logic_Qfzvx42_26083,
      O => N598
    );
  u_CORTEXM0DS_u_logic_Qfzvx42 : X_LUT6
    generic map(
      LOC => "SLICE_X32Y116",
      INIT => X"AE0EAA0AAA0AAA0A"
    )
    port map (
      ADR2 => u_CORTEXM0DS_u_logic_W6iwx4,
      ADR1 => u_CORTEXM0DS_u_logic_S9rwx4_Z9rwx4_AND_3655_o,
      ADR5 => u_CORTEXM0DS_u_logic_Kgnwx4_Lcvwx4_AND_4161_o,
      ADR3 => u_CORTEXM0DS_u_logic_Mitwx4_Titwx4_AND_3934_o,
      ADR4 => u_CORTEXM0DS_u_logic_Zltwx4_Gmtwx4_AND_3949_o,
      ADR0 => u_CORTEXM0DS_u_logic_Qfzvx41_29699,
      O => u_CORTEXM0DS_u_logic_Qfzvx42_26083
    );
  u_CORTEXM0DS_u_logic_C61wx41 : X_LUT6
    generic map(
      LOC => "SLICE_X32Y111",
      INIT => X"00F300F3F3F3F3F3"
    )
    port map (
      ADR0 => '1',
      ADR4 => '1',
      ADR5 => u_CORTEXM0DS_u_logic_U5q2z4_27051,
      ADR1 => u_CORTEXM0DS_u_logic_O723z4_26424,
      ADR3 => u_CORTEXM0DS_u_logic_Ue9wx4,
      ADR2 => u_CORTEXM0DS_u_logic_Gsc2z4_Nsc2z4_OR_1316_o,
      O => u_CORTEXM0DS_u_logic_C61wx41_28693
    );
  u_CORTEXM0DS_u_logic_O723z4 : X_FF
    generic map(
      LOC => "SLICE_X32Y111",
      INIT => '1'
    )
    port map (
      CE => u_CORTEXM0DS_u_logic_Feyvx4_0,
      CLK => NlwBufferSignal_u_CORTEXM0DS_u_logic_O723z4_CLK,
      I => NlwBufferSignal_u_CORTEXM0DS_u_logic_O723z4_IN,
      O => u_CORTEXM0DS_u_logic_O723z4_26424,
      SET => u_CORTEXM0DS_u_logic_hreset_n_inv,
      RST => GND
    );
  u_CORTEXM0DS_u_logic_Mekvx4_SW0 : X_LUT6
    generic map(
      LOC => "SLICE_X32Y111",
      INIT => X"AE0C00000C0C0000"
    )
    port map (
      ADR4 => u_CORTEXM0DS_u_logic_O5t2z4_25820,
      ADR5 => u_CORTEXM0DS_u_logic_Aok2z4_25881,
      ADR0 => u_CORTEXM0DS_u_logic_Cam2z4_25950,
      ADR3 => u_CORTEXM0DS_u_logic_Ffj2z4_25823,
      ADR1 => u_CORTEXM0DS_u_logic_G7x2z4_27741,
      ADR2 => u_CORTEXM0DS_u_logic_Ark2z4_25827,
      O => N128
    );
  u_CORTEXM0DS_u_logic_Cza2z4_Jza2z4_AND_6554_o1 : X_LUT6
    generic map(
      LOC => "SLICE_X33Y91",
      INIT => X"01031133050F55FF"
    )
    port map (
      ADR1 => u_CORTEXM0DS_u_logic_Xdb3z4_27210,
      ADR2 => u_CORTEXM0DS_u_logic_Fed3z4_27251,
      ADR0 => u_CORTEXM0DS_u_logic_J9d3z4_26711,
      ADR4 => u_CORTEXM0DS_u_logic_Gua2z4,
      ADR3 => u_CORTEXM0DS_u_logic_K9ovx4,
      ADR5 => u_CORTEXM0DS_u_logic_Oxuvx4,
      O => u_CORTEXM0DS_u_logic_Cza2z4_Jza2z4_AND_6554_o1_28850
    );
  u_CORTEXM0DS_u_logic_K9ovx41 : X_LUT6
    generic map(
      LOC => "SLICE_X33Y91",
      INIT => X"0000000000000002"
    )
    port map (
      ADR2 => u_CORTEXM0DS_u_logic_Tdp2z4_25946,
      ADR4 => u_CORTEXM0DS_u_logic_Uaj2z4_25947,
      ADR5 => u_CORTEXM0DS_u_logic_G0w2z4_25948,
      ADR0 => u_CORTEXM0DS_u_logic_Trq2z4_25949,
      ADR3 => u_CORTEXM0DS_u_logic_Cam2z4_25950,
      ADR1 => u_CORTEXM0DS_u_logic_R1w2z4_25951,
      O => u_CORTEXM0DS_u_logic_K9ovx4
    );
  u_CORTEXM0DS_u_logic_L0uvx41 : X_LUT6
    generic map(
      LOC => "SLICE_X33Y90",
      INIT => X"0000800000000000"
    )
    port map (
      ADR3 => u_CORTEXM0DS_u_logic_Mjl2z4_26160,
      ADR4 => u_CORTEXM0DS_u_logic_Kop2z4_26162,
      ADR0 => u_CORTEXM0DS_u_logic_Ffs2z4_26159,
      ADR2 => u_CORTEXM0DS_u_logic_Lz93z4_26157,
      ADR1 => u_CORTEXM0DS_u_logic_K3l2z4_26158,
      ADR5 => u_CORTEXM0DS_u_logic_J6i2z4_26161,
      O => u_CORTEXM0DS_u_logic_L0uvx4
    );
  u_CORTEXM0DS_u_logic_To33z4_u_CORTEXM0DS_u_logic_To33z4_CMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => u_CORTEXM0DS_u_logic_Uenwx4_Lcvwx4_AND_4235_o_pack_5,
      O => u_CORTEXM0DS_u_logic_Uenwx4_Lcvwx4_AND_4235_o
    );
  u_CORTEXM0DS_u_logic_Tauwx4_Abuwx4_AND_4036_o13_SW1 : X_LUT6
    generic map(
      LOC => "SLICE_X32Y113",
      INIT => X"0000CC8000000080"
    )
    port map (
      ADR4 => u_CORTEXM0DS_u_logic_Oldwx4,
      ADR1 => u_CORTEXM0DS_u_logic_L5owx4,
      ADR3 => u_CORTEXM0DS_u_logic_R9nwx4,
      ADR0 => u_CORTEXM0DS_u_logic_Npk2z4_25818,
      ADR2 => u_CORTEXM0DS_u_logic_Fij2z4_25819,
      ADR5 => u_CORTEXM0DS_u_logic_Wkwwx4_Ay7wx4_AND_4307_o,
      O => N1685
    );
  u_CORTEXM0DS_u_logic_Tauwx4_Abuwx4_AND_4036_o13_SW0 : X_LUT6
    generic map(
      LOC => "SLICE_X32Y113",
      INIT => X"CCF0CC00CCF0CC00"
    )
    port map (
      ADR0 => '1',
      ADR3 => u_CORTEXM0DS_u_logic_R9nwx4,
      ADR1 => u_CORTEXM0DS_u_logic_Wkwwx4_Ay7wx4_AND_4307_o,
      ADR4 => u_CORTEXM0DS_u_logic_Npk2z4_25818,
      ADR2 => u_CORTEXM0DS_u_logic_Fij2z4_25819,
      ADR5 => '1',
      O => N1684
    );
  u_CORTEXM0DS_u_logic_Uenwx4_Lcvwx4_AND_4235_o1 : X_LUT5
    generic map(
      LOC => "SLICE_X32Y113",
      INIT => X"330F33FF"
    )
    port map (
      ADR0 => '1',
      ADR3 => u_CORTEXM0DS_u_logic_R9nwx4,
      ADR1 => u_CORTEXM0DS_u_logic_Wkwwx4_Ay7wx4_AND_4307_o,
      ADR4 => u_CORTEXM0DS_u_logic_Npk2z4_25818,
      ADR2 => u_CORTEXM0DS_u_logic_Fij2z4_25819,
      O => u_CORTEXM0DS_u_logic_Uenwx4_Lcvwx4_AND_4235_o_pack_5
    );
  u_CORTEXM0DS_u_logic_K0pwx4_R0pwx4_AND_3424_o6_SW0 : X_LUT6
    generic map(
      LOC => "SLICE_X32Y113",
      INIT => X"FFFFFFFFCCCC8800"
    )
    port map (
      ADR2 => '1',
      ADR1 => u_CORTEXM0DS_u_logic_K0pwx4_R0pwx4_AND_3424_o1_26828,
      ADR0 => u_CORTEXM0DS_u_logic_K0pwx4_R0pwx4_AND_3424_o5_26829,
      ADR3 => u_CORTEXM0DS_u_logic_Wfuwx4,
      ADR4 => u_CORTEXM0DS_u_logic_K1owx4_R1owx4_AND_3319_o4,
      ADR5 => u_CORTEXM0DS_u_logic_Uenwx4_Lcvwx4_AND_4235_o,
      O => N920
    );
  u_CORTEXM0DS_u_logic_To33z4 : X_FF
    generic map(
      LOC => "SLICE_X32Y113",
      INIT => '1'
    )
    port map (
      CE => u_CORTEXM0DS_u_logic_Ydyvx4_0,
      CLK => NlwBufferSignal_u_CORTEXM0DS_u_logic_To33z4_CLK,
      I => NlwBufferSignal_u_CORTEXM0DS_u_logic_To33z4_IN,
      O => u_CORTEXM0DS_u_logic_To33z4_27378,
      SET => u_CORTEXM0DS_u_logic_hreset_n_inv,
      RST => GND
    );
  u_CORTEXM0DS_u_logic_Ia0wx41_SW7_SW0 : X_LUT6
    generic map(
      LOC => "SLICE_X32Y113",
      INIT => X"FF55FF0FFF55FF1D"
    )
    port map (
      ADR4 => u_CORTEXM0DS_u_logic_B7owx4,
      ADR2 => N1685,
      ADR5 => u_CORTEXM0DS_u_logic_Tauwx4_Abuwx4_AND_4036_o7_0,
      ADR1 => u_CORTEXM0DS_u_logic_Tauwx4_Abuwx4_AND_4036_o13_0,
      ADR0 => N1684,
      ADR3 => u_CORTEXM0DS_u_logic_Tauwx4_Abuwx4_AND_4036_o5_0,
      O => N1435
    );
  u_CORTEXM0DS_u_logic_A8h3z4 : X_FF
    generic map(
      LOC => "SLICE_X32Y125",
      INIT => '1'
    )
    port map (
      CE => u_CORTEXM0DS_u_logic_Teyvx4,
      CLK => NlwBufferSignal_u_CORTEXM0DS_u_logic_A8h3z4_CLK,
      I => NlwBufferSignal_u_CORTEXM0DS_u_logic_A8h3z4_IN,
      O => u_CORTEXM0DS_u_logic_A8h3z4_26425,
      SET => u_CORTEXM0DS_u_logic_hreset_n_inv,
      RST => GND
    );
  u_CORTEXM0DS_u_logic_B9g3z4_u_CORTEXM0DS_u_logic_B9g3z4_DMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => u_CORTEXM0DS_u_logic_Ldhvx42_pack_6,
      O => u_CORTEXM0DS_u_logic_Ldhvx42_29701
    );
  u_CORTEXM0DS_u_logic_Kvfwx41 : X_LUT6
    generic map(
      LOC => "SLICE_X32Y126",
      INIT => X"F7F7F7F7F7F7F7F7"
    )
    port map (
      ADR4 => '1',
      ADR3 => '1',
      ADR2 => u_CORTEXM0DS_u_logic_Tki2z4_25989,
      ADR1 => u_CORTEXM0DS_u_logic_Npk2z4_25818,
      ADR0 => u_CORTEXM0DS_u_logic_Nsk2z4_25994,
      ADR5 => '1',
      O => u_CORTEXM0DS_u_logic_Kvfwx4
    );
  u_CORTEXM0DS_u_logic_Ldhvx42 : X_LUT5
    generic map(
      LOC => "SLICE_X32Y126",
      INIT => X"08000C00"
    )
    port map (
      ADR3 => u_CORTEXM0DS_u_logic_Pri3z4_21_0,
      ADR4 => u_CORTEXM0DS_u_logic_Aok2z4_25881,
      ADR2 => u_CORTEXM0DS_u_logic_Tki2z4_25989,
      ADR1 => u_CORTEXM0DS_u_logic_Npk2z4_25818,
      ADR0 => u_CORTEXM0DS_u_logic_Nsk2z4_25994,
      O => u_CORTEXM0DS_u_logic_Ldhvx42_pack_6
    );
  u_CORTEXM0DS_u_logic_Ldhvx41 : X_LUT6
    generic map(
      LOC => "SLICE_X32Y126",
      INIT => X"FFACFF0CFF0CFF0C"
    )
    port map (
      ADR1 => u_CORTEXM0DS_u_logic_B9g3z4_28349,
      ADR0 => u_CORTEXM0DS_u_logic_Roh2z4_19_0,
      ADR5 => u_CORTEXM0DS_u_logic_Kvfwx4_W8c2z4_AND_6701_o,
      ADR4 => u_CORTEXM0DS_u_logic_Keqvx4_Ync2z4_AND_6755_o,
      ADR2 => u_CORTEXM0DS_u_logic_G6pvx4,
      ADR3 => u_CORTEXM0DS_u_logic_G6pvx4_Alywx4_AND_4511_o,
      O => u_CORTEXM0DS_u_logic_Ldhvx41_29702
    );
  u_CORTEXM0DS_u_logic_B9g3z4 : X_FF
    generic map(
      LOC => "SLICE_X32Y126",
      INIT => '1'
    )
    port map (
      CE => VCC,
      CLK => NlwBufferSignal_u_CORTEXM0DS_u_logic_B9g3z4_CLK,
      I => u_CORTEXM0DS_u_logic_Ldhvx4,
      O => u_CORTEXM0DS_u_logic_B9g3z4_28349,
      SET => u_CORTEXM0DS_u_logic_hreset_n_inv,
      RST => GND
    );
  u_CORTEXM0DS_u_logic_Ldhvx43 : X_LUT6
    generic map(
      LOC => "SLICE_X32Y126",
      INIT => X"FF8CFF8CFF88FF8C"
    )
    port map (
      ADR2 => u_CORTEXM0DS_u_logic_Keqvx4_Ync2z4_AND_6755_o,
      ADR1 => u_CORTEXM0DS_u_logic_G6pvx4,
      ADR0 => u_CORTEXM0DS_u_logic_Ldhvx42_29701,
      ADR3 => u_CORTEXM0DS_u_logic_Ldhvx41_29702,
      ADR4 => u_CORTEXM0DS_u_logic_Tj0wx4_28703,
      ADR5 => u_CORTEXM0DS_u_logic_Ziwwx4_Gjwwx4_AND_4301_o,
      O => u_CORTEXM0DS_u_logic_Ldhvx4
    );
  u_CORTEXM0DS_u_logic_Ziwwx4_Gjwwx4_AND_4301_o3 : X_LUT6
    generic map(
      LOC => "SLICE_X32Y126",
      INIT => X"CCCCCCCC0000000C"
    )
    port map (
      ADR0 => '1',
      ADR5 => u_CORTEXM0DS_u_logic_U2ewx4,
      ADR1 => u_CORTEXM0DS_u_logic_Ziwwx4_Gjwwx4_AND_4301_o2_26018,
      ADR4 => u_CORTEXM0DS_u_logic_Uqwwx4_Brwwx4_AND_4324_o4_26021,
      ADR2 => u_CORTEXM0DS_u_logic_Uqwwx4_Brwwx4_AND_4324_o7_26020,
      ADR3 => u_CORTEXM0DS_u_logic_Uqwwx4_Brwwx4_AND_4324_o10_26019,
      O => u_CORTEXM0DS_u_logic_Ziwwx4_Gjwwx4_AND_4301_o
    );
  u_CORTEXM0DS_u_logic_Z8s2z4 : X_FF
    generic map(
      LOC => "SLICE_X32Y114",
      INIT => '1'
    )
    port map (
      CE => u_CORTEXM0DS_u_logic_Ofyvx4,
      CLK => NlwBufferSignal_u_CORTEXM0DS_u_logic_Z8s2z4_CLK,
      I => NlwBufferSignal_u_CORTEXM0DS_u_logic_Z8s2z4_IN,
      O => u_CORTEXM0DS_u_logic_Z8s2z4_27138,
      SET => u_CORTEXM0DS_u_logic_hreset_n_inv,
      RST => GND
    );
  u_CORTEXM0DS_u_logic_K22wx44_SW0 : X_LUT6
    generic map(
      LOC => "SLICE_X32Y114",
      INIT => X"0F000F00AFAAAFAA"
    )
    port map (
      ADR4 => '1',
      ADR1 => '1',
      ADR0 => u_CORTEXM0DS_u_logic_Xd8wx4,
      ADR5 => u_CORTEXM0DS_u_logic_P12wx4,
      ADR3 => u_CORTEXM0DS_u_logic_Pri3z4_9_0,
      ADR2 => u_CORTEXM0DS_u_logic_Omcwx4_Vmcwx4_AND_2244_o,
      O => N580
    );
  u_CORTEXM0DS_u_logic_Dq83z4 : X_FF
    generic map(
      LOC => "SLICE_X32Y115",
      INIT => '1'
    )
    port map (
      CE => u_CORTEXM0DS_u_logic_Wcyvx4,
      CLK => NlwBufferSignal_u_CORTEXM0DS_u_logic_Dq83z4_CLK,
      I => NlwBufferSignal_u_CORTEXM0DS_u_logic_Dq83z4_IN,
      O => u_CORTEXM0DS_u_logic_Dq83z4_27031,
      SET => u_CORTEXM0DS_u_logic_hreset_n_inv,
      RST => GND
    );
  u_CORTEXM0DS_u_logic_Pybwx45_SW0 : X_LUT6
    generic map(
      LOC => "SLICE_X32Y115",
      INIT => X"00CC474733FF4747"
    )
    port map (
      ADR2 => u_CORTEXM0DS_u_logic_Cxc3z4_27372,
      ADR0 => u_CORTEXM0DS_u_logic_Duv2z4_27450,
      ADR3 => u_CORTEXM0DS_u_logic_Uku2z4_27590,
      ADR5 => u_CORTEXM0DS_u_logic_Dq83z4_27031,
      ADR1 => u_CORTEXM0DS_u_logic_Wzy2z4_26238,
      ADR4 => u_CORTEXM0DS_u_logic_Fgm2z4_26065,
      O => N1341
    );
  u_CORTEXM0DS_u_logic_Kfowx4_Rfowx4_AND_3355_o4 : X_LUT6
    generic map(
      LOC => "SLICE_X33Y94",
      INIT => X"0015003715153F3F"
    )
    port map (
      ADR5 => ahbmi_hrdata_24_IBUF_0,
      ADR2 => u_CORTEXM0DS_u_logic_Aea3z4_27054,
      ADR0 => u_CORTEXM0DS_u_logic_Tna3z4_26620,
      ADR4 => u_CORTEXM0DS_u_logic_A6tvx4,
      ADR1 => u_CORTEXM0DS_u_logic_H6tvx4,
      ADR3 => u_CORTEXM0DS_u_logic_B7owx4,
      O => u_CORTEXM0DS_u_logic_Kfowx4_Rfowx4_AND_3355_o4_27114
    );
  u_CORTEXM0DS_u_logic_Lns2z4 : X_FF
    generic map(
      LOC => "SLICE_X33Y94",
      INIT => '0'
    )
    port map (
      CE => u_CORTEXM0DS_u_logic_Vytvx4,
      CLK => NlwBufferSignal_u_CORTEXM0DS_u_logic_Lns2z4_CLK,
      I => HWDATA(30),
      O => u_CORTEXM0DS_u_logic_Lns2z4_26708,
      RST => u_CORTEXM0DS_u_logic_hreset_n_inv,
      SET => GND
    );
  u_CORTEXM0DS_u_logic_hwdata_o_30_1 : X_LUT6
    generic map(
      LOC => "SLICE_X33Y94",
      INIT => X"05003500CD00FD00"
    )
    port map (
      ADR3 => u_CORTEXM0DS_u_logic_Y9t2z4_26894,
      ADR0 => u_CORTEXM0DS_u_logic_O7zvx4,
      ADR2 => u_CORTEXM0DS_u_logic_Qr42z4_27355,
      ADR1 => u_CORTEXM0DS_u_logic_Oq42z4,
      ADR4 => u_CORTEXM0DS_u_logic_Uvzvx4,
      ADR5 => u_CORTEXM0DS_u_logic_S71wx4,
      O => HWDATA(30)
    );
  u_CORTEXM0DS_u_logic_E5owx44_SW14 : X_LUT6
    generic map(
      LOC => "SLICE_X33Y100",
      INIT => X"FFFFFEFF00000200"
    )
    port map (
      ADR4 => u_CORTEXM0DS_u_logic_Wbk2z4_26232,
      ADR1 => u_CORTEXM0DS_u_logic_Hzj2z4_26197,
      ADR2 => u_CORTEXM0DS_u_logic_S4pwx4,
      ADR0 => N1004,
      ADR5 => N1003,
      ADR3 => u_CORTEXM0DS_u_logic_O6zwx4_Hiuwx4_AND_4562_o,
      O => N1170
    );
  u_CORTEXM0DS_u_logic_E5owx41 : X_LUT6
    generic map(
      LOC => "SLICE_X33Y100",
      INIT => X"22F202F2227222F2"
    )
    port map (
      ADR1 => u_CORTEXM0DS_u_logic_X9n2z4_27204,
      ADR0 => u_CORTEXM0DS_u_logic_Wbk2z4_26232,
      ADR4 => u_CORTEXM0DS_u_logic_P2a3z4_26217,
      ADR5 => u_CORTEXM0DS_u_logic_Uqi2z4_27591,
      ADR2 => u_CORTEXM0DS_u_logic_Uyv2z4_27226,
      ADR3 => u_CORTEXM0DS_u_logic_B1a3z4_26215,
      O => u_CORTEXM0DS_u_logic_E5owx41_28911
    );
  u_CORTEXM0DS_u_logic_Wbk2z4 : X_FF
    generic map(
      LOC => "SLICE_X33Y100",
      INIT => '0'
    )
    port map (
      CE => VCC,
      CLK => NlwBufferSignal_u_CORTEXM0DS_u_logic_Wbk2z4_CLK,
      I => u_CORTEXM0DS_u_logic_T5mvx4,
      O => u_CORTEXM0DS_u_logic_Wbk2z4_26232,
      RST => u_CORTEXM0DS_u_logic_hreset_n_inv,
      SET => GND
    );
  u_CORTEXM0DS_u_logic_T5mvx41 : X_LUT6
    generic map(
      LOC => "SLICE_X33Y100",
      INIT => X"2222F722F722F722"
    )
    port map (
      ADR0 => u_CORTEXM0DS_u_logic_Pmvvx4,
      ADR1 => u_CORTEXM0DS_u_logic_Sx3wx4,
      ADR2 => u_CORTEXM0DS_u_logic_Jm5xx4_Qm5xx4_AND_5362_o,
      ADR3 => u_CORTEXM0DS_u_logic_Wbk2z4_26232,
      ADR4 => u_CORTEXM0DS_u_logic_Fsyvx4,
      ADR5 => u_CORTEXM0DS_u_logic_Zta2z4,
      O => u_CORTEXM0DS_u_logic_T5mvx4
    );
  u_CORTEXM0DS_u_logic_Zta2z41 : X_LUT6
    generic map(
      LOC => "SLICE_X33Y100",
      INIT => X"0000000800000000"
    )
    port map (
      ADR0 => u_CORTEXM0DS_u_logic_Uaj2z4_25947,
      ADR5 => u_CORTEXM0DS_u_logic_G0w2z4_25948,
      ADR2 => u_CORTEXM0DS_u_logic_R1w2z4_25951,
      ADR1 => u_CORTEXM0DS_u_logic_Cam2z4_25950,
      ADR4 => u_CORTEXM0DS_u_logic_Trq2z4_25949,
      ADR3 => u_CORTEXM0DS_u_logic_Tdp2z4_25946,
      O => u_CORTEXM0DS_u_logic_Zta2z4
    );
  u_CORTEXM0DS_u_logic_E5owx44_SW15_F : X_LUT6
    generic map(
      LOC => "SLICE_X33Y101",
      INIT => X"F4F0B0F0F4F0B0F0"
    )
    port map (
      ADR5 => '1',
      ADR0 => u_CORTEXM0DS_u_logic_Hzj2z4_26197,
      ADR1 => u_CORTEXM0DS_u_logic_E5owx43_0,
      ADR2 => N1004,
      ADR4 => N1003,
      ADR3 => u_CORTEXM0DS_u_logic_O6zwx4_Hiuwx4_AND_4562_o,
      O => N1292
    );
  u_CORTEXM0DS_u_logic_Kzqvx43_SW0_SW0 : X_LUT6
    generic map(
      LOC => "SLICE_X33Y101",
      INIT => X"FF005D005D005D00"
    )
    port map (
      ADR0 => u_CORTEXM0DS_u_logic_Wai2z4_25867,
      ADR2 => u_CORTEXM0DS_u_logic_O5t2z4_25820,
      ADR4 => u_CORTEXM0DS_u_logic_Wfuwx4,
      ADR5 => u_CORTEXM0DS_u_logic_Tauwx4_Abuwx4_AND_4036_o3_25869,
      ADR1 => u_CORTEXM0DS_u_logic_Lstwx42_25870,
      ADR3 => u_CORTEXM0DS_u_logic_Tauwx4_Abuwx4_AND_4036_o2_29708,
      O => N1003
    );
  u_CORTEXM0DS_u_logic_Tauwx4_Abuwx4_AND_4036_o1 : X_LUT6
    generic map(
      LOC => "SLICE_X33Y101",
      INIT => X"55FF050500000000"
    )
    port map (
      ADR1 => '1',
      ADR0 => ahbmi_hrdata_21_IBUF_0,
      ADR3 => u_CORTEXM0DS_u_logic_B7owx4,
      ADR2 => u_CORTEXM0DS_u_logic_Bzowx4,
      ADR4 => u_CORTEXM0DS_u_logic_Vbuwx4_Ccuwx4_AND_4039_o,
      ADR5 => u_CORTEXM0DS_u_logic_Tauwx4_Abuwx4_AND_4036_o4_25898,
      O => u_CORTEXM0DS_u_logic_Tauwx4_Abuwx4_AND_4036_o2_29708
    );
  u_CORTEXM0DS_u_logic_Kzqvx43_SW0_SW1 : X_LUT6
    generic map(
      LOC => "SLICE_X33Y101",
      INIT => X"FFF10000F0F00000"
    )
    port map (
      ADR1 => u_CORTEXM0DS_u_logic_U7w2z4_25900,
      ADR0 => u_CORTEXM0DS_u_logic_Ywi2z4_25901,
      ADR3 => u_CORTEXM0DS_u_logic_Wfuwx4,
      ADR5 => u_CORTEXM0DS_u_logic_Tauwx4_Abuwx4_AND_4036_o3_25869,
      ADR2 => u_CORTEXM0DS_u_logic_K1owx4_R1owx4_AND_3319_o4,
      ADR4 => u_CORTEXM0DS_u_logic_Tauwx4_Abuwx4_AND_4036_o2_29708,
      O => N1004
    );
  u_CORTEXM0DS_u_logic_B613z4 : X_FF
    generic map(
      LOC => "SLICE_X33Y113",
      INIT => '1'
    )
    port map (
      CE => u_CORTEXM0DS_u_logic_Meyvx4_0,
      CLK => NlwBufferSignal_u_CORTEXM0DS_u_logic_B613z4_CLK,
      I => NlwBufferSignal_u_CORTEXM0DS_u_logic_B613z4_IN,
      O => u_CORTEXM0DS_u_logic_B613z4_28730,
      SET => u_CORTEXM0DS_u_logic_hreset_n_inv,
      RST => GND
    );
  u_CORTEXM0DS_u_logic_Wn1wx44_SW0 : X_LUT6
    generic map(
      LOC => "SLICE_X33Y113",
      INIT => X"0020FFFF00200020"
    )
    port map (
      ADR5 => u_CORTEXM0DS_u_logic_Xd8wx4,
      ADR4 => u_CORTEXM0DS_u_logic_S132z4_Z132z4_AND_5467_o,
      ADR2 => u_CORTEXM0DS_u_logic_Ark2z4_25827,
      ADR1 => u_CORTEXM0DS_u_logic_Npk2z4_25818,
      ADR0 => u_CORTEXM0DS_u_logic_Pdi2z4_26208,
      ADR3 => u_CORTEXM0DS_u_logic_Nsk2z4_25994,
      O => N420
    );
  u_CORTEXM0DS_u_logic_Dtowx4_Ktowx4_AND_3407_o411 : X_LUT6
    generic map(
      LOC => "SLICE_X33Y95",
      INIT => X"000F131300FF1313"
    )
    port map (
      ADR2 => u_CORTEXM0DS_u_logic_Egywx4_B5hvx4_AND_4492_o,
      ADR5 => u_CORTEXM0DS_u_logic_G8n2z4_26686,
      ADR4 => u_CORTEXM0DS_u_logic_J6i2z4_26161,
      ADR3 => u_CORTEXM0DS_u_logic_Dks2z4_26707,
      ADR0 => u_CORTEXM0DS_u_logic_Fed3z4_27251,
      ADR1 => u_CORTEXM0DS_u_logic_Bus2z4_25942,
      O => u_CORTEXM0DS_u_logic_Dtowx4_Ktowx4_AND_3407_o411_28847
    );
  u_CORTEXM0DS_u_logic_Xawwx4_Ebwwx4_AND_4265_o1 : X_LUT6
    generic map(
      LOC => "SLICE_X33Y95",
      INIT => X"0111055503330FFF"
    )
    port map (
      ADR3 => u_CORTEXM0DS_u_logic_Gza3z4_26607,
      ADR2 => u_CORTEXM0DS_u_logic_Japwx4,
      ADR4 => u_CORTEXM0DS_u_logic_H6tvx4,
      ADR1 => u_CORTEXM0DS_u_logic_Taa3z4_27462,
      ADR0 => u_CORTEXM0DS_u_logic_Ipb3z4_27366,
      ADR5 => u_CORTEXM0DS_u_logic_Ts5wx4,
      O => u_CORTEXM0DS_u_logic_Xawwx4_Ebwwx4_AND_4265_o3_28866
    );
  u_CORTEXM0DS_u_logic_Pgb2z41 : X_LUT6
    generic map(
      LOC => "SLICE_X33Y95",
      INIT => X"FFFF000000000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => u_CORTEXM0DS_u_logic_Uaj2z4_25947,
      ADR5 => u_CORTEXM0DS_u_logic_G0w2z4_25948,
      O => u_CORTEXM0DS_u_logic_Pgb2z4
    );
  u_CORTEXM0DS_u_logic_Uqi2z4 : X_FF
    generic map(
      LOC => "SLICE_X33Y95",
      INIT => '0'
    )
    port map (
      CE => u_CORTEXM0DS_u_logic_W2uvx4,
      CLK => NlwBufferSignal_u_CORTEXM0DS_u_logic_Uqi2z4_CLK,
      I => NlwBufferSignal_u_CORTEXM0DS_u_logic_Uqi2z4_IN,
      O => u_CORTEXM0DS_u_logic_Uqi2z4_27591,
      RST => u_CORTEXM0DS_u_logic_hreset_n_inv,
      SET => GND
    );
  u_CORTEXM0DS_u_logic_SF28411 : X_LUT6
    generic map(
      LOC => "SLICE_X33Y95",
      INIT => X"FFEFFFFFFFFFFFFF"
    )
    port map (
      ADR0 => u_CORTEXM0DS_u_logic_Tdp2z4_25946,
      ADR3 => u_CORTEXM0DS_u_logic_Trq2z4_25949,
      ADR2 => u_CORTEXM0DS_u_logic_Cam2z4_25950,
      ADR5 => u_CORTEXM0DS_u_logic_Uqi2z4_27591,
      ADR1 => u_CORTEXM0DS_u_logic_R1w2z4_25951,
      ADR4 => u_CORTEXM0DS_u_logic_Pgb2z4,
      O => u_CORTEXM0DS_u_logic_SF2841
    );
  u_CORTEXM0DS_u_logic_K1owx4_R1owx4_AND_3319_o6_SW3_SW0 : X_LUT6
    generic map(
      LOC => "SLICE_X33Y106",
      INIT => X"0000333305FF37FF"
    )
    port map (
      ADR0 => u_CORTEXM0DS_u_logic_K1owx4_R1owx4_AND_3319_o4,
      ADR2 => u_CORTEXM0DS_u_logic_K1owx4_R1owx4_AND_3319_o5_28698,
      ADR3 => u_CORTEXM0DS_u_logic_K1owx4_R1owx4_AND_3319_o3_28178,
      ADR5 => u_CORTEXM0DS_u_logic_K1owx4_R1owx4_AND_3319_o2_28697,
      ADR1 => u_CORTEXM0DS_u_logic_Kfowx4_Rfowx4_AND_3355_o,
      ADR4 => u_CORTEXM0DS_u_logic_Uenwx4_V7rwx4_AND_3647_o,
      O => N1499
    );
  u_CORTEXM0DS_u_logic_Uenwx4_V7rwx4_AND_3647_o1 : X_LUT6
    generic map(
      LOC => "SLICE_X33Y106",
      INIT => X"4F4F5F5F00FFFFFF"
    )
    port map (
      ADR4 => u_CORTEXM0DS_u_logic_Npk2z4_25818,
      ADR0 => u_CORTEXM0DS_u_logic_Ark2z4_25827,
      ADR3 => u_CORTEXM0DS_u_logic_Fij2z4_25819,
      ADR1 => u_CORTEXM0DS_u_logic_Sgj2z4_25821,
      ADR5 => u_CORTEXM0DS_u_logic_R9nwx4,
      ADR2 => u_CORTEXM0DS_u_logic_Yp7wx4,
      O => u_CORTEXM0DS_u_logic_Uenwx4_V7rwx4_AND_3647_o
    );
  u_CORTEXM0DS_u_logic_Kfowx4_Rfowx4_AND_3355_o6 : X_LUT6
    generic map(
      LOC => "SLICE_X33Y106",
      INIT => X"3F3F3F003F3F0000"
    )
    port map (
      ADR0 => '1',
      ADR5 => u_CORTEXM0DS_u_logic_Kfowx4_Rfowx4_AND_3355_o5_27122,
      ADR1 => u_CORTEXM0DS_u_logic_L5owx4,
      ADR4 => u_CORTEXM0DS_u_logic_Kfowx4_Rfowx4_AND_3355_o3_27113,
      ADR3 => u_CORTEXM0DS_u_logic_Kfowx4_Rfowx4_AND_3355_o4_27114,
      ADR2 => u_CORTEXM0DS_u_logic_B28wx4,
      O => u_CORTEXM0DS_u_logic_Kfowx4_Rfowx4_AND_3355_o
    );
  u_CORTEXM0DS_u_logic_O3pvx42_SW0 : X_LUT6
    generic map(
      LOC => "SLICE_X33Y106",
      INIT => X"ABFF03FFABFF03FF"
    )
    port map (
      ADR5 => '1',
      ADR0 => u_CORTEXM0DS_u_logic_L5owx4,
      ADR3 => u_CORTEXM0DS_u_logic_K1owx4_R1owx4_AND_3319_o4,
      ADR4 => u_CORTEXM0DS_u_logic_U18wx4,
      ADR1 => u_CORTEXM0DS_u_logic_Uenwx4_V7rwx4_AND_3647_o,
      ADR2 => u_CORTEXM0DS_u_logic_Kfowx4_Rfowx4_AND_3355_o,
      O => N1516
    );
  u_CORTEXM0DS_u_logic_K0pwx4_R0pwx4_AND_3424_o4 : X_LUT6
    generic map(
      LOC => "SLICE_X33Y96",
      INIT => X"005000F05050F0F0"
    )
    port map (
      ADR1 => '1',
      ADR5 => u_CORTEXM0DS_u_logic_M5tvx4,
      ADR3 => u_CORTEXM0DS_u_logic_Tqc3z4_26838,
      ADR2 => u_CORTEXM0DS_u_logic_X3pwx4,
      ADR4 => u_CORTEXM0DS_u_logic_Rym2z4_26840,
      ADR0 => u_CORTEXM0DS_u_logic_Ts5wx4,
      O => u_CORTEXM0DS_u_logic_K0pwx4_R0pwx4_AND_3424_o4_26837
    );
  u_CORTEXM0DS_u_logic_Xyn2z4_u_CORTEXM0DS_u_logic_Xyn2z4_AMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => HWDATA(2),
      O => HWDATA_2_0
    );
  u_CORTEXM0DS_u_logic_Xyn2z4 : X_FF
    generic map(
      LOC => "SLICE_X33Y98",
      INIT => '1'
    )
    port map (
      CE => u_CORTEXM0DS_u_logic_C5ovx4,
      CLK => NlwBufferSignal_u_CORTEXM0DS_u_logic_Xyn2z4_CLK,
      I => HWDATA(18),
      O => u_CORTEXM0DS_u_logic_Xyn2z4_27939,
      SET => u_CORTEXM0DS_u_logic_hreset_n_inv,
      RST => GND
    );
  u_CORTEXM0DS_u_logic_Mmux_hwdata_o_18_11 : X_LUT6
    generic map(
      LOC => "SLICE_X33Y98",
      INIT => X"02F702F702F702F7"
    )
    port map (
      ADR4 => '1',
      ADR3 => u_CORTEXM0DS_u_logic_Wa32z4_Db32z4_AND_5502_o,
      ADR2 => u_CORTEXM0DS_u_logic_Qr42z4_27355,
      ADR0 => u_CORTEXM0DS_u_logic_Y9t2z4_26894,
      ADR1 => u_CORTEXM0DS_u_logic_St0wx4,
      ADR5 => '1',
      O => HWDATA(18)
    );
  u_CORTEXM0DS_u_logic_hwdata_o_2_1 : X_LUT5
    generic map(
      LOC => "SLICE_X33Y98",
      INIT => X"00AA00AA"
    )
    port map (
      ADR1 => '1',
      ADR3 => u_CORTEXM0DS_u_logic_Wa32z4_Db32z4_AND_5502_o,
      ADR2 => '1',
      ADR0 => u_CORTEXM0DS_u_logic_Y9t2z4_26894,
      ADR4 => '1',
      O => HWDATA(2)
    );
  u_CORTEXM0DS_u_logic_Kzqvx43_SW2_SW1_F_SW0 : X_LUT6
    generic map(
      LOC => "SLICE_X33Y103",
      INIT => X"FFFFFFFFFFFEFEFE"
    )
    port map (
      ADR5 => u_CORTEXM0DS_u_logic_U7w2z4_25900,
      ADR1 => u_CORTEXM0DS_u_logic_I7owx4,
      ADR0 => u_CORTEXM0DS_u_logic_H6tvx4,
      ADR2 => u_CORTEXM0DS_u_logic_Ywi2z4_25901,
      ADR4 => u_CORTEXM0DS_u_logic_L5owx4,
      ADR3 => u_CORTEXM0DS_u_logic_Oldwx4,
      O => N1387
    );
  u_CORTEXM0DS_u_logic_Ieh3z4 : X_FF
    generic map(
      LOC => "SLICE_X33Y103",
      INIT => '1'
    )
    port map (
      CE => u_CORTEXM0DS_u_logic_C5ovx4,
      CLK => NlwBufferSignal_u_CORTEXM0DS_u_logic_Ieh3z4_CLK,
      I => HWDATA(21),
      O => u_CORTEXM0DS_u_logic_Ieh3z4_28604,
      SET => u_CORTEXM0DS_u_logic_hreset_n_inv,
      RST => GND
    );
  u_CORTEXM0DS_u_logic_Mmux_hwdata_o_21_11 : X_LUT6
    generic map(
      LOC => "SLICE_X33Y103",
      INIT => X"00FF000F00FFF0FF"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR3 => u_CORTEXM0DS_u_logic_Hf4xx4_Of4xx4_AND_5191_o,
      ADR4 => u_CORTEXM0DS_u_logic_Qr42z4_27355,
      ADR2 => u_CORTEXM0DS_u_logic_Y9t2z4_26894,
      ADR5 => u_CORTEXM0DS_u_logic_Ce0wx4,
      O => HWDATA(21)
    );
  u_CORTEXM0DS_u_logic_Uehvx4_SW0_SW1 : X_LUT6
    generic map(
      LOC => "SLICE_X33Y112",
      INIT => X"CC5CCC0CCC5CCC0C"
    )
    port map (
      ADR5 => '1',
      ADR1 => u_CORTEXM0DS_u_logic_Gmd3z4_28333,
      ADR2 => u_ahb_bridge_u_state_machine_HREADY_0,
      ADR3 => u_CORTEXM0DS_u_logic_D9c2z4_K9c2z4_AND_6705_o,
      ADR4 => u_CORTEXM0DS_u_logic_Pri3z4_12_0,
      ADR0 => u_CORTEXM0DS_u_logic_Kvfwx4_W8c2z4_AND_6701_o,
      O => N364
    );
  u_CORTEXM0DS_u_logic_Ekovx41 : X_LUT6
    generic map(
      LOC => "SLICE_X33Y114",
      INIT => X"0023232300AFAFAF"
    )
    port map (
      ADR0 => u_CORTEXM0DS_u_logic_B6bwx4_I6bwx4_AND_2058_o,
      ADR1 => u_CORTEXM0DS_u_logic_Mrsvx4,
      ADR5 => u_CORTEXM0DS_u_logic_n16534_1_0,
      ADR2 => u_CORTEXM0DS_u_logic_Gzvvx4,
      ADR3 => u_CORTEXM0DS_u_logic_K1wvx4,
      ADR4 => u_CORTEXM0DS_u_logic_Pri3z4_4_0,
      O => u_CORTEXM0DS_u_logic_Ekovx4
    );
  u_CORTEXM0DS_u_logic_Xx93z4 : X_FF
    generic map(
      LOC => "SLICE_X33Y114",
      INIT => '1'
    )
    port map (
      CE => VCC,
      CLK => NlwBufferSignal_u_CORTEXM0DS_u_logic_Xx93z4_CLK,
      I => u_CORTEXM0DS_u_logic_Mekvx4_21156,
      O => u_CORTEXM0DS_u_logic_Xx93z4_26225,
      SET => u_CORTEXM0DS_u_logic_hreset_n_inv,
      RST => GND
    );
  u_CORTEXM0DS_u_logic_Mekvx4 : X_LUT6
    generic map(
      LOC => "SLICE_X33Y114",
      INIT => X"CCFFFCFFCC00FCF0"
    )
    port map (
      ADR0 => '1',
      ADR4 => u_CORTEXM0DS_u_logic_Ekovx4,
      ADR2 => u_CORTEXM0DS_u_logic_H3wvx4_26318,
      ADR5 => u_CORTEXM0DS_u_logic_Xx93z4_26225,
      ADR3 => u_CORTEXM0DS_u_logic_Df3wx4,
      ADR1 => N128,
      O => u_CORTEXM0DS_u_logic_Mekvx4_21156
    );
  u_CORTEXM0DS_u_logic_Kzqvx43_SW1_SW1 : X_LUT6
    generic map(
      LOC => "SLICE_X33Y104",
      INIT => X"F0F0C000F0F0D000"
    )
    port map (
      ADR5 => u_CORTEXM0DS_u_logic_U7w2z4_25900,
      ADR0 => u_CORTEXM0DS_u_logic_Ywi2z4_25901,
      ADR1 => u_CORTEXM0DS_u_logic_Wfuwx4,
      ADR3 => u_CORTEXM0DS_u_logic_Tauwx4_Abuwx4_AND_4036_o6,
      ADR4 => u_CORTEXM0DS_u_logic_K1owx4_R1owx4_AND_3319_o4,
      ADR2 => u_CORTEXM0DS_u_logic_Tauwx4_Abuwx4_AND_4036_o4_25898,
      O => N1007
    );
  u_CORTEXM0DS_u_logic_Tauwx4_Abuwx4_AND_4036_o10 : X_LUT6
    generic map(
      LOC => "SLICE_X33Y104",
      INIT => X"0C0CFFAE0C0CFF0C"
    )
    port map (
      ADR2 => u_CORTEXM0DS_u_logic_T5g3z4_25927,
      ADR4 => u_CORTEXM0DS_u_logic_H6tvx4,
      ADR0 => u_CORTEXM0DS_u_logic_Tauwx4_Abuwx4_AND_4036_o11_0,
      ADR3 => u_CORTEXM0DS_u_logic_Tauwx4_Abuwx4_AND_4036_o10_27737,
      ADR5 => u_CORTEXM0DS_u_logic_Xjuwx4_Ekuwx4_AND_4056_o,
      ADR1 => u_CORTEXM0DS_u_logic_Tauwx4_Abuwx4_AND_4036_o4_25898,
      O => u_CORTEXM0DS_u_logic_Tauwx4_Abuwx4_AND_4036_o12_28538
    );
  u_CORTEXM0DS_u_logic_Xjuwx4_Ekuwx4_AND_4056_o1 : X_LUT6
    generic map(
      LOC => "SLICE_X33Y104",
      INIT => X"F0F0AAAAFF00CCCC"
    )
    port map (
      ADR3 => u_CORTEXM0DS_u_logic_Ey9wx4,
      ADR0 => u_CORTEXM0DS_u_logic_Hmqwx4,
      ADR1 => u_CORTEXM0DS_u_logic_Nrvwx4,
      ADR2 => u_CORTEXM0DS_u_logic_Zkuwx4,
      ADR4 => u_CORTEXM0DS_u_logic_Y5ywx4_0,
      ADR5 => u_CORTEXM0DS_u_logic_D5ywx4,
      O => u_CORTEXM0DS_u_logic_Xjuwx4_Ekuwx4_AND_4056_o
    );
  u_CORTEXM0DS_u_logic_Tauwx4_Abuwx4_AND_4036_o41 : X_LUT6
    generic map(
      LOC => "SLICE_X33Y104",
      INIT => X"00FF005FFFFF5F5F"
    )
    port map (
      ADR1 => '1',
      ADR5 => u_CORTEXM0DS_u_logic_K7g3z4_26602,
      ADR2 => u_CORTEXM0DS_u_logic_L5owx4,
      ADR3 => u_CORTEXM0DS_u_logic_I7owx4,
      ADR0 => u_CORTEXM0DS_u_logic_Oldwx4,
      ADR4 => u_CORTEXM0DS_u_logic_Xjuwx4_Ekuwx4_AND_4056_o,
      O => u_CORTEXM0DS_u_logic_Tauwx4_Abuwx4_AND_4036_o4_25898
    );
  u_CORTEXM0DS_u_logic_Qfa3z4_u_CORTEXM0DS_u_logic_Qfa3z4_CMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => HWDATA_9_pack_2,
      O => HWDATA(9)
    );
  u_CORTEXM0DS_u_logic_A5twx4_H5twx4_AND_3887_o1 : X_LUT6
    generic map(
      LOC => "SLICE_X33Y97",
      INIT => X"0000077707770777"
    )
    port map (
      ADR0 => u_CORTEXM0DS_u_logic_H6tvx4,
      ADR1 => u_CORTEXM0DS_u_logic_Qfa3z4_27453,
      ADR5 => u_CORTEXM0DS_u_logic_Ts5wx4,
      ADR4 => u_CORTEXM0DS_u_logic_Vac3z4_26736,
      ADR3 => u_CORTEXM0DS_u_logic_M5tvx4,
      ADR2 => u_CORTEXM0DS_u_logic_Mcc3z4_26735,
      O => u_CORTEXM0DS_u_logic_A5twx4_H5twx4_AND_3887_o1_29707
    );
  u_CORTEXM0DS_u_logic_Qfa3z4 : X_FF
    generic map(
      LOC => "SLICE_X33Y97",
      INIT => '1'
    )
    port map (
      CE => u_CORTEXM0DS_u_logic_C5ovx4,
      CLK => NlwBufferSignal_u_CORTEXM0DS_u_logic_Qfa3z4_CLK,
      I => HWDATA(1),
      O => u_CORTEXM0DS_u_logic_Qfa3z4_27453,
      SET => u_CORTEXM0DS_u_logic_hreset_n_inv,
      RST => GND
    );
  u_CORTEXM0DS_u_logic_hwdata_o_1_1 : X_LUT6
    generic map(
      LOC => "SLICE_X33Y97",
      INIT => X"00F000F000F000F0"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR4 => '1',
      ADR2 => u_CORTEXM0DS_u_logic_Y9t2z4_26894,
      ADR3 => u_CORTEXM0DS_u_logic_N142z4_U142z4_AND_5606_o,
      ADR5 => '1',
      O => HWDATA(1)
    );
  u_CORTEXM0DS_u_logic_Mmux_hwdata_o_9_11 : X_LUT5
    generic map(
      LOC => "SLICE_X33Y97",
      INIT => X"555515D5"
    )
    port map (
      ADR1 => u_CORTEXM0DS_u_logic_Qr42z4_27355,
      ADR0 => u_CORTEXM0DS_u_logic_Js32z4_Qs32z4_AND_5571_o,
      ADR4 => u_CORTEXM0DS_u_logic_Oq42z4,
      ADR2 => u_CORTEXM0DS_u_logic_Y9t2z4_26894,
      ADR3 => u_CORTEXM0DS_u_logic_N142z4_U142z4_AND_5606_o,
      O => HWDATA_9_pack_2
    );
  u_CORTEXM0DS_u_logic_Kxe3z4 : X_FF
    generic map(
      LOC => "SLICE_X33Y97",
      INIT => '1'
    )
    port map (
      CE => u_CORTEXM0DS_u_logic_C5ovx4,
      CLK => NlwBufferSignal_u_CORTEXM0DS_u_logic_Kxe3z4_CLK,
      I => NlwBufferSignal_u_CORTEXM0DS_u_logic_Kxe3z4_IN,
      O => u_CORTEXM0DS_u_logic_Kxe3z4_27809,
      SET => u_CORTEXM0DS_u_logic_hreset_n_inv,
      RST => GND
    );
  u_CORTEXM0DS_u_logic_A5twx4_H5twx4_AND_3887_o2 : X_LUT6
    generic map(
      LOC => "SLICE_X33Y97",
      INIT => X"004C4C4C004C4C4C"
    )
    port map (
      ADR5 => '1',
      ADR4 => u_CORTEXM0DS_u_logic_B2uvx4_0,
      ADR3 => u_CORTEXM0DS_u_logic_R0t2z4_26937,
      ADR1 => u_CORTEXM0DS_u_logic_A5twx4_H5twx4_AND_3887_o1_29707,
      ADR2 => u_CORTEXM0DS_u_logic_A6tvx4,
      ADR0 => u_CORTEXM0DS_u_logic_S5b3z4_26914,
      O => u_CORTEXM0DS_u_logic_A5twx4_H5twx4_AND_3887_o2_29706
    );
  u_CORTEXM0DS_u_logic_A5twx4_H5twx4_AND_3887_o3 : X_LUT6
    generic map(
      LOC => "SLICE_X33Y97",
      INIT => X"111033305550FFF0"
    )
    port map (
      ADR1 => u_CORTEXM0DS_u_logic_B7owx4,
      ADR5 => ahbmi_hrdata_25_IBUF_0,
      ADR0 => u_CORTEXM0DS_u_logic_C4b3z4_26609,
      ADR4 => u_CORTEXM0DS_u_logic_I7owx4,
      ADR2 => u_CORTEXM0DS_u_logic_K1owx4_R1owx4_AND_3319_o4,
      ADR3 => u_CORTEXM0DS_u_logic_A5twx4_H5twx4_AND_3887_o2_29706,
      O => u_CORTEXM0DS_u_logic_A5twx4_H5twx4_AND_3887_o3_27983
    );
  u_CORTEXM0DS_u_logic_haddr_o_4_1 : X_LUT6
    generic map(
      LOC => "SLICE_X33Y115",
      INIT => X"FAF0FEFCAA00EECC"
    )
    port map (
      ADR5 => u_CORTEXM0DS_u_logic_n16534_2_0,
      ADR2 => u_CORTEXM0DS_u_logic_Mrsvx4,
      ADR1 => u_CORTEXM0DS_u_logic_Gzvvx4,
      ADR4 => u_CORTEXM0DS_u_logic_A272z4_H272z4_AND_6015_o,
      ADR3 => u_CORTEXM0DS_u_logic_K1wvx4,
      ADR0 => u_CORTEXM0DS_u_logic_Pri3z4_5_0,
      O => HADDR(4)
    );
  u_CORTEXM0DS_u_logic_Duv2z4 : X_FF
    generic map(
      LOC => "SLICE_X33Y115",
      INIT => '1'
    )
    port map (
      CE => u_CORTEXM0DS_u_logic_Vfyvx4,
      CLK => NlwBufferSignal_u_CORTEXM0DS_u_logic_Duv2z4_CLK,
      I => NlwBufferSignal_u_CORTEXM0DS_u_logic_Duv2z4_IN,
      O => u_CORTEXM0DS_u_logic_Duv2z4_27450,
      SET => u_CORTEXM0DS_u_logic_hreset_n_inv,
      RST => GND
    );
  u_CORTEXM0DS_u_logic_haddr_o_3_1 : X_LUT6
    generic map(
      LOC => "SLICE_X33Y115",
      INIT => X"ECA0FFFFECA0ECA0"
    )
    port map (
      ADR3 => u_CORTEXM0DS_u_logic_K1wvx4,
      ADR1 => u_CORTEXM0DS_u_logic_Pri3z4_4_0,
      ADR5 => u_CORTEXM0DS_u_logic_Gzvvx4,
      ADR4 => u_CORTEXM0DS_u_logic_B6bwx4_I6bwx4_AND_2058_o,
      ADR2 => u_CORTEXM0DS_u_logic_Mrsvx4,
      ADR0 => u_CORTEXM0DS_u_logic_n16534_1_0,
      O => HADDR(3)
    );
  u_CORTEXM0DS_u_logic_Mmux_Z78wx4137 : X_LUT6
    generic map(
      LOC => "SLICE_X33Y111",
      INIT => X"7FFFFFFFFFFFFFFF"
    )
    port map (
      ADR5 => u_CORTEXM0DS_u_logic_Uvzvx4,
      ADR0 => u_CORTEXM0DS_u_logic_Zhyvx4,
      ADR1 => u_CORTEXM0DS_u_logic_Wa0wx4,
      ADR2 => u_CORTEXM0DS_u_logic_Djzvx4,
      ADR3 => u_CORTEXM0DS_u_logic_St0wx4,
      ADR4 => u_CORTEXM0DS_u_logic_W21wx4,
      O => u_CORTEXM0DS_u_logic_Mmux_Z78wx4136_29709
    );
  u_CORTEXM0DS_u_logic_Mmux_Z78wx4139_SW0 : X_LUT6
    generic map(
      LOC => "SLICE_X33Y111",
      INIT => X"7FFFFFFFFFFFFFFF"
    )
    port map (
      ADR1 => u_CORTEXM0DS_u_logic_Ce0wx4,
      ADR0 => u_CORTEXM0DS_u_logic_Pdbwx4,
      ADR4 => u_CORTEXM0DS_u_logic_Js32z4_Qs32z4_AND_5571_o,
      ADR5 => u_CORTEXM0DS_u_logic_S132z4_Z132z4_AND_5467_o,
      ADR3 => u_CORTEXM0DS_u_logic_Hk0wx4,
      ADR2 => u_CORTEXM0DS_u_logic_Gm1wx4,
      O => N1393
    );
  u_CORTEXM0DS_u_logic_Mmux_Z78wx4138_SW0 : X_LUT6
    generic map(
      LOC => "SLICE_X33Y111",
      INIT => X"8800880000000000"
    )
    port map (
      ADR2 => '1',
      ADR4 => '1',
      ADR0 => u_CORTEXM0DS_u_logic_Yw0wx4,
      ADR1 => u_CORTEXM0DS_u_logic_Hc1wx4,
      ADR3 => u_CORTEXM0DS_u_logic_Kqzvx4,
      ADR5 => u_CORTEXM0DS_u_logic_R40wx4,
      O => N537
    );
  u_CORTEXM0DS_u_logic_Q2q2z4 : X_FF
    generic map(
      LOC => "SLICE_X33Y111",
      INIT => '1'
    )
    port map (
      CE => u_CORTEXM0DS_u_logic_Afyvx4,
      CLK => NlwBufferSignal_u_CORTEXM0DS_u_logic_Q2q2z4_CLK,
      I => NlwBufferSignal_u_CORTEXM0DS_u_logic_Q2q2z4_IN,
      O => u_CORTEXM0DS_u_logic_Q2q2z4_26916,
      SET => u_CORTEXM0DS_u_logic_hreset_n_inv,
      RST => GND
    );
  u_CORTEXM0DS_u_logic_Mmux_Z78wx4152_SW0 : X_LUT6
    generic map(
      LOC => "SLICE_X33Y111",
      INIT => X"FFFEFFFFAAAAAAAA"
    )
    port map (
      ADR5 => u_CORTEXM0DS_u_logic_Xd8wx4,
      ADR0 => u_CORTEXM0DS_u_logic_Mmux_Z78wx4134,
      ADR2 => u_CORTEXM0DS_u_logic_Mmux_Z78wx4136_29709,
      ADR3 => u_CORTEXM0DS_u_logic_Mmux_Z78wx4135_27246,
      ADR1 => N1393,
      ADR4 => N537,
      O => N639
    );
  u_CORTEXM0DS_u_logic_Bnx2z4 : X_FF
    generic map(
      LOC => "SLICE_X33Y125",
      INIT => '1'
    )
    port map (
      CE => VCC,
      CLK => NlwBufferSignal_u_CORTEXM0DS_u_logic_Bnx2z4_CLK,
      I => u_CORTEXM0DS_u_logic_Cjhvx4,
      O => u_CORTEXM0DS_u_logic_Bnx2z4_28345,
      SET => u_CORTEXM0DS_u_logic_hreset_n_inv,
      RST => GND
    );
  u_CORTEXM0DS_u_logic_Cjhvx43 : X_LUT6
    generic map(
      LOC => "SLICE_X33Y125",
      INIT => X"FAFAFAFAFAFAFBF8"
    )
    port map (
      ADR3 => N1150,
      ADR0 => N1151,
      ADR2 => u_CORTEXM0DS_u_logic_Cjhvx41_28608,
      ADR4 => u_CORTEXM0DS_u_logic_Uqwwx4_Brwwx4_AND_4324_o4_26021,
      ADR5 => u_CORTEXM0DS_u_logic_Uqwwx4_Brwwx4_AND_4324_o7_26020,
      ADR1 => u_CORTEXM0DS_u_logic_Uqwwx4_Brwwx4_AND_4324_o10_26019,
      O => u_CORTEXM0DS_u_logic_Cjhvx4
    );
  u_CORTEXM0DS_u_logic_Aqp2z4_u_CORTEXM0DS_u_logic_Aqp2z4_CMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => N1717,
      O => N1717_0
    );
  u_CORTEXM0DS_u_logic_W2uvx41 : X_LUT6
    generic map(
      LOC => "SLICE_X34Y91",
      INIT => X"0000000020000000"
    )
    port map (
      ADR0 => u_CORTEXM0DS_u_logic_Lz93z4_26157,
      ADR2 => u_CORTEXM0DS_u_logic_K3l2z4_26158,
      ADR5 => u_CORTEXM0DS_u_logic_Mjl2z4_26160,
      ADR4 => u_CORTEXM0DS_u_logic_Kop2z4_26162,
      ADR3 => u_CORTEXM0DS_u_logic_Ffs2z4_26159,
      ADR1 => u_CORTEXM0DS_u_logic_J6i2z4_26161,
      O => u_CORTEXM0DS_u_logic_W2uvx4
    );
  u_CORTEXM0DS_u_logic_E5owx44_SW4_SW1 : X_LUT6
    generic map(
      LOC => "SLICE_X34Y91",
      INIT => X"FFFFFBFBFFFFFBFB"
    )
    port map (
      ADR3 => '1',
      ADR1 => u_CORTEXM0DS_u_logic_Hzj2z4_26197,
      ADR0 => u_CORTEXM0DS_u_logic_Uyv2z4_27226,
      ADR4 => u_CORTEXM0DS_u_logic_Wbk2z4_26232,
      ADR2 => u_CORTEXM0DS_u_logic_Aqp2z4_26195,
      ADR5 => '1',
      O => N1715
    );
  u_CORTEXM0DS_u_logic_E5owx44_SW4_SW3 : X_LUT5
    generic map(
      LOC => "SLICE_X34Y91",
      INIT => X"FFFFEAEA"
    )
    port map (
      ADR3 => '1',
      ADR1 => u_CORTEXM0DS_u_logic_Hzj2z4_26197,
      ADR0 => u_CORTEXM0DS_u_logic_Uyv2z4_27226,
      ADR4 => u_CORTEXM0DS_u_logic_Wbk2z4_26232,
      ADR2 => u_CORTEXM0DS_u_logic_Aqp2z4_26195,
      O => N1717
    );
  u_CORTEXM0DS_u_logic_Cza2z4_Jza2z4_AND_6554_o3 : X_LUT6
    generic map(
      LOC => "SLICE_X34Y91",
      INIT => X"0505F5F50505F5F5"
    )
    port map (
      ADR5 => '1',
      ADR1 => '1',
      ADR3 => '1',
      ADR2 => u_CORTEXM0DS_u_logic_R1w2z4_25951,
      ADR4 => u_CORTEXM0DS_u_logic_Q6l2z4_26935,
      ADR0 => u_CORTEXM0DS_u_logic_G8n2z4_26686,
      O => u_CORTEXM0DS_u_logic_Cza2z4_Jza2z4_AND_6554_o4_29719
    );
  u_CORTEXM0DS_u_logic_Aqp2z4 : X_FF
    generic map(
      LOC => "SLICE_X34Y91",
      INIT => '0'
    )
    port map (
      CE => u_CORTEXM0DS_u_logic_W2uvx4,
      CLK => NlwBufferSignal_u_CORTEXM0DS_u_logic_Aqp2z4_CLK,
      I => NlwBufferSignal_u_CORTEXM0DS_u_logic_Aqp2z4_IN,
      O => u_CORTEXM0DS_u_logic_Aqp2z4_26195,
      RST => u_CORTEXM0DS_u_logic_hreset_n_inv,
      SET => GND
    );
  u_CORTEXM0DS_u_logic_Cza2z4_Jza2z4_AND_6554_o4 : X_LUT6
    generic map(
      LOC => "SLICE_X34Y91",
      INIT => X"FF57FF13FF77FF33"
    )
    port map (
      ADR1 => u_CORTEXM0DS_u_logic_Trq2z4_25949,
      ADR0 => u_CORTEXM0DS_u_logic_Cam2z4_25950,
      ADR2 => u_CORTEXM0DS_u_logic_R1w2z4_25951,
      ADR5 => u_CORTEXM0DS_u_logic_Aqp2z4_26195,
      ADR3 => u_CORTEXM0DS_u_logic_Tdp2z4_25946,
      ADR4 => u_CORTEXM0DS_u_logic_Cza2z4_Jza2z4_AND_6554_o4_29719,
      O => u_CORTEXM0DS_u_logic_Cza2z4_Jza2z4_AND_6554_o5
    );
  u_CORTEXM0DS_u_logic_Rvv2z4 : X_FF
    generic map(
      LOC => "SLICE_X33Y116",
      INIT => '1'
    )
    port map (
      CE => u_CORTEXM0DS_u_logic_Vfyvx4,
      CLK => NlwBufferSignal_u_CORTEXM0DS_u_logic_Rvv2z4_CLK,
      I => u_CORTEXM0DS_u_logic_Zz1wx4_25907,
      O => u_CORTEXM0DS_u_logic_Rvv2z4_27614,
      SET => u_CORTEXM0DS_u_logic_hreset_n_inv,
      RST => GND
    );
  u_CORTEXM0DS_u_logic_Zz1wx4 : X_LUT6
    generic map(
      LOC => "SLICE_X33Y116",
      INIT => X"FFFCFFFCFFFEFFFF"
    )
    port map (
      ADR5 => u_CORTEXM0DS_u_logic_K22wx42_27635,
      ADR0 => u_CORTEXM0DS_u_logic_Imnwx4_26045,
      ADR4 => u_CORTEXM0DS_u_logic_K22wx43_27636,
      ADR1 => N341,
      ADR2 => N580,
      ADR3 => u_CORTEXM0DS_u_logic_B8nwx4_Havwx4_AND_4151_o_26267,
      O => u_CORTEXM0DS_u_logic_Zz1wx4_25907
    );
  N613_N613_BMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => N616,
      O => N616_0
    );
  u_CORTEXM0DS_u_logic_Duhvx4_SW0_SW0 : X_LUT6
    generic map(
      LOC => "SLICE_X33Y123",
      INIT => X"00000F0F00000F0F"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR3 => '1',
      ADR4 => u_CORTEXM0DS_u_logic_G6pvx4,
      ADR2 => u_CORTEXM0DS_u_logic_Xyk2z4_26477,
      ADR5 => '1',
      O => N613
    );
  u_CORTEXM0DS_u_logic_Mhhvx4_SW0_SW0 : X_LUT5
    generic map(
      LOC => "SLICE_X33Y123",
      INIT => X"000000FF"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR3 => u_CORTEXM0DS_u_logic_Vvx2z4_27373,
      ADR4 => u_CORTEXM0DS_u_logic_G6pvx4,
      ADR2 => '1',
      O => N616
    );
  u_CORTEXM0DS_u_logic_Cjhvx41 : X_LUT6
    generic map(
      LOC => "SLICE_X33Y123",
      INIT => X"FFFFB333FFFF8000"
    )
    port map (
      ADR5 => u_CORTEXM0DS_u_logic_Bnx2z4_28345,
      ADR2 => u_CORTEXM0DS_u_logic_Roh2z4_17_0,
      ADR3 => u_CORTEXM0DS_u_logic_Kvfwx4_W8c2z4_AND_6701_o,
      ADR0 => u_CORTEXM0DS_u_logic_Keqvx4_Ync2z4_AND_6755_o,
      ADR1 => u_CORTEXM0DS_u_logic_G6pvx4,
      ADR4 => u_CORTEXM0DS_u_logic_G6pvx4_Alywx4_AND_4511_o,
      O => u_CORTEXM0DS_u_logic_Cjhvx41_28608
    );
  u_CORTEXM0DS_u_logic_Xsx2z4_u_CORTEXM0DS_u_logic_Xsx2z4_DMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => N408,
      O => N408_0
    );
  u_CORTEXM0DS_u_logic_Xsx2z4_u_CORTEXM0DS_u_logic_Xsx2z4_CMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => N599_pack_5,
      O => N599
    );
  u_CORTEXM0DS_u_logic_Aihvx4_SW0_SW0 : X_LUT6
    generic map(
      LOC => "SLICE_X33Y124",
      INIT => X"AAAAEEEEAAAAEEEE"
    )
    port map (
      ADR3 => '1',
      ADR2 => '1',
      ADR1 => u_ahb_bridge_u_state_machine_HREADY_0,
      ADR4 => u_CORTEXM0DS_u_logic_D9c2z4_K9c2z4_AND_6705_o,
      ADR0 => u_CORTEXM0DS_u_logic_Xsx2z4_26499,
      ADR5 => '1',
      O => N402
    );
  u_CORTEXM0DS_u_logic_Oihvx4_SW0_SW0 : X_LUT5
    generic map(
      LOC => "SLICE_X33Y124",
      INIT => X"FF00FFCC"
    )
    port map (
      ADR0 => '1',
      ADR3 => u_CORTEXM0DS_u_logic_Zpx2z4_26319,
      ADR1 => u_ahb_bridge_u_state_machine_HREADY_0,
      ADR4 => u_CORTEXM0DS_u_logic_D9c2z4_K9c2z4_AND_6705_o,
      ADR2 => '1',
      O => N408
    );
  u_CORTEXM0DS_u_logic_Qp3wx41 : X_LUT6
    generic map(
      LOC => "SLICE_X33Y124",
      INIT => X"4444444444444444"
    )
    port map (
      ADR4 => '1',
      ADR3 => '1',
      ADR2 => '1',
      ADR1 => u_CORTEXM0DS_u_logic_Npk2z4_25818,
      ADR0 => u_CORTEXM0DS_u_logic_Tki2z4_25989,
      ADR5 => '1',
      O => u_CORTEXM0DS_u_logic_Qp3wx4
    );
  u_CORTEXM0DS_u_logic_Qfzvx44_SW2 : X_LUT5
    generic map(
      LOC => "SLICE_X33Y124",
      INIT => X"BFFFBBFF"
    )
    port map (
      ADR2 => u_CORTEXM0DS_u_logic_Nsk2z4_25994,
      ADR4 => u_CORTEXM0DS_u_logic_Aok2z4_25881,
      ADR3 => u_CORTEXM0DS_u_logic_Pri3z4_28_0,
      ADR1 => u_CORTEXM0DS_u_logic_Npk2z4_25818,
      ADR0 => u_CORTEXM0DS_u_logic_Tki2z4_25989,
      O => N599_pack_5
    );
  u_CORTEXM0DS_u_logic_Aihvx4_SW0_SW1 : X_LUT6
    generic map(
      LOC => "SLICE_X33Y124",
      INIT => X"FFFFA000FFFFCCCC"
    )
    port map (
      ADR1 => u_CORTEXM0DS_u_logic_Xsx2z4_26499,
      ADR2 => u_CORTEXM0DS_u_logic_Roh2z4_26_0,
      ADR3 => u_CORTEXM0DS_u_logic_Kvfwx4_W8c2z4_AND_6701_o,
      ADR0 => u_CORTEXM0DS_u_logic_Keqvx4_Ync2z4_AND_6755_o,
      ADR5 => u_CORTEXM0DS_u_logic_G6pvx4,
      ADR4 => u_CORTEXM0DS_u_logic_G6pvx4_Alywx4_AND_4511_o,
      O => N403
    );
  u_CORTEXM0DS_u_logic_Xsx2z4 : X_FF
    generic map(
      LOC => "SLICE_X33Y124",
      INIT => '1'
    )
    port map (
      CE => VCC,
      CLK => NlwBufferSignal_u_CORTEXM0DS_u_logic_Xsx2z4_CLK,
      I => u_CORTEXM0DS_u_logic_Aihvx4_21352,
      O => u_CORTEXM0DS_u_logic_Xsx2z4_26499,
      SET => u_CORTEXM0DS_u_logic_hreset_n_inv,
      RST => GND
    );
  u_CORTEXM0DS_u_logic_Aihvx4 : X_LUT6
    generic map(
      LOC => "SLICE_X33Y124",
      INIT => X"FCF030F0FCFA3050"
    )
    port map (
      ADR3 => u_CORTEXM0DS_u_logic_Keqvx4_Ync2z4_AND_6755_o,
      ADR2 => N402,
      ADR1 => N599,
      ADR4 => N403,
      ADR0 => N598,
      ADR5 => u_CORTEXM0DS_u_logic_Q8rwx4_X8rwx4_AND_3649_o_26339,
      O => u_CORTEXM0DS_u_logic_Aihvx4_21352
    );
  u_CORTEXM0DS_u_logic_Duhvx4_SW0_SW1 : X_LUT6
    generic map(
      LOC => "SLICE_X33Y121",
      INIT => X"47CF000047CFFFFF"
    )
    port map (
      ADR4 => u_CORTEXM0DS_u_logic_G6pvx4,
      ADR1 => u_CORTEXM0DS_u_logic_Kvfwx4_W8c2z4_AND_6701_o,
      ADR0 => u_CORTEXM0DS_u_logic_Keqvx4_Ync2z4_AND_6755_o,
      ADR3 => u_CORTEXM0DS_u_logic_Roh2z4_23_0,
      ADR2 => u_CORTEXM0DS_u_logic_Pri3z4_25_0,
      ADR5 => u_CORTEXM0DS_u_logic_Xyk2z4_26477,
      O => N614
    );
  u_CORTEXM0DS_u_logic_haddr_o_25_1 : X_LUT6
    generic map(
      LOC => "SLICE_X33Y121",
      INIT => X"EECCAA00FEFCFAF0"
    )
    port map (
      ADR0 => u_CORTEXM0DS_u_logic_n16534_23_0,
      ADR3 => u_CORTEXM0DS_u_logic_Mrsvx4,
      ADR2 => u_CORTEXM0DS_u_logic_Gzvvx4,
      ADR5 => u_CORTEXM0DS_u_logic_Nozvx4,
      ADR4 => u_CORTEXM0DS_u_logic_K1wvx4,
      ADR1 => u_CORTEXM0DS_u_logic_Pri3z4_26_0,
      O => HADDR(25)
    );
  u_CORTEXM0DS_u_logic_S6ovx4_Nlovx4_AND_78_o3 : X_LUT6
    generic map(
      LOC => "SLICE_X33Y122",
      INIT => X"33333333FFFFFFFF"
    )
    port map (
      ADR0 => '1',
      ADR4 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR5 => u_CORTEXM0DS_u_logic_Y1pvx4,
      ADR1 => u_CORTEXM0DS_u_logic_Rnovx4,
      O => u_CORTEXM0DS_u_logic_S6ovx4_Nlovx4_AND_78_o3_29715
    );
  u_CORTEXM0DS_u_logic_S6ovx4_Nlovx4_AND_78_o4 : X_LUT6
    generic map(
      LOC => "SLICE_X33Y122",
      INIT => X"FFFFFF5DFFFFFFFF"
    )
    port map (
      ADR2 => u_CORTEXM0DS_u_logic_Z6ovx4,
      ADR5 => u_CORTEXM0DS_u_logic_Vezvx4,
      ADR0 => u_CORTEXM0DS_u_logic_Nhzvx4,
      ADR1 => u_CORTEXM0DS_u_logic_S6ovx4_Nlovx4_AND_78_o1_26427,
      ADR4 => u_CORTEXM0DS_u_logic_S6ovx4_Nlovx4_AND_78_o2_26670,
      ADR3 => u_CORTEXM0DS_u_logic_S6ovx4_Nlovx4_AND_78_o3_29715,
      O => u_CORTEXM0DS_u_logic_S6ovx4_Nlovx4_AND_78_o4_28951
    );
  u_CORTEXM0DS_u_logic_Rnovx41 : X_LUT6
    generic map(
      LOC => "SLICE_X33Y122",
      INIT => X"00000BBB0BBB0BBB"
    )
    port map (
      ADR0 => u_CORTEXM0DS_u_logic_Nozvx4,
      ADR4 => u_CORTEXM0DS_u_logic_Mrsvx4,
      ADR1 => u_CORTEXM0DS_u_logic_Gzvvx4,
      ADR3 => u_CORTEXM0DS_u_logic_K1wvx4,
      ADR5 => u_CORTEXM0DS_u_logic_n16534_23_0,
      ADR2 => u_CORTEXM0DS_u_logic_Pri3z4_26_0,
      O => u_CORTEXM0DS_u_logic_Rnovx4
    );
  u_CORTEXM0DS_u_logic_Lgi3z4 : X_FF
    generic map(
      LOC => "SLICE_X33Y122",
      INIT => '1'
    )
    port map (
      CE => VCC,
      CLK => NlwBufferSignal_u_CORTEXM0DS_u_logic_Lgi3z4_CLK,
      I => u_CORTEXM0DS_u_logic_C1lvx4,
      O => u_CORTEXM0DS_u_logic_Lgi3z4_26246,
      SET => u_CORTEXM0DS_u_logic_hreset_n_inv,
      RST => GND
    );
  u_CORTEXM0DS_u_logic_C1lvx41 : X_LUT6
    generic map(
      LOC => "SLICE_X33Y122",
      INIT => X"5050DCDCFF00FFCC"
    )
    port map (
      ADR1 => u_CORTEXM0DS_u_logic_H3wvx4_26318,
      ADR4 => u_CORTEXM0DS_u_logic_Rnovx4,
      ADR5 => u_CORTEXM0DS_u_logic_Df3wx4,
      ADR3 => u_CORTEXM0DS_u_logic_Lgi3z4_26246,
      ADR2 => u_CORTEXM0DS_u_logic_Zpx2z4_26319,
      ADR0 => u_CORTEXM0DS_u_logic_Pxyvx4,
      O => u_CORTEXM0DS_u_logic_C1lvx4
    );
  u_CORTEXM0DS_u_logic_O403z4 : X_FF
    generic map(
      LOC => "SLICE_X33Y119",
      INIT => '1'
    )
    port map (
      CE => u_CORTEXM0DS_u_logic_Teyvx4,
      CLK => NlwBufferSignal_u_CORTEXM0DS_u_logic_O403z4_CLK,
      I => NlwBufferSignal_u_CORTEXM0DS_u_logic_O403z4_IN,
      O => u_CORTEXM0DS_u_logic_O403z4_26353,
      SET => u_CORTEXM0DS_u_logic_hreset_n_inv,
      RST => GND
    );
  u_CORTEXM0DS_u_logic_U8b2z4_B9b2z4_AND_6575_o7_SW1 : X_LUT6
    generic map(
      LOC => "SLICE_X34Y89",
      INIT => X"FFFFFFFFFFAAFF00"
    )
    port map (
      ADR2 => '1',
      ADR1 => '1',
      ADR4 => u_CORTEXM0DS_u_logic_Uls2z4_27340,
      ADR5 => u_CORTEXM0DS_u_logic_Fxa2z4,
      ADR0 => u_CORTEXM0DS_u_logic_Txa2z4,
      ADR3 => u_CORTEXM0DS_u_logic_Mxa2z4,
      O => N986
    );
  u_CORTEXM0DS_u_logic_U8b2z4_B9b2z4_AND_6575_o7_SW0 : X_LUT6
    generic map(
      LOC => "SLICE_X34Y89",
      INIT => X"FFFFFFFFFFFFFDDD"
    )
    port map (
      ADR2 => u_CORTEXM0DS_u_logic_Uls2z4_27340,
      ADR3 => u_CORTEXM0DS_u_logic_Txa2z4,
      ADR4 => u_CORTEXM0DS_u_logic_Wva2z4,
      ADR1 => u_CORTEXM0DS_u_logic_Fxa2z4,
      ADR5 => u_CORTEXM0DS_u_logic_Mxa2z4,
      ADR0 => u_CORTEXM0DS_u_logic_U8b2z4_B9b2z4_AND_6575_o4,
      O => N985
    );
  u_CORTEXM0DS_u_logic_Txa2z41 : X_LUT6
    generic map(
      LOC => "SLICE_X34Y89",
      INIT => X"0008000000000000"
    )
    port map (
      ADR1 => u_CORTEXM0DS_u_logic_G0w2z4_25948,
      ADR5 => u_CORTEXM0DS_u_logic_Uaj2z4_25947,
      ADR2 => u_CORTEXM0DS_u_logic_R1w2z4_25951,
      ADR4 => u_CORTEXM0DS_u_logic_Trq2z4_25949,
      ADR0 => u_CORTEXM0DS_u_logic_Cam2z4_25950,
      ADR3 => u_CORTEXM0DS_u_logic_Tdp2z4_25946,
      O => u_CORTEXM0DS_u_logic_Txa2z4
    );
  u_CORTEXM0DS_u_logic_Vpovx41 : X_LUT6
    generic map(
      LOC => "SLICE_X33Y120",
      INIT => X"040C44CC050F55FF"
    )
    port map (
      ADR1 => u_CORTEXM0DS_u_logic_U11wx4,
      ADR4 => u_CORTEXM0DS_u_logic_Mrsvx4,
      ADR2 => u_CORTEXM0DS_u_logic_n16534_14_0,
      ADR5 => u_CORTEXM0DS_u_logic_Gzvvx4,
      ADR3 => u_CORTEXM0DS_u_logic_K1wvx4,
      ADR0 => u_CORTEXM0DS_u_logic_Pri3z4_17_0,
      O => u_CORTEXM0DS_u_logic_Vpovx4
    );
  u_CORTEXM0DS_u_logic_S6ovx4_Nlovx4_AND_78_o2 : X_LUT6
    generic map(
      LOC => "SLICE_X33Y120",
      INIT => X"EFFFFFFFFFFFFFFF"
    )
    port map (
      ADR5 => u_CORTEXM0DS_u_logic_Hszvx4,
      ADR1 => u_CORTEXM0DS_u_logic_S1a2z4_Z1a2z4_AND_6449_o,
      ADR0 => u_CORTEXM0DS_u_logic_O42wx4_V42wx4_AND_1277_o,
      ADR4 => u_CORTEXM0DS_u_logic_Fq0wx4,
      ADR3 => u_CORTEXM0DS_u_logic_Bv0wx4,
      ADR2 => u_CORTEXM0DS_u_logic_Vpovx4,
      O => u_CORTEXM0DS_u_logic_S6ovx4_Nlovx4_AND_78_o2_26670
    );
  u_CORTEXM0DS_u_logic_Fq0wx41 : X_LUT6
    generic map(
      LOC => "SLICE_X33Y120",
      INIT => X"101150553033F0FF"
    )
    port map (
      ADR2 => u_CORTEXM0DS_u_logic_Qs0wx4,
      ADR4 => u_CORTEXM0DS_u_logic_Mrsvx4,
      ADR3 => u_CORTEXM0DS_u_logic_Gzvvx4,
      ADR5 => u_CORTEXM0DS_u_logic_K1wvx4,
      ADR1 => u_CORTEXM0DS_u_logic_n16534_16_0,
      ADR0 => u_CORTEXM0DS_u_logic_Pri3z4_19_0,
      O => u_CORTEXM0DS_u_logic_Fq0wx4
    );
  u_CORTEXM0DS_u_logic_W5p2z4 : X_FF
    generic map(
      LOC => "SLICE_X33Y120",
      INIT => '1'
    )
    port map (
      CE => VCC,
      CLK => NlwBufferSignal_u_CORTEXM0DS_u_logic_W5p2z4_CLK,
      I => u_CORTEXM0DS_u_logic_Irjvx4,
      O => u_CORTEXM0DS_u_logic_W5p2z4_26221,
      SET => u_CORTEXM0DS_u_logic_hreset_n_inv,
      RST => GND
    );
  u_CORTEXM0DS_u_logic_Irjvx41 : X_LUT6
    generic map(
      LOC => "SLICE_X33Y120",
      INIT => X"2F20FFFF2F202F20"
    )
    port map (
      ADR5 => u_CORTEXM0DS_u_logic_H3wvx4_26318,
      ADR4 => u_CORTEXM0DS_u_logic_Fq0wx4,
      ADR2 => u_CORTEXM0DS_u_logic_Df3wx4,
      ADR3 => u_CORTEXM0DS_u_logic_W5p2z4_26221,
      ADR0 => u_CORTEXM0DS_u_logic_Bnx2z4_28345,
      ADR1 => u_CORTEXM0DS_u_logic_Pxyvx4,
      O => u_CORTEXM0DS_u_logic_Irjvx4
    );
  u_CORTEXM0DS_u_logic_Nehvx4_SW0_SW1 : X_LUT6
    generic map(
      LOC => "SLICE_X33Y118",
      INIT => X"11DDDDDD1D1D1D1D"
    )
    port map (
      ADR1 => u_CORTEXM0DS_u_logic_G6pvx4,
      ADR5 => u_CORTEXM0DS_u_logic_Kvfwx4_W8c2z4_AND_6701_o,
      ADR3 => u_CORTEXM0DS_u_logic_Keqvx4_Ync2z4_AND_6755_o,
      ADR4 => u_CORTEXM0DS_u_logic_Roh2z4_12_0,
      ADR2 => u_CORTEXM0DS_u_logic_Pri3z4_14_0,
      ADR0 => u_CORTEXM0DS_u_logic_Tme3z4_28023,
      O => N611
    );
  u_CORTEXM0DS_u_logic_Tme3z4 : X_FF
    generic map(
      LOC => "SLICE_X33Y118",
      INIT => '1'
    )
    port map (
      CE => VCC,
      CLK => NlwBufferSignal_u_CORTEXM0DS_u_logic_Tme3z4_CLK,
      I => u_CORTEXM0DS_u_logic_Nehvx4_21219,
      O => u_CORTEXM0DS_u_logic_Tme3z4_28023,
      SET => u_CORTEXM0DS_u_logic_hreset_n_inv,
      RST => GND
    );
  u_CORTEXM0DS_u_logic_Nehvx4 : X_LUT6
    generic map(
      LOC => "SLICE_X33Y118",
      INIT => X"FF11FF01FFDDFFFD"
    )
    port map (
      ADR1 => u_CORTEXM0DS_u_logic_Keqvx4_Ync2z4_AND_6755_o,
      ADR0 => N610_0,
      ADR5 => N611,
      ADR3 => u_CORTEXM0DS_u_logic_G6pvx4_Alywx4_AND_4511_o,
      ADR2 => u_CORTEXM0DS_u_logic_Mb1wx43_28635,
      ADR4 => u_CORTEXM0DS_u_logic_B8nwx4_Havwx4_AND_4151_o_26267,
      O => u_CORTEXM0DS_u_logic_Nehvx4_21219
    );
  u_CORTEXM0DS_u_logic_S1a2z4_Z1a2z4_AND_6449_o1 : X_LUT6
    generic map(
      LOC => "SLICE_X33Y118",
      INIT => X"005100F35151F3F3"
    )
    port map (
      ADR2 => u_CORTEXM0DS_u_logic_Ra1wx4,
      ADR4 => u_CORTEXM0DS_u_logic_Mrsvx4,
      ADR0 => u_CORTEXM0DS_u_logic_n16534_11_0,
      ADR1 => u_CORTEXM0DS_u_logic_Gzvvx4,
      ADR3 => u_CORTEXM0DS_u_logic_K1wvx4,
      ADR5 => u_CORTEXM0DS_u_logic_Pri3z4_14_0,
      O => u_CORTEXM0DS_u_logic_S1a2z4_Z1a2z4_AND_6449_o
    );
  u_CORTEXM0DS_u_logic_Slr2z4 : X_FF
    generic map(
      LOC => "SLICE_X33Y118",
      INIT => '1'
    )
    port map (
      CE => VCC,
      CLK => NlwBufferSignal_u_CORTEXM0DS_u_logic_Slr2z4_CLK,
      I => u_CORTEXM0DS_u_logic_A9jvx4,
      O => u_CORTEXM0DS_u_logic_Slr2z4_28691,
      SET => u_CORTEXM0DS_u_logic_hreset_n_inv,
      RST => GND
    );
  u_CORTEXM0DS_u_logic_A9jvx41 : X_LUT6
    generic map(
      LOC => "SLICE_X33Y118",
      INIT => X"3F33BFBB0C00AEAA"
    )
    port map (
      ADR0 => u_CORTEXM0DS_u_logic_H3wvx4_26318,
      ADR4 => u_CORTEXM0DS_u_logic_S1a2z4_Z1a2z4_AND_6449_o,
      ADR1 => u_CORTEXM0DS_u_logic_Df3wx4,
      ADR5 => u_CORTEXM0DS_u_logic_Slr2z4_28691,
      ADR3 => u_CORTEXM0DS_u_logic_Tme3z4_28023,
      ADR2 => u_CORTEXM0DS_u_logic_Pxyvx4,
      O => u_CORTEXM0DS_u_logic_A9jvx4
    );
  u_CORTEXM0DS_u_logic_Bjd3z4_u_CORTEXM0DS_u_logic_Bjd3z4_CMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => u_CORTEXM0DS_u_logic_U8b2z4_B9b2z4_AND_6575_o6_21392,
      O => u_CORTEXM0DS_u_logic_U8b2z4_B9b2z4_AND_6575_o6_0
    );
  u_CORTEXM0DS_u_logic_U8b2z4_B9b2z4_AND_6575_o5 : X_MUX2
    generic map(
      LOC => "SLICE_X34Y90"
    )
    port map (
      IA => N2003,
      IB => N2004,
      O => u_CORTEXM0DS_u_logic_U8b2z4_B9b2z4_AND_6575_o6_21392,
      SEL => u_CORTEXM0DS_u_logic_Acb2z4_Hcb2z4_AND_6581_o
    );
  u_CORTEXM0DS_u_logic_U8b2z4_B9b2z4_AND_6575_o5_F : X_LUT6
    generic map(
      LOC => "SLICE_X34Y90",
      INIT => X"0003070700333737"
    )
    port map (
      ADR1 => u_CORTEXM0DS_u_logic_Usl2z4_0,
      ADR2 => u_CORTEXM0DS_u_logic_Svs2z4_27616,
      ADR3 => u_CORTEXM0DS_u_logic_Oxuvx4,
      ADR4 => u_CORTEXM0DS_u_logic_Bmb3z4_26583,
      ADR5 => u_CORTEXM0DS_u_logic_Wva2z4,
      ADR0 => u_CORTEXM0DS_u_logic_Iuuvx4,
      O => N2003
    );
  u_CORTEXM0DS_u_logic_U8b2z4_B9b2z4_AND_6575_o5_G : X_LUT6
    generic map(
      LOC => "SLICE_X34Y90",
      INIT => X"000000130000005F"
    )
    port map (
      ADR3 => u_CORTEXM0DS_u_logic_T7d3z4_26582,
      ADR4 => u_CORTEXM0DS_u_logic_Usl2z4_0,
      ADR5 => u_CORTEXM0DS_u_logic_Oxuvx4,
      ADR2 => u_CORTEXM0DS_u_logic_Svs2z4_27616,
      ADR0 => u_CORTEXM0DS_u_logic_Wva2z4,
      ADR1 => u_CORTEXM0DS_u_logic_Bmb3z4_26583,
      O => N2004
    );
  u_CORTEXM0DS_u_logic_U8b2z4_B9b2z4_AND_6575_o6 : X_LUT6
    generic map(
      LOC => "SLICE_X34Y90",
      INIT => X"0101111101013333"
    )
    port map (
      ADR3 => '1',
      ADR0 => u_CORTEXM0DS_u_logic_T7d3z4_26582,
      ADR2 => u_CORTEXM0DS_u_logic_Bmb3z4_26583,
      ADR1 => u_CORTEXM0DS_u_logic_Svs2z4_27616,
      ADR5 => u_CORTEXM0DS_u_logic_Acb2z4_Hcb2z4_AND_6581_o,
      ADR4 => u_CORTEXM0DS_u_logic_Oxuvx4,
      O => u_CORTEXM0DS_u_logic_U8b2z4_B9b2z4_AND_6575_o7
    );
  u_CORTEXM0DS_u_logic_Bjd3z4 : X_FF
    generic map(
      LOC => "SLICE_X34Y90",
      INIT => '0'
    )
    port map (
      CE => u_CORTEXM0DS_u_logic_Z0uvx4,
      CLK => NlwBufferSignal_u_CORTEXM0DS_u_logic_Bjd3z4_CLK,
      I => NlwBufferSignal_u_CORTEXM0DS_u_logic_Bjd3z4_IN,
      O => u_CORTEXM0DS_u_logic_Bjd3z4_26445,
      RST => u_CORTEXM0DS_u_logic_hreset_n_inv,
      SET => GND
    );
  u_CORTEXM0DS_u_logic_Acb2z4_Hcb2z4_AND_6581_o1 : X_LUT6
    generic map(
      LOC => "SLICE_X34Y90",
      INIT => X"0001000000000000"
    )
    port map (
      ADR3 => u_CORTEXM0DS_u_logic_Tdp2z4_25946,
      ADR1 => u_CORTEXM0DS_u_logic_Uaj2z4_25947,
      ADR0 => u_CORTEXM0DS_u_logic_G0w2z4_25948,
      ADR4 => u_CORTEXM0DS_u_logic_Trq2z4_25949,
      ADR2 => u_CORTEXM0DS_u_logic_Cam2z4_25950,
      ADR5 => u_CORTEXM0DS_u_logic_R1w2z4_25951,
      O => u_CORTEXM0DS_u_logic_Acb2z4_Hcb2z4_AND_6581_o
    );
  u_CORTEXM0DS_u_logic_haddr_o_8_1 : X_LUT6
    generic map(
      LOC => "SLICE_X33Y117",
      INIT => X"FFFFCE0ACE0ACE0A"
    )
    port map (
      ADR1 => u_CORTEXM0DS_u_logic_n16534_6_0,
      ADR3 => u_CORTEXM0DS_u_logic_Mrsvx4,
      ADR0 => u_CORTEXM0DS_u_logic_Gzvvx4,
      ADR2 => u_CORTEXM0DS_u_logic_F32wx4,
      ADR4 => u_CORTEXM0DS_u_logic_K1wvx4,
      ADR5 => u_CORTEXM0DS_u_logic_Pri3z4_9_0,
      O => HADDR(8)
    );
  u_CORTEXM0DS_u_logic_haddr_o_6_1 : X_LUT6
    generic map(
      LOC => "SLICE_X33Y117",
      INIT => X"EFCFEECCAF0FAA00"
    )
    port map (
      ADR3 => u_CORTEXM0DS_u_logic_K1wvx4,
      ADR0 => u_CORTEXM0DS_u_logic_Pri3z4_7_0,
      ADR4 => u_CORTEXM0DS_u_logic_Gzvvx4,
      ADR2 => u_CORTEXM0DS_u_logic_Euzvx4,
      ADR5 => u_CORTEXM0DS_u_logic_Mrsvx4,
      ADR1 => u_CORTEXM0DS_u_logic_n16534_4_0,
      O => HADDR(6)
    );
  u_CORTEXM0DS_u_logic_haddr_o_13_1 : X_LUT6
    generic map(
      LOC => "SLICE_X33Y117",
      INIT => X"FFF4FF44F4F44444"
    )
    port map (
      ADR4 => u_CORTEXM0DS_u_logic_n16534_11_0,
      ADR2 => u_CORTEXM0DS_u_logic_Mrsvx4,
      ADR1 => u_CORTEXM0DS_u_logic_Gzvvx4,
      ADR0 => u_CORTEXM0DS_u_logic_Ra1wx4,
      ADR3 => u_CORTEXM0DS_u_logic_K1wvx4,
      ADR5 => u_CORTEXM0DS_u_logic_Pri3z4_14_0,
      O => HADDR(13)
    );
  u_CORTEXM0DS_u_logic_Mis2z4_u_CORTEXM0DS_u_logic_Mis2z4_CMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => N1502,
      O => N1502_0
    );
  u_CORTEXM0DS_u_logic_C7zwx4_J7zwx4_AND_4564_o3_SW2 : X_MUX2
    generic map(
      LOC => "SLICE_X34Y96"
    )
    port map (
      IA => N1771,
      IB => N1772,
      O => N1502,
      SEL => u_CORTEXM0DS_u_logic_Odzwx4_Vdzwx4_AND_4574_o1_27073
    );
  u_CORTEXM0DS_u_logic_C7zwx4_J7zwx4_AND_4564_o3_SW2_F : X_LUT6
    generic map(
      LOC => "SLICE_X34Y96",
      INIT => X"8808800088880000"
    )
    port map (
      ADR0 => u_CORTEXM0DS_u_logic_Hzj2z4_26197,
      ADR1 => u_CORTEXM0DS_u_logic_Aqp2z4_26195,
      ADR4 => N929,
      ADR5 => u_CORTEXM0DS_u_logic_Odzwx4_Vdzwx4_AND_4574_o2_26540,
      ADR2 => u_CORTEXM0DS_u_logic_Fczwx4,
      ADR3 => N930,
      O => N1771
    );
  u_CORTEXM0DS_u_logic_C7zwx4_J7zwx4_AND_4564_o3_SW2_G : X_LUT6
    generic map(
      LOC => "SLICE_X34Y96",
      INIT => X"C0C00000C0C00000"
    )
    port map (
      ADR0 => '1',
      ADR3 => '1',
      ADR5 => '1',
      ADR1 => u_CORTEXM0DS_u_logic_Aqp2z4_26195,
      ADR4 => u_CORTEXM0DS_u_logic_Hzj2z4_26197,
      ADR2 => N930,
      O => N1772
    );
  u_CORTEXM0DS_u_logic_Odzwx4_Vdzwx4_AND_4574_o1 : X_LUT6
    generic map(
      LOC => "SLICE_X34Y96",
      INIT => X"F0FFF0F0A0FFA030"
    )
    port map (
      ADR4 => u_CORTEXM0DS_u_logic_V6zwx4,
      ADR1 => u_CORTEXM0DS_u_logic_Iazwx4,
      ADR0 => u_CORTEXM0DS_u_logic_Ngzwx4,
      ADR3 => u_CORTEXM0DS_u_logic_Pazwx4,
      ADR2 => u_CORTEXM0DS_u_logic_Mczwx4_0,
      ADR5 => u_CORTEXM0DS_u_logic_T5zwx4_0,
      O => u_CORTEXM0DS_u_logic_Odzwx4_Vdzwx4_AND_4574_o1_27073
    );
  u_CORTEXM0DS_u_logic_Mis2z4 : X_FF
    generic map(
      LOC => "SLICE_X34Y96",
      INIT => '0'
    )
    port map (
      CE => u_CORTEXM0DS_u_logic_Vytvx4,
      CLK => NlwBufferSignal_u_CORTEXM0DS_u_logic_Mis2z4_CLK,
      I => NlwBufferSignal_u_CORTEXM0DS_u_logic_Mis2z4_IN,
      O => u_CORTEXM0DS_u_logic_Mis2z4_26740,
      RST => u_CORTEXM0DS_u_logic_hreset_n_inv,
      SET => GND
    );
  u_CORTEXM0DS_u_logic_Pazwx43 : X_LUT6
    generic map(
      LOC => "SLICE_X34Y96",
      INIT => X"FA0AFA0ACFCFC0C0"
    )
    port map (
      ADR1 => N1494,
      ADR2 => u_CORTEXM0DS_u_logic_Zxvwx4,
      ADR5 => u_CORTEXM0DS_u_logic_Iazwx4,
      ADR4 => N1492,
      ADR0 => N1493,
      ADR3 => N1495,
      O => u_CORTEXM0DS_u_logic_Pazwx4
    );
  u_CORTEXM0DS_u_logic_C7zwx4_J7zwx4_AND_4564_o2_SW1 : X_LUT6
    generic map(
      LOC => "SLICE_X34Y97",
      INIT => X"FFFF8F0F8F0F8F0F"
    )
    port map (
      ADR3 => u_CORTEXM0DS_u_logic_Zxvwx4_3(12),
      ADR0 => u_CORTEXM0DS_u_logic_Dpc3z4_28083,
      ADR1 => u_CORTEXM0DS_u_logic_Oar2z4_28084,
      ADR2 => u_CORTEXM0DS_u_logic_V6zwx4,
      ADR5 => u_CORTEXM0DS_u_logic_D4g3z4_25928,
      ADR4 => u_CORTEXM0DS_u_logic_Wuq2z4_27736,
      O => N842
    );
  u_CORTEXM0DS_u_logic_Oar2z4 : X_FF
    generic map(
      LOC => "SLICE_X34Y97",
      INIT => '0'
    )
    port map (
      CE => VCC,
      CLK => NlwBufferSignal_u_CORTEXM0DS_u_logic_Oar2z4_CLK,
      I => u_CORTEXM0DS_u_logic_Nzhvx4,
      O => u_CORTEXM0DS_u_logic_Oar2z4_28084,
      RST => u_CORTEXM0DS_u_logic_hreset_n_inv,
      SET => GND
    );
  u_CORTEXM0DS_u_logic_Nzhvx41 : X_LUT6
    generic map(
      LOC => "SLICE_X34Y97",
      INIT => X"0B080F08BB88FF88"
    )
    port map (
      ADR1 => HWDATA(12),
      ADR4 => u_CORTEXM0DS_u_logic_Yz4wx4,
      ADR0 => u_CORTEXM0DS_u_logic_D9ovx4,
      ADR3 => u_CORTEXM0DS_u_logic_Oar2z4_28084,
      ADR2 => u_CORTEXM0DS_u_logic_Fsyvx4,
      ADR5 => u_CORTEXM0DS_u_logic_Kwa2z4,
      O => u_CORTEXM0DS_u_logic_Nzhvx4
    );
  u_CORTEXM0DS_u_logic_Sx3wx41 : X_LUT6
    generic map(
      LOC => "SLICE_X34Y97",
      INIT => X"CFAFCFFFCFAF0F0F"
    )
    port map (
      ADR5 => u_CORTEXM0DS_u_logic_Izpvx4,
      ADR4 => u_CORTEXM0DS_u_logic_Qr42z4_27355,
      ADR1 => u_CORTEXM0DS_u_logic_Ze1wx4,
      ADR3 => u_CORTEXM0DS_u_logic_Oq42z4,
      ADR0 => u_CORTEXM0DS_u_logic_K55xx4_R55xx4_AND_5295_o,
      ADR2 => u_CORTEXM0DS_u_logic_Y9t2z4_26894,
      O => u_CORTEXM0DS_u_logic_Sx3wx4
    );
  u_CORTEXM0DS_u_logic_Mmux_H3ivx4116 : X_LUT6
    generic map(
      LOC => "SLICE_X34Y97",
      INIT => X"00CCF0FCAAEEFAFE"
    )
    port map (
      ADR1 => u_CORTEXM0DS_u_logic_Y1ivx4_28614,
      ADR3 => u_CORTEXM0DS_u_logic_Hub3z4_26447,
      ADR0 => u_CORTEXM0DS_u_logic_Nzhvx4,
      ADR5 => u_CORTEXM0DS_u_logic_Oar2z4_28084,
      ADR2 => u_CORTEXM0DS_u_logic_Mmux_H3ivx4114_26234,
      ADR4 => u_CORTEXM0DS_u_logic_Sx3wx4,
      O => u_CORTEXM0DS_u_logic_Mmux_H3ivx4115_27234
    );
  N1305_N1305_CMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => u_CORTEXM0DS_u_logic_Tauwx4_Abuwx4_AND_4036_o13_21732,
      O => u_CORTEXM0DS_u_logic_Tauwx4_Abuwx4_AND_4036_o13_0
    );
  u_CORTEXM0DS_u_logic_Tauwx4_Abuwx4_AND_4036_o12 : X_MUX2
    generic map(
      LOC => "SLICE_X34Y104"
    )
    port map (
      IA => N1979,
      IB => N1980,
      O => u_CORTEXM0DS_u_logic_Tauwx4_Abuwx4_AND_4036_o13_21732,
      SEL => u_CORTEXM0DS_u_logic_Kzqvx42_26262
    );
  u_CORTEXM0DS_u_logic_Tauwx4_Abuwx4_AND_4036_o12_F : X_LUT6
    generic map(
      LOC => "SLICE_X34Y104",
      INIT => X"353500003535FFFF"
    )
    port map (
      ADR3 => '1',
      ADR4 => u_CORTEXM0DS_u_logic_E5owx42_26193,
      ADR2 => u_CORTEXM0DS_u_logic_Ozywx4,
      ADR0 => N1306,
      ADR1 => N1023,
      ADR5 => N1180,
      O => N1979
    );
  u_CORTEXM0DS_u_logic_Tauwx4_Abuwx4_AND_4036_o12_G : X_LUT6
    generic map(
      LOC => "SLICE_X34Y104",
      INIT => X"0503F50305F3F5F3"
    )
    port map (
      ADR3 => u_CORTEXM0DS_u_logic_E5owx42_26193,
      ADR2 => u_CORTEXM0DS_u_logic_Ozywx4,
      ADR0 => N1308,
      ADR4 => N1023,
      ADR5 => N1305,
      ADR1 => N1304,
      O => N1980
    );
  u_CORTEXM0DS_u_logic_E5owx44_SW23_G : X_LUT6
    generic map(
      LOC => "SLICE_X34Y104",
      INIT => X"EFAFFFAF20A000A0"
    )
    port map (
      ADR1 => u_CORTEXM0DS_u_logic_Hzj2z4_26197,
      ADR3 => u_CORTEXM0DS_u_logic_Hzywx4,
      ADR2 => u_CORTEXM0DS_u_logic_E5owx43_0,
      ADR0 => N1023,
      ADR5 => N1024,
      ADR4 => u_CORTEXM0DS_u_logic_O6zwx4_Hiuwx4_AND_4562_o,
      O => N1305
    );
  u_CORTEXM0DS_u_logic_E5owx44_SW25_F : X_LUT6
    generic map(
      LOC => "SLICE_X34Y104",
      INIT => X"FAF2FAFA50D05050"
    )
    port map (
      ADR3 => u_CORTEXM0DS_u_logic_Hzj2z4_26197,
      ADR0 => u_CORTEXM0DS_u_logic_Hzywx4,
      ADR1 => u_CORTEXM0DS_u_logic_E5owx43_0,
      ADR2 => N1023,
      ADR5 => N1024,
      ADR4 => u_CORTEXM0DS_u_logic_O6zwx4_Hiuwx4_AND_4562_o,
      O => N1308
    );
  u_CORTEXM0DS_u_logic_Rym2z4_u_CORTEXM0DS_u_logic_Rym2z4_CMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => u_CORTEXM0DS_u_logic_Zyhvx4,
      O => u_CORTEXM0DS_u_logic_Zyhvx4_0
    );
  u_CORTEXM0DS_u_logic_Zyhvx42 : X_MUX2
    generic map(
      LOC => "SLICE_X34Y94"
    )
    port map (
      IA => N1759,
      IB => N1760,
      O => u_CORTEXM0DS_u_logic_Zyhvx4,
      SEL => u_CORTEXM0DS_u_logic_Wq5wx4
    );
  u_CORTEXM0DS_u_logic_Zyhvx42_F : X_LUT6
    generic map(
      LOC => "SLICE_X34Y94",
      INIT => X"00CC00AECCCCAEAE"
    )
    port map (
      ADR1 => u_CORTEXM0DS_u_logic_Rym2z4_26840,
      ADR4 => u_CORTEXM0DS_u_logic_S71wx4,
      ADR2 => u_CORTEXM0DS_u_logic_Yz4wx4,
      ADR0 => u_CORTEXM0DS_u_logic_D9ovx4,
      ADR3 => u_CORTEXM0DS_u_logic_Fsyvx4,
      ADR5 => u_CORTEXM0DS_u_logic_Txa2z4,
      O => N1759
    );
  u_CORTEXM0DS_u_logic_Rym2z4 : X_FF
    generic map(
      LOC => "SLICE_X34Y94",
      INIT => '0'
    )
    port map (
      CE => VCC,
      CLK => NlwBufferSignal_u_CORTEXM0DS_u_logic_Rym2z4_CLK,
      I => u_CORTEXM0DS_u_logic_Zyhvx4,
      O => u_CORTEXM0DS_u_logic_Rym2z4_26840,
      RST => u_CORTEXM0DS_u_logic_hreset_n_inv,
      SET => GND
    );
  u_CORTEXM0DS_u_logic_Zyhvx42_G : X_LUT6
    generic map(
      LOC => "SLICE_X34Y94",
      INIT => X"55114500FF33CF00"
    )
    port map (
      ADR1 => u_CORTEXM0DS_u_logic_Uvzvx4,
      ADR2 => u_CORTEXM0DS_u_logic_Yz4wx4,
      ADR4 => u_CORTEXM0DS_u_logic_D9ovx4,
      ADR3 => u_CORTEXM0DS_u_logic_Rym2z4_26840,
      ADR0 => u_CORTEXM0DS_u_logic_Fsyvx4,
      ADR5 => u_CORTEXM0DS_u_logic_Txa2z4,
      O => N1760
    );
  u_CORTEXM0DS_u_logic_Mmux_Kizwx411 : X_LUT6
    generic map(
      LOC => "SLICE_X34Y94",
      INIT => X"BB08BB88FF00FF00"
    )
    port map (
      ADR3 => u_CORTEXM0DS_u_logic_Cps2z4_27339,
      ADR0 => u_CORTEXM0DS_u_logic_Uls2z4_27340,
      ADR4 => u_CORTEXM0DS_u_logic_Jsc3z4_27341,
      ADR2 => u_CORTEXM0DS_u_logic_Lul2z4_27342,
      ADR5 => u_CORTEXM0DS_u_logic_Tqc3z4_26838,
      ADR1 => u_CORTEXM0DS_u_logic_Rym2z4_26840,
      O => u_CORTEXM0DS_u_logic_Kizwx4
    );
  u_CORTEXM0DS_u_logic_Pazwx43_SW2 : X_LUT6
    generic map(
      LOC => "SLICE_X34Y94",
      INIT => X"F3F7F3FFF7F7FFFF"
    )
    port map (
      ADR5 => u_CORTEXM0DS_u_logic_Jsc3z4_27341,
      ADR0 => u_CORTEXM0DS_u_logic_Tqc3z4_26838,
      ADR3 => u_CORTEXM0DS_u_logic_Lul2z4_27342,
      ADR1 => u_CORTEXM0DS_u_logic_Tib3z4_27184,
      ADR4 => u_CORTEXM0DS_u_logic_Rym2z4_26840,
      ADR2 => u_CORTEXM0DS_u_logic_Kizwx4,
      O => N1494
    );
  u_CORTEXM0DS_u_logic_Mka3z4_u_CORTEXM0DS_u_logic_Mka3z4_BMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => HWDATA_13_pack_8,
      O => HWDATA(13)
    );
  u_CORTEXM0DS_u_logic_Tauwx4_Abuwx4_AND_4036_o4 : X_LUT6
    generic map(
      LOC => "SLICE_X34Y102",
      INIT => X"01030103050F050F"
    )
    port map (
      ADR4 => '1',
      ADR2 => u_CORTEXM0DS_u_logic_M5tvx4,
      ADR1 => u_CORTEXM0DS_u_logic_Wuq2z4_27736,
      ADR3 => u_CORTEXM0DS_u_logic_T5g3z4_25927,
      ADR0 => u_CORTEXM0DS_u_logic_H6tvx4,
      ADR5 => u_CORTEXM0DS_u_logic_Ts5wx4,
      O => u_CORTEXM0DS_u_logic_Tauwx4_Abuwx4_AND_4036_o6
    );
  u_CORTEXM0DS_u_logic_Tauwx4_Abuwx4_AND_4036_o2 : X_LUT6
    generic map(
      LOC => "SLICE_X34Y102",
      INIT => X"01031133050F55FF"
    )
    port map (
      ADR1 => u_CORTEXM0DS_u_logic_Wuq2z4_27736,
      ADR5 => u_CORTEXM0DS_u_logic_Ts5wx4,
      ADR2 => u_CORTEXM0DS_u_logic_T5g3z4_25927,
      ADR4 => u_CORTEXM0DS_u_logic_H6tvx4,
      ADR0 => u_CORTEXM0DS_u_logic_M5tvx4,
      ADR3 => u_CORTEXM0DS_u_logic_D4g3z4_25928,
      O => u_CORTEXM0DS_u_logic_Tauwx4_Abuwx4_AND_4036_o3_25869
    );
  u_CORTEXM0DS_u_logic_Mka3z4 : X_FF
    generic map(
      LOC => "SLICE_X34Y102",
      INIT => '1'
    )
    port map (
      CE => u_CORTEXM0DS_u_logic_C5ovx4,
      CLK => NlwBufferSignal_u_CORTEXM0DS_u_logic_Mka3z4_CLK,
      I => HWDATA(5),
      O => u_CORTEXM0DS_u_logic_Mka3z4_27847,
      SET => u_CORTEXM0DS_u_logic_hreset_n_inv,
      RST => GND
    );
  u_CORTEXM0DS_u_logic_hwdata_o_5_1 : X_LUT6
    generic map(
      LOC => "SLICE_X34Y102",
      INIT => X"5050505050505050"
    )
    port map (
      ADR4 => '1',
      ADR1 => '1',
      ADR3 => '1',
      ADR2 => u_CORTEXM0DS_u_logic_Y9t2z4_26894,
      ADR0 => u_CORTEXM0DS_u_logic_Hf4xx4_Of4xx4_AND_5191_o,
      ADR5 => '1',
      O => HWDATA(5)
    );
  u_CORTEXM0DS_u_logic_Mmux_hwdata_o_13_11 : X_LUT5
    generic map(
      LOC => "SLICE_X34Y102",
      INIT => X"00FF407F"
    )
    port map (
      ADR1 => u_CORTEXM0DS_u_logic_Qr42z4_27355,
      ADR3 => u_CORTEXM0DS_u_logic_Hc1wx4,
      ADR4 => u_CORTEXM0DS_u_logic_Oq42z4,
      ADR2 => u_CORTEXM0DS_u_logic_Y9t2z4_26894,
      ADR0 => u_CORTEXM0DS_u_logic_Hf4xx4_Of4xx4_AND_5191_o,
      O => HWDATA_13_pack_8
    );
  u_CORTEXM0DS_u_logic_T5g3z4 : X_FF
    generic map(
      LOC => "SLICE_X34Y102",
      INIT => '1'
    )
    port map (
      CE => u_CORTEXM0DS_u_logic_C5ovx4,
      CLK => NlwBufferSignal_u_CORTEXM0DS_u_logic_T5g3z4_CLK,
      I => NlwBufferSignal_u_CORTEXM0DS_u_logic_T5g3z4_IN,
      O => u_CORTEXM0DS_u_logic_T5g3z4_25927,
      SET => u_CORTEXM0DS_u_logic_hreset_n_inv,
      RST => GND
    );
  u_CORTEXM0DS_u_logic_Tauwx4_Abuwx4_AND_4036_o521 : X_LUT6
    generic map(
      LOC => "SLICE_X34Y102",
      INIT => X"FFFFFFFFFFFFF7FF"
    )
    port map (
      ADR5 => u_CORTEXM0DS_u_logic_Lz93z4_26157,
      ADR2 => u_CORTEXM0DS_u_logic_Ffs2z4_26159,
      ADR4 => u_CORTEXM0DS_u_logic_Kop2z4_26162,
      ADR1 => u_CORTEXM0DS_u_logic_T5g3z4_25927,
      ADR3 => u_CORTEXM0DS_u_logic_Mjl2z4_26160,
      ADR0 => u_CORTEXM0DS_u_logic_J6i2z4_26161,
      O => u_CORTEXM0DS_u_logic_Tauwx4_Abuwx4_AND_4036_o52
    );
  u_CORTEXM0DS_u_logic_Hzj2z4_u_CORTEXM0DS_u_logic_Hzj2z4_BMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => N937,
      O => N937_0
    );
  u_CORTEXM0DS_u_logic_U8b2z4_B9b2z4_AND_6575_o2 : X_LUT6
    generic map(
      LOC => "SLICE_X34Y93",
      INIT => X"0000000000A0A0A0"
    )
    port map (
      ADR1 => '1',
      ADR3 => u_CORTEXM0DS_u_logic_Qrp2z4_26196,
      ADR4 => u_CORTEXM0DS_u_logic_Fxa2z4,
      ADR5 => N961,
      ADR2 => u_CORTEXM0DS_u_logic_U8b2z4_B9b2z4_AND_6575_o4,
      ADR0 => u_CORTEXM0DS_u_logic_SF2052,
      O => u_CORTEXM0DS_u_logic_U8b2z4_B9b2z4_AND_6575_o2_27657
    );
  u_CORTEXM0DS_u_logic_Hzj2z4 : X_FF
    generic map(
      LOC => "SLICE_X34Y93",
      INIT => '0'
    )
    port map (
      CE => VCC,
      CLK => NlwBufferSignal_u_CORTEXM0DS_u_logic_Hzj2z4_CLK,
      I => u_CORTEXM0DS_u_logic_M5mvx4_21490,
      O => u_CORTEXM0DS_u_logic_Hzj2z4_26197,
      RST => u_CORTEXM0DS_u_logic_hreset_n_inv,
      SET => GND
    );
  u_CORTEXM0DS_u_logic_M5mvx4 : X_LUT6
    generic map(
      LOC => "SLICE_X34Y93",
      INIT => X"EFAAFFFACF00FFF0"
    )
    port map (
      ADR3 => N180,
      ADR1 => u_CORTEXM0DS_u_logic_Vr32z4_Cs32z4_AND_5569_o,
      ADR2 => u_CORTEXM0DS_u_logic_Pmvvx4,
      ADR4 => u_CORTEXM0DS_u_logic_E132z4_L132z4_AND_5465_o,
      ADR0 => u_CORTEXM0DS_u_logic_S5b3z4_26914,
      ADR5 => u_CORTEXM0DS_u_logic_Rbmvx42,
      O => u_CORTEXM0DS_u_logic_M5mvx4_21490
    );
  u_CORTEXM0DS_u_logic_M5mvx4_SW0 : X_LUT6
    generic map(
      LOC => "SLICE_X34Y93",
      INIT => X"22AA22AA22AA22AA"
    )
    port map (
      ADR2 => '1',
      ADR4 => '1',
      ADR0 => u_CORTEXM0DS_u_logic_Hzj2z4_26197,
      ADR1 => u_CORTEXM0DS_u_logic_Fsyvx4,
      ADR3 => u_CORTEXM0DS_u_logic_Fxa2z4,
      ADR5 => '1',
      O => N180
    );
  u_CORTEXM0DS_u_logic_O6zwx4_Hiuwx4_AND_4562_o1_SW4 : X_LUT5
    generic map(
      LOC => "SLICE_X34Y93",
      INIT => X"5555FFFF"
    )
    port map (
      ADR2 => '1',
      ADR4 => u_CORTEXM0DS_u_logic_Aqp2z4_26195,
      ADR0 => u_CORTEXM0DS_u_logic_Hzj2z4_26197,
      ADR3 => '1',
      ADR1 => '1',
      O => N937
    );
  u_CORTEXM0DS_u_logic_Fxa2z41 : X_LUT6
    generic map(
      LOC => "SLICE_X34Y93",
      INIT => X"0400000000000000"
    )
    port map (
      ADR0 => u_CORTEXM0DS_u_logic_Tdp2z4_25946,
      ADR1 => u_CORTEXM0DS_u_logic_Uaj2z4_25947,
      ADR5 => u_CORTEXM0DS_u_logic_G0w2z4_25948,
      ADR2 => u_CORTEXM0DS_u_logic_Trq2z4_25949,
      ADR4 => u_CORTEXM0DS_u_logic_Cam2z4_25950,
      ADR3 => u_CORTEXM0DS_u_logic_R1w2z4_25951,
      O => u_CORTEXM0DS_u_logic_Fxa2z4
    );
  N1180_N1180_CMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => N1024_pack_10,
      O => N1024
    );
  u_CORTEXM0DS_u_logic_Kzqvx43_SW2_SW1 : X_MUX2
    generic map(
      LOC => "SLICE_X34Y103"
    )
    port map (
      IA => N1264,
      IB => N1265,
      O => N1024_pack_10,
      SEL => u_CORTEXM0DS_u_logic_Tauwx4_Abuwx4_AND_4036_o12_28538
    );
  u_CORTEXM0DS_u_logic_Kzqvx43_SW2_SW1_F : X_LUT6
    generic map(
      LOC => "SLICE_X34Y103",
      INIT => X"BFFFBBBBFFFFBBBB"
    )
    port map (
      ADR0 => u_CORTEXM0DS_u_logic_D4g3z4_25928,
      ADR1 => u_CORTEXM0DS_u_logic_Tauwx4_Abuwx4_AND_4036_o1_25894,
      ADR5 => u_CORTEXM0DS_u_logic_Tauwx4_Abuwx4_AND_4036_o52,
      ADR3 => u_CORTEXM0DS_u_logic_Wfuwx4,
      ADR4 => N1387,
      ADR2 => u_CORTEXM0DS_u_logic_Tauwx4_Abuwx4_AND_4036_o4_25898,
      O => N1264
    );
  u_CORTEXM0DS_u_logic_Kzqvx43_SW2_SW1_G : X_LUT6
    generic map(
      LOC => "SLICE_X34Y103",
      INIT => X"DFFFFFFFCCCCFFFF"
    )
    port map (
      ADR1 => u_CORTEXM0DS_u_logic_D4g3z4_25928,
      ADR5 => N1468_0,
      ADR4 => u_CORTEXM0DS_u_logic_Tauwx4_Abuwx4_AND_4036_o1_25894,
      ADR0 => u_CORTEXM0DS_u_logic_Tauwx4_Abuwx4_AND_4036_o52,
      ADR3 => u_CORTEXM0DS_u_logic_Wfuwx4,
      ADR2 => u_CORTEXM0DS_u_logic_Tauwx4_Abuwx4_AND_4036_o4_25898,
      O => N1265
    );
  u_CORTEXM0DS_u_logic_E5owx44_SW22 : X_LUT6
    generic map(
      LOC => "SLICE_X34Y103",
      INIT => X"CCCDCCCCCCC8CCCC"
    )
    port map (
      ADR0 => u_CORTEXM0DS_u_logic_Wbk2z4_26232,
      ADR2 => u_CORTEXM0DS_u_logic_Hzj2z4_26197,
      ADR3 => u_CORTEXM0DS_u_logic_S4pwx4,
      ADR1 => N1023,
      ADR5 => N1024,
      ADR4 => u_CORTEXM0DS_u_logic_O6zwx4_Hiuwx4_AND_4562_o,
      O => N1180
    );
  u_CORTEXM0DS_u_logic_E5owx44_SW23_F : X_LUT6
    generic map(
      LOC => "SLICE_X34Y103",
      INIT => X"CCEECC44CCCCCCCC"
    )
    port map (
      ADR2 => '1',
      ADR3 => u_CORTEXM0DS_u_logic_Hzj2z4_26197,
      ADR0 => u_CORTEXM0DS_u_logic_E5owx43_0,
      ADR4 => N1023,
      ADR1 => N1024,
      ADR5 => u_CORTEXM0DS_u_logic_O6zwx4_Hiuwx4_AND_4562_o,
      O => N1304
    );
  u_CORTEXM0DS_u_logic_Mmux_Ngzwx411 : X_LUT6
    generic map(
      LOC => "SLICE_X34Y95",
      INIT => X"F3FFC000FFFF0000"
    )
    port map (
      ADR0 => '1',
      ADR1 => u_CORTEXM0DS_u_logic_Dpc3z4_28083,
      ADR2 => u_CORTEXM0DS_u_logic_Pab3z4_27209,
      ADR5 => u_CORTEXM0DS_u_logic_Oar2z4_28084,
      ADR4 => u_CORTEXM0DS_u_logic_Mis2z4_26740,
      ADR3 => u_CORTEXM0DS_u_logic_Zxvwx4_3(12),
      O => u_CORTEXM0DS_u_logic_Ngzwx4
    );
  u_CORTEXM0DS_u_logic_Dpc3z4 : X_FF
    generic map(
      LOC => "SLICE_X34Y95",
      INIT => '0'
    )
    port map (
      CE => VCC,
      CLK => NlwBufferSignal_u_CORTEXM0DS_u_logic_Dpc3z4_CLK,
      I => u_CORTEXM0DS_u_logic_D3nvx4,
      O => u_CORTEXM0DS_u_logic_Dpc3z4_28083,
      RST => u_CORTEXM0DS_u_logic_hreset_n_inv,
      SET => GND
    );
  u_CORTEXM0DS_u_logic_D3nvx41 : X_LUT6
    generic map(
      LOC => "SLICE_X34Y95",
      INIT => X"FDFF000275FF008A"
    )
    port map (
      ADR2 => u_CORTEXM0DS_u_logic_Ze1wx4,
      ADR1 => u_CORTEXM0DS_u_logic_Wq5wx4,
      ADR5 => u_CORTEXM0DS_u_logic_K55xx4_R55xx4_AND_5295_o,
      ADR4 => u_CORTEXM0DS_u_logic_Dpc3z4_28083,
      ADR0 => u_CORTEXM0DS_u_logic_Zyovx4,
      ADR3 => u_CORTEXM0DS_u_logic_J6i2z4_26161,
      O => u_CORTEXM0DS_u_logic_D3nvx4
    );
  u_CORTEXM0DS_u_logic_Pazwx41 : X_LUT6
    generic map(
      LOC => "SLICE_X34Y95",
      INIT => X"CC4CCC04CCCCCC44"
    )
    port map (
      ADR2 => u_CORTEXM0DS_u_logic_Pab3z4_27209,
      ADR0 => u_CORTEXM0DS_u_logic_Tib3z4_27184,
      ADR4 => u_CORTEXM0DS_u_logic_Kizwx4,
      ADR3 => u_CORTEXM0DS_u_logic_V6zwx4,
      ADR5 => u_CORTEXM0DS_u_logic_Iazwx4,
      ADR1 => u_CORTEXM0DS_u_logic_Zxvwx4,
      O => u_CORTEXM0DS_u_logic_Pazwx41_26390
    );
  u_CORTEXM0DS_u_logic_Odzwx4_Vdzwx4_AND_4574_o3_SW3 : X_LUT6
    generic map(
      LOC => "SLICE_X34Y95",
      INIT => X"0F7F0FFF0F080F00"
    )
    port map (
      ADR0 => u_CORTEXM0DS_u_logic_Wuq2z4_27736,
      ADR1 => u_CORTEXM0DS_u_logic_D4g3z4_25928,
      ADR5 => u_CORTEXM0DS_u_logic_Iazwx4,
      ADR2 => u_CORTEXM0DS_u_logic_Ngzwx4,
      ADR4 => u_CORTEXM0DS_u_logic_Pazwx42_29069,
      ADR3 => u_CORTEXM0DS_u_logic_Pazwx41_26390,
      O => N929
    );
  u_CORTEXM0DS_u_logic_Fczwx4_u_CORTEXM0DS_u_logic_Fczwx4_AMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => N1405_pack_1,
      O => N1405
    );
  u_CORTEXM0DS_u_logic_Mmux_Fczwx411 : X_LUT6
    generic map(
      LOC => "SLICE_X34Y98",
      INIT => X"AAAA8888FFF000C0"
    )
    port map (
      ADR0 => u_CORTEXM0DS_u_logic_Tib3z4_27184,
      ADR2 => u_CORTEXM0DS_u_logic_Vgs2z4_27185,
      ADR3 => N1405,
      ADR4 => u_CORTEXM0DS_u_logic_Kizwx4,
      ADR1 => u_CORTEXM0DS_u_logic_V6zwx4,
      ADR5 => u_CORTEXM0DS_u_logic_Zxvwx4,
      O => u_CORTEXM0DS_u_logic_Fczwx4
    );
  u_CORTEXM0DS_u_logic_haddr_o_1_1 : X_LUT6
    generic map(
      LOC => "SLICE_X34Y98",
      INIT => X"0505000005050000"
    )
    port map (
      ADR3 => '1',
      ADR1 => '1',
      ADR0 => u_CORTEXM0DS_u_logic_Loyvx4_27606,
      ADR4 => u_CORTEXM0DS_u_logic_Qr42z4_27355,
      ADR2 => u_CORTEXM0DS_u_logic_Lma2z4_Sma2z4_AND_6530_o,
      ADR5 => '1',
      O => HADDR(1)
    );
  u_CORTEXM0DS_u_logic_Mmux_Fczwx411_SW0 : X_LUT5
    generic map(
      LOC => "SLICE_X34Y98",
      INIT => X"33FF33FF"
    )
    port map (
      ADR3 => u_CORTEXM0DS_u_logic_Wuq2z4_27736,
      ADR1 => u_CORTEXM0DS_u_logic_D4g3z4_25928,
      ADR2 => '1',
      ADR0 => '1',
      ADR4 => '1',
      O => N1405_pack_1
    );
  u_CORTEXM0DS_u_logic_E5owx44_SW4_SW0 : X_LUT6
    generic map(
      LOC => "SLICE_X34Y92",
      INIT => X"FFFFFBFBFFFFFFFB"
    )
    port map (
      ADR0 => u_CORTEXM0DS_u_logic_Wbk2z4_26232,
      ADR4 => u_CORTEXM0DS_u_logic_Aqp2z4_26195,
      ADR3 => u_CORTEXM0DS_u_logic_Qrp2z4_26196,
      ADR1 => u_CORTEXM0DS_u_logic_Hzj2z4_26197,
      ADR2 => u_CORTEXM0DS_u_logic_S4pwx4,
      ADR5 => N90,
      O => N1714
    );
  u_CORTEXM0DS_u_logic_E5owx44_SW4_SW2 : X_LUT6
    generic map(
      LOC => "SLICE_X34Y92",
      INIT => X"FFAEFFAAFFAAFFAA"
    )
    port map (
      ADR3 => u_CORTEXM0DS_u_logic_Wbk2z4_26232,
      ADR1 => u_CORTEXM0DS_u_logic_Aqp2z4_26195,
      ADR2 => u_CORTEXM0DS_u_logic_Qrp2z4_26196,
      ADR5 => u_CORTEXM0DS_u_logic_Hzj2z4_26197,
      ADR0 => u_CORTEXM0DS_u_logic_S4pwx4,
      ADR4 => N90,
      O => N1716
    );
  u_CORTEXM0DS_u_logic_E5owx44_SW4 : X_LUT6
    generic map(
      LOC => "SLICE_X34Y92",
      INIT => X"CCCCF0F0FF00AAAA"
    )
    port map (
      ADR2 => N1715,
      ADR1 => N1717_0,
      ADR4 => u_CORTEXM0DS_u_logic_Vzywx4,
      ADR5 => u_CORTEXM0DS_u_logic_O6zwx4_Hiuwx4_AND_4562_o,
      ADR0 => N1714,
      ADR3 => N1716,
      O => N697
    );
  u_CORTEXM0DS_u_logic_Ze1wx45_SW0 : X_LUT6
    generic map(
      LOC => "SLICE_X34Y110",
      INIT => X"FFFFFF00FFFFFF00"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR5 => '1',
      ADR4 => u_CORTEXM0DS_u_logic_Svk2z4_25841,
      ADR3 => u_CORTEXM0DS_u_logic_H3d3z4_25834,
      O => N1370
    );
  u_CORTEXM0DS_u_logic_Ze1wx45_SW1 : X_LUT6
    generic map(
      LOC => "SLICE_X34Y110",
      INIT => X"F0F0FFFF0FFF0FFF"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR4 => u_CORTEXM0DS_u_logic_Kt43z4_27263,
      ADR3 => u_CORTEXM0DS_u_logic_Bk33z4_26855,
      ADR5 => u_CORTEXM0DS_u_logic_Svk2z4_25841,
      ADR2 => u_CORTEXM0DS_u_logic_H3d3z4_25834,
      O => N1371
    );
  u_CORTEXM0DS_u_logic_Bk33z4 : X_FF
    generic map(
      LOC => "SLICE_X34Y110",
      INIT => '1'
    )
    port map (
      CE => u_CORTEXM0DS_u_logic_Ydyvx4_0,
      CLK => NlwBufferSignal_u_CORTEXM0DS_u_logic_Bk33z4_CLK,
      I => NlwBufferSignal_u_CORTEXM0DS_u_logic_Bk33z4_IN,
      O => u_CORTEXM0DS_u_logic_Bk33z4_26855,
      SET => u_CORTEXM0DS_u_logic_hreset_n_inv,
      RST => GND
    );
  u_CORTEXM0DS_u_logic_Ze1wx45 : X_LUT6
    generic map(
      LOC => "SLICE_X34Y110",
      INIT => X"FECEFFCFF2C2F3C3"
    )
    port map (
      ADR4 => u_CORTEXM0DS_u_logic_Rr93z4_27401,
      ADR1 => u_CORTEXM0DS_u_logic_Yaz2z4_25842,
      ADR2 => u_CORTEXM0DS_u_logic_T1d3z4_25833,
      ADR5 => N1372,
      ADR0 => N1370,
      ADR3 => N1371,
      O => u_CORTEXM0DS_u_logic_Ze1wx45_27695
    );
  u_CORTEXM0DS_u_logic_C61wx43 : X_LUT6
    generic map(
      LOC => "SLICE_X34Y110",
      INIT => X"C400C4C4F500F5F5"
    )
    port map (
      ADR5 => u_CORTEXM0DS_u_logic_Gq43z4_27061,
      ADR4 => u_CORTEXM0DS_u_logic_Xg33z4_27377,
      ADR0 => u_CORTEXM0DS_u_logic_Pz53z4_27412,
      ADR3 => u_CORTEXM0DS_u_logic_Gsc2z4_Erc2z4_OR_1317_o,
      ADR1 => u_CORTEXM0DS_u_logic_Gsc2z4_Ptc2z4_OR_1318_o,
      ADR2 => u_CORTEXM0DS_u_logic_Gsc2z4_Lrc2z4_OR_1319_o,
      O => u_CORTEXM0DS_u_logic_C61wx43_28695
    );
  u_CORTEXM0DS_u_logic_K22wx42 : X_LUT6
    generic map(
      LOC => "SLICE_X34Y114",
      INIT => X"FAC0FAC0FAC0C0C0"
    )
    port map (
      ADR5 => u_CORTEXM0DS_u_logic_Uenwx4_Dgnwx4_AND_4164_o,
      ADR0 => u_CORTEXM0DS_u_logic_Tanwx4_D8vwx4_AND_4142_o_26724,
      ADR1 => u_CORTEXM0DS_u_logic_K22wx461,
      ADR3 => u_CORTEXM0DS_u_logic_K22wx41_0,
      ADR2 => u_CORTEXM0DS_u_logic_P7owx4_W7owx4_AND_3334_o,
      ADR4 => u_CORTEXM0DS_u_logic_K1owx4_R1owx4_AND_3319_o,
      O => u_CORTEXM0DS_u_logic_K22wx42_27635
    );
  u_CORTEXM0DS_u_logic_K1owx4_R1owx4_AND_3319_o6 : X_LUT6
    generic map(
      LOC => "SLICE_X34Y114",
      INIT => X"FFFFF0C0FAAAF080"
    )
    port map (
      ADR3 => u_CORTEXM0DS_u_logic_K1owx4_R1owx4_AND_3319_o4,
      ADR1 => u_CORTEXM0DS_u_logic_K1owx4_R1owx4_AND_3319_o5_28698,
      ADR2 => u_CORTEXM0DS_u_logic_K1owx4_R1owx4_AND_3319_o3_28178,
      ADR4 => u_CORTEXM0DS_u_logic_K1owx4_R1owx4_AND_3319_o2_28697,
      ADR5 => N912,
      ADR0 => u_CORTEXM0DS_u_logic_E5owx4,
      O => u_CORTEXM0DS_u_logic_K1owx4_R1owx4_AND_3319_o
    );
  u_CORTEXM0DS_u_logic_I21wx4 : X_LUT6
    generic map(
      LOC => "SLICE_X34Y114",
      INIT => X"FFF00000CCC00000"
    )
    port map (
      ADR0 => '1',
      ADR2 => u_CORTEXM0DS_u_logic_S9rwx4_Vhvwx4_AND_4177_o,
      ADR1 => u_CORTEXM0DS_u_logic_Uenwx4_Lcvwx4_AND_4235_o,
      ADR4 => N6,
      ADR5 => u_CORTEXM0DS_u_logic_P7owx4_W7owx4_AND_3334_o,
      ADR3 => u_CORTEXM0DS_u_logic_K1owx4_R1owx4_AND_3319_o,
      O => u_CORTEXM0DS_u_logic_I21wx4_26413
    );
  u_CORTEXM0DS_u_logic_N8o2z4 : X_FF
    generic map(
      LOC => "SLICE_X34Y114",
      INIT => '1'
    )
    port map (
      CE => u_CORTEXM0DS_u_logic_Afyvx4,
      CLK => NlwBufferSignal_u_CORTEXM0DS_u_logic_N8o2z4_CLK,
      I => u_CORTEXM0DS_u_logic_Qz0wx4_25905,
      O => u_CORTEXM0DS_u_logic_N8o2z4_26899,
      SET => u_CORTEXM0DS_u_logic_hreset_n_inv,
      RST => GND
    );
  u_CORTEXM0DS_u_logic_Qz0wx4 : X_LUT6
    generic map(
      LOC => "SLICE_X34Y114",
      INIT => X"AAFFAAFFAAFFACFF"
    )
    port map (
      ADR1 => N1130,
      ADR0 => N1131,
      ADR5 => u_CORTEXM0DS_u_logic_Uqwwx4_Brwwx4_AND_4324_o10_26019,
      ADR4 => u_CORTEXM0DS_u_logic_Uqwwx4_Brwwx4_AND_4324_o7_26020,
      ADR2 => u_CORTEXM0DS_u_logic_Uqwwx4_Brwwx4_AND_4324_o4_26021,
      ADR3 => u_CORTEXM0DS_u_logic_I21wx4_26413,
      O => u_CORTEXM0DS_u_logic_Qz0wx4_25905
    );
  u_CORTEXM0DS_u_logic_Ro43z4_u_CORTEXM0DS_u_logic_Ro43z4_DMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => u_CORTEXM0DS_u_logic_n16534(15),
      O => u_CORTEXM0DS_u_logic_n16534_15_0
    );
  u_CORTEXM0DS_u_logic_Ro43z4_u_CORTEXM0DS_u_logic_Ro43z4_CMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => u_CORTEXM0DS_u_logic_n16534(14),
      O => u_CORTEXM0DS_u_logic_n16534_14_0
    );
  u_CORTEXM0DS_u_logic_Ro43z4_u_CORTEXM0DS_u_logic_Ro43z4_BMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => u_CORTEXM0DS_u_logic_n16534(13),
      O => u_CORTEXM0DS_u_logic_n16534_13_0
    );
  u_CORTEXM0DS_u_logic_Ro43z4_u_CORTEXM0DS_u_logic_Ro43z4_AMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => u_CORTEXM0DS_u_logic_n16534(12),
      O => u_CORTEXM0DS_u_logic_n16534_12_0
    );
  u_CORTEXM0DS_u_logic_Ro43z4 : X_FF
    generic map(
      LOC => "SLICE_X34Y119",
      INIT => '1'
    )
    port map (
      CE => u_CORTEXM0DS_u_logic_Rdyvx4_0,
      CLK => NlwBufferSignal_u_CORTEXM0DS_u_logic_Ro43z4_CLK,
      I => NlwBufferSignal_u_CORTEXM0DS_u_logic_Ro43z4_IN,
      O => u_CORTEXM0DS_u_logic_Ro43z4_27353,
      SET => u_CORTEXM0DS_u_logic_hreset_n_inv,
      RST => GND
    );
  u_CORTEXM0DS_u_logic_Plx2z4_rt : X_LUT6
    generic map(
      LOC => "SLICE_X34Y119",
      INIT => X"FF00FF00FF00FF00"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR4 => '1',
      ADR3 => u_CORTEXM0DS_u_logic_Plx2z4_28343,
      ADR5 => '1',
      O => u_CORTEXM0DS_u_logic_Ro43z4_u_CORTEXM0DS_u_logic_Plx2z4_rt
    );
  ahbmo_htrans_0_OBUF_1_50_D5LUT : X_LUT5
    generic map(
      LOC => "SLICE_X34Y119",
      INIT => X"00000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      O => NLW_ahbmo_htrans_0_OBUF_1_50_D5LUT_O_UNCONNECTED
    );
  u_CORTEXM0DS_u_logic_Madd_n16534_cy_15_Q : X_CARRY4
    generic map(
      LOC => "SLICE_X34Y119"
    )
    port map (
      CI => u_CORTEXM0DS_u_logic_Madd_n16534_cy_11_Q_28336,
      CYINIT => '0',
      CO(3) => u_CORTEXM0DS_u_logic_Madd_n16534_cy_15_Q_28342,
      CO(2) => NLW_u_CORTEXM0DS_u_logic_Madd_n16534_cy_15_CO_2_UNCONNECTED,
      CO(1) => NLW_u_CORTEXM0DS_u_logic_Madd_n16534_cy_15_CO_1_UNCONNECTED,
      CO(0) => NLW_u_CORTEXM0DS_u_logic_Madd_n16534_cy_15_CO_0_UNCONNECTED,
      DI(3) => '0',
      DI(2) => '0',
      DI(1) => '0',
      DI(0) => '0',
      O(3) => u_CORTEXM0DS_u_logic_n16534(15),
      O(2) => u_CORTEXM0DS_u_logic_n16534(14),
      O(1) => u_CORTEXM0DS_u_logic_n16534(13),
      O(0) => u_CORTEXM0DS_u_logic_n16534(12),
      S(3) => u_CORTEXM0DS_u_logic_Ro43z4_u_CORTEXM0DS_u_logic_Plx2z4_rt,
      S(2) => u_CORTEXM0DS_u_logic_Ro43z4_u_CORTEXM0DS_u_logic_Dkx2z4_rt,
      S(1) => u_CORTEXM0DS_u_logic_Ro43z4_u_CORTEXM0DS_u_logic_Jwf3z4_rt,
      S(0) => u_CORTEXM0DS_u_logic_Ro43z4_u_CORTEXM0DS_u_logic_Rix2z4_rt
    );
  u_CORTEXM0DS_u_logic_Dkx2z4_rt : X_LUT6
    generic map(
      LOC => "SLICE_X34Y119",
      INIT => X"FFFF0000FFFF0000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => u_CORTEXM0DS_u_logic_Dkx2z4_28341,
      ADR5 => '1',
      O => u_CORTEXM0DS_u_logic_Ro43z4_u_CORTEXM0DS_u_logic_Dkx2z4_rt
    );
  ahbmo_htrans_0_OBUF_1_51_C5LUT : X_LUT5
    generic map(
      LOC => "SLICE_X34Y119",
      INIT => X"00000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      O => NLW_ahbmo_htrans_0_OBUF_1_51_C5LUT_O_UNCONNECTED
    );
  u_CORTEXM0DS_u_logic_Jwf3z4_rt : X_LUT6
    generic map(
      LOC => "SLICE_X34Y119",
      INIT => X"CCCCCCCCCCCCCCCC"
    )
    port map (
      ADR0 => '1',
      ADR4 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR1 => u_CORTEXM0DS_u_logic_Jwf3z4_28339,
      ADR5 => '1',
      O => u_CORTEXM0DS_u_logic_Ro43z4_u_CORTEXM0DS_u_logic_Jwf3z4_rt
    );
  ahbmo_htrans_0_OBUF_1_52_B5LUT : X_LUT5
    generic map(
      LOC => "SLICE_X34Y119",
      INIT => X"00000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      O => NLW_ahbmo_htrans_0_OBUF_1_52_B5LUT_O_UNCONNECTED
    );
  u_CORTEXM0DS_u_logic_Rix2z4_rt : X_LUT6
    generic map(
      LOC => "SLICE_X34Y119",
      INIT => X"FF00FF00FF00FF00"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR4 => '1',
      ADR3 => u_CORTEXM0DS_u_logic_Rix2z4_26703,
      ADR5 => '1',
      O => u_CORTEXM0DS_u_logic_Ro43z4_u_CORTEXM0DS_u_logic_Rix2z4_rt
    );
  ahbmo_htrans_0_OBUF_1_53_A5LUT : X_LUT5
    generic map(
      LOC => "SLICE_X34Y119",
      INIT => X"00000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      O => NLW_ahbmo_htrans_0_OBUF_1_53_A5LUT_O_UNCONNECTED
    );
  u_CORTEXM0DS_u_logic_C61wx45_SW0 : X_LUT6
    generic map(
      LOC => "SLICE_X34Y111",
      INIT => X"CF0FFFFFFFFFFFFF"
    )
    port map (
      ADR0 => '1',
      ADR2 => u_CORTEXM0DS_u_logic_Hmqwx4,
      ADR5 => u_CORTEXM0DS_u_logic_C61wx42_28694,
      ADR3 => u_CORTEXM0DS_u_logic_F4q2z4_26645,
      ADR1 => u_CORTEXM0DS_u_logic_Bf9wx4,
      ADR4 => u_CORTEXM0DS_u_logic_C61wx43_28695,
      O => N553
    );
  u_CORTEXM0DS_u_logic_C61wx45 : X_LUT6
    generic map(
      LOC => "SLICE_X34Y111",
      INIT => X"00300F3F80B08FBF"
    )
    port map (
      ADR4 => u_CORTEXM0DS_u_logic_Slr2z4_28691,
      ADR3 => u_CORTEXM0DS_u_logic_J7q2z4_28692,
      ADR0 => u_CORTEXM0DS_u_logic_C61wx41_28693,
      ADR2 => u_CORTEXM0DS_u_logic_Duc2z4,
      ADR5 => N553,
      ADR1 => u_CORTEXM0DS_u_logic_Kuc2z4,
      O => u_CORTEXM0DS_u_logic_C61wx4
    );
  u_CORTEXM0DS_u_logic_Hmqwx45_SW1 : X_LUT6
    generic map(
      LOC => "SLICE_X34Y111",
      INIT => X"0305F30503F5F3F5"
    )
    port map (
      ADR0 => u_CORTEXM0DS_u_logic_Hmv2z4_27449,
      ADR5 => u_CORTEXM0DS_u_logic_Ycu2z4_27589,
      ADR4 => u_CORTEXM0DS_u_logic_Q2q2z4_26916,
      ADR1 => u_CORTEXM0DS_u_logic_B1q2z4_26418,
      ADR3 => u_CORTEXM0DS_u_logic_Sjj2z4_26064,
      ADR2 => u_CORTEXM0DS_u_logic_Fgm2z4_26065,
      O => N1061
    );
  u_CORTEXM0DS_u_logic_B1q2z4 : X_FF
    generic map(
      LOC => "SLICE_X34Y111",
      INIT => '1'
    )
    port map (
      CE => u_CORTEXM0DS_u_logic_Ofyvx4,
      CLK => NlwBufferSignal_u_CORTEXM0DS_u_logic_B1q2z4_CLK,
      I => NlwBufferSignal_u_CORTEXM0DS_u_logic_B1q2z4_IN,
      O => u_CORTEXM0DS_u_logic_B1q2z4_26418,
      SET => u_CORTEXM0DS_u_logic_hreset_n_inv,
      RST => GND
    );
  u_CORTEXM0DS_u_logic_Hmqwx45 : X_LUT6
    generic map(
      LOC => "SLICE_X34Y111",
      INIT => X"FFFFFFFFFCFC0C0C"
    )
    port map (
      ADR0 => '1',
      ADR3 => '1',
      ADR5 => u_CORTEXM0DS_u_logic_Rni2z4_26237,
      ADR2 => u_CORTEXM0DS_u_logic_Wzy2z4_26238,
      ADR1 => N1060,
      ADR4 => N1061,
      O => u_CORTEXM0DS_u_logic_Hmqwx4
    );
  u_CORTEXM0DS_u_logic_Y5cvx41 : X_LUT6
    generic map(
      LOC => "SLICE_X34Y112",
      INIT => X"05050F000C0C0C0C"
    )
    port map (
      ADR3 => u_CORTEXM0DS_u_logic_Dkr2z4_28996,
      ADR1 => u_CORTEXM0DS_u_logic_Wce3z4_26776,
      ADR5 => u_CORTEXM0DS_u_logic_Duc2z4,
      ADR0 => u_CORTEXM0DS_u_logic_Pg1wx45_28997,
      ADR4 => u_CORTEXM0DS_u_logic_Kuc2z4,
      ADR2 => u_CORTEXM0DS_u_logic_H67wx4_O67wx4_AND_1705_o,
      O => u_CORTEXM0DS_u_logic_Y5cvx4
    );
  u_CORTEXM0DS_u_logic_Wce3z4 : X_FF
    generic map(
      LOC => "SLICE_X34Y112",
      INIT => '1'
    )
    port map (
      CE => VCC,
      CLK => NlwBufferSignal_u_CORTEXM0DS_u_logic_Wce3z4_CLK,
      I => u_CORTEXM0DS_u_logic_Wzivx4,
      O => u_CORTEXM0DS_u_logic_Wce3z4_26776,
      SET => u_CORTEXM0DS_u_logic_hreset_n_inv,
      RST => GND
    );
  u_CORTEXM0DS_u_logic_Wzivx41 : X_LUT6
    generic map(
      LOC => "SLICE_X34Y112",
      INIT => X"55DDF5FD0088F0F8"
    )
    port map (
      ADR2 => u_CORTEXM0DS_u_logic_H3wvx4_26318,
      ADR4 => u_CORTEXM0DS_u_logic_Owovx4,
      ADR0 => u_CORTEXM0DS_u_logic_Df3wx4,
      ADR5 => u_CORTEXM0DS_u_logic_Wce3z4_26776,
      ADR1 => u_CORTEXM0DS_u_logic_Gmd3z4_28333,
      ADR3 => u_CORTEXM0DS_u_logic_Pxyvx4,
      O => u_CORTEXM0DS_u_logic_Wzivx4
    );
  u_CORTEXM0DS_u_logic_haddr_o_2_1 : X_LUT6
    generic map(
      LOC => "SLICE_X34Y113",
      INIT => X"BFAF3F0FBBAA3300"
    )
    port map (
      ADR0 => u_CORTEXM0DS_u_logic_K1wvx4,
      ADR4 => u_CORTEXM0DS_u_logic_Pri3z4_3_0,
      ADR1 => N108,
      ADR3 => u_CORTEXM0DS_u_logic_Mrsvx4,
      ADR2 => u_CORTEXM0DS_u_logic_Jhbwx4_Qhbwx4_AND_2093_o,
      ADR5 => u_CORTEXM0DS_u_logic_Gzvvx4,
      O => HADDR(2)
    );
  u_CORTEXM0DS_u_logic_Lz93z4 : X_FF
    generic map(
      LOC => "SLICE_X34Y115",
      INIT => '0'
    )
    port map (
      CE => VCC,
      CLK => NlwBufferSignal_u_CORTEXM0DS_u_logic_Lz93z4_CLK,
      I => u_CORTEXM0DS_u_logic_Jknvx4,
      O => u_CORTEXM0DS_u_logic_Lz93z4_26157,
      RST => u_CORTEXM0DS_u_logic_hreset_n_inv,
      SET => GND
    );
  u_CORTEXM0DS_u_logic_Jknvx41 : X_LUT6
    generic map(
      LOC => "SLICE_X34Y115",
      INIT => X"FBF3FBF3FAF0FAF0"
    )
    port map (
      ADR4 => '1',
      ADR1 => u_ahb_bridge_u_state_machine_HREADY_0,
      ADR0 => u_CORTEXM0DS_u_logic_S6ovx4,
      ADR5 => u_CORTEXM0DS_u_logic_Lz93z4_26157,
      ADR3 => u_CORTEXM0DS_u_logic_Yuovx4,
      ADR2 => u_CORTEXM0DS_u_logic_S6ovx4_Nlovx4_AND_78_o,
      O => u_CORTEXM0DS_u_logic_Jknvx4
    );
  u_CORTEXM0DS_u_logic_K3l2z4 : X_FF
    generic map(
      LOC => "SLICE_X34Y115",
      INIT => '0'
    )
    port map (
      CE => VCC,
      CLK => NlwBufferSignal_u_CORTEXM0DS_u_logic_K3l2z4_CLK,
      I => u_CORTEXM0DS_u_logic_F4nvx4,
      O => u_CORTEXM0DS_u_logic_K3l2z4_26158,
      RST => u_CORTEXM0DS_u_logic_hreset_n_inv,
      SET => GND
    );
  u_CORTEXM0DS_u_logic_Mmux_F4nvx411 : X_LUT6
    generic map(
      LOC => "SLICE_X34Y115",
      INIT => X"5500550055CC5500"
    )
    port map (
      ADR2 => '1',
      ADR5 => u_CORTEXM0DS_u_logic_Ffs2z4_26159,
      ADR1 => u_CORTEXM0DS_u_logic_Vssvx4,
      ADR4 => u_CORTEXM0DS_u_logic_K3l2z4_26158,
      ADR0 => u_CORTEXM0DS_u_logic_L0mwx4_S0mwx4_AND_3073_o,
      ADR3 => u_CORTEXM0DS_u_logic_S6ovx4,
      O => u_CORTEXM0DS_u_logic_F4nvx4
    );
  u_CORTEXM0DS_u_logic_S6ovx41 : X_LUT6
    generic map(
      LOC => "SLICE_X34Y115",
      INIT => X"0020000000000000"
    )
    port map (
      ADR0 => u_CORTEXM0DS_u_logic_U5qvx4_0,
      ADR4 => u_CORTEXM0DS_u_logic_V2qvx4,
      ADR3 => u_CORTEXM0DS_u_logic_Cb62z4_Jb62z4_AND_5907_o,
      ADR2 => HADDR(29),
      ADR1 => u_CORTEXM0DS_u_logic_O362z4_K772z4_AND_6037_o,
      ADR5 => u_CORTEXM0DS_u_logic_htrans_o_1_2,
      O => u_CORTEXM0DS_u_logic_S6ovx4
    );
  u_CORTEXM0DS_u_logic_htrans_o_1_21 : X_LUT6
    generic map(
      LOC => "SLICE_X34Y115",
      INIT => X"0000A0F30000A0A0"
    )
    port map (
      ADR5 => u_CORTEXM0DS_u_logic_Qr42z4_27355,
      ADR1 => u_CORTEXM0DS_u_logic_Oq42z4,
      ADR4 => N975,
      ADR0 => u_CORTEXM0DS_u_logic_Loyvx4_27606,
      ADR2 => u_CORTEXM0DS_u_logic_V3wvx4,
      ADR3 => u_CORTEXM0DS_u_logic_Lma2z4_Sma2z4_AND_6530_o,
      O => u_CORTEXM0DS_u_logic_htrans_o_1_2
    );
  u_CORTEXM0DS_u_logic_J773z4_u_CORTEXM0DS_u_logic_J773z4_DMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => u_CORTEXM0DS_u_logic_n16534(3),
      O => u_CORTEXM0DS_u_logic_n16534_3_0
    );
  u_CORTEXM0DS_u_logic_J773z4_u_CORTEXM0DS_u_logic_J773z4_CMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => u_CORTEXM0DS_u_logic_n16534(2),
      O => u_CORTEXM0DS_u_logic_n16534_2_0
    );
  u_CORTEXM0DS_u_logic_J773z4_u_CORTEXM0DS_u_logic_J773z4_BMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => u_CORTEXM0DS_u_logic_n16534(1),
      O => u_CORTEXM0DS_u_logic_n16534_1_0
    );
  u_CORTEXM0DS_u_logic_J773z4 : X_FF
    generic map(
      LOC => "SLICE_X34Y116",
      INIT => '1'
    )
    port map (
      CE => u_CORTEXM0DS_u_logic_Ddyvx4_0,
      CLK => NlwBufferSignal_u_CORTEXM0DS_u_logic_J773z4_CLK,
      I => NlwBufferSignal_u_CORTEXM0DS_u_logic_J773z4_IN,
      O => u_CORTEXM0DS_u_logic_J773z4_26270,
      SET => u_CORTEXM0DS_u_logic_hreset_n_inv,
      RST => GND
    );
  u_CORTEXM0DS_u_logic_Cax2z4_rt : X_LUT6
    generic map(
      LOC => "SLICE_X34Y116",
      INIT => X"FFFF0000FFFF0000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => u_CORTEXM0DS_u_logic_Cax2z4_28024,
      ADR5 => '1',
      O => u_CORTEXM0DS_u_logic_J773z4_u_CORTEXM0DS_u_logic_Cax2z4_rt
    );
  ahbmo_htrans_0_OBUF_1_62_D5LUT : X_LUT5
    generic map(
      LOC => "SLICE_X34Y116",
      INIT => X"00000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      O => NLW_ahbmo_htrans_0_OBUF_1_62_D5LUT_O_UNCONNECTED
    );
  ProtoComp2402_CYINITGND : X_ZERO
    generic map(
      LOC => "SLICE_X34Y116"
    )
    port map (
      O => ProtoComp2402_CYINITGND_0
    );
  u_CORTEXM0DS_u_logic_Madd_n16534_cy_3_Q : X_CARRY4
    generic map(
      LOC => "SLICE_X34Y116"
    )
    port map (
      CI => '0',
      CYINIT => ProtoComp2402_CYINITGND_0,
      CO(3) => u_CORTEXM0DS_u_logic_Madd_n16534_cy_3_Q_28326,
      CO(2) => NLW_u_CORTEXM0DS_u_logic_Madd_n16534_cy_3_CO_2_UNCONNECTED,
      CO(1) => NLW_u_CORTEXM0DS_u_logic_Madd_n16534_cy_3_CO_1_UNCONNECTED,
      CO(0) => NLW_u_CORTEXM0DS_u_logic_Madd_n16534_cy_3_CO_0_UNCONNECTED,
      DI(3) => '0',
      DI(2) => '0',
      DI(1) => '0',
      DI(0) => '1',
      O(3) => u_CORTEXM0DS_u_logic_n16534(3),
      O(2) => u_CORTEXM0DS_u_logic_n16534(2),
      O(1) => u_CORTEXM0DS_u_logic_n16534(1),
      O(0) => NLW_u_CORTEXM0DS_u_logic_Madd_n16534_cy_3_O_0_UNCONNECTED,
      S(3) => u_CORTEXM0DS_u_logic_J773z4_u_CORTEXM0DS_u_logic_Cax2z4_rt,
      S(2) => u_CORTEXM0DS_u_logic_J773z4_u_CORTEXM0DS_u_logic_R8x2z4_rt,
      S(1) => u_CORTEXM0DS_u_logic_J773z4_u_CORTEXM0DS_u_logic_G7x2z4_rt,
      S(0) => u_CORTEXM0DS_u_logic_Madd_n16534_lut(0)
    );
  u_CORTEXM0DS_u_logic_R8x2z4_rt : X_LUT6
    generic map(
      LOC => "SLICE_X34Y116",
      INIT => X"FFFF0000FFFF0000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => u_CORTEXM0DS_u_logic_R8x2z4_28325,
      ADR5 => '1',
      O => u_CORTEXM0DS_u_logic_J773z4_u_CORTEXM0DS_u_logic_R8x2z4_rt
    );
  ahbmo_htrans_0_OBUF_1_63_C5LUT : X_LUT5
    generic map(
      LOC => "SLICE_X34Y116",
      INIT => X"00000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      O => NLW_ahbmo_htrans_0_OBUF_1_63_C5LUT_O_UNCONNECTED
    );
  u_CORTEXM0DS_u_logic_G7x2z4_rt : X_LUT6
    generic map(
      LOC => "SLICE_X34Y116",
      INIT => X"FF00FF00FF00FF00"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR4 => '1',
      ADR3 => u_CORTEXM0DS_u_logic_G7x2z4_27741,
      ADR5 => '1',
      O => u_CORTEXM0DS_u_logic_J773z4_u_CORTEXM0DS_u_logic_G7x2z4_rt
    );
  ahbmo_htrans_0_OBUF_1_64_B5LUT : X_LUT5
    generic map(
      LOC => "SLICE_X34Y116",
      INIT => X"00000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      O => NLW_ahbmo_htrans_0_OBUF_1_64_B5LUT_O_UNCONNECTED
    );
  u_CORTEXM0DS_u_logic_Madd_n16534_lut_0_Q : X_LUT6
    generic map(
      LOC => "SLICE_X34Y116",
      INIT => X"033F577F0FFF5FFF"
    )
    port map (
      ADR2 => u_CORTEXM0DS_u_logic_Tyx2z4_27688,
      ADR1 => u_CORTEXM0DS_u_logic_Hxx2z4_28323,
      ADR3 => u_CORTEXM0DS_u_logic_J4x2z4_26038,
      ADR5 => u_CORTEXM0DS_u_logic_Fcj2z4_26073,
      ADR0 => u_CORTEXM0DS_u_logic_Kvfwx4_W8c2z4_AND_6701_o,
      ADR4 => u_CORTEXM0DS_u_logic_D9c2z4_K9c2z4_AND_6705_o,
      O => u_CORTEXM0DS_u_logic_Madd_n16534_lut(0)
    );
  u_CORTEXM0DS_u_logic_hprot_o_2_H362z4_AND_5880_o1 : X_LUT6
    generic map(
      LOC => "SLICE_X34Y124",
      INIT => X"00000000ABBBAFFF"
    )
    port map (
      ADR1 => u_CORTEXM0DS_u_logic_Mrsvx4,
      ADR5 => N794,
      ADR4 => u_CORTEXM0DS_u_logic_n16534_27_0,
      ADR0 => u_CORTEXM0DS_u_logic_n16534_29_0,
      ADR3 => u_CORTEXM0DS_u_logic_K1wvx4,
      ADR2 => u_CORTEXM0DS_u_logic_Pri3z4_30_0,
      O => u_CORTEXM0DS_u_logic_hprot_o_2_H362z4_AND_5880_o1_27118
    );
  u_CORTEXM0DS_u_logic_haddr_o_29_1_SW0 : X_LUT6
    generic map(
      LOC => "SLICE_X34Y124",
      INIT => X"0000330300003300"
    )
    port map (
      ADR0 => '1',
      ADR3 => u_CORTEXM0DS_u_logic_Gzvvx43_28092,
      ADR2 => u_CORTEXM0DS_u_logic_Duc2z4,
      ADR4 => u_CORTEXM0DS_u_logic_L562z4_S562z4_AND_5884_o,
      ADR5 => u_CORTEXM0DS_u_logic_I0d2z4_0,
      ADR1 => u_CORTEXM0DS_u_logic_Mrsvx4,
      O => N794
    );
  u_CORTEXM0DS_u_logic_Ll83z4 : X_FF
    generic map(
      LOC => "SLICE_X34Y109",
      INIT => '1'
    )
    port map (
      CE => u_CORTEXM0DS_u_logic_Wcyvx4,
      CLK => NlwBufferSignal_u_CORTEXM0DS_u_logic_Ll83z4_CLK,
      I => NlwBufferSignal_u_CORTEXM0DS_u_logic_Ll83z4_IN,
      O => u_CORTEXM0DS_u_logic_Ll83z4_27205,
      SET => u_CORTEXM0DS_u_logic_hreset_n_inv,
      RST => GND
    );
  u_CORTEXM0DS_u_logic_H2wwx45_SW2 : X_LUT6
    generic map(
      LOC => "SLICE_X34Y109",
      INIT => X"303F0505303FF5F5"
    )
    port map (
      ADR0 => u_CORTEXM0DS_u_logic_Rr93z4_27401,
      ADR3 => u_CORTEXM0DS_u_logic_Lpv2z4_27518,
      ADR1 => u_CORTEXM0DS_u_logic_Cgu2z4_27288,
      ADR5 => u_CORTEXM0DS_u_logic_Ll83z4_27205,
      ADR4 => u_CORTEXM0DS_u_logic_Wzy2z4_26238,
      ADR2 => u_CORTEXM0DS_u_logic_Fgm2z4_26065,
      O => N1447
    );
  u_CORTEXM0DS_u_logic_Fj0wx45_SW0 : X_LUT6
    generic map(
      LOC => "SLICE_X34Y128",
      INIT => X"C0004000C0004000"
    )
    port map (
      ADR5 => '1',
      ADR0 => u_CORTEXM0DS_u_logic_Avg3z4_27321,
      ADR4 => u_CORTEXM0DS_u_logic_Erc2z4_Tja2z4_OR_1314_o,
      ADR2 => u_CORTEXM0DS_u_logic_Dmvwx4,
      ADR3 => u_CORTEXM0DS_u_logic_Fj0wx43_28662,
      ADR1 => u_CORTEXM0DS_u_logic_Fj0wx41_28663,
      O => N757
    );
  u_CORTEXM0DS_u_logic_Fj0wx45 : X_LUT6
    generic map(
      LOC => "SLICE_X34Y128",
      INIT => X"F535053505350535"
    )
    port map (
      ADR0 => u_CORTEXM0DS_u_logic_L7p2z4_26222,
      ADR1 => u_CORTEXM0DS_u_logic_Tzg3z4_25861,
      ADR4 => u_CORTEXM0DS_u_logic_Fj0wx42_28661,
      ADR2 => u_CORTEXM0DS_u_logic_Duc2z4,
      ADR5 => N757,
      ADR3 => u_CORTEXM0DS_u_logic_Kuc2z4,
      O => u_CORTEXM0DS_u_logic_Fj0wx4
    );
  u_CORTEXM0DS_u_logic_Dmvwx45_SW2 : X_LUT6
    generic map(
      LOC => "SLICE_X34Y128",
      INIT => X"001BAA1B551BFF1B"
    )
    port map (
      ADR1 => u_CORTEXM0DS_u_logic_Ccg3z4_27129,
      ADR4 => u_CORTEXM0DS_u_logic_Wrg3z4_27489,
      ADR2 => u_CORTEXM0DS_u_logic_Sog3z4_27490,
      ADR5 => u_CORTEXM0DS_u_logic_Gfg3z4_27291,
      ADR0 => u_CORTEXM0DS_u_logic_Wzy2z4_26238,
      ADR3 => u_CORTEXM0DS_u_logic_Fgm2z4_26065,
      O => N1362
    );
  u_CORTEXM0DS_u_logic_Dmvwx45 : X_LUT6
    generic map(
      LOC => "SLICE_X34Y128",
      INIT => X"FEFEBABAFEFEBABA"
    )
    port map (
      ADR5 => '1',
      ADR3 => '1',
      ADR0 => u_CORTEXM0DS_u_logic_Rni2z4_26237,
      ADR1 => u_CORTEXM0DS_u_logic_Sjj2z4_26064,
      ADR2 => N1361,
      ADR4 => N1362,
      O => u_CORTEXM0DS_u_logic_Dmvwx4
    );
  u_CORTEXM0DS_u_logic_Rz13z4 : X_FF
    generic map(
      LOC => "SLICE_X34Y125",
      INIT => '1'
    )
    port map (
      CE => u_CORTEXM0DS_u_logic_Feyvx4_0,
      CLK => NlwBufferSignal_u_CORTEXM0DS_u_logic_Rz13z4_CLK,
      I => NlwBufferSignal_u_CORTEXM0DS_u_logic_Rz13z4_IN,
      O => u_CORTEXM0DS_u_logic_Rz13z4_27434,
      SET => u_CORTEXM0DS_u_logic_hreset_n_inv,
      RST => GND
    );
  u_CORTEXM0DS_u_logic_Gdo2z4_u_CORTEXM0DS_u_logic_Gdo2z4_BMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => HWDATA_16_pack_1,
      O => HWDATA(16)
    );
  u_CORTEXM0DS_u_logic_Mmux_O24wx411 : X_LUT6
    generic map(
      LOC => "SLICE_X35Y96",
      INIT => X"FF00BB88FF00BB88"
    )
    port map (
      ADR2 => '1',
      ADR3 => u_CORTEXM0DS_u_logic_Zhyvx4,
      ADR4 => u_CORTEXM0DS_u_logic_Qr42z4_27355,
      ADR1 => u_CORTEXM0DS_u_logic_Y9t2z4_26894,
      ADR0 => u_CORTEXM0DS_u_logic_W21wx4,
      ADR5 => '1',
      O => u_CORTEXM0DS_u_logic_O24wx4
    );
  u_CORTEXM0DS_u_logic_hwdata_o_16_1 : X_LUT5
    generic map(
      LOC => "SLICE_X35Y96",
      INIT => X"00FF4477"
    )
    port map (
      ADR2 => '1',
      ADR3 => u_CORTEXM0DS_u_logic_Zhyvx4,
      ADR4 => u_CORTEXM0DS_u_logic_Qr42z4_27355,
      ADR1 => u_CORTEXM0DS_u_logic_Y9t2z4_26894,
      ADR0 => u_CORTEXM0DS_u_logic_W21wx4,
      O => HWDATA_16_pack_1
    );
  u_CORTEXM0DS_u_logic_Gdo2z4 : X_FF
    generic map(
      LOC => "SLICE_X35Y96",
      INIT => '1'
    )
    port map (
      CE => u_CORTEXM0DS_u_logic_C5ovx4,
      CLK => NlwBufferSignal_u_CORTEXM0DS_u_logic_Gdo2z4_CLK,
      I => NlwBufferSignal_u_CORTEXM0DS_u_logic_Gdo2z4_IN,
      O => u_CORTEXM0DS_u_logic_Gdo2z4_28135,
      SET => u_CORTEXM0DS_u_logic_hreset_n_inv,
      RST => GND
    );
  u_CORTEXM0DS_u_logic_Pazwx42 : X_LUT6
    generic map(
      LOC => "SLICE_X35Y96",
      INIT => X"FFFF020BFFFFABAB"
    )
    port map (
      ADR3 => u_CORTEXM0DS_u_logic_Mis2z4_26740,
      ADR1 => u_CORTEXM0DS_u_logic_Vgs2z4_27185,
      ADR0 => u_CORTEXM0DS_u_logic_Kizwx4,
      ADR4 => u_CORTEXM0DS_u_logic_V6zwx4,
      ADR5 => u_CORTEXM0DS_u_logic_Iazwx4,
      ADR2 => u_CORTEXM0DS_u_logic_Zxvwx4,
      O => u_CORTEXM0DS_u_logic_Pazwx42_29069
    );
  u_CORTEXM0DS_u_logic_Svs2z4 : X_FF
    generic map(
      LOC => "SLICE_X35Y95",
      INIT => '0'
    )
    port map (
      CE => u_CORTEXM0DS_u_logic_Qztvx4,
      CLK => NlwBufferSignal_u_CORTEXM0DS_u_logic_Svs2z4_CLK,
      I => NlwBufferSignal_u_CORTEXM0DS_u_logic_Svs2z4_IN,
      O => u_CORTEXM0DS_u_logic_Svs2z4_27616,
      RST => u_CORTEXM0DS_u_logic_hreset_n_inv,
      SET => GND
    );
  u_CORTEXM0DS_u_logic_Zxvwx4_12_1 : X_LUT6
    generic map(
      LOC => "SLICE_X35Y95",
      INIT => X"AFFFFFFF2FBFFFFF"
    )
    port map (
      ADR1 => u_CORTEXM0DS_u_logic_Pab3z4_27209,
      ADR5 => u_CORTEXM0DS_u_logic_Mis2z4_26740,
      ADR3 => u_CORTEXM0DS_u_logic_Tib3z4_27184,
      ADR0 => u_CORTEXM0DS_u_logic_Vgs2z4_27185,
      ADR2 => u_CORTEXM0DS_u_logic_D4g3z4_25928,
      ADR4 => u_CORTEXM0DS_u_logic_Wuq2z4_27736,
      O => u_CORTEXM0DS_u_logic_Zxvwx4_3(12)
    );
  u_CORTEXM0DS_u_logic_Zxvwx4_12_2 : X_LUT6
    generic map(
      LOC => "SLICE_X35Y95",
      INIT => X"CC000000CC000000"
    )
    port map (
      ADR0 => '1',
      ADR5 => '1',
      ADR2 => '1',
      ADR1 => u_CORTEXM0DS_u_logic_Dpc3z4_28083,
      ADR3 => u_CORTEXM0DS_u_logic_Oar2z4_28084,
      ADR4 => u_CORTEXM0DS_u_logic_Zxvwx4_3(12),
      O => u_CORTEXM0DS_u_logic_Zxvwx4
    );
  u_CORTEXM0DS_u_logic_Dks2z4 : X_FF
    generic map(
      LOC => "SLICE_X35Y89",
      INIT => '0'
    )
    port map (
      CE => u_CORTEXM0DS_u_logic_Vytvx4,
      CLK => NlwBufferSignal_u_CORTEXM0DS_u_logic_Dks2z4_CLK,
      I => NlwBufferSignal_u_CORTEXM0DS_u_logic_Dks2z4_IN,
      O => u_CORTEXM0DS_u_logic_Dks2z4_26707,
      RST => u_CORTEXM0DS_u_logic_hreset_n_inv,
      SET => GND
    );
  u_CORTEXM0DS_u_logic_Wg0xx4_T1i2z4_14_AND_4671_o1 : X_LUT6
    generic map(
      LOC => "SLICE_X35Y89",
      INIT => X"BF33FFFFFFBFFFFF"
    )
    port map (
      ADR2 => u_CORTEXM0DS_u_logic_Dks2z4_26707,
      ADR0 => u_CORTEXM0DS_u_logic_Lns2z4_26708,
      ADR3 => u_CORTEXM0DS_u_logic_Cps2z4_27339,
      ADR5 => u_CORTEXM0DS_u_logic_Uls2z4_27340,
      ADR4 => u_CORTEXM0DS_u_logic_Jsc3z4_27341,
      ADR1 => u_CORTEXM0DS_u_logic_Lul2z4_27342,
      O => u_CORTEXM0DS_u_logic_Wg0xx4_T1i2z4_14_AND_4671_o1_27338
    );
  u_CORTEXM0DS_u_logic_Mmux_Iazwx411 : X_LUT6
    generic map(
      LOC => "SLICE_X35Y89",
      INIT => X"2200000077FFFFFF"
    )
    port map (
      ADR2 => '1',
      ADR1 => u_CORTEXM0DS_u_logic_Dks2z4_26707,
      ADR5 => u_CORTEXM0DS_u_logic_Lns2z4_26708,
      ADR3 => u_CORTEXM0DS_u_logic_Tqc3z4_26838,
      ADR0 => u_CORTEXM0DS_u_logic_Rym2z4_26840,
      ADR4 => u_CORTEXM0DS_u_logic_Wg0xx4_T1i2z4_14_AND_4671_o1_27338,
      O => u_CORTEXM0DS_u_logic_Iazwx4
    );
  u_CORTEXM0DS_u_logic_Qjhvx42 : X_LUT6
    generic map(
      LOC => "SLICE_X34Y126",
      INIT => X"0B000B0000000000"
    )
    port map (
      ADR4 => '1',
      ADR0 => u_CORTEXM0DS_u_logic_Nsk2z4_25994,
      ADR5 => u_CORTEXM0DS_u_logic_Npk2z4_25818,
      ADR1 => u_CORTEXM0DS_u_logic_Aok2z4_25881,
      ADR2 => u_CORTEXM0DS_u_logic_Tki2z4_25989,
      ADR3 => u_CORTEXM0DS_u_logic_Pri3z4_17_0,
      O => u_CORTEXM0DS_u_logic_Qjhvx42_26369
    );
  u_CORTEXM0DS_u_logic_Ziwwx4_Gjwwx4_AND_4301_o3_SW3 : X_LUT6
    generic map(
      LOC => "SLICE_X34Y126",
      INIT => X"AAAABAAAAAAAFFAA"
    )
    port map (
      ADR4 => u_CORTEXM0DS_u_logic_D9c2z4_K9c2z4_AND_6705_o,
      ADR3 => u_ahb_bridge_u_state_machine_HREADY_0,
      ADR2 => u_CORTEXM0DS_u_logic_Pri3z4_17_0,
      ADR1 => u_CORTEXM0DS_u_logic_Kvfwx4_W8c2z4_AND_6701_o,
      ADR5 => u_CORTEXM0DS_u_logic_Keqvx4_Ync2z4_AND_6755_o,
      ADR0 => u_CORTEXM0DS_u_logic_Qjhvx41_26366,
      O => N1143
    );
  u_CORTEXM0DS_u_logic_Ziwwx4_Gjwwx4_AND_4301_o3_SW5 : X_LUT6
    generic map(
      LOC => "SLICE_X34Y126",
      INIT => X"FFFFFFFFAE00AA00"
    )
    port map (
      ADR3 => u_CORTEXM0DS_u_logic_G6pvx4,
      ADR0 => u_CORTEXM0DS_u_logic_Qjhvx42_26369,
      ADR1 => u_CORTEXM0DS_u_logic_Ziwwx4_Gjwwx4_AND_4301_o2_26018,
      ADR4 => u_CORTEXM0DS_u_logic_U2ewx4,
      ADR2 => u_CORTEXM0DS_u_logic_Keqvx4_Ync2z4_AND_6755_o,
      ADR5 => u_CORTEXM0DS_u_logic_Qjhvx41_26366,
      O => N1145
    );
  u_CORTEXM0DS_u_logic_Qjhvx41 : X_LUT6
    generic map(
      LOC => "SLICE_X34Y126",
      INIT => X"FFFFFFFFC0AA00AA"
    )
    port map (
      ADR0 => u_CORTEXM0DS_u_logic_Dkx2z4_28341,
      ADR4 => u_CORTEXM0DS_u_logic_Roh2z4_15_0,
      ADR1 => u_CORTEXM0DS_u_logic_Kvfwx4_W8c2z4_AND_6701_o,
      ADR2 => u_CORTEXM0DS_u_logic_Keqvx4_Ync2z4_AND_6755_o,
      ADR3 => u_CORTEXM0DS_u_logic_G6pvx4,
      ADR5 => u_CORTEXM0DS_u_logic_G6pvx4_Alywx4_AND_4511_o,
      O => u_CORTEXM0DS_u_logic_Qjhvx41_26366
    );
  u_CORTEXM0DS_u_logic_Mmux_H3ivx414 : X_LUT6
    generic map(
      LOC => "SLICE_X35Y97",
      INIT => X"FFFFFFFCFFFFFFFF"
    )
    port map (
      ADR0 => '1',
      ADR3 => u_CORTEXM0DS_u_logic_V4ovx4,
      ADR1 => HWDATA(21),
      ADR5 => u_CORTEXM0DS_u_logic_Vr32z4_Cs32z4_AND_5569_o,
      ADR4 => u_CORTEXM0DS_u_logic_Mmux_H3ivx413_27713,
      ADR2 => u_CORTEXM0DS_u_logic_Mmux_H3ivx412_29738,
      O => u_CORTEXM0DS_u_logic_Mmux_H3ivx414_29740
    );
  u_CORTEXM0DS_u_logic_Mmux_H3ivx415 : X_LUT6
    generic map(
      LOC => "SLICE_X35Y97",
      INIT => X"F0F0F0F0F0F0F070"
    )
    port map (
      ADR2 => u_CORTEXM0DS_u_logic_D9ovx4,
      ADR3 => HWDATA(20),
      ADR0 => u_CORTEXM0DS_u_logic_Jm5xx4_Qm5xx4_AND_5362_o,
      ADR4 => HWDATA(19),
      ADR1 => u_CORTEXM0DS_u_logic_Sx3wx4,
      ADR5 => u_CORTEXM0DS_u_logic_Mmux_H3ivx414_29740,
      O => u_CORTEXM0DS_u_logic_Mmux_H3ivx415_27235
    );
  u_CORTEXM0DS_u_logic_Rn1xx41 : X_LUT6
    generic map(
      LOC => "SLICE_X35Y97",
      INIT => X"BBF3BBFFBBF33333"
    )
    port map (
      ADR5 => u_CORTEXM0DS_u_logic_Xr42z4_Es42z4_AND_5708_o,
      ADR4 => u_CORTEXM0DS_u_logic_Qr42z4_27355,
      ADR0 => u_CORTEXM0DS_u_logic_P12wx4,
      ADR3 => u_CORTEXM0DS_u_logic_Oq42z4,
      ADR2 => u_CORTEXM0DS_u_logic_Zhyvx4,
      ADR1 => u_CORTEXM0DS_u_logic_Y9t2z4_26894,
      O => u_CORTEXM0DS_u_logic_Rn1xx4
    );
  u_CORTEXM0DS_u_logic_Mmux_H3ivx412 : X_LUT6
    generic map(
      LOC => "SLICE_X35Y97",
      INIT => X"FFFFFFFF7FFFFFFF"
    )
    port map (
      ADR5 => HWDATA(18),
      ADR2 => u_CORTEXM0DS_u_logic_O24wx4,
      ADR1 => u_CORTEXM0DS_u_logic_P54xx4_W54xx4_AND_5154_o,
      ADR0 => u_CORTEXM0DS_u_logic_Zz0xx4_G01xx4_AND_4731_o,
      ADR3 => u_CORTEXM0DS_u_logic_E132z4_L132z4_AND_5465_o,
      ADR4 => u_CORTEXM0DS_u_logic_Rn1xx4,
      O => u_CORTEXM0DS_u_logic_Mmux_H3ivx412_29738
    );
  u_CORTEXM0DS_u_logic_U8b2z4_B9b2z4_AND_6575_o3 : X_LUT6
    generic map(
      LOC => "SLICE_X35Y90",
      INIT => X"101050F000000000"
    )
    port map (
      ADR4 => u_CORTEXM0DS_u_logic_Tqs2z4_26861,
      ADR0 => u_CORTEXM0DS_u_logic_Qrp2z4_26196,
      ADR1 => u_CORTEXM0DS_u_logic_Mxa2z4,
      ADR3 => u_CORTEXM0DS_u_logic_Fxa2z4,
      ADR2 => u_CORTEXM0DS_u_logic_U8b2z4_B9b2z4_AND_6575_o4,
      ADR5 => u_CORTEXM0DS_u_logic_SF2052,
      O => u_CORTEXM0DS_u_logic_U8b2z4_B9b2z4_AND_6575_o3_29736
    );
  u_CORTEXM0DS_u_logic_U8b2z4_B9b2z4_AND_6575_o8 : X_LUT6
    generic map(
      LOC => "SLICE_X35Y90",
      INIT => X"FFFFFFFF0001F4F5"
    )
    port map (
      ADR0 => u_CORTEXM0DS_u_logic_Iuuvx4,
      ADR4 => N986,
      ADR1 => u_CORTEXM0DS_u_logic_U8b2z4_B9b2z4_AND_6575_o7,
      ADR2 => u_CORTEXM0DS_u_logic_U8b2z4_B9b2z4_AND_6575_o6_0,
      ADR3 => N985,
      ADR5 => u_CORTEXM0DS_u_logic_U8b2z4_B9b2z4_AND_6575_o3_29736,
      O => u_CORTEXM0DS_u_logic_U8b2z4_B9b2z4_AND_6575_o9
    );
  u_CORTEXM0DS_u_logic_Oxuvx41 : X_LUT6
    generic map(
      LOC => "SLICE_X35Y90",
      INIT => X"0000000000040000"
    )
    port map (
      ADR3 => u_CORTEXM0DS_u_logic_Tdp2z4_25946,
      ADR4 => u_CORTEXM0DS_u_logic_Uaj2z4_25947,
      ADR2 => u_CORTEXM0DS_u_logic_G0w2z4_25948,
      ADR1 => u_CORTEXM0DS_u_logic_Trq2z4_25949,
      ADR5 => u_CORTEXM0DS_u_logic_Cam2z4_25950,
      ADR0 => u_CORTEXM0DS_u_logic_R1w2z4_25951,
      O => u_CORTEXM0DS_u_logic_Oxuvx4
    );
  u_CORTEXM0DS_u_logic_Qrp2z4 : X_FF
    generic map(
      LOC => "SLICE_X35Y90",
      INIT => '0'
    )
    port map (
      CE => u_CORTEXM0DS_u_logic_W2uvx4,
      CLK => NlwBufferSignal_u_CORTEXM0DS_u_logic_Qrp2z4_CLK,
      I => NlwBufferSignal_u_CORTEXM0DS_u_logic_Qrp2z4_IN,
      O => u_CORTEXM0DS_u_logic_Qrp2z4_26196,
      RST => u_CORTEXM0DS_u_logic_hreset_n_inv,
      SET => GND
    );
  u_CORTEXM0DS_u_logic_U8b2z4_B9b2z4_AND_6575_o41 : X_LUT6
    generic map(
      LOC => "SLICE_X35Y90",
      INIT => X"050555550F0FFFFF"
    )
    port map (
      ADR3 => '1',
      ADR1 => '1',
      ADR0 => u_CORTEXM0DS_u_logic_T7d3z4_26582,
      ADR2 => u_CORTEXM0DS_u_logic_Bmb3z4_26583,
      ADR5 => u_CORTEXM0DS_u_logic_Acb2z4_Hcb2z4_AND_6581_o,
      ADR4 => u_CORTEXM0DS_u_logic_Oxuvx4,
      O => u_CORTEXM0DS_u_logic_U8b2z4_B9b2z4_AND_6575_o4
    );
  u_CORTEXM0DS_u_logic_Hk0wx43 : X_LUT6
    generic map(
      LOC => "SLICE_X34Y129",
      INIT => X"3F330F003F33FF00"
    )
    port map (
      ADR0 => '1',
      ADR1 => u_CORTEXM0DS_u_logic_Avg3z4_27321,
      ADR5 => u_CORTEXM0DS_u_logic_Hqg3z4_27413,
      ADR2 => u_CORTEXM0DS_u_logic_Yaz2z4_25842,
      ADR3 => u_CORTEXM0DS_u_logic_H3d3z4_25834,
      ADR4 => u_CORTEXM0DS_u_logic_T1d3z4_25833,
      O => u_CORTEXM0DS_u_logic_Hk0wx44_29735
    );
  u_CORTEXM0DS_u_logic_Hk0wx44 : X_LUT6
    generic map(
      LOC => "SLICE_X34Y129",
      INIT => X"CFCFFFFFCF00FF00"
    )
    port map (
      ADR0 => '1',
      ADR2 => u_CORTEXM0DS_u_logic_Olg3z4_27481,
      ADR4 => u_CORTEXM0DS_u_logic_H3d3z4_25834,
      ADR3 => u_CORTEXM0DS_u_logic_Hk0wx44_29735,
      ADR5 => u_CORTEXM0DS_u_logic_Hk0wx43_29734,
      ADR1 => u_CORTEXM0DS_u_logic_SF1101,
      O => u_CORTEXM0DS_u_logic_Hk0wx45_27861
    );
  u_CORTEXM0DS_u_logic_Avg3z4 : X_FF
    generic map(
      LOC => "SLICE_X34Y129",
      INIT => '1'
    )
    port map (
      CE => u_CORTEXM0DS_u_logic_Meyvx4_0,
      CLK => NlwBufferSignal_u_CORTEXM0DS_u_logic_Avg3z4_CLK,
      I => NlwBufferSignal_u_CORTEXM0DS_u_logic_Avg3z4_IN,
      O => u_CORTEXM0DS_u_logic_Avg3z4_27321,
      SET => u_CORTEXM0DS_u_logic_hreset_n_inv,
      RST => GND
    );
  u_CORTEXM0DS_u_logic_Hk0wx42 : X_LUT6
    generic map(
      LOC => "SLICE_X34Y129",
      INIT => X"FFFF5510FFFF5F1F"
    )
    port map (
      ADR5 => u_CORTEXM0DS_u_logic_Nag3z4_27380,
      ADR1 => u_CORTEXM0DS_u_logic_Dng3z4_27306,
      ADR4 => u_CORTEXM0DS_u_logic_Svk2z4_25841,
      ADR2 => u_CORTEXM0DS_u_logic_Yaz2z4_25842,
      ADR0 => u_CORTEXM0DS_u_logic_H3d3z4_25834,
      ADR3 => u_CORTEXM0DS_u_logic_T1d3z4_25833,
      O => u_CORTEXM0DS_u_logic_Hk0wx43_29734
    );
  u_CORTEXM0DS_u_logic_D4a3z4_u_CORTEXM0DS_u_logic_D4a3z4_DMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => N1468,
      O => N1468_0
    );
  u_CORTEXM0DS_u_logic_D4a3z4_u_CORTEXM0DS_u_logic_D4a3z4_CMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => u_CORTEXM0DS_u_logic_Japwx4_pack_4,
      O => u_CORTEXM0DS_u_logic_Japwx4
    );
  u_CORTEXM0DS_u_logic_N4rvx41_SW0_SW2_SW0 : X_LUT6
    generic map(
      LOC => "SLICE_X35Y94",
      INIT => X"EEEEEEEAEEEEEEEA"
    )
    port map (
      ADR1 => u_CORTEXM0DS_u_logic_Hfxwx4_Ofxwx4_AND_4393_o5_28063,
      ADR4 => u_CORTEXM0DS_u_logic_Wfuwx4,
      ADR2 => u_CORTEXM0DS_u_logic_Ywi2z4_25901,
      ADR3 => u_CORTEXM0DS_u_logic_U7w2z4_25900,
      ADR0 => u_CORTEXM0DS_u_logic_K1owx4_R1owx4_AND_3319_o4,
      ADR5 => '1',
      O => N1385
    );
  u_CORTEXM0DS_u_logic_Tauwx4_Abuwx4_AND_4036_o7_SW0 : X_LUT5
    generic map(
      LOC => "SLICE_X35Y94",
      INIT => X"FFF0FFF0"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => u_CORTEXM0DS_u_logic_Ywi2z4_25901,
      ADR3 => u_CORTEXM0DS_u_logic_U7w2z4_25900,
      ADR4 => '1',
      O => N1468
    );
  u_CORTEXM0DS_u_logic_H6tvx41 : X_LUT6
    generic map(
      LOC => "SLICE_X35Y94",
      INIT => X"0010000000100000"
    )
    port map (
      ADR2 => u_CORTEXM0DS_u_logic_Mjl2z4_26160,
      ADR3 => u_CORTEXM0DS_u_logic_Kop2z4_26162,
      ADR4 => u_CORTEXM0DS_u_logic_J6i2z4_26161,
      ADR0 => u_CORTEXM0DS_u_logic_Lz93z4_26157,
      ADR1 => u_CORTEXM0DS_u_logic_Ffs2z4_26159,
      ADR5 => '1',
      O => u_CORTEXM0DS_u_logic_H6tvx4
    );
  u_CORTEXM0DS_u_logic_Japwx41 : X_LUT5
    generic map(
      LOC => "SLICE_X35Y94",
      INIT => X"00004000"
    )
    port map (
      ADR2 => u_CORTEXM0DS_u_logic_Mjl2z4_26160,
      ADR3 => u_CORTEXM0DS_u_logic_Kop2z4_26162,
      ADR4 => u_CORTEXM0DS_u_logic_J6i2z4_26161,
      ADR0 => u_CORTEXM0DS_u_logic_Lz93z4_26157,
      ADR1 => u_CORTEXM0DS_u_logic_Ffs2z4_26159,
      O => u_CORTEXM0DS_u_logic_Japwx4_pack_4
    );
  u_CORTEXM0DS_u_logic_Hfxwx4_Ofxwx4_AND_4393_o5 : X_LUT6
    generic map(
      LOC => "SLICE_X35Y94",
      INIT => X"50F0000000000000"
    )
    port map (
      ADR1 => '1',
      ADR2 => u_CORTEXM0DS_u_logic_Hfxwx4_Ofxwx4_AND_4393_o3_28064,
      ADR5 => u_CORTEXM0DS_u_logic_Hfxwx4_Ofxwx4_AND_4393_o4_27986,
      ADR4 => u_CORTEXM0DS_u_logic_Hfxwx4_Ofxwx4_AND_4393_o2_28065,
      ADR0 => u_CORTEXM0DS_u_logic_D4a3z4_26406,
      ADR3 => u_CORTEXM0DS_u_logic_H6tvx4,
      O => u_CORTEXM0DS_u_logic_Hfxwx4_Ofxwx4_AND_4393_o5_28063
    );
  u_CORTEXM0DS_u_logic_D4a3z4 : X_FF
    generic map(
      LOC => "SLICE_X35Y94",
      INIT => '1'
    )
    port map (
      CE => u_CORTEXM0DS_u_logic_C5ovx4,
      CLK => NlwBufferSignal_u_CORTEXM0DS_u_logic_D4a3z4_CLK,
      I => NlwBufferSignal_u_CORTEXM0DS_u_logic_D4a3z4_IN,
      O => u_CORTEXM0DS_u_logic_D4a3z4_26406,
      SET => u_CORTEXM0DS_u_logic_hreset_n_inv,
      RST => GND
    );
  u_CORTEXM0DS_u_logic_Huwwx4_Ouwwx4_AND_4335_o1 : X_LUT6
    generic map(
      LOC => "SLICE_X35Y94",
      INIT => X"0707077777077777"
    )
    port map (
      ADR3 => u_CORTEXM0DS_u_logic_J6i2z4_26161,
      ADR5 => u_CORTEXM0DS_u_logic_Tib3z4_27184,
      ADR4 => u_CORTEXM0DS_u_logic_Kkb3z4_26860,
      ADR2 => u_CORTEXM0DS_u_logic_Aeywx4_L9hvx4_AND_4487_o,
      ADR0 => u_CORTEXM0DS_u_logic_Japwx4,
      ADR1 => u_CORTEXM0DS_u_logic_Dhb3z4_26598,
      O => u_CORTEXM0DS_u_logic_Huwwx4_Ouwwx4_AND_4335_o1_28017
    );
  u_CORTEXM0DS_u_logic_Iuuvx41 : X_LUT6
    generic map(
      LOC => "SLICE_X35Y91",
      INIT => X"0100000000000000"
    )
    port map (
      ADR0 => u_CORTEXM0DS_u_logic_Tdp2z4_25946,
      ADR4 => u_CORTEXM0DS_u_logic_Uaj2z4_25947,
      ADR2 => u_CORTEXM0DS_u_logic_G0w2z4_25948,
      ADR3 => u_CORTEXM0DS_u_logic_Trq2z4_25949,
      ADR1 => u_CORTEXM0DS_u_logic_Cam2z4_25950,
      ADR5 => u_CORTEXM0DS_u_logic_R1w2z4_25951,
      O => u_CORTEXM0DS_u_logic_Iuuvx4
    );
  u_CORTEXM0DS_u_logic_SF20521 : X_LUT6
    generic map(
      LOC => "SLICE_X35Y91",
      INIT => X"01031133050F55FF"
    )
    port map (
      ADR4 => u_CORTEXM0DS_u_logic_Usl2z4_0,
      ADR1 => u_CORTEXM0DS_u_logic_Uls2z4_27340,
      ADR0 => u_CORTEXM0DS_u_logic_Svs2z4_27616,
      ADR5 => u_CORTEXM0DS_u_logic_Txa2z4,
      ADR3 => u_CORTEXM0DS_u_logic_Wva2z4,
      ADR2 => u_CORTEXM0DS_u_logic_Iuuvx4,
      O => u_CORTEXM0DS_u_logic_SF2052
    );
  u_CORTEXM0DS_u_logic_Wva2z41 : X_LUT6
    generic map(
      LOC => "SLICE_X35Y91",
      INIT => X"0000000002000000"
    )
    port map (
      ADR5 => u_CORTEXM0DS_u_logic_Tdp2z4_25946,
      ADR1 => u_CORTEXM0DS_u_logic_Uaj2z4_25947,
      ADR0 => u_CORTEXM0DS_u_logic_G0w2z4_25948,
      ADR4 => u_CORTEXM0DS_u_logic_Trq2z4_25949,
      ADR3 => u_CORTEXM0DS_u_logic_Cam2z4_25950,
      ADR2 => u_CORTEXM0DS_u_logic_R1w2z4_25951,
      O => u_CORTEXM0DS_u_logic_Wva2z4
    );
  u_CORTEXM0DS_u_logic_Cps2z4 : X_FF
    generic map(
      LOC => "SLICE_X35Y91",
      INIT => '0'
    )
    port map (
      CE => u_CORTEXM0DS_u_logic_Vytvx4,
      CLK => NlwBufferSignal_u_CORTEXM0DS_u_logic_Cps2z4_CLK,
      I => NlwBufferSignal_u_CORTEXM0DS_u_logic_Cps2z4_IN,
      O => u_CORTEXM0DS_u_logic_Cps2z4_27339,
      RST => u_CORTEXM0DS_u_logic_hreset_n_inv,
      SET => GND
    );
  u_CORTEXM0DS_u_logic_Cza2z4_Jza2z4_AND_6554_o2 : X_LUT6
    generic map(
      LOC => "SLICE_X35Y91",
      INIT => X"0000153F153F153F"
    )
    port map (
      ADR1 => u_CORTEXM0DS_u_logic_Axm2z4_25940,
      ADR3 => u_CORTEXM0DS_u_logic_Gcb3z4_25941,
      ADR5 => u_CORTEXM0DS_u_logic_Bus2z4_25942,
      ADR0 => u_CORTEXM0DS_u_logic_Wgb2z4_Cdb2z4_AND_6610_o,
      ADR2 => u_CORTEXM0DS_u_logic_Iuuvx4,
      ADR4 => u_CORTEXM0DS_u_logic_Wva2z4,
      O => u_CORTEXM0DS_u_logic_Cza2z4_Jza2z4_AND_6554_o3_25939
    );
  u_CORTEXM0DS_u_logic_U8b2z4_B9b2z4_AND_6575_o1_SW0 : X_LUT6
    generic map(
      LOC => "SLICE_X35Y92",
      INIT => X"FFFFECA0FCF0ECA0"
    )
    port map (
      ADR0 => u_CORTEXM0DS_u_logic_Bjd3z4_26445,
      ADR3 => u_CORTEXM0DS_u_logic_Tqs2z4_26861,
      ADR5 => u_CORTEXM0DS_u_logic_Azs2z4_27423,
      ADR2 => u_CORTEXM0DS_u_logic_Pguvx4,
      ADR4 => u_CORTEXM0DS_u_logic_Dwa2z4,
      ADR1 => u_CORTEXM0DS_u_logic_Mxa2z4,
      O => N961
    );
  u_CORTEXM0DS_u_logic_Dwa2z41 : X_LUT6
    generic map(
      LOC => "SLICE_X35Y92",
      INIT => X"0000200000000000"
    )
    port map (
      ADR4 => u_CORTEXM0DS_u_logic_Tdp2z4_25946,
      ADR1 => u_CORTEXM0DS_u_logic_Uaj2z4_25947,
      ADR0 => u_CORTEXM0DS_u_logic_G0w2z4_25948,
      ADR5 => u_CORTEXM0DS_u_logic_Trq2z4_25949,
      ADR2 => u_CORTEXM0DS_u_logic_Cam2z4_25950,
      ADR3 => u_CORTEXM0DS_u_logic_R1w2z4_25951,
      O => u_CORTEXM0DS_u_logic_Dwa2z4
    );
  u_CORTEXM0DS_u_logic_Mxa2z41 : X_LUT6
    generic map(
      LOC => "SLICE_X35Y92",
      INIT => X"0000020000000000"
    )
    port map (
      ADR1 => u_CORTEXM0DS_u_logic_Tdp2z4_25946,
      ADR4 => u_CORTEXM0DS_u_logic_Uaj2z4_25947,
      ADR2 => u_CORTEXM0DS_u_logic_G0w2z4_25948,
      ADR3 => u_CORTEXM0DS_u_logic_Trq2z4_25949,
      ADR0 => u_CORTEXM0DS_u_logic_Cam2z4_25950,
      ADR5 => u_CORTEXM0DS_u_logic_R1w2z4_25951,
      O => u_CORTEXM0DS_u_logic_Mxa2z4
    );
  u_CORTEXM0DS_u_logic_Gcb3z4 : X_FF
    generic map(
      LOC => "SLICE_X35Y92",
      INIT => '0'
    )
    port map (
      CE => u_CORTEXM0DS_u_logic_Qztvx4,
      CLK => NlwBufferSignal_u_CORTEXM0DS_u_logic_Gcb3z4_CLK,
      I => NlwBufferSignal_u_CORTEXM0DS_u_logic_Gcb3z4_IN,
      O => u_CORTEXM0DS_u_logic_Gcb3z4_25941,
      RST => u_CORTEXM0DS_u_logic_hreset_n_inv,
      SET => GND
    );
  u_CORTEXM0DS_u_logic_Cza2z4_Jza2z4_AND_6554_o10_SW1 : X_LUT6
    generic map(
      LOC => "SLICE_X35Y92",
      INIT => X"AAAA0000AAAA0000"
    )
    port map (
      ADR5 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR0 => u_CORTEXM0DS_u_logic_Kss2z4_26741,
      ADR4 => u_CORTEXM0DS_u_logic_Mxa2z4,
      O => N959
    );
  u_CORTEXM0DS_u_logic_T5tvx41 : X_LUT6
    generic map(
      LOC => "SLICE_X35Y93",
      INIT => X"0000000000000200"
    )
    port map (
      ADR5 => u_CORTEXM0DS_u_logic_Ffs2z4_26159,
      ADR0 => u_CORTEXM0DS_u_logic_Mjl2z4_26160,
      ADR1 => u_CORTEXM0DS_u_logic_Kop2z4_26162,
      ADR3 => u_CORTEXM0DS_u_logic_K3l2z4_26158,
      ADR2 => u_CORTEXM0DS_u_logic_Lz93z4_26157,
      ADR4 => u_CORTEXM0DS_u_logic_J6i2z4_26161,
      O => u_CORTEXM0DS_u_logic_T5tvx4
    );
  u_CORTEXM0DS_u_logic_E132z4_L132z4_AND_5465_o1 : X_LUT6
    generic map(
      LOC => "SLICE_X35Y93",
      INIT => X"FF3FF333BB3BBB3B"
    )
    port map (
      ADR0 => u_CORTEXM0DS_u_logic_Djzvx4,
      ADR5 => u_CORTEXM0DS_u_logic_Qr42z4_27355,
      ADR3 => u_CORTEXM0DS_u_logic_S132z4_Z132z4_AND_5467_o,
      ADR2 => u_CORTEXM0DS_u_logic_Oq42z4,
      ADR4 => u_CORTEXM0DS_u_logic_Wa32z4_Db32z4_AND_5502_o,
      ADR1 => u_CORTEXM0DS_u_logic_Y9t2z4_26894,
      O => u_CORTEXM0DS_u_logic_E132z4_L132z4_AND_5465_o
    );
  u_CORTEXM0DS_u_logic_Mmux_H3ivx416 : X_LUT6
    generic map(
      LOC => "SLICE_X35Y93",
      INIT => X"0F000F00AFAAAFAA"
    )
    port map (
      ADR4 => '1',
      ADR1 => '1',
      ADR0 => u_CORTEXM0DS_u_logic_T2ivx4_27716,
      ADR5 => u_CORTEXM0DS_u_logic_Gxk2z4_26731,
      ADR3 => u_CORTEXM0DS_u_logic_D1ivx4_27717,
      ADR2 => u_CORTEXM0DS_u_logic_F4c3z4_26659,
      O => u_CORTEXM0DS_u_logic_Mmux_H3ivx416_29737
    );
  u_CORTEXM0DS_u_logic_S5b3z4 : X_FF
    generic map(
      LOC => "SLICE_X35Y93",
      INIT => '0'
    )
    port map (
      CE => u_CORTEXM0DS_u_logic_T5tvx4,
      CLK => NlwBufferSignal_u_CORTEXM0DS_u_logic_S5b3z4_CLK,
      I => NlwBufferSignal_u_CORTEXM0DS_u_logic_S5b3z4_IN,
      O => u_CORTEXM0DS_u_logic_S5b3z4_26914,
      RST => u_CORTEXM0DS_u_logic_hreset_n_inv,
      SET => GND
    );
  u_CORTEXM0DS_u_logic_Mmux_H3ivx417 : X_LUT6
    generic map(
      LOC => "SLICE_X35Y93",
      INIT => X"FFFF5150FFFF1100"
    )
    port map (
      ADR0 => u_CORTEXM0DS_u_logic_Hzj2z4_26197,
      ADR2 => u_CORTEXM0DS_u_logic_Rbmvx42,
      ADR3 => u_CORTEXM0DS_u_logic_Pmvvx4,
      ADR5 => u_CORTEXM0DS_u_logic_S5b3z4_26914,
      ADR1 => u_CORTEXM0DS_u_logic_E132z4_L132z4_AND_5465_o,
      ADR4 => u_CORTEXM0DS_u_logic_Mmux_H3ivx416_29737,
      O => u_CORTEXM0DS_u_logic_Mmux_H3ivx417_27714
    );
  u_CORTEXM0DS_u_logic_Cxc3z4 : X_FF
    generic map(
      LOC => "SLICE_X35Y114",
      INIT => '1'
    )
    port map (
      CE => u_CORTEXM0DS_u_logic_Xppvx4_0,
      CLK => NlwBufferSignal_u_CORTEXM0DS_u_logic_Cxc3z4_CLK,
      I => NlwBufferSignal_u_CORTEXM0DS_u_logic_Cxc3z4_IN,
      O => u_CORTEXM0DS_u_logic_Cxc3z4_27372,
      SET => u_CORTEXM0DS_u_logic_hreset_n_inv,
      RST => GND
    );
  u_CORTEXM0DS_u_logic_K22wx43 : X_LUT6
    generic map(
      LOC => "SLICE_X35Y114",
      INIT => X"FFF03320AAA02220"
    )
    port map (
      ADR2 => u_CORTEXM0DS_u_logic_Uenwx4_Dgnwx4_AND_4164_o,
      ADR5 => u_CORTEXM0DS_u_logic_P7owx4_W7owx4_AND_3334_o,
      ADR4 => u_CORTEXM0DS_u_logic_Kfowx4_Rfowx4_AND_3355_o,
      ADR0 => u_CORTEXM0DS_u_logic_Tanwx4_D8vwx4_AND_4142_o_26724,
      ADR1 => u_CORTEXM0DS_u_logic_Pmnwx4,
      ADR3 => u_CORTEXM0DS_u_logic_K1owx4_R1owx4_AND_3319_o,
      O => u_CORTEXM0DS_u_logic_K22wx43_27636
    );
  u_CORTEXM0DS_u_logic_U5a3z4_u_CORTEXM0DS_u_logic_U5a3z4_DMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => HWDATA_12_pack_5,
      O => HWDATA(12)
    );
  u_CORTEXM0DS_u_logic_U5a3z4_u_CORTEXM0DS_u_logic_U5a3z4_BMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => HWDATA_10_pack_3,
      O => HWDATA(10)
    );
  u_CORTEXM0DS_u_logic_U5a3z4 : X_FF
    generic map(
      LOC => "SLICE_X35Y98",
      INIT => '1'
    )
    port map (
      CE => u_CORTEXM0DS_u_logic_C5ovx4,
      CLK => NlwBufferSignal_u_CORTEXM0DS_u_logic_U5a3z4_CLK,
      I => HWDATA(14),
      O => u_CORTEXM0DS_u_logic_U5a3z4_26842,
      SET => u_CORTEXM0DS_u_logic_hreset_n_inv,
      RST => GND
    );
  u_CORTEXM0DS_u_logic_hwdata_o_14_1 : X_LUT6
    generic map(
      LOC => "SLICE_X35Y98",
      INIT => X"3355335533553355"
    )
    port map (
      ADR4 => '1',
      ADR2 => '1',
      ADR3 => u_CORTEXM0DS_u_logic_Wq5wx4,
      ADR1 => u_CORTEXM0DS_u_logic_Uvzvx4,
      ADR0 => u_CORTEXM0DS_u_logic_S71wx4,
      ADR5 => '1',
      O => HWDATA(14)
    );
  u_CORTEXM0DS_u_logic_Mmux_hwdata_o_12_11 : X_LUT5
    generic map(
      LOC => "SLICE_X35Y98",
      INIT => X"000FFF0F"
    )
    port map (
      ADR4 => u_CORTEXM0DS_u_logic_K55xx4_R55xx4_AND_5295_o,
      ADR2 => u_CORTEXM0DS_u_logic_Ze1wx4,
      ADR3 => u_CORTEXM0DS_u_logic_Wq5wx4,
      ADR0 => '1',
      ADR1 => '1',
      O => HWDATA_12_pack_5
    );
  u_CORTEXM0DS_u_logic_L7a3z4 : X_FF
    generic map(
      LOC => "SLICE_X35Y98",
      INIT => '1'
    )
    port map (
      CE => u_CORTEXM0DS_u_logic_C5ovx4,
      CLK => NlwBufferSignal_u_CORTEXM0DS_u_logic_L7a3z4_CLK,
      I => NlwBufferSignal_u_CORTEXM0DS_u_logic_L7a3z4_IN,
      O => u_CORTEXM0DS_u_logic_L7a3z4_27940,
      SET => u_CORTEXM0DS_u_logic_hreset_n_inv,
      RST => GND
    );
  u_CORTEXM0DS_u_logic_C5ovx41 : X_LUT6
    generic map(
      LOC => "SLICE_X35Y98",
      INIT => X"0004000000000000"
    )
    port map (
      ADR5 => u_CORTEXM0DS_u_logic_K3l2z4_26158,
      ADR1 => u_CORTEXM0DS_u_logic_J6i2z4_26161,
      ADR3 => u_CORTEXM0DS_u_logic_Kop2z4_26162,
      ADR4 => u_CORTEXM0DS_u_logic_Mjl2z4_26160,
      ADR2 => u_CORTEXM0DS_u_logic_Lz93z4_26157,
      ADR0 => u_CORTEXM0DS_u_logic_Ffs2z4_26159,
      O => u_CORTEXM0DS_u_logic_C5ovx4
    );
  u_CORTEXM0DS_u_logic_Bge3z4 : X_FF
    generic map(
      LOC => "SLICE_X35Y98",
      INIT => '1'
    )
    port map (
      CE => u_CORTEXM0DS_u_logic_C5ovx4,
      CLK => NlwBufferSignal_u_CORTEXM0DS_u_logic_Bge3z4_CLK,
      I => HWDATA(11),
      O => u_CORTEXM0DS_u_logic_Bge3z4_27105,
      SET => u_CORTEXM0DS_u_logic_hreset_n_inv,
      RST => GND
    );
  u_CORTEXM0DS_u_logic_Mmux_hwdata_o_11_11 : X_LUT6
    generic map(
      LOC => "SLICE_X35Y98",
      INIT => X"3355335533553355"
    )
    port map (
      ADR2 => '1',
      ADR4 => '1',
      ADR3 => u_CORTEXM0DS_u_logic_Wq5wx4,
      ADR0 => u_CORTEXM0DS_u_logic_Gm1wx4,
      ADR1 => u_CORTEXM0DS_u_logic_R40wx4,
      ADR5 => '1',
      O => HWDATA(11)
    );
  u_CORTEXM0DS_u_logic_Mmux_hwdata_o_10_11 : X_LUT5
    generic map(
      LOC => "SLICE_X35Y98",
      INIT => X"0F000FFF"
    )
    port map (
      ADR2 => u_CORTEXM0DS_u_logic_Wa32z4_Db32z4_AND_5502_o,
      ADR4 => u_CORTEXM0DS_u_logic_S132z4_Z132z4_AND_5467_o,
      ADR3 => u_CORTEXM0DS_u_logic_Wq5wx4,
      ADR0 => '1',
      ADR1 => '1',
      O => HWDATA_10_pack_3
    );
  u_CORTEXM0DS_u_logic_C9a3z4 : X_FF
    generic map(
      LOC => "SLICE_X35Y98",
      INIT => '1'
    )
    port map (
      CE => u_CORTEXM0DS_u_logic_C5ovx4,
      CLK => NlwBufferSignal_u_CORTEXM0DS_u_logic_C9a3z4_CLK,
      I => NlwBufferSignal_u_CORTEXM0DS_u_logic_C9a3z4_IN,
      O => u_CORTEXM0DS_u_logic_C9a3z4_27822,
      SET => u_CORTEXM0DS_u_logic_hreset_n_inv,
      RST => GND
    );
  u_CORTEXM0DS_u_logic_Wq5wx41 : X_LUT6
    generic map(
      LOC => "SLICE_X35Y98",
      INIT => X"0000888880800080"
    )
    port map (
      ADR0 => u_CORTEXM0DS_u_logic_Y9t2z4_26894,
      ADR2 => u_CORTEXM0DS_u_logic_Npk2z4_25818,
      ADR4 => u_CORTEXM0DS_u_logic_Ark2z4_25827,
      ADR3 => u_CORTEXM0DS_u_logic_Ffj2z4_25823,
      ADR5 => u_CORTEXM0DS_u_logic_Sgj2z4_25821,
      ADR1 => u_CORTEXM0DS_u_logic_Qr42z4_27355,
      O => u_CORTEXM0DS_u_logic_Wq5wx4
    );
  u_CORTEXM0DS_u_logic_Mmux_Z78wx4136 : X_LUT6
    generic map(
      LOC => "SLICE_X35Y109",
      INIT => X"7FFFFFFFFFFFFFFF"
    )
    port map (
      ADR4 => u_CORTEXM0DS_u_logic_P12wx4,
      ADR3 => u_CORTEXM0DS_u_logic_Z62wx4,
      ADR2 => u_CORTEXM0DS_u_logic_Nn0wx4,
      ADR0 => u_CORTEXM0DS_u_logic_O7zvx4,
      ADR1 => u_CORTEXM0DS_u_logic_S71wx4,
      ADR5 => u_CORTEXM0DS_u_logic_Ze1wx4,
      O => u_CORTEXM0DS_u_logic_Mmux_Z78wx4135_27246
    );
  u_CORTEXM0DS_u_logic_Cgu2z4 : X_FF
    generic map(
      LOC => "SLICE_X35Y109",
      INIT => '1'
    )
    port map (
      CE => u_CORTEXM0DS_u_logic_Hfyvx4,
      CLK => NlwBufferSignal_u_CORTEXM0DS_u_logic_Cgu2z4_CLK,
      I => NlwBufferSignal_u_CORTEXM0DS_u_logic_Cgu2z4_IN,
      O => u_CORTEXM0DS_u_logic_Cgu2z4_27288,
      SET => u_CORTEXM0DS_u_logic_hreset_n_inv,
      RST => GND
    );
  u_CORTEXM0DS_u_logic_Ze1wx45_SW2 : X_LUT6
    generic map(
      LOC => "SLICE_X35Y109",
      INIT => X"AA05FF05AAAFFFAF"
    )
    port map (
      ADR1 => '1',
      ADR2 => u_CORTEXM0DS_u_logic_Lpv2z4_27518,
      ADR4 => u_CORTEXM0DS_u_logic_Vdr2z4_27565,
      ADR5 => u_CORTEXM0DS_u_logic_Cgu2z4_27288,
      ADR3 => u_CORTEXM0DS_u_logic_Svk2z4_25841,
      ADR0 => u_CORTEXM0DS_u_logic_H3d3z4_25834,
      O => N1372
    );
  u_CORTEXM0DS_u_logic_hwdata_o_28_1 : X_LUT6
    generic map(
      LOC => "SLICE_X35Y99",
      INIT => X"03550000CFDD0000"
    )
    port map (
      ADR4 => u_CORTEXM0DS_u_logic_Y9t2z4_26894,
      ADR0 => u_CORTEXM0DS_u_logic_Izpvx4,
      ADR3 => u_CORTEXM0DS_u_logic_Qr42z4_27355,
      ADR1 => u_CORTEXM0DS_u_logic_Oq42z4,
      ADR2 => u_CORTEXM0DS_u_logic_K55xx4_R55xx4_AND_5295_o,
      ADR5 => u_CORTEXM0DS_u_logic_Ze1wx4,
      O => HWDATA(28)
    );
  u_CORTEXM0DS_u_logic_O3pvx41 : X_LUT6
    generic map(
      LOC => "SLICE_X35Y113",
      INIT => X"FCF4FC0054545400"
    )
    port map (
      ADR0 => u_CORTEXM0DS_u_logic_W6iwx4,
      ADR1 => u_CORTEXM0DS_u_logic_S9rwx4_Z9rwx4_AND_3655_o,
      ADR4 => u_CORTEXM0DS_u_logic_Uenwx4_V7rwx4_AND_3647_o,
      ADR3 => u_CORTEXM0DS_u_logic_Kfowx4_Rfowx4_AND_3355_o,
      ADR2 => u_CORTEXM0DS_u_logic_Jbowx4_Qbowx4_AND_3347_o,
      ADR5 => u_CORTEXM0DS_u_logic_P7owx4_W7owx4_AND_3334_o,
      O => u_CORTEXM0DS_u_logic_O3pvx41_28965
    );
  u_CORTEXM0DS_u_logic_Bspvx4611 : X_LUT6
    generic map(
      LOC => "SLICE_X35Y113",
      INIT => X"20E0000030F00000"
    )
    port map (
      ADR5 => u_CORTEXM0DS_u_logic_Aok2z4_25881,
      ADR0 => u_CORTEXM0DS_u_logic_Hq1wx4,
      ADR1 => u_CORTEXM0DS_u_logic_R9nwx4,
      ADR3 => u_CORTEXM0DS_u_logic_Wkwwx4_Ay7wx4_AND_4307_o,
      ADR2 => u_CORTEXM0DS_u_logic_S9rwx4_Z9rwx4_AND_3655_o,
      ADR4 => u_CORTEXM0DS_u_logic_Uenwx4_V7rwx4_AND_3647_o,
      O => u_CORTEXM0DS_u_logic_Bspvx461
    );
  u_CORTEXM0DS_u_logic_S9rwx4_Z9rwx4_AND_3655_o1 : X_LUT6
    generic map(
      LOC => "SLICE_X35Y113",
      INIT => X"0000D000FFFFD000"
    )
    port map (
      ADR4 => u_CORTEXM0DS_u_logic_R9nwx4,
      ADR2 => u_CORTEXM0DS_u_logic_Tki2z4_25989,
      ADR3 => u_CORTEXM0DS_u_logic_Nsk2z4_25994,
      ADR1 => u_CORTEXM0DS_u_logic_Aok2z4_25881,
      ADR0 => u_CORTEXM0DS_u_logic_Npk2z4_25818,
      ADR5 => u_CORTEXM0DS_u_logic_Ar7wx4,
      O => u_CORTEXM0DS_u_logic_S9rwx4_Z9rwx4_AND_3655_o
    );
  u_CORTEXM0DS_u_logic_Zu43z4 : X_FF
    generic map(
      LOC => "SLICE_X35Y113",
      INIT => '1'
    )
    port map (
      CE => u_CORTEXM0DS_u_logic_Rdyvx4_0,
      CLK => NlwBufferSignal_u_CORTEXM0DS_u_logic_Zu43z4_CLK,
      I => NlwBufferSignal_u_CORTEXM0DS_u_logic_Zu43z4_IN,
      O => u_CORTEXM0DS_u_logic_Zu43z4_27521,
      SET => u_CORTEXM0DS_u_logic_hreset_n_inv,
      RST => GND
    );
  u_CORTEXM0DS_u_logic_Ar7wx41 : X_LUT6
    generic map(
      LOC => "SLICE_X35Y113",
      INIT => X"AAAA2222AAAA2222"
    )
    port map (
      ADR3 => '1',
      ADR5 => '1',
      ADR2 => '1',
      ADR0 => u_CORTEXM0DS_u_logic_Dw7wx4,
      ADR1 => u_CORTEXM0DS_u_logic_Fij2z4_25819,
      ADR4 => u_CORTEXM0DS_u_logic_Ok7wx4,
      O => u_CORTEXM0DS_u_logic_Ar7wx4
    );
  u_CORTEXM0DS_u_logic_K22wx44_SW1_SW0 : X_LUT6
    generic map(
      LOC => "SLICE_X35Y115",
      INIT => X"FFF8FFF0FFF0FFF0"
    )
    port map (
      ADR4 => u_CORTEXM0DS_u_logic_Roh2z4_7_0,
      ADR1 => u_CORTEXM0DS_u_logic_Kvfwx4_W8c2z4_AND_6701_o,
      ADR0 => u_CORTEXM0DS_u_logic_Keqvx4_Ync2z4_AND_6755_o,
      ADR5 => u_CORTEXM0DS_u_logic_G6pvx4,
      ADR2 => N366,
      ADR3 => u_CORTEXM0DS_u_logic_G6pvx4_Alywx4_AND_4511_o,
      O => N907
    );
  u_CORTEXM0DS_u_logic_Skhvx4_SW0_SW0 : X_LUT6
    generic map(
      LOC => "SLICE_X35Y115",
      INIT => X"FF003B08FF00FFCC"
    )
    port map (
      ADR1 => u_ahb_bridge_u_state_machine_HREADY_0,
      ADR4 => u_CORTEXM0DS_u_logic_D9c2z4_K9c2z4_AND_6705_o,
      ADR5 => u_CORTEXM0DS_u_logic_Keqvx4_Ync2z4_AND_6755_o,
      ADR2 => u_CORTEXM0DS_u_logic_Kvfwx4_W8c2z4_AND_6701_o,
      ADR0 => u_CORTEXM0DS_u_logic_Pri3z4_9_0,
      ADR3 => u_CORTEXM0DS_u_logic_Jex2z4_28130,
      O => N366
    );
  u_CORTEXM0DS_u_logic_Rr93z4 : X_FF
    generic map(
      LOC => "SLICE_X35Y107",
      INIT => '1'
    )
    port map (
      CE => u_CORTEXM0DS_u_logic_Xppvx4_0,
      CLK => NlwBufferSignal_u_CORTEXM0DS_u_logic_Rr93z4_CLK,
      I => NlwBufferSignal_u_CORTEXM0DS_u_logic_Rr93z4_IN,
      O => u_CORTEXM0DS_u_logic_Rr93z4_27401,
      SET => u_CORTEXM0DS_u_logic_hreset_n_inv,
      RST => GND
    );
  u_CORTEXM0DS_u_logic_Qnkvx4_SW0 : X_LUT6
    generic map(
      LOC => "SLICE_X35Y116",
      INIT => X"B333A00000000000"
    )
    port map (
      ADR5 => u_CORTEXM0DS_u_logic_O5t2z4_25820,
      ADR3 => u_CORTEXM0DS_u_logic_Aok2z4_25881,
      ADR2 => u_CORTEXM0DS_u_logic_Tdp2z4_25946,
      ADR0 => u_CORTEXM0DS_u_logic_Ffj2z4_25823,
      ADR4 => u_CORTEXM0DS_u_logic_Cax2z4_28024,
      ADR1 => u_CORTEXM0DS_u_logic_Ark2z4_25827,
      O => N134
    );
  u_CORTEXM0DS_u_logic_Jex2z4 : X_FF
    generic map(
      LOC => "SLICE_X35Y116",
      INIT => '1'
    )
    port map (
      CE => VCC,
      CLK => NlwBufferSignal_u_CORTEXM0DS_u_logic_Jex2z4_CLK,
      I => u_CORTEXM0DS_u_logic_Skhvx4_22522,
      O => u_CORTEXM0DS_u_logic_Jex2z4_28130,
      SET => u_CORTEXM0DS_u_logic_hreset_n_inv,
      RST => GND
    );
  u_CORTEXM0DS_u_logic_Skhvx4 : X_LUT6
    generic map(
      LOC => "SLICE_X35Y116",
      INIT => X"CCCCFD08CCCCFC0C"
    )
    port map (
      ADR0 => u_CORTEXM0DS_u_logic_Imnwx4_26045,
      ADR3 => N908,
      ADR1 => N907,
      ADR5 => u_CORTEXM0DS_u_logic_K22wx43_27636,
      ADR2 => u_CORTEXM0DS_u_logic_K22wx42_27635,
      ADR4 => u_CORTEXM0DS_u_logic_B8nwx4_Havwx4_AND_4151_o_26267,
      O => u_CORTEXM0DS_u_logic_Skhvx4_22522
    );
  u_CORTEXM0DS_u_logic_S71wx43 : X_LUT6
    generic map(
      LOC => "SLICE_X35Y111",
      INIT => X"3535FFFF303FFFFF"
    )
    port map (
      ADR0 => u_CORTEXM0DS_u_logic_U5q2z4_27051,
      ADR3 => u_CORTEXM0DS_u_logic_F4q2z4_26645,
      ADR1 => u_CORTEXM0DS_u_logic_J7q2z4_28692,
      ADR5 => u_CORTEXM0DS_u_logic_M1j2z4_26013,
      ADR2 => u_CORTEXM0DS_u_logic_H3d3z4_25834,
      ADR4 => u_CORTEXM0DS_u_logic_T1d3z4_25833,
      O => u_CORTEXM0DS_u_logic_S71wx43_29742
    );
  u_CORTEXM0DS_u_logic_S71wx44_SW0 : X_LUT6
    generic map(
      LOC => "SLICE_X35Y111",
      INIT => X"11113333F111F333"
    )
    port map (
      ADR2 => u_CORTEXM0DS_u_logic_O723z4_26424,
      ADR3 => u_CORTEXM0DS_u_logic_H3d3z4_25834,
      ADR0 => u_CORTEXM0DS_u_logic_Yaz2z4_25842,
      ADR4 => u_CORTEXM0DS_u_logic_S71wx43_29742,
      ADR1 => u_CORTEXM0DS_u_logic_S71wx42_27505,
      ADR5 => u_CORTEXM0DS_u_logic_SF1101,
      O => N1084
    );
  u_CORTEXM0DS_u_logic_Mxor_Mgawx4_B19wx4_XOR_43_o_xo_0_1 : X_LUT6
    generic map(
      LOC => "SLICE_X35Y111",
      INIT => X"FFFFB3A000004C5F"
    )
    port map (
      ADR2 => u_CORTEXM0DS_u_logic_Uup2z4_25965,
      ADR4 => u_CORTEXM0DS_u_logic_Bx9vx4_H1cwx4_AND_2232_o,
      ADR0 => u_CORTEXM0DS_u_logic_Y29wx4,
      ADR5 => u_CORTEXM0DS_u_logic_Wzawx43_26822,
      ADR3 => u_CORTEXM0DS_u_logic_W19wx4,
      ADR1 => u_CORTEXM0DS_u_logic_S71wx4,
      O => u_CORTEXM0DS_u_logic_Mgawx4_B19wx4_XOR_43_o
    );
  u_CORTEXM0DS_u_logic_F4q2z4 : X_FF
    generic map(
      LOC => "SLICE_X35Y111",
      INIT => '1'
    )
    port map (
      CE => u_CORTEXM0DS_u_logic_Pu1wx4_inv_0,
      CLK => NlwBufferSignal_u_CORTEXM0DS_u_logic_F4q2z4_CLK,
      I => NlwBufferSignal_u_CORTEXM0DS_u_logic_F4q2z4_IN,
      O => u_CORTEXM0DS_u_logic_F4q2z4_26645,
      SET => u_CORTEXM0DS_u_logic_hreset_n_inv,
      RST => GND
    );
  u_CORTEXM0DS_u_logic_S71wx48 : X_LUT6
    generic map(
      LOC => "SLICE_X35Y111",
      INIT => X"3000000010000000"
    )
    port map (
      ADR0 => u_CORTEXM0DS_u_logic_Hi83z4_27030,
      ADR5 => u_CORTEXM0DS_u_logic_Op52z4_Zk52z4_OR_1169_o,
      ADR1 => N1084,
      ADR4 => u_CORTEXM0DS_u_logic_S71wx46_28908,
      ADR2 => u_CORTEXM0DS_u_logic_S71wx47_28909,
      ADR3 => u_CORTEXM0DS_u_logic_S71wx41_28906,
      O => u_CORTEXM0DS_u_logic_S71wx4
    );
  u_CORTEXM0DS_u_logic_Ithvx42 : X_LUT6
    generic map(
      LOC => "SLICE_X35Y117",
      INIT => X"00000000CC440000"
    )
    port map (
      ADR2 => '1',
      ADR3 => u_CORTEXM0DS_u_logic_Nsk2z4_25994,
      ADR4 => u_CORTEXM0DS_u_logic_Npk2z4_25818,
      ADR0 => u_CORTEXM0DS_u_logic_Aok2z4_25881,
      ADR5 => u_CORTEXM0DS_u_logic_Tki2z4_25989,
      ADR1 => u_CORTEXM0DS_u_logic_Pri3z4_20_0,
      O => u_CORTEXM0DS_u_logic_Ithvx42_27110
    );
  u_CORTEXM0DS_u_logic_Ia0wx41_SW1 : X_LUT6
    generic map(
      LOC => "SLICE_X35Y117",
      INIT => X"BFBFFFBFBBBBFFBB"
    )
    port map (
      ADR5 => u_CORTEXM0DS_u_logic_Xd8wx4,
      ADR2 => u_CORTEXM0DS_u_logic_Nn0wx4,
      ADR4 => u_CORTEXM0DS_u_logic_Omcwx4_Vmcwx4_AND_2244_o,
      ADR0 => N1377,
      ADR3 => u_CORTEXM0DS_u_logic_Pri3z4_20_0,
      ADR1 => u_CORTEXM0DS_u_logic_Bo0wx4_27104,
      O => N1126
    );
  u_CORTEXM0DS_u_logic_Ziwwx4_Gjwwx4_AND_4301_o3_SW7 : X_LUT6
    generic map(
      LOC => "SLICE_X35Y117",
      INIT => X"C0C0E0C0C0C0F0F0"
    )
    port map (
      ADR4 => u_CORTEXM0DS_u_logic_Keqvx4_Ync2z4_AND_6755_o,
      ADR3 => u_CORTEXM0DS_u_logic_U2ewx4,
      ADR2 => u_CORTEXM0DS_u_logic_G6pvx4,
      ADR0 => u_CORTEXM0DS_u_logic_Ziwwx4_Gjwwx4_AND_4301_o2_26018,
      ADR1 => u_CORTEXM0DS_u_logic_Ithvx42_27110,
      ADR5 => u_CORTEXM0DS_u_logic_Bo0wx4_27104,
      O => N1148
    );
  u_CORTEXM0DS_u_logic_If33z4 : X_FF
    generic map(
      LOC => "SLICE_X35Y117",
      INIT => '1'
    )
    port map (
      CE => u_CORTEXM0DS_u_logic_Ydyvx4_0,
      CLK => NlwBufferSignal_u_CORTEXM0DS_u_logic_If33z4_CLK,
      I => NlwBufferSignal_u_CORTEXM0DS_u_logic_If33z4_IN,
      O => u_CORTEXM0DS_u_logic_If33z4_26986,
      SET => u_CORTEXM0DS_u_logic_hreset_n_inv,
      RST => GND
    );
  u_CORTEXM0DS_u_logic_Bo0wx4 : X_LUT6
    generic map(
      LOC => "SLICE_X35Y117",
      INIT => X"F0F0F0F0A0A0B0A0"
    )
    port map (
      ADR1 => u_CORTEXM0DS_u_logic_Bge3z4_27105,
      ADR4 => u_CORTEXM0DS_u_logic_B7owx4,
      ADR5 => u_CORTEXM0DS_u_logic_Uenwx4_Lcvwx4_AND_4235_o,
      ADR3 => u_CORTEXM0DS_u_logic_Mitwx4_Titwx4_AND_3934_o6,
      ADR0 => u_CORTEXM0DS_u_logic_Mitwx4_Titwx4_AND_3934_o4_27107,
      ADR2 => N1383,
      O => u_CORTEXM0DS_u_logic_Bo0wx4_27104
    );
  u_CORTEXM0DS_u_logic_Tauwx4_Abuwx4_AND_4036_o11 : X_LUT6
    generic map(
      LOC => "SLICE_X35Y103",
      INIT => X"FFFFFFFFFF77FFFF"
    )
    port map (
      ADR2 => '1',
      ADR1 => u_CORTEXM0DS_u_logic_Mjl2z4_26160,
      ADR0 => u_CORTEXM0DS_u_logic_Lz93z4_26157,
      ADR5 => u_CORTEXM0DS_u_logic_Ffs2z4_26159,
      ADR3 => u_CORTEXM0DS_u_logic_Kop2z4_26162,
      ADR4 => u_CORTEXM0DS_u_logic_Wuq2z4_27736,
      O => u_CORTEXM0DS_u_logic_Tauwx4_Abuwx4_AND_4036_o1_25894
    );
  u_CORTEXM0DS_u_logic_E5owx44_SW24_F : X_LUT6
    generic map(
      LOC => "SLICE_X35Y103",
      INIT => X"FFEF0020FFFF0000"
    )
    port map (
      ADR3 => u_CORTEXM0DS_u_logic_Hzj2z4_26197,
      ADR2 => u_CORTEXM0DS_u_logic_Hzywx4,
      ADR1 => u_CORTEXM0DS_u_logic_E5owx43_0,
      ADR4 => N1023,
      ADR0 => N1024,
      ADR5 => u_CORTEXM0DS_u_logic_O6zwx4_Hiuwx4_AND_4562_o,
      O => N1306
    );
  u_CORTEXM0DS_u_logic_Kzqvx43_SW2_SW0 : X_LUT6
    generic map(
      LOC => "SLICE_X35Y103",
      INIT => X"FFFFFF7FFFFF7F7F"
    )
    port map (
      ADR5 => u_CORTEXM0DS_u_logic_T5g3z4_25927,
      ADR4 => u_CORTEXM0DS_u_logic_D4g3z4_25928,
      ADR1 => u_CORTEXM0DS_u_logic_Tauwx4_Abuwx4_AND_4036_o1_25894,
      ADR3 => u_CORTEXM0DS_u_logic_H6tvx4,
      ADR0 => u_CORTEXM0DS_u_logic_Wfuwx4,
      ADR2 => u_CORTEXM0DS_u_logic_Tauwx4_Abuwx4_AND_4036_o4_25898,
      O => N1023
    );
  u_CORTEXM0DS_u_logic_Xg33z4 : X_FF
    generic map(
      LOC => "SLICE_X35Y110",
      INIT => '1'
    )
    port map (
      CE => u_CORTEXM0DS_u_logic_Ydyvx4_0,
      CLK => NlwBufferSignal_u_CORTEXM0DS_u_logic_Xg33z4_CLK,
      I => NlwBufferSignal_u_CORTEXM0DS_u_logic_Xg33z4_IN,
      O => u_CORTEXM0DS_u_logic_Xg33z4_27377,
      SET => u_CORTEXM0DS_u_logic_hreset_n_inv,
      RST => GND
    );
  u_CORTEXM0DS_u_logic_S71wx47 : X_LUT6
    generic map(
      LOC => "SLICE_X35Y110",
      INIT => X"B000B0B0BB00BBBB"
    )
    port map (
      ADR4 => u_CORTEXM0DS_u_logic_Hmv2z4_27449,
      ADR1 => u_CORTEXM0DS_u_logic_Pz53z4_27412,
      ADR2 => u_CORTEXM0DS_u_logic_Sk52z4_Zk52z4_OR_1162_o,
      ADR5 => u_CORTEXM0DS_u_logic_Xg33z4_27377,
      ADR3 => u_CORTEXM0DS_u_logic_Vp52z4_Bm52z4_OR_1172_o,
      ADR0 => u_CORTEXM0DS_u_logic_Sk52z4_Bm52z4_OR_1166_o,
      O => u_CORTEXM0DS_u_logic_S71wx47_28909
    );
  u_CORTEXM0DS_u_logic_hwdata_o_25_1 : X_LUT6
    generic map(
      LOC => "SLICE_X35Y104",
      INIT => X"0008222AA0A8A2AA"
    )
    port map (
      ADR0 => u_CORTEXM0DS_u_logic_Y9t2z4_26894,
      ADR4 => u_CORTEXM0DS_u_logic_Kqzvx4,
      ADR1 => u_CORTEXM0DS_u_logic_Qr42z4_27355,
      ADR2 => u_CORTEXM0DS_u_logic_Oq42z4,
      ADR3 => u_CORTEXM0DS_u_logic_N142z4_U142z4_AND_5606_o,
      ADR5 => u_CORTEXM0DS_u_logic_Js32z4_Qs32z4_AND_5571_o,
      O => HWDATA(25)
    );
  u_CORTEXM0DS_u_logic_Vr32z4_Cs32z4_AND_5569_o1 : X_LUT6
    generic map(
      LOC => "SLICE_X35Y104",
      INIT => X"BB8BFFFFB080FFFF"
    )
    port map (
      ADR5 => u_CORTEXM0DS_u_logic_Kqzvx4,
      ADR2 => u_CORTEXM0DS_u_logic_Qr42z4_27355,
      ADR0 => u_CORTEXM0DS_u_logic_Js32z4_Qs32z4_AND_5571_o,
      ADR1 => u_CORTEXM0DS_u_logic_Oq42z4,
      ADR3 => u_CORTEXM0DS_u_logic_N142z4_U142z4_AND_5606_o,
      ADR4 => u_CORTEXM0DS_u_logic_Y9t2z4_26894,
      O => u_CORTEXM0DS_u_logic_Vr32z4_Cs32z4_AND_5569_o
    );
  u_CORTEXM0DS_u_logic_S71wx46 : X_LUT6
    generic map(
      LOC => "SLICE_X35Y112",
      INIT => X"CCC4CCC40000CCC4"
    )
    port map (
      ADR0 => u_CORTEXM0DS_u_logic_Gq43z4_27061,
      ADR4 => u_CORTEXM0DS_u_logic_B1q2z4_26418,
      ADR2 => u_CORTEXM0DS_u_logic_H3d3z4_25834,
      ADR1 => u_CORTEXM0DS_u_logic_S71wx45_28907,
      ADR3 => u_CORTEXM0DS_u_logic_SF1101,
      ADR5 => u_CORTEXM0DS_u_logic_Vp52z4_Vb52z4_OR_1171_o,
      O => u_CORTEXM0DS_u_logic_S71wx46_28908
    );
  u_CORTEXM0DS_u_logic_Vdr2z4 : X_FF
    generic map(
      LOC => "SLICE_X35Y112",
      INIT => '1'
    )
    port map (
      CE => u_CORTEXM0DS_u_logic_Ofyvx4,
      CLK => NlwBufferSignal_u_CORTEXM0DS_u_logic_Vdr2z4_CLK,
      I => NlwBufferSignal_u_CORTEXM0DS_u_logic_Vdr2z4_IN,
      O => u_CORTEXM0DS_u_logic_Vdr2z4_27565,
      SET => u_CORTEXM0DS_u_logic_hreset_n_inv,
      RST => GND
    );
  u_CORTEXM0DS_u_logic_M41wx4_SW0_SW0 : X_LUT6
    generic map(
      LOC => "SLICE_X35Y112",
      INIT => X"F5FBF0F1F5FFF0FF"
    )
    port map (
      ADR3 => u_CORTEXM0DS_u_logic_C61wx4,
      ADR0 => u_CORTEXM0DS_u_logic_Mgawx4_B19wx4_XOR_43_o,
      ADR4 => u_CORTEXM0DS_u_logic_X8zvx4,
      ADR1 => u_CORTEXM0DS_u_logic_Muawx4,
      ADR5 => u_CORTEXM0DS_u_logic_Fuawx4_26691,
      ADR2 => u_CORTEXM0DS_u_logic_Bpzvx4,
      O => N351
    );
  u_CORTEXM0DS_u_logic_Uqwwx4_Brwwx4_AND_4324_o4 : X_LUT6
    generic map(
      LOC => "SLICE_X35Y123",
      INIT => X"00FF00FF0020DFFF"
    )
    port map (
      ADR0 => u_CORTEXM0DS_u_logic_C7zwx4_J7zwx4_AND_4564_o,
      ADR2 => u_CORTEXM0DS_u_logic_Qjuwx4,
      ADR3 => N1103,
      ADR4 => N1102,
      ADR5 => u_CORTEXM0DS_u_logic_Tuvwx4,
      ADR1 => u_CORTEXM0DS_u_logic_E5owx4,
      O => u_CORTEXM0DS_u_logic_Uqwwx4_Brwwx4_AND_4324_o4_26021
    );
  u_CORTEXM0DS_u_logic_Tch3z4 : X_FF
    generic map(
      LOC => "SLICE_X35Y124",
      INIT => '1'
    )
    port map (
      CE => u_CORTEXM0DS_u_logic_G02wx4_inv,
      CLK => NlwBufferSignal_u_CORTEXM0DS_u_logic_Tch3z4_CLK,
      I => NlwBufferSignal_u_CORTEXM0DS_u_logic_Tch3z4_IN,
      O => u_CORTEXM0DS_u_logic_Tch3z4_27492,
      SET => u_CORTEXM0DS_u_logic_hreset_n_inv,
      RST => GND
    );
  u_CORTEXM0DS_u_logic_Lf0wx42 : X_LUT6
    generic map(
      LOC => "SLICE_X35Y124",
      INIT => X"FFFF7FFFFFFFFFFF"
    )
    port map (
      ADR0 => u_CORTEXM0DS_u_logic_M1j2z4_26013,
      ADR2 => u_CORTEXM0DS_u_logic_Rni2z4_26237,
      ADR1 => u_CORTEXM0DS_u_logic_Wzy2z4_26238,
      ADR5 => u_CORTEXM0DS_u_logic_Tch3z4_27492,
      ADR3 => u_CORTEXM0DS_u_logic_Sjj2z4_26064,
      ADR4 => u_CORTEXM0DS_u_logic_Fgm2z4_26065,
      O => u_CORTEXM0DS_u_logic_Lf0wx42_28988
    );
  u_CORTEXM0DS_u_logic_Olg3z4 : X_FF
    generic map(
      LOC => "SLICE_X35Y128",
      INIT => '1'
    )
    port map (
      CE => u_CORTEXM0DS_u_logic_Feyvx4_0,
      CLK => NlwBufferSignal_u_CORTEXM0DS_u_logic_Olg3z4_CLK,
      I => NlwBufferSignal_u_CORTEXM0DS_u_logic_Olg3z4_IN,
      O => u_CORTEXM0DS_u_logic_Olg3z4_27481,
      SET => u_CORTEXM0DS_u_logic_hreset_n_inv,
      RST => GND
    );
  u_CORTEXM0DS_u_logic_Fj0wx41 : X_LUT6
    generic map(
      LOC => "SLICE_X35Y128",
      INIT => X"F5F5313100F50031"
    )
    port map (
      ADR3 => u_CORTEXM0DS_u_logic_Zjg3z4_27594,
      ADR1 => u_CORTEXM0DS_u_logic_Vgg3z4_27552,
      ADR5 => u_CORTEXM0DS_u_logic_Gsc2z4_Erc2z4_OR_1317_o,
      ADR0 => u_CORTEXM0DS_u_logic_Olg3z4_27481,
      ADR2 => u_CORTEXM0DS_u_logic_Gsc2z4_Nsc2z4_OR_1316_o,
      ADR4 => u_CORTEXM0DS_u_logic_Gsc2z4_Lrc2z4_OR_1319_o,
      O => u_CORTEXM0DS_u_logic_Fj0wx41_28663
    );
  u_CORTEXM0DS_u_logic_Mmux_B90xx411 : X_LUT6
    generic map(
      LOC => "SLICE_X36Y90",
      INIT => X"45F505F555555555"
    )
    port map (
      ADR3 => u_CORTEXM0DS_u_logic_Vfd3z4_26442,
      ADR2 => u_CORTEXM0DS_u_logic_Bec3z4_26443,
      ADR4 => u_CORTEXM0DS_u_logic_Qfc3z4_26444,
      ADR0 => u_CORTEXM0DS_u_logic_Bjd3z4_26445,
      ADR5 => u_CORTEXM0DS_u_logic_Pxb3z4_26446,
      ADR1 => u_CORTEXM0DS_u_logic_Hub3z4_26447,
      O => u_CORTEXM0DS_u_logic_B90xx4
    );
  u_CORTEXM0DS_u_logic_Bec3z4 : X_FF
    generic map(
      LOC => "SLICE_X36Y90",
      INIT => '0'
    )
    port map (
      CE => VCC,
      CLK => NlwBufferSignal_u_CORTEXM0DS_u_logic_Bec3z4_CLK,
      I => u_CORTEXM0DS_u_logic_L0nvx4,
      O => u_CORTEXM0DS_u_logic_Bec3z4_26443,
      RST => u_CORTEXM0DS_u_logic_hreset_n_inv,
      SET => GND
    );
  u_CORTEXM0DS_u_logic_L0nvx41 : X_LUT6
    generic map(
      LOC => "SLICE_X36Y90",
      INIT => X"AAAAAAAA2AAAEAAA"
    )
    port map (
      ADR1 => u_CORTEXM0DS_u_logic_Y9t2z4_26894,
      ADR3 => u_CORTEXM0DS_u_logic_M5tvx4,
      ADR2 => u_CORTEXM0DS_u_logic_K3l2z4_26158,
      ADR0 => u_CORTEXM0DS_u_logic_Bec3z4_26443,
      ADR5 => u_CORTEXM0DS_u_logic_Wa32z4_Db32z4_AND_5502_o,
      ADR4 => u_CORTEXM0DS_u_logic_J6i2z4_26161,
      O => u_CORTEXM0DS_u_logic_L0nvx4
    );
  u_CORTEXM0DS_u_logic_Mmux_Tb0xx411 : X_LUT6
    generic map(
      LOC => "SLICE_X36Y90",
      INIT => X"AFFF2000AFFFA000"
    )
    port map (
      ADR0 => u_CORTEXM0DS_u_logic_Zad3z4_26733,
      ADR4 => u_CORTEXM0DS_u_logic_T7d3z4_26582,
      ADR2 => u_CORTEXM0DS_u_logic_Ztc3z4_26730,
      ADR3 => u_CORTEXM0DS_u_logic_Gxk2z4_26731,
      ADR5 => u_CORTEXM0DS_u_logic_Mcc3z4_26735,
      ADR1 => u_CORTEXM0DS_u_logic_Vac3z4_26736,
      O => u_CORTEXM0DS_u_logic_Tb0xx4
    );
  u_CORTEXM0DS_u_logic_Cjuwx42 : X_LUT6
    generic map(
      LOC => "SLICE_X36Y90",
      INIT => X"0B00BB000F04FF44"
    )
    port map (
      ADR5 => u_CORTEXM0DS_u_logic_J9d3z4_26711,
      ADR0 => N825,
      ADR3 => u_CORTEXM0DS_u_logic_Cjuwx41_28720,
      ADR1 => u_CORTEXM0DS_u_logic_K0wwx4_0(0),
      ADR2 => u_CORTEXM0DS_u_logic_B90xx4,
      ADR4 => u_CORTEXM0DS_u_logic_Tb0xx4,
      O => u_CORTEXM0DS_u_logic_Cjuwx42_28719
    );
  u_CORTEXM0DS_u_logic_K22wx44_SW1_SW1 : X_LUT6
    generic map(
      LOC => "SLICE_X35Y118",
      INIT => X"FFFFEAAAFFFFAAAA"
    )
    port map (
      ADR5 => u_CORTEXM0DS_u_logic_Roh2z4_7_0,
      ADR1 => u_CORTEXM0DS_u_logic_Kvfwx4_W8c2z4_AND_6701_o,
      ADR3 => u_CORTEXM0DS_u_logic_Keqvx4_Ync2z4_AND_6755_o,
      ADR2 => u_CORTEXM0DS_u_logic_G6pvx4,
      ADR4 => N367,
      ADR0 => u_CORTEXM0DS_u_logic_G6pvx4_Alywx4_AND_4511_o,
      O => N908
    );
  u_CORTEXM0DS_u_logic_Yw0wx46 : X_LUT6
    generic map(
      LOC => "SLICE_X35Y118",
      INIT => X"F5F500F531310031"
    )
    port map (
      ADR0 => u_CORTEXM0DS_u_logic_Tz03z4_27465,
      ADR1 => u_CORTEXM0DS_u_logic_Zxo2z4_27667,
      ADR3 => u_CORTEXM0DS_u_logic_U573z4_26653,
      ADR4 => u_CORTEXM0DS_u_logic_Op52z4_Gl52z4_OR_1175_o,
      ADR2 => u_CORTEXM0DS_u_logic_Zk52z4_Cc52z4_OR_1168_o,
      ADR5 => u_CORTEXM0DS_u_logic_Vp52z4_Vb52z4_OR_1171_o,
      O => u_CORTEXM0DS_u_logic_Yw0wx46_28972
    );
  u_CORTEXM0DS_u_logic_Vp52z4_Vb52z4_OR_1171_o1 : X_LUT6
    generic map(
      LOC => "SLICE_X35Y118",
      INIT => X"FFFFFFFFF5FFF5FF"
    )
    port map (
      ADR4 => '1',
      ADR1 => '1',
      ADR3 => u_CORTEXM0DS_u_logic_Svk2z4_2_26226,
      ADR0 => u_CORTEXM0DS_u_logic_Yaz2z4_25842,
      ADR5 => u_CORTEXM0DS_u_logic_H3d3z4_25834,
      ADR2 => u_CORTEXM0DS_u_logic_T1d3z4_25833,
      O => u_CORTEXM0DS_u_logic_Vp52z4_Vb52z4_OR_1171_o
    );
  u_CORTEXM0DS_u_logic_Vihvx42 : X_LUT6
    generic map(
      LOC => "SLICE_X35Y121",
      INIT => X"5000505000000000"
    )
    port map (
      ADR1 => '1',
      ADR3 => u_CORTEXM0DS_u_logic_Nsk2z4_25994,
      ADR2 => u_CORTEXM0DS_u_logic_Npk2z4_25818,
      ADR4 => u_CORTEXM0DS_u_logic_Aok2z4_25881,
      ADR0 => u_CORTEXM0DS_u_logic_Tki2z4_25989,
      ADR5 => u_CORTEXM0DS_u_logic_Pri3z4_23_0,
      O => u_CORTEXM0DS_u_logic_Vihvx42_26281
    );
  u_CORTEXM0DS_u_logic_Hfxwx4_Ofxwx4_AND_4393_o6_SW5 : X_LUT6
    generic map(
      LOC => "SLICE_X35Y121",
      INIT => X"FF03FF11FF03FF55"
    )
    port map (
      ADR5 => u_CORTEXM0DS_u_logic_Uqwwx4_Brwwx4_AND_4324_o1_27507,
      ADR3 => u_CORTEXM0DS_u_logic_Aok2z4_25881,
      ADR4 => u_CORTEXM0DS_u_logic_Ffj2z4_25823,
      ADR2 => u_CORTEXM0DS_u_logic_Uqwwx4_Brwwx4_AND_4324_o2_27508,
      ADR1 => N840,
      ADR0 => u_CORTEXM0DS_u_logic_Uqwwx4_Brwwx4_AND_4324_o3_27510,
      O => N1103
    );
  u_CORTEXM0DS_u_logic_Uqwwx4_Brwwx4_AND_4324_o4_SW10 : X_LUT6
    generic map(
      LOC => "SLICE_X35Y121",
      INIT => X"CF00CE00CC00CC00"
    )
    port map (
      ADR2 => u_CORTEXM0DS_u_logic_Keqvx4_Ync2z4_AND_6755_o,
      ADR0 => u_CORTEXM0DS_u_logic_U2ewx4,
      ADR3 => u_CORTEXM0DS_u_logic_G6pvx4,
      ADR5 => u_CORTEXM0DS_u_logic_Ziwwx4_Gjwwx4_AND_4301_o2_26018,
      ADR1 => u_CORTEXM0DS_u_logic_Vihvx42_26281,
      ADR4 => N1103,
      O => N1487
    );
  u_CORTEXM0DS_u_logic_Ziwwx4_Gjwwx4_AND_4301_o3_SW6 : X_LUT6
    generic map(
      LOC => "SLICE_X35Y119",
      INIT => X"2222000022222202"
    )
    port map (
      ADR0 => u_ahb_bridge_u_state_machine_HREADY_0,
      ADR5 => u_CORTEXM0DS_u_logic_Keqvx4_Ync2z4_AND_6755_o,
      ADR1 => u_CORTEXM0DS_u_logic_D9c2z4_K9c2z4_AND_6705_o,
      ADR3 => u_CORTEXM0DS_u_logic_Ziwwx4_Gjwwx4_AND_4301_o2_26018,
      ADR4 => u_CORTEXM0DS_u_logic_Ithvx42_27110,
      ADR2 => u_CORTEXM0DS_u_logic_Bo0wx4_27104,
      O => N1147
    );
  u_CORTEXM0DS_u_logic_Ithvx41 : X_LUT6
    generic map(
      LOC => "SLICE_X35Y119",
      INIT => X"FFC0FF00FFAAFFAA"
    )
    port map (
      ADR0 => u_CORTEXM0DS_u_logic_Zjq2z4_28347,
      ADR4 => u_CORTEXM0DS_u_logic_Roh2z4_18_0,
      ADR1 => u_CORTEXM0DS_u_logic_Kvfwx4_W8c2z4_AND_6701_o,
      ADR2 => u_CORTEXM0DS_u_logic_Keqvx4_Ync2z4_AND_6755_o,
      ADR5 => u_CORTEXM0DS_u_logic_G6pvx4,
      ADR3 => u_CORTEXM0DS_u_logic_G6pvx4_Alywx4_AND_4511_o,
      O => u_CORTEXM0DS_u_logic_Ithvx41_29745
    );
  u_CORTEXM0DS_u_logic_Zjq2z4 : X_FF
    generic map(
      LOC => "SLICE_X35Y119",
      INIT => '1'
    )
    port map (
      CE => VCC,
      CLK => NlwBufferSignal_u_CORTEXM0DS_u_logic_Zjq2z4_CLK,
      I => u_CORTEXM0DS_u_logic_Ithvx4,
      O => u_CORTEXM0DS_u_logic_Zjq2z4_28347,
      SET => u_CORTEXM0DS_u_logic_hreset_n_inv,
      RST => GND
    );
  u_CORTEXM0DS_u_logic_Ithvx43 : X_LUT6
    generic map(
      LOC => "SLICE_X35Y119",
      INIT => X"FFFFF0F0FFFFF0E2"
    )
    port map (
      ADR0 => N1147,
      ADR2 => N1148,
      ADR4 => u_CORTEXM0DS_u_logic_Ithvx41_29745,
      ADR3 => u_CORTEXM0DS_u_logic_Uqwwx4_Brwwx4_AND_4324_o4_26021,
      ADR5 => u_CORTEXM0DS_u_logic_Uqwwx4_Brwwx4_AND_4324_o7_26020,
      ADR1 => u_CORTEXM0DS_u_logic_Uqwwx4_Brwwx4_AND_4324_o10_26019,
      O => u_CORTEXM0DS_u_logic_Ithvx4
    );
  u_CORTEXM0DS_u_logic_haddr_o_18_1 : X_LUT6
    generic map(
      LOC => "SLICE_X35Y120",
      INIT => X"FFFFF444F444F444"
    )
    port map (
      ADR2 => u_CORTEXM0DS_u_logic_n16534_16_0,
      ADR3 => u_CORTEXM0DS_u_logic_Mrsvx4,
      ADR1 => u_CORTEXM0DS_u_logic_Gzvvx4,
      ADR0 => u_CORTEXM0DS_u_logic_Qs0wx4,
      ADR4 => u_CORTEXM0DS_u_logic_K1wvx4,
      ADR5 => u_CORTEXM0DS_u_logic_Pri3z4_19_0,
      O => HADDR(18)
    );
  u_CORTEXM0DS_u_logic_Ug0wx41 : X_LUT6
    generic map(
      LOC => "SLICE_X35Y120",
      INIT => X"0045454500CFCFCF"
    )
    port map (
      ADR1 => u_CORTEXM0DS_u_logic_Fj0wx4,
      ADR5 => u_CORTEXM0DS_u_logic_Mrsvx4,
      ADR2 => u_CORTEXM0DS_u_logic_Gzvvx4,
      ADR3 => u_CORTEXM0DS_u_logic_K1wvx4,
      ADR0 => u_CORTEXM0DS_u_logic_n16534_18_0,
      ADR4 => u_CORTEXM0DS_u_logic_Pri3z4_21_0,
      O => u_CORTEXM0DS_u_logic_Ug0wx4
    );
  u_CORTEXM0DS_u_logic_Tzg3z4 : X_FF
    generic map(
      LOC => "SLICE_X35Y120",
      INIT => '1'
    )
    port map (
      CE => VCC,
      CLK => NlwBufferSignal_u_CORTEXM0DS_u_logic_Tzg3z4_CLK,
      I => u_CORTEXM0DS_u_logic_M0kvx4,
      O => u_CORTEXM0DS_u_logic_Tzg3z4_25861,
      SET => u_CORTEXM0DS_u_logic_hreset_n_inv,
      RST => GND
    );
  u_CORTEXM0DS_u_logic_M0kvx41 : X_LUT6
    generic map(
      LOC => "SLICE_X35Y120",
      INIT => X"0CFFAEFF0C00AEAA"
    )
    port map (
      ADR0 => u_CORTEXM0DS_u_logic_H3wvx4_26318,
      ADR4 => u_CORTEXM0DS_u_logic_Ug0wx4,
      ADR3 => u_CORTEXM0DS_u_logic_Df3wx4,
      ADR5 => u_CORTEXM0DS_u_logic_Tzg3z4_25861,
      ADR1 => u_CORTEXM0DS_u_logic_B9g3z4_28349,
      ADR2 => u_CORTEXM0DS_u_logic_Pxyvx4,
      O => u_CORTEXM0DS_u_logic_M0kvx4
    );
  u_CORTEXM0DS_u_logic_Axm2z4 : X_FF
    generic map(
      LOC => "SLICE_X36Y89",
      INIT => '0'
    )
    port map (
      CE => u_CORTEXM0DS_u_logic_L0uvx4,
      CLK => NlwBufferSignal_u_CORTEXM0DS_u_logic_Axm2z4_CLK,
      I => NlwBufferSignal_u_CORTEXM0DS_u_logic_Axm2z4_IN,
      O => u_CORTEXM0DS_u_logic_Axm2z4_25940,
      RST => u_CORTEXM0DS_u_logic_hreset_n_inv,
      SET => GND
    );
  u_CORTEXM0DS_u_logic_Qztvx41 : X_LUT6
    generic map(
      LOC => "SLICE_X36Y89",
      INIT => X"0008000000000000"
    )
    port map (
      ADR1 => u_CORTEXM0DS_u_logic_Lz93z4_26157,
      ADR4 => u_CORTEXM0DS_u_logic_Kop2z4_26162,
      ADR2 => u_CORTEXM0DS_u_logic_Ffs2z4_26159,
      ADR0 => u_CORTEXM0DS_u_logic_Mjl2z4_26160,
      ADR5 => u_CORTEXM0DS_u_logic_K3l2z4_26158,
      ADR3 => u_CORTEXM0DS_u_logic_J6i2z4_26161,
      O => u_CORTEXM0DS_u_logic_Qztvx4
    );
  u_CORTEXM0DS_u_logic_Hk0wx410_SW1 : X_LUT6
    generic map(
      LOC => "SLICE_X35Y129",
      INIT => X"0000918000009180"
    )
    port map (
      ADR5 => '1',
      ADR2 => u_CORTEXM0DS_u_logic_Wrg3z4_27489,
      ADR3 => u_CORTEXM0DS_u_logic_Dng3z4_27306,
      ADR0 => u_CORTEXM0DS_u_logic_Svk2z4_25841,
      ADR1 => u_CORTEXM0DS_u_logic_H3d3z4_25834,
      ADR4 => u_CORTEXM0DS_u_logic_T1d3z4_25833,
      O => N1064
    );
  u_CORTEXM0DS_u_logic_Dmvwx45_SW1 : X_LUT6
    generic map(
      LOC => "SLICE_X35Y129",
      INIT => X"110CDD0C113FDD3F"
    )
    port map (
      ADR5 => u_CORTEXM0DS_u_logic_Nag3z4_27380,
      ADR2 => u_CORTEXM0DS_u_logic_Dng3z4_27306,
      ADR4 => u_CORTEXM0DS_u_logic_Hqg3z4_27413,
      ADR0 => u_CORTEXM0DS_u_logic_Rdg3z4_27471,
      ADR1 => u_CORTEXM0DS_u_logic_Wzy2z4_26238,
      ADR3 => u_CORTEXM0DS_u_logic_Fgm2z4_26065,
      O => N1361
    );
  u_CORTEXM0DS_u_logic_Hk0wx410_SW0 : X_LUT6
    generic map(
      LOC => "SLICE_X35Y129",
      INIT => X"C0000F00C0000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => u_CORTEXM0DS_u_logic_Olg3z4_27481,
      ADR5 => u_CORTEXM0DS_u_logic_Vgg3z4_27552,
      ADR4 => u_CORTEXM0DS_u_logic_Svk2z4_25841,
      ADR2 => u_CORTEXM0DS_u_logic_H3d3z4_25834,
      ADR3 => u_CORTEXM0DS_u_logic_T1d3z4_25833,
      O => N1063
    );
  u_CORTEXM0DS_u_logic_Dng3z4 : X_FF
    generic map(
      LOC => "SLICE_X35Y129",
      INIT => '1'
    )
    port map (
      CE => u_CORTEXM0DS_u_logic_Vfyvx4,
      CLK => NlwBufferSignal_u_CORTEXM0DS_u_logic_Dng3z4_CLK,
      I => NlwBufferSignal_u_CORTEXM0DS_u_logic_Dng3z4_IN,
      O => u_CORTEXM0DS_u_logic_Dng3z4_27306,
      SET => u_CORTEXM0DS_u_logic_hreset_n_inv,
      RST => GND
    );
  u_CORTEXM0DS_u_logic_Hk0wx410 : X_LUT6
    generic map(
      LOC => "SLICE_X35Y129",
      INIT => X"0001000100000011"
    )
    port map (
      ADR3 => u_CORTEXM0DS_u_logic_Nag3z4_27380,
      ADR1 => u_CORTEXM0DS_u_logic_Hqg3z4_27413,
      ADR0 => u_CORTEXM0DS_u_logic_Avg3z4_27321,
      ADR5 => u_CORTEXM0DS_u_logic_Yaz2z4_25842,
      ADR2 => N1064,
      ADR4 => N1063,
      O => u_CORTEXM0DS_u_logic_Hk0wx412_27860
    );
  u_CORTEXM0DS_u_logic_Uqwwx4_Brwwx4_AND_4324_o4_SW12 : X_LUT6
    generic map(
      LOC => "SLICE_X35Y126",
      INIT => X"AAAAAAAA20202000"
    )
    port map (
      ADR1 => u_CORTEXM0DS_u_logic_Keqvx4_Ync2z4_AND_6755_o,
      ADR4 => u_CORTEXM0DS_u_logic_U2ewx4,
      ADR0 => u_CORTEXM0DS_u_logic_G6pvx4,
      ADR2 => u_CORTEXM0DS_u_logic_Ziwwx4_Gjwwx4_AND_4301_o2_26018,
      ADR5 => u_CORTEXM0DS_u_logic_Qjhvx42_26369,
      ADR3 => N1103,
      O => N1490
    );
  u_CORTEXM0DS_u_logic_Dkx2z4 : X_FF
    generic map(
      LOC => "SLICE_X35Y126",
      INIT => '1'
    )
    port map (
      CE => VCC,
      CLK => NlwBufferSignal_u_CORTEXM0DS_u_logic_Dkx2z4_CLK,
      I => u_CORTEXM0DS_u_logic_Qjhvx4,
      O => u_CORTEXM0DS_u_logic_Dkx2z4_28341,
      SET => u_CORTEXM0DS_u_logic_hreset_n_inv,
      RST => GND
    );
  u_CORTEXM0DS_u_logic_Qjhvx43 : X_LUT6
    generic map(
      LOC => "SLICE_X35Y126",
      INIT => X"AAACAAACFFFF0000"
    )
    port map (
      ADR4 => N1143,
      ADR0 => N1145,
      ADR1 => N1506,
      ADR3 => u_CORTEXM0DS_u_logic_Uqwwx4_Brwwx4_AND_4324_o10_26019,
      ADR2 => u_CORTEXM0DS_u_logic_Uqwwx4_Brwwx4_AND_4324_o7_26020,
      ADR5 => u_CORTEXM0DS_u_logic_I21wx4_26413,
      O => u_CORTEXM0DS_u_logic_Qjhvx4
    );
  u_CORTEXM0DS_u_logic_Uqwwx4_Brwwx4_AND_4324_o4_SW11 : X_LUT6
    generic map(
      LOC => "SLICE_X35Y126",
      INIT => X"F2F2F2F000000000"
    )
    port map (
      ADR1 => u_CORTEXM0DS_u_logic_Keqvx4_Ync2z4_AND_6755_o,
      ADR3 => u_CORTEXM0DS_u_logic_U2ewx4,
      ADR5 => u_CORTEXM0DS_u_logic_G6pvx4,
      ADR0 => u_CORTEXM0DS_u_logic_Ziwwx4_Gjwwx4_AND_4301_o2_26018,
      ADR2 => u_CORTEXM0DS_u_logic_Qjhvx42_26369,
      ADR4 => N1102,
      O => N1489
    );
  u_CORTEXM0DS_u_logic_Ziwwx4_Gjwwx4_AND_4301_o3_SW4_SW0 : X_LUT6
    generic map(
      LOC => "SLICE_X35Y126",
      INIT => X"FFF5FFA0FFF4FFB0"
    )
    port map (
      ADR1 => N1510,
      ADR3 => u_CORTEXM0DS_u_logic_Qjhvx41_26366,
      ADR0 => u_CORTEXM0DS_u_logic_Tuvwx4,
      ADR5 => u_CORTEXM0DS_u_logic_E5owx4,
      ADR2 => N1490,
      ADR4 => N1489,
      O => N1506
    );
  u_CORTEXM0DS_u_logic_D9ovx41 : X_LUT6
    generic map(
      LOC => "SLICE_X36Y91",
      INIT => X"0000000000000080"
    )
    port map (
      ADR2 => u_CORTEXM0DS_u_logic_Lz93z4_26157,
      ADR0 => u_CORTEXM0DS_u_logic_K3l2z4_26158,
      ADR3 => u_CORTEXM0DS_u_logic_Ffs2z4_26159,
      ADR1 => u_CORTEXM0DS_u_logic_Mjl2z4_26160,
      ADR5 => u_CORTEXM0DS_u_logic_Kop2z4_26162,
      ADR4 => u_CORTEXM0DS_u_logic_J6i2z4_26161,
      O => u_CORTEXM0DS_u_logic_D9ovx4
    );
  u_CORTEXM0DS_u_logic_U5pwx41_SW0 : X_LUT6
    generic map(
      LOC => "SLICE_X36Y91",
      INIT => X"FFFCF0C0FFFCF0C0"
    )
    port map (
      ADR0 => '1',
      ADR5 => '1',
      ADR4 => u_CORTEXM0DS_u_logic_B90xx4,
      ADR2 => u_CORTEXM0DS_u_logic_N10xx4,
      ADR3 => u_CORTEXM0DS_u_logic_S00xx4,
      ADR1 => u_CORTEXM0DS_u_logic_Jzzwx4,
      O => N664
    );
  u_CORTEXM0DS_u_logic_K0pwx4_R0pwx4_AND_3424_o3 : X_LUT6
    generic map(
      LOC => "SLICE_X36Y91",
      INIT => X"0AFF0AFF5FFF5FFF"
    )
    port map (
      ADR4 => '1',
      ADR1 => '1',
      ADR0 => u_CORTEXM0DS_u_logic_J6i2z4_26161,
      ADR5 => u_CORTEXM0DS_u_logic_Pcd3z4_26734,
      ADR2 => u_CORTEXM0DS_u_logic_Axm2z4_25940,
      ADR3 => u_CORTEXM0DS_u_logic_Egywx4_B5hvx4_AND_4492_o,
      O => u_CORTEXM0DS_u_logic_K0pwx4_R0pwx4_AND_3424_o3_26835
    );
  u_CORTEXM0DS_u_logic_Yhnvx4_SW0 : X_LUT6
    generic map(
      LOC => "SLICE_X35Y122",
      INIT => X"80800000F080F000"
    )
    port map (
      ADR2 => u_CORTEXM0DS_u_logic_O5t2z4_25820,
      ADR4 => u_CORTEXM0DS_u_logic_Aok2z4_25881,
      ADR0 => u_CORTEXM0DS_u_logic_Zei2z4_26515,
      ADR1 => u_CORTEXM0DS_u_logic_Ffj2z4_25823,
      ADR3 => u_CORTEXM0DS_u_logic_Vvx2z4_27373,
      ADR5 => u_CORTEXM0DS_u_logic_Ark2z4_25827,
      O => N136
    );
  u_CORTEXM0DS_u_logic_Cqo2z4 : X_FF
    generic map(
      LOC => "SLICE_X35Y122",
      INIT => '1'
    )
    port map (
      CE => VCC,
      CLK => NlwBufferSignal_u_CORTEXM0DS_u_logic_Cqo2z4_CLK,
      I => u_CORTEXM0DS_u_logic_Yhnvx4_22668,
      O => u_CORTEXM0DS_u_logic_Cqo2z4_26561,
      SET => u_CORTEXM0DS_u_logic_hreset_n_inv,
      RST => GND
    );
  u_CORTEXM0DS_u_logic_Yhnvx4 : X_LUT6
    generic map(
      LOC => "SLICE_X35Y122",
      INIT => X"FFFFFCCCF333F000"
    )
    port map (
      ADR0 => '1',
      ADR1 => u_CORTEXM0DS_u_logic_Df3wx4,
      ADR5 => N136,
      ADR4 => u_CORTEXM0DS_u_logic_Cqo2z4_26561,
      ADR2 => u_CORTEXM0DS_u_logic_H3wvx4_26318,
      ADR3 => HADDR(29),
      O => u_CORTEXM0DS_u_logic_Yhnvx4_22668
    );
  u_CORTEXM0DS_u_logic_haddr_o_29_1 : X_LUT6
    generic map(
      LOC => "SLICE_X35Y122",
      INIT => X"FFB3FFA0B3B3A0A0"
    )
    port map (
      ADR1 => u_CORTEXM0DS_u_logic_L562z4_S562z4_AND_5884_o,
      ADR5 => u_CORTEXM0DS_u_logic_Mrsvx4,
      ADR3 => u_CORTEXM0DS_u_logic_n16534_27_0,
      ADR4 => u_CORTEXM0DS_u_logic_Gzvvx4,
      ADR0 => u_CORTEXM0DS_u_logic_K1wvx4,
      ADR2 => u_CORTEXM0DS_u_logic_Pri3z4_30_0,
      O => HADDR(29)
    );
  u_CORTEXM0DS_u_logic_S6ovx41_SW0 : X_LUT6
    generic map(
      LOC => "SLICE_X35Y122",
      INIT => X"FFF7FFFFFFF7FFFF"
    )
    port map (
      ADR5 => '1',
      ADR1 => u_ahb_bridge_u_state_machine_HREADY_0,
      ADR3 => u_CORTEXM0DS_u_logic_Pt52z4_Wt52z4_AND_5847_o,
      ADR0 => u_CORTEXM0DS_u_logic_V2qvx4,
      ADR2 => u_CORTEXM0DS_u_logic_Cb62z4_Jb62z4_AND_5907_o,
      ADR4 => HADDR(29),
      O => N971
    );
  u_CORTEXM0DS_u_logic_Gq43z4 : X_FF
    generic map(
      LOC => "SLICE_X36Y110",
      INIT => '1'
    )
    port map (
      CE => u_CORTEXM0DS_u_logic_Rdyvx4_0,
      CLK => NlwBufferSignal_u_CORTEXM0DS_u_logic_Gq43z4_CLK,
      I => NlwBufferSignal_u_CORTEXM0DS_u_logic_Gq43z4_IN,
      O => u_CORTEXM0DS_u_logic_Gq43z4_27061,
      SET => u_CORTEXM0DS_u_logic_hreset_n_inv,
      RST => GND
    );
  u_CORTEXM0DS_u_logic_Tse3z4 : X_FF
    generic map(
      LOC => "SLICE_X36Y114",
      INIT => '1'
    )
    port map (
      CE => u_CORTEXM0DS_u_logic_Pu1wx4_inv_0,
      CLK => NlwBufferSignal_u_CORTEXM0DS_u_logic_Tse3z4_CLK,
      I => NlwBufferSignal_u_CORTEXM0DS_u_logic_Tse3z4_IN,
      O => u_CORTEXM0DS_u_logic_Tse3z4_26682,
      SET => u_CORTEXM0DS_u_logic_hreset_n_inv,
      RST => GND
    );
  u_CORTEXM0DS_u_logic_Mtbwx4_Ttbwx4_AND_2138_o5_SW0_SW0 : X_LUT6
    generic map(
      LOC => "SLICE_X36Y114",
      INIT => X"FFCEFF0ACECE0A0A"
    )
    port map (
      ADR4 => u_CORTEXM0DS_u_logic_Hue3z4_26680,
      ADR0 => u_CORTEXM0DS_u_logic_Fre3z4_26681,
      ADR2 => u_CORTEXM0DS_u_logic_Erc2z4_Tja2z4_OR_1314_o,
      ADR5 => u_CORTEXM0DS_u_logic_Tse3z4_26682,
      ADR1 => u_CORTEXM0DS_u_logic_Ue9wx4,
      ADR3 => u_CORTEXM0DS_u_logic_Bf9wx4,
      O => N1353
    );
  u_CORTEXM0DS_u_logic_hwdata_o_26_1 : X_LUT6
    generic map(
      LOC => "SLICE_X36Y96",
      INIT => X"335000003F5F0000"
    )
    port map (
      ADR4 => u_CORTEXM0DS_u_logic_Y9t2z4_26894,
      ADR5 => u_CORTEXM0DS_u_logic_Djzvx4,
      ADR2 => u_CORTEXM0DS_u_logic_Qr42z4_27355,
      ADR3 => u_CORTEXM0DS_u_logic_Oq42z4,
      ADR0 => u_CORTEXM0DS_u_logic_Wa32z4_Db32z4_AND_5502_o,
      ADR1 => u_CORTEXM0DS_u_logic_S132z4_Z132z4_AND_5467_o,
      O => HWDATA(26)
    );
  N700_N700_CMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => N936_pack_8,
      O => N936
    );
  u_CORTEXM0DS_u_logic_O6zwx4_Hiuwx4_AND_4562_o1_SW3 : X_MUX2
    generic map(
      LOC => "SLICE_X36Y97"
    )
    port map (
      IA => N1777,
      IB => N1778,
      O => N936_pack_8,
      SEL => u_CORTEXM0DS_u_logic_C7zwx4_J7zwx4_AND_4564_o2_27080
    );
  u_CORTEXM0DS_u_logic_O6zwx4_Hiuwx4_AND_4562_o1_SW3_F : X_LUT6
    generic map(
      LOC => "SLICE_X36Y97",
      INIT => X"FF2EFFEEFFEEFFEE"
    )
    port map (
      ADR0 => N937_0,
      ADR1 => u_CORTEXM0DS_u_logic_C7zwx4_J7zwx4_AND_4564_o1_26391,
      ADR3 => N458,
      ADR4 => N118,
      ADR5 => u_CORTEXM0DS_u_logic_A6zwx4,
      ADR2 => N1502_0,
      O => N1777
    );
  u_CORTEXM0DS_u_logic_O6zwx4_Hiuwx4_AND_4562_o1_SW3_G : X_LUT6
    generic map(
      LOC => "SLICE_X36Y97",
      INIT => X"FFFFFFFFEFFFFFFF"
    )
    port map (
      ADR2 => u_CORTEXM0DS_u_logic_Aqp2z4_26195,
      ADR4 => u_CORTEXM0DS_u_logic_Hzj2z4_26197,
      ADR3 => u_CORTEXM0DS_u_logic_V6zwx4,
      ADR5 => u_CORTEXM0DS_u_logic_Pazwx4,
      ADR1 => N633,
      ADR0 => u_CORTEXM0DS_u_logic_C7zwx4_J7zwx4_AND_4564_o1_26391,
      O => N1778
    );
  u_CORTEXM0DS_u_logic_R3hvx4_N2zwx4_AND_4553_o_SW2 : X_LUT6
    generic map(
      LOC => "SLICE_X36Y97",
      INIT => X"031103BBF311F3BB"
    )
    port map (
      ADR1 => N937_0,
      ADR2 => N1056,
      ADR3 => u_CORTEXM0DS_u_logic_H6zwx4,
      ADR0 => N1055,
      ADR5 => N936,
      ADR4 => N935,
      O => N700
    );
  u_CORTEXM0DS_u_logic_O6zwx4_Hiuwx4_AND_4562_o1_SW2 : X_LUT6
    generic map(
      LOC => "SLICE_X36Y97",
      INIT => X"FFEFFFFFF020F030"
    )
    port map (
      ADR2 => u_CORTEXM0DS_u_logic_C7zwx4_J7zwx4_AND_4564_o1_26391,
      ADR5 => N1652,
      ADR4 => N118,
      ADR1 => u_CORTEXM0DS_u_logic_A6zwx4,
      ADR0 => N1653,
      ADR3 => u_CORTEXM0DS_u_logic_C7zwx4_J7zwx4_AND_4564_o2_27080,
      O => N935
    );
  u_CORTEXM0DS_u_logic_I1h3z4_u_CORTEXM0DS_u_logic_I1h3z4_BMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => HWDATA(4),
      O => HWDATA_4_0
    );
  u_CORTEXM0DS_u_logic_I1h3z4 : X_FF
    generic map(
      LOC => "SLICE_X36Y115",
      INIT => '1'
    )
    port map (
      CE => u_CORTEXM0DS_u_logic_C5ovx4,
      CLK => NlwBufferSignal_u_CORTEXM0DS_u_logic_I1h3z4_CLK,
      I => HWDATA(20),
      O => u_CORTEXM0DS_u_logic_I1h3z4_27878,
      SET => u_CORTEXM0DS_u_logic_hreset_n_inv,
      RST => GND
    );
  u_CORTEXM0DS_u_logic_Mmux_hwdata_o_20_11 : X_LUT6
    generic map(
      LOC => "SLICE_X36Y115",
      INIT => X"00CF30FF00CF30FF"
    )
    port map (
      ADR0 => '1',
      ADR3 => u_CORTEXM0DS_u_logic_K55xx4_R55xx4_AND_5295_o,
      ADR1 => u_CORTEXM0DS_u_logic_Qr42z4_27355,
      ADR2 => u_CORTEXM0DS_u_logic_Y9t2z4_26894,
      ADR4 => u_CORTEXM0DS_u_logic_Hk0wx4,
      ADR5 => '1',
      O => HWDATA(20)
    );
  u_CORTEXM0DS_u_logic_hwdata_o_4_1 : X_LUT5
    generic map(
      LOC => "SLICE_X36Y115",
      INIT => X"00F000F0"
    )
    port map (
      ADR0 => '1',
      ADR3 => u_CORTEXM0DS_u_logic_K55xx4_R55xx4_AND_5295_o,
      ADR1 => '1',
      ADR2 => u_CORTEXM0DS_u_logic_Y9t2z4_26894,
      ADR4 => '1',
      O => HWDATA(4)
    );
  u_CORTEXM0DS_u_logic_Hk0wx417 : X_LUT6
    generic map(
      LOC => "SLICE_X36Y115",
      INIT => X"A0A0A0A0E0E0A0A0"
    )
    port map (
      ADR3 => '1',
      ADR5 => u_CORTEXM0DS_u_logic_Gfg3z4_27291,
      ADR1 => u_CORTEXM0DS_u_logic_Bm52z4_Cc52z4_OR_1164_o,
      ADR4 => u_CORTEXM0DS_u_logic_Hk0wx418,
      ADR0 => u_CORTEXM0DS_u_logic_Hk0wx415,
      ADR2 => u_CORTEXM0DS_u_logic_Hk0wx413_27859,
      O => u_CORTEXM0DS_u_logic_Hk0wx4
    );
  u_CORTEXM0DS_u_logic_U5pwx43_SW4 : X_LUT6
    generic map(
      LOC => "SLICE_X36Y92",
      INIT => X"D0D0D0FBF2FBD0FB"
    )
    port map (
      ADR5 => u_CORTEXM0DS_u_logic_Jzzwx4,
      ADR3 => u_CORTEXM0DS_u_logic_Qzzwx4,
      ADR0 => u_CORTEXM0DS_u_logic_F40xx4,
      ADR4 => u_CORTEXM0DS_u_logic_Jjuwx4,
      ADR1 => u_CORTEXM0DS_u_logic_Hdzwx4,
      ADR2 => u_CORTEXM0DS_u_logic_Kbzwx4,
      O => N661
    );
  u_CORTEXM0DS_u_logic_Mmux_Kbzwx411 : X_LUT6
    generic map(
      LOC => "SLICE_X36Y92",
      INIT => X"00000FAAFFFF0FAA"
    )
    port map (
      ADR1 => '1',
      ADR5 => N848,
      ADR0 => u_CORTEXM0DS_u_logic_S00xx4,
      ADR4 => u_CORTEXM0DS_u_logic_Cjuwx42_28719,
      ADR2 => N849,
      ADR3 => u_CORTEXM0DS_u_logic_Cjuwx43_27599,
      O => u_CORTEXM0DS_u_logic_Kbzwx4
    );
  u_CORTEXM0DS_u_logic_Cjuwx43 : X_LUT6
    generic map(
      LOC => "SLICE_X36Y92",
      INIT => X"000F0FFF777F7FFF"
    )
    port map (
      ADR0 => u_CORTEXM0DS_u_logic_Qfc3z4_26444,
      ADR1 => u_CORTEXM0DS_u_logic_Hub3z4_26447,
      ADR2 => u_CORTEXM0DS_u_logic_B90xx4,
      ADR4 => u_CORTEXM0DS_u_logic_Tb0xx4,
      ADR5 => u_CORTEXM0DS_u_logic_D0wwx4,
      ADR3 => u_CORTEXM0DS_u_logic_S00xx4,
      O => u_CORTEXM0DS_u_logic_Cjuwx43_27599
    );
  u_CORTEXM0DS_u_logic_Kss2z4 : X_FF
    generic map(
      LOC => "SLICE_X36Y92",
      INIT => '0'
    )
    port map (
      CE => u_CORTEXM0DS_u_logic_Qztvx4,
      CLK => NlwBufferSignal_u_CORTEXM0DS_u_logic_Kss2z4_CLK,
      I => NlwBufferSignal_u_CORTEXM0DS_u_logic_Kss2z4_IN,
      O => u_CORTEXM0DS_u_logic_Kss2z4_26741,
      RST => u_CORTEXM0DS_u_logic_hreset_n_inv,
      SET => GND
    );
  u_CORTEXM0DS_u_logic_Mmux_S00xx411 : X_LUT6
    generic map(
      LOC => "SLICE_X36Y92",
      INIT => X"03CF0F0F0F0F0F0F"
    )
    port map (
      ADR0 => '1',
      ADR2 => u_CORTEXM0DS_u_logic_Lhd3z4_27398,
      ADR3 => u_CORTEXM0DS_u_logic_Fed3z4_27251,
      ADR1 => u_CORTEXM0DS_u_logic_Bec3z4_26443,
      ADR4 => u_CORTEXM0DS_u_logic_Pxb3z4_26446,
      ADR5 => u_CORTEXM0DS_u_logic_D0wwx4_2(2),
      O => u_CORTEXM0DS_u_logic_S00xx4
    );
  u_CORTEXM0DS_u_logic_S71wx42 : X_LUT6
    generic map(
      LOC => "SLICE_X36Y111",
      INIT => X"5757555FF7F7F5FF"
    )
    port map (
      ADR1 => u_CORTEXM0DS_u_logic_Y873z4_29756,
      ADR3 => u_CORTEXM0DS_u_logic_Mzp2z4_27575,
      ADR0 => u_CORTEXM0DS_u_logic_Svk2z4_25841,
      ADR5 => u_CORTEXM0DS_u_logic_Yaz2z4_25842,
      ADR4 => u_CORTEXM0DS_u_logic_H3d3z4_25834,
      ADR2 => u_CORTEXM0DS_u_logic_T1d3z4_25833,
      O => u_CORTEXM0DS_u_logic_S71wx42_27505
    );
  u_CORTEXM0DS_u_logic_Y873z4 : X_FF
    generic map(
      LOC => "SLICE_X36Y111",
      INIT => '1'
    )
    port map (
      CE => u_CORTEXM0DS_u_logic_Ddyvx4_0,
      CLK => NlwBufferSignal_u_CORTEXM0DS_u_logic_Y873z4_CLK,
      I => NlwBufferSignal_u_CORTEXM0DS_u_logic_Y873z4_IN,
      O => u_CORTEXM0DS_u_logic_Y873z4_29756,
      SET => u_CORTEXM0DS_u_logic_hreset_n_inv,
      RST => GND
    );
  u_CORTEXM0DS_u_logic_Hmqwx45_SW0 : X_LUT6
    generic map(
      LOC => "SLICE_X36Y111",
      INIT => X"0F0F555500FF3333"
    )
    port map (
      ADR1 => u_CORTEXM0DS_u_logic_No93z4_27290,
      ADR3 => u_CORTEXM0DS_u_logic_Hi83z4_27030,
      ADR0 => u_CORTEXM0DS_u_logic_Mzp2z4_27575,
      ADR2 => u_CORTEXM0DS_u_logic_Y873z4_29756,
      ADR5 => u_CORTEXM0DS_u_logic_Sjj2z4_26064,
      ADR4 => u_CORTEXM0DS_u_logic_Fgm2z4_26065,
      O => N1060
    );
  u_CORTEXM0DS_u_logic_H8l2z4_u_CORTEXM0DS_u_logic_H8l2z4_CMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => u_CORTEXM0DS_u_logic_Cztvx4_pack_6,
      O => u_CORTEXM0DS_u_logic_Cztvx4_26699
    );
  u_CORTEXM0DS_u_logic_Cztvx4 : X_MUX2
    generic map(
      LOC => "SLICE_X36Y112"
    )
    port map (
      IA => N1931,
      IB => N1932,
      O => u_CORTEXM0DS_u_logic_Cztvx4_pack_6,
      SEL => u_CORTEXM0DS_u_logic_Oq42z4
    );
  u_CORTEXM0DS_u_logic_H8l2z4 : X_FF
    generic map(
      LOC => "SLICE_X36Y112",
      INIT => '0'
    )
    port map (
      CE => u_CORTEXM0DS_u_logic_L0uvx4,
      CLK => NlwBufferSignal_u_CORTEXM0DS_u_logic_H8l2z4_CLK,
      I => NlwBufferSignal_u_CORTEXM0DS_u_logic_H8l2z4_IN,
      O => u_CORTEXM0DS_u_logic_H8l2z4_26656,
      RST => u_CORTEXM0DS_u_logic_hreset_n_inv,
      SET => GND
    );
  u_CORTEXM0DS_u_logic_Cztvx4_F : X_LUT6
    generic map(
      LOC => "SLICE_X36Y112",
      INIT => X"0400C4000C00CC00"
    )
    port map (
      ADR3 => u_CORTEXM0DS_u_logic_Y9t2z4_26894,
      ADR1 => u_CORTEXM0DS_u_logic_K3l2z4_26158,
      ADR2 => u_CORTEXM0DS_u_logic_Qr42z4_27355,
      ADR5 => u_CORTEXM0DS_u_logic_Nd3wx49_28553,
      ADR0 => u_CORTEXM0DS_u_logic_Nd3wx46_28554,
      ADR4 => u_CORTEXM0DS_u_logic_K952z4_R952z4_AND_5775_o,
      O => N1931
    );
  u_CORTEXM0DS_u_logic_Cztvx4_G : X_LUT6
    generic map(
      LOC => "SLICE_X36Y112",
      INIT => X"0008080888888888"
    )
    port map (
      ADR1 => u_CORTEXM0DS_u_logic_Y9t2z4_26894,
      ADR0 => u_CORTEXM0DS_u_logic_K3l2z4_26158,
      ADR2 => u_CORTEXM0DS_u_logic_Qr42z4_27355,
      ADR4 => u_CORTEXM0DS_u_logic_Nd3wx49_28553,
      ADR3 => u_CORTEXM0DS_u_logic_Nd3wx46_28554,
      ADR5 => u_CORTEXM0DS_u_logic_Z62wx4,
      O => N1932
    );
  u_CORTEXM0DS_u_logic_U5pwx43_SW0_SW1 : X_LUT6
    generic map(
      LOC => "SLICE_X36Y93",
      INIT => X"FAC8C8CC50C0C0CC"
    )
    port map (
      ADR1 => u_CORTEXM0DS_u_logic_Pcd3z4_26734,
      ADR4 => u_CORTEXM0DS_u_logic_Tb0xx4,
      ADR3 => u_CORTEXM0DS_u_logic_F40xx4,
      ADR5 => u_CORTEXM0DS_u_logic_Jzzwx4,
      ADR2 => u_CORTEXM0DS_u_logic_Qzzwx4,
      ADR0 => u_CORTEXM0DS_u_logic_Jjuwx4,
      O => N683
    );
  u_CORTEXM0DS_u_logic_U5pwx43_SW0 : X_LUT6
    generic map(
      LOC => "SLICE_X36Y93",
      INIT => X"0A005F000AFF5FFF"
    )
    port map (
      ADR1 => '1',
      ADR0 => u_CORTEXM0DS_u_logic_K0wwx4,
      ADR3 => u_CORTEXM0DS_u_logic_Cjuwx4,
      ADR5 => N682,
      ADR2 => N684,
      ADR4 => N683,
      O => N462
    );
  u_CORTEXM0DS_u_logic_Cjuwx44 : X_LUT6
    generic map(
      LOC => "SLICE_X36Y93",
      INIT => X"FFEEFF00FFCCFF00"
    )
    port map (
      ADR2 => '1',
      ADR5 => u_CORTEXM0DS_u_logic_Mcc3z4_26735,
      ADR0 => u_CORTEXM0DS_u_logic_Vac3z4_26736,
      ADR1 => u_CORTEXM0DS_u_logic_K0wwx4,
      ADR3 => u_CORTEXM0DS_u_logic_Cjuwx42_28719,
      ADR4 => u_CORTEXM0DS_u_logic_Cjuwx43_27599,
      O => u_CORTEXM0DS_u_logic_Cjuwx4
    );
  u_CORTEXM0DS_u_logic_Tib3z4 : X_FF
    generic map(
      LOC => "SLICE_X36Y93",
      INIT => '0'
    )
    port map (
      CE => u_CORTEXM0DS_u_logic_Vytvx4,
      CLK => NlwBufferSignal_u_CORTEXM0DS_u_logic_Tib3z4_CLK,
      I => NlwBufferSignal_u_CORTEXM0DS_u_logic_Tib3z4_IN,
      O => u_CORTEXM0DS_u_logic_Tib3z4_27184,
      RST => u_CORTEXM0DS_u_logic_hreset_n_inv,
      SET => GND
    );
  u_CORTEXM0DS_u_logic_U5pwx41 : X_LUT6
    generic map(
      LOC => "SLICE_X36Y93",
      INIT => X"FFFFFFFF303F0000"
    )
    port map (
      ADR0 => '1',
      ADR3 => N664,
      ADR1 => N665,
      ADR4 => u_CORTEXM0DS_u_logic_Jjuwx4,
      ADR5 => u_CORTEXM0DS_u_logic_Ywzwx4_Fxzwx4_AND_4621_o,
      ADR2 => u_CORTEXM0DS_u_logic_Cjuwx4,
      O => u_CORTEXM0DS_u_logic_U5pwx41_26909
    );
  u_CORTEXM0DS_u_logic_Sg83z4_u_CORTEXM0DS_u_logic_Sg83z4_CMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => u_CORTEXM0DS_u_logic_W21wx44_23068,
      O => u_CORTEXM0DS_u_logic_W21wx44_0
    );
  u_CORTEXM0DS_u_logic_W21wx44 : X_MUX2
    generic map(
      LOC => "SLICE_X36Y117"
    )
    port map (
      IA => N2001,
      IB => N2002,
      O => u_CORTEXM0DS_u_logic_W21wx44_23068,
      SEL => u_CORTEXM0DS_u_logic_Yaz2z4_25842
    );
  u_CORTEXM0DS_u_logic_W21wx44_F : X_LUT6
    generic map(
      LOC => "SLICE_X36Y117",
      INIT => X"AFAAAFAFFFFAAFAF"
    )
    port map (
      ADR1 => '1',
      ADR2 => u_CORTEXM0DS_u_logic_H3d3z4_25834,
      ADR4 => u_CORTEXM0DS_u_logic_T1d3z4_25833,
      ADR3 => u_CORTEXM0DS_u_logic_Svk2z4_25841,
      ADR5 => u_CORTEXM0DS_u_logic_If33z4_26986,
      ADR0 => u_CORTEXM0DS_u_logic_W21wx43_29757,
      O => N2001
    );
  u_CORTEXM0DS_u_logic_W21wx44_G : X_LUT6
    generic map(
      LOC => "SLICE_X36Y117",
      INIT => X"3FF0FF5F3FFFFF5F"
    )
    port map (
      ADR4 => u_CORTEXM0DS_u_logic_T1d3z4_25833,
      ADR2 => u_CORTEXM0DS_u_logic_H3d3z4_25834,
      ADR0 => u_CORTEXM0DS_u_logic_Jbu2z4_27376,
      ADR3 => u_CORTEXM0DS_u_logic_Svk2z4_25841,
      ADR1 => u_CORTEXM0DS_u_logic_Ym93z4_28500,
      ADR5 => u_CORTEXM0DS_u_logic_O403z4_26353,
      O => N2002
    );
  u_CORTEXM0DS_u_logic_W21wx43 : X_LUT6
    generic map(
      LOC => "SLICE_X36Y117",
      INIT => X"FF0F0033FF5F5577"
    )
    port map (
      ADR0 => u_CORTEXM0DS_u_logic_Ay53z4_27043,
      ADR1 => u_CORTEXM0DS_u_logic_Sg83z4_27301,
      ADR2 => u_CORTEXM0DS_u_logic_J773z4_26270,
      ADR4 => u_CORTEXM0DS_u_logic_Svk2z4_25841,
      ADR5 => u_CORTEXM0DS_u_logic_H3d3z4_25834,
      ADR3 => u_CORTEXM0DS_u_logic_T1d3z4_25833,
      O => u_CORTEXM0DS_u_logic_W21wx43_29757
    );
  u_CORTEXM0DS_u_logic_Sg83z4 : X_FF
    generic map(
      LOC => "SLICE_X36Y117",
      INIT => '1'
    )
    port map (
      CE => u_CORTEXM0DS_u_logic_Wcyvx4,
      CLK => NlwBufferSignal_u_CORTEXM0DS_u_logic_Sg83z4_CLK,
      I => NlwBufferSignal_u_CORTEXM0DS_u_logic_Sg83z4_IN,
      O => u_CORTEXM0DS_u_logic_Sg83z4_27301,
      SET => u_CORTEXM0DS_u_logic_hreset_n_inv,
      RST => GND
    );
  u_CORTEXM0DS_u_logic_haddr_o_7_1 : X_LUT6
    generic map(
      LOC => "SLICE_X36Y117",
      INIT => X"FFF2FF22F2F22222"
    )
    port map (
      ADR4 => u_CORTEXM0DS_u_logic_n16534_5_0,
      ADR2 => u_CORTEXM0DS_u_logic_Mrsvx4,
      ADR0 => u_CORTEXM0DS_u_logic_Gzvvx4,
      ADR1 => u_CORTEXM0DS_u_logic_Qi62z4_Xi62z4_AND_5937_o,
      ADR3 => u_CORTEXM0DS_u_logic_K1wvx4,
      ADR5 => u_CORTEXM0DS_u_logic_Pri3z4_8_0,
      O => HADDR(7)
    );
  u_CORTEXM0DS_u_logic_W21wx45 : X_LUT6
    generic map(
      LOC => "SLICE_X36Y116",
      INIT => X"FF0F330355051101"
    )
    port map (
      ADR0 => u_CORTEXM0DS_u_logic_N8o2z4_26899,
      ADR1 => u_CORTEXM0DS_u_logic_Skv2z4_27576,
      ADR2 => u_CORTEXM0DS_u_logic_Y6o2z4_27187,
      ADR3 => u_CORTEXM0DS_u_logic_Vp52z4_Vb52z4_OR_1171_o,
      ADR4 => u_CORTEXM0DS_u_logic_Vp52z4_Bm52z4_OR_1172_o,
      ADR5 => u_CORTEXM0DS_u_logic_Vp52z4_Gl52z4_OR_1177_o,
      O => u_CORTEXM0DS_u_logic_W21wx45_28919
    );
  u_CORTEXM0DS_u_logic_Y6o2z4 : X_FF
    generic map(
      LOC => "SLICE_X36Y116",
      INIT => '1'
    )
    port map (
      CE => u_CORTEXM0DS_u_logic_Ofyvx4,
      CLK => NlwBufferSignal_u_CORTEXM0DS_u_logic_Y6o2z4_CLK,
      I => NlwBufferSignal_u_CORTEXM0DS_u_logic_Y6o2z4_IN,
      O => u_CORTEXM0DS_u_logic_Y6o2z4_27187,
      SET => u_CORTEXM0DS_u_logic_hreset_n_inv,
      RST => GND
    );
  u_CORTEXM0DS_u_logic_Pazwx43_SW3 : X_LUT6
    generic map(
      LOC => "SLICE_X36Y95",
      INIT => X"AEAEAEAEEFEFEFEF"
    )
    port map (
      ADR3 => '1',
      ADR4 => '1',
      ADR5 => u_CORTEXM0DS_u_logic_Pab3z4_27209,
      ADR2 => u_CORTEXM0DS_u_logic_Tib3z4_27184,
      ADR1 => u_CORTEXM0DS_u_logic_Kizwx4,
      ADR0 => u_CORTEXM0DS_u_logic_V6zwx4,
      O => N1495
    );
  u_CORTEXM0DS_u_logic_Pazwx43_SW1 : X_LUT6
    generic map(
      LOC => "SLICE_X36Y95",
      INIT => X"A000A080A080A0A0"
    )
    port map (
      ADR5 => u_CORTEXM0DS_u_logic_Mis2z4_26740,
      ADR4 => u_CORTEXM0DS_u_logic_Vgs2z4_27185,
      ADR0 => u_CORTEXM0DS_u_logic_Wuq2z4_27736,
      ADR2 => u_CORTEXM0DS_u_logic_D4g3z4_25928,
      ADR1 => u_CORTEXM0DS_u_logic_Kizwx4,
      ADR3 => u_CORTEXM0DS_u_logic_V6zwx4,
      O => N1493
    );
  u_CORTEXM0DS_u_logic_V6zwx41 : X_LUT6
    generic map(
      LOC => "SLICE_X36Y95",
      INIT => X"113355FF113355FF"
    )
    port map (
      ADR5 => '1',
      ADR2 => '1',
      ADR1 => u_CORTEXM0DS_u_logic_Lul2z4_27342,
      ADR4 => u_CORTEXM0DS_u_logic_Jsc3z4_27341,
      ADR0 => u_CORTEXM0DS_u_logic_Rym2z4_26840,
      ADR3 => u_CORTEXM0DS_u_logic_Tqc3z4_26838,
      O => u_CORTEXM0DS_u_logic_V6zwx4
    );
  u_CORTEXM0DS_u_logic_Taa3z4 : X_FF
    generic map(
      LOC => "SLICE_X36Y95",
      INIT => '1'
    )
    port map (
      CE => u_CORTEXM0DS_u_logic_C5ovx4,
      CLK => NlwBufferSignal_u_CORTEXM0DS_u_logic_Taa3z4_CLK,
      I => NlwBufferSignal_u_CORTEXM0DS_u_logic_Taa3z4_IN,
      O => u_CORTEXM0DS_u_logic_Taa3z4_27462,
      SET => u_CORTEXM0DS_u_logic_hreset_n_inv,
      RST => GND
    );
  u_CORTEXM0DS_u_logic_Pazwx43_SW0 : X_LUT6
    generic map(
      LOC => "SLICE_X36Y95",
      INIT => X"8888808888888088"
    )
    port map (
      ADR5 => '1',
      ADR1 => u_CORTEXM0DS_u_logic_D4g3z4_25928,
      ADR0 => u_CORTEXM0DS_u_logic_Wuq2z4_27736,
      ADR3 => u_CORTEXM0DS_u_logic_Vgs2z4_27185,
      ADR2 => u_CORTEXM0DS_u_logic_Kizwx4,
      ADR4 => u_CORTEXM0DS_u_logic_V6zwx4,
      O => N1492
    );
  u_CORTEXM0DS_u_logic_Qfc3z4 : X_FF
    generic map(
      LOC => "SLICE_X36Y94",
      INIT => '0'
    )
    port map (
      CE => VCC,
      CLK => NlwBufferSignal_u_CORTEXM0DS_u_logic_Qfc3z4_CLK,
      I => u_CORTEXM0DS_u_logic_S0nvx4,
      O => u_CORTEXM0DS_u_logic_Qfc3z4_26444,
      RST => u_CORTEXM0DS_u_logic_hreset_n_inv,
      SET => GND
    );
  u_CORTEXM0DS_u_logic_S0nvx41 : X_LUT6
    generic map(
      LOC => "SLICE_X36Y94",
      INIT => X"FFFF00007FFF0080"
    )
    port map (
      ADR2 => u_CORTEXM0DS_u_logic_Y9t2z4_26894,
      ADR0 => u_CORTEXM0DS_u_logic_M5tvx4,
      ADR1 => u_CORTEXM0DS_u_logic_K3l2z4_26158,
      ADR4 => u_CORTEXM0DS_u_logic_Qfc3z4_26444,
      ADR5 => u_CORTEXM0DS_u_logic_R40wx4,
      ADR3 => u_CORTEXM0DS_u_logic_J6i2z4_26161,
      O => u_CORTEXM0DS_u_logic_S0nvx4
    );
  u_CORTEXM0DS_u_logic_Etmvx4_SW0 : X_LUT6
    generic map(
      LOC => "SLICE_X36Y94",
      INIT => X"0400000000000000"
    )
    port map (
      ADR5 => u_CORTEXM0DS_u_logic_Mjl2z4_26160,
      ADR1 => u_CORTEXM0DS_u_logic_K3l2z4_26158,
      ADR2 => u_CORTEXM0DS_u_logic_Lz93z4_26157,
      ADR4 => u_CORTEXM0DS_u_logic_Kop2z4_26162,
      ADR3 => u_CORTEXM0DS_u_logic_Ffs2z4_26159,
      ADR0 => u_CORTEXM0DS_u_logic_J6i2z4_26161,
      O => N50
    );
  u_CORTEXM0DS_u_logic_Kfowx4_Rfowx4_AND_3355_o5 : X_LUT6
    generic map(
      LOC => "SLICE_X36Y94",
      INIT => X"0000153F153F153F"
    )
    port map (
      ADR1 => u_CORTEXM0DS_u_logic_F2o2z4_26619,
      ADR2 => u_CORTEXM0DS_u_logic_Japwx4,
      ADR3 => u_CORTEXM0DS_u_logic_M5tvx4,
      ADR0 => u_CORTEXM0DS_u_logic_Ztc3z4_26730,
      ADR4 => u_CORTEXM0DS_u_logic_Gxk2z4_26731,
      ADR5 => u_CORTEXM0DS_u_logic_Ts5wx4,
      O => u_CORTEXM0DS_u_logic_Kfowx4_Rfowx4_AND_3355_o5_27122
    );
  u_CORTEXM0DS_u_logic_F2o2z4 : X_FF
    generic map(
      LOC => "SLICE_X36Y94",
      INIT => '1'
    )
    port map (
      CE => VCC,
      CLK => NlwBufferSignal_u_CORTEXM0DS_u_logic_F2o2z4_CLK,
      I => u_CORTEXM0DS_u_logic_Etmvx4_22912,
      O => u_CORTEXM0DS_u_logic_F2o2z4_26619,
      SET => u_CORTEXM0DS_u_logic_hreset_n_inv,
      RST => GND
    );
  u_CORTEXM0DS_u_logic_Etmvx4 : X_LUT6
    generic map(
      LOC => "SLICE_X36Y94",
      INIT => X"5505550550401000"
    )
    port map (
      ADR0 => N50,
      ADR3 => u_CORTEXM0DS_u_logic_Iwh2z4_0_0,
      ADR1 => u_CORTEXM0DS_u_logic_Oytvx4,
      ADR5 => u_CORTEXM0DS_u_logic_F2o2z4_26619,
      ADR2 => u_CORTEXM0DS_u_logic_Tna3z4_26620,
      ADR4 => u_CORTEXM0DS_u_logic_Aea3z4_27054,
      O => u_CORTEXM0DS_u_logic_Etmvx4_22912
    );
  u_CORTEXM0DS_u_logic_Ym93z4 : X_FF
    generic map(
      LOC => "SLICE_X36Y118",
      INIT => '1'
    )
    port map (
      CE => VCC,
      CLK => NlwBufferSignal_u_CORTEXM0DS_u_logic_Ym93z4_CLK,
      I => u_CORTEXM0DS_u_logic_Eijvx4,
      O => u_CORTEXM0DS_u_logic_Ym93z4_28500,
      SET => u_CORTEXM0DS_u_logic_hreset_n_inv,
      RST => GND
    );
  u_CORTEXM0DS_u_logic_Eijvx41 : X_LUT6
    generic map(
      LOC => "SLICE_X36Y118",
      INIT => X"5500F5F0DD88FDF8"
    )
    port map (
      ADR2 => u_CORTEXM0DS_u_logic_H3wvx4_26318,
      ADR4 => u_CORTEXM0DS_u_logic_Vpovx4,
      ADR0 => u_CORTEXM0DS_u_logic_Df3wx4,
      ADR3 => u_CORTEXM0DS_u_logic_Ym93z4_28500,
      ADR1 => u_CORTEXM0DS_u_logic_Dkx2z4_28341,
      ADR5 => u_CORTEXM0DS_u_logic_Pxyvx4,
      O => u_CORTEXM0DS_u_logic_Eijvx4
    );
  u_CORTEXM0DS_u_logic_S6ovx4_Nlovx4_AND_78_o8 : X_LUT6
    generic map(
      LOC => "SLICE_X36Y118",
      INIT => X"5F51FFFF5F55FFFF"
    )
    port map (
      ADR1 => u_CORTEXM0DS_u_logic_Fvovx4_26428,
      ADR5 => u_CORTEXM0DS_u_logic_Yuovx4,
      ADR0 => u_CORTEXM0DS_u_logic_Rxzvx4,
      ADR4 => u_CORTEXM0DS_u_logic_Cqovx4,
      ADR3 => u_CORTEXM0DS_u_logic_Z6ovx4,
      ADR2 => u_CORTEXM0DS_u_logic_Owovx4,
      O => u_CORTEXM0DS_u_logic_S6ovx4_Nlovx4_AND_78_o8_28937
    );
  u_CORTEXM0DS_u_logic_Owovx41 : X_LUT6
    generic map(
      LOC => "SLICE_X36Y118",
      INIT => X"002300AF2323AFAF"
    )
    port map (
      ADR0 => u_CORTEXM0DS_u_logic_Qk1wx4,
      ADR4 => u_CORTEXM0DS_u_logic_Mrsvx4,
      ADR1 => u_CORTEXM0DS_u_logic_n16534_9_0,
      ADR2 => u_CORTEXM0DS_u_logic_Gzvvx4,
      ADR3 => u_CORTEXM0DS_u_logic_K1wvx4,
      ADR5 => u_CORTEXM0DS_u_logic_Pri3z4_12_0,
      O => u_CORTEXM0DS_u_logic_Owovx4
    );
  u_CORTEXM0DS_u_logic_S6ovx4_Nlovx4_AND_78_o1 : X_LUT6
    generic map(
      LOC => "SLICE_X36Y118",
      INIT => X"73FF73FBF3FFF3FB"
    )
    port map (
      ADR4 => u_CORTEXM0DS_u_logic_Fvovx4_26428,
      ADR3 => u_CORTEXM0DS_u_logic_Ekovx4,
      ADR5 => u_CORTEXM0DS_u_logic_Yuovx4,
      ADR1 => u_CORTEXM0DS_u_logic_Xxovx4,
      ADR0 => u_CORTEXM0DS_u_logic_Jxovx4,
      ADR2 => u_CORTEXM0DS_u_logic_Owovx4,
      O => u_CORTEXM0DS_u_logic_S6ovx4_Nlovx4_AND_78_o1_26427
    );
  u_CORTEXM0DS_u_logic_Wnu2z4 : X_FF
    generic map(
      LOC => "SLICE_X36Y121",
      INIT => '1'
    )
    port map (
      CE => u_CORTEXM0DS_u_logic_Hfyvx4,
      CLK => NlwBufferSignal_u_CORTEXM0DS_u_logic_Wnu2z4_CLK,
      I => NlwBufferSignal_u_CORTEXM0DS_u_logic_Wnu2z4_IN,
      O => u_CORTEXM0DS_u_logic_Wnu2z4_27624,
      SET => u_CORTEXM0DS_u_logic_hreset_n_inv,
      RST => GND
    );
  u_CORTEXM0DS_u_logic_haddr_o_23_1 : X_LUT6
    generic map(
      LOC => "SLICE_X36Y121",
      INIT => X"FFDCDCDCFF505050"
    )
    port map (
      ADR5 => u_CORTEXM0DS_u_logic_Mrsvx4,
      ADR1 => u_CORTEXM0DS_u_logic_n16534_21_0,
      ADR2 => u_CORTEXM0DS_u_logic_Gzvvx4,
      ADR0 => u_CORTEXM0DS_u_logic_Za82z4_Gb82z4_AND_6197_o,
      ADR4 => u_CORTEXM0DS_u_logic_K1wvx4,
      ADR3 => u_CORTEXM0DS_u_logic_Pri3z4_24_0,
      O => HADDR(23)
    );
  u_CORTEXM0DS_u_logic_Rkd3z4 : X_FF
    generic map(
      LOC => "SLICE_X36Y122",
      INIT => '1'
    )
    port map (
      CE => VCC,
      CLK => NlwBufferSignal_u_CORTEXM0DS_u_logic_Rkd3z4_CLK,
      I => u_CORTEXM0DS_u_logic_Hvivx4,
      O => u_CORTEXM0DS_u_logic_Rkd3z4_28625,
      SET => u_CORTEXM0DS_u_logic_hreset_n_inv,
      RST => GND
    );
  u_CORTEXM0DS_u_logic_Hvivx41 : X_LUT6
    generic map(
      LOC => "SLICE_X36Y122",
      INIT => X"7F3F77335D0C5500"
    )
    port map (
      ADR3 => u_CORTEXM0DS_u_logic_H3wvx4_26318,
      ADR0 => u_CORTEXM0DS_u_logic_Jxovx4,
      ADR1 => u_CORTEXM0DS_u_logic_Df3wx4,
      ADR5 => u_CORTEXM0DS_u_logic_Rkd3z4_28625,
      ADR4 => u_CORTEXM0DS_u_logic_Ufx2z4_28332,
      ADR2 => u_CORTEXM0DS_u_logic_Pxyvx4,
      O => u_CORTEXM0DS_u_logic_Hvivx4
    );
  u_CORTEXM0DS_u_logic_Ql0wx41 : X_LUT6
    generic map(
      LOC => "SLICE_X36Y119",
      INIT => X"0700770007077777"
    )
    port map (
      ADR3 => u_CORTEXM0DS_u_logic_Wo0wx4,
      ADR0 => u_CORTEXM0DS_u_logic_Mrsvx4,
      ADR5 => u_CORTEXM0DS_u_logic_Gzvvx4,
      ADR4 => u_CORTEXM0DS_u_logic_K1wvx4,
      ADR1 => u_CORTEXM0DS_u_logic_n16534_17_0,
      ADR2 => u_CORTEXM0DS_u_logic_Pri3z4_20_0,
      O => u_CORTEXM0DS_u_logic_Ql0wx4
    );
  u_CORTEXM0DS_u_logic_L7p2z4 : X_FF
    generic map(
      LOC => "SLICE_X36Y119",
      INIT => '1'
    )
    port map (
      CE => VCC,
      CLK => NlwBufferSignal_u_CORTEXM0DS_u_logic_L7p2z4_CLK,
      I => u_CORTEXM0DS_u_logic_Xvjvx4,
      O => u_CORTEXM0DS_u_logic_L7p2z4_26222,
      SET => u_CORTEXM0DS_u_logic_hreset_n_inv,
      RST => GND
    );
  u_CORTEXM0DS_u_logic_Xvjvx41 : X_LUT6
    generic map(
      LOC => "SLICE_X36Y119",
      INIT => X"44FF4400F4FFF4F0"
    )
    port map (
      ADR2 => u_CORTEXM0DS_u_logic_H3wvx4_26318,
      ADR5 => u_CORTEXM0DS_u_logic_Ql0wx4,
      ADR3 => u_CORTEXM0DS_u_logic_Df3wx4,
      ADR4 => u_CORTEXM0DS_u_logic_L7p2z4_26222,
      ADR1 => u_CORTEXM0DS_u_logic_Zjq2z4_28347,
      ADR0 => u_CORTEXM0DS_u_logic_Pxyvx4,
      O => u_CORTEXM0DS_u_logic_Xvjvx4
    );
  u_CORTEXM0DS_u_logic_Gv92z4_Nv92z4_AND_6423_o1 : X_LUT6
    generic map(
      LOC => "SLICE_X36Y119",
      INIT => X"004500CF4545CFCF"
    )
    port map (
      ADR1 => u_CORTEXM0DS_u_logic_C61wx4,
      ADR0 => u_CORTEXM0DS_u_logic_Mrsvx4,
      ADR4 => u_CORTEXM0DS_u_logic_n16534_12_0,
      ADR2 => u_CORTEXM0DS_u_logic_Gzvvx4,
      ADR3 => u_CORTEXM0DS_u_logic_K1wvx4,
      ADR5 => u_CORTEXM0DS_u_logic_Pri3z4_15_0,
      O => u_CORTEXM0DS_u_logic_Gv92z4_Nv92z4_AND_6423_o
    );
  u_CORTEXM0DS_u_logic_J7q2z4 : X_FF
    generic map(
      LOC => "SLICE_X36Y119",
      INIT => '1'
    )
    port map (
      CE => VCC,
      CLK => NlwBufferSignal_u_CORTEXM0DS_u_logic_J7q2z4_CLK,
      I => u_CORTEXM0DS_u_logic_Pdjvx4,
      O => u_CORTEXM0DS_u_logic_J7q2z4_28692,
      SET => u_CORTEXM0DS_u_logic_hreset_n_inv,
      RST => GND
    );
  u_CORTEXM0DS_u_logic_Pdjvx41 : X_LUT6
    generic map(
      LOC => "SLICE_X36Y119",
      INIT => X"2F2FFF0F2222FF00"
    )
    port map (
      ADR5 => u_CORTEXM0DS_u_logic_H3wvx4_26318,
      ADR2 => u_CORTEXM0DS_u_logic_Gv92z4_Nv92z4_AND_6423_o,
      ADR4 => u_CORTEXM0DS_u_logic_Df3wx4,
      ADR3 => u_CORTEXM0DS_u_logic_J7q2z4_28692,
      ADR0 => u_CORTEXM0DS_u_logic_Rix2z4_26703,
      ADR1 => u_CORTEXM0DS_u_logic_Pxyvx4,
      O => u_CORTEXM0DS_u_logic_Pdjvx4
    );
  u_CORTEXM0DS_u_logic_Hk0wx411 : X_LUT6
    generic map(
      LOC => "SLICE_X36Y127",
      INIT => X"CCCC00C000C000C0"
    )
    port map (
      ADR0 => '1',
      ADR3 => u_CORTEXM0DS_u_logic_C51xx4,
      ADR2 => u_CORTEXM0DS_u_logic_Hk0wx412_27860,
      ADR5 => u_CORTEXM0DS_u_logic_Hk0wx45_27861,
      ADR1 => u_CORTEXM0DS_u_logic_Hk0wx41_27862,
      ADR4 => u_CORTEXM0DS_u_logic_Hk0wx46,
      O => u_CORTEXM0DS_u_logic_Hk0wx413_27859
    );
  u_CORTEXM0DS_u_logic_Mxor_M9awx4_B19wx4_XOR_38_o_xo_0_1 : X_LUT6
    generic map(
      LOC => "SLICE_X36Y127",
      INIT => X"3C5A3C3CF0F03C3C"
    )
    port map (
      ADR1 => N1690,
      ADR2 => u_CORTEXM0DS_u_logic_Wzawx43_26822,
      ADR4 => u_CORTEXM0DS_u_logic_W19wx4,
      ADR0 => N1691,
      ADR3 => u_CORTEXM0DS_u_logic_Hk0wx415,
      ADR5 => u_CORTEXM0DS_u_logic_Hk0wx413_27859,
      O => u_CORTEXM0DS_u_logic_M9awx4_B19wx4_XOR_38_o
    );
  u_CORTEXM0DS_u_logic_Hk0wx416 : X_LUT6
    generic map(
      LOC => "SLICE_X36Y127",
      INIT => X"22220A0A0022000A"
    )
    port map (
      ADR3 => u_CORTEXM0DS_u_logic_Tzg3z4_25861,
      ADR4 => u_CORTEXM0DS_u_logic_Op52z4_Gl52z4_OR_1175_o1,
      ADR2 => N1094,
      ADR1 => N1095,
      ADR0 => u_CORTEXM0DS_u_logic_Hk0wx411_27868,
      ADR5 => u_CORTEXM0DS_u_logic_Gl52z4_Cc52z4_OR_1163_o,
      O => u_CORTEXM0DS_u_logic_Hk0wx418
    );
  u_CORTEXM0DS_u_logic_Gfg3z4 : X_FF
    generic map(
      LOC => "SLICE_X36Y127",
      INIT => '1'
    )
    port map (
      CE => u_CORTEXM0DS_u_logic_Ddyvx4_0,
      CLK => NlwBufferSignal_u_CORTEXM0DS_u_logic_Gfg3z4_CLK,
      I => NlwBufferSignal_u_CORTEXM0DS_u_logic_Gfg3z4_IN,
      O => u_CORTEXM0DS_u_logic_Gfg3z4_27291,
      SET => u_CORTEXM0DS_u_logic_hreset_n_inv,
      RST => GND
    );
  u_CORTEXM0DS_u_logic_Hk0wx417_SW1 : X_LUT6
    generic map(
      LOC => "SLICE_X36Y127",
      INIT => X"0000000000404040"
    )
    port map (
      ADR3 => u_CORTEXM0DS_u_logic_Auk2z4_26809,
      ADR1 => u_CORTEXM0DS_u_logic_Bm52z4_Cc52z4_OR_1164_o,
      ADR5 => u_CORTEXM0DS_u_logic_Bx9vx4_H1cwx4_AND_2232_o,
      ADR0 => u_CORTEXM0DS_u_logic_Gfg3z4_27291,
      ADR4 => u_CORTEXM0DS_u_logic_Y29wx4,
      ADR2 => u_CORTEXM0DS_u_logic_Hk0wx418,
      O => N1691
    );
  u_CORTEXM0DS_u_logic_Bh0wx4 : X_LUT6
    generic map(
      LOC => "SLICE_X36Y126",
      INIT => X"22FFF2FFFFFFFFFF"
    )
    port map (
      ADR0 => u_CORTEXM0DS_u_logic_Xd8wx4,
      ADR1 => u_CORTEXM0DS_u_logic_Hk0wx4,
      ADR4 => u_CORTEXM0DS_u_logic_Omcwx4_Vmcwx4_AND_2244_o,
      ADR2 => u_CORTEXM0DS_u_logic_Pri3z4_21_0,
      ADR3 => N310,
      ADR5 => u_CORTEXM0DS_u_logic_Ia0wx4,
      O => u_CORTEXM0DS_u_logic_Bh0wx4_27130
    );
  u_CORTEXM0DS_u_logic_Ia0wx41 : X_LUT6
    generic map(
      LOC => "SLICE_X36Y126",
      INIT => X"0000777700007775"
    )
    port map (
      ADR4 => u_CORTEXM0DS_u_logic_Bpzvx4,
      ADR1 => u_CORTEXM0DS_u_logic_U2ewx4,
      ADR0 => u_CORTEXM0DS_u_logic_Ziwwx4_Gjwwx4_AND_4301_o2_26018,
      ADR3 => u_CORTEXM0DS_u_logic_Uqwwx4_Brwwx4_AND_4324_o4_26021,
      ADR2 => u_CORTEXM0DS_u_logic_Uqwwx4_Brwwx4_AND_4324_o7_26020,
      ADR5 => u_CORTEXM0DS_u_logic_Uqwwx4_Brwwx4_AND_4324_o10_26019,
      O => u_CORTEXM0DS_u_logic_Ia0wx4
    );
  u_CORTEXM0DS_u_logic_Ziwwx4_Gjwwx4_AND_4301_o3_SW0 : X_LUT6
    generic map(
      LOC => "SLICE_X36Y123",
      INIT => X"AAAABBAAAAAAFBAA"
    )
    port map (
      ADR4 => u_CORTEXM0DS_u_logic_D9c2z4_K9c2z4_AND_6705_o,
      ADR3 => u_ahb_bridge_u_state_machine_HREADY_0,
      ADR2 => u_CORTEXM0DS_u_logic_Pri3z4_23_0,
      ADR5 => u_CORTEXM0DS_u_logic_Kvfwx4_W8c2z4_AND_6701_o,
      ADR1 => u_CORTEXM0DS_u_logic_Keqvx4_Ync2z4_AND_6755_o,
      ADR0 => u_CORTEXM0DS_u_logic_Vihvx41_26275,
      O => N1139
    );
  u_CORTEXM0DS_u_logic_Ziwwx4_Gjwwx4_AND_4301_o3_SW2 : X_LUT6
    generic map(
      LOC => "SLICE_X36Y123",
      INIT => X"FFFFFFFFFF000800"
    )
    port map (
      ADR3 => u_CORTEXM0DS_u_logic_G6pvx4,
      ADR4 => u_CORTEXM0DS_u_logic_Vihvx42_26281,
      ADR0 => u_CORTEXM0DS_u_logic_Ziwwx4_Gjwwx4_AND_4301_o2_26018,
      ADR1 => u_CORTEXM0DS_u_logic_U2ewx4,
      ADR2 => u_CORTEXM0DS_u_logic_Keqvx4_Ync2z4_AND_6755_o,
      ADR5 => u_CORTEXM0DS_u_logic_Vihvx41_26275,
      O => N1141
    );
  u_CORTEXM0DS_u_logic_Vihvx41 : X_LUT6
    generic map(
      LOC => "SLICE_X36Y123",
      INIT => X"FFFFE444FFFF4444"
    )
    port map (
      ADR1 => u_CORTEXM0DS_u_logic_Nox2z4_26276,
      ADR3 => u_CORTEXM0DS_u_logic_Roh2z4_21_0,
      ADR2 => u_CORTEXM0DS_u_logic_Kvfwx4_W8c2z4_AND_6701_o,
      ADR5 => u_CORTEXM0DS_u_logic_Keqvx4_Ync2z4_AND_6755_o,
      ADR0 => u_CORTEXM0DS_u_logic_G6pvx4,
      ADR4 => u_CORTEXM0DS_u_logic_G6pvx4_Alywx4_AND_4511_o,
      O => u_CORTEXM0DS_u_logic_Vihvx41_26275
    );
  u_CORTEXM0DS_u_logic_Fj0wx42 : X_LUT6
    generic map(
      LOC => "SLICE_X36Y128",
      INIT => X"FFCFFFFFFF77FFFF"
    )
    port map (
      ADR5 => u_CORTEXM0DS_u_logic_Sjj2z4_26064,
      ADR1 => u_CORTEXM0DS_u_logic_Wzy2z4_26238,
      ADR2 => u_CORTEXM0DS_u_logic_Kig3z4_29762,
      ADR0 => u_CORTEXM0DS_u_logic_Ltg3z4_27493,
      ADR4 => u_CORTEXM0DS_u_logic_Rni2z4_26237,
      ADR3 => u_CORTEXM0DS_u_logic_Fgm2z4_26065,
      O => u_CORTEXM0DS_u_logic_Fj0wx42_28661
    );
  u_CORTEXM0DS_u_logic_Hk0wx4111 : X_LUT6
    generic map(
      LOC => "SLICE_X36Y128",
      INIT => X"EFBBFFFFEFFFFFFF"
    )
    port map (
      ADR2 => u_CORTEXM0DS_u_logic_Kig3z4_29762,
      ADR5 => u_CORTEXM0DS_u_logic_Zjg3z4_27594,
      ADR3 => u_CORTEXM0DS_u_logic_Svk2z4_25841,
      ADR0 => u_CORTEXM0DS_u_logic_Yaz2z4_25842,
      ADR1 => u_CORTEXM0DS_u_logic_H3d3z4_25834,
      ADR4 => u_CORTEXM0DS_u_logic_T1d3z4_25833,
      O => u_CORTEXM0DS_u_logic_Hk0wx411_27868
    );
  u_CORTEXM0DS_u_logic_Hk0wx412 : X_LUT6
    generic map(
      LOC => "SLICE_X36Y128",
      INIT => X"AAFF020322330203"
    )
    port map (
      ADR1 => u_CORTEXM0DS_u_logic_Ltg3z4_27493,
      ADR2 => u_CORTEXM0DS_u_logic_Gfg3z4_27291,
      ADR3 => u_CORTEXM0DS_u_logic_Tzg3z4_25861,
      ADR4 => u_CORTEXM0DS_u_logic_Op52z4_Gl52z4_OR_1175_o,
      ADR0 => u_CORTEXM0DS_u_logic_Gl52z4_Cc52z4_OR_1163_o,
      ADR5 => u_CORTEXM0DS_u_logic_Bm52z4_Cc52z4_OR_1164_o,
      O => u_CORTEXM0DS_u_logic_Hk0wx414
    );
  u_CORTEXM0DS_u_logic_Kig3z4 : X_FF
    generic map(
      LOC => "SLICE_X36Y128",
      INIT => '1'
    )
    port map (
      CE => u_CORTEXM0DS_u_logic_Rdyvx4_0,
      CLK => NlwBufferSignal_u_CORTEXM0DS_u_logic_Kig3z4_CLK,
      I => NlwBufferSignal_u_CORTEXM0DS_u_logic_Kig3z4_IN,
      O => u_CORTEXM0DS_u_logic_Kig3z4_29762,
      SET => u_CORTEXM0DS_u_logic_hreset_n_inv,
      RST => GND
    );
  u_CORTEXM0DS_u_logic_Hk0wx413 : X_LUT6
    generic map(
      LOC => "SLICE_X36Y128",
      INIT => X"AA2200000A020000"
    )
    port map (
      ADR2 => u_CORTEXM0DS_u_logic_Rdg3z4_27471,
      ADR1 => u_CORTEXM0DS_u_logic_Sog3z4_27490,
      ADR0 => u_CORTEXM0DS_u_logic_Hk0wx411_27868,
      ADR3 => u_CORTEXM0DS_u_logic_Vp52z4_Vb52z4_OR_1171_o,
      ADR5 => u_CORTEXM0DS_u_logic_Op52z4_Zk52z4_OR_1169_o,
      ADR4 => u_CORTEXM0DS_u_logic_Hk0wx414,
      O => u_CORTEXM0DS_u_logic_Hk0wx415
    );
  u_CORTEXM0DS_u_logic_Hk0wx45 : X_LUT6
    generic map(
      LOC => "SLICE_X36Y129",
      INIT => X"0FFF033305550111"
    )
    port map (
      ADR2 => u_CORTEXM0DS_u_logic_Pwg3z4_27571,
      ADR1 => u_CORTEXM0DS_u_logic_Wrg3z4_27489,
      ADR0 => u_CORTEXM0DS_u_logic_Vgg3z4_27552,
      ADR5 => u_CORTEXM0DS_u_logic_Sk52z4_Bm52z4_OR_1166_o,
      ADR4 => u_CORTEXM0DS_u_logic_Vp52z4_Gl52z4_OR_1177_o,
      ADR3 => u_CORTEXM0DS_u_logic_C51xx4,
      O => u_CORTEXM0DS_u_logic_Hk0wx46
    );
  u_CORTEXM0DS_u_logic_Wrg3z4 : X_FF
    generic map(
      LOC => "SLICE_X36Y129",
      INIT => '1'
    )
    port map (
      CE => u_CORTEXM0DS_u_logic_Afyvx4,
      CLK => NlwBufferSignal_u_CORTEXM0DS_u_logic_Wrg3z4_CLK,
      I => NlwBufferSignal_u_CORTEXM0DS_u_logic_Wrg3z4_IN,
      O => u_CORTEXM0DS_u_logic_Wrg3z4_27489,
      SET => u_CORTEXM0DS_u_logic_hreset_n_inv,
      RST => GND
    );
  u_CORTEXM0DS_u_logic_Ey9wx45_SW4 : X_LUT6
    generic map(
      LOC => "SLICE_X36Y120",
      INIT => X"00AA55FF1B1B1B1B"
    )
    port map (
      ADR1 => u_CORTEXM0DS_u_logic_Fxv2z4_27491,
      ADR2 => u_CORTEXM0DS_u_logic_Wnu2z4_27624,
      ADR3 => u_CORTEXM0DS_u_logic_Rdq2z4_27495,
      ADR4 => u_CORTEXM0DS_u_logic_Ccq2z4_27216,
      ADR5 => u_CORTEXM0DS_u_logic_Sjj2z4_26064,
      ADR0 => u_CORTEXM0DS_u_logic_Fgm2z4_26065,
      O => N1642
    );
  u_CORTEXM0DS_u_logic_Fxv2z4 : X_FF
    generic map(
      LOC => "SLICE_X36Y120",
      INIT => '1'
    )
    port map (
      CE => u_CORTEXM0DS_u_logic_Vfyvx4,
      CLK => NlwBufferSignal_u_CORTEXM0DS_u_logic_Fxv2z4_CLK,
      I => NlwBufferSignal_u_CORTEXM0DS_u_logic_Fxv2z4_IN,
      O => u_CORTEXM0DS_u_logic_Fxv2z4_27491,
      SET => u_CORTEXM0DS_u_logic_hreset_n_inv,
      RST => GND
    );
  u_CORTEXM0DS_u_logic_Ey9wx45 : X_LUT6
    generic map(
      LOC => "SLICE_X36Y120",
      INIT => X"FFFFF0FFFFF0F0F0"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => u_CORTEXM0DS_u_logic_Rni2z4_26237,
      ADR3 => u_CORTEXM0DS_u_logic_Wzy2z4_26238,
      ADR5 => N1641,
      ADR4 => N1642,
      O => u_CORTEXM0DS_u_logic_Ey9wx4
    );
  u_CORTEXM0DS_u_logic_haddr_o_19_1 : X_LUT6
    generic map(
      LOC => "SLICE_X36Y120",
      INIT => X"FCF0FEFACC00EEAA"
    )
    port map (
      ADR1 => u_CORTEXM0DS_u_logic_n16534_17_0,
      ADR3 => u_CORTEXM0DS_u_logic_Mrsvx4,
      ADR0 => u_CORTEXM0DS_u_logic_Gzvvx4,
      ADR4 => u_CORTEXM0DS_u_logic_Wo0wx4,
      ADR2 => u_CORTEXM0DS_u_logic_K1wvx4,
      ADR5 => u_CORTEXM0DS_u_logic_Pri3z4_20_0,
      O => HADDR(19)
    );
  u_CORTEXM0DS_u_logic_Xjhvx4_SW0_SW1 : X_LUT6
    generic map(
      LOC => "SLICE_X36Y120",
      INIT => X"4C7F4C7F0033CCFF"
    )
    port map (
      ADR1 => u_CORTEXM0DS_u_logic_G6pvx4,
      ADR5 => u_CORTEXM0DS_u_logic_Kvfwx4_W8c2z4_AND_6701_o,
      ADR0 => u_CORTEXM0DS_u_logic_Keqvx4_Ync2z4_AND_6755_o,
      ADR2 => u_CORTEXM0DS_u_logic_Roh2z4_13_0,
      ADR4 => u_CORTEXM0DS_u_logic_Pri3z4_15_0,
      ADR3 => u_CORTEXM0DS_u_logic_Rix2z4_26703,
      O => N605
    );
  u_CORTEXM0DS_u_logic_Vgg3z4 : X_FF
    generic map(
      LOC => "SLICE_X36Y130",
      INIT => '1'
    )
    port map (
      CE => u_CORTEXM0DS_u_logic_Kdyvx4,
      CLK => NlwBufferSignal_u_CORTEXM0DS_u_logic_Vgg3z4_CLK,
      I => NlwBufferSignal_u_CORTEXM0DS_u_logic_Vgg3z4_IN,
      O => u_CORTEXM0DS_u_logic_Vgg3z4_27552,
      SET => u_CORTEXM0DS_u_logic_hreset_n_inv,
      RST => GND
    );
  u_CORTEXM0DS_u_logic_Vgs2z4 : X_FF
    generic map(
      LOC => "SLICE_X37Y88",
      INIT => '0'
    )
    port map (
      CE => u_CORTEXM0DS_u_logic_Vytvx4,
      CLK => NlwBufferSignal_u_CORTEXM0DS_u_logic_Vgs2z4_CLK,
      I => NlwBufferSignal_u_CORTEXM0DS_u_logic_Vgs2z4_IN,
      O => u_CORTEXM0DS_u_logic_Vgs2z4_27185,
      RST => u_CORTEXM0DS_u_logic_hreset_n_inv,
      SET => GND
    );
  u_CORTEXM0DS_u_logic_Vytvx41 : X_LUT6
    generic map(
      LOC => "SLICE_X37Y88",
      INIT => X"0000800000000000"
    )
    port map (
      ADR0 => u_CORTEXM0DS_u_logic_Kop2z4_26162,
      ADR4 => u_CORTEXM0DS_u_logic_Ffs2z4_26159,
      ADR2 => u_CORTEXM0DS_u_logic_Lz93z4_26157,
      ADR1 => u_CORTEXM0DS_u_logic_Mjl2z4_26160,
      ADR5 => u_CORTEXM0DS_u_logic_K3l2z4_26158,
      ADR3 => u_CORTEXM0DS_u_logic_J6i2z4_26161,
      O => u_CORTEXM0DS_u_logic_Vytvx4
    );
  u_CORTEXM0DS_u_logic_Mcc3z4 : X_FF
    generic map(
      LOC => "SLICE_X37Y89",
      INIT => '0'
    )
    port map (
      CE => VCC,
      CLK => NlwBufferSignal_u_CORTEXM0DS_u_logic_Mcc3z4_CLK,
      I => u_CORTEXM0DS_u_logic_E0nvx4,
      O => u_CORTEXM0DS_u_logic_Mcc3z4_26735,
      RST => u_CORTEXM0DS_u_logic_hreset_n_inv,
      SET => GND
    );
  u_CORTEXM0DS_u_logic_E0nvx41 : X_LUT6
    generic map(
      LOC => "SLICE_X37Y89",
      INIT => X"FFFF7FFF00000080"
    )
    port map (
      ADR0 => u_CORTEXM0DS_u_logic_Y9t2z4_26894,
      ADR1 => u_CORTEXM0DS_u_logic_M5tvx4,
      ADR2 => u_CORTEXM0DS_u_logic_K3l2z4_26158,
      ADR5 => u_CORTEXM0DS_u_logic_Mcc3z4_26735,
      ADR4 => u_CORTEXM0DS_u_logic_N142z4_U142z4_AND_5606_o,
      ADR3 => u_CORTEXM0DS_u_logic_J6i2z4_26161,
      O => u_CORTEXM0DS_u_logic_E0nvx4
    );
  u_CORTEXM0DS_u_logic_Pz53z4 : X_FF
    generic map(
      LOC => "SLICE_X37Y109",
      INIT => '1'
    )
    port map (
      CE => u_CORTEXM0DS_u_logic_Kdyvx4,
      CLK => NlwBufferSignal_u_CORTEXM0DS_u_logic_Pz53z4_CLK,
      I => NlwBufferSignal_u_CORTEXM0DS_u_logic_Pz53z4_IN,
      O => u_CORTEXM0DS_u_logic_Pz53z4_27412,
      SET => u_CORTEXM0DS_u_logic_hreset_n_inv,
      RST => GND
    );
  u_CORTEXM0DS_u_logic_Qjuwx41_SW0 : X_LUT6
    generic map(
      LOC => "SLICE_X37Y97",
      INIT => X"FFFFFFFF1D001DFF"
    )
    port map (
      ADR3 => u_CORTEXM0DS_u_logic_C7zwx4_J7zwx4_AND_4564_o,
      ADR1 => u_CORTEXM0DS_u_logic_U5pwx4,
      ADR0 => u_CORTEXM0DS_u_logic_Cjuwx4,
      ADR2 => u_CORTEXM0DS_u_logic_Jjuwx4,
      ADR4 => u_CORTEXM0DS_u_logic_Kzqvx41_26254,
      ADR5 => u_CORTEXM0DS_u_logic_O6zwx4_Hiuwx4_AND_4562_o,
      O => N1009
    );
  u_CORTEXM0DS_u_logic_C7zwx4_J7zwx4_AND_4564_o4 : X_LUT6
    generic map(
      LOC => "SLICE_X37Y97",
      INIT => X"D0F0C0D0F0F0C0F0"
    )
    port map (
      ADR2 => u_CORTEXM0DS_u_logic_C7zwx4_J7zwx4_AND_4564_o1_26391,
      ADR0 => N118,
      ADR3 => u_CORTEXM0DS_u_logic_A6zwx4,
      ADR5 => N1712,
      ADR1 => u_CORTEXM0DS_u_logic_C7zwx4_J7zwx4_AND_4564_o2_27080,
      ADR4 => u_CORTEXM0DS_u_logic_H6zwx4,
      O => u_CORTEXM0DS_u_logic_C7zwx4_J7zwx4_AND_4564_o
    );
  u_CORTEXM0DS_u_logic_Qjuwx41_SW2 : X_LUT6
    generic map(
      LOC => "SLICE_X37Y97",
      INIT => X"AEAEFF0CAAAAFF00"
    )
    port map (
      ADR2 => u_CORTEXM0DS_u_logic_Qrp2z4_26196,
      ADR1 => u_CORTEXM0DS_u_logic_Hzj2z4_26197,
      ADR0 => u_CORTEXM0DS_u_logic_Kkrvx44_27843,
      ADR3 => u_CORTEXM0DS_u_logic_Kkrvx42_27844,
      ADR5 => N90,
      ADR4 => u_CORTEXM0DS_u_logic_C7zwx4_J7zwx4_AND_4564_o,
      O => N1749
    );
  u_CORTEXM0DS_u_logic_Ywzwx4_Fxzwx4_AND_4621_o1_SW0 : X_LUT6
    generic map(
      LOC => "SLICE_X37Y93",
      INIT => X"FFA0FFA0A0A0A0A0"
    )
    port map (
      ADR4 => '1',
      ADR1 => '1',
      ADR3 => u_CORTEXM0DS_u_logic_Bec3z4_26443,
      ADR2 => u_CORTEXM0DS_u_logic_Qfc3z4_26444,
      ADR5 => u_CORTEXM0DS_u_logic_Pxb3z4_26446,
      ADR0 => u_CORTEXM0DS_u_logic_Hub3z4_26447,
      O => N442
    );
  u_CORTEXM0DS_u_logic_Hub3z4 : X_FF
    generic map(
      LOC => "SLICE_X37Y93",
      INIT => '0'
    )
    port map (
      CE => VCC,
      CLK => NlwBufferSignal_u_CORTEXM0DS_u_logic_Hub3z4_CLK,
      I => u_CORTEXM0DS_u_logic_Y1ivx4_28614,
      O => u_CORTEXM0DS_u_logic_Hub3z4_26447,
      RST => u_CORTEXM0DS_u_logic_hreset_n_inv,
      SET => GND
    );
  u_CORTEXM0DS_u_logic_Y1ivx4 : X_LUT6
    generic map(
      LOC => "SLICE_X37Y93",
      INIT => X"3F3F00002A3F2A00"
    )
    port map (
      ADR5 => u_CORTEXM0DS_u_logic_R40wx4,
      ADR1 => u_CORTEXM0DS_u_logic_Fsyvx4,
      ADR2 => u_CORTEXM0DS_u_logic_Pguvx4,
      ADR4 => u_CORTEXM0DS_u_logic_Hub3z4_26447,
      ADR3 => u_CORTEXM0DS_u_logic_Y9t2z4_26894,
      ADR0 => N46,
      O => u_CORTEXM0DS_u_logic_Y1ivx4_28614
    );
  u_CORTEXM0DS_u_logic_Pxb3z4 : X_FF
    generic map(
      LOC => "SLICE_X37Y93",
      INIT => '0'
    )
    port map (
      CE => VCC,
      CLK => NlwBufferSignal_u_CORTEXM0DS_u_logic_Pxb3z4_CLK,
      I => u_CORTEXM0DS_u_logic_F2ivx4,
      O => u_CORTEXM0DS_u_logic_Pxb3z4_26446,
      RST => u_CORTEXM0DS_u_logic_hreset_n_inv,
      SET => GND
    );
  u_CORTEXM0DS_u_logic_F2ivx41 : X_LUT6
    generic map(
      LOC => "SLICE_X37Y93",
      INIT => X"7777770007770000"
    )
    port map (
      ADR3 => HWDATA_2_0,
      ADR2 => u_CORTEXM0DS_u_logic_Yz4wx4,
      ADR5 => u_CORTEXM0DS_u_logic_D9ovx4,
      ADR4 => u_CORTEXM0DS_u_logic_Pxb3z4_26446,
      ADR1 => u_CORTEXM0DS_u_logic_Fsyvx4,
      ADR0 => u_CORTEXM0DS_u_logic_Gua2z4,
      O => u_CORTEXM0DS_u_logic_F2ivx4
    );
  u_CORTEXM0DS_u_logic_Mmux_H3ivx419 : X_LUT6
    generic map(
      LOC => "SLICE_X37Y93",
      INIT => X"55FF00FF55550000"
    )
    port map (
      ADR2 => '1',
      ADR1 => '1',
      ADR5 => u_CORTEXM0DS_u_logic_Zyhvx4_0,
      ADR3 => u_CORTEXM0DS_u_logic_Rym2z4_26840,
      ADR4 => u_CORTEXM0DS_u_logic_F2ivx4,
      ADR0 => u_CORTEXM0DS_u_logic_Pxb3z4_26446,
      O => u_CORTEXM0DS_u_logic_Mmux_H3ivx419_28637
    );
  u_CORTEXM0DS_u_logic_Kkrvx41 : X_LUT6
    generic map(
      LOC => "SLICE_X37Y96",
      INIT => X"0F330FFF0FFF0FFF"
    )
    port map (
      ADR0 => '1',
      ADR3 => u_CORTEXM0DS_u_logic_Pazwx4,
      ADR5 => u_CORTEXM0DS_u_logic_Tqc3z4_26838,
      ADR1 => u_CORTEXM0DS_u_logic_Wg0xx4_T1i2z4_14_AND_4671_o1_27338,
      ADR4 => u_CORTEXM0DS_u_logic_Rym2z4_26840,
      ADR2 => u_CORTEXM0DS_u_logic_Zxvwx4,
      O => u_CORTEXM0DS_u_logic_Kkrvx41_29767
    );
  u_CORTEXM0DS_u_logic_Kkrvx42 : X_LUT6
    generic map(
      LOC => "SLICE_X37Y96",
      INIT => X"11BBFFFF11BB0000"
    )
    port map (
      ADR2 => '1',
      ADR3 => u_CORTEXM0DS_u_logic_Nyvwx4,
      ADR1 => u_CORTEXM0DS_u_logic_Gyvwx4,
      ADR0 => u_CORTEXM0DS_u_logic_Viuwx4,
      ADR5 => u_CORTEXM0DS_u_logic_Kkrvx41_29767,
      ADR4 => u_CORTEXM0DS_u_logic_Odzwx4_Vdzwx4_AND_4574_o,
      O => u_CORTEXM0DS_u_logic_Kkrvx42_27844
    );
  u_CORTEXM0DS_u_logic_Qjuwx41_SW1 : X_LUT6
    generic map(
      LOC => "SLICE_X37Y96",
      INIT => X"EEFCAAF0EEFCEEFC"
    )
    port map (
      ADR5 => u_CORTEXM0DS_u_logic_Qrp2z4_26196,
      ADR1 => u_CORTEXM0DS_u_logic_Hzj2z4_26197,
      ADR0 => u_CORTEXM0DS_u_logic_Kkrvx44_27843,
      ADR2 => u_CORTEXM0DS_u_logic_Kkrvx42_27844,
      ADR4 => N90,
      ADR3 => u_CORTEXM0DS_u_logic_C7zwx4_J7zwx4_AND_4564_o,
      O => N1748
    );
  u_CORTEXM0DS_u_logic_Kkrvx45 : X_LUT6
    generic map(
      LOC => "SLICE_X37Y96",
      INIT => X"FFDDFFFFEECCCCCC"
    )
    port map (
      ADR2 => '1',
      ADR0 => u_CORTEXM0DS_u_logic_Aqp2z4_26195,
      ADR4 => u_CORTEXM0DS_u_logic_Vzywx4,
      ADR1 => u_CORTEXM0DS_u_logic_O6zwx4_Hiuwx4_AND_4562_o,
      ADR3 => N1749,
      ADR5 => N1748,
      O => u_CORTEXM0DS_u_logic_Kkrvx45_27841
    );
  u_CORTEXM0DS_u_logic_Cjuwx44_SW1 : X_LUT6
    generic map(
      LOC => "SLICE_X37Y92",
      INIT => X"EA40AA00EF45FF55"
    )
    port map (
      ADR3 => u_CORTEXM0DS_u_logic_J9d3z4_26711,
      ADR1 => u_CORTEXM0DS_u_logic_Pcd3z4_26734,
      ADR2 => u_CORTEXM0DS_u_logic_Mcc3z4_26735,
      ADR4 => u_CORTEXM0DS_u_logic_Vac3z4_26736,
      ADR5 => u_CORTEXM0DS_u_logic_S00xx4,
      ADR0 => u_CORTEXM0DS_u_logic_K0wwx4,
      O => N849
    );
  u_CORTEXM0DS_u_logic_S71wx41 : X_LUT6
    generic map(
      LOC => "SLICE_X37Y111",
      INIT => X"FF330F0355110501"
    )
    port map (
      ADR1 => u_CORTEXM0DS_u_logic_No93z4_27290,
      ADR0 => u_CORTEXM0DS_u_logic_X213z4_29768,
      ADR2 => u_CORTEXM0DS_u_logic_Q2q2z4_26916,
      ADR3 => u_CORTEXM0DS_u_logic_Op52z4_Bm52z4_OR_1174_o,
      ADR5 => u_CORTEXM0DS_u_logic_Zk52z4_Cc52z4_OR_1168_o,
      ADR4 => u_CORTEXM0DS_u_logic_Vp52z4_Gl52z4_OR_1177_o,
      O => u_CORTEXM0DS_u_logic_S71wx41_28906
    );
  u_CORTEXM0DS_u_logic_X213z4 : X_FF
    generic map(
      LOC => "SLICE_X37Y111",
      INIT => '1'
    )
    port map (
      CE => u_CORTEXM0DS_u_logic_Meyvx4_0,
      CLK => NlwBufferSignal_u_CORTEXM0DS_u_logic_X213z4_CLK,
      I => NlwBufferSignal_u_CORTEXM0DS_u_logic_X213z4_IN,
      O => u_CORTEXM0DS_u_logic_X213z4_29768,
      SET => u_CORTEXM0DS_u_logic_hreset_n_inv,
      RST => GND
    );
  u_CORTEXM0DS_u_logic_C61wx42 : X_LUT6
    generic map(
      LOC => "SLICE_X37Y111",
      INIT => X"CFDFFFDFFFFFFFFF"
    )
    port map (
      ADR0 => u_CORTEXM0DS_u_logic_D603z4_28826,
      ADR5 => u_CORTEXM0DS_u_logic_Rni2z4_26237,
      ADR2 => u_CORTEXM0DS_u_logic_Wzy2z4_26238,
      ADR4 => u_CORTEXM0DS_u_logic_X213z4_29768,
      ADR1 => u_CORTEXM0DS_u_logic_Sjj2z4_26064,
      ADR3 => u_CORTEXM0DS_u_logic_Fgm2z4_26065,
      O => u_CORTEXM0DS_u_logic_C61wx42_28694
    );
  u_CORTEXM0DS_u_logic_Ycu2z4 : X_FF
    generic map(
      LOC => "SLICE_X37Y112",
      INIT => '1'
    )
    port map (
      CE => u_CORTEXM0DS_u_logic_Hfyvx4,
      CLK => NlwBufferSignal_u_CORTEXM0DS_u_logic_Ycu2z4_CLK,
      I => NlwBufferSignal_u_CORTEXM0DS_u_logic_Ycu2z4_IN,
      O => u_CORTEXM0DS_u_logic_Ycu2z4_27589,
      SET => u_CORTEXM0DS_u_logic_hreset_n_inv,
      RST => GND
    );
  u_CORTEXM0DS_u_logic_S71wx45 : X_LUT6
    generic map(
      LOC => "SLICE_X37Y112",
      INIT => X"FFCFDFFFFFFFDFFF"
    )
    port map (
      ADR0 => u_CORTEXM0DS_u_logic_D603z4_28826,
      ADR1 => u_CORTEXM0DS_u_logic_Svk2z4_25841,
      ADR2 => u_CORTEXM0DS_u_logic_Yaz2z4_25842,
      ADR5 => u_CORTEXM0DS_u_logic_Ycu2z4_27589,
      ADR4 => u_CORTEXM0DS_u_logic_H3d3z4_25834,
      ADR3 => u_CORTEXM0DS_u_logic_T1d3z4_25833,
      O => u_CORTEXM0DS_u_logic_S71wx45_28907
    );
  u_CORTEXM0DS_u_logic_Cjuwx44_SW0 : X_LUT6
    generic map(
      LOC => "SLICE_X37Y91",
      INIT => X"ACCCCCCCACCCCCCC"
    )
    port map (
      ADR5 => '1',
      ADR3 => u_CORTEXM0DS_u_logic_Ztc3z4_26730,
      ADR0 => u_CORTEXM0DS_u_logic_J9d3z4_26711,
      ADR1 => u_CORTEXM0DS_u_logic_Pcd3z4_26734,
      ADR4 => u_CORTEXM0DS_u_logic_Gxk2z4_26731,
      ADR2 => u_CORTEXM0DS_u_logic_K0wwx4_0(0),
      O => N848
    );
  u_CORTEXM0DS_u_logic_Q60xx4_T1i2z4_4_AND_4640_o_4_1 : X_LUT6
    generic map(
      LOC => "SLICE_X37Y91",
      INIT => X"DFFF5DFFFFFF5FFF"
    )
    port map (
      ADR5 => u_CORTEXM0DS_u_logic_Xdb3z4_27210,
      ADR1 => u_CORTEXM0DS_u_logic_Axm2z4_25940,
      ADR4 => u_CORTEXM0DS_u_logic_Usl2z4_0,
      ADR0 => u_CORTEXM0DS_u_logic_Uic3z4_27363,
      ADR2 => u_CORTEXM0DS_u_logic_Bmb3z4_26583,
      ADR3 => u_CORTEXM0DS_u_logic_N7c3z4_27364,
      O => u_CORTEXM0DS_u_logic_Q60xx4_T1i2z4_4_AND_4640_o_4_Q
    );
  u_CORTEXM0DS_u_logic_G8n2z4 : X_FF
    generic map(
      LOC => "SLICE_X37Y91",
      INIT => '0'
    )
    port map (
      CE => u_CORTEXM0DS_u_logic_L0uvx4,
      CLK => NlwBufferSignal_u_CORTEXM0DS_u_logic_G8n2z4_CLK,
      I => NlwBufferSignal_u_CORTEXM0DS_u_logic_G8n2z4_IN,
      O => u_CORTEXM0DS_u_logic_G8n2z4_26686,
      RST => u_CORTEXM0DS_u_logic_hreset_n_inv,
      SET => GND
    );
  u_CORTEXM0DS_u_logic_Mmux_Jzzwx411 : X_LUT6
    generic map(
      LOC => "SLICE_X37Y91",
      INIT => X"FCF0F0F030F0F0F0"
    )
    port map (
      ADR0 => '1',
      ADR5 => u_CORTEXM0DS_u_logic_Xdb3z4_27210,
      ADR2 => u_CORTEXM0DS_u_logic_Axm2z4_25940,
      ADR1 => u_CORTEXM0DS_u_logic_Fhc3z4_27365,
      ADR3 => u_CORTEXM0DS_u_logic_Ipb3z4_27366,
      ADR4 => u_CORTEXM0DS_u_logic_Q60xx4_T1i2z4_4_AND_4640_o_4_Q,
      O => u_CORTEXM0DS_u_logic_Jzzwx4
    );
  u_CORTEXM0DS_u_logic_Adt2z4_u_CORTEXM0DS_u_logic_Adt2z4_DMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => u_CORTEXM0DS_u_logic_Q60xx4_T1i2z4_4_AND_4640_o_pack_4,
      O => u_CORTEXM0DS_u_logic_Q60xx4_T1i2z4_4_AND_4640_o
    );
  u_CORTEXM0DS_u_logic_Xawwx4_Ebwwx4_AND_4265_o5 : X_LUT6
    generic map(
      LOC => "SLICE_X37Y94",
      INIT => X"0101030301010303"
    )
    port map (
      ADR3 => '1',
      ADR1 => u_CORTEXM0DS_u_logic_Adt2z4_27201,
      ADR2 => u_CORTEXM0DS_u_logic_Fhc3z4_27365,
      ADR0 => u_CORTEXM0DS_u_logic_Ipb3z4_27366,
      ADR4 => u_CORTEXM0DS_u_logic_Ts5wx4,
      ADR5 => '1',
      O => u_CORTEXM0DS_u_logic_Xawwx4_Ebwwx4_AND_4265_o7
    );
  u_CORTEXM0DS_u_logic_Q60xx4_T1i2z4_4_AND_4640_o_4_2 : X_LUT5
    generic map(
      LOC => "SLICE_X37Y94",
      INIT => X"A000A000"
    )
    port map (
      ADR3 => u_CORTEXM0DS_u_logic_Q60xx4_T1i2z4_4_AND_4640_o_4_Q,
      ADR1 => '1',
      ADR2 => u_CORTEXM0DS_u_logic_Fhc3z4_27365,
      ADR0 => u_CORTEXM0DS_u_logic_Ipb3z4_27366,
      ADR4 => '1',
      O => u_CORTEXM0DS_u_logic_Q60xx4_T1i2z4_4_AND_4640_o_pack_4
    );
  u_CORTEXM0DS_u_logic_Kkrvx43 : X_LUT6
    generic map(
      LOC => "SLICE_X37Y94",
      INIT => X"3333230F3333030F"
    )
    port map (
      ADR1 => u_CORTEXM0DS_u_logic_K0wwx4,
      ADR4 => u_CORTEXM0DS_u_logic_Cjuwx42_28719,
      ADR2 => u_CORTEXM0DS_u_logic_D0wwx4,
      ADR3 => u_CORTEXM0DS_u_logic_Cjuwx43_27599,
      ADR0 => u_CORTEXM0DS_u_logic_Mcc3z4_26735,
      ADR5 => u_CORTEXM0DS_u_logic_Vac3z4_26736,
      O => u_CORTEXM0DS_u_logic_Kkrvx43_29765
    );
  u_CORTEXM0DS_u_logic_U5pwx43 : X_LUT6
    generic map(
      LOC => "SLICE_X37Y94",
      INIT => X"FFFFFFFF202020B0"
    )
    port map (
      ADR3 => u_CORTEXM0DS_u_logic_Qzzwx4,
      ADR0 => u_CORTEXM0DS_u_logic_F40xx4,
      ADR1 => u_CORTEXM0DS_u_logic_Hdzwx4,
      ADR4 => u_CORTEXM0DS_u_logic_Kbzwx4,
      ADR2 => u_CORTEXM0DS_u_logic_U5pwx42_26908,
      ADR5 => u_CORTEXM0DS_u_logic_U5pwx41_26909,
      O => u_CORTEXM0DS_u_logic_U5pwx4
    );
  u_CORTEXM0DS_u_logic_Adt2z4 : X_FF
    generic map(
      LOC => "SLICE_X37Y94",
      INIT => '0'
    )
    port map (
      CE => u_CORTEXM0DS_u_logic_U1uvx4,
      CLK => NlwBufferSignal_u_CORTEXM0DS_u_logic_Adt2z4_CLK,
      I => NlwBufferSignal_u_CORTEXM0DS_u_logic_Adt2z4_IN,
      O => u_CORTEXM0DS_u_logic_Adt2z4_27201,
      RST => u_CORTEXM0DS_u_logic_hreset_n_inv,
      SET => GND
    );
  u_CORTEXM0DS_u_logic_Kkrvx44 : X_LUT6
    generic map(
      LOC => "SLICE_X37Y94",
      INIT => X"0A5FCCCC0A5FCCCC"
    )
    port map (
      ADR5 => '1',
      ADR2 => u_CORTEXM0DS_u_logic_Q60xx4_T1i2z4_4_AND_4640_o,
      ADR3 => u_CORTEXM0DS_u_logic_Ayzwx4,
      ADR0 => u_CORTEXM0DS_u_logic_Jjuwx4,
      ADR1 => u_CORTEXM0DS_u_logic_Kkrvx43_29765,
      ADR4 => u_CORTEXM0DS_u_logic_U5pwx4,
      O => u_CORTEXM0DS_u_logic_Kkrvx44_27843
    );
  u_CORTEXM0DS_u_logic_Fed3z4 : X_FF
    generic map(
      LOC => "SLICE_X37Y90",
      INIT => '0'
    )
    port map (
      CE => u_CORTEXM0DS_u_logic_Z0uvx4,
      CLK => NlwBufferSignal_u_CORTEXM0DS_u_logic_Fed3z4_CLK,
      I => NlwBufferSignal_u_CORTEXM0DS_u_logic_Fed3z4_IN,
      O => u_CORTEXM0DS_u_logic_Fed3z4_27251,
      RST => u_CORTEXM0DS_u_logic_hreset_n_inv,
      SET => GND
    );
  u_CORTEXM0DS_u_logic_D0wwx4_2_1 : X_LUT6
    generic map(
      LOC => "SLICE_X37Y90",
      INIT => X"8CFFFFFFEFFFFFFF"
    )
    port map (
      ADR0 => u_CORTEXM0DS_u_logic_Lhd3z4_27398,
      ADR2 => u_CORTEXM0DS_u_logic_Fed3z4_27251,
      ADR5 => u_CORTEXM0DS_u_logic_Vfd3z4_26442,
      ADR4 => u_CORTEXM0DS_u_logic_Qfc3z4_26444,
      ADR1 => u_CORTEXM0DS_u_logic_Bjd3z4_26445,
      ADR3 => u_CORTEXM0DS_u_logic_Hub3z4_26447,
      O => u_CORTEXM0DS_u_logic_D0wwx4_2(2)
    );
  u_CORTEXM0DS_u_logic_Lhd3z4 : X_FF
    generic map(
      LOC => "SLICE_X37Y90",
      INIT => '0'
    )
    port map (
      CE => u_CORTEXM0DS_u_logic_Z0uvx4,
      CLK => NlwBufferSignal_u_CORTEXM0DS_u_logic_Lhd3z4_CLK,
      I => NlwBufferSignal_u_CORTEXM0DS_u_logic_Lhd3z4_IN,
      O => u_CORTEXM0DS_u_logic_Lhd3z4_27398,
      RST => u_CORTEXM0DS_u_logic_hreset_n_inv,
      SET => GND
    );
  u_CORTEXM0DS_u_logic_D0wwx4_2_2 : X_LUT6
    generic map(
      LOC => "SLICE_X37Y90",
      INIT => X"C0C00000C0C00000"
    )
    port map (
      ADR0 => '1',
      ADR3 => '1',
      ADR5 => '1',
      ADR1 => u_CORTEXM0DS_u_logic_Bec3z4_26443,
      ADR2 => u_CORTEXM0DS_u_logic_Pxb3z4_26446,
      ADR4 => u_CORTEXM0DS_u_logic_D0wwx4_2(2),
      O => u_CORTEXM0DS_u_logic_D0wwx4
    );
  u_CORTEXM0DS_u_logic_K1owx4_R1owx4_AND_3319_o6_SW3 : X_LUT6
    generic map(
      LOC => "SLICE_X37Y113",
      INIT => X"F000F000F0E0FEEE"
    )
    port map (
      ADR4 => u_CORTEXM0DS_u_logic_W6iwx4,
      ADR0 => u_CORTEXM0DS_u_logic_S9rwx4_Z9rwx4_AND_3655_o,
      ADR1 => u_CORTEXM0DS_u_logic_Jbowx4_Qbowx4_AND_3347_o,
      ADR3 => u_CORTEXM0DS_u_logic_Bspvx461,
      ADR5 => N1499,
      ADR2 => u_CORTEXM0DS_u_logic_P7owx4_W7owx4_AND_3334_o,
      O => N1122
    );
  u_CORTEXM0DS_u_logic_K1owx4_R1owx4_AND_3319_o6_SW2 : X_LUT6
    generic map(
      LOC => "SLICE_X37Y113",
      INIT => X"B0B0B3B3B0A0B3A0"
    )
    port map (
      ADR4 => u_CORTEXM0DS_u_logic_W6iwx4,
      ADR5 => u_CORTEXM0DS_u_logic_S9rwx4_Z9rwx4_AND_3655_o,
      ADR3 => u_CORTEXM0DS_u_logic_Jbowx4_Qbowx4_AND_3347_o,
      ADR0 => u_CORTEXM0DS_u_logic_Bspvx461,
      ADR1 => N1516,
      ADR2 => u_CORTEXM0DS_u_logic_P7owx4_W7owx4_AND_3334_o,
      O => N1121
    );
  u_CORTEXM0DS_u_logic_O3pvx43 : X_LUT6
    generic map(
      LOC => "SLICE_X37Y113",
      INIT => X"FCFCCCCCFDF8DD88"
    )
    port map (
      ADR2 => u_CORTEXM0DS_u_logic_Kgnwx4_Lcvwx4_AND_4161_o,
      ADR4 => u_CORTEXM0DS_u_logic_O3pvx41_28965,
      ADR3 => N1121,
      ADR1 => N1122,
      ADR5 => N912,
      ADR0 => u_CORTEXM0DS_u_logic_E5owx4,
      O => u_CORTEXM0DS_u_logic_O3pvx43_26345
    );
  u_CORTEXM0DS_u_logic_Xyk2z4 : X_FF
    generic map(
      LOC => "SLICE_X37Y113",
      INIT => '1'
    )
    port map (
      CE => VCC,
      CLK => NlwBufferSignal_u_CORTEXM0DS_u_logic_Xyk2z4_CLK,
      I => u_CORTEXM0DS_u_logic_Duhvx4_23605,
      O => u_CORTEXM0DS_u_logic_Xyk2z4_26477,
      SET => u_CORTEXM0DS_u_logic_hreset_n_inv,
      RST => GND
    );
  u_CORTEXM0DS_u_logic_Duhvx4 : X_LUT6
    generic map(
      LOC => "SLICE_X37Y113",
      INIT => X"BABFBABFBBBBBABF"
    )
    port map (
      ADR2 => u_CORTEXM0DS_u_logic_Keqvx4_Ync2z4_AND_6755_o,
      ADR3 => N613,
      ADR1 => N614,
      ADR0 => u_CORTEXM0DS_u_logic_G6pvx4_Alywx4_AND_4511_o,
      ADR4 => u_CORTEXM0DS_u_logic_O3pvx43_26345,
      ADR5 => u_CORTEXM0DS_u_logic_Q8rwx4_X8rwx4_AND_3649_o_26339,
      O => u_CORTEXM0DS_u_logic_Duhvx4_23605
    );
  u_CORTEXM0DS_u_logic_U5q2z4 : X_FF
    generic map(
      LOC => "SLICE_X37Y110",
      INIT => '1'
    )
    port map (
      CE => u_CORTEXM0DS_u_logic_G02wx4_inv,
      CLK => NlwBufferSignal_u_CORTEXM0DS_u_logic_U5q2z4_CLK,
      I => u_CORTEXM0DS_u_logic_M41wx4_26419,
      O => u_CORTEXM0DS_u_logic_U5q2z4_27051,
      SET => u_CORTEXM0DS_u_logic_hreset_n_inv,
      RST => GND
    );
  u_CORTEXM0DS_u_logic_M41wx4 : X_LUT6
    generic map(
      LOC => "SLICE_X37Y110",
      INIT => X"FFFFFFFFFFFFAEFF"
    )
    port map (
      ADR1 => u_CORTEXM0DS_u_logic_Xd8wx4,
      ADR2 => u_CORTEXM0DS_u_logic_S71wx4,
      ADR5 => N351,
      ADR0 => N522,
      ADR3 => u_CORTEXM0DS_u_logic_X61wx43_26617,
      ADR4 => u_CORTEXM0DS_u_logic_B8nwx4_Havwx4_AND_4151_o_26267,
      O => u_CORTEXM0DS_u_logic_M41wx4_26419
    );
  u_CORTEXM0DS_u_logic_Nfb3z4_u_CORTEXM0DS_u_logic_Nfb3z4_CMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => u_CORTEXM0DS_u_logic_M5tvx4_pack_6,
      O => u_CORTEXM0DS_u_logic_M5tvx4
    );
  u_CORTEXM0DS_u_logic_Kuuwx4_Ruuwx4_AND_4090_o2 : X_LUT6
    generic map(
      LOC => "SLICE_X37Y95",
      INIT => X"05FF0FFFCDFFCFFF"
    )
    port map (
      ADR2 => u_CORTEXM0DS_u_logic_M5tvx4,
      ADR0 => u_CORTEXM0DS_u_logic_N7c3z4_27364,
      ADR4 => u_CORTEXM0DS_u_logic_Ts5wx4,
      ADR1 => u_CORTEXM0DS_u_logic_Lstwx42_25870,
      ADR5 => u_CORTEXM0DS_u_logic_O5t2z4_25820,
      ADR3 => u_CORTEXM0DS_u_logic_Wai2z4_25867,
      O => u_CORTEXM0DS_u_logic_Kuuwx4_Ruuwx4_AND_4090_o3_27473
    );
  u_CORTEXM0DS_u_logic_Ts5wx41 : X_LUT6
    generic map(
      LOC => "SLICE_X37Y95",
      INIT => X"0000008800000088"
    )
    port map (
      ADR2 => '1',
      ADR0 => u_CORTEXM0DS_u_logic_Mjl2z4_26160,
      ADR3 => u_CORTEXM0DS_u_logic_Ffs2z4_26159,
      ADR1 => u_CORTEXM0DS_u_logic_Lz93z4_26157,
      ADR4 => u_CORTEXM0DS_u_logic_Kop2z4_26162,
      ADR5 => '1',
      O => u_CORTEXM0DS_u_logic_Ts5wx4
    );
  u_CORTEXM0DS_u_logic_M5tvx41 : X_LUT5
    generic map(
      LOC => "SLICE_X37Y95",
      INIT => X"00000044"
    )
    port map (
      ADR2 => '1',
      ADR0 => u_CORTEXM0DS_u_logic_Mjl2z4_26160,
      ADR3 => u_CORTEXM0DS_u_logic_Ffs2z4_26159,
      ADR1 => u_CORTEXM0DS_u_logic_Lz93z4_26157,
      ADR4 => u_CORTEXM0DS_u_logic_Kop2z4_26162,
      O => u_CORTEXM0DS_u_logic_M5tvx4_pack_6
    );
  u_CORTEXM0DS_u_logic_Huwwx4_Ouwwx4_AND_4335_o2 : X_LUT6
    generic map(
      LOC => "SLICE_X37Y95",
      INIT => X"0000135F135F135F"
    )
    port map (
      ADR0 => u_CORTEXM0DS_u_logic_H6tvx4,
      ADR2 => u_CORTEXM0DS_u_logic_Nfb3z4_27404,
      ADR5 => u_CORTEXM0DS_u_logic_M5tvx4,
      ADR4 => u_CORTEXM0DS_u_logic_Ylc3z4_27988,
      ADR3 => u_CORTEXM0DS_u_logic_Ts5wx4,
      ADR1 => u_CORTEXM0DS_u_logic_X0c3z4_27866,
      O => u_CORTEXM0DS_u_logic_Huwwx4_Ouwwx4_AND_4335_o2_27987
    );
  u_CORTEXM0DS_u_logic_Nfb3z4 : X_FF
    generic map(
      LOC => "SLICE_X37Y95",
      INIT => '1'
    )
    port map (
      CE => u_CORTEXM0DS_u_logic_C5ovx4,
      CLK => NlwBufferSignal_u_CORTEXM0DS_u_logic_Nfb3z4_CLK,
      I => NlwBufferSignal_u_CORTEXM0DS_u_logic_Nfb3z4_IN,
      O => u_CORTEXM0DS_u_logic_Nfb3z4_27404,
      SET => u_CORTEXM0DS_u_logic_hreset_n_inv,
      RST => GND
    );
  u_CORTEXM0DS_u_logic_Hfxwx4_Ofxwx4_AND_4393_o4 : X_LUT6
    generic map(
      LOC => "SLICE_X37Y95",
      INIT => X"00003F003F003F00"
    )
    port map (
      ADR0 => '1',
      ADR2 => u_CORTEXM0DS_u_logic_Lul2z4_27342,
      ADR1 => u_CORTEXM0DS_u_logic_Ts5wx4,
      ADR3 => u_CORTEXM0DS_u_logic_X3pwx4,
      ADR4 => u_CORTEXM0DS_u_logic_Jsc3z4_27341,
      ADR5 => u_CORTEXM0DS_u_logic_M5tvx4,
      O => u_CORTEXM0DS_u_logic_Hfxwx4_Ofxwx4_AND_4393_o4_27986
    );
  u_CORTEXM0DS_u_logic_Ia0wx41_SW7_G : X_LUT6
    generic map(
      LOC => "SLICE_X37Y121",
      INIT => X"FFA0FFECFFF0FFFC"
    )
    port map (
      ADR3 => u_CORTEXM0DS_u_logic_Bpzvx4,
      ADR0 => u_CORTEXM0DS_u_logic_U2ewx4,
      ADR4 => u_CORTEXM0DS_u_logic_Omcwx4_Vmcwx4_AND_2244_o,
      ADR2 => u_CORTEXM0DS_u_logic_Ziwwx4_Gjwwx4_AND_4301_o2_26018,
      ADR1 => u_CORTEXM0DS_u_logic_Pri3z4_22_0,
      ADR5 => u_CORTEXM0DS_u_logic_Uqwwx4_Brwwx4_AND_4324_o4_26021,
      O => N1279
    );
  u_CORTEXM0DS_u_logic_Mc0wx4 : X_LUT6
    generic map(
      LOC => "SLICE_X37Y121",
      INIT => X"AAAFFFFFAAA3FFFF"
    )
    port map (
      ADR1 => N996,
      ADR0 => N1137,
      ADR3 => u_CORTEXM0DS_u_logic_Uqwwx4_Brwwx4_AND_4324_o10_26019,
      ADR2 => u_CORTEXM0DS_u_logic_Uqwwx4_Brwwx4_AND_4324_o7_26020,
      ADR4 => N1435,
      ADR5 => N1279,
      O => u_CORTEXM0DS_u_logic_Mc0wx4_26426
    );
  u_CORTEXM0DS_u_logic_Psh3z4 : X_FF
    generic map(
      LOC => "SLICE_X37Y121",
      INIT => '1'
    )
    port map (
      CE => u_CORTEXM0DS_u_logic_Pu1wx4_inv_0,
      CLK => NlwBufferSignal_u_CORTEXM0DS_u_logic_Psh3z4_CLK,
      I => NlwBufferSignal_u_CORTEXM0DS_u_logic_Psh3z4_IN,
      O => u_CORTEXM0DS_u_logic_Psh3z4_27559,
      SET => u_CORTEXM0DS_u_logic_hreset_n_inv,
      RST => GND
    );
  u_CORTEXM0DS_u_logic_Xl0wx4_SW0_SW0 : X_LUT6
    generic map(
      LOC => "SLICE_X37Y121",
      INIT => X"F4F4F4F4F8FDFFFF"
    )
    port map (
      ADR5 => u_CORTEXM0DS_u_logic_Wo0wx4,
      ADR0 => u_CORTEXM0DS_u_logic_Oaawx4_B19wx4_XOR_39_o,
      ADR1 => u_CORTEXM0DS_u_logic_X8zvx4,
      ADR3 => u_CORTEXM0DS_u_logic_Muawx4,
      ADR4 => u_CORTEXM0DS_u_logic_Fuawx4_26691,
      ADR2 => u_CORTEXM0DS_u_logic_Bpzvx4,
      O => N1377
    );
  u_CORTEXM0DS_u_logic_Hk0wx41 : X_LUT6
    generic map(
      LOC => "SLICE_X37Y128",
      INIT => X"00F500F5F5F5F5F5"
    )
    port map (
      ADR4 => '1',
      ADR1 => '1',
      ADR3 => u_CORTEXM0DS_u_logic_Eyg3z4_29780,
      ADR0 => u_CORTEXM0DS_u_logic_Ccg3z4_27129,
      ADR5 => u_CORTEXM0DS_u_logic_Y21xx4,
      ADR2 => u_CORTEXM0DS_u_logic_Op52z4_Vb52z4_OR_1173_o,
      O => u_CORTEXM0DS_u_logic_Hk0wx41_27862
    );
  u_CORTEXM0DS_u_logic_Eyg3z4 : X_FF
    generic map(
      LOC => "SLICE_X37Y128",
      INIT => '1'
    )
    port map (
      CE => u_CORTEXM0DS_u_logic_G02wx4_inv,
      CLK => NlwBufferSignal_u_CORTEXM0DS_u_logic_Eyg3z4_CLK,
      I => NlwBufferSignal_u_CORTEXM0DS_u_logic_Eyg3z4_IN,
      O => u_CORTEXM0DS_u_logic_Eyg3z4_29780,
      SET => u_CORTEXM0DS_u_logic_hreset_n_inv,
      RST => GND
    );
  u_CORTEXM0DS_u_logic_Fj0wx43 : X_LUT6
    generic map(
      LOC => "SLICE_X37Y128",
      INIT => X"05050F0F5555FFFF"
    )
    port map (
      ADR3 => '1',
      ADR1 => '1',
      ADR5 => u_CORTEXM0DS_u_logic_Pwg3z4_27571,
      ADR4 => u_CORTEXM0DS_u_logic_Eyg3z4_29780,
      ADR0 => u_CORTEXM0DS_u_logic_Ue9wx4,
      ADR2 => u_CORTEXM0DS_u_logic_Bf9wx4,
      O => u_CORTEXM0DS_u_logic_Fj0wx43_28662
    );
  u_CORTEXM0DS_u_logic_Nrvwx44_SW2 : X_LUT6
    generic map(
      LOC => "SLICE_X37Y116",
      INIT => X"330F0055330FFF55"
    )
    port map (
      ADR0 => u_CORTEXM0DS_u_logic_J5o2z4_26723,
      ADR5 => u_CORTEXM0DS_u_logic_Y6o2z4_27187,
      ADR1 => u_CORTEXM0DS_u_logic_N8o2z4_26899,
      ADR2 => u_CORTEXM0DS_u_logic_J773z4_26270,
      ADR3 => u_CORTEXM0DS_u_logic_Wzy2z4_26238,
      ADR4 => u_CORTEXM0DS_u_logic_Fgm2z4_26065,
      O => N1365
    );
  u_CORTEXM0DS_u_logic_J5o2z4 : X_FF
    generic map(
      LOC => "SLICE_X37Y116",
      INIT => '1'
    )
    port map (
      CE => u_CORTEXM0DS_u_logic_Siqvx4,
      CLK => NlwBufferSignal_u_CORTEXM0DS_u_logic_J5o2z4_CLK,
      I => NlwBufferSignal_u_CORTEXM0DS_u_logic_J5o2z4_IN,
      O => u_CORTEXM0DS_u_logic_J5o2z4_26723,
      SET => u_CORTEXM0DS_u_logic_hreset_n_inv,
      RST => GND
    );
  u_CORTEXM0DS_u_logic_Nrvwx44 : X_LUT6
    generic map(
      LOC => "SLICE_X37Y116",
      INIT => X"FFEEDDCCFFEEDDCC"
    )
    port map (
      ADR5 => '1',
      ADR2 => '1',
      ADR1 => u_CORTEXM0DS_u_logic_Rni2z4_26237,
      ADR0 => u_CORTEXM0DS_u_logic_Sjj2z4_26064,
      ADR3 => N1364,
      ADR4 => N1365,
      O => u_CORTEXM0DS_u_logic_Nrvwx4
    );
  u_CORTEXM0DS_u_logic_haddr_o_21_1 : X_LUT6
    generic map(
      LOC => "SLICE_X37Y120",
      INIT => X"FFFFB3A0B3A0B3A0"
    )
    port map (
      ADR2 => u_CORTEXM0DS_u_logic_n16534_19_0,
      ADR0 => u_CORTEXM0DS_u_logic_Mrsvx4,
      ADR3 => u_CORTEXM0DS_u_logic_Gzvvx4,
      ADR1 => u_CORTEXM0DS_u_logic_Lf0wx4,
      ADR5 => u_CORTEXM0DS_u_logic_K1wvx4,
      ADR4 => u_CORTEXM0DS_u_logic_Pri3z4_22_0,
      O => HADDR(21)
    );
  u_CORTEXM0DS_u_logic_Ey9wx45_SW0 : X_LUT6
    generic map(
      LOC => "SLICE_X37Y120",
      INIT => X"3030505F3F3F505F"
    )
    port map (
      ADR3 => u_CORTEXM0DS_u_logic_E0d3z4_26399,
      ADR5 => u_CORTEXM0DS_u_logic_Ft83z4_27112,
      ADR1 => u_CORTEXM0DS_u_logic_Wj73z4_27408,
      ADR0 => u_CORTEXM0DS_u_logic_Naq2z4_27422,
      ADR2 => u_CORTEXM0DS_u_logic_Sjj2z4_26064,
      ADR4 => u_CORTEXM0DS_u_logic_Fgm2z4_26065,
      O => N1641
    );
  u_CORTEXM0DS_u_logic_E153z4 : X_FF
    generic map(
      LOC => "SLICE_X37Y120",
      INIT => '1'
    )
    port map (
      CE => u_CORTEXM0DS_u_logic_Rdyvx4_0,
      CLK => NlwBufferSignal_u_CORTEXM0DS_u_logic_E153z4_CLK,
      I => NlwBufferSignal_u_CORTEXM0DS_u_logic_E153z4_IN,
      O => u_CORTEXM0DS_u_logic_E153z4_28892,
      SET => u_CORTEXM0DS_u_logic_hreset_n_inv,
      RST => GND
    );
  u_CORTEXM0DS_u_logic_Skhvx4_SW0_SW1 : X_LUT6
    generic map(
      LOC => "SLICE_X37Y120",
      INIT => X"F050F050F0D8F0D8"
    )
    port map (
      ADR4 => '1',
      ADR2 => u_CORTEXM0DS_u_logic_Jex2z4_28130,
      ADR0 => u_ahb_bridge_u_state_machine_HREADY_0,
      ADR3 => u_CORTEXM0DS_u_logic_D9c2z4_K9c2z4_AND_6705_o,
      ADR1 => u_CORTEXM0DS_u_logic_Pri3z4_9_0,
      ADR5 => u_CORTEXM0DS_u_logic_Kvfwx4_W8c2z4_AND_6701_o,
      O => N367
    );
  u_CORTEXM0DS_u_logic_Hue3z4 : X_FF
    generic map(
      LOC => "SLICE_X37Y114",
      INIT => '1'
    )
    port map (
      CE => u_CORTEXM0DS_u_logic_G02wx4_inv,
      CLK => NlwBufferSignal_u_CORTEXM0DS_u_logic_Hue3z4_CLK,
      I => NlwBufferSignal_u_CORTEXM0DS_u_logic_Hue3z4_IN,
      O => u_CORTEXM0DS_u_logic_Hue3z4_26680,
      SET => u_CORTEXM0DS_u_logic_hreset_n_inv,
      RST => GND
    );
  u_CORTEXM0DS_u_logic_Js32z4_Qs32z4_AND_5571_o7_SW1 : X_LUT6
    generic map(
      LOC => "SLICE_X37Y114",
      INIT => X"F5FFFFFFF7F7FFFF"
    )
    port map (
      ADR1 => u_CORTEXM0DS_u_logic_Tse3z4_26682,
      ADR5 => u_CORTEXM0DS_u_logic_M1j2z4_26013,
      ADR0 => u_CORTEXM0DS_u_logic_Svk2z4_25841,
      ADR3 => u_CORTEXM0DS_u_logic_Hue3z4_26680,
      ADR2 => u_CORTEXM0DS_u_logic_H3d3z4_25834,
      ADR4 => u_CORTEXM0DS_u_logic_T1d3z4_25833,
      O => N1421
    );
  u_CORTEXM0DS_u_logic_M41wx4_SW0 : X_LUT6
    generic map(
      LOC => "SLICE_X37Y114",
      INIT => X"222200002F2F0000"
    )
    port map (
      ADR3 => '1',
      ADR4 => u_CORTEXM0DS_u_logic_Pri3z4_15_0,
      ADR5 => u_CORTEXM0DS_u_logic_I0d2z4_0,
      ADR2 => u_CORTEXM0DS_u_logic_Duc2z4,
      ADR0 => u_CORTEXM0DS_u_logic_Pdi2z4_26208,
      ADR1 => u_CORTEXM0DS_u_logic_Omcwx4_Vmcwx4_AND_2244_o2_27529,
      O => N522
    );
  u_CORTEXM0DS_u_logic_haddr_o_11_1 : X_LUT6
    generic map(
      LOC => "SLICE_X37Y117",
      INIT => X"FFD5FFC0D5D5C0C0"
    )
    port map (
      ADR1 => u_CORTEXM0DS_u_logic_n16534_9_0,
      ADR2 => u_CORTEXM0DS_u_logic_Mrsvx4,
      ADR4 => u_CORTEXM0DS_u_logic_Gzvvx4,
      ADR0 => u_CORTEXM0DS_u_logic_Qk1wx4,
      ADR5 => u_CORTEXM0DS_u_logic_K1wvx4,
      ADR3 => u_CORTEXM0DS_u_logic_Pri3z4_12_0,
      O => HADDR(11)
    );
  u_CORTEXM0DS_u_logic_Jl93z4 : X_FF
    generic map(
      LOC => "SLICE_X37Y117",
      INIT => '1'
    )
    port map (
      CE => u_CORTEXM0DS_u_logic_Xppvx4_0,
      CLK => NlwBufferSignal_u_CORTEXM0DS_u_logic_Jl93z4_CLK,
      I => NlwBufferSignal_u_CORTEXM0DS_u_logic_Jl93z4_IN,
      O => u_CORTEXM0DS_u_logic_Jl93z4_27128,
      SET => u_CORTEXM0DS_u_logic_hreset_n_inv,
      RST => GND
    );
  u_CORTEXM0DS_u_logic_Nrvwx44_SW1 : X_LUT6
    generic map(
      LOC => "SLICE_X37Y117",
      INIT => X"303F5050303F5F5F"
    )
    port map (
      ADR0 => u_CORTEXM0DS_u_logic_Skv2z4_27576,
      ADR1 => u_CORTEXM0DS_u_logic_Jbu2z4_27376,
      ADR3 => u_CORTEXM0DS_u_logic_Sg83z4_27301,
      ADR5 => u_CORTEXM0DS_u_logic_Jl93z4_27128,
      ADR2 => u_CORTEXM0DS_u_logic_Wzy2z4_26238,
      ADR4 => u_CORTEXM0DS_u_logic_Fgm2z4_26065,
      O => N1364
    );
  u_CORTEXM0DS_u_logic_Ziwwx4_Gjwwx4_AND_4301_o3_SW1_F_SW0 : X_LUT6
    generic map(
      LOC => "SLICE_X37Y123",
      INIT => X"0445FFFFFFFFFFFF"
    )
    port map (
      ADR4 => u_CORTEXM0DS_u_logic_C7zwx4_J7zwx4_AND_4564_o1_26391,
      ADR1 => u_CORTEXM0DS_u_logic_A6zwx4,
      ADR0 => u_CORTEXM0DS_u_logic_C7zwx4_J7zwx4_AND_4564_o2_27080,
      ADR3 => u_CORTEXM0DS_u_logic_C7zwx4_J7zwx4_AND_4564_o3_27079,
      ADR2 => u_CORTEXM0DS_u_logic_H6zwx4,
      ADR5 => u_CORTEXM0DS_u_logic_Qjuwx4,
      O => N1510
    );
  u_CORTEXM0DS_u_logic_Nox2z4 : X_FF
    generic map(
      LOC => "SLICE_X37Y123",
      INIT => '1'
    )
    port map (
      CE => VCC,
      CLK => NlwBufferSignal_u_CORTEXM0DS_u_logic_Nox2z4_CLK,
      I => u_CORTEXM0DS_u_logic_Vihvx4,
      O => u_CORTEXM0DS_u_logic_Nox2z4_26276,
      SET => u_CORTEXM0DS_u_logic_hreset_n_inv,
      RST => GND
    );
  u_CORTEXM0DS_u_logic_Vihvx43 : X_LUT6
    generic map(
      LOC => "SLICE_X37Y123",
      INIT => X"AAF0AAF0AAF0CCF0"
    )
    port map (
      ADR2 => N1139,
      ADR0 => N1141,
      ADR1 => N1504,
      ADR4 => u_CORTEXM0DS_u_logic_Uqwwx4_Brwwx4_AND_4324_o10_26019,
      ADR5 => u_CORTEXM0DS_u_logic_Uqwwx4_Brwwx4_AND_4324_o7_26020,
      ADR3 => u_CORTEXM0DS_u_logic_Ba0wx4_26929,
      O => u_CORTEXM0DS_u_logic_Vihvx4
    );
  u_CORTEXM0DS_u_logic_Uqwwx4_Brwwx4_AND_4324_o4_SW9 : X_LUT6
    generic map(
      LOC => "SLICE_X37Y123",
      INIT => X"CCCCCCCC00C00080"
    )
    port map (
      ADR3 => u_CORTEXM0DS_u_logic_Keqvx4_Ync2z4_AND_6755_o,
      ADR0 => u_CORTEXM0DS_u_logic_U2ewx4,
      ADR1 => u_CORTEXM0DS_u_logic_G6pvx4,
      ADR2 => u_CORTEXM0DS_u_logic_Ziwwx4_Gjwwx4_AND_4301_o2_26018,
      ADR5 => u_CORTEXM0DS_u_logic_Vihvx42_26281,
      ADR4 => N1102,
      O => N1486
    );
  u_CORTEXM0DS_u_logic_Ziwwx4_Gjwwx4_AND_4301_o3_SW1_SW0 : X_LUT6
    generic map(
      LOC => "SLICE_X37Y123",
      INIT => X"FBFBEAEAFBFAEAFA"
    )
    port map (
      ADR3 => N1510,
      ADR0 => u_CORTEXM0DS_u_logic_Vihvx41_26275,
      ADR1 => u_CORTEXM0DS_u_logic_Tuvwx4,
      ADR5 => u_CORTEXM0DS_u_logic_E5owx4,
      ADR2 => N1487,
      ADR4 => N1486,
      O => N1504
    );
  u_CORTEXM0DS_u_logic_Rdg3z4 : X_FF
    generic map(
      LOC => "SLICE_X37Y127",
      INIT => '1'
    )
    port map (
      CE => u_CORTEXM0DS_u_logic_Wcyvx4,
      CLK => NlwBufferSignal_u_CORTEXM0DS_u_logic_Rdg3z4_CLK,
      I => NlwBufferSignal_u_CORTEXM0DS_u_logic_Rdg3z4_IN,
      O => u_CORTEXM0DS_u_logic_Rdg3z4_27471,
      SET => u_CORTEXM0DS_u_logic_hreset_n_inv,
      RST => GND
    );
  u_CORTEXM0DS_u_logic_Hk0wx416_SW2 : X_LUT6
    generic map(
      LOC => "SLICE_X37Y127",
      INIT => X"050C000C000C000C"
    )
    port map (
      ADR4 => u_CORTEXM0DS_u_logic_Sog3z4_27490,
      ADR3 => u_CORTEXM0DS_u_logic_Svk2z4_25841,
      ADR5 => u_CORTEXM0DS_u_logic_Yaz2z4_25842,
      ADR1 => u_CORTEXM0DS_u_logic_Rdg3z4_27471,
      ADR0 => u_CORTEXM0DS_u_logic_H3d3z4_25834,
      ADR2 => u_CORTEXM0DS_u_logic_T1d3z4_25833,
      O => N1095
    );
  u_CORTEXM0DS_u_logic_Ltg3z4 : X_FF
    generic map(
      LOC => "SLICE_X37Y129",
      INIT => '1'
    )
    port map (
      CE => u_CORTEXM0DS_u_logic_Teyvx4,
      CLK => NlwBufferSignal_u_CORTEXM0DS_u_logic_Ltg3z4_CLK,
      I => NlwBufferSignal_u_CORTEXM0DS_u_logic_Ltg3z4_IN,
      O => u_CORTEXM0DS_u_logic_Ltg3z4_27493,
      SET => u_CORTEXM0DS_u_logic_hreset_n_inv,
      RST => GND
    );
  u_CORTEXM0DS_u_logic_K0wwx4_0_1 : X_LUT6
    generic map(
      LOC => "SLICE_X38Y89",
      INIT => X"CFFF4FFFFFFFDFFF"
    )
    port map (
      ADR5 => u_CORTEXM0DS_u_logic_Zad3z4_26733,
      ADR1 => u_CORTEXM0DS_u_logic_T7d3z4_26582,
      ADR0 => u_CORTEXM0DS_u_logic_J9d3z4_26711,
      ADR4 => u_CORTEXM0DS_u_logic_Pcd3z4_26734,
      ADR2 => u_CORTEXM0DS_u_logic_Mcc3z4_26735,
      ADR3 => u_CORTEXM0DS_u_logic_Vac3z4_26736,
      O => u_CORTEXM0DS_u_logic_K0wwx4_0(0)
    );
  u_CORTEXM0DS_u_logic_T7d3z4 : X_FF
    generic map(
      LOC => "SLICE_X38Y89",
      INIT => '0'
    )
    port map (
      CE => u_CORTEXM0DS_u_logic_Z0uvx4,
      CLK => NlwBufferSignal_u_CORTEXM0DS_u_logic_T7d3z4_CLK,
      I => NlwBufferSignal_u_CORTEXM0DS_u_logic_T7d3z4_IN,
      O => u_CORTEXM0DS_u_logic_T7d3z4_26582,
      RST => u_CORTEXM0DS_u_logic_hreset_n_inv,
      SET => GND
    );
  u_CORTEXM0DS_u_logic_K0wwx4_0_2 : X_LUT6
    generic map(
      LOC => "SLICE_X38Y89",
      INIT => X"FF00000000000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => u_CORTEXM0DS_u_logic_Ztc3z4_26730,
      ADR5 => u_CORTEXM0DS_u_logic_Gxk2z4_26731,
      ADR4 => u_CORTEXM0DS_u_logic_K0wwx4_0(0),
      O => u_CORTEXM0DS_u_logic_K0wwx4
    );
  u_CORTEXM0DS_u_logic_Pwg3z4 : X_FF
    generic map(
      LOC => "SLICE_X37Y130",
      INIT => '1'
    )
    port map (
      CE => u_CORTEXM0DS_u_logic_Pu1wx4_inv_0,
      CLK => NlwBufferSignal_u_CORTEXM0DS_u_logic_Pwg3z4_CLK,
      I => NlwBufferSignal_u_CORTEXM0DS_u_logic_Pwg3z4_IN,
      O => u_CORTEXM0DS_u_logic_Pwg3z4_27571,
      SET => u_CORTEXM0DS_u_logic_hreset_n_inv,
      RST => GND
    );
  u_CORTEXM0DS_u_logic_Rxzvx41 : X_LUT6
    generic map(
      LOC => "SLICE_X37Y115",
      INIT => X"020A22AA030F33FF"
    )
    port map (
      ADR0 => u_CORTEXM0DS_u_logic_Ov62z4_Vv62z4_AND_5989_o,
      ADR2 => u_CORTEXM0DS_u_logic_Mrsvx4,
      ADR4 => u_CORTEXM0DS_u_logic_n16534_3_0,
      ADR5 => u_CORTEXM0DS_u_logic_Gzvvx4,
      ADR3 => u_CORTEXM0DS_u_logic_K1wvx4,
      ADR1 => u_CORTEXM0DS_u_logic_Pri3z4_6_0,
      O => u_CORTEXM0DS_u_logic_Rxzvx4
    );
  u_CORTEXM0DS_u_logic_Efp2z4 : X_FF
    generic map(
      LOC => "SLICE_X37Y115",
      INIT => '1'
    )
    port map (
      CE => VCC,
      CLK => NlwBufferSignal_u_CORTEXM0DS_u_logic_Efp2z4_CLK,
      I => u_CORTEXM0DS_u_logic_Qnkvx4_23655,
      O => u_CORTEXM0DS_u_logic_Efp2z4_26846,
      SET => u_CORTEXM0DS_u_logic_hreset_n_inv,
      RST => GND
    );
  u_CORTEXM0DS_u_logic_Qnkvx4 : X_LUT6
    generic map(
      LOC => "SLICE_X37Y115",
      INIT => X"FF55FFF5AA00FAF0"
    )
    port map (
      ADR1 => '1',
      ADR4 => u_CORTEXM0DS_u_logic_Rxzvx4,
      ADR2 => u_CORTEXM0DS_u_logic_H3wvx4_26318,
      ADR5 => u_CORTEXM0DS_u_logic_Efp2z4_26846,
      ADR0 => u_CORTEXM0DS_u_logic_Df3wx4,
      ADR3 => N134,
      O => u_CORTEXM0DS_u_logic_Qnkvx4_23655
    );
  u_CORTEXM0DS_u_logic_Mc0wx4_SW0_SW0 : X_LUT6
    generic map(
      LOC => "SLICE_X37Y122",
      INIT => X"8000C0008800CC00"
    )
    port map (
      ADR4 => u_CORTEXM0DS_u_logic_Xd8wx4,
      ADR0 => u_CORTEXM0DS_u_logic_Ce0wx4,
      ADR5 => u_CORTEXM0DS_u_logic_W6iwx4,
      ADR1 => N624,
      ADR3 => N2,
      ADR2 => u_CORTEXM0DS_u_logic_Kuuwx4_Ruuwx4_AND_4090_o,
      O => N996
    );
  u_CORTEXM0DS_u_logic_Ia0wx41_SW8 : X_LUT6
    generic map(
      LOC => "SLICE_X37Y122",
      INIT => X"F8FFFFFFF8FFF8FF"
    )
    port map (
      ADR1 => u_CORTEXM0DS_u_logic_Ziwwx4_Gjwwx4_AND_4301_o2_26018,
      ADR0 => u_CORTEXM0DS_u_logic_U2ewx4,
      ADR5 => u_CORTEXM0DS_u_logic_Pri3z4_22_0,
      ADR4 => u_CORTEXM0DS_u_logic_Omcwx4_Vmcwx4_AND_2244_o,
      ADR2 => u_CORTEXM0DS_u_logic_Bpzvx4,
      ADR3 => N996,
      O => N1137
    );
  u_CORTEXM0DS_u_logic_Qe0wx4_SW1 : X_LUT6
    generic map(
      LOC => "SLICE_X37Y122",
      INIT => X"9988FFEE8888AAAA"
    )
    port map (
      ADR2 => '1',
      ADR1 => u_CORTEXM0DS_u_logic_U6awx4_B19wx4_XOR_37_o,
      ADR5 => u_CORTEXM0DS_u_logic_Fuawx4_26691,
      ADR4 => u_CORTEXM0DS_u_logic_X8zvx4,
      ADR0 => u_CORTEXM0DS_u_logic_Lf0wx4,
      ADR3 => u_CORTEXM0DS_u_logic_Muawx4,
      O => N624
    );
  u_CORTEXM0DS_u_logic_Muawx41 : X_LUT6
    generic map(
      LOC => "SLICE_X37Y122",
      INIT => X"EAFAEEFFEAFFEEFF"
    )
    port map (
      ADR4 => u_CORTEXM0DS_u_logic_Nsk2z4_25994,
      ADR2 => u_CORTEXM0DS_u_logic_O5t2z4_25820,
      ADR1 => u_CORTEXM0DS_u_logic_Emi2z4_25932,
      ADR3 => u_CORTEXM0DS_u_logic_Ark2z4_25827,
      ADR5 => u_CORTEXM0DS_u_logic_Ffj2z4_25823,
      ADR0 => u_CORTEXM0DS_u_logic_Aok2z4_25881,
      O => u_CORTEXM0DS_u_logic_Muawx4
    );
  u_CORTEXM0DS_u_logic_W21wx46 : X_LUT6
    generic map(
      LOC => "SLICE_X37Y119",
      INIT => X"FFFFF3FFFFFFFFFF"
    )
    port map (
      ADR0 => '1',
      ADR3 => u_CORTEXM0DS_u_logic_Ro43z4_27353,
      ADR5 => u_CORTEXM0DS_u_logic_Svk2z4_25841,
      ADR2 => u_CORTEXM0DS_u_logic_Yaz2z4_25842,
      ADR4 => u_CORTEXM0DS_u_logic_H3d3z4_25834,
      ADR1 => u_CORTEXM0DS_u_logic_T1d3z4_25833,
      O => u_CORTEXM0DS_u_logic_W21wx46_29774
    );
  u_CORTEXM0DS_u_logic_W21wx48_SW0 : X_LUT6
    generic map(
      LOC => "SLICE_X37Y119",
      INIT => X"EAC0FFFFEAC0EAC0"
    )
    port map (
      ADR2 => u_CORTEXM0DS_u_logic_Cao2z4_27153,
      ADR5 => u_CORTEXM0DS_u_logic_Z523z4_26746,
      ADR0 => u_CORTEXM0DS_u_logic_Rbo2z4_27478,
      ADR4 => u_CORTEXM0DS_u_logic_Sk52z4_Gl52z4_OR_1165_o,
      ADR3 => u_CORTEXM0DS_u_logic_Y21xx4,
      ADR1 => u_CORTEXM0DS_u_logic_C51xx4,
      O => N1201
    );
  u_CORTEXM0DS_u_logic_Mxor_Kfawx4_B19wx4_XOR_42_o_xo_0_1 : X_LUT6
    generic map(
      LOC => "SLICE_X37Y119",
      INIT => X"FC03F00FFE01FA05"
    )
    port map (
      ADR1 => u_CORTEXM0DS_u_logic_I6z2z4_26490,
      ADR2 => u_CORTEXM0DS_u_logic_Bx9vx4_H1cwx4_AND_2232_o,
      ADR4 => u_CORTEXM0DS_u_logic_Y29wx4,
      ADR3 => u_CORTEXM0DS_u_logic_Wzawx43_26822,
      ADR0 => u_CORTEXM0DS_u_logic_W19wx4,
      ADR5 => u_CORTEXM0DS_u_logic_W21wx4,
      O => u_CORTEXM0DS_u_logic_Kfawx4_B19wx4_XOR_42_o
    );
  u_CORTEXM0DS_u_logic_Cao2z4 : X_FF
    generic map(
      LOC => "SLICE_X37Y119",
      INIT => '1'
    )
    port map (
      CE => u_CORTEXM0DS_u_logic_Pu1wx4_inv_0,
      CLK => NlwBufferSignal_u_CORTEXM0DS_u_logic_Cao2z4_CLK,
      I => NlwBufferSignal_u_CORTEXM0DS_u_logic_Cao2z4_IN,
      O => u_CORTEXM0DS_u_logic_Cao2z4_27153,
      SET => u_CORTEXM0DS_u_logic_hreset_n_inv,
      RST => GND
    );
  u_CORTEXM0DS_u_logic_W21wx49 : X_LUT6
    generic map(
      LOC => "SLICE_X37Y119",
      INIT => X"2000200000000000"
    )
    port map (
      ADR4 => '1',
      ADR2 => u_CORTEXM0DS_u_logic_W21wx46_29774,
      ADR5 => u_CORTEXM0DS_u_logic_W21wx44_0,
      ADR0 => u_CORTEXM0DS_u_logic_W21wx47_28920,
      ADR1 => N1201,
      ADR3 => u_CORTEXM0DS_u_logic_W21wx45_28919,
      O => u_CORTEXM0DS_u_logic_W21wx4
    );
  u_CORTEXM0DS_u_logic_S6ovx4_Nlovx4_AND_78_o6 : X_LUT6
    generic map(
      LOC => "SLICE_X37Y118",
      INIT => X"D0500000FFFFFFFF"
    )
    port map (
      ADR0 => u_CORTEXM0DS_u_logic_Fvovx4_26428,
      ADR2 => u_CORTEXM0DS_u_logic_Ekovx4,
      ADR4 => u_CORTEXM0DS_u_logic_Yuovx4,
      ADR1 => u_CORTEXM0DS_u_logic_Xxovx4,
      ADR3 => u_CORTEXM0DS_u_logic_Z6ovx4,
      ADR5 => u_CORTEXM0DS_u_logic_Owovx4,
      O => u_CORTEXM0DS_u_logic_S6ovx4_Nlovx4_AND_78_o6_29773
    );
  u_CORTEXM0DS_u_logic_S6ovx4_Nlovx4_AND_78_o7 : X_LUT6
    generic map(
      LOC => "SLICE_X37Y118",
      INIT => X"FFFFDFFFDFFFDFFF"
    )
    port map (
      ADR4 => u_CORTEXM0DS_u_logic_Jxovx4,
      ADR3 => u_CORTEXM0DS_u_logic_Fc0wx4,
      ADR0 => u_CORTEXM0DS_u_logic_Ql0wx4,
      ADR2 => u_CORTEXM0DS_u_logic_Ug0wx4,
      ADR1 => u_CORTEXM0DS_u_logic_S6ovx4_Nlovx4_AND_78_o5_29772,
      ADR5 => u_CORTEXM0DS_u_logic_S6ovx4_Nlovx4_AND_78_o6_29773,
      O => u_CORTEXM0DS_u_logic_S6ovx4_Nlovx4_AND_78_o7_28954
    );
  u_CORTEXM0DS_u_logic_Jxovx41 : X_LUT6
    generic map(
      LOC => "SLICE_X37Y118",
      INIT => X"005F00135F5F1313"
    )
    port map (
      ADR4 => u_CORTEXM0DS_u_logic_Sfa2z4_Zfa2z4_AND_6505_o,
      ADR0 => u_CORTEXM0DS_u_logic_Mrsvx4,
      ADR2 => u_CORTEXM0DS_u_logic_n16534_8_0,
      ADR1 => u_CORTEXM0DS_u_logic_Gzvvx4,
      ADR3 => u_CORTEXM0DS_u_logic_K1wvx4,
      ADR5 => u_CORTEXM0DS_u_logic_Pri3z4_11_0,
      O => u_CORTEXM0DS_u_logic_Jxovx4
    );
  u_CORTEXM0DS_u_logic_Skv2z4 : X_FF
    generic map(
      LOC => "SLICE_X37Y118",
      INIT => '1'
    )
    port map (
      CE => u_CORTEXM0DS_u_logic_Vfyvx4,
      CLK => NlwBufferSignal_u_CORTEXM0DS_u_logic_Skv2z4_CLK,
      I => NlwBufferSignal_u_CORTEXM0DS_u_logic_Skv2z4_IN,
      O => u_CORTEXM0DS_u_logic_Skv2z4_27576,
      SET => u_CORTEXM0DS_u_logic_hreset_n_inv,
      RST => GND
    );
  u_CORTEXM0DS_u_logic_S6ovx4_Nlovx4_AND_78_o5 : X_LUT6
    generic map(
      LOC => "SLICE_X37Y118",
      INIT => X"CDCFCFCFDDFFFFFF"
    )
    port map (
      ADR4 => u_CORTEXM0DS_u_logic_Ekovx4,
      ADR0 => u_CORTEXM0DS_u_logic_Yuovx4,
      ADR2 => u_CORTEXM0DS_u_logic_S4qvx4,
      ADR1 => u_CORTEXM0DS_u_logic_Gv92z4_Nv92z4_AND_6423_o,
      ADR5 => u_CORTEXM0DS_u_logic_Xxovx4,
      ADR3 => u_CORTEXM0DS_u_logic_Jxovx4,
      O => u_CORTEXM0DS_u_logic_S6ovx4_Nlovx4_AND_78_o5_29772
    );
  u_CORTEXM0DS_u_logic_Xdb3z4_u_CORTEXM0DS_u_logic_Xdb3z4_DMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => u_CORTEXM0DS_u_logic_B2uvx4,
      O => u_CORTEXM0DS_u_logic_B2uvx4_0
    );
  u_CORTEXM0DS_u_logic_Xdb3z4_u_CORTEXM0DS_u_logic_Xdb3z4_AMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => u_CORTEXM0DS_u_logic_Usl2z4_23929,
      O => u_CORTEXM0DS_u_logic_Usl2z4_0
    );
  u_CORTEXM0DS_u_logic_A6tvx41 : X_LUT6
    generic map(
      LOC => "SLICE_X38Y91",
      INIT => X"0000010000000100"
    )
    port map (
      ADR1 => u_CORTEXM0DS_u_logic_Ffs2z4_26159,
      ADR0 => u_CORTEXM0DS_u_logic_Kop2z4_26162,
      ADR2 => u_CORTEXM0DS_u_logic_Lz93z4_26157,
      ADR3 => u_CORTEXM0DS_u_logic_Mjl2z4_26160,
      ADR4 => u_CORTEXM0DS_u_logic_J6i2z4_26161,
      ADR5 => '1',
      O => u_CORTEXM0DS_u_logic_A6tvx4
    );
  u_CORTEXM0DS_u_logic_B2uvx41 : X_LUT5
    generic map(
      LOC => "SLICE_X38Y91",
      INIT => X"00000004"
    )
    port map (
      ADR1 => u_CORTEXM0DS_u_logic_Ffs2z4_26159,
      ADR0 => u_CORTEXM0DS_u_logic_Kop2z4_26162,
      ADR2 => u_CORTEXM0DS_u_logic_Lz93z4_26157,
      ADR3 => u_CORTEXM0DS_u_logic_Mjl2z4_26160,
      ADR4 => u_CORTEXM0DS_u_logic_J6i2z4_26161,
      O => u_CORTEXM0DS_u_logic_B2uvx4
    );
  u_CORTEXM0DS_u_logic_Kfowx4_Rfowx4_AND_3355_o3 : X_LUT6
    generic map(
      LOC => "SLICE_X38Y91",
      INIT => X"AEFFAEFF0CFFAEFF"
    )
    port map (
      ADR0 => u_CORTEXM0DS_u_logic_Kfowx4_Rfowx4_AND_3355_o2_29781,
      ADR4 => u_CORTEXM0DS_u_logic_Vssvx4,
      ADR5 => u_CORTEXM0DS_u_logic_Ffs2z4_26159,
      ADR1 => u_CORTEXM0DS_u_logic_Lstwx42_25870,
      ADR2 => u_CORTEXM0DS_u_logic_O5t2z4_25820,
      ADR3 => u_CORTEXM0DS_u_logic_Wai2z4_25867,
      O => u_CORTEXM0DS_u_logic_Kfowx4_Rfowx4_AND_3355_o3_27113
    );
  u_CORTEXM0DS_u_logic_Xdb3z4 : X_FF
    generic map(
      LOC => "SLICE_X38Y91",
      INIT => '0'
    )
    port map (
      CE => u_CORTEXM0DS_u_logic_L0uvx4,
      CLK => NlwBufferSignal_u_CORTEXM0DS_u_logic_Xdb3z4_CLK,
      I => NlwBufferSignal_u_CORTEXM0DS_u_logic_Xdb3z4_IN,
      O => u_CORTEXM0DS_u_logic_Xdb3z4_27210,
      RST => u_CORTEXM0DS_u_logic_hreset_n_inv,
      SET => GND
    );
  u_CORTEXM0DS_u_logic_Kfowx4_Rfowx4_AND_3355_o1 : X_LUT6
    generic map(
      LOC => "SLICE_X38Y91",
      INIT => X"0105010511551155"
    )
    port map (
      ADR4 => '1',
      ADR0 => u_CORTEXM0DS_u_logic_Aea3z4_27054,
      ADR1 => u_CORTEXM0DS_u_logic_Ztc3z4_26730,
      ADR5 => u_CORTEXM0DS_u_logic_Gxk2z4_26731,
      ADR2 => u_CORTEXM0DS_u_logic_Ts5wx4,
      ADR3 => u_CORTEXM0DS_u_logic_M5tvx4,
      O => u_CORTEXM0DS_u_logic_Kfowx4_Rfowx4_AND_3355_o1_29782
    );
  u_CORTEXM0DS_u_logic_Bmb3z4 : X_FF
    generic map(
      LOC => "SLICE_X38Y91",
      INIT => '0'
    )
    port map (
      CE => u_CORTEXM0DS_u_logic_L0uvx4,
      CLK => NlwBufferSignal_u_CORTEXM0DS_u_logic_Bmb3z4_CLK,
      I => NlwBufferSignal_u_CORTEXM0DS_u_logic_Bmb3z4_IN,
      O => u_CORTEXM0DS_u_logic_Bmb3z4_26583,
      RST => u_CORTEXM0DS_u_logic_hreset_n_inv,
      SET => GND
    );
  u_CORTEXM0DS_u_logic_Kfowx4_Rfowx4_AND_3355_o2 : X_LUT6
    generic map(
      LOC => "SLICE_X38Y91",
      INIT => X"050F0000050F0000"
    )
    port map (
      ADR1 => '1',
      ADR4 => u_CORTEXM0DS_u_logic_Kfowx4_Rfowx4_AND_3355_o1_29782,
      ADR2 => u_CORTEXM0DS_u_logic_A6tvx4,
      ADR0 => u_CORTEXM0DS_u_logic_Japwx4,
      ADR3 => u_CORTEXM0DS_u_logic_F2o2z4_26619,
      ADR5 => '1',
      O => u_CORTEXM0DS_u_logic_Kfowx4_Rfowx4_AND_3355_o2_29781
    );
  HWDATA_15_rt : X_LUT5
    generic map(
      LOC => "SLICE_X38Y91",
      INIT => X"CCCCCCCC"
    )
    port map (
      ADR1 => HWDATA(15),
      ADR0 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      O => HWDATA_15_rt_23928
    );
  u_CORTEXM0DS_u_logic_Usl2z4 : X_FF
    generic map(
      LOC => "SLICE_X38Y91",
      INIT => '0'
    )
    port map (
      CE => u_CORTEXM0DS_u_logic_L0uvx4,
      CLK => NlwBufferSignal_u_CORTEXM0DS_u_logic_Usl2z4_CLK,
      I => HWDATA_15_rt_23928,
      O => u_CORTEXM0DS_u_logic_Usl2z4_23929,
      RST => u_CORTEXM0DS_u_logic_hreset_n_inv,
      SET => GND
    );
  u_CORTEXM0DS_u_logic_Mmux_H3ivx4117 : X_LUT6
    generic map(
      LOC => "SLICE_X38Y92",
      INIT => X"FFFFFFCCFFFFFFEC"
    )
    port map (
      ADR5 => u_CORTEXM0DS_u_logic_Uyv2z4_27226,
      ADR0 => u_CORTEXM0DS_u_logic_Mmux_H3ivx411_27224,
      ADR2 => u_CORTEXM0DS_u_logic_C34wx4_26213,
      ADR1 => u_CORTEXM0DS_u_logic_Mmux_H3ivx4115_27234,
      ADR3 => u_CORTEXM0DS_u_logic_Mmux_H3ivx415_27235,
      ADR4 => u_CORTEXM0DS_u_logic_Mmux_H3ivx4113,
      O => u_CORTEXM0DS_u_logic_Mmux_H3ivx4116_27233
    );
  u_CORTEXM0DS_u_logic_Mmux_H3ivx4114 : X_LUT6
    generic map(
      LOC => "SLICE_X38Y92",
      INIT => X"FAFAFFFAFFFFFFFF"
    )
    port map (
      ADR1 => '1',
      ADR4 => u_CORTEXM0DS_u_logic_Ywi2z4_25901,
      ADR3 => u_CORTEXM0DS_u_logic_Owgvx4,
      ADR5 => N1518,
      ADR2 => u_CORTEXM0DS_u_logic_Mmux_H3ivx4111_27232,
      ADR0 => u_CORTEXM0DS_u_logic_Mmux_H3ivx4110_29783,
      O => u_CORTEXM0DS_u_logic_Mmux_H3ivx4113
    );
  u_CORTEXM0DS_u_logic_Mmux_H3ivx418_SW0 : X_LUT6
    generic map(
      LOC => "SLICE_X38Y92",
      INIT => X"5D5DFF5D0C0CFF0C"
    )
    port map (
      ADR0 => u_CORTEXM0DS_u_logic_T8f3z4_26858,
      ADR4 => u_CORTEXM0DS_u_logic_X0c3z4_27866,
      ADR2 => u_CORTEXM0DS_u_logic_Vac3z4_26736,
      ADR1 => u_CORTEXM0DS_u_logic_M2ivx4_26892,
      ADR3 => u_CORTEXM0DS_u_logic_W0ivx4,
      ADR5 => u_CORTEXM0DS_u_logic_P0ivx4,
      O => N1464
    );
  u_CORTEXM0DS_u_logic_Mmux_H3ivx4110 : X_LUT6
    generic map(
      LOC => "SLICE_X38Y92",
      INIT => X"FFFFFAFEFFFFFAFE"
    )
    port map (
      ADR5 => '1',
      ADR3 => u_CORTEXM0DS_u_logic_N7c3z4_27364,
      ADR1 => u_CORTEXM0DS_u_logic_K1ivx4,
      ADR0 => u_CORTEXM0DS_u_logic_Mmux_H3ivx419_28637,
      ADR2 => u_CORTEXM0DS_u_logic_Mmux_H3ivx417_27714,
      ADR4 => N1464,
      O => u_CORTEXM0DS_u_logic_Mmux_H3ivx4110_29783
    );
  u_CORTEXM0DS_u_logic_Z62wx44 : X_LUT6
    generic map(
      LOC => "SLICE_X38Y122",
      INIT => X"0300030F0300030F"
    )
    port map (
      ADR0 => '1',
      ADR5 => '1',
      ADR1 => u_CORTEXM0DS_u_logic_Euh3z4_27406,
      ADR4 => u_CORTEXM0DS_u_logic_Psh3z4_27559,
      ADR3 => u_CORTEXM0DS_u_logic_M1j2z4_26013,
      ADR2 => u_CORTEXM0DS_u_logic_H3d3z4_25834,
      O => u_CORTEXM0DS_u_logic_Z62wx44_29793
    );
  u_CORTEXM0DS_u_logic_Euh3z4 : X_FF
    generic map(
      LOC => "SLICE_X38Y122",
      INIT => '1'
    )
    port map (
      CE => u_CORTEXM0DS_u_logic_G02wx4_inv,
      CLK => NlwBufferSignal_u_CORTEXM0DS_u_logic_Euh3z4_CLK,
      I => NlwBufferSignal_u_CORTEXM0DS_u_logic_Euh3z4_IN,
      O => u_CORTEXM0DS_u_logic_Euh3z4_27406,
      SET => u_CORTEXM0DS_u_logic_hreset_n_inv,
      RST => GND
    );
  u_CORTEXM0DS_u_logic_Z62wx45 : X_LUT6
    generic map(
      LOC => "SLICE_X38Y122",
      INIT => X"FF4C334CFF7F337F"
    )
    port map (
      ADR1 => u_CORTEXM0DS_u_logic_Yaz2z4_25842,
      ADR3 => u_CORTEXM0DS_u_logic_Svk2z4_25841,
      ADR2 => u_CORTEXM0DS_u_logic_H3d3z4_25834,
      ADR0 => u_CORTEXM0DS_u_logic_Arh3z4_27294,
      ADR5 => u_CORTEXM0DS_u_logic_Na63z4_27058,
      ADR4 => u_CORTEXM0DS_u_logic_Z62wx44_29793,
      O => u_CORTEXM0DS_u_logic_Z62wx45_28948
    );
  u_CORTEXM0DS_u_logic_Jxs2z4 : X_FF
    generic map(
      LOC => "SLICE_X39Y94",
      INIT => '0'
    )
    port map (
      CE => u_CORTEXM0DS_u_logic_Qztvx4,
      CLK => NlwBufferSignal_u_CORTEXM0DS_u_logic_Jxs2z4_CLK,
      I => NlwBufferSignal_u_CORTEXM0DS_u_logic_Jxs2z4_IN,
      O => u_CORTEXM0DS_u_logic_Jxs2z4_26738,
      RST => u_CORTEXM0DS_u_logic_hreset_n_inv,
      SET => GND
    );
  u_CORTEXM0DS_u_logic_Ayzwx42 : X_LUT6
    generic map(
      LOC => "SLICE_X39Y94",
      INIT => X"A0A0A0A000000000"
    )
    port map (
      ADR4 => '1',
      ADR1 => '1',
      ADR3 => '1',
      ADR2 => u_CORTEXM0DS_u_logic_Jkc3z4_26658,
      ADR0 => u_CORTEXM0DS_u_logic_F4c3z4_26659,
      ADR5 => u_CORTEXM0DS_u_logic_Ayzwx41_26660,
      O => u_CORTEXM0DS_u_logic_Ayzwx4
    );
  u_CORTEXM0DS_u_logic_Ayzwx41 : X_LUT6
    generic map(
      LOC => "SLICE_X39Y92",
      INIT => X"B2F3FFFFFFFFFFFF"
    )
    port map (
      ADR2 => u_CORTEXM0DS_u_logic_H8l2z4_26656,
      ADR1 => u_CORTEXM0DS_u_logic_Z4l2z4_26657,
      ADR0 => u_CORTEXM0DS_u_logic_Q6l2z4_26935,
      ADR3 => u_CORTEXM0DS_u_logic_G8n2z4_26686,
      ADR4 => u_CORTEXM0DS_u_logic_Ylc3z4_27988,
      ADR5 => u_CORTEXM0DS_u_logic_X0c3z4_27866,
      O => u_CORTEXM0DS_u_logic_Ayzwx41_26660
    );
  u_CORTEXM0DS_u_logic_Mmux_Qzzwx411 : X_LUT6
    generic map(
      LOC => "SLICE_X39Y92",
      INIT => X"F3FFFFFFC0000000"
    )
    port map (
      ADR0 => '1',
      ADR5 => u_CORTEXM0DS_u_logic_Q6l2z4_26935,
      ADR2 => u_CORTEXM0DS_u_logic_G8n2z4_26686,
      ADR3 => u_CORTEXM0DS_u_logic_Jkc3z4_26658,
      ADR1 => u_CORTEXM0DS_u_logic_F4c3z4_26659,
      ADR4 => u_CORTEXM0DS_u_logic_Ayzwx41_26660,
      O => u_CORTEXM0DS_u_logic_Qzzwx4
    );
  u_CORTEXM0DS_u_logic_U5pwx42 : X_LUT6
    generic map(
      LOC => "SLICE_X39Y95",
      INIT => X"00EA00C000AA0000"
    )
    port map (
      ADR0 => u_CORTEXM0DS_u_logic_Ylc3z4_27988,
      ADR4 => u_CORTEXM0DS_u_logic_X0c3z4_27866,
      ADR5 => u_CORTEXM0DS_u_logic_Jkc3z4_26658,
      ADR2 => u_CORTEXM0DS_u_logic_F4c3z4_26659,
      ADR1 => u_CORTEXM0DS_u_logic_Ayzwx41_26660,
      ADR3 => u_CORTEXM0DS_u_logic_Jjuwx4,
      O => u_CORTEXM0DS_u_logic_U5pwx42_26908
    );
  u_CORTEXM0DS_u_logic_O6zwx4_Hiuwx4_AND_4562_o1_1 : X_LUT6
    generic map(
      LOC => "SLICE_X39Y95",
      INIT => X"00000000555575F7"
    )
    port map (
      ADR5 => N458,
      ADR0 => u_CORTEXM0DS_u_logic_C7zwx4_J7zwx4_AND_4564_o1_26391,
      ADR2 => u_CORTEXM0DS_u_logic_A6zwx4,
      ADR1 => u_CORTEXM0DS_u_logic_C7zwx4_J7zwx4_AND_4564_o3_27079,
      ADR4 => u_CORTEXM0DS_u_logic_C7zwx4_J7zwx4_AND_4564_o2_27080,
      ADR3 => u_CORTEXM0DS_u_logic_H6zwx4,
      O => u_CORTEXM0DS_u_logic_O6zwx4_Hiuwx4_AND_4562_o1_27077
    );
  u_CORTEXM0DS_u_logic_C7zwx4_J7zwx4_AND_4564_o3_SW0 : X_LUT6
    generic map(
      LOC => "SLICE_X39Y95",
      INIT => X"F000F303FC0CFF0F"
    )
    port map (
      ADR0 => '1',
      ADR3 => N463,
      ADR4 => u_CORTEXM0DS_u_logic_Kbzwx4,
      ADR1 => u_CORTEXM0DS_u_logic_U5pwx42_26908,
      ADR2 => u_CORTEXM0DS_u_logic_U5pwx41_26909,
      ADR5 => N462,
      O => N118
    );
  u_CORTEXM0DS_u_logic_C7zwx4_J7zwx4_AND_4564_o3 : X_LUT6
    generic map(
      LOC => "SLICE_X39Y95",
      INIT => X"01FBFFFF11BBFFFF"
    )
    port map (
      ADR2 => u_CORTEXM0DS_u_logic_Fczwx4,
      ADR1 => N929,
      ADR5 => u_CORTEXM0DS_u_logic_Odzwx4_Vdzwx4_AND_4574_o2_26540,
      ADR3 => N930,
      ADR4 => N118,
      ADR0 => u_CORTEXM0DS_u_logic_Odzwx4_Vdzwx4_AND_4574_o1_27073,
      O => u_CORTEXM0DS_u_logic_C7zwx4_J7zwx4_AND_4564_o3_27079
    );
  u_CORTEXM0DS_u_logic_Cjuwx44_SW2 : X_LUT6
    generic map(
      LOC => "SLICE_X39Y91",
      INIT => X"CCCCCCCC00000000"
    )
    port map (
      ADR0 => '1',
      ADR4 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR5 => u_CORTEXM0DS_u_logic_Mcc3z4_26735,
      ADR1 => u_CORTEXM0DS_u_logic_Vac3z4_26736,
      O => N851
    );
  u_CORTEXM0DS_u_logic_Cjuwx41 : X_LUT6
    generic map(
      LOC => "SLICE_X39Y91",
      INIT => X"00000000A0A0A0A0"
    )
    port map (
      ADR3 => '1',
      ADR1 => '1',
      ADR4 => '1',
      ADR5 => u_CORTEXM0DS_u_logic_Pcd3z4_26734,
      ADR0 => u_CORTEXM0DS_u_logic_Mcc3z4_26735,
      ADR2 => u_CORTEXM0DS_u_logic_Vac3z4_26736,
      O => u_CORTEXM0DS_u_logic_Cjuwx41_28720
    );
  u_CORTEXM0DS_u_logic_M2ivx4_SW1 : X_LUT6
    generic map(
      LOC => "SLICE_X39Y91",
      INIT => X"0AFA0AFAAAAAAAAA"
    )
    port map (
      ADR4 => '1',
      ADR1 => '1',
      ADR0 => u_CORTEXM0DS_u_logic_Vac3z4_26736,
      ADR2 => u_CORTEXM0DS_u_logic_Ts5wx4,
      ADR5 => u_CORTEXM0DS_u_logic_Y9t2z4_26894,
      ADR3 => u_CORTEXM0DS_u_logic_J6i2z4_26161,
      O => N1813
    );
  u_CORTEXM0DS_u_logic_Vac3z4 : X_FF
    generic map(
      LOC => "SLICE_X39Y91",
      INIT => '0'
    )
    port map (
      CE => VCC,
      CLK => NlwBufferSignal_u_CORTEXM0DS_u_logic_Vac3z4_CLK,
      I => u_CORTEXM0DS_u_logic_M2ivx4_26892,
      O => u_CORTEXM0DS_u_logic_Vac3z4_26736,
      RST => u_CORTEXM0DS_u_logic_hreset_n_inv,
      SET => GND
    );
  u_CORTEXM0DS_u_logic_M2ivx4 : X_LUT6
    generic map(
      LOC => "SLICE_X39Y91",
      INIT => X"5F5F5F13004C0000"
    )
    port map (
      ADR3 => u_CORTEXM0DS_u_logic_N142z4_U142z4_AND_5606_o,
      ADR2 => u_CORTEXM0DS_u_logic_Acb2z4_Hcb2z4_AND_6581_o,
      ADR0 => u_CORTEXM0DS_u_logic_Fsyvx4,
      ADR5 => u_CORTEXM0DS_u_logic_Vac3z4_26736,
      ADR1 => u_CORTEXM0DS_u_logic_K3l2z4_26158,
      ADR4 => N1813,
      O => u_CORTEXM0DS_u_logic_M2ivx4_26892
    );
  u_CORTEXM0DS_u_logic_Mmux_Z78wx4141 : X_LUT6
    generic map(
      LOC => "SLICE_X38Y121",
      INIT => X"5DFF0CFF5D5D0C0C"
    )
    port map (
      ADR3 => u_CORTEXM0DS_u_logic_Ecawx4_B19wx4_XOR_40_o,
      ADR0 => u_CORTEXM0DS_u_logic_Ns9wx4_B19wx4_XOR_34_o,
      ADR2 => u_CORTEXM0DS_u_logic_Ejawx4_B19wx4_XOR_45_o,
      ADR5 => u_CORTEXM0DS_u_logic_Qs0wx4,
      ADR1 => u_CORTEXM0DS_u_logic_Pg1wx4,
      ADR4 => u_CORTEXM0DS_u_logic_P82wx4,
      O => u_CORTEXM0DS_u_logic_Mmux_Z78wx4140
    );
  u_CORTEXM0DS_u_logic_P82wx45 : X_LUT6
    generic map(
      LOC => "SLICE_X38Y121",
      INIT => X"550F000F33333333"
    )
    port map (
      ADR1 => u_CORTEXM0DS_u_logic_J7q2z4_28692,
      ADR2 => u_CORTEXM0DS_u_logic_Y8q2z4_28508,
      ADR4 => u_CORTEXM0DS_u_logic_Ey9wx4,
      ADR5 => u_CORTEXM0DS_u_logic_Duc2z4,
      ADR0 => N1078,
      ADR3 => u_CORTEXM0DS_u_logic_Kuc2z4,
      O => u_CORTEXM0DS_u_logic_P82wx4
    );
  u_CORTEXM0DS_u_logic_P82wx41 : X_LUT6
    generic map(
      LOC => "SLICE_X38Y121",
      INIT => X"F3005100F3F35151"
    )
    port map (
      ADR5 => u_CORTEXM0DS_u_logic_E153z4_28892,
      ADR0 => u_CORTEXM0DS_u_logic_Vr33z4_27438,
      ADR1 => u_CORTEXM0DS_u_logic_Na63z4_27058,
      ADR4 => u_CORTEXM0DS_u_logic_Gsc2z4_Erc2z4_OR_1317_o,
      ADR3 => u_CORTEXM0DS_u_logic_Gsc2z4_Ptc2z4_OR_1318_o,
      ADR2 => u_CORTEXM0DS_u_logic_Gsc2z4_Lrc2z4_OR_1319_o,
      O => u_CORTEXM0DS_u_logic_P82wx41_29792
    );
  u_CORTEXM0DS_u_logic_Na63z4 : X_FF
    generic map(
      LOC => "SLICE_X38Y121",
      INIT => '1'
    )
    port map (
      CE => u_CORTEXM0DS_u_logic_Kdyvx4,
      CLK => NlwBufferSignal_u_CORTEXM0DS_u_logic_Na63z4_CLK,
      I => NlwBufferSignal_u_CORTEXM0DS_u_logic_Na63z4_IN,
      O => u_CORTEXM0DS_u_logic_Na63z4_27058,
      SET => u_CORTEXM0DS_u_logic_hreset_n_inv,
      RST => GND
    );
  u_CORTEXM0DS_u_logic_P82wx45_SW0_SW0 : X_LUT6
    generic map(
      LOC => "SLICE_X38Y121",
      INIT => X"FBF3FFFFBB33FFFF"
    )
    port map (
      ADR5 => u_CORTEXM0DS_u_logic_Euh3z4_27406,
      ADR0 => u_CORTEXM0DS_u_logic_Psh3z4_27559,
      ADR2 => u_CORTEXM0DS_u_logic_Ue9wx4,
      ADR3 => u_CORTEXM0DS_u_logic_Bf9wx4,
      ADR1 => u_CORTEXM0DS_u_logic_P82wx43_28891,
      ADR4 => u_CORTEXM0DS_u_logic_P82wx41_29792,
      O => N1078
    );
  u_CORTEXM0DS_u_logic_B2i3z4_u_CORTEXM0DS_u_logic_B2i3z4_BMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => HWDATA_3_pack_5,
      O => HWDATA(3)
    );
  u_CORTEXM0DS_u_logic_B2i3z4 : X_FF
    generic map(
      LOC => "SLICE_X39Y97",
      INIT => '1'
    )
    port map (
      CE => u_CORTEXM0DS_u_logic_C5ovx4,
      CLK => NlwBufferSignal_u_CORTEXM0DS_u_logic_B2i3z4_CLK,
      I => HWDATA(17),
      O => u_CORTEXM0DS_u_logic_B2i3z4_28578,
      SET => u_CORTEXM0DS_u_logic_hreset_n_inv,
      RST => GND
    );
  u_CORTEXM0DS_u_logic_Mmux_hwdata_o_17_11 : X_LUT6
    generic map(
      LOC => "SLICE_X39Y97",
      INIT => X"0F330F330F0F0F0F"
    )
    port map (
      ADR0 => '1',
      ADR4 => '1',
      ADR2 => u_CORTEXM0DS_u_logic_N142z4_U142z4_AND_5606_o,
      ADR3 => u_CORTEXM0DS_u_logic_Qr42z4_27355,
      ADR5 => u_CORTEXM0DS_u_logic_Y9t2z4_26894,
      ADR1 => u_CORTEXM0DS_u_logic_Yw0wx4,
      O => HWDATA(17)
    );
  u_CORTEXM0DS_u_logic_L8m2z4 : X_FF
    generic map(
      LOC => "SLICE_X39Y97",
      INIT => '1'
    )
    port map (
      CE => u_CORTEXM0DS_u_logic_C5ovx4,
      CLK => NlwBufferSignal_u_CORTEXM0DS_u_logic_L8m2z4_CLK,
      I => HWDATA(19),
      O => u_CORTEXM0DS_u_logic_L8m2z4_26558,
      SET => u_CORTEXM0DS_u_logic_hreset_n_inv,
      RST => GND
    );
  u_CORTEXM0DS_u_logic_Mmux_hwdata_o_19_11 : X_LUT6
    generic map(
      LOC => "SLICE_X39Y97",
      INIT => X"0F0F03CF0F0F03CF"
    )
    port map (
      ADR0 => '1',
      ADR2 => u_CORTEXM0DS_u_logic_R40wx4,
      ADR4 => u_CORTEXM0DS_u_logic_Qr42z4_27355,
      ADR1 => u_CORTEXM0DS_u_logic_Y9t2z4_26894,
      ADR3 => u_CORTEXM0DS_u_logic_Nn0wx4,
      ADR5 => '1',
      O => HWDATA(19)
    );
  u_CORTEXM0DS_u_logic_hwdata_o_3_1 : X_LUT5
    generic map(
      LOC => "SLICE_X39Y97",
      INIT => X"0C0C0C0C"
    )
    port map (
      ADR0 => '1',
      ADR2 => u_CORTEXM0DS_u_logic_R40wx4,
      ADR3 => '1',
      ADR1 => u_CORTEXM0DS_u_logic_Y9t2z4_26894,
      ADR4 => '1',
      O => HWDATA_3_pack_5
    );
  u_CORTEXM0DS_u_logic_Wia3z4 : X_FF
    generic map(
      LOC => "SLICE_X39Y97",
      INIT => '1'
    )
    port map (
      CE => u_CORTEXM0DS_u_logic_C5ovx4,
      CLK => NlwBufferSignal_u_CORTEXM0DS_u_logic_Wia3z4_CLK,
      I => NlwBufferSignal_u_CORTEXM0DS_u_logic_Wia3z4_IN,
      O => u_CORTEXM0DS_u_logic_Wia3z4_27952,
      SET => u_CORTEXM0DS_u_logic_hreset_n_inv,
      RST => GND
    );
  u_CORTEXM0DS_u_logic_hwdata_o_24_1 : X_LUT6
    generic map(
      LOC => "SLICE_X39Y97",
      INIT => X"503050005030F0F0"
    )
    port map (
      ADR2 => u_CORTEXM0DS_u_logic_Y9t2z4_26894,
      ADR5 => u_CORTEXM0DS_u_logic_Xr42z4_Es42z4_AND_5708_o,
      ADR4 => u_CORTEXM0DS_u_logic_Qr42z4_27355,
      ADR3 => u_CORTEXM0DS_u_logic_Oq42z4,
      ADR1 => u_CORTEXM0DS_u_logic_Zhyvx4,
      ADR0 => u_CORTEXM0DS_u_logic_P12wx4,
      O => HWDATA(24)
    );
  u_CORTEXM0DS_u_logic_Uls2z4 : X_FF
    generic map(
      LOC => "SLICE_X39Y89",
      INIT => '0'
    )
    port map (
      CE => u_CORTEXM0DS_u_logic_Vytvx4,
      CLK => NlwBufferSignal_u_CORTEXM0DS_u_logic_Uls2z4_CLK,
      I => NlwBufferSignal_u_CORTEXM0DS_u_logic_Uls2z4_IN,
      O => u_CORTEXM0DS_u_logic_Uls2z4_27340,
      RST => u_CORTEXM0DS_u_logic_hreset_n_inv,
      SET => GND
    );
  u_CORTEXM0DS_u_logic_Hqg3z4 : X_FF
    generic map(
      LOC => "SLICE_X38Y129",
      INIT => '1'
    )
    port map (
      CE => u_CORTEXM0DS_u_logic_Hfyvx4,
      CLK => NlwBufferSignal_u_CORTEXM0DS_u_logic_Hqg3z4_CLK,
      I => NlwBufferSignal_u_CORTEXM0DS_u_logic_Hqg3z4_IN,
      O => u_CORTEXM0DS_u_logic_Hqg3z4_27413,
      SET => u_CORTEXM0DS_u_logic_hreset_n_inv,
      RST => GND
    );
  u_CORTEXM0DS_u_logic_C7zwx4_J7zwx4_AND_4564_o2_SW2 : X_LUT6
    generic map(
      LOC => "SLICE_X39Y98",
      INIT => X"FFFFFFFFFFFFFDF5"
    )
    port map (
      ADR3 => u_CORTEXM0DS_u_logic_Wuq2z4_27736,
      ADR1 => u_CORTEXM0DS_u_logic_D4g3z4_25928,
      ADR5 => u_CORTEXM0DS_u_logic_T1i2z4_11_L0i2z4_11_AND_4596_o,
      ADR0 => u_CORTEXM0DS_u_logic_V6zwx4,
      ADR2 => u_CORTEXM0DS_u_logic_Zxvwx4,
      ADR4 => u_CORTEXM0DS_u_logic_Gyvwx4,
      O => N843
    );
  u_CORTEXM0DS_u_logic_D4g3z4 : X_FF
    generic map(
      LOC => "SLICE_X39Y100",
      INIT => '0'
    )
    port map (
      CE => VCC,
      CLK => NlwBufferSignal_u_CORTEXM0DS_u_logic_D4g3z4_CLK,
      I => u_CORTEXM0DS_u_logic_K3nvx4,
      O => u_CORTEXM0DS_u_logic_D4g3z4_25928,
      RST => u_CORTEXM0DS_u_logic_hreset_n_inv,
      SET => GND
    );
  u_CORTEXM0DS_u_logic_K3nvx41 : X_LUT6
    generic map(
      LOC => "SLICE_X39Y100",
      INIT => X"3FFFFFFF0000C000"
    )
    port map (
      ADR0 => '1',
      ADR1 => u_CORTEXM0DS_u_logic_M5tvx4,
      ADR3 => u_CORTEXM0DS_u_logic_K3l2z4_26158,
      ADR5 => u_CORTEXM0DS_u_logic_D4g3z4_25928,
      ADR2 => HWDATA(13),
      ADR4 => u_CORTEXM0DS_u_logic_J6i2z4_26161,
      O => u_CORTEXM0DS_u_logic_K3nvx4
    );
  u_CORTEXM0DS_u_logic_Zjg3z4 : X_FF
    generic map(
      LOC => "SLICE_X38Y128",
      INIT => '1'
    )
    port map (
      CE => u_CORTEXM0DS_u_logic_Ydyvx4_0,
      CLK => NlwBufferSignal_u_CORTEXM0DS_u_logic_Zjg3z4_CLK,
      I => NlwBufferSignal_u_CORTEXM0DS_u_logic_Zjg3z4_IN,
      O => u_CORTEXM0DS_u_logic_Zjg3z4_27594,
      SET => u_CORTEXM0DS_u_logic_hreset_n_inv,
      RST => GND
    );
  u_CORTEXM0DS_u_logic_Mzp2z4 : X_FF
    generic map(
      LOC => "SLICE_X39Y110",
      INIT => '1'
    )
    port map (
      CE => u_CORTEXM0DS_u_logic_Siqvx4,
      CLK => NlwBufferSignal_u_CORTEXM0DS_u_logic_Mzp2z4_CLK,
      I => NlwBufferSignal_u_CORTEXM0DS_u_logic_Mzp2z4_IN,
      O => u_CORTEXM0DS_u_logic_Mzp2z4_27575,
      SET => u_CORTEXM0DS_u_logic_hreset_n_inv,
      RST => GND
    );
  u_CORTEXM0DS_u_logic_Hmv2z4 : X_FF
    generic map(
      LOC => "SLICE_X39Y111",
      INIT => '1'
    )
    port map (
      CE => u_CORTEXM0DS_u_logic_Vfyvx4,
      CLK => NlwBufferSignal_u_CORTEXM0DS_u_logic_Hmv2z4_CLK,
      I => NlwBufferSignal_u_CORTEXM0DS_u_logic_Hmv2z4_IN,
      O => u_CORTEXM0DS_u_logic_Hmv2z4_27449,
      SET => u_CORTEXM0DS_u_logic_hreset_n_inv,
      RST => GND
    );
  u_CORTEXM0DS_u_logic_Sog3z4 : X_FF
    generic map(
      LOC => "SLICE_X38Y127",
      INIT => '1'
    )
    port map (
      CE => u_CORTEXM0DS_u_logic_Ofyvx4,
      CLK => NlwBufferSignal_u_CORTEXM0DS_u_logic_Sog3z4_CLK,
      I => NlwBufferSignal_u_CORTEXM0DS_u_logic_Sog3z4_IN,
      O => u_CORTEXM0DS_u_logic_Sog3z4_27490,
      SET => u_CORTEXM0DS_u_logic_hreset_n_inv,
      RST => GND
    );
  u_CORTEXM0DS_u_logic_Hk0wx416_SW1 : X_LUT6
    generic map(
      LOC => "SLICE_X38Y127",
      INIT => X"0022000000000000"
    )
    port map (
      ADR2 => '1',
      ADR4 => u_CORTEXM0DS_u_logic_Svk2z4_25841,
      ADR0 => u_CORTEXM0DS_u_logic_Yaz2z4_25842,
      ADR5 => u_CORTEXM0DS_u_logic_Sog3z4_27490,
      ADR1 => u_CORTEXM0DS_u_logic_H3d3z4_25834,
      ADR3 => u_CORTEXM0DS_u_logic_T1d3z4_25833,
      O => N1094
    );
  u_CORTEXM0DS_u_logic_U5pwx41_SW1 : X_LUT6
    generic map(
      LOC => "SLICE_X39Y93",
      INIT => X"BB00AF00FFBBFFAF"
    )
    port map (
      ADR2 => u_CORTEXM0DS_u_logic_Pcd3z4_26734,
      ADR1 => u_CORTEXM0DS_u_logic_J9d3z4_26711,
      ADR5 => u_CORTEXM0DS_u_logic_Tb0xx4,
      ADR3 => u_CORTEXM0DS_u_logic_N10xx4,
      ADR0 => u_CORTEXM0DS_u_logic_Jzzwx4,
      ADR4 => u_CORTEXM0DS_u_logic_K0wwx4,
      O => N665
    );
  u_CORTEXM0DS_u_logic_Z4l2z4 : X_FF
    generic map(
      LOC => "SLICE_X39Y93",
      INIT => '0'
    )
    port map (
      CE => u_CORTEXM0DS_u_logic_L0uvx4,
      CLK => NlwBufferSignal_u_CORTEXM0DS_u_logic_Z4l2z4_CLK,
      I => NlwBufferSignal_u_CORTEXM0DS_u_logic_Z4l2z4_IN,
      O => u_CORTEXM0DS_u_logic_Z4l2z4_26657,
      RST => u_CORTEXM0DS_u_logic_hreset_n_inv,
      SET => GND
    );
  u_CORTEXM0DS_u_logic_Mmux_A6zwx411_SW2 : X_LUT6
    generic map(
      LOC => "SLICE_X39Y93",
      INIT => X"A0002000F0FF3033"
    )
    port map (
      ADR4 => u_CORTEXM0DS_u_logic_Qrp2z4_26196,
      ADR1 => u_CORTEXM0DS_u_logic_Hzj2z4_26197,
      ADR0 => u_CORTEXM0DS_u_logic_Jjuwx42_26662,
      ADR3 => u_CORTEXM0DS_u_logic_Jjuwx41_26663,
      ADR2 => u_CORTEXM0DS_u_logic_N10xx4,
      ADR5 => u_CORTEXM0DS_u_logic_F40xx4,
      O => N1710
    );
  u_CORTEXM0DS_u_logic_Ulhvx4_SW0_SW0 : X_LUT6
    generic map(
      LOC => "SLICE_X39Y113",
      INIT => X"DFCFFFFF10003030"
    )
    port map (
      ADR2 => u_ahb_bridge_u_state_machine_HREADY_0,
      ADR1 => u_CORTEXM0DS_u_logic_D9c2z4_K9c2z4_AND_6705_o,
      ADR4 => u_CORTEXM0DS_u_logic_Keqvx4_Ync2z4_AND_6755_o,
      ADR0 => u_CORTEXM0DS_u_logic_Kvfwx4_W8c2z4_AND_6701_o,
      ADR3 => u_CORTEXM0DS_u_logic_Pri3z4_5_0,
      ADR5 => u_CORTEXM0DS_u_logic_R8x2z4_28325,
      O => N390
    );
  u_CORTEXM0DS_u_logic_Leuvx4_SW3_SW0 : X_LUT6
    generic map(
      LOC => "SLICE_X39Y113",
      INIT => X"FFFF8800FFFF0000"
    )
    port map (
      ADR2 => '1',
      ADR1 => u_CORTEXM0DS_u_logic_Roh2z4_3_0,
      ADR0 => u_CORTEXM0DS_u_logic_G6pvx4,
      ADR5 => u_CORTEXM0DS_u_logic_Kvfwx4_W8c2z4_AND_6701_o,
      ADR3 => u_CORTEXM0DS_u_logic_Keqvx4_Ync2z4_AND_6755_o,
      ADR4 => N390,
      O => N1194
    );
  u_CORTEXM0DS_u_logic_N7c3z4 : X_FF
    generic map(
      LOC => "SLICE_X39Y90",
      INIT => '0'
    )
    port map (
      CE => VCC,
      CLK => NlwBufferSignal_u_CORTEXM0DS_u_logic_N7c3z4_CLK,
      I => u_CORTEXM0DS_u_logic_K1ivx4,
      O => u_CORTEXM0DS_u_logic_N7c3z4_27364,
      RST => u_CORTEXM0DS_u_logic_hreset_n_inv,
      SET => GND
    );
  u_CORTEXM0DS_u_logic_K1ivx41 : X_LUT6
    generic map(
      LOC => "SLICE_X39Y90",
      INIT => X"3F153F3F3F000000"
    )
    port map (
      ADR4 => HWDATA(5),
      ADR0 => u_CORTEXM0DS_u_logic_Yz4wx4,
      ADR3 => u_CORTEXM0DS_u_logic_D9ovx4,
      ADR5 => u_CORTEXM0DS_u_logic_N7c3z4_27364,
      ADR1 => u_CORTEXM0DS_u_logic_Fsyvx4,
      ADR2 => u_CORTEXM0DS_u_logic_Iuuvx4,
      O => u_CORTEXM0DS_u_logic_K1ivx4
    );
  u_CORTEXM0DS_u_logic_Naq2z4 : X_FF
    generic map(
      LOC => "SLICE_X39Y119",
      INIT => '1'
    )
    port map (
      CE => u_CORTEXM0DS_u_logic_Siqvx4,
      CLK => NlwBufferSignal_u_CORTEXM0DS_u_logic_Naq2z4_CLK,
      I => NlwBufferSignal_u_CORTEXM0DS_u_logic_Naq2z4_IN,
      O => u_CORTEXM0DS_u_logic_Naq2z4_27422,
      SET => u_CORTEXM0DS_u_logic_hreset_n_inv,
      RST => GND
    );
  u_CORTEXM0DS_u_logic_haddr_o_14_1 : X_LUT6
    generic map(
      LOC => "SLICE_X39Y119",
      INIT => X"ECA0ECA0FFFFECA0"
    )
    port map (
      ADR2 => u_CORTEXM0DS_u_logic_K1wvx4,
      ADR0 => u_CORTEXM0DS_u_logic_Pri3z4_15_0,
      ADR4 => u_CORTEXM0DS_u_logic_Gzvvx4,
      ADR5 => u_CORTEXM0DS_u_logic_C61wx4,
      ADR1 => u_CORTEXM0DS_u_logic_Mrsvx4,
      ADR3 => u_CORTEXM0DS_u_logic_n16534_12_0,
      O => HADDR(14)
    );
  u_CORTEXM0DS_u_logic_Gyvwx4_10_SW0 : X_LUT6
    generic map(
      LOC => "SLICE_X40Y92",
      INIT => X"CC00CC00CC00CC00"
    )
    port map (
      ADR0 => '1',
      ADR5 => '1',
      ADR2 => '1',
      ADR4 => '1',
      ADR3 => u_CORTEXM0DS_u_logic_Nnc3z4_27152,
      ADR1 => u_CORTEXM0DS_u_logic_Ipn2z4_27823,
      O => N264
    );
  u_CORTEXM0DS_u_logic_Ipn2z4 : X_FF
    generic map(
      LOC => "SLICE_X40Y92",
      INIT => '0'
    )
    port map (
      CE => VCC,
      CLK => NlwBufferSignal_u_CORTEXM0DS_u_logic_Ipn2z4_CLK,
      I => u_CORTEXM0DS_u_logic_B0ivx4,
      O => u_CORTEXM0DS_u_logic_Ipn2z4_27823,
      RST => u_CORTEXM0DS_u_logic_hreset_n_inv,
      SET => GND
    );
  u_CORTEXM0DS_u_logic_B0ivx41 : X_LUT6
    generic map(
      LOC => "SLICE_X40Y92",
      INIT => X"00DF00C0DFDFC0C0"
    )
    port map (
      ADR5 => u_CORTEXM0DS_u_logic_Wva2z4,
      ADR0 => u_CORTEXM0DS_u_logic_Yz4wx4,
      ADR1 => u_CORTEXM0DS_u_logic_D9ovx4,
      ADR4 => u_CORTEXM0DS_u_logic_Ipn2z4_27823,
      ADR3 => u_CORTEXM0DS_u_logic_Fsyvx4,
      ADR2 => HWDATA(10),
      O => u_CORTEXM0DS_u_logic_B0ivx4
    );
  u_CORTEXM0DS_u_logic_Nnc3z4 : X_FF
    generic map(
      LOC => "SLICE_X40Y92",
      INIT => '0'
    )
    port map (
      CE => VCC,
      CLK => NlwBufferSignal_u_CORTEXM0DS_u_logic_Nnc3z4_CLK,
      I => u_CORTEXM0DS_u_logic_P2nvx4,
      O => u_CORTEXM0DS_u_logic_Nnc3z4_27152,
      RST => u_CORTEXM0DS_u_logic_hreset_n_inv,
      SET => GND
    );
  u_CORTEXM0DS_u_logic_P2nvx41 : X_LUT6
    generic map(
      LOC => "SLICE_X40Y92",
      INIT => X"D8FF0027FFFF0000"
    )
    port map (
      ADR2 => u_CORTEXM0DS_u_logic_S132z4_Z132z4_AND_5467_o,
      ADR0 => u_CORTEXM0DS_u_logic_Wq5wx4,
      ADR1 => u_CORTEXM0DS_u_logic_Wa32z4_Db32z4_AND_5502_o,
      ADR4 => u_CORTEXM0DS_u_logic_Nnc3z4_27152,
      ADR5 => u_CORTEXM0DS_u_logic_Zyovx4,
      ADR3 => u_CORTEXM0DS_u_logic_J6i2z4_26161,
      O => u_CORTEXM0DS_u_logic_P2nvx4
    );
  u_CORTEXM0DS_u_logic_Zyovx41 : X_LUT6
    generic map(
      LOC => "SLICE_X40Y92",
      INIT => X"00000000000000A0"
    )
    port map (
      ADR1 => '1',
      ADR2 => u_CORTEXM0DS_u_logic_Lz93z4_26157,
      ADR3 => u_CORTEXM0DS_u_logic_Mjl2z4_26160,
      ADR0 => u_CORTEXM0DS_u_logic_K3l2z4_26158,
      ADR5 => u_CORTEXM0DS_u_logic_Ffs2z4_26159,
      ADR4 => u_CORTEXM0DS_u_logic_Kop2z4_26162,
      O => u_CORTEXM0DS_u_logic_Zyovx4
    );
  u_CORTEXM0DS_u_logic_Nag3z4 : X_FF
    generic map(
      LOC => "SLICE_X39Y129",
      INIT => '1'
    )
    port map (
      CE => u_CORTEXM0DS_u_logic_Xppvx4_0,
      CLK => NlwBufferSignal_u_CORTEXM0DS_u_logic_Nag3z4_CLK,
      I => NlwBufferSignal_u_CORTEXM0DS_u_logic_Nag3z4_IN,
      O => u_CORTEXM0DS_u_logic_Nag3z4_27380,
      SET => u_CORTEXM0DS_u_logic_hreset_n_inv,
      RST => GND
    );
  u_CORTEXM0DS_u_logic_Arh3z4 : X_FF
    generic map(
      LOC => "SLICE_X39Y122",
      INIT => '1'
    )
    port map (
      CE => u_CORTEXM0DS_u_logic_Meyvx4_0,
      CLK => NlwBufferSignal_u_CORTEXM0DS_u_logic_Arh3z4_CLK,
      I => NlwBufferSignal_u_CORTEXM0DS_u_logic_Arh3z4_IN,
      O => u_CORTEXM0DS_u_logic_Arh3z4_27294,
      SET => u_CORTEXM0DS_u_logic_hreset_n_inv,
      RST => GND
    );
  u_CORTEXM0DS_u_logic_haddr_o_27_1 : X_LUT6
    generic map(
      LOC => "SLICE_X39Y122",
      INIT => X"ECECA0A0FFECFFA0"
    )
    port map (
      ADR2 => u_CORTEXM0DS_u_logic_n16534_25_0,
      ADR0 => u_CORTEXM0DS_u_logic_Mrsvx4,
      ADR3 => u_CORTEXM0DS_u_logic_Gzvvx4,
      ADR5 => u_CORTEXM0DS_u_logic_Dl72z4_Kl72z4_AND_6093_o,
      ADR1 => u_CORTEXM0DS_u_logic_K1wvx4,
      ADR4 => u_CORTEXM0DS_u_logic_Pri3z4_28_0,
      O => HADDR(27)
    );
  u_CORTEXM0DS_u_logic_W5s2z4 : X_FF
    generic map(
      LOC => "SLICE_X39Y114",
      INIT => '1'
    )
    port map (
      CE => u_CORTEXM0DS_u_logic_Afyvx4,
      CLK => NlwBufferSignal_u_CORTEXM0DS_u_logic_W5s2z4_CLK,
      I => NlwBufferSignal_u_CORTEXM0DS_u_logic_W5s2z4_IN,
      O => u_CORTEXM0DS_u_logic_W5s2z4_27117,
      SET => u_CORTEXM0DS_u_logic_hreset_n_inv,
      RST => GND
    );
  u_CORTEXM0DS_u_logic_Ay53z4 : X_FF
    generic map(
      LOC => "SLICE_X39Y117",
      INIT => '1'
    )
    port map (
      CE => u_CORTEXM0DS_u_logic_Kdyvx4,
      CLK => NlwBufferSignal_u_CORTEXM0DS_u_logic_Ay53z4_CLK,
      I => NlwBufferSignal_u_CORTEXM0DS_u_logic_Ay53z4_IN,
      O => u_CORTEXM0DS_u_logic_Ay53z4_27043,
      SET => u_CORTEXM0DS_u_logic_hreset_n_inv,
      RST => GND
    );
  u_CORTEXM0DS_u_logic_Ft83z4 : X_FF
    generic map(
      LOC => "SLICE_X39Y121",
      INIT => '1'
    )
    port map (
      CE => u_CORTEXM0DS_u_logic_Wcyvx4,
      CLK => NlwBufferSignal_u_CORTEXM0DS_u_logic_Ft83z4_CLK,
      I => NlwBufferSignal_u_CORTEXM0DS_u_logic_Ft83z4_IN,
      O => u_CORTEXM0DS_u_logic_Ft83z4_27112,
      SET => u_CORTEXM0DS_u_logic_hreset_n_inv,
      RST => GND
    );
  u_CORTEXM0DS_u_logic_Z62wx48_SW0 : X_LUT6
    generic map(
      LOC => "SLICE_X39Y121",
      INIT => X"FFFFCEFFFFFFDFFF"
    )
    port map (
      ADR2 => u_CORTEXM0DS_u_logic_Vr33z4_27438,
      ADR1 => u_CORTEXM0DS_u_logic_Svk2z4_25841,
      ADR4 => u_CORTEXM0DS_u_logic_Yaz2z4_25842,
      ADR5 => u_CORTEXM0DS_u_logic_Ft83z4_27112,
      ADR3 => u_CORTEXM0DS_u_logic_H3d3z4_25834,
      ADR0 => u_CORTEXM0DS_u_logic_T1d3z4_25833,
      O => N1199
    );
  u_CORTEXM0DS_u_logic_Lkhvx4_SW0_SW0 : X_LUT6
    generic map(
      LOC => "SLICE_X39Y116",
      INIT => X"CCCC5FCCCCCC55CC"
    )
    port map (
      ADR3 => u_ahb_bridge_u_state_machine_HREADY_0,
      ADR4 => u_CORTEXM0DS_u_logic_D9c2z4_K9c2z4_AND_6705_o,
      ADR0 => u_CORTEXM0DS_u_logic_Keqvx4_Ync2z4_AND_6755_o,
      ADR2 => u_CORTEXM0DS_u_logic_Kvfwx4_W8c2z4_AND_6701_o,
      ADR5 => u_CORTEXM0DS_u_logic_Pri3z4_11_0,
      ADR1 => u_CORTEXM0DS_u_logic_Ufx2z4_28332,
      O => N369
    );
  u_CORTEXM0DS_u_logic_Lkhvx4_SW0_SW1 : X_LUT6
    generic map(
      LOC => "SLICE_X39Y116",
      INIT => X"FF003F0CFF003300"
    )
    port map (
      ADR0 => '1',
      ADR3 => u_CORTEXM0DS_u_logic_Ufx2z4_28332,
      ADR1 => u_ahb_bridge_u_state_machine_HREADY_0,
      ADR4 => u_CORTEXM0DS_u_logic_D9c2z4_K9c2z4_AND_6705_o,
      ADR5 => u_CORTEXM0DS_u_logic_Pri3z4_11_0,
      ADR2 => u_CORTEXM0DS_u_logic_Kvfwx4_W8c2z4_AND_6701_o,
      O => N370
    );
  u_CORTEXM0DS_u_logic_Wn1wx44_SW1 : X_LUT6
    generic map(
      LOC => "SLICE_X39Y116",
      INIT => X"EF40EE44EF40EE44"
    )
    port map (
      ADR5 => '1',
      ADR2 => u_CORTEXM0DS_u_logic_Imnwx4_26045,
      ADR3 => N370,
      ADR1 => N369,
      ADR4 => u_CORTEXM0DS_u_logic_Wn1wx43_28155,
      ADR0 => u_CORTEXM0DS_u_logic_Wn1wx42_26761,
      O => N524
    );
  u_CORTEXM0DS_u_logic_Ufx2z4 : X_FF
    generic map(
      LOC => "SLICE_X39Y116",
      INIT => '1'
    )
    port map (
      CE => VCC,
      CLK => NlwBufferSignal_u_CORTEXM0DS_u_logic_Ufx2z4_CLK,
      I => u_CORTEXM0DS_u_logic_Lkhvx4_24534,
      O => u_CORTEXM0DS_u_logic_Ufx2z4_28332,
      SET => u_CORTEXM0DS_u_logic_hreset_n_inv,
      RST => GND
    );
  u_CORTEXM0DS_u_logic_Lkhvx4 : X_LUT6
    generic map(
      LOC => "SLICE_X39Y116",
      INIT => X"FFFFF4FFFFFFF444"
    )
    port map (
      ADR1 => u_CORTEXM0DS_u_logic_Roh2z4_9_0,
      ADR0 => u_CORTEXM0DS_u_logic_S5pvx4_Qaiwx4_OR_957_o,
      ADR2 => N369,
      ADR4 => u_CORTEXM0DS_u_logic_G6pvx4_Alywx4_AND_4511_o,
      ADR5 => N524,
      ADR3 => u_CORTEXM0DS_u_logic_B8nwx4_Havwx4_AND_4151_o_26267,
      O => u_CORTEXM0DS_u_logic_Lkhvx4_24534
    );
  u_CORTEXM0DS_u_logic_Wj73z4 : X_FF
    generic map(
      LOC => "SLICE_X39Y118",
      INIT => '1'
    )
    port map (
      CE => u_CORTEXM0DS_u_logic_Ddyvx4_0,
      CLK => NlwBufferSignal_u_CORTEXM0DS_u_logic_Wj73z4_CLK,
      I => NlwBufferSignal_u_CORTEXM0DS_u_logic_Wj73z4_IN,
      O => u_CORTEXM0DS_u_logic_Wj73z4_27408,
      SET => u_CORTEXM0DS_u_logic_hreset_n_inv,
      RST => GND
    );
  u_CORTEXM0DS_u_logic_haddr_o_17_1 : X_LUT6
    generic map(
      LOC => "SLICE_X39Y118",
      INIT => X"ECFFA0FFECECA0A0"
    )
    port map (
      ADR0 => u_CORTEXM0DS_u_logic_n16534_15_0,
      ADR2 => u_CORTEXM0DS_u_logic_Mrsvx4,
      ADR5 => u_CORTEXM0DS_u_logic_Gzvvx4,
      ADR3 => u_CORTEXM0DS_u_logic_Hy0wx4,
      ADR1 => u_CORTEXM0DS_u_logic_K1wvx4,
      ADR4 => u_CORTEXM0DS_u_logic_Pri3z4_18_0,
      O => HADDR(17)
    );
  u_CORTEXM0DS_u_logic_Jjuwx41 : X_LUT6
    generic map(
      LOC => "SLICE_X40Y91",
      INIT => X"FCF0FCF0CC00CC00"
    )
    port map (
      ADR0 => '1',
      ADR4 => '1',
      ADR2 => u_CORTEXM0DS_u_logic_Uic3z4_27363,
      ADR5 => u_CORTEXM0DS_u_logic_N7c3z4_27364,
      ADR1 => u_CORTEXM0DS_u_logic_Fhc3z4_27365,
      ADR3 => u_CORTEXM0DS_u_logic_Ipb3z4_27366,
      O => u_CORTEXM0DS_u_logic_Jjuwx41_26663
    );
  u_CORTEXM0DS_u_logic_Mmux_N10xx411 : X_LUT6
    generic map(
      LOC => "SLICE_X40Y91",
      INIT => X"FF33FFFF4C000000"
    )
    port map (
      ADR5 => u_CORTEXM0DS_u_logic_Usl2z4_0,
      ADR2 => u_CORTEXM0DS_u_logic_Uic3z4_27363,
      ADR3 => u_CORTEXM0DS_u_logic_Bmb3z4_26583,
      ADR0 => u_CORTEXM0DS_u_logic_N7c3z4_27364,
      ADR4 => u_CORTEXM0DS_u_logic_Fhc3z4_27365,
      ADR1 => u_CORTEXM0DS_u_logic_Ipb3z4_27366,
      O => u_CORTEXM0DS_u_logic_N10xx4
    );
  u_CORTEXM0DS_u_logic_Ipb3z4 : X_FF
    generic map(
      LOC => "SLICE_X40Y91",
      INIT => '0'
    )
    port map (
      CE => VCC,
      CLK => NlwBufferSignal_u_CORTEXM0DS_u_logic_Ipb3z4_CLK,
      I => u_CORTEXM0DS_u_logic_R1ivx4,
      O => u_CORTEXM0DS_u_logic_Ipb3z4_27366,
      RST => u_CORTEXM0DS_u_logic_hreset_n_inv,
      SET => GND
    );
  u_CORTEXM0DS_u_logic_R1ivx41 : X_LUT6
    generic map(
      LOC => "SLICE_X40Y91",
      INIT => X"2A3F2A2A3F3F0000"
    )
    port map (
      ADR5 => HWDATA_4_0,
      ADR3 => u_CORTEXM0DS_u_logic_Yz4wx4,
      ADR0 => u_CORTEXM0DS_u_logic_D9ovx4,
      ADR4 => u_CORTEXM0DS_u_logic_Ipb3z4_27366,
      ADR2 => u_CORTEXM0DS_u_logic_Fsyvx4,
      ADR1 => u_CORTEXM0DS_u_logic_Oxuvx4,
      O => u_CORTEXM0DS_u_logic_R1ivx4
    );
  u_CORTEXM0DS_u_logic_Fhc3z4 : X_FF
    generic map(
      LOC => "SLICE_X40Y91",
      INIT => '0'
    )
    port map (
      CE => VCC,
      CLK => NlwBufferSignal_u_CORTEXM0DS_u_logic_Fhc3z4_CLK,
      I => u_CORTEXM0DS_u_logic_Z0nvx4,
      O => u_CORTEXM0DS_u_logic_Fhc3z4_27365,
      RST => u_CORTEXM0DS_u_logic_hreset_n_inv,
      SET => GND
    );
  u_CORTEXM0DS_u_logic_Z0nvx41 : X_LUT6
    generic map(
      LOC => "SLICE_X40Y91",
      INIT => X"BF00FF00FF40FF00"
    )
    port map (
      ADR1 => u_CORTEXM0DS_u_logic_Y9t2z4_26894,
      ADR2 => u_CORTEXM0DS_u_logic_K3l2z4_26158,
      ADR4 => u_CORTEXM0DS_u_logic_M5tvx4,
      ADR3 => u_CORTEXM0DS_u_logic_Fhc3z4_27365,
      ADR0 => u_CORTEXM0DS_u_logic_K55xx4_R55xx4_AND_5295_o,
      ADR5 => u_CORTEXM0DS_u_logic_J6i2z4_26161,
      O => u_CORTEXM0DS_u_logic_Z0nvx4
    );
  u_CORTEXM0DS_u_logic_Rbo2z4 : X_FF
    generic map(
      LOC => "SLICE_X39Y115",
      INIT => '1'
    )
    port map (
      CE => u_CORTEXM0DS_u_logic_G02wx4_inv,
      CLK => NlwBufferSignal_u_CORTEXM0DS_u_logic_Rbo2z4_CLK,
      I => NlwBufferSignal_u_CORTEXM0DS_u_logic_Rbo2z4_IN,
      O => u_CORTEXM0DS_u_logic_Rbo2z4_27478,
      SET => u_CORTEXM0DS_u_logic_hreset_n_inv,
      RST => GND
    );
  u_CORTEXM0DS_u_logic_haddr_o_9_1 : X_LUT6
    generic map(
      LOC => "SLICE_X39Y115",
      INIT => X"FFF4F4F4FF444444"
    )
    port map (
      ADR3 => u_CORTEXM0DS_u_logic_Mrsvx4,
      ADR4 => u_CORTEXM0DS_u_logic_n16534_7_0,
      ADR1 => u_CORTEXM0DS_u_logic_Gzvvx4,
      ADR0 => u_CORTEXM0DS_u_logic_Mtbwx4_Ttbwx4_AND_2138_o,
      ADR2 => u_CORTEXM0DS_u_logic_K1wvx4,
      ADR5 => u_CORTEXM0DS_u_logic_Pri3z4_10_0,
      O => HADDR(9)
    );
  u_CORTEXM0DS_u_logic_haddr_o_5_1 : X_LUT6
    generic map(
      LOC => "SLICE_X39Y115",
      INIT => X"FCF0FEFACC00EEAA"
    )
    port map (
      ADR1 => u_CORTEXM0DS_u_logic_n16534_3_0,
      ADR3 => u_CORTEXM0DS_u_logic_Mrsvx4,
      ADR0 => u_CORTEXM0DS_u_logic_Gzvvx4,
      ADR4 => u_CORTEXM0DS_u_logic_Ov62z4_Vv62z4_AND_5989_o,
      ADR2 => u_CORTEXM0DS_u_logic_K1wvx4,
      ADR5 => u_CORTEXM0DS_u_logic_Pri3z4_6_0,
      O => HADDR(5)
    );
  u_CORTEXM0DS_u_logic_Z62wx46 : X_LUT6
    generic map(
      LOC => "SLICE_X39Y120",
      INIT => X"FFFFFFFF3FFF77FF"
    )
    port map (
      ADR2 => u_CORTEXM0DS_u_logic_Mi23z4_27111,
      ADR0 => u_CORTEXM0DS_u_logic_E153z4_28892,
      ADR1 => u_CORTEXM0DS_u_logic_Svk2z4_25841,
      ADR5 => u_CORTEXM0DS_u_logic_Yaz2z4_25842,
      ADR4 => u_CORTEXM0DS_u_logic_H3d3z4_25834,
      ADR3 => u_CORTEXM0DS_u_logic_T1d3z4_25833,
      O => u_CORTEXM0DS_u_logic_Z62wx46_29798
    );
  u_CORTEXM0DS_u_logic_Z62wx47 : X_LUT6
    generic map(
      LOC => "SLICE_X39Y120",
      INIT => X"F0503010FF553311"
    )
    port map (
      ADR1 => u_CORTEXM0DS_u_logic_Wnu2z4_27624,
      ADR5 => u_CORTEXM0DS_u_logic_Rdq2z4_27495,
      ADR0 => u_CORTEXM0DS_u_logic_Lph3z4_27476,
      ADR4 => u_CORTEXM0DS_u_logic_Vp52z4_Zk52z4_OR_1170_o,
      ADR3 => u_CORTEXM0DS_u_logic_Bm52z4_Cc52z4_OR_1164_o,
      ADR2 => u_CORTEXM0DS_u_logic_Vp52z4_Gl52z4_OR_1177_o,
      O => u_CORTEXM0DS_u_logic_Z62wx47_29799
    );
  u_CORTEXM0DS_u_logic_Mxor_Ns9wx4_B19wx4_XOR_34_o_xo_0_1 : X_LUT6
    generic map(
      LOC => "SLICE_X39Y120",
      INIT => X"CCC3CCC9CC33CC99"
    )
    port map (
      ADR2 => u_CORTEXM0DS_u_logic_Cyq2z4_26532,
      ADR3 => u_CORTEXM0DS_u_logic_Bx9vx4_H1cwx4_AND_2232_o,
      ADR5 => u_CORTEXM0DS_u_logic_Y29wx4,
      ADR1 => u_CORTEXM0DS_u_logic_Wzawx43_26822,
      ADR0 => u_CORTEXM0DS_u_logic_W19wx4,
      ADR4 => u_CORTEXM0DS_u_logic_Z62wx4,
      O => u_CORTEXM0DS_u_logic_Ns9wx4_B19wx4_XOR_34_o
    );
  u_CORTEXM0DS_u_logic_Lph3z4 : X_FF
    generic map(
      LOC => "SLICE_X39Y120",
      INIT => '1'
    )
    port map (
      CE => u_CORTEXM0DS_u_logic_Teyvx4,
      CLK => NlwBufferSignal_u_CORTEXM0DS_u_logic_Lph3z4_CLK,
      I => NlwBufferSignal_u_CORTEXM0DS_u_logic_Lph3z4_IN,
      O => u_CORTEXM0DS_u_logic_Lph3z4_27476,
      SET => u_CORTEXM0DS_u_logic_hreset_n_inv,
      RST => GND
    );
  u_CORTEXM0DS_u_logic_Z62wx49 : X_LUT6
    generic map(
      LOC => "SLICE_X39Y120",
      INIT => X"C8000000C0000000"
    )
    port map (
      ADR0 => u_CORTEXM0DS_u_logic_T1d3z4_25833,
      ADR4 => u_CORTEXM0DS_u_logic_Z62wx46_29798,
      ADR3 => N1199,
      ADR5 => u_CORTEXM0DS_u_logic_Z62wx45_28948,
      ADR2 => u_CORTEXM0DS_u_logic_Z62wx43_0,
      ADR1 => u_CORTEXM0DS_u_logic_Z62wx47_29799,
      O => u_CORTEXM0DS_u_logic_Z62wx4
    );
  u_CORTEXM0DS_u_logic_Uic3z4 : X_FF
    generic map(
      LOC => "SLICE_X40Y90",
      INIT => '0'
    )
    port map (
      CE => VCC,
      CLK => NlwBufferSignal_u_CORTEXM0DS_u_logic_Uic3z4_CLK,
      I => u_CORTEXM0DS_u_logic_G1nvx4,
      O => u_CORTEXM0DS_u_logic_Uic3z4_27363,
      RST => u_CORTEXM0DS_u_logic_hreset_n_inv,
      SET => GND
    );
  u_CORTEXM0DS_u_logic_G1nvx41 : X_LUT6
    generic map(
      LOC => "SLICE_X40Y90",
      INIT => X"BFFFFFFF00004000"
    )
    port map (
      ADR3 => u_CORTEXM0DS_u_logic_Y9t2z4_26894,
      ADR2 => u_CORTEXM0DS_u_logic_K3l2z4_26158,
      ADR1 => u_CORTEXM0DS_u_logic_M5tvx4,
      ADR5 => u_CORTEXM0DS_u_logic_Uic3z4_27363,
      ADR0 => u_CORTEXM0DS_u_logic_Hf4xx4_Of4xx4_AND_5191_o,
      ADR4 => u_CORTEXM0DS_u_logic_J6i2z4_26161,
      O => u_CORTEXM0DS_u_logic_G1nvx4
    );
  u_CORTEXM0DS_u_logic_Ccg3z4 : X_FF
    generic map(
      LOC => "SLICE_X39Y128",
      INIT => '1'
    )
    port map (
      CE => u_CORTEXM0DS_u_logic_Siqvx4,
      CLK => NlwBufferSignal_u_CORTEXM0DS_u_logic_Ccg3z4_CLK,
      I => NlwBufferSignal_u_CORTEXM0DS_u_logic_Ccg3z4_IN,
      O => u_CORTEXM0DS_u_logic_Ccg3z4_27129,
      SET => u_CORTEXM0DS_u_logic_hreset_n_inv,
      RST => GND
    );
  u_CORTEXM0DS_u_logic_J9d3z4 : X_FF
    generic map(
      LOC => "SLICE_X40Y89",
      INIT => '0'
    )
    port map (
      CE => u_CORTEXM0DS_u_logic_Z0uvx4,
      CLK => NlwBufferSignal_u_CORTEXM0DS_u_logic_J9d3z4_CLK,
      I => NlwBufferSignal_u_CORTEXM0DS_u_logic_J9d3z4_IN,
      O => u_CORTEXM0DS_u_logic_J9d3z4_26711,
      RST => u_CORTEXM0DS_u_logic_hreset_n_inv,
      SET => GND
    );
  u_CORTEXM0DS_u_logic_R3hvx4_N2zwx4_AND_4553_o_SW5_SW0_SW1 : X_LUT6
    generic map(
      LOC => "SLICE_X40Y95",
      INIT => X"F0F0335500000000"
    )
    port map (
      ADR2 => N466,
      ADR0 => u_CORTEXM0DS_u_logic_Hdzwx4,
      ADR3 => u_CORTEXM0DS_u_logic_U5pwx42_26908,
      ADR4 => u_CORTEXM0DS_u_logic_U5pwx41_26909,
      ADR1 => N465,
      ADR5 => u_CORTEXM0DS_u_logic_C7zwx4_J7zwx4_AND_4564_o1_26391,
      O => N1027
    );
  u_CORTEXM0DS_u_logic_R3hvx4_N2zwx4_AND_4553_o_SW5_SW0_SW2 : X_LUT6
    generic map(
      LOC => "SLICE_X40Y95",
      INIT => X"55DD00CC55DD00CC"
    )
    port map (
      ADR2 => '1',
      ADR5 => '1',
      ADR0 => u_CORTEXM0DS_u_logic_Qrp2z4_26196,
      ADR4 => u_CORTEXM0DS_u_logic_Hzj2z4_26197,
      ADR1 => u_CORTEXM0DS_u_logic_C7zwx4_J7zwx4_AND_4564_o1_26391,
      ADR3 => u_CORTEXM0DS_u_logic_A6zwx4,
      O => N1028
    );
  u_CORTEXM0DS_u_logic_R3hvx4_N2zwx4_AND_4553_o_SW5 : X_LUT6
    generic map(
      LOC => "SLICE_X40Y95",
      INIT => X"0FBB0F000F880F00"
    )
    port map (
      ADR0 => N1027,
      ADR2 => N1028,
      ADR5 => N1026,
      ADR1 => u_CORTEXM0DS_u_logic_Odzwx4_Vdzwx4_AND_4574_o,
      ADR4 => u_CORTEXM0DS_u_logic_C7zwx4_J7zwx4_AND_4564_o2_27080,
      ADR3 => u_CORTEXM0DS_u_logic_H6zwx4,
      O => N704
    );
  u_CORTEXM0DS_u_logic_R3hvx4_N2zwx4_AND_4553_o_SW5_SW0_SW0 : X_LUT6
    generic map(
      LOC => "SLICE_X40Y95",
      INIT => X"FEFF000000000000"
    )
    port map (
      ADR0 => u_CORTEXM0DS_u_logic_Qrp2z4_26196,
      ADR3 => u_CORTEXM0DS_u_logic_Hzj2z4_26197,
      ADR2 => N641,
      ADR1 => u_CORTEXM0DS_u_logic_Pazwx41_26390,
      ADR5 => u_CORTEXM0DS_u_logic_C7zwx4_J7zwx4_AND_4564_o1_26391,
      ADR4 => u_CORTEXM0DS_u_logic_A6zwx4,
      O => N1026
    );
  u_CORTEXM0DS_u_logic_Vzywx4_u_CORTEXM0DS_u_logic_Vzywx4_CMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => N1163,
      O => N1163_0
    );
  u_CORTEXM0DS_u_logic_E5owx44_SW10 : X_MUX2
    generic map(
      LOC => "SLICE_X40Y99"
    )
    port map (
      IA => N1290,
      IB => '1',
      O => N1163,
      SEL => u_CORTEXM0DS_u_logic_Ozywx4
    );
  u_CORTEXM0DS_u_logic_E5owx44_SW10_F : X_LUT6
    generic map(
      LOC => "SLICE_X40Y99",
      INIT => X"FFFFCECCFFFFFFFF"
    )
    port map (
      ADR1 => u_CORTEXM0DS_u_logic_U7w2z4_25900,
      ADR4 => u_CORTEXM0DS_u_logic_Ywi2z4_25901,
      ADR2 => u_CORTEXM0DS_u_logic_Hzj2z4_26197,
      ADR5 => u_CORTEXM0DS_u_logic_Hzywx4,
      ADR0 => u_CORTEXM0DS_u_logic_E5owx43_0,
      ADR3 => u_CORTEXM0DS_u_logic_O6zwx4_Hiuwx4_AND_4562_o,
      O => N1290
    );
  ahbmo_hprot_1_OBUF_1_31_C6LUT : X_LUT6
    generic map(
      LOC => "SLICE_X40Y99",
      INIT => X"FFFFFFFFFFFFFFFF"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      ADR5 => '1',
      O => NLW_ahbmo_hprot_1_OBUF_1_31_C6LUT_O_UNCONNECTED
    );
  u_CORTEXM0DS_u_logic_Vzywx43 : X_LUT6
    generic map(
      LOC => "SLICE_X40Y99",
      INIT => X"CDC8CCCCDD88CDC8"
    )
    port map (
      ADR4 => u_CORTEXM0DS_u_logic_A6zwx4,
      ADR3 => u_CORTEXM0DS_u_logic_Vzywx42_27069,
      ADR1 => N460_0,
      ADR2 => u_CORTEXM0DS_u_logic_C7zwx4_J7zwx4_AND_4564_o3_27079,
      ADR0 => u_CORTEXM0DS_u_logic_C7zwx4_J7zwx4_AND_4564_o2_27080,
      ADR5 => u_CORTEXM0DS_u_logic_H6zwx4,
      O => u_CORTEXM0DS_u_logic_Vzywx4
    );
  u_CORTEXM0DS_u_logic_Mmux_Ozywx411 : X_LUT6
    generic map(
      LOC => "SLICE_X40Y99",
      INIT => X"FFFF0000CAAACAAA"
    )
    port map (
      ADR3 => u_CORTEXM0DS_u_logic_Aqp2z4_26195,
      ADR4 => N703,
      ADR1 => N704,
      ADR0 => N702,
      ADR5 => u_CORTEXM0DS_u_logic_O6zwx4_Hiuwx4_AND_4562_o1_27077,
      ADR2 => u_CORTEXM0DS_u_logic_Vzywx4,
      O => u_CORTEXM0DS_u_logic_Ozywx4
    );
  u_CORTEXM0DS_u_logic_haddr_o_16_1 : X_LUT6
    generic map(
      LOC => "SLICE_X40Y118",
      INIT => X"FFFFD5C0D5C0D5C0"
    )
    port map (
      ADR4 => u_CORTEXM0DS_u_logic_Mrsvx4,
      ADR5 => u_CORTEXM0DS_u_logic_n16534_14_0,
      ADR3 => u_CORTEXM0DS_u_logic_Gzvvx4,
      ADR0 => u_CORTEXM0DS_u_logic_U11wx4,
      ADR1 => u_CORTEXM0DS_u_logic_K1wvx4,
      ADR2 => u_CORTEXM0DS_u_logic_Pri3z4_17_0,
      O => HADDR(16)
    );
  N90_N90_CMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => u_CORTEXM0DS_u_logic_H6zwx4_pack_5,
      O => u_CORTEXM0DS_u_logic_H6zwx4
    );
  u_CORTEXM0DS_u_logic_Mmux_H6zwx411 : X_MUX2
    generic map(
      LOC => "SLICE_X40Y98"
    )
    port map (
      IA => N1210,
      IB => N1211,
      O => u_CORTEXM0DS_u_logic_H6zwx4_pack_5,
      SEL => u_CORTEXM0DS_u_logic_Viuwx4
    );
  u_CORTEXM0DS_u_logic_Mmux_H6zwx411_F : X_LUT6
    generic map(
      LOC => "SLICE_X40Y98",
      INIT => X"05FF37FF00F000C0"
    )
    port map (
      ADR4 => u_CORTEXM0DS_u_logic_T1i2z4_11_L0i2z4_11_AND_4596_o,
      ADR3 => u_CORTEXM0DS_u_logic_Yizwx4,
      ADR1 => u_CORTEXM0DS_u_logic_Gyvwx4,
      ADR5 => u_CORTEXM0DS_u_logic_Fczwx4,
      ADR0 => u_CORTEXM0DS_u_logic_Odzwx4_Vdzwx4_AND_4574_o2_26540,
      ADR2 => u_CORTEXM0DS_u_logic_Odzwx4_Vdzwx4_AND_4574_o1_27073,
      O => N1210
    );
  u_CORTEXM0DS_u_logic_Mmux_H6zwx411_G : X_LUT6
    generic map(
      LOC => "SLICE_X40Y98",
      INIT => X"F0CCF5DDA088A088"
    )
    port map (
      ADR1 => u_CORTEXM0DS_u_logic_Tqs2z4_26861,
      ADR2 => u_CORTEXM0DS_u_logic_Kkb3z4_26860,
      ADR3 => u_CORTEXM0DS_u_logic_Nyvwx4,
      ADR5 => u_CORTEXM0DS_u_logic_Fczwx4,
      ADR4 => u_CORTEXM0DS_u_logic_Odzwx4_Vdzwx4_AND_4574_o2_26540,
      ADR0 => u_CORTEXM0DS_u_logic_Odzwx4_Vdzwx4_AND_4574_o1_27073,
      O => N1211
    );
  u_CORTEXM0DS_u_logic_R3hvx4_N2zwx4_AND_4553_o_SW0 : X_LUT6
    generic map(
      LOC => "SLICE_X40Y98",
      INIT => X"CCFFCCFF00000400"
    )
    port map (
      ADR2 => N641,
      ADR0 => u_CORTEXM0DS_u_logic_Pazwx41_26390,
      ADR3 => u_CORTEXM0DS_u_logic_C7zwx4_J7zwx4_AND_4564_o1_26391,
      ADR1 => u_CORTEXM0DS_u_logic_A6zwx4,
      ADR4 => u_CORTEXM0DS_u_logic_Odzwx4_Vdzwx4_AND_4574_o,
      ADR5 => u_CORTEXM0DS_u_logic_H6zwx4,
      O => N90
    );
  u_CORTEXM0DS_u_logic_R3hvx4_N2zwx4_AND_4553_o_SW1 : X_LUT6
    generic map(
      LOC => "SLICE_X40Y98",
      INIT => X"AAAAEEFAFFFFFFFF"
    )
    port map (
      ADR0 => u_CORTEXM0DS_u_logic_Aqp2z4_26195,
      ADR5 => u_CORTEXM0DS_u_logic_Hzj2z4_26197,
      ADR3 => u_CORTEXM0DS_u_logic_C7zwx4_J7zwx4_AND_4564_o3_27079,
      ADR1 => N1186,
      ADR2 => N1185,
      ADR4 => N90,
      O => N699
    );
  u_CORTEXM0DS_u_logic_Rdq2z4_u_CORTEXM0DS_u_logic_Rdq2z4_CMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => N903_pack_11,
      O => N903
    );
  u_CORTEXM0DS_u_logic_Qz0wx4_SW0_SW0 : X_MUX2
    generic map(
      LOC => "SLICE_X40Y119"
    )
    port map (
      IA => N1252,
      IB => N1253,
      O => N903_pack_11,
      SEL => u_CORTEXM0DS_u_logic_Fuawx4_26691
    );
  u_CORTEXM0DS_u_logic_Qz0wx4_SW0_SW0_F : X_LUT6
    generic map(
      LOC => "SLICE_X40Y119",
      INIT => X"F0300000FF330000"
    )
    port map (
      ADR0 => '1',
      ADR4 => u_CORTEXM0DS_u_logic_U11wx4,
      ADR2 => u_CORTEXM0DS_u_logic_W21wx4,
      ADR5 => u_CORTEXM0DS_u_logic_Xd8wx4,
      ADR3 => u_CORTEXM0DS_u_logic_Kfawx4_B19wx4_XOR_42_o,
      ADR1 => u_CORTEXM0DS_u_logic_X8zvx4,
      O => N1252
    );
  u_CORTEXM0DS_u_logic_Qz0wx4_SW0_SW0_G : X_LUT6
    generic map(
      LOC => "SLICE_X40Y119",
      INIT => X"F300F3F300A2F3A2"
    )
    port map (
      ADR5 => u_CORTEXM0DS_u_logic_U11wx4,
      ADR3 => u_CORTEXM0DS_u_logic_Kfawx4_B19wx4_XOR_42_o,
      ADR1 => u_CORTEXM0DS_u_logic_Xd8wx4,
      ADR2 => u_CORTEXM0DS_u_logic_W21wx4,
      ADR4 => u_CORTEXM0DS_u_logic_X8zvx4,
      ADR0 => u_CORTEXM0DS_u_logic_Muawx4,
      O => N1253
    );
  u_CORTEXM0DS_u_logic_Ia0wx41_SW4 : X_LUT6
    generic map(
      LOC => "SLICE_X40Y119",
      INIT => X"EEFEAAFAFFFFFFFF"
    )
    port map (
      ADR1 => u_CORTEXM0DS_u_logic_Ziwwx4_Gjwwx4_AND_4301_o2_26018,
      ADR4 => u_CORTEXM0DS_u_logic_U2ewx4,
      ADR2 => u_CORTEXM0DS_u_logic_Pri3z4_17_0,
      ADR3 => u_CORTEXM0DS_u_logic_Omcwx4_Vmcwx4_AND_2244_o,
      ADR0 => u_CORTEXM0DS_u_logic_Bpzvx4,
      ADR5 => N903,
      O => N1131
    );
  u_CORTEXM0DS_u_logic_Rdq2z4 : X_FF
    generic map(
      LOC => "SLICE_X40Y119",
      INIT => '1'
    )
    port map (
      CE => u_CORTEXM0DS_u_logic_Afyvx4,
      CLK => NlwBufferSignal_u_CORTEXM0DS_u_logic_Rdq2z4_CLK,
      I => NlwBufferSignal_u_CORTEXM0DS_u_logic_Rdq2z4_IN,
      O => u_CORTEXM0DS_u_logic_Rdq2z4_27495,
      SET => u_CORTEXM0DS_u_logic_hreset_n_inv,
      RST => GND
    );
  u_CORTEXM0DS_u_logic_Ia0wx41_SW3 : X_LUT6
    generic map(
      LOC => "SLICE_X40Y119",
      INIT => X"FFFFFFFFFF33FFF3"
    )
    port map (
      ADR0 => '1',
      ADR3 => u_CORTEXM0DS_u_logic_Bpzvx4,
      ADR5 => u_CORTEXM0DS_u_logic_Ziwwx4_Gjwwx4_AND_4301_o2_26018,
      ADR1 => N903,
      ADR2 => u_CORTEXM0DS_u_logic_Pri3z4_17_0,
      ADR4 => u_CORTEXM0DS_u_logic_Omcwx4_Vmcwx4_AND_2244_o,
      O => N1130
    );
  u_CORTEXM0DS_u_logic_hwdata_o_27_1 : X_LUT6
    generic map(
      LOC => "SLICE_X40Y103",
      INIT => X"040404C4CC04CCC4"
    )
    port map (
      ADR1 => u_CORTEXM0DS_u_logic_Y9t2z4_26894,
      ADR0 => u_CORTEXM0DS_u_logic_Pdbwx4,
      ADR2 => u_CORTEXM0DS_u_logic_Qr42z4_27355,
      ADR3 => u_CORTEXM0DS_u_logic_Oq42z4,
      ADR4 => u_CORTEXM0DS_u_logic_R40wx4,
      ADR5 => u_CORTEXM0DS_u_logic_Gm1wx4,
      O => HWDATA(27)
    );
  N469_N469_CMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => N460,
      O => N460_0
    );
  u_CORTEXM0DS_u_logic_C7zwx4_J7zwx4_AND_4564_o4_SW1 : X_MUX2
    generic map(
      LOC => "SLICE_X40Y93"
    )
    port map (
      IA => N1755,
      IB => N1756,
      O => N460,
      SEL => u_CORTEXM0DS_u_logic_C7zwx4_J7zwx4_AND_4564_o1_26391
    );
  u_CORTEXM0DS_u_logic_C7zwx4_J7zwx4_AND_4564_o4_SW1_F : X_LUT6
    generic map(
      LOC => "SLICE_X40Y93",
      INIT => X"AAAAAAF0AAF0AAF0"
    )
    port map (
      ADR1 => '1',
      ADR5 => u_CORTEXM0DS_u_logic_Fczwx4,
      ADR2 => N929,
      ADR4 => u_CORTEXM0DS_u_logic_Odzwx4_Vdzwx4_AND_4574_o2_26540,
      ADR0 => N707,
      ADR3 => u_CORTEXM0DS_u_logic_Odzwx4_Vdzwx4_AND_4574_o1_27073,
      O => N1755
    );
  u_CORTEXM0DS_u_logic_C7zwx4_J7zwx4_AND_4564_o4_SW1_G : X_LUT6
    generic map(
      LOC => "SLICE_X40Y93",
      INIT => X"7777727227272222"
    )
    port map (
      ADR3 => '1',
      ADR1 => N463,
      ADR4 => u_CORTEXM0DS_u_logic_Kbzwx4,
      ADR2 => u_CORTEXM0DS_u_logic_U5pwx42_26908,
      ADR5 => N661,
      ADR0 => u_CORTEXM0DS_u_logic_U5pwx41_26909,
      O => N1756
    );
  u_CORTEXM0DS_u_logic_Odzwx4_Vdzwx4_AND_4574_o2_SW1 : X_LUT6
    generic map(
      LOC => "SLICE_X40Y93",
      INIT => X"C0FFC000C000C000"
    )
    port map (
      ADR0 => '1',
      ADR1 => u_CORTEXM0DS_u_logic_Gcb3z4_25941,
      ADR4 => u_CORTEXM0DS_u_logic_Kss2z4_26741,
      ADR2 => u_CORTEXM0DS_u_logic_Kkb3z4_26860,
      ADR5 => u_CORTEXM0DS_u_logic_Tqs2z4_26861,
      ADR3 => u_CORTEXM0DS_u_logic_Nyvwx4,
      O => N469
    );
  u_CORTEXM0DS_u_logic_U5pwx43_SW1 : X_LUT6
    generic map(
      LOC => "SLICE_X40Y93",
      INIT => X"F2C0F0D0FF00FF00"
    )
    port map (
      ADR5 => u_CORTEXM0DS_u_logic_Jjuwx41_26663,
      ADR1 => u_CORTEXM0DS_u_logic_Jjuwx42_26662,
      ADR0 => u_CORTEXM0DS_u_logic_N10xx4,
      ADR2 => u_CORTEXM0DS_u_logic_Jzzwx4,
      ADR3 => u_CORTEXM0DS_u_logic_Qzzwx4,
      ADR4 => u_CORTEXM0DS_u_logic_F40xx4,
      O => N463
    );
  u_CORTEXM0DS_u_logic_O42wx4_V42wx4_AND_1277_o1 : X_LUT6
    generic map(
      LOC => "SLICE_X40Y120",
      INIT => X"0000770777077707"
    )
    port map (
      ADR3 => u_CORTEXM0DS_u_logic_P82wx4,
      ADR1 => u_CORTEXM0DS_u_logic_Mrsvx4,
      ADR0 => u_CORTEXM0DS_u_logic_n16534_13_0,
      ADR2 => u_CORTEXM0DS_u_logic_Gzvvx4,
      ADR4 => u_CORTEXM0DS_u_logic_K1wvx4,
      ADR5 => u_CORTEXM0DS_u_logic_Pri3z4_16_0,
      O => u_CORTEXM0DS_u_logic_O42wx4_V42wx4_AND_1277_o
    );
  u_CORTEXM0DS_u_logic_Y8q2z4 : X_FF
    generic map(
      LOC => "SLICE_X40Y120",
      INIT => '1'
    )
    port map (
      CE => VCC,
      CLK => NlwBufferSignal_u_CORTEXM0DS_u_logic_Y8q2z4_CLK,
      I => u_CORTEXM0DS_u_logic_Zcivx4,
      O => u_CORTEXM0DS_u_logic_Y8q2z4_28508,
      SET => u_CORTEXM0DS_u_logic_hreset_n_inv,
      RST => GND
    );
  u_CORTEXM0DS_u_logic_Zcivx41 : X_LUT6
    generic map(
      LOC => "SLICE_X40Y120",
      INIT => X"5D5DFF5D0808FF08"
    )
    port map (
      ADR3 => u_CORTEXM0DS_u_logic_H3wvx4_26318,
      ADR4 => u_CORTEXM0DS_u_logic_O42wx4_V42wx4_AND_1277_o,
      ADR0 => u_CORTEXM0DS_u_logic_Df3wx4,
      ADR5 => u_CORTEXM0DS_u_logic_Y8q2z4_28508,
      ADR1 => u_CORTEXM0DS_u_logic_Jwf3z4_28339,
      ADR2 => u_CORTEXM0DS_u_logic_Pxyvx4,
      O => u_CORTEXM0DS_u_logic_Zcivx4
    );
  u_CORTEXM0DS_u_logic_Pcd3z4 : X_FF
    generic map(
      LOC => "SLICE_X41Y89",
      INIT => '0'
    )
    port map (
      CE => u_CORTEXM0DS_u_logic_Z0uvx4,
      CLK => NlwBufferSignal_u_CORTEXM0DS_u_logic_Pcd3z4_CLK,
      I => NlwBufferSignal_u_CORTEXM0DS_u_logic_Pcd3z4_IN,
      O => u_CORTEXM0DS_u_logic_Pcd3z4_26734,
      RST => u_CORTEXM0DS_u_logic_hreset_n_inv,
      SET => GND
    );
  u_CORTEXM0DS_u_logic_Vve3z4_u_CORTEXM0DS_u_logic_Vve3z4_CMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => N707_pack_8,
      O => N707
    );
  u_CORTEXM0DS_u_logic_Odzwx4_Vdzwx4_AND_4574_o3_SW2 : X_MUX2
    generic map(
      LOC => "SLICE_X40Y96"
    )
    port map (
      IA => N1236,
      IB => N1237,
      O => N707_pack_8,
      SEL => u_CORTEXM0DS_u_logic_T5zwx4_0
    );
  u_CORTEXM0DS_u_logic_Odzwx4_Vdzwx4_AND_4574_o3_SW2_F : X_LUT6
    generic map(
      LOC => "SLICE_X40Y96",
      INIT => X"0000000000030202"
    )
    port map (
      ADR1 => u_CORTEXM0DS_u_logic_T1i2z4_11_L0i2z4_11_AND_4596_o,
      ADR0 => u_CORTEXM0DS_u_logic_Iazwx4,
      ADR3 => u_CORTEXM0DS_u_logic_Ngzwx4,
      ADR2 => u_CORTEXM0DS_u_logic_Gyvwx4,
      ADR4 => u_CORTEXM0DS_u_logic_Pazwx4,
      ADR5 => u_CORTEXM0DS_u_logic_Viuwx4,
      O => N1236
    );
  u_CORTEXM0DS_u_logic_Odzwx4_Vdzwx4_AND_4574_o3_SW2_G : X_LUT6
    generic map(
      LOC => "SLICE_X40Y96",
      INIT => X"FFFFFFFFFFFFAFEE"
    )
    port map (
      ADR5 => u_CORTEXM0DS_u_logic_T1i2z4_11_L0i2z4_11_AND_4596_o,
      ADR1 => u_CORTEXM0DS_u_logic_Iazwx4,
      ADR2 => u_CORTEXM0DS_u_logic_Ngzwx4,
      ADR0 => u_CORTEXM0DS_u_logic_Gyvwx4,
      ADR3 => u_CORTEXM0DS_u_logic_Pazwx4,
      ADR4 => u_CORTEXM0DS_u_logic_Viuwx4,
      O => N1237
    );
  u_CORTEXM0DS_u_logic_Vve3z4 : X_FF
    generic map(
      LOC => "SLICE_X40Y96",
      INIT => '0'
    )
    port map (
      CE => VCC,
      CLK => NlwBufferSignal_u_CORTEXM0DS_u_logic_Vve3z4_CLK,
      I => u_CORTEXM0DS_u_logic_I2nvx4,
      O => u_CORTEXM0DS_u_logic_Vve3z4_26534,
      RST => u_CORTEXM0DS_u_logic_hreset_n_inv,
      SET => GND
    );
  u_CORTEXM0DS_u_logic_I2nvx41 : X_LUT6
    generic map(
      LOC => "SLICE_X40Y96",
      INIT => X"3FFF00C0FFFF0000"
    )
    port map (
      ADR0 => '1',
      ADR5 => u_CORTEXM0DS_u_logic_M5tvx4,
      ADR2 => u_CORTEXM0DS_u_logic_K3l2z4_26158,
      ADR4 => u_CORTEXM0DS_u_logic_Vve3z4_26534,
      ADR1 => HWDATA(9),
      ADR3 => u_CORTEXM0DS_u_logic_J6i2z4_26161,
      O => u_CORTEXM0DS_u_logic_I2nvx4
    );
  u_CORTEXM0DS_u_logic_Vzywx42 : X_LUT6
    generic map(
      LOC => "SLICE_X40Y96",
      INIT => X"CCDDCC88CCFFCC00"
    )
    port map (
      ADR2 => '1',
      ADR5 => u_CORTEXM0DS_u_logic_Fczwx4,
      ADR4 => N929,
      ADR0 => u_CORTEXM0DS_u_logic_Odzwx4_Vdzwx4_AND_4574_o2_26540,
      ADR1 => N707,
      ADR3 => u_CORTEXM0DS_u_logic_Odzwx4_Vdzwx4_AND_4574_o1_27073,
      O => u_CORTEXM0DS_u_logic_Vzywx42_27069
    );
  u_CORTEXM0DS_u_logic_Vfd3z4_u_CORTEXM0DS_u_logic_Vfd3z4_AMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => u_CORTEXM0DS_u_logic_V4ovx4_pack_1,
      O => u_CORTEXM0DS_u_logic_V4ovx4
    );
  u_CORTEXM0DS_u_logic_Vfd3z4 : X_FF
    generic map(
      LOC => "SLICE_X41Y90",
      INIT => '0'
    )
    port map (
      CE => u_CORTEXM0DS_u_logic_Z0uvx4,
      CLK => NlwBufferSignal_u_CORTEXM0DS_u_logic_Vfd3z4_CLK,
      I => NlwBufferSignal_u_CORTEXM0DS_u_logic_Vfd3z4_IN,
      O => u_CORTEXM0DS_u_logic_Vfd3z4_26442,
      RST => u_CORTEXM0DS_u_logic_hreset_n_inv,
      SET => GND
    );
  u_CORTEXM0DS_u_logic_Mmux_hwdata_o_23_11 : X_LUT6
    generic map(
      LOC => "SLICE_X41Y90",
      INIT => X"0D2F0D2F0D2F0D2F"
    )
    port map (
      ADR4 => '1',
      ADR2 => u_CORTEXM0DS_u_logic_K952z4_R952z4_AND_5775_o,
      ADR1 => u_CORTEXM0DS_u_logic_Qr42z4_27355,
      ADR0 => u_CORTEXM0DS_u_logic_Y9t2z4_26894,
      ADR3 => u_CORTEXM0DS_u_logic_U052z4_B152z4_AND_5742_o,
      ADR5 => '1',
      O => HWDATA(23)
    );
  u_CORTEXM0DS_u_logic_V4ovx41 : X_LUT5
    generic map(
      LOC => "SLICE_X41Y90",
      INIT => X"0D2F0000"
    )
    port map (
      ADR4 => u_CORTEXM0DS_u_logic_K3l2z4_26158,
      ADR2 => u_CORTEXM0DS_u_logic_K952z4_R952z4_AND_5775_o,
      ADR1 => u_CORTEXM0DS_u_logic_Qr42z4_27355,
      ADR0 => u_CORTEXM0DS_u_logic_Y9t2z4_26894,
      ADR3 => u_CORTEXM0DS_u_logic_U052z4_B152z4_AND_5742_o,
      O => u_CORTEXM0DS_u_logic_V4ovx4_pack_1
    );
  u_CORTEXM0DS_u_logic_Jjuwx42 : X_LUT6
    generic map(
      LOC => "SLICE_X41Y91",
      INIT => X"135F135F135F135F"
    )
    port map (
      ADR5 => '1',
      ADR4 => '1',
      ADR0 => u_CORTEXM0DS_u_logic_Ylc3z4_27988,
      ADR2 => u_CORTEXM0DS_u_logic_X0c3z4_27866,
      ADR3 => u_CORTEXM0DS_u_logic_F4c3z4_26659,
      ADR1 => u_CORTEXM0DS_u_logic_Jkc3z4_26658,
      O => u_CORTEXM0DS_u_logic_Jjuwx42_26662
    );
  u_CORTEXM0DS_u_logic_Ylc3z4 : X_FF
    generic map(
      LOC => "SLICE_X41Y91",
      INIT => '0'
    )
    port map (
      CE => VCC,
      CLK => NlwBufferSignal_u_CORTEXM0DS_u_logic_Ylc3z4_CLK,
      I => u_CORTEXM0DS_u_logic_U1nvx4,
      O => u_CORTEXM0DS_u_logic_Ylc3z4_27988,
      RST => u_CORTEXM0DS_u_logic_hreset_n_inv,
      SET => GND
    );
  u_CORTEXM0DS_u_logic_U1nvx41 : X_LUT6
    generic map(
      LOC => "SLICE_X41Y91",
      INIT => X"BFFF1000FFFF0000"
    )
    port map (
      ADR3 => u_CORTEXM0DS_u_logic_Y9t2z4_26894,
      ADR5 => u_CORTEXM0DS_u_logic_K3l2z4_26158,
      ADR2 => u_CORTEXM0DS_u_logic_M5tvx4,
      ADR4 => u_CORTEXM0DS_u_logic_Ylc3z4_27988,
      ADR0 => u_CORTEXM0DS_u_logic_K952z4_R952z4_AND_5775_o,
      ADR1 => u_CORTEXM0DS_u_logic_J6i2z4_26161,
      O => u_CORTEXM0DS_u_logic_U1nvx4
    );
  u_CORTEXM0DS_u_logic_F4c3z4 : X_FF
    generic map(
      LOC => "SLICE_X41Y91",
      INIT => '0'
    )
    port map (
      CE => VCC,
      CLK => NlwBufferSignal_u_CORTEXM0DS_u_logic_F4c3z4_CLK,
      I => u_CORTEXM0DS_u_logic_D1ivx4_27717,
      O => u_CORTEXM0DS_u_logic_F4c3z4_26659,
      RST => u_CORTEXM0DS_u_logic_hreset_n_inv,
      SET => GND
    );
  u_CORTEXM0DS_u_logic_D1ivx4 : X_LUT6
    generic map(
      LOC => "SLICE_X41Y91",
      INIT => X"3F002A2A3F003F00"
    )
    port map (
      ADR4 => u_CORTEXM0DS_u_logic_Uvzvx4,
      ADR1 => u_CORTEXM0DS_u_logic_Fsyvx4,
      ADR2 => u_CORTEXM0DS_u_logic_Jruvx4,
      ADR3 => u_CORTEXM0DS_u_logic_F4c3z4_26659,
      ADR5 => u_CORTEXM0DS_u_logic_Y9t2z4_26894,
      ADR0 => N42,
      O => u_CORTEXM0DS_u_logic_D1ivx4_27717
    );
  u_CORTEXM0DS_u_logic_Jkc3z4 : X_FF
    generic map(
      LOC => "SLICE_X41Y91",
      INIT => '0'
    )
    port map (
      CE => VCC,
      CLK => NlwBufferSignal_u_CORTEXM0DS_u_logic_Jkc3z4_CLK,
      I => u_CORTEXM0DS_u_logic_N1nvx4,
      O => u_CORTEXM0DS_u_logic_Jkc3z4_26658,
      RST => u_CORTEXM0DS_u_logic_hreset_n_inv,
      SET => GND
    );
  u_CORTEXM0DS_u_logic_N1nvx41 : X_LUT6
    generic map(
      LOC => "SLICE_X41Y91",
      INIT => X"FFFF7FFF00002000"
    )
    port map (
      ADR0 => u_CORTEXM0DS_u_logic_Y9t2z4_26894,
      ADR3 => u_CORTEXM0DS_u_logic_M5tvx4,
      ADR2 => u_CORTEXM0DS_u_logic_K3l2z4_26158,
      ADR5 => u_CORTEXM0DS_u_logic_Jkc3z4_26658,
      ADR4 => u_CORTEXM0DS_u_logic_Uvzvx4,
      ADR1 => u_CORTEXM0DS_u_logic_J6i2z4_26161,
      O => u_CORTEXM0DS_u_logic_N1nvx4
    );
  u_CORTEXM0DS_u_logic_Y1ivx4_SW0 : X_LUT6
    generic map(
      LOC => "SLICE_X40Y94",
      INIT => X"50FAF0F050FAF0F0"
    )
    port map (
      ADR5 => '1',
      ADR1 => '1',
      ADR2 => u_CORTEXM0DS_u_logic_Hub3z4_26447,
      ADR4 => u_CORTEXM0DS_u_logic_Ts5wx4,
      ADR0 => u_CORTEXM0DS_u_logic_K3l2z4_26158,
      ADR3 => u_CORTEXM0DS_u_logic_J6i2z4_26161,
      O => N46
    );
  u_CORTEXM0DS_u_logic_Lee3z4 : X_FF
    generic map(
      LOC => "SLICE_X40Y94",
      INIT => '0'
    )
    port map (
      CE => VCC,
      CLK => NlwBufferSignal_u_CORTEXM0DS_u_logic_Lee3z4_CLK,
      I => u_CORTEXM0DS_u_logic_W2nvx4,
      O => u_CORTEXM0DS_u_logic_Lee3z4_27825,
      RST => u_CORTEXM0DS_u_logic_hreset_n_inv,
      SET => GND
    );
  u_CORTEXM0DS_u_logic_W2nvx41 : X_LUT6
    generic map(
      LOC => "SLICE_X40Y94",
      INIT => X"FDFF5DFF000200A2"
    )
    port map (
      ADR1 => u_CORTEXM0DS_u_logic_Gm1wx4,
      ADR2 => u_CORTEXM0DS_u_logic_Wq5wx4,
      ADR4 => u_CORTEXM0DS_u_logic_R40wx4,
      ADR5 => u_CORTEXM0DS_u_logic_Lee3z4_27825,
      ADR0 => u_CORTEXM0DS_u_logic_Zyovx4,
      ADR3 => u_CORTEXM0DS_u_logic_J6i2z4_26161,
      O => u_CORTEXM0DS_u_logic_W2nvx4
    );
  u_CORTEXM0DS_u_logic_R3hvx4_N2zwx4_AND_4553_o_SW3_SW0_SW2 : X_LUT6
    generic map(
      LOC => "SLICE_X40Y97",
      INIT => X"F0FFF0FF0000F0FF"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => u_CORTEXM0DS_u_logic_Qrp2z4_26196,
      ADR3 => u_CORTEXM0DS_u_logic_Hzj2z4_26197,
      ADR4 => u_CORTEXM0DS_u_logic_C7zwx4_J7zwx4_AND_4564_o1_26391,
      ADR5 => u_CORTEXM0DS_u_logic_A6zwx4,
      O => N1032
    );
  u_CORTEXM0DS_u_logic_haddr_o_15_1 : X_LUT6
    generic map(
      LOC => "SLICE_X41Y119",
      INIT => X"FFFFF222F222F222"
    )
    port map (
      ADR4 => u_CORTEXM0DS_u_logic_n16534_13_0,
      ADR5 => u_CORTEXM0DS_u_logic_Mrsvx4,
      ADR0 => u_CORTEXM0DS_u_logic_Gzvvx4,
      ADR1 => u_CORTEXM0DS_u_logic_P82wx4,
      ADR3 => u_CORTEXM0DS_u_logic_K1wvx4,
      ADR2 => u_CORTEXM0DS_u_logic_Pri3z4_16_0,
      O => HADDR(15)
    );
  u_CORTEXM0DS_u_logic_haddr_o_12_1 : X_LUT6
    generic map(
      LOC => "SLICE_X41Y119",
      INIT => X"FF888888FFF8F8F8"
    )
    port map (
      ADR1 => u_CORTEXM0DS_u_logic_n16534_10_0,
      ADR0 => u_CORTEXM0DS_u_logic_Mrsvx4,
      ADR2 => u_CORTEXM0DS_u_logic_Gzvvx4,
      ADR5 => u_CORTEXM0DS_u_logic_Pg1wx4,
      ADR3 => u_CORTEXM0DS_u_logic_K1wvx4,
      ADR4 => u_CORTEXM0DS_u_logic_Pri3z4_13_0,
      O => HADDR(12)
    );
  u_CORTEXM0DS_u_logic_R3hvx4_N2zwx4_AND_4553_o_SW3 : X_LUT6
    generic map(
      LOC => "SLICE_X41Y96",
      INIT => X"FBF10B01FAF00A00"
    )
    port map (
      ADR3 => N1031_0,
      ADR4 => N1032,
      ADR5 => N1030,
      ADR1 => u_CORTEXM0DS_u_logic_Odzwx4_Vdzwx4_AND_4574_o,
      ADR0 => u_CORTEXM0DS_u_logic_C7zwx4_J7zwx4_AND_4564_o2_27080,
      ADR2 => u_CORTEXM0DS_u_logic_H6zwx4,
      O => N702
    );
  u_CORTEXM0DS_u_logic_Kzqvx41 : X_LUT6
    generic map(
      LOC => "SLICE_X41Y96",
      INIT => X"FFFFFF0000FF0000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR4 => u_CORTEXM0DS_u_logic_Pazwx4,
      ADR5 => u_CORTEXM0DS_u_logic_Viuwx4,
      ADR3 => u_CORTEXM0DS_u_logic_Odzwx4_Vdzwx4_AND_4574_o,
      O => u_CORTEXM0DS_u_logic_Kzqvx41_26254
    );
  u_CORTEXM0DS_u_logic_Odzwx4_Vdzwx4_AND_4574_o3 : X_LUT6
    generic map(
      LOC => "SLICE_X41Y96",
      INIT => X"FFAAFCA8FF00FC00"
    )
    port map (
      ADR4 => u_CORTEXM0DS_u_logic_T1i2z4_11_L0i2z4_11_AND_4596_o,
      ADR2 => u_CORTEXM0DS_u_logic_Gyvwx4,
      ADR5 => u_CORTEXM0DS_u_logic_Fczwx4,
      ADR1 => u_CORTEXM0DS_u_logic_Viuwx4,
      ADR0 => u_CORTEXM0DS_u_logic_Odzwx4_Vdzwx4_AND_4574_o2_26540,
      ADR3 => u_CORTEXM0DS_u_logic_Odzwx4_Vdzwx4_AND_4574_o1_27073,
      O => u_CORTEXM0DS_u_logic_Odzwx4_Vdzwx4_AND_4574_o
    );
  u_CORTEXM0DS_u_logic_R3hvx4_N2zwx4_AND_4553_o_SW0_SW0 : X_LUT6
    generic map(
      LOC => "SLICE_X41Y96",
      INIT => X"FFFFFFFDFFFFFFFF"
    )
    port map (
      ADR3 => u_CORTEXM0DS_u_logic_Qrp2z4_26196,
      ADR2 => N641,
      ADR1 => u_CORTEXM0DS_u_logic_Pazwx41_26390,
      ADR0 => u_CORTEXM0DS_u_logic_C7zwx4_J7zwx4_AND_4564_o1_26391,
      ADR5 => u_CORTEXM0DS_u_logic_A6zwx4,
      ADR4 => u_CORTEXM0DS_u_logic_Odzwx4_Vdzwx4_AND_4574_o,
      O => N1055
    );
  u_CORTEXM0DS_u_logic_T1i2z4_11_L0i2z4_11_AND_4596_o1 : X_LUT6
    generic map(
      LOC => "SLICE_X41Y92",
      INIT => X"F000F000F000F000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR4 => '1',
      ADR5 => '1',
      ADR2 => u_CORTEXM0DS_u_logic_Lee3z4_27825,
      ADR3 => u_CORTEXM0DS_u_logic_Ble3z4_27824,
      O => u_CORTEXM0DS_u_logic_T1i2z4_11_L0i2z4_11_AND_4596_o
    );
  u_CORTEXM0DS_u_logic_Odzwx4_Vdzwx4_AND_4574_o2_SW0 : X_LUT6
    generic map(
      LOC => "SLICE_X41Y92",
      INIT => X"3BFFBBFF1B5FBBFF"
    )
    port map (
      ADR4 => u_CORTEXM0DS_u_logic_Bus2z4_25942,
      ADR1 => u_CORTEXM0DS_u_logic_Jxs2z4_26738,
      ADR2 => u_CORTEXM0DS_u_logic_Svs2z4_27616,
      ADR3 => u_CORTEXM0DS_u_logic_Azs2z4_27423,
      ADR0 => N264,
      ADR5 => u_CORTEXM0DS_u_logic_T1i2z4_11_L0i2z4_11_AND_4596_o,
      O => N468
    );
  u_CORTEXM0DS_u_logic_Ble3z4 : X_FF
    generic map(
      LOC => "SLICE_X41Y92",
      INIT => '0'
    )
    port map (
      CE => VCC,
      CLK => NlwBufferSignal_u_CORTEXM0DS_u_logic_Ble3z4_CLK,
      I => u_CORTEXM0DS_u_logic_Uzhvx4,
      O => u_CORTEXM0DS_u_logic_Ble3z4_27824,
      RST => u_CORTEXM0DS_u_logic_hreset_n_inv,
      SET => GND
    );
  u_CORTEXM0DS_u_logic_Uzhvx41 : X_LUT6
    generic map(
      LOC => "SLICE_X41Y92",
      INIT => X"0D0F0808DDFF8888"
    )
    port map (
      ADR5 => u_CORTEXM0DS_u_logic_Dwa2z4,
      ADR3 => u_CORTEXM0DS_u_logic_Yz4wx4,
      ADR1 => u_CORTEXM0DS_u_logic_D9ovx4,
      ADR4 => u_CORTEXM0DS_u_logic_Ble3z4_27824,
      ADR2 => u_CORTEXM0DS_u_logic_Fsyvx4,
      ADR0 => HWDATA(11),
      O => u_CORTEXM0DS_u_logic_Uzhvx4
    );
  u_CORTEXM0DS_u_logic_Mmux_H3ivx4113_SW0 : X_LUT6
    generic map(
      LOC => "SLICE_X41Y92",
      INIT => X"88AACCFF080A0C0F"
    )
    port map (
      ADR5 => u_CORTEXM0DS_u_logic_Ipb3z4_27366,
      ADR0 => u_CORTEXM0DS_u_logic_Ble3z4_27824,
      ADR1 => u_CORTEXM0DS_u_logic_Ipn2z4_27823,
      ADR2 => u_CORTEXM0DS_u_logic_R1ivx4,
      ADR3 => u_CORTEXM0DS_u_logic_B0ivx4,
      ADR4 => u_CORTEXM0DS_u_logic_Uzhvx4,
      O => N1518
    );
  u_CORTEXM0DS_u_logic_haddr_o_20_1 : X_LUT6
    generic map(
      LOC => "SLICE_X41Y120",
      INIT => X"FFDCFF50DCDC5050"
    )
    port map (
      ADR5 => u_CORTEXM0DS_u_logic_n16534_18_0,
      ADR3 => u_CORTEXM0DS_u_logic_Mrsvx4,
      ADR2 => u_CORTEXM0DS_u_logic_Gzvvx4,
      ADR0 => u_CORTEXM0DS_u_logic_Fj0wx4,
      ADR4 => u_CORTEXM0DS_u_logic_K1wvx4,
      ADR1 => u_CORTEXM0DS_u_logic_Pri3z4_21_0,
      O => HADDR(20)
    );
  u_CORTEXM0DS_u_logic_X0c3z4_u_CORTEXM0DS_u_logic_X0c3z4_CMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => HWDATA_15_pack_5,
      O => HWDATA(15)
    );
  u_CORTEXM0DS_u_logic_Yz4wx41 : X_LUT6
    generic map(
      LOC => "SLICE_X42Y90",
      INIT => X"0400000000000000"
    )
    port map (
      ADR3 => u_CORTEXM0DS_u_logic_Lz93z4_26157,
      ADR5 => u_CORTEXM0DS_u_logic_K3l2z4_26158,
      ADR2 => u_CORTEXM0DS_u_logic_Ffs2z4_26159,
      ADR4 => u_CORTEXM0DS_u_logic_Mjl2z4_26160,
      ADR1 => u_CORTEXM0DS_u_logic_J6i2z4_26161,
      ADR0 => u_CORTEXM0DS_u_logic_Kop2z4_26162,
      O => u_CORTEXM0DS_u_logic_Yz4wx4
    );
  u_CORTEXM0DS_u_logic_hwdata_o_7_1 : X_LUT6
    generic map(
      LOC => "SLICE_X42Y90",
      INIT => X"2222222222222222"
    )
    port map (
      ADR3 => '1',
      ADR4 => '1',
      ADR2 => '1',
      ADR0 => u_CORTEXM0DS_u_logic_Y9t2z4_26894,
      ADR1 => u_CORTEXM0DS_u_logic_K952z4_R952z4_AND_5775_o,
      ADR5 => '1',
      O => HWDATA(7)
    );
  u_CORTEXM0DS_u_logic_Mmux_hwdata_o_15_11 : X_LUT5
    generic map(
      LOC => "SLICE_X42Y90",
      INIT => X"0F0F270F"
    )
    port map (
      ADR3 => u_CORTEXM0DS_u_logic_Qr42z4_27355,
      ADR2 => u_CORTEXM0DS_u_logic_Z62wx4,
      ADR4 => u_CORTEXM0DS_u_logic_Oq42z4,
      ADR0 => u_CORTEXM0DS_u_logic_Y9t2z4_26894,
      ADR1 => u_CORTEXM0DS_u_logic_K952z4_R952z4_AND_5775_o,
      O => HWDATA_15_pack_5
    );
  u_CORTEXM0DS_u_logic_X0c3z4 : X_FF
    generic map(
      LOC => "SLICE_X42Y90",
      INIT => '0'
    )
    port map (
      CE => VCC,
      CLK => NlwBufferSignal_u_CORTEXM0DS_u_logic_X0c3z4_CLK,
      I => u_CORTEXM0DS_u_logic_W0ivx4,
      O => u_CORTEXM0DS_u_logic_X0c3z4_27866,
      RST => u_CORTEXM0DS_u_logic_hreset_n_inv,
      SET => GND
    );
  u_CORTEXM0DS_u_logic_W0ivx41 : X_LUT6
    generic map(
      LOC => "SLICE_X42Y90",
      INIT => X"0D0F0C00DDFFCC00"
    )
    port map (
      ADR5 => u_CORTEXM0DS_u_logic_Douvx4,
      ADR0 => u_CORTEXM0DS_u_logic_Yz4wx4,
      ADR1 => u_CORTEXM0DS_u_logic_D9ovx4,
      ADR4 => u_CORTEXM0DS_u_logic_X0c3z4_27866,
      ADR2 => u_CORTEXM0DS_u_logic_Fsyvx4,
      ADR3 => HWDATA(7),
      O => u_CORTEXM0DS_u_logic_W0ivx4
    );
  u_CORTEXM0DS_u_logic_Jsc3z4 : X_FF
    generic map(
      LOC => "SLICE_X42Y90",
      INIT => '0'
    )
    port map (
      CE => VCC,
      CLK => NlwBufferSignal_u_CORTEXM0DS_u_logic_Jsc3z4_CLK,
      I => u_CORTEXM0DS_u_logic_Y3nvx4,
      O => u_CORTEXM0DS_u_logic_Jsc3z4_27341,
      RST => u_CORTEXM0DS_u_logic_hreset_n_inv,
      SET => GND
    );
  u_CORTEXM0DS_u_logic_Y3nvx41 : X_LUT6
    generic map(
      LOC => "SLICE_X42Y90",
      INIT => X"77FFFFFF00008800"
    )
    port map (
      ADR2 => '1',
      ADR0 => u_CORTEXM0DS_u_logic_M5tvx4,
      ADR3 => u_CORTEXM0DS_u_logic_K3l2z4_26158,
      ADR5 => u_CORTEXM0DS_u_logic_Jsc3z4_27341,
      ADR1 => HWDATA(15),
      ADR4 => u_CORTEXM0DS_u_logic_J6i2z4_26161,
      O => u_CORTEXM0DS_u_logic_Y3nvx4
    );
  u_CORTEXM0DS_u_logic_R3hvx4_N2zwx4_AND_4553_o_SW4 : X_LUT6
    generic map(
      LOC => "SLICE_X41Y99",
      INIT => X"FC30FF33EC20CC00"
    )
    port map (
      ADR3 => u_CORTEXM0DS_u_logic_Qrp2z4_26196,
      ADR1 => u_CORTEXM0DS_u_logic_Hzj2z4_26197,
      ADR4 => u_CORTEXM0DS_u_logic_C7zwx4_J7zwx4_AND_4564_o1_26391,
      ADR2 => u_CORTEXM0DS_u_logic_A6zwx4,
      ADR0 => u_CORTEXM0DS_u_logic_C7zwx4_J7zwx4_AND_4564_o2_27080,
      ADR5 => u_CORTEXM0DS_u_logic_H6zwx4,
      O => N703
    );
  u_CORTEXM0DS_u_logic_R3hvx4_N2zwx4_AND_4553_o_SW1_SW1 : X_LUT6
    generic map(
      LOC => "SLICE_X41Y98",
      INIT => X"FF00FF00FD000000"
    )
    port map (
      ADR3 => u_CORTEXM0DS_u_logic_Qrp2z4_26196,
      ADR4 => u_CORTEXM0DS_u_logic_C7zwx4_J7zwx4_AND_4564_o1_26391,
      ADR5 => N458,
      ADR0 => u_CORTEXM0DS_u_logic_A6zwx4,
      ADR2 => u_CORTEXM0DS_u_logic_C7zwx4_J7zwx4_AND_4564_o2_27080,
      ADR1 => u_CORTEXM0DS_u_logic_H6zwx4,
      O => N1186
    );
  u_CORTEXM0DS_u_logic_R3hvx4_N2zwx4_AND_4553_o_SW1_SW0 : X_LUT6
    generic map(
      LOC => "SLICE_X41Y98",
      INIT => X"EEAAFEAA00000000"
    )
    port map (
      ADR5 => u_CORTEXM0DS_u_logic_Qrp2z4_26196,
      ADR3 => u_CORTEXM0DS_u_logic_C7zwx4_J7zwx4_AND_4564_o1_26391,
      ADR0 => N458,
      ADR4 => u_CORTEXM0DS_u_logic_A6zwx4,
      ADR1 => u_CORTEXM0DS_u_logic_C7zwx4_J7zwx4_AND_4564_o2_27080,
      ADR2 => u_CORTEXM0DS_u_logic_H6zwx4,
      O => N1185
    );
  u_CORTEXM0DS_u_logic_O6zwx4_Hiuwx4_AND_4562_o1 : X_LUT6
    generic map(
      LOC => "SLICE_X41Y98",
      INIT => X"03030303070F0307"
    )
    port map (
      ADR2 => N458,
      ADR1 => u_CORTEXM0DS_u_logic_C7zwx4_J7zwx4_AND_4564_o1_26391,
      ADR4 => u_CORTEXM0DS_u_logic_A6zwx4,
      ADR3 => u_CORTEXM0DS_u_logic_C7zwx4_J7zwx4_AND_4564_o3_27079,
      ADR5 => u_CORTEXM0DS_u_logic_C7zwx4_J7zwx4_AND_4564_o2_27080,
      ADR0 => u_CORTEXM0DS_u_logic_H6zwx4,
      O => u_CORTEXM0DS_u_logic_O6zwx4_Hiuwx4_AND_4562_o
    );
  u_CORTEXM0DS_u_logic_C7zwx4_J7zwx4_AND_4564_o2 : X_LUT6
    generic map(
      LOC => "SLICE_X41Y98",
      INIT => X"00000F0F11551D55"
    )
    port map (
      ADR0 => N842,
      ADR4 => N843,
      ADR1 => u_CORTEXM0DS_u_logic_Fczwx4,
      ADR2 => u_CORTEXM0DS_u_logic_Viuwx4,
      ADR3 => u_CORTEXM0DS_u_logic_Odzwx4_Vdzwx4_AND_4574_o2_26540,
      ADR5 => u_CORTEXM0DS_u_logic_Odzwx4_Vdzwx4_AND_4574_o1_27073,
      O => u_CORTEXM0DS_u_logic_C7zwx4_J7zwx4_AND_4564_o2_27080
    );
  u_CORTEXM0DS_u_logic_No93z4 : X_FF
    generic map(
      LOC => "SLICE_X41Y111",
      INIT => '1'
    )
    port map (
      CE => u_CORTEXM0DS_u_logic_Xppvx4_0,
      CLK => NlwBufferSignal_u_CORTEXM0DS_u_logic_No93z4_CLK,
      I => NlwBufferSignal_u_CORTEXM0DS_u_logic_No93z4_IN,
      O => u_CORTEXM0DS_u_logic_No93z4_27290,
      SET => u_CORTEXM0DS_u_logic_hreset_n_inv,
      RST => GND
    );
  u_CORTEXM0DS_u_logic_E0d3z4 : X_FF
    generic map(
      LOC => "SLICE_X41Y118",
      INIT => '1'
    )
    port map (
      CE => u_CORTEXM0DS_u_logic_Xppvx4_0,
      CLK => NlwBufferSignal_u_CORTEXM0DS_u_logic_E0d3z4_CLK,
      I => NlwBufferSignal_u_CORTEXM0DS_u_logic_E0d3z4_IN,
      O => u_CORTEXM0DS_u_logic_E0d3z4_26399,
      SET => u_CORTEXM0DS_u_logic_hreset_n_inv,
      RST => GND
    );
  u_CORTEXM0DS_u_logic_R3hvx4_N2zwx4_AND_4553_o_SW0_SW1 : X_LUT6
    generic map(
      LOC => "SLICE_X41Y97",
      INIT => X"FFFFFFFF0F000F00"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR4 => '1',
      ADR5 => u_CORTEXM0DS_u_logic_Qrp2z4_26196,
      ADR3 => u_CORTEXM0DS_u_logic_C7zwx4_J7zwx4_AND_4564_o1_26391,
      ADR2 => u_CORTEXM0DS_u_logic_A6zwx4,
      O => N1056
    );
  u_CORTEXM0DS_u_logic_Vr33z4 : X_FF
    generic map(
      LOC => "SLICE_X41Y121",
      INIT => '1'
    )
    port map (
      CE => u_CORTEXM0DS_u_logic_Ydyvx4_0,
      CLK => NlwBufferSignal_u_CORTEXM0DS_u_logic_Vr33z4_CLK,
      I => NlwBufferSignal_u_CORTEXM0DS_u_logic_Vr33z4_IN,
      O => u_CORTEXM0DS_u_logic_Vr33z4_27438,
      SET => u_CORTEXM0DS_u_logic_hreset_n_inv,
      RST => GND
    );
  u_CORTEXM0DS_u_logic_C7zwx4_J7zwx4_AND_4564_o2_SW0 : X_LUT6
    generic map(
      LOC => "SLICE_X41Y94",
      INIT => X"FEFAEEAAFCF0CC00"
    )
    port map (
      ADR3 => u_CORTEXM0DS_u_logic_Wuq2z4_27736,
      ADR1 => u_CORTEXM0DS_u_logic_D4g3z4_25928,
      ADR4 => u_CORTEXM0DS_u_logic_Lul2z4_27342,
      ADR2 => u_CORTEXM0DS_u_logic_Jsc3z4_27341,
      ADR5 => u_CORTEXM0DS_u_logic_Rym2z4_26840,
      ADR0 => u_CORTEXM0DS_u_logic_Tqc3z4_26838,
      O => N641
    );
  u_CORTEXM0DS_u_logic_Tqc3z4 : X_FF
    generic map(
      LOC => "SLICE_X41Y94",
      INIT => '0'
    )
    port map (
      CE => VCC,
      CLK => NlwBufferSignal_u_CORTEXM0DS_u_logic_Tqc3z4_CLK,
      I => u_CORTEXM0DS_u_logic_R3nvx4,
      O => u_CORTEXM0DS_u_logic_Tqc3z4_26838,
      RST => u_CORTEXM0DS_u_logic_hreset_n_inv,
      SET => GND
    );
  u_CORTEXM0DS_u_logic_R3nvx41 : X_LUT6
    generic map(
      LOC => "SLICE_X41Y94",
      INIT => X"D8FF0000FFFF2700"
    )
    port map (
      ADR2 => u_CORTEXM0DS_u_logic_S71wx4,
      ADR0 => u_CORTEXM0DS_u_logic_Wq5wx4,
      ADR1 => u_CORTEXM0DS_u_logic_Uvzvx4,
      ADR4 => u_CORTEXM0DS_u_logic_Tqc3z4_26838,
      ADR3 => u_CORTEXM0DS_u_logic_Zyovx4,
      ADR5 => u_CORTEXM0DS_u_logic_J6i2z4_26161,
      O => u_CORTEXM0DS_u_logic_R3nvx4
    );
  u_CORTEXM0DS_u_logic_Lul2z4 : X_FF
    generic map(
      LOC => "SLICE_X41Y94",
      INIT => '0'
    )
    port map (
      CE => VCC,
      CLK => NlwBufferSignal_u_CORTEXM0DS_u_logic_Lul2z4_CLK,
      I => u_CORTEXM0DS_u_logic_Syhvx4,
      O => u_CORTEXM0DS_u_logic_Lul2z4_27342,
      RST => u_CORTEXM0DS_u_logic_hreset_n_inv,
      SET => GND
    );
  u_CORTEXM0DS_u_logic_Syhvx41 : X_LUT6
    generic map(
      LOC => "SLICE_X41Y94",
      INIT => X"31F530F033FF0000"
    )
    port map (
      ADR3 => u_CORTEXM0DS_u_logic_Jsa2z4,
      ADR0 => u_CORTEXM0DS_u_logic_Yz4wx4,
      ADR2 => u_CORTEXM0DS_u_logic_D9ovx4,
      ADR4 => u_CORTEXM0DS_u_logic_Lul2z4_27342,
      ADR1 => u_CORTEXM0DS_u_logic_Fsyvx4,
      ADR5 => HWDATA(15),
      O => u_CORTEXM0DS_u_logic_Syhvx4
    );
  u_CORTEXM0DS_u_logic_Mmux_H3ivx4112 : X_LUT6
    generic map(
      LOC => "SLICE_X41Y94",
      INIT => X"77F733F355F500F0"
    )
    port map (
      ADR1 => u_CORTEXM0DS_u_logic_Y9l2z4_26535,
      ADR0 => u_CORTEXM0DS_u_logic_Lul2z4_27342,
      ADR3 => u_CORTEXM0DS_u_logic_Wuq2z4_27736,
      ADR2 => u_CORTEXM0DS_u_logic_Gzhvx4,
      ADR5 => u_CORTEXM0DS_u_logic_I0ivx4,
      ADR4 => u_CORTEXM0DS_u_logic_Syhvx4,
      O => u_CORTEXM0DS_u_logic_Mmux_H3ivx4111_27232
    );
  u_CORTEXM0DS_u_logic_Ztc3z4_u_CORTEXM0DS_u_logic_Ztc3z4_BMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => N44_pack_9,
      O => N44
    );
  u_CORTEXM0DS_u_logic_K0wwx4_0_2_SW0 : X_LUT6
    generic map(
      LOC => "SLICE_X42Y89",
      INIT => X"7777777777777777"
    )
    port map (
      ADR5 => '1',
      ADR4 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR1 => u_CORTEXM0DS_u_logic_Ztc3z4_26730,
      ADR0 => u_CORTEXM0DS_u_logic_Gxk2z4_26731,
      O => N825
    );
  u_CORTEXM0DS_u_logic_Ztc3z4 : X_FF
    generic map(
      LOC => "SLICE_X42Y89",
      INIT => '0'
    )
    port map (
      CE => VCC,
      CLK => NlwBufferSignal_u_CORTEXM0DS_u_logic_Ztc3z4_CLK,
      I => u_CORTEXM0DS_u_logic_Cknvx4,
      O => u_CORTEXM0DS_u_logic_Ztc3z4_26730,
      RST => u_CORTEXM0DS_u_logic_hreset_n_inv,
      SET => GND
    );
  u_CORTEXM0DS_u_logic_Cknvx41 : X_LUT6
    generic map(
      LOC => "SLICE_X42Y89",
      INIT => X"F0F0F0F070F0F8F0"
    )
    port map (
      ADR0 => u_CORTEXM0DS_u_logic_Y9t2z4_26894,
      ADR3 => u_CORTEXM0DS_u_logic_M5tvx4,
      ADR1 => u_CORTEXM0DS_u_logic_K3l2z4_26158,
      ADR2 => u_CORTEXM0DS_u_logic_Ztc3z4_26730,
      ADR5 => u_CORTEXM0DS_u_logic_Zhyvx4,
      ADR4 => u_CORTEXM0DS_u_logic_J6i2z4_26161,
      O => u_CORTEXM0DS_u_logic_Cknvx4
    );
  u_CORTEXM0DS_u_logic_D1ivx4_SW0 : X_LUT6
    generic map(
      LOC => "SLICE_X42Y89",
      INIT => X"5FFF00A05FFF00A0"
    )
    port map (
      ADR1 => '1',
      ADR4 => u_CORTEXM0DS_u_logic_F4c3z4_26659,
      ADR0 => u_CORTEXM0DS_u_logic_Ts5wx4,
      ADR2 => u_CORTEXM0DS_u_logic_K3l2z4_26158,
      ADR3 => u_CORTEXM0DS_u_logic_J6i2z4_26161,
      ADR5 => '1',
      O => N42
    );
  u_CORTEXM0DS_u_logic_T2ivx4_SW0 : X_LUT5
    generic map(
      LOC => "SLICE_X42Y89",
      INIT => X"4CEC4CEC"
    )
    port map (
      ADR1 => u_CORTEXM0DS_u_logic_Gxk2z4_26731,
      ADR4 => '1',
      ADR0 => u_CORTEXM0DS_u_logic_Ts5wx4,
      ADR2 => u_CORTEXM0DS_u_logic_K3l2z4_26158,
      ADR3 => u_CORTEXM0DS_u_logic_J6i2z4_26161,
      O => N44_pack_9
    );
  u_CORTEXM0DS_u_logic_Gxk2z4 : X_FF
    generic map(
      LOC => "SLICE_X42Y89",
      INIT => '0'
    )
    port map (
      CE => VCC,
      CLK => NlwBufferSignal_u_CORTEXM0DS_u_logic_Gxk2z4_CLK,
      I => u_CORTEXM0DS_u_logic_T2ivx4_27716,
      O => u_CORTEXM0DS_u_logic_Gxk2z4_26731,
      RST => u_CORTEXM0DS_u_logic_hreset_n_inv,
      SET => GND
    );
  u_CORTEXM0DS_u_logic_T2ivx4 : X_LUT6
    generic map(
      LOC => "SLICE_X42Y89",
      INIT => X"7770777707000000"
    )
    port map (
      ADR2 => u_CORTEXM0DS_u_logic_Zhyvx4,
      ADR0 => u_CORTEXM0DS_u_logic_Fsyvx4,
      ADR1 => u_CORTEXM0DS_u_logic_K9ovx4,
      ADR5 => u_CORTEXM0DS_u_logic_Gxk2z4_26731,
      ADR4 => u_CORTEXM0DS_u_logic_Y9t2z4_26894,
      ADR3 => N44,
      O => u_CORTEXM0DS_u_logic_T2ivx4_27716
    );
  u_CORTEXM0DS_u_logic_Tqs2z4 : X_FF
    generic map(
      LOC => "SLICE_X41Y93",
      INIT => '0'
    )
    port map (
      CE => u_CORTEXM0DS_u_logic_Qztvx4,
      CLK => NlwBufferSignal_u_CORTEXM0DS_u_logic_Tqs2z4_CLK,
      I => NlwBufferSignal_u_CORTEXM0DS_u_logic_Tqs2z4_IN,
      O => u_CORTEXM0DS_u_logic_Tqs2z4_26861,
      RST => u_CORTEXM0DS_u_logic_hreset_n_inv,
      SET => GND
    );
  u_CORTEXM0DS_u_logic_U5pwx43_SW3 : X_LUT6
    generic map(
      LOC => "SLICE_X41Y93",
      INIT => X"A000FF55A000FF55"
    )
    port map (
      ADR5 => '1',
      ADR1 => '1',
      ADR3 => u_CORTEXM0DS_u_logic_N10xx4,
      ADR0 => u_CORTEXM0DS_u_logic_Jjuwx41_26663,
      ADR2 => u_CORTEXM0DS_u_logic_Jjuwx42_26662,
      ADR4 => u_CORTEXM0DS_u_logic_F40xx4,
      O => N466
    );
  u_CORTEXM0DS_u_logic_Azs2z4 : X_FF
    generic map(
      LOC => "SLICE_X41Y95",
      INIT => '0'
    )
    port map (
      CE => u_CORTEXM0DS_u_logic_Qztvx4,
      CLK => NlwBufferSignal_u_CORTEXM0DS_u_logic_Azs2z4_CLK,
      I => NlwBufferSignal_u_CORTEXM0DS_u_logic_Azs2z4_IN,
      O => u_CORTEXM0DS_u_logic_Azs2z4_27423,
      RST => u_CORTEXM0DS_u_logic_hreset_n_inv,
      SET => GND
    );
  u_CORTEXM0DS_u_logic_hwdata_o_29_1 : X_LUT6
    generic map(
      LOC => "SLICE_X41Y95",
      INIT => X"505C0000737F0000"
    )
    port map (
      ADR4 => u_CORTEXM0DS_u_logic_Y9t2z4_26894,
      ADR5 => u_CORTEXM0DS_u_logic_Rtpvx4,
      ADR1 => u_CORTEXM0DS_u_logic_Qr42z4_27355,
      ADR2 => u_CORTEXM0DS_u_logic_Oq42z4,
      ADR3 => u_CORTEXM0DS_u_logic_Hf4xx4_Of4xx4_AND_5191_o,
      ADR0 => u_CORTEXM0DS_u_logic_Hc1wx4,
      O => HWDATA(29)
    );
  u_CORTEXM0DS_u_logic_Bus2z4 : X_FF
    generic map(
      LOC => "SLICE_X41Y95",
      INIT => '0'
    )
    port map (
      CE => u_CORTEXM0DS_u_logic_Qztvx4,
      CLK => NlwBufferSignal_u_CORTEXM0DS_u_logic_Bus2z4_CLK,
      I => NlwBufferSignal_u_CORTEXM0DS_u_logic_Bus2z4_IN,
      O => u_CORTEXM0DS_u_logic_Bus2z4_25942,
      RST => u_CORTEXM0DS_u_logic_hreset_n_inv,
      SET => GND
    );
  u_CORTEXM0DS_u_logic_Zad3z4 : X_FF
    generic map(
      LOC => "SLICE_X43Y89",
      INIT => '0'
    )
    port map (
      CE => u_CORTEXM0DS_u_logic_Z0uvx4,
      CLK => NlwBufferSignal_u_CORTEXM0DS_u_logic_Zad3z4_CLK,
      I => NlwBufferSignal_u_CORTEXM0DS_u_logic_Zad3z4_IN,
      O => u_CORTEXM0DS_u_logic_Zad3z4_26733,
      RST => u_CORTEXM0DS_u_logic_hreset_n_inv,
      SET => GND
    );
  u_CORTEXM0DS_u_logic_Mmux_Yizwx411 : X_LUT6
    generic map(
      LOC => "SLICE_X43Y93",
      INIT => X"22F700FF227700FF"
    )
    port map (
      ADR4 => u_CORTEXM0DS_u_logic_Nnc3z4_27152,
      ADR5 => u_CORTEXM0DS_u_logic_Lee3z4_27825,
      ADR2 => u_CORTEXM0DS_u_logic_Ble3z4_27824,
      ADR0 => u_CORTEXM0DS_u_logic_Ipn2z4_27823,
      ADR1 => u_CORTEXM0DS_u_logic_Svs2z4_27616,
      ADR3 => u_CORTEXM0DS_u_logic_Azs2z4_27423,
      O => u_CORTEXM0DS_u_logic_Yizwx4
    );
  u_CORTEXM0DS_u_logic_Viuwx46_SW2 : X_LUT6
    generic map(
      LOC => "SLICE_X43Y93",
      INIT => X"FFC0F050FFCFF050"
    )
    port map (
      ADR5 => u_CORTEXM0DS_u_logic_Bus2z4_25942,
      ADR0 => u_CORTEXM0DS_u_logic_Jxs2z4_26738,
      ADR4 => N264,
      ADR1 => N914,
      ADR2 => u_CORTEXM0DS_u_logic_T1i2z4_11_L0i2z4_11_AND_4596_o,
      ADR3 => u_CORTEXM0DS_u_logic_Yizwx4,
      O => N508
    );
  u_CORTEXM0DS_u_logic_Odzwx4_Vdzwx4_AND_4574_o2_u_CORTEXM0DS_u_logic_Odzwx4_Vdzwx4_AND_4574_o2_CMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => u_CORTEXM0DS_u_logic_T5zwx4,
      O => u_CORTEXM0DS_u_logic_T5zwx4_0
    );
  u_CORTEXM0DS_u_logic_Mmux_T5zwx411 : X_MUX2
    generic map(
      LOC => "SLICE_X42Y94"
    )
    port map (
      IA => N1250,
      IB => N1251,
      O => u_CORTEXM0DS_u_logic_T5zwx4,
      SEL => u_CORTEXM0DS_u_logic_Viuwx4
    );
  u_CORTEXM0DS_u_logic_Mmux_T5zwx411_F : X_LUT6
    generic map(
      LOC => "SLICE_X42Y94",
      INIT => X"50DF10FF505F505F"
    )
    port map (
      ADR3 => u_CORTEXM0DS_u_logic_Jxs2z4_26738,
      ADR0 => u_CORTEXM0DS_u_logic_Bus2z4_25942,
      ADR1 => u_CORTEXM0DS_u_logic_Svs2z4_27616,
      ADR4 => u_CORTEXM0DS_u_logic_Azs2z4_27423,
      ADR2 => N264,
      ADR5 => u_CORTEXM0DS_u_logic_T1i2z4_11_L0i2z4_11_AND_4596_o,
      O => N1250
    );
  u_CORTEXM0DS_u_logic_Mmux_T5zwx411_G : X_LUT6
    generic map(
      LOC => "SLICE_X42Y94",
      INIT => X"1D551D5555555555"
    )
    port map (
      ADR4 => '1',
      ADR3 => u_CORTEXM0DS_u_logic_H2f3z4_26857,
      ADR2 => u_CORTEXM0DS_u_logic_Gcb3z4_25941,
      ADR1 => u_CORTEXM0DS_u_logic_T8f3z4_26858,
      ADR0 => u_CORTEXM0DS_u_logic_Kss2z4_26741,
      ADR5 => u_CORTEXM0DS_u_logic_Nyvwx4_1(8),
      O => N1251
    );
  u_CORTEXM0DS_u_logic_Odzwx4_Vdzwx4_AND_4574_o2 : X_LUT6
    generic map(
      LOC => "SLICE_X42Y94",
      INIT => X"DDFF5577FCFFF0F3"
    )
    port map (
      ADR3 => u_CORTEXM0DS_u_logic_Iazwx4,
      ADR2 => N468,
      ADR4 => u_CORTEXM0DS_u_logic_Ngzwx4,
      ADR0 => N469,
      ADR1 => u_CORTEXM0DS_u_logic_Pazwx4,
      ADR5 => u_CORTEXM0DS_u_logic_Viuwx4,
      O => u_CORTEXM0DS_u_logic_Odzwx4_Vdzwx4_AND_4574_o2_26540
    );
  u_CORTEXM0DS_u_logic_Viuwx46 : X_LUT6
    generic map(
      LOC => "SLICE_X42Y94",
      INIT => X"8F8F0F0F88AA0000"
    )
    port map (
      ADR0 => u_CORTEXM0DS_u_logic_Vve3z4_26534,
      ADR4 => u_CORTEXM0DS_u_logic_Y9l2z4_26535,
      ADR5 => u_CORTEXM0DS_u_logic_Nyvwx4,
      ADR3 => N508,
      ADR1 => u_CORTEXM0DS_u_logic_Viuwx44_26538,
      ADR2 => N509,
      O => u_CORTEXM0DS_u_logic_Viuwx4
    );
  u_CORTEXM0DS_u_logic_Viuwx46_SW0 : X_LUT6
    generic map(
      LOC => "SLICE_X42Y92",
      INIT => X"FEFAEEAAFCF0CC00"
    )
    port map (
      ADR1 => u_CORTEXM0DS_u_logic_Y9l2z4_26535,
      ADR3 => u_CORTEXM0DS_u_logic_Vve3z4_26534,
      ADR5 => u_CORTEXM0DS_u_logic_Ble3z4_27824,
      ADR0 => u_CORTEXM0DS_u_logic_Lee3z4_27825,
      ADR4 => u_CORTEXM0DS_u_logic_Nnc3z4_27152,
      ADR2 => u_CORTEXM0DS_u_logic_Ipn2z4_27823,
      O => N1575
    );
  u_CORTEXM0DS_u_logic_Y9l2z4 : X_FF
    generic map(
      LOC => "SLICE_X42Y92",
      INIT => '0'
    )
    port map (
      CE => VCC,
      CLK => NlwBufferSignal_u_CORTEXM0DS_u_logic_Y9l2z4_CLK,
      I => u_CORTEXM0DS_u_logic_I0ivx4,
      O => u_CORTEXM0DS_u_logic_Y9l2z4_26535,
      RST => u_CORTEXM0DS_u_logic_hreset_n_inv,
      SET => GND
    );
  u_CORTEXM0DS_u_logic_I0ivx41 : X_LUT6
    generic map(
      LOC => "SLICE_X42Y92",
      INIT => X"3133F5FF2020A0A0"
    )
    port map (
      ADR1 => u_CORTEXM0DS_u_logic_Mxa2z4,
      ADR3 => u_CORTEXM0DS_u_logic_Yz4wx4,
      ADR2 => u_CORTEXM0DS_u_logic_D9ovx4,
      ADR5 => u_CORTEXM0DS_u_logic_Y9l2z4_26535,
      ADR4 => u_CORTEXM0DS_u_logic_Fsyvx4,
      ADR0 => HWDATA(9),
      O => u_CORTEXM0DS_u_logic_I0ivx4
    );
  u_CORTEXM0DS_u_logic_Nyvwx4_8_1 : X_LUT6
    generic map(
      LOC => "SLICE_X43Y94",
      INIT => X"F3FFFFFF71FFFFFF"
    )
    port map (
      ADR3 => u_CORTEXM0DS_u_logic_Vve3z4_26534,
      ADR4 => u_CORTEXM0DS_u_logic_Y9l2z4_26535,
      ADR0 => u_CORTEXM0DS_u_logic_Gcb3z4_25941,
      ADR5 => u_CORTEXM0DS_u_logic_Kss2z4_26741,
      ADR1 => u_CORTEXM0DS_u_logic_Kkb3z4_26860,
      ADR2 => u_CORTEXM0DS_u_logic_Tqs2z4_26861,
      O => u_CORTEXM0DS_u_logic_Nyvwx4_1(8)
    );
  u_CORTEXM0DS_u_logic_Nyvwx4_8_2 : X_LUT6
    generic map(
      LOC => "SLICE_X43Y94",
      INIT => X"F0000000F0000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR5 => '1',
      ADR3 => u_CORTEXM0DS_u_logic_H2f3z4_26857,
      ADR2 => u_CORTEXM0DS_u_logic_T8f3z4_26858,
      ADR4 => u_CORTEXM0DS_u_logic_Nyvwx4_1(8),
      O => u_CORTEXM0DS_u_logic_Nyvwx4
    );
  u_CORTEXM0DS_u_logic_T8f3z4 : X_FF
    generic map(
      LOC => "SLICE_X42Y91",
      INIT => '0'
    )
    port map (
      CE => VCC,
      CLK => NlwBufferSignal_u_CORTEXM0DS_u_logic_T8f3z4_CLK,
      I => u_CORTEXM0DS_u_logic_P0ivx4,
      O => u_CORTEXM0DS_u_logic_T8f3z4_26858,
      RST => u_CORTEXM0DS_u_logic_hreset_n_inv,
      SET => GND
    );
  u_CORTEXM0DS_u_logic_P0ivx41 : X_LUT6
    generic map(
      LOC => "SLICE_X42Y91",
      INIT => X"0F07FF770C00CC00"
    )
    port map (
      ADR2 => u_CORTEXM0DS_u_logic_Wgb2z4_Cdb2z4_AND_6610_o,
      ADR0 => u_CORTEXM0DS_u_logic_Yz4wx4,
      ADR3 => u_CORTEXM0DS_u_logic_D9ovx4,
      ADR5 => u_CORTEXM0DS_u_logic_T8f3z4_26858,
      ADR4 => u_CORTEXM0DS_u_logic_Fsyvx4,
      ADR1 => HWDATA(8),
      O => u_CORTEXM0DS_u_logic_P0ivx4
    );
  u_CORTEXM0DS_u_logic_Mmux_Ihzwx411_SW0 : X_LUT6
    generic map(
      LOC => "SLICE_X43Y92",
      INIT => X"00F0FFFF00FF0FFF"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR4 => u_CORTEXM0DS_u_logic_Jxs2z4_26738,
      ADR3 => u_CORTEXM0DS_u_logic_Bus2z4_25942,
      ADR5 => u_CORTEXM0DS_u_logic_Svs2z4_27616,
      ADR2 => u_CORTEXM0DS_u_logic_Azs2z4_27423,
      O => N914
    );
  u_CORTEXM0DS_u_logic_Viuwx46_SW1 : X_LUT6
    generic map(
      LOC => "SLICE_X43Y95",
      INIT => X"FFC0C0C0FFC0C0C0"
    )
    port map (
      ADR0 => '1',
      ADR5 => '1',
      ADR1 => u_CORTEXM0DS_u_logic_Ble3z4_27824,
      ADR2 => u_CORTEXM0DS_u_logic_Lee3z4_27825,
      ADR3 => u_CORTEXM0DS_u_logic_Nnc3z4_27152,
      ADR4 => u_CORTEXM0DS_u_logic_Ipn2z4_27823,
      O => N1576
    );
  u_CORTEXM0DS_u_logic_C7zwx4_J7zwx4_AND_4564_o3_SW3 : X_LUT6
    generic map(
      LOC => "SLICE_X43Y95",
      INIT => X"FFF7FFF7FFFFFFFF"
    )
    port map (
      ADR4 => '1',
      ADR0 => u_CORTEXM0DS_u_logic_Aqp2z4_26195,
      ADR1 => u_CORTEXM0DS_u_logic_Hzj2z4_26197,
      ADR5 => u_CORTEXM0DS_u_logic_V6zwx4,
      ADR2 => u_CORTEXM0DS_u_logic_Pazwx4,
      ADR3 => N633,
      O => N1652
    );
  u_CORTEXM0DS_u_logic_Odzwx4_Vdzwx4_AND_4574_o3_SW0 : X_LUT6
    generic map(
      LOC => "SLICE_X43Y95",
      INIT => X"FF00FFAACDC8EFEA"
    )
    port map (
      ADR1 => N1576,
      ADR3 => N1575,
      ADR0 => u_CORTEXM0DS_u_logic_Nyvwx4,
      ADR2 => N508,
      ADR5 => u_CORTEXM0DS_u_logic_Viuwx44_26538,
      ADR4 => N509,
      O => N633
    );
  u_CORTEXM0DS_u_logic_C7zwx4_J7zwx4_AND_4564_o4_SW0 : X_LUT6
    generic map(
      LOC => "SLICE_X43Y95",
      INIT => X"FFFFFFFFFFFFF888"
    )
    port map (
      ADR0 => u_CORTEXM0DS_u_logic_Jsc3z4_27341,
      ADR3 => u_CORTEXM0DS_u_logic_Tqc3z4_26838,
      ADR1 => u_CORTEXM0DS_u_logic_Lul2z4_27342,
      ADR2 => u_CORTEXM0DS_u_logic_Rym2z4_26840,
      ADR5 => u_CORTEXM0DS_u_logic_Pazwx4,
      ADR4 => N633,
      O => N458
    );
  u_CORTEXM0DS_u_logic_Wuq2z4_u_CORTEXM0DS_u_logic_Wuq2z4_CMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => u_CORTEXM0DS_u_logic_Mczwx4,
      O => u_CORTEXM0DS_u_logic_Mczwx4_0
    );
  u_CORTEXM0DS_u_logic_Mmux_Mczwx411 : X_MUX2
    generic map(
      LOC => "SLICE_X42Y95"
    )
    port map (
      IA => N1262,
      IB => N1263,
      O => u_CORTEXM0DS_u_logic_Mczwx4,
      SEL => u_CORTEXM0DS_u_logic_Viuwx4
    );
  u_CORTEXM0DS_u_logic_Mmux_Mczwx411_F : X_LUT6
    generic map(
      LOC => "SLICE_X42Y95",
      INIT => X"51115555DDDD5555"
    )
    port map (
      ADR0 => u_CORTEXM0DS_u_logic_Azs2z4_27423,
      ADR4 => u_CORTEXM0DS_u_logic_Ipn2z4_27823,
      ADR2 => u_CORTEXM0DS_u_logic_Lee3z4_27825,
      ADR3 => u_CORTEXM0DS_u_logic_Ble3z4_27824,
      ADR1 => u_CORTEXM0DS_u_logic_Nnc3z4_27152,
      ADR5 => u_CORTEXM0DS_u_logic_Svs2z4_27616,
      O => N1262
    );
  u_CORTEXM0DS_u_logic_Mmux_Mczwx411_G : X_LUT6
    generic map(
      LOC => "SLICE_X42Y95",
      INIT => X"00A000005FFFFFFF"
    )
    port map (
      ADR1 => '1',
      ADR2 => u_CORTEXM0DS_u_logic_H2f3z4_26857,
      ADR4 => u_CORTEXM0DS_u_logic_T8f3z4_26858,
      ADR3 => u_CORTEXM0DS_u_logic_Kkb3z4_26860,
      ADR5 => u_CORTEXM0DS_u_logic_Tqs2z4_26861,
      ADR0 => u_CORTEXM0DS_u_logic_Nyvwx4_1(8),
      O => N1263
    );
  u_CORTEXM0DS_u_logic_Wuq2z4 : X_FF
    generic map(
      LOC => "SLICE_X42Y95",
      INIT => '0'
    )
    port map (
      CE => VCC,
      CLK => NlwBufferSignal_u_CORTEXM0DS_u_logic_Wuq2z4_CLK,
      I => u_CORTEXM0DS_u_logic_Gzhvx4,
      O => u_CORTEXM0DS_u_logic_Wuq2z4_27736,
      RST => u_CORTEXM0DS_u_logic_hreset_n_inv,
      SET => GND
    );
  u_CORTEXM0DS_u_logic_Gzhvx41 : X_LUT6
    generic map(
      LOC => "SLICE_X42Y95",
      INIT => X"0BBB0AAA0FFF0000"
    )
    port map (
      ADR2 => u_CORTEXM0DS_u_logic_Qsa2z4,
      ADR1 => u_CORTEXM0DS_u_logic_Yz4wx4,
      ADR0 => u_CORTEXM0DS_u_logic_D9ovx4,
      ADR4 => u_CORTEXM0DS_u_logic_Wuq2z4_27736,
      ADR3 => u_CORTEXM0DS_u_logic_Fsyvx4,
      ADR5 => HWDATA(13),
      O => u_CORTEXM0DS_u_logic_Gzhvx4
    );
  u_CORTEXM0DS_u_logic_H2f3z4 : X_FF
    generic map(
      LOC => "SLICE_X42Y95",
      INIT => '0'
    )
    port map (
      CE => VCC,
      CLK => NlwBufferSignal_u_CORTEXM0DS_u_logic_H2f3z4_CLK,
      I => u_CORTEXM0DS_u_logic_B2nvx4,
      O => u_CORTEXM0DS_u_logic_H2f3z4_26857,
      RST => u_CORTEXM0DS_u_logic_hreset_n_inv,
      SET => GND
    );
  u_CORTEXM0DS_u_logic_B2nvx41 : X_LUT6
    generic map(
      LOC => "SLICE_X42Y95",
      INIT => X"3FFFFFFF00C00000"
    )
    port map (
      ADR0 => '1',
      ADR4 => u_CORTEXM0DS_u_logic_M5tvx4,
      ADR2 => u_CORTEXM0DS_u_logic_K3l2z4_26158,
      ADR5 => u_CORTEXM0DS_u_logic_H2f3z4_26857,
      ADR1 => HWDATA(8),
      ADR3 => u_CORTEXM0DS_u_logic_J6i2z4_26161,
      O => u_CORTEXM0DS_u_logic_B2nvx4
    );
  u_CORTEXM0DS_u_logic_Gyvwx4_10_Q : X_LUT6
    generic map(
      LOC => "SLICE_X42Y93",
      INIT => X"8C00EF00FF00FF00"
    )
    port map (
      ADR2 => u_CORTEXM0DS_u_logic_Bus2z4_25942,
      ADR0 => u_CORTEXM0DS_u_logic_Jxs2z4_26738,
      ADR1 => u_CORTEXM0DS_u_logic_Azs2z4_27423,
      ADR4 => u_CORTEXM0DS_u_logic_Svs2z4_27616,
      ADR3 => N264,
      ADR5 => u_CORTEXM0DS_u_logic_T1i2z4_11_L0i2z4_11_AND_4596_o,
      O => u_CORTEXM0DS_u_logic_Gyvwx4
    );
  u_CORTEXM0DS_u_logic_Viuwx46_SW3 : X_LUT6
    generic map(
      LOC => "SLICE_X42Y93",
      INIT => X"FAC8A080F0C00000"
    )
    port map (
      ADR5 => u_CORTEXM0DS_u_logic_Gcb3z4_25941,
      ADR2 => u_CORTEXM0DS_u_logic_Kkb3z4_26860,
      ADR1 => u_CORTEXM0DS_u_logic_T1i2z4_11_L0i2z4_11_AND_4596_o,
      ADR4 => u_CORTEXM0DS_u_logic_Yizwx4,
      ADR0 => u_CORTEXM0DS_u_logic_Ihzwx4,
      ADR3 => u_CORTEXM0DS_u_logic_Gyvwx4,
      O => N509
    );
  u_CORTEXM0DS_u_logic_Viuwx44 : X_LUT6
    generic map(
      LOC => "SLICE_X42Y93",
      INIT => X"0011007700550077"
    )
    port map (
      ADR2 => '1',
      ADR1 => u_CORTEXM0DS_u_logic_Kss2z4_26741,
      ADR0 => u_CORTEXM0DS_u_logic_Tqs2z4_26861,
      ADR4 => u_CORTEXM0DS_u_logic_Yizwx4,
      ADR5 => u_CORTEXM0DS_u_logic_Ihzwx4,
      ADR3 => u_CORTEXM0DS_u_logic_Nyvwx4,
      O => u_CORTEXM0DS_u_logic_Viuwx44_26538
    );
  u_CORTEXM0DS_u_logic_Mmux_Ihzwx411 : X_LUT6
    generic map(
      LOC => "SLICE_X42Y93",
      INIT => X"0000F7338CCCFFFF"
    )
    port map (
      ADR4 => u_CORTEXM0DS_u_logic_Jxs2z4_26738,
      ADR5 => u_CORTEXM0DS_u_logic_Bus2z4_25942,
      ADR2 => u_CORTEXM0DS_u_logic_Svs2z4_27616,
      ADR0 => u_CORTEXM0DS_u_logic_Azs2z4_27423,
      ADR1 => N264,
      ADR3 => u_CORTEXM0DS_u_logic_T1i2z4_11_L0i2z4_11_AND_4596_o,
      O => u_CORTEXM0DS_u_logic_Ihzwx4
    );
  NlwBufferBlock_u_CORTEXM0DS_u_logic_Madd_n16585_cy_12_DI_0_Q : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => u_CORTEXM0DS_u_logic_I0cvx4,
      O => NlwBufferSignal_u_CORTEXM0DS_u_logic_Madd_n16585_cy_12_DI_0_Q
    );
  NlwBufferBlock_u_CORTEXM0DS_u_logic_Madd_n16585_cy_12_DI_2_Q : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => u_CORTEXM0DS_u_logic_C3cvx4,
      O => NlwBufferSignal_u_CORTEXM0DS_u_logic_Madd_n16585_cy_12_DI_2_Q
    );
  NlwBufferBlock_u_CORTEXM0DS_u_logic_Madd_n16585_cy_12_DI_3_Q : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => u_CORTEXM0DS_u_logic_N4cvx4,
      O => NlwBufferSignal_u_CORTEXM0DS_u_logic_Madd_n16585_cy_12_DI_3_Q
    );
  NlwBufferBlock_u_CORTEXM0DS_u_logic_Madd_n16585_cy_16_DI_0_Q : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => u_CORTEXM0DS_u_logic_Y5cvx4,
      O => NlwBufferSignal_u_CORTEXM0DS_u_logic_Madd_n16585_cy_16_DI_0_Q
    );
  NlwBufferBlock_u_CORTEXM0DS_u_logic_Madd_n16585_cy_20_DI_3_Q : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => u_CORTEXM0DS_u_logic_Xfcvx4,
      O => NlwBufferSignal_u_CORTEXM0DS_u_logic_Madd_n16585_cy_20_DI_3_Q
    );
  NlwBufferBlock_u_CORTEXM0DS_u_logic_Madd_n16585_cy_32_DI_0_Q : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => u_CORTEXM0DS_u_logic_Sscvx4,
      O => NlwBufferSignal_u_CORTEXM0DS_u_logic_Madd_n16585_cy_32_DI_0_Q
    );
  NlwBufferBlock_u_CORTEXM0DS_u_logic_Madd_n16585_cy_32_DI_3_Q : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => u_CORTEXM0DS_u_logic_Zwcvx4,
      O => NlwBufferSignal_u_CORTEXM0DS_u_logic_Madd_n16585_cy_32_DI_3_Q
    );
  NlwBufferBlock_u_CORTEXM0DS_u_logic_Madd_n16585_cy_24_DI_1_Q : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => u_CORTEXM0DS_u_logic_Ticvx4,
      O => NlwBufferSignal_u_CORTEXM0DS_u_logic_Madd_n16585_cy_24_DI_1_Q
    );
  NlwBufferBlock_ahbmo_hwdata_1_OBUF_I : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => HWDATA(1),
      O => NlwBufferSignal_ahbmo_hwdata_1_OBUF_I
    );
  NlwBufferBlock_u_CORTEXM0DS_u_logic_Madd_n16585_cy_28_DI_1_Q : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => u_CORTEXM0DS_u_logic_Locvx4,
      O => NlwBufferSignal_u_CORTEXM0DS_u_logic_Madd_n16585_cy_28_DI_1_Q
    );
  NlwBufferBlock_ahbmo_hsize_1_OBUF_I : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => HSIZE(1),
      O => NlwBufferSignal_ahbmo_hsize_1_OBUF_I
    );
  NlwBufferBlock_ahbmo_hwdata_2_OBUF_I : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => HWDATA_2_0,
      O => NlwBufferSignal_ahbmo_hwdata_2_OBUF_I
    );
  NlwBufferBlock_ahbmo_hsize_0_OBUF_I : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => HSIZE_0_0,
      O => NlwBufferSignal_ahbmo_hsize_0_OBUF_I
    );
  NlwBufferBlock_ahbmo_hwrite_OBUF_I : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => HWRITE,
      O => NlwBufferSignal_ahbmo_hwrite_OBUF_I
    );
  NlwBufferBlock_ahbmo_hwdata_0_OBUF_I : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => HWDATA(0),
      O => NlwBufferSignal_ahbmo_hwdata_0_OBUF_I
    );
  NlwBufferBlock_ahbmo_hwdata_16_OBUF_I : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => HWDATA(16),
      O => NlwBufferSignal_ahbmo_hwdata_16_OBUF_I
    );
  NlwBufferBlock_ahbmo_hwdata_21_OBUF_I : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => HWDATA(21),
      O => NlwBufferSignal_ahbmo_hwdata_21_OBUF_I
    );
  NlwBufferBlock_ahbmo_hwdata_24_OBUF_I : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => HWDATA(24),
      O => NlwBufferSignal_ahbmo_hwdata_24_OBUF_I
    );
  NlwBufferBlock_ahbmo_hwdata_14_OBUF_I : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => HWDATA(14),
      O => NlwBufferSignal_ahbmo_hwdata_14_OBUF_I
    );
  NlwBufferBlock_ahbmo_hwdata_31_OBUF_I : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => HWDATA(31),
      O => NlwBufferSignal_ahbmo_hwdata_31_OBUF_I
    );
  NlwBufferBlock_ahbmo_hwdata_10_OBUF_I : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => HWDATA(10),
      O => NlwBufferSignal_ahbmo_hwdata_10_OBUF_I
    );
  NlwBufferBlock_ahbmo_hwdata_22_OBUF_I : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => HWDATA(22),
      O => NlwBufferSignal_ahbmo_hwdata_22_OBUF_I
    );
  NlwBufferBlock_ahbmo_hwdata_6_OBUF_I : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => HWDATA_6_0,
      O => NlwBufferSignal_ahbmo_hwdata_6_OBUF_I
    );
  NlwBufferBlock_ahbmo_hwdata_30_OBUF_I : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => HWDATA(30),
      O => NlwBufferSignal_ahbmo_hwdata_30_OBUF_I
    );
  NlwBufferBlock_ahbmo_hwdata_11_OBUF_I : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => HWDATA(11),
      O => NlwBufferSignal_ahbmo_hwdata_11_OBUF_I
    );
  NlwBufferBlock_ahbmo_hwdata_15_OBUF_I : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => HWDATA(15),
      O => NlwBufferSignal_ahbmo_hwdata_15_OBUF_I
    );
  NlwBufferBlock_ahbmo_hwdata_8_OBUF_I : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => HWDATA(8),
      O => NlwBufferSignal_ahbmo_hwdata_8_OBUF_I
    );
  NlwBufferBlock_ahbmo_hwdata_12_OBUF_I : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => HWDATA(12),
      O => NlwBufferSignal_ahbmo_hwdata_12_OBUF_I
    );
  NlwBufferBlock_ahbmo_hwdata_9_OBUF_I : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => HWDATA(9),
      O => NlwBufferSignal_ahbmo_hwdata_9_OBUF_I
    );
  NlwBufferBlock_ahbmo_hwdata_20_OBUF_I : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => HWDATA(20),
      O => NlwBufferSignal_ahbmo_hwdata_20_OBUF_I
    );
  NlwBufferBlock_ahbmo_hwdata_13_OBUF_I : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => HWDATA(13),
      O => NlwBufferSignal_ahbmo_hwdata_13_OBUF_I
    );
  NlwBufferBlock_ahbmo_hwdata_3_OBUF_I : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => HWDATA(3),
      O => NlwBufferSignal_ahbmo_hwdata_3_OBUF_I
    );
  NlwBufferBlock_ahbmo_hwdata_5_OBUF_I : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => HWDATA(5),
      O => NlwBufferSignal_ahbmo_hwdata_5_OBUF_I
    );
  NlwBufferBlock_ahbmo_hwdata_23_OBUF_I : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => HWDATA(23),
      O => NlwBufferSignal_ahbmo_hwdata_23_OBUF_I
    );
  NlwBufferBlock_ahbmo_hwdata_4_OBUF_I : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => HWDATA_4_0,
      O => NlwBufferSignal_ahbmo_hwdata_4_OBUF_I
    );
  NlwBufferBlock_ahbmo_hwdata_7_OBUF_I : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => HWDATA(7),
      O => NlwBufferSignal_ahbmo_hwdata_7_OBUF_I
    );
  NlwBufferBlock_ahbmo_hwdata_17_OBUF_I : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => HWDATA(17),
      O => NlwBufferSignal_ahbmo_hwdata_17_OBUF_I
    );
  NlwBufferBlock_ahbmo_hwdata_25_OBUF_I : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => HWDATA(25),
      O => NlwBufferSignal_ahbmo_hwdata_25_OBUF_I
    );
  NlwBufferBlock_ahbmo_hwdata_19_OBUF_I : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => HWDATA(19),
      O => NlwBufferSignal_ahbmo_hwdata_19_OBUF_I
    );
  NlwBufferBlock_ahbmo_hwdata_27_OBUF_I : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => HWDATA(27),
      O => NlwBufferSignal_ahbmo_hwdata_27_OBUF_I
    );
  NlwBufferBlock_ahbmo_hwdata_18_OBUF_I : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => HWDATA(18),
      O => NlwBufferSignal_ahbmo_hwdata_18_OBUF_I
    );
  NlwBufferBlock_ahbmo_hwdata_26_OBUF_I : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => HWDATA(26),
      O => NlwBufferSignal_ahbmo_hwdata_26_OBUF_I
    );
  NlwBufferBlock_ahbmo_htrans_1_OBUF_I : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => ahbmo_htrans_1_OBUF_28248,
      O => NlwBufferSignal_ahbmo_htrans_1_OBUF_I
    );
  NlwBufferBlock_ahbmo_hwdata_29_OBUF_I : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => HWDATA(29),
      O => NlwBufferSignal_ahbmo_hwdata_29_OBUF_I
    );
  NlwBufferBlock_ahbmo_hwdata_28_OBUF_I : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => HWDATA(28),
      O => NlwBufferSignal_ahbmo_hwdata_28_OBUF_I
    );
  NlwBufferBlock_led_group04_OBUF_I : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => led_group04_OBUF_28438,
      O => NlwBufferSignal_led_group04_OBUF_I
    );
  NlwBufferBlock_ahbmo_haddr_10_OBUF_I : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => HADDR(10),
      O => NlwBufferSignal_ahbmo_haddr_10_OBUF_I
    );
  NlwBufferBlock_ahbmo_haddr_24_OBUF_I : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => HADDR(24),
      O => NlwBufferSignal_ahbmo_haddr_24_OBUF_I
    );
  NlwBufferBlock_ahbmo_haddr_13_OBUF_I : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => HADDR(13),
      O => NlwBufferSignal_ahbmo_haddr_13_OBUF_I
    );
  NlwBufferBlock_ahbmo_haddr_17_OBUF_I : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => HADDR(17),
      O => NlwBufferSignal_ahbmo_haddr_17_OBUF_I
    );
  NlwBufferBlock_ahbmo_haddr_16_OBUF_I : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => HADDR(16),
      O => NlwBufferSignal_ahbmo_haddr_16_OBUF_I
    );
  NlwBufferBlock_ahbmo_haddr_29_OBUF_I : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => HADDR(29),
      O => NlwBufferSignal_ahbmo_haddr_29_OBUF_I
    );
  NlwBufferBlock_ahbmo_haddr_12_OBUF_I : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => HADDR(12),
      O => NlwBufferSignal_ahbmo_haddr_12_OBUF_I
    );
  NlwBufferBlock_ahbmo_haddr_11_OBUF_I : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => HADDR(11),
      O => NlwBufferSignal_ahbmo_haddr_11_OBUF_I
    );
  NlwBufferBlock_ahbmo_haddr_21_OBUF_I : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => HADDR(21),
      O => NlwBufferSignal_ahbmo_haddr_21_OBUF_I
    );
  NlwBufferBlock_ahbmo_haddr_18_OBUF_I : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => HADDR(18),
      O => NlwBufferSignal_ahbmo_haddr_18_OBUF_I
    );
  NlwBufferBlock_ahbmo_haddr_31_OBUF_I : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => HADDR(31),
      O => NlwBufferSignal_ahbmo_haddr_31_OBUF_I
    );
  NlwBufferBlock_ahbmo_haddr_25_OBUF_I : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => HADDR(25),
      O => NlwBufferSignal_ahbmo_haddr_25_OBUF_I
    );
  NlwBufferBlock_ahbmo_haddr_20_OBUF_I : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => HADDR(20),
      O => NlwBufferSignal_ahbmo_haddr_20_OBUF_I
    );
  NlwBufferBlock_ahbmo_haddr_22_OBUF_I : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => HADDR(22),
      O => NlwBufferSignal_ahbmo_haddr_22_OBUF_I
    );
  NlwBufferBlock_ahbmo_haddr_19_OBUF_I : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => HADDR(19),
      O => NlwBufferSignal_ahbmo_haddr_19_OBUF_I
    );
  NlwBufferBlock_ahbmo_haddr_28_OBUF_I : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => HADDR(28),
      O => NlwBufferSignal_ahbmo_haddr_28_OBUF_I
    );
  NlwBufferBlock_ahbmo_haddr_0_OBUF_I : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => HADDR_0_0,
      O => NlwBufferSignal_ahbmo_haddr_0_OBUF_I
    );
  NlwBufferBlock_ahbmo_haddr_15_OBUF_I : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => HADDR(15),
      O => NlwBufferSignal_ahbmo_haddr_15_OBUF_I
    );
  NlwBufferBlock_ahbmo_haddr_26_OBUF_I : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => HADDR(26),
      O => NlwBufferSignal_ahbmo_haddr_26_OBUF_I
    );
  NlwBufferBlock_ahbmo_haddr_14_OBUF_I : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => HADDR(14),
      O => NlwBufferSignal_ahbmo_haddr_14_OBUF_I
    );
  NlwBufferBlock_ahbmo_haddr_27_OBUF_I : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => HADDR(27),
      O => NlwBufferSignal_ahbmo_haddr_27_OBUF_I
    );
  NlwBufferBlock_ahbmo_haddr_23_OBUF_I : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => HADDR(23),
      O => NlwBufferSignal_ahbmo_haddr_23_OBUF_I
    );
  NlwBufferBlock_ahbmo_haddr_30_OBUF_I : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => HADDR(30),
      O => NlwBufferSignal_ahbmo_haddr_30_OBUF_I
    );
  NlwBufferBlock_ahbmo_haddr_5_OBUF_I : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => HADDR(5),
      O => NlwBufferSignal_ahbmo_haddr_5_OBUF_I
    );
  NlwBufferBlock_ahbmo_haddr_1_OBUF_I : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => HADDR(1),
      O => NlwBufferSignal_ahbmo_haddr_1_OBUF_I
    );
  NlwBufferBlock_ahbmo_haddr_2_OBUF_I : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => HADDR(2),
      O => NlwBufferSignal_ahbmo_haddr_2_OBUF_I
    );
  NlwBufferBlock_ahbmo_haddr_8_OBUF_I : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => HADDR(8),
      O => NlwBufferSignal_ahbmo_haddr_8_OBUF_I
    );
  NlwBufferBlock_ahbmo_haddr_3_OBUF_I : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => HADDR(3),
      O => NlwBufferSignal_ahbmo_haddr_3_OBUF_I
    );
  NlwBufferBlock_ahbmo_haddr_4_OBUF_I : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => HADDR(4),
      O => NlwBufferSignal_ahbmo_haddr_4_OBUF_I
    );
  NlwBufferBlock_ahbmo_haddr_6_OBUF_I : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => HADDR(6),
      O => NlwBufferSignal_ahbmo_haddr_6_OBUF_I
    );
  NlwBufferBlock_ahbmo_haddr_9_OBUF_I : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => HADDR(9),
      O => NlwBufferSignal_ahbmo_haddr_9_OBUF_I
    );
  NlwBufferBlock_ahbmo_haddr_7_OBUF_I : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => HADDR(7),
      O => NlwBufferSignal_ahbmo_haddr_7_OBUF_I
    );
  NlwBufferBlock_ahbmo_hbusreq_OBUF_I : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => u_ahb_bridge_u_state_machine_dmai_start_26289,
      O => NlwBufferSignal_ahbmo_hbusreq_OBUF_I
    );
  NlwBufferBlock_clkm_BUFGP_BUFG_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP_IBUFG_0,
      O => NlwBufferSignal_clkm_BUFGP_BUFG_IN
    );
  NlwBufferBlock_u_CORTEXM0DS_u_logic_K1z2z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_u_CORTEXM0DS_u_logic_K1z2z4_CLK
    );
  NlwBufferBlock_u_CORTEXM0DS_u_logic_Nsk2z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_u_CORTEXM0DS_u_logic_Nsk2z4_CLK
    );
  NlwBufferBlock_u_CORTEXM0DS_u_logic_Fzl2z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_u_CORTEXM0DS_u_logic_Fzl2z4_CLK
    );
  NlwBufferBlock_u_CORTEXM0DS_u_logic_I2t2z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_u_CORTEXM0DS_u_logic_I2t2z4_CLK
    );
  NlwBufferBlock_u_CORTEXM0DS_u_logic_I6z2z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_u_CORTEXM0DS_u_logic_I6z2z4_CLK
    );
  NlwBufferBlock_u_CORTEXM0DS_u_logic_Uup2z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_u_CORTEXM0DS_u_logic_Uup2z4_CLK
    );
  NlwBufferBlock_u_CORTEXM0DS_u_logic_W7z2z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_u_CORTEXM0DS_u_logic_W7z2z4_CLK
    );
  NlwBufferBlock_u_CORTEXM0DS_u_logic_Q713z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_u_CORTEXM0DS_u_logic_Q713z4_CLK
    );
  NlwBufferBlock_u_CORTEXM0DS_u_logic_Q713z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => u_CORTEXM0DS_u_logic_Cr1wx4,
      O => NlwBufferSignal_u_CORTEXM0DS_u_logic_Q713z4_IN
    );
  NlwBufferBlock_u_CORTEXM0DS_u_logic_Qi03z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_u_CORTEXM0DS_u_logic_Qi03z4_CLK
    );
  NlwBufferBlock_u_CORTEXM0DS_u_logic_Qi03z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => u_CORTEXM0DS_u_logic_Qppvx4,
      O => NlwBufferSignal_u_CORTEXM0DS_u_logic_Qi03z4_IN
    );
  NlwBufferBlock_u_CORTEXM0DS_u_logic_Ek03z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_u_CORTEXM0DS_u_logic_Ek03z4_CLK
    );
  NlwBufferBlock_u_CORTEXM0DS_u_logic_Ek03z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => u_CORTEXM0DS_u_logic_G5qvx4,
      O => NlwBufferSignal_u_CORTEXM0DS_u_logic_Ek03z4_IN
    );
  NlwBufferBlock_u_CORTEXM0DS_u_logic_To23z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_u_CORTEXM0DS_u_logic_To23z4_CLK
    );
  NlwBufferBlock_u_CORTEXM0DS_u_logic_To23z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => u_CORTEXM0DS_u_logic_Qppvx4,
      O => NlwBufferSignal_u_CORTEXM0DS_u_logic_To23z4_IN
    );
  NlwBufferBlock_u_CORTEXM0DS_u_logic_Ow43z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_u_CORTEXM0DS_u_logic_Ow43z4_CLK
    );
  NlwBufferBlock_u_CORTEXM0DS_u_logic_Ow43z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => u_CORTEXM0DS_u_logic_Cr1wx4,
      O => NlwBufferSignal_u_CORTEXM0DS_u_logic_Ow43z4_IN
    );
  NlwBufferBlock_u_CORTEXM0DS_u_logic_Auk2z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_u_CORTEXM0DS_u_logic_Auk2z4_CLK
    );
  NlwBufferBlock_u_CORTEXM0DS_u_logic_Pdi2z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_u_CORTEXM0DS_u_logic_Pdi2z4_CLK
    );
  NlwBufferBlock_u_CORTEXM0DS_u_logic_Npk2z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_u_CORTEXM0DS_u_logic_Npk2z4_CLK
    );
  NlwBufferBlock_u_CORTEXM0DS_u_logic_Yfn2z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_u_CORTEXM0DS_u_logic_Yfn2z4_CLK
    );
  NlwBufferBlock_u_CORTEXM0DS_u_logic_Yfn2z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => u_CORTEXM0DS_u_logic_Cr1wx4,
      O => NlwBufferSignal_u_CORTEXM0DS_u_logic_Yfn2z4_IN
    );
  NlwBufferBlock_u_CORTEXM0DS_u_logic_Xuw2z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_u_CORTEXM0DS_u_logic_Xuw2z4_CLK
    );
  NlwBufferBlock_u_CORTEXM0DS_u_logic_Ark2z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_u_CORTEXM0DS_u_logic_Ark2z4_CLK
    );
  NlwBufferBlock_u_CORTEXM0DS_u_logic_K9z2z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_u_CORTEXM0DS_u_logic_K9z2z4_CLK
    );
  NlwBufferBlock_u_CORTEXM0DS_u_logic_Emi2z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_u_CORTEXM0DS_u_logic_Emi2z4_CLK
    );
  NlwBufferBlock_u_CORTEXM0DS_u_logic_O5t2z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_u_CORTEXM0DS_u_logic_O5t2z4_CLK
    );
  NlwBufferBlock_u_CORTEXM0DS_u_logic_Pet2z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_u_CORTEXM0DS_u_logic_Pet2z4_CLK
    );
  NlwBufferBlock_u_CORTEXM0DS_u_logic_Ckw2z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_u_CORTEXM0DS_u_logic_Ckw2z4_CLK
    );
  NlwBufferBlock_u_CORTEXM0DS_u_logic_O5t2z4_1_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_u_CORTEXM0DS_u_logic_O5t2z4_1_CLK
    );
  NlwBufferBlock_u_CORTEXM0DS_u_logic_O5t2z4_1_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => u_CORTEXM0DS_u_logic_Ushvx4,
      O => NlwBufferSignal_u_CORTEXM0DS_u_logic_O5t2z4_1_IN
    );
  NlwBufferBlock_u_CORTEXM0DS_u_logic_Ffj2z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_u_CORTEXM0DS_u_logic_Ffj2z4_CLK
    );
  NlwBufferBlock_u_CORTEXM0DS_u_logic_Z853z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_u_CORTEXM0DS_u_logic_Z853z4_CLK
    );
  NlwBufferBlock_u_CORTEXM0DS_u_logic_Z853z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => u_CORTEXM0DS_u_logic_G5qvx4,
      O => NlwBufferSignal_u_CORTEXM0DS_u_logic_Z853z4_IN
    );
  NlwBufferBlock_u_CORTEXM0DS_u_logic_Ydw2z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_u_CORTEXM0DS_u_logic_Ydw2z4_CLK
    );
  NlwBufferBlock_u_CORTEXM0DS_u_logic_L753z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_u_CORTEXM0DS_u_logic_L753z4_CLK
    );
  NlwBufferBlock_u_CORTEXM0DS_u_logic_L753z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => u_CORTEXM0DS_u_logic_Qppvx4,
      O => NlwBufferSignal_u_CORTEXM0DS_u_logic_L753z4_IN
    );
  NlwBufferBlock_u_CORTEXM0DS_u_logic_Kf13z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_u_CORTEXM0DS_u_logic_Kf13z4_CLK
    );
  NlwBufferBlock_u_CORTEXM0DS_u_logic_Kf13z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => u_CORTEXM0DS_u_logic_Qppvx4,
      O => NlwBufferSignal_u_CORTEXM0DS_u_logic_Kf13z4_IN
    );
  NlwBufferBlock_u_CORTEXM0DS_u_logic_Swy2z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_u_CORTEXM0DS_u_logic_Swy2z4_CLK
    );
  NlwBufferBlock_u_CORTEXM0DS_u_logic_Rxl2z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_u_CORTEXM0DS_u_logic_Rxl2z4_CLK
    );
  NlwBufferBlock_u_CORTEXM0DS_u_logic_Wai2z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_u_CORTEXM0DS_u_logic_Wai2z4_CLK
    );
  NlwBufferBlock_u_CORTEXM0DS_u_logic_Mfw2z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_u_CORTEXM0DS_u_logic_Mfw2z4_CLK
    );
  NlwBufferBlock_u_CORTEXM0DS_u_logic_Xly2z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_u_CORTEXM0DS_u_logic_Xly2z4_CLK
    );
  NlwBufferBlock_u_CORTEXM0DS_u_logic_C3z2z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_u_CORTEXM0DS_u_logic_C3z2z4_CLK
    );
  NlwBufferBlock_u_CORTEXM0DS_u_logic_Fij2z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_u_CORTEXM0DS_u_logic_Fij2z4_CLK
    );
  NlwBufferBlock_u_CORTEXM0DS_u_logic_Gju2z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_u_CORTEXM0DS_u_logic_Gju2z4_CLK
    );
  NlwBufferBlock_u_CORTEXM0DS_u_logic_Gju2z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => u_CORTEXM0DS_u_logic_Cr1wx4,
      O => NlwBufferSignal_u_CORTEXM0DS_u_logic_Gju2z4_IN
    );
  NlwBufferBlock_u_CORTEXM0DS_u_logic_X563z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_u_CORTEXM0DS_u_logic_X563z4_CLK
    );
  NlwBufferBlock_u_CORTEXM0DS_u_logic_X563z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => u_CORTEXM0DS_u_logic_Cr1wx4,
      O => NlwBufferSignal_u_CORTEXM0DS_u_logic_X563z4_IN
    );
  NlwBufferBlock_u_CORTEXM0DS_u_logic_Cyq2z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_u_CORTEXM0DS_u_logic_Cyq2z4_CLK
    );
  NlwBufferBlock_u_CORTEXM0DS_u_logic_Qz33z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_u_CORTEXM0DS_u_logic_Qz33z4_CLK
    );
  NlwBufferBlock_u_CORTEXM0DS_u_logic_Qz33z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => u_CORTEXM0DS_u_logic_G5qvx4,
      O => NlwBufferSignal_u_CORTEXM0DS_u_logic_Qz33z4_IN
    );
  NlwBufferBlock_u_CORTEXM0DS_u_logic_Jky2z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_u_CORTEXM0DS_u_logic_Jky2z4_CLK
    );
  NlwBufferBlock_u_CORTEXM0DS_u_logic_Pty2z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_u_CORTEXM0DS_u_logic_Pty2z4_CLK
    );
  NlwBufferBlock_u_CORTEXM0DS_u_logic_Bsy2z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_u_CORTEXM0DS_u_logic_Bsy2z4_CLK
    );
  NlwBufferBlock_u_CORTEXM0DS_u_logic_Urw2z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_u_CORTEXM0DS_u_logic_Urw2z4_CLK
    );
  NlwBufferBlock_u_CORTEXM0DS_u_logic_Hq23z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_u_CORTEXM0DS_u_logic_Hq23z4_CLK
    );
  NlwBufferBlock_u_CORTEXM0DS_u_logic_Hq23z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => u_CORTEXM0DS_u_logic_G5qvx4,
      O => NlwBufferSignal_u_CORTEXM0DS_u_logic_Hq23z4_IN
    );
  NlwBufferBlock_u_CORTEXM0DS_u_logic_Ixh3z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_u_CORTEXM0DS_u_logic_Ixh3z4_CLK
    );
  NlwBufferBlock_u_CORTEXM0DS_u_logic_Ixh3z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => u_CORTEXM0DS_u_logic_Xl0wx4_26466,
      O => NlwBufferSignal_u_CORTEXM0DS_u_logic_Ixh3z4_IN
    );
  NlwBufferBlock_u_CORTEXM0DS_u_logic_Itw2z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_u_CORTEXM0DS_u_logic_Itw2z4_CLK
    );
  NlwBufferBlock_u_CORTEXM0DS_u_logic_Yg13z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_u_CORTEXM0DS_u_logic_Yg13z4_CLK
    );
  NlwBufferBlock_u_CORTEXM0DS_u_logic_Yg13z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => u_CORTEXM0DS_u_logic_G5qvx4,
      O => NlwBufferSignal_u_CORTEXM0DS_u_logic_Yg13z4_IN
    );
  NlwBufferBlock_u_CORTEXM0DS_u_logic_Ilf3z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_u_CORTEXM0DS_u_logic_Ilf3z4_CLK
    );
  NlwBufferBlock_u_CORTEXM0DS_u_logic_Ilf3z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => u_CORTEXM0DS_u_logic_Fa2wx4,
      O => NlwBufferSignal_u_CORTEXM0DS_u_logic_Ilf3z4_IN
    );
  NlwBufferBlock_u_CORTEXM0DS_u_logic_Gf73z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_u_CORTEXM0DS_u_logic_Gf73z4_CLK
    );
  NlwBufferBlock_u_CORTEXM0DS_u_logic_Gf73z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => u_CORTEXM0DS_u_logic_Cr1wx4,
      O => NlwBufferSignal_u_CORTEXM0DS_u_logic_Gf73z4_IN
    );
  NlwBufferBlock_u_CORTEXM0DS_u_logic_Wa03z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_u_CORTEXM0DS_u_logic_Wa03z4_CLK
    );
  NlwBufferBlock_u_CORTEXM0DS_u_logic_Wa03z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => u_CORTEXM0DS_u_logic_Cr1wx4,
      O => NlwBufferSignal_u_CORTEXM0DS_u_logic_Wa03z4_IN
    );
  NlwBufferBlock_u_CORTEXM0DS_u_logic_Zcn2z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_u_CORTEXM0DS_u_logic_Zcn2z4_CLK
    );
  NlwBufferBlock_u_CORTEXM0DS_u_logic_Lq03z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_u_CORTEXM0DS_u_logic_Lq03z4_CLK
    );
  NlwBufferBlock_u_CORTEXM0DS_u_logic_Lq03z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => u_CORTEXM0DS_u_logic_Oszvx4_25880,
      O => NlwBufferSignal_u_CORTEXM0DS_u_logic_Lq03z4_IN
    );
  NlwBufferBlock_u_CORTEXM0DS_u_logic_Ytm2z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_u_CORTEXM0DS_u_logic_Ytm2z4_CLK
    );
  NlwBufferBlock_u_CORTEXM0DS_u_logic_Ytm2z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => u_CORTEXM0DS_u_logic_Oszvx4_25880,
      O => NlwBufferSignal_u_CORTEXM0DS_u_logic_Ytm2z4_IN
    );
  NlwBufferBlock_u_CORTEXM0DS_u_logic_Po83z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_u_CORTEXM0DS_u_logic_Po83z4_CLK
    );
  NlwBufferBlock_u_CORTEXM0DS_u_logic_Po83z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => u_CORTEXM0DS_u_logic_Cr1wx4,
      O => NlwBufferSignal_u_CORTEXM0DS_u_logic_Po83z4_IN
    );
  NlwBufferBlock_u_CORTEXM0DS_u_logic_Gqw2z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_u_CORTEXM0DS_u_logic_Gqw2z4_CLK
    );
  NlwBufferBlock_u_CORTEXM0DS_u_logic_Fpi2z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_u_CORTEXM0DS_u_logic_Fpi2z4_CLK
    );
  NlwBufferBlock_u_CORTEXM0DS_u_logic_Fpi2z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => u_CORTEXM0DS_u_logic_Fa2wx4,
      O => NlwBufferSignal_u_CORTEXM0DS_u_logic_Fpi2z4_IN
    );
  NlwBufferBlock_u_CORTEXM0DS_u_logic_Knz2z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_u_CORTEXM0DS_u_logic_Knz2z4_CLK
    );
  NlwBufferBlock_u_CORTEXM0DS_u_logic_Knz2z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => u_CORTEXM0DS_u_logic_G5qvx4,
      O => NlwBufferSignal_u_CORTEXM0DS_u_logic_Knz2z4_IN
    );
  NlwBufferBlock_u_CORTEXM0DS_u_logic_Mof3z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_u_CORTEXM0DS_u_logic_Mof3z4_CLK
    );
  NlwBufferBlock_u_CORTEXM0DS_u_logic_Mof3z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => u_CORTEXM0DS_u_logic_Fa2wx4,
      O => NlwBufferSignal_u_CORTEXM0DS_u_logic_Mof3z4_IN
    );
  NlwBufferBlock_u_CORTEXM0DS_u_logic_Tki2z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_u_CORTEXM0DS_u_logic_Tki2z4_CLK
    );
  NlwBufferBlock_u_CORTEXM0DS_u_logic_Dvy2z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_u_CORTEXM0DS_u_logic_Dvy2z4_CLK
    );
  NlwBufferBlock_u_CORTEXM0DS_u_logic_Ftf3z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_u_CORTEXM0DS_u_logic_Ftf3z4_CLK
    );
  NlwBufferBlock_u_CORTEXM0DS_u_logic_Ftf3z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => u_CORTEXM0DS_u_logic_Fa2wx4,
      O => NlwBufferSignal_u_CORTEXM0DS_u_logic_Ftf3z4_IN
    );
  NlwBufferBlock_u_CORTEXM0DS_u_logic_Ldf3z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_u_CORTEXM0DS_u_logic_Ldf3z4_CLK
    );
  NlwBufferBlock_u_CORTEXM0DS_u_logic_Ldf3z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => u_CORTEXM0DS_u_logic_Fa2wx4,
      O => NlwBufferSignal_u_CORTEXM0DS_u_logic_Ldf3z4_IN
    );
  NlwBufferBlock_u_CORTEXM0DS_u_logic_Xmf3z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_u_CORTEXM0DS_u_logic_Xmf3z4_CLK
    );
  NlwBufferBlock_u_CORTEXM0DS_u_logic_Xmf3z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => u_CORTEXM0DS_u_logic_Fa2wx4,
      O => NlwBufferSignal_u_CORTEXM0DS_u_logic_Xmf3z4_IN
    );
  NlwBufferBlock_u_CORTEXM0DS_u_logic_Aok2z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_u_CORTEXM0DS_u_logic_Aok2z4_CLK
    );
  NlwBufferBlock_u_CORTEXM0DS_u_logic_Mhn2z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_u_CORTEXM0DS_u_logic_Mhn2z4_CLK
    );
  NlwBufferBlock_u_CORTEXM0DS_u_logic_Mhn2z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => u_CORTEXM0DS_u_logic_Cr1wx4,
      O => NlwBufferSignal_u_CORTEXM0DS_u_logic_Mhn2z4_IN
    );
  NlwBufferBlock_u_CORTEXM0DS_u_logic_U5x2z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_u_CORTEXM0DS_u_logic_U5x2z4_CLK
    );
  NlwBufferBlock_u_detectorbus_instFF_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_u_detectorbus_instFF_CLK
    );
  NlwBufferBlock_u_CORTEXM0DS_u_logic_Qlw2z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_u_CORTEXM0DS_u_logic_Qlw2z4_CLK
    );
  NlwBufferBlock_u_CORTEXM0DS_u_logic_Tjf3z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_u_CORTEXM0DS_u_logic_Tjf3z4_CLK
    );
  NlwBufferBlock_u_CORTEXM0DS_u_logic_Tjf3z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => u_CORTEXM0DS_u_logic_Fa2wx4,
      O => NlwBufferSignal_u_CORTEXM0DS_u_logic_Tjf3z4_IN
    );
  NlwBufferBlock_u_CORTEXM0DS_u_logic_Ukt2z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_u_CORTEXM0DS_u_logic_Ukt2z4_CLK
    );
  NlwBufferBlock_u_CORTEXM0DS_u_logic_Ukt2z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => u_CORTEXM0DS_u_logic_Qppvx4,
      O => NlwBufferSignal_u_CORTEXM0DS_u_logic_Ukt2z4_IN
    );
  NlwBufferBlock_u_CORTEXM0DS_u_logic_Bqf3z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_u_CORTEXM0DS_u_logic_Bqf3z4_CLK
    );
  NlwBufferBlock_u_CORTEXM0DS_u_logic_Bqf3z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => u_CORTEXM0DS_u_logic_Fa2wx4,
      O => NlwBufferSignal_u_CORTEXM0DS_u_logic_Bqf3z4_IN
    );
  NlwBufferBlock_u_CORTEXM0DS_u_logic_Oiw2z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_u_CORTEXM0DS_u_logic_Oiw2z4_CLK
    );
  NlwBufferBlock_u_CORTEXM0DS_u_logic_Ka93z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_u_CORTEXM0DS_u_logic_Ka93z4_CLK
    );
  NlwBufferBlock_u_CORTEXM0DS_u_logic_Ka93z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => u_CORTEXM0DS_u_logic_C00wx4,
      O => NlwBufferSignal_u_CORTEXM0DS_u_logic_Ka93z4_IN
    );
  NlwBufferBlock_u_CORTEXM0DS_u_logic_Wbf3z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_u_CORTEXM0DS_u_logic_Wbf3z4_CLK
    );
  NlwBufferBlock_u_CORTEXM0DS_u_logic_Wbf3z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => u_CORTEXM0DS_u_logic_Fa2wx4,
      O => NlwBufferSignal_u_CORTEXM0DS_u_logic_Wbf3z4_IN
    );
  NlwBufferBlock_u_CORTEXM0DS_u_logic_Lny2z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_u_CORTEXM0DS_u_logic_Lny2z4_CLK
    );
  NlwBufferBlock_u_CORTEXM0DS_u_logic_Ajn2z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_u_CORTEXM0DS_u_logic_Ajn2z4_CLK
    );
  NlwBufferBlock_u_CORTEXM0DS_u_logic_Ajn2z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => u_CORTEXM0DS_u_logic_Cr1wx4,
      O => NlwBufferSignal_u_CORTEXM0DS_u_logic_Ajn2z4_IN
    );
  NlwBufferBlock_u_CORTEXM0DS_u_logic_Psv2z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_u_CORTEXM0DS_u_logic_Psv2z4_CLK
    );
  NlwBufferBlock_u_CORTEXM0DS_u_logic_Psv2z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => u_CORTEXM0DS_u_logic_Cr1wx4,
      O => NlwBufferSignal_u_CORTEXM0DS_u_logic_Psv2z4_IN
    );
  NlwBufferBlock_u_detectorbus_trigger_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => u_detectorbus_trigger_INV_u_detectorbus_triggerCLK,
      O => NlwBufferSignal_u_detectorbus_trigger_CLK
    );
  NlwBufferBlock_u_CORTEXM0DS_u_logic_Sgj2z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_u_CORTEXM0DS_u_logic_Sgj2z4_CLK
    );
  NlwBufferBlock_u_CORTEXM0DS_u_logic_H9i2z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_u_CORTEXM0DS_u_logic_H9i2z4_CLK
    );
  NlwBufferBlock_u_CORTEXM0DS_u_logic_Fn33z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_u_CORTEXM0DS_u_logic_Fn33z4_CLK
    );
  NlwBufferBlock_u_CORTEXM0DS_u_logic_Fn33z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => u_CORTEXM0DS_u_logic_Cr1wx4,
      O => NlwBufferSignal_u_CORTEXM0DS_u_logic_Fn33z4_IN
    );
  NlwBufferBlock_u_CORTEXM0DS_u_logic_Qzw2z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_u_CORTEXM0DS_u_logic_Qzw2z4_CLK
    );
  NlwBufferBlock_u_CORTEXM0DS_u_logic_Ft73z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_u_CORTEXM0DS_u_logic_Ft73z4_CLK
    );
  NlwBufferBlock_u_CORTEXM0DS_u_logic_Ft73z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => u_CORTEXM0DS_u_logic_F6zvx4,
      O => NlwBufferSignal_u_CORTEXM0DS_u_logic_Ft73z4_IN
    );
  NlwBufferBlock_u_CORTEXM0DS_u_logic_Cmn2z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_u_CORTEXM0DS_u_logic_Cmn2z4_CLK
    );
  NlwBufferBlock_u_CORTEXM0DS_u_logic_Cmn2z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => u_CORTEXM0DS_u_logic_Cr1wx4,
      O => NlwBufferSignal_u_CORTEXM0DS_u_logic_Cmn2z4_IN
    );
  NlwBufferBlock_u_CORTEXM0DS_u_logic_Eif3z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_u_CORTEXM0DS_u_logic_Eif3z4_CLK
    );
  NlwBufferBlock_u_CORTEXM0DS_u_logic_Eif3z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => u_CORTEXM0DS_u_logic_Fa2wx4,
      O => NlwBufferSignal_u_CORTEXM0DS_u_logic_Eif3z4_IN
    );
  NlwBufferBlock_u_CORTEXM0DS_u_logic_Yj43z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_u_CORTEXM0DS_u_logic_Yj43z4_CLK
    );
  NlwBufferBlock_u_CORTEXM0DS_u_logic_Mvm2z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_u_CORTEXM0DS_u_logic_Mvm2z4_CLK
    );
  NlwBufferBlock_u_CORTEXM0DS_u_logic_Mvm2z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => u_CORTEXM0DS_u_logic_Oszvx4_25880,
      O => NlwBufferSignal_u_CORTEXM0DS_u_logic_Mvm2z4_IN
    );
  NlwBufferBlock_u_CORTEXM0DS_u_logic_Wd23z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_u_CORTEXM0DS_u_logic_Wd23z4_CLK
    );
  NlwBufferBlock_u_CORTEXM0DS_u_logic_Wd23z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => u_CORTEXM0DS_u_logic_Cr1wx4,
      O => NlwBufferSignal_u_CORTEXM0DS_u_logic_Wd23z4_IN
    );
  NlwBufferBlock_u_CORTEXM0DS_u_logic_S2r2z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_u_CORTEXM0DS_u_logic_S2r2z4_CLK
    );
  NlwBufferBlock_u_CORTEXM0DS_u_logic_S2r2z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => u_CORTEXM0DS_u_logic_C00wx4,
      O => NlwBufferSignal_u_CORTEXM0DS_u_logic_S2r2z4_IN
    );
  NlwBufferBlock_u_CORTEXM0DS_u_logic_Skm2z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_u_CORTEXM0DS_u_logic_Skm2z4_CLK
    );
  NlwBufferBlock_u_CORTEXM0DS_u_logic_Skm2z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => u_CORTEXM0DS_u_logic_G5qvx4,
      O => NlwBufferSignal_u_CORTEXM0DS_u_logic_Skm2z4_IN
    );
  NlwBufferBlock_u_CORTEXM0DS_u_logic_Xyh3z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_u_CORTEXM0DS_u_logic_Xyh3z4_CLK
    );
  NlwBufferBlock_u_CORTEXM0DS_u_logic_Xyh3z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => u_CORTEXM0DS_u_logic_Xl0wx4_26466,
      O => NlwBufferSignal_u_CORTEXM0DS_u_logic_Xyh3z4_IN
    );
  NlwBufferBlock_u_CORTEXM0DS_u_logic_A9p2z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_u_CORTEXM0DS_u_logic_A9p2z4_CLK
    );
  NlwBufferBlock_u_CORTEXM0DS_u_logic_A9p2z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => u_CORTEXM0DS_u_logic_Xl0wx4_26466,
      O => NlwBufferSignal_u_CORTEXM0DS_u_logic_A9p2z4_IN
    );
  NlwBufferBlock_u_CORTEXM0DS_u_logic_E1r2z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_u_CORTEXM0DS_u_logic_E1r2z4_CLK
    );
  NlwBufferBlock_u_CORTEXM0DS_u_logic_E1r2z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => u_CORTEXM0DS_u_logic_C00wx4,
      O => NlwBufferSignal_u_CORTEXM0DS_u_logic_E1r2z4_IN
    );
  NlwBufferBlock_u_CORTEXM0DS_u_logic_U5r2z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_u_CORTEXM0DS_u_logic_U5r2z4_CLK
    );
  NlwBufferBlock_u_CORTEXM0DS_u_logic_U5r2z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => u_CORTEXM0DS_u_logic_C00wx4,
      O => NlwBufferSignal_u_CORTEXM0DS_u_logic_U5r2z4_IN
    );
  NlwBufferBlock_u_CORTEXM0DS_u_logic_Aff3z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_u_CORTEXM0DS_u_logic_Aff3z4_CLK
    );
  NlwBufferBlock_u_CORTEXM0DS_u_logic_Aff3z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => u_CORTEXM0DS_u_logic_Fa2wx4,
      O => NlwBufferSignal_u_CORTEXM0DS_u_logic_Aff3z4_IN
    );
  NlwBufferBlock_u_CORTEXM0DS_u_logic_Txj2z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_u_CORTEXM0DS_u_logic_Txj2z4_CLK
    );
  NlwBufferBlock_u_CORTEXM0DS_u_logic_Txj2z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => u_CORTEXM0DS_u_logic_Qppvx4,
      O => NlwBufferSignal_u_CORTEXM0DS_u_logic_Txj2z4_IN
    );
  NlwBufferBlock_u_CORTEXM0DS_u_logic_Vu93z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_u_CORTEXM0DS_u_logic_Vu93z4_CLK
    );
  NlwBufferBlock_u_CORTEXM0DS_u_logic_Vu93z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => u_CORTEXM0DS_u_logic_Cr1wx4,
      O => NlwBufferSignal_u_CORTEXM0DS_u_logic_Vu93z4_IN
    );
  NlwBufferBlock_u_detectorbus_rst_ff_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => u_detectorbus_GND_44_o_PWR_22_o_OR_1448_o1_INV_u_detectorbus_rst_ffCLK,
      O => NlwBufferSignal_u_detectorbus_rst_ff_CLK
    );
  NlwBufferBlock_u_CORTEXM0DS_u_logic_Fey2z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_u_CORTEXM0DS_u_logic_Fey2z4_CLK
    );
  NlwBufferBlock_u_CORTEXM0DS_u_logic_Rtz2z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_u_CORTEXM0DS_u_logic_Rtz2z4_CLK
    );
  NlwBufferBlock_u_CORTEXM0DS_u_logic_Rtz2z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => u_CORTEXM0DS_u_logic_Oszvx4_25880,
      O => NlwBufferSignal_u_CORTEXM0DS_u_logic_Rtz2z4_IN
    );
  NlwBufferBlock_u_CORTEXM0DS_u_logic_Qa43z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_u_CORTEXM0DS_u_logic_Qa43z4_CLK
    );
  NlwBufferBlock_u_CORTEXM0DS_u_logic_Qa43z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => u_CORTEXM0DS_u_logic_Oszvx4_25880,
      O => NlwBufferSignal_u_CORTEXM0DS_u_logic_Qa43z4_IN
    );
  NlwBufferBlock_u_CORTEXM0DS_u_logic_Cy33z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_u_CORTEXM0DS_u_logic_Cy33z4_CLK
    );
  NlwBufferBlock_u_CORTEXM0DS_u_logic_Cy33z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => u_CORTEXM0DS_u_logic_Qppvx4,
      O => NlwBufferSignal_u_CORTEXM0DS_u_logic_Cy33z4_IN
    );
  NlwBufferBlock_u_CORTEXM0DS_u_logic_Ksm2z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_u_CORTEXM0DS_u_logic_Ksm2z4_CLK
    );
  NlwBufferBlock_u_CORTEXM0DS_u_logic_Ksm2z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => u_CORTEXM0DS_u_logic_Oszvx4_25880,
      O => NlwBufferSignal_u_CORTEXM0DS_u_logic_Ksm2z4_IN
    );
  NlwBufferBlock_u_CORTEXM0DS_u_logic_Ufy2z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_u_CORTEXM0DS_u_logic_Ufy2z4_CLK
    );
  NlwBufferBlock_u_CORTEXM0DS_u_logic_Yzi2z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_u_CORTEXM0DS_u_logic_Yzi2z4_CLK
    );
  NlwBufferBlock_u_CORTEXM0DS_u_logic_Qrf3z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_u_CORTEXM0DS_u_logic_Qrf3z4_CLK
    );
  NlwBufferBlock_u_CORTEXM0DS_u_logic_Qrf3z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => u_CORTEXM0DS_u_logic_Fa2wx4,
      O => NlwBufferSignal_u_CORTEXM0DS_u_logic_Qrf3z4_IN
    );
  NlwBufferBlock_u_CORTEXM0DS_u_logic_Pgf3z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_u_CORTEXM0DS_u_logic_Pgf3z4_CLK
    );
  NlwBufferBlock_u_CORTEXM0DS_u_logic_Pgf3z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => u_CORTEXM0DS_u_logic_Fa2wx4,
      O => NlwBufferSignal_u_CORTEXM0DS_u_logic_Pgf3z4_IN
    );
  NlwBufferBlock_u_CORTEXM0DS_u_logic_Uu83z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_u_CORTEXM0DS_u_logic_Uu83z4_CLK
    );
  NlwBufferBlock_u_CORTEXM0DS_u_logic_Uu83z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => u_CORTEXM0DS_u_logic_F6zvx4,
      O => NlwBufferSignal_u_CORTEXM0DS_u_logic_Uu83z4_IN
    );
  NlwBufferBlock_u_CORTEXM0DS_u_logic_Wj63z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_u_CORTEXM0DS_u_logic_Wj63z4_CLK
    );
  NlwBufferBlock_u_CORTEXM0DS_u_logic_Wj63z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => u_CORTEXM0DS_u_logic_F6zvx4,
      O => NlwBufferSignal_u_CORTEXM0DS_u_logic_Wj63z4_IN
    );
  NlwBufferBlock_u_CORTEXM0DS_u_logic_U2x2z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_u_CORTEXM0DS_u_logic_U2x2z4_CLK
    );
  NlwBufferBlock_u_CORTEXM0DS_u_logic_Qdj2z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_u_CORTEXM0DS_u_logic_Qdj2z4_CLK
    );
  NlwBufferBlock_u_CORTEXM0DS_u_logic_Kw63z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_u_CORTEXM0DS_u_logic_Kw63z4_CLK
    );
  NlwBufferBlock_u_CORTEXM0DS_u_logic_Kw63z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => u_CORTEXM0DS_u_logic_C00wx4,
      O => NlwBufferSignal_u_CORTEXM0DS_u_logic_Kw63z4_IN
    );
  NlwBufferBlock_u_CORTEXM0DS_u_logic_Jcw2z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_u_CORTEXM0DS_u_logic_Jcw2z4_CLK
    );
  NlwBufferBlock_u_CORTEXM0DS_u_logic_I7r2z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_u_CORTEXM0DS_u_logic_I7r2z4_CLK
    );
  NlwBufferBlock_u_CORTEXM0DS_u_logic_I7r2z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => u_CORTEXM0DS_u_logic_C00wx4,
      O => NlwBufferSignal_u_CORTEXM0DS_u_logic_I7r2z4_IN
    );
  NlwBufferBlock_u_CORTEXM0DS_u_logic_K0u2z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_u_CORTEXM0DS_u_logic_K0u2z4_CLK
    );
  NlwBufferBlock_u_CORTEXM0DS_u_logic_K0u2z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => u_CORTEXM0DS_u_logic_C00wx4,
      O => NlwBufferSignal_u_CORTEXM0DS_u_logic_K0u2z4_IN
    );
  NlwBufferBlock_u_CORTEXM0DS_u_logic_T9v2z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_u_CORTEXM0DS_u_logic_T9v2z4_CLK
    );
  NlwBufferBlock_u_CORTEXM0DS_u_logic_T9v2z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => u_CORTEXM0DS_u_logic_C00wx4,
      O => NlwBufferSignal_u_CORTEXM0DS_u_logic_T9v2z4_IN
    );
  NlwBufferBlock_u_CORTEXM0DS_u_logic_Uuf3z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_u_CORTEXM0DS_u_logic_Uuf3z4_CLK
    );
  NlwBufferBlock_u_CORTEXM0DS_u_logic_Uuf3z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => u_CORTEXM0DS_u_logic_Fa2wx4,
      O => NlwBufferSignal_u_CORTEXM0DS_u_logic_Uuf3z4_IN
    );
  NlwBufferBlock_u_CORTEXM0DS_u_logic_Svk2z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_u_CORTEXM0DS_u_logic_Svk2z4_CLK
    );
  NlwBufferBlock_u_CORTEXM0DS_u_logic_Ecp2z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_u_CORTEXM0DS_u_logic_Ecp2z4_CLK
    );
  NlwBufferBlock_u_CORTEXM0DS_u_logic_Ecp2z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => u_CORTEXM0DS_u_logic_Xl0wx4_26466,
      O => NlwBufferSignal_u_CORTEXM0DS_u_logic_Ecp2z4_IN
    );
  NlwBufferBlock_u_CORTEXM0DS_u_logic_Zoy2z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_u_CORTEXM0DS_u_logic_Zoy2z4_CLK
    );
  NlwBufferBlock_u_CORTEXM0DS_u_logic_Qem2z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_u_CORTEXM0DS_u_logic_Qem2z4_CLK
    );
  NlwBufferBlock_u_CORTEXM0DS_u_logic_S4w2z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_u_CORTEXM0DS_u_logic_S4w2z4_CLK
    );
  NlwBufferBlock_u_CORTEXM0DS_u_logic_Hyy2z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_u_CORTEXM0DS_u_logic_Hyy2z4_CLK
    );
  NlwBufferBlock_u_CORTEXM0DS_u_logic_F1x2z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_u_CORTEXM0DS_u_logic_F1x2z4_CLK
    );
  NlwBufferBlock_u_CORTEXM0DS_u_logic_Nbm2z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_u_CORTEXM0DS_u_logic_Nbm2z4_CLK
    );
  NlwBufferBlock_u_CORTEXM0DS_u_logic_Dwl2z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_u_CORTEXM0DS_u_logic_Dwl2z4_CLK
    );
  NlwBufferBlock_u_CORTEXM0DS_u_logic_Byw2z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_u_CORTEXM0DS_u_logic_Byw2z4_CLK
    );
  NlwBufferBlock_u_CORTEXM0DS_u_logic_T583z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_u_CORTEXM0DS_u_logic_T583z4_CLK
    );
  NlwBufferBlock_u_CORTEXM0DS_u_logic_Rvu2z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_u_CORTEXM0DS_u_logic_Rvu2z4_CLK
    );
  NlwBufferBlock_u_CORTEXM0DS_u_logic_Rvu2z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => u_CORTEXM0DS_u_logic_G5qvx4,
      O => NlwBufferSignal_u_CORTEXM0DS_u_logic_Rvu2z4_IN
    );
  NlwBufferBlock_u_CORTEXM0DS_u_logic_G4r2z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_u_CORTEXM0DS_u_logic_G4r2z4_CLK
    );
  NlwBufferBlock_u_CORTEXM0DS_u_logic_G4r2z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => u_CORTEXM0DS_u_logic_C00wx4,
      O => NlwBufferSignal_u_CORTEXM0DS_u_logic_G4r2z4_IN
    );
  NlwBufferBlock_u_CORTEXM0DS_u_logic_It63z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_u_CORTEXM0DS_u_logic_It63z4_CLK
    );
  NlwBufferBlock_u_CORTEXM0DS_u_logic_It63z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => u_CORTEXM0DS_u_logic_Oszvx4_25880,
      O => NlwBufferSignal_u_CORTEXM0DS_u_logic_It63z4_IN
    );
  NlwBufferBlock_u_CORTEXM0DS_u_logic_Ixt2z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_u_CORTEXM0DS_u_logic_Ixt2z4_CLK
    );
  NlwBufferBlock_u_CORTEXM0DS_u_logic_Ixt2z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => u_CORTEXM0DS_u_logic_Oszvx4_25880,
      O => NlwBufferSignal_u_CORTEXM0DS_u_logic_Ixt2z4_IN
    );
  NlwBufferBlock_u_CORTEXM0DS_u_logic_Svk2z4_3_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_u_CORTEXM0DS_u_logic_Svk2z4_3_CLK
    );
  NlwBufferBlock_u_CORTEXM0DS_u_logic_Svk2z4_3_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => u_CORTEXM0DS_u_logic_Kxkwx4,
      O => NlwBufferSignal_u_CORTEXM0DS_u_logic_Svk2z4_3_IN
    );
  NlwBufferBlock_u_CORTEXM0DS_u_logic_Svk2z4_2_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_u_CORTEXM0DS_u_logic_Svk2z4_2_CLK
    );
  NlwBufferBlock_u_CORTEXM0DS_u_logic_Svk2z4_2_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => u_CORTEXM0DS_u_logic_Kxkwx4,
      O => NlwBufferSignal_u_CORTEXM0DS_u_logic_Svk2z4_2_IN
    );
  NlwBufferBlock_u_CORTEXM0DS_u_logic_Svk2z4_1_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_u_CORTEXM0DS_u_logic_Svk2z4_1_CLK
    );
  NlwBufferBlock_u_CORTEXM0DS_u_logic_Svk2z4_1_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => u_CORTEXM0DS_u_logic_Kxkwx4,
      O => NlwBufferSignal_u_CORTEXM0DS_u_logic_Svk2z4_1_IN
    );
  NlwBufferBlock_u_CORTEXM0DS_u_logic_Ejm2z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_u_CORTEXM0DS_u_logic_Ejm2z4_CLK
    );
  NlwBufferBlock_u_CORTEXM0DS_u_logic_Ejm2z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => u_CORTEXM0DS_u_logic_G5qvx4,
      O => NlwBufferSignal_u_CORTEXM0DS_u_logic_Ejm2z4_IN
    );
  NlwBufferBlock_u_CORTEXM0DS_u_logic_Dtj2z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_u_CORTEXM0DS_u_logic_Dtj2z4_CLK
    );
  NlwBufferBlock_u_CORTEXM0DS_u_logic_Dtj2z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => u_CORTEXM0DS_u_logic_Qppvx4,
      O => NlwBufferSignal_u_CORTEXM0DS_u_logic_Dtj2z4_IN
    );
  NlwBufferBlock_u_CORTEXM0DS_u_logic_Ruj2z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_u_CORTEXM0DS_u_logic_Ruj2z4_CLK
    );
  NlwBufferBlock_u_CORTEXM0DS_u_logic_Ruj2z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => u_CORTEXM0DS_u_logic_Qppvx4,
      O => NlwBufferSignal_u_CORTEXM0DS_u_logic_Ruj2z4_IN
    );
  NlwBufferBlock_u_CORTEXM0DS_u_logic_T1d3z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_u_CORTEXM0DS_u_logic_T1d3z4_CLK
    );
  NlwBufferBlock_u_CORTEXM0DS_u_logic_M4j2z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_u_CORTEXM0DS_u_logic_M4j2z4_CLK
    );
  NlwBufferBlock_u_CORTEXM0DS_u_logic_M4j2z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => u_CORTEXM0DS_u_logic_Fa2wx4,
      O => NlwBufferSignal_u_CORTEXM0DS_u_logic_M4j2z4_IN
    );
  NlwBufferBlock_u_CORTEXM0DS_u_logic_Kyi2z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_u_CORTEXM0DS_u_logic_Kyi2z4_CLK
    );
  NlwBufferBlock_u_CORTEXM0DS_u_logic_Rbi3z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_u_CORTEXM0DS_u_logic_Rbi3z4_CLK
    );
  NlwBufferBlock_u_CORTEXM0DS_u_logic_Yx73z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_u_CORTEXM0DS_u_logic_Yx73z4_CLK
    );
  NlwBufferBlock_u_CORTEXM0DS_u_logic_Yx73z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => u_CORTEXM0DS_u_logic_Uhzvx4_26526,
      O => NlwBufferSignal_u_CORTEXM0DS_u_logic_Yx73z4_IN
    );
  NlwBufferBlock_u_CORTEXM0DS_u_logic_Viy2z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_u_CORTEXM0DS_u_logic_Viy2z4_CLK
    );
  NlwBufferBlock_u_CORTEXM0DS_u_logic_Ht53z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_u_CORTEXM0DS_u_logic_Ht53z4_CLK
    );
  NlwBufferBlock_u_CORTEXM0DS_u_logic_Ht53z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => u_CORTEXM0DS_u_logic_Xl0wx4_26466,
      O => NlwBufferSignal_u_CORTEXM0DS_u_logic_Ht53z4_IN
    );
  NlwBufferBlock_u_CORTEXM0DS_u_logic_Y6i3z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_u_CORTEXM0DS_u_logic_Y6i3z4_CLK
    );
  NlwBufferBlock_u_CORTEXM0DS_u_logic_Y6i3z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => u_CORTEXM0DS_u_logic_F6zvx4,
      O => NlwBufferSignal_u_CORTEXM0DS_u_logic_Y6i3z4_IN
    );
  NlwBufferBlock_u_CORTEXM0DS_u_logic_Y6t2z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_u_CORTEXM0DS_u_logic_Y6t2z4_CLK
    );
  NlwBufferBlock_u_CORTEXM0DS_u_logic_Enw2z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_u_CORTEXM0DS_u_logic_Enw2z4_CLK
    );
  NlwBufferBlock_u_CORTEXM0DS_u_logic_Ahw2z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_u_CORTEXM0DS_u_logic_Ahw2z4_CLK
    );
  NlwBufferBlock_u_CORTEXM0DS_u_logic_Vaw2z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_u_CORTEXM0DS_u_logic_Vaw2z4_CLK
    );
  NlwBufferBlock_u_CORTEXM0DS_u_logic_Mww2z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_u_CORTEXM0DS_u_logic_Mww2z4_CLK
    );
  NlwBufferBlock_u_CORTEXM0DS_u_logic_E143z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_u_CORTEXM0DS_u_logic_E143z4_CLK
    );
  NlwBufferBlock_u_CORTEXM0DS_u_logic_E143z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => u_CORTEXM0DS_u_logic_F6zvx4,
      O => NlwBufferSignal_u_CORTEXM0DS_u_logic_E143z4_IN
    );
  NlwBufferBlock_u_CORTEXM0DS_u_logic_T1y2z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_u_CORTEXM0DS_u_logic_T1y2z4_CLK
    );
  NlwBufferBlock_u_CORTEXM0DS_u_logic_Koj2z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_u_CORTEXM0DS_u_logic_Koj2z4_CLK
    );
  NlwBufferBlock_u_CORTEXM0DS_u_logic_Koj2z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => u_CORTEXM0DS_u_logic_J3qvx4,
      O => NlwBufferSignal_u_CORTEXM0DS_u_logic_Koj2z4_IN
    );
  NlwBufferBlock_u_CORTEXM0DS_u_logic_Ipm2z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_u_CORTEXM0DS_u_logic_Ipm2z4_CLK
    );
  NlwBufferBlock_u_CORTEXM0DS_u_logic_Ipm2z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => u_CORTEXM0DS_u_logic_Oszvx4_25880,
      O => NlwBufferSignal_u_CORTEXM0DS_u_logic_Ipm2z4_IN
    );
  NlwBufferBlock_u_CORTEXM0DS_u_logic_Imt2z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_u_CORTEXM0DS_u_logic_Imt2z4_CLK
    );
  NlwBufferBlock_u_CORTEXM0DS_u_logic_Nt03z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_u_CORTEXM0DS_u_logic_Nt03z4_CLK
    );
  NlwBufferBlock_u_CORTEXM0DS_u_logic_Nt03z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => u_CORTEXM0DS_u_logic_C00wx4,
      O => NlwBufferSignal_u_CORTEXM0DS_u_logic_Nt03z4_IN
    );
  NlwBufferBlock_u_CORTEXM0DS_u_logic_I6w2z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_u_CORTEXM0DS_u_logic_I6w2z4_CLK
    );
  NlwBufferBlock_u_CORTEXM0DS_u_logic_Fwj2z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_u_CORTEXM0DS_u_logic_Fwj2z4_CLK
    );
  NlwBufferBlock_u_CORTEXM0DS_u_logic_Fwj2z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => u_CORTEXM0DS_u_logic_Qppvx4,
      O => NlwBufferSignal_u_CORTEXM0DS_u_logic_Fwj2z4_IN
    );
  NlwBufferBlock_u_CORTEXM0DS_u_logic_Unm2z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_u_CORTEXM0DS_u_logic_Unm2z4_CLK
    );
  NlwBufferBlock_u_CORTEXM0DS_u_logic_Unm2z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => u_CORTEXM0DS_u_logic_G5qvx4,
      O => NlwBufferSignal_u_CORTEXM0DS_u_logic_Unm2z4_IN
    );
  NlwBufferBlock_u_CORTEXM0DS_u_logic_Fgm2z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_u_CORTEXM0DS_u_logic_Fgm2z4_CLK
    );
  NlwBufferBlock_u_CORTEXM0DS_u_logic_Sd43z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_u_CORTEXM0DS_u_logic_Sd43z4_CLK
    );
  NlwBufferBlock_u_CORTEXM0DS_u_logic_Sd43z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => u_CORTEXM0DS_u_logic_C00wx4,
      O => NlwBufferSignal_u_CORTEXM0DS_u_logic_Sd43z4_IN
    );
  NlwBufferBlock_u_CORTEXM0DS_u_logic_Duu2z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_u_CORTEXM0DS_u_logic_Duu2z4_CLK
    );
  NlwBufferBlock_u_CORTEXM0DS_u_logic_Duu2z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => u_CORTEXM0DS_u_logic_Qppvx4,
      O => NlwBufferSignal_u_CORTEXM0DS_u_logic_Duu2z4_IN
    );
  NlwBufferBlock_u_CORTEXM0DS_u_logic_Thm2z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_u_CORTEXM0DS_u_logic_Thm2z4_CLK
    );
  NlwBufferBlock_u_CORTEXM0DS_u_logic_Rr73z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_u_CORTEXM0DS_u_logic_Rr73z4_CLK
    );
  NlwBufferBlock_u_CORTEXM0DS_u_logic_Rr73z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => u_CORTEXM0DS_u_logic_G5qvx4,
      O => NlwBufferSignal_u_CORTEXM0DS_u_logic_Rr73z4_IN
    );
  NlwBufferBlock_u_CORTEXM0DS_u_logic_Wnt2z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_u_CORTEXM0DS_u_logic_Wnt2z4_CLK
    );
  NlwBufferBlock_u_CORTEXM0DS_u_logic_Wnt2z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => u_CORTEXM0DS_u_logic_F6zvx4,
      O => NlwBufferSignal_u_CORTEXM0DS_u_logic_Wnt2z4_IN
    );
  NlwBufferBlock_u_CORTEXM0DS_u_logic_Zb83z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_u_CORTEXM0DS_u_logic_Zb83z4_CLK
    );
  NlwBufferBlock_u_CORTEXM0DS_u_logic_Zb83z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => u_CORTEXM0DS_u_logic_Xl0wx4_26466,
      O => NlwBufferSignal_u_CORTEXM0DS_u_logic_Zb83z4_IN
    );
  NlwBufferBlock_u_CORTEXM0DS_u_logic_Pap2z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_u_CORTEXM0DS_u_logic_Pap2z4_CLK
    );
  NlwBufferBlock_u_CORTEXM0DS_u_logic_Pap2z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => u_CORTEXM0DS_u_logic_Xl0wx4_26466,
      O => NlwBufferSignal_u_CORTEXM0DS_u_logic_Pap2z4_IN
    );
  NlwBufferBlock_u_ahb_bridge_u_ahbmst_r_active_1_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_u_ahb_bridge_u_ahbmst_r_active_1_CLK
    );
  NlwBufferBlock_u_ahb_bridge_u_ahbmst_r_active_2_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_u_ahb_bridge_u_ahbmst_r_active_2_CLK
    );
  NlwBufferBlock_u_ahb_bridge_u_ahbmst_r_active_0_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_u_ahb_bridge_u_ahbmst_r_active_0_CLK
    );
  NlwBufferBlock_u_CORTEXM0DS_u_logic_Sow2z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_u_CORTEXM0DS_u_logic_Sow2z4_CLK
    );
  NlwBufferBlock_u_CORTEXM0DS_u_logic_Nqy2z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_u_CORTEXM0DS_u_logic_Nqy2z4_CLK
    );
  NlwBufferBlock_u_CORTEXM0DS_u_logic_Orj2z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_u_CORTEXM0DS_u_logic_Orj2z4_CLK
    );
  NlwBufferBlock_u_CORTEXM0DS_u_logic_Orj2z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => u_CORTEXM0DS_u_logic_Fa2wx4,
      O => NlwBufferSignal_u_CORTEXM0DS_u_logic_Orj2z4_IN
    );
  NlwBufferBlock_u_CORTEXM0DS_u_logic_Q6u2z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_u_CORTEXM0DS_u_logic_Q6u2z4_CLK
    );
  NlwBufferBlock_u_CORTEXM0DS_u_logic_Q6u2z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => u_CORTEXM0DS_u_logic_Xl0wx4_26466,
      O => NlwBufferSignal_u_CORTEXM0DS_u_logic_Q6u2z4_IN
    );
  NlwBufferBlock_u_CORTEXM0DS_u_logic_L8t2z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_u_CORTEXM0DS_u_logic_L8t2z4_CLK
    );
  NlwBufferBlock_u_CORTEXM0DS_u_logic_Cai3z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_u_CORTEXM0DS_u_logic_Cai3z4_CLK
    );
  NlwBufferBlock_u_CORTEXM0DS_u_logic_Cai3z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => u_CORTEXM0DS_u_logic_F6zvx4,
      O => NlwBufferSignal_u_CORTEXM0DS_u_logic_Cai3z4_IN
    );
  NlwBufferBlock_u_CORTEXM0DS_u_logic_Yaz2z4_3_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_u_CORTEXM0DS_u_logic_Yaz2z4_3_CLK
    );
  NlwBufferBlock_u_CORTEXM0DS_u_logic_Yaz2z4_2_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_u_CORTEXM0DS_u_logic_Yaz2z4_2_CLK
    );
  NlwBufferBlock_u_CORTEXM0DS_u_logic_Yaz2z4_2_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => u_CORTEXM0DS_u_logic_Ggswx4,
      O => NlwBufferSignal_u_CORTEXM0DS_u_logic_Yaz2z4_2_IN
    );
  NlwBufferBlock_u_CORTEXM0DS_u_logic_Yaz2z4_1_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_u_CORTEXM0DS_u_logic_Yaz2z4_1_CLK
    );
  NlwBufferBlock_u_CORTEXM0DS_u_logic_Yaz2z4_1_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => u_CORTEXM0DS_u_logic_Ggswx4,
      O => NlwBufferSignal_u_CORTEXM0DS_u_logic_Yaz2z4_1_IN
    );
  NlwBufferBlock_u_CORTEXM0DS_u_logic_Dq73z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_u_CORTEXM0DS_u_logic_Dq73z4_CLK
    );
  NlwBufferBlock_u_CORTEXM0DS_u_logic_Dq73z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => u_CORTEXM0DS_u_logic_Qppvx4,
      O => NlwBufferSignal_u_CORTEXM0DS_u_logic_Dq73z4_IN
    );
  NlwBufferBlock_u_CORTEXM0DS_u_logic_Wqm2z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_u_CORTEXM0DS_u_logic_Wqm2z4_CLK
    );
  NlwBufferBlock_u_CORTEXM0DS_u_logic_Wqm2z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => u_CORTEXM0DS_u_logic_Oszvx4_25880,
      O => NlwBufferSignal_u_CORTEXM0DS_u_logic_Wqm2z4_IN
    );
  NlwBufferBlock_u_CORTEXM0DS_u_logic_Ii63z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_u_CORTEXM0DS_u_logic_Ii63z4_CLK
    );
  NlwBufferBlock_u_CORTEXM0DS_u_logic_Ii63z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => u_CORTEXM0DS_u_logic_G5qvx4,
      O => NlwBufferSignal_u_CORTEXM0DS_u_logic_Ii63z4_IN
    );
  NlwBufferBlock_u_CORTEXM0DS_u_logic_Twz2z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_u_CORTEXM0DS_u_logic_Twz2z4_CLK
    );
  NlwBufferBlock_u_CORTEXM0DS_u_logic_Twz2z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => u_CORTEXM0DS_u_logic_C00wx4,
      O => NlwBufferSignal_u_CORTEXM0DS_u_logic_Twz2z4_IN
    );
  NlwBufferBlock_u_CORTEXM0DS_u_logic_Ch03z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_u_CORTEXM0DS_u_logic_Ch03z4_CLK
    );
  NlwBufferBlock_u_CORTEXM0DS_u_logic_Ch03z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => u_CORTEXM0DS_u_logic_Z4qvx4,
      O => NlwBufferSignal_u_CORTEXM0DS_u_logic_Ch03z4_IN
    );
  NlwBufferBlock_u_CORTEXM0DS_u_logic_Okn2z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_u_CORTEXM0DS_u_logic_Okn2z4_CLK
    );
  NlwBufferBlock_u_CORTEXM0DS_u_logic_Av13z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_u_CORTEXM0DS_u_logic_Av13z4_CLK
    );
  NlwBufferBlock_u_CORTEXM0DS_u_logic_Av13z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => u_CORTEXM0DS_u_logic_C00wx4,
      O => NlwBufferSignal_u_CORTEXM0DS_u_logic_Av13z4_IN
    );
  NlwBufferBlock_u_CORTEXM0DS_u_logic_R6v2z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_u_CORTEXM0DS_u_logic_R6v2z4_CLK
    );
  NlwBufferBlock_u_CORTEXM0DS_u_logic_R6v2z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => u_CORTEXM0DS_u_logic_Oszvx4_25880,
      O => NlwBufferSignal_u_CORTEXM0DS_u_logic_R6v2z4_IN
    );
  NlwBufferBlock_u_CORTEXM0DS_u_logic_R283z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_u_CORTEXM0DS_u_logic_R283z4_CLK
    );
  NlwBufferBlock_u_CORTEXM0DS_u_logic_R283z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => u_CORTEXM0DS_u_logic_Oszvx4_25880,
      O => NlwBufferSignal_u_CORTEXM0DS_u_logic_R283z4_IN
    );
  NlwBufferBlock_u_CORTEXM0DS_u_logic_Ug63z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_u_CORTEXM0DS_u_logic_Ug63z4_CLK
    );
  NlwBufferBlock_u_CORTEXM0DS_u_logic_Ug63z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => u_CORTEXM0DS_u_logic_Qppvx4,
      O => NlwBufferSignal_u_CORTEXM0DS_u_logic_Ug63z4_IN
    );
  NlwBufferBlock_u_CORTEXM0DS_u_logic_R0t2z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_u_CORTEXM0DS_u_logic_R0t2z4_CLK
    );
  NlwBufferBlock_u_CORTEXM0DS_u_logic_R0t2z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => HWDATA(1),
      O => NlwBufferSignal_u_CORTEXM0DS_u_logic_R0t2z4_IN
    );
  NlwBufferBlock_u_CORTEXM0DS_u_logic_Zei2z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_u_CORTEXM0DS_u_logic_Zei2z4_CLK
    );
  NlwBufferBlock_u_CORTEXM0DS_u_logic_Pfz2z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_u_CORTEXM0DS_u_logic_Pfz2z4_CLK
    );
  NlwBufferBlock_u_CORTEXM0DS_u_logic_Pfz2z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => u_CORTEXM0DS_u_logic_J3qvx4,
      O => NlwBufferSignal_u_CORTEXM0DS_u_logic_Pfz2z4_IN
    );
  NlwBufferBlock_u_CORTEXM0DS_u_logic_Mi13z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_u_CORTEXM0DS_u_logic_Mi13z4_CLK
    );
  NlwBufferBlock_u_CORTEXM0DS_u_logic_Mi13z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => u_CORTEXM0DS_u_logic_F6zvx4,
      O => NlwBufferSignal_u_CORTEXM0DS_u_logic_Mi13z4_IN
    );
  NlwBufferBlock_u_CORTEXM0DS_u_logic_Bby2z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_u_CORTEXM0DS_u_logic_Bby2z4_CLK
    );
  NlwBufferBlock_u_CORTEXM0DS_u_logic_W4y2z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_u_CORTEXM0DS_u_logic_W4y2z4_CLK
    );
  NlwBufferBlock_u_CORTEXM0DS_u_logic_K6y2z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_u_CORTEXM0DS_u_logic_K6y2z4_CLK
    );
  NlwBufferBlock_u_CORTEXM0DS_u_logic_Q273z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_u_CORTEXM0DS_u_logic_Q273z4_CLK
    );
  NlwBufferBlock_u_CORTEXM0DS_u_logic_Q273z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => u_CORTEXM0DS_u_logic_Xl0wx4_26466,
      O => NlwBufferSignal_u_CORTEXM0DS_u_logic_Q273z4_IN
    );
  NlwBufferBlock_u_CORTEXM0DS_u_logic_Qcy2z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_u_CORTEXM0DS_u_logic_Qcy2z4_CLK
    );
  NlwBufferBlock_u_CORTEXM0DS_u_logic_Y7y2z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_u_CORTEXM0DS_u_logic_Y7y2z4_CLK
    );
  NlwBufferBlock_u_CORTEXM0DS_u_logic_Lpu2z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_u_CORTEXM0DS_u_logic_Lpu2z4_CLK
    );
  NlwBufferBlock_u_CORTEXM0DS_u_logic_Lpu2z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => u_CORTEXM0DS_u_logic_J3qvx4,
      O => NlwBufferSignal_u_CORTEXM0DS_u_logic_Lpu2z4_IN
    );
  NlwBufferBlock_u_CORTEXM0DS_u_logic_Pa33z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_u_CORTEXM0DS_u_logic_Pa33z4_CLK
    );
  NlwBufferBlock_u_CORTEXM0DS_u_logic_Pa33z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => u_CORTEXM0DS_u_logic_Xl0wx4_26466,
      O => NlwBufferSignal_u_CORTEXM0DS_u_logic_Pa33z4_IN
    );
  NlwBufferBlock_u_CORTEXM0DS_u_logic_I3y2z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_u_CORTEXM0DS_u_logic_I3y2z4_CLK
    );
  NlwBufferBlock_u_CORTEXM0DS_u_logic_Bdm2z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_u_CORTEXM0DS_u_logic_Bdm2z4_CLK
    );
  NlwBufferBlock_u_CORTEXM0DS_u_logic_Zfv2z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_u_CORTEXM0DS_u_logic_Zfv2z4_CLK
    );
  NlwBufferBlock_u_CORTEXM0DS_u_logic_Zfv2z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => u_CORTEXM0DS_u_logic_Xl0wx4_26466,
      O => NlwBufferSignal_u_CORTEXM0DS_u_logic_Zfv2z4_IN
    );
  NlwBufferBlock_u_CORTEXM0DS_u_logic_Qg93z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_u_CORTEXM0DS_u_logic_Qg93z4_CLK
    );
  NlwBufferBlock_u_CORTEXM0DS_u_logic_Qg93z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => u_CORTEXM0DS_u_logic_Xl0wx4_26466,
      O => NlwBufferSignal_u_CORTEXM0DS_u_logic_Qg93z4_IN
    );
  NlwBufferBlock_u_CORTEXM0DS_u_logic_Zj53z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_u_CORTEXM0DS_u_logic_Zj53z4_CLK
    );
  NlwBufferBlock_u_CORTEXM0DS_u_logic_Zj53z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => u_CORTEXM0DS_u_logic_Oszvx4_25880,
      O => NlwBufferSignal_u_CORTEXM0DS_u_logic_Zj53z4_IN
    );
  NlwBufferBlock_u_CORTEXM0DS_u_logic_Nen2z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_u_CORTEXM0DS_u_logic_Nen2z4_CLK
    );
  NlwBufferBlock_u_CORTEXM0DS_u_logic_Wzy2z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_u_CORTEXM0DS_u_logic_Wzy2z4_CLK
    );
  NlwBufferBlock_u_CORTEXM0DS_u_logic_Bn53z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_u_CORTEXM0DS_u_logic_Bn53z4_CLK
    );
  NlwBufferBlock_u_CORTEXM0DS_u_logic_Bn53z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => u_CORTEXM0DS_u_logic_C00wx4,
      O => NlwBufferSignal_u_CORTEXM0DS_u_logic_Bn53z4_IN
    );
  NlwBufferBlock_u_CORTEXM0DS_u_logic_Iwp2z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_u_CORTEXM0DS_u_logic_Iwp2z4_CLK
    );
  NlwBufferBlock_u_CORTEXM0DS_u_logic_Ikz2z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_u_CORTEXM0DS_u_logic_Ikz2z4_CLK
    );
  NlwBufferBlock_u_CORTEXM0DS_u_logic_Ikz2z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => u_CORTEXM0DS_u_logic_Z4qvx4,
      O => NlwBufferSignal_u_CORTEXM0DS_u_logic_Ikz2z4_IN
    );
  NlwBufferBlock_u_CORTEXM0DS_u_logic_J433z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_u_CORTEXM0DS_u_logic_J433z4_CLK
    );
  NlwBufferBlock_u_CORTEXM0DS_u_logic_J433z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => u_CORTEXM0DS_u_logic_C00wx4,
      O => NlwBufferSignal_u_CORTEXM0DS_u_logic_J433z4_IN
    );
  NlwBufferBlock_u_CORTEXM0DS_u_logic_A4t2z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_u_CORTEXM0DS_u_logic_A4t2z4_CLK
    );
  NlwBufferBlock_u_CORTEXM0DS_u_logic_G493z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_u_CORTEXM0DS_u_logic_G493z4_CLK
    );
  NlwBufferBlock_u_CORTEXM0DS_u_logic_G493z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => u_CORTEXM0DS_u_logic_Oszvx4_25880,
      O => NlwBufferSignal_u_CORTEXM0DS_u_logic_G493z4_IN
    );
  NlwBufferBlock_u_CORTEXM0DS_u_logic_J5i3z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_u_CORTEXM0DS_u_logic_J5i3z4_CLK
    );
  NlwBufferBlock_u_CORTEXM0DS_u_logic_J5i3z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => u_CORTEXM0DS_u_logic_F6zvx4,
      O => NlwBufferSignal_u_CORTEXM0DS_u_logic_J5i3z4_IN
    );
  NlwBufferBlock_u_CORTEXM0DS_u_logic_Na53z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_u_CORTEXM0DS_u_logic_Na53z4_CLK
    );
  NlwBufferBlock_u_CORTEXM0DS_u_logic_Na53z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => u_CORTEXM0DS_u_logic_F6zvx4,
      O => NlwBufferSignal_u_CORTEXM0DS_u_logic_Na53z4_IN
    );
  NlwBufferBlock_u_CORTEXM0DS_u_logic_Vuo2z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_u_CORTEXM0DS_u_logic_Vuo2z4_CLK
    );
  NlwBufferBlock_u_CORTEXM0DS_u_logic_Vuo2z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => u_CORTEXM0DS_u_logic_F6zvx4,
      O => NlwBufferSignal_u_CORTEXM0DS_u_logic_Vuo2z4_IN
    );
  NlwBufferBlock_u_CORTEXM0DS_u_logic_Uyv2z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_u_CORTEXM0DS_u_logic_Uyv2z4_CLK
    );
  NlwBufferBlock_u_CORTEXM0DS_u_logic_Fxu2z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_u_CORTEXM0DS_u_logic_Fxu2z4_CLK
    );
  NlwBufferBlock_u_CORTEXM0DS_u_logic_Fxu2z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => u_CORTEXM0DS_u_logic_F6zvx4,
      O => NlwBufferSignal_u_CORTEXM0DS_u_logic_Fxu2z4_IN
    );
  NlwBufferBlock_u_CORTEXM0DS_u_logic_Tvh3z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_u_CORTEXM0DS_u_logic_Tvh3z4_CLK
    );
  NlwBufferBlock_u_CORTEXM0DS_u_logic_Tvh3z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => u_CORTEXM0DS_u_logic_Xl0wx4_26466,
      O => NlwBufferSignal_u_CORTEXM0DS_u_logic_Tvh3z4_IN
    );
  NlwBufferBlock_u_CORTEXM0DS_u_logic_M0i3z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_u_CORTEXM0DS_u_logic_M0i3z4_CLK
    );
  NlwBufferBlock_u_CORTEXM0DS_u_logic_M0i3z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => u_CORTEXM0DS_u_logic_Xl0wx4_26466,
      O => NlwBufferSignal_u_CORTEXM0DS_u_logic_M0i3z4_IN
    );
  NlwBufferBlock_u_CORTEXM0DS_u_logic_Mcz2z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_u_CORTEXM0DS_u_logic_Mcz2z4_CLK
    );
  NlwBufferBlock_u_CORTEXM0DS_u_logic_Mcz2z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => u_CORTEXM0DS_u_logic_Z4qvx4,
      O => NlwBufferSignal_u_CORTEXM0DS_u_logic_Mcz2z4_IN
    );
  NlwBufferBlock_u_CORTEXM0DS_u_logic_Ow23z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_u_CORTEXM0DS_u_logic_Ow23z4_CLK
    );
  NlwBufferBlock_u_CORTEXM0DS_u_logic_Ow23z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => u_CORTEXM0DS_u_logic_Uhzvx4_26526,
      O => NlwBufferSignal_u_CORTEXM0DS_u_logic_Ow23z4_IN
    );
  NlwBufferBlock_u_CORTEXM0DS_u_logic_Yb93z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_u_CORTEXM0DS_u_logic_Yb93z4_CLK
    );
  NlwBufferBlock_u_CORTEXM0DS_u_logic_Yb93z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => u_CORTEXM0DS_u_logic_I30wx4_26206,
      O => NlwBufferSignal_u_CORTEXM0DS_u_logic_Yb93z4_IN
    );
  NlwBufferBlock_u_CORTEXM0DS_u_logic_Ehz2z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_u_CORTEXM0DS_u_logic_Ehz2z4_CLK
    );
  NlwBufferBlock_u_CORTEXM0DS_u_logic_Ehz2z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => u_CORTEXM0DS_u_logic_J3qvx4,
      O => NlwBufferSignal_u_CORTEXM0DS_u_logic_Ehz2z4_IN
    );
  NlwBufferBlock_u_CORTEXM0DS_u_logic_Gmm2z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_u_CORTEXM0DS_u_logic_Gmm2z4_CLK
    );
  NlwBufferBlock_u_CORTEXM0DS_u_logic_Gmm2z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => u_CORTEXM0DS_u_logic_G5qvx4,
      O => NlwBufferSignal_u_CORTEXM0DS_u_logic_Gmm2z4_IN
    );
  NlwBufferBlock_u_CORTEXM0DS_u_logic_C3w2z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_u_CORTEXM0DS_u_logic_C3w2z4_CLK
    );
  NlwBufferBlock_u_CORTEXM0DS_u_logic_Wxp2z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_u_CORTEXM0DS_u_logic_Wxp2z4_CLK
    );
  NlwBufferBlock_u_CORTEXM0DS_u_logic_H3d3z4_1_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_u_CORTEXM0DS_u_logic_H3d3z4_1_CLK
    );
  NlwBufferBlock_u_CORTEXM0DS_u_logic_H3d3z4_1_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => u_CORTEXM0DS_u_logic_D6yvx4,
      O => NlwBufferSignal_u_CORTEXM0DS_u_logic_H3d3z4_1_IN
    );
  NlwBufferBlock_u_CORTEXM0DS_u_logic_Gf43z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_u_CORTEXM0DS_u_logic_Gf43z4_CLK
    );
  NlwBufferBlock_u_CORTEXM0DS_u_logic_Gf43z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => u_CORTEXM0DS_u_logic_I30wx4_26206,
      O => NlwBufferSignal_u_CORTEXM0DS_u_logic_Gf43z4_IN
    );
  NlwBufferBlock_u_CORTEXM0DS_u_logic_Gji2z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_u_CORTEXM0DS_u_logic_Gji2z4_CLK
    );
  NlwBufferBlock_u_CORTEXM0DS_u_logic_Zkk2z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_u_CORTEXM0DS_u_logic_Zkk2z4_CLK
    );
  NlwBufferBlock_u_CORTEXM0DS_u_logic_Zkk2z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => u_CORTEXM0DS_u_logic_C3qvx4,
      O => NlwBufferSignal_u_CORTEXM0DS_u_logic_Zkk2z4_IN
    );
  NlwBufferBlock_u_CORTEXM0DS_u_logic_C5n2z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_u_CORTEXM0DS_u_logic_C5n2z4_CLK
    );
  NlwBufferBlock_u_CORTEXM0DS_u_logic_C5n2z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => u_CORTEXM0DS_u_logic_J70wx4_26335,
      O => NlwBufferSignal_u_CORTEXM0DS_u_logic_C5n2z4_IN
    );
  NlwBufferBlock_u_CORTEXM0DS_u_logic_Cll2z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_u_CORTEXM0DS_u_logic_Cll2z4_CLK
    );
  NlwBufferBlock_u_CORTEXM0DS_u_logic_Cll2z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => u_CORTEXM0DS_u_logic_Z4qvx4,
      O => NlwBufferSignal_u_CORTEXM0DS_u_logic_Cll2z4_IN
    );
  NlwBufferBlock_u_CORTEXM0DS_u_logic_Yx63z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_u_CORTEXM0DS_u_logic_Yx63z4_CLK
    );
  NlwBufferBlock_u_CORTEXM0DS_u_logic_Yx63z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => u_CORTEXM0DS_u_logic_I30wx4_26206,
      O => NlwBufferSignal_u_CORTEXM0DS_u_logic_Yx63z4_IN
    );
  NlwBufferBlock_u_CORTEXM0DS_u_logic_Ug43z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_u_CORTEXM0DS_u_logic_Ug43z4_CLK
    );
  NlwBufferBlock_u_CORTEXM0DS_u_logic_Ug43z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => u_CORTEXM0DS_u_logic_J70wx4_26335,
      O => NlwBufferSignal_u_CORTEXM0DS_u_logic_Ug43z4_IN
    );
  NlwBufferBlock_u_CORTEXM0DS_u_logic_X2j2z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_u_CORTEXM0DS_u_logic_X2j2z4_CLK
    );
  NlwBufferBlock_u_CORTEXM0DS_u_logic_X2j2z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => u_CORTEXM0DS_u_logic_J3qvx4,
      O => NlwBufferSignal_u_CORTEXM0DS_u_logic_X2j2z4_IN
    );
  NlwBufferBlock_u_CORTEXM0DS_u_logic_Bk23z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_u_CORTEXM0DS_u_logic_Bk23z4_CLK
    );
  NlwBufferBlock_u_CORTEXM0DS_u_logic_Bk23z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => u_CORTEXM0DS_u_logic_J3qvx4,
      O => NlwBufferSignal_u_CORTEXM0DS_u_logic_Bk23z4_IN
    );
  NlwBufferBlock_u_CORTEXM0DS_u_logic_Dq53z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_u_CORTEXM0DS_u_logic_Dq53z4_CLK
    );
  NlwBufferBlock_u_CORTEXM0DS_u_logic_Dq53z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => u_CORTEXM0DS_u_logic_J70wx4_26335,
      O => NlwBufferSignal_u_CORTEXM0DS_u_logic_Dq53z4_IN
    );
  NlwBufferBlock_u_CORTEXM0DS_u_logic_Sa13z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_u_CORTEXM0DS_u_logic_Sa13z4_CLK
    );
  NlwBufferBlock_u_CORTEXM0DS_u_logic_Sa13z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => u_CORTEXM0DS_u_logic_J3qvx4,
      O => NlwBufferSignal_u_CORTEXM0DS_u_logic_Sa13z4_IN
    );
  NlwBufferBlock_u_CORTEXM0DS_u_logic_Isi2z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_u_CORTEXM0DS_u_logic_Isi2z4_CLK
    );
  NlwBufferBlock_u_CORTEXM0DS_u_logic_Nz83z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_u_CORTEXM0DS_u_logic_Nz83z4_CLK
    );
  NlwBufferBlock_u_CORTEXM0DS_u_logic_Nz83z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => u_CORTEXM0DS_u_logic_Uhzvx4_26526,
      O => NlwBufferSignal_u_CORTEXM0DS_u_logic_Nz83z4_IN
    );
  NlwBufferBlock_u_CORTEXM0DS_u_logic_M9y2z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_u_CORTEXM0DS_u_logic_M9y2z4_CLK
    );
  NlwBufferBlock_u_CORTEXM0DS_u_logic_F0y2z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_u_CORTEXM0DS_u_logic_F0y2z4_CLK
    );
  NlwBufferBlock_u_CORTEXM0DS_u_logic_Jhy2z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_u_CORTEXM0DS_u_logic_Jhy2z4_CLK
    );
  NlwBufferBlock_u_CORTEXM0DS_u_logic_Cc63z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_u_CORTEXM0DS_u_logic_Cc63z4_CLK
    );
  NlwBufferBlock_u_CORTEXM0DS_u_logic_Cc63z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => u_CORTEXM0DS_u_logic_J3qvx4,
      O => NlwBufferSignal_u_CORTEXM0DS_u_logic_Cc63z4_IN
    );
  NlwBufferBlock_u_CORTEXM0DS_u_logic_T253z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_u_CORTEXM0DS_u_logic_T253z4_CLK
    );
  NlwBufferBlock_u_CORTEXM0DS_u_logic_T253z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => u_CORTEXM0DS_u_logic_J3qvx4,
      O => NlwBufferSignal_u_CORTEXM0DS_u_logic_T253z4_IN
    );
  NlwBufferBlock_u_CORTEXM0DS_u_logic_Gf53z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_u_CORTEXM0DS_u_logic_Gf53z4_CLK
    );
  NlwBufferBlock_u_CORTEXM0DS_u_logic_Gf53z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => u_CORTEXM0DS_u_logic_Uhzvx4_26526,
      O => NlwBufferSignal_u_CORTEXM0DS_u_logic_Gf53z4_IN
    );
  NlwBufferBlock_u_CORTEXM0DS_u_logic_Tiz2z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_u_CORTEXM0DS_u_logic_Tiz2z4_CLK
    );
  NlwBufferBlock_u_CORTEXM0DS_u_logic_Tiz2z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => u_CORTEXM0DS_u_logic_C3qvx4,
      O => NlwBufferSignal_u_CORTEXM0DS_u_logic_Tiz2z4_IN
    );
  NlwBufferBlock_u_CORTEXM0DS_u_logic_V883z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_u_CORTEXM0DS_u_logic_V883z4_CLK
    );
  NlwBufferBlock_u_CORTEXM0DS_u_logic_V883z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => u_CORTEXM0DS_u_logic_J70wx4_26335,
      O => NlwBufferSignal_u_CORTEXM0DS_u_logic_V883z4_IN
    );
  NlwBufferBlock_u_CORTEXM0DS_u_logic_Hc23z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_u_CORTEXM0DS_u_logic_Hc23z4_CLK
    );
  NlwBufferBlock_u_CORTEXM0DS_u_logic_Hc23z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => u_CORTEXM0DS_u_logic_Pn1wx4,
      O => NlwBufferSignal_u_CORTEXM0DS_u_logic_Hc23z4_IN
    );
  NlwBufferBlock_u_CORTEXM0DS_u_logic_H2m2z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_u_CORTEXM0DS_u_logic_H2m2z4_CLK
    );
  NlwBufferBlock_u_CORTEXM0DS_u_logic_H2m2z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => u_CORTEXM0DS_u_logic_I30wx4_26206,
      O => NlwBufferSignal_u_CORTEXM0DS_u_logic_H2m2z4_IN
    );
  NlwBufferBlock_u_CORTEXM0DS_u_logic_Rro2z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_u_CORTEXM0DS_u_logic_Rro2z4_CLK
    );
  NlwBufferBlock_u_CORTEXM0DS_u_logic_J0n2z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_u_CORTEXM0DS_u_logic_J0n2z4_CLK
    );
  NlwBufferBlock_u_CORTEXM0DS_u_logic_J0n2z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => u_CORTEXM0DS_u_logic_J70wx4_26335,
      O => NlwBufferSignal_u_CORTEXM0DS_u_logic_J0n2z4_IN
    );
  NlwBufferBlock_u_CORTEXM0DS_u_logic_Bv03z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_u_CORTEXM0DS_u_logic_Bv03z4_CLK
    );
  NlwBufferBlock_u_CORTEXM0DS_u_logic_Bv03z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => u_CORTEXM0DS_u_logic_I30wx4_26206,
      O => NlwBufferSignal_u_CORTEXM0DS_u_logic_Bv03z4_IN
    );
  NlwBufferBlock_u_CORTEXM0DS_u_logic_M1j2z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_u_CORTEXM0DS_u_logic_M1j2z4_CLK
    );
  NlwBufferBlock_u_CORTEXM0DS_u_logic_Md93z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_u_CORTEXM0DS_u_logic_Md93z4_CLK
    );
  NlwBufferBlock_u_CORTEXM0DS_u_logic_Md93z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => u_CORTEXM0DS_u_logic_J70wx4_26335,
      O => NlwBufferSignal_u_CORTEXM0DS_u_logic_Md93z4_IN
    );
  NlwBufferBlock_u_CORTEXM0DS_u_logic_Mz63z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_u_CORTEXM0DS_u_logic_Mz63z4_CLK
    );
  NlwBufferBlock_u_CORTEXM0DS_u_logic_Mz63z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => u_CORTEXM0DS_u_logic_J70wx4_26335,
      O => NlwBufferSignal_u_CORTEXM0DS_u_logic_Mz63z4_IN
    );
  NlwBufferBlock_u_CORTEXM0DS_u_logic_Po53z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_u_CORTEXM0DS_u_logic_Po53z4_CLK
    );
  NlwBufferBlock_u_CORTEXM0DS_u_logic_Po53z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => u_CORTEXM0DS_u_logic_I30wx4_26206,
      O => NlwBufferSignal_u_CORTEXM0DS_u_logic_Po53z4_IN
    );
  NlwBufferBlock_u_CORTEXM0DS_u_logic_Gto2z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_u_CORTEXM0DS_u_logic_Gto2z4_CLK
    );
  NlwBufferBlock_u_CORTEXM0DS_u_logic_Gto2z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => u_CORTEXM0DS_u_logic_F6zvx4,
      O => NlwBufferSignal_u_CORTEXM0DS_u_logic_Gto2z4_IN
    );
  NlwBufferBlock_u_CORTEXM0DS_u_logic_H3d3z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_u_CORTEXM0DS_u_logic_H3d3z4_CLK
    );
  NlwBufferBlock_u_CORTEXM0DS_u_logic_Sjj2z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_u_CORTEXM0DS_u_logic_Sjj2z4_CLK
    );
  NlwBufferBlock_u_CORTEXM0DS_u_logic_Wd13z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_u_CORTEXM0DS_u_logic_Wd13z4_CLK
    );
  NlwBufferBlock_u_CORTEXM0DS_u_logic_Wd13z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => u_CORTEXM0DS_u_logic_Z4qvx4,
      O => NlwBufferSignal_u_CORTEXM0DS_u_logic_Wd13z4_IN
    );
  NlwBufferBlock_u_CORTEXM0DS_u_logic_Yd03z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_u_CORTEXM0DS_u_logic_Yd03z4_CLK
    );
  NlwBufferBlock_u_CORTEXM0DS_u_logic_Yd03z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => u_CORTEXM0DS_u_logic_J3qvx4,
      O => NlwBufferSignal_u_CORTEXM0DS_u_logic_Yd03z4_IN
    );
  NlwBufferBlock_u_CORTEXM0DS_u_logic_G9w2z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_u_CORTEXM0DS_u_logic_G9w2z4_CLK
    );
  NlwBufferBlock_u_CORTEXM0DS_u_logic_Cy13z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_u_CORTEXM0DS_u_logic_Cy13z4_CLK
    );
  NlwBufferBlock_u_CORTEXM0DS_u_logic_Cy13z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => u_CORTEXM0DS_u_logic_J70wx4_26335,
      O => NlwBufferSignal_u_CORTEXM0DS_u_logic_Cy13z4_IN
    );
  NlwBufferBlock_u_CORTEXM0DS_u_logic_Xti2z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_u_CORTEXM0DS_u_logic_Xti2z4_CLK
    );
  NlwBufferBlock_u_CORTEXM0DS_u_logic_Xti2z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => u_CORTEXM0DS_u_logic_J3qvx4,
      O => NlwBufferSignal_u_CORTEXM0DS_u_logic_Xti2z4_IN
    );
  NlwBufferBlock_u_CORTEXM0DS_u_logic_Fn23z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_u_CORTEXM0DS_u_logic_Fn23z4_CLK
    );
  NlwBufferBlock_u_CORTEXM0DS_u_logic_Fn23z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => u_CORTEXM0DS_u_logic_Z4qvx4,
      O => NlwBufferSignal_u_CORTEXM0DS_u_logic_Fn23z4_IN
    );
  NlwBufferBlock_u_CORTEXM0DS_u_logic_Pst2z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_u_CORTEXM0DS_u_logic_Pst2z4_CLK
    );
  NlwBufferBlock_u_CORTEXM0DS_u_logic_Pst2z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => u_CORTEXM0DS_u_logic_Uhzvx4_26526,
      O => NlwBufferSignal_u_CORTEXM0DS_u_logic_Pst2z4_IN
    );
  NlwBufferBlock_u_CORTEXM0DS_u_logic_Cgt2z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_u_CORTEXM0DS_u_logic_Cgt2z4_CLK
    );
  NlwBufferBlock_u_CORTEXM0DS_u_logic_Cgt2z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => u_CORTEXM0DS_u_logic_J3qvx4,
      O => NlwBufferSignal_u_CORTEXM0DS_u_logic_Cgt2z4_IN
    );
  NlwBufferBlock_u_CORTEXM0DS_u_logic_Qml2z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_u_CORTEXM0DS_u_logic_Qml2z4_CLK
    );
  NlwBufferBlock_u_CORTEXM0DS_u_logic_Qml2z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => u_CORTEXM0DS_u_logic_Z4qvx4,
      O => NlwBufferSignal_u_CORTEXM0DS_u_logic_Qml2z4_IN
    );
  NlwBufferBlock_u_CORTEXM0DS_u_logic_Gjt2z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_u_CORTEXM0DS_u_logic_Gjt2z4_CLK
    );
  NlwBufferBlock_u_CORTEXM0DS_u_logic_Gjt2z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => u_CORTEXM0DS_u_logic_Z4qvx4,
      O => NlwBufferSignal_u_CORTEXM0DS_u_logic_Gjt2z4_IN
    );
  NlwBufferBlock_u_CORTEXM0DS_u_logic_Ll73z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_u_CORTEXM0DS_u_logic_Ll73z4_CLK
    );
  NlwBufferBlock_u_CORTEXM0DS_u_logic_Ll73z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => u_CORTEXM0DS_u_logic_J3qvx4,
      O => NlwBufferSignal_u_CORTEXM0DS_u_logic_Ll73z4_IN
    );
  NlwBufferBlock_u_CORTEXM0DS_u_logic_Y1v2z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_u_CORTEXM0DS_u_logic_Y1v2z4_CLK
    );
  NlwBufferBlock_u_CORTEXM0DS_u_logic_Y1v2z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => u_CORTEXM0DS_u_logic_Uhzvx4_26526,
      O => NlwBufferSignal_u_CORTEXM0DS_u_logic_Y1v2z4_IN
    );
  NlwBufferBlock_u_CORTEXM0DS_u_logic_Xhl2z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_u_CORTEXM0DS_u_logic_Xhl2z4_CLK
    );
  NlwBufferBlock_u_CORTEXM0DS_u_logic_Xhl2z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => u_CORTEXM0DS_u_logic_Xmzvx4_26363,
      O => NlwBufferSignal_u_CORTEXM0DS_u_logic_Xhl2z4_IN
    );
  NlwBufferBlock_u_CORTEXM0DS_u_logic_Po63z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_u_CORTEXM0DS_u_logic_Po63z4_CLK
    );
  NlwBufferBlock_u_CORTEXM0DS_u_logic_Po63z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => u_CORTEXM0DS_u_logic_Uhzvx4_26526,
      O => NlwBufferSignal_u_CORTEXM0DS_u_logic_Po63z4_IN
    );
  NlwBufferBlock_u_CORTEXM0DS_u_logic_Y1u2z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_u_CORTEXM0DS_u_logic_Y1u2z4_CLK
    );
  NlwBufferBlock_u_CORTEXM0DS_u_logic_Y1u2z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => u_CORTEXM0DS_u_logic_I30wx4_26206,
      O => NlwBufferSignal_u_CORTEXM0DS_u_logic_Y1u2z4_IN
    );
  NlwBufferBlock_u_CORTEXM0DS_u_logic_Vzz2z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_u_CORTEXM0DS_u_logic_Vzz2z4_CLK
    );
  NlwBufferBlock_u_CORTEXM0DS_u_logic_Vzz2z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => u_CORTEXM0DS_u_logic_J70wx4_26335,
      O => NlwBufferSignal_u_CORTEXM0DS_u_logic_Vzz2z4_IN
    );
  NlwBufferBlock_u_CORTEXM0DS_u_logic_Ow13z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_u_CORTEXM0DS_u_logic_Ow13z4_CLK
    );
  NlwBufferBlock_u_CORTEXM0DS_u_logic_Ow13z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => u_CORTEXM0DS_u_logic_I30wx4_26206,
      O => NlwBufferSignal_u_CORTEXM0DS_u_logic_Ow13z4_IN
    );
  NlwBufferBlock_u_CORTEXM0DS_u_logic_Igi2z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_u_CORTEXM0DS_u_logic_Igi2z4_CLK
    );
  NlwBufferBlock_u_CORTEXM0DS_u_logic_U4z2z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_u_CORTEXM0DS_u_logic_U4z2z4_CLK
    );
  NlwBufferBlock_u_CORTEXM0DS_u_logic_H783z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_u_CORTEXM0DS_u_logic_H783z4_CLK
    );
  NlwBufferBlock_u_CORTEXM0DS_u_logic_H783z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => u_CORTEXM0DS_u_logic_I30wx4_26206,
      O => NlwBufferSignal_u_CORTEXM0DS_u_logic_H783z4_IN
    );
  NlwBufferBlock_u_CORTEXM0DS_u_logic_Lsd3z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_u_CORTEXM0DS_u_logic_Lsd3z4_CLK
    );
  NlwBufferBlock_u_CORTEXM0DS_u_logic_Lsd3z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => u_CORTEXM0DS_u_logic_Aj1wx4_26375,
      O => NlwBufferSignal_u_CORTEXM0DS_u_logic_Lsd3z4_IN
    );
  NlwBufferBlock_u_CORTEXM0DS_u_logic_V3m2z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_u_CORTEXM0DS_u_logic_V3m2z4_CLK
    );
  NlwBufferBlock_u_CORTEXM0DS_u_logic_V3m2z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => u_CORTEXM0DS_u_logic_I30wx4_26206,
      O => NlwBufferSignal_u_CORTEXM0DS_u_logic_V3m2z4_IN
    );
  NlwBufferBlock_u_CORTEXM0DS_u_logic_Df83z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_u_CORTEXM0DS_u_logic_Df83z4_CLK
    );
  NlwBufferBlock_u_CORTEXM0DS_u_logic_Df83z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => u_CORTEXM0DS_u_logic_Iv0wx4_26205,
      O => NlwBufferSignal_u_CORTEXM0DS_u_logic_Df83z4_IN
    );
  NlwBufferBlock_u_CORTEXM0DS_u_logic_D7k2z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_u_CORTEXM0DS_u_logic_D7k2z4_CLK
    );
  NlwBufferBlock_u_CORTEXM0DS_u_logic_D7k2z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => u_CORTEXM0DS_u_logic_Uhzvx4_26526,
      O => NlwBufferSignal_u_CORTEXM0DS_u_logic_D7k2z4_IN
    );
  NlwBufferBlock_u_CORTEXM0DS_u_logic_C193z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_u_CORTEXM0DS_u_logic_C193z4_CLK
    );
  NlwBufferBlock_u_CORTEXM0DS_u_logic_C193z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => u_CORTEXM0DS_u_logic_Xmzvx4_26363,
      O => NlwBufferSignal_u_CORTEXM0DS_u_logic_C193z4_IN
    );
  NlwBufferBlock_u_CORTEXM0DS_u_logic_Fi93z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_u_CORTEXM0DS_u_logic_Fi93z4_CLK
    );
  NlwBufferBlock_u_CORTEXM0DS_u_logic_Fi93z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => u_CORTEXM0DS_u_logic_Mq0wx4_25910,
      O => NlwBufferSignal_u_CORTEXM0DS_u_logic_Fi93z4_IN
    );
  NlwBufferBlock_u_CORTEXM0DS_u_logic_Kt33z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_u_CORTEXM0DS_u_logic_Kt33z4_CLK
    );
  NlwBufferBlock_u_CORTEXM0DS_u_logic_Kt33z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => u_CORTEXM0DS_u_logic_J3qvx4,
      O => NlwBufferSignal_u_CORTEXM0DS_u_logic_Kt33z4_IN
    );
  NlwBufferBlock_u_CORTEXM0DS_u_logic_Nz73z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_u_CORTEXM0DS_u_logic_Nz73z4_CLK
    );
  NlwBufferBlock_u_CORTEXM0DS_u_logic_Nz73z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => u_CORTEXM0DS_u_logic_Xmzvx4_26363,
      O => NlwBufferSignal_u_CORTEXM0DS_u_logic_Nz73z4_IN
    );
  NlwBufferBlock_u_CORTEXM0DS_u_logic_Nqz2z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_u_CORTEXM0DS_u_logic_Nqz2z4_CLK
    );
  NlwBufferBlock_u_CORTEXM0DS_u_logic_Nqz2z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => u_CORTEXM0DS_u_logic_Uhzvx4_26526,
      O => NlwBufferSignal_u_CORTEXM0DS_u_logic_Nqz2z4_IN
    );
  NlwBufferBlock_u_CORTEXM0DS_u_logic_Eut2z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_u_CORTEXM0DS_u_logic_Eut2z4_CLK
    );
  NlwBufferBlock_u_CORTEXM0DS_u_logic_Eut2z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => u_CORTEXM0DS_u_logic_Xmzvx4_26363,
      O => NlwBufferSignal_u_CORTEXM0DS_u_logic_Eut2z4_IN
    );
  NlwBufferBlock_u_CORTEXM0DS_u_logic_K2k2z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_u_CORTEXM0DS_u_logic_K2k2z4_CLK
    );
  NlwBufferBlock_u_CORTEXM0DS_u_logic_K2k2z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => u_CORTEXM0DS_u_logic_Uhzvx4_26526,
      O => NlwBufferSignal_u_CORTEXM0DS_u_logic_K2k2z4_IN
    );
  NlwBufferBlock_u_CORTEXM0DS_u_logic_Nf03z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_u_CORTEXM0DS_u_logic_Nf03z4_CLK
    );
  NlwBufferBlock_u_CORTEXM0DS_u_logic_Nf03z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => u_CORTEXM0DS_u_logic_C3qvx4,
      O => NlwBufferSignal_u_CORTEXM0DS_u_logic_Nf03z4_IN
    );
  NlwBufferBlock_u_CORTEXM0DS_u_logic_O5k2z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_u_CORTEXM0DS_u_logic_O5k2z4_CLK
    );
  NlwBufferBlock_u_CORTEXM0DS_u_logic_O5k2z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => u_CORTEXM0DS_u_logic_Uhzvx4_26526,
      O => NlwBufferSignal_u_CORTEXM0DS_u_logic_O5k2z4_IN
    );
  NlwBufferBlock_u_CORTEXM0DS_u_logic_Hc13z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_u_CORTEXM0DS_u_logic_Hc13z4_CLK
    );
  NlwBufferBlock_u_CORTEXM0DS_u_logic_Hc13z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => u_CORTEXM0DS_u_logic_C3qvx4,
      O => NlwBufferSignal_u_CORTEXM0DS_u_logic_Hc13z4_IN
    );
  NlwBufferBlock_u_CORTEXM0DS_u_logic_Edl2z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_u_CORTEXM0DS_u_logic_Edl2z4_CLK
    );
  NlwBufferBlock_u_CORTEXM0DS_u_logic_Fn13z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_u_CORTEXM0DS_u_logic_Fn13z4_CLK
    );
  NlwBufferBlock_u_CORTEXM0DS_u_logic_Fn13z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => u_CORTEXM0DS_u_logic_Uhzvx4_26526,
      O => NlwBufferSignal_u_CORTEXM0DS_u_logic_Fn13z4_IN
    );
  NlwBufferBlock_u_CORTEXM0DS_u_logic_Z3k2z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_u_CORTEXM0DS_u_logic_Z3k2z4_CLK
    );
  NlwBufferBlock_u_CORTEXM0DS_u_logic_Z3k2z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => u_CORTEXM0DS_u_logic_Uhzvx4_26526,
      O => NlwBufferSignal_u_CORTEXM0DS_u_logic_Z3k2z4_IN
    );
  NlwBufferBlock_u_CORTEXM0DS_u_logic_H133z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_u_CORTEXM0DS_u_logic_H133z4_CLK
    );
  NlwBufferBlock_u_CORTEXM0DS_u_logic_Grl2z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_u_CORTEXM0DS_u_logic_Grl2z4_CLK
    );
  NlwBufferBlock_u_CORTEXM0DS_u_logic_Grl2z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => u_CORTEXM0DS_u_logic_Z4qvx4,
      O => NlwBufferSignal_u_CORTEXM0DS_u_logic_Grl2z4_IN
    );
  NlwBufferBlock_u_CORTEXM0DS_u_logic_Po73z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_u_CORTEXM0DS_u_logic_Po73z4_CLK
    );
  NlwBufferBlock_u_CORTEXM0DS_u_logic_Po73z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => u_CORTEXM0DS_u_logic_Z4qvx4,
      O => NlwBufferSignal_u_CORTEXM0DS_u_logic_Po73z4_IN
    );
  NlwBufferBlock_u_CORTEXM0DS_u_logic_X533z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_u_CORTEXM0DS_u_logic_X533z4_CLK
    );
  NlwBufferBlock_u_CORTEXM0DS_u_logic_X533z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => u_CORTEXM0DS_u_logic_I30wx4_26206,
      O => NlwBufferSignal_u_CORTEXM0DS_u_logic_X533z4_IN
    );
  NlwBufferBlock_u_CORTEXM0DS_u_logic_Ow33z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_u_CORTEXM0DS_u_logic_Ow33z4_CLK
    );
  NlwBufferBlock_u_CORTEXM0DS_u_logic_Ow33z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => u_CORTEXM0DS_u_logic_Z4qvx4,
      O => NlwBufferSignal_u_CORTEXM0DS_u_logic_Ow33z4_IN
    );
  NlwBufferBlock_u_CORTEXM0DS_u_logic_Hbv2z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_u_CORTEXM0DS_u_logic_Hbv2z4_CLK
    );
  NlwBufferBlock_u_CORTEXM0DS_u_logic_Hbv2z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => u_CORTEXM0DS_u_logic_I30wx4_26206,
      O => NlwBufferSignal_u_CORTEXM0DS_u_logic_Hbv2z4_IN
    );
  NlwBufferBlock_u_CORTEXM0DS_u_logic_Qzq2z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_u_CORTEXM0DS_u_logic_Qzq2z4_CLK
    );
  NlwBufferBlock_u_CORTEXM0DS_u_logic_X553z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_u_CORTEXM0DS_u_logic_X553z4_CLK
    );
  NlwBufferBlock_u_CORTEXM0DS_u_logic_X553z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => u_CORTEXM0DS_u_logic_Z4qvx4,
      O => NlwBufferSignal_u_CORTEXM0DS_u_logic_X553z4_IN
    );
  NlwBufferBlock_u_CORTEXM0DS_u_logic_Hyz2z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_u_CORTEXM0DS_u_logic_Hyz2z4_CLK
    );
  NlwBufferBlock_u_CORTEXM0DS_u_logic_Hyz2z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => u_CORTEXM0DS_u_logic_I30wx4_26206,
      O => NlwBufferSignal_u_CORTEXM0DS_u_logic_Hyz2z4_IN
    );
  NlwBufferBlock_u_CORTEXM0DS_u_logic_B5e3z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_u_CORTEXM0DS_u_logic_B5e3z4_CLK
    );
  NlwBufferBlock_u_CORTEXM0DS_u_logic_B5e3z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => u_CORTEXM0DS_u_logic_Aj1wx4_26375,
      O => NlwBufferSignal_u_CORTEXM0DS_u_logic_B5e3z4_IN
    );
  NlwBufferBlock_u_CORTEXM0DS_u_logic_Hxx2z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_u_CORTEXM0DS_u_logic_Hxx2z4_CLK
    );
  NlwBufferBlock_u_CORTEXM0DS_u_logic_Wu53z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_u_CORTEXM0DS_u_logic_Wu53z4_CLK
    );
  NlwBufferBlock_u_CORTEXM0DS_u_logic_Wu53z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => u_CORTEXM0DS_u_logic_Mq0wx4_25910,
      O => NlwBufferSignal_u_CORTEXM0DS_u_logic_Wu53z4_IN
    );
  NlwBufferBlock_u_CORTEXM0DS_u_logic_Wyt2z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_u_CORTEXM0DS_u_logic_Wyt2z4_CLK
    );
  NlwBufferBlock_u_CORTEXM0DS_u_logic_Wyt2z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => u_CORTEXM0DS_u_logic_Yxzvx4,
      O => NlwBufferSignal_u_CORTEXM0DS_u_logic_Wyt2z4_IN
    );
  NlwBufferBlock_u_CORTEXM0DS_u_logic_Tyx2z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_u_CORTEXM0DS_u_logic_Tyx2z4_CLK
    );
  NlwBufferBlock_u_CORTEXM0DS_u_logic_Kiq2z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_u_CORTEXM0DS_u_logic_Kiq2z4_CLK
    );
  NlwBufferBlock_u_CORTEXM0DS_u_logic_Kiq2z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => u_CORTEXM0DS_u_logic_Cfzvx4,
      O => NlwBufferSignal_u_CORTEXM0DS_u_logic_Kiq2z4_IN
    );
  NlwBufferBlock_u_CORTEXM0DS_u_logic_Wqd3z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_u_CORTEXM0DS_u_logic_Wqd3z4_CLK
    );
  NlwBufferBlock_u_CORTEXM0DS_u_logic_Wqd3z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => u_CORTEXM0DS_u_logic_Aj1wx4_26375,
      O => NlwBufferSignal_u_CORTEXM0DS_u_logic_Wqd3z4_IN
    );
  NlwBufferBlock_u_CORTEXM0DS_u_logic_Art2z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_u_CORTEXM0DS_u_logic_Art2z4_CLK
    );
  NlwBufferBlock_u_CORTEXM0DS_u_logic_Art2z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => u_CORTEXM0DS_u_logic_Cfzvx4,
      O => NlwBufferSignal_u_CORTEXM0DS_u_logic_Art2z4_IN
    );
  NlwBufferBlock_u_CORTEXM0DS_u_logic_F483z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_u_CORTEXM0DS_u_logic_F483z4_CLK
    );
  NlwBufferBlock_u_CORTEXM0DS_u_logic_F483z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => u_CORTEXM0DS_u_logic_Yxzvx4,
      O => NlwBufferSignal_u_CORTEXM0DS_u_logic_F483z4_IN
    );
  NlwBufferBlock_u_CORTEXM0DS_u_logic_K103z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_u_CORTEXM0DS_u_logic_K103z4_CLK
    );
  NlwBufferBlock_u_CORTEXM0DS_u_logic_K103z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => u_CORTEXM0DS_u_logic_Mq0wx4_25910,
      O => NlwBufferSignal_u_CORTEXM0DS_u_logic_K103z4_IN
    );
  NlwBufferBlock_u_CORTEXM0DS_u_logic_W893z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_u_CORTEXM0DS_u_logic_W893z4_CLK
    );
  NlwBufferBlock_u_CORTEXM0DS_u_logic_F8e3z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_u_CORTEXM0DS_u_logic_F8e3z4_CLK
    );
  NlwBufferBlock_u_CORTEXM0DS_u_logic_F8e3z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => u_CORTEXM0DS_u_logic_Aj1wx4_26375,
      O => NlwBufferSignal_u_CORTEXM0DS_u_logic_F8e3z4_IN
    );
  NlwBufferBlock_u_CORTEXM0DS_u_logic_X1e3z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_u_CORTEXM0DS_u_logic_X1e3z4_CLK
    );
  NlwBufferBlock_u_CORTEXM0DS_u_logic_X1e3z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => u_CORTEXM0DS_u_logic_Aj1wx4_26375,
      O => NlwBufferSignal_u_CORTEXM0DS_u_logic_X1e3z4_IN
    );
  NlwBufferBlock_u_CORTEXM0DS_u_logic_G0w2z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_u_CORTEXM0DS_u_logic_G0w2z4_CLK
    );
  NlwBufferBlock_u_CORTEXM0DS_u_logic_Ql23z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_u_CORTEXM0DS_u_logic_Ql23z4_CLK
    );
  NlwBufferBlock_u_CORTEXM0DS_u_logic_Ql23z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => u_CORTEXM0DS_u_logic_C3qvx4,
      O => NlwBufferSignal_u_CORTEXM0DS_u_logic_Ql23z4_IN
    );
  NlwBufferBlock_u_CORTEXM0DS_u_logic_V0k2z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_u_CORTEXM0DS_u_logic_V0k2z4_CLK
    );
  NlwBufferBlock_u_CORTEXM0DS_u_logic_V0k2z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => u_CORTEXM0DS_u_logic_Uhzvx4_26526,
      O => NlwBufferSignal_u_CORTEXM0DS_u_logic_V0k2z4_IN
    );
  NlwBufferBlock_u_CORTEXM0DS_u_logic_S2p2z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_u_CORTEXM0DS_u_logic_S2p2z4_CLK
    );
  NlwBufferBlock_u_CORTEXM0DS_u_logic_S2p2z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => u_CORTEXM0DS_u_logic_Iv0wx4_26205,
      O => NlwBufferSignal_u_CORTEXM0DS_u_logic_S2p2z4_IN
    );
  NlwBufferBlock_u_CORTEXM0DS_u_logic_Igl2z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_u_CORTEXM0DS_u_logic_Igl2z4_CLK
    );
  NlwBufferBlock_u_CORTEXM0DS_u_logic_Igl2z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => u_CORTEXM0DS_u_logic_Xmzvx4_26363,
      O => NlwBufferSignal_u_CORTEXM0DS_u_logic_Igl2z4_IN
    );
  NlwBufferBlock_u_CORTEXM0DS_u_logic_N3n2z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_u_CORTEXM0DS_u_logic_N3n2z4_CLK
    );
  NlwBufferBlock_u_CORTEXM0DS_u_logic_N3n2z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => u_CORTEXM0DS_u_logic_J70wx4_26335,
      O => NlwBufferSignal_u_CORTEXM0DS_u_logic_N3n2z4_IN
    );
  NlwBufferBlock_u_CORTEXM0DS_u_logic_Vhk2z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_u_CORTEXM0DS_u_logic_Vhk2z4_CLK
    );
  NlwBufferBlock_u_CORTEXM0DS_u_logic_Vhk2z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => u_CORTEXM0DS_u_logic_C3qvx4,
      O => NlwBufferSignal_u_CORTEXM0DS_u_logic_Vhk2z4_IN
    );
  NlwBufferBlock_u_CORTEXM0DS_u_logic_G123z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_u_CORTEXM0DS_u_logic_G123z4_CLK
    );
  NlwBufferBlock_u_CORTEXM0DS_u_logic_G123z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => u_CORTEXM0DS_u_logic_Xl0wx4_26466,
      O => NlwBufferSignal_u_CORTEXM0DS_u_logic_G123z4_IN
    );
  NlwBufferBlock_u_CORTEXM0DS_u_logic_Vcv2z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_u_CORTEXM0DS_u_logic_Vcv2z4_CLK
    );
  NlwBufferBlock_u_CORTEXM0DS_u_logic_Vcv2z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => u_CORTEXM0DS_u_logic_J70wx4_26335,
      O => NlwBufferSignal_u_CORTEXM0DS_u_logic_Vcv2z4_IN
    );
  NlwBufferBlock_u_CORTEXM0DS_u_logic_Hn03z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_u_CORTEXM0DS_u_logic_Hn03z4_CLK
    );
  NlwBufferBlock_u_CORTEXM0DS_u_logic_Hn03z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => u_CORTEXM0DS_u_logic_Uhzvx4_26526,
      O => NlwBufferSignal_u_CORTEXM0DS_u_logic_Hn03z4_IN
    );
  NlwBufferBlock_u_CORTEXM0DS_u_logic_Aez2z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_u_CORTEXM0DS_u_logic_Aez2z4_CLK
    );
  NlwBufferBlock_u_CORTEXM0DS_u_logic_Aez2z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => u_CORTEXM0DS_u_logic_C3qvx4,
      O => NlwBufferSignal_u_CORTEXM0DS_u_logic_Aez2z4_IN
    );
  NlwBufferBlock_u_CORTEXM0DS_u_logic_Ggk2z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_u_CORTEXM0DS_u_logic_Ggk2z4_CLK
    );
  NlwBufferBlock_u_CORTEXM0DS_u_logic_Ggk2z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => u_CORTEXM0DS_u_logic_C3qvx4,
      O => NlwBufferSignal_u_CORTEXM0DS_u_logic_Ggk2z4_IN
    );
  NlwBufferBlock_u_CORTEXM0DS_u_logic_Pw03z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_u_CORTEXM0DS_u_logic_Pw03z4_CLK
    );
  NlwBufferBlock_u_CORTEXM0DS_u_logic_Pw03z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => u_CORTEXM0DS_u_logic_J70wx4_26335,
      O => NlwBufferSignal_u_CORTEXM0DS_u_logic_Pw03z4_IN
    );
  NlwBufferBlock_u_CORTEXM0DS_u_logic_Y1n2z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_u_CORTEXM0DS_u_logic_Y1n2z4_CLK
    );
  NlwBufferBlock_u_CORTEXM0DS_u_logic_Y1n2z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => u_CORTEXM0DS_u_logic_J70wx4_26335,
      O => NlwBufferSignal_u_CORTEXM0DS_u_logic_Y1n2z4_IN
    );
  NlwBufferBlock_u_CORTEXM0DS_u_logic_Plx2z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_u_CORTEXM0DS_u_logic_Plx2z4_CLK
    );
  NlwBufferBlock_u_CORTEXM0DS_u_logic_X543z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_u_CORTEXM0DS_u_logic_X543z4_CLK
    );
  NlwBufferBlock_u_CORTEXM0DS_u_logic_F8u2z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_u_CORTEXM0DS_u_logic_F8u2z4_CLK
    );
  NlwBufferBlock_u_CORTEXM0DS_u_logic_F8u2z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => u_CORTEXM0DS_u_logic_Mq0wx4_25910,
      O => NlwBufferSignal_u_CORTEXM0DS_u_logic_F8u2z4_IN
    );
  NlwBufferBlock_u_CORTEXM0DS_u_logic_Exd3z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_u_CORTEXM0DS_u_logic_Exd3z4_CLK
    );
  NlwBufferBlock_u_CORTEXM0DS_u_logic_Exd3z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => u_CORTEXM0DS_u_logic_Aj1wx4_26375,
      O => NlwBufferSignal_u_CORTEXM0DS_u_logic_Exd3z4_IN
    );
  NlwBufferBlock_u_CORTEXM0DS_u_logic_X6m2z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_u_CORTEXM0DS_u_logic_X6m2z4_CLK
    );
  NlwBufferBlock_u_CORTEXM0DS_u_logic_X6m2z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => u_CORTEXM0DS_u_logic_I30wx4_26206,
      O => NlwBufferSignal_u_CORTEXM0DS_u_logic_X6m2z4_IN
    );
  NlwBufferBlock_u_CORTEXM0DS_u_logic_Pbl2z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_u_CORTEXM0DS_u_logic_Pbl2z4_CLK
    );
  NlwBufferBlock_u_CORTEXM0DS_u_logic_Pbl2z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => u_CORTEXM0DS_u_logic_Xmzvx4_26363,
      O => NlwBufferSignal_u_CORTEXM0DS_u_logic_Pbl2z4_IN
    );
  NlwBufferBlock_u_CORTEXM0DS_u_logic_Y9t2z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_u_CORTEXM0DS_u_logic_Y9t2z4_CLK
    );
  NlwBufferBlock_u_CORTEXM0DS_u_logic_Pvd3z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_u_CORTEXM0DS_u_logic_Pvd3z4_CLK
    );
  NlwBufferBlock_u_CORTEXM0DS_u_logic_Pvd3z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => u_CORTEXM0DS_u_logic_Aj1wx4_26375,
      O => NlwBufferSignal_u_CORTEXM0DS_u_logic_Pvd3z4_IN
    );
  NlwBufferBlock_u_CORTEXM0DS_u_logic_I0e3z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_u_CORTEXM0DS_u_logic_I0e3z4_CLK
    );
  NlwBufferBlock_u_CORTEXM0DS_u_logic_I0e3z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => u_CORTEXM0DS_u_logic_Aj1wx4_26375,
      O => NlwBufferSignal_u_CORTEXM0DS_u_logic_I0e3z4_IN
    );
  NlwBufferBlock_u_CORTEXM0DS_u_logic_Spl2z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_u_CORTEXM0DS_u_logic_Spl2z4_CLK
    );
  NlwBufferBlock_u_CORTEXM0DS_u_logic_Spl2z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => u_CORTEXM0DS_u_logic_Z4qvx4,
      O => NlwBufferSignal_u_CORTEXM0DS_u_logic_Spl2z4_IN
    );
  NlwBufferBlock_u_CORTEXM0DS_u_logic_Csz2z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_u_CORTEXM0DS_u_logic_Csz2z4_CLK
    );
  NlwBufferBlock_u_CORTEXM0DS_u_logic_Csz2z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => u_CORTEXM0DS_u_logic_Xmzvx4_26363,
      O => NlwBufferSignal_u_CORTEXM0DS_u_logic_Csz2z4_IN
    );
  NlwBufferBlock_u_CORTEXM0DS_u_logic_Vg53z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_u_CORTEXM0DS_u_logic_Vg53z4_CLK
    );
  NlwBufferBlock_u_CORTEXM0DS_u_logic_Vg53z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => u_CORTEXM0DS_u_logic_Xmzvx4_26363,
      O => NlwBufferSignal_u_CORTEXM0DS_u_logic_Vg53z4_IN
    );
  NlwBufferBlock_u_ahb_bridge_u_state_machine_present_state_FSM_FFd2_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_u_ahb_bridge_u_state_machine_present_state_FSM_FFd2_CLK
    );
  NlwBufferBlock_u_ahb_bridge_u_state_machine_dmai_start_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_u_ahb_bridge_u_state_machine_dmai_start_CLK
    );
  NlwBufferBlock_u_ahb_bridge_u_state_machine_present_state_FSM_FFd1_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_u_ahb_bridge_u_state_machine_present_state_FSM_FFd1_CLK
    );
  NlwBufferBlock_u_CORTEXM0DS_u_logic_Glj2z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_u_CORTEXM0DS_u_logic_Glj2z4_CLK
    );
  NlwBufferBlock_u_CORTEXM0DS_u_logic_Glj2z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => u_CORTEXM0DS_u_logic_J3qvx4,
      O => NlwBufferSignal_u_CORTEXM0DS_u_logic_Glj2z4_IN
    );
  NlwBufferBlock_u_CORTEXM0DS_u_logic_L733z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_u_CORTEXM0DS_u_logic_L733z4_CLK
    );
  NlwBufferBlock_u_CORTEXM0DS_u_logic_L733z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => u_CORTEXM0DS_u_logic_J70wx4_26335,
      O => NlwBufferSignal_u_CORTEXM0DS_u_logic_L733z4_IN
    );
  NlwBufferBlock_u_CORTEXM0DS_u_logic_U573z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_u_CORTEXM0DS_u_logic_U573z4_CLK
    );
  NlwBufferBlock_u_CORTEXM0DS_u_logic_U573z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => u_CORTEXM0DS_u_logic_Iv0wx4_26205,
      O => NlwBufferSignal_u_CORTEXM0DS_u_logic_U573z4_IN
    );
  NlwBufferBlock_u_CORTEXM0DS_u_logic_Wlz2z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_u_CORTEXM0DS_u_logic_Wlz2z4_CLK
    );
  NlwBufferBlock_u_CORTEXM0DS_u_logic_Fcj2z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_u_CORTEXM0DS_u_logic_Fcj2z4_CLK
    );
  NlwBufferBlock_u_CORTEXM0DS_u_logic_Ibe3z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_u_CORTEXM0DS_u_logic_Ibe3z4_CLK
    );
  NlwBufferBlock_u_CORTEXM0DS_u_logic_Ibe3z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => u_CORTEXM0DS_u_logic_Aj1wx4_26375,
      O => NlwBufferSignal_u_CORTEXM0DS_u_logic_Ibe3z4_IN
    );
  NlwBufferBlock_u_CORTEXM0DS_u_logic_V233z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_u_CORTEXM0DS_u_logic_V233z4_CLK
    );
  NlwBufferBlock_u_CORTEXM0DS_u_logic_V233z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => u_CORTEXM0DS_u_logic_Yxzvx4,
      O => NlwBufferSignal_u_CORTEXM0DS_u_logic_V233z4_IN
    );
  NlwBufferBlock_u_CORTEXM0DS_u_logic_Uj93z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_u_CORTEXM0DS_u_logic_Uj93z4_CLK
    );
  NlwBufferBlock_u_CORTEXM0DS_u_logic_Uj93z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => u_CORTEXM0DS_u_logic_Iv0wx4_26205,
      O => NlwBufferSignal_u_CORTEXM0DS_u_logic_Uj93z4_IN
    );
  NlwBufferBlock_u_CORTEXM0DS_u_logic_Omk2z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_u_CORTEXM0DS_u_logic_Omk2z4_CLK
    );
  NlwBufferBlock_u_CORTEXM0DS_u_logic_Dy23z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_u_CORTEXM0DS_u_logic_Dy23z4_CLK
    );
  NlwBufferBlock_u_CORTEXM0DS_u_logic_Dy23z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => u_CORTEXM0DS_u_logic_Xmzvx4_26363,
      O => NlwBufferSignal_u_CORTEXM0DS_u_logic_Dy23z4_IN
    );
  NlwBufferBlock_u_CORTEXM0DS_u_logic_Hmh3z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_u_CORTEXM0DS_u_logic_Hmh3z4_CLK
    );
  NlwBufferBlock_u_CORTEXM0DS_u_logic_Hmh3z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => u_CORTEXM0DS_u_logic_Cfzvx4,
      O => NlwBufferSignal_u_CORTEXM0DS_u_logic_Hmh3z4_IN
    );
  NlwBufferBlock_u_ahb_bridge_u_state_machine_HREADY_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_u_ahb_bridge_u_state_machine_HREADY_CLK
    );
  NlwBufferBlock_u_CORTEXM0DS_u_logic_Wo03z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_u_CORTEXM0DS_u_logic_Wo03z4_CLK
    );
  NlwBufferBlock_u_CORTEXM0DS_u_logic_Wo03z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => u_CORTEXM0DS_u_logic_Xmzvx4_26363,
      O => NlwBufferSignal_u_CORTEXM0DS_u_logic_Wo03z4_IN
    );
  NlwBufferBlock_u_CORTEXM0DS_u_logic_Rek2z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_u_CORTEXM0DS_u_logic_Rek2z4_CLK
    );
  NlwBufferBlock_u_CORTEXM0DS_u_logic_Rek2z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => u_CORTEXM0DS_u_logic_C3qvx4,
      O => NlwBufferSignal_u_CORTEXM0DS_u_logic_Rek2z4_IN
    );
  NlwBufferBlock_u_CORTEXM0DS_u_logic_Eq63z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_u_CORTEXM0DS_u_logic_Eq63z4_CLK
    );
  NlwBufferBlock_u_CORTEXM0DS_u_logic_Eq63z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => u_CORTEXM0DS_u_logic_Xmzvx4_26363,
      O => NlwBufferSignal_u_CORTEXM0DS_u_logic_Eq63z4_IN
    );
  NlwBufferBlock_u_CORTEXM0DS_u_logic_F473z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_u_CORTEXM0DS_u_logic_F473z4_CLK
    );
  NlwBufferBlock_u_CORTEXM0DS_u_logic_F473z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => u_CORTEXM0DS_u_logic_Mq0wx4_25910,
      O => NlwBufferSignal_u_CORTEXM0DS_u_logic_F473z4_IN
    );
  NlwBufferBlock_u_CORTEXM0DS_u_logic_N3v2z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_u_CORTEXM0DS_u_logic_N3v2z4_CLK
    );
  NlwBufferBlock_u_CORTEXM0DS_u_logic_N3v2z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => u_CORTEXM0DS_u_logic_Xmzvx4_26363,
      O => NlwBufferSignal_u_CORTEXM0DS_u_logic_N3v2z4_IN
    );
  NlwBufferBlock_u_CORTEXM0DS_u_logic_Aru2z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_u_CORTEXM0DS_u_logic_Aru2z4_CLK
    );
  NlwBufferBlock_u_CORTEXM0DS_u_logic_Aru2z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => u_CORTEXM0DS_u_logic_C3qvx4,
      O => NlwBufferSignal_u_CORTEXM0DS_u_logic_Aru2z4_IN
    );
  NlwBufferBlock_u_CORTEXM0DS_u_logic_Ec33z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_u_CORTEXM0DS_u_logic_Ec33z4_CLK
    );
  NlwBufferBlock_u_CORTEXM0DS_u_logic_Ec33z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => u_CORTEXM0DS_u_logic_Mq0wx4_25910,
      O => NlwBufferSignal_u_CORTEXM0DS_u_logic_Ec33z4_IN
    );
  NlwBufferBlock_u_CORTEXM0DS_u_logic_Od83z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_u_CORTEXM0DS_u_logic_Od83z4_CLK
    );
  NlwBufferBlock_u_CORTEXM0DS_u_logic_Od83z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => u_CORTEXM0DS_u_logic_Mq0wx4_25910,
      O => NlwBufferSignal_u_CORTEXM0DS_u_logic_Od83z4_IN
    );
  NlwBufferBlock_u_CORTEXM0DS_u_logic_Ey03z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_u_CORTEXM0DS_u_logic_Ey03z4_CLK
    );
  NlwBufferBlock_u_CORTEXM0DS_u_logic_Ey03z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => u_CORTEXM0DS_u_logic_Mq0wx4_25910,
      O => NlwBufferSignal_u_CORTEXM0DS_u_logic_Ey03z4_IN
    );
  NlwBufferBlock_u_CORTEXM0DS_u_logic_Z7i2z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_u_CORTEXM0DS_u_logic_Z7i2z4_CLK
    );
  NlwBufferBlock_u_CORTEXM0DS_u_logic_Zfh3z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_u_CORTEXM0DS_u_logic_Zfh3z4_CLK
    );
  NlwBufferBlock_u_CORTEXM0DS_u_logic_Djv2z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_u_CORTEXM0DS_u_logic_Djv2z4_CLK
    );
  NlwBufferBlock_u_CORTEXM0DS_u_logic_Djv2z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => u_CORTEXM0DS_u_logic_Iv0wx4_26205,
      O => NlwBufferSignal_u_CORTEXM0DS_u_logic_Djv2z4_IN
    );
  NlwBufferBlock_u_CORTEXM0DS_u_logic_M3u2z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_u_CORTEXM0DS_u_logic_M3u2z4_CLK
    );
  NlwBufferBlock_u_CORTEXM0DS_u_logic_M3u2z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => u_CORTEXM0DS_u_logic_J70wx4_26335,
      O => NlwBufferSignal_u_CORTEXM0DS_u_logic_M3u2z4_IN
    );
  NlwBufferBlock_u_CORTEXM0DS_u_logic_Eol2z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_u_CORTEXM0DS_u_logic_Eol2z4_CLK
    );
  NlwBufferBlock_u_CORTEXM0DS_u_logic_Eol2z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => u_CORTEXM0DS_u_logic_Z4qvx4,
      O => NlwBufferSignal_u_CORTEXM0DS_u_logic_Eol2z4_IN
    );
  NlwBufferBlock_u_CORTEXM0DS_u_logic_Nl53z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_u_CORTEXM0DS_u_logic_Nl53z4_CLK
    );
  NlwBufferBlock_u_CORTEXM0DS_u_logic_Nl53z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => u_CORTEXM0DS_u_logic_Yxzvx4,
      O => NlwBufferSignal_u_CORTEXM0DS_u_logic_Nl53z4_IN
    );
  NlwBufferBlock_u_CORTEXM0DS_u_logic_Qyc3z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_u_CORTEXM0DS_u_logic_Qyc3z4_CLK
    );
  NlwBufferBlock_u_CORTEXM0DS_u_logic_Qyc3z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => u_CORTEXM0DS_u_logic_Zz1wx4_25907,
      O => NlwBufferSignal_u_CORTEXM0DS_u_logic_Qyc3z4_IN
    );
  NlwBufferBlock_u_CORTEXM0DS_u_logic_Gf63z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_u_CORTEXM0DS_u_logic_Gf63z4_CLK
    );
  NlwBufferBlock_u_CORTEXM0DS_u_logic_Gf63z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => u_CORTEXM0DS_u_logic_Z4qvx4,
      O => NlwBufferSignal_u_CORTEXM0DS_u_logic_Gf63z4_IN
    );
  NlwBufferBlock_u_CORTEXM0DS_u_logic_J5m2z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_u_CORTEXM0DS_u_logic_J5m2z4_CLK
    );
  NlwBufferBlock_u_CORTEXM0DS_u_logic_J5m2z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => u_CORTEXM0DS_u_logic_I30wx4_26206,
      O => NlwBufferSignal_u_CORTEXM0DS_u_logic_J5m2z4_IN
    );
  NlwBufferBlock_u_CORTEXM0DS_u_logic_Snd3z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_u_CORTEXM0DS_u_logic_Snd3z4_CLK
    );
  NlwBufferBlock_u_CORTEXM0DS_u_logic_Snd3z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => u_CORTEXM0DS_u_logic_Aj1wx4_26375,
      O => NlwBufferSignal_u_CORTEXM0DS_u_logic_Snd3z4_IN
    );
  NlwBufferBlock_u_CORTEXM0DS_u_logic_Imu2z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_u_CORTEXM0DS_u_logic_Imu2z4_CLK
    );
  NlwBufferBlock_u_CORTEXM0DS_u_logic_Imu2z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => u_CORTEXM0DS_u_logic_Zz1wx4_25907,
      O => NlwBufferSignal_u_CORTEXM0DS_u_logic_Imu2z4_IN
    );
  NlwBufferBlock_u_CORTEXM0DS_u_logic_Vr23z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_u_CORTEXM0DS_u_logic_Vr23z4_CLK
    );
  NlwBufferBlock_u_CORTEXM0DS_u_logic_Vr23z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => u_CORTEXM0DS_u_logic_F6zvx4,
      O => NlwBufferSignal_u_CORTEXM0DS_u_logic_Vr23z4_IN
    );
  NlwBufferBlock_u_CORTEXM0DS_u_logic_Eun2z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_u_CORTEXM0DS_u_logic_Eun2z4_CLK
    );
  NlwBufferBlock_u_CORTEXM0DS_u_logic_Eun2z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => u_CORTEXM0DS_u_logic_Mq0wx4_25910,
      O => NlwBufferSignal_u_CORTEXM0DS_u_logic_Eun2z4_IN
    );
  NlwBufferBlock_u_CORTEXM0DS_u_logic_Zu33z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_u_CORTEXM0DS_u_logic_Zu33z4_CLK
    );
  NlwBufferBlock_u_CORTEXM0DS_u_logic_Zu33z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => u_CORTEXM0DS_u_logic_C3qvx4,
      O => NlwBufferSignal_u_CORTEXM0DS_u_logic_Zu33z4_IN
    );
  NlwBufferBlock_u_CORTEXM0DS_u_logic_Uo13z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_u_CORTEXM0DS_u_logic_Uo13z4_CLK
    );
  NlwBufferBlock_u_CORTEXM0DS_u_logic_Uo13z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => u_CORTEXM0DS_u_logic_Xmzvx4_26363,
      O => NlwBufferSignal_u_CORTEXM0DS_u_logic_Uo13z4_IN
    );
  NlwBufferBlock_u_CORTEXM0DS_u_logic_M743z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_u_CORTEXM0DS_u_logic_M743z4_CLK
    );
  NlwBufferBlock_u_CORTEXM0DS_u_logic_M743z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => u_CORTEXM0DS_u_logic_Xmzvx4_26363,
      O => NlwBufferSignal_u_CORTEXM0DS_u_logic_M743z4_IN
    );
  NlwBufferBlock_u_CORTEXM0DS_u_logic_Td33z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_u_CORTEXM0DS_u_logic_Td33z4_CLK
    );
  NlwBufferBlock_u_CORTEXM0DS_u_logic_Td33z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => u_CORTEXM0DS_u_logic_Iv0wx4_26205,
      O => NlwBufferSignal_u_CORTEXM0DS_u_logic_Td33z4_IN
    );
  NlwBufferBlock_u_CORTEXM0DS_u_logic_Arn2z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_u_CORTEXM0DS_u_logic_Arn2z4_CLK
    );
  NlwBufferBlock_u_CORTEXM0DS_u_logic_Arn2z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => u_CORTEXM0DS_u_logic_Mq0wx4_25910,
      O => NlwBufferSignal_u_CORTEXM0DS_u_logic_Arn2z4_IN
    );
  NlwBufferBlock_u_CORTEXM0DS_u_logic_N8i3z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_u_CORTEXM0DS_u_logic_N8i3z4_CLK
    );
  NlwBufferBlock_u_CORTEXM0DS_u_logic_N8i3z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => u_CORTEXM0DS_u_logic_F6zvx4,
      O => NlwBufferSignal_u_CORTEXM0DS_u_logic_N8i3z4_IN
    );
  NlwBufferBlock_u_CORTEXM0DS_u_logic_Kjk2z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_u_CORTEXM0DS_u_logic_Kjk2z4_CLK
    );
  NlwBufferBlock_u_CORTEXM0DS_u_logic_Kjk2z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => u_CORTEXM0DS_u_logic_C3qvx4,
      O => NlwBufferSignal_u_CORTEXM0DS_u_logic_Kjk2z4_IN
    );
  NlwBufferBlock_u_CORTEXM0DS_u_logic_I453z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_u_CORTEXM0DS_u_logic_I453z4_CLK
    );
  NlwBufferBlock_u_CORTEXM0DS_u_logic_I453z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => u_CORTEXM0DS_u_logic_C3qvx4,
      O => NlwBufferSignal_u_CORTEXM0DS_u_logic_I453z4_IN
    );
  NlwBufferBlock_u_CORTEXM0DS_u_logic_R6n2z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_u_CORTEXM0DS_u_logic_R6n2z4_CLK
    );
  NlwBufferBlock_u_CORTEXM0DS_u_logic_R6n2z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => u_CORTEXM0DS_u_logic_J70wx4_26335,
      O => NlwBufferSignal_u_CORTEXM0DS_u_logic_R6n2z4_IN
    );
  NlwBufferBlock_u_CORTEXM0DS_u_logic_An73z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_u_CORTEXM0DS_u_logic_An73z4_CLK
    );
  NlwBufferBlock_u_CORTEXM0DS_u_logic_An73z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => u_CORTEXM0DS_u_logic_C3qvx4,
      O => NlwBufferSignal_u_CORTEXM0DS_u_logic_An73z4_IN
    );
  NlwBufferBlock_u_CORTEXM0DS_u_logic_Tel2z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_u_CORTEXM0DS_u_logic_Tel2z4_CLK
    );
  NlwBufferBlock_u_CORTEXM0DS_u_logic_Tel2z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => u_CORTEXM0DS_u_logic_Xmzvx4_26363,
      O => NlwBufferSignal_u_CORTEXM0DS_u_logic_Tel2z4_IN
    );
  NlwBufferBlock_u_CORTEXM0DS_u_logic_Rd63z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_u_CORTEXM0DS_u_logic_Rd63z4_CLK
    );
  NlwBufferBlock_u_CORTEXM0DS_u_logic_Rd63z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => u_CORTEXM0DS_u_logic_C3qvx4,
      O => NlwBufferSignal_u_CORTEXM0DS_u_logic_Rd63z4_IN
    );
  NlwBufferBlock_u_CORTEXM0DS_u_logic_Hpd3z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_u_CORTEXM0DS_u_logic_Hpd3z4_CLK
    );
  NlwBufferBlock_u_CORTEXM0DS_u_logic_Hpd3z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => u_CORTEXM0DS_u_logic_Aj1wx4_26375,
      O => NlwBufferSignal_u_CORTEXM0DS_u_logic_Hpd3z4_IN
    );
  NlwBufferBlock_u_CORTEXM0DS_u_logic_Qwr2z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_u_CORTEXM0DS_u_logic_Qwr2z4_CLK
    );
  NlwBufferBlock_u_CORTEXM0DS_u_logic_Qwr2z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => u_CORTEXM0DS_u_logic_Zz1wx4_25907,
      O => NlwBufferSignal_u_CORTEXM0DS_u_logic_Qwr2z4_IN
    );
  NlwBufferBlock_u_CORTEXM0DS_u_logic_Psn2z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_u_CORTEXM0DS_u_logic_Psn2z4_CLK
    );
  NlwBufferBlock_u_CORTEXM0DS_u_logic_Psn2z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => u_CORTEXM0DS_u_logic_Mq0wx4_25910,
      O => NlwBufferSignal_u_CORTEXM0DS_u_logic_Psn2z4_IN
    );
  NlwBufferBlock_u_CORTEXM0DS_u_logic_Mt13z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_u_CORTEXM0DS_u_logic_Mt13z4_CLK
    );
  NlwBufferBlock_u_CORTEXM0DS_u_logic_Mt13z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => u_CORTEXM0DS_u_logic_Yxzvx4,
      O => NlwBufferSignal_u_CORTEXM0DS_u_logic_Mt13z4_IN
    );
  NlwBufferBlock_u_CORTEXM0DS_u_logic_Zr03z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_u_CORTEXM0DS_u_logic_Zr03z4_CLK
    );
  NlwBufferBlock_u_CORTEXM0DS_u_logic_Zr03z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => u_CORTEXM0DS_u_logic_Yxzvx4,
      O => NlwBufferSignal_u_CORTEXM0DS_u_logic_Zr03z4_IN
    );
  NlwBufferBlock_u_CORTEXM0DS_u_logic_Ujp2z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_u_CORTEXM0DS_u_logic_Ujp2z4_CLK
    );
  NlwBufferBlock_u_CORTEXM0DS_u_logic_Ujp2z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => u_CORTEXM0DS_u_logic_Yxzvx4,
      O => NlwBufferSignal_u_CORTEXM0DS_u_logic_Ujp2z4_IN
    );
  NlwBufferBlock_u_CORTEXM0DS_u_logic_Nl43z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_u_CORTEXM0DS_u_logic_Nl43z4_CLK
    );
  NlwBufferBlock_u_CORTEXM0DS_u_logic_Nl43z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => u_CORTEXM0DS_u_logic_Mq0wx4_25910,
      O => NlwBufferSignal_u_CORTEXM0DS_u_logic_Nl43z4_IN
    );
  NlwBufferBlock_u_CORTEXM0DS_u_logic_U7w2z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_u_CORTEXM0DS_u_logic_U7w2z4_CLK
    );
  NlwBufferBlock_u_CORTEXM0DS_u_logic_F8v2z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_u_CORTEXM0DS_u_logic_F8v2z4_CLK
    );
  NlwBufferBlock_u_CORTEXM0DS_u_logic_F8v2z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => u_CORTEXM0DS_u_logic_Yxzvx4,
      O => NlwBufferSignal_u_CORTEXM0DS_u_logic_F8v2z4_IN
    );
  NlwBufferBlock_u_CORTEXM0DS_u_logic_Madd_n16585_cy_4_DI_0_Q : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => u_CORTEXM0DS_u_logic_Gpbvx4,
      O => NlwBufferSignal_u_CORTEXM0DS_u_logic_Madd_n16585_cy_4_DI_0_Q
    );
  NlwBufferBlock_u_CORTEXM0DS_u_logic_Madd_n16585_cy_4_DI_2_Q : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => u_CORTEXM0DS_u_logic_Asbvx4,
      O => NlwBufferSignal_u_CORTEXM0DS_u_logic_Madd_n16585_cy_4_DI_2_Q
    );
  NlwBufferBlock_u_CORTEXM0DS_u_logic_Madd_n16585_cy_4_DI_3_Q : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => u_CORTEXM0DS_u_logic_Ktbvx4,
      O => NlwBufferSignal_u_CORTEXM0DS_u_logic_Madd_n16585_cy_4_DI_3_Q
    );
  NlwBufferBlock_u_CORTEXM0DS_u_logic_Otr2z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_u_CORTEXM0DS_u_logic_Otr2z4_CLK
    );
  NlwBufferBlock_u_CORTEXM0DS_u_logic_Otr2z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => u_CORTEXM0DS_u_logic_Zz1wx4_25907,
      O => NlwBufferSignal_u_CORTEXM0DS_u_logic_Otr2z4_IN
    );
  NlwBufferBlock_u_CORTEXM0DS_u_logic_Cn43z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_u_CORTEXM0DS_u_logic_Cn43z4_CLK
    );
  NlwBufferBlock_u_CORTEXM0DS_u_logic_Cn43z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => u_CORTEXM0DS_u_logic_Iv0wx4_26205,
      O => NlwBufferSignal_u_CORTEXM0DS_u_logic_Cn43z4_IN
    );
  NlwBufferBlock_u_CORTEXM0DS_u_logic_Gci2z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_u_CORTEXM0DS_u_logic_Gci2z4_CLK
    );
  NlwBufferBlock_u_CORTEXM0DS_u_logic_Zpj2z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_u_CORTEXM0DS_u_logic_Zpj2z4_CLK
    );
  NlwBufferBlock_u_CORTEXM0DS_u_logic_Zpj2z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => u_CORTEXM0DS_u_logic_Rqzvx4,
      O => NlwBufferSignal_u_CORTEXM0DS_u_logic_Zpj2z4_IN
    );
  NlwBufferBlock_u_CORTEXM0DS_u_logic_Ozo2z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_u_CORTEXM0DS_u_logic_Ozo2z4_CLK
    );
  NlwBufferBlock_u_CORTEXM0DS_u_logic_Ozo2z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => u_CORTEXM0DS_u_logic_Iv0wx4_26205,
      O => NlwBufferSignal_u_CORTEXM0DS_u_logic_Ozo2z4_IN
    );
  NlwBufferBlock_u_CORTEXM0DS_u_logic_Rni2z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_u_CORTEXM0DS_u_logic_Rni2z4_CLK
    );
  NlwBufferBlock_u_CORTEXM0DS_u_logic_I443z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_u_CORTEXM0DS_u_logic_I443z4_CLK
    );
  NlwBufferBlock_u_CORTEXM0DS_u_logic_I443z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => u_CORTEXM0DS_u_logic_Cfzvx4,
      O => NlwBufferSignal_u_CORTEXM0DS_u_logic_I443z4_IN
    );
  NlwBufferBlock_u_CORTEXM0DS_u_logic_Zu23z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_u_CORTEXM0DS_u_logic_Zu23z4_CLK
    );
  NlwBufferBlock_u_CORTEXM0DS_u_logic_Zu23z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => u_CORTEXM0DS_u_logic_Cfzvx4,
      O => NlwBufferSignal_u_CORTEXM0DS_u_logic_Zu23z4_IN
    );
  NlwBufferBlock_u_CORTEXM0DS_u_logic_M3e3z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_u_CORTEXM0DS_u_logic_M3e3z4_CLK
    );
  NlwBufferBlock_u_CORTEXM0DS_u_logic_M3e3z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => u_CORTEXM0DS_u_logic_Aj1wx4_26375,
      O => NlwBufferSignal_u_CORTEXM0DS_u_logic_M3e3z4_IN
    );
  NlwBufferBlock_u_CORTEXM0DS_u_logic_Rds2z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_u_CORTEXM0DS_u_logic_Rds2z4_CLK
    );
  NlwBufferBlock_u_CORTEXM0DS_u_logic_Madd_n16585_cy_8_DI_1_Q : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => u_CORTEXM0DS_u_logic_Ewbvx4,
      O => NlwBufferSignal_u_CORTEXM0DS_u_logic_Madd_n16585_cy_8_DI_1_Q
    );
  NlwBufferBlock_u_CORTEXM0DS_u_logic_Madd_n16585_cy_8_DI_2_Q : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => u_CORTEXM0DS_u_logic_Oxbvx4,
      O => NlwBufferSignal_u_CORTEXM0DS_u_logic_Madd_n16585_cy_8_DI_2_Q
    );
  NlwBufferBlock_u_CORTEXM0DS_u_logic_Madd_n16585_cy_8_DI_3_Q : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => u_CORTEXM0DS_u_logic_Yybvx4,
      O => NlwBufferSignal_u_CORTEXM0DS_u_logic_Madd_n16585_cy_8_DI_3_Q
    );
  NlwBufferBlock_u_CORTEXM0DS_u_logic_Wnh3z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_u_CORTEXM0DS_u_logic_Wnh3z4_CLK
    );
  NlwBufferBlock_u_CORTEXM0DS_u_logic_Wnh3z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => u_CORTEXM0DS_u_logic_Cfzvx4,
      O => NlwBufferSignal_u_CORTEXM0DS_u_logic_Wnh3z4_IN
    );
  NlwBufferBlock_u_CORTEXM0DS_u_logic_Gfq2z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_u_CORTEXM0DS_u_logic_Gfq2z4_CLK
    );
  NlwBufferBlock_u_CORTEXM0DS_u_logic_Gfq2z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => u_CORTEXM0DS_u_logic_Cfzvx4,
      O => NlwBufferSignal_u_CORTEXM0DS_u_logic_Gfq2z4_IN
    );
  NlwBufferBlock_u_CORTEXM0DS_u_logic_Fio2z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_u_CORTEXM0DS_u_logic_Fio2z4_CLK
    );
  NlwBufferBlock_u_CORTEXM0DS_u_logic_U9u2z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_u_CORTEXM0DS_u_logic_U9u2z4_CLK
    );
  NlwBufferBlock_u_CORTEXM0DS_u_logic_U9u2z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => u_CORTEXM0DS_u_logic_Iv0wx4_26205,
      O => NlwBufferSignal_u_CORTEXM0DS_u_logic_U9u2z4_IN
    );
  NlwBufferBlock_u_CORTEXM0DS_u_logic_Z203z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_u_CORTEXM0DS_u_logic_Z203z4_CLK
    );
  NlwBufferBlock_u_CORTEXM0DS_u_logic_Z203z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => u_CORTEXM0DS_u_logic_Iv0wx4_26205,
      O => NlwBufferSignal_u_CORTEXM0DS_u_logic_Z203z4_IN
    );
  NlwBufferBlock_u_CORTEXM0DS_u_logic_Tvt2z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_u_CORTEXM0DS_u_logic_Tvt2z4_CLK
    );
  NlwBufferBlock_u_CORTEXM0DS_u_logic_Tvt2z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => u_CORTEXM0DS_u_logic_Rqzvx4,
      O => NlwBufferSignal_u_CORTEXM0DS_u_logic_Tvt2z4_IN
    );
  NlwBufferBlock_u_CORTEXM0DS_u_logic_Umi3z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_u_CORTEXM0DS_u_logic_Umi3z4_CLK
    );
  NlwBufferBlock_u_CORTEXM0DS_u_logic_Umi3z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => u_CORTEXM0DS_u_logic_Rqzvx4,
      O => NlwBufferSignal_u_CORTEXM0DS_u_logic_Umi3z4_IN
    );
  NlwBufferBlock_u_CORTEXM0DS_u_logic_Tyd3z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_u_CORTEXM0DS_u_logic_Tyd3z4_CLK
    );
  NlwBufferBlock_u_CORTEXM0DS_u_logic_Tyd3z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => u_CORTEXM0DS_u_logic_Aj1wx4_26375,
      O => NlwBufferSignal_u_CORTEXM0DS_u_logic_Tyd3z4_IN
    );
  NlwBufferBlock_u_CORTEXM0DS_u_logic_Aud3z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_u_CORTEXM0DS_u_logic_Aud3z4_CLK
    );
  NlwBufferBlock_u_CORTEXM0DS_u_logic_Aud3z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => u_CORTEXM0DS_u_logic_Aj1wx4_26375,
      O => NlwBufferSignal_u_CORTEXM0DS_u_logic_Aud3z4_IN
    );
  NlwBufferBlock_u_CORTEXM0DS_u_logic_D1p2z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_u_CORTEXM0DS_u_logic_D1p2z4_CLK
    );
  NlwBufferBlock_u_CORTEXM0DS_u_logic_D1p2z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => u_CORTEXM0DS_u_logic_Iv0wx4_26205,
      O => NlwBufferSignal_u_CORTEXM0DS_u_logic_D1p2z4_IN
    );
  NlwBufferBlock_u_CORTEXM0DS_u_logic_Yaz2z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_u_CORTEXM0DS_u_logic_Yaz2z4_CLK
    );
  NlwBufferBlock_u_CORTEXM0DS_u_logic_Yaz2z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => u_CORTEXM0DS_u_logic_Ggswx4,
      O => NlwBufferSignal_u_CORTEXM0DS_u_logic_Yaz2z4_IN
    );
  NlwBufferBlock_u_CORTEXM0DS_u_logic_U9e3z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_u_CORTEXM0DS_u_logic_U9e3z4_CLK
    );
  NlwBufferBlock_u_CORTEXM0DS_u_logic_U9e3z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => u_CORTEXM0DS_u_logic_Aj1wx4_26375,
      O => NlwBufferSignal_u_CORTEXM0DS_u_logic_U9e3z4_IN
    );
  NlwBufferBlock_u_CORTEXM0DS_u_logic_Jw73z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_u_CORTEXM0DS_u_logic_Jw73z4_CLK
    );
  NlwBufferBlock_u_CORTEXM0DS_u_logic_Jw73z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => u_CORTEXM0DS_u_logic_Cfzvx4,
      O => NlwBufferSignal_u_CORTEXM0DS_u_logic_Jw73z4_IN
    );
  NlwBufferBlock_u_CORTEXM0DS_u_logic_Jw83z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_u_CORTEXM0DS_u_logic_Jw83z4_CLK
    );
  NlwBufferBlock_u_CORTEXM0DS_u_logic_Jw83z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => u_CORTEXM0DS_u_logic_Fdzvx4,
      O => NlwBufferSignal_u_CORTEXM0DS_u_logic_Jw83z4_IN
    );
  NlwBufferBlock_u_CORTEXM0DS_u_logic_J0v2z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_u_CORTEXM0DS_u_logic_J0v2z4_CLK
    );
  NlwBufferBlock_u_CORTEXM0DS_u_logic_J0v2z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => u_CORTEXM0DS_u_logic_Cfzvx4,
      O => NlwBufferSignal_u_CORTEXM0DS_u_logic_J0v2z4_IN
    );
  NlwBufferBlock_u_CORTEXM0DS_u_logic_Sgp2z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_u_CORTEXM0DS_u_logic_Sgp2z4_CLK
    );
  NlwBufferBlock_u_CORTEXM0DS_u_logic_Sgp2z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => u_CORTEXM0DS_u_logic_Yxzvx4,
      O => NlwBufferSignal_u_CORTEXM0DS_u_logic_Sgp2z4_IN
    );
  NlwBufferBlock_u_CORTEXM0DS_u_logic_Ixn2z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_u_CORTEXM0DS_u_logic_Ixn2z4_CLK
    );
  NlwBufferBlock_u_CORTEXM0DS_u_logic_Ixn2z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => u_CORTEXM0DS_u_logic_Mq0wx4_25910,
      O => NlwBufferSignal_u_CORTEXM0DS_u_logic_Ixn2z4_IN
    );
  NlwBufferBlock_u_CORTEXM0DS_u_logic_Fli3z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_u_CORTEXM0DS_u_logic_Fli3z4_CLK
    );
  NlwBufferBlock_u_CORTEXM0DS_u_logic_Fli3z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => u_CORTEXM0DS_u_logic_Rqzvx4,
      O => NlwBufferSignal_u_CORTEXM0DS_u_logic_Fli3z4_IN
    );
  NlwBufferBlock_u_CORTEXM0DS_u_logic_Skh3z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_u_CORTEXM0DS_u_logic_Skh3z4_CLK
    );
  NlwBufferBlock_u_CORTEXM0DS_u_logic_Skh3z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => u_CORTEXM0DS_u_logic_Cfzvx4,
      O => NlwBufferSignal_u_CORTEXM0DS_u_logic_Skh3z4_IN
    );
  NlwBufferBlock_u_CORTEXM0DS_u_logic_Yx83z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_u_CORTEXM0DS_u_logic_Yx83z4_CLK
    );
  NlwBufferBlock_u_CORTEXM0DS_u_logic_Yx83z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => u_CORTEXM0DS_u_logic_Cfzvx4,
      O => NlwBufferSignal_u_CORTEXM0DS_u_logic_Yx83z4_IN
    );
  NlwBufferBlock_u_CORTEXM0DS_u_logic_An63z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_u_CORTEXM0DS_u_logic_An63z4_CLK
    );
  NlwBufferBlock_u_CORTEXM0DS_u_logic_An63z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => u_CORTEXM0DS_u_logic_Cfzvx4,
      O => NlwBufferSignal_u_CORTEXM0DS_u_logic_An63z4_IN
    );
  NlwBufferBlock_u_CORTEXM0DS_u_logic_Vgq2z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_u_CORTEXM0DS_u_logic_Vgq2z4_CLK
    );
  NlwBufferBlock_u_CORTEXM0DS_u_logic_Vgq2z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => u_CORTEXM0DS_u_logic_Cfzvx4,
      O => NlwBufferSignal_u_CORTEXM0DS_u_logic_Vgq2z4_IN
    );
  NlwBufferBlock_u_CORTEXM0DS_u_logic_Djh3z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_u_CORTEXM0DS_u_logic_Djh3z4_CLK
    );
  NlwBufferBlock_u_CORTEXM0DS_u_logic_Djh3z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => u_CORTEXM0DS_u_logic_Cfzvx4,
      O => NlwBufferSignal_u_CORTEXM0DS_u_logic_Djh3z4_IN
    );
  NlwBufferBlock_u_CORTEXM0DS_u_logic_Ec43z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_u_CORTEXM0DS_u_logic_Ec43z4_CLK
    );
  NlwBufferBlock_u_CORTEXM0DS_u_logic_Ec43z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => u_CORTEXM0DS_u_logic_Yxzvx4,
      O => NlwBufferSignal_u_CORTEXM0DS_u_logic_Ec43z4_IN
    );
  NlwBufferBlock_u_CORTEXM0DS_u_logic_Wmp2z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_u_CORTEXM0DS_u_logic_Wmp2z4_CLK
    );
  NlwBufferBlock_u_CORTEXM0DS_u_logic_Wmp2z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => u_CORTEXM0DS_u_logic_Yxzvx4,
      O => NlwBufferSignal_u_CORTEXM0DS_u_logic_Wmp2z4_IN
    );
  NlwBufferBlock_u_CORTEXM0DS_u_logic_Z863z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_u_CORTEXM0DS_u_logic_Z863z4_CLK
    );
  NlwBufferBlock_u_CORTEXM0DS_u_logic_Z863z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => u_CORTEXM0DS_u_logic_Zz1wx4_25907,
      O => NlwBufferSignal_u_CORTEXM0DS_u_logic_Z863z4_IN
    );
  NlwBufferBlock_u_CORTEXM0DS_u_logic_Rr83z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_u_CORTEXM0DS_u_logic_Rr83z4_CLK
    );
  NlwBufferBlock_u_CORTEXM0DS_u_logic_Rr83z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => u_CORTEXM0DS_u_logic_Zz1wx4_25907,
      O => NlwBufferSignal_u_CORTEXM0DS_u_logic_Rr83z4_IN
    );
  NlwBufferBlock_u_CORTEXM0DS_u_logic_O2g3z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_u_CORTEXM0DS_u_logic_O2g3z4_CLK
    );
  NlwBufferBlock_u_CORTEXM0DS_u_logic_O2g3z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => u_CORTEXM0DS_u_logic_B91wx4_25850,
      O => NlwBufferSignal_u_CORTEXM0DS_u_logic_O2g3z4_IN
    );
  NlwBufferBlock_u_CORTEXM0DS_u_logic_Cvr2z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_u_CORTEXM0DS_u_logic_Cvr2z4_CLK
    );
  NlwBufferBlock_u_CORTEXM0DS_u_logic_Cvr2z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => u_CORTEXM0DS_u_logic_Zz1wx4_25907,
      O => NlwBufferSignal_u_CORTEXM0DS_u_logic_Cvr2z4_IN
    );
  NlwBufferBlock_u_CORTEXM0DS_u_logic_D923z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_u_CORTEXM0DS_u_logic_D923z4_CLK
    );
  NlwBufferBlock_u_CORTEXM0DS_u_logic_D923z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => u_CORTEXM0DS_u_logic_B91wx4_25850,
      O => NlwBufferSignal_u_CORTEXM0DS_u_logic_D923z4_IN
    );
  NlwBufferBlock_u_CORTEXM0DS_u_logic_E913z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_u_CORTEXM0DS_u_logic_E913z4_CLK
    );
  NlwBufferBlock_u_CORTEXM0DS_u_logic_E913z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => u_CORTEXM0DS_u_logic_Zz1wx4_25907,
      O => NlwBufferSignal_u_CORTEXM0DS_u_logic_E913z4_IN
    );
  NlwBufferBlock_u_CORTEXM0DS_u_logic_Asr2z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_u_CORTEXM0DS_u_logic_Asr2z4_CLK
    );
  NlwBufferBlock_u_CORTEXM0DS_u_logic_Asr2z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => u_CORTEXM0DS_u_logic_Zz1wx4_25907,
      O => NlwBufferSignal_u_CORTEXM0DS_u_logic_Asr2z4_IN
    );
  NlwBufferBlock_u_CORTEXM0DS_u_logic_Madd_Pri3z4_cy_4_DI_0_Q : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => u_CORTEXM0DS_u_logic_n16585_1_0,
      O => NlwBufferSignal_u_CORTEXM0DS_u_logic_Madd_Pri3z4_cy_4_DI_0_Q
    );
  NlwBufferBlock_u_CORTEXM0DS_u_logic_Zxo2z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_u_CORTEXM0DS_u_logic_Zxo2z4_CLK
    );
  NlwBufferBlock_u_CORTEXM0DS_u_logic_Zxo2z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => u_CORTEXM0DS_u_logic_Iv0wx4_26205,
      O => NlwBufferSignal_u_CORTEXM0DS_u_logic_Zxo2z4_IN
    );
  NlwBufferBlock_u_CORTEXM0DS_u_logic_F9j2z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_u_CORTEXM0DS_u_logic_F9j2z4_CLK
    );
  NlwBufferBlock_u_CORTEXM0DS_u_logic_F9j2z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => u_CORTEXM0DS_u_logic_Rqzvx4,
      O => NlwBufferSignal_u_CORTEXM0DS_u_logic_F9j2z4_IN
    );
  NlwBufferBlock_u_CORTEXM0DS_u_logic_Vmj2z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_u_CORTEXM0DS_u_logic_Vmj2z4_CLK
    );
  NlwBufferBlock_u_CORTEXM0DS_u_logic_Vmj2z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => u_CORTEXM0DS_u_logic_Rqzvx4,
      O => NlwBufferSignal_u_CORTEXM0DS_u_logic_Vmj2z4_IN
    );
  NlwBufferBlock_u_CORTEXM0DS_u_logic_Ll63z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_u_CORTEXM0DS_u_logic_Ll63z4_CLK
    );
  NlwBufferBlock_u_CORTEXM0DS_u_logic_Ll63z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => u_CORTEXM0DS_u_logic_Fdzvx4,
      O => NlwBufferSignal_u_CORTEXM0DS_u_logic_Ll63z4_IN
    );
  NlwBufferBlock_u_CORTEXM0DS_u_logic_T243z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_u_CORTEXM0DS_u_logic_T243z4_CLK
    );
  NlwBufferBlock_u_CORTEXM0DS_u_logic_T243z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => u_CORTEXM0DS_u_logic_Fdzvx4,
      O => NlwBufferSignal_u_CORTEXM0DS_u_logic_T243z4_IN
    );
  NlwBufferBlock_u_CORTEXM0DS_u_logic_Cc53z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_u_CORTEXM0DS_u_logic_Cc53z4_CLK
    );
  NlwBufferBlock_u_CORTEXM0DS_u_logic_Cc53z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => u_CORTEXM0DS_u_logic_Fdzvx4,
      O => NlwBufferSignal_u_CORTEXM0DS_u_logic_Cc53z4_IN
    );
  NlwBufferBlock_u_CORTEXM0DS_u_logic_Lpt2z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_u_CORTEXM0DS_u_logic_Lpt2z4_CLK
    );
  NlwBufferBlock_u_CORTEXM0DS_u_logic_Lpt2z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => u_CORTEXM0DS_u_logic_Fdzvx4,
      O => NlwBufferSignal_u_CORTEXM0DS_u_logic_Lpt2z4_IN
    );
  NlwBufferBlock_u_CORTEXM0DS_u_logic_Sl03z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_u_CORTEXM0DS_u_logic_Sl03z4_CLK
    );
  NlwBufferBlock_u_CORTEXM0DS_u_logic_Sl03z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => u_CORTEXM0DS_u_logic_Fdzvx4,
      O => NlwBufferSignal_u_CORTEXM0DS_u_logic_Sl03z4_IN
    );
  NlwBufferBlock_u_CORTEXM0DS_u_logic_Ohv2z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_u_CORTEXM0DS_u_logic_Ohv2z4_CLK
    );
  NlwBufferBlock_u_CORTEXM0DS_u_logic_Ohv2z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => u_CORTEXM0DS_u_logic_Mq0wx4_25910,
      O => NlwBufferSignal_u_CORTEXM0DS_u_logic_Ohv2z4_IN
    );
  NlwBufferBlock_u_CORTEXM0DS_u_logic_Cma3z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_u_CORTEXM0DS_u_logic_Cma3z4_CLK
    );
  NlwBufferBlock_u_CORTEXM0DS_u_logic_Cma3z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => HWDATA(22),
      O => NlwBufferSignal_u_CORTEXM0DS_u_logic_Cma3z4_IN
    );
  NlwBufferBlock_u_CORTEXM0DS_u_logic_Hak2z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_u_CORTEXM0DS_u_logic_Hak2z4_CLK
    );
  NlwBufferBlock_u_CORTEXM0DS_u_logic_R293z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_u_CORTEXM0DS_u_logic_R293z4_CLK
    );
  NlwBufferBlock_u_CORTEXM0DS_u_logic_R293z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => u_CORTEXM0DS_u_logic_Rqzvx4,
      O => NlwBufferSignal_u_CORTEXM0DS_u_logic_R293z4_IN
    );
  NlwBufferBlock_u_CORTEXM0DS_u_logic_Vr43z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_u_CORTEXM0DS_u_logic_Vr43z4_CLK
    );
  NlwBufferBlock_u_CORTEXM0DS_u_logic_Vr43z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => u_CORTEXM0DS_u_logic_B91wx4_25850,
      O => NlwBufferSignal_u_CORTEXM0DS_u_logic_Vr43z4_IN
    );
  NlwBufferBlock_u_CORTEXM0DS_u_logic_Gip2z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_u_CORTEXM0DS_u_logic_Gip2z4_CLK
    );
  NlwBufferBlock_u_CORTEXM0DS_u_logic_Gip2z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => u_CORTEXM0DS_u_logic_Yxzvx4,
      O => NlwBufferSignal_u_CORTEXM0DS_u_logic_Gip2z4_IN
    );
  NlwBufferBlock_u_CORTEXM0DS_u_logic_Owq2z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_u_CORTEXM0DS_u_logic_Owq2z4_CLK
    );
  NlwBufferBlock_u_CORTEXM0DS_u_logic_Z0g3z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_u_CORTEXM0DS_u_logic_Z0g3z4_CLK
    );
  NlwBufferBlock_u_CORTEXM0DS_u_logic_Z0g3z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => u_CORTEXM0DS_u_logic_B91wx4_25850,
      O => NlwBufferSignal_u_CORTEXM0DS_u_logic_Z0g3z4_IN
    );
  NlwBufferBlock_u_CORTEXM0DS_u_logic_Wu63z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_u_CORTEXM0DS_u_logic_Wu63z4_CLK
    );
  NlwBufferBlock_u_CORTEXM0DS_u_logic_Wu63z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => u_CORTEXM0DS_u_logic_Yxzvx4,
      O => NlwBufferSignal_u_CORTEXM0DS_u_logic_Wu63z4_IN
    );
  NlwBufferBlock_u_CORTEXM0DS_u_logic_E163z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_u_CORTEXM0DS_u_logic_E163z4_CLK
    );
  NlwBufferBlock_u_CORTEXM0DS_u_logic_E163z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => u_CORTEXM0DS_u_logic_B91wx4_25850,
      O => NlwBufferSignal_u_CORTEXM0DS_u_logic_E163z4_IN
    );
  NlwBufferBlock_u_CORTEXM0DS_u_logic_Hq33z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_u_CORTEXM0DS_u_logic_Hq33z4_CLK
    );
  NlwBufferBlock_u_CORTEXM0DS_u_logic_Hq33z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => u_CORTEXM0DS_u_logic_Zz1wx4_25907,
      O => NlwBufferSignal_u_CORTEXM0DS_u_logic_Hq33z4_IN
    );
  NlwBufferBlock_u_CORTEXM0DS_u_logic_Kc03z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_u_CORTEXM0DS_u_logic_Kc03z4_CLK
    );
  NlwBufferBlock_u_CORTEXM0DS_u_logic_Kc03z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => u_CORTEXM0DS_u_logic_Zz1wx4_25907,
      O => NlwBufferSignal_u_CORTEXM0DS_u_logic_Kc03z4_IN
    );
  NlwBufferBlock_u_CORTEXM0DS_u_logic_Ii73z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_u_CORTEXM0DS_u_logic_Ii73z4_CLK
    );
  NlwBufferBlock_u_CORTEXM0DS_u_logic_Ii73z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => u_CORTEXM0DS_u_logic_Zz1wx4_25907,
      O => NlwBufferSignal_u_CORTEXM0DS_u_logic_Ii73z4_IN
    );
  NlwBufferBlock_u_CORTEXM0DS_u_logic_Jlo2z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_u_CORTEXM0DS_u_logic_Jlo2z4_CLK
    );
  NlwBufferBlock_u_CORTEXM0DS_u_logic_Jlo2z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => u_CORTEXM0DS_u_logic_Fdzvx4,
      O => NlwBufferSignal_u_CORTEXM0DS_u_logic_Jlo2z4_IN
    );
  NlwBufferBlock_u_CORTEXM0DS_u_logic_Ql13z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_u_CORTEXM0DS_u_logic_Ql13z4_CLK
    );
  NlwBufferBlock_u_CORTEXM0DS_u_logic_Ql13z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => u_CORTEXM0DS_u_logic_Cfzvx4,
      O => NlwBufferSignal_u_CORTEXM0DS_u_logic_Ql13z4_IN
    );
  NlwBufferBlock_u_CORTEXM0DS_u_logic_C5v2z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_u_CORTEXM0DS_u_logic_C5v2z4_CLK
    );
  NlwBufferBlock_u_CORTEXM0DS_u_logic_C5v2z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => u_CORTEXM0DS_u_logic_Rqzvx4,
      O => NlwBufferSignal_u_CORTEXM0DS_u_logic_C5v2z4_IN
    );
  NlwBufferBlock_u_CORTEXM0DS_u_logic_Lw53z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_u_CORTEXM0DS_u_logic_Lw53z4_CLK
    );
  NlwBufferBlock_u_CORTEXM0DS_u_logic_Lw53z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => u_CORTEXM0DS_u_logic_Iv0wx4_26205,
      O => NlwBufferSignal_u_CORTEXM0DS_u_logic_Lw53z4_IN
    );
  NlwBufferBlock_u_CORTEXM0DS_u_logic_An83z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_u_CORTEXM0DS_u_logic_An83z4_CLK
    );
  NlwBufferBlock_u_CORTEXM0DS_u_logic_An83z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => u_CORTEXM0DS_u_logic_Pn1wx4,
      O => NlwBufferSignal_u_CORTEXM0DS_u_logic_An83z4_IN
    );
  NlwBufferBlock_u_CORTEXM0DS_u_logic_I463z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_u_CORTEXM0DS_u_logic_I463z4_CLK
    );
  NlwBufferBlock_u_CORTEXM0DS_u_logic_I463z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => u_CORTEXM0DS_u_logic_Pn1wx4,
      O => NlwBufferSignal_u_CORTEXM0DS_u_logic_I463z4_IN
    );
  NlwBufferBlock_u_CORTEXM0DS_u_logic_Wj83z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_u_CORTEXM0DS_u_logic_Wj83z4_CLK
    );
  NlwBufferBlock_u_CORTEXM0DS_u_logic_Wj83z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => u_CORTEXM0DS_u_logic_B91wx4_25850,
      O => NlwBufferSignal_u_CORTEXM0DS_u_logic_Wj83z4_IN
    );
  NlwBufferBlock_u_CORTEXM0DS_u_logic_Tz03z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_u_CORTEXM0DS_u_logic_Tz03z4_CLK
    );
  NlwBufferBlock_u_CORTEXM0DS_u_logic_Tz03z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => u_CORTEXM0DS_u_logic_Iv0wx4_26205,
      O => NlwBufferSignal_u_CORTEXM0DS_u_logic_Tz03z4_IN
    );
  NlwBufferBlock_u_CORTEXM0DS_u_logic_Rd53z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_u_CORTEXM0DS_u_logic_Rd53z4_CLK
    );
  NlwBufferBlock_u_CORTEXM0DS_u_logic_Rd53z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => u_CORTEXM0DS_u_logic_Cfzvx4,
      O => NlwBufferSignal_u_CORTEXM0DS_u_logic_Rd53z4_IN
    );
  NlwBufferBlock_u_CORTEXM0DS_u_logic_Yoz2z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_u_CORTEXM0DS_u_logic_Yoz2z4_CLK
    );
  NlwBufferBlock_u_CORTEXM0DS_u_logic_Ujo2z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_u_CORTEXM0DS_u_logic_Ujo2z4_CLK
    );
  NlwBufferBlock_u_CORTEXM0DS_u_logic_Ujo2z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => u_CORTEXM0DS_u_logic_Fdzvx4,
      O => NlwBufferSignal_u_CORTEXM0DS_u_logic_Ujo2z4_IN
    );
  NlwBufferBlock_u_CORTEXM0DS_u_logic_Uyu2z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_u_CORTEXM0DS_u_logic_Uyu2z4_CLK
    );
  NlwBufferBlock_u_CORTEXM0DS_u_logic_Uyu2z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => u_CORTEXM0DS_u_logic_Fdzvx4,
      O => NlwBufferSignal_u_CORTEXM0DS_u_logic_Uyu2z4_IN
    );
  NlwBufferBlock_u_CORTEXM0DS_u_logic_Uu73z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_u_CORTEXM0DS_u_logic_Uu73z4_CLK
    );
  NlwBufferBlock_u_CORTEXM0DS_u_logic_Uu73z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => u_CORTEXM0DS_u_logic_Fdzvx4,
      O => NlwBufferSignal_u_CORTEXM0DS_u_logic_Uu73z4_IN
    );
  NlwBufferBlock_u_CORTEXM0DS_u_logic_Kt23z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_u_CORTEXM0DS_u_logic_Kt23z4_CLK
    );
  NlwBufferBlock_u_CORTEXM0DS_u_logic_Kt23z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => u_CORTEXM0DS_u_logic_Fdzvx4,
      O => NlwBufferSignal_u_CORTEXM0DS_u_logic_Kt23z4_IN
    );
  NlwBufferBlock_u_CORTEXM0DS_u_logic_V3o2z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_u_CORTEXM0DS_u_logic_V3o2z4_CLK
    );
  NlwBufferBlock_u_CORTEXM0DS_u_logic_Lbn2z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_u_CORTEXM0DS_u_logic_Lbn2z4_CLK
    );
  NlwBufferBlock_u_CORTEXM0DS_u_logic_Tvn2z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_u_CORTEXM0DS_u_logic_Tvn2z4_CLK
    );
  NlwBufferBlock_u_CORTEXM0DS_u_logic_Tvn2z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => u_CORTEXM0DS_u_logic_Mq0wx4_25910,
      O => NlwBufferSignal_u_CORTEXM0DS_u_logic_Tvn2z4_IN
    );
  NlwBufferBlock_u_CORTEXM0DS_u_logic_Q6e3z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_u_CORTEXM0DS_u_logic_Q6e3z4_CLK
    );
  NlwBufferBlock_u_CORTEXM0DS_u_logic_Eyr2z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_u_CORTEXM0DS_u_logic_Eyr2z4_CLK
    );
  NlwBufferBlock_u_CORTEXM0DS_u_logic_Eyr2z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => u_CORTEXM0DS_u_logic_Zz1wx4_25907,
      O => NlwBufferSignal_u_CORTEXM0DS_u_logic_Eyr2z4_IN
    );
  NlwBufferBlock_u_CORTEXM0DS_u_logic_Yr13z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_u_CORTEXM0DS_u_logic_Yr13z4_CLK
    );
  NlwBufferBlock_u_CORTEXM0DS_u_logic_Yr13z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => u_CORTEXM0DS_u_logic_Oszvx4_25880,
      O => NlwBufferSignal_u_CORTEXM0DS_u_logic_Yr13z4_IN
    );
  NlwBufferBlock_u_CORTEXM0DS_u_logic_Kf23z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_u_CORTEXM0DS_u_logic_Kf23z4_CLK
    );
  NlwBufferBlock_u_CORTEXM0DS_u_logic_Kf23z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => u_CORTEXM0DS_u_logic_Iu1wx4,
      O => NlwBufferSignal_u_CORTEXM0DS_u_logic_Kf23z4_IN
    );
  NlwBufferBlock_u_CORTEXM0DS_u_logic_Yg23z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_u_CORTEXM0DS_u_logic_Yg23z4_CLK
    );
  NlwBufferBlock_u_CORTEXM0DS_u_logic_Neu2z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_u_CORTEXM0DS_u_logic_Neu2z4_CLK
    );
  NlwBufferBlock_u_CORTEXM0DS_u_logic_Neu2z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => u_CORTEXM0DS_u_logic_B91wx4_25850,
      O => NlwBufferSignal_u_CORTEXM0DS_u_logic_Neu2z4_IN
    );
  NlwBufferBlock_u_CORTEXM0DS_u_logic_Mi33z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_u_CORTEXM0DS_u_logic_Mi33z4_CLK
    );
  NlwBufferBlock_u_CORTEXM0DS_u_logic_T0m2z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_u_CORTEXM0DS_u_logic_T0m2z4_CLK
    );
  NlwBufferBlock_u_CORTEXM0DS_u_logic_Hnr2z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_u_CORTEXM0DS_u_logic_Hnr2z4_CLK
    );
  NlwBufferBlock_u_CORTEXM0DS_u_logic_Hnr2z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => u_CORTEXM0DS_u_logic_B91wx4_25850,
      O => NlwBufferSignal_u_CORTEXM0DS_u_logic_Hnr2z4_IN
    );
  NlwBufferBlock_u_CORTEXM0DS_u_logic_Ql33z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_u_CORTEXM0DS_u_logic_Ql33z4_CLK
    );
  NlwBufferBlock_u_CORTEXM0DS_u_logic_Ql33z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => u_CORTEXM0DS_u_logic_Pn1wx4,
      O => NlwBufferSignal_u_CORTEXM0DS_u_logic_Ql33z4_IN
    );
  NlwBufferBlock_u_CORTEXM0DS_u_logic_Zpx2z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_u_CORTEXM0DS_u_logic_Zpx2z4_CLK
    );
  NlwBufferBlock_u_CORTEXM0DS_u_logic_Cq93z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_u_CORTEXM0DS_u_logic_Cq93z4_CLK
    );
  NlwBufferBlock_u_CORTEXM0DS_u_logic_Cq93z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => u_CORTEXM0DS_u_logic_B91wx4_25850,
      O => NlwBufferSignal_u_CORTEXM0DS_u_logic_Cq93z4_IN
    );
  NlwBufferBlock_u_CORTEXM0DS_u_logic_H903z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_u_CORTEXM0DS_u_logic_H903z4_CLK
    );
  NlwBufferBlock_u_CORTEXM0DS_u_logic_H903z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => u_CORTEXM0DS_u_logic_Pn1wx4,
      O => NlwBufferSignal_u_CORTEXM0DS_u_logic_H903z4_IN
    );
  NlwBufferBlock_u_CORTEXM0DS_u_logic_Kwo2z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_u_CORTEXM0DS_u_logic_Kwo2z4_CLK
    );
  NlwBufferBlock_u_CORTEXM0DS_u_logic_Kwo2z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => u_CORTEXM0DS_u_logic_Iv0wx4_26205,
      O => NlwBufferSignal_u_CORTEXM0DS_u_logic_Kwo2z4_IN
    );
  NlwBufferBlock_u_CORTEXM0DS_u_logic_Qji3z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_u_CORTEXM0DS_u_logic_Qji3z4_CLK
    );
  NlwBufferBlock_u_CORTEXM0DS_u_logic_B6j2z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_u_CORTEXM0DS_u_logic_B6j2z4_CLK
    );
  NlwBufferBlock_u_CORTEXM0DS_u_logic_S8k2z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_u_CORTEXM0DS_u_logic_S8k2z4_CLK
    );
  NlwBufferBlock_u_CORTEXM0DS_u_logic_Jux2z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_u_CORTEXM0DS_u_logic_Jux2z4_CLK
    );
  NlwBufferBlock_u_CORTEXM0DS_u_logic_Idk2z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_u_CORTEXM0DS_u_logic_Idk2z4_CLK
    );
  NlwBufferBlock_u_CORTEXM0DS_u_logic_C183z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_u_CORTEXM0DS_u_logic_C183z4_CLK
    );
  NlwBufferBlock_u_CORTEXM0DS_u_logic_C183z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => u_CORTEXM0DS_u_logic_Rqzvx4,
      O => NlwBufferSignal_u_CORTEXM0DS_u_logic_C183z4_IN
    );
  NlwBufferBlock_u_CORTEXM0DS_u_logic_S3i3z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_u_CORTEXM0DS_u_logic_S3i3z4_CLK
    );
  NlwBufferBlock_u_CORTEXM0DS_u_logic_Na73z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_u_CORTEXM0DS_u_logic_Na73z4_CLK
    );
  NlwBufferBlock_u_CORTEXM0DS_u_logic_Na73z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => u_CORTEXM0DS_u_logic_B91wx4_25850,
      O => NlwBufferSignal_u_CORTEXM0DS_u_logic_Na73z4_IN
    );
  NlwBufferBlock_u_CORTEXM0DS_u_logic_Ilp2z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_u_CORTEXM0DS_u_logic_Ilp2z4_CLK
    );
  NlwBufferBlock_u_CORTEXM0DS_u_logic_Ilp2z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => u_CORTEXM0DS_u_logic_Yxzvx4,
      O => NlwBufferSignal_u_CORTEXM0DS_u_logic_Ilp2z4_IN
    );
  NlwBufferBlock_u_CORTEXM0DS_u_logic_Sz23z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_u_CORTEXM0DS_u_logic_Sz23z4_CLK
    );
  NlwBufferBlock_u_CORTEXM0DS_u_logic_Sz23z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => u_CORTEXM0DS_u_logic_Rqzvx4,
      O => NlwBufferSignal_u_CORTEXM0DS_u_logic_Sz23z4_IN
    );
  NlwBufferBlock_u_CORTEXM0DS_u_logic_Noo2z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_u_CORTEXM0DS_u_logic_Noo2z4_CLK
    );
  NlwBufferBlock_u_CORTEXM0DS_u_logic_Noo2z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => u_CORTEXM0DS_u_logic_Fdzvx4,
      O => NlwBufferSignal_u_CORTEXM0DS_u_logic_Noo2z4_IN
    );
  NlwBufferBlock_u_CORTEXM0DS_u_logic_Ymo2z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_u_CORTEXM0DS_u_logic_Ymo2z4_CLK
    );
  NlwBufferBlock_u_CORTEXM0DS_u_logic_Ymo2z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => u_CORTEXM0DS_u_logic_Fdzvx4,
      O => NlwBufferSignal_u_CORTEXM0DS_u_logic_Ymo2z4_IN
    );
  NlwBufferBlock_u_CORTEXM0DS_u_logic_Gtp2z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_u_CORTEXM0DS_u_logic_Gtp2z4_CLK
    );
  NlwBufferBlock_u_CORTEXM0DS_u_logic_U593z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_u_CORTEXM0DS_u_logic_U593z4_CLK
    );
  NlwBufferBlock_u_CORTEXM0DS_u_logic_K423z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_u_CORTEXM0DS_u_logic_K423z4_CLK
    );
  NlwBufferBlock_u_CORTEXM0DS_u_logic_K423z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => u_CORTEXM0DS_u_logic_Iv0wx4_26205,
      O => NlwBufferSignal_u_CORTEXM0DS_u_logic_K423z4_IN
    );
  NlwBufferBlock_u_CORTEXM0DS_u_logic_Qz43z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_u_CORTEXM0DS_u_logic_Qz43z4_CLK
    );
  NlwBufferBlock_u_CORTEXM0DS_u_logic_Qz43z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => u_CORTEXM0DS_u_logic_Zz1wx4_25907,
      O => NlwBufferSignal_u_CORTEXM0DS_u_logic_Qz43z4_IN
    );
  NlwBufferBlock_u_CORTEXM0DS_u_logic_Ycx2z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_u_CORTEXM0DS_u_logic_Ycx2z4_CLK
    );
  NlwBufferBlock_u_CORTEXM0DS_u_logic_Vvx2z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_u_CORTEXM0DS_u_logic_Vvx2z4_CLK
    );
  NlwBufferBlock_u_CORTEXM0DS_u_logic_Arv2z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_u_CORTEXM0DS_u_logic_Arv2z4_CLK
    );
  NlwBufferBlock_u_CORTEXM0DS_u_logic_Arv2z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => u_CORTEXM0DS_u_logic_Pn1wx4,
      O => NlwBufferSignal_u_CORTEXM0DS_u_logic_Arv2z4_IN
    );
  NlwBufferBlock_u_CORTEXM0DS_u_logic_K7s2z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_u_CORTEXM0DS_u_logic_K7s2z4_CLK
    );
  NlwBufferBlock_u_CORTEXM0DS_u_logic_K7s2z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => u_CORTEXM0DS_u_logic_Pn1wx4,
      O => NlwBufferSignal_u_CORTEXM0DS_u_logic_K7s2z4_IN
    );
  NlwBufferBlock_u_CORTEXM0DS_u_logic_Kzf3z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_u_CORTEXM0DS_u_logic_Kzf3z4_CLK
    );
  NlwBufferBlock_u_CORTEXM0DS_u_logic_Kzf3z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => u_CORTEXM0DS_u_logic_B91wx4_25850,
      O => NlwBufferSignal_u_CORTEXM0DS_u_logic_Kzf3z4_IN
    );
  NlwBufferBlock_u_CORTEXM0DS_u_logic_Psu2z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_u_CORTEXM0DS_u_logic_Psu2z4_CLK
    );
  NlwBufferBlock_u_CORTEXM0DS_u_logic_Lqr2z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_u_CORTEXM0DS_u_logic_Lqr2z4_CLK
    );
  NlwBufferBlock_u_CORTEXM0DS_u_logic_Lqr2z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => u_CORTEXM0DS_u_logic_B91wx4_25850,
      O => NlwBufferSignal_u_CORTEXM0DS_u_logic_Lqr2z4_IN
    );
  NlwBufferBlock_u_CORTEXM0DS_u_logic_G1s2z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_u_CORTEXM0DS_u_logic_G1s2z4_CLK
    );
  NlwBufferBlock_u_CORTEXM0DS_u_logic_Gza3z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_u_CORTEXM0DS_u_logic_Gza3z4_CLK
    );
  NlwBufferBlock_u_CORTEXM0DS_u_logic_Bk13z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_u_CORTEXM0DS_u_logic_Bk13z4_CLK
    );
  NlwBufferBlock_u_CORTEXM0DS_u_logic_Bk13z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => u_CORTEXM0DS_u_logic_Fdzvx4,
      O => NlwBufferSignal_u_CORTEXM0DS_u_logic_Bk13z4_IN
    );
  NlwBufferBlock_u_CORTEXM0DS_u_logic_Tdp2z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_u_CORTEXM0DS_u_logic_Tdp2z4_CLK
    );
  NlwBufferBlock_u_CORTEXM0DS_u_logic_Rht2z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_u_CORTEXM0DS_u_logic_Rht2z4_CLK
    );
  NlwBufferBlock_u_CORTEXM0DS_u_logic_V223z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_u_CORTEXM0DS_u_logic_V223z4_CLK
    );
  NlwBufferBlock_u_CORTEXM0DS_u_logic_V223z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => u_CORTEXM0DS_u_logic_Mq0wx4_25910,
      O => NlwBufferSignal_u_CORTEXM0DS_u_logic_V223z4_IN
    );
  NlwBufferBlock_u_CORTEXM0DS_u_logic_Ji43z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_u_CORTEXM0DS_u_logic_Ji43z4_CLK
    );
  NlwBufferBlock_u_CORTEXM0DS_u_logic_Ji43z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => u_CORTEXM0DS_u_logic_Mc0wx4_26426,
      O => NlwBufferSignal_u_CORTEXM0DS_u_logic_Ji43z4_IN
    );
  NlwBufferBlock_u_CORTEXM0DS_u_logic_J0l2z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_u_CORTEXM0DS_u_logic_J0l2z4_CLK
    );
  NlwBufferBlock_u_CORTEXM0DS_u_logic_Jq13z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_u_CORTEXM0DS_u_logic_Jq13z4_CLK
    );
  NlwBufferBlock_u_CORTEXM0DS_u_logic_Jq13z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => u_CORTEXM0DS_u_logic_Rqzvx4,
      O => NlwBufferSignal_u_CORTEXM0DS_u_logic_Jq13z4_IN
    );
  NlwBufferBlock_u_CORTEXM0DS_u_logic_Ki53z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_u_CORTEXM0DS_u_logic_Ki53z4_CLK
    );
  NlwBufferBlock_u_CORTEXM0DS_u_logic_Ki53z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => u_CORTEXM0DS_u_logic_Rqzvx4,
      O => NlwBufferSignal_u_CORTEXM0DS_u_logic_Ki53z4_IN
    );
  NlwBufferBlock_u_CORTEXM0DS_u_logic_Iua3z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_u_CORTEXM0DS_u_logic_Iua3z4_CLK
    );
  NlwBufferBlock_u_CORTEXM0DS_u_logic_Zgr2z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_u_CORTEXM0DS_u_logic_Zgr2z4_CLK
    );
  NlwBufferBlock_u_CORTEXM0DS_u_logic_Zgr2z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => u_CORTEXM0DS_u_logic_Qd1wx4_26269,
      O => NlwBufferSignal_u_CORTEXM0DS_u_logic_Zgr2z4_IN
    );
  NlwBufferBlock_u_CORTEXM0DS_u_logic_Trq2z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_u_CORTEXM0DS_u_logic_Trq2z4_CLK
    );
  NlwBufferBlock_u_CORTEXM0DS_u_logic_Uaj2z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_u_CORTEXM0DS_u_logic_Uaj2z4_CLK
    );
  NlwBufferBlock_u_CORTEXM0DS_u_logic_Dkr2z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_u_CORTEXM0DS_u_logic_Dkr2z4_CLK
    );
  NlwBufferBlock_u_CORTEXM0DS_u_logic_I113z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_u_CORTEXM0DS_u_logic_I113z4_CLK
    );
  NlwBufferBlock_u_CORTEXM0DS_u_logic_I113z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => u_CORTEXM0DS_u_logic_Qz0wx4_25905,
      O => NlwBufferSignal_u_CORTEXM0DS_u_logic_I113z4_IN
    );
  NlwBufferBlock_u_CORTEXM0DS_u_logic_Rd73z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_u_CORTEXM0DS_u_logic_Rd73z4_CLK
    );
  NlwBufferBlock_u_CORTEXM0DS_u_logic_Rd73z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => u_CORTEXM0DS_u_logic_Pn1wx4,
      O => NlwBufferSignal_u_CORTEXM0DS_u_logic_Rd73z4_IN
    );
  NlwBufferBlock_u_CORTEXM0DS_u_logic_Rhu2z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_u_CORTEXM0DS_u_logic_Rhu2z4_CLK
    );
  NlwBufferBlock_u_CORTEXM0DS_u_logic_Rhu2z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => u_CORTEXM0DS_u_logic_Pn1wx4,
      O => NlwBufferSignal_u_CORTEXM0DS_u_logic_Rhu2z4_IN
    );
  NlwBufferBlock_u_CORTEXM0DS_u_logic_Kfr2z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_u_CORTEXM0DS_u_logic_Kfr2z4_CLK
    );
  NlwBufferBlock_u_CORTEXM0DS_u_logic_Kfr2z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => u_CORTEXM0DS_u_logic_Qd1wx4_26269,
      O => NlwBufferSignal_u_CORTEXM0DS_u_logic_Kfr2z4_IN
    );
  NlwBufferBlock_u_CORTEXM0DS_u_logic_Ohh3z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_u_CORTEXM0DS_u_logic_Ohh3z4_CLK
    );
  NlwBufferBlock_u_CORTEXM0DS_u_logic_Anq2z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_u_CORTEXM0DS_u_logic_Anq2z4_CLK
    );
  NlwBufferBlock_u_CORTEXM0DS_u_logic_Anq2z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => u_CORTEXM0DS_u_logic_Mc0wx4_26426,
      O => NlwBufferSignal_u_CORTEXM0DS_u_logic_Anq2z4_IN
    );
  NlwBufferBlock_u_CORTEXM0DS_u_logic_Jw93z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_u_CORTEXM0DS_u_logic_Jw93z4_CLK
    );
  NlwBufferBlock_u_CORTEXM0DS_u_logic_Fhx2z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_u_CORTEXM0DS_u_logic_Fhx2z4_CLK
    );
  NlwBufferBlock_u_CORTEXM0DS_u_logic_Wor2z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_u_CORTEXM0DS_u_logic_Wor2z4_CLK
    );
  NlwBufferBlock_u_CORTEXM0DS_u_logic_Wor2z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => u_CORTEXM0DS_u_logic_B91wx4_25850,
      O => NlwBufferSignal_u_CORTEXM0DS_u_logic_Wor2z4_IN
    );
  NlwBufferBlock_u_CORTEXM0DS_u_logic_Aze3z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_u_CORTEXM0DS_u_logic_Aze3z4_CLK
    );
  NlwBufferBlock_u_CORTEXM0DS_u_logic_Tr63z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_u_CORTEXM0DS_u_logic_Tr63z4_CLK
    );
  NlwBufferBlock_u_CORTEXM0DS_u_logic_Tr63z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => u_CORTEXM0DS_u_logic_Rqzvx4,
      O => NlwBufferSignal_u_CORTEXM0DS_u_logic_Tr63z4_IN
    );
  NlwBufferBlock_u_CORTEXM0DS_u_logic_R1w2z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_u_CORTEXM0DS_u_logic_R1w2z4_CLK
    );
  NlwBufferBlock_u_CORTEXM0DS_u_logic_Cam2z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_u_CORTEXM0DS_u_logic_Cam2z4_CLK
    );
  NlwBufferBlock_u_CORTEXM0DS_u_logic_Joi3z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_u_CORTEXM0DS_u_logic_Joi3z4_CLK
    );
  NlwBufferBlock_u_CORTEXM0DS_u_logic_Joi3z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => u_CORTEXM0DS_u_logic_Rqzvx4,
      O => NlwBufferSignal_u_CORTEXM0DS_u_logic_Joi3z4_IN
    );
  NlwBufferBlock_u_CORTEXM0DS_u_logic_Gha3z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_u_CORTEXM0DS_u_logic_Gha3z4_CLK
    );
  NlwBufferBlock_u_CORTEXM0DS_u_logic_Gha3z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => HWDATA_2_0,
      O => NlwBufferSignal_u_CORTEXM0DS_u_logic_Gha3z4_IN
    );
  NlwBufferBlock_u_CORTEXM0DS_u_logic_Ywi2z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_u_CORTEXM0DS_u_logic_Ywi2z4_CLK
    );
  NlwBufferBlock_u_CORTEXM0DS_u_logic_P2a3z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_u_CORTEXM0DS_u_logic_P2a3z4_CLK
    );
  NlwBufferBlock_u_CORTEXM0DS_u_logic_P2a3z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => u_CORTEXM0DS_u_logic_Cztvx4_26699,
      O => NlwBufferSignal_u_CORTEXM0DS_u_logic_P2a3z4_IN
    );
  NlwBufferBlock_u_CORTEXM0DS_u_logic_Lrx2z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_u_CORTEXM0DS_u_logic_Lrx2z4_CLK
    );
  NlwBufferBlock_u_CORTEXM0DS_u_logic_Eqq2z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_u_CORTEXM0DS_u_logic_Eqq2z4_CLK
    );
  NlwBufferBlock_u_CORTEXM0DS_u_logic_Eqq2z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => u_CORTEXM0DS_u_logic_Mc0wx4_26426,
      O => NlwBufferSignal_u_CORTEXM0DS_u_logic_Eqq2z4_IN
    );
  NlwBufferBlock_u_CORTEXM0DS_u_logic_Dcs2z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_u_CORTEXM0DS_u_logic_Dcs2z4_CLK
    );
  NlwBufferBlock_u_CORTEXM0DS_u_logic_Dcs2z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => u_CORTEXM0DS_u_logic_Pn1wx4,
      O => NlwBufferSignal_u_CORTEXM0DS_u_logic_Dcs2z4_IN
    );
  NlwBufferBlock_u_CORTEXM0DS_u_logic_Fvz2z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_u_CORTEXM0DS_u_logic_Fvz2z4_CLK
    );
  NlwBufferBlock_u_CORTEXM0DS_u_logic_Fvz2z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => u_CORTEXM0DS_u_logic_Yxzvx4,
      O => NlwBufferSignal_u_CORTEXM0DS_u_logic_Fvz2z4_IN
    );
  NlwBufferBlock_u_CORTEXM0DS_u_logic_G7x2z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_u_CORTEXM0DS_u_logic_G7x2z4_CLK
    );
  NlwBufferBlock_u_CORTEXM0DS_u_logic_M5f3z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_u_CORTEXM0DS_u_logic_M5f3z4_CLK
    );
  NlwBufferBlock_u_CORTEXM0DS_u_logic_J4x2z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_u_CORTEXM0DS_u_logic_J4x2z4_CLK
    );
  NlwBufferBlock_u_CORTEXM0DS_u_logic_Oas2z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_u_CORTEXM0DS_u_logic_Oas2z4_CLK
    );
  NlwBufferBlock_u_CORTEXM0DS_u_logic_Oas2z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => u_CORTEXM0DS_u_logic_Pn1wx4,
      O => NlwBufferSignal_u_CORTEXM0DS_u_logic_Oas2z4_IN
    );
  NlwBufferBlock_u_CORTEXM0DS_u_logic_G6d3z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_u_CORTEXM0DS_u_logic_G6d3z4_CLK
    );
  NlwBufferBlock_u_CORTEXM0DS_u_logic_T263z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_u_CORTEXM0DS_u_logic_T263z4_CLK
    );
  NlwBufferBlock_u_CORTEXM0DS_u_logic_T263z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => u_CORTEXM0DS_u_logic_Qd1wx4_26269,
      O => NlwBufferSignal_u_CORTEXM0DS_u_logic_T263z4_IN
    );
  NlwBufferBlock_u_CORTEXM0DS_u_logic_Bf93z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_u_CORTEXM0DS_u_logic_Bf93z4_CLK
    );
  NlwBufferBlock_u_CORTEXM0DS_u_logic_Bf93z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => u_CORTEXM0DS_u_logic_Mc0wx4_26426,
      O => NlwBufferSignal_u_CORTEXM0DS_u_logic_Bf93z4_IN
    );
  NlwBufferBlock_u_CORTEXM0DS_u_logic_B5u2z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_u_CORTEXM0DS_u_logic_B5u2z4_CLK
    );
  NlwBufferBlock_u_CORTEXM0DS_u_logic_B5u2z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => u_CORTEXM0DS_u_logic_Mc0wx4_26426,
      O => NlwBufferSignal_u_CORTEXM0DS_u_logic_B5u2z4_IN
    );
  NlwBufferBlock_u_CORTEXM0DS_u_logic_Vxf3z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_u_CORTEXM0DS_u_logic_Vxf3z4_CLK
    );
  NlwBufferBlock_u_CORTEXM0DS_u_logic_Vxf3z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => u_CORTEXM0DS_u_logic_B91wx4_25850,
      O => NlwBufferSignal_u_CORTEXM0DS_u_logic_Vxf3z4_IN
    );
  NlwBufferBlock_u_CORTEXM0DS_u_logic_B943z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_u_CORTEXM0DS_u_logic_B943z4_CLK
    );
  NlwBufferBlock_u_CORTEXM0DS_u_logic_B943z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => u_CORTEXM0DS_u_logic_Rqzvx4,
      O => NlwBufferSignal_u_CORTEXM0DS_u_logic_B943z4_IN
    );
  NlwBufferBlock_u_CORTEXM0DS_u_logic_Rix2z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_u_CORTEXM0DS_u_logic_Rix2z4_CLK
    );
  NlwBufferBlock_u_CORTEXM0DS_u_logic_Ovc3z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_u_CORTEXM0DS_u_logic_Ovc3z4_CLK
    );
  NlwBufferBlock_u_CORTEXM0DS_u_logic_Poq2z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_u_CORTEXM0DS_u_logic_Poq2z4_CLK
    );
  NlwBufferBlock_u_CORTEXM0DS_u_logic_Poq2z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => u_CORTEXM0DS_u_logic_Mc0wx4_26426,
      O => NlwBufferSignal_u_CORTEXM0DS_u_logic_Poq2z4_IN
    );
  NlwBufferBlock_u_CORTEXM0DS_u_logic_Cy43z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_u_CORTEXM0DS_u_logic_Cy43z4_CLK
    );
  NlwBufferBlock_u_CORTEXM0DS_u_logic_Cy43z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => u_CORTEXM0DS_u_logic_Iu1wx4,
      O => NlwBufferSignal_u_CORTEXM0DS_u_logic_Cy43z4_IN
    );
  NlwBufferBlock_u_CORTEXM0DS_u_logic_Rhi2z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_u_CORTEXM0DS_u_logic_Rhi2z4_CLK
    );
  NlwBufferBlock_u_CORTEXM0DS_u_logic_Ebh3z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_u_CORTEXM0DS_u_logic_Ebh3z4_CLK
    );
  NlwBufferBlock_u_CORTEXM0DS_u_logic_Ebh3z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => u_CORTEXM0DS_u_logic_Mc0wx4_26426,
      O => NlwBufferSignal_u_CORTEXM0DS_u_logic_Ebh3z4_IN
    );
  NlwBufferBlock_u_CORTEXM0DS_u_logic_V1l2z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_u_CORTEXM0DS_u_logic_V1l2z4_CLK
    );
  NlwBufferBlock_u_CORTEXM0DS_u_logic_Qxa3z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_u_CORTEXM0DS_u_logic_Qxa3z4_CLK
    );
  NlwBufferBlock_u_CORTEXM0DS_u_logic_She3z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_u_CORTEXM0DS_u_logic_She3z4_CLK
    );
  NlwBufferBlock_u_CORTEXM0DS_u_logic_Z2h3z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_u_CORTEXM0DS_u_logic_Z2h3z4_CLK
    );
  NlwBufferBlock_u_CORTEXM0DS_u_logic_Oir2z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_u_CORTEXM0DS_u_logic_Oir2z4_CLK
    );
  NlwBufferBlock_u_CORTEXM0DS_u_logic_Oir2z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => u_CORTEXM0DS_u_logic_Qd1wx4_26269,
      O => NlwBufferSignal_u_CORTEXM0DS_u_logic_Oir2z4_IN
    );
  NlwBufferBlock_u_CORTEXM0DS_u_logic_Dhb3z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_u_CORTEXM0DS_u_logic_Dhb3z4_CLK
    );
  NlwBufferBlock_u_CORTEXM0DS_u_logic_Jca3z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_u_CORTEXM0DS_u_logic_Jca3z4_CLK
    );
  NlwBufferBlock_u_CORTEXM0DS_u_logic_Jca3z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => u_CORTEXM0DS_u_logic_V4ovx4,
      O => NlwBufferSignal_u_CORTEXM0DS_u_logic_Jca3z4_IN
    );
  NlwBufferBlock_u_CORTEXM0DS_u_logic_K7g3z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_u_CORTEXM0DS_u_logic_K7g3z4_CLK
    );
  NlwBufferBlock_u_CORTEXM0DS_u_logic_Wnv2z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_u_CORTEXM0DS_u_logic_Wnv2z4_CLK
    );
  NlwBufferBlock_u_CORTEXM0DS_u_logic_Wnv2z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => u_CORTEXM0DS_u_logic_B91wx4_25850,
      O => NlwBufferSignal_u_CORTEXM0DS_u_logic_Wnv2z4_IN
    );
  NlwBufferBlock_u_CORTEXM0DS_u_logic_V4d3z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_u_CORTEXM0DS_u_logic_V4d3z4_CLK
    );
  NlwBufferBlock_u_CORTEXM0DS_u_logic_Cc73z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_u_CORTEXM0DS_u_logic_Cc73z4_CLK
    );
  NlwBufferBlock_u_CORTEXM0DS_u_logic_Cc73z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => u_CORTEXM0DS_u_logic_Qd1wx4_26269,
      O => NlwBufferSignal_u_CORTEXM0DS_u_logic_Cc73z4_IN
    );
  NlwBufferBlock_u_CORTEXM0DS_u_logic_S703z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_u_CORTEXM0DS_u_logic_S703z4_CLK
    );
  NlwBufferBlock_u_CORTEXM0DS_u_logic_S703z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => u_CORTEXM0DS_u_logic_Qd1wx4_26269,
      O => NlwBufferSignal_u_CORTEXM0DS_u_logic_S703z4_IN
    );
  NlwBufferBlock_u_CORTEXM0DS_u_logic_Jbu2z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_u_CORTEXM0DS_u_logic_Jbu2z4_CLK
    );
  NlwBufferBlock_u_CORTEXM0DS_u_logic_Jbu2z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => u_CORTEXM0DS_u_logic_Qz0wx4_25905,
      O => NlwBufferSignal_u_CORTEXM0DS_u_logic_Jbu2z4_IN
    );
  NlwBufferBlock_u_CORTEXM0DS_u_logic_Aea3z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_u_CORTEXM0DS_u_logic_Aea3z4_CLK
    );
  NlwBufferBlock_u_CORTEXM0DS_u_logic_W3f3z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_u_CORTEXM0DS_u_logic_W3f3z4_CLK
    );
  NlwBufferBlock_u_CORTEXM0DS_u_logic_W3f3z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => HWDATA(8),
      O => NlwBufferSignal_u_CORTEXM0DS_u_logic_W3f3z4_IN
    );
  NlwBufferBlock_u_CORTEXM0DS_u_logic_Z523z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_u_CORTEXM0DS_u_logic_Z523z4_CLK
    );
  NlwBufferBlock_u_CORTEXM0DS_u_logic_Z523z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => u_CORTEXM0DS_u_logic_Qz0wx4_25905,
      O => NlwBufferSignal_u_CORTEXM0DS_u_logic_Z523z4_IN
    );
  NlwBufferBlock_u_CORTEXM0DS_u_logic_R8x2z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_u_CORTEXM0DS_u_logic_R8x2z4_CLK
    );
  NlwBufferBlock_u_CORTEXM0DS_u_logic_Mi23z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_u_CORTEXM0DS_u_logic_Mi23z4_CLK
    );
  NlwBufferBlock_u_CORTEXM0DS_u_logic_Mi23z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => u_CORTEXM0DS_u_logic_Q52wx4_26400,
      O => NlwBufferSignal_u_CORTEXM0DS_u_logic_Mi23z4_IN
    );
  NlwBufferBlock_u_CORTEXM0DS_u_logic_D603z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_u_CORTEXM0DS_u_logic_D603z4_CLK
    );
  NlwBufferBlock_u_CORTEXM0DS_u_logic_D603z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => u_CORTEXM0DS_u_logic_M41wx4_26419,
      O => NlwBufferSignal_u_CORTEXM0DS_u_logic_D603z4_IN
    );
  NlwBufferBlock_u_CORTEXM0DS_u_logic_Kkb3z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_u_CORTEXM0DS_u_logic_Kkb3z4_CLK
    );
  NlwBufferBlock_u_CORTEXM0DS_u_logic_Kkb3z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => HWDATA(7),
      O => NlwBufferSignal_u_CORTEXM0DS_u_logic_Kkb3z4_IN
    );
  NlwBufferBlock_u_CORTEXM0DS_u_logic_Hi83z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_u_CORTEXM0DS_u_logic_Hi83z4_CLK
    );
  NlwBufferBlock_u_CORTEXM0DS_u_logic_Hi83z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => u_CORTEXM0DS_u_logic_M41wx4_26419,
      O => NlwBufferSignal_u_CORTEXM0DS_u_logic_Hi83z4_IN
    );
  NlwBufferBlock_u_CORTEXM0DS_u_logic_Ccq2z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_u_CORTEXM0DS_u_logic_Ccq2z4_CLK
    );
  NlwBufferBlock_u_CORTEXM0DS_u_logic_Tna3z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_u_CORTEXM0DS_u_logic_Tna3z4_CLK
    );
  NlwBufferBlock_u_CORTEXM0DS_u_logic_Tna3z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => HWDATA(0),
      O => NlwBufferSignal_u_CORTEXM0DS_u_logic_Tna3z4_IN
    );
  NlwBufferBlock_u_CORTEXM0DS_u_logic_Cax2z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_u_CORTEXM0DS_u_logic_Cax2z4_CLK
    );
  NlwBufferBlock_u_CORTEXM0DS_u_logic_B173z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_u_CORTEXM0DS_u_logic_B173z4_CLK
    );
  NlwBufferBlock_u_CORTEXM0DS_u_logic_B173z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => u_CORTEXM0DS_u_logic_Mc0wx4_26426,
      O => NlwBufferSignal_u_CORTEXM0DS_u_logic_B173z4_IN
    );
  NlwBufferBlock_u_CORTEXM0DS_u_logic_A933z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_u_CORTEXM0DS_u_logic_A933z4_CLK
    );
  NlwBufferBlock_u_CORTEXM0DS_u_logic_A933z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => u_CORTEXM0DS_u_logic_Mc0wx4_26426,
      O => NlwBufferSignal_u_CORTEXM0DS_u_logic_A933z4_IN
    );
  NlwBufferBlock_u_CORTEXM0DS_u_logic_Fre3z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_u_CORTEXM0DS_u_logic_Fre3z4_CLK
    );
  NlwBufferBlock_u_CORTEXM0DS_u_logic_Fre3z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => u_CORTEXM0DS_u_logic_Iu1wx4,
      O => NlwBufferSignal_u_CORTEXM0DS_u_logic_Fre3z4_IN
    );
  NlwBufferBlock_u_CORTEXM0DS_u_logic_Ka83z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_u_CORTEXM0DS_u_logic_Ka83z4_CLK
    );
  NlwBufferBlock_u_CORTEXM0DS_u_logic_Ka83z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => u_CORTEXM0DS_u_logic_Mc0wx4_26426,
      O => NlwBufferSignal_u_CORTEXM0DS_u_logic_Ka83z4_IN
    );
  NlwBufferBlock_u_CORTEXM0DS_u_logic_Gt93z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_u_CORTEXM0DS_u_logic_Gt93z4_CLK
    );
  NlwBufferBlock_u_CORTEXM0DS_u_logic_Nbx2z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_u_CORTEXM0DS_u_logic_Nbx2z4_CLK
    );
  NlwBufferBlock_u_CORTEXM0DS_u_logic_Jwf3z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_u_CORTEXM0DS_u_logic_Jwf3z4_CLK
    );
  NlwBufferBlock_u_CORTEXM0DS_u_logic_Kaf3z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_u_CORTEXM0DS_u_logic_Kaf3z4_CLK
    );
  NlwBufferBlock_u_CORTEXM0DS_u_logic_Rpe3z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_u_CORTEXM0DS_u_logic_Rpe3z4_CLK
    );
  NlwBufferBlock_u_CORTEXM0DS_u_logic_Rpe3z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => u_CORTEXM0DS_u_logic_Iu1wx4,
      O => NlwBufferSignal_u_CORTEXM0DS_u_logic_Rpe3z4_IN
    );
  NlwBufferBlock_u_CORTEXM0DS_u_logic_L763z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_u_CORTEXM0DS_u_logic_L763z4_CLK
    );
  NlwBufferBlock_u_CORTEXM0DS_u_logic_L763z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => u_CORTEXM0DS_u_logic_Iu1wx4,
      O => NlwBufferSignal_u_CORTEXM0DS_u_logic_L763z4_IN
    );
  NlwBufferBlock_u_CORTEXM0DS_u_logic_Ddi3z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_u_CORTEXM0DS_u_logic_Ddi3z4_CLK
    );
  NlwBufferBlock_u_CORTEXM0DS_u_logic_Zva3z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_u_CORTEXM0DS_u_logic_Zva3z4_CLK
    );
  NlwBufferBlock_u_CORTEXM0DS_u_logic_W0b3z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_u_CORTEXM0DS_u_logic_W0b3z4_CLK
    );
  NlwBufferBlock_u_CORTEXM0DS_u_logic_M2b3z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_u_CORTEXM0DS_u_logic_M2b3z4_CLK
    );
  NlwBufferBlock_u_CORTEXM0DS_u_logic_Uei3z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_u_CORTEXM0DS_u_logic_Uei3z4_CLK
    );
  NlwBufferBlock_u_CORTEXM0DS_u_logic_Mbt2z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_u_CORTEXM0DS_u_logic_Mbt2z4_CLK
    );
  NlwBufferBlock_u_CORTEXM0DS_u_logic_Mbt2z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => HWDATA_2_0,
      O => NlwBufferSignal_u_CORTEXM0DS_u_logic_Mbt2z4_IN
    );
  NlwBufferBlock_u_CORTEXM0DS_u_logic_Rsa3z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_u_CORTEXM0DS_u_logic_Rsa3z4_CLK
    );
  NlwBufferBlock_u_CORTEXM0DS_u_logic_P9h3z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_u_CORTEXM0DS_u_logic_P9h3z4_CLK
    );
  NlwBufferBlock_u_CORTEXM0DS_u_logic_P9h3z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => u_CORTEXM0DS_u_logic_Mc0wx4_26426,
      O => NlwBufferSignal_u_CORTEXM0DS_u_logic_P9h3z4_IN
    );
  NlwBufferBlock_u_CORTEXM0DS_u_logic_Ogo2z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_u_CORTEXM0DS_u_logic_Ogo2z4_CLK
    );
  NlwBufferBlock_u_CORTEXM0DS_u_logic_O0o2z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_u_CORTEXM0DS_u_logic_O0o2z4_CLK
    );
  NlwBufferBlock_u_CORTEXM0DS_u_logic_C4b3z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_u_CORTEXM0DS_u_logic_C4b3z4_CLK
    );
  NlwBufferBlock_u_CORTEXM0DS_u_logic_Jpa3z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_u_CORTEXM0DS_u_logic_Jpa3z4_CLK
    );
  NlwBufferBlock_u_CORTEXM0DS_u_logic_M413z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_u_CORTEXM0DS_u_logic_M413z4_CLK
    );
  NlwBufferBlock_u_CORTEXM0DS_u_logic_M413z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => u_CORTEXM0DS_u_logic_Qd1wx4_26269,
      O => NlwBufferSignal_u_CORTEXM0DS_u_logic_M413z4_IN
    );
  NlwBufferBlock_u_CORTEXM0DS_u_logic_Uku2z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_u_CORTEXM0DS_u_logic_Uku2z4_CLK
    );
  NlwBufferBlock_u_CORTEXM0DS_u_logic_U2s2z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_u_CORTEXM0DS_u_logic_U2s2z4_CLK
    );
  NlwBufferBlock_u_CORTEXM0DS_u_logic_U2s2z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => u_CORTEXM0DS_u_logic_Iu1wx4,
      O => NlwBufferSignal_u_CORTEXM0DS_u_logic_U2s2z4_IN
    );
  NlwBufferBlock_u_CORTEXM0DS_u_logic_I4s2z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_u_CORTEXM0DS_u_logic_I4s2z4_CLK
    );
  NlwBufferBlock_u_CORTEXM0DS_u_logic_I4s2z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => u_CORTEXM0DS_u_logic_Iu1wx4,
      O => NlwBufferSignal_u_CORTEXM0DS_u_logic_I4s2z4_IN
    );
  NlwBufferBlock_u_CORTEXM0DS_u_logic_Sa23z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_u_CORTEXM0DS_u_logic_Sa23z4_CLK
    );
  NlwBufferBlock_u_CORTEXM0DS_u_logic_Sa23z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => u_CORTEXM0DS_u_logic_Qd1wx4_26269,
      O => NlwBufferSignal_u_CORTEXM0DS_u_logic_Sa23z4_IN
    );
  NlwBufferBlock_u_CORTEXM0DS_u_logic_Gcr2z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_u_CORTEXM0DS_u_logic_Gcr2z4_CLK
    );
  NlwBufferBlock_u_CORTEXM0DS_u_logic_Gcr2z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => u_CORTEXM0DS_u_logic_Qd1wx4_26269,
      O => NlwBufferSignal_u_CORTEXM0DS_u_logic_Gcr2z4_IN
    );
  NlwBufferBlock_u_CORTEXM0DS_u_logic_I793z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_u_CORTEXM0DS_u_logic_I793z4_CLK
    );
  NlwBufferBlock_u_CORTEXM0DS_u_logic_Szr2z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_u_CORTEXM0DS_u_logic_Szr2z4_CLK
    );
  NlwBufferBlock_u_CORTEXM0DS_u_logic_Ug73z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_u_CORTEXM0DS_u_logic_Ug73z4_CLK
    );
  NlwBufferBlock_u_CORTEXM0DS_u_logic_Ug73z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => u_CORTEXM0DS_u_logic_Iu1wx4,
      O => NlwBufferSignal_u_CORTEXM0DS_u_logic_Ug73z4_IN
    );
  NlwBufferBlock_u_CORTEXM0DS_u_logic_Kt43z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_u_CORTEXM0DS_u_logic_Kt43z4_CLK
    );
  NlwBufferBlock_u_CORTEXM0DS_u_logic_Kt43z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => u_CORTEXM0DS_u_logic_Qd1wx4_26269,
      O => NlwBufferSignal_u_CORTEXM0DS_u_logic_Kt43z4_IN
    );
  NlwBufferBlock_u_CORTEXM0DS_u_logic_Llq2z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_u_CORTEXM0DS_u_logic_Llq2z4_CLK
    );
  NlwBufferBlock_u_CORTEXM0DS_u_logic_Foe3z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_u_CORTEXM0DS_u_logic_Foe3z4_CLK
    );
  NlwBufferBlock_u_CORTEXM0DS_u_logic_Z8b3z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_u_CORTEXM0DS_u_logic_Z8b3z4_CLK
    );
  NlwBufferBlock_u_CORTEXM0DS_u_logic_Kev2z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_u_CORTEXM0DS_u_logic_Kev2z4_CLK
    );
  NlwBufferBlock_u_CORTEXM0DS_u_logic_Kev2z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => u_CORTEXM0DS_u_logic_Mc0wx4_26426,
      O => NlwBufferSignal_u_CORTEXM0DS_u_logic_Kev2z4_IN
    );
  NlwBufferBlock_u_CORTEXM0DS_u_logic_Ffs2z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_u_CORTEXM0DS_u_logic_Ffs2z4_CLK
    );
  NlwBufferBlock_u_CORTEXM0DS_u_logic_J6i2z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_u_CORTEXM0DS_u_logic_J6i2z4_CLK
    );
  NlwBufferBlock_u_CORTEXM0DS_u_logic_Kop2z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_u_CORTEXM0DS_u_logic_Kop2z4_CLK
    );
  NlwBufferBlock_u_CORTEXM0DS_u_logic_B1a3z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_u_CORTEXM0DS_u_logic_B1a3z4_CLK
    );
  NlwBufferBlock_u_CORTEXM0DS_u_logic_B1a3z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => HWDATA(30),
      O => NlwBufferSignal_u_CORTEXM0DS_u_logic_B1a3z4_IN
    );
  NlwBufferBlock_u_CORTEXM0DS_u_logic_Q7j2z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_u_CORTEXM0DS_u_logic_Q7j2z4_CLK
    );
  NlwBufferBlock_u_CORTEXM0DS_u_logic_Sr53z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_u_CORTEXM0DS_u_logic_Sr53z4_CLK
    );
  NlwBufferBlock_u_CORTEXM0DS_u_logic_Sr53z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => u_CORTEXM0DS_u_logic_Mc0wx4_26426,
      O => NlwBufferSignal_u_CORTEXM0DS_u_logic_Sr53z4_IN
    );
  NlwBufferBlock_u_CORTEXM0DS_u_logic_Pab3z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_u_CORTEXM0DS_u_logic_Pab3z4_CLK
    );
  NlwBufferBlock_u_CORTEXM0DS_u_logic_Pab3z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => HWDATA_6_0,
      O => NlwBufferSignal_u_CORTEXM0DS_u_logic_Pab3z4_IN
    );
  NlwBufferBlock_u_CORTEXM0DS_u_logic_H4p2z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_u_CORTEXM0DS_u_logic_H4p2z4_CLK
    );
  NlwBufferBlock_u_CORTEXM0DS_u_logic_Lpv2z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_u_CORTEXM0DS_u_logic_Lpv2z4_CLK
    );
  NlwBufferBlock_u_CORTEXM0DS_u_logic_Ara3z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_u_CORTEXM0DS_u_logic_Ara3z4_CLK
    );
  NlwBufferBlock_u_CORTEXM0DS_u_logic_Xeo2z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_u_CORTEXM0DS_u_logic_Xeo2z4_CLK
    );
  NlwBufferBlock_u_CORTEXM0DS_u_logic_X9n2z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_u_CORTEXM0DS_u_logic_X9n2z4_CLK
    );
  NlwBufferBlock_u_CORTEXM0DS_u_logic_Mjl2z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_u_CORTEXM0DS_u_logic_Mjl2z4_CLK
    );
  NlwBufferBlock_u_CORTEXM0DS_u_logic_Q6l2z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_u_CORTEXM0DS_u_logic_Q6l2z4_CLK
    );
  NlwBufferBlock_u_CORTEXM0DS_u_logic_Q6l2z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => HWDATA(30),
      O => NlwBufferSignal_u_CORTEXM0DS_u_logic_Q6l2z4_IN
    );
  NlwBufferBlock_u_CORTEXM0DS_u_logic_J7b3z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_u_CORTEXM0DS_u_logic_J7b3z4_CLK
    );
  NlwBufferBlock_u_CORTEXM0DS_u_logic_J7b3z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => HWDATA_6_0,
      O => NlwBufferSignal_u_CORTEXM0DS_u_logic_J7b3z4_IN
    );
  NlwBufferBlock_u_CORTEXM0DS_u_logic_Gmd3z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_u_CORTEXM0DS_u_logic_Gmd3z4_CLK
    );
  NlwBufferBlock_u_CORTEXM0DS_u_logic_O723z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_u_CORTEXM0DS_u_logic_O723z4_CLK
    );
  NlwBufferBlock_u_CORTEXM0DS_u_logic_O723z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => u_CORTEXM0DS_u_logic_M41wx4_26419,
      O => NlwBufferSignal_u_CORTEXM0DS_u_logic_O723z4_IN
    );
  NlwBufferBlock_u_CORTEXM0DS_u_logic_To33z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_u_CORTEXM0DS_u_logic_To33z4_CLK
    );
  NlwBufferBlock_u_CORTEXM0DS_u_logic_To33z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => u_CORTEXM0DS_u_logic_Iu1wx4,
      O => NlwBufferSignal_u_CORTEXM0DS_u_logic_To33z4_IN
    );
  NlwBufferBlock_u_CORTEXM0DS_u_logic_A8h3z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_u_CORTEXM0DS_u_logic_A8h3z4_CLK
    );
  NlwBufferBlock_u_CORTEXM0DS_u_logic_A8h3z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => u_CORTEXM0DS_u_logic_Mc0wx4_26426,
      O => NlwBufferSignal_u_CORTEXM0DS_u_logic_A8h3z4_IN
    );
  NlwBufferBlock_u_CORTEXM0DS_u_logic_B9g3z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_u_CORTEXM0DS_u_logic_B9g3z4_CLK
    );
  NlwBufferBlock_u_CORTEXM0DS_u_logic_Z8s2z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_u_CORTEXM0DS_u_logic_Z8s2z4_CLK
    );
  NlwBufferBlock_u_CORTEXM0DS_u_logic_Z8s2z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => u_CORTEXM0DS_u_logic_Pn1wx4,
      O => NlwBufferSignal_u_CORTEXM0DS_u_logic_Z8s2z4_IN
    );
  NlwBufferBlock_u_CORTEXM0DS_u_logic_Dq83z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_u_CORTEXM0DS_u_logic_Dq83z4_CLK
    );
  NlwBufferBlock_u_CORTEXM0DS_u_logic_Dq83z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => u_CORTEXM0DS_u_logic_Iu1wx4,
      O => NlwBufferSignal_u_CORTEXM0DS_u_logic_Dq83z4_IN
    );
  NlwBufferBlock_u_CORTEXM0DS_u_logic_Lns2z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_u_CORTEXM0DS_u_logic_Lns2z4_CLK
    );
  NlwBufferBlock_u_CORTEXM0DS_u_logic_Wbk2z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_u_CORTEXM0DS_u_logic_Wbk2z4_CLK
    );
  NlwBufferBlock_u_CORTEXM0DS_u_logic_B613z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_u_CORTEXM0DS_u_logic_B613z4_CLK
    );
  NlwBufferBlock_u_CORTEXM0DS_u_logic_B613z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => u_CORTEXM0DS_u_logic_Pn1wx4,
      O => NlwBufferSignal_u_CORTEXM0DS_u_logic_B613z4_IN
    );
  NlwBufferBlock_u_CORTEXM0DS_u_logic_Uqi2z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_u_CORTEXM0DS_u_logic_Uqi2z4_CLK
    );
  NlwBufferBlock_u_CORTEXM0DS_u_logic_Uqi2z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => u_CORTEXM0DS_u_logic_V4ovx4,
      O => NlwBufferSignal_u_CORTEXM0DS_u_logic_Uqi2z4_IN
    );
  NlwBufferBlock_u_CORTEXM0DS_u_logic_Xyn2z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_u_CORTEXM0DS_u_logic_Xyn2z4_CLK
    );
  NlwBufferBlock_u_CORTEXM0DS_u_logic_Ieh3z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_u_CORTEXM0DS_u_logic_Ieh3z4_CLK
    );
  NlwBufferBlock_u_CORTEXM0DS_u_logic_Xx93z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_u_CORTEXM0DS_u_logic_Xx93z4_CLK
    );
  NlwBufferBlock_u_CORTEXM0DS_u_logic_Qfa3z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_u_CORTEXM0DS_u_logic_Qfa3z4_CLK
    );
  NlwBufferBlock_u_CORTEXM0DS_u_logic_Kxe3z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_u_CORTEXM0DS_u_logic_Kxe3z4_CLK
    );
  NlwBufferBlock_u_CORTEXM0DS_u_logic_Kxe3z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => HWDATA(9),
      O => NlwBufferSignal_u_CORTEXM0DS_u_logic_Kxe3z4_IN
    );
  NlwBufferBlock_u_CORTEXM0DS_u_logic_Duv2z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_u_CORTEXM0DS_u_logic_Duv2z4_CLK
    );
  NlwBufferBlock_u_CORTEXM0DS_u_logic_Duv2z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => u_CORTEXM0DS_u_logic_Iu1wx4,
      O => NlwBufferSignal_u_CORTEXM0DS_u_logic_Duv2z4_IN
    );
  NlwBufferBlock_u_CORTEXM0DS_u_logic_Q2q2z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_u_CORTEXM0DS_u_logic_Q2q2z4_CLK
    );
  NlwBufferBlock_u_CORTEXM0DS_u_logic_Q2q2z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => u_CORTEXM0DS_u_logic_M41wx4_26419,
      O => NlwBufferSignal_u_CORTEXM0DS_u_logic_Q2q2z4_IN
    );
  NlwBufferBlock_u_CORTEXM0DS_u_logic_Bnx2z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_u_CORTEXM0DS_u_logic_Bnx2z4_CLK
    );
  NlwBufferBlock_u_CORTEXM0DS_u_logic_Aqp2z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_u_CORTEXM0DS_u_logic_Aqp2z4_CLK
    );
  NlwBufferBlock_u_CORTEXM0DS_u_logic_Aqp2z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => HWDATA(30),
      O => NlwBufferSignal_u_CORTEXM0DS_u_logic_Aqp2z4_IN
    );
  NlwBufferBlock_u_CORTEXM0DS_u_logic_Rvv2z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_u_CORTEXM0DS_u_logic_Rvv2z4_CLK
    );
  NlwBufferBlock_u_CORTEXM0DS_u_logic_Xsx2z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_u_CORTEXM0DS_u_logic_Xsx2z4_CLK
    );
  NlwBufferBlock_u_CORTEXM0DS_u_logic_Lgi3z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_u_CORTEXM0DS_u_logic_Lgi3z4_CLK
    );
  NlwBufferBlock_u_CORTEXM0DS_u_logic_O403z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_u_CORTEXM0DS_u_logic_O403z4_CLK
    );
  NlwBufferBlock_u_CORTEXM0DS_u_logic_O403z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => u_CORTEXM0DS_u_logic_Qz0wx4_25905,
      O => NlwBufferSignal_u_CORTEXM0DS_u_logic_O403z4_IN
    );
  NlwBufferBlock_u_CORTEXM0DS_u_logic_W5p2z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_u_CORTEXM0DS_u_logic_W5p2z4_CLK
    );
  NlwBufferBlock_u_CORTEXM0DS_u_logic_Tme3z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_u_CORTEXM0DS_u_logic_Tme3z4_CLK
    );
  NlwBufferBlock_u_CORTEXM0DS_u_logic_Slr2z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_u_CORTEXM0DS_u_logic_Slr2z4_CLK
    );
  NlwBufferBlock_u_CORTEXM0DS_u_logic_Bjd3z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_u_CORTEXM0DS_u_logic_Bjd3z4_CLK
    );
  NlwBufferBlock_u_CORTEXM0DS_u_logic_Bjd3z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => u_CORTEXM0DS_u_logic_Cztvx4_26699,
      O => NlwBufferSignal_u_CORTEXM0DS_u_logic_Bjd3z4_IN
    );
  NlwBufferBlock_u_CORTEXM0DS_u_logic_Mis2z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_u_CORTEXM0DS_u_logic_Mis2z4_CLK
    );
  NlwBufferBlock_u_CORTEXM0DS_u_logic_Mis2z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => HWDATA(14),
      O => NlwBufferSignal_u_CORTEXM0DS_u_logic_Mis2z4_IN
    );
  NlwBufferBlock_u_CORTEXM0DS_u_logic_Oar2z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_u_CORTEXM0DS_u_logic_Oar2z4_CLK
    );
  NlwBufferBlock_u_CORTEXM0DS_u_logic_Rym2z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_u_CORTEXM0DS_u_logic_Rym2z4_CLK
    );
  NlwBufferBlock_u_CORTEXM0DS_u_logic_Mka3z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_u_CORTEXM0DS_u_logic_Mka3z4_CLK
    );
  NlwBufferBlock_u_CORTEXM0DS_u_logic_T5g3z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_u_CORTEXM0DS_u_logic_T5g3z4_CLK
    );
  NlwBufferBlock_u_CORTEXM0DS_u_logic_T5g3z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => HWDATA(13),
      O => NlwBufferSignal_u_CORTEXM0DS_u_logic_T5g3z4_IN
    );
  NlwBufferBlock_u_CORTEXM0DS_u_logic_Hzj2z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_u_CORTEXM0DS_u_logic_Hzj2z4_CLK
    );
  NlwBufferBlock_u_CORTEXM0DS_u_logic_Dpc3z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_u_CORTEXM0DS_u_logic_Dpc3z4_CLK
    );
  NlwBufferBlock_u_CORTEXM0DS_u_logic_Bk33z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_u_CORTEXM0DS_u_logic_Bk33z4_CLK
    );
  NlwBufferBlock_u_CORTEXM0DS_u_logic_Bk33z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => u_CORTEXM0DS_u_logic_Qd1wx4_26269,
      O => NlwBufferSignal_u_CORTEXM0DS_u_logic_Bk33z4_IN
    );
  NlwBufferBlock_u_CORTEXM0DS_u_logic_N8o2z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_u_CORTEXM0DS_u_logic_N8o2z4_CLK
    );
  NlwBufferBlock_u_CORTEXM0DS_u_logic_Ro43z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_u_CORTEXM0DS_u_logic_Ro43z4_CLK
    );
  NlwBufferBlock_u_CORTEXM0DS_u_logic_Ro43z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => u_CORTEXM0DS_u_logic_Qz0wx4_25905,
      O => NlwBufferSignal_u_CORTEXM0DS_u_logic_Ro43z4_IN
    );
  NlwBufferBlock_u_CORTEXM0DS_u_logic_B1q2z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_u_CORTEXM0DS_u_logic_B1q2z4_CLK
    );
  NlwBufferBlock_u_CORTEXM0DS_u_logic_B1q2z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => u_CORTEXM0DS_u_logic_M41wx4_26419,
      O => NlwBufferSignal_u_CORTEXM0DS_u_logic_B1q2z4_IN
    );
  NlwBufferBlock_u_CORTEXM0DS_u_logic_Wce3z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_u_CORTEXM0DS_u_logic_Wce3z4_CLK
    );
  NlwBufferBlock_u_CORTEXM0DS_u_logic_Lz93z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_u_CORTEXM0DS_u_logic_Lz93z4_CLK
    );
  NlwBufferBlock_u_CORTEXM0DS_u_logic_K3l2z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_u_CORTEXM0DS_u_logic_K3l2z4_CLK
    );
  NlwBufferBlock_u_CORTEXM0DS_u_logic_J773z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_u_CORTEXM0DS_u_logic_J773z4_CLK
    );
  NlwBufferBlock_u_CORTEXM0DS_u_logic_J773z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => u_CORTEXM0DS_u_logic_Qz0wx4_25905,
      O => NlwBufferSignal_u_CORTEXM0DS_u_logic_J773z4_IN
    );
  NlwBufferBlock_u_CORTEXM0DS_u_logic_Ll83z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_u_CORTEXM0DS_u_logic_Ll83z4_CLK
    );
  NlwBufferBlock_u_CORTEXM0DS_u_logic_Ll83z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => u_CORTEXM0DS_u_logic_Qd1wx4_26269,
      O => NlwBufferSignal_u_CORTEXM0DS_u_logic_Ll83z4_IN
    );
  NlwBufferBlock_u_CORTEXM0DS_u_logic_Rz13z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_u_CORTEXM0DS_u_logic_Rz13z4_CLK
    );
  NlwBufferBlock_u_CORTEXM0DS_u_logic_Rz13z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => u_CORTEXM0DS_u_logic_Mc0wx4_26426,
      O => NlwBufferSignal_u_CORTEXM0DS_u_logic_Rz13z4_IN
    );
  NlwBufferBlock_u_CORTEXM0DS_u_logic_Gdo2z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_u_CORTEXM0DS_u_logic_Gdo2z4_CLK
    );
  NlwBufferBlock_u_CORTEXM0DS_u_logic_Gdo2z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => HWDATA(16),
      O => NlwBufferSignal_u_CORTEXM0DS_u_logic_Gdo2z4_IN
    );
  NlwBufferBlock_u_CORTEXM0DS_u_logic_Svs2z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_u_CORTEXM0DS_u_logic_Svs2z4_CLK
    );
  NlwBufferBlock_u_CORTEXM0DS_u_logic_Svs2z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => u_CORTEXM0DS_u_logic_V4ovx4,
      O => NlwBufferSignal_u_CORTEXM0DS_u_logic_Svs2z4_IN
    );
  NlwBufferBlock_u_CORTEXM0DS_u_logic_Dks2z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_u_CORTEXM0DS_u_logic_Dks2z4_CLK
    );
  NlwBufferBlock_u_CORTEXM0DS_u_logic_Dks2z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => HWDATA(22),
      O => NlwBufferSignal_u_CORTEXM0DS_u_logic_Dks2z4_IN
    );
  NlwBufferBlock_u_CORTEXM0DS_u_logic_Qrp2z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_u_CORTEXM0DS_u_logic_Qrp2z4_CLK
    );
  NlwBufferBlock_u_CORTEXM0DS_u_logic_Qrp2z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => u_CORTEXM0DS_u_logic_Cztvx4_26699,
      O => NlwBufferSignal_u_CORTEXM0DS_u_logic_Qrp2z4_IN
    );
  NlwBufferBlock_u_CORTEXM0DS_u_logic_Avg3z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_u_CORTEXM0DS_u_logic_Avg3z4_CLK
    );
  NlwBufferBlock_u_CORTEXM0DS_u_logic_Avg3z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => u_CORTEXM0DS_u_logic_Bh0wx4_27130,
      O => NlwBufferSignal_u_CORTEXM0DS_u_logic_Avg3z4_IN
    );
  NlwBufferBlock_u_CORTEXM0DS_u_logic_D4a3z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_u_CORTEXM0DS_u_logic_D4a3z4_CLK
    );
  NlwBufferBlock_u_CORTEXM0DS_u_logic_D4a3z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => HWDATA(15),
      O => NlwBufferSignal_u_CORTEXM0DS_u_logic_D4a3z4_IN
    );
  NlwBufferBlock_u_CORTEXM0DS_u_logic_Cps2z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_u_CORTEXM0DS_u_logic_Cps2z4_CLK
    );
  NlwBufferBlock_u_CORTEXM0DS_u_logic_Cps2z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => u_CORTEXM0DS_u_logic_Cztvx4_26699,
      O => NlwBufferSignal_u_CORTEXM0DS_u_logic_Cps2z4_IN
    );
  NlwBufferBlock_u_CORTEXM0DS_u_logic_Gcb3z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_u_CORTEXM0DS_u_logic_Gcb3z4_CLK
    );
  NlwBufferBlock_u_CORTEXM0DS_u_logic_Gcb3z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => HWDATA_6_0,
      O => NlwBufferSignal_u_CORTEXM0DS_u_logic_Gcb3z4_IN
    );
  NlwBufferBlock_u_CORTEXM0DS_u_logic_S5b3z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_u_CORTEXM0DS_u_logic_S5b3z4_CLK
    );
  NlwBufferBlock_u_CORTEXM0DS_u_logic_S5b3z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => HWDATA(1),
      O => NlwBufferSignal_u_CORTEXM0DS_u_logic_S5b3z4_IN
    );
  NlwBufferBlock_u_CORTEXM0DS_u_logic_Cxc3z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_u_CORTEXM0DS_u_logic_Cxc3z4_CLK
    );
  NlwBufferBlock_u_CORTEXM0DS_u_logic_Cxc3z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => u_CORTEXM0DS_u_logic_Iu1wx4,
      O => NlwBufferSignal_u_CORTEXM0DS_u_logic_Cxc3z4_IN
    );
  NlwBufferBlock_u_CORTEXM0DS_u_logic_U5a3z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_u_CORTEXM0DS_u_logic_U5a3z4_CLK
    );
  NlwBufferBlock_u_CORTEXM0DS_u_logic_L7a3z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_u_CORTEXM0DS_u_logic_L7a3z4_CLK
    );
  NlwBufferBlock_u_CORTEXM0DS_u_logic_L7a3z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => HWDATA(12),
      O => NlwBufferSignal_u_CORTEXM0DS_u_logic_L7a3z4_IN
    );
  NlwBufferBlock_u_CORTEXM0DS_u_logic_Bge3z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_u_CORTEXM0DS_u_logic_Bge3z4_CLK
    );
  NlwBufferBlock_u_CORTEXM0DS_u_logic_C9a3z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_u_CORTEXM0DS_u_logic_C9a3z4_CLK
    );
  NlwBufferBlock_u_CORTEXM0DS_u_logic_C9a3z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => HWDATA(10),
      O => NlwBufferSignal_u_CORTEXM0DS_u_logic_C9a3z4_IN
    );
  NlwBufferBlock_u_CORTEXM0DS_u_logic_Cgu2z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_u_CORTEXM0DS_u_logic_Cgu2z4_CLK
    );
  NlwBufferBlock_u_CORTEXM0DS_u_logic_Cgu2z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => u_CORTEXM0DS_u_logic_Qd1wx4_26269,
      O => NlwBufferSignal_u_CORTEXM0DS_u_logic_Cgu2z4_IN
    );
  NlwBufferBlock_u_CORTEXM0DS_u_logic_Zu43z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_u_CORTEXM0DS_u_logic_Zu43z4_CLK
    );
  NlwBufferBlock_u_CORTEXM0DS_u_logic_Zu43z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => u_CORTEXM0DS_u_logic_Pn1wx4,
      O => NlwBufferSignal_u_CORTEXM0DS_u_logic_Zu43z4_IN
    );
  NlwBufferBlock_u_CORTEXM0DS_u_logic_Rr93z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_u_CORTEXM0DS_u_logic_Rr93z4_CLK
    );
  NlwBufferBlock_u_CORTEXM0DS_u_logic_Rr93z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => u_CORTEXM0DS_u_logic_Qd1wx4_26269,
      O => NlwBufferSignal_u_CORTEXM0DS_u_logic_Rr93z4_IN
    );
  NlwBufferBlock_u_CORTEXM0DS_u_logic_Jex2z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_u_CORTEXM0DS_u_logic_Jex2z4_CLK
    );
  NlwBufferBlock_u_CORTEXM0DS_u_logic_F4q2z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_u_CORTEXM0DS_u_logic_F4q2z4_CLK
    );
  NlwBufferBlock_u_CORTEXM0DS_u_logic_F4q2z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => u_CORTEXM0DS_u_logic_M41wx4_26419,
      O => NlwBufferSignal_u_CORTEXM0DS_u_logic_F4q2z4_IN
    );
  NlwBufferBlock_u_CORTEXM0DS_u_logic_If33z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_u_CORTEXM0DS_u_logic_If33z4_CLK
    );
  NlwBufferBlock_u_CORTEXM0DS_u_logic_If33z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => u_CORTEXM0DS_u_logic_Qz0wx4_25905,
      O => NlwBufferSignal_u_CORTEXM0DS_u_logic_If33z4_IN
    );
  NlwBufferBlock_u_CORTEXM0DS_u_logic_Xg33z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_u_CORTEXM0DS_u_logic_Xg33z4_CLK
    );
  NlwBufferBlock_u_CORTEXM0DS_u_logic_Xg33z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => u_CORTEXM0DS_u_logic_M41wx4_26419,
      O => NlwBufferSignal_u_CORTEXM0DS_u_logic_Xg33z4_IN
    );
  NlwBufferBlock_u_CORTEXM0DS_u_logic_Vdr2z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_u_CORTEXM0DS_u_logic_Vdr2z4_CLK
    );
  NlwBufferBlock_u_CORTEXM0DS_u_logic_Vdr2z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => u_CORTEXM0DS_u_logic_Qd1wx4_26269,
      O => NlwBufferSignal_u_CORTEXM0DS_u_logic_Vdr2z4_IN
    );
  NlwBufferBlock_u_CORTEXM0DS_u_logic_Tch3z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_u_CORTEXM0DS_u_logic_Tch3z4_CLK
    );
  NlwBufferBlock_u_CORTEXM0DS_u_logic_Tch3z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => u_CORTEXM0DS_u_logic_Mc0wx4_26426,
      O => NlwBufferSignal_u_CORTEXM0DS_u_logic_Tch3z4_IN
    );
  NlwBufferBlock_u_CORTEXM0DS_u_logic_Olg3z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_u_CORTEXM0DS_u_logic_Olg3z4_CLK
    );
  NlwBufferBlock_u_CORTEXM0DS_u_logic_Olg3z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => u_CORTEXM0DS_u_logic_Bh0wx4_27130,
      O => NlwBufferSignal_u_CORTEXM0DS_u_logic_Olg3z4_IN
    );
  NlwBufferBlock_u_CORTEXM0DS_u_logic_Bec3z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_u_CORTEXM0DS_u_logic_Bec3z4_CLK
    );
  NlwBufferBlock_u_CORTEXM0DS_u_logic_Zjq2z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_u_CORTEXM0DS_u_logic_Zjq2z4_CLK
    );
  NlwBufferBlock_u_CORTEXM0DS_u_logic_Tzg3z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_u_CORTEXM0DS_u_logic_Tzg3z4_CLK
    );
  NlwBufferBlock_u_CORTEXM0DS_u_logic_Axm2z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_u_CORTEXM0DS_u_logic_Axm2z4_CLK
    );
  NlwBufferBlock_u_CORTEXM0DS_u_logic_Axm2z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => HWDATA(14),
      O => NlwBufferSignal_u_CORTEXM0DS_u_logic_Axm2z4_IN
    );
  NlwBufferBlock_u_CORTEXM0DS_u_logic_Dng3z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_u_CORTEXM0DS_u_logic_Dng3z4_CLK
    );
  NlwBufferBlock_u_CORTEXM0DS_u_logic_Dng3z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => u_CORTEXM0DS_u_logic_Bh0wx4_27130,
      O => NlwBufferSignal_u_CORTEXM0DS_u_logic_Dng3z4_IN
    );
  NlwBufferBlock_u_CORTEXM0DS_u_logic_Dkx2z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_u_CORTEXM0DS_u_logic_Dkx2z4_CLK
    );
  NlwBufferBlock_u_CORTEXM0DS_u_logic_Cqo2z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_u_CORTEXM0DS_u_logic_Cqo2z4_CLK
    );
  NlwBufferBlock_u_CORTEXM0DS_u_logic_Gq43z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_u_CORTEXM0DS_u_logic_Gq43z4_CLK
    );
  NlwBufferBlock_u_CORTEXM0DS_u_logic_Gq43z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => u_CORTEXM0DS_u_logic_M41wx4_26419,
      O => NlwBufferSignal_u_CORTEXM0DS_u_logic_Gq43z4_IN
    );
  NlwBufferBlock_u_CORTEXM0DS_u_logic_Tse3z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_u_CORTEXM0DS_u_logic_Tse3z4_CLK
    );
  NlwBufferBlock_u_CORTEXM0DS_u_logic_Tse3z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => u_CORTEXM0DS_u_logic_Iu1wx4,
      O => NlwBufferSignal_u_CORTEXM0DS_u_logic_Tse3z4_IN
    );
  NlwBufferBlock_u_CORTEXM0DS_u_logic_I1h3z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_u_CORTEXM0DS_u_logic_I1h3z4_CLK
    );
  NlwBufferBlock_u_CORTEXM0DS_u_logic_Kss2z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_u_CORTEXM0DS_u_logic_Kss2z4_CLK
    );
  NlwBufferBlock_u_CORTEXM0DS_u_logic_Kss2z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => HWDATA(14),
      O => NlwBufferSignal_u_CORTEXM0DS_u_logic_Kss2z4_IN
    );
  NlwBufferBlock_u_CORTEXM0DS_u_logic_Y873z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_u_CORTEXM0DS_u_logic_Y873z4_CLK
    );
  NlwBufferBlock_u_CORTEXM0DS_u_logic_Y873z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => u_CORTEXM0DS_u_logic_M41wx4_26419,
      O => NlwBufferSignal_u_CORTEXM0DS_u_logic_Y873z4_IN
    );
  NlwBufferBlock_u_CORTEXM0DS_u_logic_H8l2z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_u_CORTEXM0DS_u_logic_H8l2z4_CLK
    );
  NlwBufferBlock_u_CORTEXM0DS_u_logic_H8l2z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => u_CORTEXM0DS_u_logic_Cztvx4_26699,
      O => NlwBufferSignal_u_CORTEXM0DS_u_logic_H8l2z4_IN
    );
  NlwBufferBlock_u_CORTEXM0DS_u_logic_Tib3z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_u_CORTEXM0DS_u_logic_Tib3z4_CLK
    );
  NlwBufferBlock_u_CORTEXM0DS_u_logic_Tib3z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => HWDATA(7),
      O => NlwBufferSignal_u_CORTEXM0DS_u_logic_Tib3z4_IN
    );
  NlwBufferBlock_u_CORTEXM0DS_u_logic_Sg83z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_u_CORTEXM0DS_u_logic_Sg83z4_CLK
    );
  NlwBufferBlock_u_CORTEXM0DS_u_logic_Sg83z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => u_CORTEXM0DS_u_logic_Qz0wx4_25905,
      O => NlwBufferSignal_u_CORTEXM0DS_u_logic_Sg83z4_IN
    );
  NlwBufferBlock_u_CORTEXM0DS_u_logic_Y6o2z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_u_CORTEXM0DS_u_logic_Y6o2z4_CLK
    );
  NlwBufferBlock_u_CORTEXM0DS_u_logic_Y6o2z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => u_CORTEXM0DS_u_logic_Qz0wx4_25905,
      O => NlwBufferSignal_u_CORTEXM0DS_u_logic_Y6o2z4_IN
    );
  NlwBufferBlock_u_CORTEXM0DS_u_logic_Taa3z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_u_CORTEXM0DS_u_logic_Taa3z4_CLK
    );
  NlwBufferBlock_u_CORTEXM0DS_u_logic_Taa3z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => HWDATA_4_0,
      O => NlwBufferSignal_u_CORTEXM0DS_u_logic_Taa3z4_IN
    );
  NlwBufferBlock_u_CORTEXM0DS_u_logic_Qfc3z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_u_CORTEXM0DS_u_logic_Qfc3z4_CLK
    );
  NlwBufferBlock_u_CORTEXM0DS_u_logic_F2o2z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_u_CORTEXM0DS_u_logic_F2o2z4_CLK
    );
  NlwBufferBlock_u_CORTEXM0DS_u_logic_Ym93z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_u_CORTEXM0DS_u_logic_Ym93z4_CLK
    );
  NlwBufferBlock_u_CORTEXM0DS_u_logic_Wnu2z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_u_CORTEXM0DS_u_logic_Wnu2z4_CLK
    );
  NlwBufferBlock_u_CORTEXM0DS_u_logic_Wnu2z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => u_CORTEXM0DS_u_logic_Q52wx4_26400,
      O => NlwBufferSignal_u_CORTEXM0DS_u_logic_Wnu2z4_IN
    );
  NlwBufferBlock_u_CORTEXM0DS_u_logic_Rkd3z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_u_CORTEXM0DS_u_logic_Rkd3z4_CLK
    );
  NlwBufferBlock_u_CORTEXM0DS_u_logic_L7p2z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_u_CORTEXM0DS_u_logic_L7p2z4_CLK
    );
  NlwBufferBlock_u_CORTEXM0DS_u_logic_J7q2z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_u_CORTEXM0DS_u_logic_J7q2z4_CLK
    );
  NlwBufferBlock_u_CORTEXM0DS_u_logic_Gfg3z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_u_CORTEXM0DS_u_logic_Gfg3z4_CLK
    );
  NlwBufferBlock_u_CORTEXM0DS_u_logic_Gfg3z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => u_CORTEXM0DS_u_logic_Bh0wx4_27130,
      O => NlwBufferSignal_u_CORTEXM0DS_u_logic_Gfg3z4_IN
    );
  NlwBufferBlock_u_CORTEXM0DS_u_logic_Kig3z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_u_CORTEXM0DS_u_logic_Kig3z4_CLK
    );
  NlwBufferBlock_u_CORTEXM0DS_u_logic_Kig3z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => u_CORTEXM0DS_u_logic_Bh0wx4_27130,
      O => NlwBufferSignal_u_CORTEXM0DS_u_logic_Kig3z4_IN
    );
  NlwBufferBlock_u_CORTEXM0DS_u_logic_Wrg3z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_u_CORTEXM0DS_u_logic_Wrg3z4_CLK
    );
  NlwBufferBlock_u_CORTEXM0DS_u_logic_Wrg3z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => u_CORTEXM0DS_u_logic_Bh0wx4_27130,
      O => NlwBufferSignal_u_CORTEXM0DS_u_logic_Wrg3z4_IN
    );
  NlwBufferBlock_u_CORTEXM0DS_u_logic_Fxv2z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_u_CORTEXM0DS_u_logic_Fxv2z4_CLK
    );
  NlwBufferBlock_u_CORTEXM0DS_u_logic_Fxv2z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => u_CORTEXM0DS_u_logic_Q52wx4_26400,
      O => NlwBufferSignal_u_CORTEXM0DS_u_logic_Fxv2z4_IN
    );
  NlwBufferBlock_u_CORTEXM0DS_u_logic_Vgg3z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_u_CORTEXM0DS_u_logic_Vgg3z4_CLK
    );
  NlwBufferBlock_u_CORTEXM0DS_u_logic_Vgg3z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => u_CORTEXM0DS_u_logic_Bh0wx4_27130,
      O => NlwBufferSignal_u_CORTEXM0DS_u_logic_Vgg3z4_IN
    );
  NlwBufferBlock_u_CORTEXM0DS_u_logic_Vgs2z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_u_CORTEXM0DS_u_logic_Vgs2z4_CLK
    );
  NlwBufferBlock_u_CORTEXM0DS_u_logic_Vgs2z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => HWDATA(15),
      O => NlwBufferSignal_u_CORTEXM0DS_u_logic_Vgs2z4_IN
    );
  NlwBufferBlock_u_CORTEXM0DS_u_logic_Mcc3z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_u_CORTEXM0DS_u_logic_Mcc3z4_CLK
    );
  NlwBufferBlock_u_CORTEXM0DS_u_logic_Pz53z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_u_CORTEXM0DS_u_logic_Pz53z4_CLK
    );
  NlwBufferBlock_u_CORTEXM0DS_u_logic_Pz53z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => u_CORTEXM0DS_u_logic_M41wx4_26419,
      O => NlwBufferSignal_u_CORTEXM0DS_u_logic_Pz53z4_IN
    );
  NlwBufferBlock_u_CORTEXM0DS_u_logic_Hub3z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_u_CORTEXM0DS_u_logic_Hub3z4_CLK
    );
  NlwBufferBlock_u_CORTEXM0DS_u_logic_Pxb3z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_u_CORTEXM0DS_u_logic_Pxb3z4_CLK
    );
  NlwBufferBlock_u_CORTEXM0DS_u_logic_X213z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_u_CORTEXM0DS_u_logic_X213z4_CLK
    );
  NlwBufferBlock_u_CORTEXM0DS_u_logic_X213z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => u_CORTEXM0DS_u_logic_M41wx4_26419,
      O => NlwBufferSignal_u_CORTEXM0DS_u_logic_X213z4_IN
    );
  NlwBufferBlock_u_CORTEXM0DS_u_logic_Ycu2z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_u_CORTEXM0DS_u_logic_Ycu2z4_CLK
    );
  NlwBufferBlock_u_CORTEXM0DS_u_logic_Ycu2z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => u_CORTEXM0DS_u_logic_M41wx4_26419,
      O => NlwBufferSignal_u_CORTEXM0DS_u_logic_Ycu2z4_IN
    );
  NlwBufferBlock_u_CORTEXM0DS_u_logic_G8n2z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_u_CORTEXM0DS_u_logic_G8n2z4_CLK
    );
  NlwBufferBlock_u_CORTEXM0DS_u_logic_G8n2z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => HWDATA(22),
      O => NlwBufferSignal_u_CORTEXM0DS_u_logic_G8n2z4_IN
    );
  NlwBufferBlock_u_CORTEXM0DS_u_logic_Adt2z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_u_CORTEXM0DS_u_logic_Adt2z4_CLK
    );
  NlwBufferBlock_u_CORTEXM0DS_u_logic_Adt2z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => HWDATA_4_0,
      O => NlwBufferSignal_u_CORTEXM0DS_u_logic_Adt2z4_IN
    );
  NlwBufferBlock_u_CORTEXM0DS_u_logic_Fed3z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_u_CORTEXM0DS_u_logic_Fed3z4_CLK
    );
  NlwBufferBlock_u_CORTEXM0DS_u_logic_Fed3z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => HWDATA(22),
      O => NlwBufferSignal_u_CORTEXM0DS_u_logic_Fed3z4_IN
    );
  NlwBufferBlock_u_CORTEXM0DS_u_logic_Lhd3z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_u_CORTEXM0DS_u_logic_Lhd3z4_CLK
    );
  NlwBufferBlock_u_CORTEXM0DS_u_logic_Lhd3z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => HWDATA(30),
      O => NlwBufferSignal_u_CORTEXM0DS_u_logic_Lhd3z4_IN
    );
  NlwBufferBlock_u_CORTEXM0DS_u_logic_Xyk2z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_u_CORTEXM0DS_u_logic_Xyk2z4_CLK
    );
  NlwBufferBlock_u_CORTEXM0DS_u_logic_U5q2z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_u_CORTEXM0DS_u_logic_U5q2z4_CLK
    );
  NlwBufferBlock_u_CORTEXM0DS_u_logic_Nfb3z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_u_CORTEXM0DS_u_logic_Nfb3z4_CLK
    );
  NlwBufferBlock_u_CORTEXM0DS_u_logic_Nfb3z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => HWDATA(7),
      O => NlwBufferSignal_u_CORTEXM0DS_u_logic_Nfb3z4_IN
    );
  NlwBufferBlock_u_CORTEXM0DS_u_logic_Psh3z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_u_CORTEXM0DS_u_logic_Psh3z4_CLK
    );
  NlwBufferBlock_u_CORTEXM0DS_u_logic_Psh3z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => u_CORTEXM0DS_u_logic_Q52wx4_26400,
      O => NlwBufferSignal_u_CORTEXM0DS_u_logic_Psh3z4_IN
    );
  NlwBufferBlock_u_CORTEXM0DS_u_logic_Eyg3z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_u_CORTEXM0DS_u_logic_Eyg3z4_CLK
    );
  NlwBufferBlock_u_CORTEXM0DS_u_logic_Eyg3z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => u_CORTEXM0DS_u_logic_Bh0wx4_27130,
      O => NlwBufferSignal_u_CORTEXM0DS_u_logic_Eyg3z4_IN
    );
  NlwBufferBlock_u_CORTEXM0DS_u_logic_J5o2z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_u_CORTEXM0DS_u_logic_J5o2z4_CLK
    );
  NlwBufferBlock_u_CORTEXM0DS_u_logic_J5o2z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => u_CORTEXM0DS_u_logic_Qz0wx4_25905,
      O => NlwBufferSignal_u_CORTEXM0DS_u_logic_J5o2z4_IN
    );
  NlwBufferBlock_u_CORTEXM0DS_u_logic_E153z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_u_CORTEXM0DS_u_logic_E153z4_CLK
    );
  NlwBufferBlock_u_CORTEXM0DS_u_logic_E153z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => u_CORTEXM0DS_u_logic_Q52wx4_26400,
      O => NlwBufferSignal_u_CORTEXM0DS_u_logic_E153z4_IN
    );
  NlwBufferBlock_u_CORTEXM0DS_u_logic_Hue3z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_u_CORTEXM0DS_u_logic_Hue3z4_CLK
    );
  NlwBufferBlock_u_CORTEXM0DS_u_logic_Hue3z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => u_CORTEXM0DS_u_logic_Iu1wx4,
      O => NlwBufferSignal_u_CORTEXM0DS_u_logic_Hue3z4_IN
    );
  NlwBufferBlock_u_CORTEXM0DS_u_logic_Jl93z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_u_CORTEXM0DS_u_logic_Jl93z4_CLK
    );
  NlwBufferBlock_u_CORTEXM0DS_u_logic_Jl93z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => u_CORTEXM0DS_u_logic_Qz0wx4_25905,
      O => NlwBufferSignal_u_CORTEXM0DS_u_logic_Jl93z4_IN
    );
  NlwBufferBlock_u_CORTEXM0DS_u_logic_Nox2z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_u_CORTEXM0DS_u_logic_Nox2z4_CLK
    );
  NlwBufferBlock_u_CORTEXM0DS_u_logic_Rdg3z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_u_CORTEXM0DS_u_logic_Rdg3z4_CLK
    );
  NlwBufferBlock_u_CORTEXM0DS_u_logic_Rdg3z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => u_CORTEXM0DS_u_logic_Bh0wx4_27130,
      O => NlwBufferSignal_u_CORTEXM0DS_u_logic_Rdg3z4_IN
    );
  NlwBufferBlock_u_CORTEXM0DS_u_logic_Ltg3z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_u_CORTEXM0DS_u_logic_Ltg3z4_CLK
    );
  NlwBufferBlock_u_CORTEXM0DS_u_logic_Ltg3z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => u_CORTEXM0DS_u_logic_Bh0wx4_27130,
      O => NlwBufferSignal_u_CORTEXM0DS_u_logic_Ltg3z4_IN
    );
  NlwBufferBlock_u_CORTEXM0DS_u_logic_T7d3z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_u_CORTEXM0DS_u_logic_T7d3z4_CLK
    );
  NlwBufferBlock_u_CORTEXM0DS_u_logic_T7d3z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => HWDATA(15),
      O => NlwBufferSignal_u_CORTEXM0DS_u_logic_T7d3z4_IN
    );
  NlwBufferBlock_u_CORTEXM0DS_u_logic_Pwg3z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_u_CORTEXM0DS_u_logic_Pwg3z4_CLK
    );
  NlwBufferBlock_u_CORTEXM0DS_u_logic_Pwg3z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => u_CORTEXM0DS_u_logic_Bh0wx4_27130,
      O => NlwBufferSignal_u_CORTEXM0DS_u_logic_Pwg3z4_IN
    );
  NlwBufferBlock_u_CORTEXM0DS_u_logic_Efp2z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_u_CORTEXM0DS_u_logic_Efp2z4_CLK
    );
  NlwBufferBlock_u_CORTEXM0DS_u_logic_Cao2z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_u_CORTEXM0DS_u_logic_Cao2z4_CLK
    );
  NlwBufferBlock_u_CORTEXM0DS_u_logic_Cao2z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => u_CORTEXM0DS_u_logic_Qz0wx4_25905,
      O => NlwBufferSignal_u_CORTEXM0DS_u_logic_Cao2z4_IN
    );
  NlwBufferBlock_u_CORTEXM0DS_u_logic_Skv2z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_u_CORTEXM0DS_u_logic_Skv2z4_CLK
    );
  NlwBufferBlock_u_CORTEXM0DS_u_logic_Skv2z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => u_CORTEXM0DS_u_logic_Qz0wx4_25905,
      O => NlwBufferSignal_u_CORTEXM0DS_u_logic_Skv2z4_IN
    );
  NlwBufferBlock_u_CORTEXM0DS_u_logic_Xdb3z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_u_CORTEXM0DS_u_logic_Xdb3z4_CLK
    );
  NlwBufferBlock_u_CORTEXM0DS_u_logic_Xdb3z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => HWDATA_6_0,
      O => NlwBufferSignal_u_CORTEXM0DS_u_logic_Xdb3z4_IN
    );
  NlwBufferBlock_u_CORTEXM0DS_u_logic_Bmb3z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_u_CORTEXM0DS_u_logic_Bmb3z4_CLK
    );
  NlwBufferBlock_u_CORTEXM0DS_u_logic_Bmb3z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => HWDATA(7),
      O => NlwBufferSignal_u_CORTEXM0DS_u_logic_Bmb3z4_IN
    );
  NlwBufferBlock_u_CORTEXM0DS_u_logic_Usl2z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_u_CORTEXM0DS_u_logic_Usl2z4_CLK
    );
  NlwBufferBlock_u_CORTEXM0DS_u_logic_Euh3z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_u_CORTEXM0DS_u_logic_Euh3z4_CLK
    );
  NlwBufferBlock_u_CORTEXM0DS_u_logic_Euh3z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => u_CORTEXM0DS_u_logic_Q52wx4_26400,
      O => NlwBufferSignal_u_CORTEXM0DS_u_logic_Euh3z4_IN
    );
  NlwBufferBlock_u_CORTEXM0DS_u_logic_Jxs2z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_u_CORTEXM0DS_u_logic_Jxs2z4_CLK
    );
  NlwBufferBlock_u_CORTEXM0DS_u_logic_Jxs2z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => HWDATA(30),
      O => NlwBufferSignal_u_CORTEXM0DS_u_logic_Jxs2z4_IN
    );
  NlwBufferBlock_u_CORTEXM0DS_u_logic_Vac3z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_u_CORTEXM0DS_u_logic_Vac3z4_CLK
    );
  NlwBufferBlock_u_CORTEXM0DS_u_logic_Na63z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_u_CORTEXM0DS_u_logic_Na63z4_CLK
    );
  NlwBufferBlock_u_CORTEXM0DS_u_logic_Na63z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => u_CORTEXM0DS_u_logic_Q52wx4_26400,
      O => NlwBufferSignal_u_CORTEXM0DS_u_logic_Na63z4_IN
    );
  NlwBufferBlock_u_CORTEXM0DS_u_logic_B2i3z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_u_CORTEXM0DS_u_logic_B2i3z4_CLK
    );
  NlwBufferBlock_u_CORTEXM0DS_u_logic_L8m2z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_u_CORTEXM0DS_u_logic_L8m2z4_CLK
    );
  NlwBufferBlock_u_CORTEXM0DS_u_logic_Wia3z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_u_CORTEXM0DS_u_logic_Wia3z4_CLK
    );
  NlwBufferBlock_u_CORTEXM0DS_u_logic_Wia3z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => HWDATA(3),
      O => NlwBufferSignal_u_CORTEXM0DS_u_logic_Wia3z4_IN
    );
  NlwBufferBlock_u_CORTEXM0DS_u_logic_Uls2z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_u_CORTEXM0DS_u_logic_Uls2z4_CLK
    );
  NlwBufferBlock_u_CORTEXM0DS_u_logic_Uls2z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => u_CORTEXM0DS_u_logic_V4ovx4,
      O => NlwBufferSignal_u_CORTEXM0DS_u_logic_Uls2z4_IN
    );
  NlwBufferBlock_u_CORTEXM0DS_u_logic_Hqg3z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_u_CORTEXM0DS_u_logic_Hqg3z4_CLK
    );
  NlwBufferBlock_u_CORTEXM0DS_u_logic_Hqg3z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => u_CORTEXM0DS_u_logic_Bh0wx4_27130,
      O => NlwBufferSignal_u_CORTEXM0DS_u_logic_Hqg3z4_IN
    );
  NlwBufferBlock_u_CORTEXM0DS_u_logic_D4g3z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_u_CORTEXM0DS_u_logic_D4g3z4_CLK
    );
  NlwBufferBlock_u_CORTEXM0DS_u_logic_Zjg3z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_u_CORTEXM0DS_u_logic_Zjg3z4_CLK
    );
  NlwBufferBlock_u_CORTEXM0DS_u_logic_Zjg3z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => u_CORTEXM0DS_u_logic_Bh0wx4_27130,
      O => NlwBufferSignal_u_CORTEXM0DS_u_logic_Zjg3z4_IN
    );
  NlwBufferBlock_u_CORTEXM0DS_u_logic_Mzp2z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_u_CORTEXM0DS_u_logic_Mzp2z4_CLK
    );
  NlwBufferBlock_u_CORTEXM0DS_u_logic_Mzp2z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => u_CORTEXM0DS_u_logic_M41wx4_26419,
      O => NlwBufferSignal_u_CORTEXM0DS_u_logic_Mzp2z4_IN
    );
  NlwBufferBlock_u_CORTEXM0DS_u_logic_Hmv2z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_u_CORTEXM0DS_u_logic_Hmv2z4_CLK
    );
  NlwBufferBlock_u_CORTEXM0DS_u_logic_Hmv2z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => u_CORTEXM0DS_u_logic_M41wx4_26419,
      O => NlwBufferSignal_u_CORTEXM0DS_u_logic_Hmv2z4_IN
    );
  NlwBufferBlock_u_CORTEXM0DS_u_logic_Sog3z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_u_CORTEXM0DS_u_logic_Sog3z4_CLK
    );
  NlwBufferBlock_u_CORTEXM0DS_u_logic_Sog3z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => u_CORTEXM0DS_u_logic_Bh0wx4_27130,
      O => NlwBufferSignal_u_CORTEXM0DS_u_logic_Sog3z4_IN
    );
  NlwBufferBlock_u_CORTEXM0DS_u_logic_Z4l2z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_u_CORTEXM0DS_u_logic_Z4l2z4_CLK
    );
  NlwBufferBlock_u_CORTEXM0DS_u_logic_Z4l2z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => u_CORTEXM0DS_u_logic_V4ovx4,
      O => NlwBufferSignal_u_CORTEXM0DS_u_logic_Z4l2z4_IN
    );
  NlwBufferBlock_u_CORTEXM0DS_u_logic_N7c3z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_u_CORTEXM0DS_u_logic_N7c3z4_CLK
    );
  NlwBufferBlock_u_CORTEXM0DS_u_logic_Naq2z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_u_CORTEXM0DS_u_logic_Naq2z4_CLK
    );
  NlwBufferBlock_u_CORTEXM0DS_u_logic_Naq2z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => u_CORTEXM0DS_u_logic_Q52wx4_26400,
      O => NlwBufferSignal_u_CORTEXM0DS_u_logic_Naq2z4_IN
    );
  NlwBufferBlock_u_CORTEXM0DS_u_logic_Ipn2z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_u_CORTEXM0DS_u_logic_Ipn2z4_CLK
    );
  NlwBufferBlock_u_CORTEXM0DS_u_logic_Nnc3z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_u_CORTEXM0DS_u_logic_Nnc3z4_CLK
    );
  NlwBufferBlock_u_CORTEXM0DS_u_logic_Nag3z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_u_CORTEXM0DS_u_logic_Nag3z4_CLK
    );
  NlwBufferBlock_u_CORTEXM0DS_u_logic_Nag3z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => u_CORTEXM0DS_u_logic_Bh0wx4_27130,
      O => NlwBufferSignal_u_CORTEXM0DS_u_logic_Nag3z4_IN
    );
  NlwBufferBlock_u_CORTEXM0DS_u_logic_Arh3z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_u_CORTEXM0DS_u_logic_Arh3z4_CLK
    );
  NlwBufferBlock_u_CORTEXM0DS_u_logic_Arh3z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => u_CORTEXM0DS_u_logic_Q52wx4_26400,
      O => NlwBufferSignal_u_CORTEXM0DS_u_logic_Arh3z4_IN
    );
  NlwBufferBlock_u_CORTEXM0DS_u_logic_W5s2z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_u_CORTEXM0DS_u_logic_W5s2z4_CLK
    );
  NlwBufferBlock_u_CORTEXM0DS_u_logic_W5s2z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => u_CORTEXM0DS_u_logic_Iu1wx4,
      O => NlwBufferSignal_u_CORTEXM0DS_u_logic_W5s2z4_IN
    );
  NlwBufferBlock_u_CORTEXM0DS_u_logic_Ay53z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_u_CORTEXM0DS_u_logic_Ay53z4_CLK
    );
  NlwBufferBlock_u_CORTEXM0DS_u_logic_Ay53z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => u_CORTEXM0DS_u_logic_Qz0wx4_25905,
      O => NlwBufferSignal_u_CORTEXM0DS_u_logic_Ay53z4_IN
    );
  NlwBufferBlock_u_CORTEXM0DS_u_logic_Ft83z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_u_CORTEXM0DS_u_logic_Ft83z4_CLK
    );
  NlwBufferBlock_u_CORTEXM0DS_u_logic_Ft83z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => u_CORTEXM0DS_u_logic_Q52wx4_26400,
      O => NlwBufferSignal_u_CORTEXM0DS_u_logic_Ft83z4_IN
    );
  NlwBufferBlock_u_CORTEXM0DS_u_logic_Ufx2z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_u_CORTEXM0DS_u_logic_Ufx2z4_CLK
    );
  NlwBufferBlock_u_CORTEXM0DS_u_logic_Wj73z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_u_CORTEXM0DS_u_logic_Wj73z4_CLK
    );
  NlwBufferBlock_u_CORTEXM0DS_u_logic_Wj73z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => u_CORTEXM0DS_u_logic_Q52wx4_26400,
      O => NlwBufferSignal_u_CORTEXM0DS_u_logic_Wj73z4_IN
    );
  NlwBufferBlock_u_CORTEXM0DS_u_logic_Ipb3z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_u_CORTEXM0DS_u_logic_Ipb3z4_CLK
    );
  NlwBufferBlock_u_CORTEXM0DS_u_logic_Fhc3z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_u_CORTEXM0DS_u_logic_Fhc3z4_CLK
    );
  NlwBufferBlock_u_CORTEXM0DS_u_logic_Rbo2z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_u_CORTEXM0DS_u_logic_Rbo2z4_CLK
    );
  NlwBufferBlock_u_CORTEXM0DS_u_logic_Rbo2z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => u_CORTEXM0DS_u_logic_Qz0wx4_25905,
      O => NlwBufferSignal_u_CORTEXM0DS_u_logic_Rbo2z4_IN
    );
  NlwBufferBlock_u_CORTEXM0DS_u_logic_Lph3z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_u_CORTEXM0DS_u_logic_Lph3z4_CLK
    );
  NlwBufferBlock_u_CORTEXM0DS_u_logic_Lph3z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => u_CORTEXM0DS_u_logic_Q52wx4_26400,
      O => NlwBufferSignal_u_CORTEXM0DS_u_logic_Lph3z4_IN
    );
  NlwBufferBlock_u_CORTEXM0DS_u_logic_Uic3z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_u_CORTEXM0DS_u_logic_Uic3z4_CLK
    );
  NlwBufferBlock_u_CORTEXM0DS_u_logic_Ccg3z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_u_CORTEXM0DS_u_logic_Ccg3z4_CLK
    );
  NlwBufferBlock_u_CORTEXM0DS_u_logic_Ccg3z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => u_CORTEXM0DS_u_logic_Bh0wx4_27130,
      O => NlwBufferSignal_u_CORTEXM0DS_u_logic_Ccg3z4_IN
    );
  NlwBufferBlock_u_CORTEXM0DS_u_logic_J9d3z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_u_CORTEXM0DS_u_logic_J9d3z4_CLK
    );
  NlwBufferBlock_u_CORTEXM0DS_u_logic_J9d3z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => HWDATA_6_0,
      O => NlwBufferSignal_u_CORTEXM0DS_u_logic_J9d3z4_IN
    );
  NlwBufferBlock_u_CORTEXM0DS_u_logic_Rdq2z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_u_CORTEXM0DS_u_logic_Rdq2z4_CLK
    );
  NlwBufferBlock_u_CORTEXM0DS_u_logic_Rdq2z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => u_CORTEXM0DS_u_logic_Q52wx4_26400,
      O => NlwBufferSignal_u_CORTEXM0DS_u_logic_Rdq2z4_IN
    );
  NlwBufferBlock_u_CORTEXM0DS_u_logic_Y8q2z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_u_CORTEXM0DS_u_logic_Y8q2z4_CLK
    );
  NlwBufferBlock_u_CORTEXM0DS_u_logic_Pcd3z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_u_CORTEXM0DS_u_logic_Pcd3z4_CLK
    );
  NlwBufferBlock_u_CORTEXM0DS_u_logic_Pcd3z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => HWDATA(14),
      O => NlwBufferSignal_u_CORTEXM0DS_u_logic_Pcd3z4_IN
    );
  NlwBufferBlock_u_CORTEXM0DS_u_logic_Vve3z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_u_CORTEXM0DS_u_logic_Vve3z4_CLK
    );
  NlwBufferBlock_u_CORTEXM0DS_u_logic_Vfd3z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_u_CORTEXM0DS_u_logic_Vfd3z4_CLK
    );
  NlwBufferBlock_u_CORTEXM0DS_u_logic_Vfd3z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => u_CORTEXM0DS_u_logic_V4ovx4,
      O => NlwBufferSignal_u_CORTEXM0DS_u_logic_Vfd3z4_IN
    );
  NlwBufferBlock_u_CORTEXM0DS_u_logic_Ylc3z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_u_CORTEXM0DS_u_logic_Ylc3z4_CLK
    );
  NlwBufferBlock_u_CORTEXM0DS_u_logic_F4c3z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_u_CORTEXM0DS_u_logic_F4c3z4_CLK
    );
  NlwBufferBlock_u_CORTEXM0DS_u_logic_Jkc3z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_u_CORTEXM0DS_u_logic_Jkc3z4_CLK
    );
  NlwBufferBlock_u_CORTEXM0DS_u_logic_Lee3z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_u_CORTEXM0DS_u_logic_Lee3z4_CLK
    );
  NlwBufferBlock_u_CORTEXM0DS_u_logic_Ble3z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_u_CORTEXM0DS_u_logic_Ble3z4_CLK
    );
  NlwBufferBlock_u_CORTEXM0DS_u_logic_X0c3z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_u_CORTEXM0DS_u_logic_X0c3z4_CLK
    );
  NlwBufferBlock_u_CORTEXM0DS_u_logic_Jsc3z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_u_CORTEXM0DS_u_logic_Jsc3z4_CLK
    );
  NlwBufferBlock_u_CORTEXM0DS_u_logic_No93z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_u_CORTEXM0DS_u_logic_No93z4_CLK
    );
  NlwBufferBlock_u_CORTEXM0DS_u_logic_No93z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => u_CORTEXM0DS_u_logic_M41wx4_26419,
      O => NlwBufferSignal_u_CORTEXM0DS_u_logic_No93z4_IN
    );
  NlwBufferBlock_u_CORTEXM0DS_u_logic_E0d3z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_u_CORTEXM0DS_u_logic_E0d3z4_CLK
    );
  NlwBufferBlock_u_CORTEXM0DS_u_logic_E0d3z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => u_CORTEXM0DS_u_logic_Q52wx4_26400,
      O => NlwBufferSignal_u_CORTEXM0DS_u_logic_E0d3z4_IN
    );
  NlwBufferBlock_u_CORTEXM0DS_u_logic_Vr33z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_u_CORTEXM0DS_u_logic_Vr33z4_CLK
    );
  NlwBufferBlock_u_CORTEXM0DS_u_logic_Vr33z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => u_CORTEXM0DS_u_logic_Q52wx4_26400,
      O => NlwBufferSignal_u_CORTEXM0DS_u_logic_Vr33z4_IN
    );
  NlwBufferBlock_u_CORTEXM0DS_u_logic_Tqc3z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_u_CORTEXM0DS_u_logic_Tqc3z4_CLK
    );
  NlwBufferBlock_u_CORTEXM0DS_u_logic_Lul2z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_u_CORTEXM0DS_u_logic_Lul2z4_CLK
    );
  NlwBufferBlock_u_CORTEXM0DS_u_logic_Ztc3z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_u_CORTEXM0DS_u_logic_Ztc3z4_CLK
    );
  NlwBufferBlock_u_CORTEXM0DS_u_logic_Gxk2z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_u_CORTEXM0DS_u_logic_Gxk2z4_CLK
    );
  NlwBufferBlock_u_CORTEXM0DS_u_logic_Tqs2z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_u_CORTEXM0DS_u_logic_Tqs2z4_CLK
    );
  NlwBufferBlock_u_CORTEXM0DS_u_logic_Tqs2z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => HWDATA(15),
      O => NlwBufferSignal_u_CORTEXM0DS_u_logic_Tqs2z4_IN
    );
  NlwBufferBlock_u_CORTEXM0DS_u_logic_Azs2z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_u_CORTEXM0DS_u_logic_Azs2z4_CLK
    );
  NlwBufferBlock_u_CORTEXM0DS_u_logic_Azs2z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => u_CORTEXM0DS_u_logic_Cztvx4_26699,
      O => NlwBufferSignal_u_CORTEXM0DS_u_logic_Azs2z4_IN
    );
  NlwBufferBlock_u_CORTEXM0DS_u_logic_Bus2z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_u_CORTEXM0DS_u_logic_Bus2z4_CLK
    );
  NlwBufferBlock_u_CORTEXM0DS_u_logic_Bus2z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => HWDATA(22),
      O => NlwBufferSignal_u_CORTEXM0DS_u_logic_Bus2z4_IN
    );
  NlwBufferBlock_u_CORTEXM0DS_u_logic_Zad3z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_u_CORTEXM0DS_u_logic_Zad3z4_CLK
    );
  NlwBufferBlock_u_CORTEXM0DS_u_logic_Zad3z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => HWDATA(7),
      O => NlwBufferSignal_u_CORTEXM0DS_u_logic_Zad3z4_IN
    );
  NlwBufferBlock_u_CORTEXM0DS_u_logic_Y9l2z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_u_CORTEXM0DS_u_logic_Y9l2z4_CLK
    );
  NlwBufferBlock_u_CORTEXM0DS_u_logic_T8f3z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_u_CORTEXM0DS_u_logic_T8f3z4_CLK
    );
  NlwBufferBlock_u_CORTEXM0DS_u_logic_Wuq2z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_u_CORTEXM0DS_u_logic_Wuq2z4_CLK
    );
  NlwBufferBlock_u_CORTEXM0DS_u_logic_H2f3z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_u_CORTEXM0DS_u_logic_H2f3z4_CLK
    );
  NlwBlock_cm0_wrapper_VCC : X_ONE
    port map (
      O => VCC
    );
  NlwBlock_cm0_wrapper_GND : X_ZERO
    port map (
      O => GND
    );
  NlwBlockROC : X_ROC
    generic map (ROC_WIDTH => 100 ns)
    port map (O => GSR);
  NlwBlockTOC : X_TOC
    port map (O => GTS);

end Structure;

