--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 3
-n 3 -fastpaths -xml Motherboard.twx Motherboard.ncd -o Motherboard.twr
Motherboard.pcf -ucf Motherboard.ucf

Design file:              Motherboard.ncd
Physical constraint file: Motherboard.pcf
Device,package,speed:     xc7a100t,csg324,C,-3 (PRODUCTION 1.10 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock clock
------------+------------+------------+------------+------------+------------------+--------+
            |Max Setup to|  Process   |Max Hold to |  Process   |                  | Clock  |
Source      | clk (edge) |   Corner   | clk (edge) |   Corner   |Internal Clock(s) | Phase  |
------------+------------+------------+------------+------------+------------------+--------+
PIN<0>      |   -0.406(R)|      FAST  |    2.303(R)|      SLOW  |clock_BUFGP       |   0.000|
PIN<1>      |   -0.516(R)|      FAST  |    2.446(R)|      SLOW  |clock_BUFGP       |   0.000|
PIN<2>      |   -0.657(R)|      FAST  |    2.634(R)|      SLOW  |clock_BUFGP       |   0.000|
PIN<3>      |   -0.397(R)|      FAST  |    2.298(R)|      SLOW  |clock_BUFGP       |   0.000|
PIN<4>      |   -0.427(R)|      FAST  |    2.334(R)|      SLOW  |clock_BUFGP       |   0.000|
PIN<5>      |   -0.649(R)|      FAST  |    2.614(R)|      SLOW  |clock_BUFGP       |   0.000|
PIN<6>      |   -0.294(R)|      FAST  |    2.153(R)|      SLOW  |clock_BUFGP       |   0.000|
PIN<7>      |   -0.548(R)|      FAST  |    2.492(R)|      SLOW  |clock_BUFGP       |   0.000|
Reset       |   -0.203(R)|      FAST  |    2.077(R)|      SLOW  |clock_BUFGP       |   0.000|
------------+------------+------------+------------+------------+------------------+--------+

Clock clock to Pad
------------+-----------------+------------+-----------------+------------+------------------+--------+
            |Max (slowest) clk|  Process   |Min (fastest) clk|  Process   |                  | Clock  |
Destination |  (edge) to PAD  |   Corner   |  (edge) to PAD  |   Corner   |Internal Clock(s) | Phase  |
------------+-----------------+------------+-----------------+------------+------------------+--------+
POUT<0>     |         8.069(R)|      SLOW  |         3.360(R)|      FAST  |clock_BUFGP       |   0.000|
POUT<1>     |         7.713(R)|      SLOW  |         3.185(R)|      FAST  |clock_BUFGP       |   0.000|
POUT<2>     |         8.144(R)|      SLOW  |         3.425(R)|      FAST  |clock_BUFGP       |   0.000|
POUT<3>     |         7.781(R)|      SLOW  |         3.229(R)|      FAST  |clock_BUFGP       |   0.000|
POUT<4>     |         7.934(R)|      SLOW  |         3.339(R)|      FAST  |clock_BUFGP       |   0.000|
POUT<5>     |         7.682(R)|      SLOW  |         3.174(R)|      FAST  |clock_BUFGP       |   0.000|
POUT<6>     |         7.665(R)|      SLOW  |         3.161(R)|      FAST  |clock_BUFGP       |   0.000|
POUT<7>     |         7.773(R)|      SLOW  |         3.225(R)|      FAST  |clock_BUFGP       |   0.000|
------------+-----------------+------------+-----------------+------------+------------------+--------+

Clock to Setup on destination clock clock
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clock          |    3.488|         |         |         |
---------------+---------+---------+---------+---------+


Analysis completed Tue Mar 14 16:36:55 2023 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 5342 MB



