v 20130925 2
C 40000 40000 0 0 0 title-B.sym
C 49600 47400 1 0 0 spice-model-1.sym
{
T 49700 48100 5 10 0 1 0 0 1
device=model
T 49700 48000 5 10 1 1 0 0 1
refdes=A1
T 50900 47700 5 10 1 1 0 0 1
model-name=Q2n5684
T 50100 47500 5 10 1 1 0 0 1
file=2N5684.LIB
}
C 48900 48700 1 180 0 voltage-3.sym
{
T 48700 48000 5 8 0 0 180 0 1
device=VOLTAGE_SOURCE
T 48000 48700 5 10 1 1 0 0 1
refdes=V1
T 48700 48700 5 10 1 1 0 0 1
value=15
}
C 51200 46200 1 0 0 gnd-1.sym
C 50200 46600 1 0 0 resistor-2.sym
{
T 50600 46950 5 10 0 0 0 0 1
device=RESISTOR
T 50400 46900 5 10 1 1 0 0 1
refdes=R
T 50700 46900 5 10 1 1 0 0 1
value=8
}
N 47800 46700 50200 46700 4
{
T 48100 46800 5 10 1 1 0 0 1
netname=OUT
}
C 48900 44500 1 0 0 gnd-1.sym
C 48900 48100 1 0 0 gnd-1.sym
C 43400 44600 1 0 0 gnd-1.sym
C 47200 46400 1 180 1 npn-3.sym
{
T 48100 45900 5 10 0 0 180 6 1
device=NPN_TRANSISTOR
T 48100 46100 5 10 1 1 180 6 1
refdes=Q2
T 48100 45700 5 10 1 1 0 0 1
model-name=Q2n5686
}
C 47200 47000 1 0 0 pnp-3.sym
{
T 48100 47500 5 10 0 0 0 0 1
device=PNP_TRANSISTOR
T 48100 47600 5 10 1 1 0 0 1
refdes=Q1
T 48100 47300 5 10 1 1 0 0 1
model-name=Q2n5684
}
N 47800 47000 47800 46400 4
N 47800 48000 47800 48500 4
N 47400 48500 48000 48500 4
N 48900 48500 49000 48500 4
N 49000 48500 49000 48400 4
C 48000 44700 1 0 0 voltage-3.sym
{
T 48200 45400 5 8 0 0 0 0 1
device=VOLTAGE_SOURCE
T 48000 45100 5 10 1 1 0 0 1
refdes=V2
T 48700 45100 5 10 1 1 0 0 1
value=15
}
N 48900 44900 49000 44900 4
N 49000 44900 49000 44800 4
N 47800 45400 47800 44900 4
N 47400 44900 48000 44900 4
C 46500 48400 1 0 0 resistor-2.sym
{
T 46900 48750 5 10 0 0 0 0 1
device=RESISTOR
T 46600 48700 5 10 1 1 0 0 1
refdes=Rb1
T 47100 48700 5 10 1 1 0 0 1
value=10k
}
C 46500 44800 1 0 0 resistor-2.sym
{
T 46900 45150 5 10 0 0 0 0 1
device=RESISTOR
T 46600 45100 5 10 1 1 0 0 1
refdes=Rb2
T 47100 45100 5 10 1 1 0 0 1
value=10k
}
N 46400 44900 46400 46300 4
N 46400 44900 46500 44900 4
N 46400 47200 46400 48500 4
N 46400 48500 46500 48500 4
C 46500 46300 1 90 0 resistor-2.sym
{
T 46150 46700 5 10 0 0 90 0 1
device=RESISTOR
T 46600 46800 5 10 1 1 0 0 1
refdes=Rb3
T 46700 46600 5 10 1 1 180 0 1
value=0
}
N 46400 47500 47200 47500 4
N 46400 45900 47200 45900 4
C 45400 47300 1 0 0 capacitor-1.sym
{
T 45600 48000 5 10 0 0 0 0 1
device=CAPACITOR
T 45500 47700 5 10 1 1 0 0 1
refdes=C1
T 45600 48200 5 10 0 0 0 0 1
symversion=0.1
T 46000 47700 5 10 1 1 0 0 1
value=1u
}
C 45400 45700 1 0 0 capacitor-1.sym
{
T 45600 46400 5 10 0 0 0 0 1
device=CAPACITOR
T 45500 46100 5 10 1 1 0 0 1
refdes=C2
T 45600 46600 5 10 0 0 0 0 1
symversion=0.1
T 46000 46100 5 10 1 1 0 0 1
value=1u
}
N 46300 47500 46400 47500 4
N 46300 45900 46400 45900 4
C 49600 44900 1 0 0 spice-model-1.sym
{
T 49700 45600 5 10 0 1 0 0 1
device=model
T 49700 45500 5 10 1 1 0 0 1
refdes=A2
T 50900 45200 5 10 1 1 0 0 1
model-name=Q2n5686
T 50100 45000 5 10 1 1 0 0 1
file=2N5686.LIB
}
N 45400 45900 45200 45900 4
N 45200 45900 45200 47500 4
N 45200 47500 45400 47500 4
C 43200 45100 1 0 0 vsin-1.sym
{
T 43900 45750 5 10 1 1 0 0 1
refdes=Vin
T 43900 45950 5 10 0 0 0 0 1
device=vsin
T 43900 46150 5 10 0 0 0 0 1
footprint=none
T 43900 45550 5 10 1 1 0 0 1
value=sin 0 1 3k
}
N 43500 45100 43500 44900 4
N 43500 46300 43500 46700 4
N 43500 46700 45200 46700 4
{
T 44900 46800 5 10 1 1 0 0 1
netname=IN
}
N 51100 46700 51300 46700 4
N 51300 46700 51300 46500 4
