<?xml version="1.0" encoding="UTF-8"?>
<GenRun Id="synth_1" LaunchPart="xc7a35tcpg236-1" LaunchTime="1721045369">
  <File Type="PA-TCL" Name="bramW5500Top.tcl"/>
  <File Type="RDS-PROPCONSTRS" Name="bramW5500Top_drc_synth.rpt"/>
  <File Type="REPORTS-TCL" Name="bramW5500Top_reports.tcl"/>
  <File Type="RDS-RDS" Name="bramW5500Top.vds"/>
  <File Type="RDS-UTIL" Name="bramW5500Top_utilization_synth.rpt"/>
  <File Type="RDS-UTIL-PB" Name="bramW5500Top_utilization_synth.pb"/>
  <File Type="RDS-DCP" Name="bramW5500Top.dcp"/>
  <File Type="VDS-TIMINGSUMMARY" Name="bramW5500Top_timing_summary_synth.rpt"/>
  <File Type="VDS-TIMING-PB" Name="bramW5500Top_timing_summary_synth.pb"/>
  <FileSet Name="sources" Type="DesignSrcs" RelSrcDir="$PSRCDIR/sources_1" RelGenDir="$PGENDIR/sources_1">
    <Filter Type="Srcs"/>
    <File Path="$PSRCDIR/sources_1/bd/system/system.bd">
      <FileInfo>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PPRDIR/../../Lecture Files/SoC Peripheral Design/24_06_25/Veriog_source_평가용_공유/ax_reg.v">
      <FileInfo>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PPRDIR/../../Lecture Files/SoC Peripheral Design/24_06_25/Veriog_source_평가용_공유/eth_task.v">
      <FileInfo>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PPRDIR/../../Lecture Files/SoC Peripheral Design/24_06_25/mcu_pwm.v">
      <FileInfo>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PPRDIR/../../Lecture Files/SoC Peripheral Design/24_06_25/pwm_top.v">
      <FileInfo>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PGENDIR/sources_1/bd/system/hdl/system_wrapper.v">
      <FileInfo>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PPRDIR/../../Lecture Files/SoC Peripheral Design/24_06_25/2024_07_15_test_source/bramW5500Top.v">
      <FileInfo>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <Config>
      <Option Name="DesignMode" Val="RTL"/>
      <Option Name="TopModule" Val="bramW5500Top"/>
      <Option Name="TopAutoSet" Val="TRUE"/>
    </Config>
  </FileSet>
  <FileSet Name="constrs_in" Type="Constrs" RelSrcDir="$PSRCDIR/constrs_1" RelGenDir="$PGENDIR/constrs_1">
    <Filter Type="Constrs"/>
    <File Path="$PPRDIR/../../Lecture Files/SoC Peripheral Design/24_06_25/2024_07_15_test_source/bramW5500Top.xdc">
      <FileInfo>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
      </FileInfo>
    </File>
    <Config>
      <Option Name="ConstrsType" Val="XDC"/>
    </Config>
  </FileSet>
  <FileSet Name="utils" Type="Utils" RelSrcDir="$PSRCDIR/utils_1" RelGenDir="$PGENDIR/utils_1">
    <Filter Type="Utils"/>
    <Config>
      <Option Name="TopAutoSet" Val="TRUE"/>
    </Config>
  </FileSet>
  <Strategy Version="1" Minor="2">
    <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2024">
      <Desc>Vivado Synthesis Defaults</Desc>
    </StratHandle>
    <Step Id="synth_design"/>
  </Strategy>
  <BlockFileSet Type="BlockSrcs" Name="system_ilmb_v10_0"/>
  <BlockFileSet Type="BlockSrcs" Name="spram_2048x32"/>
  <BlockFileSet Type="BlockSrcs" Name="system_mdm_1_0"/>
  <BlockFileSet Type="BlockSrcs" Name="system_clk_wiz_1_0"/>
  <BlockFileSet Type="BlockSrcs" Name="system_microblaze_0_axi_intc_0"/>
  <BlockFileSet Type="BlockSrcs" Name="system_auto_pc_1"/>
  <BlockFileSet Type="BlockSrcs" Name="system_axi_bram_ctrl_0_0"/>
  <BlockFileSet Type="BlockSrcs" Name="system_dlmb_v10_0"/>
  <BlockFileSet Type="BlockSrcs" Name="system_axi_bram_ctrl_1_0"/>
  <BlockFileSet Type="BlockSrcs" Name="system_dlmb_bram_if_cntlr_0"/>
  <BlockFileSet Type="BlockSrcs" Name="system_lmb_bram_0"/>
  <BlockFileSet Type="BlockSrcs" Name="system_xbar_0"/>
  <BlockFileSet Type="BlockSrcs" Name="system_ilmb_bram_if_cntlr_0"/>
  <BlockFileSet Type="BlockSrcs" Name="system_reset_inv_0_0"/>
  <BlockFileSet Type="BlockSrcs" Name="system_rst_clk_wiz_1_100M_0"/>
  <BlockFileSet Type="BlockSrcs" Name="system_auto_pc_0"/>
  <BlockFileSet Type="BlockSrcs" Name="system_microblaze_0_0"/>
  <BlockFileSet Type="BlockSrcs" Name="system_axi_gpio_0_0"/>
  <BlockFileSet Type="BlockSrcs" Name="system_axi_uartlite_0_0"/>
</GenRun>
