Vivado Simulator 2015.2
Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2015.2/bin/unwrapped/win64.o/xelab.exe -wto 505e6d7939bc494d983c5a49e2fa0360 --debug typical --relax --mt 2 --include ../../../CPUv1.srcs/sources_1/ipshared/xilinx.com/axi_infrastructure_v1_1/cf21a66f/hdl/verilog -L xil_defaultlib -L microblaze_v9_5 -L lmb_v10_v3_0 -L lmb_bram_if_cntlr_v4_0 -L blk_mem_gen_v8_2 -L axi_lite_ipif_v3_0 -L axi_intc_v4_1 -L mdm_v3_2 -L lib_cdc_v1_0 -L proc_sys_reset_v5_0 -L lib_pkg_v1_0 -L lib_srl_fifo_v1_0 -L axi_uartlite_v2_0 -L dist_mem_gen_v8_0 -L fifo_generator_v12_0 -L lib_fifo_v1_0 -L interrupt_control_v3_1 -L axi_quad_spi_v3_2 -L axi_gpio_v2_0 -L generic_baseblocks_v2_1 -L axi_infrastructure_v1_1 -L axi_register_slice_v2_1 -L axi_data_fifo_v2_1 -L axi_crossbar_v2_1 -L axi_protocol_converter_v2_1 -L axi_clock_converter_v2_1 -L axi_dwidth_converter_v2_1 -L unisims_ver -L unimacro_ver -L secureip --snapshot top_lvl_behav xil_defaultlib.top_lvl xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port phyGo [D:/Dropbox/mgr/Workspaces/Vivado/CPUv1/CPUv1.srcs/sources_1/bd/programator/ip/programator_mig_7series_0_0/programator_mig_7series_0_0/user_design/rtl/phy/mig_7series_v2_3_ddr_mc_phy_wrapper.v:1599]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 4 for port calib_zero_lanes [D:/Dropbox/mgr/Workspaces/Vivado/CPUv1/CPUv1.srcs/sources_1/bd/programator/ip/programator_mig_7series_0_0/programator_mig_7series_0_0/user_design/rtl/phy/mig_7series_v2_3_ddr_mc_phy_wrapper.v:1641]
WARNING: [VRFC 10-278] actual bit length 12 differs from formal bit length 4 for port pi_dqs_found_lanes [D:/Dropbox/mgr/Workspaces/Vivado/CPUv1/CPUv1.srcs/sources_1/bd/programator/ip/programator_mig_7series_0_0/programator_mig_7series_0_0/user_design/rtl/phy/mig_7series_v2_3_ddr_mc_phy_wrapper.v:1666]
WARNING: [VRFC 10-278] actual bit length 12 differs from formal bit length 4 for port pi_phase_locked_lanes [D:/Dropbox/mgr/Workspaces/Vivado/CPUv1/CPUv1.srcs/sources_1/bd/programator/ip/programator_mig_7series_0_0/programator_mig_7series_0_0/user_design/rtl/phy/mig_7series_v2_3_ddr_mc_phy_wrapper.v:1674]
WARNING: [VRFC 10-278] actual bit length 12 differs from formal bit length 4 for port pi_dqs_found_lanes [D:/Dropbox/mgr/Workspaces/Vivado/CPUv1/CPUv1.srcs/sources_1/bd/programator/ip/programator_mig_7series_0_0/programator_mig_7series_0_0/user_design/rtl/phy/mig_7series_v2_3_ddr_phy_top.v:1215]
WARNING: [VRFC 10-278] actual bit length 2 differs from formal bit length 1 for port fine_adjust_lane_cnt [D:/Dropbox/mgr/Workspaces/Vivado/CPUv1/CPUv1.srcs/sources_1/bd/programator/ip/programator_mig_7series_0_0/programator_mig_7series_0_0/user_design/rtl/phy/mig_7series_v2_3_ddr_calib_top.v:1807]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1fs
Compiling package std.standard
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package unisim.vcomponents
Compiling package synopsys.attributes
Compiling package ieee.std_logic_misc
Compiling package std.textio
Compiling package axi_lite_ipif_v3_0.ipif_pkg
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling package ieee.std_logic_signed
Compiling package lib_pkg_v1_0.lib_pkg
Compiling package microblaze_v9_5.microblaze_types
Compiling package microblaze_v9_5.microblaze_isa
Compiling package ieee.std_logic_textio
Compiling package microblaze_v9_5.mmu_types
Compiling package ieee.math_real
Compiling package lmb_bram_if_cntlr_v4_0.lmb_bram_if_funcs
Compiling package vl.vl_types
Compiling module xil_defaultlib.glbl
Compiling architecture behavioral of entity xil_defaultlib.ALU_mock [alu_mock_default]
Compiling architecture behavioral of entity xil_defaultlib.CPU [\CPU(16)\]
Compiling architecture behavioral of entity xil_defaultlib.program_memory [program_memory_default]
Compiling architecture behavioral of entity xil_defaultlib.marker_memory [marker_memory_default]
Compiling architecture behavioral of entity xil_defaultlib.ss_driver [ss_driver_default]
Compiling architecture behavioral of entity xil_defaultlib.IO_controller [io_controller_default]
Compiling architecture behavioral of entity xil_defaultlib.DIO_module_mock [dio_module_mock_default]
Compiling architecture gnd_v of entity unisim.GND [gnd_default]
Compiling architecture vcc_v of entity unisim.VCC [vcc_default]
Compiling architecture imp of entity axi_lite_ipif_v3_0.pselect_f [\pselect_f(2,2,"00","nofamily")(...]
Compiling architecture imp of entity axi_lite_ipif_v3_0.pselect_f [\pselect_f(2,2,"01","nofamily")(...]
Compiling architecture imp of entity axi_lite_ipif_v3_0.pselect_f [\pselect_f(2,2,"10","nofamily")(...]
Compiling architecture imp of entity axi_lite_ipif_v3_0.pselect_f [\pselect_f(2,2,"11","nofamily")(...]
Compiling architecture imp of entity axi_lite_ipif_v3_0.address_decoder [\address_decoder(9,"000000000000...]
Compiling architecture imp of entity axi_lite_ipif_v3_0.slave_attachment [\slave_attachment(("000000000000...]
Compiling architecture imp of entity axi_lite_ipif_v3_0.axi_lite_ipif [\axi_lite_ipif(32,9,"00000000000...]
Compiling architecture fdre_v of entity unisim.FDRE [\FDRE('0','0','0','0')\]
Compiling architecture fdr_v of entity unisim.FDR [\FDR('0')\]
Compiling architecture implementation of entity lib_cdc_v1_0.cdc_sync [\cdc_sync(1,0,0,0,32,4)\]
Compiling architecture implementation of entity lib_cdc_v1_0.cdc_sync [\cdc_sync(1,0,0,0,16,4)\]
Compiling architecture imp of entity axi_gpio_v2_0.GPIO_Core [\GPIO_Core(32,9,32,16,32,0,"0000...]
Compiling architecture imp of entity axi_gpio_v2_0.axi_gpio [\axi_gpio("artix7",9,32,32,16,0,...]
Compiling architecture programator_axi_gpio_0_0_arch of entity xil_defaultlib.programator_axi_gpio_0_0 [programator_axi_gpio_0_0_default]
Compiling architecture imp of entity axi_lite_ipif_v3_0.pselect_f [\pselect_f(1,7,"0000000","nofami...]
Compiling architecture imp of entity axi_lite_ipif_v3_0.pselect_f [\pselect_f(4,4,"0000","nofamily"...]
Compiling architecture imp of entity axi_lite_ipif_v3_0.pselect_f [\pselect_f(4,4,"0001","nofamily"...]
Compiling architecture imp of entity axi_lite_ipif_v3_0.pselect_f [\pselect_f(4,4,"0010","nofamily"...]
Compiling architecture imp of entity axi_lite_ipif_v3_0.pselect_f [\pselect_f(4,4,"0011","nofamily"...]
Compiling architecture imp of entity axi_lite_ipif_v3_0.pselect_f [\pselect_f(4,4,"0100","nofamily"...]
Compiling architecture imp of entity axi_lite_ipif_v3_0.pselect_f [\pselect_f(4,4,"0101","nofamily"...]
Compiling architecture imp of entity axi_lite_ipif_v3_0.pselect_f [\pselect_f(4,4,"0110","nofamily"...]
Compiling architecture imp of entity axi_lite_ipif_v3_0.pselect_f [\pselect_f(4,4,"0111","nofamily"...]
Compiling architecture imp of entity axi_lite_ipif_v3_0.pselect_f [\pselect_f(4,4,"1000","nofamily"...]
Compiling architecture imp of entity axi_lite_ipif_v3_0.pselect_f [\pselect_f(4,4,"1001","nofamily"...]
Compiling architecture imp of entity axi_lite_ipif_v3_0.pselect_f [\pselect_f(4,4,"1010","nofamily"...]
Compiling architecture imp of entity axi_lite_ipif_v3_0.pselect_f [\pselect_f(4,4,"1011","nofamily"...]
Compiling architecture imp of entity axi_lite_ipif_v3_0.pselect_f [\pselect_f(4,4,"1100","nofamily"...]
Compiling architecture imp of entity axi_lite_ipif_v3_0.pselect_f [\pselect_f(4,4,"1101","nofamily"...]
Compiling architecture imp of entity axi_lite_ipif_v3_0.pselect_f [\pselect_f(4,4,"1110","nofamily"...]
Compiling architecture imp of entity axi_lite_ipif_v3_0.pselect_f [\pselect_f(4,4,"1111","nofamily"...]
Compiling architecture imp of entity axi_lite_ipif_v3_0.pselect_f [\pselect_f(2,7,"1000000","nofami...]
Compiling architecture imp of entity axi_lite_ipif_v3_0.pselect_f [\pselect_f(3,3,"000","nofamily")...]
Compiling architecture imp of entity axi_lite_ipif_v3_0.pselect_f [\pselect_f(3,3,"001","nofamily")...]
Compiling architecture imp of entity axi_lite_ipif_v3_0.pselect_f [\pselect_f(3,3,"010","nofamily")...]
Compiling architecture imp of entity axi_lite_ipif_v3_0.pselect_f [\pselect_f(3,3,"011","nofamily")...]
Compiling architecture imp of entity axi_lite_ipif_v3_0.pselect_f [\pselect_f(3,3,"100","nofamily")...]
Compiling architecture imp of entity axi_lite_ipif_v3_0.pselect_f [\pselect_f(3,3,"101","nofamily")...]
Compiling architecture imp of entity axi_lite_ipif_v3_0.pselect_f [\pselect_f(3,3,"110","nofamily")...]
Compiling architecture imp of entity axi_lite_ipif_v3_0.pselect_f [\pselect_f(3,3,"111","nofamily")...]
Compiling architecture imp of entity axi_lite_ipif_v3_0.pselect_f [\pselect_f(2,7,"1100000","nofami...]
Compiling architecture imp of entity axi_lite_ipif_v3_0.address_decoder [\address_decoder(7,"000000000000...]
Compiling architecture imp of entity axi_lite_ipif_v3_0.slave_attachment [\slave_attachment(("000000000000...]
Compiling architecture imp of entity axi_lite_ipif_v3_0.axi_lite_ipif [\axi_lite_ipif(32,7,"00000000000...]
Compiling architecture implementation of entity lib_cdc_v1_0.cdc_sync [\cdc_sync(1,0,1,0,1,4)\]
Compiling architecture fdre_v of entity unisim.FDRE [\FDRE('1','0','0','0')\]
Compiling architecture fdr_v of entity unisim.FDR [\FDR('1')\]
Compiling architecture implementation of entity lib_cdc_v1_0.cdc_sync [\cdc_sync(1,0,1,0,1,3)\]
Compiling architecture implementation of entity lib_cdc_v1_0.cdc_sync [\cdc_sync(1,0,1,0,1,1)\]
Compiling architecture imp of entity axi_quad_spi_v3_2.cross_clk_sync_fifo_1 [\cross_clk_sync_fifo_1("artix7",...]
Compiling architecture behavioral of entity fifo_generator_v12_0.fifo_generator_v12_0_bhv_as [\fifo_generator_v12_0_bhv_as("ar...]
Compiling architecture behavioral of entity fifo_generator_v12_0.fifo_generator_v12_0_bhv_preload0 [\fifo_generator_v12_0_bhv_preloa...]
Compiling architecture behavioral of entity fifo_generator_v12_0.fifo_generator_v12_0_conv [\fifo_generator_v12_0_conv(0,0,4...]
Compiling architecture behavioral of entity fifo_generator_v12_0.fifo_generator_vhdl_beh [\fifo_generator_vhdl_beh(0,0,4,"...]
Compiling architecture xilinx of entity fifo_generator_v12_0.fifo_generator_v12_0 [\fifo_generator_v12_0(0,0,4,"Bla...]
Compiling architecture implementation of entity lib_fifo_v1_0.async_fifo_fg [\async_fifo_fg(1,"artix7",8,0,16...]
Compiling architecture imp of entity axi_quad_spi_v3_2.counter_f [\counter_f(4,"nofamily")(1,8)\]
Compiling architecture imp of entity axi_quad_spi_v3_2.qspi_fifo_ifmodule [\qspi_fifo_ifmodule(8)\]
Compiling architecture imp of entity axi_quad_spi_v3_2.qspi_occupancy_reg [\qspi_occupancy_reg(4)\]
Compiling architecture startupe2_v of entity unisim.STARTUPE2 [\STARTUPE2("FALSE",0.0)(1,5)\]
Compiling architecture imp of entity axi_quad_spi_v3_2.qspi_startup_block [\qspi_startup_block("artix7",1,0...]
Compiling architecture fd_v of entity unisim.FD [\FD('1')\]
Compiling architecture imp of entity axi_quad_spi_v3_2.qspi_mode_0_module [\qspi_mode_0_module(16,1,8,1,10,...]
Compiling architecture imp of entity axi_quad_spi_v3_2.qspi_status_slave_sel_reg [\qspi_status_slave_sel_reg(8,32,...]
Compiling architecture imp of entity axi_quad_spi_v3_2.reset_sync_module [reset_sync_module_default]
Compiling architecture imp of entity axi_quad_spi_v3_2.qspi_cntrl_reg [\qspi_cntrl_reg(32,8,10,0)\]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4("1111111111001010")(0,15)\]
Compiling architecture fdrse_v of entity unisim.FDRSE [\FDRSE('0','0','0','0','0','0')\]
Compiling architecture implementation of entity axi_quad_spi_v3_2.soft_reset [\soft_reset(32,16)\]
Compiling architecture implementation of entity interrupt_control_v3_1.interrupt_control [\interrupt_control(16,1,(3,3,3,3...]
Compiling architecture imp of entity axi_quad_spi_v3_2.qspi_core_interface [\qspi_core_interface("artix7","a...]
Compiling architecture fd_v of entity unisim.FD [\FD('0')\]
Compiling architecture imp of entity axi_quad_spi_v3_2.axi_quad_spi [\axi_quad_spi(1,"artix7","artix7...]
Compiling architecture programator_axi_quad_spi_0_0_arch of entity xil_defaultlib.programator_axi_quad_spi_0_0 [programator_axi_quad_spi_0_0_def...]
Compiling architecture rtl of entity axi_uartlite_v2_0.baudrate [\baudrate(651)\]
Compiling architecture implementation of entity lib_cdc_v1_0.cdc_sync [\cdc_sync(1,0,1,0,32,4)\]
Compiling architecture behavioral of entity axi_uartlite_v2_0.dynshreg_i_f [\dynshreg_i_f(16,1,"0","artix7")...]
Compiling architecture imp of entity lib_srl_fifo_v1_0.cntr_incr_decr_addn_f [\cntr_incr_decr_addn_f(5,"artix7...]
Compiling architecture behavioral of entity lib_srl_fifo_v1_0.dynshreg_f [\dynshreg_f(16,8,"artix7")(1,6)\]
Compiling architecture imp of entity lib_srl_fifo_v1_0.srl_fifo_rbu_f [\srl_fifo_rbu_f(8,16,"artix7")(1...]
Compiling architecture imp of entity lib_srl_fifo_v1_0.srl_fifo_f [\srl_fifo_f(8,16,"artix7")(1,6)\]
Compiling architecture rtl of entity axi_uartlite_v2_0.uartlite_rx [\uartlite_rx("artix7",8,0,0)(1,6...]
Compiling architecture behavioral of entity axi_uartlite_v2_0.dynshreg_i_f [\dynshreg_i_f(16,1,"100000000000...]
Compiling architecture rtl of entity axi_uartlite_v2_0.uartlite_tx [\uartlite_tx("artix7",8,0,0)(1,6...]
Compiling architecture rtl of entity axi_uartlite_v2_0.uartlite_core [\uartlite_core("artix7",10000000...]
Compiling architecture imp of entity axi_lite_ipif_v3_0.address_decoder [\address_decoder(4,"000000000000...]
Compiling architecture imp of entity axi_lite_ipif_v3_0.slave_attachment [\slave_attachment(("000000000000...]
Compiling architecture imp of entity axi_lite_ipif_v3_0.axi_lite_ipif [\axi_lite_ipif(32,4,"00000000000...]
Compiling architecture rtl of entity axi_uartlite_v2_0.axi_uartlite [\axi_uartlite("artix7",100000000...]
Compiling architecture programator_axi_uartlite_0_0_arch of entity xil_defaultlib.programator_axi_uartlite_0_0 [programator_axi_uartlite_0_0_def...]
Compiling architecture ibuf_v of entity unisim.IBUF [\IBUF("DONT_CARE","0",true,"AUTO...]
Compiling architecture mmcme2_adv_v of entity unisim.MMCME2_ADV [\MMCME2_ADV("OPTIMIZED",10.0,0.0...]
Compiling architecture bufg_v of entity unisim.BUFG [bufg_default]
Compiling architecture xilinx of entity xil_defaultlib.programator_clk_wiz_1_0_clk_wiz [programator_clk_wiz_1_0_clk_wiz_...]
Compiling architecture xilinx of entity xil_defaultlib.programator_clk_wiz_1_0 [programator_clk_wiz_1_0_default]
Compiling architecture bscane2_v of entity unisim.BSCANE2 [\BSCANE2("FALSE",2)(1,5)\]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4("0000000000000010")(0,15)\]
Compiling architecture srl16e_v of entity unisim.SRL16E [\SRL16E("0000000101100111",'0')(...]
Compiling architecture srl16e_v of entity unisim.SRL16E [\SRL16E("0100001010000111",'0')(...]
Compiling architecture srl16e_v of entity unisim.SRL16E [\SRL16E("0100010001000011",'0')(...]
Compiling architecture srl16e_v of entity unisim.SRL16E [\SRL16E("0101100001001101",'0')(...]
Compiling architecture fdce_v of entity unisim.FDCE [\FDCE('0','0','0','0')\]
Compiling architecture fdc_1_v of entity unisim.FDC_1 [\FDC_1('0')\]
Compiling architecture fdre_1_v of entity unisim.FDRE_1 [\FDRE_1('0')\]
Compiling architecture imp of entity mdm_v3_2.JTAG_CONTROL [\JTAG_CONTROL(1,0,0,0,32,32,0,0,...]
Compiling architecture imp of entity mdm_v3_2.MDM_Core [\MDM_Core(2,0,0,"111111111111111...]
Compiling architecture imp of entity mdm_v3_2.MDM [\MDM("artix7",2,0,0,2,"111111111...]
Compiling architecture programator_mdm_1_0_arch of entity xil_defaultlib.programator_mdm_1_0 [programator_mdm_1_0_default]
Compiling architecture imp of entity microblaze_v9_5.DAXI_interface [\DAXI_interface(1,32,32,false,fa...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5("1010101010101100000000000...]
Compiling architecture imp of entity microblaze_v9_5.MB_LUT5 [\MB_LUT5(artix7,"101010101010110...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4("1111111111101100")(0,15)\]
Compiling architecture imp of entity microblaze_v9_5.MB_LUT4 [\MB_LUT4(artix7,"111111111110110...]
Compiling architecture ram32x1d_v of entity unisim.RAM32X1D [\RAM32X1D("000000000000000000000...]
Compiling architecture imp of entity microblaze_v9_5.MB_RAM32X1D [\MB_RAM32X1D(artix7,"yes","00000...]
Compiling architecture imp of entity microblaze_v9_5.MB_RAM16X1D [\MB_RAM16X1D(artix7,"yes","00000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6("1010101011110000110011001...]
Compiling architecture imp of entity microblaze_v9_5.MB_LUT6 [\MB_LUT6(artix7,"101010101111000...]
Compiling architecture fdse_v of entity unisim.FDSE [\FDSE('0','0','0','0')\]
Compiling architecture imp of entity microblaze_v9_5.MB_FDSE [\MB_FDSE(artix7,'0')\]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6("1010101000001111110011001...]
Compiling architecture imp of entity microblaze_v9_5.MB_LUT6 [\MB_LUT6(artix7,"101010100000111...]
Compiling architecture imp of entity microblaze_v9_5.Cache_Interface [\Cache_Interface(artix7,true,32,...]
Compiling architecture imp of entity microblaze_v9_5.comparator [\comparator(artix7,false,15)\]
Compiling architecture imp of entity microblaze_v9_5.cache_valid_bit_detect [\cache_valid_bit_detect(artix7,f...]
Compiling architecture rb36_internal_vhdl_v of entity unisim.RB36_INTERNAL_VHDL [\RB36_INTERNAL_VHDL(36,0,0,false...]
Compiling architecture ramb36e1_v of entity unisim.RAMB36E1 [\RAMB36E1(0,0,false,false,"00000...]
Compiling architecture imp of entity microblaze_v9_5.MB_RAMB36 [\MB_RAMB36(artix7,false,false,0,...]
Compiling architecture imp of entity microblaze_v9_5.RAM_Module [\RAM_Module(artix7,18,1,10,true,...]
Compiling architecture rb36_internal_vhdl_v of entity unisim.RB36_INTERNAL_VHDL [\RB36_INTERNAL_VHDL(36,0,0,false...]
Compiling architecture ramb36e1_v of entity unisim.RAMB36E1 [\RAMB36E1(0,0,false,false,"00000...]
Compiling architecture imp of entity microblaze_v9_5.MB_RAMB36 [\MB_RAMB36(artix7,false,false,0,...]
Compiling architecture imp of entity microblaze_v9_5.RAM_Module [\RAM_Module(artix7,32,4,12,false...]
Compiling architecture imp of entity microblaze_v9_5.DCache_gti [\DCache_gti(artix7,true,32,0,"10...]
Compiling architecture imp of entity microblaze_v9_5.comparator [\comparator(artix7,true,14)\]
Compiling architecture imp of entity microblaze_v9_5.RAM_Module [\RAM_Module(artix7,32,1,12,false...]
Compiling architecture imp of entity microblaze_v9_5.Cache_Interface [\Cache_Interface(artix7,true,32,...]
Compiling architecture imp of entity microblaze_v9_5.Icache [\Icache(artix7,0,true,32,"100000...]
Compiling architecture srl16e_v of entity unisim.SRL16E [\SRL16E("1111111111111111",'0')(...]
Compiling architecture imp of entity microblaze_v9_5.MB_SRL16E [\MB_SRL16E("yes",true,"111111111...]
Compiling architecture srl16e_v of entity unisim.SRL16E [\SRL16E("1000011111111111",'0')(...]
Compiling architecture imp of entity microblaze_v9_5.MB_SRL16E [\MB_SRL16E("yes",true,"100001111...]
Compiling architecture srl16e_v of entity unisim.SRL16E [\SRL16E("1000000000000000",'0')(...]
Compiling architecture imp of entity microblaze_v9_5.MB_SRL16E [\MB_SRL16E("yes",true,"100000000...]
Compiling architecture srlc16e_v of entity unisim.SRLC16E [\SRLC16E("0000000000000000",'0')...]
Compiling architecture imp of entity microblaze_v9_5.MB_SRLC16E [\MB_SRLC16E("yes","0000000000000...]
Compiling architecture imp of entity microblaze_v9_5.address_hit [\address_hit(artix7,true,false,"...]
Compiling architecture srl16e_v of entity unisim.SRL16E [\SRL16E("1000100000011011",'0')(...]
Compiling architecture imp of entity microblaze_v9_5.MB_SRL16E [\MB_SRL16E("yes",true,"100010000...]
Compiling architecture srl16e_v of entity unisim.SRL16E [\SRL16E("0000000000000000",'0')(...]
Compiling architecture imp of entity microblaze_v9_5.MB_SRL16E [\MB_SRL16E("yes",true,"000000000...]
Compiling architecture srl16e_v of entity unisim.SRL16E [\SRL16E("0000000001100100",'0')(...]
Compiling architecture imp of entity microblaze_v9_5.MB_SRL16E [\MB_SRL16E("yes",true,"000000000...]
Compiling architecture srl16e_v of entity unisim.SRL16E [\SRL16E("0010001000000000",'0')(...]
Compiling architecture imp of entity microblaze_v9_5.MB_SRL16E [\MB_SRL16E("yes",true,"001000100...]
Compiling architecture imp of entity microblaze_v9_5.mb_sync_bit [\mb_sync_bit(1,'0',false,true)\]
Compiling architecture imp of entity microblaze_v9_5.mb_sync_vec [\mb_sync_vec(1,'0',false,true,16...]
Compiling architecture imp of entity microblaze_v9_5.mb_sync_vec [\mb_sync_vec(2,'0',true,true,9)\]
Compiling architecture imp of entity microblaze_v9_5.mb_sync_bit [\mb_sync_bit(1,'0',true,true)\]
Compiling architecture imp of entity microblaze_v9_5.Debug [\Debug("000000000000000000000000...]
Compiling architecture imp of entity microblaze_v9_5.interrupt_mode_converter [\interrupt_mode_converter(false,...]
Compiling architecture and2b1l_v of entity unisim.AND2B1L [\AND2B1L('0')\]
Compiling architecture imp of entity microblaze_v9_5.MB_AND2B1L [\MB_AND2B1L(artix7,'0')\]
Compiling architecture imp of entity microblaze_v9_5.MB_MUXCY [\MB_MUXCY(artix7)\]
Compiling architecture imp of entity microblaze_v9_5.carry_or [\carry_or(artix7)\]
Compiling architecture imp of entity microblaze_v9_5.carry_and [\carry_and(artix7)\]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6("1001000000001001000000000...]
Compiling architecture imp of entity microblaze_v9_5.MB_LUT6 [\MB_LUT6(artix7,"100100000000100...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6("1001000000001001000000000...]
Compiling architecture imp of entity microblaze_v9_5.MB_LUT6 [\MB_LUT6(artix7,"100100000000100...]
Compiling architecture imp of entity microblaze_v9_5.MB_FDRE [\MB_FDRE(artix7,'0')\]
Compiling architecture muxcy_v of entity unisim.MUXCY [muxcy_default]
Compiling architecture muxcy_l_v of entity unisim.MUXCY_L [muxcy_l_default]
Compiling architecture xorcy_v of entity unisim.XORCY [xorcy_default]
Compiling architecture imp of entity microblaze_v9_5.MB_MUXCY_XORCY [\MB_MUXCY_XORCY(artix7)\]
Compiling architecture muxf7_v of entity unisim.MUXF7 [muxf7_default]
Compiling architecture imp of entity microblaze_v9_5.MB_MUXF7 [\MB_MUXF7(artix7)\]
Compiling architecture imp of entity microblaze_v9_5.MB_FDR [\MB_FDR(artix7,'0')\]
Compiling architecture imp of entity microblaze_v9_5.PC_Module_gti [\PC_Module_gti(artix7,true,0,fal...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6("0000000000000000000000000...]
Compiling architecture imp of entity microblaze_v9_5.MB_LUT6 [\MB_LUT6(artix7,"000000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6("0000000000000000111111111...]
Compiling architecture imp of entity microblaze_v9_5.MB_LUT6 [\MB_LUT6(artix7,"000000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6("1111111100000000111111111...]
Compiling architecture imp of entity microblaze_v9_5.MB_LUT6 [\MB_LUT6(artix7,"111111110000000...]
Compiling architecture fdse_v of entity unisim.FDSE [\FDSE('1','0','0','0')\]
Compiling architecture fds_v of entity unisim.FDS [\FDS('1')\]
Compiling architecture imp of entity microblaze_v9_5.MB_FDS [\MB_FDS(artix7,'1')\]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6("0000000011111111000000000...]
Compiling architecture imp of entity microblaze_v9_5.MB_LUT6 [\MB_LUT6(artix7,"000000001111111...]
Compiling architecture imp of entity microblaze_v9_5.PreFetch_Buffer_gti [\PreFetch_Buffer_gti(true,artix7...]
Compiling architecture imp of entity microblaze_v9_5.jump_logic [\jump_logic(artix7)\]
Compiling architecture imp of entity microblaze_v9_5.Decode_gti [\Decode_gti(artix7,true,"0000000...]
Compiling architecture lut6_2_v of entity unisim.LUT6_2 [\LUT6_2("00000000111111110000000...]
Compiling architecture imp of entity microblaze_v9_5.MB_LUT6_2 [\MB_LUT6_2(artix7,"0000000011111...]
Compiling architecture ram32m_v of entity unisim.RAM32M [\RAM32M("00000000000000000000000...]
Compiling architecture imp of entity microblaze_v9_5.MB_RAM32M [\MB_RAM32M(artix7,"yes","0000000...]
Compiling architecture imp of entity microblaze_v9_5.Register_File_gti [\Register_File_gti(artix7,"yes")...]
Compiling architecture imp of entity microblaze_v9_5.Operand_Select_gti [\Operand_Select_gti(true,artix7,...]
Compiling architecture lut6_2_v of entity unisim.LUT6_2 [\LUT6_2("01100000011110101010011...]
Compiling architecture imp of entity microblaze_v9_5.MB_LUT6_2 [\MB_LUT6_2(artix7,"0110000001111...]
Compiling architecture imp of entity microblaze_v9_5.ALU_Bit [\ALU_Bit(artix7,true,false)\]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6("0110000001111010101001100...]
Compiling architecture imp of entity microblaze_v9_5.MB_LUT6 [\MB_LUT6(artix7,"011000000111101...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4("1111101000001010")(0,15)\]
Compiling architecture imp of entity microblaze_v9_5.MB_LUT4 [\MB_LUT4(artix7,"111110100000101...]
Compiling architecture lut2_v of entity unisim.LUT2 [\LUT2("1000")(0,3)\]
Compiling architecture mult_and_v of entity unisim.MULT_AND [mult_and_default]
Compiling architecture imp of entity microblaze_v9_5.MB_MULT_AND [\MB_MULT_AND(artix7,'0')\]
Compiling architecture imp of entity microblaze_v9_5.ALU_Bit [\ALU_Bit(artix7,true,true)\]
Compiling architecture imp of entity microblaze_v9_5.ALU [\ALU(0,true,artix7)\]
Compiling architecture imp of entity microblaze_v9_5.MB_LUT6 [\MB_LUT6(rtl,"110010101010101011...]
Compiling architecture imp of entity microblaze_v9_5.MB_LUT6 [\MB_LUT6(rtl,"110010101010111111...]
Compiling architecture imp of entity microblaze_v9_5.MB_LUT6 [\MB_LUT6(rtl,"110010101111111111...]
Compiling architecture imp of entity microblaze_v9_5.Shift_Logic_Module_gti [\Shift_Logic_Module_gti(false,tr...]
Compiling architecture imp of entity microblaze_v9_5.mul_unit [\mul_unit(artix7,false,false)\]
Compiling architecture imp of entity microblaze_v9_5.Barrel_Shifter_gti [\Barrel_Shifter_gti(artix7,true,...]
Compiling architecture imp of entity microblaze_v9_5.WB_Mux_Bit [\WB_Mux_Bit(artix7,6,2)\]
Compiling architecture imp of entity microblaze_v9_5.WB_Mux [\WB_Mux(artix7,false,false,false...]
Compiling architecture imp of entity microblaze_v9_5.Zero_Detect_gti [\Zero_Detect_gti(artix7)\]
Compiling architecture imp of entity microblaze_v9_5.Byte_Doublet_Handle_gti [\Byte_Doublet_Handle_gti(artix7,...]
Compiling architecture imp of entity microblaze_v9_5.Data_Flow_Logic [\Data_Flow_Logic(artix7,0,16)\]
Compiling architecture msr_reg of entity microblaze_v9_5.msr_reg_gti [\msr_reg_gti(artix7,"00000000000...]
Compiling architecture lut6_2_v of entity unisim.LUT6_2 [\LUT6_2("11111111000000001111000...]
Compiling architecture imp of entity microblaze_v9_5.MB_LUT6_2 [\MB_LUT6_2(artix7,"1111111100000...]
Compiling architecture imp of entity microblaze_v9_5.mux_bus [\mux_bus(artix7,true,32)\]
Compiling architecture lut6_2_v of entity unisim.LUT6_2 [\LUT6_2("10010110100101101001011...]
Compiling architecture imp of entity microblaze_v9_5.MB_LUT6_2 [\MB_LUT6_2(artix7,"1001011010010...]
Compiling architecture fde_v of entity unisim.FDE [\FDE('0')\]
Compiling architecture imp of entity microblaze_v9_5.MB_FDE [\MB_FDE(artix7,'0')\]
Compiling architecture imp of entity microblaze_v9_5.exception_registers_gti [\exception_registers_gti(artix7,...]
Compiling architecture imp of entity microblaze_v9_5.Fpu [\Fpu(artix7,0,0,"yes")(1,3)\]
Compiling architecture imp of entity microblaze_v9_5.PVR [\PVR(0,"00100010","00000000",0,1...]
Compiling architecture imp of entity microblaze_v9_5.Data_Flow_gti [\Data_Flow_gti(32,artix7,true,0,...]
Compiling architecture imp of entity microblaze_v9_5.read_data_mux [\read_data_mux(true,true,true)\]
Compiling architecture imp of entity microblaze_v9_5.instr_mux [\instr_mux(artix7,true,false,tru...]
Compiling architecture imp of entity microblaze_v9_5.MMU [\MMU(artix7,true,0,0,4,2,false,f...]
Compiling architecture imp of entity microblaze_v9_5.MicroBlaze_GTi [\MicroBlaze_GTi(2,1,2,1,0,0,0,1,...]
Compiling architecture imp of entity microblaze_v9_5.mb_sync_bit [\mb_sync_bit(2,'0',true,true)\]
Compiling architecture imp of entity microblaze_v9_5.MicroBlaze_Core [\MicroBlaze_Core(0,100000000,0,2...]
Compiling architecture imp of entity microblaze_v9_5.MicroBlaze [\MicroBlaze(0,100000000,0,2,1,2,...]
Compiling architecture programator_microblaze_0_0_arch of entity xil_defaultlib.programator_microblaze_0_0 [programator_microblaze_0_0_defau...]
Compiling architecture byte_data_ram_a of entity axi_intc_v4_1.shared_ram_ivar [\shared_ram_ivar(32,16,4,"000000...]
Compiling architecture imp of entity axi_intc_v4_1.intc_core [\intc_core("artix7",32,2,0,"1111...]
Compiling architecture imp of entity axi_lite_ipif_v3_0.pselect_f [\pselect_f(3,9,"000000000","nofa...]
Compiling architecture imp of entity axi_lite_ipif_v3_0.pselect_f [\pselect_f(2,9,"100000000","nofa...]
Compiling architecture imp of entity axi_lite_ipif_v3_0.address_decoder [\address_decoder(9,"000000000000...]
Compiling architecture imp of entity axi_lite_ipif_v3_0.slave_attachment [\slave_attachment(("000000000000...]
Compiling architecture imp of entity axi_lite_ipif_v3_0.axi_lite_ipif [\axi_lite_ipif(32,9,"00000000000...]
Compiling architecture imp of entity axi_intc_v4_1.axi_intc [\axi_intc("artix7","axi_intc_ins...]
Compiling architecture programator_microblaze_0_axi_intc_0_arch of entity xil_defaultlib.programator_microblaze_0_axi_intc_0 [programator_microblaze_0_axi_int...]
Compiling architecture behavioral of entity fifo_generator_v12_0.fifo_generator_v12_0_bhv_ss [\fifo_generator_v12_0_bhv_ss("ar...]
Compiling architecture behavioral of entity fifo_generator_v12_0.fifo_generator_v12_0_bhv_preload0 [\fifo_generator_v12_0_bhv_preloa...]
Compiling architecture behavioral of entity fifo_generator_v12_0.fifo_generator_v12_0_conv [\fifo_generator_v12_0_conv(1,0,6...]
Compiling architecture behavioral of entity fifo_generator_v12_0.fifo_generator_vhdl_beh [\fifo_generator_vhdl_beh(1,0,6,"...]
Compiling architecture xilinx of entity fifo_generator_v12_0.fifo_generator_v12_0 [\fifo_generator_v12_0(1,0,6,"Bla...]
Compiling module axi_data_fifo_v2_1.axi_data_fifo_v2_1_fifo_gen(C_FA...
Compiling module axi_data_fifo_v2_1.axi_data_fifo_v2_1_axic_fifo(C_F...
Compiling architecture behavioral of entity fifo_generator_v12_0.fifo_generator_v12_0_bhv_ss [\fifo_generator_v12_0_bhv_ss("ar...]
Compiling architecture behavioral of entity fifo_generator_v12_0.fifo_generator_v12_0_bhv_preload0 [\fifo_generator_v12_0_bhv_preloa...]
Compiling architecture behavioral of entity fifo_generator_v12_0.fifo_generator_v12_0_conv [\fifo_generator_v12_0_conv(1,0,6...]
Compiling architecture behavioral of entity fifo_generator_v12_0.fifo_generator_vhdl_beh [\fifo_generator_vhdl_beh(1,0,6,"...]
Compiling architecture xilinx of entity fifo_generator_v12_0.fifo_generator_v12_0 [\fifo_generator_v12_0(1,0,6,"Bla...]
Compiling module axi_data_fifo_v2_1.axi_data_fifo_v2_1_fifo_gen(C_FA...
Compiling module axi_data_fifo_v2_1.axi_data_fifo_v2_1_axic_fifo(C_F...
Compiling module axi_dwidth_converter_v2_1.axi_dwidth_converter_v2_1_a_down...
Compiling module axi_dwidth_converter_v2_1.axi_dwidth_converter_v2_1_w_down...
Compiling module axi_dwidth_converter_v2_1.axi_dwidth_converter_v2_1_b_down...
Compiling module axi_dwidth_converter_v2_1.axi_dwidth_converter_v2_1_a_down...
Compiling module axi_dwidth_converter_v2_1.axi_dwidth_converter_v2_1_r_down...
Compiling module axi_dwidth_converter_v2_1.axi_dwidth_converter_v2_1_axi_do...
Compiling module axi_dwidth_converter_v2_1.axi_dwidth_converter_v2_1_top(C_...
Compiling module xil_defaultlib.programator_auto_ds_0
Compiling module axi_infrastructure_v1_1.axi_infrastructure_v1_1_axi2vect...
Compiling module axi_register_slice_v2_1.axi_register_slice_v2_1_axic_reg...
Compiling module axi_register_slice_v2_1.axi_register_slice_v2_1_axic_reg...
Compiling module axi_register_slice_v2_1.axi_register_slice_v2_1_axic_reg...
Compiling module axi_register_slice_v2_1.axi_register_slice_v2_1_axic_reg...
Compiling module axi_infrastructure_v1_1.axi_infrastructure_v1_1_vector2a...
Compiling module axi_register_slice_v2_1.axi_register_slice_v2_1_axi_regi...
Compiling module axi_protocol_converter_v2_1.axi_protocol_converter_v2_1_b2s_...
Compiling module axi_protocol_converter_v2_1.axi_protocol_converter_v2_1_b2s_...
Compiling module axi_protocol_converter_v2_1.axi_protocol_converter_v2_1_b2s_...
Compiling module axi_protocol_converter_v2_1.axi_protocol_converter_v2_1_b2s_...
Compiling module axi_protocol_converter_v2_1.axi_protocol_converter_v2_1_b2s_...
Compiling module axi_protocol_converter_v2_1.axi_protocol_converter_v2_1_b2s_...
Compiling module axi_protocol_converter_v2_1.axi_protocol_converter_v2_1_b2s_...
Compiling module axi_protocol_converter_v2_1.axi_protocol_converter_v2_1_b2s_...
Compiling module axi_protocol_converter_v2_1.axi_protocol_converter_v2_1_b2s_...
Compiling module axi_protocol_converter_v2_1.axi_protocol_converter_v2_1_b2s_...
Compiling module axi_protocol_converter_v2_1.axi_protocol_converter_v2_1_b2s_...
Compiling module axi_protocol_converter_v2_1.axi_protocol_converter_v2_1_b2s_...
Compiling module axi_protocol_converter_v2_1.axi_protocol_converter_v2_1_b2s_...
Compiling module axi_infrastructure_v1_1.axi_infrastructure_v1_1_axi2vect...
Compiling module axi_register_slice_v2_1.axi_register_slice_v2_1_axic_reg...
Compiling module axi_register_slice_v2_1.axi_register_slice_v2_1_axic_reg...
Compiling module axi_register_slice_v2_1.axi_register_slice_v2_1_axic_reg...
Compiling module axi_register_slice_v2_1.axi_register_slice_v2_1_axic_reg...
Compiling module axi_infrastructure_v1_1.axi_infrastructure_v1_1_vector2a...
Compiling module axi_register_slice_v2_1.axi_register_slice_v2_1_axi_regi...
Compiling module axi_protocol_converter_v2_1.axi_protocol_converter_v2_1_b2s(...
Compiling module axi_protocol_converter_v2_1.axi_protocol_converter_v2_1_axi_...
Compiling module xil_defaultlib.programator_auto_pc_0
Compiling architecture structure of entity xil_defaultlib.m00_couplers_imp_1JC7RRV [m00_couplers_imp_1jc7rrv_default]
Compiling module xil_defaultlib.programator_auto_ds_1
Compiling module xil_defaultlib.programator_auto_pc_1
Compiling architecture structure of entity xil_defaultlib.m01_couplers_imp_OLLEX1 [m01_couplers_imp_ollex1_default]
Compiling module xil_defaultlib.programator_auto_ds_2
Compiling module xil_defaultlib.programator_auto_pc_2
Compiling architecture structure of entity xil_defaultlib.m02_couplers_imp_9WPVS6 [m02_couplers_imp_9wpvs6_default]
Compiling module xil_defaultlib.programator_auto_ds_3
Compiling module xil_defaultlib.programator_auto_pc_3
Compiling architecture structure of entity xil_defaultlib.m03_couplers_imp_1GA4IWO [m03_couplers_imp_1ga4iwo_default]
Compiling architecture behavioral of entity fifo_generator_v12_0.fifo_generator_v12_0_bhv_as [\fifo_generator_v12_0_bhv_as("ar...]
Compiling architecture behavioral of entity fifo_generator_v12_0.fifo_generator_v12_0_bhv_preload0 [\fifo_generator_v12_0_bhv_preloa...]
Compiling architecture behavioral of entity fifo_generator_v12_0.fifo_generator_v12_0_conv [\fifo_generator_v12_0_conv(0,0,5...]
Compiling architecture behavioral of entity fifo_generator_v12_0.fifo_generator_vhdl_beh [\fifo_generator_vhdl_beh(0,0,10,...]
Compiling architecture behavioral of entity fifo_generator_v12_0.fifo_generator_v12_0_bhv_as [\fifo_generator_v12_0_bhv_as("ar...]
Compiling architecture behavioral of entity fifo_generator_v12_0.fifo_generator_v12_0_bhv_preload0 [\fifo_generator_v12_0_bhv_preloa...]
Compiling architecture behavioral of entity fifo_generator_v12_0.fifo_generator_v12_0_conv [\fifo_generator_v12_0_conv(0,0,5...]
Compiling architecture behavioral of entity fifo_generator_v12_0.fifo_generator_vhdl_beh [\fifo_generator_vhdl_beh(0,0,10,...]
Compiling architecture behavioral of entity fifo_generator_v12_0.fifo_generator_v12_0_bhv_as [\fifo_generator_v12_0_bhv_as("ar...]
Compiling architecture behavioral of entity fifo_generator_v12_0.fifo_generator_v12_0_bhv_preload0 [\fifo_generator_v12_0_bhv_preloa...]
Compiling architecture behavioral of entity fifo_generator_v12_0.fifo_generator_v12_0_conv [\fifo_generator_v12_0_conv(0,0,5...]
Compiling architecture behavioral of entity fifo_generator_v12_0.fifo_generator_vhdl_beh [\fifo_generator_vhdl_beh(0,0,10,...]
Compiling architecture behavioral of entity fifo_generator_v12_0.fifo_generator_vhdl_beh [\fifo_generator_vhdl_beh(0,0,10,...]
Compiling architecture behavioral of entity fifo_generator_v12_0.fifo_generator_v12_0_bhv_as [\fifo_generator_v12_0_bhv_as("ar...]
Compiling architecture behavioral of entity fifo_generator_v12_0.fifo_generator_v12_0_bhv_preload0 [\fifo_generator_v12_0_bhv_preloa...]
Compiling architecture behavioral of entity fifo_generator_v12_0.fifo_generator_v12_0_conv [\fifo_generator_v12_0_conv(0,0,5...]
Compiling architecture behavioral of entity fifo_generator_v12_0.fifo_generator_vhdl_beh [\fifo_generator_vhdl_beh(0,0,10,...]
Compiling architecture xilinx of entity fifo_generator_v12_0.fifo_generator_v12_0 [\fifo_generator_v12_0(0,0,10,"Bl...]
Compiling module axi_clock_converter_v2_1.axi_clock_converter_v2_1_axi_clo...
Compiling module xil_defaultlib.programator_auto_cc_0
Compiling architecture structure of entity xil_defaultlib.m04_couplers_imp_1N91880 [m04_couplers_imp_1n91880_default]
Compiling module axi_protocol_converter_v2_1.axi_protocol_converter_v2_1_axi_...
Compiling module xil_defaultlib.programator_auto_pc_4
Compiling module axi_register_slice_v2_1.axi_register_slice_v2_1_axic_reg...
Compiling module axi_register_slice_v2_1.axi_register_slice_v2_1_axic_reg...
Compiling module axi_register_slice_v2_1.axi_register_slice_v2_1_axic_reg...
Compiling module axi_register_slice_v2_1.axi_register_slice_v2_1_axic_reg...
Compiling module axi_register_slice_v2_1.axi_register_slice_v2_1_axi_regi...
Compiling module generic_baseblocks_v2_1.generic_baseblocks_v2_1_command_...
Compiling module axi_dwidth_converter_v2_1.axi_dwidth_converter_v2_1_a_upsi...
Compiling module axi_dwidth_converter_v2_1.axi_dwidth_converter_v2_1_w_upsi...
Compiling module axi_dwidth_converter_v2_1.axi_dwidth_converter_v2_1_a_upsi...
Compiling module axi_dwidth_converter_v2_1.axi_dwidth_converter_v2_1_r_upsi...
Compiling module axi_infrastructure_v1_1.axi_infrastructure_v1_1_axi2vect...
Compiling module axi_register_slice_v2_1.axi_register_slice_v2_1_axic_reg...
Compiling module axi_register_slice_v2_1.axi_register_slice_v2_1_axic_reg...
Compiling module axi_register_slice_v2_1.axi_register_slice_v2_1_axic_reg...
Compiling module axi_infrastructure_v1_1.axi_infrastructure_v1_1_vector2a...
Compiling module axi_register_slice_v2_1.axi_register_slice_v2_1_axi_regi...
Compiling module axi_dwidth_converter_v2_1.axi_dwidth_converter_v2_1_axi_up...
Compiling module axi_dwidth_converter_v2_1.axi_dwidth_converter_v2_1_top(C_...
Compiling module xil_defaultlib.programator_auto_us_0
Compiling architecture structure of entity xil_defaultlib.s00_couplers_imp_C21CGB [s00_couplers_imp_c21cgb_default]
Compiling module xil_defaultlib.programator_auto_us_1
Compiling architecture structure of entity xil_defaultlib.s01_couplers_imp_1E4KUS5 [s01_couplers_imp_1e4kus5_default]
Compiling module axi_register_slice_v2_1.axi_register_slice_v2_1_axic_reg...
Compiling module axi_register_slice_v2_1.axi_register_slice_v2_1_axi_regi...
Compiling module axi_dwidth_converter_v2_1.axi_dwidth_converter_v2_1_axi_up...
Compiling module axi_dwidth_converter_v2_1.axi_dwidth_converter_v2_1_top(C_...
Compiling module xil_defaultlib.programator_auto_us_2
Compiling architecture structure of entity xil_defaultlib.s02_couplers_imp_1LMU9ME [s02_couplers_imp_1lmu9me_default]
Compiling module generic_baseblocks_v2_1.generic_baseblocks_v2_1_carry_an...
Compiling module generic_baseblocks_v2_1.generic_baseblocks_v2_1_comparat...
Compiling module generic_baseblocks_v2_1.generic_baseblocks_v2_1_comparat...
Compiling module generic_baseblocks_v2_1.generic_baseblocks_v2_1_comparat...
Compiling module generic_baseblocks_v2_1.generic_baseblocks_v2_1_comparat...
Compiling module generic_baseblocks_v2_1.generic_baseblocks_v2_1_comparat...
Compiling module axi_crossbar_v2_1.axi_crossbar_v2_1_addr_decoder(C...
Compiling module unisims_ver.MUXF7
Compiling module generic_baseblocks_v2_1.generic_baseblocks_v2_1_mux_enc(...
Compiling module unisims_ver.SRLC32E
Compiling module axi_data_fifo_v2_1.axi_data_fifo_v2_1_ndeep_srl(C_F...
Compiling module axi_data_fifo_v2_1.axi_data_fifo_v2_1_axic_srl_fifo...
Compiling module axi_crossbar_v2_1.axi_crossbar_v2_1_si_transactor(...
Compiling module generic_baseblocks_v2_1.generic_baseblocks_v2_1_mux_enc(...
Compiling module axi_crossbar_v2_1.axi_crossbar_v2_1_si_transactor(...
Compiling module axi_crossbar_v2_1.axi_crossbar_v2_1_splitter
Compiling module axi_data_fifo_v2_1.axi_data_fifo_v2_1_ndeep_srl(C_F...
Compiling module axi_data_fifo_v2_1.axi_data_fifo_v2_1_axic_reg_srl_...
Compiling module axi_crossbar_v2_1.axi_crossbar_v2_1_wdata_router(C...
Compiling module axi_data_fifo_v2_1.axi_data_fifo_v2_1_ndeep_srl(C_F...
Compiling module axi_data_fifo_v2_1.axi_data_fifo_v2_1_axic_srl_fifo...
Compiling module axi_crossbar_v2_1.axi_crossbar_v2_1_si_transactor(...
Compiling module generic_baseblocks_v2_1.generic_baseblocks_v2_1_nto1_mux...
Compiling module axi_data_fifo_v2_1.axi_data_fifo_v2_1_ndeep_srl(C_F...
Compiling module axi_data_fifo_v2_1.axi_data_fifo_v2_1_axic_srl_fifo...
Compiling module axi_crossbar_v2_1.axi_crossbar_v2_1_si_transactor(...
Compiling module axi_data_fifo_v2_1.axi_data_fifo_v2_1_ndeep_srl(C_F...
Compiling module axi_data_fifo_v2_1.axi_data_fifo_v2_1_axic_reg_srl_...
Compiling module axi_crossbar_v2_1.axi_crossbar_v2_1_wdata_router(C...
Compiling module axi_crossbar_v2_1.axi_crossbar_v2_1_si_transactor(...
Compiling module axi_crossbar_v2_1.axi_crossbar_v2_1_addr_decoder(C...
Compiling module axi_crossbar_v2_1.axi_crossbar_v2_1_addr_decoder(C...
Compiling module axi_data_fifo_v2_1.axi_data_fifo_v2_1_ndeep_srl(C_F...
Compiling module axi_data_fifo_v2_1.axi_data_fifo_v2_1_axic_reg_srl_...
Compiling module generic_baseblocks_v2_1.generic_baseblocks_v2_1_mux_enc(...
Compiling module axi_crossbar_v2_1.axi_crossbar_v2_1_wdata_mux(C_FA...
Compiling module axi_data_fifo_v2_1.axi_data_fifo_v2_1_axic_srl_fifo...
Compiling module axi_infrastructure_v1_1.axi_infrastructure_v1_1_axi2vect...
Compiling module axi_register_slice_v2_1.axi_register_slice_v2_1_axic_reg...
Compiling module axi_register_slice_v2_1.axi_register_slice_v2_1_axic_reg...
Compiling module axi_register_slice_v2_1.axi_register_slice_v2_1_axic_reg...
Compiling module axi_register_slice_v2_1.axi_register_slice_v2_1_axic_reg...
Compiling module axi_infrastructure_v1_1.axi_infrastructure_v1_1_vector2a...
Compiling module axi_register_slice_v2_1.axi_register_slice_v2_1_axi_regi...
Compiling module axi_data_fifo_v2_1.axi_data_fifo_v2_1_ndeep_srl(C_F...
Compiling module axi_data_fifo_v2_1.axi_data_fifo_v2_1_axic_reg_srl_...
Compiling module axi_crossbar_v2_1.axi_crossbar_v2_1_wdata_mux(C_FA...
Compiling module axi_data_fifo_v2_1.axi_data_fifo_v2_1_ndeep_srl(C_F...
Compiling module axi_data_fifo_v2_1.axi_data_fifo_v2_1_axic_srl_fifo...
Compiling module axi_data_fifo_v2_1.axi_data_fifo_v2_1_axic_reg_srl_...
Compiling module axi_crossbar_v2_1.axi_crossbar_v2_1_wdata_mux(C_FA...
Compiling module axi_data_fifo_v2_1.axi_data_fifo_v2_1_axic_srl_fifo...
Compiling module generic_baseblocks_v2_1.generic_baseblocks_v2_1_mux_enc(...
Compiling module generic_baseblocks_v2_1.generic_baseblocks_v2_1_mux_enc(...
Compiling module axi_crossbar_v2_1.axi_crossbar_v2_1_addr_arbiter(C...
Compiling module axi_crossbar_v2_1.axi_crossbar_v2_1_decerr_slave(C...
Compiling module axi_crossbar_v2_1.axi_crossbar_v2_1_crossbar(C_FAM...
Compiling module axi_crossbar_v2_1.axi_crossbar_v2_1_axi_crossbar(C...
Compiling module xil_defaultlib.programator_xbar_0
Compiling architecture structure of entity xil_defaultlib.programator_microblaze_0_axi_periph_0 [programator_microblaze_0_axi_per...]
Compiling architecture imp of entity lmb_bram_if_cntlr_v4_0.pselect_mask [\pselect_mask(32,"00000000000000...]
Compiling architecture imp of entity lmb_bram_if_cntlr_v4_0.lmb_mux [\lmb_mux("0000000000000000000000...]
Compiling architecture imp of entity lmb_bram_if_cntlr_v4_0.lmb_bram_if_cntlr [\lmb_bram_if_cntlr("artix7","000...]
Compiling architecture programator_dlmb_bram_if_cntlr_0_arch of entity xil_defaultlib.programator_dlmb_bram_if_cntlr_0 [programator_dlmb_bram_if_cntlr_0...]
Compiling architecture imp of entity lmb_v10_v3_0.lmb_v10 [\lmb_v10(1,32,32,1)\]
Compiling architecture programator_dlmb_v10_0_arch of entity xil_defaultlib.programator_dlmb_v10_0 [programator_dlmb_v10_0_default]
Compiling architecture programator_ilmb_bram_if_cntlr_0_arch of entity xil_defaultlib.programator_ilmb_bram_if_cntlr_0 [programator_ilmb_bram_if_cntlr_0...]
Compiling architecture programator_ilmb_v10_0_arch of entity xil_defaultlib.programator_ilmb_v10_0 [programator_ilmb_v10_0_default]
Compiling architecture output_stage_behavioral of entity blk_mem_gen_v8_2.BLK_MEM_GEN_v8_2_output_stage [\BLK_MEM_GEN_v8_2_output_stage("...]
Compiling architecture softecc_output_reg_stage_behavioral of entity blk_mem_gen_v8_2.BLK_MEM_GEN_v8_2_softecc_output_reg_stage [\BLK_MEM_GEN_v8_2_softecc_output...]
Compiling architecture mem_module_behavioral of entity blk_mem_gen_v8_2.BLK_MEM_GEN_v8_2_mem_module [\BLK_MEM_GEN_v8_2_mem_module("bl...]
Compiling architecture behavioral of entity blk_mem_gen_v8_2.blk_mem_gen_v8_2 [\blk_mem_gen_v8_2("blk_mem_gen_v...]
Compiling architecture programator_lmb_bram_0_arch of entity xil_defaultlib.programator_lmb_bram_0 [programator_lmb_bram_0_default]
Compiling architecture structure of entity xil_defaultlib.microblaze_0_local_memory_imp_AZ9XMY [microblaze_0_local_memory_imp_az...]
Compiling architecture behavioral of entity xil_defaultlib.xlconcat [\xlconcat(2,1,1,1,1,1,1,1,1,1,1,...]
Compiling architecture programator_microblaze_0_xlconcat_0_arch of entity xil_defaultlib.programator_microblaze_0_xlconcat_0 [programator_microblaze_0_xlconca...]
Compiling module unisims_ver.IDELAYCTRL
Compiling module xil_defaultlib.mig_7series_v2_3_iodelay_ctrl(TC...
Compiling module xil_defaultlib.mig_7series_v2_3_clk_ibuf(SYSCLK...
Compiling module unisims_ver.XADC(INIT_40=16'b01000000000000,...
Compiling module xil_defaultlib.mig_7series_v2_3_tempmon(TCQ=100...
Compiling module unisims_ver.PLLE2_ADV(CLKFBOUT_MULT=13,CLKIN...
Compiling module unisims_ver.BUFH
Compiling module unisims_ver.BUFG
Compiling module unisims_ver.MMCME2_ADV(BANDWIDTH="HIGH",CLKF...
Compiling module xil_defaultlib.mig_7series_v2_3_infrastructure(...
Compiling module xil_defaultlib.mig_7series_v2_3_rank_cntrl(BURS...
Compiling module xil_defaultlib.mig_7series_v2_3_round_robin_arb...
Compiling module xil_defaultlib.mig_7series_v2_3_round_robin_arb...
Compiling module xil_defaultlib.mig_7series_v2_3_rank_common(DRA...
Compiling module xil_defaultlib.mig_7series_v2_3_rank_mach(BURST...
Compiling module xil_defaultlib.mig_7series_v2_3_bank_compare(BA...
Compiling module xil_defaultlib.mig_7series_v2_3_bank_state(TCQ=...
Compiling module xil_defaultlib.mig_7series_v2_3_bank_queue(TCQ=...
Compiling module xil_defaultlib.mig_7series_v2_3_bank_cntrl(TCQ=...
Compiling module xil_defaultlib.mig_7series_v2_3_bank_state(TCQ=...
Compiling module xil_defaultlib.mig_7series_v2_3_bank_queue(TCQ=...
Compiling module xil_defaultlib.mig_7series_v2_3_bank_cntrl(TCQ=...
Compiling module xil_defaultlib.mig_7series_v2_3_bank_state(TCQ=...
Compiling module xil_defaultlib.mig_7series_v2_3_bank_queue(TCQ=...
Compiling module xil_defaultlib.mig_7series_v2_3_bank_cntrl(TCQ=...
Compiling module xil_defaultlib.mig_7series_v2_3_bank_state(TCQ=...
Compiling module xil_defaultlib.mig_7series_v2_3_bank_queue(TCQ=...
Compiling module xil_defaultlib.mig_7series_v2_3_bank_cntrl(TCQ=...
Compiling module xil_defaultlib.mig_7series_v2_3_bank_common(TCQ...
Compiling module xil_defaultlib.mig_7series_v2_3_round_robin_arb...
Compiling module xil_defaultlib.mig_7series_v2_3_arb_row_col(TCQ...
Compiling module xil_defaultlib.mig_7series_v2_3_arb_select(TCQ=...
Compiling module xil_defaultlib.mig_7series_v2_3_arb_mux(TCQ=100...
Compiling module xil_defaultlib.mig_7series_v2_3_bank_mach(TCQ=1...
Compiling module unisims_ver.RAM32M
Compiling module xil_defaultlib.mig_7series_v2_3_col_mach(TCQ=10...
Compiling module xil_defaultlib.mig_7series_v2_3_mc(TCQ=100,ADDR...
Compiling module unisims_ver.OBUF
Compiling module unisims_ver.OBUFT
Compiling module unisims_ver.IOBUF_INTERMDISABLE(IBUF_LOW_PWR...
Compiling module unisims_ver.IOBUFDS_INTERMDISABLE(DQS_BIAS="...
Compiling module xil_defaultlib.mig_7series_v2_3_ddr_of_pre_fifo...
Compiling module xil_defaultlib.mig_7series_v2_3_ddr_of_pre_fifo...
Compiling module unisims_ver.BUFIO
Compiling module xil_defaultlib.mig_7series_v2_3_ddr_if_post_fif...
Compiling module xil_defaultlib.mig_7series_v2_3_ddr_of_pre_fifo...
Compiling secureip modules ...
Compiling module unisims_ver.PHASER_IN_PHY(BURST_MODE="TRUE",...
Compiling secureip modules ...
Compiling module unisims_ver.PHASER_OUT_PHY(CLKOUT_DIV=2,COAR...
Compiling secureip modules ...
Compiling module unisims_ver.IN_FIFO(ALMOST_EMPTY_VALUE=1,ALM...
Compiling secureip modules ...
Compiling module unisims_ver.OUT_FIFO(ALMOST_EMPTY_VALUE=1,AL...
Compiling secureip modules ...
Compiling module unisims_ver.ISERDESE2(DATA_RATE="DDR",DATA_W...
Compiling module unisims_ver.IDELAYE2(CINVCTRL_SEL="FALSE",DE...
Compiling secureip modules ...
Compiling module unisims_ver.OSERDESE2(DATA_RATE_OQ="DDR",DAT...
Compiling secureip modules ...
Compiling module unisims_ver.OSERDESE2(DATA_RATE_OQ="DDR",DAT...
Compiling module unisims_ver.ODDR(DDR_CLK_EDGE="SAME_EDGE")
Compiling module xil_defaultlib.mig_7series_v2_3_ddr_byte_group_...
Compiling module xil_defaultlib.mig_7series_v2_3_ddr_byte_lane(P...
Compiling module unisims_ver.PHASER_OUT_PHY(CLKOUT_DIV=4,COAR...
Compiling module unisims_ver.OUT_FIFO(ALMOST_EMPTY_VALUE=1,AL...
Compiling secureip modules ...
Compiling module unisims_ver.OSERDESE2(DATA_RATE_OQ="SDR",DAT...
Compiling module xil_defaultlib.mig_7series_v2_3_ddr_byte_group_...
Compiling module xil_defaultlib.mig_7series_v2_3_ddr_byte_lane(A...
Compiling secureip modules ...
Compiling module unisims_ver.PHASER_IN_PHY(BURST_MODE="TRUE",...
Compiling module xil_defaultlib.mig_7series_v2_3_ddr_byte_group_...
Compiling module xil_defaultlib.mig_7series_v2_3_ddr_byte_lane(A...
Compiling module xil_defaultlib.mig_7series_v2_3_ddr_byte_group_...
Compiling module unisims_ver.OBUFDS
Compiling module xil_defaultlib.mig_7series_v2_3_ddr_byte_lane(A...
Compiling secureip modules ...
Compiling module unisims_ver.PHY_CONTROL(AO_TOGGLE=1,AO_WRLVL...
Compiling module unisims_ver.PHASER_REF
Compiling module xil_defaultlib.mig_7series_v2_3_ddr_phy_4lanes(...
Compiling module xil_defaultlib.mig_7series_v2_3_ddr_mc_phy(BYTE...
Compiling module xil_defaultlib.mig_7series_v2_3_ddr_mc_phy_wrap...
Compiling module xil_defaultlib.mig_7series_v2_3_ddr_prbs_gen(TC...
Compiling module xil_defaultlib.mig_7series_v2_3_ddr_phy_init(tC...
Compiling module xil_defaultlib.mig_7series_v2_3_ddr_phy_wrcal(T...
Compiling module xil_defaultlib.mig_7series_v2_3_ddr_phy_wrlvl_o...
Compiling module xil_defaultlib.mig_7series_v2_3_ddr_phy_dqs_fou...
Compiling module xil_defaultlib.mig_7series_v2_3_ddr_phy_rdlvl(T...
Compiling module xil_defaultlib.mig_7series_v2_3_ddr_phy_tempmon...
Compiling module xil_defaultlib.mig_7series_v2_3_ddr_calib_top(T...
Compiling module xil_defaultlib.mig_7series_v2_3_ddr_phy_top(TCQ...
Compiling module xil_defaultlib.mig_7series_v2_3_mem_intfc(TCQ=1...
Compiling module xil_defaultlib.mig_7series_v2_3_ui_cmd(TCQ=100,...
Compiling module xil_defaultlib.mig_7series_v2_3_ui_wr_data(TCQ=...
Compiling module xil_defaultlib.mig_7series_v2_3_ui_rd_data(TCQ=...
Compiling module xil_defaultlib.mig_7series_v2_3_ui_top(TCQ=100,...
Compiling module xil_defaultlib.mig_7series_v2_3_ddr_axic_regist...
Compiling module xil_defaultlib.mig_7series_v2_3_ddr_axic_regist...
Compiling module xil_defaultlib.mig_7series_v2_3_ddr_axic_regist...
Compiling module xil_defaultlib.mig_7series_v2_3_ddr_axic_regist...
Compiling module xil_defaultlib.mig_7series_v2_3_ddr_axi_registe...
Compiling module xil_defaultlib.mig_7series_v2_3_ddr_axic_regist...
Compiling module xil_defaultlib.mig_7series_v2_3_ddr_axic_regist...
Compiling module xil_defaultlib.mig_7series_v2_3_ddr_axic_regist...
Compiling module xil_defaultlib.mig_7series_v2_3_ddr_axic_regist...
Compiling module xil_defaultlib.mig_7series_v2_3_ddr_axi_registe...
Compiling module xil_defaultlib.mig_7series_v2_3_ddr_axic_regist...
Compiling module xil_defaultlib.mig_7series_v2_3_ddr_axic_regist...
Compiling module xil_defaultlib.mig_7series_v2_3_ddr_axic_regist...
Compiling module xil_defaultlib.mig_7series_v2_3_ddr_axi_registe...
Compiling module unisims_ver.MUXCY
Compiling module unisims_ver.XORCY
Compiling module unisims_ver.AND2B1L
Compiling module xil_defaultlib.mig_7series_v2_3_ddr_carry_latch...
Compiling module xil_defaultlib.mig_7series_v2_3_ddr_carry_and(C...
Compiling module unisims_ver.OR2L
Compiling module xil_defaultlib.mig_7series_v2_3_ddr_carry_latch...
Compiling module unisims_ver.sffsrce_fdre
Compiling module unisims_ver.FDRE
Compiling module xil_defaultlib.mig_7series_v2_3_ddr_command_fif...
Compiling module xil_defaultlib.mig_7series_v2_3_ddr_a_upsizer(C...
Compiling module xil_defaultlib.mig_7series_v2_3_ddr_comparator_...
Compiling module xil_defaultlib.mig_7series_v2_3_ddr_carry_or(C_...
Compiling module unisims_ver.LUT6_2(INIT=64'b0101101001011010...
Compiling module unisims_ver.LUT6_2(INIT=64'b0110011001111000...
Compiling module unisims_ver.LUT4
Compiling module unisims_ver.LUT6
Compiling module unisims_ver.sffsrce_fdse
Compiling module unisims_ver.FDSE
Compiling module xil_defaultlib.mig_7series_v2_3_ddr_comparator_...
Compiling module xil_defaultlib.mig_7series_v2_3_ddr_comparator_...
Compiling module xil_defaultlib.mig_7series_v2_3_ddr_w_upsizer(C...
Compiling module xil_defaultlib.mig_7series_v2_3_ddr_a_upsizer(C...
Compiling module xil_defaultlib.mig_7series_v2_3_ddr_r_upsizer(C...
Compiling module xil_defaultlib.mig_7series_v2_3_ddr_axi_upsizer...
Compiling module xil_defaultlib.mig_7series_v2_3_ddr_axic_regist...
Compiling module xil_defaultlib.mig_7series_v2_3_ddr_axic_regist...
Compiling module xil_defaultlib.mig_7series_v2_3_ddr_axi_registe...
Compiling module xil_defaultlib.mig_7series_v2_3_axi_mc_incr_cmd...
Compiling module xil_defaultlib.mig_7series_v2_3_axi_mc_wrap_cmd...
Compiling module xil_defaultlib.mig_7series_v2_3_axi_mc_cmd_tran...
Compiling module xil_defaultlib.mig_7series_v2_3_axi_mc_wr_cmd_f...
Compiling module xil_defaultlib.mig_7series_v2_3_axi_mc_aw_chann...
Compiling module xil_defaultlib.mig_7series_v2_3_axi_mc_w_channe...
Compiling module xil_defaultlib.mig_7series_v2_3_axi_mc_fifo(C_W...
Compiling module xil_defaultlib.mig_7series_v2_3_axi_mc_b_channe...
Compiling module xil_defaultlib.mig_7series_v2_3_axi_mc_incr_cmd...
Compiling module xil_defaultlib.mig_7series_v2_3_axi_mc_wrap_cmd...
Compiling module xil_defaultlib.mig_7series_v2_3_axi_mc_cmd_tran...
Compiling module xil_defaultlib.mig_7series_v2_3_axi_mc_cmd_fsm(...
Compiling module xil_defaultlib.mig_7series_v2_3_axi_mc_ar_chann...
Compiling module xil_defaultlib.mig_7series_v2_3_axi_mc_fifo(C_W...
Compiling module xil_defaultlib.mig_7series_v2_3_axi_mc_fifo(C_W...
Compiling module xil_defaultlib.mig_7series_v2_3_axi_mc_r_channe...
Compiling module xil_defaultlib.mig_7series_v2_3_axi_mc_cmd_arbi...
Compiling module xil_defaultlib.mig_7series_v2_3_axi_mc(C_FAMILY...
Compiling module xil_defaultlib.mig_7series_v2_3_memc_ui_top_axi...
Compiling module xil_defaultlib.programator_mig_7series_0_0_mig_...
Compiling module xil_defaultlib.programator_mig_7series_0_0
Compiling architecture implementation of entity lib_cdc_v1_0.cdc_sync [\cdc_sync(1,0,1,0,2,4)\]
Compiling architecture srl16e_v of entity unisim.SRL16E [\SRL16E("1111111111111111",'0')(...]
Compiling architecture srl16_v of entity unisim.SRL16 [\SRL16("1111111111111111")(0,15)...]
Compiling architecture imp of entity proc_sys_reset_v5_0.lpf [\lpf(4,4,'0','0')\]
Compiling architecture imp of entity proc_sys_reset_v5_0.upcnt_n [\upcnt_n(6)\]
Compiling architecture imp of entity proc_sys_reset_v5_0.sequence [sequence_default]
Compiling architecture imp of entity proc_sys_reset_v5_0.proc_sys_reset [\proc_sys_reset("artix7",4,4,'0'...]
Compiling architecture programator_rst_clk_wiz_1_100m_0_arch of entity xil_defaultlib.programator_rst_clk_wiz_1_100M_0 [programator_rst_clk_wiz_1_100m_0...]
Compiling architecture imp of entity proc_sys_reset_v5_0.lpf [\lpf(4,4,'1','0')\]
Compiling architecture imp of entity proc_sys_reset_v5_0.proc_sys_reset [\proc_sys_reset("artix7",4,4,'1'...]
Compiling architecture programator_rst_mig_7series_0_81m_0_arch of entity xil_defaultlib.programator_rst_mig_7series_0_81M_0 [programator_rst_mig_7series_0_81...]
Compiling architecture structure of entity xil_defaultlib.programator [programator_default]
Compiling module unisims_ver.IOBUF(DRIVE=12,IBUF_LOW_PWR="TRU...
Compiling architecture behavioral of entity xil_defaultlib.top_lvl
Waiting for 12 sub-compilation(s) to finish...
Built simulation snapshot top_lvl_behav
