
****** Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2.2 (64-bit)
  **** SW Build 3779808 on Feb 17 2023
  **** IP Build 3783773 on Tue Feb 21 23:41:56 MST 2023
    ** Copyright 1986-2023 Xilinx, Inc. All Rights Reserved.

source /tools/Xilinx/new/Vitis_HLS/2022.2/scripts/vitis_hls/hls.tcl -notrace
INFO: [HLS 200-10] Running '/tools/Xilinx/new/Vitis_HLS/2022.2/bin/unwrapped/lnx64.o/vitis_hls'
INFO: [HLS 200-10] For user 'zqy' on host 'hacc-gpu3' (Linux_x86_64 version 5.15.0-92-generic) on Wed May 07 06:44:03 UTC 2025
INFO: [HLS 200-10] On os Ubuntu 20.04.6 LTS
INFO: [HLS 200-10] In directory '/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/apply_watermark'
Sourcing Tcl script 'run_hls.tcl'
INFO: [HLS 200-1510] Running: open_project apply_watermark 
INFO: [HLS 200-10] Opening project '/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/apply_watermark/apply_watermark'.
INFO: [HLS 200-1510] Running: add_files /home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/apply_watermark/apply_watermark_slow.cpp 
INFO: [HLS 200-10] Adding design file '/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/apply_watermark/apply_watermark_slow.cpp' to the project
INFO: [HLS 200-1510] Running: set_top apply_watermark 
INFO: [HLS 200-1510] Running: open_solution solution1 
INFO: [HLS 200-10] Opening solution '/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/apply_watermark/apply_watermark/solution1'.
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
INFO: [HLS 200-1611] Setting target device to 'xcu55c-fsvh2892-2L-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
Resolution: For help on HLS 200-1505 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.2;t=hls+guidance;d=200-1505.html
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=0
INFO: [HLS 200-1510] Running: create_clock -period 5 -name default 
INFO: [HLS 200-1510] Running: set_part xcu55c-fsvh2892-2L-e 
INFO: [HLS 200-1510] Running: csynth_design 
Running Dispatch Server on port: 41823
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0.02 seconds. Elapsed time: 10.07 seconds; current allocated memory: 1.210 GB.
INFO: [HLS 200-10] Analyzing design file '/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/apply_watermark/apply_watermark_slow.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 1.19 seconds. CPU system time: 0.66 seconds. Elapsed time: 1.94 seconds; current allocated memory: 1.210 GB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-178] Inlining function 'saturatedAdd(int, int)' into 'apply_watermark' (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/apply_watermark/apply_watermark_slow.cpp:22:0)
INFO: [HLS 214-241] Aggregating scalar variable 'output' with compact=bit mode in 512-bits (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/apply_watermark/apply_watermark_slow.cpp:22:0)
INFO: [HLS 214-241] Aggregating scalar variable 'input' with compact=bit mode in 512-bits (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/apply_watermark/apply_watermark_slow.cpp:22:0)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 2.17 seconds. CPU system time: 0.67 seconds. Elapsed time: 2.93 seconds; current allocated memory: 1.211 GB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 1.211 GB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 1.213 GB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.04 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.06 seconds; current allocated memory: 1.214 GB.
INFO: [XFORM 203-510] Pipelining loop 'image_traverse' (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/apply_watermark/apply_watermark_slow.cpp:52) in function 'apply_watermark' automatically.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'image_traverse' (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/apply_watermark/apply_watermark_slow.cpp:52) in function 'apply_watermark' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_63_1' (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/apply_watermark/apply_watermark_slow.cpp:52) in function 'apply_watermark' completely with a factor of 16.
INFO: [XFORM 203-102] Partitioning array 'tmp.data' (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/apply_watermark/apply_watermark_slow.cpp:55) automatically.
INFO: [XFORM 203-11] Balancing expressions in function 'apply_watermark' (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/apply_watermark/apply_watermark_slow.cpp:22:18)...4 expression(s) balanced.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.25 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.33 seconds; current allocated memory: 1.242 GB.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 1.245 GB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'apply_watermark' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'apply_watermark_Pipeline_image_traverse' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'image_traverse'.
WARNING: [HLS 200-880] The II Violation in module 'apply_watermark_Pipeline_image_traverse' (loop 'image_traverse'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between 'select' operation ('select_ln66_28', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/apply_watermark/apply_watermark_slow.cpp:66) and 'icmp' operation ('icmp_ln58', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/apply_watermark/apply_watermark_slow.cpp:58).
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.2;t=hls+guidance;d=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'apply_watermark_Pipeline_image_traverse' (loop 'image_traverse'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between 'select' operation ('select_ln66_28', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/apply_watermark/apply_watermark_slow.cpp:66) and 'icmp' operation ('icmp_ln58', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/apply_watermark/apply_watermark_slow.cpp:58).
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.2;t=hls+guidance;d=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'apply_watermark_Pipeline_image_traverse' (loop 'image_traverse'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between 'select' operation ('select_ln66_28', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/apply_watermark/apply_watermark_slow.cpp:66) and 'icmp' operation ('icmp_ln58', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/apply_watermark/apply_watermark_slow.cpp:58).
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.2;t=hls+guidance;d=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'apply_watermark_Pipeline_image_traverse' (loop 'image_traverse'): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1) between 'select' operation ('select_ln66_28', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/apply_watermark/apply_watermark_slow.cpp:66) and 'icmp' operation ('icmp_ln58', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/apply_watermark/apply_watermark_slow.cpp:58).
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.2;t=hls+guidance;d=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'apply_watermark_Pipeline_image_traverse' (loop 'image_traverse'): Unable to enforce a carried dependence constraint (II = 7, distance = 1, offset = 1) between 'select' operation ('select_ln66_28', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/apply_watermark/apply_watermark_slow.cpp:66) and 'icmp' operation ('icmp_ln58', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/apply_watermark/apply_watermark_slow.cpp:58).
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.2;t=hls+guidance;d=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'apply_watermark_Pipeline_image_traverse' (loop 'image_traverse'): Unable to enforce a carried dependence constraint (II = 9, distance = 1, offset = 1) between 'select' operation ('select_ln66_28', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/apply_watermark/apply_watermark_slow.cpp:66) and 'icmp' operation ('icmp_ln58', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/apply_watermark/apply_watermark_slow.cpp:58).
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.2;t=hls+guidance;d=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'apply_watermark_Pipeline_image_traverse' (loop 'image_traverse'): Unable to enforce a carried dependence constraint (II = 10, distance = 1, offset = 1) between 'add' operation ('add_ln63_14', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/apply_watermark/apply_watermark_slow.cpp:63) and 'icmp' operation ('icmp_ln58', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/apply_watermark/apply_watermark_slow.cpp:58).
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.2;t=hls+guidance;d=200-880.html
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 11, Depth = 13, loop 'image_traverse'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.15 seconds. CPU system time: 0.07 seconds. Elapsed time: 1.25 seconds; current allocated memory: 1.256 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.42 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.44 seconds; current allocated memory: 1.256 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'apply_watermark' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.63 seconds. CPU system time: 0 seconds. Elapsed time: 0.66 seconds; current allocated memory: 1.256 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.17 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.18 seconds; current allocated memory: 1.256 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'apply_watermark_Pipeline_image_traverse' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'apply_watermark_Pipeline_image_traverse' pipeline 'image_traverse' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'apply_watermark_Pipeline_image_traverse'.
INFO: [RTMG 210-279] Implementing memory 'apply_watermark_apply_watermark_Pipeline_image_traverse_watermark_ROM_AUTO_1R' using auto ROMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.56 seconds. CPU system time: 0 seconds. Elapsed time: 0.58 seconds; current allocated memory: 1.256 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'apply_watermark' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'apply_watermark/input_r' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'apply_watermark/output_r' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'apply_watermark/width' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'apply_watermark/height' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'apply_watermark' to 'ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Global array 'watermark' will not be exposed as RTL port.
INFO: [RTGEN 206-100] Generating core module 'mul_32s_32s_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'apply_watermark'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.55 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.63 seconds; current allocated memory: 1.281 GB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0.88 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.96 seconds; current allocated memory: 1.281 GB.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 0.16 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.2 seconds; current allocated memory: 1.283 GB.
INFO: [VHDL 208-304] Generating VHDL RTL for apply_watermark.
INFO: [VLOG 209-307] Generating Verilog RTL for apply_watermark.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were NOT satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 284.82 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 9.31 seconds. CPU system time: 1.52 seconds. Elapsed time: 11.33 seconds; current allocated memory: 74.547 MB.
INFO: [HLS 200-112] Total CPU user time: 11.62 seconds. Total CPU system time: 2.17 seconds. Total elapsed time: 24.27 seconds; peak allocated memory: 1.283 GB.
INFO: [Common 17-206] Exiting vitis_hls at Wed May  7 06:44:27 2025...
