// Seed: 2136565628
module module_0;
  always @(posedge 1 or id_1) id_1 <= #1 1;
  assign module_1.type_12 = 0;
endmodule
module module_1 (
    output tri1 id_0,
    output uwire id_1,
    input supply1 id_2,
    output logic id_3,
    input tri0 id_4,
    output wor id_5,
    input wire id_6,
    input tri id_7,
    input tri0 id_8,
    output tri id_9,
    input wire id_10,
    input tri0 id_11,
    input tri1 id_12,
    input wire id_13,
    output wand id_14
);
  assign id_9 = id_6 == 1;
  module_0 modCall_1 ();
  always @(posedge 1) begin : LABEL_0
    id_3 <= (1'b0) == id_11.id_12.id_12;
  end
endmodule
