###########################################
## Statistics of Channel 0
###########################################
num_srefx_cmds                 =            0   # Number of SREFX commands
num_srefe_cmds                 =            0   # Number of SREFE commands
num_refb_cmds                  =            0   # Number of REFb commands
num_cycles                     =     10000000   # Number of DRAM cycles
epoch_num                      =            7   # Number of epochs
num_write_buf_hits             =            0   # Number of write buffer hits
num_write_cmds                 =       335609   # Number of WRITE/WRITEP commands
num_reads_done                 =      1437132   # Number of read requests issued
hbm_dual_cmds                  =            0   # Number of cycles dual cmds issued
num_ref_cmds                   =         1923   # Number of REF commands
num_read_row_hits              =      1129750   # Number of read row buffer hits
num_read_cmds                  =      1437126   # Number of READ/READP commands
num_writes_done                =       335653   # Number of read requests issued
num_write_row_hits             =       255920   # Number of write row buffer hits
num_act_cmds                   =       391105   # Number of ACT commands
num_pre_cmds                   =       391079   # Number of PRE commands
num_ondemand_pres              =       365601   # Number of ondemend PRE commands
sref_cycles.0                  =            0   # Cyles of rank in SREF mode rank.0
sref_cycles.1                  =            0   # Cyles of rank in SREF mode rank.1
rank_active_cycles.0           =      9574604   # Cyles of rank active rank.0
rank_active_cycles.1           =      9399838   # Cyles of rank active rank.1
all_bank_idle_cycles.0         =       425396   # Cyles of all bank idle in rank rank.0
all_bank_idle_cycles.1         =       600162   # Cyles of all bank idle in rank rank.1
interarrival_latency[-0]       =            0   # Request interarrival latency (cycles)
interarrival_latency[0-9]      =      1711833   # Request interarrival latency (cycles)
interarrival_latency[10-19]    =        27517   # Request interarrival latency (cycles)
interarrival_latency[20-29]    =         3485   # Request interarrival latency (cycles)
interarrival_latency[30-39]    =         2514   # Request interarrival latency (cycles)
interarrival_latency[40-49]    =         2476   # Request interarrival latency (cycles)
interarrival_latency[50-59]    =         2433   # Request interarrival latency (cycles)
interarrival_latency[60-69]    =         1069   # Request interarrival latency (cycles)
interarrival_latency[70-79]    =          782   # Request interarrival latency (cycles)
interarrival_latency[80-89]    =          786   # Request interarrival latency (cycles)
interarrival_latency[90-99]    =          567   # Request interarrival latency (cycles)
interarrival_latency[100-]     =        19409   # Request interarrival latency (cycles)
write_latency[-0]              =            0   # Write cmd latency (cycles)
write_latency[0-19]            =           26   # Write cmd latency (cycles)
write_latency[20-39]           =          155   # Write cmd latency (cycles)
write_latency[40-59]           =          210   # Write cmd latency (cycles)
write_latency[60-79]           =          352   # Write cmd latency (cycles)
write_latency[80-99]           =          531   # Write cmd latency (cycles)
write_latency[100-119]         =          775   # Write cmd latency (cycles)
write_latency[120-139]         =         1110   # Write cmd latency (cycles)
write_latency[140-159]         =         1493   # Write cmd latency (cycles)
write_latency[160-179]         =         1957   # Write cmd latency (cycles)
write_latency[180-199]         =         2400   # Write cmd latency (cycles)
write_latency[200-]            =       326600   # Write cmd latency (cycles)
read_latency[-0]               =            0   # Read request latency (cycles)
read_latency[0-19]             =           12   # Read request latency (cycles)
read_latency[20-39]            =       282703   # Read request latency (cycles)
read_latency[40-59]            =       123154   # Read request latency (cycles)
read_latency[60-79]            =       126286   # Read request latency (cycles)
read_latency[80-99]            =        83989   # Read request latency (cycles)
read_latency[100-119]          =        69829   # Read request latency (cycles)
read_latency[120-139]          =        61440   # Read request latency (cycles)
read_latency[140-159]          =        51127   # Read request latency (cycles)
read_latency[160-179]          =        44986   # Read request latency (cycles)
read_latency[180-199]          =        40655   # Read request latency (cycles)
read_latency[200-]             =       552951   # Read request latency (cycles)
ref_energy                     =  7.04649e+08   # Refresh energy
refb_energy                    =           -0   # Refresh-bank energy
write_energy                   =  1.67536e+09   # Write energy
read_energy                    =  5.79449e+09   # Read energy
act_energy                     =  1.07006e+09   # Activation energy
sref_energy.0                  =            0   # SREF energy rank.0
sref_energy.1                  =            0   # SREF energy rank.1
pre_stb_energy.0               =   2.0419e+08   # Precharge standby energy rank.0
pre_stb_energy.1               =  2.88078e+08   # Precharge standby energy rank.1
act_stb_energy.0               =  5.97455e+09   # Active standby energy rank.0
act_stb_energy.1               =   5.8655e+09   # Active standby energy rank.1
average_read_latency           =      280.991   # Average read request latency (cycles)
average_interarrival           =      5.64057   # Average request interarrival latency (cycles)
total_energy                   =  2.15769e+10   # Total energy (pJ)
average_power                  =      2157.69   # Average power (mW)
average_bandwidth              =      15.1278   # Average bandwidth
###########################################
## Statistics of Channel 1
###########################################
num_srefx_cmds                 =            0   # Number of SREFX commands
num_srefe_cmds                 =            0   # Number of SREFE commands
num_refb_cmds                  =            0   # Number of REFb commands
num_cycles                     =     10000000   # Number of DRAM cycles
epoch_num                      =            7   # Number of epochs
num_write_buf_hits             =            0   # Number of write buffer hits
num_write_cmds                 =       342003   # Number of WRITE/WRITEP commands
num_reads_done                 =      1497667   # Number of read requests issued
hbm_dual_cmds                  =            0   # Number of cycles dual cmds issued
num_ref_cmds                   =         1923   # Number of REF commands
num_read_row_hits              =      1213686   # Number of read row buffer hits
num_read_cmds                  =      1497666   # Number of READ/READP commands
num_writes_done                =       342020   # Number of read requests issued
num_write_row_hits             =       256812   # Number of write row buffer hits
num_act_cmds                   =       373212   # Number of ACT commands
num_pre_cmds                   =       373181   # Number of PRE commands
num_ondemand_pres              =       346426   # Number of ondemend PRE commands
sref_cycles.0                  =            0   # Cyles of rank in SREF mode rank.0
sref_cycles.1                  =            0   # Cyles of rank in SREF mode rank.1
rank_active_cycles.0           =      9502940   # Cyles of rank active rank.0
rank_active_cycles.1           =      9480664   # Cyles of rank active rank.1
all_bank_idle_cycles.0         =       497060   # Cyles of all bank idle in rank rank.0
all_bank_idle_cycles.1         =       519336   # Cyles of all bank idle in rank rank.1
interarrival_latency[-0]       =            0   # Request interarrival latency (cycles)
interarrival_latency[0-9]      =      1780929   # Request interarrival latency (cycles)
interarrival_latency[10-19]    =        25751   # Request interarrival latency (cycles)
interarrival_latency[20-29]    =         3127   # Request interarrival latency (cycles)
interarrival_latency[30-39]    =         2527   # Request interarrival latency (cycles)
interarrival_latency[40-49]    =         2417   # Request interarrival latency (cycles)
interarrival_latency[50-59]    =         2386   # Request interarrival latency (cycles)
interarrival_latency[60-69]    =         1046   # Request interarrival latency (cycles)
interarrival_latency[70-79]    =          778   # Request interarrival latency (cycles)
interarrival_latency[80-89]    =          769   # Request interarrival latency (cycles)
interarrival_latency[90-99]    =          588   # Request interarrival latency (cycles)
interarrival_latency[100-]     =        19405   # Request interarrival latency (cycles)
write_latency[-0]              =            0   # Write cmd latency (cycles)
write_latency[0-19]            =           27   # Write cmd latency (cycles)
write_latency[20-39]           =          179   # Write cmd latency (cycles)
write_latency[40-59]           =          204   # Write cmd latency (cycles)
write_latency[60-79]           =          342   # Write cmd latency (cycles)
write_latency[80-99]           =          525   # Write cmd latency (cycles)
write_latency[100-119]         =          809   # Write cmd latency (cycles)
write_latency[120-139]         =         1145   # Write cmd latency (cycles)
write_latency[140-159]         =         1519   # Write cmd latency (cycles)
write_latency[160-179]         =         1912   # Write cmd latency (cycles)
write_latency[180-199]         =         2578   # Write cmd latency (cycles)
write_latency[200-]            =       332763   # Write cmd latency (cycles)
read_latency[-0]               =            0   # Read request latency (cycles)
read_latency[0-19]             =            6   # Read request latency (cycles)
read_latency[20-39]            =       285533   # Read request latency (cycles)
read_latency[40-59]            =       129103   # Read request latency (cycles)
read_latency[60-79]            =       126200   # Read request latency (cycles)
read_latency[80-99]            =        86415   # Read request latency (cycles)
read_latency[100-119]          =        71772   # Read request latency (cycles)
read_latency[120-139]          =        62206   # Read request latency (cycles)
read_latency[140-159]          =        53543   # Read request latency (cycles)
read_latency[160-179]          =        46948   # Read request latency (cycles)
read_latency[180-199]          =        42007   # Read request latency (cycles)
read_latency[200-]             =       593934   # Read request latency (cycles)
ref_energy                     =  7.04649e+08   # Refresh energy
refb_energy                    =           -0   # Refresh-bank energy
write_energy                   =  1.70728e+09   # Write energy
read_energy                    =  6.03859e+09   # Read energy
act_energy                     =  1.02111e+09   # Activation energy
sref_energy.0                  =            0   # SREF energy rank.0
sref_energy.1                  =            0   # SREF energy rank.1
pre_stb_energy.0               =  2.38589e+08   # Precharge standby energy rank.0
pre_stb_energy.1               =  2.49281e+08   # Precharge standby energy rank.1
act_stb_energy.0               =  5.92983e+09   # Active standby energy rank.0
act_stb_energy.1               =  5.91593e+09   # Active standby energy rank.1
average_read_latency           =      277.125   # Average read request latency (cycles)
average_interarrival           =       5.4356   # Average request interarrival latency (cycles)
total_energy                   =  2.18053e+10   # Total energy (pJ)
average_power                  =      2180.53   # Average power (mW)
average_bandwidth              =      15.6987   # Average bandwidth
