

================================================================
== Vitis HLS Report for 'my_prj'
================================================================
* Date:           Fri Sep 19 13:38:25 2025

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        my_prj
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  5.00 ns|  3.611 ns|     1.35 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+---------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max    | min | max |   Type  |
    +---------+---------+-----------+-----------+-----+-----+---------+
    |        8|        8|  40.000 ns|  40.000 ns|    1|    1|      yes|
    +---------+---------+-----------+-----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        +-------------------------------------------------------------------------+--------------------------------------------------------------+---------+---------+-----------+-----------+-----+-----+---------+
        |                                                                         |                                                              |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
        |                                 Instance                                |                            Module                            |   min   |   max   |    min    |    max    | min | max |   Type  |
        +-------------------------------------------------------------------------+--------------------------------------------------------------+---------+---------+-----------+-----------+-----+-----+---------+
        |grp_decision_function_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_18_fu_151  |decision_function_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_18  |        4|        4|  20.000 ns|  20.000 ns|    1|    1|      yes|
        |grp_decision_function_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_17_fu_169  |decision_function_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_17  |        4|        4|  20.000 ns|  20.000 ns|    1|    1|      yes|
        |grp_decision_function_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_7_fu_189   |decision_function_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_7   |        4|        4|  20.000 ns|  20.000 ns|    1|    1|      yes|
        |grp_decision_function_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_6_fu_207   |decision_function_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_6   |        4|        4|  20.000 ns|  20.000 ns|    1|    1|      yes|
        |grp_decision_function_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_5_fu_223   |decision_function_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_5   |        4|        4|  20.000 ns|  20.000 ns|    1|    1|      yes|
        |grp_decision_function_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_4_fu_243   |decision_function_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_4   |        4|        4|  20.000 ns|  20.000 ns|    1|    1|      yes|
        |grp_decision_function_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_3_fu_261   |decision_function_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_3   |        4|        4|  20.000 ns|  20.000 ns|    1|    1|      yes|
        |grp_decision_function_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_2_fu_279   |decision_function_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_2   |        3|        3|  15.000 ns|  15.000 ns|    1|    1|      yes|
        |grp_decision_function_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_1_fu_295   |decision_function_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_1   |        4|        4|  20.000 ns|  20.000 ns|    1|    1|      yes|
        |grp_decision_function_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_s_fu_315   |decision_function_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_s   |        4|        4|  20.000 ns|  20.000 ns|    1|    1|      yes|
        |grp_decision_function_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_16_fu_333  |decision_function_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_16  |        3|        3|  15.000 ns|  15.000 ns|    1|    1|      yes|
        |grp_decision_function_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_15_fu_351  |decision_function_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_15  |        4|        4|  20.000 ns|  20.000 ns|    1|    1|      yes|
        |grp_decision_function_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_14_fu_373  |decision_function_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_14  |        4|        4|  20.000 ns|  20.000 ns|    1|    1|      yes|
        |grp_decision_function_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_13_fu_391  |decision_function_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_13  |        4|        4|  20.000 ns|  20.000 ns|    1|    1|      yes|
        |grp_decision_function_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_12_fu_411  |decision_function_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_12  |        4|        4|  20.000 ns|  20.000 ns|    1|    1|      yes|
        |grp_decision_function_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_11_fu_427  |decision_function_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_11  |        3|        3|  15.000 ns|  15.000 ns|    1|    1|      yes|
        |grp_decision_function_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_10_fu_443  |decision_function_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_10  |        3|        3|  15.000 ns|  15.000 ns|    1|    1|      yes|
        |grp_decision_function_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_9_fu_463   |decision_function_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_9   |        3|        3|  15.000 ns|  15.000 ns|    1|    1|      yes|
        |grp_decision_function_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_8_fu_481   |decision_function_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_8   |        3|        3|  15.000 ns|  15.000 ns|    1|    1|      yes|
        +-------------------------------------------------------------------------+--------------------------------------------------------------+---------+---------+-----------+-----------+-----+-----+---------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|    272|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    -|   10315|  13543|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       -|      -|    -|
|Register         |        -|    -|     365|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    0|   10680|  13815|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    0|      10|     25|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +-------------------------------------------------------------------------+--------------------------------------------------------------+---------+----+-----+-----+-----+
    |                                 Instance                                |                            Module                            | BRAM_18K| DSP|  FF | LUT | URAM|
    +-------------------------------------------------------------------------+--------------------------------------------------------------+---------+----+-----+-----+-----+
    |grp_decision_function_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_1_fu_295   |decision_function_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_1   |        0|   0|  705|  810|    0|
    |grp_decision_function_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_10_fu_443  |decision_function_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_10  |        0|   0|  386|  652|    0|
    |grp_decision_function_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_11_fu_427  |decision_function_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_11  |        0|   0|  205|  378|    0|
    |grp_decision_function_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_12_fu_411  |decision_function_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_12  |        0|   0|  671|  814|    0|
    |grp_decision_function_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_13_fu_391  |decision_function_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_13  |        0|   0|  706|  839|    0|
    |grp_decision_function_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_14_fu_373  |decision_function_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_14  |        0|   0|  558|  728|    0|
    |grp_decision_function_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_15_fu_351  |decision_function_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_15  |        0|   0|  724|  839|    0|
    |grp_decision_function_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_16_fu_333  |decision_function_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_16  |        0|   0|  233|  496|    0|
    |grp_decision_function_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_17_fu_169  |decision_function_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_17  |        0|   0|  707|  839|    0|
    |grp_decision_function_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_18_fu_151  |decision_function_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_18  |        0|   0|  689|  839|    0|
    |grp_decision_function_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_2_fu_279   |decision_function_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_2   |        0|   0|  349|  639|    0|
    |grp_decision_function_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_3_fu_261   |decision_function_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_3   |        0|   0|  688|  828|    0|
    |grp_decision_function_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_4_fu_243   |decision_function_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_4   |        0|   0|  688|  839|    0|
    |grp_decision_function_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_5_fu_223   |decision_function_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_5   |        0|   0|  645|  783|    0|
    |grp_decision_function_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_6_fu_207   |decision_function_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_6   |        0|   0|  484|  756|    0|
    |grp_decision_function_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_7_fu_189   |decision_function_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_7   |        0|   0|  688|  839|    0|
    |grp_decision_function_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_8_fu_481   |decision_function_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_8   |        0|   0|  272|  391|    0|
    |grp_decision_function_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_9_fu_463   |decision_function_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_9   |        0|   0|  295|  515|    0|
    |grp_decision_function_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_s_fu_315   |decision_function_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_s   |        0|   0|  622|  719|    0|
    +-------------------------------------------------------------------------+--------------------------------------------------------------+---------+----+-----+-----+-----+
    |Total                                                                    |                                                              |        0|   0|10315|13543|    0|
    +-------------------------------------------------------------------------+--------------------------------------------------------------+---------+----+-----+-----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-----------------------+----------+----+---+----+------------+------------+
    |     Variable Name     | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------------+----------+----+---+----+------------+------------+
    |add_ln36_10_fu_620_p2  |         +|   0|  0|  14|          13|          13|
    |add_ln36_11_fu_679_p2  |         +|   0|  0|  17|          14|          14|
    |add_ln36_12_fu_626_p2  |         +|   0|  0|  12|          12|          12|
    |add_ln36_13_fu_632_p2  |         +|   0|  0|  12|          12|          12|
    |add_ln36_14_fu_642_p2  |         +|   0|  0|  14|          13|          13|
    |add_ln36_15_fu_695_p2  |         +|   0|  0|  17|          14|          14|
    |add_ln36_16_fu_705_p2  |         +|   0|  0|  20|          15|          15|
    |add_ln36_17_fu_717_p2  |         +|   0|  0|  23|          16|          16|
    |add_ln36_1_fu_527_p2   |         +|   0|  0|  12|          12|          12|
    |add_ln36_2_fu_537_p2   |         +|   0|  0|  14|          13|          13|
    |add_ln36_3_fu_588_p2   |         +|   0|  0|  14|          13|          13|
    |add_ln36_4_fu_594_p2   |         +|   0|  0|  12|          12|          12|
    |add_ln36_5_fu_604_p2   |         +|   0|  0|  14|          13|          13|
    |add_ln36_6_fu_657_p2   |         +|   0|  0|  17|          14|          14|
    |add_ln36_7_fu_667_p2   |         +|   0|  0|  20|          15|          15|
    |add_ln36_8_fu_543_p2   |         +|   0|  0|  14|          13|          13|
    |add_ln36_9_fu_610_p2   |         +|   0|  0|  12|          12|          12|
    |add_ln36_fu_517_p2     |         +|   0|  0|  12|          12|          12|
    |ap_enable_pp0          |       xor|   0|  0|   2|           1|           2|
    +-----------------------+----------+----+---+----+------------+------------+
    |Total                  |          |   0|  0| 272|         239|         240|
    +-----------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    N/A

    * Register: 
    +----------------------------------+----+----+-----+-----------+
    |               Name               | FF | LUT| Bits| Const Bits|
    +----------------------------------+----+----+-----+-----------+
    |add_ln36_10_reg_1008              |  13|   0|   13|          0|
    |add_ln36_12_reg_1013              |  12|   0|   12|          0|
    |add_ln36_14_reg_1018              |  13|   0|   13|          0|
    |add_ln36_16_reg_1028              |  15|   0|   15|          0|
    |add_ln36_2_reg_988                |  13|   0|   13|          0|
    |add_ln36_2_reg_988_pp0_iter6_reg  |  13|   0|   13|          0|
    |add_ln36_3_reg_998                |  13|   0|   13|          0|
    |add_ln36_5_reg_1003               |  13|   0|   13|          0|
    |add_ln36_7_reg_1023               |  15|   0|   15|          0|
    |add_ln36_8_reg_993                |  13|   0|   13|          0|
    |add_ln36_8_reg_993_pp0_iter6_reg  |  13|   0|   13|          0|
    |ap_CS_fsm                         |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter5           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter6           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter7           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter8           |   1|   0|    1|          0|
    |scores_10_reg_968                 |  11|   0|   11|          0|
    |scores_11_reg_973                 |  11|   0|   11|          0|
    |scores_12_reg_978                 |  11|   0|   11|          0|
    |scores_13_reg_983                 |  11|   0|   11|          0|
    |scores_14_reg_913                 |  11|   0|   11|          0|
    |scores_14_reg_913_pp0_iter5_reg   |  11|   0|   11|          0|
    |scores_15_reg_918                 |  11|   0|   11|          0|
    |scores_16_reg_923                 |  11|   0|   11|          0|
    |scores_17_reg_928                 |  11|   0|   11|          0|
    |scores_18_reg_908                 |  11|   0|   11|          0|
    |scores_18_reg_908_pp0_iter5_reg   |  11|   0|   11|          0|
    |scores_2_reg_933                  |  11|   0|   11|          0|
    |scores_3_reg_938                  |  11|   0|   11|          0|
    |scores_4_reg_943                  |  12|   0|   12|          0|
    |scores_5_reg_948                  |  11|   0|   11|          0|
    |scores_6_reg_953                  |  11|   0|   11|          0|
    |scores_7_reg_903                  |  11|   0|   11|          0|
    |scores_8_reg_958                  |  11|   0|   11|          0|
    |scores_9_reg_963                  |  11|   0|   11|          0|
    +----------------------------------+----+----+-----+-----------+
    |Total                             | 365|   0|  365|          0|
    +----------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------+-----+-----+------------+--------------+--------------+
|    RTL Ports   | Dir | Bits|  Protocol  | Source Object|    C Type    |
+----------------+-----+-----+------------+--------------+--------------+
|ap_clk          |   in|    1|  ap_ctrl_hs|        my_prj|  return value|
|ap_rst          |   in|    1|  ap_ctrl_hs|        my_prj|  return value|
|ap_start        |   in|    1|  ap_ctrl_hs|        my_prj|  return value|
|ap_done         |  out|    1|  ap_ctrl_hs|        my_prj|  return value|
|ap_idle         |  out|    1|  ap_ctrl_hs|        my_prj|  return value|
|ap_ready        |  out|    1|  ap_ctrl_hs|        my_prj|  return value|
|x_0             |   in|   18|     ap_none|           x_0|       pointer|
|x_1             |   in|   18|     ap_none|           x_1|       pointer|
|x_2             |   in|   18|     ap_none|           x_2|       pointer|
|x_3             |   in|   18|     ap_none|           x_3|       pointer|
|x_4             |   in|   18|     ap_none|           x_4|       pointer|
|x_5             |   in|   18|     ap_none|           x_5|       pointer|
|x_6             |   in|   18|     ap_none|           x_6|       pointer|
|x_7             |   in|   18|     ap_none|           x_7|       pointer|
|x_8             |   in|   18|     ap_none|           x_8|       pointer|
|x_9             |   in|   18|     ap_none|           x_9|       pointer|
|score_0         |  out|   18|      ap_vld|       score_0|       pointer|
|score_0_ap_vld  |  out|    1|      ap_vld|       score_0|       pointer|
|score_1         |   in|   18|     ap_none|       score_1|       pointer|
+----------------+-----+-----+------------+--------------+--------------+

