 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 20
Design : newMAC_v4
Version: T-2022.03-SP5
Date   : Fri Jan 30 00:25:42 2026
****************************************

Operating Conditions: WCCOM   Library: tcbn65lphvtwc_ccs
Wire Load Model Mode: segmented

  Startpoint: data_valid (input port clocked by clk)
  Endpoint: output_result_reg[17]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  newMAC_v4          ZeroWireload          tcbn65lphvtwc_ccs
  inputGen           ZeroWireload          tcbn65lphvtwc_ccs
  action_arbiter     ZeroWireload          tcbn65lphvtwc_ccs
  ADDER_v3           ZeroWireload          tcbn65lphvtwc_ccs
  MULTIPLIER_V1      ZeroWireload          tcbn65lphvtwc_ccs

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    2.00       2.00 r
  data_valid (in)                                         0.00       2.00 r
  u_inputGen/data_valid (inputGen)                        0.00       2.00 r
  u_inputGen/U7/Z (CKAN2D0HVT)                            0.21       2.21 r
  u_inputGen/U8/ZN (AOI22D0HVT)                           0.17       2.37 f
  u_inputGen/U9/ZN (AOI31D0HVT)                           0.29       2.66 r
  u_inputGen/weight_idx[1] (inputGen)                     0.00       2.66 r
  u_action_arbiter/weight[1] (action_arbiter)             0.00       2.66 r
  u_action_arbiter/U5/ZN (INVD0HVT)                       0.17       2.83 f
  u_action_arbiter/U1/ZN (AOI22D0HVT)                     0.18       3.01 r
  u_action_arbiter/U9/ZN (OAI221D0HVT)                    0.33       3.35 f
  u_action_arbiter/U10/Z (AO221D0HVT)                     1.01       4.35 f
  u_action_arbiter/MUL (action_arbiter)                   0.00       4.35 f
  u_MULTIPLIER_V1/MUL_EN (MULTIPLIER_V1)                  0.00       4.35 f
  u_MULTIPLIER_V1/U43/ZN (CKND2D0HVT)                     0.78       5.13 r
  u_MULTIPLIER_V1/U44/ZN (INVD0HVT)                       0.54       5.67 f
  u_MULTIPLIER_V1/U48/ZN (AOI33D0HVT)                     0.80       6.48 r
  u_MULTIPLIER_V1/U51/ZN (OAI22D0HVT)                     0.44       6.92 f
  u_MULTIPLIER_V1/U55/ZN (CKND2D0HVT)                     0.27       7.19 r
  u_MULTIPLIER_V1/U116/ZN (OAI21D0HVT)                    0.21       7.40 f
  u_MULTIPLIER_V1/intadd_1/U15/CO (FA1D0HVT)              0.55       7.95 f
  u_MULTIPLIER_V1/intadd_1/U14/CO (FA1D0HVT)              0.27       8.22 f
  u_MULTIPLIER_V1/intadd_1/U13/CO (FA1D0HVT)              0.27       8.49 f
  u_MULTIPLIER_V1/intadd_1/U12/CO (FA1D0HVT)              0.27       8.75 f
  u_MULTIPLIER_V1/intadd_1/U11/CO (FA1D0HVT)              0.27       9.02 f
  u_MULTIPLIER_V1/intadd_1/U10/CO (FA1D0HVT)              0.27       9.28 f
  u_MULTIPLIER_V1/intadd_1/U9/CO (FA1D0HVT)               0.27       9.55 f
  u_MULTIPLIER_V1/intadd_1/U8/CO (FA1D0HVT)               0.27       9.81 f
  u_MULTIPLIER_V1/intadd_1/U7/CO (FA1D0HVT)               0.27      10.08 f
  u_MULTIPLIER_V1/intadd_1/U6/CO (FA1D0HVT)               0.27      10.35 f
  u_MULTIPLIER_V1/intadd_1/U5/CO (FA1D0HVT)               0.27      10.61 f
  u_MULTIPLIER_V1/intadd_1/U4/CO (FA1D0HVT)               0.27      10.88 f
  u_MULTIPLIER_V1/intadd_1/U3/CO (FA1D0HVT)               0.27      11.14 f
  u_MULTIPLIER_V1/intadd_1/U2/S (FA1D0HVT)                0.27      11.42 f
  u_MULTIPLIER_V1/U23/ZN (INVD0HVT)                       0.08      11.49 r
  u_MULTIPLIER_V1/MUL_RESULT[16] (MULTIPLIER_V1)          0.00      11.49 r
  u_ADDER_v3/ADD_OP_B[16] (ADDER_v3)                      0.00      11.49 r
  u_ADDER_v3/U34/Z (CKAN2D0HVT)                           0.22      11.71 r
  u_ADDER_v3/intadd_2/U2/CO (FA1D0HVT)                    0.46      12.17 r
  u_ADDER_v3/U40/ZN (XNR2D0HVT)                           0.26      12.44 r
  u_ADDER_v3/ADD_RESULT[17] (ADDER_v3)                    0.00      12.44 r
  U101/ZN (INR2D0HVT)                                     0.20      12.64 r
  output_result_reg[17]/D (DFCNQD1HVT)                    0.00      12.64 r
  data arrival time                                                 12.64

  clock clk (rise edge)                                  25.00      25.00
  clock network delay (ideal)                             0.00      25.00
  clock uncertainty                                      -0.20      24.80
  output_result_reg[17]/CP (DFCNQD1HVT)                   0.00      24.80 r
  library setup time                                     -0.14      24.66
  data required time                                                24.66
  --------------------------------------------------------------------------
  data required time                                                24.66
  data arrival time                                                -12.64
  --------------------------------------------------------------------------
  slack (MET)                                                       12.02


  Startpoint: data_valid (input port clocked by clk)
  Endpoint: output_result_reg[16]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  newMAC_v4          ZeroWireload          tcbn65lphvtwc_ccs
  inputGen           ZeroWireload          tcbn65lphvtwc_ccs
  action_arbiter     ZeroWireload          tcbn65lphvtwc_ccs
  ADDER_v3           ZeroWireload          tcbn65lphvtwc_ccs
  MULTIPLIER_V1      ZeroWireload          tcbn65lphvtwc_ccs

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    2.00       2.00 r
  data_valid (in)                                         0.00       2.00 r
  u_inputGen/data_valid (inputGen)                        0.00       2.00 r
  u_inputGen/U7/Z (CKAN2D0HVT)                            0.21       2.21 r
  u_inputGen/U8/ZN (AOI22D0HVT)                           0.17       2.37 f
  u_inputGen/U9/ZN (AOI31D0HVT)                           0.29       2.66 r
  u_inputGen/weight_idx[1] (inputGen)                     0.00       2.66 r
  u_action_arbiter/weight[1] (action_arbiter)             0.00       2.66 r
  u_action_arbiter/U5/ZN (INVD0HVT)                       0.17       2.83 f
  u_action_arbiter/U1/ZN (AOI22D0HVT)                     0.18       3.01 r
  u_action_arbiter/U9/ZN (OAI221D0HVT)                    0.33       3.35 f
  u_action_arbiter/U10/Z (AO221D0HVT)                     1.01       4.35 f
  u_action_arbiter/MUL (action_arbiter)                   0.00       4.35 f
  u_MULTIPLIER_V1/MUL_EN (MULTIPLIER_V1)                  0.00       4.35 f
  u_MULTIPLIER_V1/U43/ZN (CKND2D0HVT)                     0.78       5.13 r
  u_MULTIPLIER_V1/U44/ZN (INVD0HVT)                       0.54       5.67 f
  u_MULTIPLIER_V1/U48/ZN (AOI33D0HVT)                     0.80       6.48 r
  u_MULTIPLIER_V1/U51/ZN (OAI22D0HVT)                     0.44       6.92 f
  u_MULTIPLIER_V1/U55/ZN (CKND2D0HVT)                     0.27       7.19 r
  u_MULTIPLIER_V1/U116/ZN (OAI21D0HVT)                    0.21       7.40 f
  u_MULTIPLIER_V1/intadd_1/U15/CO (FA1D0HVT)              0.55       7.95 f
  u_MULTIPLIER_V1/intadd_1/U14/CO (FA1D0HVT)              0.27       8.22 f
  u_MULTIPLIER_V1/intadd_1/U13/CO (FA1D0HVT)              0.27       8.49 f
  u_MULTIPLIER_V1/intadd_1/U12/CO (FA1D0HVT)              0.27       8.75 f
  u_MULTIPLIER_V1/intadd_1/U11/CO (FA1D0HVT)              0.27       9.02 f
  u_MULTIPLIER_V1/intadd_1/U10/CO (FA1D0HVT)              0.27       9.28 f
  u_MULTIPLIER_V1/intadd_1/U9/CO (FA1D0HVT)               0.27       9.55 f
  u_MULTIPLIER_V1/intadd_1/U8/CO (FA1D0HVT)               0.27       9.81 f
  u_MULTIPLIER_V1/intadd_1/U7/CO (FA1D0HVT)               0.27      10.08 f
  u_MULTIPLIER_V1/intadd_1/U6/CO (FA1D0HVT)               0.27      10.35 f
  u_MULTIPLIER_V1/intadd_1/U5/CO (FA1D0HVT)               0.27      10.61 f
  u_MULTIPLIER_V1/intadd_1/U4/CO (FA1D0HVT)               0.27      10.88 f
  u_MULTIPLIER_V1/intadd_1/U3/S (FA1D0HVT)                0.27      11.15 f
  u_MULTIPLIER_V1/U22/ZN (INVD0HVT)                       0.08      11.23 r
  u_MULTIPLIER_V1/MUL_RESULT[15] (MULTIPLIER_V1)          0.00      11.23 r
  u_ADDER_v3/ADD_OP_B[15] (ADDER_v3)                      0.00      11.23 r
  u_ADDER_v3/U32/Z (CKAN2D0HVT)                           0.22      11.45 r
  u_ADDER_v3/intadd_2/U3/CO (FA1D0HVT)                    0.44      11.89 r
  u_ADDER_v3/intadd_2/U2/S (FA1D0HVT)                     0.31      12.20 r
  u_ADDER_v3/ADD_RESULT[16] (ADDER_v3)                    0.00      12.20 r
  U100/ZN (INR2D0HVT)                                     0.20      12.41 r
  output_result_reg[16]/D (DFCNQD1HVT)                    0.00      12.41 r
  data arrival time                                                 12.41

  clock clk (rise edge)                                  25.00      25.00
  clock network delay (ideal)                             0.00      25.00
  clock uncertainty                                      -0.20      24.80
  output_result_reg[16]/CP (DFCNQD1HVT)                   0.00      24.80 r
  library setup time                                     -0.14      24.66
  data required time                                                24.66
  --------------------------------------------------------------------------
  data required time                                                24.66
  data arrival time                                                -12.41
  --------------------------------------------------------------------------
  slack (MET)                                                       12.25


  Startpoint: data_valid (input port clocked by clk)
  Endpoint: output_result_reg[15]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  newMAC_v4          ZeroWireload          tcbn65lphvtwc_ccs
  inputGen           ZeroWireload          tcbn65lphvtwc_ccs
  action_arbiter     ZeroWireload          tcbn65lphvtwc_ccs
  ADDER_v3           ZeroWireload          tcbn65lphvtwc_ccs
  MULTIPLIER_V1      ZeroWireload          tcbn65lphvtwc_ccs

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    2.00       2.00 r
  data_valid (in)                                         0.00       2.00 r
  u_inputGen/data_valid (inputGen)                        0.00       2.00 r
  u_inputGen/U7/Z (CKAN2D0HVT)                            0.21       2.21 r
  u_inputGen/U8/ZN (AOI22D0HVT)                           0.17       2.37 f
  u_inputGen/U9/ZN (AOI31D0HVT)                           0.29       2.66 r
  u_inputGen/weight_idx[1] (inputGen)                     0.00       2.66 r
  u_action_arbiter/weight[1] (action_arbiter)             0.00       2.66 r
  u_action_arbiter/U5/ZN (INVD0HVT)                       0.17       2.83 f
  u_action_arbiter/U1/ZN (AOI22D0HVT)                     0.18       3.01 r
  u_action_arbiter/U9/ZN (OAI221D0HVT)                    0.33       3.35 f
  u_action_arbiter/U10/Z (AO221D0HVT)                     1.01       4.35 f
  u_action_arbiter/MUL (action_arbiter)                   0.00       4.35 f
  u_MULTIPLIER_V1/MUL_EN (MULTIPLIER_V1)                  0.00       4.35 f
  u_MULTIPLIER_V1/U43/ZN (CKND2D0HVT)                     0.78       5.13 r
  u_MULTIPLIER_V1/U44/ZN (INVD0HVT)                       0.54       5.67 f
  u_MULTIPLIER_V1/U48/ZN (AOI33D0HVT)                     0.80       6.48 r
  u_MULTIPLIER_V1/U51/ZN (OAI22D0HVT)                     0.44       6.92 f
  u_MULTIPLIER_V1/U55/ZN (CKND2D0HVT)                     0.27       7.19 r
  u_MULTIPLIER_V1/U116/ZN (OAI21D0HVT)                    0.21       7.40 f
  u_MULTIPLIER_V1/intadd_1/U15/CO (FA1D0HVT)              0.55       7.95 f
  u_MULTIPLIER_V1/intadd_1/U14/CO (FA1D0HVT)              0.27       8.22 f
  u_MULTIPLIER_V1/intadd_1/U13/CO (FA1D0HVT)              0.27       8.49 f
  u_MULTIPLIER_V1/intadd_1/U12/CO (FA1D0HVT)              0.27       8.75 f
  u_MULTIPLIER_V1/intadd_1/U11/CO (FA1D0HVT)              0.27       9.02 f
  u_MULTIPLIER_V1/intadd_1/U10/CO (FA1D0HVT)              0.27       9.28 f
  u_MULTIPLIER_V1/intadd_1/U9/CO (FA1D0HVT)               0.27       9.55 f
  u_MULTIPLIER_V1/intadd_1/U8/CO (FA1D0HVT)               0.27       9.81 f
  u_MULTIPLIER_V1/intadd_1/U7/CO (FA1D0HVT)               0.27      10.08 f
  u_MULTIPLIER_V1/intadd_1/U6/CO (FA1D0HVT)               0.27      10.35 f
  u_MULTIPLIER_V1/intadd_1/U5/CO (FA1D0HVT)               0.27      10.61 f
  u_MULTIPLIER_V1/intadd_1/U4/S (FA1D0HVT)                0.27      10.88 f
  u_MULTIPLIER_V1/U21/ZN (INVD0HVT)                       0.08      10.96 r
  u_MULTIPLIER_V1/MUL_RESULT[14] (MULTIPLIER_V1)          0.00      10.96 r
  u_ADDER_v3/ADD_OP_B[14] (ADDER_v3)                      0.00      10.96 r
  u_ADDER_v3/U31/Z (CKAN2D0HVT)                           0.22      11.18 r
  u_ADDER_v3/intadd_2/U4/CO (FA1D0HVT)                    0.44      11.63 r
  u_ADDER_v3/intadd_2/U3/S (FA1D0HVT)                     0.31      11.94 r
  u_ADDER_v3/ADD_RESULT[15] (ADDER_v3)                    0.00      11.94 r
  U99/ZN (INR2D0HVT)                                      0.20      12.14 r
  output_result_reg[15]/D (DFCNQD1HVT)                    0.00      12.14 r
  data arrival time                                                 12.14

  clock clk (rise edge)                                  25.00      25.00
  clock network delay (ideal)                             0.00      25.00
  clock uncertainty                                      -0.20      24.80
  output_result_reg[15]/CP (DFCNQD1HVT)                   0.00      24.80 r
  library setup time                                     -0.14      24.66
  data required time                                                24.66
  --------------------------------------------------------------------------
  data required time                                                24.66
  data arrival time                                                -12.14
  --------------------------------------------------------------------------
  slack (MET)                                                       12.52


  Startpoint: data_valid (input port clocked by clk)
  Endpoint: output_result_reg[14]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  newMAC_v4          ZeroWireload          tcbn65lphvtwc_ccs
  inputGen           ZeroWireload          tcbn65lphvtwc_ccs
  action_arbiter     ZeroWireload          tcbn65lphvtwc_ccs
  ADDER_v3           ZeroWireload          tcbn65lphvtwc_ccs
  MULTIPLIER_V1      ZeroWireload          tcbn65lphvtwc_ccs

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    2.00       2.00 r
  data_valid (in)                                         0.00       2.00 r
  u_inputGen/data_valid (inputGen)                        0.00       2.00 r
  u_inputGen/U7/Z (CKAN2D0HVT)                            0.21       2.21 r
  u_inputGen/U8/ZN (AOI22D0HVT)                           0.17       2.37 f
  u_inputGen/U9/ZN (AOI31D0HVT)                           0.29       2.66 r
  u_inputGen/weight_idx[1] (inputGen)                     0.00       2.66 r
  u_action_arbiter/weight[1] (action_arbiter)             0.00       2.66 r
  u_action_arbiter/U5/ZN (INVD0HVT)                       0.17       2.83 f
  u_action_arbiter/U1/ZN (AOI22D0HVT)                     0.18       3.01 r
  u_action_arbiter/U9/ZN (OAI221D0HVT)                    0.33       3.35 f
  u_action_arbiter/U10/Z (AO221D0HVT)                     1.01       4.35 f
  u_action_arbiter/MUL (action_arbiter)                   0.00       4.35 f
  u_MULTIPLIER_V1/MUL_EN (MULTIPLIER_V1)                  0.00       4.35 f
  u_MULTIPLIER_V1/U43/ZN (CKND2D0HVT)                     0.78       5.13 r
  u_MULTIPLIER_V1/U44/ZN (INVD0HVT)                       0.54       5.67 f
  u_MULTIPLIER_V1/U48/ZN (AOI33D0HVT)                     0.80       6.48 r
  u_MULTIPLIER_V1/U51/ZN (OAI22D0HVT)                     0.44       6.92 f
  u_MULTIPLIER_V1/U55/ZN (CKND2D0HVT)                     0.27       7.19 r
  u_MULTIPLIER_V1/U116/ZN (OAI21D0HVT)                    0.21       7.40 f
  u_MULTIPLIER_V1/intadd_1/U15/CO (FA1D0HVT)              0.55       7.95 f
  u_MULTIPLIER_V1/intadd_1/U14/CO (FA1D0HVT)              0.27       8.22 f
  u_MULTIPLIER_V1/intadd_1/U13/CO (FA1D0HVT)              0.27       8.49 f
  u_MULTIPLIER_V1/intadd_1/U12/CO (FA1D0HVT)              0.27       8.75 f
  u_MULTIPLIER_V1/intadd_1/U11/CO (FA1D0HVT)              0.27       9.02 f
  u_MULTIPLIER_V1/intadd_1/U10/CO (FA1D0HVT)              0.27       9.28 f
  u_MULTIPLIER_V1/intadd_1/U9/CO (FA1D0HVT)               0.27       9.55 f
  u_MULTIPLIER_V1/intadd_1/U8/CO (FA1D0HVT)               0.27       9.81 f
  u_MULTIPLIER_V1/intadd_1/U7/CO (FA1D0HVT)               0.27      10.08 f
  u_MULTIPLIER_V1/intadd_1/U6/CO (FA1D0HVT)               0.27      10.35 f
  u_MULTIPLIER_V1/intadd_1/U5/S (FA1D0HVT)                0.27      10.62 f
  u_MULTIPLIER_V1/U20/ZN (INVD0HVT)                       0.08      10.69 r
  u_MULTIPLIER_V1/MUL_RESULT[13] (MULTIPLIER_V1)          0.00      10.69 r
  u_ADDER_v3/ADD_OP_B[13] (ADDER_v3)                      0.00      10.69 r
  u_ADDER_v3/U29/Z (CKAN2D0HVT)                           0.22      10.92 r
  u_ADDER_v3/intadd_2/U5/CO (FA1D0HVT)                    0.44      11.36 r
  u_ADDER_v3/intadd_2/U4/S (FA1D0HVT)                     0.31      11.67 r
  u_ADDER_v3/ADD_RESULT[14] (ADDER_v3)                    0.00      11.67 r
  U98/ZN (INR2D0HVT)                                      0.20      11.88 r
  output_result_reg[14]/D (DFCNQD1HVT)                    0.00      11.88 r
  data arrival time                                                 11.88

  clock clk (rise edge)                                  25.00      25.00
  clock network delay (ideal)                             0.00      25.00
  clock uncertainty                                      -0.20      24.80
  output_result_reg[14]/CP (DFCNQD1HVT)                   0.00      24.80 r
  library setup time                                     -0.14      24.66
  data required time                                                24.66
  --------------------------------------------------------------------------
  data required time                                                24.66
  data arrival time                                                -11.88
  --------------------------------------------------------------------------
  slack (MET)                                                       12.78


  Startpoint: data_valid (input port clocked by clk)
  Endpoint: output_result_reg[13]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  newMAC_v4          ZeroWireload          tcbn65lphvtwc_ccs
  inputGen           ZeroWireload          tcbn65lphvtwc_ccs
  action_arbiter     ZeroWireload          tcbn65lphvtwc_ccs
  ADDER_v3           ZeroWireload          tcbn65lphvtwc_ccs
  MULTIPLIER_V1      ZeroWireload          tcbn65lphvtwc_ccs

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    2.00       2.00 r
  data_valid (in)                                         0.00       2.00 r
  u_inputGen/data_valid (inputGen)                        0.00       2.00 r
  u_inputGen/U7/Z (CKAN2D0HVT)                            0.21       2.21 r
  u_inputGen/U8/ZN (AOI22D0HVT)                           0.17       2.37 f
  u_inputGen/U9/ZN (AOI31D0HVT)                           0.29       2.66 r
  u_inputGen/weight_idx[1] (inputGen)                     0.00       2.66 r
  u_action_arbiter/weight[1] (action_arbiter)             0.00       2.66 r
  u_action_arbiter/U5/ZN (INVD0HVT)                       0.17       2.83 f
  u_action_arbiter/U1/ZN (AOI22D0HVT)                     0.18       3.01 r
  u_action_arbiter/U9/ZN (OAI221D0HVT)                    0.33       3.35 f
  u_action_arbiter/U10/Z (AO221D0HVT)                     1.01       4.35 f
  u_action_arbiter/MUL (action_arbiter)                   0.00       4.35 f
  u_MULTIPLIER_V1/MUL_EN (MULTIPLIER_V1)                  0.00       4.35 f
  u_MULTIPLIER_V1/U43/ZN (CKND2D0HVT)                     0.78       5.13 r
  u_MULTIPLIER_V1/U44/ZN (INVD0HVT)                       0.54       5.67 f
  u_MULTIPLIER_V1/U48/ZN (AOI33D0HVT)                     0.80       6.48 r
  u_MULTIPLIER_V1/U51/ZN (OAI22D0HVT)                     0.44       6.92 f
  u_MULTIPLIER_V1/U55/ZN (CKND2D0HVT)                     0.27       7.19 r
  u_MULTIPLIER_V1/U116/ZN (OAI21D0HVT)                    0.21       7.40 f
  u_MULTIPLIER_V1/intadd_1/U15/CO (FA1D0HVT)              0.55       7.95 f
  u_MULTIPLIER_V1/intadd_1/U14/CO (FA1D0HVT)              0.27       8.22 f
  u_MULTIPLIER_V1/intadd_1/U13/CO (FA1D0HVT)              0.27       8.49 f
  u_MULTIPLIER_V1/intadd_1/U12/CO (FA1D0HVT)              0.27       8.75 f
  u_MULTIPLIER_V1/intadd_1/U11/CO (FA1D0HVT)              0.27       9.02 f
  u_MULTIPLIER_V1/intadd_1/U10/CO (FA1D0HVT)              0.27       9.28 f
  u_MULTIPLIER_V1/intadd_1/U9/CO (FA1D0HVT)               0.27       9.55 f
  u_MULTIPLIER_V1/intadd_1/U8/CO (FA1D0HVT)               0.27       9.81 f
  u_MULTIPLIER_V1/intadd_1/U7/CO (FA1D0HVT)               0.27      10.08 f
  u_MULTIPLIER_V1/intadd_1/U6/S (FA1D0HVT)                0.27      10.35 f
  u_MULTIPLIER_V1/U19/ZN (INVD0HVT)                       0.08      10.43 r
  u_MULTIPLIER_V1/MUL_RESULT[12] (MULTIPLIER_V1)          0.00      10.43 r
  u_ADDER_v3/ADD_OP_B[12] (ADDER_v3)                      0.00      10.43 r
  u_ADDER_v3/U27/Z (CKAN2D0HVT)                           0.22      10.65 r
  u_ADDER_v3/intadd_2/U6/CO (FA1D0HVT)                    0.44      11.10 r
  u_ADDER_v3/intadd_2/U5/S (FA1D0HVT)                     0.31      11.41 r
  u_ADDER_v3/ADD_RESULT[13] (ADDER_v3)                    0.00      11.41 r
  U97/ZN (INR2D0HVT)                                      0.20      11.61 r
  output_result_reg[13]/D (DFCNQD1HVT)                    0.00      11.61 r
  data arrival time                                                 11.61

  clock clk (rise edge)                                  25.00      25.00
  clock network delay (ideal)                             0.00      25.00
  clock uncertainty                                      -0.20      24.80
  output_result_reg[13]/CP (DFCNQD1HVT)                   0.00      24.80 r
  library setup time                                     -0.14      24.66
  data required time                                                24.66
  --------------------------------------------------------------------------
  data required time                                                24.66
  data arrival time                                                -11.61
  --------------------------------------------------------------------------
  slack (MET)                                                       13.05


  Startpoint: data_valid (input port clocked by clk)
  Endpoint: output_result_reg[12]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  newMAC_v4          ZeroWireload          tcbn65lphvtwc_ccs
  inputGen           ZeroWireload          tcbn65lphvtwc_ccs
  action_arbiter     ZeroWireload          tcbn65lphvtwc_ccs
  ADDER_v3           ZeroWireload          tcbn65lphvtwc_ccs
  MULTIPLIER_V1      ZeroWireload          tcbn65lphvtwc_ccs

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    2.00       2.00 r
  data_valid (in)                                         0.00       2.00 r
  u_inputGen/data_valid (inputGen)                        0.00       2.00 r
  u_inputGen/U7/Z (CKAN2D0HVT)                            0.21       2.21 r
  u_inputGen/U8/ZN (AOI22D0HVT)                           0.17       2.37 f
  u_inputGen/U9/ZN (AOI31D0HVT)                           0.29       2.66 r
  u_inputGen/weight_idx[1] (inputGen)                     0.00       2.66 r
  u_action_arbiter/weight[1] (action_arbiter)             0.00       2.66 r
  u_action_arbiter/U5/ZN (INVD0HVT)                       0.17       2.83 f
  u_action_arbiter/U1/ZN (AOI22D0HVT)                     0.18       3.01 r
  u_action_arbiter/U9/ZN (OAI221D0HVT)                    0.33       3.35 f
  u_action_arbiter/U10/Z (AO221D0HVT)                     1.01       4.35 f
  u_action_arbiter/MUL (action_arbiter)                   0.00       4.35 f
  u_MULTIPLIER_V1/MUL_EN (MULTIPLIER_V1)                  0.00       4.35 f
  u_MULTIPLIER_V1/U43/ZN (CKND2D0HVT)                     0.78       5.13 r
  u_MULTIPLIER_V1/U44/ZN (INVD0HVT)                       0.54       5.67 f
  u_MULTIPLIER_V1/U48/ZN (AOI33D0HVT)                     0.80       6.48 r
  u_MULTIPLIER_V1/U51/ZN (OAI22D0HVT)                     0.44       6.92 f
  u_MULTIPLIER_V1/U55/ZN (CKND2D0HVT)                     0.27       7.19 r
  u_MULTIPLIER_V1/U116/ZN (OAI21D0HVT)                    0.21       7.40 f
  u_MULTIPLIER_V1/intadd_1/U15/CO (FA1D0HVT)              0.55       7.95 f
  u_MULTIPLIER_V1/intadd_1/U14/CO (FA1D0HVT)              0.27       8.22 f
  u_MULTIPLIER_V1/intadd_1/U13/CO (FA1D0HVT)              0.27       8.49 f
  u_MULTIPLIER_V1/intadd_1/U12/CO (FA1D0HVT)              0.27       8.75 f
  u_MULTIPLIER_V1/intadd_1/U11/CO (FA1D0HVT)              0.27       9.02 f
  u_MULTIPLIER_V1/intadd_1/U10/CO (FA1D0HVT)              0.27       9.28 f
  u_MULTIPLIER_V1/intadd_1/U9/CO (FA1D0HVT)               0.27       9.55 f
  u_MULTIPLIER_V1/intadd_1/U8/CO (FA1D0HVT)               0.27       9.81 f
  u_MULTIPLIER_V1/intadd_1/U7/S (FA1D0HVT)                0.27      10.09 f
  u_MULTIPLIER_V1/U18/ZN (INVD0HVT)                       0.08      10.16 r
  u_MULTIPLIER_V1/MUL_RESULT[11] (MULTIPLIER_V1)          0.00      10.16 r
  u_ADDER_v3/ADD_OP_B[11] (ADDER_v3)                      0.00      10.16 r
  u_ADDER_v3/U25/Z (CKAN2D0HVT)                           0.22      10.39 r
  u_ADDER_v3/intadd_2/U7/CO (FA1D0HVT)                    0.44      10.83 r
  u_ADDER_v3/intadd_2/U6/S (FA1D0HVT)                     0.31      11.14 r
  u_ADDER_v3/ADD_RESULT[12] (ADDER_v3)                    0.00      11.14 r
  U96/ZN (INR2D0HVT)                                      0.20      11.35 r
  output_result_reg[12]/D (DFCNQD1HVT)                    0.00      11.35 r
  data arrival time                                                 11.35

  clock clk (rise edge)                                  25.00      25.00
  clock network delay (ideal)                             0.00      25.00
  clock uncertainty                                      -0.20      24.80
  output_result_reg[12]/CP (DFCNQD1HVT)                   0.00      24.80 r
  library setup time                                     -0.14      24.66
  data required time                                                24.66
  --------------------------------------------------------------------------
  data required time                                                24.66
  data arrival time                                                -11.35
  --------------------------------------------------------------------------
  slack (MET)                                                       13.31


  Startpoint: data_valid (input port clocked by clk)
  Endpoint: output_result_reg[11]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  newMAC_v4          ZeroWireload          tcbn65lphvtwc_ccs
  inputGen           ZeroWireload          tcbn65lphvtwc_ccs
  action_arbiter     ZeroWireload          tcbn65lphvtwc_ccs
  ADDER_v3           ZeroWireload          tcbn65lphvtwc_ccs
  MULTIPLIER_V1      ZeroWireload          tcbn65lphvtwc_ccs

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    2.00       2.00 r
  data_valid (in)                                         0.00       2.00 r
  u_inputGen/data_valid (inputGen)                        0.00       2.00 r
  u_inputGen/U7/Z (CKAN2D0HVT)                            0.21       2.21 r
  u_inputGen/U8/ZN (AOI22D0HVT)                           0.17       2.37 f
  u_inputGen/U9/ZN (AOI31D0HVT)                           0.29       2.66 r
  u_inputGen/weight_idx[1] (inputGen)                     0.00       2.66 r
  u_action_arbiter/weight[1] (action_arbiter)             0.00       2.66 r
  u_action_arbiter/U5/ZN (INVD0HVT)                       0.17       2.83 f
  u_action_arbiter/U1/ZN (AOI22D0HVT)                     0.18       3.01 r
  u_action_arbiter/U9/ZN (OAI221D0HVT)                    0.33       3.35 f
  u_action_arbiter/U10/Z (AO221D0HVT)                     1.01       4.35 f
  u_action_arbiter/MUL (action_arbiter)                   0.00       4.35 f
  u_MULTIPLIER_V1/MUL_EN (MULTIPLIER_V1)                  0.00       4.35 f
  u_MULTIPLIER_V1/U43/ZN (CKND2D0HVT)                     0.78       5.13 r
  u_MULTIPLIER_V1/U44/ZN (INVD0HVT)                       0.54       5.67 f
  u_MULTIPLIER_V1/U48/ZN (AOI33D0HVT)                     0.80       6.48 r
  u_MULTIPLIER_V1/U51/ZN (OAI22D0HVT)                     0.44       6.92 f
  u_MULTIPLIER_V1/U55/ZN (CKND2D0HVT)                     0.27       7.19 r
  u_MULTIPLIER_V1/U116/ZN (OAI21D0HVT)                    0.21       7.40 f
  u_MULTIPLIER_V1/intadd_1/U15/CO (FA1D0HVT)              0.55       7.95 f
  u_MULTIPLIER_V1/intadd_1/U14/CO (FA1D0HVT)              0.27       8.22 f
  u_MULTIPLIER_V1/intadd_1/U13/CO (FA1D0HVT)              0.27       8.49 f
  u_MULTIPLIER_V1/intadd_1/U12/CO (FA1D0HVT)              0.27       8.75 f
  u_MULTIPLIER_V1/intadd_1/U11/CO (FA1D0HVT)              0.27       9.02 f
  u_MULTIPLIER_V1/intadd_1/U10/CO (FA1D0HVT)              0.27       9.28 f
  u_MULTIPLIER_V1/intadd_1/U9/CO (FA1D0HVT)               0.27       9.55 f
  u_MULTIPLIER_V1/intadd_1/U8/S (FA1D0HVT)                0.27       9.82 f
  u_MULTIPLIER_V1/U17/ZN (INVD0HVT)                       0.08       9.90 r
  u_MULTIPLIER_V1/MUL_RESULT[10] (MULTIPLIER_V1)          0.00       9.90 r
  u_ADDER_v3/ADD_OP_B[10] (ADDER_v3)                      0.00       9.90 r
  u_ADDER_v3/U23/Z (CKAN2D0HVT)                           0.22      10.12 r
  u_ADDER_v3/intadd_2/U8/CO (FA1D0HVT)                    0.44      10.56 r
  u_ADDER_v3/intadd_2/U7/S (FA1D0HVT)                     0.31      10.88 r
  u_ADDER_v3/ADD_RESULT[11] (ADDER_v3)                    0.00      10.88 r
  U95/ZN (INR2D0HVT)                                      0.20      11.08 r
  output_result_reg[11]/D (DFCNQD1HVT)                    0.00      11.08 r
  data arrival time                                                 11.08

  clock clk (rise edge)                                  25.00      25.00
  clock network delay (ideal)                             0.00      25.00
  clock uncertainty                                      -0.20      24.80
  output_result_reg[11]/CP (DFCNQD1HVT)                   0.00      24.80 r
  library setup time                                     -0.14      24.66
  data required time                                                24.66
  --------------------------------------------------------------------------
  data required time                                                24.66
  data arrival time                                                -11.08
  --------------------------------------------------------------------------
  slack (MET)                                                       13.58


  Startpoint: data_valid (input port clocked by clk)
  Endpoint: output_result_reg[10]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  newMAC_v4          ZeroWireload          tcbn65lphvtwc_ccs
  inputGen           ZeroWireload          tcbn65lphvtwc_ccs
  action_arbiter     ZeroWireload          tcbn65lphvtwc_ccs
  ADDER_v3           ZeroWireload          tcbn65lphvtwc_ccs
  MULTIPLIER_V1      ZeroWireload          tcbn65lphvtwc_ccs

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    2.00       2.00 r
  data_valid (in)                                         0.00       2.00 r
  u_inputGen/data_valid (inputGen)                        0.00       2.00 r
  u_inputGen/U7/Z (CKAN2D0HVT)                            0.21       2.21 r
  u_inputGen/U8/ZN (AOI22D0HVT)                           0.17       2.37 f
  u_inputGen/U9/ZN (AOI31D0HVT)                           0.29       2.66 r
  u_inputGen/weight_idx[1] (inputGen)                     0.00       2.66 r
  u_action_arbiter/weight[1] (action_arbiter)             0.00       2.66 r
  u_action_arbiter/U5/ZN (INVD0HVT)                       0.17       2.83 f
  u_action_arbiter/U1/ZN (AOI22D0HVT)                     0.18       3.01 r
  u_action_arbiter/U9/ZN (OAI221D0HVT)                    0.33       3.35 f
  u_action_arbiter/U10/Z (AO221D0HVT)                     1.01       4.35 f
  u_action_arbiter/MUL (action_arbiter)                   0.00       4.35 f
  u_MULTIPLIER_V1/MUL_EN (MULTIPLIER_V1)                  0.00       4.35 f
  u_MULTIPLIER_V1/U43/ZN (CKND2D0HVT)                     0.78       5.13 r
  u_MULTIPLIER_V1/U44/ZN (INVD0HVT)                       0.54       5.67 f
  u_MULTIPLIER_V1/U48/ZN (AOI33D0HVT)                     0.80       6.48 r
  u_MULTIPLIER_V1/U51/ZN (OAI22D0HVT)                     0.44       6.92 f
  u_MULTIPLIER_V1/U55/ZN (CKND2D0HVT)                     0.27       7.19 r
  u_MULTIPLIER_V1/U116/ZN (OAI21D0HVT)                    0.21       7.40 f
  u_MULTIPLIER_V1/intadd_1/U15/CO (FA1D0HVT)              0.55       7.95 f
  u_MULTIPLIER_V1/intadd_1/U14/CO (FA1D0HVT)              0.27       8.22 f
  u_MULTIPLIER_V1/intadd_1/U13/CO (FA1D0HVT)              0.27       8.49 f
  u_MULTIPLIER_V1/intadd_1/U12/CO (FA1D0HVT)              0.27       8.75 f
  u_MULTIPLIER_V1/intadd_1/U11/CO (FA1D0HVT)              0.27       9.02 f
  u_MULTIPLIER_V1/intadd_1/U10/CO (FA1D0HVT)              0.27       9.28 f
  u_MULTIPLIER_V1/intadd_1/U9/S (FA1D0HVT)                0.27       9.56 f
  u_MULTIPLIER_V1/U16/ZN (INVD0HVT)                       0.08       9.63 r
  u_MULTIPLIER_V1/MUL_RESULT[9] (MULTIPLIER_V1)           0.00       9.63 r
  u_ADDER_v3/ADD_OP_B[9] (ADDER_v3)                       0.00       9.63 r
  u_ADDER_v3/U15/Z (CKAN2D0HVT)                           0.22       9.85 r
  u_ADDER_v3/intadd_2/U9/CO (FA1D0HVT)                    0.44      10.30 r
  u_ADDER_v3/intadd_2/U8/S (FA1D0HVT)                     0.31      10.61 r
  u_ADDER_v3/ADD_RESULT[10] (ADDER_v3)                    0.00      10.61 r
  U94/ZN (INR2D0HVT)                                      0.20      10.81 r
  output_result_reg[10]/D (DFCNQD1HVT)                    0.00      10.81 r
  data arrival time                                                 10.81

  clock clk (rise edge)                                  25.00      25.00
  clock network delay (ideal)                             0.00      25.00
  clock uncertainty                                      -0.20      24.80
  output_result_reg[10]/CP (DFCNQD1HVT)                   0.00      24.80 r
  library setup time                                     -0.14      24.66
  data required time                                                24.66
  --------------------------------------------------------------------------
  data required time                                                24.66
  data arrival time                                                -10.81
  --------------------------------------------------------------------------
  slack (MET)                                                       13.85


  Startpoint: data_valid (input port clocked by clk)
  Endpoint: output_result_reg[9]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  newMAC_v4          ZeroWireload          tcbn65lphvtwc_ccs
  inputGen           ZeroWireload          tcbn65lphvtwc_ccs
  action_arbiter     ZeroWireload          tcbn65lphvtwc_ccs
  ADDER_v3           ZeroWireload          tcbn65lphvtwc_ccs
  MULTIPLIER_V1      ZeroWireload          tcbn65lphvtwc_ccs

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    2.00       2.00 r
  data_valid (in)                                         0.00       2.00 r
  u_inputGen/data_valid (inputGen)                        0.00       2.00 r
  u_inputGen/U7/Z (CKAN2D0HVT)                            0.21       2.21 r
  u_inputGen/U8/ZN (AOI22D0HVT)                           0.17       2.37 f
  u_inputGen/U9/ZN (AOI31D0HVT)                           0.29       2.66 r
  u_inputGen/weight_idx[1] (inputGen)                     0.00       2.66 r
  u_action_arbiter/weight[1] (action_arbiter)             0.00       2.66 r
  u_action_arbiter/U5/ZN (INVD0HVT)                       0.17       2.83 f
  u_action_arbiter/U1/ZN (AOI22D0HVT)                     0.18       3.01 r
  u_action_arbiter/U9/ZN (OAI221D0HVT)                    0.33       3.35 f
  u_action_arbiter/U10/Z (AO221D0HVT)                     1.01       4.35 f
  u_action_arbiter/MUL (action_arbiter)                   0.00       4.35 f
  u_MULTIPLIER_V1/MUL_EN (MULTIPLIER_V1)                  0.00       4.35 f
  u_MULTIPLIER_V1/U43/ZN (CKND2D0HVT)                     0.78       5.13 r
  u_MULTIPLIER_V1/U44/ZN (INVD0HVT)                       0.54       5.67 f
  u_MULTIPLIER_V1/U48/ZN (AOI33D0HVT)                     0.80       6.48 r
  u_MULTIPLIER_V1/U51/ZN (OAI22D0HVT)                     0.44       6.92 f
  u_MULTIPLIER_V1/U55/ZN (CKND2D0HVT)                     0.27       7.19 r
  u_MULTIPLIER_V1/U116/ZN (OAI21D0HVT)                    0.21       7.40 f
  u_MULTIPLIER_V1/intadd_1/U15/CO (FA1D0HVT)              0.55       7.95 f
  u_MULTIPLIER_V1/intadd_1/U14/CO (FA1D0HVT)              0.27       8.22 f
  u_MULTIPLIER_V1/intadd_1/U13/CO (FA1D0HVT)              0.27       8.49 f
  u_MULTIPLIER_V1/intadd_1/U12/CO (FA1D0HVT)              0.27       8.75 f
  u_MULTIPLIER_V1/intadd_1/U11/CO (FA1D0HVT)              0.27       9.02 f
  u_MULTIPLIER_V1/intadd_1/U10/S (FA1D0HVT)               0.27       9.29 f
  u_MULTIPLIER_V1/U15/ZN (INVD0HVT)                       0.08       9.37 r
  u_MULTIPLIER_V1/MUL_RESULT[8] (MULTIPLIER_V1)           0.00       9.37 r
  u_ADDER_v3/ADD_OP_B[8] (ADDER_v3)                       0.00       9.37 r
  u_ADDER_v3/U21/Z (CKAN2D0HVT)                           0.22       9.59 r
  u_ADDER_v3/intadd_2/U10/CO (FA1D0HVT)                   0.44      10.03 r
  u_ADDER_v3/intadd_2/U9/S (FA1D0HVT)                     0.31      10.34 r
  u_ADDER_v3/ADD_RESULT[9] (ADDER_v3)                     0.00      10.34 r
  U93/ZN (INR2D0HVT)                                      0.20      10.55 r
  output_result_reg[9]/D (DFCNQD1HVT)                     0.00      10.55 r
  data arrival time                                                 10.55

  clock clk (rise edge)                                  25.00      25.00
  clock network delay (ideal)                             0.00      25.00
  clock uncertainty                                      -0.20      24.80
  output_result_reg[9]/CP (DFCNQD1HVT)                    0.00      24.80 r
  library setup time                                     -0.14      24.66
  data required time                                                24.66
  --------------------------------------------------------------------------
  data required time                                                24.66
  data arrival time                                                -10.55
  --------------------------------------------------------------------------
  slack (MET)                                                       14.11


  Startpoint: data_valid (input port clocked by clk)
  Endpoint: output_result_reg[8]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  newMAC_v4          ZeroWireload          tcbn65lphvtwc_ccs
  inputGen           ZeroWireload          tcbn65lphvtwc_ccs
  action_arbiter     ZeroWireload          tcbn65lphvtwc_ccs
  ADDER_v3           ZeroWireload          tcbn65lphvtwc_ccs
  MULTIPLIER_V1      ZeroWireload          tcbn65lphvtwc_ccs

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    2.00       2.00 r
  data_valid (in)                                         0.00       2.00 r
  u_inputGen/data_valid (inputGen)                        0.00       2.00 r
  u_inputGen/U7/Z (CKAN2D0HVT)                            0.21       2.21 r
  u_inputGen/U8/ZN (AOI22D0HVT)                           0.17       2.37 f
  u_inputGen/U9/ZN (AOI31D0HVT)                           0.29       2.66 r
  u_inputGen/weight_idx[1] (inputGen)                     0.00       2.66 r
  u_action_arbiter/weight[1] (action_arbiter)             0.00       2.66 r
  u_action_arbiter/U5/ZN (INVD0HVT)                       0.17       2.83 f
  u_action_arbiter/U1/ZN (AOI22D0HVT)                     0.18       3.01 r
  u_action_arbiter/U9/ZN (OAI221D0HVT)                    0.33       3.35 f
  u_action_arbiter/U10/Z (AO221D0HVT)                     1.01       4.35 f
  u_action_arbiter/MUL (action_arbiter)                   0.00       4.35 f
  u_MULTIPLIER_V1/MUL_EN (MULTIPLIER_V1)                  0.00       4.35 f
  u_MULTIPLIER_V1/U43/ZN (CKND2D0HVT)                     0.78       5.13 r
  u_MULTIPLIER_V1/U44/ZN (INVD0HVT)                       0.54       5.67 f
  u_MULTIPLIER_V1/U48/ZN (AOI33D0HVT)                     0.80       6.48 r
  u_MULTIPLIER_V1/U51/ZN (OAI22D0HVT)                     0.44       6.92 f
  u_MULTIPLIER_V1/U55/ZN (CKND2D0HVT)                     0.27       7.19 r
  u_MULTIPLIER_V1/U116/ZN (OAI21D0HVT)                    0.21       7.40 f
  u_MULTIPLIER_V1/intadd_1/U15/CO (FA1D0HVT)              0.55       7.95 f
  u_MULTIPLIER_V1/intadd_1/U14/CO (FA1D0HVT)              0.27       8.22 f
  u_MULTIPLIER_V1/intadd_1/U13/CO (FA1D0HVT)              0.27       8.49 f
  u_MULTIPLIER_V1/intadd_1/U12/CO (FA1D0HVT)              0.27       8.75 f
  u_MULTIPLIER_V1/intadd_1/U11/S (FA1D0HVT)               0.27       9.02 f
  u_MULTIPLIER_V1/U14/ZN (INVD0HVT)                       0.08       9.10 r
  u_MULTIPLIER_V1/MUL_RESULT[7] (MULTIPLIER_V1)           0.00       9.10 r
  u_ADDER_v3/ADD_OP_B[7] (ADDER_v3)                       0.00       9.10 r
  u_ADDER_v3/U20/Z (CKAN2D0HVT)                           0.22       9.32 r
  u_ADDER_v3/intadd_2/U11/CO (FA1D0HVT)                   0.44       9.77 r
  u_ADDER_v3/intadd_2/U10/S (FA1D0HVT)                    0.31      10.08 r
  u_ADDER_v3/ADD_RESULT[8] (ADDER_v3)                     0.00      10.08 r
  U92/ZN (INR2D0HVT)                                      0.20      10.28 r
  output_result_reg[8]/D (DFCNQD1HVT)                     0.00      10.28 r
  data arrival time                                                 10.28

  clock clk (rise edge)                                  25.00      25.00
  clock network delay (ideal)                             0.00      25.00
  clock uncertainty                                      -0.20      24.80
  output_result_reg[8]/CP (DFCNQD1HVT)                    0.00      24.80 r
  library setup time                                     -0.14      24.66
  data required time                                                24.66
  --------------------------------------------------------------------------
  data required time                                                24.66
  data arrival time                                                -10.28
  --------------------------------------------------------------------------
  slack (MET)                                                       14.38


  Startpoint: data_valid (input port clocked by clk)
  Endpoint: output_result_reg[7]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  newMAC_v4          ZeroWireload          tcbn65lphvtwc_ccs
  inputGen           ZeroWireload          tcbn65lphvtwc_ccs
  action_arbiter     ZeroWireload          tcbn65lphvtwc_ccs
  ADDER_v3           ZeroWireload          tcbn65lphvtwc_ccs
  MULTIPLIER_V1      ZeroWireload          tcbn65lphvtwc_ccs

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    2.00       2.00 r
  data_valid (in)                                         0.00       2.00 r
  u_inputGen/data_valid (inputGen)                        0.00       2.00 r
  u_inputGen/U7/Z (CKAN2D0HVT)                            0.21       2.21 r
  u_inputGen/U8/ZN (AOI22D0HVT)                           0.17       2.37 f
  u_inputGen/U9/ZN (AOI31D0HVT)                           0.29       2.66 r
  u_inputGen/weight_idx[1] (inputGen)                     0.00       2.66 r
  u_action_arbiter/weight[1] (action_arbiter)             0.00       2.66 r
  u_action_arbiter/U5/ZN (INVD0HVT)                       0.17       2.83 f
  u_action_arbiter/U1/ZN (AOI22D0HVT)                     0.18       3.01 r
  u_action_arbiter/U9/ZN (OAI221D0HVT)                    0.33       3.35 f
  u_action_arbiter/U10/Z (AO221D0HVT)                     1.01       4.35 f
  u_action_arbiter/MUL (action_arbiter)                   0.00       4.35 f
  u_MULTIPLIER_V1/MUL_EN (MULTIPLIER_V1)                  0.00       4.35 f
  u_MULTIPLIER_V1/U43/ZN (CKND2D0HVT)                     0.78       5.13 r
  u_MULTIPLIER_V1/U44/ZN (INVD0HVT)                       0.54       5.67 f
  u_MULTIPLIER_V1/U48/ZN (AOI33D0HVT)                     0.80       6.48 r
  u_MULTIPLIER_V1/U51/ZN (OAI22D0HVT)                     0.44       6.92 f
  u_MULTIPLIER_V1/U55/ZN (CKND2D0HVT)                     0.27       7.19 r
  u_MULTIPLIER_V1/U116/ZN (OAI21D0HVT)                    0.21       7.40 f
  u_MULTIPLIER_V1/intadd_1/U15/CO (FA1D0HVT)              0.55       7.95 f
  u_MULTIPLIER_V1/intadd_1/U14/CO (FA1D0HVT)              0.27       8.22 f
  u_MULTIPLIER_V1/intadd_1/U13/CO (FA1D0HVT)              0.27       8.49 f
  u_MULTIPLIER_V1/intadd_1/U12/S (FA1D0HVT)               0.27       8.76 f
  u_MULTIPLIER_V1/U13/ZN (INVD0HVT)                       0.08       8.83 r
  u_MULTIPLIER_V1/MUL_RESULT[6] (MULTIPLIER_V1)           0.00       8.83 r
  u_ADDER_v3/ADD_OP_B[6] (ADDER_v3)                       0.00       8.83 r
  u_ADDER_v3/U19/Z (CKAN2D0HVT)                           0.22       9.06 r
  u_ADDER_v3/intadd_2/U12/CO (FA1D0HVT)                   0.44       9.50 r
  u_ADDER_v3/intadd_2/U11/S (FA1D0HVT)                    0.31       9.81 r
  u_ADDER_v3/ADD_RESULT[7] (ADDER_v3)                     0.00       9.81 r
  U91/ZN (INR2D0HVT)                                      0.20      10.02 r
  output_result_reg[7]/D (DFCNQD1HVT)                     0.00      10.02 r
  data arrival time                                                 10.02

  clock clk (rise edge)                                  25.00      25.00
  clock network delay (ideal)                             0.00      25.00
  clock uncertainty                                      -0.20      24.80
  output_result_reg[7]/CP (DFCNQD1HVT)                    0.00      24.80 r
  library setup time                                     -0.14      24.66
  data required time                                                24.66
  --------------------------------------------------------------------------
  data required time                                                24.66
  data arrival time                                                -10.02
  --------------------------------------------------------------------------
  slack (MET)                                                       14.64


  Startpoint: data_valid (input port clocked by clk)
  Endpoint: output_result_reg[6]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  newMAC_v4          ZeroWireload          tcbn65lphvtwc_ccs
  inputGen           ZeroWireload          tcbn65lphvtwc_ccs
  action_arbiter     ZeroWireload          tcbn65lphvtwc_ccs
  ADDER_v3           ZeroWireload          tcbn65lphvtwc_ccs
  MULTIPLIER_V1      ZeroWireload          tcbn65lphvtwc_ccs

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    2.00       2.00 r
  data_valid (in)                                         0.00       2.00 r
  u_inputGen/data_valid (inputGen)                        0.00       2.00 r
  u_inputGen/U7/Z (CKAN2D0HVT)                            0.21       2.21 r
  u_inputGen/U8/ZN (AOI22D0HVT)                           0.17       2.37 f
  u_inputGen/U9/ZN (AOI31D0HVT)                           0.29       2.66 r
  u_inputGen/weight_idx[1] (inputGen)                     0.00       2.66 r
  u_action_arbiter/weight[1] (action_arbiter)             0.00       2.66 r
  u_action_arbiter/U5/ZN (INVD0HVT)                       0.17       2.83 f
  u_action_arbiter/U1/ZN (AOI22D0HVT)                     0.18       3.01 r
  u_action_arbiter/U9/ZN (OAI221D0HVT)                    0.33       3.35 f
  u_action_arbiter/U10/Z (AO221D0HVT)                     1.01       4.35 f
  u_action_arbiter/MUL (action_arbiter)                   0.00       4.35 f
  u_MULTIPLIER_V1/MUL_EN (MULTIPLIER_V1)                  0.00       4.35 f
  u_MULTIPLIER_V1/U43/ZN (CKND2D0HVT)                     0.78       5.13 r
  u_MULTIPLIER_V1/U44/ZN (INVD0HVT)                       0.54       5.67 f
  u_MULTIPLIER_V1/U48/ZN (AOI33D0HVT)                     0.80       6.48 r
  u_MULTIPLIER_V1/U51/ZN (OAI22D0HVT)                     0.44       6.92 f
  u_MULTIPLIER_V1/U55/ZN (CKND2D0HVT)                     0.27       7.19 r
  u_MULTIPLIER_V1/U116/ZN (OAI21D0HVT)                    0.21       7.40 f
  u_MULTIPLIER_V1/intadd_1/U15/CO (FA1D0HVT)              0.55       7.95 f
  u_MULTIPLIER_V1/intadd_1/U14/CO (FA1D0HVT)              0.27       8.22 f
  u_MULTIPLIER_V1/intadd_1/U13/S (FA1D0HVT)               0.27       8.49 f
  u_MULTIPLIER_V1/U12/ZN (INVD0HVT)                       0.08       8.57 r
  u_MULTIPLIER_V1/MUL_RESULT[5] (MULTIPLIER_V1)           0.00       8.57 r
  u_ADDER_v3/ADD_OP_B[5] (ADDER_v3)                       0.00       8.57 r
  u_ADDER_v3/U18/Z (CKAN2D0HVT)                           0.22       8.79 r
  u_ADDER_v3/intadd_2/U13/CO (FA1D0HVT)                   0.44       9.24 r
  u_ADDER_v3/intadd_2/U12/S (FA1D0HVT)                    0.31       9.55 r
  u_ADDER_v3/ADD_RESULT[6] (ADDER_v3)                     0.00       9.55 r
  U90/ZN (INR2D0HVT)                                      0.20       9.75 r
  output_result_reg[6]/D (DFCNQD1HVT)                     0.00       9.75 r
  data arrival time                                                  9.75

  clock clk (rise edge)                                  25.00      25.00
  clock network delay (ideal)                             0.00      25.00
  clock uncertainty                                      -0.20      24.80
  output_result_reg[6]/CP (DFCNQD1HVT)                    0.00      24.80 r
  library setup time                                     -0.14      24.66
  data required time                                                24.66
  --------------------------------------------------------------------------
  data required time                                                24.66
  data arrival time                                                 -9.75
  --------------------------------------------------------------------------
  slack (MET)                                                       14.91


  Startpoint: data_valid (input port clocked by clk)
  Endpoint: output_result_reg[5]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  newMAC_v4          ZeroWireload          tcbn65lphvtwc_ccs
  inputGen           ZeroWireload          tcbn65lphvtwc_ccs
  action_arbiter     ZeroWireload          tcbn65lphvtwc_ccs
  ADDER_v3           ZeroWireload          tcbn65lphvtwc_ccs
  MULTIPLIER_V1      ZeroWireload          tcbn65lphvtwc_ccs

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    2.00       2.00 r
  data_valid (in)                                         0.00       2.00 r
  u_inputGen/data_valid (inputGen)                        0.00       2.00 r
  u_inputGen/U7/Z (CKAN2D0HVT)                            0.21       2.21 r
  u_inputGen/U8/ZN (AOI22D0HVT)                           0.17       2.37 f
  u_inputGen/U9/ZN (AOI31D0HVT)                           0.29       2.66 r
  u_inputGen/weight_idx[1] (inputGen)                     0.00       2.66 r
  u_action_arbiter/weight[1] (action_arbiter)             0.00       2.66 r
  u_action_arbiter/U5/ZN (INVD0HVT)                       0.17       2.83 f
  u_action_arbiter/U1/ZN (AOI22D0HVT)                     0.18       3.01 r
  u_action_arbiter/U9/ZN (OAI221D0HVT)                    0.33       3.35 f
  u_action_arbiter/U10/Z (AO221D0HVT)                     1.01       4.35 f
  u_action_arbiter/MUL (action_arbiter)                   0.00       4.35 f
  u_MULTIPLIER_V1/MUL_EN (MULTIPLIER_V1)                  0.00       4.35 f
  u_MULTIPLIER_V1/U43/ZN (CKND2D0HVT)                     0.78       5.13 r
  u_MULTIPLIER_V1/U44/ZN (INVD0HVT)                       0.54       5.67 f
  u_MULTIPLIER_V1/U48/ZN (AOI33D0HVT)                     0.80       6.48 r
  u_MULTIPLIER_V1/U51/ZN (OAI22D0HVT)                     0.44       6.92 f
  u_MULTIPLIER_V1/U55/ZN (CKND2D0HVT)                     0.27       7.19 r
  u_MULTIPLIER_V1/U116/ZN (OAI21D0HVT)                    0.21       7.40 f
  u_MULTIPLIER_V1/intadd_1/U15/CO (FA1D0HVT)              0.55       7.95 f
  u_MULTIPLIER_V1/intadd_1/U14/S (FA1D0HVT)               0.27       8.23 f
  u_MULTIPLIER_V1/U10/ZN (INVD0HVT)                       0.08       8.30 r
  u_MULTIPLIER_V1/MUL_RESULT[4] (MULTIPLIER_V1)           0.00       8.30 r
  u_ADDER_v3/ADD_OP_B[4] (ADDER_v3)                       0.00       8.30 r
  u_ADDER_v3/U10/Z (CKAN2D0HVT)                           0.22       8.53 r
  u_ADDER_v3/intadd_2/U14/CO (FA1D0HVT)                   0.44       8.97 r
  u_ADDER_v3/intadd_2/U13/S (FA1D0HVT)                    0.31       9.28 r
  u_ADDER_v3/ADD_RESULT[5] (ADDER_v3)                     0.00       9.28 r
  U89/ZN (INR2D0HVT)                                      0.20       9.49 r
  output_result_reg[5]/D (DFCNQD1HVT)                     0.00       9.49 r
  data arrival time                                                  9.49

  clock clk (rise edge)                                  25.00      25.00
  clock network delay (ideal)                             0.00      25.00
  clock uncertainty                                      -0.20      24.80
  output_result_reg[5]/CP (DFCNQD1HVT)                    0.00      24.80 r
  library setup time                                     -0.14      24.66
  data required time                                                24.66
  --------------------------------------------------------------------------
  data required time                                                24.66
  data arrival time                                                 -9.49
  --------------------------------------------------------------------------
  slack (MET)                                                       15.17


  Startpoint: data_valid (input port clocked by clk)
  Endpoint: sumTemp_reg[13]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  newMAC_v4          ZeroWireload          tcbn65lphvtwc_ccs
  inputGen           ZeroWireload          tcbn65lphvtwc_ccs
  action_arbiter     ZeroWireload          tcbn65lphvtwc_ccs
  ADDER_v3           ZeroWireload          tcbn65lphvtwc_ccs
  MULTIPLIER_V1      ZeroWireload          tcbn65lphvtwc_ccs
  ADDER              ZeroWireload          tcbn65lphvtwc_ccs

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    2.00       2.00 r
  data_valid (in)                                         0.00       2.00 r
  u_inputGen/data_valid (inputGen)                        0.00       2.00 r
  u_inputGen/U7/Z (CKAN2D0HVT)                            0.21       2.21 r
  u_inputGen/U8/ZN (AOI22D0HVT)                           0.17       2.37 f
  u_inputGen/U9/ZN (AOI31D0HVT)                           0.29       2.66 r
  u_inputGen/weight_idx[1] (inputGen)                     0.00       2.66 r
  u_action_arbiter/weight[1] (action_arbiter)             0.00       2.66 r
  u_action_arbiter/U5/ZN (INVD0HVT)                       0.17       2.83 f
  u_action_arbiter/U1/ZN (AOI22D0HVT)                     0.18       3.01 r
  u_action_arbiter/U9/ZN (OAI221D0HVT)                    0.33       3.35 f
  u_action_arbiter/U10/Z (AO221D0HVT)                     1.01       4.35 f
  u_action_arbiter/MUL (action_arbiter)                   0.00       4.35 f
  U54/ZN (NR2XD0HVT)                                      0.74       5.10 r
  u_ADDER/ADD_EN (ADDER)                                  0.00       5.10 r
  u_ADDER/U5/Z (AN3D0HVT)                                 0.54       5.64 r
  u_ADDER/intadd_0/U13/CO (FA1D0HVT)                      0.45       6.09 r
  u_ADDER/intadd_0/U12/CO (FA1D0HVT)                      0.24       6.33 r
  u_ADDER/intadd_0/U11/CO (FA1D0HVT)                      0.24       6.57 r
  u_ADDER/intadd_0/U10/CO (FA1D0HVT)                      0.24       6.82 r
  u_ADDER/intadd_0/U9/CO (FA1D0HVT)                       0.24       7.06 r
  u_ADDER/intadd_0/U8/CO (FA1D0HVT)                       0.24       7.31 r
  u_ADDER/intadd_0/U7/CO (FA1D0HVT)                       0.24       7.55 r
  u_ADDER/intadd_0/U6/CO (FA1D0HVT)                       0.24       7.80 r
  u_ADDER/intadd_0/U5/CO (FA1D0HVT)                       0.24       8.04 r
  u_ADDER/intadd_0/U4/CO (FA1D0HVT)                       0.24       8.29 r
  u_ADDER/intadd_0/U3/CO (FA1D0HVT)                       0.24       8.53 r
  u_ADDER/intadd_0/U2/CO (FA1D0HVT)                       0.26       8.79 r
  u_ADDER/U28/ZN (XNR2D0HVT)                              0.26       9.05 r
  u_ADDER/ADD_RESULT[13] (ADDER)                          0.00       9.05 r
  U72/ZN (AOI22D0HVT)                                     0.14       9.20 f
  U73/ZN (CKND2D0HVT)                                     0.18       9.38 r
  sumTemp_reg[13]/D (DFCNQD1HVT)                          0.00       9.38 r
  data arrival time                                                  9.38

  clock clk (rise edge)                                  25.00      25.00
  clock network delay (ideal)                             0.00      25.00
  clock uncertainty                                      -0.20      24.80
  sumTemp_reg[13]/CP (DFCNQD1HVT)                         0.00      24.80 r
  library setup time                                     -0.09      24.71
  data required time                                                24.71
  --------------------------------------------------------------------------
  data required time                                                24.71
  data arrival time                                                 -9.38
  --------------------------------------------------------------------------
  slack (MET)                                                       15.33


  Startpoint: data_valid (input port clocked by clk)
  Endpoint: output_result_reg[4]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  newMAC_v4          ZeroWireload          tcbn65lphvtwc_ccs
  inputGen           ZeroWireload          tcbn65lphvtwc_ccs
  action_arbiter     ZeroWireload          tcbn65lphvtwc_ccs
  ADDER_v3           ZeroWireload          tcbn65lphvtwc_ccs
  MULTIPLIER_V1      ZeroWireload          tcbn65lphvtwc_ccs

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    2.00       2.00 r
  data_valid (in)                                         0.00       2.00 r
  u_inputGen/data_valid (inputGen)                        0.00       2.00 r
  u_inputGen/U7/Z (CKAN2D0HVT)                            0.21       2.21 r
  u_inputGen/U8/ZN (AOI22D0HVT)                           0.17       2.37 f
  u_inputGen/U9/ZN (AOI31D0HVT)                           0.29       2.66 r
  u_inputGen/weight_idx[1] (inputGen)                     0.00       2.66 r
  u_action_arbiter/weight[1] (action_arbiter)             0.00       2.66 r
  u_action_arbiter/U5/ZN (INVD0HVT)                       0.17       2.83 f
  u_action_arbiter/U1/ZN (AOI22D0HVT)                     0.18       3.01 r
  u_action_arbiter/U9/ZN (OAI221D0HVT)                    0.33       3.35 f
  u_action_arbiter/U10/Z (AO221D0HVT)                     1.01       4.35 f
  u_action_arbiter/MUL (action_arbiter)                   0.00       4.35 f
  u_MULTIPLIER_V1/MUL_EN (MULTIPLIER_V1)                  0.00       4.35 f
  u_MULTIPLIER_V1/U43/ZN (CKND2D0HVT)                     0.78       5.13 r
  u_MULTIPLIER_V1/U44/ZN (INVD0HVT)                       0.54       5.67 f
  u_MULTIPLIER_V1/U48/ZN (AOI33D0HVT)                     0.80       6.48 r
  u_MULTIPLIER_V1/U51/ZN (OAI22D0HVT)                     0.44       6.92 f
  u_MULTIPLIER_V1/U55/ZN (CKND2D0HVT)                     0.27       7.19 r
  u_MULTIPLIER_V1/U116/ZN (OAI21D0HVT)                    0.21       7.40 f
  u_MULTIPLIER_V1/intadd_1/U15/CO (FA1D0HVT)              0.55       7.95 f
  u_MULTIPLIER_V1/intadd_1/U14/S (FA1D0HVT)               0.27       8.23 f
  u_MULTIPLIER_V1/U10/ZN (INVD0HVT)                       0.08       8.30 r
  u_MULTIPLIER_V1/MUL_RESULT[4] (MULTIPLIER_V1)           0.00       8.30 r
  u_ADDER_v3/ADD_OP_B[4] (ADDER_v3)                       0.00       8.30 r
  u_ADDER_v3/U10/Z (CKAN2D0HVT)                           0.22       8.53 r
  u_ADDER_v3/intadd_2/U14/S (FA1D0HVT)                    0.47       8.99 r
  u_ADDER_v3/ADD_RESULT[4] (ADDER_v3)                     0.00       8.99 r
  U88/ZN (INR2D0HVT)                                      0.20       9.20 r
  output_result_reg[4]/D (DFCNQD1HVT)                     0.00       9.20 r
  data arrival time                                                  9.20

  clock clk (rise edge)                                  25.00      25.00
  clock network delay (ideal)                             0.00      25.00
  clock uncertainty                                      -0.20      24.80
  output_result_reg[4]/CP (DFCNQD1HVT)                    0.00      24.80 r
  library setup time                                     -0.14      24.66
  data required time                                                24.66
  --------------------------------------------------------------------------
  data required time                                                24.66
  data arrival time                                                 -9.20
  --------------------------------------------------------------------------
  slack (MET)                                                       15.46


  Startpoint: data_valid (input port clocked by clk)
  Endpoint: sumTemp_reg[12]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  newMAC_v4          ZeroWireload          tcbn65lphvtwc_ccs
  inputGen           ZeroWireload          tcbn65lphvtwc_ccs
  action_arbiter     ZeroWireload          tcbn65lphvtwc_ccs
  ADDER_v3           ZeroWireload          tcbn65lphvtwc_ccs
  MULTIPLIER_V1      ZeroWireload          tcbn65lphvtwc_ccs
  ADDER              ZeroWireload          tcbn65lphvtwc_ccs

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    2.00       2.00 r
  data_valid (in)                                         0.00       2.00 r
  u_inputGen/data_valid (inputGen)                        0.00       2.00 r
  u_inputGen/U7/Z (CKAN2D0HVT)                            0.21       2.21 r
  u_inputGen/U8/ZN (AOI22D0HVT)                           0.17       2.37 f
  u_inputGen/U9/ZN (AOI31D0HVT)                           0.29       2.66 r
  u_inputGen/weight_idx[1] (inputGen)                     0.00       2.66 r
  u_action_arbiter/weight[1] (action_arbiter)             0.00       2.66 r
  u_action_arbiter/U5/ZN (INVD0HVT)                       0.17       2.83 f
  u_action_arbiter/U1/ZN (AOI22D0HVT)                     0.18       3.01 r
  u_action_arbiter/U9/ZN (OAI221D0HVT)                    0.33       3.35 f
  u_action_arbiter/U10/Z (AO221D0HVT)                     1.01       4.35 f
  u_action_arbiter/MUL (action_arbiter)                   0.00       4.35 f
  U54/ZN (NR2XD0HVT)                                      0.74       5.10 r
  u_ADDER/ADD_EN (ADDER)                                  0.00       5.10 r
  u_ADDER/U5/Z (AN3D0HVT)                                 0.54       5.64 r
  u_ADDER/intadd_0/U13/CO (FA1D0HVT)                      0.45       6.09 r
  u_ADDER/intadd_0/U12/CO (FA1D0HVT)                      0.24       6.33 r
  u_ADDER/intadd_0/U11/CO (FA1D0HVT)                      0.24       6.57 r
  u_ADDER/intadd_0/U10/CO (FA1D0HVT)                      0.24       6.82 r
  u_ADDER/intadd_0/U9/CO (FA1D0HVT)                       0.24       7.06 r
  u_ADDER/intadd_0/U8/CO (FA1D0HVT)                       0.24       7.31 r
  u_ADDER/intadd_0/U7/CO (FA1D0HVT)                       0.24       7.55 r
  u_ADDER/intadd_0/U6/CO (FA1D0HVT)                       0.24       7.80 r
  u_ADDER/intadd_0/U5/CO (FA1D0HVT)                       0.24       8.04 r
  u_ADDER/intadd_0/U4/CO (FA1D0HVT)                       0.24       8.29 r
  u_ADDER/intadd_0/U3/CO (FA1D0HVT)                       0.24       8.53 r
  u_ADDER/intadd_0/U2/S (FA1D0HVT)                        0.31       8.84 r
  u_ADDER/ADD_RESULT[12] (ADDER)                          0.00       8.84 r
  U70/ZN (AOI22D0HVT)                                     0.14       8.98 f
  U71/ZN (CKND2D0HVT)                                     0.18       9.17 r
  sumTemp_reg[12]/D (DFCNQD1HVT)                          0.00       9.17 r
  data arrival time                                                  9.17

  clock clk (rise edge)                                  25.00      25.00
  clock network delay (ideal)                             0.00      25.00
  clock uncertainty                                      -0.20      24.80
  sumTemp_reg[12]/CP (DFCNQD1HVT)                         0.00      24.80 r
  library setup time                                     -0.09      24.71
  data required time                                                24.71
  --------------------------------------------------------------------------
  data required time                                                24.71
  data arrival time                                                 -9.17
  --------------------------------------------------------------------------
  slack (MET)                                                       15.54


  Startpoint: data_valid (input port clocked by clk)
  Endpoint: output_result_reg[3]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  newMAC_v4          ZeroWireload          tcbn65lphvtwc_ccs
  inputGen           ZeroWireload          tcbn65lphvtwc_ccs
  action_arbiter     ZeroWireload          tcbn65lphvtwc_ccs
  ADDER_v3           ZeroWireload          tcbn65lphvtwc_ccs
  MULTIPLIER_V1      ZeroWireload          tcbn65lphvtwc_ccs

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    2.00       2.00 r
  data_valid (in)                                         0.00       2.00 r
  u_inputGen/data_valid (inputGen)                        0.00       2.00 r
  u_inputGen/U7/Z (CKAN2D0HVT)                            0.21       2.21 r
  u_inputGen/U8/ZN (AOI22D0HVT)                           0.17       2.37 f
  u_inputGen/U9/ZN (AOI31D0HVT)                           0.29       2.66 r
  u_inputGen/weight_idx[1] (inputGen)                     0.00       2.66 r
  u_action_arbiter/weight[1] (action_arbiter)             0.00       2.66 r
  u_action_arbiter/U5/ZN (INVD0HVT)                       0.17       2.83 f
  u_action_arbiter/U1/ZN (AOI22D0HVT)                     0.18       3.01 r
  u_action_arbiter/U9/ZN (OAI221D0HVT)                    0.33       3.35 f
  u_action_arbiter/U10/Z (AO221D0HVT)                     1.01       4.35 f
  u_action_arbiter/MUL (action_arbiter)                   0.00       4.35 f
  u_MULTIPLIER_V1/MUL_EN (MULTIPLIER_V1)                  0.00       4.35 f
  u_MULTIPLIER_V1/U43/ZN (CKND2D0HVT)                     0.78       5.13 r
  u_MULTIPLIER_V1/U44/ZN (INVD0HVT)                       0.54       5.67 f
  u_MULTIPLIER_V1/U48/ZN (AOI33D0HVT)                     0.80       6.48 r
  u_MULTIPLIER_V1/U51/ZN (OAI22D0HVT)                     0.44       6.92 f
  u_MULTIPLIER_V1/U55/ZN (CKND2D0HVT)                     0.27       7.19 r
  u_MULTIPLIER_V1/U116/ZN (OAI21D0HVT)                    0.21       7.40 f
  u_MULTIPLIER_V1/intadd_1/U15/S (FA1D0HVT)               0.53       7.93 f
  u_MULTIPLIER_V1/U11/ZN (INVD0HVT)                       0.08       8.01 r
  u_MULTIPLIER_V1/MUL_RESULT[3] (MULTIPLIER_V1)           0.00       8.01 r
  u_ADDER_v3/ADD_OP_B[3] (ADDER_v3)                       0.00       8.01 r
  u_ADDER_v3/U8/Z (CKAN2D0HVT)                            0.22       8.23 r
  u_ADDER_v3/intadd_2/U15/S (FA1D0HVT)                    0.47       8.70 r
  u_ADDER_v3/ADD_RESULT[3] (ADDER_v3)                     0.00       8.70 r
  U87/ZN (INR2D0HVT)                                      0.20       8.90 r
  output_result_reg[3]/D (DFCNQD1HVT)                     0.00       8.90 r
  data arrival time                                                  8.90

  clock clk (rise edge)                                  25.00      25.00
  clock network delay (ideal)                             0.00      25.00
  clock uncertainty                                      -0.20      24.80
  output_result_reg[3]/CP (DFCNQD1HVT)                    0.00      24.80 r
  library setup time                                     -0.14      24.66
  data required time                                                24.66
  --------------------------------------------------------------------------
  data required time                                                24.66
  data arrival time                                                 -8.90
  --------------------------------------------------------------------------
  slack (MET)                                                       15.76


  Startpoint: data_valid (input port clocked by clk)
  Endpoint: sumTemp_reg[11]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  newMAC_v4          ZeroWireload          tcbn65lphvtwc_ccs
  inputGen           ZeroWireload          tcbn65lphvtwc_ccs
  action_arbiter     ZeroWireload          tcbn65lphvtwc_ccs
  ADDER_v3           ZeroWireload          tcbn65lphvtwc_ccs
  MULTIPLIER_V1      ZeroWireload          tcbn65lphvtwc_ccs
  ADDER              ZeroWireload          tcbn65lphvtwc_ccs

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    2.00       2.00 r
  data_valid (in)                                         0.00       2.00 r
  u_inputGen/data_valid (inputGen)                        0.00       2.00 r
  u_inputGen/U7/Z (CKAN2D0HVT)                            0.21       2.21 r
  u_inputGen/U8/ZN (AOI22D0HVT)                           0.17       2.37 f
  u_inputGen/U9/ZN (AOI31D0HVT)                           0.29       2.66 r
  u_inputGen/weight_idx[1] (inputGen)                     0.00       2.66 r
  u_action_arbiter/weight[1] (action_arbiter)             0.00       2.66 r
  u_action_arbiter/U5/ZN (INVD0HVT)                       0.17       2.83 f
  u_action_arbiter/U1/ZN (AOI22D0HVT)                     0.18       3.01 r
  u_action_arbiter/U9/ZN (OAI221D0HVT)                    0.33       3.35 f
  u_action_arbiter/U10/Z (AO221D0HVT)                     1.01       4.35 f
  u_action_arbiter/MUL (action_arbiter)                   0.00       4.35 f
  U54/ZN (NR2XD0HVT)                                      0.74       5.10 r
  u_ADDER/ADD_EN (ADDER)                                  0.00       5.10 r
  u_ADDER/U5/Z (AN3D0HVT)                                 0.54       5.64 r
  u_ADDER/intadd_0/U13/CO (FA1D0HVT)                      0.45       6.09 r
  u_ADDER/intadd_0/U12/CO (FA1D0HVT)                      0.24       6.33 r
  u_ADDER/intadd_0/U11/CO (FA1D0HVT)                      0.24       6.57 r
  u_ADDER/intadd_0/U10/CO (FA1D0HVT)                      0.24       6.82 r
  u_ADDER/intadd_0/U9/CO (FA1D0HVT)                       0.24       7.06 r
  u_ADDER/intadd_0/U8/CO (FA1D0HVT)                       0.24       7.31 r
  u_ADDER/intadd_0/U7/CO (FA1D0HVT)                       0.24       7.55 r
  u_ADDER/intadd_0/U6/CO (FA1D0HVT)                       0.24       7.80 r
  u_ADDER/intadd_0/U5/CO (FA1D0HVT)                       0.24       8.04 r
  u_ADDER/intadd_0/U4/CO (FA1D0HVT)                       0.24       8.29 r
  u_ADDER/intadd_0/U3/S (FA1D0HVT)                        0.31       8.60 r
  u_ADDER/ADD_RESULT[11] (ADDER)                          0.00       8.60 r
  U51/ZN (AOI22D0HVT)                                     0.14       8.74 f
  U69/ZN (CKND2D0HVT)                                     0.18       8.92 r
  sumTemp_reg[11]/D (DFCNQD1HVT)                          0.00       8.92 r
  data arrival time                                                  8.92

  clock clk (rise edge)                                  25.00      25.00
  clock network delay (ideal)                             0.00      25.00
  clock uncertainty                                      -0.20      24.80
  sumTemp_reg[11]/CP (DFCNQD1HVT)                         0.00      24.80 r
  library setup time                                     -0.09      24.71
  data required time                                                24.71
  --------------------------------------------------------------------------
  data required time                                                24.71
  data arrival time                                                 -8.92
  --------------------------------------------------------------------------
  slack (MET)                                                       15.78


  Startpoint: data_valid (input port clocked by clk)
  Endpoint: sumTemp_reg[10]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  newMAC_v4          ZeroWireload          tcbn65lphvtwc_ccs
  inputGen           ZeroWireload          tcbn65lphvtwc_ccs
  action_arbiter     ZeroWireload          tcbn65lphvtwc_ccs
  ADDER_v3           ZeroWireload          tcbn65lphvtwc_ccs
  MULTIPLIER_V1      ZeroWireload          tcbn65lphvtwc_ccs
  ADDER              ZeroWireload          tcbn65lphvtwc_ccs

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    2.00       2.00 r
  data_valid (in)                                         0.00       2.00 r
  u_inputGen/data_valid (inputGen)                        0.00       2.00 r
  u_inputGen/U7/Z (CKAN2D0HVT)                            0.21       2.21 r
  u_inputGen/U8/ZN (AOI22D0HVT)                           0.17       2.37 f
  u_inputGen/U9/ZN (AOI31D0HVT)                           0.29       2.66 r
  u_inputGen/weight_idx[1] (inputGen)                     0.00       2.66 r
  u_action_arbiter/weight[1] (action_arbiter)             0.00       2.66 r
  u_action_arbiter/U5/ZN (INVD0HVT)                       0.17       2.83 f
  u_action_arbiter/U1/ZN (AOI22D0HVT)                     0.18       3.01 r
  u_action_arbiter/U9/ZN (OAI221D0HVT)                    0.33       3.35 f
  u_action_arbiter/U10/Z (AO221D0HVT)                     1.01       4.35 f
  u_action_arbiter/MUL (action_arbiter)                   0.00       4.35 f
  U54/ZN (NR2XD0HVT)                                      0.74       5.10 r
  u_ADDER/ADD_EN (ADDER)                                  0.00       5.10 r
  u_ADDER/U5/Z (AN3D0HVT)                                 0.54       5.64 r
  u_ADDER/intadd_0/U13/CO (FA1D0HVT)                      0.45       6.09 r
  u_ADDER/intadd_0/U12/CO (FA1D0HVT)                      0.24       6.33 r
  u_ADDER/intadd_0/U11/CO (FA1D0HVT)                      0.24       6.57 r
  u_ADDER/intadd_0/U10/CO (FA1D0HVT)                      0.24       6.82 r
  u_ADDER/intadd_0/U9/CO (FA1D0HVT)                       0.24       7.06 r
  u_ADDER/intadd_0/U8/CO (FA1D0HVT)                       0.24       7.31 r
  u_ADDER/intadd_0/U7/CO (FA1D0HVT)                       0.24       7.55 r
  u_ADDER/intadd_0/U6/CO (FA1D0HVT)                       0.24       7.80 r
  u_ADDER/intadd_0/U5/CO (FA1D0HVT)                       0.24       8.04 r
  u_ADDER/intadd_0/U4/S (FA1D0HVT)                        0.31       8.35 r
  u_ADDER/ADD_RESULT[10] (ADDER)                          0.00       8.35 r
  U67/ZN (AOI22D0HVT)                                     0.14       8.50 f
  U68/ZN (CKND2D0HVT)                                     0.18       8.68 r
  sumTemp_reg[10]/D (DFCNQD1HVT)                          0.00       8.68 r
  data arrival time                                                  8.68

  clock clk (rise edge)                                  25.00      25.00
  clock network delay (ideal)                             0.00      25.00
  clock uncertainty                                      -0.20      24.80
  sumTemp_reg[10]/CP (DFCNQD1HVT)                         0.00      24.80 r
  library setup time                                     -0.09      24.71
  data required time                                                24.71
  --------------------------------------------------------------------------
  data required time                                                24.71
  data arrival time                                                 -8.68
  --------------------------------------------------------------------------
  slack (MET)                                                       16.03


  Startpoint: data_valid (input port clocked by clk)
  Endpoint: sumTemp_reg[9]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  newMAC_v4          ZeroWireload          tcbn65lphvtwc_ccs
  inputGen           ZeroWireload          tcbn65lphvtwc_ccs
  action_arbiter     ZeroWireload          tcbn65lphvtwc_ccs
  ADDER_v3           ZeroWireload          tcbn65lphvtwc_ccs
  MULTIPLIER_V1      ZeroWireload          tcbn65lphvtwc_ccs
  ADDER              ZeroWireload          tcbn65lphvtwc_ccs

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    2.00       2.00 r
  data_valid (in)                                         0.00       2.00 r
  u_inputGen/data_valid (inputGen)                        0.00       2.00 r
  u_inputGen/U7/Z (CKAN2D0HVT)                            0.21       2.21 r
  u_inputGen/U8/ZN (AOI22D0HVT)                           0.17       2.37 f
  u_inputGen/U9/ZN (AOI31D0HVT)                           0.29       2.66 r
  u_inputGen/weight_idx[1] (inputGen)                     0.00       2.66 r
  u_action_arbiter/weight[1] (action_arbiter)             0.00       2.66 r
  u_action_arbiter/U5/ZN (INVD0HVT)                       0.17       2.83 f
  u_action_arbiter/U1/ZN (AOI22D0HVT)                     0.18       3.01 r
  u_action_arbiter/U9/ZN (OAI221D0HVT)                    0.33       3.35 f
  u_action_arbiter/U10/Z (AO221D0HVT)                     1.01       4.35 f
  u_action_arbiter/MUL (action_arbiter)                   0.00       4.35 f
  U54/ZN (NR2XD0HVT)                                      0.74       5.10 r
  u_ADDER/ADD_EN (ADDER)                                  0.00       5.10 r
  u_ADDER/U5/Z (AN3D0HVT)                                 0.54       5.64 r
  u_ADDER/intadd_0/U13/CO (FA1D0HVT)                      0.45       6.09 r
  u_ADDER/intadd_0/U12/CO (FA1D0HVT)                      0.24       6.33 r
  u_ADDER/intadd_0/U11/CO (FA1D0HVT)                      0.24       6.57 r
  u_ADDER/intadd_0/U10/CO (FA1D0HVT)                      0.24       6.82 r
  u_ADDER/intadd_0/U9/CO (FA1D0HVT)                       0.24       7.06 r
  u_ADDER/intadd_0/U8/CO (FA1D0HVT)                       0.24       7.31 r
  u_ADDER/intadd_0/U7/CO (FA1D0HVT)                       0.24       7.55 r
  u_ADDER/intadd_0/U6/CO (FA1D0HVT)                       0.24       7.80 r
  u_ADDER/intadd_0/U5/S (FA1D0HVT)                        0.31       8.11 r
  u_ADDER/ADD_RESULT[9] (ADDER)                           0.00       8.11 r
  U66/ZN (AOI22D0HVT)                                     0.14       8.25 f
  U52/ZN (CKND2D0HVT)                                     0.18       8.43 r
  sumTemp_reg[9]/D (DFCNQD1HVT)                           0.00       8.43 r
  data arrival time                                                  8.43

  clock clk (rise edge)                                  25.00      25.00
  clock network delay (ideal)                             0.00      25.00
  clock uncertainty                                      -0.20      24.80
  sumTemp_reg[9]/CP (DFCNQD1HVT)                          0.00      24.80 r
  library setup time                                     -0.09      24.71
  data required time                                                24.71
  --------------------------------------------------------------------------
  data required time                                                24.71
  data arrival time                                                 -8.43
  --------------------------------------------------------------------------
  slack (MET)                                                       16.27


1
