Lattice Timing Report -  Setup  and Hold, Version Radiant Software (64-bit) 3.2.1.217.3

Tue Dec  6 20:09:31 2022

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2022 Lattice Semiconductor Corporation,  All rights reserved.

Command line:    timing -sethld -v 10 -u 10 -endpoints 10 -nperend 1 -sp High-Performance_1.2V -hsp m -pwrprd -html -rpt es4finalproj_impl_1.twr es4finalproj_impl_1.udb -gui

-----------------------------------------
Design:          top
Family:          iCE40UP
Device:          iCE40UP5K
Package:         SG48
Performance:     High-Performance_1.2V
Package Status:                     Preliminary    Version 1.5
*Performance Hardware Data Status :   Advanced Version 1.0
-----------------------------------------


=====================================================================
                    Table of Contents
=====================================================================
    1  DESIGN CHECKING
        1.1  SDC Constraints
        1.2  Combinational Loop
        1.3  Error/Warning Messages
    2  CLOCK SUMMARY
        2.1  Clock display_inst/clk
        2.2  Clock pll_outcore_o_c
        2.3  Clock CLK
    3  TIMING ANALYSIS SUMMARY
        3.1  Overall (Setup and Hold)
            3.1.1  Constraint Coverage
            3.1.2  Timing Errors
            3.1.3  Total Timing Score
        3.2  Setup Summary Report
        3.3  Hold Summary Report
        3.4  Unconstrained Report
            3.4.1  Unconstrained Start/End Points
            3.4.2  Start/End Points Without Timing Constraints
    4  DETAILED REPORT
        4.1  Setup Detailed Report
        4.2  Hold Detailed Report

=====================================================================
                    End of Table of Contents
=====================================================================

==============================================
1  DESIGN CHECKING
==============================================

1.1  SDC Constraints
=====================
create_clock -name {CLK} -period 20.8333 [get_pins {HSOSC_inst/CLKHF }] 
[IGNORED:]create_generated_clock -name {pll_outcore_o_c} -source [get_pins display_inst.pll_init.lscc_pll_inst.u_PLL_B/REFERENCECLK] -divide_by 32 -multiply_by 67 [get_pins display_inst.pll_init.lscc_pll_inst.u_PLL_B/OUTCORE]
[IGNORED:]create_generated_clock -name {display_inst/clk} -source [get_pins display_inst.pll_init.lscc_pll_inst.u_PLL_B/REFERENCECLK] -divide_by 32 -multiply_by 67 [get_pins display_inst.pll_init.lscc_pll_inst.u_PLL_B/OUTGLOBAL]

Operating conditions:
--------------------
    Temperature: 100

1.2  Combinational Loop
========================
Combinational Loops
-------------------
++++ Loop1
NES_inst/digital_7__I_0_i1_3_lut/A	->	NES_inst/digital_7__I_0_i1_3_lut/Z

++++ Loop2
NES_inst/digital_7__I_0_i2_3_lut/A	->	NES_inst/digital_7__I_0_i2_3_lut/Z

++++ Loop3
NES_inst/i6700_3_lut/A	->	NES_inst/i6700_3_lut/Z

++++ Loop4
NES_inst/digital_7__I_0_i6_3_lut/A	->	NES_inst/digital_7__I_0_i6_3_lut/Z

++++ Loop5
NES_inst/i6696_3_lut/A	->	NES_inst/i6696_3_lut/Z

++++ Loop6
NES_inst/digital_7__I_0_i4_3_lut/A	->	NES_inst/digital_7__I_0_i4_3_lut/Z

++++ Loop7
NES_inst/digital_7__I_0_i3_3_lut/A	->	NES_inst/digital_7__I_0_i3_3_lut/Z

++++ Loop8
NES_inst/digital_7__I_0_i8_3_lut/A	->	NES_inst/digital_7__I_0_i8_3_lut/Z


1.3  Error/Warning Messages
============================
WARNING - No master clock for
	generated clock	create_generated_clock -name {display_inst/clk} -source [get_pins {display_inst/pll_init/lscc_pll_inst/u_PLL_B/REFERENCECLK}] -multiply_by 67 -divide_by 32 [get_pins {display_inst/pll_init/lscc_pll_inst/u_PLL_B/OUTGLOBAL }] .
WARNING - No master clock for
	generated clock	create_generated_clock -name {pll_outcore_o_c} -source [get_pins {display_inst/pll_init/lscc_pll_inst/u_PLL_B/REFERENCECLK}] -multiply_by 67 -divide_by 32 [get_pins {display_inst/pll_init/lscc_pll_inst/u_PLL_B/OUTCORE }] .

==============================================
2  CLOCK SUMMARY
==============================================

2.1 Clock "display_inst/clk"
=======================
create_generated_clock -name {display_inst/clk} -source [get_pins {display_inst/pll_init/lscc_pll_inst/u_PLL_B/REFERENCECLK}] -multiply_by 67 -divide_by 32 [get_pins {display_inst/pll_init/lscc_pll_inst/u_PLL_B/OUTGLOBAL }] 

Single Clock Domain
-------------------------------------------------------------------------------------------------------
         Clock display_inst/clk         |                    |       Period       |     Frequency      
-------------------------------------------------------------------------------------------------------
 From display_inst/clk                  |             Target |               +INF |          0.000 MHz 
                                        | Actual (all paths) |               ---- |               ---- 
-------------------------------------------------------------------------------------------------------

Clock Domain Crossing
------------------------------------------------------------------------------------------------------
         Clock display_inst/clk         |   Worst Time Between Edges   |           Comment            
------------------------------------------------------------------------------------------------------
 From pll_outcore_o_c                   |                         ---- |                      No path 
 From CLK                               |                         ---- |                      No path 
------------------------------------------------------------------------------------------------------

2.2 Clock "pll_outcore_o_c"
=======================
create_generated_clock -name {pll_outcore_o_c} -source [get_pins {display_inst/pll_init/lscc_pll_inst/u_PLL_B/REFERENCECLK}] -multiply_by 67 -divide_by 32 [get_pins {display_inst/pll_init/lscc_pll_inst/u_PLL_B/OUTCORE }] 

Single Clock Domain
-------------------------------------------------------------------------------------------------------
         Clock pll_outcore_o_c          |                    |       Period       |     Frequency      
-------------------------------------------------------------------------------------------------------
 From pll_outcore_o_c                   |             Target |               +INF |          0.000 MHz 
                                        | Actual (all paths) |               ---- |               ---- 
-------------------------------------------------------------------------------------------------------

Clock Domain Crossing
------------------------------------------------------------------------------------------------------
         Clock pll_outcore_o_c          |   Worst Time Between Edges   |           Comment            
------------------------------------------------------------------------------------------------------
 From display_inst/clk                  |                         ---- |                      No path 
 From CLK                               |                         ---- |                      No path 
------------------------------------------------------------------------------------------------------

2.3 Clock "CLK"
=======================
create_clock -name {CLK} -period 20.8333 [get_pins {HSOSC_inst/CLKHF }] 

Single Clock Domain
-------------------------------------------------------------------------------------------------------
               Clock CLK                |                    |       Period       |     Frequency      
-------------------------------------------------------------------------------------------------------
 From CLK                               |             Target |          20.833 ns |         48.000 MHz 
                                        | Actual (all paths) |          20.792 ns |         48.095 MHz 
HSOSC_inst/CLKHF (MPW)                  |   (50% duty cycle) |          20.792 ns |         48.095 MHz 
-------------------------------------------------------------------------------------------------------

Clock Domain Crossing
------------------------------------------------------------------------------------------------------
               Clock CLK                |   Worst Time Between Edges   |           Comment            
------------------------------------------------------------------------------------------------------
 From display_inst/clk                  |                         ---- |                      No path 
 From pll_outcore_o_c                   |                         ---- |                      No path 
------------------------------------------------------------------------------------------------------

==============================================
3  TIMING ANALYSIS SUMMARY
==============================================

3.1  Overall (Setup and Hold)
==============================

3.1.1  Constraint Coverage
---------------------------
Constraint Coverage: 15.5698%

3.1.2  Timing Errors
---------------------
Timing Errors: 0 endpoints (setup), 0 endpoints (hold)

3.1.3  Total Timing Score
--------------------------
Total Negative Slack: 0.000 ns (setup), 0.000 ns (hold)

3.2  Setup Summary Report
==========================

-------------------------------------------------------
          Listing 10 End Points          |    Slack    
-------------------------------------------------------
board_inst/button_i2/SR                  |    3.995 ns 
board_inst/button_i3/D                   |    4.338 ns 
board_inst/button_i0/D                   |    4.933 ns 
board_inst/button_i1/SR                  |    5.488 ns 
board_inst/button_i2/D                   |    6.228 ns 
board_inst/button_i0/SR                  |    6.809 ns 
board_inst/button_i1/D                   |    7.550 ns 
NES_inst/count_1171_1247__i20/D          |    9.649 ns 
NES_inst/count_1171_1247__i19/D          |    9.926 ns 
NES_inst/count_1171_1247__i18/D          |   10.203 ns 
-------------------------------------------------------
                                         |             
Setup # of endpoints with negative slack:|           0 
                                         |             
-------------------------------------------------------

3.3  Hold Summary Report
=========================

-------------------------------------------------------
          Listing 10 End Points          |    Slack    
-------------------------------------------------------
NES_inst/count_1171_1247__i11/D          |    1.882 ns 
NES_inst/count_1171_1247__i12/D          |    1.882 ns 
NES_inst/count_1171_1247__i13/D          |    1.882 ns 
NES_inst/count_1171_1247__i14/D          |    1.882 ns 
NES_inst/count_1171_1247__i15/D          |    1.882 ns 
NES_inst/count_1171_1247__i16/D          |    1.882 ns 
NES_inst/count_1171_1247__i17/D          |    1.882 ns 
NES_inst/count_1171_1247__i18/D          |    1.882 ns 
NES_inst/count_1171_1247__i19/D          |    1.882 ns 
NES_inst/count_1171_1247__i1/D           |    1.882 ns 
-------------------------------------------------------
                                         |             
Hold # of endpoints with negative slack: |           0 
                                         |             
-------------------------------------------------------

3.4  Unconstrained Report
===========================

3.4.1  Unconstrained Start/End Points
--------------------------------------

Clocked but unconstrained timing start points
-------------------------------------------------------------------
         Listing 2 Start Points         |           Type           
-------------------------------------------------------------------
board_inst/apple_id_i0/Q                |          No required time
board_inst/apple_id_i4/Q                |          No required time
-------------------------------------------------------------------
                                        |                          
Number of unconstrained timing start po |                          
ints                                    |                         2
                                        |                          
-------------------------------------------------------------------

Clocked but unconstrained timing end points
-------------------------------------------------------------------
         Listing 10 End Points          |           Type           
-------------------------------------------------------------------
display_inst/vga_init/y_pos_1172__i8/D  |    No arrival or required
display_inst/vga_init/y_pos_1172__i7/D  |    No arrival or required
{display_inst/vga_init/y_pos_1172__i7/SP   display_inst/vga_init/y_pos_1172__i8/SP}                           
                                        |    No arrival or required
{display_inst/vga_init/y_pos_1172__i7/SR   display_inst/vga_init/y_pos_1172__i8/SR}                           
                                        |    No arrival or required
display_inst/vga_init/y_pos_1172__i6/D  |    No arrival or required
display_inst/vga_init/y_pos_1172__i5/D  |    No arrival or required
{display_inst/vga_init/y_pos_1172__i5/SP   display_inst/vga_init/y_pos_1172__i6/SP}                           
                                        |    No arrival or required
{display_inst/vga_init/y_pos_1172__i5/SR   display_inst/vga_init/y_pos_1172__i6/SR}                           
                                        |    No arrival or required
display_inst/vga_init/x_pos_1173__i6/D  |    No arrival or required
display_inst/vga_init/x_pos_1173__i5/D  |    No arrival or required
-------------------------------------------------------------------
                                        |                          
Number of unconstrained timing end poin |                          
ts                                      |                        43
                                        |                          
-------------------------------------------------------------------

3.4.2  Start/End Points Without Timing Constraints
---------------------------------------------------

I/O ports without constraint
----------------------------
Possible constraints to use on I/O ports are:
set_input_delay,
set_output_delay,
set_max_delay,
create_clock,
create_generated_clock,
...

-------------------------------------------------------------------
     Listing 10 Start or End Points     |           Type           
-------------------------------------------------------------------
pll_in_clock                            |                     input
data                                    |                     input
continCLK                               |                    output
rgb[0]                                  |                    output
rgb[1]                                  |                    output
rgb[2]                                  |                    output
rgb[3]                                  |                    output
rgb[4]                                  |                    output
rgb[5]                                  |                    output
VSYNC                                   |                    output
-------------------------------------------------------------------
                                        |                          
Number of I/O ports without constraint  |                        12
                                        |                          
-------------------------------------------------------------------

Registers without clock definition
Define the clock for these registers.
-------------------------------------------------------------------
         Listing 5 Instance(s)          |           Type           
-------------------------------------------------------------------
NES_inst/output_i0_i1                   |                  No Clock
NES_inst/output_i0_i5                   |                  No Clock
NES_inst/output_i0_i3                   |                  No Clock
NES_inst/output_i0_i7                   |                  No Clock
NES_inst/output_i0_i0                   |                  No Clock
-------------------------------------------------------------------
                                        |                          
Number of registers without clock defin |                          
ition                                   |                         5
                                        |                          
-------------------------------------------------------------------

==============================================
4  DETAILED REPORT
==============================================

4.1  Setup Detailed Report
===========================


XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX

Detail report of critical paths

XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 
                    Detailed Report for timing paths 
+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : NES_inst/count_1171_1247__i11/Q  (SLICE_R5C18B)
Path End         : board_inst/button_i2/SR  (SLICE_R12C19A)
Source Clock     : CLK (R)
Destination Clock: CLK (R)
Logic Level      : 5
Delay Ratio      : 80.5% (route), 19.5% (logic)
Clock Skew       : 0.000 ns
Setup Constraint : 20.833 ns 
Path Slack       : 3.995 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name       Delay  Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
HSOSC_inst/CLKHF                          HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  22      
NES_inst/CLK                                                 NET DELAY        5.499                  5.499  22      


Data Path

NES_inst/count_1171_1247__i11/CK->NES_inst/count_1171_1247__i11/Q
                                          SLICE_R5C18B       CLK_TO_Q1_DELAY  1.388                  6.887  2       
NES_inst/NEScount[2]                                         NET DELAY        2.075                  8.962  2       
NES_inst/i2_3_lut_adj_52/B->NES_inst/i2_3_lut_adj_52/Z
                                          SLICE_R6C18A       B0_TO_F0_DELAY   0.449                  9.411  2       
NES_inst/n6067                                               NET DELAY        2.485                 11.896  2       
NES_inst/i2_3_lut/C->NES_inst/i2_3_lut/Z  SLICE_R6C19B       B1_TO_F1_DELAY   0.449                 12.345  8       
NES_inst/n9812                                               NET DELAY        2.168                 14.513  8       
NES_inst/digital_7__I_0_i1_3_lut/C->NES_inst/digital_7__I_0_i1_3_lut/Z
                                          SLICE_R5C20C       D0_TO_F0_DELAY   0.449                 14.962  4       
NES_inst/digital[0]                                          NET DELAY        2.551                 17.513  4       
board_inst/i9546_2_lut_3_lut/C->board_inst/i9546_2_lut_3_lut/Z
                                          SLICE_R6C19C       A1_TO_F1_DELAY   0.449                 17.962  2       
board_inst/n4326 ( LSR )                                     NET DELAY        3.846                 21.808  2       


Destination Clock Path

                                                             CONSTRAINT       0.000                 20.833  1       
HSOSC_inst/CLKHF                          HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                 20.833  22      
NES_inst/CLK ( CLK )                                         NET DELAY        5.499                 26.332  22      
                                                             Uncertainty      0.000                 26.332  
                                                             Setup time       0.529                 25.803  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Required Time                                                                                       25.803  
Arrival Time                                                                                       -21.807  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Path Slack  (Passed)                                                                                 3.995  




++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : NES_inst/count_1171_1247__i11/Q  (SLICE_R5C18B)
Path End         : board_inst/button_i3/D  (SLICE_R5C20A)
Source Clock     : CLK (R)
Destination Clock: CLK (R)
Logic Level      : 6
Delay Ratio      : 77.5% (route), 22.5% (logic)
Clock Skew       : 0.000 ns
Setup Constraint : 20.833 ns 
Path Slack       : 4.338 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name       Delay  Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
HSOSC_inst/CLKHF                          HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  22      
NES_inst/CLK                                                 NET DELAY        5.499                  5.499  22      


Data Path

NES_inst/count_1171_1247__i11/CK->NES_inst/count_1171_1247__i11/Q
                                          SLICE_R5C18B       CLK_TO_Q1_DELAY  1.388                  6.887  2       
NES_inst/NEScount[2]                                         NET DELAY        2.075                  8.962  2       
NES_inst/i2_3_lut_adj_52/B->NES_inst/i2_3_lut_adj_52/Z
                                          SLICE_R6C18A       B0_TO_F0_DELAY   0.449                  9.411  2       
NES_inst/n6067                                               NET DELAY        2.485                 11.896  2       
NES_inst/i2_3_lut/C->NES_inst/i2_3_lut/Z  SLICE_R6C19B       B1_TO_F1_DELAY   0.449                 12.345  8       
NES_inst/n9812                                               NET DELAY        2.763                 15.108  8       
NES_inst/i6696_3_lut/C->NES_inst/i6696_3_lut/Z
                                          SLICE_R6C20C       D0_TO_F0_DELAY   0.449                 15.557  4       
NES_inst/digital[4]                                          NET DELAY        2.168                 17.725  4       
NES_inst/i1_2_lut/A->NES_inst/i1_2_lut/Z  SLICE_R6C20B       D1_TO_F1_DELAY   0.449                 18.174  1       
NES_inst/n22                                                 NET DELAY        3.146                 21.320  1       
i4_4_lut/D->i4_4_lut/Z                    SLICE_R5C20A       A1_TO_F1_DELAY   0.476                 21.796  1       
board_inst/n11872 ( DI1 )                                    NET DELAY        0.000                 21.796  1       


Destination Clock Path

                                                             CONSTRAINT       0.000                 20.833  1       
HSOSC_inst/CLKHF                          HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                 20.833  22      
NES_inst/CLK ( CLK )                                         NET DELAY        5.499                 26.332  22      
                                                             Uncertainty      0.000                 26.332  
                                                             Setup time       0.198                 26.134  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Required Time                                                                                       26.134  
Arrival Time                                                                                       -21.795  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Path Slack  (Passed)                                                                                 4.338  




++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : NES_inst/count_1171_1247__i11/Q  (SLICE_R5C18B)
Path End         : board_inst/button_i0/D  (SLICE_R6C19D)
Source Clock     : CLK (R)
Destination Clock: CLK (R)
Logic Level      : 6
Delay Ratio      : 76.7% (route), 23.3% (logic)
Clock Skew       : 0.000 ns
Setup Constraint : 20.833 ns 
Path Slack       : 4.933 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name       Delay  Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
HSOSC_inst/CLKHF                          HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  22      
NES_inst/CLK                                                 NET DELAY        5.499                  5.499  22      


Data Path

NES_inst/count_1171_1247__i11/CK->NES_inst/count_1171_1247__i11/Q
                                          SLICE_R5C18B       CLK_TO_Q1_DELAY  1.388                  6.887  2       
NES_inst/NEScount[2]                                         NET DELAY        2.075                  8.962  2       
NES_inst/i2_3_lut_adj_52/B->NES_inst/i2_3_lut_adj_52/Z
                                          SLICE_R6C18A       B0_TO_F0_DELAY   0.449                  9.411  2       
NES_inst/n6067                                               NET DELAY        2.485                 11.896  2       
NES_inst/i2_3_lut/C->NES_inst/i2_3_lut/Z  SLICE_R6C19B       B1_TO_F1_DELAY   0.449                 12.345  8       
NES_inst/n9812                                               NET DELAY        2.763                 15.108  8       
NES_inst/i6700_3_lut/C->NES_inst/i6700_3_lut/Z
                                          SLICE_R6C20A       D0_TO_F0_DELAY   0.449                 15.557  3       
NES_inst/digital[6]                                          NET DELAY        2.551                 18.108  3       
NES_inst/i2_4_lut/C->NES_inst/i2_4_lut/Z  SLICE_R6C20D       A1_TO_F1_DELAY   0.449                 18.557  1       
NES_inst/n9771                                               NET DELAY        2.168                 20.725  1       
board_inst/i4861_3_lut/A->board_inst/i4861_3_lut/Z
                                          SLICE_R6C19D       D1_TO_F1_DELAY   0.476                 21.201  1       
board_inst/button_3__N_149[0] ( DI1 )                        NET DELAY        0.000                 21.201  1       


Destination Clock Path

                                                             CONSTRAINT       0.000                 20.833  1       
HSOSC_inst/CLKHF                          HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                 20.833  22      
NES_inst/CLK ( CLK )                                         NET DELAY        5.499                 26.332  22      
                                                             Uncertainty      0.000                 26.332  
                                                             Setup time       0.198                 26.134  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Required Time                                                                                       26.134  
Arrival Time                                                                                       -21.200  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Path Slack  (Passed)                                                                                 4.933  




++++ Path 4 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : NES_inst/count_1171_1247__i11/Q  (SLICE_R5C18B)
Path End         : board_inst/button_i1/SR  (SLICE_R6C20C)
Source Clock     : CLK (R)
Destination Clock: CLK (R)
Logic Level      : 5
Delay Ratio      : 78.5% (route), 21.5% (logic)
Clock Skew       : 0.000 ns
Setup Constraint : 20.833 ns 
Path Slack       : 5.488 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name       Delay  Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
HSOSC_inst/CLKHF                          HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  22      
NES_inst/CLK                                                 NET DELAY        5.499                  5.499  22      


Data Path

NES_inst/count_1171_1247__i11/CK->NES_inst/count_1171_1247__i11/Q
                                          SLICE_R5C18B       CLK_TO_Q1_DELAY  1.388                  6.887  2       
NES_inst/NEScount[2]                                         NET DELAY        2.075                  8.962  2       
NES_inst/i2_3_lut_adj_52/B->NES_inst/i2_3_lut_adj_52/Z
                                          SLICE_R6C18A       B0_TO_F0_DELAY   0.449                  9.411  2       
NES_inst/n6067                                               NET DELAY        2.485                 11.896  2       
NES_inst/i2_3_lut/C->NES_inst/i2_3_lut/Z  SLICE_R6C19B       B1_TO_F1_DELAY   0.449                 12.345  8       
NES_inst/n9812                                               NET DELAY        2.168                 14.513  8       
NES_inst/digital_7__I_0_i1_3_lut/C->NES_inst/digital_7__I_0_i1_3_lut/Z
                                          SLICE_R5C20C       D0_TO_F0_DELAY   0.449                 14.962  4       
NES_inst/digital[0]                                          NET DELAY        2.168                 17.130  4       
board_inst/i9550_2_lut/B->board_inst/i9550_2_lut/Z
                                          SLICE_R5C20D       D0_TO_F0_DELAY   0.449                 17.579  1       
board_inst/n4 ( LSR )                                        NET DELAY        2.736                 20.315  1       


Destination Clock Path

                                                             CONSTRAINT       0.000                 20.833  1       
HSOSC_inst/CLKHF                          HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                 20.833  22      
NES_inst/CLK ( CLK )                                         NET DELAY        5.499                 26.332  22      
                                                             Uncertainty      0.000                 26.332  
                                                             Setup time       0.529                 25.803  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Required Time                                                                                       25.803  
Arrival Time                                                                                       -20.314  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Path Slack  (Passed)                                                                                 5.488  




++++ Path 5 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : NES_inst/count_1171_1247__i11/Q  (SLICE_R5C18B)
Path End         : board_inst/button_i2/D  (SLICE_R12C19A)
Source Clock     : CLK (R)
Destination Clock: CLK (R)
Logic Level      : 5
Delay Ratio      : 77.7% (route), 22.3% (logic)
Clock Skew       : 0.000 ns
Setup Constraint : 20.833 ns 
Path Slack       : 6.228 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name       Delay  Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
HSOSC_inst/CLKHF                          HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  22      
NES_inst/CLK                                                 NET DELAY        5.499                  5.499  22      


Data Path

NES_inst/count_1171_1247__i11/CK->NES_inst/count_1171_1247__i11/Q
                                          SLICE_R5C18B       CLK_TO_Q1_DELAY  1.388                  6.887  2       
NES_inst/NEScount[2]                                         NET DELAY        2.075                  8.962  2       
NES_inst/i2_3_lut_adj_52/B->NES_inst/i2_3_lut_adj_52/Z
                                          SLICE_R6C18A       B0_TO_F0_DELAY   0.449                  9.411  2       
NES_inst/n6067                                               NET DELAY        2.485                 11.896  2       
NES_inst/i2_3_lut/C->NES_inst/i2_3_lut/Z  SLICE_R6C19B       B1_TO_F1_DELAY   0.449                 12.345  8       
NES_inst/n9812                                               NET DELAY        2.763                 15.108  8       
NES_inst/digital_7__I_0_i4_3_lut/C->NES_inst/digital_7__I_0_i4_3_lut/Z
                                          SLICE_R6C20D       D0_TO_F0_DELAY   0.449                 15.557  5       
NES_inst/digital[3]                                          NET DELAY        3.873                 19.430  5       
board_inst/i1617_1_lut/A->board_inst/i1617_1_lut/Z
                                          SLICE_R12C19A      D1_TO_F1_DELAY   0.476                 19.906  1       
board_inst/n65[2] ( DI1 )                                    NET DELAY        0.000                 19.906  1       


Destination Clock Path

                                                             CONSTRAINT       0.000                 20.833  1       
HSOSC_inst/CLKHF                          HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                 20.833  22      
NES_inst/CLK ( CLK )                                         NET DELAY        5.499                 26.332  22      
                                                             Uncertainty      0.000                 26.332  
                                                             Setup time       0.198                 26.134  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Required Time                                                                                       26.134  
Arrival Time                                                                                       -19.905  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Path Slack  (Passed)                                                                                 6.228  




++++ Path 6 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : NES_inst/count_1171_1247__i11/Q  (SLICE_R5C18B)
Path End         : board_inst/button_i0/SR  (SLICE_R6C19D)
Source Clock     : CLK (R)
Destination Clock: CLK (R)
Logic Level      : 5
Delay Ratio      : 76.2% (route), 23.8% (logic)
Clock Skew       : 0.000 ns
Setup Constraint : 20.833 ns 
Path Slack       : 6.809 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name       Delay  Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
HSOSC_inst/CLKHF                          HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  22      
NES_inst/CLK                                                 NET DELAY        5.499                  5.499  22      


Data Path

NES_inst/count_1171_1247__i11/CK->NES_inst/count_1171_1247__i11/Q
                                          SLICE_R5C18B       CLK_TO_Q1_DELAY  1.388                  6.887  2       
NES_inst/NEScount[2]                                         NET DELAY        2.075                  8.962  2       
NES_inst/i2_3_lut_adj_52/B->NES_inst/i2_3_lut_adj_52/Z
                                          SLICE_R6C18A       B0_TO_F0_DELAY   0.449                  9.411  2       
NES_inst/n6067                                               NET DELAY        2.485                 11.896  2       
NES_inst/i2_3_lut/C->NES_inst/i2_3_lut/Z  SLICE_R6C19B       B1_TO_F1_DELAY   0.449                 12.345  8       
NES_inst/n9812                                               NET DELAY        2.168                 14.513  8       
NES_inst/digital_7__I_0_i1_3_lut/C->NES_inst/digital_7__I_0_i1_3_lut/Z
                                          SLICE_R5C20C       D0_TO_F0_DELAY   0.476                 14.989  4       
NES_inst/digital[0]                                          NET DELAY        0.304                 15.293  4       
NES_inst/i3501_1_lut/A->NES_inst/i3501_1_lut/Z
                                          SLICE_R5C20C       C1_TO_F1_DELAY   0.449                 15.742  1       
NES_inst/n4643 ( LSR )                                       NET DELAY        3.252                 18.994  1       


Destination Clock Path

                                                             CONSTRAINT       0.000                 20.833  1       
HSOSC_inst/CLKHF                          HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                 20.833  22      
NES_inst/CLK ( CLK )                                         NET DELAY        5.499                 26.332  22      
                                                             Uncertainty      0.000                 26.332  
                                                             Setup time       0.529                 25.803  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Required Time                                                                                       25.803  
Arrival Time                                                                                       -18.993  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Path Slack  (Passed)                                                                                 6.809  




++++ Path 7 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : NES_inst/count_1171_1247__i11/Q  (SLICE_R5C18B)
Path End         : board_inst/button_i1/D  (SLICE_R6C20C)
Source Clock     : CLK (R)
Destination Clock: CLK (R)
Logic Level      : 5
Delay Ratio      : 75.5% (route), 24.5% (logic)
Clock Skew       : 0.000 ns
Setup Constraint : 20.833 ns 
Path Slack       : 7.550 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name       Delay  Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
HSOSC_inst/CLKHF                          HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  22      
NES_inst/CLK                                                 NET DELAY        5.499                  5.499  22      


Data Path

NES_inst/count_1171_1247__i11/CK->NES_inst/count_1171_1247__i11/Q
                                          SLICE_R5C18B       CLK_TO_Q1_DELAY  1.388                  6.887  2       
NES_inst/NEScount[2]                                         NET DELAY        2.075                  8.962  2       
NES_inst/i2_3_lut_adj_52/B->NES_inst/i2_3_lut_adj_52/Z
                                          SLICE_R6C18A       B0_TO_F0_DELAY   0.449                  9.411  2       
NES_inst/n6067                                               NET DELAY        2.485                 11.896  2       
NES_inst/i2_3_lut/C->NES_inst/i2_3_lut/Z  SLICE_R6C19B       B1_TO_F1_DELAY   0.449                 12.345  8       
NES_inst/n9812                                               NET DELAY        2.763                 15.108  8       
NES_inst/digital_7__I_0_i6_3_lut/C->NES_inst/digital_7__I_0_i6_3_lut/Z
                                          SLICE_R6C20B       D0_TO_F0_DELAY   0.449                 15.557  4       
NES_inst/digital[5]                                          NET DELAY        2.551                 18.108  4       
NES_inst/i2_3_lut_4_lut/C->NES_inst/i2_3_lut_4_lut/Z
                                          SLICE_R6C20C       A1_TO_F1_DELAY   0.476                 18.584  1       
NES_inst/n9768 ( DI1 )                                       NET DELAY        0.000                 18.584  1       


Destination Clock Path

                                                             CONSTRAINT       0.000                 20.833  1       
HSOSC_inst/CLKHF                          HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                 20.833  22      
NES_inst/CLK ( CLK )                                         NET DELAY        5.499                 26.332  22      
                                                             Uncertainty      0.000                 26.332  
                                                             Setup time       0.198                 26.134  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Required Time                                                                                       26.134  
Arrival Time                                                                                       -18.583  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Path Slack  (Passed)                                                                                 7.550  




++++ Path 8 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : NES_inst/count_1171_1247__i1/Q  (SLICE_R5C17A)
Path End         : NES_inst/count_1171_1247__i20/D  (SLICE_R5C19C)
Source Clock     : CLK (R)
Destination Clock: CLK (R)
Logic Level      : 21
Delay Ratio      : 34.5% (route), 65.5% (logic)
Clock Skew       : 0.000 ns
Setup Constraint : 20.833 ns 
Path Slack       : 9.649 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name           Delay  Arrival/Required Time  Fanout  
----------------------------------------  -----------------  -------------------  -----  ---------------------  ------  
HSOSC_inst/CLKHF                          HFOSC_HFOSC_R1C32  CLOCK LATENCY        0.000                  0.000  22      
NES_inst/CLK                                                 NET DELAY            5.499                  5.499  22      


Data Path

NES_inst/count_1171_1247__i1/CK->NES_inst/count_1171_1247__i1/Q
                                          SLICE_R5C17A       CLK_TO_Q1_DELAY      1.388                  6.887  1       
NES_inst/n20                                                 NET DELAY            2.022                  8.909  1       
NES_inst/count_1171_1247_add_4_1/C1->NES_inst/count_1171_1247_add_4_1/CO1
                                          SLICE_R5C17A       C1_TO_COUT1_DELAY    0.343                  9.252  2       
NES_inst/n9192                                               NET DELAY            0.000                  9.252  2       
NES_inst/count_1171_1247_add_4_3/CI0->NES_inst/count_1171_1247_add_4_3/CO0
                                          SLICE_R5C17B       CIN0_TO_COUT0_DELAY  0.277                  9.529  2       
NES_inst/n12363                                              NET DELAY            0.000                  9.529  2       
NES_inst/count_1171_1247_add_4_3/CI1->NES_inst/count_1171_1247_add_4_3/CO1
                                          SLICE_R5C17B       CIN1_TO_COUT1_DELAY  0.277                  9.806  2       
NES_inst/n9194                                               NET DELAY            0.000                  9.806  2       
NES_inst/count_1171_1247_add_4_5/CI0->NES_inst/count_1171_1247_add_4_5/CO0
                                          SLICE_R5C17C       CIN0_TO_COUT0_DELAY  0.277                 10.083  2       
NES_inst/n12366                                              NET DELAY            0.000                 10.083  2       
NES_inst/count_1171_1247_add_4_5/CI1->NES_inst/count_1171_1247_add_4_5/CO1
                                          SLICE_R5C17C       CIN1_TO_COUT1_DELAY  0.277                 10.360  2       
NES_inst/n9196                                               NET DELAY            0.000                 10.360  2       
NES_inst/count_1171_1247_add_4_7/CI0->NES_inst/count_1171_1247_add_4_7/CO0
                                          SLICE_R5C17D       CIN0_TO_COUT0_DELAY  0.277                 10.637  2       
NES_inst/n12369                                              NET DELAY            0.000                 10.637  2       
NES_inst/count_1171_1247_add_4_7/CI1->NES_inst/count_1171_1247_add_4_7/CO1
                                          SLICE_R5C17D       CIN1_TO_COUT1_DELAY  0.277                 10.914  2       
NES_inst/n9198                                               NET DELAY            0.555                 11.469  2       
NES_inst/count_1171_1247_add_4_9/CI0->NES_inst/count_1171_1247_add_4_9/CO0
                                          SLICE_R5C18A       CIN0_TO_COUT0_DELAY  0.277                 11.746  2       
NES_inst/n12372                                              NET DELAY            0.000                 11.746  2       
NES_inst/count_1171_1247_add_4_9/CI1->NES_inst/count_1171_1247_add_4_9/CO1
                                          SLICE_R5C18A       CIN1_TO_COUT1_DELAY  0.277                 12.023  2       
NES_inst/n9200                                               NET DELAY            0.000                 12.023  2       
NES_inst/count_1171_1247_add_4_11/CI0->NES_inst/count_1171_1247_add_4_11/CO0
                                          SLICE_R5C18B       CIN0_TO_COUT0_DELAY  0.277                 12.300  2       
NES_inst/n12375                                              NET DELAY            0.000                 12.300  2       
NES_inst/count_1171_1247_add_4_11/CI1->NES_inst/count_1171_1247_add_4_11/CO1
                                          SLICE_R5C18B       CIN1_TO_COUT1_DELAY  0.277                 12.577  2       
NES_inst/n9202                                               NET DELAY            0.000                 12.577  2       
NES_inst/count_1171_1247_add_4_13/CI0->NES_inst/count_1171_1247_add_4_13/CO0
                                          SLICE_R5C18C       CIN0_TO_COUT0_DELAY  0.277                 12.854  2       
NES_inst/n12378                                              NET DELAY            0.000                 12.854  2       
NES_inst/count_1171_1247_add_4_13/CI1->NES_inst/count_1171_1247_add_4_13/CO1
                                          SLICE_R5C18C       CIN1_TO_COUT1_DELAY  0.277                 13.131  2       
NES_inst/n9204                                               NET DELAY            0.000                 13.131  2       
NES_inst/count_1171_1247_add_4_15/CI0->NES_inst/count_1171_1247_add_4_15/CO0
                                          SLICE_R5C18D       CIN0_TO_COUT0_DELAY  0.277                 13.408  2       
NES_inst/n12381                                              NET DELAY            0.000                 13.408  2       
NES_inst/count_1171_1247_add_4_15/CI1->NES_inst/count_1171_1247_add_4_15/CO1
                                          SLICE_R5C18D       CIN1_TO_COUT1_DELAY  0.277                 13.685  2       
NES_inst/n9206                                               NET DELAY            0.555                 14.240  2       
NES_inst/count_1171_1247_add_4_17/CI0->NES_inst/count_1171_1247_add_4_17/CO0
                                          SLICE_R5C19A       CIN0_TO_COUT0_DELAY  0.277                 14.517  2       
NES_inst/n12384                                              NET DELAY            0.000                 14.517  2       
NES_inst/count_1171_1247_add_4_17/CI1->NES_inst/count_1171_1247_add_4_17/CO1
                                          SLICE_R5C19A       CIN1_TO_COUT1_DELAY  0.277                 14.794  2       
NES_inst/n9208                                               NET DELAY            0.000                 14.794  2       
NES_inst/count_1171_1247_add_4_19/CI0->NES_inst/count_1171_1247_add_4_19/CO0
                                          SLICE_R5C19B       CIN0_TO_COUT0_DELAY  0.277                 15.071  2       
NES_inst/n12387                                              NET DELAY            0.000                 15.071  2       
NES_inst/count_1171_1247_add_4_19/CI1->NES_inst/count_1171_1247_add_4_19/CO1
                                          SLICE_R5C19B       CIN1_TO_COUT1_DELAY  0.277                 15.348  2       
NES_inst/n9210                                               NET DELAY            0.661                 16.009  2       
NES_inst/count_1171_1247_add_4_21/D0->NES_inst/count_1171_1247_add_4_21/S0
                                          SLICE_R5C19C       D0_TO_F0_DELAY       0.476                 16.485  1       
NES_inst/n85[19] ( DI0 )                                     NET DELAY            0.000                 16.485  1       


Destination Clock Path

                                                             CONSTRAINT           0.000                 20.833  1       
HSOSC_inst/CLKHF                          HFOSC_HFOSC_R1C32  CLOCK LATENCY        0.000                 20.833  22      
NES_inst/CLK ( CLK )                                         NET DELAY            5.499                 26.332  22      
                                                             Uncertainty          0.000                 26.332  
                                                             Setup time           0.198                 26.134  
----------------------------------------  -----------------  -------------------  -----  ---------------------  ------  
Required Time                                                                                           26.134  
Arrival Time                                                                                           -16.484  
----------------------------------------  -----------------  -------------------  -----  ---------------------  ------  
Path Slack  (Passed)                                                                                     9.649  




++++ Path 9 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : NES_inst/count_1171_1247__i1/Q  (SLICE_R5C17A)
Path End         : NES_inst/count_1171_1247__i19/D  (SLICE_R5C19B)
Source Clock     : CLK (R)
Destination Clock: CLK (R)
Logic Level      : 20
Delay Ratio      : 35.4% (route), 64.6% (logic)
Clock Skew       : 0.000 ns
Setup Constraint : 20.833 ns 
Path Slack       : 9.926 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name           Delay  Arrival/Required Time  Fanout  
----------------------------------------  -----------------  -------------------  -----  ---------------------  ------  
HSOSC_inst/CLKHF                          HFOSC_HFOSC_R1C32  CLOCK LATENCY        0.000                  0.000  22      
NES_inst/CLK                                                 NET DELAY            5.499                  5.499  22      


Data Path

NES_inst/count_1171_1247__i1/CK->NES_inst/count_1171_1247__i1/Q
                                          SLICE_R5C17A       CLK_TO_Q1_DELAY      1.388                  6.887  1       
NES_inst/n20                                                 NET DELAY            2.022                  8.909  1       
NES_inst/count_1171_1247_add_4_1/C1->NES_inst/count_1171_1247_add_4_1/CO1
                                          SLICE_R5C17A       C1_TO_COUT1_DELAY    0.343                  9.252  2       
NES_inst/n9192                                               NET DELAY            0.000                  9.252  2       
NES_inst/count_1171_1247_add_4_3/CI0->NES_inst/count_1171_1247_add_4_3/CO0
                                          SLICE_R5C17B       CIN0_TO_COUT0_DELAY  0.277                  9.529  2       
NES_inst/n12363                                              NET DELAY            0.000                  9.529  2       
NES_inst/count_1171_1247_add_4_3/CI1->NES_inst/count_1171_1247_add_4_3/CO1
                                          SLICE_R5C17B       CIN1_TO_COUT1_DELAY  0.277                  9.806  2       
NES_inst/n9194                                               NET DELAY            0.000                  9.806  2       
NES_inst/count_1171_1247_add_4_5/CI0->NES_inst/count_1171_1247_add_4_5/CO0
                                          SLICE_R5C17C       CIN0_TO_COUT0_DELAY  0.277                 10.083  2       
NES_inst/n12366                                              NET DELAY            0.000                 10.083  2       
NES_inst/count_1171_1247_add_4_5/CI1->NES_inst/count_1171_1247_add_4_5/CO1
                                          SLICE_R5C17C       CIN1_TO_COUT1_DELAY  0.277                 10.360  2       
NES_inst/n9196                                               NET DELAY            0.000                 10.360  2       
NES_inst/count_1171_1247_add_4_7/CI0->NES_inst/count_1171_1247_add_4_7/CO0
                                          SLICE_R5C17D       CIN0_TO_COUT0_DELAY  0.277                 10.637  2       
NES_inst/n12369                                              NET DELAY            0.000                 10.637  2       
NES_inst/count_1171_1247_add_4_7/CI1->NES_inst/count_1171_1247_add_4_7/CO1
                                          SLICE_R5C17D       CIN1_TO_COUT1_DELAY  0.277                 10.914  2       
NES_inst/n9198                                               NET DELAY            0.555                 11.469  2       
NES_inst/count_1171_1247_add_4_9/CI0->NES_inst/count_1171_1247_add_4_9/CO0
                                          SLICE_R5C18A       CIN0_TO_COUT0_DELAY  0.277                 11.746  2       
NES_inst/n12372                                              NET DELAY            0.000                 11.746  2       
NES_inst/count_1171_1247_add_4_9/CI1->NES_inst/count_1171_1247_add_4_9/CO1
                                          SLICE_R5C18A       CIN1_TO_COUT1_DELAY  0.277                 12.023  2       
NES_inst/n9200                                               NET DELAY            0.000                 12.023  2       
NES_inst/count_1171_1247_add_4_11/CI0->NES_inst/count_1171_1247_add_4_11/CO0
                                          SLICE_R5C18B       CIN0_TO_COUT0_DELAY  0.277                 12.300  2       
NES_inst/n12375                                              NET DELAY            0.000                 12.300  2       
NES_inst/count_1171_1247_add_4_11/CI1->NES_inst/count_1171_1247_add_4_11/CO1
                                          SLICE_R5C18B       CIN1_TO_COUT1_DELAY  0.277                 12.577  2       
NES_inst/n9202                                               NET DELAY            0.000                 12.577  2       
NES_inst/count_1171_1247_add_4_13/CI0->NES_inst/count_1171_1247_add_4_13/CO0
                                          SLICE_R5C18C       CIN0_TO_COUT0_DELAY  0.277                 12.854  2       
NES_inst/n12378                                              NET DELAY            0.000                 12.854  2       
NES_inst/count_1171_1247_add_4_13/CI1->NES_inst/count_1171_1247_add_4_13/CO1
                                          SLICE_R5C18C       CIN1_TO_COUT1_DELAY  0.277                 13.131  2       
NES_inst/n9204                                               NET DELAY            0.000                 13.131  2       
NES_inst/count_1171_1247_add_4_15/CI0->NES_inst/count_1171_1247_add_4_15/CO0
                                          SLICE_R5C18D       CIN0_TO_COUT0_DELAY  0.277                 13.408  2       
NES_inst/n12381                                              NET DELAY            0.000                 13.408  2       
NES_inst/count_1171_1247_add_4_15/CI1->NES_inst/count_1171_1247_add_4_15/CO1
                                          SLICE_R5C18D       CIN1_TO_COUT1_DELAY  0.277                 13.685  2       
NES_inst/n9206                                               NET DELAY            0.555                 14.240  2       
NES_inst/count_1171_1247_add_4_17/CI0->NES_inst/count_1171_1247_add_4_17/CO0
                                          SLICE_R5C19A       CIN0_TO_COUT0_DELAY  0.277                 14.517  2       
NES_inst/n12384                                              NET DELAY            0.000                 14.517  2       
NES_inst/count_1171_1247_add_4_17/CI1->NES_inst/count_1171_1247_add_4_17/CO1
                                          SLICE_R5C19A       CIN1_TO_COUT1_DELAY  0.277                 14.794  2       
NES_inst/n9208                                               NET DELAY            0.000                 14.794  2       
NES_inst/count_1171_1247_add_4_19/CI0->NES_inst/count_1171_1247_add_4_19/CO0
                                          SLICE_R5C19B       CIN0_TO_COUT0_DELAY  0.277                 15.071  2       
NES_inst/n12387                                              NET DELAY            0.661                 15.732  2       
NES_inst/count_1171_1247_add_4_19/D1->NES_inst/count_1171_1247_add_4_19/S1
                                          SLICE_R5C19B       D1_TO_F1_DELAY       0.476                 16.208  1       
NES_inst/n85[18] ( DI1 )                                     NET DELAY            0.000                 16.208  1       


Destination Clock Path

                                                             CONSTRAINT           0.000                 20.833  1       
HSOSC_inst/CLKHF                          HFOSC_HFOSC_R1C32  CLOCK LATENCY        0.000                 20.833  22      
NES_inst/CLK ( CLK )                                         NET DELAY            5.499                 26.332  22      
                                                             Uncertainty          0.000                 26.332  
                                                             Setup time           0.198                 26.134  
----------------------------------------  -----------------  -------------------  -----  ---------------------  ------  
Required Time                                                                                           26.134  
Arrival Time                                                                                           -16.207  
----------------------------------------  -----------------  -------------------  -----  ---------------------  ------  
Path Slack  (Passed)                                                                                     9.926  




++++ Path 10 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : NES_inst/count_1171_1247__i1/Q  (SLICE_R5C17A)
Path End         : NES_inst/count_1171_1247__i18/D  (SLICE_R5C19B)
Source Clock     : CLK (R)
Destination Clock: CLK (R)
Logic Level      : 19
Delay Ratio      : 36.4% (route), 63.6% (logic)
Clock Skew       : 0.000 ns
Setup Constraint : 20.833 ns 
Path Slack       : 10.203 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name           Delay  Arrival/Required Time  Fanout  
----------------------------------------  -----------------  -------------------  -----  ---------------------  ------  
HSOSC_inst/CLKHF                          HFOSC_HFOSC_R1C32  CLOCK LATENCY        0.000                  0.000  22      
NES_inst/CLK                                                 NET DELAY            5.499                  5.499  22      


Data Path

NES_inst/count_1171_1247__i1/CK->NES_inst/count_1171_1247__i1/Q
                                          SLICE_R5C17A       CLK_TO_Q1_DELAY      1.388                  6.887  1       
NES_inst/n20                                                 NET DELAY            2.022                  8.909  1       
NES_inst/count_1171_1247_add_4_1/C1->NES_inst/count_1171_1247_add_4_1/CO1
                                          SLICE_R5C17A       C1_TO_COUT1_DELAY    0.343                  9.252  2       
NES_inst/n9192                                               NET DELAY            0.000                  9.252  2       
NES_inst/count_1171_1247_add_4_3/CI0->NES_inst/count_1171_1247_add_4_3/CO0
                                          SLICE_R5C17B       CIN0_TO_COUT0_DELAY  0.277                  9.529  2       
NES_inst/n12363                                              NET DELAY            0.000                  9.529  2       
NES_inst/count_1171_1247_add_4_3/CI1->NES_inst/count_1171_1247_add_4_3/CO1
                                          SLICE_R5C17B       CIN1_TO_COUT1_DELAY  0.277                  9.806  2       
NES_inst/n9194                                               NET DELAY            0.000                  9.806  2       
NES_inst/count_1171_1247_add_4_5/CI0->NES_inst/count_1171_1247_add_4_5/CO0
                                          SLICE_R5C17C       CIN0_TO_COUT0_DELAY  0.277                 10.083  2       
NES_inst/n12366                                              NET DELAY            0.000                 10.083  2       
NES_inst/count_1171_1247_add_4_5/CI1->NES_inst/count_1171_1247_add_4_5/CO1
                                          SLICE_R5C17C       CIN1_TO_COUT1_DELAY  0.277                 10.360  2       
NES_inst/n9196                                               NET DELAY            0.000                 10.360  2       
NES_inst/count_1171_1247_add_4_7/CI0->NES_inst/count_1171_1247_add_4_7/CO0
                                          SLICE_R5C17D       CIN0_TO_COUT0_DELAY  0.277                 10.637  2       
NES_inst/n12369                                              NET DELAY            0.000                 10.637  2       
NES_inst/count_1171_1247_add_4_7/CI1->NES_inst/count_1171_1247_add_4_7/CO1
                                          SLICE_R5C17D       CIN1_TO_COUT1_DELAY  0.277                 10.914  2       
NES_inst/n9198                                               NET DELAY            0.555                 11.469  2       
NES_inst/count_1171_1247_add_4_9/CI0->NES_inst/count_1171_1247_add_4_9/CO0
                                          SLICE_R5C18A       CIN0_TO_COUT0_DELAY  0.277                 11.746  2       
NES_inst/n12372                                              NET DELAY            0.000                 11.746  2       
NES_inst/count_1171_1247_add_4_9/CI1->NES_inst/count_1171_1247_add_4_9/CO1
                                          SLICE_R5C18A       CIN1_TO_COUT1_DELAY  0.277                 12.023  2       
NES_inst/n9200                                               NET DELAY            0.000                 12.023  2       
NES_inst/count_1171_1247_add_4_11/CI0->NES_inst/count_1171_1247_add_4_11/CO0
                                          SLICE_R5C18B       CIN0_TO_COUT0_DELAY  0.277                 12.300  2       
NES_inst/n12375                                              NET DELAY            0.000                 12.300  2       
NES_inst/count_1171_1247_add_4_11/CI1->NES_inst/count_1171_1247_add_4_11/CO1
                                          SLICE_R5C18B       CIN1_TO_COUT1_DELAY  0.277                 12.577  2       
NES_inst/n9202                                               NET DELAY            0.000                 12.577  2       
NES_inst/count_1171_1247_add_4_13/CI0->NES_inst/count_1171_1247_add_4_13/CO0
                                          SLICE_R5C18C       CIN0_TO_COUT0_DELAY  0.277                 12.854  2       
NES_inst/n12378                                              NET DELAY            0.000                 12.854  2       
NES_inst/count_1171_1247_add_4_13/CI1->NES_inst/count_1171_1247_add_4_13/CO1
                                          SLICE_R5C18C       CIN1_TO_COUT1_DELAY  0.277                 13.131  2       
NES_inst/n9204                                               NET DELAY            0.000                 13.131  2       
NES_inst/count_1171_1247_add_4_15/CI0->NES_inst/count_1171_1247_add_4_15/CO0
                                          SLICE_R5C18D       CIN0_TO_COUT0_DELAY  0.277                 13.408  2       
NES_inst/n12381                                              NET DELAY            0.000                 13.408  2       
NES_inst/count_1171_1247_add_4_15/CI1->NES_inst/count_1171_1247_add_4_15/CO1
                                          SLICE_R5C18D       CIN1_TO_COUT1_DELAY  0.277                 13.685  2       
NES_inst/n9206                                               NET DELAY            0.555                 14.240  2       
NES_inst/count_1171_1247_add_4_17/CI0->NES_inst/count_1171_1247_add_4_17/CO0
                                          SLICE_R5C19A       CIN0_TO_COUT0_DELAY  0.277                 14.517  2       
NES_inst/n12384                                              NET DELAY            0.000                 14.517  2       
NES_inst/count_1171_1247_add_4_17/CI1->NES_inst/count_1171_1247_add_4_17/CO1
                                          SLICE_R5C19A       CIN1_TO_COUT1_DELAY  0.277                 14.794  2       
NES_inst/n9208                                               NET DELAY            0.661                 15.455  2       
NES_inst/count_1171_1247_add_4_19/D0->NES_inst/count_1171_1247_add_4_19/S0
                                          SLICE_R5C19B       D0_TO_F0_DELAY       0.476                 15.931  1       
NES_inst/n85[17] ( DI0 )                                     NET DELAY            0.000                 15.931  1       


Destination Clock Path

                                                             CONSTRAINT           0.000                 20.833  1       
HSOSC_inst/CLKHF                          HFOSC_HFOSC_R1C32  CLOCK LATENCY        0.000                 20.833  22      
NES_inst/CLK ( CLK )                                         NET DELAY            5.499                 26.332  22      
                                                             Uncertainty          0.000                 26.332  
                                                             Setup time           0.198                 26.134  
----------------------------------------  -----------------  -------------------  -----  ---------------------  ------  
Required Time                                                                                           26.134  
Arrival Time                                                                                           -15.930  
----------------------------------------  -----------------  -------------------  -----  ---------------------  ------  
Path Slack  (Passed)                                                                                    10.203  



+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 
                    End of Detailed Report for timing paths 
+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 


##########################################################

4.2  Hold Detailed Report
==========================


XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX

Detail report of critical paths

XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 
                    Detailed Report for timing paths 
+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : NES_inst/count_1171_1247__i11/Q  (SLICE_R5C18B)
Path End         : NES_inst/count_1171_1247__i11/D  (SLICE_R5C18B)
Source Clock     : CLK (R)
Destination Clock: CLK (R)
Logic Level      : 2
Delay Ratio      : 46.1% (route), 53.9% (logic)
Clock Skew       : 0.000 ns
Hold Constraint  : 0.000 ns 
Path Slack       : 1.882 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name       Delay  Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
HSOSC_inst/CLKHF                          HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  23      
NES_inst/CLK ( CLK )                                         NET DELAY        3.035                  3.035  23      


Data Path

NES_inst/count_1171_1247__i11/CK->NES_inst/count_1171_1247__i11/Q
                                          SLICE_R5C18B       CLK_TO_Q1_DELAY  0.766                  3.801  2       
NES_inst/NEScount[2]                                         NET DELAY        0.868                  4.669  2       
NES_inst/count_1171_1247_add_4_11/C1->NES_inst/count_1171_1247_add_4_11/S1
                                          SLICE_R5C18B       C1_TO_F1_DELAY   0.248                  4.917  1       
NES_inst/n85[10] ( DI1 )                                     NET DELAY        0.000                  4.917  1       


Destination Clock Path

                                                             CONSTRAINT       0.000                  0.000  1       
HSOSC_inst/CLKHF                          HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  23      
NES_inst/CLK ( CLK )                                         NET DELAY        3.035                  3.035  23      
                                                             Uncertainty      0.000                  3.035  
                                                             Hold time        0.000                  3.035  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Required Time                                                                                       -3.035  
Arrival Time                                                                                         4.917  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Path Slack  (Passed)                                                                                 1.882  




++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : NES_inst/count_1171_1247__i12/Q  (SLICE_R5C18C)
Path End         : NES_inst/count_1171_1247__i12/D  (SLICE_R5C18C)
Source Clock     : CLK (R)
Destination Clock: CLK (R)
Logic Level      : 2
Delay Ratio      : 46.1% (route), 53.9% (logic)
Clock Skew       : 0.000 ns
Hold Constraint  : 0.000 ns 
Path Slack       : 1.882 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name       Delay  Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
HSOSC_inst/CLKHF                          HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  23      
NES_inst/CLK ( CLK )                                         NET DELAY        3.035                  3.035  23      


Data Path

NES_inst/count_1171_1247__i12/CK->NES_inst/count_1171_1247__i12/Q
                                          SLICE_R5C18C       CLK_TO_Q0_DELAY  0.766                  3.801  4       
NES_inst/NEScount[3]                                         NET DELAY        0.868                  4.669  4       
NES_inst/count_1171_1247_add_4_13/C0->NES_inst/count_1171_1247_add_4_13/S0
                                          SLICE_R5C18C       C0_TO_F0_DELAY   0.248                  4.917  1       
NES_inst/n85[11] ( DI0 )                                     NET DELAY        0.000                  4.917  1       


Destination Clock Path

                                                             CONSTRAINT       0.000                  0.000  1       
HSOSC_inst/CLKHF                          HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  23      
NES_inst/CLK ( CLK )                                         NET DELAY        3.035                  3.035  23      
                                                             Uncertainty      0.000                  3.035  
                                                             Hold time        0.000                  3.035  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Required Time                                                                                       -3.035  
Arrival Time                                                                                         4.917  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Path Slack  (Passed)                                                                                 1.882  




++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : NES_inst/count_1171_1247__i13/Q  (SLICE_R5C18C)
Path End         : NES_inst/count_1171_1247__i13/D  (SLICE_R5C18C)
Source Clock     : CLK (R)
Destination Clock: CLK (R)
Logic Level      : 2
Delay Ratio      : 46.1% (route), 53.9% (logic)
Clock Skew       : 0.000 ns
Hold Constraint  : 0.000 ns 
Path Slack       : 1.882 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name       Delay  Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
HSOSC_inst/CLKHF                          HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  23      
NES_inst/CLK ( CLK )                                         NET DELAY        3.035                  3.035  23      


Data Path

NES_inst/count_1171_1247__i13/CK->NES_inst/count_1171_1247__i13/Q
                                          SLICE_R5C18C       CLK_TO_Q1_DELAY  0.766                  3.801  3       
NES_inst/NEScount[4]                                         NET DELAY        0.868                  4.669  3       
NES_inst/count_1171_1247_add_4_13/C1->NES_inst/count_1171_1247_add_4_13/S1
                                          SLICE_R5C18C       C1_TO_F1_DELAY   0.248                  4.917  1       
NES_inst/n85[12] ( DI1 )                                     NET DELAY        0.000                  4.917  1       


Destination Clock Path

                                                             CONSTRAINT       0.000                  0.000  1       
HSOSC_inst/CLKHF                          HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  23      
NES_inst/CLK ( CLK )                                         NET DELAY        3.035                  3.035  23      
                                                             Uncertainty      0.000                  3.035  
                                                             Hold time        0.000                  3.035  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Required Time                                                                                       -3.035  
Arrival Time                                                                                         4.917  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Path Slack  (Passed)                                                                                 1.882  




++++ Path 4 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : NES_inst/count_1171_1247__i14/Q  (SLICE_R5C18D)
Path End         : NES_inst/count_1171_1247__i14/D  (SLICE_R5C18D)
Source Clock     : CLK (R)
Destination Clock: CLK (R)
Logic Level      : 2
Delay Ratio      : 46.1% (route), 53.9% (logic)
Clock Skew       : 0.000 ns
Hold Constraint  : 0.000 ns 
Path Slack       : 1.882 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name       Delay  Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
HSOSC_inst/CLKHF                          HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  23      
NES_inst/CLK ( CLK )                                         NET DELAY        3.035                  3.035  23      


Data Path

NES_inst/count_1171_1247__i14/CK->NES_inst/count_1171_1247__i14/Q
                                          SLICE_R5C18D       CLK_TO_Q0_DELAY  0.766                  3.801  3       
NES_inst/NEScount[5]                                         NET DELAY        0.868                  4.669  3       
NES_inst/count_1171_1247_add_4_15/C0->NES_inst/count_1171_1247_add_4_15/S0
                                          SLICE_R5C18D       C0_TO_F0_DELAY   0.248                  4.917  1       
NES_inst/n85[13] ( DI0 )                                     NET DELAY        0.000                  4.917  1       


Destination Clock Path

                                                             CONSTRAINT       0.000                  0.000  1       
HSOSC_inst/CLKHF                          HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  23      
NES_inst/CLK ( CLK )                                         NET DELAY        3.035                  3.035  23      
                                                             Uncertainty      0.000                  3.035  
                                                             Hold time        0.000                  3.035  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Required Time                                                                                       -3.035  
Arrival Time                                                                                         4.917  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Path Slack  (Passed)                                                                                 1.882  




++++ Path 5 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : NES_inst/count_1171_1247__i15/Q  (SLICE_R5C18D)
Path End         : NES_inst/count_1171_1247__i15/D  (SLICE_R5C18D)
Source Clock     : CLK (R)
Destination Clock: CLK (R)
Logic Level      : 2
Delay Ratio      : 46.1% (route), 53.9% (logic)
Clock Skew       : 0.000 ns
Hold Constraint  : 0.000 ns 
Path Slack       : 1.882 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name       Delay  Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
HSOSC_inst/CLKHF                          HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  23      
NES_inst/CLK ( CLK )                                         NET DELAY        3.035                  3.035  23      


Data Path

NES_inst/count_1171_1247__i15/CK->NES_inst/count_1171_1247__i15/Q
                                          SLICE_R5C18D       CLK_TO_Q1_DELAY  0.766                  3.801  3       
NES_inst/NEScount[6]                                         NET DELAY        0.868                  4.669  3       
NES_inst/count_1171_1247_add_4_15/C1->NES_inst/count_1171_1247_add_4_15/S1
                                          SLICE_R5C18D       C1_TO_F1_DELAY   0.248                  4.917  1       
NES_inst/n85[14] ( DI1 )                                     NET DELAY        0.000                  4.917  1       


Destination Clock Path

                                                             CONSTRAINT       0.000                  0.000  1       
HSOSC_inst/CLKHF                          HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  23      
NES_inst/CLK ( CLK )                                         NET DELAY        3.035                  3.035  23      
                                                             Uncertainty      0.000                  3.035  
                                                             Hold time        0.000                  3.035  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Required Time                                                                                       -3.035  
Arrival Time                                                                                         4.917  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Path Slack  (Passed)                                                                                 1.882  




++++ Path 6 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : NES_inst/count_1171_1247__i16/Q  (SLICE_R5C19A)
Path End         : NES_inst/count_1171_1247__i16/D  (SLICE_R5C19A)
Source Clock     : CLK (R)
Destination Clock: CLK (R)
Logic Level      : 2
Delay Ratio      : 46.1% (route), 53.9% (logic)
Clock Skew       : 0.000 ns
Hold Constraint  : 0.000 ns 
Path Slack       : 1.882 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name       Delay  Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
HSOSC_inst/CLKHF                          HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  23      
NES_inst/CLK ( CLK )                                         NET DELAY        3.035                  3.035  23      


Data Path

NES_inst/count_1171_1247__i16/CK->NES_inst/count_1171_1247__i16/Q
                                          SLICE_R5C19A       CLK_TO_Q0_DELAY  0.766                  3.801  3       
NES_inst/NEScount[7]                                         NET DELAY        0.868                  4.669  3       
NES_inst/count_1171_1247_add_4_17/C0->NES_inst/count_1171_1247_add_4_17/S0
                                          SLICE_R5C19A       C0_TO_F0_DELAY   0.248                  4.917  1       
NES_inst/n85[15] ( DI0 )                                     NET DELAY        0.000                  4.917  1       


Destination Clock Path

                                                             CONSTRAINT       0.000                  0.000  1       
HSOSC_inst/CLKHF                          HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  23      
NES_inst/CLK ( CLK )                                         NET DELAY        3.035                  3.035  23      
                                                             Uncertainty      0.000                  3.035  
                                                             Hold time        0.000                  3.035  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Required Time                                                                                       -3.035  
Arrival Time                                                                                         4.917  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Path Slack  (Passed)                                                                                 1.882  




++++ Path 7 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : NES_inst/count_1171_1247__i17/Q  (SLICE_R5C19A)
Path End         : NES_inst/count_1171_1247__i17/D  (SLICE_R5C19A)
Source Clock     : CLK (R)
Destination Clock: CLK (R)
Logic Level      : 2
Delay Ratio      : 46.1% (route), 53.9% (logic)
Clock Skew       : 0.000 ns
Hold Constraint  : 0.000 ns 
Path Slack       : 1.882 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name       Delay  Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
HSOSC_inst/CLKHF                          HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  23      
NES_inst/CLK ( CLK )                                         NET DELAY        3.035                  3.035  23      


Data Path

NES_inst/count_1171_1247__i17/CK->NES_inst/count_1171_1247__i17/Q
                                          SLICE_R5C19A       CLK_TO_Q1_DELAY  0.766                  3.801  3       
NES_inst/NEScount[8]                                         NET DELAY        0.868                  4.669  3       
NES_inst/count_1171_1247_add_4_17/C1->NES_inst/count_1171_1247_add_4_17/S1
                                          SLICE_R5C19A       C1_TO_F1_DELAY   0.248                  4.917  1       
NES_inst/n85[16] ( DI1 )                                     NET DELAY        0.000                  4.917  1       


Destination Clock Path

                                                             CONSTRAINT       0.000                  0.000  1       
HSOSC_inst/CLKHF                          HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  23      
NES_inst/CLK ( CLK )                                         NET DELAY        3.035                  3.035  23      
                                                             Uncertainty      0.000                  3.035  
                                                             Hold time        0.000                  3.035  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Required Time                                                                                       -3.035  
Arrival Time                                                                                         4.917  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Path Slack  (Passed)                                                                                 1.882  




++++ Path 8 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : NES_inst/count_1171_1247__i18/Q  (SLICE_R5C19B)
Path End         : NES_inst/count_1171_1247__i18/D  (SLICE_R5C19B)
Source Clock     : CLK (R)
Destination Clock: CLK (R)
Logic Level      : 2
Delay Ratio      : 46.1% (route), 53.9% (logic)
Clock Skew       : 0.000 ns
Hold Constraint  : 0.000 ns 
Path Slack       : 1.882 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name       Delay  Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
HSOSC_inst/CLKHF                          HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  23      
NES_inst/CLK ( CLK )                                         NET DELAY        3.035                  3.035  23      


Data Path

NES_inst/count_1171_1247__i18/CK->NES_inst/count_1171_1247__i18/Q
                                          SLICE_R5C19B       CLK_TO_Q0_DELAY  0.766                  3.801  3       
NES_inst/NEScount[9]                                         NET DELAY        0.868                  4.669  3       
NES_inst/count_1171_1247_add_4_19/C0->NES_inst/count_1171_1247_add_4_19/S0
                                          SLICE_R5C19B       C0_TO_F0_DELAY   0.248                  4.917  1       
NES_inst/n85[17] ( DI0 )                                     NET DELAY        0.000                  4.917  1       


Destination Clock Path

                                                             CONSTRAINT       0.000                  0.000  1       
HSOSC_inst/CLKHF                          HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  23      
NES_inst/CLK ( CLK )                                         NET DELAY        3.035                  3.035  23      
                                                             Uncertainty      0.000                  3.035  
                                                             Hold time        0.000                  3.035  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Required Time                                                                                       -3.035  
Arrival Time                                                                                         4.917  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Path Slack  (Passed)                                                                                 1.882  




++++ Path 9 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : NES_inst/count_1171_1247__i19/Q  (SLICE_R5C19B)
Path End         : NES_inst/count_1171_1247__i19/D  (SLICE_R5C19B)
Source Clock     : CLK (R)
Destination Clock: CLK (R)
Logic Level      : 2
Delay Ratio      : 46.1% (route), 53.9% (logic)
Clock Skew       : 0.000 ns
Hold Constraint  : 0.000 ns 
Path Slack       : 1.882 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name       Delay  Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
HSOSC_inst/CLKHF                          HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  23      
NES_inst/CLK ( CLK )                                         NET DELAY        3.035                  3.035  23      


Data Path

NES_inst/count_1171_1247__i19/CK->NES_inst/count_1171_1247__i19/Q
                                          SLICE_R5C19B       CLK_TO_Q1_DELAY  0.766                  3.801  3       
NES_inst/NEScount[10]                                        NET DELAY        0.868                  4.669  3       
NES_inst/count_1171_1247_add_4_19/C1->NES_inst/count_1171_1247_add_4_19/S1
                                          SLICE_R5C19B       C1_TO_F1_DELAY   0.248                  4.917  1       
NES_inst/n85[18] ( DI1 )                                     NET DELAY        0.000                  4.917  1       


Destination Clock Path

                                                             CONSTRAINT       0.000                  0.000  1       
HSOSC_inst/CLKHF                          HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  23      
NES_inst/CLK ( CLK )                                         NET DELAY        3.035                  3.035  23      
                                                             Uncertainty      0.000                  3.035  
                                                             Hold time        0.000                  3.035  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Required Time                                                                                       -3.035  
Arrival Time                                                                                         4.917  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Path Slack  (Passed)                                                                                 1.882  




++++ Path 10 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : NES_inst/count_1171_1247__i1/Q  (SLICE_R5C17A)
Path End         : NES_inst/count_1171_1247__i1/D  (SLICE_R5C17A)
Source Clock     : CLK (R)
Destination Clock: CLK (R)
Logic Level      : 2
Delay Ratio      : 46.1% (route), 53.9% (logic)
Clock Skew       : 0.000 ns
Hold Constraint  : 0.000 ns 
Path Slack       : 1.882 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name       Delay  Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
HSOSC_inst/CLKHF                          HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  23      
NES_inst/CLK ( CLK )                                         NET DELAY        3.035                  3.035  23      


Data Path

NES_inst/count_1171_1247__i1/CK->NES_inst/count_1171_1247__i1/Q
                                          SLICE_R5C17A       CLK_TO_Q1_DELAY  0.766                  3.801  1       
NES_inst/n20                                                 NET DELAY        0.868                  4.669  1       
NES_inst/count_1171_1247_add_4_1/C1->NES_inst/count_1171_1247_add_4_1/S1
                                          SLICE_R5C17A       C1_TO_F1_DELAY   0.248                  4.917  1       
NES_inst/n85[0] ( DI1 )                                      NET DELAY        0.000                  4.917  1       


Destination Clock Path

                                                             CONSTRAINT       0.000                  0.000  1       
HSOSC_inst/CLKHF                          HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  23      
NES_inst/CLK ( CLK )                                         NET DELAY        3.035                  3.035  23      
                                                             Uncertainty      0.000                  3.035  
                                                             Hold time        0.000                  3.035  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Required Time                                                                                       -3.035  
Arrival Time                                                                                         4.917  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Path Slack  (Passed)                                                                                 1.882  



+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 
                    End of Detailed Report for timing paths 
+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 


##########################################################

