<stg><name>nlms_top</name>


<trans_list>

<trans id="476" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="373" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="374" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="375" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="376" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="377" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="378" from="7" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="379" from="8" to="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="380" from="9" to="10">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="381" from="10" to="11">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="382" from="11" to="12">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="383" from="12" to="13">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="384" from="13" to="14">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="385" from="14" to="15">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="386" from="15" to="16">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="387" from="16" to="17">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="388" from="17" to="18">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="389" from="18" to="19">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="390" from="19" to="20">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="391" from="20" to="21">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="392" from="21" to="22">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="393" from="22" to="23">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="394" from="23" to="24">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="395" from="24" to="25">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="396" from="25" to="26">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="397" from="26" to="27">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="398" from="27" to="28">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="399" from="28" to="29">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="400" from="29" to="30">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="401" from="30" to="31">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="402" from="31" to="32">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="403" from="32" to="33">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="404" from="33" to="34">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="405" from="34" to="35">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="406" from="35" to="36">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="407" from="36" to="37">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="408" from="37" to="38">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="409" from="38" to="39">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="410" from="39" to="40">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="411" from="40" to="41">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="412" from="41" to="42">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="413" from="42" to="43">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="414" from="43" to="44">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="415" from="44" to="45">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="416" from="45" to="46">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="417" from="46" to="47">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="418" from="47" to="48">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="419" from="48" to="49">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="420" from="49" to="50">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="421" from="50" to="51">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="422" from="51" to="52">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="423" from="52" to="53">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="424" from="53" to="54">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="425" from="54" to="55">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="426" from="55" to="56">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="427" from="56" to="57">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="428" from="57" to="58">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="429" from="58" to="59">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="430" from="59" to="60">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="431" from="60" to="61">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="432" from="61" to="62">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="433" from="62" to="63">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="434" from="63" to="64">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="435" from="64" to="65">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="436" from="65" to="66">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="437" from="66" to="67">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="438" from="67" to="68">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="439" from="68" to="69">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="440" from="69" to="70">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="441" from="70" to="71">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="442" from="71" to="72">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="443" from="72" to="73">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="444" from="73" to="74">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="445" from="74" to="75">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="446" from="75" to="76">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="447" from="76" to="77">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="448" from="77" to="78">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="449" from="78" to="79">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="450" from="79" to="80">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="451" from="80" to="81">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="452" from="81" to="82">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="453" from="82" to="83">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="454" from="83" to="84">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="455" from="84" to="85">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="456" from="85" to="86">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="457" from="86" to="87">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="458" from="87" to="88">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="459" from="88" to="89">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="460" from="89" to="90">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="461" from="90" to="91">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="462" from="91" to="92">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="463" from="92" to="93">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="464" from="93" to="94">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="465" from="94" to="95">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="466" from="95" to="96">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="467" from="96" to="97">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="468" from="97" to="98">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="469" from="98" to="99">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="470" from="99" to="100">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="471" from="100" to="101">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="472" from="101" to="102">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="473" from="102" to="103">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="2">

<operation id="106" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4" bw="8" op_0_bw="32">
<![CDATA[
entry:0 %i = alloca i32 1

]]></Node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="107" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5" bw="11" op_0_bw="32">
<![CDATA[
entry:1 %indvar_flatten = alloca i32 1

]]></Node>
<StgValue><ssdm name="indvar_flatten"/></StgValue>
</operation>

<operation id="108" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
entry:2 %spectopmodule_ln45 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_1

]]></Node>
<StgValue><ssdm name="spectopmodule_ln45"/></StgValue>
</operation>

<operation id="109" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:3 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %input_signal, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="110" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
entry:4 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %input_signal

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="111" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:5 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %desired_signal, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="112" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
entry:6 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %desired_signal

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="113" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:7 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %weights, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="114" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
entry:8 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %weights

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="115" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="0" op_0_bw="11" op_1_bw="11">
<![CDATA[
entry:9 %store_ln59 = store i11 0, i11 %indvar_flatten

]]></Node>
<StgValue><ssdm name="store_ln59"/></StgValue>
</operation>

<operation id="116" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
entry:10 %store_ln59 = store i8 0, i8 %i

]]></Node>
<StgValue><ssdm name="store_ln59"/></StgValue>
</operation>

<operation id="117" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="0" op_0_bw="0">
<![CDATA[
entry:11 %br_ln59 = br void %for.inc

]]></Node>
<StgValue><ssdm name="br_ln59"/></StgValue>
</operation>

<operation id="118" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="11" op_0_bw="11" op_1_bw="0">
<![CDATA[
for.inc:0 %indvar_flatten_load = load i11 %indvar_flatten

]]></Node>
<StgValue><ssdm name="indvar_flatten_load"/></StgValue>
</operation>

<operation id="119" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
for.inc:1 %icmp_ln59 = icmp_eq  i11 %indvar_flatten_load, i11 1280

]]></Node>
<StgValue><ssdm name="icmp_ln59"/></StgValue>
</operation>

<operation id="120" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
for.inc:2 %add_ln59 = add i11 %indvar_flatten_load, i11 1

]]></Node>
<StgValue><ssdm name="add_ln59"/></StgValue>
</operation>

<operation id="121" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.inc:3 %br_ln59 = br i1 %icmp_ln59, void %for.inc35, void %for.end37

]]></Node>
<StgValue><ssdm name="br_ln59"/></StgValue>
</operation>

<operation id="122" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln59" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="22" bw="8" op_0_bw="8" op_1_bw="0">
<![CDATA[
for.inc35:0 %i_load = load i8 %i

]]></Node>
<StgValue><ssdm name="i_load"/></StgValue>
</operation>

<operation id="123" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln59" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="25" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.inc35:3 %icmp_ln61 = icmp_eq  i8 %i_load, i8 128

]]></Node>
<StgValue><ssdm name="icmp_ln61"/></StgValue>
</operation>

<operation id="124" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln59" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="26" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
for.inc35:4 %select_ln59 = select i1 %icmp_ln61, i8 0, i8 %i_load

]]></Node>
<StgValue><ssdm name="select_ln59"/></StgValue>
</operation>

<operation id="125" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln59" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="55" bw="0" op_0_bw="11" op_1_bw="11" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc35:33 %store_ln61 = store i11 %add_ln59, i11 %indvar_flatten

]]></Node>
<StgValue><ssdm name="store_ln61"/></StgValue>
</operation>
</state>

<state id="2" st_id="3">

<operation id="126" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="64" op_0_bw="8">
<![CDATA[
for.inc35:5 %zext_ln61 = zext i8 %select_ln59

]]></Node>
<StgValue><ssdm name="zext_ln61"/></StgValue>
</operation>

<operation id="127" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc35:11 %input_signal_addr = getelementptr i32 %input_signal, i64 0, i64 %zext_ln61

]]></Node>
<StgValue><ssdm name="input_signal_addr"/></StgValue>
</operation>

<operation id="128" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="32" op_0_bw="7">
<![CDATA[
for.inc35:12 %input_signal_load = load i7 %input_signal_addr

]]></Node>
<StgValue><ssdm name="input_signal_load"/></StgValue>
</operation>

<operation id="129" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.inc35:32 %add_ln61 = add i8 %select_ln59, i8 1

]]></Node>
<StgValue><ssdm name="add_ln61"/></StgValue>
</operation>

<operation id="130" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="0" op_0_bw="8" op_1_bw="8" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc35:34 %store_ln61 = store i8 %add_ln61, i8 %i

]]></Node>
<StgValue><ssdm name="store_ln61"/></StgValue>
</operation>
</state>

<state id="3" st_id="4">

<operation id="131" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="32" op_0_bw="7">
<![CDATA[
for.inc35:12 %input_signal_load = load i7 %input_signal_addr

]]></Node>
<StgValue><ssdm name="input_signal_load"/></StgValue>
</operation>
</state>

<state id="4" st_id="5">

<operation id="132" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="32" op_0_bw="32">
<![CDATA[
for.inc35:13 %bitcast_ln63_1 = bitcast i32 %input_signal_load

]]></Node>
<StgValue><ssdm name="bitcast_ln63_1"/></StgValue>
</operation>

<operation id="133" st_id="4" stage="4" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc35:20 %mul = fmul i32 %bitcast_ln63_1, i32 %bitcast_ln63_1

]]></Node>
<StgValue><ssdm name="mul"/></StgValue>
</operation>
</state>

<state id="5" st_id="6">

<operation id="134" st_id="5" stage="3" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc35:20 %mul = fmul i32 %bitcast_ln63_1, i32 %bitcast_ln63_1

]]></Node>
<StgValue><ssdm name="mul"/></StgValue>
</operation>
</state>

<state id="6" st_id="7">

<operation id="135" st_id="6" stage="2" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc35:20 %mul = fmul i32 %bitcast_ln63_1, i32 %bitcast_ln63_1

]]></Node>
<StgValue><ssdm name="mul"/></StgValue>
</operation>
</state>

<state id="7" st_id="8">

<operation id="136" st_id="7" stage="1" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc35:20 %mul = fmul i32 %bitcast_ln63_1, i32 %bitcast_ln63_1

]]></Node>
<StgValue><ssdm name="mul"/></StgValue>
</operation>
</state>

<state id="8" st_id="9">

<operation id="137" st_id="8" stage="2" lat="2">
<core>Float2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="64" op_0_bw="32">
<![CDATA[
for.inc35:21 %conv1 = fpext i32 %mul

]]></Node>
<StgValue><ssdm name="conv1"/></StgValue>
</operation>
</state>

<state id="9" st_id="10">

<operation id="138" st_id="9" stage="1" lat="2">
<core>Float2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="64" op_0_bw="32">
<![CDATA[
for.inc35:21 %conv1 = fpext i32 %mul

]]></Node>
<StgValue><ssdm name="conv1"/></StgValue>
</operation>
</state>

<state id="10" st_id="11">

<operation id="139" st_id="10" stage="8" lat="8">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc35:22 %add = dadd i64 %conv1, i64 0.0001

]]></Node>
<StgValue><ssdm name="add"/></StgValue>
</operation>
</state>

<state id="11" st_id="12">

<operation id="140" st_id="11" stage="7" lat="8">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc35:22 %add = dadd i64 %conv1, i64 0.0001

]]></Node>
<StgValue><ssdm name="add"/></StgValue>
</operation>
</state>

<state id="12" st_id="13">

<operation id="141" st_id="12" stage="6" lat="8">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc35:22 %add = dadd i64 %conv1, i64 0.0001

]]></Node>
<StgValue><ssdm name="add"/></StgValue>
</operation>
</state>

<state id="13" st_id="14">

<operation id="142" st_id="13" stage="5" lat="8">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc35:22 %add = dadd i64 %conv1, i64 0.0001

]]></Node>
<StgValue><ssdm name="add"/></StgValue>
</operation>
</state>

<state id="14" st_id="15">

<operation id="143" st_id="14" stage="4" lat="8">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc35:22 %add = dadd i64 %conv1, i64 0.0001

]]></Node>
<StgValue><ssdm name="add"/></StgValue>
</operation>
</state>

<state id="15" st_id="16">

<operation id="144" st_id="15" stage="3" lat="8">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc35:22 %add = dadd i64 %conv1, i64 0.0001

]]></Node>
<StgValue><ssdm name="add"/></StgValue>
</operation>
</state>

<state id="16" st_id="17">

<operation id="145" st_id="16" stage="2" lat="8">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc35:22 %add = dadd i64 %conv1, i64 0.0001

]]></Node>
<StgValue><ssdm name="add"/></StgValue>
</operation>
</state>

<state id="17" st_id="18">

<operation id="146" st_id="17" stage="1" lat="8">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc35:22 %add = dadd i64 %conv1, i64 0.0001

]]></Node>
<StgValue><ssdm name="add"/></StgValue>
</operation>
</state>

<state id="18" st_id="19">

<operation id="147" st_id="18" stage="59" lat="59">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc35:23 %div = ddiv i64 1, i64 %add

]]></Node>
<StgValue><ssdm name="div"/></StgValue>
</operation>
</state>

<state id="19" st_id="20">

<operation id="148" st_id="19" stage="58" lat="59">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc35:23 %div = ddiv i64 1, i64 %add

]]></Node>
<StgValue><ssdm name="div"/></StgValue>
</operation>
</state>

<state id="20" st_id="21">

<operation id="149" st_id="20" stage="57" lat="59">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc35:23 %div = ddiv i64 1, i64 %add

]]></Node>
<StgValue><ssdm name="div"/></StgValue>
</operation>
</state>

<state id="21" st_id="22">

<operation id="150" st_id="21" stage="56" lat="59">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc35:23 %div = ddiv i64 1, i64 %add

]]></Node>
<StgValue><ssdm name="div"/></StgValue>
</operation>
</state>

<state id="22" st_id="23">

<operation id="151" st_id="22" stage="55" lat="59">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc35:23 %div = ddiv i64 1, i64 %add

]]></Node>
<StgValue><ssdm name="div"/></StgValue>
</operation>
</state>

<state id="23" st_id="24">

<operation id="152" st_id="23" stage="54" lat="59">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc35:23 %div = ddiv i64 1, i64 %add

]]></Node>
<StgValue><ssdm name="div"/></StgValue>
</operation>
</state>

<state id="24" st_id="25">

<operation id="153" st_id="24" stage="53" lat="59">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc35:23 %div = ddiv i64 1, i64 %add

]]></Node>
<StgValue><ssdm name="div"/></StgValue>
</operation>
</state>

<state id="25" st_id="26">

<operation id="154" st_id="25" stage="52" lat="59">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc35:23 %div = ddiv i64 1, i64 %add

]]></Node>
<StgValue><ssdm name="div"/></StgValue>
</operation>
</state>

<state id="26" st_id="27">

<operation id="155" st_id="26" stage="51" lat="59">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc35:23 %div = ddiv i64 1, i64 %add

]]></Node>
<StgValue><ssdm name="div"/></StgValue>
</operation>
</state>

<state id="27" st_id="28">

<operation id="156" st_id="27" stage="50" lat="59">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc35:23 %div = ddiv i64 1, i64 %add

]]></Node>
<StgValue><ssdm name="div"/></StgValue>
</operation>
</state>

<state id="28" st_id="29">

<operation id="157" st_id="28" stage="49" lat="59">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc35:23 %div = ddiv i64 1, i64 %add

]]></Node>
<StgValue><ssdm name="div"/></StgValue>
</operation>
</state>

<state id="29" st_id="30">

<operation id="158" st_id="29" stage="48" lat="59">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc35:23 %div = ddiv i64 1, i64 %add

]]></Node>
<StgValue><ssdm name="div"/></StgValue>
</operation>
</state>

<state id="30" st_id="31">

<operation id="159" st_id="30" stage="47" lat="59">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc35:23 %div = ddiv i64 1, i64 %add

]]></Node>
<StgValue><ssdm name="div"/></StgValue>
</operation>
</state>

<state id="31" st_id="32">

<operation id="160" st_id="31" stage="46" lat="59">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc35:23 %div = ddiv i64 1, i64 %add

]]></Node>
<StgValue><ssdm name="div"/></StgValue>
</operation>
</state>

<state id="32" st_id="33">

<operation id="161" st_id="32" stage="45" lat="59">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc35:23 %div = ddiv i64 1, i64 %add

]]></Node>
<StgValue><ssdm name="div"/></StgValue>
</operation>
</state>

<state id="33" st_id="34">

<operation id="162" st_id="33" stage="44" lat="59">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc35:23 %div = ddiv i64 1, i64 %add

]]></Node>
<StgValue><ssdm name="div"/></StgValue>
</operation>
</state>

<state id="34" st_id="35">

<operation id="163" st_id="34" stage="43" lat="59">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc35:23 %div = ddiv i64 1, i64 %add

]]></Node>
<StgValue><ssdm name="div"/></StgValue>
</operation>
</state>

<state id="35" st_id="36">

<operation id="164" st_id="35" stage="42" lat="59">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc35:23 %div = ddiv i64 1, i64 %add

]]></Node>
<StgValue><ssdm name="div"/></StgValue>
</operation>
</state>

<state id="36" st_id="37">

<operation id="165" st_id="36" stage="41" lat="59">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc35:23 %div = ddiv i64 1, i64 %add

]]></Node>
<StgValue><ssdm name="div"/></StgValue>
</operation>
</state>

<state id="37" st_id="38">

<operation id="166" st_id="37" stage="40" lat="59">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc35:23 %div = ddiv i64 1, i64 %add

]]></Node>
<StgValue><ssdm name="div"/></StgValue>
</operation>
</state>

<state id="38" st_id="39">

<operation id="167" st_id="38" stage="39" lat="59">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc35:23 %div = ddiv i64 1, i64 %add

]]></Node>
<StgValue><ssdm name="div"/></StgValue>
</operation>
</state>

<state id="39" st_id="40">

<operation id="168" st_id="39" stage="38" lat="59">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc35:23 %div = ddiv i64 1, i64 %add

]]></Node>
<StgValue><ssdm name="div"/></StgValue>
</operation>
</state>

<state id="40" st_id="41">

<operation id="169" st_id="40" stage="37" lat="59">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc35:23 %div = ddiv i64 1, i64 %add

]]></Node>
<StgValue><ssdm name="div"/></StgValue>
</operation>
</state>

<state id="41" st_id="42">

<operation id="170" st_id="41" stage="36" lat="59">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc35:23 %div = ddiv i64 1, i64 %add

]]></Node>
<StgValue><ssdm name="div"/></StgValue>
</operation>
</state>

<state id="42" st_id="43">

<operation id="171" st_id="42" stage="35" lat="59">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc35:23 %div = ddiv i64 1, i64 %add

]]></Node>
<StgValue><ssdm name="div"/></StgValue>
</operation>
</state>

<state id="43" st_id="44">

<operation id="172" st_id="43" stage="34" lat="59">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc35:23 %div = ddiv i64 1, i64 %add

]]></Node>
<StgValue><ssdm name="div"/></StgValue>
</operation>
</state>

<state id="44" st_id="45">

<operation id="173" st_id="44" stage="33" lat="59">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc35:23 %div = ddiv i64 1, i64 %add

]]></Node>
<StgValue><ssdm name="div"/></StgValue>
</operation>
</state>

<state id="45" st_id="46">

<operation id="174" st_id="45" stage="32" lat="59">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc35:23 %div = ddiv i64 1, i64 %add

]]></Node>
<StgValue><ssdm name="div"/></StgValue>
</operation>
</state>

<state id="46" st_id="47">

<operation id="175" st_id="46" stage="31" lat="59">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc35:23 %div = ddiv i64 1, i64 %add

]]></Node>
<StgValue><ssdm name="div"/></StgValue>
</operation>
</state>

<state id="47" st_id="48">

<operation id="176" st_id="47" stage="30" lat="59">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc35:23 %div = ddiv i64 1, i64 %add

]]></Node>
<StgValue><ssdm name="div"/></StgValue>
</operation>
</state>

<state id="48" st_id="49">

<operation id="177" st_id="48" stage="29" lat="59">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc35:23 %div = ddiv i64 1, i64 %add

]]></Node>
<StgValue><ssdm name="div"/></StgValue>
</operation>
</state>

<state id="49" st_id="50">

<operation id="178" st_id="49" stage="28" lat="59">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc35:23 %div = ddiv i64 1, i64 %add

]]></Node>
<StgValue><ssdm name="div"/></StgValue>
</operation>
</state>

<state id="50" st_id="51">

<operation id="179" st_id="50" stage="27" lat="59">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc35:23 %div = ddiv i64 1, i64 %add

]]></Node>
<StgValue><ssdm name="div"/></StgValue>
</operation>
</state>

<state id="51" st_id="52">

<operation id="180" st_id="51" stage="26" lat="59">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc35:23 %div = ddiv i64 1, i64 %add

]]></Node>
<StgValue><ssdm name="div"/></StgValue>
</operation>
</state>

<state id="52" st_id="53">

<operation id="181" st_id="52" stage="25" lat="59">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc35:23 %div = ddiv i64 1, i64 %add

]]></Node>
<StgValue><ssdm name="div"/></StgValue>
</operation>
</state>

<state id="53" st_id="54">

<operation id="182" st_id="53" stage="24" lat="59">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc35:23 %div = ddiv i64 1, i64 %add

]]></Node>
<StgValue><ssdm name="div"/></StgValue>
</operation>
</state>

<state id="54" st_id="55">

<operation id="183" st_id="54" stage="23" lat="59">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc35:23 %div = ddiv i64 1, i64 %add

]]></Node>
<StgValue><ssdm name="div"/></StgValue>
</operation>
</state>

<state id="55" st_id="56">

<operation id="184" st_id="55" stage="22" lat="59">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc35:23 %div = ddiv i64 1, i64 %add

]]></Node>
<StgValue><ssdm name="div"/></StgValue>
</operation>
</state>

<state id="56" st_id="57">

<operation id="185" st_id="56" stage="21" lat="59">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc35:23 %div = ddiv i64 1, i64 %add

]]></Node>
<StgValue><ssdm name="div"/></StgValue>
</operation>
</state>

<state id="57" st_id="58">

<operation id="186" st_id="57" stage="20" lat="59">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc35:23 %div = ddiv i64 1, i64 %add

]]></Node>
<StgValue><ssdm name="div"/></StgValue>
</operation>
</state>

<state id="58" st_id="59">

<operation id="187" st_id="58" stage="19" lat="59">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc35:23 %div = ddiv i64 1, i64 %add

]]></Node>
<StgValue><ssdm name="div"/></StgValue>
</operation>
</state>

<state id="59" st_id="60">

<operation id="188" st_id="59" stage="18" lat="59">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc35:23 %div = ddiv i64 1, i64 %add

]]></Node>
<StgValue><ssdm name="div"/></StgValue>
</operation>
</state>

<state id="60" st_id="61">

<operation id="189" st_id="60" stage="17" lat="59">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc35:23 %div = ddiv i64 1, i64 %add

]]></Node>
<StgValue><ssdm name="div"/></StgValue>
</operation>
</state>

<state id="61" st_id="62">

<operation id="190" st_id="61" stage="16" lat="59">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc35:23 %div = ddiv i64 1, i64 %add

]]></Node>
<StgValue><ssdm name="div"/></StgValue>
</operation>
</state>

<state id="62" st_id="63">

<operation id="191" st_id="62" stage="15" lat="59">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc35:23 %div = ddiv i64 1, i64 %add

]]></Node>
<StgValue><ssdm name="div"/></StgValue>
</operation>
</state>

<state id="63" st_id="64">

<operation id="192" st_id="63" stage="14" lat="59">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc35:23 %div = ddiv i64 1, i64 %add

]]></Node>
<StgValue><ssdm name="div"/></StgValue>
</operation>
</state>

<state id="64" st_id="65">

<operation id="193" st_id="64" stage="13" lat="59">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc35:23 %div = ddiv i64 1, i64 %add

]]></Node>
<StgValue><ssdm name="div"/></StgValue>
</operation>
</state>

<state id="65" st_id="66">

<operation id="194" st_id="65" stage="12" lat="59">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc35:23 %div = ddiv i64 1, i64 %add

]]></Node>
<StgValue><ssdm name="div"/></StgValue>
</operation>
</state>

<state id="66" st_id="67">

<operation id="195" st_id="66" stage="11" lat="59">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc35:23 %div = ddiv i64 1, i64 %add

]]></Node>
<StgValue><ssdm name="div"/></StgValue>
</operation>
</state>

<state id="67" st_id="68">

<operation id="196" st_id="67" stage="10" lat="59">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc35:23 %div = ddiv i64 1, i64 %add

]]></Node>
<StgValue><ssdm name="div"/></StgValue>
</operation>
</state>

<state id="68" st_id="69">

<operation id="197" st_id="68" stage="9" lat="59">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc35:23 %div = ddiv i64 1, i64 %add

]]></Node>
<StgValue><ssdm name="div"/></StgValue>
</operation>
</state>

<state id="69" st_id="70">

<operation id="198" st_id="69" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc35:8 %weights_addr = getelementptr i32 %weights, i64 0, i64 %zext_ln61

]]></Node>
<StgValue><ssdm name="weights_addr"/></StgValue>
</operation>

<operation id="199" st_id="69" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="32" op_0_bw="7">
<![CDATA[
for.inc35:9 %weights_load = load i7 %weights_addr

]]></Node>
<StgValue><ssdm name="weights_load"/></StgValue>
</operation>

<operation id="200" st_id="69" stage="8" lat="59">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc35:23 %div = ddiv i64 1, i64 %add

]]></Node>
<StgValue><ssdm name="div"/></StgValue>
</operation>
</state>

<state id="70" st_id="71">

<operation id="201" st_id="70" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="32" op_0_bw="7">
<![CDATA[
for.inc35:9 %weights_load = load i7 %weights_addr

]]></Node>
<StgValue><ssdm name="weights_load"/></StgValue>
</operation>

<operation id="202" st_id="70" stage="7" lat="59">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc35:23 %div = ddiv i64 1, i64 %add

]]></Node>
<StgValue><ssdm name="div"/></StgValue>
</operation>
</state>

<state id="71" st_id="72">

<operation id="203" st_id="71" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="32" op_0_bw="32">
<![CDATA[
for.inc35:10 %bitcast_ln63 = bitcast i32 %weights_load

]]></Node>
<StgValue><ssdm name="bitcast_ln63"/></StgValue>
</operation>

<operation id="204" st_id="71" stage="4" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc35:14 %estimation = fmul i32 %bitcast_ln63, i32 %bitcast_ln63_1

]]></Node>
<StgValue><ssdm name="estimation"/></StgValue>
</operation>

<operation id="205" st_id="71" stage="6" lat="59">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc35:23 %div = ddiv i64 1, i64 %add

]]></Node>
<StgValue><ssdm name="div"/></StgValue>
</operation>
</state>

<state id="72" st_id="73">

<operation id="206" st_id="72" stage="3" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc35:14 %estimation = fmul i32 %bitcast_ln63, i32 %bitcast_ln63_1

]]></Node>
<StgValue><ssdm name="estimation"/></StgValue>
</operation>

<operation id="207" st_id="72" stage="5" lat="59">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc35:23 %div = ddiv i64 1, i64 %add

]]></Node>
<StgValue><ssdm name="div"/></StgValue>
</operation>
</state>

<state id="73" st_id="74">

<operation id="208" st_id="73" stage="2" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc35:14 %estimation = fmul i32 %bitcast_ln63, i32 %bitcast_ln63_1

]]></Node>
<StgValue><ssdm name="estimation"/></StgValue>
</operation>

<operation id="209" st_id="73" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc35:15 %desired_signal_addr = getelementptr i32 %desired_signal, i64 0, i64 %zext_ln61

]]></Node>
<StgValue><ssdm name="desired_signal_addr"/></StgValue>
</operation>

<operation id="210" st_id="73" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="32" op_0_bw="7">
<![CDATA[
for.inc35:16 %desired_signal_load = load i7 %desired_signal_addr

]]></Node>
<StgValue><ssdm name="desired_signal_load"/></StgValue>
</operation>

<operation id="211" st_id="73" stage="4" lat="59">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc35:23 %div = ddiv i64 1, i64 %add

]]></Node>
<StgValue><ssdm name="div"/></StgValue>
</operation>
</state>

<state id="74" st_id="75">

<operation id="212" st_id="74" stage="1" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc35:14 %estimation = fmul i32 %bitcast_ln63, i32 %bitcast_ln63_1

]]></Node>
<StgValue><ssdm name="estimation"/></StgValue>
</operation>

<operation id="213" st_id="74" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="32" op_0_bw="7">
<![CDATA[
for.inc35:16 %desired_signal_load = load i7 %desired_signal_addr

]]></Node>
<StgValue><ssdm name="desired_signal_load"/></StgValue>
</operation>

<operation id="214" st_id="74" stage="3" lat="59">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc35:23 %div = ddiv i64 1, i64 %add

]]></Node>
<StgValue><ssdm name="div"/></StgValue>
</operation>
</state>

<state id="75" st_id="76">

<operation id="215" st_id="75" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="32" op_0_bw="32">
<![CDATA[
for.inc35:17 %bitcast_ln64 = bitcast i32 %desired_signal_load

]]></Node>
<StgValue><ssdm name="bitcast_ln64"/></StgValue>
</operation>

<operation id="216" st_id="75" stage="8" lat="8">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc35:18 %error = fsub i32 %bitcast_ln64, i32 %estimation

]]></Node>
<StgValue><ssdm name="error"/></StgValue>
</operation>

<operation id="217" st_id="75" stage="2" lat="59">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc35:23 %div = ddiv i64 1, i64 %add

]]></Node>
<StgValue><ssdm name="div"/></StgValue>
</operation>

<operation id="218" st_id="75" stage="2" lat="2">
<core>Float2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="64" op_0_bw="32">
<![CDATA[
for.inc35:24 %conv2 = fpext i32 %bitcast_ln63_1

]]></Node>
<StgValue><ssdm name="conv2"/></StgValue>
</operation>
</state>

<state id="76" st_id="77">

<operation id="219" st_id="76" stage="7" lat="8">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc35:18 %error = fsub i32 %bitcast_ln64, i32 %estimation

]]></Node>
<StgValue><ssdm name="error"/></StgValue>
</operation>

<operation id="220" st_id="76" stage="1" lat="59">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc35:23 %div = ddiv i64 1, i64 %add

]]></Node>
<StgValue><ssdm name="div"/></StgValue>
</operation>

<operation id="221" st_id="76" stage="1" lat="2">
<core>Float2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="64" op_0_bw="32">
<![CDATA[
for.inc35:24 %conv2 = fpext i32 %bitcast_ln63_1

]]></Node>
<StgValue><ssdm name="conv2"/></StgValue>
</operation>
</state>

<state id="77" st_id="78">

<operation id="222" st_id="77" stage="6" lat="8">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc35:18 %error = fsub i32 %bitcast_ln64, i32 %estimation

]]></Node>
<StgValue><ssdm name="error"/></StgValue>
</operation>

<operation id="223" st_id="77" stage="8" lat="8">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc35:25 %mul1 = dmul i64 %div, i64 %conv2

]]></Node>
<StgValue><ssdm name="mul1"/></StgValue>
</operation>
</state>

<state id="78" st_id="79">

<operation id="224" st_id="78" stage="5" lat="8">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc35:18 %error = fsub i32 %bitcast_ln64, i32 %estimation

]]></Node>
<StgValue><ssdm name="error"/></StgValue>
</operation>

<operation id="225" st_id="78" stage="7" lat="8">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc35:25 %mul1 = dmul i64 %div, i64 %conv2

]]></Node>
<StgValue><ssdm name="mul1"/></StgValue>
</operation>
</state>

<state id="79" st_id="80">

<operation id="226" st_id="79" stage="4" lat="8">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc35:18 %error = fsub i32 %bitcast_ln64, i32 %estimation

]]></Node>
<StgValue><ssdm name="error"/></StgValue>
</operation>

<operation id="227" st_id="79" stage="6" lat="8">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc35:25 %mul1 = dmul i64 %div, i64 %conv2

]]></Node>
<StgValue><ssdm name="mul1"/></StgValue>
</operation>
</state>

<state id="80" st_id="81">

<operation id="228" st_id="80" stage="3" lat="8">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc35:18 %error = fsub i32 %bitcast_ln64, i32 %estimation

]]></Node>
<StgValue><ssdm name="error"/></StgValue>
</operation>

<operation id="229" st_id="80" stage="5" lat="8">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc35:25 %mul1 = dmul i64 %div, i64 %conv2

]]></Node>
<StgValue><ssdm name="mul1"/></StgValue>
</operation>
</state>

<state id="81" st_id="82">

<operation id="230" st_id="81" stage="2" lat="8">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc35:18 %error = fsub i32 %bitcast_ln64, i32 %estimation

]]></Node>
<StgValue><ssdm name="error"/></StgValue>
</operation>

<operation id="231" st_id="81" stage="4" lat="8">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc35:25 %mul1 = dmul i64 %div, i64 %conv2

]]></Node>
<StgValue><ssdm name="mul1"/></StgValue>
</operation>
</state>

<state id="82" st_id="83">

<operation id="232" st_id="82" stage="1" lat="8">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc35:18 %error = fsub i32 %bitcast_ln64, i32 %estimation

]]></Node>
<StgValue><ssdm name="error"/></StgValue>
</operation>

<operation id="233" st_id="82" stage="3" lat="8">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc35:25 %mul1 = dmul i64 %div, i64 %conv2

]]></Node>
<StgValue><ssdm name="mul1"/></StgValue>
</operation>
</state>

<state id="83" st_id="84">

<operation id="234" st_id="83" stage="2" lat="8">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc35:25 %mul1 = dmul i64 %div, i64 %conv2

]]></Node>
<StgValue><ssdm name="mul1"/></StgValue>
</operation>

<operation id="235" st_id="83" stage="2" lat="2">
<core>Float2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="64" op_0_bw="32">
<![CDATA[
for.inc35:26 %conv3 = fpext i32 %error

]]></Node>
<StgValue><ssdm name="conv3"/></StgValue>
</operation>
</state>

<state id="84" st_id="85">

<operation id="236" st_id="84" stage="1" lat="8">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc35:25 %mul1 = dmul i64 %div, i64 %conv2

]]></Node>
<StgValue><ssdm name="mul1"/></StgValue>
</operation>

<operation id="237" st_id="84" stage="1" lat="2">
<core>Float2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="64" op_0_bw="32">
<![CDATA[
for.inc35:26 %conv3 = fpext i32 %error

]]></Node>
<StgValue><ssdm name="conv3"/></StgValue>
</operation>
</state>

<state id="85" st_id="86">

<operation id="238" st_id="85" stage="8" lat="8">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc35:27 %mul2 = dmul i64 %mul1, i64 %conv3

]]></Node>
<StgValue><ssdm name="mul2"/></StgValue>
</operation>
</state>

<state id="86" st_id="87">

<operation id="239" st_id="86" stage="7" lat="8">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc35:27 %mul2 = dmul i64 %mul1, i64 %conv3

]]></Node>
<StgValue><ssdm name="mul2"/></StgValue>
</operation>
</state>

<state id="87" st_id="88">

<operation id="240" st_id="87" stage="6" lat="8">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc35:27 %mul2 = dmul i64 %mul1, i64 %conv3

]]></Node>
<StgValue><ssdm name="mul2"/></StgValue>
</operation>
</state>

<state id="88" st_id="89">

<operation id="241" st_id="88" stage="5" lat="8">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc35:27 %mul2 = dmul i64 %mul1, i64 %conv3

]]></Node>
<StgValue><ssdm name="mul2"/></StgValue>
</operation>
</state>

<state id="89" st_id="90">

<operation id="242" st_id="89" stage="4" lat="8">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc35:27 %mul2 = dmul i64 %mul1, i64 %conv3

]]></Node>
<StgValue><ssdm name="mul2"/></StgValue>
</operation>
</state>

<state id="90" st_id="91">

<operation id="243" st_id="90" stage="3" lat="8">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc35:27 %mul2 = dmul i64 %mul1, i64 %conv3

]]></Node>
<StgValue><ssdm name="mul2"/></StgValue>
</operation>
</state>

<state id="91" st_id="92">

<operation id="244" st_id="91" stage="2" lat="2">
<core>Float2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="64" op_0_bw="32">
<![CDATA[
for.inc35:19 %conv = fpext i32 %bitcast_ln63

]]></Node>
<StgValue><ssdm name="conv"/></StgValue>
</operation>

<operation id="245" st_id="91" stage="2" lat="8">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc35:27 %mul2 = dmul i64 %mul1, i64 %conv3

]]></Node>
<StgValue><ssdm name="mul2"/></StgValue>
</operation>
</state>

<state id="92" st_id="93">

<operation id="246" st_id="92" stage="1" lat="2">
<core>Float2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="64" op_0_bw="32">
<![CDATA[
for.inc35:19 %conv = fpext i32 %bitcast_ln63

]]></Node>
<StgValue><ssdm name="conv"/></StgValue>
</operation>

<operation id="247" st_id="92" stage="1" lat="8">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc35:27 %mul2 = dmul i64 %mul1, i64 %conv3

]]></Node>
<StgValue><ssdm name="mul2"/></StgValue>
</operation>
</state>

<state id="93" st_id="94">

<operation id="248" st_id="93" stage="8" lat="8">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc35:28 %add1 = dadd i64 %conv, i64 %mul2

]]></Node>
<StgValue><ssdm name="add1"/></StgValue>
</operation>
</state>

<state id="94" st_id="95">

<operation id="249" st_id="94" stage="7" lat="8">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc35:28 %add1 = dadd i64 %conv, i64 %mul2

]]></Node>
<StgValue><ssdm name="add1"/></StgValue>
</operation>
</state>

<state id="95" st_id="96">

<operation id="250" st_id="95" stage="6" lat="8">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc35:28 %add1 = dadd i64 %conv, i64 %mul2

]]></Node>
<StgValue><ssdm name="add1"/></StgValue>
</operation>
</state>

<state id="96" st_id="97">

<operation id="251" st_id="96" stage="5" lat="8">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc35:28 %add1 = dadd i64 %conv, i64 %mul2

]]></Node>
<StgValue><ssdm name="add1"/></StgValue>
</operation>
</state>

<state id="97" st_id="98">

<operation id="252" st_id="97" stage="4" lat="8">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc35:28 %add1 = dadd i64 %conv, i64 %mul2

]]></Node>
<StgValue><ssdm name="add1"/></StgValue>
</operation>
</state>

<state id="98" st_id="99">

<operation id="253" st_id="98" stage="3" lat="8">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc35:28 %add1 = dadd i64 %conv, i64 %mul2

]]></Node>
<StgValue><ssdm name="add1"/></StgValue>
</operation>
</state>

<state id="99" st_id="100">

<operation id="254" st_id="99" stage="2" lat="8">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc35:28 %add1 = dadd i64 %conv, i64 %mul2

]]></Node>
<StgValue><ssdm name="add1"/></StgValue>
</operation>
</state>

<state id="100" st_id="101">

<operation id="255" st_id="100" stage="1" lat="8">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc35:28 %add1 = dadd i64 %conv, i64 %mul2

]]></Node>
<StgValue><ssdm name="add1"/></StgValue>
</operation>
</state>

<state id="101" st_id="102">

<operation id="256" st_id="101" stage="2" lat="2">
<core>Double2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="32" op_0_bw="64">
<![CDATA[
for.inc35:29 %conv4 = fptrunc i64 %add1

]]></Node>
<StgValue><ssdm name="conv4"/></StgValue>
</operation>
</state>

<state id="102" st_id="103">

<operation id="257" st_id="102" stage="1" lat="2">
<core>Double2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="32" op_0_bw="64">
<![CDATA[
for.inc35:29 %conv4 = fptrunc i64 %add1

]]></Node>
<StgValue><ssdm name="conv4"/></StgValue>
</operation>

<operation id="265" st_id="102" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln59" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="59" bw="0">
<![CDATA[
for.end37:0 %ret_ln82 = ret

]]></Node>
<StgValue><ssdm name="ret_ln82"/></StgValue>
</operation>
</state>

<state id="103" st_id="104">

<operation id="258" st_id="103" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
for.inc35:1 %specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @nlms_outer_loop_nlms_inner_loop_str

]]></Node>
<StgValue><ssdm name="specloopname_ln0"/></StgValue>
</operation>

<operation id="259" st_id="103" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
for.inc35:2 %empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 1280, i64 1280, i64 1280

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="260" st_id="103" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
for.inc35:6 %specpipeline_ln62 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_0

]]></Node>
<StgValue><ssdm name="specpipeline_ln62"/></StgValue>
</operation>

<operation id="261" st_id="103" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
for.inc35:7 %specloopname_ln61 = specloopname void @_ssdm_op_SpecLoopName, void @empty_2

]]></Node>
<StgValue><ssdm name="specloopname_ln61"/></StgValue>
</operation>

<operation id="262" st_id="103" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="32" op_0_bw="32">
<![CDATA[
for.inc35:30 %bitcast_ln65 = bitcast i32 %conv4

]]></Node>
<StgValue><ssdm name="bitcast_ln65"/></StgValue>
</operation>

<operation id="263" st_id="103" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="0" op_0_bw="32" op_1_bw="7" op_2_bw="0">
<![CDATA[
for.inc35:31 %store_ln65 = store i32 %bitcast_ln65, i7 %weights_addr

]]></Node>
<StgValue><ssdm name="store_ln65"/></StgValue>
</operation>

<operation id="264" st_id="103" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="0" op_0_bw="0">
<![CDATA[
for.inc35:35 %br_ln61 = br void %for.inc

]]></Node>
<StgValue><ssdm name="br_ln61"/></StgValue>
</operation>
</state>
</state_list>


<ports>
<port id="477" name="input_signal" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="input_signal"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="478" name="desired_signal" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="desired_signal"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="479" name="weights" dir="2" iftype="1">
<core>RAM</core><StgValue><ssdm name="weights"/><MemPortTyVec>0 1 </MemPortTyVec>
</StgValue>
</port>
</ports>


<dataflows>
<dataflow id="481" from="StgValue_480" to="i" fromId="480" toId="106">
</dataflow>
<dataflow id="482" from="StgValue_480" to="indvar_flatten" fromId="480" toId="107">
</dataflow>
<dataflow id="484" from="_ssdm_op_SpecTopModule" to="spectopmodule_ln45" fromId="483" toId="108">
</dataflow>
<dataflow id="486" from="empty_1" to="spectopmodule_ln45" fromId="485" toId="108">
</dataflow>
<dataflow id="488" from="_ssdm_op_SpecInterface" to="specinterface_ln0" fromId="487" toId="109">
</dataflow>
<dataflow id="489" from="input_signal" to="specinterface_ln0" fromId="477" toId="109">
</dataflow>
<dataflow id="491" from="empty" to="specinterface_ln0" fromId="490" toId="109">
</dataflow>
<dataflow id="493" from="StgValue_492" to="specinterface_ln0" fromId="492" toId="109">
</dataflow>
<dataflow id="494" from="StgValue_492" to="specinterface_ln0" fromId="492" toId="109">
</dataflow>
<dataflow id="496" from="empty_0" to="specinterface_ln0" fromId="495" toId="109">
</dataflow>
<dataflow id="498" from="StgValue_497" to="specinterface_ln0" fromId="497" toId="109">
</dataflow>
<dataflow id="499" from="StgValue_492" to="specinterface_ln0" fromId="492" toId="109">
</dataflow>
<dataflow id="500" from="empty_0" to="specinterface_ln0" fromId="495" toId="109">
</dataflow>
<dataflow id="501" from="empty_0" to="specinterface_ln0" fromId="495" toId="109">
</dataflow>
<dataflow id="502" from="empty_0" to="specinterface_ln0" fromId="495" toId="109">
</dataflow>
<dataflow id="503" from="StgValue_492" to="specinterface_ln0" fromId="492" toId="109">
</dataflow>
<dataflow id="504" from="StgValue_492" to="specinterface_ln0" fromId="492" toId="109">
</dataflow>
<dataflow id="505" from="StgValue_492" to="specinterface_ln0" fromId="492" toId="109">
</dataflow>
<dataflow id="506" from="StgValue_492" to="specinterface_ln0" fromId="492" toId="109">
</dataflow>
<dataflow id="507" from="empty_0" to="specinterface_ln0" fromId="495" toId="109">
</dataflow>
<dataflow id="508" from="empty_0" to="specinterface_ln0" fromId="495" toId="109">
</dataflow>
<dataflow id="509" from="StgValue_497" to="specinterface_ln0" fromId="497" toId="109">
</dataflow>
<dataflow id="510" from="StgValue_492" to="specinterface_ln0" fromId="492" toId="109">
</dataflow>
<dataflow id="512" from="_ssdm_op_SpecBitsMap" to="specbitsmap_ln0" fromId="511" toId="110">
</dataflow>
<dataflow id="513" from="input_signal" to="specbitsmap_ln0" fromId="477" toId="110">
</dataflow>
<dataflow id="514" from="_ssdm_op_SpecInterface" to="specinterface_ln0" fromId="487" toId="111">
</dataflow>
<dataflow id="515" from="desired_signal" to="specinterface_ln0" fromId="478" toId="111">
</dataflow>
<dataflow id="516" from="empty" to="specinterface_ln0" fromId="490" toId="111">
</dataflow>
<dataflow id="517" from="StgValue_492" to="specinterface_ln0" fromId="492" toId="111">
</dataflow>
<dataflow id="518" from="StgValue_492" to="specinterface_ln0" fromId="492" toId="111">
</dataflow>
<dataflow id="519" from="empty_0" to="specinterface_ln0" fromId="495" toId="111">
</dataflow>
<dataflow id="520" from="StgValue_497" to="specinterface_ln0" fromId="497" toId="111">
</dataflow>
<dataflow id="521" from="StgValue_492" to="specinterface_ln0" fromId="492" toId="111">
</dataflow>
<dataflow id="522" from="empty_0" to="specinterface_ln0" fromId="495" toId="111">
</dataflow>
<dataflow id="523" from="empty_0" to="specinterface_ln0" fromId="495" toId="111">
</dataflow>
<dataflow id="524" from="empty_0" to="specinterface_ln0" fromId="495" toId="111">
</dataflow>
<dataflow id="525" from="StgValue_492" to="specinterface_ln0" fromId="492" toId="111">
</dataflow>
<dataflow id="526" from="StgValue_492" to="specinterface_ln0" fromId="492" toId="111">
</dataflow>
<dataflow id="527" from="StgValue_492" to="specinterface_ln0" fromId="492" toId="111">
</dataflow>
<dataflow id="528" from="StgValue_492" to="specinterface_ln0" fromId="492" toId="111">
</dataflow>
<dataflow id="529" from="empty_0" to="specinterface_ln0" fromId="495" toId="111">
</dataflow>
<dataflow id="530" from="empty_0" to="specinterface_ln0" fromId="495" toId="111">
</dataflow>
<dataflow id="531" from="StgValue_497" to="specinterface_ln0" fromId="497" toId="111">
</dataflow>
<dataflow id="532" from="StgValue_492" to="specinterface_ln0" fromId="492" toId="111">
</dataflow>
<dataflow id="533" from="_ssdm_op_SpecBitsMap" to="specbitsmap_ln0" fromId="511" toId="112">
</dataflow>
<dataflow id="534" from="desired_signal" to="specbitsmap_ln0" fromId="478" toId="112">
</dataflow>
<dataflow id="535" from="_ssdm_op_SpecInterface" to="specinterface_ln0" fromId="487" toId="113">
</dataflow>
<dataflow id="536" from="weights" to="specinterface_ln0" fromId="479" toId="113">
</dataflow>
<dataflow id="537" from="empty" to="specinterface_ln0" fromId="490" toId="113">
</dataflow>
<dataflow id="538" from="StgValue_492" to="specinterface_ln0" fromId="492" toId="113">
</dataflow>
<dataflow id="539" from="StgValue_492" to="specinterface_ln0" fromId="492" toId="113">
</dataflow>
<dataflow id="540" from="empty_0" to="specinterface_ln0" fromId="495" toId="113">
</dataflow>
<dataflow id="541" from="StgValue_497" to="specinterface_ln0" fromId="497" toId="113">
</dataflow>
<dataflow id="542" from="StgValue_492" to="specinterface_ln0" fromId="492" toId="113">
</dataflow>
<dataflow id="543" from="empty_0" to="specinterface_ln0" fromId="495" toId="113">
</dataflow>
<dataflow id="544" from="empty_0" to="specinterface_ln0" fromId="495" toId="113">
</dataflow>
<dataflow id="545" from="empty_0" to="specinterface_ln0" fromId="495" toId="113">
</dataflow>
<dataflow id="546" from="StgValue_492" to="specinterface_ln0" fromId="492" toId="113">
</dataflow>
<dataflow id="547" from="StgValue_492" to="specinterface_ln0" fromId="492" toId="113">
</dataflow>
<dataflow id="548" from="StgValue_492" to="specinterface_ln0" fromId="492" toId="113">
</dataflow>
<dataflow id="549" from="StgValue_492" to="specinterface_ln0" fromId="492" toId="113">
</dataflow>
<dataflow id="550" from="empty_0" to="specinterface_ln0" fromId="495" toId="113">
</dataflow>
<dataflow id="551" from="empty_0" to="specinterface_ln0" fromId="495" toId="113">
</dataflow>
<dataflow id="552" from="StgValue_497" to="specinterface_ln0" fromId="497" toId="113">
</dataflow>
<dataflow id="553" from="StgValue_492" to="specinterface_ln0" fromId="492" toId="113">
</dataflow>
<dataflow id="554" from="_ssdm_op_SpecBitsMap" to="specbitsmap_ln0" fromId="511" toId="114">
</dataflow>
<dataflow id="555" from="weights" to="specbitsmap_ln0" fromId="479" toId="114">
</dataflow>
<dataflow id="557" from="StgValue_556" to="store_ln59" fromId="556" toId="115">
</dataflow>
<dataflow id="558" from="indvar_flatten" to="store_ln59" fromId="107" toId="115">
</dataflow>
<dataflow id="560" from="StgValue_559" to="store_ln59" fromId="559" toId="116">
</dataflow>
<dataflow id="561" from="i" to="store_ln59" fromId="106" toId="116">
</dataflow>
<dataflow id="562" from="indvar_flatten" to="indvar_flatten_load" fromId="107" toId="118">
</dataflow>
<dataflow id="563" from="indvar_flatten_load" to="icmp_ln59" fromId="118" toId="119">
</dataflow>
<dataflow id="565" from="StgValue_564" to="icmp_ln59" fromId="564" toId="119">
</dataflow>
<dataflow id="566" from="indvar_flatten_load" to="add_ln59" fromId="118" toId="120">
</dataflow>
<dataflow id="568" from="StgValue_567" to="add_ln59" fromId="567" toId="120">
</dataflow>
<dataflow id="569" from="icmp_ln59" to="br_ln59" fromId="119" toId="121">
</dataflow>
<dataflow id="570" from="i" to="i_load" fromId="106" toId="122">
</dataflow>
<dataflow id="571" from="i_load" to="icmp_ln61" fromId="122" toId="123">
</dataflow>
<dataflow id="573" from="StgValue_572" to="icmp_ln61" fromId="572" toId="123">
</dataflow>
<dataflow id="574" from="icmp_ln61" to="select_ln59" fromId="123" toId="124">
</dataflow>
<dataflow id="575" from="StgValue_559" to="select_ln59" fromId="559" toId="124">
</dataflow>
<dataflow id="576" from="i_load" to="select_ln59" fromId="122" toId="124">
</dataflow>
<dataflow id="577" from="add_ln59" to="store_ln61" fromId="120" toId="125">
</dataflow>
<dataflow id="578" from="indvar_flatten" to="store_ln61" fromId="107" toId="125">
</dataflow>
<dataflow id="579" from="select_ln59" to="zext_ln61" fromId="124" toId="126">
</dataflow>
<dataflow id="580" from="input_signal" to="input_signal_addr" fromId="477" toId="127">
</dataflow>
<dataflow id="582" from="StgValue_581" to="input_signal_addr" fromId="581" toId="127">
</dataflow>
<dataflow id="583" from="zext_ln61" to="input_signal_addr" fromId="126" toId="127">
</dataflow>
<dataflow id="584" from="input_signal_addr" to="input_signal_load" fromId="127" toId="128">
</dataflow>
<dataflow id="585" from="select_ln59" to="add_ln61" fromId="124" toId="129">
</dataflow>
<dataflow id="587" from="StgValue_586" to="add_ln61" fromId="586" toId="129">
</dataflow>
<dataflow id="588" from="add_ln61" to="store_ln61" fromId="129" toId="130">
</dataflow>
<dataflow id="589" from="i" to="store_ln61" fromId="106" toId="130">
</dataflow>
<dataflow id="590" from="input_signal_addr" to="input_signal_load" fromId="127" toId="131">
</dataflow>
<dataflow id="591" from="input_signal_load" to="bitcast_ln63_1" fromId="131" toId="132">
</dataflow>
<dataflow id="592" from="bitcast_ln63_1" to="mul" fromId="132" toId="133">
</dataflow>
<dataflow id="593" from="bitcast_ln63_1" to="mul" fromId="132" toId="133">
</dataflow>
<dataflow id="594" from="bitcast_ln63_1" to="mul" fromId="132" toId="134">
</dataflow>
<dataflow id="595" from="bitcast_ln63_1" to="mul" fromId="132" toId="134">
</dataflow>
<dataflow id="596" from="bitcast_ln63_1" to="mul" fromId="132" toId="135">
</dataflow>
<dataflow id="597" from="bitcast_ln63_1" to="mul" fromId="132" toId="135">
</dataflow>
<dataflow id="598" from="bitcast_ln63_1" to="mul" fromId="132" toId="136">
</dataflow>
<dataflow id="599" from="bitcast_ln63_1" to="mul" fromId="132" toId="136">
</dataflow>
<dataflow id="600" from="mul" to="conv1" fromId="136" toId="137">
</dataflow>
<dataflow id="601" from="mul" to="conv1" fromId="136" toId="138">
</dataflow>
<dataflow id="602" from="conv1" to="add" fromId="138" toId="139">
</dataflow>
<dataflow id="604" from="StgValue_603" to="add" fromId="603" toId="139">
</dataflow>
<dataflow id="605" from="conv1" to="add" fromId="138" toId="140">
</dataflow>
<dataflow id="606" from="StgValue_603" to="add" fromId="603" toId="140">
</dataflow>
<dataflow id="607" from="conv1" to="add" fromId="138" toId="141">
</dataflow>
<dataflow id="608" from="StgValue_603" to="add" fromId="603" toId="141">
</dataflow>
<dataflow id="609" from="conv1" to="add" fromId="138" toId="142">
</dataflow>
<dataflow id="610" from="StgValue_603" to="add" fromId="603" toId="142">
</dataflow>
<dataflow id="611" from="conv1" to="add" fromId="138" toId="143">
</dataflow>
<dataflow id="612" from="StgValue_603" to="add" fromId="603" toId="143">
</dataflow>
<dataflow id="613" from="conv1" to="add" fromId="138" toId="144">
</dataflow>
<dataflow id="614" from="StgValue_603" to="add" fromId="603" toId="144">
</dataflow>
<dataflow id="615" from="conv1" to="add" fromId="138" toId="145">
</dataflow>
<dataflow id="616" from="StgValue_603" to="add" fromId="603" toId="145">
</dataflow>
<dataflow id="617" from="conv1" to="add" fromId="138" toId="146">
</dataflow>
<dataflow id="618" from="StgValue_603" to="add" fromId="603" toId="146">
</dataflow>
<dataflow id="620" from="StgValue_619" to="div" fromId="619" toId="147">
</dataflow>
<dataflow id="621" from="add" to="div" fromId="146" toId="147">
</dataflow>
<dataflow id="622" from="StgValue_619" to="div" fromId="619" toId="148">
</dataflow>
<dataflow id="623" from="add" to="div" fromId="146" toId="148">
</dataflow>
<dataflow id="624" from="StgValue_619" to="div" fromId="619" toId="149">
</dataflow>
<dataflow id="625" from="add" to="div" fromId="146" toId="149">
</dataflow>
<dataflow id="626" from="StgValue_619" to="div" fromId="619" toId="150">
</dataflow>
<dataflow id="627" from="add" to="div" fromId="146" toId="150">
</dataflow>
<dataflow id="628" from="StgValue_619" to="div" fromId="619" toId="151">
</dataflow>
<dataflow id="629" from="add" to="div" fromId="146" toId="151">
</dataflow>
<dataflow id="630" from="StgValue_619" to="div" fromId="619" toId="152">
</dataflow>
<dataflow id="631" from="add" to="div" fromId="146" toId="152">
</dataflow>
<dataflow id="632" from="StgValue_619" to="div" fromId="619" toId="153">
</dataflow>
<dataflow id="633" from="add" to="div" fromId="146" toId="153">
</dataflow>
<dataflow id="634" from="StgValue_619" to="div" fromId="619" toId="154">
</dataflow>
<dataflow id="635" from="add" to="div" fromId="146" toId="154">
</dataflow>
<dataflow id="636" from="StgValue_619" to="div" fromId="619" toId="155">
</dataflow>
<dataflow id="637" from="add" to="div" fromId="146" toId="155">
</dataflow>
<dataflow id="638" from="StgValue_619" to="div" fromId="619" toId="156">
</dataflow>
<dataflow id="639" from="add" to="div" fromId="146" toId="156">
</dataflow>
<dataflow id="640" from="StgValue_619" to="div" fromId="619" toId="157">
</dataflow>
<dataflow id="641" from="add" to="div" fromId="146" toId="157">
</dataflow>
<dataflow id="642" from="StgValue_619" to="div" fromId="619" toId="158">
</dataflow>
<dataflow id="643" from="add" to="div" fromId="146" toId="158">
</dataflow>
<dataflow id="644" from="StgValue_619" to="div" fromId="619" toId="159">
</dataflow>
<dataflow id="645" from="add" to="div" fromId="146" toId="159">
</dataflow>
<dataflow id="646" from="StgValue_619" to="div" fromId="619" toId="160">
</dataflow>
<dataflow id="647" from="add" to="div" fromId="146" toId="160">
</dataflow>
<dataflow id="648" from="StgValue_619" to="div" fromId="619" toId="161">
</dataflow>
<dataflow id="649" from="add" to="div" fromId="146" toId="161">
</dataflow>
<dataflow id="650" from="StgValue_619" to="div" fromId="619" toId="162">
</dataflow>
<dataflow id="651" from="add" to="div" fromId="146" toId="162">
</dataflow>
<dataflow id="652" from="StgValue_619" to="div" fromId="619" toId="163">
</dataflow>
<dataflow id="653" from="add" to="div" fromId="146" toId="163">
</dataflow>
<dataflow id="654" from="StgValue_619" to="div" fromId="619" toId="164">
</dataflow>
<dataflow id="655" from="add" to="div" fromId="146" toId="164">
</dataflow>
<dataflow id="656" from="StgValue_619" to="div" fromId="619" toId="165">
</dataflow>
<dataflow id="657" from="add" to="div" fromId="146" toId="165">
</dataflow>
<dataflow id="658" from="StgValue_619" to="div" fromId="619" toId="166">
</dataflow>
<dataflow id="659" from="add" to="div" fromId="146" toId="166">
</dataflow>
<dataflow id="660" from="StgValue_619" to="div" fromId="619" toId="167">
</dataflow>
<dataflow id="661" from="add" to="div" fromId="146" toId="167">
</dataflow>
<dataflow id="662" from="StgValue_619" to="div" fromId="619" toId="168">
</dataflow>
<dataflow id="663" from="add" to="div" fromId="146" toId="168">
</dataflow>
<dataflow id="664" from="StgValue_619" to="div" fromId="619" toId="169">
</dataflow>
<dataflow id="665" from="add" to="div" fromId="146" toId="169">
</dataflow>
<dataflow id="666" from="StgValue_619" to="div" fromId="619" toId="170">
</dataflow>
<dataflow id="667" from="add" to="div" fromId="146" toId="170">
</dataflow>
<dataflow id="668" from="StgValue_619" to="div" fromId="619" toId="171">
</dataflow>
<dataflow id="669" from="add" to="div" fromId="146" toId="171">
</dataflow>
<dataflow id="670" from="StgValue_619" to="div" fromId="619" toId="172">
</dataflow>
<dataflow id="671" from="add" to="div" fromId="146" toId="172">
</dataflow>
<dataflow id="672" from="StgValue_619" to="div" fromId="619" toId="173">
</dataflow>
<dataflow id="673" from="add" to="div" fromId="146" toId="173">
</dataflow>
<dataflow id="674" from="StgValue_619" to="div" fromId="619" toId="174">
</dataflow>
<dataflow id="675" from="add" to="div" fromId="146" toId="174">
</dataflow>
<dataflow id="676" from="StgValue_619" to="div" fromId="619" toId="175">
</dataflow>
<dataflow id="677" from="add" to="div" fromId="146" toId="175">
</dataflow>
<dataflow id="678" from="StgValue_619" to="div" fromId="619" toId="176">
</dataflow>
<dataflow id="679" from="add" to="div" fromId="146" toId="176">
</dataflow>
<dataflow id="680" from="StgValue_619" to="div" fromId="619" toId="177">
</dataflow>
<dataflow id="681" from="add" to="div" fromId="146" toId="177">
</dataflow>
<dataflow id="682" from="StgValue_619" to="div" fromId="619" toId="178">
</dataflow>
<dataflow id="683" from="add" to="div" fromId="146" toId="178">
</dataflow>
<dataflow id="684" from="StgValue_619" to="div" fromId="619" toId="179">
</dataflow>
<dataflow id="685" from="add" to="div" fromId="146" toId="179">
</dataflow>
<dataflow id="686" from="StgValue_619" to="div" fromId="619" toId="180">
</dataflow>
<dataflow id="687" from="add" to="div" fromId="146" toId="180">
</dataflow>
<dataflow id="688" from="StgValue_619" to="div" fromId="619" toId="181">
</dataflow>
<dataflow id="689" from="add" to="div" fromId="146" toId="181">
</dataflow>
<dataflow id="690" from="StgValue_619" to="div" fromId="619" toId="182">
</dataflow>
<dataflow id="691" from="add" to="div" fromId="146" toId="182">
</dataflow>
<dataflow id="692" from="StgValue_619" to="div" fromId="619" toId="183">
</dataflow>
<dataflow id="693" from="add" to="div" fromId="146" toId="183">
</dataflow>
<dataflow id="694" from="StgValue_619" to="div" fromId="619" toId="184">
</dataflow>
<dataflow id="695" from="add" to="div" fromId="146" toId="184">
</dataflow>
<dataflow id="696" from="StgValue_619" to="div" fromId="619" toId="185">
</dataflow>
<dataflow id="697" from="add" to="div" fromId="146" toId="185">
</dataflow>
<dataflow id="698" from="StgValue_619" to="div" fromId="619" toId="186">
</dataflow>
<dataflow id="699" from="add" to="div" fromId="146" toId="186">
</dataflow>
<dataflow id="700" from="StgValue_619" to="div" fromId="619" toId="187">
</dataflow>
<dataflow id="701" from="add" to="div" fromId="146" toId="187">
</dataflow>
<dataflow id="702" from="StgValue_619" to="div" fromId="619" toId="188">
</dataflow>
<dataflow id="703" from="add" to="div" fromId="146" toId="188">
</dataflow>
<dataflow id="704" from="StgValue_619" to="div" fromId="619" toId="189">
</dataflow>
<dataflow id="705" from="add" to="div" fromId="146" toId="189">
</dataflow>
<dataflow id="706" from="StgValue_619" to="div" fromId="619" toId="190">
</dataflow>
<dataflow id="707" from="add" to="div" fromId="146" toId="190">
</dataflow>
<dataflow id="708" from="StgValue_619" to="div" fromId="619" toId="191">
</dataflow>
<dataflow id="709" from="add" to="div" fromId="146" toId="191">
</dataflow>
<dataflow id="710" from="StgValue_619" to="div" fromId="619" toId="192">
</dataflow>
<dataflow id="711" from="add" to="div" fromId="146" toId="192">
</dataflow>
<dataflow id="712" from="StgValue_619" to="div" fromId="619" toId="193">
</dataflow>
<dataflow id="713" from="add" to="div" fromId="146" toId="193">
</dataflow>
<dataflow id="714" from="StgValue_619" to="div" fromId="619" toId="194">
</dataflow>
<dataflow id="715" from="add" to="div" fromId="146" toId="194">
</dataflow>
<dataflow id="716" from="StgValue_619" to="div" fromId="619" toId="195">
</dataflow>
<dataflow id="717" from="add" to="div" fromId="146" toId="195">
</dataflow>
<dataflow id="718" from="StgValue_619" to="div" fromId="619" toId="196">
</dataflow>
<dataflow id="719" from="add" to="div" fromId="146" toId="196">
</dataflow>
<dataflow id="720" from="StgValue_619" to="div" fromId="619" toId="197">
</dataflow>
<dataflow id="721" from="add" to="div" fromId="146" toId="197">
</dataflow>
<dataflow id="722" from="weights" to="weights_addr" fromId="479" toId="198">
</dataflow>
<dataflow id="723" from="StgValue_581" to="weights_addr" fromId="581" toId="198">
</dataflow>
<dataflow id="724" from="zext_ln61" to="weights_addr" fromId="126" toId="198">
</dataflow>
<dataflow id="725" from="weights_addr" to="weights_load" fromId="198" toId="199">
</dataflow>
<dataflow id="726" from="StgValue_619" to="div" fromId="619" toId="200">
</dataflow>
<dataflow id="727" from="add" to="div" fromId="146" toId="200">
</dataflow>
<dataflow id="728" from="weights_addr" to="weights_load" fromId="198" toId="201">
</dataflow>
<dataflow id="729" from="StgValue_619" to="div" fromId="619" toId="202">
</dataflow>
<dataflow id="730" from="add" to="div" fromId="146" toId="202">
</dataflow>
<dataflow id="731" from="weights_load" to="bitcast_ln63" fromId="201" toId="203">
</dataflow>
<dataflow id="732" from="bitcast_ln63" to="estimation" fromId="203" toId="204">
</dataflow>
<dataflow id="733" from="bitcast_ln63_1" to="estimation" fromId="132" toId="204">
</dataflow>
<dataflow id="734" from="StgValue_619" to="div" fromId="619" toId="205">
</dataflow>
<dataflow id="735" from="add" to="div" fromId="146" toId="205">
</dataflow>
<dataflow id="736" from="bitcast_ln63" to="estimation" fromId="203" toId="206">
</dataflow>
<dataflow id="737" from="bitcast_ln63_1" to="estimation" fromId="132" toId="206">
</dataflow>
<dataflow id="738" from="StgValue_619" to="div" fromId="619" toId="207">
</dataflow>
<dataflow id="739" from="add" to="div" fromId="146" toId="207">
</dataflow>
<dataflow id="740" from="bitcast_ln63" to="estimation" fromId="203" toId="208">
</dataflow>
<dataflow id="741" from="bitcast_ln63_1" to="estimation" fromId="132" toId="208">
</dataflow>
<dataflow id="742" from="desired_signal" to="desired_signal_addr" fromId="478" toId="209">
</dataflow>
<dataflow id="743" from="StgValue_581" to="desired_signal_addr" fromId="581" toId="209">
</dataflow>
<dataflow id="744" from="zext_ln61" to="desired_signal_addr" fromId="126" toId="209">
</dataflow>
<dataflow id="745" from="desired_signal_addr" to="desired_signal_load" fromId="209" toId="210">
</dataflow>
<dataflow id="746" from="StgValue_619" to="div" fromId="619" toId="211">
</dataflow>
<dataflow id="747" from="add" to="div" fromId="146" toId="211">
</dataflow>
<dataflow id="748" from="bitcast_ln63" to="estimation" fromId="203" toId="212">
</dataflow>
<dataflow id="749" from="bitcast_ln63_1" to="estimation" fromId="132" toId="212">
</dataflow>
<dataflow id="750" from="desired_signal_addr" to="desired_signal_load" fromId="209" toId="213">
</dataflow>
<dataflow id="751" from="StgValue_619" to="div" fromId="619" toId="214">
</dataflow>
<dataflow id="752" from="add" to="div" fromId="146" toId="214">
</dataflow>
<dataflow id="753" from="desired_signal_load" to="bitcast_ln64" fromId="213" toId="215">
</dataflow>
<dataflow id="754" from="bitcast_ln64" to="error" fromId="215" toId="216">
</dataflow>
<dataflow id="755" from="estimation" to="error" fromId="212" toId="216">
</dataflow>
<dataflow id="756" from="StgValue_619" to="div" fromId="619" toId="217">
</dataflow>
<dataflow id="757" from="add" to="div" fromId="146" toId="217">
</dataflow>
<dataflow id="758" from="bitcast_ln63_1" to="conv2" fromId="132" toId="218">
</dataflow>
<dataflow id="759" from="bitcast_ln64" to="error" fromId="215" toId="219">
</dataflow>
<dataflow id="760" from="estimation" to="error" fromId="212" toId="219">
</dataflow>
<dataflow id="761" from="StgValue_619" to="div" fromId="619" toId="220">
</dataflow>
<dataflow id="762" from="add" to="div" fromId="146" toId="220">
</dataflow>
<dataflow id="763" from="bitcast_ln63_1" to="conv2" fromId="132" toId="221">
</dataflow>
<dataflow id="764" from="bitcast_ln64" to="error" fromId="215" toId="222">
</dataflow>
<dataflow id="765" from="estimation" to="error" fromId="212" toId="222">
</dataflow>
<dataflow id="766" from="div" to="mul1" fromId="220" toId="223">
</dataflow>
<dataflow id="767" from="conv2" to="mul1" fromId="221" toId="223">
</dataflow>
<dataflow id="768" from="bitcast_ln64" to="error" fromId="215" toId="224">
</dataflow>
<dataflow id="769" from="estimation" to="error" fromId="212" toId="224">
</dataflow>
<dataflow id="770" from="div" to="mul1" fromId="220" toId="225">
</dataflow>
<dataflow id="771" from="conv2" to="mul1" fromId="221" toId="225">
</dataflow>
<dataflow id="772" from="bitcast_ln64" to="error" fromId="215" toId="226">
</dataflow>
<dataflow id="773" from="estimation" to="error" fromId="212" toId="226">
</dataflow>
<dataflow id="774" from="div" to="mul1" fromId="220" toId="227">
</dataflow>
<dataflow id="775" from="conv2" to="mul1" fromId="221" toId="227">
</dataflow>
<dataflow id="776" from="bitcast_ln64" to="error" fromId="215" toId="228">
</dataflow>
<dataflow id="777" from="estimation" to="error" fromId="212" toId="228">
</dataflow>
<dataflow id="778" from="div" to="mul1" fromId="220" toId="229">
</dataflow>
<dataflow id="779" from="conv2" to="mul1" fromId="221" toId="229">
</dataflow>
<dataflow id="780" from="bitcast_ln64" to="error" fromId="215" toId="230">
</dataflow>
<dataflow id="781" from="estimation" to="error" fromId="212" toId="230">
</dataflow>
<dataflow id="782" from="div" to="mul1" fromId="220" toId="231">
</dataflow>
<dataflow id="783" from="conv2" to="mul1" fromId="221" toId="231">
</dataflow>
<dataflow id="784" from="bitcast_ln64" to="error" fromId="215" toId="232">
</dataflow>
<dataflow id="785" from="estimation" to="error" fromId="212" toId="232">
</dataflow>
<dataflow id="786" from="div" to="mul1" fromId="220" toId="233">
</dataflow>
<dataflow id="787" from="conv2" to="mul1" fromId="221" toId="233">
</dataflow>
<dataflow id="788" from="div" to="mul1" fromId="220" toId="234">
</dataflow>
<dataflow id="789" from="conv2" to="mul1" fromId="221" toId="234">
</dataflow>
<dataflow id="790" from="error" to="conv3" fromId="232" toId="235">
</dataflow>
<dataflow id="791" from="div" to="mul1" fromId="220" toId="236">
</dataflow>
<dataflow id="792" from="conv2" to="mul1" fromId="221" toId="236">
</dataflow>
<dataflow id="793" from="error" to="conv3" fromId="232" toId="237">
</dataflow>
<dataflow id="794" from="mul1" to="mul2" fromId="236" toId="238">
</dataflow>
<dataflow id="795" from="conv3" to="mul2" fromId="237" toId="238">
</dataflow>
<dataflow id="796" from="mul1" to="mul2" fromId="236" toId="239">
</dataflow>
<dataflow id="797" from="conv3" to="mul2" fromId="237" toId="239">
</dataflow>
<dataflow id="798" from="mul1" to="mul2" fromId="236" toId="240">
</dataflow>
<dataflow id="799" from="conv3" to="mul2" fromId="237" toId="240">
</dataflow>
<dataflow id="800" from="mul1" to="mul2" fromId="236" toId="241">
</dataflow>
<dataflow id="801" from="conv3" to="mul2" fromId="237" toId="241">
</dataflow>
<dataflow id="802" from="mul1" to="mul2" fromId="236" toId="242">
</dataflow>
<dataflow id="803" from="conv3" to="mul2" fromId="237" toId="242">
</dataflow>
<dataflow id="804" from="mul1" to="mul2" fromId="236" toId="243">
</dataflow>
<dataflow id="805" from="conv3" to="mul2" fromId="237" toId="243">
</dataflow>
<dataflow id="806" from="bitcast_ln63" to="conv" fromId="203" toId="244">
</dataflow>
<dataflow id="807" from="mul1" to="mul2" fromId="236" toId="245">
</dataflow>
<dataflow id="808" from="conv3" to="mul2" fromId="237" toId="245">
</dataflow>
<dataflow id="809" from="bitcast_ln63" to="conv" fromId="203" toId="246">
</dataflow>
<dataflow id="810" from="mul1" to="mul2" fromId="236" toId="247">
</dataflow>
<dataflow id="811" from="conv3" to="mul2" fromId="237" toId="247">
</dataflow>
<dataflow id="812" from="conv" to="add1" fromId="246" toId="248">
</dataflow>
<dataflow id="813" from="mul2" to="add1" fromId="247" toId="248">
</dataflow>
<dataflow id="814" from="conv" to="add1" fromId="246" toId="249">
</dataflow>
<dataflow id="815" from="mul2" to="add1" fromId="247" toId="249">
</dataflow>
<dataflow id="816" from="conv" to="add1" fromId="246" toId="250">
</dataflow>
<dataflow id="817" from="mul2" to="add1" fromId="247" toId="250">
</dataflow>
<dataflow id="818" from="conv" to="add1" fromId="246" toId="251">
</dataflow>
<dataflow id="819" from="mul2" to="add1" fromId="247" toId="251">
</dataflow>
<dataflow id="820" from="conv" to="add1" fromId="246" toId="252">
</dataflow>
<dataflow id="821" from="mul2" to="add1" fromId="247" toId="252">
</dataflow>
<dataflow id="822" from="conv" to="add1" fromId="246" toId="253">
</dataflow>
<dataflow id="823" from="mul2" to="add1" fromId="247" toId="253">
</dataflow>
<dataflow id="824" from="conv" to="add1" fromId="246" toId="254">
</dataflow>
<dataflow id="825" from="mul2" to="add1" fromId="247" toId="254">
</dataflow>
<dataflow id="826" from="conv" to="add1" fromId="246" toId="255">
</dataflow>
<dataflow id="827" from="mul2" to="add1" fromId="247" toId="255">
</dataflow>
<dataflow id="828" from="add1" to="conv4" fromId="255" toId="256">
</dataflow>
<dataflow id="829" from="add1" to="conv4" fromId="255" toId="257">
</dataflow>
<dataflow id="831" from="_ssdm_op_SpecLoopName" to="specloopname_ln0" fromId="830" toId="258">
</dataflow>
<dataflow id="833" from="nlms_outer_loop_nlms_inner_loop_str" to="specloopname_ln0" fromId="832" toId="258">
</dataflow>
<dataflow id="835" from="_ssdm_op_SpecLoopTripCount" to="empty" fromId="834" toId="259">
</dataflow>
<dataflow id="837" from="StgValue_836" to="empty" fromId="836" toId="259">
</dataflow>
<dataflow id="838" from="StgValue_836" to="empty" fromId="836" toId="259">
</dataflow>
<dataflow id="839" from="StgValue_836" to="empty" fromId="836" toId="259">
</dataflow>
<dataflow id="841" from="_ssdm_op_SpecPipeline" to="specpipeline_ln62" fromId="840" toId="260">
</dataflow>
<dataflow id="842" from="StgValue_497" to="specpipeline_ln62" fromId="497" toId="260">
</dataflow>
<dataflow id="843" from="StgValue_492" to="specpipeline_ln62" fromId="492" toId="260">
</dataflow>
<dataflow id="844" from="StgValue_492" to="specpipeline_ln62" fromId="492" toId="260">
</dataflow>
<dataflow id="845" from="StgValue_492" to="specpipeline_ln62" fromId="492" toId="260">
</dataflow>
<dataflow id="846" from="empty_0" to="specpipeline_ln62" fromId="495" toId="260">
</dataflow>
<dataflow id="847" from="_ssdm_op_SpecLoopName" to="specloopname_ln61" fromId="830" toId="261">
</dataflow>
<dataflow id="849" from="empty_2" to="specloopname_ln61" fromId="848" toId="261">
</dataflow>
<dataflow id="850" from="conv4" to="bitcast_ln65" fromId="257" toId="262">
</dataflow>
<dataflow id="851" from="bitcast_ln65" to="store_ln65" fromId="262" toId="263">
</dataflow>
<dataflow id="852" from="weights_addr" to="store_ln65" fromId="198" toId="263">
</dataflow>
<dataflow id="853" from="icmp_ln59" to="StgValue_2" fromId="119" toId="2">
</dataflow>
<dataflow id="854" from="icmp_ln59" to="StgValue_103" fromId="119" toId="103">
</dataflow>
</dataflows>


</stg>
