<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.13"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>Codice Sistemi Embedded: arch_imp Architecture  Reference</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">Codice Sistemi Embedded
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.13 -->
<script type="text/javascript">
var searchBox = new SearchBox("searchBox", "search",false,'Search');
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
$(function() {
  initMenu('',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
</script>
<div id="main-nav"></div>
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div id="nav-path" class="navpath">
  <ul>
<li class="navelem"><a class="el" href="classUART__v1__0__S00__AXI.html">UART_v1_0_S00_AXI</a></li><li class="navelem"><a class="el" href="classUART__v1__0__S00__AXI_1_1arch__imp.html">arch_imp</a></li>  </ul>
</div>
</div><!-- top -->
<div class="header">
  <div class="summary">
<a href="#Signals">Signals</a> &#124;
<a href="#Constants">Constants</a> &#124;
<a href="#Aliases">Aliases</a> &#124;
<a href="#Components">Components</a> &#124;
<a href="#Processes">Processes</a> &#124;
<a href="#Instantiations">Instantiations</a>  </div>
  <div class="headertitle">
<div class="title">arch_imp Architecture Reference</div>  </div>
</div><!--header-->
<div class="contents">
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="Processes"></a>
Processes</h2></td></tr>
 <tr class="memitem:a3bd49952c6361256b0fd16de71d09227"><td class="memItemLeft" align="right" valign="top"><a id="a3bd49952c6361256b0fd16de71d09227"></a>
<a class="el" href="classUART__v1__0__S00__AXI_1_1arch__imp.html#a3bd49952c6361256b0fd16de71d09227">PROCESS_9</a>&#160;</td><td class="memItemRight" valign="bottom"><b> ( <b><span class="vhdlchar">S_AXI_ACLK</span><span class="vhdlchar"> </span></b> )</b></td></tr>
<tr class="memdesc:a3bd49952c6361256b0fd16de71d09227"><td class="mdescLeft">&#160;</td><td class="mdescRight">dato ricevuto <br /></td></tr>
<tr class="memitem:a8fbd1d135ff76bf9241c19565ede6f47"><td class="memItemLeft" align="right" valign="top"><a id="a8fbd1d135ff76bf9241c19565ede6f47"></a>
<a class="el" href="classUART__v1__0__S00__AXI_1_1arch__imp.html#a8fbd1d135ff76bf9241c19565ede6f47">PROCESS_10</a>&#160;</td><td class="memItemRight" valign="bottom"><b> ( <b><span class="vhdlchar">S_AXI_ACLK</span><span class="vhdlchar"> </span></b> )</b></td></tr>
<tr class="memdesc:a8fbd1d135ff76bf9241c19565ede6f47"><td class="mdescLeft">&#160;</td><td class="mdescRight">segnale il cui valore alto indica che un nuovo dato ricevuto è dispobile <br /></td></tr>
<tr class="memitem:a86849bc293eedede60c3794d52db5cf2"><td class="memItemLeft" align="right" valign="top"><a id="a86849bc293eedede60c3794d52db5cf2"></a>
<a class="el" href="classUART__v1__0__S00__AXI_1_1arch__imp.html#a86849bc293eedede60c3794d52db5cf2">PROCESS_11</a>&#160;</td><td class="memItemRight" valign="bottom"><b> ( <b><span class="vhdlchar">S_AXI_ACLK</span><span class="vhdlchar"> </span></b> )</b></td></tr>
<tr class="memitem:acf9a8d423319c94928908546cd66d779"><td class="memItemLeft" align="right" valign="top"><a id="acf9a8d423319c94928908546cd66d779"></a>
<a class="el" href="classUART__v1__0__S00__AXI_1_1arch__imp.html#acf9a8d423319c94928908546cd66d779">PROCESS_12</a>&#160;</td><td class="memItemRight" valign="bottom"><b> ( <b><span class="vhdlchar">S_AXI_ACLK</span><span class="vhdlchar"> </span></b> )</b></td></tr>
<tr class="memitem:a46ef74882494d566c9af5b92859df7f8"><td class="memItemLeft" align="right" valign="top"><a id="a46ef74882494d566c9af5b92859df7f8"></a>
<a class="el" href="classUART__v1__0__S00__AXI_1_1arch__imp.html#a46ef74882494d566c9af5b92859df7f8">PROCESS_13</a>&#160;</td><td class="memItemRight" valign="bottom"><b> ( <b><span class="vhdlchar">S_AXI_ACLK</span><span class="vhdlchar"> </span></b> )</b></td></tr>
<tr class="memitem:a540733a9d881f3739d4b074f82493696"><td class="memItemLeft" align="right" valign="top"><a id="a540733a9d881f3739d4b074f82493696"></a>
<a class="el" href="classUART__v1__0__S00__AXI_1_1arch__imp.html#a540733a9d881f3739d4b074f82493696">PROCESS_14</a>&#160;</td><td class="memItemRight" valign="bottom"><b> ( <b><span class="vhdlchar">S_AXI_ACLK</span><span class="vhdlchar"> </span></b> )</b></td></tr>
<tr class="memitem:af63a9d34999cb0a12e3012f5d6afbbfc"><td class="memItemLeft" align="right" valign="top"><a id="af63a9d34999cb0a12e3012f5d6afbbfc"></a>
<a class="el" href="classUART__v1__0__S00__AXI_1_1arch__imp.html#af63a9d34999cb0a12e3012f5d6afbbfc">PROCESS_15</a>&#160;</td><td class="memItemRight" valign="bottom"><b> ( <b><span class="vhdlchar">S_AXI_ACLK</span><span class="vhdlchar"> </span></b> )</b></td></tr>
<tr class="memitem:ac00102850623a2fb02531f06a51c6401"><td class="memItemLeft" align="right" valign="top"><a id="ac00102850623a2fb02531f06a51c6401"></a>
<a class="el" href="classUART__v1__0__S00__AXI_1_1arch__imp.html#ac00102850623a2fb02531f06a51c6401">PROCESS_16</a>&#160;</td><td class="memItemRight" valign="bottom"><b> ( <b><span class="vhdlchar">slv_reg0</span><span class="vhdlchar"> </span></b> , <b><span class="vhdlchar">slv_reg1</span><span class="vhdlchar"> </span></b> , <b><span class="vhdlchar">uart_status_reg</span><span class="vhdlchar"> </span></b> , <b><span class="vhdlchar">slv_reg3_out</span><span class="vhdlchar"> </span></b> , <b><span class="vhdlchar">slv_reg4</span><span class="vhdlchar"> </span></b> , <b><span class="vhdlchar">slv_reg5</span><span class="vhdlchar"> </span></b> , <b><span class="vhdlchar">slv_reg6</span><span class="vhdlchar"> </span></b> , <b><span class="vhdlchar">slv_reg7_out</span><span class="vhdlchar"> </span></b> , <b><span class="vhdlchar">axi_araddr</span><span class="vhdlchar"> </span></b> , <b><span class="vhdlchar">S_AXI_ARESETN</span><span class="vhdlchar"> </span></b> , <b><span class="vhdlchar">slv_reg_rden</span><span class="vhdlchar"> </span></b> )</b></td></tr>
<tr class="memitem:a6b83b9626c3e03102e58d7d89aad43eb"><td class="memItemLeft" align="right" valign="top"><a id="a6b83b9626c3e03102e58d7d89aad43eb"></a>
<a class="el" href="classUART__v1__0__S00__AXI_1_1arch__imp.html#a6b83b9626c3e03102e58d7d89aad43eb">PROCESS_17</a>&#160;</td><td class="memItemRight" valign="bottom"><b> ( <b><span class="vhdlchar">S_AXI_ACLK</span><span class="vhdlchar"> </span></b> )</b></td></tr>
<tr class="memitem:a1c2628d089a3915505bce1cba131c80a"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classUART__v1__0__S00__AXI_1_1arch__imp.html#a1c2628d089a3915505bce1cba131c80a">status_reg_sampling</a>&#160;</td><td class="memItemRight" valign="bottom"><b> ( <b><span class="vhdlchar">S_AXI_ACLK</span><span class="vhdlchar"> </span></b> , <b><span class="vhdlchar">uart_status_reg</span><span class="vhdlchar"> </span></b> )</b></td></tr>
<tr class="memdesc:a1c2628d089a3915505bce1cba131c80a"><td class="mdescLeft">&#160;</td><td class="mdescRight">Campiona i segnali di cui si vuole verificare la generazione di un interrupt.  <a href="#a1c2628d089a3915505bce1cba131c80a"></a><br /></td></tr>
<tr class="memitem:a5449c5c114aa406ec50242ff099946a4"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classUART__v1__0__S00__AXI_1_1arch__imp.html#a5449c5c114aa406ec50242ff099946a4">intr_pending</a>&#160;</td><td class="memItemRight" valign="bottom"><b> ( <b><span class="vhdlchar">S_AXI_ACLK</span><span class="vhdlchar"> </span></b> , <b><span class="vhdlchar">change_detected</span><span class="vhdlchar"> </span></b> , <b><b><a class="el" href="classUART__v1__0__S00__AXI_1_1arch__imp.html#a65e0e54a6d565935dd24ce96dbbce53a">ack_intr</a></b> <span class="vhdlchar"> </span></b> , <b><b><a class="el" href="classUART__v1__0__S00__AXI_1_1arch__imp.html#a95f416160863ad569dbb9fa2956c526d">pending_intr_tmp</a></b> <span class="vhdlchar"> </span></b> , <b><b><a class="el" href="classUART__v1__0__S00__AXI_1_1arch__imp.html#a8b1599924c5da95abaa3e673fc0d2cb7">changed_bits</a></b> <span class="vhdlchar"> </span></b> )</b></td></tr>
<tr class="memdesc:a5449c5c114aa406ec50242ff099946a4"><td class="mdescLeft">&#160;</td><td class="mdescRight">Gestisce il registro pending.  <a href="#a5449c5c114aa406ec50242ff099946a4"></a><br /></td></tr>
<tr class="memitem:ad49f0dfc577739899b90a7243c22a1cd"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classUART__v1__0__S00__AXI_1_1arch__imp.html#ad49f0dfc577739899b90a7243c22a1cd">inst_irq</a>&#160;</td><td class="memItemRight" valign="bottom"><b> ( <b><span class="vhdlchar">S_AXI_ACLK</span><span class="vhdlchar"> </span></b> , <b><b><a class="el" href="classUART__v1__0__S00__AXI_1_1arch__imp.html#a5595ca2e548ef1d12b7fa2bac3e2aa00">pending_intr</a></b> <span class="vhdlchar"> </span></b> , <b><span class="vhdlchar">global_intr</span><span class="vhdlchar"> </span></b> )</b></td></tr>
<tr class="memdesc:ad49f0dfc577739899b90a7243c22a1cd"><td class="mdescLeft">&#160;</td><td class="mdescRight">Disabilita l' interrupt nel caso di reset del bus e tiene alto il segnale di interrupt finchè rimane pendente.  <a href="#ad49f0dfc577739899b90a7243c22a1cd"></a><br /></td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="Components"></a>
Components</h2></td></tr>
 <tr class="memitem:a6f88b8988ee3bab3eaaa301212c7f804"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classUART__v1__0__S00__AXI_1_1arch__imp.html#a6f88b8988ee3bab3eaaa301212c7f804">UART</a>&#160;</td><td class="memItemRight" valign="bottom">  <b></b>  <em><a class="el" href="structUART.html">&lt;Entity UART&gt; </a></em></td></tr>
<tr class="memdesc:a6f88b8988ee3bab3eaaa301212c7f804"><td class="mdescLeft">&#160;</td><td class="mdescRight"><a class="el" href="structUART.html" title="Stuttura che astrae un device UART in kernel-mode. Contiene ciò che è necessario al funzionamento del...">UART</a>.  <a href="#a6f88b8988ee3bab3eaaa301212c7f804"></a><br /></td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="Constants"></a>
Constants</h2></td></tr>
 <tr class="memitem:a92f00d1b43f901f1bf5684d1e79aab84"><td class="memItemLeft" align="right" valign="top"><a id="a92f00d1b43f901f1bf5684d1e79aab84"></a>
<a class="el" href="classUART__v1__0__S00__AXI_1_1arch__imp.html#a92f00d1b43f901f1bf5684d1e79aab84">ADDR_LSB</a> &#160;</td><td class="memItemRight" valign="bottom"><b><span class="vhdlchar">integer</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">:</span><span class="vhdlchar">=</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">C_S_AXI_DATA_WIDTH</span><span class="vhdlchar">/</span><span class="vhdlchar"> </span> <span class="vhdldigit">32</span> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span><span class="vhdlchar">+</span><span class="vhdlchar"> </span> <span class="vhdldigit">1</span> <span class="vhdlchar"> </span></b></td></tr>
<tr class="memitem:a913a8d777fcc731ba920264a143ec91f"><td class="memItemLeft" align="right" valign="top"><a id="a913a8d777fcc731ba920264a143ec91f"></a>
<a class="el" href="classUART__v1__0__S00__AXI_1_1arch__imp.html#a913a8d777fcc731ba920264a143ec91f">OPT_MEM_ADDR_BITS</a> &#160;</td><td class="memItemRight" valign="bottom"><b><span class="vhdlchar">integer</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">:</span><span class="vhdlchar">=</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">2</span> <span class="vhdlchar"> </span></b></td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="Signals"></a>
Signals</h2></td></tr>
 <tr class="memitem:ac022af52d7126cf515130cdd10e089fc"><td class="memItemLeft" align="right" valign="top"><a id="ac022af52d7126cf515130cdd10e089fc"></a>
<a class="el" href="classUART__v1__0__S00__AXI_1_1arch__imp.html#ac022af52d7126cf515130cdd10e089fc">axi_awaddr</a> &#160;</td><td class="memItemRight" valign="bottom"><b><span class="vhdlchar">std_logic_vector</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">C_S_AXI_ADDR_WIDTH</span><span class="vhdlchar">-</span><span class="vhdlchar"> </span> <span class="vhdldigit">1</span> <span class="vhdlchar"> </span><span class="vhdlchar">downto</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memitem:abe920675e5bffe2b708237782acd713d"><td class="memItemLeft" align="right" valign="top"><a id="abe920675e5bffe2b708237782acd713d"></a>
<a class="el" href="classUART__v1__0__S00__AXI_1_1arch__imp.html#abe920675e5bffe2b708237782acd713d">axi_awready</a> &#160;</td><td class="memItemRight" valign="bottom"><b><span class="vhdlchar">std_logic</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memitem:a65364960779319dfc2c67e7d943d0499"><td class="memItemLeft" align="right" valign="top"><a id="a65364960779319dfc2c67e7d943d0499"></a>
<a class="el" href="classUART__v1__0__S00__AXI_1_1arch__imp.html#a65364960779319dfc2c67e7d943d0499">axi_wready</a> &#160;</td><td class="memItemRight" valign="bottom"><b><span class="vhdlchar">std_logic</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memitem:ae5e5ea90e34af927db9507875d261a1a"><td class="memItemLeft" align="right" valign="top"><a id="ae5e5ea90e34af927db9507875d261a1a"></a>
<a class="el" href="classUART__v1__0__S00__AXI_1_1arch__imp.html#ae5e5ea90e34af927db9507875d261a1a">axi_bresp</a> &#160;</td><td class="memItemRight" valign="bottom"><b><span class="vhdlchar">std_logic_vector</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">1</span> <span class="vhdlchar"> </span><span class="vhdlchar">downto</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memitem:af832611b20471b9b894f1c7b2a610c42"><td class="memItemLeft" align="right" valign="top"><a id="af832611b20471b9b894f1c7b2a610c42"></a>
<a class="el" href="classUART__v1__0__S00__AXI_1_1arch__imp.html#af832611b20471b9b894f1c7b2a610c42">axi_bvalid</a> &#160;</td><td class="memItemRight" valign="bottom"><b><span class="vhdlchar">std_logic</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memitem:a7021e05b2835d54b416f8f625294c281"><td class="memItemLeft" align="right" valign="top"><a id="a7021e05b2835d54b416f8f625294c281"></a>
<a class="el" href="classUART__v1__0__S00__AXI_1_1arch__imp.html#a7021e05b2835d54b416f8f625294c281">axi_araddr</a> &#160;</td><td class="memItemRight" valign="bottom"><b><span class="vhdlchar">std_logic_vector</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">C_S_AXI_ADDR_WIDTH</span><span class="vhdlchar">-</span><span class="vhdlchar"> </span> <span class="vhdldigit">1</span> <span class="vhdlchar"> </span><span class="vhdlchar">downto</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memitem:a69962da3d056f22a65685a15fdeb4e0f"><td class="memItemLeft" align="right" valign="top"><a id="a69962da3d056f22a65685a15fdeb4e0f"></a>
<a class="el" href="classUART__v1__0__S00__AXI_1_1arch__imp.html#a69962da3d056f22a65685a15fdeb4e0f">axi_arready</a> &#160;</td><td class="memItemRight" valign="bottom"><b><span class="vhdlchar">std_logic</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memitem:a3822d29533f13edfb2a908f59a3081b1"><td class="memItemLeft" align="right" valign="top"><a id="a3822d29533f13edfb2a908f59a3081b1"></a>
<a class="el" href="classUART__v1__0__S00__AXI_1_1arch__imp.html#a3822d29533f13edfb2a908f59a3081b1">axi_rdata</a> &#160;</td><td class="memItemRight" valign="bottom"><b><span class="vhdlchar">std_logic_vector</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">C_S_AXI_DATA_WIDTH</span><span class="vhdlchar">-</span><span class="vhdlchar"> </span> <span class="vhdldigit">1</span> <span class="vhdlchar"> </span><span class="vhdlchar">downto</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memitem:a6baf9b64b80d0ea1576fcafcd288fc59"><td class="memItemLeft" align="right" valign="top"><a id="a6baf9b64b80d0ea1576fcafcd288fc59"></a>
<a class="el" href="classUART__v1__0__S00__AXI_1_1arch__imp.html#a6baf9b64b80d0ea1576fcafcd288fc59">axi_rresp</a> &#160;</td><td class="memItemRight" valign="bottom"><b><span class="vhdlchar">std_logic_vector</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">1</span> <span class="vhdlchar"> </span><span class="vhdlchar">downto</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memitem:ac3dce2b96763a673bcda9c9fb42441c5"><td class="memItemLeft" align="right" valign="top"><a id="ac3dce2b96763a673bcda9c9fb42441c5"></a>
<a class="el" href="classUART__v1__0__S00__AXI_1_1arch__imp.html#ac3dce2b96763a673bcda9c9fb42441c5">axi_rvalid</a> &#160;</td><td class="memItemRight" valign="bottom"><b><span class="vhdlchar">std_logic</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memitem:a52fdf4398e0f6f02e57f0ab80bb67ff4"><td class="memItemLeft" align="right" valign="top"><a id="a52fdf4398e0f6f02e57f0ab80bb67ff4"></a>
<a class="el" href="classUART__v1__0__S00__AXI_1_1arch__imp.html#a52fdf4398e0f6f02e57f0ab80bb67ff4">slv_reg0</a> &#160;</td><td class="memItemRight" valign="bottom"><b><span class="vhdlchar">std_logic_vector</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">C_S_AXI_DATA_WIDTH</span><span class="vhdlchar">-</span><span class="vhdlchar"> </span> <span class="vhdldigit">1</span> <span class="vhdlchar"> </span><span class="vhdlchar">downto</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memitem:ad9e3a15a02164e683bd486c5cd44a926"><td class="memItemLeft" align="right" valign="top"><a id="ad9e3a15a02164e683bd486c5cd44a926"></a>
<a class="el" href="classUART__v1__0__S00__AXI_1_1arch__imp.html#ad9e3a15a02164e683bd486c5cd44a926">slv_reg1</a> &#160;</td><td class="memItemRight" valign="bottom"><b><span class="vhdlchar">std_logic_vector</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">C_S_AXI_DATA_WIDTH</span><span class="vhdlchar">-</span><span class="vhdlchar"> </span> <span class="vhdldigit">1</span> <span class="vhdlchar"> </span><span class="vhdlchar">downto</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memitem:accb647acc7cb43cdd6903d41ec61ad1a"><td class="memItemLeft" align="right" valign="top"><a id="accb647acc7cb43cdd6903d41ec61ad1a"></a>
<a class="el" href="classUART__v1__0__S00__AXI_1_1arch__imp.html#accb647acc7cb43cdd6903d41ec61ad1a">slv_reg2</a> &#160;</td><td class="memItemRight" valign="bottom"><b><span class="vhdlchar">std_logic_vector</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">C_S_AXI_DATA_WIDTH</span><span class="vhdlchar">-</span><span class="vhdlchar"> </span> <span class="vhdldigit">1</span> <span class="vhdlchar"> </span><span class="vhdlchar">downto</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memitem:ac96ceac1866c548c7768285cab3dfcb0"><td class="memItemLeft" align="right" valign="top"><a id="ac96ceac1866c548c7768285cab3dfcb0"></a>
<a class="el" href="classUART__v1__0__S00__AXI_1_1arch__imp.html#ac96ceac1866c548c7768285cab3dfcb0">slv_reg3</a> &#160;</td><td class="memItemRight" valign="bottom"><b><span class="vhdlchar">std_logic_vector</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">C_S_AXI_DATA_WIDTH</span><span class="vhdlchar">-</span><span class="vhdlchar"> </span> <span class="vhdldigit">1</span> <span class="vhdlchar"> </span><span class="vhdlchar">downto</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memitem:a7954068333cb2080454f5c2a23df04bc"><td class="memItemLeft" align="right" valign="top"><a id="a7954068333cb2080454f5c2a23df04bc"></a>
<a class="el" href="classUART__v1__0__S00__AXI_1_1arch__imp.html#a7954068333cb2080454f5c2a23df04bc">slv_reg4</a> &#160;</td><td class="memItemRight" valign="bottom"><b><span class="vhdlchar">std_logic_vector</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">C_S_AXI_DATA_WIDTH</span><span class="vhdlchar">-</span><span class="vhdlchar"> </span> <span class="vhdldigit">1</span> <span class="vhdlchar"> </span><span class="vhdlchar">downto</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memitem:a78a0f35adb9bbf4ce58029b0a283d3aa"><td class="memItemLeft" align="right" valign="top"><a id="a78a0f35adb9bbf4ce58029b0a283d3aa"></a>
<a class="el" href="classUART__v1__0__S00__AXI_1_1arch__imp.html#a78a0f35adb9bbf4ce58029b0a283d3aa">slv_reg5</a> &#160;</td><td class="memItemRight" valign="bottom"><b><span class="vhdlchar">std_logic_vector</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">C_S_AXI_DATA_WIDTH</span><span class="vhdlchar">-</span><span class="vhdlchar"> </span> <span class="vhdldigit">1</span> <span class="vhdlchar"> </span><span class="vhdlchar">downto</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memitem:a05e32066920de1239409166fa6104244"><td class="memItemLeft" align="right" valign="top"><a id="a05e32066920de1239409166fa6104244"></a>
<a class="el" href="classUART__v1__0__S00__AXI_1_1arch__imp.html#a05e32066920de1239409166fa6104244">slv_reg6</a> &#160;</td><td class="memItemRight" valign="bottom"><b><span class="vhdlchar">std_logic_vector</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">C_S_AXI_DATA_WIDTH</span><span class="vhdlchar">-</span><span class="vhdlchar"> </span> <span class="vhdldigit">1</span> <span class="vhdlchar"> </span><span class="vhdlchar">downto</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">:</span><span class="vhdlchar">=</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">others</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">=</span><span class="vhdlchar"> </span><span class="vhdlchar">&gt;</span><span class="vhdlchar"> </span><span class="vhdlchar">'</span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">'</span><span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memitem:a4db081b9cc40923a0e3e18084112aee0"><td class="memItemLeft" align="right" valign="top"><a id="a4db081b9cc40923a0e3e18084112aee0"></a>
<a class="el" href="classUART__v1__0__S00__AXI_1_1arch__imp.html#a4db081b9cc40923a0e3e18084112aee0">slv_reg7</a> &#160;</td><td class="memItemRight" valign="bottom"><b><span class="vhdlchar">std_logic_vector</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">C_S_AXI_DATA_WIDTH</span><span class="vhdlchar">-</span><span class="vhdlchar"> </span> <span class="vhdldigit">1</span> <span class="vhdlchar"> </span><span class="vhdlchar">downto</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memitem:a926db8eeef0238555606fd62a7a560c9"><td class="memItemLeft" align="right" valign="top"><a id="a926db8eeef0238555606fd62a7a560c9"></a>
<a class="el" href="classUART__v1__0__S00__AXI_1_1arch__imp.html#a926db8eeef0238555606fd62a7a560c9">slv_reg_rden</a> &#160;</td><td class="memItemRight" valign="bottom"><b><span class="vhdlchar">std_logic</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memitem:aad4e436bcbbc19fe53c2ec05286f1fd3"><td class="memItemLeft" align="right" valign="top"><a id="aad4e436bcbbc19fe53c2ec05286f1fd3"></a>
<a class="el" href="classUART__v1__0__S00__AXI_1_1arch__imp.html#aad4e436bcbbc19fe53c2ec05286f1fd3">slv_reg_wren</a> &#160;</td><td class="memItemRight" valign="bottom"><b><span class="vhdlchar">std_logic</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memitem:aa3772389d05ea4ed4ef3659c59ecc979"><td class="memItemLeft" align="right" valign="top"><a id="aa3772389d05ea4ed4ef3659c59ecc979"></a>
<a class="el" href="classUART__v1__0__S00__AXI_1_1arch__imp.html#aa3772389d05ea4ed4ef3659c59ecc979">reg_data_out</a> &#160;</td><td class="memItemRight" valign="bottom"><b><span class="vhdlchar">std_logic_vector</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">C_S_AXI_DATA_WIDTH</span><span class="vhdlchar">-</span><span class="vhdlchar"> </span> <span class="vhdldigit">1</span> <span class="vhdlchar"> </span><span class="vhdlchar">downto</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memitem:ac6ee69e440f203370b48953fe931a36c"><td class="memItemLeft" align="right" valign="top"><a id="ac6ee69e440f203370b48953fe931a36c"></a>
<a class="el" href="classUART__v1__0__S00__AXI_1_1arch__imp.html#ac6ee69e440f203370b48953fe931a36c">byte_index</a> &#160;</td><td class="memItemRight" valign="bottom"><b><span class="vhdlchar">integer</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memitem:affd63c0fc94483c7ef4788ed826c6787"><td class="memItemLeft" align="right" valign="top"><a id="affd63c0fc94483c7ef4788ed826c6787"></a>
<a class="el" href="classUART__v1__0__S00__AXI_1_1arch__imp.html#affd63c0fc94483c7ef4788ed826c6787">aw_en</a> &#160;</td><td class="memItemRight" valign="bottom"><b><span class="vhdlchar">std_logic</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memitem:ae6bff283f005481a9507468963509fdf"><td class="memItemLeft" align="right" valign="top"><a id="ae6bff283f005481a9507468963509fdf"></a>
<a class="el" href="classUART__v1__0__S00__AXI_1_1arch__imp.html#ae6bff283f005481a9507468963509fdf">uart_status_reg</a> &#160;</td><td class="memItemRight" valign="bottom"><b><span class="vhdlchar">std_logic_vector</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">C_S_AXI_DATA_WIDTH</span><span class="vhdlchar">-</span><span class="vhdlchar"> </span> <span class="vhdldigit">1</span> <span class="vhdlchar"> </span><span class="vhdlchar">downto</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memitem:a63cb4ce40f5f9029ffb508dd912b9d71"><td class="memItemLeft" align="right" valign="top"><a id="a63cb4ce40f5f9029ffb508dd912b9d71"></a>
<a class="el" href="classUART__v1__0__S00__AXI_1_1arch__imp.html#a63cb4ce40f5f9029ffb508dd912b9d71">slv_reg3_out</a> &#160;</td><td class="memItemRight" valign="bottom"><b><span class="vhdlchar">std_logic_vector</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">C_S_AXI_DATA_WIDTH</span><span class="vhdlchar">-</span><span class="vhdlchar"> </span> <span class="vhdldigit">1</span> <span class="vhdlchar"> </span><span class="vhdlchar">downto</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memitem:a8406f2a62af6b0e3ec60254fb498b3d8"><td class="memItemLeft" align="right" valign="top"><a id="a8406f2a62af6b0e3ec60254fb498b3d8"></a>
<a class="el" href="classUART__v1__0__S00__AXI_1_1arch__imp.html#a8406f2a62af6b0e3ec60254fb498b3d8">slv_reg7_out</a> &#160;</td><td class="memItemRight" valign="bottom"><b><span class="vhdlchar">std_logic_vector</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">C_S_AXI_DATA_WIDTH</span><span class="vhdlchar">-</span><span class="vhdlchar"> </span> <span class="vhdldigit">1</span> <span class="vhdlchar"> </span><span class="vhdlchar">downto</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memitem:aba73547f4eb746eaf78a2fc2684191e3"><td class="memItemLeft" align="right" valign="top"><a id="aba73547f4eb746eaf78a2fc2684191e3"></a>
<a class="el" href="classUART__v1__0__S00__AXI_1_1arch__imp.html#aba73547f4eb746eaf78a2fc2684191e3">reset</a> &#160;</td><td class="memItemRight" valign="bottom"><b><span class="vhdlchar">std_logic</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memitem:a5595ca2e548ef1d12b7fa2bac3e2aa00"><td class="memItemLeft" align="right" valign="top"><a id="a5595ca2e548ef1d12b7fa2bac3e2aa00"></a>
<a class="el" href="classUART__v1__0__S00__AXI_1_1arch__imp.html#a5595ca2e548ef1d12b7fa2bac3e2aa00">pending_intr</a> &#160;</td><td class="memItemRight" valign="bottom"><b><span class="vhdlchar">std_logic_vector</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">1</span> <span class="vhdlchar"> </span><span class="vhdlchar">downto</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memdesc:a5595ca2e548ef1d12b7fa2bac3e2aa00"><td class="mdescLeft">&#160;</td><td class="mdescRight">interruzioni pendenti <br /></td></tr>
<tr class="memitem:a95f416160863ad569dbb9fa2956c526d"><td class="memItemLeft" align="right" valign="top"><a id="a95f416160863ad569dbb9fa2956c526d"></a>
<a class="el" href="classUART__v1__0__S00__AXI_1_1arch__imp.html#a95f416160863ad569dbb9fa2956c526d">pending_intr_tmp</a> &#160;</td><td class="memItemRight" valign="bottom"><b><span class="vhdlchar">std_logic_vector</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">1</span> <span class="vhdlchar"> </span><span class="vhdlchar">downto</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memdesc:a95f416160863ad569dbb9fa2956c526d"><td class="mdescLeft">&#160;</td><td class="mdescRight">delay intr_pending <br /></td></tr>
<tr class="memitem:a8b1599924c5da95abaa3e673fc0d2cb7"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classUART__v1__0__S00__AXI_1_1arch__imp.html#a8b1599924c5da95abaa3e673fc0d2cb7">changed_bits</a> &#160;</td><td class="memItemRight" valign="bottom"><b><span class="vhdlchar">std_logic_vector</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">1</span> <span class="vhdlchar"> </span><span class="vhdlchar">downto</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memitem:adafb67057cd5e8fd269023ea95863c93"><td class="memItemLeft" align="right" valign="top"><a id="adafb67057cd5e8fd269023ea95863c93"></a>
<a class="el" href="classUART__v1__0__S00__AXI_1_1arch__imp.html#adafb67057cd5e8fd269023ea95863c93">tx_busy_falling_detect</a> &#160;</td><td class="memItemRight" valign="bottom"><b><span class="vhdlchar">std_logic</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memdesc:adafb67057cd5e8fd269023ea95863c93"><td class="mdescLeft">&#160;</td><td class="mdescRight">vale 1 quando viene rilevato il falling_edge di tx_busy <br /></td></tr>
<tr class="memitem:a239571f0751574c7cf7980b1c741b756"><td class="memItemLeft" align="right" valign="top"><a id="a239571f0751574c7cf7980b1c741b756"></a>
<a class="el" href="classUART__v1__0__S00__AXI_1_1arch__imp.html#a239571f0751574c7cf7980b1c741b756">rx_rising_detect</a> &#160;</td><td class="memItemRight" valign="bottom"><b><span class="vhdlchar">std_logic</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memdesc:a239571f0751574c7cf7980b1c741b756"><td class="mdescLeft">&#160;</td><td class="mdescRight">alto quando viene rilevato il rising_edge di RDA <br /></td></tr>
<tr class="memitem:a4eb45395b0540886fdf5365b417ff66b"><td class="memItemLeft" align="right" valign="top"><a id="a4eb45395b0540886fdf5365b417ff66b"></a>
<a class="el" href="classUART__v1__0__S00__AXI_1_1arch__imp.html#a4eb45395b0540886fdf5365b417ff66b">last_stage</a> &#160;</td><td class="memItemRight" valign="bottom"><b><span class="vhdlchar">std_logic_vector</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">1</span> <span class="vhdlchar"> </span><span class="vhdlchar">downto</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memitem:a37b7b8f0fba4048d088bd111cc2851dd"><td class="memItemLeft" align="right" valign="top"><a id="a37b7b8f0fba4048d088bd111cc2851dd"></a>
<a class="el" href="classUART__v1__0__S00__AXI_1_1arch__imp.html#a37b7b8f0fba4048d088bd111cc2851dd">current_stage</a> &#160;</td><td class="memItemRight" valign="bottom"><b><span class="vhdlchar">std_logic_vector</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">1</span> <span class="vhdlchar"> </span><span class="vhdlchar">downto</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memitem:aab51abc2eb680c6f972e0d63ab4fc591"><td class="memItemLeft" align="right" valign="top"><a id="aab51abc2eb680c6f972e0d63ab4fc591"></a>
<a class="el" href="classUART__v1__0__S00__AXI_1_1arch__imp.html#aab51abc2eb680c6f972e0d63ab4fc591">change_detected</a> &#160;</td><td class="memItemRight" valign="bottom"><b><span class="vhdlchar">std_logic</span><span class="vhdlchar"> </span></b></td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="Instantiations"></a>
Instantiations</h2></td></tr>
 <tr class="memitem:ac10de3465f1df3e0e99a80a6db750f9f"><td class="memItemLeft" align="right" valign="top"><a id="ac10de3465f1df3e0e99a80a6db750f9f"></a>
<a class="el" href="classUART__v1__0__S00__AXI_1_1arch__imp.html#ac10de3465f1df3e0e99a80a6db750f9f">inst_uart</a>&#160;</td><td class="memItemRight" valign="bottom">  <b>UART</b>  <em><a class="el" href="structUART.html">&lt;Entity UART&gt;</a></em></td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="Aliases"></a>
Aliases</h2></td></tr>
 <tr class="memitem:a653b661ef40f610cbcf0bba644ac034c"><td class="memItemLeft" align="right" valign="top"><a id="a653b661ef40f610cbcf0bba644ac034c"></a>
<a class="el" href="classUART__v1__0__S00__AXI_1_1arch__imp.html#a653b661ef40f610cbcf0bba644ac034c">global_intr</a> &#160;</td><td class="memItemRight" valign="bottom"> <b><b><span class="vhdlchar">std_logic</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">is</span><span class="vhdlchar"> </span><span class="vhdlchar">slv_reg4</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b></b> <b><span class="vhdlchar"> </span></b></td></tr>
<tr class="memitem:a0cfc6c234ce00413175fbbdc0e556f1d"><td class="memItemLeft" align="right" valign="top"><a id="a0cfc6c234ce00413175fbbdc0e556f1d"></a>
<a class="el" href="classUART__v1__0__S00__AXI_1_1arch__imp.html#a0cfc6c234ce00413175fbbdc0e556f1d">intr_mask</a> &#160;</td><td class="memItemRight" valign="bottom"> <b><b><span class="vhdlchar">std_logic_vector</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">1</span> <span class="vhdlchar"> </span><span class="vhdlchar">downto</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">is</span><span class="vhdlchar"> </span><span class="vhdlchar">slv_reg5</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">1</span> <span class="vhdlchar"> </span><span class="vhdlchar">downto</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b></b> <b><span class="vhdlchar"> </span></b></td></tr>
<tr class="memdesc:a0cfc6c234ce00413175fbbdc0e556f1d"><td class="mdescLeft">&#160;</td><td class="mdescRight">enable interruzioni IP CORE <br /></td></tr>
<tr class="memitem:a65e0e54a6d565935dd24ce96dbbce53a"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classUART__v1__0__S00__AXI_1_1arch__imp.html#a65e0e54a6d565935dd24ce96dbbce53a">ack_intr</a> &#160;</td><td class="memItemRight" valign="bottom"> <b><b><span class="vhdlchar">std_logic_vector</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">1</span> <span class="vhdlchar"> </span><span class="vhdlchar">downto</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">is</span><span class="vhdlchar"> </span><span class="vhdlchar">slv_reg7</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">1</span> <span class="vhdlchar"> </span><span class="vhdlchar">downto</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b></b> <b><span class="vhdlchar"> </span></b></td></tr>
</table>
<h2 class="groupheader">Member Function Documentation</h2>
<a id="ad49f0dfc577739899b90a7243c22a1cd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad49f0dfc577739899b90a7243c22a1cd">&#9670;&nbsp;</a></span>inst_irq()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"> <b><span class="vhdlchar"> </span></b> inst_irq</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname"><b><span class="vhdlchar">S_AXI_ACLK</span><span class="vhdlchar"> </span></b> <em></em> , </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname"><b><b><a class="el" href="classUART__v1__0__S00__AXI_1_1arch__imp.html#a5595ca2e548ef1d12b7fa2bac3e2aa00">pending_intr</a></b> <span class="vhdlchar"> </span></b> <em></em> , </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname"><b><span class="vhdlchar">global_intr</span><span class="vhdlchar"> </span></b> <em></em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">Process</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Disabilita l' interrupt nel caso di reset del bus e tiene alto il segnale di interrupt finchè rimane pendente. </p>
<p>Per la descrizione del componente riferirsi alla documentazione dell' intero design </p><dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">S_AXI_ACLK</td><td>clock del bus AXI </td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">pending_intr</td><td>registro che identifica le interruzioni pendenti </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="a5449c5c114aa406ec50242ff099946a4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5449c5c114aa406ec50242ff099946a4">&#9670;&nbsp;</a></span>intr_pending()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"> <b><span class="vhdlchar"> </span></b> intr_pending</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname"><b><span class="vhdlchar">S_AXI_ACLK</span><span class="vhdlchar"> </span></b> <em></em> , </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname"><b><span class="vhdlchar">change_detected</span><span class="vhdlchar"> </span></b> <em></em> , </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname"><b><b><a class="el" href="classUART__v1__0__S00__AXI_1_1arch__imp.html#a65e0e54a6d565935dd24ce96dbbce53a">ack_intr</a></b> <span class="vhdlchar"> </span></b> <em></em> , </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname"><b><b><a class="el" href="classUART__v1__0__S00__AXI_1_1arch__imp.html#a95f416160863ad569dbb9fa2956c526d">pending_intr_tmp</a></b> <span class="vhdlchar"> </span></b> <em></em> , </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname"><b><b><a class="el" href="classUART__v1__0__S00__AXI_1_1arch__imp.html#a8b1599924c5da95abaa3e673fc0d2cb7">changed_bits</a></b> <span class="vhdlchar"> </span></b> <em></em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">Process</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Gestisce il registro pending. </p>
<p>Per la descrizione del componente riferirsi alla documentazione dell' intero design </p><dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">S_AXI_ACLK</td><td>clock del bus AXI </td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">change_detected</td><td>identifica l' avvenimento dell' interruput su un segnale abilitato </td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">ack_intr</td><td>cattura un segnale di ack generato dal driver che gestisce l' eccezione </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="a1c2628d089a3915505bce1cba131c80a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1c2628d089a3915505bce1cba131c80a">&#9670;&nbsp;</a></span>status_reg_sampling()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">status_reg_sampling </td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname"><em>S_AXI_ACLK</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname"><em>uart_status_reg</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Campiona i segnali di cui si vuole verificare la generazione di un interrupt. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">S_AXI_ACLK</td><td>clock del bus AXI </td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">uart_status_reg</td><td>valori del <a class="el" href="structUART.html" title="Stuttura che astrae un device UART in kernel-mode. Contiene ciò che è necessario al funzionamento del...">UART</a> da campionare </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<h2 class="groupheader">Field Documentation</h2>
<a id="a65e0e54a6d565935dd24ce96dbbce53a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a65e0e54a6d565935dd24ce96dbbce53a">&#9670;&nbsp;</a></span>ack_intr</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classUART__v1__0__S00__AXI_1_1arch__imp.html#a65e0e54a6d565935dd24ce96dbbce53a">ack_intr</a> <b><span class="vhdlchar">std_logic_vector</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">1</span> <span class="vhdlchar"> </span><span class="vhdlchar">downto</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">is</span><span class="vhdlchar"> </span><span class="vhdlchar">slv_reg7</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">1</span> <span class="vhdlchar"> </span><span class="vhdlchar">downto</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b> </td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">Alias</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<p>maschera interruzioni rda(1) e tx_busy(0). Mettendo il relativo bit ad uno si abilita la lina di interruzione </p>

</div>
</div>
<a id="a8b1599924c5da95abaa3e673fc0d2cb7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8b1599924c5da95abaa3e673fc0d2cb7">&#9670;&nbsp;</a></span>changed_bits</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classUART__v1__0__S00__AXI_1_1arch__imp.html#a8b1599924c5da95abaa3e673fc0d2cb7">changed_bits</a> <b><span class="vhdlchar">std_logic_vector</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">1</span> <span class="vhdlchar"> </span><span class="vhdlchar">downto</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b> </td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">Signal</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<p>segnale di ack. Il bit 0 da ack all'interuzione della trasmissione, il bit 1 a quello dela ricezione. Logica 1 attiva </p>

</div>
</div>
<a id="a6f88b8988ee3bab3eaaa301212c7f804"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6f88b8988ee3bab3eaaa301212c7f804">&#9670;&nbsp;</a></span>UART</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classUART__v1__0__S00__AXI_1_1arch__imp.html#a6f88b8988ee3bab3eaaa301212c7f804">UART</a> <b><span class="vhdlchar"> </span></b> </td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">Component</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p><a class="el" href="structUART.html" title="Stuttura che astrae un device UART in kernel-mode. Contiene ciò che è necessario al funzionamento del...">UART</a>. </p>
<p>componente contenente un ricevitore e un trasmettitore che implementano il protocollo <a class="el" href="structUART.html" title="Stuttura che astrae un device UART in kernel-mode. Contiene ciò che è necessario al funzionamento del...">UART</a>. Consulatare documentazione esterna. </p>

</div>
</div>
<hr/>The documentation for this class was generated from the following file:<ul>
<li>/media/saverio/OS/Users/Saverio/Desktop/SE/git/codici_da_mandare/FPGA/UART/Hardware/UART_1.0/hdl/<a class="el" href="UART__v1__0__S00__AXI_8vhd.html">UART_v1_0_S00_AXI.vhd</a></li>
</ul>
</div><!-- contents -->
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated by &#160;<a href="http://www.doxygen.org/index.html">
<img class="footer" src="doxygen.png" alt="doxygen"/>
</a> 1.8.13
</small></address>
</body>
</html>
