{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1545203771911 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.0 Build 156 04/24/2013 SJ Web Edition " "Version 13.0.0 Build 156 04/24/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1545203771911 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Dec 19 14:16:11 2018 " "Processing started: Wed Dec 19 14:16:11 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1545203771911 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1545203771911 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off cau4 -c cau4 " "Command: quartus_map --read_settings_files=on --write_settings_files=off cau4 -c cau4" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1545203771912 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1545203772500 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cau4.v 2 2 " "Found 2 design units, including 2 entities, in source file cau4.v" { { "Info" "ISGN_ENTITY_NAME" "1 cau4 " "Found entity 1: cau4" {  } { { "cau4.v" "" { Text "E:/Workspace/GIT/IC-Design/altera-de1/bai10/cau4/cau4.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1545203772560 ""} { "Info" "ISGN_ENTITY_NAME" "2 seg70 " "Found entity 2: seg70" {  } { { "cau4.v" "" { Text "E:/Workspace/GIT/IC-Design/altera-de1/bai10/cau4/cau4.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1545203772560 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1545203772560 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "cau4.v(4) " "Verilog HDL Instantiation warning at cau4.v(4): instance has no name" {  } { { "cau4.v" "" { Text "E:/Workspace/GIT/IC-Design/altera-de1/bai10/cau4/cau4.v" 4 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Quartus II" 0 -1 1545203772561 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "cau4 " "Elaborating entity \"cau4\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1545203772619 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "seg70 seg70:comb_3 " "Elaborating entity \"seg70\" for hierarchy \"seg70:comb_3\"" {  } { { "cau4.v" "comb_3" { Text "E:/Workspace/GIT/IC-Design/altera-de1/bai10/cau4/cau4.v" 4 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1545203772642 ""}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "cau4.v(33) " "Verilog HDL Case Statement warning at cau4.v(33): incomplete case statement has no default case item" {  } { { "cau4.v" "" { Text "E:/Workspace/GIT/IC-Design/altera-de1/bai10/cau4/cau4.v" 33 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Quartus II" 0 -1 1545203772643 "|cau4|seg70:comb_3"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "led0 cau4.v(12) " "Verilog HDL Always Construct warning at cau4.v(12): inferring latch(es) for variable \"led0\", which holds its previous value in one or more paths through the always construct" {  } { { "cau4.v" "" { Text "E:/Workspace/GIT/IC-Design/altera-de1/bai10/cau4/cau4.v" 12 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1545203772643 "|cau4|seg70:comb_3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "led0\[6\] cau4.v(32) " "Inferred latch for \"led0\[6\]\" at cau4.v(32)" {  } { { "cau4.v" "" { Text "E:/Workspace/GIT/IC-Design/altera-de1/bai10/cau4/cau4.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1545203772644 "|cau4|seg70:comb_3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "led0\[5\] cau4.v(32) " "Inferred latch for \"led0\[5\]\" at cau4.v(32)" {  } { { "cau4.v" "" { Text "E:/Workspace/GIT/IC-Design/altera-de1/bai10/cau4/cau4.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1545203772644 "|cau4|seg70:comb_3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "led0\[4\] cau4.v(32) " "Inferred latch for \"led0\[4\]\" at cau4.v(32)" {  } { { "cau4.v" "" { Text "E:/Workspace/GIT/IC-Design/altera-de1/bai10/cau4/cau4.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1545203772644 "|cau4|seg70:comb_3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "led0\[3\] cau4.v(32) " "Inferred latch for \"led0\[3\]\" at cau4.v(32)" {  } { { "cau4.v" "" { Text "E:/Workspace/GIT/IC-Design/altera-de1/bai10/cau4/cau4.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1545203772644 "|cau4|seg70:comb_3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "led0\[2\] cau4.v(32) " "Inferred latch for \"led0\[2\]\" at cau4.v(32)" {  } { { "cau4.v" "" { Text "E:/Workspace/GIT/IC-Design/altera-de1/bai10/cau4/cau4.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1545203772645 "|cau4|seg70:comb_3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "led0\[1\] cau4.v(32) " "Inferred latch for \"led0\[1\]\" at cau4.v(32)" {  } { { "cau4.v" "" { Text "E:/Workspace/GIT/IC-Design/altera-de1/bai10/cau4/cau4.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1545203772645 "|cau4|seg70:comb_3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "led0\[0\] cau4.v(32) " "Inferred latch for \"led0\[0\]\" at cau4.v(32)" {  } { { "cau4.v" "" { Text "E:/Workspace/GIT/IC-Design/altera-de1/bai10/cau4/cau4.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1545203772645 "|cau4|seg70:comb_3"}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "seg70:comb_3\|led0\[6\] " "Latch seg70:comb_3\|led0\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SW\[2\] " "Ports D and ENA on the latch are fed by the same signal SW\[2\]" {  } { { "cau4.v" "" { Text "E:/Workspace/GIT/IC-Design/altera-de1/bai10/cau4/cau4.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1545203773025 ""}  } { { "cau4.v" "" { Text "E:/Workspace/GIT/IC-Design/altera-de1/bai10/cau4/cau4.v" 32 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1545203773025 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "seg70:comb_3\|led0\[5\] " "Latch seg70:comb_3\|led0\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SW\[1\] " "Ports D and ENA on the latch are fed by the same signal SW\[1\]" {  } { { "cau4.v" "" { Text "E:/Workspace/GIT/IC-Design/altera-de1/bai10/cau4/cau4.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1545203773025 ""}  } { { "cau4.v" "" { Text "E:/Workspace/GIT/IC-Design/altera-de1/bai10/cau4/cau4.v" 32 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1545203773025 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "seg70:comb_3\|led0\[4\] " "Latch seg70:comb_3\|led0\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SW\[1\] " "Ports D and ENA on the latch are fed by the same signal SW\[1\]" {  } { { "cau4.v" "" { Text "E:/Workspace/GIT/IC-Design/altera-de1/bai10/cau4/cau4.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1545203773025 ""}  } { { "cau4.v" "" { Text "E:/Workspace/GIT/IC-Design/altera-de1/bai10/cau4/cau4.v" 32 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1545203773025 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "seg70:comb_3\|led0\[3\] " "Latch seg70:comb_3\|led0\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SW\[1\] " "Ports D and ENA on the latch are fed by the same signal SW\[1\]" {  } { { "cau4.v" "" { Text "E:/Workspace/GIT/IC-Design/altera-de1/bai10/cau4/cau4.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1545203773025 ""}  } { { "cau4.v" "" { Text "E:/Workspace/GIT/IC-Design/altera-de1/bai10/cau4/cau4.v" 32 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1545203773025 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "seg70:comb_3\|led0\[2\] " "Latch seg70:comb_3\|led0\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SW\[1\] " "Ports D and ENA on the latch are fed by the same signal SW\[1\]" {  } { { "cau4.v" "" { Text "E:/Workspace/GIT/IC-Design/altera-de1/bai10/cau4/cau4.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1545203773025 ""}  } { { "cau4.v" "" { Text "E:/Workspace/GIT/IC-Design/altera-de1/bai10/cau4/cau4.v" 32 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1545203773025 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "seg70:comb_3\|led0\[1\] " "Latch seg70:comb_3\|led0\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SW\[1\] " "Ports D and ENA on the latch are fed by the same signal SW\[1\]" {  } { { "cau4.v" "" { Text "E:/Workspace/GIT/IC-Design/altera-de1/bai10/cau4/cau4.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1545203773026 ""}  } { { "cau4.v" "" { Text "E:/Workspace/GIT/IC-Design/altera-de1/bai10/cau4/cau4.v" 32 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1545203773026 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "seg70:comb_3\|led0\[0\] " "Latch seg70:comb_3\|led0\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SW\[1\] " "Ports D and ENA on the latch are fed by the same signal SW\[1\]" {  } { { "cau4.v" "" { Text "E:/Workspace/GIT/IC-Design/altera-de1/bai10/cau4/cau4.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1545203773026 ""}  } { { "cau4.v" "" { Text "E:/Workspace/GIT/IC-Design/altera-de1/bai10/cau4/cau4.v" 32 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1545203773026 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "seg70:comb_3\|led0\[6\] " "LATCH primitive \"seg70:comb_3\|led0\[6\]\" is permanently enabled" {  } { { "cau4.v" "" { Text "E:/Workspace/GIT/IC-Design/altera-de1/bai10/cau4/cau4.v" 32 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1545203773029 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "seg70:comb_3\|led0\[5\] " "LATCH primitive \"seg70:comb_3\|led0\[5\]\" is permanently enabled" {  } { { "cau4.v" "" { Text "E:/Workspace/GIT/IC-Design/altera-de1/bai10/cau4/cau4.v" 32 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1545203773029 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "seg70:comb_3\|led0\[4\] " "LATCH primitive \"seg70:comb_3\|led0\[4\]\" is permanently enabled" {  } { { "cau4.v" "" { Text "E:/Workspace/GIT/IC-Design/altera-de1/bai10/cau4/cau4.v" 32 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1545203773029 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "seg70:comb_3\|led0\[3\] " "LATCH primitive \"seg70:comb_3\|led0\[3\]\" is permanently enabled" {  } { { "cau4.v" "" { Text "E:/Workspace/GIT/IC-Design/altera-de1/bai10/cau4/cau4.v" 32 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1545203773029 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "seg70:comb_3\|led0\[2\] " "LATCH primitive \"seg70:comb_3\|led0\[2\]\" is permanently enabled" {  } { { "cau4.v" "" { Text "E:/Workspace/GIT/IC-Design/altera-de1/bai10/cau4/cau4.v" 32 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1545203773029 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "seg70:comb_3\|led0\[1\] " "LATCH primitive \"seg70:comb_3\|led0\[1\]\" is permanently enabled" {  } { { "cau4.v" "" { Text "E:/Workspace/GIT/IC-Design/altera-de1/bai10/cau4/cau4.v" 32 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1545203773029 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "seg70:comb_3\|led0\[0\] " "LATCH primitive \"seg70:comb_3\|led0\[0\]\" is permanently enabled" {  } { { "cau4.v" "" { Text "E:/Workspace/GIT/IC-Design/altera-de1/bai10/cau4/cau4.v" 32 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1545203773029 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[6\] VCC " "Pin \"HEX1\[6\]\" is stuck at VCC" {  } { { "cau4.v" "" { Text "E:/Workspace/GIT/IC-Design/altera-de1/bai10/cau4/cau4.v" 3 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1545203773053 "|cau4|HEX1[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[5\] VCC " "Pin \"HEX1\[5\]\" is stuck at VCC" {  } { { "cau4.v" "" { Text "E:/Workspace/GIT/IC-Design/altera-de1/bai10/cau4/cau4.v" 3 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1545203773053 "|cau4|HEX1[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[4\] VCC " "Pin \"HEX1\[4\]\" is stuck at VCC" {  } { { "cau4.v" "" { Text "E:/Workspace/GIT/IC-Design/altera-de1/bai10/cau4/cau4.v" 3 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1545203773053 "|cau4|HEX1[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[3\] VCC " "Pin \"HEX1\[3\]\" is stuck at VCC" {  } { { "cau4.v" "" { Text "E:/Workspace/GIT/IC-Design/altera-de1/bai10/cau4/cau4.v" 3 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1545203773053 "|cau4|HEX1[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[0\] VCC " "Pin \"HEX1\[0\]\" is stuck at VCC" {  } { { "cau4.v" "" { Text "E:/Workspace/GIT/IC-Design/altera-de1/bai10/cau4/cau4.v" 3 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1545203773053 "|cau4|HEX1[0]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1545203773053 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1545203773361 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1545203773361 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "26 " "Implemented 26 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "4 " "Implemented 4 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1545203773433 ""} { "Info" "ICUT_CUT_TM_OPINS" "14 " "Implemented 14 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1545203773433 ""} { "Info" "ICUT_CUT_TM_LCELLS" "8 " "Implemented 8 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1545203773433 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1545203773433 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 31 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 31 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4624 " "Peak virtual memory: 4624 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1545203773548 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Dec 19 14:16:13 2018 " "Processing ended: Wed Dec 19 14:16:13 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1545203773548 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1545203773548 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1545203773548 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1545203773548 ""}
