// Seed: 201211968
module module_0 (
    input supply0 id_0,
    input wire id_1,
    input wor id_2,
    input wor id_3,
    input tri0 id_4
    , id_15,
    output tri1 id_5,
    input tri0 id_6,
    output wire id_7,
    output supply0 id_8,
    input supply1 id_9
    , id_16,
    input tri id_10,
    input supply1 id_11,
    input wor id_12,
    output tri id_13
);
  wire id_17;
endmodule
module module_1 (
    input  wire id_0,
    output wor  id_1,
    input  wire id_2
);
  id_4(
      .id_0(), .id_1(id_2)
  );
  wire id_5;
  wire id_6;
  module_0(
      id_2, id_0, id_2, id_0, id_0, id_1, id_2, id_1, id_1, id_0, id_0, id_0, id_2, id_1
  );
endmodule
