

================================================================
== Vitis HLS Report for 'SMM_CIF_0_1_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2'
================================================================
* Date:           Mon Oct 28 14:09:46 2024

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        SMM_CIF_0_1
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+-----------+------------+
    |  Clock |  Target  | Estimated | Uncertainty|
    +--------+----------+-----------+------------+
    |ap_clk  |  10.00 ns|  10.154 ns|     2.70 ns|
    +--------+----------+-----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+------+------+---------+
    |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline|
    |   min   |   max   |    min    |    max    |  min |  max |   Type  |
    +---------+---------+-----------+-----------+------+------+---------+
    |     2412|     2412|  24.491 us|  24.491 us|  2412|  2412|       no|
    +---------+---------+-----------+-----------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                                     |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |              Loop Name              |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_104_1_VITIS_LOOP_105_2  |     2410|     2410|        12|          1|          1|  2400|       yes|
        +-------------------------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 12


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 12
* Pipeline : 1
  Pipeline-0 : II = 1, D = 12, States = { 1 2 3 4 5 6 7 8 9 10 11 12 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 10.1>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%j = alloca i32 1" [fixed_point_stream_convolution.cpp:105]   --->   Operation 15 'alloca' 'j' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%i_2 = alloca i32 1" [fixed_point_stream_convolution.cpp:104]   --->   Operation 16 'alloca' 'i_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%indvar_flatten = alloca i32 1"   --->   Operation 17 'alloca' 'indvar_flatten' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B, i64 666, i64 25, i64 18446744073709551615"   --->   Operation 18 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_10, i64 666, i64 25, i64 18446744073709551615"   --->   Operation 19 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_11, i64 666, i64 25, i64 18446744073709551615"   --->   Operation 20 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_12, i64 666, i64 25, i64 18446744073709551615"   --->   Operation 21 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_13, i64 666, i64 25, i64 18446744073709551615"   --->   Operation 22 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_14, i64 666, i64 25, i64 18446744073709551615"   --->   Operation 23 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_15, i64 666, i64 25, i64 18446744073709551615"   --->   Operation 24 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_16, i64 666, i64 25, i64 18446744073709551615"   --->   Operation 25 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_17, i64 666, i64 25, i64 18446744073709551615"   --->   Operation 26 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_18, i64 666, i64 25, i64 18446744073709551615"   --->   Operation 27 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_10, i64 666, i64 25, i64 18446744073709551615"   --->   Operation 28 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_11, i64 666, i64 25, i64 18446744073709551615"   --->   Operation 29 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_12, i64 666, i64 25, i64 18446744073709551615"   --->   Operation 30 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_13, i64 666, i64 25, i64 18446744073709551615"   --->   Operation 31 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_14, i64 666, i64 25, i64 18446744073709551615"   --->   Operation 32 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_15, i64 666, i64 25, i64 18446744073709551615"   --->   Operation 33 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_16, i64 666, i64 25, i64 18446744073709551615"   --->   Operation 34 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_17, i64 666, i64 25, i64 18446744073709551615"   --->   Operation 35 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_18, i64 666, i64 25, i64 18446744073709551615"   --->   Operation 36 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_19, i64 666, i64 25, i64 18446744073709551615"   --->   Operation 37 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_20, i64 666, i64 25, i64 18446744073709551615"   --->   Operation 38 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_21, i64 666, i64 25, i64 18446744073709551615"   --->   Operation 39 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_22, i64 666, i64 25, i64 18446744073709551615"   --->   Operation 40 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_23, i64 666, i64 25, i64 18446744073709551615"   --->   Operation 41 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_24, i64 666, i64 25, i64 18446744073709551615"   --->   Operation 42 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %out_stream, void @empty_5, i32 0, i32 0, void @empty_2, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1, i32 4294967295, i32 0"   --->   Operation 43 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %in_stream_a, void @empty_5, i32 0, i32 0, void @empty_2, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1, i32 4294967295, i32 0"   --->   Operation 44 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "%mul_ln101_1_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %mul_ln101_1"   --->   Operation 45 'read' 'mul_ln101_1_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "%tmp = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %empty"   --->   Operation 46 'read' 'tmp' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 47 [1/1] (0.00ns)   --->   "%sub_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %sub"   --->   Operation 47 'read' 'sub_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 48 [1/1] (0.00ns)   --->   "%sub47_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %sub47"   --->   Operation 48 'read' 'sub47_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 49 [1/1] (1.58ns)   --->   "%store_ln0 = store i12 0, i12 %indvar_flatten"   --->   Operation 49 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 50 [1/1] (1.58ns)   --->   "%store_ln104 = store i6 0, i6 %i_2" [fixed_point_stream_convolution.cpp:104]   --->   Operation 50 'store' 'store_ln104' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 51 [1/1] (1.58ns)   --->   "%store_ln105 = store i7 0, i7 %j" [fixed_point_stream_convolution.cpp:105]   --->   Operation 51 'store' 'store_ln105' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 52 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.body34"   --->   Operation 52 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 53 [1/1] (0.00ns)   --->   "%indvar_flatten_load = load i12 %indvar_flatten" [fixed_point_stream_convolution.cpp:104]   --->   Operation 53 'load' 'indvar_flatten_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 54 [1/1] (1.54ns)   --->   "%icmp_ln104 = icmp_eq  i12 %indvar_flatten_load, i12 2400" [fixed_point_stream_convolution.cpp:104]   --->   Operation 54 'icmp' 'icmp_ln104' <Predicate = true> <Delay = 1.54> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 55 [1/1] (1.54ns)   --->   "%add_ln104_1 = add i12 %indvar_flatten_load, i12 1" [fixed_point_stream_convolution.cpp:104]   --->   Operation 55 'add' 'add_ln104_1' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 56 [1/1] (0.00ns)   --->   "%br_ln104 = br i1 %icmp_ln104, void %for.inc58, void %if.end187.loopexit.exitStub" [fixed_point_stream_convolution.cpp:104]   --->   Operation 56 'br' 'br_ln104' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 57 [1/1] (0.00ns)   --->   "%j_load = load i7 %j" [fixed_point_stream_convolution.cpp:105]   --->   Operation 57 'load' 'j_load' <Predicate = (!icmp_ln104)> <Delay = 0.00>
ST_1 : Operation 58 [1/1] (0.00ns)   --->   "%i_2_load = load i6 %i_2" [fixed_point_stream_convolution.cpp:104]   --->   Operation 58 'load' 'i_2_load' <Predicate = (!icmp_ln104)> <Delay = 0.00>
ST_1 : Operation 59 [1/1] (1.82ns)   --->   "%add_ln104 = add i6 %i_2_load, i6 1" [fixed_point_stream_convolution.cpp:104]   --->   Operation 59 'add' 'add_ln104' <Predicate = (!icmp_ln104)> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 60 [1/1] (1.87ns)   --->   "%icmp_ln105 = icmp_eq  i7 %j_load, i7 75" [fixed_point_stream_convolution.cpp:105]   --->   Operation 60 'icmp' 'icmp_ln105' <Predicate = (!icmp_ln104)> <Delay = 1.87> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 61 [1/1] (0.99ns)   --->   "%select_ln104 = select i1 %icmp_ln105, i7 0, i7 %j_load" [fixed_point_stream_convolution.cpp:104]   --->   Operation 61 'select' 'select_ln104' <Predicate = (!icmp_ln104)> <Delay = 0.99> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 62 [1/1] (1.18ns)   --->   "%select_ln104_1 = select i1 %icmp_ln105, i6 %add_ln104, i6 %i_2_load" [fixed_point_stream_convolution.cpp:104]   --->   Operation 62 'select' 'select_ln104_1' <Predicate = (!icmp_ln104)> <Delay = 1.18> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 63 [1/1] (0.00ns)   --->   "%trunc_ln104 = trunc i6 %select_ln104_1" [fixed_point_stream_convolution.cpp:104]   --->   Operation 63 'trunc' 'trunc_ln104' <Predicate = (!icmp_ln104)> <Delay = 0.00>
ST_1 : Operation 64 [1/1] (0.00ns)   --->   "%zext_ln104 = zext i6 %select_ln104_1" [fixed_point_stream_convolution.cpp:104]   --->   Operation 64 'zext' 'zext_ln104' <Predicate = (!icmp_ln104)> <Delay = 0.00>
ST_1 : Operation 65 [1/1] (2.55ns)   --->   "%cmp45 = icmp_eq  i32 %zext_ln104, i32 %sub_read" [fixed_point_stream_convolution.cpp:104]   --->   Operation 65 'icmp' 'cmp45' <Predicate = (!icmp_ln104)> <Delay = 2.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 66 [1/1] (2.55ns)   --->   "%ult = icmp_ult  i32 %zext_ln104, i32 %tmp" [fixed_point_stream_convolution.cpp:104]   --->   Operation 66 'icmp' 'ult' <Predicate = (!icmp_ln104)> <Delay = 2.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 67 [1/1] (0.00ns) (grouped into LUT with out node or_ln108)   --->   "%rev = xor i1 %ult, i1 1" [fixed_point_stream_convolution.cpp:104]   --->   Operation 67 'xor' 'rev' <Predicate = (!icmp_ln104)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 68 [1/1] (0.00ns)   --->   "%zext_ln105 = zext i7 %select_ln104" [fixed_point_stream_convolution.cpp:105]   --->   Operation 68 'zext' 'zext_ln105' <Predicate = (!icmp_ln104)> <Delay = 0.00>
ST_1 : Operation 69 [11/11] (4.21ns)   --->   "%urem_ln105 = urem i7 %select_ln104, i7 3" [fixed_point_stream_convolution.cpp:105]   --->   Operation 69 'urem' 'urem_ln105' <Predicate = (!icmp_ln104)> <Delay = 4.21> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 10> <II = 1> <Delay = 4.21> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 70 [1/1] (0.00ns)   --->   "%zext_ln105_1 = zext i7 %select_ln104" [fixed_point_stream_convolution.cpp:105]   --->   Operation 70 'zext' 'zext_ln105_1' <Predicate = (!icmp_ln104)> <Delay = 0.00>
ST_1 : Operation 71 [1/1] (4.35ns)   --->   "%mul_ln105 = mul i15 %zext_ln105_1, i15 171" [fixed_point_stream_convolution.cpp:105]   --->   Operation 71 'mul' 'mul_ln105' <Predicate = (!icmp_ln104)> <Delay = 4.35> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 4.35> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 72 [1/1] (0.00ns)   --->   "%trunc_ln = partselect i5 @_ssdm_op_PartSelect.i5.i15.i32.i32, i15 %mul_ln105, i32 9, i32 13" [fixed_point_stream_convolution.cpp:105]   --->   Operation 72 'partselect' 'trunc_ln' <Predicate = (!icmp_ln104)> <Delay = 0.00>
ST_1 : Operation 73 [1/1] (2.55ns)   --->   "%icmp_ln108 = icmp_ult  i32 %zext_ln105, i32 %mul_ln101_1_read" [fixed_point_stream_convolution.cpp:108]   --->   Operation 73 'icmp' 'icmp_ln108' <Predicate = (!icmp_ln104)> <Delay = 2.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 74 [1/1] (0.00ns) (grouped into LUT with out node or_ln108)   --->   "%xor_ln108 = xor i1 %icmp_ln108, i1 1" [fixed_point_stream_convolution.cpp:108]   --->   Operation 74 'xor' 'xor_ln108' <Predicate = (!icmp_ln104)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 75 [1/1] (0.97ns) (out node of the LUT)   --->   "%or_ln108 = or i1 %xor_ln108, i1 %rev" [fixed_point_stream_convolution.cpp:108]   --->   Operation 75 'or' 'or_ln108' <Predicate = (!icmp_ln104)> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 76 [1/1] (0.00ns)   --->   "%br_ln108 = br i1 %or_ln108, void %if.then37, void %if.else51" [fixed_point_stream_convolution.cpp:108]   --->   Operation 76 'br' 'br_ln108' <Predicate = (!icmp_ln104)> <Delay = 0.00>
ST_1 : Operation 77 [1/1] (1.00ns)   --->   "%in_stream_a_read = read i64 @_ssdm_op_Read.axis.volatile.i64P128A, i64 %in_stream_a" [fixed_point_stream_convolution.cpp:109]   --->   Operation 77 'read' 'in_stream_a_read' <Predicate = (!icmp_ln104 & !or_ln108)> <Delay = 1.00> <CoreInst = "axis">   --->   Core 115 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_1 : Operation 78 [1/1] (0.00ns)   --->   "%trunc_ln110 = trunc i64 %in_stream_a_read" [fixed_point_stream_convolution.cpp:110]   --->   Operation 78 'trunc' 'trunc_ln110' <Predicate = (!icmp_ln104 & !or_ln108)> <Delay = 0.00>
ST_1 : Operation 79 [1/1] (0.00ns)   --->   "%br_ln110 = br void %arrayidx426.exit" [fixed_point_stream_convolution.cpp:110]   --->   Operation 79 'br' 'br_ln110' <Predicate = (!icmp_ln104 & !or_ln108 & trunc_ln == 23)> <Delay = 0.00>
ST_1 : Operation 80 [1/1] (0.00ns)   --->   "%br_ln110 = br void %arrayidx426.exit" [fixed_point_stream_convolution.cpp:110]   --->   Operation 80 'br' 'br_ln110' <Predicate = (!icmp_ln104 & !or_ln108 & trunc_ln == 22)> <Delay = 0.00>
ST_1 : Operation 81 [1/1] (0.00ns)   --->   "%br_ln110 = br void %arrayidx426.exit" [fixed_point_stream_convolution.cpp:110]   --->   Operation 81 'br' 'br_ln110' <Predicate = (!icmp_ln104 & !or_ln108 & trunc_ln == 21)> <Delay = 0.00>
ST_1 : Operation 82 [1/1] (0.00ns)   --->   "%br_ln110 = br void %arrayidx426.exit" [fixed_point_stream_convolution.cpp:110]   --->   Operation 82 'br' 'br_ln110' <Predicate = (!icmp_ln104 & !or_ln108 & trunc_ln == 20)> <Delay = 0.00>
ST_1 : Operation 83 [1/1] (0.00ns)   --->   "%br_ln110 = br void %arrayidx426.exit" [fixed_point_stream_convolution.cpp:110]   --->   Operation 83 'br' 'br_ln110' <Predicate = (!icmp_ln104 & !or_ln108 & trunc_ln == 19)> <Delay = 0.00>
ST_1 : Operation 84 [1/1] (0.00ns)   --->   "%br_ln110 = br void %arrayidx426.exit" [fixed_point_stream_convolution.cpp:110]   --->   Operation 84 'br' 'br_ln110' <Predicate = (!icmp_ln104 & !or_ln108 & trunc_ln == 18)> <Delay = 0.00>
ST_1 : Operation 85 [1/1] (0.00ns)   --->   "%br_ln110 = br void %arrayidx426.exit" [fixed_point_stream_convolution.cpp:110]   --->   Operation 85 'br' 'br_ln110' <Predicate = (!icmp_ln104 & !or_ln108 & trunc_ln == 17)> <Delay = 0.00>
ST_1 : Operation 86 [1/1] (0.00ns)   --->   "%br_ln110 = br void %arrayidx426.exit" [fixed_point_stream_convolution.cpp:110]   --->   Operation 86 'br' 'br_ln110' <Predicate = (!icmp_ln104 & !or_ln108 & trunc_ln == 16)> <Delay = 0.00>
ST_1 : Operation 87 [1/1] (0.00ns)   --->   "%br_ln110 = br void %arrayidx426.exit" [fixed_point_stream_convolution.cpp:110]   --->   Operation 87 'br' 'br_ln110' <Predicate = (!icmp_ln104 & !or_ln108 & trunc_ln == 15)> <Delay = 0.00>
ST_1 : Operation 88 [1/1] (0.00ns)   --->   "%br_ln110 = br void %arrayidx426.exit" [fixed_point_stream_convolution.cpp:110]   --->   Operation 88 'br' 'br_ln110' <Predicate = (!icmp_ln104 & !or_ln108 & trunc_ln == 14)> <Delay = 0.00>
ST_1 : Operation 89 [1/1] (0.00ns)   --->   "%br_ln110 = br void %arrayidx426.exit" [fixed_point_stream_convolution.cpp:110]   --->   Operation 89 'br' 'br_ln110' <Predicate = (!icmp_ln104 & !or_ln108 & trunc_ln == 13)> <Delay = 0.00>
ST_1 : Operation 90 [1/1] (0.00ns)   --->   "%br_ln110 = br void %arrayidx426.exit" [fixed_point_stream_convolution.cpp:110]   --->   Operation 90 'br' 'br_ln110' <Predicate = (!icmp_ln104 & !or_ln108 & trunc_ln == 12)> <Delay = 0.00>
ST_1 : Operation 91 [1/1] (0.00ns)   --->   "%br_ln110 = br void %arrayidx426.exit" [fixed_point_stream_convolution.cpp:110]   --->   Operation 91 'br' 'br_ln110' <Predicate = (!icmp_ln104 & !or_ln108 & trunc_ln == 11)> <Delay = 0.00>
ST_1 : Operation 92 [1/1] (0.00ns)   --->   "%br_ln110 = br void %arrayidx426.exit" [fixed_point_stream_convolution.cpp:110]   --->   Operation 92 'br' 'br_ln110' <Predicate = (!icmp_ln104 & !or_ln108 & trunc_ln == 10)> <Delay = 0.00>
ST_1 : Operation 93 [1/1] (0.00ns)   --->   "%br_ln110 = br void %arrayidx426.exit" [fixed_point_stream_convolution.cpp:110]   --->   Operation 93 'br' 'br_ln110' <Predicate = (!icmp_ln104 & !or_ln108 & trunc_ln == 9)> <Delay = 0.00>
ST_1 : Operation 94 [1/1] (0.00ns)   --->   "%br_ln110 = br void %arrayidx426.exit" [fixed_point_stream_convolution.cpp:110]   --->   Operation 94 'br' 'br_ln110' <Predicate = (!icmp_ln104 & !or_ln108 & trunc_ln == 8)> <Delay = 0.00>
ST_1 : Operation 95 [1/1] (0.00ns)   --->   "%br_ln110 = br void %arrayidx426.exit" [fixed_point_stream_convolution.cpp:110]   --->   Operation 95 'br' 'br_ln110' <Predicate = (!icmp_ln104 & !or_ln108 & trunc_ln == 7)> <Delay = 0.00>
ST_1 : Operation 96 [1/1] (0.00ns)   --->   "%br_ln110 = br void %arrayidx426.exit" [fixed_point_stream_convolution.cpp:110]   --->   Operation 96 'br' 'br_ln110' <Predicate = (!icmp_ln104 & !or_ln108 & trunc_ln == 6)> <Delay = 0.00>
ST_1 : Operation 97 [1/1] (0.00ns)   --->   "%br_ln110 = br void %arrayidx426.exit" [fixed_point_stream_convolution.cpp:110]   --->   Operation 97 'br' 'br_ln110' <Predicate = (!icmp_ln104 & !or_ln108 & trunc_ln == 5)> <Delay = 0.00>
ST_1 : Operation 98 [1/1] (0.00ns)   --->   "%br_ln110 = br void %arrayidx426.exit" [fixed_point_stream_convolution.cpp:110]   --->   Operation 98 'br' 'br_ln110' <Predicate = (!icmp_ln104 & !or_ln108 & trunc_ln == 4)> <Delay = 0.00>
ST_1 : Operation 99 [1/1] (0.00ns)   --->   "%br_ln110 = br void %arrayidx426.exit" [fixed_point_stream_convolution.cpp:110]   --->   Operation 99 'br' 'br_ln110' <Predicate = (!icmp_ln104 & !or_ln108 & trunc_ln == 3)> <Delay = 0.00>
ST_1 : Operation 100 [1/1] (0.00ns)   --->   "%br_ln110 = br void %arrayidx426.exit" [fixed_point_stream_convolution.cpp:110]   --->   Operation 100 'br' 'br_ln110' <Predicate = (!icmp_ln104 & !or_ln108 & trunc_ln == 2)> <Delay = 0.00>
ST_1 : Operation 101 [1/1] (0.00ns)   --->   "%br_ln110 = br void %arrayidx426.exit" [fixed_point_stream_convolution.cpp:110]   --->   Operation 101 'br' 'br_ln110' <Predicate = (!icmp_ln104 & !or_ln108 & trunc_ln == 1)> <Delay = 0.00>
ST_1 : Operation 102 [1/1] (0.00ns)   --->   "%br_ln110 = br void %arrayidx426.exit" [fixed_point_stream_convolution.cpp:110]   --->   Operation 102 'br' 'br_ln110' <Predicate = (!icmp_ln104 & !or_ln108 & trunc_ln == 0)> <Delay = 0.00>
ST_1 : Operation 103 [1/1] (0.00ns)   --->   "%br_ln110 = br void %arrayidx426.exit" [fixed_point_stream_convolution.cpp:110]   --->   Operation 103 'br' 'br_ln110' <Predicate = (!icmp_ln104 & !or_ln108 & trunc_ln == 31) | (!icmp_ln104 & !or_ln108 & trunc_ln == 30) | (!icmp_ln104 & !or_ln108 & trunc_ln == 29) | (!icmp_ln104 & !or_ln108 & trunc_ln == 28) | (!icmp_ln104 & !or_ln108 & trunc_ln == 27) | (!icmp_ln104 & !or_ln108 & trunc_ln == 26) | (!icmp_ln104 & !or_ln108 & trunc_ln == 25) | (!icmp_ln104 & !or_ln108 & trunc_ln == 24)> <Delay = 0.00>
ST_1 : Operation 104 [1/1] (1.87ns)   --->   "%add_ln105 = add i7 %select_ln104, i7 1" [fixed_point_stream_convolution.cpp:105]   --->   Operation 104 'add' 'add_ln105' <Predicate = (!icmp_ln104)> <Delay = 1.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 105 [1/1] (1.58ns)   --->   "%store_ln104 = store i12 %add_ln104_1, i12 %indvar_flatten" [fixed_point_stream_convolution.cpp:104]   --->   Operation 105 'store' 'store_ln104' <Predicate = (!icmp_ln104)> <Delay = 1.58>
ST_1 : Operation 106 [1/1] (1.58ns)   --->   "%store_ln104 = store i6 %select_ln104_1, i6 %i_2" [fixed_point_stream_convolution.cpp:104]   --->   Operation 106 'store' 'store_ln104' <Predicate = (!icmp_ln104)> <Delay = 1.58>
ST_1 : Operation 107 [1/1] (1.58ns)   --->   "%store_ln105 = store i7 %add_ln105, i7 %j" [fixed_point_stream_convolution.cpp:105]   --->   Operation 107 'store' 'store_ln105' <Predicate = (!icmp_ln104)> <Delay = 1.58>
ST_1 : Operation 108 [1/1] (0.00ns)   --->   "%br_ln105 = br void %for.body34" [fixed_point_stream_convolution.cpp:105]   --->   Operation 108 'br' 'br_ln105' <Predicate = (!icmp_ln104)> <Delay = 0.00>

State 2 <SV = 1> <Delay = 4.53>
ST_2 : Operation 109 [10/11] (4.21ns)   --->   "%urem_ln105 = urem i7 %select_ln104, i7 3" [fixed_point_stream_convolution.cpp:105]   --->   Operation 109 'urem' 'urem_ln105' <Predicate = true> <Delay = 4.21> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 10> <II = 1> <Delay = 4.21> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 110 [1/1] (1.89ns)   --->   "%switch_ln110 = switch i5 %trunc_ln, void %arrayidx426.case.24, i5 0, void %arrayidx426.case.0, i5 1, void %arrayidx426.case.1, i5 2, void %arrayidx426.case.2, i5 3, void %arrayidx426.case.3, i5 4, void %arrayidx426.case.4, i5 5, void %arrayidx426.case.5, i5 6, void %arrayidx426.case.6, i5 7, void %arrayidx426.case.7, i5 8, void %arrayidx426.case.8, i5 9, void %arrayidx426.case.9, i5 10, void %arrayidx426.case.10, i5 11, void %arrayidx426.case.11, i5 12, void %arrayidx426.case.12, i5 13, void %arrayidx426.case.13, i5 14, void %arrayidx426.case.14, i5 15, void %arrayidx426.case.15, i5 16, void %arrayidx426.case.16, i5 17, void %arrayidx426.case.17, i5 18, void %arrayidx426.case.18, i5 19, void %arrayidx426.case.19, i5 20, void %arrayidx426.case.20, i5 21, void %arrayidx426.case.21, i5 22, void %arrayidx426.case.22, i5 23, void %arrayidx426.case.23" [fixed_point_stream_convolution.cpp:110]   --->   Operation 110 'switch' 'switch_ln110' <Predicate = (!or_ln108)> <Delay = 1.89>
ST_2 : Operation 111 [1/1] (2.55ns)   --->   "%icmp_ln112 = icmp_eq  i32 %zext_ln105, i32 %sub47_read" [fixed_point_stream_convolution.cpp:112]   --->   Operation 111 'icmp' 'icmp_ln112' <Predicate = (!or_ln108)> <Delay = 2.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 112 [1/1] (0.97ns)   --->   "%valOut_last = and i1 %cmp45, i1 %icmp_ln112" [fixed_point_stream_convolution.cpp:112]   --->   Operation 112 'and' 'valOut_last' <Predicate = (!or_ln108)> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 113 [1/1] (0.00ns)   --->   "%p_0 = bitset i64 @_ssdm_op_BitSet.i64.i64.i64.i1, i64 %in_stream_a_read, i64 32, i1 %valOut_last" [fixed_point_stream_convolution.cpp:114]   --->   Operation 113 'bitset' 'p_0' <Predicate = (!or_ln108)> <Delay = 0.00>
ST_2 : Operation 114 [1/1] (1.00ns)   --->   "%write_ln114 = write void @_ssdm_op_Write.axis.volatile.i64P128A, i64 %out_stream, i64 %p_0" [fixed_point_stream_convolution.cpp:114]   --->   Operation 114 'write' 'write_ln114' <Predicate = (!or_ln108)> <Delay = 1.00> <CoreInst = "axis">   --->   Core 115 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_2 : Operation 115 [1/1] (0.00ns)   --->   "%br_ln115 = br void %for.inc" [fixed_point_stream_convolution.cpp:115]   --->   Operation 115 'br' 'br_ln115' <Predicate = (!or_ln108)> <Delay = 0.00>
ST_2 : Operation 116 [1/1] (1.89ns)   --->   "%switch_ln117 = switch i5 %trunc_ln, void %arrayidx565.case.24, i5 0, void %arrayidx565.case.0, i5 1, void %arrayidx565.case.1, i5 2, void %arrayidx565.case.2, i5 3, void %arrayidx565.case.3, i5 4, void %arrayidx565.case.4, i5 5, void %arrayidx565.case.5, i5 6, void %arrayidx565.case.6, i5 7, void %arrayidx565.case.7, i5 8, void %arrayidx565.case.8, i5 9, void %arrayidx565.case.9, i5 10, void %arrayidx565.case.10, i5 11, void %arrayidx565.case.11, i5 12, void %arrayidx565.case.12, i5 13, void %arrayidx565.case.13, i5 14, void %arrayidx565.case.14, i5 15, void %arrayidx565.case.15, i5 16, void %arrayidx565.case.16, i5 17, void %arrayidx565.case.17, i5 18, void %arrayidx565.case.18, i5 19, void %arrayidx565.case.19, i5 20, void %arrayidx565.case.20, i5 21, void %arrayidx565.case.21, i5 22, void %arrayidx565.case.22, i5 23, void %arrayidx565.case.23" [fixed_point_stream_convolution.cpp:117]   --->   Operation 116 'switch' 'switch_ln117' <Predicate = (or_ln108)> <Delay = 1.89>

State 3 <SV = 2> <Delay = 4.21>
ST_3 : Operation 117 [9/11] (4.21ns)   --->   "%urem_ln105 = urem i7 %select_ln104, i7 3" [fixed_point_stream_convolution.cpp:105]   --->   Operation 117 'urem' 'urem_ln105' <Predicate = true> <Delay = 4.21> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 10> <II = 1> <Delay = 4.21> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 4 <SV = 3> <Delay = 4.21>
ST_4 : Operation 118 [8/11] (4.21ns)   --->   "%urem_ln105 = urem i7 %select_ln104, i7 3" [fixed_point_stream_convolution.cpp:105]   --->   Operation 118 'urem' 'urem_ln105' <Predicate = true> <Delay = 4.21> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 10> <II = 1> <Delay = 4.21> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 4.21>
ST_5 : Operation 119 [7/11] (4.21ns)   --->   "%urem_ln105 = urem i7 %select_ln104, i7 3" [fixed_point_stream_convolution.cpp:105]   --->   Operation 119 'urem' 'urem_ln105' <Predicate = true> <Delay = 4.21> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 10> <II = 1> <Delay = 4.21> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 4.21>
ST_6 : Operation 120 [6/11] (4.21ns)   --->   "%urem_ln105 = urem i7 %select_ln104, i7 3" [fixed_point_stream_convolution.cpp:105]   --->   Operation 120 'urem' 'urem_ln105' <Predicate = true> <Delay = 4.21> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 10> <II = 1> <Delay = 4.21> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 7 <SV = 6> <Delay = 4.21>
ST_7 : Operation 121 [5/11] (4.21ns)   --->   "%urem_ln105 = urem i7 %select_ln104, i7 3" [fixed_point_stream_convolution.cpp:105]   --->   Operation 121 'urem' 'urem_ln105' <Predicate = true> <Delay = 4.21> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 10> <II = 1> <Delay = 4.21> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 7> <Delay = 4.21>
ST_8 : Operation 122 [4/11] (4.21ns)   --->   "%urem_ln105 = urem i7 %select_ln104, i7 3" [fixed_point_stream_convolution.cpp:105]   --->   Operation 122 'urem' 'urem_ln105' <Predicate = true> <Delay = 4.21> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 10> <II = 1> <Delay = 4.21> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 9 <SV = 8> <Delay = 4.21>
ST_9 : Operation 123 [3/11] (4.21ns)   --->   "%urem_ln105 = urem i7 %select_ln104, i7 3" [fixed_point_stream_convolution.cpp:105]   --->   Operation 123 'urem' 'urem_ln105' <Predicate = true> <Delay = 4.21> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 10> <II = 1> <Delay = 4.21> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 10 <SV = 9> <Delay = 4.21>
ST_10 : Operation 124 [2/11] (4.21ns)   --->   "%urem_ln105 = urem i7 %select_ln104, i7 3" [fixed_point_stream_convolution.cpp:105]   --->   Operation 124 'urem' 'urem_ln105' <Predicate = true> <Delay = 4.21> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 10> <II = 1> <Delay = 4.21> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 11 <SV = 10> <Delay = 4.21>
ST_11 : Operation 125 [1/11] (4.21ns)   --->   "%urem_ln105 = urem i7 %select_ln104, i7 3" [fixed_point_stream_convolution.cpp:105]   --->   Operation 125 'urem' 'urem_ln105' <Predicate = true> <Delay = 4.21> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 10> <II = 1> <Delay = 4.21> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 126 [1/1] (0.00ns)   --->   "%br_ln117 = br void %arrayidx565.exit" [fixed_point_stream_convolution.cpp:117]   --->   Operation 126 'br' 'br_ln117' <Predicate = (or_ln108 & trunc_ln == 23)> <Delay = 0.00>
ST_11 : Operation 127 [1/1] (0.00ns)   --->   "%br_ln117 = br void %arrayidx565.exit" [fixed_point_stream_convolution.cpp:117]   --->   Operation 127 'br' 'br_ln117' <Predicate = (or_ln108 & trunc_ln == 22)> <Delay = 0.00>
ST_11 : Operation 128 [1/1] (0.00ns)   --->   "%br_ln117 = br void %arrayidx565.exit" [fixed_point_stream_convolution.cpp:117]   --->   Operation 128 'br' 'br_ln117' <Predicate = (or_ln108 & trunc_ln == 21)> <Delay = 0.00>
ST_11 : Operation 129 [1/1] (0.00ns)   --->   "%br_ln117 = br void %arrayidx565.exit" [fixed_point_stream_convolution.cpp:117]   --->   Operation 129 'br' 'br_ln117' <Predicate = (or_ln108 & trunc_ln == 20)> <Delay = 0.00>
ST_11 : Operation 130 [1/1] (0.00ns)   --->   "%br_ln117 = br void %arrayidx565.exit" [fixed_point_stream_convolution.cpp:117]   --->   Operation 130 'br' 'br_ln117' <Predicate = (or_ln108 & trunc_ln == 19)> <Delay = 0.00>
ST_11 : Operation 131 [1/1] (0.00ns)   --->   "%br_ln117 = br void %arrayidx565.exit" [fixed_point_stream_convolution.cpp:117]   --->   Operation 131 'br' 'br_ln117' <Predicate = (or_ln108 & trunc_ln == 18)> <Delay = 0.00>
ST_11 : Operation 132 [1/1] (0.00ns)   --->   "%br_ln117 = br void %arrayidx565.exit" [fixed_point_stream_convolution.cpp:117]   --->   Operation 132 'br' 'br_ln117' <Predicate = (or_ln108 & trunc_ln == 17)> <Delay = 0.00>
ST_11 : Operation 133 [1/1] (0.00ns)   --->   "%br_ln117 = br void %arrayidx565.exit" [fixed_point_stream_convolution.cpp:117]   --->   Operation 133 'br' 'br_ln117' <Predicate = (or_ln108 & trunc_ln == 16)> <Delay = 0.00>
ST_11 : Operation 134 [1/1] (0.00ns)   --->   "%br_ln117 = br void %arrayidx565.exit" [fixed_point_stream_convolution.cpp:117]   --->   Operation 134 'br' 'br_ln117' <Predicate = (or_ln108 & trunc_ln == 15)> <Delay = 0.00>
ST_11 : Operation 135 [1/1] (0.00ns)   --->   "%br_ln117 = br void %arrayidx565.exit" [fixed_point_stream_convolution.cpp:117]   --->   Operation 135 'br' 'br_ln117' <Predicate = (or_ln108 & trunc_ln == 14)> <Delay = 0.00>
ST_11 : Operation 136 [1/1] (0.00ns)   --->   "%br_ln117 = br void %arrayidx565.exit" [fixed_point_stream_convolution.cpp:117]   --->   Operation 136 'br' 'br_ln117' <Predicate = (or_ln108 & trunc_ln == 13)> <Delay = 0.00>
ST_11 : Operation 137 [1/1] (0.00ns)   --->   "%br_ln117 = br void %arrayidx565.exit" [fixed_point_stream_convolution.cpp:117]   --->   Operation 137 'br' 'br_ln117' <Predicate = (or_ln108 & trunc_ln == 12)> <Delay = 0.00>
ST_11 : Operation 138 [1/1] (0.00ns)   --->   "%br_ln117 = br void %arrayidx565.exit" [fixed_point_stream_convolution.cpp:117]   --->   Operation 138 'br' 'br_ln117' <Predicate = (or_ln108 & trunc_ln == 11)> <Delay = 0.00>
ST_11 : Operation 139 [1/1] (0.00ns)   --->   "%br_ln117 = br void %arrayidx565.exit" [fixed_point_stream_convolution.cpp:117]   --->   Operation 139 'br' 'br_ln117' <Predicate = (or_ln108 & trunc_ln == 10)> <Delay = 0.00>
ST_11 : Operation 140 [1/1] (0.00ns)   --->   "%br_ln117 = br void %arrayidx565.exit" [fixed_point_stream_convolution.cpp:117]   --->   Operation 140 'br' 'br_ln117' <Predicate = (or_ln108 & trunc_ln == 9)> <Delay = 0.00>
ST_11 : Operation 141 [1/1] (0.00ns)   --->   "%br_ln117 = br void %arrayidx565.exit" [fixed_point_stream_convolution.cpp:117]   --->   Operation 141 'br' 'br_ln117' <Predicate = (or_ln108 & trunc_ln == 8)> <Delay = 0.00>
ST_11 : Operation 142 [1/1] (0.00ns)   --->   "%br_ln117 = br void %arrayidx565.exit" [fixed_point_stream_convolution.cpp:117]   --->   Operation 142 'br' 'br_ln117' <Predicate = (or_ln108 & trunc_ln == 7)> <Delay = 0.00>
ST_11 : Operation 143 [1/1] (0.00ns)   --->   "%br_ln117 = br void %arrayidx565.exit" [fixed_point_stream_convolution.cpp:117]   --->   Operation 143 'br' 'br_ln117' <Predicate = (or_ln108 & trunc_ln == 6)> <Delay = 0.00>
ST_11 : Operation 144 [1/1] (0.00ns)   --->   "%br_ln117 = br void %arrayidx565.exit" [fixed_point_stream_convolution.cpp:117]   --->   Operation 144 'br' 'br_ln117' <Predicate = (or_ln108 & trunc_ln == 5)> <Delay = 0.00>
ST_11 : Operation 145 [1/1] (0.00ns)   --->   "%br_ln117 = br void %arrayidx565.exit" [fixed_point_stream_convolution.cpp:117]   --->   Operation 145 'br' 'br_ln117' <Predicate = (or_ln108 & trunc_ln == 4)> <Delay = 0.00>
ST_11 : Operation 146 [1/1] (0.00ns)   --->   "%br_ln117 = br void %arrayidx565.exit" [fixed_point_stream_convolution.cpp:117]   --->   Operation 146 'br' 'br_ln117' <Predicate = (or_ln108 & trunc_ln == 3)> <Delay = 0.00>
ST_11 : Operation 147 [1/1] (0.00ns)   --->   "%br_ln117 = br void %arrayidx565.exit" [fixed_point_stream_convolution.cpp:117]   --->   Operation 147 'br' 'br_ln117' <Predicate = (or_ln108 & trunc_ln == 2)> <Delay = 0.00>
ST_11 : Operation 148 [1/1] (0.00ns)   --->   "%br_ln117 = br void %arrayidx565.exit" [fixed_point_stream_convolution.cpp:117]   --->   Operation 148 'br' 'br_ln117' <Predicate = (or_ln108 & trunc_ln == 1)> <Delay = 0.00>
ST_11 : Operation 149 [1/1] (0.00ns)   --->   "%br_ln117 = br void %arrayidx565.exit" [fixed_point_stream_convolution.cpp:117]   --->   Operation 149 'br' 'br_ln117' <Predicate = (or_ln108 & trunc_ln == 0)> <Delay = 0.00>
ST_11 : Operation 150 [1/1] (0.00ns)   --->   "%br_ln117 = br void %arrayidx565.exit" [fixed_point_stream_convolution.cpp:117]   --->   Operation 150 'br' 'br_ln117' <Predicate = (or_ln108 & trunc_ln == 31) | (or_ln108 & trunc_ln == 30) | (or_ln108 & trunc_ln == 29) | (or_ln108 & trunc_ln == 28) | (or_ln108 & trunc_ln == 27) | (or_ln108 & trunc_ln == 26) | (or_ln108 & trunc_ln == 25) | (or_ln108 & trunc_ln == 24)> <Delay = 0.00>
ST_11 : Operation 235 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 235 'ret' 'ret_ln0' <Predicate = (icmp_ln104)> <Delay = 0.00>

State 12 <SV = 11> <Delay = 6.83>
ST_12 : Operation 151 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_104_1_VITIS_LOOP_105_2_str"   --->   Operation 151 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 152 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 2400, i64 2400, i64 2400"   --->   Operation 152 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 153 [1/1] (0.00ns)   --->   "%zext_ln110 = zext i6 %select_ln104_1" [fixed_point_stream_convolution.cpp:110]   --->   Operation 153 'zext' 'zext_ln110' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 154 [1/1] (0.00ns)   --->   "%tmp_2 = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i5.i2, i5 %trunc_ln104, i2 0" [fixed_point_stream_convolution.cpp:110]   --->   Operation 154 'bitconcatenate' 'tmp_2' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 155 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln110 = sub i7 %tmp_2, i7 %zext_ln110" [fixed_point_stream_convolution.cpp:110]   --->   Operation 155 'sub' 'sub_ln110' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.79> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 156 [1/1] (0.00ns)   --->   "%specpipeline_ln107 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_1" [fixed_point_stream_convolution.cpp:107]   --->   Operation 156 'specpipeline' 'specpipeline_ln107' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 157 [1/1] (3.58ns) (root node of TernaryAdder)   --->   "%add_ln110 = add i7 %sub_ln110, i7 %urem_ln105" [fixed_point_stream_convolution.cpp:110]   --->   Operation 157 'add' 'add_ln110' <Predicate = true> <Delay = 3.58> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.79> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 158 [1/1] (0.00ns)   --->   "%zext_ln110_1 = zext i7 %add_ln110" [fixed_point_stream_convolution.cpp:110]   --->   Operation 158 'zext' 'zext_ln110_1' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 159 [1/1] (0.00ns)   --->   "%SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_addr = getelementptr i16 %SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B, i64 0, i64 %zext_ln110_1" [fixed_point_stream_convolution.cpp:110]   --->   Operation 159 'getelementptr' 'SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_addr' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 160 [1/1] (0.00ns)   --->   "%SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_10_addr = getelementptr i16 %SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_10, i64 0, i64 %zext_ln110_1" [fixed_point_stream_convolution.cpp:110]   --->   Operation 160 'getelementptr' 'SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_10_addr' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 161 [1/1] (0.00ns)   --->   "%SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_11_addr = getelementptr i16 %SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_11, i64 0, i64 %zext_ln110_1" [fixed_point_stream_convolution.cpp:110]   --->   Operation 161 'getelementptr' 'SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_11_addr' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 162 [1/1] (0.00ns)   --->   "%SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_12_addr = getelementptr i16 %SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_12, i64 0, i64 %zext_ln110_1" [fixed_point_stream_convolution.cpp:110]   --->   Operation 162 'getelementptr' 'SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_12_addr' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 163 [1/1] (0.00ns)   --->   "%SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_13_addr = getelementptr i16 %SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_13, i64 0, i64 %zext_ln110_1" [fixed_point_stream_convolution.cpp:110]   --->   Operation 163 'getelementptr' 'SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_13_addr' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 164 [1/1] (0.00ns)   --->   "%SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_14_addr = getelementptr i16 %SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_14, i64 0, i64 %zext_ln110_1" [fixed_point_stream_convolution.cpp:110]   --->   Operation 164 'getelementptr' 'SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_14_addr' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 165 [1/1] (0.00ns)   --->   "%SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_15_addr = getelementptr i16 %SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_15, i64 0, i64 %zext_ln110_1" [fixed_point_stream_convolution.cpp:110]   --->   Operation 165 'getelementptr' 'SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_15_addr' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 166 [1/1] (0.00ns)   --->   "%SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_16_addr = getelementptr i16 %SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_16, i64 0, i64 %zext_ln110_1" [fixed_point_stream_convolution.cpp:110]   --->   Operation 166 'getelementptr' 'SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_16_addr' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 167 [1/1] (0.00ns)   --->   "%SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_17_addr = getelementptr i16 %SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_17, i64 0, i64 %zext_ln110_1" [fixed_point_stream_convolution.cpp:110]   --->   Operation 167 'getelementptr' 'SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_17_addr' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 168 [1/1] (0.00ns)   --->   "%SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_18_addr = getelementptr i16 %SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_18, i64 0, i64 %zext_ln110_1" [fixed_point_stream_convolution.cpp:110]   --->   Operation 168 'getelementptr' 'SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_18_addr' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 169 [1/1] (0.00ns)   --->   "%p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_10_addr = getelementptr i16 %p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_10, i64 0, i64 %zext_ln110_1" [fixed_point_stream_convolution.cpp:110]   --->   Operation 169 'getelementptr' 'p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_10_addr' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 170 [1/1] (0.00ns)   --->   "%p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_11_addr = getelementptr i16 %p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_11, i64 0, i64 %zext_ln110_1" [fixed_point_stream_convolution.cpp:110]   --->   Operation 170 'getelementptr' 'p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_11_addr' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 171 [1/1] (0.00ns)   --->   "%p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_12_addr = getelementptr i16 %p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_12, i64 0, i64 %zext_ln110_1" [fixed_point_stream_convolution.cpp:110]   --->   Operation 171 'getelementptr' 'p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_12_addr' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 172 [1/1] (0.00ns)   --->   "%p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_13_addr = getelementptr i16 %p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_13, i64 0, i64 %zext_ln110_1" [fixed_point_stream_convolution.cpp:110]   --->   Operation 172 'getelementptr' 'p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_13_addr' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 173 [1/1] (0.00ns)   --->   "%p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_14_addr = getelementptr i16 %p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_14, i64 0, i64 %zext_ln110_1" [fixed_point_stream_convolution.cpp:110]   --->   Operation 173 'getelementptr' 'p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_14_addr' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 174 [1/1] (0.00ns)   --->   "%SMM_CIF_0_1_hls_stream_AXI_VAL_0_hls_stream_AXI_VAL_0_B = getelementptr i16 %p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_15, i64 0, i64 %zext_ln110_1" [fixed_point_stream_convolution.cpp:110]   --->   Operation 174 'getelementptr' 'SMM_CIF_0_1_hls_stream_AXI_VAL_0_hls_stream_AXI_VAL_0_B' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 175 [1/1] (0.00ns)   --->   "%p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_16_addr = getelementptr i16 %p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_16, i64 0, i64 %zext_ln110_1" [fixed_point_stream_convolution.cpp:110]   --->   Operation 175 'getelementptr' 'p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_16_addr' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 176 [1/1] (0.00ns)   --->   "%p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_17_addr = getelementptr i16 %p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_17, i64 0, i64 %zext_ln110_1" [fixed_point_stream_convolution.cpp:110]   --->   Operation 176 'getelementptr' 'p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_17_addr' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 177 [1/1] (0.00ns)   --->   "%p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_18_addr = getelementptr i16 %p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_18, i64 0, i64 %zext_ln110_1" [fixed_point_stream_convolution.cpp:110]   --->   Operation 177 'getelementptr' 'p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_18_addr' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 178 [1/1] (0.00ns)   --->   "%p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_19_addr = getelementptr i16 %p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_19, i64 0, i64 %zext_ln110_1" [fixed_point_stream_convolution.cpp:110]   --->   Operation 178 'getelementptr' 'p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_19_addr' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 179 [1/1] (0.00ns)   --->   "%p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_20_addr = getelementptr i16 %p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_20, i64 0, i64 %zext_ln110_1" [fixed_point_stream_convolution.cpp:110]   --->   Operation 179 'getelementptr' 'p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_20_addr' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 180 [1/1] (0.00ns)   --->   "%p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_21_addr = getelementptr i16 %p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_21, i64 0, i64 %zext_ln110_1" [fixed_point_stream_convolution.cpp:110]   --->   Operation 180 'getelementptr' 'p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_21_addr' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 181 [1/1] (0.00ns)   --->   "%p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_22_addr = getelementptr i16 %p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_22, i64 0, i64 %zext_ln110_1" [fixed_point_stream_convolution.cpp:110]   --->   Operation 181 'getelementptr' 'p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_22_addr' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 182 [1/1] (0.00ns)   --->   "%p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_23_addr = getelementptr i16 %p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_23, i64 0, i64 %zext_ln110_1" [fixed_point_stream_convolution.cpp:110]   --->   Operation 182 'getelementptr' 'p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_23_addr' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 183 [1/1] (0.00ns)   --->   "%p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_24_addr = getelementptr i16 %p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_24, i64 0, i64 %zext_ln110_1" [fixed_point_stream_convolution.cpp:110]   --->   Operation 183 'getelementptr' 'p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_24_addr' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 184 [1/1] (3.25ns)   --->   "%store_ln110 = store i16 %trunc_ln110, i7 %p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_23_addr" [fixed_point_stream_convolution.cpp:110]   --->   Operation 184 'store' 'store_ln110' <Predicate = (!or_ln108 & trunc_ln == 23)> <Delay = 3.25> <CoreInst = "RAM_S2P_BRAM">   --->   Core 93 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 96> <RAM>
ST_12 : Operation 185 [1/1] (3.25ns)   --->   "%store_ln110 = store i16 %trunc_ln110, i7 %p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_22_addr" [fixed_point_stream_convolution.cpp:110]   --->   Operation 185 'store' 'store_ln110' <Predicate = (!or_ln108 & trunc_ln == 22)> <Delay = 3.25> <CoreInst = "RAM_S2P_BRAM">   --->   Core 93 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 96> <RAM>
ST_12 : Operation 186 [1/1] (3.25ns)   --->   "%store_ln110 = store i16 %trunc_ln110, i7 %p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_21_addr" [fixed_point_stream_convolution.cpp:110]   --->   Operation 186 'store' 'store_ln110' <Predicate = (!or_ln108 & trunc_ln == 21)> <Delay = 3.25> <CoreInst = "RAM_S2P_BRAM">   --->   Core 93 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 96> <RAM>
ST_12 : Operation 187 [1/1] (3.25ns)   --->   "%store_ln110 = store i16 %trunc_ln110, i7 %p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_20_addr" [fixed_point_stream_convolution.cpp:110]   --->   Operation 187 'store' 'store_ln110' <Predicate = (!or_ln108 & trunc_ln == 20)> <Delay = 3.25> <CoreInst = "RAM_S2P_BRAM">   --->   Core 93 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 96> <RAM>
ST_12 : Operation 188 [1/1] (3.25ns)   --->   "%store_ln110 = store i16 %trunc_ln110, i7 %p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_19_addr" [fixed_point_stream_convolution.cpp:110]   --->   Operation 188 'store' 'store_ln110' <Predicate = (!or_ln108 & trunc_ln == 19)> <Delay = 3.25> <CoreInst = "RAM_S2P_BRAM">   --->   Core 93 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 96> <RAM>
ST_12 : Operation 189 [1/1] (3.25ns)   --->   "%store_ln110 = store i16 %trunc_ln110, i7 %p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_18_addr" [fixed_point_stream_convolution.cpp:110]   --->   Operation 189 'store' 'store_ln110' <Predicate = (!or_ln108 & trunc_ln == 18)> <Delay = 3.25> <CoreInst = "RAM_S2P_BRAM">   --->   Core 93 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 96> <RAM>
ST_12 : Operation 190 [1/1] (3.25ns)   --->   "%store_ln110 = store i16 %trunc_ln110, i7 %p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_17_addr" [fixed_point_stream_convolution.cpp:110]   --->   Operation 190 'store' 'store_ln110' <Predicate = (!or_ln108 & trunc_ln == 17)> <Delay = 3.25> <CoreInst = "RAM_S2P_BRAM">   --->   Core 93 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 96> <RAM>
ST_12 : Operation 191 [1/1] (3.25ns)   --->   "%store_ln110 = store i16 %trunc_ln110, i7 %p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_16_addr" [fixed_point_stream_convolution.cpp:110]   --->   Operation 191 'store' 'store_ln110' <Predicate = (!or_ln108 & trunc_ln == 16)> <Delay = 3.25> <CoreInst = "RAM_S2P_BRAM">   --->   Core 93 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 96> <RAM>
ST_12 : Operation 192 [1/1] (3.25ns)   --->   "%store_ln110 = store i16 %trunc_ln110, i7 %SMM_CIF_0_1_hls_stream_AXI_VAL_0_hls_stream_AXI_VAL_0_B" [fixed_point_stream_convolution.cpp:110]   --->   Operation 192 'store' 'store_ln110' <Predicate = (!or_ln108 & trunc_ln == 15)> <Delay = 3.25> <CoreInst = "RAM_S2P_BRAM">   --->   Core 93 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 96> <RAM>
ST_12 : Operation 193 [1/1] (3.25ns)   --->   "%store_ln110 = store i16 %trunc_ln110, i7 %p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_14_addr" [fixed_point_stream_convolution.cpp:110]   --->   Operation 193 'store' 'store_ln110' <Predicate = (!or_ln108 & trunc_ln == 14)> <Delay = 3.25> <CoreInst = "RAM_S2P_BRAM">   --->   Core 93 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 96> <RAM>
ST_12 : Operation 194 [1/1] (3.25ns)   --->   "%store_ln110 = store i16 %trunc_ln110, i7 %p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_13_addr" [fixed_point_stream_convolution.cpp:110]   --->   Operation 194 'store' 'store_ln110' <Predicate = (!or_ln108 & trunc_ln == 13)> <Delay = 3.25> <CoreInst = "RAM_S2P_BRAM">   --->   Core 93 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 96> <RAM>
ST_12 : Operation 195 [1/1] (3.25ns)   --->   "%store_ln110 = store i16 %trunc_ln110, i7 %p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_12_addr" [fixed_point_stream_convolution.cpp:110]   --->   Operation 195 'store' 'store_ln110' <Predicate = (!or_ln108 & trunc_ln == 12)> <Delay = 3.25> <CoreInst = "RAM_S2P_BRAM">   --->   Core 93 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 96> <RAM>
ST_12 : Operation 196 [1/1] (3.25ns)   --->   "%store_ln110 = store i16 %trunc_ln110, i7 %p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_11_addr" [fixed_point_stream_convolution.cpp:110]   --->   Operation 196 'store' 'store_ln110' <Predicate = (!or_ln108 & trunc_ln == 11)> <Delay = 3.25> <CoreInst = "RAM_S2P_BRAM">   --->   Core 93 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 96> <RAM>
ST_12 : Operation 197 [1/1] (3.25ns)   --->   "%store_ln110 = store i16 %trunc_ln110, i7 %p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_10_addr" [fixed_point_stream_convolution.cpp:110]   --->   Operation 197 'store' 'store_ln110' <Predicate = (!or_ln108 & trunc_ln == 10)> <Delay = 3.25> <CoreInst = "RAM_S2P_BRAM">   --->   Core 93 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 96> <RAM>
ST_12 : Operation 198 [1/1] (3.25ns)   --->   "%store_ln110 = store i16 %trunc_ln110, i7 %SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_18_addr" [fixed_point_stream_convolution.cpp:110]   --->   Operation 198 'store' 'store_ln110' <Predicate = (!or_ln108 & trunc_ln == 9)> <Delay = 3.25> <CoreInst = "RAM_S2P_BRAM">   --->   Core 93 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 96> <RAM>
ST_12 : Operation 199 [1/1] (3.25ns)   --->   "%store_ln110 = store i16 %trunc_ln110, i7 %SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_17_addr" [fixed_point_stream_convolution.cpp:110]   --->   Operation 199 'store' 'store_ln110' <Predicate = (!or_ln108 & trunc_ln == 8)> <Delay = 3.25> <CoreInst = "RAM_S2P_BRAM">   --->   Core 93 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 96> <RAM>
ST_12 : Operation 200 [1/1] (3.25ns)   --->   "%store_ln110 = store i16 %trunc_ln110, i7 %SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_16_addr" [fixed_point_stream_convolution.cpp:110]   --->   Operation 200 'store' 'store_ln110' <Predicate = (!or_ln108 & trunc_ln == 7)> <Delay = 3.25> <CoreInst = "RAM_S2P_BRAM">   --->   Core 93 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 96> <RAM>
ST_12 : Operation 201 [1/1] (3.25ns)   --->   "%store_ln110 = store i16 %trunc_ln110, i7 %SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_15_addr" [fixed_point_stream_convolution.cpp:110]   --->   Operation 201 'store' 'store_ln110' <Predicate = (!or_ln108 & trunc_ln == 6)> <Delay = 3.25> <CoreInst = "RAM_S2P_BRAM">   --->   Core 93 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 96> <RAM>
ST_12 : Operation 202 [1/1] (3.25ns)   --->   "%store_ln110 = store i16 %trunc_ln110, i7 %SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_14_addr" [fixed_point_stream_convolution.cpp:110]   --->   Operation 202 'store' 'store_ln110' <Predicate = (!or_ln108 & trunc_ln == 5)> <Delay = 3.25> <CoreInst = "RAM_S2P_BRAM">   --->   Core 93 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 96> <RAM>
ST_12 : Operation 203 [1/1] (3.25ns)   --->   "%store_ln110 = store i16 %trunc_ln110, i7 %SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_13_addr" [fixed_point_stream_convolution.cpp:110]   --->   Operation 203 'store' 'store_ln110' <Predicate = (!or_ln108 & trunc_ln == 4)> <Delay = 3.25> <CoreInst = "RAM_S2P_BRAM">   --->   Core 93 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 96> <RAM>
ST_12 : Operation 204 [1/1] (3.25ns)   --->   "%store_ln110 = store i16 %trunc_ln110, i7 %SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_12_addr" [fixed_point_stream_convolution.cpp:110]   --->   Operation 204 'store' 'store_ln110' <Predicate = (!or_ln108 & trunc_ln == 3)> <Delay = 3.25> <CoreInst = "RAM_S2P_BRAM">   --->   Core 93 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 96> <RAM>
ST_12 : Operation 205 [1/1] (3.25ns)   --->   "%store_ln110 = store i16 %trunc_ln110, i7 %SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_11_addr" [fixed_point_stream_convolution.cpp:110]   --->   Operation 205 'store' 'store_ln110' <Predicate = (!or_ln108 & trunc_ln == 2)> <Delay = 3.25> <CoreInst = "RAM_S2P_BRAM">   --->   Core 93 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 96> <RAM>
ST_12 : Operation 206 [1/1] (3.25ns)   --->   "%store_ln110 = store i16 %trunc_ln110, i7 %SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_10_addr" [fixed_point_stream_convolution.cpp:110]   --->   Operation 206 'store' 'store_ln110' <Predicate = (!or_ln108 & trunc_ln == 1)> <Delay = 3.25> <CoreInst = "RAM_S2P_BRAM">   --->   Core 93 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 96> <RAM>
ST_12 : Operation 207 [1/1] (3.25ns)   --->   "%store_ln110 = store i16 %trunc_ln110, i7 %SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_addr" [fixed_point_stream_convolution.cpp:110]   --->   Operation 207 'store' 'store_ln110' <Predicate = (!or_ln108 & trunc_ln == 0)> <Delay = 3.25> <CoreInst = "RAM_S2P_BRAM">   --->   Core 93 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 96> <RAM>
ST_12 : Operation 208 [1/1] (3.25ns)   --->   "%store_ln110 = store i16 %trunc_ln110, i7 %p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_24_addr" [fixed_point_stream_convolution.cpp:110]   --->   Operation 208 'store' 'store_ln110' <Predicate = (!or_ln108 & trunc_ln == 31) | (!or_ln108 & trunc_ln == 30) | (!or_ln108 & trunc_ln == 29) | (!or_ln108 & trunc_ln == 28) | (!or_ln108 & trunc_ln == 27) | (!or_ln108 & trunc_ln == 26) | (!or_ln108 & trunc_ln == 25) | (!or_ln108 & trunc_ln == 24)> <Delay = 3.25> <CoreInst = "RAM_S2P_BRAM">   --->   Core 93 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 96> <RAM>
ST_12 : Operation 209 [1/1] (3.25ns)   --->   "%store_ln117 = store i16 0, i7 %p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_23_addr" [fixed_point_stream_convolution.cpp:117]   --->   Operation 209 'store' 'store_ln117' <Predicate = (or_ln108 & trunc_ln == 23)> <Delay = 3.25> <CoreInst = "RAM_S2P_BRAM">   --->   Core 93 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 96> <RAM>
ST_12 : Operation 210 [1/1] (3.25ns)   --->   "%store_ln117 = store i16 0, i7 %p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_22_addr" [fixed_point_stream_convolution.cpp:117]   --->   Operation 210 'store' 'store_ln117' <Predicate = (or_ln108 & trunc_ln == 22)> <Delay = 3.25> <CoreInst = "RAM_S2P_BRAM">   --->   Core 93 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 96> <RAM>
ST_12 : Operation 211 [1/1] (3.25ns)   --->   "%store_ln117 = store i16 0, i7 %p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_21_addr" [fixed_point_stream_convolution.cpp:117]   --->   Operation 211 'store' 'store_ln117' <Predicate = (or_ln108 & trunc_ln == 21)> <Delay = 3.25> <CoreInst = "RAM_S2P_BRAM">   --->   Core 93 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 96> <RAM>
ST_12 : Operation 212 [1/1] (3.25ns)   --->   "%store_ln117 = store i16 0, i7 %p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_20_addr" [fixed_point_stream_convolution.cpp:117]   --->   Operation 212 'store' 'store_ln117' <Predicate = (or_ln108 & trunc_ln == 20)> <Delay = 3.25> <CoreInst = "RAM_S2P_BRAM">   --->   Core 93 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 96> <RAM>
ST_12 : Operation 213 [1/1] (3.25ns)   --->   "%store_ln117 = store i16 0, i7 %p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_19_addr" [fixed_point_stream_convolution.cpp:117]   --->   Operation 213 'store' 'store_ln117' <Predicate = (or_ln108 & trunc_ln == 19)> <Delay = 3.25> <CoreInst = "RAM_S2P_BRAM">   --->   Core 93 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 96> <RAM>
ST_12 : Operation 214 [1/1] (3.25ns)   --->   "%store_ln117 = store i16 0, i7 %p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_18_addr" [fixed_point_stream_convolution.cpp:117]   --->   Operation 214 'store' 'store_ln117' <Predicate = (or_ln108 & trunc_ln == 18)> <Delay = 3.25> <CoreInst = "RAM_S2P_BRAM">   --->   Core 93 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 96> <RAM>
ST_12 : Operation 215 [1/1] (3.25ns)   --->   "%store_ln117 = store i16 0, i7 %p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_17_addr" [fixed_point_stream_convolution.cpp:117]   --->   Operation 215 'store' 'store_ln117' <Predicate = (or_ln108 & trunc_ln == 17)> <Delay = 3.25> <CoreInst = "RAM_S2P_BRAM">   --->   Core 93 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 96> <RAM>
ST_12 : Operation 216 [1/1] (3.25ns)   --->   "%store_ln117 = store i16 0, i7 %p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_16_addr" [fixed_point_stream_convolution.cpp:117]   --->   Operation 216 'store' 'store_ln117' <Predicate = (or_ln108 & trunc_ln == 16)> <Delay = 3.25> <CoreInst = "RAM_S2P_BRAM">   --->   Core 93 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 96> <RAM>
ST_12 : Operation 217 [1/1] (3.25ns)   --->   "%store_ln117 = store i16 0, i7 %SMM_CIF_0_1_hls_stream_AXI_VAL_0_hls_stream_AXI_VAL_0_B" [fixed_point_stream_convolution.cpp:117]   --->   Operation 217 'store' 'store_ln117' <Predicate = (or_ln108 & trunc_ln == 15)> <Delay = 3.25> <CoreInst = "RAM_S2P_BRAM">   --->   Core 93 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 96> <RAM>
ST_12 : Operation 218 [1/1] (3.25ns)   --->   "%store_ln117 = store i16 0, i7 %p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_14_addr" [fixed_point_stream_convolution.cpp:117]   --->   Operation 218 'store' 'store_ln117' <Predicate = (or_ln108 & trunc_ln == 14)> <Delay = 3.25> <CoreInst = "RAM_S2P_BRAM">   --->   Core 93 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 96> <RAM>
ST_12 : Operation 219 [1/1] (3.25ns)   --->   "%store_ln117 = store i16 0, i7 %p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_13_addr" [fixed_point_stream_convolution.cpp:117]   --->   Operation 219 'store' 'store_ln117' <Predicate = (or_ln108 & trunc_ln == 13)> <Delay = 3.25> <CoreInst = "RAM_S2P_BRAM">   --->   Core 93 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 96> <RAM>
ST_12 : Operation 220 [1/1] (3.25ns)   --->   "%store_ln117 = store i16 0, i7 %p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_12_addr" [fixed_point_stream_convolution.cpp:117]   --->   Operation 220 'store' 'store_ln117' <Predicate = (or_ln108 & trunc_ln == 12)> <Delay = 3.25> <CoreInst = "RAM_S2P_BRAM">   --->   Core 93 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 96> <RAM>
ST_12 : Operation 221 [1/1] (3.25ns)   --->   "%store_ln117 = store i16 0, i7 %p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_11_addr" [fixed_point_stream_convolution.cpp:117]   --->   Operation 221 'store' 'store_ln117' <Predicate = (or_ln108 & trunc_ln == 11)> <Delay = 3.25> <CoreInst = "RAM_S2P_BRAM">   --->   Core 93 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 96> <RAM>
ST_12 : Operation 222 [1/1] (3.25ns)   --->   "%store_ln117 = store i16 0, i7 %p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_10_addr" [fixed_point_stream_convolution.cpp:117]   --->   Operation 222 'store' 'store_ln117' <Predicate = (or_ln108 & trunc_ln == 10)> <Delay = 3.25> <CoreInst = "RAM_S2P_BRAM">   --->   Core 93 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 96> <RAM>
ST_12 : Operation 223 [1/1] (3.25ns)   --->   "%store_ln117 = store i16 0, i7 %SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_18_addr" [fixed_point_stream_convolution.cpp:117]   --->   Operation 223 'store' 'store_ln117' <Predicate = (or_ln108 & trunc_ln == 9)> <Delay = 3.25> <CoreInst = "RAM_S2P_BRAM">   --->   Core 93 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 96> <RAM>
ST_12 : Operation 224 [1/1] (3.25ns)   --->   "%store_ln117 = store i16 0, i7 %SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_17_addr" [fixed_point_stream_convolution.cpp:117]   --->   Operation 224 'store' 'store_ln117' <Predicate = (or_ln108 & trunc_ln == 8)> <Delay = 3.25> <CoreInst = "RAM_S2P_BRAM">   --->   Core 93 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 96> <RAM>
ST_12 : Operation 225 [1/1] (3.25ns)   --->   "%store_ln117 = store i16 0, i7 %SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_16_addr" [fixed_point_stream_convolution.cpp:117]   --->   Operation 225 'store' 'store_ln117' <Predicate = (or_ln108 & trunc_ln == 7)> <Delay = 3.25> <CoreInst = "RAM_S2P_BRAM">   --->   Core 93 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 96> <RAM>
ST_12 : Operation 226 [1/1] (3.25ns)   --->   "%store_ln117 = store i16 0, i7 %SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_15_addr" [fixed_point_stream_convolution.cpp:117]   --->   Operation 226 'store' 'store_ln117' <Predicate = (or_ln108 & trunc_ln == 6)> <Delay = 3.25> <CoreInst = "RAM_S2P_BRAM">   --->   Core 93 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 96> <RAM>
ST_12 : Operation 227 [1/1] (3.25ns)   --->   "%store_ln117 = store i16 0, i7 %SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_14_addr" [fixed_point_stream_convolution.cpp:117]   --->   Operation 227 'store' 'store_ln117' <Predicate = (or_ln108 & trunc_ln == 5)> <Delay = 3.25> <CoreInst = "RAM_S2P_BRAM">   --->   Core 93 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 96> <RAM>
ST_12 : Operation 228 [1/1] (3.25ns)   --->   "%store_ln117 = store i16 0, i7 %SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_13_addr" [fixed_point_stream_convolution.cpp:117]   --->   Operation 228 'store' 'store_ln117' <Predicate = (or_ln108 & trunc_ln == 4)> <Delay = 3.25> <CoreInst = "RAM_S2P_BRAM">   --->   Core 93 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 96> <RAM>
ST_12 : Operation 229 [1/1] (3.25ns)   --->   "%store_ln117 = store i16 0, i7 %SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_12_addr" [fixed_point_stream_convolution.cpp:117]   --->   Operation 229 'store' 'store_ln117' <Predicate = (or_ln108 & trunc_ln == 3)> <Delay = 3.25> <CoreInst = "RAM_S2P_BRAM">   --->   Core 93 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 96> <RAM>
ST_12 : Operation 230 [1/1] (3.25ns)   --->   "%store_ln117 = store i16 0, i7 %SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_11_addr" [fixed_point_stream_convolution.cpp:117]   --->   Operation 230 'store' 'store_ln117' <Predicate = (or_ln108 & trunc_ln == 2)> <Delay = 3.25> <CoreInst = "RAM_S2P_BRAM">   --->   Core 93 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 96> <RAM>
ST_12 : Operation 231 [1/1] (3.25ns)   --->   "%store_ln117 = store i16 0, i7 %SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_10_addr" [fixed_point_stream_convolution.cpp:117]   --->   Operation 231 'store' 'store_ln117' <Predicate = (or_ln108 & trunc_ln == 1)> <Delay = 3.25> <CoreInst = "RAM_S2P_BRAM">   --->   Core 93 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 96> <RAM>
ST_12 : Operation 232 [1/1] (3.25ns)   --->   "%store_ln117 = store i16 0, i7 %SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_addr" [fixed_point_stream_convolution.cpp:117]   --->   Operation 232 'store' 'store_ln117' <Predicate = (or_ln108 & trunc_ln == 0)> <Delay = 3.25> <CoreInst = "RAM_S2P_BRAM">   --->   Core 93 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 96> <RAM>
ST_12 : Operation 233 [1/1] (3.25ns)   --->   "%store_ln117 = store i16 0, i7 %p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_24_addr" [fixed_point_stream_convolution.cpp:117]   --->   Operation 233 'store' 'store_ln117' <Predicate = (or_ln108 & trunc_ln == 31) | (or_ln108 & trunc_ln == 30) | (or_ln108 & trunc_ln == 29) | (or_ln108 & trunc_ln == 28) | (or_ln108 & trunc_ln == 27) | (or_ln108 & trunc_ln == 26) | (or_ln108 & trunc_ln == 25) | (or_ln108 & trunc_ln == 24)> <Delay = 3.25> <CoreInst = "RAM_S2P_BRAM">   --->   Core 93 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 96> <RAM>
ST_12 : Operation 234 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc"   --->   Operation 234 'br' 'br_ln0' <Predicate = (or_ln108)> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10.000ns, clock uncertainty: 2.700ns.

 <State 1>: 10.154ns
The critical path consists of the following:
	'store' operation 0 bit ('store_ln105', fixed_point_stream_convolution.cpp:105) of constant 0 on local variable 'j', fixed_point_stream_convolution.cpp:105 [68]  (1.588 ns)
	'load' operation 7 bit ('j_load', fixed_point_stream_convolution.cpp:105) on local variable 'j', fixed_point_stream_convolution.cpp:105 [76]  (0.000 ns)
	'icmp' operation 1 bit ('icmp_ln105', fixed_point_stream_convolution.cpp:105) [81]  (1.870 ns)
	'select' operation 6 bit ('select_ln104_1', fixed_point_stream_convolution.cpp:104) [83]  (1.188 ns)
	'icmp' operation 1 bit ('ult', fixed_point_stream_convolution.cpp:104) [90]  (2.552 ns)
	'xor' operation 1 bit ('rev', fixed_point_stream_convolution.cpp:104) [91]  (0.000 ns)
	'or' operation 1 bit ('or_ln108', fixed_point_stream_convolution.cpp:108) [127]  (0.978 ns)
	axis read operation ('in_stream_a_read', fixed_point_stream_convolution.cpp:109) on port 'in_stream_a' (fixed_point_stream_convolution.cpp:109) [130]  (1.000 ns)
	blocking operation 0.978 ns on control path)

 <State 2>: 4.530ns
The critical path consists of the following:
	'icmp' operation 1 bit ('icmp_ln112', fixed_point_stream_convolution.cpp:112) [209]  (2.552 ns)
	'and' operation 1 bit ('valOut.last', fixed_point_stream_convolution.cpp:112) [210]  (0.978 ns)
	axis write operation ('write_ln114', fixed_point_stream_convolution.cpp:114) on port 'out_stream' (fixed_point_stream_convolution.cpp:114) [212]  (1.000 ns)

 <State 3>: 4.214ns
The critical path consists of the following:
	'urem' operation 7 bit ('urem_ln105', fixed_point_stream_convolution.cpp:105) [94]  (4.214 ns)

 <State 4>: 4.214ns
The critical path consists of the following:
	'urem' operation 7 bit ('urem_ln105', fixed_point_stream_convolution.cpp:105) [94]  (4.214 ns)

 <State 5>: 4.214ns
The critical path consists of the following:
	'urem' operation 7 bit ('urem_ln105', fixed_point_stream_convolution.cpp:105) [94]  (4.214 ns)

 <State 6>: 4.214ns
The critical path consists of the following:
	'urem' operation 7 bit ('urem_ln105', fixed_point_stream_convolution.cpp:105) [94]  (4.214 ns)

 <State 7>: 4.214ns
The critical path consists of the following:
	'urem' operation 7 bit ('urem_ln105', fixed_point_stream_convolution.cpp:105) [94]  (4.214 ns)

 <State 8>: 4.214ns
The critical path consists of the following:
	'urem' operation 7 bit ('urem_ln105', fixed_point_stream_convolution.cpp:105) [94]  (4.214 ns)

 <State 9>: 4.214ns
The critical path consists of the following:
	'urem' operation 7 bit ('urem_ln105', fixed_point_stream_convolution.cpp:105) [94]  (4.214 ns)

 <State 10>: 4.214ns
The critical path consists of the following:
	'urem' operation 7 bit ('urem_ln105', fixed_point_stream_convolution.cpp:105) [94]  (4.214 ns)

 <State 11>: 4.214ns
The critical path consists of the following:
	'urem' operation 7 bit ('urem_ln105', fixed_point_stream_convolution.cpp:105) [94]  (4.214 ns)

 <State 12>: 6.835ns
The critical path consists of the following:
	'sub' operation 7 bit ('sub_ln110', fixed_point_stream_convolution.cpp:110) [87]  (0.000 ns)
	'add' operation 7 bit ('add_ln110', fixed_point_stream_convolution.cpp:110) [95]  (3.581 ns)
	'getelementptr' operation 7 bit ('p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_21_addr', fixed_point_stream_convolution.cpp:110) [118]  (0.000 ns)
	'store' operation 0 bit ('store_ln110', fixed_point_stream_convolution.cpp:110) of variable 'trunc_ln110', fixed_point_stream_convolution.cpp:110 on array 'p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_21' [140]  (3.254 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
