============================================================
   Tang Dynasty, V5.6.71036
      Copyright (c) 2012-2023 Anlogic Inc.
   Executable = D:/Anlogic/TD5.6.2/bin/td.exe
   Built at =   20:34:38 Mar 21 2023
   Run by =     15597
   Run Date =   Mon Nov  6 23:57:07 2023

   Run on =     XR097-DELL-G7
============================================================
RUN-1002 : start command "open_project FOC_Controller.prj"
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :   default_reg_initial   |    auto    |       auto       |        
RUN-1001 :        infer_add        |     on     |        on        |        
RUN-1001 :        infer_fsm        |    off     |       off        |        
RUN-1001 :        infer_mult       |     on     |        on        |        
RUN-1001 :        infer_ram        |     on     |        on        |        
RUN-1001 :        infer_reg        |     on     |        on        |        
RUN-1001 :   infer_reg_init_value  |     on     |        on        |        
RUN-1001 :        infer_rom        |     on     |        on        |        
RUN-1001 :      infer_shifter      |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      |        
RUN-1001 :        elf_sload        |    off     |       off        |        
RUN-1001 :       fix_undriven      |     0      |        0         |        
RUN-1001 :         flatten         |    off     |       off        |        
RUN-1001 :       gate_sharing      |     on     |        on        |        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      |        
RUN-1001 :   impl_internal_tribuf  |     on     |        on        |        
RUN-1001 :      impl_set_reset     |     on     |        on        |        
RUN-1001 :        infer_gsr        |    off     |       off        |        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       |        
RUN-1001 :        max_fanout       |    9999    |       9999       |        
RUN-1001 :      max_oh2bin_len     |     10     |        10        |        
RUN-1001 :       merge_equal       |     on     |        on        |        
RUN-1001 :       merge_equiv       |     on     |        on        |        
RUN-1001 :        merge_mux        |    off     |       off        |        
RUN-1001 :     min_control_set     |     8      |        8         |        
RUN-1001 :      min_ripple_len     |    auto    |       auto       |        
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       |        
RUN-1001 :     opt_adder_fanout    |     on     |        on        |        
RUN-1001 :        opt_arith        |     on     |        on        |        
RUN-1001 :       opt_big_gate      |    off     |       off        |        
RUN-1001 :        opt_const        |     on     |        on        |        
RUN-1001 :      opt_const_mult     |     on     |        on        |        
RUN-1001 :       opt_lessthan      |     on     |        on        |        
RUN-1001 :         opt_mux         |    off     |       off        |        
RUN-1001 :         opt_ram         |    high    |       high       |        
RUN-1001 :      rtl_sim_model      |    off     |       off        |        
RUN-1001 :         seq_syn         |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
HDL-1007 : analyze verilog file ../../al_ip/pll.v
HDL-1007 : undeclared symbol 'open', assumed default net type 'wire' in ../../al_ip/pll.v(86)
HDL-1007 : analyze verilog file ../../RTL/adc_ad7928.v
HDL-1007 : analyze verilog file ../../RTL/fpga_top.v
HDL-1007 : analyze verilog file ../../RTL/i2c_register_read.v
HDL-1007 : analyze verilog file ../../RTL/uart_monitor.v
RUN-1001 : Project manager successfully analyzed 5 source files.
RUN-1002 : start command "import_device sf1_6.db -package SF1S60CG121I"
ARC-1001 : Device Initialization.
ARC-1001 : -------------------------------------------------
ARC-1001 :       OPTION       |      IO       |   SETTING   
ARC-1001 : -------------------------------------------------
ARC-1001 :        done        |      B4       |    gpio    
ARC-1001 :        initn       |      A5       |    gpio    
ARC-1001 :       jtagen       |      B7       |    gpio    
ARC-1001 :      programn      |      B5       |  dedicate  
ARC-1001 :   tdi/tms/tck/tdo  |  C4/A6/A7/C5  |  dedicate  
ARC-1001 : -------------------------------------------------
ARC-1004 : Device setting, marked 5 dedicate IOs in total.
RUN-1002 : start command "import_db ../syn_1/FOC_Controller_gate.db"
RUN-1001 : Importing database generated by Tang Dynasty, V5.6.71036.
RUN-1001 : Database version number 46146.
RUN-1001 : Import flow parameters
RUN-1001 : Import IO constraints
RUN-1001 : Import Inst constraints
RUN-1001 : Import design success TD_VERSION=5.6.71036 , DB_VERSION=46146
RUN-1002 : start command "place"
RUN-1001 : Open license file D:/Anlogic/TD5.6.2/license/Anlogic.lic
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Place Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :      detailed_place     |     on     |        on        |        
RUN-1001 :          effort         |   medium   |      medium      |        
RUN-1001 :         fix_hold        |    off     |       off        |        
RUN-1001 :       legalization      |    ori     |       ori        |        
RUN-1001 :      new_spreading      |     on     |        on        |        
RUN-1001 :        opt_timing       |   medium   |      medium      |        
RUN-1001 :   post_clock_route_opt  |    off     |       off        |        
RUN-1001 :       pr_strategy       |     1      |        1         |        
RUN-1001 :        relaxation       |    1.00    |       1.00       |        
RUN-1001 :         retiming        |    off     |       off        |        
RUN-1001 : --------------------------------------------------------------
PHY-3001 : Placer runs in 12 thread(s).
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model TOP
RUN-1002 : start command "phys_opt -simplify_lut"
SYN-4016 : Net u_adc_ad7928/clk driven by BUFG (179 clock/control pins, 1 other pins).
SYN-4019 : Net clk_25m_dup_1 is refclk of pll pll_inst/pll_inst.
SYN-4020 : Net clk_25m_dup_1 is fbclk of pll pll_inst/pll_inst.
SYN-4025 : Tag rtl::Net clk_25m_dup_1 as clock net
SYN-4025 : Tag rtl::Net u_adc_ad7928/clk as clock net
SYN-4026 : Tagged 2 rtl::Net as clock net
PHY-1001 : Populate physical database on model TOP.
RUN-1001 : There are total 507 instances
RUN-0007 : 210 luts, 173 seqs, 87 mslices, 18 lslices, 14 pads, 0 brams, 0 dsps
RUN-1001 : There are total 567 nets
RUN-1001 : 362 nets have 2 pins
RUN-1001 : 142 nets have [3 - 5] pins
RUN-1001 : 38 nets have [6 - 10] pins
RUN-1001 : 13 nets have [11 - 20] pins
RUN-1001 : 9 nets have [21 - 99] pins
RUN-1001 : 3 nets have 100+ pins
RUN-1001 : Report Control nets information:
RUN-1001 : DFF Distribution
RUN-1001 : ----------------------------------
RUN-1001 :   CE   |  SSR  |  ASR  |  DFF Count  
RUN-1001 : ----------------------------------
RUN-1001 :   No   |  No   |  No   |      0      
RUN-1001 :   No   |  No   |  Yes  |     129     
RUN-1001 :   No   |  Yes  |  No   |      0      
RUN-1001 :   Yes  |  No   |  No   |      0      
RUN-1001 :   Yes  |  No   |  Yes  |     44      
RUN-1001 :   Yes  |  Yes  |  No   |      0      
RUN-1001 : ----------------------------------
RUN-0007 : Control Group Statistic
RUN-0007 : ---------------------------
RUN-0007 :   #CLK  |  #CE  |  #SSR/ASR  
RUN-0007 : ---------------------------
RUN-0007 :    1    |   3   |     2      
RUN-0007 : ---------------------------
RUN-0007 : Control Set = 3
PHY-3001 : Initial placement ...
PHY-3001 : design contains 505 instances, 210 luts, 173 seqs, 105 slices, 22 macros(105 instances: 87 mslices 18 lslices)
PHY-0007 : Cell area utilization is 7%
PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 63882.2
PHY-3001 : Run with size of 3
PHY-3001 : Cell area utilization is 7%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(1): len = 38364.6, overlap = 0
PHY-3002 : Step(2): len = 24302.3, overlap = 0
PHY-3002 : Step(3): len = 18071, overlap = 0.25
PHY-3002 : Step(4): len = 14404.2, overlap = 0.5
PHY-3002 : Step(5): len = 13323.5, overlap = 1.75
PHY-3002 : Step(6): len = 11554.1, overlap = 0
PHY-3002 : Step(7): len = 10025.2, overlap = 5.0625
PHY-3002 : Step(8): len = 9621.2, overlap = 10.5938
PHY-3002 : Step(9): len = 8278.9, overlap = 19.4062
PHY-3002 : Step(10): len = 6920.4, overlap = 24.5312
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000429227
PHY-3002 : Step(11): len = 6925.4, overlap = 5.65625
PHY-3002 : Step(12): len = 6562.8, overlap = 4.46875
PHY-3002 : Step(13): len = 6615.6, overlap = 4.0625
PHY-3002 : Step(14): len = 6471.4, overlap = 4.28125
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000858454
PHY-3002 : Step(15): len = 5996.6, overlap = 4.34375
PHY-3002 : Step(16): len = 5951.3, overlap = 4.6875
PHY-3002 : Step(17): len = 6079.4, overlap = 4.5
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.002190s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Run with size of 3
PHY-3001 : Cell area utilization is 9%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 8.28907e-06
PHY-3002 : Step(18): len = 5710.1, overlap = 21.4688
PHY-3002 : Step(19): len = 5740.6, overlap = 21.5625
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 1.65781e-05
PHY-3002 : Step(20): len = 5860.1, overlap = 18.0938
PHY-3002 : Step(21): len = 5909.6, overlap = 17.4375
PHY-3002 : Step(22): len = 6002.3, overlap = 17
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 3.31563e-05
PHY-3002 : Step(23): len = 5820.4, overlap = 17.2188
PHY-3002 : Step(24): len = 5900.2, overlap = 17.0938
PHY-3002 : Step(25): len = 5926.9, overlap = 17.1562
PHY-3001 : Run with size of 1
PHY-3001 : Cell area utilization is 9%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 1.13129e-05
PHY-3002 : Step(26): len = 5916.1, overlap = 40.3125
PHY-3002 : Step(27): len = 6012.6, overlap = 40.0625
PHY-3002 : Step(28): len = 6075.1, overlap = 39.7188
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 2.26258e-05
PHY-3002 : Step(29): len = 6105.8, overlap = 34.625
PHY-3002 : Step(30): len = 6246.8, overlap = 34.1562
PHY-3002 : Step(31): len = 6422.6, overlap = 33.625
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 4.52517e-05
PHY-3002 : Step(32): len = 6571.6, overlap = 32.75
PHY-3002 : Step(33): len = 6797.8, overlap = 30.875
PHY-3002 : Step(34): len = 6996.2, overlap = 28.9375
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 9.05034e-05
PHY-3002 : Step(35): len = 7195, overlap = 26.9375
PHY-3002 : Step(36): len = 7294, overlap = 26.3438
PHY-3002 : Step(37): len = 7143, overlap = 26.7188
PHY-3002 : Step(38): len = 7212.6, overlap = 26.875
PHY-3002 : Step(39): len = 7323.4, overlap = 26.375
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 0.000181007
PHY-3002 : Step(40): len = 7358.2, overlap = 25.625
PHY-3002 : Step(41): len = 7459.8, overlap = 25.5
PHY-3002 : Step(42): len = 7565.7, overlap = 25.2188
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 0.000362013
PHY-3002 : Step(43): len = 7647.7, overlap = 24.0625
PHY-3002 : Step(44): len = 7704.5, overlap = 23.5312
PHY-3002 : Step(45): len = 7810.6, overlap = 23.9062
PHY-3001 : :::6::: Try harder cell spreading with beta_ = 0.000724027
PHY-3002 : Step(46): len = 7888.3, overlap = 22.625
PHY-3002 : Step(47): len = 7965.7, overlap = 22.3438
PHY-3001 : :::7::: Try harder cell spreading with beta_ = 0.00125825
PHY-3002 : Step(48): len = 8007.9, overlap = 22.125
PHY-3002 : Step(49): len = 8059.4, overlap = 23.0312
PHY-3002 : Step(50): len = 8098.3, overlap = 24
PHY-3001 : :::8::: Try harder cell spreading with beta_ = 0.0025165
PHY-3002 : Step(51): len = 8132.4, overlap = 23.1875
PHY-3002 : Step(52): len = 8161, overlap = 23.3125
PHY-3001 : :::9::: Try harder cell spreading with beta_ = 0.0042245
PHY-3002 : Step(53): len = 8194.2, overlap = 23.0625
PHY-3002 : Step(54): len = 8223.9, overlap = 23.5938
PHY-3001 : :::10::: Try harder cell spreading with beta_ = 0.00749744
PHY-3002 : Step(55): len = 8243.1, overlap = 22.5312
PHY-3002 : Step(56): len = 8255.2, overlap = 22.4375
PHY-3001 : :::11::: Try harder cell spreading with beta_ = 0.0121309
PHY-3002 : Step(57): len = 8265.7, overlap = 22.9375
PHY-3002 : Step(58): len = 8298.6, overlap = 23.6875
PHY-3001 : :::12::: Try harder cell spreading with beta_ = 0.0196277
PHY-3002 : Step(59): len = 8303.5, overlap = 23.3125
PHY-3002 : Step(60): len = 8322.8, overlap = 22.4375
OPT-1001 : Start physical optimization ...
OPT-1001 : Total overflow 22.44 peak overflow 0.91
OPT-1001 : Start high-fanout net optimization ...
OPT-1001 : Update timing in global mode
PHY-1001 : Start incremental global routing, caller is place ...
RUN-1001 : Generating global routing grids ...
RUN-1001 : Building simple global routing graph ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 0/567.
PHY-1001 : Global iterations in 12 thread ...
PHY-1002 : len = 11584, over cnt = 49(0%), over = 115, worst = 7
PHY-1001 : End global iterations;  0.039776s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : Congestion index: top1 = 23.26, top5 = 15.94, top10 = 11.53, top15 = 8.94.
PHY-1001 : End incremental global routing;  0.060898s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

RUN-1002 : start command "start_timer -report"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model TOP.
TMR-2506 : Build timing graph completely. Port num: 14, tpin num: 2230, tnet num: 565, tinst num: 505, tnode num: 2815, tedge num: 3492.
TMR-2508 : Levelizing timing graph completed, there are 21 levels in total.
TMR-2501 : Timing graph initialized successfully.
OPT-1001 : End timing update;  0.148870s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (21.0%)

OPT-1001 : 0 high-fanout net processed.
OPT-1001 : End high-fanout net optimization;  0.217183s wall, 0.046875s user + 0.000000s system = 0.046875s CPU (21.6%)

OPT-1001 : Current memory(MB): used = 145, reserve = 114, peak = 145.
OPT-1001 : End physical optimization;  0.221327s wall, 0.046875s user + 0.000000s system = 0.046875s CPU (21.2%)

PHY-3001 : Start packing ...
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 210 LUT to BLE ...
SYN-4008 : Packed 210 LUT and 103 SEQ to BLE.
SYN-4003 : Packing 70 remaining SEQ's ...
SYN-4005 : Packed 41 SEQ with LUT/SLICE
SYN-4006 : 72 single LUT's are left
SYN-4006 : 29 single SEQ's are left
SYN-4011 : Packing model "TOP" (AL_USER_NORMAL) with 239/363 primitive instances ...
PHY-3001 : End packing;  0.016046s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (97.4%)

PHY-1001 : Populate physical database on model TOP.
RUN-1001 : There are total 252 instances
RUN-1001 : 117 mslices, 116 lslices, 14 pads, 0 brams, 0 dsps
RUN-1001 : There are total 472 nets
RUN-1001 : 271 nets have 2 pins
RUN-1001 : 138 nets have [3 - 5] pins
RUN-1001 : 38 nets have [6 - 10] pins
RUN-1001 : 13 nets have [11 - 20] pins
RUN-1001 : 9 nets have [21 - 99] pins
RUN-1001 : 3 nets have 100+ pins
PHY-3001 : design contains 250 instances, 233 slices, 22 macros(105 instances: 87 mslices 18 lslices)
PHY-3001 : Cell area utilization is 10%
PHY-3001 : After packing: Len = 8378.2, Over = 25.25
PHY-3001 : Run with size of 1
PHY-3001 : Cell area utilization is 10%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 2.91139e-05
PHY-3002 : Step(61): len = 7642.6, overlap = 27.5
PHY-3002 : Step(62): len = 7679.1, overlap = 27.75
PHY-3002 : Step(63): len = 7472.3, overlap = 30.25
PHY-3002 : Step(64): len = 7180.3, overlap = 30
PHY-3002 : Step(65): len = 7026.6, overlap = 28
PHY-3002 : Step(66): len = 6968.1, overlap = 29.25
PHY-3002 : Step(67): len = 6974.6, overlap = 29
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 5.82277e-05
PHY-3002 : Step(68): len = 7419.7, overlap = 29.5
PHY-3002 : Step(69): len = 7494.1, overlap = 29
PHY-3002 : Step(70): len = 7593.6, overlap = 27.5
PHY-3002 : Step(71): len = 7617.2, overlap = 26
PHY-3002 : Step(72): len = 7617.2, overlap = 26
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000116455
PHY-3002 : Step(73): len = 7842.2, overlap = 25.5
PHY-3002 : Step(74): len = 8015.7, overlap = 25.5
PHY-3002 : Step(75): len = 8102.1, overlap = 25
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.055054s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (28.4%)

PHY-3001 : Trial Legalized: Len = 10313.2
PHY-3001 : Run with size of 1
PHY-3001 : Cell area utilization is 10%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000261304
PHY-3002 : Step(76): len = 9417.4, overlap = 5.75
PHY-3002 : Step(77): len = 9034.2, overlap = 10.75
PHY-3002 : Step(78): len = 8867.1, overlap = 12
PHY-3002 : Step(79): len = 8819, overlap = 12.75
PHY-3002 : Step(80): len = 8752.7, overlap = 13.25
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000522608
PHY-3002 : Step(81): len = 8929.1, overlap = 12.75
PHY-3002 : Step(82): len = 9046, overlap = 13
PHY-3002 : Step(83): len = 9146.6, overlap = 11
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.00104522
PHY-3002 : Step(84): len = 9195.7, overlap = 10.5
PHY-3002 : Step(85): len = 9217.9, overlap = 10.25
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.002897s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Legalized: Len = 9859.2, Over = 0
PHY-3001 : End spreading;  0.001896s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Final: Len = 9859.2, Over = 0
RUN-1003 : finish command "place" in  2.317070s wall, 0.390625s user + 0.343750s system = 0.734375s CPU (31.7%)

RUN-1004 : used memory is 138 MB, reserved memory is 107 MB, peak memory is 146 MB
RUN-1002 : start command "export_db FOC_Controller_place.db"
RUN-1001 : Exported /
RUN-1001 : Exported flow parameters
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1002 : start command "route"
RUN-1001 : Open license file D:/Anlogic/TD5.6.2/license/Anlogic.lic
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Route Property
RUN-1001 : -------------------------------------------------------
RUN-1001 :    Parameters    |  Settings  |  Default Values  |  Note  
RUN-1001 : -------------------------------------------------------
RUN-1001 :      effort      |   medium   |      medium      |        
RUN-1001 :     fix_hold     |    off     |       off        |        
RUN-1001 :    opt_timing    |   medium   |      medium      |        
RUN-1001 :   phy_sim_model  |    off     |       off        |        
RUN-1001 :     priority     |   timing   |      timing      |        
RUN-1001 :     swap_pin     |     on     |        on        |        
RUN-1001 : -------------------------------------------------------
PHY-1001 : Route runs in 12 thread(s)
RUN-1001 : There are total 252 instances
RUN-1001 : 117 mslices, 116 lslices, 14 pads, 0 brams, 0 dsps
RUN-1001 : There are total 472 nets
RUN-1001 : 271 nets have 2 pins
RUN-1001 : 138 nets have [3 - 5] pins
RUN-1001 : 38 nets have [6 - 10] pins
RUN-1001 : 13 nets have [11 - 20] pins
RUN-1001 : 9 nets have [21 - 99] pins
RUN-1001 : 3 nets have 100+ pins
RUN-1002 : start command "start_timer -report"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model TOP.
TMR-2506 : Build timing graph completely. Port num: 14, tpin num: 1879, tnet num: 470, tinst num: 250, tnode num: 2311, tedge num: 3083.
TMR-2508 : Levelizing timing graph completed, there are 21 levels in total.
TMR-2501 : Timing graph initialized successfully.
PHY-1001 : 117 mslices, 116 lslices, 14 pads, 0 brams, 0 dsps
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 470 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3002 : No user constraint, initiate default constraint.
TMR-1501 : Assign derive clock DeriveClock to 220 clock pins, and constraint 426 relative nodes.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-1001 : Start global routing, caller is route ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 12 thread ...
PHY-1002 : len = 12488, over cnt = 34(0%), over = 48, worst = 5
PHY-1002 : len = 12680, over cnt = 24(0%), over = 28, worst = 2
PHY-1002 : len = 13112, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.051502s wall, 0.046875s user + 0.000000s system = 0.046875s CPU (91.0%)

PHY-1001 : Congestion index: top1 = 23.40, top5 = 16.82, top10 = 12.86, top15 = 9.86.
PHY-1001 : End global routing;  0.068585s wall, 0.046875s user + 0.000000s system = 0.046875s CPU (68.3%)

PHY-1001 : Start detail routing ...
PHY-1001 : Current memory(MB): used = 168, reserve = 137, peak = 173.
PHY-1001 : Detailed router is running in normal mode.
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net clk_25m_dup_1 will be routed on clock mesh
PHY-1001 : clock net u_adc_ad7928/clk will be merged with clock pll_inst/clk0_buf
PHY-1001 : Current memory(MB): used = 258, reserve = 228, peak = 258.
PHY-1001 : End build detailed router design. 1.669560s wall, 0.906250s user + 0.000000s system = 0.906250s CPU (54.3%)

PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Clock net routing.....
PHY-1001 : Routed 0% nets.
PHY-1022 : len = 5528, over cnt = 0(0%), over = 0, worst = 0, crit = 0
PHY-1001 : End initial clock net routed; 0.104100s wall, 0.046875s user + 0.000000s system = 0.046875s CPU (45.0%)

PHY-1001 : Current memory(MB): used = 269, reserve = 239, peak = 269.
PHY-1001 : End phase 1; 0.106069s wall, 0.046875s user + 0.000000s system = 0.046875s CPU (44.2%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Initial routing.....
PHY-1001 : Routed 32% nets.
PHY-1001 : Routed 41% nets.
PHY-1001 : Routed 51% nets.
PHY-1001 : Routed 62% nets.
PHY-1001 : Routed 78% nets.
PHY-1022 : len = 43240, over cnt = 10(0%), over = 10, worst = 1, crit = 0
PHY-1001 : Current memory(MB): used = 269, reserve = 239, peak = 269.
PHY-1001 : End initial routed; 0.291419s wall, 0.062500s user + 0.000000s system = 0.062500s CPU (21.4%)

PHY-1001 : Current memory(MB): used = 269, reserve = 239, peak = 269.
PHY-1001 : End phase 2; 0.291481s wall, 0.062500s user + 0.000000s system = 0.062500s CPU (21.4%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Ripup-reroute.....
PHY-1001 : ===== DR Iter 1 =====
PHY-1022 : len = 43088, over cnt = 2(0%), over = 2, worst = 1, crit = 0
PHY-1001 : End DR Iter 1; 0.009922s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : ===== DR Iter 2 =====
PHY-1022 : len = 43072, over cnt = 0(0%), over = 0, worst = 0, crit = 0
PHY-1001 : End DR Iter 2; 0.006266s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : Commit to database.....
PHY-5014 WARNING: Detail route doesn't find pib for pll_inst/pll_inst.frac_offset_valid[0]
PHY-5014 WARNING: Detail route doesn't find pib for pll_inst/pll_inst.ssc_en[0]
PHY-5014 WARNING: Detail route doesn't find pib for pll_inst/pll_inst.dsm_rst[0]
PHY-5014 WARNING: Detail route doesn't find pib for pll_inst/pll_inst.dsm_refclk[0]
PHY-1001 : 0 feed throughs used by 0 nets
PHY-1001 : End commit to database; 0.072184s wall, 0.000000s user + 0.015625s system = 0.015625s CPU (21.6%)

PHY-1001 : Current memory(MB): used = 277, reserve = 248, peak = 277.
PHY-1001 : End phase 3; 0.127536s wall, 0.031250s user + 0.015625s system = 0.046875s CPU (36.8%)

PHY-1003 : Routed, final wirelength = 43072
PHY-1001 : Current memory(MB): used = 277, reserve = 248, peak = 277.
PHY-1001 : End export database. 0.003042s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : End detail routing;  2.293633s wall, 1.078125s user + 0.015625s system = 1.093750s CPU (47.7%)

RUN-1003 : finish command "route" in  2.522663s wall, 1.187500s user + 0.015625s system = 1.203125s CPU (47.7%)

RUN-1004 : used memory is 245 MB, reserved memory is 216 MB, peak memory is 277 MB
RUN-1002 : start command "report_area -io_info -file FOC_Controller_phy.area"
RUN-1001 : standard
***Report Model: TOP Device: SF1S60CG121I***

IO Statistics
#IO                        14
  #input                    3
  #output                  10
  #inout                    1

Utilization Statistics
#lut                      420   out of   5824    7.21%
#reg                      173   out of   5824    2.97%
#le                       449
  #lut only               276   out of    449   61.47%
  #reg only                29   out of    449    6.46%
  #lut&reg                144   out of    449   32.07%
#dsp                        0   out of     10    0.00%
#bram                       0   out of     26    0.00%
  #bram9k                   0
  #fifo9k                   0
#hard-ip                    0
  #mcu                      0   out of      1    0.00%
  #dsc                      0   out of      1    0.00%
  #dsi                      0   out of      2    0.00%
  #psram controller         0   out of      2    0.00%
#pad                       14   out of     55   25.45%
  #ireg                     0
  #oreg                     6
  #treg                     1
#pll                        1   out of      2   50.00%
#gclk                       1   out of     16    6.25%

Clock Resource Statistics
Index     ClockNet             Type               DriverType         Driver                     Fanout
#1        pll_inst/clk0_buf    GCLK               pll                pll_inst/pll_inst.clkc0    111
#2        clk_25m_dup_1        GCLK               io                 clk_25m_syn_2.di           1


Detailed IO Report

    Name      Direction    Location    IOStandard    DriveStrength    PullType     PackReg   
  I_rst_n       INPUT         J2        LVCMOS18          N/A          PULLUP       NONE     
  clk_25m       INPUT         D7        LVCMOS18          N/A          PULLUP       NONE     
  spi_miso      INPUT         B9        LVCMOS18          N/A          PULLUP       NONE     
  i2c_scl      OUTPUT         G3        LVCMOS18           8            NONE        OREG     
   pwm_a       OUTPUT        C10        LVCMOS18           8            NONE        NONE     
   pwm_b       OUTPUT        C11        LVCMOS18           8            NONE        NONE     
   pwm_c       OUTPUT        E11        LVCMOS18           8            NONE        NONE     
   pwm_en      OUTPUT        F11        LVCMOS18           8            NONE        NONE     
    rstn       OUTPUT         J5        LVCMOS18           8            NONE        NONE     
  spi_mosi     OUTPUT         B8        LVCMOS18           8            NONE        OREG     
  spi_sck      OUTPUT         A9        LVCMOS18           8            NONE        OREG     
   spi_ss      OUTPUT         A8        LVCMOS18           8            NONE        OREG     
  uart_tx      OUTPUT         A4        LVCMOS18           8            NONE        OREG     
  i2c_sda       INOUT         H3        LVCMOS18           8           PULLUP     OREG;TREG  

Report Hierarchy Area:
+-----------------------------------------------------------------------------------------+
|Instance         |Module            |le     |lut     |ripple  |seq     |bram    |dsp     |
+-----------------------------------------------------------------------------------------+
|top              |TOP               |449    |315     |105     |180     |0       |0       |
|  pll_inst       |pll               |0      |0       |0       |0       |0       |0       |
|  u_adc_ad7928   |adc_ad7928        |47     |43      |4       |25      |0       |0       |
|  u_as5600_read  |i2c_register_read |237    |152     |80      |34      |0       |0       |
|  u_uart_monitor |uart_monitor      |119    |107     |9       |88      |0       |0       |
+-----------------------------------------------------------------------------------------+


DataNet Average Fanout:

   Index     Fanout     Nets  
    #1          1       256   
    #2          2        97   
    #3          3        26   
    #4          4        15   
    #5        5-10       41   
    #6        11-50      18   
    #7       101-500     1    
  Average     2.83            

RUN-1002 : start command "export_db FOC_Controller_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported flow parameters
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1002 : start command "export_bid FOC_Controller_inst.bid"
RUN-1002 : start command "bitgen -bit FOC_Controller.bit"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 12 threads.
BIT-1002 : Init instances completely, inst num: 250
BIT-1002 : Init pips with 12 threads.
BIT-1002 : Init pips completely, net num: 472, pip num: 4026
BIT-1003 : Multithreading accelaration with 12 threads.
BIT-1003 : Generate bitstream completely, there are 436 valid insts, and 12937 bits set as '1'.
BIT-1004 : Generate bits file FOC_Controller.bit.
RUN-1003 : finish command "bitgen -bit FOC_Controller.bit" in  1.048189s wall, 3.515625s user + 0.062500s system = 3.578125s CPU (341.4%)

RUN-1004 : used memory is 249 MB, reserved memory is 222 MB, peak memory is 427 MB
RUN-1002 : start command "backup_run_log run.log ../.logs/phy_1/td_20231106_235707.log"
