Simulator report for Traffic
Fri Oct 14 11:06:47 2022
Quartus II 64-Bit Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Simulator Summary
  3. Simulator Settings
  4. Simulation Waveforms
  5. Coverage Summary
  6. Complete 1/0-Value Coverage
  7. Missing 1-Value Coverage
  8. Missing 0-Value Coverage
  9. Simulator INI Usage
 10. Simulator Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+--------------------------------------------+
; Simulator Summary                          ;
+-----------------------------+--------------+
; Type                        ; Value        ;
+-----------------------------+--------------+
; Simulation Start Time       ; 0 ps         ;
; Simulation End Time         ; 1.0 us       ;
; Simulation Netlist Size     ; 168 nodes    ;
; Simulation Coverage         ;      27.38 % ;
; Total Number of Transitions ; 5607         ;
; Simulation Breakpoints      ; 0            ;
; Family                      ; Cyclone II   ;
+-----------------------------+--------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Simulator Settings                                                                                                                                                             ;
+--------------------------------------------------------------------------------------------+-------------------------------------------------------------------+---------------+
; Option                                                                                     ; Setting                                                           ; Default Value ;
+--------------------------------------------------------------------------------------------+-------------------------------------------------------------------+---------------+
; Simulation mode                                                                            ; Functional                                                        ; Timing        ;
; Start time                                                                                 ; 0 ns                                                              ; 0 ns          ;
; Simulation results format                                                                  ; VWF                                                               ;               ;
; Vector input source                                                                        ; C:/Users/huynh/Desktop/HDL/Traffic_Lights/Structural/Waveform.vwf ;               ;
; Add pins automatically to simulation output waveforms                                      ; On                                                                ; On            ;
; Check outputs                                                                              ; Off                                                               ; Off           ;
; Report simulation coverage                                                                 ; On                                                                ; On            ;
; Display complete 1/0 value coverage report                                                 ; On                                                                ; On            ;
; Display missing 1-value coverage report                                                    ; On                                                                ; On            ;
; Display missing 0-value coverage report                                                    ; On                                                                ; On            ;
; Detect setup and hold time violations                                                      ; Off                                                               ; Off           ;
; Detect glitches                                                                            ; Off                                                               ; Off           ;
; Disable timing delays in Timing Simulation                                                 ; Off                                                               ; Off           ;
; Generate Signal Activity File                                                              ; Off                                                               ; Off           ;
; Generate VCD File for PowerPlay Power Analyzer                                             ; Off                                                               ; Off           ;
; Group bus channels in simulation results                                                   ; Off                                                               ; Off           ;
; Preserve fewer signal transitions to reduce memory requirements                            ; On                                                                ; On            ;
; Trigger vector comparison with the specified mode                                          ; INPUT_EDGE                                                        ; INPUT_EDGE    ;
; Disable setup and hold time violations detection in input registers of bi-directional pins ; Off                                                               ; Off           ;
; Overwrite Waveform Inputs With Simulation Outputs                                          ; Off                                                               ;               ;
; Perform Glitch Filtering in Timing Simulation                                              ; Auto                                                              ; Auto          ;
+--------------------------------------------------------------------------------------------+-------------------------------------------------------------------+---------------+


+----------------------+
; Simulation Waveforms ;
+----------------------+
Waveform report data cannot be output to ASCII.
Please use Quartus II 64-Bit to view the waveform report data.


+--------------------------------------------------------------------+
; Coverage Summary                                                   ;
+-----------------------------------------------------+--------------+
; Type                                                ; Value        ;
+-----------------------------------------------------+--------------+
; Total coverage as a percentage                      ;      27.38 % ;
; Total nodes checked                                 ; 168          ;
; Total output ports checked                          ; 168          ;
; Total output ports with complete 1/0-value coverage ; 46           ;
; Total output ports with no 1/0-value coverage       ; 114          ;
; Total output ports with no 1-value coverage         ; 117          ;
; Total output ports with no 0-value coverage         ; 119          ;
+-----------------------------------------------------+--------------+


The following table displays output ports that toggle between 1 and 0 during simulation.
+------------------------------------------------------------------------------------------------------------------------------------------+
; Complete 1/0-Value Coverage                                                                                                              ;
+-----------------------------------------------------------+-----------------------------------------------------------+------------------+
; Node Name                                                 ; Output Port Name                                          ; Output Port Type ;
+-----------------------------------------------------------+-----------------------------------------------------------+------------------+
; |ngovao|andd01                                            ; |ngovao|andd01                                            ; out0             ;
; |ngovao|s1n                                               ; |ngovao|s1n                                               ; out0             ;
; |ngovao|rst_Count                                         ; |ngovao|rst_Count                                         ; out0             ;
; |ngovao|clk                                               ; |ngovao|clk                                               ; out              ;
; |ngovao|d_ff:d_ff_[2]|nand2                               ; |ngovao|d_ff:d_ff_[2]|nand2                               ; out0             ;
; |ngovao|d_ff:d_ff_[1]|nand2                               ; |ngovao|d_ff:d_ff_[1]|nand2                               ; out0             ;
; |ngovao|d_ff:d_ff_[0]|nand2                               ; |ngovao|d_ff:d_ff_[0]|nand2                               ; out0             ;
; |ngovao|d_ff:d_ff_[0]|nand3                               ; |ngovao|d_ff:d_ff_[0]|nand3                               ; out0             ;
; |ngovao|time_:_time|norc                                  ; |ngovao|time_:_time|norc                                  ; out0             ;
; |ngovao|time_:_time|norn                                  ; |ngovao|time_:_time|norn                                  ; out0             ;
; |ngovao|time_:_time|up_counter:count|HA:haa[3]|_xor       ; |ngovao|time_:_time|up_counter:count|HA:haa[3]|_xor       ; out0             ;
; |ngovao|time_:_time|up_counter:count|HA:haa[2]|_xor       ; |ngovao|time_:_time|up_counter:count|HA:haa[2]|_xor       ; out0             ;
; |ngovao|time_:_time|up_counter:count|HA:haa[2]|_and       ; |ngovao|time_:_time|up_counter:count|HA:haa[2]|_and       ; out0             ;
; |ngovao|time_:_time|up_counter:count|HA:haa[1]|_xor       ; |ngovao|time_:_time|up_counter:count|HA:haa[1]|_xor       ; out0             ;
; |ngovao|time_:_time|up_counter:count|HA:haa[1]|_and       ; |ngovao|time_:_time|up_counter:count|HA:haa[1]|_and       ; out0             ;
; |ngovao|time_:_time|up_counter:count|d_ff:d_ff0[15]|nand2 ; |ngovao|time_:_time|up_counter:count|d_ff:d_ff0[15]|nand2 ; out0             ;
; |ngovao|time_:_time|up_counter:count|d_ff:d_ff0[14]|nand2 ; |ngovao|time_:_time|up_counter:count|d_ff:d_ff0[14]|nand2 ; out0             ;
; |ngovao|time_:_time|up_counter:count|d_ff:d_ff0[13]|nand2 ; |ngovao|time_:_time|up_counter:count|d_ff:d_ff0[13]|nand2 ; out0             ;
; |ngovao|time_:_time|up_counter:count|d_ff:d_ff0[12]|nand2 ; |ngovao|time_:_time|up_counter:count|d_ff:d_ff0[12]|nand2 ; out0             ;
; |ngovao|time_:_time|up_counter:count|d_ff:d_ff0[11]|nand2 ; |ngovao|time_:_time|up_counter:count|d_ff:d_ff0[11]|nand2 ; out0             ;
; |ngovao|time_:_time|up_counter:count|d_ff:d_ff0[10]|nand2 ; |ngovao|time_:_time|up_counter:count|d_ff:d_ff0[10]|nand2 ; out0             ;
; |ngovao|time_:_time|up_counter:count|d_ff:d_ff0[9]|nand2  ; |ngovao|time_:_time|up_counter:count|d_ff:d_ff0[9]|nand2  ; out0             ;
; |ngovao|time_:_time|up_counter:count|d_ff:d_ff0[8]|nand2  ; |ngovao|time_:_time|up_counter:count|d_ff:d_ff0[8]|nand2  ; out0             ;
; |ngovao|time_:_time|up_counter:count|d_ff:d_ff0[7]|nand2  ; |ngovao|time_:_time|up_counter:count|d_ff:d_ff0[7]|nand2  ; out0             ;
; |ngovao|time_:_time|up_counter:count|d_ff:d_ff0[6]|nand2  ; |ngovao|time_:_time|up_counter:count|d_ff:d_ff0[6]|nand2  ; out0             ;
; |ngovao|time_:_time|up_counter:count|d_ff:d_ff0[5]|nand2  ; |ngovao|time_:_time|up_counter:count|d_ff:d_ff0[5]|nand2  ; out0             ;
; |ngovao|time_:_time|up_counter:count|d_ff:d_ff0[4]|nand2  ; |ngovao|time_:_time|up_counter:count|d_ff:d_ff0[4]|nand2  ; out0             ;
; |ngovao|time_:_time|up_counter:count|d_ff:d_ff0[3]|nand2  ; |ngovao|time_:_time|up_counter:count|d_ff:d_ff0[3]|nand2  ; out0             ;
; |ngovao|time_:_time|up_counter:count|d_ff:d_ff0[2]|nand1  ; |ngovao|time_:_time|up_counter:count|d_ff:d_ff0[2]|nand1  ; out0             ;
; |ngovao|time_:_time|up_counter:count|d_ff:d_ff0[2]|nand2  ; |ngovao|time_:_time|up_counter:count|d_ff:d_ff0[2]|nand2  ; out0             ;
; |ngovao|time_:_time|up_counter:count|d_ff:d_ff0[2]|nand3  ; |ngovao|time_:_time|up_counter:count|d_ff:d_ff0[2]|nand3  ; out0             ;
; |ngovao|time_:_time|up_counter:count|d_ff:d_ff0[2]|nand4  ; |ngovao|time_:_time|up_counter:count|d_ff:d_ff0[2]|nand4  ; out0             ;
; |ngovao|time_:_time|up_counter:count|d_ff:d_ff0[2]|nand5  ; |ngovao|time_:_time|up_counter:count|d_ff:d_ff0[2]|nand5  ; out0             ;
; |ngovao|time_:_time|up_counter:count|d_ff:d_ff0[2]|nand6  ; |ngovao|time_:_time|up_counter:count|d_ff:d_ff0[2]|nand6  ; out0             ;
; |ngovao|time_:_time|up_counter:count|d_ff:d_ff0[1]|nand1  ; |ngovao|time_:_time|up_counter:count|d_ff:d_ff0[1]|nand1  ; out0             ;
; |ngovao|time_:_time|up_counter:count|d_ff:d_ff0[1]|nand2  ; |ngovao|time_:_time|up_counter:count|d_ff:d_ff0[1]|nand2  ; out0             ;
; |ngovao|time_:_time|up_counter:count|d_ff:d_ff0[1]|nand3  ; |ngovao|time_:_time|up_counter:count|d_ff:d_ff0[1]|nand3  ; out0             ;
; |ngovao|time_:_time|up_counter:count|d_ff:d_ff0[1]|nand4  ; |ngovao|time_:_time|up_counter:count|d_ff:d_ff0[1]|nand4  ; out0             ;
; |ngovao|time_:_time|up_counter:count|d_ff:d_ff0[1]|nand5  ; |ngovao|time_:_time|up_counter:count|d_ff:d_ff0[1]|nand5  ; out0             ;
; |ngovao|time_:_time|up_counter:count|d_ff:d_ff0[1]|nand6  ; |ngovao|time_:_time|up_counter:count|d_ff:d_ff0[1]|nand6  ; out0             ;
; |ngovao|time_:_time|up_counter:count|d_ff:d_ff0[0]|nand1  ; |ngovao|time_:_time|up_counter:count|d_ff:d_ff0[0]|nand1  ; out0             ;
; |ngovao|time_:_time|up_counter:count|d_ff:d_ff0[0]|nand2  ; |ngovao|time_:_time|up_counter:count|d_ff:d_ff0[0]|nand2  ; out0             ;
; |ngovao|time_:_time|up_counter:count|d_ff:d_ff0[0]|nand3  ; |ngovao|time_:_time|up_counter:count|d_ff:d_ff0[0]|nand3  ; out0             ;
; |ngovao|time_:_time|up_counter:count|d_ff:d_ff0[0]|nand4  ; |ngovao|time_:_time|up_counter:count|d_ff:d_ff0[0]|nand4  ; out0             ;
; |ngovao|time_:_time|up_counter:count|d_ff:d_ff0[0]|nand5  ; |ngovao|time_:_time|up_counter:count|d_ff:d_ff0[0]|nand5  ; out0             ;
; |ngovao|time_:_time|up_counter:count|d_ff:d_ff0[0]|nand6  ; |ngovao|time_:_time|up_counter:count|d_ff:d_ff0[0]|nand6  ; out0             ;
+-----------------------------------------------------------+-----------------------------------------------------------+------------------+


The following table displays output ports that do not toggle to 1 during simulation.
+------------------------------------------------------------------------------------------------------------------------------------------+
; Missing 1-Value Coverage                                                                                                                 ;
+-----------------------------------------------------------+-----------------------------------------------------------+------------------+
; Node Name                                                 ; Output Port Name                                          ; Output Port Type ;
+-----------------------------------------------------------+-----------------------------------------------------------+------------------+
; |ngovao|andd03                                            ; |ngovao|andd03                                            ; out0             ;
; |ngovao|ord0                                              ; |ngovao|ord0                                              ; out0             ;
; |ngovao|andd14                                            ; |ngovao|andd14                                            ; out0             ;
; |ngovao|andd15                                            ; |ngovao|andd15                                            ; out0             ;
; |ngovao|andd16                                            ; |ngovao|andd16                                            ; out0             ;
; |ngovao|ord1                                              ; |ngovao|ord1                                              ; out0             ;
; |ngovao|andd27                                            ; |ngovao|andd27                                            ; out0             ;
; |ngovao|andd28                                            ; |ngovao|andd28                                            ; out0             ;
; |ngovao|ord2                                              ; |ngovao|ord2                                              ; out0             ;
; |ngovao|s3n                                               ; |ngovao|s3n                                               ; out0             ;
; |ngovao|s0en                                              ; |ngovao|s0en                                              ; out0             ;
; |ngovao|en                                                ; |ngovao|en                                                ; out              ;
; |ngovao|q[1]                                              ; |ngovao|q[1]                                              ; pin_out          ;
; |ngovao|q[2]                                              ; |ngovao|q[2]                                              ; pin_out          ;
; |ngovao|d_ff:d_ff_[2]|nand1                               ; |ngovao|d_ff:d_ff_[2]|nand1                               ; out0             ;
; |ngovao|d_ff:d_ff_[2]|nand3                               ; |ngovao|d_ff:d_ff_[2]|nand3                               ; out0             ;
; |ngovao|d_ff:d_ff_[2]|nand4                               ; |ngovao|d_ff:d_ff_[2]|nand4                               ; out0             ;
; |ngovao|d_ff:d_ff_[2]|nand5                               ; |ngovao|d_ff:d_ff_[2]|nand5                               ; out0             ;
; |ngovao|d_ff:d_ff_[2]|nand6                               ; |ngovao|d_ff:d_ff_[2]|nand6                               ; out0             ;
; |ngovao|d_ff:d_ff_[1]|nand1                               ; |ngovao|d_ff:d_ff_[1]|nand1                               ; out0             ;
; |ngovao|d_ff:d_ff_[1]|nand3                               ; |ngovao|d_ff:d_ff_[1]|nand3                               ; out0             ;
; |ngovao|d_ff:d_ff_[1]|nand4                               ; |ngovao|d_ff:d_ff_[1]|nand4                               ; out0             ;
; |ngovao|d_ff:d_ff_[1]|nand5                               ; |ngovao|d_ff:d_ff_[1]|nand5                               ; out0             ;
; |ngovao|d_ff:d_ff_[1]|nand6                               ; |ngovao|d_ff:d_ff_[1]|nand6                               ; out0             ;
; |ngovao|d_ff:d_ff_[0]|nand4                               ; |ngovao|d_ff:d_ff_[0]|nand4                               ; out0             ;
; |ngovao|d_ff:d_ff_[0]|nand5                               ; |ngovao|d_ff:d_ff_[0]|nand5                               ; out0             ;
; |ngovao|time_:_time|norb                                  ; |ngovao|time_:_time|norb                                  ; out0             ;
; |ngovao|time_:_time|norm                                  ; |ngovao|time_:_time|norm                                  ; out0             ;
; |ngovao|time_:_time|up_counter:count|HA:ha0|_xor          ; |ngovao|time_:_time|up_counter:count|HA:ha0|_xor          ; out0             ;
; |ngovao|time_:_time|up_counter:count|HA:haa[14]|_xor      ; |ngovao|time_:_time|up_counter:count|HA:haa[14]|_xor      ; out0             ;
; |ngovao|time_:_time|up_counter:count|HA:haa[14]|_and      ; |ngovao|time_:_time|up_counter:count|HA:haa[14]|_and      ; out0             ;
; |ngovao|time_:_time|up_counter:count|HA:haa[13]|_xor      ; |ngovao|time_:_time|up_counter:count|HA:haa[13]|_xor      ; out0             ;
; |ngovao|time_:_time|up_counter:count|HA:haa[13]|_and      ; |ngovao|time_:_time|up_counter:count|HA:haa[13]|_and      ; out0             ;
; |ngovao|time_:_time|up_counter:count|HA:haa[12]|_xor      ; |ngovao|time_:_time|up_counter:count|HA:haa[12]|_xor      ; out0             ;
; |ngovao|time_:_time|up_counter:count|HA:haa[12]|_and      ; |ngovao|time_:_time|up_counter:count|HA:haa[12]|_and      ; out0             ;
; |ngovao|time_:_time|up_counter:count|HA:haa[11]|_xor      ; |ngovao|time_:_time|up_counter:count|HA:haa[11]|_xor      ; out0             ;
; |ngovao|time_:_time|up_counter:count|HA:haa[11]|_and      ; |ngovao|time_:_time|up_counter:count|HA:haa[11]|_and      ; out0             ;
; |ngovao|time_:_time|up_counter:count|HA:haa[10]|_xor      ; |ngovao|time_:_time|up_counter:count|HA:haa[10]|_xor      ; out0             ;
; |ngovao|time_:_time|up_counter:count|HA:haa[10]|_and      ; |ngovao|time_:_time|up_counter:count|HA:haa[10]|_and      ; out0             ;
; |ngovao|time_:_time|up_counter:count|HA:haa[9]|_xor       ; |ngovao|time_:_time|up_counter:count|HA:haa[9]|_xor       ; out0             ;
; |ngovao|time_:_time|up_counter:count|HA:haa[9]|_and       ; |ngovao|time_:_time|up_counter:count|HA:haa[9]|_and       ; out0             ;
; |ngovao|time_:_time|up_counter:count|HA:haa[8]|_xor       ; |ngovao|time_:_time|up_counter:count|HA:haa[8]|_xor       ; out0             ;
; |ngovao|time_:_time|up_counter:count|HA:haa[8]|_and       ; |ngovao|time_:_time|up_counter:count|HA:haa[8]|_and       ; out0             ;
; |ngovao|time_:_time|up_counter:count|HA:haa[7]|_xor       ; |ngovao|time_:_time|up_counter:count|HA:haa[7]|_xor       ; out0             ;
; |ngovao|time_:_time|up_counter:count|HA:haa[7]|_and       ; |ngovao|time_:_time|up_counter:count|HA:haa[7]|_and       ; out0             ;
; |ngovao|time_:_time|up_counter:count|HA:haa[6]|_xor       ; |ngovao|time_:_time|up_counter:count|HA:haa[6]|_xor       ; out0             ;
; |ngovao|time_:_time|up_counter:count|HA:haa[6]|_and       ; |ngovao|time_:_time|up_counter:count|HA:haa[6]|_and       ; out0             ;
; |ngovao|time_:_time|up_counter:count|HA:haa[5]|_xor       ; |ngovao|time_:_time|up_counter:count|HA:haa[5]|_xor       ; out0             ;
; |ngovao|time_:_time|up_counter:count|HA:haa[5]|_and       ; |ngovao|time_:_time|up_counter:count|HA:haa[5]|_and       ; out0             ;
; |ngovao|time_:_time|up_counter:count|HA:haa[4]|_xor       ; |ngovao|time_:_time|up_counter:count|HA:haa[4]|_xor       ; out0             ;
; |ngovao|time_:_time|up_counter:count|HA:haa[4]|_and       ; |ngovao|time_:_time|up_counter:count|HA:haa[4]|_and       ; out0             ;
; |ngovao|time_:_time|up_counter:count|HA:haa[3]|_and       ; |ngovao|time_:_time|up_counter:count|HA:haa[3]|_and       ; out0             ;
; |ngovao|time_:_time|up_counter:count|d_ff:d_ff0[15]|nand1 ; |ngovao|time_:_time|up_counter:count|d_ff:d_ff0[15]|nand1 ; out0             ;
; |ngovao|time_:_time|up_counter:count|d_ff:d_ff0[15]|nand3 ; |ngovao|time_:_time|up_counter:count|d_ff:d_ff0[15]|nand3 ; out0             ;
; |ngovao|time_:_time|up_counter:count|d_ff:d_ff0[15]|nand4 ; |ngovao|time_:_time|up_counter:count|d_ff:d_ff0[15]|nand4 ; out0             ;
; |ngovao|time_:_time|up_counter:count|d_ff:d_ff0[15]|nand5 ; |ngovao|time_:_time|up_counter:count|d_ff:d_ff0[15]|nand5 ; out0             ;
; |ngovao|time_:_time|up_counter:count|d_ff:d_ff0[15]|nand6 ; |ngovao|time_:_time|up_counter:count|d_ff:d_ff0[15]|nand6 ; out0             ;
; |ngovao|time_:_time|up_counter:count|d_ff:d_ff0[14]|nand1 ; |ngovao|time_:_time|up_counter:count|d_ff:d_ff0[14]|nand1 ; out0             ;
; |ngovao|time_:_time|up_counter:count|d_ff:d_ff0[14]|nand3 ; |ngovao|time_:_time|up_counter:count|d_ff:d_ff0[14]|nand3 ; out0             ;
; |ngovao|time_:_time|up_counter:count|d_ff:d_ff0[14]|nand4 ; |ngovao|time_:_time|up_counter:count|d_ff:d_ff0[14]|nand4 ; out0             ;
; |ngovao|time_:_time|up_counter:count|d_ff:d_ff0[14]|nand5 ; |ngovao|time_:_time|up_counter:count|d_ff:d_ff0[14]|nand5 ; out0             ;
; |ngovao|time_:_time|up_counter:count|d_ff:d_ff0[14]|nand6 ; |ngovao|time_:_time|up_counter:count|d_ff:d_ff0[14]|nand6 ; out0             ;
; |ngovao|time_:_time|up_counter:count|d_ff:d_ff0[13]|nand1 ; |ngovao|time_:_time|up_counter:count|d_ff:d_ff0[13]|nand1 ; out0             ;
; |ngovao|time_:_time|up_counter:count|d_ff:d_ff0[13]|nand3 ; |ngovao|time_:_time|up_counter:count|d_ff:d_ff0[13]|nand3 ; out0             ;
; |ngovao|time_:_time|up_counter:count|d_ff:d_ff0[13]|nand4 ; |ngovao|time_:_time|up_counter:count|d_ff:d_ff0[13]|nand4 ; out0             ;
; |ngovao|time_:_time|up_counter:count|d_ff:d_ff0[13]|nand5 ; |ngovao|time_:_time|up_counter:count|d_ff:d_ff0[13]|nand5 ; out0             ;
; |ngovao|time_:_time|up_counter:count|d_ff:d_ff0[13]|nand6 ; |ngovao|time_:_time|up_counter:count|d_ff:d_ff0[13]|nand6 ; out0             ;
; |ngovao|time_:_time|up_counter:count|d_ff:d_ff0[12]|nand1 ; |ngovao|time_:_time|up_counter:count|d_ff:d_ff0[12]|nand1 ; out0             ;
; |ngovao|time_:_time|up_counter:count|d_ff:d_ff0[12]|nand3 ; |ngovao|time_:_time|up_counter:count|d_ff:d_ff0[12]|nand3 ; out0             ;
; |ngovao|time_:_time|up_counter:count|d_ff:d_ff0[12]|nand4 ; |ngovao|time_:_time|up_counter:count|d_ff:d_ff0[12]|nand4 ; out0             ;
; |ngovao|time_:_time|up_counter:count|d_ff:d_ff0[12]|nand5 ; |ngovao|time_:_time|up_counter:count|d_ff:d_ff0[12]|nand5 ; out0             ;
; |ngovao|time_:_time|up_counter:count|d_ff:d_ff0[12]|nand6 ; |ngovao|time_:_time|up_counter:count|d_ff:d_ff0[12]|nand6 ; out0             ;
; |ngovao|time_:_time|up_counter:count|d_ff:d_ff0[11]|nand1 ; |ngovao|time_:_time|up_counter:count|d_ff:d_ff0[11]|nand1 ; out0             ;
; |ngovao|time_:_time|up_counter:count|d_ff:d_ff0[11]|nand3 ; |ngovao|time_:_time|up_counter:count|d_ff:d_ff0[11]|nand3 ; out0             ;
; |ngovao|time_:_time|up_counter:count|d_ff:d_ff0[11]|nand4 ; |ngovao|time_:_time|up_counter:count|d_ff:d_ff0[11]|nand4 ; out0             ;
; |ngovao|time_:_time|up_counter:count|d_ff:d_ff0[11]|nand5 ; |ngovao|time_:_time|up_counter:count|d_ff:d_ff0[11]|nand5 ; out0             ;
; |ngovao|time_:_time|up_counter:count|d_ff:d_ff0[11]|nand6 ; |ngovao|time_:_time|up_counter:count|d_ff:d_ff0[11]|nand6 ; out0             ;
; |ngovao|time_:_time|up_counter:count|d_ff:d_ff0[10]|nand1 ; |ngovao|time_:_time|up_counter:count|d_ff:d_ff0[10]|nand1 ; out0             ;
; |ngovao|time_:_time|up_counter:count|d_ff:d_ff0[10]|nand3 ; |ngovao|time_:_time|up_counter:count|d_ff:d_ff0[10]|nand3 ; out0             ;
; |ngovao|time_:_time|up_counter:count|d_ff:d_ff0[10]|nand4 ; |ngovao|time_:_time|up_counter:count|d_ff:d_ff0[10]|nand4 ; out0             ;
; |ngovao|time_:_time|up_counter:count|d_ff:d_ff0[10]|nand5 ; |ngovao|time_:_time|up_counter:count|d_ff:d_ff0[10]|nand5 ; out0             ;
; |ngovao|time_:_time|up_counter:count|d_ff:d_ff0[10]|nand6 ; |ngovao|time_:_time|up_counter:count|d_ff:d_ff0[10]|nand6 ; out0             ;
; |ngovao|time_:_time|up_counter:count|d_ff:d_ff0[9]|nand1  ; |ngovao|time_:_time|up_counter:count|d_ff:d_ff0[9]|nand1  ; out0             ;
; |ngovao|time_:_time|up_counter:count|d_ff:d_ff0[9]|nand3  ; |ngovao|time_:_time|up_counter:count|d_ff:d_ff0[9]|nand3  ; out0             ;
; |ngovao|time_:_time|up_counter:count|d_ff:d_ff0[9]|nand4  ; |ngovao|time_:_time|up_counter:count|d_ff:d_ff0[9]|nand4  ; out0             ;
; |ngovao|time_:_time|up_counter:count|d_ff:d_ff0[9]|nand5  ; |ngovao|time_:_time|up_counter:count|d_ff:d_ff0[9]|nand5  ; out0             ;
; |ngovao|time_:_time|up_counter:count|d_ff:d_ff0[9]|nand6  ; |ngovao|time_:_time|up_counter:count|d_ff:d_ff0[9]|nand6  ; out0             ;
; |ngovao|time_:_time|up_counter:count|d_ff:d_ff0[8]|nand1  ; |ngovao|time_:_time|up_counter:count|d_ff:d_ff0[8]|nand1  ; out0             ;
; |ngovao|time_:_time|up_counter:count|d_ff:d_ff0[8]|nand3  ; |ngovao|time_:_time|up_counter:count|d_ff:d_ff0[8]|nand3  ; out0             ;
; |ngovao|time_:_time|up_counter:count|d_ff:d_ff0[8]|nand4  ; |ngovao|time_:_time|up_counter:count|d_ff:d_ff0[8]|nand4  ; out0             ;
; |ngovao|time_:_time|up_counter:count|d_ff:d_ff0[8]|nand5  ; |ngovao|time_:_time|up_counter:count|d_ff:d_ff0[8]|nand5  ; out0             ;
; |ngovao|time_:_time|up_counter:count|d_ff:d_ff0[8]|nand6  ; |ngovao|time_:_time|up_counter:count|d_ff:d_ff0[8]|nand6  ; out0             ;
; |ngovao|time_:_time|up_counter:count|d_ff:d_ff0[7]|nand1  ; |ngovao|time_:_time|up_counter:count|d_ff:d_ff0[7]|nand1  ; out0             ;
; |ngovao|time_:_time|up_counter:count|d_ff:d_ff0[7]|nand3  ; |ngovao|time_:_time|up_counter:count|d_ff:d_ff0[7]|nand3  ; out0             ;
; |ngovao|time_:_time|up_counter:count|d_ff:d_ff0[7]|nand4  ; |ngovao|time_:_time|up_counter:count|d_ff:d_ff0[7]|nand4  ; out0             ;
; |ngovao|time_:_time|up_counter:count|d_ff:d_ff0[7]|nand5  ; |ngovao|time_:_time|up_counter:count|d_ff:d_ff0[7]|nand5  ; out0             ;
; |ngovao|time_:_time|up_counter:count|d_ff:d_ff0[7]|nand6  ; |ngovao|time_:_time|up_counter:count|d_ff:d_ff0[7]|nand6  ; out0             ;
; |ngovao|time_:_time|up_counter:count|d_ff:d_ff0[6]|nand1  ; |ngovao|time_:_time|up_counter:count|d_ff:d_ff0[6]|nand1  ; out0             ;
; |ngovao|time_:_time|up_counter:count|d_ff:d_ff0[6]|nand3  ; |ngovao|time_:_time|up_counter:count|d_ff:d_ff0[6]|nand3  ; out0             ;
; |ngovao|time_:_time|up_counter:count|d_ff:d_ff0[6]|nand4  ; |ngovao|time_:_time|up_counter:count|d_ff:d_ff0[6]|nand4  ; out0             ;
; |ngovao|time_:_time|up_counter:count|d_ff:d_ff0[6]|nand5  ; |ngovao|time_:_time|up_counter:count|d_ff:d_ff0[6]|nand5  ; out0             ;
; |ngovao|time_:_time|up_counter:count|d_ff:d_ff0[6]|nand6  ; |ngovao|time_:_time|up_counter:count|d_ff:d_ff0[6]|nand6  ; out0             ;
; |ngovao|time_:_time|up_counter:count|d_ff:d_ff0[5]|nand1  ; |ngovao|time_:_time|up_counter:count|d_ff:d_ff0[5]|nand1  ; out0             ;
; |ngovao|time_:_time|up_counter:count|d_ff:d_ff0[5]|nand3  ; |ngovao|time_:_time|up_counter:count|d_ff:d_ff0[5]|nand3  ; out0             ;
; |ngovao|time_:_time|up_counter:count|d_ff:d_ff0[5]|nand4  ; |ngovao|time_:_time|up_counter:count|d_ff:d_ff0[5]|nand4  ; out0             ;
; |ngovao|time_:_time|up_counter:count|d_ff:d_ff0[5]|nand5  ; |ngovao|time_:_time|up_counter:count|d_ff:d_ff0[5]|nand5  ; out0             ;
; |ngovao|time_:_time|up_counter:count|d_ff:d_ff0[5]|nand6  ; |ngovao|time_:_time|up_counter:count|d_ff:d_ff0[5]|nand6  ; out0             ;
; |ngovao|time_:_time|up_counter:count|d_ff:d_ff0[4]|nand1  ; |ngovao|time_:_time|up_counter:count|d_ff:d_ff0[4]|nand1  ; out0             ;
; |ngovao|time_:_time|up_counter:count|d_ff:d_ff0[4]|nand3  ; |ngovao|time_:_time|up_counter:count|d_ff:d_ff0[4]|nand3  ; out0             ;
; |ngovao|time_:_time|up_counter:count|d_ff:d_ff0[4]|nand4  ; |ngovao|time_:_time|up_counter:count|d_ff:d_ff0[4]|nand4  ; out0             ;
; |ngovao|time_:_time|up_counter:count|d_ff:d_ff0[4]|nand5  ; |ngovao|time_:_time|up_counter:count|d_ff:d_ff0[4]|nand5  ; out0             ;
; |ngovao|time_:_time|up_counter:count|d_ff:d_ff0[4]|nand6  ; |ngovao|time_:_time|up_counter:count|d_ff:d_ff0[4]|nand6  ; out0             ;
; |ngovao|time_:_time|up_counter:count|d_ff:d_ff0[3]|nand1  ; |ngovao|time_:_time|up_counter:count|d_ff:d_ff0[3]|nand1  ; out0             ;
; |ngovao|time_:_time|up_counter:count|d_ff:d_ff0[3]|nand3  ; |ngovao|time_:_time|up_counter:count|d_ff:d_ff0[3]|nand3  ; out0             ;
; |ngovao|time_:_time|up_counter:count|d_ff:d_ff0[3]|nand4  ; |ngovao|time_:_time|up_counter:count|d_ff:d_ff0[3]|nand4  ; out0             ;
; |ngovao|time_:_time|up_counter:count|d_ff:d_ff0[3]|nand5  ; |ngovao|time_:_time|up_counter:count|d_ff:d_ff0[3]|nand5  ; out0             ;
; |ngovao|time_:_time|up_counter:count|d_ff:d_ff0[3]|nand6  ; |ngovao|time_:_time|up_counter:count|d_ff:d_ff0[3]|nand6  ; out0             ;
+-----------------------------------------------------------+-----------------------------------------------------------+------------------+


The following table displays output ports that do not toggle to 0 during simulation.
+------------------------------------------------------------------------------------------------------------------------------------------+
; Missing 0-Value Coverage                                                                                                                 ;
+-----------------------------------------------------------+-----------------------------------------------------------+------------------+
; Node Name                                                 ; Output Port Name                                          ; Output Port Type ;
+-----------------------------------------------------------+-----------------------------------------------------------+------------------+
; |ngovao|andd02                                            ; |ngovao|andd02                                            ; out0             ;
; |ngovao|andd03                                            ; |ngovao|andd03                                            ; out0             ;
; |ngovao|ord0                                              ; |ngovao|ord0                                              ; out0             ;
; |ngovao|andd14                                            ; |ngovao|andd14                                            ; out0             ;
; |ngovao|andd15                                            ; |ngovao|andd15                                            ; out0             ;
; |ngovao|andd16                                            ; |ngovao|andd16                                            ; out0             ;
; |ngovao|ord1                                              ; |ngovao|ord1                                              ; out0             ;
; |ngovao|andd27                                            ; |ngovao|andd27                                            ; out0             ;
; |ngovao|andd28                                            ; |ngovao|andd28                                            ; out0             ;
; |ngovao|ord2                                              ; |ngovao|ord2                                              ; out0             ;
; |ngovao|s3n                                               ; |ngovao|s3n                                               ; out0             ;
; |ngovao|en                                                ; |ngovao|en                                                ; out              ;
; |ngovao|rst_n                                             ; |ngovao|rst_n                                             ; out              ;
; |ngovao|q[0]                                              ; |ngovao|q[0]                                              ; pin_out          ;
; |ngovao|q[1]                                              ; |ngovao|q[1]                                              ; pin_out          ;
; |ngovao|q[2]                                              ; |ngovao|q[2]                                              ; pin_out          ;
; |ngovao|d_ff:d_ff_[2]|nand1                               ; |ngovao|d_ff:d_ff_[2]|nand1                               ; out0             ;
; |ngovao|d_ff:d_ff_[2]|nand3                               ; |ngovao|d_ff:d_ff_[2]|nand3                               ; out0             ;
; |ngovao|d_ff:d_ff_[2]|nand4                               ; |ngovao|d_ff:d_ff_[2]|nand4                               ; out0             ;
; |ngovao|d_ff:d_ff_[2]|nand5                               ; |ngovao|d_ff:d_ff_[2]|nand5                               ; out0             ;
; |ngovao|d_ff:d_ff_[2]|nand6                               ; |ngovao|d_ff:d_ff_[2]|nand6                               ; out0             ;
; |ngovao|d_ff:d_ff_[1]|nand1                               ; |ngovao|d_ff:d_ff_[1]|nand1                               ; out0             ;
; |ngovao|d_ff:d_ff_[1]|nand3                               ; |ngovao|d_ff:d_ff_[1]|nand3                               ; out0             ;
; |ngovao|d_ff:d_ff_[1]|nand4                               ; |ngovao|d_ff:d_ff_[1]|nand4                               ; out0             ;
; |ngovao|d_ff:d_ff_[1]|nand5                               ; |ngovao|d_ff:d_ff_[1]|nand5                               ; out0             ;
; |ngovao|d_ff:d_ff_[1]|nand6                               ; |ngovao|d_ff:d_ff_[1]|nand6                               ; out0             ;
; |ngovao|d_ff:d_ff_[0]|nand1                               ; |ngovao|d_ff:d_ff_[0]|nand1                               ; out0             ;
; |ngovao|d_ff:d_ff_[0]|nand6                               ; |ngovao|d_ff:d_ff_[0]|nand6                               ; out0             ;
; |ngovao|time_:_time|norb                                  ; |ngovao|time_:_time|norb                                  ; out0             ;
; |ngovao|time_:_time|norm                                  ; |ngovao|time_:_time|norm                                  ; out0             ;
; |ngovao|time_:_time|up_counter:count|HA:ha0|_xor          ; |ngovao|time_:_time|up_counter:count|HA:ha0|_xor          ; out0             ;
; |ngovao|time_:_time|up_counter:count|HA:haa[14]|_xor      ; |ngovao|time_:_time|up_counter:count|HA:haa[14]|_xor      ; out0             ;
; |ngovao|time_:_time|up_counter:count|HA:haa[14]|_and      ; |ngovao|time_:_time|up_counter:count|HA:haa[14]|_and      ; out0             ;
; |ngovao|time_:_time|up_counter:count|HA:haa[13]|_xor      ; |ngovao|time_:_time|up_counter:count|HA:haa[13]|_xor      ; out0             ;
; |ngovao|time_:_time|up_counter:count|HA:haa[13]|_and      ; |ngovao|time_:_time|up_counter:count|HA:haa[13]|_and      ; out0             ;
; |ngovao|time_:_time|up_counter:count|HA:haa[12]|_xor      ; |ngovao|time_:_time|up_counter:count|HA:haa[12]|_xor      ; out0             ;
; |ngovao|time_:_time|up_counter:count|HA:haa[12]|_and      ; |ngovao|time_:_time|up_counter:count|HA:haa[12]|_and      ; out0             ;
; |ngovao|time_:_time|up_counter:count|HA:haa[11]|_xor      ; |ngovao|time_:_time|up_counter:count|HA:haa[11]|_xor      ; out0             ;
; |ngovao|time_:_time|up_counter:count|HA:haa[11]|_and      ; |ngovao|time_:_time|up_counter:count|HA:haa[11]|_and      ; out0             ;
; |ngovao|time_:_time|up_counter:count|HA:haa[10]|_xor      ; |ngovao|time_:_time|up_counter:count|HA:haa[10]|_xor      ; out0             ;
; |ngovao|time_:_time|up_counter:count|HA:haa[10]|_and      ; |ngovao|time_:_time|up_counter:count|HA:haa[10]|_and      ; out0             ;
; |ngovao|time_:_time|up_counter:count|HA:haa[9]|_xor       ; |ngovao|time_:_time|up_counter:count|HA:haa[9]|_xor       ; out0             ;
; |ngovao|time_:_time|up_counter:count|HA:haa[9]|_and       ; |ngovao|time_:_time|up_counter:count|HA:haa[9]|_and       ; out0             ;
; |ngovao|time_:_time|up_counter:count|HA:haa[8]|_xor       ; |ngovao|time_:_time|up_counter:count|HA:haa[8]|_xor       ; out0             ;
; |ngovao|time_:_time|up_counter:count|HA:haa[8]|_and       ; |ngovao|time_:_time|up_counter:count|HA:haa[8]|_and       ; out0             ;
; |ngovao|time_:_time|up_counter:count|HA:haa[7]|_xor       ; |ngovao|time_:_time|up_counter:count|HA:haa[7]|_xor       ; out0             ;
; |ngovao|time_:_time|up_counter:count|HA:haa[7]|_and       ; |ngovao|time_:_time|up_counter:count|HA:haa[7]|_and       ; out0             ;
; |ngovao|time_:_time|up_counter:count|HA:haa[6]|_xor       ; |ngovao|time_:_time|up_counter:count|HA:haa[6]|_xor       ; out0             ;
; |ngovao|time_:_time|up_counter:count|HA:haa[6]|_and       ; |ngovao|time_:_time|up_counter:count|HA:haa[6]|_and       ; out0             ;
; |ngovao|time_:_time|up_counter:count|HA:haa[5]|_xor       ; |ngovao|time_:_time|up_counter:count|HA:haa[5]|_xor       ; out0             ;
; |ngovao|time_:_time|up_counter:count|HA:haa[5]|_and       ; |ngovao|time_:_time|up_counter:count|HA:haa[5]|_and       ; out0             ;
; |ngovao|time_:_time|up_counter:count|HA:haa[4]|_xor       ; |ngovao|time_:_time|up_counter:count|HA:haa[4]|_xor       ; out0             ;
; |ngovao|time_:_time|up_counter:count|HA:haa[4]|_and       ; |ngovao|time_:_time|up_counter:count|HA:haa[4]|_and       ; out0             ;
; |ngovao|time_:_time|up_counter:count|HA:haa[3]|_and       ; |ngovao|time_:_time|up_counter:count|HA:haa[3]|_and       ; out0             ;
; |ngovao|time_:_time|up_counter:count|d_ff:d_ff0[15]|nand1 ; |ngovao|time_:_time|up_counter:count|d_ff:d_ff0[15]|nand1 ; out0             ;
; |ngovao|time_:_time|up_counter:count|d_ff:d_ff0[15]|nand3 ; |ngovao|time_:_time|up_counter:count|d_ff:d_ff0[15]|nand3 ; out0             ;
; |ngovao|time_:_time|up_counter:count|d_ff:d_ff0[15]|nand4 ; |ngovao|time_:_time|up_counter:count|d_ff:d_ff0[15]|nand4 ; out0             ;
; |ngovao|time_:_time|up_counter:count|d_ff:d_ff0[15]|nand5 ; |ngovao|time_:_time|up_counter:count|d_ff:d_ff0[15]|nand5 ; out0             ;
; |ngovao|time_:_time|up_counter:count|d_ff:d_ff0[15]|nand6 ; |ngovao|time_:_time|up_counter:count|d_ff:d_ff0[15]|nand6 ; out0             ;
; |ngovao|time_:_time|up_counter:count|d_ff:d_ff0[14]|nand1 ; |ngovao|time_:_time|up_counter:count|d_ff:d_ff0[14]|nand1 ; out0             ;
; |ngovao|time_:_time|up_counter:count|d_ff:d_ff0[14]|nand3 ; |ngovao|time_:_time|up_counter:count|d_ff:d_ff0[14]|nand3 ; out0             ;
; |ngovao|time_:_time|up_counter:count|d_ff:d_ff0[14]|nand4 ; |ngovao|time_:_time|up_counter:count|d_ff:d_ff0[14]|nand4 ; out0             ;
; |ngovao|time_:_time|up_counter:count|d_ff:d_ff0[14]|nand5 ; |ngovao|time_:_time|up_counter:count|d_ff:d_ff0[14]|nand5 ; out0             ;
; |ngovao|time_:_time|up_counter:count|d_ff:d_ff0[14]|nand6 ; |ngovao|time_:_time|up_counter:count|d_ff:d_ff0[14]|nand6 ; out0             ;
; |ngovao|time_:_time|up_counter:count|d_ff:d_ff0[13]|nand1 ; |ngovao|time_:_time|up_counter:count|d_ff:d_ff0[13]|nand1 ; out0             ;
; |ngovao|time_:_time|up_counter:count|d_ff:d_ff0[13]|nand3 ; |ngovao|time_:_time|up_counter:count|d_ff:d_ff0[13]|nand3 ; out0             ;
; |ngovao|time_:_time|up_counter:count|d_ff:d_ff0[13]|nand4 ; |ngovao|time_:_time|up_counter:count|d_ff:d_ff0[13]|nand4 ; out0             ;
; |ngovao|time_:_time|up_counter:count|d_ff:d_ff0[13]|nand5 ; |ngovao|time_:_time|up_counter:count|d_ff:d_ff0[13]|nand5 ; out0             ;
; |ngovao|time_:_time|up_counter:count|d_ff:d_ff0[13]|nand6 ; |ngovao|time_:_time|up_counter:count|d_ff:d_ff0[13]|nand6 ; out0             ;
; |ngovao|time_:_time|up_counter:count|d_ff:d_ff0[12]|nand1 ; |ngovao|time_:_time|up_counter:count|d_ff:d_ff0[12]|nand1 ; out0             ;
; |ngovao|time_:_time|up_counter:count|d_ff:d_ff0[12]|nand3 ; |ngovao|time_:_time|up_counter:count|d_ff:d_ff0[12]|nand3 ; out0             ;
; |ngovao|time_:_time|up_counter:count|d_ff:d_ff0[12]|nand4 ; |ngovao|time_:_time|up_counter:count|d_ff:d_ff0[12]|nand4 ; out0             ;
; |ngovao|time_:_time|up_counter:count|d_ff:d_ff0[12]|nand5 ; |ngovao|time_:_time|up_counter:count|d_ff:d_ff0[12]|nand5 ; out0             ;
; |ngovao|time_:_time|up_counter:count|d_ff:d_ff0[12]|nand6 ; |ngovao|time_:_time|up_counter:count|d_ff:d_ff0[12]|nand6 ; out0             ;
; |ngovao|time_:_time|up_counter:count|d_ff:d_ff0[11]|nand1 ; |ngovao|time_:_time|up_counter:count|d_ff:d_ff0[11]|nand1 ; out0             ;
; |ngovao|time_:_time|up_counter:count|d_ff:d_ff0[11]|nand3 ; |ngovao|time_:_time|up_counter:count|d_ff:d_ff0[11]|nand3 ; out0             ;
; |ngovao|time_:_time|up_counter:count|d_ff:d_ff0[11]|nand4 ; |ngovao|time_:_time|up_counter:count|d_ff:d_ff0[11]|nand4 ; out0             ;
; |ngovao|time_:_time|up_counter:count|d_ff:d_ff0[11]|nand5 ; |ngovao|time_:_time|up_counter:count|d_ff:d_ff0[11]|nand5 ; out0             ;
; |ngovao|time_:_time|up_counter:count|d_ff:d_ff0[11]|nand6 ; |ngovao|time_:_time|up_counter:count|d_ff:d_ff0[11]|nand6 ; out0             ;
; |ngovao|time_:_time|up_counter:count|d_ff:d_ff0[10]|nand1 ; |ngovao|time_:_time|up_counter:count|d_ff:d_ff0[10]|nand1 ; out0             ;
; |ngovao|time_:_time|up_counter:count|d_ff:d_ff0[10]|nand3 ; |ngovao|time_:_time|up_counter:count|d_ff:d_ff0[10]|nand3 ; out0             ;
; |ngovao|time_:_time|up_counter:count|d_ff:d_ff0[10]|nand4 ; |ngovao|time_:_time|up_counter:count|d_ff:d_ff0[10]|nand4 ; out0             ;
; |ngovao|time_:_time|up_counter:count|d_ff:d_ff0[10]|nand5 ; |ngovao|time_:_time|up_counter:count|d_ff:d_ff0[10]|nand5 ; out0             ;
; |ngovao|time_:_time|up_counter:count|d_ff:d_ff0[10]|nand6 ; |ngovao|time_:_time|up_counter:count|d_ff:d_ff0[10]|nand6 ; out0             ;
; |ngovao|time_:_time|up_counter:count|d_ff:d_ff0[9]|nand1  ; |ngovao|time_:_time|up_counter:count|d_ff:d_ff0[9]|nand1  ; out0             ;
; |ngovao|time_:_time|up_counter:count|d_ff:d_ff0[9]|nand3  ; |ngovao|time_:_time|up_counter:count|d_ff:d_ff0[9]|nand3  ; out0             ;
; |ngovao|time_:_time|up_counter:count|d_ff:d_ff0[9]|nand4  ; |ngovao|time_:_time|up_counter:count|d_ff:d_ff0[9]|nand4  ; out0             ;
; |ngovao|time_:_time|up_counter:count|d_ff:d_ff0[9]|nand5  ; |ngovao|time_:_time|up_counter:count|d_ff:d_ff0[9]|nand5  ; out0             ;
; |ngovao|time_:_time|up_counter:count|d_ff:d_ff0[9]|nand6  ; |ngovao|time_:_time|up_counter:count|d_ff:d_ff0[9]|nand6  ; out0             ;
; |ngovao|time_:_time|up_counter:count|d_ff:d_ff0[8]|nand1  ; |ngovao|time_:_time|up_counter:count|d_ff:d_ff0[8]|nand1  ; out0             ;
; |ngovao|time_:_time|up_counter:count|d_ff:d_ff0[8]|nand3  ; |ngovao|time_:_time|up_counter:count|d_ff:d_ff0[8]|nand3  ; out0             ;
; |ngovao|time_:_time|up_counter:count|d_ff:d_ff0[8]|nand4  ; |ngovao|time_:_time|up_counter:count|d_ff:d_ff0[8]|nand4  ; out0             ;
; |ngovao|time_:_time|up_counter:count|d_ff:d_ff0[8]|nand5  ; |ngovao|time_:_time|up_counter:count|d_ff:d_ff0[8]|nand5  ; out0             ;
; |ngovao|time_:_time|up_counter:count|d_ff:d_ff0[8]|nand6  ; |ngovao|time_:_time|up_counter:count|d_ff:d_ff0[8]|nand6  ; out0             ;
; |ngovao|time_:_time|up_counter:count|d_ff:d_ff0[7]|nand1  ; |ngovao|time_:_time|up_counter:count|d_ff:d_ff0[7]|nand1  ; out0             ;
; |ngovao|time_:_time|up_counter:count|d_ff:d_ff0[7]|nand3  ; |ngovao|time_:_time|up_counter:count|d_ff:d_ff0[7]|nand3  ; out0             ;
; |ngovao|time_:_time|up_counter:count|d_ff:d_ff0[7]|nand4  ; |ngovao|time_:_time|up_counter:count|d_ff:d_ff0[7]|nand4  ; out0             ;
; |ngovao|time_:_time|up_counter:count|d_ff:d_ff0[7]|nand5  ; |ngovao|time_:_time|up_counter:count|d_ff:d_ff0[7]|nand5  ; out0             ;
; |ngovao|time_:_time|up_counter:count|d_ff:d_ff0[7]|nand6  ; |ngovao|time_:_time|up_counter:count|d_ff:d_ff0[7]|nand6  ; out0             ;
; |ngovao|time_:_time|up_counter:count|d_ff:d_ff0[6]|nand1  ; |ngovao|time_:_time|up_counter:count|d_ff:d_ff0[6]|nand1  ; out0             ;
; |ngovao|time_:_time|up_counter:count|d_ff:d_ff0[6]|nand3  ; |ngovao|time_:_time|up_counter:count|d_ff:d_ff0[6]|nand3  ; out0             ;
; |ngovao|time_:_time|up_counter:count|d_ff:d_ff0[6]|nand4  ; |ngovao|time_:_time|up_counter:count|d_ff:d_ff0[6]|nand4  ; out0             ;
; |ngovao|time_:_time|up_counter:count|d_ff:d_ff0[6]|nand5  ; |ngovao|time_:_time|up_counter:count|d_ff:d_ff0[6]|nand5  ; out0             ;
; |ngovao|time_:_time|up_counter:count|d_ff:d_ff0[6]|nand6  ; |ngovao|time_:_time|up_counter:count|d_ff:d_ff0[6]|nand6  ; out0             ;
; |ngovao|time_:_time|up_counter:count|d_ff:d_ff0[5]|nand1  ; |ngovao|time_:_time|up_counter:count|d_ff:d_ff0[5]|nand1  ; out0             ;
; |ngovao|time_:_time|up_counter:count|d_ff:d_ff0[5]|nand3  ; |ngovao|time_:_time|up_counter:count|d_ff:d_ff0[5]|nand3  ; out0             ;
; |ngovao|time_:_time|up_counter:count|d_ff:d_ff0[5]|nand4  ; |ngovao|time_:_time|up_counter:count|d_ff:d_ff0[5]|nand4  ; out0             ;
; |ngovao|time_:_time|up_counter:count|d_ff:d_ff0[5]|nand5  ; |ngovao|time_:_time|up_counter:count|d_ff:d_ff0[5]|nand5  ; out0             ;
; |ngovao|time_:_time|up_counter:count|d_ff:d_ff0[5]|nand6  ; |ngovao|time_:_time|up_counter:count|d_ff:d_ff0[5]|nand6  ; out0             ;
; |ngovao|time_:_time|up_counter:count|d_ff:d_ff0[4]|nand1  ; |ngovao|time_:_time|up_counter:count|d_ff:d_ff0[4]|nand1  ; out0             ;
; |ngovao|time_:_time|up_counter:count|d_ff:d_ff0[4]|nand3  ; |ngovao|time_:_time|up_counter:count|d_ff:d_ff0[4]|nand3  ; out0             ;
; |ngovao|time_:_time|up_counter:count|d_ff:d_ff0[4]|nand4  ; |ngovao|time_:_time|up_counter:count|d_ff:d_ff0[4]|nand4  ; out0             ;
; |ngovao|time_:_time|up_counter:count|d_ff:d_ff0[4]|nand5  ; |ngovao|time_:_time|up_counter:count|d_ff:d_ff0[4]|nand5  ; out0             ;
; |ngovao|time_:_time|up_counter:count|d_ff:d_ff0[4]|nand6  ; |ngovao|time_:_time|up_counter:count|d_ff:d_ff0[4]|nand6  ; out0             ;
; |ngovao|time_:_time|up_counter:count|d_ff:d_ff0[3]|nand1  ; |ngovao|time_:_time|up_counter:count|d_ff:d_ff0[3]|nand1  ; out0             ;
; |ngovao|time_:_time|up_counter:count|d_ff:d_ff0[3]|nand3  ; |ngovao|time_:_time|up_counter:count|d_ff:d_ff0[3]|nand3  ; out0             ;
; |ngovao|time_:_time|up_counter:count|d_ff:d_ff0[3]|nand4  ; |ngovao|time_:_time|up_counter:count|d_ff:d_ff0[3]|nand4  ; out0             ;
; |ngovao|time_:_time|up_counter:count|d_ff:d_ff0[3]|nand5  ; |ngovao|time_:_time|up_counter:count|d_ff:d_ff0[3]|nand5  ; out0             ;
; |ngovao|time_:_time|up_counter:count|d_ff:d_ff0[3]|nand6  ; |ngovao|time_:_time|up_counter:count|d_ff:d_ff0[3]|nand6  ; out0             ;
+-----------------------------------------------------------+-----------------------------------------------------------+------------------+


+---------------------+
; Simulator INI Usage ;
+--------+------------+
; Option ; Usage      ;
+--------+------------+


+--------------------+
; Simulator Messages ;
+--------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit Simulator
    Info: Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition
    Info: Processing started: Fri Oct 14 11:06:47 2022
Info: Command: quartus_sim --simulation_results_format=VWF Traffic -c Traffic
Info (324025): Using vector source file "C:/Users/huynh/Desktop/HDL/Traffic_Lights/Structural/Waveform.vwf"
Info (310003): Option to preserve fewer signal transitions to reduce memory requirements is enabled
    Info (310004): Simulation has been partitioned into sub-simulations according to the maximum transition count determined by the engine. Transitions from memory will be flushed out to disk at the end of each sub-simulation to reduce memory requirements.
Info (310002): Simulation partitioned into 1 sub-simulations
Info (328053): Simulation coverage is      27.38 %
Info (328052): Number of transitions in simulation is 5607
Info (324045): Vector file Traffic.sim.vwf is saved in VWF text format. You can compress it into CVWF format in order to reduce file size. For more details please refer to the Quartus II Help.
Info: Quartus II 64-Bit Simulator was successful. 0 errors, 0 warnings
    Info: Peak virtual memory: 4443 megabytes
    Info: Processing ended: Fri Oct 14 11:06:47 2022
    Info: Elapsed time: 00:00:00
    Info: Total CPU time (on all processors): 00:00:00


