
module uut_afu_3_1_1
(
  input clk,
  input rst,
  input start,
  input available_write0,
  input available_read0,
  input almost_empty_read0,
  output req_rd_data0,
  input [512-1:0] rd_data0,
  output req_wr_data0,
  output [512-1:0] wr_data0,
  output done
);


endmodule
