

================================================================
== Vivado HLS Report for 'loop_imperfect'
================================================================
* Date:           Fri Jun 23 13:42:54 2023

* Version:        2019.2 (Build 2704478 on Wed Nov 06 22:10:23 MST 2019)
* Project:        proj_loop_imperfect
* Solution:       solution1
* Product family: kintex7
* Target device:  xc7k160t-fbg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  | 4.00 ns | 3.364 ns |   0.50 ns  |
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-------+-------+---------+
    |  Latency (cycles) |  Latency (absolute) |    Interval   | Pipeline|
    |   min   |   max   |    min   |    max   |  min  |  max  |   Type  |
    +---------+---------+----------+----------+-------+-------+---------+
    |    82001|    82001| 0.328 ms | 0.328 ms |  82001|  82001|   none  |
    +---------+---------+----------+----------+-------+-------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |          |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name|   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |- Loop 1  |    82000|    82000|        82|          -|          -|  1000|    no    |
        +----------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 83
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 25 
25 --> 26 
26 --> 27 
27 --> 28 
28 --> 29 
29 --> 30 
30 --> 31 
31 --> 32 
32 --> 33 
33 --> 34 
34 --> 35 
35 --> 36 
36 --> 37 
37 --> 38 
38 --> 39 
39 --> 40 
40 --> 41 
41 --> 42 
42 --> 43 
43 --> 44 
44 --> 45 
45 --> 46 
46 --> 47 
47 --> 48 
48 --> 49 
49 --> 50 
50 --> 51 
51 --> 52 
52 --> 53 
53 --> 54 
54 --> 55 
55 --> 56 
56 --> 57 
57 --> 58 
58 --> 59 
59 --> 60 
60 --> 61 
61 --> 62 
62 --> 63 
63 --> 64 
64 --> 65 
65 --> 66 
66 --> 67 
67 --> 68 
68 --> 69 
69 --> 70 
70 --> 71 
71 --> 72 
72 --> 73 
73 --> 74 
74 --> 75 
75 --> 76 
76 --> 77 
77 --> 78 
78 --> 79 
79 --> 80 
80 --> 81 
81 --> 82 
82 --> 83 
83 --> 2 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.06>
ST_1 : Operation 84 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([3000 x i32]* %buffer_r) nounwind, !map !7"   --->   Operation 84 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 85 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([3000 x i32]* %M) nounwind, !map !13"   --->   Operation 85 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 86 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecTopModule([15 x i8]* @loop_imperfect_str) nounwind"   --->   Operation 86 'spectopmodule' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 87 [1/1] (1.06ns)   --->   "br label %1" [loop_imperfect.c:100]   --->   Operation 87 'br' <Predicate = true> <Delay = 1.06>

State 2 <SV = 1> <Delay = 1.42>
ST_2 : Operation 88 [1/1] (0.00ns)   --->   "%i_0 = phi i11 [ 0, %0 ], [ %i, %2 ]"   --->   Operation 88 'phi' 'i_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 89 [1/1] (1.32ns)   --->   "%icmp_ln100 = icmp ult i11 %i_0, -48" [loop_imperfect.c:100]   --->   Operation 89 'icmp' 'icmp_ln100' <Predicate = true> <Delay = 1.32> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.32> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 90 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 1000, i64 1000, i64 1000) nounwind"   --->   Operation 90 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 91 [1/1] (0.00ns)   --->   "br i1 %icmp_ln100, label %2, label %3" [loop_imperfect.c:100]   --->   Operation 91 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 92 [1/1] (1.42ns)   --->   "%add_ln101 = add i11 4, %i_0" [loop_imperfect.c:101]   --->   Operation 92 'add' 'add_ln101' <Predicate = (icmp_ln100)> <Delay = 1.42> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 93 [1/1] (0.00ns)   --->   "ret void" [loop_imperfect.c:113]   --->   Operation 93 'ret' <Predicate = (!icmp_ln100)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 2.66>
ST_3 : Operation 94 [1/1] (0.00ns)   --->   "%zext_ln101 = zext i11 %i_0 to i64" [loop_imperfect.c:101]   --->   Operation 94 'zext' 'zext_ln101' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 95 [1/1] (0.00ns)   --->   "%M_addr = getelementptr [3000 x i32]* %M, i64 0, i64 %zext_ln101" [loop_imperfect.c:101]   --->   Operation 95 'getelementptr' 'M_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 96 [2/2] (2.66ns)   --->   "%a = load i32* %M_addr, align 4" [loop_imperfect.c:101]   --->   Operation 96 'load' 'a' <Predicate = true> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 3000> <RAM>
ST_3 : Operation 97 [1/1] (0.00ns)   --->   "%zext_ln101_1 = zext i11 %add_ln101 to i64" [loop_imperfect.c:101]   --->   Operation 97 'zext' 'zext_ln101_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 98 [1/1] (0.00ns)   --->   "%M_addr_1 = getelementptr [3000 x i32]* %M, i64 0, i64 %zext_ln101_1" [loop_imperfect.c:101]   --->   Operation 98 'getelementptr' 'M_addr_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 99 [2/2] (2.66ns)   --->   "%b = load i32* %M_addr_1, align 4" [loop_imperfect.c:101]   --->   Operation 99 'load' 'b' <Predicate = true> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 3000> <RAM>

State 4 <SV = 3> <Delay = 2.66>
ST_4 : Operation 100 [1/2] (2.66ns)   --->   "%a = load i32* %M_addr, align 4" [loop_imperfect.c:101]   --->   Operation 100 'load' 'a' <Predicate = true> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 3000> <RAM>
ST_4 : Operation 101 [1/2] (2.66ns)   --->   "%b = load i32* %M_addr_1, align 4" [loop_imperfect.c:101]   --->   Operation 101 'load' 'b' <Predicate = true> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 3000> <RAM>
ST_4 : Operation 102 [1/1] (0.00ns)   --->   "%sext_ln102 = sext i32 %a to i64" [loop_imperfect.c:102]   --->   Operation 102 'sext' 'sext_ln102' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 103 [1/1] (0.00ns)   --->   "%buffer_addr = getelementptr [3000 x i32]* %buffer_r, i64 0, i64 %sext_ln102" [loop_imperfect.c:102]   --->   Operation 103 'getelementptr' 'buffer_addr' <Predicate = true> <Delay = 0.00>

State 5 <SV = 4> <Delay = 2.66>
ST_5 : Operation 104 [2/2] (2.66ns)   --->   "%b0 = load i32* %buffer_addr, align 4" [loop_imperfect.c:102]   --->   Operation 104 'load' 'b0' <Predicate = true> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 3000> <RAM>
ST_5 : Operation 105 [1/1] (0.00ns)   --->   "%sext_ln102_1 = sext i32 %b to i64" [loop_imperfect.c:102]   --->   Operation 105 'sext' 'sext_ln102_1' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 106 [1/1] (0.00ns)   --->   "%buffer_addr_1 = getelementptr [3000 x i32]* %buffer_r, i64 0, i64 %sext_ln102_1" [loop_imperfect.c:102]   --->   Operation 106 'getelementptr' 'buffer_addr_1' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 107 [2/2] (2.66ns)   --->   "%b1 = load i32* %buffer_addr_1, align 4" [loop_imperfect.c:102]   --->   Operation 107 'load' 'b1' <Predicate = true> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 3000> <RAM>

State 6 <SV = 5> <Delay = 2.66>
ST_6 : Operation 108 [1/2] (2.66ns)   --->   "%b0 = load i32* %buffer_addr, align 4" [loop_imperfect.c:102]   --->   Operation 108 'load' 'b0' <Predicate = true> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 3000> <RAM>
ST_6 : Operation 109 [1/2] (2.66ns)   --->   "%b1 = load i32* %buffer_addr_1, align 4" [loop_imperfect.c:102]   --->   Operation 109 'load' 'b1' <Predicate = true> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 3000> <RAM>

State 7 <SV = 6> <Delay = 3.24>
ST_7 : Operation 110 [1/1] (0.66ns)   --->   "%b0_1 = xor i32 %b1, %b0" [loop_imperfect.c:104]   --->   Operation 110 'xor' 'b0_1' <Predicate = true> <Delay = 0.66> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 111 [36/36] (2.58ns)   --->   "%srem_ln105 = srem i32 %b0_1, 17" [loop_imperfect.c:105]   --->   Operation 111 'srem' 'srem_ln105' <Predicate = true> <Delay = 2.58> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 2.58> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 7> <Delay = 2.58>
ST_8 : Operation 112 [35/36] (2.58ns)   --->   "%srem_ln105 = srem i32 %b0_1, 17" [loop_imperfect.c:105]   --->   Operation 112 'srem' 'srem_ln105' <Predicate = true> <Delay = 2.58> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 2.58> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 9 <SV = 8> <Delay = 2.58>
ST_9 : Operation 113 [34/36] (2.58ns)   --->   "%srem_ln105 = srem i32 %b0_1, 17" [loop_imperfect.c:105]   --->   Operation 113 'srem' 'srem_ln105' <Predicate = true> <Delay = 2.58> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 2.58> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 10 <SV = 9> <Delay = 2.58>
ST_10 : Operation 114 [33/36] (2.58ns)   --->   "%srem_ln105 = srem i32 %b0_1, 17" [loop_imperfect.c:105]   --->   Operation 114 'srem' 'srem_ln105' <Predicate = true> <Delay = 2.58> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 2.58> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 11 <SV = 10> <Delay = 2.58>
ST_11 : Operation 115 [32/36] (2.58ns)   --->   "%srem_ln105 = srem i32 %b0_1, 17" [loop_imperfect.c:105]   --->   Operation 115 'srem' 'srem_ln105' <Predicate = true> <Delay = 2.58> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 2.58> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 12 <SV = 11> <Delay = 2.58>
ST_12 : Operation 116 [31/36] (2.58ns)   --->   "%srem_ln105 = srem i32 %b0_1, 17" [loop_imperfect.c:105]   --->   Operation 116 'srem' 'srem_ln105' <Predicate = true> <Delay = 2.58> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 2.58> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 13 <SV = 12> <Delay = 2.58>
ST_13 : Operation 117 [30/36] (2.58ns)   --->   "%srem_ln105 = srem i32 %b0_1, 17" [loop_imperfect.c:105]   --->   Operation 117 'srem' 'srem_ln105' <Predicate = true> <Delay = 2.58> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 2.58> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 14 <SV = 13> <Delay = 2.58>
ST_14 : Operation 118 [29/36] (2.58ns)   --->   "%srem_ln105 = srem i32 %b0_1, 17" [loop_imperfect.c:105]   --->   Operation 118 'srem' 'srem_ln105' <Predicate = true> <Delay = 2.58> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 2.58> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 15 <SV = 14> <Delay = 2.58>
ST_15 : Operation 119 [28/36] (2.58ns)   --->   "%srem_ln105 = srem i32 %b0_1, 17" [loop_imperfect.c:105]   --->   Operation 119 'srem' 'srem_ln105' <Predicate = true> <Delay = 2.58> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 2.58> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 16 <SV = 15> <Delay = 2.58>
ST_16 : Operation 120 [27/36] (2.58ns)   --->   "%srem_ln105 = srem i32 %b0_1, 17" [loop_imperfect.c:105]   --->   Operation 120 'srem' 'srem_ln105' <Predicate = true> <Delay = 2.58> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 2.58> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 17 <SV = 16> <Delay = 2.58>
ST_17 : Operation 121 [26/36] (2.58ns)   --->   "%srem_ln105 = srem i32 %b0_1, 17" [loop_imperfect.c:105]   --->   Operation 121 'srem' 'srem_ln105' <Predicate = true> <Delay = 2.58> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 2.58> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 18 <SV = 17> <Delay = 2.58>
ST_18 : Operation 122 [25/36] (2.58ns)   --->   "%srem_ln105 = srem i32 %b0_1, 17" [loop_imperfect.c:105]   --->   Operation 122 'srem' 'srem_ln105' <Predicate = true> <Delay = 2.58> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 2.58> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 19 <SV = 18> <Delay = 2.58>
ST_19 : Operation 123 [24/36] (2.58ns)   --->   "%srem_ln105 = srem i32 %b0_1, 17" [loop_imperfect.c:105]   --->   Operation 123 'srem' 'srem_ln105' <Predicate = true> <Delay = 2.58> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 2.58> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 20 <SV = 19> <Delay = 2.58>
ST_20 : Operation 124 [23/36] (2.58ns)   --->   "%srem_ln105 = srem i32 %b0_1, 17" [loop_imperfect.c:105]   --->   Operation 124 'srem' 'srem_ln105' <Predicate = true> <Delay = 2.58> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 2.58> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 21 <SV = 20> <Delay = 2.58>
ST_21 : Operation 125 [22/36] (2.58ns)   --->   "%srem_ln105 = srem i32 %b0_1, 17" [loop_imperfect.c:105]   --->   Operation 125 'srem' 'srem_ln105' <Predicate = true> <Delay = 2.58> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 2.58> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 22 <SV = 21> <Delay = 2.58>
ST_22 : Operation 126 [21/36] (2.58ns)   --->   "%srem_ln105 = srem i32 %b0_1, 17" [loop_imperfect.c:105]   --->   Operation 126 'srem' 'srem_ln105' <Predicate = true> <Delay = 2.58> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 2.58> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 23 <SV = 22> <Delay = 2.58>
ST_23 : Operation 127 [20/36] (2.58ns)   --->   "%srem_ln105 = srem i32 %b0_1, 17" [loop_imperfect.c:105]   --->   Operation 127 'srem' 'srem_ln105' <Predicate = true> <Delay = 2.58> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 2.58> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 24 <SV = 23> <Delay = 2.58>
ST_24 : Operation 128 [19/36] (2.58ns)   --->   "%srem_ln105 = srem i32 %b0_1, 17" [loop_imperfect.c:105]   --->   Operation 128 'srem' 'srem_ln105' <Predicate = true> <Delay = 2.58> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 2.58> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 25 <SV = 24> <Delay = 2.58>
ST_25 : Operation 129 [18/36] (2.58ns)   --->   "%srem_ln105 = srem i32 %b0_1, 17" [loop_imperfect.c:105]   --->   Operation 129 'srem' 'srem_ln105' <Predicate = true> <Delay = 2.58> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 2.58> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 26 <SV = 25> <Delay = 2.58>
ST_26 : Operation 130 [17/36] (2.58ns)   --->   "%srem_ln105 = srem i32 %b0_1, 17" [loop_imperfect.c:105]   --->   Operation 130 'srem' 'srem_ln105' <Predicate = true> <Delay = 2.58> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 2.58> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 27 <SV = 26> <Delay = 2.58>
ST_27 : Operation 131 [16/36] (2.58ns)   --->   "%srem_ln105 = srem i32 %b0_1, 17" [loop_imperfect.c:105]   --->   Operation 131 'srem' 'srem_ln105' <Predicate = true> <Delay = 2.58> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 2.58> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 28 <SV = 27> <Delay = 2.58>
ST_28 : Operation 132 [15/36] (2.58ns)   --->   "%srem_ln105 = srem i32 %b0_1, 17" [loop_imperfect.c:105]   --->   Operation 132 'srem' 'srem_ln105' <Predicate = true> <Delay = 2.58> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 2.58> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 29 <SV = 28> <Delay = 2.58>
ST_29 : Operation 133 [14/36] (2.58ns)   --->   "%srem_ln105 = srem i32 %b0_1, 17" [loop_imperfect.c:105]   --->   Operation 133 'srem' 'srem_ln105' <Predicate = true> <Delay = 2.58> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 2.58> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 30 <SV = 29> <Delay = 2.58>
ST_30 : Operation 134 [13/36] (2.58ns)   --->   "%srem_ln105 = srem i32 %b0_1, 17" [loop_imperfect.c:105]   --->   Operation 134 'srem' 'srem_ln105' <Predicate = true> <Delay = 2.58> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 2.58> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 31 <SV = 30> <Delay = 2.58>
ST_31 : Operation 135 [12/36] (2.58ns)   --->   "%srem_ln105 = srem i32 %b0_1, 17" [loop_imperfect.c:105]   --->   Operation 135 'srem' 'srem_ln105' <Predicate = true> <Delay = 2.58> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 2.58> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 32 <SV = 31> <Delay = 2.58>
ST_32 : Operation 136 [11/36] (2.58ns)   --->   "%srem_ln105 = srem i32 %b0_1, 17" [loop_imperfect.c:105]   --->   Operation 136 'srem' 'srem_ln105' <Predicate = true> <Delay = 2.58> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 2.58> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 33 <SV = 32> <Delay = 2.58>
ST_33 : Operation 137 [10/36] (2.58ns)   --->   "%srem_ln105 = srem i32 %b0_1, 17" [loop_imperfect.c:105]   --->   Operation 137 'srem' 'srem_ln105' <Predicate = true> <Delay = 2.58> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 2.58> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 34 <SV = 33> <Delay = 2.58>
ST_34 : Operation 138 [9/36] (2.58ns)   --->   "%srem_ln105 = srem i32 %b0_1, 17" [loop_imperfect.c:105]   --->   Operation 138 'srem' 'srem_ln105' <Predicate = true> <Delay = 2.58> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 2.58> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 35 <SV = 34> <Delay = 2.58>
ST_35 : Operation 139 [8/36] (2.58ns)   --->   "%srem_ln105 = srem i32 %b0_1, 17" [loop_imperfect.c:105]   --->   Operation 139 'srem' 'srem_ln105' <Predicate = true> <Delay = 2.58> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 2.58> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 36 <SV = 35> <Delay = 2.58>
ST_36 : Operation 140 [7/36] (2.58ns)   --->   "%srem_ln105 = srem i32 %b0_1, 17" [loop_imperfect.c:105]   --->   Operation 140 'srem' 'srem_ln105' <Predicate = true> <Delay = 2.58> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 2.58> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 37 <SV = 36> <Delay = 2.58>
ST_37 : Operation 141 [6/36] (2.58ns)   --->   "%srem_ln105 = srem i32 %b0_1, 17" [loop_imperfect.c:105]   --->   Operation 141 'srem' 'srem_ln105' <Predicate = true> <Delay = 2.58> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 2.58> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 38 <SV = 37> <Delay = 2.58>
ST_38 : Operation 142 [5/36] (2.58ns)   --->   "%srem_ln105 = srem i32 %b0_1, 17" [loop_imperfect.c:105]   --->   Operation 142 'srem' 'srem_ln105' <Predicate = true> <Delay = 2.58> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 2.58> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 39 <SV = 38> <Delay = 2.58>
ST_39 : Operation 143 [4/36] (2.58ns)   --->   "%srem_ln105 = srem i32 %b0_1, 17" [loop_imperfect.c:105]   --->   Operation 143 'srem' 'srem_ln105' <Predicate = true> <Delay = 2.58> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 2.58> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 40 <SV = 39> <Delay = 2.58>
ST_40 : Operation 144 [3/36] (2.58ns)   --->   "%srem_ln105 = srem i32 %b0_1, 17" [loop_imperfect.c:105]   --->   Operation 144 'srem' 'srem_ln105' <Predicate = true> <Delay = 2.58> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 2.58> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 41 <SV = 40> <Delay = 2.58>
ST_41 : Operation 145 [2/36] (2.58ns)   --->   "%srem_ln105 = srem i32 %b0_1, 17" [loop_imperfect.c:105]   --->   Operation 145 'srem' 'srem_ln105' <Predicate = true> <Delay = 2.58> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 2.58> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 42 <SV = 41> <Delay = 2.58>
ST_42 : Operation 146 [1/36] (2.58ns)   --->   "%srem_ln105 = srem i32 %b0_1, 17" [loop_imperfect.c:105]   --->   Operation 146 'srem' 'srem_ln105' <Predicate = true> <Delay = 2.58> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 2.58> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 147 [1/1] (0.00ns)   --->   "%trunc_ln105 = trunc i32 %srem_ln105 to i6" [loop_imperfect.c:105]   --->   Operation 147 'trunc' 'trunc_ln105' <Predicate = true> <Delay = 0.00>

State 43 <SV = 42> <Delay = 2.00>
ST_43 : Operation 148 [1/1] (2.00ns)   --->   "%shl_ln105 = shl i32 2, %srem_ln105" [loop_imperfect.c:105]   --->   Operation 148 'shl' 'shl_ln105' <Predicate = true> <Delay = 2.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 2.00> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 149 [1/1] (1.35ns)   --->   "%sub_ln105 = sub i6 16, %trunc_ln105" [loop_imperfect.c:105]   --->   Operation 149 'sub' 'sub_ln105' <Predicate = true> <Delay = 1.35> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 150 [1/1] (0.00ns)   --->   "%tmp = call i26 @_ssdm_op_PartSelect.i26.i32.i32.i32(i32 %shl_ln105, i32 6, i32 31)" [loop_imperfect.c:105]   --->   Operation 150 'partselect' 'tmp' <Predicate = true> <Delay = 0.00>

State 44 <SV = 43> <Delay = 2.66>
ST_44 : Operation 151 [1/1] (0.00ns) (grouped into LUT with out node or_ln105)   --->   "%lshr_ln105 = lshr i6 2, %sub_ln105" [loop_imperfect.c:105]   --->   Operation 151 'lshr' 'lshr_ln105' <Predicate = true> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 2.00> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 152 [1/1] (0.00ns) (grouped into LUT with out node or_ln105)   --->   "%trunc_ln105_1 = trunc i32 %shl_ln105 to i6" [loop_imperfect.c:105]   --->   Operation 152 'trunc' 'trunc_ln105_1' <Predicate = true> <Delay = 0.00>
ST_44 : Operation 153 [1/1] (2.00ns) (out node of the LUT)   --->   "%or_ln105 = or i6 %trunc_ln105_1, %lshr_ln105" [loop_imperfect.c:105]   --->   Operation 153 'or' 'or_ln105' <Predicate = true> <Delay = 2.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 154 [1/1] (0.00ns)   --->   "%or_ln = call i32 @_ssdm_op_BitConcatenate.i32.i26.i6(i26 %tmp, i6 %or_ln105)" [loop_imperfect.c:105]   --->   Operation 154 'bitconcatenate' 'or_ln' <Predicate = true> <Delay = 0.00>
ST_44 : Operation 155 [1/1] (0.66ns)   --->   "%b0_2 = xor i32 %or_ln, %b0_1" [loop_imperfect.c:105]   --->   Operation 155 'xor' 'b0_2' <Predicate = true> <Delay = 0.66> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 156 [1/1] (0.66ns)   --->   "%b1_1 = xor i32 %b0, %or_ln" [loop_imperfect.c:107]   --->   Operation 156 'xor' 'b1_1' <Predicate = true> <Delay = 0.66> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>

State 45 <SV = 44> <Delay = 2.66>
ST_45 : Operation 157 [36/36] (2.58ns)   --->   "%srem_ln108 = srem i32 %b1_1, 17" [loop_imperfect.c:108]   --->   Operation 157 'srem' 'srem_ln108' <Predicate = true> <Delay = 2.58> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 2.58> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 158 [1/1] (2.66ns)   --->   "store i32 %b0_2, i32* %buffer_addr, align 4" [loop_imperfect.c:110]   --->   Operation 158 'store' <Predicate = true> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 3000> <RAM>

State 46 <SV = 45> <Delay = 2.58>
ST_46 : Operation 159 [35/36] (2.58ns)   --->   "%srem_ln108 = srem i32 %b1_1, 17" [loop_imperfect.c:108]   --->   Operation 159 'srem' 'srem_ln108' <Predicate = true> <Delay = 2.58> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 2.58> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 47 <SV = 46> <Delay = 2.58>
ST_47 : Operation 160 [34/36] (2.58ns)   --->   "%srem_ln108 = srem i32 %b1_1, 17" [loop_imperfect.c:108]   --->   Operation 160 'srem' 'srem_ln108' <Predicate = true> <Delay = 2.58> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 2.58> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 48 <SV = 47> <Delay = 2.58>
ST_48 : Operation 161 [33/36] (2.58ns)   --->   "%srem_ln108 = srem i32 %b1_1, 17" [loop_imperfect.c:108]   --->   Operation 161 'srem' 'srem_ln108' <Predicate = true> <Delay = 2.58> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 2.58> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 49 <SV = 48> <Delay = 2.58>
ST_49 : Operation 162 [32/36] (2.58ns)   --->   "%srem_ln108 = srem i32 %b1_1, 17" [loop_imperfect.c:108]   --->   Operation 162 'srem' 'srem_ln108' <Predicate = true> <Delay = 2.58> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 2.58> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 50 <SV = 49> <Delay = 2.58>
ST_50 : Operation 163 [31/36] (2.58ns)   --->   "%srem_ln108 = srem i32 %b1_1, 17" [loop_imperfect.c:108]   --->   Operation 163 'srem' 'srem_ln108' <Predicate = true> <Delay = 2.58> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 2.58> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 51 <SV = 50> <Delay = 2.58>
ST_51 : Operation 164 [30/36] (2.58ns)   --->   "%srem_ln108 = srem i32 %b1_1, 17" [loop_imperfect.c:108]   --->   Operation 164 'srem' 'srem_ln108' <Predicate = true> <Delay = 2.58> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 2.58> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 52 <SV = 51> <Delay = 2.58>
ST_52 : Operation 165 [29/36] (2.58ns)   --->   "%srem_ln108 = srem i32 %b1_1, 17" [loop_imperfect.c:108]   --->   Operation 165 'srem' 'srem_ln108' <Predicate = true> <Delay = 2.58> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 2.58> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 53 <SV = 52> <Delay = 2.58>
ST_53 : Operation 166 [28/36] (2.58ns)   --->   "%srem_ln108 = srem i32 %b1_1, 17" [loop_imperfect.c:108]   --->   Operation 166 'srem' 'srem_ln108' <Predicate = true> <Delay = 2.58> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 2.58> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 54 <SV = 53> <Delay = 2.58>
ST_54 : Operation 167 [27/36] (2.58ns)   --->   "%srem_ln108 = srem i32 %b1_1, 17" [loop_imperfect.c:108]   --->   Operation 167 'srem' 'srem_ln108' <Predicate = true> <Delay = 2.58> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 2.58> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 55 <SV = 54> <Delay = 2.58>
ST_55 : Operation 168 [26/36] (2.58ns)   --->   "%srem_ln108 = srem i32 %b1_1, 17" [loop_imperfect.c:108]   --->   Operation 168 'srem' 'srem_ln108' <Predicate = true> <Delay = 2.58> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 2.58> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 56 <SV = 55> <Delay = 2.58>
ST_56 : Operation 169 [25/36] (2.58ns)   --->   "%srem_ln108 = srem i32 %b1_1, 17" [loop_imperfect.c:108]   --->   Operation 169 'srem' 'srem_ln108' <Predicate = true> <Delay = 2.58> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 2.58> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 57 <SV = 56> <Delay = 2.58>
ST_57 : Operation 170 [24/36] (2.58ns)   --->   "%srem_ln108 = srem i32 %b1_1, 17" [loop_imperfect.c:108]   --->   Operation 170 'srem' 'srem_ln108' <Predicate = true> <Delay = 2.58> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 2.58> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 58 <SV = 57> <Delay = 2.58>
ST_58 : Operation 171 [23/36] (2.58ns)   --->   "%srem_ln108 = srem i32 %b1_1, 17" [loop_imperfect.c:108]   --->   Operation 171 'srem' 'srem_ln108' <Predicate = true> <Delay = 2.58> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 2.58> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 59 <SV = 58> <Delay = 2.58>
ST_59 : Operation 172 [22/36] (2.58ns)   --->   "%srem_ln108 = srem i32 %b1_1, 17" [loop_imperfect.c:108]   --->   Operation 172 'srem' 'srem_ln108' <Predicate = true> <Delay = 2.58> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 2.58> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 60 <SV = 59> <Delay = 2.58>
ST_60 : Operation 173 [21/36] (2.58ns)   --->   "%srem_ln108 = srem i32 %b1_1, 17" [loop_imperfect.c:108]   --->   Operation 173 'srem' 'srem_ln108' <Predicate = true> <Delay = 2.58> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 2.58> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 61 <SV = 60> <Delay = 2.58>
ST_61 : Operation 174 [20/36] (2.58ns)   --->   "%srem_ln108 = srem i32 %b1_1, 17" [loop_imperfect.c:108]   --->   Operation 174 'srem' 'srem_ln108' <Predicate = true> <Delay = 2.58> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 2.58> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 62 <SV = 61> <Delay = 2.58>
ST_62 : Operation 175 [19/36] (2.58ns)   --->   "%srem_ln108 = srem i32 %b1_1, 17" [loop_imperfect.c:108]   --->   Operation 175 'srem' 'srem_ln108' <Predicate = true> <Delay = 2.58> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 2.58> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 63 <SV = 62> <Delay = 2.58>
ST_63 : Operation 176 [18/36] (2.58ns)   --->   "%srem_ln108 = srem i32 %b1_1, 17" [loop_imperfect.c:108]   --->   Operation 176 'srem' 'srem_ln108' <Predicate = true> <Delay = 2.58> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 2.58> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 64 <SV = 63> <Delay = 2.58>
ST_64 : Operation 177 [17/36] (2.58ns)   --->   "%srem_ln108 = srem i32 %b1_1, 17" [loop_imperfect.c:108]   --->   Operation 177 'srem' 'srem_ln108' <Predicate = true> <Delay = 2.58> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 2.58> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 65 <SV = 64> <Delay = 2.58>
ST_65 : Operation 178 [16/36] (2.58ns)   --->   "%srem_ln108 = srem i32 %b1_1, 17" [loop_imperfect.c:108]   --->   Operation 178 'srem' 'srem_ln108' <Predicate = true> <Delay = 2.58> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 2.58> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 66 <SV = 65> <Delay = 2.58>
ST_66 : Operation 179 [15/36] (2.58ns)   --->   "%srem_ln108 = srem i32 %b1_1, 17" [loop_imperfect.c:108]   --->   Operation 179 'srem' 'srem_ln108' <Predicate = true> <Delay = 2.58> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 2.58> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 67 <SV = 66> <Delay = 2.58>
ST_67 : Operation 180 [14/36] (2.58ns)   --->   "%srem_ln108 = srem i32 %b1_1, 17" [loop_imperfect.c:108]   --->   Operation 180 'srem' 'srem_ln108' <Predicate = true> <Delay = 2.58> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 2.58> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 68 <SV = 67> <Delay = 2.58>
ST_68 : Operation 181 [13/36] (2.58ns)   --->   "%srem_ln108 = srem i32 %b1_1, 17" [loop_imperfect.c:108]   --->   Operation 181 'srem' 'srem_ln108' <Predicate = true> <Delay = 2.58> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 2.58> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 69 <SV = 68> <Delay = 2.58>
ST_69 : Operation 182 [12/36] (2.58ns)   --->   "%srem_ln108 = srem i32 %b1_1, 17" [loop_imperfect.c:108]   --->   Operation 182 'srem' 'srem_ln108' <Predicate = true> <Delay = 2.58> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 2.58> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 70 <SV = 69> <Delay = 2.58>
ST_70 : Operation 183 [11/36] (2.58ns)   --->   "%srem_ln108 = srem i32 %b1_1, 17" [loop_imperfect.c:108]   --->   Operation 183 'srem' 'srem_ln108' <Predicate = true> <Delay = 2.58> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 2.58> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 71 <SV = 70> <Delay = 2.58>
ST_71 : Operation 184 [10/36] (2.58ns)   --->   "%srem_ln108 = srem i32 %b1_1, 17" [loop_imperfect.c:108]   --->   Operation 184 'srem' 'srem_ln108' <Predicate = true> <Delay = 2.58> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 2.58> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 72 <SV = 71> <Delay = 2.58>
ST_72 : Operation 185 [9/36] (2.58ns)   --->   "%srem_ln108 = srem i32 %b1_1, 17" [loop_imperfect.c:108]   --->   Operation 185 'srem' 'srem_ln108' <Predicate = true> <Delay = 2.58> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 2.58> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 73 <SV = 72> <Delay = 2.58>
ST_73 : Operation 186 [8/36] (2.58ns)   --->   "%srem_ln108 = srem i32 %b1_1, 17" [loop_imperfect.c:108]   --->   Operation 186 'srem' 'srem_ln108' <Predicate = true> <Delay = 2.58> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 2.58> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 74 <SV = 73> <Delay = 2.58>
ST_74 : Operation 187 [7/36] (2.58ns)   --->   "%srem_ln108 = srem i32 %b1_1, 17" [loop_imperfect.c:108]   --->   Operation 187 'srem' 'srem_ln108' <Predicate = true> <Delay = 2.58> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 2.58> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 75 <SV = 74> <Delay = 2.58>
ST_75 : Operation 188 [6/36] (2.58ns)   --->   "%srem_ln108 = srem i32 %b1_1, 17" [loop_imperfect.c:108]   --->   Operation 188 'srem' 'srem_ln108' <Predicate = true> <Delay = 2.58> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 2.58> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 76 <SV = 75> <Delay = 2.58>
ST_76 : Operation 189 [5/36] (2.58ns)   --->   "%srem_ln108 = srem i32 %b1_1, 17" [loop_imperfect.c:108]   --->   Operation 189 'srem' 'srem_ln108' <Predicate = true> <Delay = 2.58> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 2.58> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 77 <SV = 76> <Delay = 2.58>
ST_77 : Operation 190 [4/36] (2.58ns)   --->   "%srem_ln108 = srem i32 %b1_1, 17" [loop_imperfect.c:108]   --->   Operation 190 'srem' 'srem_ln108' <Predicate = true> <Delay = 2.58> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 2.58> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 78 <SV = 77> <Delay = 2.58>
ST_78 : Operation 191 [3/36] (2.58ns)   --->   "%srem_ln108 = srem i32 %b1_1, 17" [loop_imperfect.c:108]   --->   Operation 191 'srem' 'srem_ln108' <Predicate = true> <Delay = 2.58> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 2.58> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 79 <SV = 78> <Delay = 2.58>
ST_79 : Operation 192 [2/36] (2.58ns)   --->   "%srem_ln108 = srem i32 %b1_1, 17" [loop_imperfect.c:108]   --->   Operation 192 'srem' 'srem_ln108' <Predicate = true> <Delay = 2.58> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 2.58> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 80 <SV = 79> <Delay = 2.58>
ST_80 : Operation 193 [1/36] (2.58ns)   --->   "%srem_ln108 = srem i32 %b1_1, 17" [loop_imperfect.c:108]   --->   Operation 193 'srem' 'srem_ln108' <Predicate = true> <Delay = 2.58> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 2.58> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_80 : Operation 194 [1/1] (0.00ns)   --->   "%trunc_ln108 = trunc i32 %srem_ln108 to i6" [loop_imperfect.c:108]   --->   Operation 194 'trunc' 'trunc_ln108' <Predicate = true> <Delay = 0.00>

State 81 <SV = 80> <Delay = 2.66>
ST_81 : Operation 195 [1/1] (2.00ns)   --->   "%shl_ln108 = shl i32 3, %srem_ln108" [loop_imperfect.c:108]   --->   Operation 195 'shl' 'shl_ln108' <Predicate = true> <Delay = 2.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 2.00> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_81 : Operation 196 [1/1] (0.00ns)   --->   "%or_ln111 = or i11 %i_0, 1" [loop_imperfect.c:111]   --->   Operation 196 'or' 'or_ln111' <Predicate = true> <Delay = 0.00>
ST_81 : Operation 197 [1/1] (0.00ns)   --->   "%zext_ln111 = zext i11 %or_ln111 to i64" [loop_imperfect.c:111]   --->   Operation 197 'zext' 'zext_ln111' <Predicate = true> <Delay = 0.00>
ST_81 : Operation 198 [1/1] (0.00ns)   --->   "%M_addr_2 = getelementptr [3000 x i32]* %M, i64 0, i64 %zext_ln111" [loop_imperfect.c:111]   --->   Operation 198 'getelementptr' 'M_addr_2' <Predicate = true> <Delay = 0.00>
ST_81 : Operation 199 [2/2] (2.66ns)   --->   "%M_load = load i32* %M_addr_2, align 4" [loop_imperfect.c:111]   --->   Operation 199 'load' 'M_load' <Predicate = true> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 3000> <RAM>
ST_81 : Operation 200 [1/1] (1.42ns)   --->   "%i = add i11 2, %i_0" [loop_imperfect.c:100]   --->   Operation 200 'add' 'i' <Predicate = true> <Delay = 1.42> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 82 <SV = 81> <Delay = 3.36>
ST_82 : Operation 201 [1/1] (1.35ns)   --->   "%sub_ln108 = sub i6 16, %trunc_ln108" [loop_imperfect.c:108]   --->   Operation 201 'sub' 'sub_ln108' <Predicate = true> <Delay = 1.35> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_82 : Operation 202 [1/1] (0.00ns) (grouped into LUT with out node b1_2)   --->   "%lshr_ln108 = lshr i6 3, %sub_ln108" [loop_imperfect.c:108]   --->   Operation 202 'lshr' 'lshr_ln108' <Predicate = true> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 2.00> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_82 : Operation 203 [1/1] (0.00ns) (grouped into LUT with out node b1_2)   --->   "%trunc_ln108_1 = trunc i32 %shl_ln108 to i6" [loop_imperfect.c:108]   --->   Operation 203 'trunc' 'trunc_ln108_1' <Predicate = true> <Delay = 0.00>
ST_82 : Operation 204 [1/1] (0.00ns) (grouped into LUT with out node b1_2)   --->   "%or_ln108 = or i6 %trunc_ln108_1, %lshr_ln108" [loop_imperfect.c:108]   --->   Operation 204 'or' 'or_ln108' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_82 : Operation 205 [1/1] (0.00ns) (grouped into LUT with out node b1_2)   --->   "%tmp_1 = call i26 @_ssdm_op_PartSelect.i26.i32.i32.i32(i32 %shl_ln108, i32 6, i32 31)" [loop_imperfect.c:108]   --->   Operation 205 'partselect' 'tmp_1' <Predicate = true> <Delay = 0.00>
ST_82 : Operation 206 [1/1] (0.00ns) (grouped into LUT with out node b1_2)   --->   "%or_ln1 = call i32 @_ssdm_op_BitConcatenate.i32.i26.i6(i26 %tmp_1, i6 %or_ln108)" [loop_imperfect.c:108]   --->   Operation 206 'bitconcatenate' 'or_ln1' <Predicate = true> <Delay = 0.00>
ST_82 : Operation 207 [1/1] (2.00ns) (out node of the LUT)   --->   "%b1_2 = add nsw i32 %or_ln1, %b1_1" [loop_imperfect.c:108]   --->   Operation 207 'add' 'b1_2' <Predicate = true> <Delay = 2.00> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_82 : Operation 208 [1/2] (2.66ns)   --->   "%M_load = load i32* %M_addr_2, align 4" [loop_imperfect.c:111]   --->   Operation 208 'load' 'M_load' <Predicate = true> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 3000> <RAM>

State 83 <SV = 82> <Delay = 2.66>
ST_83 : Operation 209 [1/1] (0.00ns)   --->   "%sext_ln111 = sext i32 %M_load to i64" [loop_imperfect.c:111]   --->   Operation 209 'sext' 'sext_ln111' <Predicate = true> <Delay = 0.00>
ST_83 : Operation 210 [1/1] (0.00ns)   --->   "%buffer_addr_2 = getelementptr [3000 x i32]* %buffer_r, i64 0, i64 %sext_ln111" [loop_imperfect.c:111]   --->   Operation 210 'getelementptr' 'buffer_addr_2' <Predicate = true> <Delay = 0.00>
ST_83 : Operation 211 [1/1] (2.66ns)   --->   "store i32 %b1_2, i32* %buffer_addr_2, align 4" [loop_imperfect.c:111]   --->   Operation 211 'store' <Predicate = true> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 3000> <RAM>
ST_83 : Operation 212 [1/1] (0.00ns)   --->   "br label %1" [loop_imperfect.c:100]   --->   Operation 212 'br' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 4ns, clock uncertainty: 0.5ns.

 <State 1>: 1.06ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('i') with incoming values : ('i', loop_imperfect.c:100) [8]  (1.06 ns)

 <State 2>: 1.43ns
The critical path consists of the following:
	'phi' operation ('i') with incoming values : ('i', loop_imperfect.c:100) [8]  (0 ns)
	'add' operation ('add_ln101', loop_imperfect.c:101) [16]  (1.43 ns)

 <State 3>: 2.66ns
The critical path consists of the following:
	'getelementptr' operation ('M_addr', loop_imperfect.c:101) [14]  (0 ns)
	'load' operation ('a', loop_imperfect.c:101) on array 'M' [15]  (2.66 ns)

 <State 4>: 2.66ns
The critical path consists of the following:
	'load' operation ('a', loop_imperfect.c:101) on array 'M' [15]  (2.66 ns)

 <State 5>: 2.66ns
The critical path consists of the following:
	'load' operation ('b0', loop_imperfect.c:102) on array 'buffer_r' [22]  (2.66 ns)

 <State 6>: 2.66ns
The critical path consists of the following:
	'load' operation ('b0', loop_imperfect.c:102) on array 'buffer_r' [22]  (2.66 ns)

 <State 7>: 3.25ns
The critical path consists of the following:
	'xor' operation ('b0', loop_imperfect.c:104) [26]  (0.66 ns)
	'srem' operation ('srem_ln105', loop_imperfect.c:105) [27]  (2.58 ns)

 <State 8>: 2.58ns
The critical path consists of the following:
	'srem' operation ('srem_ln105', loop_imperfect.c:105) [27]  (2.58 ns)

 <State 9>: 2.58ns
The critical path consists of the following:
	'srem' operation ('srem_ln105', loop_imperfect.c:105) [27]  (2.58 ns)

 <State 10>: 2.58ns
The critical path consists of the following:
	'srem' operation ('srem_ln105', loop_imperfect.c:105) [27]  (2.58 ns)

 <State 11>: 2.58ns
The critical path consists of the following:
	'srem' operation ('srem_ln105', loop_imperfect.c:105) [27]  (2.58 ns)

 <State 12>: 2.58ns
The critical path consists of the following:
	'srem' operation ('srem_ln105', loop_imperfect.c:105) [27]  (2.58 ns)

 <State 13>: 2.58ns
The critical path consists of the following:
	'srem' operation ('srem_ln105', loop_imperfect.c:105) [27]  (2.58 ns)

 <State 14>: 2.58ns
The critical path consists of the following:
	'srem' operation ('srem_ln105', loop_imperfect.c:105) [27]  (2.58 ns)

 <State 15>: 2.58ns
The critical path consists of the following:
	'srem' operation ('srem_ln105', loop_imperfect.c:105) [27]  (2.58 ns)

 <State 16>: 2.58ns
The critical path consists of the following:
	'srem' operation ('srem_ln105', loop_imperfect.c:105) [27]  (2.58 ns)

 <State 17>: 2.58ns
The critical path consists of the following:
	'srem' operation ('srem_ln105', loop_imperfect.c:105) [27]  (2.58 ns)

 <State 18>: 2.58ns
The critical path consists of the following:
	'srem' operation ('srem_ln105', loop_imperfect.c:105) [27]  (2.58 ns)

 <State 19>: 2.58ns
The critical path consists of the following:
	'srem' operation ('srem_ln105', loop_imperfect.c:105) [27]  (2.58 ns)

 <State 20>: 2.58ns
The critical path consists of the following:
	'srem' operation ('srem_ln105', loop_imperfect.c:105) [27]  (2.58 ns)

 <State 21>: 2.58ns
The critical path consists of the following:
	'srem' operation ('srem_ln105', loop_imperfect.c:105) [27]  (2.58 ns)

 <State 22>: 2.58ns
The critical path consists of the following:
	'srem' operation ('srem_ln105', loop_imperfect.c:105) [27]  (2.58 ns)

 <State 23>: 2.58ns
The critical path consists of the following:
	'srem' operation ('srem_ln105', loop_imperfect.c:105) [27]  (2.58 ns)

 <State 24>: 2.58ns
The critical path consists of the following:
	'srem' operation ('srem_ln105', loop_imperfect.c:105) [27]  (2.58 ns)

 <State 25>: 2.58ns
The critical path consists of the following:
	'srem' operation ('srem_ln105', loop_imperfect.c:105) [27]  (2.58 ns)

 <State 26>: 2.58ns
The critical path consists of the following:
	'srem' operation ('srem_ln105', loop_imperfect.c:105) [27]  (2.58 ns)

 <State 27>: 2.58ns
The critical path consists of the following:
	'srem' operation ('srem_ln105', loop_imperfect.c:105) [27]  (2.58 ns)

 <State 28>: 2.58ns
The critical path consists of the following:
	'srem' operation ('srem_ln105', loop_imperfect.c:105) [27]  (2.58 ns)

 <State 29>: 2.58ns
The critical path consists of the following:
	'srem' operation ('srem_ln105', loop_imperfect.c:105) [27]  (2.58 ns)

 <State 30>: 2.58ns
The critical path consists of the following:
	'srem' operation ('srem_ln105', loop_imperfect.c:105) [27]  (2.58 ns)

 <State 31>: 2.58ns
The critical path consists of the following:
	'srem' operation ('srem_ln105', loop_imperfect.c:105) [27]  (2.58 ns)

 <State 32>: 2.58ns
The critical path consists of the following:
	'srem' operation ('srem_ln105', loop_imperfect.c:105) [27]  (2.58 ns)

 <State 33>: 2.58ns
The critical path consists of the following:
	'srem' operation ('srem_ln105', loop_imperfect.c:105) [27]  (2.58 ns)

 <State 34>: 2.58ns
The critical path consists of the following:
	'srem' operation ('srem_ln105', loop_imperfect.c:105) [27]  (2.58 ns)

 <State 35>: 2.58ns
The critical path consists of the following:
	'srem' operation ('srem_ln105', loop_imperfect.c:105) [27]  (2.58 ns)

 <State 36>: 2.58ns
The critical path consists of the following:
	'srem' operation ('srem_ln105', loop_imperfect.c:105) [27]  (2.58 ns)

 <State 37>: 2.58ns
The critical path consists of the following:
	'srem' operation ('srem_ln105', loop_imperfect.c:105) [27]  (2.58 ns)

 <State 38>: 2.58ns
The critical path consists of the following:
	'srem' operation ('srem_ln105', loop_imperfect.c:105) [27]  (2.58 ns)

 <State 39>: 2.58ns
The critical path consists of the following:
	'srem' operation ('srem_ln105', loop_imperfect.c:105) [27]  (2.58 ns)

 <State 40>: 2.58ns
The critical path consists of the following:
	'srem' operation ('srem_ln105', loop_imperfect.c:105) [27]  (2.58 ns)

 <State 41>: 2.58ns
The critical path consists of the following:
	'srem' operation ('srem_ln105', loop_imperfect.c:105) [27]  (2.58 ns)

 <State 42>: 2.58ns
The critical path consists of the following:
	'srem' operation ('srem_ln105', loop_imperfect.c:105) [27]  (2.58 ns)

 <State 43>: 2.01ns
The critical path consists of the following:
	'shl' operation ('shl_ln105', loop_imperfect.c:105) [29]  (2.01 ns)

 <State 44>: 2.67ns
The critical path consists of the following:
	'lshr' operation ('lshr_ln105', loop_imperfect.c:105) [31]  (0 ns)
	'or' operation ('or_ln105', loop_imperfect.c:105) [33]  (2.01 ns)
	'xor' operation ('b0', loop_imperfect.c:105) [36]  (0.66 ns)

 <State 45>: 2.66ns
The critical path consists of the following:
	'store' operation ('store_ln110', loop_imperfect.c:110) of variable 'b0', loop_imperfect.c:105 on array 'buffer_r' [48]  (2.66 ns)

 <State 46>: 2.58ns
The critical path consists of the following:
	'srem' operation ('srem_ln108', loop_imperfect.c:108) [38]  (2.58 ns)

 <State 47>: 2.58ns
The critical path consists of the following:
	'srem' operation ('srem_ln108', loop_imperfect.c:108) [38]  (2.58 ns)

 <State 48>: 2.58ns
The critical path consists of the following:
	'srem' operation ('srem_ln108', loop_imperfect.c:108) [38]  (2.58 ns)

 <State 49>: 2.58ns
The critical path consists of the following:
	'srem' operation ('srem_ln108', loop_imperfect.c:108) [38]  (2.58 ns)

 <State 50>: 2.58ns
The critical path consists of the following:
	'srem' operation ('srem_ln108', loop_imperfect.c:108) [38]  (2.58 ns)

 <State 51>: 2.58ns
The critical path consists of the following:
	'srem' operation ('srem_ln108', loop_imperfect.c:108) [38]  (2.58 ns)

 <State 52>: 2.58ns
The critical path consists of the following:
	'srem' operation ('srem_ln108', loop_imperfect.c:108) [38]  (2.58 ns)

 <State 53>: 2.58ns
The critical path consists of the following:
	'srem' operation ('srem_ln108', loop_imperfect.c:108) [38]  (2.58 ns)

 <State 54>: 2.58ns
The critical path consists of the following:
	'srem' operation ('srem_ln108', loop_imperfect.c:108) [38]  (2.58 ns)

 <State 55>: 2.58ns
The critical path consists of the following:
	'srem' operation ('srem_ln108', loop_imperfect.c:108) [38]  (2.58 ns)

 <State 56>: 2.58ns
The critical path consists of the following:
	'srem' operation ('srem_ln108', loop_imperfect.c:108) [38]  (2.58 ns)

 <State 57>: 2.58ns
The critical path consists of the following:
	'srem' operation ('srem_ln108', loop_imperfect.c:108) [38]  (2.58 ns)

 <State 58>: 2.58ns
The critical path consists of the following:
	'srem' operation ('srem_ln108', loop_imperfect.c:108) [38]  (2.58 ns)

 <State 59>: 2.58ns
The critical path consists of the following:
	'srem' operation ('srem_ln108', loop_imperfect.c:108) [38]  (2.58 ns)

 <State 60>: 2.58ns
The critical path consists of the following:
	'srem' operation ('srem_ln108', loop_imperfect.c:108) [38]  (2.58 ns)

 <State 61>: 2.58ns
The critical path consists of the following:
	'srem' operation ('srem_ln108', loop_imperfect.c:108) [38]  (2.58 ns)

 <State 62>: 2.58ns
The critical path consists of the following:
	'srem' operation ('srem_ln108', loop_imperfect.c:108) [38]  (2.58 ns)

 <State 63>: 2.58ns
The critical path consists of the following:
	'srem' operation ('srem_ln108', loop_imperfect.c:108) [38]  (2.58 ns)

 <State 64>: 2.58ns
The critical path consists of the following:
	'srem' operation ('srem_ln108', loop_imperfect.c:108) [38]  (2.58 ns)

 <State 65>: 2.58ns
The critical path consists of the following:
	'srem' operation ('srem_ln108', loop_imperfect.c:108) [38]  (2.58 ns)

 <State 66>: 2.58ns
The critical path consists of the following:
	'srem' operation ('srem_ln108', loop_imperfect.c:108) [38]  (2.58 ns)

 <State 67>: 2.58ns
The critical path consists of the following:
	'srem' operation ('srem_ln108', loop_imperfect.c:108) [38]  (2.58 ns)

 <State 68>: 2.58ns
The critical path consists of the following:
	'srem' operation ('srem_ln108', loop_imperfect.c:108) [38]  (2.58 ns)

 <State 69>: 2.58ns
The critical path consists of the following:
	'srem' operation ('srem_ln108', loop_imperfect.c:108) [38]  (2.58 ns)

 <State 70>: 2.58ns
The critical path consists of the following:
	'srem' operation ('srem_ln108', loop_imperfect.c:108) [38]  (2.58 ns)

 <State 71>: 2.58ns
The critical path consists of the following:
	'srem' operation ('srem_ln108', loop_imperfect.c:108) [38]  (2.58 ns)

 <State 72>: 2.58ns
The critical path consists of the following:
	'srem' operation ('srem_ln108', loop_imperfect.c:108) [38]  (2.58 ns)

 <State 73>: 2.58ns
The critical path consists of the following:
	'srem' operation ('srem_ln108', loop_imperfect.c:108) [38]  (2.58 ns)

 <State 74>: 2.58ns
The critical path consists of the following:
	'srem' operation ('srem_ln108', loop_imperfect.c:108) [38]  (2.58 ns)

 <State 75>: 2.58ns
The critical path consists of the following:
	'srem' operation ('srem_ln108', loop_imperfect.c:108) [38]  (2.58 ns)

 <State 76>: 2.58ns
The critical path consists of the following:
	'srem' operation ('srem_ln108', loop_imperfect.c:108) [38]  (2.58 ns)

 <State 77>: 2.58ns
The critical path consists of the following:
	'srem' operation ('srem_ln108', loop_imperfect.c:108) [38]  (2.58 ns)

 <State 78>: 2.58ns
The critical path consists of the following:
	'srem' operation ('srem_ln108', loop_imperfect.c:108) [38]  (2.58 ns)

 <State 79>: 2.58ns
The critical path consists of the following:
	'srem' operation ('srem_ln108', loop_imperfect.c:108) [38]  (2.58 ns)

 <State 80>: 2.58ns
The critical path consists of the following:
	'srem' operation ('srem_ln108', loop_imperfect.c:108) [38]  (2.58 ns)

 <State 81>: 2.66ns
The critical path consists of the following:
	'or' operation ('or_ln111', loop_imperfect.c:111) [49]  (0 ns)
	'getelementptr' operation ('M_addr_2', loop_imperfect.c:111) [51]  (0 ns)
	'load' operation ('M_load', loop_imperfect.c:111) on array 'M' [52]  (2.66 ns)

 <State 82>: 3.36ns
The critical path consists of the following:
	'sub' operation ('sub_ln108', loop_imperfect.c:108) [41]  (1.36 ns)
	'lshr' operation ('lshr_ln108', loop_imperfect.c:108) [42]  (0 ns)
	'or' operation ('or_ln108', loop_imperfect.c:108) [44]  (0 ns)
	'add' operation ('b1', loop_imperfect.c:108) [47]  (2.01 ns)

 <State 83>: 2.66ns
The critical path consists of the following:
	'getelementptr' operation ('buffer_addr_2', loop_imperfect.c:111) [54]  (0 ns)
	'store' operation ('store_ln111', loop_imperfect.c:111) of variable 'b1', loop_imperfect.c:108 on array 'buffer_r' [55]  (2.66 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32
	State 33
	State 34
	State 35
	State 36
	State 37
	State 38
	State 39
	State 40
	State 41
	State 42
	State 43
	State 44
	State 45
	State 46
	State 47
	State 48
	State 49
	State 50
	State 51
	State 52
	State 53
	State 54
	State 55
	State 56
	State 57
	State 58
	State 59
	State 60
	State 61
	State 62
	State 63
	State 64
	State 65
	State 66
	State 67
	State 68
	State 69
	State 70
	State 71
	State 72
	State 73
	State 74
	State 75
	State 76
	State 77
	State 78
	State 79
	State 80
	State 81
	State 82
	State 83


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
