Analysis & Synthesis report for lights
Thu Sep 28 10:13:42 2023
Quartus Prime Version 22.1std.2 Build 922 07/20/2023 SC Standard Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2023  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.



+-----------------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                            ;
+------------------------------------+----------------------------------------------------+
; Analysis & Synthesis Status        ; Failed - Thu Sep 28 10:13:42 2023                  ;
; Quartus Prime Version              ; 22.1std.2 Build 922 07/20/2023 SC Standard Edition ;
; Revision Name                      ; lights                                             ;
; Top-level Entity Name              ; lights                                             ;
; Family                             ; Cyclone IV E                                       ;
; Total logic elements               ; N/A until Partition Merge                          ;
;     Total combinational functions  ; N/A until Partition Merge                          ;
;     Dedicated logic registers      ; N/A until Partition Merge                          ;
; Total registers                    ; N/A until Partition Merge                          ;
; Total pins                         ; N/A until Partition Merge                          ;
; Total virtual pins                 ; N/A until Partition Merge                          ;
; Total memory bits                  ; N/A until Partition Merge                          ;
; Embedded Multiplier 9-bit elements ; N/A until Partition Merge                          ;
; Total PLLs                         ; N/A until Partition Merge                          ;
+------------------------------------+----------------------------------------------------+


+------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                              ;
+------------------------------------------------------------------+--------------------+--------------------+
; Option                                                           ; Setting            ; Default Value      ;
+------------------------------------------------------------------+--------------------+--------------------+
; Device                                                           ; EP4CE115F29C7      ;                    ;
; Top-level entity name                                            ; lights             ; lights             ;
; Family name                                                      ; Cyclone IV E       ; Cyclone V          ;
; Use smart compilation                                            ; Off                ; Off                ;
; Enable parallel Assembler and Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                      ; Off                ; Off                ;
; Restructure Multiplexers                                         ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                              ; Off                ; Off                ;
; Preserve fewer node names                                        ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                    ; Enable             ; Enable             ;
; Verilog Version                                                  ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                     ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                         ; Auto               ; Auto               ;
; Safe State Machine                                               ; Off                ; Off                ;
; Extract Verilog State Machines                                   ; On                 ; On                 ;
; Extract VHDL State Machines                                      ; On                 ; On                 ;
; Ignore Verilog initial constructs                                ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                       ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                   ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                          ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                        ; On                 ; On                 ;
; Parallel Synthesis                                               ; On                 ; On                 ;
; DSP Block Balancing                                              ; Auto               ; Auto               ;
; NOT Gate Push-Back                                               ; On                 ; On                 ;
; Power-Up Don't Care                                              ; On                 ; On                 ;
; Remove Redundant Logic Cells                                     ; Off                ; Off                ;
; Remove Duplicate Registers                                       ; On                 ; On                 ;
; Ignore CARRY Buffers                                             ; Off                ; Off                ;
; Ignore CASCADE Buffers                                           ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                            ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                        ; Off                ; Off                ;
; Ignore LCELL Buffers                                             ; Off                ; Off                ;
; Ignore SOFT Buffers                                              ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                   ; Off                ; Off                ;
; Optimization Technique                                           ; Balanced           ; Balanced           ;
; Carry Chain Length                                               ; 70                 ; 70                 ;
; Auto Carry Chains                                                ; On                 ; On                 ;
; Auto Open-Drain Pins                                             ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                            ; Off                ; Off                ;
; Auto ROM Replacement                                             ; On                 ; On                 ;
; Auto RAM Replacement                                             ; On                 ; On                 ;
; Auto DSP Block Replacement                                       ; On                 ; On                 ;
; Auto Shift Register Replacement                                  ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                  ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                    ; On                 ; On                 ;
; Strict RAM Replacement                                           ; Off                ; Off                ;
; Allow Synchronous Control Signals                                ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                           ; Off                ; Off                ;
; Auto RAM Block Balancing                                         ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                ; Off                ; Off                ;
; Auto Resource Sharing                                            ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                               ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                               ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                    ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing              ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                ; Off                ; Off                ;
; Timing-Driven Synthesis                                          ; On                 ; On                 ;
; Report Parameter Settings                                        ; On                 ; On                 ;
; Report Source Assignments                                        ; On                 ; On                 ;
; Report Connectivity Checks                                       ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                               ; Off                ; Off                ;
; Synchronization Register Chain Length                            ; 2                  ; 2                  ;
; Power Optimization During Synthesis                              ; Normal compilation ; Normal compilation ;
; HDL message level                                                ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                  ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report         ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report               ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report        ; 100                ; 100                ;
; Clock MUX Protection                                             ; On                 ; On                 ;
; Auto Gated Clock Conversion                                      ; Off                ; Off                ;
; Block Design Naming                                              ; Auto               ; Auto               ;
; SDC constraint protection                                        ; Off                ; Off                ;
; Synthesis Effort                                                 ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal     ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                             ; Off                ; Off                ;
; Analysis & Synthesis Message Level                               ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                      ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                           ; On                 ; On                 ;
+------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 16          ;
; Maximum allowed            ; 8           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 1           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
+----------------------------+-------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 22.1std.2 Build 922 07/20/2023 SC Standard Edition
    Info: Processing started: Thu Sep 28 10:13:32 2023
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off lights -c lights
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 8 of the 8 processors detected
Info (12248): Elaborating Platform Designer system entity "nios_system.qsys"
Info (12250): Picked up _JAVA_OPTIONS: -Duser.home=/acct/lrlamb
Info (12250): 2023.09.28.10:13:39 Progress: Loading lights/nios_system.qsys
Info (12250): 2023.09.28.10:13:39 Progress: Reading input file
Info (12250): 2023.09.28.10:13:39 Progress: Adding clk_0 [clock_source 22.1]
Info (12250): 2023.09.28.10:13:40 Progress: Parameterizing module clk_0
Info (12250): 2023.09.28.10:13:40 Progress: Adding jtag_uart_0 [altera_avalon_jtag_uart 22.1]
Info (12250): 2023.09.28.10:13:40 Progress: Parameterizing module jtag_uart_0
Info (12250): 2023.09.28.10:13:40 Progress: Adding new_sdram_controller_0 [altera_avalon_new_sdram_controller 18.1]
Warning (12251): New_sdram_controller_0: Component type altera_avalon_new_sdram_controller is not in the library
Info (12250): 2023.09.28.10:13:40 Progress: Parameterizing module new_sdram_controller_0
Info (12250): 2023.09.28.10:13:40 Progress: Adding nios2_gen2_0 [altera_nios2_gen2 22.1]
Info (12250): 2023.09.28.10:13:40 Progress: Parameterizing module nios2_gen2_0
Info (12250): 2023.09.28.10:13:40 Progress: Adding sdram_clk [clock_source 22.1]
Info (12250): 2023.09.28.10:13:40 Progress: Parameterizing module sdram_clk
Info (12250): 2023.09.28.10:13:40 Progress: Adding sys_sdram_pll_0 [altera_up_avalon_sys_sdram_pll 18.0]
Info (12250): 2023.09.28.10:13:40 Progress: Parameterizing module sys_sdram_pll_0
Info (12250): 2023.09.28.10:13:40 Progress: Building connections
Info (12250): 2023.09.28.10:13:40 Progress: Parameterizing connections
Info (12250): 2023.09.28.10:13:40 Progress: Validating
Info (12250): 2023.09.28.10:13:40 Progress: Done reading input file
Info (12250): Nios_system.jtag_uart_0: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board
Error (12252): Nios_system.new_sdram_controller_0: Component altera_avalon_new_sdram_controller 18.1 not found or could not be instantiated
Error (12252): Nios_system.nios2_gen2_0: Reset slave new_sdram_controller_0.s1 not connected to instruction_master.
Error (12252): Nios_system.nios2_gen2_0: Exception slave new_sdram_controller_0.s1 not connected to instruction_master.
Info (12250): Nios_system.sys_sdram_pll_0: Refclk Freq: 50.0
Error (12252): Nios_system.new_sdram_controller_0.s1: Data width must be of power of two and between 8 and 4096  
Info (12250): Nios_system: Generating nios_system "nios_system" for QUARTUS_SYNTH
Info (12250): Exception in thread "main" java.lang.NullPointerException
Info (12250):     at com.altera.sopcmodel.transforms.mm.MerlinSystem.attachBorderModule(MerlinSystem.java:460)
Info (12250):     at com.altera.sopcmodel.transforms.mm.MerlinSystem.recreateBorder(MerlinSystem.java:450)
Info (12250):     at com.altera.sopcmodel.transforms.mm.MerlinSystem.recreateBorder(MerlinSystem.java:427)
Info (12250):     at com.altera.sopcmodel.transforms.avalon.InitialInterconnectTransform.cloneConnectionPoint(InitialInterconnectTransform.java:161)
Info (12250):     at com.altera.sopcmodel.transforms.avalon.InitialInterconnectTransform.cloneSlaves(InitialInterconnectTransform.java:153)
Info (12250):     at com.altera.sopcmodel.transforms.avalon.InitialInterconnectTransform.doExecute(InitialInterconnectTransform.java:96)
Info (12250):     at com.altera.sopcmodel.transforms.SopcTransformStep.execute(SopcTransformStep.java:66)
Info (12250):     at com.altera.sopcmodel.transforms.SopcTransformList.doExecute(SopcTransformList.java:112)
Info (12250):     at com.altera.sopcmodel.transforms.SopcTransformStep.execute(SopcTransformStep.java:66)
Info (12250):     at com.altera.sopcmodel.transforms.mm.MMTransform.doExecute(MMTransform.java:106)
Info (12250):     at com.altera.sopcmodel.transforms.SopcTransformStep.execute(SopcTransformStep.java:66)
Info (12250):     at com.altera.sopcmodel.transforms.SopcTransformList.doExecute(SopcTransformList.java:112)
Info (12250):     at com.altera.sopcmodel.transforms.SopcTransformStep.execute(SopcTransformStep.java:66)
Info (12250):     at com.altera.sopcmodel.transforms.avalon.AvalonTransform.doExecute(AvalonTransform.java:45)
Info (12250):     at com.altera.sopcmodel.transforms.SopcTransformStep.execute(SopcTransformStep.java:66)
Info (12250):     at com.altera.sopcmodel.ensemble.EnsembleUtils.doTransform(EnsembleUtils.java:1357)
Info (12250):     at com.altera.sopc.generator.EnsembleGenerationFileSet2.attemptTransform(EnsembleGenerationFileSet2.java:90)
Info (12250):     at com.altera.sopc.generator.EnsembleGenerationFileSet2.generate(EnsembleGenerationFileSet2.java:51)
Info (12250):     at com.altera.sopc.generator.FileSet2.generate(FileSet2.java:150)
Info (12250):     at com.altera.sopc.generator.Sellafield.generate(Sellafield.java:366)
Info (12250):     at com.altera.sopcmodel.sbtools.sbgenerate.SbGenerate.performGeneration(SbGenerate.java:521)
Info (12250):     at com.altera.sopcmodel.sbtools.sbgenerate.SbGenerate.act(SbGenerate.java:467)
Info (12250):     at com.altera.utilities.AltCmdLineToolBase.runTheTool(AltCmdLineToolBase.java:720)
Info (12250):     at com.altera.sopcmodel.sbtools.sbgenerate.SbGenerate.main(SbGenerate.java:981)
Info (12249): Finished elaborating Platform Designer system entity "nios_system.qsys"
Info (12021): Found 1 design units, including 1 entities, in source file db/lights.sv
    Info (12023): Found entity 1: lights File: /acct/lrlamb/Desktop/491_repo/Project_2/lights/db/lights.sv Line: 1
Info (12127): Elaborating entity "lights" for the top level hierarchy
Error (12153): Can't elaborate top-level user hierarchy
Error: Quartus Prime Analysis & Synthesis was unsuccessful. 5 errors, 2 warnings
    Error: Peak virtual memory: 359 megabytes
    Error: Processing ended: Thu Sep 28 10:13:42 2023
    Error: Elapsed time: 00:00:10
    Error: Total CPU time (on all processors): 00:00:30


