// Seed: 3239853057
`timescale 1 ps / 1ps
module module_0 (
    input logic id_0,
    input id_1,
    input reg id_2,
    output id_3,
    input logic id_4,
    input id_5,
    output reg id_6,
    input id_7
);
  assign id_3 = 1;
  initial begin
    if (id_4) begin
      id_6 = id_2;
      id_6 = 1;
      id_3 <= id_1;
      id_6 <= 1 - id_5;
      SystemTFIdentifier;
      id_3 = id_0 ? 1 : id_5;
    end
  end
  logic id_8;
  assign id_6 = id_5;
endmodule
