Start time: 14:32:54 on Apr 03,2024
qverilog object_assignment_inheritance.sv 
-- Compiling package object_assignment_inheritance_sv_unit
-- Compiling module object_ass_inh

Top level modules:
	object_ass_inh
# vsim -lib work work.object_assignment_inheritance_sv_unit work.object_ass_inh -c -do "run -all; quit -f" -appendlog -l qverilog.log -vopt 
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# //  Questa Sim-64
# //  Version 10.7c win64 Aug 18 2018
# //
# //  Copyright 1991-2018 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  QuestaSim and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# Loading sv_std.std
# Loading work.object_assignment_inheritance_sv_unit(fast)
# Loading work.object_ass_inh(fast)
# run -all
# Parent Method
# Child Method
# parent elements: '{p1:0, p2:0}
# child elements: '{p1:25, p2:30, c1:35, c2:40}
# parent address: 65538
# child address: 65539
# Parent Method
# parent elements: '{p1:25, p2:30, c1:35, c2:40}
# child elements: '{p1:25, p2:30, c1:35, c2:40}
# parent address: 65539
# child address: 65539
# Parent Method
# Child Method
# parent elements: '{p1:3, p2:4, c1:123, c2:94}
# child elements: '{p1:3, p2:4, c1:123, c2:94}
# parent address: 65539
# child address: 65539
#  quit -f
# End time: 14:32:57 on Apr 03,2024, Elapsed time: 0:00:03
# Errors: 0, Warnings: 0
