Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (win64) Build 4029153 Fri Oct 13 20:14:34 MDT 2023
| Date         : Mon Jan 22 20:50:37 2024
| Host         : xyh running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file wallace_mul_timing_summary_routed.rpt -pb wallace_mul_timing_summary_routed.pb -rpx wallace_mul_timing_summary_routed.rpx -warn_on_violation
| Design       : wallace_mul
| Device       : 7z020-clg400
| Speed File   : -2  PRODUCTION 1.12 2019-11-22
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                     Violations  
---------  --------  ------------------------------  ----------  
LUTAR-1    Warning   LUT drives async reset alert    16          
TIMING-20  Warning   Non-clocked latch               136         
LATCH-1    Advisory  Existing latches in the design  1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (527)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (672)
5. checking no_input_delay (33)
6. checking no_output_delay (32)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (527)
--------------------------
 There are 17 register/latch pins with no clock driven by root clock pin: number1[0] (HIGH)

 There are 17 register/latch pins with no clock driven by root clock pin: number1[10] (HIGH)

 There are 34 register/latch pins with no clock driven by root clock pin: number1[11] (HIGH)

 There are 17 register/latch pins with no clock driven by root clock pin: number1[12] (HIGH)

 There are 34 register/latch pins with no clock driven by root clock pin: number1[13] (HIGH)

 There are 17 register/latch pins with no clock driven by root clock pin: number1[14] (HIGH)

 There are 17 register/latch pins with no clock driven by root clock pin: number1[15] (HIGH)

 There are 34 register/latch pins with no clock driven by root clock pin: number1[1] (HIGH)

 There are 17 register/latch pins with no clock driven by root clock pin: number1[2] (HIGH)

 There are 34 register/latch pins with no clock driven by root clock pin: number1[3] (HIGH)

 There are 17 register/latch pins with no clock driven by root clock pin: number1[4] (HIGH)

 There are 34 register/latch pins with no clock driven by root clock pin: number1[5] (HIGH)

 There are 17 register/latch pins with no clock driven by root clock pin: number1[6] (HIGH)

 There are 34 register/latch pins with no clock driven by root clock pin: number1[7] (HIGH)

 There are 17 register/latch pins with no clock driven by root clock pin: number1[8] (HIGH)

 There are 34 register/latch pins with no clock driven by root clock pin: number1[9] (HIGH)

 There are 136 register/latch pins with no clock driven by root clock pin: rst_n (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (672)
--------------------------------------------------
 There are 272 pins that are not constrained for maximum delay. (HIGH)

 There are 400 pins that are not constrained for maximum delay due to constant clock. (MEDIUM)


5. checking no_input_delay (33)
-------------------------------
 There are 33 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (32)
--------------------------------
 There are 32 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                  304          inf        0.000                      0                  304           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay           304 Endpoints
Min Delay           304 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            q[29]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        22.231ns  (logic 6.819ns (30.673%)  route 15.412ns (69.327%))
  Logic Levels:           17  (CARRY4=8 IBUF=1 LDCE=2 LUT3=1 LUT4=1 LUT5=2 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    Y8                                                0.000     0.000 f  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    Y8                   IBUF (Prop_ibuf_I_O)         0.946     0.946 f  rst_n_IBUF_inst/O
                         net (fo=361, routed)         7.953     8.898    u_par_product_calc/u_par_product_gen1/rst_n_IBUF
    SLICE_X110Y51        LUT4 (Prop_lut4_I0_O)        0.105     9.003 r  u_par_product_calc/u_par_product_gen1/par_product_tmp_reg[15]_i_2/O
                         net (fo=16, routed)          1.466    10.469    u_par_product_calc/u_par_product_gen1/par_product_tmp_reg[15]_i_2_n_0
    SLICE_X107Y51        LDCE (SetClr_ldce_CLR_Q)     0.731    11.200 f  u_par_product_calc/u_par_product_gen1/par_product_tmp_reg[1]/Q
                         net (fo=1, routed)           0.663    11.863    u_par_product_calc/u_par_product_gen1/par_product_tmp[1]
    SLICE_X108Y51        LUT5 (Prop_lut5_I4_O)        0.105    11.968 r  u_par_product_calc/u_par_product_gen1/par_product_reg[3]_i_5__0/O
                         net (fo=1, routed)           0.000    11.968    u_par_product_calc/u_par_product_gen1/p_0_in[1]
    SLICE_X108Y51        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444    12.412 r  u_par_product_calc/u_par_product_gen1/par_product_reg[3]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    12.412    u_par_product_calc/u_par_product_gen1/par_product_reg[3]_i_1__0_n_0
    SLICE_X108Y52        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    12.512 r  u_par_product_calc/u_par_product_gen1/par_product_reg[7]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    12.512    u_par_product_calc/u_par_product_gen1/par_product_reg[7]_i_1__0_n_0
    SLICE_X108Y53        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    12.612 r  u_par_product_calc/u_par_product_gen1/par_product_reg[11]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    12.612    u_par_product_calc/u_par_product_gen1/par_product_reg[11]_i_1__0_n_0
    SLICE_X108Y54        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    12.712 r  u_par_product_calc/u_par_product_gen1/par_product_reg[15]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    12.712    u_par_product_calc/u_modefied_booth_enc/par_product_reg[16][0]
    SLICE_X108Y55        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    12.812 r  u_par_product_calc/u_modefied_booth_enc/par_product_reg[19]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    12.812    u_par_product_calc/u_modefied_booth_enc/par_product_reg[19]_i_1__0_n_0
    SLICE_X108Y56        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.199    13.011 r  u_par_product_calc/u_modefied_booth_enc/par_product_reg[23]_i_1__0/O[2]
                         net (fo=1, routed)           0.000    13.011    u_par_product_calc/u_par_product_gen1/D[6]
    SLICE_X108Y56        LDCE (DToQ_ldce_D_Q)         0.282    13.293 r  u_par_product_calc/u_par_product_gen1/par_product_reg[22]/Q
                         net (fo=2, routed)           0.580    13.873    u_par_product_calc/u_par_product_gen1/Q[21]
    SLICE_X109Y59        LUT5 (Prop_lut5_I0_O)        0.105    13.978 r  u_par_product_calc/u_par_product_gen1/q_OBUF[27]_inst_i_23/O
                         net (fo=2, routed)           0.637    14.615    u_par_product_calc/u_par_product_gen6/par_tmp5[10]
    SLICE_X109Y61        LUT6 (Prop_lut6_I5_O)        0.105    14.720 r  u_par_product_calc/u_par_product_gen6/q_OBUF[27]_inst_i_14/O
                         net (fo=3, routed)           1.314    16.034    u_par_product_calc/u_par_product_gen6/par_tmp8[22]
    SLICE_X113Y60        LUT3 (Prop_lut3_I1_O)        0.105    16.139 r  u_par_product_calc/u_par_product_gen6/q_OBUF[27]_inst_i_4/O
                         net (fo=1, routed)           0.398    16.536    u_par_product_calc/u_par_product_gen6/add_out0[25]
    SLICE_X112Y59        CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.430    16.966 r  u_par_product_calc/u_par_product_gen6/q_OBUF[27]_inst_i_1/CO[3]
                         net (fo=1, routed)           0.000    16.966    u_par_product_calc/u_par_product_gen6/q_OBUF[27]_inst_i_1_n_0
    SLICE_X112Y60        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.257    17.223 r  u_par_product_calc/u_par_product_gen6/q_OBUF[31]_inst_i_1/O[1]
                         net (fo=1, routed)           2.402    19.626    q_OBUF[29]
    U12                  OBUF (Prop_obuf_I_O)         2.605    22.231 r  q_OBUF[29]_inst/O
                         net (fo=0)                   0.000    22.231    q[29]
    U12                                                               r  q[29] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            q[31]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        22.218ns  (logic 6.801ns (30.612%)  route 15.417ns (69.388%))
  Logic Levels:           17  (CARRY4=8 IBUF=1 LDCE=2 LUT3=1 LUT4=1 LUT5=2 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    Y8                                                0.000     0.000 f  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    Y8                   IBUF (Prop_ibuf_I_O)         0.946     0.946 f  rst_n_IBUF_inst/O
                         net (fo=361, routed)         7.953     8.898    u_par_product_calc/u_par_product_gen1/rst_n_IBUF
    SLICE_X110Y51        LUT4 (Prop_lut4_I0_O)        0.105     9.003 r  u_par_product_calc/u_par_product_gen1/par_product_tmp_reg[15]_i_2/O
                         net (fo=16, routed)          1.466    10.469    u_par_product_calc/u_par_product_gen1/par_product_tmp_reg[15]_i_2_n_0
    SLICE_X107Y51        LDCE (SetClr_ldce_CLR_Q)     0.731    11.200 f  u_par_product_calc/u_par_product_gen1/par_product_tmp_reg[1]/Q
                         net (fo=1, routed)           0.663    11.863    u_par_product_calc/u_par_product_gen1/par_product_tmp[1]
    SLICE_X108Y51        LUT5 (Prop_lut5_I4_O)        0.105    11.968 r  u_par_product_calc/u_par_product_gen1/par_product_reg[3]_i_5__0/O
                         net (fo=1, routed)           0.000    11.968    u_par_product_calc/u_par_product_gen1/p_0_in[1]
    SLICE_X108Y51        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444    12.412 r  u_par_product_calc/u_par_product_gen1/par_product_reg[3]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    12.412    u_par_product_calc/u_par_product_gen1/par_product_reg[3]_i_1__0_n_0
    SLICE_X108Y52        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    12.512 r  u_par_product_calc/u_par_product_gen1/par_product_reg[7]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    12.512    u_par_product_calc/u_par_product_gen1/par_product_reg[7]_i_1__0_n_0
    SLICE_X108Y53        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    12.612 r  u_par_product_calc/u_par_product_gen1/par_product_reg[11]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    12.612    u_par_product_calc/u_par_product_gen1/par_product_reg[11]_i_1__0_n_0
    SLICE_X108Y54        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    12.712 r  u_par_product_calc/u_par_product_gen1/par_product_reg[15]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    12.712    u_par_product_calc/u_modefied_booth_enc/par_product_reg[16][0]
    SLICE_X108Y55        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    12.812 r  u_par_product_calc/u_modefied_booth_enc/par_product_reg[19]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    12.812    u_par_product_calc/u_modefied_booth_enc/par_product_reg[19]_i_1__0_n_0
    SLICE_X108Y56        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.199    13.011 r  u_par_product_calc/u_modefied_booth_enc/par_product_reg[23]_i_1__0/O[2]
                         net (fo=1, routed)           0.000    13.011    u_par_product_calc/u_par_product_gen1/D[6]
    SLICE_X108Y56        LDCE (DToQ_ldce_D_Q)         0.282    13.293 r  u_par_product_calc/u_par_product_gen1/par_product_reg[22]/Q
                         net (fo=2, routed)           0.580    13.873    u_par_product_calc/u_par_product_gen1/Q[21]
    SLICE_X109Y59        LUT5 (Prop_lut5_I0_O)        0.105    13.978 r  u_par_product_calc/u_par_product_gen1/q_OBUF[27]_inst_i_23/O
                         net (fo=2, routed)           0.637    14.615    u_par_product_calc/u_par_product_gen6/par_tmp5[10]
    SLICE_X109Y61        LUT6 (Prop_lut6_I5_O)        0.105    14.720 r  u_par_product_calc/u_par_product_gen6/q_OBUF[27]_inst_i_14/O
                         net (fo=3, routed)           1.314    16.034    u_par_product_calc/u_par_product_gen6/par_tmp8[22]
    SLICE_X113Y60        LUT3 (Prop_lut3_I1_O)        0.105    16.139 r  u_par_product_calc/u_par_product_gen6/q_OBUF[27]_inst_i_4/O
                         net (fo=1, routed)           0.398    16.536    u_par_product_calc/u_par_product_gen6/add_out0[25]
    SLICE_X112Y59        CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.430    16.966 r  u_par_product_calc/u_par_product_gen6/q_OBUF[27]_inst_i_1/CO[3]
                         net (fo=1, routed)           0.000    16.966    u_par_product_calc/u_par_product_gen6/q_OBUF[27]_inst_i_1_n_0
    SLICE_X112Y60        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.262    17.228 r  u_par_product_calc/u_par_product_gen6/q_OBUF[31]_inst_i_1/O[3]
                         net (fo=1, routed)           2.407    19.635    q_OBUF[31]
    T10                  OBUF (Prop_obuf_I_O)         2.583    22.218 r  q_OBUF[31]_inst/O
                         net (fo=0)                   0.000    22.218    q[31]
    T10                                                               r  q[31] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            q[27]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        22.061ns  (logic 6.813ns (30.884%)  route 15.247ns (69.116%))
  Logic Levels:           16  (CARRY4=7 IBUF=1 LDCE=2 LUT3=1 LUT4=1 LUT5=2 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    Y8                                                0.000     0.000 f  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    Y8                   IBUF (Prop_ibuf_I_O)         0.946     0.946 f  rst_n_IBUF_inst/O
                         net (fo=361, routed)         7.953     8.898    u_par_product_calc/u_par_product_gen1/rst_n_IBUF
    SLICE_X110Y51        LUT4 (Prop_lut4_I0_O)        0.105     9.003 r  u_par_product_calc/u_par_product_gen1/par_product_tmp_reg[15]_i_2/O
                         net (fo=16, routed)          1.466    10.469    u_par_product_calc/u_par_product_gen1/par_product_tmp_reg[15]_i_2_n_0
    SLICE_X107Y51        LDCE (SetClr_ldce_CLR_Q)     0.731    11.200 f  u_par_product_calc/u_par_product_gen1/par_product_tmp_reg[1]/Q
                         net (fo=1, routed)           0.663    11.863    u_par_product_calc/u_par_product_gen1/par_product_tmp[1]
    SLICE_X108Y51        LUT5 (Prop_lut5_I4_O)        0.105    11.968 r  u_par_product_calc/u_par_product_gen1/par_product_reg[3]_i_5__0/O
                         net (fo=1, routed)           0.000    11.968    u_par_product_calc/u_par_product_gen1/p_0_in[1]
    SLICE_X108Y51        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444    12.412 r  u_par_product_calc/u_par_product_gen1/par_product_reg[3]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    12.412    u_par_product_calc/u_par_product_gen1/par_product_reg[3]_i_1__0_n_0
    SLICE_X108Y52        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    12.512 r  u_par_product_calc/u_par_product_gen1/par_product_reg[7]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    12.512    u_par_product_calc/u_par_product_gen1/par_product_reg[7]_i_1__0_n_0
    SLICE_X108Y53        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.257    12.769 r  u_par_product_calc/u_par_product_gen1/par_product_reg[11]_i_1__0/O[1]
                         net (fo=1, routed)           0.000    12.769    u_par_product_calc/u_par_product_gen1/par_product_reg[11]_i_1__0_n_6
    SLICE_X108Y53        LDCE (DToQ_ldce_D_Q)         0.282    13.051 r  u_par_product_calc/u_par_product_gen1/par_product_reg[9]/Q
                         net (fo=2, routed)           0.864    13.915    u_par_product_calc/u_par_product_gen1/Q[8]
    SLICE_X104Y53        LUT5 (Prop_lut5_I0_O)        0.105    14.020 r  u_par_product_calc/u_par_product_gen1/q_OBUF[15]_inst_i_26/O
                         net (fo=2, routed)           0.799    14.819    u_par_product_calc/u_par_product_gen5/par_tmp5[1]
    SLICE_X110Y54        LUT6 (Prop_lut6_I5_O)        0.105    14.924 r  u_par_product_calc/u_par_product_gen5/q_OBUF[15]_inst_i_17/O
                         net (fo=3, routed)           0.680    15.604    u_par_product_calc/u_par_product_gen5/par_tmp8[9]
    SLICE_X113Y55        LUT3 (Prop_lut3_I1_O)        0.105    15.709 r  u_par_product_calc/u_par_product_gen5/q_OBUF[15]_inst_i_5/O
                         net (fo=1, routed)           0.475    16.183    u_par_product_calc/u_par_product_gen5/add_out0[12]
    SLICE_X112Y56        CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.457    16.640 r  u_par_product_calc/u_par_product_gen5/q_OBUF[15]_inst_i_1/CO[3]
                         net (fo=1, routed)           0.000    16.640    u_par_product_calc/u_par_product_gen6/CO[0]
    SLICE_X112Y57        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    16.740 r  u_par_product_calc/u_par_product_gen6/q_OBUF[19]_inst_i_1/CO[3]
                         net (fo=1, routed)           0.000    16.740    u_par_product_calc/u_par_product_gen6/q_OBUF[19]_inst_i_1_n_0
    SLICE_X112Y58        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    16.840 r  u_par_product_calc/u_par_product_gen6/q_OBUF[23]_inst_i_1/CO[3]
                         net (fo=1, routed)           0.000    16.840    u_par_product_calc/u_par_product_gen6/q_OBUF[23]_inst_i_1_n_0
    SLICE_X112Y59        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.262    17.102 r  u_par_product_calc/u_par_product_gen6/q_OBUF[27]_inst_i_1/O[3]
                         net (fo=1, routed)           2.349    19.451    q_OBUF[27]
    V13                  OBUF (Prop_obuf_I_O)         2.610    22.061 r  q_OBUF[27]_inst/O
                         net (fo=0)                   0.000    22.061    q[27]
    V13                                                               r  q[27] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            q[30]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        22.036ns  (logic 6.753ns (30.647%)  route 15.283ns (69.353%))
  Logic Levels:           17  (CARRY4=8 IBUF=1 LDCE=2 LUT3=1 LUT4=1 LUT5=2 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    Y8                                                0.000     0.000 f  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    Y8                   IBUF (Prop_ibuf_I_O)         0.946     0.946 f  rst_n_IBUF_inst/O
                         net (fo=361, routed)         7.953     8.898    u_par_product_calc/u_par_product_gen1/rst_n_IBUF
    SLICE_X110Y51        LUT4 (Prop_lut4_I0_O)        0.105     9.003 r  u_par_product_calc/u_par_product_gen1/par_product_tmp_reg[15]_i_2/O
                         net (fo=16, routed)          1.466    10.469    u_par_product_calc/u_par_product_gen1/par_product_tmp_reg[15]_i_2_n_0
    SLICE_X107Y51        LDCE (SetClr_ldce_CLR_Q)     0.731    11.200 f  u_par_product_calc/u_par_product_gen1/par_product_tmp_reg[1]/Q
                         net (fo=1, routed)           0.663    11.863    u_par_product_calc/u_par_product_gen1/par_product_tmp[1]
    SLICE_X108Y51        LUT5 (Prop_lut5_I4_O)        0.105    11.968 r  u_par_product_calc/u_par_product_gen1/par_product_reg[3]_i_5__0/O
                         net (fo=1, routed)           0.000    11.968    u_par_product_calc/u_par_product_gen1/p_0_in[1]
    SLICE_X108Y51        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444    12.412 r  u_par_product_calc/u_par_product_gen1/par_product_reg[3]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    12.412    u_par_product_calc/u_par_product_gen1/par_product_reg[3]_i_1__0_n_0
    SLICE_X108Y52        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    12.512 r  u_par_product_calc/u_par_product_gen1/par_product_reg[7]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    12.512    u_par_product_calc/u_par_product_gen1/par_product_reg[7]_i_1__0_n_0
    SLICE_X108Y53        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    12.612 r  u_par_product_calc/u_par_product_gen1/par_product_reg[11]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    12.612    u_par_product_calc/u_par_product_gen1/par_product_reg[11]_i_1__0_n_0
    SLICE_X108Y54        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    12.712 r  u_par_product_calc/u_par_product_gen1/par_product_reg[15]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    12.712    u_par_product_calc/u_modefied_booth_enc/par_product_reg[16][0]
    SLICE_X108Y55        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    12.812 r  u_par_product_calc/u_modefied_booth_enc/par_product_reg[19]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    12.812    u_par_product_calc/u_modefied_booth_enc/par_product_reg[19]_i_1__0_n_0
    SLICE_X108Y56        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.199    13.011 r  u_par_product_calc/u_modefied_booth_enc/par_product_reg[23]_i_1__0/O[2]
                         net (fo=1, routed)           0.000    13.011    u_par_product_calc/u_par_product_gen1/D[6]
    SLICE_X108Y56        LDCE (DToQ_ldce_D_Q)         0.282    13.293 r  u_par_product_calc/u_par_product_gen1/par_product_reg[22]/Q
                         net (fo=2, routed)           0.580    13.873    u_par_product_calc/u_par_product_gen1/Q[21]
    SLICE_X109Y59        LUT5 (Prop_lut5_I0_O)        0.105    13.978 r  u_par_product_calc/u_par_product_gen1/q_OBUF[27]_inst_i_23/O
                         net (fo=2, routed)           0.637    14.615    u_par_product_calc/u_par_product_gen6/par_tmp5[10]
    SLICE_X109Y61        LUT6 (Prop_lut6_I5_O)        0.105    14.720 r  u_par_product_calc/u_par_product_gen6/q_OBUF[27]_inst_i_14/O
                         net (fo=3, routed)           1.314    16.034    u_par_product_calc/u_par_product_gen6/par_tmp8[22]
    SLICE_X113Y60        LUT3 (Prop_lut3_I1_O)        0.105    16.139 r  u_par_product_calc/u_par_product_gen6/q_OBUF[27]_inst_i_4/O
                         net (fo=1, routed)           0.398    16.536    u_par_product_calc/u_par_product_gen6/add_out0[25]
    SLICE_X112Y59        CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.430    16.966 r  u_par_product_calc/u_par_product_gen6/q_OBUF[27]_inst_i_1/CO[3]
                         net (fo=1, routed)           0.000    16.966    u_par_product_calc/u_par_product_gen6/q_OBUF[27]_inst_i_1_n_0
    SLICE_X112Y60        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.199    17.165 r  u_par_product_calc/u_par_product_gen6/q_OBUF[31]_inst_i_1/O[2]
                         net (fo=1, routed)           2.273    19.438    q_OBUF[30]
    T12                  OBUF (Prop_obuf_I_O)         2.598    22.036 r  q_OBUF[30]_inst/O
                         net (fo=0)                   0.000    22.036    q[30]
    T12                                                               r  q[30] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            q[28]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        22.032ns  (logic 6.731ns (30.550%)  route 15.301ns (69.450%))
  Logic Levels:           17  (CARRY4=8 IBUF=1 LDCE=2 LUT3=1 LUT4=1 LUT5=2 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    Y8                                                0.000     0.000 f  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    Y8                   IBUF (Prop_ibuf_I_O)         0.946     0.946 f  rst_n_IBUF_inst/O
                         net (fo=361, routed)         7.953     8.898    u_par_product_calc/u_par_product_gen1/rst_n_IBUF
    SLICE_X110Y51        LUT4 (Prop_lut4_I0_O)        0.105     9.003 r  u_par_product_calc/u_par_product_gen1/par_product_tmp_reg[15]_i_2/O
                         net (fo=16, routed)          1.466    10.469    u_par_product_calc/u_par_product_gen1/par_product_tmp_reg[15]_i_2_n_0
    SLICE_X107Y51        LDCE (SetClr_ldce_CLR_Q)     0.731    11.200 f  u_par_product_calc/u_par_product_gen1/par_product_tmp_reg[1]/Q
                         net (fo=1, routed)           0.663    11.863    u_par_product_calc/u_par_product_gen1/par_product_tmp[1]
    SLICE_X108Y51        LUT5 (Prop_lut5_I4_O)        0.105    11.968 r  u_par_product_calc/u_par_product_gen1/par_product_reg[3]_i_5__0/O
                         net (fo=1, routed)           0.000    11.968    u_par_product_calc/u_par_product_gen1/p_0_in[1]
    SLICE_X108Y51        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444    12.412 r  u_par_product_calc/u_par_product_gen1/par_product_reg[3]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    12.412    u_par_product_calc/u_par_product_gen1/par_product_reg[3]_i_1__0_n_0
    SLICE_X108Y52        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    12.512 r  u_par_product_calc/u_par_product_gen1/par_product_reg[7]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    12.512    u_par_product_calc/u_par_product_gen1/par_product_reg[7]_i_1__0_n_0
    SLICE_X108Y53        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    12.612 r  u_par_product_calc/u_par_product_gen1/par_product_reg[11]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    12.612    u_par_product_calc/u_par_product_gen1/par_product_reg[11]_i_1__0_n_0
    SLICE_X108Y54        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    12.712 r  u_par_product_calc/u_par_product_gen1/par_product_reg[15]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    12.712    u_par_product_calc/u_modefied_booth_enc/par_product_reg[16][0]
    SLICE_X108Y55        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    12.812 r  u_par_product_calc/u_modefied_booth_enc/par_product_reg[19]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    12.812    u_par_product_calc/u_modefied_booth_enc/par_product_reg[19]_i_1__0_n_0
    SLICE_X108Y56        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.199    13.011 r  u_par_product_calc/u_modefied_booth_enc/par_product_reg[23]_i_1__0/O[2]
                         net (fo=1, routed)           0.000    13.011    u_par_product_calc/u_par_product_gen1/D[6]
    SLICE_X108Y56        LDCE (DToQ_ldce_D_Q)         0.282    13.293 r  u_par_product_calc/u_par_product_gen1/par_product_reg[22]/Q
                         net (fo=2, routed)           0.580    13.873    u_par_product_calc/u_par_product_gen1/Q[21]
    SLICE_X109Y59        LUT5 (Prop_lut5_I0_O)        0.105    13.978 r  u_par_product_calc/u_par_product_gen1/q_OBUF[27]_inst_i_23/O
                         net (fo=2, routed)           0.637    14.615    u_par_product_calc/u_par_product_gen6/par_tmp5[10]
    SLICE_X109Y61        LUT6 (Prop_lut6_I5_O)        0.105    14.720 r  u_par_product_calc/u_par_product_gen6/q_OBUF[27]_inst_i_14/O
                         net (fo=3, routed)           1.314    16.034    u_par_product_calc/u_par_product_gen6/par_tmp8[22]
    SLICE_X113Y60        LUT3 (Prop_lut3_I1_O)        0.105    16.139 r  u_par_product_calc/u_par_product_gen6/q_OBUF[27]_inst_i_4/O
                         net (fo=1, routed)           0.398    16.536    u_par_product_calc/u_par_product_gen6/add_out0[25]
    SLICE_X112Y59        CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.430    16.966 r  u_par_product_calc/u_par_product_gen6/q_OBUF[27]_inst_i_1/CO[3]
                         net (fo=1, routed)           0.000    16.966    u_par_product_calc/u_par_product_gen6/q_OBUF[27]_inst_i_1_n_0
    SLICE_X112Y60        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.178    17.144 r  u_par_product_calc/u_par_product_gen6/q_OBUF[31]_inst_i_1/O[0]
                         net (fo=1, routed)           2.292    19.436    q_OBUF[28]
    U13                  OBUF (Prop_obuf_I_O)         2.596    22.032 r  q_OBUF[28]_inst/O
                         net (fo=0)                   0.000    22.032    q[28]
    U13                                                               r  q[28] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            q[24]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        21.807ns  (logic 6.676ns (30.613%)  route 15.131ns (69.387%))
  Logic Levels:           16  (CARRY4=7 IBUF=1 LDCE=2 LUT3=1 LUT4=1 LUT5=2 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    Y8                                                0.000     0.000 f  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    Y8                   IBUF (Prop_ibuf_I_O)         0.946     0.946 f  rst_n_IBUF_inst/O
                         net (fo=361, routed)         7.953     8.898    u_par_product_calc/u_par_product_gen1/rst_n_IBUF
    SLICE_X110Y51        LUT4 (Prop_lut4_I0_O)        0.105     9.003 r  u_par_product_calc/u_par_product_gen1/par_product_tmp_reg[15]_i_2/O
                         net (fo=16, routed)          1.466    10.469    u_par_product_calc/u_par_product_gen1/par_product_tmp_reg[15]_i_2_n_0
    SLICE_X107Y51        LDCE (SetClr_ldce_CLR_Q)     0.731    11.200 f  u_par_product_calc/u_par_product_gen1/par_product_tmp_reg[1]/Q
                         net (fo=1, routed)           0.663    11.863    u_par_product_calc/u_par_product_gen1/par_product_tmp[1]
    SLICE_X108Y51        LUT5 (Prop_lut5_I4_O)        0.105    11.968 r  u_par_product_calc/u_par_product_gen1/par_product_reg[3]_i_5__0/O
                         net (fo=1, routed)           0.000    11.968    u_par_product_calc/u_par_product_gen1/p_0_in[1]
    SLICE_X108Y51        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444    12.412 r  u_par_product_calc/u_par_product_gen1/par_product_reg[3]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    12.412    u_par_product_calc/u_par_product_gen1/par_product_reg[3]_i_1__0_n_0
    SLICE_X108Y52        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    12.512 r  u_par_product_calc/u_par_product_gen1/par_product_reg[7]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    12.512    u_par_product_calc/u_par_product_gen1/par_product_reg[7]_i_1__0_n_0
    SLICE_X108Y53        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.257    12.769 r  u_par_product_calc/u_par_product_gen1/par_product_reg[11]_i_1__0/O[1]
                         net (fo=1, routed)           0.000    12.769    u_par_product_calc/u_par_product_gen1/par_product_reg[11]_i_1__0_n_6
    SLICE_X108Y53        LDCE (DToQ_ldce_D_Q)         0.282    13.051 r  u_par_product_calc/u_par_product_gen1/par_product_reg[9]/Q
                         net (fo=2, routed)           0.864    13.915    u_par_product_calc/u_par_product_gen1/Q[8]
    SLICE_X104Y53        LUT5 (Prop_lut5_I0_O)        0.105    14.020 r  u_par_product_calc/u_par_product_gen1/q_OBUF[15]_inst_i_26/O
                         net (fo=2, routed)           0.799    14.819    u_par_product_calc/u_par_product_gen5/par_tmp5[1]
    SLICE_X110Y54        LUT6 (Prop_lut6_I5_O)        0.105    14.924 r  u_par_product_calc/u_par_product_gen5/q_OBUF[15]_inst_i_17/O
                         net (fo=3, routed)           0.680    15.604    u_par_product_calc/u_par_product_gen5/par_tmp8[9]
    SLICE_X113Y55        LUT3 (Prop_lut3_I1_O)        0.105    15.709 r  u_par_product_calc/u_par_product_gen5/q_OBUF[15]_inst_i_5/O
                         net (fo=1, routed)           0.475    16.183    u_par_product_calc/u_par_product_gen5/add_out0[12]
    SLICE_X112Y56        CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.457    16.640 r  u_par_product_calc/u_par_product_gen5/q_OBUF[15]_inst_i_1/CO[3]
                         net (fo=1, routed)           0.000    16.640    u_par_product_calc/u_par_product_gen6/CO[0]
    SLICE_X112Y57        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    16.740 r  u_par_product_calc/u_par_product_gen6/q_OBUF[19]_inst_i_1/CO[3]
                         net (fo=1, routed)           0.000    16.740    u_par_product_calc/u_par_product_gen6/q_OBUF[19]_inst_i_1_n_0
    SLICE_X112Y58        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    16.840 r  u_par_product_calc/u_par_product_gen6/q_OBUF[23]_inst_i_1/CO[3]
                         net (fo=1, routed)           0.000    16.840    u_par_product_calc/u_par_product_gen6/q_OBUF[23]_inst_i_1_n_0
    SLICE_X112Y59        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.178    17.018 r  u_par_product_calc/u_par_product_gen6/q_OBUF[27]_inst_i_1/O[0]
                         net (fo=1, routed)           2.233    19.251    q_OBUF[24]
    T14                  OBUF (Prop_obuf_I_O)         2.556    21.807 r  q_OBUF[24]_inst/O
                         net (fo=0)                   0.000    21.807    q[24]
    T14                                                               r  q[24] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            q[25]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        21.789ns  (logic 6.765ns (31.046%)  route 15.024ns (68.954%))
  Logic Levels:           16  (CARRY4=7 IBUF=1 LDCE=2 LUT3=1 LUT4=1 LUT5=2 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    Y8                                                0.000     0.000 f  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    Y8                   IBUF (Prop_ibuf_I_O)         0.946     0.946 f  rst_n_IBUF_inst/O
                         net (fo=361, routed)         7.953     8.898    u_par_product_calc/u_par_product_gen1/rst_n_IBUF
    SLICE_X110Y51        LUT4 (Prop_lut4_I0_O)        0.105     9.003 r  u_par_product_calc/u_par_product_gen1/par_product_tmp_reg[15]_i_2/O
                         net (fo=16, routed)          1.466    10.469    u_par_product_calc/u_par_product_gen1/par_product_tmp_reg[15]_i_2_n_0
    SLICE_X107Y51        LDCE (SetClr_ldce_CLR_Q)     0.731    11.200 f  u_par_product_calc/u_par_product_gen1/par_product_tmp_reg[1]/Q
                         net (fo=1, routed)           0.663    11.863    u_par_product_calc/u_par_product_gen1/par_product_tmp[1]
    SLICE_X108Y51        LUT5 (Prop_lut5_I4_O)        0.105    11.968 r  u_par_product_calc/u_par_product_gen1/par_product_reg[3]_i_5__0/O
                         net (fo=1, routed)           0.000    11.968    u_par_product_calc/u_par_product_gen1/p_0_in[1]
    SLICE_X108Y51        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444    12.412 r  u_par_product_calc/u_par_product_gen1/par_product_reg[3]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    12.412    u_par_product_calc/u_par_product_gen1/par_product_reg[3]_i_1__0_n_0
    SLICE_X108Y52        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    12.512 r  u_par_product_calc/u_par_product_gen1/par_product_reg[7]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    12.512    u_par_product_calc/u_par_product_gen1/par_product_reg[7]_i_1__0_n_0
    SLICE_X108Y53        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.257    12.769 r  u_par_product_calc/u_par_product_gen1/par_product_reg[11]_i_1__0/O[1]
                         net (fo=1, routed)           0.000    12.769    u_par_product_calc/u_par_product_gen1/par_product_reg[11]_i_1__0_n_6
    SLICE_X108Y53        LDCE (DToQ_ldce_D_Q)         0.282    13.051 r  u_par_product_calc/u_par_product_gen1/par_product_reg[9]/Q
                         net (fo=2, routed)           0.864    13.915    u_par_product_calc/u_par_product_gen1/Q[8]
    SLICE_X104Y53        LUT5 (Prop_lut5_I0_O)        0.105    14.020 r  u_par_product_calc/u_par_product_gen1/q_OBUF[15]_inst_i_26/O
                         net (fo=2, routed)           0.799    14.819    u_par_product_calc/u_par_product_gen5/par_tmp5[1]
    SLICE_X110Y54        LUT6 (Prop_lut6_I5_O)        0.105    14.924 r  u_par_product_calc/u_par_product_gen5/q_OBUF[15]_inst_i_17/O
                         net (fo=3, routed)           0.680    15.604    u_par_product_calc/u_par_product_gen5/par_tmp8[9]
    SLICE_X113Y55        LUT3 (Prop_lut3_I1_O)        0.105    15.709 r  u_par_product_calc/u_par_product_gen5/q_OBUF[15]_inst_i_5/O
                         net (fo=1, routed)           0.475    16.183    u_par_product_calc/u_par_product_gen5/add_out0[12]
    SLICE_X112Y56        CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.457    16.640 r  u_par_product_calc/u_par_product_gen5/q_OBUF[15]_inst_i_1/CO[3]
                         net (fo=1, routed)           0.000    16.640    u_par_product_calc/u_par_product_gen6/CO[0]
    SLICE_X112Y57        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    16.740 r  u_par_product_calc/u_par_product_gen6/q_OBUF[19]_inst_i_1/CO[3]
                         net (fo=1, routed)           0.000    16.740    u_par_product_calc/u_par_product_gen6/q_OBUF[19]_inst_i_1_n_0
    SLICE_X112Y58        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    16.840 r  u_par_product_calc/u_par_product_gen6/q_OBUF[23]_inst_i_1/CO[3]
                         net (fo=1, routed)           0.000    16.840    u_par_product_calc/u_par_product_gen6/q_OBUF[23]_inst_i_1_n_0
    SLICE_X112Y59        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.257    17.097 r  u_par_product_calc/u_par_product_gen6/q_OBUF[27]_inst_i_1/O[1]
                         net (fo=1, routed)           2.125    19.223    q_OBUF[25]
    W13                  OBUF (Prop_obuf_I_O)         2.566    21.789 r  q_OBUF[25]_inst/O
                         net (fo=0)                   0.000    21.789    q[25]
    W13                                                               r  q[25] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            q[23]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        21.785ns  (logic 6.667ns (30.602%)  route 15.119ns (69.398%))
  Logic Levels:           15  (CARRY4=6 IBUF=1 LDCE=2 LUT3=1 LUT4=1 LUT5=2 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    Y8                                                0.000     0.000 f  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    Y8                   IBUF (Prop_ibuf_I_O)         0.946     0.946 f  rst_n_IBUF_inst/O
                         net (fo=361, routed)         7.953     8.898    u_par_product_calc/u_par_product_gen1/rst_n_IBUF
    SLICE_X110Y51        LUT4 (Prop_lut4_I0_O)        0.105     9.003 r  u_par_product_calc/u_par_product_gen1/par_product_tmp_reg[15]_i_2/O
                         net (fo=16, routed)          1.466    10.469    u_par_product_calc/u_par_product_gen1/par_product_tmp_reg[15]_i_2_n_0
    SLICE_X107Y51        LDCE (SetClr_ldce_CLR_Q)     0.731    11.200 f  u_par_product_calc/u_par_product_gen1/par_product_tmp_reg[1]/Q
                         net (fo=1, routed)           0.663    11.863    u_par_product_calc/u_par_product_gen1/par_product_tmp[1]
    SLICE_X108Y51        LUT5 (Prop_lut5_I4_O)        0.105    11.968 r  u_par_product_calc/u_par_product_gen1/par_product_reg[3]_i_5__0/O
                         net (fo=1, routed)           0.000    11.968    u_par_product_calc/u_par_product_gen1/p_0_in[1]
    SLICE_X108Y51        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444    12.412 r  u_par_product_calc/u_par_product_gen1/par_product_reg[3]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    12.412    u_par_product_calc/u_par_product_gen1/par_product_reg[3]_i_1__0_n_0
    SLICE_X108Y52        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    12.512 r  u_par_product_calc/u_par_product_gen1/par_product_reg[7]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    12.512    u_par_product_calc/u_par_product_gen1/par_product_reg[7]_i_1__0_n_0
    SLICE_X108Y53        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.257    12.769 r  u_par_product_calc/u_par_product_gen1/par_product_reg[11]_i_1__0/O[1]
                         net (fo=1, routed)           0.000    12.769    u_par_product_calc/u_par_product_gen1/par_product_reg[11]_i_1__0_n_6
    SLICE_X108Y53        LDCE (DToQ_ldce_D_Q)         0.282    13.051 r  u_par_product_calc/u_par_product_gen1/par_product_reg[9]/Q
                         net (fo=2, routed)           0.864    13.915    u_par_product_calc/u_par_product_gen1/Q[8]
    SLICE_X104Y53        LUT5 (Prop_lut5_I0_O)        0.105    14.020 r  u_par_product_calc/u_par_product_gen1/q_OBUF[15]_inst_i_26/O
                         net (fo=2, routed)           0.799    14.819    u_par_product_calc/u_par_product_gen5/par_tmp5[1]
    SLICE_X110Y54        LUT6 (Prop_lut6_I5_O)        0.105    14.924 r  u_par_product_calc/u_par_product_gen5/q_OBUF[15]_inst_i_17/O
                         net (fo=3, routed)           0.680    15.604    u_par_product_calc/u_par_product_gen5/par_tmp8[9]
    SLICE_X113Y55        LUT3 (Prop_lut3_I1_O)        0.105    15.709 r  u_par_product_calc/u_par_product_gen5/q_OBUF[15]_inst_i_5/O
                         net (fo=1, routed)           0.475    16.183    u_par_product_calc/u_par_product_gen5/add_out0[12]
    SLICE_X112Y56        CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.457    16.640 r  u_par_product_calc/u_par_product_gen5/q_OBUF[15]_inst_i_1/CO[3]
                         net (fo=1, routed)           0.000    16.640    u_par_product_calc/u_par_product_gen6/CO[0]
    SLICE_X112Y57        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    16.740 r  u_par_product_calc/u_par_product_gen6/q_OBUF[19]_inst_i_1/CO[3]
                         net (fo=1, routed)           0.000    16.740    u_par_product_calc/u_par_product_gen6/q_OBUF[19]_inst_i_1_n_0
    SLICE_X112Y58        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.262    17.002 r  u_par_product_calc/u_par_product_gen6/q_OBUF[23]_inst_i_1/O[3]
                         net (fo=1, routed)           2.220    19.222    q_OBUF[23]
    T15                  OBUF (Prop_obuf_I_O)         2.563    21.785 r  q_OBUF[23]_inst/O
                         net (fo=0)                   0.000    21.785    q[23]
    T15                                                               r  q[23] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            q[26]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        21.780ns  (logic 6.720ns (30.856%)  route 15.059ns (69.144%))
  Logic Levels:           16  (CARRY4=7 IBUF=1 LDCE=2 LUT3=1 LUT4=1 LUT5=2 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    Y8                                                0.000     0.000 f  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    Y8                   IBUF (Prop_ibuf_I_O)         0.946     0.946 f  rst_n_IBUF_inst/O
                         net (fo=361, routed)         7.953     8.898    u_par_product_calc/u_par_product_gen1/rst_n_IBUF
    SLICE_X110Y51        LUT4 (Prop_lut4_I0_O)        0.105     9.003 r  u_par_product_calc/u_par_product_gen1/par_product_tmp_reg[15]_i_2/O
                         net (fo=16, routed)          1.466    10.469    u_par_product_calc/u_par_product_gen1/par_product_tmp_reg[15]_i_2_n_0
    SLICE_X107Y51        LDCE (SetClr_ldce_CLR_Q)     0.731    11.200 f  u_par_product_calc/u_par_product_gen1/par_product_tmp_reg[1]/Q
                         net (fo=1, routed)           0.663    11.863    u_par_product_calc/u_par_product_gen1/par_product_tmp[1]
    SLICE_X108Y51        LUT5 (Prop_lut5_I4_O)        0.105    11.968 r  u_par_product_calc/u_par_product_gen1/par_product_reg[3]_i_5__0/O
                         net (fo=1, routed)           0.000    11.968    u_par_product_calc/u_par_product_gen1/p_0_in[1]
    SLICE_X108Y51        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444    12.412 r  u_par_product_calc/u_par_product_gen1/par_product_reg[3]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    12.412    u_par_product_calc/u_par_product_gen1/par_product_reg[3]_i_1__0_n_0
    SLICE_X108Y52        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    12.512 r  u_par_product_calc/u_par_product_gen1/par_product_reg[7]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    12.512    u_par_product_calc/u_par_product_gen1/par_product_reg[7]_i_1__0_n_0
    SLICE_X108Y53        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.257    12.769 r  u_par_product_calc/u_par_product_gen1/par_product_reg[11]_i_1__0/O[1]
                         net (fo=1, routed)           0.000    12.769    u_par_product_calc/u_par_product_gen1/par_product_reg[11]_i_1__0_n_6
    SLICE_X108Y53        LDCE (DToQ_ldce_D_Q)         0.282    13.051 r  u_par_product_calc/u_par_product_gen1/par_product_reg[9]/Q
                         net (fo=2, routed)           0.864    13.915    u_par_product_calc/u_par_product_gen1/Q[8]
    SLICE_X104Y53        LUT5 (Prop_lut5_I0_O)        0.105    14.020 r  u_par_product_calc/u_par_product_gen1/q_OBUF[15]_inst_i_26/O
                         net (fo=2, routed)           0.799    14.819    u_par_product_calc/u_par_product_gen5/par_tmp5[1]
    SLICE_X110Y54        LUT6 (Prop_lut6_I5_O)        0.105    14.924 r  u_par_product_calc/u_par_product_gen5/q_OBUF[15]_inst_i_17/O
                         net (fo=3, routed)           0.680    15.604    u_par_product_calc/u_par_product_gen5/par_tmp8[9]
    SLICE_X113Y55        LUT3 (Prop_lut3_I1_O)        0.105    15.709 r  u_par_product_calc/u_par_product_gen5/q_OBUF[15]_inst_i_5/O
                         net (fo=1, routed)           0.475    16.183    u_par_product_calc/u_par_product_gen5/add_out0[12]
    SLICE_X112Y56        CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.457    16.640 r  u_par_product_calc/u_par_product_gen5/q_OBUF[15]_inst_i_1/CO[3]
                         net (fo=1, routed)           0.000    16.640    u_par_product_calc/u_par_product_gen6/CO[0]
    SLICE_X112Y57        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    16.740 r  u_par_product_calc/u_par_product_gen6/q_OBUF[19]_inst_i_1/CO[3]
                         net (fo=1, routed)           0.000    16.740    u_par_product_calc/u_par_product_gen6/q_OBUF[19]_inst_i_1_n_0
    SLICE_X112Y58        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    16.840 r  u_par_product_calc/u_par_product_gen6/q_OBUF[23]_inst_i_1/CO[3]
                         net (fo=1, routed)           0.000    16.840    u_par_product_calc/u_par_product_gen6/q_OBUF[23]_inst_i_1_n_0
    SLICE_X112Y59        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.199    17.039 r  u_par_product_calc/u_par_product_gen6/q_OBUF[27]_inst_i_1/O[2]
                         net (fo=1, routed)           2.161    19.200    q_OBUF[26]
    V12                  OBUF (Prop_obuf_I_O)         2.580    21.780 r  q_OBUF[26]_inst/O
                         net (fo=0)                   0.000    21.780    q[26]
    V12                                                               r  q[26] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            q[21]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        21.740ns  (logic 6.608ns (30.396%)  route 15.132ns (69.604%))
  Logic Levels:           15  (CARRY4=6 IBUF=1 LDCE=2 LUT3=1 LUT4=1 LUT5=2 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    Y8                                                0.000     0.000 f  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    Y8                   IBUF (Prop_ibuf_I_O)         0.946     0.946 f  rst_n_IBUF_inst/O
                         net (fo=361, routed)         7.953     8.898    u_par_product_calc/u_par_product_gen1/rst_n_IBUF
    SLICE_X110Y51        LUT4 (Prop_lut4_I0_O)        0.105     9.003 r  u_par_product_calc/u_par_product_gen1/par_product_tmp_reg[15]_i_2/O
                         net (fo=16, routed)          1.466    10.469    u_par_product_calc/u_par_product_gen1/par_product_tmp_reg[15]_i_2_n_0
    SLICE_X107Y51        LDCE (SetClr_ldce_CLR_Q)     0.731    11.200 f  u_par_product_calc/u_par_product_gen1/par_product_tmp_reg[1]/Q
                         net (fo=1, routed)           0.663    11.863    u_par_product_calc/u_par_product_gen1/par_product_tmp[1]
    SLICE_X108Y51        LUT5 (Prop_lut5_I4_O)        0.105    11.968 r  u_par_product_calc/u_par_product_gen1/par_product_reg[3]_i_5__0/O
                         net (fo=1, routed)           0.000    11.968    u_par_product_calc/u_par_product_gen1/p_0_in[1]
    SLICE_X108Y51        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444    12.412 r  u_par_product_calc/u_par_product_gen1/par_product_reg[3]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    12.412    u_par_product_calc/u_par_product_gen1/par_product_reg[3]_i_1__0_n_0
    SLICE_X108Y52        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    12.512 r  u_par_product_calc/u_par_product_gen1/par_product_reg[7]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    12.512    u_par_product_calc/u_par_product_gen1/par_product_reg[7]_i_1__0_n_0
    SLICE_X108Y53        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.257    12.769 r  u_par_product_calc/u_par_product_gen1/par_product_reg[11]_i_1__0/O[1]
                         net (fo=1, routed)           0.000    12.769    u_par_product_calc/u_par_product_gen1/par_product_reg[11]_i_1__0_n_6
    SLICE_X108Y53        LDCE (DToQ_ldce_D_Q)         0.282    13.051 r  u_par_product_calc/u_par_product_gen1/par_product_reg[9]/Q
                         net (fo=2, routed)           0.864    13.915    u_par_product_calc/u_par_product_gen1/Q[8]
    SLICE_X104Y53        LUT5 (Prop_lut5_I0_O)        0.105    14.020 r  u_par_product_calc/u_par_product_gen1/q_OBUF[15]_inst_i_26/O
                         net (fo=2, routed)           0.799    14.819    u_par_product_calc/u_par_product_gen5/par_tmp5[1]
    SLICE_X110Y54        LUT6 (Prop_lut6_I5_O)        0.105    14.924 r  u_par_product_calc/u_par_product_gen5/q_OBUF[15]_inst_i_17/O
                         net (fo=3, routed)           0.680    15.604    u_par_product_calc/u_par_product_gen5/par_tmp8[9]
    SLICE_X113Y55        LUT3 (Prop_lut3_I1_O)        0.105    15.709 r  u_par_product_calc/u_par_product_gen5/q_OBUF[15]_inst_i_5/O
                         net (fo=1, routed)           0.475    16.183    u_par_product_calc/u_par_product_gen5/add_out0[12]
    SLICE_X112Y56        CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.457    16.640 r  u_par_product_calc/u_par_product_gen5/q_OBUF[15]_inst_i_1/CO[3]
                         net (fo=1, routed)           0.000    16.640    u_par_product_calc/u_par_product_gen6/CO[0]
    SLICE_X112Y57        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    16.740 r  u_par_product_calc/u_par_product_gen6/q_OBUF[19]_inst_i_1/CO[3]
                         net (fo=1, routed)           0.000    16.740    u_par_product_calc/u_par_product_gen6/q_OBUF[19]_inst_i_1_n_0
    SLICE_X112Y58        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.257    16.997 r  u_par_product_calc/u_par_product_gen6/q_OBUF[23]_inst_i_1/O[1]
                         net (fo=1, routed)           2.233    19.231    q_OBUF[21]
    R14                  OBUF (Prop_obuf_I_O)         2.509    21.740 r  q_OBUF[21]_inst/O
                         net (fo=0)                   0.000    21.740    q[21]
    R14                                                               r  q[21] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 number1[1]
                            (input port)
  Destination:            u_par_product_calc/u_par_product_gen1/par_product_tmp_reg[12]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.653ns  (logic 0.243ns (37.298%)  route 0.409ns (62.702%))
  Logic Levels:           2  (IBUF=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P16                                               0.000     0.000 r  number1[1] (IN)
                         net (fo=0)                   0.000     0.000    number1[1]
    P16                  IBUF (Prop_ibuf_I_O)         0.198     0.198 r  number1_IBUF[1]_inst/O
                         net (fo=85, routed)          0.409     0.608    u_par_product_calc/u_par_product_gen1/number1_IBUF[0]
    SLICE_X112Y53        LUT5 (Prop_lut5_I1_O)        0.045     0.653 r  u_par_product_calc/u_par_product_gen1/par_product_tmp_reg[12]_i_1/O
                         net (fo=1, routed)           0.000     0.653    u_par_product_calc/u_par_product_gen1/par_product_tmp_reg[12]_i_1_n_0
    SLICE_X112Y53        LDCE                                         r  u_par_product_calc/u_par_product_gen1/par_product_tmp_reg[12]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 number1[3]
                            (input port)
  Destination:            u_par_product_calc/u_par_product_gen2/par_product_tmp_reg[8]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.659ns  (logic 0.220ns (33.404%)  route 0.439ns (66.596%))
  Logic Levels:           2  (IBUF=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P18                                               0.000     0.000 r  number1[3] (IN)
                         net (fo=0)                   0.000     0.000    number1[3]
    P18                  IBUF (Prop_ibuf_I_O)         0.175     0.175 r  number1_IBUF[3]_inst/O
                         net (fo=81, routed)          0.439     0.614    u_par_product_calc/u_par_product_gen2/number1_IBUF[0]
    SLICE_X110Y55        LUT5 (Prop_lut5_I1_O)        0.045     0.659 r  u_par_product_calc/u_par_product_gen2/par_product_tmp_reg[8]_i_1/O
                         net (fo=1, routed)           0.000     0.659    u_par_product_calc/u_par_product_gen2/par_product_tmp_reg[8]_i_1_n_0
    SLICE_X110Y55        LDCE                                         r  u_par_product_calc/u_par_product_gen2/par_product_tmp_reg[8]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 number1[9]
                            (input port)
  Destination:            u_par_product_calc/u_par_product_gen5/par_product_tmp_reg[15]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.681ns  (logic 0.231ns (33.967%)  route 0.450ns (66.033%))
  Logic Levels:           2  (IBUF=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R18                                               0.000     0.000 r  number1[9] (IN)
                         net (fo=0)                   0.000     0.000    number1[9]
    R18                  IBUF (Prop_ibuf_I_O)         0.186     0.186 r  number1_IBUF[9]_inst/O
                         net (fo=69, routed)          0.450     0.636    u_par_product_calc/u_par_product_gen5/number1_IBUF[0]
    SLICE_X106Y60        LUT5 (Prop_lut5_I1_O)        0.045     0.681 r  u_par_product_calc/u_par_product_gen5/par_product_tmp_reg[15]_i_1/O
                         net (fo=1, routed)           0.000     0.681    u_par_product_calc/u_par_product_gen5/par_product_tmp_reg[15]_i_1_n_0
    SLICE_X106Y60        LDCE                                         r  u_par_product_calc/u_par_product_gen5/par_product_tmp_reg[15]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 number1[10]
                            (input port)
  Destination:            u_par_product_calc/u_par_product_gen5/par_product_tmp_reg[10]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.723ns  (logic 0.241ns (33.321%)  route 0.482ns (66.679%))
  Logic Levels:           2  (IBUF=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T17                                               0.000     0.000 r  number1[10] (IN)
                         net (fo=0)                   0.000     0.000    number1[10]
    T17                  IBUF (Prop_ibuf_I_O)         0.196     0.196 r  number1_IBUF[10]_inst/O
                         net (fo=42, routed)          0.482     0.678    u_par_product_calc/u_par_product_gen5/number1_IBUF[1]
    SLICE_X106Y61        LUT5 (Prop_lut5_I2_O)        0.045     0.723 r  u_par_product_calc/u_par_product_gen5/par_product_tmp_reg[10]_i_1/O
                         net (fo=1, routed)           0.000     0.723    u_par_product_calc/u_par_product_gen5/par_product_tmp_reg[10]_i_1_n_0
    SLICE_X106Y61        LDCE                                         r  u_par_product_calc/u_par_product_gen5/par_product_tmp_reg[10]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 number1[10]
                            (input port)
  Destination:            u_par_product_calc/u_par_product_gen5/par_product_tmp_reg[12]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.727ns  (logic 0.241ns (33.118%)  route 0.486ns (66.882%))
  Logic Levels:           2  (IBUF=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T17                                               0.000     0.000 r  number1[10] (IN)
                         net (fo=0)                   0.000     0.000    number1[10]
    T17                  IBUF (Prop_ibuf_I_O)         0.196     0.196 r  number1_IBUF[10]_inst/O
                         net (fo=42, routed)          0.486     0.682    u_par_product_calc/u_par_product_gen5/number1_IBUF[1]
    SLICE_X106Y61        LUT5 (Prop_lut5_I2_O)        0.045     0.727 r  u_par_product_calc/u_par_product_gen5/par_product_tmp_reg[12]_i_1/O
                         net (fo=1, routed)           0.000     0.727    u_par_product_calc/u_par_product_gen5/par_product_tmp_reg[12]_i_1_n_0
    SLICE_X106Y61        LDCE                                         r  u_par_product_calc/u_par_product_gen5/par_product_tmp_reg[12]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 number1[0]
                            (input port)
  Destination:            u_par_product_calc/u_par_product_gen0/par_product_tmp_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.740ns  (logic 0.243ns (32.878%)  route 0.497ns (67.122%))
  Logic Levels:           2  (IBUF=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T19                                               0.000     0.000 r  number1[0] (IN)
                         net (fo=0)                   0.000     0.000    number1[0]
    T19                  IBUF (Prop_ibuf_I_O)         0.200     0.200 r  number1_IBUF[0]_inst/O
                         net (fo=20, routed)          0.497     0.697    u_par_product_calc/u_par_product_gen0/number1_IBUF[0]
    SLICE_X108Y50        LUT3 (Prop_lut3_I1_O)        0.043     0.740 r  u_par_product_calc/u_par_product_gen0/par_product_tmp_reg[0]_i_1/O
                         net (fo=1, routed)           0.000     0.740    u_par_product_calc/u_par_product_gen0/par_product_tmp_reg[0]_i_1_n_0
    SLICE_X108Y50        LDCE                                         r  u_par_product_calc/u_par_product_gen0/par_product_tmp_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 number1[0]
                            (input port)
  Destination:            u_par_product_calc/u_par_product_gen0/par_product_tmp_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.742ns  (logic 0.245ns (33.058%)  route 0.497ns (66.942%))
  Logic Levels:           2  (IBUF=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T19                                               0.000     0.000 r  number1[0] (IN)
                         net (fo=0)                   0.000     0.000    number1[0]
    T19                  IBUF (Prop_ibuf_I_O)         0.200     0.200 r  number1_IBUF[0]_inst/O
                         net (fo=20, routed)          0.497     0.697    u_par_product_calc/u_par_product_gen0/number1_IBUF[0]
    SLICE_X108Y50        LUT4 (Prop_lut4_I1_O)        0.045     0.742 r  u_par_product_calc/u_par_product_gen0/par_product_tmp_reg[1]_i_1/O
                         net (fo=1, routed)           0.000     0.742    u_par_product_calc/u_par_product_gen0/par_product_tmp_reg[1]_i_1_n_0
    SLICE_X108Y50        LDCE                                         r  u_par_product_calc/u_par_product_gen0/par_product_tmp_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 number1[0]
                            (input port)
  Destination:            u_par_product_calc/u_par_product_gen0/par_product_tmp_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.752ns  (logic 0.245ns (32.592%)  route 0.507ns (67.408%))
  Logic Levels:           2  (IBUF=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T19                                               0.000     0.000 r  number1[0] (IN)
                         net (fo=0)                   0.000     0.000    number1[0]
    T19                  IBUF (Prop_ibuf_I_O)         0.200     0.200 r  number1_IBUF[0]_inst/O
                         net (fo=20, routed)          0.507     0.707    u_par_product_calc/u_par_product_gen0/number1_IBUF[0]
    SLICE_X110Y51        LUT4 (Prop_lut4_I1_O)        0.045     0.752 r  u_par_product_calc/u_par_product_gen0/par_product_tmp_reg[5]_i_1/O
                         net (fo=1, routed)           0.000     0.752    u_par_product_calc/u_par_product_gen0/par_product_tmp_reg[5]_i_1_n_0
    SLICE_X110Y51        LDCE                                         r  u_par_product_calc/u_par_product_gen0/par_product_tmp_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 number1[3]
                            (input port)
  Destination:            u_par_product_calc/u_par_product_gen2/par_product_tmp_reg[14]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.768ns  (logic 0.220ns (28.639%)  route 0.548ns (71.361%))
  Logic Levels:           2  (IBUF=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P18                                               0.000     0.000 r  number1[3] (IN)
                         net (fo=0)                   0.000     0.000    number1[3]
    P18                  IBUF (Prop_ibuf_I_O)         0.175     0.175 r  number1_IBUF[3]_inst/O
                         net (fo=81, routed)          0.435     0.610    u_par_product_calc/u_par_product_gen2/number1_IBUF[0]
    SLICE_X110Y55        LUT5 (Prop_lut5_I1_O)        0.045     0.655 r  u_par_product_calc/u_par_product_gen2/par_product_tmp_reg[14]_i_1/O
                         net (fo=1, routed)           0.113     0.768    u_par_product_calc/u_par_product_gen2/par_product_tmp_reg[14]_i_1_n_0
    SLICE_X110Y55        LDCE                                         r  u_par_product_calc/u_par_product_gen2/par_product_tmp_reg[14]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 number1[2]
                            (input port)
  Destination:            u_par_product_calc/u_par_product_gen1/par_product_tmp_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.769ns  (logic 0.239ns (31.007%)  route 0.531ns (68.993%))
  Logic Levels:           2  (IBUF=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P15                                               0.000     0.000 r  number1[2] (IN)
                         net (fo=0)                   0.000     0.000    number1[2]
    P15                  IBUF (Prop_ibuf_I_O)         0.194     0.194 r  number1_IBUF[2]_inst/O
                         net (fo=50, routed)          0.405     0.598    u_par_product_calc/u_par_product_gen1/number1_IBUF[1]
    SLICE_X110Y51        LUT5 (Prop_lut5_I2_O)        0.045     0.643 r  u_par_product_calc/u_par_product_gen1/par_product_tmp_reg[3]_i_1/O
                         net (fo=1, routed)           0.126     0.769    u_par_product_calc/u_par_product_gen1/par_product_tmp_reg[3]_i_1_n_0
    SLICE_X111Y51        LDCE                                         r  u_par_product_calc/u_par_product_gen1/par_product_tmp_reg[3]/D
  -------------------------------------------------------------------    -------------------





