(window.webpackJsonp=window.webpackJsonp||[]).push([[4],{205:function(e,t,n){"use strict";var r=n(72);n.n(r).a},219:function(e,t,n){"use strict";n.r(t);n(205);var r=n(0),o=Object(r.a)({},(function(){var e=this,t=e.$createElement,n=e._self._c||t;return n("ContentSlotsDistributor",{attrs:{"slot-key":e.$parent.slotKey}},[n("ProfileSection",{attrs:{frontmatter:e.$page.frontmatter}}),e._v(" "),n("h2",{attrs:{id:"about-me"}},[n("a",{staticClass:"header-anchor",attrs:{href:"#about-me"}},[e._v("#")]),e._v(" About Me")]),e._v(" "),n("p",[e._v("I am an associate professor in "),n("a",{attrs:{href:"https://lab.things.ac.cn",target:"_blank",rel:"noopener noreferrer"}},[e._v("ThingsLAB"),n("OutboundLink")],1),e._v(" in Institute of Computing Technology, Chinese Academy of Sciences. I got my Ph.D degree in Department of Electrical and Electronic Engineering at The University of Hong Kong in 2016, advised by "),n("a",{attrs:{href:"http://www.eee.hku.hk/~hso",target:"_blank",rel:"noopener noreferrer"}},[e._v("Prof. Hayden Kwok-Hay So"),n("OutboundLink")],1),e._v('" and '),n("a",{attrs:{href:"http://www.eee.hku.hk/~nwong",target:"_blank",rel:"noopener noreferrer"}},[e._v("Prof. Ngai Wong"),n("OutboundLink")],1),e._v("Then I worked as a research fellow in Xtra group led by [Prof. Bingsheng He](https://www.comp.nus.edu.sg/~hebs/ in National University of Singapore.")]),e._v(" "),n("h2",{attrs:{id:"news"}},[n("a",{staticClass:"header-anchor",attrs:{href:"#news"}},[e._v("#")]),e._v(" News")]),e._v(" "),n("ul",[n("li",[e._v('[Jan 2020] Our paper "BitPruner: Network Pruning for Bit-Serial Accelerators" is accepted by DAC\'20.')])]),e._v(" "),n("h2",{attrs:{id:"education-experiences"}},[n("a",{staticClass:"header-anchor",attrs:{href:"#education-experiences"}},[e._v("#")]),e._v(" Education & Experiences")]),e._v(" "),n("ul",[n("li",[e._v("Ph.D. in Computer Engineering, The University of Hong Kong, 2011-2016")]),e._v(" "),n("li",[e._v("M.Eng. in Electronic Engineering, Harbin Institute of Technology, 2007-2009")]),e._v(" "),n("li",[e._v("B.Eng. in Electronic Engineering, Harbin Institute of Technology, 2003-2007")])]),e._v(" "),n("h2",{attrs:{id:"projects"}},[n("a",{staticClass:"header-anchor",attrs:{href:"#projects"}},[e._v("#")]),e._v(" Projects")]),e._v(" "),n("ul",[n("li",[e._v("Customized Energy-efficient Graph Processing Acceleration on FPGAs, supported by China Young Scientists Fund of NSF, 2020-2022")]),e._v(" "),n("li",[e._v("DeepBurning 2.0: An Automatic End-to-end Neural Network Processor Customization on FPGAs, 2018-2020")]),e._v(" "),n("li",[e._v("QuickDough: Soft-CGRA Overlay for Rapid FPGA Acceleration, 2011-2016")])]),e._v(" "),n("p",[n("router-link",{attrs:{to:"/projects/"}},[e._v("â†’ Full list")])],1),e._v(" "),n("ProjectCard",{attrs:{hideBorder:"true"}},[n("p",[n("strong",[e._v("DeepBurning 2.0")])]),e._v(" "),n("p",[e._v("Ying Wang, Cheng Liu, Dawen Xu, et al.")]),e._v(" "),n("p",[e._v("DeepBurning is an end-to-end automatic neural network accelerator design tool for specialized learning tasks. It provides a unified deep learning acceleration solution to high-level application designers without dealing with the model training and hardware accelerator tuning. You can refer to "),n("a",{attrs:{href:"https://labfor.github.io/",target:"_blank",rel:"noopener noreferrer"}},[e._v("DeepBurning homepage"),n("OutboundLink")],1),e._v(" for more details.")]),e._v(" "),n("ProjectCard",{attrs:{hideBorder:"true"}},[n("p",[e._v("***"),n("strong",[e._v("Large-Scale Graph Processing Acceleration")])]),e._v(" "),n("p",[e._v("Cheng Liu, Ying Wang, Dawen Xu, et al.")]),e._v(" "),n("p",[e._v("Large-scale graph processing is widely utilized in many production system in Giant IT companies like Ali, Tencent etc. for various data analytics. Deploying graph processing frameworks on general purposed processors like CPUs and GPUs is not energy-efficient due to the inherent irregular memory accesses and low computing to IO ratio. We aim to address the problem by taking advantage of the latest FPGA computing platforms with large on-chip memory and high-bandwidth external memory.")]),e._v(" "),n("ProjectCard",{attrs:{hideBorder:"true"}},[n("p",[n("strong",[e._v("QuickDough")])]),e._v(" "),n("p",[e._v("Cheng Liu, Hayden Kwok-Hay So")]),e._v(" "),n("p",[e._v("This projct aims to develop a soft CGRA-based FPGA overlay which can be configured for executing different computing kernels. Since the overlay can be pre-built and reused, compiling computing kernels to the overlay can be done in seconds, which improves the designers' productivity significantly. On top of the soft CGRA overlay, we developed a co-designed acceleration system targeting at heterogeneous CPU-FPGA architectures. We have the computing kernels offloaded to the soft CGGA overlay implemented on FPGA for hardware acceleration while leaving the rest of the application executed on the host processor. With this system, we can have high-level application compiled to Xilinx Zynq platform with near software compilation speed and significant performance speedup as well.")])])],1)],1)],1)}),[],!1,null,null,null);t.default=o.exports},72:function(e,t,n){}}]);