$date
	Sat Sep 11 11:08:33 2021
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module testbench $end
$var wire 1 ! clk_wire $end
$var wire 16 " z [15:0] $end
$var reg 1 ! clk $end
$var reg 8 # x [7:0] $end
$scope module reg1 $end
$var wire 1 ! LX $end
$var wire 8 $ X [7:0] $end
$var wire 1 ! clk $end
$var reg 16 % C [15:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
bx %
b1 $
b1 #
bx "
0!
$end
#1
b11 "
b11 %
1!
b11 #
b11 $
#2
0!
b111 #
b111 $
#3
b1111 "
b1111 %
1!
b1111 #
b1111 $
#4
0!
