// Seed: 3253925832
module module_0 (
    input id_0,
    input logic id_1,
    input id_2,
    output id_3,
    output id_4,
    output id_5,
    input id_6,
    input id_7,
    input id_8,
    input logic id_9
);
  wire id_10 = id_0, id_11;
  assign id_10[1] = 1'b0;
endmodule
