// Seed: 1314818953
module module_0 (
    input supply0 id_0,
    output wor id_1,
    input wire id_2,
    input supply1 id_3,
    input tri id_4
);
  wire id_6;
endmodule
module module_1 (
    input wor id_0,
    input wor id_1,
    input supply1 id_2,
    output uwire id_3,
    input tri0 id_4,
    input supply1 id_5,
    output tri id_6,
    input wor id_7,
    input tri1 id_8,
    input wire id_9,
    input wor id_10,
    output wire id_11
    , id_21,
    output uwire id_12,
    input tri id_13,
    input tri id_14,
    input supply1 id_15,
    input supply1 id_16,
    output supply1 id_17,
    input supply0 id_18,
    input supply0 id_19
);
  supply0 id_22 = id_2 && 1;
  module_0(
      id_2, id_6, id_2, id_19, id_9
  );
endmodule
