
*** Running vivado
    with args -log system_wrapper.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source system_wrapper.tcl -notrace


****** Vivado v2021.2 (64-bit)
  **** SW Build 3367213 on Tue Oct 19 02:47:39 MDT 2021
  **** IP Build 3369179 on Thu Oct 21 08:25:16 MDT 2021
    ** Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.

source system_wrapper.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/ispr/Documentos/ispr/tutorials/lab3/hw/project/ip'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/Xilinx/Vivado/2021.2/data/ip'.
Command: link_design -top system_wrapper -part xc7z010clg400-1
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Device 21-403] Loading part xc7z010clg400-1
INFO: [Project 1-454] Reading design checkpoint '/home/ispr/Documentos/ispr/tutorials/lab3/hw/project/lab3/lab3.gen/sources_1/bd/system/ip/system_fir_top_0_0/system_fir_top_0_0.dcp' for cell 'system_i/fir_left'
INFO: [Project 1-454] Reading design checkpoint '/home/ispr/Documentos/ispr/tutorials/lab3/hw/project/lab3/lab3.gen/sources_1/bd/system/ip/system_fir_top_0_1/system_fir_top_0_1.dcp' for cell 'system_i/fir_right'
INFO: [Project 1-454] Reading design checkpoint '/home/ispr/Documentos/ispr/tutorials/lab3/hw/project/lab3/lab3.gen/sources_1/bd/system/ip/system_processing_system7_0_0/system_processing_system7_0_0.dcp' for cell 'system_i/processing_system7_0'
INFO: [Project 1-454] Reading design checkpoint '/home/ispr/Documentos/ispr/tutorials/lab3/hw/project/lab3/lab3.gen/sources_1/bd/system/ip/system_rst_ps7_0_50M_1/system_rst_ps7_0_50M_1.dcp' for cell 'system_i/rst_ps7_0_50M'
INFO: [Project 1-454] Reading design checkpoint '/home/ispr/Documentos/ispr/tutorials/lab3/hw/project/lab3/lab3.gen/sources_1/bd/system/ip/system_xbar_0/system_xbar_0.dcp' for cell 'system_i/ps7_0_axi_periph/xbar'
INFO: [Project 1-454] Reading design checkpoint '/home/ispr/Documentos/ispr/tutorials/lab3/hw/project/lab3/lab3.gen/sources_1/bd/system/ip/system_auto_pc_0/system_auto_pc_0.dcp' for cell 'system_i/ps7_0_axi_periph/s00_couplers/auto_pc'
Netlist sorting complete. Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2604.234 ; gain = 0.000 ; free physical = 5539 ; free virtual = 10957
INFO: [Netlist 29-17] Analyzing 58 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2021.2
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/ispr/Documentos/ispr/tutorials/lab3/hw/project/lab3/lab3.gen/sources_1/bd/system/ip/system_processing_system7_0_0/system_processing_system7_0_0.xdc] for cell 'system_i/processing_system7_0/inst'
Finished Parsing XDC File [/home/ispr/Documentos/ispr/tutorials/lab3/hw/project/lab3/lab3.gen/sources_1/bd/system/ip/system_processing_system7_0_0/system_processing_system7_0_0.xdc] for cell 'system_i/processing_system7_0/inst'
Parsing XDC File [/home/ispr/Documentos/ispr/tutorials/lab3/hw/project/lab3/lab3.gen/sources_1/bd/system/ip/system_rst_ps7_0_50M_1/system_rst_ps7_0_50M_1_board.xdc] for cell 'system_i/rst_ps7_0_50M/U0'
Finished Parsing XDC File [/home/ispr/Documentos/ispr/tutorials/lab3/hw/project/lab3/lab3.gen/sources_1/bd/system/ip/system_rst_ps7_0_50M_1/system_rst_ps7_0_50M_1_board.xdc] for cell 'system_i/rst_ps7_0_50M/U0'
Parsing XDC File [/home/ispr/Documentos/ispr/tutorials/lab3/hw/project/lab3/lab3.gen/sources_1/bd/system/ip/system_rst_ps7_0_50M_1/system_rst_ps7_0_50M_1.xdc] for cell 'system_i/rst_ps7_0_50M/U0'
Finished Parsing XDC File [/home/ispr/Documentos/ispr/tutorials/lab3/hw/project/lab3/lab3.gen/sources_1/bd/system/ip/system_rst_ps7_0_50M_1/system_rst_ps7_0_50M_1.xdc] for cell 'system_i/rst_ps7_0_50M/U0'
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2748.230 ; gain = 0.000 ; free physical = 5424 ; free virtual = 10843
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

16 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 2748.230 ; gain = 144.070 ; free physical = 5424 ; free virtual = 10843
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z010'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 6 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.66 . Memory (MB): peak = 2748.230 ; gain = 0.000 ; free physical = 5410 ; free virtual = 10828

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 1b187ecea

Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 2748.230 ; gain = 0.000 ; free physical = 5045 ; free virtual = 10465

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-1287] Pulled Inverter system_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_atarget_enc[1]_i_1 into driver instance system_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_atarget_hot[2]_i_2, which resulted in an inversion of 5 pins
INFO: [Opt 31-138] Pushed 2 inverter(s) to 2 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: b5ac0d72

Time (s): cpu = 00:00:00.17 ; elapsed = 00:00:00.09 . Memory (MB): peak = 2945.156 ; gain = 0.000 ; free physical = 4791 ; free virtual = 10209
INFO: [Opt 31-389] Phase Retarget created 22 cells and removed 50 cells

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: 15b4a510e

Time (s): cpu = 00:00:00.20 ; elapsed = 00:00:00.11 . Memory (MB): peak = 2945.156 ; gain = 0.000 ; free physical = 4791 ; free virtual = 10209
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 0 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: 113f84c24

Time (s): cpu = 00:00:00.34 ; elapsed = 00:00:00.25 . Memory (MB): peak = 2945.156 ; gain = 0.000 ; free physical = 4791 ; free virtual = 10209
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 167 cells

Phase 4 BUFG optimization
Phase 4 BUFG optimization | Checksum: 113f84c24

Time (s): cpu = 00:00:00.37 ; elapsed = 00:00:00.27 . Memory (MB): peak = 2945.156 ; gain = 0.000 ; free physical = 4791 ; free virtual = 10209
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 5 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 5 Shift Register Optimization | Checksum: 113f84c24

Time (s): cpu = 00:00:00.37 ; elapsed = 00:00:00.28 . Memory (MB): peak = 2945.156 ; gain = 0.000 ; free physical = 4791 ; free virtual = 10209
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Post Processing Netlist
Phase 6 Post Processing Netlist | Checksum: 113f84c24

Time (s): cpu = 00:00:00.38 ; elapsed = 00:00:00.29 . Memory (MB): peak = 2945.156 ; gain = 0.000 ; free physical = 4791 ; free virtual = 10209
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |              22  |              50  |                                              0  |
|  Constant propagation         |               0  |               0  |                                              0  |
|  Sweep                        |               0  |             167  |                                              0  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              0  |
-------------------------------------------------------------------------------------------------------------------------



Starting Connectivity Check Task

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00 . Memory (MB): peak = 2945.156 ; gain = 0.000 ; free physical = 4791 ; free virtual = 10209
Ending Logic Optimization Task | Checksum: b4fd7797

Time (s): cpu = 00:00:00.50 ; elapsed = 00:00:00.34 . Memory (MB): peak = 2945.156 ; gain = 0.000 ; free physical = 4791 ; free virtual = 10209

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Pwropt 34-10] Applying ODC optimizations ...
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-162] WRITE_MODE attribute of 0 BRAM(s) out of a total of 2 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 0 WE to EN ports
Number of BRAM Ports augmented: 0 newly gated: 0 Total Ports: 4
Ending PowerOpt Patch Enables Task | Checksum: b4fd7797

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3216.117 ; gain = 0.000 ; free physical = 4791 ; free virtual = 10209
Ending Power Optimization Task | Checksum: b4fd7797

Time (s): cpu = 00:00:00.56 ; elapsed = 00:00:00.38 . Memory (MB): peak = 3216.117 ; gain = 270.961 ; free physical = 4799 ; free virtual = 10217

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: b4fd7797

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3216.117 ; gain = 0.000 ; free physical = 4799 ; free virtual = 10217

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3216.117 ; gain = 0.000 ; free physical = 4799 ; free virtual = 10217
Ending Netlist Obfuscation Task | Checksum: b4fd7797

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3216.117 ; gain = 0.000 ; free physical = 4799 ; free virtual = 10217
INFO: [Common 17-83] Releasing license: Implementation
39 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:09 ; elapsed = 00:00:08 . Memory (MB): peak = 3216.117 ; gain = 467.887 ; free physical = 4799 ; free virtual = 10217
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.07 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3216.117 ; gain = 0.000 ; free physical = 4798 ; free virtual = 10218
INFO: [Common 17-1381] The checkpoint '/home/ispr/Documentos/ispr/tutorials/lab3/hw/project/lab3/lab3.runs/impl_1/system_wrapper_opt.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file system_wrapper_drc_opted.rpt -pb system_wrapper_drc_opted.pb -rpx system_wrapper_drc_opted.rpx
Command: report_drc -file system_wrapper_drc_opted.rpt -pb system_wrapper_drc_opted.pb -rpx system_wrapper_drc_opted.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-27] Running DRC with 6 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file /home/ispr/Documentos/ispr/tutorials/lab3/hw/project/lab3/lab3.runs/impl_1/system_wrapper_drc_opted.rpt.
report_drc completed successfully
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z010'
INFO: [DRC 23-27] Running DRC with 6 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 6 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 6 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3216.117 ; gain = 0.000 ; free physical = 4744 ; free virtual = 10164
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 9d79a0e2

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3216.117 ; gain = 0.000 ; free physical = 4744 ; free virtual = 10164
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3216.117 ; gain = 0.000 ; free physical = 4744 ; free virtual = 10164

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 94f96c09

Time (s): cpu = 00:00:00.43 ; elapsed = 00:00:00.27 . Memory (MB): peak = 3216.117 ; gain = 0.000 ; free physical = 4747 ; free virtual = 10167

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 1bb4d9ef4

Time (s): cpu = 00:00:00.92 ; elapsed = 00:00:00.46 . Memory (MB): peak = 3216.117 ; gain = 0.000 ; free physical = 4751 ; free virtual = 10171

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 1bb4d9ef4

Time (s): cpu = 00:00:00.93 ; elapsed = 00:00:00.46 . Memory (MB): peak = 3216.117 ; gain = 0.000 ; free physical = 4751 ; free virtual = 10171
Phase 1 Placer Initialization | Checksum: 1bb4d9ef4

Time (s): cpu = 00:00:00.94 ; elapsed = 00:00:00.47 . Memory (MB): peak = 3216.117 ; gain = 0.000 ; free physical = 4751 ; free virtual = 10171

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 1d81f9ed6

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.52 . Memory (MB): peak = 3216.117 ; gain = 0.000 ; free physical = 4751 ; free virtual = 10171

Phase 2.2 Update Timing before SLR Path Opt
Phase 2.2 Update Timing before SLR Path Opt | Checksum: 17d7ef35d

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.57 . Memory (MB): peak = 3216.117 ; gain = 0.000 ; free physical = 4751 ; free virtual = 10171

Phase 2.3 Post-Processing in Floorplanning
Phase 2.3 Post-Processing in Floorplanning | Checksum: 17d7ef35d

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.57 . Memory (MB): peak = 3216.117 ; gain = 0.000 ; free physical = 4751 ; free virtual = 10171

Phase 2.4 Global Placement Core

Phase 2.4.1 Physical Synthesis In Placer
INFO: [Physopt 32-1035] Found 0 LUTNM shape to break, 76 LUT instances to create LUTNM shape
INFO: [Physopt 32-1044] Break lutnm for timing: one critical 0, two critical 0, total 0, new lutff created 0
INFO: [Physopt 32-1138] End 1 Pass. Optimized 32 nets or LUTs. Breaked 0 LUT, combined 32 existing LUTs and moved 0 existing LUT
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-670] No setup violation found.  DSP Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register to Pipeline Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  BRAM Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  URAM Register Optimization was not performed.
INFO: [Physopt 32-949] No candidate nets found for dynamic/static region interface net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3216.117 ; gain = 0.000 ; free physical = 4762 ; free virtual = 10182

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                                     |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  LUT Combining                                    |            0  |             32  |                    32  |           0  |           1  |  00:00:00  |
|  Retime                                           |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Very High Fanout                                 |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                                     |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register to Pipeline                       |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register                                   |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  BRAM Register                                    |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  URAM Register                                    |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Dynamic/Static Region Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                                            |            0  |             32  |                    32  |           0  |           4  |  00:00:00  |
-----------------------------------------------------------------------------------------------------------------------------------------------------------


Phase 2.4.1 Physical Synthesis In Placer | Checksum: 14849207f

Time (s): cpu = 00:00:05 ; elapsed = 00:00:02 . Memory (MB): peak = 3216.117 ; gain = 0.000 ; free physical = 4762 ; free virtual = 10182
Phase 2.4 Global Placement Core | Checksum: 195a14c12

Time (s): cpu = 00:00:05 ; elapsed = 00:00:02 . Memory (MB): peak = 3216.117 ; gain = 0.000 ; free physical = 4762 ; free virtual = 10182
Phase 2 Global Placement | Checksum: 195a14c12

Time (s): cpu = 00:00:05 ; elapsed = 00:00:02 . Memory (MB): peak = 3216.117 ; gain = 0.000 ; free physical = 4762 ; free virtual = 10182

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 160f027d5

Time (s): cpu = 00:00:05 ; elapsed = 00:00:02 . Memory (MB): peak = 3216.117 ; gain = 0.000 ; free physical = 4762 ; free virtual = 10182

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 11ffeac37

Time (s): cpu = 00:00:05 ; elapsed = 00:00:02 . Memory (MB): peak = 3216.117 ; gain = 0.000 ; free physical = 4762 ; free virtual = 10182

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: bdd6cb7f

Time (s): cpu = 00:00:05 ; elapsed = 00:00:02 . Memory (MB): peak = 3216.117 ; gain = 0.000 ; free physical = 4762 ; free virtual = 10182

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: e80608fa

Time (s): cpu = 00:00:06 ; elapsed = 00:00:02 . Memory (MB): peak = 3216.117 ; gain = 0.000 ; free physical = 4762 ; free virtual = 10182

Phase 3.5 Small Shape Detail Placement
Phase 3.5 Small Shape Detail Placement | Checksum: f149313b

Time (s): cpu = 00:00:06 ; elapsed = 00:00:02 . Memory (MB): peak = 3216.117 ; gain = 0.000 ; free physical = 4762 ; free virtual = 10182

Phase 3.6 Re-assign LUT pins
Phase 3.6 Re-assign LUT pins | Checksum: 10926ca04

Time (s): cpu = 00:00:06 ; elapsed = 00:00:02 . Memory (MB): peak = 3216.117 ; gain = 0.000 ; free physical = 4762 ; free virtual = 10182

Phase 3.7 Pipeline Register Optimization
Phase 3.7 Pipeline Register Optimization | Checksum: 12375f3a1

Time (s): cpu = 00:00:06 ; elapsed = 00:00:02 . Memory (MB): peak = 3216.117 ; gain = 0.000 ; free physical = 4762 ; free virtual = 10182
Phase 3 Detail Placement | Checksum: 12375f3a1

Time (s): cpu = 00:00:06 ; elapsed = 00:00:02 . Memory (MB): peak = 3216.117 ; gain = 0.000 ; free physical = 4762 ; free virtual = 10182

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: bf05eda6

Phase 4.1.1.1 BUFG Insertion

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 6 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=2.191 | TNS=0.000 |
Phase 1 Physical Synthesis Initialization | Checksum: 74831710

Time (s): cpu = 00:00:00.10 ; elapsed = 00:00:00.03 . Memory (MB): peak = 3216.117 ; gain = 0.000 ; free physical = 4761 ; free virtual = 10181
INFO: [Place 46-56] BUFG insertion identified 0 candidate nets. Inserted BUFG: 0, Replicated BUFG Driver: 0, Skipped due to Placement/Routing Conflicts: 0, Skipped due to Timing Degradation: 0, Skipped due to Illegal Netlist: 0.
Ending Physical Synthesis Task | Checksum: 799c7c3d

Time (s): cpu = 00:00:00.10 ; elapsed = 00:00:00.03 . Memory (MB): peak = 3216.117 ; gain = 0.000 ; free physical = 4761 ; free virtual = 10181
Phase 4.1.1.1 BUFG Insertion | Checksum: bf05eda6

Time (s): cpu = 00:00:07 ; elapsed = 00:00:03 . Memory (MB): peak = 3216.117 ; gain = 0.000 ; free physical = 4761 ; free virtual = 10181

Phase 4.1.1.2 Post Placement Timing Optimization
INFO: [Place 30-746] Post Placement Timing Summary WNS=2.191. For the most accurate timing information please run report_timing.
Phase 4.1.1.2 Post Placement Timing Optimization | Checksum: bed1b9a6

Time (s): cpu = 00:00:07 ; elapsed = 00:00:03 . Memory (MB): peak = 3216.117 ; gain = 0.000 ; free physical = 4761 ; free virtual = 10181

Time (s): cpu = 00:00:07 ; elapsed = 00:00:03 . Memory (MB): peak = 3216.117 ; gain = 0.000 ; free physical = 4761 ; free virtual = 10181
Phase 4.1 Post Commit Optimization | Checksum: bed1b9a6

Time (s): cpu = 00:00:07 ; elapsed = 00:00:03 . Memory (MB): peak = 3216.117 ; gain = 0.000 ; free physical = 4761 ; free virtual = 10181

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: bed1b9a6

Time (s): cpu = 00:00:07 ; elapsed = 00:00:03 . Memory (MB): peak = 3216.117 ; gain = 0.000 ; free physical = 4761 ; free virtual = 10181

Phase 4.3 Placer Reporting

Phase 4.3.1 Print Estimated Congestion
INFO: [Place 30-612] Post-Placement Estimated Congestion 
 ____________________________________________________
|           | Global Congestion | Short Congestion  |
| Direction | Region Size       | Region Size       |
|___________|___________________|___________________|
|      North|                1x1|                1x1|
|___________|___________________|___________________|
|      South|                1x1|                1x1|
|___________|___________________|___________________|
|       East|                1x1|                1x1|
|___________|___________________|___________________|
|       West|                1x1|                1x1|
|___________|___________________|___________________|

Phase 4.3.1 Print Estimated Congestion | Checksum: bed1b9a6

Time (s): cpu = 00:00:07 ; elapsed = 00:00:03 . Memory (MB): peak = 3216.117 ; gain = 0.000 ; free physical = 4761 ; free virtual = 10181
Phase 4.3 Placer Reporting | Checksum: bed1b9a6

Time (s): cpu = 00:00:07 ; elapsed = 00:00:03 . Memory (MB): peak = 3216.117 ; gain = 0.000 ; free physical = 4761 ; free virtual = 10181

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3216.117 ; gain = 0.000 ; free physical = 4761 ; free virtual = 10181

Time (s): cpu = 00:00:07 ; elapsed = 00:00:03 . Memory (MB): peak = 3216.117 ; gain = 0.000 ; free physical = 4761 ; free virtual = 10181
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 14bbff66a

Time (s): cpu = 00:00:07 ; elapsed = 00:00:03 . Memory (MB): peak = 3216.117 ; gain = 0.000 ; free physical = 4761 ; free virtual = 10181
Ending Placer Task | Checksum: ef06e24c

Time (s): cpu = 00:00:07 ; elapsed = 00:00:03 . Memory (MB): peak = 3216.117 ; gain = 0.000 ; free physical = 4761 ; free virtual = 10181
INFO: [Common 17-83] Releasing license: Implementation
74 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.28 ; elapsed = 00:00:00.07 . Memory (MB): peak = 3216.117 ; gain = 0.000 ; free physical = 4758 ; free virtual = 10182
INFO: [Common 17-1381] The checkpoint '/home/ispr/Documentos/ispr/tutorials/lab3/hw/project/lab3/lab3.runs/impl_1/system_wrapper_placed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_io -file system_wrapper_io_placed.rpt
report_io: Time (s): cpu = 00:00:00.11 ; elapsed = 00:00:00.15 . Memory (MB): peak = 3216.117 ; gain = 0.000 ; free physical = 4744 ; free virtual = 10165
INFO: [runtcl-4] Executing : report_utilization -file system_wrapper_utilization_placed.rpt -pb system_wrapper_utilization_placed.pb
INFO: [runtcl-4] Executing : report_control_sets -verbose -file system_wrapper_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.08 . Memory (MB): peak = 3216.117 ; gain = 0.000 ; free physical = 4742 ; free virtual = 10163
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z010'
INFO: [Vivado_Tcl 4-383] Design worst setup slack (WNS) is greater than or equal to 0.000 ns. Skipping all physical synthesis optimizations.
INFO: [Vivado_Tcl 4-232] No setup violation found. The netlist was not modified.
INFO: [Common 17-83] Releasing license: Implementation
83 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.30 ; elapsed = 00:00:00.07 . Memory (MB): peak = 3216.117 ; gain = 0.000 ; free physical = 4736 ; free virtual = 10162
INFO: [Common 17-1381] The checkpoint '/home/ispr/Documentos/ispr/tutorials/lab3/hw/project/lab3/lab3.runs/impl_1/system_wrapper_physopt.dcp' has been generated.
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z010'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 6 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 6 CPUs

Phase 1 Build RT Design
Checksum: PlaceDB: 6206ad4b ConstDB: 0 ShapeSum: 8d003501 RouteDB: 0
Post Restoration Checksum: NetGraph: 1b48d0ae NumContArr: d787314a Constraints: 0 Timing: 0
Phase 1 Build RT Design | Checksum: f2d001f8

Time (s): cpu = 00:00:08 ; elapsed = 00:00:07 . Memory (MB): peak = 3216.117 ; gain = 0.000 ; free physical = 4694 ; free virtual = 10117

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: f2d001f8

Time (s): cpu = 00:00:08 ; elapsed = 00:00:07 . Memory (MB): peak = 3216.117 ; gain = 0.000 ; free physical = 4696 ; free virtual = 10119

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: f2d001f8

Time (s): cpu = 00:00:08 ; elapsed = 00:00:07 . Memory (MB): peak = 3216.117 ; gain = 0.000 ; free physical = 4672 ; free virtual = 10095

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: f2d001f8

Time (s): cpu = 00:00:08 ; elapsed = 00:00:07 . Memory (MB): peak = 3216.117 ; gain = 0.000 ; free physical = 4672 ; free virtual = 10095
 Number of Nodes with overlaps = 0

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: 10b700fd7

Time (s): cpu = 00:00:09 ; elapsed = 00:00:07 . Memory (MB): peak = 3216.117 ; gain = 0.000 ; free physical = 4662 ; free virtual = 10085
INFO: [Route 35-416] Intermediate Timing Summary | WNS=2.131  | TNS=0.000  | WHS=-0.309 | THS=-25.275|


Router Utilization Summary
  Global Vertical Routing Utilization    = 0 %
  Global Horizontal Routing Utilization  = 0 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 1688
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 1688
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 2 Router Initialization | Checksum: 2d95b351

Time (s): cpu = 00:00:09 ; elapsed = 00:00:07 . Memory (MB): peak = 3216.117 ; gain = 0.000 ; free physical = 4655 ; free virtual = 10078

Phase 3 Initial Routing

Phase 3.1 Global Routing
Phase 3.1 Global Routing | Checksum: 2d95b351

Time (s): cpu = 00:00:09 ; elapsed = 00:00:07 . Memory (MB): peak = 3216.117 ; gain = 0.000 ; free physical = 4655 ; free virtual = 10078
Phase 3 Initial Routing | Checksum: 14c50df0c

Time (s): cpu = 00:00:09 ; elapsed = 00:00:07 . Memory (MB): peak = 3216.117 ; gain = 0.000 ; free physical = 4655 ; free virtual = 10078

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 98
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=1.866  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 1327f8839

Time (s): cpu = 00:00:10 ; elapsed = 00:00:08 . Memory (MB): peak = 3216.117 ; gain = 0.000 ; free physical = 4655 ; free virtual = 10078

Phase 4.2 Global Iteration 1
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=1.866  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.2 Global Iteration 1 | Checksum: 1e93430da

Time (s): cpu = 00:00:10 ; elapsed = 00:00:08 . Memory (MB): peak = 3216.117 ; gain = 0.000 ; free physical = 4655 ; free virtual = 10078
Phase 4 Rip-up And Reroute | Checksum: 1e93430da

Time (s): cpu = 00:00:10 ; elapsed = 00:00:08 . Memory (MB): peak = 3216.117 ; gain = 0.000 ; free physical = 4655 ; free virtual = 10078

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp
Phase 5.1 Delay CleanUp | Checksum: 1e93430da

Time (s): cpu = 00:00:10 ; elapsed = 00:00:08 . Memory (MB): peak = 3216.117 ; gain = 0.000 ; free physical = 4655 ; free virtual = 10078

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 1e93430da

Time (s): cpu = 00:00:10 ; elapsed = 00:00:08 . Memory (MB): peak = 3216.117 ; gain = 0.000 ; free physical = 4655 ; free virtual = 10078
Phase 5 Delay and Skew Optimization | Checksum: 1e93430da

Time (s): cpu = 00:00:10 ; elapsed = 00:00:08 . Memory (MB): peak = 3216.117 ; gain = 0.000 ; free physical = 4655 ; free virtual = 10078

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 13e32285e

Time (s): cpu = 00:00:10 ; elapsed = 00:00:08 . Memory (MB): peak = 3216.117 ; gain = 0.000 ; free physical = 4655 ; free virtual = 10078
INFO: [Route 35-416] Intermediate Timing Summary | WNS=1.981  | TNS=0.000  | WHS=0.052  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 1ba215cb2

Time (s): cpu = 00:00:10 ; elapsed = 00:00:08 . Memory (MB): peak = 3216.117 ; gain = 0.000 ; free physical = 4655 ; free virtual = 10078
Phase 6 Post Hold Fix | Checksum: 1ba215cb2

Time (s): cpu = 00:00:10 ; elapsed = 00:00:08 . Memory (MB): peak = 3216.117 ; gain = 0.000 ; free physical = 4655 ; free virtual = 10078

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.552365 %
  Global Horizontal Routing Utilization  = 0.833869 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: 1615c31f8

Time (s): cpu = 00:00:10 ; elapsed = 00:00:08 . Memory (MB): peak = 3216.117 ; gain = 0.000 ; free physical = 4655 ; free virtual = 10078

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 1615c31f8

Time (s): cpu = 00:00:10 ; elapsed = 00:00:08 . Memory (MB): peak = 3216.117 ; gain = 0.000 ; free physical = 4654 ; free virtual = 10078

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 1584f8079

Time (s): cpu = 00:00:10 ; elapsed = 00:00:08 . Memory (MB): peak = 3216.117 ; gain = 0.000 ; free physical = 4654 ; free virtual = 10077

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=1.981  | TNS=0.000  | WHS=0.052  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 10 Post Router Timing | Checksum: 1584f8079

Time (s): cpu = 00:00:10 ; elapsed = 00:00:08 . Memory (MB): peak = 3216.117 ; gain = 0.000 ; free physical = 4654 ; free virtual = 10077
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:00:10 ; elapsed = 00:00:08 . Memory (MB): peak = 3216.117 ; gain = 0.000 ; free physical = 4672 ; free virtual = 10095

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
98 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:12 ; elapsed = 00:00:08 . Memory (MB): peak = 3216.117 ; gain = 0.000 ; free physical = 4672 ; free virtual = 10095
INFO: [Common 17-600] The following parameters have non-default value.
general.maxThreads
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.34 ; elapsed = 00:00:00.09 . Memory (MB): peak = 3216.117 ; gain = 0.000 ; free physical = 4667 ; free virtual = 10095
INFO: [Common 17-1381] The checkpoint '/home/ispr/Documentos/ispr/tutorials/lab3/hw/project/lab3/lab3.runs/impl_1/system_wrapper_routed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file system_wrapper_drc_routed.rpt -pb system_wrapper_drc_routed.pb -rpx system_wrapper_drc_routed.rpx
Command: report_drc -file system_wrapper_drc_routed.rpt -pb system_wrapper_drc_routed.pb -rpx system_wrapper_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 6 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file /home/ispr/Documentos/ispr/tutorials/lab3/hw/project/lab3/lab3.runs/impl_1/system_wrapper_drc_routed.rpt.
report_drc completed successfully
INFO: [runtcl-4] Executing : report_methodology -file system_wrapper_methodology_drc_routed.rpt -pb system_wrapper_methodology_drc_routed.pb -rpx system_wrapper_methodology_drc_routed.rpx
Command: report_methodology -file system_wrapper_methodology_drc_routed.rpt -pb system_wrapper_methodology_drc_routed.pb -rpx system_wrapper_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 6 threads
INFO: [Vivado_Tcl 2-1520] The results of Report Methodology are in file /home/ispr/Documentos/ispr/tutorials/lab3/hw/project/lab3/lab3.runs/impl_1/system_wrapper_methodology_drc_routed.rpt.
report_methodology completed successfully
INFO: [runtcl-4] Executing : report_power -file system_wrapper_power_routed.rpt -pb system_wrapper_power_summary_routed.pb -rpx system_wrapper_power_routed.rpx
Command: report_power -file system_wrapper_power_routed.rpt -pb system_wrapper_power_summary_routed.pb -rpx system_wrapper_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
111 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
INFO: [runtcl-4] Executing : report_route_status -file system_wrapper_route_status.rpt -pb system_wrapper_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -report_unconstrained -file system_wrapper_timing_summary_routed.rpt -pb system_wrapper_timing_summary_routed.pb -rpx system_wrapper_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 6 CPUs
INFO: [runtcl-4] Executing : report_incremental_reuse -file system_wrapper_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
INFO: [runtcl-4] Executing : report_clock_utilization -file system_wrapper_clock_utilization_routed.rpt
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file system_wrapper_bus_skew_routed.rpt -pb system_wrapper_bus_skew_routed.pb -rpx system_wrapper_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 6 CPUs
Command: write_bitstream -force system_wrapper.bit
Attempting to get a license for feature 'Implementation' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z010'
Running DRC as a precondition to command write_bitstream
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 6 threads
WARNING: [DRC DPIP-1] Input pipelining: DSP system_i/fir_left/inst/fir_U/acc_3_fu_230_p2 input system_i/fir_left/inst/fir_U/acc_3_fu_230_p2/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP system_i/fir_right/inst/fir_U/acc_3_fu_230_p2 input system_i/fir_right/inst/fir_U/acc_3_fu_230_p2/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
INFO: [Vivado 12-3199] DRC finished with 0 Errors, 2 Warnings
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
INFO: [Designutils 20-2272] Running write_bitstream with 6 threads.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Writing bitstream ./system_wrapper.bit...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Project 1-1876] WebTalk data collection is mandatory when using a ULT device. To see the specific WebTalk data collected for your design, open the usage_statistics_webtalk.html or usage_statistics_webtalk.xml file in the implementation directory.
INFO: [Common 17-83] Releasing license: Implementation
12 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
write_bitstream completed successfully
write_bitstream: Time (s): cpu = 00:00:07 ; elapsed = 00:00:09 . Memory (MB): peak = 3462.250 ; gain = 246.133 ; free physical = 4622 ; free virtual = 10063
INFO: [Common 17-206] Exiting Vivado at Wed Feb 22 16:48:12 2023...

*** Running vivado
    with args -log system_wrapper.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source system_wrapper.tcl -notrace


****** Vivado v2021.2 (64-bit)
  **** SW Build 3367213 on Tue Oct 19 02:47:39 MDT 2021
  **** IP Build 3369179 on Thu Oct 21 08:25:16 MDT 2021
    ** Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.

source system_wrapper.tcl -notrace
Command: open_checkpoint system_wrapper_routed.dcp

Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2608.102 ; gain = 5.938 ; free physical = 4968 ; free virtual = 10431
INFO: [Device 21-403] Loading part xc7z010clg400-1
Netlist sorting complete. Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2608.199 ; gain = 0.000 ; free physical = 5526 ; free virtual = 10970
INFO: [Netlist 29-17] Analyzing 52 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2021.2
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Constraints 18-5170] The checkpoint was created with non-default parameter values which do not match the current Vivado settings.  Mismatching parameters are:
  general.maxThreads
INFO: [Project 1-853] Binary constraint restore complete.
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:00.21 ; elapsed = 00:00:00.21 . Memory (MB): peak = 2656.148 ; gain = 0.000 ; free physical = 5039 ; free virtual = 10474
Restored from archive | CPU: 0.210000 secs | Memory: 3.330246 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00.21 ; elapsed = 00:00:00.21 . Memory (MB): peak = 2656.148 ; gain = 0.000 ; free physical = 5039 ; free virtual = 10474
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2656.148 ; gain = 0.000 ; free physical = 5039 ; free virtual = 10474
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Project 1-604] Checkpoint was created with Vivado v2021.2 (64-bit) build 3367213
open_checkpoint: Time (s): cpu = 00:00:15 ; elapsed = 00:00:14 . Memory (MB): peak = 2656.148 ; gain = 59.922 ; free physical = 5039 ; free virtual = 10474
Command: write_bitstream -force system_wrapper.bit
Attempting to get a license for feature 'Implementation' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z010'
Running DRC as a precondition to command write_bitstream
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/Xilinx/Vivado/2021.2/data/ip'.
INFO: [DRC 23-27] Running DRC with 6 threads
WARNING: [DRC DPIP-1] Input pipelining: DSP system_i/fir_left/inst/fir_U/acc_3_fu_230_p2 input system_i/fir_left/inst/fir_U/acc_3_fu_230_p2/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP system_i/fir_right/inst/fir_U/acc_3_fu_230_p2 input system_i/fir_right/inst/fir_U/acc_3_fu_230_p2/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
INFO: [Vivado 12-3199] DRC finished with 0 Errors, 2 Warnings
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
INFO: [Designutils 20-2272] Running write_bitstream with 6 threads.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Writing bitstream ./system_wrapper.bit...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Project 1-1876] WebTalk data collection is mandatory when using a ULT device. To see the specific WebTalk data collected for your design, open the usage_statistics_webtalk.html or usage_statistics_webtalk.xml file in the implementation directory.
INFO: [Common 17-83] Releasing license: Implementation
23 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
write_bitstream completed successfully
write_bitstream: Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 3062.156 ; gain = 406.008 ; free physical = 4971 ; free virtual = 10412
INFO: [Common 17-206] Exiting Vivado at Wed Feb 22 16:52:20 2023...

*** Running vivado
    with args -log system_wrapper.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source system_wrapper.tcl -notrace


****** Vivado v2021.2 (64-bit)
  **** SW Build 3367213 on Tue Oct 19 02:47:39 MDT 2021
  **** IP Build 3369179 on Thu Oct 21 08:25:16 MDT 2021
    ** Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.

source system_wrapper.tcl -notrace
Command: open_checkpoint system_wrapper_routed.dcp

Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2610.070 ; gain = 5.938 ; free physical = 4232 ; free virtual = 9672
INFO: [Device 21-403] Loading part xc7z010clg400-1
Netlist sorting complete. Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2610.168 ; gain = 0.000 ; free physical = 4752 ; free virtual = 10212
INFO: [Netlist 29-17] Analyzing 52 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2021.2
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Constraints 18-5170] The checkpoint was created with non-default parameter values which do not match the current Vivado settings.  Mismatching parameters are:
  general.maxThreads
INFO: [Project 1-853] Binary constraint restore complete.
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:00.22 ; elapsed = 00:00:00.23 . Memory (MB): peak = 2658.117 ; gain = 0.000 ; free physical = 4270 ; free virtual = 9706
Restored from archive | CPU: 0.230000 secs | Memory: 3.330246 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00.22 ; elapsed = 00:00:00.23 . Memory (MB): peak = 2658.117 ; gain = 0.000 ; free physical = 4270 ; free virtual = 9706
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2658.117 ; gain = 0.000 ; free physical = 4268 ; free virtual = 9705
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Project 1-604] Checkpoint was created with Vivado v2021.2 (64-bit) build 3367213
open_checkpoint: Time (s): cpu = 00:00:15 ; elapsed = 00:00:14 . Memory (MB): peak = 2658.117 ; gain = 59.922 ; free physical = 4268 ; free virtual = 9705
Command: write_bitstream -force system_wrapper.bit
Attempting to get a license for feature 'Implementation' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z010'
Running DRC as a precondition to command write_bitstream
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/Xilinx/Vivado/2021.2/data/ip'.
INFO: [DRC 23-27] Running DRC with 6 threads
WARNING: [DRC DPIP-1] Input pipelining: DSP system_i/fir_left/inst/fir_U/acc_3_fu_230_p2 input system_i/fir_left/inst/fir_U/acc_3_fu_230_p2/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP system_i/fir_right/inst/fir_U/acc_3_fu_230_p2 input system_i/fir_right/inst/fir_U/acc_3_fu_230_p2/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
INFO: [Vivado 12-3199] DRC finished with 0 Errors, 2 Warnings
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
INFO: [Designutils 20-2272] Running write_bitstream with 6 threads.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Writing bitstream ./system_wrapper.bit...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Project 1-1876] WebTalk data collection is mandatory when using a ULT device. To see the specific WebTalk data collected for your design, open the usage_statistics_webtalk.html or usage_statistics_webtalk.xml file in the implementation directory.
INFO: [Common 17-83] Releasing license: Implementation
23 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
write_bitstream completed successfully
write_bitstream: Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 3063.102 ; gain = 404.984 ; free physical = 4202 ; free virtual = 9641
INFO: [Common 17-206] Exiting Vivado at Wed Feb 22 16:59:15 2023...
