#-----------------------------------------------------------
# Vivado v2020.1 (64-bit)
# SW Build 2902540 on Wed May 27 19:54:35 MDT 2020
# IP Build 2902112 on Wed May 27 22:43:36 MDT 2020
# Start of session at: Thu Nov 16 17:05:38 2023
# Process ID: 26032
# Current directory: /home/pominiq/ProjectFolder/model_1/hls4ml_prj
# Command line: vivado -mode batch -source vivado_synth.tcl
# Log file: /home/pominiq/ProjectFolder/model_1/hls4ml_prj/vivado.log
# Journal file: /home/pominiq/ProjectFolder/model_1/hls4ml_prj/vivado.jou
#-----------------------------------------------------------
source vivado_synth.tcl
# set tcldir [file dirname [info script]]
# source [file join $tcldir project.tcl]
## variable project_name
## set project_name "myproject"
## variable backend
## set backend "vivado"
## variable part
## set part "xcu50-fsvh2104-2-e"
## variable clock_period
## set clock_period 10
## variable clock_uncertainty
## set clock_uncertainty 12.5%
# add_files ${project_name}_prj/solution1/syn/vhdl
# synth_design -top ${project_name} -part $part
Command: synth_design -top myproject -part xcu50-fsvh2104-2-e
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xcu50'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xcu50'
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 26153
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:05 ; elapsed = 00:00:07 . Memory (MB): peak = 2080.703 ; gain = 0.000 ; free physical = 930 ; free virtual = 3931
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'myproject' [/home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/syn/vhdl/myproject.vhd:56]
INFO: [Synth 8-3491] module 'conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_4u_config2_s' declared at '/home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/syn/vhdl/conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_4u_config2_s.vhd:12' bound to instance 'conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_4u_config2_U0' of component 'conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_4u_config2_s' [/home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/syn/vhdl/myproject.vhd:882]
INFO: [Synth 8-638] synthesizing module 'conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_4u_config2_s' [/home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/syn/vhdl/conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_4u_config2_s.vhd:42]
	Parameter DataWidth bound to: 16 - type: integer 
	Parameter AddressRange bound to: 28 - type: integer 
	Parameter AddressWidth bound to: 5 - type: integer 
INFO: [Synth 8-3491] module 'conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_4u_config2_s_line_buffbkb' declared at '/home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/syn/vhdl/conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_4u_config2_s_line_buffbkb.vhd:59' bound to instance 'line_buffer_Array_V_0_0_U' of component 'conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_4u_config2_s_line_buffbkb' [/home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/syn/vhdl/conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_4u_config2_s.vhd:429]
INFO: [Synth 8-638] synthesizing module 'conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_4u_config2_s_line_buffbkb' [/home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/syn/vhdl/conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_4u_config2_s_line_buffbkb.vhd:74]
	Parameter DataWidth bound to: 16 - type: integer 
	Parameter AddressWidth bound to: 5 - type: integer 
	Parameter AddressRange bound to: 28 - type: integer 
	Parameter DATA_WIDTH bound to: 16 - type: integer 
	Parameter ADDR_WIDTH bound to: 5 - type: integer 
	Parameter DEPTH bound to: 28 - type: integer 
INFO: [Synth 8-3491] module 'conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_4u_config2_s_line_buffbkb_core' declared at '/home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/syn/vhdl/conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_4u_config2_s_line_buffbkb.vhd:12' bound to instance 'conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_4u_config2_s_line_buffbkb_core_U' of component 'conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_4u_config2_s_line_buffbkb_core' [/home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/syn/vhdl/conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_4u_config2_s_line_buffbkb.vhd:90]
INFO: [Synth 8-638] synthesizing module 'conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_4u_config2_s_line_buffbkb_core' [/home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/syn/vhdl/conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_4u_config2_s_line_buffbkb.vhd:29]
	Parameter DATA_WIDTH bound to: 16 - type: integer 
	Parameter ADDR_WIDTH bound to: 5 - type: integer 
	Parameter DEPTH bound to: 28 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_4u_config2_s_line_buffbkb_core' (1#1) [/home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/syn/vhdl/conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_4u_config2_s_line_buffbkb.vhd:29]
INFO: [Synth 8-256] done synthesizing module 'conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_4u_config2_s_line_buffbkb' (2#1) [/home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/syn/vhdl/conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_4u_config2_s_line_buffbkb.vhd:74]
	Parameter DataWidth bound to: 16 - type: integer 
	Parameter AddressRange bound to: 28 - type: integer 
	Parameter AddressWidth bound to: 5 - type: integer 
INFO: [Synth 8-3491] module 'conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_4u_config2_s_line_buffbkb' declared at '/home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/syn/vhdl/conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_4u_config2_s_line_buffbkb.vhd:59' bound to instance 'line_buffer_Array_V_1151_0_U' of component 'conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_4u_config2_s_line_buffbkb' [/home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/syn/vhdl/conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_4u_config2_s.vhd:443]
	Parameter DataWidth bound to: 16 - type: integer 
INFO: [Synth 8-3491] module 'regslice_both' declared at '/home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/syn/vhdl/regslice_core.vhd:7' bound to instance 'regslice_both_data_V_data_V_U' of component 'regslice_both' [/home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/syn/vhdl/conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_4u_config2_s.vhd:457]
INFO: [Synth 8-638] synthesizing module 'regslice_both' [/home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/syn/vhdl/regslice_core.vhd:22]
	Parameter DataWidth bound to: 16 - type: integer 
	Parameter W bound to: 17 - type: integer 
INFO: [Synth 8-3491] module 'ibuf' declared at '/home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/syn/vhdl/regslice_core.vhd:575' bound to instance 'ibuf_inst' of component 'ibuf' [/home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/syn/vhdl/regslice_core.vhd:65]
INFO: [Synth 8-638] synthesizing module 'xil_defaultlib_ibuf' [/home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/syn/vhdl/regslice_core.vhd:587]
	Parameter W bound to: 17 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'xil_defaultlib_ibuf' (3#1) [/home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/syn/vhdl/regslice_core.vhd:587]
	Parameter W bound to: 17 - type: integer 
INFO: [Synth 8-3491] module 'obuf' declared at '/home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/syn/vhdl/regslice_core.vhd:620' bound to instance 'obuf_inst' of component 'obuf' [/home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/syn/vhdl/regslice_core.vhd:76]
INFO: [Synth 8-638] synthesizing module 'xil_defaultlib_obuf' [/home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/syn/vhdl/regslice_core.vhd:632]
	Parameter W bound to: 17 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'xil_defaultlib_obuf' (4#1) [/home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/syn/vhdl/regslice_core.vhd:632]
INFO: [Synth 8-256] done synthesizing module 'regslice_both' (5#1) [/home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/syn/vhdl/regslice_core.vhd:22]
INFO: [Synth 8-256] done synthesizing module 'conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_4u_config2_s' (6#1) [/home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/syn/vhdl/conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_4u_config2_s.vhd:42]
INFO: [Synth 8-3491] module 'relu_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_relu_config3_s' declared at '/home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/syn/vhdl/relu_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_relu_config3_s.vhd:12' bound to instance 'relu_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_relu_config3_U0' of component 'relu_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_relu_config3_s' [/home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/syn/vhdl/myproject.vhd:910]
INFO: [Synth 8-638] synthesizing module 'relu_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_relu_config3_s' [/home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/syn/vhdl/relu_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_relu_config3_s.vhd:51]
INFO: [Synth 8-256] done synthesizing module 'relu_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_relu_config3_s' (7#1) [/home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/syn/vhdl/relu_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_relu_config3_s.vhd:51]
INFO: [Synth 8-3491] module 'pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_config4_s' declared at '/home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/syn/vhdl/pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_config4_s.vhd:12' bound to instance 'pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_config4_U0' of component 'pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_config4_s' [/home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/syn/vhdl/myproject.vhd:947]
INFO: [Synth 8-638] synthesizing module 'pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_config4_s' [/home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/syn/vhdl/pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_config4_s.vhd:51]
	Parameter DataWidth bound to: 16 - type: integer 
	Parameter AddressRange bound to: 26 - type: integer 
	Parameter AddressWidth bound to: 5 - type: integer 
INFO: [Synth 8-3491] module 'pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_config4_s_line_budEe' declared at '/home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/syn/vhdl/pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_config4_s_line_budEe.vhd:59' bound to instance 'line_buffer_Array_V_2_0_0_U' of component 'pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_config4_s_line_budEe' [/home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/syn/vhdl/pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_config4_s.vhd:505]
INFO: [Synth 8-638] synthesizing module 'pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_config4_s_line_budEe' [/home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/syn/vhdl/pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_config4_s_line_budEe.vhd:74]
	Parameter DataWidth bound to: 16 - type: integer 
	Parameter AddressWidth bound to: 5 - type: integer 
	Parameter AddressRange bound to: 26 - type: integer 
	Parameter DATA_WIDTH bound to: 16 - type: integer 
	Parameter ADDR_WIDTH bound to: 5 - type: integer 
	Parameter DEPTH bound to: 26 - type: integer 
INFO: [Synth 8-3491] module 'pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_config4_s_line_budEe_core' declared at '/home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/syn/vhdl/pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_config4_s_line_budEe.vhd:12' bound to instance 'pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_config4_s_line_budEe_core_U' of component 'pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_config4_s_line_budEe_core' [/home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/syn/vhdl/pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_config4_s_line_budEe.vhd:90]
INFO: [Synth 8-638] synthesizing module 'pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_config4_s_line_budEe_core' [/home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/syn/vhdl/pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_config4_s_line_budEe.vhd:29]
	Parameter DATA_WIDTH bound to: 16 - type: integer 
	Parameter ADDR_WIDTH bound to: 5 - type: integer 
	Parameter DEPTH bound to: 26 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_config4_s_line_budEe_core' (8#1) [/home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/syn/vhdl/pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_config4_s_line_budEe.vhd:29]
INFO: [Synth 8-256] done synthesizing module 'pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_config4_s_line_budEe' (9#1) [/home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/syn/vhdl/pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_config4_s_line_budEe.vhd:74]
	Parameter DataWidth bound to: 16 - type: integer 
	Parameter AddressRange bound to: 26 - type: integer 
	Parameter AddressWidth bound to: 5 - type: integer 
INFO: [Synth 8-3491] module 'pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_config4_s_line_budEe' declared at '/home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/syn/vhdl/pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_config4_s_line_budEe.vhd:59' bound to instance 'line_buffer_Array_V_2_1_0_U' of component 'pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_config4_s_line_budEe' [/home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/syn/vhdl/pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_config4_s.vhd:519]
	Parameter DataWidth bound to: 16 - type: integer 
	Parameter AddressRange bound to: 26 - type: integer 
	Parameter AddressWidth bound to: 5 - type: integer 
INFO: [Synth 8-3491] module 'pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_config4_s_line_budEe' declared at '/home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/syn/vhdl/pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_config4_s_line_budEe.vhd:59' bound to instance 'line_buffer_Array_V_2_2_0_U' of component 'pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_config4_s_line_budEe' [/home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/syn/vhdl/pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_config4_s.vhd:533]
	Parameter DataWidth bound to: 16 - type: integer 
	Parameter AddressRange bound to: 26 - type: integer 
	Parameter AddressWidth bound to: 5 - type: integer 
INFO: [Synth 8-3491] module 'pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_config4_s_line_budEe' declared at '/home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/syn/vhdl/pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_config4_s_line_budEe.vhd:59' bound to instance 'line_buffer_Array_V_2_0_1_U' of component 'pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_config4_s_line_budEe' [/home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/syn/vhdl/pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_config4_s.vhd:547]
	Parameter DataWidth bound to: 16 - type: integer 
	Parameter AddressRange bound to: 26 - type: integer 
	Parameter AddressWidth bound to: 5 - type: integer 
INFO: [Synth 8-3491] module 'pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_config4_s_line_budEe' declared at '/home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/syn/vhdl/pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_config4_s_line_budEe.vhd:59' bound to instance 'line_buffer_Array_V_2_1_1_U' of component 'pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_config4_s_line_budEe' [/home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/syn/vhdl/pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_config4_s.vhd:561]
	Parameter DataWidth bound to: 16 - type: integer 
	Parameter AddressRange bound to: 26 - type: integer 
	Parameter AddressWidth bound to: 5 - type: integer 
INFO: [Synth 8-3491] module 'pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_config4_s_line_budEe' declared at '/home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/syn/vhdl/pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_config4_s_line_budEe.vhd:59' bound to instance 'line_buffer_Array_V_2_2_1_U' of component 'pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_config4_s_line_budEe' [/home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/syn/vhdl/pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_config4_s.vhd:575]
	Parameter DataWidth bound to: 16 - type: integer 
	Parameter AddressRange bound to: 26 - type: integer 
	Parameter AddressWidth bound to: 5 - type: integer 
INFO: [Synth 8-3491] module 'pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_config4_s_line_budEe' declared at '/home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/syn/vhdl/pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_config4_s_line_budEe.vhd:59' bound to instance 'line_buffer_Array_V_2_0_2_U' of component 'pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_config4_s_line_budEe' [/home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/syn/vhdl/pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_config4_s.vhd:589]
	Parameter DataWidth bound to: 16 - type: integer 
	Parameter AddressRange bound to: 26 - type: integer 
	Parameter AddressWidth bound to: 5 - type: integer 
INFO: [Synth 8-3491] module 'pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_config4_s_line_budEe' declared at '/home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/syn/vhdl/pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_config4_s_line_budEe.vhd:59' bound to instance 'line_buffer_Array_V_2_1_2_U' of component 'pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_config4_s_line_budEe' [/home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/syn/vhdl/pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_config4_s.vhd:603]
	Parameter DataWidth bound to: 16 - type: integer 
	Parameter AddressRange bound to: 26 - type: integer 
	Parameter AddressWidth bound to: 5 - type: integer 
INFO: [Synth 8-3491] module 'pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_config4_s_line_budEe' declared at '/home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/syn/vhdl/pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_config4_s_line_budEe.vhd:59' bound to instance 'line_buffer_Array_V_2_2_2_U' of component 'pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_config4_s_line_budEe' [/home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/syn/vhdl/pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_config4_s.vhd:617]
	Parameter DataWidth bound to: 16 - type: integer 
	Parameter AddressRange bound to: 26 - type: integer 
	Parameter AddressWidth bound to: 5 - type: integer 
INFO: [Synth 8-3491] module 'pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_config4_s_line_budEe' declared at '/home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/syn/vhdl/pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_config4_s_line_budEe.vhd:59' bound to instance 'line_buffer_Array_V_2_0_3_U' of component 'pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_config4_s_line_budEe' [/home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/syn/vhdl/pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_config4_s.vhd:631]
	Parameter DataWidth bound to: 16 - type: integer 
	Parameter AddressRange bound to: 26 - type: integer 
	Parameter AddressWidth bound to: 5 - type: integer 
INFO: [Synth 8-3491] module 'pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_config4_s_line_budEe' declared at '/home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/syn/vhdl/pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_config4_s_line_budEe.vhd:59' bound to instance 'line_buffer_Array_V_2_1_3_U' of component 'pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_config4_s_line_budEe' [/home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/syn/vhdl/pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_config4_s.vhd:645]
	Parameter DataWidth bound to: 16 - type: integer 
	Parameter AddressRange bound to: 26 - type: integer 
	Parameter AddressWidth bound to: 5 - type: integer 
INFO: [Synth 8-3491] module 'pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_config4_s_line_budEe' declared at '/home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/syn/vhdl/pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_config4_s_line_budEe.vhd:59' bound to instance 'line_buffer_Array_V_2_2_3_U' of component 'pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_config4_s_line_budEe' [/home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/syn/vhdl/pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_config4_s.vhd:659]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 16 - type: integer 
	Parameter din2_WIDTH bound to: 16 - type: integer 
	Parameter din3_WIDTH bound to: 16 - type: integer 
	Parameter din4_WIDTH bound to: 16 - type: integer 
	Parameter din5_WIDTH bound to: 16 - type: integer 
	Parameter din6_WIDTH bound to: 16 - type: integer 
	Parameter din7_WIDTH bound to: 16 - type: integer 
	Parameter din8_WIDTH bound to: 16 - type: integer 
	Parameter din9_WIDTH bound to: 16 - type: integer 
	Parameter din10_WIDTH bound to: 16 - type: integer 
	Parameter din11_WIDTH bound to: 16 - type: integer 
	Parameter din12_WIDTH bound to: 16 - type: integer 
	Parameter din13_WIDTH bound to: 16 - type: integer 
	Parameter din14_WIDTH bound to: 16 - type: integer 
	Parameter din15_WIDTH bound to: 16 - type: integer 
	Parameter din16_WIDTH bound to: 4 - type: integer 
	Parameter dout_WIDTH bound to: 16 - type: integer 
INFO: [Synth 8-3491] module 'myproject_mux_164_16_1_1' declared at '/home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/syn/vhdl/myproject_mux_164_16_1_1.vhd:10' bound to instance 'myproject_mux_164_16_1_1_U16' of component 'myproject_mux_164_16_1_1' [/home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/syn/vhdl/pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_config4_s.vhd:673]
INFO: [Synth 8-638] synthesizing module 'myproject_mux_164_16_1_1' [/home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/syn/vhdl/myproject_mux_164_16_1_1.vhd:53]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 16 - type: integer 
	Parameter din2_WIDTH bound to: 16 - type: integer 
	Parameter din3_WIDTH bound to: 16 - type: integer 
	Parameter din4_WIDTH bound to: 16 - type: integer 
	Parameter din5_WIDTH bound to: 16 - type: integer 
	Parameter din6_WIDTH bound to: 16 - type: integer 
	Parameter din7_WIDTH bound to: 16 - type: integer 
	Parameter din8_WIDTH bound to: 16 - type: integer 
	Parameter din9_WIDTH bound to: 16 - type: integer 
	Parameter din10_WIDTH bound to: 16 - type: integer 
	Parameter din11_WIDTH bound to: 16 - type: integer 
	Parameter din12_WIDTH bound to: 16 - type: integer 
	Parameter din13_WIDTH bound to: 16 - type: integer 
	Parameter din14_WIDTH bound to: 16 - type: integer 
	Parameter din15_WIDTH bound to: 16 - type: integer 
	Parameter din16_WIDTH bound to: 4 - type: integer 
	Parameter dout_WIDTH bound to: 16 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'myproject_mux_164_16_1_1' (10#1) [/home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/syn/vhdl/myproject_mux_164_16_1_1.vhd:53]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 16 - type: integer 
	Parameter din2_WIDTH bound to: 16 - type: integer 
	Parameter din3_WIDTH bound to: 16 - type: integer 
	Parameter din4_WIDTH bound to: 16 - type: integer 
	Parameter din5_WIDTH bound to: 16 - type: integer 
	Parameter din6_WIDTH bound to: 16 - type: integer 
	Parameter din7_WIDTH bound to: 16 - type: integer 
	Parameter din8_WIDTH bound to: 16 - type: integer 
	Parameter din9_WIDTH bound to: 16 - type: integer 
	Parameter din10_WIDTH bound to: 16 - type: integer 
	Parameter din11_WIDTH bound to: 16 - type: integer 
	Parameter din12_WIDTH bound to: 16 - type: integer 
	Parameter din13_WIDTH bound to: 16 - type: integer 
	Parameter din14_WIDTH bound to: 16 - type: integer 
	Parameter din15_WIDTH bound to: 16 - type: integer 
	Parameter din16_WIDTH bound to: 4 - type: integer 
	Parameter dout_WIDTH bound to: 16 - type: integer 
INFO: [Synth 8-3491] module 'myproject_mux_164_16_1_1' declared at '/home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/syn/vhdl/myproject_mux_164_16_1_1.vhd:10' bound to instance 'myproject_mux_164_16_1_1_U17' of component 'myproject_mux_164_16_1_1' [/home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/syn/vhdl/pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_config4_s.vhd:715]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 16 - type: integer 
	Parameter din2_WIDTH bound to: 16 - type: integer 
	Parameter din3_WIDTH bound to: 16 - type: integer 
	Parameter din4_WIDTH bound to: 16 - type: integer 
	Parameter din5_WIDTH bound to: 16 - type: integer 
	Parameter din6_WIDTH bound to: 16 - type: integer 
	Parameter din7_WIDTH bound to: 16 - type: integer 
	Parameter din8_WIDTH bound to: 16 - type: integer 
	Parameter din9_WIDTH bound to: 16 - type: integer 
	Parameter din10_WIDTH bound to: 16 - type: integer 
	Parameter din11_WIDTH bound to: 16 - type: integer 
	Parameter din12_WIDTH bound to: 16 - type: integer 
	Parameter din13_WIDTH bound to: 16 - type: integer 
	Parameter din14_WIDTH bound to: 16 - type: integer 
	Parameter din15_WIDTH bound to: 16 - type: integer 
	Parameter din16_WIDTH bound to: 4 - type: integer 
	Parameter dout_WIDTH bound to: 16 - type: integer 
INFO: [Synth 8-3491] module 'myproject_mux_164_16_1_1' declared at '/home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/syn/vhdl/myproject_mux_164_16_1_1.vhd:10' bound to instance 'myproject_mux_164_16_1_1_U18' of component 'myproject_mux_164_16_1_1' [/home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/syn/vhdl/pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_config4_s.vhd:757]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 16 - type: integer 
	Parameter din2_WIDTH bound to: 16 - type: integer 
	Parameter din3_WIDTH bound to: 16 - type: integer 
	Parameter din4_WIDTH bound to: 16 - type: integer 
	Parameter din5_WIDTH bound to: 16 - type: integer 
	Parameter din6_WIDTH bound to: 16 - type: integer 
	Parameter din7_WIDTH bound to: 16 - type: integer 
	Parameter din8_WIDTH bound to: 16 - type: integer 
	Parameter din9_WIDTH bound to: 16 - type: integer 
	Parameter din10_WIDTH bound to: 16 - type: integer 
	Parameter din11_WIDTH bound to: 16 - type: integer 
	Parameter din12_WIDTH bound to: 16 - type: integer 
	Parameter din13_WIDTH bound to: 16 - type: integer 
	Parameter din14_WIDTH bound to: 16 - type: integer 
	Parameter din15_WIDTH bound to: 16 - type: integer 
	Parameter din16_WIDTH bound to: 4 - type: integer 
	Parameter dout_WIDTH bound to: 16 - type: integer 
INFO: [Synth 8-3491] module 'myproject_mux_164_16_1_1' declared at '/home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/syn/vhdl/myproject_mux_164_16_1_1.vhd:10' bound to instance 'myproject_mux_164_16_1_1_U19' of component 'myproject_mux_164_16_1_1' [/home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/syn/vhdl/pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_config4_s.vhd:799]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 16 - type: integer 
	Parameter din2_WIDTH bound to: 16 - type: integer 
	Parameter din3_WIDTH bound to: 16 - type: integer 
	Parameter din4_WIDTH bound to: 16 - type: integer 
	Parameter din5_WIDTH bound to: 16 - type: integer 
	Parameter din6_WIDTH bound to: 16 - type: integer 
	Parameter din7_WIDTH bound to: 16 - type: integer 
	Parameter din8_WIDTH bound to: 16 - type: integer 
	Parameter din9_WIDTH bound to: 16 - type: integer 
	Parameter din10_WIDTH bound to: 16 - type: integer 
	Parameter din11_WIDTH bound to: 16 - type: integer 
	Parameter din12_WIDTH bound to: 16 - type: integer 
	Parameter din13_WIDTH bound to: 16 - type: integer 
	Parameter din14_WIDTH bound to: 16 - type: integer 
	Parameter din15_WIDTH bound to: 16 - type: integer 
	Parameter din16_WIDTH bound to: 4 - type: integer 
	Parameter dout_WIDTH bound to: 16 - type: integer 
INFO: [Synth 8-3491] module 'myproject_mux_164_16_1_1' declared at '/home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/syn/vhdl/myproject_mux_164_16_1_1.vhd:10' bound to instance 'myproject_mux_164_16_1_1_U20' of component 'myproject_mux_164_16_1_1' [/home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/syn/vhdl/pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_config4_s.vhd:841]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 16 - type: integer 
	Parameter din2_WIDTH bound to: 16 - type: integer 
	Parameter din3_WIDTH bound to: 16 - type: integer 
	Parameter din4_WIDTH bound to: 16 - type: integer 
	Parameter din5_WIDTH bound to: 16 - type: integer 
	Parameter din6_WIDTH bound to: 16 - type: integer 
	Parameter din7_WIDTH bound to: 16 - type: integer 
	Parameter din8_WIDTH bound to: 16 - type: integer 
	Parameter din9_WIDTH bound to: 16 - type: integer 
	Parameter din10_WIDTH bound to: 16 - type: integer 
	Parameter din11_WIDTH bound to: 16 - type: integer 
	Parameter din12_WIDTH bound to: 16 - type: integer 
	Parameter din13_WIDTH bound to: 16 - type: integer 
	Parameter din14_WIDTH bound to: 16 - type: integer 
	Parameter din15_WIDTH bound to: 16 - type: integer 
	Parameter din16_WIDTH bound to: 4 - type: integer 
	Parameter dout_WIDTH bound to: 16 - type: integer 
INFO: [Synth 8-3491] module 'myproject_mux_164_16_1_1' declared at '/home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/syn/vhdl/myproject_mux_164_16_1_1.vhd:10' bound to instance 'myproject_mux_164_16_1_1_U21' of component 'myproject_mux_164_16_1_1' [/home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/syn/vhdl/pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_config4_s.vhd:883]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 16 - type: integer 
	Parameter din2_WIDTH bound to: 16 - type: integer 
	Parameter din3_WIDTH bound to: 16 - type: integer 
	Parameter din4_WIDTH bound to: 16 - type: integer 
	Parameter din5_WIDTH bound to: 16 - type: integer 
	Parameter din6_WIDTH bound to: 16 - type: integer 
	Parameter din7_WIDTH bound to: 16 - type: integer 
	Parameter din8_WIDTH bound to: 16 - type: integer 
	Parameter din9_WIDTH bound to: 16 - type: integer 
	Parameter din10_WIDTH bound to: 16 - type: integer 
	Parameter din11_WIDTH bound to: 16 - type: integer 
	Parameter din12_WIDTH bound to: 16 - type: integer 
	Parameter din13_WIDTH bound to: 16 - type: integer 
	Parameter din14_WIDTH bound to: 16 - type: integer 
	Parameter din15_WIDTH bound to: 16 - type: integer 
	Parameter din16_WIDTH bound to: 4 - type: integer 
	Parameter dout_WIDTH bound to: 16 - type: integer 
INFO: [Synth 8-3491] module 'myproject_mux_164_16_1_1' declared at '/home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/syn/vhdl/myproject_mux_164_16_1_1.vhd:10' bound to instance 'myproject_mux_164_16_1_1_U22' of component 'myproject_mux_164_16_1_1' [/home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/syn/vhdl/pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_config4_s.vhd:925]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 16 - type: integer 
	Parameter din2_WIDTH bound to: 16 - type: integer 
	Parameter din3_WIDTH bound to: 16 - type: integer 
	Parameter din4_WIDTH bound to: 16 - type: integer 
	Parameter din5_WIDTH bound to: 16 - type: integer 
	Parameter din6_WIDTH bound to: 16 - type: integer 
	Parameter din7_WIDTH bound to: 16 - type: integer 
	Parameter din8_WIDTH bound to: 16 - type: integer 
	Parameter din9_WIDTH bound to: 16 - type: integer 
	Parameter din10_WIDTH bound to: 16 - type: integer 
	Parameter din11_WIDTH bound to: 16 - type: integer 
	Parameter din12_WIDTH bound to: 16 - type: integer 
	Parameter din13_WIDTH bound to: 16 - type: integer 
	Parameter din14_WIDTH bound to: 16 - type: integer 
	Parameter din15_WIDTH bound to: 16 - type: integer 
	Parameter din16_WIDTH bound to: 4 - type: integer 
	Parameter dout_WIDTH bound to: 16 - type: integer 
INFO: [Synth 8-3491] module 'myproject_mux_164_16_1_1' declared at '/home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/syn/vhdl/myproject_mux_164_16_1_1.vhd:10' bound to instance 'myproject_mux_164_16_1_1_U23' of component 'myproject_mux_164_16_1_1' [/home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/syn/vhdl/pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_config4_s.vhd:967]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 16 - type: integer 
	Parameter din2_WIDTH bound to: 16 - type: integer 
	Parameter din3_WIDTH bound to: 16 - type: integer 
	Parameter din4_WIDTH bound to: 16 - type: integer 
	Parameter din5_WIDTH bound to: 16 - type: integer 
	Parameter din6_WIDTH bound to: 16 - type: integer 
	Parameter din7_WIDTH bound to: 16 - type: integer 
	Parameter din8_WIDTH bound to: 16 - type: integer 
	Parameter din9_WIDTH bound to: 16 - type: integer 
	Parameter din10_WIDTH bound to: 16 - type: integer 
	Parameter din11_WIDTH bound to: 16 - type: integer 
	Parameter din12_WIDTH bound to: 16 - type: integer 
	Parameter din13_WIDTH bound to: 16 - type: integer 
	Parameter din14_WIDTH bound to: 16 - type: integer 
	Parameter din15_WIDTH bound to: 16 - type: integer 
	Parameter din16_WIDTH bound to: 4 - type: integer 
	Parameter dout_WIDTH bound to: 16 - type: integer 
INFO: [Synth 8-3491] module 'myproject_mux_164_16_1_1' declared at '/home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/syn/vhdl/myproject_mux_164_16_1_1.vhd:10' bound to instance 'myproject_mux_164_16_1_1_U24' of component 'myproject_mux_164_16_1_1' [/home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/syn/vhdl/pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_config4_s.vhd:1009]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 16 - type: integer 
	Parameter din2_WIDTH bound to: 16 - type: integer 
	Parameter din3_WIDTH bound to: 16 - type: integer 
	Parameter din4_WIDTH bound to: 16 - type: integer 
	Parameter din5_WIDTH bound to: 16 - type: integer 
	Parameter din6_WIDTH bound to: 16 - type: integer 
	Parameter din7_WIDTH bound to: 16 - type: integer 
	Parameter din8_WIDTH bound to: 16 - type: integer 
	Parameter din9_WIDTH bound to: 16 - type: integer 
	Parameter din10_WIDTH bound to: 16 - type: integer 
	Parameter din11_WIDTH bound to: 16 - type: integer 
	Parameter din12_WIDTH bound to: 16 - type: integer 
	Parameter din13_WIDTH bound to: 16 - type: integer 
	Parameter din14_WIDTH bound to: 16 - type: integer 
	Parameter din15_WIDTH bound to: 16 - type: integer 
	Parameter din16_WIDTH bound to: 4 - type: integer 
	Parameter dout_WIDTH bound to: 16 - type: integer 
INFO: [Synth 8-3491] module 'myproject_mux_164_16_1_1' declared at '/home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/syn/vhdl/myproject_mux_164_16_1_1.vhd:10' bound to instance 'myproject_mux_164_16_1_1_U25' of component 'myproject_mux_164_16_1_1' [/home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/syn/vhdl/pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_config4_s.vhd:1051]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 16 - type: integer 
	Parameter din2_WIDTH bound to: 16 - type: integer 
	Parameter din3_WIDTH bound to: 16 - type: integer 
	Parameter din4_WIDTH bound to: 16 - type: integer 
	Parameter din5_WIDTH bound to: 16 - type: integer 
	Parameter din6_WIDTH bound to: 16 - type: integer 
	Parameter din7_WIDTH bound to: 16 - type: integer 
	Parameter din8_WIDTH bound to: 16 - type: integer 
	Parameter din9_WIDTH bound to: 16 - type: integer 
	Parameter din10_WIDTH bound to: 16 - type: integer 
	Parameter din11_WIDTH bound to: 16 - type: integer 
	Parameter din12_WIDTH bound to: 16 - type: integer 
	Parameter din13_WIDTH bound to: 16 - type: integer 
	Parameter din14_WIDTH bound to: 16 - type: integer 
	Parameter din15_WIDTH bound to: 16 - type: integer 
	Parameter din16_WIDTH bound to: 4 - type: integer 
	Parameter dout_WIDTH bound to: 16 - type: integer 
INFO: [Synth 8-3491] module 'myproject_mux_164_16_1_1' declared at '/home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/syn/vhdl/myproject_mux_164_16_1_1.vhd:10' bound to instance 'myproject_mux_164_16_1_1_U26' of component 'myproject_mux_164_16_1_1' [/home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/syn/vhdl/pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_config4_s.vhd:1093]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 16 - type: integer 
	Parameter din2_WIDTH bound to: 16 - type: integer 
	Parameter din3_WIDTH bound to: 16 - type: integer 
	Parameter din4_WIDTH bound to: 16 - type: integer 
	Parameter din5_WIDTH bound to: 16 - type: integer 
	Parameter din6_WIDTH bound to: 16 - type: integer 
	Parameter din7_WIDTH bound to: 16 - type: integer 
	Parameter din8_WIDTH bound to: 16 - type: integer 
	Parameter din9_WIDTH bound to: 16 - type: integer 
	Parameter din10_WIDTH bound to: 16 - type: integer 
	Parameter din11_WIDTH bound to: 16 - type: integer 
	Parameter din12_WIDTH bound to: 16 - type: integer 
	Parameter din13_WIDTH bound to: 16 - type: integer 
	Parameter din14_WIDTH bound to: 16 - type: integer 
	Parameter din15_WIDTH bound to: 16 - type: integer 
	Parameter din16_WIDTH bound to: 4 - type: integer 
	Parameter dout_WIDTH bound to: 16 - type: integer 
INFO: [Synth 8-3491] module 'myproject_mux_164_16_1_1' declared at '/home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/syn/vhdl/myproject_mux_164_16_1_1.vhd:10' bound to instance 'myproject_mux_164_16_1_1_U27' of component 'myproject_mux_164_16_1_1' [/home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/syn/vhdl/pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_config4_s.vhd:1135]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 16 - type: integer 
	Parameter din2_WIDTH bound to: 16 - type: integer 
	Parameter din3_WIDTH bound to: 16 - type: integer 
	Parameter din4_WIDTH bound to: 16 - type: integer 
	Parameter din5_WIDTH bound to: 16 - type: integer 
	Parameter din6_WIDTH bound to: 16 - type: integer 
	Parameter din7_WIDTH bound to: 16 - type: integer 
	Parameter din8_WIDTH bound to: 16 - type: integer 
	Parameter din9_WIDTH bound to: 16 - type: integer 
	Parameter din10_WIDTH bound to: 16 - type: integer 
	Parameter din11_WIDTH bound to: 16 - type: integer 
	Parameter din12_WIDTH bound to: 16 - type: integer 
	Parameter din13_WIDTH bound to: 16 - type: integer 
	Parameter din14_WIDTH bound to: 16 - type: integer 
	Parameter din15_WIDTH bound to: 16 - type: integer 
	Parameter din16_WIDTH bound to: 4 - type: integer 
	Parameter dout_WIDTH bound to: 16 - type: integer 
INFO: [Synth 8-3491] module 'myproject_mux_164_16_1_1' declared at '/home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/syn/vhdl/myproject_mux_164_16_1_1.vhd:10' bound to instance 'myproject_mux_164_16_1_1_U28' of component 'myproject_mux_164_16_1_1' [/home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/syn/vhdl/pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_config4_s.vhd:1177]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 16 - type: integer 
	Parameter din2_WIDTH bound to: 16 - type: integer 
	Parameter din3_WIDTH bound to: 16 - type: integer 
	Parameter din4_WIDTH bound to: 16 - type: integer 
	Parameter din5_WIDTH bound to: 16 - type: integer 
	Parameter din6_WIDTH bound to: 16 - type: integer 
	Parameter din7_WIDTH bound to: 16 - type: integer 
	Parameter din8_WIDTH bound to: 16 - type: integer 
	Parameter din9_WIDTH bound to: 16 - type: integer 
	Parameter din10_WIDTH bound to: 16 - type: integer 
	Parameter din11_WIDTH bound to: 16 - type: integer 
	Parameter din12_WIDTH bound to: 16 - type: integer 
	Parameter din13_WIDTH bound to: 16 - type: integer 
	Parameter din14_WIDTH bound to: 16 - type: integer 
	Parameter din15_WIDTH bound to: 16 - type: integer 
	Parameter din16_WIDTH bound to: 4 - type: integer 
	Parameter dout_WIDTH bound to: 16 - type: integer 
INFO: [Synth 8-3491] module 'myproject_mux_164_16_1_1' declared at '/home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/syn/vhdl/myproject_mux_164_16_1_1.vhd:10' bound to instance 'myproject_mux_164_16_1_1_U29' of component 'myproject_mux_164_16_1_1' [/home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/syn/vhdl/pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_config4_s.vhd:1219]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 16 - type: integer 
	Parameter din2_WIDTH bound to: 16 - type: integer 
	Parameter din3_WIDTH bound to: 16 - type: integer 
	Parameter din4_WIDTH bound to: 16 - type: integer 
	Parameter din5_WIDTH bound to: 16 - type: integer 
	Parameter din6_WIDTH bound to: 16 - type: integer 
	Parameter din7_WIDTH bound to: 16 - type: integer 
	Parameter din8_WIDTH bound to: 16 - type: integer 
	Parameter din9_WIDTH bound to: 16 - type: integer 
	Parameter din10_WIDTH bound to: 16 - type: integer 
	Parameter din11_WIDTH bound to: 16 - type: integer 
	Parameter din12_WIDTH bound to: 16 - type: integer 
	Parameter din13_WIDTH bound to: 16 - type: integer 
	Parameter din14_WIDTH bound to: 16 - type: integer 
	Parameter din15_WIDTH bound to: 16 - type: integer 
	Parameter din16_WIDTH bound to: 4 - type: integer 
	Parameter dout_WIDTH bound to: 16 - type: integer 
INFO: [Synth 8-3491] module 'myproject_mux_164_16_1_1' declared at '/home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/syn/vhdl/myproject_mux_164_16_1_1.vhd:10' bound to instance 'myproject_mux_164_16_1_1_U30' of component 'myproject_mux_164_16_1_1' [/home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/syn/vhdl/pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_config4_s.vhd:1261]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 16 - type: integer 
	Parameter din2_WIDTH bound to: 16 - type: integer 
	Parameter din3_WIDTH bound to: 16 - type: integer 
	Parameter din4_WIDTH bound to: 16 - type: integer 
	Parameter din5_WIDTH bound to: 16 - type: integer 
	Parameter din6_WIDTH bound to: 16 - type: integer 
	Parameter din7_WIDTH bound to: 16 - type: integer 
	Parameter din8_WIDTH bound to: 16 - type: integer 
	Parameter din9_WIDTH bound to: 16 - type: integer 
	Parameter din10_WIDTH bound to: 16 - type: integer 
	Parameter din11_WIDTH bound to: 16 - type: integer 
	Parameter din12_WIDTH bound to: 16 - type: integer 
	Parameter din13_WIDTH bound to: 16 - type: integer 
	Parameter din14_WIDTH bound to: 16 - type: integer 
	Parameter din15_WIDTH bound to: 16 - type: integer 
	Parameter din16_WIDTH bound to: 4 - type: integer 
	Parameter dout_WIDTH bound to: 16 - type: integer 
INFO: [Synth 8-3491] module 'myproject_mux_164_16_1_1' declared at '/home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/syn/vhdl/myproject_mux_164_16_1_1.vhd:10' bound to instance 'myproject_mux_164_16_1_1_U31' of component 'myproject_mux_164_16_1_1' [/home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/syn/vhdl/pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_config4_s.vhd:1303]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 16 - type: integer 
	Parameter din2_WIDTH bound to: 16 - type: integer 
	Parameter din3_WIDTH bound to: 16 - type: integer 
	Parameter din4_WIDTH bound to: 16 - type: integer 
	Parameter din5_WIDTH bound to: 16 - type: integer 
	Parameter din6_WIDTH bound to: 16 - type: integer 
	Parameter din7_WIDTH bound to: 16 - type: integer 
	Parameter din8_WIDTH bound to: 16 - type: integer 
	Parameter din9_WIDTH bound to: 16 - type: integer 
	Parameter din10_WIDTH bound to: 16 - type: integer 
	Parameter din11_WIDTH bound to: 16 - type: integer 
	Parameter din12_WIDTH bound to: 16 - type: integer 
	Parameter din13_WIDTH bound to: 16 - type: integer 
	Parameter din14_WIDTH bound to: 16 - type: integer 
	Parameter din15_WIDTH bound to: 16 - type: integer 
	Parameter din16_WIDTH bound to: 4 - type: integer 
	Parameter dout_WIDTH bound to: 16 - type: integer 
INFO: [Synth 8-3491] module 'myproject_mux_164_16_1_1' declared at '/home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/syn/vhdl/myproject_mux_164_16_1_1.vhd:10' bound to instance 'myproject_mux_164_16_1_1_U32' of component 'myproject_mux_164_16_1_1' [/home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/syn/vhdl/pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_config4_s.vhd:1345]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 16 - type: integer 
	Parameter din2_WIDTH bound to: 16 - type: integer 
	Parameter din3_WIDTH bound to: 16 - type: integer 
	Parameter din4_WIDTH bound to: 16 - type: integer 
	Parameter din5_WIDTH bound to: 16 - type: integer 
	Parameter din6_WIDTH bound to: 16 - type: integer 
	Parameter din7_WIDTH bound to: 16 - type: integer 
	Parameter din8_WIDTH bound to: 16 - type: integer 
	Parameter din9_WIDTH bound to: 16 - type: integer 
	Parameter din10_WIDTH bound to: 16 - type: integer 
	Parameter din11_WIDTH bound to: 16 - type: integer 
	Parameter din12_WIDTH bound to: 16 - type: integer 
	Parameter din13_WIDTH bound to: 16 - type: integer 
	Parameter din14_WIDTH bound to: 16 - type: integer 
	Parameter din15_WIDTH bound to: 16 - type: integer 
	Parameter din16_WIDTH bound to: 4 - type: integer 
	Parameter dout_WIDTH bound to: 16 - type: integer 
INFO: [Synth 8-3491] module 'myproject_mux_164_16_1_1' declared at '/home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/syn/vhdl/myproject_mux_164_16_1_1.vhd:10' bound to instance 'myproject_mux_164_16_1_1_U33' of component 'myproject_mux_164_16_1_1' [/home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/syn/vhdl/pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_config4_s.vhd:1387]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 16 - type: integer 
	Parameter din2_WIDTH bound to: 16 - type: integer 
	Parameter din3_WIDTH bound to: 16 - type: integer 
	Parameter din4_WIDTH bound to: 16 - type: integer 
	Parameter din5_WIDTH bound to: 16 - type: integer 
	Parameter din6_WIDTH bound to: 16 - type: integer 
	Parameter din7_WIDTH bound to: 16 - type: integer 
	Parameter din8_WIDTH bound to: 16 - type: integer 
	Parameter din9_WIDTH bound to: 16 - type: integer 
	Parameter din10_WIDTH bound to: 16 - type: integer 
	Parameter din11_WIDTH bound to: 16 - type: integer 
	Parameter din12_WIDTH bound to: 16 - type: integer 
	Parameter din13_WIDTH bound to: 16 - type: integer 
	Parameter din14_WIDTH bound to: 16 - type: integer 
	Parameter din15_WIDTH bound to: 16 - type: integer 
	Parameter din16_WIDTH bound to: 4 - type: integer 
	Parameter dout_WIDTH bound to: 16 - type: integer 
INFO: [Synth 8-3491] module 'myproject_mux_164_16_1_1' declared at '/home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/syn/vhdl/myproject_mux_164_16_1_1.vhd:10' bound to instance 'myproject_mux_164_16_1_1_U34' of component 'myproject_mux_164_16_1_1' [/home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/syn/vhdl/pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_config4_s.vhd:1429]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 16 - type: integer 
	Parameter din2_WIDTH bound to: 16 - type: integer 
	Parameter din3_WIDTH bound to: 16 - type: integer 
	Parameter din4_WIDTH bound to: 16 - type: integer 
	Parameter din5_WIDTH bound to: 16 - type: integer 
	Parameter din6_WIDTH bound to: 16 - type: integer 
	Parameter din7_WIDTH bound to: 16 - type: integer 
	Parameter din8_WIDTH bound to: 16 - type: integer 
	Parameter din9_WIDTH bound to: 16 - type: integer 
	Parameter din10_WIDTH bound to: 16 - type: integer 
	Parameter din11_WIDTH bound to: 16 - type: integer 
	Parameter din12_WIDTH bound to: 16 - type: integer 
	Parameter din13_WIDTH bound to: 16 - type: integer 
	Parameter din14_WIDTH bound to: 16 - type: integer 
	Parameter din15_WIDTH bound to: 16 - type: integer 
	Parameter din16_WIDTH bound to: 4 - type: integer 
	Parameter dout_WIDTH bound to: 16 - type: integer 
INFO: [Synth 8-3491] module 'myproject_mux_164_16_1_1' declared at '/home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/syn/vhdl/myproject_mux_164_16_1_1.vhd:10' bound to instance 'myproject_mux_164_16_1_1_U35' of component 'myproject_mux_164_16_1_1' [/home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/syn/vhdl/pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_config4_s.vhd:1471]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 16 - type: integer 
	Parameter din2_WIDTH bound to: 16 - type: integer 
	Parameter din3_WIDTH bound to: 16 - type: integer 
	Parameter din4_WIDTH bound to: 16 - type: integer 
	Parameter din5_WIDTH bound to: 16 - type: integer 
	Parameter din6_WIDTH bound to: 16 - type: integer 
	Parameter din7_WIDTH bound to: 16 - type: integer 
	Parameter din8_WIDTH bound to: 16 - type: integer 
	Parameter din9_WIDTH bound to: 16 - type: integer 
	Parameter din10_WIDTH bound to: 16 - type: integer 
	Parameter din11_WIDTH bound to: 16 - type: integer 
	Parameter din12_WIDTH bound to: 16 - type: integer 
	Parameter din13_WIDTH bound to: 16 - type: integer 
	Parameter din14_WIDTH bound to: 16 - type: integer 
	Parameter din15_WIDTH bound to: 16 - type: integer 
	Parameter din16_WIDTH bound to: 4 - type: integer 
	Parameter dout_WIDTH bound to: 16 - type: integer 
INFO: [Synth 8-3491] module 'myproject_mux_164_16_1_1' declared at '/home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/syn/vhdl/myproject_mux_164_16_1_1.vhd:10' bound to instance 'myproject_mux_164_16_1_1_U36' of component 'myproject_mux_164_16_1_1' [/home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/syn/vhdl/pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_config4_s.vhd:1513]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 16 - type: integer 
	Parameter din2_WIDTH bound to: 16 - type: integer 
	Parameter din3_WIDTH bound to: 16 - type: integer 
	Parameter din4_WIDTH bound to: 16 - type: integer 
	Parameter din5_WIDTH bound to: 16 - type: integer 
	Parameter din6_WIDTH bound to: 16 - type: integer 
	Parameter din7_WIDTH bound to: 16 - type: integer 
	Parameter din8_WIDTH bound to: 16 - type: integer 
	Parameter din9_WIDTH bound to: 16 - type: integer 
	Parameter din10_WIDTH bound to: 16 - type: integer 
	Parameter din11_WIDTH bound to: 16 - type: integer 
	Parameter din12_WIDTH bound to: 16 - type: integer 
	Parameter din13_WIDTH bound to: 16 - type: integer 
	Parameter din14_WIDTH bound to: 16 - type: integer 
	Parameter din15_WIDTH bound to: 16 - type: integer 
	Parameter din16_WIDTH bound to: 4 - type: integer 
	Parameter dout_WIDTH bound to: 16 - type: integer 
INFO: [Synth 8-3491] module 'myproject_mux_164_16_1_1' declared at '/home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/syn/vhdl/myproject_mux_164_16_1_1.vhd:10' bound to instance 'myproject_mux_164_16_1_1_U37' of component 'myproject_mux_164_16_1_1' [/home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/syn/vhdl/pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_config4_s.vhd:1555]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 16 - type: integer 
	Parameter din2_WIDTH bound to: 16 - type: integer 
	Parameter din3_WIDTH bound to: 16 - type: integer 
	Parameter din4_WIDTH bound to: 16 - type: integer 
	Parameter din5_WIDTH bound to: 16 - type: integer 
	Parameter din6_WIDTH bound to: 16 - type: integer 
	Parameter din7_WIDTH bound to: 16 - type: integer 
	Parameter din8_WIDTH bound to: 16 - type: integer 
	Parameter din9_WIDTH bound to: 16 - type: integer 
	Parameter din10_WIDTH bound to: 16 - type: integer 
	Parameter din11_WIDTH bound to: 16 - type: integer 
	Parameter din12_WIDTH bound to: 16 - type: integer 
	Parameter din13_WIDTH bound to: 16 - type: integer 
	Parameter din14_WIDTH bound to: 16 - type: integer 
	Parameter din15_WIDTH bound to: 16 - type: integer 
	Parameter din16_WIDTH bound to: 4 - type: integer 
	Parameter dout_WIDTH bound to: 16 - type: integer 
INFO: [Synth 8-3491] module 'myproject_mux_164_16_1_1' declared at '/home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/syn/vhdl/myproject_mux_164_16_1_1.vhd:10' bound to instance 'myproject_mux_164_16_1_1_U38' of component 'myproject_mux_164_16_1_1' [/home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/syn/vhdl/pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_config4_s.vhd:1597]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 16 - type: integer 
	Parameter din2_WIDTH bound to: 16 - type: integer 
	Parameter din3_WIDTH bound to: 16 - type: integer 
	Parameter din4_WIDTH bound to: 16 - type: integer 
	Parameter din5_WIDTH bound to: 16 - type: integer 
	Parameter din6_WIDTH bound to: 16 - type: integer 
	Parameter din7_WIDTH bound to: 16 - type: integer 
	Parameter din8_WIDTH bound to: 16 - type: integer 
	Parameter din9_WIDTH bound to: 16 - type: integer 
	Parameter din10_WIDTH bound to: 16 - type: integer 
	Parameter din11_WIDTH bound to: 16 - type: integer 
	Parameter din12_WIDTH bound to: 16 - type: integer 
	Parameter din13_WIDTH bound to: 16 - type: integer 
	Parameter din14_WIDTH bound to: 16 - type: integer 
	Parameter din15_WIDTH bound to: 16 - type: integer 
	Parameter din16_WIDTH bound to: 4 - type: integer 
	Parameter dout_WIDTH bound to: 16 - type: integer 
INFO: [Synth 8-3491] module 'myproject_mux_164_16_1_1' declared at '/home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/syn/vhdl/myproject_mux_164_16_1_1.vhd:10' bound to instance 'myproject_mux_164_16_1_1_U39' of component 'myproject_mux_164_16_1_1' [/home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/syn/vhdl/pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_config4_s.vhd:1639]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 16 - type: integer 
	Parameter din2_WIDTH bound to: 16 - type: integer 
	Parameter din3_WIDTH bound to: 16 - type: integer 
	Parameter din4_WIDTH bound to: 16 - type: integer 
	Parameter din5_WIDTH bound to: 16 - type: integer 
	Parameter din6_WIDTH bound to: 16 - type: integer 
	Parameter din7_WIDTH bound to: 16 - type: integer 
	Parameter din8_WIDTH bound to: 16 - type: integer 
	Parameter din9_WIDTH bound to: 16 - type: integer 
	Parameter din10_WIDTH bound to: 16 - type: integer 
	Parameter din11_WIDTH bound to: 16 - type: integer 
	Parameter din12_WIDTH bound to: 16 - type: integer 
	Parameter din13_WIDTH bound to: 16 - type: integer 
	Parameter din14_WIDTH bound to: 16 - type: integer 
	Parameter din15_WIDTH bound to: 16 - type: integer 
	Parameter din16_WIDTH bound to: 4 - type: integer 
	Parameter dout_WIDTH bound to: 16 - type: integer 
INFO: [Synth 8-3491] module 'myproject_mux_164_16_1_1' declared at '/home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/syn/vhdl/myproject_mux_164_16_1_1.vhd:10' bound to instance 'myproject_mux_164_16_1_1_U40' of component 'myproject_mux_164_16_1_1' [/home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/syn/vhdl/pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_config4_s.vhd:1681]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 16 - type: integer 
	Parameter din2_WIDTH bound to: 16 - type: integer 
	Parameter din3_WIDTH bound to: 16 - type: integer 
	Parameter din4_WIDTH bound to: 16 - type: integer 
	Parameter din5_WIDTH bound to: 16 - type: integer 
	Parameter din6_WIDTH bound to: 16 - type: integer 
	Parameter din7_WIDTH bound to: 16 - type: integer 
	Parameter din8_WIDTH bound to: 16 - type: integer 
	Parameter din9_WIDTH bound to: 16 - type: integer 
	Parameter din10_WIDTH bound to: 16 - type: integer 
	Parameter din11_WIDTH bound to: 16 - type: integer 
	Parameter din12_WIDTH bound to: 16 - type: integer 
	Parameter din13_WIDTH bound to: 16 - type: integer 
	Parameter din14_WIDTH bound to: 16 - type: integer 
	Parameter din15_WIDTH bound to: 16 - type: integer 
	Parameter din16_WIDTH bound to: 4 - type: integer 
	Parameter dout_WIDTH bound to: 16 - type: integer 
INFO: [Synth 8-3491] module 'myproject_mux_164_16_1_1' declared at '/home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/syn/vhdl/myproject_mux_164_16_1_1.vhd:10' bound to instance 'myproject_mux_164_16_1_1_U41' of component 'myproject_mux_164_16_1_1' [/home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/syn/vhdl/pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_config4_s.vhd:1723]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 16 - type: integer 
	Parameter din2_WIDTH bound to: 16 - type: integer 
	Parameter din3_WIDTH bound to: 16 - type: integer 
	Parameter din4_WIDTH bound to: 16 - type: integer 
	Parameter din5_WIDTH bound to: 16 - type: integer 
	Parameter din6_WIDTH bound to: 16 - type: integer 
	Parameter din7_WIDTH bound to: 16 - type: integer 
	Parameter din8_WIDTH bound to: 16 - type: integer 
	Parameter din9_WIDTH bound to: 16 - type: integer 
	Parameter din10_WIDTH bound to: 16 - type: integer 
	Parameter din11_WIDTH bound to: 16 - type: integer 
	Parameter din12_WIDTH bound to: 16 - type: integer 
	Parameter din13_WIDTH bound to: 16 - type: integer 
	Parameter din14_WIDTH bound to: 16 - type: integer 
	Parameter din15_WIDTH bound to: 16 - type: integer 
	Parameter din16_WIDTH bound to: 4 - type: integer 
	Parameter dout_WIDTH bound to: 16 - type: integer 
INFO: [Synth 8-3491] module 'myproject_mux_164_16_1_1' declared at '/home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/syn/vhdl/myproject_mux_164_16_1_1.vhd:10' bound to instance 'myproject_mux_164_16_1_1_U42' of component 'myproject_mux_164_16_1_1' [/home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/syn/vhdl/pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_config4_s.vhd:1765]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 16 - type: integer 
	Parameter din2_WIDTH bound to: 16 - type: integer 
	Parameter din3_WIDTH bound to: 16 - type: integer 
	Parameter din4_WIDTH bound to: 16 - type: integer 
	Parameter din5_WIDTH bound to: 16 - type: integer 
	Parameter din6_WIDTH bound to: 16 - type: integer 
	Parameter din7_WIDTH bound to: 16 - type: integer 
	Parameter din8_WIDTH bound to: 16 - type: integer 
	Parameter din9_WIDTH bound to: 16 - type: integer 
	Parameter din10_WIDTH bound to: 16 - type: integer 
	Parameter din11_WIDTH bound to: 16 - type: integer 
	Parameter din12_WIDTH bound to: 16 - type: integer 
	Parameter din13_WIDTH bound to: 16 - type: integer 
	Parameter din14_WIDTH bound to: 16 - type: integer 
	Parameter din15_WIDTH bound to: 16 - type: integer 
	Parameter din16_WIDTH bound to: 4 - type: integer 
	Parameter dout_WIDTH bound to: 16 - type: integer 
INFO: [Synth 8-3491] module 'myproject_mux_164_16_1_1' declared at '/home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/syn/vhdl/myproject_mux_164_16_1_1.vhd:10' bound to instance 'myproject_mux_164_16_1_1_U43' of component 'myproject_mux_164_16_1_1' [/home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/syn/vhdl/pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_config4_s.vhd:1807]
INFO: [Synth 8-256] done synthesizing module 'pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_config4_s' (11#1) [/home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/syn/vhdl/pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_config4_s.vhd:51]
INFO: [Synth 8-3491] module 'conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_8u_config5_s' declared at '/home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/syn/vhdl/conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_8u_config5_s.vhd:12' bound to instance 'conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_8u_config5_U0' of component 'conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_8u_config5_s' [/home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/syn/vhdl/myproject.vhd:984]
INFO: [Synth 8-638] synthesizing module 'conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_8u_config5_s' [/home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/syn/vhdl/conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_8u_config5_s.vhd:63]
	Parameter DataWidth bound to: 16 - type: integer 
	Parameter AddressRange bound to: 6 - type: integer 
	Parameter AddressWidth bound to: 3 - type: integer 
INFO: [Synth 8-3491] module 'conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_8u_config5_s_line_buffpcA' declared at '/home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/syn/vhdl/conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_8u_config5_s_line_buffpcA.vhd:59' bound to instance 'line_buffer_Array_V_1_0_0_U' of component 'conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_8u_config5_s_line_buffpcA' [/home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/syn/vhdl/conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_8u_config5_s.vhd:2648]
INFO: [Synth 8-638] synthesizing module 'conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_8u_config5_s_line_buffpcA' [/home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/syn/vhdl/conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_8u_config5_s_line_buffpcA.vhd:74]
	Parameter DataWidth bound to: 16 - type: integer 
	Parameter AddressWidth bound to: 3 - type: integer 
	Parameter AddressRange bound to: 6 - type: integer 
	Parameter DATA_WIDTH bound to: 16 - type: integer 
	Parameter ADDR_WIDTH bound to: 3 - type: integer 
	Parameter DEPTH bound to: 6 - type: integer 
INFO: [Synth 8-3491] module 'conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_8u_config5_s_line_buffpcA_core' declared at '/home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/syn/vhdl/conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_8u_config5_s_line_buffpcA.vhd:12' bound to instance 'conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_8u_config5_s_line_buffpcA_core_U' of component 'conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_8u_config5_s_line_buffpcA_core' [/home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/syn/vhdl/conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_8u_config5_s_line_buffpcA.vhd:90]
INFO: [Synth 8-638] synthesizing module 'conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_8u_config5_s_line_buffpcA_core' [/home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/syn/vhdl/conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_8u_config5_s_line_buffpcA.vhd:29]
	Parameter DATA_WIDTH bound to: 16 - type: integer 
	Parameter ADDR_WIDTH bound to: 3 - type: integer 
	Parameter DEPTH bound to: 6 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_8u_config5_s_line_buffpcA_core' (12#1) [/home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/syn/vhdl/conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_8u_config5_s_line_buffpcA.vhd:29]
INFO: [Synth 8-256] done synthesizing module 'conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_8u_config5_s_line_buffpcA' (13#1) [/home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/syn/vhdl/conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_8u_config5_s_line_buffpcA.vhd:74]
	Parameter DataWidth bound to: 16 - type: integer 
	Parameter AddressRange bound to: 6 - type: integer 
	Parameter AddressWidth bound to: 3 - type: integer 
INFO: [Synth 8-3491] module 'conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_8u_config5_s_line_buffpcA' declared at '/home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/syn/vhdl/conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_8u_config5_s_line_buffpcA.vhd:59' bound to instance 'line_buffer_Array_V_1_0_1_U' of component 'conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_8u_config5_s_line_buffpcA' [/home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/syn/vhdl/conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_8u_config5_s.vhd:2662]
	Parameter DataWidth bound to: 16 - type: integer 
	Parameter AddressRange bound to: 6 - type: integer 
	Parameter AddressWidth bound to: 3 - type: integer 
INFO: [Synth 8-3491] module 'conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_8u_config5_s_line_buffpcA' declared at '/home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/syn/vhdl/conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_8u_config5_s_line_buffpcA.vhd:59' bound to instance 'line_buffer_Array_V_1_0_2_U' of component 'conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_8u_config5_s_line_buffpcA' [/home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/syn/vhdl/conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_8u_config5_s.vhd:2676]
	Parameter DataWidth bound to: 16 - type: integer 
	Parameter AddressRange bound to: 6 - type: integer 
	Parameter AddressWidth bound to: 3 - type: integer 
INFO: [Synth 8-3491] module 'conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_8u_config5_s_line_buffpcA' declared at '/home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/syn/vhdl/conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_8u_config5_s_line_buffpcA.vhd:59' bound to instance 'line_buffer_Array_V_1_0_3_U' of component 'conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_8u_config5_s_line_buffpcA' [/home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/syn/vhdl/conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_8u_config5_s.vhd:2690]
	Parameter DataWidth bound to: 16 - type: integer 
	Parameter AddressRange bound to: 6 - type: integer 
	Parameter AddressWidth bound to: 3 - type: integer 
INFO: [Synth 8-3491] module 'conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_8u_config5_s_line_buffpcA' declared at '/home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/syn/vhdl/conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_8u_config5_s_line_buffpcA.vhd:59' bound to instance 'line_buffer_Array_V_1_1_0_U' of component 'conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_8u_config5_s_line_buffpcA' [/home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/syn/vhdl/conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_8u_config5_s.vhd:2704]
	Parameter DataWidth bound to: 16 - type: integer 
	Parameter AddressRange bound to: 6 - type: integer 
	Parameter AddressWidth bound to: 3 - type: integer 
INFO: [Synth 8-3491] module 'conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_8u_config5_s_line_buffpcA' declared at '/home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/syn/vhdl/conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_8u_config5_s_line_buffpcA.vhd:59' bound to instance 'line_buffer_Array_V_1_1_1_U' of component 'conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_8u_config5_s_line_buffpcA' [/home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/syn/vhdl/conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_8u_config5_s.vhd:2718]
	Parameter DataWidth bound to: 16 - type: integer 
	Parameter AddressRange bound to: 6 - type: integer 
	Parameter AddressWidth bound to: 3 - type: integer 
INFO: [Synth 8-3491] module 'conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_8u_config5_s_line_buffpcA' declared at '/home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/syn/vhdl/conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_8u_config5_s_line_buffpcA.vhd:59' bound to instance 'line_buffer_Array_V_1_1_2_U' of component 'conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_8u_config5_s_line_buffpcA' [/home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/syn/vhdl/conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_8u_config5_s.vhd:2732]
	Parameter DataWidth bound to: 16 - type: integer 
	Parameter AddressRange bound to: 6 - type: integer 
	Parameter AddressWidth bound to: 3 - type: integer 
INFO: [Synth 8-3491] module 'conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_8u_config5_s_line_buffpcA' declared at '/home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/syn/vhdl/conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_8u_config5_s_line_buffpcA.vhd:59' bound to instance 'line_buffer_Array_V_1_1_3_U' of component 'conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_8u_config5_s_line_buffpcA' [/home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/syn/vhdl/conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_8u_config5_s.vhd:2746]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 16 - type: integer 
	Parameter din2_WIDTH bound to: 16 - type: integer 
	Parameter din3_WIDTH bound to: 16 - type: integer 
	Parameter din4_WIDTH bound to: 2 - type: integer 
	Parameter dout_WIDTH bound to: 16 - type: integer 
INFO: [Synth 8-3491] module 'myproject_mux_42_16_1_1' declared at '/home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/syn/vhdl/myproject_mux_42_16_1_1.vhd:10' bound to instance 'myproject_mux_42_16_1_1_U55' of component 'myproject_mux_42_16_1_1' [/home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/syn/vhdl/conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_8u_config5_s.vhd:2760]
INFO: [Synth 8-638] synthesizing module 'myproject_mux_42_16_1_1' [/home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/syn/vhdl/myproject_mux_42_16_1_1.vhd:29]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 16 - type: integer 
	Parameter din2_WIDTH bound to: 16 - type: integer 
	Parameter din3_WIDTH bound to: 16 - type: integer 
	Parameter din4_WIDTH bound to: 2 - type: integer 
	Parameter dout_WIDTH bound to: 16 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'myproject_mux_42_16_1_1' (14#1) [/home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/syn/vhdl/myproject_mux_42_16_1_1.vhd:29]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 16 - type: integer 
	Parameter din2_WIDTH bound to: 16 - type: integer 
	Parameter din3_WIDTH bound to: 16 - type: integer 
	Parameter din4_WIDTH bound to: 2 - type: integer 
	Parameter dout_WIDTH bound to: 16 - type: integer 
INFO: [Synth 8-3491] module 'myproject_mux_42_16_1_1' declared at '/home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/syn/vhdl/myproject_mux_42_16_1_1.vhd:10' bound to instance 'myproject_mux_42_16_1_1_U56' of component 'myproject_mux_42_16_1_1' [/home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/syn/vhdl/conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_8u_config5_s.vhd:2778]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 16 - type: integer 
	Parameter din2_WIDTH bound to: 16 - type: integer 
	Parameter din3_WIDTH bound to: 16 - type: integer 
	Parameter din4_WIDTH bound to: 2 - type: integer 
	Parameter dout_WIDTH bound to: 16 - type: integer 
INFO: [Synth 8-3491] module 'myproject_mux_42_16_1_1' declared at '/home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/syn/vhdl/myproject_mux_42_16_1_1.vhd:10' bound to instance 'myproject_mux_42_16_1_1_U57' of component 'myproject_mux_42_16_1_1' [/home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/syn/vhdl/conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_8u_config5_s.vhd:2796]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 16 - type: integer 
	Parameter din2_WIDTH bound to: 16 - type: integer 
	Parameter din3_WIDTH bound to: 16 - type: integer 
	Parameter din4_WIDTH bound to: 2 - type: integer 
	Parameter dout_WIDTH bound to: 16 - type: integer 
INFO: [Synth 8-3491] module 'myproject_mux_42_16_1_1' declared at '/home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/syn/vhdl/myproject_mux_42_16_1_1.vhd:10' bound to instance 'myproject_mux_42_16_1_1_U58' of component 'myproject_mux_42_16_1_1' [/home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/syn/vhdl/conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_8u_config5_s.vhd:2814]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 7 - type: integer 
	Parameter dout_WIDTH bound to: 23 - type: integer 
INFO: [Synth 8-3491] module 'myproject_mul_mul_16s_7s_23_1_1' declared at '/home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/syn/vhdl/myproject_mul_mul_16s_7s_23_1_1.vhd:31' bound to instance 'myproject_mul_mul_16s_7s_23_1_1_U59' of component 'myproject_mul_mul_16s_7s_23_1_1' [/home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/syn/vhdl/conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_8u_config5_s.vhd:2832]
INFO: [Synth 8-638] synthesizing module 'myproject_mul_mul_16s_7s_23_1_1' [/home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/syn/vhdl/myproject_mul_mul_16s_7s_23_1_1.vhd:44]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 7 - type: integer 
	Parameter dout_WIDTH bound to: 23 - type: integer 
INFO: [Synth 8-3491] module 'myproject_mul_mul_16s_7s_23_1_1_DSP48_0' declared at '/home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/syn/vhdl/myproject_mul_mul_16s_7s_23_1_1.vhd:6' bound to instance 'myproject_mul_mul_16s_7s_23_1_1_DSP48_0_U' of component 'myproject_mul_mul_16s_7s_23_1_1_DSP48_0' [/home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/syn/vhdl/myproject_mul_mul_16s_7s_23_1_1.vhd:55]
INFO: [Synth 8-638] synthesizing module 'myproject_mul_mul_16s_7s_23_1_1_DSP48_0' [/home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/syn/vhdl/myproject_mul_mul_16s_7s_23_1_1.vhd:14]
INFO: [Synth 8-256] done synthesizing module 'myproject_mul_mul_16s_7s_23_1_1_DSP48_0' (15#1) [/home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/syn/vhdl/myproject_mul_mul_16s_7s_23_1_1.vhd:14]
INFO: [Synth 8-256] done synthesizing module 'myproject_mul_mul_16s_7s_23_1_1' (16#1) [/home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/syn/vhdl/myproject_mul_mul_16s_7s_23_1_1.vhd:44]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 8 - type: integer 
	Parameter dout_WIDTH bound to: 24 - type: integer 
INFO: [Synth 8-3491] module 'myproject_mul_mul_16s_8s_24_1_1' declared at '/home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/syn/vhdl/myproject_mul_mul_16s_8s_24_1_1.vhd:31' bound to instance 'myproject_mul_mul_16s_8s_24_1_1_U60' of component 'myproject_mul_mul_16s_8s_24_1_1' [/home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/syn/vhdl/conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_8u_config5_s.vhd:2844]
INFO: [Synth 8-638] synthesizing module 'myproject_mul_mul_16s_8s_24_1_1' [/home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/syn/vhdl/myproject_mul_mul_16s_8s_24_1_1.vhd:44]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 8 - type: integer 
	Parameter dout_WIDTH bound to: 24 - type: integer 
INFO: [Synth 8-3491] module 'myproject_mul_mul_16s_8s_24_1_1_DSP48_1' declared at '/home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/syn/vhdl/myproject_mul_mul_16s_8s_24_1_1.vhd:6' bound to instance 'myproject_mul_mul_16s_8s_24_1_1_DSP48_1_U' of component 'myproject_mul_mul_16s_8s_24_1_1_DSP48_1' [/home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/syn/vhdl/myproject_mul_mul_16s_8s_24_1_1.vhd:55]
INFO: [Synth 8-638] synthesizing module 'myproject_mul_mul_16s_8s_24_1_1_DSP48_1' [/home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/syn/vhdl/myproject_mul_mul_16s_8s_24_1_1.vhd:14]
INFO: [Synth 8-256] done synthesizing module 'myproject_mul_mul_16s_8s_24_1_1_DSP48_1' (17#1) [/home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/syn/vhdl/myproject_mul_mul_16s_8s_24_1_1.vhd:14]
INFO: [Synth 8-256] done synthesizing module 'myproject_mul_mul_16s_8s_24_1_1' (18#1) [/home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/syn/vhdl/myproject_mul_mul_16s_8s_24_1_1.vhd:44]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 10 - type: integer 
	Parameter dout_WIDTH bound to: 26 - type: integer 
INFO: [Synth 8-3491] module 'myproject_mul_mul_16s_10s_26_1_1' declared at '/home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/syn/vhdl/myproject_mul_mul_16s_10s_26_1_1.vhd:31' bound to instance 'myproject_mul_mul_16s_10s_26_1_1_U61' of component 'myproject_mul_mul_16s_10s_26_1_1' [/home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/syn/vhdl/conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_8u_config5_s.vhd:2856]
INFO: [Synth 8-638] synthesizing module 'myproject_mul_mul_16s_10s_26_1_1' [/home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/syn/vhdl/myproject_mul_mul_16s_10s_26_1_1.vhd:44]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 10 - type: integer 
	Parameter dout_WIDTH bound to: 26 - type: integer 
INFO: [Synth 8-3491] module 'myproject_mul_mul_16s_10s_26_1_1_DSP48_2' declared at '/home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/syn/vhdl/myproject_mul_mul_16s_10s_26_1_1.vhd:6' bound to instance 'myproject_mul_mul_16s_10s_26_1_1_DSP48_2_U' of component 'myproject_mul_mul_16s_10s_26_1_1_DSP48_2' [/home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/syn/vhdl/myproject_mul_mul_16s_10s_26_1_1.vhd:55]
INFO: [Synth 8-638] synthesizing module 'myproject_mul_mul_16s_10s_26_1_1_DSP48_2' [/home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/syn/vhdl/myproject_mul_mul_16s_10s_26_1_1.vhd:14]
INFO: [Synth 8-256] done synthesizing module 'myproject_mul_mul_16s_10s_26_1_1_DSP48_2' (19#1) [/home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/syn/vhdl/myproject_mul_mul_16s_10s_26_1_1.vhd:14]
INFO: [Synth 8-256] done synthesizing module 'myproject_mul_mul_16s_10s_26_1_1' (20#1) [/home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/syn/vhdl/myproject_mul_mul_16s_10s_26_1_1.vhd:44]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 10 - type: integer 
	Parameter dout_WIDTH bound to: 26 - type: integer 
INFO: [Synth 8-3491] module 'myproject_mul_mul_16s_10s_26_1_1' declared at '/home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/syn/vhdl/myproject_mul_mul_16s_10s_26_1_1.vhd:31' bound to instance 'myproject_mul_mul_16s_10s_26_1_1_U62' of component 'myproject_mul_mul_16s_10s_26_1_1' [/home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/syn/vhdl/conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_8u_config5_s.vhd:2868]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 9 - type: integer 
	Parameter dout_WIDTH bound to: 25 - type: integer 
INFO: [Synth 8-3491] module 'myproject_mul_mul_16s_9ns_25_1_1' declared at '/home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/syn/vhdl/myproject_mul_mul_16s_9ns_25_1_1.vhd:31' bound to instance 'myproject_mul_mul_16s_9ns_25_1_1_U63' of component 'myproject_mul_mul_16s_9ns_25_1_1' [/home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/syn/vhdl/conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_8u_config5_s.vhd:2880]
INFO: [Synth 8-638] synthesizing module 'myproject_mul_mul_16s_9ns_25_1_1' [/home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/syn/vhdl/myproject_mul_mul_16s_9ns_25_1_1.vhd:44]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 9 - type: integer 
	Parameter dout_WIDTH bound to: 25 - type: integer 
INFO: [Synth 8-3491] module 'myproject_mul_mul_16s_9ns_25_1_1_DSP48_3' declared at '/home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/syn/vhdl/myproject_mul_mul_16s_9ns_25_1_1.vhd:6' bound to instance 'myproject_mul_mul_16s_9ns_25_1_1_DSP48_3_U' of component 'myproject_mul_mul_16s_9ns_25_1_1_DSP48_3' [/home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/syn/vhdl/myproject_mul_mul_16s_9ns_25_1_1.vhd:55]
INFO: [Synth 8-638] synthesizing module 'myproject_mul_mul_16s_9ns_25_1_1_DSP48_3' [/home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/syn/vhdl/myproject_mul_mul_16s_9ns_25_1_1.vhd:14]
INFO: [Synth 8-256] done synthesizing module 'myproject_mul_mul_16s_9ns_25_1_1_DSP48_3' (21#1) [/home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/syn/vhdl/myproject_mul_mul_16s_9ns_25_1_1.vhd:14]
INFO: [Synth 8-256] done synthesizing module 'myproject_mul_mul_16s_9ns_25_1_1' (22#1) [/home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/syn/vhdl/myproject_mul_mul_16s_9ns_25_1_1.vhd:44]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 7 - type: integer 
	Parameter dout_WIDTH bound to: 23 - type: integer 
INFO: [Synth 8-3491] module 'myproject_mul_mul_16s_7s_23_1_1' declared at '/home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/syn/vhdl/myproject_mul_mul_16s_7s_23_1_1.vhd:31' bound to instance 'myproject_mul_mul_16s_7s_23_1_1_U64' of component 'myproject_mul_mul_16s_7s_23_1_1' [/home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/syn/vhdl/conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_8u_config5_s.vhd:2892]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 10 - type: integer 
	Parameter dout_WIDTH bound to: 26 - type: integer 
INFO: [Synth 8-3491] module 'myproject_mul_mul_16s_10s_26_1_1' declared at '/home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/syn/vhdl/myproject_mul_mul_16s_10s_26_1_1.vhd:31' bound to instance 'myproject_mul_mul_16s_10s_26_1_1_U65' of component 'myproject_mul_mul_16s_10s_26_1_1' [/home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/syn/vhdl/conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_8u_config5_s.vhd:2904]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 10 - type: integer 
	Parameter dout_WIDTH bound to: 26 - type: integer 
INFO: [Synth 8-3491] module 'myproject_mul_mul_16s_10s_26_1_1' declared at '/home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/syn/vhdl/myproject_mul_mul_16s_10s_26_1_1.vhd:31' bound to instance 'myproject_mul_mul_16s_10s_26_1_1_U66' of component 'myproject_mul_mul_16s_10s_26_1_1' [/home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/syn/vhdl/conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_8u_config5_s.vhd:2916]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 8 - type: integer 
	Parameter dout_WIDTH bound to: 24 - type: integer 
INFO: [Synth 8-3491] module 'myproject_mul_mul_16s_8ns_24_1_1' declared at '/home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/syn/vhdl/myproject_mul_mul_16s_8ns_24_1_1.vhd:31' bound to instance 'myproject_mul_mul_16s_8ns_24_1_1_U67' of component 'myproject_mul_mul_16s_8ns_24_1_1' [/home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/syn/vhdl/conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_8u_config5_s.vhd:2928]
INFO: [Synth 8-638] synthesizing module 'myproject_mul_mul_16s_8ns_24_1_1' [/home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/syn/vhdl/myproject_mul_mul_16s_8ns_24_1_1.vhd:44]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 8 - type: integer 
	Parameter dout_WIDTH bound to: 24 - type: integer 
INFO: [Synth 8-3491] module 'myproject_mul_mul_16s_8ns_24_1_1_DSP48_4' declared at '/home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/syn/vhdl/myproject_mul_mul_16s_8ns_24_1_1.vhd:6' bound to instance 'myproject_mul_mul_16s_8ns_24_1_1_DSP48_4_U' of component 'myproject_mul_mul_16s_8ns_24_1_1_DSP48_4' [/home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/syn/vhdl/myproject_mul_mul_16s_8ns_24_1_1.vhd:55]
INFO: [Synth 8-638] synthesizing module 'myproject_mul_mul_16s_8ns_24_1_1_DSP48_4' [/home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/syn/vhdl/myproject_mul_mul_16s_8ns_24_1_1.vhd:14]
INFO: [Synth 8-256] done synthesizing module 'myproject_mul_mul_16s_8ns_24_1_1_DSP48_4' (23#1) [/home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/syn/vhdl/myproject_mul_mul_16s_8ns_24_1_1.vhd:14]
INFO: [Synth 8-256] done synthesizing module 'myproject_mul_mul_16s_8ns_24_1_1' (24#1) [/home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/syn/vhdl/myproject_mul_mul_16s_8ns_24_1_1.vhd:44]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 8 - type: integer 
	Parameter dout_WIDTH bound to: 24 - type: integer 
INFO: [Synth 8-3491] module 'myproject_mul_mul_16s_8ns_24_1_1' declared at '/home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/syn/vhdl/myproject_mul_mul_16s_8ns_24_1_1.vhd:31' bound to instance 'myproject_mul_mul_16s_8ns_24_1_1_U68' of component 'myproject_mul_mul_16s_8ns_24_1_1' [/home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/syn/vhdl/conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_8u_config5_s.vhd:2940]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 10 - type: integer 
	Parameter dout_WIDTH bound to: 26 - type: integer 
INFO: [Synth 8-3491] module 'myproject_mul_mul_16s_10s_26_1_1' declared at '/home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/syn/vhdl/myproject_mul_mul_16s_10s_26_1_1.vhd:31' bound to instance 'myproject_mul_mul_16s_10s_26_1_1_U69' of component 'myproject_mul_mul_16s_10s_26_1_1' [/home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/syn/vhdl/conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_8u_config5_s.vhd:2952]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 9 - type: integer 
	Parameter dout_WIDTH bound to: 25 - type: integer 
INFO: [Synth 8-3491] module 'myproject_mul_mul_16s_9ns_25_1_1' declared at '/home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/syn/vhdl/myproject_mul_mul_16s_9ns_25_1_1.vhd:31' bound to instance 'myproject_mul_mul_16s_9ns_25_1_1_U70' of component 'myproject_mul_mul_16s_9ns_25_1_1' [/home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/syn/vhdl/conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_8u_config5_s.vhd:2964]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 9 - type: integer 
	Parameter dout_WIDTH bound to: 25 - type: integer 
INFO: [Synth 8-3491] module 'myproject_mul_mul_16s_9ns_25_1_1' declared at '/home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/syn/vhdl/myproject_mul_mul_16s_9ns_25_1_1.vhd:31' bound to instance 'myproject_mul_mul_16s_9ns_25_1_1_U71' of component 'myproject_mul_mul_16s_9ns_25_1_1' [/home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/syn/vhdl/conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_8u_config5_s.vhd:2976]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 9 - type: integer 
	Parameter dout_WIDTH bound to: 25 - type: integer 
INFO: [Synth 8-3491] module 'myproject_mul_mul_16s_9ns_25_1_1' declared at '/home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/syn/vhdl/myproject_mul_mul_16s_9ns_25_1_1.vhd:31' bound to instance 'myproject_mul_mul_16s_9ns_25_1_1_U72' of component 'myproject_mul_mul_16s_9ns_25_1_1' [/home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/syn/vhdl/conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_8u_config5_s.vhd:2988]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 10 - type: integer 
	Parameter dout_WIDTH bound to: 26 - type: integer 
INFO: [Synth 8-3491] module 'myproject_mul_mul_16s_10s_26_1_1' declared at '/home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/syn/vhdl/myproject_mul_mul_16s_10s_26_1_1.vhd:31' bound to instance 'myproject_mul_mul_16s_10s_26_1_1_U73' of component 'myproject_mul_mul_16s_10s_26_1_1' [/home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/syn/vhdl/conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_8u_config5_s.vhd:3000]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 9 - type: integer 
	Parameter dout_WIDTH bound to: 25 - type: integer 
INFO: [Synth 8-3491] module 'myproject_mul_mul_16s_9s_25_1_1' declared at '/home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/syn/vhdl/myproject_mul_mul_16s_9s_25_1_1.vhd:31' bound to instance 'myproject_mul_mul_16s_9s_25_1_1_U74' of component 'myproject_mul_mul_16s_9s_25_1_1' [/home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/syn/vhdl/conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_8u_config5_s.vhd:3012]
INFO: [Synth 8-638] synthesizing module 'myproject_mul_mul_16s_9s_25_1_1' [/home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/syn/vhdl/myproject_mul_mul_16s_9s_25_1_1.vhd:44]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 9 - type: integer 
	Parameter dout_WIDTH bound to: 25 - type: integer 
INFO: [Synth 8-3491] module 'myproject_mul_mul_16s_9s_25_1_1_DSP48_5' declared at '/home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/syn/vhdl/myproject_mul_mul_16s_9s_25_1_1.vhd:6' bound to instance 'myproject_mul_mul_16s_9s_25_1_1_DSP48_5_U' of component 'myproject_mul_mul_16s_9s_25_1_1_DSP48_5' [/home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/syn/vhdl/myproject_mul_mul_16s_9s_25_1_1.vhd:55]
INFO: [Synth 8-638] synthesizing module 'myproject_mul_mul_16s_9s_25_1_1_DSP48_5' [/home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/syn/vhdl/myproject_mul_mul_16s_9s_25_1_1.vhd:14]
INFO: [Synth 8-256] done synthesizing module 'myproject_mul_mul_16s_9s_25_1_1_DSP48_5' (25#1) [/home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/syn/vhdl/myproject_mul_mul_16s_9s_25_1_1.vhd:14]
INFO: [Synth 8-256] done synthesizing module 'myproject_mul_mul_16s_9s_25_1_1' (26#1) [/home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/syn/vhdl/myproject_mul_mul_16s_9s_25_1_1.vhd:44]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 10 - type: integer 
	Parameter dout_WIDTH bound to: 26 - type: integer 
INFO: [Synth 8-3491] module 'myproject_mul_mul_16s_10ns_26_1_1' declared at '/home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/syn/vhdl/myproject_mul_mul_16s_10ns_26_1_1.vhd:31' bound to instance 'myproject_mul_mul_16s_10ns_26_1_1_U75' of component 'myproject_mul_mul_16s_10ns_26_1_1' [/home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/syn/vhdl/conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_8u_config5_s.vhd:3024]
INFO: [Synth 8-638] synthesizing module 'myproject_mul_mul_16s_10ns_26_1_1' [/home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/syn/vhdl/myproject_mul_mul_16s_10ns_26_1_1.vhd:44]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 10 - type: integer 
	Parameter dout_WIDTH bound to: 26 - type: integer 
INFO: [Synth 8-3491] module 'myproject_mul_mul_16s_10ns_26_1_1_DSP48_6' declared at '/home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/syn/vhdl/myproject_mul_mul_16s_10ns_26_1_1.vhd:6' bound to instance 'myproject_mul_mul_16s_10ns_26_1_1_DSP48_6_U' of component 'myproject_mul_mul_16s_10ns_26_1_1_DSP48_6' [/home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/syn/vhdl/myproject_mul_mul_16s_10ns_26_1_1.vhd:55]
INFO: [Synth 8-638] synthesizing module 'myproject_mul_mul_16s_10ns_26_1_1_DSP48_6' [/home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/syn/vhdl/myproject_mul_mul_16s_10ns_26_1_1.vhd:14]
INFO: [Synth 8-256] done synthesizing module 'myproject_mul_mul_16s_10ns_26_1_1_DSP48_6' (27#1) [/home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/syn/vhdl/myproject_mul_mul_16s_10ns_26_1_1.vhd:14]
INFO: [Synth 8-256] done synthesizing module 'myproject_mul_mul_16s_10ns_26_1_1' (28#1) [/home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/syn/vhdl/myproject_mul_mul_16s_10ns_26_1_1.vhd:44]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 6 - type: integer 
	Parameter dout_WIDTH bound to: 22 - type: integer 
INFO: [Synth 8-3491] module 'myproject_mul_mul_16s_6s_22_1_1' declared at '/home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/syn/vhdl/myproject_mul_mul_16s_6s_22_1_1.vhd:31' bound to instance 'myproject_mul_mul_16s_6s_22_1_1_U76' of component 'myproject_mul_mul_16s_6s_22_1_1' [/home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/syn/vhdl/conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_8u_config5_s.vhd:3036]
INFO: [Synth 8-638] synthesizing module 'myproject_mul_mul_16s_6s_22_1_1' [/home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/syn/vhdl/myproject_mul_mul_16s_6s_22_1_1.vhd:44]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 6 - type: integer 
	Parameter dout_WIDTH bound to: 22 - type: integer 
INFO: [Synth 8-3491] module 'myproject_mul_mul_16s_6s_22_1_1_DSP48_7' declared at '/home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/syn/vhdl/myproject_mul_mul_16s_6s_22_1_1.vhd:6' bound to instance 'myproject_mul_mul_16s_6s_22_1_1_DSP48_7_U' of component 'myproject_mul_mul_16s_6s_22_1_1_DSP48_7' [/home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/syn/vhdl/myproject_mul_mul_16s_6s_22_1_1.vhd:55]
INFO: [Synth 8-638] synthesizing module 'myproject_mul_mul_16s_6s_22_1_1_DSP48_7' [/home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/syn/vhdl/myproject_mul_mul_16s_6s_22_1_1.vhd:14]
INFO: [Synth 8-256] done synthesizing module 'myproject_mul_mul_16s_6s_22_1_1_DSP48_7' (29#1) [/home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/syn/vhdl/myproject_mul_mul_16s_6s_22_1_1.vhd:14]
INFO: [Synth 8-256] done synthesizing module 'myproject_mul_mul_16s_6s_22_1_1' (30#1) [/home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/syn/vhdl/myproject_mul_mul_16s_6s_22_1_1.vhd:44]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 9 - type: integer 
	Parameter dout_WIDTH bound to: 25 - type: integer 
INFO: [Synth 8-3491] module 'myproject_mul_mul_16s_9ns_25_1_1' declared at '/home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/syn/vhdl/myproject_mul_mul_16s_9ns_25_1_1.vhd:31' bound to instance 'myproject_mul_mul_16s_9ns_25_1_1_U77' of component 'myproject_mul_mul_16s_9ns_25_1_1' [/home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/syn/vhdl/conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_8u_config5_s.vhd:3048]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 7 - type: integer 
	Parameter dout_WIDTH bound to: 23 - type: integer 
INFO: [Synth 8-3491] module 'myproject_mul_mul_16s_7s_23_1_1' declared at '/home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/syn/vhdl/myproject_mul_mul_16s_7s_23_1_1.vhd:31' bound to instance 'myproject_mul_mul_16s_7s_23_1_1_U78' of component 'myproject_mul_mul_16s_7s_23_1_1' [/home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/syn/vhdl/conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_8u_config5_s.vhd:3060]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 7 - type: integer 
	Parameter dout_WIDTH bound to: 23 - type: integer 
INFO: [Synth 8-3491] module 'myproject_mul_mul_16s_7ns_23_1_1' declared at '/home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/syn/vhdl/myproject_mul_mul_16s_7ns_23_1_1.vhd:31' bound to instance 'myproject_mul_mul_16s_7ns_23_1_1_U79' of component 'myproject_mul_mul_16s_7ns_23_1_1' [/home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/syn/vhdl/conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_8u_config5_s.vhd:3072]
INFO: [Synth 8-638] synthesizing module 'myproject_mul_mul_16s_7ns_23_1_1' [/home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/syn/vhdl/myproject_mul_mul_16s_7ns_23_1_1.vhd:44]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 7 - type: integer 
	Parameter dout_WIDTH bound to: 23 - type: integer 
INFO: [Synth 8-3491] module 'myproject_mul_mul_16s_7ns_23_1_1_DSP48_8' declared at '/home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/syn/vhdl/myproject_mul_mul_16s_7ns_23_1_1.vhd:6' bound to instance 'myproject_mul_mul_16s_7ns_23_1_1_DSP48_8_U' of component 'myproject_mul_mul_16s_7ns_23_1_1_DSP48_8' [/home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/syn/vhdl/myproject_mul_mul_16s_7ns_23_1_1.vhd:55]
INFO: [Synth 8-638] synthesizing module 'myproject_mul_mul_16s_7ns_23_1_1_DSP48_8' [/home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/syn/vhdl/myproject_mul_mul_16s_7ns_23_1_1.vhd:14]
INFO: [Synth 8-256] done synthesizing module 'myproject_mul_mul_16s_7ns_23_1_1_DSP48_8' (31#1) [/home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/syn/vhdl/myproject_mul_mul_16s_7ns_23_1_1.vhd:14]
INFO: [Synth 8-256] done synthesizing module 'myproject_mul_mul_16s_7ns_23_1_1' (32#1) [/home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/syn/vhdl/myproject_mul_mul_16s_7ns_23_1_1.vhd:44]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 10 - type: integer 
	Parameter dout_WIDTH bound to: 26 - type: integer 
INFO: [Synth 8-3491] module 'myproject_mul_mul_16s_10ns_26_1_1' declared at '/home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/syn/vhdl/myproject_mul_mul_16s_10ns_26_1_1.vhd:31' bound to instance 'myproject_mul_mul_16s_10ns_26_1_1_U80' of component 'myproject_mul_mul_16s_10ns_26_1_1' [/home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/syn/vhdl/conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_8u_config5_s.vhd:3084]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 11 - type: integer 
	Parameter dout_WIDTH bound to: 26 - type: integer 
INFO: [Synth 8-3491] module 'myproject_mul_mul_16s_11ns_26_1_1' declared at '/home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/syn/vhdl/myproject_mul_mul_16s_11ns_26_1_1.vhd:31' bound to instance 'myproject_mul_mul_16s_11ns_26_1_1_U81' of component 'myproject_mul_mul_16s_11ns_26_1_1' [/home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/syn/vhdl/conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_8u_config5_s.vhd:3096]
INFO: [Synth 8-638] synthesizing module 'myproject_mul_mul_16s_11ns_26_1_1' [/home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/syn/vhdl/myproject_mul_mul_16s_11ns_26_1_1.vhd:44]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 11 - type: integer 
	Parameter dout_WIDTH bound to: 26 - type: integer 
INFO: [Synth 8-3491] module 'myproject_mul_mul_16s_11ns_26_1_1_DSP48_9' declared at '/home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/syn/vhdl/myproject_mul_mul_16s_11ns_26_1_1.vhd:6' bound to instance 'myproject_mul_mul_16s_11ns_26_1_1_DSP48_9_U' of component 'myproject_mul_mul_16s_11ns_26_1_1_DSP48_9' [/home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/syn/vhdl/myproject_mul_mul_16s_11ns_26_1_1.vhd:55]
INFO: [Synth 8-638] synthesizing module 'myproject_mul_mul_16s_11ns_26_1_1_DSP48_9' [/home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/syn/vhdl/myproject_mul_mul_16s_11ns_26_1_1.vhd:14]
INFO: [Synth 8-256] done synthesizing module 'myproject_mul_mul_16s_11ns_26_1_1_DSP48_9' (33#1) [/home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/syn/vhdl/myproject_mul_mul_16s_11ns_26_1_1.vhd:14]
INFO: [Synth 8-256] done synthesizing module 'myproject_mul_mul_16s_11ns_26_1_1' (34#1) [/home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/syn/vhdl/myproject_mul_mul_16s_11ns_26_1_1.vhd:44]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 10 - type: integer 
	Parameter dout_WIDTH bound to: 26 - type: integer 
INFO: [Synth 8-3491] module 'myproject_mul_mul_16s_10ns_26_1_1' declared at '/home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/syn/vhdl/myproject_mul_mul_16s_10ns_26_1_1.vhd:31' bound to instance 'myproject_mul_mul_16s_10ns_26_1_1_U82' of component 'myproject_mul_mul_16s_10ns_26_1_1' [/home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/syn/vhdl/conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_8u_config5_s.vhd:3108]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 9 - type: integer 
	Parameter dout_WIDTH bound to: 25 - type: integer 
INFO: [Synth 8-3491] module 'myproject_mul_mul_16s_9ns_25_1_1' declared at '/home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/syn/vhdl/myproject_mul_mul_16s_9ns_25_1_1.vhd:31' bound to instance 'myproject_mul_mul_16s_9ns_25_1_1_U83' of component 'myproject_mul_mul_16s_9ns_25_1_1' [/home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/syn/vhdl/conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_8u_config5_s.vhd:3120]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 9 - type: integer 
	Parameter dout_WIDTH bound to: 25 - type: integer 
INFO: [Synth 8-3491] module 'myproject_mul_mul_16s_9s_25_1_1' declared at '/home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/syn/vhdl/myproject_mul_mul_16s_9s_25_1_1.vhd:31' bound to instance 'myproject_mul_mul_16s_9s_25_1_1_U84' of component 'myproject_mul_mul_16s_9s_25_1_1' [/home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/syn/vhdl/conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_8u_config5_s.vhd:3132]
INFO: [Common 17-14] Message 'Synth 8-3491' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 10 - type: integer 
	Parameter dout_WIDTH bound to: 26 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 11 - type: integer 
	Parameter dout_WIDTH bound to: 26 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 9 - type: integer 
	Parameter dout_WIDTH bound to: 25 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 11 - type: integer 
	Parameter dout_WIDTH bound to: 26 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 11 - type: integer 
	Parameter dout_WIDTH bound to: 26 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 7 - type: integer 
	Parameter dout_WIDTH bound to: 23 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 10 - type: integer 
	Parameter dout_WIDTH bound to: 26 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 7 - type: integer 
	Parameter dout_WIDTH bound to: 23 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 9 - type: integer 
	Parameter dout_WIDTH bound to: 25 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 9 - type: integer 
	Parameter dout_WIDTH bound to: 25 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 9 - type: integer 
	Parameter dout_WIDTH bound to: 25 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 11 - type: integer 
	Parameter dout_WIDTH bound to: 26 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 11 - type: integer 
	Parameter dout_WIDTH bound to: 26 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 8 - type: integer 
	Parameter dout_WIDTH bound to: 24 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 11 - type: integer 
	Parameter dout_WIDTH bound to: 26 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 11 - type: integer 
	Parameter dout_WIDTH bound to: 26 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 10 - type: integer 
	Parameter dout_WIDTH bound to: 26 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 9 - type: integer 
	Parameter dout_WIDTH bound to: 25 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 8 - type: integer 
	Parameter dout_WIDTH bound to: 24 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 11 - type: integer 
	Parameter dout_WIDTH bound to: 26 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 10 - type: integer 
	Parameter dout_WIDTH bound to: 26 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 10 - type: integer 
	Parameter dout_WIDTH bound to: 26 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 8 - type: integer 
	Parameter dout_WIDTH bound to: 24 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 11 - type: integer 
	Parameter dout_WIDTH bound to: 26 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 8 - type: integer 
	Parameter dout_WIDTH bound to: 24 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 7 - type: integer 
	Parameter dout_WIDTH bound to: 23 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 8 - type: integer 
	Parameter dout_WIDTH bound to: 24 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 8 - type: integer 
	Parameter dout_WIDTH bound to: 24 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 7 - type: integer 
	Parameter dout_WIDTH bound to: 23 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 10 - type: integer 
	Parameter dout_WIDTH bound to: 26 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 10 - type: integer 
	Parameter dout_WIDTH bound to: 26 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 9 - type: integer 
	Parameter dout_WIDTH bound to: 25 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 9 - type: integer 
	Parameter dout_WIDTH bound to: 25 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 11 - type: integer 
	Parameter dout_WIDTH bound to: 26 - type: integer 
INFO: [Synth 8-638] synthesizing module 'myproject_mul_mul_16s_11s_26_1_1' [/home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/syn/vhdl/myproject_mul_mul_16s_11s_26_1_1.vhd:44]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 11 - type: integer 
	Parameter dout_WIDTH bound to: 26 - type: integer 
INFO: [Synth 8-638] synthesizing module 'myproject_mul_mul_16s_11s_26_1_1_DSP48_10' [/home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/syn/vhdl/myproject_mul_mul_16s_11s_26_1_1.vhd:14]
INFO: [Synth 8-256] done synthesizing module 'myproject_mul_mul_16s_11s_26_1_1_DSP48_10' (35#1) [/home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/syn/vhdl/myproject_mul_mul_16s_11s_26_1_1.vhd:14]
INFO: [Synth 8-256] done synthesizing module 'myproject_mul_mul_16s_11s_26_1_1' (36#1) [/home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/syn/vhdl/myproject_mul_mul_16s_11s_26_1_1.vhd:44]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 9 - type: integer 
	Parameter dout_WIDTH bound to: 25 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 10 - type: integer 
	Parameter dout_WIDTH bound to: 26 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 9 - type: integer 
	Parameter dout_WIDTH bound to: 25 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 8 - type: integer 
	Parameter dout_WIDTH bound to: 24 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 9 - type: integer 
	Parameter dout_WIDTH bound to: 25 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 10 - type: integer 
	Parameter dout_WIDTH bound to: 26 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 10 - type: integer 
	Parameter dout_WIDTH bound to: 26 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 10 - type: integer 
	Parameter dout_WIDTH bound to: 26 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 9 - type: integer 
	Parameter dout_WIDTH bound to: 25 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 10 - type: integer 
	Parameter dout_WIDTH bound to: 26 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 10 - type: integer 
	Parameter dout_WIDTH bound to: 26 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 11 - type: integer 
	Parameter dout_WIDTH bound to: 26 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 9 - type: integer 
	Parameter dout_WIDTH bound to: 25 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 10 - type: integer 
	Parameter dout_WIDTH bound to: 26 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 10 - type: integer 
	Parameter dout_WIDTH bound to: 26 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 9 - type: integer 
	Parameter dout_WIDTH bound to: 25 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 7 - type: integer 
	Parameter dout_WIDTH bound to: 23 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 11 - type: integer 
	Parameter dout_WIDTH bound to: 26 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 9 - type: integer 
	Parameter dout_WIDTH bound to: 25 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 9 - type: integer 
	Parameter dout_WIDTH bound to: 25 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 9 - type: integer 
	Parameter dout_WIDTH bound to: 25 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 9 - type: integer 
	Parameter dout_WIDTH bound to: 25 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 10 - type: integer 
	Parameter dout_WIDTH bound to: 26 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 8 - type: integer 
	Parameter dout_WIDTH bound to: 24 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 6 - type: integer 
	Parameter dout_WIDTH bound to: 22 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 10 - type: integer 
	Parameter dout_WIDTH bound to: 26 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 6 - type: integer 
	Parameter dout_WIDTH bound to: 22 - type: integer 
INFO: [Synth 8-638] synthesizing module 'myproject_mul_mul_16s_6ns_22_1_1' [/home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/syn/vhdl/myproject_mul_mul_16s_6ns_22_1_1.vhd:44]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 6 - type: integer 
	Parameter dout_WIDTH bound to: 22 - type: integer 
INFO: [Synth 8-638] synthesizing module 'myproject_mul_mul_16s_6ns_22_1_1_DSP48_11' [/home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/syn/vhdl/myproject_mul_mul_16s_6ns_22_1_1.vhd:14]
INFO: [Synth 8-256] done synthesizing module 'myproject_mul_mul_16s_6ns_22_1_1_DSP48_11' (37#1) [/home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/syn/vhdl/myproject_mul_mul_16s_6ns_22_1_1.vhd:14]
INFO: [Synth 8-256] done synthesizing module 'myproject_mul_mul_16s_6ns_22_1_1' (38#1) [/home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/syn/vhdl/myproject_mul_mul_16s_6ns_22_1_1.vhd:44]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 8 - type: integer 
	Parameter dout_WIDTH bound to: 24 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 9 - type: integer 
	Parameter dout_WIDTH bound to: 25 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 8 - type: integer 
	Parameter dout_WIDTH bound to: 24 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 9 - type: integer 
	Parameter dout_WIDTH bound to: 25 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 10 - type: integer 
	Parameter dout_WIDTH bound to: 26 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 11 - type: integer 
	Parameter dout_WIDTH bound to: 26 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 9 - type: integer 
	Parameter dout_WIDTH bound to: 25 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 11 - type: integer 
	Parameter dout_WIDTH bound to: 26 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 9 - type: integer 
	Parameter dout_WIDTH bound to: 25 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 10 - type: integer 
	Parameter dout_WIDTH bound to: 26 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 9 - type: integer 
	Parameter dout_WIDTH bound to: 25 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 9 - type: integer 
	Parameter dout_WIDTH bound to: 25 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 9 - type: integer 
	Parameter dout_WIDTH bound to: 25 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 8 - type: integer 
	Parameter dout_WIDTH bound to: 24 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 10 - type: integer 
	Parameter dout_WIDTH bound to: 26 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 9 - type: integer 
	Parameter dout_WIDTH bound to: 25 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 11 - type: integer 
	Parameter dout_WIDTH bound to: 26 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 7 - type: integer 
	Parameter dout_WIDTH bound to: 23 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 8 - type: integer 
	Parameter dout_WIDTH bound to: 24 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 10 - type: integer 
	Parameter dout_WIDTH bound to: 26 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 10 - type: integer 
	Parameter dout_WIDTH bound to: 26 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 10 - type: integer 
	Parameter dout_WIDTH bound to: 26 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 10 - type: integer 
	Parameter dout_WIDTH bound to: 26 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 8 - type: integer 
	Parameter dout_WIDTH bound to: 24 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 10 - type: integer 
	Parameter dout_WIDTH bound to: 26 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 8 - type: integer 
	Parameter dout_WIDTH bound to: 24 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 10 - type: integer 
	Parameter dout_WIDTH bound to: 26 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 10 - type: integer 
	Parameter dout_WIDTH bound to: 26 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 9 - type: integer 
	Parameter dout_WIDTH bound to: 25 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 6 - type: integer 
	Parameter dout_WIDTH bound to: 22 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 11 - type: integer 
	Parameter dout_WIDTH bound to: 26 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 10 - type: integer 
	Parameter dout_WIDTH bound to: 26 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 11 - type: integer 
	Parameter dout_WIDTH bound to: 26 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 10 - type: integer 
	Parameter dout_WIDTH bound to: 26 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 9 - type: integer 
	Parameter dout_WIDTH bound to: 25 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 10 - type: integer 
	Parameter dout_WIDTH bound to: 26 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 11 - type: integer 
	Parameter dout_WIDTH bound to: 26 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 10 - type: integer 
	Parameter dout_WIDTH bound to: 26 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 10 - type: integer 
	Parameter dout_WIDTH bound to: 26 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 10 - type: integer 
	Parameter dout_WIDTH bound to: 26 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 9 - type: integer 
	Parameter dout_WIDTH bound to: 25 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 12 - type: integer 
	Parameter dout_WIDTH bound to: 26 - type: integer 
INFO: [Synth 8-638] synthesizing module 'myproject_mul_mul_16s_12s_26_1_1' [/home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/syn/vhdl/myproject_mul_mul_16s_12s_26_1_1.vhd:44]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 12 - type: integer 
	Parameter dout_WIDTH bound to: 26 - type: integer 
INFO: [Synth 8-638] synthesizing module 'myproject_mul_mul_16s_12s_26_1_1_DSP48_12' [/home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/syn/vhdl/myproject_mul_mul_16s_12s_26_1_1.vhd:14]
INFO: [Synth 8-256] done synthesizing module 'myproject_mul_mul_16s_12s_26_1_1_DSP48_12' (39#1) [/home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/syn/vhdl/myproject_mul_mul_16s_12s_26_1_1.vhd:14]
INFO: [Synth 8-256] done synthesizing module 'myproject_mul_mul_16s_12s_26_1_1' (40#1) [/home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/syn/vhdl/myproject_mul_mul_16s_12s_26_1_1.vhd:44]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 11 - type: integer 
	Parameter dout_WIDTH bound to: 26 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 9 - type: integer 
	Parameter dout_WIDTH bound to: 25 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 10 - type: integer 
	Parameter dout_WIDTH bound to: 26 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 7 - type: integer 
	Parameter dout_WIDTH bound to: 23 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 10 - type: integer 
	Parameter dout_WIDTH bound to: 26 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 8 - type: integer 
	Parameter dout_WIDTH bound to: 24 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 11 - type: integer 
	Parameter dout_WIDTH bound to: 26 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 8 - type: integer 
	Parameter dout_WIDTH bound to: 24 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 11 - type: integer 
	Parameter dout_WIDTH bound to: 26 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 10 - type: integer 
	Parameter dout_WIDTH bound to: 26 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 9 - type: integer 
	Parameter dout_WIDTH bound to: 25 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 9 - type: integer 
	Parameter dout_WIDTH bound to: 25 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 8 - type: integer 
	Parameter dout_WIDTH bound to: 24 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 7 - type: integer 
	Parameter dout_WIDTH bound to: 23 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 10 - type: integer 
	Parameter dout_WIDTH bound to: 26 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 8 - type: integer 
	Parameter dout_WIDTH bound to: 24 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 10 - type: integer 
	Parameter dout_WIDTH bound to: 26 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 9 - type: integer 
	Parameter dout_WIDTH bound to: 25 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 11 - type: integer 
	Parameter dout_WIDTH bound to: 26 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 8 - type: integer 
	Parameter dout_WIDTH bound to: 24 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 9 - type: integer 
	Parameter dout_WIDTH bound to: 25 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 9 - type: integer 
	Parameter dout_WIDTH bound to: 25 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 9 - type: integer 
	Parameter dout_WIDTH bound to: 25 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 8 - type: integer 
	Parameter dout_WIDTH bound to: 24 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 9 - type: integer 
	Parameter dout_WIDTH bound to: 25 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 12 - type: integer 
	Parameter dout_WIDTH bound to: 26 - type: integer 
INFO: [Synth 8-638] synthesizing module 'myproject_mul_mul_16s_12ns_26_1_1' [/home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/syn/vhdl/myproject_mul_mul_16s_12ns_26_1_1.vhd:44]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 12 - type: integer 
	Parameter dout_WIDTH bound to: 26 - type: integer 
INFO: [Synth 8-638] synthesizing module 'myproject_mul_mul_16s_12ns_26_1_1_DSP48_13' [/home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/syn/vhdl/myproject_mul_mul_16s_12ns_26_1_1.vhd:14]
INFO: [Synth 8-256] done synthesizing module 'myproject_mul_mul_16s_12ns_26_1_1_DSP48_13' (41#1) [/home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/syn/vhdl/myproject_mul_mul_16s_12ns_26_1_1.vhd:14]
INFO: [Synth 8-256] done synthesizing module 'myproject_mul_mul_16s_12ns_26_1_1' (42#1) [/home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/syn/vhdl/myproject_mul_mul_16s_12ns_26_1_1.vhd:44]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 8 - type: integer 
	Parameter dout_WIDTH bound to: 24 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 10 - type: integer 
	Parameter dout_WIDTH bound to: 26 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 12 - type: integer 
	Parameter dout_WIDTH bound to: 26 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 11 - type: integer 
	Parameter dout_WIDTH bound to: 26 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 9 - type: integer 
	Parameter dout_WIDTH bound to: 25 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 9 - type: integer 
	Parameter dout_WIDTH bound to: 25 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 9 - type: integer 
	Parameter dout_WIDTH bound to: 25 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 9 - type: integer 
	Parameter dout_WIDTH bound to: 25 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 10 - type: integer 
	Parameter dout_WIDTH bound to: 26 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 11 - type: integer 
	Parameter dout_WIDTH bound to: 26 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 11 - type: integer 
	Parameter dout_WIDTH bound to: 26 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 10 - type: integer 
	Parameter dout_WIDTH bound to: 26 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 10 - type: integer 
	Parameter dout_WIDTH bound to: 26 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 10 - type: integer 
	Parameter dout_WIDTH bound to: 26 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 11 - type: integer 
	Parameter dout_WIDTH bound to: 26 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 12 - type: integer 
	Parameter dout_WIDTH bound to: 26 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 10 - type: integer 
	Parameter dout_WIDTH bound to: 26 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 9 - type: integer 
	Parameter dout_WIDTH bound to: 25 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 6 - type: integer 
	Parameter dout_WIDTH bound to: 22 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 9 - type: integer 
	Parameter dout_WIDTH bound to: 25 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 8 - type: integer 
	Parameter dout_WIDTH bound to: 24 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 10 - type: integer 
	Parameter dout_WIDTH bound to: 26 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 11 - type: integer 
	Parameter dout_WIDTH bound to: 26 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 11 - type: integer 
	Parameter dout_WIDTH bound to: 26 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 9 - type: integer 
	Parameter dout_WIDTH bound to: 25 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 11 - type: integer 
	Parameter dout_WIDTH bound to: 26 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 12 - type: integer 
	Parameter dout_WIDTH bound to: 26 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 9 - type: integer 
	Parameter dout_WIDTH bound to: 25 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 10 - type: integer 
	Parameter dout_WIDTH bound to: 26 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 10 - type: integer 
	Parameter dout_WIDTH bound to: 26 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 10 - type: integer 
	Parameter dout_WIDTH bound to: 26 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 9 - type: integer 
	Parameter dout_WIDTH bound to: 25 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 9 - type: integer 
	Parameter dout_WIDTH bound to: 25 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 6 - type: integer 
	Parameter dout_WIDTH bound to: 22 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 9 - type: integer 
	Parameter dout_WIDTH bound to: 25 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 8 - type: integer 
	Parameter dout_WIDTH bound to: 24 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 11 - type: integer 
	Parameter dout_WIDTH bound to: 26 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 10 - type: integer 
	Parameter dout_WIDTH bound to: 26 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 8 - type: integer 
	Parameter dout_WIDTH bound to: 24 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 10 - type: integer 
	Parameter dout_WIDTH bound to: 26 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 10 - type: integer 
	Parameter dout_WIDTH bound to: 26 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 9 - type: integer 
	Parameter dout_WIDTH bound to: 25 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 6 - type: integer 
	Parameter dout_WIDTH bound to: 22 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 10 - type: integer 
	Parameter dout_WIDTH bound to: 26 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 10 - type: integer 
	Parameter dout_WIDTH bound to: 26 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 10 - type: integer 
	Parameter dout_WIDTH bound to: 26 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 11 - type: integer 
	Parameter dout_WIDTH bound to: 26 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 10 - type: integer 
	Parameter dout_WIDTH bound to: 26 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 9 - type: integer 
	Parameter dout_WIDTH bound to: 25 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 9 - type: integer 
	Parameter dout_WIDTH bound to: 25 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 9 - type: integer 
	Parameter dout_WIDTH bound to: 25 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 7 - type: integer 
	Parameter dout_WIDTH bound to: 23 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 8 - type: integer 
	Parameter dout_WIDTH bound to: 24 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 9 - type: integer 
	Parameter dout_WIDTH bound to: 25 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 11 - type: integer 
	Parameter dout_WIDTH bound to: 26 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 8 - type: integer 
	Parameter dout_WIDTH bound to: 24 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 11 - type: integer 
	Parameter dout_WIDTH bound to: 26 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 10 - type: integer 
	Parameter dout_WIDTH bound to: 26 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 11 - type: integer 
	Parameter dout_WIDTH bound to: 26 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 10 - type: integer 
	Parameter dout_WIDTH bound to: 26 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 8 - type: integer 
	Parameter dout_WIDTH bound to: 24 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 11 - type: integer 
	Parameter dout_WIDTH bound to: 26 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 11 - type: integer 
	Parameter dout_WIDTH bound to: 26 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 7 - type: integer 
	Parameter dout_WIDTH bound to: 23 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 9 - type: integer 
	Parameter dout_WIDTH bound to: 25 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 8 - type: integer 
	Parameter dout_WIDTH bound to: 24 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 11 - type: integer 
	Parameter dout_WIDTH bound to: 26 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 11 - type: integer 
	Parameter dout_WIDTH bound to: 26 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 8 - type: integer 
	Parameter dout_WIDTH bound to: 24 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 10 - type: integer 
	Parameter dout_WIDTH bound to: 26 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 9 - type: integer 
	Parameter dout_WIDTH bound to: 25 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 9 - type: integer 
	Parameter dout_WIDTH bound to: 25 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 10 - type: integer 
	Parameter dout_WIDTH bound to: 26 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 11 - type: integer 
	Parameter dout_WIDTH bound to: 26 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_8u_config5_s' (43#1) [/home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/syn/vhdl/conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_8u_config5_s.vhd:63]
INFO: [Synth 8-638] synthesizing module 'relu_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_8u_relu_config6_s' [/home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/syn/vhdl/relu_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_8u_relu_config6_s.vhd:75]
INFO: [Synth 8-256] done synthesizing module 'relu_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_8u_relu_config6_s' (44#1) [/home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/syn/vhdl/relu_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_8u_relu_config6_s.vhd:75]
INFO: [Synth 8-638] synthesizing module 'pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_8u_config7_s' [/home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/syn/vhdl/pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_8u_config7_s.vhd:75]
	Parameter DataWidth bound to: 16 - type: integer 
	Parameter AddressRange bound to: 4 - type: integer 
	Parameter AddressWidth bound to: 2 - type: integer 
INFO: [Synth 8-638] synthesizing module 'pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_8u_config7_s_line_buxdS' [/home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/syn/vhdl/pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_8u_config7_s_line_buxdS.vhd:74]
	Parameter DataWidth bound to: 16 - type: integer 
	Parameter AddressWidth bound to: 2 - type: integer 
	Parameter AddressRange bound to: 4 - type: integer 
	Parameter DATA_WIDTH bound to: 16 - type: integer 
	Parameter ADDR_WIDTH bound to: 2 - type: integer 
	Parameter DEPTH bound to: 4 - type: integer 
INFO: [Synth 8-638] synthesizing module 'pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_8u_config7_s_line_buxdS_core' [/home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/syn/vhdl/pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_8u_config7_s_line_buxdS.vhd:29]
	Parameter DATA_WIDTH bound to: 16 - type: integer 
	Parameter ADDR_WIDTH bound to: 2 - type: integer 
	Parameter DEPTH bound to: 4 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_8u_config7_s_line_buxdS_core' (45#1) [/home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/syn/vhdl/pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_8u_config7_s_line_buxdS.vhd:29]
INFO: [Synth 8-256] done synthesizing module 'pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_8u_config7_s_line_buxdS' (46#1) [/home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/syn/vhdl/pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_8u_config7_s_line_buxdS.vhd:74]
	Parameter DataWidth bound to: 16 - type: integer 
	Parameter AddressRange bound to: 4 - type: integer 
	Parameter AddressWidth bound to: 2 - type: integer 
	Parameter DataWidth bound to: 16 - type: integer 
	Parameter AddressRange bound to: 4 - type: integer 
	Parameter AddressWidth bound to: 2 - type: integer 
	Parameter DataWidth bound to: 16 - type: integer 
	Parameter AddressRange bound to: 4 - type: integer 
	Parameter AddressWidth bound to: 2 - type: integer 
	Parameter DataWidth bound to: 16 - type: integer 
	Parameter AddressRange bound to: 4 - type: integer 
	Parameter AddressWidth bound to: 2 - type: integer 
	Parameter DataWidth bound to: 16 - type: integer 
	Parameter AddressRange bound to: 4 - type: integer 
	Parameter AddressWidth bound to: 2 - type: integer 
	Parameter DataWidth bound to: 16 - type: integer 
	Parameter AddressRange bound to: 4 - type: integer 
	Parameter AddressWidth bound to: 2 - type: integer 
	Parameter DataWidth bound to: 16 - type: integer 
	Parameter AddressRange bound to: 4 - type: integer 
	Parameter AddressWidth bound to: 2 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 16 - type: integer 
	Parameter din2_WIDTH bound to: 16 - type: integer 
	Parameter din3_WIDTH bound to: 16 - type: integer 
	Parameter din4_WIDTH bound to: 2 - type: integer 
	Parameter dout_WIDTH bound to: 16 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 16 - type: integer 
	Parameter din2_WIDTH bound to: 16 - type: integer 
	Parameter din3_WIDTH bound to: 16 - type: integer 
	Parameter din4_WIDTH bound to: 2 - type: integer 
	Parameter dout_WIDTH bound to: 16 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 16 - type: integer 
	Parameter din2_WIDTH bound to: 16 - type: integer 
	Parameter din3_WIDTH bound to: 16 - type: integer 
	Parameter din4_WIDTH bound to: 2 - type: integer 
	Parameter dout_WIDTH bound to: 16 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 16 - type: integer 
	Parameter din2_WIDTH bound to: 16 - type: integer 
	Parameter din3_WIDTH bound to: 16 - type: integer 
	Parameter din4_WIDTH bound to: 2 - type: integer 
	Parameter dout_WIDTH bound to: 16 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 16 - type: integer 
	Parameter din2_WIDTH bound to: 16 - type: integer 
	Parameter din3_WIDTH bound to: 16 - type: integer 
	Parameter din4_WIDTH bound to: 2 - type: integer 
	Parameter dout_WIDTH bound to: 16 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 16 - type: integer 
	Parameter din2_WIDTH bound to: 16 - type: integer 
	Parameter din3_WIDTH bound to: 16 - type: integer 
	Parameter din4_WIDTH bound to: 2 - type: integer 
	Parameter dout_WIDTH bound to: 16 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 16 - type: integer 
	Parameter din2_WIDTH bound to: 16 - type: integer 
	Parameter din3_WIDTH bound to: 16 - type: integer 
	Parameter din4_WIDTH bound to: 2 - type: integer 
	Parameter dout_WIDTH bound to: 16 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 16 - type: integer 
	Parameter din2_WIDTH bound to: 16 - type: integer 
	Parameter din3_WIDTH bound to: 16 - type: integer 
	Parameter din4_WIDTH bound to: 2 - type: integer 
	Parameter dout_WIDTH bound to: 16 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_8u_config7_s' (47#1) [/home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/syn/vhdl/pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_8u_config7_s.vhd:75]
INFO: [Synth 8-638] synthesizing module 'dense_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_10u_config9_s' [/home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/syn/vhdl/dense_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_10u_config9_s.vhd:78]
INFO: [Synth 8-638] synthesizing module 'dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s' [/home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/syn/vhdl/dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s.vhd:60]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 9 - type: integer 
	Parameter dout_WIDTH bound to: 25 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 10 - type: integer 
	Parameter dout_WIDTH bound to: 26 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 10 - type: integer 
	Parameter dout_WIDTH bound to: 26 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 8 - type: integer 
	Parameter dout_WIDTH bound to: 24 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 10 - type: integer 
	Parameter dout_WIDTH bound to: 26 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 9 - type: integer 
	Parameter dout_WIDTH bound to: 25 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 9 - type: integer 
	Parameter dout_WIDTH bound to: 25 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 10 - type: integer 
	Parameter dout_WIDTH bound to: 26 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 8 - type: integer 
	Parameter dout_WIDTH bound to: 24 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 6 - type: integer 
	Parameter dout_WIDTH bound to: 22 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 10 - type: integer 
	Parameter dout_WIDTH bound to: 26 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 10 - type: integer 
	Parameter dout_WIDTH bound to: 26 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 8 - type: integer 
	Parameter dout_WIDTH bound to: 24 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 11 - type: integer 
	Parameter dout_WIDTH bound to: 26 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 11 - type: integer 
	Parameter dout_WIDTH bound to: 26 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 11 - type: integer 
	Parameter dout_WIDTH bound to: 26 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 8 - type: integer 
	Parameter dout_WIDTH bound to: 24 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 9 - type: integer 
	Parameter dout_WIDTH bound to: 25 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 9 - type: integer 
	Parameter dout_WIDTH bound to: 25 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 10 - type: integer 
	Parameter dout_WIDTH bound to: 26 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 10 - type: integer 
	Parameter dout_WIDTH bound to: 26 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 10 - type: integer 
	Parameter dout_WIDTH bound to: 26 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 10 - type: integer 
	Parameter dout_WIDTH bound to: 26 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 10 - type: integer 
	Parameter dout_WIDTH bound to: 26 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 8 - type: integer 
	Parameter dout_WIDTH bound to: 24 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 8 - type: integer 
	Parameter dout_WIDTH bound to: 24 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 10 - type: integer 
	Parameter dout_WIDTH bound to: 26 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 9 - type: integer 
	Parameter dout_WIDTH bound to: 25 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 9 - type: integer 
	Parameter dout_WIDTH bound to: 25 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 8 - type: integer 
	Parameter dout_WIDTH bound to: 24 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 9 - type: integer 
	Parameter dout_WIDTH bound to: 25 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 12 - type: integer 
	Parameter dout_WIDTH bound to: 26 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 10 - type: integer 
	Parameter dout_WIDTH bound to: 26 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 8 - type: integer 
	Parameter dout_WIDTH bound to: 24 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 11 - type: integer 
	Parameter dout_WIDTH bound to: 26 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 9 - type: integer 
	Parameter dout_WIDTH bound to: 25 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 9 - type: integer 
	Parameter dout_WIDTH bound to: 25 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 9 - type: integer 
	Parameter dout_WIDTH bound to: 25 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 9 - type: integer 
	Parameter dout_WIDTH bound to: 25 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 10 - type: integer 
	Parameter dout_WIDTH bound to: 26 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 9 - type: integer 
	Parameter dout_WIDTH bound to: 25 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 10 - type: integer 
	Parameter dout_WIDTH bound to: 26 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 11 - type: integer 
	Parameter dout_WIDTH bound to: 26 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 11 - type: integer 
	Parameter dout_WIDTH bound to: 26 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 10 - type: integer 
	Parameter dout_WIDTH bound to: 26 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 8 - type: integer 
	Parameter dout_WIDTH bound to: 24 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 11 - type: integer 
	Parameter dout_WIDTH bound to: 26 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 10 - type: integer 
	Parameter dout_WIDTH bound to: 26 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 11 - type: integer 
	Parameter dout_WIDTH bound to: 26 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 8 - type: integer 
	Parameter dout_WIDTH bound to: 24 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 11 - type: integer 
	Parameter dout_WIDTH bound to: 26 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 10 - type: integer 
	Parameter dout_WIDTH bound to: 26 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 10 - type: integer 
	Parameter dout_WIDTH bound to: 26 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 7 - type: integer 
	Parameter dout_WIDTH bound to: 23 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 10 - type: integer 
	Parameter dout_WIDTH bound to: 26 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 9 - type: integer 
	Parameter dout_WIDTH bound to: 25 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 10 - type: integer 
	Parameter dout_WIDTH bound to: 26 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 11 - type: integer 
	Parameter dout_WIDTH bound to: 26 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 9 - type: integer 
	Parameter dout_WIDTH bound to: 25 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 10 - type: integer 
	Parameter dout_WIDTH bound to: 26 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 7 - type: integer 
	Parameter dout_WIDTH bound to: 23 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 9 - type: integer 
	Parameter dout_WIDTH bound to: 25 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 10 - type: integer 
	Parameter dout_WIDTH bound to: 26 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 9 - type: integer 
	Parameter dout_WIDTH bound to: 25 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 10 - type: integer 
	Parameter dout_WIDTH bound to: 26 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 9 - type: integer 
	Parameter dout_WIDTH bound to: 25 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 10 - type: integer 
	Parameter dout_WIDTH bound to: 26 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 10 - type: integer 
	Parameter dout_WIDTH bound to: 26 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 8 - type: integer 
	Parameter dout_WIDTH bound to: 24 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 10 - type: integer 
	Parameter dout_WIDTH bound to: 26 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 11 - type: integer 
	Parameter dout_WIDTH bound to: 26 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 9 - type: integer 
	Parameter dout_WIDTH bound to: 25 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 9 - type: integer 
	Parameter dout_WIDTH bound to: 25 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 7 - type: integer 
	Parameter dout_WIDTH bound to: 23 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 11 - type: integer 
	Parameter dout_WIDTH bound to: 26 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 11 - type: integer 
	Parameter dout_WIDTH bound to: 26 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 10 - type: integer 
	Parameter dout_WIDTH bound to: 26 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 10 - type: integer 
	Parameter dout_WIDTH bound to: 26 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 9 - type: integer 
	Parameter dout_WIDTH bound to: 25 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 9 - type: integer 
	Parameter dout_WIDTH bound to: 25 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 9 - type: integer 
	Parameter dout_WIDTH bound to: 25 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 9 - type: integer 
	Parameter dout_WIDTH bound to: 25 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 10 - type: integer 
	Parameter dout_WIDTH bound to: 26 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 10 - type: integer 
	Parameter dout_WIDTH bound to: 26 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 11 - type: integer 
	Parameter dout_WIDTH bound to: 26 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 11 - type: integer 
	Parameter dout_WIDTH bound to: 26 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 10 - type: integer 
	Parameter dout_WIDTH bound to: 26 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 11 - type: integer 
	Parameter dout_WIDTH bound to: 26 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 8 - type: integer 
	Parameter dout_WIDTH bound to: 24 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 7 - type: integer 
	Parameter dout_WIDTH bound to: 23 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 9 - type: integer 
	Parameter dout_WIDTH bound to: 25 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 10 - type: integer 
	Parameter dout_WIDTH bound to: 26 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 10 - type: integer 
	Parameter dout_WIDTH bound to: 26 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 10 - type: integer 
	Parameter dout_WIDTH bound to: 26 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 11 - type: integer 
	Parameter dout_WIDTH bound to: 26 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 10 - type: integer 
	Parameter dout_WIDTH bound to: 26 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 9 - type: integer 
	Parameter dout_WIDTH bound to: 25 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 11 - type: integer 
	Parameter dout_WIDTH bound to: 26 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 9 - type: integer 
	Parameter dout_WIDTH bound to: 25 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 11 - type: integer 
	Parameter dout_WIDTH bound to: 26 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 10 - type: integer 
	Parameter dout_WIDTH bound to: 26 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 11 - type: integer 
	Parameter dout_WIDTH bound to: 26 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 9 - type: integer 
	Parameter dout_WIDTH bound to: 25 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 10 - type: integer 
	Parameter dout_WIDTH bound to: 26 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 11 - type: integer 
	Parameter dout_WIDTH bound to: 26 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 9 - type: integer 
	Parameter dout_WIDTH bound to: 25 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 11 - type: integer 
	Parameter dout_WIDTH bound to: 26 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 8 - type: integer 
	Parameter dout_WIDTH bound to: 24 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 9 - type: integer 
	Parameter dout_WIDTH bound to: 25 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 10 - type: integer 
	Parameter dout_WIDTH bound to: 26 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 11 - type: integer 
	Parameter dout_WIDTH bound to: 26 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 10 - type: integer 
	Parameter dout_WIDTH bound to: 26 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 9 - type: integer 
	Parameter dout_WIDTH bound to: 25 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 8 - type: integer 
	Parameter dout_WIDTH bound to: 24 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 10 - type: integer 
	Parameter dout_WIDTH bound to: 26 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 10 - type: integer 
	Parameter dout_WIDTH bound to: 26 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 12 - type: integer 
	Parameter dout_WIDTH bound to: 26 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 11 - type: integer 
	Parameter dout_WIDTH bound to: 26 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 9 - type: integer 
	Parameter dout_WIDTH bound to: 25 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 9 - type: integer 
	Parameter dout_WIDTH bound to: 25 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 10 - type: integer 
	Parameter dout_WIDTH bound to: 26 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 9 - type: integer 
	Parameter dout_WIDTH bound to: 25 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 8 - type: integer 
	Parameter dout_WIDTH bound to: 24 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 7 - type: integer 
	Parameter dout_WIDTH bound to: 23 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 9 - type: integer 
	Parameter dout_WIDTH bound to: 25 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 10 - type: integer 
	Parameter dout_WIDTH bound to: 26 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 10 - type: integer 
	Parameter dout_WIDTH bound to: 26 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 10 - type: integer 
	Parameter dout_WIDTH bound to: 26 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 9 - type: integer 
	Parameter dout_WIDTH bound to: 25 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 10 - type: integer 
	Parameter dout_WIDTH bound to: 26 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 10 - type: integer 
	Parameter dout_WIDTH bound to: 26 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 9 - type: integer 
	Parameter dout_WIDTH bound to: 25 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 10 - type: integer 
	Parameter dout_WIDTH bound to: 26 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 8 - type: integer 
	Parameter dout_WIDTH bound to: 24 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 10 - type: integer 
	Parameter dout_WIDTH bound to: 26 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 9 - type: integer 
	Parameter dout_WIDTH bound to: 25 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 9 - type: integer 
	Parameter dout_WIDTH bound to: 25 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 10 - type: integer 
	Parameter dout_WIDTH bound to: 26 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 9 - type: integer 
	Parameter dout_WIDTH bound to: 25 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 10 - type: integer 
	Parameter dout_WIDTH bound to: 26 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 10 - type: integer 
	Parameter dout_WIDTH bound to: 26 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 8 - type: integer 
	Parameter dout_WIDTH bound to: 24 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 11 - type: integer 
	Parameter dout_WIDTH bound to: 26 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 10 - type: integer 
	Parameter dout_WIDTH bound to: 26 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 11 - type: integer 
	Parameter dout_WIDTH bound to: 26 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 11 - type: integer 
	Parameter dout_WIDTH bound to: 26 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 11 - type: integer 
	Parameter dout_WIDTH bound to: 26 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 10 - type: integer 
	Parameter dout_WIDTH bound to: 26 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 10 - type: integer 
	Parameter dout_WIDTH bound to: 26 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 8 - type: integer 
	Parameter dout_WIDTH bound to: 24 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 11 - type: integer 
	Parameter dout_WIDTH bound to: 26 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 10 - type: integer 
	Parameter dout_WIDTH bound to: 26 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 10 - type: integer 
	Parameter dout_WIDTH bound to: 26 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 7 - type: integer 
	Parameter dout_WIDTH bound to: 23 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 9 - type: integer 
	Parameter dout_WIDTH bound to: 25 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 10 - type: integer 
	Parameter dout_WIDTH bound to: 26 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 10 - type: integer 
	Parameter dout_WIDTH bound to: 26 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 10 - type: integer 
	Parameter dout_WIDTH bound to: 26 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 6 - type: integer 
	Parameter dout_WIDTH bound to: 22 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 11 - type: integer 
	Parameter dout_WIDTH bound to: 26 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 10 - type: integer 
	Parameter dout_WIDTH bound to: 26 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 11 - type: integer 
	Parameter dout_WIDTH bound to: 26 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 11 - type: integer 
	Parameter dout_WIDTH bound to: 26 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 11 - type: integer 
	Parameter dout_WIDTH bound to: 26 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 11 - type: integer 
	Parameter dout_WIDTH bound to: 26 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 11 - type: integer 
	Parameter dout_WIDTH bound to: 26 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 9 - type: integer 
	Parameter dout_WIDTH bound to: 25 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 10 - type: integer 
	Parameter dout_WIDTH bound to: 26 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 11 - type: integer 
	Parameter dout_WIDTH bound to: 26 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 10 - type: integer 
	Parameter dout_WIDTH bound to: 26 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 11 - type: integer 
	Parameter dout_WIDTH bound to: 26 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 11 - type: integer 
	Parameter dout_WIDTH bound to: 26 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 9 - type: integer 
	Parameter dout_WIDTH bound to: 25 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 8 - type: integer 
	Parameter dout_WIDTH bound to: 24 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 11 - type: integer 
	Parameter dout_WIDTH bound to: 26 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 10 - type: integer 
	Parameter dout_WIDTH bound to: 26 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 8 - type: integer 
	Parameter dout_WIDTH bound to: 24 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 10 - type: integer 
	Parameter dout_WIDTH bound to: 26 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 11 - type: integer 
	Parameter dout_WIDTH bound to: 26 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 10 - type: integer 
	Parameter dout_WIDTH bound to: 26 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 11 - type: integer 
	Parameter dout_WIDTH bound to: 26 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 10 - type: integer 
	Parameter dout_WIDTH bound to: 26 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 11 - type: integer 
	Parameter dout_WIDTH bound to: 26 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 7 - type: integer 
	Parameter dout_WIDTH bound to: 23 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 11 - type: integer 
	Parameter dout_WIDTH bound to: 26 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 6 - type: integer 
	Parameter dout_WIDTH bound to: 22 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 9 - type: integer 
	Parameter dout_WIDTH bound to: 25 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 9 - type: integer 
	Parameter dout_WIDTH bound to: 25 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 8 - type: integer 
	Parameter dout_WIDTH bound to: 24 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 11 - type: integer 
	Parameter dout_WIDTH bound to: 26 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 10 - type: integer 
	Parameter dout_WIDTH bound to: 26 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 10 - type: integer 
	Parameter dout_WIDTH bound to: 26 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 10 - type: integer 
	Parameter dout_WIDTH bound to: 26 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 10 - type: integer 
	Parameter dout_WIDTH bound to: 26 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 9 - type: integer 
	Parameter dout_WIDTH bound to: 25 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 9 - type: integer 
	Parameter dout_WIDTH bound to: 25 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 10 - type: integer 
	Parameter dout_WIDTH bound to: 26 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 9 - type: integer 
	Parameter dout_WIDTH bound to: 25 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 11 - type: integer 
	Parameter dout_WIDTH bound to: 26 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 10 - type: integer 
	Parameter dout_WIDTH bound to: 26 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 11 - type: integer 
	Parameter dout_WIDTH bound to: 26 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 9 - type: integer 
	Parameter dout_WIDTH bound to: 25 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 11 - type: integer 
	Parameter dout_WIDTH bound to: 26 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 9 - type: integer 
	Parameter dout_WIDTH bound to: 25 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 10 - type: integer 
	Parameter dout_WIDTH bound to: 26 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 9 - type: integer 
	Parameter dout_WIDTH bound to: 25 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 10 - type: integer 
	Parameter dout_WIDTH bound to: 26 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 9 - type: integer 
	Parameter dout_WIDTH bound to: 25 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 10 - type: integer 
	Parameter dout_WIDTH bound to: 26 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 11 - type: integer 
	Parameter dout_WIDTH bound to: 26 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 8 - type: integer 
	Parameter dout_WIDTH bound to: 24 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 10 - type: integer 
	Parameter dout_WIDTH bound to: 26 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 7 - type: integer 
	Parameter dout_WIDTH bound to: 23 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 9 - type: integer 
	Parameter dout_WIDTH bound to: 25 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 10 - type: integer 
	Parameter dout_WIDTH bound to: 26 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 8 - type: integer 
	Parameter dout_WIDTH bound to: 24 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 9 - type: integer 
	Parameter dout_WIDTH bound to: 25 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 9 - type: integer 
	Parameter dout_WIDTH bound to: 25 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 10 - type: integer 
	Parameter dout_WIDTH bound to: 26 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 8 - type: integer 
	Parameter dout_WIDTH bound to: 24 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 10 - type: integer 
	Parameter dout_WIDTH bound to: 26 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 9 - type: integer 
	Parameter dout_WIDTH bound to: 25 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 10 - type: integer 
	Parameter dout_WIDTH bound to: 26 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 9 - type: integer 
	Parameter dout_WIDTH bound to: 25 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 10 - type: integer 
	Parameter dout_WIDTH bound to: 26 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 10 - type: integer 
	Parameter dout_WIDTH bound to: 26 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 9 - type: integer 
	Parameter dout_WIDTH bound to: 25 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 9 - type: integer 
	Parameter dout_WIDTH bound to: 25 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 11 - type: integer 
	Parameter dout_WIDTH bound to: 26 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 9 - type: integer 
	Parameter dout_WIDTH bound to: 25 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 10 - type: integer 
	Parameter dout_WIDTH bound to: 26 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 8 - type: integer 
	Parameter dout_WIDTH bound to: 24 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 10 - type: integer 
	Parameter dout_WIDTH bound to: 26 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 8 - type: integer 
	Parameter dout_WIDTH bound to: 24 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 11 - type: integer 
	Parameter dout_WIDTH bound to: 26 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 8 - type: integer 
	Parameter dout_WIDTH bound to: 24 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 10 - type: integer 
	Parameter dout_WIDTH bound to: 26 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 10 - type: integer 
	Parameter dout_WIDTH bound to: 26 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 11 - type: integer 
	Parameter dout_WIDTH bound to: 26 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 9 - type: integer 
	Parameter dout_WIDTH bound to: 25 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 11 - type: integer 
	Parameter dout_WIDTH bound to: 26 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 9 - type: integer 
	Parameter dout_WIDTH bound to: 25 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 9 - type: integer 
	Parameter dout_WIDTH bound to: 25 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 9 - type: integer 
	Parameter dout_WIDTH bound to: 25 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 11 - type: integer 
	Parameter dout_WIDTH bound to: 26 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 10 - type: integer 
	Parameter dout_WIDTH bound to: 26 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 10 - type: integer 
	Parameter dout_WIDTH bound to: 26 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 9 - type: integer 
	Parameter dout_WIDTH bound to: 25 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 10 - type: integer 
	Parameter dout_WIDTH bound to: 26 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 11 - type: integer 
	Parameter dout_WIDTH bound to: 26 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 10 - type: integer 
	Parameter dout_WIDTH bound to: 26 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 11 - type: integer 
	Parameter dout_WIDTH bound to: 26 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 10 - type: integer 
	Parameter dout_WIDTH bound to: 26 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 9 - type: integer 
	Parameter dout_WIDTH bound to: 25 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 9 - type: integer 
	Parameter dout_WIDTH bound to: 25 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 11 - type: integer 
	Parameter dout_WIDTH bound to: 26 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 8 - type: integer 
	Parameter dout_WIDTH bound to: 24 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 11 - type: integer 
	Parameter dout_WIDTH bound to: 26 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 10 - type: integer 
	Parameter dout_WIDTH bound to: 26 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 9 - type: integer 
	Parameter dout_WIDTH bound to: 25 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 11 - type: integer 
	Parameter dout_WIDTH bound to: 26 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 10 - type: integer 
	Parameter dout_WIDTH bound to: 26 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 10 - type: integer 
	Parameter dout_WIDTH bound to: 26 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 10 - type: integer 
	Parameter dout_WIDTH bound to: 26 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 9 - type: integer 
	Parameter dout_WIDTH bound to: 25 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 8 - type: integer 
	Parameter dout_WIDTH bound to: 24 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 10 - type: integer 
	Parameter dout_WIDTH bound to: 26 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s' (48#1) [/home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/syn/vhdl/dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s.vhd:60]
	Parameter DataWidth bound to: 16 - type: integer 
	Parameter DataWidth bound to: 16 - type: integer 
	Parameter DataWidth bound to: 16 - type: integer 
	Parameter DataWidth bound to: 16 - type: integer 
	Parameter DataWidth bound to: 16 - type: integer 
	Parameter DataWidth bound to: 16 - type: integer 
	Parameter DataWidth bound to: 16 - type: integer 
	Parameter DataWidth bound to: 16 - type: integer 
	Parameter DataWidth bound to: 16 - type: integer 
	Parameter DataWidth bound to: 16 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'dense_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_10u_config9_s' (49#1) [/home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/syn/vhdl/dense_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_10u_config9_s.vhd:78]
INFO: [Synth 8-638] synthesizing module 'fifo_w16_d676_A' [/home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/syn/vhdl/fifo_w16_d676_A.vhd:31]
	Parameter MEM_STYLE bound to: block - type: string 
	Parameter DATA_WIDTH bound to: 16 - type: integer 
	Parameter ADDR_WIDTH bound to: 10 - type: integer 
	Parameter DEPTH bound to: 676 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'fifo_w16_d676_A' (50#1) [/home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/syn/vhdl/fifo_w16_d676_A.vhd:31]
INFO: [Synth 8-638] synthesizing module 'fifo_w16_d36_A' [/home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/syn/vhdl/fifo_w16_d36_A.vhd:66]
	Parameter MEM_STYLE bound to: shiftreg - type: string 
	Parameter DATA_WIDTH bound to: 16 - type: integer 
	Parameter ADDR_WIDTH bound to: 6 - type: integer 
	Parameter DEPTH bound to: 36 - type: integer 
	Parameter DATA_WIDTH bound to: 16 - type: integer 
	Parameter ADDR_WIDTH bound to: 6 - type: integer 
	Parameter DEPTH bound to: 36 - type: integer 
INFO: [Synth 8-638] synthesizing module 'fifo_w16_d36_A_shiftReg' [/home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/syn/vhdl/fifo_w16_d36_A.vhd:23]
	Parameter DATA_WIDTH bound to: 16 - type: integer 
	Parameter ADDR_WIDTH bound to: 6 - type: integer 
	Parameter DEPTH bound to: 36 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'fifo_w16_d36_A_shiftReg' (51#1) [/home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/syn/vhdl/fifo_w16_d36_A.vhd:23]
INFO: [Synth 8-256] done synthesizing module 'fifo_w16_d36_A' (52#1) [/home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/syn/vhdl/fifo_w16_d36_A.vhd:66]
INFO: [Synth 8-638] synthesizing module 'fifo_w16_d16_A' [/home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/syn/vhdl/fifo_w16_d16_A.vhd:66]
	Parameter MEM_STYLE bound to: shiftreg - type: string 
	Parameter DATA_WIDTH bound to: 16 - type: integer 
	Parameter ADDR_WIDTH bound to: 4 - type: integer 
	Parameter DEPTH bound to: 16 - type: integer 
	Parameter DATA_WIDTH bound to: 16 - type: integer 
	Parameter ADDR_WIDTH bound to: 4 - type: integer 
	Parameter DEPTH bound to: 16 - type: integer 
INFO: [Synth 8-638] synthesizing module 'fifo_w16_d16_A_shiftReg' [/home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/syn/vhdl/fifo_w16_d16_A.vhd:23]
	Parameter DATA_WIDTH bound to: 16 - type: integer 
	Parameter ADDR_WIDTH bound to: 4 - type: integer 
	Parameter DEPTH bound to: 16 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'fifo_w16_d16_A_shiftReg' (53#1) [/home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/syn/vhdl/fifo_w16_d16_A.vhd:23]
INFO: [Synth 8-256] done synthesizing module 'fifo_w16_d16_A' (54#1) [/home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/syn/vhdl/fifo_w16_d16_A.vhd:66]
INFO: [Synth 8-638] synthesizing module 'fifo_w16_d4_A' [/home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/syn/vhdl/fifo_w16_d4_A.vhd:66]
	Parameter MEM_STYLE bound to: shiftreg - type: string 
	Parameter DATA_WIDTH bound to: 16 - type: integer 
	Parameter ADDR_WIDTH bound to: 2 - type: integer 
	Parameter DEPTH bound to: 4 - type: integer 
	Parameter DATA_WIDTH bound to: 16 - type: integer 
	Parameter ADDR_WIDTH bound to: 2 - type: integer 
	Parameter DEPTH bound to: 4 - type: integer 
INFO: [Synth 8-638] synthesizing module 'fifo_w16_d4_A_shiftReg' [/home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/syn/vhdl/fifo_w16_d4_A.vhd:23]
	Parameter DATA_WIDTH bound to: 16 - type: integer 
	Parameter ADDR_WIDTH bound to: 2 - type: integer 
	Parameter DEPTH bound to: 4 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'fifo_w16_d4_A_shiftReg' (55#1) [/home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/syn/vhdl/fifo_w16_d4_A.vhd:23]
INFO: [Synth 8-256] done synthesizing module 'fifo_w16_d4_A' (56#1) [/home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/syn/vhdl/fifo_w16_d4_A.vhd:66]
INFO: [Synth 8-638] synthesizing module 'start_for_relu_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_relu_config3_U0' [/home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/syn/vhdl/start_for_relu_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_relu_config3_U0.vhd:66]
	Parameter MEM_STYLE bound to: shiftreg - type: string 
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2 - type: integer 
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2 - type: integer 
INFO: [Synth 8-638] synthesizing module 'start_for_relu_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_relu_config3_U0_shiftReg' [/home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/syn/vhdl/start_for_relu_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_relu_config3_U0.vhd:23]
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'start_for_relu_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_relu_config3_U0_shiftReg' (57#1) [/home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/syn/vhdl/start_for_relu_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_relu_config3_U0.vhd:23]
INFO: [Synth 8-256] done synthesizing module 'start_for_relu_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_relu_config3_U0' (58#1) [/home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/syn/vhdl/start_for_relu_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_relu_config3_U0.vhd:66]
INFO: [Synth 8-638] synthesizing module 'start_for_pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_config4Ffa' [/home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/syn/vhdl/start_for_pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_config4Ffa.vhd:66]
	Parameter MEM_STYLE bound to: shiftreg - type: string 
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2 - type: integer 
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2 - type: integer 
INFO: [Synth 8-638] synthesizing module 'start_for_pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_config4Ffa_shiftReg' [/home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/syn/vhdl/start_for_pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_config4Ffa.vhd:23]
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'start_for_pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_config4Ffa_shiftReg' (59#1) [/home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/syn/vhdl/start_for_pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_config4Ffa.vhd:23]
INFO: [Synth 8-256] done synthesizing module 'start_for_pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_config4Ffa' (60#1) [/home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/syn/vhdl/start_for_pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_config4Ffa.vhd:66]
INFO: [Synth 8-638] synthesizing module 'start_for_conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_8u_config5_U0' [/home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/syn/vhdl/start_for_conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_8u_config5_U0.vhd:66]
	Parameter MEM_STYLE bound to: shiftreg - type: string 
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2 - type: integer 
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2 - type: integer 
INFO: [Synth 8-638] synthesizing module 'start_for_conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_8u_config5_U0_shiftReg' [/home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/syn/vhdl/start_for_conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_8u_config5_U0.vhd:23]
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'start_for_conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_8u_config5_U0_shiftReg' (61#1) [/home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/syn/vhdl/start_for_conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_8u_config5_U0.vhd:23]
INFO: [Synth 8-256] done synthesizing module 'start_for_conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_8u_config5_U0' (62#1) [/home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/syn/vhdl/start_for_conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_8u_config5_U0.vhd:66]
INFO: [Synth 8-638] synthesizing module 'start_for_relu_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_8u_relu_config6_U0' [/home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/syn/vhdl/start_for_relu_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_8u_relu_config6_U0.vhd:66]
	Parameter MEM_STYLE bound to: shiftreg - type: string 
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2 - type: integer 
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2 - type: integer 
INFO: [Synth 8-638] synthesizing module 'start_for_relu_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_8u_relu_config6_U0_shiftReg' [/home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/syn/vhdl/start_for_relu_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_8u_relu_config6_U0.vhd:23]
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'start_for_relu_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_8u_relu_config6_U0_shiftReg' (63#1) [/home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/syn/vhdl/start_for_relu_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_8u_relu_config6_U0.vhd:23]
INFO: [Synth 8-256] done synthesizing module 'start_for_relu_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_8u_relu_config6_U0' (64#1) [/home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/syn/vhdl/start_for_relu_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_8u_relu_config6_U0.vhd:66]
INFO: [Synth 8-638] synthesizing module 'start_for_pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_8u_config7Gfk' [/home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/syn/vhdl/start_for_pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_8u_config7Gfk.vhd:66]
	Parameter MEM_STYLE bound to: shiftreg - type: string 
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2 - type: integer 
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2 - type: integer 
INFO: [Synth 8-638] synthesizing module 'start_for_pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_8u_config7Gfk_shiftReg' [/home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/syn/vhdl/start_for_pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_8u_config7Gfk.vhd:23]
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'start_for_pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_8u_config7Gfk_shiftReg' (65#1) [/home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/syn/vhdl/start_for_pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_8u_config7Gfk.vhd:23]
INFO: [Synth 8-256] done synthesizing module 'start_for_pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_8u_config7Gfk' (66#1) [/home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/syn/vhdl/start_for_pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_8u_config7Gfk.vhd:66]
INFO: [Synth 8-638] synthesizing module 'start_for_dense_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_10u_config9_U0' [/home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/syn/vhdl/start_for_dense_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_10u_config9_U0.vhd:66]
	Parameter MEM_STYLE bound to: shiftreg - type: string 
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2 - type: integer 
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2 - type: integer 
INFO: [Synth 8-638] synthesizing module 'start_for_dense_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_10u_config9_U0_shiftReg' [/home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/syn/vhdl/start_for_dense_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_10u_config9_U0.vhd:23]
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'start_for_dense_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_10u_config9_U0_shiftReg' (67#1) [/home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/syn/vhdl/start_for_dense_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_10u_config9_U0.vhd:23]
INFO: [Synth 8-256] done synthesizing module 'start_for_dense_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_10u_config9_U0' (68#1) [/home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/syn/vhdl/start_for_dense_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_10u_config9_U0.vhd:66]
INFO: [Synth 8-256] done synthesizing module 'myproject' (69#1) [/home/pominiq/ProjectFolder/model_1/hls4ml_prj/myproject_prj/solution1/syn/vhdl/myproject.vhd:56]
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:13 ; elapsed = 00:00:16 . Memory (MB): peak = 2080.703 ; gain = 0.000 ; free physical = 895 ; free virtual = 3903
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:14 ; elapsed = 00:00:17 . Memory (MB): peak = 2080.703 ; gain = 0.000 ; free physical = 916 ; free virtual = 3924
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xcu50-fsvh2104-2-e
INFO: [Synth 8-6742] Reading net delay rules and data
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:14 ; elapsed = 00:00:17 . Memory (MB): peak = 2086.730 ; gain = 6.027 ; free physical = 918 ; free virtual = 3927
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xcu50-fsvh2104-2-e
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-5779] Default cascade height of 1 will be used for BRAM '"fifo_w16_d676_A:/mem_reg"'.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 16 for RAM "fifo_w16_d676_A:/mem_reg"
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:25 ; elapsed = 00:00:26 . Memory (MB): peak = 2086.730 ; gain = 6.027 ; free physical = 778 ; free virtual = 3795
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   32 Bit       Adders := 3     
	   2 Input   26 Bit       Adders := 6     
	   3 Input   26 Bit       Adders := 8     
	   2 Input   25 Bit       Adders := 7     
	   3 Input   25 Bit       Adders := 11    
	   2 Input   24 Bit       Adders := 3     
	   3 Input   24 Bit       Adders := 11    
	   3 Input   23 Bit       Adders := 9     
	   2 Input   23 Bit       Adders := 5     
	   3 Input   22 Bit       Adders := 10    
	   2 Input   22 Bit       Adders := 2     
	   3 Input   21 Bit       Adders := 9     
	   2 Input   21 Bit       Adders := 1     
	   3 Input   20 Bit       Adders := 3     
	   2 Input   20 Bit       Adders := 2     
	   3 Input   19 Bit       Adders := 3     
	  29 Input   16 Bit       Adders := 4     
	  28 Input   16 Bit       Adders := 5     
	  26 Input   16 Bit       Adders := 1     
	  31 Input   16 Bit       Adders := 3     
	   9 Input   16 Bit       Adders := 2     
	   8 Input   16 Bit       Adders := 2     
	  24 Input   16 Bit       Adders := 2     
	  30 Input   16 Bit       Adders := 1     
	  27 Input   16 Bit       Adders := 2     
	   2 Input   15 Bit       Adders := 45    
	   3 Input   15 Bit       Adders := 4     
	   2 Input   14 Bit       Adders := 20    
	   3 Input   14 Bit       Adders := 1     
	   2 Input   13 Bit       Adders := 22    
	   2 Input   12 Bit       Adders := 13    
	   2 Input   11 Bit       Adders := 5     
	   2 Input   10 Bit       Adders := 30    
	   2 Input    9 Bit       Adders := 4     
	   2 Input    8 Bit       Adders := 1     
	   2 Input    7 Bit       Adders := 4     
	   2 Input    6 Bit       Adders := 1     
	   2 Input    5 Bit       Adders := 18    
	   2 Input    3 Bit       Adders := 13    
	   2 Input    2 Bit       Adders := 7     
+---Registers : 
	               32 Bit    Registers := 6     
	               17 Bit    Registers := 22    
	               16 Bit    Registers := 219   
	               10 Bit    Registers := 20    
	                7 Bit    Registers := 4     
	                6 Bit    Registers := 2     
	                5 Bit    Registers := 18    
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 19    
	                2 Bit    Registers := 20    
	                1 Bit    Registers := 151   
+---RAMs : 
	              10K Bit	(676 X 16 bit)          RAMs := 8     
+---Muxes : 
	   2 Input   32 Bit        Muxes := 6     
	   2 Input   17 Bit        Muxes := 11    
	   2 Input   16 Bit        Muxes := 570   
	   4 Input   16 Bit        Muxes := 2     
	   2 Input   10 Bit        Muxes := 17    
	   3 Input   10 Bit        Muxes := 1     
	   2 Input    9 Bit        Muxes := 1     
	   2 Input    7 Bit        Muxes := 1     
	   2 Input    6 Bit        Muxes := 5     
	   2 Input    4 Bit        Muxes := 26    
	   4 Input    4 Bit        Muxes := 4     
	   5 Input    3 Bit        Muxes := 4     
	   2 Input    3 Bit        Muxes := 6     
	   6 Input    3 Bit        Muxes := 1     
	   4 Input    3 Bit        Muxes := 8     
	   2 Input    2 Bit        Muxes := 34    
	   3 Input    2 Bit        Muxes := 12    
	   4 Input    2 Bit        Muxes := 11    
	   2 Input    1 Bit        Muxes := 234   
	   3 Input    1 Bit        Muxes := 16    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 5952 (col length:93)
BRAMs: 2688 (col length: RAMB18 192 RAMB36 96)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
DSP Report: Generating DSP myproject_mul_mul_16s_7s_23_1_1_U59/myproject_mul_mul_16s_7s_23_1_1_DSP48_0_U/p_cvt, operation Mode is: A2*(B:0x3ffd4).
DSP Report: register kernel_data_V_1_0_reg is absorbed into DSP myproject_mul_mul_16s_7s_23_1_1_U59/myproject_mul_mul_16s_7s_23_1_1_DSP48_0_U/p_cvt.
DSP Report: operator myproject_mul_mul_16s_7s_23_1_1_U59/myproject_mul_mul_16s_7s_23_1_1_DSP48_0_U/p_cvt is absorbed into DSP myproject_mul_mul_16s_7s_23_1_1_U59/myproject_mul_mul_16s_7s_23_1_1_DSP48_0_U/p_cvt.
DSP Report: Generating DSP myproject_mul_mul_16s_6s_22_1_1_U76/myproject_mul_mul_16s_6s_22_1_1_DSP48_7_U/p_cvt, operation Mode is: A2*(B:0x3ffea).
DSP Report: register kernel_data_V_1_18_reg is absorbed into DSP myproject_mul_mul_16s_6s_22_1_1_U76/myproject_mul_mul_16s_6s_22_1_1_DSP48_7_U/p_cvt.
DSP Report: operator myproject_mul_mul_16s_6s_22_1_1_U76/myproject_mul_mul_16s_6s_22_1_1_DSP48_7_U/p_cvt is absorbed into DSP myproject_mul_mul_16s_6s_22_1_1_U76/myproject_mul_mul_16s_6s_22_1_1_DSP48_7_U/p_cvt.
DSP Report: Generating DSP myproject_mul_mul_16s_7ns_23_1_1_U79/myproject_mul_mul_16s_7ns_23_1_1_DSP48_8_U/p_cvt, operation Mode is: A2*(B:0x2a).
DSP Report: register kernel_data_V_1_21_reg is absorbed into DSP myproject_mul_mul_16s_7ns_23_1_1_U79/myproject_mul_mul_16s_7ns_23_1_1_DSP48_8_U/p_cvt.
DSP Report: operator myproject_mul_mul_16s_7ns_23_1_1_U79/myproject_mul_mul_16s_7ns_23_1_1_DSP48_8_U/p_cvt is absorbed into DSP myproject_mul_mul_16s_7ns_23_1_1_U79/myproject_mul_mul_16s_7ns_23_1_1_DSP48_8_U/p_cvt.
DSP Report: Generating DSP myproject_mul_mul_16s_7s_23_1_1_U64/myproject_mul_mul_16s_7s_23_1_1_DSP48_0_U/p_cvt, operation Mode is: A2*(B:0x3ffcc).
DSP Report: register kernel_data_V_1_6_reg is absorbed into DSP myproject_mul_mul_16s_7s_23_1_1_U64/myproject_mul_mul_16s_7s_23_1_1_DSP48_0_U/p_cvt.
DSP Report: operator myproject_mul_mul_16s_7s_23_1_1_U64/myproject_mul_mul_16s_7s_23_1_1_DSP48_0_U/p_cvt is absorbed into DSP myproject_mul_mul_16s_7s_23_1_1_U64/myproject_mul_mul_16s_7s_23_1_1_DSP48_0_U/p_cvt.
DSP Report: Generating DSP myproject_mul_mul_16s_7s_23_1_1_U78/myproject_mul_mul_16s_7s_23_1_1_DSP48_0_U/p_cvt, operation Mode is: A2*(B:0x3ffc3).
DSP Report: register kernel_data_V_1_20_reg is absorbed into DSP myproject_mul_mul_16s_7s_23_1_1_U78/myproject_mul_mul_16s_7s_23_1_1_DSP48_0_U/p_cvt.
DSP Report: operator myproject_mul_mul_16s_7s_23_1_1_U78/myproject_mul_mul_16s_7s_23_1_1_DSP48_0_U/p_cvt is absorbed into DSP myproject_mul_mul_16s_7s_23_1_1_U78/myproject_mul_mul_16s_7s_23_1_1_DSP48_0_U/p_cvt.
DSP Report: Generating DSP myproject_mul_mul_16s_8s_24_1_1_U60/myproject_mul_mul_16s_8s_24_1_1_DSP48_1_U/p_cvt, operation Mode is: A2*(B:0x3ffb1).
DSP Report: register kernel_data_V_1_1_reg is absorbed into DSP myproject_mul_mul_16s_8s_24_1_1_U60/myproject_mul_mul_16s_8s_24_1_1_DSP48_1_U/p_cvt.
DSP Report: operator myproject_mul_mul_16s_8s_24_1_1_U60/myproject_mul_mul_16s_8s_24_1_1_DSP48_1_U/p_cvt is absorbed into DSP myproject_mul_mul_16s_8s_24_1_1_U60/myproject_mul_mul_16s_8s_24_1_1_DSP48_1_U/p_cvt.
DSP Report: Generating DSP myproject_mul_mul_16s_9s_25_1_1_U84/myproject_mul_mul_16s_9s_25_1_1_DSP48_5_U/p_cvt, operation Mode is: A2*(B:0x3ff3f).
DSP Report: register kernel_data_V_1_26_reg is absorbed into DSP myproject_mul_mul_16s_9s_25_1_1_U84/myproject_mul_mul_16s_9s_25_1_1_DSP48_5_U/p_cvt.
DSP Report: operator myproject_mul_mul_16s_9s_25_1_1_U84/myproject_mul_mul_16s_9s_25_1_1_DSP48_5_U/p_cvt is absorbed into DSP myproject_mul_mul_16s_9s_25_1_1_U84/myproject_mul_mul_16s_9s_25_1_1_DSP48_5_U/p_cvt.
DSP Report: Generating DSP myproject_mul_mul_16s_9ns_25_1_1_U77/myproject_mul_mul_16s_9ns_25_1_1_DSP48_3_U/p_cvt, operation Mode is: A2*(B:0xdc).
DSP Report: register kernel_data_V_1_19_reg is absorbed into DSP myproject_mul_mul_16s_9ns_25_1_1_U77/myproject_mul_mul_16s_9ns_25_1_1_DSP48_3_U/p_cvt.
DSP Report: operator myproject_mul_mul_16s_9ns_25_1_1_U77/myproject_mul_mul_16s_9ns_25_1_1_DSP48_3_U/p_cvt is absorbed into DSP myproject_mul_mul_16s_9ns_25_1_1_U77/myproject_mul_mul_16s_9ns_25_1_1_DSP48_3_U/p_cvt.
DSP Report: Generating DSP myproject_mul_mul_16s_9ns_25_1_1_U72/myproject_mul_mul_16s_9ns_25_1_1_DSP48_3_U/p_cvt, operation Mode is: A2*(B:0x9f).
DSP Report: register kernel_data_V_1_14_reg is absorbed into DSP myproject_mul_mul_16s_9ns_25_1_1_U72/myproject_mul_mul_16s_9ns_25_1_1_DSP48_3_U/p_cvt.
DSP Report: operator myproject_mul_mul_16s_9ns_25_1_1_U72/myproject_mul_mul_16s_9ns_25_1_1_DSP48_3_U/p_cvt is absorbed into DSP myproject_mul_mul_16s_9ns_25_1_1_U72/myproject_mul_mul_16s_9ns_25_1_1_DSP48_3_U/p_cvt.
DSP Report: Generating DSP myproject_mul_mul_16s_9ns_25_1_1_U83/myproject_mul_mul_16s_9ns_25_1_1_DSP48_3_U/p_cvt, operation Mode is: A2*(B:0x83).
DSP Report: register kernel_data_V_1_25_reg is absorbed into DSP myproject_mul_mul_16s_9ns_25_1_1_U83/myproject_mul_mul_16s_9ns_25_1_1_DSP48_3_U/p_cvt.
DSP Report: operator myproject_mul_mul_16s_9ns_25_1_1_U83/myproject_mul_mul_16s_9ns_25_1_1_DSP48_3_U/p_cvt is absorbed into DSP myproject_mul_mul_16s_9ns_25_1_1_U83/myproject_mul_mul_16s_9ns_25_1_1_DSP48_3_U/p_cvt.
DSP Report: Generating DSP myproject_mul_mul_16s_9ns_25_1_1_U87/myproject_mul_mul_16s_9ns_25_1_1_DSP48_3_U/p_cvt, operation Mode is: A2*(B:0xa4).
DSP Report: register kernel_data_V_1_32_reg is absorbed into DSP myproject_mul_mul_16s_9ns_25_1_1_U87/myproject_mul_mul_16s_9ns_25_1_1_DSP48_3_U/p_cvt.
DSP Report: operator myproject_mul_mul_16s_9ns_25_1_1_U87/myproject_mul_mul_16s_9ns_25_1_1_DSP48_3_U/p_cvt is absorbed into DSP myproject_mul_mul_16s_9ns_25_1_1_U87/myproject_mul_mul_16s_9ns_25_1_1_DSP48_3_U/p_cvt.
DSP Report: Generating DSP myproject_mul_mul_16s_8ns_24_1_1_U67/myproject_mul_mul_16s_8ns_24_1_1_DSP48_4_U/p_cvt, operation Mode is: A2*(B:0x76).
DSP Report: register kernel_data_V_1_9_reg is absorbed into DSP myproject_mul_mul_16s_8ns_24_1_1_U67/myproject_mul_mul_16s_8ns_24_1_1_DSP48_4_U/p_cvt.
DSP Report: operator myproject_mul_mul_16s_8ns_24_1_1_U67/myproject_mul_mul_16s_8ns_24_1_1_DSP48_4_U/p_cvt is absorbed into DSP myproject_mul_mul_16s_8ns_24_1_1_U67/myproject_mul_mul_16s_8ns_24_1_1_DSP48_4_U/p_cvt.
DSP Report: Generating DSP myproject_mul_mul_16s_8ns_24_1_1_U68/myproject_mul_mul_16s_8ns_24_1_1_DSP48_4_U/p_cvt, operation Mode is: A2*(B:0x5a).
DSP Report: register kernel_data_V_1_10_reg is absorbed into DSP myproject_mul_mul_16s_8ns_24_1_1_U68/myproject_mul_mul_16s_8ns_24_1_1_DSP48_4_U/p_cvt.
DSP Report: operator myproject_mul_mul_16s_8ns_24_1_1_U68/myproject_mul_mul_16s_8ns_24_1_1_DSP48_4_U/p_cvt is absorbed into DSP myproject_mul_mul_16s_8ns_24_1_1_U68/myproject_mul_mul_16s_8ns_24_1_1_DSP48_4_U/p_cvt.
DSP Report: Generating DSP myproject_mul_mul_16s_9ns_25_1_1_U70/myproject_mul_mul_16s_9ns_25_1_1_DSP48_3_U/p_cvt, operation Mode is: A2*(B:0xa7).
DSP Report: register kernel_data_V_1_12_reg is absorbed into DSP myproject_mul_mul_16s_9ns_25_1_1_U70/myproject_mul_mul_16s_9ns_25_1_1_DSP48_3_U/p_cvt.
DSP Report: operator myproject_mul_mul_16s_9ns_25_1_1_U70/myproject_mul_mul_16s_9ns_25_1_1_DSP48_3_U/p_cvt is absorbed into DSP myproject_mul_mul_16s_9ns_25_1_1_U70/myproject_mul_mul_16s_9ns_25_1_1_DSP48_3_U/p_cvt.
DSP Report: Generating DSP myproject_mul_mul_16s_9ns_25_1_1_U71/myproject_mul_mul_16s_9ns_25_1_1_DSP48_3_U/p_cvt, operation Mode is: A2*(B:0xb7).
DSP Report: register kernel_data_V_1_13_reg is absorbed into DSP myproject_mul_mul_16s_9ns_25_1_1_U71/myproject_mul_mul_16s_9ns_25_1_1_DSP48_3_U/p_cvt.
DSP Report: operator myproject_mul_mul_16s_9ns_25_1_1_U71/myproject_mul_mul_16s_9ns_25_1_1_DSP48_3_U/p_cvt is absorbed into DSP myproject_mul_mul_16s_9ns_25_1_1_U71/myproject_mul_mul_16s_9ns_25_1_1_DSP48_3_U/p_cvt.
DSP Report: Generating DSP myproject_mul_mul_16s_11ns_26_1_1_U88/myproject_mul_mul_16s_11ns_26_1_1_DSP48_9_U/p_cvt, operation Mode is: A2*(B:0x25f).
DSP Report: register kernel_data_V_1_34_reg is absorbed into DSP myproject_mul_mul_16s_11ns_26_1_1_U88/myproject_mul_mul_16s_11ns_26_1_1_DSP48_9_U/p_cvt.
DSP Report: operator myproject_mul_mul_16s_11ns_26_1_1_U88/myproject_mul_mul_16s_11ns_26_1_1_DSP48_9_U/p_cvt is absorbed into DSP myproject_mul_mul_16s_11ns_26_1_1_U88/myproject_mul_mul_16s_11ns_26_1_1_DSP48_9_U/p_cvt.
DSP Report: Generating DSP myproject_mul_mul_16s_9ns_25_1_1_U63/myproject_mul_mul_16s_9ns_25_1_1_DSP48_3_U/p_cvt, operation Mode is: A2*(B:0xa2).
DSP Report: register kernel_data_V_1_5_reg is absorbed into DSP myproject_mul_mul_16s_9ns_25_1_1_U63/myproject_mul_mul_16s_9ns_25_1_1_DSP48_3_U/p_cvt.
DSP Report: operator myproject_mul_mul_16s_9ns_25_1_1_U63/myproject_mul_mul_16s_9ns_25_1_1_DSP48_3_U/p_cvt is absorbed into DSP myproject_mul_mul_16s_9ns_25_1_1_U63/myproject_mul_mul_16s_9ns_25_1_1_DSP48_3_U/p_cvt.
DSP Report: Generating DSP myproject_mul_mul_16s_11ns_26_1_1_U86/myproject_mul_mul_16s_11ns_26_1_1_DSP48_9_U/p_cvt, operation Mode is: A2*(B:0x224).
DSP Report: register kernel_data_V_1_30_reg is absorbed into DSP myproject_mul_mul_16s_11ns_26_1_1_U86/myproject_mul_mul_16s_11ns_26_1_1_DSP48_9_U/p_cvt.
DSP Report: operator myproject_mul_mul_16s_11ns_26_1_1_U86/myproject_mul_mul_16s_11ns_26_1_1_DSP48_9_U/p_cvt is absorbed into DSP myproject_mul_mul_16s_11ns_26_1_1_U86/myproject_mul_mul_16s_11ns_26_1_1_DSP48_9_U/p_cvt.
DSP Report: Generating DSP myproject_mul_mul_16s_10ns_26_1_1_U82/myproject_mul_mul_16s_10ns_26_1_1_DSP48_6_U/p_cvt, operation Mode is: A2*(B:0x194).
DSP Report: register kernel_data_V_1_24_reg is absorbed into DSP myproject_mul_mul_16s_10ns_26_1_1_U82/myproject_mul_mul_16s_10ns_26_1_1_DSP48_6_U/p_cvt.
DSP Report: operator myproject_mul_mul_16s_10ns_26_1_1_U82/myproject_mul_mul_16s_10ns_26_1_1_DSP48_6_U/p_cvt is absorbed into DSP myproject_mul_mul_16s_10ns_26_1_1_U82/myproject_mul_mul_16s_10ns_26_1_1_DSP48_6_U/p_cvt.
DSP Report: Generating DSP myproject_mul_mul_16s_11ns_26_1_1_U89/myproject_mul_mul_16s_11ns_26_1_1_DSP48_9_U/p_cvt, operation Mode is: A2*(B:0x297).
DSP Report: register kernel_data_V_1_35_reg is absorbed into DSP myproject_mul_mul_16s_11ns_26_1_1_U89/myproject_mul_mul_16s_11ns_26_1_1_DSP48_9_U/p_cvt.
DSP Report: operator myproject_mul_mul_16s_11ns_26_1_1_U89/myproject_mul_mul_16s_11ns_26_1_1_DSP48_9_U/p_cvt is absorbed into DSP myproject_mul_mul_16s_11ns_26_1_1_U89/myproject_mul_mul_16s_11ns_26_1_1_DSP48_9_U/p_cvt.
DSP Report: Generating DSP myproject_mul_mul_16s_10ns_26_1_1_U80/myproject_mul_mul_16s_10ns_26_1_1_DSP48_6_U/p_cvt, operation Mode is: A2*(B:0x1f4).
DSP Report: register kernel_data_V_1_22_reg is absorbed into DSP myproject_mul_mul_16s_10ns_26_1_1_U80/myproject_mul_mul_16s_10ns_26_1_1_DSP48_6_U/p_cvt.
DSP Report: operator myproject_mul_mul_16s_10ns_26_1_1_U80/myproject_mul_mul_16s_10ns_26_1_1_DSP48_6_U/p_cvt is absorbed into DSP myproject_mul_mul_16s_10ns_26_1_1_U80/myproject_mul_mul_16s_10ns_26_1_1_DSP48_6_U/p_cvt.
DSP Report: Generating DSP myproject_mul_mul_16s_11ns_26_1_1_U81/myproject_mul_mul_16s_11ns_26_1_1_DSP48_9_U/p_cvt, operation Mode is: A2*(B:0x222).
DSP Report: register kernel_data_V_1_23_reg is absorbed into DSP myproject_mul_mul_16s_11ns_26_1_1_U81/myproject_mul_mul_16s_11ns_26_1_1_DSP48_9_U/p_cvt.
DSP Report: operator myproject_mul_mul_16s_11ns_26_1_1_U81/myproject_mul_mul_16s_11ns_26_1_1_DSP48_9_U/p_cvt is absorbed into DSP myproject_mul_mul_16s_11ns_26_1_1_U81/myproject_mul_mul_16s_11ns_26_1_1_DSP48_9_U/p_cvt.
DSP Report: Generating DSP myproject_mul_mul_16s_10s_26_1_1_U69/myproject_mul_mul_16s_10s_26_1_1_DSP48_2_U/p_cvt, operation Mode is: A2*(B:0x3fef2).
DSP Report: register kernel_data_V_1_11_reg is absorbed into DSP myproject_mul_mul_16s_10s_26_1_1_U69/myproject_mul_mul_16s_10s_26_1_1_DSP48_2_U/p_cvt.
DSP Report: operator myproject_mul_mul_16s_10s_26_1_1_U69/myproject_mul_mul_16s_10s_26_1_1_DSP48_2_U/p_cvt is absorbed into DSP myproject_mul_mul_16s_10s_26_1_1_U69/myproject_mul_mul_16s_10s_26_1_1_DSP48_2_U/p_cvt.
DSP Report: Generating DSP myproject_mul_mul_16s_10ns_26_1_1_U75/myproject_mul_mul_16s_10ns_26_1_1_DSP48_6_U/p_cvt, operation Mode is: A2*(B:0x176).
DSP Report: register kernel_data_V_1_17_reg is absorbed into DSP myproject_mul_mul_16s_10ns_26_1_1_U75/myproject_mul_mul_16s_10ns_26_1_1_DSP48_6_U/p_cvt.
DSP Report: operator myproject_mul_mul_16s_10ns_26_1_1_U75/myproject_mul_mul_16s_10ns_26_1_1_DSP48_6_U/p_cvt is absorbed into DSP myproject_mul_mul_16s_10ns_26_1_1_U75/myproject_mul_mul_16s_10ns_26_1_1_DSP48_6_U/p_cvt.
DSP Report: Generating DSP myproject_mul_mul_16s_10s_26_1_1_U65/myproject_mul_mul_16s_10s_26_1_1_DSP48_2_U/p_cvt, operation Mode is: A2*(B:0x3feed).
DSP Report: register kernel_data_V_1_7_reg is absorbed into DSP myproject_mul_mul_16s_10s_26_1_1_U65/myproject_mul_mul_16s_10s_26_1_1_DSP48_2_U/p_cvt.
DSP Report: operator myproject_mul_mul_16s_10s_26_1_1_U65/myproject_mul_mul_16s_10s_26_1_1_DSP48_2_U/p_cvt is absorbed into DSP myproject_mul_mul_16s_10s_26_1_1_U65/myproject_mul_mul_16s_10s_26_1_1_DSP48_2_U/p_cvt.
DSP Report: Generating DSP myproject_mul_mul_16s_10s_26_1_1_U61/myproject_mul_mul_16s_10s_26_1_1_DSP48_2_U/p_cvt, operation Mode is: A2*(B:0x3fec5).
DSP Report: register kernel_data_V_1_2_reg is absorbed into DSP myproject_mul_mul_16s_10s_26_1_1_U61/myproject_mul_mul_16s_10s_26_1_1_DSP48_2_U/p_cvt.
DSP Report: operator myproject_mul_mul_16s_10s_26_1_1_U61/myproject_mul_mul_16s_10s_26_1_1_DSP48_2_U/p_cvt is absorbed into DSP myproject_mul_mul_16s_10s_26_1_1_U61/myproject_mul_mul_16s_10s_26_1_1_DSP48_2_U/p_cvt.
DSP Report: Generating DSP myproject_mul_mul_16s_10s_26_1_1_U66/myproject_mul_mul_16s_10s_26_1_1_DSP48_2_U/p_cvt, operation Mode is: A2*(B:0x3fed4).
DSP Report: register kernel_data_V_1_8_reg is absorbed into DSP myproject_mul_mul_16s_10s_26_1_1_U66/myproject_mul_mul_16s_10s_26_1_1_DSP48_2_U/p_cvt.
DSP Report: operator myproject_mul_mul_16s_10s_26_1_1_U66/myproject_mul_mul_16s_10s_26_1_1_DSP48_2_U/p_cvt is absorbed into DSP myproject_mul_mul_16s_10s_26_1_1_U66/myproject_mul_mul_16s_10s_26_1_1_DSP48_2_U/p_cvt.
DSP Report: Generating DSP myproject_mul_mul_16s_10s_26_1_1_U73/myproject_mul_mul_16s_10s_26_1_1_DSP48_2_U/p_cvt, operation Mode is: A2*(B:0x3fe7f).
DSP Report: register kernel_data_V_1_15_reg is absorbed into DSP myproject_mul_mul_16s_10s_26_1_1_U73/myproject_mul_mul_16s_10s_26_1_1_DSP48_2_U/p_cvt.
DSP Report: operator myproject_mul_mul_16s_10s_26_1_1_U73/myproject_mul_mul_16s_10s_26_1_1_DSP48_2_U/p_cvt is absorbed into DSP myproject_mul_mul_16s_10s_26_1_1_U73/myproject_mul_mul_16s_10s_26_1_1_DSP48_2_U/p_cvt.
DSP Report: Generating DSP myproject_mul_mul_16s_10s_26_1_1_U85/myproject_mul_mul_16s_10s_26_1_1_DSP48_2_U/p_cvt, operation Mode is: A2*(B:0x3feb3).
DSP Report: register kernel_data_V_1_27_reg is absorbed into DSP myproject_mul_mul_16s_10s_26_1_1_U85/myproject_mul_mul_16s_10s_26_1_1_DSP48_2_U/p_cvt.
DSP Report: operator myproject_mul_mul_16s_10s_26_1_1_U85/myproject_mul_mul_16s_10s_26_1_1_DSP48_2_U/p_cvt is absorbed into DSP myproject_mul_mul_16s_10s_26_1_1_U85/myproject_mul_mul_16s_10s_26_1_1_DSP48_2_U/p_cvt.
DSP Report: Generating DSP myproject_mul_mul_16s_9s_25_1_1_U74/myproject_mul_mul_16s_9s_25_1_1_DSP48_5_U/p_cvt, operation Mode is: A2*(B:0x3ff22).
DSP Report: register kernel_data_V_1_16_reg is absorbed into DSP myproject_mul_mul_16s_9s_25_1_1_U74/myproject_mul_mul_16s_9s_25_1_1_DSP48_5_U/p_cvt.
DSP Report: operator myproject_mul_mul_16s_9s_25_1_1_U74/myproject_mul_mul_16s_9s_25_1_1_DSP48_5_U/p_cvt is absorbed into DSP myproject_mul_mul_16s_9s_25_1_1_U74/myproject_mul_mul_16s_9s_25_1_1_DSP48_5_U/p_cvt.
DSP Report: Generating DSP myproject_mul_mul_16s_10s_26_1_1_U62/myproject_mul_mul_16s_10s_26_1_1_DSP48_2_U/p_cvt, operation Mode is: A2*(B:0x3feec).
DSP Report: register kernel_data_V_1_3_reg is absorbed into DSP myproject_mul_mul_16s_10s_26_1_1_U62/myproject_mul_mul_16s_10s_26_1_1_DSP48_2_U/p_cvt.
DSP Report: operator myproject_mul_mul_16s_10s_26_1_1_U62/myproject_mul_mul_16s_10s_26_1_1_DSP48_2_U/p_cvt is absorbed into DSP myproject_mul_mul_16s_10s_26_1_1_U62/myproject_mul_mul_16s_10s_26_1_1_DSP48_2_U/p_cvt.
DSP Report: Generating DSP myproject_mul_mul_16s_7s_23_1_1_U92/myproject_mul_mul_16s_7s_23_1_1_DSP48_0_U/p_cvt, operation Mode is: A2*(B:0x3ffc3).
DSP Report: register kernel_data_V_1_2_reg is absorbed into DSP myproject_mul_mul_16s_7s_23_1_1_U92/myproject_mul_mul_16s_7s_23_1_1_DSP48_0_U/p_cvt.
DSP Report: operator myproject_mul_mul_16s_7s_23_1_1_U92/myproject_mul_mul_16s_7s_23_1_1_DSP48_0_U/p_cvt is absorbed into DSP myproject_mul_mul_16s_7s_23_1_1_U92/myproject_mul_mul_16s_7s_23_1_1_DSP48_0_U/p_cvt.
DSP Report: Generating DSP myproject_mul_mul_16s_7s_23_1_1_U110/myproject_mul_mul_16s_7s_23_1_1_DSP48_0_U/p_cvt, operation Mode is: A2*(B:0x3ffce).
DSP Report: register kernel_data_V_1_21_reg is absorbed into DSP myproject_mul_mul_16s_7s_23_1_1_U110/myproject_mul_mul_16s_7s_23_1_1_DSP48_0_U/p_cvt.
DSP Report: operator myproject_mul_mul_16s_7s_23_1_1_U110/myproject_mul_mul_16s_7s_23_1_1_DSP48_0_U/p_cvt is absorbed into DSP myproject_mul_mul_16s_7s_23_1_1_U110/myproject_mul_mul_16s_7s_23_1_1_DSP48_0_U/p_cvt.
DSP Report: Generating DSP myproject_mul_mul_16s_7s_23_1_1_U90/myproject_mul_mul_16s_7s_23_1_1_DSP48_0_U/p_cvt, operation Mode is: A2*(B:0x3ffda).
DSP Report: register kernel_data_V_1_0_reg is absorbed into DSP myproject_mul_mul_16s_7s_23_1_1_U90/myproject_mul_mul_16s_7s_23_1_1_DSP48_0_U/p_cvt.
DSP Report: operator myproject_mul_mul_16s_7s_23_1_1_U90/myproject_mul_mul_16s_7s_23_1_1_DSP48_0_U/p_cvt is absorbed into DSP myproject_mul_mul_16s_7s_23_1_1_U90/myproject_mul_mul_16s_7s_23_1_1_DSP48_0_U/p_cvt.
DSP Report: Generating DSP myproject_mul_mul_16s_7ns_23_1_1_U113/myproject_mul_mul_16s_7ns_23_1_1_DSP48_8_U/p_cvt, operation Mode is: A2*(B:0x2e).
DSP Report: register kernel_data_V_1_25_reg is absorbed into DSP myproject_mul_mul_16s_7ns_23_1_1_U113/myproject_mul_mul_16s_7ns_23_1_1_DSP48_8_U/p_cvt.
DSP Report: operator myproject_mul_mul_16s_7ns_23_1_1_U113/myproject_mul_mul_16s_7ns_23_1_1_DSP48_8_U/p_cvt is absorbed into DSP myproject_mul_mul_16s_7ns_23_1_1_U113/myproject_mul_mul_16s_7ns_23_1_1_DSP48_8_U/p_cvt.
DSP Report: Generating DSP myproject_mul_mul_16s_8s_24_1_1_U107/myproject_mul_mul_16s_8s_24_1_1_DSP48_1_U/p_cvt, operation Mode is: A2*(B:0x3ff98).
DSP Report: register kernel_data_V_1_18_reg is absorbed into DSP myproject_mul_mul_16s_8s_24_1_1_U107/myproject_mul_mul_16s_8s_24_1_1_DSP48_1_U/p_cvt.
DSP Report: operator myproject_mul_mul_16s_8s_24_1_1_U107/myproject_mul_mul_16s_8s_24_1_1_DSP48_1_U/p_cvt is absorbed into DSP myproject_mul_mul_16s_8s_24_1_1_U107/myproject_mul_mul_16s_8s_24_1_1_DSP48_1_U/p_cvt.
DSP Report: Generating DSP myproject_mul_mul_16s_8s_24_1_1_U109/myproject_mul_mul_16s_8s_24_1_1_DSP48_1_U/p_cvt, operation Mode is: A2*(B:0x3ff8d).
DSP Report: register kernel_data_V_1_20_reg is absorbed into DSP myproject_mul_mul_16s_8s_24_1_1_U109/myproject_mul_mul_16s_8s_24_1_1_DSP48_1_U/p_cvt.
DSP Report: operator myproject_mul_mul_16s_8s_24_1_1_U109/myproject_mul_mul_16s_8s_24_1_1_DSP48_1_U/p_cvt is absorbed into DSP myproject_mul_mul_16s_8s_24_1_1_U109/myproject_mul_mul_16s_8s_24_1_1_DSP48_1_U/p_cvt.
DSP Report: Generating DSP myproject_mul_mul_16s_8ns_24_1_1_U103/myproject_mul_mul_16s_8ns_24_1_1_DSP48_4_U/p_cvt, operation Mode is: A2*(B:0x5d).
DSP Report: register kernel_data_V_1_14_reg is absorbed into DSP myproject_mul_mul_16s_8ns_24_1_1_U103/myproject_mul_mul_16s_8ns_24_1_1_DSP48_4_U/p_cvt.
DSP Report: operator myproject_mul_mul_16s_8ns_24_1_1_U103/myproject_mul_mul_16s_8ns_24_1_1_DSP48_4_U/p_cvt is absorbed into DSP myproject_mul_mul_16s_8ns_24_1_1_U103/myproject_mul_mul_16s_8ns_24_1_1_DSP48_4_U/p_cvt.
DSP Report: Generating DSP myproject_mul_mul_16s_9ns_25_1_1_U116/myproject_mul_mul_16s_9ns_25_1_1_DSP48_3_U/p_cvt, operation Mode is: A2*(B:0xa6).
DSP Report: register kernel_data_V_1_31_reg is absorbed into DSP myproject_mul_mul_16s_9ns_25_1_1_U116/myproject_mul_mul_16s_9ns_25_1_1_DSP48_3_U/p_cvt.
DSP Report: operator myproject_mul_mul_16s_9ns_25_1_1_U116/myproject_mul_mul_16s_9ns_25_1_1_DSP48_3_U/p_cvt is absorbed into DSP myproject_mul_mul_16s_9ns_25_1_1_U116/myproject_mul_mul_16s_9ns_25_1_1_DSP48_3_U/p_cvt.
DSP Report: Generating DSP myproject_mul_mul_16s_9ns_25_1_1_U95/myproject_mul_mul_16s_9ns_25_1_1_DSP48_3_U/p_cvt, operation Mode is: A2*(B:0xa3).
DSP Report: register kernel_data_V_1_5_reg is absorbed into DSP myproject_mul_mul_16s_9ns_25_1_1_U95/myproject_mul_mul_16s_9ns_25_1_1_DSP48_3_U/p_cvt.
DSP Report: operator myproject_mul_mul_16s_9ns_25_1_1_U95/myproject_mul_mul_16s_9ns_25_1_1_DSP48_3_U/p_cvt is absorbed into DSP myproject_mul_mul_16s_9ns_25_1_1_U95/myproject_mul_mul_16s_9ns_25_1_1_DSP48_3_U/p_cvt.
DSP Report: Generating DSP myproject_mul_mul_16s_9s_25_1_1_U117/myproject_mul_mul_16s_9s_25_1_1_DSP48_5_U/p_cvt, operation Mode is: A2*(B:0x3ff34).
DSP Report: register kernel_data_V_1_33_reg is absorbed into DSP myproject_mul_mul_16s_9s_25_1_1_U117/myproject_mul_mul_16s_9s_25_1_1_DSP48_5_U/p_cvt.
DSP Report: operator myproject_mul_mul_16s_9s_25_1_1_U117/myproject_mul_mul_16s_9s_25_1_1_DSP48_5_U/p_cvt is absorbed into DSP myproject_mul_mul_16s_9s_25_1_1_U117/myproject_mul_mul_16s_9s_25_1_1_DSP48_5_U/p_cvt.
DSP Report: Generating DSP myproject_mul_mul_16s_8ns_24_1_1_U98/myproject_mul_mul_16s_8ns_24_1_1_DSP48_4_U/p_cvt, operation Mode is: A2*(B:0x6b).
DSP Report: register kernel_data_V_1_8_reg is absorbed into DSP myproject_mul_mul_16s_8ns_24_1_1_U98/myproject_mul_mul_16s_8ns_24_1_1_DSP48_4_U/p_cvt.
DSP Report: operator myproject_mul_mul_16s_8ns_24_1_1_U98/myproject_mul_mul_16s_8ns_24_1_1_DSP48_4_U/p_cvt is absorbed into DSP myproject_mul_mul_16s_8ns_24_1_1_U98/myproject_mul_mul_16s_8ns_24_1_1_DSP48_4_U/p_cvt.
DSP Report: Generating DSP myproject_mul_mul_16s_8ns_24_1_1_U111/myproject_mul_mul_16s_8ns_24_1_1_DSP48_4_U/p_cvt, operation Mode is: A2*(B:0x4b).
DSP Report: register kernel_data_V_1_23_reg is absorbed into DSP myproject_mul_mul_16s_8ns_24_1_1_U111/myproject_mul_mul_16s_8ns_24_1_1_DSP48_4_U/p_cvt.
DSP Report: operator myproject_mul_mul_16s_8ns_24_1_1_U111/myproject_mul_mul_16s_8ns_24_1_1_DSP48_4_U/p_cvt is absorbed into DSP myproject_mul_mul_16s_8ns_24_1_1_U111/myproject_mul_mul_16s_8ns_24_1_1_DSP48_4_U/p_cvt.
DSP Report: Generating DSP myproject_mul_mul_16s_8ns_24_1_1_U112/myproject_mul_mul_16s_8ns_24_1_1_DSP48_4_U/p_cvt, operation Mode is: A2*(B:0x66).
DSP Report: register kernel_data_V_1_24_reg is absorbed into DSP myproject_mul_mul_16s_8ns_24_1_1_U112/myproject_mul_mul_16s_8ns_24_1_1_DSP48_4_U/p_cvt.
DSP Report: operator myproject_mul_mul_16s_8ns_24_1_1_U112/myproject_mul_mul_16s_8ns_24_1_1_DSP48_4_U/p_cvt is absorbed into DSP myproject_mul_mul_16s_8ns_24_1_1_U112/myproject_mul_mul_16s_8ns_24_1_1_DSP48_4_U/p_cvt.
DSP Report: Generating DSP myproject_mul_mul_16s_9ns_25_1_1_U93/myproject_mul_mul_16s_9ns_25_1_1_DSP48_3_U/p_cvt, operation Mode is: A2*(B:0xc7).
DSP Report: register kernel_data_V_1_3_reg is absorbed into DSP myproject_mul_mul_16s_9ns_25_1_1_U93/myproject_mul_mul_16s_9ns_25_1_1_DSP48_3_U/p_cvt.
DSP Report: operator myproject_mul_mul_16s_9ns_25_1_1_U93/myproject_mul_mul_16s_9ns_25_1_1_DSP48_3_U/p_cvt is absorbed into DSP myproject_mul_mul_16s_9ns_25_1_1_U93/myproject_mul_mul_16s_9ns_25_1_1_DSP48_3_U/p_cvt.
DSP Report: Generating DSP myproject_mul_mul_16s_9ns_25_1_1_U94/myproject_mul_mul_16s_9ns_25_1_1_DSP48_3_U/p_cvt, operation Mode is: A2*(B:0xd7).
DSP Report: register kernel_data_V_1_4_reg is absorbed into DSP myproject_mul_mul_16s_9ns_25_1_1_U94/myproject_mul_mul_16s_9ns_25_1_1_DSP48_3_U/p_cvt.
DSP Report: operator myproject_mul_mul_16s_9ns_25_1_1_U94/myproject_mul_mul_16s_9ns_25_1_1_DSP48_3_U/p_cvt is absorbed into DSP myproject_mul_mul_16s_9ns_25_1_1_U94/myproject_mul_mul_16s_9ns_25_1_1_DSP48_3_U/p_cvt.
DSP Report: Generating DSP myproject_mul_mul_16s_10s_26_1_1_U115/myproject_mul_mul_16s_10s_26_1_1_DSP48_2_U/p_cvt, operation Mode is: A2*(B:0x3fefd).
DSP Report: register kernel_data_V_1_29_reg is absorbed into DSP myproject_mul_mul_16s_10s_26_1_1_U115/myproject_mul_mul_16s_10s_26_1_1_DSP48_2_U/p_cvt.
DSP Report: operator myproject_mul_mul_16s_10s_26_1_1_U115/myproject_mul_mul_16s_10s_26_1_1_DSP48_2_U/p_cvt is absorbed into DSP myproject_mul_mul_16s_10s_26_1_1_U115/myproject_mul_mul_16s_10s_26_1_1_DSP48_2_U/p_cvt.
DSP Report: Generating DSP myproject_mul_mul_16s_11s_26_1_1_U118/myproject_mul_mul_16s_11s_26_1_1_DSP48_10_U/p_cvt, operation Mode is: A2*(B:0x3fd92).
DSP Report: register kernel_data_V_1_35_reg is absorbed into DSP myproject_mul_mul_16s_11s_26_1_1_U118/myproject_mul_mul_16s_11s_26_1_1_DSP48_10_U/p_cvt.
DSP Report: operator myproject_mul_mul_16s_11s_26_1_1_U118/myproject_mul_mul_16s_11s_26_1_1_DSP48_10_U/p_cvt is absorbed into DSP myproject_mul_mul_16s_11s_26_1_1_U118/myproject_mul_mul_16s_11s_26_1_1_DSP48_10_U/p_cvt.
DSP Report: Generating DSP myproject_mul_mul_16s_10ns_26_1_1_U114/myproject_mul_mul_16s_10ns_26_1_1_DSP48_6_U/p_cvt, operation Mode is: A2*(B:0x1e8).
DSP Report: register kernel_data_V_1_27_reg is absorbed into DSP myproject_mul_mul_16s_10ns_26_1_1_U114/myproject_mul_mul_16s_10ns_26_1_1_DSP48_6_U/p_cvt.
DSP Report: operator myproject_mul_mul_16s_10ns_26_1_1_U114/myproject_mul_mul_16s_10ns_26_1_1_DSP48_6_U/p_cvt is absorbed into DSP myproject_mul_mul_16s_10ns_26_1_1_U114/myproject_mul_mul_16s_10ns_26_1_1_DSP48_6_U/p_cvt.
DSP Report: Generating DSP myproject_mul_mul_16s_11ns_26_1_1_U108/myproject_mul_mul_16s_11ns_26_1_1_DSP48_9_U/p_cvt, operation Mode is: A2*(B:0x38e).
DSP Report: register kernel_data_V_1_19_reg is absorbed into DSP myproject_mul_mul_16s_11ns_26_1_1_U108/myproject_mul_mul_16s_11ns_26_1_1_DSP48_9_U/p_cvt.
DSP Report: operator myproject_mul_mul_16s_11ns_26_1_1_U108/myproject_mul_mul_16s_11ns_26_1_1_DSP48_9_U/p_cvt is absorbed into DSP myproject_mul_mul_16s_11ns_26_1_1_U108/myproject_mul_mul_16s_11ns_26_1_1_DSP48_9_U/p_cvt.
DSP Report: Generating DSP myproject_mul_mul_16s_10s_26_1_1_U105/myproject_mul_mul_16s_10s_26_1_1_DSP48_2_U/p_cvt, operation Mode is: A2*(B:0x3fe88).
DSP Report: register kernel_data_V_1_16_reg is absorbed into DSP myproject_mul_mul_16s_10s_26_1_1_U105/myproject_mul_mul_16s_10s_26_1_1_DSP48_2_U/p_cvt.
DSP Report: operator myproject_mul_mul_16s_10s_26_1_1_U105/myproject_mul_mul_16s_10s_26_1_1_DSP48_2_U/p_cvt is absorbed into DSP myproject_mul_mul_16s_10s_26_1_1_U105/myproject_mul_mul_16s_10s_26_1_1_DSP48_2_U/p_cvt.
DSP Report: Generating DSP myproject_mul_mul_16s_10s_26_1_1_U106/myproject_mul_mul_16s_10s_26_1_1_DSP48_2_U/p_cvt, operation Mode is: A2*(B:0x3fe8c).
DSP Report: register kernel_data_V_1_17_reg is absorbed into DSP myproject_mul_mul_16s_10s_26_1_1_U106/myproject_mul_mul_16s_10s_26_1_1_DSP48_2_U/p_cvt.
DSP Report: operator myproject_mul_mul_16s_10s_26_1_1_U106/myproject_mul_mul_16s_10s_26_1_1_DSP48_2_U/p_cvt is absorbed into DSP myproject_mul_mul_16s_10s_26_1_1_U106/myproject_mul_mul_16s_10s_26_1_1_DSP48_2_U/p_cvt.
DSP Report: Generating DSP myproject_mul_mul_16s_11ns_26_1_1_U100/myproject_mul_mul_16s_11ns_26_1_1_DSP48_9_U/p_cvt, operation Mode is: A2*(B:0x2cb).
DSP Report: register kernel_data_V_1_11_reg is absorbed into DSP myproject_mul_mul_16s_11ns_26_1_1_U100/myproject_mul_mul_16s_11ns_26_1_1_DSP48_9_U/p_cvt.
DSP Report: operator myproject_mul_mul_16s_11ns_26_1_1_U100/myproject_mul_mul_16s_11ns_26_1_1_DSP48_9_U/p_cvt is absorbed into DSP myproject_mul_mul_16s_11ns_26_1_1_U100/myproject_mul_mul_16s_11ns_26_1_1_DSP48_9_U/p_cvt.
DSP Report: Generating DSP myproject_mul_mul_16s_11ns_26_1_1_U104/myproject_mul_mul_16s_11ns_26_1_1_DSP48_9_U/p_cvt, operation Mode is: A2*(B:0x261).
DSP Report: register kernel_data_V_1_15_reg is absorbed into DSP myproject_mul_mul_16s_11ns_26_1_1_U104/myproject_mul_mul_16s_11ns_26_1_1_DSP48_9_U/p_cvt.
DSP Report: operator myproject_mul_mul_16s_11ns_26_1_1_U104/myproject_mul_mul_16s_11ns_26_1_1_DSP48_9_U/p_cvt is absorbed into DSP myproject_mul_mul_16s_11ns_26_1_1_U104/myproject_mul_mul_16s_11ns_26_1_1_DSP48_9_U/p_cvt.
DSP Report: Generating DSP myproject_mul_mul_16s_11ns_26_1_1_U97/myproject_mul_mul_16s_11ns_26_1_1_DSP48_9_U/p_cvt, operation Mode is: A2*(B:0x254).
DSP Report: register kernel_data_V_1_7_reg is absorbed into DSP myproject_mul_mul_16s_11ns_26_1_1_U97/myproject_mul_mul_16s_11ns_26_1_1_DSP48_9_U/p_cvt.
DSP Report: operator myproject_mul_mul_16s_11ns_26_1_1_U97/myproject_mul_mul_16s_11ns_26_1_1_DSP48_9_U/p_cvt is absorbed into DSP myproject_mul_mul_16s_11ns_26_1_1_U97/myproject_mul_mul_16s_11ns_26_1_1_DSP48_9_U/p_cvt.
DSP Report: Generating DSP myproject_mul_mul_16s_10s_26_1_1_U91/myproject_mul_mul_16s_10s_26_1_1_DSP48_2_U/p_cvt, operation Mode is: A2*(B:0x3fed2).
DSP Report: register kernel_data_V_1_1_reg is absorbed into DSP myproject_mul_mul_16s_10s_26_1_1_U91/myproject_mul_mul_16s_10s_26_1_1_DSP48_2_U/p_cvt.
DSP Report: operator myproject_mul_mul_16s_10s_26_1_1_U91/myproject_mul_mul_16s_10s_26_1_1_DSP48_2_U/p_cvt is absorbed into DSP myproject_mul_mul_16s_10s_26_1_1_U91/myproject_mul_mul_16s_10s_26_1_1_DSP48_2_U/p_cvt.
DSP Report: Generating DSP myproject_mul_mul_16s_11ns_26_1_1_U99/myproject_mul_mul_16s_11ns_26_1_1_DSP48_9_U/p_cvt, operation Mode is: A2*(B:0x21a).
DSP Report: register kernel_data_V_1_10_reg is absorbed into DSP myproject_mul_mul_16s_11ns_26_1_1_U99/myproject_mul_mul_16s_11ns_26_1_1_DSP48_9_U/p_cvt.
DSP Report: operator myproject_mul_mul_16s_11ns_26_1_1_U99/myproject_mul_mul_16s_11ns_26_1_1_DSP48_9_U/p_cvt is absorbed into DSP myproject_mul_mul_16s_11ns_26_1_1_U99/myproject_mul_mul_16s_11ns_26_1_1_DSP48_9_U/p_cvt.
DSP Report: Generating DSP myproject_mul_mul_16s_10s_26_1_1_U101/myproject_mul_mul_16s_10s_26_1_1_DSP48_2_U/p_cvt, operation Mode is: A2*(B:0x3feab).
DSP Report: register kernel_data_V_1_12_reg is absorbed into DSP myproject_mul_mul_16s_10s_26_1_1_U101/myproject_mul_mul_16s_10s_26_1_1_DSP48_2_U/p_cvt.
DSP Report: operator myproject_mul_mul_16s_10s_26_1_1_U101/myproject_mul_mul_16s_10s_26_1_1_DSP48_2_U/p_cvt is absorbed into DSP myproject_mul_mul_16s_10s_26_1_1_U101/myproject_mul_mul_16s_10s_26_1_1_DSP48_2_U/p_cvt.
DSP Report: Generating DSP myproject_mul_mul_16s_9ns_25_1_1_U102/myproject_mul_mul_16s_9ns_25_1_1_DSP48_3_U/p_cvt, operation Mode is: A2*(B:0xe2).
DSP Report: register kernel_data_V_1_13_reg is absorbed into DSP myproject_mul_mul_16s_9ns_25_1_1_U102/myproject_mul_mul_16s_9ns_25_1_1_DSP48_3_U/p_cvt.
DSP Report: operator myproject_mul_mul_16s_9ns_25_1_1_U102/myproject_mul_mul_16s_9ns_25_1_1_DSP48_3_U/p_cvt is absorbed into DSP myproject_mul_mul_16s_9ns_25_1_1_U102/myproject_mul_mul_16s_9ns_25_1_1_DSP48_3_U/p_cvt.
DSP Report: Generating DSP myproject_mul_mul_16s_11ns_26_1_1_U96/myproject_mul_mul_16s_11ns_26_1_1_DSP48_9_U/p_cvt, operation Mode is: A2*(B:0x239).
DSP Report: register kernel_data_V_1_6_reg is absorbed into DSP myproject_mul_mul_16s_11ns_26_1_1_U96/myproject_mul_mul_16s_11ns_26_1_1_DSP48_9_U/p_cvt.
DSP Report: operator myproject_mul_mul_16s_11ns_26_1_1_U96/myproject_mul_mul_16s_11ns_26_1_1_DSP48_9_U/p_cvt is absorbed into DSP myproject_mul_mul_16s_11ns_26_1_1_U96/myproject_mul_mul_16s_11ns_26_1_1_DSP48_9_U/p_cvt.
DSP Report: Generating DSP myproject_mul_mul_16s_6s_22_1_1_U143/myproject_mul_mul_16s_6s_22_1_1_DSP48_7_U/p_cvt, operation Mode is: A2*(B:0x3ffe6).
DSP Report: register kernel_data_V_1_30_reg is absorbed into DSP myproject_mul_mul_16s_6s_22_1_1_U143/myproject_mul_mul_16s_6s_22_1_1_DSP48_7_U/p_cvt.
DSP Report: operator myproject_mul_mul_16s_6s_22_1_1_U143/myproject_mul_mul_16s_6s_22_1_1_DSP48_7_U/p_cvt is absorbed into DSP myproject_mul_mul_16s_6s_22_1_1_U143/myproject_mul_mul_16s_6s_22_1_1_DSP48_7_U/p_cvt.
DSP Report: Generating DSP myproject_mul_mul_16s_6ns_22_1_1_U145/myproject_mul_mul_16s_6ns_22_1_1_DSP48_11_U/p_cvt, operation Mode is: A2*(B:0x16).
DSP Report: register kernel_data_V_1_32_reg is absorbed into DSP myproject_mul_mul_16s_6ns_22_1_1_U145/myproject_mul_mul_16s_6ns_22_1_1_DSP48_11_U/p_cvt.
DSP Report: operator myproject_mul_mul_16s_6ns_22_1_1_U145/myproject_mul_mul_16s_6ns_22_1_1_DSP48_11_U/p_cvt is absorbed into DSP myproject_mul_mul_16s_6ns_22_1_1_U145/myproject_mul_mul_16s_6ns_22_1_1_DSP48_11_U/p_cvt.
DSP Report: Generating DSP myproject_mul_mul_16s_8ns_24_1_1_U142/myproject_mul_mul_16s_8ns_24_1_1_DSP48_4_U/p_cvt, operation Mode is: A2*(B:0x47).
DSP Report: register kernel_data_V_1_28_reg is absorbed into DSP myproject_mul_mul_16s_8ns_24_1_1_U142/myproject_mul_mul_16s_8ns_24_1_1_DSP48_4_U/p_cvt.
DSP Report: operator myproject_mul_mul_16s_8ns_24_1_1_U142/myproject_mul_mul_16s_8ns_24_1_1_DSP48_4_U/p_cvt is absorbed into DSP myproject_mul_mul_16s_8ns_24_1_1_U142/myproject_mul_mul_16s_8ns_24_1_1_DSP48_4_U/p_cvt.
DSP Report: Generating DSP myproject_mul_mul_16s_8ns_24_1_1_U146/myproject_mul_mul_16s_8ns_24_1_1_DSP48_4_U/p_cvt, operation Mode is: A2*(B:0x67).
DSP Report: register kernel_data_V_1_33_reg is absorbed into DSP myproject_mul_mul_16s_8ns_24_1_1_U146/myproject_mul_mul_16s_8ns_24_1_1_DSP48_4_U/p_cvt.
DSP Report: operator myproject_mul_mul_16s_8ns_24_1_1_U146/myproject_mul_mul_16s_8ns_24_1_1_DSP48_4_U/p_cvt is absorbed into DSP myproject_mul_mul_16s_8ns_24_1_1_U146/myproject_mul_mul_16s_8ns_24_1_1_DSP48_4_U/p_cvt.
DSP Report: Generating DSP myproject_mul_mul_16s_9ns_25_1_1_U147/myproject_mul_mul_16s_9ns_25_1_1_DSP48_3_U/p_cvt, operation Mode is: A2*(B:0xbb).
DSP Report: register kernel_data_V_1_34_reg is absorbed into DSP myproject_mul_mul_16s_9ns_25_1_1_U147/myproject_mul_mul_16s_9ns_25_1_1_DSP48_3_U/p_cvt.
DSP Report: operator myproject_mul_mul_16s_9ns_25_1_1_U147/myproject_mul_mul_16s_9ns_25_1_1_DSP48_3_U/p_cvt is absorbed into DSP myproject_mul_mul_16s_9ns_25_1_1_U147/myproject_mul_mul_16s_9ns_25_1_1_DSP48_3_U/p_cvt.
DSP Report: Generating DSP myproject_mul_mul_16s_9s_25_1_1_U139/myproject_mul_mul_16s_9s_25_1_1_DSP48_5_U/p_cvt, operation Mode is: A2*(B:0x3ff42).
DSP Report: register kernel_data_V_1_24_reg is absorbed into DSP myproject_mul_mul_16s_9s_25_1_1_U139/myproject_mul_mul_16s_9s_25_1_1_DSP48_5_U/p_cvt.
DSP Report: operator myproject_mul_mul_16s_9s_25_1_1_U139/myproject_mul_mul_16s_9s_25_1_1_DSP48_5_U/p_cvt is absorbed into DSP myproject_mul_mul_16s_9s_25_1_1_U139/myproject_mul_mul_16s_9s_25_1_1_DSP48_5_U/p_cvt.
DSP Report: Generating DSP myproject_mul_mul_16s_9ns_25_1_1_U137/myproject_mul_mul_16s_9ns_25_1_1_DSP48_3_U/p_cvt, operation Mode is: A2*(B:0xdd).
DSP Report: register kernel_data_V_1_22_reg is absorbed into DSP myproject_mul_mul_16s_9ns_25_1_1_U137/myproject_mul_mul_16s_9ns_25_1_1_DSP48_3_U/p_cvt.
DSP Report: operator myproject_mul_mul_16s_9ns_25_1_1_U137/myproject_mul_mul_16s_9ns_25_1_1_DSP48_3_U/p_cvt is absorbed into DSP myproject_mul_mul_16s_9ns_25_1_1_U137/myproject_mul_mul_16s_9ns_25_1_1_DSP48_3_U/p_cvt.
DSP Report: Generating DSP myproject_mul_mul_16s_9ns_25_1_1_U140/myproject_mul_mul_16s_9ns_25_1_1_DSP48_3_U/p_cvt, operation Mode is: A2*(B:0xd1).
DSP Report: register kernel_data_V_1_25_reg is absorbed into DSP myproject_mul_mul_16s_9ns_25_1_1_U140/myproject_mul_mul_16s_9ns_25_1_1_DSP48_3_U/p_cvt.
DSP Report: operator myproject_mul_mul_16s_9ns_25_1_1_U140/myproject_mul_mul_16s_9ns_25_1_1_DSP48_3_U/p_cvt is absorbed into DSP myproject_mul_mul_16s_9ns_25_1_1_U140/myproject_mul_mul_16s_9ns_25_1_1_DSP48_3_U/p_cvt.
DSP Report: Generating DSP myproject_mul_mul_16s_8ns_24_1_1_U122/myproject_mul_mul_16s_8ns_24_1_1_DSP48_4_U/p_cvt, operation Mode is: A2*(B:0x66).
DSP Report: register kernel_data_V_1_3_reg is absorbed into DSP myproject_mul_mul_16s_8ns_24_1_1_U122/myproject_mul_mul_16s_8ns_24_1_1_DSP48_4_U/p_cvt.
DSP Report: operator myproject_mul_mul_16s_8ns_24_1_1_U122/myproject_mul_mul_16s_8ns_24_1_1_DSP48_4_U/p_cvt is absorbed into DSP myproject_mul_mul_16s_8ns_24_1_1_U122/myproject_mul_mul_16s_8ns_24_1_1_DSP48_4_U/p_cvt.
DSP Report: Generating DSP myproject_mul_mul_16s_8s_24_1_1_U148/myproject_mul_mul_16s_8s_24_1_1_DSP48_1_U/p_cvt, operation Mode is: A2*(B:0x3ffac).
DSP Report: register kernel_data_V_1_35_reg is absorbed into DSP myproject_mul_mul_16s_8s_24_1_1_U148/myproject_mul_mul_16s_8s_24_1_1_DSP48_1_U/p_cvt.
DSP Report: operator myproject_mul_mul_16s_8s_24_1_1_U148/myproject_mul_mul_16s_8s_24_1_1_DSP48_1_U/p_cvt is absorbed into DSP myproject_mul_mul_16s_8s_24_1_1_U148/myproject_mul_mul_16s_8s_24_1_1_DSP48_1_U/p_cvt.
DSP Report: Generating DSP myproject_mul_mul_16s_7ns_23_1_1_U135/myproject_mul_mul_16s_7ns_23_1_1_DSP48_8_U/p_cvt, operation Mode is: A2*(B:0x2d).
DSP Report: register kernel_data_V_1_20_reg is absorbed into DSP myproject_mul_mul_16s_7ns_23_1_1_U135/myproject_mul_mul_16s_7ns_23_1_1_DSP48_8_U/p_cvt.
DSP Report: operator myproject_mul_mul_16s_7ns_23_1_1_U135/myproject_mul_mul_16s_7ns_23_1_1_DSP48_8_U/p_cvt is absorbed into DSP myproject_mul_mul_16s_7ns_23_1_1_U135/myproject_mul_mul_16s_7ns_23_1_1_DSP48_8_U/p_cvt.
DSP Report: Generating DSP myproject_mul_mul_16s_9ns_25_1_1_U131/myproject_mul_mul_16s_9ns_25_1_1_DSP48_3_U/p_cvt, operation Mode is: A2*(B:0xea).
DSP Report: register kernel_data_V_1_14_reg is absorbed into DSP myproject_mul_mul_16s_9ns_25_1_1_U131/myproject_mul_mul_16s_9ns_25_1_1_DSP48_3_U/p_cvt.
DSP Report: operator myproject_mul_mul_16s_9ns_25_1_1_U131/myproject_mul_mul_16s_9ns_25_1_1_DSP48_3_U/p_cvt is absorbed into DSP myproject_mul_mul_16s_9ns_25_1_1_U131/myproject_mul_mul_16s_9ns_25_1_1_DSP48_3_U/p_cvt.
DSP Report: Generating DSP myproject_mul_mul_16s_9ns_25_1_1_U134/myproject_mul_mul_16s_9ns_25_1_1_DSP48_3_U/p_cvt, operation Mode is: A2*(B:0xc6).
DSP Report: register kernel_data_V_1_18_reg is absorbed into DSP myproject_mul_mul_16s_9ns_25_1_1_U134/myproject_mul_mul_16s_9ns_25_1_1_DSP48_3_U/p_cvt.
DSP Report: operator myproject_mul_mul_16s_9ns_25_1_1_U134/myproject_mul_mul_16s_9ns_25_1_1_DSP48_3_U/p_cvt is absorbed into DSP myproject_mul_mul_16s_9ns_25_1_1_U134/myproject_mul_mul_16s_9ns_25_1_1_DSP48_3_U/p_cvt.
DSP Report: Generating DSP myproject_mul_mul_16s_9ns_25_1_1_U121/myproject_mul_mul_16s_9ns_25_1_1_DSP48_3_U/p_cvt, operation Mode is: A2*(B:0x85).
DSP Report: register kernel_data_V_1_2_reg is absorbed into DSP myproject_mul_mul_16s_9ns_25_1_1_U121/myproject_mul_mul_16s_9ns_25_1_1_DSP48_3_U/p_cvt.
DSP Report: operator myproject_mul_mul_16s_9ns_25_1_1_U121/myproject_mul_mul_16s_9ns_25_1_1_DSP48_3_U/p_cvt is absorbed into DSP myproject_mul_mul_16s_9ns_25_1_1_U121/myproject_mul_mul_16s_9ns_25_1_1_DSP48_3_U/p_cvt.
DSP Report: Generating DSP myproject_mul_mul_16s_9ns_25_1_1_U127/myproject_mul_mul_16s_9ns_25_1_1_DSP48_3_U/p_cvt, operation Mode is: A2*(B:0x99).
DSP Report: register kernel_data_V_1_10_reg is absorbed into DSP myproject_mul_mul_16s_9ns_25_1_1_U127/myproject_mul_mul_16s_9ns_25_1_1_DSP48_3_U/p_cvt.
DSP Report: operator myproject_mul_mul_16s_9ns_25_1_1_U127/myproject_mul_mul_16s_9ns_25_1_1_DSP48_3_U/p_cvt is absorbed into DSP myproject_mul_mul_16s_9ns_25_1_1_U127/myproject_mul_mul_16s_9ns_25_1_1_DSP48_3_U/p_cvt.
DSP Report: Generating DSP myproject_mul_mul_16s_10s_26_1_1_U144/myproject_mul_mul_16s_10s_26_1_1_DSP48_2_U/p_cvt, operation Mode is: A2*(B:0x3fe9b).
DSP Report: register kernel_data_V_1_31_reg is absorbed into DSP myproject_mul_mul_16s_10s_26_1_1_U144/myproject_mul_mul_16s_10s_26_1_1_DSP48_2_U/p_cvt.
DSP Report: operator myproject_mul_mul_16s_10s_26_1_1_U144/myproject_mul_mul_16s_10s_26_1_1_DSP48_2_U/p_cvt is absorbed into DSP myproject_mul_mul_16s_10s_26_1_1_U144/myproject_mul_mul_16s_10s_26_1_1_DSP48_2_U/p_cvt.
DSP Report: Generating DSP myproject_mul_mul_16s_11ns_26_1_1_U136/myproject_mul_mul_16s_11ns_26_1_1_DSP48_9_U/p_cvt, operation Mode is: A2*(B:0x361).
DSP Report: register kernel_data_V_1_21_reg is absorbed into DSP myproject_mul_mul_16s_11ns_26_1_1_U136/myproject_mul_mul_16s_11ns_26_1_1_DSP48_9_U/p_cvt.
DSP Report: operator myproject_mul_mul_16s_11ns_26_1_1_U136/myproject_mul_mul_16s_11ns_26_1_1_DSP48_9_U/p_cvt is absorbed into DSP myproject_mul_mul_16s_11ns_26_1_1_U136/myproject_mul_mul_16s_11ns_26_1_1_DSP48_9_U/p_cvt.
DSP Report: Generating DSP myproject_mul_mul_16s_9ns_25_1_1_U119/myproject_mul_mul_16s_9ns_25_1_1_DSP48_3_U/p_cvt, operation Mode is: A2*(B:0xbd).
DSP Report: register kernel_data_V_1_0_reg is absorbed into DSP myproject_mul_mul_16s_9ns_25_1_1_U119/myproject_mul_mul_16s_9ns_25_1_1_DSP48_3_U/p_cvt.
DSP Report: operator myproject_mul_mul_16s_9ns_25_1_1_U119/myproject_mul_mul_16s_9ns_25_1_1_DSP48_3_U/p_cvt is absorbed into DSP myproject_mul_mul_16s_9ns_25_1_1_U119/myproject_mul_mul_16s_9ns_25_1_1_DSP48_3_U/p_cvt.
DSP Report: Generating DSP myproject_mul_mul_16s_9ns_25_1_1_U123/myproject_mul_mul_16s_9ns_25_1_1_DSP48_3_U/p_cvt, operation Mode is: A2*(B:0xf9).
DSP Report: register kernel_data_V_1_4_reg is absorbed into DSP myproject_mul_mul_16s_9ns_25_1_1_U123/myproject_mul_mul_16s_9ns_25_1_1_DSP48_3_U/p_cvt.
DSP Report: operator myproject_mul_mul_16s_9ns_25_1_1_U123/myproject_mul_mul_16s_9ns_25_1_1_DSP48_3_U/p_cvt is absorbed into DSP myproject_mul_mul_16s_9ns_25_1_1_U123/myproject_mul_mul_16s_9ns_25_1_1_DSP48_3_U/p_cvt.
DSP Report: Generating DSP myproject_mul_mul_16s_10ns_26_1_1_U132/myproject_mul_mul_16s_10ns_26_1_1_DSP48_6_U/p_cvt, operation Mode is: A2*(B:0x198).
DSP Report: register kernel_data_V_1_15_reg is absorbed into DSP myproject_mul_mul_16s_10ns_26_1_1_U132/myproject_mul_mul_16s_10ns_26_1_1_DSP48_6_U/p_cvt.
DSP Report: operator myproject_mul_mul_16s_10ns_26_1_1_U132/myproject_mul_mul_16s_10ns_26_1_1_DSP48_6_U/p_cvt is absorbed into DSP myproject_mul_mul_16s_10ns_26_1_1_U132/myproject_mul_mul_16s_10ns_26_1_1_DSP48_6_U/p_cvt.
DSP Report: Generating DSP myproject_mul_mul_16s_10ns_26_1_1_U133/myproject_mul_mul_16s_10ns_26_1_1_DSP48_6_U/p_cvt, operation Mode is: A2*(B:0x10d).
DSP Report: register kernel_data_V_1_17_reg is absorbed into DSP myproject_mul_mul_16s_10ns_26_1_1_U133/myproject_mul_mul_16s_10ns_26_1_1_DSP48_6_U/p_cvt.
DSP Report: operator myproject_mul_mul_16s_10ns_26_1_1_U133/myproject_mul_mul_16s_10ns_26_1_1_DSP48_6_U/p_cvt is absorbed into DSP myproject_mul_mul_16s_10ns_26_1_1_U133/myproject_mul_mul_16s_10ns_26_1_1_DSP48_6_U/p_cvt.
DSP Report: Generating DSP myproject_mul_mul_16s_10s_26_1_1_U128/myproject_mul_mul_16s_10s_26_1_1_DSP48_2_U/p_cvt, operation Mode is: A2*(B:0x3fe22).
DSP Report: register kernel_data_V_1_11_reg is absorbed into DSP myproject_mul_mul_16s_10s_26_1_1_U128/myproject_mul_mul_16s_10s_26_1_1_DSP48_2_U/p_cvt.
DSP Report: operator myproject_mul_mul_16s_10s_26_1_1_U128/myproject_mul_mul_16s_10s_26_1_1_DSP48_2_U/p_cvt is absorbed into DSP myproject_mul_mul_16s_10s_26_1_1_U128/myproject_mul_mul_16s_10s_26_1_1_DSP48_2_U/p_cvt.
DSP Report: Generating DSP myproject_mul_mul_16s_11s_26_1_1_U130/myproject_mul_mul_16s_11s_26_1_1_DSP48_10_U/p_cvt, operation Mode is: A2*(B:0x3fcb7).
DSP Report: register kernel_data_V_1_13_reg is absorbed into DSP myproject_mul_mul_16s_11s_26_1_1_U130/myproject_mul_mul_16s_11s_26_1_1_DSP48_10_U/p_cvt.
DSP Report: operator myproject_mul_mul_16s_11s_26_1_1_U130/myproject_mul_mul_16s_11s_26_1_1_DSP48_10_U/p_cvt is absorbed into DSP myproject_mul_mul_16s_11s_26_1_1_U130/myproject_mul_mul_16s_11s_26_1_1_DSP48_10_U/p_cvt.
DSP Report: Generating DSP myproject_mul_mul_16s_10ns_26_1_1_U125/myproject_mul_mul_16s_10ns_26_1_1_DSP48_6_U/p_cvt, operation Mode is: A2*(B:0x10f).
DSP Report: register kernel_data_V_1_6_reg is absorbed into DSP myproject_mul_mul_16s_10ns_26_1_1_U125/myproject_mul_mul_16s_10ns_26_1_1_DSP48_6_U/p_cvt.
DSP Report: operator myproject_mul_mul_16s_10ns_26_1_1_U125/myproject_mul_mul_16s_10ns_26_1_1_DSP48_6_U/p_cvt is absorbed into DSP myproject_mul_mul_16s_10ns_26_1_1_U125/myproject_mul_mul_16s_10ns_26_1_1_DSP48_6_U/p_cvt.
DSP Report: Generating DSP myproject_mul_mul_16s_10ns_26_1_1_U120/myproject_mul_mul_16s_10ns_26_1_1_DSP48_6_U/p_cvt, operation Mode is: A2*(B:0x152).
DSP Report: register kernel_data_V_1_1_reg is absorbed into DSP myproject_mul_mul_16s_10ns_26_1_1_U120/myproject_mul_mul_16s_10ns_26_1_1_DSP48_6_U/p_cvt.
DSP Report: operator myproject_mul_mul_16s_10ns_26_1_1_U120/myproject_mul_mul_16s_10ns_26_1_1_DSP48_6_U/p_cvt is absorbed into DSP myproject_mul_mul_16s_10ns_26_1_1_U120/myproject_mul_mul_16s_10ns_26_1_1_DSP48_6_U/p_cvt.
DSP Report: Generating DSP myproject_mul_mul_16s_10ns_26_1_1_U126/myproject_mul_mul_16s_10ns_26_1_1_DSP48_6_U/p_cvt, operation Mode is: A2*(B:0x1cf).
DSP Report: register kernel_data_V_1_9_reg is absorbed into DSP myproject_mul_mul_16s_10ns_26_1_1_U126/myproject_mul_mul_16s_10ns_26_1_1_DSP48_6_U/p_cvt.
DSP Report: operator myproject_mul_mul_16s_10ns_26_1_1_U126/myproject_mul_mul_16s_10ns_26_1_1_DSP48_6_U/p_cvt is absorbed into DSP myproject_mul_mul_16s_10ns_26_1_1_U126/myproject_mul_mul_16s_10ns_26_1_1_DSP48_6_U/p_cvt.
DSP Report: Generating DSP myproject_mul_mul_16s_10s_26_1_1_U129/myproject_mul_mul_16s_10s_26_1_1_DSP48_2_U/p_cvt, operation Mode is: A2*(B:0x3fe1f).
DSP Report: register kernel_data_V_1_12_reg is absorbed into DSP myproject_mul_mul_16s_10s_26_1_1_U129/myproject_mul_mul_16s_10s_26_1_1_DSP48_2_U/p_cvt.
DSP Report: operator myproject_mul_mul_16s_10s_26_1_1_U129/myproject_mul_mul_16s_10s_26_1_1_DSP48_2_U/p_cvt is absorbed into DSP myproject_mul_mul_16s_10s_26_1_1_U129/myproject_mul_mul_16s_10s_26_1_1_DSP48_2_U/p_cvt.
DSP Report: Generating DSP myproject_mul_mul_16s_10s_26_1_1_U141/myproject_mul_mul_16s_10s_26_1_1_DSP48_2_U/p_cvt, operation Mode is: A2*(B:0x3fe65).
DSP Report: register kernel_data_V_1_26_reg is absorbed into DSP myproject_mul_mul_16s_10s_26_1_1_U141/myproject_mul_mul_16s_10s_26_1_1_DSP48_2_U/p_cvt.
DSP Report: operator myproject_mul_mul_16s_10s_26_1_1_U141/myproject_mul_mul_16s_10s_26_1_1_DSP48_2_U/p_cvt is absorbed into DSP myproject_mul_mul_16s_10s_26_1_1_U141/myproject_mul_mul_16s_10s_26_1_1_DSP48_2_U/p_cvt.
DSP Report: Generating DSP myproject_mul_mul_16s_9s_25_1_1_U138/myproject_mul_mul_16s_9s_25_1_1_DSP48_5_U/p_cvt, operation Mode is: A2*(B:0x3ff3f).
DSP Report: register kernel_data_V_1_23_reg is absorbed into DSP myproject_mul_mul_16s_9s_25_1_1_U138/myproject_mul_mul_16s_9s_25_1_1_DSP48_5_U/p_cvt.
DSP Report: operator myproject_mul_mul_16s_9s_25_1_1_U138/myproject_mul_mul_16s_9s_25_1_1_DSP48_5_U/p_cvt is absorbed into DSP myproject_mul_mul_16s_9s_25_1_1_U138/myproject_mul_mul_16s_9s_25_1_1_DSP48_5_U/p_cvt.
DSP Report: Generating DSP myproject_mul_mul_16s_10ns_26_1_1_U124/myproject_mul_mul_16s_10ns_26_1_1_DSP48_6_U/p_cvt, operation Mode is: A2*(B:0x1bc).
DSP Report: register kernel_data_V_1_5_reg is absorbed into DSP myproject_mul_mul_16s_10ns_26_1_1_U124/myproject_mul_mul_16s_10ns_26_1_1_DSP48_6_U/p_cvt.
DSP Report: operator myproject_mul_mul_16s_10ns_26_1_1_U124/myproject_mul_mul_16s_10ns_26_1_1_DSP48_6_U/p_cvt is absorbed into DSP myproject_mul_mul_16s_10ns_26_1_1_U124/myproject_mul_mul_16s_10ns_26_1_1_DSP48_6_U/p_cvt.
DSP Report: Generating DSP myproject_mul_mul_16s_7ns_23_1_1_U163/myproject_mul_mul_16s_7ns_23_1_1_DSP48_8_U/p_cvt, operation Mode is: A2*(B:0x2c).
DSP Report: register kernel_data_V_1_20_reg is absorbed into DSP myproject_mul_mul_16s_7ns_23_1_1_U163/myproject_mul_mul_16s_7ns_23_1_1_DSP48_8_U/p_cvt.
DSP Report: operator myproject_mul_mul_16s_7ns_23_1_1_U163/myproject_mul_mul_16s_7ns_23_1_1_DSP48_8_U/p_cvt is absorbed into DSP myproject_mul_mul_16s_7ns_23_1_1_U163/myproject_mul_mul_16s_7ns_23_1_1_DSP48_8_U/p_cvt.
DSP Report: Generating DSP myproject_mul_mul_16s_8ns_24_1_1_U169/myproject_mul_mul_16s_8ns_24_1_1_DSP48_4_U/p_cvt, operation Mode is: A2*(B:0x6f).
DSP Report: register kernel_data_V_1_30_reg is absorbed into DSP myproject_mul_mul_16s_8ns_24_1_1_U169/myproject_mul_mul_16s_8ns_24_1_1_DSP48_4_U/p_cvt.
DSP Report: operator myproject_mul_mul_16s_8ns_24_1_1_U169/myproject_mul_mul_16s_8ns_24_1_1_DSP48_4_U/p_cvt is absorbed into DSP myproject_mul_mul_16s_8ns_24_1_1_U169/myproject_mul_mul_16s_8ns_24_1_1_DSP48_4_U/p_cvt.
DSP Report: Generating DSP myproject_mul_mul_16s_8ns_24_1_1_U171/myproject_mul_mul_16s_8ns_24_1_1_DSP48_4_U/p_cvt, operation Mode is: A2*(B:0x75).
DSP Report: register kernel_data_V_1_34_reg is absorbed into DSP myproject_mul_mul_16s_8ns_24_1_1_U171/myproject_mul_mul_16s_8ns_24_1_1_DSP48_4_U/p_cvt.
DSP Report: operator myproject_mul_mul_16s_8ns_24_1_1_U171/myproject_mul_mul_16s_8ns_24_1_1_DSP48_4_U/p_cvt is absorbed into DSP myproject_mul_mul_16s_8ns_24_1_1_U171/myproject_mul_mul_16s_8ns_24_1_1_DSP48_4_U/p_cvt.
DSP Report: Generating DSP myproject_mul_mul_16s_9s_25_1_1_U161/myproject_mul_mul_16s_9s_25_1_1_DSP48_5_U/p_cvt, operation Mode is: A2*(B:0x3ff07).
DSP Report: register kernel_data_V_1_17_reg is absorbed into DSP myproject_mul_mul_16s_9s_25_1_1_U161/myproject_mul_mul_16s_9s_25_1_1_DSP48_5_U/p_cvt.
DSP Report: operator myproject_mul_mul_16s_9s_25_1_1_U161/myproject_mul_mul_16s_9s_25_1_1_DSP48_5_U/p_cvt is absorbed into DSP myproject_mul_mul_16s_9s_25_1_1_U161/myproject_mul_mul_16s_9s_25_1_1_DSP48_5_U/p_cvt.
DSP Report: Generating DSP myproject_mul_mul_16s_9s_25_1_1_U157/myproject_mul_mul_16s_9s_25_1_1_DSP48_5_U/p_cvt, operation Mode is: A2*(B:0x3ff7d).
DSP Report: register kernel_data_V_1_12_reg is absorbed into DSP myproject_mul_mul_16s_9s_25_1_1_U157/myproject_mul_mul_16s_9s_25_1_1_DSP48_5_U/p_cvt.
DSP Report: operator myproject_mul_mul_16s_9s_25_1_1_U157/myproject_mul_mul_16s_9s_25_1_1_DSP48_5_U/p_cvt is absorbed into DSP myproject_mul_mul_16s_9s_25_1_1_U157/myproject_mul_mul_16s_9s_25_1_1_DSP48_5_U/p_cvt.
DSP Report: Generating DSP myproject_mul_mul_16s_8ns_24_1_1_U159/myproject_mul_mul_16s_8ns_24_1_1_DSP48_4_U/p_cvt, operation Mode is: A2*(B:0x65).
DSP Report: register kernel_data_V_1_14_reg is absorbed into DSP myproject_mul_mul_16s_8ns_24_1_1_U159/myproject_mul_mul_16s_8ns_24_1_1_DSP48_4_U/p_cvt.
DSP Report: operator myproject_mul_mul_16s_8ns_24_1_1_U159/myproject_mul_mul_16s_8ns_24_1_1_DSP48_4_U/p_cvt is absorbed into DSP myproject_mul_mul_16s_8ns_24_1_1_U159/myproject_mul_mul_16s_8ns_24_1_1_DSP48_4_U/p_cvt.
DSP Report: Generating DSP myproject_mul_mul_16s_8s_24_1_1_U164/myproject_mul_mul_16s_8s_24_1_1_DSP48_1_U/p_cvt, operation Mode is: A2*(B:0x3ffb7).
DSP Report: register kernel_data_V_1_21_reg is absorbed into DSP myproject_mul_mul_16s_8s_24_1_1_U164/myproject_mul_mul_16s_8s_24_1_1_DSP48_1_U/p_cvt.
DSP Report: operator myproject_mul_mul_16s_8s_24_1_1_U164/myproject_mul_mul_16s_8s_24_1_1_DSP48_1_U/p_cvt is absorbed into DSP myproject_mul_mul_16s_8s_24_1_1_U164/myproject_mul_mul_16s_8s_24_1_1_DSP48_1_U/p_cvt.
DSP Report: Generating DSP myproject_mul_mul_16s_9s_25_1_1_U156/myproject_mul_mul_16s_9s_25_1_1_DSP48_5_U/p_cvt, operation Mode is: A2*(B:0x3ff48).
DSP Report: register kernel_data_V_1_11_reg is absorbed into DSP myproject_mul_mul_16s_9s_25_1_1_U156/myproject_mul_mul_16s_9s_25_1_1_DSP48_5_U/p_cvt.
DSP Report: operator myproject_mul_mul_16s_9s_25_1_1_U156/myproject_mul_mul_16s_9s_25_1_1_DSP48_5_U/p_cvt is absorbed into DSP myproject_mul_mul_16s_9s_25_1_1_U156/myproject_mul_mul_16s_9s_25_1_1_DSP48_5_U/p_cvt.
DSP Report: Generating DSP myproject_mul_mul_16s_9s_25_1_1_U149/myproject_mul_mul_16s_9s_25_1_1_DSP48_5_U/p_cvt, operation Mode is: A2*(B:0x3ff75).
DSP Report: register kernel_data_V_1_0_reg is absorbed into DSP myproject_mul_mul_16s_9s_25_1_1_U149/myproject_mul_mul_16s_9s_25_1_1_DSP48_5_U/p_cvt.
DSP Report: operator myproject_mul_mul_16s_9s_25_1_1_U149/myproject_mul_mul_16s_9s_25_1_1_DSP48_5_U/p_cvt is absorbed into DSP myproject_mul_mul_16s_9s_25_1_1_U149/myproject_mul_mul_16s_9s_25_1_1_DSP48_5_U/p_cvt.
DSP Report: Generating DSP myproject_mul_mul_16s_9ns_25_1_1_U154/myproject_mul_mul_16s_9ns_25_1_1_DSP48_3_U/p_cvt, operation Mode is: A2*(B:0xcf).
DSP Report: register kernel_data_V_1_7_reg is absorbed into DSP myproject_mul_mul_16s_9ns_25_1_1_U154/myproject_mul_mul_16s_9ns_25_1_1_DSP48_3_U/p_cvt.
DSP Report: operator myproject_mul_mul_16s_9ns_25_1_1_U154/myproject_mul_mul_16s_9ns_25_1_1_DSP48_3_U/p_cvt is absorbed into DSP myproject_mul_mul_16s_9ns_25_1_1_U154/myproject_mul_mul_16s_9ns_25_1_1_DSP48_3_U/p_cvt.
DSP Report: Generating DSP myproject_mul_mul_16s_10ns_26_1_1_U170/myproject_mul_mul_16s_10ns_26_1_1_DSP48_6_U/p_cvt, operation Mode is: A2*(B:0x12c).
DSP Report: register kernel_data_V_1_33_reg is absorbed into DSP myproject_mul_mul_16s_10ns_26_1_1_U170/myproject_mul_mul_16s_10ns_26_1_1_DSP48_6_U/p_cvt.
DSP Report: operator myproject_mul_mul_16s_10ns_26_1_1_U170/myproject_mul_mul_16s_10ns_26_1_1_DSP48_6_U/p_cvt is absorbed into DSP myproject_mul_mul_16s_10ns_26_1_1_U170/myproject_mul_mul_16s_10ns_26_1_1_DSP48_6_U/p_cvt.
DSP Report: Generating DSP myproject_mul_mul_16s_10ns_26_1_1_U167/myproject_mul_mul_16s_10ns_26_1_1_DSP48_6_U/p_cvt, operation Mode is: A2*(B:0x1e8).
DSP Report: register kernel_data_V_1_28_reg is absorbed into DSP myproject_mul_mul_16s_10ns_26_1_1_U167/myproject_mul_mul_16s_10ns_26_1_1_DSP48_6_U/p_cvt.
DSP Report: operator myproject_mul_mul_16s_10ns_26_1_1_U167/myproject_mul_mul_16s_10ns_26_1_1_DSP48_6_U/p_cvt is absorbed into DSP myproject_mul_mul_16s_10ns_26_1_1_U167/myproject_mul_mul_16s_10ns_26_1_1_DSP48_6_U/p_cvt.
DSP Report: Generating DSP myproject_mul_mul_16s_10ns_26_1_1_U172/myproject_mul_mul_16s_10ns_26_1_1_DSP48_6_U/p_cvt, operation Mode is: A2*(B:0x135).
DSP Report: register kernel_data_V_1_35_reg is absorbed into DSP myproject_mul_mul_16s_10ns_26_1_1_U172/myproject_mul_mul_16s_10ns_26_1_1_DSP48_6_U/p_cvt.
DSP Report: operator myproject_mul_mul_16s_10ns_26_1_1_U172/myproject_mul_mul_16s_10ns_26_1_1_DSP48_6_U/p_cvt is absorbed into DSP myproject_mul_mul_16s_10ns_26_1_1_U172/myproject_mul_mul_16s_10ns_26_1_1_DSP48_6_U/p_cvt.
DSP Report: Generating DSP myproject_mul_mul_16s_9s_25_1_1_U152/myproject_mul_mul_16s_9s_25_1_1_DSP48_5_U/p_cvt, operation Mode is: A2*(B:0x3ff3c).
DSP Report: register kernel_data_V_1_4_reg is absorbed into DSP myproject_mul_mul_16s_9s_25_1_1_U152/myproject_mul_mul_16s_9s_25_1_1_DSP48_5_U/p_cvt.
DSP Report: operator myproject_mul_mul_16s_9s_25_1_1_U152/myproject_mul_mul_16s_9s_25_1_1_DSP48_5_U/p_cvt is absorbed into DSP myproject_mul_mul_16s_9s_25_1_1_U152/myproject_mul_mul_16s_9s_25_1_1_DSP48_5_U/p_cvt.
DSP Report: Generating DSP myproject_mul_mul_16s_10s_26_1_1_U166/myproject_mul_mul_16s_10s_26_1_1_DSP48_2_U/p_cvt, operation Mode is: A2*(B:0x3fee9).
DSP Report: register kernel_data_V_1_27_reg is absorbed into DSP myproject_mul_mul_16s_10s_26_1_1_U166/myproject_mul_mul_16s_10s_26_1_1_DSP48_2_U/p_cvt.
DSP Report: operator myproject_mul_mul_16s_10s_26_1_1_U166/myproject_mul_mul_16s_10s_26_1_1_DSP48_2_U/p_cvt is absorbed into DSP myproject_mul_mul_16s_10s_26_1_1_U166/myproject_mul_mul_16s_10s_26_1_1_DSP48_2_U/p_cvt.
DSP Report: Generating DSP myproject_mul_mul_16s_10s_26_1_1_U160/myproject_mul_mul_16s_10s_26_1_1_DSP48_2_U/p_cvt, operation Mode is: A2*(B:0x3fecb).
DSP Report: register kernel_data_V_1_15_reg is absorbed into DSP myproject_mul_mul_16s_10s_26_1_1_U160/myproject_mul_mul_16s_10s_26_1_1_DSP48_2_U/p_cvt.
DSP Report: operator myproject_mul_mul_16s_10s_26_1_1_U160/myproject_mul_mul_16s_10s_26_1_1_DSP48_2_U/p_cvt is absorbed into DSP myproject_mul_mul_16s_10s_26_1_1_U160/myproject_mul_mul_16s_10s_26_1_1_DSP48_2_U/p_cvt.
DSP Report: Generating DSP myproject_mul_mul_16s_10ns_26_1_1_U165/myproject_mul_mul_16s_10ns_26_1_1_DSP48_6_U/p_cvt, operation Mode is: A2*(B:0x12a).
DSP Report: register kernel_data_V_1_22_reg is absorbed into DSP myproject_mul_mul_16s_10ns_26_1_1_U165/myproject_mul_mul_16s_10ns_26_1_1_DSP48_6_U/p_cvt.
DSP Report: operator myproject_mul_mul_16s_10ns_26_1_1_U165/myproject_mul_mul_16s_10ns_26_1_1_DSP48_6_U/p_cvt is absorbed into DSP myproject_mul_mul_16s_10ns_26_1_1_U165/myproject_mul_mul_16s_10ns_26_1_1_DSP48_6_U/p_cvt.
DSP Report: Generating DSP myproject_mul_mul_16s_11s_26_1_1_U153/myproject_mul_mul_16s_11s_26_1_1_DSP48_10_U/p_cvt, operation Mode is: A2*(B:0x3fd89).
DSP Report: register kernel_data_V_1_5_reg is absorbed into DSP myproject_mul_mul_16s_11s_26_1_1_U153/myproject_mul_mul_16s_11s_26_1_1_DSP48_10_U/p_cvt.
DSP Report: operator myproject_mul_mul_16s_11s_26_1_1_U153/myproject_mul_mul_16s_11s_26_1_1_DSP48_10_U/p_cvt is absorbed into DSP myproject_mul_mul_16s_11s_26_1_1_U153/myproject_mul_mul_16s_11s_26_1_1_DSP48_10_U/p_cvt.
DSP Report: Generating DSP myproject_mul_mul_16s_10s_26_1_1_U150/myproject_mul_mul_16s_10s_26_1_1_DSP48_2_U/p_cvt, operation Mode is: A2*(B:0x3fec4).
DSP Report: register kernel_data_V_1_1_reg is absorbed into DSP myproject_mul_mul_16s_10s_26_1_1_U150/myproject_mul_mul_16s_10s_26_1_1_DSP48_2_U/p_cvt.
DSP Report: operator myproject_mul_mul_16s_10s_26_1_1_U150/myproject_mul_mul_16s_10s_26_1_1_DSP48_2_U/p_cvt is absorbed into DSP myproject_mul_mul_16s_10s_26_1_1_U150/myproject_mul_mul_16s_10s_26_1_1_DSP48_2_U/p_cvt.
DSP Report: Generating DSP myproject_mul_mul_16s_10s_26_1_1_U155/myproject_mul_mul_16s_10s_26_1_1_DSP48_2_U/p_cvt, operation Mode is: A2*(B:0x3feea).
DSP Report: register kernel_data_V_1_10_reg is absorbed into DSP myproject_mul_mul_16s_10s_26_1_1_U155/myproject_mul_mul_16s_10s_26_1_1_DSP48_2_U/p_cvt.
DSP Report: operator myproject_mul_mul_16s_10s_26_1_1_U155/myproject_mul_mul_16s_10s_26_1_1_DSP48_2_U/p_cvt is absorbed into DSP myproject_mul_mul_16s_10s_26_1_1_U155/myproject_mul_mul_16s_10s_26_1_1_DSP48_2_U/p_cvt.
DSP Report: Generating DSP myproject_mul_mul_16s_11s_26_1_1_U162/myproject_mul_mul_16s_11s_26_1_1_DSP48_10_U/p_cvt, operation Mode is: A2*(B:0x3fd83).
DSP Report: register kernel_data_V_1_19_reg is absorbed into DSP myproject_mul_mul_16s_11s_26_1_1_U162/myproject_mul_mul_16s_11s_26_1_1_DSP48_10_U/p_cvt.
DSP Report: operator myproject_mul_mul_16s_11s_26_1_1_U162/myproject_mul_mul_16s_11s_26_1_1_DSP48_10_U/p_cvt is absorbed into DSP myproject_mul_mul_16s_11s_26_1_1_U162/myproject_mul_mul_16s_11s_26_1_1_DSP48_10_U/p_cvt.
DSP Report: Generating DSP myproject_mul_mul_16s_10ns_26_1_1_U168/myproject_mul_mul_16s_10ns_26_1_1_DSP48_6_U/p_cvt, operation Mode is: A2*(B:0x1fd).
DSP Report: register kernel_data_V_1_29_reg is absorbed into DSP myproject_mul_mul_16s_10ns_26_1_1_U168/myproject_mul_mul_16s_10ns_26_1_1_DSP48_6_U/p_cvt.
DSP Report: operator myproject_mul_mul_16s_10ns_26_1_1_U168/myproject_mul_mul_16s_10ns_26_1_1_DSP48_6_U/p_cvt is absorbed into DSP myproject_mul_mul_16s_10ns_26_1_1_U168/myproject_mul_mul_16s_10ns_26_1_1_DSP48_6_U/p_cvt.
DSP Report: Generating DSP myproject_mul_mul_16s_9s_25_1_1_U158/myproject_mul_mul_16s_9s_25_1_1_DSP48_5_U/p_cvt, operation Mode is: A2*(B:0x3ff75).
DSP Report: register kernel_data_V_1_13_reg is absorbed into DSP myproject_mul_mul_16s_9s_25_1_1_U158/myproject_mul_mul_16s_9s_25_1_1_DSP48_5_U/p_cvt.
DSP Report: operator myproject_mul_mul_16s_9s_25_1_1_U158/myproject_mul_mul_16s_9s_25_1_1_DSP48_5_U/p_cvt is absorbed into DSP myproject_mul_mul_16s_9s_25_1_1_U158/myproject_mul_mul_16s_9s_25_1_1_DSP48_5_U/p_cvt.
DSP Report: Generating DSP myproject_mul_mul_16s_11ns_26_1_1_U151/myproject_mul_mul_16s_11ns_26_1_1_DSP48_9_U/p_cvt, operation Mode is: A2*(B:0x27d).
DSP Report: register kernel_data_V_1_3_reg is absorbed into DSP myproject_mul_mul_16s_11ns_26_1_1_U151/myproject_mul_mul_16s_11ns_26_1_1_DSP48_9_U/p_cvt.
DSP Report: operator myproject_mul_mul_16s_11ns_26_1_1_U151/myproject_mul_mul_16s_11ns_26_1_1_DSP48_9_U/p_cvt is absorbed into DSP myproject_mul_mul_16s_11ns_26_1_1_U151/myproject_mul_mul_16s_11ns_26_1_1_DSP48_9_U/p_cvt.
DSP Report: Generating DSP myproject_mul_mul_16s_7ns_23_1_1_U191/myproject_mul_mul_16s_7ns_23_1_1_DSP48_8_U/p_cvt, operation Mode is: A2*(B:0x23).
DSP Report: register kernel_data_V_1_23_reg is absorbed into DSP myproject_mul_mul_16s_7ns_23_1_1_U191/myproject_mul_mul_16s_7ns_23_1_1_DSP48_8_U/p_cvt.
DSP Report: operator myproject_mul_mul_16s_7ns_23_1_1_U191/myproject_mul_mul_16s_7ns_23_1_1_DSP48_8_U/p_cvt is absorbed into DSP myproject_mul_mul_16s_7ns_23_1_1_U191/myproject_mul_mul_16s_7ns_23_1_1_DSP48_8_U/p_cvt.
DSP Report: Generating DSP myproject_mul_mul_16s_6ns_22_1_1_U175/myproject_mul_mul_16s_6ns_22_1_1_DSP48_11_U/p_cvt, operation Mode is: A2*(B:0x13).
DSP Report: register kernel_data_V_1_3_reg is absorbed into DSP myproject_mul_mul_16s_6ns_22_1_1_U175/myproject_mul_mul_16s_6ns_22_1_1_DSP48_11_U/p_cvt.
DSP Report: operator myproject_mul_mul_16s_6ns_22_1_1_U175/myproject_mul_mul_16s_6ns_22_1_1_DSP48_11_U/p_cvt is absorbed into DSP myproject_mul_mul_16s_6ns_22_1_1_U175/myproject_mul_mul_16s_6ns_22_1_1_DSP48_11_U/p_cvt.
DSP Report: Generating DSP myproject_mul_mul_16s_8s_24_1_1_U193/myproject_mul_mul_16s_8s_24_1_1_DSP48_1_U/p_cvt, operation Mode is: A2*(B:0x3ff87).
DSP Report: register kernel_data_V_1_26_reg is absorbed into DSP myproject_mul_mul_16s_8s_24_1_1_U193/myproject_mul_mul_16s_8s_24_1_1_DSP48_1_U/p_cvt.
DSP Report: operator myproject_mul_mul_16s_8s_24_1_1_U193/myproject_mul_mul_16s_8s_24_1_1_DSP48_1_U/p_cvt is absorbed into DSP myproject_mul_mul_16s_8s_24_1_1_U193/myproject_mul_mul_16s_8s_24_1_1_DSP48_1_U/p_cvt.
DSP Report: Generating DSP myproject_mul_mul_16s_9ns_25_1_1_U199/myproject_mul_mul_16s_9ns_25_1_1_DSP48_3_U/p_cvt, operation Mode is: A2*(B:0xde).
DSP Report: register kernel_data_V_1_34_reg is absorbed into DSP myproject_mul_mul_16s_9ns_25_1_1_U199/myproject_mul_mul_16s_9ns_25_1_1_DSP48_3_U/p_cvt.
DSP Report: operator myproject_mul_mul_16s_9ns_25_1_1_U199/myproject_mul_mul_16s_9ns_25_1_1_DSP48_3_U/p_cvt is absorbed into DSP myproject_mul_mul_16s_9ns_25_1_1_U199/myproject_mul_mul_16s_9ns_25_1_1_DSP48_3_U/p_cvt.
DSP Report: Generating DSP myproject_mul_mul_16s_9s_25_1_1_U186/myproject_mul_mul_16s_9s_25_1_1_DSP48_5_U/p_cvt, operation Mode is: A2*(B:0x3ff6c).
DSP Report: register kernel_data_V_1_18_reg is absorbed into DSP myproject_mul_mul_16s_9s_25_1_1_U186/myproject_mul_mul_16s_9s_25_1_1_DSP48_5_U/p_cvt.
DSP Report: operator myproject_mul_mul_16s_9s_25_1_1_U186/myproject_mul_mul_16s_9s_25_1_1_DSP48_5_U/p_cvt is absorbed into DSP myproject_mul_mul_16s_9s_25_1_1_U186/myproject_mul_mul_16s_9s_25_1_1_DSP48_5_U/p_cvt.
DSP Report: Generating DSP myproject_mul_mul_16s_9s_25_1_1_U180/myproject_mul_mul_16s_9s_25_1_1_DSP48_5_U/p_cvt, operation Mode is: A2*(B:0x3ff32).
DSP Report: register kernel_data_V_1_10_reg is absorbed into DSP myproject_mul_mul_16s_9s_25_1_1_U180/myproject_mul_mul_16s_9s_25_1_1_DSP48_5_U/p_cvt.
DSP Report: operator myproject_mul_mul_16s_9s_25_1_1_U180/myproject_mul_mul_16s_9s_25_1_1_DSP48_5_U/p_cvt is absorbed into DSP myproject_mul_mul_16s_9s_25_1_1_U180/myproject_mul_mul_16s_9s_25_1_1_DSP48_5_U/p_cvt.
DSP Report: Generating DSP myproject_mul_mul_16s_9s_25_1_1_U189/myproject_mul_mul_16s_9s_25_1_1_DSP48_5_U/p_cvt, operation Mode is: A2*(B:0x3ff75).
DSP Report: register kernel_data_V_1_21_reg is absorbed into DSP myproject_mul_mul_16s_9s_25_1_1_U189/myproject_mul_mul_16s_9s_25_1_1_DSP48_5_U/p_cvt.
DSP Report: operator myproject_mul_mul_16s_9s_25_1_1_U189/myproject_mul_mul_16s_9s_25_1_1_DSP48_5_U/p_cvt is absorbed into DSP myproject_mul_mul_16s_9s_25_1_1_U189/myproject_mul_mul_16s_9s_25_1_1_DSP48_5_U/p_cvt.
DSP Report: Generating DSP myproject_mul_mul_16s_9s_25_1_1_U198/myproject_mul_mul_16s_9s_25_1_1_DSP48_5_U/p_cvt, operation Mode is: A2*(B:0x3ff76).
DSP Report: register kernel_data_V_1_33_reg is absorbed into DSP myproject_mul_mul_16s_9s_25_1_1_U198/myproject_mul_mul_16s_9s_25_1_1_DSP48_5_U/p_cvt.
DSP Report: operator myproject_mul_mul_16s_9s_25_1_1_U198/myproject_mul_mul_16s_9s_25_1_1_DSP48_5_U/p_cvt is absorbed into DSP myproject_mul_mul_16s_9s_25_1_1_U198/myproject_mul_mul_16s_9s_25_1_1_DSP48_5_U/p_cvt.
DSP Report: Generating DSP myproject_mul_mul_16s_8s_24_1_1_U195/myproject_mul_mul_16s_8s_24_1_1_DSP48_1_U/p_cvt, operation Mode is: A2*(B:0x3ffaf).
DSP Report: register kernel_data_V_1_28_reg is absorbed into DSP myproject_mul_mul_16s_8s_24_1_1_U195/myproject_mul_mul_16s_8s_24_1_1_DSP48_1_U/p_cvt.
DSP Report: operator myproject_mul_mul_16s_8s_24_1_1_U195/myproject_mul_mul_16s_8s_24_1_1_DSP48_1_U/p_cvt is absorbed into DSP myproject_mul_mul_16s_8s_24_1_1_U195/myproject_mul_mul_16s_8s_24_1_1_DSP48_1_U/p_cvt.
DSP Report: Generating DSP myproject_mul_mul_16s_8ns_24_1_1_U200/myproject_mul_mul_16s_8ns_24_1_1_DSP48_4_U/p_cvt, operation Mode is: A2*(B:0x57).
DSP Report: register kernel_data_V_1_35_reg is absorbed into DSP myproject_mul_mul_16s_8ns_24_1_1_U200/myproject_mul_mul_16s_8ns_24_1_1_DSP48_4_U/p_cvt.
DSP Report: operator myproject_mul_mul_16s_8ns_24_1_1_U200/myproject_mul_mul_16s_8ns_24_1_1_DSP48_4_U/p_cvt is absorbed into DSP myproject_mul_mul_16s_8ns_24_1_1_U200/myproject_mul_mul_16s_8ns_24_1_1_DSP48_4_U/p_cvt.
DSP Report: Generating DSP myproject_mul_mul_16s_10ns_26_1_1_U197/myproject_mul_mul_16s_10ns_26_1_1_DSP48_6_U/p_cvt, operation Mode is: A2*(B:0x1ab).
DSP Report: register kernel_data_V_1_32_reg is absorbed into DSP myproject_mul_mul_16s_10ns_26_1_1_U197/myproject_mul_mul_16s_10ns_26_1_1_DSP48_6_U/p_cvt.
DSP Report: operator myproject_mul_mul_16s_10ns_26_1_1_U197/myproject_mul_mul_16s_10ns_26_1_1_DSP48_6_U/p_cvt is absorbed into DSP myproject_mul_mul_16s_10ns_26_1_1_U197/myproject_mul_mul_16s_10ns_26_1_1_DSP48_6_U/p_cvt.
DSP Report: Generating DSP myproject_mul_mul_16s_9s_25_1_1_U174/myproject_mul_mul_16s_9s_25_1_1_DSP48_5_U/p_cvt, operation Mode is: A2*(B:0x3ff41).
DSP Report: register kernel_data_V_1_1_reg is absorbed into DSP myproject_mul_mul_16s_9s_25_1_1_U174/myproject_mul_mul_16s_9s_25_1_1_DSP48_5_U/p_cvt.
DSP Report: operator myproject_mul_mul_16s_9s_25_1_1_U174/myproject_mul_mul_16s_9s_25_1_1_DSP48_5_U/p_cvt is absorbed into DSP myproject_mul_mul_16s_9s_25_1_1_U174/myproject_mul_mul_16s_9s_25_1_1_DSP48_5_U/p_cvt.
DSP Report: Generating DSP myproject_mul_mul_16s_10ns_26_1_1_U192/myproject_mul_mul_16s_10ns_26_1_1_DSP48_6_U/p_cvt, operation Mode is: A2*(B:0x17e).
DSP Report: register kernel_data_V_1_24_reg is absorbed into DSP myproject_mul_mul_16s_10ns_26_1_1_U192/myproject_mul_mul_16s_10ns_26_1_1_DSP48_6_U/p_cvt.
DSP Report: operator myproject_mul_mul_16s_10ns_26_1_1_U192/myproject_mul_mul_16s_10ns_26_1_1_DSP48_6_U/p_cvt is absorbed into DSP myproject_mul_mul_16s_10ns_26_1_1_U192/myproject_mul_mul_16s_10ns_26_1_1_DSP48_6_U/p_cvt.
DSP Report: Generating DSP myproject_mul_mul_16s_11ns_26_1_1_U196/myproject_mul_mul_16s_11ns_26_1_1_DSP48_9_U/p_cvt, operation Mode is: A2*(B:0x359).
DSP Report: register kernel_data_V_1_29_reg is absorbed into DSP myproject_mul_mul_16s_11ns_26_1_1_U196/myproject_mul_mul_16s_11ns_26_1_1_DSP48_9_U/p_cvt.
DSP Report: operator myproject_mul_mul_16s_11ns_26_1_1_U196/myproject_mul_mul_16s_11ns_26_1_1_DSP48_9_U/p_cvt is absorbed into DSP myproject_mul_mul_16s_11ns_26_1_1_U196/myproject_mul_mul_16s_11ns_26_1_1_DSP48_9_U/p_cvt.
DSP Report: Generating DSP myproject_mul_mul_16s_11s_26_1_1_U188/myproject_mul_mul_16s_11s_26_1_1_DSP48_10_U/p_cvt, operation Mode is: A2*(B:0x3fdf2).
DSP Report: register kernel_data_V_1_20_reg is absorbed into DSP myproject_mul_mul_16s_11s_26_1_1_U188/myproject_mul_mul_16s_11s_26_1_1_DSP48_10_U/p_cvt.
DSP Report: operator myproject_mul_mul_16s_11s_26_1_1_U188/myproject_mul_mul_16s_11s_26_1_1_DSP48_10_U/p_cvt is absorbed into DSP myproject_mul_mul_16s_11s_26_1_1_U188/myproject_mul_mul_16s_11s_26_1_1_DSP48_10_U/p_cvt.
DSP Report: Generating DSP myproject_mul_mul_16s_10ns_26_1_1_U185/myproject_mul_mul_16s_10ns_26_1_1_DSP48_6_U/p_cvt, operation Mode is: A2*(B:0x15e).
DSP Report: register kernel_data_V_1_16_reg is absorbed into DSP myproject_mul_mul_16s_10ns_26_1_1_U185/myproject_mul_mul_16s_10ns_26_1_1_DSP48_6_U/p_cvt.
DSP Report: operator myproject_mul_mul_16s_10ns_26_1_1_U185/myproject_mul_mul_16s_10ns_26_1_1_DSP48_6_U/p_cvt is absorbed into DSP myproject_mul_mul_16s_10ns_26_1_1_U185/myproject_mul_mul_16s_10ns_26_1_1_DSP48_6_U/p_cvt.
DSP Report: Generating DSP myproject_mul_mul_16s_10s_26_1_1_U190/myproject_mul_mul_16s_10s_26_1_1_DSP48_2_U/p_cvt, operation Mode is: A2*(B:0x3fed6).
DSP Report: register kernel_data_V_1_22_reg is absorbed into DSP myproject_mul_mul_16s_10s_26_1_1_U190/myproject_mul_mul_16s_10s_26_1_1_DSP48_2_U/p_cvt.
DSP Report: operator myproject_mul_mul_16s_10s_26_1_1_U190/myproject_mul_mul_16s_10s_26_1_1_DSP48_2_U/p_cvt is absorbed into DSP myproject_mul_mul_16s_10s_26_1_1_U190/myproject_mul_mul_16s_10s_26_1_1_DSP48_2_U/p_cvt.
DSP Report: Generating DSP myproject_mul_mul_16s_11s_26_1_1_U194/myproject_mul_mul_16s_11s_26_1_1_DSP48_10_U/p_cvt, operation Mode is: A2*(B:0x3fc3f).
DSP Report: register kernel_data_V_1_27_reg is absorbed into DSP myproject_mul_mul_16s_11s_26_1_1_U194/myproject_mul_mul_16s_11s_26_1_1_DSP48_10_U/p_cvt.
DSP Report: operator myproject_mul_mul_16s_11s_26_1_1_U194/myproject_mul_mul_16s_11s_26_1_1_DSP48_10_U/p_cvt is absorbed into DSP myproject_mul_mul_16s_11s_26_1_1_U194/myproject_mul_mul_16s_11s_26_1_1_DSP48_10_U/p_cvt.
DSP Report: Generating DSP myproject_mul_mul_16s_10s_26_1_1_U183/myproject_mul_mul_16s_10s_26_1_1_DSP48_2_U/p_cvt, operation Mode is: A2*(B:0x3fea4).
DSP Report: register kernel_data_V_1_14_reg is absorbed into DSP myproject_mul_mul_16s_10s_26_1_1_U183/myproject_mul_mul_16s_10s_26_1_1_DSP48_2_U/p_cvt.
DSP Report: operator myproject_mul_mul_16s_10s_26_1_1_U183/myproject_mul_mul_16s_10s_26_1_1_DSP48_2_U/p_cvt is absorbed into DSP myproject_mul_mul_16s_10s_26_1_1_U183/myproject_mul_mul_16s_10s_26_1_1_DSP48_2_U/p_cvt.
DSP Report: Generating DSP myproject_mul_mul_16s_10s_26_1_1_U184/myproject_mul_mul_16s_10s_26_1_1_DSP48_2_U/p_cvt, operation Mode is: A2*(B:0x3fe71).
DSP Report: register kernel_data_V_1_15_reg is absorbed into DSP myproject_mul_mul_16s_10s_26_1_1_U184/myproject_mul_mul_16s_10s_26_1_1_DSP48_2_U/p_cvt.
DSP Report: operator myproject_mul_mul_16s_10s_26_1_1_U184/myproject_mul_mul_16s_10s_26_1_1_DSP48_2_U/p_cvt is absorbed into DSP myproject_mul_mul_16s_10s_26_1_1_U184/myproject_mul_mul_16s_10s_26_1_1_DSP48_2_U/p_cvt.
DSP Report: Generating DSP myproject_mul_mul_16s_10ns_26_1_1_U179/myproject_mul_mul_16s_10ns_26_1_1_DSP48_6_U/p_cvt, operation Mode is: A2*(B:0x18a).
DSP Report: register kernel_data_V_1_9_reg is absorbed into DSP myproject_mul_mul_16s_10ns_26_1_1_U179/myproject_mul_mul_16s_10ns_26_1_1_DSP48_6_U/p_cvt.
DSP Report: operator myproject_mul_mul_16s_10ns_26_1_1_U179/myproject_mul_mul_16s_10ns_26_1_1_DSP48_6_U/p_cvt is absorbed into DSP myproject_mul_mul_16s_10ns_26_1_1_U179/myproject_mul_mul_16s_10ns_26_1_1_DSP48_6_U/p_cvt.
DSP Report: Generating DSP myproject_mul_mul_16s_11s_26_1_1_U182/myproject_mul_mul_16s_11s_26_1_1_DSP48_10_U/p_cvt, operation Mode is: A2*(B:0x3fdb5).
DSP Report: register kernel_data_V_1_13_reg is absorbed into DSP myproject_mul_mul_16s_11s_26_1_1_U182/myproject_mul_mul_16s_11s_26_1_1_DSP48_10_U/p_cvt.
DSP Report: operator myproject_mul_mul_16s_11s_26_1_1_U182/myproject_mul_mul_16s_11s_26_1_1_DSP48_10_U/p_cvt is absorbed into DSP myproject_mul_mul_16s_11s_26_1_1_U182/myproject_mul_mul_16s_11s_26_1_1_DSP48_10_U/p_cvt.
DSP Report: Generating DSP myproject_mul_mul_16s_10ns_26_1_1_U177/myproject_mul_mul_16s_10ns_26_1_1_DSP48_6_U/p_cvt, operation Mode is: A2*(B:0x10d).
DSP Report: register kernel_data_V_1_5_reg is absorbed into DSP myproject_mul_mul_16s_10ns_26_1_1_U177/myproject_mul_mul_16s_10ns_26_1_1_DSP48_6_U/p_cvt.
DSP Report: operator myproject_mul_mul_16s_10ns_26_1_1_U177/myproject_mul_mul_16s_10ns_26_1_1_DSP48_6_U/p_cvt is absorbed into DSP myproject_mul_mul_16s_10ns_26_1_1_U177/myproject_mul_mul_16s_10ns_26_1_1_DSP48_6_U/p_cvt.
DSP Report: Generating DSP myproject_mul_mul_16s_10s_26_1_1_U173/myproject_mul_mul_16s_10s_26_1_1_DSP48_2_U/p_cvt, operation Mode is: A2*(B:0x3fea5).
DSP Report: register kernel_data_V_1_0_reg is absorbed into DSP myproject_mul_mul_16s_10s_26_1_1_U173/myproject_mul_mul_16s_10s_26_1_1_DSP48_2_U/p_cvt.
DSP Report: operator myproject_mul_mul_16s_10s_26_1_1_U173/myproject_mul_mul_16s_10s_26_1_1_DSP48_2_U/p_cvt is absorbed into DSP myproject_mul_mul_16s_10s_26_1_1_U173/myproject_mul_mul_16s_10s_26_1_1_DSP48_2_U/p_cvt.
DSP Report: Generating DSP myproject_mul_mul_16s_11s_26_1_1_U178/myproject_mul_mul_16s_11s_26_1_1_DSP48_10_U/p_cvt, operation Mode is: A2*(B:0x3fd69).
DSP Report: register kernel_data_V_1_7_reg is absorbed into DSP myproject_mul_mul_16s_11s_26_1_1_U178/myproject_mul_mul_16s_11s_26_1_1_DSP48_10_U/p_cvt.
DSP Report: operator myproject_mul_mul_16s_11s_26_1_1_U178/myproject_mul_mul_16s_11s_26_1_1_DSP48_10_U/p_cvt is absorbed into DSP myproject_mul_mul_16s_11s_26_1_1_U178/myproject_mul_mul_16s_11s_26_1_1_DSP48_10_U/p_cvt.
DSP Report: Generating DSP myproject_mul_mul_16s_10s_26_1_1_U181/myproject_mul_mul_16s_10s_26_1_1_DSP48_2_U/p_cvt, operation Mode is: A2*(B:0x3feb5).
DSP Report: register kernel_data_V_1_11_reg is absorbed into DSP myproject_mul_mul_16s_10s_26_1_1_U181/myproject_mul_mul_16s_10s_26_1_1_DSP48_2_U/p_cvt.
DSP Report: operator myproject_mul_mul_16s_10s_26_1_1_U181/myproject_mul_mul_16s_10s_26_1_1_DSP48_2_U/p_cvt is absorbed into DSP myproject_mul_mul_16s_10s_26_1_1_U181/myproject_mul_mul_16s_10s_26_1_1_DSP48_2_U/p_cvt.
DSP Report: Generating DSP myproject_mul_mul_16s_12s_26_1_1_U187/myproject_mul_mul_16s_12s_26_1_1_DSP48_12_U/p_cvt, operation Mode is: A2*(B:0x3fa0e).
DSP Report: register kernel_data_V_1_19_reg is absorbed into DSP myproject_mul_mul_16s_12s_26_1_1_U187/myproject_mul_mul_16s_12s_26_1_1_DSP48_12_U/p_cvt.
DSP Report: operator myproject_mul_mul_16s_12s_26_1_1_U187/myproject_mul_mul_16s_12s_26_1_1_DSP48_12_U/p_cvt is absorbed into DSP myproject_mul_mul_16s_12s_26_1_1_U187/myproject_mul_mul_16s_12s_26_1_1_DSP48_12_U/p_cvt.
DSP Report: Generating DSP myproject_mul_mul_16s_11ns_26_1_1_U176/myproject_mul_mul_16s_11ns_26_1_1_DSP48_9_U/p_cvt, operation Mode is: A2*(B:0x233).
DSP Report: register kernel_data_V_1_4_reg is absorbed into DSP myproject_mul_mul_16s_11ns_26_1_1_U176/myproject_mul_mul_16s_11ns_26_1_1_DSP48_9_U/p_cvt.
DSP Report: operator myproject_mul_mul_16s_11ns_26_1_1_U176/myproject_mul_mul_16s_11ns_26_1_1_DSP48_9_U/p_cvt is absorbed into DSP myproject_mul_mul_16s_11ns_26_1_1_U176/myproject_mul_mul_16s_11ns_26_1_1_DSP48_9_U/p_cvt.
DSP Report: Generating DSP myproject_mul_mul_16s_8ns_24_1_1_U214/myproject_mul_mul_16s_8ns_24_1_1_DSP48_4_U/p_cvt, operation Mode is: A2*(B:0x6c).
DSP Report: register kernel_data_V_1_20_reg is absorbed into DSP myproject_mul_mul_16s_8ns_24_1_1_U214/myproject_mul_mul_16s_8ns_24_1_1_DSP48_4_U/p_cvt.
DSP Report: operator myproject_mul_mul_16s_8ns_24_1_1_U214/myproject_mul_mul_16s_8ns_24_1_1_DSP48_4_U/p_cvt is absorbed into DSP myproject_mul_mul_16s_8ns_24_1_1_U214/myproject_mul_mul_16s_8ns_24_1_1_DSP48_4_U/p_cvt.
DSP Report: Generating DSP myproject_mul_mul_16s_8ns_24_1_1_U211/myproject_mul_mul_16s_8ns_24_1_1_DSP48_4_U/p_cvt, operation Mode is: A2*(B:0x76).
DSP Report: register kernel_data_V_1_14_reg is absorbed into DSP myproject_mul_mul_16s_8ns_24_1_1_U211/myproject_mul_mul_16s_8ns_24_1_1_DSP48_4_U/p_cvt.
DSP Report: operator myproject_mul_mul_16s_8ns_24_1_1_U211/myproject_mul_mul_16s_8ns_24_1_1_DSP48_4_U/p_cvt is absorbed into DSP myproject_mul_mul_16s_8ns_24_1_1_U211/myproject_mul_mul_16s_8ns_24_1_1_DSP48_4_U/p_cvt.
DSP Report: Generating DSP myproject_mul_mul_16s_9s_25_1_1_U219/myproject_mul_mul_16s_9s_25_1_1_DSP48_5_U/p_cvt, operation Mode is: A2*(B:0x3ff77).
DSP Report: register kernel_data_V_1_25_reg is absorbed into DSP myproject_mul_mul_16s_9s_25_1_1_U219/myproject_mul_mul_16s_9s_25_1_1_DSP48_5_U/p_cvt.
DSP Report: operator myproject_mul_mul_16s_9s_25_1_1_U219/myproject_mul_mul_16s_9s_25_1_1_DSP48_5_U/p_cvt is absorbed into DSP myproject_mul_mul_16s_9s_25_1_1_U219/myproject_mul_mul_16s_9s_25_1_1_DSP48_5_U/p_cvt.
DSP Report: Generating DSP myproject_mul_mul_16s_9s_25_1_1_U221/myproject_mul_mul_16s_9s_25_1_1_DSP48_5_U/p_cvt, operation Mode is: A2*(B:0x3ff67).
DSP Report: register kernel_data_V_1_28_reg is absorbed into DSP myproject_mul_mul_16s_9s_25_1_1_U221/myproject_mul_mul_16s_9s_25_1_1_DSP48_5_U/p_cvt.
DSP Report: operator myproject_mul_mul_16s_9s_25_1_1_U221/myproject_mul_mul_16s_9s_25_1_1_DSP48_5_U/p_cvt is absorbed into DSP myproject_mul_mul_16s_9s_25_1_1_U221/myproject_mul_mul_16s_9s_25_1_1_DSP48_5_U/p_cvt.
DSP Report: Generating DSP myproject_mul_mul_16s_8s_24_1_1_U203/myproject_mul_mul_16s_8s_24_1_1_DSP48_1_U/p_cvt, operation Mode is: A2*(B:0x3ffab).
DSP Report: register kernel_data_V_1_4_reg is absorbed into DSP myproject_mul_mul_16s_8s_24_1_1_U203/myproject_mul_mul_16s_8s_24_1_1_DSP48_1_U/p_cvt.
DSP Report: operator myproject_mul_mul_16s_8s_24_1_1_U203/myproject_mul_mul_16s_8s_24_1_1_DSP48_1_U/p_cvt is absorbed into DSP myproject_mul_mul_16s_8s_24_1_1_U203/myproject_mul_mul_16s_8s_24_1_1_DSP48_1_U/p_cvt.
DSP Report: Generating DSP myproject_mul_mul_16s_8s_24_1_1_U207/myproject_mul_mul_16s_8s_24_1_1_DSP48_1_U/p_cvt, operation Mode is: A2*(B:0x3ff85).
DSP Report: register kernel_data_V_1_9_reg is absorbed into DSP myproject_mul_mul_16s_8s_24_1_1_U207/myproject_mul_mul_16s_8s_24_1_1_DSP48_1_U/p_cvt.
DSP Report: operator myproject_mul_mul_16s_8s_24_1_1_U207/myproject_mul_mul_16s_8s_24_1_1_DSP48_1_U/p_cvt is absorbed into DSP myproject_mul_mul_16s_8s_24_1_1_U207/myproject_mul_mul_16s_8s_24_1_1_DSP48_1_U/p_cvt.
DSP Report: Generating DSP myproject_mul_mul_16s_7s_23_1_1_U201/myproject_mul_mul_16s_7s_23_1_1_DSP48_0_U/p_cvt, operation Mode is: A2*(B:0x3ffc6).
DSP Report: register kernel_data_V_1_0_reg is absorbed into DSP myproject_mul_mul_16s_7s_23_1_1_U201/myproject_mul_mul_16s_7s_23_1_1_DSP48_0_U/p_cvt.
DSP Report: operator myproject_mul_mul_16s_7s_23_1_1_U201/myproject_mul_mul_16s_7s_23_1_1_DSP48_0_U/p_cvt is absorbed into DSP myproject_mul_mul_16s_7s_23_1_1_U201/myproject_mul_mul_16s_7s_23_1_1_DSP48_0_U/p_cvt.
DSP Report: Generating DSP myproject_mul_mul_16s_9s_25_1_1_U212/myproject_mul_mul_16s_9s_25_1_1_DSP48_5_U/p_cvt, operation Mode is: A2*(B:0x3ff68).
DSP Report: register kernel_data_V_1_15_reg is absorbed into DSP myproject_mul_mul_16s_9s_25_1_1_U212/myproject_mul_mul_16s_9s_25_1_1_DSP48_5_U/p_cvt.
DSP Report: operator myproject_mul_mul_16s_9s_25_1_1_U212/myproject_mul_mul_16s_9s_25_1_1_DSP48_5_U/p_cvt is absorbed into DSP myproject_mul_mul_16s_9s_25_1_1_U212/myproject_mul_mul_16s_9s_25_1_1_DSP48_5_U/p_cvt.
DSP Report: Generating DSP myproject_mul_mul_16s_9s_25_1_1_U218/myproject_mul_mul_16s_9s_25_1_1_DSP48_5_U/p_cvt, operation Mode is: A2*(B:0x3ff49).
DSP Report: register kernel_data_V_1_24_reg is absorbed into DSP myproject_mul_mul_16s_9s_25_1_1_U218/myproject_mul_mul_16s_9s_25_1_1_DSP48_5_U/p_cvt.
DSP Report: operator myproject_mul_mul_16s_9s_25_1_1_U218/myproject_mul_mul_16s_9s_25_1_1_DSP48_5_U/p_cvt is absorbed into DSP myproject_mul_mul_16s_9s_25_1_1_U218/myproject_mul_mul_16s_9s_25_1_1_DSP48_5_U/p_cvt.
DSP Report: Generating DSP myproject_mul_mul_16s_9ns_25_1_1_U208/myproject_mul_mul_16s_9ns_25_1_1_DSP48_3_U/p_cvt, operation Mode is: A2*(B:0x83).
DSP Report: register kernel_data_V_1_11_reg is absorbed into DSP myproject_mul_mul_16s_9ns_25_1_1_U208/myproject_mul_mul_16s_9ns_25_1_1_DSP48_3_U/p_cvt.
DSP Report: operator myproject_mul_mul_16s_9ns_25_1_1_U208/myproject_mul_mul_16s_9ns_25_1_1_DSP48_3_U/p_cvt is absorbed into DSP myproject_mul_mul_16s_9ns_25_1_1_U208/myproject_mul_mul_16s_9ns_25_1_1_DSP48_3_U/p_cvt.
DSP Report: Generating DSP myproject_mul_mul_16s_9ns_25_1_1_U210/myproject_mul_mul_16s_9ns_25_1_1_DSP48_3_U/p_cvt, operation Mode is: A2*(B:0xc2).
DSP Report: register kernel_data_V_1_13_reg is absorbed into DSP myproject_mul_mul_16s_9ns_25_1_1_U210/myproject_mul_mul_16s_9ns_25_1_1_DSP48_3_U/p_cvt.
DSP Report: operator myproject_mul_mul_16s_9ns_25_1_1_U210/myproject_mul_mul_16s_9ns_25_1_1_DSP48_3_U/p_cvt is absorbed into DSP myproject_mul_mul_16s_9ns_25_1_1_U210/myproject_mul_mul_16s_9ns_25_1_1_DSP48_3_U/p_cvt.
DSP Report: Generating DSP myproject_mul_mul_16s_10ns_26_1_1_U225/myproject_mul_mul_16s_10ns_26_1_1_DSP48_6_U/p_cvt, operation Mode is: A2*(B:0x148).
DSP Report: register kernel_data_V_1_35_reg is absorbed into DSP myproject_mul_mul_16s_10ns_26_1_1_U225/myproject_mul_mul_16s_10ns_26_1_1_DSP48_6_U/p_cvt.
DSP Report: operator myproject_mul_mul_16s_10ns_26_1_1_U225/myproject_mul_mul_16s_10ns_26_1_1_DSP48_6_U/p_cvt is absorbed into DSP myproject_mul_mul_16s_10ns_26_1_1_U225/myproject_mul_mul_16s_10ns_26_1_1_DSP48_6_U/p_cvt.
DSP Report: Generating DSP myproject_mul_mul_16s_11ns_26_1_1_U223/myproject_mul_mul_16s_11ns_26_1_1_DSP48_9_U/p_cvt, operation Mode is: A2*(B:0x228).
DSP Report: register kernel_data_V_1_31_reg is absorbed into DSP myproject_mul_mul_16s_11ns_26_1_1_U223/myproject_mul_mul_16s_11ns_26_1_1_DSP48_9_U/p_cvt.
DSP Report: operator myproject_mul_mul_16s_11ns_26_1_1_U223/myproject_mul_mul_16s_11ns_26_1_1_DSP48_9_U/p_cvt is absorbed into DSP myproject_mul_mul_16s_11ns_26_1_1_U223/myproject_mul_mul_16s_11ns_26_1_1_DSP48_9_U/p_cvt.
DSP Report: Generating DSP myproject_mul_mul_16s_9s_25_1_1_U205/myproject_mul_mul_16s_9s_25_1_1_DSP48_5_U/p_cvt, operation Mode is: A2*(B:0x3ff17).
DSP Report: register kernel_data_V_1_6_reg is absorbed into DSP myproject_mul_mul_16s_9s_25_1_1_U205/myproject_mul_mul_16s_9s_25_1_1_DSP48_5_U/p_cvt.
DSP Report: operator myproject_mul_mul_16s_9s_25_1_1_U205/myproject_mul_mul_16s_9s_25_1_1_DSP48_5_U/p_cvt is absorbed into DSP myproject_mul_mul_16s_9s_25_1_1_U205/myproject_mul_mul_16s_9s_25_1_1_DSP48_5_U/p_cvt.
DSP Report: Generating DSP myproject_mul_mul_16s_9ns_25_1_1_U209/myproject_mul_mul_16s_9ns_25_1_1_DSP48_3_U/p_cvt, operation Mode is: A2*(B:0xb2).
DSP Report: register kernel_data_V_1_12_reg is absorbed into DSP myproject_mul_mul_16s_9ns_25_1_1_U209/myproject_mul_mul_16s_9ns_25_1_1_DSP48_3_U/p_cvt.
DSP Report: operator myproject_mul_mul_16s_9ns_25_1_1_U209/myproject_mul_mul_16s_9ns_25_1_1_DSP48_3_U/p_cvt is absorbed into DSP myproject_mul_mul_16s_9ns_25_1_1_U209/myproject_mul_mul_16s_9ns_25_1_1_DSP48_3_U/p_cvt.
DSP Report: Generating DSP myproject_mul_mul_16s_11ns_26_1_1_U217/myproject_mul_mul_16s_11ns_26_1_1_DSP48_9_U/p_cvt, operation Mode is: A2*(B:0x2a7).
DSP Report: register kernel_data_V_1_23_reg is absorbed into DSP myproject_mul_mul_16s_11ns_26_1_1_U217/myproject_mul_mul_16s_11ns_26_1_1_DSP48_9_U/p_cvt.
DSP Report: operator myproject_mul_mul_16s_11ns_26_1_1_U217/myproject_mul_mul_16s_11ns_26_1_1_DSP48_9_U/p_cvt is absorbed into DSP myproject_mul_mul_16s_11ns_26_1_1_U217/myproject_mul_mul_16s_11ns_26_1_1_DSP48_9_U/p_cvt.
DSP Report: Generating DSP myproject_mul_mul_16s_10s_26_1_1_U222/myproject_mul_mul_16s_10s_26_1_1_DSP48_2_U/p_cvt, operation Mode is: A2*(B:0x3feed).
DSP Report: register kernel_data_V_1_30_reg is absorbed into DSP myproject_mul_mul_16s_10s_26_1_1_U222/myproject_mul_mul_16s_10s_26_1_1_DSP48_2_U/p_cvt.
DSP Report: operator myproject_mul_mul_16s_10s_26_1_1_U222/myproject_mul_mul_16s_10s_26_1_1_DSP48_2_U/p_cvt is absorbed into DSP myproject_mul_mul_16s_10s_26_1_1_U222/myproject_mul_mul_16s_10s_26_1_1_DSP48_2_U/p_cvt.
DSP Report: Generating DSP myproject_mul_mul_16s_12ns_26_1_1_U213/myproject_mul_mul_16s_12ns_26_1_1_DSP48_13_U/p_cvt, operation Mode is: A2*(B:0x433).
DSP Report: register kernel_data_V_1_19_reg is absorbed into DSP myproject_mul_mul_16s_12ns_26_1_1_U213/myproject_mul_mul_16s_12ns_26_1_1_DSP48_13_U/p_cvt.
DSP Report: operator myproject_mul_mul_16s_12ns_26_1_1_U213/myproject_mul_mul_16s_12ns_26_1_1_DSP48_13_U/p_cvt is absorbed into DSP myproject_mul_mul_16s_12ns_26_1_1_U213/myproject_mul_mul_16s_12ns_26_1_1_DSP48_13_U/p_cvt.
DSP Report: Generating DSP myproject_mul_mul_16s_12ns_26_1_1_U216/myproject_mul_mul_16s_12ns_26_1_1_DSP48_13_U/p_cvt, operation Mode is: A2*(B:0x4f1).
DSP Report: register kernel_data_V_1_22_reg is absorbed into DSP myproject_mul_mul_16s_12ns_26_1_1_U216/myproject_mul_mul_16s_12ns_26_1_1_DSP48_13_U/p_cvt.
DSP Report: operator myproject_mul_mul_16s_12ns_26_1_1_U216/myproject_mul_mul_16s_12ns_26_1_1_DSP48_13_U/p_cvt is absorbed into DSP myproject_mul_mul_16s_12ns_26_1_1_U216/myproject_mul_mul_16s_12ns_26_1_1_DSP48_13_U/p_cvt.
DSP Report: Generating DSP myproject_mul_mul_16s_11s_26_1_1_U206/myproject_mul_mul_16s_11s_26_1_1_DSP48_10_U/p_cvt, operation Mode is: A2*(B:0x3fd6e).
DSP Report: register kernel_data_V_1_7_reg is absorbed into DSP myproject_mul_mul_16s_11s_26_1_1_U206/myproject_mul_mul_16s_11s_26_1_1_DSP48_10_U/p_cvt.
DSP Report: operator myproject_mul_mul_16s_11s_26_1_1_U206/myproject_mul_mul_16s_11s_26_1_1_DSP48_10_U/p_cvt is absorbed into DSP myproject_mul_mul_16s_11s_26_1_1_U206/myproject_mul_mul_16s_11s_26_1_1_DSP48_10_U/p_cvt.
DSP Report: Generating DSP myproject_mul_mul_16s_10ns_26_1_1_U202/myproject_mul_mul_16s_10ns_26_1_1_DSP48_6_U/p_cvt, operation Mode is: A2*(B:0x153).
DSP Report: register kernel_data_V_1_1_reg is absorbed into DSP myproject_mul_mul_16s_10ns_26_1_1_U202/myproject_mul_mul_16s_10ns_26_1_1_DSP48_6_U/p_cvt.
DSP Report: operator myproject_mul_mul_16s_10ns_26_1_1_U202/myproject_mul_mul_16s_10ns_26_1_1_DSP48_6_U/p_cvt is absorbed into DSP myproject_mul_mul_16s_10ns_26_1_1_U202/myproject_mul_mul_16s_10ns_26_1_1_DSP48_6_U/p_cvt.
DSP Report: Generating DSP myproject_mul_mul_16s_10s_26_1_1_U215/myproject_mul_mul_16s_10s_26_1_1_DSP48_2_U/p_cvt, operation Mode is: A2*(B:0x3fe06).
DSP Report: register kernel_data_V_1_21_reg is absorbed into DSP myproject_mul_mul_16s_10s_26_1_1_U215/myproject_mul_mul_16s_10s_26_1_1_DSP48_2_U/p_cvt.
DSP Report: operator myproject_mul_mul_16s_10s_26_1_1_U215/myproject_mul_mul_16s_10s_26_1_1_DSP48_2_U/p_cvt is absorbed into DSP myproject_mul_mul_16s_10s_26_1_1_U215/myproject_mul_mul_16s_10s_26_1_1_DSP48_2_U/p_cvt.
DSP Report: Generating DSP myproject_mul_mul_16s_11s_26_1_1_U224/myproject_mul_mul_16s_11s_26_1_1_DSP48_10_U/p_cvt, operation Mode is: A2*(B:0x3fd8c).
DSP Report: register kernel_data_V_1_34_reg is absorbed into DSP myproject_mul_mul_16s_11s_26_1_1_U224/myproject_mul_mul_16s_11s_26_1_1_DSP48_10_U/p_cvt.
DSP Report: operator myproject_mul_mul_16s_11s_26_1_1_U224/myproject_mul_mul_16s_11s_26_1_1_DSP48_10_U/p_cvt is absorbed into DSP myproject_mul_mul_16s_11s_26_1_1_U224/myproject_mul_mul_16s_11s_26_1_1_DSP48_10_U/p_cvt.
DSP Report: Generating DSP myproject_mul_mul_16s_9s_25_1_1_U220/myproject_mul_mul_16s_9s_25_1_1_DSP48_5_U/p_cvt, operation Mode is: A2*(B:0x3ff21).
DSP Report: register kernel_data_V_1_26_reg is absorbed into DSP myproject_mul_mul_16s_9s_25_1_1_U220/myproject_mul_mul_16s_9s_25_1_1_DSP48_5_U/p_cvt.
DSP Report: operator myproject_mul_mul_16s_9s_25_1_1_U220/myproject_mul_mul_16s_9s_25_1_1_DSP48_5_U/p_cvt is absorbed into DSP myproject_mul_mul_16s_9s_25_1_1_U220/myproject_mul_mul_16s_9s_25_1_1_DSP48_5_U/p_cvt.
DSP Report: Generating DSP myproject_mul_mul_16s_10ns_26_1_1_U204/myproject_mul_mul_16s_10ns_26_1_1_DSP48_6_U/p_cvt, operation Mode is: A2*(B:0x158).
DSP Report: register kernel_data_V_1_5_reg is absorbed into DSP myproject_mul_mul_16s_10ns_26_1_1_U204/myproject_mul_mul_16s_10ns_26_1_1_DSP48_6_U/p_cvt.
DSP Report: operator myproject_mul_mul_16s_10ns_26_1_1_U204/myproject_mul_mul_16s_10ns_26_1_1_DSP48_6_U/p_cvt is absorbed into DSP myproject_mul_mul_16s_10ns_26_1_1_U204/myproject_mul_mul_16s_10ns_26_1_1_DSP48_6_U/p_cvt.
DSP Report: Generating DSP myproject_mul_mul_16s_8ns_24_1_1_U252/myproject_mul_mul_16s_8ns_24_1_1_DSP48_4_U/p_cvt, operation Mode is: A2*(B:0x79).
DSP Report: register kernel_data_V_1_33_reg is absorbed into DSP myproject_mul_mul_16s_8ns_24_1_1_U252/myproject_mul_mul_16s_8ns_24_1_1_DSP48_4_U/p_cvt.
DSP Report: operator myproject_mul_mul_16s_8ns_24_1_1_U252/myproject_mul_mul_16s_8ns_24_1_1_DSP48_4_U/p_cvt is absorbed into DSP myproject_mul_mul_16s_8ns_24_1_1_U252/myproject_mul_mul_16s_8ns_24_1_1_DSP48_4_U/p_cvt.
DSP Report: Generating DSP myproject_mul_mul_16s_8s_24_1_1_U249/myproject_mul_mul_16s_8s_24_1_1_DSP48_1_U/p_cvt, operation Mode is: A2*(B:0x3ff8d).
DSP Report: register kernel_data_V_1_30_reg is absorbed into DSP myproject_mul_mul_16s_8s_24_1_1_U249/myproject_mul_mul_16s_8s_24_1_1_DSP48_1_U/p_cvt.
DSP Report: operator myproject_mul_mul_16s_8s_24_1_1_U249/myproject_mul_mul_16s_8s_24_1_1_DSP48_1_U/p_cvt is absorbed into DSP myproject_mul_mul_16s_8s_24_1_1_U249/myproject_mul_mul_16s_8s_24_1_1_DSP48_1_U/p_cvt.
DSP Report: Generating DSP myproject_mul_mul_16s_6ns_22_1_1_U247/myproject_mul_mul_16s_6ns_22_1_1_DSP48_11_U/p_cvt, operation Mode is: A2*(B:0x13).
DSP Report: register kernel_data_V_1_28_reg is absorbed into DSP myproject_mul_mul_16s_6ns_22_1_1_U247/myproject_mul_mul_16s_6ns_22_1_1_DSP48_11_U/p_cvt.
DSP Report: operator myproject_mul_mul_16s_6ns_22_1_1_U247/myproject_mul_mul_16s_6ns_22_1_1_DSP48_11_U/p_cvt is absorbed into DSP myproject_mul_mul_16s_6ns_22_1_1_U247/myproject_mul_mul_16s_6ns_22_1_1_DSP48_11_U/p_cvt.
DSP Report: Generating DSP myproject_mul_mul_16s_6s_22_1_1_U232/myproject_mul_mul_16s_6s_22_1_1_DSP48_7_U/p_cvt, operation Mode is: A2*(B:0x3ffe5).
DSP Report: register kernel_data_V_1_7_reg is absorbed into DSP myproject_mul_mul_16s_6s_22_1_1_U232/myproject_mul_mul_16s_6s_22_1_1_DSP48_7_U/p_cvt.
DSP Report: operator myproject_mul_mul_16s_6s_22_1_1_U232/myproject_mul_mul_16s_6s_22_1_1_DSP48_7_U/p_cvt is absorbed into DSP myproject_mul_mul_16s_6s_22_1_1_U232/myproject_mul_mul_16s_6s_22_1_1_DSP48_7_U/p_cvt.
DSP Report: Generating DSP myproject_mul_mul_16s_9ns_25_1_1_U248/myproject_mul_mul_16s_9ns_25_1_1_DSP48_3_U/p_cvt, operation Mode is: A2*(B:0x89).
DSP Report: register kernel_data_V_1_29_reg is absorbed into DSP myproject_mul_mul_16s_9ns_25_1_1_U248/myproject_mul_mul_16s_9ns_25_1_1_DSP48_3_U/p_cvt.
DSP Report: operator myproject_mul_mul_16s_9ns_25_1_1_U248/myproject_mul_mul_16s_9ns_25_1_1_DSP48_3_U/p_cvt is absorbed into DSP myproject_mul_mul_16s_9ns_25_1_1_U248/myproject_mul_mul_16s_9ns_25_1_1_DSP48_3_U/p_cvt.
DSP Report: Generating DSP myproject_mul_mul_16s_8s_24_1_1_U234/myproject_mul_mul_16s_8s_24_1_1_DSP48_1_U/p_cvt, operation Mode is: A2*(B:0x3ff97).
DSP Report: register kernel_data_V_1_9_reg is absorbed into DSP myproject_mul_mul_16s_8s_24_1_1_U234/myproject_mul_mul_16s_8s_24_1_1_DSP48_1_U/p_cvt.
DSP Report: operator myproject_mul_mul_16s_8s_24_1_1_U234/myproject_mul_mul_16s_8s_24_1_1_DSP48_1_U/p_cvt is absorbed into DSP myproject_mul_mul_16s_8s_24_1_1_U234/myproject_mul_mul_16s_8s_24_1_1_DSP48_1_U/p_cvt.
DSP Report: Generating DSP myproject_mul_mul_16s_9ns_25_1_1_U246/myproject_mul_mul_16s_9ns_25_1_1_DSP48_3_U/p_cvt, operation Mode is: A2*(B:0xc7).
DSP Report: register kernel_data_V_1_27_reg is absorbed into DSP myproject_mul_mul_16s_9ns_25_1_1_U246/myproject_mul_mul_16s_9ns_25_1_1_DSP48_3_U/p_cvt.
DSP Report: operator myproject_mul_mul_16s_9ns_25_1_1_U246/myproject_mul_mul_16s_9ns_25_1_1_DSP48_3_U/p_cvt is absorbed into DSP myproject_mul_mul_16s_9ns_25_1_1_U246/myproject_mul_mul_16s_9ns_25_1_1_DSP48_3_U/p_cvt.
DSP Report: Generating DSP myproject_mul_mul_16s_9ns_25_1_1_U238/myproject_mul_mul_16s_9ns_25_1_1_DSP48_3_U/p_cvt, operation Mode is: A2*(B:0x99).
DSP Report: register kernel_data_V_1_14_reg is absorbed into DSP myproject_mul_mul_16s_9ns_25_1_1_U238/myproject_mul_mul_16s_9ns_25_1_1_DSP48_3_U/p_cvt.
DSP Report: operator myproject_mul_mul_16s_9ns_25_1_1_U238/myproject_mul_mul_16s_9ns_25_1_1_DSP48_3_U/p_cvt is absorbed into DSP myproject_mul_mul_16s_9ns_25_1_1_U238/myproject_mul_mul_16s_9ns_25_1_1_DSP48_3_U/p_cvt.
DSP Report: Generating DSP myproject_mul_mul_16s_9ns_25_1_1_U231/myproject_mul_mul_16s_9ns_25_1_1_DSP48_3_U/p_cvt, operation Mode is: A2*(B:0x9c).
DSP Report: register kernel_data_V_1_5_reg is absorbed into DSP myproject_mul_mul_16s_9ns_25_1_1_U231/myproject_mul_mul_16s_9ns_25_1_1_DSP48_3_U/p_cvt.
DSP Report: operator myproject_mul_mul_16s_9ns_25_1_1_U231/myproject_mul_mul_16s_9ns_25_1_1_DSP48_3_U/p_cvt is absorbed into DSP myproject_mul_mul_16s_9ns_25_1_1_U231/myproject_mul_mul_16s_9ns_25_1_1_DSP48_3_U/p_cvt.
DSP Report: Generating DSP myproject_mul_mul_16s_9s_25_1_1_U241/myproject_mul_mul_16s_9s_25_1_1_DSP48_5_U/p_cvt, operation Mode is: A2*(B:0x3ff56).
DSP Report: register kernel_data_V_1_21_reg is absorbed into DSP myproject_mul_mul_16s_9s_25_1_1_U241/myproject_mul_mul_16s_9s_25_1_1_DSP48_5_U/p_cvt.
DSP Report: operator myproject_mul_mul_16s_9s_25_1_1_U241/myproject_mul_mul_16s_9s_25_1_1_DSP48_5_U/p_cvt is absorbed into DSP myproject_mul_mul_16s_9s_25_1_1_U241/myproject_mul_mul_16s_9s_25_1_1_DSP48_5_U/p_cvt.
DSP Report: Generating DSP myproject_mul_mul_16s_9ns_25_1_1_U245/myproject_mul_mul_16s_9ns_25_1_1_DSP48_3_U/p_cvt, operation Mode is: A2*(B:0xd7).
DSP Report: register kernel_data_V_1_26_reg is absorbed into DSP myproject_mul_mul_16s_9ns_25_1_1_U245/myproject_mul_mul_16s_9ns_25_1_1_DSP48_3_U/p_cvt.
DSP Report: operator myproject_mul_mul_16s_9ns_25_1_1_U245/myproject_mul_mul_16s_9ns_25_1_1_DSP48_3_U/p_cvt is absorbed into DSP myproject_mul_mul_16s_9ns_25_1_1_U245/myproject_mul_mul_16s_9ns_25_1_1_DSP48_3_U/p_cvt.
DSP Report: Generating DSP myproject_mul_mul_16s_10s_26_1_1_U253/myproject_mul_mul_16s_10s_26_1_1_DSP48_2_U/p_cvt, operation Mode is: A2*(B:0x3fea2).
DSP Report: register kernel_data_V_1_34_reg is absorbed into DSP myproject_mul_mul_16s_10s_26_1_1_U253/myproject_mul_mul_16s_10s_26_1_1_DSP48_2_U/p_cvt.
DSP Report: operator myproject_mul_mul_16s_10s_26_1_1_U253/myproject_mul_mul_16s_10s_26_1_1_DSP48_2_U/p_cvt is absorbed into DSP myproject_mul_mul_16s_10s_26_1_1_U253/myproject_mul_mul_16s_10s_26_1_1_DSP48_2_U/p_cvt.
DSP Report: Generating DSP myproject_mul_mul_16s_10ns_26_1_1_U254/myproject_mul_mul_16s_10ns_26_1_1_DSP48_6_U/p_cvt, operation Mode is: A2*(B:0x18e).
DSP Report: register kernel_data_V_1_35_reg is absorbed into DSP myproject_mul_mul_16s_10ns_26_1_1_U254/myproject_mul_mul_16s_10ns_26_1_1_DSP48_6_U/p_cvt.
DSP Report: operator myproject_mul_mul_16s_10ns_26_1_1_U254/myproject_mul_mul_16s_10ns_26_1_1_DSP48_6_U/p_cvt is absorbed into DSP myproject_mul_mul_16s_10ns_26_1_1_U254/myproject_mul_mul_16s_10ns_26_1_1_DSP48_6_U/p_cvt.
DSP Report: Generating DSP myproject_mul_mul_16s_10ns_26_1_1_U244/myproject_mul_mul_16s_10ns_26_1_1_DSP48_6_U/p_cvt, operation Mode is: A2*(B:0x176).
DSP Report: register kernel_data_V_1_25_reg is absorbed into DSP myproject_mul_mul_16s_10ns_26_1_1_U244/myproject_mul_mul_16s_10ns_26_1_1_DSP48_6_U/p_cvt.
DSP Report: operator myproject_mul_mul_16s_10ns_26_1_1_U244/myproject_mul_mul_16s_10ns_26_1_1_DSP48_6_U/p_cvt is absorbed into DSP myproject_mul_mul_16s_10ns_26_1_1_U244/myproject_mul_mul_16s_10ns_26_1_1_DSP48_6_U/p_cvt.
DSP Report: Generating DSP myproject_mul_mul_16s_10s_26_1_1_U251/myproject_mul_mul_16s_10s_26_1_1_DSP48_2_U/p_cvt, operation Mode is: A2*(B:0x3fee4).
DSP Report: register kernel_data_V_1_32_reg is absorbed into DSP myproject_mul_mul_16s_10s_26_1_1_U251/myproject_mul_mul_16s_10s_26_1_1_DSP48_2_U/p_cvt.
DSP Report: operator myproject_mul_mul_16s_10s_26_1_1_U251/myproject_mul_mul_16s_10s_26_1_1_DSP48_2_U/p_cvt is absorbed into DSP myproject_mul_mul_16s_10s_26_1_1_U251/myproject_mul_mul_16s_10s_26_1_1_DSP48_2_U/p_cvt.
DSP Report: Generating DSP myproject_mul_mul_16s_10ns_26_1_1_U242/myproject_mul_mul_16s_10ns_26_1_1_DSP48_6_U/p_cvt, operation Mode is: A2*(B:0x173).
DSP Report: register kernel_data_V_1_23_reg is absorbed into DSP myproject_mul_mul_16s_10ns_26_1_1_U242/myproject_mul_mul_16s_10ns_26_1_1_DSP48_6_U/p_cvt.
DSP Report: operator myproject_mul_mul_16s_10ns_26_1_1_U242/myproject_mul_mul_16s_10ns_26_1_1_DSP48_6_U/p_cvt is absorbed into DSP myproject_mul_mul_16s_10ns_26_1_1_U242/myproject_mul_mul_16s_10ns_26_1_1_DSP48_6_U/p_cvt.
DSP Report: Generating DSP myproject_mul_mul_16s_12ns_26_1_1_U240/myproject_mul_mul_16s_12ns_26_1_1_DSP48_13_U/p_cvt, operation Mode is: A2*(B:0x46a).
DSP Report: register kernel_data_V_1_19_reg is absorbed into DSP myproject_mul_mul_16s_12ns_26_1_1_U240/myproject_mul_mul_16s_12ns_26_1_1_DSP48_13_U/p_cvt.
DSP Report: operator myproject_mul_mul_16s_12ns_26_1_1_U240/myproject_mul_mul_16s_12ns_26_1_1_DSP48_13_U/p_cvt is absorbed into DSP myproject_mul_mul_16s_12ns_26_1_1_U240/myproject_mul_mul_16s_12ns_26_1_1_DSP48_13_U/p_cvt.
DSP Report: Generating DSP myproject_mul_mul_16s_10ns_26_1_1_U243/myproject_mul_mul_16s_10ns_26_1_1_DSP48_6_U/p_cvt, operation Mode is: A2*(B:0x11b).
DSP Report: register kernel_data_V_1_24_reg is absorbed into DSP myproject_mul_mul_16s_10ns_26_1_1_U243/myproject_mul_mul_16s_10ns_26_1_1_DSP48_6_U/p_cvt.
DSP Report: operator myproject_mul_mul_16s_10ns_26_1_1_U243/myproject_mul_mul_16s_10ns_26_1_1_DSP48_6_U/p_cvt is absorbed into DSP myproject_mul_mul_16s_10ns_26_1_1_U243/myproject_mul_mul_16s_10ns_26_1_1_DSP48_6_U/p_cvt.
DSP Report: Generating DSP myproject_mul_mul_16s_11ns_26_1_1_U250/myproject_mul_mul_16s_11ns_26_1_1_DSP48_9_U/p_cvt, operation Mode is: A2*(B:0x22c).
DSP Report: register kernel_data_V_1_31_reg is absorbed into DSP myproject_mul_mul_16s_11ns_26_1_1_U250/myproject_mul_mul_16s_11ns_26_1_1_DSP48_9_U/p_cvt.
DSP Report: operator myproject_mul_mul_16s_11ns_26_1_1_U250/myproject_mul_mul_16s_11ns_26_1_1_DSP48_9_U/p_cvt is absorbed into DSP myproject_mul_mul_16s_11ns_26_1_1_U250/myproject_mul_mul_16s_11ns_26_1_1_DSP48_9_U/p_cvt.
DSP Report: Generating DSP myproject_mul_mul_16s_11ns_26_1_1_U237/myproject_mul_mul_16s_11ns_26_1_1_DSP48_9_U/p_cvt, operation Mode is: A2*(B:0x2e0).
DSP Report: register kernel_data_V_1_12_reg is absorbed into DSP myproject_mul_mul_16s_11ns_26_1_1_U237/myproject_mul_mul_16s_11ns_26_1_1_DSP48_9_U/p_cvt.
DSP Report: operator myproject_mul_mul_16s_11ns_26_1_1_U237/myproject_mul_mul_16s_11ns_26_1_1_DSP48_9_U/p_cvt is absorbed into DSP myproject_mul_mul_16s_11ns_26_1_1_U237/myproject_mul_mul_16s_11ns_26_1_1_DSP48_9_U/p_cvt.
DSP Report: Generating DSP myproject_mul_mul_16s_11s_26_1_1_U239/myproject_mul_mul_16s_11s_26_1_1_DSP48_10_U/p_cvt, operation Mode is: A2*(B:0x3fd7e).
DSP Report: register kernel_data_V_1_16_reg is absorbed into DSP myproject_mul_mul_16s_11s_26_1_1_U239/myproject_mul_mul_16s_11s_26_1_1_DSP48_10_U/p_cvt.
DSP Report: operator myproject_mul_mul_16s_11s_26_1_1_U239/myproject_mul_mul_16s_11s_26_1_1_DSP48_10_U/p_cvt is absorbed into DSP myproject_mul_mul_16s_11s_26_1_1_U239/myproject_mul_mul_16s_11s_26_1_1_DSP48_10_U/p_cvt.
DSP Report: Generating DSP myproject_mul_mul_16s_10ns_26_1_1_U230/myproject_mul_mul_16s_10ns_26_1_1_DSP48_6_U/p_cvt, operation Mode is: A2*(B:0x112).
DSP Report: register kernel_data_V_1_4_reg is absorbed into DSP myproject_mul_mul_16s_10ns_26_1_1_U230/myproject_mul_mul_16s_10ns_26_1_1_DSP48_6_U/p_cvt.
DSP Report: operator myproject_mul_mul_16s_10ns_26_1_1_U230/myproject_mul_mul_16s_10ns_26_1_1_DSP48_6_U/p_cvt is absorbed into DSP myproject_mul_mul_16s_10ns_26_1_1_U230/myproject_mul_mul_16s_10ns_26_1_1_DSP48_6_U/p_cvt.
DSP Report: Generating DSP myproject_mul_mul_16s_11s_26_1_1_U236/myproject_mul_mul_16s_11s_26_1_1_DSP48_10_U/p_cvt, operation Mode is: A2*(B:0x3fd77).
DSP Report: register kernel_data_V_1_11_reg is absorbed into DSP myproject_mul_mul_16s_11s_26_1_1_U236/myproject_mul_mul_16s_11s_26_1_1_DSP48_10_U/p_cvt.
DSP Report: operator myproject_mul_mul_16s_11s_26_1_1_U236/myproject_mul_mul_16s_11s_26_1_1_DSP48_10_U/p_cvt is absorbed into DSP myproject_mul_mul_16s_11s_26_1_1_U236/myproject_mul_mul_16s_11s_26_1_1_DSP48_10_U/p_cvt.
DSP Report: Generating DSP myproject_mul_mul_16s_11s_26_1_1_U228/myproject_mul_mul_16s_11s_26_1_1_DSP48_10_U/p_cvt, operation Mode is: A2*(B:0x3fdc7).
DSP Report: register kernel_data_V_1_2_reg is absorbed into DSP myproject_mul_mul_16s_11s_26_1_1_U228/myproject_mul_mul_16s_11s_26_1_1_DSP48_10_U/p_cvt.
DSP Report: operator myproject_mul_mul_16s_11s_26_1_1_U228/myproject_mul_mul_16s_11s_26_1_1_DSP48_10_U/p_cvt is absorbed into DSP myproject_mul_mul_16s_11s_26_1_1_U228/myproject_mul_mul_16s_11s_26_1_1_DSP48_10_U/p_cvt.
DSP Report: Generating DSP myproject_mul_mul_16s_10ns_26_1_1_U226/myproject_mul_mul_16s_10ns_26_1_1_DSP48_6_U/p_cvt, operation Mode is: A2*(B:0x1e5).
DSP Report: register kernel_data_V_1_0_reg is absorbed into DSP myproject_mul_mul_16s_10ns_26_1_1_U226/myproject_mul_mul_16s_10ns_26_1_1_DSP48_6_U/p_cvt.
DSP Report: operator myproject_mul_mul_16s_10ns_26_1_1_U226/myproject_mul_mul_16s_10ns_26_1_1_DSP48_6_U/p_cvt is absorbed into DSP myproject_mul_mul_16s_10ns_26_1_1_U226/myproject_mul_mul_16s_10ns_26_1_1_DSP48_6_U/p_cvt.
DSP Report: Generating DSP myproject_mul_mul_16s_12s_26_1_1_U229/myproject_mul_mul_16s_12s_26_1_1_DSP48_12_U/p_cvt, operation Mode is: A2*(B:0x3fb40).
DSP Report: register kernel_data_V_1_3_reg is absorbed into DSP myproject_mul_mul_16s_12s_26_1_1_U229/myproject_mul_mul_16s_12s_26_1_1_DSP48_12_U/p_cvt.
DSP Report: operator myproject_mul_mul_16s_12s_26_1_1_U229/myproject_mul_mul_16s_12s_26_1_1_DSP48_12_U/p_cvt is absorbed into DSP myproject_mul_mul_16s_12s_26_1_1_U229/myproject_mul_mul_16s_12s_26_1_1_DSP48_12_U/p_cvt.
DSP Report: Generating DSP myproject_mul_mul_16s_10ns_26_1_1_U235/myproject_mul_mul_16s_10ns_26_1_1_DSP48_6_U/p_cvt, operation Mode is: A2*(B:0x144).
DSP Report: register kernel_data_V_1_10_reg is absorbed into DSP myproject_mul_mul_16s_10ns_26_1_1_U235/myproject_mul_mul_16s_10ns_26_1_1_DSP48_6_U/p_cvt.
DSP Report: operator myproject_mul_mul_16s_10ns_26_1_1_U235/myproject_mul_mul_16s_10ns_26_1_1_DSP48_6_U/p_cvt is absorbed into DSP myproject_mul_mul_16s_10ns_26_1_1_U235/myproject_mul_mul_16s_10ns_26_1_1_DSP48_6_U/p_cvt.
DSP Report: Generating DSP myproject_mul_mul_16s_9s_25_1_1_U233/myproject_mul_mul_16s_9s_25_1_1_DSP48_5_U/p_cvt, operation Mode is: A2*(B:0x3ff52).
DSP Report: register kernel_data_V_1_8_reg is absorbed into DSP myproject_mul_mul_16s_9s_25_1_1_U233/myproject_mul_mul_16s_9s_25_1_1_DSP48_5_U/p_cvt.
DSP Report: operator myproject_mul_mul_16s_9s_25_1_1_U233/myproject_mul_mul_16s_9s_25_1_1_DSP48_5_U/p_cvt is absorbed into DSP myproject_mul_mul_16s_9s_25_1_1_U233/myproject_mul_mul_16s_9s_25_1_1_DSP48_5_U/p_cvt.
DSP Report: Generating DSP myproject_mul_mul_16s_10s_26_1_1_U227/myproject_mul_mul_16s_10s_26_1_1_DSP48_2_U/p_cvt, operation Mode is: A2*(B:0x3fefb).
DSP Report: register kernel_data_V_1_1_reg is absorbed into DSP myproject_mul_mul_16s_10s_26_1_1_U227/myproject_mul_mul_16s_10s_26_1_1_DSP48_2_U/p_cvt.
DSP Report: operator myproject_mul_mul_16s_10s_26_1_1_U227/myproject_mul_mul_16s_10s_26_1_1_DSP48_2_U/p_cvt is absorbed into DSP myproject_mul_mul_16s_10s_26_1_1_U227/myproject_mul_mul_16s_10s_26_1_1_DSP48_2_U/p_cvt.
DSP Report: Generating DSP myproject_mul_mul_16s_8s_24_1_1_U279/myproject_mul_mul_16s_8s_24_1_1_DSP48_1_U/p_cvt, operation Mode is: A2*(B:0x3ffbd).
DSP Report: register kernel_data_V_1_26_reg is absorbed into DSP myproject_mul_mul_16s_8s_24_1_1_U279/myproject_mul_mul_16s_8s_24_1_1_DSP48_1_U/p_cvt.
DSP Report: operator myproject_mul_mul_16s_8s_24_1_1_U279/myproject_mul_mul_16s_8s_24_1_1_DSP48_1_U/p_cvt is absorbed into DSP myproject_mul_mul_16s_8s_24_1_1_U279/myproject_mul_mul_16s_8s_24_1_1_DSP48_1_U/p_cvt.
DSP Report: Generating DSP myproject_mul_mul_16s_8s_24_1_1_U282/myproject_mul_mul_16s_8s_24_1_1_DSP48_1_U/p_cvt, operation Mode is: A2*(B:0x3ffb1).
DSP Report: register kernel_data_V_1_29_reg is absorbed into DSP myproject_mul_mul_16s_8s_24_1_1_U282/myproject_mul_mul_16s_8s_24_1_1_DSP48_1_U/p_cvt.
DSP Report: operator myproject_mul_mul_16s_8s_24_1_1_U282/myproject_mul_mul_16s_8s_24_1_1_DSP48_1_U/p_cvt is absorbed into DSP myproject_mul_mul_16s_8s_24_1_1_U282/myproject_mul_mul_16s_8s_24_1_1_DSP48_1_U/p_cvt.
DSP Report: Generating DSP myproject_mul_mul_16s_8ns_24_1_1_U274/myproject_mul_mul_16s_8ns_24_1_1_DSP48_4_U/p_cvt, operation Mode is: A2*(B:0x7a).
DSP Report: register kernel_data_V_1_21_reg is absorbed into DSP myproject_mul_mul_16s_8ns_24_1_1_U274/myproject_mul_mul_16s_8ns_24_1_1_DSP48_4_U/p_cvt.
DSP Report: operator myproject_mul_mul_16s_8ns_24_1_1_U274/myproject_mul_mul_16s_8ns_24_1_1_DSP48_4_U/p_cvt is absorbed into DSP myproject_mul_mul_16s_8ns_24_1_1_U274/myproject_mul_mul_16s_8ns_24_1_1_DSP48_4_U/p_cvt.
DSP Report: Generating DSP myproject_mul_mul_16s_6ns_22_1_1_U256/myproject_mul_mul_16s_6ns_22_1_1_DSP48_11_U/p_cvt, operation Mode is: A2*(B:0x17).
DSP Report: register kernel_data_V_1_2_reg is absorbed into DSP myproject_mul_mul_16s_6ns_22_1_1_U256/myproject_mul_mul_16s_6ns_22_1_1_DSP48_11_U/p_cvt.
DSP Report: operator myproject_mul_mul_16s_6ns_22_1_1_U256/myproject_mul_mul_16s_6ns_22_1_1_DSP48_11_U/p_cvt is absorbed into DSP myproject_mul_mul_16s_6ns_22_1_1_U256/myproject_mul_mul_16s_6ns_22_1_1_DSP48_11_U/p_cvt.
DSP Report: Generating DSP myproject_mul_mul_16s_7s_23_1_1_U265/myproject_mul_mul_16s_7s_23_1_1_DSP48_0_U/p_cvt, operation Mode is: A2*(B:0x3ffce).
DSP Report: register kernel_data_V_1_12_reg is absorbed into DSP myproject_mul_mul_16s_7s_23_1_1_U265/myproject_mul_mul_16s_7s_23_1_1_DSP48_0_U/p_cvt.
DSP Report: operator myproject_mul_mul_16s_7s_23_1_1_U265/myproject_mul_mul_16s_7s_23_1_1_DSP48_0_U/p_cvt is absorbed into DSP myproject_mul_mul_16s_7s_23_1_1_U265/myproject_mul_mul_16s_7s_23_1_1_DSP48_0_U/p_cvt.
DSP Report: Generating DSP myproject_mul_mul_16s_7s_23_1_1_U277/myproject_mul_mul_16s_7s_23_1_1_DSP48_0_U/p_cvt, operation Mode is: A2*(B:0x3ffc5).
DSP Report: register kernel_data_V_1_24_reg is absorbed into DSP myproject_mul_mul_16s_7s_23_1_1_U277/myproject_mul_mul_16s_7s_23_1_1_DSP48_0_U/p_cvt.
DSP Report: operator myproject_mul_mul_16s_7s_23_1_1_U277/myproject_mul_mul_16s_7s_23_1_1_DSP48_0_U/p_cvt is absorbed into DSP myproject_mul_mul_16s_7s_23_1_1_U277/myproject_mul_mul_16s_7s_23_1_1_DSP48_0_U/p_cvt.
DSP Report: Generating DSP myproject_mul_mul_16s_9ns_25_1_1_U284/myproject_mul_mul_16s_9ns_25_1_1_DSP48_3_U/p_cvt, operation Mode is: A2*(B:0xbe).
DSP Report: register kernel_data_V_1_31_reg is absorbed into DSP myproject_mul_mul_16s_9ns_25_1_1_U284/myproject_mul_mul_16s_9ns_25_1_1_DSP48_3_U/p_cvt.
DSP Report: operator myproject_mul_mul_16s_9ns_25_1_1_U284/myproject_mul_mul_16s_9ns_25_1_1_DSP48_3_U/p_cvt is absorbed into DSP myproject_mul_mul_16s_9ns_25_1_1_U284/myproject_mul_mul_16s_9ns_25_1_1_DSP48_3_U/p_cvt.
DSP Report: Generating DSP myproject_mul_mul_16s_9ns_25_1_1_U285/myproject_mul_mul_16s_9ns_25_1_1_DSP48_3_U/p_cvt, operation Mode is: A2*(B:0xeb).
DSP Report: register kernel_data_V_1_33_reg is absorbed into DSP myproject_mul_mul_16s_9ns_25_1_1_U285/myproject_mul_mul_16s_9ns_25_1_1_DSP48_3_U/p_cvt.
DSP Report: operator myproject_mul_mul_16s_9ns_25_1_1_U285/myproject_mul_mul_16s_9ns_25_1_1_DSP48_3_U/p_cvt is absorbed into DSP myproject_mul_mul_16s_9ns_25_1_1_U285/myproject_mul_mul_16s_9ns_25_1_1_DSP48_3_U/p_cvt.
DSP Report: Generating DSP myproject_mul_mul_16s_9s_25_1_1_U264/myproject_mul_mul_16s_9s_25_1_1_DSP48_5_U/p_cvt, operation Mode is: A2*(B:0x3ff55).
DSP Report: register kernel_data_V_1_11_reg is absorbed into DSP myproject_mul_mul_16s_9s_25_1_1_U264/myproject_mul_mul_16s_9s_25_1_1_DSP48_5_U/p_cvt.
DSP Report: operator myproject_mul_mul_16s_9s_25_1_1_U264/myproject_mul_mul_16s_9s_25_1_1_DSP48_5_U/p_cvt is absorbed into DSP myproject_mul_mul_16s_9s_25_1_1_U264/myproject_mul_mul_16s_9s_25_1_1_DSP48_5_U/p_cvt.
DSP Report: Generating DSP myproject_mul_mul_16s_9s_25_1_1_U278/myproject_mul_mul_16s_9s_25_1_1_DSP48_5_U/p_cvt, operation Mode is: A2*(B:0x3ff5b).
DSP Report: register kernel_data_V_1_25_reg is absorbed into DSP myproject_mul_mul_16s_9s_25_1_1_U278/myproject_mul_mul_16s_9s_25_1_1_DSP48_5_U/p_cvt.
DSP Report: operator myproject_mul_mul_16s_9s_25_1_1_U278/myproject_mul_mul_16s_9s_25_1_1_DSP48_5_U/p_cvt is absorbed into DSP myproject_mul_mul_16s_9s_25_1_1_U278/myproject_mul_mul_16s_9s_25_1_1_DSP48_5_U/p_cvt.
DSP Report: Generating DSP myproject_mul_mul_16s_9s_25_1_1_U262/myproject_mul_mul_16s_9s_25_1_1_DSP48_5_U/p_cvt, operation Mode is: A2*(B:0x3ff47).
DSP Report: register kernel_data_V_1_9_reg is absorbed into DSP myproject_mul_mul_16s_9s_25_1_1_U262/myproject_mul_mul_16s_9s_25_1_1_DSP48_5_U/p_cvt.
DSP Report: operator myproject_mul_mul_16s_9s_25_1_1_U262/myproject_mul_mul_16s_9s_25_1_1_DSP48_5_U/p_cvt is absorbed into DSP myproject_mul_mul_16s_9s_25_1_1_U262/myproject_mul_mul_16s_9s_25_1_1_DSP48_5_U/p_cvt.
DSP Report: Generating DSP myproject_mul_mul_16s_9s_25_1_1_U263/myproject_mul_mul_16s_9s_25_1_1_DSP48_5_U/p_cvt, operation Mode is: A2*(B:0x3ff55).
DSP Report: register kernel_data_V_1_10_reg is absorbed into DSP myproject_mul_mul_16s_9s_25_1_1_U263/myproject_mul_mul_16s_9s_25_1_1_DSP48_5_U/p_cvt.
DSP Report: operator myproject_mul_mul_16s_9s_25_1_1_U263/myproject_mul_mul_16s_9s_25_1_1_DSP48_5_U/p_cvt is absorbed into DSP myproject_mul_mul_16s_9s_25_1_1_U263/myproject_mul_mul_16s_9s_25_1_1_DSP48_5_U/p_cvt.
DSP Report: Generating DSP myproject_mul_mul_16s_9ns_25_1_1_U267/myproject_mul_mul_16s_9ns_25_1_1_DSP48_3_U/p_cvt, operation Mode is: A2*(B:0xa7).
DSP Report: register kernel_data_V_1_14_reg is absorbed into DSP myproject_mul_mul_16s_9ns_25_1_1_U267/myproject_mul_mul_16s_9ns_25_1_1_DSP48_3_U/p_cvt.
DSP Report: operator myproject_mul_mul_16s_9ns_25_1_1_U267/myproject_mul_mul_16s_9ns_25_1_1_DSP48_3_U/p_cvt is absorbed into DSP myproject_mul_mul_16s_9ns_25_1_1_U267/myproject_mul_mul_16s_9ns_25_1_1_DSP48_3_U/p_cvt.
DSP Report: Generating DSP myproject_mul_mul_16s_8s_24_1_1_U266/myproject_mul_mul_16s_8s_24_1_1_DSP48_1_U/p_cvt, operation Mode is: A2*(B:0x3ffa4).
DSP Report: register kernel_data_V_1_13_reg is absorbed into DSP myproject_mul_mul_16s_8s_24_1_1_U266/myproject_mul_mul_16s_8s_24_1_1_DSP48_1_U/p_cvt.
DSP Report: operator myproject_mul_mul_16s_8s_24_1_1_U266/myproject_mul_mul_16s_8s_24_1_1_DSP48_1_U/p_cvt is absorbed into DSP myproject_mul_mul_16s_8s_24_1_1_U266/myproject_mul_mul_16s_8s_24_1_1_DSP48_1_U/p_cvt.
DSP Report: Generating DSP myproject_mul_mul_16s_8ns_24_1_1_U269/myproject_mul_mul_16s_8ns_24_1_1_DSP48_4_U/p_cvt, operation Mode is: A2*(B:0x58).
DSP Report: register kernel_data_V_1_16_reg is absorbed into DSP myproject_mul_mul_16s_8ns_24_1_1_U269/myproject_mul_mul_16s_8ns_24_1_1_DSP48_4_U/p_cvt.
DSP Report: operator myproject_mul_mul_16s_8ns_24_1_1_U269/myproject_mul_mul_16s_8ns_24_1_1_DSP48_4_U/p_cvt is absorbed into DSP myproject_mul_mul_16s_8ns_24_1_1_U269/myproject_mul_mul_16s_8ns_24_1_1_DSP48_4_U/p_cvt.
DSP Report: Generating DSP myproject_mul_mul_16s_11ns_26_1_1_U287/myproject_mul_mul_16s_11ns_26_1_1_DSP48_9_U/p_cvt, operation Mode is: A2*(B:0x267).
DSP Report: register kernel_data_V_1_35_reg is absorbed into DSP myproject_mul_mul_16s_11ns_26_1_1_U287/myproject_mul_mul_16s_11ns_26_1_1_DSP48_9_U/p_cvt.
DSP Report: operator myproject_mul_mul_16s_11ns_26_1_1_U287/myproject_mul_mul_16s_11ns_26_1_1_DSP48_9_U/p_cvt is absorbed into DSP myproject_mul_mul_16s_11ns_26_1_1_U287/myproject_mul_mul_16s_11ns_26_1_1_DSP48_9_U/p_cvt.
DSP Report: Generating DSP myproject_mul_mul_16s_9ns_25_1_1_U255/myproject_mul_mul_16s_9ns_25_1_1_DSP48_3_U/p_cvt, operation Mode is: A2*(B:0xda).
DSP Report: register kernel_data_V_1_0_reg is absorbed into DSP myproject_mul_mul_16s_9ns_25_1_1_U255/myproject_mul_mul_16s_9ns_25_1_1_DSP48_3_U/p_cvt.
DSP Report: operator myproject_mul_mul_16s_9ns_25_1_1_U255/myproject_mul_mul_16s_9ns_25_1_1_DSP48_3_U/p_cvt is absorbed into DSP myproject_mul_mul_16s_9ns_25_1_1_U255/myproject_mul_mul_16s_9ns_25_1_1_DSP48_3_U/p_cvt.
DSP Report: Generating DSP myproject_mul_mul_16s_11ns_26_1_1_U281/myproject_mul_mul_16s_11ns_26_1_1_DSP48_9_U/p_cvt, operation Mode is: A2*(B:0x2c5).
DSP Report: register kernel_data_V_1_28_reg is absorbed into DSP myproject_mul_mul_16s_11ns_26_1_1_U281/myproject_mul_mul_16s_11ns_26_1_1_DSP48_9_U/p_cvt.
DSP Report: operator myproject_mul_mul_16s_11ns_26_1_1_U281/myproject_mul_mul_16s_11ns_26_1_1_DSP48_9_U/p_cvt is absorbed into DSP myproject_mul_mul_16s_11ns_26_1_1_U281/myproject_mul_mul_16s_11ns_26_1_1_DSP48_9_U/p_cvt.
DSP Report: Generating DSP myproject_mul_mul_16s_10s_26_1_1_U286/myproject_mul_mul_16s_10s_26_1_1_DSP48_2_U/p_cvt, operation Mode is: A2*(B:0x3fed8).
DSP Report: register kernel_data_V_1_34_reg is absorbed into DSP myproject_mul_mul_16s_10s_26_1_1_U286/myproject_mul_mul_16s_10s_26_1_1_DSP48_2_U/p_cvt.
DSP Report: operator myproject_mul_mul_16s_10s_26_1_1_U286/myproject_mul_mul_16s_10s_26_1_1_DSP48_2_U/p_cvt is absorbed into DSP myproject_mul_mul_16s_10s_26_1_1_U286/myproject_mul_mul_16s_10s_26_1_1_DSP48_2_U/p_cvt.
DSP Report: Generating DSP myproject_mul_mul_16s_11s_26_1_1_U276/myproject_mul_mul_16s_11s_26_1_1_DSP48_10_U/p_cvt, operation Mode is: A2*(B:0x3fcfa).
DSP Report: register kernel_data_V_1_23_reg is absorbed into DSP myproject_mul_mul_16s_11s_26_1_1_U276/myproject_mul_mul_16s_11s_26_1_1_DSP48_10_U/p_cvt.
DSP Report: operator myproject_mul_mul_16s_11s_26_1_1_U276/myproject_mul_mul_16s_11s_26_1_1_DSP48_10_U/p_cvt is absorbed into DSP myproject_mul_mul_16s_11s_26_1_1_U276/myproject_mul_mul_16s_11s_26_1_1_DSP48_10_U/p_cvt.
DSP Report: Generating DSP myproject_mul_mul_16s_10s_26_1_1_U273/myproject_mul_mul_16s_10s_26_1_1_DSP48_2_U/p_cvt, operation Mode is: A2*(B:0x3fe90).
DSP Report: register kernel_data_V_1_20_reg is absorbed into DSP myproject_mul_mul_16s_10s_26_1_1_U273/myproject_mul_mul_16s_10s_26_1_1_DSP48_2_U/p_cvt.
DSP Report: operator myproject_mul_mul_16s_10s_26_1_1_U273/myproject_mul_mul_16s_10s_26_1_1_DSP48_2_U/p_cvt is absorbed into DSP myproject_mul_mul_16s_10s_26_1_1_U273/myproject_mul_mul_16s_10s_26_1_1_DSP48_2_U/p_cvt.
DSP Report: Generating DSP myproject_mul_mul_16s_11ns_26_1_1_U280/myproject_mul_mul_16s_11ns_26_1_1_DSP48_9_U/p_cvt, operation Mode is: A2*(B:0x24d).
DSP Report: register kernel_data_V_1_27_reg is absorbed into DSP myproject_mul_mul_16s_11ns_26_1_1_U280/myproject_mul_mul_16s_11ns_26_1_1_DSP48_9_U/p_cvt.
DSP Report: operator myproject_mul_mul_16s_11ns_26_1_1_U280/myproject_mul_mul_16s_11ns_26_1_1_DSP48_9_U/p_cvt is absorbed into DSP myproject_mul_mul_16s_11ns_26_1_1_U280/myproject_mul_mul_16s_11ns_26_1_1_DSP48_9_U/p_cvt.
DSP Report: Generating DSP myproject_mul_mul_16s_10ns_26_1_1_U283/myproject_mul_mul_16s_10ns_26_1_1_DSP48_6_U/p_cvt, operation Mode is: A2*(B:0x1b5).
DSP Report: register kernel_data_V_1_30_reg is absorbed into DSP myproject_mul_mul_16s_10ns_26_1_1_U283/myproject_mul_mul_16s_10ns_26_1_1_DSP48_6_U/p_cvt.
DSP Report: operator myproject_mul_mul_16s_10ns_26_1_1_U283/myproject_mul_mul_16s_10ns_26_1_1_DSP48_6_U/p_cvt is absorbed into DSP myproject_mul_mul_16s_10ns_26_1_1_U283/myproject_mul_mul_16s_10ns_26_1_1_DSP48_6_U/p_cvt.
DSP Report: Generating DSP myproject_mul_mul_16s_10ns_26_1_1_U271/myproject_mul_mul_16s_10ns_26_1_1_DSP48_6_U/p_cvt, operation Mode is: A2*(B:0x166).
DSP Report: register kernel_data_V_1_18_reg is absorbed into DSP myproject_mul_mul_16s_10ns_26_1_1_U271/myproject_mul_mul_16s_10ns_26_1_1_DSP48_6_U/p_cvt.
DSP Report: operator myproject_mul_mul_16s_10ns_26_1_1_U271/myproject_mul_mul_16s_10ns_26_1_1_DSP48_6_U/p_cvt is absorbed into DSP myproject_mul_mul_16s_10ns_26_1_1_U271/myproject_mul_mul_16s_10ns_26_1_1_DSP48_6_U/p_cvt.
DSP Report: Generating DSP myproject_mul_mul_16s_11ns_26_1_1_U272/myproject_mul_mul_16s_11ns_26_1_1_DSP48_9_U/p_cvt, operation Mode is: A2*(B:0x376).
DSP Report: register kernel_data_V_1_19_reg is absorbed into DSP myproject_mul_mul_16s_11ns_26_1_1_U272/myproject_mul_mul_16s_11ns_26_1_1_DSP48_9_U/p_cvt.
DSP Report: operator myproject_mul_mul_16s_11ns_26_1_1_U272/myproject_mul_mul_16s_11ns_26_1_1_DSP48_9_U/p_cvt is absorbed into DSP myproject_mul_mul_16s_11ns_26_1_1_U272/myproject_mul_mul_16s_11ns_26_1_1_DSP48_9_U/p_cvt.
DSP Report: Generating DSP myproject_mul_mul_16s_10s_26_1_1_U261/myproject_mul_mul_16s_10s_26_1_1_DSP48_2_U/p_cvt, operation Mode is: A2*(B:0x3fea5).
DSP Report: register kernel_data_V_1_8_reg is absorbed into DSP myproject_mul_mul_16s_10s_26_1_1_U261/myproject_mul_mul_16s_10s_26_1_1_DSP48_2_U/p_cvt.
DSP Report: operator myproject_mul_mul_16s_10s_26_1_1_U261/myproject_mul_mul_16s_10s_26_1_1_DSP48_2_U/p_cvt is absorbed into DSP myproject_mul_mul_16s_10s_26_1_1_U261/myproject_mul_mul_16s_10s_26_1_1_DSP48_2_U/p_cvt.
DSP Report: Generating DSP myproject_mul_mul_16s_11ns_26_1_1_U270/myproject_mul_mul_16s_11ns_26_1_1_DSP48_9_U/p_cvt, operation Mode is: A2*(B:0x20e).
DSP Report: register kernel_data_V_1_17_reg is absorbed into DSP myproject_mul_mul_16s_11ns_26_1_1_U270/myproject_mul_mul_16s_11ns_26_1_1_DSP48_9_U/p_cvt.
DSP Report: operator myproject_mul_mul_16s_11ns_26_1_1_U270/myproject_mul_mul_16s_11ns_26_1_1_DSP48_9_U/p_cvt is absorbed into DSP myproject_mul_mul_16s_11ns_26_1_1_U270/myproject_mul_mul_16s_11ns_26_1_1_DSP48_9_U/p_cvt.
DSP Report: Generating DSP myproject_mul_mul_16s_10s_26_1_1_U259/myproject_mul_mul_16s_10s_26_1_1_DSP48_2_U/p_cvt, operation Mode is: A2*(B:0x3fe21).
DSP Report: register kernel_data_V_1_6_reg is absorbed into DSP myproject_mul_mul_16s_10s_26_1_1_U259/myproject_mul_mul_16s_10s_26_1_1_DSP48_2_U/p_cvt.
DSP Report: operator myproject_mul_mul_16s_10s_26_1_1_U259/myproject_mul_mul_16s_10s_26_1_1_DSP48_2_U/p_cvt is absorbed into DSP myproject_mul_mul_16s_10s_26_1_1_U259/myproject_mul_mul_16s_10s_26_1_1_DSP48_2_U/p_cvt.
DSP Report: Generating DSP myproject_mul_mul_16s_10s_26_1_1_U257/myproject_mul_mul_16s_10s_26_1_1_DSP48_2_U/p_cvt, operation Mode is: A2*(B:0x3fea3).
DSP Report: register kernel_data_V_1_3_reg is absorbed into DSP myproject_mul_mul_16s_10s_26_1_1_U257/myproject_mul_mul_16s_10s_26_1_1_DSP48_2_U/p_cvt.
DSP Report: operator myproject_mul_mul_16s_10s_26_1_1_U257/myproject_mul_mul_16s_10s_26_1_1_DSP48_2_U/p_cvt is absorbed into DSP myproject_mul_mul_16s_10s_26_1_1_U257/myproject_mul_mul_16s_10s_26_1_1_DSP48_2_U/p_cvt.
DSP Report: Generating DSP myproject_mul_mul_16s_11ns_26_1_1_U260/myproject_mul_mul_16s_11ns_26_1_1_DSP48_9_U/p_cvt, operation Mode is: A2*(B:0x20e).
DSP Report: register kernel_data_V_1_7_reg is absorbed into DSP myproject_mul_mul_16s_11ns_26_1_1_U260/myproject_mul_mul_16s_11ns_26_1_1_DSP48_9_U/p_cvt.
DSP Report: operator myproject_mul_mul_16s_11ns_26_1_1_U260/myproject_mul_mul_16s_11ns_26_1_1_DSP48_9_U/p_cvt is absorbed into DSP myproject_mul_mul_16s_11ns_26_1_1_U260/myproject_mul_mul_16s_11ns_26_1_1_DSP48_9_U/p_cvt.
DSP Report: Generating DSP myproject_mul_mul_16s_11ns_26_1_1_U268/myproject_mul_mul_16s_11ns_26_1_1_DSP48_9_U/p_cvt, operation Mode is: A2*(B:0x21d).
DSP Report: register kernel_data_V_1_15_reg is absorbed into DSP myproject_mul_mul_16s_11ns_26_1_1_U268/myproject_mul_mul_16s_11ns_26_1_1_DSP48_9_U/p_cvt.
DSP Report: operator myproject_mul_mul_16s_11ns_26_1_1_U268/myproject_mul_mul_16s_11ns_26_1_1_DSP48_9_U/p_cvt is absorbed into DSP myproject_mul_mul_16s_11ns_26_1_1_U268/myproject_mul_mul_16s_11ns_26_1_1_DSP48_9_U/p_cvt.
DSP Report: Generating DSP myproject_mul_mul_16s_11s_26_1_1_U275/myproject_mul_mul_16s_11s_26_1_1_DSP48_10_U/p_cvt, operation Mode is: A2*(B:0x3fd35).
DSP Report: register kernel_data_V_1_22_reg is absorbed into DSP myproject_mul_mul_16s_11s_26_1_1_U275/myproject_mul_mul_16s_11s_26_1_1_DSP48_10_U/p_cvt.
DSP Report: operator myproject_mul_mul_16s_11s_26_1_1_U275/myproject_mul_mul_16s_11s_26_1_1_DSP48_10_U/p_cvt is absorbed into DSP myproject_mul_mul_16s_11s_26_1_1_U275/myproject_mul_mul_16s_11s_26_1_1_DSP48_10_U/p_cvt.
DSP Report: Generating DSP myproject_mul_mul_16s_10s_26_1_1_U258/myproject_mul_mul_16s_10s_26_1_1_DSP48_2_U/p_cvt, operation Mode is: A2*(B:0x3fee8).
DSP Report: register kernel_data_V_1_4_reg is absorbed into DSP myproject_mul_mul_16s_10s_26_1_1_U258/myproject_mul_mul_16s_10s_26_1_1_DSP48_2_U/p_cvt.
DSP Report: operator myproject_mul_mul_16s_10s_26_1_1_U258/myproject_mul_mul_16s_10s_26_1_1_DSP48_2_U/p_cvt is absorbed into DSP myproject_mul_mul_16s_10s_26_1_1_U258/myproject_mul_mul_16s_10s_26_1_1_DSP48_2_U/p_cvt.
DSP Report: Generating DSP mul_ln1118_513_fu_351_p2, operation Mode is: A2*(B:0x13).
DSP Report: register kernel_data_V_5_reg is absorbed into DSP mul_ln1118_513_fu_351_p2.
DSP Report: operator mul_ln1118_513_fu_351_p2 is absorbed into DSP mul_ln1118_513_fu_351_p2.
DSP Report: Generating DSP mul_ln1118_518_fu_344_p2, operation Mode is: A''*(B:0x365).
DSP Report: register kernel_data_V_8_reg is absorbed into DSP mul_ln1118_518_fu_344_p2.
DSP Report: register kernel_data_V_7_reg is absorbed into DSP mul_ln1118_518_fu_344_p2.
DSP Report: operator mul_ln1118_518_fu_344_p2 is absorbed into DSP mul_ln1118_518_fu_344_p2.
DSP Report: Generating DSP mul_ln1118_525_fu_361_p2, operation Mode is: A2*(B:0x2d2).
DSP Report: register tmp_data_0_V_reg_6038_reg is absorbed into DSP mul_ln1118_525_fu_361_p2.
DSP Report: operator mul_ln1118_525_fu_361_p2 is absorbed into DSP mul_ln1118_525_fu_361_p2.
DSP Report: Generating DSP mul_ln1118_509_fu_339_p2, operation Mode is: A''*(B:0x3fe1b).
DSP Report: register kernel_data_V_5_reg is absorbed into DSP mul_ln1118_509_fu_339_p2.
DSP Report: register kernel_data_V_4_reg is absorbed into DSP mul_ln1118_509_fu_339_p2.
DSP Report: operator mul_ln1118_509_fu_339_p2 is absorbed into DSP mul_ln1118_509_fu_339_p2.
DSP Report: Generating DSP mul_ln1118_515_fu_350_p2, operation Mode is: A*(B:0x2df).
DSP Report: operator mul_ln1118_515_fu_350_p2 is absorbed into DSP mul_ln1118_515_fu_350_p2.
DSP Report: Generating DSP mul_ln1118_fu_345_p2, operation Mode is: A''*(B:0x1e7).
DSP Report: register kernel_data_V_2153_reg is absorbed into DSP mul_ln1118_fu_345_p2.
DSP Report: register kernel_data_V_1152_reg is absorbed into DSP mul_ln1118_fu_345_p2.
DSP Report: operator mul_ln1118_fu_345_p2 is absorbed into DSP mul_ln1118_fu_345_p2.
DSP Report: Generating DSP mul_ln1118_505_fu_357_p2, operation Mode is: A*(B:0x581).
DSP Report: operator mul_ln1118_505_fu_357_p2 is absorbed into DSP mul_ln1118_505_fu_357_p2.
DSP Report: Generating DSP mul_ln1118_521_fu_353_p2, operation Mode is: A''*(B:0x384).
DSP Report: register tmp_data_0_V_reg_6038_reg is absorbed into DSP mul_ln1118_521_fu_353_p2.
DSP Report: register kernel_data_V_8_reg is absorbed into DSP mul_ln1118_521_fu_353_p2.
DSP Report: operator mul_ln1118_521_fu_353_p2 is absorbed into DSP mul_ln1118_521_fu_353_p2.
DSP Report: Generating DSP mul_ln1118_519_fu_343_p2, operation Mode is: A''*(B:0x25a).
DSP Report: register kernel_data_V_8_reg is absorbed into DSP mul_ln1118_519_fu_343_p2.
DSP Report: register kernel_data_V_7_reg is absorbed into DSP mul_ln1118_519_fu_343_p2.
DSP Report: operator mul_ln1118_519_fu_343_p2 is absorbed into DSP mul_ln1118_519_fu_343_p2.
DSP Report: Generating DSP mul_ln1118_526_fu_332_p2, operation Mode is: A2*(B:0x258).
DSP Report: register tmp_data_0_V_reg_6038_reg is absorbed into DSP mul_ln1118_526_fu_332_p2.
DSP Report: operator mul_ln1118_526_fu_332_p2 is absorbed into DSP mul_ln1118_526_fu_332_p2.
DSP Report: Generating DSP mul_ln1118_510_fu_356_p2, operation Mode is: A''*(B:0x267).
DSP Report: register kernel_data_V_5_reg is absorbed into DSP mul_ln1118_510_fu_356_p2.
DSP Report: register kernel_data_V_4_reg is absorbed into DSP mul_ln1118_510_fu_356_p2.
DSP Report: operator mul_ln1118_510_fu_356_p2 is absorbed into DSP mul_ln1118_510_fu_356_p2.
DSP Report: Generating DSP mul_ln1118_516_fu_347_p2, operation Mode is: A*(B:0x3fa66).
DSP Report: operator mul_ln1118_516_fu_347_p2 is absorbed into DSP mul_ln1118_516_fu_347_p2.
DSP Report: Generating DSP mul_ln1118_500_fu_334_p2, operation Mode is: A''*(B:0x330).
DSP Report: register kernel_data_V_2153_reg is absorbed into DSP mul_ln1118_500_fu_334_p2.
DSP Report: register kernel_data_V_1152_reg is absorbed into DSP mul_ln1118_500_fu_334_p2.
DSP Report: operator mul_ln1118_500_fu_334_p2 is absorbed into DSP mul_ln1118_500_fu_334_p2.
DSP Report: Generating DSP mul_ln1118_506_fu_363_p2, operation Mode is: A*(B:0x3fca2).
DSP Report: operator mul_ln1118_506_fu_363_p2 is absorbed into DSP mul_ln1118_506_fu_363_p2.
DSP Report: Generating DSP mul_ln1118_522_fu_337_p2, operation Mode is: A''*(B:0x3bb).
DSP Report: register tmp_data_0_V_reg_6038_reg is absorbed into DSP mul_ln1118_522_fu_337_p2.
DSP Report: register kernel_data_V_8_reg is absorbed into DSP mul_ln1118_522_fu_337_p2.
DSP Report: operator mul_ln1118_522_fu_337_p2 is absorbed into DSP mul_ln1118_522_fu_337_p2.
DSP Report: Generating DSP mul_ln1118_502_fu_333_p2, operation Mode is: A2*(B:0x156).
DSP Report: register kernel_data_V_2153_reg is absorbed into DSP mul_ln1118_502_fu_333_p2.
DSP Report: operator mul_ln1118_502_fu_333_p2 is absorbed into DSP mul_ln1118_502_fu_333_p2.
DSP Report: Generating DSP mul_ln1118_527_fu_330_p2, operation Mode is: A2*(B:0x15).
DSP Report: register tmp_data_0_V_reg_6038_reg is absorbed into DSP mul_ln1118_527_fu_330_p2.
DSP Report: operator mul_ln1118_527_fu_330_p2 is absorbed into DSP mul_ln1118_527_fu_330_p2.
DSP Report: Generating DSP mul_ln1118_511_fu_358_p2, operation Mode is: A''*(B:0x1c7).
DSP Report: register kernel_data_V_5_reg is absorbed into DSP mul_ln1118_511_fu_358_p2.
DSP Report: register kernel_data_V_4_reg is absorbed into DSP mul_ln1118_511_fu_358_p2.
DSP Report: operator mul_ln1118_511_fu_358_p2 is absorbed into DSP mul_ln1118_511_fu_358_p2.
DSP Report: Generating DSP mul_ln1118_501_fu_362_p2, operation Mode is: A''*(B:0x403).
DSP Report: register kernel_data_V_2153_reg is absorbed into DSP mul_ln1118_501_fu_362_p2.
DSP Report: register kernel_data_V_1152_reg is absorbed into DSP mul_ln1118_501_fu_362_p2.
DSP Report: operator mul_ln1118_501_fu_362_p2 is absorbed into DSP mul_ln1118_501_fu_362_p2.
DSP Report: Generating DSP mul_ln1118_507_fu_348_p2, operation Mode is: A*(B:0x2e0).
DSP Report: operator mul_ln1118_507_fu_348_p2 is absorbed into DSP mul_ln1118_507_fu_348_p2.
DSP Report: Generating DSP mul_ln1118_523_fu_352_p2, operation Mode is: A''*(B:0x3fd0b).
DSP Report: register tmp_data_0_V_reg_6038_reg is absorbed into DSP mul_ln1118_523_fu_352_p2.
DSP Report: register kernel_data_V_8_reg is absorbed into DSP mul_ln1118_523_fu_352_p2.
DSP Report: operator mul_ln1118_523_fu_352_p2 is absorbed into DSP mul_ln1118_523_fu_352_p2.
DSP Report: Generating DSP mul_ln1118_503_fu_340_p2, operation Mode is: A2*(B:0x292).
DSP Report: register kernel_data_V_2153_reg is absorbed into DSP mul_ln1118_503_fu_340_p2.
DSP Report: operator mul_ln1118_503_fu_340_p2 is absorbed into DSP mul_ln1118_503_fu_340_p2.
DSP Report: Generating DSP mul_ln1118_528_fu_338_p2, operation Mode is: A2*(B:0x3fc1d).
DSP Report: register tmp_data_0_V_reg_6038_reg is absorbed into DSP mul_ln1118_528_fu_338_p2.
DSP Report: operator mul_ln1118_528_fu_338_p2 is absorbed into DSP mul_ln1118_528_fu_338_p2.
DSP Report: Generating DSP mul_ln1118_517_fu_335_p2, operation Mode is: A*(B:0x3ff83).
DSP Report: operator mul_ln1118_517_fu_335_p2 is absorbed into DSP mul_ln1118_517_fu_335_p2.
DSP Report: Generating DSP mul_ln1118_520_fu_336_p2, operation Mode is: A''*(B:0x3fd60).
DSP Report: register kernel_data_V_8_reg is absorbed into DSP mul_ln1118_520_fu_336_p2.
DSP Report: register kernel_data_V_7_reg is absorbed into DSP mul_ln1118_520_fu_336_p2.
DSP Report: operator mul_ln1118_520_fu_336_p2 is absorbed into DSP mul_ln1118_520_fu_336_p2.
DSP Report: Generating DSP mul_ln1118_524_fu_359_p2, operation Mode is: A''*(B:0x3fc8a).
DSP Report: register tmp_data_0_V_reg_6038_reg is absorbed into DSP mul_ln1118_524_fu_359_p2.
DSP Report: register kernel_data_V_8_reg is absorbed into DSP mul_ln1118_524_fu_359_p2.
DSP Report: operator mul_ln1118_524_fu_359_p2 is absorbed into DSP mul_ln1118_524_fu_359_p2.
DSP Report: Generating DSP mul_ln1118_504_fu_342_p2, operation Mode is: A2*(B:0x306).
DSP Report: register kernel_data_V_2153_reg is absorbed into DSP mul_ln1118_504_fu_342_p2.
DSP Report: operator mul_ln1118_504_fu_342_p2 is absorbed into DSP mul_ln1118_504_fu_342_p2.
DSP Report: Generating DSP mul_ln1118_512_fu_349_p2, operation Mode is: A''*(B:0x3fab2).
DSP Report: register kernel_data_V_5_reg is absorbed into DSP mul_ln1118_512_fu_349_p2.
DSP Report: register kernel_data_V_4_reg is absorbed into DSP mul_ln1118_512_fu_349_p2.
DSP Report: operator mul_ln1118_512_fu_349_p2 is absorbed into DSP mul_ln1118_512_fu_349_p2.
DSP Report: Generating DSP mul_ln1118_514_fu_360_p2, operation Mode is: A2*(B:0xe5).
DSP Report: register kernel_data_V_5_reg is absorbed into DSP mul_ln1118_514_fu_360_p2.
DSP Report: operator mul_ln1118_514_fu_360_p2 is absorbed into DSP mul_ln1118_514_fu_360_p2.
DSP Report: Generating DSP mul_ln1118_508_fu_341_p2, operation Mode is: A*(B:0x385).
DSP Report: operator mul_ln1118_508_fu_341_p2 is absorbed into DSP mul_ln1118_508_fu_341_p2.
DSP Report: Generating DSP myproject_mul_mul_16s_8ns_24_1_1_U365/myproject_mul_mul_16s_8ns_24_1_1_DSP48_4_U/p_cvt, operation Mode is: A*(B:0x72).
DSP Report: operator myproject_mul_mul_16s_8ns_24_1_1_U365/myproject_mul_mul_16s_8ns_24_1_1_DSP48_4_U/p_cvt is absorbed into DSP myproject_mul_mul_16s_8ns_24_1_1_U365/myproject_mul_mul_16s_8ns_24_1_1_DSP48_4_U/p_cvt.
DSP Report: Generating DSP myproject_mul_mul_16s_8ns_24_1_1_U369/myproject_mul_mul_16s_8ns_24_1_1_DSP48_4_U/p_cvt, operation Mode is: A*(B:0x4c).
DSP Report: operator myproject_mul_mul_16s_8ns_24_1_1_U369/myproject_mul_mul_16s_8ns_24_1_1_DSP48_4_U/p_cvt is absorbed into DSP myproject_mul_mul_16s_8ns_24_1_1_U369/myproject_mul_mul_16s_8ns_24_1_1_DSP48_4_U/p_cvt.
DSP Report: Generating DSP myproject_mul_mul_16s_9ns_25_1_1_U374/myproject_mul_mul_16s_9ns_25_1_1_DSP48_3_U/p_cvt, operation Mode is: A*(B:0xf3).
DSP Report: operator myproject_mul_mul_16s_9ns_25_1_1_U374/myproject_mul_mul_16s_9ns_25_1_1_DSP48_3_U/p_cvt is absorbed into DSP myproject_mul_mul_16s_9ns_25_1_1_U374/myproject_mul_mul_16s_9ns_25_1_1_DSP48_3_U/p_cvt.
DSP Report: Generating DSP myproject_mul_mul_16s_9ns_25_1_1_U362/myproject_mul_mul_16s_9ns_25_1_1_DSP48_3_U/p_cvt, operation Mode is: A*(B:0x9c).
DSP Report: operator myproject_mul_mul_16s_9ns_25_1_1_U362/myproject_mul_mul_16s_9ns_25_1_1_DSP48_3_U/p_cvt is absorbed into DSP myproject_mul_mul_16s_9ns_25_1_1_U362/myproject_mul_mul_16s_9ns_25_1_1_DSP48_3_U/p_cvt.
DSP Report: Generating DSP myproject_mul_mul_16s_9ns_25_1_1_U375/myproject_mul_mul_16s_9ns_25_1_1_DSP48_3_U/p_cvt, operation Mode is: A*(B:0x96).
DSP Report: operator myproject_mul_mul_16s_9ns_25_1_1_U375/myproject_mul_mul_16s_9ns_25_1_1_DSP48_3_U/p_cvt is absorbed into DSP myproject_mul_mul_16s_9ns_25_1_1_U375/myproject_mul_mul_16s_9ns_25_1_1_DSP48_3_U/p_cvt.
DSP Report: Generating DSP myproject_mul_mul_16s_8ns_24_1_1_U360/myproject_mul_mul_16s_8ns_24_1_1_DSP48_4_U/p_cvt, operation Mode is: A*(B:0x6e).
DSP Report: operator myproject_mul_mul_16s_8ns_24_1_1_U360/myproject_mul_mul_16s_8ns_24_1_1_DSP48_4_U/p_cvt is absorbed into DSP myproject_mul_mul_16s_8ns_24_1_1_U360/myproject_mul_mul_16s_8ns_24_1_1_DSP48_4_U/p_cvt.
DSP Report: Generating DSP myproject_mul_mul_16s_8ns_24_1_1_U373/myproject_mul_mul_16s_8ns_24_1_1_DSP48_4_U/p_cvt, operation Mode is: A*(B:0x69).
DSP Report: operator myproject_mul_mul_16s_8ns_24_1_1_U373/myproject_mul_mul_16s_8ns_24_1_1_DSP48_4_U/p_cvt is absorbed into DSP myproject_mul_mul_16s_8ns_24_1_1_U373/myproject_mul_mul_16s_8ns_24_1_1_DSP48_4_U/p_cvt.
DSP Report: Generating DSP myproject_mul_mul_16s_6s_22_1_1_U366/myproject_mul_mul_16s_6s_22_1_1_DSP48_7_U/p_cvt, operation Mode is: A*(B:0x3ffea).
DSP Report: operator myproject_mul_mul_16s_6s_22_1_1_U366/myproject_mul_mul_16s_6s_22_1_1_DSP48_7_U/p_cvt is absorbed into DSP myproject_mul_mul_16s_6s_22_1_1_U366/myproject_mul_mul_16s_6s_22_1_1_DSP48_7_U/p_cvt.
DSP Report: Generating DSP myproject_mul_mul_16s_9s_25_1_1_U357/myproject_mul_mul_16s_9s_25_1_1_DSP48_5_U/p_cvt, operation Mode is: A*(B:0x3ff4b).
DSP Report: operator myproject_mul_mul_16s_9s_25_1_1_U357/myproject_mul_mul_16s_9s_25_1_1_DSP48_5_U/p_cvt is absorbed into DSP myproject_mul_mul_16s_9s_25_1_1_U357/myproject_mul_mul_16s_9s_25_1_1_DSP48_5_U/p_cvt.
DSP Report: Generating DSP myproject_mul_mul_16s_10s_26_1_1_U379/myproject_mul_mul_16s_10s_26_1_1_DSP48_2_U/p_cvt, operation Mode is: A*(B:0x3fe32).
DSP Report: operator myproject_mul_mul_16s_10s_26_1_1_U379/myproject_mul_mul_16s_10s_26_1_1_DSP48_2_U/p_cvt is absorbed into DSP myproject_mul_mul_16s_10s_26_1_1_U379/myproject_mul_mul_16s_10s_26_1_1_DSP48_2_U/p_cvt.
DSP Report: Generating DSP myproject_mul_mul_16s_10s_26_1_1_U377/myproject_mul_mul_16s_10s_26_1_1_DSP48_2_U/p_cvt, operation Mode is: A*(B:0x3feeb).
DSP Report: operator myproject_mul_mul_16s_10s_26_1_1_U377/myproject_mul_mul_16s_10s_26_1_1_DSP48_2_U/p_cvt is absorbed into DSP myproject_mul_mul_16s_10s_26_1_1_U377/myproject_mul_mul_16s_10s_26_1_1_DSP48_2_U/p_cvt.
DSP Report: Generating DSP myproject_mul_mul_16s_11s_26_1_1_U372/myproject_mul_mul_16s_11s_26_1_1_DSP48_10_U/p_cvt, operation Mode is: A*(B:0x3fdcb).
DSP Report: operator myproject_mul_mul_16s_11s_26_1_1_U372/myproject_mul_mul_16s_11s_26_1_1_DSP48_10_U/p_cvt is absorbed into DSP myproject_mul_mul_16s_11s_26_1_1_U372/myproject_mul_mul_16s_11s_26_1_1_DSP48_10_U/p_cvt.
DSP Report: Generating DSP myproject_mul_mul_16s_10s_26_1_1_U378/myproject_mul_mul_16s_10s_26_1_1_DSP48_2_U/p_cvt, operation Mode is: A*(B:0x3fe76).
DSP Report: operator myproject_mul_mul_16s_10s_26_1_1_U378/myproject_mul_mul_16s_10s_26_1_1_DSP48_2_U/p_cvt is absorbed into DSP myproject_mul_mul_16s_10s_26_1_1_U378/myproject_mul_mul_16s_10s_26_1_1_DSP48_2_U/p_cvt.
DSP Report: Generating DSP myproject_mul_mul_16s_10s_26_1_1_U380/myproject_mul_mul_16s_10s_26_1_1_DSP48_2_U/p_cvt, operation Mode is: A*(B:0x3fea6).
DSP Report: operator myproject_mul_mul_16s_10s_26_1_1_U380/myproject_mul_mul_16s_10s_26_1_1_DSP48_2_U/p_cvt is absorbed into DSP myproject_mul_mul_16s_10s_26_1_1_U380/myproject_mul_mul_16s_10s_26_1_1_DSP48_2_U/p_cvt.
DSP Report: Generating DSP myproject_mul_mul_16s_11s_26_1_1_U370/myproject_mul_mul_16s_11s_26_1_1_DSP48_10_U/p_cvt, operation Mode is: A*(B:0x3fdc5).
DSP Report: operator myproject_mul_mul_16s_11s_26_1_1_U370/myproject_mul_mul_16s_11s_26_1_1_DSP48_10_U/p_cvt is absorbed into DSP myproject_mul_mul_16s_11s_26_1_1_U370/myproject_mul_mul_16s_11s_26_1_1_DSP48_10_U/p_cvt.
DSP Report: Generating DSP myproject_mul_mul_16s_10ns_26_1_1_U367/myproject_mul_mul_16s_10ns_26_1_1_DSP48_6_U/p_cvt, operation Mode is: A*(B:0x199).
DSP Report: operator myproject_mul_mul_16s_10ns_26_1_1_U367/myproject_mul_mul_16s_10ns_26_1_1_DSP48_6_U/p_cvt is absorbed into DSP myproject_mul_mul_16s_10ns_26_1_1_U367/myproject_mul_mul_16s_10ns_26_1_1_DSP48_6_U/p_cvt.
DSP Report: Generating DSP myproject_mul_mul_16s_11ns_26_1_1_U371/myproject_mul_mul_16s_11ns_26_1_1_DSP48_9_U/p_cvt, operation Mode is: A*(B:0x2dd).
DSP Report: operator myproject_mul_mul_16s_11ns_26_1_1_U371/myproject_mul_mul_16s_11ns_26_1_1_DSP48_9_U/p_cvt is absorbed into DSP myproject_mul_mul_16s_11ns_26_1_1_U371/myproject_mul_mul_16s_11ns_26_1_1_DSP48_9_U/p_cvt.
DSP Report: Generating DSP myproject_mul_mul_16s_10s_26_1_1_U361/myproject_mul_mul_16s_10s_26_1_1_DSP48_2_U/p_cvt, operation Mode is: A*(B:0x3fecb).
DSP Report: operator myproject_mul_mul_16s_10s_26_1_1_U361/myproject_mul_mul_16s_10s_26_1_1_DSP48_2_U/p_cvt is absorbed into DSP myproject_mul_mul_16s_10s_26_1_1_U361/myproject_mul_mul_16s_10s_26_1_1_DSP48_2_U/p_cvt.
DSP Report: Generating DSP myproject_mul_mul_16s_10s_26_1_1_U358/myproject_mul_mul_16s_10s_26_1_1_DSP48_2_U/p_cvt, operation Mode is: A*(B:0x3fecd).
DSP Report: operator myproject_mul_mul_16s_10s_26_1_1_U358/myproject_mul_mul_16s_10s_26_1_1_DSP48_2_U/p_cvt is absorbed into DSP myproject_mul_mul_16s_10s_26_1_1_U358/myproject_mul_mul_16s_10s_26_1_1_DSP48_2_U/p_cvt.
DSP Report: Generating DSP myproject_mul_mul_16s_10ns_26_1_1_U364/myproject_mul_mul_16s_10ns_26_1_1_DSP48_6_U/p_cvt, operation Mode is: A*(B:0x1d9).
DSP Report: operator myproject_mul_mul_16s_10ns_26_1_1_U364/myproject_mul_mul_16s_10ns_26_1_1_DSP48_6_U/p_cvt is absorbed into DSP myproject_mul_mul_16s_10ns_26_1_1_U364/myproject_mul_mul_16s_10ns_26_1_1_DSP48_6_U/p_cvt.
DSP Report: Generating DSP myproject_mul_mul_16s_10s_26_1_1_U368/myproject_mul_mul_16s_10s_26_1_1_DSP48_2_U/p_cvt, operation Mode is: A*(B:0x3fe5f).
DSP Report: operator myproject_mul_mul_16s_10s_26_1_1_U368/myproject_mul_mul_16s_10s_26_1_1_DSP48_2_U/p_cvt is absorbed into DSP myproject_mul_mul_16s_10s_26_1_1_U368/myproject_mul_mul_16s_10s_26_1_1_DSP48_2_U/p_cvt.
DSP Report: Generating DSP myproject_mul_mul_16s_10s_26_1_1_U376/myproject_mul_mul_16s_10s_26_1_1_DSP48_2_U/p_cvt, operation Mode is: A*(B:0x3fea4).
DSP Report: operator myproject_mul_mul_16s_10s_26_1_1_U376/myproject_mul_mul_16s_10s_26_1_1_DSP48_2_U/p_cvt is absorbed into DSP myproject_mul_mul_16s_10s_26_1_1_U376/myproject_mul_mul_16s_10s_26_1_1_DSP48_2_U/p_cvt.
DSP Report: Generating DSP myproject_mul_mul_16s_9s_25_1_1_U363/myproject_mul_mul_16s_9s_25_1_1_DSP48_5_U/p_cvt, operation Mode is: A*(B:0x3ff0b).
DSP Report: operator myproject_mul_mul_16s_9s_25_1_1_U363/myproject_mul_mul_16s_9s_25_1_1_DSP48_5_U/p_cvt is absorbed into DSP myproject_mul_mul_16s_9s_25_1_1_U363/myproject_mul_mul_16s_9s_25_1_1_DSP48_5_U/p_cvt.
DSP Report: Generating DSP myproject_mul_mul_16s_10s_26_1_1_U359/myproject_mul_mul_16s_10s_26_1_1_DSP48_2_U/p_cvt, operation Mode is: A*(B:0x3fe9c).
DSP Report: operator myproject_mul_mul_16s_10s_26_1_1_U359/myproject_mul_mul_16s_10s_26_1_1_DSP48_2_U/p_cvt is absorbed into DSP myproject_mul_mul_16s_10s_26_1_1_U359/myproject_mul_mul_16s_10s_26_1_1_DSP48_2_U/p_cvt.
DSP Report: Generating DSP myproject_mul_mul_16s_8s_24_1_1_U386/myproject_mul_mul_16s_8s_24_1_1_DSP48_1_U/p_cvt, operation Mode is: A*(B:0x3ff8c).
DSP Report: operator myproject_mul_mul_16s_8s_24_1_1_U386/myproject_mul_mul_16s_8s_24_1_1_DSP48_1_U/p_cvt is absorbed into DSP myproject_mul_mul_16s_8s_24_1_1_U386/myproject_mul_mul_16s_8s_24_1_1_DSP48_1_U/p_cvt.
DSP Report: Generating DSP myproject_mul_mul_16s_8ns_24_1_1_U390/myproject_mul_mul_16s_8ns_24_1_1_DSP48_4_U/p_cvt, operation Mode is: A*(B:0x6c).
DSP Report: operator myproject_mul_mul_16s_8ns_24_1_1_U390/myproject_mul_mul_16s_8ns_24_1_1_DSP48_4_U/p_cvt is absorbed into DSP myproject_mul_mul_16s_8ns_24_1_1_U390/myproject_mul_mul_16s_8ns_24_1_1_DSP48_4_U/p_cvt.
DSP Report: Generating DSP myproject_mul_mul_16s_8s_24_1_1_U402/myproject_mul_mul_16s_8s_24_1_1_DSP48_1_U/p_cvt, operation Mode is: A*(B:0x3ff86).
DSP Report: operator myproject_mul_mul_16s_8s_24_1_1_U402/myproject_mul_mul_16s_8s_24_1_1_DSP48_1_U/p_cvt is absorbed into DSP myproject_mul_mul_16s_8s_24_1_1_U402/myproject_mul_mul_16s_8s_24_1_1_DSP48_1_U/p_cvt.
DSP Report: Generating DSP myproject_mul_mul_16s_8s_24_1_1_U406/myproject_mul_mul_16s_8s_24_1_1_DSP48_1_U/p_cvt, operation Mode is: A*(B:0x3ffa5).
DSP Report: operator myproject_mul_mul_16s_8s_24_1_1_U406/myproject_mul_mul_16s_8s_24_1_1_DSP48_1_U/p_cvt is absorbed into DSP myproject_mul_mul_16s_8s_24_1_1_U406/myproject_mul_mul_16s_8s_24_1_1_DSP48_1_U/p_cvt.
DSP Report: Generating DSP myproject_mul_mul_16s_9ns_25_1_1_U395/myproject_mul_mul_16s_9ns_25_1_1_DSP48_3_U/p_cvt, operation Mode is: A*(B:0x9d).
DSP Report: operator myproject_mul_mul_16s_9ns_25_1_1_U395/myproject_mul_mul_16s_9ns_25_1_1_DSP48_3_U/p_cvt is absorbed into DSP myproject_mul_mul_16s_9ns_25_1_1_U395/myproject_mul_mul_16s_9ns_25_1_1_DSP48_3_U/p_cvt.
DSP Report: Generating DSP myproject_mul_mul_16s_9ns_25_1_1_U393/myproject_mul_mul_16s_9ns_25_1_1_DSP48_3_U/p_cvt, operation Mode is: A*(B:0xb3).
DSP Report: operator myproject_mul_mul_16s_9ns_25_1_1_U393/myproject_mul_mul_16s_9ns_25_1_1_DSP48_3_U/p_cvt is absorbed into DSP myproject_mul_mul_16s_9ns_25_1_1_U393/myproject_mul_mul_16s_9ns_25_1_1_DSP48_3_U/p_cvt.
DSP Report: Generating DSP myproject_mul_mul_16s_9ns_25_1_1_U397/myproject_mul_mul_16s_9ns_25_1_1_DSP48_3_U/p_cvt, operation Mode is: A*(B:0xb6).
DSP Report: operator myproject_mul_mul_16s_9ns_25_1_1_U397/myproject_mul_mul_16s_9ns_25_1_1_DSP48_3_U/p_cvt is absorbed into DSP myproject_mul_mul_16s_9ns_25_1_1_U397/myproject_mul_mul_16s_9ns_25_1_1_DSP48_3_U/p_cvt.
DSP Report: Generating DSP myproject_mul_mul_16s_9s_25_1_1_U387/myproject_mul_mul_16s_9s_25_1_1_DSP48_5_U/p_cvt, operation Mode is: A*(B:0x3ff32).
DSP Report: operator myproject_mul_mul_16s_9s_25_1_1_U387/myproject_mul_mul_16s_9s_25_1_1_DSP48_5_U/p_cvt is absorbed into DSP myproject_mul_mul_16s_9s_25_1_1_U387/myproject_mul_mul_16s_9s_25_1_1_DSP48_5_U/p_cvt.
DSP Report: Generating DSP myproject_mul_mul_16s_9s_25_1_1_U384/myproject_mul_mul_16s_9s_25_1_1_DSP48_5_U/p_cvt, operation Mode is: A*(B:0x3ff49).
DSP Report: operator myproject_mul_mul_16s_9s_25_1_1_U384/myproject_mul_mul_16s_9s_25_1_1_DSP48_5_U/p_cvt is absorbed into DSP myproject_mul_mul_16s_9s_25_1_1_U384/myproject_mul_mul_16s_9s_25_1_1_DSP48_5_U/p_cvt.
DSP Report: Generating DSP myproject_mul_mul_16s_9s_25_1_1_U392/myproject_mul_mul_16s_9s_25_1_1_DSP48_5_U/p_cvt, operation Mode is: A*(B:0x3ff3b).
DSP Report: operator myproject_mul_mul_16s_9s_25_1_1_U392/myproject_mul_mul_16s_9s_25_1_1_DSP48_5_U/p_cvt is absorbed into DSP myproject_mul_mul_16s_9s_25_1_1_U392/myproject_mul_mul_16s_9s_25_1_1_DSP48_5_U/p_cvt.
DSP Report: Generating DSP myproject_mul_mul_16s_9s_25_1_1_U394/myproject_mul_mul_16s_9s_25_1_1_DSP48_5_U/p_cvt, operation Mode is: A*(B:0x3ff26).
DSP Report: operator myproject_mul_mul_16s_9s_25_1_1_U394/myproject_mul_mul_16s_9s_25_1_1_DSP48_5_U/p_cvt is absorbed into DSP myproject_mul_mul_16s_9s_25_1_1_U394/myproject_mul_mul_16s_9s_25_1_1_DSP48_5_U/p_cvt.
DSP Report: Generating DSP myproject_mul_mul_16s_8s_24_1_1_U381/myproject_mul_mul_16s_8s_24_1_1_DSP48_1_U/p_cvt, operation Mode is: A*(B:0x3ffbb).
DSP Report: operator myproject_mul_mul_16s_8s_24_1_1_U381/myproject_mul_mul_16s_8s_24_1_1_DSP48_1_U/p_cvt is absorbed into DSP myproject_mul_mul_16s_8s_24_1_1_U381/myproject_mul_mul_16s_8s_24_1_1_DSP48_1_U/p_cvt.
DSP Report: Generating DSP myproject_mul_mul_16s_8s_24_1_1_U382/myproject_mul_mul_16s_8s_24_1_1_DSP48_1_U/p_cvt, operation Mode is: A*(B:0x3ffbd).
DSP Report: operator myproject_mul_mul_16s_8s_24_1_1_U382/myproject_mul_mul_16s_8s_24_1_1_DSP48_1_U/p_cvt is absorbed into DSP myproject_mul_mul_16s_8s_24_1_1_U382/myproject_mul_mul_16s_8s_24_1_1_DSP48_1_U/p_cvt.
DSP Report: Generating DSP myproject_mul_mul_16s_11ns_26_1_1_U407/myproject_mul_mul_16s_11ns_26_1_1_DSP48_9_U/p_cvt, operation Mode is: A*(B:0x2a9).
DSP Report: operator myproject_mul_mul_16s_11ns_26_1_1_U407/myproject_mul_mul_16s_11ns_26_1_1_DSP48_9_U/p_cvt is absorbed into DSP myproject_mul_mul_16s_11ns_26_1_1_U407/myproject_mul_mul_16s_11ns_26_1_1_DSP48_9_U/p_cvt.
DSP Report: Generating DSP myproject_mul_mul_16s_10ns_26_1_1_U404/myproject_mul_mul_16s_10ns_26_1_1_DSP48_6_U/p_cvt, operation Mode is: A*(B:0x1f7).
DSP Report: operator myproject_mul_mul_16s_10ns_26_1_1_U404/myproject_mul_mul_16s_10ns_26_1_1_DSP48_6_U/p_cvt is absorbed into DSP myproject_mul_mul_16s_10ns_26_1_1_U404/myproject_mul_mul_16s_10ns_26_1_1_DSP48_6_U/p_cvt.
DSP Report: Generating DSP myproject_mul_mul_16s_10ns_26_1_1_U408/myproject_mul_mul_16s_10ns_26_1_1_DSP48_6_U/p_cvt, operation Mode is: A*(B:0x11b).
DSP Report: operator myproject_mul_mul_16s_10ns_26_1_1_U408/myproject_mul_mul_16s_10ns_26_1_1_DSP48_6_U/p_cvt is absorbed into DSP myproject_mul_mul_16s_10ns_26_1_1_U408/myproject_mul_mul_16s_10ns_26_1_1_DSP48_6_U/p_cvt.
DSP Report: Generating DSP myproject_mul_mul_16s_10ns_26_1_1_U401/myproject_mul_mul_16s_10ns_26_1_1_DSP48_6_U/p_cvt, operation Mode is: A*(B:0x136).
DSP Report: operator myproject_mul_mul_16s_10ns_26_1_1_U401/myproject_mul_mul_16s_10ns_26_1_1_DSP48_6_U/p_cvt is absorbed into DSP myproject_mul_mul_16s_10ns_26_1_1_U401/myproject_mul_mul_16s_10ns_26_1_1_DSP48_6_U/p_cvt.
DSP Report: Generating DSP myproject_mul_mul_16s_11s_26_1_1_U399/myproject_mul_mul_16s_11s_26_1_1_DSP48_10_U/p_cvt, operation Mode is: A*(B:0x3fde8).
DSP Report: operator myproject_mul_mul_16s_11s_26_1_1_U399/myproject_mul_mul_16s_11s_26_1_1_DSP48_10_U/p_cvt is absorbed into DSP myproject_mul_mul_16s_11s_26_1_1_U399/myproject_mul_mul_16s_11s_26_1_1_DSP48_10_U/p_cvt.
DSP Report: Generating DSP myproject_mul_mul_16s_11s_26_1_1_U403/myproject_mul_mul_16s_11s_26_1_1_DSP48_10_U/p_cvt, operation Mode is: A*(B:0x3fc37).
DSP Report: operator myproject_mul_mul_16s_11s_26_1_1_U403/myproject_mul_mul_16s_11s_26_1_1_DSP48_10_U/p_cvt is absorbed into DSP myproject_mul_mul_16s_11s_26_1_1_U403/myproject_mul_mul_16s_11s_26_1_1_DSP48_10_U/p_cvt.
DSP Report: Generating DSP myproject_mul_mul_16s_11ns_26_1_1_U405/myproject_mul_mul_16s_11ns_26_1_1_DSP48_9_U/p_cvt, operation Mode is: A*(B:0x22e).
DSP Report: operator myproject_mul_mul_16s_11ns_26_1_1_U405/myproject_mul_mul_16s_11ns_26_1_1_DSP48_9_U/p_cvt is absorbed into DSP myproject_mul_mul_16s_11ns_26_1_1_U405/myproject_mul_mul_16s_11ns_26_1_1_DSP48_9_U/p_cvt.
DSP Report: Generating DSP myproject_mul_mul_16s_10s_26_1_1_U396/myproject_mul_mul_16s_10s_26_1_1_DSP48_2_U/p_cvt, operation Mode is: A*(B:0x3feba).
DSP Report: operator myproject_mul_mul_16s_10s_26_1_1_U396/myproject_mul_mul_16s_10s_26_1_1_DSP48_2_U/p_cvt is absorbed into DSP myproject_mul_mul_16s_10s_26_1_1_U396/myproject_mul_mul_16s_10s_26_1_1_DSP48_2_U/p_cvt.
DSP Report: Generating DSP myproject_mul_mul_16s_11ns_26_1_1_U391/myproject_mul_mul_16s_11ns_26_1_1_DSP48_9_U/p_cvt, operation Mode is: A*(B:0x214).
DSP Report: operator myproject_mul_mul_16s_11ns_26_1_1_U391/myproject_mul_mul_16s_11ns_26_1_1_DSP48_9_U/p_cvt is absorbed into DSP myproject_mul_mul_16s_11ns_26_1_1_U391/myproject_mul_mul_16s_11ns_26_1_1_DSP48_9_U/p_cvt.
DSP Report: Generating DSP myproject_mul_mul_16s_10s_26_1_1_U398/myproject_mul_mul_16s_10s_26_1_1_DSP48_2_U/p_cvt, operation Mode is: A*(B:0x3feab).
DSP Report: operator myproject_mul_mul_16s_10s_26_1_1_U398/myproject_mul_mul_16s_10s_26_1_1_DSP48_2_U/p_cvt is absorbed into DSP myproject_mul_mul_16s_10s_26_1_1_U398/myproject_mul_mul_16s_10s_26_1_1_DSP48_2_U/p_cvt.
DSP Report: Generating DSP myproject_mul_mul_16s_12s_26_1_1_U388/myproject_mul_mul_16s_12s_26_1_1_DSP48_12_U/p_cvt, operation Mode is: A*(B:0x3fbe5).
DSP Report: operator myproject_mul_mul_16s_12s_26_1_1_U388/myproject_mul_mul_16s_12s_26_1_1_DSP48_12_U/p_cvt is absorbed into DSP myproject_mul_mul_16s_12s_26_1_1_U388/myproject_mul_mul_16s_12s_26_1_1_DSP48_12_U/p_cvt.
DSP Report: Generating DSP myproject_mul_mul_16s_10s_26_1_1_U383/myproject_mul_mul_16s_10s_26_1_1_DSP48_2_U/p_cvt, operation Mode is: A*(B:0x3fef7).
DSP Report: operator myproject_mul_mul_16s_10s_26_1_1_U383/myproject_mul_mul_16s_10s_26_1_1_DSP48_2_U/p_cvt is absorbed into DSP myproject_mul_mul_16s_10s_26_1_1_U383/myproject_mul_mul_16s_10s_26_1_1_DSP48_2_U/p_cvt.
DSP Report: Generating DSP myproject_mul_mul_16s_10s_26_1_1_U389/myproject_mul_mul_16s_10s_26_1_1_DSP48_2_U/p_cvt, operation Mode is: A*(B:0x3fe19).
DSP Report: operator myproject_mul_mul_16s_10s_26_1_1_U389/myproject_mul_mul_16s_10s_26_1_1_DSP48_2_U/p_cvt is absorbed into DSP myproject_mul_mul_16s_10s_26_1_1_U389/myproject_mul_mul_16s_10s_26_1_1_DSP48_2_U/p_cvt.
DSP Report: Generating DSP myproject_mul_mul_16s_11ns_26_1_1_U400/myproject_mul_mul_16s_11ns_26_1_1_DSP48_9_U/p_cvt, operation Mode is: A*(B:0x278).
DSP Report: operator myproject_mul_mul_16s_11ns_26_1_1_U400/myproject_mul_mul_16s_11ns_26_1_1_DSP48_9_U/p_cvt is absorbed into DSP myproject_mul_mul_16s_11ns_26_1_1_U400/myproject_mul_mul_16s_11ns_26_1_1_DSP48_9_U/p_cvt.
DSP Report: Generating DSP myproject_mul_mul_16s_9ns_25_1_1_U385/myproject_mul_mul_16s_9ns_25_1_1_DSP48_3_U/p_cvt, operation Mode is: A*(B:0xd9).
DSP Report: operator myproject_mul_mul_16s_9ns_25_1_1_U385/myproject_mul_mul_16s_9ns_25_1_1_DSP48_3_U/p_cvt is absorbed into DSP myproject_mul_mul_16s_9ns_25_1_1_U385/myproject_mul_mul_16s_9ns_25_1_1_DSP48_3_U/p_cvt.
DSP Report: Generating DSP myproject_mul_mul_16s_7s_23_1_1_U430/myproject_mul_mul_16s_7s_23_1_1_DSP48_0_U/p_cvt, operation Mode is: A*(B:0x3ffc7).
DSP Report: operator myproject_mul_mul_16s_7s_23_1_1_U430/myproject_mul_mul_16s_7s_23_1_1_DSP48_0_U/p_cvt is absorbed into DSP myproject_mul_mul_16s_7s_23_1_1_U430/myproject_mul_mul_16s_7s_23_1_1_DSP48_0_U/p_cvt.
DSP Report: Generating DSP myproject_mul_mul_16s_7s_23_1_1_U417/myproject_mul_mul_16s_7s_23_1_1_DSP48_0_U/p_cvt, operation Mode is: A*(B:0x3ffd3).
DSP Report: operator myproject_mul_mul_16s_7s_23_1_1_U417/myproject_mul_mul_16s_7s_23_1_1_DSP48_0_U/p_cvt is absorbed into DSP myproject_mul_mul_16s_7s_23_1_1_U417/myproject_mul_mul_16s_7s_23_1_1_DSP48_0_U/p_cvt.
DSP Report: Generating DSP myproject_mul_mul_16s_9ns_25_1_1_U437/myproject_mul_mul_16s_9ns_25_1_1_DSP48_3_U/p_cvt, operation Mode is: A*(B:0xbb).
DSP Report: operator myproject_mul_mul_16s_9ns_25_1_1_U437/myproject_mul_mul_16s_9ns_25_1_1_DSP48_3_U/p_cvt is absorbed into DSP myproject_mul_mul_16s_9ns_25_1_1_U437/myproject_mul_mul_16s_9ns_25_1_1_DSP48_3_U/p_cvt.
DSP Report: Generating DSP myproject_mul_mul_16s_9ns_25_1_1_U435/myproject_mul_mul_16s_9ns_25_1_1_DSP48_3_U/p_cvt, operation Mode is: A*(B:0xd3).
DSP Report: operator myproject_mul_mul_16s_9ns_25_1_1_U435/myproject_mul_mul_16s_9ns_25_1_1_DSP48_3_U/p_cvt is absorbed into DSP myproject_mul_mul_16s_9ns_25_1_1_U435/myproject_mul_mul_16s_9ns_25_1_1_DSP48_3_U/p_cvt.
DSP Report: Generating DSP myproject_mul_mul_16s_8ns_24_1_1_U425/myproject_mul_mul_16s_8ns_24_1_1_DSP48_4_U/p_cvt, operation Mode is: A*(B:0x5b).
DSP Report: operator myproject_mul_mul_16s_8ns_24_1_1_U425/myproject_mul_mul_16s_8ns_24_1_1_DSP48_4_U/p_cvt is absorbed into DSP myproject_mul_mul_16s_8ns_24_1_1_U425/myproject_mul_mul_16s_8ns_24_1_1_DSP48_4_U/p_cvt.
DSP Report: Generating DSP myproject_mul_mul_16s_7ns_23_1_1_U410/myproject_mul_mul_16s_7ns_23_1_1_DSP48_8_U/p_cvt, operation Mode is: A*(B:0x39).
DSP Report: operator myproject_mul_mul_16s_7ns_23_1_1_U410/myproject_mul_mul_16s_7ns_23_1_1_DSP48_8_U/p_cvt is absorbed into DSP myproject_mul_mul_16s_7ns_23_1_1_U410/myproject_mul_mul_16s_7ns_23_1_1_DSP48_8_U/p_cvt.
DSP Report: Generating DSP myproject_mul_mul_16s_9s_25_1_1_U428/myproject_mul_mul_16s_9s_25_1_1_DSP48_5_U/p_cvt, operation Mode is: A*(B:0x3ff3e).
DSP Report: operator myproject_mul_mul_16s_9s_25_1_1_U428/myproject_mul_mul_16s_9s_25_1_1_DSP48_5_U/p_cvt is absorbed into DSP myproject_mul_mul_16s_9s_25_1_1_U428/myproject_mul_mul_16s_9s_25_1_1_DSP48_5_U/p_cvt.
DSP Report: Generating DSP myproject_mul_mul_16s_9s_25_1_1_U420/myproject_mul_mul_16s_9s_25_1_1_DSP48_5_U/p_cvt, operation Mode is: A*(B:0x3ff6a).
DSP Report: operator myproject_mul_mul_16s_9s_25_1_1_U420/myproject_mul_mul_16s_9s_25_1_1_DSP48_5_U/p_cvt is absorbed into DSP myproject_mul_mul_16s_9s_25_1_1_U420/myproject_mul_mul_16s_9s_25_1_1_DSP48_5_U/p_cvt.
DSP Report: Generating DSP myproject_mul_mul_16s_9s_25_1_1_U429/myproject_mul_mul_16s_9s_25_1_1_DSP48_5_U/p_cvt, operation Mode is: A*(B:0x3ff5e).
DSP Report: operator myproject_mul_mul_16s_9s_25_1_1_U429/myproject_mul_mul_16s_9s_25_1_1_DSP48_5_U/p_cvt is absorbed into DSP myproject_mul_mul_16s_9s_25_1_1_U429/myproject_mul_mul_16s_9s_25_1_1_DSP48_5_U/p_cvt.
DSP Report: Generating DSP myproject_mul_mul_16s_9ns_25_1_1_U415/myproject_mul_mul_16s_9ns_25_1_1_DSP48_3_U/p_cvt, operation Mode is: A*(B:0xd5).
DSP Report: operator myproject_mul_mul_16s_9ns_25_1_1_U415/myproject_mul_mul_16s_9ns_25_1_1_DSP48_3_U/p_cvt is absorbed into DSP myproject_mul_mul_16s_9ns_25_1_1_U415/myproject_mul_mul_16s_9ns_25_1_1_DSP48_3_U/p_cvt.
DSP Report: Generating DSP myproject_mul_mul_16s_10ns_26_1_1_U434/myproject_mul_mul_16s_10ns_26_1_1_DSP48_6_U/p_cvt, operation Mode is: A*(B:0x11f).
DSP Report: operator myproject_mul_mul_16s_10ns_26_1_1_U434/myproject_mul_mul_16s_10ns_26_1_1_DSP48_6_U/p_cvt is absorbed into DSP myproject_mul_mul_16s_10ns_26_1_1_U434/myproject_mul_mul_16s_10ns_26_1_1_DSP48_6_U/p_cvt.
DSP Report: Generating DSP myproject_mul_mul_16s_9ns_25_1_1_U418/myproject_mul_mul_16s_9ns_25_1_1_DSP48_3_U/p_cvt, operation Mode is: A*(B:0xe7).
DSP Report: operator myproject_mul_mul_16s_9ns_25_1_1_U418/myproject_mul_mul_16s_9ns_25_1_1_DSP48_3_U/p_cvt is absorbed into DSP myproject_mul_mul_16s_9ns_25_1_1_U418/myproject_mul_mul_16s_9ns_25_1_1_DSP48_3_U/p_cvt.
DSP Report: Generating DSP myproject_mul_mul_16s_9s_25_1_1_U422/myproject_mul_mul_16s_9s_25_1_1_DSP48_5_U/p_cvt, operation Mode is: A*(B:0x3ff76).
DSP Report: operator myproject_mul_mul_16s_9s_25_1_1_U422/myproject_mul_mul_16s_9s_25_1_1_DSP48_5_U/p_cvt is absorbed into DSP myproject_mul_mul_16s_9s_25_1_1_U422/myproject_mul_mul_16s_9s_25_1_1_DSP48_5_U/p_cvt.
DSP Report: Generating DSP myproject_mul_mul_16s_9s_25_1_1_U436/myproject_mul_mul_16s_9s_25_1_1_DSP48_5_U/p_cvt, operation Mode is: A*(B:0x3ff2e).
DSP Report: operator myproject_mul_mul_16s_9s_25_1_1_U436/myproject_mul_mul_16s_9s_25_1_1_DSP48_5_U/p_cvt is absorbed into DSP myproject_mul_mul_16s_9s_25_1_1_U436/myproject_mul_mul_16s_9s_25_1_1_DSP48_5_U/p_cvt.
DSP Report: Generating DSP myproject_mul_mul_16s_11ns_26_1_1_U431/myproject_mul_mul_16s_11ns_26_1_1_DSP48_9_U/p_cvt, operation Mode is: A*(B:0x253).
DSP Report: operator myproject_mul_mul_16s_11ns_26_1_1_U431/myproject_mul_mul_16s_11ns_26_1_1_DSP48_9_U/p_cvt is absorbed into DSP myproject_mul_mul_16s_11ns_26_1_1_U431/myproject_mul_mul_16s_11ns_26_1_1_DSP48_9_U/p_cvt.
DSP Report: Generating DSP myproject_mul_mul_16s_10ns_26_1_1_U433/myproject_mul_mul_16s_10ns_26_1_1_DSP48_6_U/p_cvt, operation Mode is: A*(B:0x153).
DSP Report: operator myproject_mul_mul_16s_10ns_26_1_1_U433/myproject_mul_mul_16s_10ns_26_1_1_DSP48_6_U/p_cvt is absorbed into DSP myproject_mul_mul_16s_10ns_26_1_1_U433/myproject_mul_mul_16s_10ns_26_1_1_DSP48_6_U/p_cvt.
DSP Report: Generating DSP myproject_mul_mul_16s_11ns_26_1_1_U427/myproject_mul_mul_16s_11ns_26_1_1_DSP48_9_U/p_cvt, operation Mode is: A*(B:0x33c).
DSP Report: operator myproject_mul_mul_16s_11ns_26_1_1_U427/myproject_mul_mul_16s_11ns_26_1_1_DSP48_9_U/p_cvt is absorbed into DSP myproject_mul_mul_16s_11ns_26_1_1_U427/myproject_mul_mul_16s_11ns_26_1_1_DSP48_9_U/p_cvt.
DSP Report: Generating DSP myproject_mul_mul_16s_10ns_26_1_1_U424/myproject_mul_mul_16s_10ns_26_1_1_DSP48_6_U/p_cvt, operation Mode is: A*(B:0x1b2).
DSP Report: operator myproject_mul_mul_16s_10ns_26_1_1_U424/myproject_mul_mul_16s_10ns_26_1_1_DSP48_6_U/p_cvt is absorbed into DSP myproject_mul_mul_16s_10ns_26_1_1_U424/myproject_mul_mul_16s_10ns_26_1_1_DSP48_6_U/p_cvt.
DSP Report: Generating DSP myproject_mul_mul_16s_11s_26_1_1_U432/myproject_mul_mul_16s_11s_26_1_1_DSP48_10_U/p_cvt, operation Mode is: A*(B:0x3fd61).
DSP Report: operator myproject_mul_mul_16s_11s_26_1_1_U432/myproject_mul_mul_16s_11s_26_1_1_DSP48_10_U/p_cvt is absorbed into DSP myproject_mul_mul_16s_11s_26_1_1_U432/myproject_mul_mul_16s_11s_26_1_1_DSP48_10_U/p_cvt.
DSP Report: Generating DSP myproject_mul_mul_16s_10s_26_1_1_U421/myproject_mul_mul_16s_10s_26_1_1_DSP48_2_U/p_cvt, operation Mode is: A*(B:0x3fe9c).
DSP Report: operator myproject_mul_mul_16s_10s_26_1_1_U421/myproject_mul_mul_16s_10s_26_1_1_DSP48_2_U/p_cvt is absorbed into DSP myproject_mul_mul_16s_10s_26_1_1_U421/myproject_mul_mul_16s_10s_26_1_1_DSP48_2_U/p_cvt.
DSP Report: Generating DSP myproject_mul_mul_16s_10s_26_1_1_U416/myproject_mul_mul_16s_10s_26_1_1_DSP48_2_U/p_cvt, operation Mode is: A*(B:0x3fe8b).
DSP Report: operator myproject_mul_mul_16s_10s_26_1_1_U416/myproject_mul_mul_16s_10s_26_1_1_DSP48_2_U/p_cvt is absorbed into DSP myproject_mul_mul_16s_10s_26_1_1_U416/myproject_mul_mul_16s_10s_26_1_1_DSP48_2_U/p_cvt.
DSP Report: Generating DSP myproject_mul_mul_16s_10ns_26_1_1_U423/myproject_mul_mul_16s_10ns_26_1_1_DSP48_6_U/p_cvt, operation Mode is: A*(B:0x1d9).
DSP Report: operator myproject_mul_mul_16s_10ns_26_1_1_U423/myproject_mul_mul_16s_10ns_26_1_1_DSP48_6_U/p_cvt is absorbed into DSP myproject_mul_mul_16s_10ns_26_1_1_U423/myproject_mul_mul_16s_10ns_26_1_1_DSP48_6_U/p_cvt.
DSP Report: Generating DSP myproject_mul_mul_16s_10ns_26_1_1_U413/myproject_mul_mul_16s_10ns_26_1_1_DSP48_6_U/p_cvt, operation Mode is: A*(B:0x12b).
DSP Report: operator myproject_mul_mul_16s_10ns_26_1_1_U413/myproject_mul_mul_16s_10ns_26_1_1_DSP48_6_U/p_cvt is absorbed into DSP myproject_mul_mul_16s_10ns_26_1_1_U413/myproject_mul_mul_16s_10ns_26_1_1_DSP48_6_U/p_cvt.
DSP Report: Generating DSP myproject_mul_mul_16s_10ns_26_1_1_U409/myproject_mul_mul_16s_10ns_26_1_1_DSP48_6_U/p_cvt, operation Mode is: A*(B:0x11d).
DSP Report: operator myproject_mul_mul_16s_10ns_26_1_1_U409/myproject_mul_mul_16s_10ns_26_1_1_DSP48_6_U/p_cvt is absorbed into DSP myproject_mul_mul_16s_10ns_26_1_1_U409/myproject_mul_mul_16s_10ns_26_1_1_DSP48_6_U/p_cvt.
DSP Report: Generating DSP myproject_mul_mul_16s_11s_26_1_1_U414/myproject_mul_mul_16s_11s_26_1_1_DSP48_10_U/p_cvt, operation Mode is: A*(B:0x3fd49).
DSP Report: operator myproject_mul_mul_16s_11s_26_1_1_U414/myproject_mul_mul_16s_11s_26_1_1_DSP48_10_U/p_cvt is absorbed into DSP myproject_mul_mul_16s_11s_26_1_1_U414/myproject_mul_mul_16s_11s_26_1_1_DSP48_10_U/p_cvt.
DSP Report: Generating DSP myproject_mul_mul_16s_10s_26_1_1_U419/myproject_mul_mul_16s_10s_26_1_1_DSP48_2_U/p_cvt, operation Mode is: A*(B:0x3fe61).
DSP Report: operator myproject_mul_mul_16s_10s_26_1_1_U419/myproject_mul_mul_16s_10s_26_1_1_DSP48_2_U/p_cvt is absorbed into DSP myproject_mul_mul_16s_10s_26_1_1_U419/myproject_mul_mul_16s_10s_26_1_1_DSP48_2_U/p_cvt.
DSP Report: Generating DSP myproject_mul_mul_16s_10s_26_1_1_U426/myproject_mul_mul_16s_10s_26_1_1_DSP48_2_U/p_cvt, operation Mode is: A*(B:0x3fe3c).
DSP Report: operator myproject_mul_mul_16s_10s_26_1_1_U426/myproject_mul_mul_16s_10s_26_1_1_DSP48_2_U/p_cvt is absorbed into DSP myproject_mul_mul_16s_10s_26_1_1_U426/myproject_mul_mul_16s_10s_26_1_1_DSP48_2_U/p_cvt.
DSP Report: Generating DSP myproject_mul_mul_16s_9s_25_1_1_U412/myproject_mul_mul_16s_9s_25_1_1_DSP48_5_U/p_cvt, operation Mode is: A*(B:0x3ff59).
DSP Report: operator myproject_mul_mul_16s_9s_25_1_1_U412/myproject_mul_mul_16s_9s_25_1_1_DSP48_5_U/p_cvt is absorbed into DSP myproject_mul_mul_16s_9s_25_1_1_U412/myproject_mul_mul_16s_9s_25_1_1_DSP48_5_U/p_cvt.
DSP Report: Generating DSP myproject_mul_mul_16s_10s_26_1_1_U411/myproject_mul_mul_16s_10s_26_1_1_DSP48_2_U/p_cvt, operation Mode is: A*(B:0x3fe95).
DSP Report: operator myproject_mul_mul_16s_10s_26_1_1_U411/myproject_mul_mul_16s_10s_26_1_1_DSP48_2_U/p_cvt is absorbed into DSP myproject_mul_mul_16s_10s_26_1_1_U411/myproject_mul_mul_16s_10s_26_1_1_DSP48_2_U/p_cvt.
DSP Report: Generating DSP myproject_mul_mul_16s_9s_25_1_1_U455/myproject_mul_mul_16s_9s_25_1_1_DSP48_5_U/p_cvt, operation Mode is: A*(B:0x3ff76).
DSP Report: operator myproject_mul_mul_16s_9s_25_1_1_U455/myproject_mul_mul_16s_9s_25_1_1_DSP48_5_U/p_cvt is absorbed into DSP myproject_mul_mul_16s_9s_25_1_1_U455/myproject_mul_mul_16s_9s_25_1_1_DSP48_5_U/p_cvt.
DSP Report: Generating DSP myproject_mul_mul_16s_8s_24_1_1_U445/myproject_mul_mul_16s_8s_24_1_1_DSP48_1_U/p_cvt, operation Mode is: A*(B:0x3ffb3).
DSP Report: operator myproject_mul_mul_16s_8s_24_1_1_U445/myproject_mul_mul_16s_8s_24_1_1_DSP48_1_U/p_cvt is absorbed into DSP myproject_mul_mul_16s_8s_24_1_1_U445/myproject_mul_mul_16s_8s_24_1_1_DSP48_1_U/p_cvt.
DSP Report: Generating DSP myproject_mul_mul_16s_7s_23_1_1_U446/myproject_mul_mul_16s_7s_23_1_1_DSP48_0_U/p_cvt, operation Mode is: A*(B:0x3ffd9).
DSP Report: operator myproject_mul_mul_16s_7s_23_1_1_U446/myproject_mul_mul_16s_7s_23_1_1_DSP48_0_U/p_cvt is absorbed into DSP myproject_mul_mul_16s_7s_23_1_1_U446/myproject_mul_mul_16s_7s_23_1_1_DSP48_0_U/p_cvt.
DSP Report: Generating DSP myproject_mul_mul_16s_9ns_25_1_1_U447/myproject_mul_mul_16s_9ns_25_1_1_DSP48_3_U/p_cvt, operation Mode is: A*(B:0x91).
DSP Report: operator myproject_mul_mul_16s_9ns_25_1_1_U447/myproject_mul_mul_16s_9ns_25_1_1_DSP48_3_U/p_cvt is absorbed into DSP myproject_mul_mul_16s_9ns_25_1_1_U447/myproject_mul_mul_16s_9ns_25_1_1_DSP48_3_U/p_cvt.
DSP Report: Generating DSP myproject_mul_mul_16s_11ns_26_1_1_U461/myproject_mul_mul_16s_11ns_26_1_1_DSP48_9_U/p_cvt, operation Mode is: A*(B:0x258).
DSP Report: operator myproject_mul_mul_16s_11ns_26_1_1_U461/myproject_mul_mul_16s_11ns_26_1_1_DSP48_9_U/p_cvt is absorbed into DSP myproject_mul_mul_16s_11ns_26_1_1_U461/myproject_mul_mul_16s_11ns_26_1_1_DSP48_9_U/p_cvt.
DSP Report: Generating DSP myproject_mul_mul_16s_9s_25_1_1_U453/myproject_mul_mul_16s_9s_25_1_1_DSP48_5_U/p_cvt, operation Mode is: A*(B:0x3ff2f).
DSP Report: operator myproject_mul_mul_16s_9s_25_1_1_U453/myproject_mul_mul_16s_9s_25_1_1_DSP48_5_U/p_cvt is absorbed into DSP myproject_mul_mul_16s_9s_25_1_1_U453/myproject_mul_mul_16s_9s_25_1_1_DSP48_5_U/p_cvt.
DSP Report: Generating DSP myproject_mul_mul_16s_9s_25_1_1_U459/myproject_mul_mul_16s_9s_25_1_1_DSP48_5_U/p_cvt, operation Mode is: A*(B:0x3ff07).
DSP Report: operator myproject_mul_mul_16s_9s_25_1_1_U459/myproject_mul_mul_16s_9s_25_1_1_DSP48_5_U/p_cvt is absorbed into DSP myproject_mul_mul_16s_9s_25_1_1_U459/myproject_mul_mul_16s_9s_25_1_1_DSP48_5_U/p_cvt.
DSP Report: Generating DSP myproject_mul_mul_16s_11s_26_1_1_U458/myproject_mul_mul_16s_11s_26_1_1_DSP48_10_U/p_cvt, operation Mode is: A*(B:0x3fde8).
DSP Report: operator myproject_mul_mul_16s_11s_26_1_1_U458/myproject_mul_mul_16s_11s_26_1_1_DSP48_10_U/p_cvt is absorbed into DSP myproject_mul_mul_16s_11s_26_1_1_U458/myproject_mul_mul_16s_11s_26_1_1_DSP48_10_U/p_cvt.
DSP Report: Generating DSP myproject_mul_mul_16s_11ns_26_1_1_U456/myproject_mul_mul_16s_11ns_26_1_1_DSP48_9_U/p_cvt, operation Mode is: A*(B:0x233).
DSP Report: operator myproject_mul_mul_16s_11ns_26_1_1_U456/myproject_mul_mul_16s_11ns_26_1_1_DSP48_9_U/p_cvt is absorbed into DSP myproject_mul_mul_16s_11ns_26_1_1_U456/myproject_mul_mul_16s_11ns_26_1_1_DSP48_9_U/p_cvt.
DSP Report: Generating DSP myproject_mul_mul_16s_10s_26_1_1_U460/myproject_mul_mul_16s_10s_26_1_1_DSP48_2_U/p_cvt, operation Mode is: A*(B:0x3fedf).
DSP Report: operator myproject_mul_mul_16s_10s_26_1_1_U460/myproject_mul_mul_16s_10s_26_1_1_DSP48_2_U/p_cvt is absorbed into DSP myproject_mul_mul_16s_10s_26_1_1_U460/myproject_mul_mul_16s_10s_26_1_1_DSP48_2_U/p_cvt.
DSP Report: Generating DSP myproject_mul_mul_16s_10ns_26_1_1_U452/myproject_mul_mul_16s_10ns_26_1_1_DSP48_6_U/p_cvt, operation Mode is: A*(B:0x176).
DSP Report: operator myproject_mul_mul_16s_10ns_26_1_1_U452/myproject_mul_mul_16s_10ns_26_1_1_DSP48_6_U/p_cvt is absorbed into DSP myproject_mul_mul_16s_10ns_26_1_1_U452/myproject_mul_mul_16s_10ns_26_1_1_DSP48_6_U/p_cvt.
DSP Report: Generating DSP myproject_mul_mul_16s_10s_26_1_1_U450/myproject_mul_mul_16s_10s_26_1_1_DSP48_2_U/p_cvt, operation Mode is: A*(B:0x3fefd).
DSP Report: operator myproject_mul_mul_16s_10s_26_1_1_U450/myproject_mul_mul_16s_10s_26_1_1_DSP48_2_U/p_cvt is absorbed into DSP myproject_mul_mul_16s_10s_26_1_1_U450/myproject_mul_mul_16s_10s_26_1_1_DSP48_2_U/p_cvt.
DSP Report: Generating DSP myproject_mul_mul_16s_11s_26_1_1_U454/myproject_mul_mul_16s_11s_26_1_1_DSP48_10_U/p_cvt, operation Mode is: A*(B:0x3fd77).
DSP Report: operator myproject_mul_mul_16s_11s_26_1_1_U454/myproject_mul_mul_16s_11s_26_1_1_DSP48_10_U/p_cvt is absorbed into DSP myproject_mul_mul_16s_11s_26_1_1_U454/myproject_mul_mul_16s_11s_26_1_1_DSP48_10_U/p_cvt.
DSP Report: Generating DSP myproject_mul_mul_16s_10ns_26_1_1_U457/myproject_mul_mul_16s_10ns_26_1_1_DSP48_6_U/p_cvt, operation Mode is: A*(B:0x1ef).
DSP Report: operator myproject_mul_mul_16s_10ns_26_1_1_U457/myproject_mul_mul_16s_10ns_26_1_1_DSP48_6_U/p_cvt is absorbed into DSP myproject_mul_mul_16s_10ns_26_1_1_U457/myproject_mul_mul_16s_10ns_26_1_1_DSP48_6_U/p_cvt.
DSP Report: Generating DSP myproject_mul_mul_16s_10s_26_1_1_U448/myproject_mul_mul_16s_10s_26_1_1_DSP48_2_U/p_cvt, operation Mode is: A*(B:0x3fec7).
DSP Report: operator myproject_mul_mul_16s_10s_26_1_1_U448/myproject_mul_mul_16s_10s_26_1_1_DSP48_2_U/p_cvt is absorbed into DSP myproject_mul_mul_16s_10s_26_1_1_U448/myproject_mul_mul_16s_10s_26_1_1_DSP48_2_U/p_cvt.
DSP Report: Generating DSP myproject_mul_mul_16s_10ns_26_1_1_U443/myproject_mul_mul_16s_10ns_26_1_1_DSP48_6_U/p_cvt, operation Mode is: A*(B:0x115).
DSP Report: operator myproject_mul_mul_16s_10ns_26_1_1_U443/myproject_mul_mul_16s_10ns_26_1_1_DSP48_6_U/p_cvt is absorbed into DSP myproject_mul_mul_16s_10ns_26_1_1_U443/myproject_mul_mul_16s_10ns_26_1_1_DSP48_6_U/p_cvt.
DSP Report: Generating DSP myproject_mul_mul_16s_10s_26_1_1_U449/myproject_mul_mul_16s_10s_26_1_1_DSP48_2_U/p_cvt, operation Mode is: A*(B:0x3fe7c).
DSP Report: operator myproject_mul_mul_16s_10s_26_1_1_U449/myproject_mul_mul_16s_10s_26_1_1_DSP48_2_U/p_cvt is absorbed into DSP myproject_mul_mul_16s_10s_26_1_1_U449/myproject_mul_mul_16s_10s_26_1_1_DSP48_2_U/p_cvt.
DSP Report: Generating DSP myproject_mul_mul_16s_11s_26_1_1_U441/myproject_mul_mul_16s_11s_26_1_1_DSP48_10_U/p_cvt, operation Mode is: A*(B:0x3fd92).
DSP Report: operator myproject_mul_mul_16s_11s_26_1_1_U441/myproject_mul_mul_16s_11s_26_1_1_DSP48_10_U/p_cvt is absorbed into DSP myproject_mul_mul_16s_11s_26_1_1_U441/myproject_mul_mul_16s_11s_26_1_1_DSP48_10_U/p_cvt.
DSP Report: Generating DSP myproject_mul_mul_16s_10ns_26_1_1_U439/myproject_mul_mul_16s_10ns_26_1_1_DSP48_6_U/p_cvt, operation Mode is: A*(B:0x121).
DSP Report: operator myproject_mul_mul_16s_10ns_26_1_1_U439/myproject_mul_mul_16s_10ns_26_1_1_DSP48_6_U/p_cvt is absorbed into DSP myproject_mul_mul_16s_10ns_26_1_1_U439/myproject_mul_mul_16s_10ns_26_1_1_DSP48_6_U/p_cvt.
DSP Report: Generating DSP myproject_mul_mul_16s_11s_26_1_1_U442/myproject_mul_mul_16s_11s_26_1_1_DSP48_10_U/p_cvt, operation Mode is: A*(B:0x3fc60).
DSP Report: operator myproject_mul_mul_16s_11s_26_1_1_U442/myproject_mul_mul_16s_11s_26_1_1_DSP48_10_U/p_cvt is absorbed into DSP myproject_mul_mul_16s_11s_26_1_1_U442/myproject_mul_mul_16s_11s_26_1_1_DSP48_10_U/p_cvt.
DSP Report: Generating DSP myproject_mul_mul_16s_11s_26_1_1_U444/myproject_mul_mul_16s_11s_26_1_1_DSP48_10_U/p_cvt, operation Mode is: A*(B:0x3fc82).
DSP Report: operator myproject_mul_mul_16s_11s_26_1_1_U444/myproject_mul_mul_16s_11s_26_1_1_DSP48_10_U/p_cvt is absorbed into DSP myproject_mul_mul_16s_11s_26_1_1_U444/myproject_mul_mul_16s_11s_26_1_1_DSP48_10_U/p_cvt.
DSP Report: Generating DSP myproject_mul_mul_16s_11ns_26_1_1_U451/myproject_mul_mul_16s_11ns_26_1_1_DSP48_9_U/p_cvt, operation Mode is: A*(B:0x267).
DSP Report: operator myproject_mul_mul_16s_11ns_26_1_1_U451/myproject_mul_mul_16s_11ns_26_1_1_DSP48_9_U/p_cvt is absorbed into DSP myproject_mul_mul_16s_11ns_26_1_1_U451/myproject_mul_mul_16s_11ns_26_1_1_DSP48_9_U/p_cvt.
DSP Report: Generating DSP myproject_mul_mul_16s_9s_25_1_1_U438/myproject_mul_mul_16s_9s_25_1_1_DSP48_5_U/p_cvt, operation Mode is: A*(B:0x3ff5b).
DSP Report: operator myproject_mul_mul_16s_9s_25_1_1_U438/myproject_mul_mul_16s_9s_25_1_1_DSP48_5_U/p_cvt is absorbed into DSP myproject_mul_mul_16s_9s_25_1_1_U438/myproject_mul_mul_16s_9s_25_1_1_DSP48_5_U/p_cvt.
DSP Report: Generating DSP myproject_mul_mul_16s_10s_26_1_1_U440/myproject_mul_mul_16s_10s_26_1_1_DSP48_2_U/p_cvt, operation Mode is: A*(B:0x3fed0).
DSP Report: operator myproject_mul_mul_16s_10s_26_1_1_U440/myproject_mul_mul_16s_10s_26_1_1_DSP48_2_U/p_cvt is absorbed into DSP myproject_mul_mul_16s_10s_26_1_1_U440/myproject_mul_mul_16s_10s_26_1_1_DSP48_2_U/p_cvt.
DSP Report: Generating DSP myproject_mul_mul_16s_8s_24_1_1_U479/myproject_mul_mul_16s_8s_24_1_1_DSP48_1_U/p_cvt, operation Mode is: A*(B:0x3ffb1).
DSP Report: operator myproject_mul_mul_16s_8s_24_1_1_U479/myproject_mul_mul_16s_8s_24_1_1_DSP48_1_U/p_cvt is absorbed into DSP myproject_mul_mul_16s_8s_24_1_1_U479/myproject_mul_mul_16s_8s_24_1_1_DSP48_1_U/p_cvt.
DSP Report: Generating DSP myproject_mul_mul_16s_7ns_23_1_1_U480/myproject_mul_mul_16s_7ns_23_1_1_DSP48_8_U/p_cvt, operation Mode is: A*(B:0x34).
DSP Report: operator myproject_mul_mul_16s_7ns_23_1_1_U480/myproject_mul_mul_16s_7ns_23_1_1_DSP48_8_U/p_cvt is absorbed into DSP myproject_mul_mul_16s_7ns_23_1_1_U480/myproject_mul_mul_16s_7ns_23_1_1_DSP48_8_U/p_cvt.
DSP Report: Generating DSP myproject_mul_mul_16s_9s_25_1_1_U488/myproject_mul_mul_16s_9s_25_1_1_DSP48_5_U/p_cvt, operation Mode is: A*(B:0x3ff17).
DSP Report: operator myproject_mul_mul_16s_9s_25_1_1_U488/myproject_mul_mul_16s_9s_25_1_1_DSP48_5_U/p_cvt is absorbed into DSP myproject_mul_mul_16s_9s_25_1_1_U488/myproject_mul_mul_16s_9s_25_1_1_DSP48_5_U/p_cvt.
DSP Report: Generating DSP myproject_mul_mul_16s_9s_25_1_1_U481/myproject_mul_mul_16s_9s_25_1_1_DSP48_5_U/p_cvt, operation Mode is: A*(B:0x3ff05).
DSP Report: operator myproject_mul_mul_16s_9s_25_1_1_U481/myproject_mul_mul_16s_9s_25_1_1_DSP48_5_U/p_cvt is absorbed into DSP myproject_mul_mul_16s_9s_25_1_1_U481/myproject_mul_mul_16s_9s_25_1_1_DSP48_5_U/p_cvt.
DSP Report: Generating DSP myproject_mul_mul_16s_8s_24_1_1_U464/myproject_mul_mul_16s_8s_24_1_1_DSP48_1_U/p_cvt, operation Mode is: A*(B:0x3ffa2).
DSP Report: operator myproject_mul_mul_16s_8s_24_1_1_U464/myproject_mul_mul_16s_8s_24_1_1_DSP48_1_U/p_cvt is absorbed into DSP myproject_mul_mul_16s_8s_24_1_1_U464/myproject_mul_mul_16s_8s_24_1_1_DSP48_1_U/p_cvt.
DSP Report: Generating DSP myproject_mul_mul_16s_9ns_25_1_1_U476/myproject_mul_mul_16s_9ns_25_1_1_DSP48_3_U/p_cvt, operation Mode is: A*(B:0xaf).
DSP Report: operator myproject_mul_mul_16s_9ns_25_1_1_U476/myproject_mul_mul_16s_9ns_25_1_1_DSP48_3_U/p_cvt is absorbed into DSP myproject_mul_mul_16s_9ns_25_1_1_U476/myproject_mul_mul_16s_9ns_25_1_1_DSP48_3_U/p_cvt.
DSP Report: Generating DSP myproject_mul_mul_16s_9s_25_1_1_U469/myproject_mul_mul_16s_9s_25_1_1_DSP48_5_U/p_cvt, operation Mode is: A*(B:0x3ff47).
DSP Report: operator myproject_mul_mul_16s_9s_25_1_1_U469/myproject_mul_mul_16s_9s_25_1_1_DSP48_5_U/p_cvt is absorbed into DSP myproject_mul_mul_16s_9s_25_1_1_U469/myproject_mul_mul_16s_9s_25_1_1_DSP48_5_U/p_cvt.
DSP Report: Generating DSP myproject_mul_mul_16s_9ns_25_1_1_U478/myproject_mul_mul_16s_9ns_25_1_1_DSP48_3_U/p_cvt, operation Mode is: A*(B:0xf5).
DSP Report: operator myproject_mul_mul_16s_9ns_25_1_1_U478/myproject_mul_mul_16s_9ns_25_1_1_DSP48_3_U/p_cvt is absorbed into DSP myproject_mul_mul_16s_9ns_25_1_1_U478/myproject_mul_mul_16s_9ns_25_1_1_DSP48_3_U/p_cvt.
DSP Report: Generating DSP myproject_mul_mul_16s_9ns_25_1_1_U485/myproject_mul_mul_16s_9ns_25_1_1_DSP48_3_U/p_cvt, operation Mode is: A*(B:0x97).
DSP Report: operator myproject_mul_mul_16s_9ns_25_1_1_U485/myproject_mul_mul_16s_9ns_25_1_1_DSP48_3_U/p_cvt is absorbed into DSP myproject_mul_mul_16s_9ns_25_1_1_U485/myproject_mul_mul_16s_9ns_25_1_1_DSP48_3_U/p_cvt.
DSP Report: Generating DSP myproject_mul_mul_16s_8s_24_1_1_U470/myproject_mul_mul_16s_8s_24_1_1_DSP48_1_U/p_cvt, operation Mode is: A*(B:0x3ffb6).
DSP Report: operator myproject_mul_mul_16s_8s_24_1_1_U470/myproject_mul_mul_16s_8s_24_1_1_DSP48_1_U/p_cvt is absorbed into DSP myproject_mul_mul_16s_8s_24_1_1_U470/myproject_mul_mul_16s_8s_24_1_1_DSP48_1_U/p_cvt.
DSP Report: Generating DSP myproject_mul_mul_16s_9s_25_1_1_U462/myproject_mul_mul_16s_9s_25_1_1_DSP48_5_U/p_cvt, operation Mode is: A*(B:0x3ff6b).
DSP Report: operator myproject_mul_mul_16s_9s_25_1_1_U462/myproject_mul_mul_16s_9s_25_1_1_DSP48_5_U/p_cvt is absorbed into DSP myproject_mul_mul_16s_9s_25_1_1_U462/myproject_mul_mul_16s_9s_25_1_1_DSP48_5_U/p_cvt.
DSP Report: Generating DSP myproject_mul_mul_16s_10ns_26_1_1_U486/myproject_mul_mul_16s_10ns_26_1_1_DSP48_6_U/p_cvt, operation Mode is: A*(B:0x1cf).
DSP Report: operator myproject_mul_mul_16s_10ns_26_1_1_U486/myproject_mul_mul_16s_10ns_26_1_1_DSP48_6_U/p_cvt is absorbed into DSP myproject_mul_mul_16s_10ns_26_1_1_U486/myproject_mul_mul_16s_10ns_26_1_1_DSP48_6_U/p_cvt.
DSP Report: Generating DSP myproject_mul_mul_16s_9s_25_1_1_U465/myproject_mul_mul_16s_9s_25_1_1_DSP48_5_U/p_cvt, operation Mode is: A*(B:0x3ff2d).
DSP Report: operator myproject_mul_mul_16s_9s_25_1_1_U465/myproject_mul_mul_16s_9s_25_1_1_DSP48_5_U/p_cvt is absorbed into DSP myproject_mul_mul_16s_9s_25_1_1_U465/myproject_mul_mul_16s_9s_25_1_1_DSP48_5_U/p_cvt.
DSP Report: Generating DSP myproject_mul_mul_16s_10ns_26_1_1_U483/myproject_mul_mul_16s_10ns_26_1_1_DSP48_6_U/p_cvt, operation Mode is: A*(B:0x1c1).
DSP Report: operator myproject_mul_mul_16s_10ns_26_1_1_U483/myproject_mul_mul_16s_10ns_26_1_1_DSP48_6_U/p_cvt is absorbed into DSP myproject_mul_mul_16s_10ns_26_1_1_U483/myproject_mul_mul_16s_10ns_26_1_1_DSP48_6_U/p_cvt.
DSP Report: Generating DSP myproject_mul_mul_16s_10s_26_1_1_U477/myproject_mul_mul_16s_10s_26_1_1_DSP48_2_U/p_cvt, operation Mode is: A*(B:0x3fe39).
DSP Report: operator myproject_mul_mul_16s_10s_26_1_1_U477/myproject_mul_mul_16s_10s_26_1_1_DSP48_2_U/p_cvt is absorbed into DSP myproject_mul_mul_16s_10s_26_1_1_U477/myproject_mul_mul_16s_10s_26_1_1_DSP48_2_U/p_cvt.
DSP Report: Generating DSP myproject_mul_mul_16s_10s_26_1_1_U484/myproject_mul_mul_16s_10s_26_1_1_DSP48_2_U/p_cvt, operation Mode is: A*(B:0x3fe69).
DSP Report: operator myproject_mul_mul_16s_10s_26_1_1_U484/myproject_mul_mul_16s_10s_26_1_1_DSP48_2_U/p_cvt is absorbed into DSP myproject_mul_mul_16s_10s_26_1_1_U484/myproject_mul_mul_16s_10s_26_1_1_DSP48_2_U/p_cvt.
DSP Report: Generating DSP myproject_mul_mul_16s_10ns_26_1_1_U487/myproject_mul_mul_16s_10ns_26_1_1_DSP48_6_U/p_cvt, operation Mode is: A*(B:0x118).
DSP Report: operator myproject_mul_mul_16s_10ns_26_1_1_U487/myproject_mul_mul_16s_10ns_26_1_1_DSP48_6_U/p_cvt is absorbed into DSP myproject_mul_mul_16s_10ns_26_1_1_U487/myproject_mul_mul_16s_10ns_26_1_1_DSP48_6_U/p_cvt.
DSP Report: Generating DSP myproject_mul_mul_16s_12s_26_1_1_U473/myproject_mul_mul_16s_12s_26_1_1_DSP48_12_U/p_cvt, operation Mode is: A*(B:0x3fbc2).
DSP Report: operator myproject_mul_mul_16s_12s_26_1_1_U473/myproject_mul_mul_16s_12s_26_1_1_DSP48_12_U/p_cvt is absorbed into DSP myproject_mul_mul_16s_12s_26_1_1_U473/myproject_mul_mul_16s_12s_26_1_1_DSP48_12_U/p_cvt.
DSP Report: Generating DSP myproject_mul_mul_16s_10s_26_1_1_U471/myproject_mul_mul_16s_10s_26_1_1_DSP48_2_U/p_cvt, operation Mode is: A*(B:0x3fe99).
DSP Report: operator myproject_mul_mul_16s_10s_26_1_1_U471/myproject_mul_mul_16s_10s_26_1_1_DSP48_2_U/p_cvt is absorbed into DSP myproject_mul_mul_16s_10s_26_1_1_U471/myproject_mul_mul_16s_10s_26_1_1_DSP48_2_U/p_cvt.
DSP Report: Generating DSP myproject_mul_mul_16s_11s_26_1_1_U474/myproject_mul_mul_16s_11s_26_1_1_DSP48_10_U/p_cvt, operation Mode is: A*(B:0x3fdbe).
DSP Report: operator myproject_mul_mul_16s_11s_26_1_1_U474/myproject_mul_mul_16s_11s_26_1_1_DSP48_10_U/p_cvt is absorbed into DSP myproject_mul_mul_16s_11s_26_1_1_U474/myproject_mul_mul_16s_11s_26_1_1_DSP48_10_U/p_cvt.
DSP Report: Generating DSP myproject_mul_mul_16s_11s_26_1_1_U467/myproject_mul_mul_16s_11s_26_1_1_DSP48_10_U/p_cvt, operation Mode is: A*(B:0x3fd9d).
DSP Report: operator myproject_mul_mul_16s_11s_26_1_1_U467/myproject_mul_mul_16s_11s_26_1_1_DSP48_10_U/p_cvt is absorbed into DSP myproject_mul_mul_16s_11s_26_1_1_U467/myproject_mul_mul_16s_11s_26_1_1_DSP48_10_U/p_cvt.
DSP Report: Generating DSP myproject_mul_mul_16s_11s_26_1_1_U463/myproject_mul_mul_16s_11s_26_1_1_DSP48_10_U/p_cvt, operation Mode is: A*(B:0x3fcd5).
DSP Report: operator myproject_mul_mul_16s_11s_26_1_1_U463/myproject_mul_mul_16s_11s_26_1_1_DSP48_10_U/p_cvt is absorbed into DSP myproject_mul_mul_16s_11s_26_1_1_U463/myproject_mul_mul_16s_11s_26_1_1_DSP48_10_U/p_cvt.
DSP Report: Generating DSP myproject_mul_mul_16s_10ns_26_1_1_U468/myproject_mul_mul_16s_10ns_26_1_1_DSP48_6_U/p_cvt, operation Mode is: A*(B:0x169).
DSP Report: operator myproject_mul_mul_16s_10ns_26_1_1_U468/myproject_mul_mul_16s_10ns_26_1_1_DSP48_6_U/p_cvt is absorbed into DSP myproject_mul_mul_16s_10ns_26_1_1_U468/myproject_mul_mul_16s_10ns_26_1_1_DSP48_6_U/p_cvt.
DSP Report: Generating DSP myproject_mul_mul_16s_10ns_26_1_1_U472/myproject_mul_mul_16s_10ns_26_1_1_DSP48_6_U/p_cvt, operation Mode is: A*(B:0x1c5).
DSP Report: operator myproject_mul_mul_16s_10ns_26_1_1_U472/myproject_mul_mul_16s_10ns_26_1_1_DSP48_6_U/p_cvt is absorbed into DSP myproject_mul_mul_16s_10ns_26_1_1_U472/myproject_mul_mul_16s_10ns_26_1_1_DSP48_6_U/p_cvt.
DSP Report: Generating DSP myproject_mul_mul_16s_10s_26_1_1_U482/myproject_mul_mul_16s_10s_26_1_1_DSP48_2_U/p_cvt, operation Mode is: A*(B:0x3fe97).
DSP Report: operator myproject_mul_mul_16s_10s_26_1_1_U482/myproject_mul_mul_16s_10s_26_1_1_DSP48_2_U/p_cvt is absorbed into DSP myproject_mul_mul_16s_10s_26_1_1_U482/myproject_mul_mul_16s_10s_26_1_1_DSP48_2_U/p_cvt.
DSP Report: Generating DSP myproject_mul_mul_16s_9ns_25_1_1_U475/myproject_mul_mul_16s_9ns_25_1_1_DSP48_3_U/p_cvt, operation Mode is: A*(B:0x8a).
DSP Report: operator myproject_mul_mul_16s_9ns_25_1_1_U475/myproject_mul_mul_16s_9ns_25_1_1_DSP48_3_U/p_cvt is absorbed into DSP myproject_mul_mul_16s_9ns_25_1_1_U475/myproject_mul_mul_16s_9ns_25_1_1_DSP48_3_U/p_cvt.
DSP Report: Generating DSP myproject_mul_mul_16s_10ns_26_1_1_U466/myproject_mul_mul_16s_10ns_26_1_1_DSP48_6_U/p_cvt, operation Mode is: A*(B:0x1c9).
DSP Report: operator myproject_mul_mul_16s_10ns_26_1_1_U466/myproject_mul_mul_16s_10ns_26_1_1_DSP48_6_U/p_cvt is absorbed into DSP myproject_mul_mul_16s_10ns_26_1_1_U466/myproject_mul_mul_16s_10ns_26_1_1_DSP48_6_U/p_cvt.
DSP Report: Generating DSP myproject_mul_mul_16s_8s_24_1_1_U506/myproject_mul_mul_16s_8s_24_1_1_DSP48_1_U/p_cvt, operation Mode is: A*(B:0x3ffa8).
DSP Report: operator myproject_mul_mul_16s_8s_24_1_1_U506/myproject_mul_mul_16s_8s_24_1_1_DSP48_1_U/p_cvt is absorbed into DSP myproject_mul_mul_16s_8s_24_1_1_U506/myproject_mul_mul_16s_8s_24_1_1_DSP48_1_U/p_cvt.
DSP Report: Generating DSP myproject_mul_mul_16s_7s_23_1_1_U510/myproject_mul_mul_16s_7s_23_1_1_DSP48_0_U/p_cvt, operation Mode is: A*(B:0x3ffc7).
DSP Report: operator myproject_mul_mul_16s_7s_23_1_1_U510/myproject_mul_mul_16s_7s_23_1_1_DSP48_0_U/p_cvt is absorbed into DSP myproject_mul_mul_16s_7s_23_1_1_U510/myproject_mul_mul_16s_7s_23_1_1_DSP48_0_U/p_cvt.
DSP Report: Generating DSP myproject_mul_mul_16s_9s_25_1_1_U493/myproject_mul_mul_16s_9s_25_1_1_DSP48_5_U/p_cvt, operation Mode is: A*(B:0x3ff6d).
DSP Report: operator myproject_mul_mul_16s_9s_25_1_1_U493/myproject_mul_mul_16s_9s_25_1_1_DSP48_5_U/p_cvt is absorbed into DSP myproject_mul_mul_16s_9s_25_1_1_U493/myproject_mul_mul_16s_9s_25_1_1_DSP48_5_U/p_cvt.
DSP Report: Generating DSP myproject_mul_mul_16s_9ns_25_1_1_U511/myproject_mul_mul_16s_9ns_25_1_1_DSP48_3_U/p_cvt, operation Mode is: A*(B:0xb7).
DSP Report: operator myproject_mul_mul_16s_9ns_25_1_1_U511/myproject_mul_mul_16s_9ns_25_1_1_DSP48_3_U/p_cvt is absorbed into DSP myproject_mul_mul_16s_9ns_25_1_1_U511/myproject_mul_mul_16s_9ns_25_1_1_DSP48_3_U/p_cvt.
DSP Report: Generating DSP myproject_mul_mul_16s_10ns_26_1_1_U514/myproject_mul_mul_16s_10ns_26_1_1_DSP48_6_U/p_cvt, operation Mode is: A*(B:0x192).
DSP Report: operator myproject_mul_mul_16s_10ns_26_1_1_U514/myproject_mul_mul_16s_10ns_26_1_1_DSP48_6_U/p_cvt is absorbed into DSP myproject_mul_mul_16s_10ns_26_1_1_U514/myproject_mul_mul_16s_10ns_26_1_1_DSP48_6_U/p_cvt.
DSP Report: Generating DSP myproject_mul_mul_16s_10s_26_1_1_U512/myproject_mul_mul_16s_10s_26_1_1_DSP48_2_U/p_cvt, operation Mode is: A*(B:0x3fecd).
DSP Report: operator myproject_mul_mul_16s_10s_26_1_1_U512/myproject_mul_mul_16s_10s_26_1_1_DSP48_2_U/p_cvt is absorbed into DSP myproject_mul_mul_16s_10s_26_1_1_U512/myproject_mul_mul_16s_10s_26_1_1_DSP48_2_U/p_cvt.
DSP Report: Generating DSP myproject_mul_mul_16s_9ns_25_1_1_U492/myproject_mul_mul_16s_9ns_25_1_1_DSP48_3_U/p_cvt, operation Mode is: A*(B:0xe9).
DSP Report: operator myproject_mul_mul_16s_9ns_25_1_1_U492/myproject_mul_mul_16s_9ns_25_1_1_DSP48_3_U/p_cvt is absorbed into DSP myproject_mul_mul_16s_9ns_25_1_1_U492/myproject_mul_mul_16s_9ns_25_1_1_DSP48_3_U/p_cvt.
DSP Report: Generating DSP myproject_mul_mul_16s_9s_25_1_1_U495/myproject_mul_mul_16s_9s_25_1_1_DSP48_5_U/p_cvt, operation Mode is: A*(B:0x3ff6e).
DSP Report: operator myproject_mul_mul_16s_9s_25_1_1_U495/myproject_mul_mul_16s_9s_25_1_1_DSP48_5_U/p_cvt is absorbed into DSP myproject_mul_mul_16s_9s_25_1_1_U495/myproject_mul_mul_16s_9s_25_1_1_DSP48_5_U/p_cvt.
DSP Report: Generating DSP myproject_mul_mul_16s_8s_24_1_1_U490/myproject_mul_mul_16s_8s_24_1_1_DSP48_1_U/p_cvt, operation Mode is: A*(B:0x3ffa1).
DSP Report: operator myproject_mul_mul_16s_8s_24_1_1_U490/myproject_mul_mul_16s_8s_24_1_1_DSP48_1_U/p_cvt is absorbed into DSP myproject_mul_mul_16s_8s_24_1_1_U490/myproject_mul_mul_16s_8s_24_1_1_DSP48_1_U/p_cvt.
DSP Report: Generating DSP myproject_mul_mul_16s_8ns_24_1_1_U498/myproject_mul_mul_16s_8ns_24_1_1_DSP48_4_U/p_cvt, operation Mode is: A*(B:0x7a).
DSP Report: operator myproject_mul_mul_16s_8ns_24_1_1_U498/myproject_mul_mul_16s_8ns_24_1_1_DSP48_4_U/p_cvt is absorbed into DSP myproject_mul_mul_16s_8ns_24_1_1_U498/myproject_mul_mul_16s_8ns_24_1_1_DSP48_4_U/p_cvt.
DSP Report: Generating DSP myproject_mul_mul_16s_10s_26_1_1_U509/myproject_mul_mul_16s_10s_26_1_1_DSP48_2_U/p_cvt, operation Mode is: A*(B:0x3fee9).
DSP Report: operator myproject_mul_mul_16s_10s_26_1_1_U509/myproject_mul_mul_16s_10s_26_1_1_DSP48_2_U/p_cvt is absorbed into DSP myproject_mul_mul_16s_10s_26_1_1_U509/myproject_mul_mul_16s_10s_26_1_1_DSP48_2_U/p_cvt.
DSP Report: Generating DSP myproject_mul_mul_16s_11s_26_1_1_U507/myproject_mul_mul_16s_11s_26_1_1_DSP48_10_U/p_cvt, operation Mode is: A*(B:0x3fd64).
DSP Report: operator myproject_mul_mul_16s_11s_26_1_1_U507/myproject_mul_mul_16s_11s_26_1_1_DSP48_10_U/p_cvt is absorbed into DSP myproject_mul_mul_16s_11s_26_1_1_U507/myproject_mul_mul_16s_11s_26_1_1_DSP48_10_U/p_cvt.
DSP Report: Generating DSP myproject_mul_mul_16s_10ns_26_1_1_U504/myproject_mul_mul_16s_10ns_26_1_1_DSP48_6_U/p_cvt, operation Mode is: A*(B:0x18d).
DSP Report: operator myproject_mul_mul_16s_10ns_26_1_1_U504/myproject_mul_mul_16s_10ns_26_1_1_DSP48_6_U/p_cvt is absorbed into DSP myproject_mul_mul_16s_10ns_26_1_1_U504/myproject_mul_mul_16s_10ns_26_1_1_DSP48_6_U/p_cvt.
DSP Report: Generating DSP myproject_mul_mul_16s_11ns_26_1_1_U502/myproject_mul_mul_16s_11ns_26_1_1_DSP48_9_U/p_cvt, operation Mode is: A*(B:0x26e).
DSP Report: operator myproject_mul_mul_16s_11ns_26_1_1_U502/myproject_mul_mul_16s_11ns_26_1_1_DSP48_9_U/p_cvt is absorbed into DSP myproject_mul_mul_16s_11ns_26_1_1_U502/myproject_mul_mul_16s_11ns_26_1_1_DSP48_9_U/p_cvt.
DSP Report: Generating DSP myproject_mul_mul_16s_10s_26_1_1_U505/myproject_mul_mul_16s_10s_26_1_1_DSP48_2_U/p_cvt, operation Mode is: A*(B:0x3fef7).
DSP Report: operator myproject_mul_mul_16s_10s_26_1_1_U505/myproject_mul_mul_16s_10s_26_1_1_DSP48_2_U/p_cvt is absorbed into DSP myproject_mul_mul_16s_10s_26_1_1_U505/myproject_mul_mul_16s_10s_26_1_1_DSP48_2_U/p_cvt.
DSP Report: Generating DSP myproject_mul_mul_16s_10ns_26_1_1_U508/myproject_mul_mul_16s_10ns_26_1_1_DSP48_6_U/p_cvt, operation Mode is: A*(B:0x125).
DSP Report: operator myproject_mul_mul_16s_10ns_26_1_1_U508/myproject_mul_mul_16s_10ns_26_1_1_DSP48_6_U/p_cvt is absorbed into DSP myproject_mul_mul_16s_10ns_26_1_1_U508/myproject_mul_mul_16s_10ns_26_1_1_DSP48_6_U/p_cvt.
DSP Report: Generating DSP myproject_mul_mul_16s_10s_26_1_1_U500/myproject_mul_mul_16s_10s_26_1_1_DSP48_2_U/p_cvt, operation Mode is: A*(B:0x3fe3d).
DSP Report: operator myproject_mul_mul_16s_10s_26_1_1_U500/myproject_mul_mul_16s_10s_26_1_1_DSP48_2_U/p_cvt is absorbed into DSP myproject_mul_mul_16s_10s_26_1_1_U500/myproject_mul_mul_16s_10s_26_1_1_DSP48_2_U/p_cvt.
DSP Report: Generating DSP myproject_mul_mul_16s_10ns_26_1_1_U497/myproject_mul_mul_16s_10ns_26_1_1_DSP48_6_U/p_cvt, operation Mode is: A*(B:0x160).
DSP Report: operator myproject_mul_mul_16s_10ns_26_1_1_U497/myproject_mul_mul_16s_10ns_26_1_1_DSP48_6_U/p_cvt is absorbed into DSP myproject_mul_mul_16s_10ns_26_1_1_U497/myproject_mul_mul_16s_10ns_26_1_1_DSP48_6_U/p_cvt.
DSP Report: Generating DSP myproject_mul_mul_16s_11ns_26_1_1_U501/myproject_mul_mul_16s_11ns_26_1_1_DSP48_9_U/p_cvt, operation Mode is: A*(B:0x2e9).
DSP Report: operator myproject_mul_mul_16s_11ns_26_1_1_U501/myproject_mul_mul_16s_11ns_26_1_1_DSP48_9_U/p_cvt is absorbed into DSP myproject_mul_mul_16s_11ns_26_1_1_U501/myproject_mul_mul_16s_11ns_26_1_1_DSP48_9_U/p_cvt.
DSP Report: Generating DSP myproject_mul_mul_16s_10s_26_1_1_U494/myproject_mul_mul_16s_10s_26_1_1_DSP48_2_U/p_cvt, operation Mode is: A*(B:0x3fe57).
DSP Report: operator myproject_mul_mul_16s_10s_26_1_1_U494/myproject_mul_mul_16s_10s_26_1_1_DSP48_2_U/p_cvt is absorbed into DSP myproject_mul_mul_16s_10s_26_1_1_U494/myproject_mul_mul_16s_10s_26_1_1_DSP48_2_U/p_cvt.
DSP Report: Generating DSP myproject_mul_mul_16s_10s_26_1_1_U489/myproject_mul_mul_16s_10s_26_1_1_DSP48_2_U/p_cvt, operation Mode is: A*(B:0x3fefb).
DSP Report: operator myproject_mul_mul_16s_10s_26_1_1_U489/myproject_mul_mul_16s_10s_26_1_1_DSP48_2_U/p_cvt is absorbed into DSP myproject_mul_mul_16s_10s_26_1_1_U489/myproject_mul_mul_16s_10s_26_1_1_DSP48_2_U/p_cvt.
DSP Report: Generating DSP myproject_mul_mul_16s_10s_26_1_1_U496/myproject_mul_mul_16s_10s_26_1_1_DSP48_2_U/p_cvt, operation Mode is: A*(B:0x3fee8).
DSP Report: operator myproject_mul_mul_16s_10s_26_1_1_U496/myproject_mul_mul_16s_10s_26_1_1_DSP48_2_U/p_cvt is absorbed into DSP myproject_mul_mul_16s_10s_26_1_1_U496/myproject_mul_mul_16s_10s_26_1_1_DSP48_2_U/p_cvt.
DSP Report: Generating DSP myproject_mul_mul_16s_11s_26_1_1_U499/myproject_mul_mul_16s_11s_26_1_1_DSP48_10_U/p_cvt, operation Mode is: A*(B:0x3fcfc).
DSP Report: operator myproject_mul_mul_16s_11s_26_1_1_U499/myproject_mul_mul_16s_11s_26_1_1_DSP48_10_U/p_cvt is absorbed into DSP myproject_mul_mul_16s_11s_26_1_1_U499/myproject_mul_mul_16s_11s_26_1_1_DSP48_10_U/p_cvt.
DSP Report: Generating DSP myproject_mul_mul_16s_11s_26_1_1_U503/myproject_mul_mul_16s_11s_26_1_1_DSP48_10_U/p_cvt, operation Mode is: A*(B:0x3fdeb).
DSP Report: operator myproject_mul_mul_16s_11s_26_1_1_U503/myproject_mul_mul_16s_11s_26_1_1_DSP48_10_U/p_cvt is absorbed into DSP myproject_mul_mul_16s_11s_26_1_1_U503/myproject_mul_mul_16s_11s_26_1_1_DSP48_10_U/p_cvt.
DSP Report: Generating DSP myproject_mul_mul_16s_10s_26_1_1_U513/myproject_mul_mul_16s_10s_26_1_1_DSP48_2_U/p_cvt, operation Mode is: A*(B:0x3fe2f).
DSP Report: operator myproject_mul_mul_16s_10s_26_1_1_U513/myproject_mul_mul_16s_10s_26_1_1_DSP48_2_U/p_cvt is absorbed into DSP myproject_mul_mul_16s_10s_26_1_1_U513/myproject_mul_mul_16s_10s_26_1_1_DSP48_2_U/p_cvt.
DSP Report: Generating DSP myproject_mul_mul_16s_10ns_26_1_1_U491/myproject_mul_mul_16s_10ns_26_1_1_DSP48_6_U/p_cvt, operation Mode is: A*(B:0x171).
DSP Report: operator myproject_mul_mul_16s_10ns_26_1_1_U491/myproject_mul_mul_16s_10ns_26_1_1_DSP48_6_U/p_cvt is absorbed into DSP myproject_mul_mul_16s_10ns_26_1_1_U491/myproject_mul_mul_16s_10ns_26_1_1_DSP48_6_U/p_cvt.
DSP Report: Generating DSP myproject_mul_mul_16s_8s_24_1_1_U530/myproject_mul_mul_16s_8s_24_1_1_DSP48_1_U/p_cvt, operation Mode is: A*(B:0x3ffb1).
DSP Report: operator myproject_mul_mul_16s_8s_24_1_1_U530/myproject_mul_mul_16s_8s_24_1_1_DSP48_1_U/p_cvt is absorbed into DSP myproject_mul_mul_16s_8s_24_1_1_U530/myproject_mul_mul_16s_8s_24_1_1_DSP48_1_U/p_cvt.
DSP Report: Generating DSP myproject_mul_mul_16s_8ns_24_1_1_U533/myproject_mul_mul_16s_8ns_24_1_1_DSP48_4_U/p_cvt, operation Mode is: A*(B:0x7d).
DSP Report: operator myproject_mul_mul_16s_8ns_24_1_1_U533/myproject_mul_mul_16s_8ns_24_1_1_DSP48_4_U/p_cvt is absorbed into DSP myproject_mul_mul_16s_8ns_24_1_1_U533/myproject_mul_mul_16s_8ns_24_1_1_DSP48_4_U/p_cvt.
DSP Report: Generating DSP myproject_mul_mul_16s_6s_22_1_1_U542/myproject_mul_mul_16s_6s_22_1_1_DSP48_7_U/p_cvt, operation Mode is: A*(B:0x3ffe3).
DSP Report: operator myproject_mul_mul_16s_6s_22_1_1_U542/myproject_mul_mul_16s_6s_22_1_1_DSP48_7_U/p_cvt is absorbed into DSP myproject_mul_mul_16s_6s_22_1_1_U542/myproject_mul_mul_16s_6s_22_1_1_DSP48_7_U/p_cvt.
DSP Report: Generating DSP myproject_mul_mul_16s_6s_22_1_1_U515/myproject_mul_mul_16s_6s_22_1_1_DSP48_7_U/p_cvt, operation Mode is: A*(B:0x3ffed).
DSP Report: operator myproject_mul_mul_16s_6s_22_1_1_U515/myproject_mul_mul_16s_6s_22_1_1_DSP48_7_U/p_cvt is absorbed into DSP myproject_mul_mul_16s_6s_22_1_1_U515/myproject_mul_mul_16s_6s_22_1_1_DSP48_7_U/p_cvt.
DSP Report: Generating DSP myproject_mul_mul_16s_7s_23_1_1_U540/myproject_mul_mul_16s_7s_23_1_1_DSP48_0_U/p_cvt, operation Mode is: A*(B:0x3ffd2).
DSP Report: operator myproject_mul_mul_16s_7s_23_1_1_U540/myproject_mul_mul_16s_7s_23_1_1_DSP48_0_U/p_cvt is absorbed into DSP myproject_mul_mul_16s_7s_23_1_1_U540/myproject_mul_mul_16s_7s_23_1_1_DSP48_0_U/p_cvt.
DSP Report: Generating DSP myproject_mul_mul_16s_9ns_25_1_1_U523/myproject_mul_mul_16s_9ns_25_1_1_DSP48_3_U/p_cvt, operation Mode is: A*(B:0xdf).
DSP Report: operator myproject_mul_mul_16s_9ns_25_1_1_U523/myproject_mul_mul_16s_9ns_25_1_1_DSP48_3_U/p_cvt is absorbed into DSP myproject_mul_mul_16s_9ns_25_1_1_U523/myproject_mul_mul_16s_9ns_25_1_1_DSP48_3_U/p_cvt.
DSP Report: Generating DSP myproject_mul_mul_16s_11ns_26_1_1_U539/myproject_mul_mul_16s_11ns_26_1_1_DSP48_9_U/p_cvt, operation Mode is: A*(B:0x2aa).
DSP Report: operator myproject_mul_mul_16s_11ns_26_1_1_U539/myproject_mul_mul_16s_11ns_26_1_1_DSP48_9_U/p_cvt is absorbed into DSP myproject_mul_mul_16s_11ns_26_1_1_U539/myproject_mul_mul_16s_11ns_26_1_1_DSP48_9_U/p_cvt.
DSP Report: Generating DSP myproject_mul_mul_16s_9s_25_1_1_U529/myproject_mul_mul_16s_9s_25_1_1_DSP48_5_U/p_cvt, operation Mode is: A*(B:0x3ff30).
DSP Report: operator myproject_mul_mul_16s_9s_25_1_1_U529/myproject_mul_mul_16s_9s_25_1_1_DSP48_5_U/p_cvt is absorbed into DSP myproject_mul_mul_16s_9s_25_1_1_U529/myproject_mul_mul_16s_9s_25_1_1_DSP48_5_U/p_cvt.
DSP Report: Generating DSP myproject_mul_mul_16s_10ns_26_1_1_U538/myproject_mul_mul_16s_10ns_26_1_1_DSP48_6_U/p_cvt, operation Mode is: A*(B:0x14a).
DSP Report: operator myproject_mul_mul_16s_10ns_26_1_1_U538/myproject_mul_mul_16s_10ns_26_1_1_DSP48_6_U/p_cvt is absorbed into DSP myproject_mul_mul_16s_10ns_26_1_1_U538/myproject_mul_mul_16s_10ns_26_1_1_DSP48_6_U/p_cvt.
DSP Report: Generating DSP myproject_mul_mul_16s_10s_26_1_1_U536/myproject_mul_mul_16s_10s_26_1_1_DSP48_2_U/p_cvt, operation Mode is: A*(B:0x3fed0).
DSP Report: operator myproject_mul_mul_16s_10s_26_1_1_U536/myproject_mul_mul_16s_10s_26_1_1_DSP48_2_U/p_cvt is absorbed into DSP myproject_mul_mul_16s_10s_26_1_1_U536/myproject_mul_mul_16s_10s_26_1_1_DSP48_2_U/p_cvt.
DSP Report: Generating DSP myproject_mul_mul_16s_11s_26_1_1_U541/myproject_mul_mul_16s_11s_26_1_1_DSP48_10_U/p_cvt, operation Mode is: A*(B:0x3fd48).
DSP Report: operator myproject_mul_mul_16s_11s_26_1_1_U541/myproject_mul_mul_16s_11s_26_1_1_DSP48_10_U/p_cvt is absorbed into DSP myproject_mul_mul_16s_11s_26_1_1_U541/myproject_mul_mul_16s_11s_26_1_1_DSP48_10_U/p_cvt.
DSP Report: Generating DSP myproject_mul_mul_16s_10ns_26_1_1_U534/myproject_mul_mul_16s_10ns_26_1_1_DSP48_6_U/p_cvt, operation Mode is: A*(B:0x186).
DSP Report: operator myproject_mul_mul_16s_10ns_26_1_1_U534/myproject_mul_mul_16s_10ns_26_1_1_DSP48_6_U/p_cvt is absorbed into DSP myproject_mul_mul_16s_10ns_26_1_1_U534/myproject_mul_mul_16s_10ns_26_1_1_DSP48_6_U/p_cvt.
DSP Report: Generating DSP myproject_mul_mul_16s_11s_26_1_1_U531/myproject_mul_mul_16s_11s_26_1_1_DSP48_10_U/p_cvt, operation Mode is: A*(B:0x3fd0c).
DSP Report: operator myproject_mul_mul_16s_11s_26_1_1_U531/myproject_mul_mul_16s_11s_26_1_1_DSP48_10_U/p_cvt is absorbed into DSP myproject_mul_mul_16s_11s_26_1_1_U531/myproject_mul_mul_16s_11s_26_1_1_DSP48_10_U/p_cvt.
DSP Report: Generating DSP myproject_mul_mul_16s_11s_26_1_1_U535/myproject_mul_mul_16s_11s_26_1_1_DSP48_10_U/p_cvt, operation Mode is: A*(B:0x3fdd1).
DSP Report: operator myproject_mul_mul_16s_11s_26_1_1_U535/myproject_mul_mul_16s_11s_26_1_1_DSP48_10_U/p_cvt is absorbed into DSP myproject_mul_mul_16s_11s_26_1_1_U535/myproject_mul_mul_16s_11s_26_1_1_DSP48_10_U/p_cvt.
DSP Report: Generating DSP myproject_mul_mul_16s_11ns_26_1_1_U527/myproject_mul_mul_16s_11ns_26_1_1_DSP48_9_U/p_cvt, operation Mode is: A*(B:0x218).
DSP Report: operator myproject_mul_mul_16s_11ns_26_1_1_U527/myproject_mul_mul_16s_11ns_26_1_1_DSP48_9_U/p_cvt is absorbed into DSP myproject_mul_mul_16s_11ns_26_1_1_U527/myproject_mul_mul_16s_11ns_26_1_1_DSP48_9_U/p_cvt.
DSP Report: Generating DSP myproject_mul_mul_16s_11s_26_1_1_U525/myproject_mul_mul_16s_11s_26_1_1_DSP48_10_U/p_cvt, operation Mode is: A*(B:0x3fcb5).
DSP Report: operator myproject_mul_mul_16s_11s_26_1_1_U525/myproject_mul_mul_16s_11s_26_1_1_DSP48_10_U/p_cvt is absorbed into DSP myproject_mul_mul_16s_11s_26_1_1_U525/myproject_mul_mul_16s_11s_26_1_1_DSP48_10_U/p_cvt.
DSP Report: Generating DSP myproject_mul_mul_16s_11ns_26_1_1_U528/myproject_mul_mul_16s_11ns_26_1_1_DSP48_9_U/p_cvt, operation Mode is: A*(B:0x247).
DSP Report: operator myproject_mul_mul_16s_11ns_26_1_1_U528/myproject_mul_mul_16s_11ns_26_1_1_DSP48_9_U/p_cvt is absorbed into DSP myproject_mul_mul_16s_11ns_26_1_1_U528/myproject_mul_mul_16s_11ns_26_1_1_DSP48_9_U/p_cvt.
DSP Report: Generating DSP myproject_mul_mul_16s_10ns_26_1_1_U532/myproject_mul_mul_16s_10ns_26_1_1_DSP48_6_U/p_cvt, operation Mode is: A*(B:0x1c5).
DSP Report: operator myproject_mul_mul_16s_10ns_26_1_1_U532/myproject_mul_mul_16s_10ns_26_1_1_DSP48_6_U/p_cvt is absorbed into DSP myproject_mul_mul_16s_10ns_26_1_1_U532/myproject_mul_mul_16s_10ns_26_1_1_DSP48_6_U/p_cvt.
DSP Report: Generating DSP myproject_mul_mul_16s_11s_26_1_1_U522/myproject_mul_mul_16s_11s_26_1_1_DSP48_10_U/p_cvt, operation Mode is: A*(B:0x3fd3e).
DSP Report: operator myproject_mul_mul_16s_11s_26_1_1_U522/myproject_mul_mul_16s_11s_26_1_1_DSP48_10_U/p_cvt is absorbed into DSP myproject_mul_mul_16s_11s_26_1_1_U522/myproject_mul_mul_16s_11s_26_1_1_DSP48_10_U/p_cvt.
DSP Report: Generating DSP myproject_mul_mul_16s_11s_26_1_1_U520/myproject_mul_mul_16s_11s_26_1_1_DSP48_10_U/p_cvt, operation Mode is: A*(B:0x3fd96).
DSP Report: operator myproject_mul_mul_16s_11s_26_1_1_U520/myproject_mul_mul_16s_11s_26_1_1_DSP48_10_U/p_cvt is absorbed into DSP myproject_mul_mul_16s_11s_26_1_1_U520/myproject_mul_mul_16s_11s_26_1_1_DSP48_10_U/p_cvt.
DSP Report: Generating DSP myproject_mul_mul_16s_10ns_26_1_1_U524/myproject_mul_mul_16s_10ns_26_1_1_DSP48_6_U/p_cvt, operation Mode is: A*(B:0x13c).
DSP Report: operator myproject_mul_mul_16s_10ns_26_1_1_U524/myproject_mul_mul_16s_10ns_26_1_1_DSP48_6_U/p_cvt is absorbed into DSP myproject_mul_mul_16s_10ns_26_1_1_U524/myproject_mul_mul_16s_10ns_26_1_1_DSP48_6_U/p_cvt.
DSP Report: Generating DSP myproject_mul_mul_16s_11s_26_1_1_U518/myproject_mul_mul_16s_11s_26_1_1_DSP48_10_U/p_cvt, operation Mode is: A*(B:0x3fd66).
DSP Report: operator myproject_mul_mul_16s_11s_26_1_1_U518/myproject_mul_mul_16s_11s_26_1_1_DSP48_10_U/p_cvt is absorbed into DSP myproject_mul_mul_16s_11s_26_1_1_U518/myproject_mul_mul_16s_11s_26_1_1_DSP48_10_U/p_cvt.
DSP Report: Generating DSP myproject_mul_mul_16s_11s_26_1_1_U516/myproject_mul_mul_16s_11s_26_1_1_DSP48_10_U/p_cvt, operation Mode is: A*(B:0x3fc83).
DSP Report: operator myproject_mul_mul_16s_11s_26_1_1_U516/myproject_mul_mul_16s_11s_26_1_1_DSP48_10_U/p_cvt is absorbed into DSP myproject_mul_mul_16s_11s_26_1_1_U516/myproject_mul_mul_16s_11s_26_1_1_DSP48_10_U/p_cvt.
DSP Report: Generating DSP myproject_mul_mul_16s_11ns_26_1_1_U519/myproject_mul_mul_16s_11ns_26_1_1_DSP48_9_U/p_cvt, operation Mode is: A*(B:0x2a9).
DSP Report: operator myproject_mul_mul_16s_11ns_26_1_1_U519/myproject_mul_mul_16s_11ns_26_1_1_DSP48_9_U/p_cvt is absorbed into DSP myproject_mul_mul_16s_11ns_26_1_1_U519/myproject_mul_mul_16s_11ns_26_1_1_DSP48_9_U/p_cvt.
DSP Report: Generating DSP myproject_mul_mul_16s_11ns_26_1_1_U521/myproject_mul_mul_16s_11ns_26_1_1_DSP48_9_U/p_cvt, operation Mode is: A*(B:0x2cf).
DSP Report: operator myproject_mul_mul_16s_11ns_26_1_1_U521/myproject_mul_mul_16s_11ns_26_1_1_DSP48_9_U/p_cvt is absorbed into DSP myproject_mul_mul_16s_11ns_26_1_1_U521/myproject_mul_mul_16s_11ns_26_1_1_DSP48_9_U/p_cvt.
DSP Report: Generating DSP myproject_mul_mul_16s_10ns_26_1_1_U526/myproject_mul_mul_16s_10ns_26_1_1_DSP48_6_U/p_cvt, operation Mode is: A*(B:0x143).
DSP Report: operator myproject_mul_mul_16s_10ns_26_1_1_U526/myproject_mul_mul_16s_10ns_26_1_1_DSP48_6_U/p_cvt is absorbed into DSP myproject_mul_mul_16s_10ns_26_1_1_U526/myproject_mul_mul_16s_10ns_26_1_1_DSP48_6_U/p_cvt.
DSP Report: Generating DSP myproject_mul_mul_16s_11ns_26_1_1_U537/myproject_mul_mul_16s_11ns_26_1_1_DSP48_9_U/p_cvt, operation Mode is: A*(B:0x231).
DSP Report: operator myproject_mul_mul_16s_11ns_26_1_1_U537/myproject_mul_mul_16s_11ns_26_1_1_DSP48_9_U/p_cvt is absorbed into DSP myproject_mul_mul_16s_11ns_26_1_1_U537/myproject_mul_mul_16s_11ns_26_1_1_DSP48_9_U/p_cvt.
DSP Report: Generating DSP myproject_mul_mul_16s_10s_26_1_1_U517/myproject_mul_mul_16s_10s_26_1_1_DSP48_2_U/p_cvt, operation Mode is: A*(B:0x3fe61).
DSP Report: operator myproject_mul_mul_16s_10s_26_1_1_U517/myproject_mul_mul_16s_10s_26_1_1_DSP48_2_U/p_cvt is absorbed into DSP myproject_mul_mul_16s_10s_26_1_1_U517/myproject_mul_mul_16s_10s_26_1_1_DSP48_2_U/p_cvt.
DSP Report: Generating DSP myproject_mul_mul_16s_9ns_25_1_1_U564/myproject_mul_mul_16s_9ns_25_1_1_DSP48_3_U/p_cvt, operation Mode is: A*(B:0x8a).
DSP Report: operator myproject_mul_mul_16s_9ns_25_1_1_U564/myproject_mul_mul_16s_9ns_25_1_1_DSP48_3_U/p_cvt is absorbed into DSP myproject_mul_mul_16s_9ns_25_1_1_U564/myproject_mul_mul_16s_9ns_25_1_1_DSP48_3_U/p_cvt.
DSP Report: Generating DSP myproject_mul_mul_16s_9s_25_1_1_U560/myproject_mul_mul_16s_9s_25_1_1_DSP48_5_U/p_cvt, operation Mode is: A*(B:0x3ff74).
DSP Report: operator myproject_mul_mul_16s_9s_25_1_1_U560/myproject_mul_mul_16s_9s_25_1_1_DSP48_5_U/p_cvt is absorbed into DSP myproject_mul_mul_16s_9s_25_1_1_U560/myproject_mul_mul_16s_9s_25_1_1_DSP48_5_U/p_cvt.
DSP Report: Generating DSP myproject_mul_mul_16s_8s_24_1_1_U545/myproject_mul_mul_16s_8s_24_1_1_DSP48_1_U/p_cvt, operation Mode is: A*(B:0x3ffaa).
DSP Report: operator myproject_mul_mul_16s_8s_24_1_1_U545/myproject_mul_mul_16s_8s_24_1_1_DSP48_1_U/p_cvt is absorbed into DSP myproject_mul_mul_16s_8s_24_1_1_U545/myproject_mul_mul_16s_8s_24_1_1_DSP48_1_U/p_cvt.
DSP Report: Generating DSP myproject_mul_mul_16s_9s_25_1_1_U554/myproject_mul_mul_16s_9s_25_1_1_DSP48_5_U/p_cvt, operation Mode is: A*(B:0x3ff31).
DSP Report: operator myproject_mul_mul_16s_9s_25_1_1_U554/myproject_mul_mul_16s_9s_25_1_1_DSP48_5_U/p_cvt is absorbed into DSP myproject_mul_mul_16s_9s_25_1_1_U554/myproject_mul_mul_16s_9s_25_1_1_DSP48_5_U/p_cvt.
DSP Report: Generating DSP myproject_mul_mul_16s_9s_25_1_1_U552/myproject_mul_mul_16s_9s_25_1_1_DSP48_5_U/p_cvt, operation Mode is: A*(B:0x3ff12).
DSP Report: operator myproject_mul_mul_16s_9s_25_1_1_U552/myproject_mul_mul_16s_9s_25_1_1_DSP48_5_U/p_cvt is absorbed into DSP myproject_mul_mul_16s_9s_25_1_1_U552/myproject_mul_mul_16s_9s_25_1_1_DSP48_5_U/p_cvt.
DSP Report: Generating DSP myproject_mul_mul_16s_9ns_25_1_1_U558/myproject_mul_mul_16s_9ns_25_1_1_DSP48_3_U/p_cvt, operation Mode is: A*(B:0x8f).
DSP Report: operator myproject_mul_mul_16s_9ns_25_1_1_U558/myproject_mul_mul_16s_9ns_25_1_1_DSP48_3_U/p_cvt is absorbed into DSP myproject_mul_mul_16s_9ns_25_1_1_U558/myproject_mul_mul_16s_9ns_25_1_1_DSP48_3_U/p_cvt.
DSP Report: Generating DSP myproject_mul_mul_16s_9ns_25_1_1_U544/myproject_mul_mul_16s_9ns_25_1_1_DSP48_3_U/p_cvt, operation Mode is: A*(B:0xba).
DSP Report: operator myproject_mul_mul_16s_9ns_25_1_1_U544/myproject_mul_mul_16s_9ns_25_1_1_DSP48_3_U/p_cvt is absorbed into DSP myproject_mul_mul_16s_9ns_25_1_1_U544/myproject_mul_mul_16s_9ns_25_1_1_DSP48_3_U/p_cvt.
DSP Report: Generating DSP myproject_mul_mul_16s_9ns_25_1_1_U551/myproject_mul_mul_16s_9ns_25_1_1_DSP48_3_U/p_cvt, operation Mode is: A*(B:0xf2).
DSP Report: operator myproject_mul_mul_16s_9ns_25_1_1_U551/myproject_mul_mul_16s_9ns_25_1_1_DSP48_3_U/p_cvt is absorbed into DSP myproject_mul_mul_16s_9ns_25_1_1_U551/myproject_mul_mul_16s_9ns_25_1_1_DSP48_3_U/p_cvt.
DSP Report: Generating DSP myproject_mul_mul_16s_9ns_25_1_1_U562/myproject_mul_mul_16s_9ns_25_1_1_DSP48_3_U/p_cvt, operation Mode is: A*(B:0x89).
DSP Report: operator myproject_mul_mul_16s_9ns_25_1_1_U562/myproject_mul_mul_16s_9ns_25_1_1_DSP48_3_U/p_cvt is absorbed into DSP myproject_mul_mul_16s_9ns_25_1_1_U562/myproject_mul_mul_16s_9ns_25_1_1_DSP48_3_U/p_cvt.
DSP Report: Generating DSP myproject_mul_mul_16s_11s_26_1_1_U566/myproject_mul_mul_16s_11s_26_1_1_DSP48_10_U/p_cvt, operation Mode is: A*(B:0x3fdcd).
DSP Report: operator myproject_mul_mul_16s_11s_26_1_1_U566/myproject_mul_mul_16s_11s_26_1_1_DSP48_10_U/p_cvt is absorbed into DSP myproject_mul_mul_16s_11s_26_1_1_U566/myproject_mul_mul_16s_11s_26_1_1_DSP48_10_U/p_cvt.
DSP Report: Generating DSP myproject_mul_mul_16s_10ns_26_1_1_U563/myproject_mul_mul_16s_10ns_26_1_1_DSP48_6_U/p_cvt, operation Mode is: A*(B:0x139).
DSP Report: operator myproject_mul_mul_16s_10ns_26_1_1_U563/myproject_mul_mul_16s_10ns_26_1_1_DSP48_6_U/p_cvt is absorbed into DSP myproject_mul_mul_16s_10ns_26_1_1_U563/myproject_mul_mul_16s_10ns_26_1_1_DSP48_6_U/p_cvt.
DSP Report: Generating DSP myproject_mul_mul_16s_9s_25_1_1_U543/myproject_mul_mul_16s_9s_25_1_1_DSP48_5_U/p_cvt, operation Mode is: A*(B:0x3ff4d).
DSP Report: operator myproject_mul_mul_16s_9s_25_1_1_U543/myproject_mul_mul_16s_9s_25_1_1_DSP48_5_U/p_cvt is absorbed into DSP myproject_mul_mul_16s_9s_25_1_1_U543/myproject_mul_mul_16s_9s_25_1_1_DSP48_5_U/p_cvt.
DSP Report: Generating DSP myproject_mul_mul_16s_11s_26_1_1_U559/myproject_mul_mul_16s_11s_26_1_1_DSP48_10_U/p_cvt, operation Mode is: A*(B:0x3fd2e).
DSP Report: operator myproject_mul_mul_16s_11s_26_1_1_U559/myproject_mul_mul_16s_11s_26_1_1_DSP48_10_U/p_cvt is absorbed into DSP myproject_mul_mul_16s_11s_26_1_1_U559/myproject_mul_mul_16s_11s_26_1_1_DSP48_10_U/p_cvt.
DSP Report: Generating DSP myproject_mul_mul_16s_10s_26_1_1_U556/myproject_mul_mul_16s_10s_26_1_1_DSP48_2_U/p_cvt, operation Mode is: A*(B:0x3fead).
DSP Report: operator myproject_mul_mul_16s_10s_26_1_1_U556/myproject_mul_mul_16s_10s_26_1_1_DSP48_2_U/p_cvt is absorbed into DSP myproject_mul_mul_16s_10s_26_1_1_U556/myproject_mul_mul_16s_10s_26_1_1_DSP48_2_U/p_cvt.
DSP Report: Generating DSP myproject_mul_mul_16s_10s_26_1_1_U561/myproject_mul_mul_16s_10s_26_1_1_DSP48_2_U/p_cvt, operation Mode is: A*(B:0x3fe2d).
DSP Report: operator myproject_mul_mul_16s_10s_26_1_1_U561/myproject_mul_mul_16s_10s_26_1_1_DSP48_2_U/p_cvt is absorbed into DSP myproject_mul_mul_16s_10s_26_1_1_U561/myproject_mul_mul_16s_10s_26_1_1_DSP48_2_U/p_cvt.
DSP Report: Generating DSP myproject_mul_mul_16s_10ns_26_1_1_U565/myproject_mul_mul_16s_10ns_26_1_1_DSP48_6_U/p_cvt, operation Mode is: A*(B:0x1c8).
DSP Report: operator myproject_mul_mul_16s_10ns_26_1_1_U565/myproject_mul_mul_16s_10ns_26_1_1_DSP48_6_U/p_cvt is absorbed into DSP myproject_mul_mul_16s_10ns_26_1_1_U565/myproject_mul_mul_16s_10ns_26_1_1_DSP48_6_U/p_cvt.
DSP Report: Generating DSP myproject_mul_mul_16s_10s_26_1_1_U553/myproject_mul_mul_16s_10s_26_1_1_DSP48_2_U/p_cvt, operation Mode is: A*(B:0x3fe26).
DSP Report: operator myproject_mul_mul_16s_10s_26_1_1_U553/myproject_mul_mul_16s_10s_26_1_1_DSP48_2_U/p_cvt is absorbed into DSP myproject_mul_mul_16s_10s_26_1_1_U553/myproject_mul_mul_16s_10s_26_1_1_DSP48_2_U/p_cvt.
DSP Report: Generating DSP myproject_mul_mul_16s_10s_26_1_1_U549/myproject_mul_mul_16s_10s_26_1_1_DSP48_2_U/p_cvt, operation Mode is: A*(B:0x3fe5c).
DSP Report: operator myproject_mul_mul_16s_10s_26_1_1_U549/myproject_mul_mul_16s_10s_26_1_1_DSP48_2_U/p_cvt is absorbed into DSP myproject_mul_mul_16s_10s_26_1_1_U549/myproject_mul_mul_16s_10s_26_1_1_DSP48_2_U/p_cvt.
DSP Report: Generating DSP myproject_mul_mul_16s_11s_26_1_1_U555/myproject_mul_mul_16s_11s_26_1_1_DSP48_10_U/p_cvt, operation Mode is: A*(B:0x3fddc).
DSP Report: operator myproject_mul_mul_16s_11s_26_1_1_U555/myproject_mul_mul_16s_11s_26_1_1_DSP48_10_U/p_cvt is absorbed into DSP myproject_mul_mul_16s_11s_26_1_1_U555/myproject_mul_mul_16s_11s_26_1_1_DSP48_10_U/p_cvt.
DSP Report: Generating DSP myproject_mul_mul_16s_11ns_26_1_1_U546/myproject_mul_mul_16s_11ns_26_1_1_DSP48_9_U/p_cvt, operation Mode is: A*(B:0x277).
DSP Report: operator myproject_mul_mul_16s_11ns_26_1_1_U546/myproject_mul_mul_16s_11ns_26_1_1_DSP48_9_U/p_cvt is absorbed into DSP myproject_mul_mul_16s_11ns_26_1_1_U546/myproject_mul_mul_16s_11ns_26_1_1_DSP48_9_U/p_cvt.
DSP Report: Generating DSP myproject_mul_mul_16s_10ns_26_1_1_U548/myproject_mul_mul_16s_10ns_26_1_1_DSP48_6_U/p_cvt, operation Mode is: A*(B:0x12a).
DSP Report: operator myproject_mul_mul_16s_10ns_26_1_1_U548/myproject_mul_mul_16s_10ns_26_1_1_DSP48_6_U/p_cvt is absorbed into DSP myproject_mul_mul_16s_10ns_26_1_1_U548/myproject_mul_mul_16s_10ns_26_1_1_DSP48_6_U/p_cvt.
DSP Report: Generating DSP myproject_mul_mul_16s_10ns_26_1_1_U550/myproject_mul_mul_16s_10ns_26_1_1_DSP48_6_U/p_cvt, operation Mode is: A*(B:0x188).
DSP Report: operator myproject_mul_mul_16s_10ns_26_1_1_U550/myproject_mul_mul_16s_10ns_26_1_1_DSP48_6_U/p_cvt is absorbed into DSP myproject_mul_mul_16s_10ns_26_1_1_U550/myproject_mul_mul_16s_10ns_26_1_1_DSP48_6_U/p_cvt.
DSP Report: Generating DSP myproject_mul_mul_16s_11s_26_1_1_U557/myproject_mul_mul_16s_11s_26_1_1_DSP48_10_U/p_cvt, operation Mode is: A*(B:0x3fdc4).
DSP Report: operator myproject_mul_mul_16s_11s_26_1_1_U557/myproject_mul_mul_16s_11s_26_1_1_DSP48_10_U/p_cvt is absorbed into DSP myproject_mul_mul_16s_11s_26_1_1_U557/myproject_mul_mul_16s_11s_26_1_1_DSP48_10_U/p_cvt.
DSP Report: Generating DSP myproject_mul_mul_16s_10s_26_1_1_U547/myproject_mul_mul_16s_10s_26_1_1_DSP48_2_U/p_cvt, operation Mode is: A*(B:0x3fe9b).
DSP Report: operator myproject_mul_mul_16s_10s_26_1_1_U547/myproject_mul_mul_16s_10s_26_1_1_DSP48_2_U/p_cvt is absorbed into DSP myproject_mul_mul_16s_10s_26_1_1_U547/myproject_mul_mul_16s_10s_26_1_1_DSP48_2_U/p_cvt.
DSP Report: Generating DSP myproject_mul_mul_16s_7ns_23_1_1_U569/myproject_mul_mul_16s_7ns_23_1_1_DSP48_8_U/p_cvt, operation Mode is: A*(B:0x2e).
DSP Report: operator myproject_mul_mul_16s_7ns_23_1_1_U569/myproject_mul_mul_16s_7ns_23_1_1_DSP48_8_U/p_cvt is absorbed into DSP myproject_mul_mul_16s_7ns_23_1_1_U569/myproject_mul_mul_16s_7ns_23_1_1_DSP48_8_U/p_cvt.
DSP Report: Generating DSP myproject_mul_mul_16s_8ns_24_1_1_U592/myproject_mul_mul_16s_8ns_24_1_1_DSP48_4_U/p_cvt, operation Mode is: A*(B:0x54).
DSP Report: operator myproject_mul_mul_16s_8ns_24_1_1_U592/myproject_mul_mul_16s_8ns_24_1_1_DSP48_4_U/p_cvt is absorbed into DSP myproject_mul_mul_16s_8ns_24_1_1_U592/myproject_mul_mul_16s_8ns_24_1_1_DSP48_4_U/p_cvt.
DSP Report: Generating DSP myproject_mul_mul_16s_8s_24_1_1_U576/myproject_mul_mul_16s_8s_24_1_1_DSP48_1_U/p_cvt, operation Mode is: A*(B:0x3ffba).
DSP Report: operator myproject_mul_mul_16s_8s_24_1_1_U576/myproject_mul_mul_16s_8s_24_1_1_DSP48_1_U/p_cvt is absorbed into DSP myproject_mul_mul_16s_8s_24_1_1_U576/myproject_mul_mul_16s_8s_24_1_1_DSP48_1_U/p_cvt.
DSP Report: Generating DSP myproject_mul_mul_16s_8ns_24_1_1_U588/myproject_mul_mul_16s_8ns_24_1_1_DSP48_4_U/p_cvt, operation Mode is: A*(B:0x5a).
DSP Report: operator myproject_mul_mul_16s_8ns_24_1_1_U588/myproject_mul_mul_16s_8ns_24_1_1_DSP48_4_U/p_cvt is absorbed into DSP myproject_mul_mul_16s_8ns_24_1_1_U588/myproject_mul_mul_16s_8ns_24_1_1_DSP48_4_U/p_cvt.
DSP Report: Generating DSP myproject_mul_mul_16s_8s_24_1_1_U590/myproject_mul_mul_16s_8s_24_1_1_DSP48_1_U/p_cvt, operation Mode is: A*(B:0x3ffaf).
DSP Report: operator myproject_mul_mul_16s_8s_24_1_1_U590/myproject_mul_mul_16s_8s_24_1_1_DSP48_1_U/p_cvt is absorbed into DSP myproject_mul_mul_16s_8s_24_1_1_U590/myproject_mul_mul_16s_8s_24_1_1_DSP48_1_U/p_cvt.
DSP Report: Generating DSP myproject_mul_mul_16s_9ns_25_1_1_U584/myproject_mul_mul_16s_9ns_25_1_1_DSP48_3_U/p_cvt, operation Mode is: A*(B:0x8c).
DSP Report: operator myproject_mul_mul_16s_9ns_25_1_1_U584/myproject_mul_mul_16s_9ns_25_1_1_DSP48_3_U/p_cvt is absorbed into DSP myproject_mul_mul_16s_9ns_25_1_1_U584/myproject_mul_mul_16s_9ns_25_1_1_DSP48_3_U/p_cvt.
DSP Report: Generating DSP myproject_mul_mul_16s_9s_25_1_1_U580/myproject_mul_mul_16s_9s_25_1_1_DSP48_5_U/p_cvt, operation Mode is: A*(B:0x3ff22).
DSP Report: operator myproject_mul_mul_16s_9s_25_1_1_U580/myproject_mul_mul_16s_9s_25_1_1_DSP48_5_U/p_cvt is absorbed into DSP myproject_mul_mul_16s_9s_25_1_1_U580/myproject_mul_mul_16s_9s_25_1_1_DSP48_5_U/p_cvt.
DSP Report: Generating DSP myproject_mul_mul_16s_9s_25_1_1_U578/myproject_mul_mul_16s_9s_25_1_1_DSP48_5_U/p_cvt, operation Mode is: A*(B:0x3ff4a).
DSP Report: operator myproject_mul_mul_16s_9s_25_1_1_U578/myproject_mul_mul_16s_9s_25_1_1_DSP48_5_U/p_cvt is absorbed into DSP myproject_mul_mul_16s_9s_25_1_1_U578/myproject_mul_mul_16s_9s_25_1_1_DSP48_5_U/p_cvt.
DSP Report: Generating DSP myproject_mul_mul_16s_9ns_25_1_1_U583/myproject_mul_mul_16s_9ns_25_1_1_DSP48_3_U/p_cvt, operation Mode is: A*(B:0x86).
DSP Report: operator myproject_mul_mul_16s_9ns_25_1_1_U583/myproject_mul_mul_16s_9ns_25_1_1_DSP48_3_U/p_cvt is absorbed into DSP myproject_mul_mul_16s_9ns_25_1_1_U583/myproject_mul_mul_16s_9ns_25_1_1_DSP48_3_U/p_cvt.
DSP Report: Generating DSP myproject_mul_mul_16s_9s_25_1_1_U586/myproject_mul_mul_16s_9s_25_1_1_DSP48_5_U/p_cvt, operation Mode is: A*(B:0x3ff64).
DSP Report: operator myproject_mul_mul_16s_9s_25_1_1_U586/myproject_mul_mul_16s_9s_25_1_1_DSP48_5_U/p_cvt is absorbed into DSP myproject_mul_mul_16s_9s_25_1_1_U586/myproject_mul_mul_16s_9s_25_1_1_DSP48_5_U/p_cvt.
DSP Report: Generating DSP myproject_mul_mul_16s_8ns_24_1_1_U567/myproject_mul_mul_16s_8ns_24_1_1_DSP48_4_U/p_cvt, operation Mode is: A*(B:0x52).
DSP Report: operator myproject_mul_mul_16s_8ns_24_1_1_U567/myproject_mul_mul_16s_8ns_24_1_1_DSP48_4_U/p_cvt is absorbed into DSP myproject_mul_mul_16s_8ns_24_1_1_U567/myproject_mul_mul_16s_8ns_24_1_1_DSP48_4_U/p_cvt.
DSP Report: Generating DSP myproject_mul_mul_16s_8s_24_1_1_U572/myproject_mul_mul_16s_8s_24_1_1_DSP48_1_U/p_cvt, operation Mode is: A*(B:0x3ffa3).
DSP Report: operator myproject_mul_mul_16s_8s_24_1_1_U572/myproject_mul_mul_16s_8s_24_1_1_DSP48_1_U/p_cvt is absorbed into DSP myproject_mul_mul_16s_8s_24_1_1_U572/myproject_mul_mul_16s_8s_24_1_1_DSP48_1_U/p_cvt.
DSP Report: Generating DSP myproject_mul_mul_16s_9s_25_1_1_U573/myproject_mul_mul_16s_9s_25_1_1_DSP48_5_U/p_cvt, operation Mode is: A*(B:0x3ff2a).
DSP Report: operator myproject_mul_mul_16s_9s_25_1_1_U573/myproject_mul_mul_16s_9s_25_1_1_DSP48_5_U/p_cvt is absorbed into DSP myproject_mul_mul_16s_9s_25_1_1_U573/myproject_mul_mul_16s_9s_25_1_1_DSP48_5_U/p_cvt.
DSP Report: Generating DSP myproject_mul_mul_16s_9ns_25_1_1_U574/myproject_mul_mul_16s_9ns_25_1_1_DSP48_3_U/p_cvt, operation Mode is: A*(B:0xb3).
DSP Report: operator myproject_mul_mul_16s_9ns_25_1_1_U574/myproject_mul_mul_16s_9ns_25_1_1_DSP48_3_U/p_cvt is absorbed into DSP myproject_mul_mul_16s_9ns_25_1_1_U574/myproject_mul_mul_16s_9ns_25_1_1_DSP48_3_U/p_cvt.
DSP Report: Generating DSP myproject_mul_mul_16s_11s_26_1_1_U591/myproject_mul_mul_16s_11s_26_1_1_DSP48_10_U/p_cvt, operation Mode is: A*(B:0x3fc38).
DSP Report: operator myproject_mul_mul_16s_11s_26_1_1_U591/myproject_mul_mul_16s_11s_26_1_1_DSP48_10_U/p_cvt is absorbed into DSP myproject_mul_mul_16s_11s_26_1_1_U591/myproject_mul_mul_16s_11s_26_1_1_DSP48_10_U/p_cvt.
DSP Report: Generating DSP myproject_mul_mul_16s_10s_26_1_1_U587/myproject_mul_mul_16s_10s_26_1_1_DSP48_2_U/p_cvt, operation Mode is: A*(B:0x3feb6).
DSP Report: operator myproject_mul_mul_16s_10s_26_1_1_U587/myproject_mul_mul_16s_10s_26_1_1_DSP48_2_U/p_cvt is absorbed into DSP myproject_mul_mul_16s_10s_26_1_1_U587/myproject_mul_mul_16s_10s_26_1_1_DSP48_2_U/p_cvt.
DSP Report: Generating DSP myproject_mul_mul_16s_10ns_26_1_1_U593/myproject_mul_mul_16s_10ns_26_1_1_DSP48_6_U/p_cvt, operation Mode is: A*(B:0x132).
DSP Report: operator myproject_mul_mul_16s_10ns_26_1_1_U593/myproject_mul_mul_16s_10ns_26_1_1_DSP48_6_U/p_cvt is absorbed into DSP myproject_mul_mul_16s_10ns_26_1_1_U593/myproject_mul_mul_16s_10ns_26_1_1_DSP48_6_U/p_cvt.
DSP Report: Generating DSP myproject_mul_mul_16s_9s_25_1_1_U570/myproject_mul_mul_16s_9s_25_1_1_DSP48_5_U/p_cvt, operation Mode is: A*(B:0x3ff2f).
DSP Report: operator myproject_mul_mul_16s_9s_25_1_1_U570/myproject_mul_mul_16s_9s_25_1_1_DSP48_5_U/p_cvt is absorbed into DSP myproject_mul_mul_16s_9s_25_1_1_U570/myproject_mul_mul_16s_9s_25_1_1_DSP48_5_U/p_cvt.
DSP Report: Generating DSP myproject_mul_mul_16s_10ns_26_1_1_U582/myproject_mul_mul_16s_10ns_26_1_1_DSP48_6_U/p_cvt, operation Mode is: A*(B:0x1e8).
DSP Report: operator myproject_mul_mul_16s_10ns_26_1_1_U582/myproject_mul_mul_16s_10ns_26_1_1_DSP48_6_U/p_cvt is absorbed into DSP myproject_mul_mul_16s_10ns_26_1_1_U582/myproject_mul_mul_16s_10ns_26_1_1_DSP48_6_U/p_cvt.
DSP Report: Generating DSP myproject_mul_mul_16s_10s_26_1_1_U579/myproject_mul_mul_16s_10s_26_1_1_DSP48_2_U/p_cvt, operation Mode is: A*(B:0x3fec8).
DSP Report: operator myproject_mul_mul_16s_10s_26_1_1_U579/myproject_mul_mul_16s_10s_26_1_1_DSP48_2_U/p_cvt is absorbed into DSP myproject_mul_mul_16s_10s_26_1_1_U579/myproject_mul_mul_16s_10s_26_1_1_DSP48_2_U/p_cvt.
DSP Report: Generating DSP myproject_mul_mul_16s_11s_26_1_1_U585/myproject_mul_mul_16s_11s_26_1_1_DSP48_10_U/p_cvt, operation Mode is: A*(B:0x3fd98).
DSP Report: operator myproject_mul_mul_16s_11s_26_1_1_U585/myproject_mul_mul_16s_11s_26_1_1_DSP48_10_U/p_cvt is absorbed into DSP myproject_mul_mul_16s_11s_26_1_1_U585/myproject_mul_mul_16s_11s_26_1_1_DSP48_10_U/p_cvt.
DSP Report: Generating DSP myproject_mul_mul_16s_10ns_26_1_1_U575/myproject_mul_mul_16s_10ns_26_1_1_DSP48_6_U/p_cvt, operation Mode is: A*(B:0x1d9).
DSP Report: operator myproject_mul_mul_16s_10ns_26_1_1_U575/myproject_mul_mul_16s_10ns_26_1_1_DSP48_6_U/p_cvt is absorbed into DSP myproject_mul_mul_16s_10ns_26_1_1_U575/myproject_mul_mul_16s_10ns_26_1_1_DSP48_6_U/p_cvt.
DSP Report: Generating DSP myproject_mul_mul_16s_10ns_26_1_1_U568/myproject_mul_mul_16s_10ns_26_1_1_DSP48_6_U/p_cvt, operation Mode is: A*(B:0x1a4).
DSP Report: operator myproject_mul_mul_16s_10ns_26_1_1_U568/myproject_mul_mul_16s_10ns_26_1_1_DSP48_6_U/p_cvt is absorbed into DSP myproject_mul_mul_16s_10ns_26_1_1_U568/myproject_mul_mul_16s_10ns_26_1_1_DSP48_6_U/p_cvt.
DSP Report: Generating DSP myproject_mul_mul_16s_10s_26_1_1_U577/myproject_mul_mul_16s_10s_26_1_1_DSP48_2_U/p_cvt, operation Mode is: A*(B:0x3fe7e).
DSP Report: operator myproject_mul_mul_16s_10s_26_1_1_U577/myproject_mul_mul_16s_10s_26_1_1_DSP48_2_U/p_cvt is absorbed into DSP myproject_mul_mul_16s_10s_26_1_1_U577/myproject_mul_mul_16s_10s_26_1_1_DSP48_2_U/p_cvt.
DSP Report: Generating DSP myproject_mul_mul_16s_10s_26_1_1_U581/myproject_mul_mul_16s_10s_26_1_1_DSP48_2_U/p_cvt, operation Mode is: A*(B:0x3fe53).
DSP Report: operator myproject_mul_mul_16s_10s_26_1_1_U581/myproject_mul_mul_16s_10s_26_1_1_DSP48_2_U/p_cvt is absorbed into DSP myproject_mul_mul_16s_10s_26_1_1_U581/myproject_mul_mul_16s_10s_26_1_1_DSP48_2_U/p_cvt.
DSP Report: Generating DSP myproject_mul_mul_16s_10ns_26_1_1_U589/myproject_mul_mul_16s_10ns_26_1_1_DSP48_6_U/p_cvt, operation Mode is: A*(B:0x12d).
DSP Report: operator myproject_mul_mul_16s_10ns_26_1_1_U589/myproject_mul_mul_16s_10ns_26_1_1_DSP48_6_U/p_cvt is absorbed into DSP myproject_mul_mul_16s_10ns_26_1_1_U589/myproject_mul_mul_16s_10ns_26_1_1_DSP48_6_U/p_cvt.
DSP Report: Generating DSP myproject_mul_mul_16s_10s_26_1_1_U571/myproject_mul_mul_16s_10s_26_1_1_DSP48_2_U/p_cvt, operation Mode is: A*(B:0x3fefd).
DSP Report: operator myproject_mul_mul_16s_10s_26_1_1_U571/myproject_mul_mul_16s_10s_26_1_1_DSP48_2_U/p_cvt is absorbed into DSP myproject_mul_mul_16s_10s_26_1_1_U571/myproject_mul_mul_16s_10s_26_1_1_DSP48_2_U/p_cvt.
DSP Report: Generating DSP myproject_mul_mul_16s_9s_25_1_1_U621/myproject_mul_mul_16s_9s_25_1_1_DSP48_5_U/p_cvt, operation Mode is: A*(B:0x3ff12).
DSP Report: operator myproject_mul_mul_16s_9s_25_1_1_U621/myproject_mul_mul_16s_9s_25_1_1_DSP48_5_U/p_cvt is absorbed into DSP myproject_mul_mul_16s_9s_25_1_1_U621/myproject_mul_mul_16s_9s_25_1_1_DSP48_5_U/p_cvt.
DSP Report: Generating DSP myproject_mul_mul_16s_8s_24_1_1_U622/myproject_mul_mul_16s_8s_24_1_1_DSP48_1_U/p_cvt, operation Mode is: A*(B:0x3ffb1).
DSP Report: operator myproject_mul_mul_16s_8s_24_1_1_U622/myproject_mul_mul_16s_8s_24_1_1_DSP48_1_U/p_cvt is absorbed into DSP myproject_mul_mul_16s_8s_24_1_1_U622/myproject_mul_mul_16s_8s_24_1_1_DSP48_1_U/p_cvt.
DSP Report: Generating DSP myproject_mul_mul_16s_9s_25_1_1_U616/myproject_mul_mul_16s_9s_25_1_1_DSP48_5_U/p_cvt, operation Mode is: A*(B:0x3ff26).
DSP Report: operator myproject_mul_mul_16s_9s_25_1_1_U616/myproject_mul_mul_16s_9s_25_1_1_DSP48_5_U/p_cvt is absorbed into DSP myproject_mul_mul_16s_9s_25_1_1_U616/myproject_mul_mul_16s_9s_25_1_1_DSP48_5_U/p_cvt.
DSP Report: Generating DSP myproject_mul_mul_16s_9ns_25_1_1_U610/myproject_mul_mul_16s_9ns_25_1_1_DSP48_3_U/p_cvt, operation Mode is: A*(B:0xdb).
DSP Report: operator myproject_mul_mul_16s_9ns_25_1_1_U610/myproject_mul_mul_16s_9ns_25_1_1_DSP48_3_U/p_cvt is absorbed into DSP myproject_mul_mul_16s_9ns_25_1_1_U610/myproject_mul_mul_16s_9ns_25_1_1_DSP48_3_U/p_cvt.
DSP Report: Generating DSP myproject_mul_mul_16s_8s_24_1_1_U613/myproject_mul_mul_16s_8s_24_1_1_DSP48_1_U/p_cvt, operation Mode is: A*(B:0x3ff9e).
DSP Report: operator myproject_mul_mul_16s_8s_24_1_1_U613/myproject_mul_mul_16s_8s_24_1_1_DSP48_1_U/p_cvt is absorbed into DSP myproject_mul_mul_16s_8s_24_1_1_U613/myproject_mul_mul_16s_8s_24_1_1_DSP48_1_U/p_cvt.
DSP Report: Generating DSP myproject_mul_mul_16s_9s_25_1_1_U600/myproject_mul_mul_16s_9s_25_1_1_DSP48_5_U/p_cvt, operation Mode is: A*(B:0x3ff53).
DSP Report: operator myproject_mul_mul_16s_9s_25_1_1_U600/myproject_mul_mul_16s_9s_25_1_1_DSP48_5_U/p_cvt is absorbed into DSP myproject_mul_mul_16s_9s_25_1_1_U600/myproject_mul_mul_16s_9s_25_1_1_DSP48_5_U/p_cvt.
DSP Report: Generating DSP myproject_mul_mul_16s_9ns_25_1_1_U598/myproject_mul_mul_16s_9ns_25_1_1_DSP48_3_U/p_cvt, operation Mode is: A*(B:0x9c).
DSP Report: operator myproject_mul_mul_16s_9ns_25_1_1_U598/myproject_mul_mul_16s_9ns_25_1_1_DSP48_3_U/p_cvt is absorbed into DSP myproject_mul_mul_16s_9ns_25_1_1_U598/myproject_mul_mul_16s_9ns_25_1_1_DSP48_3_U/p_cvt.
DSP Report: Generating DSP myproject_mul_mul_16s_9ns_25_1_1_U604/myproject_mul_mul_16s_9ns_25_1_1_DSP48_3_U/p_cvt, operation Mode is: A*(B:0xad).
DSP Report: operator myproject_mul_mul_16s_9ns_25_1_1_U604/myproject_mul_mul_16s_9ns_25_1_1_DSP48_3_U/p_cvt is absorbed into DSP myproject_mul_mul_16s_9ns_25_1_1_U604/myproject_mul_mul_16s_9ns_25_1_1_DSP48_3_U/p_cvt.
DSP Report: Generating DSP myproject_mul_mul_16s_10s_26_1_1_U623/myproject_mul_mul_16s_10s_26_1_1_DSP48_2_U/p_cvt, operation Mode is: A*(B:0x3fea4).
DSP Report: operator myproject_mul_mul_16s_10s_26_1_1_U623/myproject_mul_mul_16s_10s_26_1_1_DSP48_2_U/p_cvt is absorbed into DSP myproject_mul_mul_16s_10s_26_1_1_U623/myproject_mul_mul_16s_10s_26_1_1_DSP48_2_U/p_cvt.
DSP Report: Generating DSP myproject_mul_mul_16s_10ns_26_1_1_U619/myproject_mul_mul_16s_10ns_26_1_1_DSP48_6_U/p_cvt, operation Mode is: A*(B:0x149).
DSP Report: operator myproject_mul_mul_16s_10ns_26_1_1_U619/myproject_mul_mul_16s_10ns_26_1_1_DSP48_6_U/p_cvt is absorbed into DSP myproject_mul_mul_16s_10ns_26_1_1_U619/myproject_mul_mul_16s_10ns_26_1_1_DSP48_6_U/p_cvt.
DSP Report: Generating DSP myproject_mul_mul_16s_9ns_25_1_1_U596/myproject_mul_mul_16s_9ns_25_1_1_DSP48_3_U/p_cvt, operation Mode is: A*(B:0x95).
DSP Report: operator myproject_mul_mul_16s_9ns_25_1_1_U596/myproject_mul_mul_16s_9ns_25_1_1_DSP48_3_U/p_cvt is absorbed into DSP myproject_mul_mul_16s_9ns_25_1_1_U596/myproject_mul_mul_16s_9ns_25_1_1_DSP48_3_U/p_cvt.
DSP Report: Generating DSP myproject_mul_mul_16s_9ns_25_1_1_U599/myproject_mul_mul_16s_9ns_25_1_1_DSP48_3_U/p_cvt, operation Mode is: A*(B:0xb5).
DSP Report: operator myproject_mul_mul_16s_9ns_25_1_1_U599/myproject_mul_mul_16s_9ns_25_1_1_DSP48_3_U/p_cvt is absorbed into DSP myproject_mul_mul_16s_9ns_25_1_1_U599/myproject_mul_mul_16s_9ns_25_1_1_DSP48_3_U/p_cvt.
DSP Report: Generating DSP myproject_mul_mul_16s_9s_25_1_1_U611/myproject_mul_mul_16s_9s_25_1_1_DSP48_5_U/p_cvt, operation Mode is: A*(B:0x3ff24).
DSP Report: operator myproject_mul_mul_16s_9s_25_1_1_U611/myproject_mul_mul_16s_9s_25_1_1_DSP48_5_U/p_cvt is absorbed into DSP myproject_mul_mul_16s_9s_25_1_1_U611/myproject_mul_mul_16s_9s_25_1_1_DSP48_5_U/p_cvt.
DSP Report: Generating DSP myproject_mul_mul_16s_11s_26_1_1_U617/myproject_mul_mul_16s_11s_26_1_1_DSP48_10_U/p_cvt, operation Mode is: A*(B:0x3fd29).
DSP Report: operator myproject_mul_mul_16s_11s_26_1_1_U617/myproject_mul_mul_16s_11s_26_1_1_DSP48_10_U/p_cvt is absorbed into DSP myproject_mul_mul_16s_11s_26_1_1_U617/myproject_mul_mul_16s_11s_26_1_1_DSP48_10_U/p_cvt.
DSP Report: Generating DSP myproject_mul_mul_16s_11ns_26_1_1_U614/myproject_mul_mul_16s_11ns_26_1_1_DSP48_9_U/p_cvt, operation Mode is: A*(B:0x251).
DSP Report: operator myproject_mul_mul_16s_11ns_26_1_1_U614/myproject_mul_mul_16s_11ns_26_1_1_DSP48_9_U/p_cvt is absorbed into DSP myproject_mul_mul_16s_11ns_26_1_1_U614/myproject_mul_mul_16s_11ns_26_1_1_DSP48_9_U/p_cvt.
DSP Report: Generating DSP myproject_mul_mul_16s_10s_26_1_1_U618/myproject_mul_mul_16s_10s_26_1_1_DSP48_2_U/p_cvt, operation Mode is: A*(B:0x3feb8).
DSP Report: operator myproject_mul_mul_16s_10s_26_1_1_U618/myproject_mul_mul_16s_10s_26_1_1_DSP48_2_U/p_cvt is absorbed into DSP myproject_mul_mul_16s_10s_26_1_1_U618/myproject_mul_mul_16s_10s_26_1_1_DSP48_2_U/p_cvt.
DSP Report: Generating DSP myproject_mul_mul_16s_10ns_26_1_1_U609/myproject_mul_mul_16s_10ns_26_1_1_DSP48_6_U/p_cvt, operation Mode is: A*(B:0x122).
DSP Report: operator myproject_mul_mul_16s_10ns_26_1_1_U609/myproject_mul_mul_16s_10ns_26_1_1_DSP48_6_U/p_cvt is absorbed into DSP myproject_mul_mul_16s_10ns_26_1_1_U609/myproject_mul_mul_16s_10ns_26_1_1_DSP48_6_U/p_cvt.
DSP Report: Generating DSP myproject_mul_mul_16s_10s_26_1_1_U607/myproject_mul_mul_16s_10s_26_1_1_DSP48_2_U/p_cvt, operation Mode is: A*(B:0x3feb9).
DSP Report: operator myproject_mul_mul_16s_10s_26_1_1_U607/myproject_mul_mul_16s_10s_26_1_1_DSP48_2_U/p_cvt is absorbed into DSP myproject_mul_mul_16s_10s_26_1_1_U607/myproject_mul_mul_16s_10s_26_1_1_DSP48_2_U/p_cvt.
DSP Report: Generating DSP myproject_mul_mul_16s_11s_26_1_1_U612/myproject_mul_mul_16s_11s_26_1_1_DSP48_10_U/p_cvt, operation Mode is: A*(B:0x3fd14).
DSP Report: operator myproject_mul_mul_16s_11s_26_1_1_U612/myproject_mul_mul_16s_11s_26_1_1_DSP48_10_U/p_cvt is absorbed into DSP myproject_mul_mul_16s_11s_26_1_1_U612/myproject_mul_mul_16s_11s_26_1_1_DSP48_10_U/p_cvt.
DSP Report: Generating DSP myproject_mul_mul_16s_10s_26_1_1_U615/myproject_mul_mul_16s_10s_26_1_1_DSP48_2_U/p_cvt, operation Mode is: A*(B:0x3fe14).
DSP Report: operator myproject_mul_mul_16s_10s_26_1_1_U615/myproject_mul_mul_16s_10s_26_1_1_DSP48_2_U/p_cvt is absorbed into DSP myproject_mul_mul_16s_10s_26_1_1_U615/myproject_mul_mul_16s_10s_26_1_1_DSP48_2_U/p_cvt.
DSP Report: Generating DSP myproject_mul_mul_16s_10ns_26_1_1_U605/myproject_mul_mul_16s_10ns_26_1_1_DSP48_6_U/p_cvt, operation Mode is: A*(B:0x192).
DSP Report: operator myproject_mul_mul_16s_10ns_26_1_1_U605/myproject_mul_mul_16s_10ns_26_1_1_DSP48_6_U/p_cvt is absorbed into DSP myproject_mul_mul_16s_10ns_26_1_1_U605/myproject_mul_mul_16s_10ns_26_1_1_DSP48_6_U/p_cvt.
DSP Report: Generating DSP myproject_mul_mul_16s_10s_26_1_1_U602/myproject_mul_mul_16s_10s_26_1_1_DSP48_2_U/p_cvt, operation Mode is: A*(B:0x3fe2a).
DSP Report: operator myproject_mul_mul_16s_10s_26_1_1_U602/myproject_mul_mul_16s_10s_26_1_1_DSP48_2_U/p_cvt is absorbed into DSP myproject_mul_mul_16s_10s_26_1_1_U602/myproject_mul_mul_16s_10s_26_1_1_DSP48_2_U/p_cvt.
DSP Report: Generating DSP myproject_mul_mul_16s_11s_26_1_1_U606/myproject_mul_mul_16s_11s_26_1_1_DSP48_10_U/p_cvt, operation Mode is: A*(B:0x3fdf6).
DSP Report: operator myproject_mul_mul_16s_11s_26_1_1_U606/myproject_mul_mul_16s_11s_26_1_1_DSP48_10_U/p_cvt is absorbed into DSP myproject_mul_mul_16s_11s_26_1_1_U606/myproject_mul_mul_16s_11s_26_1_1_DSP48_10_U/p_cvt.
DSP Report: Generating DSP myproject_mul_mul_16s_11ns_26_1_1_U597/myproject_mul_mul_16s_11ns_26_1_1_DSP48_9_U/p_cvt, operation Mode is: A*(B:0x282).
DSP Report: operator myproject_mul_mul_16s_11ns_26_1_1_U597/myproject_mul_mul_16s_11ns_26_1_1_DSP48_9_U/p_cvt is absorbed into DSP myproject_mul_mul_16s_11ns_26_1_1_U597/myproject_mul_mul_16s_11ns_26_1_1_DSP48_9_U/p_cvt.
DSP Report: Generating DSP myproject_mul_mul_16s_10s_26_1_1_U594/myproject_mul_mul_16s_10s_26_1_1_DSP48_2_U/p_cvt, operation Mode is: A*(B:0x3fe92).
DSP Report: operator myproject_mul_mul_16s_10s_26_1_1_U594/myproject_mul_mul_16s_10s_26_1_1_DSP48_2_U/p_cvt is absorbed into DSP myproject_mul_mul_16s_10s_26_1_1_U594/myproject_mul_mul_16s_10s_26_1_1_DSP48_2_U/p_cvt.
DSP Report: Generating DSP myproject_mul_mul_16s_11s_26_1_1_U601/myproject_mul_mul_16s_11s_26_1_1_DSP48_10_U/p_cvt, operation Mode is: A*(B:0x3fd21).
DSP Report: operator myproject_mul_mul_16s_11s_26_1_1_U601/myproject_mul_mul_16s_11s_26_1_1_DSP48_10_U/p_cvt is absorbed into DSP myproject_mul_mul_16s_11s_26_1_1_U601/myproject_mul_mul_16s_11s_26_1_1_DSP48_10_U/p_cvt.
DSP Report: Generating DSP myproject_mul_mul_16s_10ns_26_1_1_U603/myproject_mul_mul_16s_10ns_26_1_1_DSP48_6_U/p_cvt, operation Mode is: A*(B:0x176).
DSP Report: operator myproject_mul_mul_16s_10ns_26_1_1_U603/myproject_mul_mul_16s_10ns_26_1_1_DSP48_6_U/p_cvt is absorbed into DSP myproject_mul_mul_16s_10ns_26_1_1_U603/myproject_mul_mul_16s_10ns_26_1_1_DSP48_6_U/p_cvt.
DSP Report: Generating DSP myproject_mul_mul_16s_11ns_26_1_1_U608/myproject_mul_mul_16s_11ns_26_1_1_DSP48_9_U/p_cvt, operation Mode is: A*(B:0x26f).
DSP Report: operator myproject_mul_mul_16s_11ns_26_1_1_U608/myproject_mul_mul_16s_11ns_26_1_1_DSP48_9_U/p_cvt is absorbed into DSP myproject_mul_mul_16s_11ns_26_1_1_U608/myproject_mul_mul_16s_11ns_26_1_1_DSP48_9_U/p_cvt.
DSP Report: Generating DSP myproject_mul_mul_16s_10s_26_1_1_U620/myproject_mul_mul_16s_10s_26_1_1_DSP48_2_U/p_cvt, operation Mode is: A*(B:0x3fe47).
DSP Report: operator myproject_mul_mul_16s_10s_26_1_1_U620/myproject_mul_mul_16s_10s_26_1_1_DSP48_2_U/p_cvt is absorbed into DSP myproject_mul_mul_16s_10s_26_1_1_U620/myproject_mul_mul_16s_10s_26_1_1_DSP48_2_U/p_cvt.
DSP Report: Generating DSP myproject_mul_mul_16s_11s_26_1_1_U595/myproject_mul_mul_16s_11s_26_1_1_DSP48_10_U/p_cvt, operation Mode is: A*(B:0x3fd3d).
DSP Report: operator myproject_mul_mul_16s_11s_26_1_1_U595/myproject_mul_mul_16s_11s_26_1_1_DSP48_10_U/p_cvt is absorbed into DSP myproject_mul_mul_16s_11s_26_1_1_U595/myproject_mul_mul_16s_11s_26_1_1_DSP48_10_U/p_cvt.
INFO: [Synth 8-5779] Default cascade height of 1 will be used for BRAM '"myproject/layer2_out_V_data_3_V_U/mem_reg"'.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 16 for RAM "myproject/layer2_out_V_data_3_V_U/mem_reg"
INFO: [Synth 8-5779] Default cascade height of 1 will be used for BRAM '"myproject/layer2_out_V_data_2_V_U/mem_reg"'.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 16 for RAM "myproject/layer2_out_V_data_2_V_U/mem_reg"
INFO: [Synth 8-5779] Default cascade height of 1 will be used for BRAM '"myproject/layer3_out_V_data_3_V_U/mem_reg"'.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 16 for RAM "myproject/layer3_out_V_data_3_V_U/mem_reg"
INFO: [Synth 8-5779] Default cascade height of 1 will be used for BRAM '"myproject/layer3_out_V_data_2_V_U/mem_reg"'.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 16 for RAM "myproject/layer3_out_V_data_2_V_U/mem_reg"
INFO: [Synth 8-5779] Default cascade height of 1 will be used for BRAM '"myproject/layer3_out_V_data_1_V_U/mem_reg"'.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 16 for RAM "myproject/layer3_out_V_data_1_V_U/mem_reg"
INFO: [Synth 8-5779] Default cascade height of 1 will be used for BRAM '"myproject/layer3_out_V_data_0_V_U/mem_reg"'.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 16 for RAM "myproject/layer3_out_V_data_0_V_U/mem_reg"
INFO: [Synth 8-5779] Default cascade height of 1 will be used for BRAM '"myproject/layer2_out_V_data_1_V_U/mem_reg"'.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 16 for RAM "myproject/layer2_out_V_data_1_V_U/mem_reg"
INFO: [Synth 8-5779] Default cascade height of 1 will be used for BRAM '"myproject/layer2_out_V_data_0_V_U/mem_reg"'.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 16 for RAM "myproject/layer2_out_V_data_0_V_U/mem_reg"
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:01:30 ; elapsed = 00:01:45 . Memory (MB): peak = 3077.637 ; gain = 996.934 ; free physical = 204 ; free virtual = 2653
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Block RAM: Preliminary Mapping	Report (see note below)
+------------+---------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+-----------------+
|Module Name | RTL Object                      | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | Cascade Heights | 
+------------+---------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+-----------------+
|myproject   | layer2_out_V_data_3_V_U/mem_reg | 0 K x 16(READ_FIRST)   | W |   | 0 K x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 1               | 
|myproject   | layer2_out_V_data_2_V_U/mem_reg | 0 K x 16(READ_FIRST)   | W |   | 0 K x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 1               | 
|myproject   | layer3_out_V_data_3_V_U/mem_reg | 0 K x 16(READ_FIRST)   | W |   | 0 K x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 1               | 
|myproject   | layer3_out_V_data_2_V_U/mem_reg | 0 K x 16(READ_FIRST)   | W |   | 0 K x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 1               | 
|myproject   | layer3_out_V_data_1_V_U/mem_reg | 0 K x 16(READ_FIRST)   | W |   | 0 K x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 1               | 
|myproject   | layer3_out_V_data_0_V_U/mem_reg | 0 K x 16(READ_FIRST)   | W |   | 0 K x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 1               | 
|myproject   | layer2_out_V_data_1_V_U/mem_reg | 0 K x 16(READ_FIRST)   | W |   | 0 K x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 1               | 
|myproject   | layer2_out_V_data_0_V_U/mem_reg | 0 K x 16(READ_FIRST)   | W |   | 0 K x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 1               | 
+------------+---------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+-----------------+

Note: The table above is a preliminary report that shows the Block RAMs at the current stage of the synthesis flow. Some Block RAMs may be reimplemented as non Block RAM primitives later in the synthesis flow. Multiple instantiated Block RAMs are reported only once. 

DSP: Preliminary Mapping	Report (see note below)
+--------------------------------------------------------------------+-----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name                                                         | DSP Mapping     | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+--------------------------------------------------------------------+-----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_8u_config5_s | A2*(B:0x3ffd4)  | 16     | 7      | -      | -      | 23     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_8u_config5_s | A2*(B:0x3ffea)  | 16     | 6      | -      | -      | 22     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_8u_config5_s | A2*(B:0x2a)     | 16     | 7      | -      | -      | 23     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_8u_config5_s | A2*(B:0x3ffcc)  | 16     | 7      | -      | -      | 23     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_8u_config5_s | A2*(B:0x3ffc3)  | 16     | 7      | -      | -      | 23     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_8u_config5_s | A2*(B:0x3ffb1)  | 16     | 8      | -      | -      | 24     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_8u_config5_s | A2*(B:0x3ff3f)  | 16     | 9      | -      | -      | 25     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_8u_config5_s | A2*(B:0xdc)     | 16     | 9      | -      | -      | 25     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_8u_config5_s | A2*(B:0x9f)     | 16     | 9      | -      | -      | 25     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_8u_config5_s | A2*(B:0x83)     | 16     | 9      | -      | -      | 25     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_8u_config5_s | A2*(B:0xa4)     | 16     | 9      | -      | -      | 25     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_8u_config5_s | A2*(B:0x76)     | 16     | 8      | -      | -      | 24     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_8u_config5_s | A2*(B:0x5a)     | 16     | 8      | -      | -      | 24     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_8u_config5_s | A2*(B:0xa7)     | 16     | 9      | -      | -      | 25     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_8u_config5_s | A2*(B:0xb7)     | 16     | 9      | -      | -      | 25     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_8u_config5_s | A2*(B:0x25f)    | 16     | 11     | -      | -      | 27     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_8u_config5_s | A2*(B:0xa2)     | 16     | 9      | -      | -      | 25     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_8u_config5_s | A2*(B:0x224)    | 16     | 11     | -      | -      | 27     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_8u_config5_s | A2*(B:0x194)    | 16     | 10     | -      | -      | 26     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_8u_config5_s | A2*(B:0x297)    | 16     | 11     | -      | -      | 27     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_8u_config5_s | A2*(B:0x1f4)    | 16     | 10     | -      | -      | 26     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_8u_config5_s | A2*(B:0x222)    | 16     | 11     | -      | -      | 27     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_8u_config5_s | A2*(B:0x3fef2)  | 16     | 10     | -      | -      | 26     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_8u_config5_s | A2*(B:0x176)    | 16     | 10     | -      | -      | 26     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_8u_config5_s | A2*(B:0x3feed)  | 16     | 10     | -      | -      | 26     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_8u_config5_s | A2*(B:0x3fec5)  | 16     | 10     | -      | -      | 26     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_8u_config5_s | A2*(B:0x3fed4)  | 16     | 10     | -      | -      | 26     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_8u_config5_s | A2*(B:0x3fe7f)  | 16     | 10     | -      | -      | 26     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_8u_config5_s | A2*(B:0x3feb3)  | 16     | 10     | -      | -      | 26     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_8u_config5_s | A2*(B:0x3ff22)  | 16     | 9      | -      | -      | 25     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_8u_config5_s | A2*(B:0x3feec)  | 16     | 10     | -      | -      | 26     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_8u_config5_s | A2*(B:0x3ffc3)  | 16     | 7      | -      | -      | 23     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_8u_config5_s | A2*(B:0x3ffce)  | 16     | 7      | -      | -      | 23     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_8u_config5_s | A2*(B:0x3ffda)  | 16     | 7      | -      | -      | 23     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_8u_config5_s | A2*(B:0x2e)     | 16     | 7      | -      | -      | 23     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_8u_config5_s | A2*(B:0x3ff98)  | 16     | 8      | -      | -      | 24     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_8u_config5_s | A2*(B:0x3ff8d)  | 16     | 8      | -      | -      | 24     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_8u_config5_s | A2*(B:0x5d)     | 16     | 8      | -      | -      | 24     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_8u_config5_s | A2*(B:0xa6)     | 16     | 9      | -      | -      | 25     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_8u_config5_s | A2*(B:0xa3)     | 16     | 9      | -      | -      | 25     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_8u_config5_s | A2*(B:0x3ff34)  | 16     | 9      | -      | -      | 25     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_8u_config5_s | A2*(B:0x6b)     | 16     | 8      | -      | -      | 24     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_8u_config5_s | A2*(B:0x4b)     | 16     | 8      | -      | -      | 24     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_8u_config5_s | A2*(B:0x66)     | 16     | 8      | -      | -      | 24     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_8u_config5_s | A2*(B:0xc7)     | 16     | 9      | -      | -      | 25     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_8u_config5_s | A2*(B:0xd7)     | 16     | 9      | -      | -      | 25     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_8u_config5_s | A2*(B:0x3fefd)  | 16     | 10     | -      | -      | 26     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_8u_config5_s | A2*(B:0x3fd92)  | 16     | 11     | -      | -      | 27     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_8u_config5_s | A2*(B:0x1e8)    | 16     | 10     | -      | -      | 26     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_8u_config5_s | A2*(B:0x38e)    | 16     | 11     | -      | -      | 27     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_8u_config5_s | A2*(B:0x3fe88)  | 16     | 10     | -      | -      | 26     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_8u_config5_s | A2*(B:0x3fe8c)  | 16     | 10     | -      | -      | 26     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_8u_config5_s | A2*(B:0x2cb)    | 16     | 11     | -      | -      | 27     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_8u_config5_s | A2*(B:0x261)    | 16     | 11     | -      | -      | 27     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_8u_config5_s | A2*(B:0x254)    | 16     | 11     | -      | -      | 27     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_8u_config5_s | A2*(B:0x3fed2)  | 16     | 10     | -      | -      | 26     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_8u_config5_s | A2*(B:0x21a)    | 16     | 11     | -      | -      | 27     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_8u_config5_s | A2*(B:0x3feab)  | 16     | 10     | -      | -      | 26     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_8u_config5_s | A2*(B:0xe2)     | 16     | 9      | -      | -      | 25     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_8u_config5_s | A2*(B:0x239)    | 16     | 11     | -      | -      | 27     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_8u_config5_s | A2*(B:0x3ffe6)  | 16     | 6      | -      | -      | 22     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_8u_config5_s | A2*(B:0x16)     | 16     | 6      | -      | -      | 22     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_8u_config5_s | A2*(B:0x47)     | 16     | 8      | -      | -      | 24     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_8u_config5_s | A2*(B:0x67)     | 16     | 8      | -      | -      | 24     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_8u_config5_s | A2*(B:0xbb)     | 16     | 9      | -      | -      | 25     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_8u_config5_s | A2*(B:0x3ff42)  | 16     | 9      | -      | -      | 25     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_8u_config5_s | A2*(B:0xdd)     | 16     | 9      | -      | -      | 25     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_8u_config5_s | A2*(B:0xd1)     | 16     | 9      | -      | -      | 25     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_8u_config5_s | A2*(B:0x66)     | 16     | 8      | -      | -      | 24     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_8u_config5_s | A2*(B:0x3ffac)  | 16     | 8      | -      | -      | 24     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_8u_config5_s | A2*(B:0x2d)     | 16     | 7      | -      | -      | 23     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_8u_config5_s | A2*(B:0xea)     | 16     | 9      | -      | -      | 25     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_8u_config5_s | A2*(B:0xc6)     | 16     | 9      | -      | -      | 25     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_8u_config5_s | A2*(B:0x85)     | 16     | 9      | -      | -      | 25     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_8u_config5_s | A2*(B:0x99)     | 16     | 9      | -      | -      | 25     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_8u_config5_s | A2*(B:0x3fe9b)  | 16     | 10     | -      | -      | 26     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_8u_config5_s | A2*(B:0x361)    | 16     | 11     | -      | -      | 27     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_8u_config5_s | A2*(B:0xbd)     | 16     | 9      | -      | -      | 25     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_8u_config5_s | A2*(B:0xf9)     | 16     | 9      | -      | -      | 25     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_8u_config5_s | A2*(B:0x198)    | 16     | 10     | -      | -      | 26     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_8u_config5_s | A2*(B:0x10d)    | 16     | 10     | -      | -      | 26     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_8u_config5_s | A2*(B:0x3fe22)  | 16     | 10     | -      | -      | 26     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_8u_config5_s | A2*(B:0x3fcb7)  | 16     | 11     | -      | -      | 27     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_8u_config5_s | A2*(B:0x10f)    | 16     | 10     | -      | -      | 26     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_8u_config5_s | A2*(B:0x152)    | 16     | 10     | -      | -      | 26     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_8u_config5_s | A2*(B:0x1cf)    | 16     | 10     | -      | -      | 26     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_8u_config5_s | A2*(B:0x3fe1f)  | 16     | 10     | -      | -      | 26     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_8u_config5_s | A2*(B:0x3fe65)  | 16     | 10     | -      | -      | 26     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_8u_config5_s | A2*(B:0x3ff3f)  | 16     | 9      | -      | -      | 25     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_8u_config5_s | A2*(B:0x1bc)    | 16     | 10     | -      | -      | 26     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_8u_config5_s | A2*(B:0x2c)     | 16     | 7      | -      | -      | 23     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_8u_config5_s | A2*(B:0x6f)     | 16     | 8      | -      | -      | 24     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_8u_config5_s | A2*(B:0x75)     | 16     | 8      | -      | -      | 24     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_8u_config5_s | A2*(B:0x3ff07)  | 16     | 9      | -      | -      | 25     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_8u_config5_s | A2*(B:0x3ff7d)  | 16     | 9      | -      | -      | 25     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_8u_config5_s | A2*(B:0x65)     | 16     | 8      | -      | -      | 24     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_8u_config5_s | A2*(B:0x3ffb7)  | 16     | 8      | -      | -      | 24     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_8u_config5_s | A2*(B:0x3ff48)  | 16     | 9      | -      | -      | 25     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_8u_config5_s | A2*(B:0x3ff75)  | 16     | 9      | -      | -      | 25     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_8u_config5_s | A2*(B:0xcf)     | 16     | 9      | -      | -      | 25     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_8u_config5_s | A2*(B:0x12c)    | 16     | 10     | -      | -      | 26     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_8u_config5_s | A2*(B:0x1e8)    | 16     | 10     | -      | -      | 26     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_8u_config5_s | A2*(B:0x135)    | 16     | 10     | -      | -      | 26     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_8u_config5_s | A2*(B:0x3ff3c)  | 16     | 9      | -      | -      | 25     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_8u_config5_s | A2*(B:0x3fee9)  | 16     | 10     | -      | -      | 26     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_8u_config5_s | A2*(B:0x3fecb)  | 16     | 10     | -      | -      | 26     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_8u_config5_s | A2*(B:0x12a)    | 16     | 10     | -      | -      | 26     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_8u_config5_s | A2*(B:0x3fd89)  | 16     | 11     | -      | -      | 27     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_8u_config5_s | A2*(B:0x3fec4)  | 16     | 10     | -      | -      | 26     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_8u_config5_s | A2*(B:0x3feea)  | 16     | 10     | -      | -      | 26     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_8u_config5_s | A2*(B:0x3fd83)  | 16     | 11     | -      | -      | 27     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_8u_config5_s | A2*(B:0x1fd)    | 16     | 10     | -      | -      | 26     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_8u_config5_s | A2*(B:0x3ff75)  | 16     | 9      | -      | -      | 25     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_8u_config5_s | A2*(B:0x27d)    | 16     | 11     | -      | -      | 27     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_8u_config5_s | A2*(B:0x23)     | 16     | 7      | -      | -      | 23     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_8u_config5_s | A2*(B:0x13)     | 16     | 6      | -      | -      | 22     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_8u_config5_s | A2*(B:0x3ff87)  | 16     | 8      | -      | -      | 24     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_8u_config5_s | A2*(B:0xde)     | 16     | 9      | -      | -      | 25     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_8u_config5_s | A2*(B:0x3ff6c)  | 16     | 9      | -      | -      | 25     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_8u_config5_s | A2*(B:0x3ff32)  | 16     | 9      | -      | -      | 25     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_8u_config5_s | A2*(B:0x3ff75)  | 16     | 9      | -      | -      | 25     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_8u_config5_s | A2*(B:0x3ff76)  | 16     | 9      | -      | -      | 25     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_8u_config5_s | A2*(B:0x3ffaf)  | 16     | 8      | -      | -      | 24     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_8u_config5_s | A2*(B:0x57)     | 16     | 8      | -      | -      | 24     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_8u_config5_s | A2*(B:0x1ab)    | 16     | 10     | -      | -      | 26     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_8u_config5_s | A2*(B:0x3ff41)  | 16     | 9      | -      | -      | 25     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_8u_config5_s | A2*(B:0x17e)    | 16     | 10     | -      | -      | 26     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_8u_config5_s | A2*(B:0x359)    | 16     | 11     | -      | -      | 27     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_8u_config5_s | A2*(B:0x3fdf2)  | 16     | 11     | -      | -      | 27     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_8u_config5_s | A2*(B:0x15e)    | 16     | 10     | -      | -      | 26     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_8u_config5_s | A2*(B:0x3fed6)  | 16     | 10     | -      | -      | 26     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_8u_config5_s | A2*(B:0x3fc3f)  | 16     | 11     | -      | -      | 27     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_8u_config5_s | A2*(B:0x3fea4)  | 16     | 10     | -      | -      | 26     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_8u_config5_s | A2*(B:0x3fe71)  | 16     | 10     | -      | -      | 26     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_8u_config5_s | A2*(B:0x18a)    | 16     | 10     | -      | -      | 26     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_8u_config5_s | A2*(B:0x3fdb5)  | 16     | 11     | -      | -      | 27     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_8u_config5_s | A2*(B:0x10d)    | 16     | 10     | -      | -      | 26     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_8u_config5_s | A2*(B:0x3fea5)  | 16     | 10     | -      | -      | 26     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_8u_config5_s | A2*(B:0x3fd69)  | 16     | 11     | -      | -      | 27     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_8u_config5_s | A2*(B:0x3feb5)  | 16     | 10     | -      | -      | 26     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_8u_config5_s | A2*(B:0x3fa0e)  | 16     | 12     | -      | -      | 28     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_8u_config5_s | A2*(B:0x233)    | 16     | 11     | -      | -      | 27     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_8u_config5_s | A2*(B:0x6c)     | 16     | 8      | -      | -      | 24     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_8u_config5_s | A2*(B:0x76)     | 16     | 8      | -      | -      | 24     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_8u_config5_s | A2*(B:0x3ff77)  | 16     | 9      | -      | -      | 25     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_8u_config5_s | A2*(B:0x3ff67)  | 16     | 9      | -      | -      | 25     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_8u_config5_s | A2*(B:0x3ffab)  | 16     | 8      | -      | -      | 24     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_8u_config5_s | A2*(B:0x3ff85)  | 16     | 8      | -      | -      | 24     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_8u_config5_s | A2*(B:0x3ffc6)  | 16     | 7      | -      | -      | 23     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_8u_config5_s | A2*(B:0x3ff68)  | 16     | 9      | -      | -      | 25     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_8u_config5_s | A2*(B:0x3ff49)  | 16     | 9      | -      | -      | 25     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_8u_config5_s | A2*(B:0x83)     | 16     | 9      | -      | -      | 25     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_8u_config5_s | A2*(B:0xc2)     | 16     | 9      | -      | -      | 25     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_8u_config5_s | A2*(B:0x148)    | 16     | 10     | -      | -      | 26     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_8u_config5_s | A2*(B:0x228)    | 16     | 11     | -      | -      | 27     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_8u_config5_s | A2*(B:0x3ff17)  | 16     | 9      | -      | -      | 25     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_8u_config5_s | A2*(B:0xb2)     | 16     | 9      | -      | -      | 25     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_8u_config5_s | A2*(B:0x2a7)    | 16     | 11     | -      | -      | 27     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_8u_config5_s | A2*(B:0x3feed)  | 16     | 10     | -      | -      | 26     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_8u_config5_s | A2*(B:0x433)    | 16     | 12     | -      | -      | 28     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_8u_config5_s | A2*(B:0x4f1)    | 16     | 12     | -      | -      | 28     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_8u_config5_s | A2*(B:0x3fd6e)  | 16     | 11     | -      | -      | 27     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_8u_config5_s | A2*(B:0x153)    | 16     | 10     | -      | -      | 26     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_8u_config5_s | A2*(B:0x3fe06)  | 16     | 10     | -      | -      | 26     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_8u_config5_s | A2*(B:0x3fd8c)  | 16     | 11     | -      | -      | 27     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_8u_config5_s | A2*(B:0x3ff21)  | 16     | 9      | -      | -      | 25     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_8u_config5_s | A2*(B:0x158)    | 16     | 10     | -      | -      | 26     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_8u_config5_s | A2*(B:0x79)     | 16     | 8      | -      | -      | 24     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_8u_config5_s | A2*(B:0x3ff8d)  | 16     | 8      | -      | -      | 24     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_8u_config5_s | A2*(B:0x13)     | 16     | 6      | -      | -      | 22     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_8u_config5_s | A2*(B:0x3ffe5)  | 16     | 6      | -      | -      | 22     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_8u_config5_s | A2*(B:0x89)     | 16     | 9      | -      | -      | 25     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_8u_config5_s | A2*(B:0x3ff97)  | 16     | 8      | -      | -      | 24     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_8u_config5_s | A2*(B:0xc7)     | 16     | 9      | -      | -      | 25     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_8u_config5_s | A2*(B:0x99)     | 16     | 9      | -      | -      | 25     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_8u_config5_s | A2*(B:0x9c)     | 16     | 9      | -      | -      | 25     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_8u_config5_s | A2*(B:0x3ff56)  | 16     | 9      | -      | -      | 25     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_8u_config5_s | A2*(B:0xd7)     | 16     | 9      | -      | -      | 25     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_8u_config5_s | A2*(B:0x3fea2)  | 16     | 10     | -      | -      | 26     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_8u_config5_s | A2*(B:0x18e)    | 16     | 10     | -      | -      | 26     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_8u_config5_s | A2*(B:0x176)    | 16     | 10     | -      | -      | 26     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_8u_config5_s | A2*(B:0x3fee4)  | 16     | 10     | -      | -      | 26     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_8u_config5_s | A2*(B:0x173)    | 16     | 10     | -      | -      | 26     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_8u_config5_s | A2*(B:0x46a)    | 16     | 12     | -      | -      | 28     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_8u_config5_s | A2*(B:0x11b)    | 16     | 10     | -      | -      | 26     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_8u_config5_s | A2*(B:0x22c)    | 16     | 11     | -      | -      | 27     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_8u_config5_s | A2*(B:0x2e0)    | 16     | 11     | -      | -      | 27     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_8u_config5_s | A2*(B:0x3fd7e)  | 16     | 11     | -      | -      | 27     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_8u_config5_s | A2*(B:0x112)    | 16     | 10     | -      | -      | 26     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_8u_config5_s | A2*(B:0x3fd77)  | 16     | 11     | -      | -      | 27     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_8u_config5_s | A2*(B:0x3fdc7)  | 16     | 11     | -      | -      | 27     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_8u_config5_s | A2*(B:0x1e5)    | 16     | 10     | -      | -      | 26     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_8u_config5_s | A2*(B:0x3fb40)  | 16     | 12     | -      | -      | 28     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_8u_config5_s | A2*(B:0x144)    | 16     | 10     | -      | -      | 26     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_8u_config5_s | A2*(B:0x3ff52)  | 16     | 9      | -      | -      | 25     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_8u_config5_s | A2*(B:0x3fefb)  | 16     | 10     | -      | -      | 26     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_8u_config5_s | A2*(B:0x3ffbd)  | 16     | 8      | -      | -      | 24     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_8u_config5_s | A2*(B:0x3ffb1)  | 16     | 8      | -      | -      | 24     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_8u_config5_s | A2*(B:0x7a)     | 16     | 8      | -      | -      | 24     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_8u_config5_s | A2*(B:0x17)     | 16     | 6      | -      | -      | 22     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_8u_config5_s | A2*(B:0x3ffce)  | 16     | 7      | -      | -      | 23     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_8u_config5_s | A2*(B:0x3ffc5)  | 16     | 7      | -      | -      | 23     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_8u_config5_s | A2*(B:0xbe)     | 16     | 9      | -      | -      | 25     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_8u_config5_s | A2*(B:0xeb)     | 16     | 9      | -      | -      | 25     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_8u_config5_s | A2*(B:0x3ff55)  | 16     | 9      | -      | -      | 25     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_8u_config5_s | A2*(B:0x3ff5b)  | 16     | 9      | -      | -      | 25     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_8u_config5_s | A2*(B:0x3ff47)  | 16     | 9      | -      | -      | 25     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_8u_config5_s | A2*(B:0x3ff55)  | 16     | 9      | -      | -      | 25     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_8u_config5_s | A2*(B:0xa7)     | 16     | 9      | -      | -      | 25     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_8u_config5_s | A2*(B:0x3ffa4)  | 16     | 8      | -      | -      | 24     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_8u_config5_s | A2*(B:0x58)     | 16     | 8      | -      | -      | 24     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_8u_config5_s | A2*(B:0x267)    | 16     | 11     | -      | -      | 27     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_8u_config5_s | A2*(B:0xda)     | 16     | 9      | -      | -      | 25     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_8u_config5_s | A2*(B:0x2c5)    | 16     | 11     | -      | -      | 27     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_8u_config5_s | A2*(B:0x3fed8)  | 16     | 10     | -      | -      | 26     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_8u_config5_s | A2*(B:0x3fcfa)  | 16     | 11     | -      | -      | 27     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_8u_config5_s | A2*(B:0x3fe90)  | 16     | 10     | -      | -      | 26     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_8u_config5_s | A2*(B:0x24d)    | 16     | 11     | -      | -      | 27     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_8u_config5_s | A2*(B:0x1b5)    | 16     | 10     | -      | -      | 26     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_8u_config5_s | A2*(B:0x166)    | 16     | 10     | -      | -      | 26     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_8u_config5_s | A2*(B:0x376)    | 16     | 11     | -      | -      | 27     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_8u_config5_s | A2*(B:0x3fea5)  | 16     | 10     | -      | -      | 26     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_8u_config5_s | A2*(B:0x20e)    | 16     | 11     | -      | -      | 27     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_8u_config5_s | A2*(B:0x3fe21)  | 16     | 10     | -      | -      | 26     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_8u_config5_s | A2*(B:0x3fea3)  | 16     | 10     | -      | -      | 26     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_8u_config5_s | A2*(B:0x20e)    | 16     | 11     | -      | -      | 27     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_8u_config5_s | A2*(B:0x21d)    | 16     | 11     | -      | -      | 27     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_8u_config5_s | A2*(B:0x3fd35)  | 16     | 11     | -      | -      | 27     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_8u_config5_s | A2*(B:0x3fee8)  | 16     | 10     | -      | -      | 26     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_4u_config2_s | A2*(B:0x13)     | 16     | 6      | -      | -      | 22     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_4u_config2_s | A''*(B:0x365)   | 16     | 11     | -      | -      | 27     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_4u_config2_s | A2*(B:0x2d2)    | 16     | 11     | -      | -      | 27     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_4u_config2_s | A''*(B:0x3fe1b) | 16     | 10     | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_4u_config2_s | A*(B:0x2df)     | 16     | 11     | -      | -      | 27     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_4u_config2_s | A''*(B:0x1e7)   | 16     | 10     | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_4u_config2_s | A*(B:0x581)     | 16     | 12     | -      | -      | 28     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_4u_config2_s | A''*(B:0x384)   | 16     | 11     | -      | -      | 27     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_4u_config2_s | A''*(B:0x25a)   | 16     | 11     | -      | -      | 27     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_4u_config2_s | A2*(B:0x258)    | 16     | 11     | -      | -      | 27     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_4u_config2_s | A''*(B:0x267)   | 16     | 11     | -      | -      | 27     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_4u_config2_s | A*(B:0x3fa66)   | 16     | 12     | -      | -      | 28     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_4u_config2_s | A''*(B:0x330)   | 16     | 11     | -      | -      | 27     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_4u_config2_s | A*(B:0x3fca2)   | 16     | 11     | -      | -      | 27     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_4u_config2_s | A''*(B:0x3bb)   | 16     | 11     | -      | -      | 27     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_4u_config2_s | A2*(B:0x156)    | 16     | 10     | -      | -      | 26     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_4u_config2_s | A2*(B:0x15)     | 16     | 6      | -      | -      | 22     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_4u_config2_s | A''*(B:0x1c7)   | 16     | 10     | -      | -      | 26     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_4u_config2_s | A''*(B:0x403)   | 16     | 12     | -      | -      | 28     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_4u_config2_s | A*(B:0x2e0)     | 16     | 11     | -      | -      | 27     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_4u_config2_s | A''*(B:0x3fd0b) | 16     | 11     | -      | -      | 27     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_4u_config2_s | A2*(B:0x292)    | 16     | 11     | -      | -      | 27     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_4u_config2_s | A2*(B:0x3fc1d)  | 16     | 11     | -      | -      | 27     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_4u_config2_s | A*(B:0x3ff83)   | 16     | 8      | -      | -      | 24     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_4u_config2_s | A''*(B:0x3fd60) | 16     | 11     | -      | -      | 27     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_4u_config2_s | A''*(B:0x3fc8a) | 16     | 11     | -      | -      | 27     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_4u_config2_s | A2*(B:0x306)    | 16     | 11     | -      | -      | 27     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_4u_config2_s | A''*(B:0x3fab2) | 16     | 12     | -      | -      | 28     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_4u_config2_s | A2*(B:0xe5)     | 16     | 9      | -      | -      | 25     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_4u_config2_s | A*(B:0x385)     | 16     | 11     | -      | -      | 27     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myproject_mul_mul_16s_8ns_24_1_1_DSP48_4                            | A*(B:0x72)      | 16     | 8      | -      | -      | 24     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myproject_mul_mul_16s_8ns_24_1_1_DSP48_4                            | A*(B:0x4c)      | 16     | 8      | -      | -      | 24     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myproject_mul_mul_16s_9ns_25_1_1_DSP48_3                            | A*(B:0xf3)      | 16     | 9      | -      | -      | 25     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myproject_mul_mul_16s_9ns_25_1_1_DSP48_3                            | A*(B:0x9c)      | 16     | 9      | -      | -      | 25     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myproject_mul_mul_16s_9ns_25_1_1_DSP48_3                            | A*(B:0x96)      | 16     | 9      | -      | -      | 25     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myproject_mul_mul_16s_8ns_24_1_1_DSP48_4                            | A*(B:0x6e)      | 16     | 8      | -      | -      | 24     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myproject_mul_mul_16s_8ns_24_1_1_DSP48_4                            | A*(B:0x69)      | 16     | 8      | -      | -      | 24     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myproject_mul_mul_16s_6s_22_1_1_DSP48_7                             | A*(B:0x3ffea)   | 16     | 6      | -      | -      | 22     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myproject_mul_mul_16s_9s_25_1_1_DSP48_5                             | A*(B:0x3ff4b)   | 16     | 9      | -      | -      | 25     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myproject_mul_mul_16s_10s_26_1_1_DSP48_2                            | A*(B:0x3fe32)   | 16     | 10     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myproject_mul_mul_16s_10s_26_1_1_DSP48_2                            | A*(B:0x3feeb)   | 16     | 10     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myproject_mul_mul_16s_11s_26_1_1_DSP48_10                           | A*(B:0x3fdcb)   | 16     | 11     | -      | -      | 27     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myproject_mul_mul_16s_10s_26_1_1_DSP48_2                            | A*(B:0x3fe76)   | 16     | 10     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myproject_mul_mul_16s_10s_26_1_1_DSP48_2                            | A*(B:0x3fea6)   | 16     | 10     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myproject_mul_mul_16s_11s_26_1_1_DSP48_10                           | A*(B:0x3fdc5)   | 16     | 11     | -      | -      | 27     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myproject_mul_mul_16s_10ns_26_1_1_DSP48_6                           | A*(B:0x199)     | 16     | 10     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myproject_mul_mul_16s_11ns_26_1_1_DSP48_9                           | A*(B:0x2dd)     | 16     | 11     | -      | -      | 27     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myproject_mul_mul_16s_10s_26_1_1_DSP48_2                            | A*(B:0x3fecb)   | 16     | 10     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myproject_mul_mul_16s_10s_26_1_1_DSP48_2                            | A*(B:0x3fecd)   | 16     | 10     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myproject_mul_mul_16s_10ns_26_1_1_DSP48_6                           | A*(B:0x1d9)     | 16     | 10     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myproject_mul_mul_16s_10s_26_1_1_DSP48_2                            | A*(B:0x3fe5f)   | 16     | 10     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myproject_mul_mul_16s_10s_26_1_1_DSP48_2                            | A*(B:0x3fea4)   | 16     | 10     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myproject_mul_mul_16s_9s_25_1_1_DSP48_5                             | A*(B:0x3ff0b)   | 16     | 9      | -      | -      | 25     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myproject_mul_mul_16s_10s_26_1_1_DSP48_2                            | A*(B:0x3fe9c)   | 16     | 10     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myproject_mul_mul_16s_8s_24_1_1_DSP48_1                             | A*(B:0x3ff8c)   | 16     | 8      | -      | -      | 24     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myproject_mul_mul_16s_8ns_24_1_1_DSP48_4                            | A*(B:0x6c)      | 16     | 8      | -      | -      | 24     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myproject_mul_mul_16s_8s_24_1_1_DSP48_1                             | A*(B:0x3ff86)   | 16     | 8      | -      | -      | 24     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myproject_mul_mul_16s_8s_24_1_1_DSP48_1                             | A*(B:0x3ffa5)   | 16     | 8      | -      | -      | 24     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myproject_mul_mul_16s_9ns_25_1_1_DSP48_3                            | A*(B:0x9d)      | 16     | 9      | -      | -      | 25     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myproject_mul_mul_16s_9ns_25_1_1_DSP48_3                            | A*(B:0xb3)      | 16     | 9      | -      | -      | 25     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myproject_mul_mul_16s_9ns_25_1_1_DSP48_3                            | A*(B:0xb6)      | 16     | 9      | -      | -      | 25     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myproject_mul_mul_16s_9s_25_1_1_DSP48_5                             | A*(B:0x3ff32)   | 16     | 9      | -      | -      | 25     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myproject_mul_mul_16s_9s_25_1_1_DSP48_5                             | A*(B:0x3ff49)   | 16     | 9      | -      | -      | 25     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myproject_mul_mul_16s_9s_25_1_1_DSP48_5                             | A*(B:0x3ff3b)   | 16     | 9      | -      | -      | 25     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myproject_mul_mul_16s_9s_25_1_1_DSP48_5                             | A*(B:0x3ff26)   | 16     | 9      | -      | -      | 25     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myproject_mul_mul_16s_8s_24_1_1_DSP48_1                             | A*(B:0x3ffbb)   | 16     | 8      | -      | -      | 24     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myproject_mul_mul_16s_8s_24_1_1_DSP48_1                             | A*(B:0x3ffbd)   | 16     | 8      | -      | -      | 24     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myproject_mul_mul_16s_11ns_26_1_1_DSP48_9                           | A*(B:0x2a9)     | 16     | 11     | -      | -      | 27     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myproject_mul_mul_16s_10ns_26_1_1_DSP48_6                           | A*(B:0x1f7)     | 16     | 10     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myproject_mul_mul_16s_10ns_26_1_1_DSP48_6                           | A*(B:0x11b)     | 16     | 10     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myproject_mul_mul_16s_10ns_26_1_1_DSP48_6                           | A*(B:0x136)     | 16     | 10     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myproject_mul_mul_16s_11s_26_1_1_DSP48_10                           | A*(B:0x3fde8)   | 16     | 11     | -      | -      | 27     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myproject_mul_mul_16s_11s_26_1_1_DSP48_10                           | A*(B:0x3fc37)   | 16     | 11     | -      | -      | 27     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myproject_mul_mul_16s_11ns_26_1_1_DSP48_9                           | A*(B:0x22e)     | 16     | 11     | -      | -      | 27     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myproject_mul_mul_16s_10s_26_1_1_DSP48_2                            | A*(B:0x3feba)   | 16     | 10     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myproject_mul_mul_16s_11ns_26_1_1_DSP48_9                           | A*(B:0x214)     | 16     | 11     | -      | -      | 27     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myproject_mul_mul_16s_10s_26_1_1_DSP48_2                            | A*(B:0x3feab)   | 16     | 10     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myproject_mul_mul_16s_12s_26_1_1_DSP48_12                           | A*(B:0x3fbe5)   | 16     | 12     | -      | -      | 28     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myproject_mul_mul_16s_10s_26_1_1_DSP48_2                            | A*(B:0x3fef7)   | 16     | 10     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myproject_mul_mul_16s_10s_26_1_1_DSP48_2                            | A*(B:0x3fe19)   | 16     | 10     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myproject_mul_mul_16s_11ns_26_1_1_DSP48_9                           | A*(B:0x278)     | 16     | 11     | -      | -      | 27     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myproject_mul_mul_16s_9ns_25_1_1_DSP48_3                            | A*(B:0xd9)      | 16     | 9      | -      | -      | 25     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myproject_mul_mul_16s_7s_23_1_1_DSP48_0                             | A*(B:0x3ffc7)   | 16     | 7      | -      | -      | 23     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myproject_mul_mul_16s_7s_23_1_1_DSP48_0                             | A*(B:0x3ffd3)   | 16     | 7      | -      | -      | 23     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myproject_mul_mul_16s_9ns_25_1_1_DSP48_3                            | A*(B:0xbb)      | 16     | 9      | -      | -      | 25     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myproject_mul_mul_16s_9ns_25_1_1_DSP48_3                            | A*(B:0xd3)      | 16     | 9      | -      | -      | 25     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myproject_mul_mul_16s_8ns_24_1_1_DSP48_4                            | A*(B:0x5b)      | 16     | 8      | -      | -      | 24     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myproject_mul_mul_16s_7ns_23_1_1_DSP48_8                            | A*(B:0x39)      | 16     | 7      | -      | -      | 23     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myproject_mul_mul_16s_9s_25_1_1_DSP48_5                             | A*(B:0x3ff3e)   | 16     | 9      | -      | -      | 25     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myproject_mul_mul_16s_9s_25_1_1_DSP48_5                             | A*(B:0x3ff6a)   | 16     | 9      | -      | -      | 25     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myproject_mul_mul_16s_9s_25_1_1_DSP48_5                             | A*(B:0x3ff5e)   | 16     | 9      | -      | -      | 25     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myproject_mul_mul_16s_9ns_25_1_1_DSP48_3                            | A*(B:0xd5)      | 16     | 9      | -      | -      | 25     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myproject_mul_mul_16s_10ns_26_1_1_DSP48_6                           | A*(B:0x11f)     | 16     | 10     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myproject_mul_mul_16s_9ns_25_1_1_DSP48_3                            | A*(B:0xe7)      | 16     | 9      | -      | -      | 25     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myproject_mul_mul_16s_9s_25_1_1_DSP48_5                             | A*(B:0x3ff76)   | 16     | 9      | -      | -      | 25     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myproject_mul_mul_16s_9s_25_1_1_DSP48_5                             | A*(B:0x3ff2e)   | 16     | 9      | -      | -      | 25     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myproject_mul_mul_16s_11ns_26_1_1_DSP48_9                           | A*(B:0x253)     | 16     | 11     | -      | -      | 27     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myproject_mul_mul_16s_10ns_26_1_1_DSP48_6                           | A*(B:0x153)     | 16     | 10     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myproject_mul_mul_16s_11ns_26_1_1_DSP48_9                           | A*(B:0x33c)     | 16     | 11     | -      | -      | 27     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myproject_mul_mul_16s_10ns_26_1_1_DSP48_6                           | A*(B:0x1b2)     | 16     | 10     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myproject_mul_mul_16s_11s_26_1_1_DSP48_10                           | A*(B:0x3fd61)   | 16     | 11     | -      | -      | 27     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myproject_mul_mul_16s_10s_26_1_1_DSP48_2                            | A*(B:0x3fe9c)   | 16     | 10     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myproject_mul_mul_16s_10s_26_1_1_DSP48_2                            | A*(B:0x3fe8b)   | 16     | 10     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myproject_mul_mul_16s_10ns_26_1_1_DSP48_6                           | A*(B:0x1d9)     | 16     | 10     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myproject_mul_mul_16s_10ns_26_1_1_DSP48_6                           | A*(B:0x12b)     | 16     | 10     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myproject_mul_mul_16s_10ns_26_1_1_DSP48_6                           | A*(B:0x11d)     | 16     | 10     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myproject_mul_mul_16s_11s_26_1_1_DSP48_10                           | A*(B:0x3fd49)   | 16     | 11     | -      | -      | 27     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myproject_mul_mul_16s_10s_26_1_1_DSP48_2                            | A*(B:0x3fe61)   | 16     | 10     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myproject_mul_mul_16s_10s_26_1_1_DSP48_2                            | A*(B:0x3fe3c)   | 16     | 10     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myproject_mul_mul_16s_9s_25_1_1_DSP48_5                             | A*(B:0x3ff59)   | 16     | 9      | -      | -      | 25     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myproject_mul_mul_16s_10s_26_1_1_DSP48_2                            | A*(B:0x3fe95)   | 16     | 10     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myproject_mul_mul_16s_9s_25_1_1_DSP48_5                             | A*(B:0x3ff76)   | 16     | 9      | -      | -      | 25     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myproject_mul_mul_16s_8s_24_1_1_DSP48_1                             | A*(B:0x3ffb3)   | 16     | 8      | -      | -      | 24     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myproject_mul_mul_16s_7s_23_1_1_DSP48_0                             | A*(B:0x3ffd9)   | 16     | 7      | -      | -      | 23     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myproject_mul_mul_16s_9ns_25_1_1_DSP48_3                            | A*(B:0x91)      | 16     | 9      | -      | -      | 25     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myproject_mul_mul_16s_11ns_26_1_1_DSP48_9                           | A*(B:0x258)     | 16     | 11     | -      | -      | 27     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myproject_mul_mul_16s_9s_25_1_1_DSP48_5                             | A*(B:0x3ff2f)   | 16     | 9      | -      | -      | 25     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myproject_mul_mul_16s_9s_25_1_1_DSP48_5                             | A*(B:0x3ff07)   | 16     | 9      | -      | -      | 25     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myproject_mul_mul_16s_11s_26_1_1_DSP48_10                           | A*(B:0x3fde8)   | 16     | 11     | -      | -      | 27     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myproject_mul_mul_16s_11ns_26_1_1_DSP48_9                           | A*(B:0x233)     | 16     | 11     | -      | -      | 27     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myproject_mul_mul_16s_10s_26_1_1_DSP48_2                            | A*(B:0x3fedf)   | 16     | 10     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myproject_mul_mul_16s_10ns_26_1_1_DSP48_6                           | A*(B:0x176)     | 16     | 10     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myproject_mul_mul_16s_10s_26_1_1_DSP48_2                            | A*(B:0x3fefd)   | 16     | 10     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myproject_mul_mul_16s_11s_26_1_1_DSP48_10                           | A*(B:0x3fd77)   | 16     | 11     | -      | -      | 27     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myproject_mul_mul_16s_10ns_26_1_1_DSP48_6                           | A*(B:0x1ef)     | 16     | 10     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myproject_mul_mul_16s_10s_26_1_1_DSP48_2                            | A*(B:0x3fec7)   | 16     | 10     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myproject_mul_mul_16s_10ns_26_1_1_DSP48_6                           | A*(B:0x115)     | 16     | 10     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myproject_mul_mul_16s_10s_26_1_1_DSP48_2                            | A*(B:0x3fe7c)   | 16     | 10     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myproject_mul_mul_16s_11s_26_1_1_DSP48_10                           | A*(B:0x3fd92)   | 16     | 11     | -      | -      | 27     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myproject_mul_mul_16s_10ns_26_1_1_DSP48_6                           | A*(B:0x121)     | 16     | 10     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myproject_mul_mul_16s_11s_26_1_1_DSP48_10                           | A*(B:0x3fc60)   | 16     | 11     | -      | -      | 27     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myproject_mul_mul_16s_11s_26_1_1_DSP48_10                           | A*(B:0x3fc82)   | 16     | 11     | -      | -      | 27     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myproject_mul_mul_16s_11ns_26_1_1_DSP48_9                           | A*(B:0x267)     | 16     | 11     | -      | -      | 27     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myproject_mul_mul_16s_9s_25_1_1_DSP48_5                             | A*(B:0x3ff5b)   | 16     | 9      | -      | -      | 25     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myproject_mul_mul_16s_10s_26_1_1_DSP48_2                            | A*(B:0x3fed0)   | 16     | 10     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myproject_mul_mul_16s_8s_24_1_1_DSP48_1                             | A*(B:0x3ffb1)   | 16     | 8      | -      | -      | 24     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myproject_mul_mul_16s_7ns_23_1_1_DSP48_8                            | A*(B:0x34)      | 16     | 7      | -      | -      | 23     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myproject_mul_mul_16s_9s_25_1_1_DSP48_5                             | A*(B:0x3ff17)   | 16     | 9      | -      | -      | 25     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myproject_mul_mul_16s_9s_25_1_1_DSP48_5                             | A*(B:0x3ff05)   | 16     | 9      | -      | -      | 25     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myproject_mul_mul_16s_8s_24_1_1_DSP48_1                             | A*(B:0x3ffa2)   | 16     | 8      | -      | -      | 24     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myproject_mul_mul_16s_9ns_25_1_1_DSP48_3                            | A*(B:0xaf)      | 16     | 9      | -      | -      | 25     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myproject_mul_mul_16s_9s_25_1_1_DSP48_5                             | A*(B:0x3ff47)   | 16     | 9      | -      | -      | 25     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myproject_mul_mul_16s_9ns_25_1_1_DSP48_3                            | A*(B:0xf5)      | 16     | 9      | -      | -      | 25     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myproject_mul_mul_16s_9ns_25_1_1_DSP48_3                            | A*(B:0x97)      | 16     | 9      | -      | -      | 25     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myproject_mul_mul_16s_8s_24_1_1_DSP48_1                             | A*(B:0x3ffb6)   | 16     | 8      | -      | -      | 24     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myproject_mul_mul_16s_9s_25_1_1_DSP48_5                             | A*(B:0x3ff6b)   | 16     | 9      | -      | -      | 25     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myproject_mul_mul_16s_10ns_26_1_1_DSP48_6                           | A*(B:0x1cf)     | 16     | 10     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myproject_mul_mul_16s_9s_25_1_1_DSP48_5                             | A*(B:0x3ff2d)   | 16     | 9      | -      | -      | 25     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myproject_mul_mul_16s_10ns_26_1_1_DSP48_6                           | A*(B:0x1c1)     | 16     | 10     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myproject_mul_mul_16s_10s_26_1_1_DSP48_2                            | A*(B:0x3fe39)   | 16     | 10     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myproject_mul_mul_16s_10s_26_1_1_DSP48_2                            | A*(B:0x3fe69)   | 16     | 10     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myproject_mul_mul_16s_10ns_26_1_1_DSP48_6                           | A*(B:0x118)     | 16     | 10     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myproject_mul_mul_16s_12s_26_1_1_DSP48_12                           | A*(B:0x3fbc2)   | 16     | 12     | -      | -      | 28     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myproject_mul_mul_16s_10s_26_1_1_DSP48_2                            | A*(B:0x3fe99)   | 16     | 10     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myproject_mul_mul_16s_11s_26_1_1_DSP48_10                           | A*(B:0x3fdbe)   | 16     | 11     | -      | -      | 27     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myproject_mul_mul_16s_11s_26_1_1_DSP48_10                           | A*(B:0x3fd9d)   | 16     | 11     | -      | -      | 27     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myproject_mul_mul_16s_11s_26_1_1_DSP48_10                           | A*(B:0x3fcd5)   | 16     | 11     | -      | -      | 27     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myproject_mul_mul_16s_10ns_26_1_1_DSP48_6                           | A*(B:0x169)     | 16     | 10     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myproject_mul_mul_16s_10ns_26_1_1_DSP48_6                           | A*(B:0x1c5)     | 16     | 10     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myproject_mul_mul_16s_10s_26_1_1_DSP48_2                            | A*(B:0x3fe97)   | 16     | 10     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myproject_mul_mul_16s_9ns_25_1_1_DSP48_3                            | A*(B:0x8a)      | 16     | 9      | -      | -      | 25     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myproject_mul_mul_16s_10ns_26_1_1_DSP48_6                           | A*(B:0x1c9)     | 16     | 10     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myproject_mul_mul_16s_8s_24_1_1_DSP48_1                             | A*(B:0x3ffa8)   | 16     | 8      | -      | -      | 24     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myproject_mul_mul_16s_7s_23_1_1_DSP48_0                             | A*(B:0x3ffc7)   | 16     | 7      | -      | -      | 23     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myproject_mul_mul_16s_9s_25_1_1_DSP48_5                             | A*(B:0x3ff6d)   | 16     | 9      | -      | -      | 25     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myproject_mul_mul_16s_9ns_25_1_1_DSP48_3                            | A*(B:0xb7)      | 16     | 9      | -      | -      | 25     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myproject_mul_mul_16s_10ns_26_1_1_DSP48_6                           | A*(B:0x192)     | 16     | 10     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myproject_mul_mul_16s_10s_26_1_1_DSP48_2                            | A*(B:0x3fecd)   | 16     | 10     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myproject_mul_mul_16s_9ns_25_1_1_DSP48_3                            | A*(B:0xe9)      | 16     | 9      | -      | -      | 25     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myproject_mul_mul_16s_9s_25_1_1_DSP48_5                             | A*(B:0x3ff6e)   | 16     | 9      | -      | -      | 25     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myproject_mul_mul_16s_8s_24_1_1_DSP48_1                             | A*(B:0x3ffa1)   | 16     | 8      | -      | -      | 24     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myproject_mul_mul_16s_8ns_24_1_1_DSP48_4                            | A*(B:0x7a)      | 16     | 8      | -      | -      | 24     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myproject_mul_mul_16s_10s_26_1_1_DSP48_2                            | A*(B:0x3fee9)   | 16     | 10     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myproject_mul_mul_16s_11s_26_1_1_DSP48_10                           | A*(B:0x3fd64)   | 16     | 11     | -      | -      | 27     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myproject_mul_mul_16s_10ns_26_1_1_DSP48_6                           | A*(B:0x18d)     | 16     | 10     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myproject_mul_mul_16s_11ns_26_1_1_DSP48_9                           | A*(B:0x26e)     | 16     | 11     | -      | -      | 27     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myproject_mul_mul_16s_10s_26_1_1_DSP48_2                            | A*(B:0x3fef7)   | 16     | 10     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myproject_mul_mul_16s_10ns_26_1_1_DSP48_6                           | A*(B:0x125)     | 16     | 10     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myproject_mul_mul_16s_10s_26_1_1_DSP48_2                            | A*(B:0x3fe3d)   | 16     | 10     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myproject_mul_mul_16s_10ns_26_1_1_DSP48_6                           | A*(B:0x160)     | 16     | 10     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myproject_mul_mul_16s_11ns_26_1_1_DSP48_9                           | A*(B:0x2e9)     | 16     | 11     | -      | -      | 27     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myproject_mul_mul_16s_10s_26_1_1_DSP48_2                            | A*(B:0x3fe57)   | 16     | 10     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myproject_mul_mul_16s_10s_26_1_1_DSP48_2                            | A*(B:0x3fefb)   | 16     | 10     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myproject_mul_mul_16s_10s_26_1_1_DSP48_2                            | A*(B:0x3fee8)   | 16     | 10     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myproject_mul_mul_16s_11s_26_1_1_DSP48_10                           | A*(B:0x3fcfc)   | 16     | 11     | -      | -      | 27     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myproject_mul_mul_16s_11s_26_1_1_DSP48_10                           | A*(B:0x3fdeb)   | 16     | 11     | -      | -      | 27     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myproject_mul_mul_16s_10s_26_1_1_DSP48_2                            | A*(B:0x3fe2f)   | 16     | 10     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myproject_mul_mul_16s_10ns_26_1_1_DSP48_6                           | A*(B:0x171)     | 16     | 10     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myproject_mul_mul_16s_8s_24_1_1_DSP48_1                             | A*(B:0x3ffb1)   | 16     | 8      | -      | -      | 24     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myproject_mul_mul_16s_8ns_24_1_1_DSP48_4                            | A*(B:0x7d)      | 16     | 8      | -      | -      | 24     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myproject_mul_mul_16s_6s_22_1_1_DSP48_7                             | A*(B:0x3ffe3)   | 16     | 6      | -      | -      | 22     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myproject_mul_mul_16s_6s_22_1_1_DSP48_7                             | A*(B:0x3ffed)   | 16     | 6      | -      | -      | 22     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myproject_mul_mul_16s_7s_23_1_1_DSP48_0                             | A*(B:0x3ffd2)   | 16     | 7      | -      | -      | 23     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myproject_mul_mul_16s_9ns_25_1_1_DSP48_3                            | A*(B:0xdf)      | 16     | 9      | -      | -      | 25     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myproject_mul_mul_16s_11ns_26_1_1_DSP48_9                           | A*(B:0x2aa)     | 16     | 11     | -      | -      | 27     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myproject_mul_mul_16s_9s_25_1_1_DSP48_5                             | A*(B:0x3ff30)   | 16     | 9      | -      | -      | 25     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myproject_mul_mul_16s_10ns_26_1_1_DSP48_6                           | A*(B:0x14a)     | 16     | 10     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myproject_mul_mul_16s_10s_26_1_1_DSP48_2                            | A*(B:0x3fed0)   | 16     | 10     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myproject_mul_mul_16s_11s_26_1_1_DSP48_10                           | A*(B:0x3fd48)   | 16     | 11     | -      | -      | 27     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myproject_mul_mul_16s_10ns_26_1_1_DSP48_6                           | A*(B:0x186)     | 16     | 10     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myproject_mul_mul_16s_11s_26_1_1_DSP48_10                           | A*(B:0x3fd0c)   | 16     | 11     | -      | -      | 27     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myproject_mul_mul_16s_11s_26_1_1_DSP48_10                           | A*(B:0x3fdd1)   | 16     | 11     | -      | -      | 27     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myproject_mul_mul_16s_11ns_26_1_1_DSP48_9                           | A*(B:0x218)     | 16     | 11     | -      | -      | 27     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myproject_mul_mul_16s_11s_26_1_1_DSP48_10                           | A*(B:0x3fcb5)   | 16     | 11     | -      | -      | 27     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myproject_mul_mul_16s_11ns_26_1_1_DSP48_9                           | A*(B:0x247)     | 16     | 11     | -      | -      | 27     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myproject_mul_mul_16s_10ns_26_1_1_DSP48_6                           | A*(B:0x1c5)     | 16     | 10     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myproject_mul_mul_16s_11s_26_1_1_DSP48_10                           | A*(B:0x3fd3e)   | 16     | 11     | -      | -      | 27     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myproject_mul_mul_16s_11s_26_1_1_DSP48_10                           | A*(B:0x3fd96)   | 16     | 11     | -      | -      | 27     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myproject_mul_mul_16s_10ns_26_1_1_DSP48_6                           | A*(B:0x13c)     | 16     | 10     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myproject_mul_mul_16s_11s_26_1_1_DSP48_10                           | A*(B:0x3fd66)   | 16     | 11     | -      | -      | 27     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myproject_mul_mul_16s_11s_26_1_1_DSP48_10                           | A*(B:0x3fc83)   | 16     | 11     | -      | -      | 27     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myproject_mul_mul_16s_11ns_26_1_1_DSP48_9                           | A*(B:0x2a9)     | 16     | 11     | -      | -      | 27     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myproject_mul_mul_16s_11ns_26_1_1_DSP48_9                           | A*(B:0x2cf)     | 16     | 11     | -      | -      | 27     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myproject_mul_mul_16s_10ns_26_1_1_DSP48_6                           | A*(B:0x143)     | 16     | 10     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myproject_mul_mul_16s_11ns_26_1_1_DSP48_9                           | A*(B:0x231)     | 16     | 11     | -      | -      | 27     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myproject_mul_mul_16s_10s_26_1_1_DSP48_2                            | A*(B:0x3fe61)   | 16     | 10     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myproject_mul_mul_16s_9ns_25_1_1_DSP48_3                            | A*(B:0x8a)      | 16     | 9      | -      | -      | 25     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myproject_mul_mul_16s_9s_25_1_1_DSP48_5                             | A*(B:0x3ff74)   | 16     | 9      | -      | -      | 25     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myproject_mul_mul_16s_8s_24_1_1_DSP48_1                             | A*(B:0x3ffaa)   | 16     | 8      | -      | -      | 24     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myproject_mul_mul_16s_9s_25_1_1_DSP48_5                             | A*(B:0x3ff31)   | 16     | 9      | -      | -      | 25     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myproject_mul_mul_16s_9s_25_1_1_DSP48_5                             | A*(B:0x3ff12)   | 16     | 9      | -      | -      | 25     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myproject_mul_mul_16s_9ns_25_1_1_DSP48_3                            | A*(B:0x8f)      | 16     | 9      | -      | -      | 25     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myproject_mul_mul_16s_9ns_25_1_1_DSP48_3                            | A*(B:0xba)      | 16     | 9      | -      | -      | 25     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myproject_mul_mul_16s_9ns_25_1_1_DSP48_3                            | A*(B:0xf2)      | 16     | 9      | -      | -      | 25     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myproject_mul_mul_16s_9ns_25_1_1_DSP48_3                            | A*(B:0x89)      | 16     | 9      | -      | -      | 25     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myproject_mul_mul_16s_11s_26_1_1_DSP48_10                           | A*(B:0x3fdcd)   | 16     | 11     | -      | -      | 27     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myproject_mul_mul_16s_10ns_26_1_1_DSP48_6                           | A*(B:0x139)     | 16     | 10     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myproject_mul_mul_16s_9s_25_1_1_DSP48_5                             | A*(B:0x3ff4d)   | 16     | 9      | -      | -      | 25     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myproject_mul_mul_16s_11s_26_1_1_DSP48_10                           | A*(B:0x3fd2e)   | 16     | 11     | -      | -      | 27     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myproject_mul_mul_16s_10s_26_1_1_DSP48_2                            | A*(B:0x3fead)   | 16     | 10     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myproject_mul_mul_16s_10s_26_1_1_DSP48_2                            | A*(B:0x3fe2d)   | 16     | 10     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myproject_mul_mul_16s_10ns_26_1_1_DSP48_6                           | A*(B:0x1c8)     | 16     | 10     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myproject_mul_mul_16s_10s_26_1_1_DSP48_2                            | A*(B:0x3fe26)   | 16     | 10     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myproject_mul_mul_16s_10s_26_1_1_DSP48_2                            | A*(B:0x3fe5c)   | 16     | 10     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myproject_mul_mul_16s_11s_26_1_1_DSP48_10                           | A*(B:0x3fddc)   | 16     | 11     | -      | -      | 27     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myproject_mul_mul_16s_11ns_26_1_1_DSP48_9                           | A*(B:0x277)     | 16     | 11     | -      | -      | 27     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myproject_mul_mul_16s_10ns_26_1_1_DSP48_6                           | A*(B:0x12a)     | 16     | 10     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myproject_mul_mul_16s_10ns_26_1_1_DSP48_6                           | A*(B:0x188)     | 16     | 10     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myproject_mul_mul_16s_11s_26_1_1_DSP48_10                           | A*(B:0x3fdc4)   | 16     | 11     | -      | -      | 27     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myproject_mul_mul_16s_10s_26_1_1_DSP48_2                            | A*(B:0x3fe9b)   | 16     | 10     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myproject_mul_mul_16s_7ns_23_1_1_DSP48_8                            | A*(B:0x2e)      | 16     | 7      | -      | -      | 23     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myproject_mul_mul_16s_8ns_24_1_1_DSP48_4                            | A*(B:0x54)      | 16     | 8      | -      | -      | 24     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myproject_mul_mul_16s_8s_24_1_1_DSP48_1                             | A*(B:0x3ffba)   | 16     | 8      | -      | -      | 24     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myproject_mul_mul_16s_8ns_24_1_1_DSP48_4                            | A*(B:0x5a)      | 16     | 8      | -      | -      | 24     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myproject_mul_mul_16s_8s_24_1_1_DSP48_1                             | A*(B:0x3ffaf)   | 16     | 8      | -      | -      | 24     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myproject_mul_mul_16s_9ns_25_1_1_DSP48_3                            | A*(B:0x8c)      | 16     | 9      | -      | -      | 25     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myproject_mul_mul_16s_9s_25_1_1_DSP48_5                             | A*(B:0x3ff22)   | 16     | 9      | -      | -      | 25     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myproject_mul_mul_16s_9s_25_1_1_DSP48_5                             | A*(B:0x3ff4a)   | 16     | 9      | -      | -      | 25     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myproject_mul_mul_16s_9ns_25_1_1_DSP48_3                            | A*(B:0x86)      | 16     | 9      | -      | -      | 25     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myproject_mul_mul_16s_9s_25_1_1_DSP48_5                             | A*(B:0x3ff64)   | 16     | 9      | -      | -      | 25     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myproject_mul_mul_16s_8ns_24_1_1_DSP48_4                            | A*(B:0x52)      | 16     | 8      | -      | -      | 24     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myproject_mul_mul_16s_8s_24_1_1_DSP48_1                             | A*(B:0x3ffa3)   | 16     | 8      | -      | -      | 24     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myproject_mul_mul_16s_9s_25_1_1_DSP48_5                             | A*(B:0x3ff2a)   | 16     | 9      | -      | -      | 25     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myproject_mul_mul_16s_9ns_25_1_1_DSP48_3                            | A*(B:0xb3)      | 16     | 9      | -      | -      | 25     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myproject_mul_mul_16s_11s_26_1_1_DSP48_10                           | A*(B:0x3fc38)   | 16     | 11     | -      | -      | 27     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myproject_mul_mul_16s_10s_26_1_1_DSP48_2                            | A*(B:0x3feb6)   | 16     | 10     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myproject_mul_mul_16s_10ns_26_1_1_DSP48_6                           | A*(B:0x132)     | 16     | 10     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myproject_mul_mul_16s_9s_25_1_1_DSP48_5                             | A*(B:0x3ff2f)   | 16     | 9      | -      | -      | 25     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myproject_mul_mul_16s_10ns_26_1_1_DSP48_6                           | A*(B:0x1e8)     | 16     | 10     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myproject_mul_mul_16s_10s_26_1_1_DSP48_2                            | A*(B:0x3fec8)   | 16     | 10     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myproject_mul_mul_16s_11s_26_1_1_DSP48_10                           | A*(B:0x3fd98)   | 16     | 11     | -      | -      | 27     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myproject_mul_mul_16s_10ns_26_1_1_DSP48_6                           | A*(B:0x1d9)     | 16     | 10     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myproject_mul_mul_16s_10ns_26_1_1_DSP48_6                           | A*(B:0x1a4)     | 16     | 10     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myproject_mul_mul_16s_10s_26_1_1_DSP48_2                            | A*(B:0x3fe7e)   | 16     | 10     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myproject_mul_mul_16s_10s_26_1_1_DSP48_2                            | A*(B:0x3fe53)   | 16     | 10     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myproject_mul_mul_16s_10ns_26_1_1_DSP48_6                           | A*(B:0x12d)     | 16     | 10     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myproject_mul_mul_16s_10s_26_1_1_DSP48_2                            | A*(B:0x3fefd)   | 16     | 10     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myproject_mul_mul_16s_9s_25_1_1_DSP48_5                             | A*(B:0x3ff12)   | 16     | 9      | -      | -      | 25     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myproject_mul_mul_16s_8s_24_1_1_DSP48_1                             | A*(B:0x3ffb1)   | 16     | 8      | -      | -      | 24     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myproject_mul_mul_16s_9s_25_1_1_DSP48_5                             | A*(B:0x3ff26)   | 16     | 9      | -      | -      | 25     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myproject_mul_mul_16s_9ns_25_1_1_DSP48_3                            | A*(B:0xdb)      | 16     | 9      | -      | -      | 25     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myproject_mul_mul_16s_8s_24_1_1_DSP48_1                             | A*(B:0x3ff9e)   | 16     | 8      | -      | -      | 24     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myproject_mul_mul_16s_9s_25_1_1_DSP48_5                             | A*(B:0x3ff53)   | 16     | 9      | -      | -      | 25     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myproject_mul_mul_16s_9ns_25_1_1_DSP48_3                            | A*(B:0x9c)      | 16     | 9      | -      | -      | 25     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myproject_mul_mul_16s_9ns_25_1_1_DSP48_3                            | A*(B:0xad)      | 16     | 9      | -      | -      | 25     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myproject_mul_mul_16s_10s_26_1_1_DSP48_2                            | A*(B:0x3fea4)   | 16     | 10     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myproject_mul_mul_16s_10ns_26_1_1_DSP48_6                           | A*(B:0x149)     | 16     | 10     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myproject_mul_mul_16s_9ns_25_1_1_DSP48_3                            | A*(B:0x95)      | 16     | 9      | -      | -      | 25     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myproject_mul_mul_16s_9ns_25_1_1_DSP48_3                            | A*(B:0xb5)      | 16     | 9      | -      | -      | 25     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myproject_mul_mul_16s_9s_25_1_1_DSP48_5                             | A*(B:0x3ff24)   | 16     | 9      | -      | -      | 25     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myproject_mul_mul_16s_11s_26_1_1_DSP48_10                           | A*(B:0x3fd29)   | 16     | 11     | -      | -      | 27     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myproject_mul_mul_16s_11ns_26_1_1_DSP48_9                           | A*(B:0x251)     | 16     | 11     | -      | -      | 27     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myproject_mul_mul_16s_10s_26_1_1_DSP48_2                            | A*(B:0x3feb8)   | 16     | 10     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myproject_mul_mul_16s_10ns_26_1_1_DSP48_6                           | A*(B:0x122)     | 16     | 10     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myproject_mul_mul_16s_10s_26_1_1_DSP48_2                            | A*(B:0x3feb9)   | 16     | 10     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myproject_mul_mul_16s_11s_26_1_1_DSP48_10                           | A*(B:0x3fd14)   | 16     | 11     | -      | -      | 27     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myproject_mul_mul_16s_10s_26_1_1_DSP48_2                            | A*(B:0x3fe14)   | 16     | 10     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myproject_mul_mul_16s_10ns_26_1_1_DSP48_6                           | A*(B:0x192)     | 16     | 10     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myproject_mul_mul_16s_10s_26_1_1_DSP48_2                            | A*(B:0x3fe2a)   | 16     | 10     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myproject_mul_mul_16s_11s_26_1_1_DSP48_10                           | A*(B:0x3fdf6)   | 16     | 11     | -      | -      | 27     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myproject_mul_mul_16s_11ns_26_1_1_DSP48_9                           | A*(B:0x282)     | 16     | 11     | -      | -      | 27     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myproject_mul_mul_16s_10s_26_1_1_DSP48_2                            | A*(B:0x3fe92)   | 16     | 10     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myproject_mul_mul_16s_11s_26_1_1_DSP48_10                           | A*(B:0x3fd21)   | 16     | 11     | -      | -      | 27     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myproject_mul_mul_16s_10ns_26_1_1_DSP48_6                           | A*(B:0x176)     | 16     | 10     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myproject_mul_mul_16s_11ns_26_1_1_DSP48_9                           | A*(B:0x26f)     | 16     | 11     | -      | -      | 27     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myproject_mul_mul_16s_10s_26_1_1_DSP48_2                            | A*(B:0x3fe47)   | 16     | 10     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|myproject_mul_mul_16s_11s_26_1_1_DSP48_10                           | A*(B:0x3fd3d)   | 16     | 11     | -      | -      | 27     | 0    | 0    | -    | -    | -     | 0    | 0    | 
+--------------------------------------------------------------------+-----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:01:31 ; elapsed = 00:01:46 . Memory (MB): peak = 3077.637 ; gain = 996.934 ; free physical = 216 ; free virtual = 2669
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Block RAM: Final Mapping	Report
+------------+---------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+-----------------+
|Module Name | RTL Object                      | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | Cascade Heights | 
+------------+---------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+-----------------+
|myproject   | layer2_out_V_data_3_V_U/mem_reg | 0 K x 16(READ_FIRST)   | W |   | 0 K x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 1               | 
|myproject   | layer2_out_V_data_2_V_U/mem_reg | 0 K x 16(READ_FIRST)   | W |   | 0 K x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 1               | 
|myproject   | layer3_out_V_data_3_V_U/mem_reg | 0 K x 16(READ_FIRST)   | W |   | 0 K x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 1               | 
|myproject   | layer3_out_V_data_2_V_U/mem_reg | 0 K x 16(READ_FIRST)   | W |   | 0 K x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 1               | 
|myproject   | layer3_out_V_data_1_V_U/mem_reg | 0 K x 16(READ_FIRST)   | W |   | 0 K x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 1               | 
|myproject   | layer3_out_V_data_0_V_U/mem_reg | 0 K x 16(READ_FIRST)   | W |   | 0 K x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 1               | 
|myproject   | layer2_out_V_data_1_V_U/mem_reg | 0 K x 16(READ_FIRST)   | W |   | 0 K x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 1               | 
|myproject   | layer2_out_V_data_0_V_U/mem_reg | 0 K x 16(READ_FIRST)   | W |   | 0 K x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 1               | 
+------------+---------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+-----------------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-7052] The timing for the instance layer2_out_V_data_3_V_U/mem_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance layer2_out_V_data_2_V_U/mem_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance layer3_out_V_data_3_V_U/mem_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance layer3_out_V_data_2_V_U/mem_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance layer3_out_V_data_1_V_U/mem_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance layer3_out_V_data_0_V_U/mem_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance layer2_out_V_data_1_V_U/mem_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance layer2_out_V_data_0_V_U/mem_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:01:40 ; elapsed = 00:01:56 . Memory (MB): peak = 3077.637 ; gain = 996.934 ; free physical = 158 ; free virtual = 2636
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:01:46 ; elapsed = 00:02:02 . Memory (MB): peak = 3077.637 ; gain = 996.934 ; free physical = 187 ; free virtual = 2644
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:01:46 ; elapsed = 00:02:02 . Memory (MB): peak = 3077.637 ; gain = 996.934 ; free physical = 176 ; free virtual = 2640
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:01:49 ; elapsed = 00:02:06 . Memory (MB): peak = 3077.637 ; gain = 996.934 ; free physical = 226 ; free virtual = 2674
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:01:50 ; elapsed = 00:02:06 . Memory (MB): peak = 3077.637 ; gain = 996.934 ; free physical = 206 ; free virtual = 2655
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:01:50 ; elapsed = 00:02:06 . Memory (MB): peak = 3077.637 ; gain = 996.934 ; free physical = 204 ; free virtual = 2653
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:01:50 ; elapsed = 00:02:07 . Memory (MB): peak = 3077.637 ; gain = 996.934 ; free physical = 201 ; free virtual = 2650
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Dynamic Shift Register Report:
+------------+---------------------+--------+------------+--------+---------+--------+--------+--------+
|Module Name | RTL Name            | Length | Data Width | SRL16E | SRLC32E | Mux F7 | Mux F8 | Mux F9 | 
+------------+---------------------+--------+------------+--------+---------+--------+--------+--------+
|dsrl        | ShiftRegMem_reg[27] | 16     | 16         | 0      | 16      | 0      | 0      | 0      | 
|dsrl__1     | ShiftRegMem_reg[25] | 16     | 16         | 0      | 16      | 0      | 0      | 0      | 
|dsrl__2     | ShiftRegMem_reg[5]  | 16     | 16         | 16     | 0       | 0      | 0      | 0      | 
|dsrl__3     | ShiftRegMem_reg[3]  | 16     | 16         | 16     | 0       | 0      | 0      | 0      | 
|dsrl__4     | SRL_SIG_reg[35]     | 16     | 16         | 0      | 32      | 16     | 0      | 0      | 
|dsrl__5     | SRL_SIG_reg[15]     | 16     | 16         | 16     | 0       | 0      | 0      | 0      | 
|dsrl__6     | SRL_SIG_reg[3]      | 16     | 16         | 16     | 0       | 0      | 0      | 0      | 
+------------+---------------------+--------+------------+--------+---------+--------+--------+--------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+----------------+------+
|      |Cell            |Count |
+------+----------------+------+
|1     |BUFG            |     1|
|2     |CARRY8          |  1198|
|3     |DSP48E2         |   259|
|4     |DSP_ALU         |   267|
|5     |DSP_A_B_DATA    |   267|
|6     |DSP_C_DATA      |   267|
|7     |DSP_MULTIPLIER  |   267|
|8     |DSP_M_DATA      |   267|
|9     |DSP_OUTPUT      |   267|
|10    |DSP_PREADD      |   267|
|11    |DSP_PREADD_DATA |   267|
|12    |LUT1            |   390|
|13    |LUT2            |  3749|
|14    |LUT3            |  5426|
|15    |LUT4            |  5159|
|16    |LUT5            |  1286|
|17    |LUT6            |  2550|
|18    |MUXF7           |   320|
|19    |MUXF8           |    64|
|20    |RAMB18E2        |     8|
|21    |SRL16E          |   640|
|22    |SRLC32E         |   352|
|23    |FDRE            |  4232|
|24    |FDSE            |   159|
|25    |IBUF            |    30|
|26    |OBUF            |   174|
+------+----------------+------+

Report Instance Areas: 
+------+----------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+
|      |Instance                                                                                      |Module                                                                                                                                                                                                                                                |Cells |
+------+----------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+
|1     |top                                                                                           |                                                                                                                                                                                                                                                      | 28133|
|2     |  conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_4u_config2_U0                        |conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_4u_config2_s                                                                                                                                                                                   |  1402|
|3     |    line_buffer_Array_V_0_0_U                                                                 |conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_4u_config2_s_line_buffbkb                                                                                                                                                                      |    61|
|4     |      conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_4u_config2_s_line_buffbkb_core_U |conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_4u_config2_s_line_buffbkb_core__1                                                                                                                                                              |    32|
|5     |    line_buffer_Array_V_1151_0_U                                                              |conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_4u_config2_s_line_buffbkb_1103                                                                                                                                                                 |    32|
|6     |      conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_4u_config2_s_line_buffbkb_core_U |conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_4u_config2_s_line_buffbkb_core                                                                                                                                                                 |    32|
|7     |    regslice_both_data_V_data_V_U                                                             |regslice_both_1104                                                                                                                                                                                                                                    |   103|
|8     |      ibuf_inst                                                                               |xil_defaultlib_ibuf_1105                                                                                                                                                                                                                              |    51|
|9     |      obuf_inst                                                                               |xil_defaultlib_obuf_1106                                                                                                                                                                                                                              |    52|
|10    |  conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_8u_config5_U0                        |conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_8u_config5_s                                                                                                                                                                                   |  6730|
|11    |    line_buffer_Array_V_1_0_0_U                                                               |conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_8u_config5_s_line_buffpcA                                                                                                                                                                      |    36|
|12    |      conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_8u_config5_s_line_buffpcA_core_U |conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_8u_config5_s_line_buffpcA_core__1                                                                                                                                                              |    32|
|13    |    line_buffer_Array_V_1_0_1_U                                                               |conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_8u_config5_s_line_buffpcA_639                                                                                                                                                                  |    42|
|14    |      conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_8u_config5_s_line_buffpcA_core_U |conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_8u_config5_s_line_buffpcA_core__2                                                                                                                                                              |    32|
|15    |    line_buffer_Array_V_1_0_2_U                                                               |conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_8u_config5_s_line_buffpcA_640                                                                                                                                                                  |    33|
|16    |      conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_8u_config5_s_line_buffpcA_core_U |conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_8u_config5_s_line_buffpcA_core__3                                                                                                                                                              |    32|
|17    |    line_buffer_Array_V_1_0_3_U                                                               |conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_8u_config5_s_line_buffpcA_641                                                                                                                                                                  |    37|
|18    |      conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_8u_config5_s_line_buffpcA_core_U |conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_8u_config5_s_line_buffpcA_core__4                                                                                                                                                              |    32|
|19    |    line_buffer_Array_V_1_1_0_U                                                               |conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_8u_config5_s_line_buffpcA_642                                                                                                                                                                  |    34|
|20    |      conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_8u_config5_s_line_buffpcA_core_U |conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_8u_config5_s_line_buffpcA_core__5                                                                                                                                                              |    32|
|21    |    line_buffer_Array_V_1_1_1_U                                                               |conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_8u_config5_s_line_buffpcA_643                                                                                                                                                                  |    43|
|22    |      conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_8u_config5_s_line_buffpcA_core_U |conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_8u_config5_s_line_buffpcA_core__6                                                                                                                                                              |    32|
|23    |    line_buffer_Array_V_1_1_2_U                                                               |conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_8u_config5_s_line_buffpcA_644                                                                                                                                                                  |    33|
|24    |      conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_8u_config5_s_line_buffpcA_core_U |conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_8u_config5_s_line_buffpcA_core__7                                                                                                                                                              |    32|
|25    |    line_buffer_Array_V_1_1_3_U                                                               |conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_8u_config5_s_line_buffpcA_645                                                                                                                                                                  |    38|
|26    |      conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_8u_config5_s_line_buffpcA_core_U |conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_8u_config5_s_line_buffpcA_core                                                                                                                                                                 |    32|
|27    |    myproject_mul_mul_16s_10ns_26_1_1_U114                                                    |myproject_mul_mul_16s_10ns_26_1_1_646                                                                                                                                                                                                                 |    33|
|28    |      myproject_mul_mul_16s_10ns_26_1_1_DSP48_6_U                                             |myproject_mul_mul_16s_10ns_26_1_1_DSP48_6_1102                                                                                                                                                                                                        |    33|
|29    |    myproject_mul_mul_16s_10ns_26_1_1_U120                                                    |myproject_mul_mul_16s_10ns_26_1_1_647                                                                                                                                                                                                                 |    31|
|30    |      myproject_mul_mul_16s_10ns_26_1_1_DSP48_6_U                                             |myproject_mul_mul_16s_10ns_26_1_1_DSP48_6_1101                                                                                                                                                                                                        |    31|
|31    |    myproject_mul_mul_16s_10ns_26_1_1_U124                                                    |myproject_mul_mul_16s_10ns_26_1_1_648                                                                                                                                                                                                                 |     7|
|32    |      myproject_mul_mul_16s_10ns_26_1_1_DSP48_6_U                                             |myproject_mul_mul_16s_10ns_26_1_1_DSP48_6_1100                                                                                                                                                                                                        |     7|
|33    |    myproject_mul_mul_16s_10ns_26_1_1_U125                                                    |myproject_mul_mul_16s_10ns_26_1_1_649                                                                                                                                                                                                                 |     5|
|34    |      myproject_mul_mul_16s_10ns_26_1_1_DSP48_6_U                                             |myproject_mul_mul_16s_10ns_26_1_1_DSP48_6_1099                                                                                                                                                                                                        |     5|
|35    |    myproject_mul_mul_16s_10ns_26_1_1_U126                                                    |myproject_mul_mul_16s_10ns_26_1_1_650                                                                                                                                                                                                                 |     2|
|36    |      myproject_mul_mul_16s_10ns_26_1_1_DSP48_6_U                                             |myproject_mul_mul_16s_10ns_26_1_1_DSP48_6_1098                                                                                                                                                                                                        |     2|
|37    |    myproject_mul_mul_16s_10ns_26_1_1_U132                                                    |myproject_mul_mul_16s_10ns_26_1_1_651                                                                                                                                                                                                                 |     3|
|38    |      myproject_mul_mul_16s_10ns_26_1_1_DSP48_6_U                                             |myproject_mul_mul_16s_10ns_26_1_1_DSP48_6_1097                                                                                                                                                                                                        |     3|
|39    |    myproject_mul_mul_16s_10ns_26_1_1_U133                                                    |myproject_mul_mul_16s_10ns_26_1_1_652                                                                                                                                                                                                                 |     8|
|40    |      myproject_mul_mul_16s_10ns_26_1_1_DSP48_6_U                                             |myproject_mul_mul_16s_10ns_26_1_1_DSP48_6_1096                                                                                                                                                                                                        |     8|
|41    |    myproject_mul_mul_16s_10ns_26_1_1_U165                                                    |myproject_mul_mul_16s_10ns_26_1_1_653                                                                                                                                                                                                                 |     2|
|42    |      myproject_mul_mul_16s_10ns_26_1_1_DSP48_6_U                                             |myproject_mul_mul_16s_10ns_26_1_1_DSP48_6_1095                                                                                                                                                                                                        |     2|
|43    |    myproject_mul_mul_16s_10ns_26_1_1_U167                                                    |myproject_mul_mul_16s_10ns_26_1_1_654                                                                                                                                                                                                                 |     3|
|44    |      myproject_mul_mul_16s_10ns_26_1_1_DSP48_6_U                                             |myproject_mul_mul_16s_10ns_26_1_1_DSP48_6_1094                                                                                                                                                                                                        |     3|
|45    |    myproject_mul_mul_16s_10ns_26_1_1_U168                                                    |myproject_mul_mul_16s_10ns_26_1_1_655                                                                                                                                                                                                                 |    28|
|46    |      myproject_mul_mul_16s_10ns_26_1_1_DSP48_6_U                                             |myproject_mul_mul_16s_10ns_26_1_1_DSP48_6_1093                                                                                                                                                                                                        |    28|
|47    |    myproject_mul_mul_16s_10ns_26_1_1_U170                                                    |myproject_mul_mul_16s_10ns_26_1_1_656                                                                                                                                                                                                                 |    29|
|48    |      myproject_mul_mul_16s_10ns_26_1_1_DSP48_6_U                                             |myproject_mul_mul_16s_10ns_26_1_1_DSP48_6_1092                                                                                                                                                                                                        |    29|
|49    |    myproject_mul_mul_16s_10ns_26_1_1_U172                                                    |myproject_mul_mul_16s_10ns_26_1_1_657                                                                                                                                                                                                                 |     4|
|50    |      myproject_mul_mul_16s_10ns_26_1_1_DSP48_6_U                                             |myproject_mul_mul_16s_10ns_26_1_1_DSP48_6_1091                                                                                                                                                                                                        |     4|
|51    |    myproject_mul_mul_16s_10ns_26_1_1_U177                                                    |myproject_mul_mul_16s_10ns_26_1_1_658                                                                                                                                                                                                                 |     5|
|52    |      myproject_mul_mul_16s_10ns_26_1_1_DSP48_6_U                                             |myproject_mul_mul_16s_10ns_26_1_1_DSP48_6_1090                                                                                                                                                                                                        |     5|
|53    |    myproject_mul_mul_16s_10ns_26_1_1_U179                                                    |myproject_mul_mul_16s_10ns_26_1_1_659                                                                                                                                                                                                                 |    29|
|54    |      myproject_mul_mul_16s_10ns_26_1_1_DSP48_6_U                                             |myproject_mul_mul_16s_10ns_26_1_1_DSP48_6_1089                                                                                                                                                                                                        |    29|
|55    |    myproject_mul_mul_16s_10ns_26_1_1_U185                                                    |myproject_mul_mul_16s_10ns_26_1_1_660                                                                                                                                                                                                                 |     3|
|56    |      myproject_mul_mul_16s_10ns_26_1_1_DSP48_6_U                                             |myproject_mul_mul_16s_10ns_26_1_1_DSP48_6_1088                                                                                                                                                                                                        |     3|
|57    |    myproject_mul_mul_16s_10ns_26_1_1_U192                                                    |myproject_mul_mul_16s_10ns_26_1_1_661                                                                                                                                                                                                                 |     3|
|58    |      myproject_mul_mul_16s_10ns_26_1_1_DSP48_6_U                                             |myproject_mul_mul_16s_10ns_26_1_1_DSP48_6_1087                                                                                                                                                                                                        |     3|
|59    |    myproject_mul_mul_16s_10ns_26_1_1_U197                                                    |myproject_mul_mul_16s_10ns_26_1_1_662                                                                                                                                                                                                                 |     6|
|60    |      myproject_mul_mul_16s_10ns_26_1_1_DSP48_6_U                                             |myproject_mul_mul_16s_10ns_26_1_1_DSP48_6_1086                                                                                                                                                                                                        |     6|
|61    |    myproject_mul_mul_16s_10ns_26_1_1_U202                                                    |myproject_mul_mul_16s_10ns_26_1_1_663                                                                                                                                                                                                                 |    31|
|62    |      myproject_mul_mul_16s_10ns_26_1_1_DSP48_6_U                                             |myproject_mul_mul_16s_10ns_26_1_1_DSP48_6_1085                                                                                                                                                                                                        |    31|
|63    |    myproject_mul_mul_16s_10ns_26_1_1_U204                                                    |myproject_mul_mul_16s_10ns_26_1_1_664                                                                                                                                                                                                                 |     7|
|64    |      myproject_mul_mul_16s_10ns_26_1_1_DSP48_6_U                                             |myproject_mul_mul_16s_10ns_26_1_1_DSP48_6_1084                                                                                                                                                                                                        |     7|
|65    |    myproject_mul_mul_16s_10ns_26_1_1_U225                                                    |myproject_mul_mul_16s_10ns_26_1_1_665                                                                                                                                                                                                                 |    29|
|66    |      myproject_mul_mul_16s_10ns_26_1_1_DSP48_6_U                                             |myproject_mul_mul_16s_10ns_26_1_1_DSP48_6_1083                                                                                                                                                                                                        |    29|
|67    |    myproject_mul_mul_16s_10ns_26_1_1_U226                                                    |myproject_mul_mul_16s_10ns_26_1_1_666                                                                                                                                                                                                                 |    30|
|68    |      myproject_mul_mul_16s_10ns_26_1_1_DSP48_6_U                                             |myproject_mul_mul_16s_10ns_26_1_1_DSP48_6_1082                                                                                                                                                                                                        |    30|
|69    |    myproject_mul_mul_16s_10ns_26_1_1_U230                                                    |myproject_mul_mul_16s_10ns_26_1_1_667                                                                                                                                                                                                                 |    31|
|70    |      myproject_mul_mul_16s_10ns_26_1_1_DSP48_6_U                                             |myproject_mul_mul_16s_10ns_26_1_1_DSP48_6_1081                                                                                                                                                                                                        |    31|
|71    |    myproject_mul_mul_16s_10ns_26_1_1_U235                                                    |myproject_mul_mul_16s_10ns_26_1_1_668                                                                                                                                                                                                                 |     4|
|72    |      myproject_mul_mul_16s_10ns_26_1_1_DSP48_6_U                                             |myproject_mul_mul_16s_10ns_26_1_1_DSP48_6_1080                                                                                                                                                                                                        |     4|
|73    |    myproject_mul_mul_16s_10ns_26_1_1_U242                                                    |myproject_mul_mul_16s_10ns_26_1_1_669                                                                                                                                                                                                                 |    30|
|74    |      myproject_mul_mul_16s_10ns_26_1_1_DSP48_6_U                                             |myproject_mul_mul_16s_10ns_26_1_1_DSP48_6_1079                                                                                                                                                                                                        |    30|
|75    |    myproject_mul_mul_16s_10ns_26_1_1_U243                                                    |myproject_mul_mul_16s_10ns_26_1_1_670                                                                                                                                                                                                                 |     5|
|76    |      myproject_mul_mul_16s_10ns_26_1_1_DSP48_6_U                                             |myproject_mul_mul_16s_10ns_26_1_1_DSP48_6_1078                                                                                                                                                                                                        |     5|
|77    |    myproject_mul_mul_16s_10ns_26_1_1_U244                                                    |myproject_mul_mul_16s_10ns_26_1_1_671                                                                                                                                                                                                                 |     3|
|78    |      myproject_mul_mul_16s_10ns_26_1_1_DSP48_6_U                                             |myproject_mul_mul_16s_10ns_26_1_1_DSP48_6_1077                                                                                                                                                                                                        |     3|
|79    |    myproject_mul_mul_16s_10ns_26_1_1_U254                                                    |myproject_mul_mul_16s_10ns_26_1_1_672                                                                                                                                                                                                                 |    29|
|80    |      myproject_mul_mul_16s_10ns_26_1_1_DSP48_6_U                                             |myproject_mul_mul_16s_10ns_26_1_1_DSP48_6_1076                                                                                                                                                                                                        |    29|
|81    |    myproject_mul_mul_16s_10ns_26_1_1_U271                                                    |myproject_mul_mul_16s_10ns_26_1_1_673                                                                                                                                                                                                                 |    18|
|82    |      myproject_mul_mul_16s_10ns_26_1_1_DSP48_6_U                                             |myproject_mul_mul_16s_10ns_26_1_1_DSP48_6_1075                                                                                                                                                                                                        |    18|
|83    |    myproject_mul_mul_16s_10ns_26_1_1_U283                                                    |myproject_mul_mul_16s_10ns_26_1_1_674                                                                                                                                                                                                                 |    45|
|84    |      myproject_mul_mul_16s_10ns_26_1_1_DSP48_6_U                                             |myproject_mul_mul_16s_10ns_26_1_1_DSP48_6_1074                                                                                                                                                                                                        |    45|
|85    |    myproject_mul_mul_16s_10ns_26_1_1_U75                                                     |myproject_mul_mul_16s_10ns_26_1_1_675                                                                                                                                                                                                                 |     1|
|86    |      myproject_mul_mul_16s_10ns_26_1_1_DSP48_6_U                                             |myproject_mul_mul_16s_10ns_26_1_1_DSP48_6_1073                                                                                                                                                                                                        |     1|
|87    |    myproject_mul_mul_16s_10ns_26_1_1_U80                                                     |myproject_mul_mul_16s_10ns_26_1_1_676                                                                                                                                                                                                                 |     1|
|88    |      myproject_mul_mul_16s_10ns_26_1_1_DSP48_6_U                                             |myproject_mul_mul_16s_10ns_26_1_1_DSP48_6_1072                                                                                                                                                                                                        |     1|
|89    |    myproject_mul_mul_16s_10ns_26_1_1_U82                                                     |myproject_mul_mul_16s_10ns_26_1_1_677                                                                                                                                                                                                                 |     4|
|90    |      myproject_mul_mul_16s_10ns_26_1_1_DSP48_6_U                                             |myproject_mul_mul_16s_10ns_26_1_1_DSP48_6_1071                                                                                                                                                                                                        |     4|
|91    |    myproject_mul_mul_16s_10s_26_1_1_U101                                                     |myproject_mul_mul_16s_10s_26_1_1_678                                                                                                                                                                                                                  |     4|
|92    |      myproject_mul_mul_16s_10s_26_1_1_DSP48_2_U                                              |myproject_mul_mul_16s_10s_26_1_1_DSP48_2_1070                                                                                                                                                                                                         |     4|
|93    |    myproject_mul_mul_16s_10s_26_1_1_U105                                                     |myproject_mul_mul_16s_10s_26_1_1_679                                                                                                                                                                                                                  |     2|
|94    |      myproject_mul_mul_16s_10s_26_1_1_DSP48_2_U                                              |myproject_mul_mul_16s_10s_26_1_1_DSP48_2_1069                                                                                                                                                                                                         |     2|
|95    |    myproject_mul_mul_16s_10s_26_1_1_U106                                                     |myproject_mul_mul_16s_10s_26_1_1_680                                                                                                                                                                                                                  |    32|
|96    |      myproject_mul_mul_16s_10s_26_1_1_DSP48_2_U                                              |myproject_mul_mul_16s_10s_26_1_1_DSP48_2_1068                                                                                                                                                                                                         |    32|
|97    |    myproject_mul_mul_16s_10s_26_1_1_U115                                                     |myproject_mul_mul_16s_10s_26_1_1_681                                                                                                                                                                                                                  |     3|
|98    |      myproject_mul_mul_16s_10s_26_1_1_DSP48_2_U                                              |myproject_mul_mul_16s_10s_26_1_1_DSP48_2_1067                                                                                                                                                                                                         |     3|
|99    |    myproject_mul_mul_16s_10s_26_1_1_U128                                                     |myproject_mul_mul_16s_10s_26_1_1_682                                                                                                                                                                                                                  |    30|
|100   |      myproject_mul_mul_16s_10s_26_1_1_DSP48_2_U                                              |myproject_mul_mul_16s_10s_26_1_1_DSP48_2_1066                                                                                                                                                                                                         |    30|
|101   |    myproject_mul_mul_16s_10s_26_1_1_U129                                                     |myproject_mul_mul_16s_10s_26_1_1_683                                                                                                                                                                                                                  |     4|
|102   |      myproject_mul_mul_16s_10s_26_1_1_DSP48_2_U                                              |myproject_mul_mul_16s_10s_26_1_1_DSP48_2_1065                                                                                                                                                                                                         |     4|
|103   |    myproject_mul_mul_16s_10s_26_1_1_U141                                                     |myproject_mul_mul_16s_10s_26_1_1_684                                                                                                                                                                                                                  |    28|
|104   |      myproject_mul_mul_16s_10s_26_1_1_DSP48_2_U                                              |myproject_mul_mul_16s_10s_26_1_1_DSP48_2_1064                                                                                                                                                                                                         |    28|
|105   |    myproject_mul_mul_16s_10s_26_1_1_U144                                                     |myproject_mul_mul_16s_10s_26_1_1_685                                                                                                                                                                                                                  |    31|
|106   |      myproject_mul_mul_16s_10s_26_1_1_DSP48_2_U                                              |myproject_mul_mul_16s_10s_26_1_1_DSP48_2_1063                                                                                                                                                                                                         |    31|
|107   |    myproject_mul_mul_16s_10s_26_1_1_U150                                                     |myproject_mul_mul_16s_10s_26_1_1_686                                                                                                                                                                                                                  |    31|
|108   |      myproject_mul_mul_16s_10s_26_1_1_DSP48_2_U                                              |myproject_mul_mul_16s_10s_26_1_1_DSP48_2_1062                                                                                                                                                                                                         |    31|
|109   |    myproject_mul_mul_16s_10s_26_1_1_U155                                                     |myproject_mul_mul_16s_10s_26_1_1_687                                                                                                                                                                                                                  |     1|
|110   |      myproject_mul_mul_16s_10s_26_1_1_DSP48_2_U                                              |myproject_mul_mul_16s_10s_26_1_1_DSP48_2_1061                                                                                                                                                                                                         |     1|
|111   |    myproject_mul_mul_16s_10s_26_1_1_U160                                                     |myproject_mul_mul_16s_10s_26_1_1_688                                                                                                                                                                                                                  |    31|
|112   |      myproject_mul_mul_16s_10s_26_1_1_DSP48_2_U                                              |myproject_mul_mul_16s_10s_26_1_1_DSP48_2_1060                                                                                                                                                                                                         |    31|
|113   |    myproject_mul_mul_16s_10s_26_1_1_U166                                                     |myproject_mul_mul_16s_10s_26_1_1_689                                                                                                                                                                                                                  |     7|
|114   |      myproject_mul_mul_16s_10s_26_1_1_DSP48_2_U                                              |myproject_mul_mul_16s_10s_26_1_1_DSP48_2_1059                                                                                                                                                                                                         |     7|
|115   |    myproject_mul_mul_16s_10s_26_1_1_U173                                                     |myproject_mul_mul_16s_10s_26_1_1_690                                                                                                                                                                                                                  |    31|
|116   |      myproject_mul_mul_16s_10s_26_1_1_DSP48_2_U                                              |myproject_mul_mul_16s_10s_26_1_1_DSP48_2_1058                                                                                                                                                                                                         |    31|
|117   |    myproject_mul_mul_16s_10s_26_1_1_U181                                                     |myproject_mul_mul_16s_10s_26_1_1_691                                                                                                                                                                                                                  |     4|
|118   |      myproject_mul_mul_16s_10s_26_1_1_DSP48_2_U                                              |myproject_mul_mul_16s_10s_26_1_1_DSP48_2_1057                                                                                                                                                                                                         |     4|
|119   |    myproject_mul_mul_16s_10s_26_1_1_U183                                                     |myproject_mul_mul_16s_10s_26_1_1_692                                                                                                                                                                                                                  |     2|
|120   |      myproject_mul_mul_16s_10s_26_1_1_DSP48_2_U                                              |myproject_mul_mul_16s_10s_26_1_1_DSP48_2_1056                                                                                                                                                                                                         |     2|
|121   |    myproject_mul_mul_16s_10s_26_1_1_U184                                                     |myproject_mul_mul_16s_10s_26_1_1_693                                                                                                                                                                                                                  |     6|
|122   |      myproject_mul_mul_16s_10s_26_1_1_DSP48_2_U                                              |myproject_mul_mul_16s_10s_26_1_1_DSP48_2_1055                                                                                                                                                                                                         |     6|
|123   |    myproject_mul_mul_16s_10s_26_1_1_U190                                                     |myproject_mul_mul_16s_10s_26_1_1_694                                                                                                                                                                                                                  |     4|
|124   |      myproject_mul_mul_16s_10s_26_1_1_DSP48_2_U                                              |myproject_mul_mul_16s_10s_26_1_1_DSP48_2_1054                                                                                                                                                                                                         |     4|
|125   |    myproject_mul_mul_16s_10s_26_1_1_U215                                                     |myproject_mul_mul_16s_10s_26_1_1_695                                                                                                                                                                                                                  |     5|
|126   |      myproject_mul_mul_16s_10s_26_1_1_DSP48_2_U                                              |myproject_mul_mul_16s_10s_26_1_1_DSP48_2_1053                                                                                                                                                                                                         |     5|
|127   |    myproject_mul_mul_16s_10s_26_1_1_U222                                                     |myproject_mul_mul_16s_10s_26_1_1_696                                                                                                                                                                                                                  |     8|
|128   |      myproject_mul_mul_16s_10s_26_1_1_DSP48_2_U                                              |myproject_mul_mul_16s_10s_26_1_1_DSP48_2_1052                                                                                                                                                                                                         |     8|
|129   |    myproject_mul_mul_16s_10s_26_1_1_U227                                                     |myproject_mul_mul_16s_10s_26_1_1_697                                                                                                                                                                                                                  |    48|
|130   |      myproject_mul_mul_16s_10s_26_1_1_DSP48_2_U                                              |myproject_mul_mul_16s_10s_26_1_1_DSP48_2_1051                                                                                                                                                                                                         |    48|
|131   |    myproject_mul_mul_16s_10s_26_1_1_U251                                                     |myproject_mul_mul_16s_10s_26_1_1_698                                                                                                                                                                                                                  |     5|
|132   |      myproject_mul_mul_16s_10s_26_1_1_DSP48_2_U                                              |myproject_mul_mul_16s_10s_26_1_1_DSP48_2_1050                                                                                                                                                                                                         |     5|
|133   |    myproject_mul_mul_16s_10s_26_1_1_U253                                                     |myproject_mul_mul_16s_10s_26_1_1_699                                                                                                                                                                                                                  |     6|
|134   |      myproject_mul_mul_16s_10s_26_1_1_DSP48_2_U                                              |myproject_mul_mul_16s_10s_26_1_1_DSP48_2_1049                                                                                                                                                                                                         |     6|
|135   |    myproject_mul_mul_16s_10s_26_1_1_U257                                                     |myproject_mul_mul_16s_10s_26_1_1_700                                                                                                                                                                                                                  |    31|
|136   |      myproject_mul_mul_16s_10s_26_1_1_DSP48_2_U                                              |myproject_mul_mul_16s_10s_26_1_1_DSP48_2_1048                                                                                                                                                                                                         |    31|
|137   |    myproject_mul_mul_16s_10s_26_1_1_U258                                                     |myproject_mul_mul_16s_10s_26_1_1_701                                                                                                                                                                                                                  |    22|
|138   |      myproject_mul_mul_16s_10s_26_1_1_DSP48_2_U                                              |myproject_mul_mul_16s_10s_26_1_1_DSP48_2_1047                                                                                                                                                                                                         |    22|
|139   |    myproject_mul_mul_16s_10s_26_1_1_U259                                                     |myproject_mul_mul_16s_10s_26_1_1_702                                                                                                                                                                                                                  |    20|
|140   |      myproject_mul_mul_16s_10s_26_1_1_DSP48_2_U                                              |myproject_mul_mul_16s_10s_26_1_1_DSP48_2_1046                                                                                                                                                                                                         |    20|
|141   |    myproject_mul_mul_16s_10s_26_1_1_U261                                                     |myproject_mul_mul_16s_10s_26_1_1_703                                                                                                                                                                                                                  |    30|
|142   |      myproject_mul_mul_16s_10s_26_1_1_DSP48_2_U                                              |myproject_mul_mul_16s_10s_26_1_1_DSP48_2_1045                                                                                                                                                                                                         |    30|
|143   |    myproject_mul_mul_16s_10s_26_1_1_U273                                                     |myproject_mul_mul_16s_10s_26_1_1_704                                                                                                                                                                                                                  |     2|
|144   |      myproject_mul_mul_16s_10s_26_1_1_DSP48_2_U                                              |myproject_mul_mul_16s_10s_26_1_1_DSP48_2_1044                                                                                                                                                                                                         |     2|
|145   |    myproject_mul_mul_16s_10s_26_1_1_U286                                                     |myproject_mul_mul_16s_10s_26_1_1_705                                                                                                                                                                                                                  |     7|
|146   |      myproject_mul_mul_16s_10s_26_1_1_DSP48_2_U                                              |myproject_mul_mul_16s_10s_26_1_1_DSP48_2_1043                                                                                                                                                                                                         |     7|
|147   |    myproject_mul_mul_16s_10s_26_1_1_U61                                                      |myproject_mul_mul_16s_10s_26_1_1_706                                                                                                                                                                                                                  |    30|
|148   |      myproject_mul_mul_16s_10s_26_1_1_DSP48_2_U                                              |myproject_mul_mul_16s_10s_26_1_1_DSP48_2_1042                                                                                                                                                                                                         |    30|
|149   |    myproject_mul_mul_16s_10s_26_1_1_U62                                                      |myproject_mul_mul_16s_10s_26_1_1_707                                                                                                                                                                                                                  |     8|
|150   |      myproject_mul_mul_16s_10s_26_1_1_DSP48_2_U                                              |myproject_mul_mul_16s_10s_26_1_1_DSP48_2_1041                                                                                                                                                                                                         |     8|
|151   |    myproject_mul_mul_16s_10s_26_1_1_U65                                                      |myproject_mul_mul_16s_10s_26_1_1_708                                                                                                                                                                                                                  |     5|
|152   |      myproject_mul_mul_16s_10s_26_1_1_DSP48_2_U                                              |myproject_mul_mul_16s_10s_26_1_1_DSP48_2_1040                                                                                                                                                                                                         |     5|
|153   |    myproject_mul_mul_16s_10s_26_1_1_U66                                                      |myproject_mul_mul_16s_10s_26_1_1_709                                                                                                                                                                                                                  |     1|
|154   |      myproject_mul_mul_16s_10s_26_1_1_DSP48_2_U                                              |myproject_mul_mul_16s_10s_26_1_1_DSP48_2_1039                                                                                                                                                                                                         |     1|
|155   |    myproject_mul_mul_16s_10s_26_1_1_U69                                                      |myproject_mul_mul_16s_10s_26_1_1_710                                                                                                                                                                                                                  |    30|
|156   |      myproject_mul_mul_16s_10s_26_1_1_DSP48_2_U                                              |myproject_mul_mul_16s_10s_26_1_1_DSP48_2_1038                                                                                                                                                                                                         |    30|
|157   |    myproject_mul_mul_16s_10s_26_1_1_U73                                                      |myproject_mul_mul_16s_10s_26_1_1_711                                                                                                                                                                                                                  |     6|
|158   |      myproject_mul_mul_16s_10s_26_1_1_DSP48_2_U                                              |myproject_mul_mul_16s_10s_26_1_1_DSP48_2_1037                                                                                                                                                                                                         |     6|
|159   |    myproject_mul_mul_16s_10s_26_1_1_U85                                                      |myproject_mul_mul_16s_10s_26_1_1_712                                                                                                                                                                                                                  |    29|
|160   |      myproject_mul_mul_16s_10s_26_1_1_DSP48_2_U                                              |myproject_mul_mul_16s_10s_26_1_1_DSP48_2_1036                                                                                                                                                                                                         |    29|
|161   |    myproject_mul_mul_16s_10s_26_1_1_U91                                                      |myproject_mul_mul_16s_10s_26_1_1_713                                                                                                                                                                                                                  |    31|
|162   |      myproject_mul_mul_16s_10s_26_1_1_DSP48_2_U                                              |myproject_mul_mul_16s_10s_26_1_1_DSP48_2_1035                                                                                                                                                                                                         |    31|
|163   |    myproject_mul_mul_16s_11ns_26_1_1_U100                                                    |myproject_mul_mul_16s_11ns_26_1_1_714                                                                                                                                                                                                                 |    29|
|164   |      myproject_mul_mul_16s_11ns_26_1_1_DSP48_9_U                                             |myproject_mul_mul_16s_11ns_26_1_1_DSP48_9_1034                                                                                                                                                                                                        |    29|
|165   |    myproject_mul_mul_16s_11ns_26_1_1_U104                                                    |myproject_mul_mul_16s_11ns_26_1_1_715                                                                                                                                                                                                                 |     3|
|166   |      myproject_mul_mul_16s_11ns_26_1_1_DSP48_9_U                                             |myproject_mul_mul_16s_11ns_26_1_1_DSP48_9_1033                                                                                                                                                                                                        |     3|
|167   |    myproject_mul_mul_16s_11ns_26_1_1_U108                                                    |myproject_mul_mul_16s_11ns_26_1_1_716                                                                                                                                                                                                                 |     4|
|168   |      myproject_mul_mul_16s_11ns_26_1_1_DSP48_9_U                                             |myproject_mul_mul_16s_11ns_26_1_1_DSP48_9_1032                                                                                                                                                                                                        |     4|
|169   |    myproject_mul_mul_16s_11ns_26_1_1_U136                                                    |myproject_mul_mul_16s_11ns_26_1_1_717                                                                                                                                                                                                                 |     1|
|170   |      myproject_mul_mul_16s_11ns_26_1_1_DSP48_9_U                                             |myproject_mul_mul_16s_11ns_26_1_1_DSP48_9_1031                                                                                                                                                                                                        |     1|
|171   |    myproject_mul_mul_16s_11ns_26_1_1_U151                                                    |myproject_mul_mul_16s_11ns_26_1_1_718                                                                                                                                                                                                                 |     8|
|172   |      myproject_mul_mul_16s_11ns_26_1_1_DSP48_9_U                                             |myproject_mul_mul_16s_11ns_26_1_1_DSP48_9_1030                                                                                                                                                                                                        |     8|
|173   |    myproject_mul_mul_16s_11ns_26_1_1_U176                                                    |myproject_mul_mul_16s_11ns_26_1_1_719                                                                                                                                                                                                                 |     7|
|174   |      myproject_mul_mul_16s_11ns_26_1_1_DSP48_9_U                                             |myproject_mul_mul_16s_11ns_26_1_1_DSP48_9_1029                                                                                                                                                                                                        |     7|
|175   |    myproject_mul_mul_16s_11ns_26_1_1_U196                                                    |myproject_mul_mul_16s_11ns_26_1_1_720                                                                                                                                                                                                                 |     8|
|176   |      myproject_mul_mul_16s_11ns_26_1_1_DSP48_9_U                                             |myproject_mul_mul_16s_11ns_26_1_1_DSP48_9_1028                                                                                                                                                                                                        |     8|
|177   |    myproject_mul_mul_16s_11ns_26_1_1_U217                                                    |myproject_mul_mul_16s_11ns_26_1_1_721                                                                                                                                                                                                                 |     2|
|178   |      myproject_mul_mul_16s_11ns_26_1_1_DSP48_9_U                                             |myproject_mul_mul_16s_11ns_26_1_1_DSP48_9_1027                                                                                                                                                                                                        |     2|
|179   |    myproject_mul_mul_16s_11ns_26_1_1_U223                                                    |myproject_mul_mul_16s_11ns_26_1_1_722                                                                                                                                                                                                                 |     2|
|180   |      myproject_mul_mul_16s_11ns_26_1_1_DSP48_9_U                                             |myproject_mul_mul_16s_11ns_26_1_1_DSP48_9_1026                                                                                                                                                                                                        |     2|
|181   |    myproject_mul_mul_16s_11ns_26_1_1_U237                                                    |myproject_mul_mul_16s_11ns_26_1_1_723                                                                                                                                                                                                                 |     4|
|182   |      myproject_mul_mul_16s_11ns_26_1_1_DSP48_9_U                                             |myproject_mul_mul_16s_11ns_26_1_1_DSP48_9_1025                                                                                                                                                                                                        |     4|
|183   |    myproject_mul_mul_16s_11ns_26_1_1_U250                                                    |myproject_mul_mul_16s_11ns_26_1_1_724                                                                                                                                                                                                                 |    30|
|184   |      myproject_mul_mul_16s_11ns_26_1_1_DSP48_9_U                                             |myproject_mul_mul_16s_11ns_26_1_1_DSP48_9_1024                                                                                                                                                                                                        |    30|
|185   |    myproject_mul_mul_16s_11ns_26_1_1_U260                                                    |myproject_mul_mul_16s_11ns_26_1_1_725                                                                                                                                                                                                                 |    18|
|186   |      myproject_mul_mul_16s_11ns_26_1_1_DSP48_9_U                                             |myproject_mul_mul_16s_11ns_26_1_1_DSP48_9_1023                                                                                                                                                                                                        |    18|
|187   |    myproject_mul_mul_16s_11ns_26_1_1_U268                                                    |myproject_mul_mul_16s_11ns_26_1_1_726                                                                                                                                                                                                                 |    21|
|188   |      myproject_mul_mul_16s_11ns_26_1_1_DSP48_9_U                                             |myproject_mul_mul_16s_11ns_26_1_1_DSP48_9_1022                                                                                                                                                                                                        |    21|
|189   |    myproject_mul_mul_16s_11ns_26_1_1_U270                                                    |myproject_mul_mul_16s_11ns_26_1_1_727                                                                                                                                                                                                                 |    18|
|190   |      myproject_mul_mul_16s_11ns_26_1_1_DSP48_9_U                                             |myproject_mul_mul_16s_11ns_26_1_1_DSP48_9_1021                                                                                                                                                                                                        |    18|
|191   |    myproject_mul_mul_16s_11ns_26_1_1_U272                                                    |myproject_mul_mul_16s_11ns_26_1_1_728                                                                                                                                                                                                                 |     6|
|192   |      myproject_mul_mul_16s_11ns_26_1_1_DSP48_9_U                                             |myproject_mul_mul_16s_11ns_26_1_1_DSP48_9_1020                                                                                                                                                                                                        |     6|
|193   |    myproject_mul_mul_16s_11ns_26_1_1_U280                                                    |myproject_mul_mul_16s_11ns_26_1_1_729                                                                                                                                                                                                                 |    20|
|194   |      myproject_mul_mul_16s_11ns_26_1_1_DSP48_9_U                                             |myproject_mul_mul_16s_11ns_26_1_1_DSP48_9_1019                                                                                                                                                                                                        |    20|
|195   |    myproject_mul_mul_16s_11ns_26_1_1_U281                                                    |myproject_mul_mul_16s_11ns_26_1_1_730                                                                                                                                                                                                                 |    18|
|196   |      myproject_mul_mul_16s_11ns_26_1_1_DSP48_9_U                                             |myproject_mul_mul_16s_11ns_26_1_1_DSP48_9_1018                                                                                                                                                                                                        |    18|
|197   |    myproject_mul_mul_16s_11ns_26_1_1_U287                                                    |myproject_mul_mul_16s_11ns_26_1_1_731                                                                                                                                                                                                                 |     7|
|198   |      myproject_mul_mul_16s_11ns_26_1_1_DSP48_9_U                                             |myproject_mul_mul_16s_11ns_26_1_1_DSP48_9_1017                                                                                                                                                                                                        |     7|
|199   |    myproject_mul_mul_16s_11ns_26_1_1_U81                                                     |myproject_mul_mul_16s_11ns_26_1_1_732                                                                                                                                                                                                                 |     4|
|200   |      myproject_mul_mul_16s_11ns_26_1_1_DSP48_9_U                                             |myproject_mul_mul_16s_11ns_26_1_1_DSP48_9_1016                                                                                                                                                                                                        |     4|
|201   |    myproject_mul_mul_16s_11ns_26_1_1_U86                                                     |myproject_mul_mul_16s_11ns_26_1_1_733                                                                                                                                                                                                                 |    33|
|202   |      myproject_mul_mul_16s_11ns_26_1_1_DSP48_9_U                                             |myproject_mul_mul_16s_11ns_26_1_1_DSP48_9_1015                                                                                                                                                                                                        |    33|
|203   |    myproject_mul_mul_16s_11ns_26_1_1_U88                                                     |myproject_mul_mul_16s_11ns_26_1_1_734                                                                                                                                                                                                                 |     2|
|204   |      myproject_mul_mul_16s_11ns_26_1_1_DSP48_9_U                                             |myproject_mul_mul_16s_11ns_26_1_1_DSP48_9_1014                                                                                                                                                                                                        |     2|
|205   |    myproject_mul_mul_16s_11ns_26_1_1_U89                                                     |myproject_mul_mul_16s_11ns_26_1_1_735                                                                                                                                                                                                                 |    30|
|206   |      myproject_mul_mul_16s_11ns_26_1_1_DSP48_9_U                                             |myproject_mul_mul_16s_11ns_26_1_1_DSP48_9_1013                                                                                                                                                                                                        |    30|
|207   |    myproject_mul_mul_16s_11ns_26_1_1_U96                                                     |myproject_mul_mul_16s_11ns_26_1_1_736                                                                                                                                                                                                                 |    34|
|208   |      myproject_mul_mul_16s_11ns_26_1_1_DSP48_9_U                                             |myproject_mul_mul_16s_11ns_26_1_1_DSP48_9_1012                                                                                                                                                                                                        |    34|
|209   |    myproject_mul_mul_16s_11ns_26_1_1_U97                                                     |myproject_mul_mul_16s_11ns_26_1_1_737                                                                                                                                                                                                                 |     6|
|210   |      myproject_mul_mul_16s_11ns_26_1_1_DSP48_9_U                                             |myproject_mul_mul_16s_11ns_26_1_1_DSP48_9_1011                                                                                                                                                                                                        |     6|
|211   |    myproject_mul_mul_16s_11ns_26_1_1_U99                                                     |myproject_mul_mul_16s_11ns_26_1_1_738                                                                                                                                                                                                                 |     1|
|212   |      myproject_mul_mul_16s_11ns_26_1_1_DSP48_9_U                                             |myproject_mul_mul_16s_11ns_26_1_1_DSP48_9_1010                                                                                                                                                                                                        |     1|
|213   |    myproject_mul_mul_16s_11s_26_1_1_U118                                                     |myproject_mul_mul_16s_11s_26_1_1_739                                                                                                                                                                                                                  |     6|
|214   |      myproject_mul_mul_16s_11s_26_1_1_DSP48_10_U                                             |myproject_mul_mul_16s_11s_26_1_1_DSP48_10_1009                                                                                                                                                                                                        |     6|
|215   |    myproject_mul_mul_16s_11s_26_1_1_U130                                                     |myproject_mul_mul_16s_11s_26_1_1_740                                                                                                                                                                                                                  |     2|
|216   |      myproject_mul_mul_16s_11s_26_1_1_DSP48_10_U                                             |myproject_mul_mul_16s_11s_26_1_1_DSP48_10_1008                                                                                                                                                                                                        |     2|
|217   |    myproject_mul_mul_16s_11s_26_1_1_U153                                                     |myproject_mul_mul_16s_11s_26_1_1_741                                                                                                                                                                                                                  |     6|
|218   |      myproject_mul_mul_16s_11s_26_1_1_DSP48_10_U                                             |myproject_mul_mul_16s_11s_26_1_1_DSP48_10_1007                                                                                                                                                                                                        |     6|
|219   |    myproject_mul_mul_16s_11s_26_1_1_U162                                                     |myproject_mul_mul_16s_11s_26_1_1_742                                                                                                                                                                                                                  |     6|
|220   |      myproject_mul_mul_16s_11s_26_1_1_DSP48_10_U                                             |myproject_mul_mul_16s_11s_26_1_1_DSP48_10_1006                                                                                                                                                                                                        |     6|
|221   |    myproject_mul_mul_16s_11s_26_1_1_U178                                                     |myproject_mul_mul_16s_11s_26_1_1_743                                                                                                                                                                                                                  |     4|
|222   |      myproject_mul_mul_16s_11s_26_1_1_DSP48_10_U                                             |myproject_mul_mul_16s_11s_26_1_1_DSP48_10_1005                                                                                                                                                                                                        |     4|
|223   |    myproject_mul_mul_16s_11s_26_1_1_U182                                                     |myproject_mul_mul_16s_11s_26_1_1_744                                                                                                                                                                                                                  |     4|
|224   |      myproject_mul_mul_16s_11s_26_1_1_DSP48_10_U                                             |myproject_mul_mul_16s_11s_26_1_1_DSP48_10_1004                                                                                                                                                                                                        |     4|
|225   |    myproject_mul_mul_16s_11s_26_1_1_U188                                                     |myproject_mul_mul_16s_11s_26_1_1_745                                                                                                                                                                                                                  |    30|
|226   |      myproject_mul_mul_16s_11s_26_1_1_DSP48_10_U                                             |myproject_mul_mul_16s_11s_26_1_1_DSP48_10_1003                                                                                                                                                                                                        |    30|
|227   |    myproject_mul_mul_16s_11s_26_1_1_U194                                                     |myproject_mul_mul_16s_11s_26_1_1_746                                                                                                                                                                                                                  |    32|
|228   |      myproject_mul_mul_16s_11s_26_1_1_DSP48_10_U                                             |myproject_mul_mul_16s_11s_26_1_1_DSP48_10_1002                                                                                                                                                                                                        |    32|
|229   |    myproject_mul_mul_16s_11s_26_1_1_U206                                                     |myproject_mul_mul_16s_11s_26_1_1_747                                                                                                                                                                                                                  |     5|
|230   |      myproject_mul_mul_16s_11s_26_1_1_DSP48_10_U                                             |myproject_mul_mul_16s_11s_26_1_1_DSP48_10_1001                                                                                                                                                                                                        |     5|
|231   |    myproject_mul_mul_16s_11s_26_1_1_U224                                                     |myproject_mul_mul_16s_11s_26_1_1_748                                                                                                                                                                                                                  |    27|
|232   |      myproject_mul_mul_16s_11s_26_1_1_DSP48_10_U                                             |myproject_mul_mul_16s_11s_26_1_1_DSP48_10_1000                                                                                                                                                                                                        |    27|
|233   |    myproject_mul_mul_16s_11s_26_1_1_U228                                                     |myproject_mul_mul_16s_11s_26_1_1_749                                                                                                                                                                                                                  |     5|
|234   |      myproject_mul_mul_16s_11s_26_1_1_DSP48_10_U                                             |myproject_mul_mul_16s_11s_26_1_1_DSP48_10_999                                                                                                                                                                                                         |     5|
|235   |    myproject_mul_mul_16s_11s_26_1_1_U236                                                     |myproject_mul_mul_16s_11s_26_1_1_750                                                                                                                                                                                                                  |     2|
|236   |      myproject_mul_mul_16s_11s_26_1_1_DSP48_10_U                                             |myproject_mul_mul_16s_11s_26_1_1_DSP48_10_998                                                                                                                                                                                                         |     2|
|237   |    myproject_mul_mul_16s_11s_26_1_1_U239                                                     |myproject_mul_mul_16s_11s_26_1_1_751                                                                                                                                                                                                                  |     5|
|238   |      myproject_mul_mul_16s_11s_26_1_1_DSP48_10_U                                             |myproject_mul_mul_16s_11s_26_1_1_DSP48_10_997                                                                                                                                                                                                         |     5|
|239   |    myproject_mul_mul_16s_11s_26_1_1_U275                                                     |myproject_mul_mul_16s_11s_26_1_1_752                                                                                                                                                                                                                  |    29|
|240   |      myproject_mul_mul_16s_11s_26_1_1_DSP48_10_U                                             |myproject_mul_mul_16s_11s_26_1_1_DSP48_10_996                                                                                                                                                                                                         |    29|
|241   |    myproject_mul_mul_16s_11s_26_1_1_U276                                                     |myproject_mul_mul_16s_11s_26_1_1_753                                                                                                                                                                                                                  |    31|
|242   |      myproject_mul_mul_16s_11s_26_1_1_DSP48_10_U                                             |myproject_mul_mul_16s_11s_26_1_1_DSP48_10_995                                                                                                                                                                                                         |    31|
|243   |    myproject_mul_mul_16s_12ns_26_1_1_U213                                                    |myproject_mul_mul_16s_12ns_26_1_1                                                                                                                                                                                                                     |    31|
|244   |      myproject_mul_mul_16s_12ns_26_1_1_DSP48_13_U                                            |myproject_mul_mul_16s_12ns_26_1_1_DSP48_13_994                                                                                                                                                                                                        |    31|
|245   |    myproject_mul_mul_16s_12ns_26_1_1_U216                                                    |myproject_mul_mul_16s_12ns_26_1_1_754                                                                                                                                                                                                                 |     2|
|246   |      myproject_mul_mul_16s_12ns_26_1_1_DSP48_13_U                                            |myproject_mul_mul_16s_12ns_26_1_1_DSP48_13_993                                                                                                                                                                                                        |     2|
|247   |    myproject_mul_mul_16s_12ns_26_1_1_U240                                                    |myproject_mul_mul_16s_12ns_26_1_1_755                                                                                                                                                                                                                 |     2|
|248   |      myproject_mul_mul_16s_12ns_26_1_1_DSP48_13_U                                            |myproject_mul_mul_16s_12ns_26_1_1_DSP48_13                                                                                                                                                                                                            |     2|
|249   |    myproject_mul_mul_16s_12s_26_1_1_U187                                                     |myproject_mul_mul_16s_12s_26_1_1_756                                                                                                                                                                                                                  |    30|
|250   |      myproject_mul_mul_16s_12s_26_1_1_DSP48_12_U                                             |myproject_mul_mul_16s_12s_26_1_1_DSP48_12_992                                                                                                                                                                                                         |    30|
|251   |    myproject_mul_mul_16s_12s_26_1_1_U229                                                     |myproject_mul_mul_16s_12s_26_1_1_757                                                                                                                                                                                                                  |     3|
|252   |      myproject_mul_mul_16s_12s_26_1_1_DSP48_12_U                                             |myproject_mul_mul_16s_12s_26_1_1_DSP48_12_991                                                                                                                                                                                                         |     3|
|253   |    myproject_mul_mul_16s_6ns_22_1_1_U145                                                     |myproject_mul_mul_16s_6ns_22_1_1                                                                                                                                                                                                                      |    16|
|254   |      myproject_mul_mul_16s_6ns_22_1_1_DSP48_11_U                                             |myproject_mul_mul_16s_6ns_22_1_1_DSP48_11_990                                                                                                                                                                                                         |    16|
|255   |    myproject_mul_mul_16s_6ns_22_1_1_U175                                                     |myproject_mul_mul_16s_6ns_22_1_1_758                                                                                                                                                                                                                  |    17|
|256   |      myproject_mul_mul_16s_6ns_22_1_1_DSP48_11_U                                             |myproject_mul_mul_16s_6ns_22_1_1_DSP48_11_989                                                                                                                                                                                                         |    17|
|257   |    myproject_mul_mul_16s_6ns_22_1_1_U247                                                     |myproject_mul_mul_16s_6ns_22_1_1_759                                                                                                                                                                                                                  |    15|
|258   |      myproject_mul_mul_16s_6ns_22_1_1_DSP48_11_U                                             |myproject_mul_mul_16s_6ns_22_1_1_DSP48_11_988                                                                                                                                                                                                         |    15|
|259   |    myproject_mul_mul_16s_6ns_22_1_1_U256                                                     |myproject_mul_mul_16s_6ns_22_1_1_760                                                                                                                                                                                                                  |    20|
|260   |      myproject_mul_mul_16s_6ns_22_1_1_DSP48_11_U                                             |myproject_mul_mul_16s_6ns_22_1_1_DSP48_11                                                                                                                                                                                                             |    20|
|261   |    myproject_mul_mul_16s_6s_22_1_1_U143                                                      |myproject_mul_mul_16s_6s_22_1_1_761                                                                                                                                                                                                                   |     3|
|262   |      myproject_mul_mul_16s_6s_22_1_1_DSP48_7_U                                               |myproject_mul_mul_16s_6s_22_1_1_DSP48_7_987                                                                                                                                                                                                           |     3|
|263   |    myproject_mul_mul_16s_6s_22_1_1_U232                                                      |myproject_mul_mul_16s_6s_22_1_1_762                                                                                                                                                                                                                   |    17|
|264   |      myproject_mul_mul_16s_6s_22_1_1_DSP48_7_U                                               |myproject_mul_mul_16s_6s_22_1_1_DSP48_7_986                                                                                                                                                                                                           |    17|
|265   |    myproject_mul_mul_16s_6s_22_1_1_U76                                                       |myproject_mul_mul_16s_6s_22_1_1_763                                                                                                                                                                                                                   |    18|
|266   |      myproject_mul_mul_16s_6s_22_1_1_DSP48_7_U                                               |myproject_mul_mul_16s_6s_22_1_1_DSP48_7_985                                                                                                                                                                                                           |    18|
|267   |    myproject_mul_mul_16s_7ns_23_1_1_U113                                                     |myproject_mul_mul_16s_7ns_23_1_1_764                                                                                                                                                                                                                  |    18|
|268   |      myproject_mul_mul_16s_7ns_23_1_1_DSP48_8_U                                              |myproject_mul_mul_16s_7ns_23_1_1_DSP48_8_984                                                                                                                                                                                                          |    18|
|269   |    myproject_mul_mul_16s_7ns_23_1_1_U135                                                     |myproject_mul_mul_16s_7ns_23_1_1_765                                                                                                                                                                                                                  |    15|
|270   |      myproject_mul_mul_16s_7ns_23_1_1_DSP48_8_U                                              |myproject_mul_mul_16s_7ns_23_1_1_DSP48_8_983                                                                                                                                                                                                          |    15|
|271   |    myproject_mul_mul_16s_7ns_23_1_1_U163                                                     |myproject_mul_mul_16s_7ns_23_1_1_766                                                                                                                                                                                                                  |    16|
|272   |      myproject_mul_mul_16s_7ns_23_1_1_DSP48_8_U                                              |myproject_mul_mul_16s_7ns_23_1_1_DSP48_8_982                                                                                                                                                                                                          |    16|
|273   |    myproject_mul_mul_16s_7ns_23_1_1_U191                                                     |myproject_mul_mul_16s_7ns_23_1_1_767                                                                                                                                                                                                                  |    16|
|274   |      myproject_mul_mul_16s_7ns_23_1_1_DSP48_8_U                                              |myproject_mul_mul_16s_7ns_23_1_1_DSP48_8_981                                                                                                                                                                                                          |    16|
|275   |    myproject_mul_mul_16s_7ns_23_1_1_U79                                                      |myproject_mul_mul_16s_7ns_23_1_1_768                                                                                                                                                                                                                  |     5|
|276   |      myproject_mul_mul_16s_7ns_23_1_1_DSP48_8_U                                              |myproject_mul_mul_16s_7ns_23_1_1_DSP48_8_980                                                                                                                                                                                                          |     5|
|277   |    myproject_mul_mul_16s_7s_23_1_1_U110                                                      |myproject_mul_mul_16s_7s_23_1_1_769                                                                                                                                                                                                                   |    17|
|278   |      myproject_mul_mul_16s_7s_23_1_1_DSP48_0_U                                               |myproject_mul_mul_16s_7s_23_1_1_DSP48_0_979                                                                                                                                                                                                           |    17|
|279   |    myproject_mul_mul_16s_7s_23_1_1_U201                                                      |myproject_mul_mul_16s_7s_23_1_1_770                                                                                                                                                                                                                   |    20|
|280   |      myproject_mul_mul_16s_7s_23_1_1_DSP48_0_U                                               |myproject_mul_mul_16s_7s_23_1_1_DSP48_0_978                                                                                                                                                                                                           |    20|
|281   |    myproject_mul_mul_16s_7s_23_1_1_U265                                                      |myproject_mul_mul_16s_7s_23_1_1_771                                                                                                                                                                                                                   |     3|
|282   |      myproject_mul_mul_16s_7s_23_1_1_DSP48_0_U                                               |myproject_mul_mul_16s_7s_23_1_1_DSP48_0_977                                                                                                                                                                                                           |     3|
|283   |    myproject_mul_mul_16s_7s_23_1_1_U277                                                      |myproject_mul_mul_16s_7s_23_1_1_772                                                                                                                                                                                                                   |    19|
|284   |      myproject_mul_mul_16s_7s_23_1_1_DSP48_0_U                                               |myproject_mul_mul_16s_7s_23_1_1_DSP48_0_976                                                                                                                                                                                                           |    19|
|285   |    myproject_mul_mul_16s_7s_23_1_1_U59                                                       |myproject_mul_mul_16s_7s_23_1_1_773                                                                                                                                                                                                                   |    18|
|286   |      myproject_mul_mul_16s_7s_23_1_1_DSP48_0_U                                               |myproject_mul_mul_16s_7s_23_1_1_DSP48_0_975                                                                                                                                                                                                           |    18|
|287   |    myproject_mul_mul_16s_7s_23_1_1_U64                                                       |myproject_mul_mul_16s_7s_23_1_1_774                                                                                                                                                                                                                   |     2|
|288   |      myproject_mul_mul_16s_7s_23_1_1_DSP48_0_U                                               |myproject_mul_mul_16s_7s_23_1_1_DSP48_0_974                                                                                                                                                                                                           |     2|
|289   |    myproject_mul_mul_16s_7s_23_1_1_U78                                                       |myproject_mul_mul_16s_7s_23_1_1_775                                                                                                                                                                                                                   |    17|
|290   |      myproject_mul_mul_16s_7s_23_1_1_DSP48_0_U                                               |myproject_mul_mul_16s_7s_23_1_1_DSP48_0_973                                                                                                                                                                                                           |    17|
|291   |    myproject_mul_mul_16s_7s_23_1_1_U90                                                       |myproject_mul_mul_16s_7s_23_1_1_776                                                                                                                                                                                                                   |    18|
|292   |      myproject_mul_mul_16s_7s_23_1_1_DSP48_0_U                                               |myproject_mul_mul_16s_7s_23_1_1_DSP48_0_972                                                                                                                                                                                                           |    18|
|293   |    myproject_mul_mul_16s_7s_23_1_1_U92                                                       |myproject_mul_mul_16s_7s_23_1_1_777                                                                                                                                                                                                                   |     1|
|294   |      myproject_mul_mul_16s_7s_23_1_1_DSP48_0_U                                               |myproject_mul_mul_16s_7s_23_1_1_DSP48_0_971                                                                                                                                                                                                           |     1|
|295   |    myproject_mul_mul_16s_8ns_24_1_1_U103                                                     |myproject_mul_mul_16s_8ns_24_1_1_778                                                                                                                                                                                                                  |    48|
|296   |      myproject_mul_mul_16s_8ns_24_1_1_DSP48_4_U                                              |myproject_mul_mul_16s_8ns_24_1_1_DSP48_4_970                                                                                                                                                                                                          |    48|
|297   |    myproject_mul_mul_16s_8ns_24_1_1_U111                                                     |myproject_mul_mul_16s_8ns_24_1_1_779                                                                                                                                                                                                                  |     1|
|298   |      myproject_mul_mul_16s_8ns_24_1_1_DSP48_4_U                                              |myproject_mul_mul_16s_8ns_24_1_1_DSP48_4_969                                                                                                                                                                                                          |     1|
|299   |    myproject_mul_mul_16s_8ns_24_1_1_U112                                                     |myproject_mul_mul_16s_8ns_24_1_1_780                                                                                                                                                                                                                  |    20|
|300   |      myproject_mul_mul_16s_8ns_24_1_1_DSP48_4_U                                              |myproject_mul_mul_16s_8ns_24_1_1_DSP48_4_968                                                                                                                                                                                                          |    20|
|301   |    myproject_mul_mul_16s_8ns_24_1_1_U122                                                     |myproject_mul_mul_16s_8ns_24_1_1_781                                                                                                                                                                                                                  |    28|
|302   |      myproject_mul_mul_16s_8ns_24_1_1_DSP48_4_U                                              |myproject_mul_mul_16s_8ns_24_1_1_DSP48_4_967                                                                                                                                                                                                          |    28|
|303   |    myproject_mul_mul_16s_8ns_24_1_1_U142                                                     |myproject_mul_mul_16s_8ns_24_1_1_782                                                                                                                                                                                                                  |     2|
|304   |      myproject_mul_mul_16s_8ns_24_1_1_DSP48_4_U                                              |myproject_mul_mul_16s_8ns_24_1_1_DSP48_4_966                                                                                                                                                                                                          |     2|
|305   |    myproject_mul_mul_16s_8ns_24_1_1_U146                                                     |myproject_mul_mul_16s_8ns_24_1_1_783                                                                                                                                                                                                                  |    18|
|306   |      myproject_mul_mul_16s_8ns_24_1_1_DSP48_4_U                                              |myproject_mul_mul_16s_8ns_24_1_1_DSP48_4_965                                                                                                                                                                                                          |    18|
|307   |    myproject_mul_mul_16s_8ns_24_1_1_U159                                                     |myproject_mul_mul_16s_8ns_24_1_1_784                                                                                                                                                                                                                  |     2|
|308   |      myproject_mul_mul_16s_8ns_24_1_1_DSP48_4_U                                              |myproject_mul_mul_16s_8ns_24_1_1_DSP48_4_964                                                                                                                                                                                                          |     2|
|309   |    myproject_mul_mul_16s_8ns_24_1_1_U169                                                     |myproject_mul_mul_16s_8ns_24_1_1_785                                                                                                                                                                                                                  |     3|
|310   |      myproject_mul_mul_16s_8ns_24_1_1_DSP48_4_U                                              |myproject_mul_mul_16s_8ns_24_1_1_DSP48_4_963                                                                                                                                                                                                          |     3|
|311   |    myproject_mul_mul_16s_8ns_24_1_1_U171                                                     |myproject_mul_mul_16s_8ns_24_1_1_786                                                                                                                                                                                                                  |    18|
|312   |      myproject_mul_mul_16s_8ns_24_1_1_DSP48_4_U                                              |myproject_mul_mul_16s_8ns_24_1_1_DSP48_4_962                                                                                                                                                                                                          |    18|
|313   |    myproject_mul_mul_16s_8ns_24_1_1_U200                                                     |myproject_mul_mul_16s_8ns_24_1_1_787                                                                                                                                                                                                                  |    18|
|314   |      myproject_mul_mul_16s_8ns_24_1_1_DSP48_4_U                                              |myproject_mul_mul_16s_8ns_24_1_1_DSP48_4_961                                                                                                                                                                                                          |    18|
|315   |    myproject_mul_mul_16s_8ns_24_1_1_U211                                                     |myproject_mul_mul_16s_8ns_24_1_1_788                                                                                                                                                                                                                  |    61|
|316   |      myproject_mul_mul_16s_8ns_24_1_1_DSP48_4_U                                              |myproject_mul_mul_16s_8ns_24_1_1_DSP48_4_960                                                                                                                                                                                                          |    61|
|317   |    myproject_mul_mul_16s_8ns_24_1_1_U214                                                     |myproject_mul_mul_16s_8ns_24_1_1_789                                                                                                                                                                                                                  |    18|
|318   |      myproject_mul_mul_16s_8ns_24_1_1_DSP48_4_U                                              |myproject_mul_mul_16s_8ns_24_1_1_DSP48_4_959                                                                                                                                                                                                          |    18|
|319   |    myproject_mul_mul_16s_8ns_24_1_1_U252                                                     |myproject_mul_mul_16s_8ns_24_1_1_790                                                                                                                                                                                                                  |    18|
|320   |      myproject_mul_mul_16s_8ns_24_1_1_DSP48_4_U                                              |myproject_mul_mul_16s_8ns_24_1_1_DSP48_4_958                                                                                                                                                                                                          |    18|
|321   |    myproject_mul_mul_16s_8ns_24_1_1_U269                                                     |myproject_mul_mul_16s_8ns_24_1_1_791                                                                                                                                                                                                                  |    34|
|322   |      myproject_mul_mul_16s_8ns_24_1_1_DSP48_4_U                                              |myproject_mul_mul_16s_8ns_24_1_1_DSP48_4_957                                                                                                                                                                                                          |    34|
|323   |    myproject_mul_mul_16s_8ns_24_1_1_U274                                                     |myproject_mul_mul_16s_8ns_24_1_1_792                                                                                                                                                                                                                  |    28|
|324   |      myproject_mul_mul_16s_8ns_24_1_1_DSP48_4_U                                              |myproject_mul_mul_16s_8ns_24_1_1_DSP48_4_956                                                                                                                                                                                                          |    28|
|325   |    myproject_mul_mul_16s_8ns_24_1_1_U67                                                      |myproject_mul_mul_16s_8ns_24_1_1_793                                                                                                                                                                                                                  |     1|
|326   |      myproject_mul_mul_16s_8ns_24_1_1_DSP48_4_U                                              |myproject_mul_mul_16s_8ns_24_1_1_DSP48_4_955                                                                                                                                                                                                          |     1|
|327   |    myproject_mul_mul_16s_8ns_24_1_1_U68                                                      |myproject_mul_mul_16s_8ns_24_1_1_794                                                                                                                                                                                                                  |    18|
|328   |      myproject_mul_mul_16s_8ns_24_1_1_DSP48_4_U                                              |myproject_mul_mul_16s_8ns_24_1_1_DSP48_4_954                                                                                                                                                                                                          |    18|
|329   |    myproject_mul_mul_16s_8ns_24_1_1_U98                                                      |myproject_mul_mul_16s_8ns_24_1_1_795                                                                                                                                                                                                                  |    18|
|330   |      myproject_mul_mul_16s_8ns_24_1_1_DSP48_4_U                                              |myproject_mul_mul_16s_8ns_24_1_1_DSP48_4_953                                                                                                                                                                                                          |    18|
|331   |    myproject_mul_mul_16s_8s_24_1_1_U107                                                      |myproject_mul_mul_16s_8s_24_1_1_796                                                                                                                                                                                                                   |     1|
|332   |      myproject_mul_mul_16s_8s_24_1_1_DSP48_1_U                                               |myproject_mul_mul_16s_8s_24_1_1_DSP48_1_952                                                                                                                                                                                                           |     1|
|333   |    myproject_mul_mul_16s_8s_24_1_1_U109                                                      |myproject_mul_mul_16s_8s_24_1_1_797                                                                                                                                                                                                                   |    18|
|334   |      myproject_mul_mul_16s_8s_24_1_1_DSP48_1_U                                               |myproject_mul_mul_16s_8s_24_1_1_DSP48_1_951                                                                                                                                                                                                           |    18|
|335   |    myproject_mul_mul_16s_8s_24_1_1_U148                                                      |myproject_mul_mul_16s_8s_24_1_1_798                                                                                                                                                                                                                   |     4|
|336   |      myproject_mul_mul_16s_8s_24_1_1_DSP48_1_U                                               |myproject_mul_mul_16s_8s_24_1_1_DSP48_1_950                                                                                                                                                                                                           |     4|
|337   |    myproject_mul_mul_16s_8s_24_1_1_U164                                                      |myproject_mul_mul_16s_8s_24_1_1_799                                                                                                                                                                                                                   |    18|
|338   |      myproject_mul_mul_16s_8s_24_1_1_DSP48_1_U                                               |myproject_mul_mul_16s_8s_24_1_1_DSP48_1_949                                                                                                                                                                                                           |    18|
|339   |    myproject_mul_mul_16s_8s_24_1_1_U193                                                      |myproject_mul_mul_16s_8s_24_1_1_800                                                                                                                                                                                                                   |    19|
|340   |      myproject_mul_mul_16s_8s_24_1_1_DSP48_1_U                                               |myproject_mul_mul_16s_8s_24_1_1_DSP48_1_948                                                                                                                                                                                                           |    19|
|341   |    myproject_mul_mul_16s_8s_24_1_1_U195                                                      |myproject_mul_mul_16s_8s_24_1_1_801                                                                                                                                                                                                                   |     3|
|342   |      myproject_mul_mul_16s_8s_24_1_1_DSP48_1_U                                               |myproject_mul_mul_16s_8s_24_1_1_DSP48_1_947                                                                                                                                                                                                           |     3|
|343   |    myproject_mul_mul_16s_8s_24_1_1_U203                                                      |myproject_mul_mul_16s_8s_24_1_1_802                                                                                                                                                                                                                   |     3|
|344   |      myproject_mul_mul_16s_8s_24_1_1_DSP48_1_U                                               |myproject_mul_mul_16s_8s_24_1_1_DSP48_1_946                                                                                                                                                                                                           |     3|
|345   |    myproject_mul_mul_16s_8s_24_1_1_U207                                                      |myproject_mul_mul_16s_8s_24_1_1_803                                                                                                                                                                                                                   |    18|
|346   |      myproject_mul_mul_16s_8s_24_1_1_DSP48_1_U                                               |myproject_mul_mul_16s_8s_24_1_1_DSP48_1_945                                                                                                                                                                                                           |    18|
|347   |    myproject_mul_mul_16s_8s_24_1_1_U234                                                      |myproject_mul_mul_16s_8s_24_1_1_804                                                                                                                                                                                                                   |    29|
|348   |      myproject_mul_mul_16s_8s_24_1_1_DSP48_1_U                                               |myproject_mul_mul_16s_8s_24_1_1_DSP48_1_944                                                                                                                                                                                                           |    29|
|349   |    myproject_mul_mul_16s_8s_24_1_1_U249                                                      |myproject_mul_mul_16s_8s_24_1_1_805                                                                                                                                                                                                                   |    31|
|350   |      myproject_mul_mul_16s_8s_24_1_1_DSP48_1_U                                               |myproject_mul_mul_16s_8s_24_1_1_DSP48_1_943                                                                                                                                                                                                           |    31|
|351   |    myproject_mul_mul_16s_8s_24_1_1_U266                                                      |myproject_mul_mul_16s_8s_24_1_1_806                                                                                                                                                                                                                   |     3|
|352   |      myproject_mul_mul_16s_8s_24_1_1_DSP48_1_U                                               |myproject_mul_mul_16s_8s_24_1_1_DSP48_1_942                                                                                                                                                                                                           |     3|
|353   |    myproject_mul_mul_16s_8s_24_1_1_U279                                                      |myproject_mul_mul_16s_8s_24_1_1_807                                                                                                                                                                                                                   |     3|
|354   |      myproject_mul_mul_16s_8s_24_1_1_DSP48_1_U                                               |myproject_mul_mul_16s_8s_24_1_1_DSP48_1_941                                                                                                                                                                                                           |     3|
|355   |    myproject_mul_mul_16s_8s_24_1_1_U282                                                      |myproject_mul_mul_16s_8s_24_1_1_808                                                                                                                                                                                                                   |    20|
|356   |      myproject_mul_mul_16s_8s_24_1_1_DSP48_1_U                                               |myproject_mul_mul_16s_8s_24_1_1_DSP48_1_940                                                                                                                                                                                                           |    20|
|357   |    myproject_mul_mul_16s_8s_24_1_1_U60                                                       |myproject_mul_mul_16s_8s_24_1_1_809                                                                                                                                                                                                                   |    20|
|358   |      myproject_mul_mul_16s_8s_24_1_1_DSP48_1_U                                               |myproject_mul_mul_16s_8s_24_1_1_DSP48_1_939                                                                                                                                                                                                           |    20|
|359   |    myproject_mul_mul_16s_9ns_25_1_1_U102                                                     |myproject_mul_mul_16s_9ns_25_1_1_810                                                                                                                                                                                                                  |     2|
|360   |      myproject_mul_mul_16s_9ns_25_1_1_DSP48_3_U                                              |myproject_mul_mul_16s_9ns_25_1_1_DSP48_3_938                                                                                                                                                                                                          |     2|
|361   |    myproject_mul_mul_16s_9ns_25_1_1_U116                                                     |myproject_mul_mul_16s_9ns_25_1_1_811                                                                                                                                                                                                                  |    31|
|362   |      myproject_mul_mul_16s_9ns_25_1_1_DSP48_3_U                                              |myproject_mul_mul_16s_9ns_25_1_1_DSP48_3_937                                                                                                                                                                                                          |    31|
|363   |    myproject_mul_mul_16s_9ns_25_1_1_U119                                                     |myproject_mul_mul_16s_9ns_25_1_1_812                                                                                                                                                                                                                  |     7|
|364   |      myproject_mul_mul_16s_9ns_25_1_1_DSP48_3_U                                              |myproject_mul_mul_16s_9ns_25_1_1_DSP48_3_936                                                                                                                                                                                                          |     7|
|365   |    myproject_mul_mul_16s_9ns_25_1_1_U121                                                     |myproject_mul_mul_16s_9ns_25_1_1_813                                                                                                                                                                                                                  |     3|
|366   |      myproject_mul_mul_16s_9ns_25_1_1_DSP48_3_U                                              |myproject_mul_mul_16s_9ns_25_1_1_DSP48_3_935                                                                                                                                                                                                          |     3|
|367   |    myproject_mul_mul_16s_9ns_25_1_1_U123                                                     |myproject_mul_mul_16s_9ns_25_1_1_814                                                                                                                                                                                                                  |    28|
|368   |      myproject_mul_mul_16s_9ns_25_1_1_DSP48_3_U                                              |myproject_mul_mul_16s_9ns_25_1_1_DSP48_3_934                                                                                                                                                                                                          |    28|
|369   |    myproject_mul_mul_16s_9ns_25_1_1_U127                                                     |myproject_mul_mul_16s_9ns_25_1_1_815                                                                                                                                                                                                                  |     5|
|370   |      myproject_mul_mul_16s_9ns_25_1_1_DSP48_3_U                                              |myproject_mul_mul_16s_9ns_25_1_1_DSP48_3_933                                                                                                                                                                                                          |     5|
|371   |    myproject_mul_mul_16s_9ns_25_1_1_U131                                                     |myproject_mul_mul_16s_9ns_25_1_1_816                                                                                                                                                                                                                  |     9|
|372   |      myproject_mul_mul_16s_9ns_25_1_1_DSP48_3_U                                              |myproject_mul_mul_16s_9ns_25_1_1_DSP48_3_932                                                                                                                                                                                                          |     9|
|373   |    myproject_mul_mul_16s_9ns_25_1_1_U134                                                     |myproject_mul_mul_16s_9ns_25_1_1_817                                                                                                                                                                                                                  |    31|
|374   |      myproject_mul_mul_16s_9ns_25_1_1_DSP48_3_U                                              |myproject_mul_mul_16s_9ns_25_1_1_DSP48_3_931                                                                                                                                                                                                          |    31|
|375   |    myproject_mul_mul_16s_9ns_25_1_1_U137                                                     |myproject_mul_mul_16s_9ns_25_1_1_818                                                                                                                                                                                                                  |     1|
|376   |      myproject_mul_mul_16s_9ns_25_1_1_DSP48_3_U                                              |myproject_mul_mul_16s_9ns_25_1_1_DSP48_3_930                                                                                                                                                                                                          |     1|
|377   |    myproject_mul_mul_16s_9ns_25_1_1_U140                                                     |myproject_mul_mul_16s_9ns_25_1_1_819                                                                                                                                                                                                                  |     7|
|378   |      myproject_mul_mul_16s_9ns_25_1_1_DSP48_3_U                                              |myproject_mul_mul_16s_9ns_25_1_1_DSP48_3_929                                                                                                                                                                                                          |     7|
|379   |    myproject_mul_mul_16s_9ns_25_1_1_U147                                                     |myproject_mul_mul_16s_9ns_25_1_1_820                                                                                                                                                                                                                  |    33|
|380   |      myproject_mul_mul_16s_9ns_25_1_1_DSP48_3_U                                              |myproject_mul_mul_16s_9ns_25_1_1_DSP48_3_928                                                                                                                                                                                                          |    33|
|381   |    myproject_mul_mul_16s_9ns_25_1_1_U154                                                     |myproject_mul_mul_16s_9ns_25_1_1_821                                                                                                                                                                                                                  |     7|
|382   |      myproject_mul_mul_16s_9ns_25_1_1_DSP48_3_U                                              |myproject_mul_mul_16s_9ns_25_1_1_DSP48_3_927                                                                                                                                                                                                          |     7|
|383   |    myproject_mul_mul_16s_9ns_25_1_1_U199                                                     |myproject_mul_mul_16s_9ns_25_1_1_822                                                                                                                                                                                                                  |    32|
|384   |      myproject_mul_mul_16s_9ns_25_1_1_DSP48_3_U                                              |myproject_mul_mul_16s_9ns_25_1_1_DSP48_3_926                                                                                                                                                                                                          |    32|
|385   |    myproject_mul_mul_16s_9ns_25_1_1_U208                                                     |myproject_mul_mul_16s_9ns_25_1_1_823                                                                                                                                                                                                                  |     1|
|386   |      myproject_mul_mul_16s_9ns_25_1_1_DSP48_3_U                                              |myproject_mul_mul_16s_9ns_25_1_1_DSP48_3_925                                                                                                                                                                                                          |     1|
|387   |    myproject_mul_mul_16s_9ns_25_1_1_U209                                                     |myproject_mul_mul_16s_9ns_25_1_1_824                                                                                                                                                                                                                  |    28|
|388   |      myproject_mul_mul_16s_9ns_25_1_1_DSP48_3_U                                              |myproject_mul_mul_16s_9ns_25_1_1_DSP48_3_924                                                                                                                                                                                                          |    28|
|389   |    myproject_mul_mul_16s_9ns_25_1_1_U210                                                     |myproject_mul_mul_16s_9ns_25_1_1_825                                                                                                                                                                                                                  |     6|
|390   |      myproject_mul_mul_16s_9ns_25_1_1_DSP48_3_U                                              |myproject_mul_mul_16s_9ns_25_1_1_DSP48_3_923                                                                                                                                                                                                          |     6|
|391   |    myproject_mul_mul_16s_9ns_25_1_1_U231                                                     |myproject_mul_mul_16s_9ns_25_1_1_826                                                                                                                                                                                                                  |     3|
|392   |      myproject_mul_mul_16s_9ns_25_1_1_DSP48_3_U                                              |myproject_mul_mul_16s_9ns_25_1_1_DSP48_3_922                                                                                                                                                                                                          |     3|
|393   |    myproject_mul_mul_16s_9ns_25_1_1_U238                                                     |myproject_mul_mul_16s_9ns_25_1_1_827                                                                                                                                                                                                                  |    30|
|394   |      myproject_mul_mul_16s_9ns_25_1_1_DSP48_3_U                                              |myproject_mul_mul_16s_9ns_25_1_1_DSP48_3_921                                                                                                                                                                                                          |    30|
|395   |    myproject_mul_mul_16s_9ns_25_1_1_U245                                                     |myproject_mul_mul_16s_9ns_25_1_1_828                                                                                                                                                                                                                  |    29|
|396   |      myproject_mul_mul_16s_9ns_25_1_1_DSP48_3_U                                              |myproject_mul_mul_16s_9ns_25_1_1_DSP48_3_920                                                                                                                                                                                                          |    29|
|397   |    myproject_mul_mul_16s_9ns_25_1_1_U246                                                     |myproject_mul_mul_16s_9ns_25_1_1_829                                                                                                                                                                                                                  |     7|
|398   |      myproject_mul_mul_16s_9ns_25_1_1_DSP48_3_U                                              |myproject_mul_mul_16s_9ns_25_1_1_DSP48_3_919                                                                                                                                                                                                          |     7|
|399   |    myproject_mul_mul_16s_9ns_25_1_1_U248                                                     |myproject_mul_mul_16s_9ns_25_1_1_830                                                                                                                                                                                                                  |     8|
|400   |      myproject_mul_mul_16s_9ns_25_1_1_DSP48_3_U                                              |myproject_mul_mul_16s_9ns_25_1_1_DSP48_3_918                                                                                                                                                                                                          |     8|
|401   |    myproject_mul_mul_16s_9ns_25_1_1_U255                                                     |myproject_mul_mul_16s_9ns_25_1_1_831                                                                                                                                                                                                                  |    29|
|402   |      myproject_mul_mul_16s_9ns_25_1_1_DSP48_3_U                                              |myproject_mul_mul_16s_9ns_25_1_1_DSP48_3_917                                                                                                                                                                                                          |    29|
|403   |    myproject_mul_mul_16s_9ns_25_1_1_U267                                                     |myproject_mul_mul_16s_9ns_25_1_1_832                                                                                                                                                                                                                  |    30|
|404   |      myproject_mul_mul_16s_9ns_25_1_1_DSP48_3_U                                              |myproject_mul_mul_16s_9ns_25_1_1_DSP48_3_916                                                                                                                                                                                                          |    30|
|405   |    myproject_mul_mul_16s_9ns_25_1_1_U284                                                     |myproject_mul_mul_16s_9ns_25_1_1_833                                                                                                                                                                                                                  |     9|
|406   |      myproject_mul_mul_16s_9ns_25_1_1_DSP48_3_U                                              |myproject_mul_mul_16s_9ns_25_1_1_DSP48_3_915                                                                                                                                                                                                          |     9|
|407   |    myproject_mul_mul_16s_9ns_25_1_1_U285                                                     |myproject_mul_mul_16s_9ns_25_1_1_834                                                                                                                                                                                                                  |    30|
|408   |      myproject_mul_mul_16s_9ns_25_1_1_DSP48_3_U                                              |myproject_mul_mul_16s_9ns_25_1_1_DSP48_3_914                                                                                                                                                                                                          |    30|
|409   |    myproject_mul_mul_16s_9ns_25_1_1_U63                                                      |myproject_mul_mul_16s_9ns_25_1_1_835                                                                                                                                                                                                                  |     5|
|410   |      myproject_mul_mul_16s_9ns_25_1_1_DSP48_3_U                                              |myproject_mul_mul_16s_9ns_25_1_1_DSP48_3_913                                                                                                                                                                                                          |     5|
|411   |    myproject_mul_mul_16s_9ns_25_1_1_U70                                                      |myproject_mul_mul_16s_9ns_25_1_1_836                                                                                                                                                                                                                  |     7|
|412   |      myproject_mul_mul_16s_9ns_25_1_1_DSP48_3_U                                              |myproject_mul_mul_16s_9ns_25_1_1_DSP48_3_912                                                                                                                                                                                                          |     7|
|413   |    myproject_mul_mul_16s_9ns_25_1_1_U71                                                      |myproject_mul_mul_16s_9ns_25_1_1_837                                                                                                                                                                                                                  |    30|
|414   |      myproject_mul_mul_16s_9ns_25_1_1_DSP48_3_U                                              |myproject_mul_mul_16s_9ns_25_1_1_DSP48_3_911                                                                                                                                                                                                          |    30|
|415   |    myproject_mul_mul_16s_9ns_25_1_1_U72                                                      |myproject_mul_mul_16s_9ns_25_1_1_838                                                                                                                                                                                                                  |     1|
|416   |      myproject_mul_mul_16s_9ns_25_1_1_DSP48_3_U                                              |myproject_mul_mul_16s_9ns_25_1_1_DSP48_3_910                                                                                                                                                                                                          |     1|
|417   |    myproject_mul_mul_16s_9ns_25_1_1_U77                                                      |myproject_mul_mul_16s_9ns_25_1_1_839                                                                                                                                                                                                                  |    30|
|418   |      myproject_mul_mul_16s_9ns_25_1_1_DSP48_3_U                                              |myproject_mul_mul_16s_9ns_25_1_1_DSP48_3_909                                                                                                                                                                                                          |    30|
|419   |    myproject_mul_mul_16s_9ns_25_1_1_U83                                                      |myproject_mul_mul_16s_9ns_25_1_1_840                                                                                                                                                                                                                  |     7|
|420   |      myproject_mul_mul_16s_9ns_25_1_1_DSP48_3_U                                              |myproject_mul_mul_16s_9ns_25_1_1_DSP48_3_908                                                                                                                                                                                                          |     7|
|421   |    myproject_mul_mul_16s_9ns_25_1_1_U87                                                      |myproject_mul_mul_16s_9ns_25_1_1_841                                                                                                                                                                                                                  |    28|
|422   |      myproject_mul_mul_16s_9ns_25_1_1_DSP48_3_U                                              |myproject_mul_mul_16s_9ns_25_1_1_DSP48_3_907                                                                                                                                                                                                          |    28|
|423   |    myproject_mul_mul_16s_9ns_25_1_1_U93                                                      |myproject_mul_mul_16s_9ns_25_1_1_842                                                                                                                                                                                                                  |    33|
|424   |      myproject_mul_mul_16s_9ns_25_1_1_DSP48_3_U                                              |myproject_mul_mul_16s_9ns_25_1_1_DSP48_3_906                                                                                                                                                                                                          |    33|
|425   |    myproject_mul_mul_16s_9ns_25_1_1_U94                                                      |myproject_mul_mul_16s_9ns_25_1_1_843                                                                                                                                                                                                                  |    28|
|426   |      myproject_mul_mul_16s_9ns_25_1_1_DSP48_3_U                                              |myproject_mul_mul_16s_9ns_25_1_1_DSP48_3_905                                                                                                                                                                                                          |    28|
|427   |    myproject_mul_mul_16s_9ns_25_1_1_U95                                                      |myproject_mul_mul_16s_9ns_25_1_1_844                                                                                                                                                                                                                  |     3|
|428   |      myproject_mul_mul_16s_9ns_25_1_1_DSP48_3_U                                              |myproject_mul_mul_16s_9ns_25_1_1_DSP48_3_904                                                                                                                                                                                                          |     3|
|429   |    myproject_mul_mul_16s_9s_25_1_1_U117                                                      |myproject_mul_mul_16s_9s_25_1_1_845                                                                                                                                                                                                                   |     5|
|430   |      myproject_mul_mul_16s_9s_25_1_1_DSP48_5_U                                               |myproject_mul_mul_16s_9s_25_1_1_DSP48_5_903                                                                                                                                                                                                           |     5|
|431   |    myproject_mul_mul_16s_9s_25_1_1_U138                                                      |myproject_mul_mul_16s_9s_25_1_1_846                                                                                                                                                                                                                   |     2|
|432   |      myproject_mul_mul_16s_9s_25_1_1_DSP48_5_U                                               |myproject_mul_mul_16s_9s_25_1_1_DSP48_5_902                                                                                                                                                                                                           |     2|
|433   |    myproject_mul_mul_16s_9s_25_1_1_U139                                                      |myproject_mul_mul_16s_9s_25_1_1_847                                                                                                                                                                                                                   |    31|
|434   |      myproject_mul_mul_16s_9s_25_1_1_DSP48_5_U                                               |myproject_mul_mul_16s_9s_25_1_1_DSP48_5_901                                                                                                                                                                                                           |    31|
|435   |    myproject_mul_mul_16s_9s_25_1_1_U149                                                      |myproject_mul_mul_16s_9s_25_1_1_848                                                                                                                                                                                                                   |     3|
|436   |      myproject_mul_mul_16s_9s_25_1_1_DSP48_5_U                                               |myproject_mul_mul_16s_9s_25_1_1_DSP48_5_900                                                                                                                                                                                                           |     3|
|437   |    myproject_mul_mul_16s_9s_25_1_1_U152                                                      |myproject_mul_mul_16s_9s_25_1_1_849                                                                                                                                                                                                                   |    29|
|438   |      myproject_mul_mul_16s_9s_25_1_1_DSP48_5_U                                               |myproject_mul_mul_16s_9s_25_1_1_DSP48_5_899                                                                                                                                                                                                           |    29|
|439   |    myproject_mul_mul_16s_9s_25_1_1_U156                                                      |myproject_mul_mul_16s_9s_25_1_1_850                                                                                                                                                                                                                   |    29|
|440   |      myproject_mul_mul_16s_9s_25_1_1_DSP48_5_U                                               |myproject_mul_mul_16s_9s_25_1_1_DSP48_5_898                                                                                                                                                                                                           |    29|
|441   |    myproject_mul_mul_16s_9s_25_1_1_U157                                                      |myproject_mul_mul_16s_9s_25_1_1_851                                                                                                                                                                                                                   |     6|
|442   |      myproject_mul_mul_16s_9s_25_1_1_DSP48_5_U                                               |myproject_mul_mul_16s_9s_25_1_1_DSP48_5_897                                                                                                                                                                                                           |     6|
|443   |    myproject_mul_mul_16s_9s_25_1_1_U158                                                      |myproject_mul_mul_16s_9s_25_1_1_852                                                                                                                                                                                                                   |     3|
|444   |      myproject_mul_mul_16s_9s_25_1_1_DSP48_5_U                                               |myproject_mul_mul_16s_9s_25_1_1_DSP48_5_896                                                                                                                                                                                                           |     3|
|445   |    myproject_mul_mul_16s_9s_25_1_1_U161                                                      |myproject_mul_mul_16s_9s_25_1_1_853                                                                                                                                                                                                                   |    32|
|446   |      myproject_mul_mul_16s_9s_25_1_1_DSP48_5_U                                               |myproject_mul_mul_16s_9s_25_1_1_DSP48_5_895                                                                                                                                                                                                           |    32|
|447   |    myproject_mul_mul_16s_9s_25_1_1_U174                                                      |myproject_mul_mul_16s_9s_25_1_1_854                                                                                                                                                                                                                   |    29|
|448   |      myproject_mul_mul_16s_9s_25_1_1_DSP48_5_U                                               |myproject_mul_mul_16s_9s_25_1_1_DSP48_5_894                                                                                                                                                                                                           |    29|
|449   |    myproject_mul_mul_16s_9s_25_1_1_U180                                                      |myproject_mul_mul_16s_9s_25_1_1_855                                                                                                                                                                                                                   |     1|
|450   |      myproject_mul_mul_16s_9s_25_1_1_DSP48_5_U                                               |myproject_mul_mul_16s_9s_25_1_1_DSP48_5_893                                                                                                                                                                                                           |     1|
|451   |    myproject_mul_mul_16s_9s_25_1_1_U186                                                      |myproject_mul_mul_16s_9s_25_1_1_856                                                                                                                                                                                                                   |    31|
|452   |      myproject_mul_mul_16s_9s_25_1_1_DSP48_5_U                                               |myproject_mul_mul_16s_9s_25_1_1_DSP48_5_892                                                                                                                                                                                                           |    31|
|453   |    myproject_mul_mul_16s_9s_25_1_1_U189                                                      |myproject_mul_mul_16s_9s_25_1_1_857                                                                                                                                                                                                                   |     5|
|454   |      myproject_mul_mul_16s_9s_25_1_1_DSP48_5_U                                               |myproject_mul_mul_16s_9s_25_1_1_DSP48_5_891                                                                                                                                                                                                           |     5|
|455   |    myproject_mul_mul_16s_9s_25_1_1_U198                                                      |myproject_mul_mul_16s_9s_25_1_1_858                                                                                                                                                                                                                   |    28|
|456   |      myproject_mul_mul_16s_9s_25_1_1_DSP48_5_U                                               |myproject_mul_mul_16s_9s_25_1_1_DSP48_5_890                                                                                                                                                                                                           |    28|
|457   |    myproject_mul_mul_16s_9s_25_1_1_U205                                                      |myproject_mul_mul_16s_9s_25_1_1_859                                                                                                                                                                                                                   |     7|
|458   |      myproject_mul_mul_16s_9s_25_1_1_DSP48_5_U                                               |myproject_mul_mul_16s_9s_25_1_1_DSP48_5_889                                                                                                                                                                                                           |     7|
|459   |    myproject_mul_mul_16s_9s_25_1_1_U212                                                      |myproject_mul_mul_16s_9s_25_1_1_860                                                                                                                                                                                                                   |    34|
|460   |      myproject_mul_mul_16s_9s_25_1_1_DSP48_5_U                                               |myproject_mul_mul_16s_9s_25_1_1_DSP48_5_888                                                                                                                                                                                                           |    34|
|461   |    myproject_mul_mul_16s_9s_25_1_1_U218                                                      |myproject_mul_mul_16s_9s_25_1_1_861                                                                                                                                                                                                                   |    30|
|462   |      myproject_mul_mul_16s_9s_25_1_1_DSP48_5_U                                               |myproject_mul_mul_16s_9s_25_1_1_DSP48_5_887                                                                                                                                                                                                           |    30|
|463   |    myproject_mul_mul_16s_9s_25_1_1_U219                                                      |myproject_mul_mul_16s_9s_25_1_1_862                                                                                                                                                                                                                   |     3|
|464   |      myproject_mul_mul_16s_9s_25_1_1_DSP48_5_U                                               |myproject_mul_mul_16s_9s_25_1_1_DSP48_5_886                                                                                                                                                                                                           |     3|
|465   |    myproject_mul_mul_16s_9s_25_1_1_U220                                                      |myproject_mul_mul_16s_9s_25_1_1_863                                                                                                                                                                                                                   |     3|
|466   |      myproject_mul_mul_16s_9s_25_1_1_DSP48_5_U                                               |myproject_mul_mul_16s_9s_25_1_1_DSP48_5_885                                                                                                                                                                                                           |     3|
|467   |    myproject_mul_mul_16s_9s_25_1_1_U221                                                      |myproject_mul_mul_16s_9s_25_1_1_864                                                                                                                                                                                                                   |    35|
|468   |      myproject_mul_mul_16s_9s_25_1_1_DSP48_5_U                                               |myproject_mul_mul_16s_9s_25_1_1_DSP48_5_884                                                                                                                                                                                                           |    35|
|469   |    myproject_mul_mul_16s_9s_25_1_1_U233                                                      |myproject_mul_mul_16s_9s_25_1_1_865                                                                                                                                                                                                                   |     2|
|470   |      myproject_mul_mul_16s_9s_25_1_1_DSP48_5_U                                               |myproject_mul_mul_16s_9s_25_1_1_DSP48_5_883                                                                                                                                                                                                           |     2|
|471   |    myproject_mul_mul_16s_9s_25_1_1_U241                                                      |myproject_mul_mul_16s_9s_25_1_1_866                                                                                                                                                                                                                   |     5|
|472   |      myproject_mul_mul_16s_9s_25_1_1_DSP48_5_U                                               |myproject_mul_mul_16s_9s_25_1_1_DSP48_5_882                                                                                                                                                                                                           |     5|
|473   |    myproject_mul_mul_16s_9s_25_1_1_U262                                                      |myproject_mul_mul_16s_9s_25_1_1_867                                                                                                                                                                                                                   |    29|
|474   |      myproject_mul_mul_16s_9s_25_1_1_DSP48_5_U                                               |myproject_mul_mul_16s_9s_25_1_1_DSP48_5_881                                                                                                                                                                                                           |    29|
|475   |    myproject_mul_mul_16s_9s_25_1_1_U263                                                      |myproject_mul_mul_16s_9s_25_1_1_868                                                                                                                                                                                                                   |     7|
|476   |      myproject_mul_mul_16s_9s_25_1_1_DSP48_5_U                                               |myproject_mul_mul_16s_9s_25_1_1_DSP48_5_880                                                                                                                                                                                                           |     7|
|477   |    myproject_mul_mul_16s_9s_25_1_1_U264                                                      |myproject_mul_mul_16s_9s_25_1_1_869                                                                                                                                                                                                                   |     2|
|478   |      myproject_mul_mul_16s_9s_25_1_1_DSP48_5_U                                               |myproject_mul_mul_16s_9s_25_1_1_DSP48_5_879                                                                                                                                                                                                           |     2|
|479   |    myproject_mul_mul_16s_9s_25_1_1_U278                                                      |myproject_mul_mul_16s_9s_25_1_1_870                                                                                                                                                                                                                   |    21|
|480   |      myproject_mul_mul_16s_9s_25_1_1_DSP48_5_U                                               |myproject_mul_mul_16s_9s_25_1_1_DSP48_5_878                                                                                                                                                                                                           |    21|
|481   |    myproject_mul_mul_16s_9s_25_1_1_U74                                                       |myproject_mul_mul_16s_9s_25_1_1_871                                                                                                                                                                                                                   |     2|
|482   |      myproject_mul_mul_16s_9s_25_1_1_DSP48_5_U                                               |myproject_mul_mul_16s_9s_25_1_1_DSP48_5_877                                                                                                                                                                                                           |     2|
|483   |    myproject_mul_mul_16s_9s_25_1_1_U84                                                       |myproject_mul_mul_16s_9s_25_1_1_872                                                                                                                                                                                                                   |    34|
|484   |      myproject_mul_mul_16s_9s_25_1_1_DSP48_5_U                                               |myproject_mul_mul_16s_9s_25_1_1_DSP48_5_876                                                                                                                                                                                                           |    34|
|485   |    myproject_mux_42_16_1_1_U55                                                               |myproject_mux_42_16_1_1                                                                                                                                                                                                                               |    16|
|486   |    myproject_mux_42_16_1_1_U56                                                               |myproject_mux_42_16_1_1_873                                                                                                                                                                                                                           |    32|
|487   |    myproject_mux_42_16_1_1_U57                                                               |myproject_mux_42_16_1_1_874                                                                                                                                                                                                                           |    32|
|488   |    myproject_mux_42_16_1_1_U58                                                               |myproject_mux_42_16_1_1_875                                                                                                                                                                                                                           |    54|
|489   |  dense_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_10u_config9_U0                            |dense_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_10u_config9_s                                                                                                                                                                                       |  8492|
|490   |    call_ret_dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s_fu_381           |dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s                                                                                                                                                                                       |  5597|
|491   |      myproject_mul_mul_16s_10ns_26_1_1_U364                                                  |myproject_mul_mul_16s_10ns_26_1_1                                                                                                                                                                                                                     |     8|
|492   |        myproject_mul_mul_16s_10ns_26_1_1_DSP48_6_U                                           |myproject_mul_mul_16s_10ns_26_1_1_DSP48_6_638                                                                                                                                                                                                         |     8|
|493   |          p_cvt                                                                               |\dense_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_10u_config9_U0/call_ret_dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s_fu_381/myproject_mul_mul_16s_8ns_24_1_1_U360/myproject_mul_mul_16s_8ns_24_1_1_DSP48_4_U/p_cvt_funnel__245  |     8|
|494   |      myproject_mul_mul_16s_10ns_26_1_1_U367                                                  |myproject_mul_mul_16s_10ns_26_1_1_129                                                                                                                                                                                                                 |    39|
|495   |        myproject_mul_mul_16s_10ns_26_1_1_DSP48_6_U                                           |myproject_mul_mul_16s_10ns_26_1_1_DSP48_6_637                                                                                                                                                                                                         |    39|
|496   |          p_cvt                                                                               |\dense_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_10u_config9_U0/call_ret_dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s_fu_381/myproject_mul_mul_16s_8ns_24_1_1_U360/myproject_mul_mul_16s_8ns_24_1_1_DSP48_4_U/p_cvt_funnel__86   |     8|
|497   |      myproject_mul_mul_16s_10ns_26_1_1_U401                                                  |myproject_mul_mul_16s_10ns_26_1_1_130                                                                                                                                                                                                                 |     8|
|498   |        myproject_mul_mul_16s_10ns_26_1_1_DSP48_6_U                                           |myproject_mul_mul_16s_10ns_26_1_1_DSP48_6_636                                                                                                                                                                                                         |     8|
|499   |          p_cvt                                                                               |\dense_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_10u_config9_U0/call_ret_dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s_fu_381/myproject_mul_mul_16s_8ns_24_1_1_U360/myproject_mul_mul_16s_8ns_24_1_1_DSP48_4_U/p_cvt_funnel__234  |     8|
|500   |      myproject_mul_mul_16s_10ns_26_1_1_U404                                                  |myproject_mul_mul_16s_10ns_26_1_1_131                                                                                                                                                                                                                 |    10|
|501   |        myproject_mul_mul_16s_10ns_26_1_1_DSP48_6_U                                           |myproject_mul_mul_16s_10ns_26_1_1_DSP48_6_635                                                                                                                                                                                                         |    10|
|502   |          p_cvt                                                                               |\dense_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_10u_config9_U0/call_ret_dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s_fu_381/myproject_mul_mul_16s_8ns_24_1_1_U360/myproject_mul_mul_16s_8ns_24_1_1_DSP48_4_U/p_cvt_funnel__55   |     8|
|503   |      myproject_mul_mul_16s_10ns_26_1_1_U408                                                  |myproject_mul_mul_16s_10ns_26_1_1_132                                                                                                                                                                                                                 |    39|
|504   |        myproject_mul_mul_16s_10ns_26_1_1_DSP48_6_U                                           |myproject_mul_mul_16s_10ns_26_1_1_DSP48_6_634                                                                                                                                                                                                         |    39|
|505   |          p_cvt                                                                               |\dense_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_10u_config9_U0/call_ret_dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s_fu_381/myproject_mul_mul_16s_8ns_24_1_1_U360/myproject_mul_mul_16s_8ns_24_1_1_DSP48_4_U/p_cvt_funnel__140  |     8|
|506   |      myproject_mul_mul_16s_10ns_26_1_1_U409                                                  |myproject_mul_mul_16s_10ns_26_1_1_133                                                                                                                                                                                                                 |    39|
|507   |        myproject_mul_mul_16s_10ns_26_1_1_DSP48_6_U                                           |myproject_mul_mul_16s_10ns_26_1_1_DSP48_6_633                                                                                                                                                                                                         |    39|
|508   |          p_cvt                                                                               |\dense_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_10u_config9_U0/call_ret_dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s_fu_381/myproject_mul_mul_16s_8ns_24_1_1_U360/myproject_mul_mul_16s_8ns_24_1_1_DSP48_4_U/p_cvt_funnel__5    |     8|
|509   |      myproject_mul_mul_16s_10ns_26_1_1_U413                                                  |myproject_mul_mul_16s_10ns_26_1_1_134                                                                                                                                                                                                                 |     9|
|510   |        myproject_mul_mul_16s_10ns_26_1_1_DSP48_6_U                                           |myproject_mul_mul_16s_10ns_26_1_1_DSP48_6_632                                                                                                                                                                                                         |     9|
|511   |          p_cvt                                                                               |\dense_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_10u_config9_U0/call_ret_dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s_fu_381/myproject_mul_mul_16s_8ns_24_1_1_U360/myproject_mul_mul_16s_8ns_24_1_1_DSP48_4_U/p_cvt_funnel__233  |     8|
|512   |      myproject_mul_mul_16s_10ns_26_1_1_U423                                                  |myproject_mul_mul_16s_10ns_26_1_1_135                                                                                                                                                                                                                 |     8|
|513   |        myproject_mul_mul_16s_10ns_26_1_1_DSP48_6_U                                           |myproject_mul_mul_16s_10ns_26_1_1_DSP48_6_631                                                                                                                                                                                                         |     8|
|514   |          p_cvt                                                                               |\dense_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_10u_config9_U0/call_ret_dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s_fu_381/myproject_mul_mul_16s_8ns_24_1_1_U360/myproject_mul_mul_16s_8ns_24_1_1_DSP48_4_U/p_cvt_funnel__110  |     8|
|515   |      myproject_mul_mul_16s_10ns_26_1_1_U424                                                  |myproject_mul_mul_16s_10ns_26_1_1_136                                                                                                                                                                                                                 |     9|
|516   |        myproject_mul_mul_16s_10ns_26_1_1_DSP48_6_U                                           |myproject_mul_mul_16s_10ns_26_1_1_DSP48_6_630                                                                                                                                                                                                         |     9|
|517   |          p_cvt                                                                               |\dense_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_10u_config9_U0/call_ret_dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s_fu_381/myproject_mul_mul_16s_8ns_24_1_1_U360/myproject_mul_mul_16s_8ns_24_1_1_DSP48_4_U/p_cvt_funnel__104  |     8|
|518   |      myproject_mul_mul_16s_10ns_26_1_1_U433                                                  |myproject_mul_mul_16s_10ns_26_1_1_137                                                                                                                                                                                                                 |    39|
|519   |        myproject_mul_mul_16s_10ns_26_1_1_DSP48_6_U                                           |myproject_mul_mul_16s_10ns_26_1_1_DSP48_6_629                                                                                                                                                                                                         |    39|
|520   |          p_cvt                                                                               |\dense_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_10u_config9_U0/call_ret_dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s_fu_381/myproject_mul_mul_16s_8ns_24_1_1_U360/myproject_mul_mul_16s_8ns_24_1_1_DSP48_4_U/p_cvt_funnel__95   |     8|
|521   |      myproject_mul_mul_16s_10ns_26_1_1_U434                                                  |myproject_mul_mul_16s_10ns_26_1_1_138                                                                                                                                                                                                                 |    42|
|522   |        myproject_mul_mul_16s_10ns_26_1_1_DSP48_6_U                                           |myproject_mul_mul_16s_10ns_26_1_1_DSP48_6_628                                                                                                                                                                                                         |    42|
|523   |          p_cvt                                                                               |\dense_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_10u_config9_U0/call_ret_dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s_fu_381/myproject_mul_mul_16s_8ns_24_1_1_U360/myproject_mul_mul_16s_8ns_24_1_1_DSP48_4_U/p_cvt_funnel__40   |     8|
|524   |      myproject_mul_mul_16s_10ns_26_1_1_U439                                                  |myproject_mul_mul_16s_10ns_26_1_1_139                                                                                                                                                                                                                 |    39|
|525   |        myproject_mul_mul_16s_10ns_26_1_1_DSP48_6_U                                           |myproject_mul_mul_16s_10ns_26_1_1_DSP48_6_627                                                                                                                                                                                                         |    39|
|526   |          p_cvt                                                                               |\dense_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_10u_config9_U0/call_ret_dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s_fu_381/myproject_mul_mul_16s_8ns_24_1_1_U360/myproject_mul_mul_16s_8ns_24_1_1_DSP48_4_U/p_cvt_funnel__111  |     8|
|527   |      myproject_mul_mul_16s_10ns_26_1_1_U443                                                  |myproject_mul_mul_16s_10ns_26_1_1_140                                                                                                                                                                                                                 |    39|
|528   |        myproject_mul_mul_16s_10ns_26_1_1_DSP48_6_U                                           |myproject_mul_mul_16s_10ns_26_1_1_DSP48_6_626                                                                                                                                                                                                         |    39|
|529   |          p_cvt                                                                               |\dense_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_10u_config9_U0/call_ret_dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s_fu_381/myproject_mul_mul_16s_8ns_24_1_1_U360/myproject_mul_mul_16s_8ns_24_1_1_DSP48_4_U/p_cvt_funnel__61   |     8|
|530   |      myproject_mul_mul_16s_10ns_26_1_1_U452                                                  |myproject_mul_mul_16s_10ns_26_1_1_141                                                                                                                                                                                                                 |     8|
|531   |        myproject_mul_mul_16s_10ns_26_1_1_DSP48_6_U                                           |myproject_mul_mul_16s_10ns_26_1_1_DSP48_6_625                                                                                                                                                                                                         |     8|
|532   |          p_cvt                                                                               |\dense_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_10u_config9_U0/call_ret_dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s_fu_381/myproject_mul_mul_16s_8ns_24_1_1_U360/myproject_mul_mul_16s_8ns_24_1_1_DSP48_4_U/p_cvt_funnel__181  |     8|
|533   |      myproject_mul_mul_16s_10ns_26_1_1_U457                                                  |myproject_mul_mul_16s_10ns_26_1_1_142                                                                                                                                                                                                                 |     8|
|534   |        myproject_mul_mul_16s_10ns_26_1_1_DSP48_6_U                                           |myproject_mul_mul_16s_10ns_26_1_1_DSP48_6_624                                                                                                                                                                                                         |     8|
|535   |          p_cvt                                                                               |\dense_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_10u_config9_U0/call_ret_dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s_fu_381/myproject_mul_mul_16s_8ns_24_1_1_U360/myproject_mul_mul_16s_8ns_24_1_1_DSP48_4_U/p_cvt_funnel__158  |     8|
|536   |      myproject_mul_mul_16s_10ns_26_1_1_U466                                                  |myproject_mul_mul_16s_10ns_26_1_1_143                                                                                                                                                                                                                 |    10|
|537   |        myproject_mul_mul_16s_10ns_26_1_1_DSP48_6_U                                           |myproject_mul_mul_16s_10ns_26_1_1_DSP48_6_623                                                                                                                                                                                                         |    10|
|538   |          p_cvt                                                                               |\dense_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_10u_config9_U0/call_ret_dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s_fu_381/myproject_mul_mul_16s_8ns_24_1_1_U360/myproject_mul_mul_16s_8ns_24_1_1_DSP48_4_U/p_cvt_funnel__127  |     8|
|539   |      myproject_mul_mul_16s_10ns_26_1_1_U468                                                  |myproject_mul_mul_16s_10ns_26_1_1_144                                                                                                                                                                                                                 |     8|
|540   |        myproject_mul_mul_16s_10ns_26_1_1_DSP48_6_U                                           |myproject_mul_mul_16s_10ns_26_1_1_DSP48_6_622                                                                                                                                                                                                         |     8|
|541   |          p_cvt                                                                               |\dense_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_10u_config9_U0/call_ret_dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s_fu_381/myproject_mul_mul_16s_8ns_24_1_1_U360/myproject_mul_mul_16s_8ns_24_1_1_DSP48_4_U/p_cvt_funnel__14   |     8|
|542   |      myproject_mul_mul_16s_10ns_26_1_1_U472                                                  |myproject_mul_mul_16s_10ns_26_1_1_145                                                                                                                                                                                                                 |     9|
|543   |        myproject_mul_mul_16s_10ns_26_1_1_DSP48_6_U                                           |myproject_mul_mul_16s_10ns_26_1_1_DSP48_6_621                                                                                                                                                                                                         |     9|
|544   |          p_cvt                                                                               |\dense_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_10u_config9_U0/call_ret_dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s_fu_381/myproject_mul_mul_16s_8ns_24_1_1_U360/myproject_mul_mul_16s_8ns_24_1_1_DSP48_4_U/p_cvt_funnel__248  |     8|
|545   |      myproject_mul_mul_16s_10ns_26_1_1_U483                                                  |myproject_mul_mul_16s_10ns_26_1_1_146                                                                                                                                                                                                                 |     8|
|546   |        myproject_mul_mul_16s_10ns_26_1_1_DSP48_6_U                                           |myproject_mul_mul_16s_10ns_26_1_1_DSP48_6_620                                                                                                                                                                                                         |     8|
|547   |          p_cvt                                                                               |\dense_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_10u_config9_U0/call_ret_dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s_fu_381/myproject_mul_mul_16s_8ns_24_1_1_U360/myproject_mul_mul_16s_8ns_24_1_1_DSP48_4_U/p_cvt_funnel__120  |     8|
|548   |      myproject_mul_mul_16s_10ns_26_1_1_U486                                                  |myproject_mul_mul_16s_10ns_26_1_1_147                                                                                                                                                                                                                 |     9|
|549   |        myproject_mul_mul_16s_10ns_26_1_1_DSP48_6_U                                           |myproject_mul_mul_16s_10ns_26_1_1_DSP48_6_619                                                                                                                                                                                                         |     9|
|550   |          p_cvt                                                                               |\dense_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_10u_config9_U0/call_ret_dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s_fu_381/myproject_mul_mul_16s_8ns_24_1_1_U360/myproject_mul_mul_16s_8ns_24_1_1_DSP48_4_U/p_cvt_funnel__196  |     8|
|551   |      myproject_mul_mul_16s_10ns_26_1_1_U487                                                  |myproject_mul_mul_16s_10ns_26_1_1_148                                                                                                                                                                                                                 |     8|
|552   |        myproject_mul_mul_16s_10ns_26_1_1_DSP48_6_U                                           |myproject_mul_mul_16s_10ns_26_1_1_DSP48_6_618                                                                                                                                                                                                         |     8|
|553   |          p_cvt                                                                               |\dense_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_10u_config9_U0/call_ret_dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s_fu_381/myproject_mul_mul_16s_8ns_24_1_1_U360/myproject_mul_mul_16s_8ns_24_1_1_DSP48_4_U/p_cvt_funnel__64   |     8|
|554   |      myproject_mul_mul_16s_10ns_26_1_1_U491                                                  |myproject_mul_mul_16s_10ns_26_1_1_149                                                                                                                                                                                                                 |     9|
|555   |        myproject_mul_mul_16s_10ns_26_1_1_DSP48_6_U                                           |myproject_mul_mul_16s_10ns_26_1_1_DSP48_6_617                                                                                                                                                                                                         |     9|
|556   |          p_cvt                                                                               |\dense_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_10u_config9_U0/call_ret_dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s_fu_381/myproject_mul_mul_16s_8ns_24_1_1_U360/myproject_mul_mul_16s_8ns_24_1_1_DSP48_4_U/p_cvt_funnel__63   |     8|
|557   |      myproject_mul_mul_16s_10ns_26_1_1_U497                                                  |myproject_mul_mul_16s_10ns_26_1_1_150                                                                                                                                                                                                                 |    39|
|558   |        myproject_mul_mul_16s_10ns_26_1_1_DSP48_6_U                                           |myproject_mul_mul_16s_10ns_26_1_1_DSP48_6_616                                                                                                                                                                                                         |    39|
|559   |          p_cvt                                                                               |\dense_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_10u_config9_U0/call_ret_dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s_fu_381/myproject_mul_mul_16s_8ns_24_1_1_U360/myproject_mul_mul_16s_8ns_24_1_1_DSP48_4_U/p_cvt_funnel__25   |     8|
|560   |      myproject_mul_mul_16s_10ns_26_1_1_U504                                                  |myproject_mul_mul_16s_10ns_26_1_1_151                                                                                                                                                                                                                 |     8|
|561   |        myproject_mul_mul_16s_10ns_26_1_1_DSP48_6_U                                           |myproject_mul_mul_16s_10ns_26_1_1_DSP48_6_615                                                                                                                                                                                                         |     8|
|562   |          p_cvt                                                                               |\dense_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_10u_config9_U0/call_ret_dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s_fu_381/myproject_mul_mul_16s_8ns_24_1_1_U360/myproject_mul_mul_16s_8ns_24_1_1_DSP48_4_U/p_cvt_funnel__74   |     8|
|563   |      myproject_mul_mul_16s_10ns_26_1_1_U508                                                  |myproject_mul_mul_16s_10ns_26_1_1_152                                                                                                                                                                                                                 |     8|
|564   |        myproject_mul_mul_16s_10ns_26_1_1_DSP48_6_U                                           |myproject_mul_mul_16s_10ns_26_1_1_DSP48_6_614                                                                                                                                                                                                         |     8|
|565   |          p_cvt                                                                               |\dense_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_10u_config9_U0/call_ret_dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s_fu_381/myproject_mul_mul_16s_8ns_24_1_1_U360/myproject_mul_mul_16s_8ns_24_1_1_DSP48_4_U/p_cvt_funnel__11   |     8|
|566   |      myproject_mul_mul_16s_10ns_26_1_1_U514                                                  |myproject_mul_mul_16s_10ns_26_1_1_153                                                                                                                                                                                                                 |     9|
|567   |        myproject_mul_mul_16s_10ns_26_1_1_DSP48_6_U                                           |myproject_mul_mul_16s_10ns_26_1_1_DSP48_6_613                                                                                                                                                                                                         |     9|
|568   |          p_cvt                                                                               |\dense_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_10u_config9_U0/call_ret_dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s_fu_381/myproject_mul_mul_16s_8ns_24_1_1_U360/myproject_mul_mul_16s_8ns_24_1_1_DSP48_4_U/p_cvt_funnel__130  |     8|
|569   |      myproject_mul_mul_16s_10ns_26_1_1_U524                                                  |myproject_mul_mul_16s_10ns_26_1_1_154                                                                                                                                                                                                                 |     8|
|570   |        myproject_mul_mul_16s_10ns_26_1_1_DSP48_6_U                                           |myproject_mul_mul_16s_10ns_26_1_1_DSP48_6_612                                                                                                                                                                                                         |     8|
|571   |          p_cvt                                                                               |\dense_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_10u_config9_U0/call_ret_dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s_fu_381/myproject_mul_mul_16s_8ns_24_1_1_U360/myproject_mul_mul_16s_8ns_24_1_1_DSP48_4_U/p_cvt_funnel__143  |     8|
|572   |      myproject_mul_mul_16s_10ns_26_1_1_U526                                                  |myproject_mul_mul_16s_10ns_26_1_1_155                                                                                                                                                                                                                 |    39|
|573   |        myproject_mul_mul_16s_10ns_26_1_1_DSP48_6_U                                           |myproject_mul_mul_16s_10ns_26_1_1_DSP48_6_611                                                                                                                                                                                                         |    39|
|574   |          p_cvt                                                                               |\dense_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_10u_config9_U0/call_ret_dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s_fu_381/myproject_mul_mul_16s_8ns_24_1_1_U360/myproject_mul_mul_16s_8ns_24_1_1_DSP48_4_U/p_cvt_funnel__47   |     8|
|575   |      myproject_mul_mul_16s_10ns_26_1_1_U532                                                  |myproject_mul_mul_16s_10ns_26_1_1_156                                                                                                                                                                                                                 |     8|
|576   |        myproject_mul_mul_16s_10ns_26_1_1_DSP48_6_U                                           |myproject_mul_mul_16s_10ns_26_1_1_DSP48_6_610                                                                                                                                                                                                         |     8|
|577   |          p_cvt                                                                               |\dense_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_10u_config9_U0/call_ret_dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s_fu_381/myproject_mul_mul_16s_8ns_24_1_1_U360/myproject_mul_mul_16s_8ns_24_1_1_DSP48_4_U/p_cvt_funnel__214  |     8|
|578   |      myproject_mul_mul_16s_10ns_26_1_1_U534                                                  |myproject_mul_mul_16s_10ns_26_1_1_157                                                                                                                                                                                                                 |    38|
|579   |        myproject_mul_mul_16s_10ns_26_1_1_DSP48_6_U                                           |myproject_mul_mul_16s_10ns_26_1_1_DSP48_6_609                                                                                                                                                                                                         |    38|
|580   |          p_cvt                                                                               |\dense_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_10u_config9_U0/call_ret_dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s_fu_381/myproject_mul_mul_16s_8ns_24_1_1_U360/myproject_mul_mul_16s_8ns_24_1_1_DSP48_4_U/p_cvt_funnel__218  |     8|
|581   |      myproject_mul_mul_16s_10ns_26_1_1_U538                                                  |myproject_mul_mul_16s_10ns_26_1_1_158                                                                                                                                                                                                                 |    10|
|582   |        myproject_mul_mul_16s_10ns_26_1_1_DSP48_6_U                                           |myproject_mul_mul_16s_10ns_26_1_1_DSP48_6_608                                                                                                                                                                                                         |    10|
|583   |          p_cvt                                                                               |\dense_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_10u_config9_U0/call_ret_dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s_fu_381/myproject_mul_mul_16s_8ns_24_1_1_U360/myproject_mul_mul_16s_8ns_24_1_1_DSP48_4_U/p_cvt_funnel__15   |     8|
|584   |      myproject_mul_mul_16s_10ns_26_1_1_U548                                                  |myproject_mul_mul_16s_10ns_26_1_1_159                                                                                                                                                                                                                 |     8|
|585   |        myproject_mul_mul_16s_10ns_26_1_1_DSP48_6_U                                           |myproject_mul_mul_16s_10ns_26_1_1_DSP48_6_607                                                                                                                                                                                                         |     8|
|586   |          p_cvt                                                                               |\dense_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_10u_config9_U0/call_ret_dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s_fu_381/myproject_mul_mul_16s_8ns_24_1_1_U360/myproject_mul_mul_16s_8ns_24_1_1_DSP48_4_U/p_cvt_funnel__236  |     8|
|587   |      myproject_mul_mul_16s_10ns_26_1_1_U550                                                  |myproject_mul_mul_16s_10ns_26_1_1_160                                                                                                                                                                                                                 |     9|
|588   |        myproject_mul_mul_16s_10ns_26_1_1_DSP48_6_U                                           |myproject_mul_mul_16s_10ns_26_1_1_DSP48_6_606                                                                                                                                                                                                         |     9|
|589   |          p_cvt                                                                               |\dense_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_10u_config9_U0/call_ret_dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s_fu_381/myproject_mul_mul_16s_8ns_24_1_1_U360/myproject_mul_mul_16s_8ns_24_1_1_DSP48_4_U/p_cvt_funnel__161  |     8|
|590   |      myproject_mul_mul_16s_10ns_26_1_1_U563                                                  |myproject_mul_mul_16s_10ns_26_1_1_161                                                                                                                                                                                                                 |    10|
|591   |        myproject_mul_mul_16s_10ns_26_1_1_DSP48_6_U                                           |myproject_mul_mul_16s_10ns_26_1_1_DSP48_6_605                                                                                                                                                                                                         |    10|
|592   |          p_cvt                                                                               |\dense_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_10u_config9_U0/call_ret_dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s_fu_381/myproject_mul_mul_16s_8ns_24_1_1_U360/myproject_mul_mul_16s_8ns_24_1_1_DSP48_4_U/p_cvt_funnel__180  |     8|
|593   |      myproject_mul_mul_16s_10ns_26_1_1_U565                                                  |myproject_mul_mul_16s_10ns_26_1_1_162                                                                                                                                                                                                                 |     8|
|594   |        myproject_mul_mul_16s_10ns_26_1_1_DSP48_6_U                                           |myproject_mul_mul_16s_10ns_26_1_1_DSP48_6_604                                                                                                                                                                                                         |     8|
|595   |          p_cvt                                                                               |\dense_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_10u_config9_U0/call_ret_dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s_fu_381/myproject_mul_mul_16s_8ns_24_1_1_U360/myproject_mul_mul_16s_8ns_24_1_1_DSP48_4_U/p_cvt_funnel__69   |     8|
|596   |      myproject_mul_mul_16s_10ns_26_1_1_U568                                                  |myproject_mul_mul_16s_10ns_26_1_1_163                                                                                                                                                                                                                 |    39|
|597   |        myproject_mul_mul_16s_10ns_26_1_1_DSP48_6_U                                           |myproject_mul_mul_16s_10ns_26_1_1_DSP48_6_603                                                                                                                                                                                                         |    39|
|598   |          p_cvt                                                                               |\dense_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_10u_config9_U0/call_ret_dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s_fu_381/myproject_mul_mul_16s_8ns_24_1_1_U360/myproject_mul_mul_16s_8ns_24_1_1_DSP48_4_U/p_cvt_funnel__41   |     8|
|599   |      myproject_mul_mul_16s_10ns_26_1_1_U575                                                  |myproject_mul_mul_16s_10ns_26_1_1_164                                                                                                                                                                                                                 |     9|
|600   |        myproject_mul_mul_16s_10ns_26_1_1_DSP48_6_U                                           |myproject_mul_mul_16s_10ns_26_1_1_DSP48_6_602                                                                                                                                                                                                         |     9|
|601   |          p_cvt                                                                               |\dense_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_10u_config9_U0/call_ret_dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s_fu_381/myproject_mul_mul_16s_8ns_24_1_1_U360/myproject_mul_mul_16s_8ns_24_1_1_DSP48_4_U/p_cvt_funnel__217  |     8|
|602   |      myproject_mul_mul_16s_10ns_26_1_1_U582                                                  |myproject_mul_mul_16s_10ns_26_1_1_165                                                                                                                                                                                                                 |    10|
|603   |        myproject_mul_mul_16s_10ns_26_1_1_DSP48_6_U                                           |myproject_mul_mul_16s_10ns_26_1_1_DSP48_6_601                                                                                                                                                                                                         |    10|
|604   |          p_cvt                                                                               |\dense_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_10u_config9_U0/call_ret_dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s_fu_381/myproject_mul_mul_16s_8ns_24_1_1_U360/myproject_mul_mul_16s_8ns_24_1_1_DSP48_4_U/p_cvt_funnel__59   |     8|
|605   |      myproject_mul_mul_16s_10ns_26_1_1_U589                                                  |myproject_mul_mul_16s_10ns_26_1_1_166                                                                                                                                                                                                                 |    38|
|606   |        myproject_mul_mul_16s_10ns_26_1_1_DSP48_6_U                                           |myproject_mul_mul_16s_10ns_26_1_1_DSP48_6_600                                                                                                                                                                                                         |    38|
|607   |          p_cvt                                                                               |\dense_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_10u_config9_U0/call_ret_dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s_fu_381/myproject_mul_mul_16s_8ns_24_1_1_U360/myproject_mul_mul_16s_8ns_24_1_1_DSP48_4_U/p_cvt_funnel__197  |     8|
|608   |      myproject_mul_mul_16s_10ns_26_1_1_U593                                                  |myproject_mul_mul_16s_10ns_26_1_1_167                                                                                                                                                                                                                 |    38|
|609   |        myproject_mul_mul_16s_10ns_26_1_1_DSP48_6_U                                           |myproject_mul_mul_16s_10ns_26_1_1_DSP48_6_599                                                                                                                                                                                                         |    38|
|610   |          p_cvt                                                                               |\dense_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_10u_config9_U0/call_ret_dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s_fu_381/myproject_mul_mul_16s_8ns_24_1_1_U360/myproject_mul_mul_16s_8ns_24_1_1_DSP48_4_U/p_cvt_funnel__38   |     8|
|611   |      myproject_mul_mul_16s_10ns_26_1_1_U603                                                  |myproject_mul_mul_16s_10ns_26_1_1_168                                                                                                                                                                                                                 |     9|
|612   |        myproject_mul_mul_16s_10ns_26_1_1_DSP48_6_U                                           |myproject_mul_mul_16s_10ns_26_1_1_DSP48_6_598                                                                                                                                                                                                         |     9|
|613   |          p_cvt                                                                               |\dense_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_10u_config9_U0/call_ret_dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s_fu_381/myproject_mul_mul_16s_8ns_24_1_1_U360/myproject_mul_mul_16s_8ns_24_1_1_DSP48_4_U/p_cvt_funnel__243  |     8|
|614   |      myproject_mul_mul_16s_10ns_26_1_1_U605                                                  |myproject_mul_mul_16s_10ns_26_1_1_169                                                                                                                                                                                                                 |     9|
|615   |        myproject_mul_mul_16s_10ns_26_1_1_DSP48_6_U                                           |myproject_mul_mul_16s_10ns_26_1_1_DSP48_6_597                                                                                                                                                                                                         |     9|
|616   |          p_cvt                                                                               |\dense_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_10u_config9_U0/call_ret_dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s_fu_381/myproject_mul_mul_16s_8ns_24_1_1_U360/myproject_mul_mul_16s_8ns_24_1_1_DSP48_4_U/p_cvt_funnel__246  |     8|
|617   |      myproject_mul_mul_16s_10ns_26_1_1_U609                                                  |myproject_mul_mul_16s_10ns_26_1_1_170                                                                                                                                                                                                                 |     8|
|618   |        myproject_mul_mul_16s_10ns_26_1_1_DSP48_6_U                                           |myproject_mul_mul_16s_10ns_26_1_1_DSP48_6_596                                                                                                                                                                                                         |     8|
|619   |          p_cvt                                                                               |\dense_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_10u_config9_U0/call_ret_dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s_fu_381/myproject_mul_mul_16s_8ns_24_1_1_U360/myproject_mul_mul_16s_8ns_24_1_1_DSP48_4_U/p_cvt_funnel__265  |     8|
|620   |      myproject_mul_mul_16s_10ns_26_1_1_U619                                                  |myproject_mul_mul_16s_10ns_26_1_1_171                                                                                                                                                                                                                 |    42|
|621   |        myproject_mul_mul_16s_10ns_26_1_1_DSP48_6_U                                           |myproject_mul_mul_16s_10ns_26_1_1_DSP48_6                                                                                                                                                                                                             |    42|
|622   |          p_cvt                                                                               |\dense_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_10u_config9_U0/call_ret_dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s_fu_381/myproject_mul_mul_16s_8ns_24_1_1_U360/myproject_mul_mul_16s_8ns_24_1_1_DSP48_4_U/p_cvt_funnel__201  |     8|
|623   |      myproject_mul_mul_16s_10s_26_1_1_U358                                                   |myproject_mul_mul_16s_10s_26_1_1                                                                                                                                                                                                                      |    39|
|624   |        myproject_mul_mul_16s_10s_26_1_1_DSP48_2_U                                            |myproject_mul_mul_16s_10s_26_1_1_DSP48_2_595                                                                                                                                                                                                          |    39|
|625   |          p_cvt                                                                               |\dense_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_10u_config9_U0/call_ret_dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s_fu_381/myproject_mul_mul_16s_8ns_24_1_1_U360/myproject_mul_mul_16s_8ns_24_1_1_DSP48_4_U/p_cvt_funnel__82   |     8|
|626   |      myproject_mul_mul_16s_10s_26_1_1_U359                                                   |myproject_mul_mul_16s_10s_26_1_1_172                                                                                                                                                                                                                  |    10|
|627   |        myproject_mul_mul_16s_10s_26_1_1_DSP48_2_U                                            |myproject_mul_mul_16s_10s_26_1_1_DSP48_2_594                                                                                                                                                                                                          |    10|
|628   |          p_cvt                                                                               |\dense_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_10u_config9_U0/call_ret_dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s_fu_381/myproject_mul_mul_16s_8ns_24_1_1_U360/myproject_mul_mul_16s_8ns_24_1_1_DSP48_4_U/p_cvt_funnel__184  |     8|
|629   |      myproject_mul_mul_16s_10s_26_1_1_U361                                                   |myproject_mul_mul_16s_10s_26_1_1_173                                                                                                                                                                                                                  |     9|
|630   |        myproject_mul_mul_16s_10s_26_1_1_DSP48_2_U                                            |myproject_mul_mul_16s_10s_26_1_1_DSP48_2_593                                                                                                                                                                                                          |     9|
|631   |          p_cvt                                                                               |\dense_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_10u_config9_U0/call_ret_dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s_fu_381/myproject_mul_mul_16s_8ns_24_1_1_U360/myproject_mul_mul_16s_8ns_24_1_1_DSP48_4_U/p_cvt_funnel__4    |     8|
|632   |      myproject_mul_mul_16s_10s_26_1_1_U368                                                   |myproject_mul_mul_16s_10s_26_1_1_174                                                                                                                                                                                                                  |     9|
|633   |        myproject_mul_mul_16s_10s_26_1_1_DSP48_2_U                                            |myproject_mul_mul_16s_10s_26_1_1_DSP48_2_592                                                                                                                                                                                                          |     9|
|634   |          p_cvt                                                                               |\dense_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_10u_config9_U0/call_ret_dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s_fu_381/myproject_mul_mul_16s_8ns_24_1_1_U360/myproject_mul_mul_16s_8ns_24_1_1_DSP48_4_U/p_cvt_funnel__12   |     8|
|635   |      myproject_mul_mul_16s_10s_26_1_1_U376                                                   |myproject_mul_mul_16s_10s_26_1_1_175                                                                                                                                                                                                                  |    38|
|636   |        myproject_mul_mul_16s_10s_26_1_1_DSP48_2_U                                            |myproject_mul_mul_16s_10s_26_1_1_DSP48_2_591                                                                                                                                                                                                          |    38|
|637   |          p_cvt                                                                               |\dense_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_10u_config9_U0/call_ret_dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s_fu_381/myproject_mul_mul_16s_8ns_24_1_1_U360/myproject_mul_mul_16s_8ns_24_1_1_DSP48_4_U/p_cvt_funnel__225  |     8|
|638   |      myproject_mul_mul_16s_10s_26_1_1_U377                                                   |myproject_mul_mul_16s_10s_26_1_1_176                                                                                                                                                                                                                  |    38|
|639   |        myproject_mul_mul_16s_10s_26_1_1_DSP48_2_U                                            |myproject_mul_mul_16s_10s_26_1_1_DSP48_2_590                                                                                                                                                                                                          |    38|
|640   |          p_cvt                                                                               |\dense_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_10u_config9_U0/call_ret_dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s_fu_381/myproject_mul_mul_16s_8ns_24_1_1_U360/myproject_mul_mul_16s_8ns_24_1_1_DSP48_4_U/p_cvt_funnel__117  |     8|
|641   |      myproject_mul_mul_16s_10s_26_1_1_U378                                                   |myproject_mul_mul_16s_10s_26_1_1_177                                                                                                                                                                                                                  |    39|
|642   |        myproject_mul_mul_16s_10s_26_1_1_DSP48_2_U                                            |myproject_mul_mul_16s_10s_26_1_1_DSP48_2_589                                                                                                                                                                                                          |    39|
|643   |          p_cvt                                                                               |\dense_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_10u_config9_U0/call_ret_dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s_fu_381/myproject_mul_mul_16s_8ns_24_1_1_U360/myproject_mul_mul_16s_8ns_24_1_1_DSP48_4_U/p_cvt_funnel__107  |     8|
|644   |      myproject_mul_mul_16s_10s_26_1_1_U379                                                   |myproject_mul_mul_16s_10s_26_1_1_178                                                                                                                                                                                                                  |     9|
|645   |        myproject_mul_mul_16s_10s_26_1_1_DSP48_2_U                                            |myproject_mul_mul_16s_10s_26_1_1_DSP48_2_588                                                                                                                                                                                                          |     9|
|646   |          p_cvt                                                                               |\dense_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_10u_config9_U0/call_ret_dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s_fu_381/myproject_mul_mul_16s_8ns_24_1_1_U360/myproject_mul_mul_16s_8ns_24_1_1_DSP48_4_U/p_cvt_funnel__173  |     8|
|647   |      myproject_mul_mul_16s_10s_26_1_1_U380                                                   |myproject_mul_mul_16s_10s_26_1_1_179                                                                                                                                                                                                                  |     8|
|648   |        myproject_mul_mul_16s_10s_26_1_1_DSP48_2_U                                            |myproject_mul_mul_16s_10s_26_1_1_DSP48_2_587                                                                                                                                                                                                          |     8|
|649   |          p_cvt                                                                               |\dense_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_10u_config9_U0/call_ret_dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s_fu_381/myproject_mul_mul_16s_8ns_24_1_1_U360/myproject_mul_mul_16s_8ns_24_1_1_DSP48_4_U/p_cvt_funnel__87   |     8|
|650   |      myproject_mul_mul_16s_10s_26_1_1_U383                                                   |myproject_mul_mul_16s_10s_26_1_1_180                                                                                                                                                                                                                  |    39|
|651   |        myproject_mul_mul_16s_10s_26_1_1_DSP48_2_U                                            |myproject_mul_mul_16s_10s_26_1_1_DSP48_2_586                                                                                                                                                                                                          |    39|
|652   |          p_cvt                                                                               |\dense_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_10u_config9_U0/call_ret_dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s_fu_381/myproject_mul_mul_16s_8ns_24_1_1_U360/myproject_mul_mul_16s_8ns_24_1_1_DSP48_4_U/p_cvt_funnel__259  |     8|
|653   |      myproject_mul_mul_16s_10s_26_1_1_U389                                                   |myproject_mul_mul_16s_10s_26_1_1_181                                                                                                                                                                                                                  |     9|
|654   |        myproject_mul_mul_16s_10s_26_1_1_DSP48_2_U                                            |myproject_mul_mul_16s_10s_26_1_1_DSP48_2_585                                                                                                                                                                                                          |     9|
|655   |          p_cvt                                                                               |\dense_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_10u_config9_U0/call_ret_dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s_fu_381/myproject_mul_mul_16s_8ns_24_1_1_U360/myproject_mul_mul_16s_8ns_24_1_1_DSP48_4_U/p_cvt_funnel__198  |     8|
|656   |      myproject_mul_mul_16s_10s_26_1_1_U396                                                   |myproject_mul_mul_16s_10s_26_1_1_182                                                                                                                                                                                                                  |     9|
|657   |        myproject_mul_mul_16s_10s_26_1_1_DSP48_2_U                                            |myproject_mul_mul_16s_10s_26_1_1_DSP48_2_584                                                                                                                                                                                                          |     9|
|658   |          p_cvt                                                                               |\dense_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_10u_config9_U0/call_ret_dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s_fu_381/myproject_mul_mul_16s_8ns_24_1_1_U360/myproject_mul_mul_16s_8ns_24_1_1_DSP48_4_U/p_cvt_funnel__60   |     8|
|659   |      myproject_mul_mul_16s_10s_26_1_1_U398                                                   |myproject_mul_mul_16s_10s_26_1_1_183                                                                                                                                                                                                                  |     8|
|660   |        myproject_mul_mul_16s_10s_26_1_1_DSP48_2_U                                            |myproject_mul_mul_16s_10s_26_1_1_DSP48_2_583                                                                                                                                                                                                          |     8|
|661   |          p_cvt                                                                               |\dense_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_10u_config9_U0/call_ret_dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s_fu_381/myproject_mul_mul_16s_8ns_24_1_1_U360/myproject_mul_mul_16s_8ns_24_1_1_DSP48_4_U/p_cvt_funnel__23   |     8|
|662   |      myproject_mul_mul_16s_10s_26_1_1_U411                                                   |myproject_mul_mul_16s_10s_26_1_1_184                                                                                                                                                                                                                  |    10|
|663   |        myproject_mul_mul_16s_10s_26_1_1_DSP48_2_U                                            |myproject_mul_mul_16s_10s_26_1_1_DSP48_2_582                                                                                                                                                                                                          |    10|
|664   |          p_cvt                                                                               |\dense_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_10u_config9_U0/call_ret_dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s_fu_381/myproject_mul_mul_16s_8ns_24_1_1_U360/myproject_mul_mul_16s_8ns_24_1_1_DSP48_4_U/p_cvt_funnel__101  |     8|
|665   |      myproject_mul_mul_16s_10s_26_1_1_U416                                                   |myproject_mul_mul_16s_10s_26_1_1_185                                                                                                                                                                                                                  |    39|
|666   |        myproject_mul_mul_16s_10s_26_1_1_DSP48_2_U                                            |myproject_mul_mul_16s_10s_26_1_1_DSP48_2_581                                                                                                                                                                                                          |    39|
|667   |          p_cvt                                                                               |\dense_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_10u_config9_U0/call_ret_dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s_fu_381/myproject_mul_mul_16s_8ns_24_1_1_U360/myproject_mul_mul_16s_8ns_24_1_1_DSP48_4_U/p_cvt_funnel__163  |     8|
|668   |      myproject_mul_mul_16s_10s_26_1_1_U419                                                   |myproject_mul_mul_16s_10s_26_1_1_186                                                                                                                                                                                                                  |     9|
|669   |        myproject_mul_mul_16s_10s_26_1_1_DSP48_2_U                                            |myproject_mul_mul_16s_10s_26_1_1_DSP48_2_580                                                                                                                                                                                                          |     9|
|670   |          p_cvt                                                                               |\dense_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_10u_config9_U0/call_ret_dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s_fu_381/myproject_mul_mul_16s_8ns_24_1_1_U360/myproject_mul_mul_16s_8ns_24_1_1_DSP48_4_U/p_cvt_funnel__250  |     8|
|671   |      myproject_mul_mul_16s_10s_26_1_1_U421                                                   |myproject_mul_mul_16s_10s_26_1_1_187                                                                                                                                                                                                                  |     9|
|672   |        myproject_mul_mul_16s_10s_26_1_1_DSP48_2_U                                            |myproject_mul_mul_16s_10s_26_1_1_DSP48_2_579                                                                                                                                                                                                          |     9|
|673   |          p_cvt                                                                               |\dense_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_10u_config9_U0/call_ret_dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s_fu_381/myproject_mul_mul_16s_8ns_24_1_1_U360/myproject_mul_mul_16s_8ns_24_1_1_DSP48_4_U/p_cvt_funnel__157  |     8|
|674   |      myproject_mul_mul_16s_10s_26_1_1_U426                                                   |myproject_mul_mul_16s_10s_26_1_1_188                                                                                                                                                                                                                  |    38|
|675   |        myproject_mul_mul_16s_10s_26_1_1_DSP48_2_U                                            |myproject_mul_mul_16s_10s_26_1_1_DSP48_2_578                                                                                                                                                                                                          |    38|
|676   |          p_cvt                                                                               |\dense_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_10u_config9_U0/call_ret_dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s_fu_381/myproject_mul_mul_16s_8ns_24_1_1_U360/myproject_mul_mul_16s_8ns_24_1_1_DSP48_4_U/p_cvt_funnel__247  |     8|
|677   |      myproject_mul_mul_16s_10s_26_1_1_U440                                                   |myproject_mul_mul_16s_10s_26_1_1_189                                                                                                                                                                                                                  |    10|
|678   |        myproject_mul_mul_16s_10s_26_1_1_DSP48_2_U                                            |myproject_mul_mul_16s_10s_26_1_1_DSP48_2_577                                                                                                                                                                                                          |    10|
|679   |          p_cvt                                                                               |\dense_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_10u_config9_U0/call_ret_dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s_fu_381/myproject_mul_mul_16s_8ns_24_1_1_U360/myproject_mul_mul_16s_8ns_24_1_1_DSP48_4_U/p_cvt_funnel__71   |     8|
|680   |      myproject_mul_mul_16s_10s_26_1_1_U448                                                   |myproject_mul_mul_16s_10s_26_1_1_190                                                                                                                                                                                                                  |     9|
|681   |        myproject_mul_mul_16s_10s_26_1_1_DSP48_2_U                                            |myproject_mul_mul_16s_10s_26_1_1_DSP48_2_576                                                                                                                                                                                                          |     9|
|682   |          p_cvt                                                                               |\dense_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_10u_config9_U0/call_ret_dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s_fu_381/myproject_mul_mul_16s_8ns_24_1_1_U360/myproject_mul_mul_16s_8ns_24_1_1_DSP48_4_U/p_cvt_funnel__51   |     8|
|683   |      myproject_mul_mul_16s_10s_26_1_1_U449                                                   |myproject_mul_mul_16s_10s_26_1_1_191                                                                                                                                                                                                                  |     8|
|684   |        myproject_mul_mul_16s_10s_26_1_1_DSP48_2_U                                            |myproject_mul_mul_16s_10s_26_1_1_DSP48_2_575                                                                                                                                                                                                          |     8|
|685   |          p_cvt                                                                               |\dense_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_10u_config9_U0/call_ret_dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s_fu_381/myproject_mul_mul_16s_8ns_24_1_1_U360/myproject_mul_mul_16s_8ns_24_1_1_DSP48_4_U/p_cvt_funnel__260  |     8|
|686   |      myproject_mul_mul_16s_10s_26_1_1_U450                                                   |myproject_mul_mul_16s_10s_26_1_1_192                                                                                                                                                                                                                  |     9|
|687   |        myproject_mul_mul_16s_10s_26_1_1_DSP48_2_U                                            |myproject_mul_mul_16s_10s_26_1_1_DSP48_2_574                                                                                                                                                                                                          |     9|
|688   |          p_cvt                                                                               |\dense_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_10u_config9_U0/call_ret_dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s_fu_381/myproject_mul_mul_16s_8ns_24_1_1_U360/myproject_mul_mul_16s_8ns_24_1_1_DSP48_4_U/p_cvt_funnel__119  |     8|
|689   |      myproject_mul_mul_16s_10s_26_1_1_U460                                                   |myproject_mul_mul_16s_10s_26_1_1_193                                                                                                                                                                                                                  |    39|
|690   |        myproject_mul_mul_16s_10s_26_1_1_DSP48_2_U                                            |myproject_mul_mul_16s_10s_26_1_1_DSP48_2_573                                                                                                                                                                                                          |    39|
|691   |          p_cvt                                                                               |\dense_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_10u_config9_U0/call_ret_dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s_fu_381/myproject_mul_mul_16s_8ns_24_1_1_U360/myproject_mul_mul_16s_8ns_24_1_1_DSP48_4_U/p_cvt_funnel__257  |     8|
|692   |      myproject_mul_mul_16s_10s_26_1_1_U471                                                   |myproject_mul_mul_16s_10s_26_1_1_194                                                                                                                                                                                                                  |    39|
|693   |        myproject_mul_mul_16s_10s_26_1_1_DSP48_2_U                                            |myproject_mul_mul_16s_10s_26_1_1_DSP48_2_572                                                                                                                                                                                                          |    39|
|694   |          p_cvt                                                                               |\dense_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_10u_config9_U0/call_ret_dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s_fu_381/myproject_mul_mul_16s_8ns_24_1_1_U360/myproject_mul_mul_16s_8ns_24_1_1_DSP48_4_U/p_cvt_funnel__261  |     8|
|695   |      myproject_mul_mul_16s_10s_26_1_1_U477                                                   |myproject_mul_mul_16s_10s_26_1_1_195                                                                                                                                                                                                                  |    10|
|696   |        myproject_mul_mul_16s_10s_26_1_1_DSP48_2_U                                            |myproject_mul_mul_16s_10s_26_1_1_DSP48_2_571                                                                                                                                                                                                          |    10|
|697   |          p_cvt                                                                               |\dense_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_10u_config9_U0/call_ret_dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s_fu_381/myproject_mul_mul_16s_8ns_24_1_1_U360/myproject_mul_mul_16s_8ns_24_1_1_DSP48_4_U/p_cvt_funnel__207  |     8|
|698   |      myproject_mul_mul_16s_10s_26_1_1_U482                                                   |myproject_mul_mul_16s_10s_26_1_1_196                                                                                                                                                                                                                  |    38|
|699   |        myproject_mul_mul_16s_10s_26_1_1_DSP48_2_U                                            |myproject_mul_mul_16s_10s_26_1_1_DSP48_2_570                                                                                                                                                                                                          |    38|
|700   |          p_cvt                                                                               |\dense_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_10u_config9_U0/call_ret_dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s_fu_381/myproject_mul_mul_16s_8ns_24_1_1_U360/myproject_mul_mul_16s_8ns_24_1_1_DSP48_4_U/p_cvt_funnel__203  |     8|
|701   |      myproject_mul_mul_16s_10s_26_1_1_U484                                                   |myproject_mul_mul_16s_10s_26_1_1_197                                                                                                                                                                                                                  |    39|
|702   |        myproject_mul_mul_16s_10s_26_1_1_DSP48_2_U                                            |myproject_mul_mul_16s_10s_26_1_1_DSP48_2_569                                                                                                                                                                                                          |    39|
|703   |          p_cvt                                                                               |\dense_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_10u_config9_U0/call_ret_dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s_fu_381/myproject_mul_mul_16s_8ns_24_1_1_U360/myproject_mul_mul_16s_8ns_24_1_1_DSP48_4_U/p_cvt_funnel__256  |     8|
|704   |      myproject_mul_mul_16s_10s_26_1_1_U489                                                   |myproject_mul_mul_16s_10s_26_1_1_198                                                                                                                                                                                                                  |    39|
|705   |        myproject_mul_mul_16s_10s_26_1_1_DSP48_2_U                                            |myproject_mul_mul_16s_10s_26_1_1_DSP48_2_568                                                                                                                                                                                                          |    39|
|706   |          p_cvt                                                                               |\dense_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_10u_config9_U0/call_ret_dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s_fu_381/myproject_mul_mul_16s_8ns_24_1_1_U360/myproject_mul_mul_16s_8ns_24_1_1_DSP48_4_U/p_cvt_funnel__215  |     8|
|707   |      myproject_mul_mul_16s_10s_26_1_1_U494                                                   |myproject_mul_mul_16s_10s_26_1_1_199                                                                                                                                                                                                                  |     9|
|708   |        myproject_mul_mul_16s_10s_26_1_1_DSP48_2_U                                            |myproject_mul_mul_16s_10s_26_1_1_DSP48_2_567                                                                                                                                                                                                          |     9|
|709   |          p_cvt                                                                               |\dense_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_10u_config9_U0/call_ret_dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s_fu_381/myproject_mul_mul_16s_8ns_24_1_1_U360/myproject_mul_mul_16s_8ns_24_1_1_DSP48_4_U/p_cvt_funnel__211  |     8|
|710   |      myproject_mul_mul_16s_10s_26_1_1_U496                                                   |myproject_mul_mul_16s_10s_26_1_1_200                                                                                                                                                                                                                  |     8|
|711   |        myproject_mul_mul_16s_10s_26_1_1_DSP48_2_U                                            |myproject_mul_mul_16s_10s_26_1_1_DSP48_2_566                                                                                                                                                                                                          |     8|
|712   |          p_cvt                                                                               |\dense_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_10u_config9_U0/call_ret_dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s_fu_381/myproject_mul_mul_16s_8ns_24_1_1_U360/myproject_mul_mul_16s_8ns_24_1_1_DSP48_4_U/p_cvt_funnel__152  |     8|
|713   |      myproject_mul_mul_16s_10s_26_1_1_U500                                                   |myproject_mul_mul_16s_10s_26_1_1_201                                                                                                                                                                                                                  |     9|
|714   |        myproject_mul_mul_16s_10s_26_1_1_DSP48_2_U                                            |myproject_mul_mul_16s_10s_26_1_1_DSP48_2_565                                                                                                                                                                                                          |     9|
|715   |          p_cvt                                                                               |\dense_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_10u_config9_U0/call_ret_dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s_fu_381/myproject_mul_mul_16s_8ns_24_1_1_U360/myproject_mul_mul_16s_8ns_24_1_1_DSP48_4_U/p_cvt_funnel__136  |     8|
|716   |      myproject_mul_mul_16s_10s_26_1_1_U505                                                   |myproject_mul_mul_16s_10s_26_1_1_202                                                                                                                                                                                                                  |    39|
|717   |        myproject_mul_mul_16s_10s_26_1_1_DSP48_2_U                                            |myproject_mul_mul_16s_10s_26_1_1_DSP48_2_564                                                                                                                                                                                                          |    39|
|718   |          p_cvt                                                                               |\dense_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_10u_config9_U0/call_ret_dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s_fu_381/myproject_mul_mul_16s_8ns_24_1_1_U360/myproject_mul_mul_16s_8ns_24_1_1_DSP48_4_U/p_cvt_funnel__24   |     8|
|719   |      myproject_mul_mul_16s_10s_26_1_1_U509                                                   |myproject_mul_mul_16s_10s_26_1_1_203                                                                                                                                                                                                                  |    38|
|720   |        myproject_mul_mul_16s_10s_26_1_1_DSP48_2_U                                            |myproject_mul_mul_16s_10s_26_1_1_DSP48_2_563                                                                                                                                                                                                          |    38|
|721   |          p_cvt                                                                               |\dense_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_10u_config9_U0/call_ret_dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s_fu_381/myproject_mul_mul_16s_8ns_24_1_1_U360/myproject_mul_mul_16s_8ns_24_1_1_DSP48_4_U/p_cvt_funnel__6    |     8|
|722   |      myproject_mul_mul_16s_10s_26_1_1_U512                                                   |myproject_mul_mul_16s_10s_26_1_1_204                                                                                                                                                                                                                  |    42|
|723   |        myproject_mul_mul_16s_10s_26_1_1_DSP48_2_U                                            |myproject_mul_mul_16s_10s_26_1_1_DSP48_2_562                                                                                                                                                                                                          |    42|
|724   |          p_cvt                                                                               |\dense_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_10u_config9_U0/call_ret_dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s_fu_381/myproject_mul_mul_16s_8ns_24_1_1_U360/myproject_mul_mul_16s_8ns_24_1_1_DSP48_4_U/p_cvt_funnel__3    |     8|
|725   |      myproject_mul_mul_16s_10s_26_1_1_U513                                                   |myproject_mul_mul_16s_10s_26_1_1_205                                                                                                                                                                                                                  |     8|
|726   |        myproject_mul_mul_16s_10s_26_1_1_DSP48_2_U                                            |myproject_mul_mul_16s_10s_26_1_1_DSP48_2_561                                                                                                                                                                                                          |     8|
|727   |          p_cvt                                                                               |\dense_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_10u_config9_U0/call_ret_dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s_fu_381/myproject_mul_mul_16s_8ns_24_1_1_U360/myproject_mul_mul_16s_8ns_24_1_1_DSP48_4_U/p_cvt_funnel__137  |     8|
|728   |      myproject_mul_mul_16s_10s_26_1_1_U517                                                   |myproject_mul_mul_16s_10s_26_1_1_206                                                                                                                                                                                                                  |     9|
|729   |        myproject_mul_mul_16s_10s_26_1_1_DSP48_2_U                                            |myproject_mul_mul_16s_10s_26_1_1_DSP48_2_560                                                                                                                                                                                                          |     9|
|730   |          p_cvt                                                                               |\dense_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_10u_config9_U0/call_ret_dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s_fu_381/myproject_mul_mul_16s_8ns_24_1_1_U360/myproject_mul_mul_16s_8ns_24_1_1_DSP48_4_U/p_cvt_funnel__75   |     8|
|731   |      myproject_mul_mul_16s_10s_26_1_1_U536                                                   |myproject_mul_mul_16s_10s_26_1_1_207                                                                                                                                                                                                                  |    39|
|732   |        myproject_mul_mul_16s_10s_26_1_1_DSP48_2_U                                            |myproject_mul_mul_16s_10s_26_1_1_DSP48_2_559                                                                                                                                                                                                          |    39|
|733   |          p_cvt                                                                               |\dense_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_10u_config9_U0/call_ret_dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s_fu_381/myproject_mul_mul_16s_8ns_24_1_1_U360/myproject_mul_mul_16s_8ns_24_1_1_DSP48_4_U/p_cvt_funnel__33   |     8|
|734   |      myproject_mul_mul_16s_10s_26_1_1_U547                                                   |myproject_mul_mul_16s_10s_26_1_1_208                                                                                                                                                                                                                  |    10|
|735   |        myproject_mul_mul_16s_10s_26_1_1_DSP48_2_U                                            |myproject_mul_mul_16s_10s_26_1_1_DSP48_2_558                                                                                                                                                                                                          |    10|
|736   |          p_cvt                                                                               |\dense_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_10u_config9_U0/call_ret_dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s_fu_381/myproject_mul_mul_16s_8ns_24_1_1_U360/myproject_mul_mul_16s_8ns_24_1_1_DSP48_4_U/p_cvt_funnel__35   |     8|
|737   |      myproject_mul_mul_16s_10s_26_1_1_U549                                                   |myproject_mul_mul_16s_10s_26_1_1_209                                                                                                                                                                                                                  |    39|
|738   |        myproject_mul_mul_16s_10s_26_1_1_DSP48_2_U                                            |myproject_mul_mul_16s_10s_26_1_1_DSP48_2_557                                                                                                                                                                                                          |    39|
|739   |          p_cvt                                                                               |\dense_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_10u_config9_U0/call_ret_dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s_fu_381/myproject_mul_mul_16s_8ns_24_1_1_U360/myproject_mul_mul_16s_8ns_24_1_1_DSP48_4_U/p_cvt_funnel__26   |     8|
|740   |      myproject_mul_mul_16s_10s_26_1_1_U553                                                   |myproject_mul_mul_16s_10s_26_1_1_210                                                                                                                                                                                                                  |     9|
|741   |        myproject_mul_mul_16s_10s_26_1_1_DSP48_2_U                                            |myproject_mul_mul_16s_10s_26_1_1_DSP48_2_556                                                                                                                                                                                                          |     9|
|742   |          p_cvt                                                                               |\dense_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_10u_config9_U0/call_ret_dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s_fu_381/myproject_mul_mul_16s_8ns_24_1_1_U360/myproject_mul_mul_16s_8ns_24_1_1_DSP48_4_U/p_cvt_funnel__183  |     8|
|743   |      myproject_mul_mul_16s_10s_26_1_1_U556                                                   |myproject_mul_mul_16s_10s_26_1_1_211                                                                                                                                                                                                                  |    10|
|744   |        myproject_mul_mul_16s_10s_26_1_1_DSP48_2_U                                            |myproject_mul_mul_16s_10s_26_1_1_DSP48_2_555                                                                                                                                                                                                          |    10|
|745   |          p_cvt                                                                               |\dense_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_10u_config9_U0/call_ret_dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s_fu_381/myproject_mul_mul_16s_8ns_24_1_1_U360/myproject_mul_mul_16s_8ns_24_1_1_DSP48_4_U/p_cvt_funnel__206  |     8|
|746   |      myproject_mul_mul_16s_10s_26_1_1_U561                                                   |myproject_mul_mul_16s_10s_26_1_1_212                                                                                                                                                                                                                  |    39|
|747   |        myproject_mul_mul_16s_10s_26_1_1_DSP48_2_U                                            |myproject_mul_mul_16s_10s_26_1_1_DSP48_2_554                                                                                                                                                                                                          |    39|
|748   |          p_cvt                                                                               |\dense_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_10u_config9_U0/call_ret_dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s_fu_381/myproject_mul_mul_16s_8ns_24_1_1_U360/myproject_mul_mul_16s_8ns_24_1_1_DSP48_4_U/p_cvt_funnel__28   |     8|
|749   |      myproject_mul_mul_16s_10s_26_1_1_U571                                                   |myproject_mul_mul_16s_10s_26_1_1_213                                                                                                                                                                                                                  |    10|
|750   |        myproject_mul_mul_16s_10s_26_1_1_DSP48_2_U                                            |myproject_mul_mul_16s_10s_26_1_1_DSP48_2_553                                                                                                                                                                                                          |    10|
|751   |          p_cvt                                                                               |\dense_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_10u_config9_U0/call_ret_dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s_fu_381/myproject_mul_mul_16s_8ns_24_1_1_U360/myproject_mul_mul_16s_8ns_24_1_1_DSP48_4_U/p_cvt_funnel__39   |     8|
|752   |      myproject_mul_mul_16s_10s_26_1_1_U577                                                   |myproject_mul_mul_16s_10s_26_1_1_214                                                                                                                                                                                                                  |     8|
|753   |        myproject_mul_mul_16s_10s_26_1_1_DSP48_2_U                                            |myproject_mul_mul_16s_10s_26_1_1_DSP48_2_552                                                                                                                                                                                                          |     8|
|754   |          p_cvt                                                                               |\dense_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_10u_config9_U0/call_ret_dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s_fu_381/myproject_mul_mul_16s_8ns_24_1_1_U360/myproject_mul_mul_16s_8ns_24_1_1_DSP48_4_U/p_cvt_funnel__174  |     8|
|755   |      myproject_mul_mul_16s_10s_26_1_1_U579                                                   |myproject_mul_mul_16s_10s_26_1_1_215                                                                                                                                                                                                                  |    39|
|756   |        myproject_mul_mul_16s_10s_26_1_1_DSP48_2_U                                            |myproject_mul_mul_16s_10s_26_1_1_DSP48_2_551                                                                                                                                                                                                          |    39|
|757   |          p_cvt                                                                               |\dense_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_10u_config9_U0/call_ret_dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s_fu_381/myproject_mul_mul_16s_8ns_24_1_1_U360/myproject_mul_mul_16s_8ns_24_1_1_DSP48_4_U/p_cvt_funnel__167  |     8|
|758   |      myproject_mul_mul_16s_10s_26_1_1_U581                                                   |myproject_mul_mul_16s_10s_26_1_1_216                                                                                                                                                                                                                  |     9|
|759   |        myproject_mul_mul_16s_10s_26_1_1_DSP48_2_U                                            |myproject_mul_mul_16s_10s_26_1_1_DSP48_2_550                                                                                                                                                                                                          |     9|
|760   |          p_cvt                                                                               |\dense_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_10u_config9_U0/call_ret_dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s_fu_381/myproject_mul_mul_16s_8ns_24_1_1_U360/myproject_mul_mul_16s_8ns_24_1_1_DSP48_4_U/p_cvt_funnel__238  |     8|
|761   |      myproject_mul_mul_16s_10s_26_1_1_U587                                                   |myproject_mul_mul_16s_10s_26_1_1_217                                                                                                                                                                                                                  |    10|
|762   |        myproject_mul_mul_16s_10s_26_1_1_DSP48_2_U                                            |myproject_mul_mul_16s_10s_26_1_1_DSP48_2_549                                                                                                                                                                                                          |    10|
|763   |          p_cvt                                                                               |\dense_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_10u_config9_U0/call_ret_dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s_fu_381/myproject_mul_mul_16s_8ns_24_1_1_U360/myproject_mul_mul_16s_8ns_24_1_1_DSP48_4_U/p_cvt_funnel__168  |     8|
|764   |      myproject_mul_mul_16s_10s_26_1_1_U594                                                   |myproject_mul_mul_16s_10s_26_1_1_218                                                                                                                                                                                                                  |    39|
|765   |        myproject_mul_mul_16s_10s_26_1_1_DSP48_2_U                                            |myproject_mul_mul_16s_10s_26_1_1_DSP48_2_548                                                                                                                                                                                                          |    39|
|766   |          p_cvt                                                                               |\dense_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_10u_config9_U0/call_ret_dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s_fu_381/myproject_mul_mul_16s_8ns_24_1_1_U360/myproject_mul_mul_16s_8ns_24_1_1_DSP48_4_U/p_cvt_funnel__208  |     8|
|767   |      myproject_mul_mul_16s_10s_26_1_1_U602                                                   |myproject_mul_mul_16s_10s_26_1_1_219                                                                                                                                                                                                                  |    39|
|768   |        myproject_mul_mul_16s_10s_26_1_1_DSP48_2_U                                            |myproject_mul_mul_16s_10s_26_1_1_DSP48_2_547                                                                                                                                                                                                          |    39|
|769   |          p_cvt                                                                               |\dense_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_10u_config9_U0/call_ret_dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s_fu_381/myproject_mul_mul_16s_8ns_24_1_1_U360/myproject_mul_mul_16s_8ns_24_1_1_DSP48_4_U/p_cvt_funnel__54   |     8|
|770   |      myproject_mul_mul_16s_10s_26_1_1_U607                                                   |myproject_mul_mul_16s_10s_26_1_1_220                                                                                                                                                                                                                  |     9|
|771   |        myproject_mul_mul_16s_10s_26_1_1_DSP48_2_U                                            |myproject_mul_mul_16s_10s_26_1_1_DSP48_2_546                                                                                                                                                                                                          |     9|
|772   |          p_cvt                                                                               |\dense_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_10u_config9_U0/call_ret_dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s_fu_381/myproject_mul_mul_16s_8ns_24_1_1_U360/myproject_mul_mul_16s_8ns_24_1_1_DSP48_4_U/p_cvt_funnel__102  |     8|
|773   |      myproject_mul_mul_16s_10s_26_1_1_U615                                                   |myproject_mul_mul_16s_10s_26_1_1_221                                                                                                                                                                                                                  |     9|
|774   |        myproject_mul_mul_16s_10s_26_1_1_DSP48_2_U                                            |myproject_mul_mul_16s_10s_26_1_1_DSP48_2_545                                                                                                                                                                                                          |     9|
|775   |          p_cvt                                                                               |\dense_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_10u_config9_U0/call_ret_dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s_fu_381/myproject_mul_mul_16s_8ns_24_1_1_U360/myproject_mul_mul_16s_8ns_24_1_1_DSP48_4_U/p_cvt_funnel__189  |     8|
|776   |      myproject_mul_mul_16s_10s_26_1_1_U618                                                   |myproject_mul_mul_16s_10s_26_1_1_222                                                                                                                                                                                                                  |    39|
|777   |        myproject_mul_mul_16s_10s_26_1_1_DSP48_2_U                                            |myproject_mul_mul_16s_10s_26_1_1_DSP48_2_544                                                                                                                                                                                                          |    39|
|778   |          p_cvt                                                                               |\dense_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_10u_config9_U0/call_ret_dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s_fu_381/myproject_mul_mul_16s_8ns_24_1_1_U360/myproject_mul_mul_16s_8ns_24_1_1_DSP48_4_U/p_cvt_funnel__70   |     8|
|779   |      myproject_mul_mul_16s_10s_26_1_1_U620                                                   |myproject_mul_mul_16s_10s_26_1_1_223                                                                                                                                                                                                                  |     9|
|780   |        myproject_mul_mul_16s_10s_26_1_1_DSP48_2_U                                            |myproject_mul_mul_16s_10s_26_1_1_DSP48_2_543                                                                                                                                                                                                          |     9|
|781   |          p_cvt                                                                               |\dense_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_10u_config9_U0/call_ret_dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s_fu_381/myproject_mul_mul_16s_8ns_24_1_1_U360/myproject_mul_mul_16s_8ns_24_1_1_DSP48_4_U/p_cvt_funnel__94   |     8|
|782   |      myproject_mul_mul_16s_10s_26_1_1_U623                                                   |myproject_mul_mul_16s_10s_26_1_1_224                                                                                                                                                                                                                  |     9|
|783   |        myproject_mul_mul_16s_10s_26_1_1_DSP48_2_U                                            |myproject_mul_mul_16s_10s_26_1_1_DSP48_2                                                                                                                                                                                                              |     9|
|784   |          p_cvt                                                                               |\dense_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_10u_config9_U0/call_ret_dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s_fu_381/myproject_mul_mul_16s_8ns_24_1_1_U360/myproject_mul_mul_16s_8ns_24_1_1_DSP48_4_U/p_cvt_funnel__251  |     8|
|785   |      myproject_mul_mul_16s_11ns_26_1_1_U371                                                  |myproject_mul_mul_16s_11ns_26_1_1                                                                                                                                                                                                                     |     8|
|786   |        myproject_mul_mul_16s_11ns_26_1_1_DSP48_9_U                                           |myproject_mul_mul_16s_11ns_26_1_1_DSP48_9_542                                                                                                                                                                                                         |     8|
|787   |          p_cvt                                                                               |\dense_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_10u_config9_U0/call_ret_dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s_fu_381/myproject_mul_mul_16s_8ns_24_1_1_U360/myproject_mul_mul_16s_8ns_24_1_1_DSP48_4_U/p_cvt_funnel__45   |     8|
|788   |      myproject_mul_mul_16s_11ns_26_1_1_U391                                                  |myproject_mul_mul_16s_11ns_26_1_1_225                                                                                                                                                                                                                 |    39|
|789   |        myproject_mul_mul_16s_11ns_26_1_1_DSP48_9_U                                           |myproject_mul_mul_16s_11ns_26_1_1_DSP48_9_541                                                                                                                                                                                                         |    39|
|790   |          p_cvt                                                                               |\dense_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_10u_config9_U0/call_ret_dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s_fu_381/myproject_mul_mul_16s_8ns_24_1_1_U360/myproject_mul_mul_16s_8ns_24_1_1_DSP48_4_U/p_cvt_funnel__19   |     8|
|791   |      myproject_mul_mul_16s_11ns_26_1_1_U400                                                  |myproject_mul_mul_16s_11ns_26_1_1_226                                                                                                                                                                                                                 |    39|
|792   |        myproject_mul_mul_16s_11ns_26_1_1_DSP48_9_U                                           |myproject_mul_mul_16s_11ns_26_1_1_DSP48_9_540                                                                                                                                                                                                         |    39|
|793   |          p_cvt                                                                               |\dense_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_10u_config9_U0/call_ret_dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s_fu_381/myproject_mul_mul_16s_8ns_24_1_1_U360/myproject_mul_mul_16s_8ns_24_1_1_DSP48_4_U/p_cvt_funnel__88   |     8|
|794   |      myproject_mul_mul_16s_11ns_26_1_1_U405                                                  |myproject_mul_mul_16s_11ns_26_1_1_227                                                                                                                                                                                                                 |     8|
|795   |        myproject_mul_mul_16s_11ns_26_1_1_DSP48_9_U                                           |myproject_mul_mul_16s_11ns_26_1_1_DSP48_9_539                                                                                                                                                                                                         |     8|
|796   |          p_cvt                                                                               |\dense_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_10u_config9_U0/call_ret_dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s_fu_381/myproject_mul_mul_16s_8ns_24_1_1_U360/myproject_mul_mul_16s_8ns_24_1_1_DSP48_4_U/p_cvt_funnel__188  |     8|
|797   |      myproject_mul_mul_16s_11ns_26_1_1_U407                                                  |myproject_mul_mul_16s_11ns_26_1_1_228                                                                                                                                                                                                                 |    38|
|798   |        myproject_mul_mul_16s_11ns_26_1_1_DSP48_9_U                                           |myproject_mul_mul_16s_11ns_26_1_1_DSP48_9_538                                                                                                                                                                                                         |    38|
|799   |          p_cvt                                                                               |\dense_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_10u_config9_U0/call_ret_dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s_fu_381/myproject_mul_mul_16s_8ns_24_1_1_U360/myproject_mul_mul_16s_8ns_24_1_1_DSP48_4_U/p_cvt_funnel__193  |     8|
|800   |      myproject_mul_mul_16s_11ns_26_1_1_U427                                                  |myproject_mul_mul_16s_11ns_26_1_1_229                                                                                                                                                                                                                 |     8|
|801   |        myproject_mul_mul_16s_11ns_26_1_1_DSP48_9_U                                           |myproject_mul_mul_16s_11ns_26_1_1_DSP48_9_537                                                                                                                                                                                                         |     8|
|802   |          p_cvt                                                                               |\dense_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_10u_config9_U0/call_ret_dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s_fu_381/myproject_mul_mul_16s_8ns_24_1_1_U360/myproject_mul_mul_16s_8ns_24_1_1_DSP48_4_U/p_cvt_funnel__154  |     8|
|803   |      myproject_mul_mul_16s_11ns_26_1_1_U431                                                  |myproject_mul_mul_16s_11ns_26_1_1_230                                                                                                                                                                                                                 |    10|
|804   |        myproject_mul_mul_16s_11ns_26_1_1_DSP48_9_U                                           |myproject_mul_mul_16s_11ns_26_1_1_DSP48_9_536                                                                                                                                                                                                         |    10|
|805   |          p_cvt                                                                               |\dense_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_10u_config9_U0/call_ret_dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s_fu_381/myproject_mul_mul_16s_8ns_24_1_1_U360/myproject_mul_mul_16s_8ns_24_1_1_DSP48_4_U/p_cvt_funnel__205  |     8|
|806   |      myproject_mul_mul_16s_11ns_26_1_1_U451                                                  |myproject_mul_mul_16s_11ns_26_1_1_231                                                                                                                                                                                                                 |    38|
|807   |        myproject_mul_mul_16s_11ns_26_1_1_DSP48_9_U                                           |myproject_mul_mul_16s_11ns_26_1_1_DSP48_9_535                                                                                                                                                                                                         |    38|
|808   |          p_cvt                                                                               |\dense_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_10u_config9_U0/call_ret_dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s_fu_381/myproject_mul_mul_16s_8ns_24_1_1_U360/myproject_mul_mul_16s_8ns_24_1_1_DSP48_4_U/p_cvt_funnel__191  |     8|
|809   |      myproject_mul_mul_16s_11ns_26_1_1_U456                                                  |myproject_mul_mul_16s_11ns_26_1_1_232                                                                                                                                                                                                                 |    41|
|810   |        myproject_mul_mul_16s_11ns_26_1_1_DSP48_9_U                                           |myproject_mul_mul_16s_11ns_26_1_1_DSP48_9_534                                                                                                                                                                                                         |    41|
|811   |          p_cvt                                                                               |\dense_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_10u_config9_U0/call_ret_dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s_fu_381/myproject_mul_mul_16s_8ns_24_1_1_U360/myproject_mul_mul_16s_8ns_24_1_1_DSP48_4_U/p_cvt_funnel__109  |     8|
|812   |      myproject_mul_mul_16s_11ns_26_1_1_U461                                                  |myproject_mul_mul_16s_11ns_26_1_1_233                                                                                                                                                                                                                 |    55|
|813   |        myproject_mul_mul_16s_11ns_26_1_1_DSP48_9_U                                           |myproject_mul_mul_16s_11ns_26_1_1_DSP48_9_533                                                                                                                                                                                                         |    55|
|814   |          p_cvt                                                                               |\dense_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_10u_config9_U0/call_ret_dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s_fu_381/myproject_mul_mul_16s_8ns_24_1_1_U360/myproject_mul_mul_16s_8ns_24_1_1_DSP48_4_U/p_cvt_funnel__249  |     8|
|815   |      myproject_mul_mul_16s_11ns_26_1_1_U501                                                  |myproject_mul_mul_16s_11ns_26_1_1_234                                                                                                                                                                                                                 |     8|
|816   |        myproject_mul_mul_16s_11ns_26_1_1_DSP48_9_U                                           |myproject_mul_mul_16s_11ns_26_1_1_DSP48_9_532                                                                                                                                                                                                         |     8|
|817   |          p_cvt                                                                               |\dense_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_10u_config9_U0/call_ret_dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s_fu_381/myproject_mul_mul_16s_8ns_24_1_1_U360/myproject_mul_mul_16s_8ns_24_1_1_DSP48_4_U/p_cvt_funnel__166  |     8|
|818   |      myproject_mul_mul_16s_11ns_26_1_1_U502                                                  |myproject_mul_mul_16s_11ns_26_1_1_235                                                                                                                                                                                                                 |     9|
|819   |        myproject_mul_mul_16s_11ns_26_1_1_DSP48_9_U                                           |myproject_mul_mul_16s_11ns_26_1_1_DSP48_9_531                                                                                                                                                                                                         |     9|
|820   |          p_cvt                                                                               |\dense_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_10u_config9_U0/call_ret_dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s_fu_381/myproject_mul_mul_16s_8ns_24_1_1_U360/myproject_mul_mul_16s_8ns_24_1_1_DSP48_4_U/p_cvt_funnel__78   |     8|
|821   |      myproject_mul_mul_16s_11ns_26_1_1_U519                                                  |myproject_mul_mul_16s_11ns_26_1_1_236                                                                                                                                                                                                                 |     8|
|822   |        myproject_mul_mul_16s_11ns_26_1_1_DSP48_9_U                                           |myproject_mul_mul_16s_11ns_26_1_1_DSP48_9_530                                                                                                                                                                                                         |     8|
|823   |          p_cvt                                                                               |\dense_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_10u_config9_U0/call_ret_dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s_fu_381/myproject_mul_mul_16s_8ns_24_1_1_U360/myproject_mul_mul_16s_8ns_24_1_1_DSP48_4_U/p_cvt_funnel__89   |     8|
|824   |      myproject_mul_mul_16s_11ns_26_1_1_U521                                                  |myproject_mul_mul_16s_11ns_26_1_1_237                                                                                                                                                                                                                 |     9|
|825   |        myproject_mul_mul_16s_11ns_26_1_1_DSP48_9_U                                           |myproject_mul_mul_16s_11ns_26_1_1_DSP48_9_529                                                                                                                                                                                                         |     9|
|826   |          p_cvt                                                                               |\dense_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_10u_config9_U0/call_ret_dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s_fu_381/myproject_mul_mul_16s_8ns_24_1_1_U360/myproject_mul_mul_16s_8ns_24_1_1_DSP48_4_U/p_cvt_funnel__121  |     8|
|827   |      myproject_mul_mul_16s_11ns_26_1_1_U527                                                  |myproject_mul_mul_16s_11ns_26_1_1_238                                                                                                                                                                                                                 |     8|
|828   |        myproject_mul_mul_16s_11ns_26_1_1_DSP48_9_U                                           |myproject_mul_mul_16s_11ns_26_1_1_DSP48_9_528                                                                                                                                                                                                         |     8|
|829   |          p_cvt                                                                               |\dense_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_10u_config9_U0/call_ret_dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s_fu_381/myproject_mul_mul_16s_8ns_24_1_1_U360/myproject_mul_mul_16s_8ns_24_1_1_DSP48_4_U/p_cvt_funnel__144  |     8|
|830   |      myproject_mul_mul_16s_11ns_26_1_1_U528                                                  |myproject_mul_mul_16s_11ns_26_1_1_239                                                                                                                                                                                                                 |    39|
|831   |        myproject_mul_mul_16s_11ns_26_1_1_DSP48_9_U                                           |myproject_mul_mul_16s_11ns_26_1_1_DSP48_9_527                                                                                                                                                                                                         |    39|
|832   |          p_cvt                                                                               |\dense_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_10u_config9_U0/call_ret_dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s_fu_381/myproject_mul_mul_16s_8ns_24_1_1_U360/myproject_mul_mul_16s_8ns_24_1_1_DSP48_4_U/p_cvt_funnel__194  |     8|
|833   |      myproject_mul_mul_16s_11ns_26_1_1_U537                                                  |myproject_mul_mul_16s_11ns_26_1_1_240                                                                                                                                                                                                                 |     8|
|834   |        myproject_mul_mul_16s_11ns_26_1_1_DSP48_9_U                                           |myproject_mul_mul_16s_11ns_26_1_1_DSP48_9_526                                                                                                                                                                                                         |     8|
|835   |          p_cvt                                                                               |\dense_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_10u_config9_U0/call_ret_dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s_fu_381/myproject_mul_mul_16s_8ns_24_1_1_U360/myproject_mul_mul_16s_8ns_24_1_1_DSP48_4_U/p_cvt_funnel__22   |     8|
|836   |      myproject_mul_mul_16s_11ns_26_1_1_U539                                                  |myproject_mul_mul_16s_11ns_26_1_1_241                                                                                                                                                                                                                 |    38|
|837   |        myproject_mul_mul_16s_11ns_26_1_1_DSP48_9_U                                           |myproject_mul_mul_16s_11ns_26_1_1_DSP48_9_525                                                                                                                                                                                                         |    38|
|838   |          p_cvt                                                                               |\dense_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_10u_config9_U0/call_ret_dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s_fu_381/myproject_mul_mul_16s_8ns_24_1_1_U360/myproject_mul_mul_16s_8ns_24_1_1_DSP48_4_U/p_cvt_funnel__76   |     8|
|839   |      myproject_mul_mul_16s_11ns_26_1_1_U546                                                  |myproject_mul_mul_16s_11ns_26_1_1_242                                                                                                                                                                                                                 |    39|
|840   |        myproject_mul_mul_16s_11ns_26_1_1_DSP48_9_U                                           |myproject_mul_mul_16s_11ns_26_1_1_DSP48_9_524                                                                                                                                                                                                         |    39|
|841   |          p_cvt                                                                               |\dense_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_10u_config9_U0/call_ret_dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s_fu_381/myproject_mul_mul_16s_8ns_24_1_1_U360/myproject_mul_mul_16s_8ns_24_1_1_DSP48_4_U/p_cvt_funnel__229  |     8|
|842   |      myproject_mul_mul_16s_11ns_26_1_1_U597                                                  |myproject_mul_mul_16s_11ns_26_1_1_243                                                                                                                                                                                                                 |     9|
|843   |        myproject_mul_mul_16s_11ns_26_1_1_DSP48_9_U                                           |myproject_mul_mul_16s_11ns_26_1_1_DSP48_9_523                                                                                                                                                                                                         |     9|
|844   |          p_cvt                                                                               |\dense_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_10u_config9_U0/call_ret_dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s_fu_381/myproject_mul_mul_16s_8ns_24_1_1_U360/myproject_mul_mul_16s_8ns_24_1_1_DSP48_4_U/p_cvt_funnel__186  |     8|
|845   |      myproject_mul_mul_16s_11ns_26_1_1_U608                                                  |myproject_mul_mul_16s_11ns_26_1_1_244                                                                                                                                                                                                                 |    40|
|846   |        myproject_mul_mul_16s_11ns_26_1_1_DSP48_9_U                                           |myproject_mul_mul_16s_11ns_26_1_1_DSP48_9_522                                                                                                                                                                                                         |    40|
|847   |          p_cvt                                                                               |\dense_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_10u_config9_U0/call_ret_dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s_fu_381/myproject_mul_mul_16s_8ns_24_1_1_U360/myproject_mul_mul_16s_8ns_24_1_1_DSP48_4_U/p_cvt_funnel__56   |     8|
|848   |      myproject_mul_mul_16s_11ns_26_1_1_U614                                                  |myproject_mul_mul_16s_11ns_26_1_1_245                                                                                                                                                                                                                 |    10|
|849   |        myproject_mul_mul_16s_11ns_26_1_1_DSP48_9_U                                           |myproject_mul_mul_16s_11ns_26_1_1_DSP48_9                                                                                                                                                                                                             |    10|
|850   |          p_cvt                                                                               |\dense_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_10u_config9_U0/call_ret_dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s_fu_381/myproject_mul_mul_16s_8ns_24_1_1_U360/myproject_mul_mul_16s_8ns_24_1_1_DSP48_4_U/p_cvt_funnel__48   |     8|
|851   |      myproject_mul_mul_16s_11s_26_1_1_U370                                                   |myproject_mul_mul_16s_11s_26_1_1                                                                                                                                                                                                                      |     9|
|852   |        myproject_mul_mul_16s_11s_26_1_1_DSP48_10_U                                           |myproject_mul_mul_16s_11s_26_1_1_DSP48_10_521                                                                                                                                                                                                         |     9|
|853   |          p_cvt                                                                               |\dense_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_10u_config9_U0/call_ret_dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s_fu_381/myproject_mul_mul_16s_8ns_24_1_1_U360/myproject_mul_mul_16s_8ns_24_1_1_DSP48_4_U/p_cvt_funnel__132  |     8|
|854   |      myproject_mul_mul_16s_11s_26_1_1_U372                                                   |myproject_mul_mul_16s_11s_26_1_1_246                                                                                                                                                                                                                  |    10|
|855   |        myproject_mul_mul_16s_11s_26_1_1_DSP48_10_U                                           |myproject_mul_mul_16s_11s_26_1_1_DSP48_10_520                                                                                                                                                                                                         |    10|
|856   |          p_cvt                                                                               |\dense_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_10u_config9_U0/call_ret_dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s_fu_381/myproject_mul_mul_16s_8ns_24_1_1_U360/myproject_mul_mul_16s_8ns_24_1_1_DSP48_4_U/p_cvt_funnel__80   |     8|
|857   |      myproject_mul_mul_16s_11s_26_1_1_U399                                                   |myproject_mul_mul_16s_11s_26_1_1_247                                                                                                                                                                                                                  |     9|
|858   |        myproject_mul_mul_16s_11s_26_1_1_DSP48_10_U                                           |myproject_mul_mul_16s_11s_26_1_1_DSP48_10_519                                                                                                                                                                                                         |     9|
|859   |          p_cvt                                                                               |\dense_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_10u_config9_U0/call_ret_dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s_fu_381/myproject_mul_mul_16s_8ns_24_1_1_U360/myproject_mul_mul_16s_8ns_24_1_1_DSP48_4_U/p_cvt_funnel__145  |     8|
|860   |      myproject_mul_mul_16s_11s_26_1_1_U403                                                   |myproject_mul_mul_16s_11s_26_1_1_248                                                                                                                                                                                                                  |    39|
|861   |        myproject_mul_mul_16s_11s_26_1_1_DSP48_10_U                                           |myproject_mul_mul_16s_11s_26_1_1_DSP48_10_518                                                                                                                                                                                                         |    39|
|862   |          p_cvt                                                                               |\dense_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_10u_config9_U0/call_ret_dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s_fu_381/myproject_mul_mul_16s_8ns_24_1_1_U360/myproject_mul_mul_16s_8ns_24_1_1_DSP48_4_U/p_cvt_funnel__100  |     8|
|863   |      myproject_mul_mul_16s_11s_26_1_1_U414                                                   |myproject_mul_mul_16s_11s_26_1_1_249                                                                                                                                                                                                                  |     8|
|864   |        myproject_mul_mul_16s_11s_26_1_1_DSP48_10_U                                           |myproject_mul_mul_16s_11s_26_1_1_DSP48_10_517                                                                                                                                                                                                         |     8|
|865   |          p_cvt                                                                               |\dense_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_10u_config9_U0/call_ret_dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s_fu_381/myproject_mul_mul_16s_8ns_24_1_1_U360/myproject_mul_mul_16s_8ns_24_1_1_DSP48_4_U/p_cvt_funnel__34   |     8|
|866   |      myproject_mul_mul_16s_11s_26_1_1_U432                                                   |myproject_mul_mul_16s_11s_26_1_1_250                                                                                                                                                                                                                  |    39|
|867   |        myproject_mul_mul_16s_11s_26_1_1_DSP48_10_U                                           |myproject_mul_mul_16s_11s_26_1_1_DSP48_10_516                                                                                                                                                                                                         |    39|
|868   |          p_cvt                                                                               |\dense_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_10u_config9_U0/call_ret_dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s_fu_381/myproject_mul_mul_16s_8ns_24_1_1_U360/myproject_mul_mul_16s_8ns_24_1_1_DSP48_4_U/p_cvt_funnel__128  |     8|
|869   |      myproject_mul_mul_16s_11s_26_1_1_U441                                                   |myproject_mul_mul_16s_11s_26_1_1_251                                                                                                                                                                                                                  |     9|
|870   |        myproject_mul_mul_16s_11s_26_1_1_DSP48_10_U                                           |myproject_mul_mul_16s_11s_26_1_1_DSP48_10_515                                                                                                                                                                                                         |     9|
|871   |          p_cvt                                                                               |\dense_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_10u_config9_U0/call_ret_dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s_fu_381/myproject_mul_mul_16s_8ns_24_1_1_U360/myproject_mul_mul_16s_8ns_24_1_1_DSP48_4_U/p_cvt_funnel__258  |     8|
|872   |      myproject_mul_mul_16s_11s_26_1_1_U442                                                   |myproject_mul_mul_16s_11s_26_1_1_252                                                                                                                                                                                                                  |     8|
|873   |        myproject_mul_mul_16s_11s_26_1_1_DSP48_10_U                                           |myproject_mul_mul_16s_11s_26_1_1_DSP48_10_514                                                                                                                                                                                                         |     8|
|874   |          p_cvt                                                                               |\dense_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_10u_config9_U0/call_ret_dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s_fu_381/myproject_mul_mul_16s_8ns_24_1_1_U360/myproject_mul_mul_16s_8ns_24_1_1_DSP48_4_U/p_cvt_funnel__118  |     8|
|875   |      myproject_mul_mul_16s_11s_26_1_1_U444                                                   |myproject_mul_mul_16s_11s_26_1_1_253                                                                                                                                                                                                                  |     9|
|876   |        myproject_mul_mul_16s_11s_26_1_1_DSP48_10_U                                           |myproject_mul_mul_16s_11s_26_1_1_DSP48_10_513                                                                                                                                                                                                         |     9|
|877   |          p_cvt                                                                               |\dense_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_10u_config9_U0/call_ret_dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s_fu_381/myproject_mul_mul_16s_8ns_24_1_1_U360/myproject_mul_mul_16s_8ns_24_1_1_DSP48_4_U/p_cvt_funnel__264  |     8|
|878   |      myproject_mul_mul_16s_11s_26_1_1_U454                                                   |myproject_mul_mul_16s_11s_26_1_1_254                                                                                                                                                                                                                  |    39|
|879   |        myproject_mul_mul_16s_11s_26_1_1_DSP48_10_U                                           |myproject_mul_mul_16s_11s_26_1_1_DSP48_10_512                                                                                                                                                                                                         |    39|
|880   |          p_cvt                                                                               |\dense_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_10u_config9_U0/call_ret_dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s_fu_381/myproject_mul_mul_16s_8ns_24_1_1_U360/myproject_mul_mul_16s_8ns_24_1_1_DSP48_4_U/p_cvt_funnel__170  |     8|
|881   |      myproject_mul_mul_16s_11s_26_1_1_U458                                                   |myproject_mul_mul_16s_11s_26_1_1_255                                                                                                                                                                                                                  |    38|
|882   |        myproject_mul_mul_16s_11s_26_1_1_DSP48_10_U                                           |myproject_mul_mul_16s_11s_26_1_1_DSP48_10_511                                                                                                                                                                                                         |    38|
|883   |          p_cvt                                                                               |\dense_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_10u_config9_U0/call_ret_dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s_fu_381/myproject_mul_mul_16s_8ns_24_1_1_U360/myproject_mul_mul_16s_8ns_24_1_1_DSP48_4_U/p_cvt_funnel__254  |     8|
|884   |      myproject_mul_mul_16s_11s_26_1_1_U463                                                   |myproject_mul_mul_16s_11s_26_1_1_256                                                                                                                                                                                                                  |    39|
|885   |        myproject_mul_mul_16s_11s_26_1_1_DSP48_10_U                                           |myproject_mul_mul_16s_11s_26_1_1_DSP48_10_510                                                                                                                                                                                                         |    39|
|886   |          p_cvt                                                                               |\dense_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_10u_config9_U0/call_ret_dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s_fu_381/myproject_mul_mul_16s_8ns_24_1_1_U360/myproject_mul_mul_16s_8ns_24_1_1_DSP48_4_U/p_cvt_funnel__182  |     8|
|887   |      myproject_mul_mul_16s_11s_26_1_1_U467                                                   |myproject_mul_mul_16s_11s_26_1_1_257                                                                                                                                                                                                                  |     9|
|888   |        myproject_mul_mul_16s_11s_26_1_1_DSP48_10_U                                           |myproject_mul_mul_16s_11s_26_1_1_DSP48_10_509                                                                                                                                                                                                         |     9|
|889   |          p_cvt                                                                               |\dense_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_10u_config9_U0/call_ret_dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s_fu_381/myproject_mul_mul_16s_8ns_24_1_1_U360/myproject_mul_mul_16s_8ns_24_1_1_DSP48_4_U/p_cvt_funnel__122  |     8|
|890   |      myproject_mul_mul_16s_11s_26_1_1_U474                                                   |myproject_mul_mul_16s_11s_26_1_1_258                                                                                                                                                                                                                  |     8|
|891   |        myproject_mul_mul_16s_11s_26_1_1_DSP48_10_U                                           |myproject_mul_mul_16s_11s_26_1_1_DSP48_10_508                                                                                                                                                                                                         |     8|
|892   |          p_cvt                                                                               |\dense_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_10u_config9_U0/call_ret_dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s_fu_381/myproject_mul_mul_16s_8ns_24_1_1_U360/myproject_mul_mul_16s_8ns_24_1_1_DSP48_4_U/p_cvt_funnel__216  |     8|
|893   |      myproject_mul_mul_16s_11s_26_1_1_U499                                                   |myproject_mul_mul_16s_11s_26_1_1_259                                                                                                                                                                                                                  |     9|
|894   |        myproject_mul_mul_16s_11s_26_1_1_DSP48_10_U                                           |myproject_mul_mul_16s_11s_26_1_1_DSP48_10_507                                                                                                                                                                                                         |     9|
|895   |          p_cvt                                                                               |\dense_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_10u_config9_U0/call_ret_dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s_fu_381/myproject_mul_mul_16s_8ns_24_1_1_U360/myproject_mul_mul_16s_8ns_24_1_1_DSP48_4_U/p_cvt_funnel__187  |     8|
|896   |      myproject_mul_mul_16s_11s_26_1_1_U503                                                   |myproject_mul_mul_16s_11s_26_1_1_260                                                                                                                                                                                                                  |    39|
|897   |        myproject_mul_mul_16s_11s_26_1_1_DSP48_10_U                                           |myproject_mul_mul_16s_11s_26_1_1_DSP48_10_506                                                                                                                                                                                                         |    39|
|898   |          p_cvt                                                                               |\dense_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_10u_config9_U0/call_ret_dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s_fu_381/myproject_mul_mul_16s_8ns_24_1_1_U360/myproject_mul_mul_16s_8ns_24_1_1_DSP48_4_U/p_cvt_funnel__240  |     8|
|899   |      myproject_mul_mul_16s_11s_26_1_1_U507                                                   |myproject_mul_mul_16s_11s_26_1_1_261                                                                                                                                                                                                                  |    10|
|900   |        myproject_mul_mul_16s_11s_26_1_1_DSP48_10_U                                           |myproject_mul_mul_16s_11s_26_1_1_DSP48_10_505                                                                                                                                                                                                         |    10|
|901   |          p_cvt                                                                               |\dense_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_10u_config9_U0/call_ret_dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s_fu_381/myproject_mul_mul_16s_8ns_24_1_1_U360/myproject_mul_mul_16s_8ns_24_1_1_DSP48_4_U/p_cvt_funnel__31   |     8|
|902   |      myproject_mul_mul_16s_11s_26_1_1_U516                                                   |myproject_mul_mul_16s_11s_26_1_1_262                                                                                                                                                                                                                  |    39|
|903   |        myproject_mul_mul_16s_11s_26_1_1_DSP48_10_U                                           |myproject_mul_mul_16s_11s_26_1_1_DSP48_10_504                                                                                                                                                                                                         |    39|
|904   |          p_cvt                                                                               |\dense_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_10u_config9_U0/call_ret_dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s_fu_381/myproject_mul_mul_16s_8ns_24_1_1_U360/myproject_mul_mul_16s_8ns_24_1_1_DSP48_4_U/p_cvt_funnel__84   |     8|
|905   |      myproject_mul_mul_16s_11s_26_1_1_U518                                                   |myproject_mul_mul_16s_11s_26_1_1_263                                                                                                                                                                                                                  |     9|
|906   |        myproject_mul_mul_16s_11s_26_1_1_DSP48_10_U                                           |myproject_mul_mul_16s_11s_26_1_1_DSP48_10_503                                                                                                                                                                                                         |     9|
|907   |          p_cvt                                                                               |\dense_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_10u_config9_U0/call_ret_dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s_fu_381/myproject_mul_mul_16s_8ns_24_1_1_U360/myproject_mul_mul_16s_8ns_24_1_1_DSP48_4_U/p_cvt_funnel__169  |     8|
|908   |      myproject_mul_mul_16s_11s_26_1_1_U520                                                   |myproject_mul_mul_16s_11s_26_1_1_264                                                                                                                                                                                                                  |    39|
|909   |        myproject_mul_mul_16s_11s_26_1_1_DSP48_10_U                                           |myproject_mul_mul_16s_11s_26_1_1_DSP48_10_502                                                                                                                                                                                                         |    39|
|910   |          p_cvt                                                                               |\dense_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_10u_config9_U0/call_ret_dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s_fu_381/myproject_mul_mul_16s_8ns_24_1_1_U360/myproject_mul_mul_16s_8ns_24_1_1_DSP48_4_U/p_cvt_funnel__36   |     8|
|911   |      myproject_mul_mul_16s_11s_26_1_1_U522                                                   |myproject_mul_mul_16s_11s_26_1_1_265                                                                                                                                                                                                                  |     9|
|912   |        myproject_mul_mul_16s_11s_26_1_1_DSP48_10_U                                           |myproject_mul_mul_16s_11s_26_1_1_DSP48_10_501                                                                                                                                                                                                         |     9|
|913   |          p_cvt                                                                               |\dense_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_10u_config9_U0/call_ret_dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s_fu_381/myproject_mul_mul_16s_8ns_24_1_1_U360/myproject_mul_mul_16s_8ns_24_1_1_DSP48_4_U/p_cvt_funnel__178  |     8|
|914   |      myproject_mul_mul_16s_11s_26_1_1_U525                                                   |myproject_mul_mul_16s_11s_26_1_1_266                                                                                                                                                                                                                  |     9|
|915   |        myproject_mul_mul_16s_11s_26_1_1_DSP48_10_U                                           |myproject_mul_mul_16s_11s_26_1_1_DSP48_10_500                                                                                                                                                                                                         |     9|
|916   |          p_cvt                                                                               |\dense_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_10u_config9_U0/call_ret_dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s_fu_381/myproject_mul_mul_16s_8ns_24_1_1_U360/myproject_mul_mul_16s_8ns_24_1_1_DSP48_4_U/p_cvt_funnel__91   |     8|
|917   |      myproject_mul_mul_16s_11s_26_1_1_U531                                                   |myproject_mul_mul_16s_11s_26_1_1_267                                                                                                                                                                                                                  |    10|
|918   |        myproject_mul_mul_16s_11s_26_1_1_DSP48_10_U                                           |myproject_mul_mul_16s_11s_26_1_1_DSP48_10_499                                                                                                                                                                                                         |    10|
|919   |          p_cvt                                                                               |\dense_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_10u_config9_U0/call_ret_dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s_fu_381/myproject_mul_mul_16s_8ns_24_1_1_U360/myproject_mul_mul_16s_8ns_24_1_1_DSP48_4_U/p_cvt_funnel__223  |     8|
|920   |      myproject_mul_mul_16s_11s_26_1_1_U535                                                   |myproject_mul_mul_16s_11s_26_1_1_268                                                                                                                                                                                                                  |    39|
|921   |        myproject_mul_mul_16s_11s_26_1_1_DSP48_10_U                                           |myproject_mul_mul_16s_11s_26_1_1_DSP48_10_498                                                                                                                                                                                                         |    39|
|922   |          p_cvt                                                                               |\dense_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_10u_config9_U0/call_ret_dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s_fu_381/myproject_mul_mul_16s_8ns_24_1_1_U360/myproject_mul_mul_16s_8ns_24_1_1_DSP48_4_U/p_cvt_funnel__159  |     8|
|923   |      myproject_mul_mul_16s_11s_26_1_1_U541                                                   |myproject_mul_mul_16s_11s_26_1_1_269                                                                                                                                                                                                                  |     9|
|924   |        myproject_mul_mul_16s_11s_26_1_1_DSP48_10_U                                           |myproject_mul_mul_16s_11s_26_1_1_DSP48_10_497                                                                                                                                                                                                         |     9|
|925   |          p_cvt                                                                               |\dense_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_10u_config9_U0/call_ret_dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s_fu_381/myproject_mul_mul_16s_8ns_24_1_1_U360/myproject_mul_mul_16s_8ns_24_1_1_DSP48_4_U/p_cvt_funnel__115  |     8|
|926   |      myproject_mul_mul_16s_11s_26_1_1_U555                                                   |myproject_mul_mul_16s_11s_26_1_1_270                                                                                                                                                                                                                  |     9|
|927   |        myproject_mul_mul_16s_11s_26_1_1_DSP48_10_U                                           |myproject_mul_mul_16s_11s_26_1_1_DSP48_10_496                                                                                                                                                                                                         |     9|
|928   |          p_cvt                                                                               |\dense_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_10u_config9_U0/call_ret_dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s_fu_381/myproject_mul_mul_16s_8ns_24_1_1_U360/myproject_mul_mul_16s_8ns_24_1_1_DSP48_4_U/p_cvt_funnel__50   |     8|
|929   |      myproject_mul_mul_16s_11s_26_1_1_U557                                                   |myproject_mul_mul_16s_11s_26_1_1_271                                                                                                                                                                                                                  |    38|
|930   |        myproject_mul_mul_16s_11s_26_1_1_DSP48_10_U                                           |myproject_mul_mul_16s_11s_26_1_1_DSP48_10_495                                                                                                                                                                                                         |    38|
|931   |          p_cvt                                                                               |\dense_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_10u_config9_U0/call_ret_dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s_fu_381/myproject_mul_mul_16s_8ns_24_1_1_U360/myproject_mul_mul_16s_8ns_24_1_1_DSP48_4_U/p_cvt_funnel__175  |     8|
|932   |      myproject_mul_mul_16s_11s_26_1_1_U559                                                   |myproject_mul_mul_16s_11s_26_1_1_272                                                                                                                                                                                                                  |     8|
|933   |        myproject_mul_mul_16s_11s_26_1_1_DSP48_10_U                                           |myproject_mul_mul_16s_11s_26_1_1_DSP48_10_494                                                                                                                                                                                                         |     8|
|934   |          p_cvt                                                                               |\dense_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_10u_config9_U0/call_ret_dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s_fu_381/myproject_mul_mul_16s_8ns_24_1_1_U360/myproject_mul_mul_16s_8ns_24_1_1_DSP48_4_U/p_cvt_funnel__98   |     8|
|935   |      myproject_mul_mul_16s_11s_26_1_1_U566                                                   |myproject_mul_mul_16s_11s_26_1_1_273                                                                                                                                                                                                                  |     8|
|936   |        myproject_mul_mul_16s_11s_26_1_1_DSP48_10_U                                           |myproject_mul_mul_16s_11s_26_1_1_DSP48_10_493                                                                                                                                                                                                         |     8|
|937   |          p_cvt                                                                               |\dense_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_10u_config9_U0/call_ret_dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s_fu_381/myproject_mul_mul_16s_8ns_24_1_1_U360/myproject_mul_mul_16s_8ns_24_1_1_DSP48_4_U/p_cvt_funnel__149  |     8|
|938   |      myproject_mul_mul_16s_11s_26_1_1_U585                                                   |myproject_mul_mul_16s_11s_26_1_1_274                                                                                                                                                                                                                  |     8|
|939   |        myproject_mul_mul_16s_11s_26_1_1_DSP48_10_U                                           |myproject_mul_mul_16s_11s_26_1_1_DSP48_10_492                                                                                                                                                                                                         |     8|
|940   |          p_cvt                                                                               |\dense_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_10u_config9_U0/call_ret_dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s_fu_381/myproject_mul_mul_16s_8ns_24_1_1_U360/myproject_mul_mul_16s_8ns_24_1_1_DSP48_4_U/p_cvt_funnel__195  |     8|
|941   |      myproject_mul_mul_16s_11s_26_1_1_U591                                                   |myproject_mul_mul_16s_11s_26_1_1_275                                                                                                                                                                                                                  |     8|
|942   |        myproject_mul_mul_16s_11s_26_1_1_DSP48_10_U                                           |myproject_mul_mul_16s_11s_26_1_1_DSP48_10_491                                                                                                                                                                                                         |     8|
|943   |          p_cvt                                                                               |\dense_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_10u_config9_U0/call_ret_dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s_fu_381/myproject_mul_mul_16s_8ns_24_1_1_U360/myproject_mul_mul_16s_8ns_24_1_1_DSP48_4_U/p_cvt_funnel__57   |     8|
|944   |      myproject_mul_mul_16s_11s_26_1_1_U595                                                   |myproject_mul_mul_16s_11s_26_1_1_276                                                                                                                                                                                                                  |    10|
|945   |        myproject_mul_mul_16s_11s_26_1_1_DSP48_10_U                                           |myproject_mul_mul_16s_11s_26_1_1_DSP48_10_490                                                                                                                                                                                                         |    10|
|946   |          p_cvt                                                                               |\dense_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_10u_config9_U0/call_ret_dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s_fu_381/myproject_mul_mul_16s_8ns_24_1_1_U360/myproject_mul_mul_16s_8ns_24_1_1_DSP48_4_U/p_cvt_funnel__27   |     8|
|947   |      myproject_mul_mul_16s_11s_26_1_1_U601                                                   |myproject_mul_mul_16s_11s_26_1_1_277                                                                                                                                                                                                                  |     8|
|948   |        myproject_mul_mul_16s_11s_26_1_1_DSP48_10_U                                           |myproject_mul_mul_16s_11s_26_1_1_DSP48_10_489                                                                                                                                                                                                         |     8|
|949   |          p_cvt                                                                               |\dense_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_10u_config9_U0/call_ret_dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s_fu_381/myproject_mul_mul_16s_8ns_24_1_1_U360/myproject_mul_mul_16s_8ns_24_1_1_DSP48_4_U/p_cvt_funnel__131  |     8|
|950   |      myproject_mul_mul_16s_11s_26_1_1_U606                                                   |myproject_mul_mul_16s_11s_26_1_1_278                                                                                                                                                                                                                  |     8|
|951   |        myproject_mul_mul_16s_11s_26_1_1_DSP48_10_U                                           |myproject_mul_mul_16s_11s_26_1_1_DSP48_10_488                                                                                                                                                                                                         |     8|
|952   |          p_cvt                                                                               |\dense_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_10u_config9_U0/call_ret_dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s_fu_381/myproject_mul_mul_16s_8ns_24_1_1_U360/myproject_mul_mul_16s_8ns_24_1_1_DSP48_4_U/p_cvt_funnel__73   |     8|
|953   |      myproject_mul_mul_16s_11s_26_1_1_U612                                                   |myproject_mul_mul_16s_11s_26_1_1_279                                                                                                                                                                                                                  |    39|
|954   |        myproject_mul_mul_16s_11s_26_1_1_DSP48_10_U                                           |myproject_mul_mul_16s_11s_26_1_1_DSP48_10_487                                                                                                                                                                                                         |    39|
|955   |          p_cvt                                                                               |\dense_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_10u_config9_U0/call_ret_dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s_fu_381/myproject_mul_mul_16s_8ns_24_1_1_U360/myproject_mul_mul_16s_8ns_24_1_1_DSP48_4_U/p_cvt_funnel__200  |     8|
|956   |      myproject_mul_mul_16s_11s_26_1_1_U617                                                   |myproject_mul_mul_16s_11s_26_1_1_280                                                                                                                                                                                                                  |     8|
|957   |        myproject_mul_mul_16s_11s_26_1_1_DSP48_10_U                                           |myproject_mul_mul_16s_11s_26_1_1_DSP48_10                                                                                                                                                                                                             |     8|
|958   |          p_cvt                                                                               |\dense_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_10u_config9_U0/call_ret_dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s_fu_381/myproject_mul_mul_16s_8ns_24_1_1_U360/myproject_mul_mul_16s_8ns_24_1_1_DSP48_4_U/p_cvt_funnel__204  |     8|
|959   |      myproject_mul_mul_16s_12s_26_1_1_U388                                                   |myproject_mul_mul_16s_12s_26_1_1                                                                                                                                                                                                                      |     9|
|960   |        myproject_mul_mul_16s_12s_26_1_1_DSP48_12_U                                           |myproject_mul_mul_16s_12s_26_1_1_DSP48_12_486                                                                                                                                                                                                         |     9|
|961   |          p_cvt                                                                               |\dense_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_10u_config9_U0/call_ret_dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s_fu_381/myproject_mul_mul_16s_8ns_24_1_1_U360/myproject_mul_mul_16s_8ns_24_1_1_DSP48_4_U/p_cvt_funnel__235  |     8|
|962   |      myproject_mul_mul_16s_12s_26_1_1_U473                                                   |myproject_mul_mul_16s_12s_26_1_1_281                                                                                                                                                                                                                  |     9|
|963   |        myproject_mul_mul_16s_12s_26_1_1_DSP48_12_U                                           |myproject_mul_mul_16s_12s_26_1_1_DSP48_12                                                                                                                                                                                                             |     9|
|964   |          p_cvt                                                                               |\dense_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_10u_config9_U0/call_ret_dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s_fu_381/myproject_mul_mul_16s_8ns_24_1_1_U360/myproject_mul_mul_16s_8ns_24_1_1_DSP48_4_U/p_cvt_funnel__13   |     8|
|965   |      myproject_mul_mul_16s_6s_22_1_1_U366                                                    |myproject_mul_mul_16s_6s_22_1_1                                                                                                                                                                                                                       |    23|
|966   |        myproject_mul_mul_16s_6s_22_1_1_DSP48_7_U                                             |myproject_mul_mul_16s_6s_22_1_1_DSP48_7_485                                                                                                                                                                                                           |    23|
|967   |          p_cvt                                                                               |\dense_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_10u_config9_U0/call_ret_dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s_fu_381/myproject_mul_mul_16s_8ns_24_1_1_U360/myproject_mul_mul_16s_8ns_24_1_1_DSP48_4_U/p_cvt_funnel__219  |     8|
|968   |      myproject_mul_mul_16s_6s_22_1_1_U515                                                    |myproject_mul_mul_16s_6s_22_1_1_282                                                                                                                                                                                                                   |    10|
|969   |        myproject_mul_mul_16s_6s_22_1_1_DSP48_7_U                                             |myproject_mul_mul_16s_6s_22_1_1_DSP48_7_484                                                                                                                                                                                                           |    10|
|970   |          p_cvt                                                                               |\dense_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_10u_config9_U0/call_ret_dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s_fu_381/myproject_mul_mul_16s_8ns_24_1_1_U360/myproject_mul_mul_16s_8ns_24_1_1_DSP48_4_U/p_cvt_funnel__93   |     8|
|971   |      myproject_mul_mul_16s_6s_22_1_1_U542                                                    |myproject_mul_mul_16s_6s_22_1_1_283                                                                                                                                                                                                                   |    27|
|972   |        myproject_mul_mul_16s_6s_22_1_1_DSP48_7_U                                             |myproject_mul_mul_16s_6s_22_1_1_DSP48_7                                                                                                                                                                                                               |    27|
|973   |          p_cvt                                                                               |\dense_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_10u_config9_U0/call_ret_dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s_fu_381/myproject_mul_mul_16s_8ns_24_1_1_U360/myproject_mul_mul_16s_8ns_24_1_1_DSP48_4_U/p_cvt_funnel__16   |     8|
|974   |      myproject_mul_mul_16s_7ns_23_1_1_U410                                                   |myproject_mul_mul_16s_7ns_23_1_1                                                                                                                                                                                                                      |    22|
|975   |        myproject_mul_mul_16s_7ns_23_1_1_DSP48_8_U                                            |myproject_mul_mul_16s_7ns_23_1_1_DSP48_8_483                                                                                                                                                                                                          |    22|
|976   |          p_cvt                                                                               |\dense_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_10u_config9_U0/call_ret_dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s_fu_381/myproject_mul_mul_16s_8ns_24_1_1_U360/myproject_mul_mul_16s_8ns_24_1_1_DSP48_4_U/p_cvt_funnel__21   |     8|
|977   |      myproject_mul_mul_16s_7ns_23_1_1_U480                                                   |myproject_mul_mul_16s_7ns_23_1_1_284                                                                                                                                                                                                                  |    23|
|978   |        myproject_mul_mul_16s_7ns_23_1_1_DSP48_8_U                                            |myproject_mul_mul_16s_7ns_23_1_1_DSP48_8_482                                                                                                                                                                                                          |    23|
|979   |          p_cvt                                                                               |\dense_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_10u_config9_U0/call_ret_dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s_fu_381/myproject_mul_mul_16s_8ns_24_1_1_U360/myproject_mul_mul_16s_8ns_24_1_1_DSP48_4_U/p_cvt_funnel__123  |     8|
|980   |      myproject_mul_mul_16s_7ns_23_1_1_U569                                                   |myproject_mul_mul_16s_7ns_23_1_1_285                                                                                                                                                                                                                  |    24|
|981   |        myproject_mul_mul_16s_7ns_23_1_1_DSP48_8_U                                            |myproject_mul_mul_16s_7ns_23_1_1_DSP48_8                                                                                                                                                                                                              |    24|
|982   |          p_cvt                                                                               |\dense_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_10u_config9_U0/call_ret_dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s_fu_381/myproject_mul_mul_16s_8ns_24_1_1_U360/myproject_mul_mul_16s_8ns_24_1_1_DSP48_4_U/p_cvt_funnel__162  |     8|
|983   |      myproject_mul_mul_16s_7s_23_1_1_U417                                                    |myproject_mul_mul_16s_7s_23_1_1                                                                                                                                                                                                                       |    10|
|984   |        myproject_mul_mul_16s_7s_23_1_1_DSP48_0_U                                             |myproject_mul_mul_16s_7s_23_1_1_DSP48_0_481                                                                                                                                                                                                           |    10|
|985   |          p_cvt                                                                               |\dense_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_10u_config9_U0/call_ret_dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s_fu_381/myproject_mul_mul_16s_8ns_24_1_1_U360/myproject_mul_mul_16s_8ns_24_1_1_DSP48_4_U/p_cvt_funnel__230  |     8|
|986   |      myproject_mul_mul_16s_7s_23_1_1_U430                                                    |myproject_mul_mul_16s_7s_23_1_1_286                                                                                                                                                                                                                   |    28|
|987   |        myproject_mul_mul_16s_7s_23_1_1_DSP48_0_U                                             |myproject_mul_mul_16s_7s_23_1_1_DSP48_0_480                                                                                                                                                                                                           |    28|
|988   |          p_cvt                                                                               |\dense_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_10u_config9_U0/call_ret_dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s_fu_381/myproject_mul_mul_16s_8ns_24_1_1_U360/myproject_mul_mul_16s_8ns_24_1_1_DSP48_4_U/p_cvt_funnel__242  |     8|
|989   |      myproject_mul_mul_16s_7s_23_1_1_U446                                                    |myproject_mul_mul_16s_7s_23_1_1_287                                                                                                                                                                                                                   |    22|
|990   |        myproject_mul_mul_16s_7s_23_1_1_DSP48_0_U                                             |myproject_mul_mul_16s_7s_23_1_1_DSP48_0_479                                                                                                                                                                                                           |    22|
|991   |          p_cvt                                                                               |\dense_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_10u_config9_U0/call_ret_dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s_fu_381/myproject_mul_mul_16s_8ns_24_1_1_U360/myproject_mul_mul_16s_8ns_24_1_1_DSP48_4_U/p_cvt_funnel__171  |     8|
|992   |      myproject_mul_mul_16s_7s_23_1_1_U510                                                    |myproject_mul_mul_16s_7s_23_1_1_288                                                                                                                                                                                                                   |    47|
|993   |        myproject_mul_mul_16s_7s_23_1_1_DSP48_0_U                                             |myproject_mul_mul_16s_7s_23_1_1_DSP48_0_478                                                                                                                                                                                                           |    47|
|994   |          p_cvt                                                                               |\dense_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_10u_config9_U0/call_ret_dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s_fu_381/myproject_mul_mul_16s_8ns_24_1_1_U360/myproject_mul_mul_16s_8ns_24_1_1_DSP48_4_U/p_cvt_funnel__72   |     8|
|995   |      myproject_mul_mul_16s_7s_23_1_1_U540                                                    |myproject_mul_mul_16s_7s_23_1_1_289                                                                                                                                                                                                                   |    24|
|996   |        myproject_mul_mul_16s_7s_23_1_1_DSP48_0_U                                             |myproject_mul_mul_16s_7s_23_1_1_DSP48_0                                                                                                                                                                                                               |    24|
|997   |          p_cvt                                                                               |\dense_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_10u_config9_U0/call_ret_dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s_fu_381/myproject_mul_mul_16s_8ns_24_1_1_U360/myproject_mul_mul_16s_8ns_24_1_1_DSP48_4_U/p_cvt_funnel__202  |     8|
|998   |      myproject_mul_mul_16s_8ns_24_1_1_U360                                                   |myproject_mul_mul_16s_8ns_24_1_1                                                                                                                                                                                                                      |    26|
|999   |        myproject_mul_mul_16s_8ns_24_1_1_DSP48_4_U                                            |myproject_mul_mul_16s_8ns_24_1_1_DSP48_4_477                                                                                                                                                                                                          |    26|
|1000  |          p_cvt                                                                               |\dense_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_10u_config9_U0/call_ret_dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s_fu_381/myproject_mul_mul_16s_8ns_24_1_1_U360/myproject_mul_mul_16s_8ns_24_1_1_DSP48_4_U/p_cvt_funnel       |     8|
|1001  |      myproject_mul_mul_16s_8ns_24_1_1_U365                                                   |myproject_mul_mul_16s_8ns_24_1_1_290                                                                                                                                                                                                                  |     8|
|1002  |        myproject_mul_mul_16s_8ns_24_1_1_DSP48_4_U                                            |myproject_mul_mul_16s_8ns_24_1_1_DSP48_4_476                                                                                                                                                                                                          |     8|
|1003  |          p_cvt                                                                               |\dense_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_10u_config9_U0/call_ret_dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s_fu_381/myproject_mul_mul_16s_8ns_24_1_1_U360/myproject_mul_mul_16s_8ns_24_1_1_DSP48_4_U/p_cvt_funnel__241  |     8|
|1004  |      myproject_mul_mul_16s_8ns_24_1_1_U369                                                   |myproject_mul_mul_16s_8ns_24_1_1_291                                                                                                                                                                                                                  |    25|
|1005  |        myproject_mul_mul_16s_8ns_24_1_1_DSP48_4_U                                            |myproject_mul_mul_16s_8ns_24_1_1_DSP48_4_475                                                                                                                                                                                                          |    25|
|1006  |          p_cvt                                                                               |\dense_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_10u_config9_U0/call_ret_dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s_fu_381/myproject_mul_mul_16s_8ns_24_1_1_U360/myproject_mul_mul_16s_8ns_24_1_1_DSP48_4_U/p_cvt_funnel__81   |     8|
|1007  |      myproject_mul_mul_16s_8ns_24_1_1_U373                                                   |myproject_mul_mul_16s_8ns_24_1_1_292                                                                                                                                                                                                                  |    36|
|1008  |        myproject_mul_mul_16s_8ns_24_1_1_DSP48_4_U                                            |myproject_mul_mul_16s_8ns_24_1_1_DSP48_4_474                                                                                                                                                                                                          |    36|
|1009  |          p_cvt                                                                               |\dense_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_10u_config9_U0/call_ret_dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s_fu_381/myproject_mul_mul_16s_8ns_24_1_1_U360/myproject_mul_mul_16s_8ns_24_1_1_DSP48_4_U/p_cvt_funnel__108  |     8|
|1010  |      myproject_mul_mul_16s_8ns_24_1_1_U390                                                   |myproject_mul_mul_16s_8ns_24_1_1_293                                                                                                                                                                                                                  |    25|
|1011  |        myproject_mul_mul_16s_8ns_24_1_1_DSP48_4_U                                            |myproject_mul_mul_16s_8ns_24_1_1_DSP48_4_473                                                                                                                                                                                                          |    25|
|1012  |          p_cvt                                                                               |\dense_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_10u_config9_U0/call_ret_dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s_fu_381/myproject_mul_mul_16s_8ns_24_1_1_U360/myproject_mul_mul_16s_8ns_24_1_1_DSP48_4_U/p_cvt_funnel__8    |     8|
|1013  |      myproject_mul_mul_16s_8ns_24_1_1_U425                                                   |myproject_mul_mul_16s_8ns_24_1_1_294                                                                                                                                                                                                                  |    11|
|1014  |        myproject_mul_mul_16s_8ns_24_1_1_DSP48_4_U                                            |myproject_mul_mul_16s_8ns_24_1_1_DSP48_4_472                                                                                                                                                                                                          |    11|
|1015  |          p_cvt                                                                               |\dense_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_10u_config9_U0/call_ret_dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s_fu_381/myproject_mul_mul_16s_8ns_24_1_1_U360/myproject_mul_mul_16s_8ns_24_1_1_DSP48_4_U/p_cvt_funnel__153  |     8|
|1016  |      myproject_mul_mul_16s_8ns_24_1_1_U498                                                   |myproject_mul_mul_16s_8ns_24_1_1_295                                                                                                                                                                                                                  |    25|
|1017  |        myproject_mul_mul_16s_8ns_24_1_1_DSP48_4_U                                            |myproject_mul_mul_16s_8ns_24_1_1_DSP48_4_471                                                                                                                                                                                                          |    25|
|1018  |          p_cvt                                                                               |\dense_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_10u_config9_U0/call_ret_dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s_fu_381/myproject_mul_mul_16s_8ns_24_1_1_U360/myproject_mul_mul_16s_8ns_24_1_1_DSP48_4_U/p_cvt_funnel__134  |     8|
|1019  |      myproject_mul_mul_16s_8ns_24_1_1_U533                                                   |myproject_mul_mul_16s_8ns_24_1_1_296                                                                                                                                                                                                                  |    25|
|1020  |        myproject_mul_mul_16s_8ns_24_1_1_DSP48_4_U                                            |myproject_mul_mul_16s_8ns_24_1_1_DSP48_4_470                                                                                                                                                                                                          |    25|
|1021  |          p_cvt                                                                               |\dense_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_10u_config9_U0/call_ret_dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s_fu_381/myproject_mul_mul_16s_8ns_24_1_1_U360/myproject_mul_mul_16s_8ns_24_1_1_DSP48_4_U/p_cvt_funnel__83   |     8|
|1022  |      myproject_mul_mul_16s_8ns_24_1_1_U567                                                   |myproject_mul_mul_16s_8ns_24_1_1_297                                                                                                                                                                                                                  |     8|
|1023  |        myproject_mul_mul_16s_8ns_24_1_1_DSP48_4_U                                            |myproject_mul_mul_16s_8ns_24_1_1_DSP48_4_469                                                                                                                                                                                                          |     8|
|1024  |          p_cvt                                                                               |\dense_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_10u_config9_U0/call_ret_dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s_fu_381/myproject_mul_mul_16s_8ns_24_1_1_U360/myproject_mul_mul_16s_8ns_24_1_1_DSP48_4_U/p_cvt_funnel__32   |     8|
|1025  |      myproject_mul_mul_16s_8ns_24_1_1_U588                                                   |myproject_mul_mul_16s_8ns_24_1_1_298                                                                                                                                                                                                                  |     8|
|1026  |        myproject_mul_mul_16s_8ns_24_1_1_DSP48_4_U                                            |myproject_mul_mul_16s_8ns_24_1_1_DSP48_4_468                                                                                                                                                                                                          |     8|
|1027  |          p_cvt                                                                               |\dense_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_10u_config9_U0/call_ret_dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s_fu_381/myproject_mul_mul_16s_8ns_24_1_1_U360/myproject_mul_mul_16s_8ns_24_1_1_DSP48_4_U/p_cvt_funnel__160  |     8|
|1028  |      myproject_mul_mul_16s_8ns_24_1_1_U592                                                   |myproject_mul_mul_16s_8ns_24_1_1_299                                                                                                                                                                                                                  |    13|
|1029  |        myproject_mul_mul_16s_8ns_24_1_1_DSP48_4_U                                            |myproject_mul_mul_16s_8ns_24_1_1_DSP48_4                                                                                                                                                                                                              |    13|
|1030  |          p_cvt                                                                               |\dense_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_10u_config9_U0/call_ret_dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s_fu_381/myproject_mul_mul_16s_8ns_24_1_1_U360/myproject_mul_mul_16s_8ns_24_1_1_DSP48_4_U/p_cvt_funnel__112  |     8|
|1031  |      myproject_mul_mul_16s_8s_24_1_1_U381                                                    |myproject_mul_mul_16s_8s_24_1_1                                                                                                                                                                                                                       |     8|
|1032  |        myproject_mul_mul_16s_8s_24_1_1_DSP48_1_U                                             |myproject_mul_mul_16s_8s_24_1_1_DSP48_1_467                                                                                                                                                                                                           |     8|
|1033  |          p_cvt                                                                               |\dense_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_10u_config9_U0/call_ret_dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s_fu_381/myproject_mul_mul_16s_8ns_24_1_1_U360/myproject_mul_mul_16s_8ns_24_1_1_DSP48_4_U/p_cvt_funnel__129  |     8|
|1034  |      myproject_mul_mul_16s_8s_24_1_1_U382                                                    |myproject_mul_mul_16s_8s_24_1_1_300                                                                                                                                                                                                                   |    25|
|1035  |        myproject_mul_mul_16s_8s_24_1_1_DSP48_1_U                                             |myproject_mul_mul_16s_8s_24_1_1_DSP48_1_466                                                                                                                                                                                                           |    25|
|1036  |          p_cvt                                                                               |\dense_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_10u_config9_U0/call_ret_dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s_fu_381/myproject_mul_mul_16s_8ns_24_1_1_U360/myproject_mul_mul_16s_8ns_24_1_1_DSP48_4_U/p_cvt_funnel__231  |     8|
|1037  |      myproject_mul_mul_16s_8s_24_1_1_U386                                                    |myproject_mul_mul_16s_8s_24_1_1_301                                                                                                                                                                                                                   |     8|
|1038  |        myproject_mul_mul_16s_8s_24_1_1_DSP48_1_U                                             |myproject_mul_mul_16s_8s_24_1_1_DSP48_1_465                                                                                                                                                                                                           |     8|
|1039  |          p_cvt                                                                               |\dense_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_10u_config9_U0/call_ret_dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s_fu_381/myproject_mul_mul_16s_8ns_24_1_1_U360/myproject_mul_mul_16s_8ns_24_1_1_DSP48_4_U/p_cvt_funnel__85   |     8|
|1040  |      myproject_mul_mul_16s_8s_24_1_1_U402                                                    |myproject_mul_mul_16s_8s_24_1_1_302                                                                                                                                                                                                                   |     8|
|1041  |        myproject_mul_mul_16s_8s_24_1_1_DSP48_1_U                                             |myproject_mul_mul_16s_8s_24_1_1_DSP48_1_464                                                                                                                                                                                                           |     8|
|1042  |          p_cvt                                                                               |\dense_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_10u_config9_U0/call_ret_dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s_fu_381/myproject_mul_mul_16s_8ns_24_1_1_U360/myproject_mul_mul_16s_8ns_24_1_1_DSP48_4_U/p_cvt_funnel__227  |     8|
|1043  |      myproject_mul_mul_16s_8s_24_1_1_U406                                                    |myproject_mul_mul_16s_8s_24_1_1_303                                                                                                                                                                                                                   |    25|
|1044  |        myproject_mul_mul_16s_8s_24_1_1_DSP48_1_U                                             |myproject_mul_mul_16s_8s_24_1_1_DSP48_1_463                                                                                                                                                                                                           |    25|
|1045  |          p_cvt                                                                               |\dense_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_10u_config9_U0/call_ret_dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s_fu_381/myproject_mul_mul_16s_8ns_24_1_1_U360/myproject_mul_mul_16s_8ns_24_1_1_DSP48_4_U/p_cvt_funnel__138  |     8|
|1046  |      myproject_mul_mul_16s_8s_24_1_1_U445                                                    |myproject_mul_mul_16s_8s_24_1_1_304                                                                                                                                                                                                                   |    11|
|1047  |        myproject_mul_mul_16s_8s_24_1_1_DSP48_1_U                                             |myproject_mul_mul_16s_8s_24_1_1_DSP48_1_462                                                                                                                                                                                                           |    11|
|1048  |          p_cvt                                                                               |\dense_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_10u_config9_U0/call_ret_dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s_fu_381/myproject_mul_mul_16s_8ns_24_1_1_U360/myproject_mul_mul_16s_8ns_24_1_1_DSP48_4_U/p_cvt_funnel__135  |     8|
|1049  |      myproject_mul_mul_16s_8s_24_1_1_U464                                                    |myproject_mul_mul_16s_8s_24_1_1_305                                                                                                                                                                                                                   |     8|
|1050  |        myproject_mul_mul_16s_8s_24_1_1_DSP48_1_U                                             |myproject_mul_mul_16s_8s_24_1_1_DSP48_1_461                                                                                                                                                                                                           |     8|
|1051  |          p_cvt                                                                               |\dense_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_10u_config9_U0/call_ret_dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s_fu_381/myproject_mul_mul_16s_8ns_24_1_1_U360/myproject_mul_mul_16s_8ns_24_1_1_DSP48_4_U/p_cvt_funnel__1    |     8|
|1052  |      myproject_mul_mul_16s_8s_24_1_1_U470                                                    |myproject_mul_mul_16s_8s_24_1_1_306                                                                                                                                                                                                                   |    24|
|1053  |        myproject_mul_mul_16s_8s_24_1_1_DSP48_1_U                                             |myproject_mul_mul_16s_8s_24_1_1_DSP48_1_460                                                                                                                                                                                                           |    24|
|1054  |          p_cvt                                                                               |\dense_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_10u_config9_U0/call_ret_dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s_fu_381/myproject_mul_mul_16s_8ns_24_1_1_U360/myproject_mul_mul_16s_8ns_24_1_1_DSP48_4_U/p_cvt_funnel__266  |     8|
|1055  |      myproject_mul_mul_16s_8s_24_1_1_U479                                                    |myproject_mul_mul_16s_8s_24_1_1_307                                                                                                                                                                                                                   |    24|
|1056  |        myproject_mul_mul_16s_8s_24_1_1_DSP48_1_U                                             |myproject_mul_mul_16s_8s_24_1_1_DSP48_1_459                                                                                                                                                                                                           |    24|
|1057  |          p_cvt                                                                               |\dense_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_10u_config9_U0/call_ret_dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s_fu_381/myproject_mul_mul_16s_8ns_24_1_1_U360/myproject_mul_mul_16s_8ns_24_1_1_DSP48_4_U/p_cvt_funnel__253  |     8|
|1058  |      myproject_mul_mul_16s_8s_24_1_1_U490                                                    |myproject_mul_mul_16s_8s_24_1_1_308                                                                                                                                                                                                                   |     8|
|1059  |        myproject_mul_mul_16s_8s_24_1_1_DSP48_1_U                                             |myproject_mul_mul_16s_8s_24_1_1_DSP48_1_458                                                                                                                                                                                                           |     8|
|1060  |          p_cvt                                                                               |\dense_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_10u_config9_U0/call_ret_dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s_fu_381/myproject_mul_mul_16s_8ns_24_1_1_U360/myproject_mul_mul_16s_8ns_24_1_1_DSP48_4_U/p_cvt_funnel__142  |     8|
|1061  |      myproject_mul_mul_16s_8s_24_1_1_U506                                                    |myproject_mul_mul_16s_8s_24_1_1_309                                                                                                                                                                                                                   |    36|
|1062  |        myproject_mul_mul_16s_8s_24_1_1_DSP48_1_U                                             |myproject_mul_mul_16s_8s_24_1_1_DSP48_1_457                                                                                                                                                                                                           |    36|
|1063  |          p_cvt                                                                               |\dense_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_10u_config9_U0/call_ret_dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s_fu_381/myproject_mul_mul_16s_8ns_24_1_1_U360/myproject_mul_mul_16s_8ns_24_1_1_DSP48_4_U/p_cvt_funnel__263  |     8|
|1064  |      myproject_mul_mul_16s_8s_24_1_1_U530                                                    |myproject_mul_mul_16s_8s_24_1_1_310                                                                                                                                                                                                                   |     8|
|1065  |        myproject_mul_mul_16s_8s_24_1_1_DSP48_1_U                                             |myproject_mul_mul_16s_8s_24_1_1_DSP48_1_456                                                                                                                                                                                                           |     8|
|1066  |          p_cvt                                                                               |\dense_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_10u_config9_U0/call_ret_dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s_fu_381/myproject_mul_mul_16s_8ns_24_1_1_U360/myproject_mul_mul_16s_8ns_24_1_1_DSP48_4_U/p_cvt_funnel__79   |     8|
|1067  |      myproject_mul_mul_16s_8s_24_1_1_U545                                                    |myproject_mul_mul_16s_8s_24_1_1_311                                                                                                                                                                                                                   |    40|
|1068  |        myproject_mul_mul_16s_8s_24_1_1_DSP48_1_U                                             |myproject_mul_mul_16s_8s_24_1_1_DSP48_1_455                                                                                                                                                                                                           |    40|
|1069  |          p_cvt                                                                               |\dense_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_10u_config9_U0/call_ret_dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s_fu_381/myproject_mul_mul_16s_8ns_24_1_1_U360/myproject_mul_mul_16s_8ns_24_1_1_DSP48_4_U/p_cvt_funnel__42   |     8|
|1070  |      myproject_mul_mul_16s_8s_24_1_1_U572                                                    |myproject_mul_mul_16s_8s_24_1_1_312                                                                                                                                                                                                                   |    25|
|1071  |        myproject_mul_mul_16s_8s_24_1_1_DSP48_1_U                                             |myproject_mul_mul_16s_8s_24_1_1_DSP48_1_454                                                                                                                                                                                                           |    25|
|1072  |          p_cvt                                                                               |\dense_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_10u_config9_U0/call_ret_dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s_fu_381/myproject_mul_mul_16s_8ns_24_1_1_U360/myproject_mul_mul_16s_8ns_24_1_1_DSP48_4_U/p_cvt_funnel__165  |     8|
|1073  |      myproject_mul_mul_16s_8s_24_1_1_U576                                                    |myproject_mul_mul_16s_8s_24_1_1_313                                                                                                                                                                                                                   |    27|
|1074  |        myproject_mul_mul_16s_8s_24_1_1_DSP48_1_U                                             |myproject_mul_mul_16s_8s_24_1_1_DSP48_1_453                                                                                                                                                                                                           |    27|
|1075  |          p_cvt                                                                               |\dense_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_10u_config9_U0/call_ret_dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s_fu_381/myproject_mul_mul_16s_8ns_24_1_1_U360/myproject_mul_mul_16s_8ns_24_1_1_DSP48_4_U/p_cvt_funnel__52   |     8|
|1076  |      myproject_mul_mul_16s_8s_24_1_1_U590                                                    |myproject_mul_mul_16s_8s_24_1_1_314                                                                                                                                                                                                                   |    25|
|1077  |        myproject_mul_mul_16s_8s_24_1_1_DSP48_1_U                                             |myproject_mul_mul_16s_8s_24_1_1_DSP48_1_452                                                                                                                                                                                                           |    25|
|1078  |          p_cvt                                                                               |\dense_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_10u_config9_U0/call_ret_dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s_fu_381/myproject_mul_mul_16s_8ns_24_1_1_U360/myproject_mul_mul_16s_8ns_24_1_1_DSP48_4_U/p_cvt_funnel__190  |     8|
|1079  |      myproject_mul_mul_16s_8s_24_1_1_U613                                                    |myproject_mul_mul_16s_8s_24_1_1_315                                                                                                                                                                                                                   |    37|
|1080  |        myproject_mul_mul_16s_8s_24_1_1_DSP48_1_U                                             |myproject_mul_mul_16s_8s_24_1_1_DSP48_1_451                                                                                                                                                                                                           |    37|
|1081  |          p_cvt                                                                               |\dense_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_10u_config9_U0/call_ret_dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s_fu_381/myproject_mul_mul_16s_8ns_24_1_1_U360/myproject_mul_mul_16s_8ns_24_1_1_DSP48_4_U/p_cvt_funnel__220  |     8|
|1082  |      myproject_mul_mul_16s_8s_24_1_1_U622                                                    |myproject_mul_mul_16s_8s_24_1_1_316                                                                                                                                                                                                                   |    24|
|1083  |        myproject_mul_mul_16s_8s_24_1_1_DSP48_1_U                                             |myproject_mul_mul_16s_8s_24_1_1_DSP48_1                                                                                                                                                                                                               |    24|
|1084  |          p_cvt                                                                               |\dense_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_10u_config9_U0/call_ret_dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s_fu_381/myproject_mul_mul_16s_8ns_24_1_1_U360/myproject_mul_mul_16s_8ns_24_1_1_DSP48_4_U/p_cvt_funnel__97   |     8|
|1085  |      myproject_mul_mul_16s_9ns_25_1_1_U362                                                   |myproject_mul_mul_16s_9ns_25_1_1                                                                                                                                                                                                                      |    37|
|1086  |        myproject_mul_mul_16s_9ns_25_1_1_DSP48_3_U                                            |myproject_mul_mul_16s_9ns_25_1_1_DSP48_3_450                                                                                                                                                                                                          |    37|
|1087  |          p_cvt                                                                               |\dense_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_10u_config9_U0/call_ret_dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s_fu_381/myproject_mul_mul_16s_8ns_24_1_1_U360/myproject_mul_mul_16s_8ns_24_1_1_DSP48_4_U/p_cvt_funnel__124  |     8|
|1088  |      myproject_mul_mul_16s_9ns_25_1_1_U374                                                   |myproject_mul_mul_16s_9ns_25_1_1_317                                                                                                                                                                                                                  |    64|
|1089  |        myproject_mul_mul_16s_9ns_25_1_1_DSP48_3_U                                            |myproject_mul_mul_16s_9ns_25_1_1_DSP48_3_449                                                                                                                                                                                                          |    64|
|1090  |          p_cvt                                                                               |\dense_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_10u_config9_U0/call_ret_dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s_fu_381/myproject_mul_mul_16s_8ns_24_1_1_U360/myproject_mul_mul_16s_8ns_24_1_1_DSP48_4_U/p_cvt_funnel__212  |     8|
|1091  |      myproject_mul_mul_16s_9ns_25_1_1_U375                                                   |myproject_mul_mul_16s_9ns_25_1_1_318                                                                                                                                                                                                                  |     9|
|1092  |        myproject_mul_mul_16s_9ns_25_1_1_DSP48_3_U                                            |myproject_mul_mul_16s_9ns_25_1_1_DSP48_3_448                                                                                                                                                                                                          |     9|
|1093  |          p_cvt                                                                               |\dense_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_10u_config9_U0/call_ret_dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s_fu_381/myproject_mul_mul_16s_8ns_24_1_1_U360/myproject_mul_mul_16s_8ns_24_1_1_DSP48_4_U/p_cvt_funnel__239  |     8|
|1094  |      myproject_mul_mul_16s_9ns_25_1_1_U385                                                   |myproject_mul_mul_16s_9ns_25_1_1_319                                                                                                                                                                                                                  |     9|
|1095  |        myproject_mul_mul_16s_9ns_25_1_1_DSP48_3_U                                            |myproject_mul_mul_16s_9ns_25_1_1_DSP48_3_447                                                                                                                                                                                                          |     9|
|1096  |          p_cvt                                                                               |\dense_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_10u_config9_U0/call_ret_dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s_fu_381/myproject_mul_mul_16s_8ns_24_1_1_U360/myproject_mul_mul_16s_8ns_24_1_1_DSP48_4_U/p_cvt_funnel__147  |     8|
|1097  |      myproject_mul_mul_16s_9ns_25_1_1_U393                                                   |myproject_mul_mul_16s_9ns_25_1_1_320                                                                                                                                                                                                                  |    37|
|1098  |        myproject_mul_mul_16s_9ns_25_1_1_DSP48_3_U                                            |myproject_mul_mul_16s_9ns_25_1_1_DSP48_3_446                                                                                                                                                                                                          |    37|
|1099  |          p_cvt                                                                               |\dense_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_10u_config9_U0/call_ret_dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s_fu_381/myproject_mul_mul_16s_8ns_24_1_1_U360/myproject_mul_mul_16s_8ns_24_1_1_DSP48_4_U/p_cvt_funnel__53   |     8|
|1100  |      myproject_mul_mul_16s_9ns_25_1_1_U395                                                   |myproject_mul_mul_16s_9ns_25_1_1_321                                                                                                                                                                                                                  |    56|
|1101  |        myproject_mul_mul_16s_9ns_25_1_1_DSP48_3_U                                            |myproject_mul_mul_16s_9ns_25_1_1_DSP48_3_445                                                                                                                                                                                                          |    56|
|1102  |          p_cvt                                                                               |\dense_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_10u_config9_U0/call_ret_dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s_fu_381/myproject_mul_mul_16s_8ns_24_1_1_U360/myproject_mul_mul_16s_8ns_24_1_1_DSP48_4_U/p_cvt_funnel__92   |     8|
|1103  |      myproject_mul_mul_16s_9ns_25_1_1_U397                                                   |myproject_mul_mul_16s_9ns_25_1_1_322                                                                                                                                                                                                                  |     8|
|1104  |        myproject_mul_mul_16s_9ns_25_1_1_DSP48_3_U                                            |myproject_mul_mul_16s_9ns_25_1_1_DSP48_3_444                                                                                                                                                                                                          |     8|
|1105  |          p_cvt                                                                               |\dense_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_10u_config9_U0/call_ret_dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s_fu_381/myproject_mul_mul_16s_8ns_24_1_1_U360/myproject_mul_mul_16s_8ns_24_1_1_DSP48_4_U/p_cvt_funnel__37   |     8|
|1106  |      myproject_mul_mul_16s_9ns_25_1_1_U415                                                   |myproject_mul_mul_16s_9ns_25_1_1_323                                                                                                                                                                                                                  |    11|
|1107  |        myproject_mul_mul_16s_9ns_25_1_1_DSP48_3_U                                            |myproject_mul_mul_16s_9ns_25_1_1_DSP48_3_443                                                                                                                                                                                                          |    11|
|1108  |          p_cvt                                                                               |\dense_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_10u_config9_U0/call_ret_dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s_fu_381/myproject_mul_mul_16s_8ns_24_1_1_U360/myproject_mul_mul_16s_8ns_24_1_1_DSP48_4_U/p_cvt_funnel__262  |     8|
|1109  |      myproject_mul_mul_16s_9ns_25_1_1_U418                                                   |myproject_mul_mul_16s_9ns_25_1_1_324                                                                                                                                                                                                                  |     8|
|1110  |        myproject_mul_mul_16s_9ns_25_1_1_DSP48_3_U                                            |myproject_mul_mul_16s_9ns_25_1_1_DSP48_3_442                                                                                                                                                                                                          |     8|
|1111  |          p_cvt                                                                               |\dense_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_10u_config9_U0/call_ret_dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s_fu_381/myproject_mul_mul_16s_8ns_24_1_1_U360/myproject_mul_mul_16s_8ns_24_1_1_DSP48_4_U/p_cvt_funnel__29   |     8|
|1112  |      myproject_mul_mul_16s_9ns_25_1_1_U435                                                   |myproject_mul_mul_16s_9ns_25_1_1_325                                                                                                                                                                                                                  |    11|
|1113  |        myproject_mul_mul_16s_9ns_25_1_1_DSP48_3_U                                            |myproject_mul_mul_16s_9ns_25_1_1_DSP48_3_441                                                                                                                                                                                                          |    11|
|1114  |          p_cvt                                                                               |\dense_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_10u_config9_U0/call_ret_dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s_fu_381/myproject_mul_mul_16s_8ns_24_1_1_U360/myproject_mul_mul_16s_8ns_24_1_1_DSP48_4_U/p_cvt_funnel__148  |     8|
|1115  |      myproject_mul_mul_16s_9ns_25_1_1_U437                                                   |myproject_mul_mul_16s_9ns_25_1_1_326                                                                                                                                                                                                                  |    53|
|1116  |        myproject_mul_mul_16s_9ns_25_1_1_DSP48_3_U                                            |myproject_mul_mul_16s_9ns_25_1_1_DSP48_3_440                                                                                                                                                                                                          |    53|
|1117  |          p_cvt                                                                               |\dense_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_10u_config9_U0/call_ret_dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s_fu_381/myproject_mul_mul_16s_8ns_24_1_1_U360/myproject_mul_mul_16s_8ns_24_1_1_DSP48_4_U/p_cvt_funnel__7    |     8|
|1118  |      myproject_mul_mul_16s_9ns_25_1_1_U447                                                   |myproject_mul_mul_16s_9ns_25_1_1_327                                                                                                                                                                                                                  |    11|
|1119  |        myproject_mul_mul_16s_9ns_25_1_1_DSP48_3_U                                            |myproject_mul_mul_16s_9ns_25_1_1_DSP48_3_439                                                                                                                                                                                                          |    11|
|1120  |          p_cvt                                                                               |\dense_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_10u_config9_U0/call_ret_dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s_fu_381/myproject_mul_mul_16s_8ns_24_1_1_U360/myproject_mul_mul_16s_8ns_24_1_1_DSP48_4_U/p_cvt_funnel__113  |     8|
|1121  |      myproject_mul_mul_16s_9ns_25_1_1_U475                                                   |myproject_mul_mul_16s_9ns_25_1_1_328                                                                                                                                                                                                                  |     8|
|1122  |        myproject_mul_mul_16s_9ns_25_1_1_DSP48_3_U                                            |myproject_mul_mul_16s_9ns_25_1_1_DSP48_3_438                                                                                                                                                                                                          |     8|
|1123  |          p_cvt                                                                               |\dense_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_10u_config9_U0/call_ret_dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s_fu_381/myproject_mul_mul_16s_8ns_24_1_1_U360/myproject_mul_mul_16s_8ns_24_1_1_DSP48_4_U/p_cvt_funnel__139  |     8|
|1124  |      myproject_mul_mul_16s_9ns_25_1_1_U476                                                   |myproject_mul_mul_16s_9ns_25_1_1_329                                                                                                                                                                                                                  |    11|
|1125  |        myproject_mul_mul_16s_9ns_25_1_1_DSP48_3_U                                            |myproject_mul_mul_16s_9ns_25_1_1_DSP48_3_437                                                                                                                                                                                                          |    11|
|1126  |          p_cvt                                                                               |\dense_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_10u_config9_U0/call_ret_dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s_fu_381/myproject_mul_mul_16s_8ns_24_1_1_U360/myproject_mul_mul_16s_8ns_24_1_1_DSP48_4_U/p_cvt_funnel__255  |     8|
|1127  |      myproject_mul_mul_16s_9ns_25_1_1_U478                                                   |myproject_mul_mul_16s_9ns_25_1_1_330                                                                                                                                                                                                                  |     8|
|1128  |        myproject_mul_mul_16s_9ns_25_1_1_DSP48_3_U                                            |myproject_mul_mul_16s_9ns_25_1_1_DSP48_3_436                                                                                                                                                                                                          |     8|
|1129  |          p_cvt                                                                               |\dense_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_10u_config9_U0/call_ret_dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s_fu_381/myproject_mul_mul_16s_8ns_24_1_1_U360/myproject_mul_mul_16s_8ns_24_1_1_DSP48_4_U/p_cvt_funnel__96   |     8|
|1130  |      myproject_mul_mul_16s_9ns_25_1_1_U485                                                   |myproject_mul_mul_16s_9ns_25_1_1_331                                                                                                                                                                                                                  |    11|
|1131  |        myproject_mul_mul_16s_9ns_25_1_1_DSP48_3_U                                            |myproject_mul_mul_16s_9ns_25_1_1_DSP48_3_435                                                                                                                                                                                                          |    11|
|1132  |          p_cvt                                                                               |\dense_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_10u_config9_U0/call_ret_dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s_fu_381/myproject_mul_mul_16s_8ns_24_1_1_U360/myproject_mul_mul_16s_8ns_24_1_1_DSP48_4_U/p_cvt_funnel__116  |     8|
|1133  |      myproject_mul_mul_16s_9ns_25_1_1_U492                                                   |myproject_mul_mul_16s_9ns_25_1_1_332                                                                                                                                                                                                                  |     8|
|1134  |        myproject_mul_mul_16s_9ns_25_1_1_DSP48_3_U                                            |myproject_mul_mul_16s_9ns_25_1_1_DSP48_3_434                                                                                                                                                                                                          |     8|
|1135  |          p_cvt                                                                               |\dense_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_10u_config9_U0/call_ret_dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s_fu_381/myproject_mul_mul_16s_8ns_24_1_1_U360/myproject_mul_mul_16s_8ns_24_1_1_DSP48_4_U/p_cvt_funnel__209  |     8|
|1136  |      myproject_mul_mul_16s_9ns_25_1_1_U511                                                   |myproject_mul_mul_16s_9ns_25_1_1_333                                                                                                                                                                                                                  |     8|
|1137  |        myproject_mul_mul_16s_9ns_25_1_1_DSP48_3_U                                            |myproject_mul_mul_16s_9ns_25_1_1_DSP48_3_433                                                                                                                                                                                                          |     8|
|1138  |          p_cvt                                                                               |\dense_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_10u_config9_U0/call_ret_dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s_fu_381/myproject_mul_mul_16s_8ns_24_1_1_U360/myproject_mul_mul_16s_8ns_24_1_1_DSP48_4_U/p_cvt_funnel__2    |     8|
|1139  |      myproject_mul_mul_16s_9ns_25_1_1_U523                                                   |myproject_mul_mul_16s_9ns_25_1_1_334                                                                                                                                                                                                                  |    56|
|1140  |        myproject_mul_mul_16s_9ns_25_1_1_DSP48_3_U                                            |myproject_mul_mul_16s_9ns_25_1_1_DSP48_3_432                                                                                                                                                                                                          |    56|
|1141  |          p_cvt                                                                               |\dense_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_10u_config9_U0/call_ret_dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s_fu_381/myproject_mul_mul_16s_8ns_24_1_1_U360/myproject_mul_mul_16s_8ns_24_1_1_DSP48_4_U/p_cvt_funnel__30   |     8|
|1142  |      myproject_mul_mul_16s_9ns_25_1_1_U544                                                   |myproject_mul_mul_16s_9ns_25_1_1_335                                                                                                                                                                                                                  |    38|
|1143  |        myproject_mul_mul_16s_9ns_25_1_1_DSP48_3_U                                            |myproject_mul_mul_16s_9ns_25_1_1_DSP48_3_431                                                                                                                                                                                                          |    38|
|1144  |          p_cvt                                                                               |\dense_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_10u_config9_U0/call_ret_dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s_fu_381/myproject_mul_mul_16s_8ns_24_1_1_U360/myproject_mul_mul_16s_8ns_24_1_1_DSP48_4_U/p_cvt_funnel__228  |     8|
|1145  |      myproject_mul_mul_16s_9ns_25_1_1_U551                                                   |myproject_mul_mul_16s_9ns_25_1_1_336                                                                                                                                                                                                                  |    10|
|1146  |        myproject_mul_mul_16s_9ns_25_1_1_DSP48_3_U                                            |myproject_mul_mul_16s_9ns_25_1_1_DSP48_3_430                                                                                                                                                                                                          |    10|
|1147  |          p_cvt                                                                               |\dense_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_10u_config9_U0/call_ret_dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s_fu_381/myproject_mul_mul_16s_8ns_24_1_1_U360/myproject_mul_mul_16s_8ns_24_1_1_DSP48_4_U/p_cvt_funnel__151  |     8|
|1148  |      myproject_mul_mul_16s_9ns_25_1_1_U558                                                   |myproject_mul_mul_16s_9ns_25_1_1_337                                                                                                                                                                                                                  |    10|
|1149  |        myproject_mul_mul_16s_9ns_25_1_1_DSP48_3_U                                            |myproject_mul_mul_16s_9ns_25_1_1_DSP48_3_429                                                                                                                                                                                                          |    10|
|1150  |          p_cvt                                                                               |\dense_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_10u_config9_U0/call_ret_dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s_fu_381/myproject_mul_mul_16s_8ns_24_1_1_U360/myproject_mul_mul_16s_8ns_24_1_1_DSP48_4_U/p_cvt_funnel__66   |     8|
|1151  |      myproject_mul_mul_16s_9ns_25_1_1_U562                                                   |myproject_mul_mul_16s_9ns_25_1_1_338                                                                                                                                                                                                                  |    38|
|1152  |        myproject_mul_mul_16s_9ns_25_1_1_DSP48_3_U                                            |myproject_mul_mul_16s_9ns_25_1_1_DSP48_3_428                                                                                                                                                                                                          |    38|
|1153  |          p_cvt                                                                               |\dense_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_10u_config9_U0/call_ret_dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s_fu_381/myproject_mul_mul_16s_8ns_24_1_1_U360/myproject_mul_mul_16s_8ns_24_1_1_DSP48_4_U/p_cvt_funnel__44   |     8|
|1154  |      myproject_mul_mul_16s_9ns_25_1_1_U564                                                   |myproject_mul_mul_16s_9ns_25_1_1_339                                                                                                                                                                                                                  |    39|
|1155  |        myproject_mul_mul_16s_9ns_25_1_1_DSP48_3_U                                            |myproject_mul_mul_16s_9ns_25_1_1_DSP48_3_427                                                                                                                                                                                                          |    39|
|1156  |          p_cvt                                                                               |\dense_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_10u_config9_U0/call_ret_dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s_fu_381/myproject_mul_mul_16s_8ns_24_1_1_U360/myproject_mul_mul_16s_8ns_24_1_1_DSP48_4_U/p_cvt_funnel__172  |     8|
|1157  |      myproject_mul_mul_16s_9ns_25_1_1_U574                                                   |myproject_mul_mul_16s_9ns_25_1_1_340                                                                                                                                                                                                                  |    38|
|1158  |        myproject_mul_mul_16s_9ns_25_1_1_DSP48_3_U                                            |myproject_mul_mul_16s_9ns_25_1_1_DSP48_3_426                                                                                                                                                                                                          |    38|
|1159  |          p_cvt                                                                               |\dense_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_10u_config9_U0/call_ret_dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s_fu_381/myproject_mul_mul_16s_8ns_24_1_1_U360/myproject_mul_mul_16s_8ns_24_1_1_DSP48_4_U/p_cvt_funnel__192  |     8|
|1160  |      myproject_mul_mul_16s_9ns_25_1_1_U583                                                   |myproject_mul_mul_16s_9ns_25_1_1_341                                                                                                                                                                                                                  |     8|
|1161  |        myproject_mul_mul_16s_9ns_25_1_1_DSP48_3_U                                            |myproject_mul_mul_16s_9ns_25_1_1_DSP48_3_425                                                                                                                                                                                                          |     8|
|1162  |          p_cvt                                                                               |\dense_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_10u_config9_U0/call_ret_dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s_fu_381/myproject_mul_mul_16s_8ns_24_1_1_U360/myproject_mul_mul_16s_8ns_24_1_1_DSP48_4_U/p_cvt_funnel__222  |     8|
|1163  |      myproject_mul_mul_16s_9ns_25_1_1_U584                                                   |myproject_mul_mul_16s_9ns_25_1_1_342                                                                                                                                                                                                                  |    37|
|1164  |        myproject_mul_mul_16s_9ns_25_1_1_DSP48_3_U                                            |myproject_mul_mul_16s_9ns_25_1_1_DSP48_3_424                                                                                                                                                                                                          |    37|
|1165  |          p_cvt                                                                               |\dense_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_10u_config9_U0/call_ret_dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s_fu_381/myproject_mul_mul_16s_8ns_24_1_1_U360/myproject_mul_mul_16s_8ns_24_1_1_DSP48_4_U/p_cvt_funnel__99   |     8|
|1166  |      myproject_mul_mul_16s_9ns_25_1_1_U596                                                   |myproject_mul_mul_16s_9ns_25_1_1_343                                                                                                                                                                                                                  |     8|
|1167  |        myproject_mul_mul_16s_9ns_25_1_1_DSP48_3_U                                            |myproject_mul_mul_16s_9ns_25_1_1_DSP48_3_423                                                                                                                                                                                                          |     8|
|1168  |          p_cvt                                                                               |\dense_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_10u_config9_U0/call_ret_dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s_fu_381/myproject_mul_mul_16s_8ns_24_1_1_U360/myproject_mul_mul_16s_8ns_24_1_1_DSP48_4_U/p_cvt_funnel__106  |     8|
|1169  |      myproject_mul_mul_16s_9ns_25_1_1_U598                                                   |myproject_mul_mul_16s_9ns_25_1_1_344                                                                                                                                                                                                                  |    39|
|1170  |        myproject_mul_mul_16s_9ns_25_1_1_DSP48_3_U                                            |myproject_mul_mul_16s_9ns_25_1_1_DSP48_3_422                                                                                                                                                                                                          |    39|
|1171  |          p_cvt                                                                               |\dense_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_10u_config9_U0/call_ret_dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s_fu_381/myproject_mul_mul_16s_8ns_24_1_1_U360/myproject_mul_mul_16s_8ns_24_1_1_DSP48_4_U/p_cvt_funnel__65   |     8|
|1172  |      myproject_mul_mul_16s_9ns_25_1_1_U599                                                   |myproject_mul_mul_16s_9ns_25_1_1_345                                                                                                                                                                                                                  |     8|
|1173  |        myproject_mul_mul_16s_9ns_25_1_1_DSP48_3_U                                            |myproject_mul_mul_16s_9ns_25_1_1_DSP48_3_421                                                                                                                                                                                                          |     8|
|1174  |          p_cvt                                                                               |\dense_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_10u_config9_U0/call_ret_dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s_fu_381/myproject_mul_mul_16s_8ns_24_1_1_U360/myproject_mul_mul_16s_8ns_24_1_1_DSP48_4_U/p_cvt_funnel__49   |     8|
|1175  |      myproject_mul_mul_16s_9ns_25_1_1_U604                                                   |myproject_mul_mul_16s_9ns_25_1_1_346                                                                                                                                                                                                                  |     8|
|1176  |        myproject_mul_mul_16s_9ns_25_1_1_DSP48_3_U                                            |myproject_mul_mul_16s_9ns_25_1_1_DSP48_3_420                                                                                                                                                                                                          |     8|
|1177  |          p_cvt                                                                               |\dense_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_10u_config9_U0/call_ret_dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s_fu_381/myproject_mul_mul_16s_8ns_24_1_1_U360/myproject_mul_mul_16s_8ns_24_1_1_DSP48_4_U/p_cvt_funnel__176  |     8|
|1178  |      myproject_mul_mul_16s_9ns_25_1_1_U610                                                   |myproject_mul_mul_16s_9ns_25_1_1_347                                                                                                                                                                                                                  |    11|
|1179  |        myproject_mul_mul_16s_9ns_25_1_1_DSP48_3_U                                            |myproject_mul_mul_16s_9ns_25_1_1_DSP48_3                                                                                                                                                                                                              |    11|
|1180  |          p_cvt                                                                               |\dense_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_10u_config9_U0/call_ret_dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s_fu_381/myproject_mul_mul_16s_8ns_24_1_1_U360/myproject_mul_mul_16s_8ns_24_1_1_DSP48_4_U/p_cvt_funnel__179  |     8|
|1181  |      myproject_mul_mul_16s_9s_25_1_1_U357                                                    |myproject_mul_mul_16s_9s_25_1_1                                                                                                                                                                                                                       |    41|
|1182  |        myproject_mul_mul_16s_9s_25_1_1_DSP48_5_U                                             |myproject_mul_mul_16s_9s_25_1_1_DSP48_5_419                                                                                                                                                                                                           |    41|
|1183  |          p_cvt                                                                               |\dense_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_10u_config9_U0/call_ret_dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s_fu_381/myproject_mul_mul_16s_8ns_24_1_1_U360/myproject_mul_mul_16s_8ns_24_1_1_DSP48_4_U/p_cvt_funnel__213  |     8|
|1184  |      myproject_mul_mul_16s_9s_25_1_1_U363                                                    |myproject_mul_mul_16s_9s_25_1_1_348                                                                                                                                                                                                                   |     8|
|1185  |        myproject_mul_mul_16s_9s_25_1_1_DSP48_5_U                                             |myproject_mul_mul_16s_9s_25_1_1_DSP48_5_418                                                                                                                                                                                                           |     8|
|1186  |          p_cvt                                                                               |\dense_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_10u_config9_U0/call_ret_dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s_fu_381/myproject_mul_mul_16s_8ns_24_1_1_U360/myproject_mul_mul_16s_8ns_24_1_1_DSP48_4_U/p_cvt_funnel__221  |     8|
|1187  |      myproject_mul_mul_16s_9s_25_1_1_U384                                                    |myproject_mul_mul_16s_9s_25_1_1_349                                                                                                                                                                                                                   |    37|
|1188  |        myproject_mul_mul_16s_9s_25_1_1_DSP48_5_U                                             |myproject_mul_mul_16s_9s_25_1_1_DSP48_5_417                                                                                                                                                                                                           |    37|
|1189  |          p_cvt                                                                               |\dense_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_10u_config9_U0/call_ret_dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s_fu_381/myproject_mul_mul_16s_8ns_24_1_1_U360/myproject_mul_mul_16s_8ns_24_1_1_DSP48_4_U/p_cvt_funnel__77   |     8|
|1190  |      myproject_mul_mul_16s_9s_25_1_1_U387                                                    |myproject_mul_mul_16s_9s_25_1_1_350                                                                                                                                                                                                                   |    11|
|1191  |        myproject_mul_mul_16s_9s_25_1_1_DSP48_5_U                                             |myproject_mul_mul_16s_9s_25_1_1_DSP48_5_416                                                                                                                                                                                                           |    11|
|1192  |          p_cvt                                                                               |\dense_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_10u_config9_U0/call_ret_dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s_fu_381/myproject_mul_mul_16s_8ns_24_1_1_U360/myproject_mul_mul_16s_8ns_24_1_1_DSP48_4_U/p_cvt_funnel__232  |     8|
|1193  |      myproject_mul_mul_16s_9s_25_1_1_U392                                                    |myproject_mul_mul_16s_9s_25_1_1_351                                                                                                                                                                                                                   |     8|
|1194  |        myproject_mul_mul_16s_9s_25_1_1_DSP48_5_U                                             |myproject_mul_mul_16s_9s_25_1_1_DSP48_5_415                                                                                                                                                                                                           |     8|
|1195  |          p_cvt                                                                               |\dense_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_10u_config9_U0/call_ret_dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s_fu_381/myproject_mul_mul_16s_8ns_24_1_1_U360/myproject_mul_mul_16s_8ns_24_1_1_DSP48_4_U/p_cvt_funnel__114  |     8|
|1196  |      myproject_mul_mul_16s_9s_25_1_1_U394                                                    |myproject_mul_mul_16s_9s_25_1_1_352                                                                                                                                                                                                                   |    11|
|1197  |        myproject_mul_mul_16s_9s_25_1_1_DSP48_5_U                                             |myproject_mul_mul_16s_9s_25_1_1_DSP48_5_414                                                                                                                                                                                                           |    11|
|1198  |          p_cvt                                                                               |\dense_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_10u_config9_U0/call_ret_dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s_fu_381/myproject_mul_mul_16s_8ns_24_1_1_U360/myproject_mul_mul_16s_8ns_24_1_1_DSP48_4_U/p_cvt_funnel__17   |     8|
|1199  |      myproject_mul_mul_16s_9s_25_1_1_U412                                                    |myproject_mul_mul_16s_9s_25_1_1_353                                                                                                                                                                                                                   |     8|
|1200  |        myproject_mul_mul_16s_9s_25_1_1_DSP48_5_U                                             |myproject_mul_mul_16s_9s_25_1_1_DSP48_5_413                                                                                                                                                                                                           |     8|
|1201  |          p_cvt                                                                               |\dense_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_10u_config9_U0/call_ret_dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s_fu_381/myproject_mul_mul_16s_8ns_24_1_1_U360/myproject_mul_mul_16s_8ns_24_1_1_DSP48_4_U/p_cvt_funnel__9    |     8|
|1202  |      myproject_mul_mul_16s_9s_25_1_1_U420                                                    |myproject_mul_mul_16s_9s_25_1_1_354                                                                                                                                                                                                                   |    37|
|1203  |        myproject_mul_mul_16s_9s_25_1_1_DSP48_5_U                                             |myproject_mul_mul_16s_9s_25_1_1_DSP48_5_412                                                                                                                                                                                                           |    37|
|1204  |          p_cvt                                                                               |\dense_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_10u_config9_U0/call_ret_dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s_fu_381/myproject_mul_mul_16s_8ns_24_1_1_U360/myproject_mul_mul_16s_8ns_24_1_1_DSP48_4_U/p_cvt_funnel__67   |     8|
|1205  |      myproject_mul_mul_16s_9s_25_1_1_U422                                                    |myproject_mul_mul_16s_9s_25_1_1_355                                                                                                                                                                                                                   |     8|
|1206  |        myproject_mul_mul_16s_9s_25_1_1_DSP48_5_U                                             |myproject_mul_mul_16s_9s_25_1_1_DSP48_5_411                                                                                                                                                                                                           |     8|
|1207  |          p_cvt                                                                               |\dense_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_10u_config9_U0/call_ret_dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s_fu_381/myproject_mul_mul_16s_8ns_24_1_1_U360/myproject_mul_mul_16s_8ns_24_1_1_DSP48_4_U/p_cvt_funnel__125  |     8|
|1208  |      myproject_mul_mul_16s_9s_25_1_1_U428                                                    |myproject_mul_mul_16s_9s_25_1_1_356                                                                                                                                                                                                                   |    40|
|1209  |        myproject_mul_mul_16s_9s_25_1_1_DSP48_5_U                                             |myproject_mul_mul_16s_9s_25_1_1_DSP48_5_410                                                                                                                                                                                                           |    40|
|1210  |          p_cvt                                                                               |\dense_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_10u_config9_U0/call_ret_dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s_fu_381/myproject_mul_mul_16s_8ns_24_1_1_U360/myproject_mul_mul_16s_8ns_24_1_1_DSP48_4_U/p_cvt_funnel__105  |     8|
|1211  |      myproject_mul_mul_16s_9s_25_1_1_U429                                                    |myproject_mul_mul_16s_9s_25_1_1_357                                                                                                                                                                                                                   |     8|
|1212  |        myproject_mul_mul_16s_9s_25_1_1_DSP48_5_U                                             |myproject_mul_mul_16s_9s_25_1_1_DSP48_5_409                                                                                                                                                                                                           |     8|
|1213  |          p_cvt                                                                               |\dense_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_10u_config9_U0/call_ret_dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s_fu_381/myproject_mul_mul_16s_8ns_24_1_1_U360/myproject_mul_mul_16s_8ns_24_1_1_DSP48_4_U/p_cvt_funnel__226  |     8|
|1214  |      myproject_mul_mul_16s_9s_25_1_1_U436                                                    |myproject_mul_mul_16s_9s_25_1_1_358                                                                                                                                                                                                                   |    38|
|1215  |        myproject_mul_mul_16s_9s_25_1_1_DSP48_5_U                                             |myproject_mul_mul_16s_9s_25_1_1_DSP48_5_408                                                                                                                                                                                                           |    38|
|1216  |          p_cvt                                                                               |\dense_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_10u_config9_U0/call_ret_dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s_fu_381/myproject_mul_mul_16s_8ns_24_1_1_U360/myproject_mul_mul_16s_8ns_24_1_1_DSP48_4_U/p_cvt_funnel__244  |     8|
|1217  |      myproject_mul_mul_16s_9s_25_1_1_U438                                                    |myproject_mul_mul_16s_9s_25_1_1_359                                                                                                                                                                                                                   |     8|
|1218  |        myproject_mul_mul_16s_9s_25_1_1_DSP48_5_U                                             |myproject_mul_mul_16s_9s_25_1_1_DSP48_5_407                                                                                                                                                                                                           |     8|
|1219  |          p_cvt                                                                               |\dense_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_10u_config9_U0/call_ret_dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s_fu_381/myproject_mul_mul_16s_8ns_24_1_1_U360/myproject_mul_mul_16s_8ns_24_1_1_DSP48_4_U/p_cvt_funnel__126  |     8|
|1220  |      myproject_mul_mul_16s_9s_25_1_1_U453                                                    |myproject_mul_mul_16s_9s_25_1_1_360                                                                                                                                                                                                                   |     8|
|1221  |        myproject_mul_mul_16s_9s_25_1_1_DSP48_5_U                                             |myproject_mul_mul_16s_9s_25_1_1_DSP48_5_406                                                                                                                                                                                                           |     8|
|1222  |          p_cvt                                                                               |\dense_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_10u_config9_U0/call_ret_dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s_fu_381/myproject_mul_mul_16s_8ns_24_1_1_U360/myproject_mul_mul_16s_8ns_24_1_1_DSP48_4_U/p_cvt_funnel__141  |     8|
|1223  |      myproject_mul_mul_16s_9s_25_1_1_U455                                                    |myproject_mul_mul_16s_9s_25_1_1_361                                                                                                                                                                                                                   |    58|
|1224  |        myproject_mul_mul_16s_9s_25_1_1_DSP48_5_U                                             |myproject_mul_mul_16s_9s_25_1_1_DSP48_5_405                                                                                                                                                                                                           |    58|
|1225  |          p_cvt                                                                               |\dense_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_10u_config9_U0/call_ret_dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s_fu_381/myproject_mul_mul_16s_8ns_24_1_1_U360/myproject_mul_mul_16s_8ns_24_1_1_DSP48_4_U/p_cvt_funnel__156  |     8|
|1226  |      myproject_mul_mul_16s_9s_25_1_1_U459                                                    |myproject_mul_mul_16s_9s_25_1_1_362                                                                                                                                                                                                                   |     8|
|1227  |        myproject_mul_mul_16s_9s_25_1_1_DSP48_5_U                                             |myproject_mul_mul_16s_9s_25_1_1_DSP48_5_404                                                                                                                                                                                                           |     8|
|1228  |          p_cvt                                                                               |\dense_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_10u_config9_U0/call_ret_dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s_fu_381/myproject_mul_mul_16s_8ns_24_1_1_U360/myproject_mul_mul_16s_8ns_24_1_1_DSP48_4_U/p_cvt_funnel__43   |     8|
|1229  |      myproject_mul_mul_16s_9s_25_1_1_U462                                                    |myproject_mul_mul_16s_9s_25_1_1_363                                                                                                                                                                                                                   |    41|
|1230  |        myproject_mul_mul_16s_9s_25_1_1_DSP48_5_U                                             |myproject_mul_mul_16s_9s_25_1_1_DSP48_5_403                                                                                                                                                                                                           |    41|
|1231  |          p_cvt                                                                               |\dense_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_10u_config9_U0/call_ret_dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s_fu_381/myproject_mul_mul_16s_8ns_24_1_1_U360/myproject_mul_mul_16s_8ns_24_1_1_DSP48_4_U/p_cvt_funnel__237  |     8|
|1232  |      myproject_mul_mul_16s_9s_25_1_1_U465                                                    |myproject_mul_mul_16s_9s_25_1_1_364                                                                                                                                                                                                                   |    38|
|1233  |        myproject_mul_mul_16s_9s_25_1_1_DSP48_5_U                                             |myproject_mul_mul_16s_9s_25_1_1_DSP48_5_402                                                                                                                                                                                                           |    38|
|1234  |          p_cvt                                                                               |\dense_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_10u_config9_U0/call_ret_dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s_fu_381/myproject_mul_mul_16s_8ns_24_1_1_U360/myproject_mul_mul_16s_8ns_24_1_1_DSP48_4_U/p_cvt_funnel__133  |     8|
|1235  |      myproject_mul_mul_16s_9s_25_1_1_U469                                                    |myproject_mul_mul_16s_9s_25_1_1_365                                                                                                                                                                                                                   |    37|
|1236  |        myproject_mul_mul_16s_9s_25_1_1_DSP48_5_U                                             |myproject_mul_mul_16s_9s_25_1_1_DSP48_5_401                                                                                                                                                                                                           |    37|
|1237  |          p_cvt                                                                               |\dense_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_10u_config9_U0/call_ret_dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s_fu_381/myproject_mul_mul_16s_8ns_24_1_1_U360/myproject_mul_mul_16s_8ns_24_1_1_DSP48_4_U/p_cvt_funnel__68   |     8|
|1238  |      myproject_mul_mul_16s_9s_25_1_1_U481                                                    |myproject_mul_mul_16s_9s_25_1_1_366                                                                                                                                                                                                                   |    37|
|1239  |        myproject_mul_mul_16s_9s_25_1_1_DSP48_5_U                                             |myproject_mul_mul_16s_9s_25_1_1_DSP48_5_400                                                                                                                                                                                                           |    37|
|1240  |          p_cvt                                                                               |\dense_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_10u_config9_U0/call_ret_dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s_fu_381/myproject_mul_mul_16s_8ns_24_1_1_U360/myproject_mul_mul_16s_8ns_24_1_1_DSP48_4_U/p_cvt_funnel__58   |     8|
|1241  |      myproject_mul_mul_16s_9s_25_1_1_U488                                                    |myproject_mul_mul_16s_9s_25_1_1_367                                                                                                                                                                                                                   |    40|
|1242  |        myproject_mul_mul_16s_9s_25_1_1_DSP48_5_U                                             |myproject_mul_mul_16s_9s_25_1_1_DSP48_5_399                                                                                                                                                                                                           |    40|
|1243  |          p_cvt                                                                               |\dense_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_10u_config9_U0/call_ret_dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s_fu_381/myproject_mul_mul_16s_8ns_24_1_1_U360/myproject_mul_mul_16s_8ns_24_1_1_DSP48_4_U/p_cvt_funnel__155  |     8|
|1244  |      myproject_mul_mul_16s_9s_25_1_1_U493                                                    |myproject_mul_mul_16s_9s_25_1_1_368                                                                                                                                                                                                                   |    39|
|1245  |        myproject_mul_mul_16s_9s_25_1_1_DSP48_5_U                                             |myproject_mul_mul_16s_9s_25_1_1_DSP48_5_398                                                                                                                                                                                                           |    39|
|1246  |          p_cvt                                                                               |\dense_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_10u_config9_U0/call_ret_dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s_fu_381/myproject_mul_mul_16s_8ns_24_1_1_U360/myproject_mul_mul_16s_8ns_24_1_1_DSP48_4_U/p_cvt_funnel__18   |     8|
|1247  |      myproject_mul_mul_16s_9s_25_1_1_U495                                                    |myproject_mul_mul_16s_9s_25_1_1_369                                                                                                                                                                                                                   |     8|
|1248  |        myproject_mul_mul_16s_9s_25_1_1_DSP48_5_U                                             |myproject_mul_mul_16s_9s_25_1_1_DSP48_5_397                                                                                                                                                                                                           |     8|
|1249  |          p_cvt                                                                               |\dense_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_10u_config9_U0/call_ret_dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s_fu_381/myproject_mul_mul_16s_8ns_24_1_1_U360/myproject_mul_mul_16s_8ns_24_1_1_DSP48_4_U/p_cvt_funnel__146  |     8|
|1250  |      myproject_mul_mul_16s_9s_25_1_1_U529                                                    |myproject_mul_mul_16s_9s_25_1_1_370                                                                                                                                                                                                                   |     8|
|1251  |        myproject_mul_mul_16s_9s_25_1_1_DSP48_5_U                                             |myproject_mul_mul_16s_9s_25_1_1_DSP48_5_396                                                                                                                                                                                                           |     8|
|1252  |          p_cvt                                                                               |\dense_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_10u_config9_U0/call_ret_dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s_fu_381/myproject_mul_mul_16s_8ns_24_1_1_U360/myproject_mul_mul_16s_8ns_24_1_1_DSP48_4_U/p_cvt_funnel__164  |     8|
|1253  |      myproject_mul_mul_16s_9s_25_1_1_U543                                                    |myproject_mul_mul_16s_9s_25_1_1_371                                                                                                                                                                                                                   |    38|
|1254  |        myproject_mul_mul_16s_9s_25_1_1_DSP48_5_U                                             |myproject_mul_mul_16s_9s_25_1_1_DSP48_5_395                                                                                                                                                                                                           |    38|
|1255  |          p_cvt                                                                               |\dense_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_10u_config9_U0/call_ret_dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s_fu_381/myproject_mul_mul_16s_8ns_24_1_1_U360/myproject_mul_mul_16s_8ns_24_1_1_DSP48_4_U/p_cvt_funnel__90   |     8|
|1256  |      myproject_mul_mul_16s_9s_25_1_1_U552                                                    |myproject_mul_mul_16s_9s_25_1_1_372                                                                                                                                                                                                                   |    38|
|1257  |        myproject_mul_mul_16s_9s_25_1_1_DSP48_5_U                                             |myproject_mul_mul_16s_9s_25_1_1_DSP48_5_394                                                                                                                                                                                                           |    38|
|1258  |          p_cvt                                                                               |\dense_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_10u_config9_U0/call_ret_dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s_fu_381/myproject_mul_mul_16s_8ns_24_1_1_U360/myproject_mul_mul_16s_8ns_24_1_1_DSP48_4_U/p_cvt_funnel__224  |     8|
|1259  |      myproject_mul_mul_16s_9s_25_1_1_U554                                                    |myproject_mul_mul_16s_9s_25_1_1_373                                                                                                                                                                                                                   |     9|
|1260  |        myproject_mul_mul_16s_9s_25_1_1_DSP48_5_U                                             |myproject_mul_mul_16s_9s_25_1_1_DSP48_5_393                                                                                                                                                                                                           |     9|
|1261  |          p_cvt                                                                               |\dense_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_10u_config9_U0/call_ret_dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s_fu_381/myproject_mul_mul_16s_8ns_24_1_1_U360/myproject_mul_mul_16s_8ns_24_1_1_DSP48_4_U/p_cvt_funnel__10   |     8|
|1262  |      myproject_mul_mul_16s_9s_25_1_1_U560                                                    |myproject_mul_mul_16s_9s_25_1_1_374                                                                                                                                                                                                                   |     9|
|1263  |        myproject_mul_mul_16s_9s_25_1_1_DSP48_5_U                                             |myproject_mul_mul_16s_9s_25_1_1_DSP48_5_392                                                                                                                                                                                                           |     9|
|1264  |          p_cvt                                                                               |\dense_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_10u_config9_U0/call_ret_dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s_fu_381/myproject_mul_mul_16s_8ns_24_1_1_U360/myproject_mul_mul_16s_8ns_24_1_1_DSP48_4_U/p_cvt_funnel__20   |     8|
|1265  |      myproject_mul_mul_16s_9s_25_1_1_U570                                                    |myproject_mul_mul_16s_9s_25_1_1_375                                                                                                                                                                                                                   |     8|
|1266  |        myproject_mul_mul_16s_9s_25_1_1_DSP48_5_U                                             |myproject_mul_mul_16s_9s_25_1_1_DSP48_5_391                                                                                                                                                                                                           |     8|
|1267  |          p_cvt                                                                               |\dense_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_10u_config9_U0/call_ret_dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s_fu_381/myproject_mul_mul_16s_8ns_24_1_1_U360/myproject_mul_mul_16s_8ns_24_1_1_DSP48_4_U/p_cvt_funnel__150  |     8|
|1268  |      myproject_mul_mul_16s_9s_25_1_1_U573                                                    |myproject_mul_mul_16s_9s_25_1_1_376                                                                                                                                                                                                                   |    40|
|1269  |        myproject_mul_mul_16s_9s_25_1_1_DSP48_5_U                                             |myproject_mul_mul_16s_9s_25_1_1_DSP48_5_390                                                                                                                                                                                                           |    40|
|1270  |          p_cvt                                                                               |\dense_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_10u_config9_U0/call_ret_dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s_fu_381/myproject_mul_mul_16s_8ns_24_1_1_U360/myproject_mul_mul_16s_8ns_24_1_1_DSP48_4_U/p_cvt_funnel__199  |     8|
|1271  |      myproject_mul_mul_16s_9s_25_1_1_U578                                                    |myproject_mul_mul_16s_9s_25_1_1_377                                                                                                                                                                                                                   |    37|
|1272  |        myproject_mul_mul_16s_9s_25_1_1_DSP48_5_U                                             |myproject_mul_mul_16s_9s_25_1_1_DSP48_5_389                                                                                                                                                                                                           |    37|
|1273  |          p_cvt                                                                               |\dense_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_10u_config9_U0/call_ret_dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s_fu_381/myproject_mul_mul_16s_8ns_24_1_1_U360/myproject_mul_mul_16s_8ns_24_1_1_DSP48_4_U/p_cvt_funnel__103  |     8|
|1274  |      myproject_mul_mul_16s_9s_25_1_1_U580                                                    |myproject_mul_mul_16s_9s_25_1_1_378                                                                                                                                                                                                                   |    11|
|1275  |        myproject_mul_mul_16s_9s_25_1_1_DSP48_5_U                                             |myproject_mul_mul_16s_9s_25_1_1_DSP48_5_388                                                                                                                                                                                                           |    11|
|1276  |          p_cvt                                                                               |\dense_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_10u_config9_U0/call_ret_dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s_fu_381/myproject_mul_mul_16s_8ns_24_1_1_U360/myproject_mul_mul_16s_8ns_24_1_1_DSP48_4_U/p_cvt_funnel__210  |     8|
|1277  |      myproject_mul_mul_16s_9s_25_1_1_U586                                                    |myproject_mul_mul_16s_9s_25_1_1_379                                                                                                                                                                                                                   |    11|
|1278  |        myproject_mul_mul_16s_9s_25_1_1_DSP48_5_U                                             |myproject_mul_mul_16s_9s_25_1_1_DSP48_5_387                                                                                                                                                                                                           |    11|
|1279  |          p_cvt                                                                               |\dense_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_10u_config9_U0/call_ret_dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s_fu_381/myproject_mul_mul_16s_8ns_24_1_1_U360/myproject_mul_mul_16s_8ns_24_1_1_DSP48_4_U/p_cvt_funnel__252  |     8|
|1280  |      myproject_mul_mul_16s_9s_25_1_1_U600                                                    |myproject_mul_mul_16s_9s_25_1_1_380                                                                                                                                                                                                                   |    11|
|1281  |        myproject_mul_mul_16s_9s_25_1_1_DSP48_5_U                                             |myproject_mul_mul_16s_9s_25_1_1_DSP48_5_386                                                                                                                                                                                                           |    11|
|1282  |          p_cvt                                                                               |\dense_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_10u_config9_U0/call_ret_dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s_fu_381/myproject_mul_mul_16s_8ns_24_1_1_U360/myproject_mul_mul_16s_8ns_24_1_1_DSP48_4_U/p_cvt_funnel__46   |     8|
|1283  |      myproject_mul_mul_16s_9s_25_1_1_U611                                                    |myproject_mul_mul_16s_9s_25_1_1_381                                                                                                                                                                                                                   |    38|
|1284  |        myproject_mul_mul_16s_9s_25_1_1_DSP48_5_U                                             |myproject_mul_mul_16s_9s_25_1_1_DSP48_5_385                                                                                                                                                                                                           |    38|
|1285  |          p_cvt                                                                               |\dense_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_10u_config9_U0/call_ret_dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s_fu_381/myproject_mul_mul_16s_8ns_24_1_1_U360/myproject_mul_mul_16s_8ns_24_1_1_DSP48_4_U/p_cvt_funnel__185  |     8|
|1286  |      myproject_mul_mul_16s_9s_25_1_1_U616                                                    |myproject_mul_mul_16s_9s_25_1_1_382                                                                                                                                                                                                                   |    37|
|1287  |        myproject_mul_mul_16s_9s_25_1_1_DSP48_5_U                                             |myproject_mul_mul_16s_9s_25_1_1_DSP48_5_384                                                                                                                                                                                                           |    37|
|1288  |          p_cvt                                                                               |\dense_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_10u_config9_U0/call_ret_dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s_fu_381/myproject_mul_mul_16s_8ns_24_1_1_U360/myproject_mul_mul_16s_8ns_24_1_1_DSP48_4_U/p_cvt_funnel__177  |     8|
|1289  |      myproject_mul_mul_16s_9s_25_1_1_U621                                                    |myproject_mul_mul_16s_9s_25_1_1_383                                                                                                                                                                                                                   |    40|
|1290  |        myproject_mul_mul_16s_9s_25_1_1_DSP48_5_U                                             |myproject_mul_mul_16s_9s_25_1_1_DSP48_5                                                                                                                                                                                                               |    40|
|1291  |          p_cvt                                                                               |\dense_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_10u_config9_U0/call_ret_dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s_fu_381/myproject_mul_mul_16s_8ns_24_1_1_U360/myproject_mul_mul_16s_8ns_24_1_1_DSP48_4_U/p_cvt_funnel__62   |     8|
|1292  |    regslice_both_res_stream_V_data_0_V_U                                                     |regslice_both                                                                                                                                                                                                                                         |   123|
|1293  |      ibuf_inst                                                                               |xil_defaultlib_ibuf_127                                                                                                                                                                                                                               |    99|
|1294  |      obuf_inst                                                                               |xil_defaultlib_obuf_128                                                                                                                                                                                                                               |    21|
|1295  |    regslice_both_res_stream_V_data_1_V_U                                                     |regslice_both_102                                                                                                                                                                                                                                     |   137|
|1296  |      ibuf_inst                                                                               |xil_defaultlib_ibuf_125                                                                                                                                                                                                                               |   113|
|1297  |      obuf_inst                                                                               |xil_defaultlib_obuf_126                                                                                                                                                                                                                               |    20|
|1298  |    regslice_both_res_stream_V_data_2_V_U                                                     |regslice_both_103                                                                                                                                                                                                                                     |   138|
|1299  |      ibuf_inst                                                                               |xil_defaultlib_ibuf_123                                                                                                                                                                                                                               |   113|
|1300  |      obuf_inst                                                                               |xil_defaultlib_obuf_124                                                                                                                                                                                                                               |    20|
|1301  |    regslice_both_res_stream_V_data_3_V_U                                                     |regslice_both_104                                                                                                                                                                                                                                     |   101|
|1302  |      ibuf_inst                                                                               |xil_defaultlib_ibuf_121                                                                                                                                                                                                                               |    77|
|1303  |      obuf_inst                                                                               |xil_defaultlib_obuf_122                                                                                                                                                                                                                               |    20|
|1304  |    regslice_both_res_stream_V_data_4_V_U                                                     |regslice_both_105                                                                                                                                                                                                                                     |    91|
|1305  |      ibuf_inst                                                                               |xil_defaultlib_ibuf_119                                                                                                                                                                                                                               |    66|
|1306  |      obuf_inst                                                                               |xil_defaultlib_obuf_120                                                                                                                                                                                                                               |    20|
|1307  |    regslice_both_res_stream_V_data_5_V_U                                                     |regslice_both_106                                                                                                                                                                                                                                     |    90|
|1308  |      ibuf_inst                                                                               |xil_defaultlib_ibuf_117                                                                                                                                                                                                                               |    66|
|1309  |      obuf_inst                                                                               |xil_defaultlib_obuf_118                                                                                                                                                                                                                               |    20|
|1310  |    regslice_both_res_stream_V_data_6_V_U                                                     |regslice_both_107                                                                                                                                                                                                                                     |   138|
|1311  |      ibuf_inst                                                                               |xil_defaultlib_ibuf_115                                                                                                                                                                                                                               |   113|
|1312  |      obuf_inst                                                                               |xil_defaultlib_obuf_116                                                                                                                                                                                                                               |    20|
|1313  |    regslice_both_res_stream_V_data_7_V_U                                                     |regslice_both_108                                                                                                                                                                                                                                     |    90|
|1314  |      ibuf_inst                                                                               |xil_defaultlib_ibuf_113                                                                                                                                                                                                                               |    66|
|1315  |      obuf_inst                                                                               |xil_defaultlib_obuf_114                                                                                                                                                                                                                               |    20|
|1316  |    regslice_both_res_stream_V_data_8_V_U                                                     |regslice_both_109                                                                                                                                                                                                                                     |   170|
|1317  |      ibuf_inst                                                                               |xil_defaultlib_ibuf_111                                                                                                                                                                                                                               |   145|
|1318  |      obuf_inst                                                                               |xil_defaultlib_obuf_112                                                                                                                                                                                                                               |    20|
|1319  |    regslice_both_res_stream_V_data_9_V_U                                                     |regslice_both_110                                                                                                                                                                                                                                     |    90|
|1320  |      ibuf_inst                                                                               |xil_defaultlib_ibuf                                                                                                                                                                                                                                   |    66|
|1321  |      obuf_inst                                                                               |xil_defaultlib_obuf                                                                                                                                                                                                                                   |    20|
|1322  |  layer2_out_V_data_0_V_U                                                                     |fifo_w16_d676_A                                                                                                                                                                                                                                       |   202|
|1323  |  layer2_out_V_data_1_V_U                                                                     |fifo_w16_d676_A_0                                                                                                                                                                                                                                     |   202|
|1324  |  layer2_out_V_data_2_V_U                                                                     |fifo_w16_d676_A_1                                                                                                                                                                                                                                     |   176|
|1325  |  layer2_out_V_data_3_V_U                                                                     |fifo_w16_d676_A_2                                                                                                                                                                                                                                     |   170|
|1326  |  layer3_out_V_data_0_V_U                                                                     |fifo_w16_d676_A_3                                                                                                                                                                                                                                     |   137|
|1327  |  layer3_out_V_data_1_V_U                                                                     |fifo_w16_d676_A_4                                                                                                                                                                                                                                     |   142|
|1328  |  layer3_out_V_data_2_V_U                                                                     |fifo_w16_d676_A_5                                                                                                                                                                                                                                     |   137|
|1329  |  layer3_out_V_data_3_V_U                                                                     |fifo_w16_d676_A_6                                                                                                                                                                                                                                     |   134|
|1330  |  layer4_out_V_data_0_V_U                                                                     |fifo_w16_d36_A                                                                                                                                                                                                                                        |    77|
|1331  |    U_fifo_w16_d36_A_shiftReg                                                                 |fifo_w16_d36_A_shiftReg_101                                                                                                                                                                                                                           |    53|
|1332  |  layer4_out_V_data_1_V_U                                                                     |fifo_w16_d36_A_7                                                                                                                                                                                                                                      |    79|
|1333  |    U_fifo_w16_d36_A_shiftReg                                                                 |fifo_w16_d36_A_shiftReg_100                                                                                                                                                                                                                           |    53|
|1334  |  layer4_out_V_data_2_V_U                                                                     |fifo_w16_d36_A_8                                                                                                                                                                                                                                      |    77|
|1335  |    U_fifo_w16_d36_A_shiftReg                                                                 |fifo_w16_d36_A_shiftReg_99                                                                                                                                                                                                                            |    53|
|1336  |  layer4_out_V_data_3_V_U                                                                     |fifo_w16_d36_A_9                                                                                                                                                                                                                                      |    77|
|1337  |    U_fifo_w16_d36_A_shiftReg                                                                 |fifo_w16_d36_A_shiftReg                                                                                                                                                                                                                               |    53|
|1338  |  layer5_out_V_data_0_V_U                                                                     |fifo_w16_d16_A                                                                                                                                                                                                                                        |   102|
|1339  |    U_fifo_w16_d16_A_shiftReg                                                                 |fifo_w16_d16_A_shiftReg_98                                                                                                                                                                                                                            |    84|
|1340  |  layer5_out_V_data_1_V_U                                                                     |fifo_w16_d16_A_10                                                                                                                                                                                                                                     |   157|
|1341  |    U_fifo_w16_d16_A_shiftReg                                                                 |fifo_w16_d16_A_shiftReg_97                                                                                                                                                                                                                            |   139|
|1342  |  layer5_out_V_data_2_V_U                                                                     |fifo_w16_d16_A_11                                                                                                                                                                                                                                     |   102|
|1343  |    U_fifo_w16_d16_A_shiftReg                                                                 |fifo_w16_d16_A_shiftReg_96                                                                                                                                                                                                                            |    84|
|1344  |  layer5_out_V_data_3_V_U                                                                     |fifo_w16_d16_A_12                                                                                                                                                                                                                                     |   145|
|1345  |    U_fifo_w16_d16_A_shiftReg                                                                 |fifo_w16_d16_A_shiftReg_95                                                                                                                                                                                                                            |   126|
|1346  |  layer5_out_V_data_4_V_U                                                                     |fifo_w16_d16_A_13                                                                                                                                                                                                                                     |   102|
|1347  |    U_fifo_w16_d16_A_shiftReg                                                                 |fifo_w16_d16_A_shiftReg_94                                                                                                                                                                                                                            |    84|
|1348  |  layer5_out_V_data_5_V_U                                                                     |fifo_w16_d16_A_14                                                                                                                                                                                                                                     |   128|
|1349  |    U_fifo_w16_d16_A_shiftReg                                                                 |fifo_w16_d16_A_shiftReg_93                                                                                                                                                                                                                            |   110|
|1350  |  layer5_out_V_data_6_V_U                                                                     |fifo_w16_d16_A_15                                                                                                                                                                                                                                     |   103|
|1351  |    U_fifo_w16_d16_A_shiftReg                                                                 |fifo_w16_d16_A_shiftReg_92                                                                                                                                                                                                                            |    84|
|1352  |  layer5_out_V_data_7_V_U                                                                     |fifo_w16_d16_A_16                                                                                                                                                                                                                                     |   102|
|1353  |    U_fifo_w16_d16_A_shiftReg                                                                 |fifo_w16_d16_A_shiftReg_91                                                                                                                                                                                                                            |    84|
|1354  |  layer6_out_V_data_0_V_U                                                                     |fifo_w16_d16_A_17                                                                                                                                                                                                                                     |    65|
|1355  |    U_fifo_w16_d16_A_shiftReg                                                                 |fifo_w16_d16_A_shiftReg_90                                                                                                                                                                                                                            |    46|
|1356  |  layer6_out_V_data_1_V_U                                                                     |fifo_w16_d16_A_18                                                                                                                                                                                                                                     |    65|
|1357  |    U_fifo_w16_d16_A_shiftReg                                                                 |fifo_w16_d16_A_shiftReg_89                                                                                                                                                                                                                            |    46|
|1358  |  layer6_out_V_data_2_V_U                                                                     |fifo_w16_d16_A_19                                                                                                                                                                                                                                     |    65|
|1359  |    U_fifo_w16_d16_A_shiftReg                                                                 |fifo_w16_d16_A_shiftReg_88                                                                                                                                                                                                                            |    46|
|1360  |  layer6_out_V_data_3_V_U                                                                     |fifo_w16_d16_A_20                                                                                                                                                                                                                                     |    65|
|1361  |    U_fifo_w16_d16_A_shiftReg                                                                 |fifo_w16_d16_A_shiftReg_87                                                                                                                                                                                                                            |    46|
|1362  |  layer6_out_V_data_4_V_U                                                                     |fifo_w16_d16_A_21                                                                                                                                                                                                                                     |    65|
|1363  |    U_fifo_w16_d16_A_shiftReg                                                                 |fifo_w16_d16_A_shiftReg_86                                                                                                                                                                                                                            |    46|
|1364  |  layer6_out_V_data_5_V_U                                                                     |fifo_w16_d16_A_22                                                                                                                                                                                                                                     |    65|
|1365  |    U_fifo_w16_d16_A_shiftReg                                                                 |fifo_w16_d16_A_shiftReg_85                                                                                                                                                                                                                            |    46|
|1366  |  layer6_out_V_data_6_V_U                                                                     |fifo_w16_d16_A_23                                                                                                                                                                                                                                     |    65|
|1367  |    U_fifo_w16_d16_A_shiftReg                                                                 |fifo_w16_d16_A_shiftReg_84                                                                                                                                                                                                                            |    46|
|1368  |  layer6_out_V_data_7_V_U                                                                     |fifo_w16_d16_A_24                                                                                                                                                                                                                                     |    65|
|1369  |    U_fifo_w16_d16_A_shiftReg                                                                 |fifo_w16_d16_A_shiftReg                                                                                                                                                                                                                               |    46|
|1370  |  layer7_out_V_data_0_V_U                                                                     |fifo_w16_d4_A                                                                                                                                                                                                                                         |    32|
|1371  |    U_fifo_w16_d4_A_shiftReg                                                                  |fifo_w16_d4_A_shiftReg_83                                                                                                                                                                                                                             |    19|
|1372  |  layer7_out_V_data_1_V_U                                                                     |fifo_w16_d4_A_25                                                                                                                                                                                                                                      |    31|
|1373  |    U_fifo_w16_d4_A_shiftReg                                                                  |fifo_w16_d4_A_shiftReg_82                                                                                                                                                                                                                             |    18|
|1374  |  layer7_out_V_data_2_V_U                                                                     |fifo_w16_d4_A_26                                                                                                                                                                                                                                      |    31|
|1375  |    U_fifo_w16_d4_A_shiftReg                                                                  |fifo_w16_d4_A_shiftReg_81                                                                                                                                                                                                                             |    18|
|1376  |  layer7_out_V_data_3_V_U                                                                     |fifo_w16_d4_A_27                                                                                                                                                                                                                                      |    30|
|1377  |    U_fifo_w16_d4_A_shiftReg                                                                  |fifo_w16_d4_A_shiftReg_80                                                                                                                                                                                                                             |    18|
|1378  |  layer7_out_V_data_4_V_U                                                                     |fifo_w16_d4_A_28                                                                                                                                                                                                                                      |    30|
|1379  |    U_fifo_w16_d4_A_shiftReg                                                                  |fifo_w16_d4_A_shiftReg_79                                                                                                                                                                                                                             |    18|
|1380  |  layer7_out_V_data_5_V_U                                                                     |fifo_w16_d4_A_29                                                                                                                                                                                                                                      |    30|
|1381  |    U_fifo_w16_d4_A_shiftReg                                                                  |fifo_w16_d4_A_shiftReg_78                                                                                                                                                                                                                             |    18|
|1382  |  layer7_out_V_data_6_V_U                                                                     |fifo_w16_d4_A_30                                                                                                                                                                                                                                      |    30|
|1383  |    U_fifo_w16_d4_A_shiftReg                                                                  |fifo_w16_d4_A_shiftReg_77                                                                                                                                                                                                                             |    18|
|1384  |  layer7_out_V_data_7_V_U                                                                     |fifo_w16_d4_A_31                                                                                                                                                                                                                                      |    30|
|1385  |    U_fifo_w16_d4_A_shiftReg                                                                  |fifo_w16_d4_A_shiftReg                                                                                                                                                                                                                                |    18|
|1386  |  pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_config4_U0                      |pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_config4_s                                                                                                                                                                                 |  4441|
|1387  |    line_buffer_Array_V_2_0_0_U                                                               |pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_config4_s_line_budEe                                                                                                                                                                      |   131|
|1388  |      pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_config4_s_line_budEe_core_U |pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_config4_s_line_budEe_core__1                                                                                                                                                              |    32|
|1389  |    line_buffer_Array_V_2_0_1_U                                                               |pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_config4_s_line_budEe_39                                                                                                                                                                   |   131|
|1390  |      pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_config4_s_line_budEe_core_U |pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_config4_s_line_budEe_core__4                                                                                                                                                              |    32|
|1391  |    line_buffer_Array_V_2_0_2_U                                                               |pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_config4_s_line_budEe_40                                                                                                                                                                   |   131|
|1392  |      pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_config4_s_line_budEe_core_U |pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_config4_s_line_budEe_core__7                                                                                                                                                              |    32|
|1393  |    line_buffer_Array_V_2_0_3_U                                                               |pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_config4_s_line_budEe_41                                                                                                                                                                   |   131|
|1394  |      pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_config4_s_line_budEe_core_U |pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_config4_s_line_budEe_core__10                                                                                                                                                             |    32|
|1395  |    line_buffer_Array_V_2_1_0_U                                                               |pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_config4_s_line_budEe_42                                                                                                                                                                   |   104|
|1396  |      pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_config4_s_line_budEe_core_U |pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_config4_s_line_budEe_core__2                                                                                                                                                              |    32|
|1397  |    line_buffer_Array_V_2_1_1_U                                                               |pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_config4_s_line_budEe_43                                                                                                                                                                   |   104|
|1398  |      pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_config4_s_line_budEe_core_U |pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_config4_s_line_budEe_core__5                                                                                                                                                              |    32|
|1399  |    line_buffer_Array_V_2_1_2_U                                                               |pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_config4_s_line_budEe_44                                                                                                                                                                   |   104|
|1400  |      pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_config4_s_line_budEe_core_U |pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_config4_s_line_budEe_core__8                                                                                                                                                              |    32|
|1401  |    line_buffer_Array_V_2_1_3_U                                                               |pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_config4_s_line_budEe_45                                                                                                                                                                   |   104|
|1402  |      pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_config4_s_line_budEe_core_U |pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_config4_s_line_budEe_core__11                                                                                                                                                             |    32|
|1403  |    line_buffer_Array_V_2_2_0_U                                                               |pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_config4_s_line_budEe_46                                                                                                                                                                   |    99|
|1404  |      pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_config4_s_line_budEe_core_U |pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_config4_s_line_budEe_core__3                                                                                                                                                              |    32|
|1405  |    line_buffer_Array_V_2_2_1_U                                                               |pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_config4_s_line_budEe_47                                                                                                                                                                   |    99|
|1406  |      pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_config4_s_line_budEe_core_U |pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_config4_s_line_budEe_core__6                                                                                                                                                              |    32|
|1407  |    line_buffer_Array_V_2_2_2_U                                                               |pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_config4_s_line_budEe_48                                                                                                                                                                   |    99|
|1408  |      pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_config4_s_line_budEe_core_U |pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_config4_s_line_budEe_core__9                                                                                                                                                              |    32|
|1409  |    line_buffer_Array_V_2_2_3_U                                                               |pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_config4_s_line_budEe_49                                                                                                                                                                   |   103|
|1410  |      pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_config4_s_line_budEe_core_U |pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_config4_s_line_budEe_core                                                                                                                                                                 |    32|
|1411  |    myproject_mux_164_16_1_1_U16                                                              |myproject_mux_164_16_1_1                                                                                                                                                                                                                              |    16|
|1412  |    myproject_mux_164_16_1_1_U17                                                              |myproject_mux_164_16_1_1_50                                                                                                                                                                                                                           |    16|
|1413  |    myproject_mux_164_16_1_1_U18                                                              |myproject_mux_164_16_1_1_51                                                                                                                                                                                                                           |    48|
|1414  |    myproject_mux_164_16_1_1_U19                                                              |myproject_mux_164_16_1_1_52                                                                                                                                                                                                                           |    16|
|1415  |    myproject_mux_164_16_1_1_U20                                                              |myproject_mux_164_16_1_1_53                                                                                                                                                                                                                           |    16|
|1416  |    myproject_mux_164_16_1_1_U21                                                              |myproject_mux_164_16_1_1_54                                                                                                                                                                                                                           |    48|
|1417  |    myproject_mux_164_16_1_1_U22                                                              |myproject_mux_164_16_1_1_55                                                                                                                                                                                                                           |   112|
|1418  |    myproject_mux_164_16_1_1_U23                                                              |myproject_mux_164_16_1_1_56                                                                                                                                                                                                                           |    16|
|1419  |    myproject_mux_164_16_1_1_U24                                                              |myproject_mux_164_16_1_1_57                                                                                                                                                                                                                           |    16|
|1420  |    myproject_mux_164_16_1_1_U25                                                              |myproject_mux_164_16_1_1_58                                                                                                                                                                                                                           |    48|
|1421  |    myproject_mux_164_16_1_1_U26                                                              |myproject_mux_164_16_1_1_59                                                                                                                                                                                                                           |    16|
|1422  |    myproject_mux_164_16_1_1_U27                                                              |myproject_mux_164_16_1_1_60                                                                                                                                                                                                                           |    16|
|1423  |    myproject_mux_164_16_1_1_U28                                                              |myproject_mux_164_16_1_1_61                                                                                                                                                                                                                           |    48|
|1424  |    myproject_mux_164_16_1_1_U29                                                              |myproject_mux_164_16_1_1_62                                                                                                                                                                                                                           |   112|
|1425  |    myproject_mux_164_16_1_1_U30                                                              |myproject_mux_164_16_1_1_63                                                                                                                                                                                                                           |    16|
|1426  |    myproject_mux_164_16_1_1_U31                                                              |myproject_mux_164_16_1_1_64                                                                                                                                                                                                                           |    16|
|1427  |    myproject_mux_164_16_1_1_U32                                                              |myproject_mux_164_16_1_1_65                                                                                                                                                                                                                           |    48|
|1428  |    myproject_mux_164_16_1_1_U33                                                              |myproject_mux_164_16_1_1_66                                                                                                                                                                                                                           |    16|
|1429  |    myproject_mux_164_16_1_1_U34                                                              |myproject_mux_164_16_1_1_67                                                                                                                                                                                                                           |    16|
|1430  |    myproject_mux_164_16_1_1_U35                                                              |myproject_mux_164_16_1_1_68                                                                                                                                                                                                                           |    48|
|1431  |    myproject_mux_164_16_1_1_U36                                                              |myproject_mux_164_16_1_1_69                                                                                                                                                                                                                           |   112|
|1432  |    myproject_mux_164_16_1_1_U37                                                              |myproject_mux_164_16_1_1_70                                                                                                                                                                                                                           |    16|
|1433  |    myproject_mux_164_16_1_1_U38                                                              |myproject_mux_164_16_1_1_71                                                                                                                                                                                                                           |    16|
|1434  |    myproject_mux_164_16_1_1_U39                                                              |myproject_mux_164_16_1_1_72                                                                                                                                                                                                                           |    48|
|1435  |    myproject_mux_164_16_1_1_U40                                                              |myproject_mux_164_16_1_1_73                                                                                                                                                                                                                           |    16|
|1436  |    myproject_mux_164_16_1_1_U41                                                              |myproject_mux_164_16_1_1_74                                                                                                                                                                                                                           |    16|
|1437  |    myproject_mux_164_16_1_1_U42                                                              |myproject_mux_164_16_1_1_75                                                                                                                                                                                                                           |    48|
|1438  |    myproject_mux_164_16_1_1_U43                                                              |myproject_mux_164_16_1_1_76                                                                                                                                                                                                                           |   112|
|1439  |  pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_8u_config7_U0                      |pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_8u_config7_s                                                                                                                                                                                 |  1484|
|1440  |    line_buffer_Array_V_3_0_0_U                                                               |pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_8u_config7_s_line_buxdS                                                                                                                                                                      |    90|
|1441  |      pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_8u_config7_s_line_buxdS_core_U |pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_8u_config7_s_line_buxdS_core__1                                                                                                                                                              |    16|
|1442  |    line_buffer_Array_V_3_0_1_U                                                               |pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_8u_config7_s_line_buxdS_32                                                                                                                                                                   |    90|
|1443  |      pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_8u_config7_s_line_buxdS_core_U |pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_8u_config7_s_line_buxdS_core__2                                                                                                                                                              |    16|
|1444  |    line_buffer_Array_V_3_0_2_U                                                               |pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_8u_config7_s_line_buxdS_33                                                                                                                                                                   |    90|
|1445  |      pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_8u_config7_s_line_buxdS_core_U |pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_8u_config7_s_line_buxdS_core__3                                                                                                                                                              |    16|
|1446  |    line_buffer_Array_V_3_0_3_U                                                               |pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_8u_config7_s_line_buxdS_34                                                                                                                                                                   |    90|
|1447  |      pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_8u_config7_s_line_buxdS_core_U |pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_8u_config7_s_line_buxdS_core__4                                                                                                                                                              |    16|
|1448  |    line_buffer_Array_V_3_0_4_U                                                               |pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_8u_config7_s_line_buxdS_35                                                                                                                                                                   |    90|
|1449  |      pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_8u_config7_s_line_buxdS_core_U |pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_8u_config7_s_line_buxdS_core__5                                                                                                                                                              |    16|
|1450  |    line_buffer_Array_V_3_0_5_U                                                               |pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_8u_config7_s_line_buxdS_36                                                                                                                                                                   |    90|
|1451  |      pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_8u_config7_s_line_buxdS_core_U |pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_8u_config7_s_line_buxdS_core__6                                                                                                                                                              |    16|
|1452  |    line_buffer_Array_V_3_0_6_U                                                               |pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_8u_config7_s_line_buxdS_37                                                                                                                                                                   |    96|
|1453  |      pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_8u_config7_s_line_buxdS_core_U |pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_8u_config7_s_line_buxdS_core__7                                                                                                                                                              |    16|
|1454  |    line_buffer_Array_V_3_0_7_U                                                               |pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_8u_config7_s_line_buxdS_38                                                                                                                                                                   |    90|
|1455  |      pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_8u_config7_s_line_buxdS_core_U |pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_8u_config7_s_line_buxdS_core                                                                                                                                                                 |    16|
|1456  |  relu_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_relu_config3_U0                         |relu_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_relu_config3_s                                                                                                                                                                                    |    51|
|1457  |  relu_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_8u_relu_config6_U0                         |relu_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_8u_relu_config6_s                                                                                                                                                                                    |    52|
|1458  |  start_for_conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_8u_config5_U0_U            |start_for_conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_8u_config5_U0                                                                                                                                                                        |    12|
|1459  |  start_for_dense_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_10u_config9_U0_U                |start_for_dense_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_10u_config9_U0                                                                                                                                                                            |    12|
|1460  |  start_for_pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_config4Ffa_U          |start_for_pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_config4Ffa                                                                                                                                                                      |    12|
|1461  |  start_for_pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_8u_config7Gfk_U          |start_for_pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_8u_config7Gfk                                                                                                                                                                      |    12|
|1462  |  start_for_relu_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_relu_config3_U0_U             |start_for_relu_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_relu_config3_U0                                                                                                                                                                         |    13|
|1463  |  start_for_relu_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_8u_relu_config6_U0_U             |start_for_relu_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_8u_relu_config6_U0                                                                                                                                                                         |    12|
+------+----------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:01:50 ; elapsed = 00:02:07 . Memory (MB): peak = 3077.637 ; gain = 996.934 ; free physical = 180 ; free virtual = 2630
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:01:50 ; elapsed = 00:02:07 . Memory (MB): peak = 3077.637 ; gain = 996.934 ; free physical = 179 ; free virtual = 2629
Synthesis Optimization Complete : Time (s): cpu = 00:01:50 ; elapsed = 00:02:07 . Memory (MB): peak = 3077.645 ; gain = 996.934 ; free physical = 179 ; free virtual = 2629
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00.51 ; elapsed = 00:00:00.52 . Memory (MB): peak = 3077.645 ; gain = 0.000 ; free physical = 244 ; free virtual = 2701
INFO: [Netlist 29-17] Analyzing 2139 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 6 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 3255.164 ; gain = 0.000 ; free physical = 148 ; free virtual = 2492
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 557 instances were transformed.
  BUFG => BUFGCE: 1 instance 
  DSP48E2 => DSP48E2 (DSP_ALU, DSP_A_B_DATA, DSP_C_DATA, DSP_MULTIPLIER, DSP_M_DATA, DSP_OUTPUT, DSP_PREADD, DSP_PREADD_DATA): 526 instances
  IBUF => IBUF (IBUFCTRL, INBUF): 30 instances

INFO: [Common 17-83] Releasing license: Synthesis
286 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:02:19 ; elapsed = 00:02:32 . Memory (MB): peak = 3255.164 ; gain = 1174.461 ; free physical = 316 ; free virtual = 2660
# report_utilization -file vivado_synth.rpt
INFO: [Common 17-206] Exiting Vivado at Thu Nov 16 17:08:23 2023...
