<!DOCTYPE html>
<html>
<head>
<title>Titulo</title>
</head>
<body>
<h2>Registros:</h2>
<table border=1 cellspacing=0 bordercolor="0">
<tr>
<td>Ciclo</td>
<td>IF/ID</td>
<td>ID/EX</td>
<td>EX/MEN</td>
<td>MEM/WB</td>
</tr>
<tr>
<td rowspan="2">C1</td>
<td>
j main
</td>
<td>
beq $a0, $zero, condicionBorde
</td>
<td>
addi $sp, $sp, -8
</td>
<td>
sw $ra, 0($sp)
</td>
</tr>
<tr>
<td>
Add_PC=<br>
hola2<br>
hola3<br>
hola4<br>
</td>
<td>
Add_PC=<br>
ALUSrc=0<br>
ALUOp=0<br>
RegDst=0<br>
Branch=0<br>
MemWrite=0<br>
MemRead=0<br>
RegWrite=0<br>
MemToReg=0<br>
Read data 1=0<br>
Read data 2=0<br>
Sign-extend=0<br>
Rs=<br>
Rt=<br>
Rd=<br>
</td>
<td>
Branch=0<br>
MemWrite=0<br>
MemRead=0<br>
RegWrite=0<br>
MemToReg=0<br>
Zero=0<br>
ALU Result=0<br>
Read data 2=0<br>
Add result=0<br>
Mux RegDst=<br>
</td>
<td>
RegWrite=0<br>
MemToReg=0<br>
Read data=0<br>
ALU Result=0<br>
Mux RegDst=<br>
</td>
</tr>
<tr>
<td rowspan="2">C2</td>
<td>
j main
</td>
<td>
beq $a0, $zero, condicionBorde
</td>
<td>
addi $sp, $sp, -8
</td>
<td>
sw $ra, 0($sp)
</td>
</tr>
<tr>
<td>
Add_PC=<br>
hola2<br>
hola3<br>
hola4<br>
</td>
<td>
Add_PC=<br>
ALUSrc=0<br>
ALUOp=0<br>
RegDst=0<br>
Branch=0<br>
MemWrite=0<br>
MemRead=0<br>
RegWrite=0<br>
MemToReg=0<br>
Read data 1=0<br>
Read data 2=0<br>
Sign-extend=0<br>
Rs=<br>
Rt=<br>
Rd=<br>
</td>
<td>
Branch=0<br>
MemWrite=0<br>
MemRead=0<br>
RegWrite=0<br>
MemToReg=0<br>
Zero=0<br>
ALU Result=0<br>
Read data 2=0<br>
Add result=0<br>
Mux RegDst=<br>
</td>
<td>
RegWrite=0<br>
MemToReg=0<br>
Read data=0<br>
ALU Result=0<br>
Mux RegDst=<br>
</td>
</tr>
<tr>
<td rowspan="2">C3</td>
<td>
j main
</td>
<td>
beq $a0, $zero, condicionBorde
</td>
<td>
addi $sp, $sp, -8
</td>
<td>
sw $ra, 0($sp)
</td>
</tr>
<tr>
<td>
Add_PC=<br>
hola2<br>
hola3<br>
hola4<br>
</td>
<td>
Add_PC=<br>
ALUSrc=0<br>
ALUOp=0<br>
RegDst=0<br>
Branch=0<br>
MemWrite=0<br>
MemRead=0<br>
RegWrite=0<br>
MemToReg=0<br>
Read data 1=0<br>
Read data 2=0<br>
Sign-extend=0<br>
Rs=<br>
Rt=<br>
Rd=<br>
</td>
<td>
Branch=0<br>
MemWrite=0<br>
MemRead=0<br>
RegWrite=0<br>
MemToReg=0<br>
Zero=0<br>
ALU Result=0<br>
Read data 2=0<br>
Add result=0<br>
Mux RegDst=<br>
</td>
<td>
RegWrite=0<br>
MemToReg=0<br>
Read data=0<br>
ALU Result=0<br>
Mux RegDst=<br>
</td>
</tr>
<tr>
<td rowspan="2">C4</td>
<td>
j main
</td>
<td>
beq $a0, $zero, condicionBorde
</td>
<td>
addi $sp, $sp, -8
</td>
<td>
sw $ra, 0($sp)
</td>
</tr>
<tr>
<td>
Add_PC=<br>
hola2<br>
hola3<br>
hola4<br>
</td>
<td>
Add_PC=<br>
ALUSrc=0<br>
ALUOp=0<br>
RegDst=0<br>
Branch=0<br>
MemWrite=0<br>
MemRead=0<br>
RegWrite=0<br>
MemToReg=0<br>
Read data 1=0<br>
Read data 2=0<br>
Sign-extend=0<br>
Rs=<br>
Rt=<br>
Rd=<br>
</td>
<td>
Branch=0<br>
MemWrite=0<br>
MemRead=0<br>
RegWrite=0<br>
MemToReg=0<br>
Zero=0<br>
ALU Result=0<br>
Read data 2=0<br>
Add result=0<br>
Mux RegDst=<br>
</td>
<td>
RegWrite=0<br>
MemToReg=0<br>
Read data=0<br>
ALU Result=0<br>
Mux RegDst=<br>
</td>
</tr>
</body>
</html>
