Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: /opt/Xilinx/Vivado/2020.2/bin/unwrapped/lnx64.o/xelab -wto 84a1c1dbce8b45ed911d0f19ab934f41 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot firFilter_tb_behav xil_defaultlib.firFilter_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 16 for port 'd' [/home/soganli/git_workspace/Tbtk/firFilter/firFilter.srcs/sources_1/new/firFilter.sv:129]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.mac(PRE_ADDITION=0,POST_ADDITION...
Compiling module xil_defaultlib.mac(PRE_ADDITION=0,REGISTER_OUTP...
Compiling module xil_defaultlib.firFilter(DATA_RATIO=2,FILTER_IS...
Compiling module xil_defaultlib.firFilter_tb
WARNING: [XSIM 43-3373] "/home/soganli/git_workspace/Tbtk/firFilter/firFilter.srcs/sim_1/new/firFilter_tb.sv" Line 82. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
Compiling module xil_defaultlib.glbl
Built simulation snapshot firFilter_tb_behav
