// Seed: 1347121276
module module_0;
  assign id_1 = 1;
  parameter id_2 = id_3;
  tri1 id_4, id_5;
  task id_6;
    id_5 = id_4 && -1'h0;
  endtask
  wire id_7;
  assign id_4 = id_6;
endmodule
module module_1 (
    output tri1 id_0,
    output wire id_1,
    output wire id_2,
    output wire id_3,
    output uwire id_4,
    input tri0 id_5,
    input supply1 id_6,
    output logic id_7,
    output supply1 id_8,
    output tri1 id_9,
    output tri1 id_10,
    input wor id_11,
    id_15,
    input wor id_12,
    input logic id_13
);
  always
    if (-1) id_7 <= id_13;
    else;
  wire id_16, id_17;
  wire id_18;
  module_0 modCall_1 ();
  assign modCall_1.id_4 = 0;
  uwire id_19, id_20;
  assign id_10 = id_19;
  wire id_21, id_22;
endmodule
