
---------- Begin Simulation Statistics ----------
final_tick                               2842138133883                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 166124                       # Simulator instruction rate (inst/s)
host_mem_usage                                3758692                       # Number of bytes of host memory used
host_op_rate                                   307694                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                 28400.46                       # Real time elapsed on the host
host_tick_rate                               53841026                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                  4717998192                       # Number of instructions simulated
sim_ops                                    8738644130                       # Number of ops (including micro ops) simulated
sim_seconds                                  1.529110                       # Number of seconds simulated
sim_ticks                                1529109975717                       # Number of ticks simulated
system.clk_domain.clock                          1000                       # Clock period in ticks
system.cpu00.apic_clk_domain.clock               5328                       # Clock period in ticks
system.cpu00.branchPred.BTBCorrect                  0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu00.branchPred.BTBHitPct            0.000000                       # BTB Hit Percentage
system.cpu00.branchPred.BTBHits                     0                       # Number of BTB hits
system.cpu00.branchPred.BTBLookups          144897261                       # Number of BTB lookups
system.cpu00.branchPred.RASInCorrect            37225                       # Number of incorrect RAS predictions.
system.cpu00.branchPred.condIncorrect         7217326                       # Number of conditional branches incorrect
system.cpu00.branchPred.condPredicted       244623633                       # Number of conditional branches predicted
system.cpu00.branchPred.indirectHits        102766263                       # Number of indirect target hits.
system.cpu00.branchPred.indirectLookups     144897261                       # Number of indirect predictor lookups.
system.cpu00.branchPred.indirectMisses       42130998                       # Number of indirect misses.
system.cpu00.branchPred.lookups             244623633                       # Number of BP lookups
system.cpu00.branchPred.usedRAS              47504513                       # Number of times the RAS was used to get a target.
system.cpu00.branchPredindirectMispredicted        53928                       # Number of mispredicted indirect branches.
system.cpu00.cc_regfile_reads              1563561305                       # number of cc regfile reads
system.cpu00.cc_regfile_writes              625275993                       # number of cc regfile writes
system.cpu00.commit.amos                            0                       # Number of atomic instructions committed
system.cpu00.commit.branchMispredicts         7217915                       # The number of times a branch was mispredicted
system.cpu00.commit.branches                178098453                       # Number of branches committed
system.cpu00.commit.bw_lim_events           172256052                       # number cycles where commit BW limit reached
system.cpu00.commit.commitNonSpecStalls       4050325                       # The number of times commit has been forced to stall to communicate backwards
system.cpu00.commit.commitSquashedInsts     663682745                       # The number of squashed insts skipped by commit
system.cpu00.commit.committedInsts          889842601                       # Number of instructions committed
system.cpu00.commit.committedOps           2256017867                       # Number of ops (including micro ops) committed
system.cpu00.commit.committed_per_cycle::samples   4508426575                       # Number of insts commited each cycle
system.cpu00.commit.committed_per_cycle::mean     0.500400                       # Number of insts commited each cycle
system.cpu00.commit.committed_per_cycle::stdev     1.679115                       # Number of insts commited each cycle
system.cpu00.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu00.commit.committed_per_cycle::0   3892579408     86.34%     86.34% # Number of insts commited each cycle
system.cpu00.commit.committed_per_cycle::1    281428112      6.24%     92.58% # Number of insts commited each cycle
system.cpu00.commit.committed_per_cycle::2     32732434      0.73%     93.31% # Number of insts commited each cycle
system.cpu00.commit.committed_per_cycle::3     72515920      1.61%     94.92% # Number of insts commited each cycle
system.cpu00.commit.committed_per_cycle::4      4351282      0.10%     95.01% # Number of insts commited each cycle
system.cpu00.commit.committed_per_cycle::5     19571721      0.43%     95.45% # Number of insts commited each cycle
system.cpu00.commit.committed_per_cycle::6     32676544      0.72%     96.17% # Number of insts commited each cycle
system.cpu00.commit.committed_per_cycle::7       315102      0.01%     96.18% # Number of insts commited each cycle
system.cpu00.commit.committed_per_cycle::8    172256052      3.82%    100.00% # Number of insts commited each cycle
system.cpu00.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu00.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu00.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu00.commit.committed_per_cycle::total   4508426575                       # Number of insts commited each cycle
system.cpu00.commit.fp_insts                 19211868                       # Number of committed floating point instructions.
system.cpu00.commit.function_calls           33673959                       # Number of function calls committed.
system.cpu00.commit.int_insts              2226606724                       # Number of committed integer instructions.
system.cpu00.commit.loads                   314187757                       # Number of loads committed
system.cpu00.commit.membars                    107086                       # Number of memory barriers committed
system.cpu00.commit.op_class_0::No_OpClass     26595082      1.18%      1.18% # Class of committed instruction
system.cpu00.commit.op_class_0::IntAlu     1611430336     71.43%     72.61% # Class of committed instruction
system.cpu00.commit.op_class_0::IntMult          8209      0.00%     72.61% # Class of committed instruction
system.cpu00.commit.op_class_0::IntDiv      141086991      6.25%     78.86% # Class of committed instruction
system.cpu00.commit.op_class_0::FloatAdd         8214      0.00%     78.86% # Class of committed instruction
system.cpu00.commit.op_class_0::FloatCmp            0      0.00%     78.86% # Class of committed instruction
system.cpu00.commit.op_class_0::FloatCvt            0      0.00%     78.86% # Class of committed instruction
system.cpu00.commit.op_class_0::FloatMult            0      0.00%     78.86% # Class of committed instruction
system.cpu00.commit.op_class_0::FloatMultAcc            0      0.00%     78.86% # Class of committed instruction
system.cpu00.commit.op_class_0::FloatDiv            0      0.00%     78.86% # Class of committed instruction
system.cpu00.commit.op_class_0::FloatMisc            0      0.00%     78.86% # Class of committed instruction
system.cpu00.commit.op_class_0::FloatSqrt            0      0.00%     78.86% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdAdd             0      0.00%     78.86% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdAddAcc            0      0.00%     78.86% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdAlu       1572878      0.07%     78.93% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdCmp             0      0.00%     78.93% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdCvt        524292      0.02%     78.95% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdMisc        57488      0.00%     78.96% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdMult            0      0.00%     78.96% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdMultAcc            0      0.00%     78.96% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdShift            6      0.00%     78.96% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdShiftAcc            0      0.00%     78.96% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdDiv             0      0.00%     78.96% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdSqrt            0      0.00%     78.96% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdFloatAdd            0      0.00%     78.96% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdFloatAlu            0      0.00%     78.96% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdFloatCmp            0      0.00%     78.96% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdFloatCvt            0      0.00%     78.96% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdFloatDiv            0      0.00%     78.96% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdFloatMisc            0      0.00%     78.96% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdFloatMult            0      0.00%     78.96% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdFloatMultAcc            0      0.00%     78.96% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdFloatSqrt            0      0.00%     78.96% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdReduceAdd            0      0.00%     78.96% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdReduceAlu            0      0.00%     78.96% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdReduceCmp            0      0.00%     78.96% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     78.96% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     78.96% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdAes             0      0.00%     78.96% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdAesMix            0      0.00%     78.96% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdSha1Hash            0      0.00%     78.96% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdSha1Hash2            0      0.00%     78.96% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdSha256Hash            0      0.00%     78.96% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdSha256Hash2            0      0.00%     78.96% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdShaSigma2            0      0.00%     78.96% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdShaSigma3            0      0.00%     78.96% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdPredAlu            0      0.00%     78.96% # Class of committed instruction
system.cpu00.commit.op_class_0::MemRead     305848862     13.56%     92.51% # Class of committed instruction
system.cpu00.commit.op_class_0::MemWrite    152369032      6.75%     99.27% # Class of committed instruction
system.cpu00.commit.op_class_0::FloatMemRead      8338895      0.37%     99.64% # Class of committed instruction
system.cpu00.commit.op_class_0::FloatMemWrite      8177582      0.36%    100.00% # Class of committed instruction
system.cpu00.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu00.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu00.commit.op_class_0::total      2256017867                       # Class of committed instruction
system.cpu00.commit.refs                    474734371                       # Number of memory references committed
system.cpu00.commit.swp_count                       0                       # Number of s/w prefetches committed
system.cpu00.commit.vec_insts                       0                       # Number of committed Vector instructions.
system.cpu00.committedInsts                 889842601                       # Number of Instructions Simulated
system.cpu00.committedOps                  2256017867                       # Number of Ops (including micro ops) Simulated
system.cpu00.cpi                             5.160375                       # CPI: Cycles Per Instruction
system.cpu00.cpi_total                       5.160375                       # CPI: Total CPI of All Threads
system.cpu00.decode.BlockedCycles          4097245743                       # Number of cycles decode is blocked
system.cpu00.decode.DecodedInsts           2976994015                       # Number of instructions handled by decode
system.cpu00.decode.IdleCycles               98316078                       # Number of cycles decode is idle
system.cpu00.decode.RunCycles               253755993                       # Number of cycles decode is running
system.cpu00.decode.SquashCycles              7223432                       # Number of cycles decode is squashing
system.cpu00.decode.UnblockCycles           135286678                       # Number of cycles decode is unblocking
system.cpu00.dtb.rdAccesses                 348396954                       # TLB accesses on read requests
system.cpu00.dtb.rdMisses                    17699148                       # TLB misses on read requests
system.cpu00.dtb.walker.pwrStateResidencyTicks::UNDEFINED 2842138133883                       # Cumulative time (in ticks) in various power states
system.cpu00.dtb.wrAccesses                 181781732                       # TLB accesses on write requests
system.cpu00.dtb.wrMisses                    14587164                       # TLB misses on write requests
system.cpu00.fetch.Branches                 244623633                       # Number of branches that fetch encountered
system.cpu00.fetch.CacheLines               116209128                       # Number of cache lines fetched
system.cpu00.fetch.Cycles                  4468209685                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu00.fetch.IcacheSquashes               54665                       # Number of outstanding Icache misses that were squashed
system.cpu00.fetch.IcacheWaitRetryStallCycles         7405                       # Number of stall cycles due to full MSHR
system.cpu00.fetch.Insts                   1274971356                       # Number of instructions fetch has processed
system.cpu00.fetch.MiscStallCycles              10347                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu00.fetch.PendingQuiesceStallCycles           39                       # Number of stall cycles due to pending quiesce instructions
system.cpu00.fetch.PendingTrapStallCycles         7290                       # Number of stall cycles due to pending traps
system.cpu00.fetch.SquashCycles              14446864                       # Number of cycles fetch has spent squashing
system.cpu00.fetch.TlbCycles                       52                       # Number of cycles fetch has spent waiting for tlb
system.cpu00.fetch.branchRate                0.053273                       # Number of branch fetches per cycle
system.cpu00.fetch.icacheStallCycles        116369674                       # Number of cycles fetch is stalled on an Icache miss
system.cpu00.fetch.predictedBranches        150270776                       # Number of branches that fetch has predicted taken
system.cpu00.fetch.rate                      0.277655                       # Number of inst fetches per cycle
system.cpu00.fetch.rateDist::samples       4591827924                       # Number of instructions fetched each cycle (Total)
system.cpu00.fetch.rateDist::mean            0.719580                       # Number of instructions fetched each cycle (Total)
system.cpu00.fetch.rateDist::stdev           2.177559                       # Number of instructions fetched each cycle (Total)
system.cpu00.fetch.rateDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu00.fetch.rateDist::0             4098605424     89.26%     89.26% # Number of instructions fetched each cycle (Total)
system.cpu00.fetch.rateDist::1                9246727      0.20%     89.46% # Number of instructions fetched each cycle (Total)
system.cpu00.fetch.rateDist::2               29953730      0.65%     90.11% # Number of instructions fetched each cycle (Total)
system.cpu00.fetch.rateDist::3               21414921      0.47%     90.58% # Number of instructions fetched each cycle (Total)
system.cpu00.fetch.rateDist::4               14255336      0.31%     90.89% # Number of instructions fetched each cycle (Total)
system.cpu00.fetch.rateDist::5               40136113      0.87%     91.76% # Number of instructions fetched each cycle (Total)
system.cpu00.fetch.rateDist::6               40726352      0.89%     92.65% # Number of instructions fetched each cycle (Total)
system.cpu00.fetch.rateDist::7               31183978      0.68%     93.33% # Number of instructions fetched each cycle (Total)
system.cpu00.fetch.rateDist::8              306305343      6.67%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu00.fetch.rateDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu00.fetch.rateDist::min_value              0                       # Number of instructions fetched each cycle (Total)
system.cpu00.fetch.rateDist::max_value              8                       # Number of instructions fetched each cycle (Total)
system.cpu00.fetch.rateDist::total         4591827924                       # Number of instructions fetched each cycle (Total)
system.cpu00.fp_regfile_reads                14128110                       # number of floating regfile reads
system.cpu00.fp_regfile_writes               11036310                       # number of floating regfile writes
system.cpu00.idleCycles                         93925                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu00.iew.branchMispredicts            7263045                       # Number of branch mispredicts detected at execute
system.cpu00.iew.exec_branches              196554355                       # Number of branches executed
system.cpu00.iew.exec_nop                           0                       # number of nop insts executed
system.cpu00.iew.exec_rate                   0.614511                       # Inst execution rate
system.cpu00.iew.exec_refs                  822884899                       # number of memory reference insts executed
system.cpu00.iew.exec_stores                181781397                       # Number of stores executed
system.cpu00.iew.exec_swp                           0                       # number of swp insts executed
system.cpu00.iew.iewBlockCycles            2101083918                       # Number of cycles IEW is blocking
system.cpu00.iew.iewDispLoadInsts           383007101                       # Number of dispatched load instructions
system.cpu00.iew.iewDispNonSpecInsts          3951044                       # Number of dispatched non-speculative instructions
system.cpu00.iew.iewDispSquashedInsts           40387                       # Number of squashed instructions skipped by dispatch
system.cpu00.iew.iewDispStoreInsts          195716591                       # Number of dispatched store instructions
system.cpu00.iew.iewDispatchedInsts        2919619388                       # Number of instructions dispatched to IQ
system.cpu00.iew.iewExecLoadInsts           641103502                       # Number of load instructions executed
system.cpu00.iew.iewExecSquashedInsts          506540                       # Number of squashed instructions skipped in execute
system.cpu00.iew.iewExecutedInsts          2821787111                       # Number of executed instructions
system.cpu00.iew.iewIQFullEvents             11757288                       # Number of times the IQ has become full, causing a stall
system.cpu00.iew.iewIdleCycles                      0                       # Number of cycles IEW is idle
system.cpu00.iew.iewLSQFullEvents           231712625                       # Number of times the LSQ has become full, causing a stall
system.cpu00.iew.iewSquashCycles              7223432                       # Number of cycles IEW is squashing
system.cpu00.iew.iewUnblockCycles           273690899                       # Number of cycles IEW is unblocking
system.cpu00.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu00.iew.lsq.thread0.cacheBlocked     90273277                       # Number of times an access to memory failed due to the cache being blocked
system.cpu00.iew.lsq.thread0.forwLoads      121266467                       # Number of loads that had data forwarded from stores
system.cpu00.iew.lsq.thread0.ignoredResponses          975                       # Number of memory responses ignored because the instruction is squashed
system.cpu00.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu00.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu00.iew.lsq.thread0.memOrderViolation         5774                       # Number of memory ordering violations
system.cpu00.iew.lsq.thread0.rescheduledLoads           95                       # Number of loads that were rescheduled
system.cpu00.iew.lsq.thread0.squashedLoads     68819345                       # Number of loads squashed
system.cpu00.iew.lsq.thread0.squashedStores     35169977                       # Number of stores squashed
system.cpu00.iew.memOrderViolationEvents         5774                       # Number of memory order violations
system.cpu00.iew.predictedNotTakenIncorrect      4683332                       # Number of branches that were predicted not taken incorrectly
system.cpu00.iew.predictedTakenIncorrect      2579713                       # Number of branches that were predicted taken incorrectly
system.cpu00.iew.wb_consumers              4077866175                       # num instructions consuming a value
system.cpu00.iew.wb_count                  2528484523                       # cumulative count of insts written-back
system.cpu00.iew.wb_fanout                   0.445973                       # average fanout of values written-back
system.cpu00.iew.wb_producers              1818617931                       # num instructions producing a value
system.cpu00.iew.wb_rate                     0.550638                       # insts written-back per cycle
system.cpu00.iew.wb_sent                   2528556418                       # cumulative count of insts sent to commit
system.cpu00.int_regfile_reads             5171383474                       # number of integer regfile reads
system.cpu00.int_regfile_writes            2432348504                       # number of integer regfile writes
system.cpu00.interrupts.pwrStateResidencyTicks::UNDEFINED 2842138133883                       # Cumulative time (in ticks) in various power states
system.cpu00.ipc                             0.193784                       # IPC: Instructions Per Cycle
system.cpu00.ipc_total                       0.193784                       # IPC: Total IPC of All Threads
system.cpu00.iq.FU_type_0::No_OpClass        26636626      0.94%      0.94% # Type of FU issued
system.cpu00.iq.FU_type_0::IntAlu          1821814473     64.55%     65.49% # Type of FU issued
system.cpu00.iq.FU_type_0::IntMult               8480      0.00%     65.49% # Type of FU issued
system.cpu00.iq.FU_type_0::IntDiv           148627633      5.27%     70.76% # Type of FU issued
system.cpu00.iq.FU_type_0::FloatAdd              8372      0.00%     70.76% # Type of FU issued
system.cpu00.iq.FU_type_0::FloatCmp                 0      0.00%     70.76% # Type of FU issued
system.cpu00.iq.FU_type_0::FloatCvt                 0      0.00%     70.76% # Type of FU issued
system.cpu00.iq.FU_type_0::FloatMult                0      0.00%     70.76% # Type of FU issued
system.cpu00.iq.FU_type_0::FloatMultAcc             0      0.00%     70.76% # Type of FU issued
system.cpu00.iq.FU_type_0::FloatDiv                 0      0.00%     70.76% # Type of FU issued
system.cpu00.iq.FU_type_0::FloatMisc                0      0.00%     70.76% # Type of FU issued
system.cpu00.iq.FU_type_0::FloatSqrt                0      0.00%     70.76% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdAdd                  0      0.00%     70.76% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdAddAcc               0      0.00%     70.76% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdAlu            1573028      0.06%     70.82% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdCmp                  0      0.00%     70.82% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdCvt             524298      0.02%     70.84% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdMisc             57615      0.00%     70.84% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdMult                 0      0.00%     70.84% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdMultAcc              0      0.00%     70.84% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdShift                8      0.00%     70.84% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdShiftAcc             0      0.00%     70.84% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdDiv                  0      0.00%     70.84% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdSqrt                 0      0.00%     70.84% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdFloatAdd             0      0.00%     70.84% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdFloatAlu             0      0.00%     70.84% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdFloatCmp             0      0.00%     70.84% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdFloatCvt             3      0.00%     70.84% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdFloatDiv             7      0.00%     70.84% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdFloatMisc            0      0.00%     70.84% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdFloatMult           11      0.00%     70.84% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     70.84% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdFloatSqrt            6      0.00%     70.84% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdReduceAdd            0      0.00%     70.84% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdReduceAlu            0      0.00%     70.84% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdReduceCmp            0      0.00%     70.84% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     70.84% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     70.84% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdAes                  0      0.00%     70.84% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdAesMix               0      0.00%     70.84% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdSha1Hash             0      0.00%     70.84% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdSha1Hash2            0      0.00%     70.84% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdSha256Hash            0      0.00%     70.84% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdSha256Hash2            0      0.00%     70.84% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdShaSigma2            0      0.00%     70.84% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdShaSigma3            0      0.00%     70.84% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdPredAlu              0      0.00%     70.84% # Type of FU issued
system.cpu00.iq.FU_type_0::MemRead          587084914     20.80%     91.64% # Type of FU issued
system.cpu00.iq.FU_type_0::MemWrite         173621673      6.15%     97.79% # Type of FU issued
system.cpu00.iq.FU_type_0::FloatMemRead      54077591      1.92%     99.71% # Type of FU issued
system.cpu00.iq.FU_type_0::FloatMemWrite      8258914      0.29%    100.00% # Type of FU issued
system.cpu00.iq.FU_type_0::IprAccess                0      0.00%    100.00% # Type of FU issued
system.cpu00.iq.FU_type_0::InstPrefetch             0      0.00%    100.00% # Type of FU issued
system.cpu00.iq.FU_type_0::total           2822293652                       # Type of FU issued
system.cpu00.iq.fp_alu_accesses              78334137                       # Number of floating point alu accesses
system.cpu00.iq.fp_inst_queue_reads         143373349                       # Number of floating instruction queue reads
system.cpu00.iq.fp_inst_queue_wakeup_accesses     19272286                       # Number of floating instruction queue wakeup accesses
system.cpu00.iq.fp_inst_queue_writes         19432705                       # Number of floating instruction queue writes
system.cpu00.iq.fu_busy_cnt                  56768705                       # FU busy when requested
system.cpu00.iq.fu_busy_rate                 0.020114                       # FU busy rate (busy events/executed inst)
system.cpu00.iq.fu_full::No_OpClass                 0      0.00%      0.00% # attempts to use FU when none available
system.cpu00.iq.fu_full::IntAlu              20929548     36.87%     36.87% # attempts to use FU when none available
system.cpu00.iq.fu_full::IntMult                    0      0.00%     36.87% # attempts to use FU when none available
system.cpu00.iq.fu_full::IntDiv                     0      0.00%     36.87% # attempts to use FU when none available
system.cpu00.iq.fu_full::FloatAdd                   0      0.00%     36.87% # attempts to use FU when none available
system.cpu00.iq.fu_full::FloatCmp                   0      0.00%     36.87% # attempts to use FU when none available
system.cpu00.iq.fu_full::FloatCvt                   0      0.00%     36.87% # attempts to use FU when none available
system.cpu00.iq.fu_full::FloatMult                  0      0.00%     36.87% # attempts to use FU when none available
system.cpu00.iq.fu_full::FloatMultAcc               0      0.00%     36.87% # attempts to use FU when none available
system.cpu00.iq.fu_full::FloatDiv                   0      0.00%     36.87% # attempts to use FU when none available
system.cpu00.iq.fu_full::FloatMisc                  0      0.00%     36.87% # attempts to use FU when none available
system.cpu00.iq.fu_full::FloatSqrt                  0      0.00%     36.87% # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdAdd                    0      0.00%     36.87% # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdAddAcc                 0      0.00%     36.87% # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdAlu                   10      0.00%     36.87% # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdCmp                    0      0.00%     36.87% # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdCvt                    0      0.00%     36.87% # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdMisc                   0      0.00%     36.87% # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdMult                   0      0.00%     36.87% # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdMultAcc                0      0.00%     36.87% # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdShift                  0      0.00%     36.87% # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdShiftAcc               0      0.00%     36.87% # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdDiv                    0      0.00%     36.87% # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdSqrt                   0      0.00%     36.87% # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdFloatAdd               0      0.00%     36.87% # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdFloatAlu               0      0.00%     36.87% # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdFloatCmp               0      0.00%     36.87% # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdFloatCvt               0      0.00%     36.87% # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdFloatDiv               0      0.00%     36.87% # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdFloatMisc              0      0.00%     36.87% # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdFloatMult              0      0.00%     36.87% # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdFloatMultAcc            0      0.00%     36.87% # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdFloatSqrt              0      0.00%     36.87% # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdReduceAdd              0      0.00%     36.87% # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdReduceAlu              0      0.00%     36.87% # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdReduceCmp              0      0.00%     36.87% # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdFloatReduceAdd            0      0.00%     36.87% # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdFloatReduceCmp            0      0.00%     36.87% # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdAes                    0      0.00%     36.87% # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdAesMix                 0      0.00%     36.87% # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdSha1Hash               0      0.00%     36.87% # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdSha1Hash2              0      0.00%     36.87% # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdSha256Hash             0      0.00%     36.87% # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdSha256Hash2            0      0.00%     36.87% # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdShaSigma2              0      0.00%     36.87% # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdShaSigma3              0      0.00%     36.87% # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdPredAlu                0      0.00%     36.87% # attempts to use FU when none available
system.cpu00.iq.fu_full::MemRead             20107159     35.42%     72.29% # attempts to use FU when none available
system.cpu00.iq.fu_full::MemWrite             2430242      4.28%     76.57% # attempts to use FU when none available
system.cpu00.iq.fu_full::FloatMemRead        13239100     23.32%     99.89% # attempts to use FU when none available
system.cpu00.iq.fu_full::FloatMemWrite          62646      0.11%    100.00% # attempts to use FU when none available
system.cpu00.iq.fu_full::IprAccess                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu00.iq.fu_full::InstPrefetch               0      0.00%    100.00% # attempts to use FU when none available
system.cpu00.iq.int_alu_accesses           2774091594                       # Number of integer alu accesses
system.cpu00.iq.int_inst_queue_reads      10149924509                       # Number of integer instruction queue reads
system.cpu00.iq.int_inst_queue_wakeup_accesses   2509212237                       # Number of integer instruction queue wakeup accesses
system.cpu00.iq.int_inst_queue_writes      3563793936                       # Number of integer instruction queue writes
system.cpu00.iq.iqInstsAdded               2915532466                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu00.iq.iqInstsIssued              2822293652                       # Number of instructions issued
system.cpu00.iq.iqNonSpecInstsAdded           4086922                       # Number of non-speculative instructions added to the IQ
system.cpu00.iq.iqSquashedInstsExamined     663601515                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu00.iq.iqSquashedInstsIssued          113926                       # Number of squashed instructions issued
system.cpu00.iq.iqSquashedNonSpecRemoved        36597                       # Number of squashed non-spec instructions that were removed
system.cpu00.iq.iqSquashedOperandsExamined   1628287878                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu00.iq.issued_per_cycle::samples   4591827924                       # Number of insts issued each cycle
system.cpu00.iq.issued_per_cycle::mean       0.614634                       # Number of insts issued each cycle
system.cpu00.iq.issued_per_cycle::stdev      1.465318                       # Number of insts issued each cycle
system.cpu00.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu00.iq.issued_per_cycle::0        3597289424     78.34%     78.34% # Number of insts issued each cycle
system.cpu00.iq.issued_per_cycle::1         333100755      7.25%     85.60% # Number of insts issued each cycle
system.cpu00.iq.issued_per_cycle::2         190067247      4.14%     89.73% # Number of insts issued each cycle
system.cpu00.iq.issued_per_cycle::3         144808942      3.15%     92.89% # Number of insts issued each cycle
system.cpu00.iq.issued_per_cycle::4         159362507      3.47%     96.36% # Number of insts issued each cycle
system.cpu00.iq.issued_per_cycle::5          58649703      1.28%     97.64% # Number of insts issued each cycle
system.cpu00.iq.issued_per_cycle::6          50564557      1.10%     98.74% # Number of insts issued each cycle
system.cpu00.iq.issued_per_cycle::7          23332620      0.51%     99.25% # Number of insts issued each cycle
system.cpu00.iq.issued_per_cycle::8          34652169      0.75%    100.00% # Number of insts issued each cycle
system.cpu00.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu00.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu00.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu00.iq.issued_per_cycle::total    4591827924                       # Number of insts issued each cycle
system.cpu00.iq.rate                         0.614621                       # Inst issue rate
system.cpu00.iq.vec_alu_accesses                    0                       # Number of vector alu accesses
system.cpu00.iq.vec_inst_queue_reads                0                       # Number of vector instruction queue reads
system.cpu00.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu00.iq.vec_inst_queue_writes               0                       # Number of vector instruction queue writes
system.cpu00.itb.rdAccesses                         0                       # TLB accesses on read requests
system.cpu00.itb.rdMisses                           0                       # TLB misses on read requests
system.cpu00.itb.walker.pwrStateResidencyTicks::UNDEFINED 2842138133883                       # Cumulative time (in ticks) in various power states
system.cpu00.itb.wrAccesses                 116209808                       # TLB accesses on write requests
system.cpu00.itb.wrMisses                         713                       # TLB misses on write requests
system.cpu00.memDep0.conflictingLoads        16635859                       # Number of conflicting loads.
system.cpu00.memDep0.conflictingStores       34947317                       # Number of conflicting stores.
system.cpu00.memDep0.insertedLoads          383007101                       # Number of loads inserted to the mem dependence unit.
system.cpu00.memDep0.insertedStores         195716591                       # Number of stores inserted to the mem dependence unit.
system.cpu00.misc_regfile_reads            1140138551                       # number of misc regfile reads
system.cpu00.numCycles                     4591921849                       # number of cpu cycles simulated
system.cpu00.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu00.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu00.pwrStateResidencyTicks::ON  2842138133883                       # Cumulative time (in ticks) in various power states
system.cpu00.rename.BlockCycles            2596086504                       # Number of cycles rename is blocking
system.cpu00.rename.CommittedMaps          2758120070                       # Number of HB maps that are committed
system.cpu00.rename.FullRegisterEvents              1                       # Number of times there has been no free registers
system.cpu00.rename.IQFullEvents            427397322                       # Number of times rename has blocked due to IQ full
system.cpu00.rename.IdleCycles              145302510                       # Number of cycles rename is idle
system.cpu00.rename.LQFullEvents            185499208                       # Number of times rename has blocked due to LQ full
system.cpu00.rename.ROBFullEvents           156461998                       # Number of times rename has blocked due to ROB full
system.cpu00.rename.RenameLookups          8763611748                       # Number of register rename lookups that rename has made
system.cpu00.rename.RenamedInsts           2955490365                       # Number of instructions processed by rename
system.cpu00.rename.RenamedOperands        3662897524                       # Number of destination operands rename has renamed
system.cpu00.rename.RunCycles               321496900                       # Number of cycles rename is running
system.cpu00.rename.SQFullEvents            895899985                       # Number of times rename has blocked due to SQ full
system.cpu00.rename.SquashCycles              7223432                       # Number of cycles rename is squashing
system.cpu00.rename.UnblockCycles          1521531729                       # Number of cycles rename is unblocking
system.cpu00.rename.UndoneMaps              904777452                       # Number of HB maps that are undone due to squashing
system.cpu00.rename.fp_rename_lookups        14180442                       # Number of floating rename lookups
system.cpu00.rename.int_rename_lookups     5631364752                       # Number of integer rename lookups
system.cpu00.rename.serializeStallCycles       186849                       # count of cycles rename stalled for serializing inst
system.cpu00.rename.serializingInsts             1540                       # count of serializing insts renamed
system.cpu00.rename.skidInsts               853181190                       # count of insts added to the skid buffer
system.cpu00.rename.tempSerializingInsts         1542                       # count of temporary serializing insts renamed
system.cpu00.rob.rob_reads                 7255869003                       # The number of ROB reads
system.cpu00.rob.rob_writes                5922812909                       # The number of ROB writes
system.cpu00.timesIdled                           621                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu00.workload.numSyscalls                1144                       # Number of system calls
system.cpu01.apic_clk_domain.clock               5328                       # Clock period in ticks
system.cpu01.branchPred.BTBCorrect                  0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu01.branchPred.BTBHitPct            0.000000                       # BTB Hit Percentage
system.cpu01.branchPred.BTBHits                     0                       # Number of BTB hits
system.cpu01.branchPred.BTBLookups            1680199                       # Number of BTB lookups
system.cpu01.branchPred.RASInCorrect               55                       # Number of incorrect RAS predictions.
system.cpu01.branchPred.condIncorrect             286                       # Number of conditional branches incorrect
system.cpu01.branchPred.condPredicted         2159702                       # Number of conditional branches predicted
system.cpu01.branchPred.indirectHits          1209886                       # Number of indirect target hits.
system.cpu01.branchPred.indirectLookups       1680199                       # Number of indirect predictor lookups.
system.cpu01.branchPred.indirectMisses         470313                       # Number of indirect misses.
system.cpu01.branchPred.lookups               2159702                       # Number of BP lookups
system.cpu01.branchPred.usedRAS                   727                       # Number of times the RAS was used to get a target.
system.cpu01.branchPredindirectMispredicted          170                       # Number of mispredicted indirect branches.
system.cpu01.cc_regfile_reads                10787551                       # number of cc regfile reads
system.cpu01.cc_regfile_writes                7255982                       # number of cc regfile writes
system.cpu01.commit.amos                            0                       # Number of atomic instructions committed
system.cpu01.commit.branchMispredicts             792                       # The number of times a branch was mispredicted
system.cpu01.commit.branches                  2157206                       # Number of branches committed
system.cpu01.commit.bw_lim_events              136156                       # number cycles where commit BW limit reached
system.cpu01.commit.commitNonSpecStalls          1691                       # The number of times commit has been forced to stall to communicate backwards
system.cpu01.commit.commitSquashedInsts         12103                       # The number of squashed insts skipped by commit
system.cpu01.commit.committedInsts            9257897                       # Number of instructions committed
system.cpu01.commit.committedOps             16622096                       # Number of ops (including micro ops) committed
system.cpu01.commit.committed_per_cycle::samples     25324634                       # Number of insts commited each cycle
system.cpu01.commit.committed_per_cycle::mean     0.656361                       # Number of insts commited each cycle
system.cpu01.commit.committed_per_cycle::stdev     1.605549                       # Number of insts commited each cycle
system.cpu01.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu01.commit.committed_per_cycle::0     20507120     80.98%     80.98% # Number of insts commited each cycle
system.cpu01.commit.committed_per_cycle::1      1272650      5.03%     86.00% # Number of insts commited each cycle
system.cpu01.commit.committed_per_cycle::2          767      0.00%     86.01% # Number of insts commited each cycle
system.cpu01.commit.committed_per_cycle::3      1465030      5.78%     91.79% # Number of insts commited each cycle
system.cpu01.commit.committed_per_cycle::4       928962      3.67%     95.46% # Number of insts commited each cycle
system.cpu01.commit.committed_per_cycle::5       409324      1.62%     97.07% # Number of insts commited each cycle
system.cpu01.commit.committed_per_cycle::6       131269      0.52%     97.59% # Number of insts commited each cycle
system.cpu01.commit.committed_per_cycle::7       473356      1.87%     99.46% # Number of insts commited each cycle
system.cpu01.commit.committed_per_cycle::8       136156      0.54%    100.00% # Number of insts commited each cycle
system.cpu01.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu01.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu01.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu01.commit.committed_per_cycle::total     25324634                       # Number of insts commited each cycle
system.cpu01.commit.fp_insts                  3145787                       # Number of committed floating point instructions.
system.cpu01.commit.function_calls                601                       # Number of function calls committed.
system.cpu01.commit.int_insts                13053993                       # Number of committed integer instructions.
system.cpu01.commit.loads                     1476096                       # Number of loads committed
system.cpu01.commit.membars                      1124                       # Number of memory barriers committed
system.cpu01.commit.op_class_0::No_OpClass          558      0.00%      0.00% # Class of committed instruction
system.cpu01.commit.op_class_0::IntAlu       13045879     78.49%     78.49% # Class of committed instruction
system.cpu01.commit.op_class_0::IntMult             3      0.00%     78.49% # Class of committed instruction
system.cpu01.commit.op_class_0::IntDiv              7      0.00%     78.49% # Class of committed instruction
system.cpu01.commit.op_class_0::FloatAdd            1      0.00%     78.49% # Class of committed instruction
system.cpu01.commit.op_class_0::FloatCmp            0      0.00%     78.49% # Class of committed instruction
system.cpu01.commit.op_class_0::FloatCvt            0      0.00%     78.49% # Class of committed instruction
system.cpu01.commit.op_class_0::FloatMult            0      0.00%     78.49% # Class of committed instruction
system.cpu01.commit.op_class_0::FloatMultAcc            0      0.00%     78.49% # Class of committed instruction
system.cpu01.commit.op_class_0::FloatDiv            0      0.00%     78.49% # Class of committed instruction
system.cpu01.commit.op_class_0::FloatMisc            0      0.00%     78.49% # Class of committed instruction
system.cpu01.commit.op_class_0::FloatSqrt            0      0.00%     78.49% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdAdd             0      0.00%     78.49% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdAddAcc            0      0.00%     78.49% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdAlu       1572878      9.46%     87.95% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdCmp             0      0.00%     87.95% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdCvt        524292      3.15%     91.11% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdMisc            4      0.00%     91.11% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdMult            0      0.00%     91.11% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdMultAcc            0      0.00%     91.11% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdShift            6      0.00%     91.11% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdShiftAcc            0      0.00%     91.11% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdDiv             0      0.00%     91.11% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdSqrt            0      0.00%     91.11% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdFloatAdd            0      0.00%     91.11% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdFloatAlu            0      0.00%     91.11% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdFloatCmp            0      0.00%     91.11% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdFloatCvt            0      0.00%     91.11% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdFloatDiv            0      0.00%     91.11% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdFloatMisc            0      0.00%     91.11% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdFloatMult            0      0.00%     91.11% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdFloatMultAcc            0      0.00%     91.11% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdFloatSqrt            0      0.00%     91.11% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdReduceAdd            0      0.00%     91.11% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdReduceAlu            0      0.00%     91.11% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdReduceCmp            0      0.00%     91.11% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     91.11% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     91.11% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdAes             0      0.00%     91.11% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdAesMix            0      0.00%     91.11% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdSha1Hash            0      0.00%     91.11% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdSha1Hash2            0      0.00%     91.11% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdSha256Hash            0      0.00%     91.11% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdSha256Hash2            0      0.00%     91.11% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdShaSigma2            0      0.00%     91.11% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdShaSigma3            0      0.00%     91.11% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdPredAlu            0      0.00%     91.11% # Class of committed instruction
system.cpu01.commit.op_class_0::MemRead        951799      5.73%     96.83% # Class of committed instruction
system.cpu01.commit.op_class_0::MemWrite         2364      0.01%     96.85% # Class of committed instruction
system.cpu01.commit.op_class_0::FloatMemRead       524297      3.15%    100.00% # Class of committed instruction
system.cpu01.commit.op_class_0::FloatMemWrite            8      0.00%    100.00% # Class of committed instruction
system.cpu01.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu01.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu01.commit.op_class_0::total        16622096                       # Class of committed instruction
system.cpu01.commit.refs                      1478468                       # Number of memory references committed
system.cpu01.commit.swp_count                       0                       # Number of s/w prefetches committed
system.cpu01.commit.vec_insts                       0                       # Number of committed Vector instructions.
system.cpu01.committedInsts                   9257897                       # Number of Instructions Simulated
system.cpu01.committedOps                    16622096                       # Number of Ops (including micro ops) Simulated
system.cpu01.cpi                             2.737416                       # CPI: Cycles Per Instruction
system.cpu01.cpi_total                       2.737416                       # CPI: Total CPI of All Threads
system.cpu01.decode.BlockedCycles            20827935                       # Number of cycles decode is blocked
system.cpu01.decode.DecodedInsts             16638905                       # Number of instructions handled by decode
system.cpu01.decode.IdleCycles                1343985                       # Number of cycles decode is idle
system.cpu01.decode.RunCycles                 2757190                       # Number of cycles decode is running
system.cpu01.decode.SquashCycles                  808                       # Number of cycles decode is squashing
system.cpu01.decode.UnblockCycles              396905                       # Number of cycles decode is unblocking
system.cpu01.dtb.rdAccesses                   1476858                       # TLB accesses on read requests
system.cpu01.dtb.rdMisses                        1620                       # TLB misses on read requests
system.cpu01.dtb.walker.pwrStateResidencyTicks::UNDEFINED 2842138133883                       # Cumulative time (in ticks) in various power states
system.cpu01.dtb.wrAccesses                      2597                       # TLB accesses on write requests
system.cpu01.dtb.wrMisses                           6                       # TLB misses on write requests
system.cpu01.fetch.Branches                   2159702                       # Number of branches that fetch encountered
system.cpu01.fetch.CacheLines                 1731123                       # Number of cache lines fetched
system.cpu01.fetch.Cycles                    23585125                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu01.fetch.IcacheSquashes                  66                       # Number of outstanding Icache misses that were squashed
system.cpu01.fetch.IcacheWaitRetryStallCycles          395                       # Number of stall cycles due to full MSHR
system.cpu01.fetch.Insts                      9269182                       # Number of instructions fetch has processed
system.cpu01.fetch.MiscStallCycles               2846                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu01.fetch.PendingTrapStallCycles         3378                       # Number of stall cycles due to pending traps
system.cpu01.fetch.SquashCycles                  1616                       # Number of cycles fetch has spent squashing
system.cpu01.fetch.branchRate                0.085220                       # Number of branch fetches per cycle
system.cpu01.fetch.icacheStallCycles          1734271                       # Number of cycles fetch is stalled on an Icache miss
system.cpu01.fetch.predictedBranches          1210613                       # Number of branches that fetch has predicted taken
system.cpu01.fetch.rate                      0.365753                       # Number of inst fetches per cycle
system.cpu01.fetch.rateDist::samples         25326823                       # Number of instructions fetched each cycle (Total)
system.cpu01.fetch.rateDist::mean            0.657103                       # Number of instructions fetched each cycle (Total)
system.cpu01.fetch.rateDist::stdev           1.947495                       # Number of instructions fetched each cycle (Total)
system.cpu01.fetch.rateDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu01.fetch.rateDist::0               21972801     86.76%     86.76% # Number of instructions fetched each cycle (Total)
system.cpu01.fetch.rateDist::1                 602415      2.38%     89.14% # Number of instructions fetched each cycle (Total)
system.cpu01.fetch.rateDist::2                    919      0.00%     89.14% # Number of instructions fetched each cycle (Total)
system.cpu01.fetch.rateDist::3                 668265      2.64%     91.78% # Number of instructions fetched each cycle (Total)
system.cpu01.fetch.rateDist::4                 408198      1.61%     93.39% # Number of instructions fetched each cycle (Total)
system.cpu01.fetch.rateDist::5                 265042      1.05%     94.44% # Number of instructions fetched each cycle (Total)
system.cpu01.fetch.rateDist::6                    530      0.00%     94.44% # Number of instructions fetched each cycle (Total)
system.cpu01.fetch.rateDist::7                 197123      0.78%     95.22% # Number of instructions fetched each cycle (Total)
system.cpu01.fetch.rateDist::8                1211530      4.78%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu01.fetch.rateDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu01.fetch.rateDist::min_value              0                       # Number of instructions fetched each cycle (Total)
system.cpu01.fetch.rateDist::max_value              8                       # Number of instructions fetched each cycle (Total)
system.cpu01.fetch.rateDist::total           25326823                       # Number of instructions fetched each cycle (Total)
system.cpu01.fp_regfile_reads                 5767269                       # number of floating regfile reads
system.cpu01.fp_regfile_writes                3145857                       # number of floating regfile writes
system.cpu01.idleCycles                         15888                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu01.iew.branchMispredicts                913                       # Number of branch mispredicts detected at execute
system.cpu01.iew.exec_branches                2157879                       # Number of branches executed
system.cpu01.iew.exec_nop                           0                       # number of nop insts executed
system.cpu01.iew.exec_rate                   0.852947                       # Inst execution rate
system.cpu01.iew.exec_refs                    6465127                       # number of memory reference insts executed
system.cpu01.iew.exec_stores                     2597                       # Number of stores executed
system.cpu01.iew.exec_swp                           0                       # number of swp insts executed
system.cpu01.iew.iewBlockCycles              19625626                       # Number of cycles IEW is blocking
system.cpu01.iew.iewDispLoadInsts             1477635                       # Number of dispatched load instructions
system.cpu01.iew.iewDispNonSpecInsts              654                       # Number of dispatched non-speculative instructions
system.cpu01.iew.iewDispSquashedInsts              17                       # Number of squashed instructions skipped by dispatch
system.cpu01.iew.iewDispStoreInsts               3058                       # Number of dispatched store instructions
system.cpu01.iew.iewDispatchedInsts          16635347                       # Number of instructions dispatched to IQ
system.cpu01.iew.iewExecLoadInsts             6462530                       # Number of load instructions executed
system.cpu01.iew.iewExecSquashedInsts             684                       # Number of squashed instructions skipped in execute
system.cpu01.iew.iewExecutedInsts            21616001                       # Number of executed instructions
system.cpu01.iew.iewIQFullEvents                  622                       # Number of times the IQ has become full, causing a stall
system.cpu01.iew.iewIdleCycles                      0                       # Number of cycles IEW is idle
system.cpu01.iew.iewLSQFullEvents                   0                       # Number of times the LSQ has become full, causing a stall
system.cpu01.iew.iewSquashCycles                  808                       # Number of cycles IEW is squashing
system.cpu01.iew.iewUnblockCycles               67093                       # Number of cycles IEW is unblocking
system.cpu01.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu01.iew.lsq.thread0.cacheBlocked      1050760                       # Number of times an access to memory failed due to the cache being blocked
system.cpu01.iew.lsq.thread0.forwLoads           1104                       # Number of loads that had data forwarded from stores
system.cpu01.iew.lsq.thread0.ignoredResponses            1                       # Number of memory responses ignored because the instruction is squashed
system.cpu01.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu01.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu01.iew.lsq.thread0.memOrderViolation            2                       # Number of memory ordering violations
system.cpu01.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu01.iew.lsq.thread0.squashedLoads         1539                       # Number of loads squashed
system.cpu01.iew.lsq.thread0.squashedStores          686                       # Number of stores squashed
system.cpu01.iew.memOrderViolationEvents            2                       # Number of memory order violations
system.cpu01.iew.predictedNotTakenIncorrect          808                       # Number of branches that were predicted not taken incorrectly
system.cpu01.iew.predictedTakenIncorrect          105                       # Number of branches that were predicted taken incorrectly
system.cpu01.iew.wb_consumers                18067802                       # num instructions consuming a value
system.cpu01.iew.wb_count                    16629393                       # cumulative count of insts written-back
system.cpu01.iew.wb_fanout                   0.722709                       # average fanout of values written-back
system.cpu01.iew.wb_producers                13057757                       # num instructions producing a value
system.cpu01.iew.wb_rate                     0.656181                       # insts written-back per cycle
system.cpu01.iew.wb_sent                     16629984                       # cumulative count of insts sent to commit
system.cpu01.int_regfile_reads               24518600                       # number of integer regfile reads
system.cpu01.int_regfile_writes              10376062                       # number of integer regfile writes
system.cpu01.interrupts.pwrStateResidencyTicks::UNDEFINED 2842138133883                       # Cumulative time (in ticks) in various power states
system.cpu01.ipc                             0.365308                       # IPC: Instructions Per Cycle
system.cpu01.ipc_total                       0.365308                       # IPC: Total IPC of All Threads
system.cpu01.iq.FU_type_0::No_OpClass            1305      0.01%      0.01% # Type of FU issued
system.cpu01.iq.FU_type_0::IntAlu            13052859     60.38%     60.39% # Type of FU issued
system.cpu01.iq.FU_type_0::IntMult                  5      0.00%     60.39% # Type of FU issued
system.cpu01.iq.FU_type_0::IntDiv                   7      0.00%     60.39% # Type of FU issued
system.cpu01.iq.FU_type_0::FloatAdd                23      0.00%     60.39% # Type of FU issued
system.cpu01.iq.FU_type_0::FloatCmp                 0      0.00%     60.39% # Type of FU issued
system.cpu01.iq.FU_type_0::FloatCvt                 0      0.00%     60.39% # Type of FU issued
system.cpu01.iq.FU_type_0::FloatMult                0      0.00%     60.39% # Type of FU issued
system.cpu01.iq.FU_type_0::FloatMultAcc             0      0.00%     60.39% # Type of FU issued
system.cpu01.iq.FU_type_0::FloatDiv                 0      0.00%     60.39% # Type of FU issued
system.cpu01.iq.FU_type_0::FloatMisc                0      0.00%     60.39% # Type of FU issued
system.cpu01.iq.FU_type_0::FloatSqrt                0      0.00%     60.39% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdAdd                  0      0.00%     60.39% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdAddAcc               0      0.00%     60.39% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdAlu            1572878      7.28%     67.67% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdCmp                  0      0.00%     67.67% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdCvt             524292      2.43%     70.09% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdMisc                 4      0.00%     70.09% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdMult                 0      0.00%     70.09% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdMultAcc              0      0.00%     70.09% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdShift                8      0.00%     70.09% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdShiftAcc             0      0.00%     70.09% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdDiv                  0      0.00%     70.09% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdSqrt                 0      0.00%     70.09% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdFloatAdd             0      0.00%     70.09% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdFloatAlu             0      0.00%     70.09% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdFloatCmp             0      0.00%     70.09% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdFloatCvt             0      0.00%     70.09% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdFloatDiv             0      0.00%     70.09% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdFloatMisc            0      0.00%     70.09% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdFloatMult            0      0.00%     70.09% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     70.09% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdFloatSqrt            0      0.00%     70.09% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdReduceAdd            0      0.00%     70.09% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdReduceAlu            0      0.00%     70.09% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdReduceCmp            0      0.00%     70.09% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     70.09% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     70.09% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdAes                  0      0.00%     70.09% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdAesMix               0      0.00%     70.09% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdSha1Hash             0      0.00%     70.09% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdSha1Hash2            0      0.00%     70.09% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdSha256Hash            0      0.00%     70.09% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdSha256Hash2            0      0.00%     70.09% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdShaSigma2            0      0.00%     70.09% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdShaSigma3            0      0.00%     70.09% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdPredAlu              0      0.00%     70.09% # Type of FU issued
system.cpu01.iq.FU_type_0::MemRead             957662      4.43%     74.52% # Type of FU issued
system.cpu01.iq.FU_type_0::MemWrite              2641      0.01%     74.53% # Type of FU issued
system.cpu01.iq.FU_type_0::FloatMemRead       5504992     25.47%    100.00% # Type of FU issued
system.cpu01.iq.FU_type_0::FloatMemWrite            9      0.00%    100.00% # Type of FU issued
system.cpu01.iq.FU_type_0::IprAccess                0      0.00%    100.00% # Type of FU issued
system.cpu01.iq.FU_type_0::InstPrefetch             0      0.00%    100.00% # Type of FU issued
system.cpu01.iq.FU_type_0::total             21616685                       # Type of FU issued
system.cpu01.iq.fp_alu_accesses               8912934                       # Number of floating point alu accesses
system.cpu01.iq.fp_inst_queue_reads          17039447                       # Number of floating instruction queue reads
system.cpu01.iq.fp_inst_queue_wakeup_accesses      3145812                       # Number of floating instruction queue wakeup accesses
system.cpu01.iq.fp_inst_queue_writes          3145979                       # Number of floating instruction queue writes
system.cpu01.iq.fu_busy_cnt                    791380                       # FU busy when requested
system.cpu01.iq.fu_busy_rate                 0.036610                       # FU busy rate (busy events/executed inst)
system.cpu01.iq.fu_full::No_OpClass                 0      0.00%      0.00% # attempts to use FU when none available
system.cpu01.iq.fu_full::IntAlu                  3567      0.45%      0.45% # attempts to use FU when none available
system.cpu01.iq.fu_full::IntMult                    0      0.00%      0.45% # attempts to use FU when none available
system.cpu01.iq.fu_full::IntDiv                     0      0.00%      0.45% # attempts to use FU when none available
system.cpu01.iq.fu_full::FloatAdd                   0      0.00%      0.45% # attempts to use FU when none available
system.cpu01.iq.fu_full::FloatCmp                   0      0.00%      0.45% # attempts to use FU when none available
system.cpu01.iq.fu_full::FloatCvt                   0      0.00%      0.45% # attempts to use FU when none available
system.cpu01.iq.fu_full::FloatMult                  0      0.00%      0.45% # attempts to use FU when none available
system.cpu01.iq.fu_full::FloatMultAcc               0      0.00%      0.45% # attempts to use FU when none available
system.cpu01.iq.fu_full::FloatDiv                   0      0.00%      0.45% # attempts to use FU when none available
system.cpu01.iq.fu_full::FloatMisc                  0      0.00%      0.45% # attempts to use FU when none available
system.cpu01.iq.fu_full::FloatSqrt                  0      0.00%      0.45% # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdAdd                    0      0.00%      0.45% # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdAddAcc                 0      0.00%      0.45% # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdAlu                    0      0.00%      0.45% # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdCmp                    0      0.00%      0.45% # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdCvt                    0      0.00%      0.45% # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdMisc                   0      0.00%      0.45% # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdMult                   0      0.00%      0.45% # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdMultAcc                0      0.00%      0.45% # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdShift                  0      0.00%      0.45% # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdShiftAcc               0      0.00%      0.45% # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdDiv                    0      0.00%      0.45% # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdSqrt                   0      0.00%      0.45% # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdFloatAdd               0      0.00%      0.45% # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdFloatAlu               0      0.00%      0.45% # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdFloatCmp               0      0.00%      0.45% # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdFloatCvt               0      0.00%      0.45% # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdFloatDiv               0      0.00%      0.45% # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdFloatMisc              0      0.00%      0.45% # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdFloatMult              0      0.00%      0.45% # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdFloatMultAcc            0      0.00%      0.45% # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdFloatSqrt              0      0.00%      0.45% # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdReduceAdd              0      0.00%      0.45% # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdReduceAlu              0      0.00%      0.45% # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdReduceCmp              0      0.00%      0.45% # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdFloatReduceAdd            0      0.00%      0.45% # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdFloatReduceCmp            0      0.00%      0.45% # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdAes                    0      0.00%      0.45% # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdAesMix                 0      0.00%      0.45% # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdSha1Hash               0      0.00%      0.45% # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdSha1Hash2              0      0.00%      0.45% # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdSha256Hash             0      0.00%      0.45% # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdSha256Hash2            0      0.00%      0.45% # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdShaSigma2              0      0.00%      0.45% # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdShaSigma3              0      0.00%      0.45% # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdPredAlu                0      0.00%      0.45% # attempts to use FU when none available
system.cpu01.iq.fu_full::MemRead                  833      0.11%      0.56% # attempts to use FU when none available
system.cpu01.iq.fu_full::MemWrite                 557      0.07%      0.63% # attempts to use FU when none available
system.cpu01.iq.fu_full::FloatMemRead          786423     99.37%    100.00% # attempts to use FU when none available
system.cpu01.iq.fu_full::FloatMemWrite              0      0.00%    100.00% # attempts to use FU when none available
system.cpu01.iq.fu_full::IprAccess                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu01.iq.fu_full::InstPrefetch               0      0.00%    100.00% # attempts to use FU when none available
system.cpu01.iq.int_alu_accesses             13493826                       # Number of integer alu accesses
system.cpu01.iq.int_inst_queue_reads         52312447                       # Number of integer instruction queue reads
system.cpu01.iq.int_inst_queue_wakeup_accesses     13483581                       # Number of integer instruction queue wakeup accesses
system.cpu01.iq.int_inst_queue_writes        13502620                       # Number of integer instruction queue writes
system.cpu01.iq.iqInstsAdded                 16633451                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu01.iq.iqInstsIssued                21616685                       # Number of instructions issued
system.cpu01.iq.iqNonSpecInstsAdded              1896                       # Number of non-speculative instructions added to the IQ
system.cpu01.iq.iqSquashedInstsExamined         13250                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu01.iq.iqSquashedInstsIssued             321                       # Number of squashed instructions issued
system.cpu01.iq.iqSquashedNonSpecRemoved          205                       # Number of squashed non-spec instructions that were removed
system.cpu01.iq.iqSquashedOperandsExamined        17280                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu01.iq.issued_per_cycle::samples     25326823                       # Number of insts issued each cycle
system.cpu01.iq.issued_per_cycle::mean       0.853510                       # Number of insts issued each cycle
system.cpu01.iq.issued_per_cycle::stdev      2.001415                       # Number of insts issued each cycle
system.cpu01.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu01.iq.issued_per_cycle::0          20118240     79.43%     79.43% # Number of insts issued each cycle
system.cpu01.iq.issued_per_cycle::1            869269      3.43%     82.87% # Number of insts issued each cycle
system.cpu01.iq.issued_per_cycle::2           1273040      5.03%     87.89% # Number of insts issued each cycle
system.cpu01.iq.issued_per_cycle::3            133920      0.53%     88.42% # Number of insts issued each cycle
system.cpu01.iq.issued_per_cycle::4            460337      1.82%     90.24% # Number of insts issued each cycle
system.cpu01.iq.issued_per_cycle::5            605927      2.39%     92.63% # Number of insts issued each cycle
system.cpu01.iq.issued_per_cycle::6            396323      1.56%     94.20% # Number of insts issued each cycle
system.cpu01.iq.issued_per_cycle::7           1207481      4.77%     98.96% # Number of insts issued each cycle
system.cpu01.iq.issued_per_cycle::8            262286      1.04%    100.00% # Number of insts issued each cycle
system.cpu01.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu01.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu01.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu01.iq.issued_per_cycle::total      25326823                       # Number of insts issued each cycle
system.cpu01.iq.rate                         0.852974                       # Inst issue rate
system.cpu01.iq.vec_alu_accesses                    0                       # Number of vector alu accesses
system.cpu01.iq.vec_inst_queue_reads                0                       # Number of vector instruction queue reads
system.cpu01.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu01.iq.vec_inst_queue_writes               0                       # Number of vector instruction queue writes
system.cpu01.itb.rdAccesses                         0                       # TLB accesses on read requests
system.cpu01.itb.rdMisses                           0                       # TLB misses on read requests
system.cpu01.itb.walker.pwrStateResidencyTicks::UNDEFINED 2842138133883                       # Cumulative time (in ticks) in various power states
system.cpu01.itb.wrAccesses                   1731670                       # TLB accesses on write requests
system.cpu01.itb.wrMisses                         561                       # TLB misses on write requests
system.cpu01.memDep0.conflictingLoads            6334                       # Number of conflicting loads.
system.cpu01.memDep0.conflictingStores           2595                       # Number of conflicting stores.
system.cpu01.memDep0.insertedLoads            1477635                       # Number of loads inserted to the mem dependence unit.
system.cpu01.memDep0.insertedStores              3058                       # Number of stores inserted to the mem dependence unit.
system.cpu01.misc_regfile_reads              10780995                       # number of misc regfile reads
system.cpu01.misc_regfile_writes                    1                       # number of misc regfile writes
system.cpu01.numCycles                       25342711                       # number of cpu cycles simulated
system.cpu01.numPwrStateTransitions                 5                       # Number of power state transitions
system.cpu01.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu01.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu01.pwrStateClkGateDist::samples            3                       # Distribution of time spent in the clock gated state
system.cpu01.pwrStateClkGateDist::mean   479505351885                       # Distribution of time spent in the clock gated state
system.cpu01.pwrStateClkGateDist::stdev  673983491346.094360                       # Distribution of time spent in the clock gated state
system.cpu01.pwrStateClkGateDist::1000-5e+10            1     33.33%     33.33% # Distribution of time spent in the clock gated state
system.cpu01.pwrStateClkGateDist::1.5e+11-2e+11            1     33.33%     66.67% # Distribution of time spent in the clock gated state
system.cpu01.pwrStateClkGateDist::overflows            1     33.33%    100.00% # Distribution of time spent in the clock gated state
system.cpu01.pwrStateClkGateDist::min_value   4218195582                       # Distribution of time spent in the clock gated state
system.cpu01.pwrStateClkGateDist::max_value 1250843913990                       # Distribution of time spent in the clock gated state
system.cpu01.pwrStateClkGateDist::total             3                       # Distribution of time spent in the clock gated state
system.cpu01.pwrStateResidencyTicks::ON  1403622078228                       # Cumulative time (in ticks) in various power states
system.cpu01.pwrStateResidencyTicks::CLK_GATED 1438516055655                       # Cumulative time (in ticks) in various power states
system.cpu01.quiesceCycles                 8496939386                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu01.rename.BlockCycles              20030291                       # Number of cycles rename is blocking
system.cpu01.rename.CommittedMaps            20769889                       # Number of HB maps that are committed
system.cpu01.rename.IQFullEvents               729898                       # Number of times rename has blocked due to IQ full
system.cpu01.rename.IdleCycles                1476556                       # Number of cycles rename is idle
system.cpu01.rename.ROBFullEvents                  85                       # Number of times rename has blocked due to ROB full
system.cpu01.rename.RenameLookups            36918802                       # Number of register rename lookups that rename has made
system.cpu01.rename.RenamedInsts             16637437                       # Number of instructions processed by rename
system.cpu01.rename.RenamedOperands          20786350                       # Number of destination operands rename has renamed
system.cpu01.rename.RunCycles                 2955672                       # Number of cycles rename is running
system.cpu01.rename.SquashCycles                  808                       # Number of cycles rename is squashing
system.cpu01.rename.UnblockCycles              861899                       # Number of cycles rename is unblocking
system.cpu01.rename.UndoneMaps                  16461                       # Number of HB maps that are undone due to squashing
system.cpu01.rename.fp_rename_lookups         5767563                       # Number of floating rename lookups
system.cpu01.rename.int_rename_lookups       14559412                       # Number of integer rename lookups
system.cpu01.rename.serializeStallCycles         1597                       # count of cycles rename stalled for serializing inst
system.cpu01.rename.serializingInsts               36                       # count of serializing insts renamed
system.cpu01.rename.skidInsts                 1987658                       # count of insts added to the skid buffer
system.cpu01.rename.tempSerializingInsts           36                       # count of temporary serializing insts renamed
system.cpu01.rob.rob_reads                   41822495                       # The number of ROB reads
system.cpu01.rob.rob_writes                  33270588                       # The number of ROB writes
system.cpu01.timesIdled                            81                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu02.apic_clk_domain.clock               5328                       # Clock period in ticks
system.cpu02.branchPred.BTBCorrect                  0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu02.branchPred.BTBHitPct            0.000000                       # BTB Hit Percentage
system.cpu02.branchPred.BTBHits                     0                       # Number of BTB hits
system.cpu02.branchPred.BTBLookups            1705158                       # Number of BTB lookups
system.cpu02.branchPred.RASInCorrect               46                       # Number of incorrect RAS predictions.
system.cpu02.branchPred.condIncorrect             251                       # Number of conditional branches incorrect
system.cpu02.branchPred.condPredicted         2182598                       # Number of conditional branches predicted
system.cpu02.branchPred.indirectHits          1221418                       # Number of indirect target hits.
system.cpu02.branchPred.indirectLookups       1705158                       # Number of indirect predictor lookups.
system.cpu02.branchPred.indirectMisses         483740                       # Number of indirect misses.
system.cpu02.branchPred.lookups               2182598                       # Number of BP lookups
system.cpu02.branchPred.usedRAS                   697                       # Number of times the RAS was used to get a target.
system.cpu02.branchPredindirectMispredicted          155                       # Number of mispredicted indirect branches.
system.cpu02.cc_regfile_reads                10904059                       # number of cc regfile reads
system.cpu02.cc_regfile_writes                7325713                       # number of cc regfile writes
system.cpu02.commit.amos                            0                       # Number of atomic instructions committed
system.cpu02.commit.branchMispredicts             795                       # The number of times a branch was mispredicted
system.cpu02.commit.branches                  2180647                       # Number of branches committed
system.cpu02.commit.bw_lim_events              135590                       # number cycles where commit BW limit reached
system.cpu02.commit.commitNonSpecStalls          1687                       # The number of times commit has been forced to stall to communicate backwards
system.cpu02.commit.commitSquashedInsts          9767                       # The number of squashed insts skipped by commit
system.cpu02.commit.committedInsts            9339943                       # Number of instructions committed
system.cpu02.commit.committedOps             16762303                       # Number of ops (including micro ops) committed
system.cpu02.commit.committed_per_cycle::samples     25311675                       # Number of insts commited each cycle
system.cpu02.commit.committed_per_cycle::mean     0.662236                       # Number of insts commited each cycle
system.cpu02.commit.committed_per_cycle::stdev     1.607471                       # Number of insts commited each cycle
system.cpu02.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu02.commit.committed_per_cycle::0     20427689     80.70%     80.70% # Number of insts commited each cycle
system.cpu02.commit.committed_per_cycle::1      1301286      5.14%     85.85% # Number of insts commited each cycle
system.cpu02.commit.committed_per_cycle::2          725      0.00%     85.85% # Number of insts commited each cycle
system.cpu02.commit.committed_per_cycle::3      1493727      5.90%     91.75% # Number of insts commited each cycle
system.cpu02.commit.committed_per_cycle::4       943288      3.73%     95.48% # Number of insts commited each cycle
system.cpu02.commit.committed_per_cycle::5       406880      1.61%     97.08% # Number of insts commited each cycle
system.cpu02.commit.committed_per_cycle::6       131316      0.52%     97.60% # Number of insts commited each cycle
system.cpu02.commit.committed_per_cycle::7       471174      1.86%     99.46% # Number of insts commited each cycle
system.cpu02.commit.committed_per_cycle::8       135590      0.54%    100.00% # Number of insts commited each cycle
system.cpu02.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu02.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu02.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu02.commit.committed_per_cycle::total     25311675                       # Number of insts commited each cycle
system.cpu02.commit.fp_insts                  3145787                       # Number of committed floating point instructions.
system.cpu02.commit.function_calls                596                       # Number of function calls committed.
system.cpu02.commit.int_insts                13182464                       # Number of committed integer instructions.
system.cpu02.commit.loads                     1487812                       # Number of loads committed
system.cpu02.commit.membars                      1122                       # Number of memory barriers committed
system.cpu02.commit.op_class_0::No_OpClass          561      0.00%      0.00% # Class of committed instruction
system.cpu02.commit.op_class_0::IntAlu       13174390     78.60%     78.60% # Class of committed instruction
system.cpu02.commit.op_class_0::IntMult             1      0.00%     78.60% # Class of committed instruction
system.cpu02.commit.op_class_0::IntDiv              7      0.00%     78.60% # Class of committed instruction
system.cpu02.commit.op_class_0::FloatAdd            1      0.00%     78.60% # Class of committed instruction
system.cpu02.commit.op_class_0::FloatCmp            0      0.00%     78.60% # Class of committed instruction
system.cpu02.commit.op_class_0::FloatCvt            0      0.00%     78.60% # Class of committed instruction
system.cpu02.commit.op_class_0::FloatMult            0      0.00%     78.60% # Class of committed instruction
system.cpu02.commit.op_class_0::FloatMultAcc            0      0.00%     78.60% # Class of committed instruction
system.cpu02.commit.op_class_0::FloatDiv            0      0.00%     78.60% # Class of committed instruction
system.cpu02.commit.op_class_0::FloatMisc            0      0.00%     78.60% # Class of committed instruction
system.cpu02.commit.op_class_0::FloatSqrt            0      0.00%     78.60% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdAdd             0      0.00%     78.60% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdAddAcc            0      0.00%     78.60% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdAlu       1572878      9.38%     87.98% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdCmp             0      0.00%     87.98% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdCvt        524292      3.13%     91.11% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdMisc            4      0.00%     91.11% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdMult            0      0.00%     91.11% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdMultAcc            0      0.00%     91.11% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdShift            6      0.00%     91.11% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdShiftAcc            0      0.00%     91.11% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdDiv             0      0.00%     91.11% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdSqrt            0      0.00%     91.11% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdFloatAdd            0      0.00%     91.11% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdFloatAlu            0      0.00%     91.11% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdFloatCmp            0      0.00%     91.11% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdFloatCvt            0      0.00%     91.11% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdFloatDiv            0      0.00%     91.11% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdFloatMisc            0      0.00%     91.11% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdFloatMult            0      0.00%     91.11% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdFloatMultAcc            0      0.00%     91.11% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdFloatSqrt            0      0.00%     91.11% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdReduceAdd            0      0.00%     91.11% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdReduceAlu            0      0.00%     91.11% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdReduceCmp            0      0.00%     91.11% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     91.11% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     91.11% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdAes             0      0.00%     91.11% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdAesMix            0      0.00%     91.11% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdSha1Hash            0      0.00%     91.11% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdSha1Hash2            0      0.00%     91.11% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdSha256Hash            0      0.00%     91.11% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdSha256Hash2            0      0.00%     91.11% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdShaSigma2            0      0.00%     91.11% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdShaSigma3            0      0.00%     91.11% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdPredAlu            0      0.00%     91.11% # Class of committed instruction
system.cpu02.commit.op_class_0::MemRead        963515      5.75%     96.86% # Class of committed instruction
system.cpu02.commit.op_class_0::MemWrite         2343      0.01%     96.87% # Class of committed instruction
system.cpu02.commit.op_class_0::FloatMemRead       524297      3.13%    100.00% # Class of committed instruction
system.cpu02.commit.op_class_0::FloatMemWrite            8      0.00%    100.00% # Class of committed instruction
system.cpu02.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu02.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu02.commit.op_class_0::total        16762303                       # Class of committed instruction
system.cpu02.commit.refs                      1490163                       # Number of memory references committed
system.cpu02.commit.swp_count                       0                       # Number of s/w prefetches committed
system.cpu02.commit.vec_insts                       0                       # Number of committed Vector instructions.
system.cpu02.committedInsts                   9339943                       # Number of Instructions Simulated
system.cpu02.committedOps                    16762303                       # Number of Ops (including micro ops) Simulated
system.cpu02.cpi                             2.712821                       # CPI: Cycles Per Instruction
system.cpu02.cpi_total                       2.712821                       # CPI: Total CPI of All Threads
system.cpu02.decode.BlockedCycles            20748525                       # Number of cycles decode is blocked
system.cpu02.decode.DecodedInsts             16775646                       # Number of instructions handled by decode
system.cpu02.decode.IdleCycles                1372833                       # Number of cycles decode is idle
system.cpu02.decode.RunCycles                 2925683                       # Number of cycles decode is running
system.cpu02.decode.SquashCycles                  806                       # Number of cycles decode is squashing
system.cpu02.decode.UnblockCycles              265774                       # Number of cycles decode is unblocking
system.cpu02.dtb.rdAccesses                   1488390                       # TLB accesses on read requests
system.cpu02.dtb.rdMisses                        1624                       # TLB misses on read requests
system.cpu02.dtb.walker.pwrStateResidencyTicks::UNDEFINED 2842138133883                       # Cumulative time (in ticks) in various power states
system.cpu02.dtb.wrAccesses                      2559                       # TLB accesses on write requests
system.cpu02.dtb.wrMisses                           6                       # TLB misses on write requests
system.cpu02.fetch.Branches                   2182598                       # Number of branches that fetch encountered
system.cpu02.fetch.CacheLines                 1759685                       # Number of cache lines fetched
system.cpu02.fetch.Cycles                    23543318                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu02.fetch.IcacheSquashes                  66                       # Number of outstanding Icache misses that were squashed
system.cpu02.fetch.IcacheWaitRetryStallCycles          557                       # Number of stall cycles due to full MSHR
system.cpu02.fetch.Insts                      9349010                       # Number of instructions fetch has processed
system.cpu02.fetch.MiscStallCycles               2660                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu02.fetch.PendingTrapStallCycles         3770                       # Number of stall cycles due to pending traps
system.cpu02.fetch.SquashCycles                  1612                       # Number of cycles fetch has spent squashing
system.cpu02.fetch.branchRate                0.086141                       # Number of branch fetches per cycle
system.cpu02.fetch.icacheStallCycles          1762510                       # Number of cycles fetch is stalled on an Icache miss
system.cpu02.fetch.predictedBranches          1222115                       # Number of branches that fetch has predicted taken
system.cpu02.fetch.rate                      0.368978                       # Number of inst fetches per cycle
system.cpu02.fetch.rateDist::samples         25313621                       # Number of instructions fetched each cycle (Total)
system.cpu02.fetch.rateDist::mean            0.662821                       # Number of instructions fetched each cycle (Total)
system.cpu02.fetch.rateDist::stdev           1.964982                       # Number of instructions fetched each cycle (Total)
system.cpu02.fetch.rateDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu02.fetch.rateDist::0               21922460     86.60%     86.60% # Number of instructions fetched each cycle (Total)
system.cpu02.fetch.rateDist::1                 682283      2.70%     89.30% # Number of instructions fetched each cycle (Total)
system.cpu02.fetch.rateDist::2                    892      0.00%     89.30% # Number of instructions fetched each cycle (Total)
system.cpu02.fetch.rateDist::3                 617060      2.44%     91.74% # Number of instructions fetched each cycle (Total)
system.cpu02.fetch.rateDist::4                 405962      1.60%     93.34% # Number of instructions fetched each cycle (Total)
system.cpu02.fetch.rateDist::5                 198926      0.79%     94.13% # Number of instructions fetched each cycle (Total)
system.cpu02.fetch.rateDist::6                    497      0.00%     94.13% # Number of instructions fetched each cycle (Total)
system.cpu02.fetch.rateDist::7                 262638      1.04%     95.17% # Number of instructions fetched each cycle (Total)
system.cpu02.fetch.rateDist::8                1222903      4.83%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu02.fetch.rateDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu02.fetch.rateDist::min_value              0                       # Number of instructions fetched each cycle (Total)
system.cpu02.fetch.rateDist::max_value              8                       # Number of instructions fetched each cycle (Total)
system.cpu02.fetch.rateDist::total           25313621                       # Number of instructions fetched each cycle (Total)
system.cpu02.fp_regfile_reads                 5767268                       # number of floating regfile reads
system.cpu02.fp_regfile_writes                3145857                       # number of floating regfile writes
system.cpu02.idleCycles                         23969                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu02.iew.branchMispredicts                893                       # Number of branch mispredicts detected at execute
system.cpu02.iew.exec_branches                2181154                       # Number of branches executed
system.cpu02.iew.exec_nop                           0                       # number of nop insts executed
system.cpu02.iew.exec_rate                   0.850795                       # Inst execution rate
system.cpu02.iew.exec_refs                    6279472                       # number of memory reference insts executed
system.cpu02.iew.exec_stores                     2559                       # Number of stores executed
system.cpu02.iew.exec_swp                           0                       # number of swp insts executed
system.cpu02.iew.iewBlockCycles              19481753                       # Number of cycles IEW is blocking
system.cpu02.iew.iewDispLoadInsts             1489017                       # Number of dispatched load instructions
system.cpu02.iew.iewDispNonSpecInsts              639                       # Number of dispatched non-speculative instructions
system.cpu02.iew.iewDispSquashedInsts              18                       # Number of squashed instructions skipped by dispatch
system.cpu02.iew.iewDispStoreInsts               2971                       # Number of dispatched store instructions
system.cpu02.iew.iewDispatchedInsts          16772631                       # Number of instructions dispatched to IQ
system.cpu02.iew.iewExecLoadInsts             6276913                       # Number of load instructions executed
system.cpu02.iew.iewExecSquashedInsts             538                       # Number of squashed instructions skipped in execute
system.cpu02.iew.iewExecutedInsts            21557104                       # Number of executed instructions
system.cpu02.iew.iewIQFullEvents                  614                       # Number of times the IQ has become full, causing a stall
system.cpu02.iew.iewIdleCycles                      0                       # Number of cycles IEW is idle
system.cpu02.iew.iewLSQFullEvents                   0                       # Number of times the LSQ has become full, causing a stall
system.cpu02.iew.iewSquashCycles                  806                       # Number of cycles IEW is squashing
system.cpu02.iew.iewUnblockCycles               67076                       # Number of cycles IEW is unblocking
system.cpu02.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu02.iew.lsq.thread0.cacheBlocked       985089                       # Number of times an access to memory failed due to the cache being blocked
system.cpu02.iew.lsq.thread0.forwLoads           1111                       # Number of loads that had data forwarded from stores
system.cpu02.iew.lsq.thread0.ignoredResponses            2                       # Number of memory responses ignored because the instruction is squashed
system.cpu02.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu02.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu02.iew.lsq.thread0.memOrderViolation            3                       # Number of memory ordering violations
system.cpu02.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu02.iew.lsq.thread0.squashedLoads         1205                       # Number of loads squashed
system.cpu02.iew.lsq.thread0.squashedStores          620                       # Number of stores squashed
system.cpu02.iew.memOrderViolationEvents            3                       # Number of memory order violations
system.cpu02.iew.predictedNotTakenIncorrect          814                       # Number of branches that were predicted not taken incorrectly
system.cpu02.iew.predictedTakenIncorrect           79                       # Number of branches that were predicted taken incorrectly
system.cpu02.iew.wb_consumers                18257339                       # num instructions consuming a value
system.cpu02.iew.wb_count                    16767738                       # cumulative count of insts written-back
system.cpu02.iew.wb_fanout                   0.720879                       # average fanout of values written-back
system.cpu02.iew.wb_producers                13161340                       # num instructions producing a value
system.cpu02.iew.wb_rate                     0.661773                       # insts written-back per cycle
system.cpu02.iew.wb_sent                     16768356                       # cumulative count of insts sent to commit
system.cpu02.int_regfile_reads               24263258                       # number of integer regfile reads
system.cpu02.int_regfile_writes              10479593                       # number of integer regfile writes
system.cpu02.interrupts.pwrStateResidencyTicks::UNDEFINED 2842138133883                       # Cumulative time (in ticks) in various power states
system.cpu02.ipc                             0.368620                       # IPC: Instructions Per Cycle
system.cpu02.ipc_total                       0.368620                       # IPC: Total IPC of All Threads
system.cpu02.iq.FU_type_0::No_OpClass            1319      0.01%      0.01% # Type of FU issued
system.cpu02.iq.FU_type_0::IntAlu            13179505     61.14%     61.14% # Type of FU issued
system.cpu02.iq.FU_type_0::IntMult                  3      0.00%     61.14% # Type of FU issued
system.cpu02.iq.FU_type_0::IntDiv                   7      0.00%     61.14% # Type of FU issued
system.cpu02.iq.FU_type_0::FloatAdd                23      0.00%     61.14% # Type of FU issued
system.cpu02.iq.FU_type_0::FloatCmp                 0      0.00%     61.14% # Type of FU issued
system.cpu02.iq.FU_type_0::FloatCvt                 0      0.00%     61.14% # Type of FU issued
system.cpu02.iq.FU_type_0::FloatMult                0      0.00%     61.14% # Type of FU issued
system.cpu02.iq.FU_type_0::FloatMultAcc             0      0.00%     61.14% # Type of FU issued
system.cpu02.iq.FU_type_0::FloatDiv                 0      0.00%     61.14% # Type of FU issued
system.cpu02.iq.FU_type_0::FloatMisc                0      0.00%     61.14% # Type of FU issued
system.cpu02.iq.FU_type_0::FloatSqrt                0      0.00%     61.14% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdAdd                  0      0.00%     61.14% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdAddAcc               0      0.00%     61.14% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdAlu            1572878      7.30%     68.44% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdCmp                  0      0.00%     68.44% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdCvt             524292      2.43%     70.87% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdMisc                 4      0.00%     70.87% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdMult                 0      0.00%     70.87% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdMultAcc              0      0.00%     70.87% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdShift                8      0.00%     70.87% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdShiftAcc             0      0.00%     70.87% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdDiv                  0      0.00%     70.87% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdSqrt                 0      0.00%     70.87% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdFloatAdd             0      0.00%     70.87% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdFloatAlu             0      0.00%     70.87% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdFloatCmp             0      0.00%     70.87% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdFloatCvt             0      0.00%     70.87% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdFloatDiv             0      0.00%     70.87% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdFloatMisc            0      0.00%     70.87% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdFloatMult            0      0.00%     70.87% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     70.87% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdFloatSqrt            0      0.00%     70.87% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdReduceAdd            0      0.00%     70.87% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdReduceAlu            0      0.00%     70.87% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdReduceCmp            0      0.00%     70.87% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     70.87% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     70.87% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdAes                  0      0.00%     70.87% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdAesMix               0      0.00%     70.87% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdSha1Hash             0      0.00%     70.87% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdSha1Hash2            0      0.00%     70.87% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdSha256Hash            0      0.00%     70.87% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdSha256Hash2            0      0.00%     70.87% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdShaSigma2            0      0.00%     70.87% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdShaSigma3            0      0.00%     70.87% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdPredAlu              0      0.00%     70.87% # Type of FU issued
system.cpu02.iq.FU_type_0::MemRead             968679      4.49%     75.36% # Type of FU issued
system.cpu02.iq.FU_type_0::MemWrite              2588      0.01%     75.38% # Type of FU issued
system.cpu02.iq.FU_type_0::FloatMemRead       5308327     24.62%    100.00% # Type of FU issued
system.cpu02.iq.FU_type_0::FloatMemWrite            9      0.00%    100.00% # Type of FU issued
system.cpu02.iq.FU_type_0::IprAccess                0      0.00%    100.00% # Type of FU issued
system.cpu02.iq.FU_type_0::InstPrefetch             0      0.00%    100.00% # Type of FU issued
system.cpu02.iq.FU_type_0::total             21557642                       # Type of FU issued
system.cpu02.iq.fp_alu_accesses               8847312                       # Number of floating point alu accesses
system.cpu02.iq.fp_inst_queue_reads          16777160                       # Number of floating instruction queue reads
system.cpu02.iq.fp_inst_queue_wakeup_accesses      3145811                       # Number of floating instruction queue wakeup accesses
system.cpu02.iq.fp_inst_queue_writes          3145979                       # Number of floating instruction queue writes
system.cpu02.iq.fu_busy_cnt                    921402                       # FU busy when requested
system.cpu02.iq.fu_busy_rate                 0.042741                       # FU busy rate (busy events/executed inst)
system.cpu02.iq.fu_full::No_OpClass                 0      0.00%      0.00% # attempts to use FU when none available
system.cpu02.iq.fu_full::IntAlu                  2652      0.29%      0.29% # attempts to use FU when none available
system.cpu02.iq.fu_full::IntMult                    0      0.00%      0.29% # attempts to use FU when none available
system.cpu02.iq.fu_full::IntDiv                     0      0.00%      0.29% # attempts to use FU when none available
system.cpu02.iq.fu_full::FloatAdd                   0      0.00%      0.29% # attempts to use FU when none available
system.cpu02.iq.fu_full::FloatCmp                   0      0.00%      0.29% # attempts to use FU when none available
system.cpu02.iq.fu_full::FloatCvt                   0      0.00%      0.29% # attempts to use FU when none available
system.cpu02.iq.fu_full::FloatMult                  0      0.00%      0.29% # attempts to use FU when none available
system.cpu02.iq.fu_full::FloatMultAcc               0      0.00%      0.29% # attempts to use FU when none available
system.cpu02.iq.fu_full::FloatDiv                   0      0.00%      0.29% # attempts to use FU when none available
system.cpu02.iq.fu_full::FloatMisc                  0      0.00%      0.29% # attempts to use FU when none available
system.cpu02.iq.fu_full::FloatSqrt                  0      0.00%      0.29% # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdAdd                    0      0.00%      0.29% # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdAddAcc                 0      0.00%      0.29% # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdAlu                    0      0.00%      0.29% # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdCmp                    0      0.00%      0.29% # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdCvt                    0      0.00%      0.29% # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdMisc                   0      0.00%      0.29% # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdMult                   0      0.00%      0.29% # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdMultAcc                0      0.00%      0.29% # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdShift                  0      0.00%      0.29% # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdShiftAcc               0      0.00%      0.29% # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdDiv                    0      0.00%      0.29% # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdSqrt                   0      0.00%      0.29% # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdFloatAdd               0      0.00%      0.29% # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdFloatAlu               0      0.00%      0.29% # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdFloatCmp               0      0.00%      0.29% # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdFloatCvt               0      0.00%      0.29% # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdFloatDiv               0      0.00%      0.29% # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdFloatMisc              0      0.00%      0.29% # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdFloatMult              0      0.00%      0.29% # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdFloatMultAcc            0      0.00%      0.29% # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdFloatSqrt              0      0.00%      0.29% # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdReduceAdd              0      0.00%      0.29% # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdReduceAlu              0      0.00%      0.29% # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdReduceCmp              0      0.00%      0.29% # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdFloatReduceAdd            0      0.00%      0.29% # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdFloatReduceCmp            0      0.00%      0.29% # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdAes                    0      0.00%      0.29% # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdAesMix                 0      0.00%      0.29% # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdSha1Hash               0      0.00%      0.29% # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdSha1Hash2              0      0.00%      0.29% # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdSha256Hash             0      0.00%      0.29% # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdSha256Hash2            0      0.00%      0.29% # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdShaSigma2              0      0.00%      0.29% # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdShaSigma3              0      0.00%      0.29% # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdPredAlu                0      0.00%      0.29% # attempts to use FU when none available
system.cpu02.iq.fu_full::MemRead                  728      0.08%      0.37% # attempts to use FU when none available
system.cpu02.iq.fu_full::MemWrite                 556      0.06%      0.43% # attempts to use FU when none available
system.cpu02.iq.fu_full::FloatMemRead          917466     99.57%    100.00% # attempts to use FU when none available
system.cpu02.iq.fu_full::FloatMemWrite              0      0.00%    100.00% # attempts to use FU when none available
system.cpu02.iq.fu_full::IprAccess                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu02.iq.fu_full::InstPrefetch               0      0.00%    100.00% # attempts to use FU when none available
system.cpu02.iq.int_alu_accesses             13630413                       # Number of integer alu accesses
system.cpu02.iq.int_inst_queue_reads         52573307                       # Number of integer instruction queue reads
system.cpu02.iq.int_inst_queue_wakeup_accesses     13621927                       # Number of integer instruction queue wakeup accesses
system.cpu02.iq.int_inst_queue_writes        13636982                       # Number of integer instruction queue writes
system.cpu02.iq.iqInstsAdded                 16770776                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu02.iq.iqInstsIssued                21557642                       # Number of instructions issued
system.cpu02.iq.iqNonSpecInstsAdded              1855                       # Number of non-speculative instructions added to the IQ
system.cpu02.iq.iqSquashedInstsExamined         10327                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu02.iq.iqSquashedInstsIssued             160                       # Number of squashed instructions issued
system.cpu02.iq.iqSquashedNonSpecRemoved          168                       # Number of squashed non-spec instructions that were removed
system.cpu02.iq.iqSquashedOperandsExamined        13919                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu02.iq.issued_per_cycle::samples     25313621                       # Number of insts issued each cycle
system.cpu02.iq.issued_per_cycle::mean       0.851622                       # Number of insts issued each cycle
system.cpu02.iq.issued_per_cycle::stdev      2.005698                       # Number of insts issued each cycle
system.cpu02.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu02.iq.issued_per_cycle::0          20184524     79.74%     79.74% # Number of insts issued each cycle
system.cpu02.iq.issued_per_cycle::1            752494      2.97%     82.71% # Number of insts issued each cycle
system.cpu02.iq.issued_per_cycle::2           1301740      5.14%     87.85% # Number of insts issued each cycle
system.cpu02.iq.issued_per_cycle::3            264893      1.05%     88.90% # Number of insts issued each cycle
system.cpu02.iq.issued_per_cycle::4            263640      1.04%     89.94% # Number of insts issued each cycle
system.cpu02.iq.issued_per_cycle::5            734662      2.90%     92.84% # Number of insts issued each cycle
system.cpu02.iq.issued_per_cycle::6            264801      1.05%     93.89% # Number of insts issued each cycle
system.cpu02.iq.issued_per_cycle::7           1284623      5.07%     98.96% # Number of insts issued each cycle
system.cpu02.iq.issued_per_cycle::8            262244      1.04%    100.00% # Number of insts issued each cycle
system.cpu02.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu02.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu02.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu02.iq.issued_per_cycle::total      25313621                       # Number of insts issued each cycle
system.cpu02.iq.rate                         0.850817                       # Inst issue rate
system.cpu02.iq.vec_alu_accesses                    0                       # Number of vector alu accesses
system.cpu02.iq.vec_inst_queue_reads                0                       # Number of vector instruction queue reads
system.cpu02.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu02.iq.vec_inst_queue_writes               0                       # Number of vector instruction queue writes
system.cpu02.itb.rdAccesses                         0                       # TLB accesses on read requests
system.cpu02.itb.rdMisses                           0                       # TLB misses on read requests
system.cpu02.itb.walker.pwrStateResidencyTicks::UNDEFINED 2842138133883                       # Cumulative time (in ticks) in various power states
system.cpu02.itb.wrAccesses                   1760265                       # TLB accesses on write requests
system.cpu02.itb.wrMisses                         594                       # TLB misses on write requests
system.cpu02.memDep0.conflictingLoads            6265                       # Number of conflicting loads.
system.cpu02.memDep0.conflictingStores           2524                       # Number of conflicting stores.
system.cpu02.memDep0.insertedLoads            1489017                       # Number of loads inserted to the mem dependence unit.
system.cpu02.memDep0.insertedStores              2971                       # Number of stores inserted to the mem dependence unit.
system.cpu02.misc_regfile_reads              10641706                       # number of misc regfile reads
system.cpu02.misc_regfile_writes                    1                       # number of misc regfile writes
system.cpu02.numCycles                       25337590                       # number of cpu cycles simulated
system.cpu02.numPwrStateTransitions                 5                       # Number of power state transitions
system.cpu02.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu02.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu02.pwrStateClkGateDist::samples            3                       # Distribution of time spent in the clock gated state
system.cpu02.pwrStateClkGateDist::mean   479505102024                       # Distribution of time spent in the clock gated state
system.cpu02.pwrStateClkGateDist::stdev  673983577153.102783                       # Distribution of time spent in the clock gated state
system.cpu02.pwrStateClkGateDist::1000-5e+10            1     33.33%     33.33% # Distribution of time spent in the clock gated state
system.cpu02.pwrStateClkGateDist::1.5e+11-2e+11            1     33.33%     66.67% # Distribution of time spent in the clock gated state
system.cpu02.pwrStateClkGateDist::overflows            1     33.33%    100.00% # Distribution of time spent in the clock gated state
system.cpu02.pwrStateClkGateDist::min_value   4218042735                       # Distribution of time spent in the clock gated state
system.cpu02.pwrStateClkGateDist::max_value 1250843788782                       # Distribution of time spent in the clock gated state
system.cpu02.pwrStateClkGateDist::total             3                       # Distribution of time spent in the clock gated state
system.cpu02.pwrStateResidencyTicks::ON  1403622827811                       # Cumulative time (in ticks) in various power states
system.cpu02.pwrStateResidencyTicks::CLK_GATED 1438515306072                       # Cumulative time (in ticks) in various power states
system.cpu02.quiesceCycles                 8496944966                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu02.rename.BlockCycles              19689090                       # Number of cycles rename is blocking
system.cpu02.rename.CommittedMaps            20945293                       # Number of HB maps that are committed
system.cpu02.rename.IQFullEvents               991934                       # Number of times rename has blocked due to IQ full
system.cpu02.rename.IdleCycles                1505341                       # Number of cycles rename is idle
system.cpu02.rename.ROBFullEvents                  57                       # Number of times rename has blocked due to ROB full
system.cpu02.rename.RenameLookups            37228437                       # Number of register rename lookups that rename has made
system.cpu02.rename.RenamedInsts             16774379                       # Number of instructions processed by rename
system.cpu02.rename.RenamedOperands          20958040                       # Number of destination operands rename has renamed
system.cpu02.rename.RunCycles                 3058641                       # Number of cycles rename is running
system.cpu02.rename.SquashCycles                  806                       # Number of cycles rename is squashing
system.cpu02.rename.UnblockCycles             1058364                       # Number of cycles rename is unblocking
system.cpu02.rename.UndoneMaps                  12747                       # Number of HB maps that are undone due to squashing
system.cpu02.rename.fp_rename_lookups         5767563                       # Number of floating rename lookups
system.cpu02.rename.int_rename_lookups       14696395                       # Number of integer rename lookups
system.cpu02.rename.serializeStallCycles         1379                       # count of cycles rename stalled for serializing inst
system.cpu02.rename.serializingInsts               34                       # count of serializing insts renamed
system.cpu02.rename.skidInsts                 1921684                       # count of insts added to the skid buffer
system.cpu02.rename.tempSerializingInsts           34                       # count of temporary serializing insts renamed
system.cpu02.rob.rob_reads                   41948064                       # The number of ROB reads
system.cpu02.rob.rob_writes                  33546088                       # The number of ROB writes
system.cpu02.timesIdled                            61                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu03.apic_clk_domain.clock               5328                       # Clock period in ticks
system.cpu03.branchPred.BTBCorrect                  0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu03.branchPred.BTBHitPct            0.000000                       # BTB Hit Percentage
system.cpu03.branchPred.BTBHits                     0                       # Number of BTB hits
system.cpu03.branchPred.BTBLookups            1673152                       # Number of BTB lookups
system.cpu03.branchPred.RASInCorrect               32                       # Number of incorrect RAS predictions.
system.cpu03.branchPred.condIncorrect             198                       # Number of conditional branches incorrect
system.cpu03.branchPred.condPredicted         2147634                       # Number of conditional branches predicted
system.cpu03.branchPred.indirectHits          1204091                       # Number of indirect target hits.
system.cpu03.branchPred.indirectLookups       1673152                       # Number of indirect predictor lookups.
system.cpu03.branchPred.indirectMisses         469061                       # Number of indirect misses.
system.cpu03.branchPred.lookups               2147634                       # Number of BP lookups
system.cpu03.branchPred.usedRAS                   643                       # Number of times the RAS was used to get a target.
system.cpu03.branchPredindirectMispredicted          130                       # Number of mispredicted indirect branches.
system.cpu03.cc_regfile_reads                10732228                       # number of cc regfile reads
system.cpu03.cc_regfile_writes                7222454                       # number of cc regfile writes
system.cpu03.commit.amos                            0                       # Number of atomic instructions committed
system.cpu03.commit.branchMispredicts             538                       # The number of times a branch was mispredicted
system.cpu03.commit.branches                  2146398                       # Number of branches committed
system.cpu03.commit.bw_lim_events              134530                       # number cycles where commit BW limit reached
system.cpu03.commit.commitNonSpecStalls          1681                       # The number of times commit has been forced to stall to communicate backwards
system.cpu03.commit.commitSquashedInsts          6115                       # The number of squashed insts skipped by commit
system.cpu03.commit.committedInsts            9220077                       # Number of instructions committed
system.cpu03.commit.committedOps             16555542                       # Number of ops (including micro ops) committed
system.cpu03.commit.committed_per_cycle::samples     25313731                       # Number of insts commited each cycle
system.cpu03.commit.committed_per_cycle::mean     0.654014                       # Number of insts commited each cycle
system.cpu03.commit.committed_per_cycle::stdev     1.600898                       # Number of insts commited each cycle
system.cpu03.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu03.commit.committed_per_cycle::0     20502281     80.99%     80.99% # Number of insts commited each cycle
system.cpu03.commit.committed_per_cycle::1      1275722      5.04%     86.03% # Number of insts commited each cycle
system.cpu03.commit.committed_per_cycle::2          678      0.00%     86.04% # Number of insts commited each cycle
system.cpu03.commit.committed_per_cycle::3      1468266      5.80%     91.84% # Number of insts commited each cycle
system.cpu03.commit.committed_per_cycle::4       930540      3.68%     95.51% # Number of insts commited each cycle
system.cpu03.commit.committed_per_cycle::5       402811      1.59%     97.10% # Number of insts commited each cycle
system.cpu03.commit.committed_per_cycle::6       131110      0.52%     97.62% # Number of insts commited each cycle
system.cpu03.commit.committed_per_cycle::7       467793      1.85%     99.47% # Number of insts commited each cycle
system.cpu03.commit.committed_per_cycle::8       134530      0.53%    100.00% # Number of insts commited each cycle
system.cpu03.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu03.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu03.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu03.commit.committed_per_cycle::total     25313731                       # Number of insts commited each cycle
system.cpu03.commit.fp_insts                  3145787                       # Number of committed floating point instructions.
system.cpu03.commit.function_calls                581                       # Number of function calls committed.
system.cpu03.commit.int_insts                12992804                       # Number of committed integer instructions.
system.cpu03.commit.loads                     1470650                       # Number of loads committed
system.cpu03.commit.membars                      1118                       # Number of memory barriers committed
system.cpu03.commit.op_class_0::No_OpClass          560      0.00%      0.00% # Class of committed instruction
system.cpu03.commit.op_class_0::IntAlu       12984818     78.43%     78.44% # Class of committed instruction
system.cpu03.commit.op_class_0::IntMult             1      0.00%     78.44% # Class of committed instruction
system.cpu03.commit.op_class_0::IntDiv              7      0.00%     78.44% # Class of committed instruction
system.cpu03.commit.op_class_0::FloatAdd            1      0.00%     78.44% # Class of committed instruction
system.cpu03.commit.op_class_0::FloatCmp            0      0.00%     78.44% # Class of committed instruction
system.cpu03.commit.op_class_0::FloatCvt            0      0.00%     78.44% # Class of committed instruction
system.cpu03.commit.op_class_0::FloatMult            0      0.00%     78.44% # Class of committed instruction
system.cpu03.commit.op_class_0::FloatMultAcc            0      0.00%     78.44% # Class of committed instruction
system.cpu03.commit.op_class_0::FloatDiv            0      0.00%     78.44% # Class of committed instruction
system.cpu03.commit.op_class_0::FloatMisc            0      0.00%     78.44% # Class of committed instruction
system.cpu03.commit.op_class_0::FloatSqrt            0      0.00%     78.44% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdAdd             0      0.00%     78.44% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdAddAcc            0      0.00%     78.44% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdAlu       1572878      9.50%     87.94% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdCmp             0      0.00%     87.94% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdCvt        524292      3.17%     91.10% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdMisc            4      0.00%     91.10% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdMult            0      0.00%     91.10% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdMultAcc            0      0.00%     91.10% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdShift            6      0.00%     91.10% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdShiftAcc            0      0.00%     91.10% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdDiv             0      0.00%     91.10% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdSqrt            0      0.00%     91.10% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdFloatAdd            0      0.00%     91.10% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdFloatAlu            0      0.00%     91.10% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdFloatCmp            0      0.00%     91.10% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdFloatCvt            0      0.00%     91.10% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdFloatDiv            0      0.00%     91.10% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdFloatMisc            0      0.00%     91.10% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdFloatMult            0      0.00%     91.10% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdFloatMultAcc            0      0.00%     91.10% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdFloatSqrt            0      0.00%     91.10% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdReduceAdd            0      0.00%     91.10% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdReduceAlu            0      0.00%     91.10% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdReduceCmp            0      0.00%     91.10% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     91.10% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     91.10% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdAes             0      0.00%     91.10% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdAesMix            0      0.00%     91.10% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdSha1Hash            0      0.00%     91.10% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdSha1Hash2            0      0.00%     91.10% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdSha256Hash            0      0.00%     91.10% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdSha256Hash2            0      0.00%     91.10% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdShaSigma2            0      0.00%     91.10% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdShaSigma3            0      0.00%     91.10% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdPredAlu            0      0.00%     91.10% # Class of committed instruction
system.cpu03.commit.op_class_0::MemRead        946353      5.72%     96.82% # Class of committed instruction
system.cpu03.commit.op_class_0::MemWrite         2317      0.01%     96.83% # Class of committed instruction
system.cpu03.commit.op_class_0::FloatMemRead       524297      3.17%    100.00% # Class of committed instruction
system.cpu03.commit.op_class_0::FloatMemWrite            8      0.00%    100.00% # Class of committed instruction
system.cpu03.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu03.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu03.commit.op_class_0::total        16555542                       # Class of committed instruction
system.cpu03.commit.refs                      1472975                       # Number of memory references committed
system.cpu03.commit.swp_count                       0                       # Number of s/w prefetches committed
system.cpu03.commit.vec_insts                       0                       # Number of committed Vector instructions.
system.cpu03.committedInsts                   9220077                       # Number of Instructions Simulated
system.cpu03.committedOps                    16555542                       # Number of Ops (including micro ops) Simulated
system.cpu03.cpi                             2.747228                       # CPI: Cycles Per Instruction
system.cpu03.cpi_total                       2.747228                       # CPI: Total CPI of All Threads
system.cpu03.decode.BlockedCycles            20825783                       # Number of cycles decode is blocked
system.cpu03.decode.DecodedInsts             16563975                       # Number of instructions handled by decode
system.cpu03.decode.IdleCycles                1345056                       # Number of cycles decode is idle
system.cpu03.decode.RunCycles                 2746849                       # Number of cycles decode is running
system.cpu03.decode.SquashCycles                  543                       # Number of cycles decode is squashing
system.cpu03.decode.UnblockCycles              396744                       # Number of cycles decode is unblocking
system.cpu03.dtb.rdAccesses                   1471025                       # TLB accesses on read requests
system.cpu03.dtb.rdMisses                        1621                       # TLB misses on read requests
system.cpu03.dtb.walker.pwrStateResidencyTicks::UNDEFINED 2842138133883                       # Cumulative time (in ticks) in various power states
system.cpu03.dtb.wrAccesses                      2455                       # TLB accesses on write requests
system.cpu03.dtb.wrMisses                           5                       # TLB misses on write requests
system.cpu03.fetch.Branches                   2147634                       # Number of branches that fetch encountered
system.cpu03.fetch.CacheLines                 1733929                       # Number of cache lines fetched
system.cpu03.fetch.Cycles                    23572783                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu03.fetch.IcacheSquashes                  57                       # Number of outstanding Icache misses that were squashed
system.cpu03.fetch.IcacheWaitRetryStallCycles          526                       # Number of stall cycles due to full MSHR
system.cpu03.fetch.Insts                      9225973                       # Number of instructions fetch has processed
system.cpu03.fetch.MiscStallCycles               2223                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu03.fetch.PendingTrapStallCycles         2694                       # Number of stall cycles due to pending traps
system.cpu03.fetch.SquashCycles                  1086                       # Number of cycles fetch has spent squashing
system.cpu03.fetch.branchRate                0.084787                       # Number of branch fetches per cycle
system.cpu03.fetch.icacheStallCycles          1736206                       # Number of cycles fetch is stalled on an Icache miss
system.cpu03.fetch.predictedBranches          1204734                       # Number of branches that fetch has predicted taken
system.cpu03.fetch.rate                      0.364236                       # Number of inst fetches per cycle
system.cpu03.fetch.rateDist::samples         25314975                       # Number of instructions fetched each cycle (Total)
system.cpu03.fetch.rateDist::mean            0.654396                       # Number of instructions fetched each cycle (Total)
system.cpu03.fetch.rateDist::stdev           1.943575                       # Number of instructions fetched each cycle (Total)
system.cpu03.fetch.rateDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu03.fetch.rateDist::0               21971684     86.79%     86.79% # Number of instructions fetched each cycle (Total)
system.cpu03.fetch.rateDist::1                 603980      2.39%     89.18% # Number of instructions fetched each cycle (Total)
system.cpu03.fetch.rateDist::2                    872      0.00%     89.18% # Number of instructions fetched each cycle (Total)
system.cpu03.fetch.rateDist::3                 669769      2.65%     91.83% # Number of instructions fetched each cycle (Total)
system.cpu03.fetch.rateDist::4                 402797      1.59%     93.42% # Number of instructions fetched each cycle (Total)
system.cpu03.fetch.rateDist::5                 263060      1.04%     94.46% # Number of instructions fetched each cycle (Total)
system.cpu03.fetch.rateDist::6                    461      0.00%     94.46% # Number of instructions fetched each cycle (Total)
system.cpu03.fetch.rateDist::7                 197074      0.78%     95.24% # Number of instructions fetched each cycle (Total)
system.cpu03.fetch.rateDist::8                1205278      4.76%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu03.fetch.rateDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu03.fetch.rateDist::min_value              0                       # Number of instructions fetched each cycle (Total)
system.cpu03.fetch.rateDist::max_value              8                       # Number of instructions fetched each cycle (Total)
system.cpu03.fetch.rateDist::total           25314975                       # Number of instructions fetched each cycle (Total)
system.cpu03.fp_regfile_reads                 5767268                       # number of floating regfile reads
system.cpu03.fp_regfile_writes                3145857                       # number of floating regfile writes
system.cpu03.idleCycles                         14682                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu03.iew.branchMispredicts                619                       # Number of branch mispredicts detected at execute
system.cpu03.iew.exec_branches                2146698                       # Number of branches executed
system.cpu03.iew.exec_nop                           0                       # number of nop insts executed
system.cpu03.iew.exec_rate                   0.850553                       # Inst execution rate
system.cpu03.iew.exec_refs                    6458405                       # number of memory reference insts executed
system.cpu03.iew.exec_stores                     2455                       # Number of stores executed
system.cpu03.iew.exec_swp                           0                       # number of swp insts executed
system.cpu03.iew.iewBlockCycles              19625763                       # Number of cycles IEW is blocking
system.cpu03.iew.iewDispLoadInsts             1471409                       # Number of dispatched load instructions
system.cpu03.iew.iewDispNonSpecInsts              614                       # Number of dispatched non-speculative instructions
system.cpu03.iew.iewDispSquashedInsts              19                       # Number of squashed instructions skipped by dispatch
system.cpu03.iew.iewDispStoreInsts               2714                       # Number of dispatched store instructions
system.cpu03.iew.iewDispatchedInsts          16561810                       # Number of instructions dispatched to IQ
system.cpu03.iew.iewExecLoadInsts             6455950                       # Number of load instructions executed
system.cpu03.iew.iewExecSquashedInsts             404                       # Number of squashed instructions skipped in execute
system.cpu03.iew.iewExecutedInsts            21544211                       # Number of executed instructions
system.cpu03.iew.iewIQFullEvents                  574                       # Number of times the IQ has become full, causing a stall
system.cpu03.iew.iewIdleCycles                      0                       # Number of cycles IEW is idle
system.cpu03.iew.iewLSQFullEvents                   0                       # Number of times the LSQ has become full, causing a stall
system.cpu03.iew.iewSquashCycles                  543                       # Number of cycles IEW is squashing
system.cpu03.iew.iewUnblockCycles               67050                       # Number of cycles IEW is unblocking
system.cpu03.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu03.iew.lsq.thread0.cacheBlocked      1050494                       # Number of times an access to memory failed due to the cache being blocked
system.cpu03.iew.lsq.thread0.forwLoads           1111                       # Number of loads that had data forwarded from stores
system.cpu03.iew.lsq.thread0.ignoredResponses            2                       # Number of memory responses ignored because the instruction is squashed
system.cpu03.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu03.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu03.iew.lsq.thread0.memOrderViolation            2                       # Number of memory ordering violations
system.cpu03.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu03.iew.lsq.thread0.squashedLoads          759                       # Number of loads squashed
system.cpu03.iew.lsq.thread0.squashedStores          389                       # Number of stores squashed
system.cpu03.iew.memOrderViolationEvents            2                       # Number of memory order violations
system.cpu03.iew.predictedNotTakenIncorrect          565                       # Number of branches that were predicted not taken incorrectly
system.cpu03.iew.predictedTakenIncorrect           54                       # Number of branches that were predicted taken incorrectly
system.cpu03.iew.wb_consumers                17995549                       # num instructions consuming a value
system.cpu03.iew.wb_count                    16558739                       # cumulative count of insts written-back
system.cpu03.iew.wb_fanout                   0.722646                       # average fanout of values written-back
system.cpu03.iew.wb_producers                13004403                       # num instructions producing a value
system.cpu03.iew.wb_rate                     0.653729                       # insts written-back per cycle
system.cpu03.iew.wb_sent                     16559137                       # cumulative count of insts sent to commit
system.cpu03.int_regfile_reads               24448332                       # number of integer regfile reads
system.cpu03.int_regfile_writes              10322416                       # number of integer regfile writes
system.cpu03.interrupts.pwrStateResidencyTicks::UNDEFINED 2842138133883                       # Cumulative time (in ticks) in various power states
system.cpu03.ipc                             0.364003                       # IPC: Instructions Per Cycle
system.cpu03.ipc_total                       0.364003                       # IPC: Total IPC of All Threads
system.cpu03.iq.FU_type_0::No_OpClass            1058      0.00%      0.00% # Type of FU issued
system.cpu03.iq.FU_type_0::IntAlu            12987843     60.28%     60.29% # Type of FU issued
system.cpu03.iq.FU_type_0::IntMult                  3      0.00%     60.29% # Type of FU issued
system.cpu03.iq.FU_type_0::IntDiv                   7      0.00%     60.29% # Type of FU issued
system.cpu03.iq.FU_type_0::FloatAdd                23      0.00%     60.29% # Type of FU issued
system.cpu03.iq.FU_type_0::FloatCmp                 0      0.00%     60.29% # Type of FU issued
system.cpu03.iq.FU_type_0::FloatCvt                 0      0.00%     60.29% # Type of FU issued
system.cpu03.iq.FU_type_0::FloatMult                0      0.00%     60.29% # Type of FU issued
system.cpu03.iq.FU_type_0::FloatMultAcc             0      0.00%     60.29% # Type of FU issued
system.cpu03.iq.FU_type_0::FloatDiv                 0      0.00%     60.29% # Type of FU issued
system.cpu03.iq.FU_type_0::FloatMisc                0      0.00%     60.29% # Type of FU issued
system.cpu03.iq.FU_type_0::FloatSqrt                0      0.00%     60.29% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdAdd                  0      0.00%     60.29% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdAddAcc               0      0.00%     60.29% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdAlu            1572878      7.30%     67.59% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdCmp                  0      0.00%     67.59% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdCvt             524292      2.43%     70.02% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdMisc                 4      0.00%     70.02% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdMult                 0      0.00%     70.02% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdMultAcc              0      0.00%     70.02% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdShift                8      0.00%     70.02% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdShiftAcc             0      0.00%     70.02% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdDiv                  0      0.00%     70.02% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdSqrt                 0      0.00%     70.02% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdFloatAdd             0      0.00%     70.02% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdFloatAlu             0      0.00%     70.02% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdFloatCmp             0      0.00%     70.02% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdFloatCvt             0      0.00%     70.02% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdFloatDiv             0      0.00%     70.02% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdFloatMisc            0      0.00%     70.02% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdFloatMult            0      0.00%     70.02% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     70.02% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdFloatSqrt            0      0.00%     70.02% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdReduceAdd            0      0.00%     70.02% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdReduceAlu            0      0.00%     70.02% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdReduceCmp            0      0.00%     70.02% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     70.02% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     70.02% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdAes                  0      0.00%     70.02% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdAesMix               0      0.00%     70.02% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdSha1Hash             0      0.00%     70.02% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdSha1Hash2            0      0.00%     70.02% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdSha256Hash            0      0.00%     70.02% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdSha256Hash2            0      0.00%     70.02% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdShaSigma2            0      0.00%     70.02% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdShaSigma3            0      0.00%     70.02% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdPredAlu              0      0.00%     70.02% # Type of FU issued
system.cpu03.iq.FU_type_0::MemRead             951011      4.41%     74.44% # Type of FU issued
system.cpu03.iq.FU_type_0::MemWrite              2476      0.01%     74.45% # Type of FU issued
system.cpu03.iq.FU_type_0::FloatMemRead       5505004     25.55%    100.00% # Type of FU issued
system.cpu03.iq.FU_type_0::FloatMemWrite            8      0.00%    100.00% # Type of FU issued
system.cpu03.iq.FU_type_0::IprAccess                0      0.00%    100.00% # Type of FU issued
system.cpu03.iq.FU_type_0::InstPrefetch             0      0.00%    100.00% # Type of FU issued
system.cpu03.iq.FU_type_0::total             21544615                       # Type of FU issued
system.cpu03.iq.fp_alu_accesses               8912952                       # Number of floating point alu accesses
system.cpu03.iq.fp_inst_queue_reads          17039476                       # Number of floating instruction queue reads
system.cpu03.iq.fp_inst_queue_wakeup_accesses      3145811                       # Number of floating instruction queue wakeup accesses
system.cpu03.iq.fp_inst_queue_writes          3145979                       # Number of floating instruction queue writes
system.cpu03.iq.fu_busy_cnt                    787792                       # FU busy when requested
system.cpu03.iq.fu_busy_rate                 0.036566                       # FU busy rate (busy events/executed inst)
system.cpu03.iq.fu_full::No_OpClass                 0      0.00%      0.00% # attempts to use FU when none available
system.cpu03.iq.fu_full::IntAlu                   109      0.01%      0.01% # attempts to use FU when none available
system.cpu03.iq.fu_full::IntMult                    0      0.00%      0.01% # attempts to use FU when none available
system.cpu03.iq.fu_full::IntDiv                     0      0.00%      0.01% # attempts to use FU when none available
system.cpu03.iq.fu_full::FloatAdd                   0      0.00%      0.01% # attempts to use FU when none available
system.cpu03.iq.fu_full::FloatCmp                   0      0.00%      0.01% # attempts to use FU when none available
system.cpu03.iq.fu_full::FloatCvt                   0      0.00%      0.01% # attempts to use FU when none available
system.cpu03.iq.fu_full::FloatMult                  0      0.00%      0.01% # attempts to use FU when none available
system.cpu03.iq.fu_full::FloatMultAcc               0      0.00%      0.01% # attempts to use FU when none available
system.cpu03.iq.fu_full::FloatDiv                   0      0.00%      0.01% # attempts to use FU when none available
system.cpu03.iq.fu_full::FloatMisc                  0      0.00%      0.01% # attempts to use FU when none available
system.cpu03.iq.fu_full::FloatSqrt                  0      0.00%      0.01% # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdAdd                    0      0.00%      0.01% # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdAddAcc                 0      0.00%      0.01% # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdAlu                    0      0.00%      0.01% # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdCmp                    0      0.00%      0.01% # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdCvt                    0      0.00%      0.01% # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdMisc                   0      0.00%      0.01% # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdMult                   0      0.00%      0.01% # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdMultAcc                0      0.00%      0.01% # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdShift                  0      0.00%      0.01% # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdShiftAcc               0      0.00%      0.01% # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdDiv                    0      0.00%      0.01% # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdSqrt                   0      0.00%      0.01% # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdFloatAdd               0      0.00%      0.01% # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdFloatAlu               0      0.00%      0.01% # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdFloatCmp               0      0.00%      0.01% # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdFloatCvt               0      0.00%      0.01% # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdFloatDiv               0      0.00%      0.01% # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdFloatMisc              0      0.00%      0.01% # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdFloatMult              0      0.00%      0.01% # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdFloatMultAcc            0      0.00%      0.01% # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdFloatSqrt              0      0.00%      0.01% # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdReduceAdd              0      0.00%      0.01% # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdReduceAlu              0      0.00%      0.01% # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdReduceCmp              0      0.00%      0.01% # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdFloatReduceAdd            0      0.00%      0.01% # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdFloatReduceCmp            0      0.00%      0.01% # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdAes                    0      0.00%      0.01% # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdAesMix                 0      0.00%      0.01% # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdSha1Hash               0      0.00%      0.01% # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdSha1Hash2              0      0.00%      0.01% # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdSha256Hash             0      0.00%      0.01% # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdSha256Hash2            0      0.00%      0.01% # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdShaSigma2              0      0.00%      0.01% # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdShaSigma3              0      0.00%      0.01% # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdPredAlu                0      0.00%      0.01% # attempts to use FU when none available
system.cpu03.iq.fu_full::MemRead                  705      0.09%      0.10% # attempts to use FU when none available
system.cpu03.iq.fu_full::MemWrite                 548      0.07%      0.17% # attempts to use FU when none available
system.cpu03.iq.fu_full::FloatMemRead          786430     99.83%    100.00% # attempts to use FU when none available
system.cpu03.iq.fu_full::FloatMemWrite              0      0.00%    100.00% # attempts to use FU when none available
system.cpu03.iq.fu_full::IprAccess                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu03.iq.fu_full::InstPrefetch               0      0.00%    100.00% # attempts to use FU when none available
system.cpu03.iq.int_alu_accesses             13418397                       # Number of integer alu accesses
system.cpu03.iq.int_inst_queue_reads         52152603                       # Number of integer instruction queue reads
system.cpu03.iq.int_inst_queue_wakeup_accesses     13412928                       # Number of integer instruction queue wakeup accesses
system.cpu03.iq.int_inst_queue_writes        13422100                       # Number of integer instruction queue writes
system.cpu03.iq.iqInstsAdded                 16560028                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu03.iq.iqInstsIssued                21544615                       # Number of instructions issued
system.cpu03.iq.iqNonSpecInstsAdded              1782                       # Number of non-speculative instructions added to the IQ
system.cpu03.iq.iqSquashedInstsExamined          6267                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu03.iq.iqSquashedInstsIssued              82                       # Number of squashed instructions issued
system.cpu03.iq.iqSquashedNonSpecRemoved          101                       # Number of squashed non-spec instructions that were removed
system.cpu03.iq.iqSquashedOperandsExamined         8384                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu03.iq.issued_per_cycle::samples     25314975                       # Number of insts issued each cycle
system.cpu03.iq.issued_per_cycle::mean       0.851062                       # Number of insts issued each cycle
system.cpu03.iq.issued_per_cycle::stdev      1.998348                       # Number of insts issued each cycle
system.cpu03.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu03.iq.issued_per_cycle::0          20115467     79.46%     79.46% # Number of insts issued each cycle
system.cpu03.iq.issued_per_cycle::1            870469      3.44%     82.90% # Number of insts issued each cycle
system.cpu03.iq.issued_per_cycle::2           1276154      5.04%     87.94% # Number of insts issued each cycle
system.cpu03.iq.issued_per_cycle::3            133718      0.53%     88.47% # Number of insts issued each cycle
system.cpu03.iq.issued_per_cycle::4            460150      1.82%     90.29% # Number of insts issued each cycle
system.cpu03.iq.issued_per_cycle::5            600355      2.37%     92.66% # Number of insts issued each cycle
system.cpu03.iq.issued_per_cycle::6            394541      1.56%     94.22% # Number of insts issued each cycle
system.cpu03.iq.issued_per_cycle::7           1201905      4.75%     98.96% # Number of insts issued each cycle
system.cpu03.iq.issued_per_cycle::8            262216      1.04%    100.00% # Number of insts issued each cycle
system.cpu03.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu03.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu03.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu03.iq.issued_per_cycle::total      25314975                       # Number of insts issued each cycle
system.cpu03.iq.rate                         0.850569                       # Inst issue rate
system.cpu03.iq.vec_alu_accesses                    0                       # Number of vector alu accesses
system.cpu03.iq.vec_inst_queue_reads                0                       # Number of vector instruction queue reads
system.cpu03.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu03.iq.vec_inst_queue_writes               0                       # Number of vector instruction queue writes
system.cpu03.itb.rdAccesses                         0                       # TLB accesses on read requests
system.cpu03.itb.rdMisses                           0                       # TLB misses on read requests
system.cpu03.itb.walker.pwrStateResidencyTicks::UNDEFINED 2842138133883                       # Cumulative time (in ticks) in various power states
system.cpu03.itb.wrAccesses                   1734299                       # TLB accesses on write requests
system.cpu03.itb.wrMisses                         384                       # TLB misses on write requests
system.cpu03.memDep0.conflictingLoads            6136                       # Number of conflicting loads.
system.cpu03.memDep0.conflictingStores           2353                       # Number of conflicting stores.
system.cpu03.memDep0.insertedLoads            1471409                       # Number of loads inserted to the mem dependence unit.
system.cpu03.memDep0.insertedStores              2714                       # Number of stores inserted to the mem dependence unit.
system.cpu03.misc_regfile_reads              10751514                       # number of misc regfile reads
system.cpu03.misc_regfile_writes                    1                       # number of misc regfile writes
system.cpu03.numCycles                       25329657                       # number of cpu cycles simulated
system.cpu03.numPwrStateTransitions                 5                       # Number of power state transitions
system.cpu03.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu03.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu03.pwrStateClkGateDist::samples            3                       # Distribution of time spent in the clock gated state
system.cpu03.pwrStateClkGateDist::mean   479505299160                       # Distribution of time spent in the clock gated state
system.cpu03.pwrStateClkGateDist::stdev  673983382171.690918                       # Distribution of time spent in the clock gated state
system.cpu03.pwrStateClkGateDist::1000-5e+10            1     33.33%     33.33% # Distribution of time spent in the clock gated state
system.cpu03.pwrStateClkGateDist::1.5e+11-2e+11            1     33.33%     66.67% # Distribution of time spent in the clock gated state
system.cpu03.pwrStateClkGateDist::overflows            1     33.33%    100.00% # Distribution of time spent in the clock gated state
system.cpu03.pwrStateClkGateDist::min_value   4218092019                       # Distribution of time spent in the clock gated state
system.cpu03.pwrStateClkGateDist::max_value 1250843714856                       # Distribution of time spent in the clock gated state
system.cpu03.pwrStateClkGateDist::total             3                       # Distribution of time spent in the clock gated state
system.cpu03.pwrStateResidencyTicks::ON  1403622236403                       # Cumulative time (in ticks) in various power states
system.cpu03.pwrStateResidencyTicks::CLK_GATED 1438515897480                       # Cumulative time (in ticks) in various power states
system.cpu03.quiesceCycles                 8496952751                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu03.rename.BlockCycles              20028411                       # Number of cycles rename is blocking
system.cpu03.rename.CommittedMaps            20687244                       # Number of HB maps that are committed
system.cpu03.rename.IQFullEvents               729759                       # Number of times rename has blocked due to IQ full
system.cpu03.rename.IdleCycles                1477491                       # Number of cycles rename is idle
system.cpu03.rename.ROBFullEvents                  34                       # Number of times rename has blocked due to ROB full
system.cpu03.rename.RenameLookups            36755650                       # Number of register rename lookups that rename has made
system.cpu03.rename.RenamedInsts             16563028                       # Number of instructions processed by rename
system.cpu03.rename.RenamedOperands          20695086                       # Number of destination operands rename has renamed
system.cpu03.rename.RunCycles                 2945333                       # Number of cycles rename is running
system.cpu03.rename.SquashCycles                  543                       # Number of cycles rename is squashing
system.cpu03.rename.UnblockCycles              861685                       # Number of cycles rename is unblocking
system.cpu03.rename.UndoneMaps                   7842                       # Number of HB maps that are undone due to squashing
system.cpu03.rename.fp_rename_lookups         5767563                       # Number of floating rename lookups
system.cpu03.rename.int_rename_lookups       14484872                       # Number of integer rename lookups
system.cpu03.rename.serializeStallCycles         1512                       # count of cycles rename stalled for serializing inst
system.cpu03.rename.serializingInsts               33                       # count of serializing insts renamed
system.cpu03.rename.skidInsts                 1986935                       # count of insts added to the skid buffer
system.cpu03.rename.tempSerializingInsts           33                       # count of temporary serializing insts renamed
system.cpu03.rob.rob_reads                   41740832                       # The number of ROB reads
system.cpu03.rob.rob_writes                  33124558                       # The number of ROB writes
system.cpu03.timesIdled                            61                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu04.apic_clk_domain.clock               5328                       # Clock period in ticks
system.cpu04.branchPred.BTBCorrect                  0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu04.branchPred.BTBHitPct            0.000000                       # BTB Hit Percentage
system.cpu04.branchPred.BTBHits                     0                       # Number of BTB hits
system.cpu04.branchPred.BTBLookups            1696937                       # Number of BTB lookups
system.cpu04.branchPred.RASInCorrect               35                       # Number of incorrect RAS predictions.
system.cpu04.branchPred.condIncorrect             248                       # Number of conditional branches incorrect
system.cpu04.branchPred.condPredicted         2168241                       # Number of conditional branches predicted
system.cpu04.branchPred.indirectHits          1214292                       # Number of indirect target hits.
system.cpu04.branchPred.indirectLookups       1696937                       # Number of indirect predictor lookups.
system.cpu04.branchPred.indirectMisses         482645                       # Number of indirect misses.
system.cpu04.branchPred.lookups               2168241                       # Number of BP lookups
system.cpu04.branchPred.usedRAS                   783                       # Number of times the RAS was used to get a target.
system.cpu04.branchPredindirectMispredicted          158                       # Number of mispredicted indirect branches.
system.cpu04.cc_regfile_reads                10831156                       # number of cc regfile reads
system.cpu04.cc_regfile_writes                7282013                       # number of cc regfile writes
system.cpu04.commit.amos                            0                       # Number of atomic instructions committed
system.cpu04.commit.branchMispredicts             863                       # The number of times a branch was mispredicted
system.cpu04.commit.branches                  2165925                       # Number of branches committed
system.cpu04.commit.bw_lim_events              135946                       # number cycles where commit BW limit reached
system.cpu04.commit.commitNonSpecStalls          1705                       # The number of times commit has been forced to stall to communicate backwards
system.cpu04.commit.commitSquashedInsts         10952                       # The number of squashed insts skipped by commit
system.cpu04.commit.committedInsts            9288431                       # Number of instructions committed
system.cpu04.commit.committedOps             16674155                       # Number of ops (including micro ops) committed
system.cpu04.commit.committed_per_cycle::samples     25296638                       # Number of insts commited each cycle
system.cpu04.commit.committed_per_cycle::mean     0.659145                       # Number of insts commited each cycle
system.cpu04.commit.committed_per_cycle::stdev     1.602995                       # Number of insts commited each cycle
system.cpu04.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu04.commit.committed_per_cycle::0     20429580     80.76%     80.76% # Number of insts commited each cycle
system.cpu04.commit.committed_per_cycle::1      1299867      5.14%     85.90% # Number of insts commited each cycle
system.cpu04.commit.committed_per_cycle::2          702      0.00%     85.90% # Number of insts commited each cycle
system.cpu04.commit.committed_per_cycle::3      1492277      5.90%     91.80% # Number of insts commited each cycle
system.cpu04.commit.committed_per_cycle::4       942584      3.73%     95.53% # Number of insts commited each cycle
system.cpu04.commit.committed_per_cycle::5       400208      1.58%     97.11% # Number of insts commited each cycle
system.cpu04.commit.committed_per_cycle::6       131209      0.52%     97.63% # Number of insts commited each cycle
system.cpu04.commit.committed_per_cycle::7       464265      1.84%     99.46% # Number of insts commited each cycle
system.cpu04.commit.committed_per_cycle::8       135946      0.54%    100.00% # Number of insts commited each cycle
system.cpu04.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu04.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu04.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu04.commit.committed_per_cycle::total     25296638                       # Number of insts commited each cycle
system.cpu04.commit.fp_insts                  3145787                       # Number of committed floating point instructions.
system.cpu04.commit.function_calls                591                       # Number of function calls committed.
system.cpu04.commit.int_insts                13101673                       # Number of committed integer instructions.
system.cpu04.commit.loads                     1480464                       # Number of loads committed
system.cpu04.commit.membars                      1134                       # Number of memory barriers committed
system.cpu04.commit.op_class_0::No_OpClass          565      0.00%      0.00% # Class of committed instruction
system.cpu04.commit.op_class_0::IntAlu       13093583     78.53%     78.53% # Class of committed instruction
system.cpu04.commit.op_class_0::IntMult             1      0.00%     78.53% # Class of committed instruction
system.cpu04.commit.op_class_0::IntDiv              7      0.00%     78.53% # Class of committed instruction
system.cpu04.commit.op_class_0::FloatAdd            1      0.00%     78.53% # Class of committed instruction
system.cpu04.commit.op_class_0::FloatCmp            0      0.00%     78.53% # Class of committed instruction
system.cpu04.commit.op_class_0::FloatCvt            0      0.00%     78.53% # Class of committed instruction
system.cpu04.commit.op_class_0::FloatMult            0      0.00%     78.53% # Class of committed instruction
system.cpu04.commit.op_class_0::FloatMultAcc            0      0.00%     78.53% # Class of committed instruction
system.cpu04.commit.op_class_0::FloatDiv            0      0.00%     78.53% # Class of committed instruction
system.cpu04.commit.op_class_0::FloatMisc            0      0.00%     78.53% # Class of committed instruction
system.cpu04.commit.op_class_0::FloatSqrt            0      0.00%     78.53% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdAdd             0      0.00%     78.53% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdAddAcc            0      0.00%     78.53% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdAlu       1572878      9.43%     87.96% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdCmp             0      0.00%     87.96% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdCvt        524292      3.14%     91.11% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdMisc            4      0.00%     91.11% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdMult            0      0.00%     91.11% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdMultAcc            0      0.00%     91.11% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdShift            6      0.00%     91.11% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdShiftAcc            0      0.00%     91.11% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdDiv             0      0.00%     91.11% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdSqrt            0      0.00%     91.11% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdFloatAdd            0      0.00%     91.11% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdFloatAlu            0      0.00%     91.11% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdFloatCmp            0      0.00%     91.11% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdFloatCvt            0      0.00%     91.11% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdFloatDiv            0      0.00%     91.11% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdFloatMisc            0      0.00%     91.11% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdFloatMult            0      0.00%     91.11% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdFloatMultAcc            0      0.00%     91.11% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdFloatSqrt            0      0.00%     91.11% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdReduceAdd            0      0.00%     91.11% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdReduceAlu            0      0.00%     91.11% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdReduceCmp            0      0.00%     91.11% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     91.11% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     91.11% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdAes             0      0.00%     91.11% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdAesMix            0      0.00%     91.11% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdSha1Hash            0      0.00%     91.11% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdSha1Hash2            0      0.00%     91.11% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdSha256Hash            0      0.00%     91.11% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdSha256Hash2            0      0.00%     91.11% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdShaSigma2            0      0.00%     91.11% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdShaSigma3            0      0.00%     91.11% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdPredAlu            0      0.00%     91.11% # Class of committed instruction
system.cpu04.commit.op_class_0::MemRead        956167      5.73%     96.84% # Class of committed instruction
system.cpu04.commit.op_class_0::MemWrite         2346      0.01%     96.86% # Class of committed instruction
system.cpu04.commit.op_class_0::FloatMemRead       524297      3.14%    100.00% # Class of committed instruction
system.cpu04.commit.op_class_0::FloatMemWrite            8      0.00%    100.00% # Class of committed instruction
system.cpu04.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu04.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu04.commit.op_class_0::total        16674155                       # Class of committed instruction
system.cpu04.commit.refs                      1482818                       # Number of memory references committed
system.cpu04.commit.swp_count                       0                       # Number of s/w prefetches committed
system.cpu04.commit.vec_insts                       0                       # Number of committed Vector instructions.
system.cpu04.committedInsts                   9288431                       # Number of Instructions Simulated
system.cpu04.committedOps                    16674155                       # Number of Ops (including micro ops) Simulated
system.cpu04.cpi                             2.726378                       # CPI: Cycles Per Instruction
system.cpu04.cpi_total                       2.726378                       # CPI: Total CPI of All Threads
system.cpu04.decode.BlockedCycles            20750351                       # Number of cycles decode is blocked
system.cpu04.decode.DecodedInsts             16689014                       # Number of instructions handled by decode
system.cpu04.decode.IdleCycles                1371337                       # Number of cycles decode is idle
system.cpu04.decode.RunCycles                 2779423                       # Number of cycles decode is running
system.cpu04.decode.SquashCycles                  889                       # Number of cycles decode is squashing
system.cpu04.decode.UnblockCycles              396866                       # Number of cycles decode is unblocking
system.cpu04.dtb.rdAccesses                   1481224                       # TLB accesses on read requests
system.cpu04.dtb.rdMisses                        1630                       # TLB misses on read requests
system.cpu04.dtb.walker.pwrStateResidencyTicks::UNDEFINED 2842138133883                       # Cumulative time (in ticks) in various power states
system.cpu04.dtb.wrAccesses                      2517                       # TLB accesses on write requests
system.cpu04.dtb.wrMisses                           6                       # TLB misses on write requests
system.cpu04.fetch.Branches                   2168241                       # Number of branches that fetch encountered
system.cpu04.fetch.CacheLines                 1758435                       # Number of cache lines fetched
system.cpu04.fetch.Cycles                    23529559                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu04.fetch.IcacheSquashes                  75                       # Number of outstanding Icache misses that were squashed
system.cpu04.fetch.IcacheWaitRetryStallCycles          452                       # Number of stall cycles due to full MSHR
system.cpu04.fetch.Insts                      9298219                       # Number of instructions fetch has processed
system.cpu04.fetch.MiscStallCycles               2653                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu04.fetch.PendingTrapStallCycles         4455                       # Number of stall cycles due to pending traps
system.cpu04.fetch.SquashCycles                  1778                       # Number of cycles fetch has spent squashing
system.cpu04.fetch.branchRate                0.085621                       # Number of branch fetches per cycle
system.cpu04.fetch.icacheStallCycles          1760858                       # Number of cycles fetch is stalled on an Icache miss
system.cpu04.fetch.predictedBranches          1215075                       # Number of branches that fetch has predicted taken
system.cpu04.fetch.rate                      0.367173                       # Number of inst fetches per cycle
system.cpu04.fetch.rateDist::samples         25298866                       # Number of instructions fetched each cycle (Total)
system.cpu04.fetch.rateDist::mean            0.659790                       # Number of instructions fetched each cycle (Total)
system.cpu04.fetch.rateDist::stdev           1.950261                       # Number of instructions fetched each cycle (Total)
system.cpu04.fetch.rateDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu04.fetch.rateDist::0               21922750     86.66%     86.66% # Number of instructions fetched each cycle (Total)
system.cpu04.fetch.rateDist::1                 616044      2.44%     89.09% # Number of instructions fetched each cycle (Total)
system.cpu04.fetch.rateDist::2                    919      0.00%     89.09% # Number of instructions fetched each cycle (Total)
system.cpu04.fetch.rateDist::3                 682001      2.70%     91.79% # Number of instructions fetched each cycle (Total)
system.cpu04.fetch.rateDist::4                 399225      1.58%     93.37% # Number of instructions fetched each cycle (Total)
system.cpu04.fetch.rateDist::5                 264675      1.05%     94.41% # Number of instructions fetched each cycle (Total)
system.cpu04.fetch.rateDist::6                    541      0.00%     94.42% # Number of instructions fetched each cycle (Total)
system.cpu04.fetch.rateDist::7                 197154      0.78%     95.20% # Number of instructions fetched each cycle (Total)
system.cpu04.fetch.rateDist::8                1215557      4.80%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu04.fetch.rateDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu04.fetch.rateDist::min_value              0                       # Number of instructions fetched each cycle (Total)
system.cpu04.fetch.rateDist::max_value              8                       # Number of instructions fetched each cycle (Total)
system.cpu04.fetch.rateDist::total           25298866                       # Number of instructions fetched each cycle (Total)
system.cpu04.fp_regfile_reads                 5767269                       # number of floating regfile reads
system.cpu04.fp_regfile_writes                3145857                       # number of floating regfile writes
system.cpu04.idleCycles                         24912                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu04.iew.branchMispredicts                973                       # Number of branch mispredicts detected at execute
system.cpu04.iew.exec_branches                2166603                       # Number of branches executed
system.cpu04.iew.exec_nop                           0                       # number of nop insts executed
system.cpu04.iew.exec_rate                   0.855627                       # Inst execution rate
system.cpu04.iew.exec_refs                    6469584                       # number of memory reference insts executed
system.cpu04.iew.exec_stores                     2517                       # Number of stores executed
system.cpu04.iew.exec_swp                           0                       # number of swp insts executed
system.cpu04.iew.iewBlockCycles              19545203                       # Number of cycles IEW is blocking
system.cpu04.iew.iewDispLoadInsts             1481826                       # Number of dispatched load instructions
system.cpu04.iew.iewDispNonSpecInsts              659                       # Number of dispatched non-speculative instructions
system.cpu04.iew.iewDispSquashedInsts              27                       # Number of squashed instructions skipped by dispatch
system.cpu04.iew.iewDispStoreInsts               2894                       # Number of dispatched store instructions
system.cpu04.iew.iewDispatchedInsts          16686095                       # Number of instructions dispatched to IQ
system.cpu04.iew.iewExecLoadInsts             6467067                       # Number of load instructions executed
system.cpu04.iew.iewExecSquashedInsts             575                       # Number of squashed instructions skipped in execute
system.cpu04.iew.iewExecutedInsts            21667715                       # Number of executed instructions
system.cpu04.iew.iewIQFullEvents                  571                       # Number of times the IQ has become full, causing a stall
system.cpu04.iew.iewIdleCycles                      0                       # Number of cycles IEW is idle
system.cpu04.iew.iewLSQFullEvents                   0                       # Number of times the LSQ has become full, causing a stall
system.cpu04.iew.iewSquashCycles                  889                       # Number of cycles IEW is squashing
system.cpu04.iew.iewUnblockCycles               67047                       # Number of cycles IEW is unblocking
system.cpu04.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu04.iew.lsq.thread0.cacheBlocked      1050806                       # Number of times an access to memory failed due to the cache being blocked
system.cpu04.iew.lsq.thread0.forwLoads           1158                       # Number of loads that had data forwarded from stores
system.cpu04.iew.lsq.thread0.ignoredResponses            1                       # Number of memory responses ignored because the instruction is squashed
system.cpu04.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu04.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu04.iew.lsq.thread0.memOrderViolation           14                       # Number of memory ordering violations
system.cpu04.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu04.iew.lsq.thread0.squashedLoads         1362                       # Number of loads squashed
system.cpu04.iew.lsq.thread0.squashedStores          540                       # Number of stores squashed
system.cpu04.iew.memOrderViolationEvents           14                       # Number of memory order violations
system.cpu04.iew.predictedNotTakenIncorrect          897                       # Number of branches that were predicted not taken incorrectly
system.cpu04.iew.predictedTakenIncorrect           76                       # Number of branches that were predicted taken incorrectly
system.cpu04.iew.wb_consumers                18105619                       # num instructions consuming a value
system.cpu04.iew.wb_count                    16680817                       # cumulative count of insts written-back
system.cpu04.iew.wb_fanout                   0.723325                       # average fanout of values written-back
system.cpu04.iew.wb_producers                13096244                       # num instructions producing a value
system.cpu04.iew.wb_rate                     0.658702                       # insts written-back per cycle
system.cpu04.iew.wb_sent                     16681531                       # cumulative count of insts sent to commit
system.cpu04.int_regfile_reads               24570579                       # number of integer regfile reads
system.cpu04.int_regfile_writes              10414546                       # number of integer regfile writes
system.cpu04.interrupts.pwrStateResidencyTicks::UNDEFINED 2842138133883                       # Cumulative time (in ticks) in various power states
system.cpu04.ipc                             0.366787                       # IPC: Instructions Per Cycle
system.cpu04.ipc_total                       0.366787                       # IPC: Total IPC of All Threads
system.cpu04.iq.FU_type_0::No_OpClass            1379      0.01%      0.01% # Type of FU issued
system.cpu04.iq.FU_type_0::IntAlu            13099958     60.46%     60.46% # Type of FU issued
system.cpu04.iq.FU_type_0::IntMult                  3      0.00%     60.46% # Type of FU issued
system.cpu04.iq.FU_type_0::IntDiv                   7      0.00%     60.46% # Type of FU issued
system.cpu04.iq.FU_type_0::FloatAdd                23      0.00%     60.46% # Type of FU issued
system.cpu04.iq.FU_type_0::FloatCmp                 0      0.00%     60.46% # Type of FU issued
system.cpu04.iq.FU_type_0::FloatCvt                 0      0.00%     60.46% # Type of FU issued
system.cpu04.iq.FU_type_0::FloatMult                0      0.00%     60.46% # Type of FU issued
system.cpu04.iq.FU_type_0::FloatMultAcc             0      0.00%     60.46% # Type of FU issued
system.cpu04.iq.FU_type_0::FloatDiv                 0      0.00%     60.46% # Type of FU issued
system.cpu04.iq.FU_type_0::FloatMisc                0      0.00%     60.46% # Type of FU issued
system.cpu04.iq.FU_type_0::FloatSqrt                0      0.00%     60.46% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdAdd                  0      0.00%     60.46% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdAddAcc               0      0.00%     60.46% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdAlu            1572878      7.26%     67.72% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdCmp                  0      0.00%     67.72% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdCvt             524292      2.42%     70.14% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdMisc                 4      0.00%     70.14% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdMult                 0      0.00%     70.14% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdMultAcc              0      0.00%     70.14% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdShift                8      0.00%     70.14% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdShiftAcc             0      0.00%     70.14% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdDiv                  0      0.00%     70.14% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdSqrt                 0      0.00%     70.14% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdFloatAdd             0      0.00%     70.14% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdFloatAlu             0      0.00%     70.14% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdFloatCmp             0      0.00%     70.14% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdFloatCvt             0      0.00%     70.14% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdFloatDiv             0      0.00%     70.14% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdFloatMisc            0      0.00%     70.14% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdFloatMult            0      0.00%     70.14% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     70.14% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdFloatSqrt            0      0.00%     70.14% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdReduceAdd            0      0.00%     70.14% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdReduceAlu            0      0.00%     70.14% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdReduceCmp            0      0.00%     70.14% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     70.14% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     70.14% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdAes                  0      0.00%     70.14% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdAesMix               0      0.00%     70.14% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdSha1Hash             0      0.00%     70.14% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdSha1Hash2            0      0.00%     70.14% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdSha256Hash            0      0.00%     70.14% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdSha256Hash2            0      0.00%     70.14% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdShaSigma2            0      0.00%     70.14% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdShaSigma3            0      0.00%     70.14% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdPredAlu              0      0.00%     70.14% # Type of FU issued
system.cpu04.iq.FU_type_0::MemRead             962203      4.44%     74.58% # Type of FU issued
system.cpu04.iq.FU_type_0::MemWrite              2535      0.01%     74.59% # Type of FU issued
system.cpu04.iq.FU_type_0::FloatMemRead       5504991     25.41%    100.00% # Type of FU issued
system.cpu04.iq.FU_type_0::FloatMemWrite            9      0.00%    100.00% # Type of FU issued
system.cpu04.iq.FU_type_0::IprAccess                0      0.00%    100.00% # Type of FU issued
system.cpu04.iq.FU_type_0::InstPrefetch             0      0.00%    100.00% # Type of FU issued
system.cpu04.iq.FU_type_0::total             21668290                       # Type of FU issued
system.cpu04.iq.fp_alu_accesses               8912942                       # Number of floating point alu accesses
system.cpu04.iq.fp_inst_queue_reads          17039454                       # Number of floating instruction queue reads
system.cpu04.iq.fp_inst_queue_wakeup_accesses      3145812                       # Number of floating instruction queue wakeup accesses
system.cpu04.iq.fp_inst_queue_writes          3145979                       # Number of floating instruction queue writes
system.cpu04.iq.fu_busy_cnt                    790848                       # FU busy when requested
system.cpu04.iq.fu_busy_rate                 0.036498                       # FU busy rate (busy events/executed inst)
system.cpu04.iq.fu_full::No_OpClass                 0      0.00%      0.00% # attempts to use FU when none available
system.cpu04.iq.fu_full::IntAlu                  3001      0.38%      0.38% # attempts to use FU when none available
system.cpu04.iq.fu_full::IntMult                    0      0.00%      0.38% # attempts to use FU when none available
system.cpu04.iq.fu_full::IntDiv                     0      0.00%      0.38% # attempts to use FU when none available
system.cpu04.iq.fu_full::FloatAdd                   0      0.00%      0.38% # attempts to use FU when none available
system.cpu04.iq.fu_full::FloatCmp                   0      0.00%      0.38% # attempts to use FU when none available
system.cpu04.iq.fu_full::FloatCvt                   0      0.00%      0.38% # attempts to use FU when none available
system.cpu04.iq.fu_full::FloatMult                  0      0.00%      0.38% # attempts to use FU when none available
system.cpu04.iq.fu_full::FloatMultAcc               0      0.00%      0.38% # attempts to use FU when none available
system.cpu04.iq.fu_full::FloatDiv                   0      0.00%      0.38% # attempts to use FU when none available
system.cpu04.iq.fu_full::FloatMisc                  0      0.00%      0.38% # attempts to use FU when none available
system.cpu04.iq.fu_full::FloatSqrt                  0      0.00%      0.38% # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdAdd                    0      0.00%      0.38% # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdAddAcc                 0      0.00%      0.38% # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdAlu                    0      0.00%      0.38% # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdCmp                    0      0.00%      0.38% # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdCvt                    0      0.00%      0.38% # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdMisc                   0      0.00%      0.38% # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdMult                   0      0.00%      0.38% # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdMultAcc                0      0.00%      0.38% # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdShift                  0      0.00%      0.38% # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdShiftAcc               0      0.00%      0.38% # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdDiv                    0      0.00%      0.38% # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdSqrt                   0      0.00%      0.38% # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdFloatAdd               0      0.00%      0.38% # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdFloatAlu               0      0.00%      0.38% # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdFloatCmp               0      0.00%      0.38% # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdFloatCvt               0      0.00%      0.38% # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdFloatDiv               0      0.00%      0.38% # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdFloatMisc              0      0.00%      0.38% # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdFloatMult              0      0.00%      0.38% # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdFloatMultAcc            0      0.00%      0.38% # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdFloatSqrt              0      0.00%      0.38% # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdReduceAdd              0      0.00%      0.38% # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdReduceAlu              0      0.00%      0.38% # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdReduceCmp              0      0.00%      0.38% # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdFloatReduceAdd            0      0.00%      0.38% # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdFloatReduceCmp            0      0.00%      0.38% # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdAes                    0      0.00%      0.38% # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdAesMix                 0      0.00%      0.38% # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdSha1Hash               0      0.00%      0.38% # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdSha1Hash2              0      0.00%      0.38% # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdSha256Hash             0      0.00%      0.38% # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdSha256Hash2            0      0.00%      0.38% # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdShaSigma2              0      0.00%      0.38% # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdShaSigma3              0      0.00%      0.38% # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdPredAlu                0      0.00%      0.38% # attempts to use FU when none available
system.cpu04.iq.fu_full::MemRead                  851      0.11%      0.49% # attempts to use FU when none available
system.cpu04.iq.fu_full::MemWrite                 564      0.07%      0.56% # attempts to use FU when none available
system.cpu04.iq.fu_full::FloatMemRead          786431     99.44%    100.00% # attempts to use FU when none available
system.cpu04.iq.fu_full::FloatMemWrite              1      0.00%    100.00% # attempts to use FU when none available
system.cpu04.iq.fu_full::IprAccess                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu04.iq.fu_full::InstPrefetch               0      0.00%    100.00% # attempts to use FU when none available
system.cpu04.iq.int_alu_accesses             13544817                       # Number of integer alu accesses
system.cpu04.iq.int_inst_queue_reads         52387110                       # Number of integer instruction queue reads
system.cpu04.iq.int_inst_queue_wakeup_accesses     13535005                       # Number of integer instruction queue wakeup accesses
system.cpu04.iq.int_inst_queue_writes        13552068                       # Number of integer instruction queue writes
system.cpu04.iq.iqInstsAdded                 16684182                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu04.iq.iqInstsIssued                21668290                       # Number of instructions issued
system.cpu04.iq.iqNonSpecInstsAdded              1913                       # Number of non-speculative instructions added to the IQ
system.cpu04.iq.iqSquashedInstsExamined         11939                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu04.iq.iqSquashedInstsIssued             270                       # Number of squashed instructions issued
system.cpu04.iq.iqSquashedNonSpecRemoved          208                       # Number of squashed non-spec instructions that were removed
system.cpu04.iq.iqSquashedOperandsExamined        15212                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu04.iq.issued_per_cycle::samples     25298866                       # Number of insts issued each cycle
system.cpu04.iq.issued_per_cycle::mean       0.856493                       # Number of insts issued each cycle
system.cpu04.iq.issued_per_cycle::stdev      2.002412                       # Number of insts issued each cycle
system.cpu04.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu04.iq.issued_per_cycle::0          20054214     79.27%     79.27% # Number of insts issued each cycle
system.cpu04.iq.issued_per_cycle::1            883062      3.49%     82.76% # Number of insts issued each cycle
system.cpu04.iq.issued_per_cycle::2           1300383      5.14%     87.90% # Number of insts issued each cycle
system.cpu04.iq.issued_per_cycle::3            133851      0.53%     88.43% # Number of insts issued each cycle
system.cpu04.iq.issued_per_cycle::4            460330      1.82%     90.25% # Number of insts issued each cycle
system.cpu04.iq.issued_per_cycle::5            596907      2.36%     92.61% # Number of insts issued each cycle
system.cpu04.iq.issued_per_cycle::6            396057      1.57%     94.17% # Number of insts issued each cycle
system.cpu04.iq.issued_per_cycle::7           1211784      4.79%     98.96% # Number of insts issued each cycle
system.cpu04.iq.issued_per_cycle::8            262278      1.04%    100.00% # Number of insts issued each cycle
system.cpu04.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu04.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu04.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu04.iq.issued_per_cycle::total      25298866                       # Number of insts issued each cycle
system.cpu04.iq.rate                         0.855650                       # Inst issue rate
system.cpu04.iq.vec_alu_accesses                    0                       # Number of vector alu accesses
system.cpu04.iq.vec_inst_queue_reads                0                       # Number of vector instruction queue reads
system.cpu04.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu04.iq.vec_inst_queue_writes               0                       # Number of vector instruction queue writes
system.cpu04.itb.rdAccesses                         0                       # TLB accesses on read requests
system.cpu04.itb.rdMisses                           0                       # TLB misses on read requests
system.cpu04.itb.walker.pwrStateResidencyTicks::UNDEFINED 2842138133883                       # Cumulative time (in ticks) in various power states
system.cpu04.itb.wrAccesses                   1759093                       # TLB accesses on write requests
system.cpu04.itb.wrMisses                         672                       # TLB misses on write requests
system.cpu04.memDep0.conflictingLoads            6382                       # Number of conflicting loads.
system.cpu04.memDep0.conflictingStores           2478                       # Number of conflicting stores.
system.cpu04.memDep0.insertedLoads            1481826                       # Number of loads inserted to the mem dependence unit.
system.cpu04.memDep0.insertedStores              2894                       # Number of stores inserted to the mem dependence unit.
system.cpu04.misc_regfile_reads              10802805                       # number of misc regfile reads
system.cpu04.misc_regfile_writes                    1                       # number of misc regfile writes
system.cpu04.numCycles                       25323778                       # number of cpu cycles simulated
system.cpu04.numPwrStateTransitions                 5                       # Number of power state transitions
system.cpu04.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu04.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu04.pwrStateClkGateDist::samples            3                       # Distribution of time spent in the clock gated state
system.cpu04.pwrStateClkGateDist::mean   479505121227                       # Distribution of time spent in the clock gated state
system.cpu04.pwrStateClkGateDist::stdev  673983454241.231812                       # Distribution of time spent in the clock gated state
system.cpu04.pwrStateClkGateDist::1000-5e+10            1     33.33%     33.33% # Distribution of time spent in the clock gated state
system.cpu04.pwrStateClkGateDist::1.5e+11-2e+11            1     33.33%     66.67% # Distribution of time spent in the clock gated state
system.cpu04.pwrStateClkGateDist::overflows            1     33.33%    100.00% # Distribution of time spent in the clock gated state
system.cpu04.pwrStateClkGateDist::min_value   4218169941                       # Distribution of time spent in the clock gated state
system.cpu04.pwrStateClkGateDist::max_value 1250843670900                       # Distribution of time spent in the clock gated state
system.cpu04.pwrStateClkGateDist::total             3                       # Distribution of time spent in the clock gated state
system.cpu04.pwrStateResidencyTicks::ON  1403622770202                       # Cumulative time (in ticks) in various power states
system.cpu04.pwrStateResidencyTicks::CLK_GATED 1438515363681                       # Cumulative time (in ticks) in various power states
system.cpu04.quiesceCycles                 8496958396                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu04.rename.BlockCycles              19952765                       # Number of cycles rename is blocking
system.cpu04.rename.CommittedMaps            20835061                       # Number of HB maps that are committed
system.cpu04.rename.IQFullEvents               729859                       # Number of times rename has blocked due to IQ full
system.cpu04.rename.IdleCycles                1503851                       # Number of cycles rename is idle
system.cpu04.rename.ROBFullEvents                 111                       # Number of times rename has blocked due to ROB full
system.cpu04.rename.RenameLookups            37032600                       # Number of register rename lookups that rename has made
system.cpu04.rename.RenamedInsts             16687752                       # Number of instructions processed by rename
system.cpu04.rename.RenamedOperands          20849497                       # Number of destination operands rename has renamed
system.cpu04.rename.RunCycles                 2977936                       # Number of cycles rename is running
system.cpu04.rename.SquashCycles                  889                       # Number of cycles rename is squashing
system.cpu04.rename.UnblockCycles              861889                       # Number of cycles rename is unblocking
system.cpu04.rename.UndoneMaps                  14436                       # Number of HB maps that are undone due to squashing
system.cpu04.rename.fp_rename_lookups         5767563                       # Number of floating rename lookups
system.cpu04.rename.int_rename_lookups       14608982                       # Number of integer rename lookups
system.cpu04.rename.serializeStallCycles         1536                       # count of cycles rename stalled for serializing inst
system.cpu04.rename.serializingInsts               35                       # count of serializing insts renamed
system.cpu04.rename.skidInsts                 1987427                       # count of insts added to the skid buffer
system.cpu04.rename.tempSerializingInsts           35                       # count of temporary serializing insts renamed
system.cpu04.rob.rob_reads                   41845643                       # The number of ROB reads
system.cpu04.rob.rob_writes                  33372445                       # The number of ROB writes
system.cpu04.timesIdled                            68                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu05.apic_clk_domain.clock               5328                       # Clock period in ticks
system.cpu05.branchPred.BTBCorrect                  0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu05.branchPred.BTBHitPct            0.000000                       # BTB Hit Percentage
system.cpu05.branchPred.BTBHits                     0                       # Number of BTB hits
system.cpu05.branchPred.BTBLookups            1668494                       # Number of BTB lookups
system.cpu05.branchPred.RASInCorrect               48                       # Number of incorrect RAS predictions.
system.cpu05.branchPred.condIncorrect             254                       # Number of conditional branches incorrect
system.cpu05.branchPred.condPredicted         2136622                       # Number of conditional branches predicted
system.cpu05.branchPred.indirectHits          1198376                       # Number of indirect target hits.
system.cpu05.branchPred.indirectLookups       1668494                       # Number of indirect predictor lookups.
system.cpu05.branchPred.indirectMisses         470118                       # Number of indirect misses.
system.cpu05.branchPred.lookups               2136622                       # Number of BP lookups
system.cpu05.branchPred.usedRAS                   696                       # Number of times the RAS was used to get a target.
system.cpu05.branchPredindirectMispredicted          161                       # Number of mispredicted indirect branches.
system.cpu05.cc_regfile_reads                10674156                       # number of cc regfile reads
system.cpu05.cc_regfile_writes                7187786                       # number of cc regfile writes
system.cpu05.commit.amos                            0                       # Number of atomic instructions committed
system.cpu05.commit.branchMispredicts             590                       # The number of times a branch was mispredicted
system.cpu05.commit.branches                  2134780                       # Number of branches committed
system.cpu05.commit.bw_lim_events              134504                       # number cycles where commit BW limit reached
system.cpu05.commit.commitNonSpecStalls          1681                       # The number of times commit has been forced to stall to communicate backwards
system.cpu05.commit.commitSquashedInsts          9437                       # The number of squashed insts skipped by commit
system.cpu05.commit.committedInsts            9179407                       # Number of instructions committed
system.cpu05.commit.committedOps             16485867                       # Number of ops (including micro ops) committed
system.cpu05.commit.committed_per_cycle::samples     25300691                       # Number of insts commited each cycle
system.cpu05.commit.committed_per_cycle::mean     0.651597                       # Number of insts commited each cycle
system.cpu05.commit.committed_per_cycle::stdev     1.596489                       # Number of insts commited each cycle
system.cpu05.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu05.commit.committed_per_cycle::0     20497204     81.01%     81.01% # Number of insts commited each cycle
system.cpu05.commit.committed_per_cycle::1      1278187      5.05%     86.07% # Number of insts commited each cycle
system.cpu05.commit.committed_per_cycle::2          730      0.00%     86.07% # Number of insts commited each cycle
system.cpu05.commit.committed_per_cycle::3      1470583      5.81%     91.88% # Number of insts commited each cycle
system.cpu05.commit.committed_per_cycle::4       931719      3.68%     95.56% # Number of insts commited each cycle
system.cpu05.commit.committed_per_cycle::5       395832      1.56%     97.13% # Number of insts commited each cycle
system.cpu05.commit.committed_per_cycle::6       131121      0.52%     97.65% # Number of insts commited each cycle
system.cpu05.commit.committed_per_cycle::7       460811      1.82%     99.47% # Number of insts commited each cycle
system.cpu05.commit.committed_per_cycle::8       134504      0.53%    100.00% # Number of insts commited each cycle
system.cpu05.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu05.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu05.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu05.commit.committed_per_cycle::total     25300691                       # Number of insts commited each cycle
system.cpu05.commit.fp_insts                  3145787                       # Number of committed floating point instructions.
system.cpu05.commit.function_calls                597                       # Number of function calls committed.
system.cpu05.commit.int_insts                12928962                       # Number of committed integer instructions.
system.cpu05.commit.loads                     1464873                       # Number of loads committed
system.cpu05.commit.membars                      1118                       # Number of memory barriers committed
system.cpu05.commit.op_class_0::No_OpClass          560      0.00%      0.00% # Class of committed instruction
system.cpu05.commit.op_class_0::IntAlu       12920895     78.38%     78.38% # Class of committed instruction
system.cpu05.commit.op_class_0::IntMult             1      0.00%     78.38% # Class of committed instruction
system.cpu05.commit.op_class_0::IntDiv              7      0.00%     78.38% # Class of committed instruction
system.cpu05.commit.op_class_0::FloatAdd            1      0.00%     78.38% # Class of committed instruction
system.cpu05.commit.op_class_0::FloatCmp            0      0.00%     78.38% # Class of committed instruction
system.cpu05.commit.op_class_0::FloatCvt            0      0.00%     78.38% # Class of committed instruction
system.cpu05.commit.op_class_0::FloatMult            0      0.00%     78.38% # Class of committed instruction
system.cpu05.commit.op_class_0::FloatMultAcc            0      0.00%     78.38% # Class of committed instruction
system.cpu05.commit.op_class_0::FloatDiv            0      0.00%     78.38% # Class of committed instruction
system.cpu05.commit.op_class_0::FloatMisc            0      0.00%     78.38% # Class of committed instruction
system.cpu05.commit.op_class_0::FloatSqrt            0      0.00%     78.38% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdAdd             0      0.00%     78.38% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdAddAcc            0      0.00%     78.38% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdAlu       1572878      9.54%     87.92% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdCmp             0      0.00%     87.92% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdCvt        524292      3.18%     91.10% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdMisc            4      0.00%     91.10% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdMult            0      0.00%     91.10% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdMultAcc            0      0.00%     91.10% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdShift            6      0.00%     91.10% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdShiftAcc            0      0.00%     91.10% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdDiv             0      0.00%     91.10% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdSqrt            0      0.00%     91.10% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdFloatAdd            0      0.00%     91.10% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdFloatAlu            0      0.00%     91.10% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdFloatCmp            0      0.00%     91.10% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdFloatCvt            0      0.00%     91.10% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdFloatDiv            0      0.00%     91.10% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdFloatMisc            0      0.00%     91.10% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdFloatMult            0      0.00%     91.10% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdFloatMultAcc            0      0.00%     91.10% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdFloatSqrt            0      0.00%     91.10% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdReduceAdd            0      0.00%     91.10% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdReduceAlu            0      0.00%     91.10% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdReduceCmp            0      0.00%     91.10% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     91.10% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     91.10% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdAes             0      0.00%     91.10% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdAesMix            0      0.00%     91.10% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdSha1Hash            0      0.00%     91.10% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdSha1Hash2            0      0.00%     91.10% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdSha256Hash            0      0.00%     91.10% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdSha256Hash2            0      0.00%     91.10% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdShaSigma2            0      0.00%     91.10% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdShaSigma3            0      0.00%     91.10% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdPredAlu            0      0.00%     91.10% # Class of committed instruction
system.cpu05.commit.op_class_0::MemRead        940576      5.71%     96.81% # Class of committed instruction
system.cpu05.commit.op_class_0::MemWrite         2342      0.01%     96.82% # Class of committed instruction
system.cpu05.commit.op_class_0::FloatMemRead       524297      3.18%    100.00% # Class of committed instruction
system.cpu05.commit.op_class_0::FloatMemWrite            8      0.00%    100.00% # Class of committed instruction
system.cpu05.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu05.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu05.commit.op_class_0::total        16485867                       # Class of committed instruction
system.cpu05.commit.refs                      1467223                       # Number of memory references committed
system.cpu05.commit.swp_count                       0                       # Number of s/w prefetches committed
system.cpu05.commit.vec_insts                       0                       # Number of committed Vector instructions.
system.cpu05.committedInsts                   9179407                       # Number of Instructions Simulated
system.cpu05.committedOps                    16485867                       # Number of Ops (including micro ops) Simulated
system.cpu05.cpi                             2.757838                       # CPI: Cycles Per Instruction
system.cpu05.cpi_total                       2.757838                       # CPI: Total CPI of All Threads
system.cpu05.decode.BlockedCycles            20820200                       # Number of cycles decode is blocked
system.cpu05.decode.DecodedInsts             16498665                       # Number of instructions handled by decode
system.cpu05.decode.IdleCycles                1347743                       # Number of cycles decode is idle
system.cpu05.decode.RunCycles                 2737017                       # Number of cycles decode is running
system.cpu05.decode.SquashCycles                  595                       # Number of cycles decode is squashing
system.cpu05.decode.UnblockCycles              396791                       # Number of cycles decode is unblocking
system.cpu05.dtb.rdAccesses                   1465397                       # TLB accesses on read requests
system.cpu05.dtb.rdMisses                        1620                       # TLB misses on read requests
system.cpu05.dtb.walker.pwrStateResidencyTicks::UNDEFINED 2842138133883                       # Cumulative time (in ticks) in various power states
system.cpu05.dtb.wrAccesses                      2617                       # TLB accesses on write requests
system.cpu05.dtb.wrMisses                           5                       # TLB misses on write requests
system.cpu05.fetch.Branches                   2136622                       # Number of branches that fetch encountered
system.cpu05.fetch.CacheLines                 1736622                       # Number of cache lines fetched
system.cpu05.fetch.Cycles                    23557470                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu05.fetch.IcacheSquashes                  66                       # Number of outstanding Icache misses that were squashed
system.cpu05.fetch.IcacheWaitRetryStallCycles          382                       # Number of stall cycles due to full MSHR
system.cpu05.fetch.Insts                      9188403                       # Number of instructions fetch has processed
system.cpu05.fetch.MiscStallCycles               2414                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu05.fetch.PendingTrapStallCycles         2574                       # Number of stall cycles due to pending traps
system.cpu05.fetch.SquashCycles                  1190                       # Number of cycles fetch has spent squashing
system.cpu05.fetch.branchRate                0.084400                       # Number of branch fetches per cycle
system.cpu05.fetch.icacheStallCycles          1738911                       # Number of cycles fetch is stalled on an Icache miss
system.cpu05.fetch.predictedBranches          1199072                       # Number of branches that fetch has predicted taken
system.cpu05.fetch.rate                      0.362958                       # Number of inst fetches per cycle
system.cpu05.fetch.rateDist::samples         25302346                       # Number of instructions fetched each cycle (Total)
system.cpu05.fetch.rateDist::mean            0.652186                       # Number of instructions fetched each cycle (Total)
system.cpu05.fetch.rateDist::stdev           1.940471                       # Number of instructions fetched each cycle (Total)
system.cpu05.fetch.rateDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu05.fetch.rateDist::0               21968669     86.82%     86.82% # Number of instructions fetched each cycle (Total)
system.cpu05.fetch.rateDist::1                 605170      2.39%     89.22% # Number of instructions fetched each cycle (Total)
system.cpu05.fetch.rateDist::2                    917      0.00%     89.22% # Number of instructions fetched each cycle (Total)
system.cpu05.fetch.rateDist::3                 671019      2.65%     91.87% # Number of instructions fetched each cycle (Total)
system.cpu05.fetch.rateDist::4                 395805      1.56%     93.44% # Number of instructions fetched each cycle (Total)
system.cpu05.fetch.rateDist::5                 263172      1.04%     94.48% # Number of instructions fetched each cycle (Total)
system.cpu05.fetch.rateDist::6                    481      0.00%     94.48% # Number of instructions fetched each cycle (Total)
system.cpu05.fetch.rateDist::7                 197089      0.78%     95.26% # Number of instructions fetched each cycle (Total)
system.cpu05.fetch.rateDist::8                1200024      4.74%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu05.fetch.rateDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu05.fetch.rateDist::min_value              0                       # Number of instructions fetched each cycle (Total)
system.cpu05.fetch.rateDist::max_value              8                       # Number of instructions fetched each cycle (Total)
system.cpu05.fetch.rateDist::total           25302346                       # Number of instructions fetched each cycle (Total)
system.cpu05.fp_regfile_reads                 5767270                       # number of floating regfile reads
system.cpu05.fp_regfile_writes                3145857                       # number of floating regfile writes
system.cpu05.idleCycles                         12969                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu05.iew.branchMispredicts                692                       # Number of branch mispredicts detected at execute
system.cpu05.iew.exec_branches                2135208                       # Number of branches executed
system.cpu05.iew.exec_nop                           0                       # number of nop insts executed
system.cpu05.iew.exec_rate                   0.848360                       # Inst execution rate
system.cpu05.iew.exec_refs                    6453164                       # number of memory reference insts executed
system.cpu05.iew.exec_stores                     2617                       # Number of stores executed
system.cpu05.iew.exec_swp                           0                       # number of swp insts executed
system.cpu05.iew.iewBlockCycles              19620604                       # Number of cycles IEW is blocking
system.cpu05.iew.iewDispLoadInsts             1466089                       # Number of dispatched load instructions
system.cpu05.iew.iewDispNonSpecInsts              629                       # Number of dispatched non-speculative instructions
system.cpu05.iew.iewDispSquashedInsts              19                       # Number of squashed instructions skipped by dispatch
system.cpu05.iew.iewDispStoreInsts               3074                       # Number of dispatched store instructions
system.cpu05.iew.iewDispatchedInsts          16495457                       # Number of instructions dispatched to IQ
system.cpu05.iew.iewExecLoadInsts             6450547                       # Number of load instructions executed
system.cpu05.iew.iewExecSquashedInsts             571                       # Number of squashed instructions skipped in execute
system.cpu05.iew.iewExecutedInsts            21476498                       # Number of executed instructions
system.cpu05.iew.iewIQFullEvents                  617                       # Number of times the IQ has become full, causing a stall
system.cpu05.iew.iewIdleCycles                      0                       # Number of cycles IEW is idle
system.cpu05.iew.iewLSQFullEvents                   0                       # Number of times the LSQ has become full, causing a stall
system.cpu05.iew.iewSquashCycles                  595                       # Number of cycles IEW is squashing
system.cpu05.iew.iewUnblockCycles               67093                       # Number of cycles IEW is unblocking
system.cpu05.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu05.iew.lsq.thread0.cacheBlocked      1050587                       # Number of times an access to memory failed due to the cache being blocked
system.cpu05.iew.lsq.thread0.forwLoads           1112                       # Number of loads that had data forwarded from stores
system.cpu05.iew.lsq.thread0.ignoredResponses            2                       # Number of memory responses ignored because the instruction is squashed
system.cpu05.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu05.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu05.iew.lsq.thread0.memOrderViolation            2                       # Number of memory ordering violations
system.cpu05.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu05.iew.lsq.thread0.squashedLoads         1216                       # Number of loads squashed
system.cpu05.iew.lsq.thread0.squashedStores          724                       # Number of stores squashed
system.cpu05.iew.memOrderViolationEvents            2                       # Number of memory order violations
system.cpu05.iew.predictedNotTakenIncorrect          614                       # Number of branches that were predicted not taken incorrectly
system.cpu05.iew.predictedTakenIncorrect           78                       # Number of branches that were predicted taken incorrectly
system.cpu05.iew.wb_consumers                17926500                       # num instructions consuming a value
system.cpu05.iew.wb_count                    16490764                       # cumulative count of insts written-back
system.cpu05.iew.wb_fanout                   0.722580                       # average fanout of values written-back
system.cpu05.iew.wb_producers                12953337                       # num instructions producing a value
system.cpu05.iew.wb_rate                     0.651415                       # insts written-back per cycle
system.cpu05.iew.wb_sent                     16491172                       # cumulative count of insts sent to commit
system.cpu05.int_regfile_reads               24381022                       # number of integer regfile reads
system.cpu05.int_regfile_writes              10271503                       # number of integer regfile writes
system.cpu05.interrupts.pwrStateResidencyTicks::UNDEFINED 2842138133883                       # Cumulative time (in ticks) in various power states
system.cpu05.ipc                             0.362603                       # IPC: Instructions Per Cycle
system.cpu05.ipc_total                       0.362603                       # IPC: Total IPC of All Threads
system.cpu05.iq.FU_type_0::No_OpClass            1118      0.01%      0.01% # Type of FU issued
system.cpu05.iq.FU_type_0::IntAlu            12925437     60.18%     60.19% # Type of FU issued
system.cpu05.iq.FU_type_0::IntMult                  3      0.00%     60.19% # Type of FU issued
system.cpu05.iq.FU_type_0::IntDiv                   7      0.00%     60.19% # Type of FU issued
system.cpu05.iq.FU_type_0::FloatAdd                23      0.00%     60.19% # Type of FU issued
system.cpu05.iq.FU_type_0::FloatCmp                 0      0.00%     60.19% # Type of FU issued
system.cpu05.iq.FU_type_0::FloatCvt                 0      0.00%     60.19% # Type of FU issued
system.cpu05.iq.FU_type_0::FloatMult                0      0.00%     60.19% # Type of FU issued
system.cpu05.iq.FU_type_0::FloatMultAcc             0      0.00%     60.19% # Type of FU issued
system.cpu05.iq.FU_type_0::FloatDiv                 0      0.00%     60.19% # Type of FU issued
system.cpu05.iq.FU_type_0::FloatMisc                0      0.00%     60.19% # Type of FU issued
system.cpu05.iq.FU_type_0::FloatSqrt                0      0.00%     60.19% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdAdd                  0      0.00%     60.19% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdAddAcc               0      0.00%     60.19% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdAlu            1572878      7.32%     67.51% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdCmp                  0      0.00%     67.51% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdCvt             524292      2.44%     69.95% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdMisc                 4      0.00%     69.95% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdMult                 0      0.00%     69.95% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdMultAcc              0      0.00%     69.95% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdShift                8      0.00%     69.95% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdShiftAcc             0      0.00%     69.95% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdDiv                  0      0.00%     69.95% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdSqrt                 0      0.00%     69.95% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdFloatAdd             0      0.00%     69.95% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdFloatAlu             0      0.00%     69.95% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdFloatCmp             0      0.00%     69.95% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdFloatCvt             0      0.00%     69.95% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdFloatDiv             0      0.00%     69.95% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdFloatMisc            0      0.00%     69.95% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdFloatMult            0      0.00%     69.95% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     69.95% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdFloatSqrt            0      0.00%     69.95% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdReduceAdd            0      0.00%     69.95% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdReduceAlu            0      0.00%     69.95% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdReduceCmp            0      0.00%     69.95% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     69.95% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     69.95% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdAes                  0      0.00%     69.95% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdAesMix               0      0.00%     69.95% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdSha1Hash             0      0.00%     69.95% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdSha1Hash2            0      0.00%     69.95% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdSha256Hash            0      0.00%     69.95% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdSha256Hash2            0      0.00%     69.95% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdShaSigma2            0      0.00%     69.95% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdShaSigma3            0      0.00%     69.95% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdPredAlu              0      0.00%     69.95% # Type of FU issued
system.cpu05.iq.FU_type_0::MemRead             945637      4.40%     74.36% # Type of FU issued
system.cpu05.iq.FU_type_0::MemWrite              2654      0.01%     74.37% # Type of FU issued
system.cpu05.iq.FU_type_0::FloatMemRead       5504998     25.63%    100.00% # Type of FU issued
system.cpu05.iq.FU_type_0::FloatMemWrite           10      0.00%    100.00% # Type of FU issued
system.cpu05.iq.FU_type_0::IprAccess                0      0.00%    100.00% # Type of FU issued
system.cpu05.iq.FU_type_0::InstPrefetch             0      0.00%    100.00% # Type of FU issued
system.cpu05.iq.FU_type_0::total             21477069                       # Type of FU issued
system.cpu05.iq.fp_alu_accesses               8912951                       # Number of floating point alu accesses
system.cpu05.iq.fp_inst_queue_reads          17039471                       # Number of floating instruction queue reads
system.cpu05.iq.fp_inst_queue_wakeup_accesses      3145813                       # Number of floating instruction queue wakeup accesses
system.cpu05.iq.fp_inst_queue_writes          3145983                       # Number of floating instruction queue writes
system.cpu05.iq.fu_busy_cnt                    787886                       # FU busy when requested
system.cpu05.iq.fu_busy_rate                 0.036685                       # FU busy rate (busy events/executed inst)
system.cpu05.iq.fu_full::No_OpClass                 0      0.00%      0.00% # attempts to use FU when none available
system.cpu05.iq.fu_full::IntAlu                   150      0.02%      0.02% # attempts to use FU when none available
system.cpu05.iq.fu_full::IntMult                    0      0.00%      0.02% # attempts to use FU when none available
system.cpu05.iq.fu_full::IntDiv                     0      0.00%      0.02% # attempts to use FU when none available
system.cpu05.iq.fu_full::FloatAdd                   0      0.00%      0.02% # attempts to use FU when none available
system.cpu05.iq.fu_full::FloatCmp                   0      0.00%      0.02% # attempts to use FU when none available
system.cpu05.iq.fu_full::FloatCvt                   0      0.00%      0.02% # attempts to use FU when none available
system.cpu05.iq.fu_full::FloatMult                  0      0.00%      0.02% # attempts to use FU when none available
system.cpu05.iq.fu_full::FloatMultAcc               0      0.00%      0.02% # attempts to use FU when none available
system.cpu05.iq.fu_full::FloatDiv                   0      0.00%      0.02% # attempts to use FU when none available
system.cpu05.iq.fu_full::FloatMisc                  0      0.00%      0.02% # attempts to use FU when none available
system.cpu05.iq.fu_full::FloatSqrt                  0      0.00%      0.02% # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdAdd                    0      0.00%      0.02% # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdAddAcc                 0      0.00%      0.02% # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdAlu                    0      0.00%      0.02% # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdCmp                    0      0.00%      0.02% # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdCvt                    0      0.00%      0.02% # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdMisc                   0      0.00%      0.02% # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdMult                   0      0.00%      0.02% # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdMultAcc                0      0.00%      0.02% # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdShift                  0      0.00%      0.02% # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdShiftAcc               0      0.00%      0.02% # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdDiv                    0      0.00%      0.02% # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdSqrt                   0      0.00%      0.02% # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdFloatAdd               0      0.00%      0.02% # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdFloatAlu               0      0.00%      0.02% # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdFloatCmp               0      0.00%      0.02% # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdFloatCvt               0      0.00%      0.02% # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdFloatDiv               0      0.00%      0.02% # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdFloatMisc              0      0.00%      0.02% # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdFloatMult              0      0.00%      0.02% # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdFloatMultAcc            0      0.00%      0.02% # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdFloatSqrt              0      0.00%      0.02% # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdReduceAdd              0      0.00%      0.02% # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdReduceAlu              0      0.00%      0.02% # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdReduceCmp              0      0.00%      0.02% # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdFloatReduceAdd            0      0.00%      0.02% # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdFloatReduceCmp            0      0.00%      0.02% # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdAes                    0      0.00%      0.02% # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdAesMix                 0      0.00%      0.02% # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdSha1Hash               0      0.00%      0.02% # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdSha1Hash2              0      0.00%      0.02% # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdSha256Hash             0      0.00%      0.02% # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdSha256Hash2            0      0.00%      0.02% # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdShaSigma2              0      0.00%      0.02% # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdShaSigma3              0      0.00%      0.02% # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdPredAlu                0      0.00%      0.02% # attempts to use FU when none available
system.cpu05.iq.fu_full::MemRead                  741      0.09%      0.11% # attempts to use FU when none available
system.cpu05.iq.fu_full::MemWrite                 562      0.07%      0.18% # attempts to use FU when none available
system.cpu05.iq.fu_full::FloatMemRead          786433     99.82%    100.00% # attempts to use FU when none available
system.cpu05.iq.fu_full::FloatMemWrite              0      0.00%    100.00% # attempts to use FU when none available
system.cpu05.iq.fu_full::IprAccess                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu05.iq.fu_full::InstPrefetch               0      0.00%    100.00% # attempts to use FU when none available
system.cpu05.iq.int_alu_accesses             13350886                       # Number of integer alu accesses
system.cpu05.iq.int_inst_queue_reads         52005007                       # Number of integer instruction queue reads
system.cpu05.iq.int_inst_queue_wakeup_accesses     13344951                       # Number of integer instruction queue wakeup accesses
system.cpu05.iq.int_inst_queue_writes        13359065                       # Number of integer instruction queue writes
system.cpu05.iq.iqInstsAdded                 16493630                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu05.iq.iqInstsIssued                21477069                       # Number of instructions issued
system.cpu05.iq.iqNonSpecInstsAdded              1827                       # Number of non-speculative instructions added to the IQ
system.cpu05.iq.iqSquashedInstsExamined          9589                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu05.iq.iqSquashedInstsIssued             108                       # Number of squashed instructions issued
system.cpu05.iq.iqSquashedNonSpecRemoved          146                       # Number of squashed non-spec instructions that were removed
system.cpu05.iq.iqSquashedOperandsExamined        13504                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu05.iq.issued_per_cycle::samples     25302346                       # Number of insts issued each cycle
system.cpu05.iq.issued_per_cycle::mean       0.848817                       # Number of insts issued each cycle
system.cpu05.iq.issued_per_cycle::stdev      1.995547                       # Number of insts issued each cycle
system.cpu05.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu05.iq.issued_per_cycle::0          20111428     79.48%     79.48% # Number of insts issued each cycle
system.cpu05.iq.issued_per_cycle::1            871863      3.45%     82.93% # Number of insts issued each cycle
system.cpu05.iq.issued_per_cycle::2           1278510      5.05%     87.98% # Number of insts issued each cycle
system.cpu05.iq.issued_per_cycle::3            133898      0.53%     88.51% # Number of insts issued each cycle
system.cpu05.iq.issued_per_cycle::4            460277      1.82%     90.33% # Number of insts issued each cycle
system.cpu05.iq.issued_per_cycle::5            593455      2.35%     92.68% # Number of insts issued each cycle
system.cpu05.iq.issued_per_cycle::6            394536      1.56%     94.24% # Number of insts issued each cycle
system.cpu05.iq.issued_per_cycle::7           1196139      4.73%     98.96% # Number of insts issued each cycle
system.cpu05.iq.issued_per_cycle::8            262240      1.04%    100.00% # Number of insts issued each cycle
system.cpu05.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu05.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu05.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu05.iq.issued_per_cycle::total      25302346                       # Number of insts issued each cycle
system.cpu05.iq.rate                         0.848382                       # Inst issue rate
system.cpu05.iq.vec_alu_accesses                    0                       # Number of vector alu accesses
system.cpu05.iq.vec_inst_queue_reads                0                       # Number of vector instruction queue reads
system.cpu05.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu05.iq.vec_inst_queue_writes               0                       # Number of vector instruction queue writes
system.cpu05.itb.rdAccesses                         0                       # TLB accesses on read requests
system.cpu05.itb.rdMisses                           0                       # TLB misses on read requests
system.cpu05.itb.walker.pwrStateResidencyTicks::UNDEFINED 2842138133883                       # Cumulative time (in ticks) in various power states
system.cpu05.itb.wrAccesses                   1736987                       # TLB accesses on write requests
system.cpu05.itb.wrMisses                         379                       # TLB misses on write requests
system.cpu05.memDep0.conflictingLoads            6257                       # Number of conflicting loads.
system.cpu05.memDep0.conflictingStores           2612                       # Number of conflicting stores.
system.cpu05.memDep0.insertedLoads            1466089                       # Number of loads inserted to the mem dependence unit.
system.cpu05.memDep0.insertedStores              3074                       # Number of stores inserted to the mem dependence unit.
system.cpu05.misc_regfile_reads              10723446                       # number of misc regfile reads
system.cpu05.misc_regfile_writes                    1                       # number of misc regfile writes
system.cpu05.numCycles                       25315315                       # number of cpu cycles simulated
system.cpu05.numPwrStateTransitions                 5                       # Number of power state transitions
system.cpu05.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu05.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu05.pwrStateClkGateDist::samples            3                       # Distribution of time spent in the clock gated state
system.cpu05.pwrStateClkGateDist::mean   479505326577                       # Distribution of time spent in the clock gated state
system.cpu05.pwrStateClkGateDist::stdev  673983514285.502930                       # Distribution of time spent in the clock gated state
system.cpu05.pwrStateClkGateDist::1000-5e+10            1     33.33%     33.33% # Distribution of time spent in the clock gated state
system.cpu05.pwrStateClkGateDist::1.5e+11-2e+11            1     33.33%     66.67% # Distribution of time spent in the clock gated state
system.cpu05.pwrStateClkGateDist::overflows            1     33.33%    100.00% # Distribution of time spent in the clock gated state
system.cpu05.pwrStateClkGateDist::min_value   4218083028                       # Distribution of time spent in the clock gated state
system.cpu05.pwrStateClkGateDist::max_value 1250843903001                       # Distribution of time spent in the clock gated state
system.cpu05.pwrStateClkGateDist::total             3                       # Distribution of time spent in the clock gated state
system.cpu05.pwrStateResidencyTicks::ON  1403622154152                       # Cumulative time (in ticks) in various power states
system.cpu05.pwrStateResidencyTicks::CLK_GATED 1438515979731                       # Cumulative time (in ticks) in various power states
system.cpu05.quiesceCycles                 8496967120                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu05.rename.BlockCycles              20022836                       # Number of cycles rename is blocking
system.cpu05.rename.CommittedMaps            20600061                       # Number of HB maps that are committed
system.cpu05.rename.IQFullEvents               729882                       # Number of times rename has blocked due to IQ full
system.cpu05.rename.IdleCycles                1480262                       # Number of cycles rename is idle
system.cpu05.rename.ROBFullEvents                  33                       # Number of times rename has blocked due to ROB full
system.cpu05.rename.RenameLookups            36607957                       # Number of register rename lookups that rename has made
system.cpu05.rename.RenamedInsts             16497314                       # Number of instructions processed by rename
system.cpu05.rename.RenamedOperands          20612021                       # Number of destination operands rename has renamed
system.cpu05.rename.RunCycles                 2935454                       # Number of cycles rename is running
system.cpu05.rename.SQFullEvents                    3                       # Number of times rename has blocked due to SQ full
system.cpu05.rename.SquashCycles                  595                       # Number of cycles rename is squashing
system.cpu05.rename.UnblockCycles              861776                       # Number of cycles rename is unblocking
system.cpu05.rename.UndoneMaps                  11960                       # Number of HB maps that are undone due to squashing
system.cpu05.rename.fp_rename_lookups         5767565                       # Number of floating rename lookups
system.cpu05.rename.int_rename_lookups       14421120                       # Number of integer rename lookups
system.cpu05.rename.serializeStallCycles         1423                       # count of cycles rename stalled for serializing inst
system.cpu05.rename.serializingInsts               33                       # count of serializing insts renamed
system.cpu05.rename.skidInsts                 1987232                       # count of insts added to the skid buffer
system.cpu05.rename.tempSerializingInsts           33                       # count of temporary serializing insts renamed
system.cpu05.rob.rob_reads                   41661465                       # The number of ROB reads
system.cpu05.rob.rob_writes                  32992263                       # The number of ROB writes
system.cpu05.timesIdled                            53                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu06.apic_clk_domain.clock               5328                       # Clock period in ticks
system.cpu06.branchPred.BTBCorrect                  0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu06.branchPred.BTBHitPct            0.000000                       # BTB Hit Percentage
system.cpu06.branchPred.BTBHits                     0                       # Number of BTB hits
system.cpu06.branchPred.BTBLookups            1689770                       # Number of BTB lookups
system.cpu06.branchPred.RASInCorrect               27                       # Number of incorrect RAS predictions.
system.cpu06.branchPred.condIncorrect             198                       # Number of conditional branches incorrect
system.cpu06.branchPred.condPredicted         2154839                       # Number of conditional branches predicted
system.cpu06.branchPred.indirectHits          1207732                       # Number of indirect target hits.
system.cpu06.branchPred.indirectLookups       1689770                       # Number of indirect predictor lookups.
system.cpu06.branchPred.indirectMisses         482038                       # Number of indirect misses.
system.cpu06.branchPred.lookups               2154839                       # Number of BP lookups
system.cpu06.branchPred.usedRAS                   640                       # Number of times the RAS was used to get a target.
system.cpu06.branchPredindirectMispredicted          134                       # Number of mispredicted indirect branches.
system.cpu06.cc_regfile_reads                10768704                       # number of cc regfile reads
system.cpu06.cc_regfile_writes                7244372                       # number of cc regfile writes
system.cpu06.commit.amos                            0                       # Number of atomic instructions committed
system.cpu06.commit.branchMispredicts             661                       # The number of times a branch was mispredicted
system.cpu06.commit.branches                  2153620                       # Number of branches committed
system.cpu06.commit.bw_lim_events              134540                       # number cycles where commit BW limit reached
system.cpu06.commit.commitNonSpecStalls          1684                       # The number of times commit has been forced to stall to communicate backwards
system.cpu06.commit.commitSquashedInsts          6131                       # The number of squashed insts skipped by commit
system.cpu06.commit.committedInsts            9245352                       # Number of instructions committed
system.cpu06.commit.committedOps             16599741                       # Number of ops (including micro ops) committed
system.cpu06.commit.committed_per_cycle::samples     25287062                       # Number of insts commited each cycle
system.cpu06.commit.committed_per_cycle::mean     0.656452                       # Number of insts commited each cycle
system.cpu06.commit.committed_per_cycle::stdev     1.598200                       # Number of insts commited each cycle
system.cpu06.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu06.commit.committed_per_cycle::0     20429393     80.79%     80.79% # Number of insts commited each cycle
system.cpu06.commit.committed_per_cycle::1      1301711      5.15%     85.94% # Number of insts commited each cycle
system.cpu06.commit.committed_per_cycle::2          675      0.00%     85.94% # Number of insts commited each cycle
system.cpu06.commit.committed_per_cycle::3      1494281      5.91%     91.85% # Number of insts commited each cycle
system.cpu06.commit.committed_per_cycle::4       943548      3.73%     95.58% # Number of insts commited each cycle
system.cpu06.commit.committed_per_cycle::5       392551      1.55%     97.13% # Number of insts commited each cycle
system.cpu06.commit.committed_per_cycle::6       131971      0.52%     97.66% # Number of insts commited each cycle
system.cpu06.commit.committed_per_cycle::7       458392      1.81%     99.47% # Number of insts commited each cycle
system.cpu06.commit.committed_per_cycle::8       134540      0.53%    100.00% # Number of insts commited each cycle
system.cpu06.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu06.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu06.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu06.commit.committed_per_cycle::total     25287062                       # Number of insts commited each cycle
system.cpu06.commit.fp_insts                  3145787                       # Number of committed floating point instructions.
system.cpu06.commit.function_calls                575                       # Number of function calls committed.
system.cpu06.commit.int_insts                13033384                       # Number of committed integer instructions.
system.cpu06.commit.loads                     1474251                       # Number of loads committed
system.cpu06.commit.membars                      1120                       # Number of memory barriers committed
system.cpu06.commit.op_class_0::No_OpClass          560      0.00%      0.00% # Class of committed instruction
system.cpu06.commit.op_class_0::IntAlu       13025424     78.47%     78.47% # Class of committed instruction
system.cpu06.commit.op_class_0::IntMult             1      0.00%     78.47% # Class of committed instruction
system.cpu06.commit.op_class_0::IntDiv              7      0.00%     78.47% # Class of committed instruction
system.cpu06.commit.op_class_0::FloatAdd            1      0.00%     78.47% # Class of committed instruction
system.cpu06.commit.op_class_0::FloatCmp            0      0.00%     78.47% # Class of committed instruction
system.cpu06.commit.op_class_0::FloatCvt            0      0.00%     78.47% # Class of committed instruction
system.cpu06.commit.op_class_0::FloatMult            0      0.00%     78.47% # Class of committed instruction
system.cpu06.commit.op_class_0::FloatMultAcc            0      0.00%     78.47% # Class of committed instruction
system.cpu06.commit.op_class_0::FloatDiv            0      0.00%     78.47% # Class of committed instruction
system.cpu06.commit.op_class_0::FloatMisc            0      0.00%     78.47% # Class of committed instruction
system.cpu06.commit.op_class_0::FloatSqrt            0      0.00%     78.47% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdAdd             0      0.00%     78.47% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdAddAcc            0      0.00%     78.47% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdAlu       1572878      9.48%     87.95% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdCmp             0      0.00%     87.95% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdCvt        524292      3.16%     91.10% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdMisc            4      0.00%     91.10% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdMult            0      0.00%     91.10% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdMultAcc            0      0.00%     91.10% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdShift            6      0.00%     91.10% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdShiftAcc            0      0.00%     91.10% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdDiv             0      0.00%     91.10% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdSqrt            0      0.00%     91.10% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdFloatAdd            0      0.00%     91.10% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdFloatAlu            0      0.00%     91.10% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdFloatCmp            0      0.00%     91.10% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdFloatCvt            0      0.00%     91.10% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdFloatDiv            0      0.00%     91.10% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdFloatMisc            0      0.00%     91.10% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdFloatMult            0      0.00%     91.10% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdFloatMultAcc            0      0.00%     91.10% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdFloatSqrt            0      0.00%     91.10% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdReduceAdd            0      0.00%     91.10% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdReduceAlu            0      0.00%     91.10% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdReduceCmp            0      0.00%     91.10% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     91.10% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     91.10% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdAes             0      0.00%     91.10% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdAesMix            0      0.00%     91.10% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdSha1Hash            0      0.00%     91.10% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdSha1Hash2            0      0.00%     91.10% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdSha256Hash            0      0.00%     91.10% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdSha256Hash2            0      0.00%     91.10% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdShaSigma2            0      0.00%     91.10% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdShaSigma3            0      0.00%     91.10% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdPredAlu            0      0.00%     91.10% # Class of committed instruction
system.cpu06.commit.op_class_0::MemRead        949954      5.72%     96.83% # Class of committed instruction
system.cpu06.commit.op_class_0::MemWrite         2309      0.01%     96.84% # Class of committed instruction
system.cpu06.commit.op_class_0::FloatMemRead       524297      3.16%    100.00% # Class of committed instruction
system.cpu06.commit.op_class_0::FloatMemWrite            8      0.00%    100.00% # Class of committed instruction
system.cpu06.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu06.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu06.commit.op_class_0::total        16599741                       # Class of committed instruction
system.cpu06.commit.refs                      1476568                       # Number of memory references committed
system.cpu06.commit.swp_count                       0                       # Number of s/w prefetches committed
system.cpu06.commit.vec_insts                       0                       # Number of committed Vector instructions.
system.cpu06.committedInsts                   9245352                       # Number of Instructions Simulated
system.cpu06.committedOps                    16599741                       # Number of Ops (including micro ops) Simulated
system.cpu06.cpi                             2.737615                       # CPI: Cycles Per Instruction
system.cpu06.cpi_total                       2.737615                       # CPI: Total CPI of All Threads
system.cpu06.decode.BlockedCycles            20751374                       # Number of cycles decode is blocked
system.cpu06.decode.DecodedInsts             16608009                       # Number of instructions handled by decode
system.cpu06.decode.IdleCycles                1372485                       # Number of cycles decode is idle
system.cpu06.decode.RunCycles                 2898232                       # Number of cycles decode is running
system.cpu06.decode.SquashCycles                  667                       # Number of cycles decode is squashing
system.cpu06.decode.UnblockCycles              265677                       # Number of cycles decode is unblocking
system.cpu06.dtb.rdAccesses                   1474632                       # TLB accesses on read requests
system.cpu06.dtb.rdMisses                        1613                       # TLB misses on read requests
system.cpu06.dtb.walker.pwrStateResidencyTicks::UNDEFINED 2842138133883                       # Cumulative time (in ticks) in various power states
system.cpu06.dtb.wrAccesses                      2430                       # TLB accesses on write requests
system.cpu06.dtb.wrMisses                           5                       # TLB misses on write requests
system.cpu06.fetch.Branches                   2154839                       # Number of branches that fetch encountered
system.cpu06.fetch.CacheLines                 1759854                       # Number of cache lines fetched
system.cpu06.fetch.Cycles                    23518549                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu06.fetch.IcacheSquashes                  58                       # Number of outstanding Icache misses that were squashed
system.cpu06.fetch.IcacheWaitRetryStallCycles          609                       # Number of stall cycles due to full MSHR
system.cpu06.fetch.Insts                      9250746                       # Number of instructions fetch has processed
system.cpu06.fetch.MiscStallCycles               2586                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu06.fetch.PendingTrapStallCycles         3550                       # Number of stall cycles due to pending traps
system.cpu06.fetch.SquashCycles                  1334                       # Number of cycles fetch has spent squashing
system.cpu06.fetch.TlbCycles                       40                       # Number of cycles fetch has spent waiting for tlb
system.cpu06.fetch.branchRate                0.085137                       # Number of branch fetches per cycle
system.cpu06.fetch.icacheStallCycles          1762434                       # Number of cycles fetch is stalled on an Icache miss
system.cpu06.fetch.predictedBranches          1208372                       # Number of branches that fetch has predicted taken
system.cpu06.fetch.rate                      0.365495                       # Number of inst fetches per cycle
system.cpu06.fetch.rateDist::samples         25288435                       # Number of instructions fetched each cycle (Total)
system.cpu06.fetch.rateDist::mean            0.656813                       # Number of instructions fetched each cycle (Total)
system.cpu06.fetch.rateDist::stdev           1.956707                       # Number of instructions fetched each cycle (Total)
system.cpu06.fetch.rateDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu06.fetch.rateDist::0               21924983     86.70%     86.70% # Number of instructions fetched each cycle (Total)
system.cpu06.fetch.rateDist::1                 682518      2.70%     89.40% # Number of instructions fetched each cycle (Total)
system.cpu06.fetch.rateDist::2                    885      0.00%     89.40% # Number of instructions fetched each cycle (Total)
system.cpu06.fetch.rateDist::3                 617205      2.44%     91.84% # Number of instructions fetched each cycle (Total)
system.cpu06.fetch.rateDist::4                 392515      1.55%     93.39% # Number of instructions fetched each cycle (Total)
system.cpu06.fetch.rateDist::5                 198430      0.78%     94.18% # Number of instructions fetched each cycle (Total)
system.cpu06.fetch.rateDist::6                    459      0.00%     94.18% # Number of instructions fetched each cycle (Total)
system.cpu06.fetch.rateDist::7                 262612      1.04%     95.22% # Number of instructions fetched each cycle (Total)
system.cpu06.fetch.rateDist::8                1208828      4.78%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu06.fetch.rateDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu06.fetch.rateDist::min_value              0                       # Number of instructions fetched each cycle (Total)
system.cpu06.fetch.rateDist::max_value              8                       # Number of instructions fetched each cycle (Total)
system.cpu06.fetch.rateDist::total           25288435                       # Number of instructions fetched each cycle (Total)
system.cpu06.fp_regfile_reads                 5767268                       # number of floating regfile reads
system.cpu06.fp_regfile_writes                3145857                       # number of floating regfile writes
system.cpu06.idleCycles                         21782                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu06.iew.branchMispredicts                741                       # Number of branch mispredicts detected at execute
system.cpu06.iew.exec_branches                2153963                       # Number of branches executed
system.cpu06.iew.exec_nop                           0                       # number of nop insts executed
system.cpu06.iew.exec_rate                   0.845211                       # Inst execution rate
system.cpu06.iew.exec_refs                    6265677                       # number of memory reference insts executed
system.cpu06.iew.exec_stores                     2430                       # Number of stores executed
system.cpu06.iew.exec_swp                           0                       # number of swp insts executed
system.cpu06.iew.iewBlockCycles              19484252                       # Number of cycles IEW is blocking
system.cpu06.iew.iewDispLoadInsts             1474935                       # Number of dispatched load instructions
system.cpu06.iew.iewDispNonSpecInsts              615                       # Number of dispatched non-speculative instructions
system.cpu06.iew.iewDispSquashedInsts              20                       # Number of squashed instructions skipped by dispatch
system.cpu06.iew.iewDispStoreInsts               2656                       # Number of dispatched store instructions
system.cpu06.iew.iewDispatchedInsts          16606111                       # Number of instructions dispatched to IQ
system.cpu06.iew.iewExecLoadInsts             6263247                       # Number of load instructions executed
system.cpu06.iew.iewExecSquashedInsts             420                       # Number of squashed instructions skipped in execute
system.cpu06.iew.iewExecutedInsts            21392486                       # Number of executed instructions
system.cpu06.iew.iewIQFullEvents                  555                       # Number of times the IQ has become full, causing a stall
system.cpu06.iew.iewIdleCycles                      0                       # Number of cycles IEW is idle
system.cpu06.iew.iewLSQFullEvents                   0                       # Number of times the LSQ has become full, causing a stall
system.cpu06.iew.iewSquashCycles                  667                       # Number of cycles IEW is squashing
system.cpu06.iew.iewUnblockCycles               67034                       # Number of cycles IEW is unblocking
system.cpu06.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu06.iew.lsq.thread0.cacheBlocked       985012                       # Number of times an access to memory failed due to the cache being blocked
system.cpu06.iew.lsq.thread0.forwLoads           1104                       # Number of loads that had data forwarded from stores
system.cpu06.iew.lsq.thread0.ignoredResponses            3                       # Number of memory responses ignored because the instruction is squashed
system.cpu06.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu06.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu06.iew.lsq.thread0.memOrderViolation            1                       # Number of memory ordering violations
system.cpu06.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu06.iew.lsq.thread0.squashedLoads          684                       # Number of loads squashed
system.cpu06.iew.lsq.thread0.squashedStores          339                       # Number of stores squashed
system.cpu06.iew.memOrderViolationEvents            1                       # Number of memory order violations
system.cpu06.iew.predictedNotTakenIncorrect          692                       # Number of branches that were predicted not taken incorrectly
system.cpu06.iew.predictedTakenIncorrect           49                       # Number of branches that were predicted taken incorrectly
system.cpu06.iew.wb_consumers                18092455                       # num instructions consuming a value
system.cpu06.iew.wb_count                    16603187                       # cumulative count of insts written-back
system.cpu06.iew.wb_fanout                   0.720632                       # average fanout of values written-back
system.cpu06.iew.wb_producers                13037994                       # num instructions producing a value
system.cpu06.iew.wb_rate                     0.655988                       # insts written-back per cycle
system.cpu06.iew.wb_sent                     16603706                       # cumulative count of insts sent to commit
system.cpu06.int_regfile_reads               24099122                       # number of integer regfile reads
system.cpu06.int_regfile_writes              10355962                       # number of integer regfile writes
system.cpu06.interrupts.pwrStateResidencyTicks::UNDEFINED 2842138133883                       # Cumulative time (in ticks) in various power states
system.cpu06.ipc                             0.365281                       # IPC: Instructions Per Cycle
system.cpu06.ipc_total                       0.365281                       # IPC: Total IPC of All Threads
system.cpu06.iq.FU_type_0::No_OpClass            1178      0.01%      0.01% # Type of FU issued
system.cpu06.iq.FU_type_0::IntAlu            13028739     60.90%     60.91% # Type of FU issued
system.cpu06.iq.FU_type_0::IntMult                  3      0.00%     60.91% # Type of FU issued
system.cpu06.iq.FU_type_0::IntDiv                   7      0.00%     60.91% # Type of FU issued
system.cpu06.iq.FU_type_0::FloatAdd                23      0.00%     60.91% # Type of FU issued
system.cpu06.iq.FU_type_0::FloatCmp                 0      0.00%     60.91% # Type of FU issued
system.cpu06.iq.FU_type_0::FloatCvt                 0      0.00%     60.91% # Type of FU issued
system.cpu06.iq.FU_type_0::FloatMult                0      0.00%     60.91% # Type of FU issued
system.cpu06.iq.FU_type_0::FloatMultAcc             0      0.00%     60.91% # Type of FU issued
system.cpu06.iq.FU_type_0::FloatDiv                 0      0.00%     60.91% # Type of FU issued
system.cpu06.iq.FU_type_0::FloatMisc                0      0.00%     60.91% # Type of FU issued
system.cpu06.iq.FU_type_0::FloatSqrt                0      0.00%     60.91% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdAdd                  0      0.00%     60.91% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdAddAcc               0      0.00%     60.91% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdAlu            1572878      7.35%     68.26% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdCmp                  0      0.00%     68.26% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdCvt             524292      2.45%     70.71% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdMisc                 4      0.00%     70.71% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdMult                 0      0.00%     70.71% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdMultAcc              0      0.00%     70.71% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdShift                8      0.00%     70.71% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdShiftAcc             0      0.00%     70.71% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdDiv                  0      0.00%     70.71% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdSqrt                 0      0.00%     70.71% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdFloatAdd             0      0.00%     70.71% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdFloatAlu             0      0.00%     70.71% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdFloatCmp             0      0.00%     70.71% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdFloatCvt             0      0.00%     70.71% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdFloatDiv             0      0.00%     70.71% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdFloatMisc            0      0.00%     70.71% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdFloatMult            0      0.00%     70.71% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     70.71% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdFloatSqrt            0      0.00%     70.71% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdReduceAdd            0      0.00%     70.71% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdReduceAlu            0      0.00%     70.71% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdReduceCmp            0      0.00%     70.71% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     70.71% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     70.71% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdAes                  0      0.00%     70.71% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdAesMix               0      0.00%     70.71% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdSha1Hash             0      0.00%     70.71% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdSha1Hash2            0      0.00%     70.71% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdSha256Hash            0      0.00%     70.71% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdSha256Hash2            0      0.00%     70.71% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdShaSigma2            0      0.00%     70.71% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdShaSigma3            0      0.00%     70.71% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdPredAlu              0      0.00%     70.71% # Type of FU issued
system.cpu06.iq.FU_type_0::MemRead             954952      4.46%     75.17% # Type of FU issued
system.cpu06.iq.FU_type_0::MemWrite              2452      0.01%     75.19% # Type of FU issued
system.cpu06.iq.FU_type_0::FloatMemRead       5308362     24.81%    100.00% # Type of FU issued
system.cpu06.iq.FU_type_0::FloatMemWrite            8      0.00%    100.00% # Type of FU issued
system.cpu06.iq.FU_type_0::IprAccess                0      0.00%    100.00% # Type of FU issued
system.cpu06.iq.FU_type_0::InstPrefetch             0      0.00%    100.00% # Type of FU issued
system.cpu06.iq.FU_type_0::total             21392906                       # Type of FU issued
system.cpu06.iq.fp_alu_accesses               8847361                       # Number of floating point alu accesses
system.cpu06.iq.fp_inst_queue_reads          16777243                       # Number of floating instruction queue reads
system.cpu06.iq.fp_inst_queue_wakeup_accesses      3145811                       # Number of floating instruction queue wakeup accesses
system.cpu06.iq.fp_inst_queue_writes          3145979                       # Number of floating instruction queue writes
system.cpu06.iq.fu_busy_cnt                    920668                       # FU busy when requested
system.cpu06.iq.fu_busy_rate                 0.043036                       # FU busy rate (busy events/executed inst)
system.cpu06.iq.fu_full::No_OpClass                 0      0.00%      0.00% # attempts to use FU when none available
system.cpu06.iq.fu_full::IntAlu                  1887      0.20%      0.20% # attempts to use FU when none available
system.cpu06.iq.fu_full::IntMult                    0      0.00%      0.20% # attempts to use FU when none available
system.cpu06.iq.fu_full::IntDiv                     0      0.00%      0.20% # attempts to use FU when none available
system.cpu06.iq.fu_full::FloatAdd                   0      0.00%      0.20% # attempts to use FU when none available
system.cpu06.iq.fu_full::FloatCmp                   0      0.00%      0.20% # attempts to use FU when none available
system.cpu06.iq.fu_full::FloatCvt                   0      0.00%      0.20% # attempts to use FU when none available
system.cpu06.iq.fu_full::FloatMult                  0      0.00%      0.20% # attempts to use FU when none available
system.cpu06.iq.fu_full::FloatMultAcc               0      0.00%      0.20% # attempts to use FU when none available
system.cpu06.iq.fu_full::FloatDiv                   0      0.00%      0.20% # attempts to use FU when none available
system.cpu06.iq.fu_full::FloatMisc                  0      0.00%      0.20% # attempts to use FU when none available
system.cpu06.iq.fu_full::FloatSqrt                  0      0.00%      0.20% # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdAdd                    0      0.00%      0.20% # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdAddAcc                 0      0.00%      0.20% # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdAlu                    0      0.00%      0.20% # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdCmp                    0      0.00%      0.20% # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdCvt                    0      0.00%      0.20% # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdMisc                   0      0.00%      0.20% # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdMult                   0      0.00%      0.20% # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdMultAcc                0      0.00%      0.20% # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdShift                  0      0.00%      0.20% # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdShiftAcc               0      0.00%      0.20% # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdDiv                    0      0.00%      0.20% # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdSqrt                   0      0.00%      0.20% # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdFloatAdd               0      0.00%      0.20% # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdFloatAlu               0      0.00%      0.20% # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdFloatCmp               0      0.00%      0.20% # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdFloatCvt               0      0.00%      0.20% # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdFloatDiv               0      0.00%      0.20% # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdFloatMisc              0      0.00%      0.20% # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdFloatMult              0      0.00%      0.20% # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdFloatMultAcc            0      0.00%      0.20% # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdFloatSqrt              0      0.00%      0.20% # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdReduceAdd              0      0.00%      0.20% # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdReduceAlu              0      0.00%      0.20% # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdReduceCmp              0      0.00%      0.20% # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdFloatReduceAdd            0      0.00%      0.20% # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdFloatReduceCmp            0      0.00%      0.20% # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdAes                    0      0.00%      0.20% # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdAesMix                 0      0.00%      0.20% # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdSha1Hash               0      0.00%      0.20% # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdSha1Hash2              0      0.00%      0.20% # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdSha256Hash             0      0.00%      0.20% # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdSha256Hash2            0      0.00%      0.20% # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdShaSigma2              0      0.00%      0.20% # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdShaSigma3              0      0.00%      0.20% # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdPredAlu                0      0.00%      0.20% # attempts to use FU when none available
system.cpu06.iq.fu_full::MemRead                  750      0.08%      0.29% # attempts to use FU when none available
system.cpu06.iq.fu_full::MemWrite                 550      0.06%      0.35% # attempts to use FU when none available
system.cpu06.iq.fu_full::FloatMemRead          917481     99.65%    100.00% # attempts to use FU when none available
system.cpu06.iq.fu_full::FloatMemWrite              0      0.00%    100.00% # attempts to use FU when none available
system.cpu06.iq.fu_full::IprAccess                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu06.iq.fu_full::InstPrefetch               0      0.00%    100.00% # attempts to use FU when none available
system.cpu06.iq.int_alu_accesses             13465035                       # Number of integer alu accesses
system.cpu06.iq.int_inst_queue_reads         52217772                       # Number of integer instruction queue reads
system.cpu06.iq.int_inst_queue_wakeup_accesses     13457376                       # Number of integer instruction queue wakeup accesses
system.cpu06.iq.int_inst_queue_writes        13466502                       # Number of integer instruction queue writes
system.cpu06.iq.iqInstsAdded                 16604330                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu06.iq.iqInstsIssued                21392906                       # Number of instructions issued
system.cpu06.iq.iqNonSpecInstsAdded              1781                       # Number of non-speculative instructions added to the IQ
system.cpu06.iq.iqSquashedInstsExamined          6369                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu06.iq.iqSquashedInstsIssued             100                       # Number of squashed instructions issued
system.cpu06.iq.iqSquashedNonSpecRemoved           97                       # Number of squashed non-spec instructions that were removed
system.cpu06.iq.iqSquashedOperandsExamined         7427                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu06.iq.issued_per_cycle::samples     25288435                       # Number of insts issued each cycle
system.cpu06.iq.issued_per_cycle::mean       0.845956                       # Number of insts issued each cycle
system.cpu06.iq.issued_per_cycle::stdev      1.999234                       # Number of insts issued each cycle
system.cpu06.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu06.iq.issued_per_cycle::0          20186554     79.83%     79.83% # Number of insts issued each cycle
system.cpu06.iq.issued_per_cycle::1            752548      2.98%     82.80% # Number of insts issued each cycle
system.cpu06.iq.issued_per_cycle::2           1302176      5.15%     87.95% # Number of insts issued each cycle
system.cpu06.iq.issued_per_cycle::3            264734      1.05%     89.00% # Number of insts issued each cycle
system.cpu06.iq.issued_per_cycle::4            263564      1.04%     90.04% # Number of insts issued each cycle
system.cpu06.iq.issued_per_cycle::5            721170      2.85%     92.89% # Number of insts issued each cycle
system.cpu06.iq.issued_per_cycle::6            264363      1.05%     93.94% # Number of insts issued each cycle
system.cpu06.iq.issued_per_cycle::7           1271088      5.03%     98.96% # Number of insts issued each cycle
system.cpu06.iq.issued_per_cycle::8            262238      1.04%    100.00% # Number of insts issued each cycle
system.cpu06.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu06.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu06.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu06.iq.issued_per_cycle::total      25288435                       # Number of insts issued each cycle
system.cpu06.iq.rate                         0.845228                       # Inst issue rate
system.cpu06.iq.vec_alu_accesses                    0                       # Number of vector alu accesses
system.cpu06.iq.vec_inst_queue_reads                0                       # Number of vector instruction queue reads
system.cpu06.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu06.iq.vec_inst_queue_writes               0                       # Number of vector instruction queue writes
system.cpu06.itb.rdAccesses                         0                       # TLB accesses on read requests
system.cpu06.itb.rdMisses                           0                       # TLB misses on read requests
system.cpu06.itb.walker.pwrStateResidencyTicks::UNDEFINED 2842138133883                       # Cumulative time (in ticks) in various power states
system.cpu06.itb.wrAccesses                   1760367                       # TLB accesses on write requests
system.cpu06.itb.wrMisses                         527                       # TLB misses on write requests
system.cpu06.memDep0.conflictingLoads            6097                       # Number of conflicting loads.
system.cpu06.memDep0.conflictingStores           2321                       # Number of conflicting stores.
system.cpu06.memDep0.insertedLoads            1474935                       # Number of loads inserted to the mem dependence unit.
system.cpu06.memDep0.insertedStores              2656                       # Number of stores inserted to the mem dependence unit.
system.cpu06.misc_regfile_reads              10573311                       # number of misc regfile reads
system.cpu06.misc_regfile_writes                    1                       # number of misc regfile writes
system.cpu06.numCycles                       25310217                       # number of cpu cycles simulated
system.cpu06.numPwrStateTransitions                 5                       # Number of power state transitions
system.cpu06.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu06.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu06.pwrStateClkGateDist::samples            3                       # Distribution of time spent in the clock gated state
system.cpu06.pwrStateClkGateDist::mean   479505175617                       # Distribution of time spent in the clock gated state
system.cpu06.pwrStateClkGateDist::stdev  673983561601.534790                       # Distribution of time spent in the clock gated state
system.cpu06.pwrStateClkGateDist::1000-5e+10            1     33.33%     33.33% # Distribution of time spent in the clock gated state
system.cpu06.pwrStateClkGateDist::1.5e+11-2e+11            1     33.33%     66.67% # Distribution of time spent in the clock gated state
system.cpu06.pwrStateClkGateDist::overflows            1     33.33%    100.00% # Distribution of time spent in the clock gated state
system.cpu06.pwrStateClkGateDist::min_value   4218110334                       # Distribution of time spent in the clock gated state
system.cpu06.pwrStateClkGateDist::max_value 1250843841729                       # Distribution of time spent in the clock gated state
system.cpu06.pwrStateClkGateDist::total             3                       # Distribution of time spent in the clock gated state
system.cpu06.pwrStateResidencyTicks::ON  1403622607032                       # Cumulative time (in ticks) in various power states
system.cpu06.pwrStateResidencyTicks::CLK_GATED 1438515526851                       # Cumulative time (in ticks) in various power states
system.cpu06.quiesceCycles                 8496972136                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu06.rename.BlockCycles              19690919                       # Number of cycles rename is blocking
system.cpu06.rename.CommittedMaps            20742300                       # Number of HB maps that are committed
system.cpu06.rename.IQFullEvents               991855                       # Number of times rename has blocked due to IQ full
system.cpu06.rename.IdleCycles                1504895                       # Number of cycles rename is idle
system.cpu06.rename.ROBFullEvents                  46                       # Number of times rename has blocked due to ROB full
system.cpu06.rename.RenameLookups            36852190                       # Number of register rename lookups that rename has made
system.cpu06.rename.RenamedInsts             16607156                       # Number of instructions processed by rename
system.cpu06.rename.RenamedOperands          20749937                       # Number of destination operands rename has renamed
system.cpu06.rename.RunCycles                 3031201                       # Number of cycles rename is running
system.cpu06.rename.SquashCycles                  667                       # Number of cycles rename is squashing
system.cpu06.rename.UnblockCycles             1058262                       # Number of cycles rename is unblocking
system.cpu06.rename.UndoneMaps                   7637                       # Number of HB maps that are undone due to squashing
system.cpu06.rename.fp_rename_lookups         5767563                       # Number of floating rename lookups
system.cpu06.rename.int_rename_lookups       14527341                       # Number of integer rename lookups
system.cpu06.rename.serializeStallCycles         2491                       # count of cycles rename stalled for serializing inst
system.cpu06.rename.serializingInsts               35                       # count of serializing insts renamed
system.cpu06.rename.skidInsts                 1921352                       # count of insts added to the skid buffer
system.cpu06.rename.tempSerializingInsts           35                       # count of temporary serializing insts renamed
system.cpu06.rob.rob_reads                   41758342                       # The number of ROB reads
system.cpu06.rob.rob_writes                  33213119                       # The number of ROB writes
system.cpu06.timesIdled                            64                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu07.apic_clk_domain.clock               5328                       # Clock period in ticks
system.cpu07.branchPred.BTBCorrect                  0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu07.branchPred.BTBHitPct            0.000000                       # BTB Hit Percentage
system.cpu07.branchPred.BTBHits                     0                       # Number of BTB hits
system.cpu07.branchPred.BTBLookups            1659594                       # Number of BTB lookups
system.cpu07.branchPred.RASInCorrect               41                       # Number of incorrect RAS predictions.
system.cpu07.branchPred.condIncorrect             244                       # Number of conditional branches incorrect
system.cpu07.branchPred.condPredicted         2122229                       # Number of conditional branches predicted
system.cpu07.branchPred.indirectHits          1191247                       # Number of indirect target hits.
system.cpu07.branchPred.indirectLookups       1659594                       # Number of indirect predictor lookups.
system.cpu07.branchPred.indirectMisses         468347                       # Number of indirect misses.
system.cpu07.branchPred.lookups               2122229                       # Number of BP lookups
system.cpu07.branchPred.usedRAS                   686                       # Number of times the RAS was used to get a target.
system.cpu07.branchPredindirectMispredicted          152                       # Number of mispredicted indirect branches.
system.cpu07.cc_regfile_reads                10602985                       # number of cc regfile reads
system.cpu07.cc_regfile_writes                7145046                       # number of cc regfile writes
system.cpu07.commit.amos                            0                       # Number of atomic instructions committed
system.cpu07.commit.branchMispredicts             959                       # The number of times a branch was mispredicted
system.cpu07.commit.branches                  2120454                       # Number of branches committed
system.cpu07.commit.bw_lim_events              135113                       # number cycles where commit BW limit reached
system.cpu07.commit.commitNonSpecStalls          1693                       # The number of times commit has been forced to stall to communicate backwards
system.cpu07.commit.commitSquashedInsts          9012                       # The number of squashed insts skipped by commit
system.cpu07.commit.committedInsts            9129272                       # Number of instructions committed
system.cpu07.commit.committedOps             16400970                       # Number of ops (including micro ops) committed
system.cpu07.commit.committed_per_cycle::samples     25289024                       # Number of insts commited each cycle
system.cpu07.commit.committed_per_cycle::mean     0.648541                       # Number of insts commited each cycle
system.cpu07.commit.committed_per_cycle::stdev     1.592825                       # Number of insts commited each cycle
system.cpu07.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu07.commit.committed_per_cycle::0     20506563     81.09%     81.09% # Number of insts commited each cycle
system.cpu07.commit.committed_per_cycle::1      1273729      5.04%     86.13% # Number of insts commited each cycle
system.cpu07.commit.committed_per_cycle::2          711      0.00%     86.13% # Number of insts commited each cycle
system.cpu07.commit.committed_per_cycle::3      1466165      5.80%     91.93% # Number of insts commited each cycle
system.cpu07.commit.committed_per_cycle::4       929508      3.68%     95.60% # Number of insts commited each cycle
system.cpu07.commit.committed_per_cycle::5       390331      1.54%     97.14% # Number of insts commited each cycle
system.cpu07.commit.committed_per_cycle::6       131595      0.52%     97.67% # Number of insts commited each cycle
system.cpu07.commit.committed_per_cycle::7       455309      1.80%     99.47% # Number of insts commited each cycle
system.cpu07.commit.committed_per_cycle::8       135113      0.53%    100.00% # Number of insts commited each cycle
system.cpu07.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu07.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu07.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu07.commit.committed_per_cycle::total     25289024                       # Number of insts commited each cycle
system.cpu07.commit.fp_insts                  3145787                       # Number of committed floating point instructions.
system.cpu07.commit.function_calls                591                       # Number of function calls committed.
system.cpu07.commit.int_insts                12851221                       # Number of committed integer instructions.
system.cpu07.commit.loads                     1457713                       # Number of loads committed
system.cpu07.commit.membars                      1126                       # Number of memory barriers committed
system.cpu07.commit.op_class_0::No_OpClass          562      0.00%      0.00% # Class of committed instruction
system.cpu07.commit.op_class_0::IntAlu       12843159     78.31%     78.31% # Class of committed instruction
system.cpu07.commit.op_class_0::IntMult             1      0.00%     78.31% # Class of committed instruction
system.cpu07.commit.op_class_0::IntDiv              7      0.00%     78.31% # Class of committed instruction
system.cpu07.commit.op_class_0::FloatAdd            1      0.00%     78.31% # Class of committed instruction
system.cpu07.commit.op_class_0::FloatCmp            0      0.00%     78.31% # Class of committed instruction
system.cpu07.commit.op_class_0::FloatCvt            0      0.00%     78.31% # Class of committed instruction
system.cpu07.commit.op_class_0::FloatMult            0      0.00%     78.31% # Class of committed instruction
system.cpu07.commit.op_class_0::FloatMultAcc            0      0.00%     78.31% # Class of committed instruction
system.cpu07.commit.op_class_0::FloatDiv            0      0.00%     78.31% # Class of committed instruction
system.cpu07.commit.op_class_0::FloatMisc            0      0.00%     78.31% # Class of committed instruction
system.cpu07.commit.op_class_0::FloatSqrt            0      0.00%     78.31% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdAdd             0      0.00%     78.31% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdAddAcc            0      0.00%     78.31% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdAlu       1572878      9.59%     87.90% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdCmp             0      0.00%     87.90% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdCvt        524292      3.20%     91.10% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdMisc            4      0.00%     91.10% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdMult            0      0.00%     91.10% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdMultAcc            0      0.00%     91.10% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdShift            6      0.00%     91.10% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdShiftAcc            0      0.00%     91.10% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdDiv             0      0.00%     91.10% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdSqrt            0      0.00%     91.10% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdFloatAdd            0      0.00%     91.10% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdFloatAlu            0      0.00%     91.10% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdFloatCmp            0      0.00%     91.10% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdFloatCvt            0      0.00%     91.10% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdFloatDiv            0      0.00%     91.10% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdFloatMisc            0      0.00%     91.10% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdFloatMult            0      0.00%     91.10% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdFloatMultAcc            0      0.00%     91.10% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdFloatSqrt            0      0.00%     91.10% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdReduceAdd            0      0.00%     91.10% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdReduceAlu            0      0.00%     91.10% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdReduceCmp            0      0.00%     91.10% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     91.10% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     91.10% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdAes             0      0.00%     91.10% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdAesMix            0      0.00%     91.10% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdSha1Hash            0      0.00%     91.10% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdSha1Hash2            0      0.00%     91.10% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdSha256Hash            0      0.00%     91.10% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdSha256Hash2            0      0.00%     91.10% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdShaSigma2            0      0.00%     91.10% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdShaSigma3            0      0.00%     91.10% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdPredAlu            0      0.00%     91.10% # Class of committed instruction
system.cpu07.commit.op_class_0::MemRead        933416      5.69%     96.79% # Class of committed instruction
system.cpu07.commit.op_class_0::MemWrite         2339      0.01%     96.80% # Class of committed instruction
system.cpu07.commit.op_class_0::FloatMemRead       524297      3.20%    100.00% # Class of committed instruction
system.cpu07.commit.op_class_0::FloatMemWrite            8      0.00%    100.00% # Class of committed instruction
system.cpu07.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu07.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu07.commit.op_class_0::total        16400970                       # Class of committed instruction
system.cpu07.commit.refs                      1460060                       # Number of memory references committed
system.cpu07.commit.swp_count                       0                       # Number of s/w prefetches committed
system.cpu07.commit.vec_insts                       0                       # Number of committed Vector instructions.
system.cpu07.committedInsts                   9129272                       # Number of Instructions Simulated
system.cpu07.committedOps                    16400970                       # Number of Ops (including micro ops) Simulated
system.cpu07.cpi                             2.771764                       # CPI: Cycles Per Instruction
system.cpu07.cpi_total                       2.771764                       # CPI: Total CPI of All Threads
system.cpu07.decode.BlockedCycles            20827288                       # Number of cycles decode is blocked
system.cpu07.decode.DecodedInsts             16413314                       # Number of instructions handled by decode
system.cpu07.decode.IdleCycles                1345282                       # Number of cycles decode is idle
system.cpu07.decode.RunCycles                 2720656                       # Number of cycles decode is running
system.cpu07.decode.SquashCycles                  967                       # Number of cycles decode is squashing
system.cpu07.decode.UnblockCycles              396822                       # Number of cycles decode is unblocking
system.cpu07.dtb.rdAccesses                   1458244                       # TLB accesses on read requests
system.cpu07.dtb.rdMisses                        1616                       # TLB misses on read requests
system.cpu07.dtb.walker.pwrStateResidencyTicks::UNDEFINED 2842138133883                       # Cumulative time (in ticks) in various power states
system.cpu07.dtb.wrAccesses                      2534                       # TLB accesses on write requests
system.cpu07.dtb.wrMisses                           6                       # TLB misses on write requests
system.cpu07.fetch.Branches                   2122229                       # Number of branches that fetch encountered
system.cpu07.fetch.CacheLines                 1732011                       # Number of cache lines fetched
system.cpu07.fetch.Cycles                    23547670                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu07.fetch.IcacheSquashes                  66                       # Number of outstanding Icache misses that were squashed
system.cpu07.fetch.IcacheWaitRetryStallCycles          548                       # Number of stall cycles due to full MSHR
system.cpu07.fetch.Insts                      9137476                       # Number of instructions fetch has processed
system.cpu07.fetch.MiscStallCycles               2556                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu07.fetch.PendingTrapStallCycles         5074                       # Number of stall cycles due to pending traps
system.cpu07.fetch.SquashCycles                  1934                       # Number of cycles fetch has spent squashing
system.cpu07.fetch.branchRate                0.083869                       # Number of branch fetches per cycle
system.cpu07.fetch.icacheStallCycles          1734200                       # Number of cycles fetch is stalled on an Icache miss
system.cpu07.fetch.predictedBranches          1191933                       # Number of branches that fetch has predicted taken
system.cpu07.fetch.rate                      0.361105                       # Number of inst fetches per cycle
system.cpu07.fetch.rateDist::samples         25291015                       # Number of instructions fetched each cycle (Total)
system.cpu07.fetch.rateDist::mean            0.649074                       # Number of instructions fetched each cycle (Total)
system.cpu07.fetch.rateDist::stdev           1.936292                       # Number of instructions fetched each cycle (Total)
system.cpu07.fetch.rateDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu07.fetch.rateDist::0               21974064     86.88%     86.88% # Number of instructions fetched each cycle (Total)
system.cpu07.fetch.rateDist::1                 602954      2.38%     89.27% # Number of instructions fetched each cycle (Total)
system.cpu07.fetch.rateDist::2                    893      0.00%     89.27% # Number of instructions fetched each cycle (Total)
system.cpu07.fetch.rateDist::3                 668746      2.64%     91.92% # Number of instructions fetched each cycle (Total)
system.cpu07.fetch.rateDist::4                 389813      1.54%     93.46% # Number of instructions fetched each cycle (Total)
system.cpu07.fetch.rateDist::5                 264261      1.04%     94.50% # Number of instructions fetched each cycle (Total)
system.cpu07.fetch.rateDist::6                    490      0.00%     94.50% # Number of instructions fetched each cycle (Total)
system.cpu07.fetch.rateDist::7                 197099      0.78%     95.28% # Number of instructions fetched each cycle (Total)
system.cpu07.fetch.rateDist::8                1192695      4.72%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu07.fetch.rateDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu07.fetch.rateDist::min_value              0                       # Number of instructions fetched each cycle (Total)
system.cpu07.fetch.rateDist::max_value              8                       # Number of instructions fetched each cycle (Total)
system.cpu07.fetch.rateDist::total           25291015                       # Number of instructions fetched each cycle (Total)
system.cpu07.fp_regfile_reads                 5767268                       # number of floating regfile reads
system.cpu07.fp_regfile_writes                3145857                       # number of floating regfile writes
system.cpu07.idleCycles                         13174                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu07.iew.branchMispredicts               1060                       # Number of branch mispredicts detected at execute
system.cpu07.iew.exec_branches                2120907                       # Number of branches executed
system.cpu07.iew.exec_nop                           0                       # number of nop insts executed
system.cpu07.iew.exec_rate                   0.845399                       # Inst execution rate
system.cpu07.iew.exec_refs                    6446024                       # number of memory reference insts executed
system.cpu07.iew.exec_stores                     2534                       # Number of stores executed
system.cpu07.iew.exec_swp                           0                       # number of swp insts executed
system.cpu07.iew.iewBlockCycles              19625599                       # Number of cycles IEW is blocking
system.cpu07.iew.iewDispLoadInsts             1458802                       # Number of dispatched load instructions
system.cpu07.iew.iewDispNonSpecInsts              637                       # Number of dispatched non-speculative instructions
system.cpu07.iew.iewDispSquashedInsts              18                       # Number of squashed instructions skipped by dispatch
system.cpu07.iew.iewDispStoreInsts               2893                       # Number of dispatched store instructions
system.cpu07.iew.iewDispatchedInsts          16410451                       # Number of instructions dispatched to IQ
system.cpu07.iew.iewExecLoadInsts             6443490                       # Number of load instructions executed
system.cpu07.iew.iewExecSquashedInsts             534                       # Number of squashed instructions skipped in execute
system.cpu07.iew.iewExecutedInsts            21392125                       # Number of executed instructions
system.cpu07.iew.iewIQFullEvents                  597                       # Number of times the IQ has become full, causing a stall
system.cpu07.iew.iewIdleCycles                      0                       # Number of cycles IEW is idle
system.cpu07.iew.iewLSQFullEvents                   0                       # Number of times the LSQ has become full, causing a stall
system.cpu07.iew.iewSquashCycles                  967                       # Number of cycles IEW is squashing
system.cpu07.iew.iewUnblockCycles               67073                       # Number of cycles IEW is unblocking
system.cpu07.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu07.iew.lsq.thread0.cacheBlocked      1050602                       # Number of times an access to memory failed due to the cache being blocked
system.cpu07.iew.lsq.thread0.forwLoads           1111                       # Number of loads that had data forwarded from stores
system.cpu07.iew.lsq.thread0.ignoredResponses            1                       # Number of memory responses ignored because the instruction is squashed
system.cpu07.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu07.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu07.iew.lsq.thread0.memOrderViolation            1                       # Number of memory ordering violations
system.cpu07.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu07.iew.lsq.thread0.squashedLoads         1089                       # Number of loads squashed
system.cpu07.iew.lsq.thread0.squashedStores          546                       # Number of stores squashed
system.cpu07.iew.memOrderViolationEvents            1                       # Number of memory order violations
system.cpu07.iew.predictedNotTakenIncorrect          987                       # Number of branches that were predicted not taken incorrectly
system.cpu07.iew.predictedTakenIncorrect           73                       # Number of branches that were predicted taken incorrectly
system.cpu07.iew.wb_consumers                17843753                       # num instructions consuming a value
system.cpu07.iew.wb_count                    16405869                       # cumulative count of insts written-back
system.cpu07.iew.wb_fanout                   0.722379                       # average fanout of values written-back
system.cpu07.iew.wb_producers                12889954                       # num instructions producing a value
system.cpu07.iew.wb_rate                     0.648346                       # insts written-back per cycle
system.cpu07.iew.wb_sent                     16406652                       # cumulative count of insts sent to commit
system.cpu07.int_regfile_reads               24295049                       # number of integer regfile reads
system.cpu07.int_regfile_writes              10208107                       # number of integer regfile writes
system.cpu07.interrupts.pwrStateResidencyTicks::UNDEFINED 2842138133883                       # Cumulative time (in ticks) in various power states
system.cpu07.ipc                             0.360781                       # IPC: Instructions Per Cycle
system.cpu07.ipc_total                       0.360781                       # IPC: Total IPC of All Threads
system.cpu07.iq.FU_type_0::No_OpClass            1479      0.01%      0.01% # Type of FU issued
system.cpu07.iq.FU_type_0::IntAlu            12847812     60.06%     60.06% # Type of FU issued
system.cpu07.iq.FU_type_0::IntMult                  3      0.00%     60.06% # Type of FU issued
system.cpu07.iq.FU_type_0::IntDiv                   7      0.00%     60.06% # Type of FU issued
system.cpu07.iq.FU_type_0::FloatAdd                23      0.00%     60.06% # Type of FU issued
system.cpu07.iq.FU_type_0::FloatCmp                 0      0.00%     60.06% # Type of FU issued
system.cpu07.iq.FU_type_0::FloatCvt                 0      0.00%     60.06% # Type of FU issued
system.cpu07.iq.FU_type_0::FloatMult                0      0.00%     60.06% # Type of FU issued
system.cpu07.iq.FU_type_0::FloatMultAcc             0      0.00%     60.06% # Type of FU issued
system.cpu07.iq.FU_type_0::FloatDiv                 0      0.00%     60.06% # Type of FU issued
system.cpu07.iq.FU_type_0::FloatMisc                0      0.00%     60.06% # Type of FU issued
system.cpu07.iq.FU_type_0::FloatSqrt                0      0.00%     60.06% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdAdd                  0      0.00%     60.06% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdAddAcc               0      0.00%     60.06% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdAlu            1572878      7.35%     67.42% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdCmp                  0      0.00%     67.42% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdCvt             524292      2.45%     69.87% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdMisc                 4      0.00%     69.87% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdMult                 0      0.00%     69.87% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdMultAcc              0      0.00%     69.87% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdShift                8      0.00%     69.87% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdShiftAcc             0      0.00%     69.87% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdDiv                  0      0.00%     69.87% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdSqrt                 0      0.00%     69.87% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdFloatAdd             0      0.00%     69.87% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdFloatAlu             0      0.00%     69.87% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdFloatCmp             0      0.00%     69.87% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdFloatCvt             0      0.00%     69.87% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdFloatDiv             0      0.00%     69.87% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdFloatMisc            0      0.00%     69.87% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdFloatMult            0      0.00%     69.87% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     69.87% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdFloatSqrt            0      0.00%     69.87% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdReduceAdd            0      0.00%     69.87% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdReduceAlu            0      0.00%     69.87% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdReduceCmp            0      0.00%     69.87% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     69.87% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     69.87% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdAes                  0      0.00%     69.87% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdAesMix               0      0.00%     69.87% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdSha1Hash             0      0.00%     69.87% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdSha1Hash2            0      0.00%     69.87% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdSha256Hash            0      0.00%     69.87% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdSha256Hash2            0      0.00%     69.87% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdShaSigma2            0      0.00%     69.87% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdShaSigma3            0      0.00%     69.87% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdPredAlu              0      0.00%     69.87% # Type of FU issued
system.cpu07.iq.FU_type_0::MemRead             938572      4.39%     74.25% # Type of FU issued
system.cpu07.iq.FU_type_0::MemWrite              2562      0.01%     74.27% # Type of FU issued
system.cpu07.iq.FU_type_0::FloatMemRead       5505011     25.73%    100.00% # Type of FU issued
system.cpu07.iq.FU_type_0::FloatMemWrite            8      0.00%    100.00% # Type of FU issued
system.cpu07.iq.FU_type_0::IprAccess                0      0.00%    100.00% # Type of FU issued
system.cpu07.iq.FU_type_0::InstPrefetch             0      0.00%    100.00% # Type of FU issued
system.cpu07.iq.FU_type_0::total             21392659                       # Type of FU issued
system.cpu07.iq.fp_alu_accesses               8912962                       # Number of floating point alu accesses
system.cpu07.iq.fp_inst_queue_reads          17039493                       # Number of floating instruction queue reads
system.cpu07.iq.fp_inst_queue_wakeup_accesses      3145811                       # Number of floating instruction queue wakeup accesses
system.cpu07.iq.fp_inst_queue_writes          3145979                       # Number of floating instruction queue writes
system.cpu07.iq.fu_busy_cnt                    790026                       # FU busy when requested
system.cpu07.iq.fu_busy_rate                 0.036930                       # FU busy rate (busy events/executed inst)
system.cpu07.iq.fu_full::No_OpClass                 0      0.00%      0.00% # attempts to use FU when none available
system.cpu07.iq.fu_full::IntAlu                  2284      0.29%      0.29% # attempts to use FU when none available
system.cpu07.iq.fu_full::IntMult                    0      0.00%      0.29% # attempts to use FU when none available
system.cpu07.iq.fu_full::IntDiv                     0      0.00%      0.29% # attempts to use FU when none available
system.cpu07.iq.fu_full::FloatAdd                   0      0.00%      0.29% # attempts to use FU when none available
system.cpu07.iq.fu_full::FloatCmp                   0      0.00%      0.29% # attempts to use FU when none available
system.cpu07.iq.fu_full::FloatCvt                   0      0.00%      0.29% # attempts to use FU when none available
system.cpu07.iq.fu_full::FloatMult                  0      0.00%      0.29% # attempts to use FU when none available
system.cpu07.iq.fu_full::FloatMultAcc               0      0.00%      0.29% # attempts to use FU when none available
system.cpu07.iq.fu_full::FloatDiv                   0      0.00%      0.29% # attempts to use FU when none available
system.cpu07.iq.fu_full::FloatMisc                  0      0.00%      0.29% # attempts to use FU when none available
system.cpu07.iq.fu_full::FloatSqrt                  0      0.00%      0.29% # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdAdd                    0      0.00%      0.29% # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdAddAcc                 0      0.00%      0.29% # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdAlu                    0      0.00%      0.29% # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdCmp                    0      0.00%      0.29% # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdCvt                    0      0.00%      0.29% # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdMisc                   0      0.00%      0.29% # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdMult                   0      0.00%      0.29% # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdMultAcc                0      0.00%      0.29% # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdShift                  0      0.00%      0.29% # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdShiftAcc               0      0.00%      0.29% # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdDiv                    0      0.00%      0.29% # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdSqrt                   0      0.00%      0.29% # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdFloatAdd               0      0.00%      0.29% # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdFloatAlu               0      0.00%      0.29% # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdFloatCmp               0      0.00%      0.29% # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdFloatCvt               0      0.00%      0.29% # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdFloatDiv               0      0.00%      0.29% # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdFloatMisc              0      0.00%      0.29% # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdFloatMult              0      0.00%      0.29% # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdFloatMultAcc            0      0.00%      0.29% # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdFloatSqrt              0      0.00%      0.29% # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdReduceAdd              0      0.00%      0.29% # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdReduceAlu              0      0.00%      0.29% # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdReduceCmp              0      0.00%      0.29% # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdFloatReduceAdd            0      0.00%      0.29% # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdFloatReduceCmp            0      0.00%      0.29% # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdAes                    0      0.00%      0.29% # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdAesMix                 0      0.00%      0.29% # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdSha1Hash               0      0.00%      0.29% # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdSha1Hash2              0      0.00%      0.29% # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdSha256Hash             0      0.00%      0.29% # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdSha256Hash2            0      0.00%      0.29% # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdShaSigma2              0      0.00%      0.29% # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdShaSigma3              0      0.00%      0.29% # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdPredAlu                0      0.00%      0.29% # attempts to use FU when none available
system.cpu07.iq.fu_full::MemRead                  749      0.09%      0.38% # attempts to use FU when none available
system.cpu07.iq.fu_full::MemWrite                 560      0.07%      0.45% # attempts to use FU when none available
system.cpu07.iq.fu_full::FloatMemRead          786433     99.55%    100.00% # attempts to use FU when none available
system.cpu07.iq.fu_full::FloatMemWrite              0      0.00%    100.00% # attempts to use FU when none available
system.cpu07.iq.fu_full::IprAccess                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu07.iq.fu_full::InstPrefetch               0      0.00%    100.00% # attempts to use FU when none available
system.cpu07.iq.int_alu_accesses             13268244                       # Number of integer alu accesses
system.cpu07.iq.int_inst_queue_reads         51827022                       # Number of integer instruction queue reads
system.cpu07.iq.int_inst_queue_wakeup_accesses     13260058                       # Number of integer instruction queue wakeup accesses
system.cpu07.iq.int_inst_queue_writes        13273953                       # Number of integer instruction queue writes
system.cpu07.iq.iqInstsAdded                 16408604                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu07.iq.iqInstsIssued                21392659                       # Number of instructions issued
system.cpu07.iq.iqNonSpecInstsAdded              1847                       # Number of non-speculative instructions added to the IQ
system.cpu07.iq.iqSquashedInstsExamined          9480                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu07.iq.iqSquashedInstsIssued             156                       # Number of squashed instructions issued
system.cpu07.iq.iqSquashedNonSpecRemoved          154                       # Number of squashed non-spec instructions that were removed
system.cpu07.iq.iqSquashedOperandsExamined        12026                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu07.iq.issued_per_cycle::samples     25291015                       # Number of insts issued each cycle
system.cpu07.iq.issued_per_cycle::mean       0.845860                       # Number of insts issued each cycle
system.cpu07.iq.issued_per_cycle::stdev      1.992565                       # Number of insts issued each cycle
system.cpu07.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu07.iq.issued_per_cycle::0          20118541     79.55%     79.55% # Number of insts issued each cycle
system.cpu07.iq.issued_per_cycle::1            869946      3.44%     82.99% # Number of insts issued each cycle
system.cpu07.iq.issued_per_cycle::2           1274153      5.04%     88.03% # Number of insts issued each cycle
system.cpu07.iq.issued_per_cycle::3            133805      0.53%     88.55% # Number of insts issued each cycle
system.cpu07.iq.issued_per_cycle::4            460215      1.82%     90.37% # Number of insts issued each cycle
system.cpu07.iq.issued_per_cycle::5            587471      2.32%     92.70% # Number of insts issued each cycle
system.cpu07.iq.issued_per_cycle::6            395648      1.56%     94.26% # Number of insts issued each cycle
system.cpu07.iq.issued_per_cycle::7           1188999      4.70%     98.96% # Number of insts issued each cycle
system.cpu07.iq.issued_per_cycle::8            262237      1.04%    100.00% # Number of insts issued each cycle
system.cpu07.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu07.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu07.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu07.iq.issued_per_cycle::total      25291015                       # Number of insts issued each cycle
system.cpu07.iq.rate                         0.845420                       # Inst issue rate
system.cpu07.iq.vec_alu_accesses                    0                       # Number of vector alu accesses
system.cpu07.iq.vec_inst_queue_reads                0                       # Number of vector instruction queue reads
system.cpu07.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu07.iq.vec_inst_queue_writes               0                       # Number of vector instruction queue writes
system.cpu07.itb.rdAccesses                         0                       # TLB accesses on read requests
system.cpu07.itb.rdMisses                           0                       # TLB misses on read requests
system.cpu07.itb.walker.pwrStateResidencyTicks::UNDEFINED 2842138133883                       # Cumulative time (in ticks) in various power states
system.cpu07.itb.wrAccesses                   1732768                       # TLB accesses on write requests
system.cpu07.itb.wrMisses                         771                       # TLB misses on write requests
system.cpu07.memDep0.conflictingLoads            6236                       # Number of conflicting loads.
system.cpu07.memDep0.conflictingStores           2500                       # Number of conflicting stores.
system.cpu07.memDep0.insertedLoads            1458802                       # Number of loads inserted to the mem dependence unit.
system.cpu07.memDep0.insertedStores              2893                       # Number of stores inserted to the mem dependence unit.
system.cpu07.misc_regfile_reads              10687700                       # number of misc regfile reads
system.cpu07.misc_regfile_writes                    1                       # number of misc regfile writes
system.cpu07.numCycles                       25304189                       # number of cpu cycles simulated
system.cpu07.numPwrStateTransitions                 5                       # Number of power state transitions
system.cpu07.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu07.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu07.pwrStateClkGateDist::samples            3                       # Distribution of time spent in the clock gated state
system.cpu07.pwrStateClkGateDist::mean   479505245325                       # Distribution of time spent in the clock gated state
system.cpu07.pwrStateClkGateDist::stdev  673983455663.816406                       # Distribution of time spent in the clock gated state
system.cpu07.pwrStateClkGateDist::1000-5e+10            1     33.33%     33.33% # Distribution of time spent in the clock gated state
system.cpu07.pwrStateClkGateDist::1.5e+11-2e+11            1     33.33%     66.67% # Distribution of time spent in the clock gated state
system.cpu07.pwrStateClkGateDist::overflows            1     33.33%    100.00% # Distribution of time spent in the clock gated state
system.cpu07.pwrStateClkGateDist::min_value   4217952825                       # Distribution of time spent in the clock gated state
system.cpu07.pwrStateClkGateDist::max_value 1250843739498                       # Distribution of time spent in the clock gated state
system.cpu07.pwrStateClkGateDist::total             3                       # Distribution of time spent in the clock gated state
system.cpu07.pwrStateResidencyTicks::ON  1403622397908                       # Cumulative time (in ticks) in various power states
system.cpu07.pwrStateResidencyTicks::CLK_GATED 1438515735975                       # Cumulative time (in ticks) in various power states
system.cpu07.quiesceCycles                 8496978637                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu07.rename.BlockCycles              20029574                       # Number of cycles rename is blocking
system.cpu07.rename.CommittedMaps            20493685                       # Number of HB maps that are committed
system.cpu07.rename.IQFullEvents               729849                       # Number of times rename has blocked due to IQ full
system.cpu07.rename.IdleCycles                1477779                       # Number of cycles rename is idle
system.cpu07.rename.ROBFullEvents                  46                       # Number of times rename has blocked due to ROB full
system.cpu07.rename.RenameLookups            36412607                       # Number of register rename lookups that rename has made
system.cpu07.rename.RenamedInsts             16412085                       # Number of instructions processed by rename
system.cpu07.rename.RenamedOperands          20505040                       # Number of destination operands rename has renamed
system.cpu07.rename.RunCycles                 2919142                       # Number of cycles rename is running
system.cpu07.rename.SquashCycles                  967                       # Number of cycles rename is squashing
system.cpu07.rename.UnblockCycles              861800                       # Number of cycles rename is unblocking
system.cpu07.rename.UndoneMaps                  11355                       # Number of HB maps that are undone due to squashing
system.cpu07.rename.fp_rename_lookups         5767563                       # Number of floating rename lookups
system.cpu07.rename.int_rename_lookups       14333381                       # Number of integer rename lookups
system.cpu07.rename.serializeStallCycles         1753                       # count of cycles rename stalled for serializing inst
system.cpu07.rename.serializingInsts               35                       # count of serializing insts renamed
system.cpu07.rename.skidInsts                 1987252                       # count of insts added to the skid buffer
system.cpu07.rename.tempSerializingInsts           35                       # count of temporary serializing insts renamed
system.cpu07.rob.rob_reads                   41563815                       # The number of ROB reads
system.cpu07.rob.rob_writes                  32821956                       # The number of ROB writes
system.cpu07.timesIdled                            58                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu08.apic_clk_domain.clock               5328                       # Clock period in ticks
system.cpu08.branchPred.BTBCorrect                  0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu08.branchPred.BTBHitPct            0.000000                       # BTB Hit Percentage
system.cpu08.branchPred.BTBHits                     0                       # Number of BTB hits
system.cpu08.branchPred.BTBLookups            1683253                       # Number of BTB lookups
system.cpu08.branchPred.RASInCorrect               39                       # Number of incorrect RAS predictions.
system.cpu08.branchPred.condIncorrect             238                       # Number of conditional branches incorrect
system.cpu08.branchPred.condPredicted         2142880                       # Number of conditional branches predicted
system.cpu08.branchPred.indirectHits          1201608                       # Number of indirect target hits.
system.cpu08.branchPred.indirectLookups       1683253                       # Number of indirect predictor lookups.
system.cpu08.branchPred.indirectMisses         481645                       # Number of indirect misses.
system.cpu08.branchPred.lookups               2142880                       # Number of BP lookups
system.cpu08.branchPred.usedRAS                   672                       # Number of times the RAS was used to get a target.
system.cpu08.branchPredindirectMispredicted          145                       # Number of mispredicted indirect branches.
system.cpu08.cc_regfile_reads                10706165                       # number of cc regfile reads
system.cpu08.cc_regfile_writes                7206972                       # number of cc regfile writes
system.cpu08.commit.amos                            0                       # Number of atomic instructions committed
system.cpu08.commit.branchMispredicts             906                       # The number of times a branch was mispredicted
system.cpu08.commit.branches                  2141037                       # Number of branches committed
system.cpu08.commit.bw_lim_events              135385                       # number cycles where commit BW limit reached
system.cpu08.commit.commitNonSpecStalls          1693                       # The number of times commit has been forced to stall to communicate backwards
system.cpu08.commit.commitSquashedInsts          8915                       # The number of squashed insts skipped by commit
system.cpu08.commit.committedInsts            9201302                       # Number of instructions committed
system.cpu08.commit.committedOps             16524784                       # Number of ops (including micro ops) committed
system.cpu08.commit.committed_per_cycle::samples     25274003                       # Number of insts commited each cycle
system.cpu08.commit.committed_per_cycle::mean     0.653825                       # Number of insts commited each cycle
system.cpu08.commit.committed_per_cycle::stdev     1.594502                       # Number of insts commited each cycle
system.cpu08.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu08.commit.committed_per_cycle::0     20431324     80.84%     80.84% # Number of insts commited each cycle
system.cpu08.commit.committed_per_cycle::1      1300160      5.14%     85.98% # Number of insts commited each cycle
system.cpu08.commit.committed_per_cycle::2          709      0.00%     85.99% # Number of insts commited each cycle
system.cpu08.commit.committed_per_cycle::3      1492635      5.91%     91.89% # Number of insts commited each cycle
system.cpu08.commit.committed_per_cycle::4       942745      3.73%     95.62% # Number of insts commited each cycle
system.cpu08.commit.committed_per_cycle::5       387187      1.53%     97.15% # Number of insts commited each cycle
system.cpu08.commit.committed_per_cycle::6       131700      0.52%     97.68% # Number of insts commited each cycle
system.cpu08.commit.committed_per_cycle::7       452158      1.79%     99.46% # Number of insts commited each cycle
system.cpu08.commit.committed_per_cycle::8       135385      0.54%    100.00% # Number of insts commited each cycle
system.cpu08.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu08.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu08.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu08.commit.committed_per_cycle::total     25274003                       # Number of insts commited each cycle
system.cpu08.commit.fp_insts                  3145787                       # Number of committed floating point instructions.
system.cpu08.commit.function_calls                588                       # Number of function calls committed.
system.cpu08.commit.int_insts                12964740                       # Number of committed integer instructions.
system.cpu08.commit.loads                     1467995                       # Number of loads committed
system.cpu08.commit.membars                      1126                       # Number of memory barriers committed
system.cpu08.commit.op_class_0::No_OpClass          561      0.00%      0.00% # Class of committed instruction
system.cpu08.commit.op_class_0::IntAlu       12956698     78.41%     78.41% # Class of committed instruction
system.cpu08.commit.op_class_0::IntMult             1      0.00%     78.41% # Class of committed instruction
system.cpu08.commit.op_class_0::IntDiv              7      0.00%     78.41% # Class of committed instruction
system.cpu08.commit.op_class_0::FloatAdd            1      0.00%     78.41% # Class of committed instruction
system.cpu08.commit.op_class_0::FloatCmp            0      0.00%     78.41% # Class of committed instruction
system.cpu08.commit.op_class_0::FloatCvt            0      0.00%     78.41% # Class of committed instruction
system.cpu08.commit.op_class_0::FloatMult            0      0.00%     78.41% # Class of committed instruction
system.cpu08.commit.op_class_0::FloatMultAcc            0      0.00%     78.41% # Class of committed instruction
system.cpu08.commit.op_class_0::FloatDiv            0      0.00%     78.41% # Class of committed instruction
system.cpu08.commit.op_class_0::FloatMisc            0      0.00%     78.41% # Class of committed instruction
system.cpu08.commit.op_class_0::FloatSqrt            0      0.00%     78.41% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdAdd             0      0.00%     78.41% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdAddAcc            0      0.00%     78.41% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdAlu       1572878      9.52%     87.93% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdCmp             0      0.00%     87.93% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdCvt        524292      3.17%     91.10% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdMisc            4      0.00%     91.10% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdMult            0      0.00%     91.10% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdMultAcc            0      0.00%     91.10% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdShift            6      0.00%     91.10% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdShiftAcc            0      0.00%     91.10% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdDiv             0      0.00%     91.10% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdSqrt            0      0.00%     91.10% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdFloatAdd            0      0.00%     91.10% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdFloatAlu            0      0.00%     91.10% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdFloatCmp            0      0.00%     91.10% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdFloatCvt            0      0.00%     91.10% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdFloatDiv            0      0.00%     91.10% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdFloatMisc            0      0.00%     91.10% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdFloatMult            0      0.00%     91.10% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdFloatMultAcc            0      0.00%     91.10% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdFloatSqrt            0      0.00%     91.10% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdReduceAdd            0      0.00%     91.10% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdReduceAlu            0      0.00%     91.10% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdReduceCmp            0      0.00%     91.10% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     91.10% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     91.10% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdAes             0      0.00%     91.10% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdAesMix            0      0.00%     91.10% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdSha1Hash            0      0.00%     91.10% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdSha1Hash2            0      0.00%     91.10% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdSha256Hash            0      0.00%     91.10% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdSha256Hash2            0      0.00%     91.10% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdShaSigma2            0      0.00%     91.10% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdShaSigma3            0      0.00%     91.10% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdPredAlu            0      0.00%     91.10% # Class of committed instruction
system.cpu08.commit.op_class_0::MemRead        943698      5.71%     96.81% # Class of committed instruction
system.cpu08.commit.op_class_0::MemWrite         2333      0.01%     96.83% # Class of committed instruction
system.cpu08.commit.op_class_0::FloatMemRead       524297      3.17%    100.00% # Class of committed instruction
system.cpu08.commit.op_class_0::FloatMemWrite            8      0.00%    100.00% # Class of committed instruction
system.cpu08.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu08.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu08.commit.op_class_0::total        16524784                       # Class of committed instruction
system.cpu08.commit.refs                      1470336                       # Number of memory references committed
system.cpu08.commit.swp_count                       0                       # Number of s/w prefetches committed
system.cpu08.commit.vec_insts                       0                       # Number of committed Vector instructions.
system.cpu08.committedInsts                   9201302                       # Number of Instructions Simulated
system.cpu08.committedOps                    16524784                       # Number of Ops (including micro ops) Simulated
system.cpu08.cpi                             2.749468                       # CPI: Cycles Per Instruction
system.cpu08.cpi_total                       2.749468                       # CPI: Total CPI of All Threads
system.cpu08.decode.BlockedCycles            20751687                       # Number of cycles decode is blocked
system.cpu08.decode.DecodedInsts             16537193                       # Number of instructions handled by decode
system.cpu08.decode.IdleCycles                1372095                       # Number of cycles decode is idle
system.cpu08.decode.RunCycles                 2885468                       # Number of cycles decode is running
system.cpu08.decode.SquashCycles                  917                       # Number of cycles decode is squashing
system.cpu08.decode.UnblockCycles              265767                       # Number of cycles decode is unblocking
system.cpu08.dtb.rdAccesses                   1468550                       # TLB accesses on read requests
system.cpu08.dtb.rdMisses                        1626                       # TLB misses on read requests
system.cpu08.dtb.walker.pwrStateResidencyTicks::UNDEFINED 2842138133883                       # Cumulative time (in ticks) in various power states
system.cpu08.dtb.wrAccesses                      2496                       # TLB accesses on write requests
system.cpu08.dtb.wrMisses                           6                       # TLB misses on write requests
system.cpu08.fetch.Branches                   2142880                       # Number of branches that fetch encountered
system.cpu08.fetch.CacheLines                 1758401                       # Number of cache lines fetched
system.cpu08.fetch.Cycles                    23505926                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu08.fetch.IcacheSquashes                  62                       # Number of outstanding Icache misses that were squashed
system.cpu08.fetch.IcacheWaitRetryStallCycles          554                       # Number of stall cycles due to full MSHR
system.cpu08.fetch.Insts                      9209577                       # Number of instructions fetch has processed
system.cpu08.fetch.MiscStallCycles               2780                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu08.fetch.PendingTrapStallCycles         4793                       # Number of stall cycles due to pending traps
system.cpu08.fetch.SquashCycles                  1834                       # Number of cycles fetch has spent squashing
system.cpu08.fetch.branchRate                0.084703                       # Number of branch fetches per cycle
system.cpu08.fetch.icacheStallCycles          1760964                       # Number of cycles fetch is stalled on an Icache miss
system.cpu08.fetch.predictedBranches          1202280                       # Number of branches that fetch has predicted taken
system.cpu08.fetch.rate                      0.364034                       # Number of inst fetches per cycle
system.cpu08.fetch.rateDist::samples         25275934                       # Number of instructions fetched each cycle (Total)
system.cpu08.fetch.rateDist::mean            0.654359                       # Number of instructions fetched each cycle (Total)
system.cpu08.fetch.rateDist::stdev           1.953414                       # Number of instructions fetched each cycle (Total)
system.cpu08.fetch.rateDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu08.fetch.rateDist::0               21925159     86.74%     86.74% # Number of instructions fetched each cycle (Total)
system.cpu08.fetch.rateDist::1                 681715      2.70%     89.44% # Number of instructions fetched each cycle (Total)
system.cpu08.fetch.rateDist::2                    884      0.00%     89.44% # Number of instructions fetched each cycle (Total)
system.cpu08.fetch.rateDist::3                 616458      2.44%     91.88% # Number of instructions fetched each cycle (Total)
system.cpu08.fetch.rateDist::4                 386547      1.53%     93.41% # Number of instructions fetched each cycle (Total)
system.cpu08.fetch.rateDist::5                 199085      0.79%     94.20% # Number of instructions fetched each cycle (Total)
system.cpu08.fetch.rateDist::6                    495      0.00%     94.20% # Number of instructions fetched each cycle (Total)
system.cpu08.fetch.rateDist::7                 262635      1.04%     95.24% # Number of instructions fetched each cycle (Total)
system.cpu08.fetch.rateDist::8                1202956      4.76%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu08.fetch.rateDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu08.fetch.rateDist::min_value              0                       # Number of instructions fetched each cycle (Total)
system.cpu08.fetch.rateDist::max_value              8                       # Number of instructions fetched each cycle (Total)
system.cpu08.fetch.rateDist::total           25275934                       # Number of instructions fetched each cycle (Total)
system.cpu08.fp_regfile_reads                 5767269                       # number of floating regfile reads
system.cpu08.fp_regfile_writes                3145857                       # number of floating regfile writes
system.cpu08.idleCycles                         22750                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu08.iew.branchMispredicts               1007                       # Number of branch mispredicts detected at execute
system.cpu08.iew.exec_branches                2141519                       # Number of branches executed
system.cpu08.iew.exec_nop                           0                       # number of nop insts executed
system.cpu08.iew.exec_rate                   0.842719                       # Inst execution rate
system.cpu08.iew.exec_refs                    6259787                       # number of memory reference insts executed
system.cpu08.iew.exec_stores                     2496                       # Number of stores executed
system.cpu08.iew.exec_swp                           0                       # number of swp insts executed
system.cpu08.iew.iewBlockCycles              19483741                       # Number of cycles IEW is blocking
system.cpu08.iew.iewDispLoadInsts             1469063                       # Number of dispatched load instructions
system.cpu08.iew.iewDispNonSpecInsts              636                       # Number of dispatched non-speculative instructions
system.cpu08.iew.iewDispSquashedInsts              26                       # Number of squashed instructions skipped by dispatch
system.cpu08.iew.iewDispStoreInsts               2805                       # Number of dispatched store instructions
system.cpu08.iew.iewDispatchedInsts          16534444                       # Number of instructions dispatched to IQ
system.cpu08.iew.iewExecLoadInsts             6257291                       # Number of load instructions executed
system.cpu08.iew.iewExecSquashedInsts             525                       # Number of squashed instructions skipped in execute
system.cpu08.iew.iewExecutedInsts            21319676                       # Number of executed instructions
system.cpu08.iew.iewIQFullEvents                  584                       # Number of times the IQ has become full, causing a stall
system.cpu08.iew.iewIdleCycles                      0                       # Number of cycles IEW is idle
system.cpu08.iew.iewLSQFullEvents                   0                       # Number of times the LSQ has become full, causing a stall
system.cpu08.iew.iewSquashCycles                  917                       # Number of cycles IEW is squashing
system.cpu08.iew.iewUnblockCycles               67058                       # Number of cycles IEW is unblocking
system.cpu08.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu08.iew.lsq.thread0.cacheBlocked       985095                       # Number of times an access to memory failed due to the cache being blocked
system.cpu08.iew.lsq.thread0.forwLoads           1105                       # Number of loads that had data forwarded from stores
system.cpu08.iew.lsq.thread0.ignoredResponses            2                       # Number of memory responses ignored because the instruction is squashed
system.cpu08.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu08.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu08.iew.lsq.thread0.memOrderViolation            1                       # Number of memory ordering violations
system.cpu08.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu08.iew.lsq.thread0.squashedLoads         1068                       # Number of loads squashed
system.cpu08.iew.lsq.thread0.squashedStores          464                       # Number of stores squashed
system.cpu08.iew.memOrderViolationEvents            1                       # Number of memory order violations
system.cpu08.iew.predictedNotTakenIncorrect          932                       # Number of branches that were predicted not taken incorrectly
system.cpu08.iew.predictedTakenIncorrect           75                       # Number of branches that were predicted taken incorrectly
system.cpu08.iew.wb_consumers                18019963                       # num instructions consuming a value
system.cpu08.iew.wb_count                    16529931                       # cumulative count of insts written-back
system.cpu08.iew.wb_fanout                   0.720484                       # average fanout of values written-back
system.cpu08.iew.wb_producers                12983093                       # num instructions producing a value
system.cpu08.iew.wb_rate                     0.653391                       # insts written-back per cycle
system.cpu08.iew.wb_sent                     16530680                       # cumulative count of insts sent to commit
system.cpu08.int_regfile_reads               24025493                       # number of integer regfile reads
system.cpu08.int_regfile_writes              10301255                       # number of integer regfile writes
system.cpu08.interrupts.pwrStateResidencyTicks::UNDEFINED 2842138133883                       # Cumulative time (in ticks) in various power states
system.cpu08.ipc                             0.363707                       # IPC: Instructions Per Cycle
system.cpu08.ipc_total                       0.363707                       # IPC: Total IPC of All Threads
system.cpu08.iq.FU_type_0::No_OpClass            1430      0.01%      0.01% # Type of FU issued
system.cpu08.iq.FU_type_0::IntAlu            12961648     60.80%     60.80% # Type of FU issued
system.cpu08.iq.FU_type_0::IntMult                  3      0.00%     60.80% # Type of FU issued
system.cpu08.iq.FU_type_0::IntDiv                   7      0.00%     60.80% # Type of FU issued
system.cpu08.iq.FU_type_0::FloatAdd                23      0.00%     60.80% # Type of FU issued
system.cpu08.iq.FU_type_0::FloatCmp                 0      0.00%     60.80% # Type of FU issued
system.cpu08.iq.FU_type_0::FloatCvt                 0      0.00%     60.80% # Type of FU issued
system.cpu08.iq.FU_type_0::FloatMult                0      0.00%     60.80% # Type of FU issued
system.cpu08.iq.FU_type_0::FloatMultAcc             0      0.00%     60.80% # Type of FU issued
system.cpu08.iq.FU_type_0::FloatDiv                 0      0.00%     60.80% # Type of FU issued
system.cpu08.iq.FU_type_0::FloatMisc                0      0.00%     60.80% # Type of FU issued
system.cpu08.iq.FU_type_0::FloatSqrt                0      0.00%     60.80% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdAdd                  0      0.00%     60.80% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdAddAcc               0      0.00%     60.80% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdAlu            1572878      7.38%     68.18% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdCmp                  0      0.00%     68.18% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdCvt             524292      2.46%     70.64% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdMisc                 4      0.00%     70.64% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdMult                 0      0.00%     70.64% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdMultAcc              0      0.00%     70.64% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdShift                8      0.00%     70.64% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdShiftAcc             0      0.00%     70.64% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdDiv                  0      0.00%     70.64% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdSqrt                 0      0.00%     70.64% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdFloatAdd             0      0.00%     70.64% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdFloatAlu             0      0.00%     70.64% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdFloatCmp             0      0.00%     70.64% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdFloatCvt             0      0.00%     70.64% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdFloatDiv             0      0.00%     70.64% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdFloatMisc            0      0.00%     70.64% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdFloatMult            0      0.00%     70.64% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     70.64% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdFloatSqrt            0      0.00%     70.64% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdReduceAdd            0      0.00%     70.64% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdReduceAlu            0      0.00%     70.64% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdReduceCmp            0      0.00%     70.64% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     70.64% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     70.64% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdAes                  0      0.00%     70.64% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdAesMix               0      0.00%     70.64% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdSha1Hash             0      0.00%     70.64% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdSha1Hash2            0      0.00%     70.64% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdSha256Hash            0      0.00%     70.64% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdSha256Hash2            0      0.00%     70.64% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdShaSigma2            0      0.00%     70.64% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdShaSigma3            0      0.00%     70.64% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdPredAlu              0      0.00%     70.64% # Type of FU issued
system.cpu08.iq.FU_type_0::MemRead             948952      4.45%     75.09% # Type of FU issued
system.cpu08.iq.FU_type_0::MemWrite              2520      0.01%     75.10% # Type of FU issued
system.cpu08.iq.FU_type_0::FloatMemRead       5308427     24.90%    100.00% # Type of FU issued
system.cpu08.iq.FU_type_0::FloatMemWrite            9      0.00%    100.00% # Type of FU issued
system.cpu08.iq.FU_type_0::IprAccess                0      0.00%    100.00% # Type of FU issued
system.cpu08.iq.FU_type_0::InstPrefetch             0      0.00%    100.00% # Type of FU issued
system.cpu08.iq.FU_type_0::total             21320201                       # Type of FU issued
system.cpu08.iq.fp_alu_accesses               8847447                       # Number of floating point alu accesses
system.cpu08.iq.fp_inst_queue_reads          16777395                       # Number of floating instruction queue reads
system.cpu08.iq.fp_inst_queue_wakeup_accesses      3145812                       # Number of floating instruction queue wakeup accesses
system.cpu08.iq.fp_inst_queue_writes          3145979                       # Number of floating instruction queue writes
system.cpu08.iq.fu_busy_cnt                    921804                       # FU busy when requested
system.cpu08.iq.fu_busy_rate                 0.043236                       # FU busy rate (busy events/executed inst)
system.cpu08.iq.fu_full::No_OpClass                 0      0.00%      0.00% # attempts to use FU when none available
system.cpu08.iq.fu_full::IntAlu                  2978      0.32%      0.32% # attempts to use FU when none available
system.cpu08.iq.fu_full::IntMult                    0      0.00%      0.32% # attempts to use FU when none available
system.cpu08.iq.fu_full::IntDiv                     0      0.00%      0.32% # attempts to use FU when none available
system.cpu08.iq.fu_full::FloatAdd                   0      0.00%      0.32% # attempts to use FU when none available
system.cpu08.iq.fu_full::FloatCmp                   0      0.00%      0.32% # attempts to use FU when none available
system.cpu08.iq.fu_full::FloatCvt                   0      0.00%      0.32% # attempts to use FU when none available
system.cpu08.iq.fu_full::FloatMult                  0      0.00%      0.32% # attempts to use FU when none available
system.cpu08.iq.fu_full::FloatMultAcc               0      0.00%      0.32% # attempts to use FU when none available
system.cpu08.iq.fu_full::FloatDiv                   0      0.00%      0.32% # attempts to use FU when none available
system.cpu08.iq.fu_full::FloatMisc                  0      0.00%      0.32% # attempts to use FU when none available
system.cpu08.iq.fu_full::FloatSqrt                  0      0.00%      0.32% # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdAdd                    0      0.00%      0.32% # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdAddAcc                 0      0.00%      0.32% # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdAlu                    0      0.00%      0.32% # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdCmp                    0      0.00%      0.32% # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdCvt                    0      0.00%      0.32% # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdMisc                   0      0.00%      0.32% # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdMult                   0      0.00%      0.32% # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdMultAcc                0      0.00%      0.32% # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdShift                  0      0.00%      0.32% # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdShiftAcc               0      0.00%      0.32% # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdDiv                    0      0.00%      0.32% # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdSqrt                   0      0.00%      0.32% # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdFloatAdd               0      0.00%      0.32% # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdFloatAlu               0      0.00%      0.32% # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdFloatCmp               0      0.00%      0.32% # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdFloatCvt               0      0.00%      0.32% # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdFloatDiv               0      0.00%      0.32% # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdFloatMisc              0      0.00%      0.32% # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdFloatMult              0      0.00%      0.32% # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdFloatMultAcc            0      0.00%      0.32% # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdFloatSqrt              0      0.00%      0.32% # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdReduceAdd              0      0.00%      0.32% # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdReduceAlu              0      0.00%      0.32% # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdReduceCmp              0      0.00%      0.32% # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdFloatReduceAdd            0      0.00%      0.32% # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdFloatReduceCmp            0      0.00%      0.32% # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdAes                    0      0.00%      0.32% # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdAesMix                 0      0.00%      0.32% # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdSha1Hash               0      0.00%      0.32% # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdSha1Hash2              0      0.00%      0.32% # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdSha256Hash             0      0.00%      0.32% # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdSha256Hash2            0      0.00%      0.32% # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdShaSigma2              0      0.00%      0.32% # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdShaSigma3              0      0.00%      0.32% # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdPredAlu                0      0.00%      0.32% # attempts to use FU when none available
system.cpu08.iq.fu_full::MemRead                  772      0.08%      0.41% # attempts to use FU when none available
system.cpu08.iq.fu_full::MemWrite                 553      0.06%      0.47% # attempts to use FU when none available
system.cpu08.iq.fu_full::FloatMemRead          917501     99.53%    100.00% # attempts to use FU when none available
system.cpu08.iq.fu_full::FloatMemWrite              0      0.00%    100.00% # attempts to use FU when none available
system.cpu08.iq.fu_full::IprAccess                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu08.iq.fu_full::InstPrefetch               0      0.00%    100.00% # attempts to use FU when none available
system.cpu08.iq.int_alu_accesses             13393128                       # Number of integer alu accesses
system.cpu08.iq.int_inst_queue_reads         52060930                       # Number of integer instruction queue reads
system.cpu08.iq.int_inst_queue_wakeup_accesses     13384119                       # Number of integer instruction queue wakeup accesses
system.cpu08.iq.int_inst_queue_writes        13398125                       # Number of integer instruction queue writes
system.cpu08.iq.iqInstsAdded                 16532598                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu08.iq.iqInstsIssued                21320201                       # Number of instructions issued
system.cpu08.iq.iqNonSpecInstsAdded              1846                       # Number of non-speculative instructions added to the IQ
system.cpu08.iq.iqSquashedInstsExamined          9659                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu08.iq.iqSquashedInstsIssued             185                       # Number of squashed instructions issued
system.cpu08.iq.iqSquashedNonSpecRemoved          153                       # Number of squashed non-spec instructions that were removed
system.cpu08.iq.iqSquashedOperandsExamined        12156                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu08.iq.issued_per_cycle::samples     25275934                       # Number of insts issued each cycle
system.cpu08.iq.issued_per_cycle::mean       0.843498                       # Number of insts issued each cycle
system.cpu08.iq.issued_per_cycle::stdev      1.996534                       # Number of insts issued each cycle
system.cpu08.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu08.iq.issued_per_cycle::0          20187527     79.87%     79.87% # Number of insts issued each cycle
system.cpu08.iq.issued_per_cycle::1            752033      2.98%     82.84% # Number of insts issued each cycle
system.cpu08.iq.issued_per_cycle::2           1300589      5.15%     87.99% # Number of insts issued each cycle
system.cpu08.iq.issued_per_cycle::3            264845      1.05%     89.04% # Number of insts issued each cycle
system.cpu08.iq.issued_per_cycle::4            263623      1.04%     90.08% # Number of insts issued each cycle
system.cpu08.iq.issued_per_cycle::5            715272      2.83%     92.91% # Number of insts issued each cycle
system.cpu08.iq.issued_per_cycle::6            264952      1.05%     93.96% # Number of insts issued each cycle
system.cpu08.iq.issued_per_cycle::7           1264853      5.00%     98.96% # Number of insts issued each cycle
system.cpu08.iq.issued_per_cycle::8            262240      1.04%    100.00% # Number of insts issued each cycle
system.cpu08.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu08.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu08.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu08.iq.issued_per_cycle::total      25275934                       # Number of insts issued each cycle
system.cpu08.iq.rate                         0.842740                       # Inst issue rate
system.cpu08.iq.vec_alu_accesses                    0                       # Number of vector alu accesses
system.cpu08.iq.vec_inst_queue_reads                0                       # Number of vector instruction queue reads
system.cpu08.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu08.iq.vec_inst_queue_writes               0                       # Number of vector instruction queue writes
system.cpu08.itb.rdAccesses                         0                       # TLB accesses on read requests
system.cpu08.itb.rdMisses                           0                       # TLB misses on read requests
system.cpu08.itb.walker.pwrStateResidencyTicks::UNDEFINED 2842138133883                       # Cumulative time (in ticks) in various power states
system.cpu08.itb.wrAccesses                   1759112                       # TLB accesses on write requests
system.cpu08.itb.wrMisses                         725                       # TLB misses on write requests
system.cpu08.memDep0.conflictingLoads            6211                       # Number of conflicting loads.
system.cpu08.memDep0.conflictingStores           2423                       # Number of conflicting stores.
system.cpu08.memDep0.insertedLoads            1469063                       # Number of loads inserted to the mem dependence unit.
system.cpu08.memDep0.insertedStores              2805                       # Number of stores inserted to the mem dependence unit.
system.cpu08.misc_regfile_reads              10542742                       # number of misc regfile reads
system.cpu08.misc_regfile_writes                    1                       # number of misc regfile writes
system.cpu08.numCycles                       25298684                       # number of cpu cycles simulated
system.cpu08.numPwrStateTransitions                 5                       # Number of power state transitions
system.cpu08.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu08.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu08.pwrStateClkGateDist::samples            3                       # Distribution of time spent in the clock gated state
system.cpu08.pwrStateClkGateDist::mean   479505141207                       # Distribution of time spent in the clock gated state
system.cpu08.pwrStateClkGateDist::stdev  673983669342.748169                       # Distribution of time spent in the clock gated state
system.cpu08.pwrStateClkGateDist::1000-5e+10            1     33.33%     33.33% # Distribution of time spent in the clock gated state
system.cpu08.pwrStateClkGateDist::1.5e+11-2e+11            1     33.33%     66.67% # Distribution of time spent in the clock gated state
system.cpu08.pwrStateClkGateDist::overflows            1     33.33%    100.00% # Distribution of time spent in the clock gated state
system.cpu08.pwrStateClkGateDist::min_value   4218035742                       # Distribution of time spent in the clock gated state
system.cpu08.pwrStateClkGateDist::max_value 1250843936634                       # Distribution of time spent in the clock gated state
system.cpu08.pwrStateClkGateDist::total             3                       # Distribution of time spent in the clock gated state
system.cpu08.pwrStateResidencyTicks::ON  1403622710262                       # Cumulative time (in ticks) in various power states
system.cpu08.pwrStateResidencyTicks::CLK_GATED 1438515423621                       # Cumulative time (in ticks) in various power states
system.cpu08.quiesceCycles                 8496983893                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu08.rename.BlockCycles              19692177                       # Number of cycles rename is blocking
system.cpu08.rename.CommittedMaps            20648387                       # Number of HB maps that are committed
system.cpu08.rename.IQFullEvents               991947                       # Number of times rename has blocked due to IQ full
system.cpu08.rename.IdleCycles                1504588                       # Number of cycles rename is idle
system.cpu08.rename.ROBFullEvents                  66                       # Number of times rename has blocked due to ROB full
system.cpu08.rename.RenameLookups            36690808                       # Number of register rename lookups that rename has made
system.cpu08.rename.RenamedInsts             16536021                       # Number of instructions processed by rename
system.cpu08.rename.RenamedOperands          20660151                       # Number of destination operands rename has renamed
system.cpu08.rename.RunCycles                 3018436                       # Number of cycles rename is running
system.cpu08.rename.SquashCycles                  917                       # Number of cycles rename is squashing
system.cpu08.rename.UnblockCycles             1058395                       # Number of cycles rename is unblocking
system.cpu08.rename.UndoneMaps                  11764                       # Number of HB maps that are undone due to squashing
system.cpu08.rename.fp_rename_lookups         5767563                       # Number of floating rename lookups
system.cpu08.rename.int_rename_lookups       14456572                       # Number of integer rename lookups
system.cpu08.rename.serializeStallCycles         1421                       # count of cycles rename stalled for serializing inst
system.cpu08.rename.serializingInsts               34                       # count of serializing insts renamed
system.cpu08.rename.skidInsts                 1921699                       # count of insts added to the skid buffer
system.cpu08.rename.tempSerializingInsts           34                       # count of temporary serializing insts renamed
system.cpu08.rob.rob_reads                   41672200                       # The number of ROB reads
system.cpu08.rob.rob_writes                  33069328                       # The number of ROB writes
system.cpu08.timesIdled                            66                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu09.apic_clk_domain.clock               5328                       # Clock period in ticks
system.cpu09.branchPred.BTBCorrect                  0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu09.branchPred.BTBHitPct            0.000000                       # BTB Hit Percentage
system.cpu09.branchPred.BTBHits                     0                       # Number of BTB hits
system.cpu09.branchPred.BTBLookups            1653757                       # Number of BTB lookups
system.cpu09.branchPred.RASInCorrect               44                       # Number of incorrect RAS predictions.
system.cpu09.branchPred.condIncorrect             248                       # Number of conditional branches incorrect
system.cpu09.branchPred.condPredicted         2110803                       # Number of conditional branches predicted
system.cpu09.branchPred.indirectHits          1185531                       # Number of indirect target hits.
system.cpu09.branchPred.indirectLookups       1653757                       # Number of indirect predictor lookups.
system.cpu09.branchPred.indirectMisses         468226                       # Number of indirect misses.
system.cpu09.branchPred.lookups               2110803                       # Number of BP lookups
system.cpu09.branchPred.usedRAS                   681                       # Number of times the RAS was used to get a target.
system.cpu09.branchPredindirectMispredicted          149                       # Number of mispredicted indirect branches.
system.cpu09.cc_regfile_reads                10545276                       # number of cc regfile reads
system.cpu09.cc_regfile_writes                7110491                       # number of cc regfile writes
system.cpu09.commit.amos                            0                       # Number of atomic instructions committed
system.cpu09.commit.branchMispredicts             972                       # The number of times a branch was mispredicted
system.cpu09.commit.branches                  2108888                       # Number of branches committed
system.cpu09.commit.bw_lim_events              135432                       # number cycles where commit BW limit reached
system.cpu09.commit.commitNonSpecStalls          1675                       # The number of times commit has been forced to stall to communicate backwards
system.cpu09.commit.commitSquashedInsts          9418                       # The number of squashed insts skipped by commit
system.cpu09.commit.committedInsts            9088751                       # Number of instructions committed
system.cpu09.commit.committedOps             16331879                       # Number of ops (including micro ops) committed
system.cpu09.commit.committed_per_cycle::samples     25276739                       # Number of insts commited each cycle
system.cpu09.commit.committed_per_cycle::mean     0.646123                       # Number of insts commited each cycle
system.cpu09.commit.committed_per_cycle::stdev     1.589035                       # Number of insts commited each cycle
system.cpu09.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu09.commit.committed_per_cycle::0     20506046     81.13%     81.13% # Number of insts commited each cycle
system.cpu09.commit.committed_per_cycle::1      1273598      5.04%     86.16% # Number of insts commited each cycle
system.cpu09.commit.committed_per_cycle::2          717      0.00%     86.17% # Number of insts commited each cycle
system.cpu09.commit.committed_per_cycle::3      1466075      5.80%     91.97% # Number of insts commited each cycle
system.cpu09.commit.committed_per_cycle::4       929463      3.68%     95.64% # Number of insts commited each cycle
system.cpu09.commit.committed_per_cycle::5       384437      1.52%     97.17% # Number of insts commited each cycle
system.cpu09.commit.committed_per_cycle::6       131668      0.52%     97.69% # Number of insts commited each cycle
system.cpu09.commit.committed_per_cycle::7       449303      1.78%     99.46% # Number of insts commited each cycle
system.cpu09.commit.committed_per_cycle::8       135432      0.54%    100.00% # Number of insts commited each cycle
system.cpu09.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu09.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu09.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu09.commit.committed_per_cycle::total     25276739                       # Number of insts commited each cycle
system.cpu09.commit.fp_insts                  3145787                       # Number of committed floating point instructions.
system.cpu09.commit.function_calls                589                       # Number of function calls committed.
system.cpu09.commit.int_insts                12787910                       # Number of committed integer instructions.
system.cpu09.commit.loads                     1451893                       # Number of loads committed
system.cpu09.commit.membars                      1114                       # Number of memory barriers committed
system.cpu09.commit.op_class_0::No_OpClass          556      0.00%      0.00% # Class of committed instruction
system.cpu09.commit.op_class_0::IntAlu       12779911     78.25%     78.25% # Class of committed instruction
system.cpu09.commit.op_class_0::IntMult             1      0.00%     78.25% # Class of committed instruction
system.cpu09.commit.op_class_0::IntDiv              7      0.00%     78.25% # Class of committed instruction
system.cpu09.commit.op_class_0::FloatAdd            1      0.00%     78.25% # Class of committed instruction
system.cpu09.commit.op_class_0::FloatCmp            0      0.00%     78.25% # Class of committed instruction
system.cpu09.commit.op_class_0::FloatCvt            0      0.00%     78.25% # Class of committed instruction
system.cpu09.commit.op_class_0::FloatMult            0      0.00%     78.25% # Class of committed instruction
system.cpu09.commit.op_class_0::FloatMultAcc            0      0.00%     78.25% # Class of committed instruction
system.cpu09.commit.op_class_0::FloatDiv            0      0.00%     78.25% # Class of committed instruction
system.cpu09.commit.op_class_0::FloatMisc            0      0.00%     78.25% # Class of committed instruction
system.cpu09.commit.op_class_0::FloatSqrt            0      0.00%     78.25% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdAdd             0      0.00%     78.25% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdAddAcc            0      0.00%     78.25% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdAlu       1572878      9.63%     87.89% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdCmp             0      0.00%     87.89% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdCvt        524292      3.21%     91.10% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdMisc            4      0.00%     91.10% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdMult            0      0.00%     91.10% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdMultAcc            0      0.00%     91.10% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdShift            6      0.00%     91.10% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdShiftAcc            0      0.00%     91.10% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdDiv             0      0.00%     91.10% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdSqrt            0      0.00%     91.10% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdFloatAdd            0      0.00%     91.10% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdFloatAlu            0      0.00%     91.10% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdFloatCmp            0      0.00%     91.10% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdFloatCvt            0      0.00%     91.10% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdFloatDiv            0      0.00%     91.10% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdFloatMisc            0      0.00%     91.10% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdFloatMult            0      0.00%     91.10% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdFloatMultAcc            0      0.00%     91.10% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdFloatSqrt            0      0.00%     91.10% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdReduceAdd            0      0.00%     91.10% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdReduceAlu            0      0.00%     91.10% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdReduceCmp            0      0.00%     91.10% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     91.10% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     91.10% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdAes             0      0.00%     91.10% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdAesMix            0      0.00%     91.10% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdSha1Hash            0      0.00%     91.10% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdSha1Hash2            0      0.00%     91.10% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdSha256Hash            0      0.00%     91.10% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdSha256Hash2            0      0.00%     91.10% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdShaSigma2            0      0.00%     91.10% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdShaSigma3            0      0.00%     91.10% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdPredAlu            0      0.00%     91.10% # Class of committed instruction
system.cpu09.commit.op_class_0::MemRead        927596      5.68%     96.78% # Class of committed instruction
system.cpu09.commit.op_class_0::MemWrite         2322      0.01%     96.79% # Class of committed instruction
system.cpu09.commit.op_class_0::FloatMemRead       524297      3.21%    100.00% # Class of committed instruction
system.cpu09.commit.op_class_0::FloatMemWrite            8      0.00%    100.00% # Class of committed instruction
system.cpu09.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu09.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu09.commit.op_class_0::total        16331879                       # Class of committed instruction
system.cpu09.commit.refs                      1454223                       # Number of memory references committed
system.cpu09.commit.swp_count                       0                       # Number of s/w prefetches committed
system.cpu09.commit.vec_insts                       0                       # Number of committed Vector instructions.
system.cpu09.committedInsts                   9088751                       # Number of Instructions Simulated
system.cpu09.committedOps                    16331879                       # Number of Ops (including micro ops) Simulated
system.cpu09.cpi                             2.782883                       # CPI: Cycles Per Instruction
system.cpu09.cpi_total                       2.782883                       # CPI: Total CPI of All Threads
system.cpu09.decode.BlockedCycles            20826179                       # Number of cycles decode is blocked
system.cpu09.decode.DecodedInsts             16344980                       # Number of instructions handled by decode
system.cpu09.decode.IdleCycles                1345642                       # Number of cycles decode is idle
system.cpu09.decode.RunCycles                 2709188                       # Number of cycles decode is running
system.cpu09.decode.SquashCycles                  982                       # Number of cycles decode is squashing
system.cpu09.decode.UnblockCycles              396793                       # Number of cycles decode is unblocking
system.cpu09.dtb.rdAccesses                   1452437                       # TLB accesses on read requests
system.cpu09.dtb.rdMisses                        1612                       # TLB misses on read requests
system.cpu09.dtb.walker.pwrStateResidencyTicks::UNDEFINED 2842138133883                       # Cumulative time (in ticks) in various power states
system.cpu09.dtb.wrAccesses                      2498                       # TLB accesses on write requests
system.cpu09.dtb.wrMisses                           6                       # TLB misses on write requests
system.cpu09.fetch.Branches                   2110803                       # Number of branches that fetch encountered
system.cpu09.fetch.CacheLines                 1731929                       # Number of cache lines fetched
system.cpu09.fetch.Cycles                    23535099                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu09.fetch.IcacheSquashes                  70                       # Number of outstanding Icache misses that were squashed
system.cpu09.fetch.IcacheWaitRetryStallCycles          481                       # Number of stall cycles due to full MSHR
system.cpu09.fetch.Insts                      9097244                       # Number of instructions fetch has processed
system.cpu09.fetch.MiscStallCycles               3334                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu09.fetch.PendingTrapStallCycles         5027                       # Number of stall cycles due to pending traps
system.cpu09.fetch.SquashCycles                  1964                       # Number of cycles fetch has spent squashing
system.cpu09.fetch.branchRate                0.083454                       # Number of branch fetches per cycle
system.cpu09.fetch.icacheStallCycles          1733861                       # Number of cycles fetch is stalled on an Icache miss
system.cpu09.fetch.predictedBranches          1186212                       # Number of branches that fetch has predicted taken
system.cpu09.fetch.rate                      0.359675                       # Number of inst fetches per cycle
system.cpu09.fetch.rateDist::samples         25278784                       # Number of instructions fetched each cycle (Total)
system.cpu09.fetch.rateDist::mean            0.646682                       # Number of instructions fetched each cycle (Total)
system.cpu09.fetch.rateDist::stdev           1.932966                       # Number of instructions fetched each cycle (Total)
system.cpu09.fetch.rateDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu09.fetch.rateDist::0               21973348     86.92%     86.92% # Number of instructions fetched each cycle (Total)
system.cpu09.fetch.rateDist::1                 602915      2.39%     89.31% # Number of instructions fetched each cycle (Total)
system.cpu09.fetch.rateDist::2                    888      0.00%     89.31% # Number of instructions fetched each cycle (Total)
system.cpu09.fetch.rateDist::3                 668703      2.65%     91.96% # Number of instructions fetched each cycle (Total)
system.cpu09.fetch.rateDist::4                 383721      1.52%     93.48% # Number of instructions fetched each cycle (Total)
system.cpu09.fetch.rateDist::5                 264642      1.05%     94.52% # Number of instructions fetched each cycle (Total)
system.cpu09.fetch.rateDist::6                    496      0.00%     94.52% # Number of instructions fetched each cycle (Total)
system.cpu09.fetch.rateDist::7                 197110      0.78%     95.30% # Number of instructions fetched each cycle (Total)
system.cpu09.fetch.rateDist::8                1186961      4.70%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu09.fetch.rateDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu09.fetch.rateDist::min_value              0                       # Number of instructions fetched each cycle (Total)
system.cpu09.fetch.rateDist::max_value              8                       # Number of instructions fetched each cycle (Total)
system.cpu09.fetch.rateDist::total           25278784                       # Number of instructions fetched each cycle (Total)
system.cpu09.fp_regfile_reads                 5767268                       # number of floating regfile reads
system.cpu09.fp_regfile_writes                3145857                       # number of floating regfile writes
system.cpu09.idleCycles                         14150                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu09.iew.branchMispredicts               1077                       # Number of branch mispredicts detected at execute
system.cpu09.iew.exec_branches                2109378                       # Number of branches executed
system.cpu09.iew.exec_nop                           0                       # number of nop insts executed
system.cpu09.iew.exec_rate                   0.843053                       # Inst execution rate
system.cpu09.iew.exec_refs                    6440087                       # number of memory reference insts executed
system.cpu09.iew.exec_stores                     2498                       # Number of stores executed
system.cpu09.iew.exec_swp                           0                       # number of swp insts executed
system.cpu09.iew.iewBlockCycles              19624636                       # Number of cycles IEW is blocking
system.cpu09.iew.iewDispLoadInsts             1453041                       # Number of dispatched load instructions
system.cpu09.iew.iewDispNonSpecInsts              645                       # Number of dispatched non-speculative instructions
system.cpu09.iew.iewDispSquashedInsts              18                       # Number of squashed instructions skipped by dispatch
system.cpu09.iew.iewDispStoreInsts               2866                       # Number of dispatched store instructions
system.cpu09.iew.iewDispatchedInsts          16341942                       # Number of instructions dispatched to IQ
system.cpu09.iew.iewExecLoadInsts             6437589                       # Number of load instructions executed
system.cpu09.iew.iewExecSquashedInsts             570                       # Number of squashed instructions skipped in execute
system.cpu09.iew.iewExecutedInsts            21323296                       # Number of executed instructions
system.cpu09.iew.iewIQFullEvents                  590                       # Number of times the IQ has become full, causing a stall
system.cpu09.iew.iewIdleCycles                      0                       # Number of cycles IEW is idle
system.cpu09.iew.iewLSQFullEvents                   0                       # Number of times the LSQ has become full, causing a stall
system.cpu09.iew.iewSquashCycles                  982                       # Number of cycles IEW is squashing
system.cpu09.iew.iewUnblockCycles               67050                       # Number of cycles IEW is unblocking
system.cpu09.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu09.iew.lsq.thread0.cacheBlocked      1050612                       # Number of times an access to memory failed due to the cache being blocked
system.cpu09.iew.lsq.thread0.forwLoads           1099                       # Number of loads that had data forwarded from stores
system.cpu09.iew.lsq.thread0.ignoredResponses            1                       # Number of memory responses ignored because the instruction is squashed
system.cpu09.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu09.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu09.iew.lsq.thread0.memOrderViolation            1                       # Number of memory ordering violations
system.cpu09.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu09.iew.lsq.thread0.squashedLoads         1148                       # Number of loads squashed
system.cpu09.iew.lsq.thread0.squashedStores          536                       # Number of stores squashed
system.cpu09.iew.memOrderViolationEvents            1                       # Number of memory order violations
system.cpu09.iew.predictedNotTakenIncorrect          995                       # Number of branches that were predicted not taken incorrectly
system.cpu09.iew.predictedTakenIncorrect           82                       # Number of branches that were predicted taken incorrectly
system.cpu09.iew.wb_consumers                17774842                       # num instructions consuming a value
system.cpu09.iew.wb_count                    16337118                       # cumulative count of insts written-back
system.cpu09.iew.wb_fanout                   0.722285                       # average fanout of values written-back
system.cpu09.iew.wb_producers                12838504                       # num instructions producing a value
system.cpu09.iew.wb_rate                     0.645916                       # insts written-back per cycle
system.cpu09.iew.wb_sent                     16337912                       # cumulative count of insts sent to commit
system.cpu09.int_regfile_reads               24225402                       # number of integer regfile reads
system.cpu09.int_regfile_writes              10156658                       # number of integer regfile writes
system.cpu09.interrupts.pwrStateResidencyTicks::UNDEFINED 2842138133883                       # Cumulative time (in ticks) in various power states
system.cpu09.ipc                             0.359340                       # IPC: Instructions Per Cycle
system.cpu09.ipc_total                       0.359340                       # IPC: Total IPC of All Threads
system.cpu09.iq.FU_type_0::No_OpClass            1490      0.01%      0.01% # Type of FU issued
system.cpu09.iq.FU_type_0::IntAlu            12784944     59.96%     59.96% # Type of FU issued
system.cpu09.iq.FU_type_0::IntMult                  3      0.00%     59.96% # Type of FU issued
system.cpu09.iq.FU_type_0::IntDiv                   7      0.00%     59.96% # Type of FU issued
system.cpu09.iq.FU_type_0::FloatAdd                23      0.00%     59.96% # Type of FU issued
system.cpu09.iq.FU_type_0::FloatCmp                 0      0.00%     59.96% # Type of FU issued
system.cpu09.iq.FU_type_0::FloatCvt                 0      0.00%     59.96% # Type of FU issued
system.cpu09.iq.FU_type_0::FloatMult                0      0.00%     59.96% # Type of FU issued
system.cpu09.iq.FU_type_0::FloatMultAcc             0      0.00%     59.96% # Type of FU issued
system.cpu09.iq.FU_type_0::FloatDiv                 0      0.00%     59.96% # Type of FU issued
system.cpu09.iq.FU_type_0::FloatMisc                0      0.00%     59.96% # Type of FU issued
system.cpu09.iq.FU_type_0::FloatSqrt                0      0.00%     59.96% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdAdd                  0      0.00%     59.96% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdAddAcc               0      0.00%     59.96% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdAlu            1572878      7.38%     67.34% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdCmp                  0      0.00%     67.34% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdCvt             524292      2.46%     69.80% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdMisc                 4      0.00%     69.80% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdMult                 0      0.00%     69.80% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdMultAcc              0      0.00%     69.80% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdShift                8      0.00%     69.80% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdShiftAcc             0      0.00%     69.80% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdDiv                  0      0.00%     69.80% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdSqrt                 0      0.00%     69.80% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdFloatAdd             0      0.00%     69.80% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdFloatAlu             0      0.00%     69.80% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdFloatCmp             0      0.00%     69.80% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdFloatCvt             0      0.00%     69.80% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdFloatDiv             0      0.00%     69.80% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdFloatMisc            0      0.00%     69.80% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdFloatMult            0      0.00%     69.80% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     69.80% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdFloatSqrt            0      0.00%     69.80% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdReduceAdd            0      0.00%     69.80% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdReduceAlu            0      0.00%     69.80% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdReduceCmp            0      0.00%     69.80% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     69.80% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     69.80% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdAes                  0      0.00%     69.80% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdAesMix               0      0.00%     69.80% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdSha1Hash             0      0.00%     69.80% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdSha1Hash2            0      0.00%     69.80% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdSha256Hash            0      0.00%     69.80% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdSha256Hash2            0      0.00%     69.80% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdShaSigma2            0      0.00%     69.80% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdShaSigma3            0      0.00%     69.80% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdPredAlu              0      0.00%     69.80% # Type of FU issued
system.cpu09.iq.FU_type_0::MemRead             932712      4.37%     74.17% # Type of FU issued
system.cpu09.iq.FU_type_0::MemWrite              2525      0.01%     74.18% # Type of FU issued
system.cpu09.iq.FU_type_0::FloatMemRead       5504972     25.82%    100.00% # Type of FU issued
system.cpu09.iq.FU_type_0::FloatMemWrite            8      0.00%    100.00% # Type of FU issued
system.cpu09.iq.FU_type_0::IprAccess                0      0.00%    100.00% # Type of FU issued
system.cpu09.iq.FU_type_0::InstPrefetch             0      0.00%    100.00% # Type of FU issued
system.cpu09.iq.FU_type_0::total             21323866                       # Type of FU issued
system.cpu09.iq.fp_alu_accesses               8912916                       # Number of floating point alu accesses
system.cpu09.iq.fp_inst_queue_reads          17039408                       # Number of floating instruction queue reads
system.cpu09.iq.fp_inst_queue_wakeup_accesses      3145811                       # Number of floating instruction queue wakeup accesses
system.cpu09.iq.fp_inst_queue_writes          3145979                       # Number of floating instruction queue writes
system.cpu09.iq.fu_busy_cnt                    790758                       # FU busy when requested
system.cpu09.iq.fu_busy_rate                 0.037083                       # FU busy rate (busy events/executed inst)
system.cpu09.iq.fu_full::No_OpClass                 0      0.00%      0.00% # attempts to use FU when none available
system.cpu09.iq.fu_full::IntAlu                  3046      0.39%      0.39% # attempts to use FU when none available
system.cpu09.iq.fu_full::IntMult                    0      0.00%      0.39% # attempts to use FU when none available
system.cpu09.iq.fu_full::IntDiv                     0      0.00%      0.39% # attempts to use FU when none available
system.cpu09.iq.fu_full::FloatAdd                   0      0.00%      0.39% # attempts to use FU when none available
system.cpu09.iq.fu_full::FloatCmp                   0      0.00%      0.39% # attempts to use FU when none available
system.cpu09.iq.fu_full::FloatCvt                   0      0.00%      0.39% # attempts to use FU when none available
system.cpu09.iq.fu_full::FloatMult                  0      0.00%      0.39% # attempts to use FU when none available
system.cpu09.iq.fu_full::FloatMultAcc               0      0.00%      0.39% # attempts to use FU when none available
system.cpu09.iq.fu_full::FloatDiv                   0      0.00%      0.39% # attempts to use FU when none available
system.cpu09.iq.fu_full::FloatMisc                  0      0.00%      0.39% # attempts to use FU when none available
system.cpu09.iq.fu_full::FloatSqrt                  0      0.00%      0.39% # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdAdd                    0      0.00%      0.39% # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdAddAcc                 0      0.00%      0.39% # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdAlu                    0      0.00%      0.39% # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdCmp                    0      0.00%      0.39% # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdCvt                    0      0.00%      0.39% # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdMisc                   0      0.00%      0.39% # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdMult                   0      0.00%      0.39% # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdMultAcc                0      0.00%      0.39% # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdShift                  0      0.00%      0.39% # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdShiftAcc               0      0.00%      0.39% # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdDiv                    0      0.00%      0.39% # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdSqrt                   0      0.00%      0.39% # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdFloatAdd               0      0.00%      0.39% # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdFloatAlu               0      0.00%      0.39% # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdFloatCmp               0      0.00%      0.39% # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdFloatCvt               0      0.00%      0.39% # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdFloatDiv               0      0.00%      0.39% # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdFloatMisc              0      0.00%      0.39% # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdFloatMult              0      0.00%      0.39% # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdFloatMultAcc            0      0.00%      0.39% # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdFloatSqrt              0      0.00%      0.39% # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdReduceAdd              0      0.00%      0.39% # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdReduceAlu              0      0.00%      0.39% # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdReduceCmp              0      0.00%      0.39% # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdFloatReduceAdd            0      0.00%      0.39% # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdFloatReduceCmp            0      0.00%      0.39% # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdAes                    0      0.00%      0.39% # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdAesMix                 0      0.00%      0.39% # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdSha1Hash               0      0.00%      0.39% # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdSha1Hash2              0      0.00%      0.39% # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdSha256Hash             0      0.00%      0.39% # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdSha256Hash2            0      0.00%      0.39% # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdShaSigma2              0      0.00%      0.39% # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdShaSigma3              0      0.00%      0.39% # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdPredAlu                0      0.00%      0.39% # attempts to use FU when none available
system.cpu09.iq.fu_full::MemRead                  732      0.09%      0.48% # attempts to use FU when none available
system.cpu09.iq.fu_full::MemWrite                 554      0.07%      0.55% # attempts to use FU when none available
system.cpu09.iq.fu_full::FloatMemRead          786426     99.45%    100.00% # attempts to use FU when none available
system.cpu09.iq.fu_full::FloatMemWrite              0      0.00%    100.00% # attempts to use FU when none available
system.cpu09.iq.fu_full::IprAccess                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu09.iq.fu_full::InstPrefetch               0      0.00%    100.00% # attempts to use FU when none available
system.cpu09.iq.int_alu_accesses             13200218                       # Number of integer alu accesses
system.cpu09.iq.int_inst_queue_reads         51678031                       # Number of integer instruction queue reads
system.cpu09.iq.int_inst_queue_wakeup_accesses     13191307                       # Number of integer instruction queue wakeup accesses
system.cpu09.iq.int_inst_queue_writes        13206026                       # Number of integer instruction queue writes
system.cpu09.iq.iqInstsAdded                 16340072                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu09.iq.iqInstsIssued                21323866                       # Number of instructions issued
system.cpu09.iq.iqNonSpecInstsAdded              1870                       # Number of non-speculative instructions added to the IQ
system.cpu09.iq.iqSquashedInstsExamined         10062                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu09.iq.iqSquashedInstsIssued             165                       # Number of squashed instructions issued
system.cpu09.iq.iqSquashedNonSpecRemoved          195                       # Number of squashed non-spec instructions that were removed
system.cpu09.iq.iqSquashedOperandsExamined        12836                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu09.iq.issued_per_cycle::samples     25278784                       # Number of insts issued each cycle
system.cpu09.iq.issued_per_cycle::mean       0.843548                       # Number of insts issued each cycle
system.cpu09.iq.issued_per_cycle::stdev      1.989937                       # Number of insts issued each cycle
system.cpu09.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu09.iq.issued_per_cycle::0          20118019     79.58%     79.58% # Number of insts issued each cycle
system.cpu09.iq.issued_per_cycle::1            869832      3.44%     83.03% # Number of insts issued each cycle
system.cpu09.iq.issued_per_cycle::2           1274044      5.04%     88.07% # Number of insts issued each cycle
system.cpu09.iq.issued_per_cycle::3            133801      0.53%     88.59% # Number of insts issued each cycle
system.cpu09.iq.issued_per_cycle::4            460168      1.82%     90.42% # Number of insts issued each cycle
system.cpu09.iq.issued_per_cycle::5            581386      2.30%     92.72% # Number of insts issued each cycle
system.cpu09.iq.issued_per_cycle::6            396039      1.57%     94.28% # Number of insts issued each cycle
system.cpu09.iq.issued_per_cycle::7           1183253      4.68%     98.96% # Number of insts issued each cycle
system.cpu09.iq.issued_per_cycle::8            262242      1.04%    100.00% # Number of insts issued each cycle
system.cpu09.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu09.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu09.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu09.iq.issued_per_cycle::total      25278784                       # Number of insts issued each cycle
system.cpu09.iq.rate                         0.843076                       # Inst issue rate
system.cpu09.iq.vec_alu_accesses                    0                       # Number of vector alu accesses
system.cpu09.iq.vec_inst_queue_reads                0                       # Number of vector instruction queue reads
system.cpu09.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu09.iq.vec_inst_queue_writes               0                       # Number of vector instruction queue writes
system.cpu09.itb.rdAccesses                         0                       # TLB accesses on read requests
system.cpu09.itb.rdMisses                           0                       # TLB misses on read requests
system.cpu09.itb.walker.pwrStateResidencyTicks::UNDEFINED 2842138133883                       # Cumulative time (in ticks) in various power states
system.cpu09.itb.wrAccesses                   1732693                       # TLB accesses on write requests
system.cpu09.itb.wrMisses                         778                       # TLB misses on write requests
system.cpu09.memDep0.conflictingLoads            6213                       # Number of conflicting loads.
system.cpu09.memDep0.conflictingStores           2453                       # Number of conflicting stores.
system.cpu09.memDep0.insertedLoads            1453041                       # Number of loads inserted to the mem dependence unit.
system.cpu09.memDep0.insertedStores              2866                       # Number of stores inserted to the mem dependence unit.
system.cpu09.misc_regfile_reads              10658762                       # number of misc regfile reads
system.cpu09.misc_regfile_writes                    1                       # number of misc regfile writes
system.cpu09.numCycles                       25292934                       # number of cpu cycles simulated
system.cpu09.numPwrStateTransitions                 5                       # Number of power state transitions
system.cpu09.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu09.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu09.pwrStateClkGateDist::samples            3                       # Distribution of time spent in the clock gated state
system.cpu09.pwrStateClkGateDist::mean   479505125001                       # Distribution of time spent in the clock gated state
system.cpu09.pwrStateClkGateDist::stdev  673983556885.544312                       # Distribution of time spent in the clock gated state
system.cpu09.pwrStateClkGateDist::1000-5e+10            1     33.33%     33.33% # Distribution of time spent in the clock gated state
system.cpu09.pwrStateClkGateDist::1.5e+11-2e+11            1     33.33%     66.67% # Distribution of time spent in the clock gated state
system.cpu09.pwrStateClkGateDist::overflows            1     33.33%    100.00% # Distribution of time spent in the clock gated state
system.cpu09.pwrStateClkGateDist::min_value   4217940504                       # Distribution of time spent in the clock gated state
system.cpu09.pwrStateClkGateDist::max_value 1250843765139                       # Distribution of time spent in the clock gated state
system.cpu09.pwrStateClkGateDist::total             3                       # Distribution of time spent in the clock gated state
system.cpu09.pwrStateResidencyTicks::ON  1403622758880                       # Cumulative time (in ticks) in various power states
system.cpu09.pwrStateResidencyTicks::CLK_GATED 1438515375003                       # Cumulative time (in ticks) in various power states
system.cpu09.quiesceCycles                 8496989929                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu09.rename.BlockCycles              20028656                       # Number of cycles rename is blocking
system.cpu09.rename.CommittedMaps            20407281                       # Number of HB maps that are committed
system.cpu09.rename.IQFullEvents               729757                       # Number of times rename has blocked due to IQ full
system.cpu09.rename.IdleCycles                1478141                       # Number of cycles rename is idle
system.cpu09.rename.ROBFullEvents                  56                       # Number of times rename has blocked due to ROB full
system.cpu09.rename.RenameLookups            36257744                       # Number of register rename lookups that rename has made
system.cpu09.rename.RenamedInsts             16343676                       # Number of instructions processed by rename
system.cpu09.rename.RenamedOperands          20419420                       # Number of destination operands rename has renamed
system.cpu09.rename.RunCycles                 2907652                       # Number of cycles rename is running
system.cpu09.rename.SquashCycles                  982                       # Number of cycles rename is squashing
system.cpu09.rename.UnblockCycles              861710                       # Number of cycles rename is unblocking
system.cpu09.rename.UndoneMaps                  12139                       # Number of HB maps that are undone due to squashing
system.cpu09.rename.fp_rename_lookups         5767563                       # Number of floating rename lookups
system.cpu09.rename.int_rename_lookups       14264322                       # Number of integer rename lookups
system.cpu09.rename.serializeStallCycles         1643                       # count of cycles rename stalled for serializing inst
system.cpu09.rename.serializingInsts               35                       # count of serializing insts renamed
system.cpu09.rename.skidInsts                 1986998                       # count of insts added to the skid buffer
system.cpu09.rename.tempSerializingInsts           35                       # count of temporary serializing insts renamed
system.cpu09.rob.rob_reads                   41482500                       # The number of ROB reads
system.cpu09.rob.rob_writes                  32684639                       # The number of ROB writes
system.cpu09.timesIdled                            63                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu10.apic_clk_domain.clock               5328                       # Clock period in ticks
system.cpu10.branchPred.BTBCorrect                  0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu10.branchPred.BTBHitPct            0.000000                       # BTB Hit Percentage
system.cpu10.branchPred.BTBHits                     0                       # Number of BTB hits
system.cpu10.branchPred.BTBLookups            1677562                       # Number of BTB lookups
system.cpu10.branchPred.RASInCorrect               44                       # Number of incorrect RAS predictions.
system.cpu10.branchPred.condIncorrect             240                       # Number of conditional branches incorrect
system.cpu10.branchPred.condPredicted         2131952                       # Number of conditional branches predicted
system.cpu10.branchPred.indirectHits          1196106                       # Number of indirect target hits.
system.cpu10.branchPred.indirectLookups       1677562                       # Number of indirect predictor lookups.
system.cpu10.branchPred.indirectMisses         481456                       # Number of indirect misses.
system.cpu10.branchPred.lookups               2131952                       # Number of BP lookups
system.cpu10.branchPred.usedRAS                   687                       # Number of times the RAS was used to get a target.
system.cpu10.branchPredindirectMispredicted          146                       # Number of mispredicted indirect branches.
system.cpu10.cc_regfile_reads                10651393                       # number of cc regfile reads
system.cpu10.cc_regfile_writes                7174057                       # number of cc regfile writes
system.cpu10.commit.amos                            0                       # Number of atomic instructions committed
system.cpu10.commit.branchMispredicts             825                       # The number of times a branch was mispredicted
system.cpu10.commit.branches                  2130180                       # Number of branches committed
system.cpu10.commit.bw_lim_events              134939                       # number cycles where commit BW limit reached
system.cpu10.commit.commitNonSpecStalls          1702                       # The number of times commit has been forced to stall to communicate backwards
system.cpu10.commit.commitSquashedInsts          8972                       # The number of squashed insts skipped by commit
system.cpu10.commit.committedInsts            9163343                       # Number of instructions committed
system.cpu10.commit.committedOps             16459260                       # Number of ops (including micro ops) committed
system.cpu10.commit.committed_per_cycle::samples     25265495                       # Number of insts commited each cycle
system.cpu10.commit.committed_per_cycle::mean     0.651452                       # Number of insts commited each cycle
system.cpu10.commit.committed_per_cycle::stdev     1.590352                       # Number of insts commited each cycle
system.cpu10.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu10.commit.committed_per_cycle::0     20431389     80.87%     80.87% # Number of insts commited each cycle
system.cpu10.commit.committed_per_cycle::1      1301662      5.15%     86.02% # Number of insts commited each cycle
system.cpu10.commit.committed_per_cycle::2          726      0.00%     86.02% # Number of insts commited each cycle
system.cpu10.commit.committed_per_cycle::3      1494077      5.91%     91.94% # Number of insts commited each cycle
system.cpu10.commit.committed_per_cycle::4       943462      3.73%     95.67% # Number of insts commited each cycle
system.cpu10.commit.committed_per_cycle::5       381244      1.51%     97.18% # Number of insts commited each cycle
system.cpu10.commit.committed_per_cycle::6       131637      0.52%     97.70% # Number of insts commited each cycle
system.cpu10.commit.committed_per_cycle::7       446359      1.77%     99.47% # Number of insts commited each cycle
system.cpu10.commit.committed_per_cycle::8       134939      0.53%    100.00% # Number of insts commited each cycle
system.cpu10.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu10.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu10.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu10.commit.committed_per_cycle::total     25265495                       # Number of insts commited each cycle
system.cpu10.commit.fp_insts                  3145787                       # Number of committed floating point instructions.
system.cpu10.commit.function_calls                599                       # Number of function calls committed.
system.cpu10.commit.int_insts                12904659                       # Number of committed integer instructions.
system.cpu10.commit.loads                     1462612                       # Number of loads committed
system.cpu10.commit.membars                      1132                       # Number of memory barriers committed
system.cpu10.commit.op_class_0::No_OpClass          566      0.00%      0.00% # Class of committed instruction
system.cpu10.commit.op_class_0::IntAlu       12896524     78.35%     78.36% # Class of committed instruction
system.cpu10.commit.op_class_0::IntMult             1      0.00%     78.36% # Class of committed instruction
system.cpu10.commit.op_class_0::IntDiv              7      0.00%     78.36% # Class of committed instruction
system.cpu10.commit.op_class_0::FloatAdd            1      0.00%     78.36% # Class of committed instruction
system.cpu10.commit.op_class_0::FloatCmp            0      0.00%     78.36% # Class of committed instruction
system.cpu10.commit.op_class_0::FloatCvt            0      0.00%     78.36% # Class of committed instruction
system.cpu10.commit.op_class_0::FloatMult            0      0.00%     78.36% # Class of committed instruction
system.cpu10.commit.op_class_0::FloatMultAcc            0      0.00%     78.36% # Class of committed instruction
system.cpu10.commit.op_class_0::FloatDiv            0      0.00%     78.36% # Class of committed instruction
system.cpu10.commit.op_class_0::FloatMisc            0      0.00%     78.36% # Class of committed instruction
system.cpu10.commit.op_class_0::FloatSqrt            0      0.00%     78.36% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdAdd             0      0.00%     78.36% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdAddAcc            0      0.00%     78.36% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdAlu       1572878      9.56%     87.91% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdCmp             0      0.00%     87.91% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdCvt        524292      3.19%     91.10% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdMisc            4      0.00%     91.10% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdMult            0      0.00%     91.10% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdMultAcc            0      0.00%     91.10% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdShift            6      0.00%     91.10% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdShiftAcc            0      0.00%     91.10% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdDiv             0      0.00%     91.10% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdSqrt            0      0.00%     91.10% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdFloatAdd            0      0.00%     91.10% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdFloatAlu            0      0.00%     91.10% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdFloatCmp            0      0.00%     91.10% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdFloatCvt            0      0.00%     91.10% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdFloatDiv            0      0.00%     91.10% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdFloatMisc            0      0.00%     91.10% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdFloatMult            0      0.00%     91.10% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdFloatMultAcc            0      0.00%     91.10% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdFloatSqrt            0      0.00%     91.10% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdReduceAdd            0      0.00%     91.10% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdReduceAlu            0      0.00%     91.10% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdReduceCmp            0      0.00%     91.10% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     91.10% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     91.10% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdAes             0      0.00%     91.10% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdAesMix            0      0.00%     91.10% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdSha1Hash            0      0.00%     91.10% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdSha1Hash2            0      0.00%     91.10% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdSha256Hash            0      0.00%     91.10% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdSha256Hash2            0      0.00%     91.10% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdShaSigma2            0      0.00%     91.10% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdShaSigma3            0      0.00%     91.10% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdPredAlu            0      0.00%     91.10% # Class of committed instruction
system.cpu10.commit.op_class_0::MemRead        938315      5.70%     96.80% # Class of committed instruction
system.cpu10.commit.op_class_0::MemWrite         2361      0.01%     96.81% # Class of committed instruction
system.cpu10.commit.op_class_0::FloatMemRead       524297      3.19%    100.00% # Class of committed instruction
system.cpu10.commit.op_class_0::FloatMemWrite            8      0.00%    100.00% # Class of committed instruction
system.cpu10.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu10.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu10.commit.op_class_0::total        16459260                       # Class of committed instruction
system.cpu10.commit.refs                      1464981                       # Number of memory references committed
system.cpu10.commit.swp_count                       0                       # Number of s/w prefetches committed
system.cpu10.commit.vec_insts                       0                       # Number of committed Vector instructions.
system.cpu10.committedInsts                   9163343                       # Number of Instructions Simulated
system.cpu10.committedOps                    16459260                       # Number of Ops (including micro ops) Simulated
system.cpu10.cpi                             2.759708                       # CPI: Cycles Per Instruction
system.cpu10.cpi_total                       2.759708                       # CPI: Total CPI of All Threads
system.cpu10.decode.BlockedCycles            20752494                       # Number of cycles decode is blocked
system.cpu10.decode.DecodedInsts             16471419                       # Number of instructions handled by decode
system.cpu10.decode.IdleCycles                1372980                       # Number of cycles decode is idle
system.cpu10.decode.RunCycles                 2875274                       # Number of cycles decode is running
system.cpu10.decode.SquashCycles                  831                       # Number of cycles decode is squashing
system.cpu10.decode.UnblockCycles              265765                       # Number of cycles decode is unblocking
system.cpu10.dtb.rdAccesses                   1463112                       # TLB accesses on read requests
system.cpu10.dtb.rdMisses                        1628                       # TLB misses on read requests
system.cpu10.dtb.walker.pwrStateResidencyTicks::UNDEFINED 2842138133883                       # Cumulative time (in ticks) in various power states
system.cpu10.dtb.wrAccesses                      2559                       # TLB accesses on write requests
system.cpu10.dtb.wrMisses                           5                       # TLB misses on write requests
system.cpu10.fetch.Branches                   2131952                       # Number of branches that fetch encountered
system.cpu10.fetch.CacheLines                 1759986                       # Number of cache lines fetched
system.cpu10.fetch.Cycles                    23496713                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu10.fetch.IcacheSquashes                  60                       # Number of outstanding Icache misses that were squashed
system.cpu10.fetch.IcacheWaitRetryStallCycles          514                       # Number of stall cycles due to full MSHR
system.cpu10.fetch.Insts                      9171692                       # Number of instructions fetch has processed
system.cpu10.fetch.MiscStallCycles               2558                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu10.fetch.PendingTrapStallCycles         4096                       # Number of stall cycles due to pending traps
system.cpu10.fetch.SquashCycles                  1662                       # Number of cycles fetch has spent squashing
system.cpu10.fetch.branchRate                0.084306                       # Number of branch fetches per cycle
system.cpu10.fetch.icacheStallCycles          1762632                       # Number of cycles fetch is stalled on an Icache miss
system.cpu10.fetch.predictedBranches          1196793                       # Number of branches that fetch has predicted taken
system.cpu10.fetch.rate                      0.362687                       # Number of inst fetches per cycle
system.cpu10.fetch.rateDist::samples         25267344                       # Number of instructions fetched each cycle (Total)
system.cpu10.fetch.rateDist::mean            0.651987                       # Number of instructions fetched each cycle (Total)
system.cpu10.fetch.rateDist::stdev           1.950096                       # Number of instructions fetched each cycle (Total)
system.cpu10.fetch.rateDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu10.fetch.rateDist::0               21926681     86.78%     86.78% # Number of instructions fetched each cycle (Total)
system.cpu10.fetch.rateDist::1                 682451      2.70%     89.48% # Number of instructions fetched each cycle (Total)
system.cpu10.fetch.rateDist::2                    901      0.00%     89.48% # Number of instructions fetched each cycle (Total)
system.cpu10.fetch.rateDist::3                 617214      2.44%     91.93% # Number of instructions fetched each cycle (Total)
system.cpu10.fetch.rateDist::4                 380827      1.51%     93.43% # Number of instructions fetched each cycle (Total)
system.cpu10.fetch.rateDist::5                 198587      0.79%     94.22% # Number of instructions fetched each cycle (Total)
system.cpu10.fetch.rateDist::6                    491      0.00%     94.22% # Number of instructions fetched each cycle (Total)
system.cpu10.fetch.rateDist::7                 262635      1.04%     95.26% # Number of instructions fetched each cycle (Total)
system.cpu10.fetch.rateDist::8                1197557      4.74%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu10.fetch.rateDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu10.fetch.rateDist::min_value              0                       # Number of instructions fetched each cycle (Total)
system.cpu10.fetch.rateDist::max_value              8                       # Number of instructions fetched each cycle (Total)
system.cpu10.fetch.rateDist::total           25267344                       # Number of instructions fetched each cycle (Total)
system.cpu10.fp_regfile_reads                 5767268                       # number of floating regfile reads
system.cpu10.fp_regfile_writes                3145857                       # number of floating regfile writes
system.cpu10.idleCycles                         20808                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu10.iew.branchMispredicts                923                       # Number of branch mispredicts detected at execute
system.cpu10.iew.exec_branches                2130610                       # Number of branches executed
system.cpu10.iew.exec_nop                           0                       # number of nop insts executed
system.cpu10.iew.exec_rate                   0.840448                       # Inst execution rate
system.cpu10.iew.exec_refs                    6254209                       # number of memory reference insts executed
system.cpu10.iew.exec_stores                     2559                       # Number of stores executed
system.cpu10.iew.exec_swp                           0                       # number of swp insts executed
system.cpu10.iew.iewBlockCycles              19485565                       # Number of cycles IEW is blocking
system.cpu10.iew.iewDispLoadInsts             1463722                       # Number of dispatched load instructions
system.cpu10.iew.iewDispNonSpecInsts              642                       # Number of dispatched non-speculative instructions
system.cpu10.iew.iewDispSquashedInsts              20                       # Number of squashed instructions skipped by dispatch
system.cpu10.iew.iewDispStoreInsts               2950                       # Number of dispatched store instructions
system.cpu10.iew.iewDispatchedInsts          16468557                       # Number of instructions dispatched to IQ
system.cpu10.iew.iewExecLoadInsts             6251650                       # Number of load instructions executed
system.cpu10.iew.iewExecSquashedInsts             516                       # Number of squashed instructions skipped in execute
system.cpu10.iew.iewExecutedInsts            21253369                       # Number of executed instructions
system.cpu10.iew.iewIQFullEvents                  609                       # Number of times the IQ has become full, causing a stall
system.cpu10.iew.iewIdleCycles                      0                       # Number of cycles IEW is idle
system.cpu10.iew.iewLSQFullEvents                   0                       # Number of times the LSQ has become full, causing a stall
system.cpu10.iew.iewSquashCycles                  831                       # Number of cycles IEW is squashing
system.cpu10.iew.iewUnblockCycles               67088                       # Number of cycles IEW is unblocking
system.cpu10.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu10.iew.lsq.thread0.cacheBlocked       985060                       # Number of times an access to memory failed due to the cache being blocked
system.cpu10.iew.lsq.thread0.forwLoads           1110                       # Number of loads that had data forwarded from stores
system.cpu10.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu10.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu10.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu10.iew.lsq.thread0.memOrderViolation            1                       # Number of memory ordering violations
system.cpu10.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu10.iew.lsq.thread0.squashedLoads         1110                       # Number of loads squashed
system.cpu10.iew.lsq.thread0.squashedStores          581                       # Number of stores squashed
system.cpu10.iew.memOrderViolationEvents            1                       # Number of memory order violations
system.cpu10.iew.predictedNotTakenIncorrect          846                       # Number of branches that were predicted not taken incorrectly
system.cpu10.iew.predictedTakenIncorrect           77                       # Number of branches that were predicted taken incorrectly
system.cpu10.iew.wb_consumers                17953418                       # num instructions consuming a value
system.cpu10.iew.wb_count                    16463976                       # cumulative count of insts written-back
system.cpu10.iew.wb_fanout                   0.720388                       # average fanout of values written-back
system.cpu10.iew.wb_producers                12933424                       # num instructions producing a value
system.cpu10.iew.wb_rate                     0.651055                       # insts written-back per cycle
system.cpu10.iew.wb_sent                     16464634                       # cumulative count of insts sent to commit
system.cpu10.int_regfile_reads               23959965                       # number of integer regfile reads
system.cpu10.int_regfile_writes              10251662                       # number of integer regfile writes
system.cpu10.interrupts.pwrStateResidencyTicks::UNDEFINED 2842138133883                       # Cumulative time (in ticks) in various power states
system.cpu10.ipc                             0.362357                       # IPC: Instructions Per Cycle
system.cpu10.ipc_total                       0.362357                       # IPC: Total IPC of All Threads
system.cpu10.iq.FU_type_0::No_OpClass            1359      0.01%      0.01% # Type of FU issued
system.cpu10.iq.FU_type_0::IntAlu            12900979     60.70%     60.71% # Type of FU issued
system.cpu10.iq.FU_type_0::IntMult                  3      0.00%     60.71% # Type of FU issued
system.cpu10.iq.FU_type_0::IntDiv                   7      0.00%     60.71% # Type of FU issued
system.cpu10.iq.FU_type_0::FloatAdd                23      0.00%     60.71% # Type of FU issued
system.cpu10.iq.FU_type_0::FloatCmp                 0      0.00%     60.71% # Type of FU issued
system.cpu10.iq.FU_type_0::FloatCvt                 0      0.00%     60.71% # Type of FU issued
system.cpu10.iq.FU_type_0::FloatMult                0      0.00%     60.71% # Type of FU issued
system.cpu10.iq.FU_type_0::FloatMultAcc             0      0.00%     60.71% # Type of FU issued
system.cpu10.iq.FU_type_0::FloatDiv                 0      0.00%     60.71% # Type of FU issued
system.cpu10.iq.FU_type_0::FloatMisc                0      0.00%     60.71% # Type of FU issued
system.cpu10.iq.FU_type_0::FloatSqrt                0      0.00%     60.71% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdAdd                  0      0.00%     60.71% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdAddAcc               0      0.00%     60.71% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdAlu            1572878      7.40%     68.11% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdCmp                  0      0.00%     68.11% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdCvt             524292      2.47%     70.57% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdMisc                 4      0.00%     70.57% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdMult                 0      0.00%     70.57% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdMultAcc              0      0.00%     70.57% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdShift                8      0.00%     70.57% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdShiftAcc             0      0.00%     70.57% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdDiv                  0      0.00%     70.57% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdSqrt                 0      0.00%     70.57% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdFloatAdd             0      0.00%     70.57% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdFloatAlu             0      0.00%     70.57% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdFloatCmp             0      0.00%     70.57% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdFloatCvt             0      0.00%     70.57% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdFloatDiv             0      0.00%     70.57% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdFloatMisc            0      0.00%     70.57% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdFloatMult            0      0.00%     70.57% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     70.57% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdFloatSqrt            0      0.00%     70.57% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdReduceAdd            0      0.00%     70.57% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdReduceAlu            0      0.00%     70.57% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdReduceCmp            0      0.00%     70.57% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     70.57% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     70.57% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdAes                  0      0.00%     70.57% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdAesMix               0      0.00%     70.57% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdSha1Hash             0      0.00%     70.57% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdSha1Hash2            0      0.00%     70.57% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdSha256Hash            0      0.00%     70.57% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdSha256Hash2            0      0.00%     70.57% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdShaSigma2            0      0.00%     70.57% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdShaSigma3            0      0.00%     70.57% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdPredAlu              0      0.00%     70.57% # Type of FU issued
system.cpu10.iq.FU_type_0::MemRead             943312      4.44%     75.01% # Type of FU issued
system.cpu10.iq.FU_type_0::MemWrite              2589      0.01%     75.02% # Type of FU issued
system.cpu10.iq.FU_type_0::FloatMemRead       5308423     24.98%    100.00% # Type of FU issued
system.cpu10.iq.FU_type_0::FloatMemWrite            8      0.00%    100.00% # Type of FU issued
system.cpu10.iq.FU_type_0::IprAccess                0      0.00%    100.00% # Type of FU issued
system.cpu10.iq.FU_type_0::InstPrefetch             0      0.00%    100.00% # Type of FU issued
system.cpu10.iq.FU_type_0::total             21253885                       # Type of FU issued
system.cpu10.iq.fp_alu_accesses               8847439                       # Number of floating point alu accesses
system.cpu10.iq.fp_inst_queue_reads          16777382                       # Number of floating instruction queue reads
system.cpu10.iq.fp_inst_queue_wakeup_accesses      3145811                       # Number of floating instruction queue wakeup accesses
system.cpu10.iq.fp_inst_queue_writes          3145979                       # Number of floating instruction queue writes
system.cpu10.iq.fu_busy_cnt                    920804                       # FU busy when requested
system.cpu10.iq.fu_busy_rate                 0.043324                       # FU busy rate (busy events/executed inst)
system.cpu10.iq.fu_full::No_OpClass                 0      0.00%      0.00% # attempts to use FU when none available
system.cpu10.iq.fu_full::IntAlu                  2018      0.22%      0.22% # attempts to use FU when none available
system.cpu10.iq.fu_full::IntMult                    0      0.00%      0.22% # attempts to use FU when none available
system.cpu10.iq.fu_full::IntDiv                     0      0.00%      0.22% # attempts to use FU when none available
system.cpu10.iq.fu_full::FloatAdd                   0      0.00%      0.22% # attempts to use FU when none available
system.cpu10.iq.fu_full::FloatCmp                   0      0.00%      0.22% # attempts to use FU when none available
system.cpu10.iq.fu_full::FloatCvt                   0      0.00%      0.22% # attempts to use FU when none available
system.cpu10.iq.fu_full::FloatMult                  0      0.00%      0.22% # attempts to use FU when none available
system.cpu10.iq.fu_full::FloatMultAcc               0      0.00%      0.22% # attempts to use FU when none available
system.cpu10.iq.fu_full::FloatDiv                   0      0.00%      0.22% # attempts to use FU when none available
system.cpu10.iq.fu_full::FloatMisc                  0      0.00%      0.22% # attempts to use FU when none available
system.cpu10.iq.fu_full::FloatSqrt                  0      0.00%      0.22% # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdAdd                    0      0.00%      0.22% # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdAddAcc                 0      0.00%      0.22% # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdAlu                    0      0.00%      0.22% # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdCmp                    0      0.00%      0.22% # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdCvt                    0      0.00%      0.22% # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdMisc                   0      0.00%      0.22% # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdMult                   0      0.00%      0.22% # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdMultAcc                0      0.00%      0.22% # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdShift                  0      0.00%      0.22% # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdShiftAcc               0      0.00%      0.22% # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdDiv                    0      0.00%      0.22% # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdSqrt                   0      0.00%      0.22% # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdFloatAdd               0      0.00%      0.22% # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdFloatAlu               0      0.00%      0.22% # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdFloatCmp               0      0.00%      0.22% # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdFloatCvt               0      0.00%      0.22% # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdFloatDiv               0      0.00%      0.22% # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdFloatMisc              0      0.00%      0.22% # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdFloatMult              0      0.00%      0.22% # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdFloatMultAcc            0      0.00%      0.22% # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdFloatSqrt              0      0.00%      0.22% # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdReduceAdd              0      0.00%      0.22% # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdReduceAlu              0      0.00%      0.22% # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdReduceCmp              0      0.00%      0.22% # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdFloatReduceAdd            0      0.00%      0.22% # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdFloatReduceCmp            0      0.00%      0.22% # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdAes                    0      0.00%      0.22% # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdAesMix                 0      0.00%      0.22% # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdSha1Hash               0      0.00%      0.22% # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdSha1Hash2              0      0.00%      0.22% # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdSha256Hash             0      0.00%      0.22% # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdSha256Hash2            0      0.00%      0.22% # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdShaSigma2              0      0.00%      0.22% # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdShaSigma3              0      0.00%      0.22% # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdPredAlu                0      0.00%      0.22% # attempts to use FU when none available
system.cpu10.iq.fu_full::MemRead                  726      0.08%      0.30% # attempts to use FU when none available
system.cpu10.iq.fu_full::MemWrite                 562      0.06%      0.36% # attempts to use FU when none available
system.cpu10.iq.fu_full::FloatMemRead          917498     99.64%    100.00% # attempts to use FU when none available
system.cpu10.iq.fu_full::FloatMemWrite              0      0.00%    100.00% # attempts to use FU when none available
system.cpu10.iq.fu_full::IprAccess                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu10.iq.fu_full::InstPrefetch               0      0.00%    100.00% # attempts to use FU when none available
system.cpu10.iq.int_alu_accesses             13325891                       # Number of integer alu accesses
system.cpu10.iq.int_inst_queue_reads         51918654                       # Number of integer instruction queue reads
system.cpu10.iq.int_inst_queue_wakeup_accesses     13318165                       # Number of integer instruction queue wakeup accesses
system.cpu10.iq.int_inst_queue_writes        13331875                       # Number of integer instruction queue writes
system.cpu10.iq.iqInstsAdded                 16466695                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu10.iq.iqInstsIssued                21253885                       # Number of instructions issued
system.cpu10.iq.iqNonSpecInstsAdded              1862                       # Number of non-speculative instructions added to the IQ
system.cpu10.iq.iqSquashedInstsExamined          9296                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu10.iq.iqSquashedInstsIssued             118                       # Number of squashed instructions issued
system.cpu10.iq.iqSquashedNonSpecRemoved          160                       # Number of squashed non-spec instructions that were removed
system.cpu10.iq.iqSquashedOperandsExamined        12543                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu10.iq.issued_per_cycle::samples     25267344                       # Number of insts issued each cycle
system.cpu10.iq.issued_per_cycle::mean       0.841160                       # Number of insts issued each cycle
system.cpu10.iq.issued_per_cycle::stdev      1.993718                       # Number of insts issued each cycle
system.cpu10.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu10.iq.issued_per_cycle::0          20188439     79.90%     79.90% # Number of insts issued each cycle
system.cpu10.iq.issued_per_cycle::1            752691      2.98%     82.88% # Number of insts issued each cycle
system.cpu10.iq.issued_per_cycle::2           1302104      5.15%     88.03% # Number of insts issued each cycle
system.cpu10.iq.issued_per_cycle::3            264903      1.05%     89.08% # Number of insts issued each cycle
system.cpu10.iq.issued_per_cycle::4            263623      1.04%     90.12% # Number of insts issued each cycle
system.cpu10.iq.issued_per_cycle::5            709531      2.81%     92.93% # Number of insts issued each cycle
system.cpu10.iq.issued_per_cycle::6            264471      1.05%     93.98% # Number of insts issued each cycle
system.cpu10.iq.issued_per_cycle::7           1259352      4.98%     98.96% # Number of insts issued each cycle
system.cpu10.iq.issued_per_cycle::8            262230      1.04%    100.00% # Number of insts issued each cycle
system.cpu10.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu10.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu10.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu10.iq.issued_per_cycle::total      25267344                       # Number of insts issued each cycle
system.cpu10.iq.rate                         0.840468                       # Inst issue rate
system.cpu10.iq.vec_alu_accesses                    0                       # Number of vector alu accesses
system.cpu10.iq.vec_inst_queue_reads                0                       # Number of vector instruction queue reads
system.cpu10.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu10.iq.vec_inst_queue_writes               0                       # Number of vector instruction queue writes
system.cpu10.itb.rdAccesses                         0                       # TLB accesses on read requests
system.cpu10.itb.rdMisses                           0                       # TLB misses on read requests
system.cpu10.itb.walker.pwrStateResidencyTicks::UNDEFINED 2842138133883                       # Cumulative time (in ticks) in various power states
system.cpu10.itb.wrAccesses                   1760608                       # TLB accesses on write requests
system.cpu10.itb.wrMisses                         636                       # TLB misses on write requests
system.cpu10.memDep0.conflictingLoads            6290                       # Number of conflicting loads.
system.cpu10.memDep0.conflictingStores           2510                       # Number of conflicting stores.
system.cpu10.memDep0.insertedLoads            1463722                       # Number of loads inserted to the mem dependence unit.
system.cpu10.memDep0.insertedStores              2950                       # Number of stores inserted to the mem dependence unit.
system.cpu10.misc_regfile_reads              10515301                       # number of misc regfile reads
system.cpu10.misc_regfile_writes                    1                       # number of misc regfile writes
system.cpu10.numCycles                       25288152                       # number of cpu cycles simulated
system.cpu10.numPwrStateTransitions                 5                       # Number of power state transitions
system.cpu10.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu10.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu10.pwrStateClkGateDist::samples            3                       # Distribution of time spent in the clock gated state
system.cpu10.pwrStateClkGateDist::mean   479505010005                       # Distribution of time spent in the clock gated state
system.cpu10.pwrStateClkGateDist::stdev  673983590259.859009                       # Distribution of time spent in the clock gated state
system.cpu10.pwrStateClkGateDist::1000-5e+10            1     33.33%     33.33% # Distribution of time spent in the clock gated state
system.cpu10.pwrStateClkGateDist::1.5e+11-2e+11            1     33.33%     66.67% # Distribution of time spent in the clock gated state
system.cpu10.pwrStateClkGateDist::overflows            1     33.33%    100.00% # Distribution of time spent in the clock gated state
system.cpu10.pwrStateClkGateDist::min_value   4217836941                       # Distribution of time spent in the clock gated state
system.cpu10.pwrStateClkGateDist::max_value 1250843694210                       # Distribution of time spent in the clock gated state
system.cpu10.pwrStateClkGateDist::total             3                       # Distribution of time spent in the clock gated state
system.cpu10.pwrStateResidencyTicks::ON  1403623103868                       # Cumulative time (in ticks) in various power states
system.cpu10.pwrStateResidencyTicks::CLK_GATED 1438515030015                       # Cumulative time (in ticks) in various power states
system.cpu10.quiesceCycles                 8496995022                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu10.rename.BlockCycles              19692739                       # Number of cycles rename is blocking
system.cpu10.rename.CommittedMaps            20566511                       # Number of HB maps that are committed
system.cpu10.rename.IQFullEvents               992048                       # Number of times rename has blocked due to IQ full
system.cpu10.rename.IdleCycles                1505483                       # Number of cycles rename is idle
system.cpu10.rename.ROBFullEvents                  39                       # Number of times rename has blocked due to ROB full
system.cpu10.rename.RenameLookups            36544434                       # Number of register rename lookups that rename has made
system.cpu10.rename.RenamedInsts             16470208                       # Number of instructions processed by rename
system.cpu10.rename.RenamedOperands          20577829                       # Number of destination operands rename has renamed
system.cpu10.rename.RunCycles                 3008228                       # Number of cycles rename is running
system.cpu10.rename.SquashCycles                  831                       # Number of cycles rename is squashing
system.cpu10.rename.UnblockCycles             1058462                       # Number of cycles rename is unblocking
system.cpu10.rename.UndoneMaps                  11318                       # Number of HB maps that are undone due to squashing
system.cpu10.rename.fp_rename_lookups         5767563                       # Number of floating rename lookups
system.cpu10.rename.int_rename_lookups       14392212                       # Number of integer rename lookups
system.cpu10.rename.serializeStallCycles         1601                       # count of cycles rename stalled for serializing inst
system.cpu10.rename.serializingInsts               35                       # count of serializing insts renamed
system.cpu10.rename.skidInsts                 1921793                       # count of insts added to the skid buffer
system.cpu10.rename.tempSerializingInsts           35                       # count of temporary serializing insts renamed
system.cpu10.rob.rob_reads                   41598736                       # The number of ROB reads
system.cpu10.rob.rob_writes                  32938312                       # The number of ROB writes
system.cpu10.timesIdled                            69                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu11.apic_clk_domain.clock               5328                       # Clock period in ticks
system.cpu11.branchPred.BTBCorrect                  0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu11.branchPred.BTBHitPct            0.000000                       # BTB Hit Percentage
system.cpu11.branchPred.BTBHits                     0                       # Number of BTB hits
system.cpu11.branchPred.BTBLookups            1646719                       # Number of BTB lookups
system.cpu11.branchPred.RASInCorrect               37                       # Number of incorrect RAS predictions.
system.cpu11.branchPred.condIncorrect             221                       # Number of conditional branches incorrect
system.cpu11.branchPred.condPredicted         2098140                       # Number of conditional branches predicted
system.cpu11.branchPred.indirectHits          1179274                       # Number of indirect target hits.
system.cpu11.branchPred.indirectLookups       1646719                       # Number of indirect predictor lookups.
system.cpu11.branchPred.indirectMisses         467445                       # Number of indirect misses.
system.cpu11.branchPred.lookups               2098140                       # Number of BP lookups
system.cpu11.branchPred.usedRAS                   701                       # Number of times the RAS was used to get a target.
system.cpu11.branchPredindirectMispredicted          139                       # Number of mispredicted indirect branches.
system.cpu11.cc_regfile_reads                10483009                       # number of cc regfile reads
system.cpu11.cc_regfile_writes                7072972                       # number of cc regfile writes
system.cpu11.commit.amos                            0                       # Number of atomic instructions committed
system.cpu11.commit.branchMispredicts            1043                       # The number of times a branch was mispredicted
system.cpu11.commit.branches                  2096457                       # Number of branches committed
system.cpu11.commit.bw_lim_events              135414                       # number cycles where commit BW limit reached
system.cpu11.commit.commitNonSpecStalls          1699                       # The number of times commit has been forced to stall to communicate backwards
system.cpu11.commit.commitSquashedInsts          8386                       # The number of squashed insts skipped by commit
system.cpu11.commit.committedInsts            9045309                       # Number of instructions committed
system.cpu11.commit.committedOps             16257188                       # Number of ops (including micro ops) committed
system.cpu11.commit.committed_per_cycle::samples     25265910                       # Number of insts commited each cycle
system.cpu11.commit.committed_per_cycle::mean     0.643444                       # Number of insts commited each cycle
system.cpu11.commit.committed_per_cycle::stdev     1.584720                       # Number of insts commited each cycle
system.cpu11.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu11.commit.committed_per_cycle::0     20507357     81.17%     81.17% # Number of insts commited each cycle
system.cpu11.commit.committed_per_cycle::1      1273789      5.04%     86.21% # Number of insts commited each cycle
system.cpu11.commit.committed_per_cycle::2          693      0.00%     86.21% # Number of insts commited each cycle
system.cpu11.commit.committed_per_cycle::3      1466270      5.80%     92.01% # Number of insts commited each cycle
system.cpu11.commit.committed_per_cycle::4       929545      3.68%     95.69% # Number of insts commited each cycle
system.cpu11.commit.committed_per_cycle::5       378352      1.50%     97.19% # Number of insts commited each cycle
system.cpu11.commit.committed_per_cycle::6       131479      0.52%     97.71% # Number of insts commited each cycle
system.cpu11.commit.committed_per_cycle::7       443011      1.75%     99.46% # Number of insts commited each cycle
system.cpu11.commit.committed_per_cycle::8       135414      0.54%    100.00% # Number of insts commited each cycle
system.cpu11.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu11.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu11.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu11.commit.committed_per_cycle::total     25265910                       # Number of insts commited each cycle
system.cpu11.commit.fp_insts                  3145787                       # Number of committed floating point instructions.
system.cpu11.commit.function_calls                590                       # Number of function calls committed.
system.cpu11.commit.int_insts                12719435                       # Number of committed integer instructions.
system.cpu11.commit.loads                     1445727                       # Number of loads committed
system.cpu11.commit.membars                      1130                       # Number of memory barriers committed
system.cpu11.commit.op_class_0::No_OpClass          565      0.00%      0.00% # Class of committed instruction
system.cpu11.commit.op_class_0::IntAlu       12711355     78.19%     78.19% # Class of committed instruction
system.cpu11.commit.op_class_0::IntMult             1      0.00%     78.19% # Class of committed instruction
system.cpu11.commit.op_class_0::IntDiv              7      0.00%     78.19% # Class of committed instruction
system.cpu11.commit.op_class_0::FloatAdd            1      0.00%     78.19% # Class of committed instruction
system.cpu11.commit.op_class_0::FloatCmp            0      0.00%     78.19% # Class of committed instruction
system.cpu11.commit.op_class_0::FloatCvt            0      0.00%     78.19% # Class of committed instruction
system.cpu11.commit.op_class_0::FloatMult            0      0.00%     78.19% # Class of committed instruction
system.cpu11.commit.op_class_0::FloatMultAcc            0      0.00%     78.19% # Class of committed instruction
system.cpu11.commit.op_class_0::FloatDiv            0      0.00%     78.19% # Class of committed instruction
system.cpu11.commit.op_class_0::FloatMisc            0      0.00%     78.19% # Class of committed instruction
system.cpu11.commit.op_class_0::FloatSqrt            0      0.00%     78.19% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdAdd             0      0.00%     78.19% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdAddAcc            0      0.00%     78.19% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdAlu       1572878      9.67%     87.87% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdCmp             0      0.00%     87.87% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdCvt        524292      3.22%     91.09% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdMisc            4      0.00%     91.09% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdMult            0      0.00%     91.09% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdMultAcc            0      0.00%     91.09% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdShift            6      0.00%     91.09% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdShiftAcc            0      0.00%     91.09% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdDiv             0      0.00%     91.09% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdSqrt            0      0.00%     91.09% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdFloatAdd            0      0.00%     91.09% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdFloatAlu            0      0.00%     91.09% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdFloatCmp            0      0.00%     91.09% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdFloatCvt            0      0.00%     91.09% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdFloatDiv            0      0.00%     91.09% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdFloatMisc            0      0.00%     91.09% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdFloatMult            0      0.00%     91.09% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdFloatMultAcc            0      0.00%     91.09% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdFloatSqrt            0      0.00%     91.09% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdReduceAdd            0      0.00%     91.09% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdReduceAlu            0      0.00%     91.09% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdReduceCmp            0      0.00%     91.09% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     91.09% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     91.09% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdAes             0      0.00%     91.09% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdAesMix            0      0.00%     91.09% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdSha1Hash            0      0.00%     91.09% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdSha1Hash2            0      0.00%     91.09% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdSha256Hash            0      0.00%     91.09% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdSha256Hash2            0      0.00%     91.09% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdShaSigma2            0      0.00%     91.09% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdShaSigma3            0      0.00%     91.09% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdPredAlu            0      0.00%     91.09% # Class of committed instruction
system.cpu11.commit.op_class_0::MemRead        921430      5.67%     96.76% # Class of committed instruction
system.cpu11.commit.op_class_0::MemWrite         2344      0.01%     96.77% # Class of committed instruction
system.cpu11.commit.op_class_0::FloatMemRead       524297      3.23%    100.00% # Class of committed instruction
system.cpu11.commit.op_class_0::FloatMemWrite            8      0.00%    100.00% # Class of committed instruction
system.cpu11.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu11.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu11.commit.op_class_0::total        16257188                       # Class of committed instruction
system.cpu11.commit.refs                      1448079                       # Number of memory references committed
system.cpu11.commit.swp_count                       0                       # Number of s/w prefetches committed
system.cpu11.commit.vec_insts                       0                       # Number of committed Vector instructions.
system.cpu11.committedInsts                   9045309                       # Number of Instructions Simulated
system.cpu11.committedOps                    16257188                       # Number of Ops (including micro ops) Simulated
system.cpu11.cpi                             2.794944                       # CPI: Cycles Per Instruction
system.cpu11.cpi_total                       2.794944                       # CPI: Total CPI of All Threads
system.cpu11.decode.BlockedCycles            20827178                       # Number of cycles decode is blocked
system.cpu11.decode.DecodedInsts             16268750                       # Number of instructions handled by decode
system.cpu11.decode.IdleCycles                1346235                       # Number of cycles decode is idle
system.cpu11.decode.RunCycles                 2696672                       # Number of cycles decode is running
system.cpu11.decode.SquashCycles                 1056                       # Number of cycles decode is squashing
system.cpu11.decode.UnblockCycles              396826                       # Number of cycles decode is unblocking
system.cpu11.dtb.rdAccesses                   1446249                       # TLB accesses on read requests
system.cpu11.dtb.rdMisses                        1630                       # TLB misses on read requests
system.cpu11.dtb.walker.pwrStateResidencyTicks::UNDEFINED 2842138133883                       # Cumulative time (in ticks) in various power states
system.cpu11.dtb.wrAccesses                      2475                       # TLB accesses on write requests
system.cpu11.dtb.wrMisses                           5                       # TLB misses on write requests
system.cpu11.fetch.Branches                   2098140                       # Number of branches that fetch encountered
system.cpu11.fetch.CacheLines                 1732116                       # Number of cache lines fetched
system.cpu11.fetch.Cycles                    23523514                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu11.fetch.IcacheSquashes                  66                       # Number of outstanding Icache misses that were squashed
system.cpu11.fetch.IcacheWaitRetryStallCycles          638                       # Number of stall cycles due to full MSHR
system.cpu11.fetch.Insts                      9052766                       # Number of instructions fetch has processed
system.cpu11.fetch.MiscStallCycles               2753                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu11.fetch.PendingTrapStallCycles         5578                       # Number of stall cycles due to pending traps
system.cpu11.fetch.SquashCycles                  2112                       # Number of cycles fetch has spent squashing
system.cpu11.fetch.branchRate                0.082992                       # Number of branch fetches per cycle
system.cpu11.fetch.icacheStallCycles          1734428                       # Number of cycles fetch is stalled on an Icache miss
system.cpu11.fetch.predictedBranches          1179975                       # Number of branches that fetch has predicted taken
system.cpu11.fetch.rate                      0.358084                       # Number of inst fetches per cycle
system.cpu11.fetch.rateDist::samples         25267967                       # Number of instructions fetched each cycle (Total)
system.cpu11.fetch.rateDist::mean            0.643928                       # Number of instructions fetched each cycle (Total)
system.cpu11.fetch.rateDist::stdev           1.929084                       # Number of instructions fetched each cycle (Total)
system.cpu11.fetch.rateDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu11.fetch.rateDist::0               21975082     86.97%     86.97% # Number of instructions fetched each cycle (Total)
system.cpu11.fetch.rateDist::1                 603021      2.39%     89.35% # Number of instructions fetched each cycle (Total)
system.cpu11.fetch.rateDist::2                    895      0.00%     89.36% # Number of instructions fetched each cycle (Total)
system.cpu11.fetch.rateDist::3                 668830      2.65%     92.01% # Number of instructions fetched each cycle (Total)
system.cpu11.fetch.rateDist::4                 377583      1.49%     93.50% # Number of instructions fetched each cycle (Total)
system.cpu11.fetch.rateDist::5                 264407      1.05%     94.55% # Number of instructions fetched each cycle (Total)
system.cpu11.fetch.rateDist::6                    499      0.00%     94.55% # Number of instructions fetched each cycle (Total)
system.cpu11.fetch.rateDist::7                 197111      0.78%     95.33% # Number of instructions fetched each cycle (Total)
system.cpu11.fetch.rateDist::8                1180539      4.67%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu11.fetch.rateDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu11.fetch.rateDist::min_value              0                       # Number of instructions fetched each cycle (Total)
system.cpu11.fetch.rateDist::max_value              8                       # Number of instructions fetched each cycle (Total)
system.cpu11.fetch.rateDist::total           25267967                       # Number of instructions fetched each cycle (Total)
system.cpu11.fp_regfile_reads                 5767268                       # number of floating regfile reads
system.cpu11.fp_regfile_writes                3145857                       # number of floating regfile writes
system.cpu11.idleCycles                         13167                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu11.iew.branchMispredicts               1140                       # Number of branch mispredicts detected at execute
system.cpu11.iew.exec_branches                2096902                       # Number of branches executed
system.cpu11.iew.exec_nop                           0                       # number of nop insts executed
system.cpu11.iew.exec_rate                   0.840471                       # Inst execution rate
system.cpu11.iew.exec_refs                    6433938                       # number of memory reference insts executed
system.cpu11.iew.exec_stores                     2475                       # Number of stores executed
system.cpu11.iew.exec_swp                           0                       # number of swp insts executed
system.cpu11.iew.iewBlockCycles              19624448                       # Number of cycles IEW is blocking
system.cpu11.iew.iewDispLoadInsts             1446743                       # Number of dispatched load instructions
system.cpu11.iew.iewDispNonSpecInsts              640                       # Number of dispatched non-speculative instructions
system.cpu11.iew.iewDispSquashedInsts              20                       # Number of squashed instructions skipped by dispatch
system.cpu11.iew.iewDispStoreInsts               2777                       # Number of dispatched store instructions
system.cpu11.iew.iewDispatchedInsts          16266148                       # Number of instructions dispatched to IQ
system.cpu11.iew.iewExecLoadInsts             6431463                       # Number of load instructions executed
system.cpu11.iew.iewExecSquashedInsts             498                       # Number of squashed instructions skipped in execute
system.cpu11.iew.iewExecutedInsts            21248061                       # Number of executed instructions
system.cpu11.iew.iewIQFullEvents                  573                       # Number of times the IQ has become full, causing a stall
system.cpu11.iew.iewIdleCycles                      0                       # Number of cycles IEW is idle
system.cpu11.iew.iewLSQFullEvents                   0                       # Number of times the LSQ has become full, causing a stall
system.cpu11.iew.iewSquashCycles                 1056                       # Number of cycles IEW is squashing
system.cpu11.iew.iewUnblockCycles               67051                       # Number of cycles IEW is unblocking
system.cpu11.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu11.iew.lsq.thread0.cacheBlocked      1050610                       # Number of times an access to memory failed due to the cache being blocked
system.cpu11.iew.lsq.thread0.forwLoads           1128                       # Number of loads that had data forwarded from stores
system.cpu11.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu11.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu11.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu11.iew.lsq.thread0.memOrderViolation            6                       # Number of memory ordering violations
system.cpu11.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu11.iew.lsq.thread0.squashedLoads         1016                       # Number of loads squashed
system.cpu11.iew.lsq.thread0.squashedStores          425                       # Number of stores squashed
system.cpu11.iew.memOrderViolationEvents            6                       # Number of memory order violations
system.cpu11.iew.predictedNotTakenIncorrect         1072                       # Number of branches that were predicted not taken incorrectly
system.cpu11.iew.predictedTakenIncorrect           68                       # Number of branches that were predicted taken incorrectly
system.cpu11.iew.wb_consumers                17699536                       # num instructions consuming a value
system.cpu11.iew.wb_count                    16261729                       # cumulative count of insts written-back
system.cpu11.iew.wb_fanout                   0.722161                       # average fanout of values written-back
system.cpu11.iew.wb_producers                12781908                       # num instructions producing a value
system.cpu11.iew.wb_rate                     0.643236                       # insts written-back per cycle
system.cpu11.iew.wb_sent                     16262624                       # cumulative count of insts sent to commit
system.cpu11.int_regfile_reads               24150581                       # number of integer regfile reads
system.cpu11.int_regfile_writes              10100055                       # number of integer regfile writes
system.cpu11.interrupts.pwrStateResidencyTicks::UNDEFINED 2842138133883                       # Cumulative time (in ticks) in various power states
system.cpu11.ipc                             0.357789                       # IPC: Instructions Per Cycle
system.cpu11.ipc_total                       0.357789                       # IPC: Total IPC of All Threads
system.cpu11.iq.FU_type_0::No_OpClass            1571      0.01%      0.01% # Type of FU issued
system.cpu11.iq.FU_type_0::IntAlu            12715720     59.84%     59.85% # Type of FU issued
system.cpu11.iq.FU_type_0::IntMult                  3      0.00%     59.85% # Type of FU issued
system.cpu11.iq.FU_type_0::IntDiv                   7      0.00%     59.85% # Type of FU issued
system.cpu11.iq.FU_type_0::FloatAdd                23      0.00%     59.85% # Type of FU issued
system.cpu11.iq.FU_type_0::FloatCmp                 0      0.00%     59.85% # Type of FU issued
system.cpu11.iq.FU_type_0::FloatCvt                 0      0.00%     59.85% # Type of FU issued
system.cpu11.iq.FU_type_0::FloatMult                0      0.00%     59.85% # Type of FU issued
system.cpu11.iq.FU_type_0::FloatMultAcc             0      0.00%     59.85% # Type of FU issued
system.cpu11.iq.FU_type_0::FloatDiv                 0      0.00%     59.85% # Type of FU issued
system.cpu11.iq.FU_type_0::FloatMisc                0      0.00%     59.85% # Type of FU issued
system.cpu11.iq.FU_type_0::FloatSqrt                0      0.00%     59.85% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdAdd                  0      0.00%     59.85% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdAddAcc               0      0.00%     59.85% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdAlu            1572878      7.40%     67.25% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdCmp                  0      0.00%     67.25% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdCvt             524292      2.47%     69.72% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdMisc                 4      0.00%     69.72% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdMult                 0      0.00%     69.72% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdMultAcc              0      0.00%     69.72% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdShift                8      0.00%     69.72% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdShiftAcc             0      0.00%     69.72% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdDiv                  0      0.00%     69.72% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdSqrt                 0      0.00%     69.72% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdFloatAdd             0      0.00%     69.72% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdFloatAlu             0      0.00%     69.72% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdFloatCmp             0      0.00%     69.72% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdFloatCvt             0      0.00%     69.72% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdFloatDiv             0      0.00%     69.72% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdFloatMisc            0      0.00%     69.72% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdFloatMult            0      0.00%     69.72% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     69.72% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdFloatSqrt            0      0.00%     69.72% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdReduceAdd            0      0.00%     69.72% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdReduceAlu            0      0.00%     69.72% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdReduceCmp            0      0.00%     69.72% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     69.72% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     69.72% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdAes                  0      0.00%     69.72% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdAesMix               0      0.00%     69.72% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdSha1Hash             0      0.00%     69.72% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdSha1Hash2            0      0.00%     69.72% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdSha256Hash            0      0.00%     69.72% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdSha256Hash2            0      0.00%     69.72% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdShaSigma2            0      0.00%     69.72% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdShaSigma3            0      0.00%     69.72% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdPredAlu              0      0.00%     69.72% # Type of FU issued
system.cpu11.iq.FU_type_0::MemRead             926541      4.36%     74.08% # Type of FU issued
system.cpu11.iq.FU_type_0::MemWrite              2495      0.01%     74.09% # Type of FU issued
system.cpu11.iq.FU_type_0::FloatMemRead       5505009     25.91%    100.00% # Type of FU issued
system.cpu11.iq.FU_type_0::FloatMemWrite            8      0.00%    100.00% # Type of FU issued
system.cpu11.iq.FU_type_0::IprAccess                0      0.00%    100.00% # Type of FU issued
system.cpu11.iq.FU_type_0::InstPrefetch             0      0.00%    100.00% # Type of FU issued
system.cpu11.iq.FU_type_0::total             21248559                       # Type of FU issued
system.cpu11.iq.fp_alu_accesses               8912954                       # Number of floating point alu accesses
system.cpu11.iq.fp_inst_queue_reads          17039483                       # Number of floating instruction queue reads
system.cpu11.iq.fp_inst_queue_wakeup_accesses      3145811                       # Number of floating instruction queue wakeup accesses
system.cpu11.iq.fp_inst_queue_writes          3145979                       # Number of floating instruction queue writes
system.cpu11.iq.fu_busy_cnt                    790273                       # FU busy when requested
system.cpu11.iq.fu_busy_rate                 0.037192                       # FU busy rate (busy events/executed inst)
system.cpu11.iq.fu_full::No_OpClass                 0      0.00%      0.00% # attempts to use FU when none available
system.cpu11.iq.fu_full::IntAlu                  2563      0.32%      0.32% # attempts to use FU when none available
system.cpu11.iq.fu_full::IntMult                    0      0.00%      0.32% # attempts to use FU when none available
system.cpu11.iq.fu_full::IntDiv                     0      0.00%      0.32% # attempts to use FU when none available
system.cpu11.iq.fu_full::FloatAdd                   0      0.00%      0.32% # attempts to use FU when none available
system.cpu11.iq.fu_full::FloatCmp                   0      0.00%      0.32% # attempts to use FU when none available
system.cpu11.iq.fu_full::FloatCvt                   0      0.00%      0.32% # attempts to use FU when none available
system.cpu11.iq.fu_full::FloatMult                  0      0.00%      0.32% # attempts to use FU when none available
system.cpu11.iq.fu_full::FloatMultAcc               0      0.00%      0.32% # attempts to use FU when none available
system.cpu11.iq.fu_full::FloatDiv                   0      0.00%      0.32% # attempts to use FU when none available
system.cpu11.iq.fu_full::FloatMisc                  0      0.00%      0.32% # attempts to use FU when none available
system.cpu11.iq.fu_full::FloatSqrt                  0      0.00%      0.32% # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdAdd                    0      0.00%      0.32% # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdAddAcc                 0      0.00%      0.32% # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdAlu                    0      0.00%      0.32% # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdCmp                    0      0.00%      0.32% # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdCvt                    0      0.00%      0.32% # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdMisc                   0      0.00%      0.32% # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdMult                   0      0.00%      0.32% # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdMultAcc                0      0.00%      0.32% # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdShift                  0      0.00%      0.32% # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdShiftAcc               0      0.00%      0.32% # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdDiv                    0      0.00%      0.32% # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdSqrt                   0      0.00%      0.32% # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdFloatAdd               0      0.00%      0.32% # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdFloatAlu               0      0.00%      0.32% # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdFloatCmp               0      0.00%      0.32% # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdFloatCvt               0      0.00%      0.32% # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdFloatDiv               0      0.00%      0.32% # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdFloatMisc              0      0.00%      0.32% # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdFloatMult              0      0.00%      0.32% # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdFloatMultAcc            0      0.00%      0.32% # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdFloatSqrt              0      0.00%      0.32% # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdReduceAdd              0      0.00%      0.32% # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdReduceAlu              0      0.00%      0.32% # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdReduceCmp              0      0.00%      0.32% # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdFloatReduceAdd            0      0.00%      0.32% # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdFloatReduceCmp            0      0.00%      0.32% # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdAes                    0      0.00%      0.32% # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdAesMix                 0      0.00%      0.32% # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdSha1Hash               0      0.00%      0.32% # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdSha1Hash2              0      0.00%      0.32% # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdSha256Hash             0      0.00%      0.32% # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdSha256Hash2            0      0.00%      0.32% # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdShaSigma2              0      0.00%      0.32% # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdShaSigma3              0      0.00%      0.32% # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdPredAlu                0      0.00%      0.32% # attempts to use FU when none available
system.cpu11.iq.fu_full::MemRead                  728      0.09%      0.42% # attempts to use FU when none available
system.cpu11.iq.fu_full::MemWrite                 555      0.07%      0.49% # attempts to use FU when none available
system.cpu11.iq.fu_full::FloatMemRead          786427     99.51%    100.00% # attempts to use FU when none available
system.cpu11.iq.fu_full::FloatMemWrite              0      0.00%    100.00% # attempts to use FU when none available
system.cpu11.iq.fu_full::IprAccess                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu11.iq.fu_full::InstPrefetch               0      0.00%    100.00% # attempts to use FU when none available
system.cpu11.iq.int_alu_accesses             13124307                       # Number of integer alu accesses
system.cpu11.iq.int_inst_queue_reads         51516028                       # Number of integer instruction queue reads
system.cpu11.iq.int_inst_queue_wakeup_accesses     13115918                       # Number of integer instruction queue wakeup accesses
system.cpu11.iq.int_inst_queue_writes        13129134                       # Number of integer instruction queue writes
system.cpu11.iq.iqInstsAdded                 16264292                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu11.iq.iqInstsIssued                21248559                       # Number of instructions issued
system.cpu11.iq.iqNonSpecInstsAdded              1856                       # Number of non-speculative instructions added to the IQ
system.cpu11.iq.iqSquashedInstsExamined          8959                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu11.iq.iqSquashedInstsIssued             153                       # Number of squashed instructions issued
system.cpu11.iq.iqSquashedNonSpecRemoved          157                       # Number of squashed non-spec instructions that were removed
system.cpu11.iq.iqSquashedOperandsExamined        11239                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu11.iq.issued_per_cycle::samples     25267967                       # Number of insts issued each cycle
system.cpu11.iq.issued_per_cycle::mean       0.840929                       # Number of insts issued each cycle
system.cpu11.iq.issued_per_cycle::stdev      1.986889                       # Number of insts issued each cycle
system.cpu11.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu11.iq.issued_per_cycle::0          20119371     79.62%     79.62% # Number of insts issued each cycle
system.cpu11.iq.issued_per_cycle::1            870082      3.44%     83.07% # Number of insts issued each cycle
system.cpu11.iq.issued_per_cycle::2           1274263      5.04%     88.11% # Number of insts issued each cycle
system.cpu11.iq.issued_per_cycle::3            133797      0.53%     88.64% # Number of insts issued each cycle
system.cpu11.iq.issued_per_cycle::4            460184      1.82%     90.46% # Number of insts issued each cycle
system.cpu11.iq.issued_per_cycle::5            575249      2.28%     92.74% # Number of insts issued each cycle
system.cpu11.iq.issued_per_cycle::6            395802      1.57%     94.30% # Number of insts issued each cycle
system.cpu11.iq.issued_per_cycle::7           1176985      4.66%     98.96% # Number of insts issued each cycle
system.cpu11.iq.issued_per_cycle::8            262234      1.04%    100.00% # Number of insts issued each cycle
system.cpu11.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu11.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu11.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu11.iq.issued_per_cycle::total      25267967                       # Number of insts issued each cycle
system.cpu11.iq.rate                         0.840491                       # Inst issue rate
system.cpu11.iq.vec_alu_accesses                    0                       # Number of vector alu accesses
system.cpu11.iq.vec_inst_queue_reads                0                       # Number of vector instruction queue reads
system.cpu11.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu11.iq.vec_inst_queue_writes               0                       # Number of vector instruction queue writes
system.cpu11.itb.rdAccesses                         0                       # TLB accesses on read requests
system.cpu11.itb.rdMisses                           0                       # TLB misses on read requests
system.cpu11.itb.walker.pwrStateResidencyTicks::UNDEFINED 2842138133883                       # Cumulative time (in ticks) in various power states
system.cpu11.itb.wrAccesses                   1732974                       # TLB accesses on write requests
system.cpu11.itb.wrMisses                         872                       # TLB misses on write requests
system.cpu11.memDep0.conflictingLoads            6267                       # Number of conflicting loads.
system.cpu11.memDep0.conflictingStores           2378                       # Number of conflicting stores.
system.cpu11.memDep0.insertedLoads            1446743                       # Number of loads inserted to the mem dependence unit.
system.cpu11.memDep0.insertedStores              2777                       # Number of stores inserted to the mem dependence unit.
system.cpu11.misc_regfile_reads              10627577                       # number of misc regfile reads
system.cpu11.misc_regfile_writes                    1                       # number of misc regfile writes
system.cpu11.numCycles                       25281134                       # number of cpu cycles simulated
system.cpu11.numPwrStateTransitions                 5                       # Number of power state transitions
system.cpu11.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu11.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu11.pwrStateClkGateDist::samples            3                       # Distribution of time spent in the clock gated state
system.cpu11.pwrStateClkGateDist::mean   479505080379                       # Distribution of time spent in the clock gated state
system.cpu11.pwrStateClkGateDist::stdev  673983515053.879272                       # Distribution of time spent in the clock gated state
system.cpu11.pwrStateClkGateDist::1000-5e+10            1     33.33%     33.33% # Distribution of time spent in the clock gated state
system.cpu11.pwrStateClkGateDist::1.5e+11-2e+11            1     33.33%     66.67% # Distribution of time spent in the clock gated state
system.cpu11.pwrStateClkGateDist::overflows            1     33.33%    100.00% # Distribution of time spent in the clock gated state
system.cpu11.pwrStateClkGateDist::min_value   4217756355                       # Distribution of time spent in the clock gated state
system.cpu11.pwrStateClkGateDist::max_value 1250843644260                       # Distribution of time spent in the clock gated state
system.cpu11.pwrStateClkGateDist::total             3                       # Distribution of time spent in the clock gated state
system.cpu11.pwrStateResidencyTicks::ON  1403622892746                       # Cumulative time (in ticks) in various power states
system.cpu11.pwrStateResidencyTicks::CLK_GATED 1438515241137                       # Cumulative time (in ticks) in various power states
system.cpu11.quiesceCycles                 8497002282                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu11.rename.BlockCycles              20029563                       # Number of cycles rename is blocking
system.cpu11.rename.CommittedMaps            20313905                       # Number of HB maps that are committed
system.cpu11.rename.IQFullEvents               729854                       # Number of times rename has blocked due to IQ full
system.cpu11.rename.IdleCycles                1478715                       # Number of cycles rename is idle
system.cpu11.rename.ROBFullEvents                  60                       # Number of times rename has blocked due to ROB full
system.cpu11.rename.RenameLookups            36086929                       # Number of register rename lookups that rename has made
system.cpu11.rename.RenamedInsts             16267610                       # Number of instructions processed by rename
system.cpu11.rename.RenamedOperands          20324505                       # Number of destination operands rename has renamed
system.cpu11.rename.RunCycles                 2895181                       # Number of cycles rename is running
system.cpu11.rename.SquashCycles                 1056                       # Number of cycles rename is squashing
system.cpu11.rename.UnblockCycles              861831                       # Number of cycles rename is unblocking
system.cpu11.rename.UndoneMaps                  10600                       # Number of HB maps that are undone due to squashing
system.cpu11.rename.fp_rename_lookups         5767563                       # Number of floating rename lookups
system.cpu11.rename.int_rename_lookups       14188188                       # Number of integer rename lookups
system.cpu11.rename.serializeStallCycles         1621                       # count of cycles rename stalled for serializing inst
system.cpu11.rename.serializingInsts               35                       # count of serializing insts renamed
system.cpu11.rename.skidInsts                 1987217                       # count of insts added to the skid buffer
system.cpu11.rename.tempSerializingInsts           35                       # count of temporary serializing insts renamed
system.cpu11.rob.rob_reads                   41395979                       # The number of ROB reads
system.cpu11.rob.rob_writes                  32533205                       # The number of ROB writes
system.cpu11.timesIdled                            67                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu12.apic_clk_domain.clock               5328                       # Clock period in ticks
system.cpu12.branchPred.BTBCorrect                  0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu12.branchPred.BTBHitPct            0.000000                       # BTB Hit Percentage
system.cpu12.branchPred.BTBHits                     0                       # Number of BTB hits
system.cpu12.branchPred.BTBLookups            1669614                       # Number of BTB lookups
system.cpu12.branchPred.RASInCorrect               31                       # Number of incorrect RAS predictions.
system.cpu12.branchPred.condIncorrect             214                       # Number of conditional branches incorrect
system.cpu12.branchPred.condPredicted         2118300                       # Number of conditional branches predicted
system.cpu12.branchPred.indirectHits          1189443                       # Number of indirect target hits.
system.cpu12.branchPred.indirectLookups       1669614                       # Number of indirect predictor lookups.
system.cpu12.branchPred.indirectMisses         480171                       # Number of indirect misses.
system.cpu12.branchPred.lookups               2118300                       # Number of BP lookups
system.cpu12.branchPred.usedRAS                   640                       # Number of times the RAS was used to get a target.
system.cpu12.branchPredindirectMispredicted          136                       # Number of mispredicted indirect branches.
system.cpu12.cc_regfile_reads                10584671                       # number of cc regfile reads
system.cpu12.cc_regfile_writes                7134105                       # number of cc regfile writes
system.cpu12.commit.amos                            0                       # Number of atomic instructions committed
system.cpu12.commit.branchMispredicts            1063                       # The number of times a branch was mispredicted
system.cpu12.commit.branches                  2116658                       # Number of branches committed
system.cpu12.commit.bw_lim_events              135427                       # number cycles where commit BW limit reached
system.cpu12.commit.commitNonSpecStalls          1678                       # The number of times commit has been forced to stall to communicate backwards
system.cpu12.commit.commitSquashedInsts          8323                       # The number of squashed insts skipped by commit
system.cpu12.commit.committedInsts            9115948                       # Number of instructions committed
system.cpu12.commit.committedOps             16378331                       # Number of ops (including micro ops) committed
system.cpu12.commit.committed_per_cycle::samples     25251496                       # Number of insts commited each cycle
system.cpu12.commit.committed_per_cycle::mean     0.648608                       # Number of insts commited each cycle
system.cpu12.commit.committed_per_cycle::stdev     1.586312                       # Number of insts commited each cycle
system.cpu12.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu12.commit.committed_per_cycle::0     20433804     80.92%     80.92% # Number of insts commited each cycle
system.cpu12.commit.committed_per_cycle::1      1299747      5.15%     86.07% # Number of insts commited each cycle
system.cpu12.commit.committed_per_cycle::2          680      0.00%     86.07% # Number of insts commited each cycle
system.cpu12.commit.committed_per_cycle::3      1492292      5.91%     91.98% # Number of insts commited each cycle
system.cpu12.commit.committed_per_cycle::4       942570      3.73%     95.71% # Number of insts commited each cycle
system.cpu12.commit.committed_per_cycle::5       375314      1.49%     97.20% # Number of insts commited each cycle
system.cpu12.commit.committed_per_cycle::6       131552      0.52%     97.72% # Number of insts commited each cycle
system.cpu12.commit.committed_per_cycle::7       440110      1.74%     99.46% # Number of insts commited each cycle
system.cpu12.commit.committed_per_cycle::8       135427      0.54%    100.00% # Number of insts commited each cycle
system.cpu12.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu12.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu12.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu12.commit.committed_per_cycle::total     25251496                       # Number of insts commited each cycle
system.cpu12.commit.fp_insts                  3145787                       # Number of committed floating point instructions.
system.cpu12.commit.function_calls                573                       # Number of function calls committed.
system.cpu12.commit.int_insts                12830454                       # Number of committed integer instructions.
system.cpu12.commit.loads                     1455748                       # Number of loads committed
system.cpu12.commit.membars                      1116                       # Number of memory barriers committed
system.cpu12.commit.op_class_0::No_OpClass          556      0.00%      0.00% # Class of committed instruction
system.cpu12.commit.op_class_0::IntAlu       12822532     78.29%     78.29% # Class of committed instruction
system.cpu12.commit.op_class_0::IntMult             1      0.00%     78.29% # Class of committed instruction
system.cpu12.commit.op_class_0::IntDiv              7      0.00%     78.29% # Class of committed instruction
system.cpu12.commit.op_class_0::FloatAdd            1      0.00%     78.29% # Class of committed instruction
system.cpu12.commit.op_class_0::FloatCmp            0      0.00%     78.29% # Class of committed instruction
system.cpu12.commit.op_class_0::FloatCvt            0      0.00%     78.29% # Class of committed instruction
system.cpu12.commit.op_class_0::FloatMult            0      0.00%     78.29% # Class of committed instruction
system.cpu12.commit.op_class_0::FloatMultAcc            0      0.00%     78.29% # Class of committed instruction
system.cpu12.commit.op_class_0::FloatDiv            0      0.00%     78.29% # Class of committed instruction
system.cpu12.commit.op_class_0::FloatMisc            0      0.00%     78.29% # Class of committed instruction
system.cpu12.commit.op_class_0::FloatSqrt            0      0.00%     78.29% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdAdd             0      0.00%     78.29% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdAddAcc            0      0.00%     78.29% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdAlu       1572878      9.60%     87.90% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdCmp             0      0.00%     87.90% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdCvt        524292      3.20%     91.10% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdMisc            4      0.00%     91.10% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdMult            0      0.00%     91.10% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdMultAcc            0      0.00%     91.10% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdShift            6      0.00%     91.10% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdShiftAcc            0      0.00%     91.10% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdDiv             0      0.00%     91.10% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdSqrt            0      0.00%     91.10% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdFloatAdd            0      0.00%     91.10% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdFloatAlu            0      0.00%     91.10% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdFloatCmp            0      0.00%     91.10% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdFloatCvt            0      0.00%     91.10% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdFloatDiv            0      0.00%     91.10% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdFloatMisc            0      0.00%     91.10% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdFloatMult            0      0.00%     91.10% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdFloatMultAcc            0      0.00%     91.10% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdFloatSqrt            0      0.00%     91.10% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdReduceAdd            0      0.00%     91.10% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdReduceAlu            0      0.00%     91.10% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdReduceCmp            0      0.00%     91.10% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     91.10% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     91.10% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdAes             0      0.00%     91.10% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdAesMix            0      0.00%     91.10% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdSha1Hash            0      0.00%     91.10% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdSha1Hash2            0      0.00%     91.10% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdSha256Hash            0      0.00%     91.10% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdSha256Hash2            0      0.00%     91.10% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdShaSigma2            0      0.00%     91.10% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdShaSigma3            0      0.00%     91.10% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdPredAlu            0      0.00%     91.10% # Class of committed instruction
system.cpu12.commit.op_class_0::MemRead        931451      5.69%     96.78% # Class of committed instruction
system.cpu12.commit.op_class_0::MemWrite         2298      0.01%     96.80% # Class of committed instruction
system.cpu12.commit.op_class_0::FloatMemRead       524297      3.20%    100.00% # Class of committed instruction
system.cpu12.commit.op_class_0::FloatMemWrite            8      0.00%    100.00% # Class of committed instruction
system.cpu12.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu12.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu12.commit.op_class_0::total        16378331                       # Class of committed instruction
system.cpu12.commit.refs                      1458054                       # Number of memory references committed
system.cpu12.commit.swp_count                       0                       # Number of s/w prefetches committed
system.cpu12.commit.vec_insts                       0                       # Number of committed Vector instructions.
system.cpu12.committedInsts                   9115948                       # Number of Instructions Simulated
system.cpu12.committedOps                    16378331                       # Number of Ops (including micro ops) Simulated
system.cpu12.cpi                             2.772536                       # CPI: Cycles Per Instruction
system.cpu12.cpi_total                       2.772536                       # CPI: Total CPI of All Threads
system.cpu12.decode.BlockedCycles            20753069                       # Number of cycles decode is blocked
system.cpu12.decode.DecodedInsts             16389623                       # Number of instructions handled by decode
system.cpu12.decode.IdleCycles                1372717                       # Number of cycles decode is idle
system.cpu12.decode.RunCycles                 2860922                       # Number of cycles decode is running
system.cpu12.decode.SquashCycles                 1078                       # Number of cycles decode is squashing
system.cpu12.decode.UnblockCycles              265740                       # Number of cycles decode is unblocking
system.cpu12.dtb.rdAccesses                   1456285                       # TLB accesses on read requests
system.cpu12.dtb.rdMisses                        1607                       # TLB misses on read requests
system.cpu12.dtb.walker.pwrStateResidencyTicks::UNDEFINED 2842138133883                       # Cumulative time (in ticks) in various power states
system.cpu12.dtb.wrAccesses                      2449                       # TLB accesses on write requests
system.cpu12.dtb.wrMisses                           4                       # TLB misses on write requests
system.cpu12.fetch.Branches                   2118300                       # Number of branches that fetch encountered
system.cpu12.fetch.CacheLines                 1757821                       # Number of cache lines fetched
system.cpu12.fetch.Cycles                    23482022                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu12.fetch.IcacheSquashes                  57                       # Number of outstanding Icache misses that were squashed
system.cpu12.fetch.IcacheWaitRetryStallCycles          475                       # Number of stall cycles due to full MSHR
system.cpu12.fetch.Insts                      9123013                       # Number of instructions fetch has processed
system.cpu12.fetch.MiscStallCycles               2794                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu12.fetch.PendingTrapStallCycles         6505                       # Number of stall cycles due to pending traps
system.cpu12.fetch.SquashCycles                  2156                       # Number of cycles fetch has spent squashing
system.cpu12.fetch.TlbCycles                       48                       # Number of cycles fetch has spent waiting for tlb
system.cpu12.fetch.branchRate                0.083812                       # Number of branch fetches per cycle
system.cpu12.fetch.icacheStallCycles          1760604                       # Number of cycles fetch is stalled on an Icache miss
system.cpu12.fetch.predictedBranches          1190083                       # Number of branches that fetch has predicted taken
system.cpu12.fetch.rate                      0.360960                       # Number of inst fetches per cycle
system.cpu12.fetch.rateDist::samples         25253526                       # Number of instructions fetched each cycle (Total)
system.cpu12.fetch.rateDist::mean            0.649068                       # Number of instructions fetched each cycle (Total)
system.cpu12.fetch.rateDist::stdev           1.946108                       # Number of instructions fetched each cycle (Total)
system.cpu12.fetch.rateDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu12.fetch.rateDist::0               21927625     86.83%     86.83% # Number of instructions fetched each cycle (Total)
system.cpu12.fetch.rateDist::1                 681515      2.70%     89.53% # Number of instructions fetched each cycle (Total)
system.cpu12.fetch.rateDist::2                    853      0.00%     89.53% # Number of instructions fetched each cycle (Total)
system.cpu12.fetch.rateDist::3                 616202      2.44%     91.97% # Number of instructions fetched each cycle (Total)
system.cpu12.fetch.rateDist::4                 374652      1.48%     93.46% # Number of instructions fetched each cycle (Total)
system.cpu12.fetch.rateDist::5                 199007      0.79%     94.24% # Number of instructions fetched each cycle (Total)
system.cpu12.fetch.rateDist::6                    482      0.00%     94.25% # Number of instructions fetched each cycle (Total)
system.cpu12.fetch.rateDist::7                 262617      1.04%     95.29% # Number of instructions fetched each cycle (Total)
system.cpu12.fetch.rateDist::8                1190573      4.71%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu12.fetch.rateDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu12.fetch.rateDist::min_value              0                       # Number of instructions fetched each cycle (Total)
system.cpu12.fetch.rateDist::max_value              8                       # Number of instructions fetched each cycle (Total)
system.cpu12.fetch.rateDist::total           25253526                       # Number of instructions fetched each cycle (Total)
system.cpu12.fp_regfile_reads                 5767268                       # number of floating regfile reads
system.cpu12.fp_regfile_writes                3145857                       # number of floating regfile writes
system.cpu12.idleCycles                         20769                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu12.iew.branchMispredicts               1157                       # Number of branch mispredicts detected at execute
system.cpu12.iew.exec_branches                2117165                       # Number of branches executed
system.cpu12.iew.exec_nop                           0                       # number of nop insts executed
system.cpu12.iew.exec_rate                   0.837746                       # Inst execution rate
system.cpu12.iew.exec_refs                    6247494                       # number of memory reference insts executed
system.cpu12.iew.exec_stores                     2449                       # Number of stores executed
system.cpu12.iew.exec_swp                           0                       # number of swp insts executed
system.cpu12.iew.iewBlockCycles              19485091                       # Number of cycles IEW is blocking
system.cpu12.iew.iewDispLoadInsts             1456662                       # Number of dispatched load instructions
system.cpu12.iew.iewDispNonSpecInsts              622                       # Number of dispatched non-speculative instructions
system.cpu12.iew.iewDispSquashedInsts              18                       # Number of squashed instructions skipped by dispatch
system.cpu12.iew.iewDispStoreInsts               2713                       # Number of dispatched store instructions
system.cpu12.iew.iewDispatchedInsts          16387538                       # Number of instructions dispatched to IQ
system.cpu12.iew.iewExecLoadInsts             6245045                       # Number of load instructions executed
system.cpu12.iew.iewExecSquashedInsts             467                       # Number of squashed instructions skipped in execute
system.cpu12.iew.iewExecutedInsts            21173448                       # Number of executed instructions
system.cpu12.iew.iewIQFullEvents                  577                       # Number of times the IQ has become full, causing a stall
system.cpu12.iew.iewIdleCycles                      0                       # Number of cycles IEW is idle
system.cpu12.iew.iewLSQFullEvents                   0                       # Number of times the LSQ has become full, causing a stall
system.cpu12.iew.iewSquashCycles                 1078                       # Number of cycles IEW is squashing
system.cpu12.iew.iewUnblockCycles               67045                       # Number of cycles IEW is unblocking
system.cpu12.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu12.iew.lsq.thread0.cacheBlocked       985092                       # Number of times an access to memory failed due to the cache being blocked
system.cpu12.iew.lsq.thread0.forwLoads           1093                       # Number of loads that had data forwarded from stores
system.cpu12.iew.lsq.thread0.ignoredResponses            1                       # Number of memory responses ignored because the instruction is squashed
system.cpu12.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu12.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu12.iew.lsq.thread0.memOrderViolation            2                       # Number of memory ordering violations
system.cpu12.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu12.iew.lsq.thread0.squashedLoads          914                       # Number of loads squashed
system.cpu12.iew.lsq.thread0.squashedStores          407                       # Number of stores squashed
system.cpu12.iew.memOrderViolationEvents            2                       # Number of memory order violations
system.cpu12.iew.predictedNotTakenIncorrect         1095                       # Number of branches that were predicted not taken incorrectly
system.cpu12.iew.predictedTakenIncorrect           62                       # Number of branches that were predicted taken incorrectly
system.cpu12.iew.wb_consumers                17873742                       # num instructions consuming a value
system.cpu12.iew.wb_count                    16383492                       # cumulative count of insts written-back
system.cpu12.iew.wb_fanout                   0.720239                       # average fanout of values written-back
system.cpu12.iew.wb_producers                12873369                       # num instructions producing a value
system.cpu12.iew.wb_rate                     0.648227                       # insts written-back per cycle
system.cpu12.iew.wb_sent                     16384419                       # cumulative count of insts sent to commit
system.cpu12.int_regfile_reads               23879000                       # number of integer regfile reads
system.cpu12.int_regfile_writes              10191398                       # number of integer regfile writes
system.cpu12.interrupts.pwrStateResidencyTicks::UNDEFINED 2842138133883                       # Cumulative time (in ticks) in various power states
system.cpu12.ipc                             0.360681                       # IPC: Instructions Per Cycle
system.cpu12.ipc_total                       0.360681                       # IPC: Total IPC of All Threads
system.cpu12.iq.FU_type_0::No_OpClass            1572      0.01%      0.01% # Type of FU issued
system.cpu12.iq.FU_type_0::IntAlu            12827520     60.58%     60.59% # Type of FU issued
system.cpu12.iq.FU_type_0::IntMult                  3      0.00%     60.59% # Type of FU issued
system.cpu12.iq.FU_type_0::IntDiv                   7      0.00%     60.59% # Type of FU issued
system.cpu12.iq.FU_type_0::FloatAdd                23      0.00%     60.59% # Type of FU issued
system.cpu12.iq.FU_type_0::FloatCmp                 0      0.00%     60.59% # Type of FU issued
system.cpu12.iq.FU_type_0::FloatCvt                 0      0.00%     60.59% # Type of FU issued
system.cpu12.iq.FU_type_0::FloatMult                0      0.00%     60.59% # Type of FU issued
system.cpu12.iq.FU_type_0::FloatMultAcc             0      0.00%     60.59% # Type of FU issued
system.cpu12.iq.FU_type_0::FloatDiv                 0      0.00%     60.59% # Type of FU issued
system.cpu12.iq.FU_type_0::FloatMisc                0      0.00%     60.59% # Type of FU issued
system.cpu12.iq.FU_type_0::FloatSqrt                0      0.00%     60.59% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdAdd                  0      0.00%     60.59% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdAddAcc               0      0.00%     60.59% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdAlu            1572878      7.43%     68.02% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdCmp                  0      0.00%     68.02% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdCvt             524292      2.48%     70.49% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdMisc                 4      0.00%     70.49% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdMult                 0      0.00%     70.49% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdMultAcc              0      0.00%     70.49% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdShift                8      0.00%     70.49% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdShiftAcc             0      0.00%     70.49% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdDiv                  0      0.00%     70.49% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdSqrt                 0      0.00%     70.49% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdFloatAdd             0      0.00%     70.49% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdFloatAlu             0      0.00%     70.49% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdFloatCmp             0      0.00%     70.49% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdFloatCvt             0      0.00%     70.49% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdFloatDiv             0      0.00%     70.49% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdFloatMisc            0      0.00%     70.49% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdFloatMult            0      0.00%     70.49% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     70.49% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdFloatSqrt            0      0.00%     70.49% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdReduceAdd            0      0.00%     70.49% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdReduceAlu            0      0.00%     70.49% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdReduceCmp            0      0.00%     70.49% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     70.49% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     70.49% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdAes                  0      0.00%     70.49% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdAesMix               0      0.00%     70.49% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdSha1Hash             0      0.00%     70.49% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdSha1Hash2            0      0.00%     70.49% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdSha256Hash            0      0.00%     70.49% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdSha256Hash2            0      0.00%     70.49% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdShaSigma2            0      0.00%     70.49% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdShaSigma3            0      0.00%     70.49% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdPredAlu              0      0.00%     70.49% # Type of FU issued
system.cpu12.iq.FU_type_0::MemRead             936681      4.42%     74.92% # Type of FU issued
system.cpu12.iq.FU_type_0::MemWrite              2468      0.01%     74.93% # Type of FU issued
system.cpu12.iq.FU_type_0::FloatMemRead       5308451     25.07%    100.00% # Type of FU issued
system.cpu12.iq.FU_type_0::FloatMemWrite            8      0.00%    100.00% # Type of FU issued
system.cpu12.iq.FU_type_0::IprAccess                0      0.00%    100.00% # Type of FU issued
system.cpu12.iq.FU_type_0::InstPrefetch             0      0.00%    100.00% # Type of FU issued
system.cpu12.iq.FU_type_0::total             21173915                       # Type of FU issued
system.cpu12.iq.fp_alu_accesses               8847472                       # Number of floating point alu accesses
system.cpu12.iq.fp_inst_queue_reads          16777443                       # Number of floating instruction queue reads
system.cpu12.iq.fp_inst_queue_wakeup_accesses      3145811                       # Number of floating instruction queue wakeup accesses
system.cpu12.iq.fp_inst_queue_writes          3145979                       # Number of floating instruction queue writes
system.cpu12.iq.fu_busy_cnt                    921642                       # FU busy when requested
system.cpu12.iq.fu_busy_rate                 0.043527                       # FU busy rate (busy events/executed inst)
system.cpu12.iq.fu_full::No_OpClass                 0      0.00%      0.00% # attempts to use FU when none available
system.cpu12.iq.fu_full::IntAlu                  2820      0.31%      0.31% # attempts to use FU when none available
system.cpu12.iq.fu_full::IntMult                    0      0.00%      0.31% # attempts to use FU when none available
system.cpu12.iq.fu_full::IntDiv                     0      0.00%      0.31% # attempts to use FU when none available
system.cpu12.iq.fu_full::FloatAdd                   0      0.00%      0.31% # attempts to use FU when none available
system.cpu12.iq.fu_full::FloatCmp                   0      0.00%      0.31% # attempts to use FU when none available
system.cpu12.iq.fu_full::FloatCvt                   0      0.00%      0.31% # attempts to use FU when none available
system.cpu12.iq.fu_full::FloatMult                  0      0.00%      0.31% # attempts to use FU when none available
system.cpu12.iq.fu_full::FloatMultAcc               0      0.00%      0.31% # attempts to use FU when none available
system.cpu12.iq.fu_full::FloatDiv                   0      0.00%      0.31% # attempts to use FU when none available
system.cpu12.iq.fu_full::FloatMisc                  0      0.00%      0.31% # attempts to use FU when none available
system.cpu12.iq.fu_full::FloatSqrt                  0      0.00%      0.31% # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdAdd                    0      0.00%      0.31% # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdAddAcc                 0      0.00%      0.31% # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdAlu                    0      0.00%      0.31% # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdCmp                    0      0.00%      0.31% # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdCvt                    0      0.00%      0.31% # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdMisc                   0      0.00%      0.31% # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdMult                   0      0.00%      0.31% # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdMultAcc                0      0.00%      0.31% # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdShift                  0      0.00%      0.31% # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdShiftAcc               0      0.00%      0.31% # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdDiv                    0      0.00%      0.31% # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdSqrt                   0      0.00%      0.31% # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdFloatAdd               0      0.00%      0.31% # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdFloatAlu               0      0.00%      0.31% # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdFloatCmp               0      0.00%      0.31% # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdFloatCvt               0      0.00%      0.31% # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdFloatDiv               0      0.00%      0.31% # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdFloatMisc              0      0.00%      0.31% # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdFloatMult              0      0.00%      0.31% # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdFloatMultAcc            0      0.00%      0.31% # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdFloatSqrt              0      0.00%      0.31% # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdReduceAdd              0      0.00%      0.31% # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdReduceAlu              0      0.00%      0.31% # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdReduceCmp              0      0.00%      0.31% # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdFloatReduceAdd            0      0.00%      0.31% # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdFloatReduceCmp            0      0.00%      0.31% # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdAes                    0      0.00%      0.31% # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdAesMix                 0      0.00%      0.31% # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdSha1Hash               0      0.00%      0.31% # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdSha1Hash2              0      0.00%      0.31% # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdSha256Hash             0      0.00%      0.31% # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdSha256Hash2            0      0.00%      0.31% # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdShaSigma2              0      0.00%      0.31% # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdShaSigma3              0      0.00%      0.31% # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdPredAlu                0      0.00%      0.31% # attempts to use FU when none available
system.cpu12.iq.fu_full::MemRead                  772      0.08%      0.39% # attempts to use FU when none available
system.cpu12.iq.fu_full::MemWrite                 547      0.06%      0.45% # attempts to use FU when none available
system.cpu12.iq.fu_full::FloatMemRead          917503     99.55%    100.00% # attempts to use FU when none available
system.cpu12.iq.fu_full::FloatMemWrite              0      0.00%    100.00% # attempts to use FU when none available
system.cpu12.iq.fu_full::IprAccess                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu12.iq.fu_full::InstPrefetch               0      0.00%    100.00% # attempts to use FU when none available
system.cpu12.iq.int_alu_accesses             13246513                       # Number of integer alu accesses
system.cpu12.iq.int_inst_queue_reads         51745744                       # Number of integer instruction queue reads
system.cpu12.iq.int_inst_queue_wakeup_accesses     13237681                       # Number of integer instruction queue wakeup accesses
system.cpu12.iq.int_inst_queue_writes        13250767                       # Number of integer instruction queue writes
system.cpu12.iq.iqInstsAdded                 16385736                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu12.iq.iqInstsIssued                21173915                       # Number of instructions issued
system.cpu12.iq.iqNonSpecInstsAdded              1802                       # Number of non-speculative instructions added to the IQ
system.cpu12.iq.iqSquashedInstsExamined          9206                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu12.iq.iqSquashedInstsIssued             189                       # Number of squashed instructions issued
system.cpu12.iq.iqSquashedNonSpecRemoved          124                       # Number of squashed non-spec instructions that were removed
system.cpu12.iq.iqSquashedOperandsExamined        10180                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu12.iq.issued_per_cycle::samples     25253526                       # Number of insts issued each cycle
system.cpu12.iq.issued_per_cycle::mean       0.838454                       # Number of insts issued each cycle
system.cpu12.iq.issued_per_cycle::stdev      1.990780                       # Number of insts issued each cycle
system.cpu12.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu12.iq.issued_per_cycle::0          20189806     79.95%     79.95% # Number of insts issued each cycle
system.cpu12.iq.issued_per_cycle::1            751967      2.98%     82.93% # Number of insts issued each cycle
system.cpu12.iq.issued_per_cycle::2           1300226      5.15%     88.07% # Number of insts issued each cycle
system.cpu12.iq.issued_per_cycle::3            264775      1.05%     89.12% # Number of insts issued each cycle
system.cpu12.iq.issued_per_cycle::4            263600      1.04%     90.17% # Number of insts issued each cycle
system.cpu12.iq.issued_per_cycle::5            703339      2.79%     92.95% # Number of insts issued each cycle
system.cpu12.iq.issued_per_cycle::6            264859      1.05%     94.00% # Number of insts issued each cycle
system.cpu12.iq.issued_per_cycle::7           1252710      4.96%     98.96% # Number of insts issued each cycle
system.cpu12.iq.issued_per_cycle::8            262244      1.04%    100.00% # Number of insts issued each cycle
system.cpu12.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu12.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu12.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu12.iq.issued_per_cycle::total      25253526                       # Number of insts issued each cycle
system.cpu12.iq.rate                         0.837765                       # Inst issue rate
system.cpu12.iq.vec_alu_accesses                    0                       # Number of vector alu accesses
system.cpu12.iq.vec_inst_queue_reads                0                       # Number of vector instruction queue reads
system.cpu12.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu12.iq.vec_inst_queue_writes               0                       # Number of vector instruction queue writes
system.cpu12.itb.rdAccesses                         0                       # TLB accesses on read requests
system.cpu12.itb.rdMisses                           0                       # TLB misses on read requests
system.cpu12.itb.walker.pwrStateResidencyTicks::UNDEFINED 2842138133883                       # Cumulative time (in ticks) in various power states
system.cpu12.itb.wrAccesses                   1758737                       # TLB accesses on write requests
system.cpu12.itb.wrMisses                         930                       # TLB misses on write requests
system.cpu12.memDep0.conflictingLoads            6087                       # Number of conflicting loads.
system.cpu12.memDep0.conflictingStores           2353                       # Number of conflicting stores.
system.cpu12.memDep0.insertedLoads            1456662                       # Number of loads inserted to the mem dependence unit.
system.cpu12.memDep0.insertedStores              2713                       # Number of stores inserted to the mem dependence unit.
system.cpu12.misc_regfile_reads              10481706                       # number of misc regfile reads
system.cpu12.misc_regfile_writes                    1                       # number of misc regfile writes
system.cpu12.numCycles                       25274295                       # number of cpu cycles simulated
system.cpu12.numPwrStateTransitions                 5                       # Number of power state transitions
system.cpu12.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu12.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu12.pwrStateClkGateDist::samples            3                       # Distribution of time spent in the clock gated state
system.cpu12.pwrStateClkGateDist::mean   479505186051                       # Distribution of time spent in the clock gated state
system.cpu12.pwrStateClkGateDist::stdev  673983580509.875244                       # Distribution of time spent in the clock gated state
system.cpu12.pwrStateClkGateDist::1000-5e+10            1     33.33%     33.33% # Distribution of time spent in the clock gated state
system.cpu12.pwrStateClkGateDist::1.5e+11-2e+11            1     33.33%     66.67% # Distribution of time spent in the clock gated state
system.cpu12.pwrStateClkGateDist::overflows            1     33.33%    100.00% # Distribution of time spent in the clock gated state
system.cpu12.pwrStateClkGateDist::min_value   4218124653                       # Distribution of time spent in the clock gated state
system.cpu12.pwrStateClkGateDist::max_value 1250843876694                       # Distribution of time spent in the clock gated state
system.cpu12.pwrStateClkGateDist::total             3                       # Distribution of time spent in the clock gated state
system.cpu12.pwrStateResidencyTicks::ON  1403622575730                       # Cumulative time (in ticks) in various power states
system.cpu12.pwrStateResidencyTicks::CLK_GATED 1438515558153                       # Cumulative time (in ticks) in various power states
system.cpu12.quiesceCycles                 8497008015                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu12.rename.BlockCycles              19693447                       # Number of cycles rename is blocking
system.cpu12.rename.CommittedMaps            20465463                       # Number of HB maps that are committed
system.cpu12.rename.IQFullEvents               991848                       # Number of times rename has blocked due to IQ full
system.cpu12.rename.IdleCycles                1505172                       # Number of cycles rename is idle
system.cpu12.rename.ROBFullEvents                  73                       # Number of times rename has blocked due to ROB full
system.cpu12.rename.RenameLookups            36358654                       # Number of register rename lookups that rename has made
system.cpu12.rename.RenamedInsts             16388672                       # Number of instructions processed by rename
system.cpu12.rename.RenamedOperands          20476050                       # Number of destination operands rename has renamed
system.cpu12.rename.RunCycles                 2993898                       # Number of cycles rename is running
system.cpu12.rename.SquashCycles                 1078                       # Number of cycles rename is squashing
system.cpu12.rename.UnblockCycles             1058308                       # Number of cycles rename is unblocking
system.cpu12.rename.UndoneMaps                  10587                       # Number of HB maps that are undone due to squashing
system.cpu12.rename.fp_rename_lookups         5767563                       # Number of floating rename lookups
system.cpu12.rename.int_rename_lookups       14308210                       # Number of integer rename lookups
system.cpu12.rename.serializeStallCycles         1623                       # count of cycles rename stalled for serializing inst
system.cpu12.rename.serializingInsts               35                       # count of serializing insts renamed
system.cpu12.rename.skidInsts                 1921549                       # count of insts added to the skid buffer
system.cpu12.rename.tempSerializingInsts           35                       # count of temporary serializing insts renamed
system.cpu12.rob.rob_reads                   41502567                       # The number of ROB reads
system.cpu12.rob.rob_writes                  32775338                       # The number of ROB writes
system.cpu12.timesIdled                            70                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu13.apic_clk_domain.clock               5328                       # Clock period in ticks
system.cpu13.branchPred.BTBCorrect                  0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu13.branchPred.BTBHitPct            0.000000                       # BTB Hit Percentage
system.cpu13.branchPred.BTBHits                     0                       # Number of BTB hits
system.cpu13.branchPred.BTBLookups            1640269                       # Number of BTB lookups
system.cpu13.branchPred.RASInCorrect               55                       # Number of incorrect RAS predictions.
system.cpu13.branchPred.condIncorrect             265                       # Number of conditional branches incorrect
system.cpu13.branchPred.condPredicted         2086485                       # Number of conditional branches predicted
system.cpu13.branchPred.indirectHits          1173312                       # Number of indirect target hits.
system.cpu13.branchPred.indirectLookups       1640269                       # Number of indirect predictor lookups.
system.cpu13.branchPred.indirectMisses         466957                       # Number of indirect misses.
system.cpu13.branchPred.lookups               2086485                       # Number of BP lookups
system.cpu13.branchPred.usedRAS                   820                       # Number of times the RAS was used to get a target.
system.cpu13.branchPredindirectMispredicted          164                       # Number of mispredicted indirect branches.
system.cpu13.cc_regfile_reads                10420859                       # number of cc regfile reads
system.cpu13.cc_regfile_writes                7035721                       # number of cc regfile writes
system.cpu13.commit.amos                            0                       # Number of atomic instructions committed
system.cpu13.commit.branchMispredicts             671                       # The number of times a branch was mispredicted
system.cpu13.commit.branches                  2084107                       # Number of branches committed
system.cpu13.commit.bw_lim_events              134470                       # number cycles where commit BW limit reached
system.cpu13.commit.commitNonSpecStalls          1679                       # The number of times commit has been forced to stall to communicate backwards
system.cpu13.commit.commitSquashedInsts         11228                       # The number of squashed insts skipped by commit
system.cpu13.commit.committedInsts            9002061                       # Number of instructions committed
system.cpu13.commit.committedOps             16181843                       # Number of ops (including micro ops) committed
system.cpu13.commit.committed_per_cycle::samples     25253532                       # Number of insts commited each cycle
system.cpu13.commit.committed_per_cycle::mean     0.640775                       # Number of insts commited each cycle
system.cpu13.commit.committed_per_cycle::stdev     1.579869                       # Number of insts commited each cycle
system.cpu13.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu13.commit.committed_per_cycle::0     20504546     81.19%     81.19% # Number of insts commited each cycle
system.cpu13.commit.committed_per_cycle::1      1275625      5.05%     86.25% # Number of insts commited each cycle
system.cpu13.commit.committed_per_cycle::2          724      0.00%     86.25% # Number of insts commited each cycle
system.cpu13.commit.committed_per_cycle::3      1468035      5.81%     92.06% # Number of insts commited each cycle
system.cpu13.commit.committed_per_cycle::4       930437      3.68%     95.75% # Number of insts commited each cycle
system.cpu13.commit.committed_per_cycle::5       371796      1.47%     97.22% # Number of insts commited each cycle
system.cpu13.commit.committed_per_cycle::6       131116      0.52%     97.74% # Number of insts commited each cycle
system.cpu13.commit.committed_per_cycle::7       436783      1.73%     99.47% # Number of insts commited each cycle
system.cpu13.commit.committed_per_cycle::8       134470      0.53%    100.00% # Number of insts commited each cycle
system.cpu13.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu13.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu13.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu13.commit.committed_per_cycle::total     25253532                       # Number of insts commited each cycle
system.cpu13.commit.fp_insts                  3145787                       # Number of committed floating point instructions.
system.cpu13.commit.function_calls                603                       # Number of function calls committed.
system.cpu13.commit.int_insts                12650281                       # Number of committed integer instructions.
system.cpu13.commit.loads                     1439548                       # Number of loads committed
system.cpu13.commit.membars                      1116                       # Number of memory barriers committed
system.cpu13.commit.op_class_0::No_OpClass          559      0.00%      0.00% # Class of committed instruction
system.cpu13.commit.op_class_0::IntAlu       12642186     78.13%     78.13% # Class of committed instruction
system.cpu13.commit.op_class_0::IntMult             1      0.00%     78.13% # Class of committed instruction
system.cpu13.commit.op_class_0::IntDiv              7      0.00%     78.13% # Class of committed instruction
system.cpu13.commit.op_class_0::FloatAdd            1      0.00%     78.13% # Class of committed instruction
system.cpu13.commit.op_class_0::FloatCmp            0      0.00%     78.13% # Class of committed instruction
system.cpu13.commit.op_class_0::FloatCvt            0      0.00%     78.13% # Class of committed instruction
system.cpu13.commit.op_class_0::FloatMult            0      0.00%     78.13% # Class of committed instruction
system.cpu13.commit.op_class_0::FloatMultAcc            0      0.00%     78.13% # Class of committed instruction
system.cpu13.commit.op_class_0::FloatDiv            0      0.00%     78.13% # Class of committed instruction
system.cpu13.commit.op_class_0::FloatMisc            0      0.00%     78.13% # Class of committed instruction
system.cpu13.commit.op_class_0::FloatSqrt            0      0.00%     78.13% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdAdd             0      0.00%     78.13% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdAddAcc            0      0.00%     78.13% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdAlu       1572878      9.72%     87.85% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdCmp             0      0.00%     87.85% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdCvt        524292      3.24%     91.09% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdMisc            4      0.00%     91.09% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdMult            0      0.00%     91.09% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdMultAcc            0      0.00%     91.09% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdShift            6      0.00%     91.09% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdShiftAcc            0      0.00%     91.09% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdDiv             0      0.00%     91.09% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdSqrt            0      0.00%     91.09% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdFloatAdd            0      0.00%     91.09% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdFloatAlu            0      0.00%     91.09% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdFloatCmp            0      0.00%     91.09% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdFloatCvt            0      0.00%     91.09% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdFloatDiv            0      0.00%     91.09% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdFloatMisc            0      0.00%     91.09% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdFloatMult            0      0.00%     91.09% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdFloatMultAcc            0      0.00%     91.09% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdFloatSqrt            0      0.00%     91.09% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdReduceAdd            0      0.00%     91.09% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdReduceAlu            0      0.00%     91.09% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdReduceCmp            0      0.00%     91.09% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     91.09% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     91.09% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdAes             0      0.00%     91.09% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdAesMix            0      0.00%     91.09% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdSha1Hash            0      0.00%     91.09% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdSha1Hash2            0      0.00%     91.09% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdSha256Hash            0      0.00%     91.09% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdSha256Hash2            0      0.00%     91.09% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdShaSigma2            0      0.00%     91.09% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdShaSigma3            0      0.00%     91.09% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdPredAlu            0      0.00%     91.09% # Class of committed instruction
system.cpu13.commit.op_class_0::MemRead        915251      5.66%     96.75% # Class of committed instruction
system.cpu13.commit.op_class_0::MemWrite         2353      0.01%     96.76% # Class of committed instruction
system.cpu13.commit.op_class_0::FloatMemRead       524297      3.24%    100.00% # Class of committed instruction
system.cpu13.commit.op_class_0::FloatMemWrite            8      0.00%    100.00% # Class of committed instruction
system.cpu13.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu13.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu13.commit.op_class_0::total        16181843                       # Class of committed instruction
system.cpu13.commit.refs                      1441909                       # Number of memory references committed
system.cpu13.commit.swp_count                       0                       # Number of s/w prefetches committed
system.cpu13.commit.vec_insts                       0                       # Number of committed Vector instructions.
system.cpu13.committedInsts                   9002061                       # Number of Instructions Simulated
system.cpu13.committedOps                    16181843                       # Number of Ops (including micro ops) Simulated
system.cpu13.cpi                             2.806982                       # CPI: Cycles Per Instruction
system.cpu13.cpi_total                       2.806982                       # CPI: Total CPI of All Threads
system.cpu13.decode.BlockedCycles            20826494                       # Number of cycles decode is blocked
system.cpu13.decode.DecodedInsts             16196772                       # Number of instructions handled by decode
system.cpu13.decode.IdleCycles                1346173                       # Number of cycles decode is idle
system.cpu13.decode.RunCycles                 2685477                       # Number of cycles decode is running
system.cpu13.decode.SquashCycles                  691                       # Number of cycles decode is squashing
system.cpu13.decode.UnblockCycles              396786                       # Number of cycles decode is unblocking
system.cpu13.dtb.rdAccesses                   1440267                       # TLB accesses on read requests
system.cpu13.dtb.rdMisses                        1631                       # TLB misses on read requests
system.cpu13.dtb.walker.pwrStateResidencyTicks::UNDEFINED 2842138133883                       # Cumulative time (in ticks) in various power states
system.cpu13.dtb.wrAccesses                      2566                       # TLB accesses on write requests
system.cpu13.dtb.wrMisses                           4                       # TLB misses on write requests
system.cpu13.fetch.Branches                   2086485                       # Number of branches that fetch encountered
system.cpu13.fetch.CacheLines                 1734479                       # Number of cache lines fetched
system.cpu13.fetch.Cycles                    23511846                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu13.fetch.IcacheSquashes                  63                       # Number of outstanding Icache misses that were squashed
system.cpu13.fetch.IcacheWaitRetryStallCycles          573                       # Number of stall cycles due to full MSHR
system.cpu13.fetch.Insts                      9012703                       # Number of instructions fetch has processed
system.cpu13.fetch.MiscStallCycles               2636                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu13.fetch.PendingTrapStallCycles         2912                       # Number of stall cycles due to pending traps
system.cpu13.fetch.SquashCycles                  1382                       # Number of cycles fetch has spent squashing
system.cpu13.fetch.branchRate                0.082572                       # Number of branch fetches per cycle
system.cpu13.fetch.icacheStallCycles          1736963                       # Number of cycles fetch is stalled on an Icache miss
system.cpu13.fetch.predictedBranches          1174132                       # Number of branches that fetch has predicted taken
system.cpu13.fetch.rate                      0.356676                       # Number of inst fetches per cycle
system.cpu13.fetch.rateDist::samples         25255621                       # Number of instructions fetched each cycle (Total)
system.cpu13.fetch.rateDist::mean            0.641468                       # Number of instructions fetched each cycle (Total)
system.cpu13.fetch.rateDist::stdev           1.925556                       # Number of instructions fetched each cycle (Total)
system.cpu13.fetch.rateDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu13.fetch.rateDist::0               21973304     87.00%     87.00% # Number of instructions fetched each cycle (Total)
system.cpu13.fetch.rateDist::1                 603936      2.39%     89.39% # Number of instructions fetched each cycle (Total)
system.cpu13.fetch.rateDist::2                    907      0.00%     89.40% # Number of instructions fetched each cycle (Total)
system.cpu13.fetch.rateDist::3                 669962      2.65%     92.05% # Number of instructions fetched each cycle (Total)
system.cpu13.fetch.rateDist::4                 371830      1.47%     93.52% # Number of instructions fetched each cycle (Total)
system.cpu13.fetch.rateDist::5                 263172      1.04%     94.57% # Number of instructions fetched each cycle (Total)
system.cpu13.fetch.rateDist::6                    528      0.00%     94.57% # Number of instructions fetched each cycle (Total)
system.cpu13.fetch.rateDist::7                 197166      0.78%     95.35% # Number of instructions fetched each cycle (Total)
system.cpu13.fetch.rateDist::8                1174816      4.65%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu13.fetch.rateDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu13.fetch.rateDist::min_value              0                       # Number of instructions fetched each cycle (Total)
system.cpu13.fetch.rateDist::max_value              8                       # Number of instructions fetched each cycle (Total)
system.cpu13.fetch.rateDist::total           25255621                       # Number of instructions fetched each cycle (Total)
system.cpu13.fp_regfile_reads                 5767268                       # number of floating regfile reads
system.cpu13.fp_regfile_writes                3145857                       # number of floating regfile writes
system.cpu13.idleCycles                         12999                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu13.iew.branchMispredicts                768                       # Number of branch mispredicts detected at execute
system.cpu13.iew.exec_branches                2084695                       # Number of branches executed
system.cpu13.iew.exec_nop                           0                       # number of nop insts executed
system.cpu13.iew.exec_rate                   0.837932                       # Inst execution rate
system.cpu13.iew.exec_refs                    6427902                       # number of memory reference insts executed
system.cpu13.iew.exec_stores                     2566                       # Number of stores executed
system.cpu13.iew.exec_swp                           0                       # number of swp insts executed
system.cpu13.iew.iewBlockCycles              19620387                       # Number of cycles IEW is blocking
system.cpu13.iew.iewDispLoadInsts             1441123                       # Number of dispatched load instructions
system.cpu13.iew.iewDispNonSpecInsts              664                       # Number of dispatched non-speculative instructions
system.cpu13.iew.iewDispSquashedInsts              19                       # Number of squashed instructions skipped by dispatch
system.cpu13.iew.iewDispStoreInsts               3068                       # Number of dispatched store instructions
system.cpu13.iew.iewDispatchedInsts          16193224                       # Number of instructions dispatched to IQ
system.cpu13.iew.iewExecLoadInsts             6425336                       # Number of load instructions executed
system.cpu13.iew.iewExecSquashedInsts             601                       # Number of squashed instructions skipped in execute
system.cpu13.iew.iewExecutedInsts            21173373                       # Number of executed instructions
system.cpu13.iew.iewIQFullEvents                  593                       # Number of times the IQ has become full, causing a stall
system.cpu13.iew.iewIdleCycles                      0                       # Number of cycles IEW is idle
system.cpu13.iew.iewLSQFullEvents                   0                       # Number of times the LSQ has become full, causing a stall
system.cpu13.iew.iewSquashCycles                  691                       # Number of cycles IEW is squashing
system.cpu13.iew.iewUnblockCycles               67049                       # Number of cycles IEW is unblocking
system.cpu13.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu13.iew.lsq.thread0.cacheBlocked      1050673                       # Number of times an access to memory failed due to the cache being blocked
system.cpu13.iew.lsq.thread0.forwLoads           1169                       # Number of loads that had data forwarded from stores
system.cpu13.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu13.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu13.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu13.iew.lsq.thread0.memOrderViolation           17                       # Number of memory ordering violations
system.cpu13.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu13.iew.lsq.thread0.squashedLoads         1575                       # Number of loads squashed
system.cpu13.iew.lsq.thread0.squashedStores          707                       # Number of stores squashed
system.cpu13.iew.memOrderViolationEvents           17                       # Number of memory order violations
system.cpu13.iew.predictedNotTakenIncorrect          684                       # Number of branches that were predicted not taken incorrectly
system.cpu13.iew.predictedTakenIncorrect           84                       # Number of branches that were predicted taken incorrectly
system.cpu13.iew.wb_consumers                17624431                       # num instructions consuming a value
system.cpu13.iew.wb_count                    16187598                       # cumulative count of insts written-back
system.cpu13.iew.wb_fanout                   0.722056                       # average fanout of values written-back
system.cpu13.iew.wb_producers                12725831                       # num instructions producing a value
system.cpu13.iew.wb_rate                     0.640621                       # insts written-back per cycle
system.cpu13.iew.wb_sent                     16188097                       # cumulative count of insts sent to commit
system.cpu13.int_regfile_reads               24077451                       # number of integer regfile reads
system.cpu13.int_regfile_writes              10044236                       # number of integer regfile writes
system.cpu13.interrupts.pwrStateResidencyTicks::UNDEFINED 2842138133883                       # Cumulative time (in ticks) in various power states
system.cpu13.ipc                             0.356255                       # IPC: Instructions Per Cycle
system.cpu13.ipc_total                       0.356255                       # IPC: Total IPC of All Threads
system.cpu13.iq.FU_type_0::No_OpClass            1217      0.01%      0.01% # Type of FU issued
system.cpu13.iq.FU_type_0::IntAlu            12647492     59.73%     59.74% # Type of FU issued
system.cpu13.iq.FU_type_0::IntMult                  3      0.00%     59.74% # Type of FU issued
system.cpu13.iq.FU_type_0::IntDiv                   7      0.00%     59.74% # Type of FU issued
system.cpu13.iq.FU_type_0::FloatAdd                23      0.00%     59.74% # Type of FU issued
system.cpu13.iq.FU_type_0::FloatCmp                 0      0.00%     59.74% # Type of FU issued
system.cpu13.iq.FU_type_0::FloatCvt                 0      0.00%     59.74% # Type of FU issued
system.cpu13.iq.FU_type_0::FloatMult                0      0.00%     59.74% # Type of FU issued
system.cpu13.iq.FU_type_0::FloatMultAcc             0      0.00%     59.74% # Type of FU issued
system.cpu13.iq.FU_type_0::FloatDiv                 0      0.00%     59.74% # Type of FU issued
system.cpu13.iq.FU_type_0::FloatMisc                0      0.00%     59.74% # Type of FU issued
system.cpu13.iq.FU_type_0::FloatSqrt                0      0.00%     59.74% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdAdd                  0      0.00%     59.74% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdAddAcc               0      0.00%     59.74% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdAlu            1572878      7.43%     67.17% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdCmp                  0      0.00%     67.17% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdCvt             524292      2.48%     69.64% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdMisc                 4      0.00%     69.64% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdMult                 0      0.00%     69.64% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdMultAcc              0      0.00%     69.64% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdShift                8      0.00%     69.64% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdShiftAcc             0      0.00%     69.64% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdDiv                  0      0.00%     69.64% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdSqrt                 0      0.00%     69.64% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdFloatAdd             0      0.00%     69.64% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdFloatAlu             0      0.00%     69.64% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdFloatCmp             0      0.00%     69.64% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdFloatCvt             0      0.00%     69.64% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdFloatDiv             0      0.00%     69.64% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdFloatMisc            0      0.00%     69.64% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdFloatMult            0      0.00%     69.64% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     69.64% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdFloatSqrt            0      0.00%     69.64% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdReduceAdd            0      0.00%     69.64% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdReduceAlu            0      0.00%     69.64% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdReduceCmp            0      0.00%     69.64% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     69.64% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     69.64% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdAes                  0      0.00%     69.64% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdAesMix               0      0.00%     69.64% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdSha1Hash             0      0.00%     69.64% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdSha1Hash2            0      0.00%     69.64% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdSha256Hash            0      0.00%     69.64% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdSha256Hash2            0      0.00%     69.64% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdShaSigma2            0      0.00%     69.64% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdShaSigma3            0      0.00%     69.64% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdPredAlu              0      0.00%     69.64% # Type of FU issued
system.cpu13.iq.FU_type_0::MemRead             920480      4.35%     73.99% # Type of FU issued
system.cpu13.iq.FU_type_0::MemWrite              2588      0.01%     74.00% # Type of FU issued
system.cpu13.iq.FU_type_0::FloatMemRead       5504973     26.00%    100.00% # Type of FU issued
system.cpu13.iq.FU_type_0::FloatMemWrite            9      0.00%    100.00% # Type of FU issued
system.cpu13.iq.FU_type_0::IprAccess                0      0.00%    100.00% # Type of FU issued
system.cpu13.iq.FU_type_0::InstPrefetch             0      0.00%    100.00% # Type of FU issued
system.cpu13.iq.FU_type_0::total             21173974                       # Type of FU issued
system.cpu13.iq.fp_alu_accesses               8912915                       # Number of floating point alu accesses
system.cpu13.iq.fp_inst_queue_reads          17039409                       # Number of floating instruction queue reads
system.cpu13.iq.fp_inst_queue_wakeup_accesses      3145811                       # Number of floating instruction queue wakeup accesses
system.cpu13.iq.fp_inst_queue_writes          3145979                       # Number of floating instruction queue writes
system.cpu13.iq.fu_busy_cnt                    787818                       # FU busy when requested
system.cpu13.iq.fu_busy_rate                 0.037207                       # FU busy rate (busy events/executed inst)
system.cpu13.iq.fu_full::No_OpClass                 0      0.00%      0.00% # attempts to use FU when none available
system.cpu13.iq.fu_full::IntAlu                   140      0.02%      0.02% # attempts to use FU when none available
system.cpu13.iq.fu_full::IntMult                    0      0.00%      0.02% # attempts to use FU when none available
system.cpu13.iq.fu_full::IntDiv                     0      0.00%      0.02% # attempts to use FU when none available
system.cpu13.iq.fu_full::FloatAdd                   0      0.00%      0.02% # attempts to use FU when none available
system.cpu13.iq.fu_full::FloatCmp                   0      0.00%      0.02% # attempts to use FU when none available
system.cpu13.iq.fu_full::FloatCvt                   0      0.00%      0.02% # attempts to use FU when none available
system.cpu13.iq.fu_full::FloatMult                  0      0.00%      0.02% # attempts to use FU when none available
system.cpu13.iq.fu_full::FloatMultAcc               0      0.00%      0.02% # attempts to use FU when none available
system.cpu13.iq.fu_full::FloatDiv                   0      0.00%      0.02% # attempts to use FU when none available
system.cpu13.iq.fu_full::FloatMisc                  0      0.00%      0.02% # attempts to use FU when none available
system.cpu13.iq.fu_full::FloatSqrt                  0      0.00%      0.02% # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdAdd                    0      0.00%      0.02% # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdAddAcc                 0      0.00%      0.02% # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdAlu                    0      0.00%      0.02% # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdCmp                    0      0.00%      0.02% # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdCvt                    0      0.00%      0.02% # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdMisc                   0      0.00%      0.02% # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdMult                   0      0.00%      0.02% # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdMultAcc                0      0.00%      0.02% # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdShift                  0      0.00%      0.02% # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdShiftAcc               0      0.00%      0.02% # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdDiv                    0      0.00%      0.02% # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdSqrt                   0      0.00%      0.02% # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdFloatAdd               0      0.00%      0.02% # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdFloatAlu               0      0.00%      0.02% # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdFloatCmp               0      0.00%      0.02% # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdFloatCvt               0      0.00%      0.02% # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdFloatDiv               0      0.00%      0.02% # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdFloatMisc              0      0.00%      0.02% # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdFloatMult              0      0.00%      0.02% # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdFloatMultAcc            0      0.00%      0.02% # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdFloatSqrt              0      0.00%      0.02% # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdReduceAdd              0      0.00%      0.02% # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdReduceAlu              0      0.00%      0.02% # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdReduceCmp              0      0.00%      0.02% # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdFloatReduceAdd            0      0.00%      0.02% # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdFloatReduceCmp            0      0.00%      0.02% # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdAes                    0      0.00%      0.02% # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdAesMix                 0      0.00%      0.02% # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdSha1Hash               0      0.00%      0.02% # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdSha1Hash2              0      0.00%      0.02% # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdSha256Hash             0      0.00%      0.02% # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdSha256Hash2            0      0.00%      0.02% # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdShaSigma2              0      0.00%      0.02% # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdShaSigma3              0      0.00%      0.02% # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdPredAlu                0      0.00%      0.02% # attempts to use FU when none available
system.cpu13.iq.fu_full::MemRead                  690      0.09%      0.11% # attempts to use FU when none available
system.cpu13.iq.fu_full::MemWrite                 565      0.07%      0.18% # attempts to use FU when none available
system.cpu13.iq.fu_full::FloatMemRead          786423     99.82%    100.00% # attempts to use FU when none available
system.cpu13.iq.fu_full::FloatMemWrite              0      0.00%    100.00% # attempts to use FU when none available
system.cpu13.iq.fu_full::IprAccess                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu13.iq.fu_full::InstPrefetch               0      0.00%    100.00% # attempts to use FU when none available
system.cpu13.iq.int_alu_accesses             13047660                       # Number of integer alu accesses
system.cpu13.iq.int_inst_queue_reads         51352082                       # Number of integer instruction queue reads
system.cpu13.iq.int_inst_queue_wakeup_accesses     13041787                       # Number of integer instruction queue wakeup accesses
system.cpu13.iq.int_inst_queue_writes        13058642                       # Number of integer instruction queue writes
system.cpu13.iq.iqInstsAdded                 16191296                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu13.iq.iqInstsIssued                21173974                       # Number of instructions issued
system.cpu13.iq.iqNonSpecInstsAdded              1928                       # Number of non-speculative instructions added to the IQ
system.cpu13.iq.iqSquashedInstsExamined         11380                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu13.iq.iqSquashedInstsIssued             104                       # Number of squashed instructions issued
system.cpu13.iq.iqSquashedNonSpecRemoved          249                       # Number of squashed non-spec instructions that were removed
system.cpu13.iq.iqSquashedOperandsExamined        16646                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu13.iq.issued_per_cycle::samples     25255621                       # Number of insts issued each cycle
system.cpu13.iq.issued_per_cycle::mean       0.838387                       # Number of insts issued each cycle
system.cpu13.iq.issued_per_cycle::stdev      1.983727                       # Number of insts issued each cycle
system.cpu13.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu13.iq.issued_per_cycle::0          20117516     79.66%     79.66% # Number of insts issued each cycle
system.cpu13.iq.issued_per_cycle::1            870710      3.45%     83.10% # Number of insts issued each cycle
system.cpu13.iq.issued_per_cycle::2           1276093      5.05%     88.16% # Number of insts issued each cycle
system.cpu13.iq.issued_per_cycle::3            133986      0.53%     88.69% # Number of insts issued each cycle
system.cpu13.iq.issued_per_cycle::4            460268      1.82%     90.51% # Number of insts issued each cycle
system.cpu13.iq.issued_per_cycle::5            569462      2.25%     92.76% # Number of insts issued each cycle
system.cpu13.iq.issued_per_cycle::6            394592      1.56%     94.33% # Number of insts issued each cycle
system.cpu13.iq.issued_per_cycle::7           1170766      4.64%     98.96% # Number of insts issued each cycle
system.cpu13.iq.issued_per_cycle::8            262228      1.04%    100.00% # Number of insts issued each cycle
system.cpu13.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu13.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu13.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu13.iq.issued_per_cycle::total      25255621                       # Number of insts issued each cycle
system.cpu13.iq.rate                         0.837955                       # Inst issue rate
system.cpu13.iq.vec_alu_accesses                    0                       # Number of vector alu accesses
system.cpu13.iq.vec_inst_queue_reads                0                       # Number of vector instruction queue reads
system.cpu13.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu13.iq.vec_inst_queue_writes               0                       # Number of vector instruction queue writes
system.cpu13.itb.rdAccesses                         0                       # TLB accesses on read requests
system.cpu13.itb.rdMisses                           0                       # TLB misses on read requests
system.cpu13.itb.walker.pwrStateResidencyTicks::UNDEFINED 2842138133883                       # Cumulative time (in ticks) in various power states
system.cpu13.itb.wrAccesses                   1734912                       # TLB accesses on write requests
system.cpu13.itb.wrMisses                         447                       # TLB misses on write requests
system.cpu13.memDep0.conflictingLoads            6516                       # Number of conflicting loads.
system.cpu13.memDep0.conflictingStores           2600                       # Number of conflicting stores.
system.cpu13.memDep0.insertedLoads            1441123                       # Number of loads inserted to the mem dependence unit.
system.cpu13.memDep0.insertedStores              3068                       # Number of stores inserted to the mem dependence unit.
system.cpu13.misc_regfile_reads              10597231                       # number of misc regfile reads
system.cpu13.misc_regfile_writes                    1                       # number of misc regfile writes
system.cpu13.numCycles                       25268620                       # number of cpu cycles simulated
system.cpu13.numPwrStateTransitions                 5                       # Number of power state transitions
system.cpu13.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu13.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu13.pwrStateClkGateDist::samples            3                       # Distribution of time spent in the clock gated state
system.cpu13.pwrStateClkGateDist::mean   479505174063                       # Distribution of time spent in the clock gated state
system.cpu13.pwrStateClkGateDist::stdev  673983609622.417236                       # Distribution of time spent in the clock gated state
system.cpu13.pwrStateClkGateDist::1000-5e+10            1     33.33%     33.33% # Distribution of time spent in the clock gated state
system.cpu13.pwrStateClkGateDist::1.5e+11-2e+11            1     33.33%     66.67% # Distribution of time spent in the clock gated state
system.cpu13.pwrStateClkGateDist::overflows            1     33.33%    100.00% # Distribution of time spent in the clock gated state
system.cpu13.pwrStateClkGateDist::min_value   4217871906                       # Distribution of time spent in the clock gated state
system.cpu13.pwrStateClkGateDist::max_value 1250843861043                       # Distribution of time spent in the clock gated state
system.cpu13.pwrStateClkGateDist::total             3                       # Distribution of time spent in the clock gated state
system.cpu13.pwrStateResidencyTicks::ON  1403622611694                       # Cumulative time (in ticks) in various power states
system.cpu13.pwrStateResidencyTicks::CLK_GATED 1438515522189                       # Cumulative time (in ticks) in various power states
system.cpu13.quiesceCycles                 8497014449                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu13.rename.BlockCycles              20028685                       # Number of cycles rename is blocking
system.cpu13.rename.CommittedMaps            20219999                       # Number of HB maps that are committed
system.cpu13.rename.IQFullEvents               729818                       # Number of times rename has blocked due to IQ full
system.cpu13.rename.IdleCycles                1478718                       # Number of cycles rename is idle
system.cpu13.rename.ROBFullEvents                  75                       # Number of times rename has blocked due to ROB full
system.cpu13.rename.RenameLookups            35928603                       # Number of register rename lookups that rename has made
system.cpu13.rename.RenamedInsts             16195228                       # Number of instructions processed by rename
system.cpu13.rename.RenamedOperands          20234021                       # Number of destination operands rename has renamed
system.cpu13.rename.RunCycles                 2883893                       # Number of cycles rename is running
system.cpu13.rename.SquashCycles                  691                       # Number of cycles rename is squashing
system.cpu13.rename.UnblockCycles              861758                       # Number of cycles rename is unblocking
system.cpu13.rename.UndoneMaps                  14022                       # Number of HB maps that are undone due to squashing
system.cpu13.rename.fp_rename_lookups         5767563                       # Number of floating rename lookups
system.cpu13.rename.int_rename_lookups       14119491                       # Number of integer rename lookups
system.cpu13.rename.serializeStallCycles         1876                       # count of cycles rename stalled for serializing inst
system.cpu13.rename.serializingInsts               36                       # count of serializing insts renamed
system.cpu13.rename.skidInsts                 1987126                       # count of insts added to the skid buffer
system.cpu13.rename.tempSerializingInsts           36                       # count of temporary serializing insts renamed
system.cpu13.rob.rob_reads                   41312107                       # The number of ROB reads
system.cpu13.rob.rob_writes                  32388232                       # The number of ROB writes
system.cpu13.timesIdled                            64                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu14.apic_clk_domain.clock               5328                       # Clock period in ticks
system.cpu14.branchPred.BTBCorrect                  0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu14.branchPred.BTBHitPct            0.000000                       # BTB Hit Percentage
system.cpu14.branchPred.BTBHits                     0                       # Number of BTB hits
system.cpu14.branchPred.BTBLookups            1664854                       # Number of BTB lookups
system.cpu14.branchPred.RASInCorrect               52                       # Number of incorrect RAS predictions.
system.cpu14.branchPred.condIncorrect             271                       # Number of conditional branches incorrect
system.cpu14.branchPred.condPredicted         2108377                       # Number of conditional branches predicted
system.cpu14.branchPred.indirectHits          1184226                       # Number of indirect target hits.
system.cpu14.branchPred.indirectLookups       1664854                       # Number of indirect predictor lookups.
system.cpu14.branchPred.indirectMisses         480628                       # Number of indirect misses.
system.cpu14.branchPred.lookups               2108377                       # Number of BP lookups
system.cpu14.branchPred.usedRAS                   703                       # Number of times the RAS was used to get a target.
system.cpu14.branchPredindirectMispredicted          167                       # Number of mispredicted indirect branches.
system.cpu14.cc_regfile_reads                10532359                       # number of cc regfile reads
system.cpu14.cc_regfile_writes                7102767                       # number of cc regfile writes
system.cpu14.commit.amos                            0                       # Number of atomic instructions committed
system.cpu14.commit.branchMispredicts            1086                       # The number of times a branch was mispredicted
system.cpu14.commit.branches                  2106378                       # Number of branches committed
system.cpu14.commit.bw_lim_events              134822                       # number cycles where commit BW limit reached
system.cpu14.commit.commitNonSpecStalls          1669                       # The number of times commit has been forced to stall to communicate backwards
system.cpu14.commit.commitSquashedInsts         10660                       # The number of squashed insts skipped by commit
system.cpu14.commit.committedInsts            9079986                       # Number of instructions committed
system.cpu14.commit.committedOps             16316122                       # Number of ops (including micro ops) committed
system.cpu14.commit.committed_per_cycle::samples     25238873                       # Number of insts commited each cycle
system.cpu14.commit.committed_per_cycle::mean     0.646468                       # Number of insts commited each cycle
system.cpu14.commit.committed_per_cycle::stdev     1.582200                       # Number of insts commited each cycle
system.cpu14.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu14.commit.committed_per_cycle::0     20427811     80.94%     80.94% # Number of insts commited each cycle
system.cpu14.commit.committed_per_cycle::1      1302152      5.16%     86.10% # Number of insts commited each cycle
system.cpu14.commit.committed_per_cycle::2          733      0.00%     86.10% # Number of insts commited each cycle
system.cpu14.commit.committed_per_cycle::3      1494577      5.92%     92.02% # Number of insts commited each cycle
system.cpu14.commit.committed_per_cycle::4       943731      3.74%     95.76% # Number of insts commited each cycle
system.cpu14.commit.committed_per_cycle::5       369294      1.46%     97.22% # Number of insts commited each cycle
system.cpu14.commit.committed_per_cycle::6       131468      0.52%     97.75% # Number of insts commited each cycle
system.cpu14.commit.committed_per_cycle::7       434285      1.72%     99.47% # Number of insts commited each cycle
system.cpu14.commit.committed_per_cycle::8       134822      0.53%    100.00% # Number of insts commited each cycle
system.cpu14.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu14.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu14.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu14.commit.committed_per_cycle::total     25238873                       # Number of insts commited each cycle
system.cpu14.commit.fp_insts                  3145787                       # Number of committed floating point instructions.
system.cpu14.commit.function_calls                593                       # Number of function calls committed.
system.cpu14.commit.int_insts                12773413                       # Number of committed integer instructions.
system.cpu14.commit.loads                     1450643                       # Number of loads committed
system.cpu14.commit.membars                      1110                       # Number of memory barriers committed
system.cpu14.commit.op_class_0::No_OpClass          558      0.00%      0.00% # Class of committed instruction
system.cpu14.commit.op_class_0::IntAlu       12765399     78.24%     78.24% # Class of committed instruction
system.cpu14.commit.op_class_0::IntMult             1      0.00%     78.24% # Class of committed instruction
system.cpu14.commit.op_class_0::IntDiv              7      0.00%     78.24% # Class of committed instruction
system.cpu14.commit.op_class_0::FloatAdd            1      0.00%     78.24% # Class of committed instruction
system.cpu14.commit.op_class_0::FloatCmp            0      0.00%     78.24% # Class of committed instruction
system.cpu14.commit.op_class_0::FloatCvt            0      0.00%     78.24% # Class of committed instruction
system.cpu14.commit.op_class_0::FloatMult            0      0.00%     78.24% # Class of committed instruction
system.cpu14.commit.op_class_0::FloatMultAcc            0      0.00%     78.24% # Class of committed instruction
system.cpu14.commit.op_class_0::FloatDiv            0      0.00%     78.24% # Class of committed instruction
system.cpu14.commit.op_class_0::FloatMisc            0      0.00%     78.24% # Class of committed instruction
system.cpu14.commit.op_class_0::FloatSqrt            0      0.00%     78.24% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdAdd             0      0.00%     78.24% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdAddAcc            0      0.00%     78.24% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdAlu       1572878      9.64%     87.88% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdCmp             0      0.00%     87.88% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdCvt        524292      3.21%     91.09% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdMisc            4      0.00%     91.09% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdMult            0      0.00%     91.09% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdMultAcc            0      0.00%     91.09% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdShift            6      0.00%     91.09% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdShiftAcc            0      0.00%     91.09% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdDiv             0      0.00%     91.09% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdSqrt            0      0.00%     91.09% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdFloatAdd            0      0.00%     91.09% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdFloatAlu            0      0.00%     91.09% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdFloatCmp            0      0.00%     91.09% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdFloatCvt            0      0.00%     91.09% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdFloatDiv            0      0.00%     91.09% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdFloatMisc            0      0.00%     91.09% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdFloatMult            0      0.00%     91.09% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdFloatMultAcc            0      0.00%     91.09% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdFloatSqrt            0      0.00%     91.09% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdReduceAdd            0      0.00%     91.09% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdReduceAlu            0      0.00%     91.09% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdReduceCmp            0      0.00%     91.09% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     91.09% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     91.09% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdAes             0      0.00%     91.09% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdAesMix            0      0.00%     91.09% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdSha1Hash            0      0.00%     91.09% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdSha1Hash2            0      0.00%     91.09% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdSha256Hash            0      0.00%     91.09% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdSha256Hash2            0      0.00%     91.09% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdShaSigma2            0      0.00%     91.09% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdShaSigma3            0      0.00%     91.09% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdPredAlu            0      0.00%     91.09% # Class of committed instruction
system.cpu14.commit.op_class_0::MemRead        926346      5.68%     96.77% # Class of committed instruction
system.cpu14.commit.op_class_0::MemWrite         2325      0.01%     96.79% # Class of committed instruction
system.cpu14.commit.op_class_0::FloatMemRead       524297      3.21%    100.00% # Class of committed instruction
system.cpu14.commit.op_class_0::FloatMemWrite            8      0.00%    100.00% # Class of committed instruction
system.cpu14.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu14.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu14.commit.op_class_0::total        16316122                       # Class of committed instruction
system.cpu14.commit.refs                      1452976                       # Number of memory references committed
system.cpu14.commit.swp_count                       0                       # Number of s/w prefetches committed
system.cpu14.commit.vec_insts                       0                       # Number of committed Vector instructions.
system.cpu14.committedInsts                   9079986                       # Number of Instructions Simulated
system.cpu14.committedOps                    16316122                       # Number of Ops (including micro ops) Simulated
system.cpu14.cpi                             2.782336                       # CPI: Cycles Per Instruction
system.cpu14.cpi_total                       2.782336                       # CPI: Total CPI of All Threads
system.cpu14.decode.BlockedCycles            20746798                       # Number of cycles decode is blocked
system.cpu14.decode.DecodedInsts             16330436                       # Number of instructions handled by decode
system.cpu14.decode.IdleCycles                1375304                       # Number of cycles decode is idle
system.cpu14.decode.RunCycles                 2721261                       # Number of cycles decode is running
system.cpu14.decode.SquashCycles                 1092                       # Number of cycles decode is squashing
system.cpu14.decode.UnblockCycles              396758                       # Number of cycles decode is unblocking
system.cpu14.dtb.rdAccesses                   1451229                       # TLB accesses on read requests
system.cpu14.dtb.rdMisses                        1623                       # TLB misses on read requests
system.cpu14.dtb.walker.pwrStateResidencyTicks::UNDEFINED 2842138133883                       # Cumulative time (in ticks) in various power states
system.cpu14.dtb.wrAccesses                      2596                       # TLB accesses on write requests
system.cpu14.dtb.wrMisses                           6                       # TLB misses on write requests
system.cpu14.fetch.Branches                   2108377                       # Number of branches that fetch encountered
system.cpu14.fetch.CacheLines                 1760658                       # Number of cache lines fetched
system.cpu14.fetch.Cycles                    23467613                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu14.fetch.IcacheSquashes                  72                       # Number of outstanding Icache misses that were squashed
system.cpu14.fetch.IcacheWaitRetryStallCycles          574                       # Number of stall cycles due to full MSHR
system.cpu14.fetch.Insts                      9089823                       # Number of instructions fetch has processed
system.cpu14.fetch.MiscStallCycles               3034                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu14.fetch.PendingTrapStallCycles         5533                       # Number of stall cycles due to pending traps
system.cpu14.fetch.SquashCycles                  2184                       # Number of cycles fetch has spent squashing
system.cpu14.fetch.branchRate                0.083455                       # Number of branch fetches per cycle
system.cpu14.fetch.icacheStallCycles          1763367                       # Number of cycles fetch is stalled on an Icache miss
system.cpu14.fetch.predictedBranches          1184929                       # Number of branches that fetch has predicted taken
system.cpu14.fetch.rate                      0.359800                       # Number of inst fetches per cycle
system.cpu14.fetch.rateDist::samples         25241213                       # Number of instructions fetched each cycle (Total)
system.cpu14.fetch.rateDist::mean            0.647091                       # Number of instructions fetched each cycle (Total)
system.cpu14.fetch.rateDist::stdev           1.932596                       # Number of instructions fetched each cycle (Total)
system.cpu14.fetch.rateDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu14.fetch.rateDist::0               21923761     86.86%     86.86% # Number of instructions fetched each cycle (Total)
system.cpu14.fetch.rateDist::1                 617174      2.45%     89.30% # Number of instructions fetched each cycle (Total)
system.cpu14.fetch.rateDist::2                    900      0.00%     89.31% # Number of instructions fetched each cycle (Total)
system.cpu14.fetch.rateDist::3                 683016      2.71%     92.01% # Number of instructions fetched each cycle (Total)
system.cpu14.fetch.rateDist::4                 368937      1.46%     93.47% # Number of instructions fetched each cycle (Total)
system.cpu14.fetch.rateDist::5                 263901      1.05%     94.52% # Number of instructions fetched each cycle (Total)
system.cpu14.fetch.rateDist::6                    504      0.00%     94.52% # Number of instructions fetched each cycle (Total)
system.cpu14.fetch.rateDist::7                 197108      0.78%     95.30% # Number of instructions fetched each cycle (Total)
system.cpu14.fetch.rateDist::8                1185912      4.70%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu14.fetch.rateDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu14.fetch.rateDist::min_value              0                       # Number of instructions fetched each cycle (Total)
system.cpu14.fetch.rateDist::max_value              8                       # Number of instructions fetched each cycle (Total)
system.cpu14.fetch.rateDist::total           25241213                       # Number of instructions fetched each cycle (Total)
system.cpu14.fp_regfile_reads                 5767268                       # number of floating regfile reads
system.cpu14.fp_regfile_writes                3145857                       # number of floating regfile writes
system.cpu14.idleCycles                         22360                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu14.iew.branchMispredicts               1196                       # Number of branch mispredicts detected at execute
system.cpu14.iew.exec_branches                2106854                       # Number of branches executed
system.cpu14.iew.exec_nop                           0                       # number of nop insts executed
system.cpu14.iew.exec_rate                   0.843413                       # Inst execution rate
system.cpu14.iew.exec_refs                    6438853                       # number of memory reference insts executed
system.cpu14.iew.exec_stores                     2596                       # Number of stores executed
system.cpu14.iew.exec_swp                           0                       # number of swp insts executed
system.cpu14.iew.iewBlockCycles              19543513                       # Number of cycles IEW is blocking
system.cpu14.iew.iewDispLoadInsts             1451939                       # Number of dispatched load instructions
system.cpu14.iew.iewDispNonSpecInsts              629                       # Number of dispatched non-speculative instructions
system.cpu14.iew.iewDispSquashedInsts              27                       # Number of squashed instructions skipped by dispatch
system.cpu14.iew.iewDispStoreInsts               3085                       # Number of dispatched store instructions
system.cpu14.iew.iewDispatchedInsts          16327021                       # Number of instructions dispatched to IQ
system.cpu14.iew.iewExecLoadInsts             6436257                       # Number of load instructions executed
system.cpu14.iew.iewExecSquashedInsts             599                       # Number of squashed instructions skipped in execute
system.cpu14.iew.iewExecutedInsts            21307622                       # Number of executed instructions
system.cpu14.iew.iewIQFullEvents                  622                       # Number of times the IQ has become full, causing a stall
system.cpu14.iew.iewIdleCycles                      0                       # Number of cycles IEW is idle
system.cpu14.iew.iewLSQFullEvents                   0                       # Number of times the LSQ has become full, causing a stall
system.cpu14.iew.iewSquashCycles                 1092                       # Number of cycles IEW is squashing
system.cpu14.iew.iewUnblockCycles               67067                       # Number of cycles IEW is unblocking
system.cpu14.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu14.iew.lsq.thread0.cacheBlocked      1050587                       # Number of times an access to memory failed due to the cache being blocked
system.cpu14.iew.lsq.thread0.forwLoads           1099                       # Number of loads that had data forwarded from stores
system.cpu14.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu14.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu14.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu14.iew.lsq.thread0.memOrderViolation            3                       # Number of memory ordering violations
system.cpu14.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu14.iew.lsq.thread0.squashedLoads         1296                       # Number of loads squashed
system.cpu14.iew.lsq.thread0.squashedStores          752                       # Number of stores squashed
system.cpu14.iew.memOrderViolationEvents            3                       # Number of memory order violations
system.cpu14.iew.predictedNotTakenIncorrect         1105                       # Number of branches that were predicted not taken incorrectly
system.cpu14.iew.predictedTakenIncorrect           91                       # Number of branches that were predicted taken incorrectly
system.cpu14.iew.wb_consumers                17745108                       # num instructions consuming a value
system.cpu14.iew.wb_count                    16321485                       # cumulative count of insts written-back
system.cpu14.iew.wb_fanout                   0.722818                       # average fanout of values written-back
system.cpu14.iew.wb_producers                12826488                       # num instructions producing a value
system.cpu14.iew.wb_rate                     0.646048                       # insts written-back per cycle
system.cpu14.iew.wb_sent                     16322385                       # cumulative count of insts sent to commit
system.cpu14.int_regfile_reads               24210648                       # number of integer regfile reads
system.cpu14.int_regfile_writes              10144771                       # number of integer regfile writes
system.cpu14.interrupts.pwrStateResidencyTicks::UNDEFINED 2842138133883                       # Cumulative time (in ticks) in various power states
system.cpu14.ipc                             0.359410                       # IPC: Instructions Per Cycle
system.cpu14.ipc_total                       0.359410                       # IPC: Total IPC of All Threads
system.cpu14.iq.FU_type_0::No_OpClass            1610      0.01%      0.01% # Type of FU issued
system.cpu14.iq.FU_type_0::IntAlu            12770397     59.93%     59.94% # Type of FU issued
system.cpu14.iq.FU_type_0::IntMult                  3      0.00%     59.94% # Type of FU issued
system.cpu14.iq.FU_type_0::IntDiv                   7      0.00%     59.94% # Type of FU issued
system.cpu14.iq.FU_type_0::FloatAdd                23      0.00%     59.94% # Type of FU issued
system.cpu14.iq.FU_type_0::FloatCmp                 0      0.00%     59.94% # Type of FU issued
system.cpu14.iq.FU_type_0::FloatCvt                 0      0.00%     59.94% # Type of FU issued
system.cpu14.iq.FU_type_0::FloatMult                0      0.00%     59.94% # Type of FU issued
system.cpu14.iq.FU_type_0::FloatMultAcc             0      0.00%     59.94% # Type of FU issued
system.cpu14.iq.FU_type_0::FloatDiv                 0      0.00%     59.94% # Type of FU issued
system.cpu14.iq.FU_type_0::FloatMisc                0      0.00%     59.94% # Type of FU issued
system.cpu14.iq.FU_type_0::FloatSqrt                0      0.00%     59.94% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdAdd                  0      0.00%     59.94% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdAddAcc               0      0.00%     59.94% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdAlu            1572878      7.38%     67.32% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdCmp                  0      0.00%     67.32% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdCvt             524292      2.46%     69.78% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdMisc                 4      0.00%     69.78% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdMult                 0      0.00%     69.78% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdMultAcc              0      0.00%     69.78% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdShift                8      0.00%     69.78% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdShiftAcc             0      0.00%     69.78% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdDiv                  0      0.00%     69.78% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdSqrt                 0      0.00%     69.78% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdFloatAdd             0      0.00%     69.78% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdFloatAlu             0      0.00%     69.78% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdFloatCmp             0      0.00%     69.78% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdFloatCvt             0      0.00%     69.78% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdFloatDiv             0      0.00%     69.78% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdFloatMisc            0      0.00%     69.78% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdFloatMult            0      0.00%     69.78% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     69.78% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdFloatSqrt            0      0.00%     69.78% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdReduceAdd            0      0.00%     69.78% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdReduceAlu            0      0.00%     69.78% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdReduceCmp            0      0.00%     69.78% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     69.78% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     69.78% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdAes                  0      0.00%     69.78% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdAesMix               0      0.00%     69.78% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdSha1Hash             0      0.00%     69.78% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdSha1Hash2            0      0.00%     69.78% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdSha256Hash            0      0.00%     69.78% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdSha256Hash2            0      0.00%     69.78% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdShaSigma2            0      0.00%     69.78% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdShaSigma3            0      0.00%     69.78% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdPredAlu              0      0.00%     69.78% # Type of FU issued
system.cpu14.iq.FU_type_0::MemRead             931479      4.37%     74.15% # Type of FU issued
system.cpu14.iq.FU_type_0::MemWrite              2634      0.01%     74.17% # Type of FU issued
system.cpu14.iq.FU_type_0::FloatMemRead       5504878     25.83%    100.00% # Type of FU issued
system.cpu14.iq.FU_type_0::FloatMemWrite            8      0.00%    100.00% # Type of FU issued
system.cpu14.iq.FU_type_0::IprAccess                0      0.00%    100.00% # Type of FU issued
system.cpu14.iq.FU_type_0::InstPrefetch             0      0.00%    100.00% # Type of FU issued
system.cpu14.iq.FU_type_0::total             21308221                       # Type of FU issued
system.cpu14.iq.fp_alu_accesses               8912804                       # Number of floating point alu accesses
system.cpu14.iq.fp_inst_queue_reads          17039202                       # Number of floating instruction queue reads
system.cpu14.iq.fp_inst_queue_wakeup_accesses      3145811                       # Number of floating instruction queue wakeup accesses
system.cpu14.iq.fp_inst_queue_writes          3145979                       # Number of floating instruction queue writes
system.cpu14.iq.fu_busy_cnt                    789279                       # FU busy when requested
system.cpu14.iq.fu_busy_rate                 0.037041                       # FU busy rate (busy events/executed inst)
system.cpu14.iq.fu_full::No_OpClass                 0      0.00%      0.00% # attempts to use FU when none available
system.cpu14.iq.fu_full::IntAlu                  1581      0.20%      0.20% # attempts to use FU when none available
system.cpu14.iq.fu_full::IntMult                    0      0.00%      0.20% # attempts to use FU when none available
system.cpu14.iq.fu_full::IntDiv                     0      0.00%      0.20% # attempts to use FU when none available
system.cpu14.iq.fu_full::FloatAdd                   0      0.00%      0.20% # attempts to use FU when none available
system.cpu14.iq.fu_full::FloatCmp                   0      0.00%      0.20% # attempts to use FU when none available
system.cpu14.iq.fu_full::FloatCvt                   0      0.00%      0.20% # attempts to use FU when none available
system.cpu14.iq.fu_full::FloatMult                  0      0.00%      0.20% # attempts to use FU when none available
system.cpu14.iq.fu_full::FloatMultAcc               0      0.00%      0.20% # attempts to use FU when none available
system.cpu14.iq.fu_full::FloatDiv                   0      0.00%      0.20% # attempts to use FU when none available
system.cpu14.iq.fu_full::FloatMisc                  0      0.00%      0.20% # attempts to use FU when none available
system.cpu14.iq.fu_full::FloatSqrt                  0      0.00%      0.20% # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdAdd                    0      0.00%      0.20% # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdAddAcc                 0      0.00%      0.20% # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdAlu                    0      0.00%      0.20% # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdCmp                    0      0.00%      0.20% # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdCvt                    0      0.00%      0.20% # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdMisc                   0      0.00%      0.20% # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdMult                   0      0.00%      0.20% # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdMultAcc                0      0.00%      0.20% # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdShift                  0      0.00%      0.20% # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdShiftAcc               0      0.00%      0.20% # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdDiv                    0      0.00%      0.20% # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdSqrt                   0      0.00%      0.20% # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdFloatAdd               0      0.00%      0.20% # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdFloatAlu               0      0.00%      0.20% # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdFloatCmp               0      0.00%      0.20% # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdFloatCvt               0      0.00%      0.20% # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdFloatDiv               0      0.00%      0.20% # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdFloatMisc              0      0.00%      0.20% # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdFloatMult              0      0.00%      0.20% # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdFloatMultAcc            0      0.00%      0.20% # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdFloatSqrt              0      0.00%      0.20% # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdReduceAdd              0      0.00%      0.20% # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdReduceAlu              0      0.00%      0.20% # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdReduceCmp              0      0.00%      0.20% # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdFloatReduceAdd            0      0.00%      0.20% # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdFloatReduceCmp            0      0.00%      0.20% # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdAes                    0      0.00%      0.20% # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdAesMix                 0      0.00%      0.20% # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdSha1Hash               0      0.00%      0.20% # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdSha1Hash2              0      0.00%      0.20% # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdSha256Hash             0      0.00%      0.20% # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdSha256Hash2            0      0.00%      0.20% # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdShaSigma2              0      0.00%      0.20% # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdShaSigma3              0      0.00%      0.20% # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdPredAlu                0      0.00%      0.20% # attempts to use FU when none available
system.cpu14.iq.fu_full::MemRead                  730      0.09%      0.29% # attempts to use FU when none available
system.cpu14.iq.fu_full::MemWrite                 560      0.07%      0.36% # attempts to use FU when none available
system.cpu14.iq.fu_full::FloatMemRead          786408     99.64%    100.00% # attempts to use FU when none available
system.cpu14.iq.fu_full::FloatMemWrite              0      0.00%    100.00% # attempts to use FU when none available
system.cpu14.iq.fu_full::IprAccess                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu14.iq.fu_full::InstPrefetch               0      0.00%    100.00% # attempts to use FU when none available
system.cpu14.iq.int_alu_accesses             13183086                       # Number of integer alu accesses
system.cpu14.iq.int_inst_queue_reads         51607869                       # Number of integer instruction queue reads
system.cpu14.iq.int_inst_queue_wakeup_accesses     13175674                       # Number of integer instruction queue wakeup accesses
system.cpu14.iq.int_inst_queue_writes        13191943                       # Number of integer instruction queue writes
system.cpu14.iq.iqInstsAdded                 16325196                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu14.iq.iqInstsIssued                21308221                       # Number of instructions issued
system.cpu14.iq.iqNonSpecInstsAdded              1825                       # Number of non-speculative instructions added to the IQ
system.cpu14.iq.iqSquashedInstsExamined         10898                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu14.iq.iqSquashedInstsIssued             137                       # Number of squashed instructions issued
system.cpu14.iq.iqSquashedNonSpecRemoved          156                       # Number of squashed non-spec instructions that were removed
system.cpu14.iq.iqSquashedOperandsExamined        14899                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu14.iq.issued_per_cycle::samples     25241213                       # Number of insts issued each cycle
system.cpu14.iq.issued_per_cycle::mean       0.844184                       # Number of insts issued each cycle
system.cpu14.iq.issued_per_cycle::stdev      1.988125                       # Number of insts issued each cycle
system.cpu14.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu14.iq.issued_per_cycle::0          20054226     79.45%     79.45% # Number of insts issued each cycle
system.cpu14.iq.issued_per_cycle::1            884234      3.50%     82.95% # Number of insts issued each cycle
system.cpu14.iq.issued_per_cycle::2           1302586      5.16%     88.11% # Number of insts issued each cycle
system.cpu14.iq.issued_per_cycle::3            133865      0.53%     88.64% # Number of insts issued each cycle
system.cpu14.iq.issued_per_cycle::4            460210      1.82%     90.47% # Number of insts issued each cycle
system.cpu14.iq.issued_per_cycle::5            566603      2.24%     92.71% # Number of insts issued each cycle
system.cpu14.iq.issued_per_cycle::6            395301      1.57%     94.28% # Number of insts issued each cycle
system.cpu14.iq.issued_per_cycle::7           1181945      4.68%     98.96% # Number of insts issued each cycle
system.cpu14.iq.issued_per_cycle::8            262243      1.04%    100.00% # Number of insts issued each cycle
system.cpu14.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu14.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu14.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu14.iq.issued_per_cycle::total      25241213                       # Number of insts issued each cycle
system.cpu14.iq.rate                         0.843437                       # Inst issue rate
system.cpu14.iq.vec_alu_accesses                    0                       # Number of vector alu accesses
system.cpu14.iq.vec_inst_queue_reads                0                       # Number of vector instruction queue reads
system.cpu14.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu14.iq.vec_inst_queue_writes               0                       # Number of vector instruction queue writes
system.cpu14.itb.rdAccesses                         0                       # TLB accesses on read requests
system.cpu14.itb.rdMisses                           0                       # TLB misses on read requests
system.cpu14.itb.walker.pwrStateResidencyTicks::UNDEFINED 2842138133883                       # Cumulative time (in ticks) in various power states
system.cpu14.itb.wrAccesses                   1761507                       # TLB accesses on write requests
system.cpu14.itb.wrMisses                         863                       # TLB misses on write requests
system.cpu14.memDep0.conflictingLoads            6212                       # Number of conflicting loads.
system.cpu14.memDep0.conflictingStores           2550                       # Number of conflicting stores.
system.cpu14.memDep0.insertedLoads            1451939                       # Number of loads inserted to the mem dependence unit.
system.cpu14.memDep0.insertedStores              3085                       # Number of stores inserted to the mem dependence unit.
system.cpu14.misc_regfile_reads              10652484                       # number of misc regfile reads
system.cpu14.misc_regfile_writes                    1                       # number of misc regfile writes
system.cpu14.numCycles                       25263573                       # number of cpu cycles simulated
system.cpu14.numPwrStateTransitions                 5                       # Number of power state transitions
system.cpu14.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu14.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu14.pwrStateClkGateDist::samples            3                       # Distribution of time spent in the clock gated state
system.cpu14.pwrStateClkGateDist::mean   479505108795                       # Distribution of time spent in the clock gated state
system.cpu14.pwrStateClkGateDist::stdev  673983681768.132690                       # Distribution of time spent in the clock gated state
system.cpu14.pwrStateClkGateDist::1000-5e+10            1     33.33%     33.33% # Distribution of time spent in the clock gated state
system.cpu14.pwrStateClkGateDist::1.5e+11-2e+11            1     33.33%     66.67% # Distribution of time spent in the clock gated state
system.cpu14.pwrStateClkGateDist::overflows            1     33.33%    100.00% # Distribution of time spent in the clock gated state
system.cpu14.pwrStateClkGateDist::min_value   4217823288                       # Distribution of time spent in the clock gated state
system.cpu14.pwrStateClkGateDist::max_value 1250843889681                       # Distribution of time spent in the clock gated state
system.cpu14.pwrStateClkGateDist::total             3                       # Distribution of time spent in the clock gated state
system.cpu14.pwrStateResidencyTicks::ON  1403622807498                       # Cumulative time (in ticks) in various power states
system.cpu14.pwrStateResidencyTicks::CLK_GATED 1438515326385                       # Cumulative time (in ticks) in various power states
system.cpu14.quiesceCycles                 8497019642                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu14.rename.BlockCycles              19948151                       # Number of cycles rename is blocking
system.cpu14.rename.CommittedMaps            20387763                       # Number of HB maps that are committed
system.cpu14.rename.IQFullEvents               729747                       # Number of times rename has blocked due to IQ full
system.cpu14.rename.IdleCycles                1507814                       # Number of cycles rename is idle
system.cpu14.rename.ROBFullEvents                  43                       # Number of times rename has blocked due to ROB full
system.cpu14.rename.RenameLookups            36226838                       # Number of register rename lookups that rename has made
system.cpu14.rename.RenamedInsts             16329007                       # Number of instructions processed by rename
system.cpu14.rename.RenamedOperands          20400905                       # Number of destination operands rename has renamed
system.cpu14.rename.RunCycles                 2919682                       # Number of cycles rename is running
system.cpu14.rename.SquashCycles                 1092                       # Number of cycles rename is squashing
system.cpu14.rename.UnblockCycles              861661                       # Number of cycles rename is unblocking
system.cpu14.rename.UndoneMaps                  13142                       # Number of HB maps that are undone due to squashing
system.cpu14.rename.fp_rename_lookups         5767563                       # Number of floating rename lookups
system.cpu14.rename.int_rename_lookups       14251921                       # Number of integer rename lookups
system.cpu14.rename.serializeStallCycles         2813                       # count of cycles rename stalled for serializing inst
system.cpu14.rename.serializingInsts               34                       # count of serializing insts renamed
system.cpu14.rename.skidInsts                 1986875                       # count of insts added to the skid buffer
system.cpu14.rename.tempSerializingInsts           34                       # count of temporary serializing insts renamed
system.cpu14.rob.rob_reads                   41430794                       # The number of ROB reads
system.cpu14.rob.rob_writes                  32655906                       # The number of ROB writes
system.cpu14.timesIdled                            71                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu15.apic_clk_domain.clock               5328                       # Clock period in ticks
system.cpu15.branchPred.BTBCorrect                  0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu15.branchPred.BTBHitPct            0.000000                       # BTB Hit Percentage
system.cpu15.branchPred.BTBHits                     0                       # Number of BTB hits
system.cpu15.branchPred.BTBLookups            1855705                       # Number of BTB lookups
system.cpu15.branchPred.RASInCorrect               54                       # Number of incorrect RAS predictions.
system.cpu15.branchPred.condIncorrect             263                       # Number of conditional branches incorrect
system.cpu15.branchPred.condPredicted         2076595                       # Number of conditional branches predicted
system.cpu15.branchPred.indirectHits          1168410                       # Number of indirect target hits.
system.cpu15.branchPred.indirectLookups       1855705                       # Number of indirect predictor lookups.
system.cpu15.branchPred.indirectMisses         687295                       # Number of indirect misses.
system.cpu15.branchPred.lookups               2076595                       # Number of BP lookups
system.cpu15.branchPred.usedRAS                   808                       # Number of times the RAS was used to get a target.
system.cpu15.branchPredindirectMispredicted          157                       # Number of mispredicted indirect branches.
system.cpu15.cc_regfile_reads                10371753                       # number of cc regfile reads
system.cpu15.cc_regfile_writes                7006367                       # number of cc regfile writes
system.cpu15.commit.amos                            0                       # Number of atomic instructions committed
system.cpu15.commit.branchMispredicts            1045                       # The number of times a branch was mispredicted
system.cpu15.commit.branches                  2074250                       # Number of branches committed
system.cpu15.commit.bw_lim_events              135036                       # number cycles where commit BW limit reached
system.cpu15.commit.commitNonSpecStalls          1672                       # The number of times commit has been forced to stall to communicate backwards
system.cpu15.commit.commitSquashedInsts         11929                       # The number of squashed insts skipped by commit
system.cpu15.commit.committedInsts            8967515                       # Number of instructions committed
system.cpu15.commit.committedOps             16123651                       # Number of ops (including micro ops) committed
system.cpu15.commit.committed_per_cycle::samples     25241842                       # Number of insts commited each cycle
system.cpu15.commit.committed_per_cycle::mean     0.638767                       # Number of insts commited each cycle
system.cpu15.commit.committed_per_cycle::stdev     1.576789                       # Number of insts commited each cycle
system.cpu15.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu15.commit.committed_per_cycle::0     20503296     81.23%     81.23% # Number of insts commited each cycle
system.cpu15.commit.committed_per_cycle::1      1275235      5.05%     86.28% # Number of insts commited each cycle
system.cpu15.commit.committed_per_cycle::2          730      0.00%     86.28% # Number of insts commited each cycle
system.cpu15.commit.committed_per_cycle::3      1467683      5.81%     92.10% # Number of insts commited each cycle
system.cpu15.commit.committed_per_cycle::4       930272      3.69%     95.78% # Number of insts commited each cycle
system.cpu15.commit.committed_per_cycle::5       366517      1.45%     97.23% # Number of insts commited each cycle
system.cpu15.commit.committed_per_cycle::6       131565      0.52%     97.76% # Number of insts commited each cycle
system.cpu15.commit.committed_per_cycle::7       431508      1.71%     99.47% # Number of insts commited each cycle
system.cpu15.commit.committed_per_cycle::8       135036      0.53%    100.00% # Number of insts commited each cycle
system.cpu15.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu15.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu15.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu15.commit.committed_per_cycle::total     25241842                       # Number of insts commited each cycle
system.cpu15.commit.fp_insts                  3145787                       # Number of committed floating point instructions.
system.cpu15.commit.function_calls                603                       # Number of function calls committed.
system.cpu15.commit.int_insts                12597021                       # Number of committed integer instructions.
system.cpu15.commit.loads                     1434600                       # Number of loads committed
system.cpu15.commit.membars                      1112                       # Number of memory barriers committed
system.cpu15.commit.op_class_0::No_OpClass          556      0.00%      0.00% # Class of committed instruction
system.cpu15.commit.op_class_0::IntAlu       12588957     78.08%     78.08% # Class of committed instruction
system.cpu15.commit.op_class_0::IntMult             1      0.00%     78.08% # Class of committed instruction
system.cpu15.commit.op_class_0::IntDiv              7      0.00%     78.08% # Class of committed instruction
system.cpu15.commit.op_class_0::FloatAdd            1      0.00%     78.08% # Class of committed instruction
system.cpu15.commit.op_class_0::FloatCmp            0      0.00%     78.08% # Class of committed instruction
system.cpu15.commit.op_class_0::FloatCvt            0      0.00%     78.08% # Class of committed instruction
system.cpu15.commit.op_class_0::FloatMult            0      0.00%     78.08% # Class of committed instruction
system.cpu15.commit.op_class_0::FloatMultAcc            0      0.00%     78.08% # Class of committed instruction
system.cpu15.commit.op_class_0::FloatDiv            0      0.00%     78.08% # Class of committed instruction
system.cpu15.commit.op_class_0::FloatMisc            0      0.00%     78.08% # Class of committed instruction
system.cpu15.commit.op_class_0::FloatSqrt            0      0.00%     78.08% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdAdd             0      0.00%     78.08% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdAddAcc            0      0.00%     78.08% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdAlu       1572878      9.76%     87.84% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdCmp             0      0.00%     87.84% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdCvt        524292      3.25%     91.09% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdMisc            4      0.00%     91.09% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdMult            0      0.00%     91.09% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdMultAcc            0      0.00%     91.09% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdShift            6      0.00%     91.09% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdShiftAcc            0      0.00%     91.09% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdDiv             0      0.00%     91.09% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdSqrt            0      0.00%     91.09% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdFloatAdd            0      0.00%     91.09% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdFloatAlu            0      0.00%     91.09% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdFloatCmp            0      0.00%     91.09% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdFloatCvt            0      0.00%     91.09% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdFloatDiv            0      0.00%     91.09% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdFloatMisc            0      0.00%     91.09% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdFloatMult            0      0.00%     91.09% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdFloatMultAcc            0      0.00%     91.09% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdFloatSqrt            0      0.00%     91.09% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdReduceAdd            0      0.00%     91.09% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdReduceAlu            0      0.00%     91.09% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdReduceCmp            0      0.00%     91.09% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     91.09% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     91.09% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdAes             0      0.00%     91.09% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdAesMix            0      0.00%     91.09% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdSha1Hash            0      0.00%     91.09% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdSha1Hash2            0      0.00%     91.09% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdSha256Hash            0      0.00%     91.09% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdSha256Hash2            0      0.00%     91.09% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdShaSigma2            0      0.00%     91.09% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdShaSigma3            0      0.00%     91.09% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdPredAlu            0      0.00%     91.09% # Class of committed instruction
system.cpu15.commit.op_class_0::MemRead        910303      5.65%     96.73% # Class of committed instruction
system.cpu15.commit.op_class_0::MemWrite         2341      0.01%     96.75% # Class of committed instruction
system.cpu15.commit.op_class_0::FloatMemRead       524297      3.25%    100.00% # Class of committed instruction
system.cpu15.commit.op_class_0::FloatMemWrite            8      0.00%    100.00% # Class of committed instruction
system.cpu15.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu15.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu15.commit.op_class_0::total        16123651                       # Class of committed instruction
system.cpu15.commit.refs                      1436949                       # Number of memory references committed
system.cpu15.commit.swp_count                       0                       # Number of s/w prefetches committed
system.cpu15.commit.vec_insts                       0                       # Number of committed Vector instructions.
system.cpu15.committedInsts                   8967515                       # Number of Instructions Simulated
system.cpu15.committedOps                    16123651                       # Number of Ops (including micro ops) Simulated
system.cpu15.cpi                             2.816540                       # CPI: Cycles Per Instruction
system.cpu15.cpi_total                       2.816540                       # CPI: Total CPI of All Threads
system.cpu15.decode.BlockedCycles            20823031                       # Number of cycles decode is blocked
system.cpu15.decode.DecodedInsts             16139292                       # Number of instructions handled by decode
system.cpu15.decode.IdleCycles                1347597                       # Number of cycles decode is idle
system.cpu15.decode.RunCycles                 2675904                       # Number of cycles decode is running
system.cpu15.decode.SquashCycles                 1066                       # Number of cycles decode is squashing
system.cpu15.decode.UnblockCycles              396777                       # Number of cycles decode is unblocking
system.cpu15.dtb.rdAccesses                   1435320                       # TLB accesses on read requests
system.cpu15.dtb.rdMisses                        1618                       # TLB misses on read requests
system.cpu15.dtb.walker.pwrStateResidencyTicks::UNDEFINED 2842138133883                       # Cumulative time (in ticks) in various power states
system.cpu15.dtb.wrAccesses                      2584                       # TLB accesses on write requests
system.cpu15.dtb.wrMisses                           6                       # TLB misses on write requests
system.cpu15.fetch.Branches                   2076595                       # Number of branches that fetch encountered
system.cpu15.fetch.CacheLines                 1734064                       # Number of cache lines fetched
system.cpu15.fetch.Cycles                    23498335                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu15.fetch.IcacheSquashes                  58                       # Number of outstanding Icache misses that were squashed
system.cpu15.fetch.IcacheWaitRetryStallCycles          515                       # Number of stall cycles due to full MSHR
system.cpu15.fetch.Insts                      8978092                       # Number of instructions fetch has processed
system.cpu15.fetch.MiscStallCycles               2728                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu15.fetch.PendingTrapStallCycles         5287                       # Number of stall cycles due to pending traps
system.cpu15.fetch.SquashCycles                  2132                       # Number of cycles fetch has spent squashing
system.cpu15.fetch.branchRate                0.082217                       # Number of branch fetches per cycle
system.cpu15.fetch.icacheStallCycles          1736444                       # Number of cycles fetch is stalled on an Icache miss
system.cpu15.fetch.predictedBranches          1169218                       # Number of branches that fetch has predicted taken
system.cpu15.fetch.rate                      0.355464                       # Number of inst fetches per cycle
system.cpu15.fetch.rateDist::samples         25244375                       # Number of instructions fetched each cycle (Total)
system.cpu15.fetch.rateDist::mean            0.639447                       # Number of instructions fetched each cycle (Total)
system.cpu15.fetch.rateDist::stdev           1.922741                       # Number of instructions fetched each cycle (Total)
system.cpu15.fetch.rateDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu15.fetch.rateDist::0               21972081     87.04%     87.04% # Number of instructions fetched each cycle (Total)
system.cpu15.fetch.rateDist::1                 603784      2.39%     89.43% # Number of instructions fetched each cycle (Total)
system.cpu15.fetch.rateDist::2                    903      0.00%     89.43% # Number of instructions fetched each cycle (Total)
system.cpu15.fetch.rateDist::3                 669784      2.65%     92.09% # Number of instructions fetched each cycle (Total)
system.cpu15.fetch.rateDist::4                 366063      1.45%     93.54% # Number of instructions fetched each cycle (Total)
system.cpu15.fetch.rateDist::5                 264209      1.05%     94.58% # Number of instructions fetched each cycle (Total)
system.cpu15.fetch.rateDist::6                    523      0.00%     94.58% # Number of instructions fetched each cycle (Total)
system.cpu15.fetch.rateDist::7                 197155      0.78%     95.37% # Number of instructions fetched each cycle (Total)
system.cpu15.fetch.rateDist::8                1169873      4.63%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu15.fetch.rateDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu15.fetch.rateDist::min_value              0                       # Number of instructions fetched each cycle (Total)
system.cpu15.fetch.rateDist::max_value              8                       # Number of instructions fetched each cycle (Total)
system.cpu15.fetch.rateDist::total           25244375                       # Number of instructions fetched each cycle (Total)
system.cpu15.fp_regfile_reads                 5767270                       # number of floating regfile reads
system.cpu15.fp_regfile_writes                3145857                       # number of floating regfile writes
system.cpu15.idleCycles                         12990                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu15.iew.branchMispredicts               1145                       # Number of branch mispredicts detected at execute
system.cpu15.iew.exec_branches                2074857                       # Number of branches executed
system.cpu15.iew.exec_nop                           0                       # number of nop insts executed
system.cpu15.iew.exec_rate                   0.836045                       # Inst execution rate
system.cpu15.iew.exec_refs                    6423285                       # number of memory reference insts executed
system.cpu15.iew.exec_stores                     2584                       # Number of stores executed
system.cpu15.iew.exec_swp                           0                       # number of swp insts executed
system.cpu15.iew.iewBlockCycles              19616559                       # Number of cycles IEW is blocking
system.cpu15.iew.iewDispLoadInsts             1436179                       # Number of dispatched load instructions
system.cpu15.iew.iewDispNonSpecInsts              660                       # Number of dispatched non-speculative instructions
system.cpu15.iew.iewDispSquashedInsts              18                       # Number of squashed instructions skipped by dispatch
system.cpu15.iew.iewDispStoreInsts               3109                       # Number of dispatched store instructions
system.cpu15.iew.iewDispatchedInsts          16135907                       # Number of instructions dispatched to IQ
system.cpu15.iew.iewExecLoadInsts             6420701                       # Number of load instructions executed
system.cpu15.iew.iewExecSquashedInsts             572                       # Number of squashed instructions skipped in execute
system.cpu15.iew.iewExecutedInsts            21116300                       # Number of executed instructions
system.cpu15.iew.iewIQFullEvents                  592                       # Number of times the IQ has become full, causing a stall
system.cpu15.iew.iewIdleCycles                      0                       # Number of cycles IEW is idle
system.cpu15.iew.iewLSQFullEvents                   0                       # Number of times the LSQ has become full, causing a stall
system.cpu15.iew.iewSquashCycles                 1066                       # Number of cycles IEW is squashing
system.cpu15.iew.iewUnblockCycles               67046                       # Number of cycles IEW is unblocking
system.cpu15.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu15.iew.lsq.thread0.cacheBlocked      1050716                       # Number of times an access to memory failed due to the cache being blocked
system.cpu15.iew.lsq.thread0.forwLoads           1157                       # Number of loads that had data forwarded from stores
system.cpu15.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu15.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu15.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu15.iew.lsq.thread0.memOrderViolation           16                       # Number of memory ordering violations
system.cpu15.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu15.iew.lsq.thread0.squashedLoads         1579                       # Number of loads squashed
system.cpu15.iew.lsq.thread0.squashedStores          760                       # Number of stores squashed
system.cpu15.iew.memOrderViolationEvents           16                       # Number of memory order violations
system.cpu15.iew.predictedNotTakenIncorrect         1053                       # Number of branches that were predicted not taken incorrectly
system.cpu15.iew.predictedTakenIncorrect           92                       # Number of branches that were predicted taken incorrectly
system.cpu15.iew.wb_consumers                17566929                       # num instructions consuming a value
system.cpu15.iew.wb_count                    16129817                       # cumulative count of insts written-back
system.cpu15.iew.wb_fanout                   0.721974                       # average fanout of values written-back
system.cpu15.iew.wb_producers                12682865                       # num instructions producing a value
system.cpu15.iew.wb_rate                     0.638618                       # insts written-back per cycle
system.cpu15.iew.wb_sent                     16130696                       # cumulative count of insts sent to commit
system.cpu15.int_regfile_reads               24019226                       # number of integer regfile reads
system.cpu15.int_regfile_writes              10001200                       # number of integer regfile writes
system.cpu15.interrupts.pwrStateResidencyTicks::UNDEFINED 2842138133883                       # Cumulative time (in ticks) in various power states
system.cpu15.ipc                             0.355046                       # IPC: Instructions Per Cycle
system.cpu15.ipc_total                       0.355046                       # IPC: Total IPC of All Threads
system.cpu15.iq.FU_type_0::No_OpClass            1571      0.01%      0.01% # Type of FU issued
system.cpu15.iq.FU_type_0::IntAlu            12594649     59.64%     59.65% # Type of FU issued
system.cpu15.iq.FU_type_0::IntMult                  3      0.00%     59.65% # Type of FU issued
system.cpu15.iq.FU_type_0::IntDiv                   7      0.00%     59.65% # Type of FU issued
system.cpu15.iq.FU_type_0::FloatAdd                23      0.00%     59.65% # Type of FU issued
system.cpu15.iq.FU_type_0::FloatCmp                 0      0.00%     59.65% # Type of FU issued
system.cpu15.iq.FU_type_0::FloatCvt                 0      0.00%     59.65% # Type of FU issued
system.cpu15.iq.FU_type_0::FloatMult                0      0.00%     59.65% # Type of FU issued
system.cpu15.iq.FU_type_0::FloatMultAcc             0      0.00%     59.65% # Type of FU issued
system.cpu15.iq.FU_type_0::FloatDiv                 0      0.00%     59.65% # Type of FU issued
system.cpu15.iq.FU_type_0::FloatMisc                0      0.00%     59.65% # Type of FU issued
system.cpu15.iq.FU_type_0::FloatSqrt                0      0.00%     59.65% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdAdd                  0      0.00%     59.65% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdAddAcc               0      0.00%     59.65% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdAlu            1572878      7.45%     67.10% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdCmp                  0      0.00%     67.10% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdCvt             524292      2.48%     69.58% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdMisc                 4      0.00%     69.58% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdMult                 0      0.00%     69.58% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdMultAcc              0      0.00%     69.58% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdShift                8      0.00%     69.58% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdShiftAcc             0      0.00%     69.58% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdDiv                  0      0.00%     69.58% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdSqrt                 0      0.00%     69.58% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdFloatAdd             0      0.00%     69.58% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdFloatAlu             0      0.00%     69.58% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdFloatCmp             0      0.00%     69.58% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdFloatCvt             0      0.00%     69.58% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdFloatDiv             0      0.00%     69.58% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdFloatMisc            0      0.00%     69.58% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdFloatMult            0      0.00%     69.58% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     69.58% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdFloatSqrt            0      0.00%     69.58% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdReduceAdd            0      0.00%     69.58% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdReduceAlu            0      0.00%     69.58% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdReduceCmp            0      0.00%     69.58% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     69.58% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     69.58% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdAes                  0      0.00%     69.58% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdAesMix               0      0.00%     69.58% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdSha1Hash             0      0.00%     69.58% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdSha1Hash2            0      0.00%     69.58% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdSha256Hash            0      0.00%     69.58% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdSha256Hash2            0      0.00%     69.58% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdShaSigma2            0      0.00%     69.58% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdShaSigma3            0      0.00%     69.58% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdPredAlu              0      0.00%     69.58% # Type of FU issued
system.cpu15.iq.FU_type_0::MemRead             915827      4.34%     73.92% # Type of FU issued
system.cpu15.iq.FU_type_0::MemWrite              2610      0.01%     73.93% # Type of FU issued
system.cpu15.iq.FU_type_0::FloatMemRead       5504990     26.07%    100.00% # Type of FU issued
system.cpu15.iq.FU_type_0::FloatMemWrite           10      0.00%    100.00% # Type of FU issued
system.cpu15.iq.FU_type_0::IprAccess                0      0.00%    100.00% # Type of FU issued
system.cpu15.iq.FU_type_0::InstPrefetch             0      0.00%    100.00% # Type of FU issued
system.cpu15.iq.FU_type_0::total             21116872                       # Type of FU issued
system.cpu15.iq.fp_alu_accesses               8912933                       # Number of floating point alu accesses
system.cpu15.iq.fp_inst_queue_reads          17039445                       # Number of floating instruction queue reads
system.cpu15.iq.fp_inst_queue_wakeup_accesses      3145813                       # Number of floating instruction queue wakeup accesses
system.cpu15.iq.fp_inst_queue_writes          3145979                       # Number of floating instruction queue writes
system.cpu15.iq.fu_busy_cnt                    789944                       # FU busy when requested
system.cpu15.iq.fu_busy_rate                 0.037408                       # FU busy rate (busy events/executed inst)
system.cpu15.iq.fu_full::No_OpClass                 0      0.00%      0.00% # attempts to use FU when none available
system.cpu15.iq.fu_full::IntAlu                  2210      0.28%      0.28% # attempts to use FU when none available
system.cpu15.iq.fu_full::IntMult                    0      0.00%      0.28% # attempts to use FU when none available
system.cpu15.iq.fu_full::IntDiv                     0      0.00%      0.28% # attempts to use FU when none available
system.cpu15.iq.fu_full::FloatAdd                   0      0.00%      0.28% # attempts to use FU when none available
system.cpu15.iq.fu_full::FloatCmp                   0      0.00%      0.28% # attempts to use FU when none available
system.cpu15.iq.fu_full::FloatCvt                   0      0.00%      0.28% # attempts to use FU when none available
system.cpu15.iq.fu_full::FloatMult                  0      0.00%      0.28% # attempts to use FU when none available
system.cpu15.iq.fu_full::FloatMultAcc               0      0.00%      0.28% # attempts to use FU when none available
system.cpu15.iq.fu_full::FloatDiv                   0      0.00%      0.28% # attempts to use FU when none available
system.cpu15.iq.fu_full::FloatMisc                  0      0.00%      0.28% # attempts to use FU when none available
system.cpu15.iq.fu_full::FloatSqrt                  0      0.00%      0.28% # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdAdd                    0      0.00%      0.28% # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdAddAcc                 0      0.00%      0.28% # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdAlu                    0      0.00%      0.28% # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdCmp                    0      0.00%      0.28% # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdCvt                    0      0.00%      0.28% # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdMisc                   0      0.00%      0.28% # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdMult                   0      0.00%      0.28% # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdMultAcc                0      0.00%      0.28% # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdShift                  0      0.00%      0.28% # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdShiftAcc               0      0.00%      0.28% # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdDiv                    0      0.00%      0.28% # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdSqrt                   0      0.00%      0.28% # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdFloatAdd               0      0.00%      0.28% # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdFloatAlu               0      0.00%      0.28% # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdFloatCmp               0      0.00%      0.28% # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdFloatCvt               0      0.00%      0.28% # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdFloatDiv               0      0.00%      0.28% # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdFloatMisc              0      0.00%      0.28% # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdFloatMult              0      0.00%      0.28% # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdFloatMultAcc            0      0.00%      0.28% # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdFloatSqrt              0      0.00%      0.28% # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdReduceAdd              0      0.00%      0.28% # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdReduceAlu              0      0.00%      0.28% # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdReduceCmp              0      0.00%      0.28% # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdFloatReduceAdd            0      0.00%      0.28% # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdFloatReduceCmp            0      0.00%      0.28% # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdAes                    0      0.00%      0.28% # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdAesMix                 0      0.00%      0.28% # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdSha1Hash               0      0.00%      0.28% # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdSha1Hash2              0      0.00%      0.28% # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdSha256Hash             0      0.00%      0.28% # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdSha256Hash2            0      0.00%      0.28% # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdShaSigma2              0      0.00%      0.28% # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdShaSigma3              0      0.00%      0.28% # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdPredAlu                0      0.00%      0.28% # attempts to use FU when none available
system.cpu15.iq.fu_full::MemRead                  750      0.09%      0.37% # attempts to use FU when none available
system.cpu15.iq.fu_full::MemWrite                 561      0.07%      0.45% # attempts to use FU when none available
system.cpu15.iq.fu_full::FloatMemRead          786423     99.55%    100.00% # attempts to use FU when none available
system.cpu15.iq.fu_full::FloatMemWrite              0      0.00%    100.00% # attempts to use FU when none available
system.cpu15.iq.fu_full::IprAccess                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu15.iq.fu_full::InstPrefetch               0      0.00%    100.00% # attempts to use FU when none available
system.cpu15.iq.int_alu_accesses             12992312                       # Number of integer alu accesses
system.cpu15.iq.int_inst_queue_reads         51228741                       # Number of integer instruction queue reads
system.cpu15.iq.int_inst_queue_wakeup_accesses     12984004                       # Number of integer instruction queue wakeup accesses
system.cpu15.iq.int_inst_queue_writes        13002199                       # Number of integer instruction queue writes
system.cpu15.iq.iqInstsAdded                 16133977                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu15.iq.iqInstsIssued                21116872                       # Number of instructions issued
system.cpu15.iq.iqNonSpecInstsAdded              1930                       # Number of non-speculative instructions added to the IQ
system.cpu15.iq.iqSquashedInstsExamined         12255                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu15.iq.iqSquashedInstsIssued             123                       # Number of squashed instructions issued
system.cpu15.iq.iqSquashedNonSpecRemoved          258                       # Number of squashed non-spec instructions that were removed
system.cpu15.iq.iqSquashedOperandsExamined        17169                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu15.iq.issued_per_cycle::samples     25244375                       # Number of insts issued each cycle
system.cpu15.iq.issued_per_cycle::mean       0.836498                       # Number of insts issued each cycle
system.cpu15.iq.issued_per_cycle::stdev      1.981588                       # Number of insts issued each cycle
system.cpu15.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu15.iq.issued_per_cycle::0          20115980     79.68%     79.68% # Number of insts issued each cycle
system.cpu15.iq.issued_per_cycle::1            870952      3.45%     83.14% # Number of insts issued each cycle
system.cpu15.iq.issued_per_cycle::2           1275726      5.05%     88.19% # Number of insts issued each cycle
system.cpu15.iq.issued_per_cycle::3            133954      0.53%     88.72% # Number of insts issued each cycle
system.cpu15.iq.issued_per_cycle::4            460326      1.82%     90.54% # Number of insts issued each cycle
system.cpu15.iq.issued_per_cycle::5            563698      2.23%     92.78% # Number of insts issued each cycle
system.cpu15.iq.issued_per_cycle::6            395604      1.57%     94.34% # Number of insts issued each cycle
system.cpu15.iq.issued_per_cycle::7           1165892      4.62%     98.96% # Number of insts issued each cycle
system.cpu15.iq.issued_per_cycle::8            262243      1.04%    100.00% # Number of insts issued each cycle
system.cpu15.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu15.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu15.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu15.iq.issued_per_cycle::total      25244375                       # Number of insts issued each cycle
system.cpu15.iq.rate                         0.836068                       # Inst issue rate
system.cpu15.iq.vec_alu_accesses                    0                       # Number of vector alu accesses
system.cpu15.iq.vec_inst_queue_reads                0                       # Number of vector instruction queue reads
system.cpu15.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu15.iq.vec_inst_queue_writes               0                       # Number of vector instruction queue writes
system.cpu15.itb.rdAccesses                         0                       # TLB accesses on read requests
system.cpu15.itb.rdMisses                           0                       # TLB misses on read requests
system.cpu15.itb.walker.pwrStateResidencyTicks::UNDEFINED 2842138133883                       # Cumulative time (in ticks) in various power states
system.cpu15.itb.wrAccesses                   1734884                       # TLB accesses on write requests
system.cpu15.itb.wrMisses                         834                       # TLB misses on write requests
system.cpu15.memDep0.conflictingLoads            6441                       # Number of conflicting loads.
system.cpu15.memDep0.conflictingStores           2631                       # Number of conflicting stores.
system.cpu15.memDep0.insertedLoads            1436179                       # Number of loads inserted to the mem dependence unit.
system.cpu15.memDep0.insertedStores              3109                       # Number of stores inserted to the mem dependence unit.
system.cpu15.misc_regfile_reads              10572987                       # number of misc regfile reads
system.cpu15.misc_regfile_writes                    1                       # number of misc regfile writes
system.cpu15.numCycles                       25257365                       # number of cpu cycles simulated
system.cpu15.numPwrStateTransitions                 5                       # Number of power state transitions
system.cpu15.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu15.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu15.pwrStateClkGateDist::samples            3                       # Distribution of time spent in the clock gated state
system.cpu15.pwrStateClkGateDist::mean   479505153417                       # Distribution of time spent in the clock gated state
system.cpu15.pwrStateClkGateDist::stdev  673983601189.080322                       # Distribution of time spent in the clock gated state
system.cpu15.pwrStateClkGateDist::1000-5e+10            1     33.33%     33.33% # Distribution of time spent in the clock gated state
system.cpu15.pwrStateClkGateDist::1.5e+11-2e+11            1     33.33%     66.67% # Distribution of time spent in the clock gated state
system.cpu15.pwrStateClkGateDist::overflows            1     33.33%    100.00% # Distribution of time spent in the clock gated state
system.cpu15.pwrStateClkGateDist::min_value   4217758020                       # Distribution of time spent in the clock gated state
system.cpu15.pwrStateClkGateDist::max_value 1250843814090                       # Distribution of time spent in the clock gated state
system.cpu15.pwrStateClkGateDist::total             3                       # Distribution of time spent in the clock gated state
system.cpu15.pwrStateResidencyTicks::ON  1403622673632                       # Cumulative time (in ticks) in various power states
system.cpu15.pwrStateResidencyTicks::CLK_GATED 1438515460251                       # Cumulative time (in ticks) in various power states
system.cpu15.quiesceCycles                 8497026046                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu15.rename.BlockCycles              20025498                       # Number of cycles rename is blocking
system.cpu15.rename.CommittedMaps            20147033                       # Number of HB maps that are committed
system.cpu15.rename.IQFullEvents               729753                       # Number of times rename has blocked due to IQ full
system.cpu15.rename.IdleCycles                1480128                       # Number of cycles rename is idle
system.cpu15.rename.ROBFullEvents                  87                       # Number of times rename has blocked due to ROB full
system.cpu15.rename.RenameLookups            35796483                       # Number of register rename lookups that rename has made
system.cpu15.rename.RenamedInsts             16137849                       # Number of instructions processed by rename
system.cpu15.rename.RenamedOperands          20161530                       # Number of destination operands rename has renamed
system.cpu15.rename.RunCycles                 2874318                       # Number of cycles rename is running
system.cpu15.rename.SquashCycles                 1066                       # Number of cycles rename is squashing
system.cpu15.rename.UnblockCycles              861715                       # Number of cycles rename is unblocking
system.cpu15.rename.UndoneMaps                  14497                       # Number of HB maps that are undone due to squashing
system.cpu15.rename.fp_rename_lookups         5767563                       # Number of floating rename lookups
system.cpu15.rename.int_rename_lookups       14060812                       # Number of integer rename lookups
system.cpu15.rename.serializeStallCycles         1650                       # count of cycles rename stalled for serializing inst
system.cpu15.rename.serializingInsts               28                       # count of serializing insts renamed
system.cpu15.rename.skidInsts                 1986955                       # count of insts added to the skid buffer
system.cpu15.rename.tempSerializingInsts           28                       # count of temporary serializing insts renamed
system.cpu15.rob.rob_reads                   41242334                       # The number of ROB reads
system.cpu15.rob.rob_writes                  32273693                       # The number of ROB writes
system.cpu15.timesIdled                            62                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu_clk_domain.clock                       333                       # Clock period in ticks
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls00.avgBusLat                  5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls00.avgGap                  2329759.61                       # Average gap between requests
system.mem_ctrls00.avgMemAccLat             128628.39                       # Average memory access latency per DRAM burst
system.mem_ctrls00.avgPriority_.ruby.dir_cntrl0::samples    656168.00                       # Average QoS priority value for accepted requests
system.mem_ctrls00.avgQLat                  109878.39                       # Average queueing delay per DRAM burst
system.mem_ctrls00.avgRdBW                      19.01                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls00.avgRdBWSys                   19.02                       # Average system read bandwidth in MiByte/s
system.mem_ctrls00.avgRdQLen                     1.01                       # Average read queue length when enqueuing
system.mem_ctrls00.avgWrBW                       8.45                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls00.avgWrBWSys                    8.45                       # Average system write bandwidth in MiByte/s
system.mem_ctrls00.avgWrQLen                    24.38                       # Average write queue length when enqueuing
system.mem_ctrls00.busUtil                       0.21                       # Data bus utilization in percentage
system.mem_ctrls00.busUtilRead                   0.15                       # Data bus utilization in percentage for reads
system.mem_ctrls00.busUtilWrite                  0.07                       # Data bus utilization in percentage for writes
system.mem_ctrls00.bw_read::.ruby.dir_cntrl0     19018603                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls00.bw_read::total            19018603                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls00.bw_total::.ruby.dir_cntrl0     27468674                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls00.bw_total::total           27468674                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls00.bw_write::.ruby.dir_cntrl0      8450071                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls00.bw_write::total            8450071                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls00.bytesPerActivate::samples       370077                       # Bytes accessed per row activation
system.mem_ctrls00.bytesPerActivate::mean   113.475542                       # Bytes accessed per row activation
system.mem_ctrls00.bytesPerActivate::gmean    86.991298                       # Bytes accessed per row activation
system.mem_ctrls00.bytesPerActivate::stdev   124.913316                       # Bytes accessed per row activation
system.mem_ctrls00.bytesPerActivate::0-127       280579     75.82%     75.82% # Bytes accessed per row activation
system.mem_ctrls00.bytesPerActivate::128-255        51933     14.03%     89.85% # Bytes accessed per row activation
system.mem_ctrls00.bytesPerActivate::256-383        16237      4.39%     94.24% # Bytes accessed per row activation
system.mem_ctrls00.bytesPerActivate::384-511        12359      3.34%     97.58% # Bytes accessed per row activation
system.mem_ctrls00.bytesPerActivate::512-639         3072      0.83%     98.41% # Bytes accessed per row activation
system.mem_ctrls00.bytesPerActivate::640-767         2124      0.57%     98.98% # Bytes accessed per row activation
system.mem_ctrls00.bytesPerActivate::768-895         1781      0.48%     99.46% # Bytes accessed per row activation
system.mem_ctrls00.bytesPerActivate::896-1023         1494      0.40%     99.87% # Bytes accessed per row activation
system.mem_ctrls00.bytesPerActivate::1024-1151          498      0.13%    100.00% # Bytes accessed per row activation
system.mem_ctrls00.bytesPerActivate::total       370077                       # Bytes accessed per row activation
system.mem_ctrls00.bytesReadDRAM             29073664                       # Total number of bytes read from DRAM
system.mem_ctrls00.bytesReadSys              29081536                       # Total read bytes from the system interface side
system.mem_ctrls00.bytesReadWrQ                  7872                       # Total number of bytes read from write queue
system.mem_ctrls00.bytesWritten              12921024                       # Total number of bytes written to DRAM
system.mem_ctrls00.bytesWrittenSys           12921088                       # Total written bytes from the system interface side
system.mem_ctrls00.bytes_read::.ruby.dir_cntrl0     29081536                       # Number of bytes read from this memory
system.mem_ctrls00.bytes_read::total         29081536                       # Number of bytes read from this memory
system.mem_ctrls00.bytes_written::.ruby.dir_cntrl0     12921088                       # Number of bytes written to this memory
system.mem_ctrls00.bytes_written::total      12921088                       # Number of bytes written to this memory
system.mem_ctrls00.masterReadAccesses::.ruby.dir_cntrl0       454399                       # Per-master read serviced memory accesses
system.mem_ctrls00.masterReadAvgLat::.ruby.dir_cntrl0    128593.57                       # Per-master read average memory access latency
system.mem_ctrls00.masterReadBytes::.ruby.dir_cntrl0     29073664                       # Per-master bytes read from memory
system.mem_ctrls00.masterReadRate::.ruby.dir_cntrl0 19013455.187464430928                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls00.masterReadTotalLat::.ruby.dir_cntrl0  58432788834                       # Per-master read total memory access latency
system.mem_ctrls00.masterWriteAccesses::.ruby.dir_cntrl0       201892                       # Per-master write serviced memory accesses
system.mem_ctrls00.masterWriteAvgLat::.ruby.dir_cntrl0 177740245.50                       # Per-master write average memory access latency
system.mem_ctrls00.masterWriteBytes::.ruby.dir_cntrl0     12921024                       # Per-master bytes write to memory
system.mem_ctrls00.masterWriteRate::.ruby.dir_cntrl0 8450029.236086390913                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls00.masterWriteTotalLat::.ruby.dir_cntrl0 35884333644828                       # Per-master write total memory access latency
system.mem_ctrls00.mergedWrBursts                   0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls00.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls00.numRdRetry                       0                       # Number of times read queue was full causing retry
system.mem_ctrls00.numReadWriteTurnArounds        11347                       # Number of turnarounds from READ to WRITE
system.mem_ctrls00.numStayReadState           1346645                       # Number of times bus staying in READ state
system.mem_ctrls00.numStayWriteState           198355                       # Number of times bus staying in WRITE state
system.mem_ctrls00.numWrRetry                       0                       # Number of times write queue was full causing retry
system.mem_ctrls00.numWriteReadTurnArounds        11347                       # Number of turnarounds from WRITE to READ
system.mem_ctrls00.num_reads::.ruby.dir_cntrl0       454399                       # Number of read requests responded to by this memory
system.mem_ctrls00.num_reads::total            454399                       # Number of read requests responded to by this memory
system.mem_ctrls00.num_writes::.ruby.dir_cntrl0       201892                       # Number of write requests responded to by this memory
system.mem_ctrls00.num_writes::total           201892                       # Number of write requests responded to by this memory
system.mem_ctrls00.pageHitRate                  43.60                       # Row buffer hit rate, read and write combined
system.mem_ctrls00.peakBW                    12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls00.perBankRdBursts::0           28664                       # Per bank write bursts
system.mem_ctrls00.perBankRdBursts::1           28548                       # Per bank write bursts
system.mem_ctrls00.perBankRdBursts::2           28628                       # Per bank write bursts
system.mem_ctrls00.perBankRdBursts::3           28603                       # Per bank write bursts
system.mem_ctrls00.perBankRdBursts::4           28433                       # Per bank write bursts
system.mem_ctrls00.perBankRdBursts::5           28266                       # Per bank write bursts
system.mem_ctrls00.perBankRdBursts::6           28279                       # Per bank write bursts
system.mem_ctrls00.perBankRdBursts::7           28113                       # Per bank write bursts
system.mem_ctrls00.perBankRdBursts::8           28246                       # Per bank write bursts
system.mem_ctrls00.perBankRdBursts::9           28531                       # Per bank write bursts
system.mem_ctrls00.perBankRdBursts::10          28104                       # Per bank write bursts
system.mem_ctrls00.perBankRdBursts::11          28386                       # Per bank write bursts
system.mem_ctrls00.perBankRdBursts::12          28219                       # Per bank write bursts
system.mem_ctrls00.perBankRdBursts::13          28598                       # Per bank write bursts
system.mem_ctrls00.perBankRdBursts::14          28293                       # Per bank write bursts
system.mem_ctrls00.perBankRdBursts::15          28365                       # Per bank write bursts
system.mem_ctrls00.perBankWrBursts::0           12602                       # Per bank write bursts
system.mem_ctrls00.perBankWrBursts::1           12602                       # Per bank write bursts
system.mem_ctrls00.perBankWrBursts::2           12599                       # Per bank write bursts
system.mem_ctrls00.perBankWrBursts::3           12655                       # Per bank write bursts
system.mem_ctrls00.perBankWrBursts::4           12534                       # Per bank write bursts
system.mem_ctrls00.perBankWrBursts::5           12497                       # Per bank write bursts
system.mem_ctrls00.perBankWrBursts::6           12514                       # Per bank write bursts
system.mem_ctrls00.perBankWrBursts::7           12488                       # Per bank write bursts
system.mem_ctrls00.perBankWrBursts::8           12514                       # Per bank write bursts
system.mem_ctrls00.perBankWrBursts::9           12642                       # Per bank write bursts
system.mem_ctrls00.perBankWrBursts::10          12705                       # Per bank write bursts
system.mem_ctrls00.perBankWrBursts::11          12793                       # Per bank write bursts
system.mem_ctrls00.perBankWrBursts::12          12759                       # Per bank write bursts
system.mem_ctrls00.perBankWrBursts::13          12775                       # Per bank write bursts
system.mem_ctrls00.perBankWrBursts::14          12630                       # Per bank write bursts
system.mem_ctrls00.perBankWrBursts::15          12582                       # Per bank write bursts
system.mem_ctrls00.priorityMaxLatency    0.100550489062                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls00.priorityMinLatency    0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls00.pwrStateResidencyTicks::UNDEFINED 2842138133883                       # Cumulative time (in ticks) in various power states
system.mem_ctrls00.rdPerTurnAround::samples        11347                       # Reads before turning the bus around for writes
system.mem_ctrls00.rdPerTurnAround::mean    40.034987                       # Reads before turning the bus around for writes
system.mem_ctrls00.rdPerTurnAround::gmean    29.905551                       # Reads before turning the bus around for writes
system.mem_ctrls00.rdPerTurnAround::stdev   581.058938                       # Reads before turning the bus around for writes
system.mem_ctrls00.rdPerTurnAround::0-2047        11346     99.99%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls00.rdPerTurnAround::61440-63487            1      0.01%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls00.rdPerTurnAround::total        11347                       # Reads before turning the bus around for writes
system.mem_ctrls00.rdQLenPdf::0                419278                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::1                 32188                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::2                  1984                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::3                   675                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::4                   121                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::5                    25                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::6                     4                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::7                     1                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::8                     0                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::9                     0                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::10                    0                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::11                    0                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::12                    0                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::13                    0                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::14                    0                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::15                    0                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::16                    0                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::17                    0                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::18                    0                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::19                    0                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::20                    0                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::21                    0                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::22                    0                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::23                    0                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::24                    0                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::25                    0                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::26                    0                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::27                    0                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::28                    0                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::29                    0                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::30                    0                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::31                    0                       # What read queue length does an incoming req see
system.mem_ctrls00.readBursts                  454399                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls00.readPktSize::0                   0                       # Read request sizes (log2)
system.mem_ctrls00.readPktSize::1                   0                       # Read request sizes (log2)
system.mem_ctrls00.readPktSize::2                   0                       # Read request sizes (log2)
system.mem_ctrls00.readPktSize::3                   0                       # Read request sizes (log2)
system.mem_ctrls00.readPktSize::4                   0                       # Read request sizes (log2)
system.mem_ctrls00.readPktSize::5                   0                       # Read request sizes (log2)
system.mem_ctrls00.readPktSize::6              454399                       # Read request sizes (log2)
system.mem_ctrls00.readReqs                    454399                       # Number of read requests accepted
system.mem_ctrls00.readRowHitRate               38.88                       # Row buffer hit rate for reads
system.mem_ctrls00.readRowHits                 176604                       # Number of row buffer hits during reads
system.mem_ctrls00.servicedByWrQ                  123                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls00.totBusLat               2271380000                       # Total ticks spent in databus transfers
system.mem_ctrls00.totGap                1529000261208                       # Total gap between requests
system.mem_ctrls00.totMemAccLat           58432788834                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls00.totQLat                49915113834                       # Total ticks spent queuing
system.mem_ctrls00.wrPerTurnAround::samples        11347                       # Writes before turning the bus around for reads
system.mem_ctrls00.wrPerTurnAround::mean    17.792456                       # Writes before turning the bus around for reads
system.mem_ctrls00.wrPerTurnAround::gmean    17.776804                       # Writes before turning the bus around for reads
system.mem_ctrls00.wrPerTurnAround::stdev     0.730359                       # Writes before turning the bus around for reads
system.mem_ctrls00.wrPerTurnAround::16           1412     12.44%     12.44% # Writes before turning the bus around for reads
system.mem_ctrls00.wrPerTurnAround::17            138      1.22%     13.66% # Writes before turning the bus around for reads
system.mem_ctrls00.wrPerTurnAround::18           9252     81.54%     95.20% # Writes before turning the bus around for reads
system.mem_ctrls00.wrPerTurnAround::19            492      4.34%     99.53% # Writes before turning the bus around for reads
system.mem_ctrls00.wrPerTurnAround::20             46      0.41%     99.94% # Writes before turning the bus around for reads
system.mem_ctrls00.wrPerTurnAround::21              6      0.05%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls00.wrPerTurnAround::23              1      0.01%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls00.wrPerTurnAround::total        11347                       # Writes before turning the bus around for reads
system.mem_ctrls00.wrQLenPdf::0                     0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::1                     0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::2                     0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::3                     0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::4                     0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::5                     0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::6                     0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::7                     0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::8                     0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::9                     0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::10                    0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::11                    0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::12                    0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::13                    0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::14                    0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::15                 9781                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::16                 9974                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::17                11181                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::18                11340                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::19                11398                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::20                11414                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::21                11423                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::22                11411                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::23                11413                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::24                11409                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::25                11407                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::26                11401                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::27                11392                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::28                11388                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::29                11387                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::30                11374                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::31                11378                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::32                11356                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::33                   47                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::34                   10                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::35                    3                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::36                    2                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::37                    1                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::38                    1                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::39                    1                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::40                    0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::41                    0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::42                    0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::43                    0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::44                    0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::45                    0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::46                    0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::47                    0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::48                    0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::49                    0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::50                    0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::51                    0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::52                    0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::53                    0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::54                    0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::55                    0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::56                    0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::57                    0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::58                    0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::59                    0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::60                    0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::61                    0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::62                    0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::63                    0                       # What write queue length does an incoming req see
system.mem_ctrls00.writeBursts                 201892                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls00.writePktSize::0                  0                       # Write request sizes (log2)
system.mem_ctrls00.writePktSize::1                  0                       # Write request sizes (log2)
system.mem_ctrls00.writePktSize::2                  0                       # Write request sizes (log2)
system.mem_ctrls00.writePktSize::3                  0                       # Write request sizes (log2)
system.mem_ctrls00.writePktSize::4                  0                       # Write request sizes (log2)
system.mem_ctrls00.writePktSize::5                  0                       # Write request sizes (log2)
system.mem_ctrls00.writePktSize::6             201892                       # Write request sizes (log2)
system.mem_ctrls00.writeReqs                   201892                       # Number of write requests accepted
system.mem_ctrls00.writeRowHitRate              54.23                       # Row buffer hit rate for writes
system.mem_ctrls00.writeRowHits                109486                       # Number of row buffer hits during writes
system.mem_ctrls00_0.actBackEnergy        31815506460                       # Energy for active background per rank (pJ)
system.mem_ctrls00_0.actEnergy             1321007100                       # Energy for activate commands per rank (pJ)
system.mem_ctrls00_0.actPowerDownEnergy  230072893350                       # Energy for active power-down per rank (pJ)
system.mem_ctrls00_0.averagePower          427.597002                       # Core power per rank (mW)
system.mem_ctrls00_0.memoryStateTime::IDLE  11970156104                       # Time in different power states
system.mem_ctrls00_0.memoryStateTime::REF  32456320000                       # Time in different power states
system.mem_ctrls00_0.memoryStateTime::SREF 545755825719                       # Time in different power states
system.mem_ctrls00_0.memoryStateTime::PRE_PDN 393789790950                       # Time in different power states
system.mem_ctrls00_0.memoryStateTime::ACT  40679545035                       # Time in different power states
system.mem_ctrls00_0.memoryStateTime::ACT_PDN 504544595911                       # Time in different power states
system.mem_ctrls00_0.preBackEnergy         5859640320                       # Energy for precharge background per rank (pJ)
system.mem_ctrls00_0.preEnergy              702131925                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls00_0.prePowerDownEnergy  151218329280                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls00_0.readEnergy            1624592760                       # Energy for read commands per rank (pJ)
system.mem_ctrls00_0.refreshEnergy       76726740480.000015                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls00_0.selfRefreshEnergy   153944192760                       # Energy for self refresh per rank (pJ)
system.mem_ctrls00_0.totalEnergy         653842842045                       # Total energy per rank (pJ)
system.mem_ctrls00_0.totalIdleTime       1443973474089                       # Total Idle time Per DRAM Rank
system.mem_ctrls00_0.writeEnergy            524563020                       # Energy for write commands per rank (pJ)
system.mem_ctrls00_1.actBackEnergy        31843832040                       # Energy for active background per rank (pJ)
system.mem_ctrls00_1.actEnergy             1321342680                       # Energy for activate commands per rank (pJ)
system.mem_ctrls00_1.actPowerDownEnergy  229610406180                       # Energy for active power-down per rank (pJ)
system.mem_ctrls00_1.averagePower          427.178848                       # Core power per rank (mW)
system.mem_ctrls00_1.memoryStateTime::IDLE  11939502615                       # Time in different power states
system.mem_ctrls00_1.memoryStateTime::REF  32382480000                       # Time in different power states
system.mem_ctrls00_1.memoryStateTime::SREF 547917191396                       # Time in different power states
system.mem_ctrls00_1.memoryStateTime::PRE_PDN 392565263713                       # Time in different power states
system.mem_ctrls00_1.memoryStateTime::ACT  40783384830                       # Time in different power states
system.mem_ctrls00_1.memoryStateTime::ACT_PDN 503531433842                       # Time in different power states
system.mem_ctrls00_1.preBackEnergy         5837183520                       # Energy for precharge background per rank (pJ)
system.mem_ctrls00_1.preEnergy              702310290                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls00_1.prePowerDownEnergy  150748017600                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls00_1.readEnergy            1618937880                       # Energy for read commands per rank (pJ)
system.mem_ctrls00_1.refreshEnergy       76552182720.000015                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls00_1.selfRefreshEnergy   154408080540                       # Energy for self refresh per rank (pJ)
system.mem_ctrls00_1.totalEnergy         653203437810                       # Total energy per rank (pJ)
system.mem_ctrls00_1.totalIdleTime       1443901045316                       # Total Idle time Per DRAM Rank
system.mem_ctrls00_1.writeEnergy            529308000                       # Energy for write commands per rank (pJ)
system.mem_ctrls01.avgBusLat                  5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls01.avgGap                  2330234.82                       # Average gap between requests
system.mem_ctrls01.avgMemAccLat             128420.91                       # Average memory access latency per DRAM burst
system.mem_ctrls01.avgPriority_.ruby.dir_cntrl1::samples    656096.00                       # Average QoS priority value for accepted requests
system.mem_ctrls01.avgQLat                  109670.91                       # Average queueing delay per DRAM burst
system.mem_ctrls01.avgRdBW                      19.01                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls01.avgRdBWSys                   19.02                       # Average system read bandwidth in MiByte/s
system.mem_ctrls01.avgRdQLen                     1.01                       # Average read queue length when enqueuing
system.mem_ctrls01.avgWrBW                       8.45                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls01.avgWrBWSys                    8.45                       # Average system write bandwidth in MiByte/s
system.mem_ctrls01.avgWrQLen                    24.63                       # Average write queue length when enqueuing
system.mem_ctrls01.busUtil                       0.21                       # Data bus utilization in percentage
system.mem_ctrls01.busUtilRead                   0.15                       # Data bus utilization in percentage for reads
system.mem_ctrls01.busUtilWrite                  0.07                       # Data bus utilization in percentage for writes
system.mem_ctrls01.bw_read::.ruby.dir_cntrl1     19018059                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls01.bw_read::total            19018059                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls01.bw_total::.ruby.dir_cntrl1     27464991                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls01.bw_total::total           27464991                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls01.bw_write::.ruby.dir_cntrl1      8446932                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls01.bw_write::total            8446932                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls01.bytesPerActivate::samples       370233                       # Bytes accessed per row activation
system.mem_ctrls01.bytesPerActivate::mean   113.416146                       # Bytes accessed per row activation
system.mem_ctrls01.bytesPerActivate::gmean    87.001178                       # Bytes accessed per row activation
system.mem_ctrls01.bytesPerActivate::stdev   124.551542                       # Bytes accessed per row activation
system.mem_ctrls01.bytesPerActivate::0-127       280593     75.79%     75.79% # Bytes accessed per row activation
system.mem_ctrls01.bytesPerActivate::128-255        52037     14.06%     89.84% # Bytes accessed per row activation
system.mem_ctrls01.bytesPerActivate::256-383        16377      4.42%     94.27% # Bytes accessed per row activation
system.mem_ctrls01.bytesPerActivate::384-511        12274      3.32%     97.58% # Bytes accessed per row activation
system.mem_ctrls01.bytesPerActivate::512-639         3063      0.83%     98.41% # Bytes accessed per row activation
system.mem_ctrls01.bytesPerActivate::640-767         2191      0.59%     99.00% # Bytes accessed per row activation
system.mem_ctrls01.bytesPerActivate::768-895         1767      0.48%     99.48% # Bytes accessed per row activation
system.mem_ctrls01.bytesPerActivate::896-1023         1430      0.39%     99.86% # Bytes accessed per row activation
system.mem_ctrls01.bytesPerActivate::1024-1151          501      0.14%    100.00% # Bytes accessed per row activation
system.mem_ctrls01.bytesPerActivate::total       370233                       # Bytes accessed per row activation
system.mem_ctrls01.bytesReadDRAM             29073856                       # Total number of bytes read from DRAM
system.mem_ctrls01.bytesReadSys              29080704                       # Total read bytes from the system interface side
system.mem_ctrls01.bytesReadWrQ                  6848                       # Total number of bytes read from write queue
system.mem_ctrls01.bytesWritten              12916480                       # Total number of bytes written to DRAM
system.mem_ctrls01.bytesWrittenSys           12916288                       # Total written bytes from the system interface side
system.mem_ctrls01.bytes_read::.ruby.dir_cntrl1     29080704                       # Number of bytes read from this memory
system.mem_ctrls01.bytes_read::total         29080704                       # Number of bytes read from this memory
system.mem_ctrls01.bytes_written::.ruby.dir_cntrl1     12916288                       # Number of bytes written to this memory
system.mem_ctrls01.bytes_written::total      12916288                       # Number of bytes written to this memory
system.mem_ctrls01.masterReadAccesses::.ruby.dir_cntrl1       454386                       # Per-master read serviced memory accesses
system.mem_ctrls01.masterReadAvgLat::.ruby.dir_cntrl1    128390.66                       # Per-master read average memory access latency
system.mem_ctrls01.masterReadBytes::.ruby.dir_cntrl1     29073856                       # Per-master bytes read from memory
system.mem_ctrls01.masterReadRate::.ruby.dir_cntrl1 19013580.750702556223                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls01.masterReadTotalLat::.ruby.dir_cntrl1  58338920591                       # Per-master read total memory access latency
system.mem_ctrls01.masterWriteAccesses::.ruby.dir_cntrl1       201817                       # Per-master write serviced memory accesses
system.mem_ctrls01.masterWriteAvgLat::.ruby.dir_cntrl1 177933668.38                       # Per-master write average memory access latency
system.mem_ctrls01.masterWriteBytes::.ruby.dir_cntrl1     12916480                       # Per-master bytes write to memory
system.mem_ctrls01.masterWriteRate::.ruby.dir_cntrl1 8447057.572784103453                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls01.masterWriteTotalLat::.ruby.dir_cntrl1 35910039151366                       # Per-master write total memory access latency
system.mem_ctrls01.mergedWrBursts                   0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls01.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls01.numRdRetry                       0                       # Number of times read queue was full causing retry
system.mem_ctrls01.numReadWriteTurnArounds        11375                       # Number of turnarounds from READ to WRITE
system.mem_ctrls01.numStayReadState           1344813                       # Number of times bus staying in READ state
system.mem_ctrls01.numStayWriteState           198703                       # Number of times bus staying in WRITE state
system.mem_ctrls01.numWrRetry                       0                       # Number of times write queue was full causing retry
system.mem_ctrls01.numWriteReadTurnArounds        11375                       # Number of turnarounds from WRITE to READ
system.mem_ctrls01.num_reads::.ruby.dir_cntrl1       454386                       # Number of read requests responded to by this memory
system.mem_ctrls01.num_reads::total            454386                       # Number of read requests responded to by this memory
system.mem_ctrls01.num_writes::.ruby.dir_cntrl1       201817                       # Number of write requests responded to by this memory
system.mem_ctrls01.num_writes::total           201817                       # Number of write requests responded to by this memory
system.mem_ctrls01.pageHitRate                  43.57                       # Row buffer hit rate, read and write combined
system.mem_ctrls01.peakBW                    12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls01.perBankRdBursts::0           28686                       # Per bank write bursts
system.mem_ctrls01.perBankRdBursts::1           28545                       # Per bank write bursts
system.mem_ctrls01.perBankRdBursts::2           28570                       # Per bank write bursts
system.mem_ctrls01.perBankRdBursts::3           28623                       # Per bank write bursts
system.mem_ctrls01.perBankRdBursts::4           28417                       # Per bank write bursts
system.mem_ctrls01.perBankRdBursts::5           28324                       # Per bank write bursts
system.mem_ctrls01.perBankRdBursts::6           28199                       # Per bank write bursts
system.mem_ctrls01.perBankRdBursts::7           28116                       # Per bank write bursts
system.mem_ctrls01.perBankRdBursts::8           28251                       # Per bank write bursts
system.mem_ctrls01.perBankRdBursts::9           28518                       # Per bank write bursts
system.mem_ctrls01.perBankRdBursts::10          28174                       # Per bank write bursts
system.mem_ctrls01.perBankRdBursts::11          28369                       # Per bank write bursts
system.mem_ctrls01.perBankRdBursts::12          28223                       # Per bank write bursts
system.mem_ctrls01.perBankRdBursts::13          28596                       # Per bank write bursts
system.mem_ctrls01.perBankRdBursts::14          28300                       # Per bank write bursts
system.mem_ctrls01.perBankRdBursts::15          28368                       # Per bank write bursts
system.mem_ctrls01.perBankWrBursts::0           12603                       # Per bank write bursts
system.mem_ctrls01.perBankWrBursts::1           12602                       # Per bank write bursts
system.mem_ctrls01.perBankWrBursts::2           12561                       # Per bank write bursts
system.mem_ctrls01.perBankWrBursts::3           12658                       # Per bank write bursts
system.mem_ctrls01.perBankWrBursts::4           12528                       # Per bank write bursts
system.mem_ctrls01.perBankWrBursts::5           12518                       # Per bank write bursts
system.mem_ctrls01.perBankWrBursts::6           12482                       # Per bank write bursts
system.mem_ctrls01.perBankWrBursts::7           12480                       # Per bank write bursts
system.mem_ctrls01.perBankWrBursts::8           12520                       # Per bank write bursts
system.mem_ctrls01.perBankWrBursts::9           12633                       # Per bank write bursts
system.mem_ctrls01.perBankWrBursts::10          12721                       # Per bank write bursts
system.mem_ctrls01.perBankWrBursts::11          12774                       # Per bank write bursts
system.mem_ctrls01.perBankWrBursts::12          12749                       # Per bank write bursts
system.mem_ctrls01.perBankWrBursts::13          12793                       # Per bank write bursts
system.mem_ctrls01.perBankWrBursts::14          12621                       # Per bank write bursts
system.mem_ctrls01.perBankWrBursts::15          12577                       # Per bank write bursts
system.mem_ctrls01.priorityMaxLatency    0.105657539236                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls01.priorityMinLatency    0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls01.pwrStateResidencyTicks::UNDEFINED 2842138133883                       # Cumulative time (in ticks) in various power states
system.mem_ctrls01.rdPerTurnAround::samples        11375                       # Reads before turning the bus around for writes
system.mem_ctrls01.rdPerTurnAround::mean    39.937495                       # Reads before turning the bus around for writes
system.mem_ctrls01.rdPerTurnAround::gmean    29.763488                       # Reads before turning the bus around for writes
system.mem_ctrls01.rdPerTurnAround::stdev   533.154004                       # Reads before turning the bus around for writes
system.mem_ctrls01.rdPerTurnAround::0-2047        11373     99.98%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls01.rdPerTurnAround::4096-6143            1      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls01.rdPerTurnAround::55296-57343            1      0.01%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls01.rdPerTurnAround::total        11375                       # Reads before turning the bus around for writes
system.mem_ctrls01.rdQLenPdf::0                419411                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::1                 31446                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::2                  2038                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::3                   780                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::4                   479                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::5                   107                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::6                    14                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::7                     4                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::8                     0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::9                     0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::10                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::11                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::12                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::13                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::14                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::15                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::16                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::17                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::18                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::19                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::20                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::21                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::22                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::23                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::24                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::25                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::26                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::27                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::28                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::29                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::30                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::31                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.readBursts                  454386                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls01.readPktSize::0                   0                       # Read request sizes (log2)
system.mem_ctrls01.readPktSize::1                   0                       # Read request sizes (log2)
system.mem_ctrls01.readPktSize::2                   0                       # Read request sizes (log2)
system.mem_ctrls01.readPktSize::3                   0                       # Read request sizes (log2)
system.mem_ctrls01.readPktSize::4                   0                       # Read request sizes (log2)
system.mem_ctrls01.readPktSize::5                   0                       # Read request sizes (log2)
system.mem_ctrls01.readPktSize::6              454386                       # Read request sizes (log2)
system.mem_ctrls01.readReqs                    454386                       # Number of read requests accepted
system.mem_ctrls01.readRowHitRate               38.89                       # Row buffer hit rate for reads
system.mem_ctrls01.readRowHits                 176664                       # Number of row buffer hits during reads
system.mem_ctrls01.servicedByWrQ                  107                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls01.totBusLat               2271395000                       # Total ticks spent in databus transfers
system.mem_ctrls01.totGap                1529107080282                       # Total gap between requests
system.mem_ctrls01.totMemAccLat           58338920591                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls01.totQLat                49821189341                       # Total ticks spent queuing
system.mem_ctrls01.wrPerTurnAround::samples        11375                       # Writes before turning the bus around for reads
system.mem_ctrls01.wrPerTurnAround::mean    17.742418                       # Writes before turning the bus around for reads
system.mem_ctrls01.wrPerTurnAround::gmean    17.722961                       # Writes before turning the bus around for reads
system.mem_ctrls01.wrPerTurnAround::stdev     0.818251                       # Writes before turning the bus around for reads
system.mem_ctrls01.wrPerTurnAround::16           1762     15.49%     15.49% # Writes before turning the bus around for reads
system.mem_ctrls01.wrPerTurnAround::17            139      1.22%     16.71% # Writes before turning the bus around for reads
system.mem_ctrls01.wrPerTurnAround::18           8877     78.04%     94.75% # Writes before turning the bus around for reads
system.mem_ctrls01.wrPerTurnAround::19            513      4.51%     99.26% # Writes before turning the bus around for reads
system.mem_ctrls01.wrPerTurnAround::20             53      0.47%     99.73% # Writes before turning the bus around for reads
system.mem_ctrls01.wrPerTurnAround::21             21      0.18%     99.91% # Writes before turning the bus around for reads
system.mem_ctrls01.wrPerTurnAround::22              3      0.03%     99.94% # Writes before turning the bus around for reads
system.mem_ctrls01.wrPerTurnAround::23              4      0.04%     99.97% # Writes before turning the bus around for reads
system.mem_ctrls01.wrPerTurnAround::24              2      0.02%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls01.wrPerTurnAround::25              1      0.01%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls01.wrPerTurnAround::total        11375                       # Writes before turning the bus around for reads
system.mem_ctrls01.wrQLenPdf::0                     0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::1                     0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::2                     0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::3                     0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::4                     0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::5                     0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::6                     0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::7                     0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::8                     0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::9                     0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::10                    0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::11                    0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::12                    0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::13                    0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::14                    0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::15                 9439                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::16                 9645                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::17                11221                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::18                11357                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::19                11414                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::20                11428                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::21                11447                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::22                11451                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::23                11472                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::24                11463                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::25                11469                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::26                11464                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::27                11432                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::28                11422                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::29                11425                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::30                11420                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::31                11402                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::32                11386                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::33                   39                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::34                   12                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::35                    6                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::36                    1                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::37                    1                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::38                    1                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::39                    0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::40                    0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::41                    0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::42                    0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::43                    0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::44                    0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::45                    0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::46                    0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::47                    0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::48                    0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::49                    0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::50                    0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::51                    0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::52                    0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::53                    0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::54                    0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::55                    0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::56                    0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::57                    0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::58                    0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::59                    0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::60                    0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::61                    0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::62                    0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::63                    0                       # What write queue length does an incoming req see
system.mem_ctrls01.writeBursts                 201817                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls01.writePktSize::0                  0                       # Write request sizes (log2)
system.mem_ctrls01.writePktSize::1                  0                       # Write request sizes (log2)
system.mem_ctrls01.writePktSize::2                  0                       # Write request sizes (log2)
system.mem_ctrls01.writePktSize::3                  0                       # Write request sizes (log2)
system.mem_ctrls01.writePktSize::4                  0                       # Write request sizes (log2)
system.mem_ctrls01.writePktSize::5                  0                       # Write request sizes (log2)
system.mem_ctrls01.writePktSize::6             201817                       # Write request sizes (log2)
system.mem_ctrls01.writeReqs                   201817                       # Number of write requests accepted
system.mem_ctrls01.writeRowHitRate              54.11                       # Row buffer hit rate for writes
system.mem_ctrls01.writeRowHits                109203                       # Number of row buffer hits during writes
system.mem_ctrls01_0.actBackEnergy        32023905300                       # Energy for active background per rank (pJ)
system.mem_ctrls01_0.actEnergy             1320314520                       # Energy for activate commands per rank (pJ)
system.mem_ctrls01_0.actPowerDownEnergy  229442297790                       # Energy for active power-down per rank (pJ)
system.mem_ctrls01_0.averagePower          427.123090                       # Core power per rank (mW)
system.mem_ctrls01_0.memoryStateTime::IDLE  11889714287                       # Time in different power states
system.mem_ctrls01_0.memoryStateTime::REF  32384820000                       # Time in different power states
system.mem_ctrls01_0.memoryStateTime::SREF 548089105816                       # Time in different power states
system.mem_ctrls01_0.memoryStateTime::PRE_PDN 392563392693                       # Time in different power states
system.mem_ctrls01_0.memoryStateTime::ACT  41204458824                       # Time in different power states
system.mem_ctrls01_0.memoryStateTime::ACT_PDN 503162963446                       # Time in different power states
system.mem_ctrls01_0.preBackEnergy         5829810240                       # Energy for precharge background per rank (pJ)
system.mem_ctrls01_0.preEnergy              701763810                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls01_0.prePowerDownEnergy  150747105120                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls01_0.readEnergy            1624207200                       # Energy for read commands per rank (pJ)
system.mem_ctrls01_0.refreshEnergy       76557714480.000015                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls01_0.selfRefreshEnergy   154315371960                       # Energy for self refresh per rank (pJ)
system.mem_ctrls01_0.totalEnergy         653118177120                       # Total energy per rank (pJ)
system.mem_ctrls01_0.totalIdleTime       1443715593621                       # Total Idle time Per DRAM Rank
system.mem_ctrls01_0.writeEnergy            524255040                       # Energy for write commands per rank (pJ)
system.mem_ctrls01_1.actBackEnergy        31677557910                       # Energy for active background per rank (pJ)
system.mem_ctrls01_1.actEnergy             1323156240                       # Energy for activate commands per rank (pJ)
system.mem_ctrls01_1.actPowerDownEnergy  229827229620                       # Energy for active power-down per rank (pJ)
system.mem_ctrls01_1.averagePower          427.134394                       # Core power per rank (mW)
system.mem_ctrls01_1.memoryStateTime::IDLE  11951280407                       # Time in different power states
system.mem_ctrls01_1.memoryStateTime::REF  32369480000                       # Time in different power states
system.mem_ctrls01_1.memoryStateTime::SREF 548293802953                       # Time in different power states
system.mem_ctrls01_1.memoryStateTime::PRE_PDN 392060421792                       # Time in different power states
system.mem_ctrls01_1.memoryStateTime::ACT  40432923606                       # Time in different power states
system.mem_ctrls01_1.memoryStateTime::ACT_PDN 504002212608                       # Time in different power states
system.mem_ctrls01_1.preBackEnergy         5845234560                       # Energy for precharge background per rank (pJ)
system.mem_ctrls01_1.preEnergy              703270425                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls01_1.prePowerDownEnergy  150550921440                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls01_1.readEnergy            1619359140                       # Energy for read commands per rank (pJ)
system.mem_ctrls01_1.refreshEnergy       76521450720.000015                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls01_1.selfRefreshEnergy   154509062220                       # Energy for self refresh per rank (pJ)
system.mem_ctrls01_1.totalEnergy         653135463345                       # Total energy per rank (pJ)
system.mem_ctrls01_1.totalIdleTime       1444353927519                       # Total Idle time Per DRAM Rank
system.mem_ctrls01_1.writeEnergy            529245360                       # Energy for write commands per rank (pJ)
system.mem_ctrls02.avgBusLat                  5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls02.avgGap                  2330041.79                       # Average gap between requests
system.mem_ctrls02.avgMemAccLat             128058.29                       # Average memory access latency per DRAM burst
system.mem_ctrls02.avgPriority_.ruby.dir_cntrl2::samples    656136.00                       # Average QoS priority value for accepted requests
system.mem_ctrls02.avgQLat                  109308.29                       # Average queueing delay per DRAM burst
system.mem_ctrls02.avgRdBW                      19.01                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls02.avgRdBWSys                   19.02                       # Average system read bandwidth in MiByte/s
system.mem_ctrls02.avgRdQLen                     1.01                       # Average read queue length when enqueuing
system.mem_ctrls02.avgWrBW                       8.45                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls02.avgWrBWSys                    8.45                       # Average system write bandwidth in MiByte/s
system.mem_ctrls02.avgWrQLen                    24.69                       # Average write queue length when enqueuing
system.mem_ctrls02.busUtil                       0.21                       # Data bus utilization in percentage
system.mem_ctrls02.busUtilRead                   0.15                       # Data bus utilization in percentage for reads
system.mem_ctrls02.busUtilWrite                  0.07                       # Data bus utilization in percentage for writes
system.mem_ctrls02.bw_read::.ruby.dir_cntrl2     19018310                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls02.bw_read::total            19018310                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls02.bw_total::.ruby.dir_cntrl2     27467335                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls02.bw_total::total           27467335                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls02.bw_write::.ruby.dir_cntrl2      8449025                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls02.bw_write::total            8449025                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls02.bytesPerActivate::samples       369939                       # Bytes accessed per row activation
system.mem_ctrls02.bytesPerActivate::mean   113.512682                       # Bytes accessed per row activation
system.mem_ctrls02.bytesPerActivate::gmean    87.016176                       # Bytes accessed per row activation
system.mem_ctrls02.bytesPerActivate::stdev   124.887082                       # Bytes accessed per row activation
system.mem_ctrls02.bytesPerActivate::0-127       280361     75.79%     75.79% # Bytes accessed per row activation
system.mem_ctrls02.bytesPerActivate::128-255        51968     14.05%     89.83% # Bytes accessed per row activation
system.mem_ctrls02.bytesPerActivate::256-383        16269      4.40%     94.23% # Bytes accessed per row activation
system.mem_ctrls02.bytesPerActivate::384-511        12369      3.34%     97.57% # Bytes accessed per row activation
system.mem_ctrls02.bytesPerActivate::512-639         3044      0.82%     98.40% # Bytes accessed per row activation
system.mem_ctrls02.bytesPerActivate::640-767         2196      0.59%     98.99% # Bytes accessed per row activation
system.mem_ctrls02.bytesPerActivate::768-895         1796      0.49%     99.48% # Bytes accessed per row activation
system.mem_ctrls02.bytesPerActivate::896-1023         1421      0.38%     99.86% # Bytes accessed per row activation
system.mem_ctrls02.bytesPerActivate::1024-1151          515      0.14%    100.00% # Bytes accessed per row activation
system.mem_ctrls02.bytesPerActivate::total       369939                       # Bytes accessed per row activation
system.mem_ctrls02.bytesReadDRAM             29073216                       # Total number of bytes read from DRAM
system.mem_ctrls02.bytesReadSys              29081088                       # Total read bytes from the system interface side
system.mem_ctrls02.bytesReadWrQ                  7872                       # Total number of bytes read from write queue
system.mem_ctrls02.bytesWritten              12919552                       # Total number of bytes written to DRAM
system.mem_ctrls02.bytesWrittenSys           12919488                       # Total written bytes from the system interface side
system.mem_ctrls02.bytes_read::.ruby.dir_cntrl2     29081088                       # Number of bytes read from this memory
system.mem_ctrls02.bytes_read::total         29081088                       # Number of bytes read from this memory
system.mem_ctrls02.bytes_written::.ruby.dir_cntrl2     12919488                       # Number of bytes written to this memory
system.mem_ctrls02.bytes_written::total      12919488                       # Number of bytes written to this memory
system.mem_ctrls02.masterReadAccesses::.ruby.dir_cntrl2       454392                       # Per-master read serviced memory accesses
system.mem_ctrls02.masterReadAvgLat::.ruby.dir_cntrl2    128023.63                       # Per-master read average memory access latency
system.mem_ctrls02.masterReadBytes::.ruby.dir_cntrl2     29073216                       # Per-master bytes read from memory
system.mem_ctrls02.masterReadRate::.ruby.dir_cntrl2 19013162.206575471908                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls02.masterReadTotalLat::.ruby.dir_cntrl2  58172912505                       # Per-master read total memory access latency
system.mem_ctrls02.masterWriteAccesses::.ruby.dir_cntrl2       201867                       # Per-master write serviced memory accesses
system.mem_ctrls02.masterWriteAvgLat::.ruby.dir_cntrl2 180120107.08                       # Per-master write average memory access latency
system.mem_ctrls02.masterWriteBytes::.ruby.dir_cntrl2     12919552                       # Per-master bytes write to memory
system.mem_ctrls02.masterWriteRate::.ruby.dir_cntrl2 8449066.584594100714                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls02.masterWriteTotalLat::.ruby.dir_cntrl2 36360305655171                       # Per-master write total memory access latency
system.mem_ctrls02.mergedWrBursts                   0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls02.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls02.numRdRetry                       0                       # Number of times read queue was full causing retry
system.mem_ctrls02.numReadWriteTurnArounds        11367                       # Number of turnarounds from READ to WRITE
system.mem_ctrls02.numStayReadState           1346032                       # Number of times bus staying in READ state
system.mem_ctrls02.numStayWriteState           198511                       # Number of times bus staying in WRITE state
system.mem_ctrls02.numWrRetry                       0                       # Number of times write queue was full causing retry
system.mem_ctrls02.numWriteReadTurnArounds        11367                       # Number of turnarounds from WRITE to READ
system.mem_ctrls02.num_reads::.ruby.dir_cntrl2       454392                       # Number of read requests responded to by this memory
system.mem_ctrls02.num_reads::total            454392                       # Number of read requests responded to by this memory
system.mem_ctrls02.num_writes::.ruby.dir_cntrl2       201867                       # Number of write requests responded to by this memory
system.mem_ctrls02.num_writes::total           201867                       # Number of write requests responded to by this memory
system.mem_ctrls02.pageHitRate                  43.62                       # Row buffer hit rate, read and write combined
system.mem_ctrls02.peakBW                    12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls02.perBankRdBursts::0           28660                       # Per bank write bursts
system.mem_ctrls02.perBankRdBursts::1           28538                       # Per bank write bursts
system.mem_ctrls02.perBankRdBursts::2           28605                       # Per bank write bursts
system.mem_ctrls02.perBankRdBursts::3           28595                       # Per bank write bursts
system.mem_ctrls02.perBankRdBursts::4           28393                       # Per bank write bursts
system.mem_ctrls02.perBankRdBursts::5           28266                       # Per bank write bursts
system.mem_ctrls02.perBankRdBursts::6           28272                       # Per bank write bursts
system.mem_ctrls02.perBankRdBursts::7           28146                       # Per bank write bursts
system.mem_ctrls02.perBankRdBursts::8           28208                       # Per bank write bursts
system.mem_ctrls02.perBankRdBursts::9           28514                       # Per bank write bursts
system.mem_ctrls02.perBankRdBursts::10          28174                       # Per bank write bursts
system.mem_ctrls02.perBankRdBursts::11          28389                       # Per bank write bursts
system.mem_ctrls02.perBankRdBursts::12          28231                       # Per bank write bursts
system.mem_ctrls02.perBankRdBursts::13          28663                       # Per bank write bursts
system.mem_ctrls02.perBankRdBursts::14          28307                       # Per bank write bursts
system.mem_ctrls02.perBankRdBursts::15          28308                       # Per bank write bursts
system.mem_ctrls02.perBankWrBursts::0           12580                       # Per bank write bursts
system.mem_ctrls02.perBankWrBursts::1           12632                       # Per bank write bursts
system.mem_ctrls02.perBankWrBursts::2           12584                       # Per bank write bursts
system.mem_ctrls02.perBankWrBursts::3           12649                       # Per bank write bursts
system.mem_ctrls02.perBankWrBursts::4           12512                       # Per bank write bursts
system.mem_ctrls02.perBankWrBursts::5           12505                       # Per bank write bursts
system.mem_ctrls02.perBankWrBursts::6           12494                       # Per bank write bursts
system.mem_ctrls02.perBankWrBursts::7           12508                       # Per bank write bursts
system.mem_ctrls02.perBankWrBursts::8           12483                       # Per bank write bursts
system.mem_ctrls02.perBankWrBursts::9           12632                       # Per bank write bursts
system.mem_ctrls02.perBankWrBursts::10          12727                       # Per bank write bursts
system.mem_ctrls02.perBankWrBursts::11          12784                       # Per bank write bursts
system.mem_ctrls02.perBankWrBursts::12          12754                       # Per bank write bursts
system.mem_ctrls02.perBankWrBursts::13          12813                       # Per bank write bursts
system.mem_ctrls02.perBankWrBursts::14          12628                       # Per bank write bursts
system.mem_ctrls02.perBankWrBursts::15          12583                       # Per bank write bursts
system.mem_ctrls02.priorityMaxLatency    0.095567998876                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls02.priorityMinLatency    0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls02.pwrStateResidencyTicks::UNDEFINED 2842138133883                       # Cumulative time (in ticks) in various power states
system.mem_ctrls02.rdPerTurnAround::samples        11367                       # Reads before turning the bus around for writes
system.mem_ctrls02.rdPerTurnAround::mean    39.964107                       # Reads before turning the bus around for writes
system.mem_ctrls02.rdPerTurnAround::gmean    29.809911                       # Reads before turning the bus around for writes
system.mem_ctrls02.rdPerTurnAround::stdev   569.541995                       # Reads before turning the bus around for writes
system.mem_ctrls02.rdPerTurnAround::0-2047        11366     99.99%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls02.rdPerTurnAround::59392-61439            1      0.01%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls02.rdPerTurnAround::total        11367                       # Reads before turning the bus around for writes
system.mem_ctrls02.rdQLenPdf::0                418728                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::1                 33261                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::2                  1908                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::3                   281                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::4                    55                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::5                    30                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::6                     4                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::7                     1                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::8                     1                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::9                     0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::10                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::11                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::12                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::13                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::14                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::15                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::16                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::17                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::18                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::19                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::20                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::21                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::22                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::23                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::24                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::25                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::26                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::27                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::28                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::29                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::30                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::31                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.readBursts                  454392                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls02.readPktSize::0                   0                       # Read request sizes (log2)
system.mem_ctrls02.readPktSize::1                   0                       # Read request sizes (log2)
system.mem_ctrls02.readPktSize::2                   0                       # Read request sizes (log2)
system.mem_ctrls02.readPktSize::3                   0                       # Read request sizes (log2)
system.mem_ctrls02.readPktSize::4                   0                       # Read request sizes (log2)
system.mem_ctrls02.readPktSize::5                   0                       # Read request sizes (log2)
system.mem_ctrls02.readPktSize::6              454392                       # Read request sizes (log2)
system.mem_ctrls02.readReqs                    454392                       # Number of read requests accepted
system.mem_ctrls02.readRowHitRate               38.90                       # Row buffer hit rate for reads
system.mem_ctrls02.readRowHits                 176702                       # Number of row buffer hits during reads
system.mem_ctrls02.servicedByWrQ                  123                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls02.totBusLat               2271345000                       # Total ticks spent in databus transfers
system.mem_ctrls02.totGap                1529110892799                       # Total gap between requests
system.mem_ctrls02.totMemAccLat           58172912505                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls02.totQLat                49655368755                       # Total ticks spent queuing
system.mem_ctrls02.wrPerTurnAround::samples        11367                       # Writes before turning the bus around for reads
system.mem_ctrls02.wrPerTurnAround::mean    17.759127                       # Writes before turning the bus around for reads
system.mem_ctrls02.wrPerTurnAround::gmean    17.741663                       # Writes before turning the bus around for reads
system.mem_ctrls02.wrPerTurnAround::stdev     0.771917                       # Writes before turning the bus around for reads
system.mem_ctrls02.wrPerTurnAround::16           1614     14.20%     14.20% # Writes before turning the bus around for reads
system.mem_ctrls02.wrPerTurnAround::17            147      1.29%     15.49% # Writes before turning the bus around for reads
system.mem_ctrls02.wrPerTurnAround::18           9044     79.56%     95.06% # Writes before turning the bus around for reads
system.mem_ctrls02.wrPerTurnAround::19            501      4.41%     99.46% # Writes before turning the bus around for reads
system.mem_ctrls02.wrPerTurnAround::20             52      0.46%     99.92% # Writes before turning the bus around for reads
system.mem_ctrls02.wrPerTurnAround::21              6      0.05%     99.97% # Writes before turning the bus around for reads
system.mem_ctrls02.wrPerTurnAround::22              1      0.01%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls02.wrPerTurnAround::23              2      0.02%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls02.wrPerTurnAround::total        11367                       # Writes before turning the bus around for reads
system.mem_ctrls02.wrQLenPdf::0                     0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::1                     0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::2                     0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::3                     0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::4                     0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::5                     0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::6                     0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::7                     0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::8                     0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::9                     0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::10                    0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::11                    0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::12                    0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::13                    0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::14                    0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::15                 9582                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::16                 9768                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::17                11191                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::18                11369                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::19                11413                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::20                11413                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::21                11445                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::22                11441                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::23                11457                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::24                11443                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::25                11438                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::26                11424                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::27                11419                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::28                11416                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::29                11420                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::30                11402                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::31                11399                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::32                11375                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::33                   35                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::34                    8                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::35                    6                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::36                    3                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::37                    0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::38                    0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::39                    0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::40                    0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::41                    0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::42                    0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::43                    0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::44                    0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::45                    0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::46                    0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::47                    0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::48                    0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::49                    0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::50                    0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::51                    0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::52                    0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::53                    0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::54                    0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::55                    0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::56                    0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::57                    0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::58                    0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::59                    0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::60                    0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::61                    0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::62                    0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::63                    0                       # What write queue length does an incoming req see
system.mem_ctrls02.writeBursts                 201867                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls02.writePktSize::0                  0                       # Write request sizes (log2)
system.mem_ctrls02.writePktSize::1                  0                       # Write request sizes (log2)
system.mem_ctrls02.writePktSize::2                  0                       # Write request sizes (log2)
system.mem_ctrls02.writePktSize::3                  0                       # Write request sizes (log2)
system.mem_ctrls02.writePktSize::4                  0                       # Write request sizes (log2)
system.mem_ctrls02.writePktSize::5                  0                       # Write request sizes (log2)
system.mem_ctrls02.writePktSize::6             201867                       # Write request sizes (log2)
system.mem_ctrls02.writeReqs                   201867                       # Number of write requests accepted
system.mem_ctrls02.writeRowHitRate              54.24                       # Row buffer hit rate for writes
system.mem_ctrls02.writeRowHits                109496                       # Number of row buffer hits during writes
system.mem_ctrls02_0.actBackEnergy        31822451910                       # Energy for active background per rank (pJ)
system.mem_ctrls02_0.actEnergy             1320592980                       # Energy for activate commands per rank (pJ)
system.mem_ctrls02_0.actPowerDownEnergy  229417775250                       # Energy for active power-down per rank (pJ)
system.mem_ctrls02_0.averagePower          426.992478                       # Core power per rank (mW)
system.mem_ctrls02_0.memoryStateTime::IDLE  11912185172                       # Time in different power states
system.mem_ctrls02_0.memoryStateTime::REF  32355440000                       # Time in different power states
system.mem_ctrls02_0.memoryStateTime::SREF 548743007711                       # Time in different power states
system.mem_ctrls02_0.memoryStateTime::PRE_PDN 392205814907                       # Time in different power states
system.mem_ctrls02_0.memoryStateTime::ACT  40787014217                       # Time in different power states
system.mem_ctrls02_0.memoryStateTime::ACT_PDN 503108697204                       # Time in different power states
system.mem_ctrls02_0.preBackEnergy         5836427520                       # Energy for precharge background per rank (pJ)
system.mem_ctrls02_0.preEnergy              701911815                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls02_0.prePowerDownEnergy  150607104480                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls02_0.readEnergy            1624178640                       # Energy for read commands per rank (pJ)
system.mem_ctrls02_0.refreshEnergy       76488260160.000015                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls02_0.selfRefreshEnergy   154544465700                       # Energy for self refresh per rank (pJ)
system.mem_ctrls02_0.totalEnergy         652918458165                       # Total energy per rank (pJ)
system.mem_ctrls02_0.totalIdleTime       1443958855949                       # Total Idle time Per DRAM Rank
system.mem_ctrls02_0.writeEnergy            524422080                       # Energy for write commands per rank (pJ)
system.mem_ctrls02_1.actBackEnergy        31657084650                       # Energy for active background per rank (pJ)
system.mem_ctrls02_1.actEnergy             1320778620                       # Energy for activate commands per rank (pJ)
system.mem_ctrls02_1.actPowerDownEnergy  229831585560                       # Energy for active power-down per rank (pJ)
system.mem_ctrls02_1.averagePower          427.381814                       # Core power per rank (mW)
system.mem_ctrls02_1.memoryStateTime::IDLE  11975635170                       # Time in different power states
system.mem_ctrls02_1.memoryStateTime::REF  32425380000                       # Time in different power states
system.mem_ctrls02_1.memoryStateTime::SREF 546625574251                       # Time in different power states
system.mem_ctrls02_1.memoryStateTime::PRE_PDN 393739509248                       # Time in different power states
system.mem_ctrls02_1.memoryStateTime::ACT  40334730363                       # Time in different power states
system.mem_ctrls02_1.memoryStateTime::ACT_PDN 504016079381                       # Time in different power states
system.mem_ctrls02_1.preBackEnergy         5854980480                       # Energy for precharge background per rank (pJ)
system.mem_ctrls02_1.preEnergy              702006690                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls02_1.prePowerDownEnergy  151198958880                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls02_1.readEnergy            1619309160                       # Energy for read commands per rank (pJ)
system.mem_ctrls02_1.refreshEnergy       76653598320.000015                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls02_1.selfRefreshEnergy   154117418460                       # Energy for self refresh per rank (pJ)
system.mem_ctrls02_1.totalEnergy         653513795130                       # Total energy per rank (pJ)
system.mem_ctrls02_1.totalIdleTime       1444379896468                       # Total Idle time Per DRAM Rank
system.mem_ctrls02_1.writeEnergy            529328880                       # Energy for write commands per rank (pJ)
system.mem_ctrls03.avgBusLat                  5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls03.avgGap                  2330930.35                       # Average gap between requests
system.mem_ctrls03.avgMemAccLat             129343.44                       # Average memory access latency per DRAM burst
system.mem_ctrls03.avgPriority_.ruby.dir_cntrl3::samples    655897.00                       # Average QoS priority value for accepted requests
system.mem_ctrls03.avgQLat                  110593.44                       # Average queueing delay per DRAM burst
system.mem_ctrls03.avgRdBW                      19.01                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls03.avgRdBWSys                   19.01                       # Average system read bandwidth in MiByte/s
system.mem_ctrls03.avgRdQLen                     1.01                       # Average read queue length when enqueuing
system.mem_ctrls03.avgWrBW                       8.45                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls03.avgWrBWSys                    8.45                       # Average system write bandwidth in MiByte/s
system.mem_ctrls03.avgWrQLen                    24.39                       # Average write queue length when enqueuing
system.mem_ctrls03.busUtil                       0.21                       # Data bus utilization in percentage
system.mem_ctrls03.busUtilRead                   0.15                       # Data bus utilization in percentage for reads
system.mem_ctrls03.busUtilWrite                  0.07                       # Data bus utilization in percentage for writes
system.mem_ctrls03.bw_read::.ruby.dir_cntrl3     19010777                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls03.bw_read::total            19010777                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls03.bw_total::.ruby.dir_cntrl3     27456830                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls03.bw_total::total           27456830                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls03.bw_write::.ruby.dir_cntrl3      8446053                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls03.bw_write::total            8446053                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls03.bytesPerActivate::samples       369928                       # Bytes accessed per row activation
system.mem_ctrls03.bytesPerActivate::mean   113.475920                       # Bytes accessed per row activation
system.mem_ctrls03.bytesPerActivate::gmean    87.011818                       # Bytes accessed per row activation
system.mem_ctrls03.bytesPerActivate::stdev   124.758376                       # Bytes accessed per row activation
system.mem_ctrls03.bytesPerActivate::0-127       280385     75.79%     75.79% # Bytes accessed per row activation
system.mem_ctrls03.bytesPerActivate::128-255        51903     14.03%     89.83% # Bytes accessed per row activation
system.mem_ctrls03.bytesPerActivate::256-383        16419      4.44%     94.26% # Bytes accessed per row activation
system.mem_ctrls03.bytesPerActivate::384-511        12276      3.32%     97.58% # Bytes accessed per row activation
system.mem_ctrls03.bytesPerActivate::512-639         3035      0.82%     98.40% # Bytes accessed per row activation
system.mem_ctrls03.bytesPerActivate::640-767         2172      0.59%     98.99% # Bytes accessed per row activation
system.mem_ctrls03.bytesPerActivate::768-895         1782      0.48%     99.47% # Bytes accessed per row activation
system.mem_ctrls03.bytesPerActivate::896-1023         1449      0.39%     99.86% # Bytes accessed per row activation
system.mem_ctrls03.bytesPerActivate::1024-1151          507      0.14%    100.00% # Bytes accessed per row activation
system.mem_ctrls03.bytesPerActivate::total       369928                       # Bytes accessed per row activation
system.mem_ctrls03.bytesReadDRAM             29062464                       # Total number of bytes read from DRAM
system.mem_ctrls03.bytesReadSys              29069568                       # Total read bytes from the system interface side
system.mem_ctrls03.bytesReadWrQ                  7104                       # Total number of bytes read from write queue
system.mem_ctrls03.bytesWritten              12914560                       # Total number of bytes written to DRAM
system.mem_ctrls03.bytesWrittenSys           12914944                       # Total written bytes from the system interface side
system.mem_ctrls03.bytes_read::.ruby.dir_cntrl3     29069568                       # Number of bytes read from this memory
system.mem_ctrls03.bytes_read::total         29069568                       # Number of bytes read from this memory
system.mem_ctrls03.bytes_written::.ruby.dir_cntrl3     12914944                       # Number of bytes written to this memory
system.mem_ctrls03.bytes_written::total      12914944                       # Number of bytes written to this memory
system.mem_ctrls03.masterReadAccesses::.ruby.dir_cntrl3       454212                       # Per-master read serviced memory accesses
system.mem_ctrls03.masterReadAvgLat::.ruby.dir_cntrl3    129311.83                       # Per-master read average memory access latency
system.mem_ctrls03.masterReadBytes::.ruby.dir_cntrl3     29062464                       # Per-master bytes read from memory
system.mem_ctrls03.masterReadRate::.ruby.dir_cntrl3 19006130.665240481496                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls03.masterReadTotalLat::.ruby.dir_cntrl3  58734983683                       # Per-master read total memory access latency
system.mem_ctrls03.masterWriteAccesses::.ruby.dir_cntrl3       201796                       # Per-master write serviced memory accesses
system.mem_ctrls03.masterWriteAvgLat::.ruby.dir_cntrl3 177747942.52                       # Per-master write average memory access latency
system.mem_ctrls03.masterWriteBytes::.ruby.dir_cntrl3     12914560                       # Per-master bytes write to memory
system.mem_ctrls03.masterWriteRate::.ruby.dir_cntrl3 8445801.940402854234                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls03.masterWriteTotalLat::.ruby.dir_cntrl3 35868823808092                       # Per-master write total memory access latency
system.mem_ctrls03.mergedWrBursts                   0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls03.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls03.numRdRetry                       0                       # Number of times read queue was full causing retry
system.mem_ctrls03.numReadWriteTurnArounds        11404                       # Number of turnarounds from READ to WRITE
system.mem_ctrls03.numStayReadState           1344348                       # Number of times bus staying in READ state
system.mem_ctrls03.numStayWriteState           198841                       # Number of times bus staying in WRITE state
system.mem_ctrls03.numWrRetry                       0                       # Number of times write queue was full causing retry
system.mem_ctrls03.numWriteReadTurnArounds        11403                       # Number of turnarounds from WRITE to READ
system.mem_ctrls03.num_reads::.ruby.dir_cntrl3       454212                       # Number of read requests responded to by this memory
system.mem_ctrls03.num_reads::total            454212                       # Number of read requests responded to by this memory
system.mem_ctrls03.num_writes::.ruby.dir_cntrl3       201796                       # Number of write requests responded to by this memory
system.mem_ctrls03.num_writes::total           201796                       # Number of write requests responded to by this memory
system.mem_ctrls03.pageHitRate                  43.60                       # Row buffer hit rate, read and write combined
system.mem_ctrls03.peakBW                    12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls03.perBankRdBursts::0           28688                       # Per bank write bursts
system.mem_ctrls03.perBankRdBursts::1           28519                       # Per bank write bursts
system.mem_ctrls03.perBankRdBursts::2           28611                       # Per bank write bursts
system.mem_ctrls03.perBankRdBursts::3           28599                       # Per bank write bursts
system.mem_ctrls03.perBankRdBursts::4           28435                       # Per bank write bursts
system.mem_ctrls03.perBankRdBursts::5           28250                       # Per bank write bursts
system.mem_ctrls03.perBankRdBursts::6           28224                       # Per bank write bursts
system.mem_ctrls03.perBankRdBursts::7           28106                       # Per bank write bursts
system.mem_ctrls03.perBankRdBursts::8           28159                       # Per bank write bursts
system.mem_ctrls03.perBankRdBursts::9           28502                       # Per bank write bursts
system.mem_ctrls03.perBankRdBursts::10          28176                       # Per bank write bursts
system.mem_ctrls03.perBankRdBursts::11          28385                       # Per bank write bursts
system.mem_ctrls03.perBankRdBursts::12          28168                       # Per bank write bursts
system.mem_ctrls03.perBankRdBursts::13          28586                       # Per bank write bursts
system.mem_ctrls03.perBankRdBursts::14          28331                       # Per bank write bursts
system.mem_ctrls03.perBankRdBursts::15          28362                       # Per bank write bursts
system.mem_ctrls03.perBankWrBursts::0           12619                       # Per bank write bursts
system.mem_ctrls03.perBankWrBursts::1           12584                       # Per bank write bursts
system.mem_ctrls03.perBankWrBursts::2           12600                       # Per bank write bursts
system.mem_ctrls03.perBankWrBursts::3           12656                       # Per bank write bursts
system.mem_ctrls03.perBankWrBursts::4           12532                       # Per bank write bursts
system.mem_ctrls03.perBankWrBursts::5           12485                       # Per bank write bursts
system.mem_ctrls03.perBankWrBursts::6           12481                       # Per bank write bursts
system.mem_ctrls03.perBankWrBursts::7           12463                       # Per bank write bursts
system.mem_ctrls03.perBankWrBursts::8           12463                       # Per bank write bursts
system.mem_ctrls03.perBankWrBursts::9           12654                       # Per bank write bursts
system.mem_ctrls03.perBankWrBursts::10          12723                       # Per bank write bursts
system.mem_ctrls03.perBankWrBursts::11          12792                       # Per bank write bursts
system.mem_ctrls03.perBankWrBursts::12          12722                       # Per bank write bursts
system.mem_ctrls03.perBankWrBursts::13          12791                       # Per bank write bursts
system.mem_ctrls03.perBankWrBursts::14          12631                       # Per bank write bursts
system.mem_ctrls03.perBankWrBursts::15          12594                       # Per bank write bursts
system.mem_ctrls03.priorityMaxLatency    0.105550269946                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls03.priorityMinLatency    0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls03.pwrStateResidencyTicks::UNDEFINED 2842138133883                       # Cumulative time (in ticks) in various power states
system.mem_ctrls03.rdPerTurnAround::samples        11403                       # Reads before turning the bus around for writes
system.mem_ctrls03.rdPerTurnAround::mean    39.822064                       # Reads before turning the bus around for writes
system.mem_ctrls03.rdPerTurnAround::gmean    29.653975                       # Reads before turning the bus around for writes
system.mem_ctrls03.rdPerTurnAround::stdev   579.324178                       # Reads before turning the bus around for writes
system.mem_ctrls03.rdPerTurnAround::0-2047        11402     99.99%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls03.rdPerTurnAround::61440-63487            1      0.01%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls03.rdPerTurnAround::total        11403                       # Reads before turning the bus around for writes
system.mem_ctrls03.rdQLenPdf::0                418764                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::1                 31650                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::2                  2337                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::3                   874                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::4                   356                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::5                    88                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::6                    29                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::7                     3                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::8                     0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::9                     0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::10                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::11                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::12                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::13                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::14                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::15                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::16                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::17                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::18                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::19                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::20                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::21                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::22                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::23                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::24                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::25                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::26                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::27                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::28                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::29                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::30                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::31                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.readBursts                  454212                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls03.readPktSize::0                   0                       # Read request sizes (log2)
system.mem_ctrls03.readPktSize::1                   0                       # Read request sizes (log2)
system.mem_ctrls03.readPktSize::2                   0                       # Read request sizes (log2)
system.mem_ctrls03.readPktSize::3                   0                       # Read request sizes (log2)
system.mem_ctrls03.readPktSize::4                   0                       # Read request sizes (log2)
system.mem_ctrls03.readPktSize::5                   0                       # Read request sizes (log2)
system.mem_ctrls03.readPktSize::6              454212                       # Read request sizes (log2)
system.mem_ctrls03.readReqs                    454212                       # Number of read requests accepted
system.mem_ctrls03.readRowHitRate               38.88                       # Row buffer hit rate for reads
system.mem_ctrls03.readRowHits                 176540                       # Number of row buffer hits during reads
system.mem_ctrls03.servicedByWrQ                  111                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls03.totBusLat               2270505000                       # Total ticks spent in databus transfers
system.mem_ctrls03.totGap                1529108960067                       # Total gap between requests
system.mem_ctrls03.totMemAccLat           58734983683                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls03.totQLat                50220589933                       # Total ticks spent queuing
system.mem_ctrls03.wrPerTurnAround::samples        11404                       # Writes before turning the bus around for reads
system.mem_ctrls03.wrPerTurnAround::mean    17.695984                       # Writes before turning the bus around for reads
system.mem_ctrls03.wrPerTurnAround::gmean    17.675280                       # Writes before turning the bus around for reads
system.mem_ctrls03.wrPerTurnAround::stdev     0.843075                       # Writes before turning the bus around for reads
system.mem_ctrls03.wrPerTurnAround::16           1980     17.36%     17.36% # Writes before turning the bus around for reads
system.mem_ctrls03.wrPerTurnAround::17            163      1.43%     18.79% # Writes before turning the bus around for reads
system.mem_ctrls03.wrPerTurnAround::18           8732     76.57%     95.36% # Writes before turning the bus around for reads
system.mem_ctrls03.wrPerTurnAround::19            448      3.93%     99.29% # Writes before turning the bus around for reads
system.mem_ctrls03.wrPerTurnAround::20             57      0.50%     99.79% # Writes before turning the bus around for reads
system.mem_ctrls03.wrPerTurnAround::21             11      0.10%     99.89% # Writes before turning the bus around for reads
system.mem_ctrls03.wrPerTurnAround::22              8      0.07%     99.96% # Writes before turning the bus around for reads
system.mem_ctrls03.wrPerTurnAround::23              3      0.03%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls03.wrPerTurnAround::25              2      0.02%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls03.wrPerTurnAround::total        11404                       # Writes before turning the bus around for reads
system.mem_ctrls03.wrQLenPdf::0                     0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::1                     0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::2                     0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::3                     0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::4                     0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::5                     0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::6                     0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::7                     0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::8                     0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::9                     0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::10                    0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::11                    0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::12                    0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::13                    0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::14                    0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::15                 9236                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::16                 9440                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::17                11180                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::18                11370                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::19                11422                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::20                11454                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::21                11465                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::22                11483                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::23                11479                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::24                11499                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::25                11481                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::26                11495                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::27                11474                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::28                11444                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::29                11482                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::30                11454                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::31                11435                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::32                11413                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::33                   45                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::34                   18                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::35                   16                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::36                    6                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::37                    2                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::38                    1                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::39                    1                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::40                    1                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::41                    0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::42                    0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::43                    0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::44                    0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::45                    0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::46                    0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::47                    0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::48                    0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::49                    0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::50                    0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::51                    0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::52                    0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::53                    0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::54                    0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::55                    0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::56                    0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::57                    0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::58                    0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::59                    0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::60                    0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::61                    0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::62                    0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::63                    0                       # What write queue length does an incoming req see
system.mem_ctrls03.writeBursts                 201796                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls03.writePktSize::0                  0                       # Write request sizes (log2)
system.mem_ctrls03.writePktSize::1                  0                       # Write request sizes (log2)
system.mem_ctrls03.writePktSize::2                  0                       # Write request sizes (log2)
system.mem_ctrls03.writePktSize::3                  0                       # Write request sizes (log2)
system.mem_ctrls03.writePktSize::4                  0                       # Write request sizes (log2)
system.mem_ctrls03.writePktSize::5                  0                       # Write request sizes (log2)
system.mem_ctrls03.writePktSize::6             201796                       # Write request sizes (log2)
system.mem_ctrls03.writeReqs                   201796                       # Number of write requests accepted
system.mem_ctrls03.writeRowHitRate              54.22                       # Row buffer hit rate for writes
system.mem_ctrls03.writeRowHits                109423                       # Number of row buffer hits during writes
system.mem_ctrls03_0.actBackEnergy        32252583030                       # Energy for active background per rank (pJ)
system.mem_ctrls03_0.actEnergy             1318650900                       # Energy for activate commands per rank (pJ)
system.mem_ctrls03_0.actPowerDownEnergy  229768654140                       # Energy for active power-down per rank (pJ)
system.mem_ctrls03_0.averagePower          427.502995                       # Core power per rank (mW)
system.mem_ctrls03_0.memoryStateTime::IDLE  11972824299                       # Time in different power states
system.mem_ctrls03_0.memoryStateTime::REF  32435260000                       # Time in different power states
system.mem_ctrls03_0.memoryStateTime::SREF 546298101968                       # Time in different power states
system.mem_ctrls03_0.memoryStateTime::PRE_PDN 392871317054                       # Time in different power states
system.mem_ctrls03_0.memoryStateTime::ACT  41655824493                       # Time in different power states
system.mem_ctrls03_0.memoryStateTime::ACT_PDN 503876859691                       # Time in different power states
system.mem_ctrls03_0.preBackEnergy         5861552640                       # Energy for precharge background per rank (pJ)
system.mem_ctrls03_0.preEnergy              700875780                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls03_0.prePowerDownEnergy  150862533120                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls03_0.readEnergy            1623871620                       # Energy for read commands per rank (pJ)
system.mem_ctrls03_0.refreshEnergy       76676954640.000015                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls03_0.selfRefreshEnergy   154077751980                       # Energy for self refresh per rank (pJ)
system.mem_ctrls03_0.totalEnergy         653699094660                       # Total energy per rank (pJ)
system.mem_ctrls03_0.totalIdleTime       1443045034279                       # Total Idle time Per DRAM Rank
system.mem_ctrls03_0.writeEnergy            524270700                       # Energy for write commands per rank (pJ)
system.mem_ctrls03_1.actBackEnergy        31834782720                       # Energy for active background per rank (pJ)
system.mem_ctrls03_1.actEnergy             1322649300                       # Energy for activate commands per rank (pJ)
system.mem_ctrls03_1.actPowerDownEnergy  230150805510                       # Energy for active power-down per rank (pJ)
system.mem_ctrls03_1.averagePower          427.746991                       # Core power per rank (mW)
system.mem_ctrls03_1.memoryStateTime::IDLE  12027759499                       # Time in different power states
system.mem_ctrls03_1.memoryStateTime::REF  32474780000                       # Time in different power states
system.mem_ctrls03_1.memoryStateTime::SREF 545071074567                       # Time in different power states
system.mem_ctrls03_1.memoryStateTime::PRE_PDN 394142344737                       # Time in different power states
system.mem_ctrls03_1.memoryStateTime::ACT  40677169106                       # Time in different power states
system.mem_ctrls03_1.memoryStateTime::ACT_PDN 504717059596                       # Time in different power states
system.mem_ctrls03_1.preBackEnergy         5875960320                       # Energy for precharge background per rank (pJ)
system.mem_ctrls03_1.preEnergy              703000980                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls03_1.prePowerDownEnergy  151353667680                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls03_1.readEnergy            1618416660                       # Energy for read commands per rank (pJ)
system.mem_ctrls03_1.refreshEnergy       76770379920.000015                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls03_1.selfRefreshEnergy   153884418960                       # Energy for self refresh per rank (pJ)
system.mem_ctrls03_1.totalEnergy         654072190410                       # Total energy per rank (pJ)
system.mem_ctrls03_1.totalIdleTime       1443929821212                       # Total Idle time Per DRAM Rank
system.mem_ctrls03_1.writeEnergy            529151400                       # Energy for write commands per rank (pJ)
system.mem_ctrls04.avgBusLat                  5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls04.avgGap                  2330190.04                       # Average gap between requests
system.mem_ctrls04.avgMemAccLat             128640.01                       # Average memory access latency per DRAM burst
system.mem_ctrls04.avgPriority_.ruby.dir_cntrl4::samples    656051.00                       # Average QoS priority value for accepted requests
system.mem_ctrls04.avgQLat                  109890.01                       # Average queueing delay per DRAM burst
system.mem_ctrls04.avgRdBW                      19.01                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls04.avgRdBWSys                   19.02                       # Average system read bandwidth in MiByte/s
system.mem_ctrls04.avgRdQLen                     1.01                       # Average read queue length when enqueuing
system.mem_ctrls04.avgWrBW                       8.45                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls04.avgWrBWSys                    8.45                       # Average system write bandwidth in MiByte/s
system.mem_ctrls04.avgWrQLen                    24.76                       # Average write queue length when enqueuing
system.mem_ctrls04.busUtil                       0.21                       # Data bus utilization in percentage
system.mem_ctrls04.busUtilRead                   0.15                       # Data bus utilization in percentage for reads
system.mem_ctrls04.busUtilWrite                  0.07                       # Data bus utilization in percentage for writes
system.mem_ctrls04.bw_read::.ruby.dir_cntrl4     19015632                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls04.bw_read::total            19015632                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls04.bw_total::.ruby.dir_cntrl4     27463610                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls04.bw_total::total           27463610                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls04.bw_write::.ruby.dir_cntrl4      8447978                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls04.bw_write::total            8447978                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls04.bytesPerActivate::samples       369630                       # Bytes accessed per row activation
system.mem_ctrls04.bytesPerActivate::mean   113.593550                       # Bytes accessed per row activation
system.mem_ctrls04.bytesPerActivate::gmean    87.056833                       # Bytes accessed per row activation
system.mem_ctrls04.bytesPerActivate::stdev   124.919478                       # Bytes accessed per row activation
system.mem_ctrls04.bytesPerActivate::0-127       280126     75.79%     75.79% # Bytes accessed per row activation
system.mem_ctrls04.bytesPerActivate::128-255        51777     14.01%     89.79% # Bytes accessed per row activation
system.mem_ctrls04.bytesPerActivate::256-383        16451      4.45%     94.24% # Bytes accessed per row activation
system.mem_ctrls04.bytesPerActivate::384-511        12293      3.33%     97.57% # Bytes accessed per row activation
system.mem_ctrls04.bytesPerActivate::512-639         3091      0.84%     98.41% # Bytes accessed per row activation
system.mem_ctrls04.bytesPerActivate::640-767         2149      0.58%     98.99% # Bytes accessed per row activation
system.mem_ctrls04.bytesPerActivate::768-895         1766      0.48%     99.47% # Bytes accessed per row activation
system.mem_ctrls04.bytesPerActivate::896-1023         1495      0.40%     99.87% # Bytes accessed per row activation
system.mem_ctrls04.bytesPerActivate::1024-1151          482      0.13%    100.00% # Bytes accessed per row activation
system.mem_ctrls04.bytesPerActivate::total       369630                       # Bytes accessed per row activation
system.mem_ctrls04.bytesReadDRAM             29069376                       # Total number of bytes read from DRAM
system.mem_ctrls04.bytesReadSys              29076992                       # Total read bytes from the system interface side
system.mem_ctrls04.bytesReadWrQ                  7616                       # Total number of bytes read from write queue
system.mem_ctrls04.bytesWritten              12918208                       # Total number of bytes written to DRAM
system.mem_ctrls04.bytesWrittenSys           12917888                       # Total written bytes from the system interface side
system.mem_ctrls04.bytes_read::.ruby.dir_cntrl4     29076992                       # Number of bytes read from this memory
system.mem_ctrls04.bytes_read::total         29076992                       # Number of bytes read from this memory
system.mem_ctrls04.bytes_written::.ruby.dir_cntrl4     12917888                       # Number of bytes written to this memory
system.mem_ctrls04.bytes_written::total      12917888                       # Number of bytes written to this memory
system.mem_ctrls04.masterReadAccesses::.ruby.dir_cntrl4       454328                       # Per-master read serviced memory accesses
system.mem_ctrls04.masterReadAvgLat::.ruby.dir_cntrl4    128606.31                       # Per-master read average memory access latency
system.mem_ctrls04.masterReadBytes::.ruby.dir_cntrl4     29069376                       # Per-master bytes read from memory
system.mem_ctrls04.masterReadRate::.ruby.dir_cntrl4 19010650.941812973469                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls04.masterReadTotalLat::.ruby.dir_cntrl4  58429449833                       # Per-master read total memory access latency
system.mem_ctrls04.masterWriteAccesses::.ruby.dir_cntrl4       201842                       # Per-master write serviced memory accesses
system.mem_ctrls04.masterWriteAvgLat::.ruby.dir_cntrl4 180815923.92                       # Per-master write average memory access latency
system.mem_ctrls04.masterWriteBytes::.ruby.dir_cntrl4     12918208                       # Per-master bytes write to memory
system.mem_ctrls04.masterWriteRate::.ruby.dir_cntrl4 8448187.641927227378                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls04.masterWriteTotalLat::.ruby.dir_cntrl4 36496247715284                       # Per-master write total memory access latency
system.mem_ctrls04.mergedWrBursts                   0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls04.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls04.numRdRetry                       0                       # Number of times read queue was full causing retry
system.mem_ctrls04.numReadWriteTurnArounds        11358                       # Number of turnarounds from READ to WRITE
system.mem_ctrls04.numStayReadState           1345871                       # Number of times bus staying in READ state
system.mem_ctrls04.numStayWriteState           198349                       # Number of times bus staying in WRITE state
system.mem_ctrls04.numWrRetry                       0                       # Number of times write queue was full causing retry
system.mem_ctrls04.numWriteReadTurnArounds        11358                       # Number of turnarounds from WRITE to READ
system.mem_ctrls04.num_reads::.ruby.dir_cntrl4       454328                       # Number of read requests responded to by this memory
system.mem_ctrls04.num_reads::total            454328                       # Number of read requests responded to by this memory
system.mem_ctrls04.num_writes::.ruby.dir_cntrl4       201842                       # Number of write requests responded to by this memory
system.mem_ctrls04.num_writes::total           201842                       # Number of write requests responded to by this memory
system.mem_ctrls04.pageHitRate                  43.66                       # Row buffer hit rate, read and write combined
system.mem_ctrls04.peakBW                    12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls04.perBankRdBursts::0           28684                       # Per bank write bursts
system.mem_ctrls04.perBankRdBursts::1           28440                       # Per bank write bursts
system.mem_ctrls04.perBankRdBursts::2           28611                       # Per bank write bursts
system.mem_ctrls04.perBankRdBursts::3           28654                       # Per bank write bursts
system.mem_ctrls04.perBankRdBursts::4           28386                       # Per bank write bursts
system.mem_ctrls04.perBankRdBursts::5           28221                       # Per bank write bursts
system.mem_ctrls04.perBankRdBursts::6           28312                       # Per bank write bursts
system.mem_ctrls04.perBankRdBursts::7           28184                       # Per bank write bursts
system.mem_ctrls04.perBankRdBursts::8           28165                       # Per bank write bursts
system.mem_ctrls04.perBankRdBursts::9           28424                       # Per bank write bursts
system.mem_ctrls04.perBankRdBursts::10          28088                       # Per bank write bursts
system.mem_ctrls04.perBankRdBursts::11          28409                       # Per bank write bursts
system.mem_ctrls04.perBankRdBursts::12          28127                       # Per bank write bursts
system.mem_ctrls04.perBankRdBursts::13          28644                       # Per bank write bursts
system.mem_ctrls04.perBankRdBursts::14          28445                       # Per bank write bursts
system.mem_ctrls04.perBankRdBursts::15          28415                       # Per bank write bursts
system.mem_ctrls04.perBankWrBursts::0           12624                       # Per bank write bursts
system.mem_ctrls04.perBankWrBursts::1           12582                       # Per bank write bursts
system.mem_ctrls04.perBankWrBursts::2           12589                       # Per bank write bursts
system.mem_ctrls04.perBankWrBursts::3           12672                       # Per bank write bursts
system.mem_ctrls04.perBankWrBursts::4           12494                       # Per bank write bursts
system.mem_ctrls04.perBankWrBursts::5           12454                       # Per bank write bursts
system.mem_ctrls04.perBankWrBursts::6           12541                       # Per bank write bursts
system.mem_ctrls04.perBankWrBursts::7           12523                       # Per bank write bursts
system.mem_ctrls04.perBankWrBursts::8           12457                       # Per bank write bursts
system.mem_ctrls04.perBankWrBursts::9           12605                       # Per bank write bursts
system.mem_ctrls04.perBankWrBursts::10          12712                       # Per bank write bursts
system.mem_ctrls04.perBankWrBursts::11          12793                       # Per bank write bursts
system.mem_ctrls04.perBankWrBursts::12          12711                       # Per bank write bursts
system.mem_ctrls04.perBankWrBursts::13          12785                       # Per bank write bursts
system.mem_ctrls04.perBankWrBursts::14          12697                       # Per bank write bursts
system.mem_ctrls04.perBankWrBursts::15          12608                       # Per bank write bursts
system.mem_ctrls04.priorityMaxLatency    0.106854823420                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls04.priorityMinLatency    0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls04.pwrStateResidencyTicks::UNDEFINED 2842138133883                       # Cumulative time (in ticks) in various power states
system.mem_ctrls04.rdPerTurnAround::samples        11358                       # Reads before turning the bus around for writes
system.mem_ctrls04.rdPerTurnAround::mean    39.988995                       # Reads before turning the bus around for writes
system.mem_ctrls04.rdPerTurnAround::gmean    29.832122                       # Reads before turning the bus around for writes
system.mem_ctrls04.rdPerTurnAround::stdev   576.935505                       # Reads before turning the bus around for writes
system.mem_ctrls04.rdPerTurnAround::0-2047        11357     99.99%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls04.rdPerTurnAround::61440-63487            1      0.01%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls04.rdPerTurnAround::total        11358                       # Reads before turning the bus around for writes
system.mem_ctrls04.rdQLenPdf::0                418384                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::1                 33010                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::2                  2117                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::3                   519                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::4                   150                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::5                    21                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::6                     6                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::7                     1                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::8                     1                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::9                     0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::10                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::11                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::12                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::13                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::14                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::15                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::16                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::17                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::18                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::19                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::20                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::21                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::22                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::23                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::24                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::25                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::26                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::27                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::28                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::29                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::30                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::31                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.readBursts                  454328                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls04.readPktSize::0                   0                       # Read request sizes (log2)
system.mem_ctrls04.readPktSize::1                   0                       # Read request sizes (log2)
system.mem_ctrls04.readPktSize::2                   0                       # Read request sizes (log2)
system.mem_ctrls04.readPktSize::3                   0                       # Read request sizes (log2)
system.mem_ctrls04.readPktSize::4                   0                       # Read request sizes (log2)
system.mem_ctrls04.readPktSize::5                   0                       # Read request sizes (log2)
system.mem_ctrls04.readPktSize::6              454328                       # Read request sizes (log2)
system.mem_ctrls04.readReqs                    454328                       # Number of read requests accepted
system.mem_ctrls04.readRowHitRate               38.92                       # Row buffer hit rate for reads
system.mem_ctrls04.readRowHits                 176775                       # Number of row buffer hits during reads
system.mem_ctrls04.servicedByWrQ                  119                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls04.totBusLat               2271045000                       # Total ticks spent in databus transfers
system.mem_ctrls04.totGap                1529000800668                       # Total gap between requests
system.mem_ctrls04.totMemAccLat           58429449833                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls04.totQLat                49913031083                       # Total ticks spent queuing
system.mem_ctrls04.wrPerTurnAround::samples        11358                       # Writes before turning the bus around for reads
system.mem_ctrls04.wrPerTurnAround::mean    17.771351                       # Writes before turning the bus around for reads
system.mem_ctrls04.wrPerTurnAround::gmean    17.754020                       # Writes before turning the bus around for reads
system.mem_ctrls04.wrPerTurnAround::stdev     0.770436                       # Writes before turning the bus around for reads
system.mem_ctrls04.wrPerTurnAround::16           1569     13.81%     13.81% # Writes before turning the bus around for reads
system.mem_ctrls04.wrPerTurnAround::17            106      0.93%     14.75% # Writes before turning the bus around for reads
system.mem_ctrls04.wrPerTurnAround::18           9137     80.45%     95.19% # Writes before turning the bus around for reads
system.mem_ctrls04.wrPerTurnAround::19            479      4.22%     99.41% # Writes before turning the bus around for reads
system.mem_ctrls04.wrPerTurnAround::20             46      0.41%     99.82% # Writes before turning the bus around for reads
system.mem_ctrls04.wrPerTurnAround::21             12      0.11%     99.92% # Writes before turning the bus around for reads
system.mem_ctrls04.wrPerTurnAround::22              6      0.05%     99.97% # Writes before turning the bus around for reads
system.mem_ctrls04.wrPerTurnAround::23              2      0.02%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls04.wrPerTurnAround::24              1      0.01%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls04.wrPerTurnAround::total        11358                       # Writes before turning the bus around for reads
system.mem_ctrls04.wrQLenPdf::0                     0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::1                     0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::2                     0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::3                     0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::4                     0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::5                     0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::6                     0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::7                     0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::8                     0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::9                     0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::10                    0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::11                    0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::12                    0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::13                    0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::14                    0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::15                 9662                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::16                 9832                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::17                11168                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::18                11322                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::19                11399                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::20                11427                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::21                11436                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::22                11426                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::23                11441                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::24                11429                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::25                11438                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::26                11437                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::27                11426                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::28                11410                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::29                11405                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::30                11395                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::31                11383                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::32                11365                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::33                   36                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::34                    4                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::35                    1                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::36                    0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::37                    0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::38                    0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::39                    0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::40                    0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::41                    0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::42                    0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::43                    0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::44                    0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::45                    0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::46                    0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::47                    0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::48                    0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::49                    0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::50                    0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::51                    0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::52                    0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::53                    0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::54                    0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::55                    0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::56                    0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::57                    0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::58                    0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::59                    0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::60                    0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::61                    0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::62                    0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::63                    0                       # What write queue length does an incoming req see
system.mem_ctrls04.writeBursts                 201842                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls04.writePktSize::0                  0                       # Write request sizes (log2)
system.mem_ctrls04.writePktSize::1                  0                       # Write request sizes (log2)
system.mem_ctrls04.writePktSize::2                  0                       # Write request sizes (log2)
system.mem_ctrls04.writePktSize::3                  0                       # Write request sizes (log2)
system.mem_ctrls04.writePktSize::4                  0                       # Write request sizes (log2)
system.mem_ctrls04.writePktSize::5                  0                       # Write request sizes (log2)
system.mem_ctrls04.writePktSize::6             201842                       # Write request sizes (log2)
system.mem_ctrls04.writeReqs                   201842                       # Number of write requests accepted
system.mem_ctrls04.writeRowHitRate              54.33                       # Row buffer hit rate for writes
system.mem_ctrls04.writeRowHits                109651                       # Number of row buffer hits during writes
system.mem_ctrls04_0.actBackEnergy        32267009730                       # Energy for active background per rank (pJ)
system.mem_ctrls04_0.actEnergy             1319814720                       # Energy for activate commands per rank (pJ)
system.mem_ctrls04_0.actPowerDownEnergy  229826833470                       # Energy for active power-down per rank (pJ)
system.mem_ctrls04_0.averagePower          427.456546                       # Core power per rank (mW)
system.mem_ctrls04_0.memoryStateTime::IDLE  11936854906                       # Time in different power states
system.mem_ctrls04_0.memoryStateTime::REF  32425640000                       # Time in different power states
system.mem_ctrls04_0.memoryStateTime::SREF 546925460495                       # Time in different power states
system.mem_ctrls04_0.memoryStateTime::PRE_PDN 392413595159                       # Time in different power states
system.mem_ctrls04_0.memoryStateTime::ACT  41697800482                       # Time in different power states
system.mem_ctrls04_0.memoryStateTime::ACT_PDN 504006063953                       # Time in different power states
system.mem_ctrls04_0.preBackEnergy         5847960480                       # Energy for precharge background per rank (pJ)
system.mem_ctrls04_0.preEnergy              701498160                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls04_0.prePowerDownEnergy  150689514720                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls04_0.readEnergy            1624292880                       # Energy for read commands per rank (pJ)
system.mem_ctrls04_0.refreshEnergy       76654212960.000015                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls04_0.selfRefreshEnergy   154140688920                       # Energy for self refresh per rank (pJ)
system.mem_ctrls04_0.totalEnergy         653628069060                       # Total energy per rank (pJ)
system.mem_ctrls04_0.totalIdleTime       1443207845848                       # Total Idle time Per DRAM Rank
system.mem_ctrls04_0.writeEnergy            524500380                       # Energy for write commands per rank (pJ)
system.mem_ctrls04_1.actBackEnergy        31980206250                       # Energy for active background per rank (pJ)
system.mem_ctrls04_1.actEnergy             1319343480                       # Energy for activate commands per rank (pJ)
system.mem_ctrls04_1.actPowerDownEnergy  229269016080                       # Energy for active power-down per rank (pJ)
system.mem_ctrls04_1.averagePower          427.047392                       # Core power per rank (mW)
system.mem_ctrls04_1.memoryStateTime::IDLE  11967321104                       # Time in different power states
system.mem_ctrls04_1.memoryStateTime::REF  32353880000                       # Time in different power states
system.mem_ctrls04_1.memoryStateTime::SREF 548755733371                       # Time in different power states
system.mem_ctrls04_1.memoryStateTime::PRE_PDN 392145125431                       # Time in different power states
system.mem_ctrls04_1.memoryStateTime::ACT  41109118279                       # Time in different power states
system.mem_ctrls04_1.memoryStateTime::ACT_PDN 502783104856                       # Time in different power states
system.mem_ctrls04_1.preBackEnergy         5848463520                       # Energy for precharge background per rank (pJ)
system.mem_ctrls04_1.preEnergy              701247690                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls04_1.prePowerDownEnergy  150586588320                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls04_1.readEnergy            1618759380                       # Energy for read commands per rank (pJ)
system.mem_ctrls04_1.refreshEnergy       76484572320.000015                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls04_1.selfRefreshEnergy   154634588520                       # Energy for self refresh per rank (pJ)
system.mem_ctrls04_1.totalEnergy         653002427730                       # Total energy per rank (pJ)
system.mem_ctrls04_1.totalIdleTime       1443576329230                       # Total Idle time Per DRAM Rank
system.mem_ctrls04_1.writeEnergy            529140960                       # Energy for write commands per rank (pJ)
system.mem_ctrls05.avgBusLat                  5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls05.avgGap                  2329281.73                       # Average gap between requests
system.mem_ctrls05.avgMemAccLat             128420.24                       # Average memory access latency per DRAM burst
system.mem_ctrls05.avgPriority_.ruby.dir_cntrl5::samples    656356.00                       # Average QoS priority value for accepted requests
system.mem_ctrls05.avgQLat                  109670.24                       # Average queueing delay per DRAM burst
system.mem_ctrls05.avgRdBW                      19.02                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls05.avgRdBWSys                   19.02                       # Average system read bandwidth in MiByte/s
system.mem_ctrls05.avgRdQLen                     1.01                       # Average read queue length when enqueuing
system.mem_ctrls05.avgWrBW                       8.45                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls05.avgWrBWSys                    8.45                       # Average system write bandwidth in MiByte/s
system.mem_ctrls05.avgWrQLen                    24.61                       # Average write queue length when enqueuing
system.mem_ctrls05.busUtil                       0.21                       # Data bus utilization in percentage
system.mem_ctrls05.busUtilRead                   0.15                       # Data bus utilization in percentage for reads
system.mem_ctrls05.busUtilWrite                  0.07                       # Data bus utilization in percentage for writes
system.mem_ctrls05.bw_read::.ruby.dir_cntrl5     19022412                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls05.bw_read::total            19022412                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls05.bw_total::.ruby.dir_cntrl5     27476250                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls05.bw_total::total           27476250                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls05.bw_write::.ruby.dir_cntrl5      8453838                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls05.bw_write::total            8453838                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls05.bytesPerActivate::samples       369913                       # Bytes accessed per row activation
system.mem_ctrls05.bytesPerActivate::mean   113.558896                       # Bytes accessed per row activation
system.mem_ctrls05.bytesPerActivate::gmean    87.038625                       # Bytes accessed per row activation
system.mem_ctrls05.bytesPerActivate::stdev   124.983602                       # Bytes accessed per row activation
system.mem_ctrls05.bytesPerActivate::0-127       280285     75.77%     75.77% # Bytes accessed per row activation
system.mem_ctrls05.bytesPerActivate::128-255        52100     14.08%     89.85% # Bytes accessed per row activation
system.mem_ctrls05.bytesPerActivate::256-383        16153      4.37%     94.22% # Bytes accessed per row activation
system.mem_ctrls05.bytesPerActivate::384-511        12368      3.34%     97.57% # Bytes accessed per row activation
system.mem_ctrls05.bytesPerActivate::512-639         3131      0.85%     98.41% # Bytes accessed per row activation
system.mem_ctrls05.bytesPerActivate::640-767         2119      0.57%     98.98% # Bytes accessed per row activation
system.mem_ctrls05.bytesPerActivate::768-895         1795      0.49%     99.47% # Bytes accessed per row activation
system.mem_ctrls05.bytesPerActivate::896-1023         1425      0.39%     99.85% # Bytes accessed per row activation
system.mem_ctrls05.bytesPerActivate::1024-1151          537      0.15%    100.00% # Bytes accessed per row activation
system.mem_ctrls05.bytesPerActivate::total       369913                       # Bytes accessed per row activation
system.mem_ctrls05.bytesReadDRAM             29079936                       # Total number of bytes read from DRAM
system.mem_ctrls05.bytesReadSys              29087360                       # Total read bytes from the system interface side
system.mem_ctrls05.bytesReadWrQ                  7424                       # Total number of bytes read from write queue
system.mem_ctrls05.bytesWritten              12926016                       # Total number of bytes written to DRAM
system.mem_ctrls05.bytesWrittenSys           12926848                       # Total written bytes from the system interface side
system.mem_ctrls05.bytes_read::.ruby.dir_cntrl5     29087360                       # Number of bytes read from this memory
system.mem_ctrls05.bytes_read::total         29087360                       # Number of bytes read from this memory
system.mem_ctrls05.bytes_written::.ruby.dir_cntrl5     12926848                       # Number of bytes written to this memory
system.mem_ctrls05.bytes_written::total      12926848                       # Number of bytes written to this memory
system.mem_ctrls05.masterReadAccesses::.ruby.dir_cntrl5       454490                       # Per-master read serviced memory accesses
system.mem_ctrls05.masterReadAvgLat::.ruby.dir_cntrl5    128387.47                       # Per-master read average memory access latency
system.mem_ctrls05.masterReadBytes::.ruby.dir_cntrl5     29079936                       # Per-master bytes read from memory
system.mem_ctrls05.masterReadRate::.ruby.dir_cntrl5 19017556.919909842312                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls05.masterReadTotalLat::.ruby.dir_cntrl5  58350819625                       # Per-master read total memory access latency
system.mem_ctrls05.masterWriteAccesses::.ruby.dir_cntrl5       201982                       # Per-master write serviced memory accesses
system.mem_ctrls05.masterWriteAvgLat::.ruby.dir_cntrl5 179041000.63                       # Per-master write average memory access latency
system.mem_ctrls05.masterWriteBytes::.ruby.dir_cntrl5     12926016                       # Per-master bytes write to memory
system.mem_ctrls05.masterWriteRate::.ruby.dir_cntrl5 8453293.880277635530                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls05.masterWriteTotalLat::.ruby.dir_cntrl5 36163059389045                       # Per-master write total memory access latency
system.mem_ctrls05.mergedWrBursts                   0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls05.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls05.numRdRetry                       0                       # Number of times read queue was full causing retry
system.mem_ctrls05.numReadWriteTurnArounds        11399                       # Number of turnarounds from READ to WRITE
system.mem_ctrls05.numStayReadState           1344829                       # Number of times bus staying in READ state
system.mem_ctrls05.numStayWriteState           198936                       # Number of times bus staying in WRITE state
system.mem_ctrls05.numWrRetry                       0                       # Number of times write queue was full causing retry
system.mem_ctrls05.numWriteReadTurnArounds        11398                       # Number of turnarounds from WRITE to READ
system.mem_ctrls05.num_reads::.ruby.dir_cntrl5       454490                       # Number of read requests responded to by this memory
system.mem_ctrls05.num_reads::total            454490                       # Number of read requests responded to by this memory
system.mem_ctrls05.num_writes::.ruby.dir_cntrl5       201982                       # Number of write requests responded to by this memory
system.mem_ctrls05.num_writes::total           201982                       # Number of write requests responded to by this memory
system.mem_ctrls05.pageHitRate                  43.64                       # Row buffer hit rate, read and write combined
system.mem_ctrls05.peakBW                    12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls05.perBankRdBursts::0           28660                       # Per bank write bursts
system.mem_ctrls05.perBankRdBursts::1           28500                       # Per bank write bursts
system.mem_ctrls05.perBankRdBursts::2           28611                       # Per bank write bursts
system.mem_ctrls05.perBankRdBursts::3           28654                       # Per bank write bursts
system.mem_ctrls05.perBankRdBursts::4           28377                       # Per bank write bursts
system.mem_ctrls05.perBankRdBursts::5           28188                       # Per bank write bursts
system.mem_ctrls05.perBankRdBursts::6           28353                       # Per bank write bursts
system.mem_ctrls05.perBankRdBursts::7           28197                       # Per bank write bursts
system.mem_ctrls05.perBankRdBursts::8           28143                       # Per bank write bursts
system.mem_ctrls05.perBankRdBursts::9           28415                       # Per bank write bursts
system.mem_ctrls05.perBankRdBursts::10          28170                       # Per bank write bursts
system.mem_ctrls05.perBankRdBursts::11          28427                       # Per bank write bursts
system.mem_ctrls05.perBankRdBursts::12          28164                       # Per bank write bursts
system.mem_ctrls05.perBankRdBursts::13          28625                       # Per bank write bursts
system.mem_ctrls05.perBankRdBursts::14          28476                       # Per bank write bursts
system.mem_ctrls05.perBankRdBursts::15          28414                       # Per bank write bursts
system.mem_ctrls05.perBankWrBursts::0           12573                       # Per bank write bursts
system.mem_ctrls05.perBankWrBursts::1           12610                       # Per bank write bursts
system.mem_ctrls05.perBankWrBursts::2           12588                       # Per bank write bursts
system.mem_ctrls05.perBankWrBursts::3           12686                       # Per bank write bursts
system.mem_ctrls05.perBankWrBursts::4           12499                       # Per bank write bursts
system.mem_ctrls05.perBankWrBursts::5           12458                       # Per bank write bursts
system.mem_ctrls05.perBankWrBursts::6           12575                       # Per bank write bursts
system.mem_ctrls05.perBankWrBursts::7           12511                       # Per bank write bursts
system.mem_ctrls05.perBankWrBursts::8           12445                       # Per bank write bursts
system.mem_ctrls05.perBankWrBursts::9           12600                       # Per bank write bursts
system.mem_ctrls05.perBankWrBursts::10          12748                       # Per bank write bursts
system.mem_ctrls05.perBankWrBursts::11          12831                       # Per bank write bursts
system.mem_ctrls05.perBankWrBursts::12          12710                       # Per bank write bursts
system.mem_ctrls05.perBankWrBursts::13          12786                       # Per bank write bursts
system.mem_ctrls05.perBankWrBursts::14          12721                       # Per bank write bursts
system.mem_ctrls05.perBankWrBursts::15          12628                       # Per bank write bursts
system.mem_ctrls05.priorityMaxLatency    0.102302003464                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls05.priorityMinLatency    0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls05.pwrStateResidencyTicks::UNDEFINED 2842138133883                       # Cumulative time (in ticks) in various power states
system.mem_ctrls05.rdPerTurnAround::samples        11398                       # Reads before turning the bus around for writes
system.mem_ctrls05.rdPerTurnAround::mean    39.858396                       # Reads before turning the bus around for writes
system.mem_ctrls05.rdPerTurnAround::gmean    29.676200                       # Reads before turning the bus around for writes
system.mem_ctrls05.rdPerTurnAround::stdev   570.152789                       # Reads before turning the bus around for writes
system.mem_ctrls05.rdPerTurnAround::0-2047        11397     99.99%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls05.rdPerTurnAround::59392-61439            1      0.01%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls05.rdPerTurnAround::total        11398                       # Reads before turning the bus around for writes
system.mem_ctrls05.rdQLenPdf::0                418450                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::1                 32293                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::2                  2241                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::3                   864                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::4                   431                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::5                    75                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::6                    11                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::7                     9                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::8                     0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::9                     0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::10                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::11                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::12                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::13                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::14                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::15                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::16                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::17                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::18                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::19                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::20                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::21                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::22                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::23                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::24                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::25                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::26                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::27                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::28                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::29                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::30                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::31                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.readBursts                  454490                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls05.readPktSize::0                   0                       # Read request sizes (log2)
system.mem_ctrls05.readPktSize::1                   0                       # Read request sizes (log2)
system.mem_ctrls05.readPktSize::2                   0                       # Read request sizes (log2)
system.mem_ctrls05.readPktSize::3                   0                       # Read request sizes (log2)
system.mem_ctrls05.readPktSize::4                   0                       # Read request sizes (log2)
system.mem_ctrls05.readPktSize::5                   0                       # Read request sizes (log2)
system.mem_ctrls05.readPktSize::6              454490                       # Read request sizes (log2)
system.mem_ctrls05.readReqs                    454490                       # Number of read requests accepted
system.mem_ctrls05.readRowHitRate               38.91                       # Row buffer hit rate for reads
system.mem_ctrls05.readRowHits                 176810                       # Number of row buffer hits during reads
system.mem_ctrls05.servicedByWrQ                  116                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls05.totBusLat               2271870000                       # Total ticks spent in databus transfers
system.mem_ctrls05.totGap                1529108236458                       # Total gap between requests
system.mem_ctrls05.totMemAccLat           58350819625                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls05.totQLat                49831307125                       # Total ticks spent queuing
system.mem_ctrls05.wrPerTurnAround::samples        11399                       # Writes before turning the bus around for reads
system.mem_ctrls05.wrPerTurnAround::mean    17.719361                       # Writes before turning the bus around for reads
system.mem_ctrls05.wrPerTurnAround::gmean    17.698958                       # Writes before turning the bus around for reads
system.mem_ctrls05.wrPerTurnAround::stdev     0.837951                       # Writes before turning the bus around for reads
system.mem_ctrls05.wrPerTurnAround::16           1893     16.61%     16.61% # Writes before turning the bus around for reads
system.mem_ctrls05.wrPerTurnAround::17            135      1.18%     17.79% # Writes before turning the bus around for reads
system.mem_ctrls05.wrPerTurnAround::18           8787     77.09%     94.88% # Writes before turning the bus around for reads
system.mem_ctrls05.wrPerTurnAround::19            499      4.38%     99.25% # Writes before turning the bus around for reads
system.mem_ctrls05.wrPerTurnAround::20             60      0.53%     99.78% # Writes before turning the bus around for reads
system.mem_ctrls05.wrPerTurnAround::21              8      0.07%     99.85% # Writes before turning the bus around for reads
system.mem_ctrls05.wrPerTurnAround::22              9      0.08%     99.93% # Writes before turning the bus around for reads
system.mem_ctrls05.wrPerTurnAround::23              7      0.06%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls05.wrPerTurnAround::26              1      0.01%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls05.wrPerTurnAround::total        11399                       # Writes before turning the bus around for reads
system.mem_ctrls05.wrQLenPdf::0                     0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::1                     0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::2                     0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::3                     0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::4                     0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::5                     0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::6                     0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::7                     0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::8                     0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::9                     0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::10                    0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::11                    0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::12                    0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::13                    0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::14                    0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::15                 9349                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::16                 9524                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::17                11192                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::18                11361                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::19                11424                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::20                11460                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::21                11464                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::22                11490                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::23                11487                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::24                11485                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::25                11492                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::26                11477                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::27                11473                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::28                11469                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::29                11465                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::30                11449                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::31                11434                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::32                11415                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::33                   49                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::34                   11                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::35                    5                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::36                    3                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::37                    1                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::38                    1                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::39                    2                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::40                    0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::41                    0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::42                    0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::43                    0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::44                    0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::45                    0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::46                    0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::47                    0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::48                    0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::49                    0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::50                    0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::51                    0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::52                    0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::53                    0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::54                    0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::55                    0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::56                    0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::57                    0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::58                    0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::59                    0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::60                    0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::61                    0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::62                    0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::63                    0                       # What write queue length does an incoming req see
system.mem_ctrls05.writeBursts                 201982                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls05.writePktSize::0                  0                       # Write request sizes (log2)
system.mem_ctrls05.writePktSize::1                  0                       # Write request sizes (log2)
system.mem_ctrls05.writePktSize::2                  0                       # Write request sizes (log2)
system.mem_ctrls05.writePktSize::3                  0                       # Write request sizes (log2)
system.mem_ctrls05.writePktSize::4                  0                       # Write request sizes (log2)
system.mem_ctrls05.writePktSize::5                  0                       # Write request sizes (log2)
system.mem_ctrls05.writePktSize::6             201982                       # Write request sizes (log2)
system.mem_ctrls05.writeReqs                   201982                       # Number of write requests accepted
system.mem_ctrls05.writeRowHitRate              54.27                       # Row buffer hit rate for writes
system.mem_ctrls05.writeRowHits                109622                       # Number of row buffer hits during writes
system.mem_ctrls05_0.actBackEnergy        32262978120                       # Energy for active background per rank (pJ)
system.mem_ctrls05_0.actEnergy             1318793700                       # Energy for activate commands per rank (pJ)
system.mem_ctrls05_0.actPowerDownEnergy  229858675950                       # Energy for active power-down per rank (pJ)
system.mem_ctrls05_0.averagePower          427.663043                       # Core power per rank (mW)
system.mem_ctrls05_0.memoryStateTime::IDLE  11945659530                       # Time in different power states
system.mem_ctrls05_0.memoryStateTime::REF  32480500000                       # Time in different power states
system.mem_ctrls05_0.memoryStateTime::SREF 544970638368                       # Time in different power states
system.mem_ctrls05_0.memoryStateTime::PRE_PDN 393998956513                       # Time in different power states
system.mem_ctrls05_0.memoryStateTime::ACT  41640344294                       # Time in different power states
system.mem_ctrls05_0.memoryStateTime::ACT_PDN 504073938284                       # Time in different power states
system.mem_ctrls05_0.preBackEnergy         5856173760                       # Energy for precharge background per rank (pJ)
system.mem_ctrls05_0.preEnergy              700955475                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls05_0.prePowerDownEnergy  151295828160                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls05_0.readEnergy            1624642740                       # Energy for read commands per rank (pJ)
system.mem_ctrls05_0.refreshEnergy       76783902000.000015                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls05_0.selfRefreshEnergy   153689376060                       # Energy for self refresh per rank (pJ)
system.mem_ctrls05_0.totalEnergy         653943825705                       # Total energy per rank (pJ)
system.mem_ctrls05_0.totalIdleTime       1442903117595                       # Total Idle time Per DRAM Rank
system.mem_ctrls05_0.writeEnergy            524683080                       # Energy for write commands per rank (pJ)
system.mem_ctrls05_1.actBackEnergy        31819481640                       # Energy for active background per rank (pJ)
system.mem_ctrls05_1.actEnergy             1322385120                       # Energy for activate commands per rank (pJ)
system.mem_ctrls05_1.actPowerDownEnergy  229153792860                       # Energy for active power-down per rank (pJ)
system.mem_ctrls05_1.averagePower          426.787308                       # Core power per rank (mW)
system.mem_ctrls05_1.memoryStateTime::IDLE  11903402065                       # Time in different power states
system.mem_ctrls05_1.memoryStateTime::REF  32319040000                       # Time in different power states
system.mem_ctrls05_1.memoryStateTime::SREF 549853908989                       # Time in different power states
system.mem_ctrls05_1.memoryStateTime::PRE_PDN 391709360180                       # Time in different power states
system.mem_ctrls05_1.memoryStateTime::ACT  40794063334                       # Time in different power states
system.mem_ctrls05_1.memoryStateTime::ACT_PDN 502530262421                       # Time in different power states
system.mem_ctrls05_1.preBackEnergy         5826023520                       # Energy for precharge background per rank (pJ)
system.mem_ctrls05_1.preEnergy              702864360                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls05_1.prePowerDownEnergy  150419510880                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls05_1.readEnergy            1619594760                       # Energy for read commands per rank (pJ)
system.mem_ctrls05_1.refreshEnergy       76402210560.000015                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls05_1.selfRefreshEnergy   154780407960                       # Energy for self refresh per rank (pJ)
system.mem_ctrls05_1.totalEnergy         652604729790                       # Total energy per rank (pJ)
system.mem_ctrls05_1.totalIdleTime       1443985154239                       # Total Idle time Per DRAM Rank
system.mem_ctrls05_1.writeEnergy            529668180                       # Energy for write commands per rank (pJ)
system.mem_ctrls06.avgBusLat                  5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls06.avgGap                  2331063.74                       # Average gap between requests
system.mem_ctrls06.avgMemAccLat             128683.32                       # Average memory access latency per DRAM burst
system.mem_ctrls06.avgPriority_.ruby.dir_cntrl6::samples    655869.00                       # Average QoS priority value for accepted requests
system.mem_ctrls06.avgQLat                  109933.32                       # Average queueing delay per DRAM burst
system.mem_ctrls06.avgRdBW                      19.00                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls06.avgRdBWSys                   19.01                       # Average system read bandwidth in MiByte/s
system.mem_ctrls06.avgRdQLen                     1.01                       # Average read queue length when enqueuing
system.mem_ctrls06.avgWrBW                       8.45                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls06.avgWrBWSys                    8.45                       # Average system write bandwidth in MiByte/s
system.mem_ctrls06.avgWrQLen                    24.35                       # Average write queue length when enqueuing
system.mem_ctrls06.busUtil                       0.21                       # Data bus utilization in percentage
system.mem_ctrls06.busUtilRead                   0.15                       # Data bus utilization in percentage for reads
system.mem_ctrls06.busUtilWrite                  0.07                       # Data bus utilization in percentage for writes
system.mem_ctrls06.bw_read::.ruby.dir_cntrl6     19008893                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls06.bw_read::total            19008893                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls06.bw_total::.ruby.dir_cntrl6     27455365                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls06.bw_total::total           27455365                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls06.bw_write::.ruby.dir_cntrl6      8446472                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls06.bw_write::total            8446472                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls06.bytesPerActivate::samples       369858                       # Bytes accessed per row activation
system.mem_ctrls06.bytesPerActivate::mean   113.492378                       # Bytes accessed per row activation
system.mem_ctrls06.bytesPerActivate::gmean    87.010126                       # Bytes accessed per row activation
system.mem_ctrls06.bytesPerActivate::stdev   124.785525                       # Bytes accessed per row activation
system.mem_ctrls06.bytesPerActivate::0-127       280369     75.80%     75.80% # Bytes accessed per row activation
system.mem_ctrls06.bytesPerActivate::128-255        51900     14.03%     89.84% # Bytes accessed per row activation
system.mem_ctrls06.bytesPerActivate::256-383        16243      4.39%     94.23% # Bytes accessed per row activation
system.mem_ctrls06.bytesPerActivate::384-511        12326      3.33%     97.56% # Bytes accessed per row activation
system.mem_ctrls06.bytesPerActivate::512-639         3148      0.85%     98.41% # Bytes accessed per row activation
system.mem_ctrls06.bytesPerActivate::640-767         2115      0.57%     98.98% # Bytes accessed per row activation
system.mem_ctrls06.bytesPerActivate::768-895         1817      0.49%     99.48% # Bytes accessed per row activation
system.mem_ctrls06.bytesPerActivate::896-1023         1467      0.40%     99.87% # Bytes accessed per row activation
system.mem_ctrls06.bytesPerActivate::1024-1151          473      0.13%    100.00% # Bytes accessed per row activation
system.mem_ctrls06.bytesPerActivate::total       369858                       # Bytes accessed per row activation
system.mem_ctrls06.bytesReadDRAM             29060032                       # Total number of bytes read from DRAM
system.mem_ctrls06.bytesReadSys              29066688                       # Total read bytes from the system interface side
system.mem_ctrls06.bytesReadWrQ                  6656                       # Total number of bytes read from write queue
system.mem_ctrls06.bytesWritten              12916032                       # Total number of bytes written to DRAM
system.mem_ctrls06.bytesWrittenSys           12915584                       # Total written bytes from the system interface side
system.mem_ctrls06.bytes_read::.ruby.dir_cntrl6     29066688                       # Number of bytes read from this memory
system.mem_ctrls06.bytes_read::total         29066688                       # Number of bytes read from this memory
system.mem_ctrls06.bytes_written::.ruby.dir_cntrl6     12915584                       # Number of bytes written to this memory
system.mem_ctrls06.bytes_written::total      12915584                       # Number of bytes written to this memory
system.mem_ctrls06.masterReadAccesses::.ruby.dir_cntrl6       454167                       # Per-master read serviced memory accesses
system.mem_ctrls06.masterReadAvgLat::.ruby.dir_cntrl6    128653.85                       # Per-master read average memory access latency
system.mem_ctrls06.masterReadBytes::.ruby.dir_cntrl6     29060032                       # Per-master bytes read from memory
system.mem_ctrls06.masterReadRate::.ruby.dir_cntrl6 19004540.197557568550                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls06.masterReadTotalLat::.ruby.dir_cntrl6  58430334978                       # Per-master read total memory access latency
system.mem_ctrls06.masterWriteAccesses::.ruby.dir_cntrl6       201806                       # Per-master write serviced memory accesses
system.mem_ctrls06.masterWriteAvgLat::.ruby.dir_cntrl6 177686378.17                       # Per-master write average memory access latency
system.mem_ctrls06.masterWriteBytes::.ruby.dir_cntrl6     12916032                       # Per-master bytes write to memory
system.mem_ctrls06.masterWriteRate::.ruby.dir_cntrl6 8446764.591895144433                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls06.masterWriteTotalLat::.ruby.dir_cntrl6 35858177233523                       # Per-master write total memory access latency
system.mem_ctrls06.mergedWrBursts                   0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls06.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls06.numRdRetry                       0                       # Number of times read queue was full causing retry
system.mem_ctrls06.numReadWriteTurnArounds        11365                       # Number of turnarounds from READ to WRITE
system.mem_ctrls06.numStayReadState           1345547                       # Number of times bus staying in READ state
system.mem_ctrls06.numStayWriteState           198640                       # Number of times bus staying in WRITE state
system.mem_ctrls06.numWrRetry                       0                       # Number of times write queue was full causing retry
system.mem_ctrls06.numWriteReadTurnArounds        11365                       # Number of turnarounds from WRITE to READ
system.mem_ctrls06.num_reads::.ruby.dir_cntrl6       454167                       # Number of read requests responded to by this memory
system.mem_ctrls06.num_reads::total            454167                       # Number of read requests responded to by this memory
system.mem_ctrls06.num_writes::.ruby.dir_cntrl6       201806                       # Number of write requests responded to by this memory
system.mem_ctrls06.num_writes::total           201806                       # Number of write requests responded to by this memory
system.mem_ctrls06.pageHitRate                  43.61                       # Row buffer hit rate, read and write combined
system.mem_ctrls06.peakBW                    12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls06.perBankRdBursts::0           28709                       # Per bank write bursts
system.mem_ctrls06.perBankRdBursts::1           28377                       # Per bank write bursts
system.mem_ctrls06.perBankRdBursts::2           28592                       # Per bank write bursts
system.mem_ctrls06.perBankRdBursts::3           28644                       # Per bank write bursts
system.mem_ctrls06.perBankRdBursts::4           28424                       # Per bank write bursts
system.mem_ctrls06.perBankRdBursts::5           28156                       # Per bank write bursts
system.mem_ctrls06.perBankRdBursts::6           28316                       # Per bank write bursts
system.mem_ctrls06.perBankRdBursts::7           28190                       # Per bank write bursts
system.mem_ctrls06.perBankRdBursts::8           28104                       # Per bank write bursts
system.mem_ctrls06.perBankRdBursts::9           28425                       # Per bank write bursts
system.mem_ctrls06.perBankRdBursts::10          28152                       # Per bank write bursts
system.mem_ctrls06.perBankRdBursts::11          28402                       # Per bank write bursts
system.mem_ctrls06.perBankRdBursts::12          28067                       # Per bank write bursts
system.mem_ctrls06.perBankRdBursts::13          28662                       # Per bank write bursts
system.mem_ctrls06.perBankRdBursts::14          28436                       # Per bank write bursts
system.mem_ctrls06.perBankRdBursts::15          28407                       # Per bank write bursts
system.mem_ctrls06.perBankWrBursts::0           12607                       # Per bank write bursts
system.mem_ctrls06.perBankWrBursts::1           12511                       # Per bank write bursts
system.mem_ctrls06.perBankWrBursts::2           12609                       # Per bank write bursts
system.mem_ctrls06.perBankWrBursts::3           12694                       # Per bank write bursts
system.mem_ctrls06.perBankWrBursts::4           12517                       # Per bank write bursts
system.mem_ctrls06.perBankWrBursts::5           12425                       # Per bank write bursts
system.mem_ctrls06.perBankWrBursts::6           12544                       # Per bank write bursts
system.mem_ctrls06.perBankWrBursts::7           12541                       # Per bank write bursts
system.mem_ctrls06.perBankWrBursts::8           12447                       # Per bank write bursts
system.mem_ctrls06.perBankWrBursts::9           12599                       # Per bank write bursts
system.mem_ctrls06.perBankWrBursts::10          12737                       # Per bank write bursts
system.mem_ctrls06.perBankWrBursts::11          12802                       # Per bank write bursts
system.mem_ctrls06.perBankWrBursts::12          12661                       # Per bank write bursts
system.mem_ctrls06.perBankWrBursts::13          12813                       # Per bank write bursts
system.mem_ctrls06.perBankWrBursts::14          12704                       # Per bank write bursts
system.mem_ctrls06.perBankWrBursts::15          12602                       # Per bank write bursts
system.mem_ctrls06.priorityMaxLatency    0.104523734488                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls06.priorityMinLatency    0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls06.pwrStateResidencyTicks::UNDEFINED 2842138133883                       # Cumulative time (in ticks) in various power states
system.mem_ctrls06.rdPerTurnAround::samples        11365                       # Reads before turning the bus around for writes
system.mem_ctrls06.rdPerTurnAround::mean    39.953542                       # Reads before turning the bus around for writes
system.mem_ctrls06.rdPerTurnAround::gmean    29.762255                       # Reads before turning the bus around for writes
system.mem_ctrls06.rdPerTurnAround::stdev   585.057438                       # Reads before turning the bus around for writes
system.mem_ctrls06.rdPerTurnAround::0-2047        11364     99.99%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls06.rdPerTurnAround::61440-63487            1      0.01%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls06.rdPerTurnAround::total        11365                       # Reads before turning the bus around for writes
system.mem_ctrls06.rdQLenPdf::0                418640                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::1                 33055                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::2                  1924                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::3                   299                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::4                    92                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::5                    32                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::6                    16                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::7                     1                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::8                     4                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::9                     0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::10                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::11                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::12                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::13                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::14                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::15                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::16                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::17                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::18                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::19                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::20                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::21                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::22                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::23                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::24                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::25                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::26                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::27                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::28                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::29                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::30                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::31                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.readBursts                  454167                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls06.readPktSize::0                   0                       # Read request sizes (log2)
system.mem_ctrls06.readPktSize::1                   0                       # Read request sizes (log2)
system.mem_ctrls06.readPktSize::2                   0                       # Read request sizes (log2)
system.mem_ctrls06.readPktSize::3                   0                       # Read request sizes (log2)
system.mem_ctrls06.readPktSize::4                   0                       # Read request sizes (log2)
system.mem_ctrls06.readPktSize::5                   0                       # Read request sizes (log2)
system.mem_ctrls06.readPktSize::6              454167                       # Read request sizes (log2)
system.mem_ctrls06.readReqs                    454167                       # Number of read requests accepted
system.mem_ctrls06.readRowHitRate               38.89                       # Row buffer hit rate for reads
system.mem_ctrls06.readRowHits                 176602                       # Number of row buffer hits during reads
system.mem_ctrls06.servicedByWrQ                  104                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls06.totBusLat               2270315000                       # Total ticks spent in databus transfers
system.mem_ctrls06.totGap                1529114876811                       # Total gap between requests
system.mem_ctrls06.totMemAccLat           58430334978                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls06.totQLat                49916653728                       # Total ticks spent queuing
system.mem_ctrls06.wrPerTurnAround::samples        11365                       # Writes before turning the bus around for reads
system.mem_ctrls06.wrPerTurnAround::mean    17.757413                       # Writes before turning the bus around for reads
system.mem_ctrls06.wrPerTurnAround::gmean    17.738514                       # Writes before turning the bus around for reads
system.mem_ctrls06.wrPerTurnAround::stdev     0.806422                       # Writes before turning the bus around for reads
system.mem_ctrls06.wrPerTurnAround::16           1684     14.82%     14.82% # Writes before turning the bus around for reads
system.mem_ctrls06.wrPerTurnAround::17            133      1.17%     15.99% # Writes before turning the bus around for reads
system.mem_ctrls06.wrPerTurnAround::18           8946     78.72%     94.70% # Writes before turning the bus around for reads
system.mem_ctrls06.wrPerTurnAround::19            511      4.50%     99.20% # Writes before turning the bus around for reads
system.mem_ctrls06.wrPerTurnAround::20             61      0.54%     99.74% # Writes before turning the bus around for reads
system.mem_ctrls06.wrPerTurnAround::21             16      0.14%     99.88% # Writes before turning the bus around for reads
system.mem_ctrls06.wrPerTurnAround::22              9      0.08%     99.96% # Writes before turning the bus around for reads
system.mem_ctrls06.wrPerTurnAround::23              3      0.03%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls06.wrPerTurnAround::24              2      0.02%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls06.wrPerTurnAround::total        11365                       # Writes before turning the bus around for reads
system.mem_ctrls06.wrQLenPdf::0                     0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::1                     0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::2                     0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::3                     0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::4                     0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::5                     0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::6                     0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::7                     0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::8                     0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::9                     0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::10                    0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::11                    0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::12                    0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::13                    0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::14                    0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::15                 9522                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::16                 9702                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::17                11166                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::18                11338                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::19                11395                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::20                11426                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::21                11436                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::22                11445                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::23                11491                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::24                11466                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::25                11465                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::26                11446                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::27                11428                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::28                11408                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::29                11424                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::30                11404                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::31                11394                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::32                11383                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::33                   41                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::34                    8                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::35                    5                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::36                    5                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::37                    4                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::38                    1                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::39                    1                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::40                    1                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::41                    1                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::42                    0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::43                    0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::44                    0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::45                    0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::46                    0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::47                    0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::48                    0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::49                    0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::50                    0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::51                    0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::52                    0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::53                    0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::54                    0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::55                    0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::56                    0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::57                    0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::58                    0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::59                    0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::60                    0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::61                    0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::62                    0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::63                    0                       # What write queue length does an incoming req see
system.mem_ctrls06.writeBursts                 201806                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls06.writePktSize::0                  0                       # Write request sizes (log2)
system.mem_ctrls06.writePktSize::1                  0                       # Write request sizes (log2)
system.mem_ctrls06.writePktSize::2                  0                       # Write request sizes (log2)
system.mem_ctrls06.writePktSize::3                  0                       # Write request sizes (log2)
system.mem_ctrls06.writePktSize::4                  0                       # Write request sizes (log2)
system.mem_ctrls06.writePktSize::5                  0                       # Write request sizes (log2)
system.mem_ctrls06.writePktSize::6             201806                       # Write request sizes (log2)
system.mem_ctrls06.writeReqs                   201806                       # Number of write requests accepted
system.mem_ctrls06.writeRowHitRate              54.22                       # Row buffer hit rate for writes
system.mem_ctrls06.writeRowHits                109416                       # Number of row buffer hits during writes
system.mem_ctrls06_0.actBackEnergy        32047550610                       # Energy for active background per rank (pJ)
system.mem_ctrls06_0.actEnergy             1319586240                       # Energy for activate commands per rank (pJ)
system.mem_ctrls06_0.actPowerDownEnergy  230173391760                       # Energy for active power-down per rank (pJ)
system.mem_ctrls06_0.averagePower          427.597202                       # Core power per rank (mW)
system.mem_ctrls06_0.memoryStateTime::IDLE  11942640015                       # Time in different power states
system.mem_ctrls06_0.memoryStateTime::REF  32454760000                       # Time in different power states
system.mem_ctrls06_0.memoryStateTime::SREF 545918595516                       # Time in different power states
system.mem_ctrls06_0.memoryStateTime::PRE_PDN 393015112787                       # Time in different power states
system.mem_ctrls06_0.memoryStateTime::ACT  41187970390                       # Time in different power states
system.mem_ctrls06_0.memoryStateTime::ACT_PDN 504766435308                       # Time in different power states
system.mem_ctrls06_0.preBackEnergy         5852759040                       # Energy for precharge background per rank (pJ)
system.mem_ctrls06_0.preEnergy              701376720                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls06_0.prePowerDownEnergy  150920187360                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls06_0.readEnergy            1623693120                       # Energy for read commands per rank (pJ)
system.mem_ctrls06_0.refreshEnergy       76723052640.000015                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls06_0.selfRefreshEnergy   153927669780                       # Energy for self refresh per rank (pJ)
system.mem_ctrls06_0.totalEnergy         653843147400                       # Total energy per rank (pJ)
system.mem_ctrls06_0.totalIdleTime       1443608410800                       # Total Idle time Per DRAM Rank
system.mem_ctrls06_0.writeEnergy            524338560                       # Energy for write commands per rank (pJ)
system.mem_ctrls06_1.actBackEnergy        32291109330                       # Energy for active background per rank (pJ)
system.mem_ctrls06_1.actEnergy             1321199880                       # Energy for activate commands per rank (pJ)
system.mem_ctrls06_1.actPowerDownEnergy  229333819380                       # Energy for active power-down per rank (pJ)
system.mem_ctrls06_1.averagePower          427.287496                       # Core power per rank (mW)
system.mem_ctrls06_1.memoryStateTime::IDLE  11963131947                       # Time in different power states
system.mem_ctrls06_1.memoryStateTime::REF  32398860000                       # Time in different power states
system.mem_ctrls06_1.memoryStateTime::SREF 547404034097                       # Time in different power states
system.mem_ctrls06_1.memoryStateTime::PRE_PDN 392671860850                       # Time in different power states
system.mem_ctrls06_1.memoryStateTime::ACT  41747568109                       # Time in different power states
system.mem_ctrls06_1.memoryStateTime::ACT_PDN 502926357844                       # Time in different power states
system.mem_ctrls06_1.preBackEnergy         5846953440                       # Energy for precharge background per rank (pJ)
system.mem_ctrls06_1.preEnergy              702234390                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls06_1.prePowerDownEnergy  150788646720                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls06_1.readEnergy            1618316700                       # Energy for read commands per rank (pJ)
system.mem_ctrls06_1.refreshEnergy       76590905040.000015                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls06_1.selfRefreshEnergy   154315330740                       # Energy for self refresh per rank (pJ)
system.mem_ctrls06_1.totalEnergy         653369572140                       # Total energy per rank (pJ)
system.mem_ctrls06_1.totalIdleTime       1442903956060                       # Total Idle time Per DRAM Rank
system.mem_ctrls06_1.writeEnergy            529125300                       # Energy for write commands per rank (pJ)
system.mem_ctrls07.avgBusLat                  5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls07.avgGap                  2331090.37                       # Average gap between requests
system.mem_ctrls07.avgMemAccLat             128592.18                       # Average memory access latency per DRAM burst
system.mem_ctrls07.avgPriority_.ruby.dir_cntrl7::samples    655806.00                       # Average QoS priority value for accepted requests
system.mem_ctrls07.avgQLat                  109842.18                       # Average queueing delay per DRAM burst
system.mem_ctrls07.avgRdBW                      19.00                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls07.avgRdBWSys                   19.01                       # Average system read bandwidth in MiByte/s
system.mem_ctrls07.avgRdQLen                     1.01                       # Average read queue length when enqueuing
system.mem_ctrls07.avgWrBW                       8.44                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls07.avgWrBWSys                    8.44                       # Average system write bandwidth in MiByte/s
system.mem_ctrls07.avgWrQLen                    24.65                       # Average write queue length when enqueuing
system.mem_ctrls07.busUtil                       0.21                       # Data bus utilization in percentage
system.mem_ctrls07.busUtilRead                   0.15                       # Data bus utilization in percentage for reads
system.mem_ctrls07.busUtilWrite                  0.07                       # Data bus utilization in percentage for writes
system.mem_ctrls07.bw_read::.ruby.dir_cntrl7     19008726                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls07.bw_read::total            19008726                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls07.bw_total::.ruby.dir_cntrl7     27453063                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls07.bw_total::total           27453063                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls07.bw_write::.ruby.dir_cntrl7      8444337                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls07.bw_write::total            8444337                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls07.bytesPerActivate::samples       369949                       # Bytes accessed per row activation
system.mem_ctrls07.bytesPerActivate::mean   113.451314                       # Bytes accessed per row activation
system.mem_ctrls07.bytesPerActivate::gmean    86.995040                       # Bytes accessed per row activation
system.mem_ctrls07.bytesPerActivate::stdev   124.527489                       # Bytes accessed per row activation
system.mem_ctrls07.bytesPerActivate::0-127       280631     75.86%     75.86% # Bytes accessed per row activation
system.mem_ctrls07.bytesPerActivate::128-255        51654     13.96%     89.82% # Bytes accessed per row activation
system.mem_ctrls07.bytesPerActivate::256-383        16356      4.42%     94.24% # Bytes accessed per row activation
system.mem_ctrls07.bytesPerActivate::384-511        12355      3.34%     97.58% # Bytes accessed per row activation
system.mem_ctrls07.bytesPerActivate::512-639         3087      0.83%     98.41% # Bytes accessed per row activation
system.mem_ctrls07.bytesPerActivate::640-767         2208      0.60%     99.01% # Bytes accessed per row activation
system.mem_ctrls07.bytesPerActivate::768-895         1787      0.48%     99.49% # Bytes accessed per row activation
system.mem_ctrls07.bytesPerActivate::896-1023         1387      0.37%     99.87% # Bytes accessed per row activation
system.mem_ctrls07.bytesPerActivate::1024-1151          484      0.13%    100.00% # Bytes accessed per row activation
system.mem_ctrls07.bytesPerActivate::total       369949                       # Bytes accessed per row activation
system.mem_ctrls07.bytesReadDRAM             29059264                       # Total number of bytes read from DRAM
system.mem_ctrls07.bytesReadSys              29066432                       # Total read bytes from the system interface side
system.mem_ctrls07.bytesReadWrQ                  7168                       # Total number of bytes read from write queue
system.mem_ctrls07.bytesWritten              12911872                       # Total number of bytes written to DRAM
system.mem_ctrls07.bytesWrittenSys           12912320                       # Total written bytes from the system interface side
system.mem_ctrls07.bytes_read::.ruby.dir_cntrl7     29066432                       # Number of bytes read from this memory
system.mem_ctrls07.bytes_read::total         29066432                       # Number of bytes read from this memory
system.mem_ctrls07.bytes_written::.ruby.dir_cntrl7     12912320                       # Number of bytes written to this memory
system.mem_ctrls07.bytes_written::total      12912320                       # Number of bytes written to this memory
system.mem_ctrls07.masterReadAccesses::.ruby.dir_cntrl7       454163                       # Per-master read serviced memory accesses
system.mem_ctrls07.masterReadAvgLat::.ruby.dir_cntrl7    128560.47                       # Per-master read average memory access latency
system.mem_ctrls07.masterReadBytes::.ruby.dir_cntrl7     29059264                       # Per-master bytes read from memory
system.mem_ctrls07.masterReadRate::.ruby.dir_cntrl7 19004037.944605067372                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls07.masterReadTotalLat::.ruby.dir_cntrl7  58387406906                       # Per-master read total memory access latency
system.mem_ctrls07.masterWriteAccesses::.ruby.dir_cntrl7       201755                       # Per-master write serviced memory accesses
system.mem_ctrls07.masterWriteAvgLat::.ruby.dir_cntrl7 179945157.00                       # Per-master write average memory access latency
system.mem_ctrls07.masterWriteBytes::.ruby.dir_cntrl7     12911872                       # Per-master bytes write to memory
system.mem_ctrls07.masterWriteRate::.ruby.dir_cntrl7 8444044.055069107562                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls07.masterWriteTotalLat::.ruby.dir_cntrl7 36304835149608                       # Per-master write total memory access latency
system.mem_ctrls07.mergedWrBursts                   0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls07.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls07.numRdRetry                       0                       # Number of times read queue was full causing retry
system.mem_ctrls07.numReadWriteTurnArounds        11406                       # Number of turnarounds from READ to WRITE
system.mem_ctrls07.numStayReadState           1344145                       # Number of times bus staying in READ state
system.mem_ctrls07.numStayWriteState           198903                       # Number of times bus staying in WRITE state
system.mem_ctrls07.numWrRetry                       0                       # Number of times write queue was full causing retry
system.mem_ctrls07.numWriteReadTurnArounds        11406                       # Number of turnarounds from WRITE to READ
system.mem_ctrls07.num_reads::.ruby.dir_cntrl7       454163                       # Number of read requests responded to by this memory
system.mem_ctrls07.num_reads::total            454163                       # Number of read requests responded to by this memory
system.mem_ctrls07.num_writes::.ruby.dir_cntrl7       201755                       # Number of write requests responded to by this memory
system.mem_ctrls07.num_writes::total           201755                       # Number of write requests responded to by this memory
system.mem_ctrls07.pageHitRate                  43.59                       # Row buffer hit rate, read and write combined
system.mem_ctrls07.peakBW                    12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls07.perBankRdBursts::0           28626                       # Per bank write bursts
system.mem_ctrls07.perBankRdBursts::1           28415                       # Per bank write bursts
system.mem_ctrls07.perBankRdBursts::2           28646                       # Per bank write bursts
system.mem_ctrls07.perBankRdBursts::3           28621                       # Per bank write bursts
system.mem_ctrls07.perBankRdBursts::4           28315                       # Per bank write bursts
system.mem_ctrls07.perBankRdBursts::5           28222                       # Per bank write bursts
system.mem_ctrls07.perBankRdBursts::6           28313                       # Per bank write bursts
system.mem_ctrls07.perBankRdBursts::7           28187                       # Per bank write bursts
system.mem_ctrls07.perBankRdBursts::8           28173                       # Per bank write bursts
system.mem_ctrls07.perBankRdBursts::9           28359                       # Per bank write bursts
system.mem_ctrls07.perBankRdBursts::10          28118                       # Per bank write bursts
system.mem_ctrls07.perBankRdBursts::11          28378                       # Per bank write bursts
system.mem_ctrls07.perBankRdBursts::12          28148                       # Per bank write bursts
system.mem_ctrls07.perBankRdBursts::13          28632                       # Per bank write bursts
system.mem_ctrls07.perBankRdBursts::14          28445                       # Per bank write bursts
system.mem_ctrls07.perBankRdBursts::15          28453                       # Per bank write bursts
system.mem_ctrls07.perBankWrBursts::0           12603                       # Per bank write bursts
system.mem_ctrls07.perBankWrBursts::1           12526                       # Per bank write bursts
system.mem_ctrls07.perBankWrBursts::2           12615                       # Per bank write bursts
system.mem_ctrls07.perBankWrBursts::3           12647                       # Per bank write bursts
system.mem_ctrls07.perBankWrBursts::4           12484                       # Per bank write bursts
system.mem_ctrls07.perBankWrBursts::5           12458                       # Per bank write bursts
system.mem_ctrls07.perBankWrBursts::6           12544                       # Per bank write bursts
system.mem_ctrls07.perBankWrBursts::7           12519                       # Per bank write bursts
system.mem_ctrls07.perBankWrBursts::8           12472                       # Per bank write bursts
system.mem_ctrls07.perBankWrBursts::9           12568                       # Per bank write bursts
system.mem_ctrls07.perBankWrBursts::10          12716                       # Per bank write bursts
system.mem_ctrls07.perBankWrBursts::11          12783                       # Per bank write bursts
system.mem_ctrls07.perBankWrBursts::12          12716                       # Per bank write bursts
system.mem_ctrls07.perBankWrBursts::13          12777                       # Per bank write bursts
system.mem_ctrls07.perBankWrBursts::14          12691                       # Per bank write bursts
system.mem_ctrls07.perBankWrBursts::15          12629                       # Per bank write bursts
system.mem_ctrls07.priorityMaxLatency    0.105486826786                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls07.priorityMinLatency    0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls07.pwrStateResidencyTicks::UNDEFINED 2842138133883                       # Cumulative time (in ticks) in various power states
system.mem_ctrls07.rdPerTurnAround::samples        11406                       # Reads before turning the bus around for writes
system.mem_ctrls07.rdPerTurnAround::mean    39.805892                       # Reads before turning the bus around for writes
system.mem_ctrls07.rdPerTurnAround::gmean    29.601856                       # Reads before turning the bus around for writes
system.mem_ctrls07.rdPerTurnAround::stdev   578.544118                       # Reads before turning the bus around for writes
system.mem_ctrls07.rdPerTurnAround::0-2047        11405     99.99%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls07.rdPerTurnAround::61440-63487            1      0.01%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls07.rdPerTurnAround::total        11406                       # Reads before turning the bus around for writes
system.mem_ctrls07.rdQLenPdf::0                418693                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::1                 32313                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::2                  2154                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::3                   477                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::4                   263                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::5                   124                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::6                    24                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::7                     3                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::8                     0                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::9                     0                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::10                    0                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::11                    0                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::12                    0                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::13                    0                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::14                    0                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::15                    0                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::16                    0                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::17                    0                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::18                    0                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::19                    0                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::20                    0                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::21                    0                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::22                    0                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::23                    0                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::24                    0                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::25                    0                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::26                    0                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::27                    0                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::28                    0                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::29                    0                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::30                    0                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::31                    0                       # What read queue length does an incoming req see
system.mem_ctrls07.readBursts                  454163                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls07.readPktSize::0                   0                       # Read request sizes (log2)
system.mem_ctrls07.readPktSize::1                   0                       # Read request sizes (log2)
system.mem_ctrls07.readPktSize::2                   0                       # Read request sizes (log2)
system.mem_ctrls07.readPktSize::3                   0                       # Read request sizes (log2)
system.mem_ctrls07.readPktSize::4                   0                       # Read request sizes (log2)
system.mem_ctrls07.readPktSize::5                   0                       # Read request sizes (log2)
system.mem_ctrls07.readPktSize::6              454163                       # Read request sizes (log2)
system.mem_ctrls07.readReqs                    454163                       # Number of read requests accepted
system.mem_ctrls07.readRowHitRate               38.90                       # Row buffer hit rate for reads
system.mem_ctrls07.readRowHits                 176612                       # Number of row buffer hits during reads
system.mem_ctrls07.servicedByWrQ                  112                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls07.totBusLat               2270255000                       # Total ticks spent in databus transfers
system.mem_ctrls07.totGap                1529004135330                       # Total gap between requests
system.mem_ctrls07.totMemAccLat           58387406906                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls07.totQLat                49873950656                       # Total ticks spent queuing
system.mem_ctrls07.wrPerTurnAround::samples        11406                       # Writes before turning the bus around for reads
system.mem_ctrls07.wrPerTurnAround::mean    17.687884                       # Writes before turning the bus around for reads
system.mem_ctrls07.wrPerTurnAround::gmean    17.666637                       # Writes before turning the bus around for reads
system.mem_ctrls07.wrPerTurnAround::stdev     0.854463                       # Writes before turning the bus around for reads
system.mem_ctrls07.wrPerTurnAround::16           2042     17.90%     17.90% # Writes before turning the bus around for reads
system.mem_ctrls07.wrPerTurnAround::17            139      1.22%     19.12% # Writes before turning the bus around for reads
system.mem_ctrls07.wrPerTurnAround::18           8700     76.28%     95.40% # Writes before turning the bus around for reads
system.mem_ctrls07.wrPerTurnAround::19            445      3.90%     99.30% # Writes before turning the bus around for reads
system.mem_ctrls07.wrPerTurnAround::20             46      0.40%     99.70% # Writes before turning the bus around for reads
system.mem_ctrls07.wrPerTurnAround::21             19      0.17%     99.87% # Writes before turning the bus around for reads
system.mem_ctrls07.wrPerTurnAround::22             10      0.09%     99.96% # Writes before turning the bus around for reads
system.mem_ctrls07.wrPerTurnAround::23              2      0.02%     99.97% # Writes before turning the bus around for reads
system.mem_ctrls07.wrPerTurnAround::24              2      0.02%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls07.wrPerTurnAround::25              1      0.01%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls07.wrPerTurnAround::total        11406                       # Writes before turning the bus around for reads
system.mem_ctrls07.wrQLenPdf::0                     0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::1                     0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::2                     0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::3                     0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::4                     0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::5                     0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::6                     0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::7                     0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::8                     0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::9                     0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::10                    0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::11                    0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::12                    0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::13                    0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::14                    0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::15                 9190                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::16                 9384                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::17                11176                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::18                11353                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::19                11421                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::20                11448                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::21                11475                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::22                11513                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::23                11501                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::24                11507                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::25                11500                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::26                11505                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::27                11497                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::28                11476                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::29                11454                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::30                11451                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::31                11432                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::32                11419                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::33                   41                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::34                    5                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::35                    3                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::36                    2                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::37                    1                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::38                    1                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::39                    0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::40                    0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::41                    0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::42                    0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::43                    0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::44                    0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::45                    0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::46                    0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::47                    0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::48                    0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::49                    0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::50                    0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::51                    0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::52                    0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::53                    0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::54                    0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::55                    0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::56                    0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::57                    0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::58                    0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::59                    0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::60                    0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::61                    0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::62                    0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::63                    0                       # What write queue length does an incoming req see
system.mem_ctrls07.writeBursts                 201755                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls07.writePktSize::0                  0                       # Write request sizes (log2)
system.mem_ctrls07.writePktSize::1                  0                       # Write request sizes (log2)
system.mem_ctrls07.writePktSize::2                  0                       # Write request sizes (log2)
system.mem_ctrls07.writePktSize::3                  0                       # Write request sizes (log2)
system.mem_ctrls07.writePktSize::4                  0                       # Write request sizes (log2)
system.mem_ctrls07.writePktSize::5                  0                       # Write request sizes (log2)
system.mem_ctrls07.writePktSize::6             201755                       # Write request sizes (log2)
system.mem_ctrls07.writeReqs                   201755                       # Number of write requests accepted
system.mem_ctrls07.writeRowHitRate              54.14                       # Row buffer hit rate for writes
system.mem_ctrls07.writeRowHits                109239                       # Number of row buffer hits during writes
system.mem_ctrls07_0.actBackEnergy        32216097330                       # Energy for active background per rank (pJ)
system.mem_ctrls07_0.actEnergy             1319771880                       # Energy for activate commands per rank (pJ)
system.mem_ctrls07_0.actPowerDownEnergy  229536360900                       # Energy for active power-down per rank (pJ)
system.mem_ctrls07_0.averagePower          427.342268                       # Core power per rank (mW)
system.mem_ctrls07_0.memoryStateTime::IDLE  11944714065                       # Time in different power states
system.mem_ctrls07_0.memoryStateTime::REF  32415240000                       # Time in different power states
system.mem_ctrls07_0.memoryStateTime::SREF 546923550061                       # Time in different power states
system.mem_ctrls07_0.memoryStateTime::PRE_PDN 392863034085                       # Time in different power states
system.mem_ctrls07_0.memoryStateTime::ACT  41595335073                       # Time in different power states
system.mem_ctrls07_0.memoryStateTime::ACT_PDN 503368437777                       # Time in different power states
system.mem_ctrls07_0.preBackEnergy         5850442080                       # Energy for precharge background per rank (pJ)
system.mem_ctrls07_0.preEnergy              701475390                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls07_0.prePowerDownEnergy  150859402560                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls07_0.readEnergy            1623250440                       # Energy for read commands per rank (pJ)
system.mem_ctrls07_0.refreshEnergy       76629627360.000015                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls07_0.selfRefreshEnergy   154161548580                       # Energy for self refresh per rank (pJ)
system.mem_ctrls07_0.totalEnergy         653453324850                       # Total energy per rank (pJ)
system.mem_ctrls07_0.totalIdleTime       1443011461080                       # Total Idle time Per DRAM Rank
system.mem_ctrls07_0.writeEnergy            524067120                       # Energy for write commands per rank (pJ)
system.mem_ctrls07_1.actBackEnergy        32346842220                       # Energy for active background per rank (pJ)
system.mem_ctrls07_1.actEnergy             1321663980                       # Energy for activate commands per rank (pJ)
system.mem_ctrls07_1.actPowerDownEnergy  229033985130                       # Energy for active power-down per rank (pJ)
system.mem_ctrls07_1.averagePower          427.144295                       # Core power per rank (mW)
system.mem_ctrls07_1.memoryStateTime::IDLE  11953431987                       # Time in different power states
system.mem_ctrls07_1.memoryStateTime::REF  32379360000                       # Time in different power states
system.mem_ctrls07_1.memoryStateTime::SREF 548012953298                       # Time in different power states
system.mem_ctrls07_1.memoryStateTime::PRE_PDN 392604003218                       # Time in different power states
system.mem_ctrls07_1.memoryStateTime::ACT  41895060773                       # Time in different power states
system.mem_ctrls07_1.memoryStateTime::ACT_PDN 502268218022                       # Time in different power states
system.mem_ctrls07_1.preBackEnergy         5846000160                       # Energy for precharge background per rank (pJ)
system.mem_ctrls07_1.preEnergy              702481065                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls07_1.prePowerDownEnergy  150762684000                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls07_1.readEnergy            1618680840                       # Energy for read commands per rank (pJ)
system.mem_ctrls07_1.refreshEnergy       76544807040.000015                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls07_1.selfRefreshEnergy   154413426300                       # Energy for self refresh per rank (pJ)
system.mem_ctrls07_1.totalEnergy         653150602335                       # Total energy per rank (pJ)
system.mem_ctrls07_1.totalIdleTime       1442778412570                       # Total Idle time Per DRAM Rank
system.mem_ctrls07_1.writeEnergy            529057440                       # Energy for write commands per rank (pJ)
system.mem_ctrls08.avgBusLat                  5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls08.avgGap                  2331417.64                       # Average gap between requests
system.mem_ctrls08.avgMemAccLat             128971.54                       # Average memory access latency per DRAM burst
system.mem_ctrls08.avgPriority_.ruby.dir_cntrl8::samples    655766.00                       # Average QoS priority value for accepted requests
system.mem_ctrls08.avgQLat                  110221.54                       # Average queueing delay per DRAM burst
system.mem_ctrls08.avgRdBW                      19.00                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls08.avgRdBWSys                   19.01                       # Average system read bandwidth in MiByte/s
system.mem_ctrls08.avgRdQLen                     1.01                       # Average read queue length when enqueuing
system.mem_ctrls08.avgWrBW                       8.44                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls08.avgWrBWSys                    8.44                       # Average system write bandwidth in MiByte/s
system.mem_ctrls08.avgWrQLen                    24.55                       # Average write queue length when enqueuing
system.mem_ctrls08.busUtil                       0.21                       # Data bus utilization in percentage
system.mem_ctrls08.busUtilRead                   0.15                       # Data bus utilization in percentage for reads
system.mem_ctrls08.busUtilWrite                  0.07                       # Data bus utilization in percentage for writes
system.mem_ctrls08.bw_read::.ruby.dir_cntrl8     19007219                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls08.bw_read::total            19007219                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls08.bw_total::.ruby.dir_cntrl8     27451137                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls08.bw_total::total           27451137                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls08.bw_write::.ruby.dir_cntrl8      8443918                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls08.bw_write::total            8443918                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls08.bytesPerActivate::samples       369823                       # Bytes accessed per row activation
system.mem_ctrls08.bytesPerActivate::mean   113.484083                       # Bytes accessed per row activation
system.mem_ctrls08.bytesPerActivate::gmean    87.037591                       # Bytes accessed per row activation
system.mem_ctrls08.bytesPerActivate::stdev   124.542854                       # Bytes accessed per row activation
system.mem_ctrls08.bytesPerActivate::0-127       280215     75.77%     75.77% # Bytes accessed per row activation
system.mem_ctrls08.bytesPerActivate::128-255        51925     14.04%     89.81% # Bytes accessed per row activation
system.mem_ctrls08.bytesPerActivate::256-383        16417      4.44%     94.25% # Bytes accessed per row activation
system.mem_ctrls08.bytesPerActivate::384-511        12334      3.34%     97.58% # Bytes accessed per row activation
system.mem_ctrls08.bytesPerActivate::512-639         3053      0.83%     98.41% # Bytes accessed per row activation
system.mem_ctrls08.bytesPerActivate::640-767         2188      0.59%     99.00% # Bytes accessed per row activation
system.mem_ctrls08.bytesPerActivate::768-895         1767      0.48%     99.48% # Bytes accessed per row activation
system.mem_ctrls08.bytesPerActivate::896-1023         1440      0.39%     99.87% # Bytes accessed per row activation
system.mem_ctrls08.bytesPerActivate::1024-1151          484      0.13%    100.00% # Bytes accessed per row activation
system.mem_ctrls08.bytesPerActivate::total       369823                       # Bytes accessed per row activation
system.mem_ctrls08.bytesReadDRAM             29057344                       # Total number of bytes read from DRAM
system.mem_ctrls08.bytesReadSys              29064128                       # Total read bytes from the system interface side
system.mem_ctrls08.bytesReadWrQ                  6784                       # Total number of bytes read from write queue
system.mem_ctrls08.bytesWritten              12911680                       # Total number of bytes written to DRAM
system.mem_ctrls08.bytesWrittenSys           12911680                       # Total written bytes from the system interface side
system.mem_ctrls08.bytes_read::.ruby.dir_cntrl8     29064128                       # Number of bytes read from this memory
system.mem_ctrls08.bytes_read::total         29064128                       # Number of bytes read from this memory
system.mem_ctrls08.bytes_written::.ruby.dir_cntrl8     12911680                       # Number of bytes written to this memory
system.mem_ctrls08.bytes_written::total      12911680                       # Number of bytes written to this memory
system.mem_ctrls08.masterReadAccesses::.ruby.dir_cntrl8       454127                       # Per-master read serviced memory accesses
system.mem_ctrls08.masterReadAvgLat::.ruby.dir_cntrl8    128941.44                       # Per-master read average memory access latency
system.mem_ctrls08.masterReadBytes::.ruby.dir_cntrl8     29057344                       # Per-master bytes read from memory
system.mem_ctrls08.masterReadRate::.ruby.dir_cntrl8 19002782.312223818153                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls08.masterReadTotalLat::.ruby.dir_cntrl8  58555787293                       # Per-master read total memory access latency
system.mem_ctrls08.masterWriteAccesses::.ruby.dir_cntrl8       201745                       # Per-master write serviced memory accesses
system.mem_ctrls08.masterWriteAvgLat::.ruby.dir_cntrl8 179085238.40                       # Per-master write average memory access latency
system.mem_ctrls08.masterWriteBytes::.ruby.dir_cntrl8     12911680                       # Per-master bytes write to memory
system.mem_ctrls08.masterWriteRate::.ruby.dir_cntrl8 8443918.491830982268                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls08.masterWriteTotalLat::.ruby.dir_cntrl8 36129551421953                       # Per-master write total memory access latency
system.mem_ctrls08.mergedWrBursts                   0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls08.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls08.numRdRetry                       0                       # Number of times read queue was full causing retry
system.mem_ctrls08.numReadWriteTurnArounds        11327                       # Number of turnarounds from READ to WRITE
system.mem_ctrls08.numStayReadState           1345139                       # Number of times bus staying in READ state
system.mem_ctrls08.numStayWriteState           198242                       # Number of times bus staying in WRITE state
system.mem_ctrls08.numWrRetry                       0                       # Number of times write queue was full causing retry
system.mem_ctrls08.numWriteReadTurnArounds        11327                       # Number of turnarounds from WRITE to READ
system.mem_ctrls08.num_reads::.ruby.dir_cntrl8       454127                       # Number of read requests responded to by this memory
system.mem_ctrls08.num_reads::total            454127                       # Number of read requests responded to by this memory
system.mem_ctrls08.num_writes::.ruby.dir_cntrl8       201745                       # Number of write requests responded to by this memory
system.mem_ctrls08.num_writes::total           201745                       # Number of write requests responded to by this memory
system.mem_ctrls08.pageHitRate                  43.60                       # Row buffer hit rate, read and write combined
system.mem_ctrls08.peakBW                    12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls08.perBankRdBursts::0           28761                       # Per bank write bursts
system.mem_ctrls08.perBankRdBursts::1           28523                       # Per bank write bursts
system.mem_ctrls08.perBankRdBursts::2           28535                       # Per bank write bursts
system.mem_ctrls08.perBankRdBursts::3           28546                       # Per bank write bursts
system.mem_ctrls08.perBankRdBursts::4           28472                       # Per bank write bursts
system.mem_ctrls08.perBankRdBursts::5           28271                       # Per bank write bursts
system.mem_ctrls08.perBankRdBursts::6           28216                       # Per bank write bursts
system.mem_ctrls08.perBankRdBursts::7           28134                       # Per bank write bursts
system.mem_ctrls08.perBankRdBursts::8           28171                       # Per bank write bursts
system.mem_ctrls08.perBankRdBursts::9           28453                       # Per bank write bursts
system.mem_ctrls08.perBankRdBursts::10          28050                       # Per bank write bursts
system.mem_ctrls08.perBankRdBursts::11          28310                       # Per bank write bursts
system.mem_ctrls08.perBankRdBursts::12          28148                       # Per bank write bursts
system.mem_ctrls08.perBankRdBursts::13          28676                       # Per bank write bursts
system.mem_ctrls08.perBankRdBursts::14          28380                       # Per bank write bursts
system.mem_ctrls08.perBankRdBursts::15          28375                       # Per bank write bursts
system.mem_ctrls08.perBankWrBursts::0           12656                       # Per bank write bursts
system.mem_ctrls08.perBankWrBursts::1           12597                       # Per bank write bursts
system.mem_ctrls08.perBankWrBursts::2           12549                       # Per bank write bursts
system.mem_ctrls08.perBankWrBursts::3           12629                       # Per bank write bursts
system.mem_ctrls08.perBankWrBursts::4           12557                       # Per bank write bursts
system.mem_ctrls08.perBankWrBursts::5           12488                       # Per bank write bursts
system.mem_ctrls08.perBankWrBursts::6           12488                       # Per bank write bursts
system.mem_ctrls08.perBankWrBursts::7           12497                       # Per bank write bursts
system.mem_ctrls08.perBankWrBursts::8           12476                       # Per bank write bursts
system.mem_ctrls08.perBankWrBursts::9           12611                       # Per bank write bursts
system.mem_ctrls08.perBankWrBursts::10          12675                       # Per bank write bursts
system.mem_ctrls08.perBankWrBursts::11          12735                       # Per bank write bursts
system.mem_ctrls08.perBankWrBursts::12          12702                       # Per bank write bursts
system.mem_ctrls08.perBankWrBursts::13          12789                       # Per bank write bursts
system.mem_ctrls08.perBankWrBursts::14          12685                       # Per bank write bursts
system.mem_ctrls08.perBankWrBursts::15          12611                       # Per bank write bursts
system.mem_ctrls08.priorityMaxLatency    0.103256017474                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls08.priorityMinLatency    0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls08.pwrStateResidencyTicks::UNDEFINED 2842138133883                       # Cumulative time (in ticks) in various power states
system.mem_ctrls08.rdPerTurnAround::samples        11327                       # Reads before turning the bus around for writes
system.mem_ctrls08.rdPerTurnAround::mean    40.083606                       # Reads before turning the bus around for writes
system.mem_ctrls08.rdPerTurnAround::gmean    29.935609                       # Reads before turning the bus around for writes
system.mem_ctrls08.rdPerTurnAround::stdev   578.461969                       # Reads before turning the bus around for writes
system.mem_ctrls08.rdPerTurnAround::0-2047        11326     99.99%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls08.rdPerTurnAround::61440-63487            1      0.01%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls08.rdPerTurnAround::total        11327                       # Reads before turning the bus around for writes
system.mem_ctrls08.rdQLenPdf::0                418212                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::1                 32199                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::2                  2349                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::3                   711                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::4                   423                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::5                    82                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::6                    33                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::7                     9                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::8                     3                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::9                     0                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::10                    0                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::11                    0                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::12                    0                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::13                    0                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::14                    0                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::15                    0                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::16                    0                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::17                    0                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::18                    0                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::19                    0                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::20                    0                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::21                    0                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::22                    0                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::23                    0                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::24                    0                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::25                    0                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::26                    0                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::27                    0                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::28                    0                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::29                    0                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::30                    0                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::31                    0                       # What read queue length does an incoming req see
system.mem_ctrls08.readBursts                  454127                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls08.readPktSize::0                   0                       # Read request sizes (log2)
system.mem_ctrls08.readPktSize::1                   0                       # Read request sizes (log2)
system.mem_ctrls08.readPktSize::2                   0                       # Read request sizes (log2)
system.mem_ctrls08.readPktSize::3                   0                       # Read request sizes (log2)
system.mem_ctrls08.readPktSize::4                   0                       # Read request sizes (log2)
system.mem_ctrls08.readPktSize::5                   0                       # Read request sizes (log2)
system.mem_ctrls08.readPktSize::6              454127                       # Read request sizes (log2)
system.mem_ctrls08.readReqs                    454127                       # Number of read requests accepted
system.mem_ctrls08.readRowHitRate               38.88                       # Row buffer hit rate for reads
system.mem_ctrls08.readRowHits                 176544                       # Number of row buffer hits during reads
system.mem_ctrls08.servicedByWrQ                  106                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls08.totBusLat               2270105000                       # Total ticks spent in databus transfers
system.mem_ctrls08.totGap                1529111553138                       # Total gap between requests
system.mem_ctrls08.totMemAccLat           58555787293                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls08.totQLat                50042893543                       # Total ticks spent queuing
system.mem_ctrls08.wrPerTurnAround::samples        11327                       # Writes before turning the bus around for reads
system.mem_ctrls08.wrPerTurnAround::mean    17.810983                       # Writes before turning the bus around for reads
system.mem_ctrls08.wrPerTurnAround::gmean    17.795948                       # Writes before turning the bus around for reads
system.mem_ctrls08.wrPerTurnAround::stdev     0.715998                       # Writes before turning the bus around for reads
system.mem_ctrls08.wrPerTurnAround::16           1329     11.73%     11.73% # Writes before turning the bus around for reads
system.mem_ctrls08.wrPerTurnAround::17            116      1.02%     12.76% # Writes before turning the bus around for reads
system.mem_ctrls08.wrPerTurnAround::18           9311     82.20%     94.96% # Writes before turning the bus around for reads
system.mem_ctrls08.wrPerTurnAround::19            519      4.58%     99.54% # Writes before turning the bus around for reads
system.mem_ctrls08.wrPerTurnAround::20             43      0.38%     99.92% # Writes before turning the bus around for reads
system.mem_ctrls08.wrPerTurnAround::21              8      0.07%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls08.wrPerTurnAround::22              1      0.01%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls08.wrPerTurnAround::total        11327                       # Writes before turning the bus around for reads
system.mem_ctrls08.wrQLenPdf::0                     0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::1                     0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::2                     0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::3                     0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::4                     0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::5                     0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::6                     0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::7                     0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::8                     0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::9                     0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::10                    0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::11                    0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::12                    0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::13                    0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::14                    0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::15                 9856                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::16                10025                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::17                11170                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::18                11328                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::19                11368                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::20                11393                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::21                11395                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::22                11401                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::23                11408                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::24                11390                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::25                11403                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::26                11382                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::27                11370                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::28                11366                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::29                11366                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::30                11371                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::31                11356                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::32                11338                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::33                   39                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::34                   11                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::35                    4                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::36                    2                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::37                    2                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::38                    1                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::39                    0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::40                    0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::41                    0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::42                    0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::43                    0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::44                    0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::45                    0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::46                    0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::47                    0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::48                    0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::49                    0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::50                    0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::51                    0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::52                    0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::53                    0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::54                    0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::55                    0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::56                    0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::57                    0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::58                    0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::59                    0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::60                    0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::61                    0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::62                    0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::63                    0                       # What write queue length does an incoming req see
system.mem_ctrls08.writeBursts                 201745                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls08.writePktSize::0                  0                       # Write request sizes (log2)
system.mem_ctrls08.writePktSize::1                  0                       # Write request sizes (log2)
system.mem_ctrls08.writePktSize::2                  0                       # Write request sizes (log2)
system.mem_ctrls08.writePktSize::3                  0                       # Write request sizes (log2)
system.mem_ctrls08.writePktSize::4                  0                       # Write request sizes (log2)
system.mem_ctrls08.writePktSize::5                  0                       # Write request sizes (log2)
system.mem_ctrls08.writePktSize::6             201745                       # Write request sizes (log2)
system.mem_ctrls08.writeReqs                   201745                       # Number of write requests accepted
system.mem_ctrls08.writeRowHitRate              54.23                       # Row buffer hit rate for writes
system.mem_ctrls08.writeRowHits                109399                       # Number of row buffer hits during writes
system.mem_ctrls08_0.actBackEnergy        31908675810                       # Energy for active background per rank (pJ)
system.mem_ctrls08_0.actEnergy             1319829000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls08_0.actPowerDownEnergy  230029758600                       # Energy for active power-down per rank (pJ)
system.mem_ctrls08_0.averagePower          427.485090                       # Core power per rank (mW)
system.mem_ctrls08_0.memoryStateTime::IDLE  11952312639                       # Time in different power states
system.mem_ctrls08_0.memoryStateTime::REF  32434740000                       # Time in different power states
system.mem_ctrls08_0.memoryStateTime::SREF 546517364439                       # Time in different power states
system.mem_ctrls08_0.memoryStateTime::PRE_PDN 393024375907                       # Time in different power states
system.mem_ctrls08_0.memoryStateTime::ACT  40904160559                       # Time in different power states
system.mem_ctrls08_0.memoryStateTime::ACT_PDN 504450588446                       # Time in different power states
system.mem_ctrls08_0.preBackEnergy         5857723200                       # Energy for precharge background per rank (pJ)
system.mem_ctrls08_0.preEnergy              701501955                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls08_0.prePowerDownEnergy  150924252480                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls08_0.readEnergy            1624050120                       # Energy for read commands per rank (pJ)
system.mem_ctrls08_0.refreshEnergy       76675725360.000015                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls08_0.selfRefreshEnergy   154078525380                       # Energy for self refresh per rank (pJ)
system.mem_ctrls08_0.totalEnergy         653671715085                       # Total energy per rank (pJ)
system.mem_ctrls08_0.totalIdleTime       1443990451991                       # Total Idle time Per DRAM Rank
system.mem_ctrls08_0.writeEnergy            524406420                       # Energy for write commands per rank (pJ)
system.mem_ctrls08_1.actBackEnergy        31964965020                       # Energy for active background per rank (pJ)
system.mem_ctrls08_1.actEnergy             1320714360                       # Energy for activate commands per rank (pJ)
system.mem_ctrls08_1.actPowerDownEnergy  229920451980                       # Energy for active power-down per rank (pJ)
system.mem_ctrls08_1.averagePower          427.398396                       # Core power per rank (mW)
system.mem_ctrls08_1.memoryStateTime::IDLE  11986695100                       # Time in different power states
system.mem_ctrls08_1.memoryStateTime::REF  32411600000                       # Time in different power states
system.mem_ctrls08_1.memoryStateTime::SREF 546997865745                       # Time in different power states
system.mem_ctrls08_1.memoryStateTime::PRE_PDN 392487995487                       # Time in different power states
system.mem_ctrls08_1.memoryStateTime::ACT  41018504149                       # Time in different power states
system.mem_ctrls08_1.memoryStateTime::ACT_PDN 504211300708                       # Time in different power states
system.mem_ctrls08_1.preBackEnergy         5856629760                       # Energy for precharge background per rank (pJ)
system.mem_ctrls08_1.preEnergy              701976330                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls08_1.prePowerDownEnergy  150716464320                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls08_1.readEnergy            1617666960                       # Energy for read commands per rank (pJ)
system.mem_ctrls08_1.refreshEnergy       76621022400.000015                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls08_1.selfRefreshEnergy   154260862140                       # Energy for self refresh per rank (pJ)
system.mem_ctrls08_1.totalEnergy         653539150320                       # Total energy per rank (pJ)
system.mem_ctrls08_1.totalIdleTime       1443585184815                       # Total Idle time Per DRAM Rank
system.mem_ctrls08_1.writeEnergy            528702480                       # Energy for write commands per rank (pJ)
system.mem_ctrls09.avgBusLat                  5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls09.avgGap                  2330794.32                       # Average gap between requests
system.mem_ctrls09.avgMemAccLat             128826.43                       # Average memory access latency per DRAM burst
system.mem_ctrls09.avgPriority_.ruby.dir_cntrl9::samples    655938.00                       # Average QoS priority value for accepted requests
system.mem_ctrls09.avgQLat                  110076.43                       # Average queueing delay per DRAM burst
system.mem_ctrls09.avgRdBW                      19.01                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls09.avgRdBWSys                   19.01                       # Average system read bandwidth in MiByte/s
system.mem_ctrls09.avgRdQLen                     1.01                       # Average read queue length when enqueuing
system.mem_ctrls09.avgWrBW                       8.45                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls09.avgWrBWSys                    8.45                       # Average system write bandwidth in MiByte/s
system.mem_ctrls09.avgWrQLen                    24.41                       # Average write queue length when enqueuing
system.mem_ctrls09.busUtil                       0.21                       # Data bus utilization in percentage
system.mem_ctrls09.busUtilRead                   0.15                       # Data bus utilization in percentage for reads
system.mem_ctrls09.busUtilWrite                  0.07                       # Data bus utilization in percentage for writes
system.mem_ctrls09.bw_read::.ruby.dir_cntrl9     19010400                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls09.bw_read::total            19010400                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls09.bw_total::.ruby.dir_cntrl9     27458420                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls09.bw_total::total           27458420                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls09.bw_write::.ruby.dir_cntrl9      8448020                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls09.bw_write::total            8448020                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls09.bytesPerActivate::samples       370096                       # Bytes accessed per row activation
system.mem_ctrls09.bytesPerActivate::mean   113.428732                       # Bytes accessed per row activation
system.mem_ctrls09.bytesPerActivate::gmean    87.007102                       # Bytes accessed per row activation
system.mem_ctrls09.bytesPerActivate::stdev   124.404801                       # Bytes accessed per row activation
system.mem_ctrls09.bytesPerActivate::0-127       280616     75.82%     75.82% # Bytes accessed per row activation
system.mem_ctrls09.bytesPerActivate::128-255        51717     13.97%     89.80% # Bytes accessed per row activation
system.mem_ctrls09.bytesPerActivate::256-383        16557      4.47%     94.27% # Bytes accessed per row activation
system.mem_ctrls09.bytesPerActivate::384-511        12241      3.31%     97.58% # Bytes accessed per row activation
system.mem_ctrls09.bytesPerActivate::512-639         3190      0.86%     98.44% # Bytes accessed per row activation
system.mem_ctrls09.bytesPerActivate::640-767         2084      0.56%     99.00% # Bytes accessed per row activation
system.mem_ctrls09.bytesPerActivate::768-895         1798      0.49%     99.49% # Bytes accessed per row activation
system.mem_ctrls09.bytesPerActivate::896-1023         1417      0.38%     99.87% # Bytes accessed per row activation
system.mem_ctrls09.bytesPerActivate::1024-1151          476      0.13%    100.00% # Bytes accessed per row activation
system.mem_ctrls09.bytesPerActivate::total       370096                       # Bytes accessed per row activation
system.mem_ctrls09.bytesReadDRAM             29062144                       # Total number of bytes read from DRAM
system.mem_ctrls09.bytesReadSys              29068992                       # Total read bytes from the system interface side
system.mem_ctrls09.bytesReadWrQ                  6848                       # Total number of bytes read from write queue
system.mem_ctrls09.bytesWritten              12917376                       # Total number of bytes written to DRAM
system.mem_ctrls09.bytesWrittenSys           12917952                       # Total written bytes from the system interface side
system.mem_ctrls09.bytes_read::.ruby.dir_cntrl9     29068992                       # Number of bytes read from this memory
system.mem_ctrls09.bytes_read::total         29068992                       # Number of bytes read from this memory
system.mem_ctrls09.bytes_written::.ruby.dir_cntrl9     12917952                       # Number of bytes written to this memory
system.mem_ctrls09.bytes_written::total      12917952                       # Number of bytes written to this memory
system.mem_ctrls09.masterReadAccesses::.ruby.dir_cntrl9       454203                       # Per-master read serviced memory accesses
system.mem_ctrls09.masterReadAvgLat::.ruby.dir_cntrl9    128796.08                       # Per-master read average memory access latency
system.mem_ctrls09.masterReadBytes::.ruby.dir_cntrl9     29062144                       # Per-master bytes read from memory
system.mem_ctrls09.masterReadRate::.ruby.dir_cntrl9 19005921.393176939338                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls09.masterReadTotalLat::.ruby.dir_cntrl9  58499566262                       # Per-master read total memory access latency
system.mem_ctrls09.masterWriteAccesses::.ruby.dir_cntrl9       201843                       # Per-master write serviced memory accesses
system.mem_ctrls09.masterWriteAvgLat::.ruby.dir_cntrl9 178023972.97                       # Per-master write average memory access latency
system.mem_ctrls09.masterWriteBytes::.ruby.dir_cntrl9     12917376                       # Per-master bytes write to memory
system.mem_ctrls09.masterWriteRate::.ruby.dir_cntrl9 8447643.534562019631                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls09.masterWriteTotalLat::.ruby.dir_cntrl9 35932892776562                       # Per-master write total memory access latency
system.mem_ctrls09.mergedWrBursts                   1                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls09.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls09.numRdRetry                       0                       # Number of times read queue was full causing retry
system.mem_ctrls09.numReadWriteTurnArounds        11365                       # Number of turnarounds from READ to WRITE
system.mem_ctrls09.numStayReadState           1344677                       # Number of times bus staying in READ state
system.mem_ctrls09.numStayWriteState           198643                       # Number of times bus staying in WRITE state
system.mem_ctrls09.numWrRetry                       0                       # Number of times write queue was full causing retry
system.mem_ctrls09.numWriteReadTurnArounds        11365                       # Number of turnarounds from WRITE to READ
system.mem_ctrls09.num_reads::.ruby.dir_cntrl9       454203                       # Number of read requests responded to by this memory
system.mem_ctrls09.num_reads::total            454203                       # Number of read requests responded to by this memory
system.mem_ctrls09.num_writes::.ruby.dir_cntrl9       201843                       # Number of write requests responded to by this memory
system.mem_ctrls09.num_writes::total           201843                       # Number of write requests responded to by this memory
system.mem_ctrls09.pageHitRate                  43.58                       # Row buffer hit rate, read and write combined
system.mem_ctrls09.peakBW                    12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls09.perBankRdBursts::0           28682                       # Per bank write bursts
system.mem_ctrls09.perBankRdBursts::1           28538                       # Per bank write bursts
system.mem_ctrls09.perBankRdBursts::2           28607                       # Per bank write bursts
system.mem_ctrls09.perBankRdBursts::3           28540                       # Per bank write bursts
system.mem_ctrls09.perBankRdBursts::4           28391                       # Per bank write bursts
system.mem_ctrls09.perBankRdBursts::5           28255                       # Per bank write bursts
system.mem_ctrls09.perBankRdBursts::6           28280                       # Per bank write bursts
system.mem_ctrls09.perBankRdBursts::7           28147                       # Per bank write bursts
system.mem_ctrls09.perBankRdBursts::8           28196                       # Per bank write bursts
system.mem_ctrls09.perBankRdBursts::9           28403                       # Per bank write bursts
system.mem_ctrls09.perBankRdBursts::10          28093                       # Per bank write bursts
system.mem_ctrls09.perBankRdBursts::11          28338                       # Per bank write bursts
system.mem_ctrls09.perBankRdBursts::12          28195                       # Per bank write bursts
system.mem_ctrls09.perBankRdBursts::13          28666                       # Per bank write bursts
system.mem_ctrls09.perBankRdBursts::14          28386                       # Per bank write bursts
system.mem_ctrls09.perBankRdBursts::15          28379                       # Per bank write bursts
system.mem_ctrls09.perBankWrBursts::0           12614                       # Per bank write bursts
system.mem_ctrls09.perBankWrBursts::1           12606                       # Per bank write bursts
system.mem_ctrls09.perBankWrBursts::2           12598                       # Per bank write bursts
system.mem_ctrls09.perBankWrBursts::3           12621                       # Per bank write bursts
system.mem_ctrls09.perBankWrBursts::4           12521                       # Per bank write bursts
system.mem_ctrls09.perBankWrBursts::5           12476                       # Per bank write bursts
system.mem_ctrls09.perBankWrBursts::6           12519                       # Per bank write bursts
system.mem_ctrls09.perBankWrBursts::7           12500                       # Per bank write bursts
system.mem_ctrls09.perBankWrBursts::8           12483                       # Per bank write bursts
system.mem_ctrls09.perBankWrBursts::9           12607                       # Per bank write bursts
system.mem_ctrls09.perBankWrBursts::10          12683                       # Per bank write bursts
system.mem_ctrls09.perBankWrBursts::11          12763                       # Per bank write bursts
system.mem_ctrls09.perBankWrBursts::12          12726                       # Per bank write bursts
system.mem_ctrls09.perBankWrBursts::13          12823                       # Per bank write bursts
system.mem_ctrls09.perBankWrBursts::14          12686                       # Per bank write bursts
system.mem_ctrls09.perBankWrBursts::15          12608                       # Per bank write bursts
system.mem_ctrls09.priorityMaxLatency    0.097006273828                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls09.priorityMinLatency    0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls09.pwrStateResidencyTicks::UNDEFINED 2842138133883                       # Cumulative time (in ticks) in various power states
system.mem_ctrls09.rdPerTurnAround::samples        11365                       # Reads before turning the bus around for writes
system.mem_ctrls09.rdPerTurnAround::mean    39.953190                       # Reads before turning the bus around for writes
system.mem_ctrls09.rdPerTurnAround::gmean    29.769607                       # Reads before turning the bus around for writes
system.mem_ctrls09.rdPerTurnAround::stdev   579.168204                       # Reads before turning the bus around for writes
system.mem_ctrls09.rdPerTurnAround::0-2047        11364     99.99%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls09.rdPerTurnAround::61440-63487            1      0.01%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls09.rdPerTurnAround::total        11365                       # Reads before turning the bus around for writes
system.mem_ctrls09.rdQLenPdf::0                418012                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::1                 32369                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::2                  2165                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::3                   991                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::4                   453                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::5                    76                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::6                    26                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::7                     2                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::8                     1                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::9                     1                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::10                    0                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::11                    0                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::12                    0                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::13                    0                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::14                    0                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::15                    0                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::16                    0                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::17                    0                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::18                    0                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::19                    0                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::20                    0                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::21                    0                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::22                    0                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::23                    0                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::24                    0                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::25                    0                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::26                    0                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::27                    0                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::28                    0                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::29                    0                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::30                    0                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::31                    0                       # What read queue length does an incoming req see
system.mem_ctrls09.readBursts                  454203                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls09.readPktSize::0                   0                       # Read request sizes (log2)
system.mem_ctrls09.readPktSize::1                   0                       # Read request sizes (log2)
system.mem_ctrls09.readPktSize::2                   0                       # Read request sizes (log2)
system.mem_ctrls09.readPktSize::3                   0                       # Read request sizes (log2)
system.mem_ctrls09.readPktSize::4                   0                       # Read request sizes (log2)
system.mem_ctrls09.readPktSize::5                   0                       # Read request sizes (log2)
system.mem_ctrls09.readPktSize::6              454203                       # Read request sizes (log2)
system.mem_ctrls09.readReqs                    454203                       # Number of read requests accepted
system.mem_ctrls09.readRowHitRate               38.87                       # Row buffer hit rate for reads
system.mem_ctrls09.readRowHits                 176509                       # Number of row buffer hits during reads
system.mem_ctrls09.servicedByWrQ                  107                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls09.totBusLat               2270480000                       # Total ticks spent in databus transfers
system.mem_ctrls09.totGap                1529108291736                       # Total gap between requests
system.mem_ctrls09.totMemAccLat           58499566262                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls09.totQLat                49985266262                       # Total ticks spent queuing
system.mem_ctrls09.wrPerTurnAround::samples        11365                       # Writes before turning the bus around for reads
system.mem_ctrls09.wrPerTurnAround::mean    17.759261                       # Writes before turning the bus around for reads
system.mem_ctrls09.wrPerTurnAround::gmean    17.740380                       # Writes before turning the bus around for reads
system.mem_ctrls09.wrPerTurnAround::stdev     0.807030                       # Writes before turning the bus around for reads
system.mem_ctrls09.wrPerTurnAround::16           1672     14.71%     14.71% # Writes before turning the bus around for reads
system.mem_ctrls09.wrPerTurnAround::17            131      1.15%     15.86% # Writes before turning the bus around for reads
system.mem_ctrls09.wrPerTurnAround::18           8970     78.93%     94.79% # Writes before turning the bus around for reads
system.mem_ctrls09.wrPerTurnAround::19            501      4.41%     99.20% # Writes before turning the bus around for reads
system.mem_ctrls09.wrPerTurnAround::20             59      0.52%     99.72% # Writes before turning the bus around for reads
system.mem_ctrls09.wrPerTurnAround::21             21      0.18%     99.90% # Writes before turning the bus around for reads
system.mem_ctrls09.wrPerTurnAround::22              5      0.04%     99.95% # Writes before turning the bus around for reads
system.mem_ctrls09.wrPerTurnAround::23              2      0.02%     99.96% # Writes before turning the bus around for reads
system.mem_ctrls09.wrPerTurnAround::24              2      0.02%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls09.wrPerTurnAround::25              1      0.01%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls09.wrPerTurnAround::26              1      0.01%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls09.wrPerTurnAround::total        11365                       # Writes before turning the bus around for reads
system.mem_ctrls09.wrQLenPdf::0                     0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::1                     0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::2                     0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::3                     0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::4                     0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::5                     0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::6                     0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::7                     0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::8                     0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::9                     0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::10                    0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::11                    0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::12                    0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::13                    0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::14                    0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::15                 9537                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::16                 9724                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::17                11175                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::18                11338                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::19                11410                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::20                11424                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::21                11458                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::22                11461                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::23                11452                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::24                11453                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::25                11450                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::26                11434                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::27                11434                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::28                11422                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::29                11410                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::30                11402                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::31                11396                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::32                11377                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::33                   49                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::34                   17                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::35                   12                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::36                    5                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::37                    1                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::38                    1                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::39                    0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::40                    0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::41                    0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::42                    0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::43                    0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::44                    0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::45                    0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::46                    0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::47                    0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::48                    0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::49                    0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::50                    0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::51                    0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::52                    0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::53                    0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::54                    0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::55                    0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::56                    0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::57                    0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::58                    0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::59                    0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::60                    0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::61                    0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::62                    0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::63                    0                       # What write queue length does an incoming req see
system.mem_ctrls09.writeBursts                 201843                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls09.writePktSize::0                  0                       # Write request sizes (log2)
system.mem_ctrls09.writePktSize::1                  0                       # Write request sizes (log2)
system.mem_ctrls09.writePktSize::2                  0                       # Write request sizes (log2)
system.mem_ctrls09.writePktSize::3                  0                       # Write request sizes (log2)
system.mem_ctrls09.writePktSize::4                  0                       # Write request sizes (log2)
system.mem_ctrls09.writePktSize::5                  0                       # Write request sizes (log2)
system.mem_ctrls09.writePktSize::6             201843                       # Write request sizes (log2)
system.mem_ctrls09.writeReqs                   201843                       # Number of write requests accepted
system.mem_ctrls09.writeRowHitRate              54.16                       # Row buffer hit rate for writes
system.mem_ctrls09.writeRowHits                109325                       # Number of row buffer hits during writes
system.mem_ctrls09_0.actBackEnergy        32118899220                       # Energy for active background per rank (pJ)
system.mem_ctrls09_0.actEnergy             1319964660                       # Energy for activate commands per rank (pJ)
system.mem_ctrls09_0.actPowerDownEnergy  229824694260                       # Energy for active power-down per rank (pJ)
system.mem_ctrls09_0.averagePower          427.644902                       # Core power per rank (mW)
system.mem_ctrls09_0.memoryStateTime::IDLE  12001613063                       # Time in different power states
system.mem_ctrls09_0.memoryStateTime::REF  32464120000                       # Time in different power states
system.mem_ctrls09_0.memoryStateTime::SREF 545420421025                       # Time in different power states
system.mem_ctrls09_0.memoryStateTime::PRE_PDN 393890205749                       # Time in different power states
system.mem_ctrls09_0.memoryStateTime::ACT  41338092471                       # Time in different power states
system.mem_ctrls09_0.memoryStateTime::ACT_PDN 503999727214                       # Time in different power states
system.mem_ctrls09_0.preBackEnergy         5874298560                       # Energy for precharge background per rank (pJ)
system.mem_ctrls09_0.preEnergy              701574060                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls09_0.prePowerDownEnergy  151253897760                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls09_0.readEnergy            1623928740                       # Energy for read commands per rank (pJ)
system.mem_ctrls09_0.refreshEnergy       76745179680.000015                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls09_0.selfRefreshEnergy   153898708500                       # Energy for self refresh per rank (pJ)
system.mem_ctrls09_0.totalEnergy         653916085020                       # Total energy per rank (pJ)
system.mem_ctrls09_0.totalIdleTime       1443309083580                       # Total Idle time Per DRAM Rank
system.mem_ctrls09_0.writeEnergy            524375100                       # Energy for write commands per rank (pJ)
system.mem_ctrls09_1.actBackEnergy        31705580820                       # Energy for active background per rank (pJ)
system.mem_ctrls09_1.actEnergy             1322527920                       # Energy for activate commands per rank (pJ)
system.mem_ctrls09_1.actPowerDownEnergy  229966995330                       # Energy for active power-down per rank (pJ)
system.mem_ctrls09_1.averagePower          427.380782                       # Core power per rank (mW)
system.mem_ctrls09_1.memoryStateTime::IDLE  11968225025                       # Time in different power states
system.mem_ctrls09_1.memoryStateTime::REF  32418360000                       # Time in different power states
system.mem_ctrls09_1.memoryStateTime::SREF 546816335261                       # Time in different power states
system.mem_ctrls09_1.memoryStateTime::PRE_PDN 393142143073                       # Time in different power states
system.mem_ctrls09_1.memoryStateTime::ACT  40450323721                       # Time in different power states
system.mem_ctrls09_1.memoryStateTime::ACT_PDN 504315179681                       # Time in different power states
system.mem_ctrls09_1.preBackEnergy         5853618720                       # Energy for precharge background per rank (pJ)
system.mem_ctrls09_1.preEnergy              702940260                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls09_1.prePowerDownEnergy  150969745440                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls09_1.readEnergy            1618323840                       # Energy for read commands per rank (pJ)
system.mem_ctrls09_1.refreshEnergy       76637003040.000015                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls09_1.selfRefreshEnergy   154177571700                       # Energy for self refresh per rank (pJ)
system.mem_ctrls09_1.totalEnergy         653512216650                       # Total energy per rank (pJ)
system.mem_ctrls09_1.totalIdleTime       1444160807098                       # Total Idle time Per DRAM Rank
system.mem_ctrls09_1.writeEnergy            529198380                       # Energy for write commands per rank (pJ)
system.mem_ctrls10.avgBusLat                  5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls10.avgGap                  2331344.82                       # Average gap between requests
system.mem_ctrls10.avgMemAccLat             128883.71                       # Average memory access latency per DRAM burst
system.mem_ctrls10.avgPriority_.ruby.dir_cntrl10::samples    655751.00                       # Average QoS priority value for accepted requests
system.mem_ctrls10.avgQLat                  110133.71                       # Average queueing delay per DRAM burst
system.mem_ctrls10.avgRdBW                      19.00                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls10.avgRdBWSys                   19.01                       # Average system read bandwidth in MiByte/s
system.mem_ctrls10.avgRdQLen                     1.01                       # Average read queue length when enqueuing
system.mem_ctrls10.avgWrBW                       8.44                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls10.avgWrBWSys                    8.44                       # Average system write bandwidth in MiByte/s
system.mem_ctrls10.avgWrQLen                    24.70                       # Average write queue length when enqueuing
system.mem_ctrls10.busUtil                       0.21                       # Data bus utilization in percentage
system.mem_ctrls10.busUtilRead                   0.15                       # Data bus utilization in percentage for reads
system.mem_ctrls10.busUtilWrite                  0.07                       # Data bus utilization in percentage for writes
system.mem_ctrls10.bw_read::.ruby.dir_cntrl10     19006591                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls10.bw_read::total            19006591                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls10.bw_total::.ruby.dir_cntrl10     27450091                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls10.bw_total::total           27450091                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls10.bw_write::.ruby.dir_cntrl10      8443500                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls10.bw_write::total            8443500                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls10.bytesPerActivate::samples       370068                       # Bytes accessed per row activation
system.mem_ctrls10.bytesPerActivate::mean   113.407222                       # Bytes accessed per row activation
system.mem_ctrls10.bytesPerActivate::gmean    87.018143                       # Bytes accessed per row activation
system.mem_ctrls10.bytesPerActivate::stdev   124.360601                       # Bytes accessed per row activation
system.mem_ctrls10.bytesPerActivate::0-127       280399     75.77%     75.77% # Bytes accessed per row activation
system.mem_ctrls10.bytesPerActivate::128-255        52026     14.06%     89.83% # Bytes accessed per row activation
system.mem_ctrls10.bytesPerActivate::256-383        16405      4.43%     94.26% # Bytes accessed per row activation
system.mem_ctrls10.bytesPerActivate::384-511        12361      3.34%     97.60% # Bytes accessed per row activation
system.mem_ctrls10.bytesPerActivate::512-639         3037      0.82%     98.42% # Bytes accessed per row activation
system.mem_ctrls10.bytesPerActivate::640-767         2126      0.57%     99.00% # Bytes accessed per row activation
system.mem_ctrls10.bytesPerActivate::768-895         1815      0.49%     99.49% # Bytes accessed per row activation
system.mem_ctrls10.bytesPerActivate::896-1023         1431      0.39%     99.87% # Bytes accessed per row activation
system.mem_ctrls10.bytesPerActivate::1024-1151          468      0.13%    100.00% # Bytes accessed per row activation
system.mem_ctrls10.bytesPerActivate::total       370068                       # Bytes accessed per row activation
system.mem_ctrls10.bytesReadDRAM             29057024                       # Total number of bytes read from DRAM
system.mem_ctrls10.bytesReadSys              29063168                       # Total read bytes from the system interface side
system.mem_ctrls10.bytesReadWrQ                  6144                       # Total number of bytes read from write queue
system.mem_ctrls10.bytesWritten              12911296                       # Total number of bytes written to DRAM
system.mem_ctrls10.bytesWrittenSys           12911040                       # Total written bytes from the system interface side
system.mem_ctrls10.bytes_read::.ruby.dir_cntrl10     29063168                       # Number of bytes read from this memory
system.mem_ctrls10.bytes_read::total         29063168                       # Number of bytes read from this memory
system.mem_ctrls10.bytes_written::.ruby.dir_cntrl10     12911040                       # Number of bytes written to this memory
system.mem_ctrls10.bytes_written::total      12911040                       # Number of bytes written to this memory
system.mem_ctrls10.masterReadAccesses::.ruby.dir_cntrl10       454112                       # Per-master read serviced memory accesses
system.mem_ctrls10.masterReadAvgLat::.ruby.dir_cntrl10    128856.47                       # Per-master read average memory access latency
system.mem_ctrls10.masterReadBytes::.ruby.dir_cntrl10     29057024                       # Per-master bytes read from memory
system.mem_ctrls10.masterReadRate::.ruby.dir_cntrl10 19002573.040160279721                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls10.masterReadTotalLat::.ruby.dir_cntrl10  58515267986                       # Per-master read total memory access latency
system.mem_ctrls10.masterWriteAccesses::.ruby.dir_cntrl10       201735                       # Per-master write serviced memory accesses
system.mem_ctrls10.masterWriteAvgLat::.ruby.dir_cntrl10 180441581.63                       # Per-master write average memory access latency
system.mem_ctrls10.masterWriteBytes::.ruby.dir_cntrl10     12911296                       # Per-master bytes write to memory
system.mem_ctrls10.masterWriteRate::.ruby.dir_cntrl10 8443667.365354733542                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls10.masterWriteTotalLat::.ruby.dir_cntrl10 36401382470466                       # Per-master write total memory access latency
system.mem_ctrls10.mergedWrBursts                   0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls10.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls10.numRdRetry                       0                       # Number of times read queue was full causing retry
system.mem_ctrls10.numReadWriteTurnArounds        11359                       # Number of turnarounds from READ to WRITE
system.mem_ctrls10.numStayReadState           1344619                       # Number of times bus staying in READ state
system.mem_ctrls10.numStayWriteState           198596                       # Number of times bus staying in WRITE state
system.mem_ctrls10.numWrRetry                       0                       # Number of times write queue was full causing retry
system.mem_ctrls10.numWriteReadTurnArounds        11359                       # Number of turnarounds from WRITE to READ
system.mem_ctrls10.num_reads::.ruby.dir_cntrl10       454112                       # Number of read requests responded to by this memory
system.mem_ctrls10.num_reads::total            454112                       # Number of read requests responded to by this memory
system.mem_ctrls10.num_writes::.ruby.dir_cntrl10       201735                       # Number of write requests responded to by this memory
system.mem_ctrls10.num_writes::total           201735                       # Number of write requests responded to by this memory
system.mem_ctrls10.pageHitRate                  43.57                       # Row buffer hit rate, read and write combined
system.mem_ctrls10.peakBW                    12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls10.perBankRdBursts::0           28679                       # Per bank write bursts
system.mem_ctrls10.perBankRdBursts::1           28509                       # Per bank write bursts
system.mem_ctrls10.perBankRdBursts::2           28580                       # Per bank write bursts
system.mem_ctrls10.perBankRdBursts::3           28580                       # Per bank write bursts
system.mem_ctrls10.perBankRdBursts::4           28417                       # Per bank write bursts
system.mem_ctrls10.perBankRdBursts::5           28304                       # Per bank write bursts
system.mem_ctrls10.perBankRdBursts::6           28230                       # Per bank write bursts
system.mem_ctrls10.perBankRdBursts::7           28100                       # Per bank write bursts
system.mem_ctrls10.perBankRdBursts::8           28227                       # Per bank write bursts
system.mem_ctrls10.perBankRdBursts::9           28427                       # Per bank write bursts
system.mem_ctrls10.perBankRdBursts::10          28030                       # Per bank write bursts
system.mem_ctrls10.perBankRdBursts::11          28354                       # Per bank write bursts
system.mem_ctrls10.perBankRdBursts::12          28217                       # Per bank write bursts
system.mem_ctrls10.perBankRdBursts::13          28580                       # Per bank write bursts
system.mem_ctrls10.perBankRdBursts::14          28431                       # Per bank write bursts
system.mem_ctrls10.perBankRdBursts::15          28351                       # Per bank write bursts
system.mem_ctrls10.perBankWrBursts::0           12601                       # Per bank write bursts
system.mem_ctrls10.perBankWrBursts::1           12598                       # Per bank write bursts
system.mem_ctrls10.perBankWrBursts::2           12579                       # Per bank write bursts
system.mem_ctrls10.perBankWrBursts::3           12655                       # Per bank write bursts
system.mem_ctrls10.perBankWrBursts::4           12522                       # Per bank write bursts
system.mem_ctrls10.perBankWrBursts::5           12505                       # Per bank write bursts
system.mem_ctrls10.perBankWrBursts::6           12485                       # Per bank write bursts
system.mem_ctrls10.perBankWrBursts::7           12499                       # Per bank write bursts
system.mem_ctrls10.perBankWrBursts::8           12503                       # Per bank write bursts
system.mem_ctrls10.perBankWrBursts::9           12598                       # Per bank write bursts
system.mem_ctrls10.perBankWrBursts::10          12667                       # Per bank write bursts
system.mem_ctrls10.perBankWrBursts::11          12780                       # Per bank write bursts
system.mem_ctrls10.perBankWrBursts::12          12745                       # Per bank write bursts
system.mem_ctrls10.perBankWrBursts::13          12745                       # Per bank write bursts
system.mem_ctrls10.perBankWrBursts::14          12672                       # Per bank write bursts
system.mem_ctrls10.perBankWrBursts::15          12585                       # Per bank write bursts
system.mem_ctrls10.priorityMaxLatency    0.099193279300                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls10.priorityMinLatency    0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls10.pwrStateResidencyTicks::UNDEFINED 2842138133883                       # Cumulative time (in ticks) in various power states
system.mem_ctrls10.rdPerTurnAround::samples        11359                       # Reads before turning the bus around for writes
system.mem_ctrls10.rdPerTurnAround::mean    39.963729                       # Reads before turning the bus around for writes
system.mem_ctrls10.rdPerTurnAround::gmean    29.810827                       # Reads before turning the bus around for writes
system.mem_ctrls10.rdPerTurnAround::stdev   569.909274                       # Reads before turning the bus around for writes
system.mem_ctrls10.rdPerTurnAround::0-2047        11358     99.99%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls10.rdPerTurnAround::59392-61439            1      0.01%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls10.rdPerTurnAround::total        11359                       # Reads before turning the bus around for writes
system.mem_ctrls10.rdQLenPdf::0                418139                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::1                 32221                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::2                  2047                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::3                   927                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::4                   592                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::5                    61                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::6                    17                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::7                     4                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::8                     1                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::9                     1                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::10                    1                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::11                    5                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::12                    0                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::13                    0                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::14                    0                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::15                    0                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::16                    0                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::17                    0                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::18                    0                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::19                    0                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::20                    0                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::21                    0                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::22                    0                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::23                    0                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::24                    0                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::25                    0                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::26                    0                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::27                    0                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::28                    0                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::29                    0                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::30                    0                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::31                    0                       # What read queue length does an incoming req see
system.mem_ctrls10.readBursts                  454112                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls10.readPktSize::0                   0                       # Read request sizes (log2)
system.mem_ctrls10.readPktSize::1                   0                       # Read request sizes (log2)
system.mem_ctrls10.readPktSize::2                   0                       # Read request sizes (log2)
system.mem_ctrls10.readPktSize::3                   0                       # Read request sizes (log2)
system.mem_ctrls10.readPktSize::4                   0                       # Read request sizes (log2)
system.mem_ctrls10.readPktSize::5                   0                       # Read request sizes (log2)
system.mem_ctrls10.readPktSize::6              454112                       # Read request sizes (log2)
system.mem_ctrls10.readReqs                    454112                       # Number of read requests accepted
system.mem_ctrls10.readRowHitRate               38.85                       # Row buffer hit rate for reads
system.mem_ctrls10.readRowHits                 176364                       # Number of row buffer hits during reads
system.mem_ctrls10.servicedByWrQ                   96                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls10.totBusLat               2270080000                       # Total ticks spent in databus transfers
system.mem_ctrls10.totGap                1529005506624                       # Total gap between requests
system.mem_ctrls10.totMemAccLat           58515267986                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls10.totQLat                50002467986                       # Total ticks spent queuing
system.mem_ctrls10.wrPerTurnAround::samples        11359                       # Writes before turning the bus around for reads
system.mem_ctrls10.wrPerTurnAround::mean    17.760278                       # Writes before turning the bus around for reads
system.mem_ctrls10.wrPerTurnAround::gmean    17.742489                       # Writes before turning the bus around for reads
system.mem_ctrls10.wrPerTurnAround::stdev     0.779324                       # Writes before turning the bus around for reads
system.mem_ctrls10.wrPerTurnAround::16           1636     14.40%     14.40% # Writes before turning the bus around for reads
system.mem_ctrls10.wrPerTurnAround::17            126      1.11%     15.51% # Writes before turning the bus around for reads
system.mem_ctrls10.wrPerTurnAround::18           9000     79.23%     94.74% # Writes before turning the bus around for reads
system.mem_ctrls10.wrPerTurnAround::19            538      4.74%     99.48% # Writes before turning the bus around for reads
system.mem_ctrls10.wrPerTurnAround::20             46      0.40%     99.89% # Writes before turning the bus around for reads
system.mem_ctrls10.wrPerTurnAround::21              7      0.06%     99.95% # Writes before turning the bus around for reads
system.mem_ctrls10.wrPerTurnAround::22              6      0.05%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls10.wrPerTurnAround::total        11359                       # Writes before turning the bus around for reads
system.mem_ctrls10.wrQLenPdf::0                     0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::1                     0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::2                     0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::3                     0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::4                     0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::5                     0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::6                     0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::7                     0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::8                     0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::9                     0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::10                    0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::11                    0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::12                    0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::13                    0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::14                    0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::15                 9570                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::16                 9747                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::17                11184                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::18                11352                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::19                11405                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::20                11405                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::21                11430                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::22                11435                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::23                11431                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::24                11420                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::25                11442                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::26                11432                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::27                11410                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::28                11410                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::29                11410                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::30                11406                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::31                11387                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::32                11370                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::33                   45                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::34                   14                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::35                   12                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::36                    8                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::37                    4                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::38                    3                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::39                    3                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::40                    0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::41                    0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::42                    0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::43                    0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::44                    0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::45                    0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::46                    0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::47                    0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::48                    0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::49                    0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::50                    0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::51                    0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::52                    0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::53                    0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::54                    0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::55                    0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::56                    0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::57                    0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::58                    0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::59                    0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::60                    0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::61                    0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::62                    0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::63                    0                       # What write queue length does an incoming req see
system.mem_ctrls10.writeBursts                 201735                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls10.writePktSize::0                  0                       # Write request sizes (log2)
system.mem_ctrls10.writePktSize::1                  0                       # Write request sizes (log2)
system.mem_ctrls10.writePktSize::2                  0                       # Write request sizes (log2)
system.mem_ctrls10.writePktSize::3                  0                       # Write request sizes (log2)
system.mem_ctrls10.writePktSize::4                  0                       # Write request sizes (log2)
system.mem_ctrls10.writePktSize::5                  0                       # Write request sizes (log2)
system.mem_ctrls10.writePktSize::6             201735                       # Write request sizes (log2)
system.mem_ctrls10.writeReqs                   201735                       # Number of write requests accepted
system.mem_ctrls10.writeRowHitRate              54.19                       # Row buffer hit rate for writes
system.mem_ctrls10.writeRowHits                109324                       # Number of row buffer hits during writes
system.mem_ctrls10_0.actBackEnergy        31882739100                       # Energy for active background per rank (pJ)
system.mem_ctrls10_0.actEnergy             1320692940                       # Energy for activate commands per rank (pJ)
system.mem_ctrls10_0.actPowerDownEnergy  230203469520                       # Energy for active power-down per rank (pJ)
system.mem_ctrls10_0.averagePower          427.671792                       # Core power per rank (mW)
system.mem_ctrls10_0.memoryStateTime::IDLE  11987106598                       # Time in different power states
system.mem_ctrls10_0.memoryStateTime::REF  32455800000                       # Time in different power states
system.mem_ctrls10_0.memoryStateTime::SREF 545976115054                       # Time in different power states
system.mem_ctrls10_0.memoryStateTime::PRE_PDN 393339228215                       # Time in different power states
system.mem_ctrls10_0.memoryStateTime::ACT  40826470107                       # Time in different power states
system.mem_ctrls10_0.memoryStateTime::ACT_PDN 504832790580                       # Time in different power states
system.mem_ctrls10_0.preBackEnergy         5866740960                       # Energy for precharge background per rank (pJ)
system.mem_ctrls10_0.preEnergy              701964945                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls10_0.prePowerDownEnergy  151045395360                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls10_0.readEnergy            1623628860                       # Energy for read commands per rank (pJ)
system.mem_ctrls10_0.refreshEnergy       76725511200.000015                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls10_0.selfRefreshEnergy   154029969660                       # Energy for self refresh per rank (pJ)
system.mem_ctrls10_0.totalEnergy         653957202765                       # Total energy per rank (pJ)
system.mem_ctrls10_0.totalIdleTime       1444010192469                       # Total Idle time Per DRAM Rank
system.mem_ctrls10_0.writeEnergy            524317680                       # Energy for write commands per rank (pJ)
system.mem_ctrls10_1.actBackEnergy        32110701480                       # Energy for active background per rank (pJ)
system.mem_ctrls10_1.actEnergy             1321592580                       # Energy for activate commands per rank (pJ)
system.mem_ctrls10_1.actPowerDownEnergy  229286501400                       # Energy for active power-down per rank (pJ)
system.mem_ctrls10_1.averagePower          427.099810                       # Core power per rank (mW)
system.mem_ctrls10_1.memoryStateTime::IDLE  11931386457                       # Time in different power states
system.mem_ctrls10_1.memoryStateTime::REF  32371040000                       # Time in different power states
system.mem_ctrls10_1.memoryStateTime::SREF 548260717002                       # Time in different power states
system.mem_ctrls10_1.memoryStateTime::PRE_PDN 392348875315                       # Time in different power states
system.mem_ctrls10_1.memoryStateTime::ACT  41381617031                       # Time in different power states
system.mem_ctrls10_1.memoryStateTime::ACT_PDN 502820423286                       # Time in different power states
system.mem_ctrls10_1.preBackEnergy         5837275200                       # Energy for precharge background per rank (pJ)
system.mem_ctrls10_1.preEnergy              702443115                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls10_1.prePowerDownEnergy  150662217120                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls10_1.readEnergy            1618052520                       # Energy for read commands per rank (pJ)
system.mem_ctrls10_1.refreshEnergy       76525138560.000015                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls10_1.selfRefreshEnergy   154461584880                       # Energy for self refresh per rank (pJ)
system.mem_ctrls10_1.totalEnergy         653082579465                       # Total energy per rank (pJ)
system.mem_ctrls10_1.totalIdleTime       1443319758090                       # Total Idle time Per DRAM Rank
system.mem_ctrls10_1.writeEnergy            528759900                       # Energy for write commands per rank (pJ)
system.mem_ctrls11.avgBusLat                  5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls11.avgGap                  2329781.74                       # Average gap between requests
system.mem_ctrls11.avgMemAccLat             129292.82                       # Average memory access latency per DRAM burst
system.mem_ctrls11.avgPriority_.ruby.dir_cntrl11::samples    656173.00                       # Average QoS priority value for accepted requests
system.mem_ctrls11.avgQLat                  110542.82                       # Average queueing delay per DRAM burst
system.mem_ctrls11.avgRdBW                      19.01                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls11.avgRdBWSys                   19.02                       # Average system read bandwidth in MiByte/s
system.mem_ctrls11.avgRdQLen                     1.01                       # Average read queue length when enqueuing
system.mem_ctrls11.avgWrBW                       8.45                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls11.avgWrBWSys                    8.45                       # Average system write bandwidth in MiByte/s
system.mem_ctrls11.avgWrQLen                    24.72                       # Average write queue length when enqueuing
system.mem_ctrls11.busUtil                       0.21                       # Data bus utilization in percentage
system.mem_ctrls11.busUtilRead                   0.15                       # Data bus utilization in percentage for reads
system.mem_ctrls11.busUtilWrite                  0.07                       # Data bus utilization in percentage for writes
system.mem_ctrls11.bw_read::.ruby.dir_cntrl11     19019064                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls11.bw_read::total            19019064                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls11.bw_total::.ruby.dir_cntrl11     27468465                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls11.bw_total::total           27468465                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls11.bw_write::.ruby.dir_cntrl11      8449401                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls11.bw_write::total            8449401                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls11.bytesPerActivate::samples       370292                       # Bytes accessed per row activation
system.mem_ctrls11.bytesPerActivate::mean   113.409655                       # Bytes accessed per row activation
system.mem_ctrls11.bytesPerActivate::gmean    87.010148                       # Bytes accessed per row activation
system.mem_ctrls11.bytesPerActivate::stdev   124.410223                       # Bytes accessed per row activation
system.mem_ctrls11.bytesPerActivate::0-127       280589     75.78%     75.78% # Bytes accessed per row activation
system.mem_ctrls11.bytesPerActivate::128-255        52092     14.07%     89.84% # Bytes accessed per row activation
system.mem_ctrls11.bytesPerActivate::256-383        16365      4.42%     94.26% # Bytes accessed per row activation
system.mem_ctrls11.bytesPerActivate::384-511        12295      3.32%     97.58% # Bytes accessed per row activation
system.mem_ctrls11.bytesPerActivate::512-639         3099      0.84%     98.42% # Bytes accessed per row activation
system.mem_ctrls11.bytesPerActivate::640-767         2148      0.58%     99.00% # Bytes accessed per row activation
system.mem_ctrls11.bytesPerActivate::768-895         1798      0.49%     99.49% # Bytes accessed per row activation
system.mem_ctrls11.bytesPerActivate::896-1023         1429      0.39%     99.87% # Bytes accessed per row activation
system.mem_ctrls11.bytesPerActivate::1024-1151          477      0.13%    100.00% # Bytes accessed per row activation
system.mem_ctrls11.bytesPerActivate::total       370292                       # Bytes accessed per row activation
system.mem_ctrls11.bytesReadDRAM             29075008                       # Total number of bytes read from DRAM
system.mem_ctrls11.bytesReadSys              29082240                       # Total read bytes from the system interface side
system.mem_ctrls11.bytesReadWrQ                  7232                       # Total number of bytes read from write queue
system.mem_ctrls11.bytesWritten              12919616                       # Total number of bytes written to DRAM
system.mem_ctrls11.bytesWrittenSys           12920064                       # Total written bytes from the system interface side
system.mem_ctrls11.bytes_read::.ruby.dir_cntrl11     29082240                       # Number of bytes read from this memory
system.mem_ctrls11.bytes_read::total         29082240                       # Number of bytes read from this memory
system.mem_ctrls11.bytes_written::.ruby.dir_cntrl11     12920064                       # Number of bytes written to this memory
system.mem_ctrls11.bytes_written::total      12920064                       # Number of bytes written to this memory
system.mem_ctrls11.masterReadAccesses::.ruby.dir_cntrl11       454410                       # Per-master read serviced memory accesses
system.mem_ctrls11.masterReadAvgLat::.ruby.dir_cntrl11    129260.66                       # Per-master read average memory access latency
system.mem_ctrls11.masterReadBytes::.ruby.dir_cntrl11     29075008                       # Per-master bytes read from memory
system.mem_ctrls11.masterReadRate::.ruby.dir_cntrl11 19014334.130131304264                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls11.masterReadTotalLat::.ruby.dir_cntrl11  58737338628                       # Per-master read total memory access latency
system.mem_ctrls11.masterWriteAccesses::.ruby.dir_cntrl11       201876                       # Per-master write serviced memory accesses
system.mem_ctrls11.masterWriteAvgLat::.ruby.dir_cntrl11 180325547.15                       # Per-master write average memory access latency
system.mem_ctrls11.masterWriteBytes::.ruby.dir_cntrl11     12919616                       # Per-master bytes write to memory
system.mem_ctrls11.masterWriteRate::.ruby.dir_cntrl11 8449108.439006809145                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls11.masterWriteTotalLat::.ruby.dir_cntrl11 36403400156034                       # Per-master write total memory access latency
system.mem_ctrls11.mergedWrBursts                   0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls11.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls11.numRdRetry                       0                       # Number of times read queue was full causing retry
system.mem_ctrls11.numReadWriteTurnArounds        11404                       # Number of turnarounds from READ to WRITE
system.mem_ctrls11.numStayReadState           1344539                       # Number of times bus staying in READ state
system.mem_ctrls11.numStayWriteState           198931                       # Number of times bus staying in WRITE state
system.mem_ctrls11.numWrRetry                       0                       # Number of times write queue was full causing retry
system.mem_ctrls11.numWriteReadTurnArounds        11404                       # Number of turnarounds from WRITE to READ
system.mem_ctrls11.num_reads::.ruby.dir_cntrl11       454410                       # Number of read requests responded to by this memory
system.mem_ctrls11.num_reads::total            454410                       # Number of read requests responded to by this memory
system.mem_ctrls11.num_writes::.ruby.dir_cntrl11       201876                       # Number of write requests responded to by this memory
system.mem_ctrls11.num_writes::total           201876                       # Number of write requests responded to by this memory
system.mem_ctrls11.pageHitRate                  43.57                       # Row buffer hit rate, read and write combined
system.mem_ctrls11.peakBW                    12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls11.perBankRdBursts::0           28722                       # Per bank write bursts
system.mem_ctrls11.perBankRdBursts::1           28568                       # Per bank write bursts
system.mem_ctrls11.perBankRdBursts::2           28533                       # Per bank write bursts
system.mem_ctrls11.perBankRdBursts::3           28612                       # Per bank write bursts
system.mem_ctrls11.perBankRdBursts::4           28414                       # Per bank write bursts
system.mem_ctrls11.perBankRdBursts::5           28263                       # Per bank write bursts
system.mem_ctrls11.perBankRdBursts::6           28269                       # Per bank write bursts
system.mem_ctrls11.perBankRdBursts::7           28122                       # Per bank write bursts
system.mem_ctrls11.perBankRdBursts::8           28254                       # Per bank write bursts
system.mem_ctrls11.perBankRdBursts::9           28460                       # Per bank write bursts
system.mem_ctrls11.perBankRdBursts::10          28086                       # Per bank write bursts
system.mem_ctrls11.perBankRdBursts::11          28365                       # Per bank write bursts
system.mem_ctrls11.perBankRdBursts::12          28227                       # Per bank write bursts
system.mem_ctrls11.perBankRdBursts::13          28653                       # Per bank write bursts
system.mem_ctrls11.perBankRdBursts::14          28376                       # Per bank write bursts
system.mem_ctrls11.perBankRdBursts::15          28373                       # Per bank write bursts
system.mem_ctrls11.perBankWrBursts::0           12617                       # Per bank write bursts
system.mem_ctrls11.perBankWrBursts::1           12615                       # Per bank write bursts
system.mem_ctrls11.perBankWrBursts::2           12563                       # Per bank write bursts
system.mem_ctrls11.perBankWrBursts::3           12659                       # Per bank write bursts
system.mem_ctrls11.perBankWrBursts::4           12529                       # Per bank write bursts
system.mem_ctrls11.perBankWrBursts::5           12480                       # Per bank write bursts
system.mem_ctrls11.perBankWrBursts::6           12518                       # Per bank write bursts
system.mem_ctrls11.perBankWrBursts::7           12493                       # Per bank write bursts
system.mem_ctrls11.perBankWrBursts::8           12505                       # Per bank write bursts
system.mem_ctrls11.perBankWrBursts::9           12616                       # Per bank write bursts
system.mem_ctrls11.perBankWrBursts::10          12688                       # Per bank write bursts
system.mem_ctrls11.perBankWrBursts::11          12798                       # Per bank write bursts
system.mem_ctrls11.perBankWrBursts::12          12748                       # Per bank write bursts
system.mem_ctrls11.perBankWrBursts::13          12787                       # Per bank write bursts
system.mem_ctrls11.perBankWrBursts::14          12662                       # Per bank write bursts
system.mem_ctrls11.perBankWrBursts::15          12591                       # Per bank write bursts
system.mem_ctrls11.priorityMaxLatency    0.101604690808                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls11.priorityMinLatency    0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls11.pwrStateResidencyTicks::UNDEFINED 2842138133883                       # Cumulative time (in ticks) in various power states
system.mem_ctrls11.rdPerTurnAround::samples        11404                       # Reads before turning the bus around for writes
system.mem_ctrls11.rdPerTurnAround::mean    39.832866                       # Reads before turning the bus around for writes
system.mem_ctrls11.rdPerTurnAround::stdev   568.646128                       # Reads before turning the bus around for writes
system.mem_ctrls11.rdPerTurnAround::0-2047        11403     99.99%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls11.rdPerTurnAround::59392-61439            1      0.01%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls11.rdPerTurnAround::total        11404                       # Reads before turning the bus around for writes
system.mem_ctrls11.rdQLenPdf::0                418471                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::1                 31341                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::2                  2341                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::3                  1241                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::4                   581                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::5                   220                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::6                    89                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::7                     8                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::8                     5                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::9                     0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::10                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::11                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::12                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::13                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::14                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::15                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::16                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::17                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::18                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::19                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::20                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::21                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::22                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::23                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::24                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::25                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::26                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::27                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::28                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::29                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::30                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::31                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.readBursts                  454410                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls11.readPktSize::0                   0                       # Read request sizes (log2)
system.mem_ctrls11.readPktSize::1                   0                       # Read request sizes (log2)
system.mem_ctrls11.readPktSize::2                   0                       # Read request sizes (log2)
system.mem_ctrls11.readPktSize::3                   0                       # Read request sizes (log2)
system.mem_ctrls11.readPktSize::4                   0                       # Read request sizes (log2)
system.mem_ctrls11.readPktSize::5                   0                       # Read request sizes (log2)
system.mem_ctrls11.readPktSize::6              454410                       # Read request sizes (log2)
system.mem_ctrls11.readReqs                    454410                       # Number of read requests accepted
system.mem_ctrls11.readRowHitRate               38.87                       # Row buffer hit rate for reads
system.mem_ctrls11.readRowHits                 176573                       # Number of row buffer hits during reads
system.mem_ctrls11.servicedByWrQ                  113                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls11.totBusLat               2271485000                       # Total ticks spent in databus transfers
system.mem_ctrls11.totGap                1529003141658                       # Total gap between requests
system.mem_ctrls11.totMemAccLat           58737338628                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls11.totQLat                50219269878                       # Total ticks spent queuing
system.mem_ctrls11.wrPerTurnAround::samples        11404                       # Writes before turning the bus around for reads
system.mem_ctrls11.wrPerTurnAround::mean    17.701596                       # Writes before turning the bus around for reads
system.mem_ctrls11.wrPerTurnAround::gmean    17.681434                       # Writes before turning the bus around for reads
system.mem_ctrls11.wrPerTurnAround::stdev     0.830106                       # Writes before turning the bus around for reads
system.mem_ctrls11.wrPerTurnAround::16           1952     17.12%     17.12% # Writes before turning the bus around for reads
system.mem_ctrls11.wrPerTurnAround::17            137      1.20%     18.32% # Writes before turning the bus around for reads
system.mem_ctrls11.wrPerTurnAround::18           8781     77.00%     95.32% # Writes before turning the bus around for reads
system.mem_ctrls11.wrPerTurnAround::19            460      4.03%     99.35% # Writes before turning the bus around for reads
system.mem_ctrls11.wrPerTurnAround::20             53      0.46%     99.82% # Writes before turning the bus around for reads
system.mem_ctrls11.wrPerTurnAround::21             14      0.12%     99.94% # Writes before turning the bus around for reads
system.mem_ctrls11.wrPerTurnAround::22              5      0.04%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls11.wrPerTurnAround::23              2      0.02%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls11.wrPerTurnAround::total        11404                       # Writes before turning the bus around for reads
system.mem_ctrls11.wrQLenPdf::0                     0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::1                     0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::2                     0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::3                     0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::4                     0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::5                     0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::6                     0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::7                     0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::8                     0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::9                     0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::10                    0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::11                    0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::12                    0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::13                    0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::14                    0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::15                 9288                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::16                 9470                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::17                11187                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::18                11368                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::19                11436                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::20                11464                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::21                11485                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::22                11484                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::23                11485                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::24                11499                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::25                11467                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::26                11475                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::27                11478                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::28                11450                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::29                11463                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::30                11448                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::31                11435                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::32                11413                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::33                   45                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::34                   13                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::35                    8                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::36                    8                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::37                    2                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::38                    1                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::39                    1                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::40                    2                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::41                    1                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::42                    0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::43                    0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::44                    0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::45                    0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::46                    0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::47                    0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::48                    0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::49                    0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::50                    0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::51                    0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::52                    0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::53                    0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::54                    0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::55                    0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::56                    0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::57                    0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::58                    0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::59                    0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::60                    0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::61                    0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::62                    0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::63                    0                       # What write queue length does an incoming req see
system.mem_ctrls11.writeBursts                 201876                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls11.writePktSize::0                  0                       # Write request sizes (log2)
system.mem_ctrls11.writePktSize::1                  0                       # Write request sizes (log2)
system.mem_ctrls11.writePktSize::2                  0                       # Write request sizes (log2)
system.mem_ctrls11.writePktSize::3                  0                       # Write request sizes (log2)
system.mem_ctrls11.writePktSize::4                  0                       # Write request sizes (log2)
system.mem_ctrls11.writePktSize::5                  0                       # Write request sizes (log2)
system.mem_ctrls11.writePktSize::6             201876                       # Write request sizes (log2)
system.mem_ctrls11.writeReqs                   201876                       # Number of write requests accepted
system.mem_ctrls11.writeRowHitRate              54.14                       # Row buffer hit rate for writes
system.mem_ctrls11.writeRowHits                109302                       # Number of row buffer hits during writes
system.mem_ctrls11_0.actBackEnergy        32091283860                       # Energy for active background per rank (pJ)
system.mem_ctrls11_0.actEnergy             1320957120                       # Energy for activate commands per rank (pJ)
system.mem_ctrls11_0.actPowerDownEnergy  229570439490                       # Energy for active power-down per rank (pJ)
system.mem_ctrls11_0.averagePower          427.381040                       # Core power per rank (mW)
system.mem_ctrls11_0.memoryStateTime::IDLE  11955768296                       # Time in different power states
system.mem_ctrls11_0.memoryStateTime::REF  32417840000                       # Time in different power states
system.mem_ctrls11_0.memoryStateTime::SREF 547020553823                       # Time in different power states
system.mem_ctrls11_0.memoryStateTime::PRE_PDN 393123703033                       # Time in different power states
system.mem_ctrls11_0.memoryStateTime::ACT  41320572905                       # Time in different power states
system.mem_ctrls11_0.memoryStateTime::ACT_PDN 503443938766                       # Time in different power states
system.mem_ctrls11_0.preBackEnergy         5855472480                       # Energy for precharge background per rank (pJ)
system.mem_ctrls11_0.preEnergy              702105360                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls11_0.prePowerDownEnergy  150962671200                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls11_0.readEnergy            1624371420                       # Energy for read commands per rank (pJ)
system.mem_ctrls11_0.refreshEnergy       76635773760.000015                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls11_0.selfRefreshEnergy   154194099060                       # Energy for self refresh per rank (pJ)
system.mem_ctrls11_0.totalEnergy         653512612260                       # Total energy per rank (pJ)
system.mem_ctrls11_0.totalIdleTime       1443451521973                       # Total Idle time Per DRAM Rank
system.mem_ctrls11_0.writeEnergy            524474280                       # Energy for write commands per rank (pJ)
system.mem_ctrls11_1.actBackEnergy        31978782390                       # Energy for active background per rank (pJ)
system.mem_ctrls11_1.actEnergy             1322927760                       # Energy for activate commands per rank (pJ)
system.mem_ctrls11_1.actPowerDownEnergy  229825218090                       # Energy for active power-down per rank (pJ)
system.mem_ctrls11_1.averagePower          427.290926                       # Core power per rank (mW)
system.mem_ctrls11_1.memoryStateTime::IDLE  11944834459                       # Time in different power states
system.mem_ctrls11_1.memoryStateTime::REF  32399380000                       # Time in different power states
system.mem_ctrls11_1.memoryStateTime::SREF 547398542320                       # Time in different power states
system.mem_ctrls11_1.memoryStateTime::PRE_PDN 392298823577                       # Time in different power states
system.mem_ctrls11_1.memoryStateTime::ACT  41066247465                       # Time in different power states
system.mem_ctrls11_1.memoryStateTime::ACT_PDN 504002354484                       # Time in different power states
system.mem_ctrls11_1.preBackEnergy         5840679360                       # Energy for precharge background per rank (pJ)
system.mem_ctrls11_1.preEnergy              703152780                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls11_1.prePowerDownEnergy  150644538720                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls11_1.readEnergy            1619316300                       # Energy for read commands per rank (pJ)
system.mem_ctrls11_1.refreshEnergy       76592134320.000015                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls11_1.selfRefreshEnergy   154286566440                       # Energy for self refresh per rank (pJ)
system.mem_ctrls11_1.totalEnergy         653374816740                       # Total energy per rank (pJ)
system.mem_ctrls11_1.totalIdleTime       1443588422243                       # Total Idle time Per DRAM Rank
system.mem_ctrls11_1.writeEnergy            529281900                       # Energy for write commands per rank (pJ)
system.mem_ctrls12.avgBusLat                  5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls12.avgGap                  2330222.40                       # Average gap between requests
system.mem_ctrls12.avgMemAccLat             129428.25                       # Average memory access latency per DRAM burst
system.mem_ctrls12.avgPriority_.ruby.dir_cntrl12::samples    656113.00                       # Average QoS priority value for accepted requests
system.mem_ctrls12.avgQLat                  110678.25                       # Average queueing delay per DRAM burst
system.mem_ctrls12.avgRdBW                      19.01                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls12.avgRdBWSys                   19.02                       # Average system read bandwidth in MiByte/s
system.mem_ctrls12.avgRdQLen                     1.01                       # Average read queue length when enqueuing
system.mem_ctrls12.avgWrBW                       8.45                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls12.avgWrBWSys                    8.45                       # Average system write bandwidth in MiByte/s
system.mem_ctrls12.avgWrQLen                    24.39                       # Average write queue length when enqueuing
system.mem_ctrls12.busUtil                       0.21                       # Data bus utilization in percentage
system.mem_ctrls12.busUtilRead                   0.15                       # Data bus utilization in percentage for reads
system.mem_ctrls12.busUtilWrite                  0.07                       # Data bus utilization in percentage for writes
system.mem_ctrls12.bw_read::.ruby.dir_cntrl12     19015464                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls12.bw_read::total            19015464                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls12.bw_total::.ruby.dir_cntrl12     27465159                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls12.bw_total::total           27465159                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls12.bw_write::.ruby.dir_cntrl12      8449694                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls12.bw_write::total            8449694                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls12.bytesPerActivate::samples       370264                       # Bytes accessed per row activation
system.mem_ctrls12.bytesPerActivate::mean   113.407169                       # Bytes accessed per row activation
system.mem_ctrls12.bytesPerActivate::gmean    86.983587                       # Bytes accessed per row activation
system.mem_ctrls12.bytesPerActivate::stdev   124.688349                       # Bytes accessed per row activation
system.mem_ctrls12.bytesPerActivate::0-127       280726     75.82%     75.82% # Bytes accessed per row activation
system.mem_ctrls12.bytesPerActivate::128-255        51931     14.03%     89.84% # Bytes accessed per row activation
system.mem_ctrls12.bytesPerActivate::256-383        16414      4.43%     94.28% # Bytes accessed per row activation
system.mem_ctrls12.bytesPerActivate::384-511        12330      3.33%     97.61% # Bytes accessed per row activation
system.mem_ctrls12.bytesPerActivate::512-639         2975      0.80%     98.41% # Bytes accessed per row activation
system.mem_ctrls12.bytesPerActivate::640-767         2158      0.58%     98.99% # Bytes accessed per row activation
system.mem_ctrls12.bytesPerActivate::768-895         1741      0.47%     99.46% # Bytes accessed per row activation
system.mem_ctrls12.bytesPerActivate::896-1023         1478      0.40%     99.86% # Bytes accessed per row activation
system.mem_ctrls12.bytesPerActivate::1024-1151          511      0.14%    100.00% # Bytes accessed per row activation
system.mem_ctrls12.bytesPerActivate::total       370264                       # Bytes accessed per row activation
system.mem_ctrls12.bytesReadDRAM             29070720                       # Total number of bytes read from DRAM
system.mem_ctrls12.bytesReadSys              29076736                       # Total read bytes from the system interface side
system.mem_ctrls12.bytesReadWrQ                  6016                       # Total number of bytes read from write queue
system.mem_ctrls12.bytesWritten              12919744                       # Total number of bytes written to DRAM
system.mem_ctrls12.bytesWrittenSys           12920512                       # Total written bytes from the system interface side
system.mem_ctrls12.bytes_read::.ruby.dir_cntrl12     29076736                       # Number of bytes read from this memory
system.mem_ctrls12.bytes_read::total         29076736                       # Number of bytes read from this memory
system.mem_ctrls12.bytes_written::.ruby.dir_cntrl12     12920512                       # Number of bytes written to this memory
system.mem_ctrls12.bytes_written::total      12920512                       # Number of bytes written to this memory
system.mem_ctrls12.masterReadAccesses::.ruby.dir_cntrl12       454324                       # Per-master read serviced memory accesses
system.mem_ctrls12.masterReadAvgLat::.ruby.dir_cntrl12    129401.47                       # Per-master read average memory access latency
system.mem_ctrls12.masterReadBytes::.ruby.dir_cntrl12     29070720                       # Per-master bytes read from memory
system.mem_ctrls12.masterReadRate::.ruby.dir_cntrl12 19011529.884479850531                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls12.masterReadTotalLat::.ruby.dir_cntrl12  58790193871                       # Per-master read total memory access latency
system.mem_ctrls12.masterWriteAccesses::.ruby.dir_cntrl12       201883                       # Per-master write serviced memory accesses
system.mem_ctrls12.masterWriteAvgLat::.ruby.dir_cntrl12 178010351.28                       # Per-master write average memory access latency
system.mem_ctrls12.masterWriteBytes::.ruby.dir_cntrl12     12919744                       # Per-master bytes write to memory
system.mem_ctrls12.masterWriteRate::.ruby.dir_cntrl12 8449192.147832224146                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls12.masterWriteTotalLat::.ruby.dir_cntrl12 35937263747760                       # Per-master write total memory access latency
system.mem_ctrls12.mergedWrBursts                   0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls12.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls12.numRdRetry                       0                       # Number of times read queue was full causing retry
system.mem_ctrls12.numReadWriteTurnArounds        11353                       # Number of turnarounds from READ to WRITE
system.mem_ctrls12.numStayReadState           1346885                       # Number of times bus staying in READ state
system.mem_ctrls12.numStayWriteState           198228                       # Number of times bus staying in WRITE state
system.mem_ctrls12.numWrRetry                       0                       # Number of times write queue was full causing retry
system.mem_ctrls12.numWriteReadTurnArounds        11353                       # Number of turnarounds from WRITE to READ
system.mem_ctrls12.num_reads::.ruby.dir_cntrl12       454324                       # Number of read requests responded to by this memory
system.mem_ctrls12.num_reads::total            454324                       # Number of read requests responded to by this memory
system.mem_ctrls12.num_writes::.ruby.dir_cntrl12       201883                       # Number of write requests responded to by this memory
system.mem_ctrls12.num_writes::total           201883                       # Number of write requests responded to by this memory
system.mem_ctrls12.pageHitRate                  43.57                       # Row buffer hit rate, read and write combined
system.mem_ctrls12.peakBW                    12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls12.perBankRdBursts::0           28689                       # Per bank write bursts
system.mem_ctrls12.perBankRdBursts::1           28620                       # Per bank write bursts
system.mem_ctrls12.perBankRdBursts::2           28632                       # Per bank write bursts
system.mem_ctrls12.perBankRdBursts::3           28553                       # Per bank write bursts
system.mem_ctrls12.perBankRdBursts::4           28462                       # Per bank write bursts
system.mem_ctrls12.perBankRdBursts::5           28315                       # Per bank write bursts
system.mem_ctrls12.perBankRdBursts::6           28171                       # Per bank write bursts
system.mem_ctrls12.perBankRdBursts::7           28054                       # Per bank write bursts
system.mem_ctrls12.perBankRdBursts::8           28276                       # Per bank write bursts
system.mem_ctrls12.perBankRdBursts::9           28530                       # Per bank write bursts
system.mem_ctrls12.perBankRdBursts::10          28068                       # Per bank write bursts
system.mem_ctrls12.perBankRdBursts::11          28366                       # Per bank write bursts
system.mem_ctrls12.perBankRdBursts::12          28214                       # Per bank write bursts
system.mem_ctrls12.perBankRdBursts::13          28664                       # Per bank write bursts
system.mem_ctrls12.perBankRdBursts::14          28256                       # Per bank write bursts
system.mem_ctrls12.perBankRdBursts::15          28360                       # Per bank write bursts
system.mem_ctrls12.perBankWrBursts::0           12644                       # Per bank write bursts
system.mem_ctrls12.perBankWrBursts::1           12653                       # Per bank write bursts
system.mem_ctrls12.perBankWrBursts::2           12604                       # Per bank write bursts
system.mem_ctrls12.perBankWrBursts::3           12614                       # Per bank write bursts
system.mem_ctrls12.perBankWrBursts::4           12564                       # Per bank write bursts
system.mem_ctrls12.perBankWrBursts::5           12527                       # Per bank write bursts
system.mem_ctrls12.perBankWrBursts::6           12459                       # Per bank write bursts
system.mem_ctrls12.perBankWrBursts::7           12451                       # Per bank write bursts
system.mem_ctrls12.perBankWrBursts::8           12544                       # Per bank write bursts
system.mem_ctrls12.perBankWrBursts::9           12641                       # Per bank write bursts
system.mem_ctrls12.perBankWrBursts::10          12654                       # Per bank write bursts
system.mem_ctrls12.perBankWrBursts::11          12781                       # Per bank write bursts
system.mem_ctrls12.perBankWrBursts::12          12764                       # Per bank write bursts
system.mem_ctrls12.perBankWrBursts::13          12803                       # Per bank write bursts
system.mem_ctrls12.perBankWrBursts::14          12572                       # Per bank write bursts
system.mem_ctrls12.perBankWrBursts::15          12596                       # Per bank write bursts
system.mem_ctrls12.priorityMaxLatency    0.089910935776                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls12.priorityMinLatency    0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls12.pwrStateResidencyTicks::UNDEFINED 2842138133883                       # Cumulative time (in ticks) in various power states
system.mem_ctrls12.rdPerTurnAround::samples        11353                       # Reads before turning the bus around for writes
system.mem_ctrls12.rdPerTurnAround::mean    40.002466                       # Reads before turning the bus around for writes
system.mem_ctrls12.rdPerTurnAround::gmean    29.827534                       # Reads before turning the bus around for writes
system.mem_ctrls12.rdPerTurnAround::stdev   579.153214                       # Reads before turning the bus around for writes
system.mem_ctrls12.rdPerTurnAround::0-2047        11352     99.99%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls12.rdPerTurnAround::61440-63487            1      0.01%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls12.rdPerTurnAround::total        11353                       # Reads before turning the bus around for writes
system.mem_ctrls12.rdQLenPdf::0                419586                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::1                 31722                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::2                  1785                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::3                   712                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::4                   326                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::5                    71                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::6                    24                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::7                     4                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::8                     0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::9                     0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::10                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::11                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::12                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::13                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::14                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::15                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::16                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::17                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::18                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::19                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::20                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::21                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::22                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::23                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::24                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::25                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::26                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::27                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::28                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::29                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::30                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::31                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.readBursts                  454324                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls12.readPktSize::0                   0                       # Read request sizes (log2)
system.mem_ctrls12.readPktSize::1                   0                       # Read request sizes (log2)
system.mem_ctrls12.readPktSize::2                   0                       # Read request sizes (log2)
system.mem_ctrls12.readPktSize::3                   0                       # Read request sizes (log2)
system.mem_ctrls12.readPktSize::4                   0                       # Read request sizes (log2)
system.mem_ctrls12.readPktSize::5                   0                       # Read request sizes (log2)
system.mem_ctrls12.readPktSize::6              454324                       # Read request sizes (log2)
system.mem_ctrls12.readReqs                    454324                       # Number of read requests accepted
system.mem_ctrls12.readRowHitRate               38.87                       # Row buffer hit rate for reads
system.mem_ctrls12.readRowHits                 176577                       # Number of row buffer hits during reads
system.mem_ctrls12.servicedByWrQ                   94                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls12.totBusLat               2271150000                       # Total ticks spent in databus transfers
system.mem_ctrls12.totGap                1529108252442                       # Total gap between requests
system.mem_ctrls12.totMemAccLat           58790193871                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls12.totQLat                50273381371                       # Total ticks spent queuing
system.mem_ctrls12.wrPerTurnAround::samples        11353                       # Writes before turning the bus around for reads
system.mem_ctrls12.wrPerTurnAround::mean    17.781291                       # Writes before turning the bus around for reads
system.mem_ctrls12.wrPerTurnAround::gmean    17.764146                       # Writes before turning the bus around for reads
system.mem_ctrls12.wrPerTurnAround::stdev     0.766752                       # Writes before turning the bus around for reads
system.mem_ctrls12.wrPerTurnAround::16           1526     13.44%     13.44% # Writes before turning the bus around for reads
system.mem_ctrls12.wrPerTurnAround::17            110      0.97%     14.41% # Writes before turning the bus around for reads
system.mem_ctrls12.wrPerTurnAround::18           9144     80.54%     94.95% # Writes before turning the bus around for reads
system.mem_ctrls12.wrPerTurnAround::19            504      4.44%     99.39% # Writes before turning the bus around for reads
system.mem_ctrls12.wrPerTurnAround::20             46      0.41%     99.80% # Writes before turning the bus around for reads
system.mem_ctrls12.wrPerTurnAround::21             13      0.11%     99.91% # Writes before turning the bus around for reads
system.mem_ctrls12.wrPerTurnAround::22              7      0.06%     99.97% # Writes before turning the bus around for reads
system.mem_ctrls12.wrPerTurnAround::23              2      0.02%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls12.wrPerTurnAround::24              1      0.01%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls12.wrPerTurnAround::total        11353                       # Writes before turning the bus around for reads
system.mem_ctrls12.wrQLenPdf::0                     0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::1                     0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::2                     0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::3                     0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::4                     0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::5                     0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::6                     0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::7                     0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::8                     0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::9                     0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::10                    0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::11                    0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::12                    0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::13                    0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::14                    0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::15                 9689                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::16                 9864                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::17                11212                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::18                11347                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::19                11400                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::20                11424                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::21                11436                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::22                11436                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::23                11412                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::24                11428                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::25                11434                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::26                11422                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::27                11413                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::28                11387                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::29                11388                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::30                11387                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::31                11377                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::32                11368                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::33                   36                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::34                   10                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::35                    5                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::36                    6                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::37                    1                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::38                    1                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::39                    0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::40                    0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::41                    0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::42                    0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::43                    0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::44                    0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::45                    0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::46                    0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::47                    0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::48                    0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::49                    0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::50                    0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::51                    0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::52                    0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::53                    0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::54                    0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::55                    0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::56                    0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::57                    0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::58                    0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::59                    0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::60                    0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::61                    0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::62                    0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::63                    0                       # What write queue length does an incoming req see
system.mem_ctrls12.writeBursts                 201883                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls12.writePktSize::0                  0                       # Write request sizes (log2)
system.mem_ctrls12.writePktSize::1                  0                       # Write request sizes (log2)
system.mem_ctrls12.writePktSize::2                  0                       # Write request sizes (log2)
system.mem_ctrls12.writePktSize::3                  0                       # Write request sizes (log2)
system.mem_ctrls12.writePktSize::4                  0                       # Write request sizes (log2)
system.mem_ctrls12.writePktSize::5                  0                       # Write request sizes (log2)
system.mem_ctrls12.writePktSize::6             201883                       # Write request sizes (log2)
system.mem_ctrls12.writeReqs                   201883                       # Number of write requests accepted
system.mem_ctrls12.writeRowHitRate              54.12                       # Row buffer hit rate for writes
system.mem_ctrls12.writeRowHits                109261                       # Number of row buffer hits during writes
system.mem_ctrls12_0.actBackEnergy        32145226950                       # Energy for active background per rank (pJ)
system.mem_ctrls12_0.actEnergy             1320707220                       # Energy for activate commands per rank (pJ)
system.mem_ctrls12_0.actPowerDownEnergy  229908857040                       # Energy for active power-down per rank (pJ)
system.mem_ctrls12_0.averagePower          427.573790                       # Core power per rank (mW)
system.mem_ctrls12_0.memoryStateTime::IDLE  11990416331                       # Time in different power states
system.mem_ctrls12_0.memoryStateTime::REF  32445660000                       # Time in different power states
system.mem_ctrls12_0.memoryStateTime::SREF 545975004090                       # Time in different power states
system.mem_ctrls12_0.memoryStateTime::PRE_PDN 393104049419                       # Time in different power states
system.mem_ctrls12_0.memoryStateTime::ACT  41412795535                       # Time in different power states
system.mem_ctrls12_0.memoryStateTime::ACT_PDN 504182119498                       # Time in different power states
system.mem_ctrls12_0.preBackEnergy         5868433920                       # Energy for precharge background per rank (pJ)
system.mem_ctrls12_0.preEnergy              701968740                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls12_0.prePowerDownEnergy  150952531680                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls12_0.readEnergy            1624335720                       # Energy for read commands per rank (pJ)
system.mem_ctrls12_0.refreshEnergy       76701540240.000015                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls12_0.selfRefreshEnergy   154027424940                       # Energy for self refresh per rank (pJ)
system.mem_ctrls12_0.totalEnergy         653807348400                       # Total energy per rank (pJ)
system.mem_ctrls12_0.totalIdleTime       1443259925576                       # Total Idle time Per DRAM Rank
system.mem_ctrls12_0.writeEnergy            524693520                       # Energy for write commands per rank (pJ)
system.mem_ctrls12_1.actBackEnergy        32054472120                       # Energy for active background per rank (pJ)
system.mem_ctrls12_1.actEnergy             1322984880                       # Energy for activate commands per rank (pJ)
system.mem_ctrls12_1.actPowerDownEnergy  229806746670                       # Energy for active power-down per rank (pJ)
system.mem_ctrls12_1.averagePower          427.691449                       # Core power per rank (mW)
system.mem_ctrls12_1.memoryStateTime::IDLE  12005469690                       # Time in different power states
system.mem_ctrls12_1.memoryStateTime::REF  32470360000                       # Time in different power states
system.mem_ctrls12_1.memoryStateTime::SREF 545207074405                       # Time in different power states
system.mem_ctrls12_1.memoryStateTime::PRE_PDN 394299787909                       # Time in different power states
system.mem_ctrls12_1.memoryStateTime::ACT  41165402854                       # Time in different power states
system.mem_ctrls12_1.memoryStateTime::ACT_PDN 503962119415                       # Time in different power states
system.mem_ctrls12_1.preBackEnergy         5867332800                       # Energy for precharge background per rank (pJ)
system.mem_ctrls12_1.preEnergy              703183140                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls12_1.prePowerDownEnergy  151411620000                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls12_1.readEnergy            1618887900                       # Energy for read commands per rank (pJ)
system.mem_ctrls12_1.refreshEnergy       76759931040.000015                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls12_1.selfRefreshEnergy   153883109700                       # Energy for self refresh per rank (pJ)
system.mem_ctrls12_1.totalEnergy         653987261130                       # Total energy per rank (pJ)
system.mem_ctrls12_1.totalIdleTime       1443360288317                       # Total Idle time Per DRAM Rank
system.mem_ctrls12_1.writeEnergy            529073100                       # Energy for write commands per rank (pJ)
system.mem_ctrls13.avgBusLat                  5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls13.avgGap                  2330125.10                       # Average gap between requests
system.mem_ctrls13.avgMemAccLat             128995.29                       # Average memory access latency per DRAM burst
system.mem_ctrls13.avgPriority_.ruby.dir_cntrl13::samples    656118.00                       # Average QoS priority value for accepted requests
system.mem_ctrls13.avgQLat                  110245.29                       # Average queueing delay per DRAM burst
system.mem_ctrls13.avgRdBW                      19.01                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls13.avgRdBWSys                   19.01                       # Average system read bandwidth in MiByte/s
system.mem_ctrls13.avgRdQLen                     1.01                       # Average read queue length when enqueuing
system.mem_ctrls13.avgWrBW                       8.45                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls13.avgWrBWSys                    8.45                       # Average system write bandwidth in MiByte/s
system.mem_ctrls13.avgWrQLen                    24.64                       # Average write queue length when enqueuing
system.mem_ctrls13.busUtil                       0.21                       # Data bus utilization in percentage
system.mem_ctrls13.busUtilRead                   0.15                       # Data bus utilization in percentage for reads
system.mem_ctrls13.busUtilWrite                  0.07                       # Data bus utilization in percentage for writes
system.mem_ctrls13.bw_read::.ruby.dir_cntrl13     19014962                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls13.bw_read::total            19014962                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls13.bw_total::.ruby.dir_cntrl13     27466331                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls13.bw_total::total           27466331                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls13.bw_write::.ruby.dir_cntrl13      8451369                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls13.bw_write::total            8451369                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls13.bytesPerActivate::samples       370135                       # Bytes accessed per row activation
system.mem_ctrls13.bytesPerActivate::mean   113.451189                       # Bytes accessed per row activation
system.mem_ctrls13.bytesPerActivate::gmean    87.044174                       # Bytes accessed per row activation
system.mem_ctrls13.bytesPerActivate::stdev   124.293146                       # Bytes accessed per row activation
system.mem_ctrls13.bytesPerActivate::0-127       280422     75.76%     75.76% # Bytes accessed per row activation
system.mem_ctrls13.bytesPerActivate::128-255        52005     14.05%     89.81% # Bytes accessed per row activation
system.mem_ctrls13.bytesPerActivate::256-383        16306      4.41%     94.22% # Bytes accessed per row activation
system.mem_ctrls13.bytesPerActivate::384-511        12533      3.39%     97.60% # Bytes accessed per row activation
system.mem_ctrls13.bytesPerActivate::512-639         3077      0.83%     98.44% # Bytes accessed per row activation
system.mem_ctrls13.bytesPerActivate::640-767         2126      0.57%     99.01% # Bytes accessed per row activation
system.mem_ctrls13.bytesPerActivate::768-895         1801      0.49%     99.50% # Bytes accessed per row activation
system.mem_ctrls13.bytesPerActivate::896-1023         1388      0.37%     99.87% # Bytes accessed per row activation
system.mem_ctrls13.bytesPerActivate::1024-1151          477      0.13%    100.00% # Bytes accessed per row activation
system.mem_ctrls13.bytesPerActivate::total       370135                       # Bytes accessed per row activation
system.mem_ctrls13.bytesReadDRAM             29068480                       # Total number of bytes read from DRAM
system.mem_ctrls13.bytesReadSys              29075968                       # Total read bytes from the system interface side
system.mem_ctrls13.bytesReadWrQ                  7488                       # Total number of bytes read from write queue
system.mem_ctrls13.bytesWritten              12923648                       # Total number of bytes written to DRAM
system.mem_ctrls13.bytesWrittenSys           12923072                       # Total written bytes from the system interface side
system.mem_ctrls13.bytes_read::.ruby.dir_cntrl13     29075968                       # Number of bytes read from this memory
system.mem_ctrls13.bytes_read::total         29075968                       # Number of bytes read from this memory
system.mem_ctrls13.bytes_written::.ruby.dir_cntrl13     12923072                       # Number of bytes written to this memory
system.mem_ctrls13.bytes_written::total      12923072                       # Number of bytes written to this memory
system.mem_ctrls13.masterReadAccesses::.ruby.dir_cntrl13       454312                       # Per-master read serviced memory accesses
system.mem_ctrls13.masterReadAvgLat::.ruby.dir_cntrl13    128962.07                       # Per-master read average memory access latency
system.mem_ctrls13.masterReadBytes::.ruby.dir_cntrl13     29068480                       # Per-master bytes read from memory
system.mem_ctrls13.masterReadRate::.ruby.dir_cntrl13 19010064.980035059154                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls13.masterReadTotalLat::.ruby.dir_cntrl13  58589017922                       # Per-master read total memory access latency
system.mem_ctrls13.masterWriteAccesses::.ruby.dir_cntrl13       201923                       # Per-master write serviced memory accesses
system.mem_ctrls13.masterWriteAvgLat::.ruby.dir_cntrl13 179576619.13                       # Per-master write average memory access latency
system.mem_ctrls13.masterWriteBytes::.ruby.dir_cntrl13     12923648                       # Per-master bytes write to memory
system.mem_ctrls13.masterWriteRate::.ruby.dir_cntrl13 8451745.267007429153                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls13.masterWriteTotalLat::.ruby.dir_cntrl13 36260649663664                       # Per-master write total memory access latency
system.mem_ctrls13.mergedWrBursts                   0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls13.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls13.numRdRetry                       0                       # Number of times read queue was full causing retry
system.mem_ctrls13.numReadWriteTurnArounds        11401                       # Number of turnarounds from READ to WRITE
system.mem_ctrls13.numStayReadState           1344826                       # Number of times bus staying in READ state
system.mem_ctrls13.numStayWriteState           198977                       # Number of times bus staying in WRITE state
system.mem_ctrls13.numWrRetry                       0                       # Number of times write queue was full causing retry
system.mem_ctrls13.numWriteReadTurnArounds        11401                       # Number of turnarounds from WRITE to READ
system.mem_ctrls13.num_reads::.ruby.dir_cntrl13       454312                       # Number of read requests responded to by this memory
system.mem_ctrls13.num_reads::total            454312                       # Number of read requests responded to by this memory
system.mem_ctrls13.num_writes::.ruby.dir_cntrl13       201923                       # Number of write requests responded to by this memory
system.mem_ctrls13.num_writes::total           201923                       # Number of write requests responded to by this memory
system.mem_ctrls13.pageHitRate                  43.59                       # Row buffer hit rate, read and write combined
system.mem_ctrls13.peakBW                    12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls13.perBankRdBursts::0           28695                       # Per bank write bursts
system.mem_ctrls13.perBankRdBursts::1           28613                       # Per bank write bursts
system.mem_ctrls13.perBankRdBursts::2           28582                       # Per bank write bursts
system.mem_ctrls13.perBankRdBursts::3           28558                       # Per bank write bursts
system.mem_ctrls13.perBankRdBursts::4           28506                       # Per bank write bursts
system.mem_ctrls13.perBankRdBursts::5           28341                       # Per bank write bursts
system.mem_ctrls13.perBankRdBursts::6           28150                       # Per bank write bursts
system.mem_ctrls13.perBankRdBursts::7           28083                       # Per bank write bursts
system.mem_ctrls13.perBankRdBursts::8           28245                       # Per bank write bursts
system.mem_ctrls13.perBankRdBursts::9           28507                       # Per bank write bursts
system.mem_ctrls13.perBankRdBursts::10          28105                       # Per bank write bursts
system.mem_ctrls13.perBankRdBursts::11          28331                       # Per bank write bursts
system.mem_ctrls13.perBankRdBursts::12          28216                       # Per bank write bursts
system.mem_ctrls13.perBankRdBursts::13          28668                       # Per bank write bursts
system.mem_ctrls13.perBankRdBursts::14          28284                       # Per bank write bursts
system.mem_ctrls13.perBankRdBursts::15          28311                       # Per bank write bursts
system.mem_ctrls13.perBankWrBursts::0           12623                       # Per bank write bursts
system.mem_ctrls13.perBankWrBursts::1           12672                       # Per bank write bursts
system.mem_ctrls13.perBankWrBursts::2           12563                       # Per bank write bursts
system.mem_ctrls13.perBankWrBursts::3           12628                       # Per bank write bursts
system.mem_ctrls13.perBankWrBursts::4           12600                       # Per bank write bursts
system.mem_ctrls13.perBankWrBursts::5           12549                       # Per bank write bursts
system.mem_ctrls13.perBankWrBursts::6           12451                       # Per bank write bursts
system.mem_ctrls13.perBankWrBursts::7           12459                       # Per bank write bursts
system.mem_ctrls13.perBankWrBursts::8           12518                       # Per bank write bursts
system.mem_ctrls13.perBankWrBursts::9           12636                       # Per bank write bursts
system.mem_ctrls13.perBankWrBursts::10          12681                       # Per bank write bursts
system.mem_ctrls13.perBankWrBursts::11          12777                       # Per bank write bursts
system.mem_ctrls13.perBankWrBursts::12          12767                       # Per bank write bursts
system.mem_ctrls13.perBankWrBursts::13          12814                       # Per bank write bursts
system.mem_ctrls13.perBankWrBursts::14          12605                       # Per bank write bursts
system.mem_ctrls13.perBankWrBursts::15          12589                       # Per bank write bursts
system.mem_ctrls13.priorityMaxLatency    0.093422862160                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls13.priorityMinLatency    0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls13.pwrStateResidencyTicks::UNDEFINED 2842138133883                       # Cumulative time (in ticks) in various power states
system.mem_ctrls13.rdPerTurnAround::samples        11401                       # Reads before turning the bus around for writes
system.mem_ctrls13.rdPerTurnAround::mean    39.839400                       # Reads before turning the bus around for writes
system.mem_ctrls13.rdPerTurnAround::gmean    29.675333                       # Reads before turning the bus around for writes
system.mem_ctrls13.rdPerTurnAround::stdev   570.442679                       # Reads before turning the bus around for writes
system.mem_ctrls13.rdPerTurnAround::0-2047        11400     99.99%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls13.rdPerTurnAround::59392-61439            1      0.01%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls13.rdPerTurnAround::total        11401                       # Reads before turning the bus around for writes
system.mem_ctrls13.rdQLenPdf::0                419167                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::1                 31498                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::2                  2335                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::3                   784                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::4                   343                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::5                    44                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::6                    15                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::7                     4                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::8                     3                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::9                     2                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::10                    0                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::11                    0                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::12                    0                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::13                    0                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::14                    0                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::15                    0                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::16                    0                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::17                    0                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::18                    0                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::19                    0                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::20                    0                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::21                    0                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::22                    0                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::23                    0                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::24                    0                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::25                    0                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::26                    0                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::27                    0                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::28                    0                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::29                    0                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::30                    0                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::31                    0                       # What read queue length does an incoming req see
system.mem_ctrls13.readBursts                  454312                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls13.readPktSize::0                   0                       # Read request sizes (log2)
system.mem_ctrls13.readPktSize::1                   0                       # Read request sizes (log2)
system.mem_ctrls13.readPktSize::2                   0                       # Read request sizes (log2)
system.mem_ctrls13.readPktSize::3                   0                       # Read request sizes (log2)
system.mem_ctrls13.readPktSize::4                   0                       # Read request sizes (log2)
system.mem_ctrls13.readPktSize::5                   0                       # Read request sizes (log2)
system.mem_ctrls13.readPktSize::6              454312                       # Read request sizes (log2)
system.mem_ctrls13.readReqs                    454312                       # Number of read requests accepted
system.mem_ctrls13.readRowHitRate               38.87                       # Row buffer hit rate for reads
system.mem_ctrls13.readRowHits                 176559                       # Number of row buffer hits during reads
system.mem_ctrls13.servicedByWrQ                  117                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls13.totBusLat               2270975000                       # Total ticks spent in databus transfers
system.mem_ctrls13.totGap                1529109645048                       # Total gap between requests
system.mem_ctrls13.totMemAccLat           58589017922                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls13.totQLat                50072861672                       # Total ticks spent queuing
system.mem_ctrls13.wrPerTurnAround::samples        11401                       # Writes before turning the bus around for reads
system.mem_ctrls13.wrPerTurnAround::mean    17.711780                       # Writes before turning the bus around for reads
system.mem_ctrls13.wrPerTurnAround::gmean    17.690780                       # Writes before turning the bus around for reads
system.mem_ctrls13.wrPerTurnAround::stdev     0.851671                       # Writes before turning the bus around for reads
system.mem_ctrls13.wrPerTurnAround::16           1939     17.01%     17.01% # Writes before turning the bus around for reads
system.mem_ctrls13.wrPerTurnAround::17            139      1.22%     18.23% # Writes before turning the bus around for reads
system.mem_ctrls13.wrPerTurnAround::18           8745     76.70%     94.93% # Writes before turning the bus around for reads
system.mem_ctrls13.wrPerTurnAround::19            500      4.39%     99.32% # Writes before turning the bus around for reads
system.mem_ctrls13.wrPerTurnAround::20             41      0.36%     99.68% # Writes before turning the bus around for reads
system.mem_ctrls13.wrPerTurnAround::21             14      0.12%     99.80% # Writes before turning the bus around for reads
system.mem_ctrls13.wrPerTurnAround::22             17      0.15%     99.95% # Writes before turning the bus around for reads
system.mem_ctrls13.wrPerTurnAround::23              1      0.01%     99.96% # Writes before turning the bus around for reads
system.mem_ctrls13.wrPerTurnAround::24              2      0.02%     99.97% # Writes before turning the bus around for reads
system.mem_ctrls13.wrPerTurnAround::25              2      0.02%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls13.wrPerTurnAround::26              1      0.01%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls13.wrPerTurnAround::total        11401                       # Writes before turning the bus around for reads
system.mem_ctrls13.wrQLenPdf::0                     0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::1                     0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::2                     0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::3                     0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::4                     0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::5                     0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::6                     0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::7                     0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::8                     0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::9                     0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::10                    0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::11                    0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::12                    0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::13                    0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::14                    0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::15                 9291                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::16                 9499                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::17                11190                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::18                11382                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::19                11414                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::20                11442                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::21                11459                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::22                11493                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::23                11480                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::24                11488                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::25                11509                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::26                11469                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::27                11482                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::28                11452                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::29                11454                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::30                11464                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::31                11447                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::32                11419                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::33                   54                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::34                   15                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::35                    8                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::36                    4                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::37                    3                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::38                    2                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::39                    2                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::40                    1                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::41                    0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::42                    0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::43                    0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::44                    0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::45                    0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::46                    0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::47                    0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::48                    0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::49                    0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::50                    0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::51                    0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::52                    0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::53                    0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::54                    0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::55                    0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::56                    0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::57                    0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::58                    0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::59                    0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::60                    0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::61                    0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::62                    0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::63                    0                       # What write queue length does an incoming req see
system.mem_ctrls13.writeBursts                 201923                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls13.writePktSize::0                  0                       # Write request sizes (log2)
system.mem_ctrls13.writePktSize::1                  0                       # Write request sizes (log2)
system.mem_ctrls13.writePktSize::2                  0                       # Write request sizes (log2)
system.mem_ctrls13.writePktSize::3                  0                       # Write request sizes (log2)
system.mem_ctrls13.writePktSize::4                  0                       # Write request sizes (log2)
system.mem_ctrls13.writePktSize::5                  0                       # Write request sizes (log2)
system.mem_ctrls13.writePktSize::6             201923                       # Write request sizes (log2)
system.mem_ctrls13.writeReqs                   201923                       # Number of write requests accepted
system.mem_ctrls13.writeRowHitRate              54.20                       # Row buffer hit rate for writes
system.mem_ctrls13.writeRowHits                109435                       # Number of row buffer hits during writes
system.mem_ctrls13_0.actBackEnergy        32135958750                       # Energy for active background per rank (pJ)
system.mem_ctrls13_0.actEnergy             1320907140                       # Energy for activate commands per rank (pJ)
system.mem_ctrls13_0.actPowerDownEnergy  230173981710                       # Energy for active power-down per rank (pJ)
system.mem_ctrls13_0.averagePower          427.794731                       # Core power per rank (mW)
system.mem_ctrls13_0.memoryStateTime::IDLE  11982954856                       # Time in different power states
system.mem_ctrls13_0.memoryStateTime::REF  32491160000                       # Time in different power states
system.mem_ctrls13_0.memoryStateTime::SREF 544616326069                       # Time in different power states
system.mem_ctrls13_0.memoryStateTime::PRE_PDN 393907064505                       # Time in different power states
system.mem_ctrls13_0.memoryStateTime::ACT  41348435321                       # Time in different power states
system.mem_ctrls13_0.memoryStateTime::ACT_PDN 504766880131                       # Time in different power states
system.mem_ctrls13_0.preBackEnergy         5866141920                       # Energy for precharge background per rank (pJ)
system.mem_ctrls13_0.preEnergy              702075000                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls13_0.prePowerDownEnergy  151260319200                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls13_0.readEnergy            1624557060                       # Energy for read commands per rank (pJ)
system.mem_ctrls13_0.refreshEnergy       76809102240.000015                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls13_0.selfRefreshEnergy   153695055660                       # Energy for self refresh per rank (pJ)
system.mem_ctrls13_0.totalEnergy         654145190550                       # Total energy per rank (pJ)
system.mem_ctrls13_0.totalIdleTime       1443290237392                       # Total Idle time Per DRAM Rank
system.mem_ctrls13_0.writeEnergy            524844900                       # Energy for write commands per rank (pJ)
system.mem_ctrls13_1.actBackEnergy        32135346570                       # Energy for active background per rank (pJ)
system.mem_ctrls13_1.actEnergy             1321863900                       # Energy for activate commands per rank (pJ)
system.mem_ctrls13_1.actPowerDownEnergy  229552667460                       # Energy for active power-down per rank (pJ)
system.mem_ctrls13_1.averagePower          427.597168                       # Core power per rank (mW)
system.mem_ctrls13_1.memoryStateTime::IDLE  11986694153                       # Time in different power states
system.mem_ctrls13_1.memoryStateTime::REF  32461000000                       # Time in different power states
system.mem_ctrls13_1.memoryStateTime::SREF 545513940122                       # Time in different power states
system.mem_ctrls13_1.memoryStateTime::PRE_PDN 394389488315                       # Time in different power states
system.mem_ctrls13_1.memoryStateTime::ACT  41355180744                       # Time in different power states
system.mem_ctrls13_1.memoryStateTime::ACT_PDN 503403906277                       # Time in different power states
system.mem_ctrls13_1.preBackEnergy         5860173600                       # Energy for precharge background per rank (pJ)
system.mem_ctrls13_1.preEnergy              702587325                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls13_1.prePowerDownEnergy  151445954400                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls13_1.readEnergy            1618416660                       # Energy for read commands per rank (pJ)
system.mem_ctrls13_1.refreshEnergy       76737804000.000015                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls13_1.selfRefreshEnergy   153907378860                       # Energy for self refresh per rank (pJ)
system.mem_ctrls13_1.totalEnergy         653843094675                       # Total energy per rank (pJ)
system.mem_ctrls13_1.totalIdleTime       1443205748565                       # Total Idle time Per DRAM Rank
system.mem_ctrls13_1.writeEnergy            529240140                       # Energy for write commands per rank (pJ)
system.mem_ctrls14.avgBusLat                  5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls14.avgGap                  2329437.05                       # Average gap between requests
system.mem_ctrls14.avgMemAccLat             129393.53                       # Average memory access latency per DRAM burst
system.mem_ctrls14.avgPriority_.ruby.dir_cntrl14::samples    656337.00                       # Average QoS priority value for accepted requests
system.mem_ctrls14.avgQLat                  110643.53                       # Average queueing delay per DRAM burst
system.mem_ctrls14.avgRdBW                      19.02                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls14.avgRdBWSys                   19.02                       # Average system read bandwidth in MiByte/s
system.mem_ctrls14.avgRdQLen                     1.01                       # Average read queue length when enqueuing
system.mem_ctrls14.avgWrBW                       8.45                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls14.avgWrBWSys                    8.45                       # Average system write bandwidth in MiByte/s
system.mem_ctrls14.avgWrQLen                    24.45                       # Average write queue length when enqueuing
system.mem_ctrls14.busUtil                       0.21                       # Data bus utilization in percentage
system.mem_ctrls14.busUtilRead                   0.15                       # Data bus utilization in percentage for reads
system.mem_ctrls14.busUtilWrite                  0.07                       # Data bus utilization in percentage for writes
system.mem_ctrls14.bw_read::.ruby.dir_cntrl14     19022872                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls14.bw_read::total            19022872                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls14.bw_total::.ruby.dir_cntrl14     27474408                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls14.bw_total::total           27474408                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls14.bw_write::.ruby.dir_cntrl14      8451536                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls14.bw_write::total            8451536                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls14.bytesPerActivate::samples       370444                       # Bytes accessed per row activation
system.mem_ctrls14.bytesPerActivate::mean   113.393182                       # Bytes accessed per row activation
system.mem_ctrls14.bytesPerActivate::gmean    86.975420                       # Bytes accessed per row activation
system.mem_ctrls14.bytesPerActivate::stdev   124.381879                       # Bytes accessed per row activation
system.mem_ctrls14.bytesPerActivate::0-127       281058     75.87%     75.87% # Bytes accessed per row activation
system.mem_ctrls14.bytesPerActivate::128-255        51593     13.93%     89.80% # Bytes accessed per row activation
system.mem_ctrls14.bytesPerActivate::256-383        16509      4.46%     94.25% # Bytes accessed per row activation
system.mem_ctrls14.bytesPerActivate::384-511        12346      3.33%     97.59% # Bytes accessed per row activation
system.mem_ctrls14.bytesPerActivate::512-639         3136      0.85%     98.43% # Bytes accessed per row activation
system.mem_ctrls14.bytesPerActivate::640-767         2150      0.58%     99.01% # Bytes accessed per row activation
system.mem_ctrls14.bytesPerActivate::768-895         1756      0.47%     99.49% # Bytes accessed per row activation
system.mem_ctrls14.bytesPerActivate::896-1023         1428      0.39%     99.87% # Bytes accessed per row activation
system.mem_ctrls14.bytesPerActivate::1024-1151          468      0.13%    100.00% # Bytes accessed per row activation
system.mem_ctrls14.bytesPerActivate::total       370444                       # Bytes accessed per row activation
system.mem_ctrls14.bytesReadDRAM             29082240                       # Total number of bytes read from DRAM
system.mem_ctrls14.bytesReadSys              29088064                       # Total read bytes from the system interface side
system.mem_ctrls14.bytesReadWrQ                  5824                       # Total number of bytes read from write queue
system.mem_ctrls14.bytesWritten              12923584                       # Total number of bytes written to DRAM
system.mem_ctrls14.bytesWrittenSys           12923328                       # Total written bytes from the system interface side
system.mem_ctrls14.bytes_read::.ruby.dir_cntrl14     29088064                       # Number of bytes read from this memory
system.mem_ctrls14.bytes_read::total         29088064                       # Number of bytes read from this memory
system.mem_ctrls14.bytes_written::.ruby.dir_cntrl14     12923328                       # Number of bytes written to this memory
system.mem_ctrls14.bytes_written::total      12923328                       # Number of bytes written to this memory
system.mem_ctrls14.masterReadAccesses::.ruby.dir_cntrl14       454501                       # Per-master read serviced memory accesses
system.mem_ctrls14.masterReadAvgLat::.ruby.dir_cntrl14    129367.62                       # Per-master read average memory access latency
system.mem_ctrls14.masterReadBytes::.ruby.dir_cntrl14     29082240                       # Per-master bytes read from memory
system.mem_ctrls14.masterReadRate::.ruby.dir_cntrl14 19019063.678767338395                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls14.masterReadTotalLat::.ruby.dir_cntrl14  58797713703                       # Per-master read total memory access latency
system.mem_ctrls14.masterWriteAccesses::.ruby.dir_cntrl14       201927                       # Per-master write serviced memory accesses
system.mem_ctrls14.masterWriteAvgLat::.ruby.dir_cntrl14 178513725.92                       # Per-master write average memory access latency
system.mem_ctrls14.masterWriteBytes::.ruby.dir_cntrl14     12923584                       # Per-master bytes write to memory
system.mem_ctrls14.masterWriteRate::.ruby.dir_cntrl14 8451703.412594720721                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls14.masterWriteTotalLat::.ruby.dir_cntrl14 36046741133318                       # Per-master write total memory access latency
system.mem_ctrls14.mergedWrBursts                   0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls14.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls14.numRdRetry                       0                       # Number of times read queue was full causing retry
system.mem_ctrls14.numReadWriteTurnArounds        11378                       # Number of turnarounds from READ to WRITE
system.mem_ctrls14.numStayReadState           1346571                       # Number of times bus staying in READ state
system.mem_ctrls14.numStayWriteState           198735                       # Number of times bus staying in WRITE state
system.mem_ctrls14.numWrRetry                       0                       # Number of times write queue was full causing retry
system.mem_ctrls14.numWriteReadTurnArounds        11378                       # Number of turnarounds from WRITE to READ
system.mem_ctrls14.num_reads::.ruby.dir_cntrl14       454501                       # Number of read requests responded to by this memory
system.mem_ctrls14.num_reads::total            454501                       # Number of read requests responded to by this memory
system.mem_ctrls14.num_writes::.ruby.dir_cntrl14       201927                       # Number of write requests responded to by this memory
system.mem_ctrls14.num_writes::total           201927                       # Number of write requests responded to by this memory
system.mem_ctrls14.pageHitRate                  43.56                       # Row buffer hit rate, read and write combined
system.mem_ctrls14.peakBW                    12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls14.perBankRdBursts::0           28755                       # Per bank write bursts
system.mem_ctrls14.perBankRdBursts::1           28661                       # Per bank write bursts
system.mem_ctrls14.perBankRdBursts::2           28620                       # Per bank write bursts
system.mem_ctrls14.perBankRdBursts::3           28498                       # Per bank write bursts
system.mem_ctrls14.perBankRdBursts::4           28489                       # Per bank write bursts
system.mem_ctrls14.perBankRdBursts::5           28362                       # Per bank write bursts
system.mem_ctrls14.perBankRdBursts::6           28203                       # Per bank write bursts
system.mem_ctrls14.perBankRdBursts::7           28016                       # Per bank write bursts
system.mem_ctrls14.perBankRdBursts::8           28263                       # Per bank write bursts
system.mem_ctrls14.perBankRdBursts::9           28562                       # Per bank write bursts
system.mem_ctrls14.perBankRdBursts::10          28074                       # Per bank write bursts
system.mem_ctrls14.perBankRdBursts::11          28361                       # Per bank write bursts
system.mem_ctrls14.perBankRdBursts::12          28255                       # Per bank write bursts
system.mem_ctrls14.perBankRdBursts::13          28694                       # Per bank write bursts
system.mem_ctrls14.perBankRdBursts::14          28229                       # Per bank write bursts
system.mem_ctrls14.perBankRdBursts::15          28368                       # Per bank write bursts
system.mem_ctrls14.perBankWrBursts::0           12649                       # Per bank write bursts
system.mem_ctrls14.perBankWrBursts::1           12673                       # Per bank write bursts
system.mem_ctrls14.perBankWrBursts::2           12581                       # Per bank write bursts
system.mem_ctrls14.perBankWrBursts::3           12597                       # Per bank write bursts
system.mem_ctrls14.perBankWrBursts::4           12573                       # Per bank write bursts
system.mem_ctrls14.perBankWrBursts::5           12550                       # Per bank write bursts
system.mem_ctrls14.perBankWrBursts::6           12476                       # Per bank write bursts
system.mem_ctrls14.perBankWrBursts::7           12422                       # Per bank write bursts
system.mem_ctrls14.perBankWrBursts::8           12512                       # Per bank write bursts
system.mem_ctrls14.perBankWrBursts::9           12671                       # Per bank write bursts
system.mem_ctrls14.perBankWrBursts::10          12666                       # Per bank write bursts
system.mem_ctrls14.perBankWrBursts::11          12775                       # Per bank write bursts
system.mem_ctrls14.perBankWrBursts::12          12764                       # Per bank write bursts
system.mem_ctrls14.perBankWrBursts::13          12843                       # Per bank write bursts
system.mem_ctrls14.perBankWrBursts::14          12582                       # Per bank write bursts
system.mem_ctrls14.perBankWrBursts::15          12597                       # Per bank write bursts
system.mem_ctrls14.priorityMaxLatency    0.086552805094                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls14.priorityMinLatency    0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls14.pwrStateResidencyTicks::UNDEFINED 2842138133883                       # Cumulative time (in ticks) in various power states
system.mem_ctrls14.rdPerTurnAround::samples        11378                       # Reads before turning the bus around for writes
system.mem_ctrls14.rdPerTurnAround::mean    39.935490                       # Reads before turning the bus around for writes
system.mem_ctrls14.rdPerTurnAround::gmean    29.736322                       # Reads before turning the bus around for writes
system.mem_ctrls14.rdPerTurnAround::stdev   571.610961                       # Reads before turning the bus around for writes
system.mem_ctrls14.rdPerTurnAround::0-2047        11377     99.99%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls14.rdPerTurnAround::59392-61439            1      0.01%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls14.rdPerTurnAround::total        11378                       # Reads before turning the bus around for writes
system.mem_ctrls14.rdQLenPdf::0                419442                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::1                 31704                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::2                  1811                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::3                   820                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::4                   517                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::5                    79                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::6                    32                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::7                     5                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::8                     0                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::9                     0                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::10                    0                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::11                    0                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::12                    0                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::13                    0                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::14                    0                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::15                    0                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::16                    0                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::17                    0                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::18                    0                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::19                    0                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::20                    0                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::21                    0                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::22                    0                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::23                    0                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::24                    0                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::25                    0                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::26                    0                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::27                    0                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::28                    0                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::29                    0                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::30                    0                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::31                    0                       # What read queue length does an incoming req see
system.mem_ctrls14.readBursts                  454501                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls14.readPktSize::0                   0                       # Read request sizes (log2)
system.mem_ctrls14.readPktSize::1                   0                       # Read request sizes (log2)
system.mem_ctrls14.readPktSize::2                   0                       # Read request sizes (log2)
system.mem_ctrls14.readPktSize::3                   0                       # Read request sizes (log2)
system.mem_ctrls14.readPktSize::4                   0                       # Read request sizes (log2)
system.mem_ctrls14.readPktSize::5                   0                       # Read request sizes (log2)
system.mem_ctrls14.readPktSize::6              454501                       # Read request sizes (log2)
system.mem_ctrls14.readReqs                    454501                       # Number of read requests accepted
system.mem_ctrls14.readRowHitRate               38.88                       # Row buffer hit rate for reads
system.mem_ctrls14.readRowHits                 176692                       # Number of row buffer hits during reads
system.mem_ctrls14.servicedByWrQ                   91                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls14.totBusLat               2272050000                       # Total ticks spent in databus transfers
system.mem_ctrls14.totGap                1529107702659                       # Total gap between requests
system.mem_ctrls14.totMemAccLat           58797713703                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls14.totQLat                50277526203                       # Total ticks spent queuing
system.mem_ctrls14.wrPerTurnAround::samples        11378                       # Writes before turning the bus around for reads
system.mem_ctrls14.wrPerTurnAround::mean    17.747495                       # Writes before turning the bus around for reads
system.mem_ctrls14.wrPerTurnAround::gmean    17.728522                       # Writes before turning the bus around for reads
system.mem_ctrls14.wrPerTurnAround::stdev     0.807778                       # Writes before turning the bus around for reads
system.mem_ctrls14.wrPerTurnAround::16           1719     15.11%     15.11% # Writes before turning the bus around for reads
system.mem_ctrls14.wrPerTurnAround::17            138      1.21%     16.32% # Writes before turning the bus around for reads
system.mem_ctrls14.wrPerTurnAround::18           8947     78.63%     94.96% # Writes before turning the bus around for reads
system.mem_ctrls14.wrPerTurnAround::19            495      4.35%     99.31% # Writes before turning the bus around for reads
system.mem_ctrls14.wrPerTurnAround::20             53      0.47%     99.77% # Writes before turning the bus around for reads
system.mem_ctrls14.wrPerTurnAround::21             12      0.11%     99.88% # Writes before turning the bus around for reads
system.mem_ctrls14.wrPerTurnAround::22              7      0.06%     99.94% # Writes before turning the bus around for reads
system.mem_ctrls14.wrPerTurnAround::23              4      0.04%     99.97% # Writes before turning the bus around for reads
system.mem_ctrls14.wrPerTurnAround::24              3      0.03%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls14.wrPerTurnAround::total        11378                       # Writes before turning the bus around for reads
system.mem_ctrls14.wrQLenPdf::0                     0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::1                     0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::2                     0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::3                     0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::4                     0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::5                     0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::6                     0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::7                     0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::8                     0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::9                     0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::10                    0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::11                    0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::12                    0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::13                    0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::14                    0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::15                 9497                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::16                 9669                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::17                11205                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::18                11372                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::19                11409                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::20                11448                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::21                11455                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::22                11456                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::23                11443                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::24                11442                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::25                11460                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::26                11442                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::27                11436                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::28                11428                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::29                11425                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::30                11422                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::31                11403                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::32                11390                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::33                   54                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::34                   24                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::35                   18                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::36                   12                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::37                   10                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::38                    5                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::39                    1                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::40                    1                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::41                    0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::42                    0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::43                    0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::44                    0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::45                    0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::46                    0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::47                    0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::48                    0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::49                    0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::50                    0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::51                    0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::52                    0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::53                    0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::54                    0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::55                    0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::56                    0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::57                    0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::58                    0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::59                    0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::60                    0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::61                    0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::62                    0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::63                    0                       # What write queue length does an incoming req see
system.mem_ctrls14.writeBursts                 201927                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls14.writePktSize::0                  0                       # Write request sizes (log2)
system.mem_ctrls14.writePktSize::1                  0                       # Write request sizes (log2)
system.mem_ctrls14.writePktSize::2                  0                       # Write request sizes (log2)
system.mem_ctrls14.writePktSize::3                  0                       # Write request sizes (log2)
system.mem_ctrls14.writePktSize::4                  0                       # Write request sizes (log2)
system.mem_ctrls14.writePktSize::5                  0                       # Write request sizes (log2)
system.mem_ctrls14.writePktSize::6             201927                       # Write request sizes (log2)
system.mem_ctrls14.writeReqs                   201927                       # Number of write requests accepted
system.mem_ctrls14.writeRowHitRate              54.08                       # Row buffer hit rate for writes
system.mem_ctrls14.writeRowHits                109206                       # Number of row buffer hits during writes
system.mem_ctrls14_0.actBackEnergy        32007524640                       # Energy for active background per rank (pJ)
system.mem_ctrls14_0.actEnergy             1321985280                       # Energy for activate commands per rank (pJ)
system.mem_ctrls14_0.actPowerDownEnergy  230159767050                       # Energy for active power-down per rank (pJ)
system.mem_ctrls14_0.averagePower          427.727279                       # Core power per rank (mW)
system.mem_ctrls14_0.memoryStateTime::IDLE  12013087718                       # Time in different power states
system.mem_ctrls14_0.memoryStateTime::REF  32476860000                       # Time in different power states
system.mem_ctrls14_0.memoryStateTime::SREF 545033285659                       # Time in different power states
system.mem_ctrls14_0.memoryStateTime::PRE_PDN 393776378666                       # Time in different power states
system.mem_ctrls14_0.memoryStateTime::ACT  41080099490                       # Time in different power states
system.mem_ctrls14_0.memoryStateTime::ACT_PDN 504735080376                       # Time in different power states
system.mem_ctrls14_0.preBackEnergy         5879423520                       # Energy for precharge background per rank (pJ)
system.mem_ctrls14_0.preEnergy              702651840                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls14_0.prePowerDownEnergy  151210008960                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls14_0.readEnergy            1625099700                       # Energy for read commands per rank (pJ)
system.mem_ctrls14_0.refreshEnergy       76775297040.000015                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls14_0.selfRefreshEnergy   153805899240                       # Energy for self refresh per rank (pJ)
system.mem_ctrls14_0.totalEnergy         654042049350                       # Total energy per rank (pJ)
system.mem_ctrls14_0.totalIdleTime       1443404040998                       # Total Idle time Per DRAM Rank
system.mem_ctrls14_0.writeEnergy            524719620                       # Energy for write commands per rank (pJ)
system.mem_ctrls14_1.actBackEnergy        32269827810                       # Energy for active background per rank (pJ)
system.mem_ctrls14_1.actEnergy             1322992020                       # Energy for activate commands per rank (pJ)
system.mem_ctrls14_1.actPowerDownEnergy  229638913020                       # Energy for active power-down per rank (pJ)
system.mem_ctrls14_1.averagePower          427.556034                       # Core power per rank (mW)
system.mem_ctrls14_1.memoryStateTime::IDLE  11978112754                       # Time in different power states
system.mem_ctrls14_1.memoryStateTime::REF  32448000000                       # Time in different power states
system.mem_ctrls14_1.memoryStateTime::SREF 545917567182                       # Time in different power states
system.mem_ctrls14_1.memoryStateTime::PRE_PDN 393521714880                       # Time in different power states
system.mem_ctrls14_1.memoryStateTime::ACT  41657108597                       # Time in different power states
system.mem_ctrls14_1.memoryStateTime::ACT_PDN 503594254861                       # Time in different power states
system.mem_ctrls14_1.preBackEnergy         5854105440                       # Energy for precharge background per rank (pJ)
system.mem_ctrls14_1.preEnergy              703183140                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls14_1.prePowerDownEnergy  151112489760                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls14_1.readEnergy            1619401980                       # Energy for read commands per rank (pJ)
system.mem_ctrls14_1.refreshEnergy       76707072000.000015                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls14_1.selfRefreshEnergy   153991059600                       # Energy for self refresh per rank (pJ)
system.mem_ctrls14_1.totalEnergy         653780196840                       # Total energy per rank (pJ)
system.mem_ctrls14_1.totalIdleTime       1443030417487                       # Total Idle time Per DRAM Rank
system.mem_ctrls14_1.writeEnergy            529360200                       # Energy for write commands per rank (pJ)
system.mem_ctrls15.avgBusLat                  5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls15.avgGap                  2329426.75                       # Average gap between requests
system.mem_ctrls15.avgMemAccLat             129559.20                       # Average memory access latency per DRAM burst
system.mem_ctrls15.avgPriority_.ruby.dir_cntrl15::samples    656299.00                       # Average QoS priority value for accepted requests
system.mem_ctrls15.avgQLat                  110809.20                       # Average queueing delay per DRAM burst
system.mem_ctrls15.avgRdBW                      19.02                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls15.avgRdBWSys                   19.02                       # Average system read bandwidth in MiByte/s
system.mem_ctrls15.avgRdQLen                     1.01                       # Average read queue length when enqueuing
system.mem_ctrls15.avgWrBW                       8.45                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls15.avgWrBWSys                    8.45                       # Average system write bandwidth in MiByte/s
system.mem_ctrls15.avgWrQLen                    24.48                       # Average write queue length when enqueuing
system.mem_ctrls15.busUtil                       0.21                       # Data bus utilization in percentage
system.mem_ctrls15.busUtilRead                   0.15                       # Data bus utilization in percentage for reads
system.mem_ctrls15.busUtilWrite                  0.07                       # Data bus utilization in percentage for writes
system.mem_ctrls15.bw_read::.ruby.dir_cntrl15     19020905                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls15.bw_read::total            19020905                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls15.bw_total::.ruby.dir_cntrl15     27472734                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls15.bw_total::total           27472734                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls15.bw_write::.ruby.dir_cntrl15      8451829                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls15.bw_write::total            8451829                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls15.bytesPerActivate::samples       370476                       # Bytes accessed per row activation
system.mem_ctrls15.bytesPerActivate::mean   113.375269                       # Bytes accessed per row activation
system.mem_ctrls15.bytesPerActivate::gmean    87.020378                       # Bytes accessed per row activation
system.mem_ctrls15.bytesPerActivate::stdev   124.147220                       # Bytes accessed per row activation
system.mem_ctrls15.bytesPerActivate::0-127       280678     75.76%     75.76% # Bytes accessed per row activation
system.mem_ctrls15.bytesPerActivate::128-255        52102     14.06%     89.82% # Bytes accessed per row activation
system.mem_ctrls15.bytesPerActivate::256-383        16466      4.44%     94.27% # Bytes accessed per row activation
system.mem_ctrls15.bytesPerActivate::384-511        12313      3.32%     97.59% # Bytes accessed per row activation
system.mem_ctrls15.bytesPerActivate::512-639         3148      0.85%     98.44% # Bytes accessed per row activation
system.mem_ctrls15.bytesPerActivate::640-767         2170      0.59%     99.03% # Bytes accessed per row activation
system.mem_ctrls15.bytesPerActivate::768-895         1690      0.46%     99.48% # Bytes accessed per row activation
system.mem_ctrls15.bytesPerActivate::896-1023         1439      0.39%     99.87% # Bytes accessed per row activation
system.mem_ctrls15.bytesPerActivate::1024-1151          470      0.13%    100.00% # Bytes accessed per row activation
system.mem_ctrls15.bytesPerActivate::total       370476                       # Bytes accessed per row activation
system.mem_ctrls15.bytesReadDRAM             29079360                       # Total number of bytes read from DRAM
system.mem_ctrls15.bytesReadSys              29085056                       # Total read bytes from the system interface side
system.mem_ctrls15.bytesReadWrQ                  5696                       # Total number of bytes read from write queue
system.mem_ctrls15.bytesWritten              12923456                       # Total number of bytes written to DRAM
system.mem_ctrls15.bytesWrittenSys           12923776                       # Total written bytes from the system interface side
system.mem_ctrls15.bytes_read::.ruby.dir_cntrl15     29085056                       # Number of bytes read from this memory
system.mem_ctrls15.bytes_read::total         29085056                       # Number of bytes read from this memory
system.mem_ctrls15.bytes_written::.ruby.dir_cntrl15     12923776                       # Number of bytes written to this memory
system.mem_ctrls15.bytes_written::total      12923776                       # Number of bytes written to this memory
system.mem_ctrls15.masterReadAccesses::.ruby.dir_cntrl15       454454                       # Per-master read serviced memory accesses
system.mem_ctrls15.masterReadAvgLat::.ruby.dir_cntrl15    129533.82                       # Per-master read average memory access latency
system.mem_ctrls15.masterReadBytes::.ruby.dir_cntrl15     29079360                       # Per-master bytes read from memory
system.mem_ctrls15.masterReadRate::.ruby.dir_cntrl15 19017180.230195466429                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls15.masterReadTotalLat::.ruby.dir_cntrl15  58867164258                       # Per-master read total memory access latency
system.mem_ctrls15.masterWriteAccesses::.ruby.dir_cntrl15       201934                       # Per-master write serviced memory accesses
system.mem_ctrls15.masterWriteAvgLat::.ruby.dir_cntrl15 178537197.21                       # Per-master write average memory access latency
system.mem_ctrls15.masterWriteBytes::.ruby.dir_cntrl15     12923456                       # Per-master bytes write to memory
system.mem_ctrls15.masterWriteRate::.ruby.dir_cntrl15 8451619.703769305721                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls15.masterWriteTotalLat::.ruby.dir_cntrl15 36052730381038                       # Per-master write total memory access latency
system.mem_ctrls15.mergedWrBursts                   0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls15.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls15.numRdRetry                       0                       # Number of times read queue was full causing retry
system.mem_ctrls15.numReadWriteTurnArounds        11418                       # Number of turnarounds from READ to WRITE
system.mem_ctrls15.numStayReadState           1346069                       # Number of times bus staying in READ state
system.mem_ctrls15.numStayWriteState           198929                       # Number of times bus staying in WRITE state
system.mem_ctrls15.numWrRetry                       0                       # Number of times write queue was full causing retry
system.mem_ctrls15.numWriteReadTurnArounds        11418                       # Number of turnarounds from WRITE to READ
system.mem_ctrls15.num_reads::.ruby.dir_cntrl15       454454                       # Number of read requests responded to by this memory
system.mem_ctrls15.num_reads::total            454454                       # Number of read requests responded to by this memory
system.mem_ctrls15.num_writes::.ruby.dir_cntrl15       201934                       # Number of write requests responded to by this memory
system.mem_ctrls15.num_writes::total           201934                       # Number of write requests responded to by this memory
system.mem_ctrls15.pageHitRate                  43.55                       # Row buffer hit rate, read and write combined
system.mem_ctrls15.peakBW                    12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls15.perBankRdBursts::0           28729                       # Per bank write bursts
system.mem_ctrls15.perBankRdBursts::1           28659                       # Per bank write bursts
system.mem_ctrls15.perBankRdBursts::2           28597                       # Per bank write bursts
system.mem_ctrls15.perBankRdBursts::3           28555                       # Per bank write bursts
system.mem_ctrls15.perBankRdBursts::4           28471                       # Per bank write bursts
system.mem_ctrls15.perBankRdBursts::5           28407                       # Per bank write bursts
system.mem_ctrls15.perBankRdBursts::6           28130                       # Per bank write bursts
system.mem_ctrls15.perBankRdBursts::7           28040                       # Per bank write bursts
system.mem_ctrls15.perBankRdBursts::8           28311                       # Per bank write bursts
system.mem_ctrls15.perBankRdBursts::9           28548                       # Per bank write bursts
system.mem_ctrls15.perBankRdBursts::10          28064                       # Per bank write bursts
system.mem_ctrls15.perBankRdBursts::11          28335                       # Per bank write bursts
system.mem_ctrls15.perBankRdBursts::12          28263                       # Per bank write bursts
system.mem_ctrls15.perBankRdBursts::13          28676                       # Per bank write bursts
system.mem_ctrls15.perBankRdBursts::14          28280                       # Per bank write bursts
system.mem_ctrls15.perBankRdBursts::15          28300                       # Per bank write bursts
system.mem_ctrls15.perBankWrBursts::0           12670                       # Per bank write bursts
system.mem_ctrls15.perBankWrBursts::1           12659                       # Per bank write bursts
system.mem_ctrls15.perBankWrBursts::2           12573                       # Per bank write bursts
system.mem_ctrls15.perBankWrBursts::3           12622                       # Per bank write bursts
system.mem_ctrls15.perBankWrBursts::4           12571                       # Per bank write bursts
system.mem_ctrls15.perBankWrBursts::5           12567                       # Per bank write bursts
system.mem_ctrls15.perBankWrBursts::6           12449                       # Per bank write bursts
system.mem_ctrls15.perBankWrBursts::7           12447                       # Per bank write bursts
system.mem_ctrls15.perBankWrBursts::8           12542                       # Per bank write bursts
system.mem_ctrls15.perBankWrBursts::9           12665                       # Per bank write bursts
system.mem_ctrls15.perBankWrBursts::10          12646                       # Per bank write bursts
system.mem_ctrls15.perBankWrBursts::11          12744                       # Per bank write bursts
system.mem_ctrls15.perBankWrBursts::12          12773                       # Per bank write bursts
system.mem_ctrls15.perBankWrBursts::13          12850                       # Per bank write bursts
system.mem_ctrls15.perBankWrBursts::14          12596                       # Per bank write bursts
system.mem_ctrls15.perBankWrBursts::15          12555                       # Per bank write bursts
system.mem_ctrls15.priorityMaxLatency    0.094436951722                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls15.priorityMinLatency    0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls15.pwrStateResidencyTicks::UNDEFINED 2842138133883                       # Cumulative time (in ticks) in various power states
system.mem_ctrls15.rdPerTurnAround::samples        11418                       # Reads before turning the bus around for writes
system.mem_ctrls15.rdPerTurnAround::mean    39.794097                       # Reads before turning the bus around for writes
system.mem_ctrls15.rdPerTurnAround::gmean    29.603658                       # Reads before turning the bus around for writes
system.mem_ctrls15.rdPerTurnAround::stdev   575.826658                       # Reads before turning the bus around for writes
system.mem_ctrls15.rdPerTurnAround::0-2047        11417     99.99%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls15.rdPerTurnAround::61440-63487            1      0.01%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls15.rdPerTurnAround::total        11418                       # Reads before turning the bus around for writes
system.mem_ctrls15.rdQLenPdf::0                419500                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::1                 30952                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::2                  2071                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::3                   992                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::4                   597                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::5                   179                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::6                    54                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::7                    10                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::8                     7                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::9                     1                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::10                    1                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::11                    1                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::12                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::13                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::14                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::15                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::16                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::17                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::18                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::19                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::20                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::21                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::22                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::23                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::24                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::25                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::26                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::27                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::28                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::29                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::30                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::31                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.readBursts                  454454                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls15.readPktSize::0                   0                       # Read request sizes (log2)
system.mem_ctrls15.readPktSize::1                   0                       # Read request sizes (log2)
system.mem_ctrls15.readPktSize::2                   0                       # Read request sizes (log2)
system.mem_ctrls15.readPktSize::3                   0                       # Read request sizes (log2)
system.mem_ctrls15.readPktSize::4                   0                       # Read request sizes (log2)
system.mem_ctrls15.readPktSize::5                   0                       # Read request sizes (log2)
system.mem_ctrls15.readPktSize::6              454454                       # Read request sizes (log2)
system.mem_ctrls15.readReqs                    454454                       # Number of read requests accepted
system.mem_ctrls15.readRowHitRate               38.86                       # Row buffer hit rate for reads
system.mem_ctrls15.readRowHits                 176548                       # Number of row buffer hits during reads
system.mem_ctrls15.servicedByWrQ                   89                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls15.totBusLat               2271825000                       # Total ticks spent in databus transfers
system.mem_ctrls15.totGap                1529007766362                       # Total gap between requests
system.mem_ctrls15.totMemAccLat           58867164258                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls15.totQLat                50347820508                       # Total ticks spent queuing
system.mem_ctrls15.wrPerTurnAround::samples        11418                       # Writes before turning the bus around for reads
system.mem_ctrls15.wrPerTurnAround::mean    17.685146                       # Writes before turning the bus around for reads
system.mem_ctrls15.wrPerTurnAround::gmean    17.663751                       # Writes before turning the bus around for reads
system.mem_ctrls15.wrPerTurnAround::stdev     0.858016                       # Writes before turning the bus around for reads
system.mem_ctrls15.wrPerTurnAround::16           2054     17.99%     17.99% # Writes before turning the bus around for reads
system.mem_ctrls15.wrPerTurnAround::17            149      1.30%     19.29% # Writes before turning the bus around for reads
system.mem_ctrls15.wrPerTurnAround::18           8700     76.20%     95.49% # Writes before turning the bus around for reads
system.mem_ctrls15.wrPerTurnAround::19            430      3.77%     99.26% # Writes before turning the bus around for reads
system.mem_ctrls15.wrPerTurnAround::20             49      0.43%     99.68% # Writes before turning the bus around for reads
system.mem_ctrls15.wrPerTurnAround::21             21      0.18%     99.87% # Writes before turning the bus around for reads
system.mem_ctrls15.wrPerTurnAround::22             10      0.09%     99.96% # Writes before turning the bus around for reads
system.mem_ctrls15.wrPerTurnAround::23              1      0.01%     99.96% # Writes before turning the bus around for reads
system.mem_ctrls15.wrPerTurnAround::24              3      0.03%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls15.wrPerTurnAround::26              1      0.01%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls15.wrPerTurnAround::total        11418                       # Writes before turning the bus around for reads
system.mem_ctrls15.wrQLenPdf::0                     0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::1                     0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::2                     0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::3                     0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::4                     0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::5                     0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::6                     0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::7                     0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::8                     0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::9                     0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::10                    0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::11                    0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::12                    0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::13                    0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::14                    0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::15                 9184                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::16                 9375                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::17                11184                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::18                11363                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::19                11432                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::20                11474                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::21                11495                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::22                11528                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::23                11525                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::24                11522                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::25                11511                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::26                11491                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::27                11479                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::28                11484                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::29                11471                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::30                11472                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::31                11439                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::32                11432                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::33                   43                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::34                   14                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::35                    7                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::36                    7                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::37                    2                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::38                    0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::39                    0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::40                    0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::41                    0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::42                    0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::43                    0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::44                    0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::45                    0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::46                    0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::47                    0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::48                    0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::49                    0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::50                    0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::51                    0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::52                    0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::53                    0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::54                    0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::55                    0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::56                    0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::57                    0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::58                    0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::59                    0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::60                    0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::61                    0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::62                    0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::63                    0                       # What write queue length does an incoming req see
system.mem_ctrls15.writeBursts                 201934                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls15.writePktSize::0                  0                       # Write request sizes (log2)
system.mem_ctrls15.writePktSize::1                  0                       # Write request sizes (log2)
system.mem_ctrls15.writePktSize::2                  0                       # Write request sizes (log2)
system.mem_ctrls15.writePktSize::3                  0                       # Write request sizes (log2)
system.mem_ctrls15.writePktSize::4                  0                       # Write request sizes (log2)
system.mem_ctrls15.writePktSize::5                  0                       # Write request sizes (log2)
system.mem_ctrls15.writePktSize::6             201934                       # Write request sizes (log2)
system.mem_ctrls15.writeReqs                   201934                       # Number of write requests accepted
system.mem_ctrls15.writeRowHitRate              54.11                       # Row buffer hit rate for writes
system.mem_ctrls15.writeRowHits                109270                       # Number of row buffer hits during writes
system.mem_ctrls15_0.actBackEnergy        32193737370                       # Energy for active background per rank (pJ)
system.mem_ctrls15_0.actEnergy             1322813520                       # Energy for activate commands per rank (pJ)
system.mem_ctrls15_0.actPowerDownEnergy  230023810080                       # Energy for active power-down per rank (pJ)
system.mem_ctrls15_0.averagePower          427.806252                       # Core power per rank (mW)
system.mem_ctrls15_0.memoryStateTime::IDLE  12018556592                       # Time in different power states
system.mem_ctrls15_0.memoryStateTime::REF  32483880000                       # Time in different power states
system.mem_ctrls15_0.memoryStateTime::SREF 544874047765                       # Time in different power states
system.mem_ctrls15_0.memoryStateTime::PRE_PDN 393885987076                       # Time in different power states
system.mem_ctrls15_0.memoryStateTime::ACT  41480726822                       # Time in different power states
system.mem_ctrls15_0.memoryStateTime::ACT_PDN 504437172010                       # Time in different power states
system.mem_ctrls15_0.preBackEnergy         5881857600                       # Energy for precharge background per rank (pJ)
system.mem_ctrls15_0.preEnergy              703092060                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls15_0.prePowerDownEnergy  151254863040                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls15_0.readEnergy            1624978320                       # Energy for read commands per rank (pJ)
system.mem_ctrls15_0.refreshEnergy       76791892320.000015                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls15_0.selfRefreshEnergy   153811609740                       # Energy for self refresh per rank (pJ)
system.mem_ctrls15_0.totalEnergy         654162807420                       # Total energy per rank (pJ)
system.mem_ctrls15_0.totalIdleTime       1443089366453                       # Total Idle time Per DRAM Rank
system.mem_ctrls15_0.writeEnergy            524912760                       # Energy for write commands per rank (pJ)
system.mem_ctrls15_1.actBackEnergy        32127898950                       # Energy for active background per rank (pJ)
system.mem_ctrls15_1.actEnergy             1322385120                       # Energy for activate commands per rank (pJ)
system.mem_ctrls15_1.actPowerDownEnergy  229936352130                       # Energy for active power-down per rank (pJ)
system.mem_ctrls15_1.averagePower          427.763042                       # Core power per rank (mW)
system.mem_ctrls15_1.memoryStateTime::IDLE  12011745879                       # Time in different power states
system.mem_ctrls15_1.memoryStateTime::REF  32480500000                       # Time in different power states
system.mem_ctrls15_1.memoryStateTime::SREF 544897222210                       # Time in different power states
system.mem_ctrls15_1.memoryStateTime::PRE_PDN 394156059828                       # Time in different power states
system.mem_ctrls15_1.memoryStateTime::ACT  41317953530                       # Time in different power states
system.mem_ctrls15_1.memoryStateTime::ACT_PDN 504246906513                       # Time in different power states
system.mem_ctrls15_1.preBackEnergy         5870597280                       # Energy for precharge background per rank (pJ)
system.mem_ctrls15_1.preEnergy              702864360                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls15_1.prePowerDownEnergy  151356080640                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls15_1.readEnergy            1619187780                       # Energy for read commands per rank (pJ)
system.mem_ctrls15_1.refreshEnergy       76783902000.000015                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls15_1.selfRefreshEnergy   153818569920                       # Energy for self refresh per rank (pJ)
system.mem_ctrls15_1.totalEnergy         654096734610                       # Total energy per rank (pJ)
system.mem_ctrls15_1.totalIdleTime       1443192523110                       # Total Idle time Per DRAM Rank
system.mem_ctrls15_1.writeEnergy            529156620                       # Energy for write commands per rank (pJ)
system.ruby.Directory_Controller.Dirty_Writeback |      201892      6.25%      6.25% |      201817      6.25%     12.50% |      201867      6.25%     18.75% |      201796      6.25%     25.00% |      201842      6.25%     31.25% |      201982      6.25%     37.50% |      201806      6.25%     43.75% |      201755      6.25%     50.00% |      201745      6.25%     56.25% |      201843      6.25%     62.49% |      201735      6.25%     68.74% |      201876      6.25%     74.99% |      201883      6.25%     81.24% |      201923      6.25%     87.50% |      201927      6.25%     93.75% |      201934      6.25%    100.00%
system.ruby.Directory_Controller.Dirty_Writeback::total      3229623                      
system.ruby.Directory_Controller.Exclusive_Unblock |      198294      6.25%      6.25% |      198256      6.25%     12.50% |      198232      6.25%     18.75% |      198171      6.25%     25.00% |      198219      6.25%     31.25% |      198341      6.25%     37.50% |      198190      6.25%     43.75% |      198151      6.25%     50.00% |      198155      6.25%     56.24% |      198246      6.25%     62.49% |      198164      6.25%     68.74% |      198275      6.25%     74.99% |      198276      6.25%     81.24% |      198313      6.25%     87.49% |      198375      6.25%     93.75% |      198353      6.25%    100.00%
system.ruby.Directory_Controller.Exclusive_Unblock::total      3172011                      
system.ruby.Directory_Controller.GETS    |      256105      6.25%      6.25% |      256130      6.25%     12.50% |      256160      6.25%     18.76% |      256041      6.25%     25.00% |      256109      6.25%     31.26% |      256149      6.25%     37.51% |      255977      6.25%     43.76% |      256012      6.25%     50.00% |      255972      6.25%     56.25% |      255957      6.25%     62.50% |      255948      6.25%     68.75% |      256135      6.25%     75.00% |      256048      6.25%     81.25% |      255999      6.25%     87.50% |      256126      6.25%     93.75% |      256101      6.25%    100.00%
system.ruby.Directory_Controller.GETS::total      4096969                      
system.ruby.Directory_Controller.GETX    |      198294      6.25%      6.25% |      198256      6.25%     12.50% |      198232      6.25%     18.75% |      198171      6.25%     25.00% |      198219      6.25%     31.25% |      198341      6.25%     37.50% |      198190      6.25%     43.75% |      198151      6.25%     50.00% |      198155      6.25%     56.24% |      198246      6.25%     62.49% |      198164      6.25%     68.74% |      198275      6.25%     74.99% |      198276      6.25%     81.24% |      198313      6.25%     87.49% |      198375      6.25%     93.75% |      198353      6.25%    100.00%
system.ruby.Directory_Controller.GETX::total      3172011                      
system.ruby.Directory_Controller.I.GETS  |      176582      6.25%      6.25% |      176594      6.25%     12.50% |      176632      6.25%     18.75% |      176562      6.25%     25.00% |      176619      6.25%     31.25% |      176635      6.25%     37.51% |      176511      6.25%     43.75% |      176565      6.25%     50.00% |      176512      6.25%     56.25% |      176524      6.25%     62.50% |      176439      6.25%     68.74% |      176631      6.25%     75.00% |      176561      6.25%     81.25% |      176555      6.25%     87.49% |      176637      6.25%     93.75% |      176661      6.25%    100.00%
system.ruby.Directory_Controller.I.GETS::total      2825220                      
system.ruby.Directory_Controller.I.GETX  |      121274      6.25%      6.25% |      121242      6.25%     12.50% |      121213      6.25%     18.75% |      121208      6.25%     25.00% |      121179      6.25%     31.24% |      121251      6.25%     37.49% |      121189      6.25%     43.74% |      121112      6.24%     49.99% |      121158      6.25%     56.23% |      121263      6.25%     62.48% |      121219      6.25%     68.73% |      121261      6.25%     74.98% |      121290      6.25%     81.23% |      121319      6.25%     87.49% |      121383      6.26%     93.74% |      121349      6.26%    100.00%
system.ruby.Directory_Controller.I.GETX::total      1939910                      
system.ruby.Directory_Controller.I.Memory_Ack |      201892      6.25%      6.25% |      201817      6.25%     12.50% |      201867      6.25%     18.75% |      201796      6.25%     25.00% |      201842      6.25%     31.25% |      201982      6.25%     37.50% |      201806      6.25%     43.75% |      201755      6.25%     50.00% |      201745      6.25%     56.25% |      201843      6.25%     62.49% |      201735      6.25%     68.74% |      201876      6.25%     74.99% |      201883      6.25%     81.24% |      201923      6.25%     87.50% |      201927      6.25%     93.75% |      201934      6.25%    100.00%
system.ruby.Directory_Controller.I.Memory_Ack::total      3229623                      
system.ruby.Directory_Controller.IS.Memory_Data |      176582      6.25%      6.25% |      176594      6.25%     12.50% |      176632      6.25%     18.75% |      176562      6.25%     25.00% |      176619      6.25%     31.25% |      176635      6.25%     37.51% |      176511      6.25%     43.75% |      176565      6.25%     50.00% |      176512      6.25%     56.25% |      176524      6.25%     62.50% |      176439      6.25%     68.74% |      176631      6.25%     75.00% |      176561      6.25%     81.25% |      176555      6.25%     87.49% |      176637      6.25%     93.75% |      176661      6.25%    100.00%
system.ruby.Directory_Controller.IS.Memory_Data::total      2825220                      
system.ruby.Directory_Controller.IS.Unblock |      176582      6.25%      6.25% |      176594      6.25%     12.50% |      176632      6.25%     18.75% |      176562      6.25%     25.00% |      176619      6.25%     31.25% |      176635      6.25%     37.51% |      176511      6.25%     43.75% |      176565      6.25%     50.00% |      176512      6.25%     56.25% |      176524      6.25%     62.50% |      176439      6.25%     68.74% |      176631      6.25%     75.00% |      176561      6.25%     81.25% |      176555      6.25%     87.49% |      176637      6.25%     93.75% |      176661      6.25%    100.00%
system.ruby.Directory_Controller.IS.Unblock::total      2825220                      
system.ruby.Directory_Controller.Last_Unblock |       79523      6.25%      6.25% |       79536      6.25%     12.51% |       79528      6.25%     18.76% |       79479      6.25%     25.01% |       79490      6.25%     31.26% |       79514      6.25%     37.51% |       79466      6.25%     43.76% |       79447      6.25%     50.01% |       79460      6.25%     56.26% |       79433      6.25%     62.50% |       79509      6.25%     68.75% |       79504      6.25%     75.01% |       79487      6.25%     81.26% |       79443      6.25%     87.50% |       79489      6.25%     93.75% |       79440      6.25%    100.00%
system.ruby.Directory_Controller.Last_Unblock::total      1271748                      
system.ruby.Directory_Controller.M.PUTX  |      201892      6.25%      6.25% |      201817      6.25%     12.50% |      201867      6.25%     18.75% |      201796      6.25%     25.00% |      201842      6.25%     31.25% |      201982      6.25%     37.50% |      201806      6.25%     43.75% |      201755      6.25%     50.00% |      201745      6.25%     56.25% |      201843      6.25%     62.49% |      201735      6.25%     68.74% |      201876      6.25%     74.99% |      201883      6.25%     81.24% |      201923      6.25%     87.50% |      201927      6.25%     93.75% |      201934      6.25%    100.00%
system.ruby.Directory_Controller.M.PUTX::total      3229623                      
system.ruby.Directory_Controller.MI.Dirty_Writeback |      201892      6.25%      6.25% |      201817      6.25%     12.50% |      201867      6.25%     18.75% |      201796      6.25%     25.00% |      201842      6.25%     31.25% |      201982      6.25%     37.50% |      201806      6.25%     43.75% |      201755      6.25%     50.00% |      201745      6.25%     56.25% |      201843      6.25%     62.49% |      201735      6.25%     68.74% |      201876      6.25%     74.99% |      201883      6.25%     81.24% |      201923      6.25%     87.50% |      201927      6.25%     93.75% |      201934      6.25%    100.00%
system.ruby.Directory_Controller.MI.Dirty_Writeback::total      3229623                      
system.ruby.Directory_Controller.MM.Exclusive_Unblock |      198294      6.25%      6.25% |      198256      6.25%     12.50% |      198232      6.25%     18.75% |      198171      6.25%     25.00% |      198219      6.25%     31.25% |      198341      6.25%     37.50% |      198190      6.25%     43.75% |      198151      6.25%     50.00% |      198155      6.25%     56.24% |      198246      6.25%     62.49% |      198164      6.25%     68.74% |      198275      6.25%     74.99% |      198276      6.25%     81.24% |      198313      6.25%     87.49% |      198375      6.25%     93.75% |      198353      6.25%    100.00%
system.ruby.Directory_Controller.MM.Exclusive_Unblock::total      3172011                      
system.ruby.Directory_Controller.MM.Memory_Data |      198294      6.25%      6.25% |      198256      6.25%     12.50% |      198232      6.25%     18.75% |      198171      6.25%     25.00% |      198219      6.25%     31.25% |      198341      6.25%     37.50% |      198190      6.25%     43.75% |      198151      6.25%     50.00% |      198155      6.25%     56.24% |      198246      6.25%     62.49% |      198164      6.25%     68.74% |      198275      6.25%     74.99% |      198276      6.25%     81.24% |      198313      6.25%     87.49% |      198375      6.25%     93.75% |      198353      6.25%    100.00%
system.ruby.Directory_Controller.MM.Memory_Data::total      3172011                      
system.ruby.Directory_Controller.Memory_Ack |      201892      6.25%      6.25% |      201817      6.25%     12.50% |      201867      6.25%     18.75% |      201796      6.25%     25.00% |      201842      6.25%     31.25% |      201982      6.25%     37.50% |      201806      6.25%     43.75% |      201755      6.25%     50.00% |      201745      6.25%     56.25% |      201843      6.25%     62.49% |      201735      6.25%     68.74% |      201876      6.25%     74.99% |      201883      6.25%     81.24% |      201923      6.25%     87.50% |      201927      6.25%     93.75% |      201934      6.25%    100.00%
system.ruby.Directory_Controller.Memory_Ack::total      3229623                      
system.ruby.Directory_Controller.Memory_Data |      454399      6.25%      6.25% |      454386      6.25%     12.50% |      454392      6.25%     18.75% |      454212      6.25%     25.00% |      454328      6.25%     31.25% |      454490      6.25%     37.50% |      454167      6.25%     43.75% |      454163      6.25%     50.00% |      454127      6.25%     56.25% |      454203      6.25%     62.50% |      454112      6.25%     68.74% |      454410      6.25%     75.00% |      454324      6.25%     81.25% |      454312      6.25%     87.50% |      454501      6.25%     93.75% |      454454      6.25%    100.00%
system.ruby.Directory_Controller.Memory_Data::total      7268980                      
system.ruby.Directory_Controller.PUTX    |      201892      6.25%      6.25% |      201817      6.25%     12.50% |      201867      6.25%     18.75% |      201796      6.25%     25.00% |      201842      6.25%     31.25% |      201982      6.25%     37.50% |      201806      6.25%     43.75% |      201755      6.25%     50.00% |      201745      6.25%     56.25% |      201843      6.25%     62.49% |      201735      6.25%     68.74% |      201876      6.25%     74.99% |      201883      6.25%     81.24% |      201923      6.25%     87.50% |      201927      6.25%     93.75% |      201934      6.25%    100.00%
system.ruby.Directory_Controller.PUTX::total      3229623                      
system.ruby.Directory_Controller.S.GETS  |       79523      6.25%      6.25% |       79536      6.25%     12.51% |       79528      6.25%     18.76% |       79479      6.25%     25.01% |       79490      6.25%     31.26% |       79514      6.25%     37.51% |       79466      6.25%     43.76% |       79447      6.25%     50.01% |       79460      6.25%     56.26% |       79433      6.25%     62.50% |       79509      6.25%     68.75% |       79504      6.25%     75.01% |       79487      6.25%     81.26% |       79444      6.25%     87.50% |       79489      6.25%     93.75% |       79440      6.25%    100.00%
system.ruby.Directory_Controller.S.GETS::total      1271749                      
system.ruby.Directory_Controller.S.GETX  |       77020      6.25%      6.25% |       77014      6.25%     12.50% |       77019      6.25%     18.75% |       76963      6.25%     25.00% |       77040      6.25%     31.25% |       77090      6.26%     37.51% |       77001      6.25%     43.76% |       77039      6.25%     50.01% |       76997      6.25%     56.26% |       76983      6.25%     62.51% |       76945      6.25%     68.75% |       77014      6.25%     75.00% |       76986      6.25%     81.25% |       76994      6.25%     87.50% |       76992      6.25%     93.75% |       77004      6.25%    100.00%
system.ruby.Directory_Controller.S.GETX::total      1232101                      
system.ruby.Directory_Controller.SS.Last_Unblock |       79523      6.25%      6.25% |       79536      6.25%     12.51% |       79528      6.25%     18.76% |       79479      6.25%     25.01% |       79490      6.25%     31.26% |       79514      6.25%     37.51% |       79466      6.25%     43.76% |       79447      6.25%     50.01% |       79460      6.25%     56.26% |       79433      6.25%     62.50% |       79509      6.25%     68.75% |       79504      6.25%     75.01% |       79487      6.25%     81.26% |       79443      6.25%     87.50% |       79489      6.25%     93.75% |       79440      6.25%    100.00%
system.ruby.Directory_Controller.SS.Last_Unblock::total      1271748                      
system.ruby.Directory_Controller.SS.Memory_Data |       79523      6.25%      6.25% |       79536      6.25%     12.51% |       79528      6.25%     18.76% |       79479      6.25%     25.01% |       79490      6.25%     31.26% |       79514      6.25%     37.51% |       79466      6.25%     43.76% |       79447      6.25%     50.01% |       79460      6.25%     56.26% |       79433      6.25%     62.50% |       79509      6.25%     68.75% |       79504      6.25%     75.01% |       79487      6.25%     81.26% |       79444      6.25%     87.50% |       79489      6.25%     93.75% |       79440      6.25%    100.00%
system.ruby.Directory_Controller.SS.Memory_Data::total      1271749                      
system.ruby.Directory_Controller.Unblock |      176582      6.25%      6.25% |      176594      6.25%     12.50% |      176632      6.25%     18.75% |      176562      6.25%     25.00% |      176619      6.25%     31.25% |      176635      6.25%     37.51% |      176511      6.25%     43.75% |      176565      6.25%     50.00% |      176512      6.25%     56.25% |      176524      6.25%     62.50% |      176439      6.25%     68.74% |      176631      6.25%     75.00% |      176561      6.25%     81.25% |      176555      6.25%     87.49% |      176637      6.25%     93.75% |      176661      6.25%    100.00%
system.ruby.Directory_Controller.Unblock::total      2825220                      
system.ruby.IFETCH.hit_latency_hist_seqr::bucket_size            1                      
system.ruby.IFETCH.hit_latency_hist_seqr::max_bucket            9                      
system.ruby.IFETCH.hit_latency_hist_seqr::samples    142387039                      
system.ruby.IFETCH.hit_latency_hist_seqr::mean     1.000000                      
system.ruby.IFETCH.hit_latency_hist_seqr::gmean     1.000000                      
system.ruby.IFETCH.hit_latency_hist_seqr::stdev     0.000346                      
system.ruby.IFETCH.hit_latency_hist_seqr |           0      0.00%      0.00% |   142387022    100.00%    100.00% |          17      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.IFETCH.hit_latency_hist_seqr::total    142387039                      
system.ruby.IFETCH.latency_hist_seqr::bucket_size          256                      
system.ruby.IFETCH.latency_hist_seqr::max_bucket         2559                      
system.ruby.IFETCH.latency_hist_seqr::samples    142390076                      
system.ruby.IFETCH.latency_hist_seqr::mean     1.006866                      
system.ruby.IFETCH.latency_hist_seqr::gmean     1.000101                      
system.ruby.IFETCH.latency_hist_seqr::stdev     3.031631                      
system.ruby.IFETCH.latency_hist_seqr     |   142389559    100.00%    100.00% |          94      0.00%    100.00% |          10      0.00%    100.00% |          21      0.00%    100.00% |           5      0.00%    100.00% |          24      0.00%    100.00% |          69      0.00%    100.00% |         294      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.IFETCH.latency_hist_seqr::total    142390076                      
system.ruby.IFETCH.miss_latency_hist_seqr::bucket_size          256                      
system.ruby.IFETCH.miss_latency_hist_seqr::max_bucket         2559                      
system.ruby.IFETCH.miss_latency_hist_seqr::samples         3037                      
system.ruby.IFETCH.miss_latency_hist_seqr::mean   322.886730                      
system.ruby.IFETCH.miss_latency_hist_seqr::gmean   112.076456                      
system.ruby.IFETCH.miss_latency_hist_seqr::stdev   572.197529                      
system.ruby.IFETCH.miss_latency_hist_seqr |        2520     82.98%     82.98% |          94      3.10%     86.07% |          10      0.33%     86.40% |          21      0.69%     87.09% |           5      0.16%     87.26% |          24      0.79%     88.05% |          69      2.27%     90.32% |         294      9.68%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.IFETCH.miss_latency_hist_seqr::total         3037                      
system.ruby.L1Cache_Controller.Ack       |        4421     33.92%     33.92% |         576      4.42%     38.34% |         572      4.39%     42.73% |         577      4.43%     47.16% |         573      4.40%     51.55% |         570      4.37%     55.93% |         574      4.40%     60.33% |         573      4.40%     64.73% |         569      4.37%     69.09% |         572      4.39%     73.48% |         583      4.47%     77.96% |         577      4.43%     82.38% |         565      4.34%     86.72% |         590      4.53%     91.25% |         572      4.39%     95.63% |         569      4.37%    100.00%
system.ruby.L1Cache_Controller.Ack::total        13033                      
system.ruby.L1Cache_Controller.All_acks  |    17930629     99.95%     99.95% |         583      0.00%     99.95% |         577      0.00%     99.96% |         576      0.00%     99.96% |         584      0.00%     99.96% |         575      0.00%     99.97% |         576      0.00%     99.97% |         579      0.00%     99.97% |         579      0.00%     99.98% |         576      0.00%     99.98% |         582      0.00%     99.98% |         582      0.00%     99.99% |         575      0.00%     99.99% |         579      0.00%     99.99% |         571      0.00%    100.00% |         572      0.00%    100.00%
system.ruby.L1Cache_Controller.All_acks::total     17939295                      
system.ruby.L1Cache_Controller.Data      |    13153389     92.93%     92.93% |       66756      0.47%     93.40% |       66757      0.47%     93.87% |       66754      0.47%     94.34% |       66775      0.47%     94.81% |       66743      0.47%     95.28% |       66764      0.47%     95.76% |       66767      0.47%     96.23% |       66765      0.47%     96.70% |       66748      0.47%     97.17% |       66766      0.47%     97.64% |       66773      0.47%     98.11% |       66761      0.47%     98.59% |       66740      0.47%     99.06% |       66742      0.47%     99.53% |       66734      0.47%    100.00%
system.ruby.L1Cache_Controller.Data::total     14154734                      
system.ruby.L1Cache_Controller.Exclusive_Data |    33762937     99.97%     99.97% |         618      0.00%     99.98% |         601      0.00%     99.98% |         593      0.00%     99.98% |         605      0.00%     99.98% |         602      0.00%     99.98% |         589      0.00%     99.98% |         598      0.00%     99.99% |         600      0.00%     99.99% |         600      0.00%     99.99% |         603      0.00%     99.99% |         601      0.00%     99.99% |         591      0.00%     99.99% |         606      0.00%    100.00% |         596      0.00%    100.00% |         606      0.00%    100.00%
system.ruby.L1Cache_Controller.Exclusive_Data::total     33771946                      
system.ruby.L1Cache_Controller.Fwd_GETS  |        1576      8.83%      8.83% |        4044     22.67%     31.50% |        2408     13.50%     44.99% |        1559      8.74%     53.73% |        1300      7.29%     61.02% |        1056      5.92%     66.94% |         845      4.74%     71.67% |         656      3.68%     75.35% |         665      3.73%     79.08% |         643      3.60%     82.68% |         556      3.12%     85.80% |         558      3.13%     88.93% |         522      2.93%     91.85% |         498      2.79%     94.64% |         473      2.65%     97.29% |         483      2.71%    100.00%
system.ruby.L1Cache_Controller.Fwd_GETS::total        17842                      
system.ruby.L1Cache_Controller.Fwd_GETX  |         100      0.28%      0.28% |        2231      6.17%      6.44% |        2225      6.15%     12.59% |        2214      6.12%     18.71% |        2251      6.22%     24.93% |        2210      6.11%     31.04% |        2762      7.63%     38.67% |        2232      6.17%     44.84% |        2238      6.18%     51.02% |        2745      7.59%     58.61% |        2804      7.75%     66.36% |        2784      7.69%     74.05% |        2219      6.13%     80.18% |        2218      6.13%     86.31% |        2753      7.61%     93.92% |        2200      6.08%    100.00%
system.ruby.L1Cache_Controller.Fwd_GETX::total        36186                      
system.ruby.L1Cache_Controller.I.Ifetch  |        1613     53.11%     53.11% |          96      3.16%     56.27% |          96      3.16%     59.43% |          95      3.13%     62.56% |          96      3.16%     65.72% |          92      3.03%     68.75% |          95      3.13%     71.88% |          96      3.16%     75.04% |          95      3.13%     78.17% |          96      3.16%     81.33% |          94      3.10%     84.43% |          97      3.19%     87.62% |          96      3.16%     90.78% |          91      3.00%     93.78% |          94      3.10%     96.87% |          95      3.13%    100.00%
system.ruby.L1Cache_Controller.I.Ifetch::total         3037                      
system.ruby.L1Cache_Controller.I.L1_Replacement |         309     29.88%     29.88% |          42      4.06%     33.95% |          48      4.64%     38.59% |          62      6.00%     44.58% |          50      4.84%     49.42% |          49      4.74%     54.16% |          52      5.03%     59.19% |          46      4.45%     63.64% |          48      4.64%     68.28% |          27      2.61%     70.89% |          50      4.84%     75.73% |          53      5.13%     80.85% |          56      5.42%     86.27% |          48      4.64%     90.91% |          47      4.55%     95.45% |          47      4.55%    100.00%
system.ruby.L1Cache_Controller.I.L1_Replacement::total         1034                      
system.ruby.L1Cache_Controller.I.Load    |    28984084     96.66%     96.66% |       66695      0.22%     96.89% |       66685      0.22%     97.11% |       66676      0.22%     97.33% |       66700      0.22%     97.55% |       66678      0.22%     97.78% |       66682      0.22%     98.00% |       66690      0.22%     98.22% |       66691      0.22%     98.44% |       66677      0.22%     98.67% |       66693      0.22%     98.89% |       66696      0.22%     99.11% |       66682      0.22%     99.33% |       66676      0.22%     99.56% |       66674      0.22%     99.78% |       66673      0.22%    100.00%
system.ruby.L1Cache_Controller.I.Load::total     29984352                      
system.ruby.L1Cache_Controller.I.Store   |    17891122     99.95%     99.95% |         575      0.00%     99.96% |         573      0.00%     99.96% |         573      0.00%     99.96% |         577      0.00%     99.96% |         571      0.00%     99.97% |         572      0.00%     99.97% |         575      0.00%     99.97% |         573      0.00%     99.98% |         569      0.00%     99.98% |         578      0.00%     99.98% |         578      0.00%     99.99% |         569      0.00%     99.99% |         573      0.00%     99.99% |         568      0.00%    100.00% |         569      0.00%    100.00%
system.ruby.L1Cache_Controller.I.Store::total     17899715                      
system.ruby.L1Cache_Controller.IM.Ack    |          45      0.52%      0.52% |         568      6.62%      7.14% |         572      6.67%     13.81% |         577      6.72%     20.53% |         573      6.68%     27.21% |         568      6.62%     33.83% |         574      6.69%     40.52% |         573      6.68%     47.20% |         569      6.63%     53.83% |         562      6.55%     60.38% |         580      6.76%     67.14% |         569      6.63%     73.77% |         561      6.54%     80.31% |         562      6.55%     86.85% |         559      6.51%     93.37% |         569      6.63%    100.00%
system.ruby.L1Cache_Controller.IM.Ack::total         8581                      
system.ruby.L1Cache_Controller.IM.Exclusive_Data |    17891124     99.95%     99.95% |         578      0.00%     99.96% |         575      0.00%     99.96% |         574      0.00%     99.96% |         582      0.00%     99.96% |         572      0.00%     99.97% |         574      0.00%     99.97% |         577      0.00%     99.97% |         577      0.00%     99.98% |         572      0.00%     99.98% |         579      0.00%     99.98% |         579      0.00%     99.99% |         572      0.00%     99.99% |         573      0.00%     99.99% |         568      0.00%    100.00% |         570      0.00%    100.00%
system.ruby.L1Cache_Controller.IM.Exclusive_Data::total     17899746                      
system.ruby.L1Cache_Controller.IM.L1_Replacement |        4299    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.IM.L1_Replacement::total         4299                      
system.ruby.L1Cache_Controller.IS.Data   |    13153389     92.93%     92.93% |       66756      0.47%     93.40% |       66757      0.47%     93.87% |       66754      0.47%     94.34% |       66775      0.47%     94.81% |       66743      0.47%     95.28% |       66764      0.47%     95.76% |       66767      0.47%     96.23% |       66765      0.47%     96.70% |       66748      0.47%     97.17% |       66766      0.47%     97.64% |       66773      0.47%     98.11% |       66761      0.47%     98.59% |       66740      0.47%     99.06% |       66742      0.47%     99.53% |       66734      0.47%    100.00%
system.ruby.L1Cache_Controller.IS.Data::total     14154734                      
system.ruby.L1Cache_Controller.IS.Exclusive_Data |    15832308    100.00%    100.00% |          35      0.00%    100.00% |          24      0.00%    100.00% |          17      0.00%    100.00% |          21      0.00%    100.00% |          27      0.00%    100.00% |          13      0.00%    100.00% |          19      0.00%    100.00% |          21      0.00%    100.00% |          25      0.00%    100.00% |          21      0.00%    100.00% |          20      0.00%    100.00% |          17      0.00%    100.00% |          27      0.00%    100.00% |          26      0.00%    100.00% |          34      0.00%    100.00%
system.ruby.L1Cache_Controller.IS.Exclusive_Data::total     15832655                      
system.ruby.L1Cache_Controller.IS.L1_Replacement |         913    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.IS.L1_Replacement::total          913                      
system.ruby.L1Cache_Controller.Ifetch    |   116209093     81.61%     81.61% |     1731114      1.22%     82.83% |     1759678      1.24%     84.06% |     1733923      1.22%     85.28% |     1758432      1.23%     86.52% |     1736615      1.22%     87.74% |     1759847      1.24%     88.97% |     1732006      1.22%     90.19% |     1758396      1.23%     91.42% |     1731923      1.22%     92.64% |     1759980      1.24%     93.88% |     1732111      1.22%     95.09% |     1757816      1.23%     96.33% |     1734471      1.22%     97.55% |     1760654      1.24%     98.78% |     1734059      1.22%    100.00%
system.ruby.L1Cache_Controller.Ifetch::total    142390118                      
system.ruby.L1Cache_Controller.Inv       |          14      0.31%      0.31% |         287      6.42%      6.74% |         289      6.47%     13.20% |         319      7.14%     20.34% |         314      7.03%     27.37% |         291      6.51%     33.88% |         300      6.71%     40.59% |         292      6.53%     47.12% |         307      6.87%     53.99% |         273      6.11%     60.10% |         300      6.71%     66.82% |         304      6.80%     73.62% |         311      6.96%     80.58% |         283      6.33%     86.91% |         291      6.51%     93.42% |         294      6.58%    100.00%
system.ruby.L1Cache_Controller.Inv::total         4469                      
system.ruby.L1Cache_Controller.L1_Replacement |    46882163     97.93%     97.93% |       66181      0.14%     98.06% |       66178      0.14%     98.20% |       66176      0.14%     98.34% |       66187      0.14%     98.48% |       66176      0.14%     98.62% |       66177      0.14%     98.76% |       66182      0.14%     98.89% |       66181      0.14%     99.03% |       66168      0.14%     99.17% |       66189      0.14%     99.31% |       66190      0.14%     99.45% |       66170      0.14%     99.59% |       66179      0.14%     99.72% |       66172      0.14%     99.86% |       66169      0.14%    100.00%
system.ruby.L1Cache_Controller.L1_Replacement::total     47874838                      
system.ruby.L1Cache_Controller.Load      |   227021325     91.20%     91.20% |     1474930      0.59%     91.79% |     1486559      0.60%     92.39% |     1469254      0.59%     92.98% |     1479243      0.59%     93.58% |     1463615      0.59%     94.16% |     1472863      0.59%     94.76% |     1456417      0.59%     95.34% |     1466695      0.59%     95.93% |     1450623      0.58%     96.51% |     1461306      0.59%     97.10% |     1444399      0.58%     97.68% |     1454442      0.58%     98.26% |     1438401      0.58%     98.84% |     1449428      0.58%     99.42% |     1433456      0.58%    100.00%
system.ruby.L1Cache_Controller.Load::total    248922956                      
system.ruby.L1Cache_Controller.M.Fwd_GETS |           1      0.89%      0.89% |          15     13.39%     14.29% |           8      7.14%     21.43% |           7      6.25%     27.68% |           8      7.14%     34.82% |          11      9.82%     44.64% |           4      3.57%     48.21% |           4      3.57%     51.79% |           5      4.46%     56.25% |           9      8.04%     64.29% |           3      2.68%     66.96% |           8      7.14%     74.11% |           4      3.57%     77.68% |           9      8.04%     85.71% |           9      8.04%     93.75% |           7      6.25%    100.00%
system.ruby.L1Cache_Controller.M.Fwd_GETS::total          112                      
system.ruby.L1Cache_Controller.M.Fwd_GETX |           1     16.67%     16.67% |           1     16.67%     33.33% |           0      0.00%     33.33% |           0      0.00%     33.33% |           0      0.00%     33.33% |           0      0.00%     33.33% |           0      0.00%     33.33% |           0      0.00%     33.33% |           0      0.00%     33.33% |           0      0.00%     33.33% |           0      0.00%     33.33% |           0      0.00%     33.33% |           2     33.33%     66.67% |           1     16.67%     83.33% |           1     16.67%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.M.Fwd_GETX::total            6                      
system.ruby.L1Cache_Controller.M.Ifetch  |           1    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.M.Ifetch::total            1                      
system.ruby.L1Cache_Controller.M.L1_Replacement |      108576     99.83%     99.83% |          16      0.01%     99.84% |          13      0.01%     99.85% |           8      0.01%     99.86% |          10      0.01%     99.87% |          13      0.01%     99.88% |           6      0.01%     99.89% |          12      0.01%     99.90% |          13      0.01%     99.91% |          14      0.01%     99.92% |          15      0.01%     99.94% |           9      0.01%     99.94% |           8      0.01%     99.95% |          15      0.01%     99.97% |          13      0.01%     99.98% |          24      0.02%    100.00%
system.ruby.L1Cache_Controller.M.L1_Replacement::total       108765                      
system.ruby.L1Cache_Controller.M.Load    |    37160823     99.99%     99.99% |        1958      0.01%    100.00% |          33      0.00%    100.00% |          23      0.00%    100.00% |          30      0.00%    100.00% |          38      0.00%    100.00% |          14      0.00%    100.00% |          29      0.00%    100.00% |          27      0.00%    100.00% |          31      0.00%    100.00% |          31      0.00%    100.00% |          27      0.00%    100.00% |          20      0.00%    100.00% |          39      0.00%    100.00% |          36      0.00%    100.00% |          40      0.00%    100.00%
system.ruby.L1Cache_Controller.M.Load::total     37163199                      
system.ruby.L1Cache_Controller.M.Store   |     6759591    100.00%    100.00% |           2      0.00%    100.00% |           2      0.00%    100.00% |           0      0.00%    100.00% |           1      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           1      0.00%    100.00% |           0      0.00%    100.00% |           1      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           1      0.00%    100.00%
system.ruby.L1Cache_Controller.M.Store::total      6759599                      
system.ruby.L1Cache_Controller.MI.Ifetch |          40    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.MI.Ifetch::total           40                      
system.ruby.L1Cache_Controller.MI.Load   |        1354    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.MI.Load::total         1354                      
system.ruby.L1Cache_Controller.MI.Store  |         738    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.MI.Store::total          738                      
system.ruby.L1Cache_Controller.MI.Writeback_Ack_Data |    33762392    100.00%    100.00% |          32      0.00%    100.00% |          26      0.00%    100.00% |          21      0.00%    100.00% |          24      0.00%    100.00% |          26      0.00%    100.00% |          19      0.00%    100.00% |          26      0.00%    100.00% |          26      0.00%    100.00% |          28      0.00%    100.00% |          27      0.00%    100.00% |          23      0.00%    100.00% |          22      0.00%    100.00% |          30      0.00%    100.00% |          26      0.00%    100.00% |          39      0.00%    100.00%
system.ruby.L1Cache_Controller.MI.Writeback_Ack_Data::total     33762787                      
system.ruby.L1Cache_Controller.MM.Fwd_GETS |         239     85.05%     85.05% |           5      1.78%     86.83% |           2      0.71%     87.54% |           2      0.71%     88.26% |           3      1.07%     89.32% |           3      1.07%     90.39% |           3      1.07%     91.46% |           2      0.71%     92.17% |           2      0.71%     92.88% |           3      1.07%     93.95% |           3      1.07%     95.02% |           2      0.71%     95.73% |           2      0.71%     96.44% |           6      2.14%     98.58% |           1      0.36%     98.93% |           3      1.07%    100.00%
system.ruby.L1Cache_Controller.MM.Fwd_GETS::total          281                      
system.ruby.L1Cache_Controller.MM.Fwd_GETX |          89      1.05%      1.05% |         560      6.61%      7.66% |         560      6.61%     14.27% |         558      6.59%     20.85% |         565      6.67%     27.52% |         557      6.57%     34.10% |         558      6.59%     40.68% |         561      6.62%     47.30% |         562      6.63%     53.94% |         556      6.56%     60.50% |         565      6.67%     67.17% |         563      6.64%     73.81% |         557      6.57%     80.38% |         555      6.55%     86.93% |         555      6.55%     93.49% |         552      6.51%    100.00%
system.ruby.L1Cache_Controller.MM.Fwd_GETX::total         8473                      
system.ruby.L1Cache_Controller.MM.L1_Replacement |    33653816    100.00%    100.00% |          16      0.00%    100.00% |          13      0.00%    100.00% |          13      0.00%    100.00% |          14      0.00%    100.00% |          13      0.00%    100.00% |          13      0.00%    100.00% |          14      0.00%    100.00% |          13      0.00%    100.00% |          14      0.00%    100.00% |          12      0.00%    100.00% |          14      0.00%    100.00% |          14      0.00%    100.00% |          15      0.00%    100.00% |          13      0.00%    100.00% |          15      0.00%    100.00%
system.ruby.L1Cache_Controller.MM.L1_Replacement::total     33654022                      
system.ruby.L1Cache_Controller.MM.Load   |    11244239     99.75%     99.75% |        1927      0.02%     99.77% |        1896      0.02%     99.78% |        1828      0.02%     99.80% |        1907      0.02%     99.82% |        1902      0.02%     99.83% |        1809      0.02%     99.85% |        1865      0.02%     99.87% |        1859      0.02%     99.88% |        1858      0.02%     99.90% |        1895      0.02%     99.92% |        1868      0.02%     99.93% |        1807      0.02%     99.95% |        1972      0.02%     99.97% |        1918      0.02%     99.98% |        1956      0.02%    100.00%
system.ruby.L1Cache_Controller.MM.Load::total     11272506                      
system.ruby.L1Cache_Controller.MM.Store  |   114485118     99.98%     99.98% |        1767      0.00%     99.98% |        1752      0.00%     99.98% |        1729      0.00%     99.98% |        1748      0.00%     99.98% |        1753      0.00%     99.98% |        1723      0.00%     99.99% |        1750      0.00%     99.99% |        1742      0.00%     99.99% |        1732      0.00%     99.99% |        1769      0.00%     99.99% |        1747      0.00%     99.99% |        1708      0.00%    100.00% |        1762      0.00%    100.00% |        1741      0.00%    100.00% |        1757      0.00%    100.00%
system.ruby.L1Cache_Controller.MM.Store::total    114511298                      
system.ruby.L1Cache_Controller.MM_W.Fwd_GETS |          21     19.09%     19.09% |           9      8.18%     27.27% |           3      2.73%     30.00% |           6      5.45%     35.45% |           7      6.36%     41.82% |           6      5.45%     47.27% |           9      8.18%     55.45% |           6      5.45%     60.91% |           3      2.73%     63.64% |           7      6.36%     70.00% |           4      3.64%     73.64% |           6      5.45%     79.09% |           6      5.45%     84.55% |           9      8.18%     92.73% |           4      3.64%     96.36% |           4      3.64%    100.00%
system.ruby.L1Cache_Controller.MM_W.Fwd_GETS::total          110                      
system.ruby.L1Cache_Controller.MM_W.Fwd_GETX |           9      0.03%      0.03% |        1659      6.01%      6.04% |        1660      6.01%     12.05% |        1651      5.98%     18.03% |        1680      6.08%     24.11% |        1644      5.95%     30.06% |        2201      7.97%     38.03% |        1668      6.04%     44.07% |        1672      6.05%     50.13% |        2184      7.91%     58.04% |        2237      8.10%     66.14% |        2215      8.02%     74.16% |        1652      5.98%     80.14% |        1654      5.99%     86.13% |        2190      7.93%     94.06% |        1641      5.94%    100.00%
system.ruby.L1Cache_Controller.MM_W.Fwd_GETX::total        27617                      
system.ruby.L1Cache_Controller.MM_W.L1_Replacement |          18    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.MM_W.L1_Replacement::total           18                      
system.ruby.L1Cache_Controller.MM_W.Load |       35251     99.65%     99.65% |          29      0.08%     99.73% |           2      0.01%     99.73% |           2      0.01%     99.74% |          33      0.09%     99.83% |           2      0.01%     99.84% |           3      0.01%     99.85% |           7      0.02%     99.87% |          10      0.03%     99.90% |           7      0.02%     99.92% |           3      0.01%     99.92% |           4      0.01%     99.93% |          11      0.03%     99.97% |           4      0.01%     99.98% |           4      0.01%     99.99% |           4      0.01%    100.00%
system.ruby.L1Cache_Controller.MM_W.Load::total        35376                      
system.ruby.L1Cache_Controller.MM_W.Store |    12469083     99.93%     99.93% |         581      0.00%     99.94% |         580      0.00%     99.94% |         577      0.00%     99.94% |         586      0.00%     99.95% |         578      0.00%     99.95% |         575      0.00%     99.96% |         578      0.00%     99.96% |         580      0.00%     99.97% |         577      0.00%     99.97% |         581      0.00%     99.98% |         585      0.00%     99.98% |         578      0.00%     99.99% |         577      0.00%     99.99% |         573      0.00%    100.00% |         573      0.00%    100.00%
system.ruby.L1Cache_Controller.MM_W.Store::total     12477762                      
system.ruby.L1Cache_Controller.MM_W.Use_Timeout |    26894651     99.97%     99.97% |         584      0.00%     99.97% |         578      0.00%     99.97% |         578      0.00%     99.97% |         586      0.00%     99.98% |         578      0.00%     99.98% |         579      0.00%     99.98% |         582      0.00%     99.98% |         581      0.00%     99.98% |         578      0.00%     99.99% |         584      0.00%     99.99% |         585      0.00%     99.99% |         578      0.00%     99.99% |         581      0.00%    100.00% |         574      0.00%    100.00% |         574      0.00%    100.00%
system.ruby.L1Cache_Controller.MM_W.Use_Timeout::total     26903351                      
system.ruby.L1Cache_Controller.M_W.Fwd_GETS |           2      1.89%      1.89% |          13     12.26%     14.15% |           6      5.66%     19.81% |           0      0.00%     19.81% |          18     16.98%     36.79% |          12     11.32%     48.11% |           3      2.83%     50.94% |           3      2.83%     53.77% |           9      8.49%     62.26% |          16     15.09%     77.36% |           4      3.77%     81.13% |           6      5.66%     86.79% |           6      5.66%     92.45% |           0      0.00%     92.45% |           4      3.77%     96.23% |           4      3.77%    100.00%
system.ruby.L1Cache_Controller.M_W.Fwd_GETS::total          106                      
system.ruby.L1Cache_Controller.M_W.Fwd_GETX |           0      0.00%      0.00% |           3     33.33%     33.33% |           0      0.00%     33.33% |           0      0.00%     33.33% |           0      0.00%     33.33% |           0      0.00%     33.33% |           0      0.00%     33.33% |           0      0.00%     33.33% |           0      0.00%     33.33% |           0      0.00%     33.33% |           0      0.00%     33.33% |           0      0.00%     33.33% |           6     66.67%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.M_W.Fwd_GETX::total            9                      
system.ruby.L1Cache_Controller.M_W.L1_Replacement |          37    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.M_W.L1_Replacement::total           37                      
system.ruby.L1Cache_Controller.M_W.Load  |    31528265    100.00%    100.00% |         162      0.00%    100.00% |          80      0.00%    100.00% |          40      0.00%    100.00% |         145      0.00%    100.00% |          82      0.00%    100.00% |          32      0.00%    100.00% |          75      0.00%    100.00% |          63      0.00%    100.00% |         149      0.00%    100.00% |          70      0.00%    100.00% |          84      0.00%    100.00% |          69      0.00%    100.00% |          77      0.00%    100.00% |          73      0.00%    100.00% |         125      0.00%    100.00%
system.ruby.L1Cache_Controller.M_W.Load::total     31529591                      
system.ruby.L1Cache_Controller.M_W.Store |     8964022    100.00%    100.00% |           1      0.00%    100.00% |           1      0.00%    100.00% |           2      0.00%    100.00% |           2      0.00%    100.00% |           3      0.00%    100.00% |           3      0.00%    100.00% |           3      0.00%    100.00% |           2      0.00%    100.00% |           2      0.00%    100.00% |           2      0.00%    100.00% |           3      0.00%    100.00% |           3      0.00%    100.00% |           2      0.00%    100.00% |           3      0.00%    100.00% |           2      0.00%    100.00%
system.ruby.L1Cache_Controller.M_W.Store::total      8964056                      
system.ruby.L1Cache_Controller.M_W.Use_Timeout |     6868286    100.00%    100.00% |          34      0.00%    100.00% |          23      0.00%    100.00% |          15      0.00%    100.00% |          19      0.00%    100.00% |          24      0.00%    100.00% |          10      0.00%    100.00% |          16      0.00%    100.00% |          19      0.00%    100.00% |          23      0.00%    100.00% |          19      0.00%    100.00% |          17      0.00%    100.00% |          14      0.00%    100.00% |          25      0.00%    100.00% |          23      0.00%    100.00% |          32      0.00%    100.00%
system.ruby.L1Cache_Controller.M_W.Use_Timeout::total      6868599                      
system.ruby.L1Cache_Controller.O.Fwd_GETS |           0      0.00%      0.00% |          87     25.89%     25.89% |          37     11.01%     36.90% |          30      8.93%     45.83% |          28      8.33%     54.17% |          42     12.50%     66.67% |          10      2.98%     69.64% |          11      3.27%     72.92% |          39     11.61%     84.52% |          41     12.20%     96.73% |           0      0.00%     96.73% |           7      2.08%     98.81% |           1      0.30%     99.11% |           0      0.00%     99.11% |           0      0.00%     99.11% |           3      0.89%    100.00%
system.ruby.L1Cache_Controller.O.Fwd_GETS::total          336                      
system.ruby.L1Cache_Controller.O.Fwd_GETX |           1      1.23%      1.23% |           8      9.88%     11.11% |           5      6.17%     17.28% |           5      6.17%     23.46% |           6      7.41%     30.86% |           9     11.11%     41.98% |           3      3.70%     45.68% |           3      3.70%     49.38% |           4      4.94%     54.32% |           5      6.17%     60.49% |           2      2.47%     62.96% |           6      7.41%     70.37% |           2      2.47%     72.84% |           8      9.88%     82.72% |           7      8.64%     91.36% |           7      8.64%    100.00%
system.ruby.L1Cache_Controller.O.Fwd_GETX::total           81                      
system.ruby.L1Cache_Controller.O.L1_Replacement |           0      0.00%      0.00% |           6     27.27%     27.27% |           3     13.64%     40.91% |           2      9.09%     50.00% |           1      4.55%     54.55% |           1      4.55%     59.09% |           1      4.55%     63.64% |           1      4.55%     68.18% |           1      4.55%     72.73% |           2      9.09%     81.82% |           1      4.55%     86.36% |           1      4.55%     90.91% |           0      0.00%     90.91% |           1      4.55%     95.45% |           1      4.55%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.O.L1_Replacement::total           22                      
system.ruby.L1Cache_Controller.O.Load    |          48      0.01%      0.01% |       40488      4.28%      4.28% |         208      0.02%      4.31% |           4      0.00%      4.31% |      299678     31.67%     35.98% |      302055     31.93%     67.91% |           0      0.00%     67.91% |         928      0.10%     68.01% |      300001     31.71%     99.71% |        2536      0.27%     99.98% |           0      0.00%     99.98% |         165      0.02%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.O.Load::total       946111                      
system.ruby.L1Cache_Controller.O.Store   |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           1     25.00%     25.00% |           0      0.00%     25.00% |           1     25.00%     50.00% |           1     25.00%     75.00% |           0      0.00%     75.00% |           1     25.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.O.Store::total            4                      
system.ruby.L1Cache_Controller.OI.Writeback_Ack_Data |           0      0.00%      0.00% |           6     27.27%     27.27% |           3     13.64%     40.91% |           2      9.09%     50.00% |           1      4.55%     54.55% |           1      4.55%     59.09% |           1      4.55%     63.64% |           1      4.55%     68.18% |           1      4.55%     72.73% |           2      9.09%     81.82% |           1      4.55%     86.36% |           1      4.55%     90.91% |           0      0.00%     90.91% |           1      4.55%     95.45% |           1      4.55%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.OI.Writeback_Ack_Data::total           22                      
system.ruby.L1Cache_Controller.OM.Ack    |        2793     98.55%     98.55% |           3      0.11%     98.66% |           0      0.00%     98.66% |           0      0.00%     98.66% |           0      0.00%     98.66% |           0      0.00%     98.66% |           0      0.00%     98.66% |           0      0.00%     98.66% |           0      0.00%     98.66% |           6      0.21%     98.87% |           0      0.00%     98.87% |           8      0.28%     99.15% |           4      0.14%     99.29% |           7      0.25%     99.54% |          13      0.46%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.OM.Ack::total         2834                      
system.ruby.L1Cache_Controller.OM.All_acks |    17930629     99.95%     99.95% |         583      0.00%     99.95% |         577      0.00%     99.96% |         576      0.00%     99.96% |         584      0.00%     99.96% |         575      0.00%     99.97% |         576      0.00%     99.97% |         579      0.00%     99.97% |         579      0.00%     99.98% |         576      0.00%     99.98% |         582      0.00%     99.98% |         582      0.00%     99.99% |         575      0.00%     99.99% |         579      0.00%     99.99% |         571      0.00%    100.00% |         572      0.00%    100.00%
system.ruby.L1Cache_Controller.OM.All_acks::total     17939295                      
system.ruby.L1Cache_Controller.OM.Fwd_GETS |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           4     17.39%     17.39% |           0      0.00%     17.39% |           6     26.09%     43.48% |           2      8.70%     52.17% |           0      0.00%     52.17% |          11     47.83%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.OM.Fwd_GETS::total           23                      
system.ruby.L1Cache_Controller.OM.L1_Replacement |           3    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.OM.L1_Replacement::total            3                      
system.ruby.L1Cache_Controller.OM.Own_GETX |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           1     25.00%     25.00% |           0      0.00%     25.00% |           1     25.00%     50.00% |           1     25.00%     75.00% |           0      0.00%     75.00% |           1     25.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.OM.Own_GETX::total            4                      
system.ruby.L1Cache_Controller.Own_GETX  |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           1     25.00%     25.00% |           0      0.00%     25.00% |           1     25.00%     50.00% |           1     25.00%     75.00% |           0      0.00%     75.00% |           1     25.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.Own_GETX::total            4                      
system.ruby.L1Cache_Controller.S.Fwd_GETS |        1313      7.78%      7.78% |        3909     23.17%     30.96% |        2352     13.94%     44.90% |        1514      8.98%     53.88% |        1236      7.33%     61.20% |         982      5.82%     67.03% |         816      4.84%     71.86% |         630      3.73%     75.60% |         607      3.60%     79.20% |         563      3.34%     82.53% |         542      3.21%     85.75% |         523      3.10%     88.85% |         501      2.97%     91.82% |         474      2.81%     94.63% |         444      2.63%     97.26% |         462      2.74%    100.00%
system.ruby.L1Cache_Controller.S.Fwd_GETS::total        16868                      
system.ruby.L1Cache_Controller.S.Ifetch  |   116207437     81.61%     81.61% |     1731018      1.22%     82.83% |     1759582      1.24%     84.07% |     1733828      1.22%     85.28% |     1758336      1.23%     86.52% |     1736523      1.22%     87.74% |     1759752      1.24%     88.97% |     1731910      1.22%     90.19% |     1758301      1.23%     91.42% |     1731827      1.22%     92.64% |     1759886      1.24%     93.88% |     1732014      1.22%     95.09% |     1757720      1.23%     96.33% |     1734380      1.22%     97.55% |     1760560      1.24%     98.78% |     1733964      1.22%    100.00%
system.ruby.L1Cache_Controller.S.Ifetch::total    142387038                      
system.ruby.L1Cache_Controller.S.Inv     |          12      0.27%      0.27% |         284      6.40%      6.67% |         287      6.47%     13.14% |         318      7.17%     20.30% |         309      6.96%     27.26% |         290      6.53%     33.80% |         298      6.71%     40.51% |         290      6.53%     47.05% |         303      6.83%     53.88% |         270      6.08%     59.96% |         299      6.74%     66.70% |         303      6.83%     73.52% |         308      6.94%     80.46% |         283      6.38%     86.84% |         291      6.56%     93.40% |         293      6.60%    100.00%
system.ruby.L1Cache_Controller.S.Inv::total         4438                      
system.ruby.L1Cache_Controller.S.L1_Replacement |    13114084     92.97%     92.97% |       66101      0.47%     93.44% |       66101      0.47%     93.91% |       66091      0.47%     94.38% |       66112      0.47%     94.85% |       66100      0.47%     95.31% |       66105      0.47%     95.78% |       66109      0.47%     96.25% |       66106      0.47%     96.72% |       66111      0.47%     97.19% |       66111      0.47%     97.66% |       66113      0.47%     98.13% |       66092      0.47%     98.59% |       66100      0.47%     99.06% |       66098      0.47%     99.53% |       66083      0.47%    100.00%
system.ruby.L1Cache_Controller.S.L1_Replacement::total     14105617                      
system.ruby.L1Cache_Controller.S.Load    |   118059903     85.56%     85.56% |     1363671      0.99%     86.55% |     1417655      1.03%     87.58% |     1400681      1.02%     88.59% |     1110750      0.80%     89.40% |     1092858      0.79%     90.19% |     1404323      1.02%     91.21% |     1386823      1.01%     92.21% |     1098044      0.80%     93.01% |     1379365      1.00%     94.01% |     1392614      1.01%     95.02% |     1375555      1.00%     96.01% |     1385853      1.00%     97.02% |     1369633      0.99%     98.01% |     1380723      1.00%     99.01% |     1364658      0.99%    100.00%
system.ruby.L1Cache_Controller.S.Load::total    137983109                      
system.ruby.L1Cache_Controller.S.Store   |       39507     99.83%     99.83% |           8      0.02%     99.85% |           4      0.01%     99.86% |           3      0.01%     99.86% |           7      0.02%     99.88% |           4      0.01%     99.89% |           4      0.01%     99.90% |           4      0.01%     99.91% |           6      0.02%     99.93% |           6      0.02%     99.94% |           4      0.01%     99.95% |           3      0.01%     99.96% |           5      0.01%     99.97% |           6      0.02%     99.99% |           2      0.01%     99.99% |           3      0.01%    100.00%
system.ruby.L1Cache_Controller.S.Store::total        39576                      
system.ruby.L1Cache_Controller.SI.Ifetch |           2    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.SI.Ifetch::total            2                      
system.ruby.L1Cache_Controller.SI.Load   |        7358    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.SI.Load::total         7358                      
system.ruby.L1Cache_Controller.SI.Store  |           3    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.SI.Store::total            3                      
system.ruby.L1Cache_Controller.SI.Writeback_Ack |    10028256     99.96%     99.96% |         257      0.00%     99.96% |         275      0.00%     99.96% |         282      0.00%     99.97% |         283      0.00%     99.97% |         282      0.00%     99.97% |         276      0.00%     99.98% |         266      0.00%     99.98% |         279      0.00%     99.98% |         257      0.00%     99.98% |         285      0.00%     99.99% |         285      0.00%     99.99% |         272      0.00%     99.99% |         276      0.00%     99.99% |         272      0.00%    100.00% |         283      0.00%    100.00%
system.ruby.L1Cache_Controller.SI.Writeback_Ack::total     10032386                      
system.ruby.L1Cache_Controller.SI.Writeback_Ack_Data |     3085828     75.76%     75.76% |       65844      1.62%     77.38% |       65826      1.62%     78.99% |       65809      1.62%     80.61% |       65829      1.62%     82.22% |       65818      1.62%     83.84% |       65829      1.62%     85.46% |       65843      1.62%     87.07% |       65827      1.62%     88.69% |       65854      1.62%     90.30% |       65826      1.62%     91.92% |       65828      1.62%     93.54% |       65820      1.62%     95.15% |       65824      1.62%     96.77% |       65826      1.62%     98.38% |       65800      1.62%    100.00%
system.ruby.L1Cache_Controller.SI.Writeback_Ack_Data::total      4073231                      
system.ruby.L1Cache_Controller.SM.Ack    |        1583     97.84%     97.84% |           5      0.31%     98.15% |           0      0.00%     98.15% |           0      0.00%     98.15% |           0      0.00%     98.15% |           2      0.12%     98.27% |           0      0.00%     98.27% |           0      0.00%     98.27% |           0      0.00%     98.27% |           4      0.25%     98.52% |           3      0.19%     98.70% |           0      0.00%     98.70% |           0      0.00%     98.70% |          21      1.30%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.SM.Ack::total         1618                      
system.ruby.L1Cache_Controller.SM.Exclusive_Data |       39505     99.90%     99.90% |           5      0.01%     99.91% |           2      0.01%     99.92% |           2      0.01%     99.92% |           2      0.01%     99.93% |           3      0.01%     99.93% |           2      0.01%     99.94% |           2      0.01%     99.94% |           2      0.01%     99.95% |           3      0.01%     99.96% |           3      0.01%     99.96% |           2      0.01%     99.97% |           2      0.01%     99.97% |           6      0.02%     99.99% |           2      0.01%     99.99% |           2      0.01%    100.00%
system.ruby.L1Cache_Controller.SM.Exclusive_Data::total        39545                      
system.ruby.L1Cache_Controller.SM.Fwd_GETS |           0      0.00%      0.00% |           6    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.SM.Fwd_GETS::total            6                      
system.ruby.L1Cache_Controller.SM.Inv    |           2      6.45%      6.45% |           3      9.68%     16.13% |           2      6.45%     22.58% |           1      3.23%     25.81% |           5     16.13%     41.94% |           1      3.23%     45.16% |           2      6.45%     51.61% |           2      6.45%     58.06% |           4     12.90%     70.97% |           3      9.68%     80.65% |           1      3.23%     83.87% |           1      3.23%     87.10% |           3      9.68%     96.77% |           0      0.00%     96.77% |           0      0.00%     96.77% |           1      3.23%    100.00%
system.ruby.L1Cache_Controller.SM.Inv::total           31                      
system.ruby.L1Cache_Controller.SM.L1_Replacement |         108    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.SM.L1_Replacement::total          108                      
system.ruby.L1Cache_Controller.Store     |   160609184     99.97%     99.97% |        2934      0.00%     99.97% |        2912      0.00%     99.98% |        2884      0.00%     99.98% |        2921      0.00%     99.98% |        2909      0.00%     99.98% |        2877      0.00%     99.98% |        2910      0.00%     99.99% |        2904      0.00%     99.99% |        2887      0.00%     99.99% |        2935      0.00%     99.99% |        2917      0.00%     99.99% |        2864      0.00%     99.99% |        2920      0.00%    100.00% |        2888      0.00%    100.00% |        2905      0.00%    100.00%
system.ruby.L1Cache_Controller.Store::total    160652751                      
system.ruby.L1Cache_Controller.Use_Timeout |    33762937     99.97%     99.97% |         618      0.00%     99.98% |         601      0.00%     99.98% |         593      0.00%     99.98% |         605      0.00%     99.98% |         602      0.00%     99.98% |         589      0.00%     99.98% |         598      0.00%     99.99% |         600      0.00%     99.99% |         601      0.00%     99.99% |         603      0.00%     99.99% |         602      0.00%     99.99% |         592      0.00%     99.99% |         606      0.00%    100.00% |         597      0.00%    100.00% |         606      0.00%    100.00%
system.ruby.L1Cache_Controller.Use_Timeout::total     33771950                      
system.ruby.L1Cache_Controller.Writeback_Ack |    10028256     99.96%     99.96% |         257      0.00%     99.96% |         275      0.00%     99.96% |         282      0.00%     99.97% |         283      0.00%     99.97% |         282      0.00%     99.97% |         276      0.00%     99.98% |         266      0.00%     99.98% |         279      0.00%     99.98% |         257      0.00%     99.98% |         285      0.00%     99.99% |         285      0.00%     99.99% |         272      0.00%     99.99% |         276      0.00%     99.99% |         272      0.00%    100.00% |         283      0.00%    100.00%
system.ruby.L1Cache_Controller.Writeback_Ack::total     10032386                      
system.ruby.L1Cache_Controller.Writeback_Ack_Data |    36848220     97.39%     97.39% |       65882      0.17%     97.56% |       65855      0.17%     97.74% |       65832      0.17%     97.91% |       65854      0.17%     98.09% |       65845      0.17%     98.26% |       65849      0.17%     98.43% |       65870      0.17%     98.61% |       65854      0.17%     98.78% |       65884      0.17%     98.96% |       65854      0.17%     99.13% |       65852      0.17%     99.30% |       65842      0.17%     99.48% |       65855      0.17%     99.65% |       65853      0.17%     99.83% |       65839      0.17%    100.00%
system.ruby.L1Cache_Controller.Writeback_Ack_Data::total     37836040                      
system.ruby.L2Cache_Controller.All_Acks  |      198498      6.26%      6.26% |      198061      6.24%     12.50% |      198025      6.24%     18.74% |      198027      6.24%     24.99% |      198168      6.25%     31.24% |      198165      6.25%     37.48% |      198207      6.25%     43.73% |      198289      6.25%     49.98% |      198218      6.25%     56.23% |      198244      6.25%     62.48% |      198219      6.25%     68.73% |      198316      6.25%     74.98% |      198350      6.25%     81.24% |      198383      6.25%     87.49% |      198432      6.26%     93.75% |      198409      6.25%    100.00%
system.ruby.L2Cache_Controller.All_Acks::total      3172011                      
system.ruby.L2Cache_Controller.Data      |      454621      6.25%      6.25% |      454116      6.25%     12.50% |      454031      6.25%     18.75% |      454032      6.25%     24.99% |      454300      6.25%     31.24% |      454199      6.25%     37.49% |      454243      6.25%     43.74% |      454378      6.25%     49.99% |      454230      6.25%     56.24% |      454266      6.25%     62.49% |      454292      6.25%     68.74% |      454344      6.25%     74.99% |      454398      6.25%     81.24% |      454457      6.25%     87.49% |      454492      6.25%     93.75% |      454581      6.25%    100.00%
system.ruby.L2Cache_Controller.Data::total      7268980                      
system.ruby.L2Cache_Controller.Exclusive_Unblock |     2122353      6.28%      6.28% |     2111421      6.25%     12.54% |     2116974      6.27%     18.80% |     2105381      6.23%     25.04% |     2108390      6.24%     31.28% |     2108645      6.24%     37.53% |     2104607      6.23%     43.76% |     2105182      6.23%     49.99% |     2107211      6.24%     56.23% |     2106320      6.24%     62.47% |     2118226      6.27%     68.74% |     2119443      6.28%     75.02% |     2105343      6.23%     81.25% |     2111173      6.25%     87.50% |     2116991      6.27%     93.77% |     2104290      6.23%    100.00%
system.ruby.L2Cache_Controller.Exclusive_Unblock::total     33771950                      
system.ruby.L2Cache_Controller.IFLOSX.L1_GETS |         156     19.19%     19.19% |           5      0.62%     19.80% |           7      0.86%     20.66% |           8      0.98%     21.65% |           0      0.00%     21.65% |         322     39.61%     61.25% |           0      0.00%     61.25% |           0      0.00%     61.25% |          56      6.89%     68.14% |          12      1.48%     69.62% |           0      0.00%     69.62% |           0      0.00%     69.62% |           0      0.00%     69.62% |           0      0.00%     69.62% |         247     30.38%    100.00% |           0      0.00%    100.00%
system.ruby.L2Cache_Controller.IFLOSX.L1_GETS::total          813                      
system.ruby.L2Cache_Controller.IFLOSX.L1_GETX |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |         136    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.L2Cache_Controller.IFLOSX.L1_GETX::total          136                      
system.ruby.L2Cache_Controller.IFLOSX.Unblock |          40     11.14%     11.14% |          14      3.90%     15.04% |          23      6.41%     21.45% |          14      3.90%     25.35% |          13      3.62%     28.97% |         128     35.65%     64.62% |           0      0.00%     64.62% |          14      3.90%     68.52% |          12      3.34%     71.87% |          15      4.18%     76.04% |           0      0.00%     76.04% |           0      0.00%     76.04% |           0      0.00%     76.04% |           0      0.00%     76.04% |          73     20.33%     96.38% |          13      3.62%    100.00%
system.ruby.L2Cache_Controller.IFLOSX.Unblock::total          359                      
system.ruby.L2Cache_Controller.IFLOXX.Exclusive_Unblock |          12      0.14%      0.14% |          39      0.45%      0.58% |          12      0.14%      0.72% |          17      0.19%      0.91% |          28      0.32%      1.23% |          34      0.39%      1.62% |          70      0.80%      2.42% |          26      0.30%      2.72% |          69      0.79%      3.50% |          29      0.33%      3.84% |        8232     93.97%     97.81% |          27      0.31%     98.12% |          29      0.33%     98.45% |          24      0.27%     98.72% |          93      1.06%     99.78% |          19      0.22%    100.00%
system.ruby.L2Cache_Controller.IFLOXX.Exclusive_Unblock::total         8760                      
system.ruby.L2Cache_Controller.IFLOXX.L1_GETS |          54      9.84%      9.84% |           0      0.00%      9.84% |           1      0.18%     10.02% |           0      0.00%     10.02% |           0      0.00%     10.02% |         111     20.22%     30.24% |           0      0.00%     30.24% |           0      0.00%     30.24% |          43      7.83%     38.07% |           1      0.18%     38.25% |           0      0.00%     38.25% |           0      0.00%     38.25% |           0      0.00%     38.25% |           0      0.00%     38.25% |         339     61.75%    100.00% |           0      0.00%    100.00%
system.ruby.L2Cache_Controller.IFLOXX.L1_GETS::total          549                      
system.ruby.L2Cache_Controller.IFLOXX.L1_GETX |           0      0.00%      0.00% |          82      0.11%      0.11% |           0      0.00%      0.11% |           0      0.00%      0.11% |           0      0.00%      0.11% |           0      0.00%      0.11% |          70      0.10%      0.21% |           0      0.00%      0.21% |         111      0.16%      0.37% |           0      0.00%      0.37% |       71043     99.33%     99.70% |           0      0.00%     99.70% |           0      0.00%     99.70% |           0      0.00%     99.70% |         217      0.30%    100.00% |           0      0.00%    100.00%
system.ruby.L2Cache_Controller.IFLOXX.L1_GETX::total        71523                      
system.ruby.L2Cache_Controller.IFLOXX.Unblock |           5      4.46%      4.46% |           3      2.68%      7.14% |          10      8.93%     16.07% |           7      6.25%     22.32% |           8      7.14%     29.46% |          14     12.50%     41.96% |           3      2.68%     44.64% |           5      4.46%     49.11% |          10      8.93%     58.04% |           3      2.68%     60.71% |           6      5.36%     66.07% |           3      2.68%     68.75% |           5      4.46%     73.21% |           5      4.46%     77.68% |          18     16.07%     93.75% |           7      6.25%    100.00%
system.ruby.L2Cache_Controller.IFLOXX.Unblock::total          112                      
system.ruby.L2Cache_Controller.IFLS.L1_GETS |         611      6.70%      6.70% |         372      4.08%     10.78% |         506      5.55%     16.33% |         698      7.65%     23.98% |         666      7.30%     31.28% |         570      6.25%     37.53% |         690      7.57%     45.10% |         732      8.03%     53.12% |         634      6.95%     60.08% |         477      5.23%     65.31% |         525      5.76%     71.06% |         473      5.19%     76.25% |         598      6.56%     82.81% |         468      5.13%     87.94% |         548      6.01%     93.95% |         552      6.05%    100.00%
system.ruby.L2Cache_Controller.IFLS.L1_GETS::total         9120                      
system.ruby.L2Cache_Controller.IFLS.L1_GETX |           0      0.00%      0.00% |           0      0.00%      0.00% |           1      5.26%      5.26% |           0      0.00%      5.26% |           0      0.00%      5.26% |           0      0.00%      5.26% |           0      0.00%      5.26% |           0      0.00%      5.26% |          18     94.74%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L2Cache_Controller.IFLS.L1_GETX::total           19                      
system.ruby.L2Cache_Controller.IFLS.Unblock |        1040      6.16%      6.16% |        1068      6.33%     12.49% |        1088      6.45%     18.94% |        1094      6.48%     25.42% |        1079      6.39%     31.82% |        1111      6.58%     38.40% |        1114      6.60%     45.00% |        1044      6.19%     51.19% |        1075      6.37%     57.56% |        1011      5.99%     63.55% |        1013      6.00%     69.56% |        1040      6.16%     75.72% |        1001      5.93%     81.65% |        1007      5.97%     87.62% |        1040      6.16%     93.78% |        1049      6.22%    100.00%
system.ruby.L2Cache_Controller.IFLS.Unblock::total        16874                      
system.ruby.L2Cache_Controller.IFLXO.Exclusive_Unblock |           2      2.35%      2.35% |           2      2.35%      4.71% |           8      9.41%     14.12% |           5      5.88%     20.00% |           5      5.88%     25.88% |           9     10.59%     36.47% |           2      2.35%     38.82% |           4      4.71%     43.53% |           7      8.24%     51.76% |           2      2.35%     54.12% |           5      5.88%     60.00% |           2      2.35%     62.35% |           5      5.88%     68.24% |           4      4.71%     72.94% |          17     20.00%     92.94% |           6      7.06%    100.00%
system.ruby.L2Cache_Controller.IFLXO.Exclusive_Unblock::total           85                      
system.ruby.L2Cache_Controller.IFLXO.L1_GETS |          15     14.02%     14.02% |           0      0.00%     14.02% |           0      0.00%     14.02% |           0      0.00%     14.02% |           0      0.00%     14.02% |          15     14.02%     28.04% |           0      0.00%     28.04% |           0      0.00%     28.04% |           5      4.67%     32.71% |           0      0.00%     32.71% |           0      0.00%     32.71% |           0      0.00%     32.71% |           0      0.00%     32.71% |           0      0.00%     32.71% |          72     67.29%    100.00% |           0      0.00%    100.00%
system.ruby.L2Cache_Controller.IFLXO.L1_GETS::total          107                      
system.ruby.L2Cache_Controller.IFLXO.L1_GETX |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |          23    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.L2Cache_Controller.IFLXO.L1_GETX::total           23                      
system.ruby.L2Cache_Controller.IGM.Data  |      196048      6.26%      6.26% |      195656      6.25%     12.50% |      195611      6.24%     18.75% |      195558      6.24%     24.99% |      195644      6.25%     31.24% |      195639      6.25%     37.48% |      195700      6.25%     43.73% |      195691      6.25%     49.98% |      195743      6.25%     56.23% |      195700      6.25%     62.47% |      195750      6.25%     68.72% |      195874      6.25%     74.98% |      195891      6.25%     81.23% |      195943      6.26%     87.49% |      196033      6.26%     93.74% |      195980      6.26%    100.00%
system.ruby.L2Cache_Controller.IGM.Data::total      3132461                      
system.ruby.L2Cache_Controller.IGM.L1_GETX |           0      0.00%      0.00% |           6     40.00%     40.00% |           0      0.00%     40.00% |           0      0.00%     40.00% |           0      0.00%     40.00% |           0      0.00%     40.00% |           5     33.33%     73.33% |           0      0.00%     73.33% |           0      0.00%     73.33% |           0      0.00%     73.33% |           0      0.00%     73.33% |           0      0.00%     73.33% |           0      0.00%     73.33% |           0      0.00%     73.33% |           4     26.67%    100.00% |           0      0.00%    100.00%
system.ruby.L2Cache_Controller.IGM.L1_GETX::total           15                      
system.ruby.L2Cache_Controller.IGMLS.Data |        2450      6.19%      6.19% |        2405      6.08%     12.28% |        2414      6.10%     18.38% |        2469      6.24%     24.62% |        2524      6.38%     31.00% |        2526      6.39%     37.39% |        2507      6.34%     43.73% |        2598      6.57%     50.30% |        2475      6.26%     56.56% |        2544      6.43%     62.99% |        2469      6.24%     69.23% |        2442      6.17%     75.41% |        2459      6.22%     81.62% |        2440      6.17%     87.79% |        2399      6.07%     93.86% |        2429      6.14%    100.00%
system.ruby.L2Cache_Controller.IGMLS.Data::total        39550                      
system.ruby.L2Cache_Controller.IGMLS.L1_GETS |           0      0.00%      0.00% |           0      0.00%      0.00% |           2     22.22%     22.22% |           1     11.11%     33.33% |           0      0.00%     33.33% |           0      0.00%     33.33% |           0      0.00%     33.33% |           0      0.00%     33.33% |           6     66.67%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L2Cache_Controller.IGMLS.L1_GETS::total            9                      
system.ruby.L2Cache_Controller.IGMLS.L1_GETX |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           8    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L2Cache_Controller.IGMLS.L1_GETX::total            8                      
system.ruby.L2Cache_Controller.IGMO.All_Acks |      198498      6.26%      6.26% |      198061      6.24%     12.50% |      198025      6.24%     18.74% |      198027      6.24%     24.99% |      198168      6.25%     31.24% |      198165      6.25%     37.48% |      198207      6.25%     43.73% |      198289      6.25%     49.98% |      198218      6.25%     56.23% |      198244      6.25%     62.48% |      198219      6.25%     68.73% |      198316      6.25%     74.98% |      198350      6.25%     81.24% |      198383      6.25%     87.49% |      198432      6.26%     93.75% |      198409      6.25%    100.00%
system.ruby.L2Cache_Controller.IGMO.All_Acks::total      3172011                      
system.ruby.L2Cache_Controller.IGMO.Exclusive_Unblock |      198498      6.26%      6.26% |      198061      6.24%     12.50% |      198025      6.24%     18.74% |      198027      6.24%     24.99% |      198168      6.25%     31.24% |      198165      6.25%     37.48% |      198207      6.25%     43.73% |      198289      6.25%     49.98% |      198218      6.25%     56.23% |      198244      6.25%     62.48% |      198219      6.25%     68.73% |      198316      6.25%     74.98% |      198350      6.25%     81.24% |      198383      6.25%     87.49% |      198432      6.26%     93.75% |      198409      6.25%    100.00%
system.ruby.L2Cache_Controller.IGMO.Exclusive_Unblock::total      3172011                      
system.ruby.L2Cache_Controller.IGMO.L1_GETS |          15     50.00%     50.00% |           0      0.00%     50.00% |           0      0.00%     50.00% |           0      0.00%     50.00% |           0      0.00%     50.00% |          15     50.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L2Cache_Controller.IGMO.L1_GETS::total           30                      
system.ruby.L2Cache_Controller.IGMO.L1_GETX |           0      0.00%      0.00% |           1     50.00%     50.00% |           0      0.00%     50.00% |           0      0.00%     50.00% |           0      0.00%     50.00% |           0      0.00%     50.00% |           0      0.00%     50.00% |           0      0.00%     50.00% |           0      0.00%     50.00% |           0      0.00%     50.00% |           0      0.00%     50.00% |           0      0.00%     50.00% |           0      0.00%     50.00% |           0      0.00%     50.00% |           1     50.00%    100.00% |           0      0.00%    100.00%
system.ruby.L2Cache_Controller.IGMO.L1_GETX::total            2                      
system.ruby.L2Cache_Controller.IGS.Data  |      256123      6.25%      6.25% |      256055      6.25%     12.50% |      256006      6.25%     18.75% |      256005      6.25%     25.00% |      256132      6.25%     31.25% |      256034      6.25%     37.50% |      256036      6.25%     43.75% |      256089      6.25%     50.00% |      256012      6.25%     56.25% |      256022      6.25%     62.50% |      256073      6.25%     68.75% |      256028      6.25%     75.00% |      256048      6.25%     81.25% |      256074      6.25%     87.50% |      256060      6.25%     93.75% |      256172      6.25%    100.00%
system.ruby.L2Cache_Controller.IGS.Data::total      4096969                      
system.ruby.L2Cache_Controller.IGS.L1_GETS |         174      6.23%      6.23% |         147      5.26%     11.48% |         163      5.83%     17.32% |         195      6.98%     24.29% |         183      6.55%     30.84% |         190      6.80%     37.64% |         207      7.41%     45.04% |         184      6.58%     51.63% |         185      6.62%     58.25% |         171      6.12%     64.36% |         167      5.97%     70.34% |         155      5.55%     75.89% |         175      6.26%     82.15% |         163      5.83%     87.98% |         173      6.19%     94.17% |         163      5.83%    100.00%
system.ruby.L2Cache_Controller.IGS.L1_GETS::total         2795                      
system.ruby.L2Cache_Controller.IGS.Unblock |      256123      6.25%      6.25% |      256055      6.25%     12.50% |      256006      6.25%     18.75% |      256005      6.25%     25.00% |      256132      6.25%     31.25% |      256034      6.25%     37.50% |      256036      6.25%     43.75% |      256089      6.25%     50.00% |      256012      6.25%     56.25% |      256022      6.25%     62.50% |      256073      6.25%     68.75% |      256028      6.25%     75.00% |      256048      6.25%     81.25% |      256073      6.25%     87.50% |      256060      6.25%     93.75% |      256172      6.25%    100.00%
system.ruby.L2Cache_Controller.IGS.Unblock::total      4096968                      
system.ruby.L2Cache_Controller.ILOSX.L1_GETS |          40     11.14%     11.14% |          14      3.90%     15.04% |          23      6.41%     21.45% |          14      3.90%     25.35% |          13      3.62%     28.97% |         128     35.65%     64.62% |           0      0.00%     64.62% |          14      3.90%     68.52% |          12      3.34%     71.87% |          15      4.18%     76.04% |           0      0.00%     76.04% |           0      0.00%     76.04% |           0      0.00%     76.04% |           0      0.00%     76.04% |          73     20.33%     96.38% |          13      3.62%    100.00%
system.ruby.L2Cache_Controller.ILOSX.L1_GETS::total          359                      
system.ruby.L2Cache_Controller.ILOSX.L1_GETX |           2      2.35%      2.35% |           2      2.35%      4.71% |           8      9.41%     14.12% |           5      5.88%     20.00% |           5      5.88%     25.88% |           9     10.59%     36.47% |           2      2.35%     38.82% |           4      4.71%     43.53% |           7      8.24%     51.76% |           2      2.35%     54.12% |           5      5.88%     60.00% |           2      2.35%     62.35% |           5      5.88%     68.24% |           4      4.71%     72.94% |          17     20.00%     92.94% |           6      7.06%    100.00%
system.ruby.L2Cache_Controller.ILOSX.L1_GETX::total           85                      
system.ruby.L2Cache_Controller.ILOSX.L1_PUTO |           2     11.76%     11.76% |           1      5.88%     17.65% |           1      5.88%     23.53% |           2     11.76%     35.29% |           1      5.88%     41.18% |           1      5.88%     47.06% |           1      5.88%     52.94% |           1      5.88%     58.82% |           3     17.65%     76.47% |           0      0.00%     76.47% |           1      5.88%     82.35% |           1      5.88%     88.24% |           0      0.00%     88.24% |           1      5.88%     94.12% |           0      0.00%     94.12% |           1      5.88%    100.00%
system.ruby.L2Cache_Controller.ILOSX.L1_PUTO::total           17                      
system.ruby.L2Cache_Controller.ILOSX.L1_PUTS |           1      1.25%      1.25% |           2      2.50%      3.75% |          10     12.50%     16.25% |          11     13.75%     30.00% |          13     16.25%     46.25% |          11     13.75%     60.00% |           0      0.00%     60.00% |          14     17.50%     77.50% |           4      5.00%     82.50% |           2      2.50%     85.00% |           0      0.00%     85.00% |           0      0.00%     85.00% |           0      0.00%     85.00% |           0      0.00%     85.00% |           0      0.00%     85.00% |          12     15.00%    100.00%
system.ruby.L2Cache_Controller.ILOSX.L1_PUTS::total           80                      
system.ruby.L2Cache_Controller.ILOSX.L1_PUTS_only |           0      0.00%      0.00% |           0      0.00%      0.00% |           1     16.67%     16.67% |           0      0.00%     16.67% |           2     33.33%     50.00% |           2     33.33%     83.33% |           0      0.00%     83.33% |           0      0.00%     83.33% |           0      0.00%     83.33% |           0      0.00%     83.33% |           0      0.00%     83.33% |           0      0.00%     83.33% |           0      0.00%     83.33% |           0      0.00%     83.33% |           1     16.67%    100.00% |           0      0.00%    100.00%
system.ruby.L2Cache_Controller.ILOSX.L1_PUTS_only::total            6                      
system.ruby.L2Cache_Controller.ILOSXW.L1_PUTS |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           2    100.00%    100.00%
system.ruby.L2Cache_Controller.ILOSXW.L1_PUTS::total            2                      
system.ruby.L2Cache_Controller.ILOSXW.L1_WBDIRTYDATA |           2     11.76%     11.76% |           1      5.88%     17.65% |           1      5.88%     23.53% |           2     11.76%     35.29% |           1      5.88%     41.18% |           1      5.88%     47.06% |           1      5.88%     52.94% |           1      5.88%     58.82% |           3     17.65%     76.47% |           0      0.00%     76.47% |           1      5.88%     82.35% |           1      5.88%     88.24% |           0      0.00%     88.24% |           1      5.88%     94.12% |           0      0.00%     94.12% |           1      5.88%    100.00%
system.ruby.L2Cache_Controller.ILOSXW.L1_WBDIRTYDATA::total           17                      
system.ruby.L2Cache_Controller.ILOSXW.Unblock |           1      1.25%      1.25% |           2      2.50%      3.75% |          10     12.50%     16.25% |          11     13.75%     30.00% |          13     16.25%     46.25% |          11     13.75%     60.00% |           0      0.00%     60.00% |          14     17.50%     77.50% |           4      5.00%     82.50% |           2      2.50%     85.00% |           0      0.00%     85.00% |           0      0.00%     85.00% |           0      0.00%     85.00% |           0      0.00%     85.00% |           0      0.00%     85.00% |          12     15.00%    100.00%
system.ruby.L2Cache_Controller.ILOSXW.Unblock::total           80                      
system.ruby.L2Cache_Controller.ILOX.L1_PUTO |           0      0.00%      0.00% |           0      0.00%      0.00% |           1     20.00%     20.00% |           0      0.00%     20.00% |           1     20.00%     40.00% |           2     40.00%     80.00% |           0      0.00%     80.00% |           0      0.00%     80.00% |           0      0.00%     80.00% |           0      0.00%     80.00% |           0      0.00%     80.00% |           0      0.00%     80.00% |           0      0.00%     80.00% |           0      0.00%     80.00% |           1     20.00%    100.00% |           0      0.00%    100.00%
system.ruby.L2Cache_Controller.ILOX.L1_PUTO::total            5                      
system.ruby.L2Cache_Controller.ILOXW.L1_WBDIRTYDATA |           0      0.00%      0.00% |           0      0.00%      0.00% |           1     20.00%     20.00% |           0      0.00%     20.00% |           1     20.00%     40.00% |           2     40.00%     80.00% |           0      0.00%     80.00% |           0      0.00%     80.00% |           0      0.00%     80.00% |           0      0.00%     80.00% |           0      0.00%     80.00% |           0      0.00%     80.00% |           0      0.00%     80.00% |           0      0.00%     80.00% |           1     20.00%    100.00% |           0      0.00%    100.00%
system.ruby.L2Cache_Controller.ILOXW.L1_WBDIRTYDATA::total            5                      
system.ruby.L2Cache_Controller.ILOXW.Unblock |           0      0.00%      0.00% |           0      0.00%      0.00% |           1     16.67%     16.67% |           0      0.00%     16.67% |           2     33.33%     50.00% |           2     33.33%     83.33% |           0      0.00%     83.33% |           0      0.00%     83.33% |           0      0.00%     83.33% |           0      0.00%     83.33% |           0      0.00%     83.33% |           0      0.00%     83.33% |           0      0.00%     83.33% |           0      0.00%     83.33% |           1     16.67%    100.00% |           0      0.00%    100.00%
system.ruby.L2Cache_Controller.ILOXW.Unblock::total            6                      
system.ruby.L2Cache_Controller.ILS.L1_GETS |        1040      6.16%      6.16% |        1068      6.33%     12.49% |        1088      6.45%     18.94% |        1094      6.48%     25.42% |        1079      6.39%     31.82% |        1111      6.58%     38.40% |        1114      6.60%     45.00% |        1044      6.19%     51.19% |        1075      6.37%     57.56% |        1011      5.99%     63.55% |        1013      6.00%     69.56% |        1040      6.16%     75.72% |        1001      5.93%     81.65% |        1007      5.97%     87.62% |        1040      6.16%     93.78% |        1049      6.22%    100.00%
system.ruby.L2Cache_Controller.ILS.L1_GETS::total        16874                      
system.ruby.L2Cache_Controller.ILS.L1_GETX |        1701      6.10%      6.10% |        1684      6.04%     12.13% |        1686      6.04%     18.18% |        1728      6.19%     24.37% |        1813      6.50%     30.87% |        1792      6.42%     37.29% |        1766      6.33%     43.62% |        1873      6.71%     50.33% |        1750      6.27%     56.61% |        1803      6.46%     63.07% |        1735      6.22%     69.29% |        1740      6.24%     75.52% |        1733      6.21%     81.73% |        1710      6.13%     87.86% |        1681      6.03%     93.89% |        1705      6.11%    100.00%
system.ruby.L2Cache_Controller.ILS.L1_GETX::total        27900                      
system.ruby.L2Cache_Controller.ILS.L1_PUTS |         400      6.25%      6.25% |         420      6.57%     12.82% |         406      6.35%     19.17% |         402      6.28%     25.45% |         406      6.35%     31.80% |         405      6.33%     38.13% |         382      5.97%     44.10% |         394      6.16%     50.26% |         419      6.55%     56.81% |         411      6.42%     63.23% |         401      6.27%     69.50% |         398      6.22%     75.72% |         388      6.07%     81.79% |         404      6.32%     88.10% |         391      6.11%     94.22% |         370      5.78%    100.00%
system.ruby.L2Cache_Controller.ILS.L1_PUTS::total         6397                      
system.ruby.L2Cache_Controller.ILS.L1_PUTS_only |      254294      6.25%      6.25% |      254231      6.25%     12.50% |      254184      6.25%     18.75% |      254148      6.25%     25.00% |      254187      6.25%     31.25% |      254097      6.25%     37.50% |      254130      6.25%     43.75% |      254081      6.25%     50.00% |      254118      6.25%     56.25% |      254089      6.25%     62.49% |      254184      6.25%     68.74% |      254146      6.25%     74.99% |      254160      6.25%     81.24% |      254222      6.25%     87.49% |      254236      6.25%     93.75% |      254327      6.25%    100.00%
system.ruby.L2Cache_Controller.ILS.L1_PUTS_only::total      4066834                      
system.ruby.L2Cache_Controller.ILSW.L1_GETS |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           2    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L2Cache_Controller.ILSW.L1_GETS::total            2                      
system.ruby.L2Cache_Controller.ILSW.L1_PUTS |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           1    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L2Cache_Controller.ILSW.L1_PUTS::total            1                      
system.ruby.L2Cache_Controller.ILSW.L1_WBCLEANDATA |         400      6.25%      6.25% |         420      6.57%     12.82% |         406      6.35%     19.17% |         402      6.28%     25.45% |         406      6.35%     31.80% |         405      6.33%     38.13% |         382      5.97%     44.10% |         394      6.16%     50.26% |         419      6.55%     56.81% |         411      6.42%     63.23% |         401      6.27%     69.50% |         398      6.22%     75.72% |         388      6.07%     81.79% |         404      6.32%     88.10% |         391      6.11%     94.22% |         370      5.78%    100.00%
system.ruby.L2Cache_Controller.ILSW.L1_WBCLEANDATA::total         6397                      
system.ruby.L2Cache_Controller.ILX.L1_GETS |          15      3.82%      3.82% |          11      2.80%      6.62% |          22      5.60%     12.21% |          24      6.11%     18.32% |          21      5.34%     23.66% |          48     12.21%     35.88% |          12      3.05%     38.93% |          31      7.89%     46.82% |          27      6.87%     53.69% |          26      6.62%     60.31% |          15      3.82%     64.12% |          15      3.82%     67.94% |          27      6.87%     74.81% |          22      5.60%     80.41% |          58     14.76%     95.17% |          19      4.83%    100.00%
system.ruby.L2Cache_Controller.ILX.L1_GETS::total          393                      
system.ruby.L2Cache_Controller.ILX.L1_GETX |           2      0.02%      0.02% |          31      0.37%      0.39% |           0      0.00%      0.39% |           0      0.00%      0.39% |          15      0.18%      0.57% |           0      0.00%      0.57% |          61      0.72%      1.29% |           0      0.00%      1.29% |          52      0.61%      1.90% |           6      0.07%      1.97% |        8223     96.98%     98.95% |          15      0.18%     99.13% |           7      0.08%     99.21% |           7      0.08%     99.29% |          53      0.63%     99.92% |           7      0.08%    100.00%
system.ruby.L2Cache_Controller.ILX.L1_GETX::total         8479                      
system.ruby.L2Cache_Controller.ILX.L1_PUTX |     2122308      6.29%      6.29% |     2111348      6.25%     12.54% |     2116924      6.27%     18.81% |     2105327      6.24%     25.05% |     2108342      6.24%     31.29% |     2108583      6.25%     37.53% |     2104521      6.23%     43.77% |     2105139      6.24%     50.00% |     2107120      6.24%     56.24% |     2106258      6.24%     62.48% |     2109974      6.25%     68.73% |     2119400      6.28%     75.01% |     2105296      6.24%     81.24% |     2111131      6.25%     87.50% |     2116866      6.27%     93.77% |     2104250      6.23%    100.00%
system.ruby.L2Cache_Controller.ILX.L1_PUTX::total     33762787                      
system.ruby.L2Cache_Controller.ILXW.L1_GETS |          82      5.18%      5.18% |          66      4.17%      9.36% |         104      6.57%     15.93% |         102      6.45%     22.38% |          92      5.82%     28.19% |          94      5.94%     34.13% |          95      6.01%     40.14% |         125      7.90%     48.04% |         101      6.38%     54.42% |          90      5.69%     60.11% |         105      6.64%     66.75% |          85      5.37%     72.12% |         109      6.89%     79.01% |         115      7.27%     86.28% |         103      6.51%     92.79% |         114      7.21%    100.00%
system.ruby.L2Cache_Controller.ILXW.L1_GETS::total         1582                      
system.ruby.L2Cache_Controller.ILXW.L1_GETX |          32      5.40%      5.40% |          41      6.91%     12.31% |          63     10.62%     22.93% |          23      3.88%     26.81% |          36      6.07%     32.88% |          24      4.05%     36.93% |          28      4.72%     41.65% |          25      4.22%     45.87% |          33      5.56%     51.43% |          42      7.08%     58.52% |          33      5.56%     64.08% |          37      6.24%     70.32% |          41      6.91%     77.23% |          36      6.07%     83.31% |          55      9.27%     92.58% |          44      7.42%    100.00%
system.ruby.L2Cache_Controller.ILXW.L1_GETX::total          593                      
system.ruby.L2Cache_Controller.ILXW.L1_WBDIRTYDATA |     2122308      6.29%      6.29% |     2111348      6.25%     12.54% |     2116924      6.27%     18.81% |     2105327      6.24%     25.05% |     2108342      6.24%     31.29% |     2108583      6.25%     37.53% |     2104521      6.23%     43.77% |     2105139      6.24%     50.00% |     2107120      6.24%     56.24% |     2106258      6.24%     62.48% |     2109974      6.25%     68.73% |     2119400      6.28%     75.01% |     2105296      6.24%     81.24% |     2111131      6.25%     87.50% |     2116866      6.27%     93.77% |     2104250      6.23%    100.00%
system.ruby.L2Cache_Controller.ILXW.L1_WBDIRTYDATA::total     33762787                      
system.ruby.L2Cache_Controller.IW.L1_GETS |           7     19.44%     19.44% |           2      5.56%     25.00% |           1      2.78%     27.78% |           4     11.11%     38.89% |           1      2.78%     41.67% |           2      5.56%     47.22% |           1      2.78%     50.00% |           0      0.00%     50.00% |           0      0.00%     50.00% |           0      0.00%     50.00% |           4     11.11%     61.11% |           1      2.78%     63.89% |           1      2.78%     66.67% |           4     11.11%     77.78% |           7     19.44%     97.22% |           1      2.78%    100.00%
system.ruby.L2Cache_Controller.IW.L1_GETS::total           36                      
system.ruby.L2Cache_Controller.IW.L1_WBCLEANDATA |      254294      6.25%      6.25% |      254231      6.25%     12.50% |      254184      6.25%     18.75% |      254148      6.25%     25.00% |      254187      6.25%     31.25% |      254097      6.25%     37.50% |      254130      6.25%     43.75% |      254081      6.25%     50.00% |      254118      6.25%     56.25% |      254089      6.25%     62.49% |      254184      6.25%     68.74% |      254146      6.25%     74.99% |      254160      6.25%     81.24% |      254222      6.25%     87.49% |      254236      6.25%     93.75% |      254327      6.25%    100.00%
system.ruby.L2Cache_Controller.IW.L1_WBCLEANDATA::total      4066834                      
system.ruby.L2Cache_Controller.L1_GETS   |     1908582      6.36%      6.36% |     1888239      6.29%     12.65% |     1908429      6.36%     19.02% |     1882958      6.28%     25.29% |     1885246      6.28%     31.58% |     1877905      6.26%     37.83% |     1869935      6.23%     44.07% |     1867557      6.22%     50.29% |     1868537      6.23%     56.52% |     1861928      6.21%     62.73% |     1861935      6.21%     68.93% |     1874591      6.25%     75.18% |     1853188      6.18%     81.36% |     1862167      6.21%     87.56% |     1871985      6.24%     93.80% |     1859614      6.20%    100.00%
system.ruby.L2Cache_Controller.L1_GETS::total     30002796                      
system.ruby.L2Cache_Controller.L1_GETX   |     1120907      6.22%      6.22% |     1119868      6.22%     12.44% |     1121844      6.23%     18.67% |     1118375      6.21%     24.88% |     1118368      6.21%     31.09% |     1117636      6.21%     37.29% |     1118493      6.21%     43.50% |     1117840      6.21%     49.71% |     1118768      6.21%     55.92% |     1122020      6.23%     62.15% |     1201232      6.67%     68.82% |     1123415      6.24%     75.06% |     1123090      6.24%     81.29% |     1123398      6.24%     87.53% |     1123621      6.24%     93.77% |     1122739      6.23%    100.00%
system.ruby.L2Cache_Controller.L1_GETX::total     18011614                      
system.ruby.L2Cache_Controller.L1_PUTO   |           2      9.09%      9.09% |           1      4.55%     13.64% |           2      9.09%     22.73% |           2      9.09%     31.82% |           2      9.09%     40.91% |           3     13.64%     54.55% |           1      4.55%     59.09% |           1      4.55%     63.64% |           3     13.64%     77.27% |           0      0.00%     77.27% |           1      4.55%     81.82% |           1      4.55%     86.36% |           0      0.00%     86.36% |           1      4.55%     90.91% |           1      4.55%     95.45% |           1      4.55%    100.00%
system.ruby.L2Cache_Controller.L1_PUTO::total           22                      
system.ruby.L2Cache_Controller.L1_PUTS   |       77129      2.22%      2.22% |      287982      8.27%     10.49% |      191381      5.50%     15.99% |      212043      6.09%     22.08% |      304652      8.75%     30.83% |      199262      5.72%     36.56% |      250859      7.21%     43.76% |      280647      8.06%     51.83% |      310920      8.93%     60.76% |      172990      4.97%     65.73% |      187857      5.40%     71.12% |      217348      6.24%     77.37% |      248455      7.14%     84.51% |      161375      4.64%     89.14% |      215240      6.18%     95.33% |      162670      4.67%    100.00%
system.ruby.L2Cache_Controller.L1_PUTS::total      3480810                      
system.ruby.L2Cache_Controller.L1_PUTS_only |      825711      7.77%      7.77% |      605007      5.69%     13.47% |      718028      6.76%     20.22% |      679778      6.40%     26.62% |      586438      5.52%     32.14% |      682981      6.43%     38.57% |      628739      5.92%     44.49% |      595295      5.60%     50.09% |      564906      5.32%     55.41% |      700790      6.60%     62.00% |      682168      6.42%     68.42% |      657425      6.19%     74.61% |      618523      5.82%     80.43% |      709210      6.68%     87.11% |      658343      6.20%     93.30% |      711492      6.70%    100.00%
system.ruby.L2Cache_Controller.L1_PUTS_only::total     10624834                      
system.ruby.L2Cache_Controller.L1_PUTX   |     2122308      6.29%      6.29% |     2111348      6.25%     12.54% |     2116924      6.27%     18.81% |     2105327      6.24%     25.05% |     2108342      6.24%     31.29% |     2108583      6.25%     37.53% |     2104521      6.23%     43.77% |     2105139      6.24%     50.00% |     2107120      6.24%     56.24% |     2106258      6.24%     62.48% |     2109974      6.25%     68.73% |     2119400      6.28%     75.01% |     2105296      6.24%     81.24% |     2111131      6.25%     87.50% |     2116866      6.27%     93.77% |     2104250      6.23%    100.00%
system.ruby.L2Cache_Controller.L1_PUTX::total     33762787                      
system.ruby.L2Cache_Controller.L1_WBCLEANDATA |      254694      6.25%      6.25% |      254651      6.25%     12.50% |      254590      6.25%     18.76% |      254550      6.25%     25.00% |      254593      6.25%     31.25% |      254502      6.25%     37.50% |      254512      6.25%     43.75% |      254475      6.25%     50.00% |      254537      6.25%     56.25% |      254500      6.25%     62.50% |      254585      6.25%     68.75% |      254544      6.25%     75.00% |      254548      6.25%     81.24% |      254626      6.25%     87.50% |      254627      6.25%     93.75% |      254697      6.25%    100.00%
system.ruby.L2Cache_Controller.L1_WBCLEANDATA::total      4073231                      
system.ruby.L2Cache_Controller.L1_WBDIRTYDATA |     2122310      6.29%      6.29% |     2111349      6.25%     12.54% |     2116926      6.27%     18.81% |     2105329      6.24%     25.05% |     2108344      6.24%     31.29% |     2108586      6.25%     37.53% |     2104522      6.23%     43.77% |     2105140      6.24%     50.00% |     2107123      6.24%     56.24% |     2106258      6.24%     62.48% |     2109975      6.25%     68.73% |     2119401      6.28%     75.01% |     2105296      6.24%     81.24% |     2111132      6.25%     87.50% |     2116867      6.27%     93.77% |     2104251      6.23%    100.00%
system.ruby.L2Cache_Controller.L1_WBDIRTYDATA::total     33762809                      
system.ruby.L2Cache_Controller.L2_Replacement |      451199      6.25%      6.25% |      450757      6.25%     12.50% |      450633      6.25%     18.75% |      450592      6.25%     25.00% |      450809      6.25%     31.25% |      450711      6.25%     37.49% |      450732      6.25%     43.74% |      450790      6.25%     49.99% |      450794      6.25%     56.24% |      450743      6.25%     62.49% |      450834      6.25%     68.74% |      450889      6.25%     74.99% |      450941      6.25%     81.24% |      451045      6.25%     87.49% |      451110      6.25%     93.75% |      451188      6.25%    100.00%
system.ruby.L2Cache_Controller.L2_Replacement::total      7213767                      
system.ruby.L2Cache_Controller.M.L1_GETS |     1001468      6.33%      6.33% |      991675      6.26%     12.59% |      995182      6.29%     18.87% |      987012      6.23%     25.11% |      990045      6.25%     31.36% |      990999      6.26%     37.62% |      986208      6.23%     43.85% |      987341      6.24%     50.09% |      988596      6.24%     56.33% |      984319      6.22%     62.55% |      988061      6.24%     68.79% |      996053      6.29%     75.08% |      982272      6.20%     81.28% |      987794      6.24%     87.52% |      993766      6.28%     93.80% |      981583      6.20%    100.00%
system.ruby.L2Cache_Controller.M.L1_GETS::total     15832374                      
system.ruby.L2Cache_Controller.M.L1_GETX |      922373      6.25%      6.25% |      921644      6.24%     12.49% |      923747      6.26%     18.75% |      920320      6.24%     24.99% |      920144      6.23%     31.22% |      919438      6.23%     37.45% |      920120      6.23%     43.69% |      919522      6.23%     49.92% |      920321      6.24%     56.15% |      923726      6.26%     62.41% |      923709      6.26%     68.67% |      925045      6.27%     74.94% |      924687      6.27%     81.20% |      924968      6.27%     87.47% |      924683      6.27%     93.74% |      924273      6.26%    100.00%
system.ruby.L2Cache_Controller.M.L1_GETX::total     14758720                      
system.ruby.L2Cache_Controller.M.L2_Replacement |      202086      6.26%      6.26% |      201636      6.24%     12.50% |      201619      6.24%     18.74% |      201606      6.24%     24.99% |      201757      6.25%     31.23% |      201775      6.25%     37.48% |      201812      6.25%     43.73% |      201898      6.25%     49.98% |      201824      6.25%     56.23% |      201830      6.25%     62.48% |      201827      6.25%     68.73% |      201932      6.25%     74.98% |      201968      6.25%     81.23% |      201993      6.25%     87.49% |      202034      6.26%     93.74% |      202026      6.26%    100.00%
system.ruby.L2Cache_Controller.M.L2_Replacement::total      3229623                      
system.ruby.L2Cache_Controller.MI.Writeback_Ack |      202086      6.26%      6.26% |      201636      6.24%     12.50% |      201619      6.24%     18.74% |      201606      6.24%     24.99% |      201757      6.25%     31.23% |      201775      6.25%     37.48% |      201812      6.25%     43.73% |      201898      6.25%     49.98% |      201824      6.25%     56.23% |      201830      6.25%     62.48% |      201827      6.25%     68.73% |      201932      6.25%     74.98% |      201968      6.25%     81.23% |      201993      6.25%     87.49% |      202034      6.26%     93.74% |      202026      6.26%    100.00%
system.ruby.L2Cache_Controller.MI.Writeback_Ack::total      3229623                      
system.ruby.L2Cache_Controller.MM.Exclusive_Unblock |      922373      6.25%      6.25% |      921644      6.24%     12.49% |      923747      6.26%     18.75% |      920320      6.24%     24.99% |      920144      6.23%     31.22% |      919438      6.23%     37.45% |      920120      6.23%     43.69% |      919522      6.23%     49.92% |      920321      6.24%     56.15% |      923726      6.26%     62.41% |      923709      6.26%     68.67% |      925045      6.27%     74.94% |      924687      6.27%     81.20% |      924968      6.27%     87.47% |      924683      6.27%     93.74% |      924273      6.26%    100.00%
system.ruby.L2Cache_Controller.MM.Exclusive_Unblock::total     14758720                      
system.ruby.L2Cache_Controller.NP.L1_GETS |      256123      6.25%      6.25% |      256055      6.25%     12.50% |      256006      6.25%     18.75% |      256005      6.25%     25.00% |      256132      6.25%     31.25% |      256034      6.25%     37.50% |      256036      6.25%     43.75% |      256089      6.25%     50.00% |      256012      6.25%     56.25% |      256022      6.25%     62.50% |      256073      6.25%     68.75% |      256028      6.25%     75.00% |      256048      6.25%     81.25% |      256074      6.25%     87.50% |      256060      6.25%     93.75% |      256172      6.25%    100.00%
system.ruby.L2Cache_Controller.NP.L1_GETS::total      4096969                      
system.ruby.L2Cache_Controller.NP.L1_GETX |      194803      6.26%      6.26% |      194421      6.25%     12.51% |      194354      6.24%     18.75% |      194313      6.24%     24.99% |      194389      6.25%     31.24% |      194401      6.25%     37.48% |      194435      6.25%     43.73% |      194424      6.25%     49.98% |      194487      6.25%     56.23% |      194440      6.25%     62.47% |      194496      6.25%     68.72% |      194588      6.25%     74.97% |      194642      6.25%     81.23% |      194692      6.26%     87.48% |      194785      6.26%     93.74% |      194770      6.26%    100.00%
system.ruby.L2Cache_Controller.NP.L1_GETX::total      3112440                      
system.ruby.L2Cache_Controller.OLSX.L1_PUTS |          12     23.53%     23.53% |          12     23.53%     47.06% |           4      7.84%     54.90% |           3      5.88%     60.78% |           0      0.00%     60.78% |          11     21.57%     82.35% |           0      0.00%     82.35% |           0      0.00%     82.35% |           8     15.69%     98.04% |           0      0.00%     98.04% |           0      0.00%     98.04% |           0      0.00%     98.04% |           0      0.00%     98.04% |           0      0.00%     98.04% |           0      0.00%     98.04% |           1      1.96%    100.00%
system.ruby.L2Cache_Controller.OLSX.L1_PUTS::total           51                      
system.ruby.L2Cache_Controller.OLSX.L1_PUTS_only |           2     11.76%     11.76% |           1      5.88%     17.65% |           1      5.88%     23.53% |           2     11.76%     35.29% |           1      5.88%     41.18% |           1      5.88%     47.06% |           1      5.88%     52.94% |           1      5.88%     58.82% |           3     17.65%     76.47% |           0      0.00%     76.47% |           1      5.88%     82.35% |           1      5.88%     88.24% |           0      0.00%     88.24% |           1      5.88%     94.12% |           0      0.00%     94.12% |           1      5.88%    100.00%
system.ruby.L2Cache_Controller.OLSX.L1_PUTS_only::total           17                      
system.ruby.L2Cache_Controller.OLSXW.L1_PUTS |           2    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L2Cache_Controller.OLSXW.L1_PUTS::total            2                      
system.ruby.L2Cache_Controller.OLSXW.Unblock |          12     23.53%     23.53% |          12     23.53%     47.06% |           4      7.84%     54.90% |           3      5.88%     60.78% |           0      0.00%     60.78% |          11     21.57%     82.35% |           0      0.00%     82.35% |           0      0.00%     82.35% |           8     15.69%     98.04% |           0      0.00%     98.04% |           0      0.00%     98.04% |           0      0.00%     98.04% |           0      0.00%     98.04% |           0      0.00%     98.04% |           0      0.00%     98.04% |           1      1.96%    100.00%
system.ruby.L2Cache_Controller.OLSXW.Unblock::total           51                      
system.ruby.L2Cache_Controller.OO.Exclusive_Unblock |     1001468      6.33%      6.33% |      991675      6.26%     12.59% |      995182      6.29%     18.87% |      987012      6.23%     25.11% |      990045      6.25%     31.36% |      990999      6.26%     37.62% |      986208      6.23%     43.85% |      987341      6.24%     50.09% |      988596      6.24%     56.33% |      984319      6.22%     62.55% |      988061      6.24%     68.79% |      996053      6.29%     75.08% |      982272      6.20%     81.28% |      987794      6.24%     87.52% |      993766      6.28%     93.80% |      981583      6.20%    100.00%
system.ruby.L2Cache_Controller.OO.Exclusive_Unblock::total     15832374                      
system.ruby.L2Cache_Controller.OO.L1_GETS |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           1    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L2Cache_Controller.OO.L1_GETS::total            1                      
system.ruby.L2Cache_Controller.OXW.Unblock |           2     11.76%     11.76% |           1      5.88%     17.65% |           1      5.88%     23.53% |           2     11.76%     35.29% |           1      5.88%     41.18% |           1      5.88%     47.06% |           1      5.88%     52.94% |           1      5.88%     58.82% |           3     17.65%     76.47% |           0      0.00%     76.47% |           1      5.88%     82.35% |           1      5.88%     88.24% |           0      0.00%     88.24% |           1      5.88%     94.12% |           0      0.00%     94.12% |           1      5.88%    100.00%
system.ruby.L2Cache_Controller.OXW.Unblock::total           17                      
system.ruby.L2Cache_Controller.S.L1_GETS |      572066      8.71%      8.71% |      351396      5.35%     14.06% |      464478      7.07%     21.13% |      426278      6.49%     27.62% |      332883      5.07%     32.69% |      429515      6.54%     39.23% |      375252      5.71%     44.94% |      341846      5.20%     50.15% |      311411      4.74%     54.89% |      447350      6.81%     61.70% |      428612      6.53%     68.23% |      403876      6.15%     74.37% |      364988      5.56%     79.93% |      455611      6.94%     86.87% |      404720      6.16%     93.03% |      457788      6.97%    100.00%
system.ruby.L2Cache_Controller.S.L1_GETS::total      6568070                      
system.ruby.L2Cache_Controller.S.L1_GETX |        1245      6.22%      6.22% |        1235      6.17%     12.39% |        1257      6.28%     18.67% |        1245      6.22%     24.88% |        1255      6.27%     31.15% |        1238      6.18%     37.34% |        1265      6.32%     43.65% |        1267      6.33%     49.98% |        1256      6.27%     56.26% |        1260      6.29%     62.55% |        1254      6.26%     68.81% |        1286      6.42%     75.24% |        1249      6.24%     81.47% |        1251      6.25%     87.72% |        1248      6.23%     93.96% |        1210      6.04%    100.00%
system.ruby.L2Cache_Controller.S.L1_GETX::total        20021                      
system.ruby.L2Cache_Controller.S.L2_Replacement |      248850      6.25%      6.25% |      248853      6.25%     12.50% |      248747      6.25%     18.75% |      248724      6.25%     25.00% |      248771      6.25%     31.25% |      248676      6.25%     37.50% |      248682      6.25%     43.75% |      248642      6.25%     50.00% |      248702      6.25%     56.25% |      248638      6.25%     62.49% |      248753      6.25%     68.74% |      248711      6.25%     74.99% |      248732      6.25%     81.24% |      248804      6.25%     87.49% |      248839      6.25%     93.75% |      248938      6.25%    100.00%
system.ruby.L2Cache_Controller.S.L2_Replacement::total      3980062                      
system.ruby.L2Cache_Controller.SLS.L1_GETS |       76607      2.21%      2.21% |      287426      8.28%     10.48% |      190837      5.50%     15.98% |      211513      6.09%     22.07% |      304129      8.76%     30.83% |      198704      5.72%     36.55% |      250309      7.21%     43.76% |      280122      8.07%     51.83% |      310364      8.94%     60.77% |      172419      4.97%     65.73% |      187328      5.39%     71.13% |      216846      6.24%     77.37% |      247958      7.14%     84.51% |      160882      4.63%     89.15% |      214749      6.18%     95.33% |      162157      4.67%    100.00%
system.ruby.L2Cache_Controller.SLS.L1_GETS::total      3472350                      
system.ruby.L2Cache_Controller.SLS.L1_GETX |         749      6.43%      6.43% |         721      6.19%     12.62% |         728      6.25%     18.87% |         741      6.36%     25.23% |         711      6.10%     31.33% |         734      6.30%     37.63% |         741      6.36%     43.99% |         725      6.22%     50.21% |         725      6.22%     56.44% |         741      6.36%     62.80% |         734      6.30%     69.10% |         702      6.03%     75.12% |         726      6.23%     81.36% |         730      6.27%     87.62% |         718      6.16%     93.79% |         724      6.21%    100.00%
system.ruby.L2Cache_Controller.SLS.L1_GETX::total        11650                      
system.ruby.L2Cache_Controller.SLS.L1_PUTS |       76700      2.21%      2.21% |      287548      8.28%     10.48% |      190961      5.50%     15.98% |      211625      6.09%     22.07% |      304232      8.76%     30.83% |      198835      5.72%     36.55% |      250476      7.21%     43.76% |      280239      8.07%     51.83% |      310488      8.94%     60.76% |      172575      4.97%     65.73% |      187456      5.40%     71.13% |      216950      6.24%     77.37% |      248065      7.14%     84.51% |      160971      4.63%     89.14% |      214849      6.18%     95.33% |      162285      4.67%    100.00%
system.ruby.L2Cache_Controller.SLS.L1_PUTS::total      3474255                      
system.ruby.L2Cache_Controller.SLS.L1_PUTS_only |      571415      8.71%      8.71% |      350775      5.35%     14.06% |      463842      7.07%     21.14% |      425628      6.49%     27.63% |      332248      5.07%     32.69% |      428881      6.54%     39.23% |      374608      5.71%     44.94% |      341213      5.20%     50.15% |      310785      4.74%     54.89% |      446701      6.81%     61.70% |      427983      6.53%     68.22% |      403278      6.15%     74.37% |      364363      5.56%     79.93% |      454987      6.94%     86.87% |      404106      6.16%     93.03% |      457164      6.97%    100.00%
system.ruby.L2Cache_Controller.SLS.L1_PUTS_only::total      6557977                      
system.ruby.L2Cache_Controller.SLS.L2_Replacement |         263      6.44%      6.44% |         268      6.57%     13.01% |         267      6.54%     19.55% |         262      6.42%     25.97% |         281      6.88%     32.85% |         260      6.37%     39.22% |         238      5.83%     45.05% |         250      6.12%     51.18% |         268      6.57%     57.74% |         275      6.74%     64.48% |         254      6.22%     70.70% |         246      6.03%     76.73% |         241      5.90%     82.63% |         248      6.08%     88.71% |         237      5.81%     94.51% |         224      5.49%    100.00%
system.ruby.L2Cache_Controller.SLS.L2_Replacement::total         4082                      
system.ruby.L2Cache_Controller.SLSS.L1_GETS |         107     69.93%     69.93% |           0      0.00%     69.93% |           0      0.00%     69.93% |           0      0.00%     69.93% |           0      0.00%     69.93% |          36     23.53%     93.46% |           4      2.61%     96.08% |           5      3.27%     99.35% |           0      0.00%     99.35% |           1      0.65%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L2Cache_Controller.SLSS.L1_GETS::total          153                      
system.ruby.L2Cache_Controller.SLSS.Unblock |       76607      2.21%      2.21% |      287426      8.28%     10.48% |      190837      5.50%     15.98% |      211513      6.09%     22.07% |      304129      8.76%     30.83% |      198704      5.72%     36.55% |      250309      7.21%     43.76% |      280122      8.07%     51.83% |      310364      8.94%     60.77% |      172419      4.97%     65.73% |      187328      5.39%     71.13% |      216846      6.24%     77.37% |      247958      7.14%     84.51% |      160882      4.63%     89.15% |      214749      6.18%     95.33% |      162157      4.67%    100.00%
system.ruby.L2Cache_Controller.SLSS.Unblock::total      3472350                      
system.ruby.L2Cache_Controller.SLSW.L1_GETS |           0      0.00%      0.00% |           1      1.92%      1.92% |           2      3.85%      5.77% |           3      5.77%     11.54% |           1      1.92%     13.46% |           3      5.77%     19.23% |           1      1.92%     21.15% |          10     19.23%     40.38% |           5      9.62%     50.00% |           3      5.77%     55.77% |           4      7.69%     63.46% |           4      7.69%     71.15% |           2      3.85%     75.00% |           3      5.77%     80.77% |          10     19.23%    100.00% |           0      0.00%    100.00%
system.ruby.L2Cache_Controller.SLSW.L1_GETS::total           52                      
system.ruby.L2Cache_Controller.SLSW.L1_PUTS |          14     63.64%     63.64% |           0      0.00%     63.64% |           0      0.00%     63.64% |           2      9.09%     72.73% |           0      0.00%     72.73% |           0      0.00%     72.73% |           1      4.55%     77.27% |           0      0.00%     77.27% |           1      4.55%     81.82% |           2      9.09%     90.91% |           0      0.00%     90.91% |           0      0.00%     90.91% |           2      9.09%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L2Cache_Controller.SLSW.L1_PUTS::total           22                      
system.ruby.L2Cache_Controller.SLSW.Unblock |       76700      2.21%      2.21% |      287548      8.28%     10.48% |      190961      5.50%     15.98% |      211625      6.09%     22.07% |      304232      8.76%     30.83% |      198835      5.72%     36.55% |      250476      7.21%     43.76% |      280239      8.07%     51.83% |      310488      8.94%     60.76% |      172575      4.97%     65.73% |      187456      5.40%     71.13% |      216950      6.24%     77.37% |      248065      7.14%     84.51% |      160971      4.63%     89.14% |      214849      6.18%     95.33% |      162285      4.67%    100.00%
system.ruby.L2Cache_Controller.SLSW.Unblock::total      3474255                      
system.ruby.L2Cache_Controller.SS.L1_GETS |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           1     50.00%     50.00% |           0      0.00%     50.00% |           1     50.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L2Cache_Controller.SS.L1_GETS::total            2                      
system.ruby.L2Cache_Controller.SS.Unblock |      572066      8.71%      8.71% |      351396      5.35%     14.06% |      464478      7.07%     21.13% |      426278      6.49%     27.62% |      332883      5.07%     32.69% |      429515      6.54%     39.23% |      375252      5.71%     44.94% |      341846      5.20%     50.15% |      311411      4.74%     54.89% |      447350      6.81%     61.70% |      428612      6.53%     68.23% |      403876      6.15%     74.37% |      364988      5.56%     79.93% |      455611      6.94%     86.87% |      404720      6.16%     93.03% |      457788      6.97%    100.00%
system.ruby.L2Cache_Controller.SS.Unblock::total      6568070                      
system.ruby.L2Cache_Controller.SW.L1_GETS |           2      1.28%      1.28% |           1      0.64%      1.92% |           7      4.49%      6.41% |           7      4.49%     10.90% |           1      0.64%     11.54% |           4      2.56%     14.10% |           6      3.85%     17.95% |          13      8.33%     26.28% |           5      3.21%     29.49% |          11      7.05%     36.54% |          28     17.95%     54.49% |          15      9.62%     64.10% |           9      5.77%     69.87% |          24     15.38%     85.26% |          20     12.82%     98.08% |           3      1.92%    100.00%
system.ruby.L2Cache_Controller.SW.L1_GETS::total          156                      
system.ruby.L2Cache_Controller.SW.Unblock |      571415      8.71%      8.71% |      350775      5.35%     14.06% |      463842      7.07%     21.14% |      425628      6.49%     27.63% |      332248      5.07%     32.69% |      428881      6.54%     39.23% |      374608      5.71%     44.94% |      341213      5.20%     50.15% |      310785      4.74%     54.89% |      446701      6.81%     61.70% |      427983      6.53%     68.22% |      403278      6.15%     74.37% |      364363      5.56%     79.93% |      454987      6.94%     86.87% |      404106      6.16%     93.03% |      457164      6.97%    100.00%
system.ruby.L2Cache_Controller.SW.Unblock::total      6557977                      
system.ruby.L2Cache_Controller.Unblock   |     1554011      6.42%      6.42% |     1534300      6.34%     12.77% |     1567261      6.48%     19.25% |     1532180      6.33%     25.58% |     1530740      6.33%     31.91% |     1513247      6.26%     38.17% |     1507799      6.23%     44.40% |     1500587      6.20%     50.61% |     1500172      6.20%     56.81% |     1496098      6.19%     62.99% |     1488472      6.15%     69.15% |     1498022      6.19%     75.34% |     1482428      6.13%     81.47% |     1489537      6.16%     87.63% |     1495616      6.18%     93.81% |     1496649      6.19%    100.00%
system.ruby.L2Cache_Controller.Unblock::total     24187119                      
system.ruby.L2Cache_Controller.Writeback_Ack |      202086      6.26%      6.26% |      201636      6.24%     12.50% |      201619      6.24%     18.74% |      201606      6.24%     24.99% |      201757      6.25%     31.23% |      201775      6.25%     37.48% |      201812      6.25%     43.73% |      201898      6.25%     49.98% |      201824      6.25%     56.23% |      201830      6.25%     62.48% |      201827      6.25%     68.73% |      201932      6.25%     74.98% |      201968      6.25%     81.23% |      201993      6.25%     87.49% |      202034      6.26%     93.74% |      202026      6.26%    100.00%
system.ruby.L2Cache_Controller.Writeback_Ack::total      3229623                      
system.ruby.LD.hit_latency_hist_seqr::bucket_size            1                      
system.ruby.LD.hit_latency_hist_seqr::max_bucket            9                      
system.ruby.LD.hit_latency_hist_seqr::samples    218929892                      
system.ruby.LD.hit_latency_hist_seqr::mean     1.000535                      
system.ruby.LD.hit_latency_hist_seqr::gmean     1.000371                      
system.ruby.LD.hit_latency_hist_seqr::stdev     0.023130                      
system.ruby.LD.hit_latency_hist_seqr     |           0      0.00%      0.00% |   218812733     99.95%     99.95% |      117150      0.05%    100.00% |           9      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.LD.hit_latency_hist_seqr::total    218929892                      
system.ruby.LD.latency_hist_seqr::bucket_size          512                      
system.ruby.LD.latency_hist_seqr::max_bucket         5119                      
system.ruby.LD.latency_hist_seqr::samples    248914244                      
system.ruby.LD.latency_hist_seqr::mean      15.159210                      
system.ruby.LD.latency_hist_seqr::gmean      1.653881                      
system.ruby.LD.latency_hist_seqr::stdev    107.026595                      
system.ruby.LD.latency_hist_seqr         |   248036197     99.65%     99.65% |       90029      0.04%     99.68% |       20062      0.01%     99.69% |      767807      0.31%    100.00% |         148      0.00%    100.00% |           1      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.LD.latency_hist_seqr::total     248914244                      
system.ruby.LD.miss_latency_hist_seqr::bucket_size          512                      
system.ruby.LD.miss_latency_hist_seqr::max_bucket         5119                      
system.ruby.LD.miss_latency_hist_seqr::samples     29984352                      
system.ruby.LD.miss_latency_hist_seqr::mean   118.538373                      
system.ruby.LD.miss_latency_hist_seqr::gmean    64.972791                      
system.ruby.LD.miss_latency_hist_seqr::stdev   287.992769                      
system.ruby.LD.miss_latency_hist_seqr    |    29106305     97.07%     97.07% |       90029      0.30%     97.37% |       20062      0.07%     97.44% |      767807      2.56%    100.00% |         148      0.00%    100.00% |           1      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.LD.miss_latency_hist_seqr::total     29984352                      
system.ruby.Locked_RMW_Read.hit_latency_hist_seqr::bucket_size            1                      
system.ruby.Locked_RMW_Read.hit_latency_hist_seqr::max_bucket            9                      
system.ruby.Locked_RMW_Read.hit_latency_hist_seqr::samples        53518                      
system.ruby.Locked_RMW_Read.hit_latency_hist_seqr::mean            1                      
system.ruby.Locked_RMW_Read.hit_latency_hist_seqr::gmean            1                      
system.ruby.Locked_RMW_Read.hit_latency_hist_seqr |           0      0.00%      0.00% |       53518    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.Locked_RMW_Read.hit_latency_hist_seqr::total        53518                      
system.ruby.Locked_RMW_Read.latency_hist_seqr::bucket_size          256                      
system.ruby.Locked_RMW_Read.latency_hist_seqr::max_bucket         2559                      
system.ruby.Locked_RMW_Read.latency_hist_seqr::samples        61952                      
system.ruby.Locked_RMW_Read.latency_hist_seqr::mean    88.255020                      
system.ruby.Locked_RMW_Read.latency_hist_seqr::gmean     2.395762                      
system.ruby.Locked_RMW_Read.latency_hist_seqr::stdev   225.231127                      
system.ruby.Locked_RMW_Read.latency_hist_seqr |       53784     86.82%     86.82% |         466      0.75%     87.57% |        7015     11.32%     98.89% |         681      1.10%     99.99% |           5      0.01%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           1      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.Locked_RMW_Read.latency_hist_seqr::total        61952                      
system.ruby.Locked_RMW_Read.miss_latency_hist_seqr::bucket_size          256                      
system.ruby.Locked_RMW_Read.miss_latency_hist_seqr::max_bucket         2559                      
system.ruby.Locked_RMW_Read.miss_latency_hist_seqr::samples         8434                      
system.ruby.Locked_RMW_Read.miss_latency_hist_seqr::mean   641.932298                      
system.ruby.Locked_RMW_Read.miss_latency_hist_seqr::gmean   612.641484                      
system.ruby.Locked_RMW_Read.miss_latency_hist_seqr::stdev   133.255669                      
system.ruby.Locked_RMW_Read.miss_latency_hist_seqr |         266      3.15%      3.15% |         466      5.53%      8.68% |        7015     83.18%     91.85% |         681      8.07%     99.93% |           5      0.06%     99.99% |           0      0.00%     99.99% |           0      0.00%     99.99% |           1      0.01%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.Locked_RMW_Read.miss_latency_hist_seqr::total         8434                      
system.ruby.Locked_RMW_Write.hit_latency_hist_seqr::bucket_size            1                      
system.ruby.Locked_RMW_Write.hit_latency_hist_seqr::max_bucket            9                      
system.ruby.Locked_RMW_Write.hit_latency_hist_seqr::samples        61952                      
system.ruby.Locked_RMW_Write.hit_latency_hist_seqr::mean            1                      
system.ruby.Locked_RMW_Write.hit_latency_hist_seqr::gmean            1                      
system.ruby.Locked_RMW_Write.hit_latency_hist_seqr |           0      0.00%      0.00% |       61952    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.Locked_RMW_Write.hit_latency_hist_seqr::total        61952                      
system.ruby.Locked_RMW_Write.latency_hist_seqr::bucket_size            1                      
system.ruby.Locked_RMW_Write.latency_hist_seqr::max_bucket            9                      
system.ruby.Locked_RMW_Write.latency_hist_seqr::samples        61952                      
system.ruby.Locked_RMW_Write.latency_hist_seqr::mean            1                      
system.ruby.Locked_RMW_Write.latency_hist_seqr::gmean            1                      
system.ruby.Locked_RMW_Write.latency_hist_seqr |           0      0.00%      0.00% |       61952    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.Locked_RMW_Write.latency_hist_seqr::total        61952                      
system.ruby.RMW_Read.hit_latency_hist_seqr::bucket_size            1                      
system.ruby.RMW_Read.hit_latency_hist_seqr::max_bucket            9                      
system.ruby.RMW_Read.hit_latency_hist_seqr::samples         6254                      
system.ruby.RMW_Read.hit_latency_hist_seqr::mean     1.001919                      
system.ruby.RMW_Read.hit_latency_hist_seqr::gmean     1.001331                      
system.ruby.RMW_Read.hit_latency_hist_seqr::stdev     0.043765                      
system.ruby.RMW_Read.hit_latency_hist_seqr |           0      0.00%      0.00% |        6242     99.81%     99.81% |          12      0.19%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.RMW_Read.hit_latency_hist_seqr::total         6254                      
system.ruby.RMW_Read.latency_hist_seqr::bucket_size          256                      
system.ruby.RMW_Read.latency_hist_seqr::max_bucket         2559                      
system.ruby.RMW_Read.latency_hist_seqr::samples         8287                      
system.ruby.RMW_Read.latency_hist_seqr::mean    39.040183                      
system.ruby.RMW_Read.latency_hist_seqr::gmean     2.908539                      
system.ruby.RMW_Read.latency_hist_seqr::stdev   190.223851                      
system.ruby.RMW_Read.latency_hist_seqr   |        8177     98.67%     98.67% |          18      0.22%     98.89% |           2      0.02%     98.91% |           2      0.02%     98.94% |           2      0.02%     98.96% |           1      0.01%     98.97% |           0      0.00%     98.97% |          85      1.03%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.RMW_Read.latency_hist_seqr::total         8287                      
system.ruby.RMW_Read.miss_latency_hist_seqr::bucket_size          256                      
system.ruby.RMW_Read.miss_latency_hist_seqr::max_bucket         2559                      
system.ruby.RMW_Read.miss_latency_hist_seqr::samples         2033                      
system.ruby.RMW_Read.miss_latency_hist_seqr::mean   156.055091                      
system.ruby.RMW_Read.miss_latency_hist_seqr::gmean    77.316854                      
system.ruby.RMW_Read.miss_latency_hist_seqr::stdev   359.724330                      
system.ruby.RMW_Read.miss_latency_hist_seqr |        1923     94.59%     94.59% |          18      0.89%     95.47% |           2      0.10%     95.57% |           2      0.10%     95.67% |           2      0.10%     95.77% |           1      0.05%     95.82% |           0      0.00%     95.82% |          85      4.18%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.RMW_Read.miss_latency_hist_seqr::total         2033                      
system.ruby.ST.hit_latency_hist_seqr::bucket_size            1                      
system.ruby.ST.hit_latency_hist_seqr::max_bucket            9                      
system.ruby.ST.hit_latency_hist_seqr::samples    142590991                      
system.ruby.ST.hit_latency_hist_seqr::mean     1.000086                      
system.ruby.ST.hit_latency_hist_seqr::gmean     1.000060                      
system.ruby.ST.hit_latency_hist_seqr::stdev     0.009284                      
system.ruby.ST.hit_latency_hist_seqr     |           0      0.00%      0.00% |   142578735     99.99%     99.99% |       12244      0.01%    100.00% |          12      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.ST.hit_latency_hist_seqr::total    142590991                      
system.ruby.ST.latency_hist_seqr::bucket_size          512                      
system.ruby.ST.latency_hist_seqr::max_bucket         5119                      
system.ruby.ST.latency_hist_seqr::samples    160519819                      
system.ruby.ST.latency_hist_seqr::mean      14.563425                      
system.ruby.ST.latency_hist_seqr::gmean      1.606179                      
system.ruby.ST.latency_hist_seqr::stdev    101.356812                      
system.ruby.ST.latency_hist_seqr         |   160019845     99.69%     99.69% |       55283      0.03%     99.72% |        8561      0.01%     99.73% |      436069      0.27%    100.00% |          58      0.00%    100.00% |           2      0.00%    100.00% |           0      0.00%    100.00% |           1      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.ST.latency_hist_seqr::total     160519819                      
system.ruby.ST.miss_latency_hist_seqr::bucket_size          512                      
system.ruby.ST.miss_latency_hist_seqr::max_bucket         5119                      
system.ruby.ST.miss_latency_hist_seqr::samples     17928828                      
system.ruby.ST.miss_latency_hist_seqr::mean   122.434948                      
system.ruby.ST.miss_latency_hist_seqr::gmean    69.550691                      
system.ruby.ST.miss_latency_hist_seqr::stdev   280.852915                      
system.ruby.ST.miss_latency_hist_seqr    |    17428854     97.21%     97.21% |       55283      0.31%     97.52% |        8561      0.05%     97.57% |      436069      2.43%    100.00% |          58      0.00%    100.00% |           2      0.00%    100.00% |           0      0.00%    100.00% |           1      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.ST.miss_latency_hist_seqr::total     17928828                      
system.ruby.clk_domain.clock                      333                       # Clock period in ticks
system.ruby.dir_cntrl0.pwrStateResidencyTicks::UNDEFINED 2842138133883                       # Cumulative time (in ticks) in various power states
system.ruby.dir_cntrl0.requestToDir.avg_buf_msgs     0.000187                       # Average number of messages in buffer
system.ruby.dir_cntrl0.requestToDir.avg_stall_time  5680.035602                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl0.responseFromDir.avg_buf_msgs     0.000363                       # Average number of messages in buffer
system.ruby.dir_cntrl0.responseFromDir.avg_stall_time   769.264260                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl0.responseFromMemory.avg_buf_msgs     0.000239                       # Average number of messages in buffer
system.ruby.dir_cntrl0.responseFromMemory.avg_stall_time          333                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl0.responseToDir.avg_buf_msgs     0.000099                       # Average number of messages in buffer
system.ruby.dir_cntrl0.responseToDir.avg_stall_time  4003.793696                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl1.pwrStateResidencyTicks::UNDEFINED 2842138133883                       # Cumulative time (in ticks) in various power states
system.ruby.dir_cntrl1.requestToDir.avg_buf_msgs     0.000187                       # Average number of messages in buffer
system.ruby.dir_cntrl1.requestToDir.avg_stall_time  5320.183536                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl1.responseFromDir.avg_buf_msgs     0.000363                       # Average number of messages in buffer
system.ruby.dir_cntrl1.responseFromDir.avg_stall_time   764.912908                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl1.responseFromMemory.avg_buf_msgs     0.000238                       # Average number of messages in buffer
system.ruby.dir_cntrl1.responseFromMemory.avg_stall_time          333                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl1.responseToDir.avg_buf_msgs     0.000099                       # Average number of messages in buffer
system.ruby.dir_cntrl1.responseToDir.avg_stall_time  3666.683048                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl10.pwrStateResidencyTicks::UNDEFINED 2842138133883                       # Cumulative time (in ticks) in various power states
system.ruby.dir_cntrl10.requestToDir.avg_buf_msgs     0.000187                       # Average number of messages in buffer
system.ruby.dir_cntrl10.requestToDir.avg_stall_time  4994.377475                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl10.responseFromDir.avg_buf_msgs     0.000362                       # Average number of messages in buffer
system.ruby.dir_cntrl10.responseFromDir.avg_stall_time   764.851754                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl10.responseFromMemory.avg_buf_msgs     0.000238                       # Average number of messages in buffer
system.ruby.dir_cntrl10.responseFromMemory.avg_stall_time          333                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl10.responseToDir.avg_buf_msgs     0.000099                       # Average number of messages in buffer
system.ruby.dir_cntrl10.responseToDir.avg_stall_time  3336.703151                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl11.pwrStateResidencyTicks::UNDEFINED 2842138133883                       # Cumulative time (in ticks) in various power states
system.ruby.dir_cntrl11.requestToDir.avg_buf_msgs     0.000187                       # Average number of messages in buffer
system.ruby.dir_cntrl11.requestToDir.avg_stall_time  5326.653081                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl11.responseFromDir.avg_buf_msgs     0.000363                       # Average number of messages in buffer
system.ruby.dir_cntrl11.responseFromDir.avg_stall_time   764.885605                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl11.responseFromMemory.avg_buf_msgs     0.000239                       # Average number of messages in buffer
system.ruby.dir_cntrl11.responseFromMemory.avg_stall_time          333                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl11.responseToDir.avg_buf_msgs     0.000099                       # Average number of messages in buffer
system.ruby.dir_cntrl11.responseToDir.avg_stall_time  3669.289618                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl12.pwrStateResidencyTicks::UNDEFINED 2842138133883                       # Cumulative time (in ticks) in various power states
system.ruby.dir_cntrl12.requestToDir.avg_buf_msgs     0.000187                       # Average number of messages in buffer
system.ruby.dir_cntrl12.requestToDir.avg_stall_time  5689.532495                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl12.responseFromDir.avg_buf_msgs     0.000363                       # Average number of messages in buffer
system.ruby.dir_cntrl12.responseFromDir.avg_stall_time   774.656480                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl12.responseFromMemory.avg_buf_msgs     0.000238                       # Average number of messages in buffer
system.ruby.dir_cntrl12.responseFromMemory.avg_stall_time          333                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl12.responseToDir.avg_buf_msgs     0.000099                       # Average number of messages in buffer
system.ruby.dir_cntrl12.responseToDir.avg_stall_time  4003.159525                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl13.pwrStateResidencyTicks::UNDEFINED 2842138133883                       # Cumulative time (in ticks) in various power states
system.ruby.dir_cntrl13.requestToDir.avg_buf_msgs     0.000187                       # Average number of messages in buffer
system.ruby.dir_cntrl13.requestToDir.avg_stall_time  5349.849116                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl13.responseFromDir.avg_buf_msgs     0.000363                       # Average number of messages in buffer
system.ruby.dir_cntrl13.responseFromDir.avg_stall_time   772.271026                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl13.responseFromMemory.avg_buf_msgs     0.000238                       # Average number of messages in buffer
system.ruby.dir_cntrl13.responseFromMemory.avg_stall_time          333                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl13.responseToDir.avg_buf_msgs     0.000099                       # Average number of messages in buffer
system.ruby.dir_cntrl13.responseToDir.avg_stall_time  3668.324668                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl14.pwrStateResidencyTicks::UNDEFINED 2842138133883                       # Cumulative time (in ticks) in various power states
system.ruby.dir_cntrl14.requestToDir.avg_buf_msgs     0.000187                       # Average number of messages in buffer
system.ruby.dir_cntrl14.requestToDir.avg_stall_time  5368.088893                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl14.responseFromDir.avg_buf_msgs     0.000363                       # Average number of messages in buffer
system.ruby.dir_cntrl14.responseFromDir.avg_stall_time   776.579609                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl14.responseFromMemory.avg_buf_msgs     0.000239                       # Average number of messages in buffer
system.ruby.dir_cntrl14.responseFromMemory.avg_stall_time          333                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl14.responseToDir.avg_buf_msgs     0.000099                       # Average number of messages in buffer
system.ruby.dir_cntrl14.responseToDir.avg_stall_time  3670.712025                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl15.pwrStateResidencyTicks::UNDEFINED 2842138133883                       # Cumulative time (in ticks) in various power states
system.ruby.dir_cntrl15.requestToDir.avg_buf_msgs     0.000187                       # Average number of messages in buffer
system.ruby.dir_cntrl15.requestToDir.avg_stall_time  5698.978570                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl15.responseFromDir.avg_buf_msgs     0.000363                       # Average number of messages in buffer
system.ruby.dir_cntrl15.responseFromDir.avg_stall_time   775.358629                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl15.responseFromMemory.avg_buf_msgs     0.000238                       # Average number of messages in buffer
system.ruby.dir_cntrl15.responseFromMemory.avg_stall_time          333                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl15.responseToDir.avg_buf_msgs     0.000099                       # Average number of messages in buffer
system.ruby.dir_cntrl15.responseToDir.avg_stall_time  4006.728743                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl2.pwrStateResidencyTicks::UNDEFINED 2842138133883                       # Cumulative time (in ticks) in various power states
system.ruby.dir_cntrl2.requestToDir.avg_buf_msgs     0.000187                       # Average number of messages in buffer
system.ruby.dir_cntrl2.requestToDir.avg_stall_time  5331.354283                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl2.responseFromDir.avg_buf_msgs     0.000363                       # Average number of messages in buffer
system.ruby.dir_cntrl2.responseFromDir.avg_stall_time   766.552543                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl2.responseFromMemory.avg_buf_msgs     0.000239                       # Average number of messages in buffer
system.ruby.dir_cntrl2.responseFromMemory.avg_stall_time          333                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl2.responseToDir.avg_buf_msgs     0.000099                       # Average number of messages in buffer
system.ruby.dir_cntrl2.responseToDir.avg_stall_time  3670.590139                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl3.pwrStateResidencyTicks::UNDEFINED 2842138133883                       # Cumulative time (in ticks) in various power states
system.ruby.dir_cntrl3.requestToDir.avg_buf_msgs     0.000187                       # Average number of messages in buffer
system.ruby.dir_cntrl3.requestToDir.avg_stall_time  5657.640648                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl3.responseFromDir.avg_buf_msgs     0.000363                       # Average number of messages in buffer
system.ruby.dir_cntrl3.responseFromDir.avg_stall_time   764.571220                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl3.responseFromMemory.avg_buf_msgs     0.000238                       # Average number of messages in buffer
system.ruby.dir_cntrl3.responseFromMemory.avg_stall_time          333                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl3.responseToDir.avg_buf_msgs     0.000099                       # Average number of messages in buffer
system.ruby.dir_cntrl3.responseToDir.avg_stall_time  4003.250060                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl4.pwrStateResidencyTicks::UNDEFINED 2842138133883                       # Cumulative time (in ticks) in various power states
system.ruby.dir_cntrl4.requestToDir.avg_buf_msgs     0.000187                       # Average number of messages in buffer
system.ruby.dir_cntrl4.requestToDir.avg_stall_time  5365.532018                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl4.responseFromDir.avg_buf_msgs     0.000363                       # Average number of messages in buffer
system.ruby.dir_cntrl4.responseFromDir.avg_stall_time   774.974612                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl4.responseFromMemory.avg_buf_msgs     0.000239                       # Average number of messages in buffer
system.ruby.dir_cntrl4.responseFromMemory.avg_stall_time          333                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl4.responseToDir.avg_buf_msgs     0.000099                       # Average number of messages in buffer
system.ruby.dir_cntrl4.responseToDir.avg_stall_time  3672.250217                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl5.pwrStateResidencyTicks::UNDEFINED 2842138133883                       # Cumulative time (in ticks) in various power states
system.ruby.dir_cntrl5.requestToDir.avg_buf_msgs     0.000187                       # Average number of messages in buffer
system.ruby.dir_cntrl5.requestToDir.avg_stall_time  5029.278217                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl5.responseFromDir.avg_buf_msgs     0.000363                       # Average number of messages in buffer
system.ruby.dir_cntrl5.responseFromDir.avg_stall_time   774.013736                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl5.responseFromMemory.avg_buf_msgs     0.000239                       # Average number of messages in buffer
system.ruby.dir_cntrl5.responseFromMemory.avg_stall_time          333                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl5.responseToDir.avg_buf_msgs     0.000099                       # Average number of messages in buffer
system.ruby.dir_cntrl5.responseToDir.avg_stall_time  3335.606528                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl6.pwrStateResidencyTicks::UNDEFINED 2842138133883                       # Cumulative time (in ticks) in various power states
system.ruby.dir_cntrl6.requestToDir.avg_buf_msgs     0.000187                       # Average number of messages in buffer
system.ruby.dir_cntrl6.requestToDir.avg_stall_time  5033.374358                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl6.responseFromDir.avg_buf_msgs     0.000363                       # Average number of messages in buffer
system.ruby.dir_cntrl6.responseFromDir.avg_stall_time   774.925730                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl6.responseFromMemory.avg_buf_msgs     0.000238                       # Average number of messages in buffer
system.ruby.dir_cntrl6.responseFromMemory.avg_stall_time          333                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl6.responseToDir.avg_buf_msgs     0.000099                       # Average number of messages in buffer
system.ruby.dir_cntrl6.responseToDir.avg_stall_time  3336.831775                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl7.pwrStateResidencyTicks::UNDEFINED 2842138133883                       # Cumulative time (in ticks) in various power states
system.ruby.dir_cntrl7.requestToDir.avg_buf_msgs     0.000187                       # Average number of messages in buffer
system.ruby.dir_cntrl7.requestToDir.avg_stall_time  5365.520552                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl7.responseFromDir.avg_buf_msgs     0.000363                       # Average number of messages in buffer
system.ruby.dir_cntrl7.responseFromDir.avg_stall_time   773.647881                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl7.responseFromMemory.avg_buf_msgs     0.000238                       # Average number of messages in buffer
system.ruby.dir_cntrl7.responseFromMemory.avg_stall_time          333                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl7.responseToDir.avg_buf_msgs     0.000099                       # Average number of messages in buffer
system.ruby.dir_cntrl7.responseToDir.avg_stall_time  3672.382721                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl8.pwrStateResidencyTicks::UNDEFINED 2842138133883                       # Cumulative time (in ticks) in various power states
system.ruby.dir_cntrl8.requestToDir.avg_buf_msgs     0.000187                       # Average number of messages in buffer
system.ruby.dir_cntrl8.requestToDir.avg_stall_time  5332.451501                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl8.responseFromDir.avg_buf_msgs     0.000363                       # Average number of messages in buffer
system.ruby.dir_cntrl8.responseFromDir.avg_stall_time   765.607070                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl8.responseFromMemory.avg_buf_msgs     0.000238                       # Average number of messages in buffer
system.ruby.dir_cntrl8.responseFromMemory.avg_stall_time          333                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl8.responseToDir.avg_buf_msgs     0.000099                       # Average number of messages in buffer
system.ruby.dir_cntrl8.responseToDir.avg_stall_time  3672.080422                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl9.pwrStateResidencyTicks::UNDEFINED 2842138133883                       # Cumulative time (in ticks) in various power states
system.ruby.dir_cntrl9.requestToDir.avg_buf_msgs     0.000187                       # Average number of messages in buffer
system.ruby.dir_cntrl9.requestToDir.avg_stall_time  4989.007018                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl9.responseFromDir.avg_buf_msgs     0.000363                       # Average number of messages in buffer
system.ruby.dir_cntrl9.responseFromDir.avg_stall_time   764.455583                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl9.responseFromMemory.avg_buf_msgs     0.000239                       # Average number of messages in buffer
system.ruby.dir_cntrl9.responseFromMemory.avg_stall_time          333                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl9.responseToDir.avg_buf_msgs     0.000099                       # Average number of messages in buffer
system.ruby.dir_cntrl9.responseToDir.avg_stall_time  3336.802657                       # Average number of cycles messages are stalled in this MB
system.ruby.hit_latency_hist_seqr::bucket_size            1                      
system.ruby.hit_latency_hist_seqr::max_bucket            9                      
system.ruby.hit_latency_hist_seqr::samples    504029646                      
system.ruby.hit_latency_hist_seqr::mean      1.000257                      
system.ruby.hit_latency_hist_seqr::gmean     1.000178                      
system.ruby.hit_latency_hist_seqr::stdev     0.016027                      
system.ruby.hit_latency_hist_seqr        |           0      0.00%      0.00% |   503900202     99.97%     99.97% |      129423      0.03%    100.00% |          21      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.hit_latency_hist_seqr::total    504029646                      
system.ruby.l1_cntrl0.L1Dcache.demand_accesses    387621056                       # Number of cache demand accesses
system.ruby.l1_cntrl0.L1Dcache.demand_hits    340706343                       # Number of cache demand hits
system.ruby.l1_cntrl0.L1Dcache.demand_misses     46914713                       # Number of cache demand misses
system.ruby.l1_cntrl0.L1Icache.demand_accesses    116209051                       # Number of cache demand accesses
system.ruby.l1_cntrl0.L1Icache.demand_hits    116207438                       # Number of cache demand hits
system.ruby.l1_cntrl0.L1Icache.demand_misses         1613                       # Number of cache demand misses
system.ruby.l1_cntrl0.fully_busy_cycles       1816798                       # cycles for which number of transistions == max transitions
system.ruby.l1_cntrl0.mandatoryQueue.avg_buf_msgs     0.109798                       # Average number of messages in buffer
system.ruby.l1_cntrl0.mandatoryQueue.avg_stall_time   333.572848                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl0.pwrStateResidencyTicks::UNDEFINED 2842138133883                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl0.requestFromL1Cache.avg_buf_msgs     0.039326                       # Average number of messages in buffer
system.ruby.l1_cntrl0.requestFromL1Cache.avg_stall_time   438.429496                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl0.requestToL1Cache.avg_buf_msgs     0.000000                       # Average number of messages in buffer
system.ruby.l1_cntrl0.requestToL1Cache.avg_stall_time  3657.756869                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl0.responseFromL1Cache.avg_buf_msgs     0.012492                       # Average number of messages in buffer
system.ruby.l1_cntrl0.responseFromL1Cache.avg_stall_time   334.797419                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl0.responseToL1Cache.avg_buf_msgs     0.020427                       # Average number of messages in buffer
system.ruby.l1_cntrl0.responseToL1Cache.avg_stall_time  8745.617329                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl0.sequencer.load_waiting_on_load     90202157                       # Number of times a load aliased with a pending load
system.ruby.l1_cntrl0.sequencer.load_waiting_on_store        49739                       # Number of times a load aliased with a pending store
system.ruby.l1_cntrl0.sequencer.pwrStateResidencyTicks::UNDEFINED 2842138133883                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl0.sequencer.store_waiting_on_load        21527                       # Number of times a store aliased with a pending load
system.ruby.l1_cntrl0.sequencer.store_waiting_on_store          252                       # Number of times a store aliased with a pending store
system.ruby.l1_cntrl0.triggerQueue.avg_buf_msgs     0.003905                       # Average number of messages in buffer
system.ruby.l1_cntrl0.triggerQueue.avg_stall_time          333                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl1.L1Dcache.demand_accesses      1477864                       # Number of cache demand accesses
system.ruby.l1_cntrl1.L1Dcache.demand_hits      1410586                       # Number of cache demand hits
system.ruby.l1_cntrl1.L1Dcache.demand_misses        67278                       # Number of cache demand misses
system.ruby.l1_cntrl1.L1Icache.demand_accesses      1731114                       # Number of cache demand accesses
system.ruby.l1_cntrl1.L1Icache.demand_hits      1731018                       # Number of cache demand hits
system.ruby.l1_cntrl1.L1Icache.demand_misses           96                       # Number of cache demand misses
system.ruby.l1_cntrl1.fully_busy_cycles             6                       # cycles for which number of transistions == max transitions
system.ruby.l1_cntrl1.mandatoryQueue.avg_buf_msgs     0.000699                       # Average number of messages in buffer
system.ruby.l1_cntrl1.mandatoryQueue.avg_stall_time   315.108842                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl1.pwrStateResidencyTicks::UNDEFINED 2842138133883                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl1.requestFromL1Cache.avg_buf_msgs     0.000058                       # Average number of messages in buffer
system.ruby.l1_cntrl1.requestFromL1Cache.avg_stall_time   315.213531                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl1.requestToL1Cache.avg_buf_msgs    13.183339                       # Average number of messages in buffer
system.ruby.l1_cntrl1.requestToL1Cache.avg_stall_time  3496.919206                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl1.responseFromL1Cache.avg_buf_msgs     0.000016                       # Average number of messages in buffer
system.ruby.l1_cntrl1.responseFromL1Cache.avg_stall_time   315.108854                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl1.responseToL1Cache.avg_buf_msgs     0.000029                       # Average number of messages in buffer
system.ruby.l1_cntrl1.responseToL1Cache.avg_stall_time  5346.504529                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl1.sequencer.load_waiting_on_load      1050801                       # Number of times a load aliased with a pending load
system.ruby.l1_cntrl1.sequencer.pwrStateResidencyTicks::UNDEFINED 2842138133883                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl1.triggerQueue.avg_buf_msgs     0.000000                       # Average number of messages in buffer
system.ruby.l1_cntrl1.triggerQueue.avg_stall_time   315.108791                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl10.L1Dcache.demand_accesses      1464241                       # Number of cache demand accesses
system.ruby.l1_cntrl10.L1Dcache.demand_hits      1396966                       # Number of cache demand hits
system.ruby.l1_cntrl10.L1Dcache.demand_misses        67275                       # Number of cache demand misses
system.ruby.l1_cntrl10.L1Icache.demand_accesses      1759980                       # Number of cache demand accesses
system.ruby.l1_cntrl10.L1Icache.demand_hits      1759886                       # Number of cache demand hits
system.ruby.l1_cntrl10.L1Icache.demand_misses           94                       # Number of cache demand misses
system.ruby.l1_cntrl10.fully_busy_cycles            4                       # cycles for which number of transistions == max transitions
system.ruby.l1_cntrl10.mandatoryQueue.avg_buf_msgs     0.000702                       # Average number of messages in buffer
system.ruby.l1_cntrl10.mandatoryQueue.avg_stall_time   315.104662                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl10.pwrStateResidencyTicks::UNDEFINED 2842138133883                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl10.requestFromL1Cache.avg_buf_msgs     0.000058                       # Average number of messages in buffer
system.ruby.l1_cntrl10.requestFromL1Cache.avg_stall_time   315.199958                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl10.requestToL1Cache.avg_buf_msgs    23.540659                       # Average number of messages in buffer
system.ruby.l1_cntrl10.requestToL1Cache.avg_stall_time  3037.350031                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl10.responseFromL1Cache.avg_buf_msgs     0.000015                       # Average number of messages in buffer
system.ruby.l1_cntrl10.responseFromL1Cache.avg_stall_time   315.104911                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl10.responseToL1Cache.avg_buf_msgs     0.000029                       # Average number of messages in buffer
system.ruby.l1_cntrl10.responseToL1Cache.avg_stall_time  5346.858579                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl10.sequencer.load_waiting_on_load       985096                       # Number of times a load aliased with a pending load
system.ruby.l1_cntrl10.sequencer.load_waiting_on_store            5                       # Number of times a load aliased with a pending store
system.ruby.l1_cntrl10.sequencer.pwrStateResidencyTicks::UNDEFINED 2842138133883                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl10.triggerQueue.avg_buf_msgs     0.000000                       # Average number of messages in buffer
system.ruby.l1_cntrl10.triggerQueue.avg_stall_time   315.104634                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl11.L1Dcache.demand_accesses      1447316                       # Number of cache demand accesses
system.ruby.l1_cntrl11.L1Dcache.demand_hits      1380038                       # Number of cache demand hits
system.ruby.l1_cntrl11.L1Dcache.demand_misses        67278                       # Number of cache demand misses
system.ruby.l1_cntrl11.L1Icache.demand_accesses      1732111                       # Number of cache demand accesses
system.ruby.l1_cntrl11.L1Icache.demand_hits      1732014                       # Number of cache demand hits
system.ruby.l1_cntrl11.L1Icache.demand_misses           97                       # Number of cache demand misses
system.ruby.l1_cntrl11.fully_busy_cycles            4                       # cycles for which number of transistions == max transitions
system.ruby.l1_cntrl11.mandatoryQueue.avg_buf_msgs     0.000692                       # Average number of messages in buffer
system.ruby.l1_cntrl11.mandatoryQueue.avg_stall_time   315.104199                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl11.pwrStateResidencyTicks::UNDEFINED 2842138133883                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl11.requestFromL1Cache.avg_buf_msgs     0.000058                       # Average number of messages in buffer
system.ruby.l1_cntrl11.requestFromL1Cache.avg_stall_time   315.209238                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl11.requestToL1Cache.avg_buf_msgs     3.766674                       # Average number of messages in buffer
system.ruby.l1_cntrl11.requestToL1Cache.avg_stall_time  3390.517733                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl11.responseFromL1Cache.avg_buf_msgs     0.000015                       # Average number of messages in buffer
system.ruby.l1_cntrl11.responseFromL1Cache.avg_stall_time   315.104415                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl11.responseToL1Cache.avg_buf_msgs     0.000029                       # Average number of messages in buffer
system.ruby.l1_cntrl11.responseToL1Cache.avg_stall_time  5817.958273                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl11.sequencer.load_waiting_on_load      1050635                       # Number of times a load aliased with a pending load
system.ruby.l1_cntrl11.sequencer.load_waiting_on_store            4                       # Number of times a load aliased with a pending store
system.ruby.l1_cntrl11.sequencer.pwrStateResidencyTicks::UNDEFINED 2842138133883                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl11.sequencer.store_waiting_on_load            8                       # Number of times a store aliased with a pending load
system.ruby.l1_cntrl11.triggerQueue.avg_buf_msgs     0.000000                       # Average number of messages in buffer
system.ruby.l1_cntrl11.triggerQueue.avg_stall_time   315.104170                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl12.L1Dcache.demand_accesses      1457306                       # Number of cache demand accesses
system.ruby.l1_cntrl12.L1Dcache.demand_hits      1390049                       # Number of cache demand hits
system.ruby.l1_cntrl12.L1Dcache.demand_misses        67257                       # Number of cache demand misses
system.ruby.l1_cntrl12.L1Icache.demand_accesses      1757816                       # Number of cache demand accesses
system.ruby.l1_cntrl12.L1Icache.demand_hits      1757720                       # Number of cache demand hits
system.ruby.l1_cntrl12.L1Icache.demand_misses           96                       # Number of cache demand misses
system.ruby.l1_cntrl12.fully_busy_cycles            3                       # cycles for which number of transistions == max transitions
system.ruby.l1_cntrl12.mandatoryQueue.avg_buf_msgs     0.000700                       # Average number of messages in buffer
system.ruby.l1_cntrl12.mandatoryQueue.avg_stall_time   315.103772                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl12.pwrStateResidencyTicks::UNDEFINED 2842138133883                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl12.requestFromL1Cache.avg_buf_msgs     0.000058                       # Average number of messages in buffer
system.ruby.l1_cntrl12.requestFromL1Cache.avg_stall_time   315.435686                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl12.requestToL1Cache.avg_buf_msgs     3.766672                       # Average number of messages in buffer
system.ruby.l1_cntrl12.requestToL1Cache.avg_stall_time  3893.172093                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl12.responseFromL1Cache.avg_buf_msgs     0.000015                       # Average number of messages in buffer
system.ruby.l1_cntrl12.responseFromL1Cache.avg_stall_time   315.103798                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl12.responseToL1Cache.avg_buf_msgs     0.000029                       # Average number of messages in buffer
system.ruby.l1_cntrl12.responseToL1Cache.avg_stall_time  6136.999293                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl12.sequencer.load_waiting_on_load       985125                       # Number of times a load aliased with a pending load
system.ruby.l1_cntrl12.sequencer.load_waiting_on_store            4                       # Number of times a load aliased with a pending store
system.ruby.l1_cntrl12.sequencer.pwrStateResidencyTicks::UNDEFINED 2842138133883                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl12.sequencer.store_waiting_on_load            3                       # Number of times a store aliased with a pending load
system.ruby.l1_cntrl12.triggerQueue.avg_buf_msgs     0.000000                       # Average number of messages in buffer
system.ruby.l1_cntrl12.triggerQueue.avg_stall_time   315.103743                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl13.L1Dcache.demand_accesses      1441321                       # Number of cache demand accesses
system.ruby.l1_cntrl13.L1Dcache.demand_hits      1374066                       # Number of cache demand hits
system.ruby.l1_cntrl13.L1Dcache.demand_misses        67255                       # Number of cache demand misses
system.ruby.l1_cntrl13.L1Icache.demand_accesses      1734471                       # Number of cache demand accesses
system.ruby.l1_cntrl13.L1Icache.demand_hits      1734380                       # Number of cache demand hits
system.ruby.l1_cntrl13.L1Icache.demand_misses           91                       # Number of cache demand misses
system.ruby.l1_cntrl13.fully_busy_cycles            4                       # cycles for which number of transistions == max transitions
system.ruby.l1_cntrl13.mandatoryQueue.avg_buf_msgs     0.000692                       # Average number of messages in buffer
system.ruby.l1_cntrl13.mandatoryQueue.avg_stall_time   315.103353                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl13.pwrStateResidencyTicks::UNDEFINED 2842138133883                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl13.requestFromL1Cache.avg_buf_msgs     0.000058                       # Average number of messages in buffer
system.ruby.l1_cntrl13.requestFromL1Cache.avg_stall_time   587.609267                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl13.requestToL1Cache.avg_buf_msgs     5.650001                       # Average number of messages in buffer
system.ruby.l1_cntrl13.requestToL1Cache.avg_stall_time  3497.965778                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl13.responseFromL1Cache.avg_buf_msgs     0.000015                       # Average number of messages in buffer
system.ruby.l1_cntrl13.responseFromL1Cache.avg_stall_time   315.103352                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl13.responseToL1Cache.avg_buf_msgs     0.000029                       # Average number of messages in buffer
system.ruby.l1_cntrl13.responseToL1Cache.avg_stall_time  5508.522535                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl13.sequencer.load_waiting_on_load      1050697                       # Number of times a load aliased with a pending load
system.ruby.l1_cntrl13.sequencer.load_waiting_on_store            3                       # Number of times a load aliased with a pending store
system.ruby.l1_cntrl13.sequencer.pwrStateResidencyTicks::UNDEFINED 2842138133883                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl13.sequencer.store_waiting_on_load           17                       # Number of times a store aliased with a pending load
system.ruby.l1_cntrl13.triggerQueue.avg_buf_msgs     0.000000                       # Average number of messages in buffer
system.ruby.l1_cntrl13.triggerQueue.avg_stall_time   315.103324                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl14.L1Dcache.demand_accesses      1452316                       # Number of cache demand accesses
system.ruby.l1_cntrl14.L1Dcache.demand_hits      1385071                       # Number of cache demand hits
system.ruby.l1_cntrl14.L1Dcache.demand_misses        67245                       # Number of cache demand misses
system.ruby.l1_cntrl14.L1Icache.demand_accesses      1760654                       # Number of cache demand accesses
system.ruby.l1_cntrl14.L1Icache.demand_hits      1760560                       # Number of cache demand hits
system.ruby.l1_cntrl14.L1Icache.demand_misses           94                       # Number of cache demand misses
system.ruby.l1_cntrl14.fully_busy_cycles            3                       # cycles for which number of transistions == max transitions
system.ruby.l1_cntrl14.mandatoryQueue.avg_buf_msgs     0.000700                       # Average number of messages in buffer
system.ruby.l1_cntrl14.mandatoryQueue.avg_stall_time   315.102944                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl14.pwrStateResidencyTicks::UNDEFINED 2842138133883                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl14.requestFromL1Cache.avg_buf_msgs     0.000058                       # Average number of messages in buffer
system.ruby.l1_cntrl14.requestFromL1Cache.avg_stall_time   587.608776                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl14.requestToL1Cache.avg_buf_msgs    12.241047                       # Average number of messages in buffer
system.ruby.l1_cntrl14.requestToL1Cache.avg_stall_time  3385.930359                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl14.responseFromL1Cache.avg_buf_msgs     0.000015                       # Average number of messages in buffer
system.ruby.l1_cntrl14.responseFromL1Cache.avg_stall_time   315.103358                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl14.responseToL1Cache.avg_buf_msgs     0.000029                       # Average number of messages in buffer
system.ruby.l1_cntrl14.responseToL1Cache.avg_stall_time  6055.633827                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl14.sequencer.load_waiting_on_load      1050622                       # Number of times a load aliased with a pending load
system.ruby.l1_cntrl14.sequencer.load_waiting_on_store            3                       # Number of times a load aliased with a pending store
system.ruby.l1_cntrl14.sequencer.pwrStateResidencyTicks::UNDEFINED 2842138133883                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl14.sequencer.store_waiting_on_load            2                       # Number of times a store aliased with a pending load
system.ruby.l1_cntrl14.triggerQueue.avg_buf_msgs     0.000000                       # Average number of messages in buffer
system.ruby.l1_cntrl14.triggerQueue.avg_stall_time   315.102915                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl15.L1Dcache.demand_accesses      1436361                       # Number of cache demand accesses
system.ruby.l1_cntrl15.L1Dcache.demand_hits      1369116                       # Number of cache demand hits
system.ruby.l1_cntrl15.L1Dcache.demand_misses        67245                       # Number of cache demand misses
system.ruby.l1_cntrl15.L1Icache.demand_accesses      1734059                       # Number of cache demand accesses
system.ruby.l1_cntrl15.L1Icache.demand_hits      1733964                       # Number of cache demand hits
system.ruby.l1_cntrl15.L1Icache.demand_misses           95                       # Number of cache demand misses
system.ruby.l1_cntrl15.fully_busy_cycles            6                       # cycles for which number of transistions == max transitions
system.ruby.l1_cntrl15.mandatoryQueue.avg_buf_msgs     0.000690                       # Average number of messages in buffer
system.ruby.l1_cntrl15.mandatoryQueue.avg_stall_time   315.102523                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl15.pwrStateResidencyTicks::UNDEFINED 2842138133883                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl15.requestFromL1Cache.avg_buf_msgs     0.000058                       # Average number of messages in buffer
system.ruby.l1_cntrl15.requestFromL1Cache.avg_stall_time   587.944183                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl15.requestToL1Cache.avg_buf_msgs    12.241691                       # Average number of messages in buffer
system.ruby.l1_cntrl15.requestToL1Cache.avg_stall_time  3596.939138                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl15.responseFromL1Cache.avg_buf_msgs     0.000015                       # Average number of messages in buffer
system.ruby.l1_cntrl15.responseFromL1Cache.avg_stall_time   315.102520                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl15.responseToL1Cache.avg_buf_msgs     0.000029                       # Average number of messages in buffer
system.ruby.l1_cntrl15.responseToL1Cache.avg_stall_time  6484.212248                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl15.sequencer.load_waiting_on_load      1050738                       # Number of times a load aliased with a pending load
system.ruby.l1_cntrl15.sequencer.load_waiting_on_store            3                       # Number of times a load aliased with a pending store
system.ruby.l1_cntrl15.sequencer.pwrStateResidencyTicks::UNDEFINED 2842138133883                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl15.sequencer.store_waiting_on_load           14                       # Number of times a store aliased with a pending load
system.ruby.l1_cntrl15.triggerQueue.avg_buf_msgs     0.000000                       # Average number of messages in buffer
system.ruby.l1_cntrl15.triggerQueue.avg_stall_time   315.102493                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl2.L1Dcache.demand_accesses      1489471                       # Number of cache demand accesses
system.ruby.l1_cntrl2.L1Dcache.demand_hits      1422209                       # Number of cache demand hits
system.ruby.l1_cntrl2.L1Dcache.demand_misses        67262                       # Number of cache demand misses
system.ruby.l1_cntrl2.L1Icache.demand_accesses      1759678                       # Number of cache demand accesses
system.ruby.l1_cntrl2.L1Icache.demand_hits      1759582                       # Number of cache demand hits
system.ruby.l1_cntrl2.L1Icache.demand_misses           96                       # Number of cache demand misses
system.ruby.l1_cntrl2.fully_busy_cycles             6                       # cycles for which number of transistions == max transitions
system.ruby.l1_cntrl2.mandatoryQueue.avg_buf_msgs     0.000708                       # Average number of messages in buffer
system.ruby.l1_cntrl2.mandatoryQueue.avg_stall_time   315.108308                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl2.pwrStateResidencyTicks::UNDEFINED 2842138133883                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl2.requestFromL1Cache.avg_buf_msgs     0.000058                       # Average number of messages in buffer
system.ruby.l1_cntrl2.requestFromL1Cache.avg_stall_time   587.831684                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl2.requestToL1Cache.avg_buf_msgs    10.604729                       # Average number of messages in buffer
system.ruby.l1_cntrl2.requestToL1Cache.avg_stall_time  3373.225946                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl2.responseFromL1Cache.avg_buf_msgs     0.000015                       # Average number of messages in buffer
system.ruby.l1_cntrl2.responseFromL1Cache.avg_stall_time   315.108350                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl2.responseToL1Cache.avg_buf_msgs     0.000029                       # Average number of messages in buffer
system.ruby.l1_cntrl2.responseToL1Cache.avg_stall_time  4098.276864                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl2.sequencer.load_waiting_on_load       985134                       # Number of times a load aliased with a pending load
system.ruby.l1_cntrl2.sequencer.pwrStateResidencyTicks::UNDEFINED 2842138133883                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl2.sequencer.store_waiting_on_load            1                       # Number of times a store aliased with a pending load
system.ruby.l1_cntrl2.triggerQueue.avg_buf_msgs     0.000000                       # Average number of messages in buffer
system.ruby.l1_cntrl2.triggerQueue.avg_stall_time   315.108281                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl3.L1Dcache.demand_accesses      1472138                       # Number of cache demand accesses
system.ruby.l1_cntrl3.L1Dcache.demand_hits      1404886                       # Number of cache demand hits
system.ruby.l1_cntrl3.L1Dcache.demand_misses        67252                       # Number of cache demand misses
system.ruby.l1_cntrl3.L1Icache.demand_accesses      1733923                       # Number of cache demand accesses
system.ruby.l1_cntrl3.L1Icache.demand_hits      1733828                       # Number of cache demand hits
system.ruby.l1_cntrl3.L1Icache.demand_misses           95                       # Number of cache demand misses
system.ruby.l1_cntrl3.fully_busy_cycles             4                       # cycles for which number of transistions == max transitions
system.ruby.l1_cntrl3.mandatoryQueue.avg_buf_msgs     0.000698                       # Average number of messages in buffer
system.ruby.l1_cntrl3.mandatoryQueue.avg_stall_time   315.107861                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl3.pwrStateResidencyTicks::UNDEFINED 2842138133883                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl3.requestFromL1Cache.avg_buf_msgs     0.000058                       # Average number of messages in buffer
system.ruby.l1_cntrl3.requestFromL1Cache.avg_stall_time   315.222197                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl3.requestToL1Cache.avg_buf_msgs     0.000004                       # Average number of messages in buffer
system.ruby.l1_cntrl3.requestToL1Cache.avg_stall_time  3830.510625                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl3.responseFromL1Cache.avg_buf_msgs     0.000015                       # Average number of messages in buffer
system.ruby.l1_cntrl3.responseFromL1Cache.avg_stall_time   315.107879                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl3.responseToL1Cache.avg_buf_msgs     0.000029                       # Average number of messages in buffer
system.ruby.l1_cntrl3.responseToL1Cache.avg_stall_time  4647.754142                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl3.sequencer.load_waiting_on_load      1050531                       # Number of times a load aliased with a pending load
system.ruby.l1_cntrl3.sequencer.load_waiting_on_store            2                       # Number of times a load aliased with a pending store
system.ruby.l1_cntrl3.sequencer.pwrStateResidencyTicks::UNDEFINED 2842138133883                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl3.triggerQueue.avg_buf_msgs     0.000000                       # Average number of messages in buffer
system.ruby.l1_cntrl3.triggerQueue.avg_stall_time   315.107833                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl4.L1Dcache.demand_accesses      1482164                       # Number of cache demand accesses
system.ruby.l1_cntrl4.L1Dcache.demand_hits      1414880                       # Number of cache demand hits
system.ruby.l1_cntrl4.L1Dcache.demand_misses        67284                       # Number of cache demand misses
system.ruby.l1_cntrl4.L1Icache.demand_accesses      1758432                       # Number of cache demand accesses
system.ruby.l1_cntrl4.L1Icache.demand_hits      1758336                       # Number of cache demand hits
system.ruby.l1_cntrl4.L1Icache.demand_misses           96                       # Number of cache demand misses
system.ruby.l1_cntrl4.fully_busy_cycles             5                       # cycles for which number of transistions == max transitions
system.ruby.l1_cntrl4.mandatoryQueue.avg_buf_msgs     0.000706                       # Average number of messages in buffer
system.ruby.l1_cntrl4.mandatoryQueue.avg_stall_time   315.107318                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl4.pwrStateResidencyTicks::UNDEFINED 2842138133883                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl4.requestFromL1Cache.avg_buf_msgs     0.000058                       # Average number of messages in buffer
system.ruby.l1_cntrl4.requestFromL1Cache.avg_stall_time   315.212260                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl4.requestToL1Cache.avg_buf_msgs    13.183340                       # Average number of messages in buffer
system.ruby.l1_cntrl4.requestToL1Cache.avg_stall_time  3553.400145                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl4.responseFromL1Cache.avg_buf_msgs     0.000015                       # Average number of messages in buffer
system.ruby.l1_cntrl4.responseFromL1Cache.avg_stall_time   315.107337                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl4.responseToL1Cache.avg_buf_msgs     0.000029                       # Average number of messages in buffer
system.ruby.l1_cntrl4.responseToL1Cache.avg_stall_time  4879.564570                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl4.sequencer.load_waiting_on_load      1050826                       # Number of times a load aliased with a pending load
system.ruby.l1_cntrl4.sequencer.load_waiting_on_store            3                       # Number of times a load aliased with a pending store
system.ruby.l1_cntrl4.sequencer.pwrStateResidencyTicks::UNDEFINED 2842138133883                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl4.sequencer.store_waiting_on_load           15                       # Number of times a store aliased with a pending load
system.ruby.l1_cntrl4.triggerQueue.avg_buf_msgs     0.000000                       # Average number of messages in buffer
system.ruby.l1_cntrl4.triggerQueue.avg_stall_time   315.107292                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl5.L1Dcache.demand_accesses      1466524                       # Number of cache demand accesses
system.ruby.l1_cntrl5.L1Dcache.demand_hits      1399271                       # Number of cache demand hits
system.ruby.l1_cntrl5.L1Dcache.demand_misses        67253                       # Number of cache demand misses
system.ruby.l1_cntrl5.L1Icache.demand_accesses      1736615                       # Number of cache demand accesses
system.ruby.l1_cntrl5.L1Icache.demand_hits      1736523                       # Number of cache demand hits
system.ruby.l1_cntrl5.L1Icache.demand_misses           92                       # Number of cache demand misses
system.ruby.l1_cntrl5.fully_busy_cycles             7                       # cycles for which number of transistions == max transitions
system.ruby.l1_cntrl5.mandatoryQueue.avg_buf_msgs     0.000698                       # Average number of messages in buffer
system.ruby.l1_cntrl5.mandatoryQueue.avg_stall_time   315.106839                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl5.pwrStateResidencyTicks::UNDEFINED 2842138133883                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl5.requestFromL1Cache.avg_buf_msgs     0.000058                       # Average number of messages in buffer
system.ruby.l1_cntrl5.requestFromL1Cache.avg_stall_time   587.602925                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl5.requestToL1Cache.avg_buf_msgs     0.000004                       # Average number of messages in buffer
system.ruby.l1_cntrl5.requestToL1Cache.avg_stall_time  3132.170333                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl5.responseFromL1Cache.avg_buf_msgs     0.000015                       # Average number of messages in buffer
system.ruby.l1_cntrl5.responseFromL1Cache.avg_stall_time   315.106838                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl5.responseToL1Cache.avg_buf_msgs     0.000029                       # Average number of messages in buffer
system.ruby.l1_cntrl5.responseToL1Cache.avg_stall_time  4092.831568                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl5.sequencer.load_waiting_on_load      1050631                       # Number of times a load aliased with a pending load
system.ruby.l1_cntrl5.sequencer.pwrStateResidencyTicks::UNDEFINED 2842138133883                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl5.triggerQueue.avg_buf_msgs     0.000000                       # Average number of messages in buffer
system.ruby.l1_cntrl5.triggerQueue.avg_stall_time   315.106812                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl6.L1Dcache.demand_accesses      1475740                       # Number of cache demand accesses
system.ruby.l1_cntrl6.L1Dcache.demand_hits      1408482                       # Number of cache demand hits
system.ruby.l1_cntrl6.L1Dcache.demand_misses        67258                       # Number of cache demand misses
system.ruby.l1_cntrl6.L1Icache.demand_accesses      1759847                       # Number of cache demand accesses
system.ruby.l1_cntrl6.L1Icache.demand_hits      1759752                       # Number of cache demand hits
system.ruby.l1_cntrl6.L1Icache.demand_misses           95                       # Number of cache demand misses
system.ruby.l1_cntrl6.fully_busy_cycles             4                       # cycles for which number of transistions == max transitions
system.ruby.l1_cntrl6.mandatoryQueue.avg_buf_msgs     0.000705                       # Average number of messages in buffer
system.ruby.l1_cntrl6.mandatoryQueue.avg_stall_time   315.106371                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl6.pwrStateResidencyTicks::UNDEFINED 2842138133883                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl6.requestFromL1Cache.avg_buf_msgs     0.000058                       # Average number of messages in buffer
system.ruby.l1_cntrl6.requestFromL1Cache.avg_stall_time   315.201781                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl6.requestToL1Cache.avg_buf_msgs    11.669074                       # Average number of messages in buffer
system.ruby.l1_cntrl6.requestToL1Cache.avg_stall_time  3154.764628                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl6.responseFromL1Cache.avg_buf_msgs     0.000015                       # Average number of messages in buffer
system.ruby.l1_cntrl6.responseFromL1Cache.avg_stall_time   315.106625                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl6.responseToL1Cache.avg_buf_msgs     0.000029                       # Average number of messages in buffer
system.ruby.l1_cntrl6.responseToL1Cache.avg_stall_time  4719.953753                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl6.sequencer.load_waiting_on_load       985055                       # Number of times a load aliased with a pending load
system.ruby.l1_cntrl6.sequencer.pwrStateResidencyTicks::UNDEFINED 2842138133883                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl6.triggerQueue.avg_buf_msgs     0.000000                       # Average number of messages in buffer
system.ruby.l1_cntrl6.triggerQueue.avg_stall_time   315.106344                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl7.L1Dcache.demand_accesses      1459327                       # Number of cache demand accesses
system.ruby.l1_cntrl7.L1Dcache.demand_hits      1392058                       # Number of cache demand hits
system.ruby.l1_cntrl7.L1Dcache.demand_misses        67269                       # Number of cache demand misses
system.ruby.l1_cntrl7.L1Icache.demand_accesses      1732006                       # Number of cache demand accesses
system.ruby.l1_cntrl7.L1Icache.demand_hits      1731910                       # Number of cache demand hits
system.ruby.l1_cntrl7.L1Icache.demand_misses           96                       # Number of cache demand misses
system.ruby.l1_cntrl7.fully_busy_cycles             5                       # cycles for which number of transistions == max transitions
system.ruby.l1_cntrl7.mandatoryQueue.avg_buf_msgs     0.000695                       # Average number of messages in buffer
system.ruby.l1_cntrl7.mandatoryQueue.avg_stall_time   315.105979                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl7.pwrStateResidencyTicks::UNDEFINED 2842138133883                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl7.requestFromL1Cache.avg_buf_msgs     0.000058                       # Average number of messages in buffer
system.ruby.l1_cntrl7.requestFromL1Cache.avg_stall_time   315.428409                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl7.requestToL1Cache.avg_buf_msgs     2.825006                       # Average number of messages in buffer
system.ruby.l1_cntrl7.requestToL1Cache.avg_stall_time  3463.384380                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl7.responseFromL1Cache.avg_buf_msgs     0.000015                       # Average number of messages in buffer
system.ruby.l1_cntrl7.responseFromL1Cache.avg_stall_time   315.105978                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl7.responseToL1Cache.avg_buf_msgs     0.000029                       # Average number of messages in buffer
system.ruby.l1_cntrl7.responseToL1Cache.avg_stall_time  5188.671319                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl7.sequencer.load_waiting_on_load      1050640                       # Number of times a load aliased with a pending load
system.ruby.l1_cntrl7.sequencer.load_waiting_on_store            4                       # Number of times a load aliased with a pending store
system.ruby.l1_cntrl7.sequencer.pwrStateResidencyTicks::UNDEFINED 2842138133883                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl7.triggerQueue.avg_buf_msgs     0.000000                       # Average number of messages in buffer
system.ruby.l1_cntrl7.triggerQueue.avg_stall_time   315.105948                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl8.L1Dcache.demand_accesses      1469599                       # Number of cache demand accesses
system.ruby.l1_cntrl8.L1Dcache.demand_hits      1402329                       # Number of cache demand hits
system.ruby.l1_cntrl8.L1Dcache.demand_misses        67270                       # Number of cache demand misses
system.ruby.l1_cntrl8.L1Icache.demand_accesses      1758396                       # Number of cache demand accesses
system.ruby.l1_cntrl8.L1Icache.demand_hits      1758301                       # Number of cache demand hits
system.ruby.l1_cntrl8.L1Icache.demand_misses           95                       # Number of cache demand misses
system.ruby.l1_cntrl8.fully_busy_cycles             4                       # cycles for which number of transistions == max transitions
system.ruby.l1_cntrl8.mandatoryQueue.avg_buf_msgs     0.000703                       # Average number of messages in buffer
system.ruby.l1_cntrl8.mandatoryQueue.avg_stall_time   315.105512                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl8.pwrStateResidencyTicks::UNDEFINED 2842138133883                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl8.requestFromL1Cache.avg_buf_msgs     0.000058                       # Average number of messages in buffer
system.ruby.l1_cntrl8.requestFromL1Cache.avg_stall_time   587.611344                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl8.requestToL1Cache.avg_buf_msgs    16.950011                       # Average number of messages in buffer
system.ruby.l1_cntrl8.requestToL1Cache.avg_stall_time  3594.108398                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl8.responseFromL1Cache.avg_buf_msgs     0.000015                       # Average number of messages in buffer
system.ruby.l1_cntrl8.responseFromL1Cache.avg_stall_time   315.105535                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl8.responseToL1Cache.avg_buf_msgs     0.000029                       # Average number of messages in buffer
system.ruby.l1_cntrl8.responseToL1Cache.avg_stall_time  5504.214955                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl8.sequencer.load_waiting_on_load       985136                       # Number of times a load aliased with a pending load
system.ruby.l1_cntrl8.sequencer.pwrStateResidencyTicks::UNDEFINED 2842138133883                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl8.sequencer.store_waiting_on_load            2                       # Number of times a store aliased with a pending load
system.ruby.l1_cntrl8.triggerQueue.avg_buf_msgs     0.000000                       # Average number of messages in buffer
system.ruby.l1_cntrl8.triggerQueue.avg_stall_time   315.105484                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl9.L1Dcache.demand_accesses      1453510                       # Number of cache demand accesses
system.ruby.l1_cntrl9.L1Dcache.demand_hits      1386257                       # Number of cache demand hits
system.ruby.l1_cntrl9.L1Dcache.demand_misses        67253                       # Number of cache demand misses
system.ruby.l1_cntrl9.L1Icache.demand_accesses      1731923                       # Number of cache demand accesses
system.ruby.l1_cntrl9.L1Icache.demand_hits      1731827                       # Number of cache demand hits
system.ruby.l1_cntrl9.L1Icache.demand_misses           96                       # Number of cache demand misses
system.ruby.l1_cntrl9.fully_busy_cycles             2                       # cycles for which number of transistions == max transitions
system.ruby.l1_cntrl9.mandatoryQueue.avg_buf_msgs     0.000694                       # Average number of messages in buffer
system.ruby.l1_cntrl9.mandatoryQueue.avg_stall_time   315.105084                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl9.pwrStateResidencyTicks::UNDEFINED 2842138133883                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl9.requestFromL1Cache.avg_buf_msgs     0.000058                       # Average number of messages in buffer
system.ruby.l1_cntrl9.requestFromL1Cache.avg_stall_time   315.200279                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl9.requestToL1Cache.avg_buf_msgs     3.766159                       # Average number of messages in buffer
system.ruby.l1_cntrl9.requestToL1Cache.avg_stall_time  2997.510677                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl9.responseFromL1Cache.avg_buf_msgs     0.000015                       # Average number of messages in buffer
system.ruby.l1_cntrl9.responseFromL1Cache.avg_stall_time   315.105377                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl9.responseToL1Cache.avg_buf_msgs     0.000029                       # Average number of messages in buffer
system.ruby.l1_cntrl9.responseToL1Cache.avg_stall_time  4719.628919                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl9.sequencer.load_waiting_on_load      1050650                       # Number of times a load aliased with a pending load
system.ruby.l1_cntrl9.sequencer.load_waiting_on_store            4                       # Number of times a load aliased with a pending store
system.ruby.l1_cntrl9.sequencer.pwrStateResidencyTicks::UNDEFINED 2842138133883                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl9.sequencer.store_waiting_on_load            2                       # Number of times a store aliased with a pending load
system.ruby.l1_cntrl9.triggerQueue.avg_buf_msgs     0.000000                       # Average number of messages in buffer
system.ruby.l1_cntrl9.triggerQueue.avg_stall_time   315.105056                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl0.GlobalRequestFromL2Cache.avg_buf_msgs     0.000187                       # Average number of messages in buffer
system.ruby.l2_cntrl0.GlobalRequestFromL2Cache.avg_stall_time          333                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl0.L1RequestFromL2Cache.avg_buf_msgs     0.000001                       # Average number of messages in buffer
system.ruby.l2_cntrl0.L1RequestFromL2Cache.avg_stall_time   333.437808                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl0.L1RequestToL2Cache.avg_buf_msgs     0.001849                       # Average number of messages in buffer
system.ruby.l2_cntrl0.L1RequestToL2Cache.avg_stall_time  7386.243260                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl0.L1RequestToL2Cache.num_msg_stalls         1271                       # Number of times messages were stalled
system.ruby.l2_cntrl0.L2cache.demand_accesses      3028234                       # Number of cache demand accesses
system.ruby.l2_cntrl0.L2cache.demand_hits      2572514                       # Number of cache demand hits
system.ruby.l2_cntrl0.L2cache.demand_misses       455720                       # Number of cache demand misses
system.ruby.l2_cntrl0.fully_busy_cycles           205                       # cycles for which number of transistions == max transitions
system.ruby.l2_cntrl0.pwrStateResidencyTicks::UNDEFINED 2842138133883                       # Cumulative time (in ticks) in various power states
system.ruby.l2_cntrl0.responseFromL2Cache.avg_buf_msgs     0.012062                       # Average number of messages in buffer
system.ruby.l2_cntrl0.responseFromL2Cache.avg_stall_time  4927.601282                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl0.responseToL2Cache.avg_buf_msgs     0.000944                       # Average number of messages in buffer
system.ruby.l2_cntrl0.responseToL2Cache.avg_stall_time  2108.452300                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl0.triggerQueue.avg_buf_msgs     0.000043                       # Average number of messages in buffer
system.ruby.l2_cntrl0.triggerQueue.avg_stall_time          333                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl1.GlobalRequestFromL2Cache.avg_buf_msgs     0.000187                       # Average number of messages in buffer
system.ruby.l2_cntrl1.GlobalRequestFromL2Cache.avg_stall_time          333                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl1.L1RequestFromL2Cache.avg_buf_msgs     0.000001                       # Average number of messages in buffer
system.ruby.l2_cntrl1.L1RequestFromL2Cache.avg_stall_time   315.110729                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl1.L1RequestToL2Cache.avg_buf_msgs     0.001833                       # Average number of messages in buffer
system.ruby.l2_cntrl1.L1RequestToL2Cache.avg_stall_time  8059.008043                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl1.L1RequestToL2Cache.num_msg_stalls          724                       # Number of times messages were stalled
system.ruby.l2_cntrl1.L2cache.demand_accesses      3007383                       # Number of cache demand accesses
system.ruby.l2_cntrl1.L2cache.demand_hits      2552141                       # Number of cache demand hits
system.ruby.l2_cntrl1.L2cache.demand_misses       455242                       # Number of cache demand misses
system.ruby.l2_cntrl1.fully_busy_cycles            83                       # cycles for which number of transistions == max transitions
system.ruby.l2_cntrl1.pwrStateResidencyTicks::UNDEFINED 2842138133883                       # Cumulative time (in ticks) in various power states
system.ruby.l2_cntrl1.responseFromL2Cache.avg_buf_msgs     0.011968                       # Average number of messages in buffer
system.ruby.l2_cntrl1.responseFromL2Cache.avg_stall_time  4934.434501                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl1.responseToL2Cache.avg_buf_msgs     0.000937                       # Average number of messages in buffer
system.ruby.l2_cntrl1.responseToL2Cache.avg_stall_time  2742.648085                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl1.triggerQueue.avg_buf_msgs     0.000043                       # Average number of messages in buffer
system.ruby.l2_cntrl1.triggerQueue.avg_stall_time          333                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl10.GlobalRequestFromL2Cache.avg_buf_msgs     0.000187                       # Average number of messages in buffer
system.ruby.l2_cntrl10.GlobalRequestFromL2Cache.avg_stall_time          333                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl10.L1RequestFromL2Cache.avg_buf_msgs     0.000003                       # Average number of messages in buffer
system.ruby.l2_cntrl10.L1RequestFromL2Cache.avg_stall_time   333.000423                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl10.L1RequestToL2Cache.avg_buf_msgs     0.002868                       # Average number of messages in buffer
system.ruby.l2_cntrl10.L1RequestToL2Cache.avg_stall_time 10042.849156                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl10.L1RequestToL2Cache.num_msg_stalls        71909                       # Number of times messages were stalled
system.ruby.l2_cntrl10.L2cache.demand_accesses      2991258                       # Number of cache demand accesses
system.ruby.l2_cntrl10.L2cache.demand_hits      2527710                       # Number of cache demand hits
system.ruby.l2_cntrl10.L2cache.demand_misses       463548                       # Number of cache demand misses
system.ruby.l2_cntrl10.fully_busy_cycles        16415                       # cycles for which number of transistions == max transitions
system.ruby.l2_cntrl10.pwrStateResidencyTicks::UNDEFINED 2842138133883                       # Cumulative time (in ticks) in various power states
system.ruby.l2_cntrl10.responseFromL2Cache.avg_buf_msgs     0.011858                       # Average number of messages in buffer
system.ruby.l2_cntrl10.responseFromL2Cache.avg_stall_time  4933.158728                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl10.responseToL2Cache.avg_buf_msgs     0.000928                       # Average number of messages in buffer
system.ruby.l2_cntrl10.responseToL2Cache.avg_stall_time  4668.555178                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl10.triggerQueue.avg_buf_msgs     0.000043                       # Average number of messages in buffer
system.ruby.l2_cntrl10.triggerQueue.avg_stall_time          333                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl11.GlobalRequestFromL2Cache.avg_buf_msgs     0.000187                       # Average number of messages in buffer
system.ruby.l2_cntrl11.GlobalRequestFromL2Cache.avg_stall_time          333                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl11.L1RequestFromL2Cache.avg_buf_msgs     0.000001                       # Average number of messages in buffer
system.ruby.l2_cntrl11.L1RequestFromL2Cache.avg_stall_time   333.002608                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl11.L1RequestToL2Cache.avg_buf_msgs     0.001830                       # Average number of messages in buffer
system.ruby.l2_cntrl11.L1RequestToL2Cache.avg_stall_time 10678.211451                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl11.L1RequestToL2Cache.num_msg_stalls          770                       # Number of times messages were stalled
system.ruby.l2_cntrl11.L2cache.demand_accesses      2997236                       # Number of cache demand accesses
system.ruby.l2_cntrl11.L2cache.demand_hits      2541820                       # Number of cache demand hits
system.ruby.l2_cntrl11.L2cache.demand_misses       455416                       # Number of cache demand misses
system.ruby.l2_cntrl11.fully_busy_cycles           87                       # cycles for which number of transistions == max transitions
system.ruby.l2_cntrl11.pwrStateResidencyTicks::UNDEFINED 2842138133883                       # Cumulative time (in ticks) in various power states
system.ruby.l2_cntrl11.responseFromL2Cache.avg_buf_msgs     0.011921                       # Average number of messages in buffer
system.ruby.l2_cntrl11.responseFromL2Cache.avg_stall_time  4933.152298                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl11.responseToL2Cache.avg_buf_msgs     0.000931                       # Average number of messages in buffer
system.ruby.l2_cntrl11.responseToL2Cache.avg_stall_time  5325.682475                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl11.triggerQueue.avg_buf_msgs     0.000043                       # Average number of messages in buffer
system.ruby.l2_cntrl11.triggerQueue.avg_stall_time          333                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl12.GlobalRequestFromL2Cache.avg_buf_msgs     0.000187                       # Average number of messages in buffer
system.ruby.l2_cntrl12.GlobalRequestFromL2Cache.avg_stall_time          333                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl12.L1RequestFromL2Cache.avg_buf_msgs     0.000001                       # Average number of messages in buffer
system.ruby.l2_cntrl12.L1RequestFromL2Cache.avg_stall_time   333.032074                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl12.L1RequestToL2Cache.avg_buf_msgs     0.001823                       # Average number of messages in buffer
system.ruby.l2_cntrl12.L1RequestToL2Cache.avg_stall_time  9383.736443                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl12.L1RequestToL2Cache.num_msg_stalls          937                       # Number of times messages were stalled
system.ruby.l2_cntrl12.L2cache.demand_accesses      2975343                       # Number of cache demand accesses
system.ruby.l2_cntrl12.L2cache.demand_hits      2519905                       # Number of cache demand hits
system.ruby.l2_cntrl12.L2cache.demand_misses       455438                       # Number of cache demand misses
system.ruby.l2_cntrl12.fully_busy_cycles          113                       # cycles for which number of transistions == max transitions
system.ruby.l2_cntrl12.pwrStateResidencyTicks::UNDEFINED 2842138133883                       # Cumulative time (in ticks) in various power states
system.ruby.l2_cntrl12.responseFromL2Cache.avg_buf_msgs     0.011821                       # Average number of messages in buffer
system.ruby.l2_cntrl12.responseFromL2Cache.avg_stall_time  4923.816708                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl12.responseToL2Cache.avg_buf_msgs     0.000924                       # Average number of messages in buffer
system.ruby.l2_cntrl12.responseToL2Cache.avg_stall_time  4041.981713                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl12.triggerQueue.avg_buf_msgs     0.000043                       # Average number of messages in buffer
system.ruby.l2_cntrl12.triggerQueue.avg_stall_time          333                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl13.GlobalRequestFromL2Cache.avg_buf_msgs     0.000187                       # Average number of messages in buffer
system.ruby.l2_cntrl13.GlobalRequestFromL2Cache.avg_stall_time          333                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl13.L1RequestFromL2Cache.avg_buf_msgs     0.000001                       # Average number of messages in buffer
system.ruby.l2_cntrl13.L1RequestFromL2Cache.avg_stall_time   333.003806                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl13.L1RequestToL2Cache.avg_buf_msgs     0.001826                       # Average number of messages in buffer
system.ruby.l2_cntrl13.L1RequestToL2Cache.avg_stall_time 10030.005952                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl13.L1RequestToL2Cache.num_msg_stalls          813                       # Number of times messages were stalled
system.ruby.l2_cntrl13.L2cache.demand_accesses      2984752                       # Number of cache demand accesses
system.ruby.l2_cntrl13.L2cache.demand_hits      2529255                       # Number of cache demand hits
system.ruby.l2_cntrl13.L2cache.demand_misses       455497                       # Number of cache demand misses
system.ruby.l2_cntrl13.fully_busy_cycles           83                       # cycles for which number of transistions == max transitions
system.ruby.l2_cntrl13.pwrStateResidencyTicks::UNDEFINED 2842138133883                       # Cumulative time (in ticks) in various power states
system.ruby.l2_cntrl13.responseFromL2Cache.avg_buf_msgs     0.011864                       # Average number of messages in buffer
system.ruby.l2_cntrl13.responseFromL2Cache.avg_stall_time  4924.557173                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl13.responseToL2Cache.avg_buf_msgs     0.000927                       # Average number of messages in buffer
system.ruby.l2_cntrl13.responseToL2Cache.avg_stall_time  4678.415042                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl13.triggerQueue.avg_buf_msgs     0.000043                       # Average number of messages in buffer
system.ruby.l2_cntrl13.triggerQueue.avg_stall_time          333                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl14.GlobalRequestFromL2Cache.avg_buf_msgs     0.000187                       # Average number of messages in buffer
system.ruby.l2_cntrl14.GlobalRequestFromL2Cache.avg_stall_time          333                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl14.L1RequestFromL2Cache.avg_buf_msgs     0.000001                       # Average number of messages in buffer
system.ruby.l2_cntrl14.L1RequestFromL2Cache.avg_stall_time   333.000675                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl14.L1RequestToL2Cache.avg_buf_msgs     0.001846                       # Average number of messages in buffer
system.ruby.l2_cntrl14.L1RequestToL2Cache.avg_stall_time 10683.586546                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl14.L1RequestToL2Cache.num_msg_stalls         1955                       # Number of times messages were stalled
system.ruby.l2_cntrl14.L2cache.demand_accesses      2993651                       # Number of cache demand accesses
system.ruby.l2_cntrl14.L2cache.demand_hits      2537918                       # Number of cache demand hits
system.ruby.l2_cntrl14.L2cache.demand_misses       455733                       # Number of cache demand misses
system.ruby.l2_cntrl14.fully_busy_cycles          347                       # cycles for which number of transistions == max transitions
system.ruby.l2_cntrl14.pwrStateResidencyTicks::UNDEFINED 2842138133883                       # Cumulative time (in ticks) in various power states
system.ruby.l2_cntrl14.responseFromL2Cache.avg_buf_msgs     0.011904                       # Average number of messages in buffer
system.ruby.l2_cntrl14.responseFromL2Cache.avg_stall_time  4930.998449                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl14.responseToL2Cache.avg_buf_msgs     0.000930                       # Average number of messages in buffer
system.ruby.l2_cntrl14.responseToL2Cache.avg_stall_time  5325.511248                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl14.triggerQueue.avg_buf_msgs     0.000043                       # Average number of messages in buffer
system.ruby.l2_cntrl14.triggerQueue.avg_stall_time          333                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl15.GlobalRequestFromL2Cache.avg_buf_msgs     0.000187                       # Average number of messages in buffer
system.ruby.l2_cntrl15.GlobalRequestFromL2Cache.avg_stall_time          333                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl15.L1RequestFromL2Cache.avg_buf_msgs     0.000001                       # Average number of messages in buffer
system.ruby.l2_cntrl15.L1RequestFromL2Cache.avg_stall_time   333.001618                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl15.L1RequestToL2Cache.avg_buf_msgs     0.001821                       # Average number of messages in buffer
system.ruby.l2_cntrl15.L1RequestToL2Cache.avg_stall_time 11315.509464                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl15.L1RequestToL2Cache.num_msg_stalls          879                       # Number of times messages were stalled
system.ruby.l2_cntrl15.L2cache.demand_accesses      2981476                       # Number of cache demand accesses
system.ruby.l2_cntrl15.L2cache.demand_hits      2525801                       # Number of cache demand hits
system.ruby.l2_cntrl15.L2cache.demand_misses       455675                       # Number of cache demand misses
system.ruby.l2_cntrl15.fully_busy_cycles          101                       # cycles for which number of transistions == max transitions
system.ruby.l2_cntrl15.pwrStateResidencyTicks::UNDEFINED 2842138133883                       # Cumulative time (in ticks) in various power states
system.ruby.l2_cntrl15.responseFromL2Cache.avg_buf_msgs     0.011848                       # Average number of messages in buffer
system.ruby.l2_cntrl15.responseFromL2Cache.avg_stall_time  4920.518914                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl15.responseToL2Cache.avg_buf_msgs     0.000927                       # Average number of messages in buffer
system.ruby.l2_cntrl15.responseToL2Cache.avg_stall_time  5982.367824                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl15.triggerQueue.avg_buf_msgs     0.000043                       # Average number of messages in buffer
system.ruby.l2_cntrl15.triggerQueue.avg_stall_time          333                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl2.GlobalRequestFromL2Cache.avg_buf_msgs     0.000187                       # Average number of messages in buffer
system.ruby.l2_cntrl2.GlobalRequestFromL2Cache.avg_stall_time          333                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl2.L1RequestFromL2Cache.avg_buf_msgs     0.000001                       # Average number of messages in buffer
system.ruby.l2_cntrl2.L1RequestFromL2Cache.avg_stall_time   333.001263                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl2.L1RequestToL2Cache.avg_buf_msgs     0.001847                       # Average number of messages in buffer
system.ruby.l2_cntrl2.L1RequestToL2Cache.avg_stall_time  8692.163280                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl2.L1RequestToL2Cache.num_msg_stalls          857                       # Number of times messages were stalled
system.ruby.l2_cntrl2.L2cache.demand_accesses      3029416                       # Number of cache demand accesses
system.ruby.l2_cntrl2.L2cache.demand_hits      2574244                       # Number of cache demand hits
system.ruby.l2_cntrl2.L2cache.demand_misses       455172                       # Number of cache demand misses
system.ruby.l2_cntrl2.fully_busy_cycles           100                       # cycles for which number of transistions == max transitions
system.ruby.l2_cntrl2.pwrStateResidencyTicks::UNDEFINED 2842138133883                       # Cumulative time (in ticks) in various power states
system.ruby.l2_cntrl2.responseFromL2Cache.avg_buf_msgs     0.012069                       # Average number of messages in buffer
system.ruby.l2_cntrl2.responseFromL2Cache.avg_stall_time  4934.869541                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl2.responseToL2Cache.avg_buf_msgs     0.000945                       # Average number of messages in buffer
system.ruby.l2_cntrl2.responseToL2Cache.avg_stall_time  3386.881103                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl2.triggerQueue.avg_buf_msgs     0.000043                       # Average number of messages in buffer
system.ruby.l2_cntrl2.triggerQueue.avg_stall_time          333                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl3.GlobalRequestFromL2Cache.avg_buf_msgs     0.000187                       # Average number of messages in buffer
system.ruby.l2_cntrl3.GlobalRequestFromL2Cache.avg_stall_time          333                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl3.L1RequestFromL2Cache.avg_buf_msgs     0.000001                       # Average number of messages in buffer
system.ruby.l2_cntrl3.L1RequestFromL2Cache.avg_stall_time   333.010890                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl3.L1RequestToL2Cache.avg_buf_msgs     0.001839                       # Average number of messages in buffer
system.ruby.l2_cntrl3.L1RequestToL2Cache.avg_stall_time  9349.082021                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl3.L1RequestToL2Cache.num_msg_stalls         1043                       # Number of times messages were stalled
system.ruby.l2_cntrl3.L2cache.demand_accesses      3000292                       # Number of cache demand accesses
system.ruby.l2_cntrl3.L2cache.demand_hits      2545123                       # Number of cache demand hits
system.ruby.l2_cntrl3.L2cache.demand_misses       455169                       # Number of cache demand misses
system.ruby.l2_cntrl3.fully_busy_cycles           135                       # cycles for which number of transistions == max transitions
system.ruby.l2_cntrl3.pwrStateResidencyTicks::UNDEFINED 2842138133883                       # Cumulative time (in ticks) in various power states
system.ruby.l2_cntrl3.responseFromL2Cache.avg_buf_msgs     0.011936                       # Average number of messages in buffer
system.ruby.l2_cntrl3.responseFromL2Cache.avg_stall_time  4924.225177                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl3.responseToL2Cache.avg_buf_msgs     0.000935                       # Average number of messages in buffer
system.ruby.l2_cntrl3.responseToL2Cache.avg_stall_time  4041.771891                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl3.triggerQueue.avg_buf_msgs     0.000043                       # Average number of messages in buffer
system.ruby.l2_cntrl3.triggerQueue.avg_stall_time          333                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl4.GlobalRequestFromL2Cache.avg_buf_msgs     0.000187                       # Average number of messages in buffer
system.ruby.l2_cntrl4.GlobalRequestFromL2Cache.avg_stall_time          333                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl4.L1RequestFromL2Cache.avg_buf_msgs     0.000001                       # Average number of messages in buffer
system.ruby.l2_cntrl4.L1RequestFromL2Cache.avg_stall_time   333.056983                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl4.L1RequestToL2Cache.avg_buf_msgs     0.001840                       # Average number of messages in buffer
system.ruby.l2_cntrl4.L1RequestToL2Cache.avg_stall_time  8057.456798                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl4.L1RequestToL2Cache.num_msg_stalls          981                       # Number of times messages were stalled
system.ruby.l2_cntrl4.L2cache.demand_accesses      3002634                       # Number of cache demand accesses
system.ruby.l2_cntrl4.L2cache.demand_hits      2547201                       # Number of cache demand hits
system.ruby.l2_cntrl4.L2cache.demand_misses       455433                       # Number of cache demand misses
system.ruby.l2_cntrl4.fully_busy_cycles           137                       # cycles for which number of transistions == max transitions
system.ruby.l2_cntrl4.pwrStateResidencyTicks::UNDEFINED 2842138133883                       # Cumulative time (in ticks) in various power states
system.ruby.l2_cntrl4.responseFromL2Cache.avg_buf_msgs     0.011946                       # Average number of messages in buffer
system.ruby.l2_cntrl4.responseFromL2Cache.avg_stall_time  4943.321899                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl4.responseToL2Cache.avg_buf_msgs     0.000935                       # Average number of messages in buffer
system.ruby.l2_cntrl4.responseToL2Cache.avg_stall_time  2742.867060                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl4.triggerQueue.avg_buf_msgs     0.000043                       # Average number of messages in buffer
system.ruby.l2_cntrl4.triggerQueue.avg_stall_time          333                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl5.GlobalRequestFromL2Cache.avg_buf_msgs     0.000187                       # Average number of messages in buffer
system.ruby.l2_cntrl5.GlobalRequestFromL2Cache.avg_stall_time          333                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl5.L1RequestFromL2Cache.avg_buf_msgs     0.000001                       # Average number of messages in buffer
system.ruby.l2_cntrl5.L1RequestFromL2Cache.avg_stall_time   315.118500                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl5.L1RequestToL2Cache.avg_buf_msgs     0.001838                       # Average number of messages in buffer
system.ruby.l2_cntrl5.L1RequestToL2Cache.avg_stall_time  8726.320237                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl5.L1RequestToL2Cache.num_msg_stalls         1390                       # Number of times messages were stalled
system.ruby.l2_cntrl5.L2cache.demand_accesses      2994151                       # Number of cache demand accesses
system.ruby.l2_cntrl5.L2cache.demand_hits      2538656                       # Number of cache demand hits
system.ruby.l2_cntrl5.L2cache.demand_misses       455495                       # Number of cache demand misses
system.ruby.l2_cntrl5.fully_busy_cycles           221                       # cycles for which number of transistions == max transitions
system.ruby.l2_cntrl5.pwrStateResidencyTicks::UNDEFINED 2842138133883                       # Cumulative time (in ticks) in various power states
system.ruby.l2_cntrl5.responseFromL2Cache.avg_buf_msgs     0.011906                       # Average number of messages in buffer
system.ruby.l2_cntrl5.responseFromL2Cache.avg_stall_time  4931.632018                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl5.responseToL2Cache.avg_buf_msgs     0.000932                       # Average number of messages in buffer
system.ruby.l2_cntrl5.responseToL2Cache.avg_stall_time  3377.427730                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl5.triggerQueue.avg_buf_msgs     0.000043                       # Average number of messages in buffer
system.ruby.l2_cntrl5.triggerQueue.avg_stall_time          333                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl6.GlobalRequestFromL2Cache.avg_buf_msgs     0.000187                       # Average number of messages in buffer
system.ruby.l2_cntrl6.GlobalRequestFromL2Cache.avg_stall_time          333                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl6.L1RequestFromL2Cache.avg_buf_msgs     0.000001                       # Average number of messages in buffer
system.ruby.l2_cntrl6.L1RequestFromL2Cache.avg_stall_time   333.000484                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl6.L1RequestToL2Cache.avg_buf_msgs     0.001838                       # Average number of messages in buffer
system.ruby.l2_cntrl6.L1RequestToL2Cache.avg_stall_time  9356.962368                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl6.L1RequestToL2Cache.num_msg_stalls         1108                       # Number of times messages were stalled
system.ruby.l2_cntrl6.L2cache.demand_accesses      2987321                       # Number of cache demand accesses
system.ruby.l2_cntrl6.L2cache.demand_hits      2531889                       # Number of cache demand hits
system.ruby.l2_cntrl6.L2cache.demand_misses       455432                       # Number of cache demand misses
system.ruby.l2_cntrl6.fully_busy_cycles           155                       # cycles for which number of transistions == max transitions
system.ruby.l2_cntrl6.pwrStateResidencyTicks::UNDEFINED 2842138133883                       # Cumulative time (in ticks) in various power states
system.ruby.l2_cntrl6.responseFromL2Cache.avg_buf_msgs     0.011876                       # Average number of messages in buffer
system.ruby.l2_cntrl6.responseFromL2Cache.avg_stall_time  4916.533591                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl6.responseToL2Cache.avg_buf_msgs     0.000930                       # Average number of messages in buffer
system.ruby.l2_cntrl6.responseToL2Cache.avg_stall_time  4022.408580                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl6.triggerQueue.avg_buf_msgs     0.000043                       # Average number of messages in buffer
system.ruby.l2_cntrl6.triggerQueue.avg_stall_time          333                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl7.GlobalRequestFromL2Cache.avg_buf_msgs     0.000187                       # Average number of messages in buffer
system.ruby.l2_cntrl7.GlobalRequestFromL2Cache.avg_stall_time          333                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl7.L1RequestFromL2Cache.avg_buf_msgs     0.000001                       # Average number of messages in buffer
system.ruby.l2_cntrl7.L1RequestFromL2Cache.avg_stall_time   333.044315                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl7.L1RequestToL2Cache.avg_buf_msgs     0.001831                       # Average number of messages in buffer
system.ruby.l2_cntrl7.L1RequestToL2Cache.avg_stall_time 10033.835546                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl7.L1RequestToL2Cache.num_msg_stalls         1095                       # Number of times messages were stalled
system.ruby.l2_cntrl7.L2cache.demand_accesses      2984302                       # Number of cache demand accesses
system.ruby.l2_cntrl7.L2cache.demand_hits      2528831                       # Number of cache demand hits
system.ruby.l2_cntrl7.L2cache.demand_misses       455471                       # Number of cache demand misses
system.ruby.l2_cntrl7.fully_busy_cycles           152                       # cycles for which number of transistions == max transitions
system.ruby.l2_cntrl7.pwrStateResidencyTicks::UNDEFINED 2842138133883                       # Cumulative time (in ticks) in various power states
system.ruby.l2_cntrl7.responseFromL2Cache.avg_buf_msgs     0.011862                       # Average number of messages in buffer
system.ruby.l2_cntrl7.responseFromL2Cache.avg_stall_time  4929.110299                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl7.responseToL2Cache.avg_buf_msgs     0.000928                       # Average number of messages in buffer
system.ruby.l2_cntrl7.responseToL2Cache.avg_stall_time  4678.609547                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl7.triggerQueue.avg_buf_msgs     0.000043                       # Average number of messages in buffer
system.ruby.l2_cntrl7.triggerQueue.avg_stall_time          333                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl8.GlobalRequestFromL2Cache.avg_buf_msgs     0.000187                       # Average number of messages in buffer
system.ruby.l2_cntrl8.GlobalRequestFromL2Cache.avg_stall_time          333                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl8.L1RequestFromL2Cache.avg_buf_msgs     0.000001                       # Average number of messages in buffer
system.ruby.l2_cntrl8.L1RequestFromL2Cache.avg_stall_time   333.043043                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl8.L1RequestToL2Cache.avg_buf_msgs     0.001832                       # Average number of messages in buffer
system.ruby.l2_cntrl8.L1RequestToL2Cache.avg_stall_time  8739.561341                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl8.L1RequestToL2Cache.num_msg_stalls         1211                       # Number of times messages were stalled
system.ruby.l2_cntrl8.L2cache.demand_accesses      2986095                       # Number of cache demand accesses
system.ruby.l2_cntrl8.L2cache.demand_hits      2530692                       # Number of cache demand hits
system.ruby.l2_cntrl8.L2cache.demand_misses       455403                       # Number of cache demand misses
system.ruby.l2_cntrl8.fully_busy_cycles           177                       # cycles for which number of transistions == max transitions
system.ruby.l2_cntrl8.pwrStateResidencyTicks::UNDEFINED 2842138133883                       # Cumulative time (in ticks) in various power states
system.ruby.l2_cntrl8.responseFromL2Cache.avg_buf_msgs     0.011870                       # Average number of messages in buffer
system.ruby.l2_cntrl8.responseFromL2Cache.avg_stall_time  4930.112828                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl8.responseToL2Cache.avg_buf_msgs     0.000928                       # Average number of messages in buffer
system.ruby.l2_cntrl8.responseToL2Cache.avg_stall_time  3387.486537                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl8.triggerQueue.avg_buf_msgs     0.000043                       # Average number of messages in buffer
system.ruby.l2_cntrl8.triggerQueue.avg_stall_time          333                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl9.GlobalRequestFromL2Cache.avg_buf_msgs     0.000187                       # Average number of messages in buffer
system.ruby.l2_cntrl9.GlobalRequestFromL2Cache.avg_stall_time          333                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl9.L1RequestFromL2Cache.avg_buf_msgs     0.000001                       # Average number of messages in buffer
system.ruby.l2_cntrl9.L1RequestFromL2Cache.avg_stall_time   333.000430                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl9.L1RequestToL2Cache.avg_buf_msgs     0.001824                       # Average number of messages in buffer
system.ruby.l2_cntrl9.L1RequestToL2Cache.avg_stall_time  9370.455242                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl9.L1RequestToL2Cache.num_msg_stalls          810                       # Number of times messages were stalled
system.ruby.l2_cntrl9.L2cache.demand_accesses      2983140                       # Number of cache demand accesses
system.ruby.l2_cntrl9.L2cache.demand_hits      2527814                       # Number of cache demand hits
system.ruby.l2_cntrl9.L2cache.demand_misses       455326                       # Number of cache demand misses
system.ruby.l2_cntrl9.fully_busy_cycles            89                       # cycles for which number of transistions == max transitions
system.ruby.l2_cntrl9.pwrStateResidencyTicks::UNDEFINED 2842138133883                       # Cumulative time (in ticks) in various power states
system.ruby.l2_cntrl9.responseFromL2Cache.avg_buf_msgs     0.011857                       # Average number of messages in buffer
system.ruby.l2_cntrl9.responseFromL2Cache.avg_stall_time  4923.201319                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl9.responseToL2Cache.avg_buf_msgs     0.000927                       # Average number of messages in buffer
system.ruby.l2_cntrl9.responseToL2Cache.avg_stall_time  4022.289784                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl9.triggerQueue.avg_buf_msgs     0.000043                       # Average number of messages in buffer
system.ruby.l2_cntrl9.triggerQueue.avg_stall_time          333                       # Average number of cycles messages are stalled in this MB
system.ruby.latency_hist_seqr::bucket_size          512                      
system.ruby.latency_hist_seqr::max_bucket         5119                      
system.ruby.latency_hist_seqr::samples      551956330                      
system.ruby.latency_hist_seqr::mean         11.341989                      
system.ruby.latency_hist_seqr::gmean         1.440284                      
system.ruby.latency_hist_seqr::stdev        90.552648                      
system.ruby.latency_hist_seqr            |   550570092     99.75%     99.75% |      153043      0.03%     99.78% |       28660      0.01%     99.78% |     1204325      0.22%    100.00% |         206      0.00%    100.00% |           3      0.00%    100.00% |           0      0.00%    100.00% |           1      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.latency_hist_seqr::total        551956330                      
system.ruby.memctrl_clk_domain.clock              999                       # Clock period in ticks
system.ruby.miss_latency_hist_seqr::bucket_size          512                      
system.ruby.miss_latency_hist_seqr::max_bucket         5119                      
system.ruby.miss_latency_hist_seqr::samples     47926684                      
system.ruby.miss_latency_hist_seqr::mean   120.102683                      
system.ruby.miss_latency_hist_seqr::gmean    66.678065                      
system.ruby.miss_latency_hist_seqr::stdev   285.448085                      
system.ruby.miss_latency_hist_seqr       |    46540446     97.11%     97.11% |      153043      0.32%     97.43% |       28660      0.06%     97.49% |     1204325      2.51%    100.00% |         206      0.00%    100.00% |           3      0.00%    100.00% |           0      0.00%    100.00% |           1      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.miss_latency_hist_seqr::total     47926684                      
system.ruby.network.average_flit_latency    19.297061                      
system.ruby.network.average_flit_network_latency    12.716001                      
system.ruby.network.average_flit_queueing_latency     6.581060                      
system.ruby.network.average_flit_vnet_latency |   15.664889                       |   14.095410                       |   10.480039                      
system.ruby.network.average_flit_vqueue_latency |    1.183521                       |           1                       |   10.881270                      
system.ruby.network.average_hops             2.934465                      
system.ruby.network.average_packet_latency    15.995497                      
system.ruby.network.average_packet_network_latency    12.363120                      
system.ruby.network.average_packet_queueing_latency     3.632377                      
system.ruby.network.average_packet_vnet_latency |   14.679906                       |   12.736469                       |   10.527975                      
system.ruby.network.average_packet_vqueue_latency |    1.381084                       |           1                       |    5.597283                      
system.ruby.network.avg_link_utilization     0.756484                      
system.ruby.network.avg_vc_load          |    0.211096     27.90%     27.90% |    0.063932      8.45%     36.36% |    0.018681      2.47%     38.83% |    0.015682      2.07%     40.90% |    0.021712      2.87%     43.77% |    0.001566      0.21%     43.98% |    0.001453      0.19%     44.17% |    0.001450      0.19%     44.36% |    0.343675     45.43%     89.79% |    0.034391      4.55%     94.34% |    0.021488      2.84%     97.18% |    0.021359      2.82%    100.00%
system.ruby.network.avg_vc_load::total       0.756484                      
system.ruby.network.ext_in_link_utilization    703970118                      
system.ruby.network.ext_links00.credit_links0.pwrStateResidencyTicks::UNDEFINED 2842138133883                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links00.credit_links1.pwrStateResidencyTicks::UNDEFINED 2842138133883                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links00.network_links0.pwrStateResidencyTicks::UNDEFINED 2842138133883                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links00.network_links1.pwrStateResidencyTicks::UNDEFINED 2842138133883                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links01.credit_links0.pwrStateResidencyTicks::UNDEFINED 2842138133883                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links01.credit_links1.pwrStateResidencyTicks::UNDEFINED 2842138133883                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links01.network_links0.pwrStateResidencyTicks::UNDEFINED 2842138133883                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links01.network_links1.pwrStateResidencyTicks::UNDEFINED 2842138133883                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links02.credit_links0.pwrStateResidencyTicks::UNDEFINED 2842138133883                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links02.credit_links1.pwrStateResidencyTicks::UNDEFINED 2842138133883                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links02.network_links0.pwrStateResidencyTicks::UNDEFINED 2842138133883                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links02.network_links1.pwrStateResidencyTicks::UNDEFINED 2842138133883                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links03.credit_links0.pwrStateResidencyTicks::UNDEFINED 2842138133883                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links03.credit_links1.pwrStateResidencyTicks::UNDEFINED 2842138133883                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links03.network_links0.pwrStateResidencyTicks::UNDEFINED 2842138133883                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links03.network_links1.pwrStateResidencyTicks::UNDEFINED 2842138133883                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links04.credit_links0.pwrStateResidencyTicks::UNDEFINED 2842138133883                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links04.credit_links1.pwrStateResidencyTicks::UNDEFINED 2842138133883                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links04.network_links0.pwrStateResidencyTicks::UNDEFINED 2842138133883                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links04.network_links1.pwrStateResidencyTicks::UNDEFINED 2842138133883                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links05.credit_links0.pwrStateResidencyTicks::UNDEFINED 2842138133883                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links05.credit_links1.pwrStateResidencyTicks::UNDEFINED 2842138133883                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links05.network_links0.pwrStateResidencyTicks::UNDEFINED 2842138133883                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links05.network_links1.pwrStateResidencyTicks::UNDEFINED 2842138133883                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links06.credit_links0.pwrStateResidencyTicks::UNDEFINED 2842138133883                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links06.credit_links1.pwrStateResidencyTicks::UNDEFINED 2842138133883                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links06.network_links0.pwrStateResidencyTicks::UNDEFINED 2842138133883                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links06.network_links1.pwrStateResidencyTicks::UNDEFINED 2842138133883                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links07.credit_links0.pwrStateResidencyTicks::UNDEFINED 2842138133883                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links07.credit_links1.pwrStateResidencyTicks::UNDEFINED 2842138133883                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links07.network_links0.pwrStateResidencyTicks::UNDEFINED 2842138133883                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links07.network_links1.pwrStateResidencyTicks::UNDEFINED 2842138133883                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links08.credit_links0.pwrStateResidencyTicks::UNDEFINED 2842138133883                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links08.credit_links1.pwrStateResidencyTicks::UNDEFINED 2842138133883                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links08.network_links0.pwrStateResidencyTicks::UNDEFINED 2842138133883                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links08.network_links1.pwrStateResidencyTicks::UNDEFINED 2842138133883                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links09.credit_links0.pwrStateResidencyTicks::UNDEFINED 2842138133883                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links09.credit_links1.pwrStateResidencyTicks::UNDEFINED 2842138133883                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links09.network_links0.pwrStateResidencyTicks::UNDEFINED 2842138133883                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links09.network_links1.pwrStateResidencyTicks::UNDEFINED 2842138133883                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links10.credit_links0.pwrStateResidencyTicks::UNDEFINED 2842138133883                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links10.credit_links1.pwrStateResidencyTicks::UNDEFINED 2842138133883                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links10.network_links0.pwrStateResidencyTicks::UNDEFINED 2842138133883                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links10.network_links1.pwrStateResidencyTicks::UNDEFINED 2842138133883                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links11.credit_links0.pwrStateResidencyTicks::UNDEFINED 2842138133883                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links11.credit_links1.pwrStateResidencyTicks::UNDEFINED 2842138133883                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links11.network_links0.pwrStateResidencyTicks::UNDEFINED 2842138133883                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links11.network_links1.pwrStateResidencyTicks::UNDEFINED 2842138133883                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links12.credit_links0.pwrStateResidencyTicks::UNDEFINED 2842138133883                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links12.credit_links1.pwrStateResidencyTicks::UNDEFINED 2842138133883                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links12.network_links0.pwrStateResidencyTicks::UNDEFINED 2842138133883                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links12.network_links1.pwrStateResidencyTicks::UNDEFINED 2842138133883                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links13.credit_links0.pwrStateResidencyTicks::UNDEFINED 2842138133883                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links13.credit_links1.pwrStateResidencyTicks::UNDEFINED 2842138133883                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links13.network_links0.pwrStateResidencyTicks::UNDEFINED 2842138133883                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links13.network_links1.pwrStateResidencyTicks::UNDEFINED 2842138133883                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links14.credit_links0.pwrStateResidencyTicks::UNDEFINED 2842138133883                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links14.credit_links1.pwrStateResidencyTicks::UNDEFINED 2842138133883                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links14.network_links0.pwrStateResidencyTicks::UNDEFINED 2842138133883                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links14.network_links1.pwrStateResidencyTicks::UNDEFINED 2842138133883                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links15.credit_links0.pwrStateResidencyTicks::UNDEFINED 2842138133883                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links15.credit_links1.pwrStateResidencyTicks::UNDEFINED 2842138133883                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links15.network_links0.pwrStateResidencyTicks::UNDEFINED 2842138133883                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links15.network_links1.pwrStateResidencyTicks::UNDEFINED 2842138133883                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links16.credit_links0.pwrStateResidencyTicks::UNDEFINED 2842138133883                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links16.credit_links1.pwrStateResidencyTicks::UNDEFINED 2842138133883                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links16.network_links0.pwrStateResidencyTicks::UNDEFINED 2842138133883                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links16.network_links1.pwrStateResidencyTicks::UNDEFINED 2842138133883                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links17.credit_links0.pwrStateResidencyTicks::UNDEFINED 2842138133883                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links17.credit_links1.pwrStateResidencyTicks::UNDEFINED 2842138133883                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links17.network_links0.pwrStateResidencyTicks::UNDEFINED 2842138133883                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links17.network_links1.pwrStateResidencyTicks::UNDEFINED 2842138133883                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links18.credit_links0.pwrStateResidencyTicks::UNDEFINED 2842138133883                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links18.credit_links1.pwrStateResidencyTicks::UNDEFINED 2842138133883                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links18.network_links0.pwrStateResidencyTicks::UNDEFINED 2842138133883                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links18.network_links1.pwrStateResidencyTicks::UNDEFINED 2842138133883                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links19.credit_links0.pwrStateResidencyTicks::UNDEFINED 2842138133883                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links19.credit_links1.pwrStateResidencyTicks::UNDEFINED 2842138133883                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links19.network_links0.pwrStateResidencyTicks::UNDEFINED 2842138133883                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links19.network_links1.pwrStateResidencyTicks::UNDEFINED 2842138133883                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links20.credit_links0.pwrStateResidencyTicks::UNDEFINED 2842138133883                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links20.credit_links1.pwrStateResidencyTicks::UNDEFINED 2842138133883                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links20.network_links0.pwrStateResidencyTicks::UNDEFINED 2842138133883                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links20.network_links1.pwrStateResidencyTicks::UNDEFINED 2842138133883                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links21.credit_links0.pwrStateResidencyTicks::UNDEFINED 2842138133883                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links21.credit_links1.pwrStateResidencyTicks::UNDEFINED 2842138133883                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links21.network_links0.pwrStateResidencyTicks::UNDEFINED 2842138133883                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links21.network_links1.pwrStateResidencyTicks::UNDEFINED 2842138133883                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links22.credit_links0.pwrStateResidencyTicks::UNDEFINED 2842138133883                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links22.credit_links1.pwrStateResidencyTicks::UNDEFINED 2842138133883                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links22.network_links0.pwrStateResidencyTicks::UNDEFINED 2842138133883                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links22.network_links1.pwrStateResidencyTicks::UNDEFINED 2842138133883                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links23.credit_links0.pwrStateResidencyTicks::UNDEFINED 2842138133883                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links23.credit_links1.pwrStateResidencyTicks::UNDEFINED 2842138133883                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links23.network_links0.pwrStateResidencyTicks::UNDEFINED 2842138133883                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links23.network_links1.pwrStateResidencyTicks::UNDEFINED 2842138133883                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links24.credit_links0.pwrStateResidencyTicks::UNDEFINED 2842138133883                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links24.credit_links1.pwrStateResidencyTicks::UNDEFINED 2842138133883                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links24.network_links0.pwrStateResidencyTicks::UNDEFINED 2842138133883                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links24.network_links1.pwrStateResidencyTicks::UNDEFINED 2842138133883                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links25.credit_links0.pwrStateResidencyTicks::UNDEFINED 2842138133883                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links25.credit_links1.pwrStateResidencyTicks::UNDEFINED 2842138133883                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links25.network_links0.pwrStateResidencyTicks::UNDEFINED 2842138133883                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links25.network_links1.pwrStateResidencyTicks::UNDEFINED 2842138133883                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links26.credit_links0.pwrStateResidencyTicks::UNDEFINED 2842138133883                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links26.credit_links1.pwrStateResidencyTicks::UNDEFINED 2842138133883                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links26.network_links0.pwrStateResidencyTicks::UNDEFINED 2842138133883                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links26.network_links1.pwrStateResidencyTicks::UNDEFINED 2842138133883                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links27.credit_links0.pwrStateResidencyTicks::UNDEFINED 2842138133883                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links27.credit_links1.pwrStateResidencyTicks::UNDEFINED 2842138133883                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links27.network_links0.pwrStateResidencyTicks::UNDEFINED 2842138133883                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links27.network_links1.pwrStateResidencyTicks::UNDEFINED 2842138133883                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links28.credit_links0.pwrStateResidencyTicks::UNDEFINED 2842138133883                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links28.credit_links1.pwrStateResidencyTicks::UNDEFINED 2842138133883                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links28.network_links0.pwrStateResidencyTicks::UNDEFINED 2842138133883                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links28.network_links1.pwrStateResidencyTicks::UNDEFINED 2842138133883                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links29.credit_links0.pwrStateResidencyTicks::UNDEFINED 2842138133883                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links29.credit_links1.pwrStateResidencyTicks::UNDEFINED 2842138133883                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links29.network_links0.pwrStateResidencyTicks::UNDEFINED 2842138133883                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links29.network_links1.pwrStateResidencyTicks::UNDEFINED 2842138133883                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links30.credit_links0.pwrStateResidencyTicks::UNDEFINED 2842138133883                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links30.credit_links1.pwrStateResidencyTicks::UNDEFINED 2842138133883                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links30.network_links0.pwrStateResidencyTicks::UNDEFINED 2842138133883                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links30.network_links1.pwrStateResidencyTicks::UNDEFINED 2842138133883                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links31.credit_links0.pwrStateResidencyTicks::UNDEFINED 2842138133883                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links31.credit_links1.pwrStateResidencyTicks::UNDEFINED 2842138133883                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links31.network_links0.pwrStateResidencyTicks::UNDEFINED 2842138133883                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links31.network_links1.pwrStateResidencyTicks::UNDEFINED 2842138133883                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links32.credit_links0.pwrStateResidencyTicks::UNDEFINED 2842138133883                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links32.credit_links1.pwrStateResidencyTicks::UNDEFINED 2842138133883                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links32.network_links0.pwrStateResidencyTicks::UNDEFINED 2842138133883                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links32.network_links1.pwrStateResidencyTicks::UNDEFINED 2842138133883                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links33.credit_links0.pwrStateResidencyTicks::UNDEFINED 2842138133883                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links33.credit_links1.pwrStateResidencyTicks::UNDEFINED 2842138133883                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links33.network_links0.pwrStateResidencyTicks::UNDEFINED 2842138133883                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links33.network_links1.pwrStateResidencyTicks::UNDEFINED 2842138133883                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links34.credit_links0.pwrStateResidencyTicks::UNDEFINED 2842138133883                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links34.credit_links1.pwrStateResidencyTicks::UNDEFINED 2842138133883                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links34.network_links0.pwrStateResidencyTicks::UNDEFINED 2842138133883                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links34.network_links1.pwrStateResidencyTicks::UNDEFINED 2842138133883                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links35.credit_links0.pwrStateResidencyTicks::UNDEFINED 2842138133883                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links35.credit_links1.pwrStateResidencyTicks::UNDEFINED 2842138133883                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links35.network_links0.pwrStateResidencyTicks::UNDEFINED 2842138133883                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links35.network_links1.pwrStateResidencyTicks::UNDEFINED 2842138133883                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links36.credit_links0.pwrStateResidencyTicks::UNDEFINED 2842138133883                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links36.credit_links1.pwrStateResidencyTicks::UNDEFINED 2842138133883                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links36.network_links0.pwrStateResidencyTicks::UNDEFINED 2842138133883                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links36.network_links1.pwrStateResidencyTicks::UNDEFINED 2842138133883                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links37.credit_links0.pwrStateResidencyTicks::UNDEFINED 2842138133883                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links37.credit_links1.pwrStateResidencyTicks::UNDEFINED 2842138133883                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links37.network_links0.pwrStateResidencyTicks::UNDEFINED 2842138133883                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links37.network_links1.pwrStateResidencyTicks::UNDEFINED 2842138133883                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links38.credit_links0.pwrStateResidencyTicks::UNDEFINED 2842138133883                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links38.credit_links1.pwrStateResidencyTicks::UNDEFINED 2842138133883                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links38.network_links0.pwrStateResidencyTicks::UNDEFINED 2842138133883                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links38.network_links1.pwrStateResidencyTicks::UNDEFINED 2842138133883                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links39.credit_links0.pwrStateResidencyTicks::UNDEFINED 2842138133883                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links39.credit_links1.pwrStateResidencyTicks::UNDEFINED 2842138133883                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links39.network_links0.pwrStateResidencyTicks::UNDEFINED 2842138133883                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links39.network_links1.pwrStateResidencyTicks::UNDEFINED 2842138133883                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links40.credit_links0.pwrStateResidencyTicks::UNDEFINED 2842138133883                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links40.credit_links1.pwrStateResidencyTicks::UNDEFINED 2842138133883                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links40.network_links0.pwrStateResidencyTicks::UNDEFINED 2842138133883                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links40.network_links1.pwrStateResidencyTicks::UNDEFINED 2842138133883                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links41.credit_links0.pwrStateResidencyTicks::UNDEFINED 2842138133883                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links41.credit_links1.pwrStateResidencyTicks::UNDEFINED 2842138133883                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links41.network_links0.pwrStateResidencyTicks::UNDEFINED 2842138133883                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links41.network_links1.pwrStateResidencyTicks::UNDEFINED 2842138133883                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links42.credit_links0.pwrStateResidencyTicks::UNDEFINED 2842138133883                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links42.credit_links1.pwrStateResidencyTicks::UNDEFINED 2842138133883                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links42.network_links0.pwrStateResidencyTicks::UNDEFINED 2842138133883                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links42.network_links1.pwrStateResidencyTicks::UNDEFINED 2842138133883                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links43.credit_links0.pwrStateResidencyTicks::UNDEFINED 2842138133883                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links43.credit_links1.pwrStateResidencyTicks::UNDEFINED 2842138133883                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links43.network_links0.pwrStateResidencyTicks::UNDEFINED 2842138133883                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links43.network_links1.pwrStateResidencyTicks::UNDEFINED 2842138133883                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links44.credit_links0.pwrStateResidencyTicks::UNDEFINED 2842138133883                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links44.credit_links1.pwrStateResidencyTicks::UNDEFINED 2842138133883                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links44.network_links0.pwrStateResidencyTicks::UNDEFINED 2842138133883                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links44.network_links1.pwrStateResidencyTicks::UNDEFINED 2842138133883                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links45.credit_links0.pwrStateResidencyTicks::UNDEFINED 2842138133883                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links45.credit_links1.pwrStateResidencyTicks::UNDEFINED 2842138133883                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links45.network_links0.pwrStateResidencyTicks::UNDEFINED 2842138133883                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links45.network_links1.pwrStateResidencyTicks::UNDEFINED 2842138133883                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links46.credit_links0.pwrStateResidencyTicks::UNDEFINED 2842138133883                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links46.credit_links1.pwrStateResidencyTicks::UNDEFINED 2842138133883                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links46.network_links0.pwrStateResidencyTicks::UNDEFINED 2842138133883                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links46.network_links1.pwrStateResidencyTicks::UNDEFINED 2842138133883                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links47.credit_links0.pwrStateResidencyTicks::UNDEFINED 2842138133883                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links47.credit_links1.pwrStateResidencyTicks::UNDEFINED 2842138133883                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links47.network_links0.pwrStateResidencyTicks::UNDEFINED 2842138133883                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links47.network_links1.pwrStateResidencyTicks::UNDEFINED 2842138133883                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_out_link_utilization    703970117                      
system.ruby.network.flit_network_latency |  4464586749                       |   375596407                       |  4111501783                      
system.ruby.network.flit_queueing_latency |   337310657                       |    26646718                       |  4268911975                      
system.ruby.network.flits_injected       |   285005969     40.49%     40.49% |    26646718      3.79%     44.27% |   392317431     55.73%    100.00%
system.ruby.network.flits_injected::total    703970118                      
system.ruby.network.flits_received       |   285005969     40.49%     40.49% |    26646718      3.79%     44.27% |   392317430     55.73%    100.00%
system.ruby.network.flits_received::total    703970117                      
system.ruby.network.int_link_utilization   2065775717                      
system.ruby.network.int_links00.credit_link.pwrStateResidencyTicks::UNDEFINED 2842138133883                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links00.network_link.pwrStateResidencyTicks::UNDEFINED 2842138133883                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links01.credit_link.pwrStateResidencyTicks::UNDEFINED 2842138133883                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links01.network_link.pwrStateResidencyTicks::UNDEFINED 2842138133883                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links02.credit_link.pwrStateResidencyTicks::UNDEFINED 2842138133883                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links02.network_link.pwrStateResidencyTicks::UNDEFINED 2842138133883                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links03.credit_link.pwrStateResidencyTicks::UNDEFINED 2842138133883                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links03.network_link.pwrStateResidencyTicks::UNDEFINED 2842138133883                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links04.credit_link.pwrStateResidencyTicks::UNDEFINED 2842138133883                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links04.network_link.pwrStateResidencyTicks::UNDEFINED 2842138133883                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links05.credit_link.pwrStateResidencyTicks::UNDEFINED 2842138133883                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links05.network_link.pwrStateResidencyTicks::UNDEFINED 2842138133883                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links06.credit_link.pwrStateResidencyTicks::UNDEFINED 2842138133883                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links06.network_link.pwrStateResidencyTicks::UNDEFINED 2842138133883                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links07.credit_link.pwrStateResidencyTicks::UNDEFINED 2842138133883                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links07.network_link.pwrStateResidencyTicks::UNDEFINED 2842138133883                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links08.credit_link.pwrStateResidencyTicks::UNDEFINED 2842138133883                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links08.network_link.pwrStateResidencyTicks::UNDEFINED 2842138133883                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links09.credit_link.pwrStateResidencyTicks::UNDEFINED 2842138133883                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links09.network_link.pwrStateResidencyTicks::UNDEFINED 2842138133883                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links10.credit_link.pwrStateResidencyTicks::UNDEFINED 2842138133883                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links10.network_link.pwrStateResidencyTicks::UNDEFINED 2842138133883                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links11.credit_link.pwrStateResidencyTicks::UNDEFINED 2842138133883                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links11.network_link.pwrStateResidencyTicks::UNDEFINED 2842138133883                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links12.credit_link.pwrStateResidencyTicks::UNDEFINED 2842138133883                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links12.network_link.pwrStateResidencyTicks::UNDEFINED 2842138133883                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links13.credit_link.pwrStateResidencyTicks::UNDEFINED 2842138133883                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links13.network_link.pwrStateResidencyTicks::UNDEFINED 2842138133883                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links14.credit_link.pwrStateResidencyTicks::UNDEFINED 2842138133883                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links14.network_link.pwrStateResidencyTicks::UNDEFINED 2842138133883                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links15.credit_link.pwrStateResidencyTicks::UNDEFINED 2842138133883                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links15.network_link.pwrStateResidencyTicks::UNDEFINED 2842138133883                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links16.credit_link.pwrStateResidencyTicks::UNDEFINED 2842138133883                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links16.network_link.pwrStateResidencyTicks::UNDEFINED 2842138133883                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links17.credit_link.pwrStateResidencyTicks::UNDEFINED 2842138133883                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links17.network_link.pwrStateResidencyTicks::UNDEFINED 2842138133883                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links18.credit_link.pwrStateResidencyTicks::UNDEFINED 2842138133883                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links18.network_link.pwrStateResidencyTicks::UNDEFINED 2842138133883                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links19.credit_link.pwrStateResidencyTicks::UNDEFINED 2842138133883                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links19.network_link.pwrStateResidencyTicks::UNDEFINED 2842138133883                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links20.credit_link.pwrStateResidencyTicks::UNDEFINED 2842138133883                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links20.network_link.pwrStateResidencyTicks::UNDEFINED 2842138133883                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links21.credit_link.pwrStateResidencyTicks::UNDEFINED 2842138133883                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links21.network_link.pwrStateResidencyTicks::UNDEFINED 2842138133883                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links22.credit_link.pwrStateResidencyTicks::UNDEFINED 2842138133883                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links22.network_link.pwrStateResidencyTicks::UNDEFINED 2842138133883                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links23.credit_link.pwrStateResidencyTicks::UNDEFINED 2842138133883                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links23.network_link.pwrStateResidencyTicks::UNDEFINED 2842138133883                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links24.credit_link.pwrStateResidencyTicks::UNDEFINED 2842138133883                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links24.network_link.pwrStateResidencyTicks::UNDEFINED 2842138133883                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links25.credit_link.pwrStateResidencyTicks::UNDEFINED 2842138133883                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links25.network_link.pwrStateResidencyTicks::UNDEFINED 2842138133883                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links26.credit_link.pwrStateResidencyTicks::UNDEFINED 2842138133883                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links26.network_link.pwrStateResidencyTicks::UNDEFINED 2842138133883                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links27.credit_link.pwrStateResidencyTicks::UNDEFINED 2842138133883                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links27.network_link.pwrStateResidencyTicks::UNDEFINED 2842138133883                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links28.credit_link.pwrStateResidencyTicks::UNDEFINED 2842138133883                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links28.network_link.pwrStateResidencyTicks::UNDEFINED 2842138133883                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links29.credit_link.pwrStateResidencyTicks::UNDEFINED 2842138133883                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links29.network_link.pwrStateResidencyTicks::UNDEFINED 2842138133883                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links30.credit_link.pwrStateResidencyTicks::UNDEFINED 2842138133883                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links30.network_link.pwrStateResidencyTicks::UNDEFINED 2842138133883                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links31.credit_link.pwrStateResidencyTicks::UNDEFINED 2842138133883                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links31.network_link.pwrStateResidencyTicks::UNDEFINED 2842138133883                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links32.credit_link.pwrStateResidencyTicks::UNDEFINED 2842138133883                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links32.network_link.pwrStateResidencyTicks::UNDEFINED 2842138133883                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links33.credit_link.pwrStateResidencyTicks::UNDEFINED 2842138133883                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links33.network_link.pwrStateResidencyTicks::UNDEFINED 2842138133883                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links34.credit_link.pwrStateResidencyTicks::UNDEFINED 2842138133883                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links34.network_link.pwrStateResidencyTicks::UNDEFINED 2842138133883                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links35.credit_link.pwrStateResidencyTicks::UNDEFINED 2842138133883                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links35.network_link.pwrStateResidencyTicks::UNDEFINED 2842138133883                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links36.credit_link.pwrStateResidencyTicks::UNDEFINED 2842138133883                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links36.network_link.pwrStateResidencyTicks::UNDEFINED 2842138133883                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links37.credit_link.pwrStateResidencyTicks::UNDEFINED 2842138133883                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links37.network_link.pwrStateResidencyTicks::UNDEFINED 2842138133883                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links38.credit_link.pwrStateResidencyTicks::UNDEFINED 2842138133883                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links38.network_link.pwrStateResidencyTicks::UNDEFINED 2842138133883                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links39.credit_link.pwrStateResidencyTicks::UNDEFINED 2842138133883                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links39.network_link.pwrStateResidencyTicks::UNDEFINED 2842138133883                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links40.credit_link.pwrStateResidencyTicks::UNDEFINED 2842138133883                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links40.network_link.pwrStateResidencyTicks::UNDEFINED 2842138133883                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links41.credit_link.pwrStateResidencyTicks::UNDEFINED 2842138133883                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links41.network_link.pwrStateResidencyTicks::UNDEFINED 2842138133883                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links42.credit_link.pwrStateResidencyTicks::UNDEFINED 2842138133883                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links42.network_link.pwrStateResidencyTicks::UNDEFINED 2842138133883                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links43.credit_link.pwrStateResidencyTicks::UNDEFINED 2842138133883                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links43.network_link.pwrStateResidencyTicks::UNDEFINED 2842138133883                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links44.credit_link.pwrStateResidencyTicks::UNDEFINED 2842138133883                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links44.network_link.pwrStateResidencyTicks::UNDEFINED 2842138133883                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links45.credit_link.pwrStateResidencyTicks::UNDEFINED 2842138133883                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links45.network_link.pwrStateResidencyTicks::UNDEFINED 2842138133883                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links46.credit_link.pwrStateResidencyTicks::UNDEFINED 2842138133883                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links46.network_link.pwrStateResidencyTicks::UNDEFINED 2842138133883                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links47.credit_link.pwrStateResidencyTicks::UNDEFINED 2842138133883                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links47.network_link.pwrStateResidencyTicks::UNDEFINED 2842138133883                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs00.pwrStateResidencyTicks::UNDEFINED 2842138133883                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs01.pwrStateResidencyTicks::UNDEFINED 2842138133883                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs02.pwrStateResidencyTicks::UNDEFINED 2842138133883                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs03.pwrStateResidencyTicks::UNDEFINED 2842138133883                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs04.pwrStateResidencyTicks::UNDEFINED 2842138133883                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs05.pwrStateResidencyTicks::UNDEFINED 2842138133883                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs06.pwrStateResidencyTicks::UNDEFINED 2842138133883                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs07.pwrStateResidencyTicks::UNDEFINED 2842138133883                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs08.pwrStateResidencyTicks::UNDEFINED 2842138133883                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs09.pwrStateResidencyTicks::UNDEFINED 2842138133883                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs10.pwrStateResidencyTicks::UNDEFINED 2842138133883                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs11.pwrStateResidencyTicks::UNDEFINED 2842138133883                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs12.pwrStateResidencyTicks::UNDEFINED 2842138133883                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs13.pwrStateResidencyTicks::UNDEFINED 2842138133883                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs14.pwrStateResidencyTicks::UNDEFINED 2842138133883                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs15.pwrStateResidencyTicks::UNDEFINED 2842138133883                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs16.pwrStateResidencyTicks::UNDEFINED 2842138133883                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs17.pwrStateResidencyTicks::UNDEFINED 2842138133883                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs18.pwrStateResidencyTicks::UNDEFINED 2842138133883                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs19.pwrStateResidencyTicks::UNDEFINED 2842138133883                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs20.pwrStateResidencyTicks::UNDEFINED 2842138133883                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs21.pwrStateResidencyTicks::UNDEFINED 2842138133883                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs22.pwrStateResidencyTicks::UNDEFINED 2842138133883                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs23.pwrStateResidencyTicks::UNDEFINED 2842138133883                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs24.pwrStateResidencyTicks::UNDEFINED 2842138133883                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs25.pwrStateResidencyTicks::UNDEFINED 2842138133883                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs26.pwrStateResidencyTicks::UNDEFINED 2842138133883                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs27.pwrStateResidencyTicks::UNDEFINED 2842138133883                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs28.pwrStateResidencyTicks::UNDEFINED 2842138133883                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs29.pwrStateResidencyTicks::UNDEFINED 2842138133883                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs30.pwrStateResidencyTicks::UNDEFINED 2842138133883                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs31.pwrStateResidencyTicks::UNDEFINED 2842138133883                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs32.pwrStateResidencyTicks::UNDEFINED 2842138133883                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs33.pwrStateResidencyTicks::UNDEFINED 2842138133883                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs34.pwrStateResidencyTicks::UNDEFINED 2842138133883                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs35.pwrStateResidencyTicks::UNDEFINED 2842138133883                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs36.pwrStateResidencyTicks::UNDEFINED 2842138133883                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs37.pwrStateResidencyTicks::UNDEFINED 2842138133883                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs38.pwrStateResidencyTicks::UNDEFINED 2842138133883                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs39.pwrStateResidencyTicks::UNDEFINED 2842138133883                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs40.pwrStateResidencyTicks::UNDEFINED 2842138133883                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs41.pwrStateResidencyTicks::UNDEFINED 2842138133883                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs42.pwrStateResidencyTicks::UNDEFINED 2842138133883                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs43.pwrStateResidencyTicks::UNDEFINED 2842138133883                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs44.pwrStateResidencyTicks::UNDEFINED 2842138133883                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs45.pwrStateResidencyTicks::UNDEFINED 2842138133883                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs46.pwrStateResidencyTicks::UNDEFINED 2842138133883                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs47.pwrStateResidencyTicks::UNDEFINED 2842138133883                       # Cumulative time (in ticks) in various power states
system.ruby.network.packet_network_latency |  1962142822                       |   174849122                       |  1805914022                      
system.ruby.network.packet_queueing_latency |   184598185                       |    13728226                       |   960128779                      
system.ruby.network.packets_injected     |   133661809     41.91%     41.91% |    13728226      4.30%     46.21% |   171534791     53.79%    100.00%
system.ruby.network.packets_injected::total    318924826                      
system.ruby.network.packets_received     |   133661809     41.91%     41.91% |    13728226      4.30%     46.21% |   171534790     53.79%    100.00%
system.ruby.network.packets_received::total    318924825                      
system.ruby.network.pwrStateResidencyTicks::UNDEFINED 2842138133883                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers00.buffer_reads    629336967                      
system.ruby.network.routers00.buffer_writes    629336967                      
system.ruby.network.routers00.crossbar_activity    629336967                      
system.ruby.network.routers00.pwrStateResidencyTicks::UNDEFINED 2842138133883                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers00.sw_input_arbiter_activity    634443514                      
system.ruby.network.routers00.sw_output_arbiter_activity    629336967                      
system.ruby.network.routers01.buffer_reads    323186095                      
system.ruby.network.routers01.buffer_writes    323186095                      
system.ruby.network.routers01.crossbar_activity    323186095                      
system.ruby.network.routers01.pwrStateResidencyTicks::UNDEFINED 2842138133883                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers01.sw_input_arbiter_activity    323615297                      
system.ruby.network.routers01.sw_output_arbiter_activity    323186095                      
system.ruby.network.routers02.buffer_reads    221978085                      
system.ruby.network.routers02.buffer_writes    221978085                      
system.ruby.network.routers02.crossbar_activity    221978085                      
system.ruby.network.routers02.pwrStateResidencyTicks::UNDEFINED 2842138133883                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers02.sw_input_arbiter_activity    222292506                      
system.ruby.network.routers02.sw_output_arbiter_activity    221978085                      
system.ruby.network.routers03.buffer_reads    114943097                      
system.ruby.network.routers03.buffer_writes    114943097                      
system.ruby.network.routers03.crossbar_activity    114943097                      
system.ruby.network.routers03.pwrStateResidencyTicks::UNDEFINED 2842138133883                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers03.sw_input_arbiter_activity    114999711                      
system.ruby.network.routers03.sw_output_arbiter_activity    114943097                      
system.ruby.network.routers04.buffer_reads    292255283                      
system.ruby.network.routers04.buffer_writes    292255283                      
system.ruby.network.routers04.crossbar_activity    292255283                      
system.ruby.network.routers04.pwrStateResidencyTicks::UNDEFINED 2842138133883                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers04.sw_input_arbiter_activity    295289600                      
system.ruby.network.routers04.sw_output_arbiter_activity    292255283                      
system.ruby.network.routers05.buffer_reads    140129629                      
system.ruby.network.routers05.buffer_writes    140129629                      
system.ruby.network.routers05.crossbar_activity    140129629                      
system.ruby.network.routers05.pwrStateResidencyTicks::UNDEFINED 2842138133883                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers05.sw_input_arbiter_activity    140544736                      
system.ruby.network.routers05.sw_output_arbiter_activity    140129629                      
system.ruby.network.routers06.buffer_reads    122598978                      
system.ruby.network.routers06.buffer_writes    122598978                      
system.ruby.network.routers06.crossbar_activity    122598978                      
system.ruby.network.routers06.pwrStateResidencyTicks::UNDEFINED 2842138133883                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers06.sw_input_arbiter_activity    122943123                      
system.ruby.network.routers06.sw_output_arbiter_activity    122598978                      
system.ruby.network.routers07.buffer_reads     99507403                      
system.ruby.network.routers07.buffer_writes     99507403                      
system.ruby.network.routers07.crossbar_activity     99507403                      
system.ruby.network.routers07.pwrStateResidencyTicks::UNDEFINED 2842138133883                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers07.sw_input_arbiter_activity     99617646                      
system.ruby.network.routers07.sw_output_arbiter_activity     99507403                      
system.ruby.network.routers08.buffer_reads    201129056                      
system.ruby.network.routers08.buffer_writes    201129056                      
system.ruby.network.routers08.crossbar_activity    201129056                      
system.ruby.network.routers08.pwrStateResidencyTicks::UNDEFINED 2842138133883                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers08.sw_input_arbiter_activity    202797989                      
system.ruby.network.routers08.sw_output_arbiter_activity    201129056                      
system.ruby.network.routers09.buffer_reads    119222548                      
system.ruby.network.routers09.buffer_writes    119222548                      
system.ruby.network.routers09.crossbar_activity    119222548                      
system.ruby.network.routers09.pwrStateResidencyTicks::UNDEFINED 2842138133883                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers09.sw_input_arbiter_activity    119637824                      
system.ruby.network.routers09.sw_output_arbiter_activity    119222548                      
system.ruby.network.routers10.buffer_reads    101821742                      
system.ruby.network.routers10.buffer_writes    101821742                      
system.ruby.network.routers10.crossbar_activity    101821742                      
system.ruby.network.routers10.pwrStateResidencyTicks::UNDEFINED 2842138133883                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers10.sw_input_arbiter_activity    102158286                      
system.ruby.network.routers10.sw_output_arbiter_activity    101821742                      
system.ruby.network.routers11.buffer_reads     78747123                      
system.ruby.network.routers11.buffer_writes     78747123                      
system.ruby.network.routers11.crossbar_activity     78747123                      
system.ruby.network.routers11.pwrStateResidencyTicks::UNDEFINED 2842138133883                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers11.sw_input_arbiter_activity     78849189                      
system.ruby.network.routers11.sw_output_arbiter_activity     78747123                      
system.ruby.network.routers12.buffer_reads    104623346                      
system.ruby.network.routers12.buffer_writes    104623346                      
system.ruby.network.routers12.crossbar_activity    104623346                      
system.ruby.network.routers12.pwrStateResidencyTicks::UNDEFINED 2842138133883                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers12.sw_input_arbiter_activity    105039072                      
system.ruby.network.routers12.sw_output_arbiter_activity    104623346                      
system.ruby.network.routers13.buffer_reads     92788803                      
system.ruby.network.routers13.buffer_writes     92788803                      
system.ruby.network.routers13.crossbar_activity     92788803                      
system.ruby.network.routers13.pwrStateResidencyTicks::UNDEFINED 2842138133883                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers13.sw_input_arbiter_activity     93161608                      
system.ruby.network.routers13.sw_output_arbiter_activity     92788803                      
system.ruby.network.routers14.buffer_reads     75344143                      
system.ruby.network.routers14.buffer_writes     75344143                      
system.ruby.network.routers14.crossbar_activity     75344143                      
system.ruby.network.routers14.pwrStateResidencyTicks::UNDEFINED 2842138133883                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers14.sw_input_arbiter_activity     75641414                      
system.ruby.network.routers14.sw_output_arbiter_activity     75344143                      
system.ruby.network.routers15.buffer_reads     52133536                      
system.ruby.network.routers15.buffer_writes     52133536                      
system.ruby.network.routers15.crossbar_activity     52133536                      
system.ruby.network.routers15.pwrStateResidencyTicks::UNDEFINED 2842138133883                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers15.sw_input_arbiter_activity     52186600                      
system.ruby.network.routers15.sw_output_arbiter_activity     52133536                      
system.ruby.outstanding_req_hist_seqr::bucket_size            2                      
system.ruby.outstanding_req_hist_seqr::max_bucket           19                      
system.ruby.outstanding_req_hist_seqr::samples    551956329                      
system.ruby.outstanding_req_hist_seqr::mean     1.666993                      
system.ruby.outstanding_req_hist_seqr::gmean     1.520805                      
system.ruby.outstanding_req_hist_seqr::stdev     0.739057                      
system.ruby.outstanding_req_hist_seqr    |   262136224     47.49%     47.49% |   280670666     50.85%     98.34% |     9056735      1.64%     99.98% |       84693      0.02%    100.00% |        6873      0.00%    100.00% |        1035      0.00%    100.00% |         101      0.00%    100.00% |           2      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.outstanding_req_hist_seqr::total    551956329                      
system.ruby.pwrStateResidencyTicks::UNDEFINED 2842138133883                       # Cumulative time (in ticks) in various power states
system.sys_port_proxy.pwrStateResidencyTicks::UNDEFINED 2842138133883                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                               2842160590737                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 166122                       # Simulator instruction rate (inst/s)
host_mem_usage                                3761764                       # Number of bytes of host memory used
host_op_rate                                   307690                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                 28400.80                       # Real time elapsed on the host
host_tick_rate                               53841166                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                  4718001104                       # Number of instructions simulated
sim_ops                                    8738649924                       # Number of ops (including micro ops) simulated
sim_seconds                                  1.529132                       # Number of seconds simulated
sim_ticks                                1529132432571                       # Number of ticks simulated
system.clk_domain.clock                          1000                       # Clock period in ticks
system.cpu00.apic_clk_domain.clock               5328                       # Clock period in ticks
system.cpu00.branchPred.BTBCorrect                  0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu00.branchPred.BTBHitPct            0.000000                       # BTB Hit Percentage
system.cpu00.branchPred.BTBHits                     0                       # Number of BTB hits
system.cpu00.branchPred.BTBLookups          144899186                       # Number of BTB lookups
system.cpu00.branchPred.RASInCorrect            37268                       # Number of incorrect RAS predictions.
system.cpu00.branchPred.condIncorrect         7217653                       # Number of conditional branches incorrect
system.cpu00.branchPred.condPredicted       244625742                       # Number of conditional branches predicted
system.cpu00.branchPred.indirectHits        102766470                       # Number of indirect target hits.
system.cpu00.branchPred.indirectLookups     144899186                       # Number of indirect predictor lookups.
system.cpu00.branchPred.indirectMisses       42132716                       # Number of indirect misses.
system.cpu00.branchPred.lookups             244625742                       # Number of BP lookups
system.cpu00.branchPred.usedRAS              47504691                       # Number of times the RAS was used to get a target.
system.cpu00.branchPredindirectMispredicted        54206                       # Number of mispredicted indirect branches.
system.cpu00.cc_regfile_reads              1563565552                       # number of cc regfile reads
system.cpu00.cc_regfile_writes              625278564                       # number of cc regfile writes
system.cpu00.commit.amos                            0                       # Number of atomic instructions committed
system.cpu00.commit.branchMispredicts         7218247                       # The number of times a branch was mispredicted
system.cpu00.commit.branches                178099167                       # Number of branches committed
system.cpu00.commit.bw_lim_events           172256295                       # number cycles where commit BW limit reached
system.cpu00.commit.commitNonSpecStalls       4050391                       # The number of times commit has been forced to stall to communicate backwards
system.cpu00.commit.commitSquashedInsts     663689759                       # The number of squashed insts skipped by commit
system.cpu00.commit.committedInsts          889845513                       # Number of instructions committed
system.cpu00.commit.committedOps           2256023661                       # Number of ops (including micro ops) committed
system.cpu00.commit.committed_per_cycle::samples   4508454589                       # Number of insts commited each cycle
system.cpu00.commit.committed_per_cycle::mean     0.500398                       # Number of insts commited each cycle
system.cpu00.commit.committed_per_cycle::stdev     1.679112                       # Number of insts commited each cycle
system.cpu00.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu00.commit.committed_per_cycle::0   3892605717     86.34%     86.34% # Number of insts commited each cycle
system.cpu00.commit.committed_per_cycle::1    281428614      6.24%     92.58% # Number of insts commited each cycle
system.cpu00.commit.committed_per_cycle::2     32732710      0.73%     93.31% # Number of insts commited each cycle
system.cpu00.commit.committed_per_cycle::3     72516223      1.61%     94.92% # Number of insts commited each cycle
system.cpu00.commit.committed_per_cycle::4      4351455      0.10%     95.01% # Number of insts commited each cycle
system.cpu00.commit.committed_per_cycle::5     19571820      0.43%     95.45% # Number of insts commited each cycle
system.cpu00.commit.committed_per_cycle::6     32676607      0.72%     96.17% # Number of insts commited each cycle
system.cpu00.commit.committed_per_cycle::7       315148      0.01%     96.18% # Number of insts commited each cycle
system.cpu00.commit.committed_per_cycle::8    172256295      3.82%    100.00% # Number of insts commited each cycle
system.cpu00.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu00.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu00.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu00.commit.committed_per_cycle::total   4508454589                       # Number of insts commited each cycle
system.cpu00.commit.fp_insts                 19212013                       # Number of committed floating point instructions.
system.cpu00.commit.function_calls           33674014                       # Number of function calls committed.
system.cpu00.commit.int_insts              2226612383                       # Number of committed integer instructions.
system.cpu00.commit.loads                   314188444                       # Number of loads committed
system.cpu00.commit.membars                    107128                       # Number of memory barriers committed
system.cpu00.commit.op_class_0::No_OpClass     26595094      1.18%      1.18% # Class of committed instruction
system.cpu00.commit.op_class_0::IntAlu     1611434886     71.43%     72.61% # Class of committed instruction
system.cpu00.commit.op_class_0::IntMult          8217      0.00%     72.61% # Class of committed instruction
system.cpu00.commit.op_class_0::IntDiv      141086998      6.25%     78.86% # Class of committed instruction
system.cpu00.commit.op_class_0::FloatAdd         8216      0.00%     78.86% # Class of committed instruction
system.cpu00.commit.op_class_0::FloatCmp            0      0.00%     78.86% # Class of committed instruction
system.cpu00.commit.op_class_0::FloatCvt            0      0.00%     78.86% # Class of committed instruction
system.cpu00.commit.op_class_0::FloatMult            0      0.00%     78.86% # Class of committed instruction
system.cpu00.commit.op_class_0::FloatMultAcc            0      0.00%     78.86% # Class of committed instruction
system.cpu00.commit.op_class_0::FloatDiv            0      0.00%     78.86% # Class of committed instruction
system.cpu00.commit.op_class_0::FloatMisc            0      0.00%     78.86% # Class of committed instruction
system.cpu00.commit.op_class_0::FloatSqrt            0      0.00%     78.86% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdAdd             0      0.00%     78.86% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdAddAcc            0      0.00%     78.86% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdAlu       1572904      0.07%     78.93% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdCmp             0      0.00%     78.93% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdCvt        524314      0.02%     78.95% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdMisc        57520      0.00%     78.96% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdMult            0      0.00%     78.96% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdMultAcc            0      0.00%     78.96% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdShift            6      0.00%     78.96% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdShiftAcc            0      0.00%     78.96% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdDiv             0      0.00%     78.96% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdSqrt            0      0.00%     78.96% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdFloatAdd            0      0.00%     78.96% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdFloatAlu            0      0.00%     78.96% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdFloatCmp            0      0.00%     78.96% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdFloatCvt            3      0.00%     78.96% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdFloatDiv            0      0.00%     78.96% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdFloatMisc            0      0.00%     78.96% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdFloatMult            1      0.00%     78.96% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdFloatMultAcc            0      0.00%     78.96% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdFloatSqrt            0      0.00%     78.96% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdReduceAdd            0      0.00%     78.96% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdReduceAlu            0      0.00%     78.96% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdReduceCmp            0      0.00%     78.96% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     78.96% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     78.96% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdAes             0      0.00%     78.96% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdAesMix            0      0.00%     78.96% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdSha1Hash            0      0.00%     78.96% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdSha1Hash2            0      0.00%     78.96% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdSha256Hash            0      0.00%     78.96% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdSha256Hash2            0      0.00%     78.96% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdShaSigma2            0      0.00%     78.96% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdShaSigma3            0      0.00%     78.96% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdPredAlu            0      0.00%     78.96% # Class of committed instruction
system.cpu00.commit.op_class_0::MemRead     305849525     13.56%     92.51% # Class of committed instruction
system.cpu00.commit.op_class_0::MemWrite    152369453      6.75%     99.27% # Class of committed instruction
system.cpu00.commit.op_class_0::FloatMemRead      8338919      0.37%     99.64% # Class of committed instruction
system.cpu00.commit.op_class_0::FloatMemWrite      8177605      0.36%    100.00% # Class of committed instruction
system.cpu00.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu00.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu00.commit.op_class_0::total      2256023661                       # Class of committed instruction
system.cpu00.commit.refs                    474735502                       # Number of memory references committed
system.cpu00.commit.swp_count                       0                       # Number of s/w prefetches committed
system.cpu00.commit.vec_insts                       0                       # Number of committed Vector instructions.
system.cpu00.committedInsts                 889845513                       # Number of Instructions Simulated
system.cpu00.committedOps                  2256023661                       # Number of Ops (including micro ops) Simulated
system.cpu00.cpi                             5.160434                       # CPI: Cycles Per Instruction
system.cpu00.cpi_total                       5.160434                       # CPI: Total CPI of All Threads
system.cpu00.decode.BlockedCycles          4097259489                       # Number of cycles decode is blocked
system.cpu00.decode.DecodedInsts           2977009150                       # Number of instructions handled by decode
system.cpu00.decode.IdleCycles               98328988                       # Number of cycles decode is idle
system.cpu00.decode.RunCycles               253758023                       # Number of cycles decode is running
system.cpu00.decode.SquashCycles              7223771                       # Number of cycles decode is squashing
system.cpu00.decode.UnblockCycles           135286865                       # Number of cycles decode is unblocking
system.cpu00.dtb.rdAccesses                 348398158                       # TLB accesses on read requests
system.cpu00.dtb.rdMisses                    17699189                       # TLB misses on read requests
system.cpu00.dtb.walker.pwrStateResidencyTicks::UNDEFINED 2842160590737                       # Cumulative time (in ticks) in various power states
system.cpu00.dtb.wrAccesses                 181782330                       # TLB accesses on write requests
system.cpu00.dtb.wrMisses                    14587172                       # TLB misses on write requests
system.cpu00.fetch.Branches                 244625742                       # Number of branches that fetch encountered
system.cpu00.fetch.CacheLines               116210329                       # Number of cache lines fetched
system.cpu00.fetch.Cycles                  4468224197                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu00.fetch.IcacheSquashes               54840                       # Number of outstanding Icache misses that were squashed
system.cpu00.fetch.IcacheWaitRetryStallCycles         8854                       # Number of stall cycles due to full MSHR
system.cpu00.fetch.Insts                   1274979712                       # Number of instructions fetch has processed
system.cpu00.fetch.MiscStallCycles              13568                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu00.fetch.PendingQuiesceStallCycles           58                       # Number of stall cycles due to pending quiesce instructions
system.cpu00.fetch.PendingTrapStallCycles         7328                       # Number of stall cycles due to pending traps
system.cpu00.fetch.SquashCycles              14447542                       # Number of cycles fetch has spent squashing
system.cpu00.fetch.TlbCycles                       52                       # Number of cycles fetch has spent waiting for tlb
system.cpu00.fetch.branchRate                0.053272                       # Number of branch fetches per cycle
system.cpu00.fetch.icacheStallCycles        116379308                       # Number of cycles fetch is stalled on an Icache miss
system.cpu00.fetch.predictedBranches        150271161                       # Number of branches that fetch has predicted taken
system.cpu00.fetch.rate                      0.277653                       # Number of inst fetches per cycle
system.cpu00.fetch.rateDist::samples       4591857136                       # Number of instructions fetched each cycle (Total)
system.cpu00.fetch.rateDist::mean            0.719580                       # Number of instructions fetched each cycle (Total)
system.cpu00.fetch.rateDist::stdev           2.177558                       # Number of instructions fetched each cycle (Total)
system.cpu00.fetch.rateDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu00.fetch.rateDist::0             4098632112     89.26%     89.26% # Number of instructions fetched each cycle (Total)
system.cpu00.fetch.rateDist::1                9246881      0.20%     89.46% # Number of instructions fetched each cycle (Total)
system.cpu00.fetch.rateDist::2               29953852      0.65%     90.11% # Number of instructions fetched each cycle (Total)
system.cpu00.fetch.rateDist::3               21415018      0.47%     90.58% # Number of instructions fetched each cycle (Total)
system.cpu00.fetch.rateDist::4               14255453      0.31%     90.89% # Number of instructions fetched each cycle (Total)
system.cpu00.fetch.rateDist::5               40136244      0.87%     91.76% # Number of instructions fetched each cycle (Total)
system.cpu00.fetch.rateDist::6               40726448      0.89%     92.65% # Number of instructions fetched each cycle (Total)
system.cpu00.fetch.rateDist::7               31184116      0.68%     93.33% # Number of instructions fetched each cycle (Total)
system.cpu00.fetch.rateDist::8              306307012      6.67%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu00.fetch.rateDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu00.fetch.rateDist::min_value              0                       # Number of instructions fetched each cycle (Total)
system.cpu00.fetch.rateDist::max_value              8                       # Number of instructions fetched each cycle (Total)
system.cpu00.fetch.rateDist::total         4591857136                       # Number of instructions fetched each cycle (Total)
system.cpu00.fp_regfile_reads                14128343                       # number of floating regfile reads
system.cpu00.fp_regfile_writes               11036421                       # number of floating regfile writes
system.cpu00.idleCycles                        132151                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu00.iew.branchMispredicts            7263475                       # Number of branch mispredicts detected at execute
system.cpu00.iew.exec_branches              196555404                       # Number of branches executed
system.cpu00.iew.exec_nop                           0                       # number of nop insts executed
system.cpu00.iew.exec_rate                   0.614504                       # Inst execution rate
system.cpu00.iew.exec_refs                  822887273                       # number of memory reference insts executed
system.cpu00.iew.exec_stores                181781995                       # Number of stores executed
system.cpu00.iew.exec_swp                           0                       # number of swp insts executed
system.cpu00.iew.iewBlockCycles            2101087995                       # Number of cycles IEW is blocking
system.cpu00.iew.iewDispLoadInsts           383008699                       # Number of dispatched load instructions
system.cpu00.iew.iewDispNonSpecInsts          3951095                       # Number of dispatched non-speculative instructions
system.cpu00.iew.iewDispSquashedInsts           40389                       # Number of squashed instructions skipped by dispatch
system.cpu00.iew.iewDispStoreInsts          195717504                       # Number of dispatched store instructions
system.cpu00.iew.iewDispatchedInsts        2919632178                       # Number of instructions dispatched to IQ
system.cpu00.iew.iewExecLoadInsts           641105278                       # Number of load instructions executed
system.cpu00.iew.iewExecSquashedInsts          507120                       # Number of squashed instructions skipped in execute
system.cpu00.iew.iewExecutedInsts          2821797645                       # Number of executed instructions
system.cpu00.iew.iewIQFullEvents             11757308                       # Number of times the IQ has become full, causing a stall
system.cpu00.iew.iewIdleCycles                      0                       # Number of cycles IEW is idle
system.cpu00.iew.iewLSQFullEvents           231712625                       # Number of times the LSQ has become full, causing a stall
system.cpu00.iew.iewSquashCycles              7223771                       # Number of cycles IEW is squashing
system.cpu00.iew.iewUnblockCycles           273690929                       # Number of cycles IEW is unblocking
system.cpu00.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu00.iew.lsq.thread0.cacheBlocked     90273543                       # Number of times an access to memory failed due to the cache being blocked
system.cpu00.iew.lsq.thread0.forwLoads      121266527                       # Number of loads that had data forwarded from stores
system.cpu00.iew.lsq.thread0.ignoredResponses          976                       # Number of memory responses ignored because the instruction is squashed
system.cpu00.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu00.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu00.iew.lsq.thread0.memOrderViolation         5782                       # Number of memory ordering violations
system.cpu00.iew.lsq.thread0.rescheduledLoads           96                       # Number of loads that were rescheduled
system.cpu00.iew.lsq.thread0.squashedLoads     68820258                       # Number of loads squashed
system.cpu00.iew.lsq.thread0.squashedStores     35170446                       # Number of stores squashed
system.cpu00.iew.memOrderViolationEvents         5782                       # Number of memory order violations
system.cpu00.iew.predictedNotTakenIncorrect      4683702                       # Number of branches that were predicted not taken incorrectly
system.cpu00.iew.predictedTakenIncorrect      2579773                       # Number of branches that were predicted taken incorrectly
system.cpu00.iew.wb_consumers              4077875969                       # num instructions consuming a value
system.cpu00.iew.wb_count                  2528494169                       # cumulative count of insts written-back
system.cpu00.iew.wb_fanout                   0.445973                       # average fanout of values written-back
system.cpu00.iew.wb_producers              1818624489                       # num instructions producing a value
system.cpu00.iew.wb_rate                     0.550632                       # insts written-back per cycle
system.cpu00.iew.wb_sent                   2528566164                       # cumulative count of insts sent to commit
system.cpu00.int_regfile_reads             5171397085                       # number of integer regfile reads
system.cpu00.int_regfile_writes            2432356214                       # number of integer regfile writes
system.cpu00.interrupts.pwrStateResidencyTicks::UNDEFINED 2842160590737                       # Cumulative time (in ticks) in various power states
system.cpu00.ipc                             0.193782                       # IPC: Instructions Per Cycle
system.cpu00.ipc_total                       0.193782                       # IPC: Total IPC of All Threads
system.cpu00.iq.FU_type_0::No_OpClass        26636755      0.94%      0.94% # Type of FU issued
system.cpu00.iq.FU_type_0::IntAlu          1821822796     64.55%     65.49% # Type of FU issued
system.cpu00.iq.FU_type_0::IntMult               8490      0.00%     65.49% # Type of FU issued
system.cpu00.iq.FU_type_0::IntDiv           148627640      5.27%     70.76% # Type of FU issued
system.cpu00.iq.FU_type_0::FloatAdd              8374      0.00%     70.76% # Type of FU issued
system.cpu00.iq.FU_type_0::FloatCmp                 0      0.00%     70.76% # Type of FU issued
system.cpu00.iq.FU_type_0::FloatCvt                 0      0.00%     70.76% # Type of FU issued
system.cpu00.iq.FU_type_0::FloatMult                0      0.00%     70.76% # Type of FU issued
system.cpu00.iq.FU_type_0::FloatMultAcc             0      0.00%     70.76% # Type of FU issued
system.cpu00.iq.FU_type_0::FloatDiv                 0      0.00%     70.76% # Type of FU issued
system.cpu00.iq.FU_type_0::FloatMisc                0      0.00%     70.76% # Type of FU issued
system.cpu00.iq.FU_type_0::FloatSqrt                0      0.00%     70.76% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdAdd                  0      0.00%     70.76% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdAddAcc               0      0.00%     70.76% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdAlu            1573056      0.06%     70.82% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdCmp                  0      0.00%     70.82% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdCvt             524320      0.02%     70.84% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdMisc             57648      0.00%     70.84% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdMult                 0      0.00%     70.84% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdMultAcc              0      0.00%     70.84% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdShift                8      0.00%     70.84% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdShiftAcc             0      0.00%     70.84% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdDiv                  0      0.00%     70.84% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdSqrt                 0      0.00%     70.84% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdFloatAdd             0      0.00%     70.84% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdFloatAlu             0      0.00%     70.84% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdFloatCmp             0      0.00%     70.84% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdFloatCvt             7      0.00%     70.84% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdFloatDiv             7      0.00%     70.84% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdFloatMisc            0      0.00%     70.84% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdFloatMult           12      0.00%     70.84% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     70.84% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdFloatSqrt            6      0.00%     70.84% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdReduceAdd            0      0.00%     70.84% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdReduceAlu            0      0.00%     70.84% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdReduceCmp            0      0.00%     70.84% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     70.84% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     70.84% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdAes                  0      0.00%     70.84% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdAesMix               0      0.00%     70.84% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdSha1Hash             0      0.00%     70.84% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdSha1Hash2            0      0.00%     70.84% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdSha256Hash            0      0.00%     70.84% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdSha256Hash2            0      0.00%     70.84% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdShaSigma2            0      0.00%     70.84% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdShaSigma3            0      0.00%     70.84% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdPredAlu              0      0.00%     70.84% # Type of FU issued
system.cpu00.iq.FU_type_0::MemRead          587086735     20.80%     91.64% # Type of FU issued
system.cpu00.iq.FU_type_0::MemWrite         173622283      6.15%     97.79% # Type of FU issued
system.cpu00.iq.FU_type_0::FloatMemRead      54077677      1.92%     99.71% # Type of FU issued
system.cpu00.iq.FU_type_0::FloatMemWrite      8258949      0.29%    100.00% # Type of FU issued
system.cpu00.iq.FU_type_0::IprAccess                0      0.00%    100.00% # Type of FU issued
system.cpu00.iq.FU_type_0::InstPrefetch             0      0.00%    100.00% # Type of FU issued
system.cpu00.iq.FU_type_0::total           2822304763                       # Type of FU issued
system.cpu00.iq.fp_alu_accesses              78334370                       # Number of floating point alu accesses
system.cpu00.iq.fp_inst_queue_reads         143373813                       # Number of floating instruction queue reads
system.cpu00.iq.fp_inst_queue_wakeup_accesses     19272444                       # Number of floating instruction queue wakeup accesses
system.cpu00.iq.fp_inst_queue_writes         19432996                       # Number of floating instruction queue writes
system.cpu00.iq.fu_busy_cnt                  56768940                       # FU busy when requested
system.cpu00.iq.fu_busy_rate                 0.020114                       # FU busy rate (busy events/executed inst)
system.cpu00.iq.fu_full::No_OpClass                 0      0.00%      0.00% # attempts to use FU when none available
system.cpu00.iq.fu_full::IntAlu              20929670     36.87%     36.87% # attempts to use FU when none available
system.cpu00.iq.fu_full::IntMult                    0      0.00%     36.87% # attempts to use FU when none available
system.cpu00.iq.fu_full::IntDiv                     0      0.00%     36.87% # attempts to use FU when none available
system.cpu00.iq.fu_full::FloatAdd                   0      0.00%     36.87% # attempts to use FU when none available
system.cpu00.iq.fu_full::FloatCmp                   0      0.00%     36.87% # attempts to use FU when none available
system.cpu00.iq.fu_full::FloatCvt                   0      0.00%     36.87% # attempts to use FU when none available
system.cpu00.iq.fu_full::FloatMult                  0      0.00%     36.87% # attempts to use FU when none available
system.cpu00.iq.fu_full::FloatMultAcc               0      0.00%     36.87% # attempts to use FU when none available
system.cpu00.iq.fu_full::FloatDiv                   0      0.00%     36.87% # attempts to use FU when none available
system.cpu00.iq.fu_full::FloatMisc                  0      0.00%     36.87% # attempts to use FU when none available
system.cpu00.iq.fu_full::FloatSqrt                  0      0.00%     36.87% # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdAdd                    0      0.00%     36.87% # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdAddAcc                 0      0.00%     36.87% # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdAlu                   11      0.00%     36.87% # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdCmp                    0      0.00%     36.87% # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdCvt                    0      0.00%     36.87% # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdMisc                   0      0.00%     36.87% # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdMult                   0      0.00%     36.87% # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdMultAcc                0      0.00%     36.87% # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdShift                  0      0.00%     36.87% # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdShiftAcc               0      0.00%     36.87% # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdDiv                    0      0.00%     36.87% # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdSqrt                   0      0.00%     36.87% # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdFloatAdd               0      0.00%     36.87% # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdFloatAlu               0      0.00%     36.87% # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdFloatCmp               0      0.00%     36.87% # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdFloatCvt               0      0.00%     36.87% # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdFloatDiv               0      0.00%     36.87% # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdFloatMisc              0      0.00%     36.87% # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdFloatMult              0      0.00%     36.87% # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdFloatMultAcc            0      0.00%     36.87% # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdFloatSqrt              0      0.00%     36.87% # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdReduceAdd              0      0.00%     36.87% # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdReduceAlu              0      0.00%     36.87% # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdReduceCmp              0      0.00%     36.87% # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdFloatReduceAdd            0      0.00%     36.87% # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdFloatReduceCmp            0      0.00%     36.87% # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdAes                    0      0.00%     36.87% # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdAesMix                 0      0.00%     36.87% # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdSha1Hash               0      0.00%     36.87% # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdSha1Hash2              0      0.00%     36.87% # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdSha256Hash             0      0.00%     36.87% # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdSha256Hash2            0      0.00%     36.87% # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdShaSigma2              0      0.00%     36.87% # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdShaSigma3              0      0.00%     36.87% # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdPredAlu                0      0.00%     36.87% # attempts to use FU when none available
system.cpu00.iq.fu_full::MemRead             20107247     35.42%     72.29% # attempts to use FU when none available
system.cpu00.iq.fu_full::MemWrite             2430257      4.28%     76.57% # attempts to use FU when none available
system.cpu00.iq.fu_full::FloatMemRead        13239101     23.32%     99.89% # attempts to use FU when none available
system.cpu00.iq.fu_full::FloatMemWrite          62654      0.11%    100.00% # attempts to use FU when none available
system.cpu00.iq.fu_full::IprAccess                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu00.iq.fu_full::InstPrefetch               0      0.00%    100.00% # attempts to use FU when none available
system.cpu00.iq.int_alu_accesses           2774102578                       # Number of integer alu accesses
system.cpu00.iq.int_inst_queue_reads      10149975824                       # Number of integer instruction queue reads
system.cpu00.iq.int_inst_queue_wakeup_accesses   2509221725                       # Number of integer instruction queue wakeup accesses
system.cpu00.iq.int_inst_queue_writes      3563813451                       # Number of integer instruction queue writes
system.cpu00.iq.iqInstsAdded               2915545131                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu00.iq.iqInstsIssued              2822304763                       # Number of instructions issued
system.cpu00.iq.iqNonSpecInstsAdded           4087047                       # Number of non-speculative instructions added to the IQ
system.cpu00.iq.iqSquashedInstsExamined     663608524                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu00.iq.iqSquashedInstsIssued          114033                       # Number of squashed instructions issued
system.cpu00.iq.iqSquashedNonSpecRemoved        36656                       # Number of squashed non-spec instructions that were removed
system.cpu00.iq.iqSquashedOperandsExamined   1628297490                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu00.iq.issued_per_cycle::samples   4591857136                       # Number of insts issued each cycle
system.cpu00.iq.issued_per_cycle::mean       0.614633                       # Number of insts issued each cycle
system.cpu00.iq.issued_per_cycle::stdev      1.465317                       # Number of insts issued each cycle
system.cpu00.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu00.iq.issued_per_cycle::0        3597315511     78.34%     78.34% # Number of insts issued each cycle
system.cpu00.iq.issued_per_cycle::1         333101447      7.25%     85.60% # Number of insts issued each cycle
system.cpu00.iq.issued_per_cycle::2         190067785      4.14%     89.73% # Number of insts issued each cycle
system.cpu00.iq.issued_per_cycle::3         144809301      3.15%     92.89% # Number of insts issued each cycle
system.cpu00.iq.issued_per_cycle::4         159362983      3.47%     96.36% # Number of insts issued each cycle
system.cpu00.iq.issued_per_cycle::5          58650099      1.28%     97.64% # Number of insts issued each cycle
system.cpu00.iq.issued_per_cycle::6          50564920      1.10%     98.74% # Number of insts issued each cycle
system.cpu00.iq.issued_per_cycle::7          23332824      0.51%     99.25% # Number of insts issued each cycle
system.cpu00.iq.issued_per_cycle::8          34652266      0.75%    100.00% # Number of insts issued each cycle
system.cpu00.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu00.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu00.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu00.iq.issued_per_cycle::total    4591857136                       # Number of insts issued each cycle
system.cpu00.iq.rate                         0.614615                       # Inst issue rate
system.cpu00.iq.vec_alu_accesses                    0                       # Number of vector alu accesses
system.cpu00.iq.vec_inst_queue_reads                0                       # Number of vector instruction queue reads
system.cpu00.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu00.iq.vec_inst_queue_writes               0                       # Number of vector instruction queue writes
system.cpu00.itb.rdAccesses                         0                       # TLB accesses on read requests
system.cpu00.itb.rdMisses                           0                       # TLB misses on read requests
system.cpu00.itb.walker.pwrStateResidencyTicks::UNDEFINED 2842160590737                       # Cumulative time (in ticks) in various power states
system.cpu00.itb.wrAccesses                 116211017                       # TLB accesses on write requests
system.cpu00.itb.wrMisses                         739                       # TLB misses on write requests
system.cpu00.memDep0.conflictingLoads        16636021                       # Number of conflicting loads.
system.cpu00.memDep0.conflictingStores       34947495                       # Number of conflicting stores.
system.cpu00.memDep0.insertedLoads          383008699                       # Number of loads inserted to the mem dependence unit.
system.cpu00.memDep0.insertedStores         195717504                       # Number of stores inserted to the mem dependence unit.
system.cpu00.misc_regfile_reads            1140143545                       # number of misc regfile reads
system.cpu00.numCycles                     4591989287                       # number of cpu cycles simulated
system.cpu00.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu00.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu00.pwrStateResidencyTicks::ON  2842160590737                       # Cumulative time (in ticks) in various power states
system.cpu00.rename.BlockCycles            2596091935                       # Number of cycles rename is blocking
system.cpu00.rename.CommittedMaps          2758126409                       # Number of HB maps that are committed
system.cpu00.rename.FullRegisterEvents              1                       # Number of times there has been no free registers
system.cpu00.rename.IQFullEvents            427397459                       # Number of times rename has blocked due to IQ full
system.cpu00.rename.IdleCycles              145315542                       # Number of cycles rename is idle
system.cpu00.rename.LQFullEvents            185499208                       # Number of times rename has blocked due to LQ full
system.cpu00.rename.ROBFullEvents           156462018                       # Number of times rename has blocked due to ROB full
system.cpu00.rename.RenameLookups          8763645748                       # Number of register rename lookups that rename has made
system.cpu00.rename.RenamedInsts           2955504629                       # Number of instructions processed by rename
system.cpu00.rename.RenamedOperands        3662912806                       # Number of destination operands rename has renamed
system.cpu00.rename.RunCycles               321498965                       # Number of cycles rename is running
system.cpu00.rename.SQFullEvents            895899985                       # Number of times rename has blocked due to SQ full
system.cpu00.rename.SquashCycles              7223771                       # Number of cycles rename is squashing
system.cpu00.rename.UnblockCycles          1521531904                       # Number of cycles rename is unblocking
system.cpu00.rename.UndoneMaps              904786423                       # Number of HB maps that are undone due to squashing
system.cpu00.rename.fp_rename_lookups        14180714                       # Number of floating rename lookups
system.cpu00.rename.int_rename_lookups     5631384613                       # Number of integer rename lookups
system.cpu00.rename.serializeStallCycles       195019                       # count of cycles rename stalled for serializing inst
system.cpu00.rename.serializingInsts             1554                       # count of serializing insts renamed
system.cpu00.rename.skidInsts               853181719                       # count of insts added to the skid buffer
system.cpu00.rename.tempSerializingInsts         1557                       # count of temporary serializing insts renamed
system.cpu00.rob.rob_reads                 7255909582                       # The number of ROB reads
system.cpu00.rob.rob_writes                5922839718                       # The number of ROB writes
system.cpu00.timesIdled                           799                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu00.workload.numSyscalls                1147                       # Number of system calls
system.cpu01.apic_clk_domain.clock               5328                       # Clock period in ticks
system.cpu01.branchPred.BTBCorrect                  0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu01.branchPred.BTBHitPct            0.000000                       # BTB Hit Percentage
system.cpu01.branchPred.BTBHits                     0                       # Number of BTB hits
system.cpu01.branchPred.BTBLookups            1680199                       # Number of BTB lookups
system.cpu01.branchPred.RASInCorrect               55                       # Number of incorrect RAS predictions.
system.cpu01.branchPred.condIncorrect             286                       # Number of conditional branches incorrect
system.cpu01.branchPred.condPredicted         2159702                       # Number of conditional branches predicted
system.cpu01.branchPred.indirectHits          1209886                       # Number of indirect target hits.
system.cpu01.branchPred.indirectLookups       1680199                       # Number of indirect predictor lookups.
system.cpu01.branchPred.indirectMisses         470313                       # Number of indirect misses.
system.cpu01.branchPred.lookups               2159702                       # Number of BP lookups
system.cpu01.branchPred.usedRAS                   727                       # Number of times the RAS was used to get a target.
system.cpu01.branchPredindirectMispredicted          170                       # Number of mispredicted indirect branches.
system.cpu01.cc_regfile_reads                10787551                       # number of cc regfile reads
system.cpu01.cc_regfile_writes                7255982                       # number of cc regfile writes
system.cpu01.commit.amos                            0                       # Number of atomic instructions committed
system.cpu01.commit.branchMispredicts             792                       # The number of times a branch was mispredicted
system.cpu01.commit.branches                  2157206                       # Number of branches committed
system.cpu01.commit.bw_lim_events              136156                       # number cycles where commit BW limit reached
system.cpu01.commit.commitNonSpecStalls          1691                       # The number of times commit has been forced to stall to communicate backwards
system.cpu01.commit.commitSquashedInsts         12103                       # The number of squashed insts skipped by commit
system.cpu01.commit.committedInsts            9257897                       # Number of instructions committed
system.cpu01.commit.committedOps             16622096                       # Number of ops (including micro ops) committed
system.cpu01.commit.committed_per_cycle::samples     25324634                       # Number of insts commited each cycle
system.cpu01.commit.committed_per_cycle::mean     0.656361                       # Number of insts commited each cycle
system.cpu01.commit.committed_per_cycle::stdev     1.605549                       # Number of insts commited each cycle
system.cpu01.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu01.commit.committed_per_cycle::0     20507120     80.98%     80.98% # Number of insts commited each cycle
system.cpu01.commit.committed_per_cycle::1      1272650      5.03%     86.00% # Number of insts commited each cycle
system.cpu01.commit.committed_per_cycle::2          767      0.00%     86.01% # Number of insts commited each cycle
system.cpu01.commit.committed_per_cycle::3      1465030      5.78%     91.79% # Number of insts commited each cycle
system.cpu01.commit.committed_per_cycle::4       928962      3.67%     95.46% # Number of insts commited each cycle
system.cpu01.commit.committed_per_cycle::5       409324      1.62%     97.07% # Number of insts commited each cycle
system.cpu01.commit.committed_per_cycle::6       131269      0.52%     97.59% # Number of insts commited each cycle
system.cpu01.commit.committed_per_cycle::7       473356      1.87%     99.46% # Number of insts commited each cycle
system.cpu01.commit.committed_per_cycle::8       136156      0.54%    100.00% # Number of insts commited each cycle
system.cpu01.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu01.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu01.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu01.commit.committed_per_cycle::total     25324634                       # Number of insts commited each cycle
system.cpu01.commit.fp_insts                  3145787                       # Number of committed floating point instructions.
system.cpu01.commit.function_calls                601                       # Number of function calls committed.
system.cpu01.commit.int_insts                13053993                       # Number of committed integer instructions.
system.cpu01.commit.loads                     1476096                       # Number of loads committed
system.cpu01.commit.membars                      1124                       # Number of memory barriers committed
system.cpu01.commit.op_class_0::No_OpClass          558      0.00%      0.00% # Class of committed instruction
system.cpu01.commit.op_class_0::IntAlu       13045879     78.49%     78.49% # Class of committed instruction
system.cpu01.commit.op_class_0::IntMult             3      0.00%     78.49% # Class of committed instruction
system.cpu01.commit.op_class_0::IntDiv              7      0.00%     78.49% # Class of committed instruction
system.cpu01.commit.op_class_0::FloatAdd            1      0.00%     78.49% # Class of committed instruction
system.cpu01.commit.op_class_0::FloatCmp            0      0.00%     78.49% # Class of committed instruction
system.cpu01.commit.op_class_0::FloatCvt            0      0.00%     78.49% # Class of committed instruction
system.cpu01.commit.op_class_0::FloatMult            0      0.00%     78.49% # Class of committed instruction
system.cpu01.commit.op_class_0::FloatMultAcc            0      0.00%     78.49% # Class of committed instruction
system.cpu01.commit.op_class_0::FloatDiv            0      0.00%     78.49% # Class of committed instruction
system.cpu01.commit.op_class_0::FloatMisc            0      0.00%     78.49% # Class of committed instruction
system.cpu01.commit.op_class_0::FloatSqrt            0      0.00%     78.49% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdAdd             0      0.00%     78.49% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdAddAcc            0      0.00%     78.49% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdAlu       1572878      9.46%     87.95% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdCmp             0      0.00%     87.95% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdCvt        524292      3.15%     91.11% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdMisc            4      0.00%     91.11% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdMult            0      0.00%     91.11% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdMultAcc            0      0.00%     91.11% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdShift            6      0.00%     91.11% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdShiftAcc            0      0.00%     91.11% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdDiv             0      0.00%     91.11% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdSqrt            0      0.00%     91.11% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdFloatAdd            0      0.00%     91.11% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdFloatAlu            0      0.00%     91.11% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdFloatCmp            0      0.00%     91.11% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdFloatCvt            0      0.00%     91.11% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdFloatDiv            0      0.00%     91.11% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdFloatMisc            0      0.00%     91.11% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdFloatMult            0      0.00%     91.11% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdFloatMultAcc            0      0.00%     91.11% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdFloatSqrt            0      0.00%     91.11% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdReduceAdd            0      0.00%     91.11% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdReduceAlu            0      0.00%     91.11% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdReduceCmp            0      0.00%     91.11% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     91.11% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     91.11% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdAes             0      0.00%     91.11% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdAesMix            0      0.00%     91.11% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdSha1Hash            0      0.00%     91.11% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdSha1Hash2            0      0.00%     91.11% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdSha256Hash            0      0.00%     91.11% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdSha256Hash2            0      0.00%     91.11% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdShaSigma2            0      0.00%     91.11% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdShaSigma3            0      0.00%     91.11% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdPredAlu            0      0.00%     91.11% # Class of committed instruction
system.cpu01.commit.op_class_0::MemRead        951799      5.73%     96.83% # Class of committed instruction
system.cpu01.commit.op_class_0::MemWrite         2364      0.01%     96.85% # Class of committed instruction
system.cpu01.commit.op_class_0::FloatMemRead       524297      3.15%    100.00% # Class of committed instruction
system.cpu01.commit.op_class_0::FloatMemWrite            8      0.00%    100.00% # Class of committed instruction
system.cpu01.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu01.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu01.commit.op_class_0::total        16622096                       # Class of committed instruction
system.cpu01.commit.refs                      1478468                       # Number of memory references committed
system.cpu01.commit.swp_count                       0                       # Number of s/w prefetches committed
system.cpu01.commit.vec_insts                       0                       # Number of committed Vector instructions.
system.cpu01.committedInsts                   9257897                       # Number of Instructions Simulated
system.cpu01.committedOps                    16622096                       # Number of Ops (including micro ops) Simulated
system.cpu01.cpi                             2.737416                       # CPI: Cycles Per Instruction
system.cpu01.cpi_total                       2.737416                       # CPI: Total CPI of All Threads
system.cpu01.decode.BlockedCycles            20827935                       # Number of cycles decode is blocked
system.cpu01.decode.DecodedInsts             16638905                       # Number of instructions handled by decode
system.cpu01.decode.IdleCycles                1343985                       # Number of cycles decode is idle
system.cpu01.decode.RunCycles                 2757190                       # Number of cycles decode is running
system.cpu01.decode.SquashCycles                  808                       # Number of cycles decode is squashing
system.cpu01.decode.UnblockCycles              396905                       # Number of cycles decode is unblocking
system.cpu01.dtb.rdAccesses                   1476858                       # TLB accesses on read requests
system.cpu01.dtb.rdMisses                        1620                       # TLB misses on read requests
system.cpu01.dtb.walker.pwrStateResidencyTicks::UNDEFINED 2842160590737                       # Cumulative time (in ticks) in various power states
system.cpu01.dtb.wrAccesses                      2597                       # TLB accesses on write requests
system.cpu01.dtb.wrMisses                           6                       # TLB misses on write requests
system.cpu01.fetch.Branches                   2159702                       # Number of branches that fetch encountered
system.cpu01.fetch.CacheLines                 1731123                       # Number of cache lines fetched
system.cpu01.fetch.Cycles                    23585125                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu01.fetch.IcacheSquashes                  66                       # Number of outstanding Icache misses that were squashed
system.cpu01.fetch.IcacheWaitRetryStallCycles          395                       # Number of stall cycles due to full MSHR
system.cpu01.fetch.Insts                      9269182                       # Number of instructions fetch has processed
system.cpu01.fetch.MiscStallCycles               2846                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu01.fetch.PendingTrapStallCycles         3378                       # Number of stall cycles due to pending traps
system.cpu01.fetch.SquashCycles                  1616                       # Number of cycles fetch has spent squashing
system.cpu01.fetch.branchRate                0.085220                       # Number of branch fetches per cycle
system.cpu01.fetch.icacheStallCycles          1734271                       # Number of cycles fetch is stalled on an Icache miss
system.cpu01.fetch.predictedBranches          1210613                       # Number of branches that fetch has predicted taken
system.cpu01.fetch.rate                      0.365753                       # Number of inst fetches per cycle
system.cpu01.fetch.rateDist::samples         25326823                       # Number of instructions fetched each cycle (Total)
system.cpu01.fetch.rateDist::mean            0.657103                       # Number of instructions fetched each cycle (Total)
system.cpu01.fetch.rateDist::stdev           1.947495                       # Number of instructions fetched each cycle (Total)
system.cpu01.fetch.rateDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu01.fetch.rateDist::0               21972801     86.76%     86.76% # Number of instructions fetched each cycle (Total)
system.cpu01.fetch.rateDist::1                 602415      2.38%     89.14% # Number of instructions fetched each cycle (Total)
system.cpu01.fetch.rateDist::2                    919      0.00%     89.14% # Number of instructions fetched each cycle (Total)
system.cpu01.fetch.rateDist::3                 668265      2.64%     91.78% # Number of instructions fetched each cycle (Total)
system.cpu01.fetch.rateDist::4                 408198      1.61%     93.39% # Number of instructions fetched each cycle (Total)
system.cpu01.fetch.rateDist::5                 265042      1.05%     94.44% # Number of instructions fetched each cycle (Total)
system.cpu01.fetch.rateDist::6                    530      0.00%     94.44% # Number of instructions fetched each cycle (Total)
system.cpu01.fetch.rateDist::7                 197123      0.78%     95.22% # Number of instructions fetched each cycle (Total)
system.cpu01.fetch.rateDist::8                1211530      4.78%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu01.fetch.rateDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu01.fetch.rateDist::min_value              0                       # Number of instructions fetched each cycle (Total)
system.cpu01.fetch.rateDist::max_value              8                       # Number of instructions fetched each cycle (Total)
system.cpu01.fetch.rateDist::total           25326823                       # Number of instructions fetched each cycle (Total)
system.cpu01.fp_regfile_reads                 5767269                       # number of floating regfile reads
system.cpu01.fp_regfile_writes                3145857                       # number of floating regfile writes
system.cpu01.idleCycles                         15888                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu01.iew.branchMispredicts                913                       # Number of branch mispredicts detected at execute
system.cpu01.iew.exec_branches                2157879                       # Number of branches executed
system.cpu01.iew.exec_nop                           0                       # number of nop insts executed
system.cpu01.iew.exec_rate                   0.852947                       # Inst execution rate
system.cpu01.iew.exec_refs                    6465127                       # number of memory reference insts executed
system.cpu01.iew.exec_stores                     2597                       # Number of stores executed
system.cpu01.iew.exec_swp                           0                       # number of swp insts executed
system.cpu01.iew.iewBlockCycles              19625626                       # Number of cycles IEW is blocking
system.cpu01.iew.iewDispLoadInsts             1477635                       # Number of dispatched load instructions
system.cpu01.iew.iewDispNonSpecInsts              654                       # Number of dispatched non-speculative instructions
system.cpu01.iew.iewDispSquashedInsts              17                       # Number of squashed instructions skipped by dispatch
system.cpu01.iew.iewDispStoreInsts               3058                       # Number of dispatched store instructions
system.cpu01.iew.iewDispatchedInsts          16635347                       # Number of instructions dispatched to IQ
system.cpu01.iew.iewExecLoadInsts             6462530                       # Number of load instructions executed
system.cpu01.iew.iewExecSquashedInsts             684                       # Number of squashed instructions skipped in execute
system.cpu01.iew.iewExecutedInsts            21616001                       # Number of executed instructions
system.cpu01.iew.iewIQFullEvents                  622                       # Number of times the IQ has become full, causing a stall
system.cpu01.iew.iewIdleCycles                      0                       # Number of cycles IEW is idle
system.cpu01.iew.iewLSQFullEvents                   0                       # Number of times the LSQ has become full, causing a stall
system.cpu01.iew.iewSquashCycles                  808                       # Number of cycles IEW is squashing
system.cpu01.iew.iewUnblockCycles               67093                       # Number of cycles IEW is unblocking
system.cpu01.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu01.iew.lsq.thread0.cacheBlocked      1050760                       # Number of times an access to memory failed due to the cache being blocked
system.cpu01.iew.lsq.thread0.forwLoads           1104                       # Number of loads that had data forwarded from stores
system.cpu01.iew.lsq.thread0.ignoredResponses            1                       # Number of memory responses ignored because the instruction is squashed
system.cpu01.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu01.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu01.iew.lsq.thread0.memOrderViolation            2                       # Number of memory ordering violations
system.cpu01.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu01.iew.lsq.thread0.squashedLoads         1539                       # Number of loads squashed
system.cpu01.iew.lsq.thread0.squashedStores          686                       # Number of stores squashed
system.cpu01.iew.memOrderViolationEvents            2                       # Number of memory order violations
system.cpu01.iew.predictedNotTakenIncorrect          808                       # Number of branches that were predicted not taken incorrectly
system.cpu01.iew.predictedTakenIncorrect          105                       # Number of branches that were predicted taken incorrectly
system.cpu01.iew.wb_consumers                18067802                       # num instructions consuming a value
system.cpu01.iew.wb_count                    16629393                       # cumulative count of insts written-back
system.cpu01.iew.wb_fanout                   0.722709                       # average fanout of values written-back
system.cpu01.iew.wb_producers                13057757                       # num instructions producing a value
system.cpu01.iew.wb_rate                     0.656181                       # insts written-back per cycle
system.cpu01.iew.wb_sent                     16629984                       # cumulative count of insts sent to commit
system.cpu01.int_regfile_reads               24518600                       # number of integer regfile reads
system.cpu01.int_regfile_writes              10376062                       # number of integer regfile writes
system.cpu01.interrupts.pwrStateResidencyTicks::UNDEFINED 2842160590737                       # Cumulative time (in ticks) in various power states
system.cpu01.ipc                             0.365308                       # IPC: Instructions Per Cycle
system.cpu01.ipc_total                       0.365308                       # IPC: Total IPC of All Threads
system.cpu01.iq.FU_type_0::No_OpClass            1305      0.01%      0.01% # Type of FU issued
system.cpu01.iq.FU_type_0::IntAlu            13052859     60.38%     60.39% # Type of FU issued
system.cpu01.iq.FU_type_0::IntMult                  5      0.00%     60.39% # Type of FU issued
system.cpu01.iq.FU_type_0::IntDiv                   7      0.00%     60.39% # Type of FU issued
system.cpu01.iq.FU_type_0::FloatAdd                23      0.00%     60.39% # Type of FU issued
system.cpu01.iq.FU_type_0::FloatCmp                 0      0.00%     60.39% # Type of FU issued
system.cpu01.iq.FU_type_0::FloatCvt                 0      0.00%     60.39% # Type of FU issued
system.cpu01.iq.FU_type_0::FloatMult                0      0.00%     60.39% # Type of FU issued
system.cpu01.iq.FU_type_0::FloatMultAcc             0      0.00%     60.39% # Type of FU issued
system.cpu01.iq.FU_type_0::FloatDiv                 0      0.00%     60.39% # Type of FU issued
system.cpu01.iq.FU_type_0::FloatMisc                0      0.00%     60.39% # Type of FU issued
system.cpu01.iq.FU_type_0::FloatSqrt                0      0.00%     60.39% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdAdd                  0      0.00%     60.39% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdAddAcc               0      0.00%     60.39% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdAlu            1572878      7.28%     67.67% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdCmp                  0      0.00%     67.67% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdCvt             524292      2.43%     70.09% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdMisc                 4      0.00%     70.09% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdMult                 0      0.00%     70.09% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdMultAcc              0      0.00%     70.09% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdShift                8      0.00%     70.09% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdShiftAcc             0      0.00%     70.09% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdDiv                  0      0.00%     70.09% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdSqrt                 0      0.00%     70.09% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdFloatAdd             0      0.00%     70.09% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdFloatAlu             0      0.00%     70.09% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdFloatCmp             0      0.00%     70.09% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdFloatCvt             0      0.00%     70.09% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdFloatDiv             0      0.00%     70.09% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdFloatMisc            0      0.00%     70.09% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdFloatMult            0      0.00%     70.09% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     70.09% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdFloatSqrt            0      0.00%     70.09% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdReduceAdd            0      0.00%     70.09% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdReduceAlu            0      0.00%     70.09% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdReduceCmp            0      0.00%     70.09% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     70.09% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     70.09% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdAes                  0      0.00%     70.09% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdAesMix               0      0.00%     70.09% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdSha1Hash             0      0.00%     70.09% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdSha1Hash2            0      0.00%     70.09% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdSha256Hash            0      0.00%     70.09% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdSha256Hash2            0      0.00%     70.09% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdShaSigma2            0      0.00%     70.09% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdShaSigma3            0      0.00%     70.09% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdPredAlu              0      0.00%     70.09% # Type of FU issued
system.cpu01.iq.FU_type_0::MemRead             957662      4.43%     74.52% # Type of FU issued
system.cpu01.iq.FU_type_0::MemWrite              2641      0.01%     74.53% # Type of FU issued
system.cpu01.iq.FU_type_0::FloatMemRead       5504992     25.47%    100.00% # Type of FU issued
system.cpu01.iq.FU_type_0::FloatMemWrite            9      0.00%    100.00% # Type of FU issued
system.cpu01.iq.FU_type_0::IprAccess                0      0.00%    100.00% # Type of FU issued
system.cpu01.iq.FU_type_0::InstPrefetch             0      0.00%    100.00% # Type of FU issued
system.cpu01.iq.FU_type_0::total             21616685                       # Type of FU issued
system.cpu01.iq.fp_alu_accesses               8912934                       # Number of floating point alu accesses
system.cpu01.iq.fp_inst_queue_reads          17039447                       # Number of floating instruction queue reads
system.cpu01.iq.fp_inst_queue_wakeup_accesses      3145812                       # Number of floating instruction queue wakeup accesses
system.cpu01.iq.fp_inst_queue_writes          3145979                       # Number of floating instruction queue writes
system.cpu01.iq.fu_busy_cnt                    791380                       # FU busy when requested
system.cpu01.iq.fu_busy_rate                 0.036610                       # FU busy rate (busy events/executed inst)
system.cpu01.iq.fu_full::No_OpClass                 0      0.00%      0.00% # attempts to use FU when none available
system.cpu01.iq.fu_full::IntAlu                  3567      0.45%      0.45% # attempts to use FU when none available
system.cpu01.iq.fu_full::IntMult                    0      0.00%      0.45% # attempts to use FU when none available
system.cpu01.iq.fu_full::IntDiv                     0      0.00%      0.45% # attempts to use FU when none available
system.cpu01.iq.fu_full::FloatAdd                   0      0.00%      0.45% # attempts to use FU when none available
system.cpu01.iq.fu_full::FloatCmp                   0      0.00%      0.45% # attempts to use FU when none available
system.cpu01.iq.fu_full::FloatCvt                   0      0.00%      0.45% # attempts to use FU when none available
system.cpu01.iq.fu_full::FloatMult                  0      0.00%      0.45% # attempts to use FU when none available
system.cpu01.iq.fu_full::FloatMultAcc               0      0.00%      0.45% # attempts to use FU when none available
system.cpu01.iq.fu_full::FloatDiv                   0      0.00%      0.45% # attempts to use FU when none available
system.cpu01.iq.fu_full::FloatMisc                  0      0.00%      0.45% # attempts to use FU when none available
system.cpu01.iq.fu_full::FloatSqrt                  0      0.00%      0.45% # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdAdd                    0      0.00%      0.45% # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdAddAcc                 0      0.00%      0.45% # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdAlu                    0      0.00%      0.45% # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdCmp                    0      0.00%      0.45% # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdCvt                    0      0.00%      0.45% # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdMisc                   0      0.00%      0.45% # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdMult                   0      0.00%      0.45% # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdMultAcc                0      0.00%      0.45% # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdShift                  0      0.00%      0.45% # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdShiftAcc               0      0.00%      0.45% # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdDiv                    0      0.00%      0.45% # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdSqrt                   0      0.00%      0.45% # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdFloatAdd               0      0.00%      0.45% # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdFloatAlu               0      0.00%      0.45% # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdFloatCmp               0      0.00%      0.45% # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdFloatCvt               0      0.00%      0.45% # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdFloatDiv               0      0.00%      0.45% # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdFloatMisc              0      0.00%      0.45% # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdFloatMult              0      0.00%      0.45% # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdFloatMultAcc            0      0.00%      0.45% # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdFloatSqrt              0      0.00%      0.45% # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdReduceAdd              0      0.00%      0.45% # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdReduceAlu              0      0.00%      0.45% # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdReduceCmp              0      0.00%      0.45% # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdFloatReduceAdd            0      0.00%      0.45% # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdFloatReduceCmp            0      0.00%      0.45% # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdAes                    0      0.00%      0.45% # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdAesMix                 0      0.00%      0.45% # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdSha1Hash               0      0.00%      0.45% # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdSha1Hash2              0      0.00%      0.45% # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdSha256Hash             0      0.00%      0.45% # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdSha256Hash2            0      0.00%      0.45% # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdShaSigma2              0      0.00%      0.45% # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdShaSigma3              0      0.00%      0.45% # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdPredAlu                0      0.00%      0.45% # attempts to use FU when none available
system.cpu01.iq.fu_full::MemRead                  833      0.11%      0.56% # attempts to use FU when none available
system.cpu01.iq.fu_full::MemWrite                 557      0.07%      0.63% # attempts to use FU when none available
system.cpu01.iq.fu_full::FloatMemRead          786423     99.37%    100.00% # attempts to use FU when none available
system.cpu01.iq.fu_full::FloatMemWrite              0      0.00%    100.00% # attempts to use FU when none available
system.cpu01.iq.fu_full::IprAccess                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu01.iq.fu_full::InstPrefetch               0      0.00%    100.00% # attempts to use FU when none available
system.cpu01.iq.int_alu_accesses             13493826                       # Number of integer alu accesses
system.cpu01.iq.int_inst_queue_reads         52312447                       # Number of integer instruction queue reads
system.cpu01.iq.int_inst_queue_wakeup_accesses     13483581                       # Number of integer instruction queue wakeup accesses
system.cpu01.iq.int_inst_queue_writes        13502620                       # Number of integer instruction queue writes
system.cpu01.iq.iqInstsAdded                 16633451                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu01.iq.iqInstsIssued                21616685                       # Number of instructions issued
system.cpu01.iq.iqNonSpecInstsAdded              1896                       # Number of non-speculative instructions added to the IQ
system.cpu01.iq.iqSquashedInstsExamined         13250                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu01.iq.iqSquashedInstsIssued             321                       # Number of squashed instructions issued
system.cpu01.iq.iqSquashedNonSpecRemoved          205                       # Number of squashed non-spec instructions that were removed
system.cpu01.iq.iqSquashedOperandsExamined        17280                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu01.iq.issued_per_cycle::samples     25326823                       # Number of insts issued each cycle
system.cpu01.iq.issued_per_cycle::mean       0.853510                       # Number of insts issued each cycle
system.cpu01.iq.issued_per_cycle::stdev      2.001415                       # Number of insts issued each cycle
system.cpu01.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu01.iq.issued_per_cycle::0          20118240     79.43%     79.43% # Number of insts issued each cycle
system.cpu01.iq.issued_per_cycle::1            869269      3.43%     82.87% # Number of insts issued each cycle
system.cpu01.iq.issued_per_cycle::2           1273040      5.03%     87.89% # Number of insts issued each cycle
system.cpu01.iq.issued_per_cycle::3            133920      0.53%     88.42% # Number of insts issued each cycle
system.cpu01.iq.issued_per_cycle::4            460337      1.82%     90.24% # Number of insts issued each cycle
system.cpu01.iq.issued_per_cycle::5            605927      2.39%     92.63% # Number of insts issued each cycle
system.cpu01.iq.issued_per_cycle::6            396323      1.56%     94.20% # Number of insts issued each cycle
system.cpu01.iq.issued_per_cycle::7           1207481      4.77%     98.96% # Number of insts issued each cycle
system.cpu01.iq.issued_per_cycle::8            262286      1.04%    100.00% # Number of insts issued each cycle
system.cpu01.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu01.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu01.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu01.iq.issued_per_cycle::total      25326823                       # Number of insts issued each cycle
system.cpu01.iq.rate                         0.852974                       # Inst issue rate
system.cpu01.iq.vec_alu_accesses                    0                       # Number of vector alu accesses
system.cpu01.iq.vec_inst_queue_reads                0                       # Number of vector instruction queue reads
system.cpu01.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu01.iq.vec_inst_queue_writes               0                       # Number of vector instruction queue writes
system.cpu01.itb.rdAccesses                         0                       # TLB accesses on read requests
system.cpu01.itb.rdMisses                           0                       # TLB misses on read requests
system.cpu01.itb.walker.pwrStateResidencyTicks::UNDEFINED 2842160590737                       # Cumulative time (in ticks) in various power states
system.cpu01.itb.wrAccesses                   1731670                       # TLB accesses on write requests
system.cpu01.itb.wrMisses                         561                       # TLB misses on write requests
system.cpu01.memDep0.conflictingLoads            6334                       # Number of conflicting loads.
system.cpu01.memDep0.conflictingStores           2595                       # Number of conflicting stores.
system.cpu01.memDep0.insertedLoads            1477635                       # Number of loads inserted to the mem dependence unit.
system.cpu01.memDep0.insertedStores              3058                       # Number of stores inserted to the mem dependence unit.
system.cpu01.misc_regfile_reads              10780995                       # number of misc regfile reads
system.cpu01.misc_regfile_writes                    1                       # number of misc regfile writes
system.cpu01.numCycles                       25342711                       # number of cpu cycles simulated
system.cpu01.numPwrStateTransitions                 5                       # Number of power state transitions
system.cpu01.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu01.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu01.pwrStateClkGateDist::samples            4                       # Distribution of time spent in the clock gated state
system.cpu01.pwrStateClkGateDist::mean   359634628127.250000                       # Distribution of time spent in the clock gated state
system.cpu01.pwrStateClkGateDist::stdev  600259771039.345825                       # Distribution of time spent in the clock gated state
system.cpu01.pwrStateClkGateDist::1000-5e+10            2     50.00%     50.00% # Distribution of time spent in the clock gated state
system.cpu01.pwrStateClkGateDist::1.5e+11-2e+11            1     25.00%     75.00% # Distribution of time spent in the clock gated state
system.cpu01.pwrStateClkGateDist::overflows            1     25.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu01.pwrStateClkGateDist::min_value     22456854                       # Distribution of time spent in the clock gated state
system.cpu01.pwrStateClkGateDist::max_value 1250843913990                       # Distribution of time spent in the clock gated state
system.cpu01.pwrStateClkGateDist::total             4                       # Distribution of time spent in the clock gated state
system.cpu01.pwrStateResidencyTicks::ON  1403622078228                       # Cumulative time (in ticks) in various power states
system.cpu01.pwrStateResidencyTicks::CLK_GATED 1438538512509                       # Cumulative time (in ticks) in various power states
system.cpu01.quiesceCycles                 8496939386                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu01.rename.BlockCycles              20030291                       # Number of cycles rename is blocking
system.cpu01.rename.CommittedMaps            20769889                       # Number of HB maps that are committed
system.cpu01.rename.IQFullEvents               729898                       # Number of times rename has blocked due to IQ full
system.cpu01.rename.IdleCycles                1476556                       # Number of cycles rename is idle
system.cpu01.rename.ROBFullEvents                  85                       # Number of times rename has blocked due to ROB full
system.cpu01.rename.RenameLookups            36918802                       # Number of register rename lookups that rename has made
system.cpu01.rename.RenamedInsts             16637437                       # Number of instructions processed by rename
system.cpu01.rename.RenamedOperands          20786350                       # Number of destination operands rename has renamed
system.cpu01.rename.RunCycles                 2955672                       # Number of cycles rename is running
system.cpu01.rename.SquashCycles                  808                       # Number of cycles rename is squashing
system.cpu01.rename.UnblockCycles              861899                       # Number of cycles rename is unblocking
system.cpu01.rename.UndoneMaps                  16461                       # Number of HB maps that are undone due to squashing
system.cpu01.rename.fp_rename_lookups         5767563                       # Number of floating rename lookups
system.cpu01.rename.int_rename_lookups       14559412                       # Number of integer rename lookups
system.cpu01.rename.serializeStallCycles         1597                       # count of cycles rename stalled for serializing inst
system.cpu01.rename.serializingInsts               36                       # count of serializing insts renamed
system.cpu01.rename.skidInsts                 1987658                       # count of insts added to the skid buffer
system.cpu01.rename.tempSerializingInsts           36                       # count of temporary serializing insts renamed
system.cpu01.rob.rob_reads                   41822495                       # The number of ROB reads
system.cpu01.rob.rob_writes                  33270588                       # The number of ROB writes
system.cpu01.timesIdled                            81                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu02.apic_clk_domain.clock               5328                       # Clock period in ticks
system.cpu02.branchPred.BTBCorrect                  0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu02.branchPred.BTBHitPct            0.000000                       # BTB Hit Percentage
system.cpu02.branchPred.BTBHits                     0                       # Number of BTB hits
system.cpu02.branchPred.BTBLookups            1705158                       # Number of BTB lookups
system.cpu02.branchPred.RASInCorrect               46                       # Number of incorrect RAS predictions.
system.cpu02.branchPred.condIncorrect             251                       # Number of conditional branches incorrect
system.cpu02.branchPred.condPredicted         2182598                       # Number of conditional branches predicted
system.cpu02.branchPred.indirectHits          1221418                       # Number of indirect target hits.
system.cpu02.branchPred.indirectLookups       1705158                       # Number of indirect predictor lookups.
system.cpu02.branchPred.indirectMisses         483740                       # Number of indirect misses.
system.cpu02.branchPred.lookups               2182598                       # Number of BP lookups
system.cpu02.branchPred.usedRAS                   697                       # Number of times the RAS was used to get a target.
system.cpu02.branchPredindirectMispredicted          155                       # Number of mispredicted indirect branches.
system.cpu02.cc_regfile_reads                10904059                       # number of cc regfile reads
system.cpu02.cc_regfile_writes                7325713                       # number of cc regfile writes
system.cpu02.commit.amos                            0                       # Number of atomic instructions committed
system.cpu02.commit.branchMispredicts             795                       # The number of times a branch was mispredicted
system.cpu02.commit.branches                  2180647                       # Number of branches committed
system.cpu02.commit.bw_lim_events              135590                       # number cycles where commit BW limit reached
system.cpu02.commit.commitNonSpecStalls          1687                       # The number of times commit has been forced to stall to communicate backwards
system.cpu02.commit.commitSquashedInsts          9767                       # The number of squashed insts skipped by commit
system.cpu02.commit.committedInsts            9339943                       # Number of instructions committed
system.cpu02.commit.committedOps             16762303                       # Number of ops (including micro ops) committed
system.cpu02.commit.committed_per_cycle::samples     25311675                       # Number of insts commited each cycle
system.cpu02.commit.committed_per_cycle::mean     0.662236                       # Number of insts commited each cycle
system.cpu02.commit.committed_per_cycle::stdev     1.607471                       # Number of insts commited each cycle
system.cpu02.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu02.commit.committed_per_cycle::0     20427689     80.70%     80.70% # Number of insts commited each cycle
system.cpu02.commit.committed_per_cycle::1      1301286      5.14%     85.85% # Number of insts commited each cycle
system.cpu02.commit.committed_per_cycle::2          725      0.00%     85.85% # Number of insts commited each cycle
system.cpu02.commit.committed_per_cycle::3      1493727      5.90%     91.75% # Number of insts commited each cycle
system.cpu02.commit.committed_per_cycle::4       943288      3.73%     95.48% # Number of insts commited each cycle
system.cpu02.commit.committed_per_cycle::5       406880      1.61%     97.08% # Number of insts commited each cycle
system.cpu02.commit.committed_per_cycle::6       131316      0.52%     97.60% # Number of insts commited each cycle
system.cpu02.commit.committed_per_cycle::7       471174      1.86%     99.46% # Number of insts commited each cycle
system.cpu02.commit.committed_per_cycle::8       135590      0.54%    100.00% # Number of insts commited each cycle
system.cpu02.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu02.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu02.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu02.commit.committed_per_cycle::total     25311675                       # Number of insts commited each cycle
system.cpu02.commit.fp_insts                  3145787                       # Number of committed floating point instructions.
system.cpu02.commit.function_calls                596                       # Number of function calls committed.
system.cpu02.commit.int_insts                13182464                       # Number of committed integer instructions.
system.cpu02.commit.loads                     1487812                       # Number of loads committed
system.cpu02.commit.membars                      1122                       # Number of memory barriers committed
system.cpu02.commit.op_class_0::No_OpClass          561      0.00%      0.00% # Class of committed instruction
system.cpu02.commit.op_class_0::IntAlu       13174390     78.60%     78.60% # Class of committed instruction
system.cpu02.commit.op_class_0::IntMult             1      0.00%     78.60% # Class of committed instruction
system.cpu02.commit.op_class_0::IntDiv              7      0.00%     78.60% # Class of committed instruction
system.cpu02.commit.op_class_0::FloatAdd            1      0.00%     78.60% # Class of committed instruction
system.cpu02.commit.op_class_0::FloatCmp            0      0.00%     78.60% # Class of committed instruction
system.cpu02.commit.op_class_0::FloatCvt            0      0.00%     78.60% # Class of committed instruction
system.cpu02.commit.op_class_0::FloatMult            0      0.00%     78.60% # Class of committed instruction
system.cpu02.commit.op_class_0::FloatMultAcc            0      0.00%     78.60% # Class of committed instruction
system.cpu02.commit.op_class_0::FloatDiv            0      0.00%     78.60% # Class of committed instruction
system.cpu02.commit.op_class_0::FloatMisc            0      0.00%     78.60% # Class of committed instruction
system.cpu02.commit.op_class_0::FloatSqrt            0      0.00%     78.60% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdAdd             0      0.00%     78.60% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdAddAcc            0      0.00%     78.60% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdAlu       1572878      9.38%     87.98% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdCmp             0      0.00%     87.98% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdCvt        524292      3.13%     91.11% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdMisc            4      0.00%     91.11% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdMult            0      0.00%     91.11% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdMultAcc            0      0.00%     91.11% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdShift            6      0.00%     91.11% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdShiftAcc            0      0.00%     91.11% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdDiv             0      0.00%     91.11% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdSqrt            0      0.00%     91.11% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdFloatAdd            0      0.00%     91.11% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdFloatAlu            0      0.00%     91.11% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdFloatCmp            0      0.00%     91.11% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdFloatCvt            0      0.00%     91.11% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdFloatDiv            0      0.00%     91.11% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdFloatMisc            0      0.00%     91.11% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdFloatMult            0      0.00%     91.11% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdFloatMultAcc            0      0.00%     91.11% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdFloatSqrt            0      0.00%     91.11% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdReduceAdd            0      0.00%     91.11% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdReduceAlu            0      0.00%     91.11% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdReduceCmp            0      0.00%     91.11% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     91.11% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     91.11% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdAes             0      0.00%     91.11% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdAesMix            0      0.00%     91.11% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdSha1Hash            0      0.00%     91.11% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdSha1Hash2            0      0.00%     91.11% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdSha256Hash            0      0.00%     91.11% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdSha256Hash2            0      0.00%     91.11% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdShaSigma2            0      0.00%     91.11% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdShaSigma3            0      0.00%     91.11% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdPredAlu            0      0.00%     91.11% # Class of committed instruction
system.cpu02.commit.op_class_0::MemRead        963515      5.75%     96.86% # Class of committed instruction
system.cpu02.commit.op_class_0::MemWrite         2343      0.01%     96.87% # Class of committed instruction
system.cpu02.commit.op_class_0::FloatMemRead       524297      3.13%    100.00% # Class of committed instruction
system.cpu02.commit.op_class_0::FloatMemWrite            8      0.00%    100.00% # Class of committed instruction
system.cpu02.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu02.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu02.commit.op_class_0::total        16762303                       # Class of committed instruction
system.cpu02.commit.refs                      1490163                       # Number of memory references committed
system.cpu02.commit.swp_count                       0                       # Number of s/w prefetches committed
system.cpu02.commit.vec_insts                       0                       # Number of committed Vector instructions.
system.cpu02.committedInsts                   9339943                       # Number of Instructions Simulated
system.cpu02.committedOps                    16762303                       # Number of Ops (including micro ops) Simulated
system.cpu02.cpi                             2.712821                       # CPI: Cycles Per Instruction
system.cpu02.cpi_total                       2.712821                       # CPI: Total CPI of All Threads
system.cpu02.decode.BlockedCycles            20748525                       # Number of cycles decode is blocked
system.cpu02.decode.DecodedInsts             16775646                       # Number of instructions handled by decode
system.cpu02.decode.IdleCycles                1372833                       # Number of cycles decode is idle
system.cpu02.decode.RunCycles                 2925683                       # Number of cycles decode is running
system.cpu02.decode.SquashCycles                  806                       # Number of cycles decode is squashing
system.cpu02.decode.UnblockCycles              265774                       # Number of cycles decode is unblocking
system.cpu02.dtb.rdAccesses                   1488390                       # TLB accesses on read requests
system.cpu02.dtb.rdMisses                        1624                       # TLB misses on read requests
system.cpu02.dtb.walker.pwrStateResidencyTicks::UNDEFINED 2842160590737                       # Cumulative time (in ticks) in various power states
system.cpu02.dtb.wrAccesses                      2559                       # TLB accesses on write requests
system.cpu02.dtb.wrMisses                           6                       # TLB misses on write requests
system.cpu02.fetch.Branches                   2182598                       # Number of branches that fetch encountered
system.cpu02.fetch.CacheLines                 1759685                       # Number of cache lines fetched
system.cpu02.fetch.Cycles                    23543318                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu02.fetch.IcacheSquashes                  66                       # Number of outstanding Icache misses that were squashed
system.cpu02.fetch.IcacheWaitRetryStallCycles          557                       # Number of stall cycles due to full MSHR
system.cpu02.fetch.Insts                      9349010                       # Number of instructions fetch has processed
system.cpu02.fetch.MiscStallCycles               2660                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu02.fetch.PendingTrapStallCycles         3770                       # Number of stall cycles due to pending traps
system.cpu02.fetch.SquashCycles                  1612                       # Number of cycles fetch has spent squashing
system.cpu02.fetch.branchRate                0.086141                       # Number of branch fetches per cycle
system.cpu02.fetch.icacheStallCycles          1762510                       # Number of cycles fetch is stalled on an Icache miss
system.cpu02.fetch.predictedBranches          1222115                       # Number of branches that fetch has predicted taken
system.cpu02.fetch.rate                      0.368978                       # Number of inst fetches per cycle
system.cpu02.fetch.rateDist::samples         25313621                       # Number of instructions fetched each cycle (Total)
system.cpu02.fetch.rateDist::mean            0.662821                       # Number of instructions fetched each cycle (Total)
system.cpu02.fetch.rateDist::stdev           1.964982                       # Number of instructions fetched each cycle (Total)
system.cpu02.fetch.rateDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu02.fetch.rateDist::0               21922460     86.60%     86.60% # Number of instructions fetched each cycle (Total)
system.cpu02.fetch.rateDist::1                 682283      2.70%     89.30% # Number of instructions fetched each cycle (Total)
system.cpu02.fetch.rateDist::2                    892      0.00%     89.30% # Number of instructions fetched each cycle (Total)
system.cpu02.fetch.rateDist::3                 617060      2.44%     91.74% # Number of instructions fetched each cycle (Total)
system.cpu02.fetch.rateDist::4                 405962      1.60%     93.34% # Number of instructions fetched each cycle (Total)
system.cpu02.fetch.rateDist::5                 198926      0.79%     94.13% # Number of instructions fetched each cycle (Total)
system.cpu02.fetch.rateDist::6                    497      0.00%     94.13% # Number of instructions fetched each cycle (Total)
system.cpu02.fetch.rateDist::7                 262638      1.04%     95.17% # Number of instructions fetched each cycle (Total)
system.cpu02.fetch.rateDist::8                1222903      4.83%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu02.fetch.rateDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu02.fetch.rateDist::min_value              0                       # Number of instructions fetched each cycle (Total)
system.cpu02.fetch.rateDist::max_value              8                       # Number of instructions fetched each cycle (Total)
system.cpu02.fetch.rateDist::total           25313621                       # Number of instructions fetched each cycle (Total)
system.cpu02.fp_regfile_reads                 5767268                       # number of floating regfile reads
system.cpu02.fp_regfile_writes                3145857                       # number of floating regfile writes
system.cpu02.idleCycles                         23969                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu02.iew.branchMispredicts                893                       # Number of branch mispredicts detected at execute
system.cpu02.iew.exec_branches                2181154                       # Number of branches executed
system.cpu02.iew.exec_nop                           0                       # number of nop insts executed
system.cpu02.iew.exec_rate                   0.850795                       # Inst execution rate
system.cpu02.iew.exec_refs                    6279472                       # number of memory reference insts executed
system.cpu02.iew.exec_stores                     2559                       # Number of stores executed
system.cpu02.iew.exec_swp                           0                       # number of swp insts executed
system.cpu02.iew.iewBlockCycles              19481753                       # Number of cycles IEW is blocking
system.cpu02.iew.iewDispLoadInsts             1489017                       # Number of dispatched load instructions
system.cpu02.iew.iewDispNonSpecInsts              639                       # Number of dispatched non-speculative instructions
system.cpu02.iew.iewDispSquashedInsts              18                       # Number of squashed instructions skipped by dispatch
system.cpu02.iew.iewDispStoreInsts               2971                       # Number of dispatched store instructions
system.cpu02.iew.iewDispatchedInsts          16772631                       # Number of instructions dispatched to IQ
system.cpu02.iew.iewExecLoadInsts             6276913                       # Number of load instructions executed
system.cpu02.iew.iewExecSquashedInsts             538                       # Number of squashed instructions skipped in execute
system.cpu02.iew.iewExecutedInsts            21557104                       # Number of executed instructions
system.cpu02.iew.iewIQFullEvents                  614                       # Number of times the IQ has become full, causing a stall
system.cpu02.iew.iewIdleCycles                      0                       # Number of cycles IEW is idle
system.cpu02.iew.iewLSQFullEvents                   0                       # Number of times the LSQ has become full, causing a stall
system.cpu02.iew.iewSquashCycles                  806                       # Number of cycles IEW is squashing
system.cpu02.iew.iewUnblockCycles               67076                       # Number of cycles IEW is unblocking
system.cpu02.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu02.iew.lsq.thread0.cacheBlocked       985089                       # Number of times an access to memory failed due to the cache being blocked
system.cpu02.iew.lsq.thread0.forwLoads           1111                       # Number of loads that had data forwarded from stores
system.cpu02.iew.lsq.thread0.ignoredResponses            2                       # Number of memory responses ignored because the instruction is squashed
system.cpu02.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu02.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu02.iew.lsq.thread0.memOrderViolation            3                       # Number of memory ordering violations
system.cpu02.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu02.iew.lsq.thread0.squashedLoads         1205                       # Number of loads squashed
system.cpu02.iew.lsq.thread0.squashedStores          620                       # Number of stores squashed
system.cpu02.iew.memOrderViolationEvents            3                       # Number of memory order violations
system.cpu02.iew.predictedNotTakenIncorrect          814                       # Number of branches that were predicted not taken incorrectly
system.cpu02.iew.predictedTakenIncorrect           79                       # Number of branches that were predicted taken incorrectly
system.cpu02.iew.wb_consumers                18257339                       # num instructions consuming a value
system.cpu02.iew.wb_count                    16767738                       # cumulative count of insts written-back
system.cpu02.iew.wb_fanout                   0.720879                       # average fanout of values written-back
system.cpu02.iew.wb_producers                13161340                       # num instructions producing a value
system.cpu02.iew.wb_rate                     0.661773                       # insts written-back per cycle
system.cpu02.iew.wb_sent                     16768356                       # cumulative count of insts sent to commit
system.cpu02.int_regfile_reads               24263258                       # number of integer regfile reads
system.cpu02.int_regfile_writes              10479593                       # number of integer regfile writes
system.cpu02.interrupts.pwrStateResidencyTicks::UNDEFINED 2842160590737                       # Cumulative time (in ticks) in various power states
system.cpu02.ipc                             0.368620                       # IPC: Instructions Per Cycle
system.cpu02.ipc_total                       0.368620                       # IPC: Total IPC of All Threads
system.cpu02.iq.FU_type_0::No_OpClass            1319      0.01%      0.01% # Type of FU issued
system.cpu02.iq.FU_type_0::IntAlu            13179505     61.14%     61.14% # Type of FU issued
system.cpu02.iq.FU_type_0::IntMult                  3      0.00%     61.14% # Type of FU issued
system.cpu02.iq.FU_type_0::IntDiv                   7      0.00%     61.14% # Type of FU issued
system.cpu02.iq.FU_type_0::FloatAdd                23      0.00%     61.14% # Type of FU issued
system.cpu02.iq.FU_type_0::FloatCmp                 0      0.00%     61.14% # Type of FU issued
system.cpu02.iq.FU_type_0::FloatCvt                 0      0.00%     61.14% # Type of FU issued
system.cpu02.iq.FU_type_0::FloatMult                0      0.00%     61.14% # Type of FU issued
system.cpu02.iq.FU_type_0::FloatMultAcc             0      0.00%     61.14% # Type of FU issued
system.cpu02.iq.FU_type_0::FloatDiv                 0      0.00%     61.14% # Type of FU issued
system.cpu02.iq.FU_type_0::FloatMisc                0      0.00%     61.14% # Type of FU issued
system.cpu02.iq.FU_type_0::FloatSqrt                0      0.00%     61.14% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdAdd                  0      0.00%     61.14% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdAddAcc               0      0.00%     61.14% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdAlu            1572878      7.30%     68.44% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdCmp                  0      0.00%     68.44% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdCvt             524292      2.43%     70.87% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdMisc                 4      0.00%     70.87% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdMult                 0      0.00%     70.87% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdMultAcc              0      0.00%     70.87% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdShift                8      0.00%     70.87% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdShiftAcc             0      0.00%     70.87% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdDiv                  0      0.00%     70.87% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdSqrt                 0      0.00%     70.87% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdFloatAdd             0      0.00%     70.87% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdFloatAlu             0      0.00%     70.87% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdFloatCmp             0      0.00%     70.87% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdFloatCvt             0      0.00%     70.87% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdFloatDiv             0      0.00%     70.87% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdFloatMisc            0      0.00%     70.87% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdFloatMult            0      0.00%     70.87% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     70.87% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdFloatSqrt            0      0.00%     70.87% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdReduceAdd            0      0.00%     70.87% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdReduceAlu            0      0.00%     70.87% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdReduceCmp            0      0.00%     70.87% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     70.87% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     70.87% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdAes                  0      0.00%     70.87% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdAesMix               0      0.00%     70.87% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdSha1Hash             0      0.00%     70.87% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdSha1Hash2            0      0.00%     70.87% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdSha256Hash            0      0.00%     70.87% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdSha256Hash2            0      0.00%     70.87% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdShaSigma2            0      0.00%     70.87% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdShaSigma3            0      0.00%     70.87% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdPredAlu              0      0.00%     70.87% # Type of FU issued
system.cpu02.iq.FU_type_0::MemRead             968679      4.49%     75.36% # Type of FU issued
system.cpu02.iq.FU_type_0::MemWrite              2588      0.01%     75.38% # Type of FU issued
system.cpu02.iq.FU_type_0::FloatMemRead       5308327     24.62%    100.00% # Type of FU issued
system.cpu02.iq.FU_type_0::FloatMemWrite            9      0.00%    100.00% # Type of FU issued
system.cpu02.iq.FU_type_0::IprAccess                0      0.00%    100.00% # Type of FU issued
system.cpu02.iq.FU_type_0::InstPrefetch             0      0.00%    100.00% # Type of FU issued
system.cpu02.iq.FU_type_0::total             21557642                       # Type of FU issued
system.cpu02.iq.fp_alu_accesses               8847312                       # Number of floating point alu accesses
system.cpu02.iq.fp_inst_queue_reads          16777160                       # Number of floating instruction queue reads
system.cpu02.iq.fp_inst_queue_wakeup_accesses      3145811                       # Number of floating instruction queue wakeup accesses
system.cpu02.iq.fp_inst_queue_writes          3145979                       # Number of floating instruction queue writes
system.cpu02.iq.fu_busy_cnt                    921402                       # FU busy when requested
system.cpu02.iq.fu_busy_rate                 0.042741                       # FU busy rate (busy events/executed inst)
system.cpu02.iq.fu_full::No_OpClass                 0      0.00%      0.00% # attempts to use FU when none available
system.cpu02.iq.fu_full::IntAlu                  2652      0.29%      0.29% # attempts to use FU when none available
system.cpu02.iq.fu_full::IntMult                    0      0.00%      0.29% # attempts to use FU when none available
system.cpu02.iq.fu_full::IntDiv                     0      0.00%      0.29% # attempts to use FU when none available
system.cpu02.iq.fu_full::FloatAdd                   0      0.00%      0.29% # attempts to use FU when none available
system.cpu02.iq.fu_full::FloatCmp                   0      0.00%      0.29% # attempts to use FU when none available
system.cpu02.iq.fu_full::FloatCvt                   0      0.00%      0.29% # attempts to use FU when none available
system.cpu02.iq.fu_full::FloatMult                  0      0.00%      0.29% # attempts to use FU when none available
system.cpu02.iq.fu_full::FloatMultAcc               0      0.00%      0.29% # attempts to use FU when none available
system.cpu02.iq.fu_full::FloatDiv                   0      0.00%      0.29% # attempts to use FU when none available
system.cpu02.iq.fu_full::FloatMisc                  0      0.00%      0.29% # attempts to use FU when none available
system.cpu02.iq.fu_full::FloatSqrt                  0      0.00%      0.29% # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdAdd                    0      0.00%      0.29% # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdAddAcc                 0      0.00%      0.29% # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdAlu                    0      0.00%      0.29% # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdCmp                    0      0.00%      0.29% # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdCvt                    0      0.00%      0.29% # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdMisc                   0      0.00%      0.29% # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdMult                   0      0.00%      0.29% # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdMultAcc                0      0.00%      0.29% # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdShift                  0      0.00%      0.29% # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdShiftAcc               0      0.00%      0.29% # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdDiv                    0      0.00%      0.29% # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdSqrt                   0      0.00%      0.29% # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdFloatAdd               0      0.00%      0.29% # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdFloatAlu               0      0.00%      0.29% # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdFloatCmp               0      0.00%      0.29% # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdFloatCvt               0      0.00%      0.29% # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdFloatDiv               0      0.00%      0.29% # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdFloatMisc              0      0.00%      0.29% # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdFloatMult              0      0.00%      0.29% # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdFloatMultAcc            0      0.00%      0.29% # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdFloatSqrt              0      0.00%      0.29% # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdReduceAdd              0      0.00%      0.29% # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdReduceAlu              0      0.00%      0.29% # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdReduceCmp              0      0.00%      0.29% # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdFloatReduceAdd            0      0.00%      0.29% # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdFloatReduceCmp            0      0.00%      0.29% # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdAes                    0      0.00%      0.29% # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdAesMix                 0      0.00%      0.29% # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdSha1Hash               0      0.00%      0.29% # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdSha1Hash2              0      0.00%      0.29% # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdSha256Hash             0      0.00%      0.29% # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdSha256Hash2            0      0.00%      0.29% # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdShaSigma2              0      0.00%      0.29% # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdShaSigma3              0      0.00%      0.29% # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdPredAlu                0      0.00%      0.29% # attempts to use FU when none available
system.cpu02.iq.fu_full::MemRead                  728      0.08%      0.37% # attempts to use FU when none available
system.cpu02.iq.fu_full::MemWrite                 556      0.06%      0.43% # attempts to use FU when none available
system.cpu02.iq.fu_full::FloatMemRead          917466     99.57%    100.00% # attempts to use FU when none available
system.cpu02.iq.fu_full::FloatMemWrite              0      0.00%    100.00% # attempts to use FU when none available
system.cpu02.iq.fu_full::IprAccess                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu02.iq.fu_full::InstPrefetch               0      0.00%    100.00% # attempts to use FU when none available
system.cpu02.iq.int_alu_accesses             13630413                       # Number of integer alu accesses
system.cpu02.iq.int_inst_queue_reads         52573307                       # Number of integer instruction queue reads
system.cpu02.iq.int_inst_queue_wakeup_accesses     13621927                       # Number of integer instruction queue wakeup accesses
system.cpu02.iq.int_inst_queue_writes        13636982                       # Number of integer instruction queue writes
system.cpu02.iq.iqInstsAdded                 16770776                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu02.iq.iqInstsIssued                21557642                       # Number of instructions issued
system.cpu02.iq.iqNonSpecInstsAdded              1855                       # Number of non-speculative instructions added to the IQ
system.cpu02.iq.iqSquashedInstsExamined         10327                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu02.iq.iqSquashedInstsIssued             160                       # Number of squashed instructions issued
system.cpu02.iq.iqSquashedNonSpecRemoved          168                       # Number of squashed non-spec instructions that were removed
system.cpu02.iq.iqSquashedOperandsExamined        13919                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu02.iq.issued_per_cycle::samples     25313621                       # Number of insts issued each cycle
system.cpu02.iq.issued_per_cycle::mean       0.851622                       # Number of insts issued each cycle
system.cpu02.iq.issued_per_cycle::stdev      2.005698                       # Number of insts issued each cycle
system.cpu02.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu02.iq.issued_per_cycle::0          20184524     79.74%     79.74% # Number of insts issued each cycle
system.cpu02.iq.issued_per_cycle::1            752494      2.97%     82.71% # Number of insts issued each cycle
system.cpu02.iq.issued_per_cycle::2           1301740      5.14%     87.85% # Number of insts issued each cycle
system.cpu02.iq.issued_per_cycle::3            264893      1.05%     88.90% # Number of insts issued each cycle
system.cpu02.iq.issued_per_cycle::4            263640      1.04%     89.94% # Number of insts issued each cycle
system.cpu02.iq.issued_per_cycle::5            734662      2.90%     92.84% # Number of insts issued each cycle
system.cpu02.iq.issued_per_cycle::6            264801      1.05%     93.89% # Number of insts issued each cycle
system.cpu02.iq.issued_per_cycle::7           1284623      5.07%     98.96% # Number of insts issued each cycle
system.cpu02.iq.issued_per_cycle::8            262244      1.04%    100.00% # Number of insts issued each cycle
system.cpu02.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu02.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu02.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu02.iq.issued_per_cycle::total      25313621                       # Number of insts issued each cycle
system.cpu02.iq.rate                         0.850817                       # Inst issue rate
system.cpu02.iq.vec_alu_accesses                    0                       # Number of vector alu accesses
system.cpu02.iq.vec_inst_queue_reads                0                       # Number of vector instruction queue reads
system.cpu02.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu02.iq.vec_inst_queue_writes               0                       # Number of vector instruction queue writes
system.cpu02.itb.rdAccesses                         0                       # TLB accesses on read requests
system.cpu02.itb.rdMisses                           0                       # TLB misses on read requests
system.cpu02.itb.walker.pwrStateResidencyTicks::UNDEFINED 2842160590737                       # Cumulative time (in ticks) in various power states
system.cpu02.itb.wrAccesses                   1760265                       # TLB accesses on write requests
system.cpu02.itb.wrMisses                         594                       # TLB misses on write requests
system.cpu02.memDep0.conflictingLoads            6265                       # Number of conflicting loads.
system.cpu02.memDep0.conflictingStores           2524                       # Number of conflicting stores.
system.cpu02.memDep0.insertedLoads            1489017                       # Number of loads inserted to the mem dependence unit.
system.cpu02.memDep0.insertedStores              2971                       # Number of stores inserted to the mem dependence unit.
system.cpu02.misc_regfile_reads              10641706                       # number of misc regfile reads
system.cpu02.misc_regfile_writes                    1                       # number of misc regfile writes
system.cpu02.numCycles                       25337590                       # number of cpu cycles simulated
system.cpu02.numPwrStateTransitions                 5                       # Number of power state transitions
system.cpu02.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu02.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu02.pwrStateClkGateDist::samples            4                       # Distribution of time spent in the clock gated state
system.cpu02.pwrStateClkGateDist::mean   359634440731.500000                       # Distribution of time spent in the clock gated state
system.cpu02.pwrStateClkGateDist::stdev  600259785373.133179                       # Distribution of time spent in the clock gated state
system.cpu02.pwrStateClkGateDist::1000-5e+10            2     50.00%     50.00% # Distribution of time spent in the clock gated state
system.cpu02.pwrStateClkGateDist::1.5e+11-2e+11            1     25.00%     75.00% # Distribution of time spent in the clock gated state
system.cpu02.pwrStateClkGateDist::overflows            1     25.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu02.pwrStateClkGateDist::min_value     22456854                       # Distribution of time spent in the clock gated state
system.cpu02.pwrStateClkGateDist::max_value 1250843788782                       # Distribution of time spent in the clock gated state
system.cpu02.pwrStateClkGateDist::total             4                       # Distribution of time spent in the clock gated state
system.cpu02.pwrStateResidencyTicks::ON  1403622827811                       # Cumulative time (in ticks) in various power states
system.cpu02.pwrStateResidencyTicks::CLK_GATED 1438537762926                       # Cumulative time (in ticks) in various power states
system.cpu02.quiesceCycles                 8496944966                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu02.rename.BlockCycles              19689090                       # Number of cycles rename is blocking
system.cpu02.rename.CommittedMaps            20945293                       # Number of HB maps that are committed
system.cpu02.rename.IQFullEvents               991934                       # Number of times rename has blocked due to IQ full
system.cpu02.rename.IdleCycles                1505341                       # Number of cycles rename is idle
system.cpu02.rename.ROBFullEvents                  57                       # Number of times rename has blocked due to ROB full
system.cpu02.rename.RenameLookups            37228437                       # Number of register rename lookups that rename has made
system.cpu02.rename.RenamedInsts             16774379                       # Number of instructions processed by rename
system.cpu02.rename.RenamedOperands          20958040                       # Number of destination operands rename has renamed
system.cpu02.rename.RunCycles                 3058641                       # Number of cycles rename is running
system.cpu02.rename.SquashCycles                  806                       # Number of cycles rename is squashing
system.cpu02.rename.UnblockCycles             1058364                       # Number of cycles rename is unblocking
system.cpu02.rename.UndoneMaps                  12747                       # Number of HB maps that are undone due to squashing
system.cpu02.rename.fp_rename_lookups         5767563                       # Number of floating rename lookups
system.cpu02.rename.int_rename_lookups       14696395                       # Number of integer rename lookups
system.cpu02.rename.serializeStallCycles         1379                       # count of cycles rename stalled for serializing inst
system.cpu02.rename.serializingInsts               34                       # count of serializing insts renamed
system.cpu02.rename.skidInsts                 1921684                       # count of insts added to the skid buffer
system.cpu02.rename.tempSerializingInsts           34                       # count of temporary serializing insts renamed
system.cpu02.rob.rob_reads                   41948064                       # The number of ROB reads
system.cpu02.rob.rob_writes                  33546088                       # The number of ROB writes
system.cpu02.timesIdled                            61                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu03.apic_clk_domain.clock               5328                       # Clock period in ticks
system.cpu03.branchPred.BTBCorrect                  0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu03.branchPred.BTBHitPct            0.000000                       # BTB Hit Percentage
system.cpu03.branchPred.BTBHits                     0                       # Number of BTB hits
system.cpu03.branchPred.BTBLookups            1673152                       # Number of BTB lookups
system.cpu03.branchPred.RASInCorrect               32                       # Number of incorrect RAS predictions.
system.cpu03.branchPred.condIncorrect             198                       # Number of conditional branches incorrect
system.cpu03.branchPred.condPredicted         2147634                       # Number of conditional branches predicted
system.cpu03.branchPred.indirectHits          1204091                       # Number of indirect target hits.
system.cpu03.branchPred.indirectLookups       1673152                       # Number of indirect predictor lookups.
system.cpu03.branchPred.indirectMisses         469061                       # Number of indirect misses.
system.cpu03.branchPred.lookups               2147634                       # Number of BP lookups
system.cpu03.branchPred.usedRAS                   643                       # Number of times the RAS was used to get a target.
system.cpu03.branchPredindirectMispredicted          130                       # Number of mispredicted indirect branches.
system.cpu03.cc_regfile_reads                10732228                       # number of cc regfile reads
system.cpu03.cc_regfile_writes                7222454                       # number of cc regfile writes
system.cpu03.commit.amos                            0                       # Number of atomic instructions committed
system.cpu03.commit.branchMispredicts             538                       # The number of times a branch was mispredicted
system.cpu03.commit.branches                  2146398                       # Number of branches committed
system.cpu03.commit.bw_lim_events              134530                       # number cycles where commit BW limit reached
system.cpu03.commit.commitNonSpecStalls          1681                       # The number of times commit has been forced to stall to communicate backwards
system.cpu03.commit.commitSquashedInsts          6115                       # The number of squashed insts skipped by commit
system.cpu03.commit.committedInsts            9220077                       # Number of instructions committed
system.cpu03.commit.committedOps             16555542                       # Number of ops (including micro ops) committed
system.cpu03.commit.committed_per_cycle::samples     25313731                       # Number of insts commited each cycle
system.cpu03.commit.committed_per_cycle::mean     0.654014                       # Number of insts commited each cycle
system.cpu03.commit.committed_per_cycle::stdev     1.600898                       # Number of insts commited each cycle
system.cpu03.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu03.commit.committed_per_cycle::0     20502281     80.99%     80.99% # Number of insts commited each cycle
system.cpu03.commit.committed_per_cycle::1      1275722      5.04%     86.03% # Number of insts commited each cycle
system.cpu03.commit.committed_per_cycle::2          678      0.00%     86.04% # Number of insts commited each cycle
system.cpu03.commit.committed_per_cycle::3      1468266      5.80%     91.84% # Number of insts commited each cycle
system.cpu03.commit.committed_per_cycle::4       930540      3.68%     95.51% # Number of insts commited each cycle
system.cpu03.commit.committed_per_cycle::5       402811      1.59%     97.10% # Number of insts commited each cycle
system.cpu03.commit.committed_per_cycle::6       131110      0.52%     97.62% # Number of insts commited each cycle
system.cpu03.commit.committed_per_cycle::7       467793      1.85%     99.47% # Number of insts commited each cycle
system.cpu03.commit.committed_per_cycle::8       134530      0.53%    100.00% # Number of insts commited each cycle
system.cpu03.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu03.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu03.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu03.commit.committed_per_cycle::total     25313731                       # Number of insts commited each cycle
system.cpu03.commit.fp_insts                  3145787                       # Number of committed floating point instructions.
system.cpu03.commit.function_calls                581                       # Number of function calls committed.
system.cpu03.commit.int_insts                12992804                       # Number of committed integer instructions.
system.cpu03.commit.loads                     1470650                       # Number of loads committed
system.cpu03.commit.membars                      1118                       # Number of memory barriers committed
system.cpu03.commit.op_class_0::No_OpClass          560      0.00%      0.00% # Class of committed instruction
system.cpu03.commit.op_class_0::IntAlu       12984818     78.43%     78.44% # Class of committed instruction
system.cpu03.commit.op_class_0::IntMult             1      0.00%     78.44% # Class of committed instruction
system.cpu03.commit.op_class_0::IntDiv              7      0.00%     78.44% # Class of committed instruction
system.cpu03.commit.op_class_0::FloatAdd            1      0.00%     78.44% # Class of committed instruction
system.cpu03.commit.op_class_0::FloatCmp            0      0.00%     78.44% # Class of committed instruction
system.cpu03.commit.op_class_0::FloatCvt            0      0.00%     78.44% # Class of committed instruction
system.cpu03.commit.op_class_0::FloatMult            0      0.00%     78.44% # Class of committed instruction
system.cpu03.commit.op_class_0::FloatMultAcc            0      0.00%     78.44% # Class of committed instruction
system.cpu03.commit.op_class_0::FloatDiv            0      0.00%     78.44% # Class of committed instruction
system.cpu03.commit.op_class_0::FloatMisc            0      0.00%     78.44% # Class of committed instruction
system.cpu03.commit.op_class_0::FloatSqrt            0      0.00%     78.44% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdAdd             0      0.00%     78.44% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdAddAcc            0      0.00%     78.44% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdAlu       1572878      9.50%     87.94% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdCmp             0      0.00%     87.94% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdCvt        524292      3.17%     91.10% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdMisc            4      0.00%     91.10% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdMult            0      0.00%     91.10% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdMultAcc            0      0.00%     91.10% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdShift            6      0.00%     91.10% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdShiftAcc            0      0.00%     91.10% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdDiv             0      0.00%     91.10% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdSqrt            0      0.00%     91.10% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdFloatAdd            0      0.00%     91.10% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdFloatAlu            0      0.00%     91.10% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdFloatCmp            0      0.00%     91.10% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdFloatCvt            0      0.00%     91.10% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdFloatDiv            0      0.00%     91.10% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdFloatMisc            0      0.00%     91.10% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdFloatMult            0      0.00%     91.10% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdFloatMultAcc            0      0.00%     91.10% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdFloatSqrt            0      0.00%     91.10% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdReduceAdd            0      0.00%     91.10% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdReduceAlu            0      0.00%     91.10% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdReduceCmp            0      0.00%     91.10% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     91.10% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     91.10% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdAes             0      0.00%     91.10% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdAesMix            0      0.00%     91.10% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdSha1Hash            0      0.00%     91.10% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdSha1Hash2            0      0.00%     91.10% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdSha256Hash            0      0.00%     91.10% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdSha256Hash2            0      0.00%     91.10% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdShaSigma2            0      0.00%     91.10% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdShaSigma3            0      0.00%     91.10% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdPredAlu            0      0.00%     91.10% # Class of committed instruction
system.cpu03.commit.op_class_0::MemRead        946353      5.72%     96.82% # Class of committed instruction
system.cpu03.commit.op_class_0::MemWrite         2317      0.01%     96.83% # Class of committed instruction
system.cpu03.commit.op_class_0::FloatMemRead       524297      3.17%    100.00% # Class of committed instruction
system.cpu03.commit.op_class_0::FloatMemWrite            8      0.00%    100.00% # Class of committed instruction
system.cpu03.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu03.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu03.commit.op_class_0::total        16555542                       # Class of committed instruction
system.cpu03.commit.refs                      1472975                       # Number of memory references committed
system.cpu03.commit.swp_count                       0                       # Number of s/w prefetches committed
system.cpu03.commit.vec_insts                       0                       # Number of committed Vector instructions.
system.cpu03.committedInsts                   9220077                       # Number of Instructions Simulated
system.cpu03.committedOps                    16555542                       # Number of Ops (including micro ops) Simulated
system.cpu03.cpi                             2.747228                       # CPI: Cycles Per Instruction
system.cpu03.cpi_total                       2.747228                       # CPI: Total CPI of All Threads
system.cpu03.decode.BlockedCycles            20825783                       # Number of cycles decode is blocked
system.cpu03.decode.DecodedInsts             16563975                       # Number of instructions handled by decode
system.cpu03.decode.IdleCycles                1345056                       # Number of cycles decode is idle
system.cpu03.decode.RunCycles                 2746849                       # Number of cycles decode is running
system.cpu03.decode.SquashCycles                  543                       # Number of cycles decode is squashing
system.cpu03.decode.UnblockCycles              396744                       # Number of cycles decode is unblocking
system.cpu03.dtb.rdAccesses                   1471025                       # TLB accesses on read requests
system.cpu03.dtb.rdMisses                        1621                       # TLB misses on read requests
system.cpu03.dtb.walker.pwrStateResidencyTicks::UNDEFINED 2842160590737                       # Cumulative time (in ticks) in various power states
system.cpu03.dtb.wrAccesses                      2455                       # TLB accesses on write requests
system.cpu03.dtb.wrMisses                           5                       # TLB misses on write requests
system.cpu03.fetch.Branches                   2147634                       # Number of branches that fetch encountered
system.cpu03.fetch.CacheLines                 1733929                       # Number of cache lines fetched
system.cpu03.fetch.Cycles                    23572783                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu03.fetch.IcacheSquashes                  57                       # Number of outstanding Icache misses that were squashed
system.cpu03.fetch.IcacheWaitRetryStallCycles          526                       # Number of stall cycles due to full MSHR
system.cpu03.fetch.Insts                      9225973                       # Number of instructions fetch has processed
system.cpu03.fetch.MiscStallCycles               2223                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu03.fetch.PendingTrapStallCycles         2694                       # Number of stall cycles due to pending traps
system.cpu03.fetch.SquashCycles                  1086                       # Number of cycles fetch has spent squashing
system.cpu03.fetch.branchRate                0.084787                       # Number of branch fetches per cycle
system.cpu03.fetch.icacheStallCycles          1736206                       # Number of cycles fetch is stalled on an Icache miss
system.cpu03.fetch.predictedBranches          1204734                       # Number of branches that fetch has predicted taken
system.cpu03.fetch.rate                      0.364236                       # Number of inst fetches per cycle
system.cpu03.fetch.rateDist::samples         25314975                       # Number of instructions fetched each cycle (Total)
system.cpu03.fetch.rateDist::mean            0.654396                       # Number of instructions fetched each cycle (Total)
system.cpu03.fetch.rateDist::stdev           1.943575                       # Number of instructions fetched each cycle (Total)
system.cpu03.fetch.rateDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu03.fetch.rateDist::0               21971684     86.79%     86.79% # Number of instructions fetched each cycle (Total)
system.cpu03.fetch.rateDist::1                 603980      2.39%     89.18% # Number of instructions fetched each cycle (Total)
system.cpu03.fetch.rateDist::2                    872      0.00%     89.18% # Number of instructions fetched each cycle (Total)
system.cpu03.fetch.rateDist::3                 669769      2.65%     91.83% # Number of instructions fetched each cycle (Total)
system.cpu03.fetch.rateDist::4                 402797      1.59%     93.42% # Number of instructions fetched each cycle (Total)
system.cpu03.fetch.rateDist::5                 263060      1.04%     94.46% # Number of instructions fetched each cycle (Total)
system.cpu03.fetch.rateDist::6                    461      0.00%     94.46% # Number of instructions fetched each cycle (Total)
system.cpu03.fetch.rateDist::7                 197074      0.78%     95.24% # Number of instructions fetched each cycle (Total)
system.cpu03.fetch.rateDist::8                1205278      4.76%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu03.fetch.rateDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu03.fetch.rateDist::min_value              0                       # Number of instructions fetched each cycle (Total)
system.cpu03.fetch.rateDist::max_value              8                       # Number of instructions fetched each cycle (Total)
system.cpu03.fetch.rateDist::total           25314975                       # Number of instructions fetched each cycle (Total)
system.cpu03.fp_regfile_reads                 5767268                       # number of floating regfile reads
system.cpu03.fp_regfile_writes                3145857                       # number of floating regfile writes
system.cpu03.idleCycles                         14682                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu03.iew.branchMispredicts                619                       # Number of branch mispredicts detected at execute
system.cpu03.iew.exec_branches                2146698                       # Number of branches executed
system.cpu03.iew.exec_nop                           0                       # number of nop insts executed
system.cpu03.iew.exec_rate                   0.850553                       # Inst execution rate
system.cpu03.iew.exec_refs                    6458405                       # number of memory reference insts executed
system.cpu03.iew.exec_stores                     2455                       # Number of stores executed
system.cpu03.iew.exec_swp                           0                       # number of swp insts executed
system.cpu03.iew.iewBlockCycles              19625763                       # Number of cycles IEW is blocking
system.cpu03.iew.iewDispLoadInsts             1471409                       # Number of dispatched load instructions
system.cpu03.iew.iewDispNonSpecInsts              614                       # Number of dispatched non-speculative instructions
system.cpu03.iew.iewDispSquashedInsts              19                       # Number of squashed instructions skipped by dispatch
system.cpu03.iew.iewDispStoreInsts               2714                       # Number of dispatched store instructions
system.cpu03.iew.iewDispatchedInsts          16561810                       # Number of instructions dispatched to IQ
system.cpu03.iew.iewExecLoadInsts             6455950                       # Number of load instructions executed
system.cpu03.iew.iewExecSquashedInsts             404                       # Number of squashed instructions skipped in execute
system.cpu03.iew.iewExecutedInsts            21544211                       # Number of executed instructions
system.cpu03.iew.iewIQFullEvents                  574                       # Number of times the IQ has become full, causing a stall
system.cpu03.iew.iewIdleCycles                      0                       # Number of cycles IEW is idle
system.cpu03.iew.iewLSQFullEvents                   0                       # Number of times the LSQ has become full, causing a stall
system.cpu03.iew.iewSquashCycles                  543                       # Number of cycles IEW is squashing
system.cpu03.iew.iewUnblockCycles               67050                       # Number of cycles IEW is unblocking
system.cpu03.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu03.iew.lsq.thread0.cacheBlocked      1050494                       # Number of times an access to memory failed due to the cache being blocked
system.cpu03.iew.lsq.thread0.forwLoads           1111                       # Number of loads that had data forwarded from stores
system.cpu03.iew.lsq.thread0.ignoredResponses            2                       # Number of memory responses ignored because the instruction is squashed
system.cpu03.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu03.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu03.iew.lsq.thread0.memOrderViolation            2                       # Number of memory ordering violations
system.cpu03.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu03.iew.lsq.thread0.squashedLoads          759                       # Number of loads squashed
system.cpu03.iew.lsq.thread0.squashedStores          389                       # Number of stores squashed
system.cpu03.iew.memOrderViolationEvents            2                       # Number of memory order violations
system.cpu03.iew.predictedNotTakenIncorrect          565                       # Number of branches that were predicted not taken incorrectly
system.cpu03.iew.predictedTakenIncorrect           54                       # Number of branches that were predicted taken incorrectly
system.cpu03.iew.wb_consumers                17995549                       # num instructions consuming a value
system.cpu03.iew.wb_count                    16558739                       # cumulative count of insts written-back
system.cpu03.iew.wb_fanout                   0.722646                       # average fanout of values written-back
system.cpu03.iew.wb_producers                13004403                       # num instructions producing a value
system.cpu03.iew.wb_rate                     0.653729                       # insts written-back per cycle
system.cpu03.iew.wb_sent                     16559137                       # cumulative count of insts sent to commit
system.cpu03.int_regfile_reads               24448332                       # number of integer regfile reads
system.cpu03.int_regfile_writes              10322416                       # number of integer regfile writes
system.cpu03.interrupts.pwrStateResidencyTicks::UNDEFINED 2842160590737                       # Cumulative time (in ticks) in various power states
system.cpu03.ipc                             0.364003                       # IPC: Instructions Per Cycle
system.cpu03.ipc_total                       0.364003                       # IPC: Total IPC of All Threads
system.cpu03.iq.FU_type_0::No_OpClass            1058      0.00%      0.00% # Type of FU issued
system.cpu03.iq.FU_type_0::IntAlu            12987843     60.28%     60.29% # Type of FU issued
system.cpu03.iq.FU_type_0::IntMult                  3      0.00%     60.29% # Type of FU issued
system.cpu03.iq.FU_type_0::IntDiv                   7      0.00%     60.29% # Type of FU issued
system.cpu03.iq.FU_type_0::FloatAdd                23      0.00%     60.29% # Type of FU issued
system.cpu03.iq.FU_type_0::FloatCmp                 0      0.00%     60.29% # Type of FU issued
system.cpu03.iq.FU_type_0::FloatCvt                 0      0.00%     60.29% # Type of FU issued
system.cpu03.iq.FU_type_0::FloatMult                0      0.00%     60.29% # Type of FU issued
system.cpu03.iq.FU_type_0::FloatMultAcc             0      0.00%     60.29% # Type of FU issued
system.cpu03.iq.FU_type_0::FloatDiv                 0      0.00%     60.29% # Type of FU issued
system.cpu03.iq.FU_type_0::FloatMisc                0      0.00%     60.29% # Type of FU issued
system.cpu03.iq.FU_type_0::FloatSqrt                0      0.00%     60.29% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdAdd                  0      0.00%     60.29% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdAddAcc               0      0.00%     60.29% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdAlu            1572878      7.30%     67.59% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdCmp                  0      0.00%     67.59% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdCvt             524292      2.43%     70.02% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdMisc                 4      0.00%     70.02% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdMult                 0      0.00%     70.02% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdMultAcc              0      0.00%     70.02% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdShift                8      0.00%     70.02% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdShiftAcc             0      0.00%     70.02% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdDiv                  0      0.00%     70.02% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdSqrt                 0      0.00%     70.02% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdFloatAdd             0      0.00%     70.02% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdFloatAlu             0      0.00%     70.02% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdFloatCmp             0      0.00%     70.02% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdFloatCvt             0      0.00%     70.02% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdFloatDiv             0      0.00%     70.02% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdFloatMisc            0      0.00%     70.02% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdFloatMult            0      0.00%     70.02% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     70.02% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdFloatSqrt            0      0.00%     70.02% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdReduceAdd            0      0.00%     70.02% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdReduceAlu            0      0.00%     70.02% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdReduceCmp            0      0.00%     70.02% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     70.02% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     70.02% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdAes                  0      0.00%     70.02% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdAesMix               0      0.00%     70.02% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdSha1Hash             0      0.00%     70.02% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdSha1Hash2            0      0.00%     70.02% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdSha256Hash            0      0.00%     70.02% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdSha256Hash2            0      0.00%     70.02% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdShaSigma2            0      0.00%     70.02% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdShaSigma3            0      0.00%     70.02% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdPredAlu              0      0.00%     70.02% # Type of FU issued
system.cpu03.iq.FU_type_0::MemRead             951011      4.41%     74.44% # Type of FU issued
system.cpu03.iq.FU_type_0::MemWrite              2476      0.01%     74.45% # Type of FU issued
system.cpu03.iq.FU_type_0::FloatMemRead       5505004     25.55%    100.00% # Type of FU issued
system.cpu03.iq.FU_type_0::FloatMemWrite            8      0.00%    100.00% # Type of FU issued
system.cpu03.iq.FU_type_0::IprAccess                0      0.00%    100.00% # Type of FU issued
system.cpu03.iq.FU_type_0::InstPrefetch             0      0.00%    100.00% # Type of FU issued
system.cpu03.iq.FU_type_0::total             21544615                       # Type of FU issued
system.cpu03.iq.fp_alu_accesses               8912952                       # Number of floating point alu accesses
system.cpu03.iq.fp_inst_queue_reads          17039476                       # Number of floating instruction queue reads
system.cpu03.iq.fp_inst_queue_wakeup_accesses      3145811                       # Number of floating instruction queue wakeup accesses
system.cpu03.iq.fp_inst_queue_writes          3145979                       # Number of floating instruction queue writes
system.cpu03.iq.fu_busy_cnt                    787792                       # FU busy when requested
system.cpu03.iq.fu_busy_rate                 0.036566                       # FU busy rate (busy events/executed inst)
system.cpu03.iq.fu_full::No_OpClass                 0      0.00%      0.00% # attempts to use FU when none available
system.cpu03.iq.fu_full::IntAlu                   109      0.01%      0.01% # attempts to use FU when none available
system.cpu03.iq.fu_full::IntMult                    0      0.00%      0.01% # attempts to use FU when none available
system.cpu03.iq.fu_full::IntDiv                     0      0.00%      0.01% # attempts to use FU when none available
system.cpu03.iq.fu_full::FloatAdd                   0      0.00%      0.01% # attempts to use FU when none available
system.cpu03.iq.fu_full::FloatCmp                   0      0.00%      0.01% # attempts to use FU when none available
system.cpu03.iq.fu_full::FloatCvt                   0      0.00%      0.01% # attempts to use FU when none available
system.cpu03.iq.fu_full::FloatMult                  0      0.00%      0.01% # attempts to use FU when none available
system.cpu03.iq.fu_full::FloatMultAcc               0      0.00%      0.01% # attempts to use FU when none available
system.cpu03.iq.fu_full::FloatDiv                   0      0.00%      0.01% # attempts to use FU when none available
system.cpu03.iq.fu_full::FloatMisc                  0      0.00%      0.01% # attempts to use FU when none available
system.cpu03.iq.fu_full::FloatSqrt                  0      0.00%      0.01% # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdAdd                    0      0.00%      0.01% # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdAddAcc                 0      0.00%      0.01% # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdAlu                    0      0.00%      0.01% # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdCmp                    0      0.00%      0.01% # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdCvt                    0      0.00%      0.01% # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdMisc                   0      0.00%      0.01% # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdMult                   0      0.00%      0.01% # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdMultAcc                0      0.00%      0.01% # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdShift                  0      0.00%      0.01% # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdShiftAcc               0      0.00%      0.01% # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdDiv                    0      0.00%      0.01% # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdSqrt                   0      0.00%      0.01% # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdFloatAdd               0      0.00%      0.01% # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdFloatAlu               0      0.00%      0.01% # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdFloatCmp               0      0.00%      0.01% # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdFloatCvt               0      0.00%      0.01% # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdFloatDiv               0      0.00%      0.01% # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdFloatMisc              0      0.00%      0.01% # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdFloatMult              0      0.00%      0.01% # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdFloatMultAcc            0      0.00%      0.01% # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdFloatSqrt              0      0.00%      0.01% # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdReduceAdd              0      0.00%      0.01% # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdReduceAlu              0      0.00%      0.01% # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdReduceCmp              0      0.00%      0.01% # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdFloatReduceAdd            0      0.00%      0.01% # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdFloatReduceCmp            0      0.00%      0.01% # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdAes                    0      0.00%      0.01% # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdAesMix                 0      0.00%      0.01% # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdSha1Hash               0      0.00%      0.01% # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdSha1Hash2              0      0.00%      0.01% # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdSha256Hash             0      0.00%      0.01% # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdSha256Hash2            0      0.00%      0.01% # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdShaSigma2              0      0.00%      0.01% # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdShaSigma3              0      0.00%      0.01% # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdPredAlu                0      0.00%      0.01% # attempts to use FU when none available
system.cpu03.iq.fu_full::MemRead                  705      0.09%      0.10% # attempts to use FU when none available
system.cpu03.iq.fu_full::MemWrite                 548      0.07%      0.17% # attempts to use FU when none available
system.cpu03.iq.fu_full::FloatMemRead          786430     99.83%    100.00% # attempts to use FU when none available
system.cpu03.iq.fu_full::FloatMemWrite              0      0.00%    100.00% # attempts to use FU when none available
system.cpu03.iq.fu_full::IprAccess                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu03.iq.fu_full::InstPrefetch               0      0.00%    100.00% # attempts to use FU when none available
system.cpu03.iq.int_alu_accesses             13418397                       # Number of integer alu accesses
system.cpu03.iq.int_inst_queue_reads         52152603                       # Number of integer instruction queue reads
system.cpu03.iq.int_inst_queue_wakeup_accesses     13412928                       # Number of integer instruction queue wakeup accesses
system.cpu03.iq.int_inst_queue_writes        13422100                       # Number of integer instruction queue writes
system.cpu03.iq.iqInstsAdded                 16560028                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu03.iq.iqInstsIssued                21544615                       # Number of instructions issued
system.cpu03.iq.iqNonSpecInstsAdded              1782                       # Number of non-speculative instructions added to the IQ
system.cpu03.iq.iqSquashedInstsExamined          6267                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu03.iq.iqSquashedInstsIssued              82                       # Number of squashed instructions issued
system.cpu03.iq.iqSquashedNonSpecRemoved          101                       # Number of squashed non-spec instructions that were removed
system.cpu03.iq.iqSquashedOperandsExamined         8384                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu03.iq.issued_per_cycle::samples     25314975                       # Number of insts issued each cycle
system.cpu03.iq.issued_per_cycle::mean       0.851062                       # Number of insts issued each cycle
system.cpu03.iq.issued_per_cycle::stdev      1.998348                       # Number of insts issued each cycle
system.cpu03.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu03.iq.issued_per_cycle::0          20115467     79.46%     79.46% # Number of insts issued each cycle
system.cpu03.iq.issued_per_cycle::1            870469      3.44%     82.90% # Number of insts issued each cycle
system.cpu03.iq.issued_per_cycle::2           1276154      5.04%     87.94% # Number of insts issued each cycle
system.cpu03.iq.issued_per_cycle::3            133718      0.53%     88.47% # Number of insts issued each cycle
system.cpu03.iq.issued_per_cycle::4            460150      1.82%     90.29% # Number of insts issued each cycle
system.cpu03.iq.issued_per_cycle::5            600355      2.37%     92.66% # Number of insts issued each cycle
system.cpu03.iq.issued_per_cycle::6            394541      1.56%     94.22% # Number of insts issued each cycle
system.cpu03.iq.issued_per_cycle::7           1201905      4.75%     98.96% # Number of insts issued each cycle
system.cpu03.iq.issued_per_cycle::8            262216      1.04%    100.00% # Number of insts issued each cycle
system.cpu03.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu03.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu03.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu03.iq.issued_per_cycle::total      25314975                       # Number of insts issued each cycle
system.cpu03.iq.rate                         0.850569                       # Inst issue rate
system.cpu03.iq.vec_alu_accesses                    0                       # Number of vector alu accesses
system.cpu03.iq.vec_inst_queue_reads                0                       # Number of vector instruction queue reads
system.cpu03.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu03.iq.vec_inst_queue_writes               0                       # Number of vector instruction queue writes
system.cpu03.itb.rdAccesses                         0                       # TLB accesses on read requests
system.cpu03.itb.rdMisses                           0                       # TLB misses on read requests
system.cpu03.itb.walker.pwrStateResidencyTicks::UNDEFINED 2842160590737                       # Cumulative time (in ticks) in various power states
system.cpu03.itb.wrAccesses                   1734299                       # TLB accesses on write requests
system.cpu03.itb.wrMisses                         384                       # TLB misses on write requests
system.cpu03.memDep0.conflictingLoads            6136                       # Number of conflicting loads.
system.cpu03.memDep0.conflictingStores           2353                       # Number of conflicting stores.
system.cpu03.memDep0.insertedLoads            1471409                       # Number of loads inserted to the mem dependence unit.
system.cpu03.memDep0.insertedStores              2714                       # Number of stores inserted to the mem dependence unit.
system.cpu03.misc_regfile_reads              10751514                       # number of misc regfile reads
system.cpu03.misc_regfile_writes                    1                       # number of misc regfile writes
system.cpu03.numCycles                       25329657                       # number of cpu cycles simulated
system.cpu03.numPwrStateTransitions                 5                       # Number of power state transitions
system.cpu03.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu03.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu03.pwrStateClkGateDist::samples            4                       # Distribution of time spent in the clock gated state
system.cpu03.pwrStateClkGateDist::mean   359634588583.500000                       # Distribution of time spent in the clock gated state
system.cpu03.pwrStateClkGateDist::stdev  600259678788.151245                       # Distribution of time spent in the clock gated state
system.cpu03.pwrStateClkGateDist::1000-5e+10            2     50.00%     50.00% # Distribution of time spent in the clock gated state
system.cpu03.pwrStateClkGateDist::1.5e+11-2e+11            1     25.00%     75.00% # Distribution of time spent in the clock gated state
system.cpu03.pwrStateClkGateDist::overflows            1     25.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu03.pwrStateClkGateDist::min_value     22456854                       # Distribution of time spent in the clock gated state
system.cpu03.pwrStateClkGateDist::max_value 1250843714856                       # Distribution of time spent in the clock gated state
system.cpu03.pwrStateClkGateDist::total             4                       # Distribution of time spent in the clock gated state
system.cpu03.pwrStateResidencyTicks::ON  1403622236403                       # Cumulative time (in ticks) in various power states
system.cpu03.pwrStateResidencyTicks::CLK_GATED 1438538354334                       # Cumulative time (in ticks) in various power states
system.cpu03.quiesceCycles                 8496952751                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu03.rename.BlockCycles              20028411                       # Number of cycles rename is blocking
system.cpu03.rename.CommittedMaps            20687244                       # Number of HB maps that are committed
system.cpu03.rename.IQFullEvents               729759                       # Number of times rename has blocked due to IQ full
system.cpu03.rename.IdleCycles                1477491                       # Number of cycles rename is idle
system.cpu03.rename.ROBFullEvents                  34                       # Number of times rename has blocked due to ROB full
system.cpu03.rename.RenameLookups            36755650                       # Number of register rename lookups that rename has made
system.cpu03.rename.RenamedInsts             16563028                       # Number of instructions processed by rename
system.cpu03.rename.RenamedOperands          20695086                       # Number of destination operands rename has renamed
system.cpu03.rename.RunCycles                 2945333                       # Number of cycles rename is running
system.cpu03.rename.SquashCycles                  543                       # Number of cycles rename is squashing
system.cpu03.rename.UnblockCycles              861685                       # Number of cycles rename is unblocking
system.cpu03.rename.UndoneMaps                   7842                       # Number of HB maps that are undone due to squashing
system.cpu03.rename.fp_rename_lookups         5767563                       # Number of floating rename lookups
system.cpu03.rename.int_rename_lookups       14484872                       # Number of integer rename lookups
system.cpu03.rename.serializeStallCycles         1512                       # count of cycles rename stalled for serializing inst
system.cpu03.rename.serializingInsts               33                       # count of serializing insts renamed
system.cpu03.rename.skidInsts                 1986935                       # count of insts added to the skid buffer
system.cpu03.rename.tempSerializingInsts           33                       # count of temporary serializing insts renamed
system.cpu03.rob.rob_reads                   41740832                       # The number of ROB reads
system.cpu03.rob.rob_writes                  33124558                       # The number of ROB writes
system.cpu03.timesIdled                            61                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu04.apic_clk_domain.clock               5328                       # Clock period in ticks
system.cpu04.branchPred.BTBCorrect                  0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu04.branchPred.BTBHitPct            0.000000                       # BTB Hit Percentage
system.cpu04.branchPred.BTBHits                     0                       # Number of BTB hits
system.cpu04.branchPred.BTBLookups            1696937                       # Number of BTB lookups
system.cpu04.branchPred.RASInCorrect               35                       # Number of incorrect RAS predictions.
system.cpu04.branchPred.condIncorrect             248                       # Number of conditional branches incorrect
system.cpu04.branchPred.condPredicted         2168241                       # Number of conditional branches predicted
system.cpu04.branchPred.indirectHits          1214292                       # Number of indirect target hits.
system.cpu04.branchPred.indirectLookups       1696937                       # Number of indirect predictor lookups.
system.cpu04.branchPred.indirectMisses         482645                       # Number of indirect misses.
system.cpu04.branchPred.lookups               2168241                       # Number of BP lookups
system.cpu04.branchPred.usedRAS                   783                       # Number of times the RAS was used to get a target.
system.cpu04.branchPredindirectMispredicted          158                       # Number of mispredicted indirect branches.
system.cpu04.cc_regfile_reads                10831156                       # number of cc regfile reads
system.cpu04.cc_regfile_writes                7282013                       # number of cc regfile writes
system.cpu04.commit.amos                            0                       # Number of atomic instructions committed
system.cpu04.commit.branchMispredicts             863                       # The number of times a branch was mispredicted
system.cpu04.commit.branches                  2165925                       # Number of branches committed
system.cpu04.commit.bw_lim_events              135946                       # number cycles where commit BW limit reached
system.cpu04.commit.commitNonSpecStalls          1705                       # The number of times commit has been forced to stall to communicate backwards
system.cpu04.commit.commitSquashedInsts         10952                       # The number of squashed insts skipped by commit
system.cpu04.commit.committedInsts            9288431                       # Number of instructions committed
system.cpu04.commit.committedOps             16674155                       # Number of ops (including micro ops) committed
system.cpu04.commit.committed_per_cycle::samples     25296638                       # Number of insts commited each cycle
system.cpu04.commit.committed_per_cycle::mean     0.659145                       # Number of insts commited each cycle
system.cpu04.commit.committed_per_cycle::stdev     1.602995                       # Number of insts commited each cycle
system.cpu04.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu04.commit.committed_per_cycle::0     20429580     80.76%     80.76% # Number of insts commited each cycle
system.cpu04.commit.committed_per_cycle::1      1299867      5.14%     85.90% # Number of insts commited each cycle
system.cpu04.commit.committed_per_cycle::2          702      0.00%     85.90% # Number of insts commited each cycle
system.cpu04.commit.committed_per_cycle::3      1492277      5.90%     91.80% # Number of insts commited each cycle
system.cpu04.commit.committed_per_cycle::4       942584      3.73%     95.53% # Number of insts commited each cycle
system.cpu04.commit.committed_per_cycle::5       400208      1.58%     97.11% # Number of insts commited each cycle
system.cpu04.commit.committed_per_cycle::6       131209      0.52%     97.63% # Number of insts commited each cycle
system.cpu04.commit.committed_per_cycle::7       464265      1.84%     99.46% # Number of insts commited each cycle
system.cpu04.commit.committed_per_cycle::8       135946      0.54%    100.00% # Number of insts commited each cycle
system.cpu04.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu04.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu04.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu04.commit.committed_per_cycle::total     25296638                       # Number of insts commited each cycle
system.cpu04.commit.fp_insts                  3145787                       # Number of committed floating point instructions.
system.cpu04.commit.function_calls                591                       # Number of function calls committed.
system.cpu04.commit.int_insts                13101673                       # Number of committed integer instructions.
system.cpu04.commit.loads                     1480464                       # Number of loads committed
system.cpu04.commit.membars                      1134                       # Number of memory barriers committed
system.cpu04.commit.op_class_0::No_OpClass          565      0.00%      0.00% # Class of committed instruction
system.cpu04.commit.op_class_0::IntAlu       13093583     78.53%     78.53% # Class of committed instruction
system.cpu04.commit.op_class_0::IntMult             1      0.00%     78.53% # Class of committed instruction
system.cpu04.commit.op_class_0::IntDiv              7      0.00%     78.53% # Class of committed instruction
system.cpu04.commit.op_class_0::FloatAdd            1      0.00%     78.53% # Class of committed instruction
system.cpu04.commit.op_class_0::FloatCmp            0      0.00%     78.53% # Class of committed instruction
system.cpu04.commit.op_class_0::FloatCvt            0      0.00%     78.53% # Class of committed instruction
system.cpu04.commit.op_class_0::FloatMult            0      0.00%     78.53% # Class of committed instruction
system.cpu04.commit.op_class_0::FloatMultAcc            0      0.00%     78.53% # Class of committed instruction
system.cpu04.commit.op_class_0::FloatDiv            0      0.00%     78.53% # Class of committed instruction
system.cpu04.commit.op_class_0::FloatMisc            0      0.00%     78.53% # Class of committed instruction
system.cpu04.commit.op_class_0::FloatSqrt            0      0.00%     78.53% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdAdd             0      0.00%     78.53% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdAddAcc            0      0.00%     78.53% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdAlu       1572878      9.43%     87.96% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdCmp             0      0.00%     87.96% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdCvt        524292      3.14%     91.11% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdMisc            4      0.00%     91.11% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdMult            0      0.00%     91.11% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdMultAcc            0      0.00%     91.11% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdShift            6      0.00%     91.11% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdShiftAcc            0      0.00%     91.11% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdDiv             0      0.00%     91.11% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdSqrt            0      0.00%     91.11% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdFloatAdd            0      0.00%     91.11% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdFloatAlu            0      0.00%     91.11% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdFloatCmp            0      0.00%     91.11% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdFloatCvt            0      0.00%     91.11% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdFloatDiv            0      0.00%     91.11% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdFloatMisc            0      0.00%     91.11% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdFloatMult            0      0.00%     91.11% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdFloatMultAcc            0      0.00%     91.11% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdFloatSqrt            0      0.00%     91.11% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdReduceAdd            0      0.00%     91.11% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdReduceAlu            0      0.00%     91.11% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdReduceCmp            0      0.00%     91.11% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     91.11% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     91.11% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdAes             0      0.00%     91.11% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdAesMix            0      0.00%     91.11% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdSha1Hash            0      0.00%     91.11% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdSha1Hash2            0      0.00%     91.11% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdSha256Hash            0      0.00%     91.11% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdSha256Hash2            0      0.00%     91.11% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdShaSigma2            0      0.00%     91.11% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdShaSigma3            0      0.00%     91.11% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdPredAlu            0      0.00%     91.11% # Class of committed instruction
system.cpu04.commit.op_class_0::MemRead        956167      5.73%     96.84% # Class of committed instruction
system.cpu04.commit.op_class_0::MemWrite         2346      0.01%     96.86% # Class of committed instruction
system.cpu04.commit.op_class_0::FloatMemRead       524297      3.14%    100.00% # Class of committed instruction
system.cpu04.commit.op_class_0::FloatMemWrite            8      0.00%    100.00% # Class of committed instruction
system.cpu04.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu04.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu04.commit.op_class_0::total        16674155                       # Class of committed instruction
system.cpu04.commit.refs                      1482818                       # Number of memory references committed
system.cpu04.commit.swp_count                       0                       # Number of s/w prefetches committed
system.cpu04.commit.vec_insts                       0                       # Number of committed Vector instructions.
system.cpu04.committedInsts                   9288431                       # Number of Instructions Simulated
system.cpu04.committedOps                    16674155                       # Number of Ops (including micro ops) Simulated
system.cpu04.cpi                             2.726378                       # CPI: Cycles Per Instruction
system.cpu04.cpi_total                       2.726378                       # CPI: Total CPI of All Threads
system.cpu04.decode.BlockedCycles            20750351                       # Number of cycles decode is blocked
system.cpu04.decode.DecodedInsts             16689014                       # Number of instructions handled by decode
system.cpu04.decode.IdleCycles                1371337                       # Number of cycles decode is idle
system.cpu04.decode.RunCycles                 2779423                       # Number of cycles decode is running
system.cpu04.decode.SquashCycles                  889                       # Number of cycles decode is squashing
system.cpu04.decode.UnblockCycles              396866                       # Number of cycles decode is unblocking
system.cpu04.dtb.rdAccesses                   1481224                       # TLB accesses on read requests
system.cpu04.dtb.rdMisses                        1630                       # TLB misses on read requests
system.cpu04.dtb.walker.pwrStateResidencyTicks::UNDEFINED 2842160590737                       # Cumulative time (in ticks) in various power states
system.cpu04.dtb.wrAccesses                      2517                       # TLB accesses on write requests
system.cpu04.dtb.wrMisses                           6                       # TLB misses on write requests
system.cpu04.fetch.Branches                   2168241                       # Number of branches that fetch encountered
system.cpu04.fetch.CacheLines                 1758435                       # Number of cache lines fetched
system.cpu04.fetch.Cycles                    23529559                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu04.fetch.IcacheSquashes                  75                       # Number of outstanding Icache misses that were squashed
system.cpu04.fetch.IcacheWaitRetryStallCycles          452                       # Number of stall cycles due to full MSHR
system.cpu04.fetch.Insts                      9298219                       # Number of instructions fetch has processed
system.cpu04.fetch.MiscStallCycles               2653                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu04.fetch.PendingTrapStallCycles         4455                       # Number of stall cycles due to pending traps
system.cpu04.fetch.SquashCycles                  1778                       # Number of cycles fetch has spent squashing
system.cpu04.fetch.branchRate                0.085621                       # Number of branch fetches per cycle
system.cpu04.fetch.icacheStallCycles          1760858                       # Number of cycles fetch is stalled on an Icache miss
system.cpu04.fetch.predictedBranches          1215075                       # Number of branches that fetch has predicted taken
system.cpu04.fetch.rate                      0.367173                       # Number of inst fetches per cycle
system.cpu04.fetch.rateDist::samples         25298866                       # Number of instructions fetched each cycle (Total)
system.cpu04.fetch.rateDist::mean            0.659790                       # Number of instructions fetched each cycle (Total)
system.cpu04.fetch.rateDist::stdev           1.950261                       # Number of instructions fetched each cycle (Total)
system.cpu04.fetch.rateDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu04.fetch.rateDist::0               21922750     86.66%     86.66% # Number of instructions fetched each cycle (Total)
system.cpu04.fetch.rateDist::1                 616044      2.44%     89.09% # Number of instructions fetched each cycle (Total)
system.cpu04.fetch.rateDist::2                    919      0.00%     89.09% # Number of instructions fetched each cycle (Total)
system.cpu04.fetch.rateDist::3                 682001      2.70%     91.79% # Number of instructions fetched each cycle (Total)
system.cpu04.fetch.rateDist::4                 399225      1.58%     93.37% # Number of instructions fetched each cycle (Total)
system.cpu04.fetch.rateDist::5                 264675      1.05%     94.41% # Number of instructions fetched each cycle (Total)
system.cpu04.fetch.rateDist::6                    541      0.00%     94.42% # Number of instructions fetched each cycle (Total)
system.cpu04.fetch.rateDist::7                 197154      0.78%     95.20% # Number of instructions fetched each cycle (Total)
system.cpu04.fetch.rateDist::8                1215557      4.80%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu04.fetch.rateDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu04.fetch.rateDist::min_value              0                       # Number of instructions fetched each cycle (Total)
system.cpu04.fetch.rateDist::max_value              8                       # Number of instructions fetched each cycle (Total)
system.cpu04.fetch.rateDist::total           25298866                       # Number of instructions fetched each cycle (Total)
system.cpu04.fp_regfile_reads                 5767269                       # number of floating regfile reads
system.cpu04.fp_regfile_writes                3145857                       # number of floating regfile writes
system.cpu04.idleCycles                         24912                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu04.iew.branchMispredicts                973                       # Number of branch mispredicts detected at execute
system.cpu04.iew.exec_branches                2166603                       # Number of branches executed
system.cpu04.iew.exec_nop                           0                       # number of nop insts executed
system.cpu04.iew.exec_rate                   0.855627                       # Inst execution rate
system.cpu04.iew.exec_refs                    6469584                       # number of memory reference insts executed
system.cpu04.iew.exec_stores                     2517                       # Number of stores executed
system.cpu04.iew.exec_swp                           0                       # number of swp insts executed
system.cpu04.iew.iewBlockCycles              19545203                       # Number of cycles IEW is blocking
system.cpu04.iew.iewDispLoadInsts             1481826                       # Number of dispatched load instructions
system.cpu04.iew.iewDispNonSpecInsts              659                       # Number of dispatched non-speculative instructions
system.cpu04.iew.iewDispSquashedInsts              27                       # Number of squashed instructions skipped by dispatch
system.cpu04.iew.iewDispStoreInsts               2894                       # Number of dispatched store instructions
system.cpu04.iew.iewDispatchedInsts          16686095                       # Number of instructions dispatched to IQ
system.cpu04.iew.iewExecLoadInsts             6467067                       # Number of load instructions executed
system.cpu04.iew.iewExecSquashedInsts             575                       # Number of squashed instructions skipped in execute
system.cpu04.iew.iewExecutedInsts            21667715                       # Number of executed instructions
system.cpu04.iew.iewIQFullEvents                  571                       # Number of times the IQ has become full, causing a stall
system.cpu04.iew.iewIdleCycles                      0                       # Number of cycles IEW is idle
system.cpu04.iew.iewLSQFullEvents                   0                       # Number of times the LSQ has become full, causing a stall
system.cpu04.iew.iewSquashCycles                  889                       # Number of cycles IEW is squashing
system.cpu04.iew.iewUnblockCycles               67047                       # Number of cycles IEW is unblocking
system.cpu04.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu04.iew.lsq.thread0.cacheBlocked      1050806                       # Number of times an access to memory failed due to the cache being blocked
system.cpu04.iew.lsq.thread0.forwLoads           1158                       # Number of loads that had data forwarded from stores
system.cpu04.iew.lsq.thread0.ignoredResponses            1                       # Number of memory responses ignored because the instruction is squashed
system.cpu04.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu04.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu04.iew.lsq.thread0.memOrderViolation           14                       # Number of memory ordering violations
system.cpu04.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu04.iew.lsq.thread0.squashedLoads         1362                       # Number of loads squashed
system.cpu04.iew.lsq.thread0.squashedStores          540                       # Number of stores squashed
system.cpu04.iew.memOrderViolationEvents           14                       # Number of memory order violations
system.cpu04.iew.predictedNotTakenIncorrect          897                       # Number of branches that were predicted not taken incorrectly
system.cpu04.iew.predictedTakenIncorrect           76                       # Number of branches that were predicted taken incorrectly
system.cpu04.iew.wb_consumers                18105619                       # num instructions consuming a value
system.cpu04.iew.wb_count                    16680817                       # cumulative count of insts written-back
system.cpu04.iew.wb_fanout                   0.723325                       # average fanout of values written-back
system.cpu04.iew.wb_producers                13096244                       # num instructions producing a value
system.cpu04.iew.wb_rate                     0.658702                       # insts written-back per cycle
system.cpu04.iew.wb_sent                     16681531                       # cumulative count of insts sent to commit
system.cpu04.int_regfile_reads               24570579                       # number of integer regfile reads
system.cpu04.int_regfile_writes              10414546                       # number of integer regfile writes
system.cpu04.interrupts.pwrStateResidencyTicks::UNDEFINED 2842160590737                       # Cumulative time (in ticks) in various power states
system.cpu04.ipc                             0.366787                       # IPC: Instructions Per Cycle
system.cpu04.ipc_total                       0.366787                       # IPC: Total IPC of All Threads
system.cpu04.iq.FU_type_0::No_OpClass            1379      0.01%      0.01% # Type of FU issued
system.cpu04.iq.FU_type_0::IntAlu            13099958     60.46%     60.46% # Type of FU issued
system.cpu04.iq.FU_type_0::IntMult                  3      0.00%     60.46% # Type of FU issued
system.cpu04.iq.FU_type_0::IntDiv                   7      0.00%     60.46% # Type of FU issued
system.cpu04.iq.FU_type_0::FloatAdd                23      0.00%     60.46% # Type of FU issued
system.cpu04.iq.FU_type_0::FloatCmp                 0      0.00%     60.46% # Type of FU issued
system.cpu04.iq.FU_type_0::FloatCvt                 0      0.00%     60.46% # Type of FU issued
system.cpu04.iq.FU_type_0::FloatMult                0      0.00%     60.46% # Type of FU issued
system.cpu04.iq.FU_type_0::FloatMultAcc             0      0.00%     60.46% # Type of FU issued
system.cpu04.iq.FU_type_0::FloatDiv                 0      0.00%     60.46% # Type of FU issued
system.cpu04.iq.FU_type_0::FloatMisc                0      0.00%     60.46% # Type of FU issued
system.cpu04.iq.FU_type_0::FloatSqrt                0      0.00%     60.46% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdAdd                  0      0.00%     60.46% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdAddAcc               0      0.00%     60.46% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdAlu            1572878      7.26%     67.72% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdCmp                  0      0.00%     67.72% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdCvt             524292      2.42%     70.14% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdMisc                 4      0.00%     70.14% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdMult                 0      0.00%     70.14% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdMultAcc              0      0.00%     70.14% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdShift                8      0.00%     70.14% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdShiftAcc             0      0.00%     70.14% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdDiv                  0      0.00%     70.14% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdSqrt                 0      0.00%     70.14% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdFloatAdd             0      0.00%     70.14% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdFloatAlu             0      0.00%     70.14% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdFloatCmp             0      0.00%     70.14% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdFloatCvt             0      0.00%     70.14% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdFloatDiv             0      0.00%     70.14% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdFloatMisc            0      0.00%     70.14% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdFloatMult            0      0.00%     70.14% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     70.14% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdFloatSqrt            0      0.00%     70.14% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdReduceAdd            0      0.00%     70.14% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdReduceAlu            0      0.00%     70.14% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdReduceCmp            0      0.00%     70.14% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     70.14% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     70.14% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdAes                  0      0.00%     70.14% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdAesMix               0      0.00%     70.14% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdSha1Hash             0      0.00%     70.14% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdSha1Hash2            0      0.00%     70.14% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdSha256Hash            0      0.00%     70.14% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdSha256Hash2            0      0.00%     70.14% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdShaSigma2            0      0.00%     70.14% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdShaSigma3            0      0.00%     70.14% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdPredAlu              0      0.00%     70.14% # Type of FU issued
system.cpu04.iq.FU_type_0::MemRead             962203      4.44%     74.58% # Type of FU issued
system.cpu04.iq.FU_type_0::MemWrite              2535      0.01%     74.59% # Type of FU issued
system.cpu04.iq.FU_type_0::FloatMemRead       5504991     25.41%    100.00% # Type of FU issued
system.cpu04.iq.FU_type_0::FloatMemWrite            9      0.00%    100.00% # Type of FU issued
system.cpu04.iq.FU_type_0::IprAccess                0      0.00%    100.00% # Type of FU issued
system.cpu04.iq.FU_type_0::InstPrefetch             0      0.00%    100.00% # Type of FU issued
system.cpu04.iq.FU_type_0::total             21668290                       # Type of FU issued
system.cpu04.iq.fp_alu_accesses               8912942                       # Number of floating point alu accesses
system.cpu04.iq.fp_inst_queue_reads          17039454                       # Number of floating instruction queue reads
system.cpu04.iq.fp_inst_queue_wakeup_accesses      3145812                       # Number of floating instruction queue wakeup accesses
system.cpu04.iq.fp_inst_queue_writes          3145979                       # Number of floating instruction queue writes
system.cpu04.iq.fu_busy_cnt                    790848                       # FU busy when requested
system.cpu04.iq.fu_busy_rate                 0.036498                       # FU busy rate (busy events/executed inst)
system.cpu04.iq.fu_full::No_OpClass                 0      0.00%      0.00% # attempts to use FU when none available
system.cpu04.iq.fu_full::IntAlu                  3001      0.38%      0.38% # attempts to use FU when none available
system.cpu04.iq.fu_full::IntMult                    0      0.00%      0.38% # attempts to use FU when none available
system.cpu04.iq.fu_full::IntDiv                     0      0.00%      0.38% # attempts to use FU when none available
system.cpu04.iq.fu_full::FloatAdd                   0      0.00%      0.38% # attempts to use FU when none available
system.cpu04.iq.fu_full::FloatCmp                   0      0.00%      0.38% # attempts to use FU when none available
system.cpu04.iq.fu_full::FloatCvt                   0      0.00%      0.38% # attempts to use FU when none available
system.cpu04.iq.fu_full::FloatMult                  0      0.00%      0.38% # attempts to use FU when none available
system.cpu04.iq.fu_full::FloatMultAcc               0      0.00%      0.38% # attempts to use FU when none available
system.cpu04.iq.fu_full::FloatDiv                   0      0.00%      0.38% # attempts to use FU when none available
system.cpu04.iq.fu_full::FloatMisc                  0      0.00%      0.38% # attempts to use FU when none available
system.cpu04.iq.fu_full::FloatSqrt                  0      0.00%      0.38% # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdAdd                    0      0.00%      0.38% # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdAddAcc                 0      0.00%      0.38% # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdAlu                    0      0.00%      0.38% # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdCmp                    0      0.00%      0.38% # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdCvt                    0      0.00%      0.38% # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdMisc                   0      0.00%      0.38% # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdMult                   0      0.00%      0.38% # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdMultAcc                0      0.00%      0.38% # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdShift                  0      0.00%      0.38% # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdShiftAcc               0      0.00%      0.38% # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdDiv                    0      0.00%      0.38% # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdSqrt                   0      0.00%      0.38% # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdFloatAdd               0      0.00%      0.38% # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdFloatAlu               0      0.00%      0.38% # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdFloatCmp               0      0.00%      0.38% # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdFloatCvt               0      0.00%      0.38% # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdFloatDiv               0      0.00%      0.38% # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdFloatMisc              0      0.00%      0.38% # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdFloatMult              0      0.00%      0.38% # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdFloatMultAcc            0      0.00%      0.38% # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdFloatSqrt              0      0.00%      0.38% # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdReduceAdd              0      0.00%      0.38% # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdReduceAlu              0      0.00%      0.38% # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdReduceCmp              0      0.00%      0.38% # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdFloatReduceAdd            0      0.00%      0.38% # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdFloatReduceCmp            0      0.00%      0.38% # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdAes                    0      0.00%      0.38% # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdAesMix                 0      0.00%      0.38% # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdSha1Hash               0      0.00%      0.38% # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdSha1Hash2              0      0.00%      0.38% # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdSha256Hash             0      0.00%      0.38% # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdSha256Hash2            0      0.00%      0.38% # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdShaSigma2              0      0.00%      0.38% # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdShaSigma3              0      0.00%      0.38% # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdPredAlu                0      0.00%      0.38% # attempts to use FU when none available
system.cpu04.iq.fu_full::MemRead                  851      0.11%      0.49% # attempts to use FU when none available
system.cpu04.iq.fu_full::MemWrite                 564      0.07%      0.56% # attempts to use FU when none available
system.cpu04.iq.fu_full::FloatMemRead          786431     99.44%    100.00% # attempts to use FU when none available
system.cpu04.iq.fu_full::FloatMemWrite              1      0.00%    100.00% # attempts to use FU when none available
system.cpu04.iq.fu_full::IprAccess                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu04.iq.fu_full::InstPrefetch               0      0.00%    100.00% # attempts to use FU when none available
system.cpu04.iq.int_alu_accesses             13544817                       # Number of integer alu accesses
system.cpu04.iq.int_inst_queue_reads         52387110                       # Number of integer instruction queue reads
system.cpu04.iq.int_inst_queue_wakeup_accesses     13535005                       # Number of integer instruction queue wakeup accesses
system.cpu04.iq.int_inst_queue_writes        13552068                       # Number of integer instruction queue writes
system.cpu04.iq.iqInstsAdded                 16684182                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu04.iq.iqInstsIssued                21668290                       # Number of instructions issued
system.cpu04.iq.iqNonSpecInstsAdded              1913                       # Number of non-speculative instructions added to the IQ
system.cpu04.iq.iqSquashedInstsExamined         11939                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu04.iq.iqSquashedInstsIssued             270                       # Number of squashed instructions issued
system.cpu04.iq.iqSquashedNonSpecRemoved          208                       # Number of squashed non-spec instructions that were removed
system.cpu04.iq.iqSquashedOperandsExamined        15212                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu04.iq.issued_per_cycle::samples     25298866                       # Number of insts issued each cycle
system.cpu04.iq.issued_per_cycle::mean       0.856493                       # Number of insts issued each cycle
system.cpu04.iq.issued_per_cycle::stdev      2.002412                       # Number of insts issued each cycle
system.cpu04.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu04.iq.issued_per_cycle::0          20054214     79.27%     79.27% # Number of insts issued each cycle
system.cpu04.iq.issued_per_cycle::1            883062      3.49%     82.76% # Number of insts issued each cycle
system.cpu04.iq.issued_per_cycle::2           1300383      5.14%     87.90% # Number of insts issued each cycle
system.cpu04.iq.issued_per_cycle::3            133851      0.53%     88.43% # Number of insts issued each cycle
system.cpu04.iq.issued_per_cycle::4            460330      1.82%     90.25% # Number of insts issued each cycle
system.cpu04.iq.issued_per_cycle::5            596907      2.36%     92.61% # Number of insts issued each cycle
system.cpu04.iq.issued_per_cycle::6            396057      1.57%     94.17% # Number of insts issued each cycle
system.cpu04.iq.issued_per_cycle::7           1211784      4.79%     98.96% # Number of insts issued each cycle
system.cpu04.iq.issued_per_cycle::8            262278      1.04%    100.00% # Number of insts issued each cycle
system.cpu04.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu04.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu04.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu04.iq.issued_per_cycle::total      25298866                       # Number of insts issued each cycle
system.cpu04.iq.rate                         0.855650                       # Inst issue rate
system.cpu04.iq.vec_alu_accesses                    0                       # Number of vector alu accesses
system.cpu04.iq.vec_inst_queue_reads                0                       # Number of vector instruction queue reads
system.cpu04.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu04.iq.vec_inst_queue_writes               0                       # Number of vector instruction queue writes
system.cpu04.itb.rdAccesses                         0                       # TLB accesses on read requests
system.cpu04.itb.rdMisses                           0                       # TLB misses on read requests
system.cpu04.itb.walker.pwrStateResidencyTicks::UNDEFINED 2842160590737                       # Cumulative time (in ticks) in various power states
system.cpu04.itb.wrAccesses                   1759093                       # TLB accesses on write requests
system.cpu04.itb.wrMisses                         672                       # TLB misses on write requests
system.cpu04.memDep0.conflictingLoads            6382                       # Number of conflicting loads.
system.cpu04.memDep0.conflictingStores           2478                       # Number of conflicting stores.
system.cpu04.memDep0.insertedLoads            1481826                       # Number of loads inserted to the mem dependence unit.
system.cpu04.memDep0.insertedStores              2894                       # Number of stores inserted to the mem dependence unit.
system.cpu04.misc_regfile_reads              10802805                       # number of misc regfile reads
system.cpu04.misc_regfile_writes                    1                       # number of misc regfile writes
system.cpu04.numCycles                       25323778                       # number of cpu cycles simulated
system.cpu04.numPwrStateTransitions                 5                       # Number of power state transitions
system.cpu04.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu04.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu04.pwrStateClkGateDist::samples            4                       # Distribution of time spent in the clock gated state
system.cpu04.pwrStateClkGateDist::mean   359634455133.750000                       # Distribution of time spent in the clock gated state
system.cpu04.pwrStateClkGateDist::stdev  600259697202.679810                       # Distribution of time spent in the clock gated state
system.cpu04.pwrStateClkGateDist::1000-5e+10            2     50.00%     50.00% # Distribution of time spent in the clock gated state
system.cpu04.pwrStateClkGateDist::1.5e+11-2e+11            1     25.00%     75.00% # Distribution of time spent in the clock gated state
system.cpu04.pwrStateClkGateDist::overflows            1     25.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu04.pwrStateClkGateDist::min_value     22456854                       # Distribution of time spent in the clock gated state
system.cpu04.pwrStateClkGateDist::max_value 1250843670900                       # Distribution of time spent in the clock gated state
system.cpu04.pwrStateClkGateDist::total             4                       # Distribution of time spent in the clock gated state
system.cpu04.pwrStateResidencyTicks::ON  1403622770202                       # Cumulative time (in ticks) in various power states
system.cpu04.pwrStateResidencyTicks::CLK_GATED 1438537820535                       # Cumulative time (in ticks) in various power states
system.cpu04.quiesceCycles                 8496958396                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu04.rename.BlockCycles              19952765                       # Number of cycles rename is blocking
system.cpu04.rename.CommittedMaps            20835061                       # Number of HB maps that are committed
system.cpu04.rename.IQFullEvents               729859                       # Number of times rename has blocked due to IQ full
system.cpu04.rename.IdleCycles                1503851                       # Number of cycles rename is idle
system.cpu04.rename.ROBFullEvents                 111                       # Number of times rename has blocked due to ROB full
system.cpu04.rename.RenameLookups            37032600                       # Number of register rename lookups that rename has made
system.cpu04.rename.RenamedInsts             16687752                       # Number of instructions processed by rename
system.cpu04.rename.RenamedOperands          20849497                       # Number of destination operands rename has renamed
system.cpu04.rename.RunCycles                 2977936                       # Number of cycles rename is running
system.cpu04.rename.SquashCycles                  889                       # Number of cycles rename is squashing
system.cpu04.rename.UnblockCycles              861889                       # Number of cycles rename is unblocking
system.cpu04.rename.UndoneMaps                  14436                       # Number of HB maps that are undone due to squashing
system.cpu04.rename.fp_rename_lookups         5767563                       # Number of floating rename lookups
system.cpu04.rename.int_rename_lookups       14608982                       # Number of integer rename lookups
system.cpu04.rename.serializeStallCycles         1536                       # count of cycles rename stalled for serializing inst
system.cpu04.rename.serializingInsts               35                       # count of serializing insts renamed
system.cpu04.rename.skidInsts                 1987427                       # count of insts added to the skid buffer
system.cpu04.rename.tempSerializingInsts           35                       # count of temporary serializing insts renamed
system.cpu04.rob.rob_reads                   41845643                       # The number of ROB reads
system.cpu04.rob.rob_writes                  33372445                       # The number of ROB writes
system.cpu04.timesIdled                            68                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu05.apic_clk_domain.clock               5328                       # Clock period in ticks
system.cpu05.branchPred.BTBCorrect                  0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu05.branchPred.BTBHitPct            0.000000                       # BTB Hit Percentage
system.cpu05.branchPred.BTBHits                     0                       # Number of BTB hits
system.cpu05.branchPred.BTBLookups            1668494                       # Number of BTB lookups
system.cpu05.branchPred.RASInCorrect               48                       # Number of incorrect RAS predictions.
system.cpu05.branchPred.condIncorrect             254                       # Number of conditional branches incorrect
system.cpu05.branchPred.condPredicted         2136622                       # Number of conditional branches predicted
system.cpu05.branchPred.indirectHits          1198376                       # Number of indirect target hits.
system.cpu05.branchPred.indirectLookups       1668494                       # Number of indirect predictor lookups.
system.cpu05.branchPred.indirectMisses         470118                       # Number of indirect misses.
system.cpu05.branchPred.lookups               2136622                       # Number of BP lookups
system.cpu05.branchPred.usedRAS                   696                       # Number of times the RAS was used to get a target.
system.cpu05.branchPredindirectMispredicted          161                       # Number of mispredicted indirect branches.
system.cpu05.cc_regfile_reads                10674156                       # number of cc regfile reads
system.cpu05.cc_regfile_writes                7187786                       # number of cc regfile writes
system.cpu05.commit.amos                            0                       # Number of atomic instructions committed
system.cpu05.commit.branchMispredicts             590                       # The number of times a branch was mispredicted
system.cpu05.commit.branches                  2134780                       # Number of branches committed
system.cpu05.commit.bw_lim_events              134504                       # number cycles where commit BW limit reached
system.cpu05.commit.commitNonSpecStalls          1681                       # The number of times commit has been forced to stall to communicate backwards
system.cpu05.commit.commitSquashedInsts          9437                       # The number of squashed insts skipped by commit
system.cpu05.commit.committedInsts            9179407                       # Number of instructions committed
system.cpu05.commit.committedOps             16485867                       # Number of ops (including micro ops) committed
system.cpu05.commit.committed_per_cycle::samples     25300691                       # Number of insts commited each cycle
system.cpu05.commit.committed_per_cycle::mean     0.651597                       # Number of insts commited each cycle
system.cpu05.commit.committed_per_cycle::stdev     1.596489                       # Number of insts commited each cycle
system.cpu05.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu05.commit.committed_per_cycle::0     20497204     81.01%     81.01% # Number of insts commited each cycle
system.cpu05.commit.committed_per_cycle::1      1278187      5.05%     86.07% # Number of insts commited each cycle
system.cpu05.commit.committed_per_cycle::2          730      0.00%     86.07% # Number of insts commited each cycle
system.cpu05.commit.committed_per_cycle::3      1470583      5.81%     91.88% # Number of insts commited each cycle
system.cpu05.commit.committed_per_cycle::4       931719      3.68%     95.56% # Number of insts commited each cycle
system.cpu05.commit.committed_per_cycle::5       395832      1.56%     97.13% # Number of insts commited each cycle
system.cpu05.commit.committed_per_cycle::6       131121      0.52%     97.65% # Number of insts commited each cycle
system.cpu05.commit.committed_per_cycle::7       460811      1.82%     99.47% # Number of insts commited each cycle
system.cpu05.commit.committed_per_cycle::8       134504      0.53%    100.00% # Number of insts commited each cycle
system.cpu05.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu05.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu05.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu05.commit.committed_per_cycle::total     25300691                       # Number of insts commited each cycle
system.cpu05.commit.fp_insts                  3145787                       # Number of committed floating point instructions.
system.cpu05.commit.function_calls                597                       # Number of function calls committed.
system.cpu05.commit.int_insts                12928962                       # Number of committed integer instructions.
system.cpu05.commit.loads                     1464873                       # Number of loads committed
system.cpu05.commit.membars                      1118                       # Number of memory barriers committed
system.cpu05.commit.op_class_0::No_OpClass          560      0.00%      0.00% # Class of committed instruction
system.cpu05.commit.op_class_0::IntAlu       12920895     78.38%     78.38% # Class of committed instruction
system.cpu05.commit.op_class_0::IntMult             1      0.00%     78.38% # Class of committed instruction
system.cpu05.commit.op_class_0::IntDiv              7      0.00%     78.38% # Class of committed instruction
system.cpu05.commit.op_class_0::FloatAdd            1      0.00%     78.38% # Class of committed instruction
system.cpu05.commit.op_class_0::FloatCmp            0      0.00%     78.38% # Class of committed instruction
system.cpu05.commit.op_class_0::FloatCvt            0      0.00%     78.38% # Class of committed instruction
system.cpu05.commit.op_class_0::FloatMult            0      0.00%     78.38% # Class of committed instruction
system.cpu05.commit.op_class_0::FloatMultAcc            0      0.00%     78.38% # Class of committed instruction
system.cpu05.commit.op_class_0::FloatDiv            0      0.00%     78.38% # Class of committed instruction
system.cpu05.commit.op_class_0::FloatMisc            0      0.00%     78.38% # Class of committed instruction
system.cpu05.commit.op_class_0::FloatSqrt            0      0.00%     78.38% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdAdd             0      0.00%     78.38% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdAddAcc            0      0.00%     78.38% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdAlu       1572878      9.54%     87.92% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdCmp             0      0.00%     87.92% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdCvt        524292      3.18%     91.10% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdMisc            4      0.00%     91.10% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdMult            0      0.00%     91.10% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdMultAcc            0      0.00%     91.10% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdShift            6      0.00%     91.10% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdShiftAcc            0      0.00%     91.10% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdDiv             0      0.00%     91.10% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdSqrt            0      0.00%     91.10% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdFloatAdd            0      0.00%     91.10% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdFloatAlu            0      0.00%     91.10% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdFloatCmp            0      0.00%     91.10% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdFloatCvt            0      0.00%     91.10% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdFloatDiv            0      0.00%     91.10% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdFloatMisc            0      0.00%     91.10% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdFloatMult            0      0.00%     91.10% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdFloatMultAcc            0      0.00%     91.10% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdFloatSqrt            0      0.00%     91.10% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdReduceAdd            0      0.00%     91.10% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdReduceAlu            0      0.00%     91.10% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdReduceCmp            0      0.00%     91.10% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     91.10% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     91.10% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdAes             0      0.00%     91.10% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdAesMix            0      0.00%     91.10% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdSha1Hash            0      0.00%     91.10% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdSha1Hash2            0      0.00%     91.10% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdSha256Hash            0      0.00%     91.10% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdSha256Hash2            0      0.00%     91.10% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdShaSigma2            0      0.00%     91.10% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdShaSigma3            0      0.00%     91.10% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdPredAlu            0      0.00%     91.10% # Class of committed instruction
system.cpu05.commit.op_class_0::MemRead        940576      5.71%     96.81% # Class of committed instruction
system.cpu05.commit.op_class_0::MemWrite         2342      0.01%     96.82% # Class of committed instruction
system.cpu05.commit.op_class_0::FloatMemRead       524297      3.18%    100.00% # Class of committed instruction
system.cpu05.commit.op_class_0::FloatMemWrite            8      0.00%    100.00% # Class of committed instruction
system.cpu05.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu05.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu05.commit.op_class_0::total        16485867                       # Class of committed instruction
system.cpu05.commit.refs                      1467223                       # Number of memory references committed
system.cpu05.commit.swp_count                       0                       # Number of s/w prefetches committed
system.cpu05.commit.vec_insts                       0                       # Number of committed Vector instructions.
system.cpu05.committedInsts                   9179407                       # Number of Instructions Simulated
system.cpu05.committedOps                    16485867                       # Number of Ops (including micro ops) Simulated
system.cpu05.cpi                             2.757838                       # CPI: Cycles Per Instruction
system.cpu05.cpi_total                       2.757838                       # CPI: Total CPI of All Threads
system.cpu05.decode.BlockedCycles            20820200                       # Number of cycles decode is blocked
system.cpu05.decode.DecodedInsts             16498665                       # Number of instructions handled by decode
system.cpu05.decode.IdleCycles                1347743                       # Number of cycles decode is idle
system.cpu05.decode.RunCycles                 2737017                       # Number of cycles decode is running
system.cpu05.decode.SquashCycles                  595                       # Number of cycles decode is squashing
system.cpu05.decode.UnblockCycles              396791                       # Number of cycles decode is unblocking
system.cpu05.dtb.rdAccesses                   1465397                       # TLB accesses on read requests
system.cpu05.dtb.rdMisses                        1620                       # TLB misses on read requests
system.cpu05.dtb.walker.pwrStateResidencyTicks::UNDEFINED 2842160590737                       # Cumulative time (in ticks) in various power states
system.cpu05.dtb.wrAccesses                      2617                       # TLB accesses on write requests
system.cpu05.dtb.wrMisses                           5                       # TLB misses on write requests
system.cpu05.fetch.Branches                   2136622                       # Number of branches that fetch encountered
system.cpu05.fetch.CacheLines                 1736622                       # Number of cache lines fetched
system.cpu05.fetch.Cycles                    23557470                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu05.fetch.IcacheSquashes                  66                       # Number of outstanding Icache misses that were squashed
system.cpu05.fetch.IcacheWaitRetryStallCycles          382                       # Number of stall cycles due to full MSHR
system.cpu05.fetch.Insts                      9188403                       # Number of instructions fetch has processed
system.cpu05.fetch.MiscStallCycles               2414                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu05.fetch.PendingTrapStallCycles         2574                       # Number of stall cycles due to pending traps
system.cpu05.fetch.SquashCycles                  1190                       # Number of cycles fetch has spent squashing
system.cpu05.fetch.branchRate                0.084400                       # Number of branch fetches per cycle
system.cpu05.fetch.icacheStallCycles          1738911                       # Number of cycles fetch is stalled on an Icache miss
system.cpu05.fetch.predictedBranches          1199072                       # Number of branches that fetch has predicted taken
system.cpu05.fetch.rate                      0.362958                       # Number of inst fetches per cycle
system.cpu05.fetch.rateDist::samples         25302346                       # Number of instructions fetched each cycle (Total)
system.cpu05.fetch.rateDist::mean            0.652186                       # Number of instructions fetched each cycle (Total)
system.cpu05.fetch.rateDist::stdev           1.940471                       # Number of instructions fetched each cycle (Total)
system.cpu05.fetch.rateDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu05.fetch.rateDist::0               21968669     86.82%     86.82% # Number of instructions fetched each cycle (Total)
system.cpu05.fetch.rateDist::1                 605170      2.39%     89.22% # Number of instructions fetched each cycle (Total)
system.cpu05.fetch.rateDist::2                    917      0.00%     89.22% # Number of instructions fetched each cycle (Total)
system.cpu05.fetch.rateDist::3                 671019      2.65%     91.87% # Number of instructions fetched each cycle (Total)
system.cpu05.fetch.rateDist::4                 395805      1.56%     93.44% # Number of instructions fetched each cycle (Total)
system.cpu05.fetch.rateDist::5                 263172      1.04%     94.48% # Number of instructions fetched each cycle (Total)
system.cpu05.fetch.rateDist::6                    481      0.00%     94.48% # Number of instructions fetched each cycle (Total)
system.cpu05.fetch.rateDist::7                 197089      0.78%     95.26% # Number of instructions fetched each cycle (Total)
system.cpu05.fetch.rateDist::8                1200024      4.74%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu05.fetch.rateDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu05.fetch.rateDist::min_value              0                       # Number of instructions fetched each cycle (Total)
system.cpu05.fetch.rateDist::max_value              8                       # Number of instructions fetched each cycle (Total)
system.cpu05.fetch.rateDist::total           25302346                       # Number of instructions fetched each cycle (Total)
system.cpu05.fp_regfile_reads                 5767270                       # number of floating regfile reads
system.cpu05.fp_regfile_writes                3145857                       # number of floating regfile writes
system.cpu05.idleCycles                         12969                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu05.iew.branchMispredicts                692                       # Number of branch mispredicts detected at execute
system.cpu05.iew.exec_branches                2135208                       # Number of branches executed
system.cpu05.iew.exec_nop                           0                       # number of nop insts executed
system.cpu05.iew.exec_rate                   0.848360                       # Inst execution rate
system.cpu05.iew.exec_refs                    6453164                       # number of memory reference insts executed
system.cpu05.iew.exec_stores                     2617                       # Number of stores executed
system.cpu05.iew.exec_swp                           0                       # number of swp insts executed
system.cpu05.iew.iewBlockCycles              19620604                       # Number of cycles IEW is blocking
system.cpu05.iew.iewDispLoadInsts             1466089                       # Number of dispatched load instructions
system.cpu05.iew.iewDispNonSpecInsts              629                       # Number of dispatched non-speculative instructions
system.cpu05.iew.iewDispSquashedInsts              19                       # Number of squashed instructions skipped by dispatch
system.cpu05.iew.iewDispStoreInsts               3074                       # Number of dispatched store instructions
system.cpu05.iew.iewDispatchedInsts          16495457                       # Number of instructions dispatched to IQ
system.cpu05.iew.iewExecLoadInsts             6450547                       # Number of load instructions executed
system.cpu05.iew.iewExecSquashedInsts             571                       # Number of squashed instructions skipped in execute
system.cpu05.iew.iewExecutedInsts            21476498                       # Number of executed instructions
system.cpu05.iew.iewIQFullEvents                  617                       # Number of times the IQ has become full, causing a stall
system.cpu05.iew.iewIdleCycles                      0                       # Number of cycles IEW is idle
system.cpu05.iew.iewLSQFullEvents                   0                       # Number of times the LSQ has become full, causing a stall
system.cpu05.iew.iewSquashCycles                  595                       # Number of cycles IEW is squashing
system.cpu05.iew.iewUnblockCycles               67093                       # Number of cycles IEW is unblocking
system.cpu05.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu05.iew.lsq.thread0.cacheBlocked      1050587                       # Number of times an access to memory failed due to the cache being blocked
system.cpu05.iew.lsq.thread0.forwLoads           1112                       # Number of loads that had data forwarded from stores
system.cpu05.iew.lsq.thread0.ignoredResponses            2                       # Number of memory responses ignored because the instruction is squashed
system.cpu05.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu05.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu05.iew.lsq.thread0.memOrderViolation            2                       # Number of memory ordering violations
system.cpu05.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu05.iew.lsq.thread0.squashedLoads         1216                       # Number of loads squashed
system.cpu05.iew.lsq.thread0.squashedStores          724                       # Number of stores squashed
system.cpu05.iew.memOrderViolationEvents            2                       # Number of memory order violations
system.cpu05.iew.predictedNotTakenIncorrect          614                       # Number of branches that were predicted not taken incorrectly
system.cpu05.iew.predictedTakenIncorrect           78                       # Number of branches that were predicted taken incorrectly
system.cpu05.iew.wb_consumers                17926500                       # num instructions consuming a value
system.cpu05.iew.wb_count                    16490764                       # cumulative count of insts written-back
system.cpu05.iew.wb_fanout                   0.722580                       # average fanout of values written-back
system.cpu05.iew.wb_producers                12953337                       # num instructions producing a value
system.cpu05.iew.wb_rate                     0.651415                       # insts written-back per cycle
system.cpu05.iew.wb_sent                     16491172                       # cumulative count of insts sent to commit
system.cpu05.int_regfile_reads               24381022                       # number of integer regfile reads
system.cpu05.int_regfile_writes              10271503                       # number of integer regfile writes
system.cpu05.interrupts.pwrStateResidencyTicks::UNDEFINED 2842160590737                       # Cumulative time (in ticks) in various power states
system.cpu05.ipc                             0.362603                       # IPC: Instructions Per Cycle
system.cpu05.ipc_total                       0.362603                       # IPC: Total IPC of All Threads
system.cpu05.iq.FU_type_0::No_OpClass            1118      0.01%      0.01% # Type of FU issued
system.cpu05.iq.FU_type_0::IntAlu            12925437     60.18%     60.19% # Type of FU issued
system.cpu05.iq.FU_type_0::IntMult                  3      0.00%     60.19% # Type of FU issued
system.cpu05.iq.FU_type_0::IntDiv                   7      0.00%     60.19% # Type of FU issued
system.cpu05.iq.FU_type_0::FloatAdd                23      0.00%     60.19% # Type of FU issued
system.cpu05.iq.FU_type_0::FloatCmp                 0      0.00%     60.19% # Type of FU issued
system.cpu05.iq.FU_type_0::FloatCvt                 0      0.00%     60.19% # Type of FU issued
system.cpu05.iq.FU_type_0::FloatMult                0      0.00%     60.19% # Type of FU issued
system.cpu05.iq.FU_type_0::FloatMultAcc             0      0.00%     60.19% # Type of FU issued
system.cpu05.iq.FU_type_0::FloatDiv                 0      0.00%     60.19% # Type of FU issued
system.cpu05.iq.FU_type_0::FloatMisc                0      0.00%     60.19% # Type of FU issued
system.cpu05.iq.FU_type_0::FloatSqrt                0      0.00%     60.19% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdAdd                  0      0.00%     60.19% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdAddAcc               0      0.00%     60.19% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdAlu            1572878      7.32%     67.51% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdCmp                  0      0.00%     67.51% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdCvt             524292      2.44%     69.95% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdMisc                 4      0.00%     69.95% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdMult                 0      0.00%     69.95% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdMultAcc              0      0.00%     69.95% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdShift                8      0.00%     69.95% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdShiftAcc             0      0.00%     69.95% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdDiv                  0      0.00%     69.95% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdSqrt                 0      0.00%     69.95% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdFloatAdd             0      0.00%     69.95% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdFloatAlu             0      0.00%     69.95% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdFloatCmp             0      0.00%     69.95% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdFloatCvt             0      0.00%     69.95% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdFloatDiv             0      0.00%     69.95% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdFloatMisc            0      0.00%     69.95% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdFloatMult            0      0.00%     69.95% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     69.95% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdFloatSqrt            0      0.00%     69.95% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdReduceAdd            0      0.00%     69.95% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdReduceAlu            0      0.00%     69.95% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdReduceCmp            0      0.00%     69.95% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     69.95% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     69.95% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdAes                  0      0.00%     69.95% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdAesMix               0      0.00%     69.95% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdSha1Hash             0      0.00%     69.95% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdSha1Hash2            0      0.00%     69.95% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdSha256Hash            0      0.00%     69.95% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdSha256Hash2            0      0.00%     69.95% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdShaSigma2            0      0.00%     69.95% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdShaSigma3            0      0.00%     69.95% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdPredAlu              0      0.00%     69.95% # Type of FU issued
system.cpu05.iq.FU_type_0::MemRead             945637      4.40%     74.36% # Type of FU issued
system.cpu05.iq.FU_type_0::MemWrite              2654      0.01%     74.37% # Type of FU issued
system.cpu05.iq.FU_type_0::FloatMemRead       5504998     25.63%    100.00% # Type of FU issued
system.cpu05.iq.FU_type_0::FloatMemWrite           10      0.00%    100.00% # Type of FU issued
system.cpu05.iq.FU_type_0::IprAccess                0      0.00%    100.00% # Type of FU issued
system.cpu05.iq.FU_type_0::InstPrefetch             0      0.00%    100.00% # Type of FU issued
system.cpu05.iq.FU_type_0::total             21477069                       # Type of FU issued
system.cpu05.iq.fp_alu_accesses               8912951                       # Number of floating point alu accesses
system.cpu05.iq.fp_inst_queue_reads          17039471                       # Number of floating instruction queue reads
system.cpu05.iq.fp_inst_queue_wakeup_accesses      3145813                       # Number of floating instruction queue wakeup accesses
system.cpu05.iq.fp_inst_queue_writes          3145983                       # Number of floating instruction queue writes
system.cpu05.iq.fu_busy_cnt                    787886                       # FU busy when requested
system.cpu05.iq.fu_busy_rate                 0.036685                       # FU busy rate (busy events/executed inst)
system.cpu05.iq.fu_full::No_OpClass                 0      0.00%      0.00% # attempts to use FU when none available
system.cpu05.iq.fu_full::IntAlu                   150      0.02%      0.02% # attempts to use FU when none available
system.cpu05.iq.fu_full::IntMult                    0      0.00%      0.02% # attempts to use FU when none available
system.cpu05.iq.fu_full::IntDiv                     0      0.00%      0.02% # attempts to use FU when none available
system.cpu05.iq.fu_full::FloatAdd                   0      0.00%      0.02% # attempts to use FU when none available
system.cpu05.iq.fu_full::FloatCmp                   0      0.00%      0.02% # attempts to use FU when none available
system.cpu05.iq.fu_full::FloatCvt                   0      0.00%      0.02% # attempts to use FU when none available
system.cpu05.iq.fu_full::FloatMult                  0      0.00%      0.02% # attempts to use FU when none available
system.cpu05.iq.fu_full::FloatMultAcc               0      0.00%      0.02% # attempts to use FU when none available
system.cpu05.iq.fu_full::FloatDiv                   0      0.00%      0.02% # attempts to use FU when none available
system.cpu05.iq.fu_full::FloatMisc                  0      0.00%      0.02% # attempts to use FU when none available
system.cpu05.iq.fu_full::FloatSqrt                  0      0.00%      0.02% # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdAdd                    0      0.00%      0.02% # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdAddAcc                 0      0.00%      0.02% # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdAlu                    0      0.00%      0.02% # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdCmp                    0      0.00%      0.02% # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdCvt                    0      0.00%      0.02% # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdMisc                   0      0.00%      0.02% # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdMult                   0      0.00%      0.02% # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdMultAcc                0      0.00%      0.02% # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdShift                  0      0.00%      0.02% # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdShiftAcc               0      0.00%      0.02% # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdDiv                    0      0.00%      0.02% # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdSqrt                   0      0.00%      0.02% # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdFloatAdd               0      0.00%      0.02% # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdFloatAlu               0      0.00%      0.02% # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdFloatCmp               0      0.00%      0.02% # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdFloatCvt               0      0.00%      0.02% # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdFloatDiv               0      0.00%      0.02% # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdFloatMisc              0      0.00%      0.02% # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdFloatMult              0      0.00%      0.02% # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdFloatMultAcc            0      0.00%      0.02% # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdFloatSqrt              0      0.00%      0.02% # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdReduceAdd              0      0.00%      0.02% # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdReduceAlu              0      0.00%      0.02% # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdReduceCmp              0      0.00%      0.02% # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdFloatReduceAdd            0      0.00%      0.02% # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdFloatReduceCmp            0      0.00%      0.02% # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdAes                    0      0.00%      0.02% # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdAesMix                 0      0.00%      0.02% # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdSha1Hash               0      0.00%      0.02% # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdSha1Hash2              0      0.00%      0.02% # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdSha256Hash             0      0.00%      0.02% # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdSha256Hash2            0      0.00%      0.02% # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdShaSigma2              0      0.00%      0.02% # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdShaSigma3              0      0.00%      0.02% # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdPredAlu                0      0.00%      0.02% # attempts to use FU when none available
system.cpu05.iq.fu_full::MemRead                  741      0.09%      0.11% # attempts to use FU when none available
system.cpu05.iq.fu_full::MemWrite                 562      0.07%      0.18% # attempts to use FU when none available
system.cpu05.iq.fu_full::FloatMemRead          786433     99.82%    100.00% # attempts to use FU when none available
system.cpu05.iq.fu_full::FloatMemWrite              0      0.00%    100.00% # attempts to use FU when none available
system.cpu05.iq.fu_full::IprAccess                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu05.iq.fu_full::InstPrefetch               0      0.00%    100.00% # attempts to use FU when none available
system.cpu05.iq.int_alu_accesses             13350886                       # Number of integer alu accesses
system.cpu05.iq.int_inst_queue_reads         52005007                       # Number of integer instruction queue reads
system.cpu05.iq.int_inst_queue_wakeup_accesses     13344951                       # Number of integer instruction queue wakeup accesses
system.cpu05.iq.int_inst_queue_writes        13359065                       # Number of integer instruction queue writes
system.cpu05.iq.iqInstsAdded                 16493630                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu05.iq.iqInstsIssued                21477069                       # Number of instructions issued
system.cpu05.iq.iqNonSpecInstsAdded              1827                       # Number of non-speculative instructions added to the IQ
system.cpu05.iq.iqSquashedInstsExamined          9589                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu05.iq.iqSquashedInstsIssued             108                       # Number of squashed instructions issued
system.cpu05.iq.iqSquashedNonSpecRemoved          146                       # Number of squashed non-spec instructions that were removed
system.cpu05.iq.iqSquashedOperandsExamined        13504                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu05.iq.issued_per_cycle::samples     25302346                       # Number of insts issued each cycle
system.cpu05.iq.issued_per_cycle::mean       0.848817                       # Number of insts issued each cycle
system.cpu05.iq.issued_per_cycle::stdev      1.995547                       # Number of insts issued each cycle
system.cpu05.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu05.iq.issued_per_cycle::0          20111428     79.48%     79.48% # Number of insts issued each cycle
system.cpu05.iq.issued_per_cycle::1            871863      3.45%     82.93% # Number of insts issued each cycle
system.cpu05.iq.issued_per_cycle::2           1278510      5.05%     87.98% # Number of insts issued each cycle
system.cpu05.iq.issued_per_cycle::3            133898      0.53%     88.51% # Number of insts issued each cycle
system.cpu05.iq.issued_per_cycle::4            460277      1.82%     90.33% # Number of insts issued each cycle
system.cpu05.iq.issued_per_cycle::5            593455      2.35%     92.68% # Number of insts issued each cycle
system.cpu05.iq.issued_per_cycle::6            394536      1.56%     94.24% # Number of insts issued each cycle
system.cpu05.iq.issued_per_cycle::7           1196139      4.73%     98.96% # Number of insts issued each cycle
system.cpu05.iq.issued_per_cycle::8            262240      1.04%    100.00% # Number of insts issued each cycle
system.cpu05.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu05.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu05.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu05.iq.issued_per_cycle::total      25302346                       # Number of insts issued each cycle
system.cpu05.iq.rate                         0.848382                       # Inst issue rate
system.cpu05.iq.vec_alu_accesses                    0                       # Number of vector alu accesses
system.cpu05.iq.vec_inst_queue_reads                0                       # Number of vector instruction queue reads
system.cpu05.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu05.iq.vec_inst_queue_writes               0                       # Number of vector instruction queue writes
system.cpu05.itb.rdAccesses                         0                       # TLB accesses on read requests
system.cpu05.itb.rdMisses                           0                       # TLB misses on read requests
system.cpu05.itb.walker.pwrStateResidencyTicks::UNDEFINED 2842160590737                       # Cumulative time (in ticks) in various power states
system.cpu05.itb.wrAccesses                   1736987                       # TLB accesses on write requests
system.cpu05.itb.wrMisses                         379                       # TLB misses on write requests
system.cpu05.memDep0.conflictingLoads            6257                       # Number of conflicting loads.
system.cpu05.memDep0.conflictingStores           2612                       # Number of conflicting stores.
system.cpu05.memDep0.insertedLoads            1466089                       # Number of loads inserted to the mem dependence unit.
system.cpu05.memDep0.insertedStores              3074                       # Number of stores inserted to the mem dependence unit.
system.cpu05.misc_regfile_reads              10723446                       # number of misc regfile reads
system.cpu05.misc_regfile_writes                    1                       # number of misc regfile writes
system.cpu05.numCycles                       25315315                       # number of cpu cycles simulated
system.cpu05.numPwrStateTransitions                 5                       # Number of power state transitions
system.cpu05.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu05.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu05.pwrStateClkGateDist::samples            4                       # Distribution of time spent in the clock gated state
system.cpu05.pwrStateClkGateDist::mean   359634609146.250000                       # Distribution of time spent in the clock gated state
system.cpu05.pwrStateClkGateDist::stdev  600259783156.600098                       # Distribution of time spent in the clock gated state
system.cpu05.pwrStateClkGateDist::1000-5e+10            2     50.00%     50.00% # Distribution of time spent in the clock gated state
system.cpu05.pwrStateClkGateDist::1.5e+11-2e+11            1     25.00%     75.00% # Distribution of time spent in the clock gated state
system.cpu05.pwrStateClkGateDist::overflows            1     25.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu05.pwrStateClkGateDist::min_value     22456854                       # Distribution of time spent in the clock gated state
system.cpu05.pwrStateClkGateDist::max_value 1250843903001                       # Distribution of time spent in the clock gated state
system.cpu05.pwrStateClkGateDist::total             4                       # Distribution of time spent in the clock gated state
system.cpu05.pwrStateResidencyTicks::ON  1403622154152                       # Cumulative time (in ticks) in various power states
system.cpu05.pwrStateResidencyTicks::CLK_GATED 1438538436585                       # Cumulative time (in ticks) in various power states
system.cpu05.quiesceCycles                 8496967120                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu05.rename.BlockCycles              20022836                       # Number of cycles rename is blocking
system.cpu05.rename.CommittedMaps            20600061                       # Number of HB maps that are committed
system.cpu05.rename.IQFullEvents               729882                       # Number of times rename has blocked due to IQ full
system.cpu05.rename.IdleCycles                1480262                       # Number of cycles rename is idle
system.cpu05.rename.ROBFullEvents                  33                       # Number of times rename has blocked due to ROB full
system.cpu05.rename.RenameLookups            36607957                       # Number of register rename lookups that rename has made
system.cpu05.rename.RenamedInsts             16497314                       # Number of instructions processed by rename
system.cpu05.rename.RenamedOperands          20612021                       # Number of destination operands rename has renamed
system.cpu05.rename.RunCycles                 2935454                       # Number of cycles rename is running
system.cpu05.rename.SQFullEvents                    3                       # Number of times rename has blocked due to SQ full
system.cpu05.rename.SquashCycles                  595                       # Number of cycles rename is squashing
system.cpu05.rename.UnblockCycles              861776                       # Number of cycles rename is unblocking
system.cpu05.rename.UndoneMaps                  11960                       # Number of HB maps that are undone due to squashing
system.cpu05.rename.fp_rename_lookups         5767565                       # Number of floating rename lookups
system.cpu05.rename.int_rename_lookups       14421120                       # Number of integer rename lookups
system.cpu05.rename.serializeStallCycles         1423                       # count of cycles rename stalled for serializing inst
system.cpu05.rename.serializingInsts               33                       # count of serializing insts renamed
system.cpu05.rename.skidInsts                 1987232                       # count of insts added to the skid buffer
system.cpu05.rename.tempSerializingInsts           33                       # count of temporary serializing insts renamed
system.cpu05.rob.rob_reads                   41661465                       # The number of ROB reads
system.cpu05.rob.rob_writes                  32992263                       # The number of ROB writes
system.cpu05.timesIdled                            53                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu06.apic_clk_domain.clock               5328                       # Clock period in ticks
system.cpu06.branchPred.BTBCorrect                  0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu06.branchPred.BTBHitPct            0.000000                       # BTB Hit Percentage
system.cpu06.branchPred.BTBHits                     0                       # Number of BTB hits
system.cpu06.branchPred.BTBLookups            1689770                       # Number of BTB lookups
system.cpu06.branchPred.RASInCorrect               27                       # Number of incorrect RAS predictions.
system.cpu06.branchPred.condIncorrect             198                       # Number of conditional branches incorrect
system.cpu06.branchPred.condPredicted         2154839                       # Number of conditional branches predicted
system.cpu06.branchPred.indirectHits          1207732                       # Number of indirect target hits.
system.cpu06.branchPred.indirectLookups       1689770                       # Number of indirect predictor lookups.
system.cpu06.branchPred.indirectMisses         482038                       # Number of indirect misses.
system.cpu06.branchPred.lookups               2154839                       # Number of BP lookups
system.cpu06.branchPred.usedRAS                   640                       # Number of times the RAS was used to get a target.
system.cpu06.branchPredindirectMispredicted          134                       # Number of mispredicted indirect branches.
system.cpu06.cc_regfile_reads                10768704                       # number of cc regfile reads
system.cpu06.cc_regfile_writes                7244372                       # number of cc regfile writes
system.cpu06.commit.amos                            0                       # Number of atomic instructions committed
system.cpu06.commit.branchMispredicts             661                       # The number of times a branch was mispredicted
system.cpu06.commit.branches                  2153620                       # Number of branches committed
system.cpu06.commit.bw_lim_events              134540                       # number cycles where commit BW limit reached
system.cpu06.commit.commitNonSpecStalls          1684                       # The number of times commit has been forced to stall to communicate backwards
system.cpu06.commit.commitSquashedInsts          6131                       # The number of squashed insts skipped by commit
system.cpu06.commit.committedInsts            9245352                       # Number of instructions committed
system.cpu06.commit.committedOps             16599741                       # Number of ops (including micro ops) committed
system.cpu06.commit.committed_per_cycle::samples     25287062                       # Number of insts commited each cycle
system.cpu06.commit.committed_per_cycle::mean     0.656452                       # Number of insts commited each cycle
system.cpu06.commit.committed_per_cycle::stdev     1.598200                       # Number of insts commited each cycle
system.cpu06.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu06.commit.committed_per_cycle::0     20429393     80.79%     80.79% # Number of insts commited each cycle
system.cpu06.commit.committed_per_cycle::1      1301711      5.15%     85.94% # Number of insts commited each cycle
system.cpu06.commit.committed_per_cycle::2          675      0.00%     85.94% # Number of insts commited each cycle
system.cpu06.commit.committed_per_cycle::3      1494281      5.91%     91.85% # Number of insts commited each cycle
system.cpu06.commit.committed_per_cycle::4       943548      3.73%     95.58% # Number of insts commited each cycle
system.cpu06.commit.committed_per_cycle::5       392551      1.55%     97.13% # Number of insts commited each cycle
system.cpu06.commit.committed_per_cycle::6       131971      0.52%     97.66% # Number of insts commited each cycle
system.cpu06.commit.committed_per_cycle::7       458392      1.81%     99.47% # Number of insts commited each cycle
system.cpu06.commit.committed_per_cycle::8       134540      0.53%    100.00% # Number of insts commited each cycle
system.cpu06.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu06.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu06.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu06.commit.committed_per_cycle::total     25287062                       # Number of insts commited each cycle
system.cpu06.commit.fp_insts                  3145787                       # Number of committed floating point instructions.
system.cpu06.commit.function_calls                575                       # Number of function calls committed.
system.cpu06.commit.int_insts                13033384                       # Number of committed integer instructions.
system.cpu06.commit.loads                     1474251                       # Number of loads committed
system.cpu06.commit.membars                      1120                       # Number of memory barriers committed
system.cpu06.commit.op_class_0::No_OpClass          560      0.00%      0.00% # Class of committed instruction
system.cpu06.commit.op_class_0::IntAlu       13025424     78.47%     78.47% # Class of committed instruction
system.cpu06.commit.op_class_0::IntMult             1      0.00%     78.47% # Class of committed instruction
system.cpu06.commit.op_class_0::IntDiv              7      0.00%     78.47% # Class of committed instruction
system.cpu06.commit.op_class_0::FloatAdd            1      0.00%     78.47% # Class of committed instruction
system.cpu06.commit.op_class_0::FloatCmp            0      0.00%     78.47% # Class of committed instruction
system.cpu06.commit.op_class_0::FloatCvt            0      0.00%     78.47% # Class of committed instruction
system.cpu06.commit.op_class_0::FloatMult            0      0.00%     78.47% # Class of committed instruction
system.cpu06.commit.op_class_0::FloatMultAcc            0      0.00%     78.47% # Class of committed instruction
system.cpu06.commit.op_class_0::FloatDiv            0      0.00%     78.47% # Class of committed instruction
system.cpu06.commit.op_class_0::FloatMisc            0      0.00%     78.47% # Class of committed instruction
system.cpu06.commit.op_class_0::FloatSqrt            0      0.00%     78.47% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdAdd             0      0.00%     78.47% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdAddAcc            0      0.00%     78.47% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdAlu       1572878      9.48%     87.95% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdCmp             0      0.00%     87.95% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdCvt        524292      3.16%     91.10% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdMisc            4      0.00%     91.10% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdMult            0      0.00%     91.10% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdMultAcc            0      0.00%     91.10% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdShift            6      0.00%     91.10% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdShiftAcc            0      0.00%     91.10% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdDiv             0      0.00%     91.10% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdSqrt            0      0.00%     91.10% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdFloatAdd            0      0.00%     91.10% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdFloatAlu            0      0.00%     91.10% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdFloatCmp            0      0.00%     91.10% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdFloatCvt            0      0.00%     91.10% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdFloatDiv            0      0.00%     91.10% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdFloatMisc            0      0.00%     91.10% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdFloatMult            0      0.00%     91.10% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdFloatMultAcc            0      0.00%     91.10% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdFloatSqrt            0      0.00%     91.10% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdReduceAdd            0      0.00%     91.10% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdReduceAlu            0      0.00%     91.10% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdReduceCmp            0      0.00%     91.10% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     91.10% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     91.10% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdAes             0      0.00%     91.10% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdAesMix            0      0.00%     91.10% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdSha1Hash            0      0.00%     91.10% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdSha1Hash2            0      0.00%     91.10% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdSha256Hash            0      0.00%     91.10% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdSha256Hash2            0      0.00%     91.10% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdShaSigma2            0      0.00%     91.10% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdShaSigma3            0      0.00%     91.10% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdPredAlu            0      0.00%     91.10% # Class of committed instruction
system.cpu06.commit.op_class_0::MemRead        949954      5.72%     96.83% # Class of committed instruction
system.cpu06.commit.op_class_0::MemWrite         2309      0.01%     96.84% # Class of committed instruction
system.cpu06.commit.op_class_0::FloatMemRead       524297      3.16%    100.00% # Class of committed instruction
system.cpu06.commit.op_class_0::FloatMemWrite            8      0.00%    100.00% # Class of committed instruction
system.cpu06.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu06.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu06.commit.op_class_0::total        16599741                       # Class of committed instruction
system.cpu06.commit.refs                      1476568                       # Number of memory references committed
system.cpu06.commit.swp_count                       0                       # Number of s/w prefetches committed
system.cpu06.commit.vec_insts                       0                       # Number of committed Vector instructions.
system.cpu06.committedInsts                   9245352                       # Number of Instructions Simulated
system.cpu06.committedOps                    16599741                       # Number of Ops (including micro ops) Simulated
system.cpu06.cpi                             2.737615                       # CPI: Cycles Per Instruction
system.cpu06.cpi_total                       2.737615                       # CPI: Total CPI of All Threads
system.cpu06.decode.BlockedCycles            20751374                       # Number of cycles decode is blocked
system.cpu06.decode.DecodedInsts             16608009                       # Number of instructions handled by decode
system.cpu06.decode.IdleCycles                1372485                       # Number of cycles decode is idle
system.cpu06.decode.RunCycles                 2898232                       # Number of cycles decode is running
system.cpu06.decode.SquashCycles                  667                       # Number of cycles decode is squashing
system.cpu06.decode.UnblockCycles              265677                       # Number of cycles decode is unblocking
system.cpu06.dtb.rdAccesses                   1474632                       # TLB accesses on read requests
system.cpu06.dtb.rdMisses                        1613                       # TLB misses on read requests
system.cpu06.dtb.walker.pwrStateResidencyTicks::UNDEFINED 2842160590737                       # Cumulative time (in ticks) in various power states
system.cpu06.dtb.wrAccesses                      2430                       # TLB accesses on write requests
system.cpu06.dtb.wrMisses                           5                       # TLB misses on write requests
system.cpu06.fetch.Branches                   2154839                       # Number of branches that fetch encountered
system.cpu06.fetch.CacheLines                 1759854                       # Number of cache lines fetched
system.cpu06.fetch.Cycles                    23518549                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu06.fetch.IcacheSquashes                  58                       # Number of outstanding Icache misses that were squashed
system.cpu06.fetch.IcacheWaitRetryStallCycles          609                       # Number of stall cycles due to full MSHR
system.cpu06.fetch.Insts                      9250746                       # Number of instructions fetch has processed
system.cpu06.fetch.MiscStallCycles               2586                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu06.fetch.PendingTrapStallCycles         3550                       # Number of stall cycles due to pending traps
system.cpu06.fetch.SquashCycles                  1334                       # Number of cycles fetch has spent squashing
system.cpu06.fetch.TlbCycles                       40                       # Number of cycles fetch has spent waiting for tlb
system.cpu06.fetch.branchRate                0.085137                       # Number of branch fetches per cycle
system.cpu06.fetch.icacheStallCycles          1762434                       # Number of cycles fetch is stalled on an Icache miss
system.cpu06.fetch.predictedBranches          1208372                       # Number of branches that fetch has predicted taken
system.cpu06.fetch.rate                      0.365495                       # Number of inst fetches per cycle
system.cpu06.fetch.rateDist::samples         25288435                       # Number of instructions fetched each cycle (Total)
system.cpu06.fetch.rateDist::mean            0.656813                       # Number of instructions fetched each cycle (Total)
system.cpu06.fetch.rateDist::stdev           1.956707                       # Number of instructions fetched each cycle (Total)
system.cpu06.fetch.rateDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu06.fetch.rateDist::0               21924983     86.70%     86.70% # Number of instructions fetched each cycle (Total)
system.cpu06.fetch.rateDist::1                 682518      2.70%     89.40% # Number of instructions fetched each cycle (Total)
system.cpu06.fetch.rateDist::2                    885      0.00%     89.40% # Number of instructions fetched each cycle (Total)
system.cpu06.fetch.rateDist::3                 617205      2.44%     91.84% # Number of instructions fetched each cycle (Total)
system.cpu06.fetch.rateDist::4                 392515      1.55%     93.39% # Number of instructions fetched each cycle (Total)
system.cpu06.fetch.rateDist::5                 198430      0.78%     94.18% # Number of instructions fetched each cycle (Total)
system.cpu06.fetch.rateDist::6                    459      0.00%     94.18% # Number of instructions fetched each cycle (Total)
system.cpu06.fetch.rateDist::7                 262612      1.04%     95.22% # Number of instructions fetched each cycle (Total)
system.cpu06.fetch.rateDist::8                1208828      4.78%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu06.fetch.rateDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu06.fetch.rateDist::min_value              0                       # Number of instructions fetched each cycle (Total)
system.cpu06.fetch.rateDist::max_value              8                       # Number of instructions fetched each cycle (Total)
system.cpu06.fetch.rateDist::total           25288435                       # Number of instructions fetched each cycle (Total)
system.cpu06.fp_regfile_reads                 5767268                       # number of floating regfile reads
system.cpu06.fp_regfile_writes                3145857                       # number of floating regfile writes
system.cpu06.idleCycles                         21782                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu06.iew.branchMispredicts                741                       # Number of branch mispredicts detected at execute
system.cpu06.iew.exec_branches                2153963                       # Number of branches executed
system.cpu06.iew.exec_nop                           0                       # number of nop insts executed
system.cpu06.iew.exec_rate                   0.845211                       # Inst execution rate
system.cpu06.iew.exec_refs                    6265677                       # number of memory reference insts executed
system.cpu06.iew.exec_stores                     2430                       # Number of stores executed
system.cpu06.iew.exec_swp                           0                       # number of swp insts executed
system.cpu06.iew.iewBlockCycles              19484252                       # Number of cycles IEW is blocking
system.cpu06.iew.iewDispLoadInsts             1474935                       # Number of dispatched load instructions
system.cpu06.iew.iewDispNonSpecInsts              615                       # Number of dispatched non-speculative instructions
system.cpu06.iew.iewDispSquashedInsts              20                       # Number of squashed instructions skipped by dispatch
system.cpu06.iew.iewDispStoreInsts               2656                       # Number of dispatched store instructions
system.cpu06.iew.iewDispatchedInsts          16606111                       # Number of instructions dispatched to IQ
system.cpu06.iew.iewExecLoadInsts             6263247                       # Number of load instructions executed
system.cpu06.iew.iewExecSquashedInsts             420                       # Number of squashed instructions skipped in execute
system.cpu06.iew.iewExecutedInsts            21392486                       # Number of executed instructions
system.cpu06.iew.iewIQFullEvents                  555                       # Number of times the IQ has become full, causing a stall
system.cpu06.iew.iewIdleCycles                      0                       # Number of cycles IEW is idle
system.cpu06.iew.iewLSQFullEvents                   0                       # Number of times the LSQ has become full, causing a stall
system.cpu06.iew.iewSquashCycles                  667                       # Number of cycles IEW is squashing
system.cpu06.iew.iewUnblockCycles               67034                       # Number of cycles IEW is unblocking
system.cpu06.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu06.iew.lsq.thread0.cacheBlocked       985012                       # Number of times an access to memory failed due to the cache being blocked
system.cpu06.iew.lsq.thread0.forwLoads           1104                       # Number of loads that had data forwarded from stores
system.cpu06.iew.lsq.thread0.ignoredResponses            3                       # Number of memory responses ignored because the instruction is squashed
system.cpu06.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu06.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu06.iew.lsq.thread0.memOrderViolation            1                       # Number of memory ordering violations
system.cpu06.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu06.iew.lsq.thread0.squashedLoads          684                       # Number of loads squashed
system.cpu06.iew.lsq.thread0.squashedStores          339                       # Number of stores squashed
system.cpu06.iew.memOrderViolationEvents            1                       # Number of memory order violations
system.cpu06.iew.predictedNotTakenIncorrect          692                       # Number of branches that were predicted not taken incorrectly
system.cpu06.iew.predictedTakenIncorrect           49                       # Number of branches that were predicted taken incorrectly
system.cpu06.iew.wb_consumers                18092455                       # num instructions consuming a value
system.cpu06.iew.wb_count                    16603187                       # cumulative count of insts written-back
system.cpu06.iew.wb_fanout                   0.720632                       # average fanout of values written-back
system.cpu06.iew.wb_producers                13037994                       # num instructions producing a value
system.cpu06.iew.wb_rate                     0.655988                       # insts written-back per cycle
system.cpu06.iew.wb_sent                     16603706                       # cumulative count of insts sent to commit
system.cpu06.int_regfile_reads               24099122                       # number of integer regfile reads
system.cpu06.int_regfile_writes              10355962                       # number of integer regfile writes
system.cpu06.interrupts.pwrStateResidencyTicks::UNDEFINED 2842160590737                       # Cumulative time (in ticks) in various power states
system.cpu06.ipc                             0.365281                       # IPC: Instructions Per Cycle
system.cpu06.ipc_total                       0.365281                       # IPC: Total IPC of All Threads
system.cpu06.iq.FU_type_0::No_OpClass            1178      0.01%      0.01% # Type of FU issued
system.cpu06.iq.FU_type_0::IntAlu            13028739     60.90%     60.91% # Type of FU issued
system.cpu06.iq.FU_type_0::IntMult                  3      0.00%     60.91% # Type of FU issued
system.cpu06.iq.FU_type_0::IntDiv                   7      0.00%     60.91% # Type of FU issued
system.cpu06.iq.FU_type_0::FloatAdd                23      0.00%     60.91% # Type of FU issued
system.cpu06.iq.FU_type_0::FloatCmp                 0      0.00%     60.91% # Type of FU issued
system.cpu06.iq.FU_type_0::FloatCvt                 0      0.00%     60.91% # Type of FU issued
system.cpu06.iq.FU_type_0::FloatMult                0      0.00%     60.91% # Type of FU issued
system.cpu06.iq.FU_type_0::FloatMultAcc             0      0.00%     60.91% # Type of FU issued
system.cpu06.iq.FU_type_0::FloatDiv                 0      0.00%     60.91% # Type of FU issued
system.cpu06.iq.FU_type_0::FloatMisc                0      0.00%     60.91% # Type of FU issued
system.cpu06.iq.FU_type_0::FloatSqrt                0      0.00%     60.91% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdAdd                  0      0.00%     60.91% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdAddAcc               0      0.00%     60.91% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdAlu            1572878      7.35%     68.26% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdCmp                  0      0.00%     68.26% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdCvt             524292      2.45%     70.71% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdMisc                 4      0.00%     70.71% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdMult                 0      0.00%     70.71% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdMultAcc              0      0.00%     70.71% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdShift                8      0.00%     70.71% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdShiftAcc             0      0.00%     70.71% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdDiv                  0      0.00%     70.71% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdSqrt                 0      0.00%     70.71% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdFloatAdd             0      0.00%     70.71% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdFloatAlu             0      0.00%     70.71% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdFloatCmp             0      0.00%     70.71% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdFloatCvt             0      0.00%     70.71% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdFloatDiv             0      0.00%     70.71% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdFloatMisc            0      0.00%     70.71% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdFloatMult            0      0.00%     70.71% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     70.71% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdFloatSqrt            0      0.00%     70.71% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdReduceAdd            0      0.00%     70.71% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdReduceAlu            0      0.00%     70.71% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdReduceCmp            0      0.00%     70.71% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     70.71% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     70.71% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdAes                  0      0.00%     70.71% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdAesMix               0      0.00%     70.71% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdSha1Hash             0      0.00%     70.71% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdSha1Hash2            0      0.00%     70.71% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdSha256Hash            0      0.00%     70.71% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdSha256Hash2            0      0.00%     70.71% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdShaSigma2            0      0.00%     70.71% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdShaSigma3            0      0.00%     70.71% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdPredAlu              0      0.00%     70.71% # Type of FU issued
system.cpu06.iq.FU_type_0::MemRead             954952      4.46%     75.17% # Type of FU issued
system.cpu06.iq.FU_type_0::MemWrite              2452      0.01%     75.19% # Type of FU issued
system.cpu06.iq.FU_type_0::FloatMemRead       5308362     24.81%    100.00% # Type of FU issued
system.cpu06.iq.FU_type_0::FloatMemWrite            8      0.00%    100.00% # Type of FU issued
system.cpu06.iq.FU_type_0::IprAccess                0      0.00%    100.00% # Type of FU issued
system.cpu06.iq.FU_type_0::InstPrefetch             0      0.00%    100.00% # Type of FU issued
system.cpu06.iq.FU_type_0::total             21392906                       # Type of FU issued
system.cpu06.iq.fp_alu_accesses               8847361                       # Number of floating point alu accesses
system.cpu06.iq.fp_inst_queue_reads          16777243                       # Number of floating instruction queue reads
system.cpu06.iq.fp_inst_queue_wakeup_accesses      3145811                       # Number of floating instruction queue wakeup accesses
system.cpu06.iq.fp_inst_queue_writes          3145979                       # Number of floating instruction queue writes
system.cpu06.iq.fu_busy_cnt                    920668                       # FU busy when requested
system.cpu06.iq.fu_busy_rate                 0.043036                       # FU busy rate (busy events/executed inst)
system.cpu06.iq.fu_full::No_OpClass                 0      0.00%      0.00% # attempts to use FU when none available
system.cpu06.iq.fu_full::IntAlu                  1887      0.20%      0.20% # attempts to use FU when none available
system.cpu06.iq.fu_full::IntMult                    0      0.00%      0.20% # attempts to use FU when none available
system.cpu06.iq.fu_full::IntDiv                     0      0.00%      0.20% # attempts to use FU when none available
system.cpu06.iq.fu_full::FloatAdd                   0      0.00%      0.20% # attempts to use FU when none available
system.cpu06.iq.fu_full::FloatCmp                   0      0.00%      0.20% # attempts to use FU when none available
system.cpu06.iq.fu_full::FloatCvt                   0      0.00%      0.20% # attempts to use FU when none available
system.cpu06.iq.fu_full::FloatMult                  0      0.00%      0.20% # attempts to use FU when none available
system.cpu06.iq.fu_full::FloatMultAcc               0      0.00%      0.20% # attempts to use FU when none available
system.cpu06.iq.fu_full::FloatDiv                   0      0.00%      0.20% # attempts to use FU when none available
system.cpu06.iq.fu_full::FloatMisc                  0      0.00%      0.20% # attempts to use FU when none available
system.cpu06.iq.fu_full::FloatSqrt                  0      0.00%      0.20% # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdAdd                    0      0.00%      0.20% # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdAddAcc                 0      0.00%      0.20% # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdAlu                    0      0.00%      0.20% # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdCmp                    0      0.00%      0.20% # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdCvt                    0      0.00%      0.20% # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdMisc                   0      0.00%      0.20% # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdMult                   0      0.00%      0.20% # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdMultAcc                0      0.00%      0.20% # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdShift                  0      0.00%      0.20% # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdShiftAcc               0      0.00%      0.20% # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdDiv                    0      0.00%      0.20% # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdSqrt                   0      0.00%      0.20% # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdFloatAdd               0      0.00%      0.20% # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdFloatAlu               0      0.00%      0.20% # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdFloatCmp               0      0.00%      0.20% # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdFloatCvt               0      0.00%      0.20% # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdFloatDiv               0      0.00%      0.20% # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdFloatMisc              0      0.00%      0.20% # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdFloatMult              0      0.00%      0.20% # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdFloatMultAcc            0      0.00%      0.20% # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdFloatSqrt              0      0.00%      0.20% # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdReduceAdd              0      0.00%      0.20% # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdReduceAlu              0      0.00%      0.20% # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdReduceCmp              0      0.00%      0.20% # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdFloatReduceAdd            0      0.00%      0.20% # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdFloatReduceCmp            0      0.00%      0.20% # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdAes                    0      0.00%      0.20% # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdAesMix                 0      0.00%      0.20% # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdSha1Hash               0      0.00%      0.20% # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdSha1Hash2              0      0.00%      0.20% # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdSha256Hash             0      0.00%      0.20% # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdSha256Hash2            0      0.00%      0.20% # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdShaSigma2              0      0.00%      0.20% # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdShaSigma3              0      0.00%      0.20% # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdPredAlu                0      0.00%      0.20% # attempts to use FU when none available
system.cpu06.iq.fu_full::MemRead                  750      0.08%      0.29% # attempts to use FU when none available
system.cpu06.iq.fu_full::MemWrite                 550      0.06%      0.35% # attempts to use FU when none available
system.cpu06.iq.fu_full::FloatMemRead          917481     99.65%    100.00% # attempts to use FU when none available
system.cpu06.iq.fu_full::FloatMemWrite              0      0.00%    100.00% # attempts to use FU when none available
system.cpu06.iq.fu_full::IprAccess                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu06.iq.fu_full::InstPrefetch               0      0.00%    100.00% # attempts to use FU when none available
system.cpu06.iq.int_alu_accesses             13465035                       # Number of integer alu accesses
system.cpu06.iq.int_inst_queue_reads         52217772                       # Number of integer instruction queue reads
system.cpu06.iq.int_inst_queue_wakeup_accesses     13457376                       # Number of integer instruction queue wakeup accesses
system.cpu06.iq.int_inst_queue_writes        13466502                       # Number of integer instruction queue writes
system.cpu06.iq.iqInstsAdded                 16604330                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu06.iq.iqInstsIssued                21392906                       # Number of instructions issued
system.cpu06.iq.iqNonSpecInstsAdded              1781                       # Number of non-speculative instructions added to the IQ
system.cpu06.iq.iqSquashedInstsExamined          6369                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu06.iq.iqSquashedInstsIssued             100                       # Number of squashed instructions issued
system.cpu06.iq.iqSquashedNonSpecRemoved           97                       # Number of squashed non-spec instructions that were removed
system.cpu06.iq.iqSquashedOperandsExamined         7427                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu06.iq.issued_per_cycle::samples     25288435                       # Number of insts issued each cycle
system.cpu06.iq.issued_per_cycle::mean       0.845956                       # Number of insts issued each cycle
system.cpu06.iq.issued_per_cycle::stdev      1.999234                       # Number of insts issued each cycle
system.cpu06.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu06.iq.issued_per_cycle::0          20186554     79.83%     79.83% # Number of insts issued each cycle
system.cpu06.iq.issued_per_cycle::1            752548      2.98%     82.80% # Number of insts issued each cycle
system.cpu06.iq.issued_per_cycle::2           1302176      5.15%     87.95% # Number of insts issued each cycle
system.cpu06.iq.issued_per_cycle::3            264734      1.05%     89.00% # Number of insts issued each cycle
system.cpu06.iq.issued_per_cycle::4            263564      1.04%     90.04% # Number of insts issued each cycle
system.cpu06.iq.issued_per_cycle::5            721170      2.85%     92.89% # Number of insts issued each cycle
system.cpu06.iq.issued_per_cycle::6            264363      1.05%     93.94% # Number of insts issued each cycle
system.cpu06.iq.issued_per_cycle::7           1271088      5.03%     98.96% # Number of insts issued each cycle
system.cpu06.iq.issued_per_cycle::8            262238      1.04%    100.00% # Number of insts issued each cycle
system.cpu06.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu06.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu06.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu06.iq.issued_per_cycle::total      25288435                       # Number of insts issued each cycle
system.cpu06.iq.rate                         0.845228                       # Inst issue rate
system.cpu06.iq.vec_alu_accesses                    0                       # Number of vector alu accesses
system.cpu06.iq.vec_inst_queue_reads                0                       # Number of vector instruction queue reads
system.cpu06.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu06.iq.vec_inst_queue_writes               0                       # Number of vector instruction queue writes
system.cpu06.itb.rdAccesses                         0                       # TLB accesses on read requests
system.cpu06.itb.rdMisses                           0                       # TLB misses on read requests
system.cpu06.itb.walker.pwrStateResidencyTicks::UNDEFINED 2842160590737                       # Cumulative time (in ticks) in various power states
system.cpu06.itb.wrAccesses                   1760367                       # TLB accesses on write requests
system.cpu06.itb.wrMisses                         527                       # TLB misses on write requests
system.cpu06.memDep0.conflictingLoads            6097                       # Number of conflicting loads.
system.cpu06.memDep0.conflictingStores           2321                       # Number of conflicting stores.
system.cpu06.memDep0.insertedLoads            1474935                       # Number of loads inserted to the mem dependence unit.
system.cpu06.memDep0.insertedStores              2656                       # Number of stores inserted to the mem dependence unit.
system.cpu06.misc_regfile_reads              10573311                       # number of misc regfile reads
system.cpu06.misc_regfile_writes                    1                       # number of misc regfile writes
system.cpu06.numCycles                       25310217                       # number of cpu cycles simulated
system.cpu06.numPwrStateTransitions                 5                       # Number of power state transitions
system.cpu06.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu06.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu06.pwrStateClkGateDist::samples            4                       # Distribution of time spent in the clock gated state
system.cpu06.pwrStateClkGateDist::mean   359634495926.250000                       # Distribution of time spent in the clock gated state
system.cpu06.pwrStateClkGateDist::stdev  600259788428.434814                       # Distribution of time spent in the clock gated state
system.cpu06.pwrStateClkGateDist::1000-5e+10            2     50.00%     50.00% # Distribution of time spent in the clock gated state
system.cpu06.pwrStateClkGateDist::1.5e+11-2e+11            1     25.00%     75.00% # Distribution of time spent in the clock gated state
system.cpu06.pwrStateClkGateDist::overflows            1     25.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu06.pwrStateClkGateDist::min_value     22456854                       # Distribution of time spent in the clock gated state
system.cpu06.pwrStateClkGateDist::max_value 1250843841729                       # Distribution of time spent in the clock gated state
system.cpu06.pwrStateClkGateDist::total             4                       # Distribution of time spent in the clock gated state
system.cpu06.pwrStateResidencyTicks::ON  1403622607032                       # Cumulative time (in ticks) in various power states
system.cpu06.pwrStateResidencyTicks::CLK_GATED 1438537983705                       # Cumulative time (in ticks) in various power states
system.cpu06.quiesceCycles                 8496972136                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu06.rename.BlockCycles              19690919                       # Number of cycles rename is blocking
system.cpu06.rename.CommittedMaps            20742300                       # Number of HB maps that are committed
system.cpu06.rename.IQFullEvents               991855                       # Number of times rename has blocked due to IQ full
system.cpu06.rename.IdleCycles                1504895                       # Number of cycles rename is idle
system.cpu06.rename.ROBFullEvents                  46                       # Number of times rename has blocked due to ROB full
system.cpu06.rename.RenameLookups            36852190                       # Number of register rename lookups that rename has made
system.cpu06.rename.RenamedInsts             16607156                       # Number of instructions processed by rename
system.cpu06.rename.RenamedOperands          20749937                       # Number of destination operands rename has renamed
system.cpu06.rename.RunCycles                 3031201                       # Number of cycles rename is running
system.cpu06.rename.SquashCycles                  667                       # Number of cycles rename is squashing
system.cpu06.rename.UnblockCycles             1058262                       # Number of cycles rename is unblocking
system.cpu06.rename.UndoneMaps                   7637                       # Number of HB maps that are undone due to squashing
system.cpu06.rename.fp_rename_lookups         5767563                       # Number of floating rename lookups
system.cpu06.rename.int_rename_lookups       14527341                       # Number of integer rename lookups
system.cpu06.rename.serializeStallCycles         2491                       # count of cycles rename stalled for serializing inst
system.cpu06.rename.serializingInsts               35                       # count of serializing insts renamed
system.cpu06.rename.skidInsts                 1921352                       # count of insts added to the skid buffer
system.cpu06.rename.tempSerializingInsts           35                       # count of temporary serializing insts renamed
system.cpu06.rob.rob_reads                   41758342                       # The number of ROB reads
system.cpu06.rob.rob_writes                  33213119                       # The number of ROB writes
system.cpu06.timesIdled                            64                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu07.apic_clk_domain.clock               5328                       # Clock period in ticks
system.cpu07.branchPred.BTBCorrect                  0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu07.branchPred.BTBHitPct            0.000000                       # BTB Hit Percentage
system.cpu07.branchPred.BTBHits                     0                       # Number of BTB hits
system.cpu07.branchPred.BTBLookups            1659594                       # Number of BTB lookups
system.cpu07.branchPred.RASInCorrect               41                       # Number of incorrect RAS predictions.
system.cpu07.branchPred.condIncorrect             244                       # Number of conditional branches incorrect
system.cpu07.branchPred.condPredicted         2122229                       # Number of conditional branches predicted
system.cpu07.branchPred.indirectHits          1191247                       # Number of indirect target hits.
system.cpu07.branchPred.indirectLookups       1659594                       # Number of indirect predictor lookups.
system.cpu07.branchPred.indirectMisses         468347                       # Number of indirect misses.
system.cpu07.branchPred.lookups               2122229                       # Number of BP lookups
system.cpu07.branchPred.usedRAS                   686                       # Number of times the RAS was used to get a target.
system.cpu07.branchPredindirectMispredicted          152                       # Number of mispredicted indirect branches.
system.cpu07.cc_regfile_reads                10602985                       # number of cc regfile reads
system.cpu07.cc_regfile_writes                7145046                       # number of cc regfile writes
system.cpu07.commit.amos                            0                       # Number of atomic instructions committed
system.cpu07.commit.branchMispredicts             959                       # The number of times a branch was mispredicted
system.cpu07.commit.branches                  2120454                       # Number of branches committed
system.cpu07.commit.bw_lim_events              135113                       # number cycles where commit BW limit reached
system.cpu07.commit.commitNonSpecStalls          1693                       # The number of times commit has been forced to stall to communicate backwards
system.cpu07.commit.commitSquashedInsts          9012                       # The number of squashed insts skipped by commit
system.cpu07.commit.committedInsts            9129272                       # Number of instructions committed
system.cpu07.commit.committedOps             16400970                       # Number of ops (including micro ops) committed
system.cpu07.commit.committed_per_cycle::samples     25289024                       # Number of insts commited each cycle
system.cpu07.commit.committed_per_cycle::mean     0.648541                       # Number of insts commited each cycle
system.cpu07.commit.committed_per_cycle::stdev     1.592825                       # Number of insts commited each cycle
system.cpu07.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu07.commit.committed_per_cycle::0     20506563     81.09%     81.09% # Number of insts commited each cycle
system.cpu07.commit.committed_per_cycle::1      1273729      5.04%     86.13% # Number of insts commited each cycle
system.cpu07.commit.committed_per_cycle::2          711      0.00%     86.13% # Number of insts commited each cycle
system.cpu07.commit.committed_per_cycle::3      1466165      5.80%     91.93% # Number of insts commited each cycle
system.cpu07.commit.committed_per_cycle::4       929508      3.68%     95.60% # Number of insts commited each cycle
system.cpu07.commit.committed_per_cycle::5       390331      1.54%     97.14% # Number of insts commited each cycle
system.cpu07.commit.committed_per_cycle::6       131595      0.52%     97.67% # Number of insts commited each cycle
system.cpu07.commit.committed_per_cycle::7       455309      1.80%     99.47% # Number of insts commited each cycle
system.cpu07.commit.committed_per_cycle::8       135113      0.53%    100.00% # Number of insts commited each cycle
system.cpu07.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu07.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu07.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu07.commit.committed_per_cycle::total     25289024                       # Number of insts commited each cycle
system.cpu07.commit.fp_insts                  3145787                       # Number of committed floating point instructions.
system.cpu07.commit.function_calls                591                       # Number of function calls committed.
system.cpu07.commit.int_insts                12851221                       # Number of committed integer instructions.
system.cpu07.commit.loads                     1457713                       # Number of loads committed
system.cpu07.commit.membars                      1126                       # Number of memory barriers committed
system.cpu07.commit.op_class_0::No_OpClass          562      0.00%      0.00% # Class of committed instruction
system.cpu07.commit.op_class_0::IntAlu       12843159     78.31%     78.31% # Class of committed instruction
system.cpu07.commit.op_class_0::IntMult             1      0.00%     78.31% # Class of committed instruction
system.cpu07.commit.op_class_0::IntDiv              7      0.00%     78.31% # Class of committed instruction
system.cpu07.commit.op_class_0::FloatAdd            1      0.00%     78.31% # Class of committed instruction
system.cpu07.commit.op_class_0::FloatCmp            0      0.00%     78.31% # Class of committed instruction
system.cpu07.commit.op_class_0::FloatCvt            0      0.00%     78.31% # Class of committed instruction
system.cpu07.commit.op_class_0::FloatMult            0      0.00%     78.31% # Class of committed instruction
system.cpu07.commit.op_class_0::FloatMultAcc            0      0.00%     78.31% # Class of committed instruction
system.cpu07.commit.op_class_0::FloatDiv            0      0.00%     78.31% # Class of committed instruction
system.cpu07.commit.op_class_0::FloatMisc            0      0.00%     78.31% # Class of committed instruction
system.cpu07.commit.op_class_0::FloatSqrt            0      0.00%     78.31% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdAdd             0      0.00%     78.31% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdAddAcc            0      0.00%     78.31% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdAlu       1572878      9.59%     87.90% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdCmp             0      0.00%     87.90% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdCvt        524292      3.20%     91.10% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdMisc            4      0.00%     91.10% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdMult            0      0.00%     91.10% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdMultAcc            0      0.00%     91.10% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdShift            6      0.00%     91.10% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdShiftAcc            0      0.00%     91.10% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdDiv             0      0.00%     91.10% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdSqrt            0      0.00%     91.10% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdFloatAdd            0      0.00%     91.10% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdFloatAlu            0      0.00%     91.10% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdFloatCmp            0      0.00%     91.10% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdFloatCvt            0      0.00%     91.10% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdFloatDiv            0      0.00%     91.10% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdFloatMisc            0      0.00%     91.10% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdFloatMult            0      0.00%     91.10% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdFloatMultAcc            0      0.00%     91.10% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdFloatSqrt            0      0.00%     91.10% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdReduceAdd            0      0.00%     91.10% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdReduceAlu            0      0.00%     91.10% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdReduceCmp            0      0.00%     91.10% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     91.10% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     91.10% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdAes             0      0.00%     91.10% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdAesMix            0      0.00%     91.10% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdSha1Hash            0      0.00%     91.10% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdSha1Hash2            0      0.00%     91.10% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdSha256Hash            0      0.00%     91.10% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdSha256Hash2            0      0.00%     91.10% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdShaSigma2            0      0.00%     91.10% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdShaSigma3            0      0.00%     91.10% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdPredAlu            0      0.00%     91.10% # Class of committed instruction
system.cpu07.commit.op_class_0::MemRead        933416      5.69%     96.79% # Class of committed instruction
system.cpu07.commit.op_class_0::MemWrite         2339      0.01%     96.80% # Class of committed instruction
system.cpu07.commit.op_class_0::FloatMemRead       524297      3.20%    100.00% # Class of committed instruction
system.cpu07.commit.op_class_0::FloatMemWrite            8      0.00%    100.00% # Class of committed instruction
system.cpu07.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu07.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu07.commit.op_class_0::total        16400970                       # Class of committed instruction
system.cpu07.commit.refs                      1460060                       # Number of memory references committed
system.cpu07.commit.swp_count                       0                       # Number of s/w prefetches committed
system.cpu07.commit.vec_insts                       0                       # Number of committed Vector instructions.
system.cpu07.committedInsts                   9129272                       # Number of Instructions Simulated
system.cpu07.committedOps                    16400970                       # Number of Ops (including micro ops) Simulated
system.cpu07.cpi                             2.771764                       # CPI: Cycles Per Instruction
system.cpu07.cpi_total                       2.771764                       # CPI: Total CPI of All Threads
system.cpu07.decode.BlockedCycles            20827288                       # Number of cycles decode is blocked
system.cpu07.decode.DecodedInsts             16413314                       # Number of instructions handled by decode
system.cpu07.decode.IdleCycles                1345282                       # Number of cycles decode is idle
system.cpu07.decode.RunCycles                 2720656                       # Number of cycles decode is running
system.cpu07.decode.SquashCycles                  967                       # Number of cycles decode is squashing
system.cpu07.decode.UnblockCycles              396822                       # Number of cycles decode is unblocking
system.cpu07.dtb.rdAccesses                   1458244                       # TLB accesses on read requests
system.cpu07.dtb.rdMisses                        1616                       # TLB misses on read requests
system.cpu07.dtb.walker.pwrStateResidencyTicks::UNDEFINED 2842160590737                       # Cumulative time (in ticks) in various power states
system.cpu07.dtb.wrAccesses                      2534                       # TLB accesses on write requests
system.cpu07.dtb.wrMisses                           6                       # TLB misses on write requests
system.cpu07.fetch.Branches                   2122229                       # Number of branches that fetch encountered
system.cpu07.fetch.CacheLines                 1732011                       # Number of cache lines fetched
system.cpu07.fetch.Cycles                    23547670                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu07.fetch.IcacheSquashes                  66                       # Number of outstanding Icache misses that were squashed
system.cpu07.fetch.IcacheWaitRetryStallCycles          548                       # Number of stall cycles due to full MSHR
system.cpu07.fetch.Insts                      9137476                       # Number of instructions fetch has processed
system.cpu07.fetch.MiscStallCycles               2556                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu07.fetch.PendingTrapStallCycles         5074                       # Number of stall cycles due to pending traps
system.cpu07.fetch.SquashCycles                  1934                       # Number of cycles fetch has spent squashing
system.cpu07.fetch.branchRate                0.083869                       # Number of branch fetches per cycle
system.cpu07.fetch.icacheStallCycles          1734200                       # Number of cycles fetch is stalled on an Icache miss
system.cpu07.fetch.predictedBranches          1191933                       # Number of branches that fetch has predicted taken
system.cpu07.fetch.rate                      0.361105                       # Number of inst fetches per cycle
system.cpu07.fetch.rateDist::samples         25291015                       # Number of instructions fetched each cycle (Total)
system.cpu07.fetch.rateDist::mean            0.649074                       # Number of instructions fetched each cycle (Total)
system.cpu07.fetch.rateDist::stdev           1.936292                       # Number of instructions fetched each cycle (Total)
system.cpu07.fetch.rateDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu07.fetch.rateDist::0               21974064     86.88%     86.88% # Number of instructions fetched each cycle (Total)
system.cpu07.fetch.rateDist::1                 602954      2.38%     89.27% # Number of instructions fetched each cycle (Total)
system.cpu07.fetch.rateDist::2                    893      0.00%     89.27% # Number of instructions fetched each cycle (Total)
system.cpu07.fetch.rateDist::3                 668746      2.64%     91.92% # Number of instructions fetched each cycle (Total)
system.cpu07.fetch.rateDist::4                 389813      1.54%     93.46% # Number of instructions fetched each cycle (Total)
system.cpu07.fetch.rateDist::5                 264261      1.04%     94.50% # Number of instructions fetched each cycle (Total)
system.cpu07.fetch.rateDist::6                    490      0.00%     94.50% # Number of instructions fetched each cycle (Total)
system.cpu07.fetch.rateDist::7                 197099      0.78%     95.28% # Number of instructions fetched each cycle (Total)
system.cpu07.fetch.rateDist::8                1192695      4.72%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu07.fetch.rateDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu07.fetch.rateDist::min_value              0                       # Number of instructions fetched each cycle (Total)
system.cpu07.fetch.rateDist::max_value              8                       # Number of instructions fetched each cycle (Total)
system.cpu07.fetch.rateDist::total           25291015                       # Number of instructions fetched each cycle (Total)
system.cpu07.fp_regfile_reads                 5767268                       # number of floating regfile reads
system.cpu07.fp_regfile_writes                3145857                       # number of floating regfile writes
system.cpu07.idleCycles                         13174                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu07.iew.branchMispredicts               1060                       # Number of branch mispredicts detected at execute
system.cpu07.iew.exec_branches                2120907                       # Number of branches executed
system.cpu07.iew.exec_nop                           0                       # number of nop insts executed
system.cpu07.iew.exec_rate                   0.845399                       # Inst execution rate
system.cpu07.iew.exec_refs                    6446024                       # number of memory reference insts executed
system.cpu07.iew.exec_stores                     2534                       # Number of stores executed
system.cpu07.iew.exec_swp                           0                       # number of swp insts executed
system.cpu07.iew.iewBlockCycles              19625599                       # Number of cycles IEW is blocking
system.cpu07.iew.iewDispLoadInsts             1458802                       # Number of dispatched load instructions
system.cpu07.iew.iewDispNonSpecInsts              637                       # Number of dispatched non-speculative instructions
system.cpu07.iew.iewDispSquashedInsts              18                       # Number of squashed instructions skipped by dispatch
system.cpu07.iew.iewDispStoreInsts               2893                       # Number of dispatched store instructions
system.cpu07.iew.iewDispatchedInsts          16410451                       # Number of instructions dispatched to IQ
system.cpu07.iew.iewExecLoadInsts             6443490                       # Number of load instructions executed
system.cpu07.iew.iewExecSquashedInsts             534                       # Number of squashed instructions skipped in execute
system.cpu07.iew.iewExecutedInsts            21392125                       # Number of executed instructions
system.cpu07.iew.iewIQFullEvents                  597                       # Number of times the IQ has become full, causing a stall
system.cpu07.iew.iewIdleCycles                      0                       # Number of cycles IEW is idle
system.cpu07.iew.iewLSQFullEvents                   0                       # Number of times the LSQ has become full, causing a stall
system.cpu07.iew.iewSquashCycles                  967                       # Number of cycles IEW is squashing
system.cpu07.iew.iewUnblockCycles               67073                       # Number of cycles IEW is unblocking
system.cpu07.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu07.iew.lsq.thread0.cacheBlocked      1050602                       # Number of times an access to memory failed due to the cache being blocked
system.cpu07.iew.lsq.thread0.forwLoads           1111                       # Number of loads that had data forwarded from stores
system.cpu07.iew.lsq.thread0.ignoredResponses            1                       # Number of memory responses ignored because the instruction is squashed
system.cpu07.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu07.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu07.iew.lsq.thread0.memOrderViolation            1                       # Number of memory ordering violations
system.cpu07.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu07.iew.lsq.thread0.squashedLoads         1089                       # Number of loads squashed
system.cpu07.iew.lsq.thread0.squashedStores          546                       # Number of stores squashed
system.cpu07.iew.memOrderViolationEvents            1                       # Number of memory order violations
system.cpu07.iew.predictedNotTakenIncorrect          987                       # Number of branches that were predicted not taken incorrectly
system.cpu07.iew.predictedTakenIncorrect           73                       # Number of branches that were predicted taken incorrectly
system.cpu07.iew.wb_consumers                17843753                       # num instructions consuming a value
system.cpu07.iew.wb_count                    16405869                       # cumulative count of insts written-back
system.cpu07.iew.wb_fanout                   0.722379                       # average fanout of values written-back
system.cpu07.iew.wb_producers                12889954                       # num instructions producing a value
system.cpu07.iew.wb_rate                     0.648346                       # insts written-back per cycle
system.cpu07.iew.wb_sent                     16406652                       # cumulative count of insts sent to commit
system.cpu07.int_regfile_reads               24295049                       # number of integer regfile reads
system.cpu07.int_regfile_writes              10208107                       # number of integer regfile writes
system.cpu07.interrupts.pwrStateResidencyTicks::UNDEFINED 2842160590737                       # Cumulative time (in ticks) in various power states
system.cpu07.ipc                             0.360781                       # IPC: Instructions Per Cycle
system.cpu07.ipc_total                       0.360781                       # IPC: Total IPC of All Threads
system.cpu07.iq.FU_type_0::No_OpClass            1479      0.01%      0.01% # Type of FU issued
system.cpu07.iq.FU_type_0::IntAlu            12847812     60.06%     60.06% # Type of FU issued
system.cpu07.iq.FU_type_0::IntMult                  3      0.00%     60.06% # Type of FU issued
system.cpu07.iq.FU_type_0::IntDiv                   7      0.00%     60.06% # Type of FU issued
system.cpu07.iq.FU_type_0::FloatAdd                23      0.00%     60.06% # Type of FU issued
system.cpu07.iq.FU_type_0::FloatCmp                 0      0.00%     60.06% # Type of FU issued
system.cpu07.iq.FU_type_0::FloatCvt                 0      0.00%     60.06% # Type of FU issued
system.cpu07.iq.FU_type_0::FloatMult                0      0.00%     60.06% # Type of FU issued
system.cpu07.iq.FU_type_0::FloatMultAcc             0      0.00%     60.06% # Type of FU issued
system.cpu07.iq.FU_type_0::FloatDiv                 0      0.00%     60.06% # Type of FU issued
system.cpu07.iq.FU_type_0::FloatMisc                0      0.00%     60.06% # Type of FU issued
system.cpu07.iq.FU_type_0::FloatSqrt                0      0.00%     60.06% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdAdd                  0      0.00%     60.06% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdAddAcc               0      0.00%     60.06% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdAlu            1572878      7.35%     67.42% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdCmp                  0      0.00%     67.42% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdCvt             524292      2.45%     69.87% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdMisc                 4      0.00%     69.87% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdMult                 0      0.00%     69.87% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdMultAcc              0      0.00%     69.87% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdShift                8      0.00%     69.87% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdShiftAcc             0      0.00%     69.87% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdDiv                  0      0.00%     69.87% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdSqrt                 0      0.00%     69.87% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdFloatAdd             0      0.00%     69.87% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdFloatAlu             0      0.00%     69.87% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdFloatCmp             0      0.00%     69.87% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdFloatCvt             0      0.00%     69.87% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdFloatDiv             0      0.00%     69.87% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdFloatMisc            0      0.00%     69.87% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdFloatMult            0      0.00%     69.87% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     69.87% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdFloatSqrt            0      0.00%     69.87% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdReduceAdd            0      0.00%     69.87% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdReduceAlu            0      0.00%     69.87% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdReduceCmp            0      0.00%     69.87% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     69.87% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     69.87% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdAes                  0      0.00%     69.87% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdAesMix               0      0.00%     69.87% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdSha1Hash             0      0.00%     69.87% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdSha1Hash2            0      0.00%     69.87% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdSha256Hash            0      0.00%     69.87% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdSha256Hash2            0      0.00%     69.87% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdShaSigma2            0      0.00%     69.87% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdShaSigma3            0      0.00%     69.87% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdPredAlu              0      0.00%     69.87% # Type of FU issued
system.cpu07.iq.FU_type_0::MemRead             938572      4.39%     74.25% # Type of FU issued
system.cpu07.iq.FU_type_0::MemWrite              2562      0.01%     74.27% # Type of FU issued
system.cpu07.iq.FU_type_0::FloatMemRead       5505011     25.73%    100.00% # Type of FU issued
system.cpu07.iq.FU_type_0::FloatMemWrite            8      0.00%    100.00% # Type of FU issued
system.cpu07.iq.FU_type_0::IprAccess                0      0.00%    100.00% # Type of FU issued
system.cpu07.iq.FU_type_0::InstPrefetch             0      0.00%    100.00% # Type of FU issued
system.cpu07.iq.FU_type_0::total             21392659                       # Type of FU issued
system.cpu07.iq.fp_alu_accesses               8912962                       # Number of floating point alu accesses
system.cpu07.iq.fp_inst_queue_reads          17039493                       # Number of floating instruction queue reads
system.cpu07.iq.fp_inst_queue_wakeup_accesses      3145811                       # Number of floating instruction queue wakeup accesses
system.cpu07.iq.fp_inst_queue_writes          3145979                       # Number of floating instruction queue writes
system.cpu07.iq.fu_busy_cnt                    790026                       # FU busy when requested
system.cpu07.iq.fu_busy_rate                 0.036930                       # FU busy rate (busy events/executed inst)
system.cpu07.iq.fu_full::No_OpClass                 0      0.00%      0.00% # attempts to use FU when none available
system.cpu07.iq.fu_full::IntAlu                  2284      0.29%      0.29% # attempts to use FU when none available
system.cpu07.iq.fu_full::IntMult                    0      0.00%      0.29% # attempts to use FU when none available
system.cpu07.iq.fu_full::IntDiv                     0      0.00%      0.29% # attempts to use FU when none available
system.cpu07.iq.fu_full::FloatAdd                   0      0.00%      0.29% # attempts to use FU when none available
system.cpu07.iq.fu_full::FloatCmp                   0      0.00%      0.29% # attempts to use FU when none available
system.cpu07.iq.fu_full::FloatCvt                   0      0.00%      0.29% # attempts to use FU when none available
system.cpu07.iq.fu_full::FloatMult                  0      0.00%      0.29% # attempts to use FU when none available
system.cpu07.iq.fu_full::FloatMultAcc               0      0.00%      0.29% # attempts to use FU when none available
system.cpu07.iq.fu_full::FloatDiv                   0      0.00%      0.29% # attempts to use FU when none available
system.cpu07.iq.fu_full::FloatMisc                  0      0.00%      0.29% # attempts to use FU when none available
system.cpu07.iq.fu_full::FloatSqrt                  0      0.00%      0.29% # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdAdd                    0      0.00%      0.29% # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdAddAcc                 0      0.00%      0.29% # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdAlu                    0      0.00%      0.29% # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdCmp                    0      0.00%      0.29% # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdCvt                    0      0.00%      0.29% # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdMisc                   0      0.00%      0.29% # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdMult                   0      0.00%      0.29% # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdMultAcc                0      0.00%      0.29% # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdShift                  0      0.00%      0.29% # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdShiftAcc               0      0.00%      0.29% # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdDiv                    0      0.00%      0.29% # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdSqrt                   0      0.00%      0.29% # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdFloatAdd               0      0.00%      0.29% # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdFloatAlu               0      0.00%      0.29% # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdFloatCmp               0      0.00%      0.29% # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdFloatCvt               0      0.00%      0.29% # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdFloatDiv               0      0.00%      0.29% # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdFloatMisc              0      0.00%      0.29% # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdFloatMult              0      0.00%      0.29% # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdFloatMultAcc            0      0.00%      0.29% # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdFloatSqrt              0      0.00%      0.29% # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdReduceAdd              0      0.00%      0.29% # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdReduceAlu              0      0.00%      0.29% # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdReduceCmp              0      0.00%      0.29% # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdFloatReduceAdd            0      0.00%      0.29% # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdFloatReduceCmp            0      0.00%      0.29% # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdAes                    0      0.00%      0.29% # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdAesMix                 0      0.00%      0.29% # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdSha1Hash               0      0.00%      0.29% # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdSha1Hash2              0      0.00%      0.29% # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdSha256Hash             0      0.00%      0.29% # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdSha256Hash2            0      0.00%      0.29% # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdShaSigma2              0      0.00%      0.29% # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdShaSigma3              0      0.00%      0.29% # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdPredAlu                0      0.00%      0.29% # attempts to use FU when none available
system.cpu07.iq.fu_full::MemRead                  749      0.09%      0.38% # attempts to use FU when none available
system.cpu07.iq.fu_full::MemWrite                 560      0.07%      0.45% # attempts to use FU when none available
system.cpu07.iq.fu_full::FloatMemRead          786433     99.55%    100.00% # attempts to use FU when none available
system.cpu07.iq.fu_full::FloatMemWrite              0      0.00%    100.00% # attempts to use FU when none available
system.cpu07.iq.fu_full::IprAccess                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu07.iq.fu_full::InstPrefetch               0      0.00%    100.00% # attempts to use FU when none available
system.cpu07.iq.int_alu_accesses             13268244                       # Number of integer alu accesses
system.cpu07.iq.int_inst_queue_reads         51827022                       # Number of integer instruction queue reads
system.cpu07.iq.int_inst_queue_wakeup_accesses     13260058                       # Number of integer instruction queue wakeup accesses
system.cpu07.iq.int_inst_queue_writes        13273953                       # Number of integer instruction queue writes
system.cpu07.iq.iqInstsAdded                 16408604                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu07.iq.iqInstsIssued                21392659                       # Number of instructions issued
system.cpu07.iq.iqNonSpecInstsAdded              1847                       # Number of non-speculative instructions added to the IQ
system.cpu07.iq.iqSquashedInstsExamined          9480                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu07.iq.iqSquashedInstsIssued             156                       # Number of squashed instructions issued
system.cpu07.iq.iqSquashedNonSpecRemoved          154                       # Number of squashed non-spec instructions that were removed
system.cpu07.iq.iqSquashedOperandsExamined        12026                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu07.iq.issued_per_cycle::samples     25291015                       # Number of insts issued each cycle
system.cpu07.iq.issued_per_cycle::mean       0.845860                       # Number of insts issued each cycle
system.cpu07.iq.issued_per_cycle::stdev      1.992565                       # Number of insts issued each cycle
system.cpu07.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu07.iq.issued_per_cycle::0          20118541     79.55%     79.55% # Number of insts issued each cycle
system.cpu07.iq.issued_per_cycle::1            869946      3.44%     82.99% # Number of insts issued each cycle
system.cpu07.iq.issued_per_cycle::2           1274153      5.04%     88.03% # Number of insts issued each cycle
system.cpu07.iq.issued_per_cycle::3            133805      0.53%     88.55% # Number of insts issued each cycle
system.cpu07.iq.issued_per_cycle::4            460215      1.82%     90.37% # Number of insts issued each cycle
system.cpu07.iq.issued_per_cycle::5            587471      2.32%     92.70% # Number of insts issued each cycle
system.cpu07.iq.issued_per_cycle::6            395648      1.56%     94.26% # Number of insts issued each cycle
system.cpu07.iq.issued_per_cycle::7           1188999      4.70%     98.96% # Number of insts issued each cycle
system.cpu07.iq.issued_per_cycle::8            262237      1.04%    100.00% # Number of insts issued each cycle
system.cpu07.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu07.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu07.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu07.iq.issued_per_cycle::total      25291015                       # Number of insts issued each cycle
system.cpu07.iq.rate                         0.845420                       # Inst issue rate
system.cpu07.iq.vec_alu_accesses                    0                       # Number of vector alu accesses
system.cpu07.iq.vec_inst_queue_reads                0                       # Number of vector instruction queue reads
system.cpu07.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu07.iq.vec_inst_queue_writes               0                       # Number of vector instruction queue writes
system.cpu07.itb.rdAccesses                         0                       # TLB accesses on read requests
system.cpu07.itb.rdMisses                           0                       # TLB misses on read requests
system.cpu07.itb.walker.pwrStateResidencyTicks::UNDEFINED 2842160590737                       # Cumulative time (in ticks) in various power states
system.cpu07.itb.wrAccesses                   1732768                       # TLB accesses on write requests
system.cpu07.itb.wrMisses                         771                       # TLB misses on write requests
system.cpu07.memDep0.conflictingLoads            6236                       # Number of conflicting loads.
system.cpu07.memDep0.conflictingStores           2500                       # Number of conflicting stores.
system.cpu07.memDep0.insertedLoads            1458802                       # Number of loads inserted to the mem dependence unit.
system.cpu07.memDep0.insertedStores              2893                       # Number of stores inserted to the mem dependence unit.
system.cpu07.misc_regfile_reads              10687700                       # number of misc regfile reads
system.cpu07.misc_regfile_writes                    1                       # number of misc regfile writes
system.cpu07.numCycles                       25304189                       # number of cpu cycles simulated
system.cpu07.numPwrStateTransitions                 5                       # Number of power state transitions
system.cpu07.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu07.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu07.pwrStateClkGateDist::samples            4                       # Distribution of time spent in the clock gated state
system.cpu07.pwrStateClkGateDist::mean   359634548207.250000                       # Distribution of time spent in the clock gated state
system.cpu07.pwrStateClkGateDist::stdev  600259723049.676636                       # Distribution of time spent in the clock gated state
system.cpu07.pwrStateClkGateDist::1000-5e+10            2     50.00%     50.00% # Distribution of time spent in the clock gated state
system.cpu07.pwrStateClkGateDist::1.5e+11-2e+11            1     25.00%     75.00% # Distribution of time spent in the clock gated state
system.cpu07.pwrStateClkGateDist::overflows            1     25.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu07.pwrStateClkGateDist::min_value     22456854                       # Distribution of time spent in the clock gated state
system.cpu07.pwrStateClkGateDist::max_value 1250843739498                       # Distribution of time spent in the clock gated state
system.cpu07.pwrStateClkGateDist::total             4                       # Distribution of time spent in the clock gated state
system.cpu07.pwrStateResidencyTicks::ON  1403622397908                       # Cumulative time (in ticks) in various power states
system.cpu07.pwrStateResidencyTicks::CLK_GATED 1438538192829                       # Cumulative time (in ticks) in various power states
system.cpu07.quiesceCycles                 8496978637                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu07.rename.BlockCycles              20029574                       # Number of cycles rename is blocking
system.cpu07.rename.CommittedMaps            20493685                       # Number of HB maps that are committed
system.cpu07.rename.IQFullEvents               729849                       # Number of times rename has blocked due to IQ full
system.cpu07.rename.IdleCycles                1477779                       # Number of cycles rename is idle
system.cpu07.rename.ROBFullEvents                  46                       # Number of times rename has blocked due to ROB full
system.cpu07.rename.RenameLookups            36412607                       # Number of register rename lookups that rename has made
system.cpu07.rename.RenamedInsts             16412085                       # Number of instructions processed by rename
system.cpu07.rename.RenamedOperands          20505040                       # Number of destination operands rename has renamed
system.cpu07.rename.RunCycles                 2919142                       # Number of cycles rename is running
system.cpu07.rename.SquashCycles                  967                       # Number of cycles rename is squashing
system.cpu07.rename.UnblockCycles              861800                       # Number of cycles rename is unblocking
system.cpu07.rename.UndoneMaps                  11355                       # Number of HB maps that are undone due to squashing
system.cpu07.rename.fp_rename_lookups         5767563                       # Number of floating rename lookups
system.cpu07.rename.int_rename_lookups       14333381                       # Number of integer rename lookups
system.cpu07.rename.serializeStallCycles         1753                       # count of cycles rename stalled for serializing inst
system.cpu07.rename.serializingInsts               35                       # count of serializing insts renamed
system.cpu07.rename.skidInsts                 1987252                       # count of insts added to the skid buffer
system.cpu07.rename.tempSerializingInsts           35                       # count of temporary serializing insts renamed
system.cpu07.rob.rob_reads                   41563815                       # The number of ROB reads
system.cpu07.rob.rob_writes                  32821956                       # The number of ROB writes
system.cpu07.timesIdled                            58                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu08.apic_clk_domain.clock               5328                       # Clock period in ticks
system.cpu08.branchPred.BTBCorrect                  0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu08.branchPred.BTBHitPct            0.000000                       # BTB Hit Percentage
system.cpu08.branchPred.BTBHits                     0                       # Number of BTB hits
system.cpu08.branchPred.BTBLookups            1683253                       # Number of BTB lookups
system.cpu08.branchPred.RASInCorrect               39                       # Number of incorrect RAS predictions.
system.cpu08.branchPred.condIncorrect             238                       # Number of conditional branches incorrect
system.cpu08.branchPred.condPredicted         2142880                       # Number of conditional branches predicted
system.cpu08.branchPred.indirectHits          1201608                       # Number of indirect target hits.
system.cpu08.branchPred.indirectLookups       1683253                       # Number of indirect predictor lookups.
system.cpu08.branchPred.indirectMisses         481645                       # Number of indirect misses.
system.cpu08.branchPred.lookups               2142880                       # Number of BP lookups
system.cpu08.branchPred.usedRAS                   672                       # Number of times the RAS was used to get a target.
system.cpu08.branchPredindirectMispredicted          145                       # Number of mispredicted indirect branches.
system.cpu08.cc_regfile_reads                10706165                       # number of cc regfile reads
system.cpu08.cc_regfile_writes                7206972                       # number of cc regfile writes
system.cpu08.commit.amos                            0                       # Number of atomic instructions committed
system.cpu08.commit.branchMispredicts             906                       # The number of times a branch was mispredicted
system.cpu08.commit.branches                  2141037                       # Number of branches committed
system.cpu08.commit.bw_lim_events              135385                       # number cycles where commit BW limit reached
system.cpu08.commit.commitNonSpecStalls          1693                       # The number of times commit has been forced to stall to communicate backwards
system.cpu08.commit.commitSquashedInsts          8915                       # The number of squashed insts skipped by commit
system.cpu08.commit.committedInsts            9201302                       # Number of instructions committed
system.cpu08.commit.committedOps             16524784                       # Number of ops (including micro ops) committed
system.cpu08.commit.committed_per_cycle::samples     25274003                       # Number of insts commited each cycle
system.cpu08.commit.committed_per_cycle::mean     0.653825                       # Number of insts commited each cycle
system.cpu08.commit.committed_per_cycle::stdev     1.594502                       # Number of insts commited each cycle
system.cpu08.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu08.commit.committed_per_cycle::0     20431324     80.84%     80.84% # Number of insts commited each cycle
system.cpu08.commit.committed_per_cycle::1      1300160      5.14%     85.98% # Number of insts commited each cycle
system.cpu08.commit.committed_per_cycle::2          709      0.00%     85.99% # Number of insts commited each cycle
system.cpu08.commit.committed_per_cycle::3      1492635      5.91%     91.89% # Number of insts commited each cycle
system.cpu08.commit.committed_per_cycle::4       942745      3.73%     95.62% # Number of insts commited each cycle
system.cpu08.commit.committed_per_cycle::5       387187      1.53%     97.15% # Number of insts commited each cycle
system.cpu08.commit.committed_per_cycle::6       131700      0.52%     97.68% # Number of insts commited each cycle
system.cpu08.commit.committed_per_cycle::7       452158      1.79%     99.46% # Number of insts commited each cycle
system.cpu08.commit.committed_per_cycle::8       135385      0.54%    100.00% # Number of insts commited each cycle
system.cpu08.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu08.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu08.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu08.commit.committed_per_cycle::total     25274003                       # Number of insts commited each cycle
system.cpu08.commit.fp_insts                  3145787                       # Number of committed floating point instructions.
system.cpu08.commit.function_calls                588                       # Number of function calls committed.
system.cpu08.commit.int_insts                12964740                       # Number of committed integer instructions.
system.cpu08.commit.loads                     1467995                       # Number of loads committed
system.cpu08.commit.membars                      1126                       # Number of memory barriers committed
system.cpu08.commit.op_class_0::No_OpClass          561      0.00%      0.00% # Class of committed instruction
system.cpu08.commit.op_class_0::IntAlu       12956698     78.41%     78.41% # Class of committed instruction
system.cpu08.commit.op_class_0::IntMult             1      0.00%     78.41% # Class of committed instruction
system.cpu08.commit.op_class_0::IntDiv              7      0.00%     78.41% # Class of committed instruction
system.cpu08.commit.op_class_0::FloatAdd            1      0.00%     78.41% # Class of committed instruction
system.cpu08.commit.op_class_0::FloatCmp            0      0.00%     78.41% # Class of committed instruction
system.cpu08.commit.op_class_0::FloatCvt            0      0.00%     78.41% # Class of committed instruction
system.cpu08.commit.op_class_0::FloatMult            0      0.00%     78.41% # Class of committed instruction
system.cpu08.commit.op_class_0::FloatMultAcc            0      0.00%     78.41% # Class of committed instruction
system.cpu08.commit.op_class_0::FloatDiv            0      0.00%     78.41% # Class of committed instruction
system.cpu08.commit.op_class_0::FloatMisc            0      0.00%     78.41% # Class of committed instruction
system.cpu08.commit.op_class_0::FloatSqrt            0      0.00%     78.41% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdAdd             0      0.00%     78.41% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdAddAcc            0      0.00%     78.41% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdAlu       1572878      9.52%     87.93% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdCmp             0      0.00%     87.93% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdCvt        524292      3.17%     91.10% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdMisc            4      0.00%     91.10% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdMult            0      0.00%     91.10% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdMultAcc            0      0.00%     91.10% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdShift            6      0.00%     91.10% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdShiftAcc            0      0.00%     91.10% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdDiv             0      0.00%     91.10% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdSqrt            0      0.00%     91.10% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdFloatAdd            0      0.00%     91.10% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdFloatAlu            0      0.00%     91.10% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdFloatCmp            0      0.00%     91.10% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdFloatCvt            0      0.00%     91.10% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdFloatDiv            0      0.00%     91.10% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdFloatMisc            0      0.00%     91.10% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdFloatMult            0      0.00%     91.10% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdFloatMultAcc            0      0.00%     91.10% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdFloatSqrt            0      0.00%     91.10% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdReduceAdd            0      0.00%     91.10% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdReduceAlu            0      0.00%     91.10% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdReduceCmp            0      0.00%     91.10% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     91.10% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     91.10% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdAes             0      0.00%     91.10% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdAesMix            0      0.00%     91.10% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdSha1Hash            0      0.00%     91.10% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdSha1Hash2            0      0.00%     91.10% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdSha256Hash            0      0.00%     91.10% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdSha256Hash2            0      0.00%     91.10% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdShaSigma2            0      0.00%     91.10% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdShaSigma3            0      0.00%     91.10% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdPredAlu            0      0.00%     91.10% # Class of committed instruction
system.cpu08.commit.op_class_0::MemRead        943698      5.71%     96.81% # Class of committed instruction
system.cpu08.commit.op_class_0::MemWrite         2333      0.01%     96.83% # Class of committed instruction
system.cpu08.commit.op_class_0::FloatMemRead       524297      3.17%    100.00% # Class of committed instruction
system.cpu08.commit.op_class_0::FloatMemWrite            8      0.00%    100.00% # Class of committed instruction
system.cpu08.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu08.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu08.commit.op_class_0::total        16524784                       # Class of committed instruction
system.cpu08.commit.refs                      1470336                       # Number of memory references committed
system.cpu08.commit.swp_count                       0                       # Number of s/w prefetches committed
system.cpu08.commit.vec_insts                       0                       # Number of committed Vector instructions.
system.cpu08.committedInsts                   9201302                       # Number of Instructions Simulated
system.cpu08.committedOps                    16524784                       # Number of Ops (including micro ops) Simulated
system.cpu08.cpi                             2.749468                       # CPI: Cycles Per Instruction
system.cpu08.cpi_total                       2.749468                       # CPI: Total CPI of All Threads
system.cpu08.decode.BlockedCycles            20751687                       # Number of cycles decode is blocked
system.cpu08.decode.DecodedInsts             16537193                       # Number of instructions handled by decode
system.cpu08.decode.IdleCycles                1372095                       # Number of cycles decode is idle
system.cpu08.decode.RunCycles                 2885468                       # Number of cycles decode is running
system.cpu08.decode.SquashCycles                  917                       # Number of cycles decode is squashing
system.cpu08.decode.UnblockCycles              265767                       # Number of cycles decode is unblocking
system.cpu08.dtb.rdAccesses                   1468550                       # TLB accesses on read requests
system.cpu08.dtb.rdMisses                        1626                       # TLB misses on read requests
system.cpu08.dtb.walker.pwrStateResidencyTicks::UNDEFINED 2842160590737                       # Cumulative time (in ticks) in various power states
system.cpu08.dtb.wrAccesses                      2496                       # TLB accesses on write requests
system.cpu08.dtb.wrMisses                           6                       # TLB misses on write requests
system.cpu08.fetch.Branches                   2142880                       # Number of branches that fetch encountered
system.cpu08.fetch.CacheLines                 1758401                       # Number of cache lines fetched
system.cpu08.fetch.Cycles                    23505926                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu08.fetch.IcacheSquashes                  62                       # Number of outstanding Icache misses that were squashed
system.cpu08.fetch.IcacheWaitRetryStallCycles          554                       # Number of stall cycles due to full MSHR
system.cpu08.fetch.Insts                      9209577                       # Number of instructions fetch has processed
system.cpu08.fetch.MiscStallCycles               2780                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu08.fetch.PendingTrapStallCycles         4793                       # Number of stall cycles due to pending traps
system.cpu08.fetch.SquashCycles                  1834                       # Number of cycles fetch has spent squashing
system.cpu08.fetch.branchRate                0.084703                       # Number of branch fetches per cycle
system.cpu08.fetch.icacheStallCycles          1760964                       # Number of cycles fetch is stalled on an Icache miss
system.cpu08.fetch.predictedBranches          1202280                       # Number of branches that fetch has predicted taken
system.cpu08.fetch.rate                      0.364034                       # Number of inst fetches per cycle
system.cpu08.fetch.rateDist::samples         25275934                       # Number of instructions fetched each cycle (Total)
system.cpu08.fetch.rateDist::mean            0.654359                       # Number of instructions fetched each cycle (Total)
system.cpu08.fetch.rateDist::stdev           1.953414                       # Number of instructions fetched each cycle (Total)
system.cpu08.fetch.rateDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu08.fetch.rateDist::0               21925159     86.74%     86.74% # Number of instructions fetched each cycle (Total)
system.cpu08.fetch.rateDist::1                 681715      2.70%     89.44% # Number of instructions fetched each cycle (Total)
system.cpu08.fetch.rateDist::2                    884      0.00%     89.44% # Number of instructions fetched each cycle (Total)
system.cpu08.fetch.rateDist::3                 616458      2.44%     91.88% # Number of instructions fetched each cycle (Total)
system.cpu08.fetch.rateDist::4                 386547      1.53%     93.41% # Number of instructions fetched each cycle (Total)
system.cpu08.fetch.rateDist::5                 199085      0.79%     94.20% # Number of instructions fetched each cycle (Total)
system.cpu08.fetch.rateDist::6                    495      0.00%     94.20% # Number of instructions fetched each cycle (Total)
system.cpu08.fetch.rateDist::7                 262635      1.04%     95.24% # Number of instructions fetched each cycle (Total)
system.cpu08.fetch.rateDist::8                1202956      4.76%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu08.fetch.rateDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu08.fetch.rateDist::min_value              0                       # Number of instructions fetched each cycle (Total)
system.cpu08.fetch.rateDist::max_value              8                       # Number of instructions fetched each cycle (Total)
system.cpu08.fetch.rateDist::total           25275934                       # Number of instructions fetched each cycle (Total)
system.cpu08.fp_regfile_reads                 5767269                       # number of floating regfile reads
system.cpu08.fp_regfile_writes                3145857                       # number of floating regfile writes
system.cpu08.idleCycles                         22750                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu08.iew.branchMispredicts               1007                       # Number of branch mispredicts detected at execute
system.cpu08.iew.exec_branches                2141519                       # Number of branches executed
system.cpu08.iew.exec_nop                           0                       # number of nop insts executed
system.cpu08.iew.exec_rate                   0.842719                       # Inst execution rate
system.cpu08.iew.exec_refs                    6259787                       # number of memory reference insts executed
system.cpu08.iew.exec_stores                     2496                       # Number of stores executed
system.cpu08.iew.exec_swp                           0                       # number of swp insts executed
system.cpu08.iew.iewBlockCycles              19483741                       # Number of cycles IEW is blocking
system.cpu08.iew.iewDispLoadInsts             1469063                       # Number of dispatched load instructions
system.cpu08.iew.iewDispNonSpecInsts              636                       # Number of dispatched non-speculative instructions
system.cpu08.iew.iewDispSquashedInsts              26                       # Number of squashed instructions skipped by dispatch
system.cpu08.iew.iewDispStoreInsts               2805                       # Number of dispatched store instructions
system.cpu08.iew.iewDispatchedInsts          16534444                       # Number of instructions dispatched to IQ
system.cpu08.iew.iewExecLoadInsts             6257291                       # Number of load instructions executed
system.cpu08.iew.iewExecSquashedInsts             525                       # Number of squashed instructions skipped in execute
system.cpu08.iew.iewExecutedInsts            21319676                       # Number of executed instructions
system.cpu08.iew.iewIQFullEvents                  584                       # Number of times the IQ has become full, causing a stall
system.cpu08.iew.iewIdleCycles                      0                       # Number of cycles IEW is idle
system.cpu08.iew.iewLSQFullEvents                   0                       # Number of times the LSQ has become full, causing a stall
system.cpu08.iew.iewSquashCycles                  917                       # Number of cycles IEW is squashing
system.cpu08.iew.iewUnblockCycles               67058                       # Number of cycles IEW is unblocking
system.cpu08.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu08.iew.lsq.thread0.cacheBlocked       985095                       # Number of times an access to memory failed due to the cache being blocked
system.cpu08.iew.lsq.thread0.forwLoads           1105                       # Number of loads that had data forwarded from stores
system.cpu08.iew.lsq.thread0.ignoredResponses            2                       # Number of memory responses ignored because the instruction is squashed
system.cpu08.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu08.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu08.iew.lsq.thread0.memOrderViolation            1                       # Number of memory ordering violations
system.cpu08.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu08.iew.lsq.thread0.squashedLoads         1068                       # Number of loads squashed
system.cpu08.iew.lsq.thread0.squashedStores          464                       # Number of stores squashed
system.cpu08.iew.memOrderViolationEvents            1                       # Number of memory order violations
system.cpu08.iew.predictedNotTakenIncorrect          932                       # Number of branches that were predicted not taken incorrectly
system.cpu08.iew.predictedTakenIncorrect           75                       # Number of branches that were predicted taken incorrectly
system.cpu08.iew.wb_consumers                18019963                       # num instructions consuming a value
system.cpu08.iew.wb_count                    16529931                       # cumulative count of insts written-back
system.cpu08.iew.wb_fanout                   0.720484                       # average fanout of values written-back
system.cpu08.iew.wb_producers                12983093                       # num instructions producing a value
system.cpu08.iew.wb_rate                     0.653391                       # insts written-back per cycle
system.cpu08.iew.wb_sent                     16530680                       # cumulative count of insts sent to commit
system.cpu08.int_regfile_reads               24025493                       # number of integer regfile reads
system.cpu08.int_regfile_writes              10301255                       # number of integer regfile writes
system.cpu08.interrupts.pwrStateResidencyTicks::UNDEFINED 2842160590737                       # Cumulative time (in ticks) in various power states
system.cpu08.ipc                             0.363707                       # IPC: Instructions Per Cycle
system.cpu08.ipc_total                       0.363707                       # IPC: Total IPC of All Threads
system.cpu08.iq.FU_type_0::No_OpClass            1430      0.01%      0.01% # Type of FU issued
system.cpu08.iq.FU_type_0::IntAlu            12961648     60.80%     60.80% # Type of FU issued
system.cpu08.iq.FU_type_0::IntMult                  3      0.00%     60.80% # Type of FU issued
system.cpu08.iq.FU_type_0::IntDiv                   7      0.00%     60.80% # Type of FU issued
system.cpu08.iq.FU_type_0::FloatAdd                23      0.00%     60.80% # Type of FU issued
system.cpu08.iq.FU_type_0::FloatCmp                 0      0.00%     60.80% # Type of FU issued
system.cpu08.iq.FU_type_0::FloatCvt                 0      0.00%     60.80% # Type of FU issued
system.cpu08.iq.FU_type_0::FloatMult                0      0.00%     60.80% # Type of FU issued
system.cpu08.iq.FU_type_0::FloatMultAcc             0      0.00%     60.80% # Type of FU issued
system.cpu08.iq.FU_type_0::FloatDiv                 0      0.00%     60.80% # Type of FU issued
system.cpu08.iq.FU_type_0::FloatMisc                0      0.00%     60.80% # Type of FU issued
system.cpu08.iq.FU_type_0::FloatSqrt                0      0.00%     60.80% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdAdd                  0      0.00%     60.80% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdAddAcc               0      0.00%     60.80% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdAlu            1572878      7.38%     68.18% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdCmp                  0      0.00%     68.18% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdCvt             524292      2.46%     70.64% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdMisc                 4      0.00%     70.64% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdMult                 0      0.00%     70.64% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdMultAcc              0      0.00%     70.64% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdShift                8      0.00%     70.64% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdShiftAcc             0      0.00%     70.64% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdDiv                  0      0.00%     70.64% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdSqrt                 0      0.00%     70.64% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdFloatAdd             0      0.00%     70.64% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdFloatAlu             0      0.00%     70.64% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdFloatCmp             0      0.00%     70.64% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdFloatCvt             0      0.00%     70.64% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdFloatDiv             0      0.00%     70.64% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdFloatMisc            0      0.00%     70.64% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdFloatMult            0      0.00%     70.64% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     70.64% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdFloatSqrt            0      0.00%     70.64% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdReduceAdd            0      0.00%     70.64% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdReduceAlu            0      0.00%     70.64% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdReduceCmp            0      0.00%     70.64% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     70.64% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     70.64% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdAes                  0      0.00%     70.64% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdAesMix               0      0.00%     70.64% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdSha1Hash             0      0.00%     70.64% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdSha1Hash2            0      0.00%     70.64% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdSha256Hash            0      0.00%     70.64% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdSha256Hash2            0      0.00%     70.64% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdShaSigma2            0      0.00%     70.64% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdShaSigma3            0      0.00%     70.64% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdPredAlu              0      0.00%     70.64% # Type of FU issued
system.cpu08.iq.FU_type_0::MemRead             948952      4.45%     75.09% # Type of FU issued
system.cpu08.iq.FU_type_0::MemWrite              2520      0.01%     75.10% # Type of FU issued
system.cpu08.iq.FU_type_0::FloatMemRead       5308427     24.90%    100.00% # Type of FU issued
system.cpu08.iq.FU_type_0::FloatMemWrite            9      0.00%    100.00% # Type of FU issued
system.cpu08.iq.FU_type_0::IprAccess                0      0.00%    100.00% # Type of FU issued
system.cpu08.iq.FU_type_0::InstPrefetch             0      0.00%    100.00% # Type of FU issued
system.cpu08.iq.FU_type_0::total             21320201                       # Type of FU issued
system.cpu08.iq.fp_alu_accesses               8847447                       # Number of floating point alu accesses
system.cpu08.iq.fp_inst_queue_reads          16777395                       # Number of floating instruction queue reads
system.cpu08.iq.fp_inst_queue_wakeup_accesses      3145812                       # Number of floating instruction queue wakeup accesses
system.cpu08.iq.fp_inst_queue_writes          3145979                       # Number of floating instruction queue writes
system.cpu08.iq.fu_busy_cnt                    921804                       # FU busy when requested
system.cpu08.iq.fu_busy_rate                 0.043236                       # FU busy rate (busy events/executed inst)
system.cpu08.iq.fu_full::No_OpClass                 0      0.00%      0.00% # attempts to use FU when none available
system.cpu08.iq.fu_full::IntAlu                  2978      0.32%      0.32% # attempts to use FU when none available
system.cpu08.iq.fu_full::IntMult                    0      0.00%      0.32% # attempts to use FU when none available
system.cpu08.iq.fu_full::IntDiv                     0      0.00%      0.32% # attempts to use FU when none available
system.cpu08.iq.fu_full::FloatAdd                   0      0.00%      0.32% # attempts to use FU when none available
system.cpu08.iq.fu_full::FloatCmp                   0      0.00%      0.32% # attempts to use FU when none available
system.cpu08.iq.fu_full::FloatCvt                   0      0.00%      0.32% # attempts to use FU when none available
system.cpu08.iq.fu_full::FloatMult                  0      0.00%      0.32% # attempts to use FU when none available
system.cpu08.iq.fu_full::FloatMultAcc               0      0.00%      0.32% # attempts to use FU when none available
system.cpu08.iq.fu_full::FloatDiv                   0      0.00%      0.32% # attempts to use FU when none available
system.cpu08.iq.fu_full::FloatMisc                  0      0.00%      0.32% # attempts to use FU when none available
system.cpu08.iq.fu_full::FloatSqrt                  0      0.00%      0.32% # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdAdd                    0      0.00%      0.32% # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdAddAcc                 0      0.00%      0.32% # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdAlu                    0      0.00%      0.32% # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdCmp                    0      0.00%      0.32% # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdCvt                    0      0.00%      0.32% # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdMisc                   0      0.00%      0.32% # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdMult                   0      0.00%      0.32% # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdMultAcc                0      0.00%      0.32% # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdShift                  0      0.00%      0.32% # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdShiftAcc               0      0.00%      0.32% # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdDiv                    0      0.00%      0.32% # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdSqrt                   0      0.00%      0.32% # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdFloatAdd               0      0.00%      0.32% # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdFloatAlu               0      0.00%      0.32% # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdFloatCmp               0      0.00%      0.32% # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdFloatCvt               0      0.00%      0.32% # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdFloatDiv               0      0.00%      0.32% # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdFloatMisc              0      0.00%      0.32% # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdFloatMult              0      0.00%      0.32% # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdFloatMultAcc            0      0.00%      0.32% # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdFloatSqrt              0      0.00%      0.32% # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdReduceAdd              0      0.00%      0.32% # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdReduceAlu              0      0.00%      0.32% # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdReduceCmp              0      0.00%      0.32% # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdFloatReduceAdd            0      0.00%      0.32% # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdFloatReduceCmp            0      0.00%      0.32% # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdAes                    0      0.00%      0.32% # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdAesMix                 0      0.00%      0.32% # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdSha1Hash               0      0.00%      0.32% # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdSha1Hash2              0      0.00%      0.32% # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdSha256Hash             0      0.00%      0.32% # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdSha256Hash2            0      0.00%      0.32% # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdShaSigma2              0      0.00%      0.32% # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdShaSigma3              0      0.00%      0.32% # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdPredAlu                0      0.00%      0.32% # attempts to use FU when none available
system.cpu08.iq.fu_full::MemRead                  772      0.08%      0.41% # attempts to use FU when none available
system.cpu08.iq.fu_full::MemWrite                 553      0.06%      0.47% # attempts to use FU when none available
system.cpu08.iq.fu_full::FloatMemRead          917501     99.53%    100.00% # attempts to use FU when none available
system.cpu08.iq.fu_full::FloatMemWrite              0      0.00%    100.00% # attempts to use FU when none available
system.cpu08.iq.fu_full::IprAccess                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu08.iq.fu_full::InstPrefetch               0      0.00%    100.00% # attempts to use FU when none available
system.cpu08.iq.int_alu_accesses             13393128                       # Number of integer alu accesses
system.cpu08.iq.int_inst_queue_reads         52060930                       # Number of integer instruction queue reads
system.cpu08.iq.int_inst_queue_wakeup_accesses     13384119                       # Number of integer instruction queue wakeup accesses
system.cpu08.iq.int_inst_queue_writes        13398125                       # Number of integer instruction queue writes
system.cpu08.iq.iqInstsAdded                 16532598                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu08.iq.iqInstsIssued                21320201                       # Number of instructions issued
system.cpu08.iq.iqNonSpecInstsAdded              1846                       # Number of non-speculative instructions added to the IQ
system.cpu08.iq.iqSquashedInstsExamined          9659                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu08.iq.iqSquashedInstsIssued             185                       # Number of squashed instructions issued
system.cpu08.iq.iqSquashedNonSpecRemoved          153                       # Number of squashed non-spec instructions that were removed
system.cpu08.iq.iqSquashedOperandsExamined        12156                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu08.iq.issued_per_cycle::samples     25275934                       # Number of insts issued each cycle
system.cpu08.iq.issued_per_cycle::mean       0.843498                       # Number of insts issued each cycle
system.cpu08.iq.issued_per_cycle::stdev      1.996534                       # Number of insts issued each cycle
system.cpu08.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu08.iq.issued_per_cycle::0          20187527     79.87%     79.87% # Number of insts issued each cycle
system.cpu08.iq.issued_per_cycle::1            752033      2.98%     82.84% # Number of insts issued each cycle
system.cpu08.iq.issued_per_cycle::2           1300589      5.15%     87.99% # Number of insts issued each cycle
system.cpu08.iq.issued_per_cycle::3            264845      1.05%     89.04% # Number of insts issued each cycle
system.cpu08.iq.issued_per_cycle::4            263623      1.04%     90.08% # Number of insts issued each cycle
system.cpu08.iq.issued_per_cycle::5            715272      2.83%     92.91% # Number of insts issued each cycle
system.cpu08.iq.issued_per_cycle::6            264952      1.05%     93.96% # Number of insts issued each cycle
system.cpu08.iq.issued_per_cycle::7           1264853      5.00%     98.96% # Number of insts issued each cycle
system.cpu08.iq.issued_per_cycle::8            262240      1.04%    100.00% # Number of insts issued each cycle
system.cpu08.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu08.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu08.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu08.iq.issued_per_cycle::total      25275934                       # Number of insts issued each cycle
system.cpu08.iq.rate                         0.842740                       # Inst issue rate
system.cpu08.iq.vec_alu_accesses                    0                       # Number of vector alu accesses
system.cpu08.iq.vec_inst_queue_reads                0                       # Number of vector instruction queue reads
system.cpu08.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu08.iq.vec_inst_queue_writes               0                       # Number of vector instruction queue writes
system.cpu08.itb.rdAccesses                         0                       # TLB accesses on read requests
system.cpu08.itb.rdMisses                           0                       # TLB misses on read requests
system.cpu08.itb.walker.pwrStateResidencyTicks::UNDEFINED 2842160590737                       # Cumulative time (in ticks) in various power states
system.cpu08.itb.wrAccesses                   1759112                       # TLB accesses on write requests
system.cpu08.itb.wrMisses                         725                       # TLB misses on write requests
system.cpu08.memDep0.conflictingLoads            6211                       # Number of conflicting loads.
system.cpu08.memDep0.conflictingStores           2423                       # Number of conflicting stores.
system.cpu08.memDep0.insertedLoads            1469063                       # Number of loads inserted to the mem dependence unit.
system.cpu08.memDep0.insertedStores              2805                       # Number of stores inserted to the mem dependence unit.
system.cpu08.misc_regfile_reads              10542742                       # number of misc regfile reads
system.cpu08.misc_regfile_writes                    1                       # number of misc regfile writes
system.cpu08.numCycles                       25298684                       # number of cpu cycles simulated
system.cpu08.numPwrStateTransitions                 5                       # Number of power state transitions
system.cpu08.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu08.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu08.pwrStateClkGateDist::samples            4                       # Distribution of time spent in the clock gated state
system.cpu08.pwrStateClkGateDist::mean   359634470118.750000                       # Distribution of time spent in the clock gated state
system.cpu08.pwrStateClkGateDist::stdev  600259862206.138916                       # Distribution of time spent in the clock gated state
system.cpu08.pwrStateClkGateDist::1000-5e+10            2     50.00%     50.00% # Distribution of time spent in the clock gated state
system.cpu08.pwrStateClkGateDist::1.5e+11-2e+11            1     25.00%     75.00% # Distribution of time spent in the clock gated state
system.cpu08.pwrStateClkGateDist::overflows            1     25.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu08.pwrStateClkGateDist::min_value     22456854                       # Distribution of time spent in the clock gated state
system.cpu08.pwrStateClkGateDist::max_value 1250843936634                       # Distribution of time spent in the clock gated state
system.cpu08.pwrStateClkGateDist::total             4                       # Distribution of time spent in the clock gated state
system.cpu08.pwrStateResidencyTicks::ON  1403622710262                       # Cumulative time (in ticks) in various power states
system.cpu08.pwrStateResidencyTicks::CLK_GATED 1438537880475                       # Cumulative time (in ticks) in various power states
system.cpu08.quiesceCycles                 8496983893                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu08.rename.BlockCycles              19692177                       # Number of cycles rename is blocking
system.cpu08.rename.CommittedMaps            20648387                       # Number of HB maps that are committed
system.cpu08.rename.IQFullEvents               991947                       # Number of times rename has blocked due to IQ full
system.cpu08.rename.IdleCycles                1504588                       # Number of cycles rename is idle
system.cpu08.rename.ROBFullEvents                  66                       # Number of times rename has blocked due to ROB full
system.cpu08.rename.RenameLookups            36690808                       # Number of register rename lookups that rename has made
system.cpu08.rename.RenamedInsts             16536021                       # Number of instructions processed by rename
system.cpu08.rename.RenamedOperands          20660151                       # Number of destination operands rename has renamed
system.cpu08.rename.RunCycles                 3018436                       # Number of cycles rename is running
system.cpu08.rename.SquashCycles                  917                       # Number of cycles rename is squashing
system.cpu08.rename.UnblockCycles             1058395                       # Number of cycles rename is unblocking
system.cpu08.rename.UndoneMaps                  11764                       # Number of HB maps that are undone due to squashing
system.cpu08.rename.fp_rename_lookups         5767563                       # Number of floating rename lookups
system.cpu08.rename.int_rename_lookups       14456572                       # Number of integer rename lookups
system.cpu08.rename.serializeStallCycles         1421                       # count of cycles rename stalled for serializing inst
system.cpu08.rename.serializingInsts               34                       # count of serializing insts renamed
system.cpu08.rename.skidInsts                 1921699                       # count of insts added to the skid buffer
system.cpu08.rename.tempSerializingInsts           34                       # count of temporary serializing insts renamed
system.cpu08.rob.rob_reads                   41672200                       # The number of ROB reads
system.cpu08.rob.rob_writes                  33069328                       # The number of ROB writes
system.cpu08.timesIdled                            66                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu09.apic_clk_domain.clock               5328                       # Clock period in ticks
system.cpu09.branchPred.BTBCorrect                  0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu09.branchPred.BTBHitPct            0.000000                       # BTB Hit Percentage
system.cpu09.branchPred.BTBHits                     0                       # Number of BTB hits
system.cpu09.branchPred.BTBLookups            1653757                       # Number of BTB lookups
system.cpu09.branchPred.RASInCorrect               44                       # Number of incorrect RAS predictions.
system.cpu09.branchPred.condIncorrect             248                       # Number of conditional branches incorrect
system.cpu09.branchPred.condPredicted         2110803                       # Number of conditional branches predicted
system.cpu09.branchPred.indirectHits          1185531                       # Number of indirect target hits.
system.cpu09.branchPred.indirectLookups       1653757                       # Number of indirect predictor lookups.
system.cpu09.branchPred.indirectMisses         468226                       # Number of indirect misses.
system.cpu09.branchPred.lookups               2110803                       # Number of BP lookups
system.cpu09.branchPred.usedRAS                   681                       # Number of times the RAS was used to get a target.
system.cpu09.branchPredindirectMispredicted          149                       # Number of mispredicted indirect branches.
system.cpu09.cc_regfile_reads                10545276                       # number of cc regfile reads
system.cpu09.cc_regfile_writes                7110491                       # number of cc regfile writes
system.cpu09.commit.amos                            0                       # Number of atomic instructions committed
system.cpu09.commit.branchMispredicts             972                       # The number of times a branch was mispredicted
system.cpu09.commit.branches                  2108888                       # Number of branches committed
system.cpu09.commit.bw_lim_events              135432                       # number cycles where commit BW limit reached
system.cpu09.commit.commitNonSpecStalls          1675                       # The number of times commit has been forced to stall to communicate backwards
system.cpu09.commit.commitSquashedInsts          9418                       # The number of squashed insts skipped by commit
system.cpu09.commit.committedInsts            9088751                       # Number of instructions committed
system.cpu09.commit.committedOps             16331879                       # Number of ops (including micro ops) committed
system.cpu09.commit.committed_per_cycle::samples     25276739                       # Number of insts commited each cycle
system.cpu09.commit.committed_per_cycle::mean     0.646123                       # Number of insts commited each cycle
system.cpu09.commit.committed_per_cycle::stdev     1.589035                       # Number of insts commited each cycle
system.cpu09.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu09.commit.committed_per_cycle::0     20506046     81.13%     81.13% # Number of insts commited each cycle
system.cpu09.commit.committed_per_cycle::1      1273598      5.04%     86.16% # Number of insts commited each cycle
system.cpu09.commit.committed_per_cycle::2          717      0.00%     86.17% # Number of insts commited each cycle
system.cpu09.commit.committed_per_cycle::3      1466075      5.80%     91.97% # Number of insts commited each cycle
system.cpu09.commit.committed_per_cycle::4       929463      3.68%     95.64% # Number of insts commited each cycle
system.cpu09.commit.committed_per_cycle::5       384437      1.52%     97.17% # Number of insts commited each cycle
system.cpu09.commit.committed_per_cycle::6       131668      0.52%     97.69% # Number of insts commited each cycle
system.cpu09.commit.committed_per_cycle::7       449303      1.78%     99.46% # Number of insts commited each cycle
system.cpu09.commit.committed_per_cycle::8       135432      0.54%    100.00% # Number of insts commited each cycle
system.cpu09.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu09.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu09.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu09.commit.committed_per_cycle::total     25276739                       # Number of insts commited each cycle
system.cpu09.commit.fp_insts                  3145787                       # Number of committed floating point instructions.
system.cpu09.commit.function_calls                589                       # Number of function calls committed.
system.cpu09.commit.int_insts                12787910                       # Number of committed integer instructions.
system.cpu09.commit.loads                     1451893                       # Number of loads committed
system.cpu09.commit.membars                      1114                       # Number of memory barriers committed
system.cpu09.commit.op_class_0::No_OpClass          556      0.00%      0.00% # Class of committed instruction
system.cpu09.commit.op_class_0::IntAlu       12779911     78.25%     78.25% # Class of committed instruction
system.cpu09.commit.op_class_0::IntMult             1      0.00%     78.25% # Class of committed instruction
system.cpu09.commit.op_class_0::IntDiv              7      0.00%     78.25% # Class of committed instruction
system.cpu09.commit.op_class_0::FloatAdd            1      0.00%     78.25% # Class of committed instruction
system.cpu09.commit.op_class_0::FloatCmp            0      0.00%     78.25% # Class of committed instruction
system.cpu09.commit.op_class_0::FloatCvt            0      0.00%     78.25% # Class of committed instruction
system.cpu09.commit.op_class_0::FloatMult            0      0.00%     78.25% # Class of committed instruction
system.cpu09.commit.op_class_0::FloatMultAcc            0      0.00%     78.25% # Class of committed instruction
system.cpu09.commit.op_class_0::FloatDiv            0      0.00%     78.25% # Class of committed instruction
system.cpu09.commit.op_class_0::FloatMisc            0      0.00%     78.25% # Class of committed instruction
system.cpu09.commit.op_class_0::FloatSqrt            0      0.00%     78.25% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdAdd             0      0.00%     78.25% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdAddAcc            0      0.00%     78.25% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdAlu       1572878      9.63%     87.89% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdCmp             0      0.00%     87.89% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdCvt        524292      3.21%     91.10% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdMisc            4      0.00%     91.10% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdMult            0      0.00%     91.10% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdMultAcc            0      0.00%     91.10% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdShift            6      0.00%     91.10% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdShiftAcc            0      0.00%     91.10% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdDiv             0      0.00%     91.10% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdSqrt            0      0.00%     91.10% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdFloatAdd            0      0.00%     91.10% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdFloatAlu            0      0.00%     91.10% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdFloatCmp            0      0.00%     91.10% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdFloatCvt            0      0.00%     91.10% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdFloatDiv            0      0.00%     91.10% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdFloatMisc            0      0.00%     91.10% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdFloatMult            0      0.00%     91.10% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdFloatMultAcc            0      0.00%     91.10% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdFloatSqrt            0      0.00%     91.10% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdReduceAdd            0      0.00%     91.10% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdReduceAlu            0      0.00%     91.10% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdReduceCmp            0      0.00%     91.10% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     91.10% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     91.10% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdAes             0      0.00%     91.10% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdAesMix            0      0.00%     91.10% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdSha1Hash            0      0.00%     91.10% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdSha1Hash2            0      0.00%     91.10% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdSha256Hash            0      0.00%     91.10% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdSha256Hash2            0      0.00%     91.10% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdShaSigma2            0      0.00%     91.10% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdShaSigma3            0      0.00%     91.10% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdPredAlu            0      0.00%     91.10% # Class of committed instruction
system.cpu09.commit.op_class_0::MemRead        927596      5.68%     96.78% # Class of committed instruction
system.cpu09.commit.op_class_0::MemWrite         2322      0.01%     96.79% # Class of committed instruction
system.cpu09.commit.op_class_0::FloatMemRead       524297      3.21%    100.00% # Class of committed instruction
system.cpu09.commit.op_class_0::FloatMemWrite            8      0.00%    100.00% # Class of committed instruction
system.cpu09.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu09.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu09.commit.op_class_0::total        16331879                       # Class of committed instruction
system.cpu09.commit.refs                      1454223                       # Number of memory references committed
system.cpu09.commit.swp_count                       0                       # Number of s/w prefetches committed
system.cpu09.commit.vec_insts                       0                       # Number of committed Vector instructions.
system.cpu09.committedInsts                   9088751                       # Number of Instructions Simulated
system.cpu09.committedOps                    16331879                       # Number of Ops (including micro ops) Simulated
system.cpu09.cpi                             2.782883                       # CPI: Cycles Per Instruction
system.cpu09.cpi_total                       2.782883                       # CPI: Total CPI of All Threads
system.cpu09.decode.BlockedCycles            20826179                       # Number of cycles decode is blocked
system.cpu09.decode.DecodedInsts             16344980                       # Number of instructions handled by decode
system.cpu09.decode.IdleCycles                1345642                       # Number of cycles decode is idle
system.cpu09.decode.RunCycles                 2709188                       # Number of cycles decode is running
system.cpu09.decode.SquashCycles                  982                       # Number of cycles decode is squashing
system.cpu09.decode.UnblockCycles              396793                       # Number of cycles decode is unblocking
system.cpu09.dtb.rdAccesses                   1452437                       # TLB accesses on read requests
system.cpu09.dtb.rdMisses                        1612                       # TLB misses on read requests
system.cpu09.dtb.walker.pwrStateResidencyTicks::UNDEFINED 2842160590737                       # Cumulative time (in ticks) in various power states
system.cpu09.dtb.wrAccesses                      2498                       # TLB accesses on write requests
system.cpu09.dtb.wrMisses                           6                       # TLB misses on write requests
system.cpu09.fetch.Branches                   2110803                       # Number of branches that fetch encountered
system.cpu09.fetch.CacheLines                 1731929                       # Number of cache lines fetched
system.cpu09.fetch.Cycles                    23535099                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu09.fetch.IcacheSquashes                  70                       # Number of outstanding Icache misses that were squashed
system.cpu09.fetch.IcacheWaitRetryStallCycles          481                       # Number of stall cycles due to full MSHR
system.cpu09.fetch.Insts                      9097244                       # Number of instructions fetch has processed
system.cpu09.fetch.MiscStallCycles               3334                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu09.fetch.PendingTrapStallCycles         5027                       # Number of stall cycles due to pending traps
system.cpu09.fetch.SquashCycles                  1964                       # Number of cycles fetch has spent squashing
system.cpu09.fetch.branchRate                0.083454                       # Number of branch fetches per cycle
system.cpu09.fetch.icacheStallCycles          1733861                       # Number of cycles fetch is stalled on an Icache miss
system.cpu09.fetch.predictedBranches          1186212                       # Number of branches that fetch has predicted taken
system.cpu09.fetch.rate                      0.359675                       # Number of inst fetches per cycle
system.cpu09.fetch.rateDist::samples         25278784                       # Number of instructions fetched each cycle (Total)
system.cpu09.fetch.rateDist::mean            0.646682                       # Number of instructions fetched each cycle (Total)
system.cpu09.fetch.rateDist::stdev           1.932966                       # Number of instructions fetched each cycle (Total)
system.cpu09.fetch.rateDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu09.fetch.rateDist::0               21973348     86.92%     86.92% # Number of instructions fetched each cycle (Total)
system.cpu09.fetch.rateDist::1                 602915      2.39%     89.31% # Number of instructions fetched each cycle (Total)
system.cpu09.fetch.rateDist::2                    888      0.00%     89.31% # Number of instructions fetched each cycle (Total)
system.cpu09.fetch.rateDist::3                 668703      2.65%     91.96% # Number of instructions fetched each cycle (Total)
system.cpu09.fetch.rateDist::4                 383721      1.52%     93.48% # Number of instructions fetched each cycle (Total)
system.cpu09.fetch.rateDist::5                 264642      1.05%     94.52% # Number of instructions fetched each cycle (Total)
system.cpu09.fetch.rateDist::6                    496      0.00%     94.52% # Number of instructions fetched each cycle (Total)
system.cpu09.fetch.rateDist::7                 197110      0.78%     95.30% # Number of instructions fetched each cycle (Total)
system.cpu09.fetch.rateDist::8                1186961      4.70%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu09.fetch.rateDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu09.fetch.rateDist::min_value              0                       # Number of instructions fetched each cycle (Total)
system.cpu09.fetch.rateDist::max_value              8                       # Number of instructions fetched each cycle (Total)
system.cpu09.fetch.rateDist::total           25278784                       # Number of instructions fetched each cycle (Total)
system.cpu09.fp_regfile_reads                 5767268                       # number of floating regfile reads
system.cpu09.fp_regfile_writes                3145857                       # number of floating regfile writes
system.cpu09.idleCycles                         14150                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu09.iew.branchMispredicts               1077                       # Number of branch mispredicts detected at execute
system.cpu09.iew.exec_branches                2109378                       # Number of branches executed
system.cpu09.iew.exec_nop                           0                       # number of nop insts executed
system.cpu09.iew.exec_rate                   0.843053                       # Inst execution rate
system.cpu09.iew.exec_refs                    6440087                       # number of memory reference insts executed
system.cpu09.iew.exec_stores                     2498                       # Number of stores executed
system.cpu09.iew.exec_swp                           0                       # number of swp insts executed
system.cpu09.iew.iewBlockCycles              19624636                       # Number of cycles IEW is blocking
system.cpu09.iew.iewDispLoadInsts             1453041                       # Number of dispatched load instructions
system.cpu09.iew.iewDispNonSpecInsts              645                       # Number of dispatched non-speculative instructions
system.cpu09.iew.iewDispSquashedInsts              18                       # Number of squashed instructions skipped by dispatch
system.cpu09.iew.iewDispStoreInsts               2866                       # Number of dispatched store instructions
system.cpu09.iew.iewDispatchedInsts          16341942                       # Number of instructions dispatched to IQ
system.cpu09.iew.iewExecLoadInsts             6437589                       # Number of load instructions executed
system.cpu09.iew.iewExecSquashedInsts             570                       # Number of squashed instructions skipped in execute
system.cpu09.iew.iewExecutedInsts            21323296                       # Number of executed instructions
system.cpu09.iew.iewIQFullEvents                  590                       # Number of times the IQ has become full, causing a stall
system.cpu09.iew.iewIdleCycles                      0                       # Number of cycles IEW is idle
system.cpu09.iew.iewLSQFullEvents                   0                       # Number of times the LSQ has become full, causing a stall
system.cpu09.iew.iewSquashCycles                  982                       # Number of cycles IEW is squashing
system.cpu09.iew.iewUnblockCycles               67050                       # Number of cycles IEW is unblocking
system.cpu09.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu09.iew.lsq.thread0.cacheBlocked      1050612                       # Number of times an access to memory failed due to the cache being blocked
system.cpu09.iew.lsq.thread0.forwLoads           1099                       # Number of loads that had data forwarded from stores
system.cpu09.iew.lsq.thread0.ignoredResponses            1                       # Number of memory responses ignored because the instruction is squashed
system.cpu09.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu09.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu09.iew.lsq.thread0.memOrderViolation            1                       # Number of memory ordering violations
system.cpu09.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu09.iew.lsq.thread0.squashedLoads         1148                       # Number of loads squashed
system.cpu09.iew.lsq.thread0.squashedStores          536                       # Number of stores squashed
system.cpu09.iew.memOrderViolationEvents            1                       # Number of memory order violations
system.cpu09.iew.predictedNotTakenIncorrect          995                       # Number of branches that were predicted not taken incorrectly
system.cpu09.iew.predictedTakenIncorrect           82                       # Number of branches that were predicted taken incorrectly
system.cpu09.iew.wb_consumers                17774842                       # num instructions consuming a value
system.cpu09.iew.wb_count                    16337118                       # cumulative count of insts written-back
system.cpu09.iew.wb_fanout                   0.722285                       # average fanout of values written-back
system.cpu09.iew.wb_producers                12838504                       # num instructions producing a value
system.cpu09.iew.wb_rate                     0.645916                       # insts written-back per cycle
system.cpu09.iew.wb_sent                     16337912                       # cumulative count of insts sent to commit
system.cpu09.int_regfile_reads               24225402                       # number of integer regfile reads
system.cpu09.int_regfile_writes              10156658                       # number of integer regfile writes
system.cpu09.interrupts.pwrStateResidencyTicks::UNDEFINED 2842160590737                       # Cumulative time (in ticks) in various power states
system.cpu09.ipc                             0.359340                       # IPC: Instructions Per Cycle
system.cpu09.ipc_total                       0.359340                       # IPC: Total IPC of All Threads
system.cpu09.iq.FU_type_0::No_OpClass            1490      0.01%      0.01% # Type of FU issued
system.cpu09.iq.FU_type_0::IntAlu            12784944     59.96%     59.96% # Type of FU issued
system.cpu09.iq.FU_type_0::IntMult                  3      0.00%     59.96% # Type of FU issued
system.cpu09.iq.FU_type_0::IntDiv                   7      0.00%     59.96% # Type of FU issued
system.cpu09.iq.FU_type_0::FloatAdd                23      0.00%     59.96% # Type of FU issued
system.cpu09.iq.FU_type_0::FloatCmp                 0      0.00%     59.96% # Type of FU issued
system.cpu09.iq.FU_type_0::FloatCvt                 0      0.00%     59.96% # Type of FU issued
system.cpu09.iq.FU_type_0::FloatMult                0      0.00%     59.96% # Type of FU issued
system.cpu09.iq.FU_type_0::FloatMultAcc             0      0.00%     59.96% # Type of FU issued
system.cpu09.iq.FU_type_0::FloatDiv                 0      0.00%     59.96% # Type of FU issued
system.cpu09.iq.FU_type_0::FloatMisc                0      0.00%     59.96% # Type of FU issued
system.cpu09.iq.FU_type_0::FloatSqrt                0      0.00%     59.96% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdAdd                  0      0.00%     59.96% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdAddAcc               0      0.00%     59.96% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdAlu            1572878      7.38%     67.34% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdCmp                  0      0.00%     67.34% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdCvt             524292      2.46%     69.80% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdMisc                 4      0.00%     69.80% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdMult                 0      0.00%     69.80% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdMultAcc              0      0.00%     69.80% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdShift                8      0.00%     69.80% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdShiftAcc             0      0.00%     69.80% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdDiv                  0      0.00%     69.80% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdSqrt                 0      0.00%     69.80% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdFloatAdd             0      0.00%     69.80% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdFloatAlu             0      0.00%     69.80% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdFloatCmp             0      0.00%     69.80% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdFloatCvt             0      0.00%     69.80% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdFloatDiv             0      0.00%     69.80% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdFloatMisc            0      0.00%     69.80% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdFloatMult            0      0.00%     69.80% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     69.80% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdFloatSqrt            0      0.00%     69.80% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdReduceAdd            0      0.00%     69.80% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdReduceAlu            0      0.00%     69.80% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdReduceCmp            0      0.00%     69.80% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     69.80% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     69.80% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdAes                  0      0.00%     69.80% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdAesMix               0      0.00%     69.80% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdSha1Hash             0      0.00%     69.80% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdSha1Hash2            0      0.00%     69.80% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdSha256Hash            0      0.00%     69.80% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdSha256Hash2            0      0.00%     69.80% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdShaSigma2            0      0.00%     69.80% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdShaSigma3            0      0.00%     69.80% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdPredAlu              0      0.00%     69.80% # Type of FU issued
system.cpu09.iq.FU_type_0::MemRead             932712      4.37%     74.17% # Type of FU issued
system.cpu09.iq.FU_type_0::MemWrite              2525      0.01%     74.18% # Type of FU issued
system.cpu09.iq.FU_type_0::FloatMemRead       5504972     25.82%    100.00% # Type of FU issued
system.cpu09.iq.FU_type_0::FloatMemWrite            8      0.00%    100.00% # Type of FU issued
system.cpu09.iq.FU_type_0::IprAccess                0      0.00%    100.00% # Type of FU issued
system.cpu09.iq.FU_type_0::InstPrefetch             0      0.00%    100.00% # Type of FU issued
system.cpu09.iq.FU_type_0::total             21323866                       # Type of FU issued
system.cpu09.iq.fp_alu_accesses               8912916                       # Number of floating point alu accesses
system.cpu09.iq.fp_inst_queue_reads          17039408                       # Number of floating instruction queue reads
system.cpu09.iq.fp_inst_queue_wakeup_accesses      3145811                       # Number of floating instruction queue wakeup accesses
system.cpu09.iq.fp_inst_queue_writes          3145979                       # Number of floating instruction queue writes
system.cpu09.iq.fu_busy_cnt                    790758                       # FU busy when requested
system.cpu09.iq.fu_busy_rate                 0.037083                       # FU busy rate (busy events/executed inst)
system.cpu09.iq.fu_full::No_OpClass                 0      0.00%      0.00% # attempts to use FU when none available
system.cpu09.iq.fu_full::IntAlu                  3046      0.39%      0.39% # attempts to use FU when none available
system.cpu09.iq.fu_full::IntMult                    0      0.00%      0.39% # attempts to use FU when none available
system.cpu09.iq.fu_full::IntDiv                     0      0.00%      0.39% # attempts to use FU when none available
system.cpu09.iq.fu_full::FloatAdd                   0      0.00%      0.39% # attempts to use FU when none available
system.cpu09.iq.fu_full::FloatCmp                   0      0.00%      0.39% # attempts to use FU when none available
system.cpu09.iq.fu_full::FloatCvt                   0      0.00%      0.39% # attempts to use FU when none available
system.cpu09.iq.fu_full::FloatMult                  0      0.00%      0.39% # attempts to use FU when none available
system.cpu09.iq.fu_full::FloatMultAcc               0      0.00%      0.39% # attempts to use FU when none available
system.cpu09.iq.fu_full::FloatDiv                   0      0.00%      0.39% # attempts to use FU when none available
system.cpu09.iq.fu_full::FloatMisc                  0      0.00%      0.39% # attempts to use FU when none available
system.cpu09.iq.fu_full::FloatSqrt                  0      0.00%      0.39% # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdAdd                    0      0.00%      0.39% # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdAddAcc                 0      0.00%      0.39% # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdAlu                    0      0.00%      0.39% # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdCmp                    0      0.00%      0.39% # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdCvt                    0      0.00%      0.39% # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdMisc                   0      0.00%      0.39% # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdMult                   0      0.00%      0.39% # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdMultAcc                0      0.00%      0.39% # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdShift                  0      0.00%      0.39% # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdShiftAcc               0      0.00%      0.39% # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdDiv                    0      0.00%      0.39% # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdSqrt                   0      0.00%      0.39% # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdFloatAdd               0      0.00%      0.39% # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdFloatAlu               0      0.00%      0.39% # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdFloatCmp               0      0.00%      0.39% # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdFloatCvt               0      0.00%      0.39% # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdFloatDiv               0      0.00%      0.39% # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdFloatMisc              0      0.00%      0.39% # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdFloatMult              0      0.00%      0.39% # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdFloatMultAcc            0      0.00%      0.39% # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdFloatSqrt              0      0.00%      0.39% # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdReduceAdd              0      0.00%      0.39% # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdReduceAlu              0      0.00%      0.39% # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdReduceCmp              0      0.00%      0.39% # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdFloatReduceAdd            0      0.00%      0.39% # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdFloatReduceCmp            0      0.00%      0.39% # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdAes                    0      0.00%      0.39% # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdAesMix                 0      0.00%      0.39% # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdSha1Hash               0      0.00%      0.39% # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdSha1Hash2              0      0.00%      0.39% # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdSha256Hash             0      0.00%      0.39% # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdSha256Hash2            0      0.00%      0.39% # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdShaSigma2              0      0.00%      0.39% # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdShaSigma3              0      0.00%      0.39% # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdPredAlu                0      0.00%      0.39% # attempts to use FU when none available
system.cpu09.iq.fu_full::MemRead                  732      0.09%      0.48% # attempts to use FU when none available
system.cpu09.iq.fu_full::MemWrite                 554      0.07%      0.55% # attempts to use FU when none available
system.cpu09.iq.fu_full::FloatMemRead          786426     99.45%    100.00% # attempts to use FU when none available
system.cpu09.iq.fu_full::FloatMemWrite              0      0.00%    100.00% # attempts to use FU when none available
system.cpu09.iq.fu_full::IprAccess                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu09.iq.fu_full::InstPrefetch               0      0.00%    100.00% # attempts to use FU when none available
system.cpu09.iq.int_alu_accesses             13200218                       # Number of integer alu accesses
system.cpu09.iq.int_inst_queue_reads         51678031                       # Number of integer instruction queue reads
system.cpu09.iq.int_inst_queue_wakeup_accesses     13191307                       # Number of integer instruction queue wakeup accesses
system.cpu09.iq.int_inst_queue_writes        13206026                       # Number of integer instruction queue writes
system.cpu09.iq.iqInstsAdded                 16340072                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu09.iq.iqInstsIssued                21323866                       # Number of instructions issued
system.cpu09.iq.iqNonSpecInstsAdded              1870                       # Number of non-speculative instructions added to the IQ
system.cpu09.iq.iqSquashedInstsExamined         10062                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu09.iq.iqSquashedInstsIssued             165                       # Number of squashed instructions issued
system.cpu09.iq.iqSquashedNonSpecRemoved          195                       # Number of squashed non-spec instructions that were removed
system.cpu09.iq.iqSquashedOperandsExamined        12836                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu09.iq.issued_per_cycle::samples     25278784                       # Number of insts issued each cycle
system.cpu09.iq.issued_per_cycle::mean       0.843548                       # Number of insts issued each cycle
system.cpu09.iq.issued_per_cycle::stdev      1.989937                       # Number of insts issued each cycle
system.cpu09.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu09.iq.issued_per_cycle::0          20118019     79.58%     79.58% # Number of insts issued each cycle
system.cpu09.iq.issued_per_cycle::1            869832      3.44%     83.03% # Number of insts issued each cycle
system.cpu09.iq.issued_per_cycle::2           1274044      5.04%     88.07% # Number of insts issued each cycle
system.cpu09.iq.issued_per_cycle::3            133801      0.53%     88.59% # Number of insts issued each cycle
system.cpu09.iq.issued_per_cycle::4            460168      1.82%     90.42% # Number of insts issued each cycle
system.cpu09.iq.issued_per_cycle::5            581386      2.30%     92.72% # Number of insts issued each cycle
system.cpu09.iq.issued_per_cycle::6            396039      1.57%     94.28% # Number of insts issued each cycle
system.cpu09.iq.issued_per_cycle::7           1183253      4.68%     98.96% # Number of insts issued each cycle
system.cpu09.iq.issued_per_cycle::8            262242      1.04%    100.00% # Number of insts issued each cycle
system.cpu09.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu09.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu09.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu09.iq.issued_per_cycle::total      25278784                       # Number of insts issued each cycle
system.cpu09.iq.rate                         0.843076                       # Inst issue rate
system.cpu09.iq.vec_alu_accesses                    0                       # Number of vector alu accesses
system.cpu09.iq.vec_inst_queue_reads                0                       # Number of vector instruction queue reads
system.cpu09.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu09.iq.vec_inst_queue_writes               0                       # Number of vector instruction queue writes
system.cpu09.itb.rdAccesses                         0                       # TLB accesses on read requests
system.cpu09.itb.rdMisses                           0                       # TLB misses on read requests
system.cpu09.itb.walker.pwrStateResidencyTicks::UNDEFINED 2842160590737                       # Cumulative time (in ticks) in various power states
system.cpu09.itb.wrAccesses                   1732693                       # TLB accesses on write requests
system.cpu09.itb.wrMisses                         778                       # TLB misses on write requests
system.cpu09.memDep0.conflictingLoads            6213                       # Number of conflicting loads.
system.cpu09.memDep0.conflictingStores           2453                       # Number of conflicting stores.
system.cpu09.memDep0.insertedLoads            1453041                       # Number of loads inserted to the mem dependence unit.
system.cpu09.memDep0.insertedStores              2866                       # Number of stores inserted to the mem dependence unit.
system.cpu09.misc_regfile_reads              10658762                       # number of misc regfile reads
system.cpu09.misc_regfile_writes                    1                       # number of misc regfile writes
system.cpu09.numCycles                       25292934                       # number of cpu cycles simulated
system.cpu09.numPwrStateTransitions                 5                       # Number of power state transitions
system.cpu09.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu09.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu09.pwrStateClkGateDist::samples            4                       # Distribution of time spent in the clock gated state
system.cpu09.pwrStateClkGateDist::mean   359634457964.250000                       # Distribution of time spent in the clock gated state
system.cpu09.pwrStateClkGateDist::stdev  600259774790.383057                       # Distribution of time spent in the clock gated state
system.cpu09.pwrStateClkGateDist::1000-5e+10            2     50.00%     50.00% # Distribution of time spent in the clock gated state
system.cpu09.pwrStateClkGateDist::1.5e+11-2e+11            1     25.00%     75.00% # Distribution of time spent in the clock gated state
system.cpu09.pwrStateClkGateDist::overflows            1     25.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu09.pwrStateClkGateDist::min_value     22456854                       # Distribution of time spent in the clock gated state
system.cpu09.pwrStateClkGateDist::max_value 1250843765139                       # Distribution of time spent in the clock gated state
system.cpu09.pwrStateClkGateDist::total             4                       # Distribution of time spent in the clock gated state
system.cpu09.pwrStateResidencyTicks::ON  1403622758880                       # Cumulative time (in ticks) in various power states
system.cpu09.pwrStateResidencyTicks::CLK_GATED 1438537831857                       # Cumulative time (in ticks) in various power states
system.cpu09.quiesceCycles                 8496989929                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu09.rename.BlockCycles              20028656                       # Number of cycles rename is blocking
system.cpu09.rename.CommittedMaps            20407281                       # Number of HB maps that are committed
system.cpu09.rename.IQFullEvents               729757                       # Number of times rename has blocked due to IQ full
system.cpu09.rename.IdleCycles                1478141                       # Number of cycles rename is idle
system.cpu09.rename.ROBFullEvents                  56                       # Number of times rename has blocked due to ROB full
system.cpu09.rename.RenameLookups            36257744                       # Number of register rename lookups that rename has made
system.cpu09.rename.RenamedInsts             16343676                       # Number of instructions processed by rename
system.cpu09.rename.RenamedOperands          20419420                       # Number of destination operands rename has renamed
system.cpu09.rename.RunCycles                 2907652                       # Number of cycles rename is running
system.cpu09.rename.SquashCycles                  982                       # Number of cycles rename is squashing
system.cpu09.rename.UnblockCycles              861710                       # Number of cycles rename is unblocking
system.cpu09.rename.UndoneMaps                  12139                       # Number of HB maps that are undone due to squashing
system.cpu09.rename.fp_rename_lookups         5767563                       # Number of floating rename lookups
system.cpu09.rename.int_rename_lookups       14264322                       # Number of integer rename lookups
system.cpu09.rename.serializeStallCycles         1643                       # count of cycles rename stalled for serializing inst
system.cpu09.rename.serializingInsts               35                       # count of serializing insts renamed
system.cpu09.rename.skidInsts                 1986998                       # count of insts added to the skid buffer
system.cpu09.rename.tempSerializingInsts           35                       # count of temporary serializing insts renamed
system.cpu09.rob.rob_reads                   41482500                       # The number of ROB reads
system.cpu09.rob.rob_writes                  32684639                       # The number of ROB writes
system.cpu09.timesIdled                            63                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu10.apic_clk_domain.clock               5328                       # Clock period in ticks
system.cpu10.branchPred.BTBCorrect                  0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu10.branchPred.BTBHitPct            0.000000                       # BTB Hit Percentage
system.cpu10.branchPred.BTBHits                     0                       # Number of BTB hits
system.cpu10.branchPred.BTBLookups            1677562                       # Number of BTB lookups
system.cpu10.branchPred.RASInCorrect               44                       # Number of incorrect RAS predictions.
system.cpu10.branchPred.condIncorrect             240                       # Number of conditional branches incorrect
system.cpu10.branchPred.condPredicted         2131952                       # Number of conditional branches predicted
system.cpu10.branchPred.indirectHits          1196106                       # Number of indirect target hits.
system.cpu10.branchPred.indirectLookups       1677562                       # Number of indirect predictor lookups.
system.cpu10.branchPred.indirectMisses         481456                       # Number of indirect misses.
system.cpu10.branchPred.lookups               2131952                       # Number of BP lookups
system.cpu10.branchPred.usedRAS                   687                       # Number of times the RAS was used to get a target.
system.cpu10.branchPredindirectMispredicted          146                       # Number of mispredicted indirect branches.
system.cpu10.cc_regfile_reads                10651393                       # number of cc regfile reads
system.cpu10.cc_regfile_writes                7174057                       # number of cc regfile writes
system.cpu10.commit.amos                            0                       # Number of atomic instructions committed
system.cpu10.commit.branchMispredicts             825                       # The number of times a branch was mispredicted
system.cpu10.commit.branches                  2130180                       # Number of branches committed
system.cpu10.commit.bw_lim_events              134939                       # number cycles where commit BW limit reached
system.cpu10.commit.commitNonSpecStalls          1702                       # The number of times commit has been forced to stall to communicate backwards
system.cpu10.commit.commitSquashedInsts          8972                       # The number of squashed insts skipped by commit
system.cpu10.commit.committedInsts            9163343                       # Number of instructions committed
system.cpu10.commit.committedOps             16459260                       # Number of ops (including micro ops) committed
system.cpu10.commit.committed_per_cycle::samples     25265495                       # Number of insts commited each cycle
system.cpu10.commit.committed_per_cycle::mean     0.651452                       # Number of insts commited each cycle
system.cpu10.commit.committed_per_cycle::stdev     1.590352                       # Number of insts commited each cycle
system.cpu10.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu10.commit.committed_per_cycle::0     20431389     80.87%     80.87% # Number of insts commited each cycle
system.cpu10.commit.committed_per_cycle::1      1301662      5.15%     86.02% # Number of insts commited each cycle
system.cpu10.commit.committed_per_cycle::2          726      0.00%     86.02% # Number of insts commited each cycle
system.cpu10.commit.committed_per_cycle::3      1494077      5.91%     91.94% # Number of insts commited each cycle
system.cpu10.commit.committed_per_cycle::4       943462      3.73%     95.67% # Number of insts commited each cycle
system.cpu10.commit.committed_per_cycle::5       381244      1.51%     97.18% # Number of insts commited each cycle
system.cpu10.commit.committed_per_cycle::6       131637      0.52%     97.70% # Number of insts commited each cycle
system.cpu10.commit.committed_per_cycle::7       446359      1.77%     99.47% # Number of insts commited each cycle
system.cpu10.commit.committed_per_cycle::8       134939      0.53%    100.00% # Number of insts commited each cycle
system.cpu10.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu10.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu10.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu10.commit.committed_per_cycle::total     25265495                       # Number of insts commited each cycle
system.cpu10.commit.fp_insts                  3145787                       # Number of committed floating point instructions.
system.cpu10.commit.function_calls                599                       # Number of function calls committed.
system.cpu10.commit.int_insts                12904659                       # Number of committed integer instructions.
system.cpu10.commit.loads                     1462612                       # Number of loads committed
system.cpu10.commit.membars                      1132                       # Number of memory barriers committed
system.cpu10.commit.op_class_0::No_OpClass          566      0.00%      0.00% # Class of committed instruction
system.cpu10.commit.op_class_0::IntAlu       12896524     78.35%     78.36% # Class of committed instruction
system.cpu10.commit.op_class_0::IntMult             1      0.00%     78.36% # Class of committed instruction
system.cpu10.commit.op_class_0::IntDiv              7      0.00%     78.36% # Class of committed instruction
system.cpu10.commit.op_class_0::FloatAdd            1      0.00%     78.36% # Class of committed instruction
system.cpu10.commit.op_class_0::FloatCmp            0      0.00%     78.36% # Class of committed instruction
system.cpu10.commit.op_class_0::FloatCvt            0      0.00%     78.36% # Class of committed instruction
system.cpu10.commit.op_class_0::FloatMult            0      0.00%     78.36% # Class of committed instruction
system.cpu10.commit.op_class_0::FloatMultAcc            0      0.00%     78.36% # Class of committed instruction
system.cpu10.commit.op_class_0::FloatDiv            0      0.00%     78.36% # Class of committed instruction
system.cpu10.commit.op_class_0::FloatMisc            0      0.00%     78.36% # Class of committed instruction
system.cpu10.commit.op_class_0::FloatSqrt            0      0.00%     78.36% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdAdd             0      0.00%     78.36% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdAddAcc            0      0.00%     78.36% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdAlu       1572878      9.56%     87.91% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdCmp             0      0.00%     87.91% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdCvt        524292      3.19%     91.10% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdMisc            4      0.00%     91.10% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdMult            0      0.00%     91.10% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdMultAcc            0      0.00%     91.10% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdShift            6      0.00%     91.10% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdShiftAcc            0      0.00%     91.10% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdDiv             0      0.00%     91.10% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdSqrt            0      0.00%     91.10% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdFloatAdd            0      0.00%     91.10% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdFloatAlu            0      0.00%     91.10% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdFloatCmp            0      0.00%     91.10% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdFloatCvt            0      0.00%     91.10% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdFloatDiv            0      0.00%     91.10% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdFloatMisc            0      0.00%     91.10% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdFloatMult            0      0.00%     91.10% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdFloatMultAcc            0      0.00%     91.10% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdFloatSqrt            0      0.00%     91.10% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdReduceAdd            0      0.00%     91.10% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdReduceAlu            0      0.00%     91.10% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdReduceCmp            0      0.00%     91.10% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     91.10% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     91.10% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdAes             0      0.00%     91.10% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdAesMix            0      0.00%     91.10% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdSha1Hash            0      0.00%     91.10% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdSha1Hash2            0      0.00%     91.10% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdSha256Hash            0      0.00%     91.10% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdSha256Hash2            0      0.00%     91.10% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdShaSigma2            0      0.00%     91.10% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdShaSigma3            0      0.00%     91.10% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdPredAlu            0      0.00%     91.10% # Class of committed instruction
system.cpu10.commit.op_class_0::MemRead        938315      5.70%     96.80% # Class of committed instruction
system.cpu10.commit.op_class_0::MemWrite         2361      0.01%     96.81% # Class of committed instruction
system.cpu10.commit.op_class_0::FloatMemRead       524297      3.19%    100.00% # Class of committed instruction
system.cpu10.commit.op_class_0::FloatMemWrite            8      0.00%    100.00% # Class of committed instruction
system.cpu10.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu10.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu10.commit.op_class_0::total        16459260                       # Class of committed instruction
system.cpu10.commit.refs                      1464981                       # Number of memory references committed
system.cpu10.commit.swp_count                       0                       # Number of s/w prefetches committed
system.cpu10.commit.vec_insts                       0                       # Number of committed Vector instructions.
system.cpu10.committedInsts                   9163343                       # Number of Instructions Simulated
system.cpu10.committedOps                    16459260                       # Number of Ops (including micro ops) Simulated
system.cpu10.cpi                             2.759708                       # CPI: Cycles Per Instruction
system.cpu10.cpi_total                       2.759708                       # CPI: Total CPI of All Threads
system.cpu10.decode.BlockedCycles            20752494                       # Number of cycles decode is blocked
system.cpu10.decode.DecodedInsts             16471419                       # Number of instructions handled by decode
system.cpu10.decode.IdleCycles                1372980                       # Number of cycles decode is idle
system.cpu10.decode.RunCycles                 2875274                       # Number of cycles decode is running
system.cpu10.decode.SquashCycles                  831                       # Number of cycles decode is squashing
system.cpu10.decode.UnblockCycles              265765                       # Number of cycles decode is unblocking
system.cpu10.dtb.rdAccesses                   1463112                       # TLB accesses on read requests
system.cpu10.dtb.rdMisses                        1628                       # TLB misses on read requests
system.cpu10.dtb.walker.pwrStateResidencyTicks::UNDEFINED 2842160590737                       # Cumulative time (in ticks) in various power states
system.cpu10.dtb.wrAccesses                      2559                       # TLB accesses on write requests
system.cpu10.dtb.wrMisses                           5                       # TLB misses on write requests
system.cpu10.fetch.Branches                   2131952                       # Number of branches that fetch encountered
system.cpu10.fetch.CacheLines                 1759986                       # Number of cache lines fetched
system.cpu10.fetch.Cycles                    23496713                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu10.fetch.IcacheSquashes                  60                       # Number of outstanding Icache misses that were squashed
system.cpu10.fetch.IcacheWaitRetryStallCycles          514                       # Number of stall cycles due to full MSHR
system.cpu10.fetch.Insts                      9171692                       # Number of instructions fetch has processed
system.cpu10.fetch.MiscStallCycles               2558                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu10.fetch.PendingTrapStallCycles         4096                       # Number of stall cycles due to pending traps
system.cpu10.fetch.SquashCycles                  1662                       # Number of cycles fetch has spent squashing
system.cpu10.fetch.branchRate                0.084306                       # Number of branch fetches per cycle
system.cpu10.fetch.icacheStallCycles          1762632                       # Number of cycles fetch is stalled on an Icache miss
system.cpu10.fetch.predictedBranches          1196793                       # Number of branches that fetch has predicted taken
system.cpu10.fetch.rate                      0.362687                       # Number of inst fetches per cycle
system.cpu10.fetch.rateDist::samples         25267344                       # Number of instructions fetched each cycle (Total)
system.cpu10.fetch.rateDist::mean            0.651987                       # Number of instructions fetched each cycle (Total)
system.cpu10.fetch.rateDist::stdev           1.950096                       # Number of instructions fetched each cycle (Total)
system.cpu10.fetch.rateDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu10.fetch.rateDist::0               21926681     86.78%     86.78% # Number of instructions fetched each cycle (Total)
system.cpu10.fetch.rateDist::1                 682451      2.70%     89.48% # Number of instructions fetched each cycle (Total)
system.cpu10.fetch.rateDist::2                    901      0.00%     89.48% # Number of instructions fetched each cycle (Total)
system.cpu10.fetch.rateDist::3                 617214      2.44%     91.93% # Number of instructions fetched each cycle (Total)
system.cpu10.fetch.rateDist::4                 380827      1.51%     93.43% # Number of instructions fetched each cycle (Total)
system.cpu10.fetch.rateDist::5                 198587      0.79%     94.22% # Number of instructions fetched each cycle (Total)
system.cpu10.fetch.rateDist::6                    491      0.00%     94.22% # Number of instructions fetched each cycle (Total)
system.cpu10.fetch.rateDist::7                 262635      1.04%     95.26% # Number of instructions fetched each cycle (Total)
system.cpu10.fetch.rateDist::8                1197557      4.74%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu10.fetch.rateDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu10.fetch.rateDist::min_value              0                       # Number of instructions fetched each cycle (Total)
system.cpu10.fetch.rateDist::max_value              8                       # Number of instructions fetched each cycle (Total)
system.cpu10.fetch.rateDist::total           25267344                       # Number of instructions fetched each cycle (Total)
system.cpu10.fp_regfile_reads                 5767268                       # number of floating regfile reads
system.cpu10.fp_regfile_writes                3145857                       # number of floating regfile writes
system.cpu10.idleCycles                         20808                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu10.iew.branchMispredicts                923                       # Number of branch mispredicts detected at execute
system.cpu10.iew.exec_branches                2130610                       # Number of branches executed
system.cpu10.iew.exec_nop                           0                       # number of nop insts executed
system.cpu10.iew.exec_rate                   0.840448                       # Inst execution rate
system.cpu10.iew.exec_refs                    6254209                       # number of memory reference insts executed
system.cpu10.iew.exec_stores                     2559                       # Number of stores executed
system.cpu10.iew.exec_swp                           0                       # number of swp insts executed
system.cpu10.iew.iewBlockCycles              19485565                       # Number of cycles IEW is blocking
system.cpu10.iew.iewDispLoadInsts             1463722                       # Number of dispatched load instructions
system.cpu10.iew.iewDispNonSpecInsts              642                       # Number of dispatched non-speculative instructions
system.cpu10.iew.iewDispSquashedInsts              20                       # Number of squashed instructions skipped by dispatch
system.cpu10.iew.iewDispStoreInsts               2950                       # Number of dispatched store instructions
system.cpu10.iew.iewDispatchedInsts          16468557                       # Number of instructions dispatched to IQ
system.cpu10.iew.iewExecLoadInsts             6251650                       # Number of load instructions executed
system.cpu10.iew.iewExecSquashedInsts             516                       # Number of squashed instructions skipped in execute
system.cpu10.iew.iewExecutedInsts            21253369                       # Number of executed instructions
system.cpu10.iew.iewIQFullEvents                  609                       # Number of times the IQ has become full, causing a stall
system.cpu10.iew.iewIdleCycles                      0                       # Number of cycles IEW is idle
system.cpu10.iew.iewLSQFullEvents                   0                       # Number of times the LSQ has become full, causing a stall
system.cpu10.iew.iewSquashCycles                  831                       # Number of cycles IEW is squashing
system.cpu10.iew.iewUnblockCycles               67088                       # Number of cycles IEW is unblocking
system.cpu10.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu10.iew.lsq.thread0.cacheBlocked       985060                       # Number of times an access to memory failed due to the cache being blocked
system.cpu10.iew.lsq.thread0.forwLoads           1110                       # Number of loads that had data forwarded from stores
system.cpu10.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu10.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu10.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu10.iew.lsq.thread0.memOrderViolation            1                       # Number of memory ordering violations
system.cpu10.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu10.iew.lsq.thread0.squashedLoads         1110                       # Number of loads squashed
system.cpu10.iew.lsq.thread0.squashedStores          581                       # Number of stores squashed
system.cpu10.iew.memOrderViolationEvents            1                       # Number of memory order violations
system.cpu10.iew.predictedNotTakenIncorrect          846                       # Number of branches that were predicted not taken incorrectly
system.cpu10.iew.predictedTakenIncorrect           77                       # Number of branches that were predicted taken incorrectly
system.cpu10.iew.wb_consumers                17953418                       # num instructions consuming a value
system.cpu10.iew.wb_count                    16463976                       # cumulative count of insts written-back
system.cpu10.iew.wb_fanout                   0.720388                       # average fanout of values written-back
system.cpu10.iew.wb_producers                12933424                       # num instructions producing a value
system.cpu10.iew.wb_rate                     0.651055                       # insts written-back per cycle
system.cpu10.iew.wb_sent                     16464634                       # cumulative count of insts sent to commit
system.cpu10.int_regfile_reads               23959965                       # number of integer regfile reads
system.cpu10.int_regfile_writes              10251662                       # number of integer regfile writes
system.cpu10.interrupts.pwrStateResidencyTicks::UNDEFINED 2842160590737                       # Cumulative time (in ticks) in various power states
system.cpu10.ipc                             0.362357                       # IPC: Instructions Per Cycle
system.cpu10.ipc_total                       0.362357                       # IPC: Total IPC of All Threads
system.cpu10.iq.FU_type_0::No_OpClass            1359      0.01%      0.01% # Type of FU issued
system.cpu10.iq.FU_type_0::IntAlu            12900979     60.70%     60.71% # Type of FU issued
system.cpu10.iq.FU_type_0::IntMult                  3      0.00%     60.71% # Type of FU issued
system.cpu10.iq.FU_type_0::IntDiv                   7      0.00%     60.71% # Type of FU issued
system.cpu10.iq.FU_type_0::FloatAdd                23      0.00%     60.71% # Type of FU issued
system.cpu10.iq.FU_type_0::FloatCmp                 0      0.00%     60.71% # Type of FU issued
system.cpu10.iq.FU_type_0::FloatCvt                 0      0.00%     60.71% # Type of FU issued
system.cpu10.iq.FU_type_0::FloatMult                0      0.00%     60.71% # Type of FU issued
system.cpu10.iq.FU_type_0::FloatMultAcc             0      0.00%     60.71% # Type of FU issued
system.cpu10.iq.FU_type_0::FloatDiv                 0      0.00%     60.71% # Type of FU issued
system.cpu10.iq.FU_type_0::FloatMisc                0      0.00%     60.71% # Type of FU issued
system.cpu10.iq.FU_type_0::FloatSqrt                0      0.00%     60.71% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdAdd                  0      0.00%     60.71% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdAddAcc               0      0.00%     60.71% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdAlu            1572878      7.40%     68.11% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdCmp                  0      0.00%     68.11% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdCvt             524292      2.47%     70.57% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdMisc                 4      0.00%     70.57% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdMult                 0      0.00%     70.57% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdMultAcc              0      0.00%     70.57% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdShift                8      0.00%     70.57% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdShiftAcc             0      0.00%     70.57% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdDiv                  0      0.00%     70.57% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdSqrt                 0      0.00%     70.57% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdFloatAdd             0      0.00%     70.57% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdFloatAlu             0      0.00%     70.57% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdFloatCmp             0      0.00%     70.57% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdFloatCvt             0      0.00%     70.57% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdFloatDiv             0      0.00%     70.57% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdFloatMisc            0      0.00%     70.57% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdFloatMult            0      0.00%     70.57% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     70.57% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdFloatSqrt            0      0.00%     70.57% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdReduceAdd            0      0.00%     70.57% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdReduceAlu            0      0.00%     70.57% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdReduceCmp            0      0.00%     70.57% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     70.57% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     70.57% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdAes                  0      0.00%     70.57% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdAesMix               0      0.00%     70.57% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdSha1Hash             0      0.00%     70.57% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdSha1Hash2            0      0.00%     70.57% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdSha256Hash            0      0.00%     70.57% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdSha256Hash2            0      0.00%     70.57% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdShaSigma2            0      0.00%     70.57% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdShaSigma3            0      0.00%     70.57% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdPredAlu              0      0.00%     70.57% # Type of FU issued
system.cpu10.iq.FU_type_0::MemRead             943312      4.44%     75.01% # Type of FU issued
system.cpu10.iq.FU_type_0::MemWrite              2589      0.01%     75.02% # Type of FU issued
system.cpu10.iq.FU_type_0::FloatMemRead       5308423     24.98%    100.00% # Type of FU issued
system.cpu10.iq.FU_type_0::FloatMemWrite            8      0.00%    100.00% # Type of FU issued
system.cpu10.iq.FU_type_0::IprAccess                0      0.00%    100.00% # Type of FU issued
system.cpu10.iq.FU_type_0::InstPrefetch             0      0.00%    100.00% # Type of FU issued
system.cpu10.iq.FU_type_0::total             21253885                       # Type of FU issued
system.cpu10.iq.fp_alu_accesses               8847439                       # Number of floating point alu accesses
system.cpu10.iq.fp_inst_queue_reads          16777382                       # Number of floating instruction queue reads
system.cpu10.iq.fp_inst_queue_wakeup_accesses      3145811                       # Number of floating instruction queue wakeup accesses
system.cpu10.iq.fp_inst_queue_writes          3145979                       # Number of floating instruction queue writes
system.cpu10.iq.fu_busy_cnt                    920804                       # FU busy when requested
system.cpu10.iq.fu_busy_rate                 0.043324                       # FU busy rate (busy events/executed inst)
system.cpu10.iq.fu_full::No_OpClass                 0      0.00%      0.00% # attempts to use FU when none available
system.cpu10.iq.fu_full::IntAlu                  2018      0.22%      0.22% # attempts to use FU when none available
system.cpu10.iq.fu_full::IntMult                    0      0.00%      0.22% # attempts to use FU when none available
system.cpu10.iq.fu_full::IntDiv                     0      0.00%      0.22% # attempts to use FU when none available
system.cpu10.iq.fu_full::FloatAdd                   0      0.00%      0.22% # attempts to use FU when none available
system.cpu10.iq.fu_full::FloatCmp                   0      0.00%      0.22% # attempts to use FU when none available
system.cpu10.iq.fu_full::FloatCvt                   0      0.00%      0.22% # attempts to use FU when none available
system.cpu10.iq.fu_full::FloatMult                  0      0.00%      0.22% # attempts to use FU when none available
system.cpu10.iq.fu_full::FloatMultAcc               0      0.00%      0.22% # attempts to use FU when none available
system.cpu10.iq.fu_full::FloatDiv                   0      0.00%      0.22% # attempts to use FU when none available
system.cpu10.iq.fu_full::FloatMisc                  0      0.00%      0.22% # attempts to use FU when none available
system.cpu10.iq.fu_full::FloatSqrt                  0      0.00%      0.22% # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdAdd                    0      0.00%      0.22% # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdAddAcc                 0      0.00%      0.22% # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdAlu                    0      0.00%      0.22% # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdCmp                    0      0.00%      0.22% # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdCvt                    0      0.00%      0.22% # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdMisc                   0      0.00%      0.22% # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdMult                   0      0.00%      0.22% # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdMultAcc                0      0.00%      0.22% # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdShift                  0      0.00%      0.22% # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdShiftAcc               0      0.00%      0.22% # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdDiv                    0      0.00%      0.22% # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdSqrt                   0      0.00%      0.22% # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdFloatAdd               0      0.00%      0.22% # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdFloatAlu               0      0.00%      0.22% # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdFloatCmp               0      0.00%      0.22% # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdFloatCvt               0      0.00%      0.22% # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdFloatDiv               0      0.00%      0.22% # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdFloatMisc              0      0.00%      0.22% # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdFloatMult              0      0.00%      0.22% # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdFloatMultAcc            0      0.00%      0.22% # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdFloatSqrt              0      0.00%      0.22% # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdReduceAdd              0      0.00%      0.22% # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdReduceAlu              0      0.00%      0.22% # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdReduceCmp              0      0.00%      0.22% # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdFloatReduceAdd            0      0.00%      0.22% # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdFloatReduceCmp            0      0.00%      0.22% # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdAes                    0      0.00%      0.22% # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdAesMix                 0      0.00%      0.22% # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdSha1Hash               0      0.00%      0.22% # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdSha1Hash2              0      0.00%      0.22% # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdSha256Hash             0      0.00%      0.22% # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdSha256Hash2            0      0.00%      0.22% # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdShaSigma2              0      0.00%      0.22% # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdShaSigma3              0      0.00%      0.22% # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdPredAlu                0      0.00%      0.22% # attempts to use FU when none available
system.cpu10.iq.fu_full::MemRead                  726      0.08%      0.30% # attempts to use FU when none available
system.cpu10.iq.fu_full::MemWrite                 562      0.06%      0.36% # attempts to use FU when none available
system.cpu10.iq.fu_full::FloatMemRead          917498     99.64%    100.00% # attempts to use FU when none available
system.cpu10.iq.fu_full::FloatMemWrite              0      0.00%    100.00% # attempts to use FU when none available
system.cpu10.iq.fu_full::IprAccess                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu10.iq.fu_full::InstPrefetch               0      0.00%    100.00% # attempts to use FU when none available
system.cpu10.iq.int_alu_accesses             13325891                       # Number of integer alu accesses
system.cpu10.iq.int_inst_queue_reads         51918654                       # Number of integer instruction queue reads
system.cpu10.iq.int_inst_queue_wakeup_accesses     13318165                       # Number of integer instruction queue wakeup accesses
system.cpu10.iq.int_inst_queue_writes        13331875                       # Number of integer instruction queue writes
system.cpu10.iq.iqInstsAdded                 16466695                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu10.iq.iqInstsIssued                21253885                       # Number of instructions issued
system.cpu10.iq.iqNonSpecInstsAdded              1862                       # Number of non-speculative instructions added to the IQ
system.cpu10.iq.iqSquashedInstsExamined          9296                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu10.iq.iqSquashedInstsIssued             118                       # Number of squashed instructions issued
system.cpu10.iq.iqSquashedNonSpecRemoved          160                       # Number of squashed non-spec instructions that were removed
system.cpu10.iq.iqSquashedOperandsExamined        12543                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu10.iq.issued_per_cycle::samples     25267344                       # Number of insts issued each cycle
system.cpu10.iq.issued_per_cycle::mean       0.841160                       # Number of insts issued each cycle
system.cpu10.iq.issued_per_cycle::stdev      1.993718                       # Number of insts issued each cycle
system.cpu10.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu10.iq.issued_per_cycle::0          20188439     79.90%     79.90% # Number of insts issued each cycle
system.cpu10.iq.issued_per_cycle::1            752691      2.98%     82.88% # Number of insts issued each cycle
system.cpu10.iq.issued_per_cycle::2           1302104      5.15%     88.03% # Number of insts issued each cycle
system.cpu10.iq.issued_per_cycle::3            264903      1.05%     89.08% # Number of insts issued each cycle
system.cpu10.iq.issued_per_cycle::4            263623      1.04%     90.12% # Number of insts issued each cycle
system.cpu10.iq.issued_per_cycle::5            709531      2.81%     92.93% # Number of insts issued each cycle
system.cpu10.iq.issued_per_cycle::6            264471      1.05%     93.98% # Number of insts issued each cycle
system.cpu10.iq.issued_per_cycle::7           1259352      4.98%     98.96% # Number of insts issued each cycle
system.cpu10.iq.issued_per_cycle::8            262230      1.04%    100.00% # Number of insts issued each cycle
system.cpu10.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu10.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu10.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu10.iq.issued_per_cycle::total      25267344                       # Number of insts issued each cycle
system.cpu10.iq.rate                         0.840468                       # Inst issue rate
system.cpu10.iq.vec_alu_accesses                    0                       # Number of vector alu accesses
system.cpu10.iq.vec_inst_queue_reads                0                       # Number of vector instruction queue reads
system.cpu10.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu10.iq.vec_inst_queue_writes               0                       # Number of vector instruction queue writes
system.cpu10.itb.rdAccesses                         0                       # TLB accesses on read requests
system.cpu10.itb.rdMisses                           0                       # TLB misses on read requests
system.cpu10.itb.walker.pwrStateResidencyTicks::UNDEFINED 2842160590737                       # Cumulative time (in ticks) in various power states
system.cpu10.itb.wrAccesses                   1760608                       # TLB accesses on write requests
system.cpu10.itb.wrMisses                         636                       # TLB misses on write requests
system.cpu10.memDep0.conflictingLoads            6290                       # Number of conflicting loads.
system.cpu10.memDep0.conflictingStores           2510                       # Number of conflicting stores.
system.cpu10.memDep0.insertedLoads            1463722                       # Number of loads inserted to the mem dependence unit.
system.cpu10.memDep0.insertedStores              2950                       # Number of stores inserted to the mem dependence unit.
system.cpu10.misc_regfile_reads              10515301                       # number of misc regfile reads
system.cpu10.misc_regfile_writes                    1                       # number of misc regfile writes
system.cpu10.numCycles                       25288152                       # number of cpu cycles simulated
system.cpu10.numPwrStateTransitions                 5                       # Number of power state transitions
system.cpu10.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu10.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu10.pwrStateClkGateDist::samples            4                       # Distribution of time spent in the clock gated state
system.cpu10.pwrStateClkGateDist::mean   359634371717.250000                       # Distribution of time spent in the clock gated state
system.cpu10.pwrStateClkGateDist::stdev  600259776808.144409                       # Distribution of time spent in the clock gated state
system.cpu10.pwrStateClkGateDist::1000-5e+10            2     50.00%     50.00% # Distribution of time spent in the clock gated state
system.cpu10.pwrStateClkGateDist::1.5e+11-2e+11            1     25.00%     75.00% # Distribution of time spent in the clock gated state
system.cpu10.pwrStateClkGateDist::overflows            1     25.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu10.pwrStateClkGateDist::min_value     22456854                       # Distribution of time spent in the clock gated state
system.cpu10.pwrStateClkGateDist::max_value 1250843694210                       # Distribution of time spent in the clock gated state
system.cpu10.pwrStateClkGateDist::total             4                       # Distribution of time spent in the clock gated state
system.cpu10.pwrStateResidencyTicks::ON  1403623103868                       # Cumulative time (in ticks) in various power states
system.cpu10.pwrStateResidencyTicks::CLK_GATED 1438537486869                       # Cumulative time (in ticks) in various power states
system.cpu10.quiesceCycles                 8496995022                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu10.rename.BlockCycles              19692739                       # Number of cycles rename is blocking
system.cpu10.rename.CommittedMaps            20566511                       # Number of HB maps that are committed
system.cpu10.rename.IQFullEvents               992048                       # Number of times rename has blocked due to IQ full
system.cpu10.rename.IdleCycles                1505483                       # Number of cycles rename is idle
system.cpu10.rename.ROBFullEvents                  39                       # Number of times rename has blocked due to ROB full
system.cpu10.rename.RenameLookups            36544434                       # Number of register rename lookups that rename has made
system.cpu10.rename.RenamedInsts             16470208                       # Number of instructions processed by rename
system.cpu10.rename.RenamedOperands          20577829                       # Number of destination operands rename has renamed
system.cpu10.rename.RunCycles                 3008228                       # Number of cycles rename is running
system.cpu10.rename.SquashCycles                  831                       # Number of cycles rename is squashing
system.cpu10.rename.UnblockCycles             1058462                       # Number of cycles rename is unblocking
system.cpu10.rename.UndoneMaps                  11318                       # Number of HB maps that are undone due to squashing
system.cpu10.rename.fp_rename_lookups         5767563                       # Number of floating rename lookups
system.cpu10.rename.int_rename_lookups       14392212                       # Number of integer rename lookups
system.cpu10.rename.serializeStallCycles         1601                       # count of cycles rename stalled for serializing inst
system.cpu10.rename.serializingInsts               35                       # count of serializing insts renamed
system.cpu10.rename.skidInsts                 1921793                       # count of insts added to the skid buffer
system.cpu10.rename.tempSerializingInsts           35                       # count of temporary serializing insts renamed
system.cpu10.rob.rob_reads                   41598736                       # The number of ROB reads
system.cpu10.rob.rob_writes                  32938312                       # The number of ROB writes
system.cpu10.timesIdled                            69                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu11.apic_clk_domain.clock               5328                       # Clock period in ticks
system.cpu11.branchPred.BTBCorrect                  0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu11.branchPred.BTBHitPct            0.000000                       # BTB Hit Percentage
system.cpu11.branchPred.BTBHits                     0                       # Number of BTB hits
system.cpu11.branchPred.BTBLookups            1646719                       # Number of BTB lookups
system.cpu11.branchPred.RASInCorrect               37                       # Number of incorrect RAS predictions.
system.cpu11.branchPred.condIncorrect             221                       # Number of conditional branches incorrect
system.cpu11.branchPred.condPredicted         2098140                       # Number of conditional branches predicted
system.cpu11.branchPred.indirectHits          1179274                       # Number of indirect target hits.
system.cpu11.branchPred.indirectLookups       1646719                       # Number of indirect predictor lookups.
system.cpu11.branchPred.indirectMisses         467445                       # Number of indirect misses.
system.cpu11.branchPred.lookups               2098140                       # Number of BP lookups
system.cpu11.branchPred.usedRAS                   701                       # Number of times the RAS was used to get a target.
system.cpu11.branchPredindirectMispredicted          139                       # Number of mispredicted indirect branches.
system.cpu11.cc_regfile_reads                10483009                       # number of cc regfile reads
system.cpu11.cc_regfile_writes                7072972                       # number of cc regfile writes
system.cpu11.commit.amos                            0                       # Number of atomic instructions committed
system.cpu11.commit.branchMispredicts            1043                       # The number of times a branch was mispredicted
system.cpu11.commit.branches                  2096457                       # Number of branches committed
system.cpu11.commit.bw_lim_events              135414                       # number cycles where commit BW limit reached
system.cpu11.commit.commitNonSpecStalls          1699                       # The number of times commit has been forced to stall to communicate backwards
system.cpu11.commit.commitSquashedInsts          8386                       # The number of squashed insts skipped by commit
system.cpu11.commit.committedInsts            9045309                       # Number of instructions committed
system.cpu11.commit.committedOps             16257188                       # Number of ops (including micro ops) committed
system.cpu11.commit.committed_per_cycle::samples     25265910                       # Number of insts commited each cycle
system.cpu11.commit.committed_per_cycle::mean     0.643444                       # Number of insts commited each cycle
system.cpu11.commit.committed_per_cycle::stdev     1.584720                       # Number of insts commited each cycle
system.cpu11.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu11.commit.committed_per_cycle::0     20507357     81.17%     81.17% # Number of insts commited each cycle
system.cpu11.commit.committed_per_cycle::1      1273789      5.04%     86.21% # Number of insts commited each cycle
system.cpu11.commit.committed_per_cycle::2          693      0.00%     86.21% # Number of insts commited each cycle
system.cpu11.commit.committed_per_cycle::3      1466270      5.80%     92.01% # Number of insts commited each cycle
system.cpu11.commit.committed_per_cycle::4       929545      3.68%     95.69% # Number of insts commited each cycle
system.cpu11.commit.committed_per_cycle::5       378352      1.50%     97.19% # Number of insts commited each cycle
system.cpu11.commit.committed_per_cycle::6       131479      0.52%     97.71% # Number of insts commited each cycle
system.cpu11.commit.committed_per_cycle::7       443011      1.75%     99.46% # Number of insts commited each cycle
system.cpu11.commit.committed_per_cycle::8       135414      0.54%    100.00% # Number of insts commited each cycle
system.cpu11.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu11.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu11.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu11.commit.committed_per_cycle::total     25265910                       # Number of insts commited each cycle
system.cpu11.commit.fp_insts                  3145787                       # Number of committed floating point instructions.
system.cpu11.commit.function_calls                590                       # Number of function calls committed.
system.cpu11.commit.int_insts                12719435                       # Number of committed integer instructions.
system.cpu11.commit.loads                     1445727                       # Number of loads committed
system.cpu11.commit.membars                      1130                       # Number of memory barriers committed
system.cpu11.commit.op_class_0::No_OpClass          565      0.00%      0.00% # Class of committed instruction
system.cpu11.commit.op_class_0::IntAlu       12711355     78.19%     78.19% # Class of committed instruction
system.cpu11.commit.op_class_0::IntMult             1      0.00%     78.19% # Class of committed instruction
system.cpu11.commit.op_class_0::IntDiv              7      0.00%     78.19% # Class of committed instruction
system.cpu11.commit.op_class_0::FloatAdd            1      0.00%     78.19% # Class of committed instruction
system.cpu11.commit.op_class_0::FloatCmp            0      0.00%     78.19% # Class of committed instruction
system.cpu11.commit.op_class_0::FloatCvt            0      0.00%     78.19% # Class of committed instruction
system.cpu11.commit.op_class_0::FloatMult            0      0.00%     78.19% # Class of committed instruction
system.cpu11.commit.op_class_0::FloatMultAcc            0      0.00%     78.19% # Class of committed instruction
system.cpu11.commit.op_class_0::FloatDiv            0      0.00%     78.19% # Class of committed instruction
system.cpu11.commit.op_class_0::FloatMisc            0      0.00%     78.19% # Class of committed instruction
system.cpu11.commit.op_class_0::FloatSqrt            0      0.00%     78.19% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdAdd             0      0.00%     78.19% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdAddAcc            0      0.00%     78.19% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdAlu       1572878      9.67%     87.87% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdCmp             0      0.00%     87.87% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdCvt        524292      3.22%     91.09% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdMisc            4      0.00%     91.09% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdMult            0      0.00%     91.09% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdMultAcc            0      0.00%     91.09% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdShift            6      0.00%     91.09% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdShiftAcc            0      0.00%     91.09% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdDiv             0      0.00%     91.09% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdSqrt            0      0.00%     91.09% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdFloatAdd            0      0.00%     91.09% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdFloatAlu            0      0.00%     91.09% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdFloatCmp            0      0.00%     91.09% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdFloatCvt            0      0.00%     91.09% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdFloatDiv            0      0.00%     91.09% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdFloatMisc            0      0.00%     91.09% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdFloatMult            0      0.00%     91.09% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdFloatMultAcc            0      0.00%     91.09% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdFloatSqrt            0      0.00%     91.09% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdReduceAdd            0      0.00%     91.09% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdReduceAlu            0      0.00%     91.09% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdReduceCmp            0      0.00%     91.09% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     91.09% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     91.09% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdAes             0      0.00%     91.09% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdAesMix            0      0.00%     91.09% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdSha1Hash            0      0.00%     91.09% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdSha1Hash2            0      0.00%     91.09% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdSha256Hash            0      0.00%     91.09% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdSha256Hash2            0      0.00%     91.09% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdShaSigma2            0      0.00%     91.09% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdShaSigma3            0      0.00%     91.09% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdPredAlu            0      0.00%     91.09% # Class of committed instruction
system.cpu11.commit.op_class_0::MemRead        921430      5.67%     96.76% # Class of committed instruction
system.cpu11.commit.op_class_0::MemWrite         2344      0.01%     96.77% # Class of committed instruction
system.cpu11.commit.op_class_0::FloatMemRead       524297      3.23%    100.00% # Class of committed instruction
system.cpu11.commit.op_class_0::FloatMemWrite            8      0.00%    100.00% # Class of committed instruction
system.cpu11.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu11.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu11.commit.op_class_0::total        16257188                       # Class of committed instruction
system.cpu11.commit.refs                      1448079                       # Number of memory references committed
system.cpu11.commit.swp_count                       0                       # Number of s/w prefetches committed
system.cpu11.commit.vec_insts                       0                       # Number of committed Vector instructions.
system.cpu11.committedInsts                   9045309                       # Number of Instructions Simulated
system.cpu11.committedOps                    16257188                       # Number of Ops (including micro ops) Simulated
system.cpu11.cpi                             2.794944                       # CPI: Cycles Per Instruction
system.cpu11.cpi_total                       2.794944                       # CPI: Total CPI of All Threads
system.cpu11.decode.BlockedCycles            20827178                       # Number of cycles decode is blocked
system.cpu11.decode.DecodedInsts             16268750                       # Number of instructions handled by decode
system.cpu11.decode.IdleCycles                1346235                       # Number of cycles decode is idle
system.cpu11.decode.RunCycles                 2696672                       # Number of cycles decode is running
system.cpu11.decode.SquashCycles                 1056                       # Number of cycles decode is squashing
system.cpu11.decode.UnblockCycles              396826                       # Number of cycles decode is unblocking
system.cpu11.dtb.rdAccesses                   1446249                       # TLB accesses on read requests
system.cpu11.dtb.rdMisses                        1630                       # TLB misses on read requests
system.cpu11.dtb.walker.pwrStateResidencyTicks::UNDEFINED 2842160590737                       # Cumulative time (in ticks) in various power states
system.cpu11.dtb.wrAccesses                      2475                       # TLB accesses on write requests
system.cpu11.dtb.wrMisses                           5                       # TLB misses on write requests
system.cpu11.fetch.Branches                   2098140                       # Number of branches that fetch encountered
system.cpu11.fetch.CacheLines                 1732116                       # Number of cache lines fetched
system.cpu11.fetch.Cycles                    23523514                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu11.fetch.IcacheSquashes                  66                       # Number of outstanding Icache misses that were squashed
system.cpu11.fetch.IcacheWaitRetryStallCycles          638                       # Number of stall cycles due to full MSHR
system.cpu11.fetch.Insts                      9052766                       # Number of instructions fetch has processed
system.cpu11.fetch.MiscStallCycles               2753                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu11.fetch.PendingTrapStallCycles         5578                       # Number of stall cycles due to pending traps
system.cpu11.fetch.SquashCycles                  2112                       # Number of cycles fetch has spent squashing
system.cpu11.fetch.branchRate                0.082992                       # Number of branch fetches per cycle
system.cpu11.fetch.icacheStallCycles          1734428                       # Number of cycles fetch is stalled on an Icache miss
system.cpu11.fetch.predictedBranches          1179975                       # Number of branches that fetch has predicted taken
system.cpu11.fetch.rate                      0.358084                       # Number of inst fetches per cycle
system.cpu11.fetch.rateDist::samples         25267967                       # Number of instructions fetched each cycle (Total)
system.cpu11.fetch.rateDist::mean            0.643928                       # Number of instructions fetched each cycle (Total)
system.cpu11.fetch.rateDist::stdev           1.929084                       # Number of instructions fetched each cycle (Total)
system.cpu11.fetch.rateDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu11.fetch.rateDist::0               21975082     86.97%     86.97% # Number of instructions fetched each cycle (Total)
system.cpu11.fetch.rateDist::1                 603021      2.39%     89.35% # Number of instructions fetched each cycle (Total)
system.cpu11.fetch.rateDist::2                    895      0.00%     89.36% # Number of instructions fetched each cycle (Total)
system.cpu11.fetch.rateDist::3                 668830      2.65%     92.01% # Number of instructions fetched each cycle (Total)
system.cpu11.fetch.rateDist::4                 377583      1.49%     93.50% # Number of instructions fetched each cycle (Total)
system.cpu11.fetch.rateDist::5                 264407      1.05%     94.55% # Number of instructions fetched each cycle (Total)
system.cpu11.fetch.rateDist::6                    499      0.00%     94.55% # Number of instructions fetched each cycle (Total)
system.cpu11.fetch.rateDist::7                 197111      0.78%     95.33% # Number of instructions fetched each cycle (Total)
system.cpu11.fetch.rateDist::8                1180539      4.67%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu11.fetch.rateDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu11.fetch.rateDist::min_value              0                       # Number of instructions fetched each cycle (Total)
system.cpu11.fetch.rateDist::max_value              8                       # Number of instructions fetched each cycle (Total)
system.cpu11.fetch.rateDist::total           25267967                       # Number of instructions fetched each cycle (Total)
system.cpu11.fp_regfile_reads                 5767268                       # number of floating regfile reads
system.cpu11.fp_regfile_writes                3145857                       # number of floating regfile writes
system.cpu11.idleCycles                         13167                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu11.iew.branchMispredicts               1140                       # Number of branch mispredicts detected at execute
system.cpu11.iew.exec_branches                2096902                       # Number of branches executed
system.cpu11.iew.exec_nop                           0                       # number of nop insts executed
system.cpu11.iew.exec_rate                   0.840471                       # Inst execution rate
system.cpu11.iew.exec_refs                    6433938                       # number of memory reference insts executed
system.cpu11.iew.exec_stores                     2475                       # Number of stores executed
system.cpu11.iew.exec_swp                           0                       # number of swp insts executed
system.cpu11.iew.iewBlockCycles              19624448                       # Number of cycles IEW is blocking
system.cpu11.iew.iewDispLoadInsts             1446743                       # Number of dispatched load instructions
system.cpu11.iew.iewDispNonSpecInsts              640                       # Number of dispatched non-speculative instructions
system.cpu11.iew.iewDispSquashedInsts              20                       # Number of squashed instructions skipped by dispatch
system.cpu11.iew.iewDispStoreInsts               2777                       # Number of dispatched store instructions
system.cpu11.iew.iewDispatchedInsts          16266148                       # Number of instructions dispatched to IQ
system.cpu11.iew.iewExecLoadInsts             6431463                       # Number of load instructions executed
system.cpu11.iew.iewExecSquashedInsts             498                       # Number of squashed instructions skipped in execute
system.cpu11.iew.iewExecutedInsts            21248061                       # Number of executed instructions
system.cpu11.iew.iewIQFullEvents                  573                       # Number of times the IQ has become full, causing a stall
system.cpu11.iew.iewIdleCycles                      0                       # Number of cycles IEW is idle
system.cpu11.iew.iewLSQFullEvents                   0                       # Number of times the LSQ has become full, causing a stall
system.cpu11.iew.iewSquashCycles                 1056                       # Number of cycles IEW is squashing
system.cpu11.iew.iewUnblockCycles               67051                       # Number of cycles IEW is unblocking
system.cpu11.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu11.iew.lsq.thread0.cacheBlocked      1050610                       # Number of times an access to memory failed due to the cache being blocked
system.cpu11.iew.lsq.thread0.forwLoads           1128                       # Number of loads that had data forwarded from stores
system.cpu11.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu11.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu11.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu11.iew.lsq.thread0.memOrderViolation            6                       # Number of memory ordering violations
system.cpu11.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu11.iew.lsq.thread0.squashedLoads         1016                       # Number of loads squashed
system.cpu11.iew.lsq.thread0.squashedStores          425                       # Number of stores squashed
system.cpu11.iew.memOrderViolationEvents            6                       # Number of memory order violations
system.cpu11.iew.predictedNotTakenIncorrect         1072                       # Number of branches that were predicted not taken incorrectly
system.cpu11.iew.predictedTakenIncorrect           68                       # Number of branches that were predicted taken incorrectly
system.cpu11.iew.wb_consumers                17699536                       # num instructions consuming a value
system.cpu11.iew.wb_count                    16261729                       # cumulative count of insts written-back
system.cpu11.iew.wb_fanout                   0.722161                       # average fanout of values written-back
system.cpu11.iew.wb_producers                12781908                       # num instructions producing a value
system.cpu11.iew.wb_rate                     0.643236                       # insts written-back per cycle
system.cpu11.iew.wb_sent                     16262624                       # cumulative count of insts sent to commit
system.cpu11.int_regfile_reads               24150581                       # number of integer regfile reads
system.cpu11.int_regfile_writes              10100055                       # number of integer regfile writes
system.cpu11.interrupts.pwrStateResidencyTicks::UNDEFINED 2842160590737                       # Cumulative time (in ticks) in various power states
system.cpu11.ipc                             0.357789                       # IPC: Instructions Per Cycle
system.cpu11.ipc_total                       0.357789                       # IPC: Total IPC of All Threads
system.cpu11.iq.FU_type_0::No_OpClass            1571      0.01%      0.01% # Type of FU issued
system.cpu11.iq.FU_type_0::IntAlu            12715720     59.84%     59.85% # Type of FU issued
system.cpu11.iq.FU_type_0::IntMult                  3      0.00%     59.85% # Type of FU issued
system.cpu11.iq.FU_type_0::IntDiv                   7      0.00%     59.85% # Type of FU issued
system.cpu11.iq.FU_type_0::FloatAdd                23      0.00%     59.85% # Type of FU issued
system.cpu11.iq.FU_type_0::FloatCmp                 0      0.00%     59.85% # Type of FU issued
system.cpu11.iq.FU_type_0::FloatCvt                 0      0.00%     59.85% # Type of FU issued
system.cpu11.iq.FU_type_0::FloatMult                0      0.00%     59.85% # Type of FU issued
system.cpu11.iq.FU_type_0::FloatMultAcc             0      0.00%     59.85% # Type of FU issued
system.cpu11.iq.FU_type_0::FloatDiv                 0      0.00%     59.85% # Type of FU issued
system.cpu11.iq.FU_type_0::FloatMisc                0      0.00%     59.85% # Type of FU issued
system.cpu11.iq.FU_type_0::FloatSqrt                0      0.00%     59.85% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdAdd                  0      0.00%     59.85% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdAddAcc               0      0.00%     59.85% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdAlu            1572878      7.40%     67.25% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdCmp                  0      0.00%     67.25% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdCvt             524292      2.47%     69.72% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdMisc                 4      0.00%     69.72% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdMult                 0      0.00%     69.72% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdMultAcc              0      0.00%     69.72% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdShift                8      0.00%     69.72% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdShiftAcc             0      0.00%     69.72% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdDiv                  0      0.00%     69.72% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdSqrt                 0      0.00%     69.72% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdFloatAdd             0      0.00%     69.72% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdFloatAlu             0      0.00%     69.72% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdFloatCmp             0      0.00%     69.72% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdFloatCvt             0      0.00%     69.72% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdFloatDiv             0      0.00%     69.72% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdFloatMisc            0      0.00%     69.72% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdFloatMult            0      0.00%     69.72% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     69.72% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdFloatSqrt            0      0.00%     69.72% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdReduceAdd            0      0.00%     69.72% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdReduceAlu            0      0.00%     69.72% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdReduceCmp            0      0.00%     69.72% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     69.72% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     69.72% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdAes                  0      0.00%     69.72% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdAesMix               0      0.00%     69.72% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdSha1Hash             0      0.00%     69.72% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdSha1Hash2            0      0.00%     69.72% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdSha256Hash            0      0.00%     69.72% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdSha256Hash2            0      0.00%     69.72% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdShaSigma2            0      0.00%     69.72% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdShaSigma3            0      0.00%     69.72% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdPredAlu              0      0.00%     69.72% # Type of FU issued
system.cpu11.iq.FU_type_0::MemRead             926541      4.36%     74.08% # Type of FU issued
system.cpu11.iq.FU_type_0::MemWrite              2495      0.01%     74.09% # Type of FU issued
system.cpu11.iq.FU_type_0::FloatMemRead       5505009     25.91%    100.00% # Type of FU issued
system.cpu11.iq.FU_type_0::FloatMemWrite            8      0.00%    100.00% # Type of FU issued
system.cpu11.iq.FU_type_0::IprAccess                0      0.00%    100.00% # Type of FU issued
system.cpu11.iq.FU_type_0::InstPrefetch             0      0.00%    100.00% # Type of FU issued
system.cpu11.iq.FU_type_0::total             21248559                       # Type of FU issued
system.cpu11.iq.fp_alu_accesses               8912954                       # Number of floating point alu accesses
system.cpu11.iq.fp_inst_queue_reads          17039483                       # Number of floating instruction queue reads
system.cpu11.iq.fp_inst_queue_wakeup_accesses      3145811                       # Number of floating instruction queue wakeup accesses
system.cpu11.iq.fp_inst_queue_writes          3145979                       # Number of floating instruction queue writes
system.cpu11.iq.fu_busy_cnt                    790273                       # FU busy when requested
system.cpu11.iq.fu_busy_rate                 0.037192                       # FU busy rate (busy events/executed inst)
system.cpu11.iq.fu_full::No_OpClass                 0      0.00%      0.00% # attempts to use FU when none available
system.cpu11.iq.fu_full::IntAlu                  2563      0.32%      0.32% # attempts to use FU when none available
system.cpu11.iq.fu_full::IntMult                    0      0.00%      0.32% # attempts to use FU when none available
system.cpu11.iq.fu_full::IntDiv                     0      0.00%      0.32% # attempts to use FU when none available
system.cpu11.iq.fu_full::FloatAdd                   0      0.00%      0.32% # attempts to use FU when none available
system.cpu11.iq.fu_full::FloatCmp                   0      0.00%      0.32% # attempts to use FU when none available
system.cpu11.iq.fu_full::FloatCvt                   0      0.00%      0.32% # attempts to use FU when none available
system.cpu11.iq.fu_full::FloatMult                  0      0.00%      0.32% # attempts to use FU when none available
system.cpu11.iq.fu_full::FloatMultAcc               0      0.00%      0.32% # attempts to use FU when none available
system.cpu11.iq.fu_full::FloatDiv                   0      0.00%      0.32% # attempts to use FU when none available
system.cpu11.iq.fu_full::FloatMisc                  0      0.00%      0.32% # attempts to use FU when none available
system.cpu11.iq.fu_full::FloatSqrt                  0      0.00%      0.32% # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdAdd                    0      0.00%      0.32% # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdAddAcc                 0      0.00%      0.32% # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdAlu                    0      0.00%      0.32% # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdCmp                    0      0.00%      0.32% # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdCvt                    0      0.00%      0.32% # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdMisc                   0      0.00%      0.32% # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdMult                   0      0.00%      0.32% # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdMultAcc                0      0.00%      0.32% # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdShift                  0      0.00%      0.32% # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdShiftAcc               0      0.00%      0.32% # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdDiv                    0      0.00%      0.32% # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdSqrt                   0      0.00%      0.32% # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdFloatAdd               0      0.00%      0.32% # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdFloatAlu               0      0.00%      0.32% # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdFloatCmp               0      0.00%      0.32% # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdFloatCvt               0      0.00%      0.32% # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdFloatDiv               0      0.00%      0.32% # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdFloatMisc              0      0.00%      0.32% # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdFloatMult              0      0.00%      0.32% # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdFloatMultAcc            0      0.00%      0.32% # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdFloatSqrt              0      0.00%      0.32% # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdReduceAdd              0      0.00%      0.32% # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdReduceAlu              0      0.00%      0.32% # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdReduceCmp              0      0.00%      0.32% # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdFloatReduceAdd            0      0.00%      0.32% # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdFloatReduceCmp            0      0.00%      0.32% # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdAes                    0      0.00%      0.32% # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdAesMix                 0      0.00%      0.32% # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdSha1Hash               0      0.00%      0.32% # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdSha1Hash2              0      0.00%      0.32% # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdSha256Hash             0      0.00%      0.32% # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdSha256Hash2            0      0.00%      0.32% # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdShaSigma2              0      0.00%      0.32% # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdShaSigma3              0      0.00%      0.32% # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdPredAlu                0      0.00%      0.32% # attempts to use FU when none available
system.cpu11.iq.fu_full::MemRead                  728      0.09%      0.42% # attempts to use FU when none available
system.cpu11.iq.fu_full::MemWrite                 555      0.07%      0.49% # attempts to use FU when none available
system.cpu11.iq.fu_full::FloatMemRead          786427     99.51%    100.00% # attempts to use FU when none available
system.cpu11.iq.fu_full::FloatMemWrite              0      0.00%    100.00% # attempts to use FU when none available
system.cpu11.iq.fu_full::IprAccess                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu11.iq.fu_full::InstPrefetch               0      0.00%    100.00% # attempts to use FU when none available
system.cpu11.iq.int_alu_accesses             13124307                       # Number of integer alu accesses
system.cpu11.iq.int_inst_queue_reads         51516028                       # Number of integer instruction queue reads
system.cpu11.iq.int_inst_queue_wakeup_accesses     13115918                       # Number of integer instruction queue wakeup accesses
system.cpu11.iq.int_inst_queue_writes        13129134                       # Number of integer instruction queue writes
system.cpu11.iq.iqInstsAdded                 16264292                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu11.iq.iqInstsIssued                21248559                       # Number of instructions issued
system.cpu11.iq.iqNonSpecInstsAdded              1856                       # Number of non-speculative instructions added to the IQ
system.cpu11.iq.iqSquashedInstsExamined          8959                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu11.iq.iqSquashedInstsIssued             153                       # Number of squashed instructions issued
system.cpu11.iq.iqSquashedNonSpecRemoved          157                       # Number of squashed non-spec instructions that were removed
system.cpu11.iq.iqSquashedOperandsExamined        11239                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu11.iq.issued_per_cycle::samples     25267967                       # Number of insts issued each cycle
system.cpu11.iq.issued_per_cycle::mean       0.840929                       # Number of insts issued each cycle
system.cpu11.iq.issued_per_cycle::stdev      1.986889                       # Number of insts issued each cycle
system.cpu11.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu11.iq.issued_per_cycle::0          20119371     79.62%     79.62% # Number of insts issued each cycle
system.cpu11.iq.issued_per_cycle::1            870082      3.44%     83.07% # Number of insts issued each cycle
system.cpu11.iq.issued_per_cycle::2           1274263      5.04%     88.11% # Number of insts issued each cycle
system.cpu11.iq.issued_per_cycle::3            133797      0.53%     88.64% # Number of insts issued each cycle
system.cpu11.iq.issued_per_cycle::4            460184      1.82%     90.46% # Number of insts issued each cycle
system.cpu11.iq.issued_per_cycle::5            575249      2.28%     92.74% # Number of insts issued each cycle
system.cpu11.iq.issued_per_cycle::6            395802      1.57%     94.30% # Number of insts issued each cycle
system.cpu11.iq.issued_per_cycle::7           1176985      4.66%     98.96% # Number of insts issued each cycle
system.cpu11.iq.issued_per_cycle::8            262234      1.04%    100.00% # Number of insts issued each cycle
system.cpu11.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu11.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu11.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu11.iq.issued_per_cycle::total      25267967                       # Number of insts issued each cycle
system.cpu11.iq.rate                         0.840491                       # Inst issue rate
system.cpu11.iq.vec_alu_accesses                    0                       # Number of vector alu accesses
system.cpu11.iq.vec_inst_queue_reads                0                       # Number of vector instruction queue reads
system.cpu11.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu11.iq.vec_inst_queue_writes               0                       # Number of vector instruction queue writes
system.cpu11.itb.rdAccesses                         0                       # TLB accesses on read requests
system.cpu11.itb.rdMisses                           0                       # TLB misses on read requests
system.cpu11.itb.walker.pwrStateResidencyTicks::UNDEFINED 2842160590737                       # Cumulative time (in ticks) in various power states
system.cpu11.itb.wrAccesses                   1732974                       # TLB accesses on write requests
system.cpu11.itb.wrMisses                         872                       # TLB misses on write requests
system.cpu11.memDep0.conflictingLoads            6267                       # Number of conflicting loads.
system.cpu11.memDep0.conflictingStores           2378                       # Number of conflicting stores.
system.cpu11.memDep0.insertedLoads            1446743                       # Number of loads inserted to the mem dependence unit.
system.cpu11.memDep0.insertedStores              2777                       # Number of stores inserted to the mem dependence unit.
system.cpu11.misc_regfile_reads              10627577                       # number of misc regfile reads
system.cpu11.misc_regfile_writes                    1                       # number of misc regfile writes
system.cpu11.numCycles                       25281134                       # number of cpu cycles simulated
system.cpu11.numPwrStateTransitions                 5                       # Number of power state transitions
system.cpu11.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu11.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu11.pwrStateClkGateDist::samples            4                       # Distribution of time spent in the clock gated state
system.cpu11.pwrStateClkGateDist::mean   359634424497.750000                       # Distribution of time spent in the clock gated state
system.cpu11.pwrStateClkGateDist::stdev  600259734566.511841                       # Distribution of time spent in the clock gated state
system.cpu11.pwrStateClkGateDist::1000-5e+10            2     50.00%     50.00% # Distribution of time spent in the clock gated state
system.cpu11.pwrStateClkGateDist::1.5e+11-2e+11            1     25.00%     75.00% # Distribution of time spent in the clock gated state
system.cpu11.pwrStateClkGateDist::overflows            1     25.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu11.pwrStateClkGateDist::min_value     22456854                       # Distribution of time spent in the clock gated state
system.cpu11.pwrStateClkGateDist::max_value 1250843644260                       # Distribution of time spent in the clock gated state
system.cpu11.pwrStateClkGateDist::total             4                       # Distribution of time spent in the clock gated state
system.cpu11.pwrStateResidencyTicks::ON  1403622892746                       # Cumulative time (in ticks) in various power states
system.cpu11.pwrStateResidencyTicks::CLK_GATED 1438537697991                       # Cumulative time (in ticks) in various power states
system.cpu11.quiesceCycles                 8497002282                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu11.rename.BlockCycles              20029563                       # Number of cycles rename is blocking
system.cpu11.rename.CommittedMaps            20313905                       # Number of HB maps that are committed
system.cpu11.rename.IQFullEvents               729854                       # Number of times rename has blocked due to IQ full
system.cpu11.rename.IdleCycles                1478715                       # Number of cycles rename is idle
system.cpu11.rename.ROBFullEvents                  60                       # Number of times rename has blocked due to ROB full
system.cpu11.rename.RenameLookups            36086929                       # Number of register rename lookups that rename has made
system.cpu11.rename.RenamedInsts             16267610                       # Number of instructions processed by rename
system.cpu11.rename.RenamedOperands          20324505                       # Number of destination operands rename has renamed
system.cpu11.rename.RunCycles                 2895181                       # Number of cycles rename is running
system.cpu11.rename.SquashCycles                 1056                       # Number of cycles rename is squashing
system.cpu11.rename.UnblockCycles              861831                       # Number of cycles rename is unblocking
system.cpu11.rename.UndoneMaps                  10600                       # Number of HB maps that are undone due to squashing
system.cpu11.rename.fp_rename_lookups         5767563                       # Number of floating rename lookups
system.cpu11.rename.int_rename_lookups       14188188                       # Number of integer rename lookups
system.cpu11.rename.serializeStallCycles         1621                       # count of cycles rename stalled for serializing inst
system.cpu11.rename.serializingInsts               35                       # count of serializing insts renamed
system.cpu11.rename.skidInsts                 1987217                       # count of insts added to the skid buffer
system.cpu11.rename.tempSerializingInsts           35                       # count of temporary serializing insts renamed
system.cpu11.rob.rob_reads                   41395979                       # The number of ROB reads
system.cpu11.rob.rob_writes                  32533205                       # The number of ROB writes
system.cpu11.timesIdled                            67                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu12.apic_clk_domain.clock               5328                       # Clock period in ticks
system.cpu12.branchPred.BTBCorrect                  0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu12.branchPred.BTBHitPct            0.000000                       # BTB Hit Percentage
system.cpu12.branchPred.BTBHits                     0                       # Number of BTB hits
system.cpu12.branchPred.BTBLookups            1669614                       # Number of BTB lookups
system.cpu12.branchPred.RASInCorrect               31                       # Number of incorrect RAS predictions.
system.cpu12.branchPred.condIncorrect             214                       # Number of conditional branches incorrect
system.cpu12.branchPred.condPredicted         2118300                       # Number of conditional branches predicted
system.cpu12.branchPred.indirectHits          1189443                       # Number of indirect target hits.
system.cpu12.branchPred.indirectLookups       1669614                       # Number of indirect predictor lookups.
system.cpu12.branchPred.indirectMisses         480171                       # Number of indirect misses.
system.cpu12.branchPred.lookups               2118300                       # Number of BP lookups
system.cpu12.branchPred.usedRAS                   640                       # Number of times the RAS was used to get a target.
system.cpu12.branchPredindirectMispredicted          136                       # Number of mispredicted indirect branches.
system.cpu12.cc_regfile_reads                10584671                       # number of cc regfile reads
system.cpu12.cc_regfile_writes                7134105                       # number of cc regfile writes
system.cpu12.commit.amos                            0                       # Number of atomic instructions committed
system.cpu12.commit.branchMispredicts            1063                       # The number of times a branch was mispredicted
system.cpu12.commit.branches                  2116658                       # Number of branches committed
system.cpu12.commit.bw_lim_events              135427                       # number cycles where commit BW limit reached
system.cpu12.commit.commitNonSpecStalls          1678                       # The number of times commit has been forced to stall to communicate backwards
system.cpu12.commit.commitSquashedInsts          8323                       # The number of squashed insts skipped by commit
system.cpu12.commit.committedInsts            9115948                       # Number of instructions committed
system.cpu12.commit.committedOps             16378331                       # Number of ops (including micro ops) committed
system.cpu12.commit.committed_per_cycle::samples     25251496                       # Number of insts commited each cycle
system.cpu12.commit.committed_per_cycle::mean     0.648608                       # Number of insts commited each cycle
system.cpu12.commit.committed_per_cycle::stdev     1.586312                       # Number of insts commited each cycle
system.cpu12.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu12.commit.committed_per_cycle::0     20433804     80.92%     80.92% # Number of insts commited each cycle
system.cpu12.commit.committed_per_cycle::1      1299747      5.15%     86.07% # Number of insts commited each cycle
system.cpu12.commit.committed_per_cycle::2          680      0.00%     86.07% # Number of insts commited each cycle
system.cpu12.commit.committed_per_cycle::3      1492292      5.91%     91.98% # Number of insts commited each cycle
system.cpu12.commit.committed_per_cycle::4       942570      3.73%     95.71% # Number of insts commited each cycle
system.cpu12.commit.committed_per_cycle::5       375314      1.49%     97.20% # Number of insts commited each cycle
system.cpu12.commit.committed_per_cycle::6       131552      0.52%     97.72% # Number of insts commited each cycle
system.cpu12.commit.committed_per_cycle::7       440110      1.74%     99.46% # Number of insts commited each cycle
system.cpu12.commit.committed_per_cycle::8       135427      0.54%    100.00% # Number of insts commited each cycle
system.cpu12.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu12.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu12.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu12.commit.committed_per_cycle::total     25251496                       # Number of insts commited each cycle
system.cpu12.commit.fp_insts                  3145787                       # Number of committed floating point instructions.
system.cpu12.commit.function_calls                573                       # Number of function calls committed.
system.cpu12.commit.int_insts                12830454                       # Number of committed integer instructions.
system.cpu12.commit.loads                     1455748                       # Number of loads committed
system.cpu12.commit.membars                      1116                       # Number of memory barriers committed
system.cpu12.commit.op_class_0::No_OpClass          556      0.00%      0.00% # Class of committed instruction
system.cpu12.commit.op_class_0::IntAlu       12822532     78.29%     78.29% # Class of committed instruction
system.cpu12.commit.op_class_0::IntMult             1      0.00%     78.29% # Class of committed instruction
system.cpu12.commit.op_class_0::IntDiv              7      0.00%     78.29% # Class of committed instruction
system.cpu12.commit.op_class_0::FloatAdd            1      0.00%     78.29% # Class of committed instruction
system.cpu12.commit.op_class_0::FloatCmp            0      0.00%     78.29% # Class of committed instruction
system.cpu12.commit.op_class_0::FloatCvt            0      0.00%     78.29% # Class of committed instruction
system.cpu12.commit.op_class_0::FloatMult            0      0.00%     78.29% # Class of committed instruction
system.cpu12.commit.op_class_0::FloatMultAcc            0      0.00%     78.29% # Class of committed instruction
system.cpu12.commit.op_class_0::FloatDiv            0      0.00%     78.29% # Class of committed instruction
system.cpu12.commit.op_class_0::FloatMisc            0      0.00%     78.29% # Class of committed instruction
system.cpu12.commit.op_class_0::FloatSqrt            0      0.00%     78.29% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdAdd             0      0.00%     78.29% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdAddAcc            0      0.00%     78.29% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdAlu       1572878      9.60%     87.90% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdCmp             0      0.00%     87.90% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdCvt        524292      3.20%     91.10% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdMisc            4      0.00%     91.10% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdMult            0      0.00%     91.10% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdMultAcc            0      0.00%     91.10% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdShift            6      0.00%     91.10% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdShiftAcc            0      0.00%     91.10% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdDiv             0      0.00%     91.10% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdSqrt            0      0.00%     91.10% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdFloatAdd            0      0.00%     91.10% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdFloatAlu            0      0.00%     91.10% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdFloatCmp            0      0.00%     91.10% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdFloatCvt            0      0.00%     91.10% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdFloatDiv            0      0.00%     91.10% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdFloatMisc            0      0.00%     91.10% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdFloatMult            0      0.00%     91.10% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdFloatMultAcc            0      0.00%     91.10% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdFloatSqrt            0      0.00%     91.10% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdReduceAdd            0      0.00%     91.10% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdReduceAlu            0      0.00%     91.10% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdReduceCmp            0      0.00%     91.10% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     91.10% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     91.10% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdAes             0      0.00%     91.10% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdAesMix            0      0.00%     91.10% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdSha1Hash            0      0.00%     91.10% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdSha1Hash2            0      0.00%     91.10% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdSha256Hash            0      0.00%     91.10% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdSha256Hash2            0      0.00%     91.10% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdShaSigma2            0      0.00%     91.10% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdShaSigma3            0      0.00%     91.10% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdPredAlu            0      0.00%     91.10% # Class of committed instruction
system.cpu12.commit.op_class_0::MemRead        931451      5.69%     96.78% # Class of committed instruction
system.cpu12.commit.op_class_0::MemWrite         2298      0.01%     96.80% # Class of committed instruction
system.cpu12.commit.op_class_0::FloatMemRead       524297      3.20%    100.00% # Class of committed instruction
system.cpu12.commit.op_class_0::FloatMemWrite            8      0.00%    100.00% # Class of committed instruction
system.cpu12.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu12.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu12.commit.op_class_0::total        16378331                       # Class of committed instruction
system.cpu12.commit.refs                      1458054                       # Number of memory references committed
system.cpu12.commit.swp_count                       0                       # Number of s/w prefetches committed
system.cpu12.commit.vec_insts                       0                       # Number of committed Vector instructions.
system.cpu12.committedInsts                   9115948                       # Number of Instructions Simulated
system.cpu12.committedOps                    16378331                       # Number of Ops (including micro ops) Simulated
system.cpu12.cpi                             2.772536                       # CPI: Cycles Per Instruction
system.cpu12.cpi_total                       2.772536                       # CPI: Total CPI of All Threads
system.cpu12.decode.BlockedCycles            20753069                       # Number of cycles decode is blocked
system.cpu12.decode.DecodedInsts             16389623                       # Number of instructions handled by decode
system.cpu12.decode.IdleCycles                1372717                       # Number of cycles decode is idle
system.cpu12.decode.RunCycles                 2860922                       # Number of cycles decode is running
system.cpu12.decode.SquashCycles                 1078                       # Number of cycles decode is squashing
system.cpu12.decode.UnblockCycles              265740                       # Number of cycles decode is unblocking
system.cpu12.dtb.rdAccesses                   1456285                       # TLB accesses on read requests
system.cpu12.dtb.rdMisses                        1607                       # TLB misses on read requests
system.cpu12.dtb.walker.pwrStateResidencyTicks::UNDEFINED 2842160590737                       # Cumulative time (in ticks) in various power states
system.cpu12.dtb.wrAccesses                      2449                       # TLB accesses on write requests
system.cpu12.dtb.wrMisses                           4                       # TLB misses on write requests
system.cpu12.fetch.Branches                   2118300                       # Number of branches that fetch encountered
system.cpu12.fetch.CacheLines                 1757821                       # Number of cache lines fetched
system.cpu12.fetch.Cycles                    23482022                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu12.fetch.IcacheSquashes                  57                       # Number of outstanding Icache misses that were squashed
system.cpu12.fetch.IcacheWaitRetryStallCycles          475                       # Number of stall cycles due to full MSHR
system.cpu12.fetch.Insts                      9123013                       # Number of instructions fetch has processed
system.cpu12.fetch.MiscStallCycles               2794                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu12.fetch.PendingTrapStallCycles         6505                       # Number of stall cycles due to pending traps
system.cpu12.fetch.SquashCycles                  2156                       # Number of cycles fetch has spent squashing
system.cpu12.fetch.TlbCycles                       48                       # Number of cycles fetch has spent waiting for tlb
system.cpu12.fetch.branchRate                0.083812                       # Number of branch fetches per cycle
system.cpu12.fetch.icacheStallCycles          1760604                       # Number of cycles fetch is stalled on an Icache miss
system.cpu12.fetch.predictedBranches          1190083                       # Number of branches that fetch has predicted taken
system.cpu12.fetch.rate                      0.360960                       # Number of inst fetches per cycle
system.cpu12.fetch.rateDist::samples         25253526                       # Number of instructions fetched each cycle (Total)
system.cpu12.fetch.rateDist::mean            0.649068                       # Number of instructions fetched each cycle (Total)
system.cpu12.fetch.rateDist::stdev           1.946108                       # Number of instructions fetched each cycle (Total)
system.cpu12.fetch.rateDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu12.fetch.rateDist::0               21927625     86.83%     86.83% # Number of instructions fetched each cycle (Total)
system.cpu12.fetch.rateDist::1                 681515      2.70%     89.53% # Number of instructions fetched each cycle (Total)
system.cpu12.fetch.rateDist::2                    853      0.00%     89.53% # Number of instructions fetched each cycle (Total)
system.cpu12.fetch.rateDist::3                 616202      2.44%     91.97% # Number of instructions fetched each cycle (Total)
system.cpu12.fetch.rateDist::4                 374652      1.48%     93.46% # Number of instructions fetched each cycle (Total)
system.cpu12.fetch.rateDist::5                 199007      0.79%     94.24% # Number of instructions fetched each cycle (Total)
system.cpu12.fetch.rateDist::6                    482      0.00%     94.25% # Number of instructions fetched each cycle (Total)
system.cpu12.fetch.rateDist::7                 262617      1.04%     95.29% # Number of instructions fetched each cycle (Total)
system.cpu12.fetch.rateDist::8                1190573      4.71%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu12.fetch.rateDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu12.fetch.rateDist::min_value              0                       # Number of instructions fetched each cycle (Total)
system.cpu12.fetch.rateDist::max_value              8                       # Number of instructions fetched each cycle (Total)
system.cpu12.fetch.rateDist::total           25253526                       # Number of instructions fetched each cycle (Total)
system.cpu12.fp_regfile_reads                 5767268                       # number of floating regfile reads
system.cpu12.fp_regfile_writes                3145857                       # number of floating regfile writes
system.cpu12.idleCycles                         20769                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu12.iew.branchMispredicts               1157                       # Number of branch mispredicts detected at execute
system.cpu12.iew.exec_branches                2117165                       # Number of branches executed
system.cpu12.iew.exec_nop                           0                       # number of nop insts executed
system.cpu12.iew.exec_rate                   0.837746                       # Inst execution rate
system.cpu12.iew.exec_refs                    6247494                       # number of memory reference insts executed
system.cpu12.iew.exec_stores                     2449                       # Number of stores executed
system.cpu12.iew.exec_swp                           0                       # number of swp insts executed
system.cpu12.iew.iewBlockCycles              19485091                       # Number of cycles IEW is blocking
system.cpu12.iew.iewDispLoadInsts             1456662                       # Number of dispatched load instructions
system.cpu12.iew.iewDispNonSpecInsts              622                       # Number of dispatched non-speculative instructions
system.cpu12.iew.iewDispSquashedInsts              18                       # Number of squashed instructions skipped by dispatch
system.cpu12.iew.iewDispStoreInsts               2713                       # Number of dispatched store instructions
system.cpu12.iew.iewDispatchedInsts          16387538                       # Number of instructions dispatched to IQ
system.cpu12.iew.iewExecLoadInsts             6245045                       # Number of load instructions executed
system.cpu12.iew.iewExecSquashedInsts             467                       # Number of squashed instructions skipped in execute
system.cpu12.iew.iewExecutedInsts            21173448                       # Number of executed instructions
system.cpu12.iew.iewIQFullEvents                  577                       # Number of times the IQ has become full, causing a stall
system.cpu12.iew.iewIdleCycles                      0                       # Number of cycles IEW is idle
system.cpu12.iew.iewLSQFullEvents                   0                       # Number of times the LSQ has become full, causing a stall
system.cpu12.iew.iewSquashCycles                 1078                       # Number of cycles IEW is squashing
system.cpu12.iew.iewUnblockCycles               67045                       # Number of cycles IEW is unblocking
system.cpu12.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu12.iew.lsq.thread0.cacheBlocked       985092                       # Number of times an access to memory failed due to the cache being blocked
system.cpu12.iew.lsq.thread0.forwLoads           1093                       # Number of loads that had data forwarded from stores
system.cpu12.iew.lsq.thread0.ignoredResponses            1                       # Number of memory responses ignored because the instruction is squashed
system.cpu12.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu12.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu12.iew.lsq.thread0.memOrderViolation            2                       # Number of memory ordering violations
system.cpu12.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu12.iew.lsq.thread0.squashedLoads          914                       # Number of loads squashed
system.cpu12.iew.lsq.thread0.squashedStores          407                       # Number of stores squashed
system.cpu12.iew.memOrderViolationEvents            2                       # Number of memory order violations
system.cpu12.iew.predictedNotTakenIncorrect         1095                       # Number of branches that were predicted not taken incorrectly
system.cpu12.iew.predictedTakenIncorrect           62                       # Number of branches that were predicted taken incorrectly
system.cpu12.iew.wb_consumers                17873742                       # num instructions consuming a value
system.cpu12.iew.wb_count                    16383492                       # cumulative count of insts written-back
system.cpu12.iew.wb_fanout                   0.720239                       # average fanout of values written-back
system.cpu12.iew.wb_producers                12873369                       # num instructions producing a value
system.cpu12.iew.wb_rate                     0.648227                       # insts written-back per cycle
system.cpu12.iew.wb_sent                     16384419                       # cumulative count of insts sent to commit
system.cpu12.int_regfile_reads               23879000                       # number of integer regfile reads
system.cpu12.int_regfile_writes              10191398                       # number of integer regfile writes
system.cpu12.interrupts.pwrStateResidencyTicks::UNDEFINED 2842160590737                       # Cumulative time (in ticks) in various power states
system.cpu12.ipc                             0.360681                       # IPC: Instructions Per Cycle
system.cpu12.ipc_total                       0.360681                       # IPC: Total IPC of All Threads
system.cpu12.iq.FU_type_0::No_OpClass            1572      0.01%      0.01% # Type of FU issued
system.cpu12.iq.FU_type_0::IntAlu            12827520     60.58%     60.59% # Type of FU issued
system.cpu12.iq.FU_type_0::IntMult                  3      0.00%     60.59% # Type of FU issued
system.cpu12.iq.FU_type_0::IntDiv                   7      0.00%     60.59% # Type of FU issued
system.cpu12.iq.FU_type_0::FloatAdd                23      0.00%     60.59% # Type of FU issued
system.cpu12.iq.FU_type_0::FloatCmp                 0      0.00%     60.59% # Type of FU issued
system.cpu12.iq.FU_type_0::FloatCvt                 0      0.00%     60.59% # Type of FU issued
system.cpu12.iq.FU_type_0::FloatMult                0      0.00%     60.59% # Type of FU issued
system.cpu12.iq.FU_type_0::FloatMultAcc             0      0.00%     60.59% # Type of FU issued
system.cpu12.iq.FU_type_0::FloatDiv                 0      0.00%     60.59% # Type of FU issued
system.cpu12.iq.FU_type_0::FloatMisc                0      0.00%     60.59% # Type of FU issued
system.cpu12.iq.FU_type_0::FloatSqrt                0      0.00%     60.59% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdAdd                  0      0.00%     60.59% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdAddAcc               0      0.00%     60.59% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdAlu            1572878      7.43%     68.02% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdCmp                  0      0.00%     68.02% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdCvt             524292      2.48%     70.49% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdMisc                 4      0.00%     70.49% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdMult                 0      0.00%     70.49% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdMultAcc              0      0.00%     70.49% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdShift                8      0.00%     70.49% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdShiftAcc             0      0.00%     70.49% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdDiv                  0      0.00%     70.49% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdSqrt                 0      0.00%     70.49% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdFloatAdd             0      0.00%     70.49% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdFloatAlu             0      0.00%     70.49% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdFloatCmp             0      0.00%     70.49% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdFloatCvt             0      0.00%     70.49% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdFloatDiv             0      0.00%     70.49% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdFloatMisc            0      0.00%     70.49% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdFloatMult            0      0.00%     70.49% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     70.49% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdFloatSqrt            0      0.00%     70.49% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdReduceAdd            0      0.00%     70.49% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdReduceAlu            0      0.00%     70.49% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdReduceCmp            0      0.00%     70.49% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     70.49% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     70.49% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdAes                  0      0.00%     70.49% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdAesMix               0      0.00%     70.49% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdSha1Hash             0      0.00%     70.49% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdSha1Hash2            0      0.00%     70.49% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdSha256Hash            0      0.00%     70.49% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdSha256Hash2            0      0.00%     70.49% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdShaSigma2            0      0.00%     70.49% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdShaSigma3            0      0.00%     70.49% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdPredAlu              0      0.00%     70.49% # Type of FU issued
system.cpu12.iq.FU_type_0::MemRead             936681      4.42%     74.92% # Type of FU issued
system.cpu12.iq.FU_type_0::MemWrite              2468      0.01%     74.93% # Type of FU issued
system.cpu12.iq.FU_type_0::FloatMemRead       5308451     25.07%    100.00% # Type of FU issued
system.cpu12.iq.FU_type_0::FloatMemWrite            8      0.00%    100.00% # Type of FU issued
system.cpu12.iq.FU_type_0::IprAccess                0      0.00%    100.00% # Type of FU issued
system.cpu12.iq.FU_type_0::InstPrefetch             0      0.00%    100.00% # Type of FU issued
system.cpu12.iq.FU_type_0::total             21173915                       # Type of FU issued
system.cpu12.iq.fp_alu_accesses               8847472                       # Number of floating point alu accesses
system.cpu12.iq.fp_inst_queue_reads          16777443                       # Number of floating instruction queue reads
system.cpu12.iq.fp_inst_queue_wakeup_accesses      3145811                       # Number of floating instruction queue wakeup accesses
system.cpu12.iq.fp_inst_queue_writes          3145979                       # Number of floating instruction queue writes
system.cpu12.iq.fu_busy_cnt                    921642                       # FU busy when requested
system.cpu12.iq.fu_busy_rate                 0.043527                       # FU busy rate (busy events/executed inst)
system.cpu12.iq.fu_full::No_OpClass                 0      0.00%      0.00% # attempts to use FU when none available
system.cpu12.iq.fu_full::IntAlu                  2820      0.31%      0.31% # attempts to use FU when none available
system.cpu12.iq.fu_full::IntMult                    0      0.00%      0.31% # attempts to use FU when none available
system.cpu12.iq.fu_full::IntDiv                     0      0.00%      0.31% # attempts to use FU when none available
system.cpu12.iq.fu_full::FloatAdd                   0      0.00%      0.31% # attempts to use FU when none available
system.cpu12.iq.fu_full::FloatCmp                   0      0.00%      0.31% # attempts to use FU when none available
system.cpu12.iq.fu_full::FloatCvt                   0      0.00%      0.31% # attempts to use FU when none available
system.cpu12.iq.fu_full::FloatMult                  0      0.00%      0.31% # attempts to use FU when none available
system.cpu12.iq.fu_full::FloatMultAcc               0      0.00%      0.31% # attempts to use FU when none available
system.cpu12.iq.fu_full::FloatDiv                   0      0.00%      0.31% # attempts to use FU when none available
system.cpu12.iq.fu_full::FloatMisc                  0      0.00%      0.31% # attempts to use FU when none available
system.cpu12.iq.fu_full::FloatSqrt                  0      0.00%      0.31% # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdAdd                    0      0.00%      0.31% # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdAddAcc                 0      0.00%      0.31% # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdAlu                    0      0.00%      0.31% # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdCmp                    0      0.00%      0.31% # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdCvt                    0      0.00%      0.31% # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdMisc                   0      0.00%      0.31% # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdMult                   0      0.00%      0.31% # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdMultAcc                0      0.00%      0.31% # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdShift                  0      0.00%      0.31% # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdShiftAcc               0      0.00%      0.31% # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdDiv                    0      0.00%      0.31% # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdSqrt                   0      0.00%      0.31% # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdFloatAdd               0      0.00%      0.31% # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdFloatAlu               0      0.00%      0.31% # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdFloatCmp               0      0.00%      0.31% # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdFloatCvt               0      0.00%      0.31% # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdFloatDiv               0      0.00%      0.31% # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdFloatMisc              0      0.00%      0.31% # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdFloatMult              0      0.00%      0.31% # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdFloatMultAcc            0      0.00%      0.31% # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdFloatSqrt              0      0.00%      0.31% # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdReduceAdd              0      0.00%      0.31% # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdReduceAlu              0      0.00%      0.31% # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdReduceCmp              0      0.00%      0.31% # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdFloatReduceAdd            0      0.00%      0.31% # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdFloatReduceCmp            0      0.00%      0.31% # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdAes                    0      0.00%      0.31% # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdAesMix                 0      0.00%      0.31% # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdSha1Hash               0      0.00%      0.31% # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdSha1Hash2              0      0.00%      0.31% # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdSha256Hash             0      0.00%      0.31% # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdSha256Hash2            0      0.00%      0.31% # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdShaSigma2              0      0.00%      0.31% # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdShaSigma3              0      0.00%      0.31% # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdPredAlu                0      0.00%      0.31% # attempts to use FU when none available
system.cpu12.iq.fu_full::MemRead                  772      0.08%      0.39% # attempts to use FU when none available
system.cpu12.iq.fu_full::MemWrite                 547      0.06%      0.45% # attempts to use FU when none available
system.cpu12.iq.fu_full::FloatMemRead          917503     99.55%    100.00% # attempts to use FU when none available
system.cpu12.iq.fu_full::FloatMemWrite              0      0.00%    100.00% # attempts to use FU when none available
system.cpu12.iq.fu_full::IprAccess                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu12.iq.fu_full::InstPrefetch               0      0.00%    100.00% # attempts to use FU when none available
system.cpu12.iq.int_alu_accesses             13246513                       # Number of integer alu accesses
system.cpu12.iq.int_inst_queue_reads         51745744                       # Number of integer instruction queue reads
system.cpu12.iq.int_inst_queue_wakeup_accesses     13237681                       # Number of integer instruction queue wakeup accesses
system.cpu12.iq.int_inst_queue_writes        13250767                       # Number of integer instruction queue writes
system.cpu12.iq.iqInstsAdded                 16385736                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu12.iq.iqInstsIssued                21173915                       # Number of instructions issued
system.cpu12.iq.iqNonSpecInstsAdded              1802                       # Number of non-speculative instructions added to the IQ
system.cpu12.iq.iqSquashedInstsExamined          9206                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu12.iq.iqSquashedInstsIssued             189                       # Number of squashed instructions issued
system.cpu12.iq.iqSquashedNonSpecRemoved          124                       # Number of squashed non-spec instructions that were removed
system.cpu12.iq.iqSquashedOperandsExamined        10180                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu12.iq.issued_per_cycle::samples     25253526                       # Number of insts issued each cycle
system.cpu12.iq.issued_per_cycle::mean       0.838454                       # Number of insts issued each cycle
system.cpu12.iq.issued_per_cycle::stdev      1.990780                       # Number of insts issued each cycle
system.cpu12.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu12.iq.issued_per_cycle::0          20189806     79.95%     79.95% # Number of insts issued each cycle
system.cpu12.iq.issued_per_cycle::1            751967      2.98%     82.93% # Number of insts issued each cycle
system.cpu12.iq.issued_per_cycle::2           1300226      5.15%     88.07% # Number of insts issued each cycle
system.cpu12.iq.issued_per_cycle::3            264775      1.05%     89.12% # Number of insts issued each cycle
system.cpu12.iq.issued_per_cycle::4            263600      1.04%     90.17% # Number of insts issued each cycle
system.cpu12.iq.issued_per_cycle::5            703339      2.79%     92.95% # Number of insts issued each cycle
system.cpu12.iq.issued_per_cycle::6            264859      1.05%     94.00% # Number of insts issued each cycle
system.cpu12.iq.issued_per_cycle::7           1252710      4.96%     98.96% # Number of insts issued each cycle
system.cpu12.iq.issued_per_cycle::8            262244      1.04%    100.00% # Number of insts issued each cycle
system.cpu12.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu12.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu12.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu12.iq.issued_per_cycle::total      25253526                       # Number of insts issued each cycle
system.cpu12.iq.rate                         0.837765                       # Inst issue rate
system.cpu12.iq.vec_alu_accesses                    0                       # Number of vector alu accesses
system.cpu12.iq.vec_inst_queue_reads                0                       # Number of vector instruction queue reads
system.cpu12.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu12.iq.vec_inst_queue_writes               0                       # Number of vector instruction queue writes
system.cpu12.itb.rdAccesses                         0                       # TLB accesses on read requests
system.cpu12.itb.rdMisses                           0                       # TLB misses on read requests
system.cpu12.itb.walker.pwrStateResidencyTicks::UNDEFINED 2842160590737                       # Cumulative time (in ticks) in various power states
system.cpu12.itb.wrAccesses                   1758737                       # TLB accesses on write requests
system.cpu12.itb.wrMisses                         930                       # TLB misses on write requests
system.cpu12.memDep0.conflictingLoads            6087                       # Number of conflicting loads.
system.cpu12.memDep0.conflictingStores           2353                       # Number of conflicting stores.
system.cpu12.memDep0.insertedLoads            1456662                       # Number of loads inserted to the mem dependence unit.
system.cpu12.memDep0.insertedStores              2713                       # Number of stores inserted to the mem dependence unit.
system.cpu12.misc_regfile_reads              10481706                       # number of misc regfile reads
system.cpu12.misc_regfile_writes                    1                       # number of misc regfile writes
system.cpu12.numCycles                       25274295                       # number of cpu cycles simulated
system.cpu12.numPwrStateTransitions                 5                       # Number of power state transitions
system.cpu12.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu12.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu12.pwrStateClkGateDist::samples            4                       # Distribution of time spent in the clock gated state
system.cpu12.pwrStateClkGateDist::mean   359634503751.750000                       # Distribution of time spent in the clock gated state
system.cpu12.pwrStateClkGateDist::stdev  600259804665.856201                       # Distribution of time spent in the clock gated state
system.cpu12.pwrStateClkGateDist::1000-5e+10            2     50.00%     50.00% # Distribution of time spent in the clock gated state
system.cpu12.pwrStateClkGateDist::1.5e+11-2e+11            1     25.00%     75.00% # Distribution of time spent in the clock gated state
system.cpu12.pwrStateClkGateDist::overflows            1     25.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu12.pwrStateClkGateDist::min_value     22456854                       # Distribution of time spent in the clock gated state
system.cpu12.pwrStateClkGateDist::max_value 1250843876694                       # Distribution of time spent in the clock gated state
system.cpu12.pwrStateClkGateDist::total             4                       # Distribution of time spent in the clock gated state
system.cpu12.pwrStateResidencyTicks::ON  1403622575730                       # Cumulative time (in ticks) in various power states
system.cpu12.pwrStateResidencyTicks::CLK_GATED 1438538015007                       # Cumulative time (in ticks) in various power states
system.cpu12.quiesceCycles                 8497008015                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu12.rename.BlockCycles              19693447                       # Number of cycles rename is blocking
system.cpu12.rename.CommittedMaps            20465463                       # Number of HB maps that are committed
system.cpu12.rename.IQFullEvents               991848                       # Number of times rename has blocked due to IQ full
system.cpu12.rename.IdleCycles                1505172                       # Number of cycles rename is idle
system.cpu12.rename.ROBFullEvents                  73                       # Number of times rename has blocked due to ROB full
system.cpu12.rename.RenameLookups            36358654                       # Number of register rename lookups that rename has made
system.cpu12.rename.RenamedInsts             16388672                       # Number of instructions processed by rename
system.cpu12.rename.RenamedOperands          20476050                       # Number of destination operands rename has renamed
system.cpu12.rename.RunCycles                 2993898                       # Number of cycles rename is running
system.cpu12.rename.SquashCycles                 1078                       # Number of cycles rename is squashing
system.cpu12.rename.UnblockCycles             1058308                       # Number of cycles rename is unblocking
system.cpu12.rename.UndoneMaps                  10587                       # Number of HB maps that are undone due to squashing
system.cpu12.rename.fp_rename_lookups         5767563                       # Number of floating rename lookups
system.cpu12.rename.int_rename_lookups       14308210                       # Number of integer rename lookups
system.cpu12.rename.serializeStallCycles         1623                       # count of cycles rename stalled for serializing inst
system.cpu12.rename.serializingInsts               35                       # count of serializing insts renamed
system.cpu12.rename.skidInsts                 1921549                       # count of insts added to the skid buffer
system.cpu12.rename.tempSerializingInsts           35                       # count of temporary serializing insts renamed
system.cpu12.rob.rob_reads                   41502567                       # The number of ROB reads
system.cpu12.rob.rob_writes                  32775338                       # The number of ROB writes
system.cpu12.timesIdled                            70                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu13.apic_clk_domain.clock               5328                       # Clock period in ticks
system.cpu13.branchPred.BTBCorrect                  0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu13.branchPred.BTBHitPct            0.000000                       # BTB Hit Percentage
system.cpu13.branchPred.BTBHits                     0                       # Number of BTB hits
system.cpu13.branchPred.BTBLookups            1640269                       # Number of BTB lookups
system.cpu13.branchPred.RASInCorrect               55                       # Number of incorrect RAS predictions.
system.cpu13.branchPred.condIncorrect             265                       # Number of conditional branches incorrect
system.cpu13.branchPred.condPredicted         2086485                       # Number of conditional branches predicted
system.cpu13.branchPred.indirectHits          1173312                       # Number of indirect target hits.
system.cpu13.branchPred.indirectLookups       1640269                       # Number of indirect predictor lookups.
system.cpu13.branchPred.indirectMisses         466957                       # Number of indirect misses.
system.cpu13.branchPred.lookups               2086485                       # Number of BP lookups
system.cpu13.branchPred.usedRAS                   820                       # Number of times the RAS was used to get a target.
system.cpu13.branchPredindirectMispredicted          164                       # Number of mispredicted indirect branches.
system.cpu13.cc_regfile_reads                10420859                       # number of cc regfile reads
system.cpu13.cc_regfile_writes                7035721                       # number of cc regfile writes
system.cpu13.commit.amos                            0                       # Number of atomic instructions committed
system.cpu13.commit.branchMispredicts             671                       # The number of times a branch was mispredicted
system.cpu13.commit.branches                  2084107                       # Number of branches committed
system.cpu13.commit.bw_lim_events              134470                       # number cycles where commit BW limit reached
system.cpu13.commit.commitNonSpecStalls          1679                       # The number of times commit has been forced to stall to communicate backwards
system.cpu13.commit.commitSquashedInsts         11228                       # The number of squashed insts skipped by commit
system.cpu13.commit.committedInsts            9002061                       # Number of instructions committed
system.cpu13.commit.committedOps             16181843                       # Number of ops (including micro ops) committed
system.cpu13.commit.committed_per_cycle::samples     25253532                       # Number of insts commited each cycle
system.cpu13.commit.committed_per_cycle::mean     0.640775                       # Number of insts commited each cycle
system.cpu13.commit.committed_per_cycle::stdev     1.579869                       # Number of insts commited each cycle
system.cpu13.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu13.commit.committed_per_cycle::0     20504546     81.19%     81.19% # Number of insts commited each cycle
system.cpu13.commit.committed_per_cycle::1      1275625      5.05%     86.25% # Number of insts commited each cycle
system.cpu13.commit.committed_per_cycle::2          724      0.00%     86.25% # Number of insts commited each cycle
system.cpu13.commit.committed_per_cycle::3      1468035      5.81%     92.06% # Number of insts commited each cycle
system.cpu13.commit.committed_per_cycle::4       930437      3.68%     95.75% # Number of insts commited each cycle
system.cpu13.commit.committed_per_cycle::5       371796      1.47%     97.22% # Number of insts commited each cycle
system.cpu13.commit.committed_per_cycle::6       131116      0.52%     97.74% # Number of insts commited each cycle
system.cpu13.commit.committed_per_cycle::7       436783      1.73%     99.47% # Number of insts commited each cycle
system.cpu13.commit.committed_per_cycle::8       134470      0.53%    100.00% # Number of insts commited each cycle
system.cpu13.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu13.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu13.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu13.commit.committed_per_cycle::total     25253532                       # Number of insts commited each cycle
system.cpu13.commit.fp_insts                  3145787                       # Number of committed floating point instructions.
system.cpu13.commit.function_calls                603                       # Number of function calls committed.
system.cpu13.commit.int_insts                12650281                       # Number of committed integer instructions.
system.cpu13.commit.loads                     1439548                       # Number of loads committed
system.cpu13.commit.membars                      1116                       # Number of memory barriers committed
system.cpu13.commit.op_class_0::No_OpClass          559      0.00%      0.00% # Class of committed instruction
system.cpu13.commit.op_class_0::IntAlu       12642186     78.13%     78.13% # Class of committed instruction
system.cpu13.commit.op_class_0::IntMult             1      0.00%     78.13% # Class of committed instruction
system.cpu13.commit.op_class_0::IntDiv              7      0.00%     78.13% # Class of committed instruction
system.cpu13.commit.op_class_0::FloatAdd            1      0.00%     78.13% # Class of committed instruction
system.cpu13.commit.op_class_0::FloatCmp            0      0.00%     78.13% # Class of committed instruction
system.cpu13.commit.op_class_0::FloatCvt            0      0.00%     78.13% # Class of committed instruction
system.cpu13.commit.op_class_0::FloatMult            0      0.00%     78.13% # Class of committed instruction
system.cpu13.commit.op_class_0::FloatMultAcc            0      0.00%     78.13% # Class of committed instruction
system.cpu13.commit.op_class_0::FloatDiv            0      0.00%     78.13% # Class of committed instruction
system.cpu13.commit.op_class_0::FloatMisc            0      0.00%     78.13% # Class of committed instruction
system.cpu13.commit.op_class_0::FloatSqrt            0      0.00%     78.13% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdAdd             0      0.00%     78.13% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdAddAcc            0      0.00%     78.13% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdAlu       1572878      9.72%     87.85% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdCmp             0      0.00%     87.85% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdCvt        524292      3.24%     91.09% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdMisc            4      0.00%     91.09% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdMult            0      0.00%     91.09% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdMultAcc            0      0.00%     91.09% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdShift            6      0.00%     91.09% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdShiftAcc            0      0.00%     91.09% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdDiv             0      0.00%     91.09% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdSqrt            0      0.00%     91.09% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdFloatAdd            0      0.00%     91.09% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdFloatAlu            0      0.00%     91.09% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdFloatCmp            0      0.00%     91.09% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdFloatCvt            0      0.00%     91.09% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdFloatDiv            0      0.00%     91.09% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdFloatMisc            0      0.00%     91.09% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdFloatMult            0      0.00%     91.09% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdFloatMultAcc            0      0.00%     91.09% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdFloatSqrt            0      0.00%     91.09% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdReduceAdd            0      0.00%     91.09% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdReduceAlu            0      0.00%     91.09% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdReduceCmp            0      0.00%     91.09% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     91.09% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     91.09% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdAes             0      0.00%     91.09% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdAesMix            0      0.00%     91.09% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdSha1Hash            0      0.00%     91.09% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdSha1Hash2            0      0.00%     91.09% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdSha256Hash            0      0.00%     91.09% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdSha256Hash2            0      0.00%     91.09% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdShaSigma2            0      0.00%     91.09% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdShaSigma3            0      0.00%     91.09% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdPredAlu            0      0.00%     91.09% # Class of committed instruction
system.cpu13.commit.op_class_0::MemRead        915251      5.66%     96.75% # Class of committed instruction
system.cpu13.commit.op_class_0::MemWrite         2353      0.01%     96.76% # Class of committed instruction
system.cpu13.commit.op_class_0::FloatMemRead       524297      3.24%    100.00% # Class of committed instruction
system.cpu13.commit.op_class_0::FloatMemWrite            8      0.00%    100.00% # Class of committed instruction
system.cpu13.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu13.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu13.commit.op_class_0::total        16181843                       # Class of committed instruction
system.cpu13.commit.refs                      1441909                       # Number of memory references committed
system.cpu13.commit.swp_count                       0                       # Number of s/w prefetches committed
system.cpu13.commit.vec_insts                       0                       # Number of committed Vector instructions.
system.cpu13.committedInsts                   9002061                       # Number of Instructions Simulated
system.cpu13.committedOps                    16181843                       # Number of Ops (including micro ops) Simulated
system.cpu13.cpi                             2.806982                       # CPI: Cycles Per Instruction
system.cpu13.cpi_total                       2.806982                       # CPI: Total CPI of All Threads
system.cpu13.decode.BlockedCycles            20826494                       # Number of cycles decode is blocked
system.cpu13.decode.DecodedInsts             16196772                       # Number of instructions handled by decode
system.cpu13.decode.IdleCycles                1346173                       # Number of cycles decode is idle
system.cpu13.decode.RunCycles                 2685477                       # Number of cycles decode is running
system.cpu13.decode.SquashCycles                  691                       # Number of cycles decode is squashing
system.cpu13.decode.UnblockCycles              396786                       # Number of cycles decode is unblocking
system.cpu13.dtb.rdAccesses                   1440267                       # TLB accesses on read requests
system.cpu13.dtb.rdMisses                        1631                       # TLB misses on read requests
system.cpu13.dtb.walker.pwrStateResidencyTicks::UNDEFINED 2842160590737                       # Cumulative time (in ticks) in various power states
system.cpu13.dtb.wrAccesses                      2566                       # TLB accesses on write requests
system.cpu13.dtb.wrMisses                           4                       # TLB misses on write requests
system.cpu13.fetch.Branches                   2086485                       # Number of branches that fetch encountered
system.cpu13.fetch.CacheLines                 1734479                       # Number of cache lines fetched
system.cpu13.fetch.Cycles                    23511846                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu13.fetch.IcacheSquashes                  63                       # Number of outstanding Icache misses that were squashed
system.cpu13.fetch.IcacheWaitRetryStallCycles          573                       # Number of stall cycles due to full MSHR
system.cpu13.fetch.Insts                      9012703                       # Number of instructions fetch has processed
system.cpu13.fetch.MiscStallCycles               2636                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu13.fetch.PendingTrapStallCycles         2912                       # Number of stall cycles due to pending traps
system.cpu13.fetch.SquashCycles                  1382                       # Number of cycles fetch has spent squashing
system.cpu13.fetch.branchRate                0.082572                       # Number of branch fetches per cycle
system.cpu13.fetch.icacheStallCycles          1736963                       # Number of cycles fetch is stalled on an Icache miss
system.cpu13.fetch.predictedBranches          1174132                       # Number of branches that fetch has predicted taken
system.cpu13.fetch.rate                      0.356676                       # Number of inst fetches per cycle
system.cpu13.fetch.rateDist::samples         25255621                       # Number of instructions fetched each cycle (Total)
system.cpu13.fetch.rateDist::mean            0.641468                       # Number of instructions fetched each cycle (Total)
system.cpu13.fetch.rateDist::stdev           1.925556                       # Number of instructions fetched each cycle (Total)
system.cpu13.fetch.rateDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu13.fetch.rateDist::0               21973304     87.00%     87.00% # Number of instructions fetched each cycle (Total)
system.cpu13.fetch.rateDist::1                 603936      2.39%     89.39% # Number of instructions fetched each cycle (Total)
system.cpu13.fetch.rateDist::2                    907      0.00%     89.40% # Number of instructions fetched each cycle (Total)
system.cpu13.fetch.rateDist::3                 669962      2.65%     92.05% # Number of instructions fetched each cycle (Total)
system.cpu13.fetch.rateDist::4                 371830      1.47%     93.52% # Number of instructions fetched each cycle (Total)
system.cpu13.fetch.rateDist::5                 263172      1.04%     94.57% # Number of instructions fetched each cycle (Total)
system.cpu13.fetch.rateDist::6                    528      0.00%     94.57% # Number of instructions fetched each cycle (Total)
system.cpu13.fetch.rateDist::7                 197166      0.78%     95.35% # Number of instructions fetched each cycle (Total)
system.cpu13.fetch.rateDist::8                1174816      4.65%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu13.fetch.rateDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu13.fetch.rateDist::min_value              0                       # Number of instructions fetched each cycle (Total)
system.cpu13.fetch.rateDist::max_value              8                       # Number of instructions fetched each cycle (Total)
system.cpu13.fetch.rateDist::total           25255621                       # Number of instructions fetched each cycle (Total)
system.cpu13.fp_regfile_reads                 5767268                       # number of floating regfile reads
system.cpu13.fp_regfile_writes                3145857                       # number of floating regfile writes
system.cpu13.idleCycles                         12999                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu13.iew.branchMispredicts                768                       # Number of branch mispredicts detected at execute
system.cpu13.iew.exec_branches                2084695                       # Number of branches executed
system.cpu13.iew.exec_nop                           0                       # number of nop insts executed
system.cpu13.iew.exec_rate                   0.837932                       # Inst execution rate
system.cpu13.iew.exec_refs                    6427902                       # number of memory reference insts executed
system.cpu13.iew.exec_stores                     2566                       # Number of stores executed
system.cpu13.iew.exec_swp                           0                       # number of swp insts executed
system.cpu13.iew.iewBlockCycles              19620387                       # Number of cycles IEW is blocking
system.cpu13.iew.iewDispLoadInsts             1441123                       # Number of dispatched load instructions
system.cpu13.iew.iewDispNonSpecInsts              664                       # Number of dispatched non-speculative instructions
system.cpu13.iew.iewDispSquashedInsts              19                       # Number of squashed instructions skipped by dispatch
system.cpu13.iew.iewDispStoreInsts               3068                       # Number of dispatched store instructions
system.cpu13.iew.iewDispatchedInsts          16193224                       # Number of instructions dispatched to IQ
system.cpu13.iew.iewExecLoadInsts             6425336                       # Number of load instructions executed
system.cpu13.iew.iewExecSquashedInsts             601                       # Number of squashed instructions skipped in execute
system.cpu13.iew.iewExecutedInsts            21173373                       # Number of executed instructions
system.cpu13.iew.iewIQFullEvents                  593                       # Number of times the IQ has become full, causing a stall
system.cpu13.iew.iewIdleCycles                      0                       # Number of cycles IEW is idle
system.cpu13.iew.iewLSQFullEvents                   0                       # Number of times the LSQ has become full, causing a stall
system.cpu13.iew.iewSquashCycles                  691                       # Number of cycles IEW is squashing
system.cpu13.iew.iewUnblockCycles               67049                       # Number of cycles IEW is unblocking
system.cpu13.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu13.iew.lsq.thread0.cacheBlocked      1050673                       # Number of times an access to memory failed due to the cache being blocked
system.cpu13.iew.lsq.thread0.forwLoads           1169                       # Number of loads that had data forwarded from stores
system.cpu13.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu13.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu13.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu13.iew.lsq.thread0.memOrderViolation           17                       # Number of memory ordering violations
system.cpu13.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu13.iew.lsq.thread0.squashedLoads         1575                       # Number of loads squashed
system.cpu13.iew.lsq.thread0.squashedStores          707                       # Number of stores squashed
system.cpu13.iew.memOrderViolationEvents           17                       # Number of memory order violations
system.cpu13.iew.predictedNotTakenIncorrect          684                       # Number of branches that were predicted not taken incorrectly
system.cpu13.iew.predictedTakenIncorrect           84                       # Number of branches that were predicted taken incorrectly
system.cpu13.iew.wb_consumers                17624431                       # num instructions consuming a value
system.cpu13.iew.wb_count                    16187598                       # cumulative count of insts written-back
system.cpu13.iew.wb_fanout                   0.722056                       # average fanout of values written-back
system.cpu13.iew.wb_producers                12725831                       # num instructions producing a value
system.cpu13.iew.wb_rate                     0.640621                       # insts written-back per cycle
system.cpu13.iew.wb_sent                     16188097                       # cumulative count of insts sent to commit
system.cpu13.int_regfile_reads               24077451                       # number of integer regfile reads
system.cpu13.int_regfile_writes              10044236                       # number of integer regfile writes
system.cpu13.interrupts.pwrStateResidencyTicks::UNDEFINED 2842160590737                       # Cumulative time (in ticks) in various power states
system.cpu13.ipc                             0.356255                       # IPC: Instructions Per Cycle
system.cpu13.ipc_total                       0.356255                       # IPC: Total IPC of All Threads
system.cpu13.iq.FU_type_0::No_OpClass            1217      0.01%      0.01% # Type of FU issued
system.cpu13.iq.FU_type_0::IntAlu            12647492     59.73%     59.74% # Type of FU issued
system.cpu13.iq.FU_type_0::IntMult                  3      0.00%     59.74% # Type of FU issued
system.cpu13.iq.FU_type_0::IntDiv                   7      0.00%     59.74% # Type of FU issued
system.cpu13.iq.FU_type_0::FloatAdd                23      0.00%     59.74% # Type of FU issued
system.cpu13.iq.FU_type_0::FloatCmp                 0      0.00%     59.74% # Type of FU issued
system.cpu13.iq.FU_type_0::FloatCvt                 0      0.00%     59.74% # Type of FU issued
system.cpu13.iq.FU_type_0::FloatMult                0      0.00%     59.74% # Type of FU issued
system.cpu13.iq.FU_type_0::FloatMultAcc             0      0.00%     59.74% # Type of FU issued
system.cpu13.iq.FU_type_0::FloatDiv                 0      0.00%     59.74% # Type of FU issued
system.cpu13.iq.FU_type_0::FloatMisc                0      0.00%     59.74% # Type of FU issued
system.cpu13.iq.FU_type_0::FloatSqrt                0      0.00%     59.74% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdAdd                  0      0.00%     59.74% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdAddAcc               0      0.00%     59.74% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdAlu            1572878      7.43%     67.17% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdCmp                  0      0.00%     67.17% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdCvt             524292      2.48%     69.64% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdMisc                 4      0.00%     69.64% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdMult                 0      0.00%     69.64% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdMultAcc              0      0.00%     69.64% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdShift                8      0.00%     69.64% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdShiftAcc             0      0.00%     69.64% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdDiv                  0      0.00%     69.64% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdSqrt                 0      0.00%     69.64% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdFloatAdd             0      0.00%     69.64% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdFloatAlu             0      0.00%     69.64% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdFloatCmp             0      0.00%     69.64% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdFloatCvt             0      0.00%     69.64% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdFloatDiv             0      0.00%     69.64% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdFloatMisc            0      0.00%     69.64% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdFloatMult            0      0.00%     69.64% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     69.64% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdFloatSqrt            0      0.00%     69.64% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdReduceAdd            0      0.00%     69.64% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdReduceAlu            0      0.00%     69.64% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdReduceCmp            0      0.00%     69.64% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     69.64% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     69.64% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdAes                  0      0.00%     69.64% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdAesMix               0      0.00%     69.64% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdSha1Hash             0      0.00%     69.64% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdSha1Hash2            0      0.00%     69.64% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdSha256Hash            0      0.00%     69.64% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdSha256Hash2            0      0.00%     69.64% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdShaSigma2            0      0.00%     69.64% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdShaSigma3            0      0.00%     69.64% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdPredAlu              0      0.00%     69.64% # Type of FU issued
system.cpu13.iq.FU_type_0::MemRead             920480      4.35%     73.99% # Type of FU issued
system.cpu13.iq.FU_type_0::MemWrite              2588      0.01%     74.00% # Type of FU issued
system.cpu13.iq.FU_type_0::FloatMemRead       5504973     26.00%    100.00% # Type of FU issued
system.cpu13.iq.FU_type_0::FloatMemWrite            9      0.00%    100.00% # Type of FU issued
system.cpu13.iq.FU_type_0::IprAccess                0      0.00%    100.00% # Type of FU issued
system.cpu13.iq.FU_type_0::InstPrefetch             0      0.00%    100.00% # Type of FU issued
system.cpu13.iq.FU_type_0::total             21173974                       # Type of FU issued
system.cpu13.iq.fp_alu_accesses               8912915                       # Number of floating point alu accesses
system.cpu13.iq.fp_inst_queue_reads          17039409                       # Number of floating instruction queue reads
system.cpu13.iq.fp_inst_queue_wakeup_accesses      3145811                       # Number of floating instruction queue wakeup accesses
system.cpu13.iq.fp_inst_queue_writes          3145979                       # Number of floating instruction queue writes
system.cpu13.iq.fu_busy_cnt                    787818                       # FU busy when requested
system.cpu13.iq.fu_busy_rate                 0.037207                       # FU busy rate (busy events/executed inst)
system.cpu13.iq.fu_full::No_OpClass                 0      0.00%      0.00% # attempts to use FU when none available
system.cpu13.iq.fu_full::IntAlu                   140      0.02%      0.02% # attempts to use FU when none available
system.cpu13.iq.fu_full::IntMult                    0      0.00%      0.02% # attempts to use FU when none available
system.cpu13.iq.fu_full::IntDiv                     0      0.00%      0.02% # attempts to use FU when none available
system.cpu13.iq.fu_full::FloatAdd                   0      0.00%      0.02% # attempts to use FU when none available
system.cpu13.iq.fu_full::FloatCmp                   0      0.00%      0.02% # attempts to use FU when none available
system.cpu13.iq.fu_full::FloatCvt                   0      0.00%      0.02% # attempts to use FU when none available
system.cpu13.iq.fu_full::FloatMult                  0      0.00%      0.02% # attempts to use FU when none available
system.cpu13.iq.fu_full::FloatMultAcc               0      0.00%      0.02% # attempts to use FU when none available
system.cpu13.iq.fu_full::FloatDiv                   0      0.00%      0.02% # attempts to use FU when none available
system.cpu13.iq.fu_full::FloatMisc                  0      0.00%      0.02% # attempts to use FU when none available
system.cpu13.iq.fu_full::FloatSqrt                  0      0.00%      0.02% # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdAdd                    0      0.00%      0.02% # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdAddAcc                 0      0.00%      0.02% # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdAlu                    0      0.00%      0.02% # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdCmp                    0      0.00%      0.02% # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdCvt                    0      0.00%      0.02% # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdMisc                   0      0.00%      0.02% # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdMult                   0      0.00%      0.02% # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdMultAcc                0      0.00%      0.02% # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdShift                  0      0.00%      0.02% # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdShiftAcc               0      0.00%      0.02% # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdDiv                    0      0.00%      0.02% # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdSqrt                   0      0.00%      0.02% # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdFloatAdd               0      0.00%      0.02% # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdFloatAlu               0      0.00%      0.02% # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdFloatCmp               0      0.00%      0.02% # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdFloatCvt               0      0.00%      0.02% # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdFloatDiv               0      0.00%      0.02% # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdFloatMisc              0      0.00%      0.02% # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdFloatMult              0      0.00%      0.02% # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdFloatMultAcc            0      0.00%      0.02% # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdFloatSqrt              0      0.00%      0.02% # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdReduceAdd              0      0.00%      0.02% # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdReduceAlu              0      0.00%      0.02% # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdReduceCmp              0      0.00%      0.02% # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdFloatReduceAdd            0      0.00%      0.02% # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdFloatReduceCmp            0      0.00%      0.02% # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdAes                    0      0.00%      0.02% # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdAesMix                 0      0.00%      0.02% # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdSha1Hash               0      0.00%      0.02% # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdSha1Hash2              0      0.00%      0.02% # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdSha256Hash             0      0.00%      0.02% # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdSha256Hash2            0      0.00%      0.02% # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdShaSigma2              0      0.00%      0.02% # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdShaSigma3              0      0.00%      0.02% # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdPredAlu                0      0.00%      0.02% # attempts to use FU when none available
system.cpu13.iq.fu_full::MemRead                  690      0.09%      0.11% # attempts to use FU when none available
system.cpu13.iq.fu_full::MemWrite                 565      0.07%      0.18% # attempts to use FU when none available
system.cpu13.iq.fu_full::FloatMemRead          786423     99.82%    100.00% # attempts to use FU when none available
system.cpu13.iq.fu_full::FloatMemWrite              0      0.00%    100.00% # attempts to use FU when none available
system.cpu13.iq.fu_full::IprAccess                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu13.iq.fu_full::InstPrefetch               0      0.00%    100.00% # attempts to use FU when none available
system.cpu13.iq.int_alu_accesses             13047660                       # Number of integer alu accesses
system.cpu13.iq.int_inst_queue_reads         51352082                       # Number of integer instruction queue reads
system.cpu13.iq.int_inst_queue_wakeup_accesses     13041787                       # Number of integer instruction queue wakeup accesses
system.cpu13.iq.int_inst_queue_writes        13058642                       # Number of integer instruction queue writes
system.cpu13.iq.iqInstsAdded                 16191296                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu13.iq.iqInstsIssued                21173974                       # Number of instructions issued
system.cpu13.iq.iqNonSpecInstsAdded              1928                       # Number of non-speculative instructions added to the IQ
system.cpu13.iq.iqSquashedInstsExamined         11380                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu13.iq.iqSquashedInstsIssued             104                       # Number of squashed instructions issued
system.cpu13.iq.iqSquashedNonSpecRemoved          249                       # Number of squashed non-spec instructions that were removed
system.cpu13.iq.iqSquashedOperandsExamined        16646                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu13.iq.issued_per_cycle::samples     25255621                       # Number of insts issued each cycle
system.cpu13.iq.issued_per_cycle::mean       0.838387                       # Number of insts issued each cycle
system.cpu13.iq.issued_per_cycle::stdev      1.983727                       # Number of insts issued each cycle
system.cpu13.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu13.iq.issued_per_cycle::0          20117516     79.66%     79.66% # Number of insts issued each cycle
system.cpu13.iq.issued_per_cycle::1            870710      3.45%     83.10% # Number of insts issued each cycle
system.cpu13.iq.issued_per_cycle::2           1276093      5.05%     88.16% # Number of insts issued each cycle
system.cpu13.iq.issued_per_cycle::3            133986      0.53%     88.69% # Number of insts issued each cycle
system.cpu13.iq.issued_per_cycle::4            460268      1.82%     90.51% # Number of insts issued each cycle
system.cpu13.iq.issued_per_cycle::5            569462      2.25%     92.76% # Number of insts issued each cycle
system.cpu13.iq.issued_per_cycle::6            394592      1.56%     94.33% # Number of insts issued each cycle
system.cpu13.iq.issued_per_cycle::7           1170766      4.64%     98.96% # Number of insts issued each cycle
system.cpu13.iq.issued_per_cycle::8            262228      1.04%    100.00% # Number of insts issued each cycle
system.cpu13.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu13.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu13.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu13.iq.issued_per_cycle::total      25255621                       # Number of insts issued each cycle
system.cpu13.iq.rate                         0.837955                       # Inst issue rate
system.cpu13.iq.vec_alu_accesses                    0                       # Number of vector alu accesses
system.cpu13.iq.vec_inst_queue_reads                0                       # Number of vector instruction queue reads
system.cpu13.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu13.iq.vec_inst_queue_writes               0                       # Number of vector instruction queue writes
system.cpu13.itb.rdAccesses                         0                       # TLB accesses on read requests
system.cpu13.itb.rdMisses                           0                       # TLB misses on read requests
system.cpu13.itb.walker.pwrStateResidencyTicks::UNDEFINED 2842160590737                       # Cumulative time (in ticks) in various power states
system.cpu13.itb.wrAccesses                   1734912                       # TLB accesses on write requests
system.cpu13.itb.wrMisses                         447                       # TLB misses on write requests
system.cpu13.memDep0.conflictingLoads            6516                       # Number of conflicting loads.
system.cpu13.memDep0.conflictingStores           2600                       # Number of conflicting stores.
system.cpu13.memDep0.insertedLoads            1441123                       # Number of loads inserted to the mem dependence unit.
system.cpu13.memDep0.insertedStores              3068                       # Number of stores inserted to the mem dependence unit.
system.cpu13.misc_regfile_reads              10597231                       # number of misc regfile reads
system.cpu13.misc_regfile_writes                    1                       # number of misc regfile writes
system.cpu13.numCycles                       25268620                       # number of cpu cycles simulated
system.cpu13.numPwrStateTransitions                 5                       # Number of power state transitions
system.cpu13.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu13.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu13.pwrStateClkGateDist::samples            4                       # Distribution of time spent in the clock gated state
system.cpu13.pwrStateClkGateDist::mean   359634494760.750000                       # Distribution of time spent in the clock gated state
system.cpu13.pwrStateClkGateDist::stdev  600259824063.968750                       # Distribution of time spent in the clock gated state
system.cpu13.pwrStateClkGateDist::1000-5e+10            2     50.00%     50.00% # Distribution of time spent in the clock gated state
system.cpu13.pwrStateClkGateDist::1.5e+11-2e+11            1     25.00%     75.00% # Distribution of time spent in the clock gated state
system.cpu13.pwrStateClkGateDist::overflows            1     25.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu13.pwrStateClkGateDist::min_value     22456854                       # Distribution of time spent in the clock gated state
system.cpu13.pwrStateClkGateDist::max_value 1250843861043                       # Distribution of time spent in the clock gated state
system.cpu13.pwrStateClkGateDist::total             4                       # Distribution of time spent in the clock gated state
system.cpu13.pwrStateResidencyTicks::ON  1403622611694                       # Cumulative time (in ticks) in various power states
system.cpu13.pwrStateResidencyTicks::CLK_GATED 1438537979043                       # Cumulative time (in ticks) in various power states
system.cpu13.quiesceCycles                 8497014449                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu13.rename.BlockCycles              20028685                       # Number of cycles rename is blocking
system.cpu13.rename.CommittedMaps            20219999                       # Number of HB maps that are committed
system.cpu13.rename.IQFullEvents               729818                       # Number of times rename has blocked due to IQ full
system.cpu13.rename.IdleCycles                1478718                       # Number of cycles rename is idle
system.cpu13.rename.ROBFullEvents                  75                       # Number of times rename has blocked due to ROB full
system.cpu13.rename.RenameLookups            35928603                       # Number of register rename lookups that rename has made
system.cpu13.rename.RenamedInsts             16195228                       # Number of instructions processed by rename
system.cpu13.rename.RenamedOperands          20234021                       # Number of destination operands rename has renamed
system.cpu13.rename.RunCycles                 2883893                       # Number of cycles rename is running
system.cpu13.rename.SquashCycles                  691                       # Number of cycles rename is squashing
system.cpu13.rename.UnblockCycles              861758                       # Number of cycles rename is unblocking
system.cpu13.rename.UndoneMaps                  14022                       # Number of HB maps that are undone due to squashing
system.cpu13.rename.fp_rename_lookups         5767563                       # Number of floating rename lookups
system.cpu13.rename.int_rename_lookups       14119491                       # Number of integer rename lookups
system.cpu13.rename.serializeStallCycles         1876                       # count of cycles rename stalled for serializing inst
system.cpu13.rename.serializingInsts               36                       # count of serializing insts renamed
system.cpu13.rename.skidInsts                 1987126                       # count of insts added to the skid buffer
system.cpu13.rename.tempSerializingInsts           36                       # count of temporary serializing insts renamed
system.cpu13.rob.rob_reads                   41312107                       # The number of ROB reads
system.cpu13.rob.rob_writes                  32388232                       # The number of ROB writes
system.cpu13.timesIdled                            64                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu14.apic_clk_domain.clock               5328                       # Clock period in ticks
system.cpu14.branchPred.BTBCorrect                  0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu14.branchPred.BTBHitPct            0.000000                       # BTB Hit Percentage
system.cpu14.branchPred.BTBHits                     0                       # Number of BTB hits
system.cpu14.branchPred.BTBLookups            1664854                       # Number of BTB lookups
system.cpu14.branchPred.RASInCorrect               52                       # Number of incorrect RAS predictions.
system.cpu14.branchPred.condIncorrect             271                       # Number of conditional branches incorrect
system.cpu14.branchPred.condPredicted         2108377                       # Number of conditional branches predicted
system.cpu14.branchPred.indirectHits          1184226                       # Number of indirect target hits.
system.cpu14.branchPred.indirectLookups       1664854                       # Number of indirect predictor lookups.
system.cpu14.branchPred.indirectMisses         480628                       # Number of indirect misses.
system.cpu14.branchPred.lookups               2108377                       # Number of BP lookups
system.cpu14.branchPred.usedRAS                   703                       # Number of times the RAS was used to get a target.
system.cpu14.branchPredindirectMispredicted          167                       # Number of mispredicted indirect branches.
system.cpu14.cc_regfile_reads                10532359                       # number of cc regfile reads
system.cpu14.cc_regfile_writes                7102767                       # number of cc regfile writes
system.cpu14.commit.amos                            0                       # Number of atomic instructions committed
system.cpu14.commit.branchMispredicts            1086                       # The number of times a branch was mispredicted
system.cpu14.commit.branches                  2106378                       # Number of branches committed
system.cpu14.commit.bw_lim_events              134822                       # number cycles where commit BW limit reached
system.cpu14.commit.commitNonSpecStalls          1669                       # The number of times commit has been forced to stall to communicate backwards
system.cpu14.commit.commitSquashedInsts         10660                       # The number of squashed insts skipped by commit
system.cpu14.commit.committedInsts            9079986                       # Number of instructions committed
system.cpu14.commit.committedOps             16316122                       # Number of ops (including micro ops) committed
system.cpu14.commit.committed_per_cycle::samples     25238873                       # Number of insts commited each cycle
system.cpu14.commit.committed_per_cycle::mean     0.646468                       # Number of insts commited each cycle
system.cpu14.commit.committed_per_cycle::stdev     1.582200                       # Number of insts commited each cycle
system.cpu14.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu14.commit.committed_per_cycle::0     20427811     80.94%     80.94% # Number of insts commited each cycle
system.cpu14.commit.committed_per_cycle::1      1302152      5.16%     86.10% # Number of insts commited each cycle
system.cpu14.commit.committed_per_cycle::2          733      0.00%     86.10% # Number of insts commited each cycle
system.cpu14.commit.committed_per_cycle::3      1494577      5.92%     92.02% # Number of insts commited each cycle
system.cpu14.commit.committed_per_cycle::4       943731      3.74%     95.76% # Number of insts commited each cycle
system.cpu14.commit.committed_per_cycle::5       369294      1.46%     97.22% # Number of insts commited each cycle
system.cpu14.commit.committed_per_cycle::6       131468      0.52%     97.75% # Number of insts commited each cycle
system.cpu14.commit.committed_per_cycle::7       434285      1.72%     99.47% # Number of insts commited each cycle
system.cpu14.commit.committed_per_cycle::8       134822      0.53%    100.00% # Number of insts commited each cycle
system.cpu14.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu14.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu14.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu14.commit.committed_per_cycle::total     25238873                       # Number of insts commited each cycle
system.cpu14.commit.fp_insts                  3145787                       # Number of committed floating point instructions.
system.cpu14.commit.function_calls                593                       # Number of function calls committed.
system.cpu14.commit.int_insts                12773413                       # Number of committed integer instructions.
system.cpu14.commit.loads                     1450643                       # Number of loads committed
system.cpu14.commit.membars                      1110                       # Number of memory barriers committed
system.cpu14.commit.op_class_0::No_OpClass          558      0.00%      0.00% # Class of committed instruction
system.cpu14.commit.op_class_0::IntAlu       12765399     78.24%     78.24% # Class of committed instruction
system.cpu14.commit.op_class_0::IntMult             1      0.00%     78.24% # Class of committed instruction
system.cpu14.commit.op_class_0::IntDiv              7      0.00%     78.24% # Class of committed instruction
system.cpu14.commit.op_class_0::FloatAdd            1      0.00%     78.24% # Class of committed instruction
system.cpu14.commit.op_class_0::FloatCmp            0      0.00%     78.24% # Class of committed instruction
system.cpu14.commit.op_class_0::FloatCvt            0      0.00%     78.24% # Class of committed instruction
system.cpu14.commit.op_class_0::FloatMult            0      0.00%     78.24% # Class of committed instruction
system.cpu14.commit.op_class_0::FloatMultAcc            0      0.00%     78.24% # Class of committed instruction
system.cpu14.commit.op_class_0::FloatDiv            0      0.00%     78.24% # Class of committed instruction
system.cpu14.commit.op_class_0::FloatMisc            0      0.00%     78.24% # Class of committed instruction
system.cpu14.commit.op_class_0::FloatSqrt            0      0.00%     78.24% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdAdd             0      0.00%     78.24% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdAddAcc            0      0.00%     78.24% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdAlu       1572878      9.64%     87.88% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdCmp             0      0.00%     87.88% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdCvt        524292      3.21%     91.09% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdMisc            4      0.00%     91.09% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdMult            0      0.00%     91.09% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdMultAcc            0      0.00%     91.09% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdShift            6      0.00%     91.09% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdShiftAcc            0      0.00%     91.09% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdDiv             0      0.00%     91.09% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdSqrt            0      0.00%     91.09% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdFloatAdd            0      0.00%     91.09% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdFloatAlu            0      0.00%     91.09% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdFloatCmp            0      0.00%     91.09% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdFloatCvt            0      0.00%     91.09% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdFloatDiv            0      0.00%     91.09% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdFloatMisc            0      0.00%     91.09% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdFloatMult            0      0.00%     91.09% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdFloatMultAcc            0      0.00%     91.09% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdFloatSqrt            0      0.00%     91.09% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdReduceAdd            0      0.00%     91.09% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdReduceAlu            0      0.00%     91.09% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdReduceCmp            0      0.00%     91.09% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     91.09% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     91.09% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdAes             0      0.00%     91.09% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdAesMix            0      0.00%     91.09% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdSha1Hash            0      0.00%     91.09% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdSha1Hash2            0      0.00%     91.09% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdSha256Hash            0      0.00%     91.09% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdSha256Hash2            0      0.00%     91.09% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdShaSigma2            0      0.00%     91.09% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdShaSigma3            0      0.00%     91.09% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdPredAlu            0      0.00%     91.09% # Class of committed instruction
system.cpu14.commit.op_class_0::MemRead        926346      5.68%     96.77% # Class of committed instruction
system.cpu14.commit.op_class_0::MemWrite         2325      0.01%     96.79% # Class of committed instruction
system.cpu14.commit.op_class_0::FloatMemRead       524297      3.21%    100.00% # Class of committed instruction
system.cpu14.commit.op_class_0::FloatMemWrite            8      0.00%    100.00% # Class of committed instruction
system.cpu14.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu14.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu14.commit.op_class_0::total        16316122                       # Class of committed instruction
system.cpu14.commit.refs                      1452976                       # Number of memory references committed
system.cpu14.commit.swp_count                       0                       # Number of s/w prefetches committed
system.cpu14.commit.vec_insts                       0                       # Number of committed Vector instructions.
system.cpu14.committedInsts                   9079986                       # Number of Instructions Simulated
system.cpu14.committedOps                    16316122                       # Number of Ops (including micro ops) Simulated
system.cpu14.cpi                             2.782336                       # CPI: Cycles Per Instruction
system.cpu14.cpi_total                       2.782336                       # CPI: Total CPI of All Threads
system.cpu14.decode.BlockedCycles            20746798                       # Number of cycles decode is blocked
system.cpu14.decode.DecodedInsts             16330436                       # Number of instructions handled by decode
system.cpu14.decode.IdleCycles                1375304                       # Number of cycles decode is idle
system.cpu14.decode.RunCycles                 2721261                       # Number of cycles decode is running
system.cpu14.decode.SquashCycles                 1092                       # Number of cycles decode is squashing
system.cpu14.decode.UnblockCycles              396758                       # Number of cycles decode is unblocking
system.cpu14.dtb.rdAccesses                   1451229                       # TLB accesses on read requests
system.cpu14.dtb.rdMisses                        1623                       # TLB misses on read requests
system.cpu14.dtb.walker.pwrStateResidencyTicks::UNDEFINED 2842160590737                       # Cumulative time (in ticks) in various power states
system.cpu14.dtb.wrAccesses                      2596                       # TLB accesses on write requests
system.cpu14.dtb.wrMisses                           6                       # TLB misses on write requests
system.cpu14.fetch.Branches                   2108377                       # Number of branches that fetch encountered
system.cpu14.fetch.CacheLines                 1760658                       # Number of cache lines fetched
system.cpu14.fetch.Cycles                    23467613                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu14.fetch.IcacheSquashes                  72                       # Number of outstanding Icache misses that were squashed
system.cpu14.fetch.IcacheWaitRetryStallCycles          574                       # Number of stall cycles due to full MSHR
system.cpu14.fetch.Insts                      9089823                       # Number of instructions fetch has processed
system.cpu14.fetch.MiscStallCycles               3034                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu14.fetch.PendingTrapStallCycles         5533                       # Number of stall cycles due to pending traps
system.cpu14.fetch.SquashCycles                  2184                       # Number of cycles fetch has spent squashing
system.cpu14.fetch.branchRate                0.083455                       # Number of branch fetches per cycle
system.cpu14.fetch.icacheStallCycles          1763367                       # Number of cycles fetch is stalled on an Icache miss
system.cpu14.fetch.predictedBranches          1184929                       # Number of branches that fetch has predicted taken
system.cpu14.fetch.rate                      0.359800                       # Number of inst fetches per cycle
system.cpu14.fetch.rateDist::samples         25241213                       # Number of instructions fetched each cycle (Total)
system.cpu14.fetch.rateDist::mean            0.647091                       # Number of instructions fetched each cycle (Total)
system.cpu14.fetch.rateDist::stdev           1.932596                       # Number of instructions fetched each cycle (Total)
system.cpu14.fetch.rateDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu14.fetch.rateDist::0               21923761     86.86%     86.86% # Number of instructions fetched each cycle (Total)
system.cpu14.fetch.rateDist::1                 617174      2.45%     89.30% # Number of instructions fetched each cycle (Total)
system.cpu14.fetch.rateDist::2                    900      0.00%     89.31% # Number of instructions fetched each cycle (Total)
system.cpu14.fetch.rateDist::3                 683016      2.71%     92.01% # Number of instructions fetched each cycle (Total)
system.cpu14.fetch.rateDist::4                 368937      1.46%     93.47% # Number of instructions fetched each cycle (Total)
system.cpu14.fetch.rateDist::5                 263901      1.05%     94.52% # Number of instructions fetched each cycle (Total)
system.cpu14.fetch.rateDist::6                    504      0.00%     94.52% # Number of instructions fetched each cycle (Total)
system.cpu14.fetch.rateDist::7                 197108      0.78%     95.30% # Number of instructions fetched each cycle (Total)
system.cpu14.fetch.rateDist::8                1185912      4.70%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu14.fetch.rateDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu14.fetch.rateDist::min_value              0                       # Number of instructions fetched each cycle (Total)
system.cpu14.fetch.rateDist::max_value              8                       # Number of instructions fetched each cycle (Total)
system.cpu14.fetch.rateDist::total           25241213                       # Number of instructions fetched each cycle (Total)
system.cpu14.fp_regfile_reads                 5767268                       # number of floating regfile reads
system.cpu14.fp_regfile_writes                3145857                       # number of floating regfile writes
system.cpu14.idleCycles                         22360                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu14.iew.branchMispredicts               1196                       # Number of branch mispredicts detected at execute
system.cpu14.iew.exec_branches                2106854                       # Number of branches executed
system.cpu14.iew.exec_nop                           0                       # number of nop insts executed
system.cpu14.iew.exec_rate                   0.843413                       # Inst execution rate
system.cpu14.iew.exec_refs                    6438853                       # number of memory reference insts executed
system.cpu14.iew.exec_stores                     2596                       # Number of stores executed
system.cpu14.iew.exec_swp                           0                       # number of swp insts executed
system.cpu14.iew.iewBlockCycles              19543513                       # Number of cycles IEW is blocking
system.cpu14.iew.iewDispLoadInsts             1451939                       # Number of dispatched load instructions
system.cpu14.iew.iewDispNonSpecInsts              629                       # Number of dispatched non-speculative instructions
system.cpu14.iew.iewDispSquashedInsts              27                       # Number of squashed instructions skipped by dispatch
system.cpu14.iew.iewDispStoreInsts               3085                       # Number of dispatched store instructions
system.cpu14.iew.iewDispatchedInsts          16327021                       # Number of instructions dispatched to IQ
system.cpu14.iew.iewExecLoadInsts             6436257                       # Number of load instructions executed
system.cpu14.iew.iewExecSquashedInsts             599                       # Number of squashed instructions skipped in execute
system.cpu14.iew.iewExecutedInsts            21307622                       # Number of executed instructions
system.cpu14.iew.iewIQFullEvents                  622                       # Number of times the IQ has become full, causing a stall
system.cpu14.iew.iewIdleCycles                      0                       # Number of cycles IEW is idle
system.cpu14.iew.iewLSQFullEvents                   0                       # Number of times the LSQ has become full, causing a stall
system.cpu14.iew.iewSquashCycles                 1092                       # Number of cycles IEW is squashing
system.cpu14.iew.iewUnblockCycles               67067                       # Number of cycles IEW is unblocking
system.cpu14.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu14.iew.lsq.thread0.cacheBlocked      1050587                       # Number of times an access to memory failed due to the cache being blocked
system.cpu14.iew.lsq.thread0.forwLoads           1099                       # Number of loads that had data forwarded from stores
system.cpu14.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu14.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu14.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu14.iew.lsq.thread0.memOrderViolation            3                       # Number of memory ordering violations
system.cpu14.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu14.iew.lsq.thread0.squashedLoads         1296                       # Number of loads squashed
system.cpu14.iew.lsq.thread0.squashedStores          752                       # Number of stores squashed
system.cpu14.iew.memOrderViolationEvents            3                       # Number of memory order violations
system.cpu14.iew.predictedNotTakenIncorrect         1105                       # Number of branches that were predicted not taken incorrectly
system.cpu14.iew.predictedTakenIncorrect           91                       # Number of branches that were predicted taken incorrectly
system.cpu14.iew.wb_consumers                17745108                       # num instructions consuming a value
system.cpu14.iew.wb_count                    16321485                       # cumulative count of insts written-back
system.cpu14.iew.wb_fanout                   0.722818                       # average fanout of values written-back
system.cpu14.iew.wb_producers                12826488                       # num instructions producing a value
system.cpu14.iew.wb_rate                     0.646048                       # insts written-back per cycle
system.cpu14.iew.wb_sent                     16322385                       # cumulative count of insts sent to commit
system.cpu14.int_regfile_reads               24210648                       # number of integer regfile reads
system.cpu14.int_regfile_writes              10144771                       # number of integer regfile writes
system.cpu14.interrupts.pwrStateResidencyTicks::UNDEFINED 2842160590737                       # Cumulative time (in ticks) in various power states
system.cpu14.ipc                             0.359410                       # IPC: Instructions Per Cycle
system.cpu14.ipc_total                       0.359410                       # IPC: Total IPC of All Threads
system.cpu14.iq.FU_type_0::No_OpClass            1610      0.01%      0.01% # Type of FU issued
system.cpu14.iq.FU_type_0::IntAlu            12770397     59.93%     59.94% # Type of FU issued
system.cpu14.iq.FU_type_0::IntMult                  3      0.00%     59.94% # Type of FU issued
system.cpu14.iq.FU_type_0::IntDiv                   7      0.00%     59.94% # Type of FU issued
system.cpu14.iq.FU_type_0::FloatAdd                23      0.00%     59.94% # Type of FU issued
system.cpu14.iq.FU_type_0::FloatCmp                 0      0.00%     59.94% # Type of FU issued
system.cpu14.iq.FU_type_0::FloatCvt                 0      0.00%     59.94% # Type of FU issued
system.cpu14.iq.FU_type_0::FloatMult                0      0.00%     59.94% # Type of FU issued
system.cpu14.iq.FU_type_0::FloatMultAcc             0      0.00%     59.94% # Type of FU issued
system.cpu14.iq.FU_type_0::FloatDiv                 0      0.00%     59.94% # Type of FU issued
system.cpu14.iq.FU_type_0::FloatMisc                0      0.00%     59.94% # Type of FU issued
system.cpu14.iq.FU_type_0::FloatSqrt                0      0.00%     59.94% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdAdd                  0      0.00%     59.94% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdAddAcc               0      0.00%     59.94% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdAlu            1572878      7.38%     67.32% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdCmp                  0      0.00%     67.32% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdCvt             524292      2.46%     69.78% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdMisc                 4      0.00%     69.78% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdMult                 0      0.00%     69.78% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdMultAcc              0      0.00%     69.78% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdShift                8      0.00%     69.78% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdShiftAcc             0      0.00%     69.78% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdDiv                  0      0.00%     69.78% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdSqrt                 0      0.00%     69.78% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdFloatAdd             0      0.00%     69.78% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdFloatAlu             0      0.00%     69.78% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdFloatCmp             0      0.00%     69.78% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdFloatCvt             0      0.00%     69.78% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdFloatDiv             0      0.00%     69.78% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdFloatMisc            0      0.00%     69.78% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdFloatMult            0      0.00%     69.78% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     69.78% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdFloatSqrt            0      0.00%     69.78% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdReduceAdd            0      0.00%     69.78% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdReduceAlu            0      0.00%     69.78% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdReduceCmp            0      0.00%     69.78% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     69.78% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     69.78% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdAes                  0      0.00%     69.78% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdAesMix               0      0.00%     69.78% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdSha1Hash             0      0.00%     69.78% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdSha1Hash2            0      0.00%     69.78% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdSha256Hash            0      0.00%     69.78% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdSha256Hash2            0      0.00%     69.78% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdShaSigma2            0      0.00%     69.78% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdShaSigma3            0      0.00%     69.78% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdPredAlu              0      0.00%     69.78% # Type of FU issued
system.cpu14.iq.FU_type_0::MemRead             931479      4.37%     74.15% # Type of FU issued
system.cpu14.iq.FU_type_0::MemWrite              2634      0.01%     74.17% # Type of FU issued
system.cpu14.iq.FU_type_0::FloatMemRead       5504878     25.83%    100.00% # Type of FU issued
system.cpu14.iq.FU_type_0::FloatMemWrite            8      0.00%    100.00% # Type of FU issued
system.cpu14.iq.FU_type_0::IprAccess                0      0.00%    100.00% # Type of FU issued
system.cpu14.iq.FU_type_0::InstPrefetch             0      0.00%    100.00% # Type of FU issued
system.cpu14.iq.FU_type_0::total             21308221                       # Type of FU issued
system.cpu14.iq.fp_alu_accesses               8912804                       # Number of floating point alu accesses
system.cpu14.iq.fp_inst_queue_reads          17039202                       # Number of floating instruction queue reads
system.cpu14.iq.fp_inst_queue_wakeup_accesses      3145811                       # Number of floating instruction queue wakeup accesses
system.cpu14.iq.fp_inst_queue_writes          3145979                       # Number of floating instruction queue writes
system.cpu14.iq.fu_busy_cnt                    789279                       # FU busy when requested
system.cpu14.iq.fu_busy_rate                 0.037041                       # FU busy rate (busy events/executed inst)
system.cpu14.iq.fu_full::No_OpClass                 0      0.00%      0.00% # attempts to use FU when none available
system.cpu14.iq.fu_full::IntAlu                  1581      0.20%      0.20% # attempts to use FU when none available
system.cpu14.iq.fu_full::IntMult                    0      0.00%      0.20% # attempts to use FU when none available
system.cpu14.iq.fu_full::IntDiv                     0      0.00%      0.20% # attempts to use FU when none available
system.cpu14.iq.fu_full::FloatAdd                   0      0.00%      0.20% # attempts to use FU when none available
system.cpu14.iq.fu_full::FloatCmp                   0      0.00%      0.20% # attempts to use FU when none available
system.cpu14.iq.fu_full::FloatCvt                   0      0.00%      0.20% # attempts to use FU when none available
system.cpu14.iq.fu_full::FloatMult                  0      0.00%      0.20% # attempts to use FU when none available
system.cpu14.iq.fu_full::FloatMultAcc               0      0.00%      0.20% # attempts to use FU when none available
system.cpu14.iq.fu_full::FloatDiv                   0      0.00%      0.20% # attempts to use FU when none available
system.cpu14.iq.fu_full::FloatMisc                  0      0.00%      0.20% # attempts to use FU when none available
system.cpu14.iq.fu_full::FloatSqrt                  0      0.00%      0.20% # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdAdd                    0      0.00%      0.20% # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdAddAcc                 0      0.00%      0.20% # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdAlu                    0      0.00%      0.20% # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdCmp                    0      0.00%      0.20% # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdCvt                    0      0.00%      0.20% # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdMisc                   0      0.00%      0.20% # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdMult                   0      0.00%      0.20% # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdMultAcc                0      0.00%      0.20% # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdShift                  0      0.00%      0.20% # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdShiftAcc               0      0.00%      0.20% # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdDiv                    0      0.00%      0.20% # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdSqrt                   0      0.00%      0.20% # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdFloatAdd               0      0.00%      0.20% # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdFloatAlu               0      0.00%      0.20% # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdFloatCmp               0      0.00%      0.20% # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdFloatCvt               0      0.00%      0.20% # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdFloatDiv               0      0.00%      0.20% # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdFloatMisc              0      0.00%      0.20% # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdFloatMult              0      0.00%      0.20% # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdFloatMultAcc            0      0.00%      0.20% # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdFloatSqrt              0      0.00%      0.20% # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdReduceAdd              0      0.00%      0.20% # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdReduceAlu              0      0.00%      0.20% # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdReduceCmp              0      0.00%      0.20% # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdFloatReduceAdd            0      0.00%      0.20% # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdFloatReduceCmp            0      0.00%      0.20% # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdAes                    0      0.00%      0.20% # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdAesMix                 0      0.00%      0.20% # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdSha1Hash               0      0.00%      0.20% # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdSha1Hash2              0      0.00%      0.20% # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdSha256Hash             0      0.00%      0.20% # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdSha256Hash2            0      0.00%      0.20% # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdShaSigma2              0      0.00%      0.20% # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdShaSigma3              0      0.00%      0.20% # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdPredAlu                0      0.00%      0.20% # attempts to use FU when none available
system.cpu14.iq.fu_full::MemRead                  730      0.09%      0.29% # attempts to use FU when none available
system.cpu14.iq.fu_full::MemWrite                 560      0.07%      0.36% # attempts to use FU when none available
system.cpu14.iq.fu_full::FloatMemRead          786408     99.64%    100.00% # attempts to use FU when none available
system.cpu14.iq.fu_full::FloatMemWrite              0      0.00%    100.00% # attempts to use FU when none available
system.cpu14.iq.fu_full::IprAccess                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu14.iq.fu_full::InstPrefetch               0      0.00%    100.00% # attempts to use FU when none available
system.cpu14.iq.int_alu_accesses             13183086                       # Number of integer alu accesses
system.cpu14.iq.int_inst_queue_reads         51607869                       # Number of integer instruction queue reads
system.cpu14.iq.int_inst_queue_wakeup_accesses     13175674                       # Number of integer instruction queue wakeup accesses
system.cpu14.iq.int_inst_queue_writes        13191943                       # Number of integer instruction queue writes
system.cpu14.iq.iqInstsAdded                 16325196                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu14.iq.iqInstsIssued                21308221                       # Number of instructions issued
system.cpu14.iq.iqNonSpecInstsAdded              1825                       # Number of non-speculative instructions added to the IQ
system.cpu14.iq.iqSquashedInstsExamined         10898                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu14.iq.iqSquashedInstsIssued             137                       # Number of squashed instructions issued
system.cpu14.iq.iqSquashedNonSpecRemoved          156                       # Number of squashed non-spec instructions that were removed
system.cpu14.iq.iqSquashedOperandsExamined        14899                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu14.iq.issued_per_cycle::samples     25241213                       # Number of insts issued each cycle
system.cpu14.iq.issued_per_cycle::mean       0.844184                       # Number of insts issued each cycle
system.cpu14.iq.issued_per_cycle::stdev      1.988125                       # Number of insts issued each cycle
system.cpu14.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu14.iq.issued_per_cycle::0          20054226     79.45%     79.45% # Number of insts issued each cycle
system.cpu14.iq.issued_per_cycle::1            884234      3.50%     82.95% # Number of insts issued each cycle
system.cpu14.iq.issued_per_cycle::2           1302586      5.16%     88.11% # Number of insts issued each cycle
system.cpu14.iq.issued_per_cycle::3            133865      0.53%     88.64% # Number of insts issued each cycle
system.cpu14.iq.issued_per_cycle::4            460210      1.82%     90.47% # Number of insts issued each cycle
system.cpu14.iq.issued_per_cycle::5            566603      2.24%     92.71% # Number of insts issued each cycle
system.cpu14.iq.issued_per_cycle::6            395301      1.57%     94.28% # Number of insts issued each cycle
system.cpu14.iq.issued_per_cycle::7           1181945      4.68%     98.96% # Number of insts issued each cycle
system.cpu14.iq.issued_per_cycle::8            262243      1.04%    100.00% # Number of insts issued each cycle
system.cpu14.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu14.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu14.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu14.iq.issued_per_cycle::total      25241213                       # Number of insts issued each cycle
system.cpu14.iq.rate                         0.843437                       # Inst issue rate
system.cpu14.iq.vec_alu_accesses                    0                       # Number of vector alu accesses
system.cpu14.iq.vec_inst_queue_reads                0                       # Number of vector instruction queue reads
system.cpu14.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu14.iq.vec_inst_queue_writes               0                       # Number of vector instruction queue writes
system.cpu14.itb.rdAccesses                         0                       # TLB accesses on read requests
system.cpu14.itb.rdMisses                           0                       # TLB misses on read requests
system.cpu14.itb.walker.pwrStateResidencyTicks::UNDEFINED 2842160590737                       # Cumulative time (in ticks) in various power states
system.cpu14.itb.wrAccesses                   1761507                       # TLB accesses on write requests
system.cpu14.itb.wrMisses                         863                       # TLB misses on write requests
system.cpu14.memDep0.conflictingLoads            6212                       # Number of conflicting loads.
system.cpu14.memDep0.conflictingStores           2550                       # Number of conflicting stores.
system.cpu14.memDep0.insertedLoads            1451939                       # Number of loads inserted to the mem dependence unit.
system.cpu14.memDep0.insertedStores              3085                       # Number of stores inserted to the mem dependence unit.
system.cpu14.misc_regfile_reads              10652484                       # number of misc regfile reads
system.cpu14.misc_regfile_writes                    1                       # number of misc regfile writes
system.cpu14.numCycles                       25263573                       # number of cpu cycles simulated
system.cpu14.numPwrStateTransitions                 5                       # Number of power state transitions
system.cpu14.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu14.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu14.pwrStateClkGateDist::samples            4                       # Distribution of time spent in the clock gated state
system.cpu14.pwrStateClkGateDist::mean   359634445809.750000                       # Distribution of time spent in the clock gated state
system.cpu14.pwrStateClkGateDist::stdev  600259865034.507568                       # Distribution of time spent in the clock gated state
system.cpu14.pwrStateClkGateDist::1000-5e+10            2     50.00%     50.00% # Distribution of time spent in the clock gated state
system.cpu14.pwrStateClkGateDist::1.5e+11-2e+11            1     25.00%     75.00% # Distribution of time spent in the clock gated state
system.cpu14.pwrStateClkGateDist::overflows            1     25.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu14.pwrStateClkGateDist::min_value     22456854                       # Distribution of time spent in the clock gated state
system.cpu14.pwrStateClkGateDist::max_value 1250843889681                       # Distribution of time spent in the clock gated state
system.cpu14.pwrStateClkGateDist::total             4                       # Distribution of time spent in the clock gated state
system.cpu14.pwrStateResidencyTicks::ON  1403622807498                       # Cumulative time (in ticks) in various power states
system.cpu14.pwrStateResidencyTicks::CLK_GATED 1438537783239                       # Cumulative time (in ticks) in various power states
system.cpu14.quiesceCycles                 8497019642                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu14.rename.BlockCycles              19948151                       # Number of cycles rename is blocking
system.cpu14.rename.CommittedMaps            20387763                       # Number of HB maps that are committed
system.cpu14.rename.IQFullEvents               729747                       # Number of times rename has blocked due to IQ full
system.cpu14.rename.IdleCycles                1507814                       # Number of cycles rename is idle
system.cpu14.rename.ROBFullEvents                  43                       # Number of times rename has blocked due to ROB full
system.cpu14.rename.RenameLookups            36226838                       # Number of register rename lookups that rename has made
system.cpu14.rename.RenamedInsts             16329007                       # Number of instructions processed by rename
system.cpu14.rename.RenamedOperands          20400905                       # Number of destination operands rename has renamed
system.cpu14.rename.RunCycles                 2919682                       # Number of cycles rename is running
system.cpu14.rename.SquashCycles                 1092                       # Number of cycles rename is squashing
system.cpu14.rename.UnblockCycles              861661                       # Number of cycles rename is unblocking
system.cpu14.rename.UndoneMaps                  13142                       # Number of HB maps that are undone due to squashing
system.cpu14.rename.fp_rename_lookups         5767563                       # Number of floating rename lookups
system.cpu14.rename.int_rename_lookups       14251921                       # Number of integer rename lookups
system.cpu14.rename.serializeStallCycles         2813                       # count of cycles rename stalled for serializing inst
system.cpu14.rename.serializingInsts               34                       # count of serializing insts renamed
system.cpu14.rename.skidInsts                 1986875                       # count of insts added to the skid buffer
system.cpu14.rename.tempSerializingInsts           34                       # count of temporary serializing insts renamed
system.cpu14.rob.rob_reads                   41430794                       # The number of ROB reads
system.cpu14.rob.rob_writes                  32655906                       # The number of ROB writes
system.cpu14.timesIdled                            71                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu15.apic_clk_domain.clock               5328                       # Clock period in ticks
system.cpu15.branchPred.BTBCorrect                  0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu15.branchPred.BTBHitPct            0.000000                       # BTB Hit Percentage
system.cpu15.branchPred.BTBHits                     0                       # Number of BTB hits
system.cpu15.branchPred.BTBLookups            1855705                       # Number of BTB lookups
system.cpu15.branchPred.RASInCorrect               54                       # Number of incorrect RAS predictions.
system.cpu15.branchPred.condIncorrect             263                       # Number of conditional branches incorrect
system.cpu15.branchPred.condPredicted         2076595                       # Number of conditional branches predicted
system.cpu15.branchPred.indirectHits          1168410                       # Number of indirect target hits.
system.cpu15.branchPred.indirectLookups       1855705                       # Number of indirect predictor lookups.
system.cpu15.branchPred.indirectMisses         687295                       # Number of indirect misses.
system.cpu15.branchPred.lookups               2076595                       # Number of BP lookups
system.cpu15.branchPred.usedRAS                   808                       # Number of times the RAS was used to get a target.
system.cpu15.branchPredindirectMispredicted          157                       # Number of mispredicted indirect branches.
system.cpu15.cc_regfile_reads                10371753                       # number of cc regfile reads
system.cpu15.cc_regfile_writes                7006367                       # number of cc regfile writes
system.cpu15.commit.amos                            0                       # Number of atomic instructions committed
system.cpu15.commit.branchMispredicts            1045                       # The number of times a branch was mispredicted
system.cpu15.commit.branches                  2074250                       # Number of branches committed
system.cpu15.commit.bw_lim_events              135036                       # number cycles where commit BW limit reached
system.cpu15.commit.commitNonSpecStalls          1672                       # The number of times commit has been forced to stall to communicate backwards
system.cpu15.commit.commitSquashedInsts         11929                       # The number of squashed insts skipped by commit
system.cpu15.commit.committedInsts            8967515                       # Number of instructions committed
system.cpu15.commit.committedOps             16123651                       # Number of ops (including micro ops) committed
system.cpu15.commit.committed_per_cycle::samples     25241842                       # Number of insts commited each cycle
system.cpu15.commit.committed_per_cycle::mean     0.638767                       # Number of insts commited each cycle
system.cpu15.commit.committed_per_cycle::stdev     1.576789                       # Number of insts commited each cycle
system.cpu15.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu15.commit.committed_per_cycle::0     20503296     81.23%     81.23% # Number of insts commited each cycle
system.cpu15.commit.committed_per_cycle::1      1275235      5.05%     86.28% # Number of insts commited each cycle
system.cpu15.commit.committed_per_cycle::2          730      0.00%     86.28% # Number of insts commited each cycle
system.cpu15.commit.committed_per_cycle::3      1467683      5.81%     92.10% # Number of insts commited each cycle
system.cpu15.commit.committed_per_cycle::4       930272      3.69%     95.78% # Number of insts commited each cycle
system.cpu15.commit.committed_per_cycle::5       366517      1.45%     97.23% # Number of insts commited each cycle
system.cpu15.commit.committed_per_cycle::6       131565      0.52%     97.76% # Number of insts commited each cycle
system.cpu15.commit.committed_per_cycle::7       431508      1.71%     99.47% # Number of insts commited each cycle
system.cpu15.commit.committed_per_cycle::8       135036      0.53%    100.00% # Number of insts commited each cycle
system.cpu15.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu15.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu15.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu15.commit.committed_per_cycle::total     25241842                       # Number of insts commited each cycle
system.cpu15.commit.fp_insts                  3145787                       # Number of committed floating point instructions.
system.cpu15.commit.function_calls                603                       # Number of function calls committed.
system.cpu15.commit.int_insts                12597021                       # Number of committed integer instructions.
system.cpu15.commit.loads                     1434600                       # Number of loads committed
system.cpu15.commit.membars                      1112                       # Number of memory barriers committed
system.cpu15.commit.op_class_0::No_OpClass          556      0.00%      0.00% # Class of committed instruction
system.cpu15.commit.op_class_0::IntAlu       12588957     78.08%     78.08% # Class of committed instruction
system.cpu15.commit.op_class_0::IntMult             1      0.00%     78.08% # Class of committed instruction
system.cpu15.commit.op_class_0::IntDiv              7      0.00%     78.08% # Class of committed instruction
system.cpu15.commit.op_class_0::FloatAdd            1      0.00%     78.08% # Class of committed instruction
system.cpu15.commit.op_class_0::FloatCmp            0      0.00%     78.08% # Class of committed instruction
system.cpu15.commit.op_class_0::FloatCvt            0      0.00%     78.08% # Class of committed instruction
system.cpu15.commit.op_class_0::FloatMult            0      0.00%     78.08% # Class of committed instruction
system.cpu15.commit.op_class_0::FloatMultAcc            0      0.00%     78.08% # Class of committed instruction
system.cpu15.commit.op_class_0::FloatDiv            0      0.00%     78.08% # Class of committed instruction
system.cpu15.commit.op_class_0::FloatMisc            0      0.00%     78.08% # Class of committed instruction
system.cpu15.commit.op_class_0::FloatSqrt            0      0.00%     78.08% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdAdd             0      0.00%     78.08% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdAddAcc            0      0.00%     78.08% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdAlu       1572878      9.76%     87.84% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdCmp             0      0.00%     87.84% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdCvt        524292      3.25%     91.09% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdMisc            4      0.00%     91.09% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdMult            0      0.00%     91.09% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdMultAcc            0      0.00%     91.09% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdShift            6      0.00%     91.09% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdShiftAcc            0      0.00%     91.09% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdDiv             0      0.00%     91.09% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdSqrt            0      0.00%     91.09% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdFloatAdd            0      0.00%     91.09% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdFloatAlu            0      0.00%     91.09% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdFloatCmp            0      0.00%     91.09% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdFloatCvt            0      0.00%     91.09% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdFloatDiv            0      0.00%     91.09% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdFloatMisc            0      0.00%     91.09% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdFloatMult            0      0.00%     91.09% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdFloatMultAcc            0      0.00%     91.09% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdFloatSqrt            0      0.00%     91.09% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdReduceAdd            0      0.00%     91.09% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdReduceAlu            0      0.00%     91.09% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdReduceCmp            0      0.00%     91.09% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     91.09% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     91.09% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdAes             0      0.00%     91.09% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdAesMix            0      0.00%     91.09% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdSha1Hash            0      0.00%     91.09% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdSha1Hash2            0      0.00%     91.09% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdSha256Hash            0      0.00%     91.09% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdSha256Hash2            0      0.00%     91.09% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdShaSigma2            0      0.00%     91.09% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdShaSigma3            0      0.00%     91.09% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdPredAlu            0      0.00%     91.09% # Class of committed instruction
system.cpu15.commit.op_class_0::MemRead        910303      5.65%     96.73% # Class of committed instruction
system.cpu15.commit.op_class_0::MemWrite         2341      0.01%     96.75% # Class of committed instruction
system.cpu15.commit.op_class_0::FloatMemRead       524297      3.25%    100.00% # Class of committed instruction
system.cpu15.commit.op_class_0::FloatMemWrite            8      0.00%    100.00% # Class of committed instruction
system.cpu15.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu15.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu15.commit.op_class_0::total        16123651                       # Class of committed instruction
system.cpu15.commit.refs                      1436949                       # Number of memory references committed
system.cpu15.commit.swp_count                       0                       # Number of s/w prefetches committed
system.cpu15.commit.vec_insts                       0                       # Number of committed Vector instructions.
system.cpu15.committedInsts                   8967515                       # Number of Instructions Simulated
system.cpu15.committedOps                    16123651                       # Number of Ops (including micro ops) Simulated
system.cpu15.cpi                             2.816540                       # CPI: Cycles Per Instruction
system.cpu15.cpi_total                       2.816540                       # CPI: Total CPI of All Threads
system.cpu15.decode.BlockedCycles            20823031                       # Number of cycles decode is blocked
system.cpu15.decode.DecodedInsts             16139292                       # Number of instructions handled by decode
system.cpu15.decode.IdleCycles                1347597                       # Number of cycles decode is idle
system.cpu15.decode.RunCycles                 2675904                       # Number of cycles decode is running
system.cpu15.decode.SquashCycles                 1066                       # Number of cycles decode is squashing
system.cpu15.decode.UnblockCycles              396777                       # Number of cycles decode is unblocking
system.cpu15.dtb.rdAccesses                   1435320                       # TLB accesses on read requests
system.cpu15.dtb.rdMisses                        1618                       # TLB misses on read requests
system.cpu15.dtb.walker.pwrStateResidencyTicks::UNDEFINED 2842160590737                       # Cumulative time (in ticks) in various power states
system.cpu15.dtb.wrAccesses                      2584                       # TLB accesses on write requests
system.cpu15.dtb.wrMisses                           6                       # TLB misses on write requests
system.cpu15.fetch.Branches                   2076595                       # Number of branches that fetch encountered
system.cpu15.fetch.CacheLines                 1734064                       # Number of cache lines fetched
system.cpu15.fetch.Cycles                    23498335                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu15.fetch.IcacheSquashes                  58                       # Number of outstanding Icache misses that were squashed
system.cpu15.fetch.IcacheWaitRetryStallCycles          515                       # Number of stall cycles due to full MSHR
system.cpu15.fetch.Insts                      8978092                       # Number of instructions fetch has processed
system.cpu15.fetch.MiscStallCycles               2728                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu15.fetch.PendingTrapStallCycles         5287                       # Number of stall cycles due to pending traps
system.cpu15.fetch.SquashCycles                  2132                       # Number of cycles fetch has spent squashing
system.cpu15.fetch.branchRate                0.082217                       # Number of branch fetches per cycle
system.cpu15.fetch.icacheStallCycles          1736444                       # Number of cycles fetch is stalled on an Icache miss
system.cpu15.fetch.predictedBranches          1169218                       # Number of branches that fetch has predicted taken
system.cpu15.fetch.rate                      0.355464                       # Number of inst fetches per cycle
system.cpu15.fetch.rateDist::samples         25244375                       # Number of instructions fetched each cycle (Total)
system.cpu15.fetch.rateDist::mean            0.639447                       # Number of instructions fetched each cycle (Total)
system.cpu15.fetch.rateDist::stdev           1.922741                       # Number of instructions fetched each cycle (Total)
system.cpu15.fetch.rateDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu15.fetch.rateDist::0               21972081     87.04%     87.04% # Number of instructions fetched each cycle (Total)
system.cpu15.fetch.rateDist::1                 603784      2.39%     89.43% # Number of instructions fetched each cycle (Total)
system.cpu15.fetch.rateDist::2                    903      0.00%     89.43% # Number of instructions fetched each cycle (Total)
system.cpu15.fetch.rateDist::3                 669784      2.65%     92.09% # Number of instructions fetched each cycle (Total)
system.cpu15.fetch.rateDist::4                 366063      1.45%     93.54% # Number of instructions fetched each cycle (Total)
system.cpu15.fetch.rateDist::5                 264209      1.05%     94.58% # Number of instructions fetched each cycle (Total)
system.cpu15.fetch.rateDist::6                    523      0.00%     94.58% # Number of instructions fetched each cycle (Total)
system.cpu15.fetch.rateDist::7                 197155      0.78%     95.37% # Number of instructions fetched each cycle (Total)
system.cpu15.fetch.rateDist::8                1169873      4.63%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu15.fetch.rateDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu15.fetch.rateDist::min_value              0                       # Number of instructions fetched each cycle (Total)
system.cpu15.fetch.rateDist::max_value              8                       # Number of instructions fetched each cycle (Total)
system.cpu15.fetch.rateDist::total           25244375                       # Number of instructions fetched each cycle (Total)
system.cpu15.fp_regfile_reads                 5767270                       # number of floating regfile reads
system.cpu15.fp_regfile_writes                3145857                       # number of floating regfile writes
system.cpu15.idleCycles                         12990                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu15.iew.branchMispredicts               1145                       # Number of branch mispredicts detected at execute
system.cpu15.iew.exec_branches                2074857                       # Number of branches executed
system.cpu15.iew.exec_nop                           0                       # number of nop insts executed
system.cpu15.iew.exec_rate                   0.836045                       # Inst execution rate
system.cpu15.iew.exec_refs                    6423285                       # number of memory reference insts executed
system.cpu15.iew.exec_stores                     2584                       # Number of stores executed
system.cpu15.iew.exec_swp                           0                       # number of swp insts executed
system.cpu15.iew.iewBlockCycles              19616559                       # Number of cycles IEW is blocking
system.cpu15.iew.iewDispLoadInsts             1436179                       # Number of dispatched load instructions
system.cpu15.iew.iewDispNonSpecInsts              660                       # Number of dispatched non-speculative instructions
system.cpu15.iew.iewDispSquashedInsts              18                       # Number of squashed instructions skipped by dispatch
system.cpu15.iew.iewDispStoreInsts               3109                       # Number of dispatched store instructions
system.cpu15.iew.iewDispatchedInsts          16135907                       # Number of instructions dispatched to IQ
system.cpu15.iew.iewExecLoadInsts             6420701                       # Number of load instructions executed
system.cpu15.iew.iewExecSquashedInsts             572                       # Number of squashed instructions skipped in execute
system.cpu15.iew.iewExecutedInsts            21116300                       # Number of executed instructions
system.cpu15.iew.iewIQFullEvents                  592                       # Number of times the IQ has become full, causing a stall
system.cpu15.iew.iewIdleCycles                      0                       # Number of cycles IEW is idle
system.cpu15.iew.iewLSQFullEvents                   0                       # Number of times the LSQ has become full, causing a stall
system.cpu15.iew.iewSquashCycles                 1066                       # Number of cycles IEW is squashing
system.cpu15.iew.iewUnblockCycles               67046                       # Number of cycles IEW is unblocking
system.cpu15.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu15.iew.lsq.thread0.cacheBlocked      1050716                       # Number of times an access to memory failed due to the cache being blocked
system.cpu15.iew.lsq.thread0.forwLoads           1157                       # Number of loads that had data forwarded from stores
system.cpu15.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu15.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu15.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu15.iew.lsq.thread0.memOrderViolation           16                       # Number of memory ordering violations
system.cpu15.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu15.iew.lsq.thread0.squashedLoads         1579                       # Number of loads squashed
system.cpu15.iew.lsq.thread0.squashedStores          760                       # Number of stores squashed
system.cpu15.iew.memOrderViolationEvents           16                       # Number of memory order violations
system.cpu15.iew.predictedNotTakenIncorrect         1053                       # Number of branches that were predicted not taken incorrectly
system.cpu15.iew.predictedTakenIncorrect           92                       # Number of branches that were predicted taken incorrectly
system.cpu15.iew.wb_consumers                17566929                       # num instructions consuming a value
system.cpu15.iew.wb_count                    16129817                       # cumulative count of insts written-back
system.cpu15.iew.wb_fanout                   0.721974                       # average fanout of values written-back
system.cpu15.iew.wb_producers                12682865                       # num instructions producing a value
system.cpu15.iew.wb_rate                     0.638618                       # insts written-back per cycle
system.cpu15.iew.wb_sent                     16130696                       # cumulative count of insts sent to commit
system.cpu15.int_regfile_reads               24019226                       # number of integer regfile reads
system.cpu15.int_regfile_writes              10001200                       # number of integer regfile writes
system.cpu15.interrupts.pwrStateResidencyTicks::UNDEFINED 2842160590737                       # Cumulative time (in ticks) in various power states
system.cpu15.ipc                             0.355046                       # IPC: Instructions Per Cycle
system.cpu15.ipc_total                       0.355046                       # IPC: Total IPC of All Threads
system.cpu15.iq.FU_type_0::No_OpClass            1571      0.01%      0.01% # Type of FU issued
system.cpu15.iq.FU_type_0::IntAlu            12594649     59.64%     59.65% # Type of FU issued
system.cpu15.iq.FU_type_0::IntMult                  3      0.00%     59.65% # Type of FU issued
system.cpu15.iq.FU_type_0::IntDiv                   7      0.00%     59.65% # Type of FU issued
system.cpu15.iq.FU_type_0::FloatAdd                23      0.00%     59.65% # Type of FU issued
system.cpu15.iq.FU_type_0::FloatCmp                 0      0.00%     59.65% # Type of FU issued
system.cpu15.iq.FU_type_0::FloatCvt                 0      0.00%     59.65% # Type of FU issued
system.cpu15.iq.FU_type_0::FloatMult                0      0.00%     59.65% # Type of FU issued
system.cpu15.iq.FU_type_0::FloatMultAcc             0      0.00%     59.65% # Type of FU issued
system.cpu15.iq.FU_type_0::FloatDiv                 0      0.00%     59.65% # Type of FU issued
system.cpu15.iq.FU_type_0::FloatMisc                0      0.00%     59.65% # Type of FU issued
system.cpu15.iq.FU_type_0::FloatSqrt                0      0.00%     59.65% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdAdd                  0      0.00%     59.65% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdAddAcc               0      0.00%     59.65% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdAlu            1572878      7.45%     67.10% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdCmp                  0      0.00%     67.10% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdCvt             524292      2.48%     69.58% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdMisc                 4      0.00%     69.58% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdMult                 0      0.00%     69.58% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdMultAcc              0      0.00%     69.58% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdShift                8      0.00%     69.58% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdShiftAcc             0      0.00%     69.58% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdDiv                  0      0.00%     69.58% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdSqrt                 0      0.00%     69.58% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdFloatAdd             0      0.00%     69.58% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdFloatAlu             0      0.00%     69.58% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdFloatCmp             0      0.00%     69.58% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdFloatCvt             0      0.00%     69.58% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdFloatDiv             0      0.00%     69.58% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdFloatMisc            0      0.00%     69.58% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdFloatMult            0      0.00%     69.58% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     69.58% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdFloatSqrt            0      0.00%     69.58% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdReduceAdd            0      0.00%     69.58% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdReduceAlu            0      0.00%     69.58% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdReduceCmp            0      0.00%     69.58% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     69.58% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     69.58% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdAes                  0      0.00%     69.58% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdAesMix               0      0.00%     69.58% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdSha1Hash             0      0.00%     69.58% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdSha1Hash2            0      0.00%     69.58% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdSha256Hash            0      0.00%     69.58% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdSha256Hash2            0      0.00%     69.58% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdShaSigma2            0      0.00%     69.58% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdShaSigma3            0      0.00%     69.58% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdPredAlu              0      0.00%     69.58% # Type of FU issued
system.cpu15.iq.FU_type_0::MemRead             915827      4.34%     73.92% # Type of FU issued
system.cpu15.iq.FU_type_0::MemWrite              2610      0.01%     73.93% # Type of FU issued
system.cpu15.iq.FU_type_0::FloatMemRead       5504990     26.07%    100.00% # Type of FU issued
system.cpu15.iq.FU_type_0::FloatMemWrite           10      0.00%    100.00% # Type of FU issued
system.cpu15.iq.FU_type_0::IprAccess                0      0.00%    100.00% # Type of FU issued
system.cpu15.iq.FU_type_0::InstPrefetch             0      0.00%    100.00% # Type of FU issued
system.cpu15.iq.FU_type_0::total             21116872                       # Type of FU issued
system.cpu15.iq.fp_alu_accesses               8912933                       # Number of floating point alu accesses
system.cpu15.iq.fp_inst_queue_reads          17039445                       # Number of floating instruction queue reads
system.cpu15.iq.fp_inst_queue_wakeup_accesses      3145813                       # Number of floating instruction queue wakeup accesses
system.cpu15.iq.fp_inst_queue_writes          3145979                       # Number of floating instruction queue writes
system.cpu15.iq.fu_busy_cnt                    789944                       # FU busy when requested
system.cpu15.iq.fu_busy_rate                 0.037408                       # FU busy rate (busy events/executed inst)
system.cpu15.iq.fu_full::No_OpClass                 0      0.00%      0.00% # attempts to use FU when none available
system.cpu15.iq.fu_full::IntAlu                  2210      0.28%      0.28% # attempts to use FU when none available
system.cpu15.iq.fu_full::IntMult                    0      0.00%      0.28% # attempts to use FU when none available
system.cpu15.iq.fu_full::IntDiv                     0      0.00%      0.28% # attempts to use FU when none available
system.cpu15.iq.fu_full::FloatAdd                   0      0.00%      0.28% # attempts to use FU when none available
system.cpu15.iq.fu_full::FloatCmp                   0      0.00%      0.28% # attempts to use FU when none available
system.cpu15.iq.fu_full::FloatCvt                   0      0.00%      0.28% # attempts to use FU when none available
system.cpu15.iq.fu_full::FloatMult                  0      0.00%      0.28% # attempts to use FU when none available
system.cpu15.iq.fu_full::FloatMultAcc               0      0.00%      0.28% # attempts to use FU when none available
system.cpu15.iq.fu_full::FloatDiv                   0      0.00%      0.28% # attempts to use FU when none available
system.cpu15.iq.fu_full::FloatMisc                  0      0.00%      0.28% # attempts to use FU when none available
system.cpu15.iq.fu_full::FloatSqrt                  0      0.00%      0.28% # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdAdd                    0      0.00%      0.28% # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdAddAcc                 0      0.00%      0.28% # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdAlu                    0      0.00%      0.28% # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdCmp                    0      0.00%      0.28% # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdCvt                    0      0.00%      0.28% # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdMisc                   0      0.00%      0.28% # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdMult                   0      0.00%      0.28% # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdMultAcc                0      0.00%      0.28% # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdShift                  0      0.00%      0.28% # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdShiftAcc               0      0.00%      0.28% # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdDiv                    0      0.00%      0.28% # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdSqrt                   0      0.00%      0.28% # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdFloatAdd               0      0.00%      0.28% # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdFloatAlu               0      0.00%      0.28% # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdFloatCmp               0      0.00%      0.28% # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdFloatCvt               0      0.00%      0.28% # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdFloatDiv               0      0.00%      0.28% # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdFloatMisc              0      0.00%      0.28% # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdFloatMult              0      0.00%      0.28% # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdFloatMultAcc            0      0.00%      0.28% # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdFloatSqrt              0      0.00%      0.28% # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdReduceAdd              0      0.00%      0.28% # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdReduceAlu              0      0.00%      0.28% # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdReduceCmp              0      0.00%      0.28% # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdFloatReduceAdd            0      0.00%      0.28% # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdFloatReduceCmp            0      0.00%      0.28% # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdAes                    0      0.00%      0.28% # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdAesMix                 0      0.00%      0.28% # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdSha1Hash               0      0.00%      0.28% # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdSha1Hash2              0      0.00%      0.28% # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdSha256Hash             0      0.00%      0.28% # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdSha256Hash2            0      0.00%      0.28% # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdShaSigma2              0      0.00%      0.28% # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdShaSigma3              0      0.00%      0.28% # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdPredAlu                0      0.00%      0.28% # attempts to use FU when none available
system.cpu15.iq.fu_full::MemRead                  750      0.09%      0.37% # attempts to use FU when none available
system.cpu15.iq.fu_full::MemWrite                 561      0.07%      0.45% # attempts to use FU when none available
system.cpu15.iq.fu_full::FloatMemRead          786423     99.55%    100.00% # attempts to use FU when none available
system.cpu15.iq.fu_full::FloatMemWrite              0      0.00%    100.00% # attempts to use FU when none available
system.cpu15.iq.fu_full::IprAccess                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu15.iq.fu_full::InstPrefetch               0      0.00%    100.00% # attempts to use FU when none available
system.cpu15.iq.int_alu_accesses             12992312                       # Number of integer alu accesses
system.cpu15.iq.int_inst_queue_reads         51228741                       # Number of integer instruction queue reads
system.cpu15.iq.int_inst_queue_wakeup_accesses     12984004                       # Number of integer instruction queue wakeup accesses
system.cpu15.iq.int_inst_queue_writes        13002199                       # Number of integer instruction queue writes
system.cpu15.iq.iqInstsAdded                 16133977                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu15.iq.iqInstsIssued                21116872                       # Number of instructions issued
system.cpu15.iq.iqNonSpecInstsAdded              1930                       # Number of non-speculative instructions added to the IQ
system.cpu15.iq.iqSquashedInstsExamined         12255                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu15.iq.iqSquashedInstsIssued             123                       # Number of squashed instructions issued
system.cpu15.iq.iqSquashedNonSpecRemoved          258                       # Number of squashed non-spec instructions that were removed
system.cpu15.iq.iqSquashedOperandsExamined        17169                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu15.iq.issued_per_cycle::samples     25244375                       # Number of insts issued each cycle
system.cpu15.iq.issued_per_cycle::mean       0.836498                       # Number of insts issued each cycle
system.cpu15.iq.issued_per_cycle::stdev      1.981588                       # Number of insts issued each cycle
system.cpu15.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu15.iq.issued_per_cycle::0          20115980     79.68%     79.68% # Number of insts issued each cycle
system.cpu15.iq.issued_per_cycle::1            870952      3.45%     83.14% # Number of insts issued each cycle
system.cpu15.iq.issued_per_cycle::2           1275726      5.05%     88.19% # Number of insts issued each cycle
system.cpu15.iq.issued_per_cycle::3            133954      0.53%     88.72% # Number of insts issued each cycle
system.cpu15.iq.issued_per_cycle::4            460326      1.82%     90.54% # Number of insts issued each cycle
system.cpu15.iq.issued_per_cycle::5            563698      2.23%     92.78% # Number of insts issued each cycle
system.cpu15.iq.issued_per_cycle::6            395604      1.57%     94.34% # Number of insts issued each cycle
system.cpu15.iq.issued_per_cycle::7           1165892      4.62%     98.96% # Number of insts issued each cycle
system.cpu15.iq.issued_per_cycle::8            262243      1.04%    100.00% # Number of insts issued each cycle
system.cpu15.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu15.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu15.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu15.iq.issued_per_cycle::total      25244375                       # Number of insts issued each cycle
system.cpu15.iq.rate                         0.836068                       # Inst issue rate
system.cpu15.iq.vec_alu_accesses                    0                       # Number of vector alu accesses
system.cpu15.iq.vec_inst_queue_reads                0                       # Number of vector instruction queue reads
system.cpu15.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu15.iq.vec_inst_queue_writes               0                       # Number of vector instruction queue writes
system.cpu15.itb.rdAccesses                         0                       # TLB accesses on read requests
system.cpu15.itb.rdMisses                           0                       # TLB misses on read requests
system.cpu15.itb.walker.pwrStateResidencyTicks::UNDEFINED 2842160590737                       # Cumulative time (in ticks) in various power states
system.cpu15.itb.wrAccesses                   1734884                       # TLB accesses on write requests
system.cpu15.itb.wrMisses                         834                       # TLB misses on write requests
system.cpu15.memDep0.conflictingLoads            6441                       # Number of conflicting loads.
system.cpu15.memDep0.conflictingStores           2631                       # Number of conflicting stores.
system.cpu15.memDep0.insertedLoads            1436179                       # Number of loads inserted to the mem dependence unit.
system.cpu15.memDep0.insertedStores              3109                       # Number of stores inserted to the mem dependence unit.
system.cpu15.misc_regfile_reads              10572987                       # number of misc regfile reads
system.cpu15.misc_regfile_writes                    1                       # number of misc regfile writes
system.cpu15.numCycles                       25257365                       # number of cpu cycles simulated
system.cpu15.numPwrStateTransitions                 5                       # Number of power state transitions
system.cpu15.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu15.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu15.pwrStateClkGateDist::samples            4                       # Distribution of time spent in the clock gated state
system.cpu15.pwrStateClkGateDist::mean   359634479276.250000                       # Distribution of time spent in the clock gated state
system.cpu15.pwrStateClkGateDist::stdev  600259813628.259033                       # Distribution of time spent in the clock gated state
system.cpu15.pwrStateClkGateDist::1000-5e+10            2     50.00%     50.00% # Distribution of time spent in the clock gated state
system.cpu15.pwrStateClkGateDist::1.5e+11-2e+11            1     25.00%     75.00% # Distribution of time spent in the clock gated state
system.cpu15.pwrStateClkGateDist::overflows            1     25.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu15.pwrStateClkGateDist::min_value     22456854                       # Distribution of time spent in the clock gated state
system.cpu15.pwrStateClkGateDist::max_value 1250843814090                       # Distribution of time spent in the clock gated state
system.cpu15.pwrStateClkGateDist::total             4                       # Distribution of time spent in the clock gated state
system.cpu15.pwrStateResidencyTicks::ON  1403622673632                       # Cumulative time (in ticks) in various power states
system.cpu15.pwrStateResidencyTicks::CLK_GATED 1438537917105                       # Cumulative time (in ticks) in various power states
system.cpu15.quiesceCycles                 8497026046                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu15.rename.BlockCycles              20025498                       # Number of cycles rename is blocking
system.cpu15.rename.CommittedMaps            20147033                       # Number of HB maps that are committed
system.cpu15.rename.IQFullEvents               729753                       # Number of times rename has blocked due to IQ full
system.cpu15.rename.IdleCycles                1480128                       # Number of cycles rename is idle
system.cpu15.rename.ROBFullEvents                  87                       # Number of times rename has blocked due to ROB full
system.cpu15.rename.RenameLookups            35796483                       # Number of register rename lookups that rename has made
system.cpu15.rename.RenamedInsts             16137849                       # Number of instructions processed by rename
system.cpu15.rename.RenamedOperands          20161530                       # Number of destination operands rename has renamed
system.cpu15.rename.RunCycles                 2874318                       # Number of cycles rename is running
system.cpu15.rename.SquashCycles                 1066                       # Number of cycles rename is squashing
system.cpu15.rename.UnblockCycles              861715                       # Number of cycles rename is unblocking
system.cpu15.rename.UndoneMaps                  14497                       # Number of HB maps that are undone due to squashing
system.cpu15.rename.fp_rename_lookups         5767563                       # Number of floating rename lookups
system.cpu15.rename.int_rename_lookups       14060812                       # Number of integer rename lookups
system.cpu15.rename.serializeStallCycles         1650                       # count of cycles rename stalled for serializing inst
system.cpu15.rename.serializingInsts               28                       # count of serializing insts renamed
system.cpu15.rename.skidInsts                 1986955                       # count of insts added to the skid buffer
system.cpu15.rename.tempSerializingInsts           28                       # count of temporary serializing insts renamed
system.cpu15.rob.rob_reads                   41242334                       # The number of ROB reads
system.cpu15.rob.rob_writes                  32273693                       # The number of ROB writes
system.cpu15.timesIdled                            62                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu_clk_domain.clock                       333                       # Clock period in ticks
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls00.avgBusLat                  5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls00.avgGap                  2329879.27                       # Average gap between requests
system.mem_ctrls00.avgMemAccLat             128627.84                       # Average memory access latency per DRAM burst
system.mem_ctrls00.avgPriority_.ruby.dir_cntrl0::samples    656191.00                       # Average QoS priority value for accepted requests
system.mem_ctrls00.avgQLat                  109877.84                       # Average queueing delay per DRAM burst
system.mem_ctrls00.avgRdBW                      19.01                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls00.avgRdBWSys                   19.02                       # Average system read bandwidth in MiByte/s
system.mem_ctrls00.avgRdQLen                     1.01                       # Average read queue length when enqueuing
system.mem_ctrls00.avgWrBW                       8.45                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls00.avgWrBWSys                    8.45                       # Average system write bandwidth in MiByte/s
system.mem_ctrls00.avgWrQLen                    24.38                       # Average write queue length when enqueuing
system.mem_ctrls00.busUtil                       0.21                       # Data bus utilization in percentage
system.mem_ctrls00.busUtilRead                   0.15                       # Data bus utilization in percentage for reads
system.mem_ctrls00.busUtilWrite                  0.07                       # Data bus utilization in percentage for writes
system.mem_ctrls00.bw_read::.ruby.dir_cntrl0     19019203                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls00.bw_read::total            19019203                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls00.bw_total::.ruby.dir_cntrl0     27469234                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls00.bw_total::total           27469234                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls00.bw_write::.ruby.dir_cntrl0      8450031                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls00.bw_write::total            8450031                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls00.bytesPerActivate::samples       370085                       # Bytes accessed per row activation
system.mem_ctrls00.bytesPerActivate::mean   113.476201                       # Bytes accessed per row activation
system.mem_ctrls00.bytesPerActivate::gmean    86.991942                       # Bytes accessed per row activation
system.mem_ctrls00.bytesPerActivate::stdev   124.912645                       # Bytes accessed per row activation
system.mem_ctrls00.bytesPerActivate::0-127       280582     75.82%     75.82% # Bytes accessed per row activation
system.mem_ctrls00.bytesPerActivate::128-255        51937     14.03%     89.85% # Bytes accessed per row activation
system.mem_ctrls00.bytesPerActivate::256-383        16238      4.39%     94.24% # Bytes accessed per row activation
system.mem_ctrls00.bytesPerActivate::384-511        12359      3.34%     97.58% # Bytes accessed per row activation
system.mem_ctrls00.bytesPerActivate::512-639         3072      0.83%     98.41% # Bytes accessed per row activation
system.mem_ctrls00.bytesPerActivate::640-767         2124      0.57%     98.98% # Bytes accessed per row activation
system.mem_ctrls00.bytesPerActivate::768-895         1781      0.48%     99.46% # Bytes accessed per row activation
system.mem_ctrls00.bytesPerActivate::896-1023         1494      0.40%     99.87% # Bytes accessed per row activation
system.mem_ctrls00.bytesPerActivate::1024-1151          498      0.13%    100.00% # Bytes accessed per row activation
system.mem_ctrls00.bytesPerActivate::total       370085                       # Bytes accessed per row activation
system.mem_ctrls00.bytesReadDRAM             29075008                       # Total number of bytes read from DRAM
system.mem_ctrls00.bytesReadSys              29082880                       # Total read bytes from the system interface side
system.mem_ctrls00.bytesReadWrQ                  7872                       # Total number of bytes read from write queue
system.mem_ctrls00.bytesWritten              12921024                       # Total number of bytes written to DRAM
system.mem_ctrls00.bytesWrittenSys           12921216                       # Total written bytes from the system interface side
system.mem_ctrls00.bytes_read::.ruby.dir_cntrl0     29082880                       # Number of bytes read from this memory
system.mem_ctrls00.bytes_read::total         29082880                       # Number of bytes read from this memory
system.mem_ctrls00.bytes_written::.ruby.dir_cntrl0     12921216                       # Number of bytes written to this memory
system.mem_ctrls00.bytes_written::total      12921216                       # Number of bytes written to this memory
system.mem_ctrls00.masterReadAccesses::.ruby.dir_cntrl0       454420                       # Per-master read serviced memory accesses
system.mem_ctrls00.masterReadAvgLat::.ruby.dir_cntrl0    128593.03                       # Per-master read average memory access latency
system.mem_ctrls00.masterReadBytes::.ruby.dir_cntrl0     29075008                       # Per-master bytes read from memory
system.mem_ctrls00.masterReadRate::.ruby.dir_cntrl0 19014054.885432559997                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls00.masterReadTotalLat::.ruby.dir_cntrl0  58435243892                       # Per-master read total memory access latency
system.mem_ctrls00.masterWriteAccesses::.ruby.dir_cntrl0       201894                       # Per-master write serviced memory accesses
system.mem_ctrls00.masterWriteAvgLat::.ruby.dir_cntrl0 177738484.77                       # Per-master write average memory access latency
system.mem_ctrls00.masterWriteBytes::.ruby.dir_cntrl0     12921024                       # Per-master bytes write to memory
system.mem_ctrls00.masterWriteRate::.ruby.dir_cntrl0 8449905.138873612508                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls00.masterWriteTotalLat::.ruby.dir_cntrl0 35884333644828                       # Per-master write total memory access latency
system.mem_ctrls00.mergedWrBursts                   0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls00.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls00.numRdRetry                       0                       # Number of times read queue was full causing retry
system.mem_ctrls00.numReadWriteTurnArounds        11347                       # Number of turnarounds from READ to WRITE
system.mem_ctrls00.numStayReadState           1346695                       # Number of times bus staying in READ state
system.mem_ctrls00.numStayWriteState           198355                       # Number of times bus staying in WRITE state
system.mem_ctrls00.numWrRetry                       0                       # Number of times write queue was full causing retry
system.mem_ctrls00.numWriteReadTurnArounds        11347                       # Number of turnarounds from WRITE to READ
system.mem_ctrls00.num_reads::.ruby.dir_cntrl0       454420                       # Number of read requests responded to by this memory
system.mem_ctrls00.num_reads::total            454420                       # Number of read requests responded to by this memory
system.mem_ctrls00.num_writes::.ruby.dir_cntrl0       201894                       # Number of write requests responded to by this memory
system.mem_ctrls00.num_writes::total           201894                       # Number of write requests responded to by this memory
system.mem_ctrls00.pageHitRate                  43.60                       # Row buffer hit rate, read and write combined
system.mem_ctrls00.peakBW                    12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls00.perBankRdBursts::0           28664                       # Per bank write bursts
system.mem_ctrls00.perBankRdBursts::1           28551                       # Per bank write bursts
system.mem_ctrls00.perBankRdBursts::2           28632                       # Per bank write bursts
system.mem_ctrls00.perBankRdBursts::3           28604                       # Per bank write bursts
system.mem_ctrls00.perBankRdBursts::4           28434                       # Per bank write bursts
system.mem_ctrls00.perBankRdBursts::5           28274                       # Per bank write bursts
system.mem_ctrls00.perBankRdBursts::6           28279                       # Per bank write bursts
system.mem_ctrls00.perBankRdBursts::7           28114                       # Per bank write bursts
system.mem_ctrls00.perBankRdBursts::8           28249                       # Per bank write bursts
system.mem_ctrls00.perBankRdBursts::9           28531                       # Per bank write bursts
system.mem_ctrls00.perBankRdBursts::10          28104                       # Per bank write bursts
system.mem_ctrls00.perBankRdBursts::11          28386                       # Per bank write bursts
system.mem_ctrls00.perBankRdBursts::12          28219                       # Per bank write bursts
system.mem_ctrls00.perBankRdBursts::13          28598                       # Per bank write bursts
system.mem_ctrls00.perBankRdBursts::14          28293                       # Per bank write bursts
system.mem_ctrls00.perBankRdBursts::15          28365                       # Per bank write bursts
system.mem_ctrls00.perBankWrBursts::0           12602                       # Per bank write bursts
system.mem_ctrls00.perBankWrBursts::1           12602                       # Per bank write bursts
system.mem_ctrls00.perBankWrBursts::2           12599                       # Per bank write bursts
system.mem_ctrls00.perBankWrBursts::3           12655                       # Per bank write bursts
system.mem_ctrls00.perBankWrBursts::4           12534                       # Per bank write bursts
system.mem_ctrls00.perBankWrBursts::5           12497                       # Per bank write bursts
system.mem_ctrls00.perBankWrBursts::6           12514                       # Per bank write bursts
system.mem_ctrls00.perBankWrBursts::7           12488                       # Per bank write bursts
system.mem_ctrls00.perBankWrBursts::8           12514                       # Per bank write bursts
system.mem_ctrls00.perBankWrBursts::9           12642                       # Per bank write bursts
system.mem_ctrls00.perBankWrBursts::10          12705                       # Per bank write bursts
system.mem_ctrls00.perBankWrBursts::11          12793                       # Per bank write bursts
system.mem_ctrls00.perBankWrBursts::12          12759                       # Per bank write bursts
system.mem_ctrls00.perBankWrBursts::13          12775                       # Per bank write bursts
system.mem_ctrls00.perBankWrBursts::14          12630                       # Per bank write bursts
system.mem_ctrls00.perBankWrBursts::15          12582                       # Per bank write bursts
system.mem_ctrls00.priorityMaxLatency    0.100550489062                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls00.priorityMinLatency    0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls00.pwrStateResidencyTicks::UNDEFINED 2842160590737                       # Cumulative time (in ticks) in various power states
system.mem_ctrls00.rdPerTurnAround::samples        11347                       # Reads before turning the bus around for writes
system.mem_ctrls00.rdPerTurnAround::mean    40.034987                       # Reads before turning the bus around for writes
system.mem_ctrls00.rdPerTurnAround::gmean    29.905551                       # Reads before turning the bus around for writes
system.mem_ctrls00.rdPerTurnAround::stdev   581.058938                       # Reads before turning the bus around for writes
system.mem_ctrls00.rdPerTurnAround::0-2047        11346     99.99%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls00.rdPerTurnAround::61440-63487            1      0.01%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls00.rdPerTurnAround::total        11347                       # Reads before turning the bus around for writes
system.mem_ctrls00.rdQLenPdf::0                419299                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::1                 32188                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::2                  1984                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::3                   675                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::4                   121                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::5                    25                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::6                     4                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::7                     1                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::8                     0                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::9                     0                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::10                    0                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::11                    0                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::12                    0                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::13                    0                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::14                    0                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::15                    0                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::16                    0                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::17                    0                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::18                    0                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::19                    0                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::20                    0                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::21                    0                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::22                    0                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::23                    0                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::24                    0                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::25                    0                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::26                    0                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::27                    0                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::28                    0                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::29                    0                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::30                    0                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::31                    0                       # What read queue length does an incoming req see
system.mem_ctrls00.readBursts                  454420                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls00.readPktSize::0                   0                       # Read request sizes (log2)
system.mem_ctrls00.readPktSize::1                   0                       # Read request sizes (log2)
system.mem_ctrls00.readPktSize::2                   0                       # Read request sizes (log2)
system.mem_ctrls00.readPktSize::3                   0                       # Read request sizes (log2)
system.mem_ctrls00.readPktSize::4                   0                       # Read request sizes (log2)
system.mem_ctrls00.readPktSize::5                   0                       # Read request sizes (log2)
system.mem_ctrls00.readPktSize::6              454420                       # Read request sizes (log2)
system.mem_ctrls00.readReqs                    454420                       # Number of read requests accepted
system.mem_ctrls00.readRowHitRate               38.88                       # Row buffer hit rate for reads
system.mem_ctrls00.readRowHits                 176615                       # Number of row buffer hits during reads
system.mem_ctrls00.servicedByWrQ                  123                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls00.totBusLat               2271485000                       # Total ticks spent in databus transfers
system.mem_ctrls00.totGap                1529132383287                       # Total gap between requests
system.mem_ctrls00.totMemAccLat           58435243892                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls00.totQLat                49917175142                       # Total ticks spent queuing
system.mem_ctrls00.wrPerTurnAround::samples        11347                       # Writes before turning the bus around for reads
system.mem_ctrls00.wrPerTurnAround::mean    17.792456                       # Writes before turning the bus around for reads
system.mem_ctrls00.wrPerTurnAround::gmean    17.776804                       # Writes before turning the bus around for reads
system.mem_ctrls00.wrPerTurnAround::stdev     0.730359                       # Writes before turning the bus around for reads
system.mem_ctrls00.wrPerTurnAround::16           1412     12.44%     12.44% # Writes before turning the bus around for reads
system.mem_ctrls00.wrPerTurnAround::17            138      1.22%     13.66% # Writes before turning the bus around for reads
system.mem_ctrls00.wrPerTurnAround::18           9252     81.54%     95.20% # Writes before turning the bus around for reads
system.mem_ctrls00.wrPerTurnAround::19            492      4.34%     99.53% # Writes before turning the bus around for reads
system.mem_ctrls00.wrPerTurnAround::20             46      0.41%     99.94% # Writes before turning the bus around for reads
system.mem_ctrls00.wrPerTurnAround::21              6      0.05%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls00.wrPerTurnAround::23              1      0.01%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls00.wrPerTurnAround::total        11347                       # Writes before turning the bus around for reads
system.mem_ctrls00.wrQLenPdf::0                     0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::1                     0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::2                     0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::3                     0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::4                     0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::5                     0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::6                     0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::7                     0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::8                     0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::9                     0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::10                    0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::11                    0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::12                    0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::13                    0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::14                    0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::15                 9781                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::16                 9974                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::17                11181                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::18                11340                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::19                11398                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::20                11414                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::21                11423                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::22                11411                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::23                11414                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::24                11410                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::25                11407                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::26                11401                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::27                11392                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::28                11388                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::29                11387                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::30                11374                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::31                11378                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::32                11356                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::33                   47                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::34                   10                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::35                    3                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::36                    2                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::37                    1                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::38                    1                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::39                    1                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::40                    0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::41                    0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::42                    0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::43                    0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::44                    0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::45                    0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::46                    0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::47                    0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::48                    0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::49                    0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::50                    0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::51                    0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::52                    0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::53                    0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::54                    0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::55                    0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::56                    0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::57                    0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::58                    0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::59                    0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::60                    0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::61                    0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::62                    0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::63                    0                       # What write queue length does an incoming req see
system.mem_ctrls00.writeBursts                 201894                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls00.writePktSize::0                  0                       # Write request sizes (log2)
system.mem_ctrls00.writePktSize::1                  0                       # Write request sizes (log2)
system.mem_ctrls00.writePktSize::2                  0                       # Write request sizes (log2)
system.mem_ctrls00.writePktSize::3                  0                       # Write request sizes (log2)
system.mem_ctrls00.writePktSize::4                  0                       # Write request sizes (log2)
system.mem_ctrls00.writePktSize::5                  0                       # Write request sizes (log2)
system.mem_ctrls00.writePktSize::6             201894                       # Write request sizes (log2)
system.mem_ctrls00.writeReqs                   201894                       # Number of write requests accepted
system.mem_ctrls00.writeRowHitRate              54.23                       # Row buffer hit rate for writes
system.mem_ctrls00.writeRowHits                109486                       # Number of row buffer hits during writes
system.mem_ctrls00_0.actBackEnergy        31816095270                       # Energy for active background per rank (pJ)
system.mem_ctrls00_0.actEnergy             1321064220                       # Energy for activate commands per rank (pJ)
system.mem_ctrls00_0.actPowerDownEnergy  230080154580                       # Energy for active power-down per rank (pJ)
system.mem_ctrls00_0.averagePower          427.598203                       # Core power per rank (mW)
system.mem_ctrls00_0.memoryStateTime::IDLE  11970444104                       # Time in different power states
system.mem_ctrls00_0.memoryStateTime::REF  32457100000                       # Time in different power states
system.mem_ctrls00_0.memoryStateTime::SREF 545759166708                       # Time in different power states
system.mem_ctrls00_0.memoryStateTime::PRE_PDN 393791334186                       # Time in different power states
system.mem_ctrls00_0.memoryStateTime::ACT  40680122035                       # Time in different power states
system.mem_ctrls00_0.memoryStateTime::ACT_PDN 504560523540                       # Time in different power states
system.mem_ctrls00_0.preBackEnergy         5859777600                       # Energy for precharge background per rank (pJ)
system.mem_ctrls00_0.preEnergy              702158490                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls00_0.prePowerDownEnergy  151218922080                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls00_0.readEnergy            1624721280                       # Energy for read commands per rank (pJ)
system.mem_ctrls00_0.refreshEnergy       76728584400.000015                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls00_0.selfRefreshEnergy   153944994360                       # Energy for self refresh per rank (pJ)
system.mem_ctrls00_0.totalEnergy         653854279890                       # Total energy per rank (pJ)
system.mem_ctrls00_0.totalIdleTime       1443994027976                       # Total Idle time Per DRAM Rank
system.mem_ctrls00_0.writeEnergy            524563020                       # Energy for write commands per rank (pJ)
system.mem_ctrls00_1.actBackEnergy        31844212230                       # Energy for active background per rank (pJ)
system.mem_ctrls00_1.actEnergy             1321356960                       # Energy for activate commands per rank (pJ)
system.mem_ctrls00_1.actPowerDownEnergy  229614592830                       # Energy for active power-down per rank (pJ)
system.mem_ctrls00_1.averagePower          427.179871                       # Core power per rank (mW)
system.mem_ctrls00_1.memoryStateTime::IDLE  11940060615                       # Time in different power states
system.mem_ctrls00_1.memoryStateTime::REF  32383260000                       # Time in different power states
system.mem_ctrls00_1.memoryStateTime::SREF 547921511707                       # Time in different power states
system.mem_ctrls00_1.memoryStateTime::PRE_PDN 392572772713                       # Time in different power states
system.mem_ctrls00_1.memoryStateTime::ACT  40783494330                       # Time in different power states
system.mem_ctrls00_1.memoryStateTime::ACT_PDN 503540613885                       # Time in different power states
system.mem_ctrls00_1.preBackEnergy         5837417760                       # Energy for precharge background per rank (pJ)
system.mem_ctrls00_1.preEnergy              702314085                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls00_1.prePowerDownEnergy  150750901440                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls00_1.readEnergy            1618959300                       # Energy for read commands per rank (pJ)
system.mem_ctrls00_1.refreshEnergy       76554026640.000015                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls00_1.selfRefreshEnergy   154409669880                       # Energy for self refresh per rank (pJ)
system.mem_ctrls00_1.totalEnergy         653214595485                       # Total energy per rank (pJ)
system.mem_ctrls00_1.totalIdleTime       1443920336377                       # Total Idle time Per DRAM Rank
system.mem_ctrls00_1.writeEnergy            529308000                       # Energy for write commands per rank (pJ)
system.mem_ctrls01.avgBusLat                  5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls01.avgGap                  2330166.93                       # Average gap between requests
system.mem_ctrls01.avgMemAccLat             128416.51                       # Average memory access latency per DRAM burst
system.mem_ctrls01.avgPriority_.ruby.dir_cntrl1::samples    656126.00                       # Average QoS priority value for accepted requests
system.mem_ctrls01.avgQLat                  109666.51                       # Average queueing delay per DRAM burst
system.mem_ctrls01.avgRdBW                      19.01                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls01.avgRdBWSys                   19.02                       # Average system read bandwidth in MiByte/s
system.mem_ctrls01.avgRdQLen                     1.01                       # Average read queue length when enqueuing
system.mem_ctrls01.avgWrBW                       8.45                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls01.avgWrBWSys                    8.45                       # Average system write bandwidth in MiByte/s
system.mem_ctrls01.avgWrQLen                    24.63                       # Average write queue length when enqueuing
system.mem_ctrls01.busUtil                       0.21                       # Data bus utilization in percentage
system.mem_ctrls01.busUtilRead                   0.15                       # Data bus utilization in percentage for reads
system.mem_ctrls01.busUtilWrite                  0.07                       # Data bus utilization in percentage for writes
system.mem_ctrls01.bw_read::.ruby.dir_cntrl1     19018868                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls01.bw_read::total            19018868                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls01.bw_total::.ruby.dir_cntrl1     27465843                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls01.bw_total::total           27465843                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls01.bw_write::.ruby.dir_cntrl1      8446975                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls01.bw_write::total            8446975                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls01.bytesPerActivate::samples       370244                       # Bytes accessed per row activation
system.mem_ctrls01.bytesPerActivate::mean   113.416925                       # Bytes accessed per row activation
system.mem_ctrls01.bytesPerActivate::gmean    87.001887                       # Bytes accessed per row activation
system.mem_ctrls01.bytesPerActivate::stdev   124.550823                       # Bytes accessed per row activation
system.mem_ctrls01.bytesPerActivate::0-127       280598     75.79%     75.79% # Bytes accessed per row activation
system.mem_ctrls01.bytesPerActivate::128-255        52041     14.06%     89.84% # Bytes accessed per row activation
system.mem_ctrls01.bytesPerActivate::256-383        16379      4.42%     94.27% # Bytes accessed per row activation
system.mem_ctrls01.bytesPerActivate::384-511        12274      3.32%     97.58% # Bytes accessed per row activation
system.mem_ctrls01.bytesPerActivate::512-639         3063      0.83%     98.41% # Bytes accessed per row activation
system.mem_ctrls01.bytesPerActivate::640-767         2191      0.59%     99.00% # Bytes accessed per row activation
system.mem_ctrls01.bytesPerActivate::768-895         1767      0.48%     99.48% # Bytes accessed per row activation
system.mem_ctrls01.bytesPerActivate::896-1023         1430      0.39%     99.86% # Bytes accessed per row activation
system.mem_ctrls01.bytesPerActivate::1024-1151          501      0.14%    100.00% # Bytes accessed per row activation
system.mem_ctrls01.bytesPerActivate::total       370244                       # Bytes accessed per row activation
system.mem_ctrls01.bytesReadDRAM             29075520                       # Total number of bytes read from DRAM
system.mem_ctrls01.bytesReadSys              29082368                       # Total read bytes from the system interface side
system.mem_ctrls01.bytesReadWrQ                  6848                       # Total number of bytes read from write queue
system.mem_ctrls01.bytesWritten              12916480                       # Total number of bytes written to DRAM
system.mem_ctrls01.bytesWrittenSys           12916544                       # Total written bytes from the system interface side
system.mem_ctrls01.bytes_read::.ruby.dir_cntrl1     29082368                       # Number of bytes read from this memory
system.mem_ctrls01.bytes_read::total         29082368                       # Number of bytes read from this memory
system.mem_ctrls01.bytes_written::.ruby.dir_cntrl1     12916544                       # Number of bytes written to this memory
system.mem_ctrls01.bytes_written::total      12916544                       # Number of bytes written to this memory
system.mem_ctrls01.masterReadAccesses::.ruby.dir_cntrl1       454412                       # Per-master read serviced memory accesses
system.mem_ctrls01.masterReadAvgLat::.ruby.dir_cntrl1    128386.27                       # Per-master read average memory access latency
system.mem_ctrls01.masterReadBytes::.ruby.dir_cntrl1     29075520                       # Per-master bytes read from memory
system.mem_ctrls01.masterReadRate::.ruby.dir_cntrl1 19014389.715816833079                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls01.masterReadTotalLat::.ruby.dir_cntrl1  58340260341                       # Per-master read total memory access latency
system.mem_ctrls01.masterWriteAccesses::.ruby.dir_cntrl1       201821                       # Per-master write serviced memory accesses
system.mem_ctrls01.masterWriteAvgLat::.ruby.dir_cntrl1 177930141.82                       # Per-master write average memory access latency
system.mem_ctrls01.masterWriteBytes::.ruby.dir_cntrl1     12916480                       # Per-master bytes write to memory
system.mem_ctrls01.masterWriteRate::.ruby.dir_cntrl1 8446933.519213201478                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls01.masterWriteTotalLat::.ruby.dir_cntrl1 35910039151366                       # Per-master write total memory access latency
system.mem_ctrls01.mergedWrBursts                   0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls01.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls01.numRdRetry                       0                       # Number of times read queue was full causing retry
system.mem_ctrls01.numReadWriteTurnArounds        11375                       # Number of turnarounds from READ to WRITE
system.mem_ctrls01.numStayReadState           1344875                       # Number of times bus staying in READ state
system.mem_ctrls01.numStayWriteState           198703                       # Number of times bus staying in WRITE state
system.mem_ctrls01.numWrRetry                       0                       # Number of times write queue was full causing retry
system.mem_ctrls01.numWriteReadTurnArounds        11375                       # Number of turnarounds from WRITE to READ
system.mem_ctrls01.num_reads::.ruby.dir_cntrl1       454412                       # Number of read requests responded to by this memory
system.mem_ctrls01.num_reads::total            454412                       # Number of read requests responded to by this memory
system.mem_ctrls01.num_writes::.ruby.dir_cntrl1       201821                       # Number of write requests responded to by this memory
system.mem_ctrls01.num_writes::total           201821                       # Number of write requests responded to by this memory
system.mem_ctrls01.pageHitRate                  43.57                       # Row buffer hit rate, read and write combined
system.mem_ctrls01.peakBW                    12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls01.perBankRdBursts::0           28686                       # Per bank write bursts
system.mem_ctrls01.perBankRdBursts::1           28547                       # Per bank write bursts
system.mem_ctrls01.perBankRdBursts::2           28575                       # Per bank write bursts
system.mem_ctrls01.perBankRdBursts::3           28624                       # Per bank write bursts
system.mem_ctrls01.perBankRdBursts::4           28417                       # Per bank write bursts
system.mem_ctrls01.perBankRdBursts::5           28334                       # Per bank write bursts
system.mem_ctrls01.perBankRdBursts::6           28199                       # Per bank write bursts
system.mem_ctrls01.perBankRdBursts::7           28116                       # Per bank write bursts
system.mem_ctrls01.perBankRdBursts::8           28256                       # Per bank write bursts
system.mem_ctrls01.perBankRdBursts::9           28521                       # Per bank write bursts
system.mem_ctrls01.perBankRdBursts::10          28174                       # Per bank write bursts
system.mem_ctrls01.perBankRdBursts::11          28369                       # Per bank write bursts
system.mem_ctrls01.perBankRdBursts::12          28223                       # Per bank write bursts
system.mem_ctrls01.perBankRdBursts::13          28596                       # Per bank write bursts
system.mem_ctrls01.perBankRdBursts::14          28300                       # Per bank write bursts
system.mem_ctrls01.perBankRdBursts::15          28368                       # Per bank write bursts
system.mem_ctrls01.perBankWrBursts::0           12603                       # Per bank write bursts
system.mem_ctrls01.perBankWrBursts::1           12602                       # Per bank write bursts
system.mem_ctrls01.perBankWrBursts::2           12561                       # Per bank write bursts
system.mem_ctrls01.perBankWrBursts::3           12658                       # Per bank write bursts
system.mem_ctrls01.perBankWrBursts::4           12528                       # Per bank write bursts
system.mem_ctrls01.perBankWrBursts::5           12518                       # Per bank write bursts
system.mem_ctrls01.perBankWrBursts::6           12482                       # Per bank write bursts
system.mem_ctrls01.perBankWrBursts::7           12480                       # Per bank write bursts
system.mem_ctrls01.perBankWrBursts::8           12520                       # Per bank write bursts
system.mem_ctrls01.perBankWrBursts::9           12633                       # Per bank write bursts
system.mem_ctrls01.perBankWrBursts::10          12721                       # Per bank write bursts
system.mem_ctrls01.perBankWrBursts::11          12774                       # Per bank write bursts
system.mem_ctrls01.perBankWrBursts::12          12749                       # Per bank write bursts
system.mem_ctrls01.perBankWrBursts::13          12793                       # Per bank write bursts
system.mem_ctrls01.perBankWrBursts::14          12621                       # Per bank write bursts
system.mem_ctrls01.perBankWrBursts::15          12577                       # Per bank write bursts
system.mem_ctrls01.priorityMaxLatency    0.105657539236                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls01.priorityMinLatency    0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls01.pwrStateResidencyTicks::UNDEFINED 2842160590737                       # Cumulative time (in ticks) in various power states
system.mem_ctrls01.rdPerTurnAround::samples        11375                       # Reads before turning the bus around for writes
system.mem_ctrls01.rdPerTurnAround::mean    39.937495                       # Reads before turning the bus around for writes
system.mem_ctrls01.rdPerTurnAround::gmean    29.763488                       # Reads before turning the bus around for writes
system.mem_ctrls01.rdPerTurnAround::stdev   533.154004                       # Reads before turning the bus around for writes
system.mem_ctrls01.rdPerTurnAround::0-2047        11373     99.98%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls01.rdPerTurnAround::4096-6143            1      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls01.rdPerTurnAround::55296-57343            1      0.01%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls01.rdPerTurnAround::total        11375                       # Reads before turning the bus around for writes
system.mem_ctrls01.rdQLenPdf::0                419437                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::1                 31446                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::2                  2038                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::3                   780                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::4                   479                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::5                   107                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::6                    14                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::7                     4                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::8                     0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::9                     0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::10                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::11                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::12                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::13                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::14                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::15                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::16                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::17                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::18                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::19                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::20                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::21                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::22                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::23                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::24                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::25                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::26                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::27                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::28                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::29                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::30                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::31                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.readBursts                  454412                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls01.readPktSize::0                   0                       # Read request sizes (log2)
system.mem_ctrls01.readPktSize::1                   0                       # Read request sizes (log2)
system.mem_ctrls01.readPktSize::2                   0                       # Read request sizes (log2)
system.mem_ctrls01.readPktSize::3                   0                       # Read request sizes (log2)
system.mem_ctrls01.readPktSize::4                   0                       # Read request sizes (log2)
system.mem_ctrls01.readPktSize::5                   0                       # Read request sizes (log2)
system.mem_ctrls01.readPktSize::6              454412                       # Read request sizes (log2)
system.mem_ctrls01.readReqs                    454412                       # Number of read requests accepted
system.mem_ctrls01.readRowHitRate               38.89                       # Row buffer hit rate for reads
system.mem_ctrls01.readRowHits                 176678                       # Number of row buffer hits during reads
system.mem_ctrls01.servicedByWrQ                  107                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls01.totBusLat               2271525000                       # Total ticks spent in databus transfers
system.mem_ctrls01.totGap                1529132432571                       # Total gap between requests
system.mem_ctrls01.totMemAccLat           58340260341                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls01.totQLat                49822041591                       # Total ticks spent queuing
system.mem_ctrls01.wrPerTurnAround::samples        11375                       # Writes before turning the bus around for reads
system.mem_ctrls01.wrPerTurnAround::mean    17.742418                       # Writes before turning the bus around for reads
system.mem_ctrls01.wrPerTurnAround::gmean    17.722961                       # Writes before turning the bus around for reads
system.mem_ctrls01.wrPerTurnAround::stdev     0.818251                       # Writes before turning the bus around for reads
system.mem_ctrls01.wrPerTurnAround::16           1762     15.49%     15.49% # Writes before turning the bus around for reads
system.mem_ctrls01.wrPerTurnAround::17            139      1.22%     16.71% # Writes before turning the bus around for reads
system.mem_ctrls01.wrPerTurnAround::18           8877     78.04%     94.75% # Writes before turning the bus around for reads
system.mem_ctrls01.wrPerTurnAround::19            513      4.51%     99.26% # Writes before turning the bus around for reads
system.mem_ctrls01.wrPerTurnAround::20             53      0.47%     99.73% # Writes before turning the bus around for reads
system.mem_ctrls01.wrPerTurnAround::21             21      0.18%     99.91% # Writes before turning the bus around for reads
system.mem_ctrls01.wrPerTurnAround::22              3      0.03%     99.94% # Writes before turning the bus around for reads
system.mem_ctrls01.wrPerTurnAround::23              4      0.04%     99.97% # Writes before turning the bus around for reads
system.mem_ctrls01.wrPerTurnAround::24              2      0.02%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls01.wrPerTurnAround::25              1      0.01%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls01.wrPerTurnAround::total        11375                       # Writes before turning the bus around for reads
system.mem_ctrls01.wrQLenPdf::0                     0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::1                     0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::2                     0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::3                     0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::4                     0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::5                     0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::6                     0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::7                     0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::8                     0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::9                     0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::10                    0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::11                    0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::12                    0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::13                    0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::14                    0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::15                 9439                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::16                 9645                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::17                11221                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::18                11357                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::19                11414                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::20                11428                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::21                11448                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::22                11452                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::23                11473                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::24                11464                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::25                11469                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::26                11464                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::27                11432                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::28                11422                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::29                11425                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::30                11420                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::31                11402                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::32                11386                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::33                   39                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::34                   12                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::35                    6                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::36                    1                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::37                    1                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::38                    1                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::39                    0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::40                    0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::41                    0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::42                    0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::43                    0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::44                    0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::45                    0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::46                    0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::47                    0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::48                    0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::49                    0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::50                    0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::51                    0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::52                    0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::53                    0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::54                    0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::55                    0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::56                    0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::57                    0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::58                    0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::59                    0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::60                    0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::61                    0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::62                    0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::63                    0                       # What write queue length does an incoming req see
system.mem_ctrls01.writeBursts                 201821                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls01.writePktSize::0                  0                       # Write request sizes (log2)
system.mem_ctrls01.writePktSize::1                  0                       # Write request sizes (log2)
system.mem_ctrls01.writePktSize::2                  0                       # Write request sizes (log2)
system.mem_ctrls01.writePktSize::3                  0                       # Write request sizes (log2)
system.mem_ctrls01.writePktSize::4                  0                       # Write request sizes (log2)
system.mem_ctrls01.writePktSize::5                  0                       # Write request sizes (log2)
system.mem_ctrls01.writePktSize::6             201821                       # Write request sizes (log2)
system.mem_ctrls01.writeReqs                   201821                       # Number of write requests accepted
system.mem_ctrls01.writeRowHitRate              54.11                       # Row buffer hit rate for writes
system.mem_ctrls01.writeRowHits                109203                       # Number of row buffer hits during writes
system.mem_ctrls01_0.actBackEnergy        32024472450                       # Energy for active background per rank (pJ)
system.mem_ctrls01_0.actEnergy             1320357360                       # Energy for activate commands per rank (pJ)
system.mem_ctrls01_0.actPowerDownEnergy  229449528810                       # Energy for active power-down per rank (pJ)
system.mem_ctrls01_0.averagePower          427.124220                       # Core power per rank (mW)
system.mem_ctrls01_0.memoryStateTime::IDLE  11890002287                       # Time in different power states
system.mem_ctrls01_0.memoryStateTime::REF  32385600000                       # Time in different power states
system.mem_ctrls01_0.memoryStateTime::SREF 548093054863                       # Time in different power states
system.mem_ctrls01_0.memoryStateTime::PRE_PDN 392564443300                       # Time in different power states
system.mem_ctrls01_0.memoryStateTime::ACT  41204991074                       # Time in different power states
system.mem_ctrls01_0.memoryStateTime::ACT_PDN 503178820396                       # Time in different power states
system.mem_ctrls01_0.preBackEnergy         5829947520                       # Energy for precharge background per rank (pJ)
system.mem_ctrls01_0.preEnergy              701782785                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls01_0.prePowerDownEnergy  150747507840                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls01_0.readEnergy            1624335720                       # Energy for read commands per rank (pJ)
system.mem_ctrls01_0.refreshEnergy       76559558400.000015                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls01_0.selfRefreshEnergy   154316319660                       # Energy for self refresh per rank (pJ)
system.mem_ctrls01_0.totalEnergy         653129497245                       # Total energy per rank (pJ)
system.mem_ctrls01_0.totalIdleTime       1443736251865                       # Total Idle time Per DRAM Rank
system.mem_ctrls01_0.writeEnergy            524255040                       # Energy for write commands per rank (pJ)
system.mem_ctrls01_1.actBackEnergy        31678021890                       # Energy for active background per rank (pJ)
system.mem_ctrls01_1.actEnergy             1323199080                       # Energy for activate commands per rank (pJ)
system.mem_ctrls01_1.actPowerDownEnergy  229834088430                       # Energy for active power-down per rank (pJ)
system.mem_ctrls01_1.averagePower          427.135803                       # Core power per rank (mW)
system.mem_ctrls01_1.memoryStateTime::IDLE  11951298407                       # Time in different power states
system.mem_ctrls01_1.memoryStateTime::REF  32370260000                       # Time in different power states
system.mem_ctrls01_1.memoryStateTime::SREF 548293802953                       # Time in different power states
system.mem_ctrls01_1.memoryStateTime::PRE_PDN 392066719323                       # Time in different power states
system.mem_ctrls01_1.memoryStateTime::ACT  40433245356                       # Time in different power states
system.mem_ctrls01_1.memoryStateTime::ACT_PDN 504017252181                       # Time in different power states
system.mem_ctrls01_1.preBackEnergy         5845272960                       # Energy for precharge background per rank (pJ)
system.mem_ctrls01_1.preEnergy              703293195                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls01_1.prePowerDownEnergy  150553339680                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls01_1.readEnergy            1619416260                       # Energy for read commands per rank (pJ)
system.mem_ctrls01_1.refreshEnergy       76523294640.000015                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls01_1.selfRefreshEnergy   154509062220                       # Energy for self refresh per rank (pJ)
system.mem_ctrls01_1.totalEnergy         653147209425                       # Total energy per rank (pJ)
system.mem_ctrls01_1.totalIdleTime       1444375118974                       # Total Idle time Per DRAM Rank
system.mem_ctrls01_1.writeEnergy            529245360                       # Energy for write commands per rank (pJ)
system.mem_ctrls02.avgBusLat                  5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls02.avgGap                  2329954.39                       # Average gap between requests
system.mem_ctrls02.avgMemAccLat             128053.82                       # Average memory access latency per DRAM burst
system.mem_ctrls02.avgPriority_.ruby.dir_cntrl2::samples    656171.00                       # Average QoS priority value for accepted requests
system.mem_ctrls02.avgQLat                  109303.82                       # Average queueing delay per DRAM burst
system.mem_ctrls02.avgRdBW                      19.01                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls02.avgRdBWSys                   19.02                       # Average system read bandwidth in MiByte/s
system.mem_ctrls02.avgRdQLen                     1.01                       # Average read queue length when enqueuing
system.mem_ctrls02.avgWrBW                       8.45                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls02.avgWrBWSys                    8.45                       # Average system write bandwidth in MiByte/s
system.mem_ctrls02.avgWrQLen                    24.69                       # Average write queue length when enqueuing
system.mem_ctrls02.busUtil                       0.21                       # Data bus utilization in percentage
system.mem_ctrls02.busUtilRead                   0.15                       # Data bus utilization in percentage for reads
system.mem_ctrls02.busUtilWrite                  0.07                       # Data bus utilization in percentage for writes
system.mem_ctrls02.bw_read::.ruby.dir_cntrl2     19019119                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls02.bw_read::total            19019119                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls02.bw_total::.ruby.dir_cntrl2     27468397                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls02.bw_total::total           27468397                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls02.bw_write::.ruby.dir_cntrl2      8449277                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls02.bw_write::total            8449277                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls02.bytesPerActivate::samples       369948                       # Bytes accessed per row activation
system.mem_ctrls02.bytesPerActivate::mean   113.514418                       # Bytes accessed per row activation
system.mem_ctrls02.bytesPerActivate::gmean    87.016890                       # Bytes accessed per row activation
system.mem_ctrls02.bytesPerActivate::stdev   124.889999                       # Bytes accessed per row activation
system.mem_ctrls02.bytesPerActivate::0-127       280366     75.79%     75.79% # Bytes accessed per row activation
system.mem_ctrls02.bytesPerActivate::128-255        51970     14.05%     89.83% # Bytes accessed per row activation
system.mem_ctrls02.bytesPerActivate::256-383        16270      4.40%     94.23% # Bytes accessed per row activation
system.mem_ctrls02.bytesPerActivate::384-511        12369      3.34%     97.57% # Bytes accessed per row activation
system.mem_ctrls02.bytesPerActivate::512-639         3044      0.82%     98.40% # Bytes accessed per row activation
system.mem_ctrls02.bytesPerActivate::640-767         2197      0.59%     98.99% # Bytes accessed per row activation
system.mem_ctrls02.bytesPerActivate::768-895         1796      0.49%     99.48% # Bytes accessed per row activation
system.mem_ctrls02.bytesPerActivate::896-1023         1421      0.38%     99.86% # Bytes accessed per row activation
system.mem_ctrls02.bytesPerActivate::1024-1151          515      0.14%    100.00% # Bytes accessed per row activation
system.mem_ctrls02.bytesPerActivate::total       369948                       # Bytes accessed per row activation
system.mem_ctrls02.bytesReadDRAM             29074880                       # Total number of bytes read from DRAM
system.mem_ctrls02.bytesReadSys              29082752                       # Total read bytes from the system interface side
system.mem_ctrls02.bytesReadWrQ                  7872                       # Total number of bytes read from write queue
system.mem_ctrls02.bytesWritten              12919552                       # Total number of bytes written to DRAM
system.mem_ctrls02.bytesWrittenSys           12920064                       # Total written bytes from the system interface side
system.mem_ctrls02.bytes_read::.ruby.dir_cntrl2     29082752                       # Number of bytes read from this memory
system.mem_ctrls02.bytes_read::total         29082752                       # Number of bytes read from this memory
system.mem_ctrls02.bytes_written::.ruby.dir_cntrl2     12920064                       # Number of bytes written to this memory
system.mem_ctrls02.bytes_written::total      12920064                       # Number of bytes written to this memory
system.mem_ctrls02.masterReadAccesses::.ruby.dir_cntrl2       454418                       # Per-master read serviced memory accesses
system.mem_ctrls02.masterReadAvgLat::.ruby.dir_cntrl2    128019.16                       # Per-master read average memory access latency
system.mem_ctrls02.masterReadBytes::.ruby.dir_cntrl2     29074880                       # Per-master bytes read from memory
system.mem_ctrls02.masterReadRate::.ruby.dir_cntrl2 19013971.177836492658                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls02.masterReadTotalLat::.ruby.dir_cntrl2  58174211005                       # Per-master read total memory access latency
system.mem_ctrls02.masterWriteAccesses::.ruby.dir_cntrl2       201876                       # Per-master write serviced memory accesses
system.mem_ctrls02.masterWriteAvgLat::.ruby.dir_cntrl2 180112076.99                       # Per-master write average memory access latency
system.mem_ctrls02.masterWriteBytes::.ruby.dir_cntrl2     12919552                       # Per-master bytes write to memory
system.mem_ctrls02.masterWriteRate::.ruby.dir_cntrl2 8448942.501518830657                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls02.masterWriteTotalLat::.ruby.dir_cntrl2 36360305655171                       # Per-master write total memory access latency
system.mem_ctrls02.mergedWrBursts                   0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls02.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls02.numRdRetry                       0                       # Number of times read queue was full causing retry
system.mem_ctrls02.numReadWriteTurnArounds        11367                       # Number of turnarounds from READ to WRITE
system.mem_ctrls02.numStayReadState           1346098                       # Number of times bus staying in READ state
system.mem_ctrls02.numStayWriteState           198511                       # Number of times bus staying in WRITE state
system.mem_ctrls02.numWrRetry                       0                       # Number of times write queue was full causing retry
system.mem_ctrls02.numWriteReadTurnArounds        11367                       # Number of turnarounds from WRITE to READ
system.mem_ctrls02.num_reads::.ruby.dir_cntrl2       454418                       # Number of read requests responded to by this memory
system.mem_ctrls02.num_reads::total            454418                       # Number of read requests responded to by this memory
system.mem_ctrls02.num_writes::.ruby.dir_cntrl2       201876                       # Number of write requests responded to by this memory
system.mem_ctrls02.num_writes::total           201876                       # Number of write requests responded to by this memory
system.mem_ctrls02.pageHitRate                  43.62                       # Row buffer hit rate, read and write combined
system.mem_ctrls02.peakBW                    12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls02.perBankRdBursts::0           28660                       # Per bank write bursts
system.mem_ctrls02.perBankRdBursts::1           28539                       # Per bank write bursts
system.mem_ctrls02.perBankRdBursts::2           28609                       # Per bank write bursts
system.mem_ctrls02.perBankRdBursts::3           28595                       # Per bank write bursts
system.mem_ctrls02.perBankRdBursts::4           28393                       # Per bank write bursts
system.mem_ctrls02.perBankRdBursts::5           28278                       # Per bank write bursts
system.mem_ctrls02.perBankRdBursts::6           28273                       # Per bank write bursts
system.mem_ctrls02.perBankRdBursts::7           28146                       # Per bank write bursts
system.mem_ctrls02.perBankRdBursts::8           28216                       # Per bank write bursts
system.mem_ctrls02.perBankRdBursts::9           28514                       # Per bank write bursts
system.mem_ctrls02.perBankRdBursts::10          28174                       # Per bank write bursts
system.mem_ctrls02.perBankRdBursts::11          28389                       # Per bank write bursts
system.mem_ctrls02.perBankRdBursts::12          28231                       # Per bank write bursts
system.mem_ctrls02.perBankRdBursts::13          28663                       # Per bank write bursts
system.mem_ctrls02.perBankRdBursts::14          28307                       # Per bank write bursts
system.mem_ctrls02.perBankRdBursts::15          28308                       # Per bank write bursts
system.mem_ctrls02.perBankWrBursts::0           12580                       # Per bank write bursts
system.mem_ctrls02.perBankWrBursts::1           12632                       # Per bank write bursts
system.mem_ctrls02.perBankWrBursts::2           12584                       # Per bank write bursts
system.mem_ctrls02.perBankWrBursts::3           12649                       # Per bank write bursts
system.mem_ctrls02.perBankWrBursts::4           12512                       # Per bank write bursts
system.mem_ctrls02.perBankWrBursts::5           12505                       # Per bank write bursts
system.mem_ctrls02.perBankWrBursts::6           12494                       # Per bank write bursts
system.mem_ctrls02.perBankWrBursts::7           12508                       # Per bank write bursts
system.mem_ctrls02.perBankWrBursts::8           12483                       # Per bank write bursts
system.mem_ctrls02.perBankWrBursts::9           12632                       # Per bank write bursts
system.mem_ctrls02.perBankWrBursts::10          12727                       # Per bank write bursts
system.mem_ctrls02.perBankWrBursts::11          12784                       # Per bank write bursts
system.mem_ctrls02.perBankWrBursts::12          12754                       # Per bank write bursts
system.mem_ctrls02.perBankWrBursts::13          12813                       # Per bank write bursts
system.mem_ctrls02.perBankWrBursts::14          12628                       # Per bank write bursts
system.mem_ctrls02.perBankWrBursts::15          12583                       # Per bank write bursts
system.mem_ctrls02.priorityMaxLatency    0.095567998876                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls02.priorityMinLatency    0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls02.pwrStateResidencyTicks::UNDEFINED 2842160590737                       # Cumulative time (in ticks) in various power states
system.mem_ctrls02.rdPerTurnAround::samples        11367                       # Reads before turning the bus around for writes
system.mem_ctrls02.rdPerTurnAround::mean    39.964107                       # Reads before turning the bus around for writes
system.mem_ctrls02.rdPerTurnAround::gmean    29.809911                       # Reads before turning the bus around for writes
system.mem_ctrls02.rdPerTurnAround::stdev   569.541995                       # Reads before turning the bus around for writes
system.mem_ctrls02.rdPerTurnAround::0-2047        11366     99.99%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls02.rdPerTurnAround::59392-61439            1      0.01%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls02.rdPerTurnAround::total        11367                       # Reads before turning the bus around for writes
system.mem_ctrls02.rdQLenPdf::0                418754                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::1                 33261                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::2                  1908                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::3                   281                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::4                    55                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::5                    30                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::6                     4                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::7                     1                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::8                     1                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::9                     0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::10                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::11                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::12                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::13                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::14                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::15                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::16                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::17                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::18                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::19                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::20                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::21                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::22                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::23                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::24                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::25                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::26                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::27                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::28                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::29                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::30                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::31                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.readBursts                  454418                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls02.readPktSize::0                   0                       # Read request sizes (log2)
system.mem_ctrls02.readPktSize::1                   0                       # Read request sizes (log2)
system.mem_ctrls02.readPktSize::2                   0                       # Read request sizes (log2)
system.mem_ctrls02.readPktSize::3                   0                       # Read request sizes (log2)
system.mem_ctrls02.readPktSize::4                   0                       # Read request sizes (log2)
system.mem_ctrls02.readPktSize::5                   0                       # Read request sizes (log2)
system.mem_ctrls02.readPktSize::6              454418                       # Read request sizes (log2)
system.mem_ctrls02.readReqs                    454418                       # Number of read requests accepted
system.mem_ctrls02.readRowHitRate               38.90                       # Row buffer hit rate for reads
system.mem_ctrls02.readRowHits                 176719                       # Number of row buffer hits during reads
system.mem_ctrls02.servicedByWrQ                  123                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls02.totBusLat               2271475000                       # Total ticks spent in databus transfers
system.mem_ctrls02.totGap                1529135087580                       # Total gap between requests
system.mem_ctrls02.totMemAccLat           58174211005                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls02.totQLat                49656179755                       # Total ticks spent queuing
system.mem_ctrls02.wrPerTurnAround::samples        11367                       # Writes before turning the bus around for reads
system.mem_ctrls02.wrPerTurnAround::mean    17.759127                       # Writes before turning the bus around for reads
system.mem_ctrls02.wrPerTurnAround::gmean    17.741663                       # Writes before turning the bus around for reads
system.mem_ctrls02.wrPerTurnAround::stdev     0.771917                       # Writes before turning the bus around for reads
system.mem_ctrls02.wrPerTurnAround::16           1614     14.20%     14.20% # Writes before turning the bus around for reads
system.mem_ctrls02.wrPerTurnAround::17            147      1.29%     15.49% # Writes before turning the bus around for reads
system.mem_ctrls02.wrPerTurnAround::18           9044     79.56%     95.06% # Writes before turning the bus around for reads
system.mem_ctrls02.wrPerTurnAround::19            501      4.41%     99.46% # Writes before turning the bus around for reads
system.mem_ctrls02.wrPerTurnAround::20             52      0.46%     99.92% # Writes before turning the bus around for reads
system.mem_ctrls02.wrPerTurnAround::21              6      0.05%     99.97% # Writes before turning the bus around for reads
system.mem_ctrls02.wrPerTurnAround::22              1      0.01%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls02.wrPerTurnAround::23              2      0.02%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls02.wrPerTurnAround::total        11367                       # Writes before turning the bus around for reads
system.mem_ctrls02.wrQLenPdf::0                     0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::1                     0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::2                     0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::3                     0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::4                     0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::5                     0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::6                     0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::7                     0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::8                     0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::9                     0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::10                    0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::11                    0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::12                    0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::13                    0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::14                    0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::15                 9582                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::16                 9768                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::17                11191                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::18                11369                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::19                11414                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::20                11414                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::21                11446                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::22                11442                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::23                11458                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::24                11444                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::25                11439                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::26                11425                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::27                11420                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::28                11416                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::29                11420                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::30                11402                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::31                11399                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::32                11375                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::33                   35                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::34                    8                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::35                    6                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::36                    3                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::37                    0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::38                    0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::39                    0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::40                    0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::41                    0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::42                    0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::43                    0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::44                    0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::45                    0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::46                    0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::47                    0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::48                    0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::49                    0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::50                    0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::51                    0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::52                    0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::53                    0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::54                    0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::55                    0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::56                    0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::57                    0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::58                    0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::59                    0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::60                    0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::61                    0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::62                    0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::63                    0                       # What write queue length does an incoming req see
system.mem_ctrls02.writeBursts                 201876                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls02.writePktSize::0                  0                       # Write request sizes (log2)
system.mem_ctrls02.writePktSize::1                  0                       # Write request sizes (log2)
system.mem_ctrls02.writePktSize::2                  0                       # Write request sizes (log2)
system.mem_ctrls02.writePktSize::3                  0                       # Write request sizes (log2)
system.mem_ctrls02.writePktSize::4                  0                       # Write request sizes (log2)
system.mem_ctrls02.writePktSize::5                  0                       # Write request sizes (log2)
system.mem_ctrls02.writePktSize::6             201876                       # Write request sizes (log2)
system.mem_ctrls02.writeReqs                   201876                       # Number of write requests accepted
system.mem_ctrls02.writeRowHitRate              54.24                       # Row buffer hit rate for writes
system.mem_ctrls02.writeRowHits                109496                       # Number of row buffer hits during writes
system.mem_ctrls02_0.actBackEnergy        31823029320                       # Energy for active background per rank (pJ)
system.mem_ctrls02_0.actEnergy             1320635820                       # Energy for activate commands per rank (pJ)
system.mem_ctrls02_0.actPowerDownEnergy  229424290920                       # Energy for active power-down per rank (pJ)
system.mem_ctrls02_0.averagePower          426.993319                       # Core power per rank (mW)
system.mem_ctrls02_0.memoryStateTime::IDLE  11912467172                       # Time in different power states
system.mem_ctrls02_0.memoryStateTime::REF  32356176988                       # Time in different power states
system.mem_ctrls02_0.memoryStateTime::SREF 548749385327                       # Time in different power states
system.mem_ctrls02_0.memoryStateTime::PRE_PDN 392206030598                       # Time in different power states
system.mem_ctrls02_0.memoryStateTime::ACT  40787569717                       # Time in different power states
system.mem_ctrls02_0.memoryStateTime::ACT_PDN 503122986263                       # Time in different power states
system.mem_ctrls02_0.preBackEnergy         5836556640                       # Energy for precharge background per rank (pJ)
system.mem_ctrls02_0.preEnergy              701934585                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls02_0.prePowerDownEnergy  150607187520                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls02_0.readEnergy            1624307160                       # Energy for read commands per rank (pJ)
system.mem_ctrls02_0.refreshEnergy       76490104080.000015                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls02_0.selfRefreshEnergy   154545996300                       # Energy for self refresh per rank (pJ)
system.mem_ctrls02_0.totalEnergy         652929332055                       # Total energy per rank (pJ)
system.mem_ctrls02_0.totalIdleTime       1443979738315                       # Total Idle time Per DRAM Rank
system.mem_ctrls02_0.writeEnergy            524422080                       # Energy for write commands per rank (pJ)
system.mem_ctrls02_1.actBackEnergy        31657528680                       # Energy for active background per rank (pJ)
system.mem_ctrls02_1.actEnergy             1320800040                       # Energy for activate commands per rank (pJ)
system.mem_ctrls02_1.actPowerDownEnergy  229838265960                       # Energy for active power-down per rank (pJ)
system.mem_ctrls02_1.averagePower          427.383177                       # Core power per rank (mW)
system.mem_ctrls02_1.memoryStateTime::IDLE  11975653170                       # Time in different power states
system.mem_ctrls02_1.memoryStateTime::REF  32426160000                       # Time in different power states
system.mem_ctrls02_1.memoryStateTime::SREF 546625574251                       # Time in different power states
system.mem_ctrls02_1.memoryStateTime::PRE_PDN 393746240012                       # Time in different power states
system.mem_ctrls02_1.memoryStateTime::ACT  40335010863                       # Time in different power states
system.mem_ctrls02_1.memoryStateTime::ACT_PDN 504030726971                       # Time in different power states
system.mem_ctrls02_1.preBackEnergy         5855018880                       # Energy for precharge background per rank (pJ)
system.mem_ctrls02_1.preEnergy              702018075                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls02_1.prePowerDownEnergy  151201544160                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls02_1.readEnergy            1619366280                       # Energy for read commands per rank (pJ)
system.mem_ctrls02_1.refreshEnergy       76655442240.000015                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls02_1.selfRefreshEnergy   154117418460                       # Energy for self refresh per rank (pJ)
system.mem_ctrls02_1.totalEnergy         653525477085                       # Total energy per rank (pJ)
system.mem_ctrls02_1.totalIdleTime       1444401215087                       # Total Idle time Per DRAM Rank
system.mem_ctrls02_1.writeEnergy            529328880                       # Energy for write commands per rank (pJ)
system.mem_ctrls03.avgBusLat                  5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls03.avgGap                  2330861.55                       # Average gap between requests
system.mem_ctrls03.avgMemAccLat             129338.64                       # Average memory access latency per DRAM burst
system.mem_ctrls03.avgPriority_.ruby.dir_cntrl3::samples    655926.00                       # Average QoS priority value for accepted requests
system.mem_ctrls03.avgQLat                  110588.64                       # Average queueing delay per DRAM burst
system.mem_ctrls03.avgRdBW                      19.01                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls03.avgRdBWSys                   19.01                       # Average system read bandwidth in MiByte/s
system.mem_ctrls03.avgRdQLen                     1.01                       # Average read queue length when enqueuing
system.mem_ctrls03.avgWrBW                       8.45                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls03.avgWrBWSys                    8.45                       # Average system write bandwidth in MiByte/s
system.mem_ctrls03.avgWrQLen                    24.39                       # Average write queue length when enqueuing
system.mem_ctrls03.busUtil                       0.21                       # Data bus utilization in percentage
system.mem_ctrls03.busUtilRead                   0.15                       # Data bus utilization in percentage for reads
system.mem_ctrls03.busUtilWrite                  0.07                       # Data bus utilization in percentage for writes
system.mem_ctrls03.bw_read::.ruby.dir_cntrl3     19011418                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls03.bw_read::total            19011418                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls03.bw_total::.ruby.dir_cntrl3     27457640                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls03.bw_total::total           27457640                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls03.bw_write::.ruby.dir_cntrl3      8446222                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls03.bw_write::total            8446222                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls03.bytesPerActivate::samples       369939                       # Bytes accessed per row activation
system.mem_ctrls03.bytesPerActivate::mean   113.476698                       # Bytes accessed per row activation
system.mem_ctrls03.bytesPerActivate::gmean    87.012391                       # Bytes accessed per row activation
system.mem_ctrls03.bytesPerActivate::stdev   124.758184                       # Bytes accessed per row activation
system.mem_ctrls03.bytesPerActivate::0-127       280391     75.79%     75.79% # Bytes accessed per row activation
system.mem_ctrls03.bytesPerActivate::128-255        51906     14.03%     89.82% # Bytes accessed per row activation
system.mem_ctrls03.bytesPerActivate::256-383        16420      4.44%     94.26% # Bytes accessed per row activation
system.mem_ctrls03.bytesPerActivate::384-511        12277      3.32%     97.58% # Bytes accessed per row activation
system.mem_ctrls03.bytesPerActivate::512-639         3035      0.82%     98.40% # Bytes accessed per row activation
system.mem_ctrls03.bytesPerActivate::640-767         2172      0.59%     98.99% # Bytes accessed per row activation
system.mem_ctrls03.bytesPerActivate::768-895         1782      0.48%     99.47% # Bytes accessed per row activation
system.mem_ctrls03.bytesPerActivate::896-1023         1449      0.39%     99.86% # Bytes accessed per row activation
system.mem_ctrls03.bytesPerActivate::1024-1151          507      0.14%    100.00% # Bytes accessed per row activation
system.mem_ctrls03.bytesPerActivate::total       369939                       # Bytes accessed per row activation
system.mem_ctrls03.bytesReadDRAM             29063872                       # Total number of bytes read from DRAM
system.mem_ctrls03.bytesReadSys              29070976                       # Total read bytes from the system interface side
system.mem_ctrls03.bytesReadWrQ                  7104                       # Total number of bytes read from write queue
system.mem_ctrls03.bytesWritten              12914560                       # Total number of bytes written to DRAM
system.mem_ctrls03.bytesWrittenSys           12915392                       # Total written bytes from the system interface side
system.mem_ctrls03.bytes_read::.ruby.dir_cntrl3     29070976                       # Number of bytes read from this memory
system.mem_ctrls03.bytes_read::total         29070976                       # Number of bytes read from this memory
system.mem_ctrls03.bytes_written::.ruby.dir_cntrl3     12915392                       # Number of bytes written to this memory
system.mem_ctrls03.bytes_written::total      12915392                       # Number of bytes written to this memory
system.mem_ctrls03.masterReadAccesses::.ruby.dir_cntrl3       454234                       # Per-master read serviced memory accesses
system.mem_ctrls03.masterReadAvgLat::.ruby.dir_cntrl3    129307.04                       # Per-master read average memory access latency
system.mem_ctrls03.masterReadBytes::.ruby.dir_cntrl3     29063872                       # Per-master bytes read from memory
system.mem_ctrls03.masterReadRate::.ruby.dir_cntrl3 19006772.324574653059                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls03.masterReadTotalLat::.ruby.dir_cntrl3  58735651933                       # Per-master read total memory access latency
system.mem_ctrls03.masterWriteAccesses::.ruby.dir_cntrl3       201803                       # Per-master write serviced memory accesses
system.mem_ctrls03.masterWriteAvgLat::.ruby.dir_cntrl3 177741776.92                       # Per-master write average memory access latency
system.mem_ctrls03.masterWriteBytes::.ruby.dir_cntrl3     12914560                       # Per-master bytes write to memory
system.mem_ctrls03.masterWriteRate::.ruby.dir_cntrl3 8445677.905272182077                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls03.masterWriteTotalLat::.ruby.dir_cntrl3 35868823808092                       # Per-master write total memory access latency
system.mem_ctrls03.mergedWrBursts                   0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls03.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls03.numRdRetry                       0                       # Number of times read queue was full causing retry
system.mem_ctrls03.numReadWriteTurnArounds        11404                       # Number of turnarounds from READ to WRITE
system.mem_ctrls03.numStayReadState           1344404                       # Number of times bus staying in READ state
system.mem_ctrls03.numStayWriteState           198841                       # Number of times bus staying in WRITE state
system.mem_ctrls03.numWrRetry                       0                       # Number of times write queue was full causing retry
system.mem_ctrls03.numWriteReadTurnArounds        11403                       # Number of turnarounds from WRITE to READ
system.mem_ctrls03.num_reads::.ruby.dir_cntrl3       454234                       # Number of read requests responded to by this memory
system.mem_ctrls03.num_reads::total            454234                       # Number of read requests responded to by this memory
system.mem_ctrls03.num_writes::.ruby.dir_cntrl3       201803                       # Number of write requests responded to by this memory
system.mem_ctrls03.num_writes::total           201803                       # Number of write requests responded to by this memory
system.mem_ctrls03.pageHitRate                  43.60                       # Row buffer hit rate, read and write combined
system.mem_ctrls03.peakBW                    12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls03.perBankRdBursts::0           28690                       # Per bank write bursts
system.mem_ctrls03.perBankRdBursts::1           28521                       # Per bank write bursts
system.mem_ctrls03.perBankRdBursts::2           28613                       # Per bank write bursts
system.mem_ctrls03.perBankRdBursts::3           28599                       # Per bank write bursts
system.mem_ctrls03.perBankRdBursts::4           28435                       # Per bank write bursts
system.mem_ctrls03.perBankRdBursts::5           28258                       # Per bank write bursts
system.mem_ctrls03.perBankRdBursts::6           28225                       # Per bank write bursts
system.mem_ctrls03.perBankRdBursts::7           28106                       # Per bank write bursts
system.mem_ctrls03.perBankRdBursts::8           28166                       # Per bank write bursts
system.mem_ctrls03.perBankRdBursts::9           28502                       # Per bank write bursts
system.mem_ctrls03.perBankRdBursts::10          28176                       # Per bank write bursts
system.mem_ctrls03.perBankRdBursts::11          28385                       # Per bank write bursts
system.mem_ctrls03.perBankRdBursts::12          28168                       # Per bank write bursts
system.mem_ctrls03.perBankRdBursts::13          28586                       # Per bank write bursts
system.mem_ctrls03.perBankRdBursts::14          28331                       # Per bank write bursts
system.mem_ctrls03.perBankRdBursts::15          28362                       # Per bank write bursts
system.mem_ctrls03.perBankWrBursts::0           12619                       # Per bank write bursts
system.mem_ctrls03.perBankWrBursts::1           12584                       # Per bank write bursts
system.mem_ctrls03.perBankWrBursts::2           12600                       # Per bank write bursts
system.mem_ctrls03.perBankWrBursts::3           12656                       # Per bank write bursts
system.mem_ctrls03.perBankWrBursts::4           12532                       # Per bank write bursts
system.mem_ctrls03.perBankWrBursts::5           12485                       # Per bank write bursts
system.mem_ctrls03.perBankWrBursts::6           12481                       # Per bank write bursts
system.mem_ctrls03.perBankWrBursts::7           12463                       # Per bank write bursts
system.mem_ctrls03.perBankWrBursts::8           12463                       # Per bank write bursts
system.mem_ctrls03.perBankWrBursts::9           12654                       # Per bank write bursts
system.mem_ctrls03.perBankWrBursts::10          12723                       # Per bank write bursts
system.mem_ctrls03.perBankWrBursts::11          12792                       # Per bank write bursts
system.mem_ctrls03.perBankWrBursts::12          12722                       # Per bank write bursts
system.mem_ctrls03.perBankWrBursts::13          12791                       # Per bank write bursts
system.mem_ctrls03.perBankWrBursts::14          12631                       # Per bank write bursts
system.mem_ctrls03.perBankWrBursts::15          12594                       # Per bank write bursts
system.mem_ctrls03.priorityMaxLatency    0.105550269946                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls03.priorityMinLatency    0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls03.pwrStateResidencyTicks::UNDEFINED 2842160590737                       # Cumulative time (in ticks) in various power states
system.mem_ctrls03.rdPerTurnAround::samples        11403                       # Reads before turning the bus around for writes
system.mem_ctrls03.rdPerTurnAround::mean    39.822064                       # Reads before turning the bus around for writes
system.mem_ctrls03.rdPerTurnAround::gmean    29.653975                       # Reads before turning the bus around for writes
system.mem_ctrls03.rdPerTurnAround::stdev   579.324178                       # Reads before turning the bus around for writes
system.mem_ctrls03.rdPerTurnAround::0-2047        11402     99.99%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls03.rdPerTurnAround::61440-63487            1      0.01%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls03.rdPerTurnAround::total        11403                       # Reads before turning the bus around for writes
system.mem_ctrls03.rdQLenPdf::0                418786                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::1                 31650                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::2                  2337                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::3                   874                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::4                   356                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::5                    88                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::6                    29                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::7                     3                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::8                     0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::9                     0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::10                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::11                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::12                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::13                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::14                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::15                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::16                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::17                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::18                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::19                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::20                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::21                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::22                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::23                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::24                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::25                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::26                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::27                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::28                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::29                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::30                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::31                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.readBursts                  454234                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls03.readPktSize::0                   0                       # Read request sizes (log2)
system.mem_ctrls03.readPktSize::1                   0                       # Read request sizes (log2)
system.mem_ctrls03.readPktSize::2                   0                       # Read request sizes (log2)
system.mem_ctrls03.readPktSize::3                   0                       # Read request sizes (log2)
system.mem_ctrls03.readPktSize::4                   0                       # Read request sizes (log2)
system.mem_ctrls03.readPktSize::5                   0                       # Read request sizes (log2)
system.mem_ctrls03.readPktSize::6              454234                       # Read request sizes (log2)
system.mem_ctrls03.readReqs                    454234                       # Number of read requests accepted
system.mem_ctrls03.readRowHitRate               38.88                       # Row buffer hit rate for reads
system.mem_ctrls03.readRowHits                 176553                       # Number of row buffer hits during reads
system.mem_ctrls03.servicedByWrQ                  111                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls03.totBusLat               2270615000                       # Total ticks spent in databus transfers
system.mem_ctrls03.totGap                1529131417587                       # Total gap between requests
system.mem_ctrls03.totMemAccLat           58735651933                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls03.totQLat                50220845683                       # Total ticks spent queuing
system.mem_ctrls03.wrPerTurnAround::samples        11404                       # Writes before turning the bus around for reads
system.mem_ctrls03.wrPerTurnAround::mean    17.695984                       # Writes before turning the bus around for reads
system.mem_ctrls03.wrPerTurnAround::gmean    17.675280                       # Writes before turning the bus around for reads
system.mem_ctrls03.wrPerTurnAround::stdev     0.843075                       # Writes before turning the bus around for reads
system.mem_ctrls03.wrPerTurnAround::16           1980     17.36%     17.36% # Writes before turning the bus around for reads
system.mem_ctrls03.wrPerTurnAround::17            163      1.43%     18.79% # Writes before turning the bus around for reads
system.mem_ctrls03.wrPerTurnAround::18           8732     76.57%     95.36% # Writes before turning the bus around for reads
system.mem_ctrls03.wrPerTurnAround::19            448      3.93%     99.29% # Writes before turning the bus around for reads
system.mem_ctrls03.wrPerTurnAround::20             57      0.50%     99.79% # Writes before turning the bus around for reads
system.mem_ctrls03.wrPerTurnAround::21             11      0.10%     99.89% # Writes before turning the bus around for reads
system.mem_ctrls03.wrPerTurnAround::22              8      0.07%     99.96% # Writes before turning the bus around for reads
system.mem_ctrls03.wrPerTurnAround::23              3      0.03%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls03.wrPerTurnAround::25              2      0.02%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls03.wrPerTurnAround::total        11404                       # Writes before turning the bus around for reads
system.mem_ctrls03.wrQLenPdf::0                     0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::1                     0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::2                     0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::3                     0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::4                     0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::5                     0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::6                     0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::7                     0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::8                     0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::9                     0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::10                    0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::11                    0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::12                    0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::13                    0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::14                    0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::15                 9236                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::16                 9440                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::17                11180                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::18                11370                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::19                11422                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::20                11454                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::21                11465                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::22                11483                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::23                11479                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::24                11500                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::25                11482                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::26                11496                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::27                11475                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::28                11445                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::29                11483                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::30                11455                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::31                11435                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::32                11413                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::33                   45                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::34                   18                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::35                   16                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::36                    6                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::37                    2                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::38                    1                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::39                    1                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::40                    1                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::41                    0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::42                    0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::43                    0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::44                    0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::45                    0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::46                    0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::47                    0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::48                    0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::49                    0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::50                    0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::51                    0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::52                    0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::53                    0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::54                    0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::55                    0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::56                    0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::57                    0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::58                    0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::59                    0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::60                    0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::61                    0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::62                    0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::63                    0                       # What write queue length does an incoming req see
system.mem_ctrls03.writeBursts                 201803                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls03.writePktSize::0                  0                       # Write request sizes (log2)
system.mem_ctrls03.writePktSize::1                  0                       # Write request sizes (log2)
system.mem_ctrls03.writePktSize::2                  0                       # Write request sizes (log2)
system.mem_ctrls03.writePktSize::3                  0                       # Write request sizes (log2)
system.mem_ctrls03.writePktSize::4                  0                       # Write request sizes (log2)
system.mem_ctrls03.writePktSize::5                  0                       # Write request sizes (log2)
system.mem_ctrls03.writePktSize::6             201803                       # Write request sizes (log2)
system.mem_ctrls03.writeReqs                   201803                       # Number of write requests accepted
system.mem_ctrls03.writeRowHitRate              54.22                       # Row buffer hit rate for writes
system.mem_ctrls03.writeRowHits                109423                       # Number of row buffer hits during writes
system.mem_ctrls03_0.actBackEnergy        32253134790                       # Energy for active background per rank (pJ)
system.mem_ctrls03_0.actEnergy             1318700880                       # Energy for activate commands per rank (pJ)
system.mem_ctrls03_0.actPowerDownEnergy  229777025730                       # Energy for active power-down per rank (pJ)
system.mem_ctrls03_0.averagePower          427.504606                       # Core power per rank (mW)
system.mem_ctrls03_0.memoryStateTime::IDLE  11972836299                       # Time in different power states
system.mem_ctrls03_0.memoryStateTime::REF  32436040000                       # Time in different power states
system.mem_ctrls03_0.memoryStateTime::SREF 546298101968                       # Time in different power states
system.mem_ctrls03_0.memoryStateTime::PRE_PDN 392874110093                       # Time in different power states
system.mem_ctrls03_0.memoryStateTime::ACT  41656339243                       # Time in different power states
system.mem_ctrls03_0.memoryStateTime::ACT_PDN 503895216756                       # Time in different power states
system.mem_ctrls03_0.preBackEnergy         5861589120                       # Energy for precharge background per rank (pJ)
system.mem_ctrls03_0.preEnergy              700906140                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls03_0.prePowerDownEnergy  150863605440                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls03_0.readEnergy            1623978720                       # Energy for read commands per rank (pJ)
system.mem_ctrls03_0.refreshEnergy       76678798560.000015                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls03_0.selfRefreshEnergy   154077751980                       # Energy for self refresh per rank (pJ)
system.mem_ctrls03_0.totalEnergy         653711158170                       # Total energy per rank (pJ)
system.mem_ctrls03_0.totalIdleTime       1443065821845                       # Total Idle time Per DRAM Rank
system.mem_ctrls03_0.writeEnergy            524270700                       # Energy for write commands per rank (pJ)
system.mem_ctrls03_1.actBackEnergy        31835213070                       # Energy for active background per rank (pJ)
system.mem_ctrls03_1.actEnergy             1322663580                       # Energy for activate commands per rank (pJ)
system.mem_ctrls03_1.actPowerDownEnergy  230157991500                       # Energy for active power-down per rank (pJ)
system.mem_ctrls03_1.averagePower          427.748442                       # Core power per rank (mW)
system.mem_ctrls03_1.memoryStateTime::IDLE  12027771499                       # Time in different power states
system.mem_ctrls03_1.memoryStateTime::REF  32475335792                       # Time in different power states
system.mem_ctrls03_1.memoryStateTime::SREF 545071074567                       # Time in different power states
system.mem_ctrls03_1.memoryStateTime::PRE_PDN 394148226117                       # Time in different power states
system.mem_ctrls03_1.memoryStateTime::ACT  40677417106                       # Time in different power states
system.mem_ctrls03_1.memoryStateTime::ACT_PDN 504732819278                       # Time in different power states
system.mem_ctrls03_1.preBackEnergy         5875991520                       # Energy for precharge background per rank (pJ)
system.mem_ctrls03_1.preEnergy              703012365                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls03_1.prePowerDownEnergy  151355926560                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls03_1.readEnergy            1618466640                       # Energy for read commands per rank (pJ)
system.mem_ctrls03_1.refreshEnergy       76772223840.000015                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls03_1.selfRefreshEnergy   153884418960                       # Energy for self refresh per rank (pJ)
system.mem_ctrls03_1.totalEnergy         654084016395                       # Total energy per rank (pJ)
system.mem_ctrls03_1.totalIdleTime       1443951462274                       # Total Idle time Per DRAM Rank
system.mem_ctrls03_1.writeEnergy            529151400                       # Energy for write commands per rank (pJ)
system.mem_ctrls04.avgBusLat                  5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls04.avgGap                  2330312.57                       # Average gap between requests
system.mem_ctrls04.avgMemAccLat             128638.99                       # Average memory access latency per DRAM burst
system.mem_ctrls04.avgPriority_.ruby.dir_cntrl4::samples    656073.00                       # Average QoS priority value for accepted requests
system.mem_ctrls04.avgQLat                  109888.99                       # Average queueing delay per DRAM burst
system.mem_ctrls04.avgRdBW                      19.01                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls04.avgRdBWSys                   19.02                       # Average system read bandwidth in MiByte/s
system.mem_ctrls04.avgRdQLen                     1.01                       # Average read queue length when enqueuing
system.mem_ctrls04.avgWrBW                       8.45                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls04.avgWrBWSys                    8.45                       # Average system write bandwidth in MiByte/s
system.mem_ctrls04.avgWrQLen                    24.76                       # Average write queue length when enqueuing
system.mem_ctrls04.busUtil                       0.21                       # Data bus utilization in percentage
system.mem_ctrls04.busUtilRead                   0.15                       # Data bus utilization in percentage for reads
system.mem_ctrls04.busUtilWrite                  0.07                       # Data bus utilization in percentage for writes
system.mem_ctrls04.bw_read::.ruby.dir_cntrl4     19016022                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls04.bw_read::total            19016022                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls04.bw_total::.ruby.dir_cntrl4     27464127                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls04.bw_total::total           27464127                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls04.bw_write::.ruby.dir_cntrl4      8448105                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls04.bw_write::total            8448105                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls04.bytesPerActivate::samples       369638                       # Bytes accessed per row activation
system.mem_ctrls04.bytesPerActivate::mean   113.593343                       # Bytes accessed per row activation
system.mem_ctrls04.bytesPerActivate::gmean    87.056796                       # Bytes accessed per row activation
system.mem_ctrls04.bytesPerActivate::stdev   124.918750                       # Bytes accessed per row activation
system.mem_ctrls04.bytesPerActivate::0-127       280132     75.79%     75.79% # Bytes accessed per row activation
system.mem_ctrls04.bytesPerActivate::128-255        51778     14.01%     89.79% # Bytes accessed per row activation
system.mem_ctrls04.bytesPerActivate::256-383        16452      4.45%     94.24% # Bytes accessed per row activation
system.mem_ctrls04.bytesPerActivate::384-511        12293      3.33%     97.57% # Bytes accessed per row activation
system.mem_ctrls04.bytesPerActivate::512-639         3091      0.84%     98.41% # Bytes accessed per row activation
system.mem_ctrls04.bytesPerActivate::640-767         2149      0.58%     98.99% # Bytes accessed per row activation
system.mem_ctrls04.bytesPerActivate::768-895         1766      0.48%     99.47% # Bytes accessed per row activation
system.mem_ctrls04.bytesPerActivate::896-1023         1495      0.40%     99.87% # Bytes accessed per row activation
system.mem_ctrls04.bytesPerActivate::1024-1151          482      0.13%    100.00% # Bytes accessed per row activation
system.mem_ctrls04.bytesPerActivate::total       369638                       # Bytes accessed per row activation
system.mem_ctrls04.bytesReadDRAM             29070400                       # Total number of bytes read from DRAM
system.mem_ctrls04.bytesReadSys              29078016                       # Total read bytes from the system interface side
system.mem_ctrls04.bytesReadWrQ                  7616                       # Total number of bytes read from write queue
system.mem_ctrls04.bytesWritten              12919360                       # Total number of bytes written to DRAM
system.mem_ctrls04.bytesWrittenSys           12918272                       # Total written bytes from the system interface side
system.mem_ctrls04.bytes_read::.ruby.dir_cntrl4     29078016                       # Number of bytes read from this memory
system.mem_ctrls04.bytes_read::total         29078016                       # Number of bytes read from this memory
system.mem_ctrls04.bytes_written::.ruby.dir_cntrl4     12918272                       # Number of bytes written to this memory
system.mem_ctrls04.bytes_written::total      12918272                       # Number of bytes written to this memory
system.mem_ctrls04.masterReadAccesses::.ruby.dir_cntrl4       454344                       # Per-master read serviced memory accesses
system.mem_ctrls04.masterReadAvgLat::.ruby.dir_cntrl4    128605.30                       # Per-master read average memory access latency
system.mem_ctrls04.masterReadBytes::.ruby.dir_cntrl4     29070400                       # Per-master bytes read from memory
system.mem_ctrls04.masterReadRate::.ruby.dir_cntrl4 19011041.411974117160                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls04.masterReadTotalLat::.ruby.dir_cntrl4  58431045833                       # Per-master read total memory access latency
system.mem_ctrls04.masterWriteAccesses::.ruby.dir_cntrl4       201848                       # Per-master write serviced memory accesses
system.mem_ctrls04.masterWriteAvgLat::.ruby.dir_cntrl4 180839360.34                       # Per-master write average memory access latency
system.mem_ctrls04.masterWriteBytes::.ruby.dir_cntrl4     12919360                       # Per-master bytes write to memory
system.mem_ctrls04.masterWriteRate::.ruby.dir_cntrl4 8448816.940124729648                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls04.masterWriteTotalLat::.ruby.dir_cntrl4 36502063205432                       # Per-master write total memory access latency
system.mem_ctrls04.mergedWrBursts                   0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls04.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls04.numRdRetry                       0                       # Number of times read queue was full causing retry
system.mem_ctrls04.numReadWriteTurnArounds        11359                       # Number of turnarounds from READ to WRITE
system.mem_ctrls04.numStayReadState           1345914                       # Number of times bus staying in READ state
system.mem_ctrls04.numStayWriteState           198366                       # Number of times bus staying in WRITE state
system.mem_ctrls04.numWrRetry                       0                       # Number of times write queue was full causing retry
system.mem_ctrls04.numWriteReadTurnArounds        11359                       # Number of turnarounds from WRITE to READ
system.mem_ctrls04.num_reads::.ruby.dir_cntrl4       454344                       # Number of read requests responded to by this memory
system.mem_ctrls04.num_reads::total            454344                       # Number of read requests responded to by this memory
system.mem_ctrls04.num_writes::.ruby.dir_cntrl4       201848                       # Number of write requests responded to by this memory
system.mem_ctrls04.num_writes::total           201848                       # Number of write requests responded to by this memory
system.mem_ctrls04.pageHitRate                  43.66                       # Row buffer hit rate, read and write combined
system.mem_ctrls04.peakBW                    12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls04.perBankRdBursts::0           28685                       # Per bank write bursts
system.mem_ctrls04.perBankRdBursts::1           28440                       # Per bank write bursts
system.mem_ctrls04.perBankRdBursts::2           28614                       # Per bank write bursts
system.mem_ctrls04.perBankRdBursts::3           28655                       # Per bank write bursts
system.mem_ctrls04.perBankRdBursts::4           28387                       # Per bank write bursts
system.mem_ctrls04.perBankRdBursts::5           28228                       # Per bank write bursts
system.mem_ctrls04.perBankRdBursts::6           28313                       # Per bank write bursts
system.mem_ctrls04.perBankRdBursts::7           28184                       # Per bank write bursts
system.mem_ctrls04.perBankRdBursts::8           28167                       # Per bank write bursts
system.mem_ctrls04.perBankRdBursts::9           28424                       # Per bank write bursts
system.mem_ctrls04.perBankRdBursts::10          28088                       # Per bank write bursts
system.mem_ctrls04.perBankRdBursts::11          28409                       # Per bank write bursts
system.mem_ctrls04.perBankRdBursts::12          28127                       # Per bank write bursts
system.mem_ctrls04.perBankRdBursts::13          28644                       # Per bank write bursts
system.mem_ctrls04.perBankRdBursts::14          28445                       # Per bank write bursts
system.mem_ctrls04.perBankRdBursts::15          28415                       # Per bank write bursts
system.mem_ctrls04.perBankWrBursts::0           12624                       # Per bank write bursts
system.mem_ctrls04.perBankWrBursts::1           12582                       # Per bank write bursts
system.mem_ctrls04.perBankWrBursts::2           12589                       # Per bank write bursts
system.mem_ctrls04.perBankWrBursts::3           12672                       # Per bank write bursts
system.mem_ctrls04.perBankWrBursts::4           12494                       # Per bank write bursts
system.mem_ctrls04.perBankWrBursts::5           12454                       # Per bank write bursts
system.mem_ctrls04.perBankWrBursts::6           12541                       # Per bank write bursts
system.mem_ctrls04.perBankWrBursts::7           12523                       # Per bank write bursts
system.mem_ctrls04.perBankWrBursts::8           12457                       # Per bank write bursts
system.mem_ctrls04.perBankWrBursts::9           12607                       # Per bank write bursts
system.mem_ctrls04.perBankWrBursts::10          12717                       # Per bank write bursts
system.mem_ctrls04.perBankWrBursts::11          12796                       # Per bank write bursts
system.mem_ctrls04.perBankWrBursts::12          12712                       # Per bank write bursts
system.mem_ctrls04.perBankWrBursts::13          12787                       # Per bank write bursts
system.mem_ctrls04.perBankWrBursts::14          12702                       # Per bank write bursts
system.mem_ctrls04.perBankWrBursts::15          12608                       # Per bank write bursts
system.mem_ctrls04.priorityMaxLatency    0.106854823420                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls04.priorityMinLatency    0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls04.pwrStateResidencyTicks::UNDEFINED 2842160590737                       # Cumulative time (in ticks) in various power states
system.mem_ctrls04.rdPerTurnAround::samples        11359                       # Reads before turning the bus around for writes
system.mem_ctrls04.rdPerTurnAround::mean    39.989260                       # Reads before turning the bus around for writes
system.mem_ctrls04.rdPerTurnAround::gmean    29.833082                       # Reads before turning the bus around for writes
system.mem_ctrls04.rdPerTurnAround::stdev   576.910107                       # Reads before turning the bus around for writes
system.mem_ctrls04.rdPerTurnAround::0-2047        11358     99.99%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls04.rdPerTurnAround::61440-63487            1      0.01%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls04.rdPerTurnAround::total        11359                       # Reads before turning the bus around for writes
system.mem_ctrls04.rdQLenPdf::0                418400                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::1                 33010                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::2                  2117                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::3                   519                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::4                   150                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::5                    21                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::6                     6                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::7                     1                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::8                     1                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::9                     0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::10                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::11                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::12                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::13                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::14                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::15                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::16                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::17                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::18                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::19                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::20                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::21                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::22                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::23                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::24                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::25                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::26                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::27                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::28                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::29                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::30                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::31                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.readBursts                  454344                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls04.readPktSize::0                   0                       # Read request sizes (log2)
system.mem_ctrls04.readPktSize::1                   0                       # Read request sizes (log2)
system.mem_ctrls04.readPktSize::2                   0                       # Read request sizes (log2)
system.mem_ctrls04.readPktSize::3                   0                       # Read request sizes (log2)
system.mem_ctrls04.readPktSize::4                   0                       # Read request sizes (log2)
system.mem_ctrls04.readPktSize::5                   0                       # Read request sizes (log2)
system.mem_ctrls04.readPktSize::6              454344                       # Read request sizes (log2)
system.mem_ctrls04.readReqs                    454344                       # Number of read requests accepted
system.mem_ctrls04.readRowHitRate               38.92                       # Row buffer hit rate for reads
system.mem_ctrls04.readRowHits                 176781                       # Number of row buffer hits during reads
system.mem_ctrls04.servicedByWrQ                  119                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls04.totBusLat               2271125000                       # Total ticks spent in databus transfers
system.mem_ctrls04.totGap                1529132467536                       # Total gap between requests
system.mem_ctrls04.totMemAccLat           58431045833                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls04.totQLat                49914327083                       # Total ticks spent queuing
system.mem_ctrls04.wrPerTurnAround::samples        11359                       # Writes before turning the bus around for reads
system.mem_ctrls04.wrPerTurnAround::mean    17.771371                       # Writes before turning the bus around for reads
system.mem_ctrls04.wrPerTurnAround::gmean    17.754041                       # Writes before turning the bus around for reads
system.mem_ctrls04.wrPerTurnAround::stdev     0.770405                       # Writes before turning the bus around for reads
system.mem_ctrls04.wrPerTurnAround::16           1569     13.81%     13.81% # Writes before turning the bus around for reads
system.mem_ctrls04.wrPerTurnAround::17            106      0.93%     14.75% # Writes before turning the bus around for reads
system.mem_ctrls04.wrPerTurnAround::18           9138     80.45%     95.19% # Writes before turning the bus around for reads
system.mem_ctrls04.wrPerTurnAround::19            479      4.22%     99.41% # Writes before turning the bus around for reads
system.mem_ctrls04.wrPerTurnAround::20             46      0.40%     99.82% # Writes before turning the bus around for reads
system.mem_ctrls04.wrPerTurnAround::21             12      0.11%     99.92% # Writes before turning the bus around for reads
system.mem_ctrls04.wrPerTurnAround::22              6      0.05%     99.97% # Writes before turning the bus around for reads
system.mem_ctrls04.wrPerTurnAround::23              2      0.02%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls04.wrPerTurnAround::24              1      0.01%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls04.wrPerTurnAround::total        11359                       # Writes before turning the bus around for reads
system.mem_ctrls04.wrQLenPdf::0                     0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::1                     0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::2                     0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::3                     0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::4                     0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::5                     0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::6                     0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::7                     0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::8                     0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::9                     0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::10                    0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::11                    0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::12                    0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::13                    0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::14                    0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::15                 9662                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::16                 9832                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::17                11168                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::18                11322                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::19                11399                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::20                11427                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::21                11436                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::22                11426                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::23                11441                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::24                11429                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::25                11438                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::26                11437                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::27                11427                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::28                11411                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::29                11406                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::30                11396                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::31                11384                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::32                11366                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::33                   36                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::34                    4                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::35                    1                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::36                    0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::37                    0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::38                    0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::39                    0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::40                    0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::41                    0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::42                    0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::43                    0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::44                    0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::45                    0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::46                    0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::47                    0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::48                    0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::49                    0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::50                    0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::51                    0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::52                    0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::53                    0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::54                    0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::55                    0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::56                    0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::57                    0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::58                    0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::59                    0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::60                    0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::61                    0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::62                    0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::63                    0                       # What write queue length does an incoming req see
system.mem_ctrls04.writeBursts                 201848                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls04.writePktSize::0                  0                       # Write request sizes (log2)
system.mem_ctrls04.writePktSize::1                  0                       # Write request sizes (log2)
system.mem_ctrls04.writePktSize::2                  0                       # Write request sizes (log2)
system.mem_ctrls04.writePktSize::3                  0                       # Write request sizes (log2)
system.mem_ctrls04.writePktSize::4                  0                       # Write request sizes (log2)
system.mem_ctrls04.writePktSize::5                  0                       # Write request sizes (log2)
system.mem_ctrls04.writePktSize::6             201848                       # Write request sizes (log2)
system.mem_ctrls04.writeReqs                   201848                       # Number of write requests accepted
system.mem_ctrls04.writeRowHitRate              54.33                       # Row buffer hit rate for writes
system.mem_ctrls04.writeRowHits                109663                       # Number of row buffer hits during writes
system.mem_ctrls04_0.actBackEnergy        32267552940                       # Energy for active background per rank (pJ)
system.mem_ctrls04_0.actEnergy             1319871840                       # Energy for activate commands per rank (pJ)
system.mem_ctrls04_0.actPowerDownEnergy  229833939090                       # Energy for active power-down per rank (pJ)
system.mem_ctrls04_0.averagePower          427.457594                       # Core power per rank (mW)
system.mem_ctrls04_0.memoryStateTime::IDLE  11937142906                       # Time in different power states
system.mem_ctrls04_0.memoryStateTime::REF  32426420000                       # Time in different power states
system.mem_ctrls04_0.memoryStateTime::SREF 546930020264                       # Time in different power states
system.mem_ctrls04_0.memoryStateTime::PRE_PDN 392414360245                       # Time in different power states
system.mem_ctrls04_0.memoryStateTime::ACT  41698278482                       # Time in different power states
system.mem_ctrls04_0.memoryStateTime::ACT_PDN 504021649952                       # Time in different power states
system.mem_ctrls04_0.preBackEnergy         5848097760                       # Energy for precharge background per rank (pJ)
system.mem_ctrls04_0.preEnergy              701524725                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls04_0.prePowerDownEnergy  150689808960                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls04_0.readEnergy            1624392840                       # Energy for read commands per rank (pJ)
system.mem_ctrls04_0.refreshEnergy       76656056880.000015                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls04_0.selfRefreshEnergy   154141783020                       # Energy for self refresh per rank (pJ)
system.mem_ctrls04_0.totalEnergy         653639271075                       # Total energy per rank (pJ)
system.mem_ctrls04_0.totalIdleTime       1443228572994                       # Total Idle time Per DRAM Rank
system.mem_ctrls04_0.writeEnergy            524500380                       # Energy for write commands per rank (pJ)
system.mem_ctrls04_1.actBackEnergy        31981624980                       # Energy for active background per rank (pJ)
system.mem_ctrls04_1.actEnergy             1319400600                       # Energy for activate commands per rank (pJ)
system.mem_ctrls04_1.actPowerDownEnergy  229273747080                       # Energy for active power-down per rank (pJ)
system.mem_ctrls04_1.averagePower          427.047537                       # Core power per rank (mW)
system.mem_ctrls04_1.memoryStateTime::IDLE  11967603104                       # Time in different power states
system.mem_ctrls04_1.memoryStateTime::REF  32354400000                       # Time in different power states
system.mem_ctrls04_1.memoryStateTime::SREF 548763942154                       # Time in different power states
system.mem_ctrls04_1.memoryStateTime::PRE_PDN 392145564232                       # Time in different power states
system.mem_ctrls04_1.memoryStateTime::ACT  41111751811                       # Time in different power states
system.mem_ctrls04_1.memoryStateTime::ACT_PDN 502793478594                       # Time in different power states
system.mem_ctrls04_1.preBackEnergy         5848587360                       # Energy for precharge background per rank (pJ)
system.mem_ctrls04_1.preEnergy              701251485                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls04_1.prePowerDownEnergy  150586756800                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls04_1.readEnergy            1618773660                       # Energy for read commands per rank (pJ)
system.mem_ctrls04_1.refreshEnergy       76485801600.000015                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls04_1.selfRefreshEnergy   154636558620                       # Energy for self refresh per rank (pJ)
system.mem_ctrls04_1.totalEnergy         653012238315                       # Total energy per rank (pJ)
system.mem_ctrls04_1.totalIdleTime       1443595350552                       # Total Idle time Per DRAM Rank
system.mem_ctrls04_1.writeEnergy            529234920                       # Energy for write commands per rank (pJ)
system.mem_ctrls05.avgBusLat                  5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls05.avgGap                  2329208.38                       # Average gap between requests
system.mem_ctrls05.avgMemAccLat             128417.94                       # Average memory access latency per DRAM burst
system.mem_ctrls05.avgPriority_.ruby.dir_cntrl5::samples    656387.00                       # Average QoS priority value for accepted requests
system.mem_ctrls05.avgQLat                  109667.94                       # Average queueing delay per DRAM burst
system.mem_ctrls05.avgRdBW                      19.02                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls05.avgRdBWSys                   19.02                       # Average system read bandwidth in MiByte/s
system.mem_ctrls05.avgRdQLen                     1.01                       # Average read queue length when enqueuing
system.mem_ctrls05.avgWrBW                       8.45                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls05.avgWrBWSys                    8.45                       # Average system write bandwidth in MiByte/s
system.mem_ctrls05.avgWrQLen                    24.61                       # Average write queue length when enqueuing
system.mem_ctrls05.busUtil                       0.21                       # Data bus utilization in percentage
system.mem_ctrls05.busUtilRead                   0.15                       # Data bus utilization in percentage for reads
system.mem_ctrls05.busUtilWrite                  0.07                       # Data bus utilization in percentage for writes
system.mem_ctrls05.bw_read::.ruby.dir_cntrl5     19023053                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls05.bw_read::total            19023053                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls05.bw_total::.ruby.dir_cntrl5     27477144                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls05.bw_total::total           27477144                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls05.bw_write::.ruby.dir_cntrl5      8454091                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls05.bw_write::total            8454091                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls05.bytesPerActivate::samples       369927                       # Bytes accessed per row activation
system.mem_ctrls05.bytesPerActivate::mean   113.561173                       # Bytes accessed per row activation
system.mem_ctrls05.bytesPerActivate::gmean    87.040018                       # Bytes accessed per row activation
system.mem_ctrls05.bytesPerActivate::stdev   124.984924                       # Bytes accessed per row activation
system.mem_ctrls05.bytesPerActivate::0-127       280290     75.77%     75.77% # Bytes accessed per row activation
system.mem_ctrls05.bytesPerActivate::128-255        52105     14.09%     89.85% # Bytes accessed per row activation
system.mem_ctrls05.bytesPerActivate::256-383        16155      4.37%     94.22% # Bytes accessed per row activation
system.mem_ctrls05.bytesPerActivate::384-511        12369      3.34%     97.56% # Bytes accessed per row activation
system.mem_ctrls05.bytesPerActivate::512-639         3132      0.85%     98.41% # Bytes accessed per row activation
system.mem_ctrls05.bytesPerActivate::640-767         2119      0.57%     98.98% # Bytes accessed per row activation
system.mem_ctrls05.bytesPerActivate::768-895         1795      0.49%     99.47% # Bytes accessed per row activation
system.mem_ctrls05.bytesPerActivate::896-1023         1425      0.39%     99.85% # Bytes accessed per row activation
system.mem_ctrls05.bytesPerActivate::1024-1151          537      0.15%    100.00% # Bytes accessed per row activation
system.mem_ctrls05.bytesPerActivate::total       369927                       # Bytes accessed per row activation
system.mem_ctrls05.bytesReadDRAM             29081344                       # Total number of bytes read from DRAM
system.mem_ctrls05.bytesReadSys              29088768                       # Total read bytes from the system interface side
system.mem_ctrls05.bytesReadWrQ                  7424                       # Total number of bytes read from write queue
system.mem_ctrls05.bytesWritten              12927168                       # Total number of bytes written to DRAM
system.mem_ctrls05.bytesWrittenSys           12927424                       # Total written bytes from the system interface side
system.mem_ctrls05.bytes_read::.ruby.dir_cntrl5     29088768                       # Number of bytes read from this memory
system.mem_ctrls05.bytes_read::total         29088768                       # Number of bytes read from this memory
system.mem_ctrls05.bytes_written::.ruby.dir_cntrl5     12927424                       # Number of bytes written to this memory
system.mem_ctrls05.bytes_written::total      12927424                       # Number of bytes written to this memory
system.mem_ctrls05.masterReadAccesses::.ruby.dir_cntrl5       454512                       # Per-master read serviced memory accesses
system.mem_ctrls05.masterReadAvgLat::.ruby.dir_cntrl5    128385.17                       # Per-master read average memory access latency
system.mem_ctrls05.masterReadBytes::.ruby.dir_cntrl5     29081344                       # Per-master bytes read from memory
system.mem_ctrls05.masterReadRate::.ruby.dir_cntrl5 19018198.411437921226                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls05.masterReadTotalLat::.ruby.dir_cntrl5  58352598181                       # Per-master read total memory access latency
system.mem_ctrls05.masterWriteAccesses::.ruby.dir_cntrl5       201991                       # Per-master write serviced memory accesses
system.mem_ctrls05.masterWriteAvgLat::.ruby.dir_cntrl5 179072567.86                       # Per-master write average memory access latency
system.mem_ctrls05.masterWriteBytes::.ruby.dir_cntrl5     12927168                       # Per-master bytes write to memory
system.mem_ctrls05.masterWriteRate::.ruby.dir_cntrl5 8453923.103484870866                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls05.masterWriteTotalLat::.ruby.dir_cntrl5 36171047055052                       # Per-master write total memory access latency
system.mem_ctrls05.mergedWrBursts                   0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls05.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls05.numRdRetry                       0                       # Number of times read queue was full causing retry
system.mem_ctrls05.numReadWriteTurnArounds        11400                       # Number of turnarounds from READ to WRITE
system.mem_ctrls05.numStayReadState           1344887                       # Number of times bus staying in READ state
system.mem_ctrls05.numStayWriteState           198953                       # Number of times bus staying in WRITE state
system.mem_ctrls05.numWrRetry                       0                       # Number of times write queue was full causing retry
system.mem_ctrls05.numWriteReadTurnArounds        11399                       # Number of turnarounds from WRITE to READ
system.mem_ctrls05.num_reads::.ruby.dir_cntrl5       454512                       # Number of read requests responded to by this memory
system.mem_ctrls05.num_reads::total            454512                       # Number of read requests responded to by this memory
system.mem_ctrls05.num_writes::.ruby.dir_cntrl5       201991                       # Number of write requests responded to by this memory
system.mem_ctrls05.num_writes::total           201991                       # Number of write requests responded to by this memory
system.mem_ctrls05.pageHitRate                  43.64                       # Row buffer hit rate, read and write combined
system.mem_ctrls05.peakBW                    12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls05.perBankRdBursts::0           28662                       # Per bank write bursts
system.mem_ctrls05.perBankRdBursts::1           28500                       # Per bank write bursts
system.mem_ctrls05.perBankRdBursts::2           28614                       # Per bank write bursts
system.mem_ctrls05.perBankRdBursts::3           28654                       # Per bank write bursts
system.mem_ctrls05.perBankRdBursts::4           28378                       # Per bank write bursts
system.mem_ctrls05.perBankRdBursts::5           28198                       # Per bank write bursts
system.mem_ctrls05.perBankRdBursts::6           28355                       # Per bank write bursts
system.mem_ctrls05.perBankRdBursts::7           28197                       # Per bank write bursts
system.mem_ctrls05.perBankRdBursts::8           28147                       # Per bank write bursts
system.mem_ctrls05.perBankRdBursts::9           28415                       # Per bank write bursts
system.mem_ctrls05.perBankRdBursts::10          28170                       # Per bank write bursts
system.mem_ctrls05.perBankRdBursts::11          28427                       # Per bank write bursts
system.mem_ctrls05.perBankRdBursts::12          28164                       # Per bank write bursts
system.mem_ctrls05.perBankRdBursts::13          28625                       # Per bank write bursts
system.mem_ctrls05.perBankRdBursts::14          28476                       # Per bank write bursts
system.mem_ctrls05.perBankRdBursts::15          28414                       # Per bank write bursts
system.mem_ctrls05.perBankWrBursts::0           12573                       # Per bank write bursts
system.mem_ctrls05.perBankWrBursts::1           12610                       # Per bank write bursts
system.mem_ctrls05.perBankWrBursts::2           12589                       # Per bank write bursts
system.mem_ctrls05.perBankWrBursts::3           12686                       # Per bank write bursts
system.mem_ctrls05.perBankWrBursts::4           12499                       # Per bank write bursts
system.mem_ctrls05.perBankWrBursts::5           12458                       # Per bank write bursts
system.mem_ctrls05.perBankWrBursts::6           12575                       # Per bank write bursts
system.mem_ctrls05.perBankWrBursts::7           12511                       # Per bank write bursts
system.mem_ctrls05.perBankWrBursts::8           12445                       # Per bank write bursts
system.mem_ctrls05.perBankWrBursts::9           12600                       # Per bank write bursts
system.mem_ctrls05.perBankWrBursts::10          12750                       # Per bank write bursts
system.mem_ctrls05.perBankWrBursts::11          12831                       # Per bank write bursts
system.mem_ctrls05.perBankWrBursts::12          12710                       # Per bank write bursts
system.mem_ctrls05.perBankWrBursts::13          12788                       # Per bank write bursts
system.mem_ctrls05.perBankWrBursts::14          12730                       # Per bank write bursts
system.mem_ctrls05.perBankWrBursts::15          12632                       # Per bank write bursts
system.mem_ctrls05.priorityMaxLatency    0.102302003464                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls05.priorityMinLatency    0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls05.pwrStateResidencyTicks::UNDEFINED 2842160590737                       # Cumulative time (in ticks) in various power states
system.mem_ctrls05.rdPerTurnAround::samples        11399                       # Reads before turning the bus around for writes
system.mem_ctrls05.rdPerTurnAround::mean    39.861742                       # Reads before turning the bus around for writes
system.mem_ctrls05.rdPerTurnAround::gmean    29.678716                       # Reads before turning the bus around for writes
system.mem_ctrls05.rdPerTurnAround::stdev   570.127889                       # Reads before turning the bus around for writes
system.mem_ctrls05.rdPerTurnAround::0-2047        11398     99.99%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls05.rdPerTurnAround::59392-61439            1      0.01%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls05.rdPerTurnAround::total        11399                       # Reads before turning the bus around for writes
system.mem_ctrls05.rdQLenPdf::0                418472                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::1                 32293                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::2                  2241                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::3                   864                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::4                   431                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::5                    75                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::6                    11                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::7                     9                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::8                     0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::9                     0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::10                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::11                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::12                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::13                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::14                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::15                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::16                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::17                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::18                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::19                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::20                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::21                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::22                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::23                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::24                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::25                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::26                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::27                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::28                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::29                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::30                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::31                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.readBursts                  454512                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls05.readPktSize::0                   0                       # Read request sizes (log2)
system.mem_ctrls05.readPktSize::1                   0                       # Read request sizes (log2)
system.mem_ctrls05.readPktSize::2                   0                       # Read request sizes (log2)
system.mem_ctrls05.readPktSize::3                   0                       # Read request sizes (log2)
system.mem_ctrls05.readPktSize::4                   0                       # Read request sizes (log2)
system.mem_ctrls05.readPktSize::5                   0                       # Read request sizes (log2)
system.mem_ctrls05.readPktSize::6              454512                       # Read request sizes (log2)
system.mem_ctrls05.readReqs                    454512                       # Number of read requests accepted
system.mem_ctrls05.readRowHitRate               38.91                       # Row buffer hit rate for reads
system.mem_ctrls05.readRowHits                 176821                       # Number of row buffer hits during reads
system.mem_ctrls05.servicedByWrQ                  116                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls05.totBusLat               2271980000                       # Total ticks spent in databus transfers
system.mem_ctrls05.totGap                1529132291712                       # Total gap between requests
system.mem_ctrls05.totMemAccLat           58352598181                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls05.totQLat                49832673181                       # Total ticks spent queuing
system.mem_ctrls05.wrPerTurnAround::samples        11400                       # Writes before turning the bus around for reads
system.mem_ctrls05.wrPerTurnAround::mean    17.719386                       # Writes before turning the bus around for reads
system.mem_ctrls05.wrPerTurnAround::gmean    17.698984                       # Writes before turning the bus around for reads
system.mem_ctrls05.wrPerTurnAround::stdev     0.837918                       # Writes before turning the bus around for reads
system.mem_ctrls05.wrPerTurnAround::16           1893     16.61%     16.61% # Writes before turning the bus around for reads
system.mem_ctrls05.wrPerTurnAround::17            135      1.18%     17.79% # Writes before turning the bus around for reads
system.mem_ctrls05.wrPerTurnAround::18           8788     77.09%     94.88% # Writes before turning the bus around for reads
system.mem_ctrls05.wrPerTurnAround::19            499      4.38%     99.25% # Writes before turning the bus around for reads
system.mem_ctrls05.wrPerTurnAround::20             60      0.53%     99.78% # Writes before turning the bus around for reads
system.mem_ctrls05.wrPerTurnAround::21              8      0.07%     99.85% # Writes before turning the bus around for reads
system.mem_ctrls05.wrPerTurnAround::22              9      0.08%     99.93% # Writes before turning the bus around for reads
system.mem_ctrls05.wrPerTurnAround::23              7      0.06%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls05.wrPerTurnAround::26              1      0.01%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls05.wrPerTurnAround::total        11400                       # Writes before turning the bus around for reads
system.mem_ctrls05.wrQLenPdf::0                     0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::1                     0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::2                     0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::3                     0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::4                     0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::5                     0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::6                     0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::7                     0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::8                     0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::9                     0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::10                    0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::11                    0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::12                    0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::13                    0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::14                    0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::15                 9350                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::16                 9525                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::17                11193                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::18                11362                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::19                11425                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::20                11461                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::21                11465                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::22                11491                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::23                11487                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::24                11485                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::25                11492                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::26                11477                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::27                11473                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::28                11469                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::29                11465                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::30                11449                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::31                11434                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::32                11416                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::33                   49                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::34                   11                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::35                    5                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::36                    3                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::37                    1                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::38                    1                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::39                    2                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::40                    0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::41                    0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::42                    0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::43                    0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::44                    0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::45                    0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::46                    0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::47                    0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::48                    0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::49                    0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::50                    0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::51                    0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::52                    0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::53                    0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::54                    0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::55                    0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::56                    0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::57                    0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::58                    0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::59                    0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::60                    0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::61                    0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::62                    0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::63                    0                       # What write queue length does an incoming req see
system.mem_ctrls05.writeBursts                 201991                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls05.writePktSize::0                  0                       # Write request sizes (log2)
system.mem_ctrls05.writePktSize::1                  0                       # Write request sizes (log2)
system.mem_ctrls05.writePktSize::2                  0                       # Write request sizes (log2)
system.mem_ctrls05.writePktSize::3                  0                       # Write request sizes (log2)
system.mem_ctrls05.writePktSize::4                  0                       # Write request sizes (log2)
system.mem_ctrls05.writePktSize::5                  0                       # Write request sizes (log2)
system.mem_ctrls05.writePktSize::6             201991                       # Write request sizes (log2)
system.mem_ctrls05.writeReqs                   201991                       # Number of write requests accepted
system.mem_ctrls05.writeRowHitRate              54.28                       # Row buffer hit rate for writes
system.mem_ctrls05.writeRowHits                109635                       # Number of row buffer hits during writes
system.mem_ctrls05_0.actBackEnergy        32264283420                       # Energy for active background per rank (pJ)
system.mem_ctrls05_0.actEnergy             1318865100                       # Energy for activate commands per rank (pJ)
system.mem_ctrls05_0.actPowerDownEnergy  229866519720                       # Energy for active power-down per rank (pJ)
system.mem_ctrls05_0.averagePower          427.664515                       # Core power per rank (mW)
system.mem_ctrls05_0.memoryStateTime::IDLE  11945947530                       # Time in different power states
system.mem_ctrls05_0.memoryStateTime::REF  32481280000                       # Time in different power states
system.mem_ctrls05_0.memoryStateTime::SREF 544972670667                       # Time in different power states
system.mem_ctrls05_0.memoryStateTime::PRE_PDN 393998960263                       # Time in different power states
system.mem_ctrls05_0.memoryStateTime::ACT  41642495906                       # Time in different power states
system.mem_ctrls05_0.memoryStateTime::ACT_PDN 504091139477                       # Time in different power states
system.mem_ctrls05_0.preBackEnergy         5856311040                       # Energy for precharge background per rank (pJ)
system.mem_ctrls05_0.preEnergy              700985835                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls05_0.prePowerDownEnergy  151295829600                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls05_0.readEnergy            1624771260                       # Energy for read commands per rank (pJ)
system.mem_ctrls05_0.refreshEnergy       76785745920.000015                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls05_0.selfRefreshEnergy   153689863560                       # Energy for self refresh per rank (pJ)
system.mem_ctrls05_0.totalEnergy         653955680415                       # Total energy per rank (pJ)
system.mem_ctrls05_0.totalIdleTime       1442922191206                       # Total Idle time Per DRAM Rank
system.mem_ctrls05_0.writeEnergy            524688300                       # Energy for write commands per rank (pJ)
system.mem_ctrls05_1.actBackEnergy        31821481200                       # Energy for active background per rank (pJ)
system.mem_ctrls05_1.actEnergy             1322427960                       # Energy for activate commands per rank (pJ)
system.mem_ctrls05_1.actPowerDownEnergy  229158225750                       # Energy for active power-down per rank (pJ)
system.mem_ctrls05_1.averagePower          426.788086                       # Core power per rank (mW)
system.mem_ctrls05_1.memoryStateTime::IDLE  11903684065                       # Time in different power states
system.mem_ctrls05_1.memoryStateTime::REF  32319714051                       # Time in different power states
system.mem_ctrls05_1.memoryStateTime::SREF 549860349542                       # Time in different power states
system.mem_ctrls05_1.memoryStateTime::PRE_PDN 391711025093                       # Time in different power states
system.mem_ctrls05_1.memoryStateTime::ACT  40797736453                       # Time in different power states
system.mem_ctrls05_1.memoryStateTime::ACT_PDN 502539984639                       # Time in different power states
system.mem_ctrls05_1.preBackEnergy         5826153120                       # Energy for precharge background per rank (pJ)
system.mem_ctrls05_1.preEnergy              702887130                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls05_1.prePowerDownEnergy  150420150240                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls05_1.readEnergy            1619623320                       # Energy for read commands per rank (pJ)
system.mem_ctrls05_1.refreshEnergy       76404054480.000015                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls05_1.selfRefreshEnergy   154781953560                       # Energy for self refresh per rank (pJ)
system.mem_ctrls05_1.totalEnergy         652615503630                       # Total energy per rank (pJ)
system.mem_ctrls05_1.totalIdleTime       1444002981923                       # Total Idle time Per DRAM Rank
system.mem_ctrls05_1.writeEnergy            529756920                       # Energy for write commands per rank (pJ)
system.mem_ctrls06.avgBusLat                  5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls06.avgGap                  2330998.46                       # Average gap between requests
system.mem_ctrls06.avgMemAccLat             128682.10                       # Average memory access latency per DRAM burst
system.mem_ctrls06.avgPriority_.ruby.dir_cntrl6::samples    655898.00                       # Average QoS priority value for accepted requests
system.mem_ctrls06.avgQLat                  109932.10                       # Average queueing delay per DRAM burst
system.mem_ctrls06.avgRdBW                      19.01                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls06.avgRdBWSys                   19.01                       # Average system read bandwidth in MiByte/s
system.mem_ctrls06.avgRdQLen                     1.01                       # Average read queue length when enqueuing
system.mem_ctrls06.avgWrBW                       8.45                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls06.avgWrBWSys                    8.45                       # Average system write bandwidth in MiByte/s
system.mem_ctrls06.avgWrQLen                    24.35                       # Average write queue length when enqueuing
system.mem_ctrls06.busUtil                       0.21                       # Data bus utilization in percentage
system.mem_ctrls06.busUtilRead                   0.15                       # Data bus utilization in percentage for reads
system.mem_ctrls06.busUtilWrite                  0.07                       # Data bus utilization in percentage for writes
system.mem_ctrls06.bw_read::.ruby.dir_cntrl6     19009367                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls06.bw_read::total            19009367                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls06.bw_total::.ruby.dir_cntrl6     27456175                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls06.bw_total::total           27456175                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls06.bw_write::.ruby.dir_cntrl6      8446808                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls06.bw_write::total            8446808                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls06.bytesPerActivate::samples       369864                       # Bytes accessed per row activation
system.mem_ctrls06.bytesPerActivate::mean   113.493306                       # Bytes accessed per row activation
system.mem_ctrls06.bytesPerActivate::gmean    87.010397                       # Bytes accessed per row activation
system.mem_ctrls06.bytesPerActivate::stdev   124.787624                       # Bytes accessed per row activation
system.mem_ctrls06.bytesPerActivate::0-127       280373     75.80%     75.80% # Bytes accessed per row activation
system.mem_ctrls06.bytesPerActivate::128-255        51901     14.03%     89.84% # Bytes accessed per row activation
system.mem_ctrls06.bytesPerActivate::256-383        16243      4.39%     94.23% # Bytes accessed per row activation
system.mem_ctrls06.bytesPerActivate::384-511        12326      3.33%     97.56% # Bytes accessed per row activation
system.mem_ctrls06.bytesPerActivate::512-639         3148      0.85%     98.41% # Bytes accessed per row activation
system.mem_ctrls06.bytesPerActivate::640-767         2116      0.57%     98.98% # Bytes accessed per row activation
system.mem_ctrls06.bytesPerActivate::768-895         1817      0.49%     99.48% # Bytes accessed per row activation
system.mem_ctrls06.bytesPerActivate::896-1023         1467      0.40%     99.87% # Bytes accessed per row activation
system.mem_ctrls06.bytesPerActivate::1024-1151          473      0.13%    100.00% # Bytes accessed per row activation
system.mem_ctrls06.bytesPerActivate::total       369864                       # Bytes accessed per row activation
system.mem_ctrls06.bytesReadDRAM             29061184                       # Total number of bytes read from DRAM
system.mem_ctrls06.bytesReadSys              29067840                       # Total read bytes from the system interface side
system.mem_ctrls06.bytesReadWrQ                  6656                       # Total number of bytes read from write queue
system.mem_ctrls06.bytesWritten              12916032                       # Total number of bytes written to DRAM
system.mem_ctrls06.bytesWrittenSys           12916288                       # Total written bytes from the system interface side
system.mem_ctrls06.bytes_read::.ruby.dir_cntrl6     29067840                       # Number of bytes read from this memory
system.mem_ctrls06.bytes_read::total         29067840                       # Number of bytes read from this memory
system.mem_ctrls06.bytes_written::.ruby.dir_cntrl6     12916288                       # Number of bytes written to this memory
system.mem_ctrls06.bytes_written::total      12916288                       # Number of bytes written to this memory
system.mem_ctrls06.masterReadAccesses::.ruby.dir_cntrl6       454185                       # Per-master read serviced memory accesses
system.mem_ctrls06.masterReadAvgLat::.ruby.dir_cntrl6    128652.63                       # Per-master read average memory access latency
system.mem_ctrls06.masterReadBytes::.ruby.dir_cntrl6     29061184                       # Per-master bytes read from memory
system.mem_ctrls06.masterReadRate::.ruby.dir_cntrl6 19005014.465057227761                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls06.masterReadTotalLat::.ruby.dir_cntrl6  58432094717                       # Per-master read total memory access latency
system.mem_ctrls06.masterWriteAccesses::.ruby.dir_cntrl6       201817                       # Per-master write serviced memory accesses
system.mem_ctrls06.masterWriteAvgLat::.ruby.dir_cntrl6 177676693.41                       # Per-master write average memory access latency
system.mem_ctrls06.masterWriteBytes::.ruby.dir_cntrl6     12916032                       # Per-master bytes write to memory
system.mem_ctrls06.masterWriteRate::.ruby.dir_cntrl6 8446640.542626963928                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls06.masterWriteTotalLat::.ruby.dir_cntrl6 35858177233523                       # Per-master write total memory access latency
system.mem_ctrls06.mergedWrBursts                   0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls06.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls06.numRdRetry                       0                       # Number of times read queue was full causing retry
system.mem_ctrls06.numReadWriteTurnArounds        11365                       # Number of turnarounds from READ to WRITE
system.mem_ctrls06.numStayReadState           1345599                       # Number of times bus staying in READ state
system.mem_ctrls06.numStayWriteState           198640                       # Number of times bus staying in WRITE state
system.mem_ctrls06.numWrRetry                       0                       # Number of times write queue was full causing retry
system.mem_ctrls06.numWriteReadTurnArounds        11365                       # Number of turnarounds from WRITE to READ
system.mem_ctrls06.num_reads::.ruby.dir_cntrl6       454185                       # Number of read requests responded to by this memory
system.mem_ctrls06.num_reads::total            454185                       # Number of read requests responded to by this memory
system.mem_ctrls06.num_writes::.ruby.dir_cntrl6       201817                       # Number of write requests responded to by this memory
system.mem_ctrls06.num_writes::total           201817                       # Number of write requests responded to by this memory
system.mem_ctrls06.pageHitRate                  43.61                       # Row buffer hit rate, read and write combined
system.mem_ctrls06.peakBW                    12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls06.perBankRdBursts::0           28709                       # Per bank write bursts
system.mem_ctrls06.perBankRdBursts::1           28377                       # Per bank write bursts
system.mem_ctrls06.perBankRdBursts::2           28596                       # Per bank write bursts
system.mem_ctrls06.perBankRdBursts::3           28644                       # Per bank write bursts
system.mem_ctrls06.perBankRdBursts::4           28424                       # Per bank write bursts
system.mem_ctrls06.perBankRdBursts::5           28167                       # Per bank write bursts
system.mem_ctrls06.perBankRdBursts::6           28318                       # Per bank write bursts
system.mem_ctrls06.perBankRdBursts::7           28190                       # Per bank write bursts
system.mem_ctrls06.perBankRdBursts::8           28105                       # Per bank write bursts
system.mem_ctrls06.perBankRdBursts::9           28425                       # Per bank write bursts
system.mem_ctrls06.perBankRdBursts::10          28152                       # Per bank write bursts
system.mem_ctrls06.perBankRdBursts::11          28402                       # Per bank write bursts
system.mem_ctrls06.perBankRdBursts::12          28067                       # Per bank write bursts
system.mem_ctrls06.perBankRdBursts::13          28662                       # Per bank write bursts
system.mem_ctrls06.perBankRdBursts::14          28436                       # Per bank write bursts
system.mem_ctrls06.perBankRdBursts::15          28407                       # Per bank write bursts
system.mem_ctrls06.perBankWrBursts::0           12607                       # Per bank write bursts
system.mem_ctrls06.perBankWrBursts::1           12511                       # Per bank write bursts
system.mem_ctrls06.perBankWrBursts::2           12609                       # Per bank write bursts
system.mem_ctrls06.perBankWrBursts::3           12694                       # Per bank write bursts
system.mem_ctrls06.perBankWrBursts::4           12517                       # Per bank write bursts
system.mem_ctrls06.perBankWrBursts::5           12425                       # Per bank write bursts
system.mem_ctrls06.perBankWrBursts::6           12544                       # Per bank write bursts
system.mem_ctrls06.perBankWrBursts::7           12541                       # Per bank write bursts
system.mem_ctrls06.perBankWrBursts::8           12447                       # Per bank write bursts
system.mem_ctrls06.perBankWrBursts::9           12599                       # Per bank write bursts
system.mem_ctrls06.perBankWrBursts::10          12737                       # Per bank write bursts
system.mem_ctrls06.perBankWrBursts::11          12802                       # Per bank write bursts
system.mem_ctrls06.perBankWrBursts::12          12661                       # Per bank write bursts
system.mem_ctrls06.perBankWrBursts::13          12813                       # Per bank write bursts
system.mem_ctrls06.perBankWrBursts::14          12704                       # Per bank write bursts
system.mem_ctrls06.perBankWrBursts::15          12602                       # Per bank write bursts
system.mem_ctrls06.priorityMaxLatency    0.104523734488                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls06.priorityMinLatency    0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls06.pwrStateResidencyTicks::UNDEFINED 2842160590737                       # Cumulative time (in ticks) in various power states
system.mem_ctrls06.rdPerTurnAround::samples        11365                       # Reads before turning the bus around for writes
system.mem_ctrls06.rdPerTurnAround::mean    39.953542                       # Reads before turning the bus around for writes
system.mem_ctrls06.rdPerTurnAround::gmean    29.762255                       # Reads before turning the bus around for writes
system.mem_ctrls06.rdPerTurnAround::stdev   585.057438                       # Reads before turning the bus around for writes
system.mem_ctrls06.rdPerTurnAround::0-2047        11364     99.99%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls06.rdPerTurnAround::61440-63487            1      0.01%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls06.rdPerTurnAround::total        11365                       # Reads before turning the bus around for writes
system.mem_ctrls06.rdQLenPdf::0                418657                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::1                 33056                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::2                  1924                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::3                   299                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::4                    92                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::5                    32                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::6                    16                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::7                     1                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::8                     4                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::9                     0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::10                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::11                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::12                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::13                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::14                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::15                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::16                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::17                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::18                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::19                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::20                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::21                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::22                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::23                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::24                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::25                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::26                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::27                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::28                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::29                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::30                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::31                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.readBursts                  454185                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls06.readPktSize::0                   0                       # Read request sizes (log2)
system.mem_ctrls06.readPktSize::1                   0                       # Read request sizes (log2)
system.mem_ctrls06.readPktSize::2                   0                       # Read request sizes (log2)
system.mem_ctrls06.readPktSize::3                   0                       # Read request sizes (log2)
system.mem_ctrls06.readPktSize::4                   0                       # Read request sizes (log2)
system.mem_ctrls06.readPktSize::5                   0                       # Read request sizes (log2)
system.mem_ctrls06.readPktSize::6              454185                       # Read request sizes (log2)
system.mem_ctrls06.readReqs                    454185                       # Number of read requests accepted
system.mem_ctrls06.readRowHitRate               38.89                       # Row buffer hit rate for reads
system.mem_ctrls06.readRowHits                 176613                       # Number of row buffer hits during reads
system.mem_ctrls06.servicedByWrQ                  104                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls06.totBusLat               2270405000                       # Total ticks spent in databus transfers
system.mem_ctrls06.totGap                1529139654342                       # Total gap between requests
system.mem_ctrls06.totMemAccLat           58432094717                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls06.totQLat                49918075967                       # Total ticks spent queuing
system.mem_ctrls06.wrPerTurnAround::samples        11365                       # Writes before turning the bus around for reads
system.mem_ctrls06.wrPerTurnAround::mean    17.757413                       # Writes before turning the bus around for reads
system.mem_ctrls06.wrPerTurnAround::gmean    17.738514                       # Writes before turning the bus around for reads
system.mem_ctrls06.wrPerTurnAround::stdev     0.806422                       # Writes before turning the bus around for reads
system.mem_ctrls06.wrPerTurnAround::16           1684     14.82%     14.82% # Writes before turning the bus around for reads
system.mem_ctrls06.wrPerTurnAround::17            133      1.17%     15.99% # Writes before turning the bus around for reads
system.mem_ctrls06.wrPerTurnAround::18           8946     78.72%     94.70% # Writes before turning the bus around for reads
system.mem_ctrls06.wrPerTurnAround::19            511      4.50%     99.20% # Writes before turning the bus around for reads
system.mem_ctrls06.wrPerTurnAround::20             61      0.54%     99.74% # Writes before turning the bus around for reads
system.mem_ctrls06.wrPerTurnAround::21             16      0.14%     99.88% # Writes before turning the bus around for reads
system.mem_ctrls06.wrPerTurnAround::22              9      0.08%     99.96% # Writes before turning the bus around for reads
system.mem_ctrls06.wrPerTurnAround::23              3      0.03%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls06.wrPerTurnAround::24              2      0.02%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls06.wrPerTurnAround::total        11365                       # Writes before turning the bus around for reads
system.mem_ctrls06.wrQLenPdf::0                     0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::1                     0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::2                     0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::3                     0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::4                     0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::5                     0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::6                     0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::7                     0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::8                     0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::9                     0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::10                    0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::11                    0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::12                    0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::13                    0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::14                    0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::15                 9522                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::16                 9702                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::17                11167                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::18                11339                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::19                11396                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::20                11427                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::21                11437                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::22                11446                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::23                11492                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::24                11467                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::25                11466                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::26                11447                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::27                11429                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::28                11408                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::29                11424                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::30                11404                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::31                11394                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::32                11383                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::33                   41                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::34                    8                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::35                    5                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::36                    5                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::37                    4                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::38                    1                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::39                    1                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::40                    1                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::41                    1                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::42                    0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::43                    0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::44                    0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::45                    0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::46                    0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::47                    0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::48                    0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::49                    0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::50                    0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::51                    0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::52                    0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::53                    0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::54                    0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::55                    0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::56                    0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::57                    0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::58                    0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::59                    0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::60                    0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::61                    0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::62                    0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::63                    0                       # What write queue length does an incoming req see
system.mem_ctrls06.writeBursts                 201817                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls06.writePktSize::0                  0                       # Write request sizes (log2)
system.mem_ctrls06.writePktSize::1                  0                       # Write request sizes (log2)
system.mem_ctrls06.writePktSize::2                  0                       # Write request sizes (log2)
system.mem_ctrls06.writePktSize::3                  0                       # Write request sizes (log2)
system.mem_ctrls06.writePktSize::4                  0                       # Write request sizes (log2)
system.mem_ctrls06.writePktSize::5                  0                       # Write request sizes (log2)
system.mem_ctrls06.writePktSize::6             201817                       # Write request sizes (log2)
system.mem_ctrls06.writeReqs                   201817                       # Number of write requests accepted
system.mem_ctrls06.writeRowHitRate              54.22                       # Row buffer hit rate for writes
system.mem_ctrls06.writeRowHits                109416                       # Number of row buffer hits during writes
system.mem_ctrls06_0.actBackEnergy        32048104650                       # Energy for active background per rank (pJ)
system.mem_ctrls06_0.actEnergy             1319629080                       # Energy for activate commands per rank (pJ)
system.mem_ctrls06_0.actPowerDownEnergy  230180435820                       # Energy for active power-down per rank (pJ)
system.mem_ctrls06_0.averagePower          427.598170                       # Core power per rank (mW)
system.mem_ctrls06_0.memoryStateTime::IDLE  11942928015                       # Time in different power states
system.mem_ctrls06_0.memoryStateTime::REF  32455540000                       # Time in different power states
system.mem_ctrls06_0.memoryStateTime::SREF 545923931508                       # Time in different power states
system.mem_ctrls06_0.memoryStateTime::PRE_PDN 393015213844                       # Time in different power states
system.mem_ctrls06_0.memoryStateTime::ACT  41188475390                       # Time in different power states
system.mem_ctrls06_0.memoryStateTime::ACT_PDN 504781882113                       # Time in different power states
system.mem_ctrls06_0.preBackEnergy         5852896320                       # Energy for precharge background per rank (pJ)
system.mem_ctrls06_0.preEnergy              701395695                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls06_0.prePowerDownEnergy  150920226240                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls06_0.readEnergy            1623814500                       # Energy for read commands per rank (pJ)
system.mem_ctrls06_0.refreshEnergy       76724896560.000015                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls06_0.selfRefreshEnergy   153928950180                       # Energy for self refresh per rank (pJ)
system.mem_ctrls06_0.totalEnergy         653854229175                       # Total energy per rank (pJ)
system.mem_ctrls06_0.totalIdleTime       1443629224832                       # Total Idle time Per DRAM Rank
system.mem_ctrls06_0.writeEnergy            524338560                       # Energy for write commands per rank (pJ)
system.mem_ctrls06_1.actBackEnergy        32291351580                       # Energy for active background per rank (pJ)
system.mem_ctrls06_1.actEnergy             1321207020                       # Energy for activate commands per rank (pJ)
system.mem_ctrls06_1.actPowerDownEnergy  229337233110                       # Energy for active power-down per rank (pJ)
system.mem_ctrls06_1.averagePower          427.287223                       # Core power per rank (mW)
system.mem_ctrls06_1.memoryStateTime::IDLE  11963407947                       # Time in different power states
system.mem_ctrls06_1.memoryStateTime::REF  32399380000                       # Time in different power states
system.mem_ctrls06_1.memoryStateTime::SREF 547412851937                       # Time in different power states
system.mem_ctrls06_1.memoryStateTime::PRE_PDN 392677165114                       # Time in different power states
system.mem_ctrls06_1.memoryStateTime::ACT  41747620359                       # Time in different power states
system.mem_ctrls06_1.memoryStateTime::ACT_PDN 502933844344                       # Time in different power states
system.mem_ctrls06_1.preBackEnergy         5847075360                       # Energy for precharge background per rank (pJ)
system.mem_ctrls06_1.preEnergy              702238185                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls06_1.prePowerDownEnergy  150790683360                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls06_1.readEnergy            1618323840                       # Energy for read commands per rank (pJ)
system.mem_ctrls06_1.refreshEnergy       76592134320.000015                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls06_1.selfRefreshEnergy   154317446940                       # Energy for self refresh per rank (pJ)
system.mem_ctrls06_1.totalEnergy         653378750235                       # Total energy per rank (pJ)
system.mem_ctrls06_1.totalIdleTime       1442920261650                       # Total Idle time Per DRAM Rank
system.mem_ctrls06_1.writeEnergy            529125300                       # Energy for write commands per rank (pJ)
system.mem_ctrls07.avgBusLat                  5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls07.avgGap                  2331197.10                       # Average gap between requests
system.mem_ctrls07.avgMemAccLat             128591.23                       # Average memory access latency per DRAM burst
system.mem_ctrls07.avgPriority_.ruby.dir_cntrl7::samples    655831.00                       # Average QoS priority value for accepted requests
system.mem_ctrls07.avgQLat                  109841.23                       # Average queueing delay per DRAM burst
system.mem_ctrls07.avgRdBW                      19.00                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls07.avgRdBWSys                   19.01                       # Average system read bandwidth in MiByte/s
system.mem_ctrls07.avgRdQLen                     1.01                       # Average read queue length when enqueuing
system.mem_ctrls07.avgWrBW                       8.44                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls07.avgWrBWSys                    8.44                       # Average system write bandwidth in MiByte/s
system.mem_ctrls07.avgWrQLen                    24.65                       # Average write queue length when enqueuing
system.mem_ctrls07.busUtil                       0.21                       # Data bus utilization in percentage
system.mem_ctrls07.busUtilRead                   0.15                       # Data bus utilization in percentage for reads
system.mem_ctrls07.busUtilWrite                  0.07                       # Data bus utilization in percentage for writes
system.mem_ctrls07.bw_read::.ruby.dir_cntrl7     19009284                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls07.bw_read::total            19009284                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls07.bw_total::.ruby.dir_cntrl7     27453706                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls07.bw_total::total           27453706                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls07.bw_write::.ruby.dir_cntrl7      8444422                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls07.bw_write::total            8444422                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls07.bytesPerActivate::samples       369961                       # Bytes accessed per row activation
system.mem_ctrls07.bytesPerActivate::mean   113.453688                       # Bytes accessed per row activation
system.mem_ctrls07.bytesPerActivate::gmean    86.996066                       # Bytes accessed per row activation
system.mem_ctrls07.bytesPerActivate::stdev   124.531987                       # Bytes accessed per row activation
system.mem_ctrls07.bytesPerActivate::0-127       280637     75.86%     75.86% # Bytes accessed per row activation
system.mem_ctrls07.bytesPerActivate::128-255        51657     13.96%     89.82% # Bytes accessed per row activation
system.mem_ctrls07.bytesPerActivate::256-383        16358      4.42%     94.24% # Bytes accessed per row activation
system.mem_ctrls07.bytesPerActivate::384-511        12355      3.34%     97.58% # Bytes accessed per row activation
system.mem_ctrls07.bytesPerActivate::512-639         3087      0.83%     98.41% # Bytes accessed per row activation
system.mem_ctrls07.bytesPerActivate::640-767         2208      0.60%     99.01% # Bytes accessed per row activation
system.mem_ctrls07.bytesPerActivate::768-895         1788      0.48%     99.49% # Bytes accessed per row activation
system.mem_ctrls07.bytesPerActivate::896-1023         1387      0.37%     99.87% # Bytes accessed per row activation
system.mem_ctrls07.bytesPerActivate::1024-1151          484      0.13%    100.00% # Bytes accessed per row activation
system.mem_ctrls07.bytesPerActivate::total       369961                       # Bytes accessed per row activation
system.mem_ctrls07.bytesReadDRAM             29060544                       # Total number of bytes read from DRAM
system.mem_ctrls07.bytesReadSys              29067712                       # Total read bytes from the system interface side
system.mem_ctrls07.bytesReadWrQ                  7168                       # Total number of bytes read from write queue
system.mem_ctrls07.bytesWritten              12913024                       # Total number of bytes written to DRAM
system.mem_ctrls07.bytesWrittenSys           12912640                       # Total written bytes from the system interface side
system.mem_ctrls07.bytes_read::.ruby.dir_cntrl7     29067712                       # Number of bytes read from this memory
system.mem_ctrls07.bytes_read::total         29067712                       # Number of bytes read from this memory
system.mem_ctrls07.bytes_written::.ruby.dir_cntrl7     12912640                       # Number of bytes written to this memory
system.mem_ctrls07.bytes_written::total      12912640                       # Number of bytes written to this memory
system.mem_ctrls07.masterReadAccesses::.ruby.dir_cntrl7       454183                       # Per-master read serviced memory accesses
system.mem_ctrls07.masterReadAvgLat::.ruby.dir_cntrl7    128559.52                       # Per-master read average memory access latency
system.mem_ctrls07.masterReadBytes::.ruby.dir_cntrl7     29060544                       # Per-master bytes read from memory
system.mem_ctrls07.masterReadRate::.ruby.dir_cntrl7 19004595.927076887339                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls07.masterReadTotalLat::.ruby.dir_cntrl7  58389548101                       # Per-master read total memory access latency
system.mem_ctrls07.masterWriteAccesses::.ruby.dir_cntrl7       201760                       # Per-master write serviced memory accesses
system.mem_ctrls07.masterWriteAvgLat::.ruby.dir_cntrl7 179998236.33                       # Per-master write average memory access latency
system.mem_ctrls07.masterWriteBytes::.ruby.dir_cntrl7     12913024                       # Per-master bytes write to memory
system.mem_ctrls07.masterWriteRate::.ruby.dir_cntrl7 8444673.414119366556                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls07.masterWriteTotalLat::.ruby.dir_cntrl7 36316444162767                       # Per-master write total memory access latency
system.mem_ctrls07.mergedWrBursts                   0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls07.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls07.numRdRetry                       0                       # Number of times read queue was full causing retry
system.mem_ctrls07.numReadWriteTurnArounds        11407                       # Number of turnarounds from READ to WRITE
system.mem_ctrls07.numStayReadState           1344195                       # Number of times bus staying in READ state
system.mem_ctrls07.numStayWriteState           198920                       # Number of times bus staying in WRITE state
system.mem_ctrls07.numWrRetry                       0                       # Number of times write queue was full causing retry
system.mem_ctrls07.numWriteReadTurnArounds        11407                       # Number of turnarounds from WRITE to READ
system.mem_ctrls07.num_reads::.ruby.dir_cntrl7       454183                       # Number of read requests responded to by this memory
system.mem_ctrls07.num_reads::total            454183                       # Number of read requests responded to by this memory
system.mem_ctrls07.num_writes::.ruby.dir_cntrl7       201760                       # Number of write requests responded to by this memory
system.mem_ctrls07.num_writes::total           201760                       # Number of write requests responded to by this memory
system.mem_ctrls07.pageHitRate                  43.59                       # Row buffer hit rate, read and write combined
system.mem_ctrls07.peakBW                    12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls07.perBankRdBursts::0           28627                       # Per bank write bursts
system.mem_ctrls07.perBankRdBursts::1           28415                       # Per bank write bursts
system.mem_ctrls07.perBankRdBursts::2           28652                       # Per bank write bursts
system.mem_ctrls07.perBankRdBursts::3           28621                       # Per bank write bursts
system.mem_ctrls07.perBankRdBursts::4           28317                       # Per bank write bursts
system.mem_ctrls07.perBankRdBursts::5           28231                       # Per bank write bursts
system.mem_ctrls07.perBankRdBursts::6           28313                       # Per bank write bursts
system.mem_ctrls07.perBankRdBursts::7           28187                       # Per bank write bursts
system.mem_ctrls07.perBankRdBursts::8           28175                       # Per bank write bursts
system.mem_ctrls07.perBankRdBursts::9           28359                       # Per bank write bursts
system.mem_ctrls07.perBankRdBursts::10          28118                       # Per bank write bursts
system.mem_ctrls07.perBankRdBursts::11          28378                       # Per bank write bursts
system.mem_ctrls07.perBankRdBursts::12          28148                       # Per bank write bursts
system.mem_ctrls07.perBankRdBursts::13          28632                       # Per bank write bursts
system.mem_ctrls07.perBankRdBursts::14          28445                       # Per bank write bursts
system.mem_ctrls07.perBankRdBursts::15          28453                       # Per bank write bursts
system.mem_ctrls07.perBankWrBursts::0           12603                       # Per bank write bursts
system.mem_ctrls07.perBankWrBursts::1           12539                       # Per bank write bursts
system.mem_ctrls07.perBankWrBursts::2           12615                       # Per bank write bursts
system.mem_ctrls07.perBankWrBursts::3           12648                       # Per bank write bursts
system.mem_ctrls07.perBankWrBursts::4           12484                       # Per bank write bursts
system.mem_ctrls07.perBankWrBursts::5           12462                       # Per bank write bursts
system.mem_ctrls07.perBankWrBursts::6           12544                       # Per bank write bursts
system.mem_ctrls07.perBankWrBursts::7           12519                       # Per bank write bursts
system.mem_ctrls07.perBankWrBursts::8           12472                       # Per bank write bursts
system.mem_ctrls07.perBankWrBursts::9           12568                       # Per bank write bursts
system.mem_ctrls07.perBankWrBursts::10          12716                       # Per bank write bursts
system.mem_ctrls07.perBankWrBursts::11          12783                       # Per bank write bursts
system.mem_ctrls07.perBankWrBursts::12          12716                       # Per bank write bursts
system.mem_ctrls07.perBankWrBursts::13          12777                       # Per bank write bursts
system.mem_ctrls07.perBankWrBursts::14          12691                       # Per bank write bursts
system.mem_ctrls07.perBankWrBursts::15          12629                       # Per bank write bursts
system.mem_ctrls07.priorityMaxLatency    0.105486826786                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls07.priorityMinLatency    0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls07.pwrStateResidencyTicks::UNDEFINED 2842160590737                       # Cumulative time (in ticks) in various power states
system.mem_ctrls07.rdPerTurnAround::samples        11407                       # Reads before turning the bus around for writes
system.mem_ctrls07.rdPerTurnAround::mean    39.806347                       # Reads before turning the bus around for writes
system.mem_ctrls07.rdPerTurnAround::gmean    29.602943                       # Reads before turning the bus around for writes
system.mem_ctrls07.rdPerTurnAround::stdev   578.518758                       # Reads before turning the bus around for writes
system.mem_ctrls07.rdPerTurnAround::0-2047        11406     99.99%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls07.rdPerTurnAround::61440-63487            1      0.01%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls07.rdPerTurnAround::total        11407                       # Reads before turning the bus around for writes
system.mem_ctrls07.rdQLenPdf::0                418711                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::1                 32315                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::2                  2154                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::3                   477                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::4                   263                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::5                   124                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::6                    24                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::7                     3                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::8                     0                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::9                     0                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::10                    0                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::11                    0                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::12                    0                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::13                    0                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::14                    0                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::15                    0                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::16                    0                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::17                    0                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::18                    0                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::19                    0                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::20                    0                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::21                    0                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::22                    0                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::23                    0                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::24                    0                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::25                    0                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::26                    0                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::27                    0                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::28                    0                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::29                    0                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::30                    0                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::31                    0                       # What read queue length does an incoming req see
system.mem_ctrls07.readBursts                  454183                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls07.readPktSize::0                   0                       # Read request sizes (log2)
system.mem_ctrls07.readPktSize::1                   0                       # Read request sizes (log2)
system.mem_ctrls07.readPktSize::2                   0                       # Read request sizes (log2)
system.mem_ctrls07.readPktSize::3                   0                       # Read request sizes (log2)
system.mem_ctrls07.readPktSize::4                   0                       # Read request sizes (log2)
system.mem_ctrls07.readPktSize::5                   0                       # Read request sizes (log2)
system.mem_ctrls07.readPktSize::6              454183                       # Read request sizes (log2)
system.mem_ctrls07.readReqs                    454183                       # Number of read requests accepted
system.mem_ctrls07.readRowHitRate               38.90                       # Row buffer hit rate for reads
system.mem_ctrls07.readRowHits                 176622                       # Number of row buffer hits during reads
system.mem_ctrls07.servicedByWrQ                  112                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls07.totBusLat               2270355000                       # Total ticks spent in databus transfers
system.mem_ctrls07.totGap                1529132417253                       # Total gap between requests
system.mem_ctrls07.totMemAccLat           58389548101                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls07.totQLat                49875716851                       # Total ticks spent queuing
system.mem_ctrls07.wrPerTurnAround::samples        11407                       # Writes before turning the bus around for reads
system.mem_ctrls07.wrPerTurnAround::mean    17.687911                       # Writes before turning the bus around for reads
system.mem_ctrls07.wrPerTurnAround::gmean    17.666666                       # Writes before turning the bus around for reads
system.mem_ctrls07.wrPerTurnAround::stdev     0.854430                       # Writes before turning the bus around for reads
system.mem_ctrls07.wrPerTurnAround::16           2042     17.90%     17.90% # Writes before turning the bus around for reads
system.mem_ctrls07.wrPerTurnAround::17            139      1.22%     19.12% # Writes before turning the bus around for reads
system.mem_ctrls07.wrPerTurnAround::18           8701     76.28%     95.40% # Writes before turning the bus around for reads
system.mem_ctrls07.wrPerTurnAround::19            445      3.90%     99.30% # Writes before turning the bus around for reads
system.mem_ctrls07.wrPerTurnAround::20             46      0.40%     99.70% # Writes before turning the bus around for reads
system.mem_ctrls07.wrPerTurnAround::21             19      0.17%     99.87% # Writes before turning the bus around for reads
system.mem_ctrls07.wrPerTurnAround::22             10      0.09%     99.96% # Writes before turning the bus around for reads
system.mem_ctrls07.wrPerTurnAround::23              2      0.02%     99.97% # Writes before turning the bus around for reads
system.mem_ctrls07.wrPerTurnAround::24              2      0.02%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls07.wrPerTurnAround::25              1      0.01%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls07.wrPerTurnAround::total        11407                       # Writes before turning the bus around for reads
system.mem_ctrls07.wrQLenPdf::0                     0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::1                     0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::2                     0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::3                     0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::4                     0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::5                     0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::6                     0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::7                     0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::8                     0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::9                     0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::10                    0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::11                    0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::12                    0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::13                    0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::14                    0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::15                 9191                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::16                 9384                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::17                11176                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::18                11353                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::19                11421                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::20                11448                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::21                11475                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::22                11513                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::23                11501                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::24                11507                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::25                11500                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::26                11505                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::27                11497                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::28                11476                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::29                11455                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::30                11452                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::31                11433                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::32                11420                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::33                   41                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::34                    5                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::35                    3                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::36                    2                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::37                    1                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::38                    1                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::39                    0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::40                    0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::41                    0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::42                    0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::43                    0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::44                    0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::45                    0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::46                    0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::47                    0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::48                    0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::49                    0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::50                    0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::51                    0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::52                    0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::53                    0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::54                    0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::55                    0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::56                    0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::57                    0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::58                    0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::59                    0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::60                    0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::61                    0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::62                    0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::63                    0                       # What write queue length does an incoming req see
system.mem_ctrls07.writeBursts                 201760                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls07.writePktSize::0                  0                       # Write request sizes (log2)
system.mem_ctrls07.writePktSize::1                  0                       # Write request sizes (log2)
system.mem_ctrls07.writePktSize::2                  0                       # Write request sizes (log2)
system.mem_ctrls07.writePktSize::3                  0                       # Write request sizes (log2)
system.mem_ctrls07.writePktSize::4                  0                       # Write request sizes (log2)
system.mem_ctrls07.writePktSize::5                  0                       # Write request sizes (log2)
system.mem_ctrls07.writePktSize::6             201760                       # Write request sizes (log2)
system.mem_ctrls07.writeReqs                   201760                       # Number of write requests accepted
system.mem_ctrls07.writeRowHitRate              54.15                       # Row buffer hit rate for writes
system.mem_ctrls07.writeRowHits                109254                       # Number of row buffer hits during writes
system.mem_ctrls07_0.actBackEnergy        32216867970                       # Energy for active background per rank (pJ)
system.mem_ctrls07_0.actEnergy             1319857560                       # Energy for activate commands per rank (pJ)
system.mem_ctrls07_0.actPowerDownEnergy  229543100580                       # Energy for active power-down per rank (pJ)
system.mem_ctrls07_0.averagePower          427.343839                       # Core power per rank (mW)
system.mem_ctrls07_0.memoryStateTime::IDLE  11945002065                       # Time in different power states
system.mem_ctrls07_0.memoryStateTime::REF  32416020000                       # Time in different power states
system.mem_ctrls07_0.memoryStateTime::SREF 546923573038                       # Time in different power states
system.mem_ctrls07_0.memoryStateTime::PRE_PDN 392868640658                       # Time in different power states
system.mem_ctrls07_0.memoryStateTime::ACT  41596314858                       # Time in different power states
system.mem_ctrls07_0.memoryStateTime::ACT_PDN 503383217296                       # Time in different power states
system.mem_ctrls07_0.preBackEnergy         5850579360                       # Energy for precharge background per rank (pJ)
system.mem_ctrls07_0.preEnergy              701517135                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls07_0.prePowerDownEnergy  150861555360                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls07_0.readEnergy            1623378960                       # Energy for read commands per rank (pJ)
system.mem_ctrls07_0.refreshEnergy       76631471280.000015                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls07_0.selfRefreshEnergy   154161553980                       # Energy for self refresh per rank (pJ)
system.mem_ctrls07_0.totalEnergy         653465324475                       # Total energy per rank (pJ)
system.mem_ctrls07_0.totalIdleTime       1443030974487                       # Total Idle time Per DRAM Rank
system.mem_ctrls07_0.writeEnergy            524161080                       # Energy for write commands per rank (pJ)
system.mem_ctrls07_1.actBackEnergy        32347086750                       # Energy for active background per rank (pJ)
system.mem_ctrls07_1.actEnergy             1321671120                       # Energy for activate commands per rank (pJ)
system.mem_ctrls07_1.actPowerDownEnergy  229037396580                       # Energy for active power-down per rank (pJ)
system.mem_ctrls07_1.averagePower          427.144143                       # Core power per rank (mW)
system.mem_ctrls07_1.memoryStateTime::IDLE  11953707987                       # Time in different power states
system.mem_ctrls07_1.memoryStateTime::REF  32379880000                       # Time in different power states
system.mem_ctrls07_1.memoryStateTime::SREF 548020552358                       # Time in different power states
system.mem_ctrls07_1.memoryStateTime::PRE_PDN 392610526262                       # Time in different power states
system.mem_ctrls07_1.memoryStateTime::ACT  41895118023                       # Time in different power states
system.mem_ctrls07_1.memoryStateTime::ACT_PDN 502275699522                       # Time in different power states
system.mem_ctrls07_1.preBackEnergy         5846122080                       # Energy for precharge background per rank (pJ)
system.mem_ctrls07_1.preEnergy              702484860                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls07_1.prePowerDownEnergy  150765188640                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls07_1.readEnergy            1618695120                       # Energy for read commands per rank (pJ)
system.mem_ctrls07_1.refreshEnergy       76546036320.000015                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls07_1.selfRefreshEnergy   154415250000                       # Energy for self refresh per rank (pJ)
system.mem_ctrls07_1.totalEnergy         653159963070                       # Total energy per rank (pJ)
system.mem_ctrls07_1.totalIdleTime       1442793494380                       # Total Idle time Per DRAM Rank
system.mem_ctrls07_1.writeEnergy            529057440                       # Energy for write commands per rank (pJ)
system.mem_ctrls08.avgBusLat                  5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls08.avgGap                  2331336.61                       # Average gap between requests
system.mem_ctrls08.avgMemAccLat             128968.96                       # Average memory access latency per DRAM burst
system.mem_ctrls08.avgPriority_.ruby.dir_cntrl8::samples    655799.00                       # Average QoS priority value for accepted requests
system.mem_ctrls08.avgQLat                  110218.96                       # Average queueing delay per DRAM burst
system.mem_ctrls08.avgRdBW                      19.00                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls08.avgRdBWSys                   19.01                       # Average system read bandwidth in MiByte/s
system.mem_ctrls08.avgRdQLen                     1.01                       # Average read queue length when enqueuing
system.mem_ctrls08.avgWrBW                       8.44                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls08.avgWrBWSys                    8.44                       # Average system write bandwidth in MiByte/s
system.mem_ctrls08.avgWrQLen                    24.55                       # Average write queue length when enqueuing
system.mem_ctrls08.busUtil                       0.21                       # Data bus utilization in percentage
system.mem_ctrls08.busUtilRead                   0.15                       # Data bus utilization in percentage for reads
system.mem_ctrls08.busUtilWrite                  0.07                       # Data bus utilization in percentage for writes
system.mem_ctrls08.bw_read::.ruby.dir_cntrl8     19007902                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls08.bw_read::total            19007902                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls08.bw_total::.ruby.dir_cntrl8     27452115                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls08.bw_total::total           27452115                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls08.bw_write::.ruby.dir_cntrl8      8444213                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls08.bw_write::total            8444213                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls08.bytesPerActivate::samples       369835                       # Bytes accessed per row activation
system.mem_ctrls08.bytesPerActivate::mean   113.484381                       # Bytes accessed per row activation
system.mem_ctrls08.bytesPerActivate::gmean    87.038055                       # Bytes accessed per row activation
system.mem_ctrls08.bytesPerActivate::stdev   124.541597                       # Bytes accessed per row activation
system.mem_ctrls08.bytesPerActivate::0-127       280222     75.77%     75.77% # Bytes accessed per row activation
system.mem_ctrls08.bytesPerActivate::128-255        51928     14.04%     89.81% # Bytes accessed per row activation
system.mem_ctrls08.bytesPerActivate::256-383        16419      4.44%     94.25% # Bytes accessed per row activation
system.mem_ctrls08.bytesPerActivate::384-511        12334      3.34%     97.58% # Bytes accessed per row activation
system.mem_ctrls08.bytesPerActivate::512-639         3053      0.83%     98.41% # Bytes accessed per row activation
system.mem_ctrls08.bytesPerActivate::640-767         2188      0.59%     99.00% # Bytes accessed per row activation
system.mem_ctrls08.bytesPerActivate::768-895         1767      0.48%     99.48% # Bytes accessed per row activation
system.mem_ctrls08.bytesPerActivate::896-1023         1440      0.39%     99.87% # Bytes accessed per row activation
system.mem_ctrls08.bytesPerActivate::1024-1151          484      0.13%    100.00% # Bytes accessed per row activation
system.mem_ctrls08.bytesPerActivate::total       369835                       # Bytes accessed per row activation
system.mem_ctrls08.bytesReadDRAM             29058816                       # Total number of bytes read from DRAM
system.mem_ctrls08.bytesReadSys              29065600                       # Total read bytes from the system interface side
system.mem_ctrls08.bytesReadWrQ                  6784                       # Total number of bytes read from write queue
system.mem_ctrls08.bytesWritten              12912832                       # Total number of bytes written to DRAM
system.mem_ctrls08.bytesWrittenSys           12912320                       # Total written bytes from the system interface side
system.mem_ctrls08.bytes_read::.ruby.dir_cntrl8     29065600                       # Number of bytes read from this memory
system.mem_ctrls08.bytes_read::total         29065600                       # Number of bytes read from this memory
system.mem_ctrls08.bytes_written::.ruby.dir_cntrl8     12912320                       # Number of bytes written to this memory
system.mem_ctrls08.bytes_written::total      12912320                       # Number of bytes written to this memory
system.mem_ctrls08.masterReadAccesses::.ruby.dir_cntrl8       454150                       # Per-master read serviced memory accesses
system.mem_ctrls08.masterReadAvgLat::.ruby.dir_cntrl8    128938.86                       # Per-master read average memory access latency
system.mem_ctrls08.masterReadBytes::.ruby.dir_cntrl8     29058816                       # Per-master bytes read from memory
system.mem_ctrls08.masterReadRate::.ruby.dir_cntrl8 19003465.874529968947                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls08.masterReadTotalLat::.ruby.dir_cntrl8  58557584048                       # Per-master read total memory access latency
system.mem_ctrls08.masterWriteAccesses::.ruby.dir_cntrl8       201755                       # Per-master write serviced memory accesses
system.mem_ctrls08.masterWriteAvgLat::.ruby.dir_cntrl8 179117920.07                       # Per-master write average memory access latency
system.mem_ctrls08.masterWriteBytes::.ruby.dir_cntrl8     12912832                       # Per-master bytes write to memory
system.mem_ctrls08.masterWriteRate::.ruby.dir_cntrl8 8444547.852725265548                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls08.masterWriteTotalLat::.ruby.dir_cntrl8 36137935963436                       # Per-master write total memory access latency
system.mem_ctrls08.mergedWrBursts                   0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls08.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls08.numRdRetry                       0                       # Number of times read queue was full causing retry
system.mem_ctrls08.numReadWriteTurnArounds        11328                       # Number of turnarounds from READ to WRITE
system.mem_ctrls08.numStayReadState           1345200                       # Number of times bus staying in READ state
system.mem_ctrls08.numStayWriteState           198260                       # Number of times bus staying in WRITE state
system.mem_ctrls08.numWrRetry                       0                       # Number of times write queue was full causing retry
system.mem_ctrls08.numWriteReadTurnArounds        11328                       # Number of turnarounds from WRITE to READ
system.mem_ctrls08.num_reads::.ruby.dir_cntrl8       454150                       # Number of read requests responded to by this memory
system.mem_ctrls08.num_reads::total            454150                       # Number of read requests responded to by this memory
system.mem_ctrls08.num_writes::.ruby.dir_cntrl8       201755                       # Number of write requests responded to by this memory
system.mem_ctrls08.num_writes::total           201755                       # Number of write requests responded to by this memory
system.mem_ctrls08.pageHitRate                  43.61                       # Row buffer hit rate, read and write combined
system.mem_ctrls08.peakBW                    12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls08.perBankRdBursts::0           28761                       # Per bank write bursts
system.mem_ctrls08.perBankRdBursts::1           28526                       # Per bank write bursts
system.mem_ctrls08.perBankRdBursts::2           28540                       # Per bank write bursts
system.mem_ctrls08.perBankRdBursts::3           28546                       # Per bank write bursts
system.mem_ctrls08.perBankRdBursts::4           28474                       # Per bank write bursts
system.mem_ctrls08.perBankRdBursts::5           28278                       # Per bank write bursts
system.mem_ctrls08.perBankRdBursts::6           28216                       # Per bank write bursts
system.mem_ctrls08.perBankRdBursts::7           28136                       # Per bank write bursts
system.mem_ctrls08.perBankRdBursts::8           28175                       # Per bank write bursts
system.mem_ctrls08.perBankRdBursts::9           28453                       # Per bank write bursts
system.mem_ctrls08.perBankRdBursts::10          28050                       # Per bank write bursts
system.mem_ctrls08.perBankRdBursts::11          28310                       # Per bank write bursts
system.mem_ctrls08.perBankRdBursts::12          28148                       # Per bank write bursts
system.mem_ctrls08.perBankRdBursts::13          28676                       # Per bank write bursts
system.mem_ctrls08.perBankRdBursts::14          28380                       # Per bank write bursts
system.mem_ctrls08.perBankRdBursts::15          28375                       # Per bank write bursts
system.mem_ctrls08.perBankWrBursts::0           12656                       # Per bank write bursts
system.mem_ctrls08.perBankWrBursts::1           12597                       # Per bank write bursts
system.mem_ctrls08.perBankWrBursts::2           12556                       # Per bank write bursts
system.mem_ctrls08.perBankWrBursts::3           12630                       # Per bank write bursts
system.mem_ctrls08.perBankWrBursts::4           12557                       # Per bank write bursts
system.mem_ctrls08.perBankWrBursts::5           12494                       # Per bank write bursts
system.mem_ctrls08.perBankWrBursts::6           12488                       # Per bank write bursts
system.mem_ctrls08.perBankWrBursts::7           12497                       # Per bank write bursts
system.mem_ctrls08.perBankWrBursts::8           12476                       # Per bank write bursts
system.mem_ctrls08.perBankWrBursts::9           12613                       # Per bank write bursts
system.mem_ctrls08.perBankWrBursts::10          12675                       # Per bank write bursts
system.mem_ctrls08.perBankWrBursts::11          12735                       # Per bank write bursts
system.mem_ctrls08.perBankWrBursts::12          12703                       # Per bank write bursts
system.mem_ctrls08.perBankWrBursts::13          12789                       # Per bank write bursts
system.mem_ctrls08.perBankWrBursts::14          12686                       # Per bank write bursts
system.mem_ctrls08.perBankWrBursts::15          12611                       # Per bank write bursts
system.mem_ctrls08.priorityMaxLatency    0.103256017474                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls08.priorityMinLatency    0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls08.pwrStateResidencyTicks::UNDEFINED 2842160590737                       # Cumulative time (in ticks) in various power states
system.mem_ctrls08.rdPerTurnAround::samples        11328                       # Reads before turning the bus around for writes
system.mem_ctrls08.rdPerTurnAround::mean    40.082451                       # Reads before turning the bus around for writes
system.mem_ctrls08.rdPerTurnAround::gmean    29.935336                       # Reads before turning the bus around for writes
system.mem_ctrls08.rdPerTurnAround::stdev   578.436447                       # Reads before turning the bus around for writes
system.mem_ctrls08.rdPerTurnAround::0-2047        11327     99.99%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls08.rdPerTurnAround::61440-63487            1      0.01%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls08.rdPerTurnAround::total        11328                       # Reads before turning the bus around for writes
system.mem_ctrls08.rdQLenPdf::0                418234                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::1                 32200                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::2                  2349                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::3                   711                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::4                   423                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::5                    82                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::6                    33                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::7                     9                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::8                     3                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::9                     0                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::10                    0                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::11                    0                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::12                    0                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::13                    0                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::14                    0                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::15                    0                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::16                    0                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::17                    0                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::18                    0                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::19                    0                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::20                    0                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::21                    0                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::22                    0                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::23                    0                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::24                    0                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::25                    0                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::26                    0                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::27                    0                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::28                    0                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::29                    0                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::30                    0                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::31                    0                       # What read queue length does an incoming req see
system.mem_ctrls08.readBursts                  454150                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls08.readPktSize::0                   0                       # Read request sizes (log2)
system.mem_ctrls08.readPktSize::1                   0                       # Read request sizes (log2)
system.mem_ctrls08.readPktSize::2                   0                       # Read request sizes (log2)
system.mem_ctrls08.readPktSize::3                   0                       # Read request sizes (log2)
system.mem_ctrls08.readPktSize::4                   0                       # Read request sizes (log2)
system.mem_ctrls08.readPktSize::5                   0                       # Read request sizes (log2)
system.mem_ctrls08.readPktSize::6              454150                       # Read request sizes (log2)
system.mem_ctrls08.readReqs                    454150                       # Number of read requests accepted
system.mem_ctrls08.readRowHitRate               38.88                       # Row buffer hit rate for reads
system.mem_ctrls08.readRowHits                 176555                       # Number of row buffer hits during reads
system.mem_ctrls08.servicedByWrQ                  106                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls08.totBusLat               2270220000                       # Total ticks spent in databus transfers
system.mem_ctrls08.totGap                1529135338662                       # Total gap between requests
system.mem_ctrls08.totMemAccLat           58557584048                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls08.totQLat                50044259048                       # Total ticks spent queuing
system.mem_ctrls08.wrPerTurnAround::samples        11328                       # Writes before turning the bus around for reads
system.mem_ctrls08.wrPerTurnAround::mean    17.810999                       # Writes before turning the bus around for reads
system.mem_ctrls08.wrPerTurnAround::gmean    17.795966                       # Writes before turning the bus around for reads
system.mem_ctrls08.wrPerTurnAround::stdev     0.715969                       # Writes before turning the bus around for reads
system.mem_ctrls08.wrPerTurnAround::16           1329     11.73%     11.73% # Writes before turning the bus around for reads
system.mem_ctrls08.wrPerTurnAround::17            116      1.02%     12.76% # Writes before turning the bus around for reads
system.mem_ctrls08.wrPerTurnAround::18           9312     82.20%     94.96% # Writes before turning the bus around for reads
system.mem_ctrls08.wrPerTurnAround::19            519      4.58%     99.54% # Writes before turning the bus around for reads
system.mem_ctrls08.wrPerTurnAround::20             43      0.38%     99.92% # Writes before turning the bus around for reads
system.mem_ctrls08.wrPerTurnAround::21              8      0.07%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls08.wrPerTurnAround::22              1      0.01%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls08.wrPerTurnAround::total        11328                       # Writes before turning the bus around for reads
system.mem_ctrls08.wrQLenPdf::0                     0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::1                     0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::2                     0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::3                     0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::4                     0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::5                     0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::6                     0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::7                     0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::8                     0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::9                     0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::10                    0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::11                    0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::12                    0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::13                    0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::14                    0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::15                 9856                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::16                10025                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::17                11170                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::18                11328                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::19                11368                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::20                11393                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::21                11395                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::22                11401                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::23                11409                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::24                11391                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::25                11404                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::26                11383                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::27                11371                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::28                11367                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::29                11367                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::30                11372                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::31                11357                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::32                11339                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::33                   39                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::34                   11                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::35                    4                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::36                    2                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::37                    2                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::38                    1                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::39                    0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::40                    0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::41                    0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::42                    0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::43                    0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::44                    0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::45                    0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::46                    0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::47                    0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::48                    0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::49                    0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::50                    0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::51                    0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::52                    0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::53                    0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::54                    0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::55                    0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::56                    0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::57                    0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::58                    0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::59                    0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::60                    0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::61                    0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::62                    0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::63                    0                       # What write queue length does an incoming req see
system.mem_ctrls08.writeBursts                 201755                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls08.writePktSize::0                  0                       # Write request sizes (log2)
system.mem_ctrls08.writePktSize::1                  0                       # Write request sizes (log2)
system.mem_ctrls08.writePktSize::2                  0                       # Write request sizes (log2)
system.mem_ctrls08.writePktSize::3                  0                       # Write request sizes (log2)
system.mem_ctrls08.writePktSize::4                  0                       # Write request sizes (log2)
system.mem_ctrls08.writePktSize::5                  0                       # Write request sizes (log2)
system.mem_ctrls08.writePktSize::6             201755                       # Write request sizes (log2)
system.mem_ctrls08.writeReqs                   201755                       # Number of write requests accepted
system.mem_ctrls08.writeRowHitRate              54.23                       # Row buffer hit rate for writes
system.mem_ctrls08.writeRowHits                109411                       # Number of row buffer hits during writes
system.mem_ctrls08_0.actBackEnergy        31909733730                       # Energy for active background per rank (pJ)
system.mem_ctrls08_0.actEnergy             1319921820                       # Energy for activate commands per rank (pJ)
system.mem_ctrls08_0.actPowerDownEnergy  230038430010                       # Energy for active power-down per rank (pJ)
system.mem_ctrls08_0.averagePower          427.486886                       # Core power per rank (mW)
system.mem_ctrls08_0.memoryStateTime::IDLE  11952330639                       # Time in different power states
system.mem_ctrls08_0.memoryStateTime::REF  32435520000                       # Time in different power states
system.mem_ctrls08_0.memoryStateTime::SREF 546517364439                       # Time in different power states
system.mem_ctrls08_0.memoryStateTime::PRE_PDN 393025394739                       # Time in different power states
system.mem_ctrls08_0.memoryStateTime::ACT  40905783464                       # Time in different power states
system.mem_ctrls08_0.memoryStateTime::ACT_PDN 504469605563                       # Time in different power states
system.mem_ctrls08_0.preBackEnergy         5857761600                       # Energy for precharge background per rank (pJ)
system.mem_ctrls08_0.preEnergy              701543700                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls08_0.prePowerDownEnergy  150924644160                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls08_0.readEnergy            1624185780                       # Energy for read commands per rank (pJ)
system.mem_ctrls08_0.refreshEnergy       76677569280.000015                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls08_0.selfRefreshEnergy   154078525380                       # Energy for self refresh per rank (pJ)
system.mem_ctrls08_0.totalEnergy         653684061720                       # Total energy per rank (pJ)
system.mem_ctrls08_0.totalIdleTime       1444010487940                       # Total Idle time Per DRAM Rank
system.mem_ctrls08_0.writeEnergy            524479500                       # Energy for write commands per rank (pJ)
system.mem_ctrls08_1.actBackEnergy        31965866760                       # Energy for active background per rank (pJ)
system.mem_ctrls08_1.actEnergy             1320750060                       # Energy for activate commands per rank (pJ)
system.mem_ctrls08_1.actPowerDownEnergy  229924692210                       # Energy for active power-down per rank (pJ)
system.mem_ctrls08_1.averagePower          427.399626                       # Core power per rank (mW)
system.mem_ctrls08_1.memoryStateTime::IDLE  11987253100                       # Time in different power states
system.mem_ctrls08_1.memoryStateTime::REF  32412380000                       # Time in different power states
system.mem_ctrls08_1.memoryStateTime::SREF 547000923986                       # Time in different power states
system.mem_ctrls08_1.memoryStateTime::PRE_PDN 392495504487                       # Time in different power states
system.mem_ctrls08_1.memoryStateTime::ACT  41019756280                       # Time in different power states
system.mem_ctrls08_1.memoryStateTime::ACT_PDN 504220600190                       # Time in different power states
system.mem_ctrls08_1.preBackEnergy         5856865440                       # Energy for precharge background per rank (pJ)
system.mem_ctrls08_1.preEnergy              701980125                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls08_1.prePowerDownEnergy  150719347680                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls08_1.readEnergy            1617695520                       # Energy for read commands per rank (pJ)
system.mem_ctrls08_1.refreshEnergy       76622866320.000015                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls08_1.selfRefreshEnergy   154262148180                       # Energy for self refresh per rank (pJ)
system.mem_ctrls08_1.totalEnergy         653550630225                       # Total energy per rank (pJ)
system.mem_ctrls08_1.totalIdleTime       1443605051538                       # Total Idle time Per DRAM Rank
system.mem_ctrls08_1.writeEnergy            528723360                       # Energy for write commands per rank (pJ)
system.mem_ctrls09.avgBusLat                  5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls09.avgGap                  2330738.51                       # Average gap between requests
system.mem_ctrls09.avgMemAccLat             128823.18                       # Average memory access latency per DRAM burst
system.mem_ctrls09.avgPriority_.ruby.dir_cntrl9::samples    655963.00                       # Average QoS priority value for accepted requests
system.mem_ctrls09.avgQLat                  110073.18                       # Average queueing delay per DRAM burst
system.mem_ctrls09.avgRdBW                      19.01                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls09.avgRdBWSys                   19.01                       # Average system read bandwidth in MiByte/s
system.mem_ctrls09.avgRdQLen                     1.01                       # Average read queue length when enqueuing
system.mem_ctrls09.avgWrBW                       8.45                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls09.avgWrBWSys                    8.45                       # Average system write bandwidth in MiByte/s
system.mem_ctrls09.avgWrQLen                    24.41                       # Average write queue length when enqueuing
system.mem_ctrls09.busUtil                       0.21                       # Data bus utilization in percentage
system.mem_ctrls09.busUtilRead                   0.15                       # Data bus utilization in percentage for reads
system.mem_ctrls09.busUtilWrite                  0.07                       # Data bus utilization in percentage for writes
system.mem_ctrls09.bw_read::.ruby.dir_cntrl9     19010958                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls09.bw_read::total            19010958                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls09.bw_total::.ruby.dir_cntrl9     27459063                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls09.bw_total::total           27459063                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls09.bw_write::.ruby.dir_cntrl9      8448105                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls09.bw_write::total            8448105                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls09.bytesPerActivate::samples       370110                       # Bytes accessed per row activation
system.mem_ctrls09.bytesPerActivate::mean   113.431185                       # Bytes accessed per row activation
system.mem_ctrls09.bytesPerActivate::gmean    87.008600                       # Bytes accessed per row activation
system.mem_ctrls09.bytesPerActivate::stdev   124.405416                       # Bytes accessed per row activation
system.mem_ctrls09.bytesPerActivate::0-127       280622     75.82%     75.82% # Bytes accessed per row activation
system.mem_ctrls09.bytesPerActivate::128-255        51720     13.97%     89.80% # Bytes accessed per row activation
system.mem_ctrls09.bytesPerActivate::256-383        16560      4.47%     94.27% # Bytes accessed per row activation
system.mem_ctrls09.bytesPerActivate::384-511        12243      3.31%     97.58% # Bytes accessed per row activation
system.mem_ctrls09.bytesPerActivate::512-639         3190      0.86%     98.44% # Bytes accessed per row activation
system.mem_ctrls09.bytesPerActivate::640-767         2084      0.56%     99.00% # Bytes accessed per row activation
system.mem_ctrls09.bytesPerActivate::768-895         1798      0.49%     99.49% # Bytes accessed per row activation
system.mem_ctrls09.bytesPerActivate::896-1023         1417      0.38%     99.87% # Bytes accessed per row activation
system.mem_ctrls09.bytesPerActivate::1024-1151          476      0.13%    100.00% # Bytes accessed per row activation
system.mem_ctrls09.bytesPerActivate::total       370110                       # Bytes accessed per row activation
system.mem_ctrls09.bytesReadDRAM             29063424                       # Total number of bytes read from DRAM
system.mem_ctrls09.bytesReadSys              29070272                       # Total read bytes from the system interface side
system.mem_ctrls09.bytesReadWrQ                  6848                       # Total number of bytes read from write queue
system.mem_ctrls09.bytesWritten              12918528                       # Total number of bytes written to DRAM
system.mem_ctrls09.bytesWrittenSys           12918272                       # Total written bytes from the system interface side
system.mem_ctrls09.bytes_read::.ruby.dir_cntrl9     29070272                       # Number of bytes read from this memory
system.mem_ctrls09.bytes_read::total         29070272                       # Number of bytes read from this memory
system.mem_ctrls09.bytes_written::.ruby.dir_cntrl9     12918272                       # Number of bytes written to this memory
system.mem_ctrls09.bytes_written::total      12918272                       # Number of bytes written to this memory
system.mem_ctrls09.masterReadAccesses::.ruby.dir_cntrl9       454223                       # Per-master read serviced memory accesses
system.mem_ctrls09.masterReadAvgLat::.ruby.dir_cntrl9    128792.84                       # Per-master read average memory access latency
system.mem_ctrls09.masterReadBytes::.ruby.dir_cntrl9     29063424                       # Per-master bytes read from memory
system.mem_ctrls09.masterReadRate::.ruby.dir_cntrl9 19006479.347988415509                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls09.masterReadTotalLat::.ruby.dir_cntrl9  58500669012                       # Per-master read total memory access latency
system.mem_ctrls09.masterWriteAccesses::.ruby.dir_cntrl9       201848                       # Per-master write serviced memory accesses
system.mem_ctrls09.masterWriteAvgLat::.ruby.dir_cntrl9 178043553.98                       # Per-master write average memory access latency
system.mem_ctrls09.masterWriteBytes::.ruby.dir_cntrl9     12918528                       # Per-master bytes write to memory
system.mem_ctrls09.masterWriteRate::.ruby.dir_cntrl9 8448272.840750288218                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls09.masterWriteTotalLat::.ruby.dir_cntrl9 35937735283404                       # Per-master write total memory access latency
system.mem_ctrls09.mergedWrBursts                   1                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls09.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls09.numRdRetry                       0                       # Number of times read queue was full causing retry
system.mem_ctrls09.numReadWriteTurnArounds        11366                       # Number of turnarounds from READ to WRITE
system.mem_ctrls09.numStayReadState           1344727                       # Number of times bus staying in READ state
system.mem_ctrls09.numStayWriteState           198660                       # Number of times bus staying in WRITE state
system.mem_ctrls09.numWrRetry                       0                       # Number of times write queue was full causing retry
system.mem_ctrls09.numWriteReadTurnArounds        11366                       # Number of turnarounds from WRITE to READ
system.mem_ctrls09.num_reads::.ruby.dir_cntrl9       454223                       # Number of read requests responded to by this memory
system.mem_ctrls09.num_reads::total            454223                       # Number of read requests responded to by this memory
system.mem_ctrls09.num_writes::.ruby.dir_cntrl9       201848                       # Number of write requests responded to by this memory
system.mem_ctrls09.num_writes::total           201848                       # Number of write requests responded to by this memory
system.mem_ctrls09.pageHitRate                  43.58                       # Row buffer hit rate, read and write combined
system.mem_ctrls09.peakBW                    12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls09.perBankRdBursts::0           28682                       # Per bank write bursts
system.mem_ctrls09.perBankRdBursts::1           28542                       # Per bank write bursts
system.mem_ctrls09.perBankRdBursts::2           28612                       # Per bank write bursts
system.mem_ctrls09.perBankRdBursts::3           28540                       # Per bank write bursts
system.mem_ctrls09.perBankRdBursts::4           28392                       # Per bank write bursts
system.mem_ctrls09.perBankRdBursts::5           28261                       # Per bank write bursts
system.mem_ctrls09.perBankRdBursts::6           28281                       # Per bank write bursts
system.mem_ctrls09.perBankRdBursts::7           28147                       # Per bank write bursts
system.mem_ctrls09.perBankRdBursts::8           28199                       # Per bank write bursts
system.mem_ctrls09.perBankRdBursts::9           28403                       # Per bank write bursts
system.mem_ctrls09.perBankRdBursts::10          28093                       # Per bank write bursts
system.mem_ctrls09.perBankRdBursts::11          28338                       # Per bank write bursts
system.mem_ctrls09.perBankRdBursts::12          28195                       # Per bank write bursts
system.mem_ctrls09.perBankRdBursts::13          28666                       # Per bank write bursts
system.mem_ctrls09.perBankRdBursts::14          28386                       # Per bank write bursts
system.mem_ctrls09.perBankRdBursts::15          28379                       # Per bank write bursts
system.mem_ctrls09.perBankWrBursts::0           12620                       # Per bank write bursts
system.mem_ctrls09.perBankWrBursts::1           12606                       # Per bank write bursts
system.mem_ctrls09.perBankWrBursts::2           12603                       # Per bank write bursts
system.mem_ctrls09.perBankWrBursts::3           12622                       # Per bank write bursts
system.mem_ctrls09.perBankWrBursts::4           12521                       # Per bank write bursts
system.mem_ctrls09.perBankWrBursts::5           12476                       # Per bank write bursts
system.mem_ctrls09.perBankWrBursts::6           12519                       # Per bank write bursts
system.mem_ctrls09.perBankWrBursts::7           12500                       # Per bank write bursts
system.mem_ctrls09.perBankWrBursts::8           12483                       # Per bank write bursts
system.mem_ctrls09.perBankWrBursts::9           12607                       # Per bank write bursts
system.mem_ctrls09.perBankWrBursts::10          12683                       # Per bank write bursts
system.mem_ctrls09.perBankWrBursts::11          12764                       # Per bank write bursts
system.mem_ctrls09.perBankWrBursts::12          12726                       # Per bank write bursts
system.mem_ctrls09.perBankWrBursts::13          12825                       # Per bank write bursts
system.mem_ctrls09.perBankWrBursts::14          12688                       # Per bank write bursts
system.mem_ctrls09.perBankWrBursts::15          12609                       # Per bank write bursts
system.mem_ctrls09.priorityMaxLatency    0.097006273828                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls09.priorityMinLatency    0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls09.pwrStateResidencyTicks::UNDEFINED 2842160590737                       # Cumulative time (in ticks) in various power states
system.mem_ctrls09.rdPerTurnAround::samples        11366                       # Reads before turning the bus around for writes
system.mem_ctrls09.rdPerTurnAround::mean    39.953018                       # Reads before turning the bus around for writes
system.mem_ctrls09.rdPerTurnAround::gmean    29.770247                       # Reads before turning the bus around for writes
system.mem_ctrls09.rdPerTurnAround::stdev   579.142723                       # Reads before turning the bus around for writes
system.mem_ctrls09.rdPerTurnAround::0-2047        11365     99.99%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls09.rdPerTurnAround::61440-63487            1      0.01%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls09.rdPerTurnAround::total        11366                       # Reads before turning the bus around for writes
system.mem_ctrls09.rdQLenPdf::0                418032                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::1                 32369                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::2                  2165                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::3                   991                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::4                   453                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::5                    76                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::6                    26                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::7                     2                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::8                     1                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::9                     1                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::10                    0                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::11                    0                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::12                    0                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::13                    0                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::14                    0                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::15                    0                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::16                    0                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::17                    0                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::18                    0                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::19                    0                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::20                    0                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::21                    0                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::22                    0                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::23                    0                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::24                    0                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::25                    0                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::26                    0                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::27                    0                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::28                    0                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::29                    0                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::30                    0                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::31                    0                       # What read queue length does an incoming req see
system.mem_ctrls09.readBursts                  454223                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls09.readPktSize::0                   0                       # Read request sizes (log2)
system.mem_ctrls09.readPktSize::1                   0                       # Read request sizes (log2)
system.mem_ctrls09.readPktSize::2                   0                       # Read request sizes (log2)
system.mem_ctrls09.readPktSize::3                   0                       # Read request sizes (log2)
system.mem_ctrls09.readPktSize::4                   0                       # Read request sizes (log2)
system.mem_ctrls09.readPktSize::5                   0                       # Read request sizes (log2)
system.mem_ctrls09.readPktSize::6              454223                       # Read request sizes (log2)
system.mem_ctrls09.readReqs                    454223                       # Number of read requests accepted
system.mem_ctrls09.readRowHitRate               38.87                       # Row buffer hit rate for reads
system.mem_ctrls09.readRowHits                 176523                       # Number of row buffer hits during reads
system.mem_ctrls09.servicedByWrQ                  107                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls09.totBusLat               2270580000                       # Total ticks spent in databus transfers
system.mem_ctrls09.totGap                1529129942730                       # Total gap between requests
system.mem_ctrls09.totMemAccLat           58500669012                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls09.totQLat                49985994012                       # Total ticks spent queuing
system.mem_ctrls09.wrPerTurnAround::samples        11366                       # Writes before turning the bus around for reads
system.mem_ctrls09.wrPerTurnAround::mean    17.759282                       # Writes before turning the bus around for reads
system.mem_ctrls09.wrPerTurnAround::gmean    17.740403                       # Writes before turning the bus around for reads
system.mem_ctrls09.wrPerTurnAround::stdev     0.806997                       # Writes before turning the bus around for reads
system.mem_ctrls09.wrPerTurnAround::16           1672     14.71%     14.71% # Writes before turning the bus around for reads
system.mem_ctrls09.wrPerTurnAround::17            131      1.15%     15.86% # Writes before turning the bus around for reads
system.mem_ctrls09.wrPerTurnAround::18           8971     78.93%     94.79% # Writes before turning the bus around for reads
system.mem_ctrls09.wrPerTurnAround::19            501      4.41%     99.20% # Writes before turning the bus around for reads
system.mem_ctrls09.wrPerTurnAround::20             59      0.52%     99.72% # Writes before turning the bus around for reads
system.mem_ctrls09.wrPerTurnAround::21             21      0.18%     99.90% # Writes before turning the bus around for reads
system.mem_ctrls09.wrPerTurnAround::22              5      0.04%     99.95% # Writes before turning the bus around for reads
system.mem_ctrls09.wrPerTurnAround::23              2      0.02%     99.96% # Writes before turning the bus around for reads
system.mem_ctrls09.wrPerTurnAround::24              2      0.02%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls09.wrPerTurnAround::25              1      0.01%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls09.wrPerTurnAround::26              1      0.01%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls09.wrPerTurnAround::total        11366                       # Writes before turning the bus around for reads
system.mem_ctrls09.wrQLenPdf::0                     0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::1                     0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::2                     0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::3                     0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::4                     0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::5                     0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::6                     0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::7                     0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::8                     0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::9                     0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::10                    0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::11                    0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::12                    0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::13                    0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::14                    0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::15                 9538                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::16                 9725                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::17                11175                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::18                11338                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::19                11410                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::20                11424                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::21                11458                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::22                11461                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::23                11452                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::24                11453                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::25                11450                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::26                11434                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::27                11434                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::28                11422                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::29                11410                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::30                11403                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::31                11397                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::32                11378                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::33                   49                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::34                   17                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::35                   12                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::36                    5                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::37                    1                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::38                    1                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::39                    0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::40                    0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::41                    0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::42                    0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::43                    0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::44                    0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::45                    0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::46                    0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::47                    0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::48                    0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::49                    0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::50                    0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::51                    0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::52                    0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::53                    0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::54                    0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::55                    0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::56                    0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::57                    0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::58                    0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::59                    0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::60                    0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::61                    0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::62                    0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::63                    0                       # What write queue length does an incoming req see
system.mem_ctrls09.writeBursts                 201848                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls09.writePktSize::0                  0                       # Write request sizes (log2)
system.mem_ctrls09.writePktSize::1                  0                       # Write request sizes (log2)
system.mem_ctrls09.writePktSize::2                  0                       # Write request sizes (log2)
system.mem_ctrls09.writePktSize::3                  0                       # Write request sizes (log2)
system.mem_ctrls09.writePktSize::4                  0                       # Write request sizes (log2)
system.mem_ctrls09.writePktSize::5                  0                       # Write request sizes (log2)
system.mem_ctrls09.writePktSize::6             201848                       # Write request sizes (log2)
system.mem_ctrls09.writeReqs                   201848                       # Number of write requests accepted
system.mem_ctrls09.writeRowHitRate              54.17                       # Row buffer hit rate for writes
system.mem_ctrls09.writeRowHits                109336                       # Number of row buffer hits during writes
system.mem_ctrls09_0.actBackEnergy        32119568400                       # Energy for active background per rank (pJ)
system.mem_ctrls09_0.actEnergy             1320021780                       # Energy for activate commands per rank (pJ)
system.mem_ctrls09_0.actPowerDownEnergy  229833243120                       # Energy for active power-down per rank (pJ)
system.mem_ctrls09_0.averagePower          427.646598                       # Core power per rank (mW)
system.mem_ctrls09_0.memoryStateTime::IDLE  12001625063                       # Time in different power states
system.mem_ctrls09_0.memoryStateTime::REF  32464900000                       # Time in different power states
system.mem_ctrls09_0.memoryStateTime::SREF 545420421025                       # Time in different power states
system.mem_ctrls09_0.memoryStateTime::PRE_PDN 393892350443                       # Time in different power states
system.mem_ctrls09_0.memoryStateTime::ACT  41338860298                       # Time in different power states
system.mem_ctrls09_0.memoryStateTime::ACT_PDN 504018479547                       # Time in different power states
system.mem_ctrls09_0.preBackEnergy         5874335040                       # Energy for precharge background per rank (pJ)
system.mem_ctrls09_0.preEnergy              701608215                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls09_0.prePowerDownEnergy  151254721920                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls09_0.readEnergy            1624050120                       # Energy for read commands per rank (pJ)
system.mem_ctrls09_0.refreshEnergy       76747023600.000015                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls09_0.selfRefreshEnergy   153898708500                       # Energy for self refresh per rank (pJ)
system.mem_ctrls09_0.totalEnergy         653928282915                       # Total energy per rank (pJ)
system.mem_ctrls09_0.totalIdleTime       1443329592095                       # Total Idle time Per DRAM Rank
system.mem_ctrls09_0.writeEnergy            524437740                       # Energy for write commands per rank (pJ)
system.mem_ctrls09_1.actBackEnergy        31705937640                       # Energy for active background per rank (pJ)
system.mem_ctrls09_1.actEnergy             1322563620                       # Energy for activate commands per rank (pJ)
system.mem_ctrls09_1.actPowerDownEnergy  229970294490                       # Energy for active power-down per rank (pJ)
system.mem_ctrls09_1.averagePower          427.381135                       # Core power per rank (mW)
system.mem_ctrls09_1.memoryStateTime::IDLE  11968507025                       # Time in different power states
system.mem_ctrls09_1.memoryStateTime::REF  32418880000                       # Time in different power states
system.mem_ctrls09_1.memoryStateTime::SREF 546822943615                       # Time in different power states
system.mem_ctrls09_1.memoryStateTime::PRE_PDN 393149650823                       # Time in different power states
system.mem_ctrls09_1.memoryStateTime::ACT  40450626597                       # Time in different power states
system.mem_ctrls09_1.memoryStateTime::ACT_PDN 504322415555                       # Time in different power states
system.mem_ctrls09_1.preBackEnergy         5853743040                       # Energy for precharge background per rank (pJ)
system.mem_ctrls09_1.preEnergy              702959235                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls09_1.prePowerDownEnergy  150972628320                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls09_1.readEnergy            1618345260                       # Energy for read commands per rank (pJ)
system.mem_ctrls09_1.refreshEnergy       76638232320.000015                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls09_1.selfRefreshEnergy   154179709740                       # Energy for self refresh per rank (pJ)
system.mem_ctrls09_1.totalEnergy         653522354565                       # Total energy per rank (pJ)
system.mem_ctrls09_1.totalIdleTime       1444176943661                       # Total Idle time Per DRAM Rank
system.mem_ctrls09_1.writeEnergy            529229700                       # Energy for write commands per rank (pJ)
system.mem_ctrls10.avgBusLat                  5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls10.avgGap                  2331445.32                       # Average gap between requests
system.mem_ctrls10.avgMemAccLat             128881.59                       # Average memory access latency per DRAM burst
system.mem_ctrls10.avgPriority_.ruby.dir_cntrl10::samples    655778.00                       # Average QoS priority value for accepted requests
system.mem_ctrls10.avgQLat                  110131.59                       # Average queueing delay per DRAM burst
system.mem_ctrls10.avgRdBW                      19.00                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls10.avgRdBWSys                   19.01                       # Average system read bandwidth in MiByte/s
system.mem_ctrls10.avgRdQLen                     1.01                       # Average read queue length when enqueuing
system.mem_ctrls10.avgWrBW                       8.44                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls10.avgWrBWSys                    8.44                       # Average system write bandwidth in MiByte/s
system.mem_ctrls10.avgWrQLen                    24.70                       # Average write queue length when enqueuing
system.mem_ctrls10.busUtil                       0.21                       # Data bus utilization in percentage
system.mem_ctrls10.busUtilRead                   0.15                       # Data bus utilization in percentage for reads
system.mem_ctrls10.busUtilWrite                  0.07                       # Data bus utilization in percentage for writes
system.mem_ctrls10.bw_read::.ruby.dir_cntrl10     19007191                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls10.bw_read::total            19007191                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls10.bw_total::.ruby.dir_cntrl10     27450818                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls10.bw_total::total           27450818                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls10.bw_write::.ruby.dir_cntrl10      8443627                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls10.bw_write::total            8443627                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls10.bytesPerActivate::samples       370078                       # Bytes accessed per row activation
system.mem_ctrls10.bytesPerActivate::mean   113.408136                       # Bytes accessed per row activation
system.mem_ctrls10.bytesPerActivate::gmean    87.018693                       # Bytes accessed per row activation
system.mem_ctrls10.bytesPerActivate::stdev   124.360740                       # Bytes accessed per row activation
system.mem_ctrls10.bytesPerActivate::0-127       280405     75.77%     75.77% # Bytes accessed per row activation
system.mem_ctrls10.bytesPerActivate::128-255        52027     14.06%     89.83% # Bytes accessed per row activation
system.mem_ctrls10.bytesPerActivate::256-383        16407      4.43%     94.26% # Bytes accessed per row activation
system.mem_ctrls10.bytesPerActivate::384-511        12362      3.34%     97.60% # Bytes accessed per row activation
system.mem_ctrls10.bytesPerActivate::512-639         3037      0.82%     98.42% # Bytes accessed per row activation
system.mem_ctrls10.bytesPerActivate::640-767         2126      0.57%     99.00% # Bytes accessed per row activation
system.mem_ctrls10.bytesPerActivate::768-895         1815      0.49%     99.49% # Bytes accessed per row activation
system.mem_ctrls10.bytesPerActivate::896-1023         1431      0.39%     99.87% # Bytes accessed per row activation
system.mem_ctrls10.bytesPerActivate::1024-1151          468      0.13%    100.00% # Bytes accessed per row activation
system.mem_ctrls10.bytesPerActivate::total       370078                       # Bytes accessed per row activation
system.mem_ctrls10.bytesReadDRAM             29058368                       # Total number of bytes read from DRAM
system.mem_ctrls10.bytesReadSys              29064512                       # Total read bytes from the system interface side
system.mem_ctrls10.bytesReadWrQ                  6144                       # Total number of bytes read from write queue
system.mem_ctrls10.bytesWritten              12912448                       # Total number of bytes written to DRAM
system.mem_ctrls10.bytesWrittenSys           12911424                       # Total written bytes from the system interface side
system.mem_ctrls10.bytes_read::.ruby.dir_cntrl10     29064512                       # Number of bytes read from this memory
system.mem_ctrls10.bytes_read::total         29064512                       # Number of bytes read from this memory
system.mem_ctrls10.bytes_written::.ruby.dir_cntrl10     12911424                       # Number of bytes written to this memory
system.mem_ctrls10.bytes_written::total      12911424                       # Number of bytes written to this memory
system.mem_ctrls10.masterReadAccesses::.ruby.dir_cntrl10       454133                       # Per-master read serviced memory accesses
system.mem_ctrls10.masterReadAvgLat::.ruby.dir_cntrl10    128854.34                       # Per-master read average memory access latency
system.mem_ctrls10.masterReadBytes::.ruby.dir_cntrl10     29058368                       # Per-master bytes read from memory
system.mem_ctrls10.masterReadRate::.ruby.dir_cntrl10 19003172.897943731397                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls10.masterReadTotalLat::.ruby.dir_cntrl10  58517009236                       # Per-master read total memory access latency
system.mem_ctrls10.masterWriteAccesses::.ruby.dir_cntrl10       201741                       # Per-master write serviced memory accesses
system.mem_ctrls10.masterWriteAvgLat::.ruby.dir_cntrl10 180471524.83                       # Per-master write average memory access latency
system.mem_ctrls10.masterWriteBytes::.ruby.dir_cntrl10     12912448                       # Per-master bytes write to memory
system.mem_ctrls10.masterWriteRate::.ruby.dir_cntrl10 8444296.729937061667                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls10.masterWriteTotalLat::.ruby.dir_cntrl10 36408505891374                       # Per-master write total memory access latency
system.mem_ctrls10.mergedWrBursts                   0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls10.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls10.numRdRetry                       0                       # Number of times read queue was full causing retry
system.mem_ctrls10.numReadWriteTurnArounds        11360                       # Number of turnarounds from READ to WRITE
system.mem_ctrls10.numStayReadState           1344673                       # Number of times bus staying in READ state
system.mem_ctrls10.numStayWriteState           198613                       # Number of times bus staying in WRITE state
system.mem_ctrls10.numWrRetry                       0                       # Number of times write queue was full causing retry
system.mem_ctrls10.numWriteReadTurnArounds        11360                       # Number of turnarounds from WRITE to READ
system.mem_ctrls10.num_reads::.ruby.dir_cntrl10       454133                       # Number of read requests responded to by this memory
system.mem_ctrls10.num_reads::total            454133                       # Number of read requests responded to by this memory
system.mem_ctrls10.num_writes::.ruby.dir_cntrl10       201741                       # Number of write requests responded to by this memory
system.mem_ctrls10.num_writes::total           201741                       # Number of write requests responded to by this memory
system.mem_ctrls10.pageHitRate                  43.57                       # Row buffer hit rate, read and write combined
system.mem_ctrls10.peakBW                    12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls10.perBankRdBursts::0           28679                       # Per bank write bursts
system.mem_ctrls10.perBankRdBursts::1           28510                       # Per bank write bursts
system.mem_ctrls10.perBankRdBursts::2           28585                       # Per bank write bursts
system.mem_ctrls10.perBankRdBursts::3           28580                       # Per bank write bursts
system.mem_ctrls10.perBankRdBursts::4           28418                       # Per bank write bursts
system.mem_ctrls10.perBankRdBursts::5           28312                       # Per bank write bursts
system.mem_ctrls10.perBankRdBursts::6           28231                       # Per bank write bursts
system.mem_ctrls10.perBankRdBursts::7           28100                       # Per bank write bursts
system.mem_ctrls10.perBankRdBursts::8           28232                       # Per bank write bursts
system.mem_ctrls10.perBankRdBursts::9           28427                       # Per bank write bursts
system.mem_ctrls10.perBankRdBursts::10          28030                       # Per bank write bursts
system.mem_ctrls10.perBankRdBursts::11          28354                       # Per bank write bursts
system.mem_ctrls10.perBankRdBursts::12          28217                       # Per bank write bursts
system.mem_ctrls10.perBankRdBursts::13          28580                       # Per bank write bursts
system.mem_ctrls10.perBankRdBursts::14          28431                       # Per bank write bursts
system.mem_ctrls10.perBankRdBursts::15          28351                       # Per bank write bursts
system.mem_ctrls10.perBankWrBursts::0           12608                       # Per bank write bursts
system.mem_ctrls10.perBankWrBursts::1           12605                       # Per bank write bursts
system.mem_ctrls10.perBankWrBursts::2           12583                       # Per bank write bursts
system.mem_ctrls10.perBankWrBursts::3           12655                       # Per bank write bursts
system.mem_ctrls10.perBankWrBursts::4           12522                       # Per bank write bursts
system.mem_ctrls10.perBankWrBursts::5           12505                       # Per bank write bursts
system.mem_ctrls10.perBankWrBursts::6           12485                       # Per bank write bursts
system.mem_ctrls10.perBankWrBursts::7           12499                       # Per bank write bursts
system.mem_ctrls10.perBankWrBursts::8           12503                       # Per bank write bursts
system.mem_ctrls10.perBankWrBursts::9           12598                       # Per bank write bursts
system.mem_ctrls10.perBankWrBursts::10          12667                       # Per bank write bursts
system.mem_ctrls10.perBankWrBursts::11          12780                       # Per bank write bursts
system.mem_ctrls10.perBankWrBursts::12          12745                       # Per bank write bursts
system.mem_ctrls10.perBankWrBursts::13          12745                       # Per bank write bursts
system.mem_ctrls10.perBankWrBursts::14          12672                       # Per bank write bursts
system.mem_ctrls10.perBankWrBursts::15          12585                       # Per bank write bursts
system.mem_ctrls10.priorityMaxLatency    0.099193279300                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls10.priorityMinLatency    0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls10.pwrStateResidencyTicks::UNDEFINED 2842160590737                       # Cumulative time (in ticks) in various power states
system.mem_ctrls10.rdPerTurnAround::samples        11360                       # Reads before turning the bus around for writes
system.mem_ctrls10.rdPerTurnAround::mean    39.969366                       # Reads before turning the bus around for writes
system.mem_ctrls10.rdPerTurnAround::gmean    29.814106                       # Reads before turning the bus around for writes
system.mem_ctrls10.rdPerTurnAround::stdev   569.884504                       # Reads before turning the bus around for writes
system.mem_ctrls10.rdPerTurnAround::0-2047        11359     99.99%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls10.rdPerTurnAround::59392-61439            1      0.01%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls10.rdPerTurnAround::total        11360                       # Reads before turning the bus around for writes
system.mem_ctrls10.rdQLenPdf::0                418160                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::1                 32221                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::2                  2047                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::3                   927                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::4                   592                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::5                    61                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::6                    17                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::7                     4                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::8                     1                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::9                     1                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::10                    1                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::11                    5                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::12                    0                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::13                    0                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::14                    0                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::15                    0                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::16                    0                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::17                    0                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::18                    0                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::19                    0                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::20                    0                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::21                    0                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::22                    0                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::23                    0                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::24                    0                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::25                    0                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::26                    0                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::27                    0                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::28                    0                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::29                    0                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::30                    0                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::31                    0                       # What read queue length does an incoming req see
system.mem_ctrls10.readBursts                  454133                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls10.readPktSize::0                   0                       # Read request sizes (log2)
system.mem_ctrls10.readPktSize::1                   0                       # Read request sizes (log2)
system.mem_ctrls10.readPktSize::2                   0                       # Read request sizes (log2)
system.mem_ctrls10.readPktSize::3                   0                       # Read request sizes (log2)
system.mem_ctrls10.readPktSize::4                   0                       # Read request sizes (log2)
system.mem_ctrls10.readPktSize::5                   0                       # Read request sizes (log2)
system.mem_ctrls10.readPktSize::6              454133                       # Read request sizes (log2)
system.mem_ctrls10.readReqs                    454133                       # Number of read requests accepted
system.mem_ctrls10.readRowHitRate               38.85                       # Row buffer hit rate for reads
system.mem_ctrls10.readRowHits                 176374                       # Number of row buffer hits during reads
system.mem_ctrls10.servicedByWrQ                   96                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls10.totBusLat               2270185000                       # Total ticks spent in databus transfers
system.mem_ctrls10.totGap                1529134365303                       # Total gap between requests
system.mem_ctrls10.totMemAccLat           58517009236                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls10.totQLat                50003815486                       # Total ticks spent queuing
system.mem_ctrls10.wrPerTurnAround::samples        11360                       # Writes before turning the bus around for reads
system.mem_ctrls10.wrPerTurnAround::mean    17.760299                       # Writes before turning the bus around for reads
system.mem_ctrls10.wrPerTurnAround::gmean    17.742512                       # Writes before turning the bus around for reads
system.mem_ctrls10.wrPerTurnAround::stdev     0.779293                       # Writes before turning the bus around for reads
system.mem_ctrls10.wrPerTurnAround::16           1636     14.40%     14.40% # Writes before turning the bus around for reads
system.mem_ctrls10.wrPerTurnAround::17            126      1.11%     15.51% # Writes before turning the bus around for reads
system.mem_ctrls10.wrPerTurnAround::18           9001     79.23%     94.74% # Writes before turning the bus around for reads
system.mem_ctrls10.wrPerTurnAround::19            538      4.74%     99.48% # Writes before turning the bus around for reads
system.mem_ctrls10.wrPerTurnAround::20             46      0.40%     99.89% # Writes before turning the bus around for reads
system.mem_ctrls10.wrPerTurnAround::21              7      0.06%     99.95% # Writes before turning the bus around for reads
system.mem_ctrls10.wrPerTurnAround::22              6      0.05%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls10.wrPerTurnAround::total        11360                       # Writes before turning the bus around for reads
system.mem_ctrls10.wrQLenPdf::0                     0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::1                     0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::2                     0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::3                     0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::4                     0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::5                     0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::6                     0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::7                     0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::8                     0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::9                     0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::10                    0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::11                    0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::12                    0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::13                    0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::14                    0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::15                 9570                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::16                 9747                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::17                11184                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::18                11352                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::19                11405                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::20                11405                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::21                11430                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::22                11435                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::23                11431                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::24                11420                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::25                11442                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::26                11432                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::27                11411                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::28                11411                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::29                11411                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::30                11407                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::31                11388                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::32                11371                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::33                   45                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::34                   14                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::35                   12                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::36                    8                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::37                    4                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::38                    3                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::39                    3                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::40                    0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::41                    0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::42                    0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::43                    0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::44                    0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::45                    0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::46                    0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::47                    0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::48                    0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::49                    0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::50                    0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::51                    0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::52                    0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::53                    0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::54                    0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::55                    0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::56                    0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::57                    0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::58                    0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::59                    0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::60                    0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::61                    0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::62                    0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::63                    0                       # What write queue length does an incoming req see
system.mem_ctrls10.writeBursts                 201741                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls10.writePktSize::0                  0                       # Write request sizes (log2)
system.mem_ctrls10.writePktSize::1                  0                       # Write request sizes (log2)
system.mem_ctrls10.writePktSize::2                  0                       # Write request sizes (log2)
system.mem_ctrls10.writePktSize::3                  0                       # Write request sizes (log2)
system.mem_ctrls10.writePktSize::4                  0                       # Write request sizes (log2)
system.mem_ctrls10.writePktSize::5                  0                       # Write request sizes (log2)
system.mem_ctrls10.writePktSize::6             201741                       # Write request sizes (log2)
system.mem_ctrls10.writeReqs                   201741                       # Number of write requests accepted
system.mem_ctrls10.writeRowHitRate              54.20                       # Row buffer hit rate for writes
system.mem_ctrls10.writeRowHits                109339                       # Number of row buffer hits during writes
system.mem_ctrls10_0.actBackEnergy        31883368950                       # Energy for active background per rank (pJ)
system.mem_ctrls10_0.actEnergy             1320778620                       # Energy for activate commands per rank (pJ)
system.mem_ctrls10_0.actPowerDownEnergy  230212123830                       # Energy for active power-down per rank (pJ)
system.mem_ctrls10_0.averagePower          427.673455                       # Core power per rank (mW)
system.mem_ctrls10_0.memoryStateTime::IDLE  11987394598                       # Time in different power states
system.mem_ctrls10_0.memoryStateTime::REF  32456580000                       # Time in different power states
system.mem_ctrls10_0.memoryStateTime::SREF 545976897937                       # Time in different power states
system.mem_ctrls10_0.memoryStateTime::PRE_PDN 393340184776                       # Time in different power states
system.mem_ctrls10_0.memoryStateTime::ACT  40827138987                       # Time in different power states
system.mem_ctrls10_0.memoryStateTime::ACT_PDN 504851771110                       # Time in different power states
system.mem_ctrls10_0.preBackEnergy         5866878240                       # Energy for precharge background per rank (pJ)
system.mem_ctrls10_0.preEnergy              701999100                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls10_0.prePowerDownEnergy  151045762560                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls10_0.readEnergy            1623743100                       # Energy for read commands per rank (pJ)
system.mem_ctrls10_0.refreshEnergy       76727355120.000015                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls10_0.selfRefreshEnergy   154030157460                       # Energy for self refresh per rank (pJ)
system.mem_ctrls10_0.totalEnergy         653969351160                       # Total energy per rank (pJ)
system.mem_ctrls10_0.totalIdleTime       1444030190129                       # Total Idle time Per DRAM Rank
system.mem_ctrls10_0.writeEnergy            524411640                       # Energy for write commands per rank (pJ)
system.mem_ctrls10_1.actBackEnergy        32111104470                       # Energy for active background per rank (pJ)
system.mem_ctrls10_1.actEnergy             1321606860                       # Energy for activate commands per rank (pJ)
system.mem_ctrls10_1.actPowerDownEnergy  229289945910                       # Energy for active power-down per rank (pJ)
system.mem_ctrls10_1.averagePower          427.100637                       # Core power per rank (mW)
system.mem_ctrls10_1.memoryStateTime::IDLE  11931944457                       # Time in different power states
system.mem_ctrls10_1.memoryStateTime::REF  32371820000                       # Time in different power states
system.mem_ctrls10_1.memoryStateTime::SREF 548266436912                       # Time in different power states
system.mem_ctrls10_1.memoryStateTime::PRE_PDN 392356561023                       # Time in different power states
system.mem_ctrls10_1.memoryStateTime::ACT  41381776031                       # Time in different power states
system.mem_ctrls10_1.memoryStateTime::ACT_PDN 502827977522                       # Time in different power states
system.mem_ctrls10_1.preBackEnergy         5837510880                       # Energy for precharge background per rank (pJ)
system.mem_ctrls10_1.preEnergy              702446910                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls10_1.prePowerDownEnergy  150665168640                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls10_1.readEnergy            1618088220                       # Energy for read commands per rank (pJ)
system.mem_ctrls10_1.refreshEnergy       76526982480.000015                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls10_1.selfRefreshEnergy   154463509620                       # Energy for self refresh per rank (pJ)
system.mem_ctrls10_1.totalEnergy         653093436600                       # Total energy per rank (pJ)
system.mem_ctrls10_1.totalIdleTime       1443340575958                       # Total Idle time Per DRAM Rank
system.mem_ctrls10_1.writeEnergy            528759900                       # Energy for write commands per rank (pJ)
system.mem_ctrls11.avgBusLat                  5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls11.avgGap                  2329851.22                       # Average gap between requests
system.mem_ctrls11.avgMemAccLat             129289.32                       # Average memory access latency per DRAM burst
system.mem_ctrls11.avgPriority_.ruby.dir_cntrl11::samples    656209.00                       # Average QoS priority value for accepted requests
system.mem_ctrls11.avgQLat                  110539.32                       # Average queueing delay per DRAM burst
system.mem_ctrls11.avgRdBW                      19.02                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls11.avgRdBWSys                   19.02                       # Average system read bandwidth in MiByte/s
system.mem_ctrls11.avgRdQLen                     1.01                       # Average read queue length when enqueuing
system.mem_ctrls11.avgWrBW                       8.45                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls11.avgWrBWSys                    8.45                       # Average system write bandwidth in MiByte/s
system.mem_ctrls11.avgWrQLen                    24.72                       # Average write queue length when enqueuing
system.mem_ctrls11.busUtil                       0.21                       # Data bus utilization in percentage
system.mem_ctrls11.busUtilRead                   0.15                       # Data bus utilization in percentage for reads
system.mem_ctrls11.busUtilWrite                  0.07                       # Data bus utilization in percentage for writes
system.mem_ctrls11.bw_read::.ruby.dir_cntrl11     19019914                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls11.bw_read::total            19019914                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls11.bw_total::.ruby.dir_cntrl11     27469568                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls11.bw_total::total           27469568                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls11.bw_write::.ruby.dir_cntrl11      8449654                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls11.bw_write::total            8449654                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls11.bytesPerActivate::samples       370302                       # Bytes accessed per row activation
system.mem_ctrls11.bytesPerActivate::mean   113.412987                       # Bytes accessed per row activation
system.mem_ctrls11.bytesPerActivate::gmean    87.011599                       # Bytes accessed per row activation
system.mem_ctrls11.bytesPerActivate::stdev   124.415179                       # Bytes accessed per row activation
system.mem_ctrls11.bytesPerActivate::0-127       280593     75.77%     75.77% # Bytes accessed per row activation
system.mem_ctrls11.bytesPerActivate::128-255        52094     14.07%     89.84% # Bytes accessed per row activation
system.mem_ctrls11.bytesPerActivate::256-383        16366      4.42%     94.26% # Bytes accessed per row activation
system.mem_ctrls11.bytesPerActivate::384-511        12297      3.32%     97.58% # Bytes accessed per row activation
system.mem_ctrls11.bytesPerActivate::512-639         3099      0.84%     98.42% # Bytes accessed per row activation
system.mem_ctrls11.bytesPerActivate::640-767         2148      0.58%     99.00% # Bytes accessed per row activation
system.mem_ctrls11.bytesPerActivate::768-895         1799      0.49%     99.49% # Bytes accessed per row activation
system.mem_ctrls11.bytesPerActivate::896-1023         1429      0.39%     99.87% # Bytes accessed per row activation
system.mem_ctrls11.bytesPerActivate::1024-1151          477      0.13%    100.00% # Bytes accessed per row activation
system.mem_ctrls11.bytesPerActivate::total       370302                       # Bytes accessed per row activation
system.mem_ctrls11.bytesReadDRAM             29076736                       # Total number of bytes read from DRAM
system.mem_ctrls11.bytesReadSys              29083968                       # Total read bytes from the system interface side
system.mem_ctrls11.bytesReadWrQ                  7232                       # Total number of bytes read from write queue
system.mem_ctrls11.bytesWritten              12920768                       # Total number of bytes written to DRAM
system.mem_ctrls11.bytesWrittenSys           12920640                       # Total written bytes from the system interface side
system.mem_ctrls11.bytes_read::.ruby.dir_cntrl11     29083968                       # Number of bytes read from this memory
system.mem_ctrls11.bytes_read::total         29083968                       # Number of bytes read from this memory
system.mem_ctrls11.bytes_written::.ruby.dir_cntrl11     12920640                       # Number of bytes written to this memory
system.mem_ctrls11.bytes_written::total      12920640                       # Number of bytes written to this memory
system.mem_ctrls11.masterReadAccesses::.ruby.dir_cntrl11       454437                       # Per-master read serviced memory accesses
system.mem_ctrls11.masterReadAvgLat::.ruby.dir_cntrl11    129257.17                       # Per-master read average memory access latency
system.mem_ctrls11.masterReadBytes::.ruby.dir_cntrl11     29076736                       # Per-master bytes read from memory
system.mem_ctrls11.masterReadRate::.ruby.dir_cntrl11 19015184.937979478389                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls11.masterReadTotalLat::.ruby.dir_cntrl11  58739241974                       # Per-master read total memory access latency
system.mem_ctrls11.masterWriteAccesses::.ruby.dir_cntrl11       201885                       # Per-master write serviced memory accesses
system.mem_ctrls11.masterWriteAvgLat::.ruby.dir_cntrl11 180359483.58                       # Per-master write average memory access latency
system.mem_ctrls11.masterWriteBytes::.ruby.dir_cntrl11     12920768                       # Per-master bytes write to memory
system.mem_ctrls11.masterWriteRate::.ruby.dir_cntrl11 8449737.723681475967                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls11.masterWriteTotalLat::.ruby.dir_cntrl11 36411874343157                       # Per-master write total memory access latency
system.mem_ctrls11.mergedWrBursts                   0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls11.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls11.numRdRetry                       0                       # Number of times read queue was full causing retry
system.mem_ctrls11.numReadWriteTurnArounds        11405                       # Number of turnarounds from READ to WRITE
system.mem_ctrls11.numStayReadState           1344608                       # Number of times bus staying in READ state
system.mem_ctrls11.numStayWriteState           198948                       # Number of times bus staying in WRITE state
system.mem_ctrls11.numWrRetry                       0                       # Number of times write queue was full causing retry
system.mem_ctrls11.numWriteReadTurnArounds        11405                       # Number of turnarounds from WRITE to READ
system.mem_ctrls11.num_reads::.ruby.dir_cntrl11       454437                       # Number of read requests responded to by this memory
system.mem_ctrls11.num_reads::total            454437                       # Number of read requests responded to by this memory
system.mem_ctrls11.num_writes::.ruby.dir_cntrl11       201885                       # Number of write requests responded to by this memory
system.mem_ctrls11.num_writes::total           201885                       # Number of write requests responded to by this memory
system.mem_ctrls11.pageHitRate                  43.57                       # Row buffer hit rate, read and write combined
system.mem_ctrls11.peakBW                    12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls11.perBankRdBursts::0           28722                       # Per bank write bursts
system.mem_ctrls11.perBankRdBursts::1           28570                       # Per bank write bursts
system.mem_ctrls11.perBankRdBursts::2           28537                       # Per bank write bursts
system.mem_ctrls11.perBankRdBursts::3           28612                       # Per bank write bursts
system.mem_ctrls11.perBankRdBursts::4           28416                       # Per bank write bursts
system.mem_ctrls11.perBankRdBursts::5           28271                       # Per bank write bursts
system.mem_ctrls11.perBankRdBursts::6           28270                       # Per bank write bursts
system.mem_ctrls11.perBankRdBursts::7           28122                       # Per bank write bursts
system.mem_ctrls11.perBankRdBursts::8           28264                       # Per bank write bursts
system.mem_ctrls11.perBankRdBursts::9           28460                       # Per bank write bursts
system.mem_ctrls11.perBankRdBursts::10          28086                       # Per bank write bursts
system.mem_ctrls11.perBankRdBursts::11          28365                       # Per bank write bursts
system.mem_ctrls11.perBankRdBursts::12          28227                       # Per bank write bursts
system.mem_ctrls11.perBankRdBursts::13          28653                       # Per bank write bursts
system.mem_ctrls11.perBankRdBursts::14          28376                       # Per bank write bursts
system.mem_ctrls11.perBankRdBursts::15          28373                       # Per bank write bursts
system.mem_ctrls11.perBankWrBursts::0           12617                       # Per bank write bursts
system.mem_ctrls11.perBankWrBursts::1           12615                       # Per bank write bursts
system.mem_ctrls11.perBankWrBursts::2           12563                       # Per bank write bursts
system.mem_ctrls11.perBankWrBursts::3           12659                       # Per bank write bursts
system.mem_ctrls11.perBankWrBursts::4           12529                       # Per bank write bursts
system.mem_ctrls11.perBankWrBursts::5           12480                       # Per bank write bursts
system.mem_ctrls11.perBankWrBursts::6           12518                       # Per bank write bursts
system.mem_ctrls11.perBankWrBursts::7           12493                       # Per bank write bursts
system.mem_ctrls11.perBankWrBursts::8           12505                       # Per bank write bursts
system.mem_ctrls11.perBankWrBursts::9           12616                       # Per bank write bursts
system.mem_ctrls11.perBankWrBursts::10          12688                       # Per bank write bursts
system.mem_ctrls11.perBankWrBursts::11          12798                       # Per bank write bursts
system.mem_ctrls11.perBankWrBursts::12          12748                       # Per bank write bursts
system.mem_ctrls11.perBankWrBursts::13          12787                       # Per bank write bursts
system.mem_ctrls11.perBankWrBursts::14          12674                       # Per bank write bursts
system.mem_ctrls11.perBankWrBursts::15          12597                       # Per bank write bursts
system.mem_ctrls11.priorityMaxLatency    0.101604690808                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls11.priorityMinLatency    0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls11.pwrStateResidencyTicks::UNDEFINED 2842160590737                       # Cumulative time (in ticks) in various power states
system.mem_ctrls11.rdPerTurnAround::samples        11405                       # Reads before turning the bus around for writes
system.mem_ctrls11.rdPerTurnAround::mean    39.834546                       # Reads before turning the bus around for writes
system.mem_ctrls11.rdPerTurnAround::stdev   568.621224                       # Reads before turning the bus around for writes
system.mem_ctrls11.rdPerTurnAround::0-2047        11404     99.99%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls11.rdPerTurnAround::59392-61439            1      0.01%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls11.rdPerTurnAround::total        11405                       # Reads before turning the bus around for writes
system.mem_ctrls11.rdQLenPdf::0                418496                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::1                 31343                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::2                  2341                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::3                  1241                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::4                   581                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::5                   220                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::6                    89                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::7                     8                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::8                     5                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::9                     0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::10                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::11                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::12                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::13                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::14                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::15                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::16                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::17                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::18                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::19                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::20                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::21                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::22                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::23                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::24                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::25                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::26                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::27                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::28                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::29                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::30                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::31                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.readBursts                  454437                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls11.readPktSize::0                   0                       # Read request sizes (log2)
system.mem_ctrls11.readPktSize::1                   0                       # Read request sizes (log2)
system.mem_ctrls11.readPktSize::2                   0                       # Read request sizes (log2)
system.mem_ctrls11.readPktSize::3                   0                       # Read request sizes (log2)
system.mem_ctrls11.readPktSize::4                   0                       # Read request sizes (log2)
system.mem_ctrls11.readPktSize::5                   0                       # Read request sizes (log2)
system.mem_ctrls11.readPktSize::6              454437                       # Read request sizes (log2)
system.mem_ctrls11.readReqs                    454437                       # Number of read requests accepted
system.mem_ctrls11.readRowHitRate               38.87                       # Row buffer hit rate for reads
system.mem_ctrls11.readRowHits                 176588                       # Number of row buffer hits during reads
system.mem_ctrls11.servicedByWrQ                  113                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls11.totBusLat               2271620000                       # Total ticks spent in databus transfers
system.mem_ctrls11.totGap                1529132613723                       # Total gap between requests
system.mem_ctrls11.totMemAccLat           58739241974                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls11.totQLat                50220666974                       # Total ticks spent queuing
system.mem_ctrls11.wrPerTurnAround::samples        11405                       # Writes before turning the bus around for reads
system.mem_ctrls11.wrPerTurnAround::mean    17.701622                       # Writes before turning the bus around for reads
system.mem_ctrls11.wrPerTurnAround::gmean    17.681462                       # Writes before turning the bus around for reads
system.mem_ctrls11.wrPerTurnAround::stdev     0.830074                       # Writes before turning the bus around for reads
system.mem_ctrls11.wrPerTurnAround::16           1952     17.12%     17.12% # Writes before turning the bus around for reads
system.mem_ctrls11.wrPerTurnAround::17            137      1.20%     18.32% # Writes before turning the bus around for reads
system.mem_ctrls11.wrPerTurnAround::18           8782     77.00%     95.32% # Writes before turning the bus around for reads
system.mem_ctrls11.wrPerTurnAround::19            460      4.03%     99.35% # Writes before turning the bus around for reads
system.mem_ctrls11.wrPerTurnAround::20             53      0.46%     99.82% # Writes before turning the bus around for reads
system.mem_ctrls11.wrPerTurnAround::21             14      0.12%     99.94% # Writes before turning the bus around for reads
system.mem_ctrls11.wrPerTurnAround::22              5      0.04%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls11.wrPerTurnAround::23              2      0.02%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls11.wrPerTurnAround::total        11405                       # Writes before turning the bus around for reads
system.mem_ctrls11.wrQLenPdf::0                     0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::1                     0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::2                     0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::3                     0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::4                     0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::5                     0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::6                     0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::7                     0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::8                     0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::9                     0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::10                    0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::11                    0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::12                    0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::13                    0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::14                    0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::15                 9289                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::16                 9471                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::17                11188                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::18                11369                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::19                11437                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::20                11465                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::21                11486                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::22                11484                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::23                11485                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::24                11499                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::25                11467                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::26                11475                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::27                11478                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::28                11450                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::29                11463                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::30                11448                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::31                11436                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::32                11414                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::33                   45                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::34                   13                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::35                    8                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::36                    8                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::37                    2                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::38                    1                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::39                    1                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::40                    2                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::41                    1                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::42                    0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::43                    0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::44                    0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::45                    0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::46                    0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::47                    0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::48                    0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::49                    0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::50                    0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::51                    0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::52                    0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::53                    0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::54                    0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::55                    0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::56                    0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::57                    0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::58                    0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::59                    0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::60                    0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::61                    0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::62                    0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::63                    0                       # What write queue length does an incoming req see
system.mem_ctrls11.writeBursts                 201885                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls11.writePktSize::0                  0                       # Write request sizes (log2)
system.mem_ctrls11.writePktSize::1                  0                       # Write request sizes (log2)
system.mem_ctrls11.writePktSize::2                  0                       # Write request sizes (log2)
system.mem_ctrls11.writePktSize::3                  0                       # Write request sizes (log2)
system.mem_ctrls11.writePktSize::4                  0                       # Write request sizes (log2)
system.mem_ctrls11.writePktSize::5                  0                       # Write request sizes (log2)
system.mem_ctrls11.writePktSize::6             201885                       # Write request sizes (log2)
system.mem_ctrls11.writeReqs                   201885                       # Number of write requests accepted
system.mem_ctrls11.writeRowHitRate              54.15                       # Row buffer hit rate for writes
system.mem_ctrls11.writeRowHits                109318                       # Number of row buffer hits during writes
system.mem_ctrls11_0.actBackEnergy        32091856710                       # Energy for active background per rank (pJ)
system.mem_ctrls11_0.actEnergy             1321021380                       # Energy for activate commands per rank (pJ)
system.mem_ctrls11_0.actPowerDownEnergy  229578971250                       # Energy for active power-down per rank (pJ)
system.mem_ctrls11_0.averagePower          427.382554                       # Core power per rank (mW)
system.mem_ctrls11_0.memoryStateTime::IDLE  11956056296                       # Time in different power states
system.mem_ctrls11_0.memoryStateTime::REF  32418620000                       # Time in different power states
system.mem_ctrls11_0.memoryStateTime::SREF 547021947428                       # Time in different power states
system.mem_ctrls11_0.memoryStateTime::PRE_PDN 393124443423                       # Time in different power states
system.mem_ctrls11_0.memoryStateTime::ACT  41321115655                       # Time in different power states
system.mem_ctrls11_0.memoryStateTime::ACT_PDN 503462650875                       # Time in different power states
system.mem_ctrls11_0.preBackEnergy         5855609760                       # Energy for precharge background per rank (pJ)
system.mem_ctrls11_0.preEnergy              702128130                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls11_0.prePowerDownEnergy  150962955360                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls11_0.readEnergy            1624492800                       # Energy for read commands per rank (pJ)
system.mem_ctrls11_0.refreshEnergy       76637617680.000015                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls11_0.selfRefreshEnergy   154194433260                       # Energy for self refresh per rank (pJ)
system.mem_ctrls11_0.totalEnergy         653524524840                       # Total energy per rank (pJ)
system.mem_ctrls11_0.totalIdleTime       1443471709844                       # Total Idle time Per DRAM Rank
system.mem_ctrls11_0.writeEnergy            524474280                       # Energy for write commands per rank (pJ)
system.mem_ctrls11_1.actBackEnergy        31979760510                       # Energy for active background per rank (pJ)
system.mem_ctrls11_1.actEnergy             1322963460                       # Energy for activate commands per rank (pJ)
system.mem_ctrls11_1.actPowerDownEnergy  229829539260                       # Energy for active power-down per rank (pJ)
system.mem_ctrls11_1.averagePower          427.292053                       # Core power per rank (mW)
system.mem_ctrls11_1.memoryStateTime::IDLE  11945122459                       # Time in different power states
system.mem_ctrls11_1.memoryStateTime::REF  32400160000                       # Time in different power states
system.mem_ctrls11_1.memoryStateTime::SREF 547399937590                       # Time in different power states
system.mem_ctrls11_1.memoryStateTime::PRE_PDN 392307908668                       # Time in different power states
system.mem_ctrls11_1.memoryStateTime::ACT  41067681425                       # Time in different power states
system.mem_ctrls11_1.memoryStateTime::ACT_PDN 504011829017                       # Time in different power states
system.mem_ctrls11_1.preBackEnergy         5840815680                       # Energy for precharge background per rank (pJ)
system.mem_ctrls11_1.preEnergy              703167960                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls11_1.prePowerDownEnergy  150648027360                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls11_1.readEnergy            1619387700                       # Energy for read commands per rank (pJ)
system.mem_ctrls11_1.refreshEnergy       76593978240.000015                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls11_1.selfRefreshEnergy   154286901240                       # Energy for self refresh per rank (pJ)
system.mem_ctrls11_1.totalEnergy         653386135950                       # Total energy per rank (pJ)
system.mem_ctrls11_1.totalIdleTime       1443607249041                       # Total Idle time Per DRAM Rank
system.mem_ctrls11_1.writeEnergy            529375860                       # Energy for write commands per rank (pJ)
system.mem_ctrls12.avgBusLat                  5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls12.avgGap                  2330183.88                       # Average gap between requests
system.mem_ctrls12.avgMemAccLat             129426.81                       # Average memory access latency per DRAM burst
system.mem_ctrls12.avgPriority_.ruby.dir_cntrl12::samples    656134.00                       # Average QoS priority value for accepted requests
system.mem_ctrls12.avgQLat                  110676.81                       # Average queueing delay per DRAM burst
system.mem_ctrls12.avgRdBW                      19.01                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls12.avgRdBWSys                   19.02                       # Average system read bandwidth in MiByte/s
system.mem_ctrls12.avgRdQLen                     1.01                       # Average read queue length when enqueuing
system.mem_ctrls12.avgWrBW                       8.45                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls12.avgWrBWSys                    8.45                       # Average system write bandwidth in MiByte/s
system.mem_ctrls12.avgWrQLen                    24.39                       # Average write queue length when enqueuing
system.mem_ctrls12.busUtil                       0.21                       # Data bus utilization in percentage
system.mem_ctrls12.busUtilRead                   0.15                       # Data bus utilization in percentage for reads
system.mem_ctrls12.busUtilWrite                  0.07                       # Data bus utilization in percentage for writes
system.mem_ctrls12.bw_read::.ruby.dir_cntrl12     19015813                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls12.bw_read::total            19015813                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls12.bw_total::.ruby.dir_cntrl12     27465634                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls12.bw_total::total           27465634                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls12.bw_write::.ruby.dir_cntrl12      8449821                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls12.bw_write::total            8449821                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls12.bytesPerActivate::samples       370281                       # Bytes accessed per row activation
system.mem_ctrls12.bytesPerActivate::mean   113.407666                       # Bytes accessed per row activation
system.mem_ctrls12.bytesPerActivate::gmean    86.984534                       # Bytes accessed per row activation
system.mem_ctrls12.bytesPerActivate::stdev   124.686171                       # Bytes accessed per row activation
system.mem_ctrls12.bytesPerActivate::0-127       280733     75.82%     75.82% # Bytes accessed per row activation
system.mem_ctrls12.bytesPerActivate::128-255        51940     14.03%     89.84% # Bytes accessed per row activation
system.mem_ctrls12.bytesPerActivate::256-383        16415      4.43%     94.28% # Bytes accessed per row activation
system.mem_ctrls12.bytesPerActivate::384-511        12330      3.33%     97.61% # Bytes accessed per row activation
system.mem_ctrls12.bytesPerActivate::512-639         2975      0.80%     98.41% # Bytes accessed per row activation
system.mem_ctrls12.bytesPerActivate::640-767         2158      0.58%     98.99% # Bytes accessed per row activation
system.mem_ctrls12.bytesPerActivate::768-895         1741      0.47%     99.46% # Bytes accessed per row activation
system.mem_ctrls12.bytesPerActivate::896-1023         1478      0.40%     99.86% # Bytes accessed per row activation
system.mem_ctrls12.bytesPerActivate::1024-1151          511      0.14%    100.00% # Bytes accessed per row activation
system.mem_ctrls12.bytesPerActivate::total       370281                       # Bytes accessed per row activation
system.mem_ctrls12.bytesReadDRAM             29071680                       # Total number of bytes read from DRAM
system.mem_ctrls12.bytesReadSys              29077696                       # Total read bytes from the system interface side
system.mem_ctrls12.bytesReadWrQ                  6016                       # Total number of bytes read from write queue
system.mem_ctrls12.bytesWritten              12920896                       # Total number of bytes written to DRAM
system.mem_ctrls12.bytesWrittenSys           12920896                       # Total written bytes from the system interface side
system.mem_ctrls12.bytes_read::.ruby.dir_cntrl12     29077696                       # Number of bytes read from this memory
system.mem_ctrls12.bytes_read::total         29077696                       # Number of bytes read from this memory
system.mem_ctrls12.bytes_written::.ruby.dir_cntrl12     12920896                       # Number of bytes written to this memory
system.mem_ctrls12.bytes_written::total      12920896                       # Number of bytes written to this memory
system.mem_ctrls12.masterReadAccesses::.ruby.dir_cntrl12       454339                       # Per-master read serviced memory accesses
system.mem_ctrls12.masterReadAvgLat::.ruby.dir_cntrl12    129400.04                       # Per-master read average memory access latency
system.mem_ctrls12.masterReadBytes::.ruby.dir_cntrl12     29071680                       # Per-master bytes read from memory
system.mem_ctrls12.masterReadRate::.ruby.dir_cntrl12 19011878.487934794277                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls12.masterReadTotalLat::.ruby.dir_cntrl12  58791482966                       # Per-master read total memory access latency
system.mem_ctrls12.masterWriteAccesses::.ruby.dir_cntrl12       201889                       # Per-master write serviced memory accesses
system.mem_ctrls12.masterWriteAvgLat::.ruby.dir_cntrl12 178031140.81                       # Per-master write average memory access latency
system.mem_ctrls12.masterWriteBytes::.ruby.dir_cntrl12     12920896                       # Per-master bytes write to memory
system.mem_ctrls12.masterWriteRate::.ruby.dir_cntrl12 8449821.431277543306                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls12.masterWriteTotalLat::.ruby.dir_cntrl12 35942528986049                       # Per-master write total memory access latency
system.mem_ctrls12.mergedWrBursts                   0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls12.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls12.numRdRetry                       0                       # Number of times read queue was full causing retry
system.mem_ctrls12.numReadWriteTurnArounds        11354                       # Number of turnarounds from READ to WRITE
system.mem_ctrls12.numStayReadState           1346927                       # Number of times bus staying in READ state
system.mem_ctrls12.numStayWriteState           198245                       # Number of times bus staying in WRITE state
system.mem_ctrls12.numWrRetry                       0                       # Number of times write queue was full causing retry
system.mem_ctrls12.numWriteReadTurnArounds        11354                       # Number of turnarounds from WRITE to READ
system.mem_ctrls12.num_reads::.ruby.dir_cntrl12       454339                       # Number of read requests responded to by this memory
system.mem_ctrls12.num_reads::total            454339                       # Number of read requests responded to by this memory
system.mem_ctrls12.num_writes::.ruby.dir_cntrl12       201889                       # Number of write requests responded to by this memory
system.mem_ctrls12.num_writes::total           201889                       # Number of write requests responded to by this memory
system.mem_ctrls12.pageHitRate                  43.57                       # Row buffer hit rate, read and write combined
system.mem_ctrls12.peakBW                    12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls12.perBankRdBursts::0           28689                       # Per bank write bursts
system.mem_ctrls12.perBankRdBursts::1           28620                       # Per bank write bursts
system.mem_ctrls12.perBankRdBursts::2           28635                       # Per bank write bursts
system.mem_ctrls12.perBankRdBursts::3           28553                       # Per bank write bursts
system.mem_ctrls12.perBankRdBursts::4           28463                       # Per bank write bursts
system.mem_ctrls12.perBankRdBursts::5           28322                       # Per bank write bursts
system.mem_ctrls12.perBankRdBursts::6           28172                       # Per bank write bursts
system.mem_ctrls12.perBankRdBursts::7           28054                       # Per bank write bursts
system.mem_ctrls12.perBankRdBursts::8           28279                       # Per bank write bursts
system.mem_ctrls12.perBankRdBursts::9           28530                       # Per bank write bursts
system.mem_ctrls12.perBankRdBursts::10          28068                       # Per bank write bursts
system.mem_ctrls12.perBankRdBursts::11          28366                       # Per bank write bursts
system.mem_ctrls12.perBankRdBursts::12          28214                       # Per bank write bursts
system.mem_ctrls12.perBankRdBursts::13          28664                       # Per bank write bursts
system.mem_ctrls12.perBankRdBursts::14          28256                       # Per bank write bursts
system.mem_ctrls12.perBankRdBursts::15          28360                       # Per bank write bursts
system.mem_ctrls12.perBankWrBursts::0           12646                       # Per bank write bursts
system.mem_ctrls12.perBankWrBursts::1           12653                       # Per bank write bursts
system.mem_ctrls12.perBankWrBursts::2           12604                       # Per bank write bursts
system.mem_ctrls12.perBankWrBursts::3           12614                       # Per bank write bursts
system.mem_ctrls12.perBankWrBursts::4           12564                       # Per bank write bursts
system.mem_ctrls12.perBankWrBursts::5           12527                       # Per bank write bursts
system.mem_ctrls12.perBankWrBursts::6           12459                       # Per bank write bursts
system.mem_ctrls12.perBankWrBursts::7           12451                       # Per bank write bursts
system.mem_ctrls12.perBankWrBursts::8           12544                       # Per bank write bursts
system.mem_ctrls12.perBankWrBursts::9           12641                       # Per bank write bursts
system.mem_ctrls12.perBankWrBursts::10          12656                       # Per bank write bursts
system.mem_ctrls12.perBankWrBursts::11          12784                       # Per bank write bursts
system.mem_ctrls12.perBankWrBursts::12          12767                       # Per bank write bursts
system.mem_ctrls12.perBankWrBursts::13          12805                       # Per bank write bursts
system.mem_ctrls12.perBankWrBursts::14          12575                       # Per bank write bursts
system.mem_ctrls12.perBankWrBursts::15          12599                       # Per bank write bursts
system.mem_ctrls12.priorityMaxLatency    0.089910935776                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls12.priorityMinLatency    0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls12.pwrStateResidencyTicks::UNDEFINED 2842160590737                       # Cumulative time (in ticks) in various power states
system.mem_ctrls12.rdPerTurnAround::samples        11354                       # Reads before turning the bus around for writes
system.mem_ctrls12.rdPerTurnAround::mean    40.007486                       # Reads before turning the bus around for writes
system.mem_ctrls12.rdPerTurnAround::gmean    29.830632                       # Reads before turning the bus around for writes
system.mem_ctrls12.rdPerTurnAround::stdev   579.127954                       # Reads before turning the bus around for writes
system.mem_ctrls12.rdPerTurnAround::0-2047        11353     99.99%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls12.rdPerTurnAround::61440-63487            1      0.01%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls12.rdPerTurnAround::total        11354                       # Reads before turning the bus around for writes
system.mem_ctrls12.rdQLenPdf::0                419601                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::1                 31722                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::2                  1785                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::3                   712                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::4                   326                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::5                    71                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::6                    24                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::7                     4                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::8                     0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::9                     0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::10                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::11                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::12                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::13                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::14                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::15                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::16                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::17                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::18                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::19                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::20                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::21                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::22                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::23                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::24                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::25                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::26                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::27                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::28                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::29                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::30                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::31                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.readBursts                  454339                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls12.readPktSize::0                   0                       # Read request sizes (log2)
system.mem_ctrls12.readPktSize::1                   0                       # Read request sizes (log2)
system.mem_ctrls12.readPktSize::2                   0                       # Read request sizes (log2)
system.mem_ctrls12.readPktSize::3                   0                       # Read request sizes (log2)
system.mem_ctrls12.readPktSize::4                   0                       # Read request sizes (log2)
system.mem_ctrls12.readPktSize::5                   0                       # Read request sizes (log2)
system.mem_ctrls12.readPktSize::6              454339                       # Read request sizes (log2)
system.mem_ctrls12.readReqs                    454339                       # Number of read requests accepted
system.mem_ctrls12.readRowHitRate               38.87                       # Row buffer hit rate for reads
system.mem_ctrls12.readRowHits                 176582                       # Number of row buffer hits during reads
system.mem_ctrls12.servicedByWrQ                   94                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls12.totBusLat               2271225000                       # Total ticks spent in databus transfers
system.mem_ctrls12.totGap                1529131907097                       # Total gap between requests
system.mem_ctrls12.totMemAccLat           58791482966                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls12.totQLat                50274389216                       # Total ticks spent queuing
system.mem_ctrls12.wrPerTurnAround::samples        11354                       # Writes before turning the bus around for reads
system.mem_ctrls12.wrPerTurnAround::mean    17.781311                       # Writes before turning the bus around for reads
system.mem_ctrls12.wrPerTurnAround::gmean    17.764167                       # Writes before turning the bus around for reads
system.mem_ctrls12.wrPerTurnAround::stdev     0.766721                       # Writes before turning the bus around for reads
system.mem_ctrls12.wrPerTurnAround::16           1526     13.44%     13.44% # Writes before turning the bus around for reads
system.mem_ctrls12.wrPerTurnAround::17            110      0.97%     14.41% # Writes before turning the bus around for reads
system.mem_ctrls12.wrPerTurnAround::18           9145     80.54%     94.95% # Writes before turning the bus around for reads
system.mem_ctrls12.wrPerTurnAround::19            504      4.44%     99.39% # Writes before turning the bus around for reads
system.mem_ctrls12.wrPerTurnAround::20             46      0.41%     99.80% # Writes before turning the bus around for reads
system.mem_ctrls12.wrPerTurnAround::21             13      0.11%     99.91% # Writes before turning the bus around for reads
system.mem_ctrls12.wrPerTurnAround::22              7      0.06%     99.97% # Writes before turning the bus around for reads
system.mem_ctrls12.wrPerTurnAround::23              2      0.02%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls12.wrPerTurnAround::24              1      0.01%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls12.wrPerTurnAround::total        11354                       # Writes before turning the bus around for reads
system.mem_ctrls12.wrQLenPdf::0                     0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::1                     0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::2                     0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::3                     0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::4                     0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::5                     0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::6                     0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::7                     0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::8                     0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::9                     0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::10                    0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::11                    0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::12                    0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::13                    0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::14                    0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::15                 9690                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::16                 9865                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::17                11213                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::18                11348                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::19                11400                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::20                11424                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::21                11436                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::22                11436                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::23                11412                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::24                11428                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::25                11434                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::26                11422                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::27                11413                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::28                11387                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::29                11388                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::30                11387                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::31                11378                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::32                11369                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::33                   36                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::34                   10                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::35                    5                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::36                    6                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::37                    1                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::38                    1                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::39                    0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::40                    0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::41                    0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::42                    0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::43                    0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::44                    0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::45                    0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::46                    0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::47                    0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::48                    0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::49                    0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::50                    0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::51                    0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::52                    0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::53                    0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::54                    0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::55                    0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::56                    0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::57                    0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::58                    0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::59                    0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::60                    0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::61                    0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::62                    0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::63                    0                       # What write queue length does an incoming req see
system.mem_ctrls12.writeBursts                 201889                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls12.writePktSize::0                  0                       # Write request sizes (log2)
system.mem_ctrls12.writePktSize::1                  0                       # Write request sizes (log2)
system.mem_ctrls12.writePktSize::2                  0                       # Write request sizes (log2)
system.mem_ctrls12.writePktSize::3                  0                       # Write request sizes (log2)
system.mem_ctrls12.writePktSize::4                  0                       # Write request sizes (log2)
system.mem_ctrls12.writePktSize::5                  0                       # Write request sizes (log2)
system.mem_ctrls12.writePktSize::6             201889                       # Write request sizes (log2)
system.mem_ctrls12.writeReqs                   201889                       # Number of write requests accepted
system.mem_ctrls12.writeRowHitRate              54.12                       # Row buffer hit rate for writes
system.mem_ctrls12.writeRowHits                109272                       # Number of row buffer hits during writes
system.mem_ctrls12_0.actBackEnergy        32146068840                       # Energy for active background per rank (pJ)
system.mem_ctrls12_0.actEnergy             1320771480                       # Energy for activate commands per rank (pJ)
system.mem_ctrls12_0.actPowerDownEnergy  229917464040                       # Energy for active power-down per rank (pJ)
system.mem_ctrls12_0.averagePower          427.575459                       # Core power per rank (mW)
system.mem_ctrls12_0.memoryStateTime::IDLE  11990434331                       # Time in different power states
system.mem_ctrls12_0.memoryStateTime::REF  32446440000                       # Time in different power states
system.mem_ctrls12_0.memoryStateTime::SREF 545975004090                       # Time in different power states
system.mem_ctrls12_0.memoryStateTime::PRE_PDN 393105686299                       # Time in different power states
system.mem_ctrls12_0.memoryStateTime::ACT  41413942091                       # Time in different power states
system.mem_ctrls12_0.memoryStateTime::ACT_PDN 504200994916                       # Time in different power states
system.mem_ctrls12_0.preBackEnergy         5868472320                       # Energy for precharge background per rank (pJ)
system.mem_ctrls12_0.preEnergy              702002895                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls12_0.prePowerDownEnergy  150953159520                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls12_0.readEnergy            1624421400                       # Energy for read commands per rank (pJ)
system.mem_ctrls12_0.refreshEnergy       76703384160.000015                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls12_0.selfRefreshEnergy   154027424940                       # Energy for self refresh per rank (pJ)
system.mem_ctrls12_0.totalEnergy         653819501985                       # Total energy per rank (pJ)
system.mem_ctrls12_0.totalIdleTime       1443280112089                       # Total Idle time Per DRAM Rank
system.mem_ctrls12_0.writeEnergy            524703960                       # Energy for write commands per rank (pJ)
system.mem_ctrls12_1.actBackEnergy        32055890850                       # Energy for active background per rank (pJ)
system.mem_ctrls12_1.actEnergy             1323042000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls12_1.actPowerDownEnergy  229810763460                       # Energy for active power-down per rank (pJ)
system.mem_ctrls12_1.averagePower          427.692205                       # Core power per rank (mW)
system.mem_ctrls12_1.memoryStateTime::IDLE  12005751690                       # Time in different power states
system.mem_ctrls12_1.memoryStateTime::REF  32471140000                       # Time in different power states
system.mem_ctrls12_1.memoryStateTime::SREF 545212335139                       # Time in different power states
system.mem_ctrls12_1.memoryStateTime::PRE_PDN 394304712504                       # Time in different power states
system.mem_ctrls12_1.memoryStateTime::ACT  41167803139                       # Time in different power states
system.mem_ctrls12_1.memoryStateTime::ACT_PDN 503970928655                       # Time in different power states
system.mem_ctrls12_1.preBackEnergy         5867467680                       # Energy for precharge background per rank (pJ)
system.mem_ctrls12_1.preEnergy              703213500                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls12_1.prePowerDownEnergy  151413511200                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls12_1.readEnergy            1618909320                       # Energy for read commands per rank (pJ)
system.mem_ctrls12_1.refreshEnergy       76761774960.000015                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls12_1.selfRefreshEnergy   153884372100                       # Energy for self refresh per rank (pJ)
system.mem_ctrls12_1.totalEnergy         653998021470                       # Total energy per rank (pJ)
system.mem_ctrls12_1.totalIdleTime       1443378209016                       # Total Idle time Per DRAM Rank
system.mem_ctrls12_1.writeEnergy            529156620                       # Energy for write commands per rank (pJ)
system.mem_ctrls13.avgBusLat                  5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls13.avgGap                  2330042.69                       # Average gap between requests
system.mem_ctrls13.avgMemAccLat             128991.30                       # Average memory access latency per DRAM burst
system.mem_ctrls13.avgPriority_.ruby.dir_cntrl13::samples    656151.00                       # Average QoS priority value for accepted requests
system.mem_ctrls13.avgQLat                  110241.30                       # Average queueing delay per DRAM burst
system.mem_ctrls13.avgRdBW                      19.01                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls13.avgRdBWSys                   19.02                       # Average system read bandwidth in MiByte/s
system.mem_ctrls13.avgRdQLen                     1.01                       # Average read queue length when enqueuing
system.mem_ctrls13.avgWrBW                       8.45                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls13.avgWrBWSys                    8.45                       # Average system write bandwidth in MiByte/s
system.mem_ctrls13.avgWrQLen                    24.64                       # Average write queue length when enqueuing
system.mem_ctrls13.busUtil                       0.21                       # Data bus utilization in percentage
system.mem_ctrls13.busUtilRead                   0.15                       # Data bus utilization in percentage for reads
system.mem_ctrls13.busUtilWrite                  0.07                       # Data bus utilization in percentage for writes
system.mem_ctrls13.bw_read::.ruby.dir_cntrl13     19015687                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls13.bw_read::total            19015687                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls13.bw_total::.ruby.dir_cntrl13     27467308                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls13.bw_total::total           27467308                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls13.bw_write::.ruby.dir_cntrl13      8451621                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls13.bw_write::total            8451621                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls13.bytesPerActivate::samples       370144                       # Bytes accessed per row activation
system.mem_ctrls13.bytesPerActivate::mean   113.451716                       # Bytes accessed per row activation
system.mem_ctrls13.bytesPerActivate::gmean    87.044470                       # Bytes accessed per row activation
system.mem_ctrls13.bytesPerActivate::stdev   124.293234                       # Bytes accessed per row activation
system.mem_ctrls13.bytesPerActivate::0-127       280428     75.76%     75.76% # Bytes accessed per row activation
system.mem_ctrls13.bytesPerActivate::128-255        52006     14.05%     89.81% # Bytes accessed per row activation
system.mem_ctrls13.bytesPerActivate::256-383        16307      4.41%     94.22% # Bytes accessed per row activation
system.mem_ctrls13.bytesPerActivate::384-511        12534      3.39%     97.60% # Bytes accessed per row activation
system.mem_ctrls13.bytesPerActivate::512-639         3077      0.83%     98.44% # Bytes accessed per row activation
system.mem_ctrls13.bytesPerActivate::640-767         2126      0.57%     99.01% # Bytes accessed per row activation
system.mem_ctrls13.bytesPerActivate::768-895         1801      0.49%     99.50% # Bytes accessed per row activation
system.mem_ctrls13.bytesPerActivate::896-1023         1388      0.37%     99.87% # Bytes accessed per row activation
system.mem_ctrls13.bytesPerActivate::1024-1151          477      0.13%    100.00% # Bytes accessed per row activation
system.mem_ctrls13.bytesPerActivate::total       370144                       # Bytes accessed per row activation
system.mem_ctrls13.bytesReadDRAM             29070016                       # Total number of bytes read from DRAM
system.mem_ctrls13.bytesReadSys              29077504                       # Total read bytes from the system interface side
system.mem_ctrls13.bytesReadWrQ                  7488                       # Total number of bytes read from write queue
system.mem_ctrls13.bytesWritten              12923648                       # Total number of bytes written to DRAM
system.mem_ctrls13.bytesWrittenSys           12923648                       # Total written bytes from the system interface side
system.mem_ctrls13.bytes_read::.ruby.dir_cntrl13     29077504                       # Number of bytes read from this memory
system.mem_ctrls13.bytes_read::total         29077504                       # Number of bytes read from this memory
system.mem_ctrls13.bytes_written::.ruby.dir_cntrl13     12923648                       # Number of bytes written to this memory
system.mem_ctrls13.bytes_written::total      12923648                       # Number of bytes written to this memory
system.mem_ctrls13.masterReadAccesses::.ruby.dir_cntrl13       454336                       # Per-master read serviced memory accesses
system.mem_ctrls13.masterReadAvgLat::.ruby.dir_cntrl13    128958.08                       # Per-master read average memory access latency
system.mem_ctrls13.masterReadBytes::.ruby.dir_cntrl13     29070016                       # Per-master bytes read from memory
system.mem_ctrls13.masterReadRate::.ruby.dir_cntrl13 19010790.289185911417                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls13.masterReadTotalLat::.ruby.dir_cntrl13  58590300179                       # Per-master read total memory access latency
system.mem_ctrls13.masterWriteAccesses::.ruby.dir_cntrl13       201932                       # Per-master write serviced memory accesses
system.mem_ctrls13.masterWriteAvgLat::.ruby.dir_cntrl13 179568615.49                       # Per-master write average memory access latency
system.mem_ctrls13.masterWriteBytes::.ruby.dir_cntrl13     12923648                       # Per-master bytes write to memory
system.mem_ctrls13.masterWriteRate::.ruby.dir_cntrl13 8451621.144593004137                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls13.masterWriteTotalLat::.ruby.dir_cntrl13 36260649663664                       # Per-master write total memory access latency
system.mem_ctrls13.mergedWrBursts                   0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls13.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls13.numRdRetry                       0                       # Number of times read queue was full causing retry
system.mem_ctrls13.numReadWriteTurnArounds        11401                       # Number of turnarounds from READ to WRITE
system.mem_ctrls13.numStayReadState           1344888                       # Number of times bus staying in READ state
system.mem_ctrls13.numStayWriteState           198977                       # Number of times bus staying in WRITE state
system.mem_ctrls13.numWrRetry                       0                       # Number of times write queue was full causing retry
system.mem_ctrls13.numWriteReadTurnArounds        11401                       # Number of turnarounds from WRITE to READ
system.mem_ctrls13.num_reads::.ruby.dir_cntrl13       454336                       # Number of read requests responded to by this memory
system.mem_ctrls13.num_reads::total            454336                       # Number of read requests responded to by this memory
system.mem_ctrls13.num_writes::.ruby.dir_cntrl13       201932                       # Number of write requests responded to by this memory
system.mem_ctrls13.num_writes::total           201932                       # Number of write requests responded to by this memory
system.mem_ctrls13.pageHitRate                  43.59                       # Row buffer hit rate, read and write combined
system.mem_ctrls13.peakBW                    12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls13.perBankRdBursts::0           28695                       # Per bank write bursts
system.mem_ctrls13.perBankRdBursts::1           28614                       # Per bank write bursts
system.mem_ctrls13.perBankRdBursts::2           28587                       # Per bank write bursts
system.mem_ctrls13.perBankRdBursts::3           28559                       # Per bank write bursts
system.mem_ctrls13.perBankRdBursts::4           28507                       # Per bank write bursts
system.mem_ctrls13.perBankRdBursts::5           28349                       # Per bank write bursts
system.mem_ctrls13.perBankRdBursts::6           28150                       # Per bank write bursts
system.mem_ctrls13.perBankRdBursts::7           28084                       # Per bank write bursts
system.mem_ctrls13.perBankRdBursts::8           28251                       # Per bank write bursts
system.mem_ctrls13.perBankRdBursts::9           28508                       # Per bank write bursts
system.mem_ctrls13.perBankRdBursts::10          28105                       # Per bank write bursts
system.mem_ctrls13.perBankRdBursts::11          28331                       # Per bank write bursts
system.mem_ctrls13.perBankRdBursts::12          28216                       # Per bank write bursts
system.mem_ctrls13.perBankRdBursts::13          28668                       # Per bank write bursts
system.mem_ctrls13.perBankRdBursts::14          28284                       # Per bank write bursts
system.mem_ctrls13.perBankRdBursts::15          28311                       # Per bank write bursts
system.mem_ctrls13.perBankWrBursts::0           12623                       # Per bank write bursts
system.mem_ctrls13.perBankWrBursts::1           12672                       # Per bank write bursts
system.mem_ctrls13.perBankWrBursts::2           12563                       # Per bank write bursts
system.mem_ctrls13.perBankWrBursts::3           12628                       # Per bank write bursts
system.mem_ctrls13.perBankWrBursts::4           12600                       # Per bank write bursts
system.mem_ctrls13.perBankWrBursts::5           12549                       # Per bank write bursts
system.mem_ctrls13.perBankWrBursts::6           12451                       # Per bank write bursts
system.mem_ctrls13.perBankWrBursts::7           12459                       # Per bank write bursts
system.mem_ctrls13.perBankWrBursts::8           12518                       # Per bank write bursts
system.mem_ctrls13.perBankWrBursts::9           12636                       # Per bank write bursts
system.mem_ctrls13.perBankWrBursts::10          12681                       # Per bank write bursts
system.mem_ctrls13.perBankWrBursts::11          12777                       # Per bank write bursts
system.mem_ctrls13.perBankWrBursts::12          12767                       # Per bank write bursts
system.mem_ctrls13.perBankWrBursts::13          12814                       # Per bank write bursts
system.mem_ctrls13.perBankWrBursts::14          12605                       # Per bank write bursts
system.mem_ctrls13.perBankWrBursts::15          12589                       # Per bank write bursts
system.mem_ctrls13.priorityMaxLatency    0.093422862160                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls13.priorityMinLatency    0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls13.pwrStateResidencyTicks::UNDEFINED 2842160590737                       # Cumulative time (in ticks) in various power states
system.mem_ctrls13.rdPerTurnAround::samples        11401                       # Reads before turning the bus around for writes
system.mem_ctrls13.rdPerTurnAround::mean    39.839400                       # Reads before turning the bus around for writes
system.mem_ctrls13.rdPerTurnAround::gmean    29.675333                       # Reads before turning the bus around for writes
system.mem_ctrls13.rdPerTurnAround::stdev   570.442679                       # Reads before turning the bus around for writes
system.mem_ctrls13.rdPerTurnAround::0-2047        11400     99.99%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls13.rdPerTurnAround::59392-61439            1      0.01%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls13.rdPerTurnAround::total        11401                       # Reads before turning the bus around for writes
system.mem_ctrls13.rdQLenPdf::0                419188                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::1                 31501                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::2                  2335                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::3                   784                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::4                   343                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::5                    44                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::6                    15                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::7                     4                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::8                     3                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::9                     2                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::10                    0                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::11                    0                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::12                    0                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::13                    0                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::14                    0                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::15                    0                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::16                    0                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::17                    0                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::18                    0                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::19                    0                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::20                    0                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::21                    0                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::22                    0                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::23                    0                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::24                    0                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::25                    0                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::26                    0                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::27                    0                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::28                    0                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::29                    0                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::30                    0                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::31                    0                       # What read queue length does an incoming req see
system.mem_ctrls13.readBursts                  454336                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls13.readPktSize::0                   0                       # Read request sizes (log2)
system.mem_ctrls13.readPktSize::1                   0                       # Read request sizes (log2)
system.mem_ctrls13.readPktSize::2                   0                       # Read request sizes (log2)
system.mem_ctrls13.readPktSize::3                   0                       # Read request sizes (log2)
system.mem_ctrls13.readPktSize::4                   0                       # Read request sizes (log2)
system.mem_ctrls13.readPktSize::5                   0                       # Read request sizes (log2)
system.mem_ctrls13.readPktSize::6              454336                       # Read request sizes (log2)
system.mem_ctrls13.readReqs                    454336                       # Number of read requests accepted
system.mem_ctrls13.readRowHitRate               38.87                       # Row buffer hit rate for reads
system.mem_ctrls13.readRowHits                 176571                       # Number of row buffer hits during reads
system.mem_ctrls13.servicedByWrQ                  117                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls13.totBusLat               2271095000                       # Total ticks spent in databus transfers
system.mem_ctrls13.totGap                1529132452884                       # Total gap between requests
system.mem_ctrls13.totMemAccLat           58590300179                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls13.totQLat                50073693929                       # Total ticks spent queuing
system.mem_ctrls13.wrPerTurnAround::samples        11401                       # Writes before turning the bus around for reads
system.mem_ctrls13.wrPerTurnAround::mean    17.711780                       # Writes before turning the bus around for reads
system.mem_ctrls13.wrPerTurnAround::gmean    17.690780                       # Writes before turning the bus around for reads
system.mem_ctrls13.wrPerTurnAround::stdev     0.851671                       # Writes before turning the bus around for reads
system.mem_ctrls13.wrPerTurnAround::16           1939     17.01%     17.01% # Writes before turning the bus around for reads
system.mem_ctrls13.wrPerTurnAround::17            139      1.22%     18.23% # Writes before turning the bus around for reads
system.mem_ctrls13.wrPerTurnAround::18           8745     76.70%     94.93% # Writes before turning the bus around for reads
system.mem_ctrls13.wrPerTurnAround::19            500      4.39%     99.32% # Writes before turning the bus around for reads
system.mem_ctrls13.wrPerTurnAround::20             41      0.36%     99.68% # Writes before turning the bus around for reads
system.mem_ctrls13.wrPerTurnAround::21             14      0.12%     99.80% # Writes before turning the bus around for reads
system.mem_ctrls13.wrPerTurnAround::22             17      0.15%     99.95% # Writes before turning the bus around for reads
system.mem_ctrls13.wrPerTurnAround::23              1      0.01%     99.96% # Writes before turning the bus around for reads
system.mem_ctrls13.wrPerTurnAround::24              2      0.02%     99.97% # Writes before turning the bus around for reads
system.mem_ctrls13.wrPerTurnAround::25              2      0.02%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls13.wrPerTurnAround::26              1      0.01%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls13.wrPerTurnAround::total        11401                       # Writes before turning the bus around for reads
system.mem_ctrls13.wrQLenPdf::0                     0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::1                     0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::2                     0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::3                     0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::4                     0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::5                     0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::6                     0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::7                     0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::8                     0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::9                     0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::10                    0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::11                    0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::12                    0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::13                    0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::14                    0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::15                 9291                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::16                 9499                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::17                11191                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::18                11383                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::19                11415                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::20                11443                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::21                11460                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::22                11494                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::23                11481                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::24                11489                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::25                11510                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::26                11469                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::27                11482                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::28                11452                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::29                11454                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::30                11464                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::31                11447                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::32                11419                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::33                   54                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::34                   15                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::35                    8                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::36                    4                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::37                    3                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::38                    2                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::39                    2                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::40                    1                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::41                    0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::42                    0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::43                    0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::44                    0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::45                    0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::46                    0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::47                    0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::48                    0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::49                    0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::50                    0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::51                    0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::52                    0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::53                    0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::54                    0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::55                    0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::56                    0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::57                    0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::58                    0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::59                    0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::60                    0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::61                    0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::62                    0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::63                    0                       # What write queue length does an incoming req see
system.mem_ctrls13.writeBursts                 201932                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls13.writePktSize::0                  0                       # Write request sizes (log2)
system.mem_ctrls13.writePktSize::1                  0                       # Write request sizes (log2)
system.mem_ctrls13.writePktSize::2                  0                       # Write request sizes (log2)
system.mem_ctrls13.writePktSize::3                  0                       # Write request sizes (log2)
system.mem_ctrls13.writePktSize::4                  0                       # Write request sizes (log2)
system.mem_ctrls13.writePktSize::5                  0                       # Write request sizes (log2)
system.mem_ctrls13.writePktSize::6             201932                       # Write request sizes (log2)
system.mem_ctrls13.writeReqs                   201932                       # Number of write requests accepted
system.mem_ctrls13.writeRowHitRate              54.19                       # Row buffer hit rate for writes
system.mem_ctrls13.writeRowHits                109435                       # Number of row buffer hits during writes
system.mem_ctrls13_0.actBackEnergy        32136410190                       # Energy for active background per rank (pJ)
system.mem_ctrls13_0.actEnergy             1320964260                       # Energy for activate commands per rank (pJ)
system.mem_ctrls13_0.actPowerDownEnergy  230182707270                       # Energy for active power-down per rank (pJ)
system.mem_ctrls13_0.averagePower          427.795971                       # Core power per rank (mW)
system.mem_ctrls13_0.memoryStateTime::IDLE  11982966856                       # Time in different power states
system.mem_ctrls13_0.memoryStateTime::REF  32491680000                       # Time in different power states
system.mem_ctrls13_0.memoryStateTime::SREF 544616326069                       # Time in different power states
system.mem_ctrls13_0.memoryStateTime::PRE_PDN 393909328839                       # Time in different power states
system.mem_ctrls13_0.memoryStateTime::ACT  41348959624                       # Time in different power states
system.mem_ctrls13_0.memoryStateTime::ACT_PDN 504786016348                       # Time in different power states
system.mem_ctrls13_0.preBackEnergy         5866167840                       # Energy for precharge background per rank (pJ)
system.mem_ctrls13_0.preEnergy              702097770                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls13_0.prePowerDownEnergy  151261188480                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls13_0.readEnergy            1624678440                       # Energy for read commands per rank (pJ)
system.mem_ctrls13_0.refreshEnergy       76810331520.000015                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls13_0.selfRefreshEnergy   153695055660                       # Energy for self refresh per rank (pJ)
system.mem_ctrls13_0.totalEnergy         654156693300                       # Total energy per rank (pJ)
system.mem_ctrls13_0.totalIdleTime       1443310744612                       # Total Idle time Per DRAM Rank
system.mem_ctrls13_0.writeEnergy            524844900                       # Energy for write commands per rank (pJ)
system.mem_ctrls13_1.actBackEnergy        32135783760                       # Energy for active background per rank (pJ)
system.mem_ctrls13_1.actEnergy             1321892460                       # Energy for activate commands per rank (pJ)
system.mem_ctrls13_1.actPowerDownEnergy  229559977140                       # Energy for active power-down per rank (pJ)
system.mem_ctrls13_1.averagePower          427.598333                       # Core power per rank (mW)
system.mem_ctrls13_1.memoryStateTime::IDLE  11986982153                       # Time in different power states
system.mem_ctrls13_1.memoryStateTime::REF  32461780000                       # Time in different power states
system.mem_ctrls13_1.memoryStateTime::SREF 545516692700                       # Time in different power states
system.mem_ctrls13_1.memoryStateTime::PRE_PDN 394391846806                       # Time in different power states
system.mem_ctrls13_1.memoryStateTime::ACT  41355430494                       # Time in different power states
system.mem_ctrls13_1.memoryStateTime::ACT_PDN 503419934312                       # Time in different power states
system.mem_ctrls13_1.preBackEnergy         5860310400                       # Energy for precharge background per rank (pJ)
system.mem_ctrls13_1.preEnergy              702598710                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls13_1.prePowerDownEnergy  151446860160                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls13_1.readEnergy            1618466640                       # Energy for read commands per rank (pJ)
system.mem_ctrls13_1.refreshEnergy       76739647920.000015                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls13_1.selfRefreshEnergy   153908039460                       # Energy for self refresh per rank (pJ)
system.mem_ctrls13_1.totalEnergy         653854478550                       # Total energy per rank (pJ)
system.mem_ctrls13_1.totalIdleTime       1443223992772                       # Total Idle time Per DRAM Rank
system.mem_ctrls13_1.writeEnergy            529240140                       # Energy for write commands per rank (pJ)
system.mem_ctrls14.avgBusLat                  5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls14.avgGap                  2329407.32                       # Average gap between requests
system.mem_ctrls14.avgMemAccLat             129392.63                       # Average memory access latency per DRAM burst
system.mem_ctrls14.avgPriority_.ruby.dir_cntrl14::samples    656356.00                       # Average QoS priority value for accepted requests
system.mem_ctrls14.avgQLat                  110642.63                       # Average queueing delay per DRAM burst
system.mem_ctrls14.avgRdBW                      19.02                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls14.avgRdBWSys                   19.02                       # Average system read bandwidth in MiByte/s
system.mem_ctrls14.avgRdQLen                     1.01                       # Average read queue length when enqueuing
system.mem_ctrls14.avgWrBW                       8.45                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls14.avgWrBWSys                    8.45                       # Average system write bandwidth in MiByte/s
system.mem_ctrls14.avgWrQLen                    24.45                       # Average write queue length when enqueuing
system.mem_ctrls14.busUtil                       0.21                       # Data bus utilization in percentage
system.mem_ctrls14.busUtilRead                   0.15                       # Data bus utilization in percentage for reads
system.mem_ctrls14.busUtilWrite                  0.07                       # Data bus utilization in percentage for writes
system.mem_ctrls14.bw_read::.ruby.dir_cntrl14     19023221                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls14.bw_read::total            19023221                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls14.bw_total::.ruby.dir_cntrl14     27474800                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls14.bw_total::total           27474800                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls14.bw_write::.ruby.dir_cntrl14      8451579                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls14.bw_write::total            8451579                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls14.bytesPerActivate::samples       370450                       # Bytes accessed per row activation
system.mem_ctrls14.bytesPerActivate::mean   113.393764                       # Bytes accessed per row activation
system.mem_ctrls14.bytesPerActivate::gmean    86.975830                       # Bytes accessed per row activation
system.mem_ctrls14.bytesPerActivate::stdev   124.381815                       # Bytes accessed per row activation
system.mem_ctrls14.bytesPerActivate::0-127       281061     75.87%     75.87% # Bytes accessed per row activation
system.mem_ctrls14.bytesPerActivate::128-255        51595     13.93%     89.80% # Bytes accessed per row activation
system.mem_ctrls14.bytesPerActivate::256-383        16509      4.46%     94.25% # Bytes accessed per row activation
system.mem_ctrls14.bytesPerActivate::384-511        12347      3.33%     97.59% # Bytes accessed per row activation
system.mem_ctrls14.bytesPerActivate::512-639         3136      0.85%     98.43% # Bytes accessed per row activation
system.mem_ctrls14.bytesPerActivate::640-767         2150      0.58%     99.01% # Bytes accessed per row activation
system.mem_ctrls14.bytesPerActivate::768-895         1756      0.47%     99.49% # Bytes accessed per row activation
system.mem_ctrls14.bytesPerActivate::896-1023         1428      0.39%     99.87% # Bytes accessed per row activation
system.mem_ctrls14.bytesPerActivate::1024-1151          468      0.13%    100.00% # Bytes accessed per row activation
system.mem_ctrls14.bytesPerActivate::total       370450                       # Bytes accessed per row activation
system.mem_ctrls14.bytesReadDRAM             29083200                       # Total number of bytes read from DRAM
system.mem_ctrls14.bytesReadSys              29089024                       # Total read bytes from the system interface side
system.mem_ctrls14.bytesReadWrQ                  5824                       # Total number of bytes read from write queue
system.mem_ctrls14.bytesWritten              12923584                       # Total number of bytes written to DRAM
system.mem_ctrls14.bytesWrittenSys           12923584                       # Total written bytes from the system interface side
system.mem_ctrls14.bytes_read::.ruby.dir_cntrl14     29089024                       # Number of bytes read from this memory
system.mem_ctrls14.bytes_read::total         29089024                       # Number of bytes read from this memory
system.mem_ctrls14.bytes_written::.ruby.dir_cntrl14     12923584                       # Number of bytes written to this memory
system.mem_ctrls14.bytes_written::total      12923584                       # Number of bytes written to this memory
system.mem_ctrls14.masterReadAccesses::.ruby.dir_cntrl14       454516                       # Per-master read serviced memory accesses
system.mem_ctrls14.masterReadAvgLat::.ruby.dir_cntrl14    129366.72                       # Per-master read average memory access latency
system.mem_ctrls14.masterReadBytes::.ruby.dir_cntrl14     29083200                       # Per-master bytes read from memory
system.mem_ctrls14.masterReadRate::.ruby.dir_cntrl14 19019412.171580906957                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls14.masterReadTotalLat::.ruby.dir_cntrl14  58799243703                       # Per-master read total memory access latency
system.mem_ctrls14.masterWriteAccesses::.ruby.dir_cntrl14       201931                       # Per-master write serviced memory accesses
system.mem_ctrls14.masterWriteAvgLat::.ruby.dir_cntrl14 178510189.78                       # Per-master write average memory access latency
system.mem_ctrls14.masterWriteBytes::.ruby.dir_cntrl14     12923584                       # Per-master bytes write to memory
system.mem_ctrls14.masterWriteRate::.ruby.dir_cntrl14 8451579.290794970468                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls14.masterWriteTotalLat::.ruby.dir_cntrl14 36046741133318                       # Per-master write total memory access latency
system.mem_ctrls14.mergedWrBursts                   0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls14.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls14.numRdRetry                       0                       # Number of times read queue was full causing retry
system.mem_ctrls14.numReadWriteTurnArounds        11378                       # Number of turnarounds from READ to WRITE
system.mem_ctrls14.numStayReadState           1346610                       # Number of times bus staying in READ state
system.mem_ctrls14.numStayWriteState           198735                       # Number of times bus staying in WRITE state
system.mem_ctrls14.numWrRetry                       0                       # Number of times write queue was full causing retry
system.mem_ctrls14.numWriteReadTurnArounds        11378                       # Number of turnarounds from WRITE to READ
system.mem_ctrls14.num_reads::.ruby.dir_cntrl14       454516                       # Number of read requests responded to by this memory
system.mem_ctrls14.num_reads::total            454516                       # Number of read requests responded to by this memory
system.mem_ctrls14.num_writes::.ruby.dir_cntrl14       201931                       # Number of write requests responded to by this memory
system.mem_ctrls14.num_writes::total           201931                       # Number of write requests responded to by this memory
system.mem_ctrls14.pageHitRate                  43.56                       # Row buffer hit rate, read and write combined
system.mem_ctrls14.peakBW                    12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls14.perBankRdBursts::0           28755                       # Per bank write bursts
system.mem_ctrls14.perBankRdBursts::1           28662                       # Per bank write bursts
system.mem_ctrls14.perBankRdBursts::2           28623                       # Per bank write bursts
system.mem_ctrls14.perBankRdBursts::3           28498                       # Per bank write bursts
system.mem_ctrls14.perBankRdBursts::4           28489                       # Per bank write bursts
system.mem_ctrls14.perBankRdBursts::5           28371                       # Per bank write bursts
system.mem_ctrls14.perBankRdBursts::6           28203                       # Per bank write bursts
system.mem_ctrls14.perBankRdBursts::7           28017                       # Per bank write bursts
system.mem_ctrls14.perBankRdBursts::8           28263                       # Per bank write bursts
system.mem_ctrls14.perBankRdBursts::9           28563                       # Per bank write bursts
system.mem_ctrls14.perBankRdBursts::10          28074                       # Per bank write bursts
system.mem_ctrls14.perBankRdBursts::11          28361                       # Per bank write bursts
system.mem_ctrls14.perBankRdBursts::12          28255                       # Per bank write bursts
system.mem_ctrls14.perBankRdBursts::13          28694                       # Per bank write bursts
system.mem_ctrls14.perBankRdBursts::14          28229                       # Per bank write bursts
system.mem_ctrls14.perBankRdBursts::15          28368                       # Per bank write bursts
system.mem_ctrls14.perBankWrBursts::0           12649                       # Per bank write bursts
system.mem_ctrls14.perBankWrBursts::1           12673                       # Per bank write bursts
system.mem_ctrls14.perBankWrBursts::2           12581                       # Per bank write bursts
system.mem_ctrls14.perBankWrBursts::3           12597                       # Per bank write bursts
system.mem_ctrls14.perBankWrBursts::4           12573                       # Per bank write bursts
system.mem_ctrls14.perBankWrBursts::5           12550                       # Per bank write bursts
system.mem_ctrls14.perBankWrBursts::6           12476                       # Per bank write bursts
system.mem_ctrls14.perBankWrBursts::7           12422                       # Per bank write bursts
system.mem_ctrls14.perBankWrBursts::8           12512                       # Per bank write bursts
system.mem_ctrls14.perBankWrBursts::9           12671                       # Per bank write bursts
system.mem_ctrls14.perBankWrBursts::10          12666                       # Per bank write bursts
system.mem_ctrls14.perBankWrBursts::11          12775                       # Per bank write bursts
system.mem_ctrls14.perBankWrBursts::12          12764                       # Per bank write bursts
system.mem_ctrls14.perBankWrBursts::13          12843                       # Per bank write bursts
system.mem_ctrls14.perBankWrBursts::14          12582                       # Per bank write bursts
system.mem_ctrls14.perBankWrBursts::15          12597                       # Per bank write bursts
system.mem_ctrls14.priorityMaxLatency    0.086552805094                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls14.priorityMinLatency    0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls14.pwrStateResidencyTicks::UNDEFINED 2842160590737                       # Cumulative time (in ticks) in various power states
system.mem_ctrls14.rdPerTurnAround::samples        11378                       # Reads before turning the bus around for writes
system.mem_ctrls14.rdPerTurnAround::mean    39.935490                       # Reads before turning the bus around for writes
system.mem_ctrls14.rdPerTurnAround::gmean    29.736322                       # Reads before turning the bus around for writes
system.mem_ctrls14.rdPerTurnAround::stdev   571.610961                       # Reads before turning the bus around for writes
system.mem_ctrls14.rdPerTurnAround::0-2047        11377     99.99%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls14.rdPerTurnAround::59392-61439            1      0.01%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls14.rdPerTurnAround::total        11378                       # Reads before turning the bus around for writes
system.mem_ctrls14.rdQLenPdf::0                419457                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::1                 31704                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::2                  1811                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::3                   820                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::4                   517                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::5                    79                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::6                    32                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::7                     5                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::8                     0                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::9                     0                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::10                    0                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::11                    0                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::12                    0                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::13                    0                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::14                    0                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::15                    0                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::16                    0                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::17                    0                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::18                    0                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::19                    0                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::20                    0                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::21                    0                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::22                    0                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::23                    0                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::24                    0                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::25                    0                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::26                    0                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::27                    0                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::28                    0                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::29                    0                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::30                    0                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::31                    0                       # What read queue length does an incoming req see
system.mem_ctrls14.readBursts                  454516                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls14.readPktSize::0                   0                       # Read request sizes (log2)
system.mem_ctrls14.readPktSize::1                   0                       # Read request sizes (log2)
system.mem_ctrls14.readPktSize::2                   0                       # Read request sizes (log2)
system.mem_ctrls14.readPktSize::3                   0                       # Read request sizes (log2)
system.mem_ctrls14.readPktSize::4                   0                       # Read request sizes (log2)
system.mem_ctrls14.readPktSize::5                   0                       # Read request sizes (log2)
system.mem_ctrls14.readPktSize::6              454516                       # Read request sizes (log2)
system.mem_ctrls14.readReqs                    454516                       # Number of read requests accepted
system.mem_ctrls14.readRowHitRate               38.88                       # Row buffer hit rate for reads
system.mem_ctrls14.readRowHits                 176700                       # Number of row buffer hits during reads
system.mem_ctrls14.servicedByWrQ                   91                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls14.totBusLat               2272125000                       # Total ticks spent in databus transfers
system.mem_ctrls14.totGap                1529132450220                       # Total gap between requests
system.mem_ctrls14.totMemAccLat           58799243703                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls14.totQLat                50278774953                       # Total ticks spent queuing
system.mem_ctrls14.wrPerTurnAround::samples        11378                       # Writes before turning the bus around for reads
system.mem_ctrls14.wrPerTurnAround::mean    17.747495                       # Writes before turning the bus around for reads
system.mem_ctrls14.wrPerTurnAround::gmean    17.728522                       # Writes before turning the bus around for reads
system.mem_ctrls14.wrPerTurnAround::stdev     0.807778                       # Writes before turning the bus around for reads
system.mem_ctrls14.wrPerTurnAround::16           1719     15.11%     15.11% # Writes before turning the bus around for reads
system.mem_ctrls14.wrPerTurnAround::17            138      1.21%     16.32% # Writes before turning the bus around for reads
system.mem_ctrls14.wrPerTurnAround::18           8947     78.63%     94.96% # Writes before turning the bus around for reads
system.mem_ctrls14.wrPerTurnAround::19            495      4.35%     99.31% # Writes before turning the bus around for reads
system.mem_ctrls14.wrPerTurnAround::20             53      0.47%     99.77% # Writes before turning the bus around for reads
system.mem_ctrls14.wrPerTurnAround::21             12      0.11%     99.88% # Writes before turning the bus around for reads
system.mem_ctrls14.wrPerTurnAround::22              7      0.06%     99.94% # Writes before turning the bus around for reads
system.mem_ctrls14.wrPerTurnAround::23              4      0.04%     99.97% # Writes before turning the bus around for reads
system.mem_ctrls14.wrPerTurnAround::24              3      0.03%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls14.wrPerTurnAround::total        11378                       # Writes before turning the bus around for reads
system.mem_ctrls14.wrQLenPdf::0                     0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::1                     0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::2                     0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::3                     0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::4                     0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::5                     0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::6                     0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::7                     0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::8                     0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::9                     0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::10                    0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::11                    0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::12                    0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::13                    0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::14                    0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::15                 9497                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::16                 9669                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::17                11205                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::18                11372                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::19                11409                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::20                11448                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::21                11455                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::22                11456                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::23                11444                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::24                11443                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::25                11461                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::26                11443                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::27                11436                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::28                11428                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::29                11425                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::30                11422                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::31                11403                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::32                11390                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::33                   54                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::34                   24                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::35                   18                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::36                   12                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::37                   10                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::38                    5                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::39                    1                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::40                    1                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::41                    0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::42                    0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::43                    0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::44                    0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::45                    0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::46                    0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::47                    0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::48                    0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::49                    0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::50                    0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::51                    0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::52                    0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::53                    0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::54                    0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::55                    0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::56                    0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::57                    0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::58                    0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::59                    0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::60                    0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::61                    0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::62                    0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::63                    0                       # What write queue length does an incoming req see
system.mem_ctrls14.writeBursts                 201931                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls14.writePktSize::0                  0                       # Write request sizes (log2)
system.mem_ctrls14.writePktSize::1                  0                       # Write request sizes (log2)
system.mem_ctrls14.writePktSize::2                  0                       # Write request sizes (log2)
system.mem_ctrls14.writePktSize::3                  0                       # Write request sizes (log2)
system.mem_ctrls14.writePktSize::4                  0                       # Write request sizes (log2)
system.mem_ctrls14.writePktSize::5                  0                       # Write request sizes (log2)
system.mem_ctrls14.writePktSize::6             201931                       # Write request sizes (log2)
system.mem_ctrls14.writeReqs                   201931                       # Number of write requests accepted
system.mem_ctrls14.writeRowHitRate              54.08                       # Row buffer hit rate for writes
system.mem_ctrls14.writeRowHits                109206                       # Number of row buffer hits during writes
system.mem_ctrls14_0.actBackEnergy        32008054740                       # Energy for active background per rank (pJ)
system.mem_ctrls14_0.actEnergy             1322028120                       # Energy for activate commands per rank (pJ)
system.mem_ctrls14_0.actPowerDownEnergy  230167069890                       # Energy for active power-down per rank (pJ)
system.mem_ctrls14_0.averagePower          427.728494                       # Core power per rank (mW)
system.mem_ctrls14_0.memoryStateTime::IDLE  12013375718                       # Time in different power states
system.mem_ctrls14_0.memoryStateTime::REF  32477640000                       # Time in different power states
system.mem_ctrls14_0.memoryStateTime::SREF 545036085190                       # Time in different power states
system.mem_ctrls14_0.memoryStateTime::PRE_PDN 393778502059                       # Time in different power states
system.mem_ctrls14_0.memoryStateTime::ACT  41080549990                       # Time in different power states
system.mem_ctrls14_0.memoryStateTime::ACT_PDN 504751095806                       # Time in different power states
system.mem_ctrls14_0.preBackEnergy         5879560800                       # Energy for precharge background per rank (pJ)
system.mem_ctrls14_0.preEnergy              702670815                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls14_0.prePowerDownEnergy  151210824000                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls14_0.readEnergy            1625199660                       # Energy for read commands per rank (pJ)
system.mem_ctrls14_0.refreshEnergy       76777140960.000015                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls14_0.selfRefreshEnergy   153806570940                       # Energy for self refresh per rank (pJ)
system.mem_ctrls14_0.totalEnergy         654053512005                       # Total energy per rank (pJ)
system.mem_ctrls14_0.totalIdleTime       1443424150623                       # Total Idle time Per DRAM Rank
system.mem_ctrls14_0.writeEnergy            524719620                       # Energy for write commands per rank (pJ)
system.mem_ctrls14_1.actBackEnergy        32270070060                       # Energy for active background per rank (pJ)
system.mem_ctrls14_1.actEnergy             1322999160                       # Energy for activate commands per rank (pJ)
system.mem_ctrls14_1.actPowerDownEnergy  229642584390                       # Energy for active power-down per rank (pJ)
system.mem_ctrls14_1.averagePower          427.556406                       # Core power per rank (mW)
system.mem_ctrls14_1.memoryStateTime::IDLE  11978394754                       # Time in different power states
system.mem_ctrls14_1.memoryStateTime::REF  32448520000                       # Time in different power states
system.mem_ctrls14_1.memoryStateTime::SREF 545923610768                       # Time in different power states
system.mem_ctrls14_1.memoryStateTime::PRE_PDN 393529222630                       # Time in different power states
system.mem_ctrls14_1.memoryStateTime::ACT  41657160847                       # Time in different power states
system.mem_ctrls14_1.memoryStateTime::ACT_PDN 503602306129                       # Time in different power states
system.mem_ctrls14_1.preBackEnergy         5854229280                       # Energy for precharge background per rank (pJ)
system.mem_ctrls14_1.preEnergy              703186935                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls14_1.prePowerDownEnergy  151115372640                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls14_1.readEnergy            1619409120                       # Energy for read commands per rank (pJ)
system.mem_ctrls14_1.refreshEnergy       76708301280.000015                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls14_1.selfRefreshEnergy   153993062340                       # Energy for self refresh per rank (pJ)
system.mem_ctrls14_1.totalEnergy         653790367275                       # Total energy per rank (pJ)
system.mem_ctrls14_1.totalIdleTime       1443048204231                       # Total Idle time Per DRAM Rank
system.mem_ctrls14_1.writeEnergy            529360200                       # Energy for write commands per rank (pJ)
system.mem_ctrls15.avgBusLat                  5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls15.avgGap                  2329516.15                       # Average gap between requests
system.mem_ctrls15.avgMemAccLat             129556.83                       # Average memory access latency per DRAM burst
system.mem_ctrls15.avgPriority_.ruby.dir_cntrl15::samples    656331.00                       # Average QoS priority value for accepted requests
system.mem_ctrls15.avgQLat                  110806.83                       # Average queueing delay per DRAM burst
system.mem_ctrls15.avgRdBW                      19.02                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls15.avgRdBWSys                   19.02                       # Average system read bandwidth in MiByte/s
system.mem_ctrls15.avgRdQLen                     1.01                       # Average read queue length when enqueuing
system.mem_ctrls15.avgWrBW                       8.45                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls15.avgWrBWSys                    8.45                       # Average system write bandwidth in MiByte/s
system.mem_ctrls15.avgWrQLen                    24.48                       # Average write queue length when enqueuing
system.mem_ctrls15.busUtil                       0.21                       # Data bus utilization in percentage
system.mem_ctrls15.busUtilRead                   0.15                       # Data bus utilization in percentage for reads
system.mem_ctrls15.busUtilWrite                  0.07                       # Data bus utilization in percentage for writes
system.mem_ctrls15.bw_read::.ruby.dir_cntrl15     19021547                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls15.bw_read::total            19021547                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls15.bw_total::.ruby.dir_cntrl15     27473670                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls15.bw_total::total           27473670                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls15.bw_write::.ruby.dir_cntrl15      8452123                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls15.bw_write::total            8452123                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls15.bytesPerActivate::samples       370485                       # Bytes accessed per row activation
system.mem_ctrls15.bytesPerActivate::mean   113.375278                       # Bytes accessed per row activation
system.mem_ctrls15.bytesPerActivate::gmean    87.020432                       # Bytes accessed per row activation
system.mem_ctrls15.bytesPerActivate::stdev   124.146583                       # Bytes accessed per row activation
system.mem_ctrls15.bytesPerActivate::0-127       280685     75.76%     75.76% # Bytes accessed per row activation
system.mem_ctrls15.bytesPerActivate::128-255        52102     14.06%     89.82% # Bytes accessed per row activation
system.mem_ctrls15.bytesPerActivate::256-383        16468      4.44%     94.27% # Bytes accessed per row activation
system.mem_ctrls15.bytesPerActivate::384-511        12313      3.32%     97.59% # Bytes accessed per row activation
system.mem_ctrls15.bytesPerActivate::512-639         3148      0.85%     98.44% # Bytes accessed per row activation
system.mem_ctrls15.bytesPerActivate::640-767         2170      0.59%     99.03% # Bytes accessed per row activation
system.mem_ctrls15.bytesPerActivate::768-895         1690      0.46%     99.48% # Bytes accessed per row activation
system.mem_ctrls15.bytesPerActivate::896-1023         1439      0.39%     99.87% # Bytes accessed per row activation
system.mem_ctrls15.bytesPerActivate::1024-1151          470      0.13%    100.00% # Bytes accessed per row activation
system.mem_ctrls15.bytesPerActivate::total       370485                       # Bytes accessed per row activation
system.mem_ctrls15.bytesReadDRAM             29080768                       # Total number of bytes read from DRAM
system.mem_ctrls15.bytesReadSys              29086464                       # Total read bytes from the system interface side
system.mem_ctrls15.bytesReadWrQ                  5696                       # Total number of bytes read from write queue
system.mem_ctrls15.bytesWritten              12924608                       # Total number of bytes written to DRAM
system.mem_ctrls15.bytesWrittenSys           12924416                       # Total written bytes from the system interface side
system.mem_ctrls15.bytes_read::.ruby.dir_cntrl15     29086464                       # Number of bytes read from this memory
system.mem_ctrls15.bytes_read::total         29086464                       # Number of bytes read from this memory
system.mem_ctrls15.bytes_written::.ruby.dir_cntrl15     12924416                       # Number of bytes written to this memory
system.mem_ctrls15.bytes_written::total      12924416                       # Number of bytes written to this memory
system.mem_ctrls15.masterReadAccesses::.ruby.dir_cntrl15       454476                       # Per-master read serviced memory accesses
system.mem_ctrls15.masterReadAvgLat::.ruby.dir_cntrl15    129531.46                       # Per-master read average memory access latency
system.mem_ctrls15.masterReadBytes::.ruby.dir_cntrl15     29080768                       # Per-master bytes read from memory
system.mem_ctrls15.masterReadRate::.ruby.dir_cntrl15 19017821.727255616337                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls15.masterReadTotalLat::.ruby.dir_cntrl15  58868938097                       # Per-master read total memory access latency
system.mem_ctrls15.masterWriteAccesses::.ruby.dir_cntrl15       201944                       # Per-master write serviced memory accesses
system.mem_ctrls15.masterWriteAvgLat::.ruby.dir_cntrl15 178549804.09                       # Per-master write average memory access latency
system.mem_ctrls15.masterWriteBytes::.ruby.dir_cntrl15     12924608                       # Per-master bytes write to memory
system.mem_ctrls15.masterWriteRate::.ruby.dir_cntrl15 8452248.951563512906                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls15.masterWriteTotalLat::.ruby.dir_cntrl15 36057061636245                       # Per-master write total memory access latency
system.mem_ctrls15.mergedWrBursts                   0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls15.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls15.numRdRetry                       0                       # Number of times read queue was full causing retry
system.mem_ctrls15.numReadWriteTurnArounds        11419                       # Number of turnarounds from READ to WRITE
system.mem_ctrls15.numStayReadState           1346129                       # Number of times bus staying in READ state
system.mem_ctrls15.numStayWriteState           198946                       # Number of times bus staying in WRITE state
system.mem_ctrls15.numWrRetry                       0                       # Number of times write queue was full causing retry
system.mem_ctrls15.numWriteReadTurnArounds        11419                       # Number of turnarounds from WRITE to READ
system.mem_ctrls15.num_reads::.ruby.dir_cntrl15       454476                       # Number of read requests responded to by this memory
system.mem_ctrls15.num_reads::total            454476                       # Number of read requests responded to by this memory
system.mem_ctrls15.num_writes::.ruby.dir_cntrl15       201944                       # Number of write requests responded to by this memory
system.mem_ctrls15.num_writes::total           201944                       # Number of write requests responded to by this memory
system.mem_ctrls15.pageHitRate                  43.55                       # Row buffer hit rate, read and write combined
system.mem_ctrls15.peakBW                    12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls15.perBankRdBursts::0           28729                       # Per bank write bursts
system.mem_ctrls15.perBankRdBursts::1           28661                       # Per bank write bursts
system.mem_ctrls15.perBankRdBursts::2           28600                       # Per bank write bursts
system.mem_ctrls15.perBankRdBursts::3           28556                       # Per bank write bursts
system.mem_ctrls15.perBankRdBursts::4           28472                       # Per bank write bursts
system.mem_ctrls15.perBankRdBursts::5           28413                       # Per bank write bursts
system.mem_ctrls15.perBankRdBursts::6           28131                       # Per bank write bursts
system.mem_ctrls15.perBankRdBursts::7           28041                       # Per bank write bursts
system.mem_ctrls15.perBankRdBursts::8           28317                       # Per bank write bursts
system.mem_ctrls15.perBankRdBursts::9           28549                       # Per bank write bursts
system.mem_ctrls15.perBankRdBursts::10          28064                       # Per bank write bursts
system.mem_ctrls15.perBankRdBursts::11          28335                       # Per bank write bursts
system.mem_ctrls15.perBankRdBursts::12          28263                       # Per bank write bursts
system.mem_ctrls15.perBankRdBursts::13          28676                       # Per bank write bursts
system.mem_ctrls15.perBankRdBursts::14          28280                       # Per bank write bursts
system.mem_ctrls15.perBankRdBursts::15          28300                       # Per bank write bursts
system.mem_ctrls15.perBankWrBursts::0           12671                       # Per bank write bursts
system.mem_ctrls15.perBankWrBursts::1           12659                       # Per bank write bursts
system.mem_ctrls15.perBankWrBursts::2           12573                       # Per bank write bursts
system.mem_ctrls15.perBankWrBursts::3           12622                       # Per bank write bursts
system.mem_ctrls15.perBankWrBursts::4           12571                       # Per bank write bursts
system.mem_ctrls15.perBankWrBursts::5           12567                       # Per bank write bursts
system.mem_ctrls15.perBankWrBursts::6           12449                       # Per bank write bursts
system.mem_ctrls15.perBankWrBursts::7           12448                       # Per bank write bursts
system.mem_ctrls15.perBankWrBursts::8           12542                       # Per bank write bursts
system.mem_ctrls15.perBankWrBursts::9           12665                       # Per bank write bursts
system.mem_ctrls15.perBankWrBursts::10          12647                       # Per bank write bursts
system.mem_ctrls15.perBankWrBursts::11          12749                       # Per bank write bursts
system.mem_ctrls15.perBankWrBursts::12          12773                       # Per bank write bursts
system.mem_ctrls15.perBankWrBursts::13          12852                       # Per bank write bursts
system.mem_ctrls15.perBankWrBursts::14          12602                       # Per bank write bursts
system.mem_ctrls15.perBankWrBursts::15          12557                       # Per bank write bursts
system.mem_ctrls15.priorityMaxLatency    0.094436951722                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls15.priorityMinLatency    0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls15.pwrStateResidencyTicks::UNDEFINED 2842160590737                       # Cumulative time (in ticks) in various power states
system.mem_ctrls15.rdPerTurnAround::samples        11419                       # Reads before turning the bus around for writes
system.mem_ctrls15.rdPerTurnAround::mean    39.792539                       # Reads before turning the bus around for writes
system.mem_ctrls15.rdPerTurnAround::gmean    29.602888                       # Reads before turning the bus around for writes
system.mem_ctrls15.rdPerTurnAround::stdev   575.801466                       # Reads before turning the bus around for writes
system.mem_ctrls15.rdPerTurnAround::0-2047        11418     99.99%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls15.rdPerTurnAround::61440-63487            1      0.01%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls15.rdPerTurnAround::total        11419                       # Reads before turning the bus around for writes
system.mem_ctrls15.rdQLenPdf::0                419521                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::1                 30953                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::2                  2071                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::3                   992                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::4                   597                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::5                   179                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::6                    54                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::7                    10                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::8                     7                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::9                     1                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::10                    1                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::11                    1                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::12                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::13                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::14                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::15                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::16                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::17                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::18                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::19                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::20                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::21                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::22                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::23                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::24                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::25                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::26                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::27                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::28                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::29                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::30                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::31                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.readBursts                  454476                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls15.readPktSize::0                   0                       # Read request sizes (log2)
system.mem_ctrls15.readPktSize::1                   0                       # Read request sizes (log2)
system.mem_ctrls15.readPktSize::2                   0                       # Read request sizes (log2)
system.mem_ctrls15.readPktSize::3                   0                       # Read request sizes (log2)
system.mem_ctrls15.readPktSize::4                   0                       # Read request sizes (log2)
system.mem_ctrls15.readPktSize::5                   0                       # Read request sizes (log2)
system.mem_ctrls15.readPktSize::6              454476                       # Read request sizes (log2)
system.mem_ctrls15.readReqs                    454476                       # Number of read requests accepted
system.mem_ctrls15.readRowHitRate               38.86                       # Row buffer hit rate for reads
system.mem_ctrls15.readRowHits                 176558                       # Number of row buffer hits during reads
system.mem_ctrls15.servicedByWrQ                   89                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls15.totBusLat               2271935000                       # Total ticks spent in databus transfers
system.mem_ctrls15.totGap                1529140991670                       # Total gap between requests
system.mem_ctrls15.totMemAccLat           58868938097                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls15.totQLat                50349181847                       # Total ticks spent queuing
system.mem_ctrls15.wrPerTurnAround::samples        11419                       # Writes before turning the bus around for reads
system.mem_ctrls15.wrPerTurnAround::mean    17.685174                       # Writes before turning the bus around for reads
system.mem_ctrls15.wrPerTurnAround::gmean    17.663780                       # Writes before turning the bus around for reads
system.mem_ctrls15.wrPerTurnAround::stdev     0.857984                       # Writes before turning the bus around for reads
system.mem_ctrls15.wrPerTurnAround::16           2054     17.99%     17.99% # Writes before turning the bus around for reads
system.mem_ctrls15.wrPerTurnAround::17            149      1.30%     19.29% # Writes before turning the bus around for reads
system.mem_ctrls15.wrPerTurnAround::18           8701     76.20%     95.49% # Writes before turning the bus around for reads
system.mem_ctrls15.wrPerTurnAround::19            430      3.77%     99.26% # Writes before turning the bus around for reads
system.mem_ctrls15.wrPerTurnAround::20             49      0.43%     99.68% # Writes before turning the bus around for reads
system.mem_ctrls15.wrPerTurnAround::21             21      0.18%     99.87% # Writes before turning the bus around for reads
system.mem_ctrls15.wrPerTurnAround::22             10      0.09%     99.96% # Writes before turning the bus around for reads
system.mem_ctrls15.wrPerTurnAround::23              1      0.01%     99.96% # Writes before turning the bus around for reads
system.mem_ctrls15.wrPerTurnAround::24              3      0.03%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls15.wrPerTurnAround::26              1      0.01%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls15.wrPerTurnAround::total        11419                       # Writes before turning the bus around for reads
system.mem_ctrls15.wrQLenPdf::0                     0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::1                     0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::2                     0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::3                     0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::4                     0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::5                     0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::6                     0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::7                     0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::8                     0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::9                     0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::10                    0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::11                    0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::12                    0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::13                    0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::14                    0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::15                 9184                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::16                 9375                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::17                11184                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::18                11363                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::19                11432                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::20                11474                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::21                11495                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::22                11528                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::23                11526                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::24                11523                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::25                11512                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::26                11492                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::27                11480                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::28                11485                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::29                11472                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::30                11473                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::31                11440                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::32                11433                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::33                   43                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::34                   14                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::35                    7                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::36                    7                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::37                    2                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::38                    0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::39                    0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::40                    0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::41                    0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::42                    0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::43                    0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::44                    0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::45                    0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::46                    0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::47                    0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::48                    0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::49                    0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::50                    0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::51                    0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::52                    0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::53                    0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::54                    0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::55                    0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::56                    0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::57                    0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::58                    0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::59                    0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::60                    0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::61                    0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::62                    0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::63                    0                       # What write queue length does an incoming req see
system.mem_ctrls15.writeBursts                 201944                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls15.writePktSize::0                  0                       # Write request sizes (log2)
system.mem_ctrls15.writePktSize::1                  0                       # Write request sizes (log2)
system.mem_ctrls15.writePktSize::2                  0                       # Write request sizes (log2)
system.mem_ctrls15.writePktSize::3                  0                       # Write request sizes (log2)
system.mem_ctrls15.writePktSize::4                  0                       # Write request sizes (log2)
system.mem_ctrls15.writePktSize::5                  0                       # Write request sizes (log2)
system.mem_ctrls15.writePktSize::6             201944                       # Write request sizes (log2)
system.mem_ctrls15.writeReqs                   201944                       # Number of write requests accepted
system.mem_ctrls15.writeRowHitRate              54.11                       # Row buffer hit rate for writes
system.mem_ctrls15.writeRowHits                109281                       # Number of row buffer hits during writes
system.mem_ctrls15_0.actBackEnergy        32194351260                       # Energy for active background per rank (pJ)
system.mem_ctrls15_0.actEnergy             1322892060                       # Energy for activate commands per rank (pJ)
system.mem_ctrls15_0.actPowerDownEnergy  230032190790                       # Energy for active power-down per rank (pJ)
system.mem_ctrls15_0.averagePower          427.807886                       # Core power per rank (mW)
system.mem_ctrls15_0.memoryStateTime::IDLE  12018844592                       # Time in different power states
system.mem_ctrls15_0.memoryStateTime::REF  32484660000                       # Time in different power states
system.mem_ctrls15_0.memoryStateTime::SREF 544874070742                       # Time in different power states
system.mem_ctrls15_0.memoryStateTime::PRE_PDN 393888339906                       # Time in different power states
system.mem_ctrls15_0.memoryStateTime::ACT  41481362055                       # Time in different power states
system.mem_ctrls15_0.memoryStateTime::ACT_PDN 504455549824                       # Time in different power states
system.mem_ctrls15_0.preBackEnergy         5881994880                       # Energy for precharge background per rank (pJ)
system.mem_ctrls15_0.preEnergy              703118625                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls15_0.prePowerDownEnergy  151255765920                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls15_0.readEnergy            1625085420                       # Energy for read commands per rank (pJ)
system.mem_ctrls15_0.refreshEnergy       76793736240.000015                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls15_0.selfRefreshEnergy   153811615140                       # Energy for self refresh per rank (pJ)
system.mem_ctrls15_0.totalEnergy         654174914145                       # Total energy per rank (pJ)
system.mem_ctrls15_0.totalIdleTime       1443110120074                       # Total Idle time Per DRAM Rank
system.mem_ctrls15_0.writeEnergy            524923200                       # Energy for write commands per rank (pJ)
system.mem_ctrls15_1.actBackEnergy        32128417080                       # Energy for active background per rank (pJ)
system.mem_ctrls15_1.actEnergy             1322442240                       # Energy for activate commands per rank (pJ)
system.mem_ctrls15_1.actPowerDownEnergy  229944645630                       # Energy for active power-down per rank (pJ)
system.mem_ctrls15_1.averagePower          427.764643                       # Core power per rank (mW)
system.mem_ctrls15_1.memoryStateTime::IDLE  12012033879                       # Time in different power states
system.mem_ctrls15_1.memoryStateTime::REF  32481280000                       # Time in different power states
system.mem_ctrls15_1.memoryStateTime::SREF 544897239526                       # Time in different power states
system.mem_ctrls15_1.memoryStateTime::PRE_PDN 394158818252                       # Time in different power states
system.mem_ctrls15_1.memoryStateTime::ACT  41318378674                       # Time in different power states
system.mem_ctrls15_1.memoryStateTime::ACT_PDN 504265094483                       # Time in different power states
system.mem_ctrls15_1.preBackEnergy         5870734560                       # Energy for precharge background per rank (pJ)
system.mem_ctrls15_1.preEnergy              702871950                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls15_1.prePowerDownEnergy  151357140000                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls15_1.readEnergy            1619237760                       # Energy for read commands per rank (pJ)
system.mem_ctrls15_1.refreshEnergy       76785745920.000015                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls15_1.selfRefreshEnergy   153818573820                       # Energy for self refresh per rank (pJ)
system.mem_ctrls15_1.totalEnergy         654108788910                       # Total energy per rank (pJ)
system.mem_ctrls15_1.totalIdleTime       1443213486820                       # Total Idle time Per DRAM Rank
system.mem_ctrls15_1.writeEnergy            529240140                       # Energy for write commands per rank (pJ)
system.ruby.Directory_Controller.Dirty_Writeback |      201894      6.25%      6.25% |      201821      6.25%     12.50% |      201876      6.25%     18.75% |      201803      6.25%     25.00% |      201848      6.25%     31.25% |      201991      6.25%     37.50% |      201817      6.25%     43.75% |      201760      6.25%     50.00% |      201755      6.25%     56.25% |      201848      6.25%     62.49% |      201741      6.25%     68.74% |      201885      6.25%     74.99% |      201889      6.25%     81.24% |      201932      6.25%     87.50% |      201931      6.25%     93.75% |      201944      6.25%    100.00%
system.ruby.Directory_Controller.Dirty_Writeback::total      3229735                      
system.ruby.Directory_Controller.Exclusive_Unblock |      198295      6.25%      6.25% |      198258      6.25%     12.50% |      198236      6.25%     18.75% |      198172      6.25%     25.00% |      198220      6.25%     31.25% |      198343      6.25%     37.50% |      198191      6.25%     43.75% |      198152      6.25%     50.00% |      198158      6.25%     56.24% |      198248      6.25%     62.49% |      198167      6.25%     68.74% |      198280      6.25%     74.99% |      198278      6.25%     81.24% |      198316      6.25%     87.49% |      198375      6.25%     93.75% |      198355      6.25%    100.00%
system.ruby.Directory_Controller.Exclusive_Unblock::total      3172044                      
system.ruby.Directory_Controller.GETS    |      256125      6.25%      6.25% |      256154      6.25%     12.50% |      256182      6.25%     18.76% |      256062      6.25%     25.00% |      256124      6.25%     31.26% |      256169      6.25%     37.51% |      255994      6.25%     43.76% |      256031      6.25%     50.00% |      255992      6.25%     56.25% |      255975      6.25%     62.50% |      255966      6.25%     68.75% |      256157      6.25%     75.00% |      256061      6.25%     81.25% |      256020      6.25%     87.50% |      256141      6.25%     93.75% |      256121      6.25%    100.00%
system.ruby.Directory_Controller.GETS::total      4097274                      
system.ruby.Directory_Controller.GETX    |      198295      6.25%      6.25% |      198258      6.25%     12.50% |      198236      6.25%     18.75% |      198172      6.25%     25.00% |      198220      6.25%     31.25% |      198343      6.25%     37.50% |      198191      6.25%     43.75% |      198152      6.25%     50.00% |      198158      6.25%     56.24% |      198248      6.25%     62.49% |      198167      6.25%     68.74% |      198280      6.25%     74.99% |      198278      6.25%     81.24% |      198316      6.25%     87.49% |      198375      6.25%     93.75% |      198355      6.25%    100.00%
system.ruby.Directory_Controller.GETX::total      3172044                      
system.ruby.Directory_Controller.I.GETS  |      176595      6.25%      6.25% |      176608      6.25%     12.50% |      176646      6.25%     18.75% |      176576      6.25%     25.00% |      176627      6.25%     31.25% |      176646      6.25%     37.51% |      176525      6.25%     43.75% |      176577      6.25%     50.00% |      176523      6.25%     56.25% |      176535      6.25%     62.50% |      176452      6.25%     68.74% |      176648      6.25%     75.00% |      176571      6.25%     81.25% |      176567      6.25%     87.50% |      176649      6.25%     93.75% |      176669      6.25%    100.00%
system.ruby.Directory_Controller.I.GETS::total      2825414                      
system.ruby.Directory_Controller.I.GETX  |      121275      6.25%      6.25% |      121243      6.25%     12.50% |      121214      6.25%     18.75% |      121208      6.25%     25.00% |      121180      6.25%     31.24% |      121252      6.25%     37.49% |      121190      6.25%     43.74% |      121113      6.24%     49.99% |      121160      6.25%     56.23% |      121264      6.25%     62.48% |      121220      6.25%     68.73% |      121261      6.25%     74.98% |      121291      6.25%     81.23% |      121320      6.25%     87.49% |      121383      6.26%     93.74% |      121350      6.26%    100.00%
system.ruby.Directory_Controller.I.GETX::total      1939924                      
system.ruby.Directory_Controller.I.Memory_Ack |      201894      6.25%      6.25% |      201821      6.25%     12.50% |      201876      6.25%     18.75% |      201803      6.25%     25.00% |      201848      6.25%     31.25% |      201991      6.25%     37.50% |      201817      6.25%     43.75% |      201760      6.25%     50.00% |      201755      6.25%     56.25% |      201848      6.25%     62.49% |      201741      6.25%     68.74% |      201885      6.25%     74.99% |      201889      6.25%     81.24% |      201932      6.25%     87.50% |      201931      6.25%     93.75% |      201944      6.25%    100.00%
system.ruby.Directory_Controller.I.Memory_Ack::total      3229735                      
system.ruby.Directory_Controller.IS.Memory_Data |      176595      6.25%      6.25% |      176608      6.25%     12.50% |      176646      6.25%     18.75% |      176576      6.25%     25.00% |      176627      6.25%     31.25% |      176646      6.25%     37.51% |      176525      6.25%     43.75% |      176577      6.25%     50.00% |      176523      6.25%     56.25% |      176535      6.25%     62.50% |      176452      6.25%     68.74% |      176648      6.25%     75.00% |      176571      6.25%     81.25% |      176567      6.25%     87.50% |      176649      6.25%     93.75% |      176669      6.25%    100.00%
system.ruby.Directory_Controller.IS.Memory_Data::total      2825414                      
system.ruby.Directory_Controller.IS.Unblock |      176595      6.25%      6.25% |      176608      6.25%     12.50% |      176646      6.25%     18.75% |      176576      6.25%     25.00% |      176627      6.25%     31.25% |      176646      6.25%     37.51% |      176525      6.25%     43.75% |      176577      6.25%     50.00% |      176523      6.25%     56.25% |      176535      6.25%     62.50% |      176452      6.25%     68.74% |      176648      6.25%     75.00% |      176571      6.25%     81.25% |      176567      6.25%     87.50% |      176649      6.25%     93.75% |      176669      6.25%    100.00%
system.ruby.Directory_Controller.IS.Unblock::total      2825414                      
system.ruby.Directory_Controller.Last_Unblock |       79530      6.25%      6.25% |       79546      6.25%     12.51% |       79536      6.25%     18.76% |       79486      6.25%     25.01% |       79497      6.25%     31.26% |       79523      6.25%     37.51% |       79469      6.25%     43.76% |       79454      6.25%     50.01% |       79469      6.25%     56.26% |       79440      6.25%     62.50% |       79514      6.25%     68.75% |       79509      6.25%     75.01% |       79490      6.25%     81.26% |       79453      6.25%     87.50% |       79492      6.25%     93.75% |       79452      6.25%    100.00%
system.ruby.Directory_Controller.Last_Unblock::total      1271860                      
system.ruby.Directory_Controller.M.PUTX  |      201894      6.25%      6.25% |      201821      6.25%     12.50% |      201876      6.25%     18.75% |      201803      6.25%     25.00% |      201848      6.25%     31.25% |      201991      6.25%     37.50% |      201817      6.25%     43.75% |      201760      6.25%     50.00% |      201755      6.25%     56.25% |      201848      6.25%     62.49% |      201741      6.25%     68.74% |      201885      6.25%     74.99% |      201889      6.25%     81.24% |      201932      6.25%     87.50% |      201931      6.25%     93.75% |      201944      6.25%    100.00%
system.ruby.Directory_Controller.M.PUTX::total      3229735                      
system.ruby.Directory_Controller.MI.Dirty_Writeback |      201894      6.25%      6.25% |      201821      6.25%     12.50% |      201876      6.25%     18.75% |      201803      6.25%     25.00% |      201848      6.25%     31.25% |      201991      6.25%     37.50% |      201817      6.25%     43.75% |      201760      6.25%     50.00% |      201755      6.25%     56.25% |      201848      6.25%     62.49% |      201741      6.25%     68.74% |      201885      6.25%     74.99% |      201889      6.25%     81.24% |      201932      6.25%     87.50% |      201931      6.25%     93.75% |      201944      6.25%    100.00%
system.ruby.Directory_Controller.MI.Dirty_Writeback::total      3229735                      
system.ruby.Directory_Controller.MM.Exclusive_Unblock |      198295      6.25%      6.25% |      198258      6.25%     12.50% |      198236      6.25%     18.75% |      198172      6.25%     25.00% |      198220      6.25%     31.25% |      198343      6.25%     37.50% |      198191      6.25%     43.75% |      198152      6.25%     50.00% |      198158      6.25%     56.24% |      198248      6.25%     62.49% |      198167      6.25%     68.74% |      198280      6.25%     74.99% |      198278      6.25%     81.24% |      198316      6.25%     87.49% |      198375      6.25%     93.75% |      198355      6.25%    100.00%
system.ruby.Directory_Controller.MM.Exclusive_Unblock::total      3172044                      
system.ruby.Directory_Controller.MM.Memory_Data |      198295      6.25%      6.25% |      198258      6.25%     12.50% |      198236      6.25%     18.75% |      198172      6.25%     25.00% |      198220      6.25%     31.25% |      198343      6.25%     37.50% |      198191      6.25%     43.75% |      198152      6.25%     50.00% |      198158      6.25%     56.24% |      198248      6.25%     62.49% |      198167      6.25%     68.74% |      198280      6.25%     74.99% |      198278      6.25%     81.24% |      198316      6.25%     87.49% |      198375      6.25%     93.75% |      198355      6.25%    100.00%
system.ruby.Directory_Controller.MM.Memory_Data::total      3172044                      
system.ruby.Directory_Controller.Memory_Ack |      201894      6.25%      6.25% |      201821      6.25%     12.50% |      201876      6.25%     18.75% |      201803      6.25%     25.00% |      201848      6.25%     31.25% |      201991      6.25%     37.50% |      201817      6.25%     43.75% |      201760      6.25%     50.00% |      201755      6.25%     56.25% |      201848      6.25%     62.49% |      201741      6.25%     68.74% |      201885      6.25%     74.99% |      201889      6.25%     81.24% |      201932      6.25%     87.50% |      201931      6.25%     93.75% |      201944      6.25%    100.00%
system.ruby.Directory_Controller.Memory_Ack::total      3229735                      
system.ruby.Directory_Controller.Memory_Data |      454420      6.25%      6.25% |      454412      6.25%     12.50% |      454418      6.25%     18.75% |      454234      6.25%     25.00% |      454344      6.25%     31.25% |      454512      6.25%     37.50% |      454185      6.25%     43.75% |      454183      6.25%     50.00% |      454150      6.25%     56.25% |      454223      6.25%     62.50% |      454133      6.25%     68.74% |      454437      6.25%     75.00% |      454339      6.25%     81.25% |      454336      6.25%     87.50% |      454516      6.25%     93.75% |      454476      6.25%    100.00%
system.ruby.Directory_Controller.Memory_Data::total      7269318                      
system.ruby.Directory_Controller.PUTX    |      201894      6.25%      6.25% |      201821      6.25%     12.50% |      201876      6.25%     18.75% |      201803      6.25%     25.00% |      201848      6.25%     31.25% |      201991      6.25%     37.50% |      201817      6.25%     43.75% |      201760      6.25%     50.00% |      201755      6.25%     56.25% |      201848      6.25%     62.49% |      201741      6.25%     68.74% |      201885      6.25%     74.99% |      201889      6.25%     81.24% |      201932      6.25%     87.50% |      201931      6.25%     93.75% |      201944      6.25%    100.00%
system.ruby.Directory_Controller.PUTX::total      3229735                      
system.ruby.Directory_Controller.S.GETS  |       79530      6.25%      6.25% |       79546      6.25%     12.51% |       79536      6.25%     18.76% |       79486      6.25%     25.01% |       79497      6.25%     31.26% |       79523      6.25%     37.51% |       79469      6.25%     43.76% |       79454      6.25%     50.01% |       79469      6.25%     56.26% |       79440      6.25%     62.50% |       79514      6.25%     68.75% |       79509      6.25%     75.01% |       79490      6.25%     81.26% |       79453      6.25%     87.50% |       79492      6.25%     93.75% |       79452      6.25%    100.00%
system.ruby.Directory_Controller.S.GETS::total      1271860                      
system.ruby.Directory_Controller.S.GETX  |       77020      6.25%      6.25% |       77015      6.25%     12.50% |       77022      6.25%     18.75% |       76964      6.25%     25.00% |       77040      6.25%     31.25% |       77091      6.26%     37.51% |       77001      6.25%     43.76% |       77039      6.25%     50.01% |       76998      6.25%     56.26% |       76984      6.25%     62.51% |       76947      6.25%     68.75% |       77019      6.25%     75.00% |       76987      6.25%     81.25% |       76996      6.25%     87.50% |       76992      6.25%     93.75% |       77005      6.25%    100.00%
system.ruby.Directory_Controller.S.GETX::total      1232120                      
system.ruby.Directory_Controller.SS.Last_Unblock |       79530      6.25%      6.25% |       79546      6.25%     12.51% |       79536      6.25%     18.76% |       79486      6.25%     25.01% |       79497      6.25%     31.26% |       79523      6.25%     37.51% |       79469      6.25%     43.76% |       79454      6.25%     50.01% |       79469      6.25%     56.26% |       79440      6.25%     62.50% |       79514      6.25%     68.75% |       79509      6.25%     75.01% |       79490      6.25%     81.26% |       79453      6.25%     87.50% |       79492      6.25%     93.75% |       79452      6.25%    100.00%
system.ruby.Directory_Controller.SS.Last_Unblock::total      1271860                      
system.ruby.Directory_Controller.SS.Memory_Data |       79530      6.25%      6.25% |       79546      6.25%     12.51% |       79536      6.25%     18.76% |       79486      6.25%     25.01% |       79497      6.25%     31.26% |       79523      6.25%     37.51% |       79469      6.25%     43.76% |       79454      6.25%     50.01% |       79469      6.25%     56.26% |       79440      6.25%     62.50% |       79514      6.25%     68.75% |       79509      6.25%     75.01% |       79490      6.25%     81.26% |       79453      6.25%     87.50% |       79492      6.25%     93.75% |       79452      6.25%    100.00%
system.ruby.Directory_Controller.SS.Memory_Data::total      1271860                      
system.ruby.Directory_Controller.Unblock |      176595      6.25%      6.25% |      176608      6.25%     12.50% |      176646      6.25%     18.75% |      176576      6.25%     25.00% |      176627      6.25%     31.25% |      176646      6.25%     37.51% |      176525      6.25%     43.75% |      176577      6.25%     50.00% |      176523      6.25%     56.25% |      176535      6.25%     62.50% |      176452      6.25%     68.74% |      176648      6.25%     75.00% |      176571      6.25%     81.25% |      176567      6.25%     87.50% |      176649      6.25%     93.75% |      176669      6.25%    100.00%
system.ruby.Directory_Controller.Unblock::total      2825414                      
system.ruby.IFETCH.hit_latency_hist_seqr::bucket_size            1                      
system.ruby.IFETCH.hit_latency_hist_seqr::max_bucket            9                      
system.ruby.IFETCH.hit_latency_hist_seqr::samples    284774981                      
system.ruby.IFETCH.hit_latency_hist_seqr::mean     1.000000                      
system.ruby.IFETCH.hit_latency_hist_seqr::gmean     1.000000                      
system.ruby.IFETCH.hit_latency_hist_seqr::stdev     0.000346                      
system.ruby.IFETCH.hit_latency_hist_seqr |           0      0.00%      0.00% |   284774947    100.00%    100.00% |          34      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.IFETCH.hit_latency_hist_seqr::total    284774981                      
system.ruby.IFETCH.latency_hist_seqr::bucket_size          256                      
system.ruby.IFETCH.latency_hist_seqr::max_bucket         2559                      
system.ruby.IFETCH.latency_hist_seqr::samples    284781321                      
system.ruby.IFETCH.latency_hist_seqr::mean     1.007110                      
system.ruby.IFETCH.latency_hist_seqr::gmean     1.000106                      
system.ruby.IFETCH.latency_hist_seqr::stdev     3.057659                      
system.ruby.IFETCH.latency_hist_seqr     |   284780272    100.00%    100.00% |         190      0.00%    100.00% |          21      0.00%    100.00% |          44      0.00%    100.00% |          10      0.00%    100.00% |          48      0.00%    100.00% |         138      0.00%    100.00% |         598      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.IFETCH.latency_hist_seqr::total    284781321                      
system.ruby.IFETCH.miss_latency_hist_seqr::bucket_size          256                      
system.ruby.IFETCH.miss_latency_hist_seqr::max_bucket         2559                      
system.ruby.IFETCH.miss_latency_hist_seqr::samples         6340                      
system.ruby.IFETCH.miss_latency_hist_seqr::mean   320.374290                      
system.ruby.IFETCH.miss_latency_hist_seqr::gmean   115.011616                      
system.ruby.IFETCH.miss_latency_hist_seqr::stdev   563.919466                      
system.ruby.IFETCH.miss_latency_hist_seqr |        5291     83.45%     83.45% |         190      3.00%     86.45% |          21      0.33%     86.78% |          44      0.69%     87.48% |          10      0.16%     87.63% |          48      0.76%     88.39% |         138      2.18%     90.57% |         598      9.43%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.IFETCH.miss_latency_hist_seqr::total         6340                      
system.ruby.L1Cache_Controller.Ack       |        4421     33.92%     33.92% |         576      4.42%     38.34% |         572      4.39%     42.73% |         577      4.43%     47.16% |         573      4.40%     51.55% |         570      4.37%     55.93% |         574      4.40%     60.33% |         573      4.40%     64.73% |         569      4.37%     69.09% |         572      4.39%     73.48% |         583      4.47%     77.96% |         577      4.43%     82.38% |         565      4.34%     86.72% |         590      4.53%     91.25% |         572      4.39%     95.63% |         569      4.37%    100.00%
system.ruby.L1Cache_Controller.Ack::total        13033                      
system.ruby.L1Cache_Controller.All_acks  |    17930663     99.95%     99.95% |         583      0.00%     99.95% |         577      0.00%     99.96% |         576      0.00%     99.96% |         584      0.00%     99.96% |         575      0.00%     99.97% |         576      0.00%     99.97% |         579      0.00%     99.97% |         579      0.00%     99.98% |         576      0.00%     99.98% |         582      0.00%     99.98% |         582      0.00%     99.99% |         575      0.00%     99.99% |         579      0.00%     99.99% |         571      0.00%    100.00% |         572      0.00%    100.00%
system.ruby.L1Cache_Controller.All_acks::total     17939329                      
system.ruby.L1Cache_Controller.Data      |    13153714     92.93%     92.93% |       66756      0.47%     93.40% |       66757      0.47%     93.87% |       66754      0.47%     94.34% |       66775      0.47%     94.81% |       66743      0.47%     95.28% |       66764      0.47%     95.76% |       66767      0.47%     96.23% |       66765      0.47%     96.70% |       66748      0.47%     97.17% |       66766      0.47%     97.64% |       66773      0.47%     98.11% |       66761      0.47%     98.59% |       66740      0.47%     99.06% |       66742      0.47%     99.53% |       66734      0.47%    100.00%
system.ruby.L1Cache_Controller.Data::total     14155059                      
system.ruby.L1Cache_Controller.Exclusive_Data |    33762972     99.97%     99.97% |         618      0.00%     99.98% |         601      0.00%     99.98% |         593      0.00%     99.98% |         605      0.00%     99.98% |         602      0.00%     99.98% |         589      0.00%     99.98% |         598      0.00%     99.99% |         600      0.00%     99.99% |         600      0.00%     99.99% |         603      0.00%     99.99% |         601      0.00%     99.99% |         591      0.00%     99.99% |         606      0.00%    100.00% |         596      0.00%    100.00% |         606      0.00%    100.00%
system.ruby.L1Cache_Controller.Exclusive_Data::total     33771981                      
system.ruby.L1Cache_Controller.Fwd_GETS  |        1576      8.83%      8.83% |        4044     22.67%     31.50% |        2408     13.50%     44.99% |        1559      8.74%     53.73% |        1300      7.29%     61.02% |        1056      5.92%     66.94% |         845      4.74%     71.67% |         656      3.68%     75.35% |         665      3.73%     79.08% |         643      3.60%     82.68% |         556      3.12%     85.80% |         558      3.13%     88.93% |         522      2.93%     91.85% |         498      2.79%     94.64% |         473      2.65%     97.29% |         483      2.71%    100.00%
system.ruby.L1Cache_Controller.Fwd_GETS::total        17842                      
system.ruby.L1Cache_Controller.Fwd_GETX  |         100      0.28%      0.28% |        2231      6.17%      6.44% |        2225      6.15%     12.59% |        2214      6.12%     18.71% |        2251      6.22%     24.93% |        2210      6.11%     31.04% |        2762      7.63%     38.67% |        2232      6.17%     44.84% |        2238      6.18%     51.02% |        2745      7.59%     58.61% |        2804      7.75%     66.36% |        2784      7.69%     74.05% |        2219      6.13%     80.18% |        2218      6.13%     86.31% |        2753      7.61%     93.92% |        2200      6.08%    100.00%
system.ruby.L1Cache_Controller.Fwd_GETX::total        36186                      
system.ruby.L1Cache_Controller.I.Ifetch  |        1879     56.89%     56.89% |          96      2.91%     59.79% |          96      2.91%     62.70% |          95      2.88%     65.58% |          96      2.91%     68.48% |          92      2.79%     71.27% |          95      2.88%     74.14% |          96      2.91%     77.05% |          95      2.88%     79.93% |          96      2.91%     82.83% |          94      2.85%     85.68% |          97      2.94%     88.62% |          96      2.91%     91.52% |          91      2.76%     94.28% |          94      2.85%     97.12% |          95      2.88%    100.00%
system.ruby.L1Cache_Controller.I.Ifetch::total         3303                      
system.ruby.L1Cache_Controller.I.L1_Replacement |         309     29.88%     29.88% |          42      4.06%     33.95% |          48      4.64%     38.59% |          62      6.00%     44.58% |          50      4.84%     49.42% |          49      4.74%     54.16% |          52      5.03%     59.19% |          46      4.45%     63.64% |          48      4.64%     68.28% |          27      2.61%     70.89% |          50      4.84%     75.73% |          53      5.13%     80.85% |          56      5.42%     86.27% |          48      4.64%     90.91% |          47      4.55%     95.45% |          47      4.55%    100.00%
system.ruby.L1Cache_Controller.I.L1_Replacement::total         1034                      
system.ruby.L1Cache_Controller.I.Load    |    28984144     96.66%     96.66% |       66695      0.22%     96.89% |       66685      0.22%     97.11% |       66676      0.22%     97.33% |       66700      0.22%     97.55% |       66678      0.22%     97.78% |       66682      0.22%     98.00% |       66690      0.22%     98.22% |       66691      0.22%     98.44% |       66677      0.22%     98.67% |       66693      0.22%     98.89% |       66696      0.22%     99.11% |       66682      0.22%     99.33% |       66676      0.22%     99.56% |       66674      0.22%     99.78% |       66673      0.22%    100.00%
system.ruby.L1Cache_Controller.I.Load::total     29984412                      
system.ruby.L1Cache_Controller.I.Store   |    17891140     99.95%     99.95% |         575      0.00%     99.96% |         573      0.00%     99.96% |         573      0.00%     99.96% |         577      0.00%     99.96% |         571      0.00%     99.97% |         572      0.00%     99.97% |         575      0.00%     99.97% |         573      0.00%     99.98% |         569      0.00%     99.98% |         578      0.00%     99.98% |         578      0.00%     99.99% |         569      0.00%     99.99% |         573      0.00%     99.99% |         568      0.00%    100.00% |         569      0.00%    100.00%
system.ruby.L1Cache_Controller.I.Store::total     17899733                      
system.ruby.L1Cache_Controller.IM.Ack    |          45      0.52%      0.52% |         568      6.62%      7.14% |         572      6.67%     13.81% |         577      6.72%     20.53% |         573      6.68%     27.21% |         568      6.62%     33.83% |         574      6.69%     40.52% |         573      6.68%     47.20% |         569      6.63%     53.83% |         562      6.55%     60.38% |         580      6.76%     67.14% |         569      6.63%     73.77% |         561      6.54%     80.31% |         562      6.55%     86.85% |         559      6.51%     93.37% |         569      6.63%    100.00%
system.ruby.L1Cache_Controller.IM.Ack::total         8581                      
system.ruby.L1Cache_Controller.IM.Exclusive_Data |    17891142     99.95%     99.95% |         578      0.00%     99.96% |         575      0.00%     99.96% |         574      0.00%     99.96% |         582      0.00%     99.96% |         572      0.00%     99.97% |         574      0.00%     99.97% |         577      0.00%     99.97% |         577      0.00%     99.98% |         572      0.00%     99.98% |         579      0.00%     99.98% |         579      0.00%     99.99% |         572      0.00%     99.99% |         573      0.00%     99.99% |         568      0.00%    100.00% |         570      0.00%    100.00%
system.ruby.L1Cache_Controller.IM.Exclusive_Data::total     17899764                      
system.ruby.L1Cache_Controller.IM.L1_Replacement |        4299    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.IM.L1_Replacement::total         4299                      
system.ruby.L1Cache_Controller.IS.Data   |    13153714     92.93%     92.93% |       66756      0.47%     93.40% |       66757      0.47%     93.87% |       66754      0.47%     94.34% |       66775      0.47%     94.81% |       66743      0.47%     95.28% |       66764      0.47%     95.76% |       66767      0.47%     96.23% |       66765      0.47%     96.70% |       66748      0.47%     97.17% |       66766      0.47%     97.64% |       66773      0.47%     98.11% |       66761      0.47%     98.59% |       66740      0.47%     99.06% |       66742      0.47%     99.53% |       66734      0.47%    100.00%
system.ruby.L1Cache_Controller.IS.Data::total     14155059                      
system.ruby.L1Cache_Controller.IS.Exclusive_Data |    15832309    100.00%    100.00% |          35      0.00%    100.00% |          24      0.00%    100.00% |          17      0.00%    100.00% |          21      0.00%    100.00% |          27      0.00%    100.00% |          13      0.00%    100.00% |          19      0.00%    100.00% |          21      0.00%    100.00% |          25      0.00%    100.00% |          21      0.00%    100.00% |          20      0.00%    100.00% |          17      0.00%    100.00% |          27      0.00%    100.00% |          26      0.00%    100.00% |          34      0.00%    100.00%
system.ruby.L1Cache_Controller.IS.Exclusive_Data::total     15832656                      
system.ruby.L1Cache_Controller.IS.L1_Replacement |         913    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.IS.L1_Replacement::total          913                      
system.ruby.L1Cache_Controller.Ifetch    |   116210262     81.61%     81.61% |     1731114      1.22%     82.83% |     1759678      1.24%     84.06% |     1733923      1.22%     85.28% |     1758432      1.23%     86.52% |     1736615      1.22%     87.74% |     1759847      1.24%     88.97% |     1732006      1.22%     90.19% |     1758396      1.23%     91.42% |     1731923      1.22%     92.64% |     1759980      1.24%     93.88% |     1732111      1.22%     95.09% |     1757816      1.23%     96.33% |     1734471      1.22%     97.55% |     1760654      1.24%     98.78% |     1734059      1.22%    100.00%
system.ruby.L1Cache_Controller.Ifetch::total    142391287                      
system.ruby.L1Cache_Controller.Inv       |          14      0.31%      0.31% |         287      6.42%      6.74% |         289      6.47%     13.20% |         319      7.14%     20.34% |         314      7.03%     27.37% |         291      6.51%     33.88% |         300      6.71%     40.59% |         292      6.53%     47.12% |         307      6.87%     53.99% |         273      6.11%     60.10% |         300      6.71%     66.82% |         304      6.80%     73.62% |         311      6.96%     80.58% |         283      6.33%     86.91% |         291      6.51%     93.42% |         294      6.58%    100.00%
system.ruby.L1Cache_Controller.Inv::total         4469                      
system.ruby.L1Cache_Controller.L1_Replacement |    46882504     97.93%     97.93% |       66181      0.14%     98.06% |       66178      0.14%     98.20% |       66176      0.14%     98.34% |       66187      0.14%     98.48% |       66176      0.14%     98.62% |       66177      0.14%     98.76% |       66182      0.14%     98.89% |       66181      0.14%     99.03% |       66168      0.14%     99.17% |       66189      0.14%     99.31% |       66190      0.14%     99.45% |       66170      0.14%     99.59% |       66179      0.14%     99.72% |       66172      0.14%     99.86% |       66169      0.14%    100.00%
system.ruby.L1Cache_Controller.L1_Replacement::total     47875179                      
system.ruby.L1Cache_Controller.Load      |   227022302     91.20%     91.20% |     1474930      0.59%     91.79% |     1486559      0.60%     92.39% |     1469254      0.59%     92.98% |     1479243      0.59%     93.58% |     1463615      0.59%     94.16% |     1472863      0.59%     94.76% |     1456417      0.59%     95.34% |     1466695      0.59%     95.93% |     1450623      0.58%     96.51% |     1461306      0.59%     97.10% |     1444399      0.58%     97.68% |     1454442      0.58%     98.26% |     1438401      0.58%     98.84% |     1449428      0.58%     99.42% |     1433456      0.58%    100.00%
system.ruby.L1Cache_Controller.Load::total    248923933                      
system.ruby.L1Cache_Controller.M.Fwd_GETS |           1      0.89%      0.89% |          15     13.39%     14.29% |           8      7.14%     21.43% |           7      6.25%     27.68% |           8      7.14%     34.82% |          11      9.82%     44.64% |           4      3.57%     48.21% |           4      3.57%     51.79% |           5      4.46%     56.25% |           9      8.04%     64.29% |           3      2.68%     66.96% |           8      7.14%     74.11% |           4      3.57%     77.68% |           9      8.04%     85.71% |           9      8.04%     93.75% |           7      6.25%    100.00%
system.ruby.L1Cache_Controller.M.Fwd_GETS::total          112                      
system.ruby.L1Cache_Controller.M.Fwd_GETX |           1     16.67%     16.67% |           1     16.67%     33.33% |           0      0.00%     33.33% |           0      0.00%     33.33% |           0      0.00%     33.33% |           0      0.00%     33.33% |           0      0.00%     33.33% |           0      0.00%     33.33% |           0      0.00%     33.33% |           0      0.00%     33.33% |           0      0.00%     33.33% |           0      0.00%     33.33% |           2     33.33%     66.67% |           1     16.67%     83.33% |           1     16.67%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.M.Fwd_GETX::total            6                      
system.ruby.L1Cache_Controller.M.Ifetch  |           1    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.M.Ifetch::total            1                      
system.ruby.L1Cache_Controller.M.L1_Replacement |      108600     99.83%     99.83% |          16      0.01%     99.84% |          13      0.01%     99.85% |           8      0.01%     99.86% |          10      0.01%     99.87% |          13      0.01%     99.88% |           6      0.01%     99.89% |          12      0.01%     99.90% |          13      0.01%     99.91% |          14      0.01%     99.92% |          15      0.01%     99.94% |           9      0.01%     99.94% |           8      0.01%     99.95% |          15      0.01%     99.97% |          13      0.01%     99.98% |          24      0.02%    100.00%
system.ruby.L1Cache_Controller.M.L1_Replacement::total       108789                      
system.ruby.L1Cache_Controller.M.Load    |    37160824     99.99%     99.99% |        1958      0.01%    100.00% |          33      0.00%    100.00% |          23      0.00%    100.00% |          30      0.00%    100.00% |          38      0.00%    100.00% |          14      0.00%    100.00% |          29      0.00%    100.00% |          27      0.00%    100.00% |          31      0.00%    100.00% |          31      0.00%    100.00% |          27      0.00%    100.00% |          20      0.00%    100.00% |          39      0.00%    100.00% |          36      0.00%    100.00% |          40      0.00%    100.00%
system.ruby.L1Cache_Controller.M.Load::total     37163200                      
system.ruby.L1Cache_Controller.M.Store   |     6759591    100.00%    100.00% |           2      0.00%    100.00% |           2      0.00%    100.00% |           0      0.00%    100.00% |           1      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           1      0.00%    100.00% |           0      0.00%    100.00% |           1      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           1      0.00%    100.00%
system.ruby.L1Cache_Controller.M.Store::total      6759599                      
system.ruby.L1Cache_Controller.MI.Ifetch |          40    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.MI.Ifetch::total           40                      
system.ruby.L1Cache_Controller.MI.Load   |        1354    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.MI.Load::total         1354                      
system.ruby.L1Cache_Controller.MI.Store  |         738    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.MI.Store::total          738                      
system.ruby.L1Cache_Controller.MI.Writeback_Ack_Data |    33762470    100.00%    100.00% |          32      0.00%    100.00% |          26      0.00%    100.00% |          21      0.00%    100.00% |          24      0.00%    100.00% |          26      0.00%    100.00% |          19      0.00%    100.00% |          26      0.00%    100.00% |          26      0.00%    100.00% |          28      0.00%    100.00% |          27      0.00%    100.00% |          23      0.00%    100.00% |          22      0.00%    100.00% |          30      0.00%    100.00% |          26      0.00%    100.00% |          39      0.00%    100.00%
system.ruby.L1Cache_Controller.MI.Writeback_Ack_Data::total     33762865                      
system.ruby.L1Cache_Controller.MM.Fwd_GETS |         239     85.05%     85.05% |           5      1.78%     86.83% |           2      0.71%     87.54% |           2      0.71%     88.26% |           3      1.07%     89.32% |           3      1.07%     90.39% |           3      1.07%     91.46% |           2      0.71%     92.17% |           2      0.71%     92.88% |           3      1.07%     93.95% |           3      1.07%     95.02% |           2      0.71%     95.73% |           2      0.71%     96.44% |           6      2.14%     98.58% |           1      0.36%     98.93% |           3      1.07%    100.00%
system.ruby.L1Cache_Controller.MM.Fwd_GETS::total          281                      
system.ruby.L1Cache_Controller.MM.Fwd_GETX |          89      1.05%      1.05% |         560      6.61%      7.66% |         560      6.61%     14.27% |         558      6.59%     20.85% |         565      6.67%     27.52% |         557      6.57%     34.10% |         558      6.59%     40.68% |         561      6.62%     47.30% |         562      6.63%     53.94% |         556      6.56%     60.50% |         565      6.67%     67.17% |         563      6.64%     73.81% |         557      6.57%     80.38% |         555      6.55%     86.93% |         555      6.55%     93.49% |         552      6.51%    100.00%
system.ruby.L1Cache_Controller.MM.Fwd_GETX::total         8473                      
system.ruby.L1Cache_Controller.MM.L1_Replacement |    33653870    100.00%    100.00% |          16      0.00%    100.00% |          13      0.00%    100.00% |          13      0.00%    100.00% |          14      0.00%    100.00% |          13      0.00%    100.00% |          13      0.00%    100.00% |          14      0.00%    100.00% |          13      0.00%    100.00% |          14      0.00%    100.00% |          12      0.00%    100.00% |          14      0.00%    100.00% |          14      0.00%    100.00% |          15      0.00%    100.00% |          13      0.00%    100.00% |          15      0.00%    100.00%
system.ruby.L1Cache_Controller.MM.L1_Replacement::total     33654076                      
system.ruby.L1Cache_Controller.MM.Load   |    11244886     99.75%     99.75% |        1927      0.02%     99.77% |        1896      0.02%     99.78% |        1828      0.02%     99.80% |        1907      0.02%     99.82% |        1902      0.02%     99.83% |        1809      0.02%     99.85% |        1865      0.02%     99.87% |        1859      0.02%     99.88% |        1858      0.02%     99.90% |        1895      0.02%     99.92% |        1868      0.02%     99.93% |        1807      0.02%     99.95% |        1972      0.02%     99.97% |        1918      0.02%     99.98% |        1956      0.02%    100.00%
system.ruby.L1Cache_Controller.MM.Load::total     11273153                      
system.ruby.L1Cache_Controller.MM.Store  |   114485524     99.98%     99.98% |        1767      0.00%     99.98% |        1752      0.00%     99.98% |        1729      0.00%     99.98% |        1748      0.00%     99.98% |        1753      0.00%     99.98% |        1723      0.00%     99.99% |        1750      0.00%     99.99% |        1742      0.00%     99.99% |        1732      0.00%     99.99% |        1769      0.00%     99.99% |        1747      0.00%     99.99% |        1708      0.00%    100.00% |        1762      0.00%    100.00% |        1741      0.00%    100.00% |        1757      0.00%    100.00%
system.ruby.L1Cache_Controller.MM.Store::total    114511704                      
system.ruby.L1Cache_Controller.MM_W.Fwd_GETS |          21     19.09%     19.09% |           9      8.18%     27.27% |           3      2.73%     30.00% |           6      5.45%     35.45% |           7      6.36%     41.82% |           6      5.45%     47.27% |           9      8.18%     55.45% |           6      5.45%     60.91% |           3      2.73%     63.64% |           7      6.36%     70.00% |           4      3.64%     73.64% |           6      5.45%     79.09% |           6      5.45%     84.55% |           9      8.18%     92.73% |           4      3.64%     96.36% |           4      3.64%    100.00%
system.ruby.L1Cache_Controller.MM_W.Fwd_GETS::total          110                      
system.ruby.L1Cache_Controller.MM_W.Fwd_GETX |           9      0.03%      0.03% |        1659      6.01%      6.04% |        1660      6.01%     12.05% |        1651      5.98%     18.03% |        1680      6.08%     24.11% |        1644      5.95%     30.06% |        2201      7.97%     38.03% |        1668      6.04%     44.07% |        1672      6.05%     50.13% |        2184      7.91%     58.04% |        2237      8.10%     66.14% |        2215      8.02%     74.16% |        1652      5.98%     80.14% |        1654      5.99%     86.13% |        2190      7.93%     94.06% |        1641      5.94%    100.00%
system.ruby.L1Cache_Controller.MM_W.Fwd_GETX::total        27617                      
system.ruby.L1Cache_Controller.MM_W.L1_Replacement |          18    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.MM_W.L1_Replacement::total           18                      
system.ruby.L1Cache_Controller.MM_W.Load |       35258     99.65%     99.65% |          29      0.08%     99.73% |           2      0.01%     99.73% |           2      0.01%     99.74% |          33      0.09%     99.83% |           2      0.01%     99.84% |           3      0.01%     99.85% |           7      0.02%     99.87% |          10      0.03%     99.90% |           7      0.02%     99.92% |           3      0.01%     99.92% |           4      0.01%     99.93% |          11      0.03%     99.97% |           4      0.01%     99.98% |           4      0.01%     99.99% |           4      0.01%    100.00%
system.ruby.L1Cache_Controller.MM_W.Load::total        35383                      
system.ruby.L1Cache_Controller.MM_W.Store |    12469124     99.93%     99.93% |         581      0.00%     99.94% |         580      0.00%     99.94% |         577      0.00%     99.94% |         586      0.00%     99.95% |         578      0.00%     99.95% |         575      0.00%     99.96% |         578      0.00%     99.96% |         580      0.00%     99.97% |         577      0.00%     99.97% |         581      0.00%     99.98% |         585      0.00%     99.98% |         578      0.00%     99.99% |         577      0.00%     99.99% |         573      0.00%    100.00% |         573      0.00%    100.00%
system.ruby.L1Cache_Controller.MM_W.Store::total     12477803                      
system.ruby.L1Cache_Controller.MM_W.Use_Timeout |    26894685     99.97%     99.97% |         584      0.00%     99.97% |         578      0.00%     99.97% |         578      0.00%     99.97% |         586      0.00%     99.98% |         578      0.00%     99.98% |         579      0.00%     99.98% |         582      0.00%     99.98% |         581      0.00%     99.98% |         578      0.00%     99.99% |         584      0.00%     99.99% |         585      0.00%     99.99% |         578      0.00%     99.99% |         581      0.00%    100.00% |         574      0.00%    100.00% |         574      0.00%    100.00%
system.ruby.L1Cache_Controller.MM_W.Use_Timeout::total     26903385                      
system.ruby.L1Cache_Controller.M_W.Fwd_GETS |           2      1.89%      1.89% |          13     12.26%     14.15% |           6      5.66%     19.81% |           0      0.00%     19.81% |          18     16.98%     36.79% |          12     11.32%     48.11% |           3      2.83%     50.94% |           3      2.83%     53.77% |           9      8.49%     62.26% |          16     15.09%     77.36% |           4      3.77%     81.13% |           6      5.66%     86.79% |           6      5.66%     92.45% |           0      0.00%     92.45% |           4      3.77%     96.23% |           4      3.77%    100.00%
system.ruby.L1Cache_Controller.M_W.Fwd_GETS::total          106                      
system.ruby.L1Cache_Controller.M_W.Fwd_GETX |           0      0.00%      0.00% |           3     33.33%     33.33% |           0      0.00%     33.33% |           0      0.00%     33.33% |           0      0.00%     33.33% |           0      0.00%     33.33% |           0      0.00%     33.33% |           0      0.00%     33.33% |           0      0.00%     33.33% |           0      0.00%     33.33% |           0      0.00%     33.33% |           0      0.00%     33.33% |           6     66.67%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.M_W.Fwd_GETX::total            9                      
system.ruby.L1Cache_Controller.M_W.L1_Replacement |          37    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.M_W.L1_Replacement::total           37                      
system.ruby.L1Cache_Controller.M_W.Load  |    31528265    100.00%    100.00% |         162      0.00%    100.00% |          80      0.00%    100.00% |          40      0.00%    100.00% |         145      0.00%    100.00% |          82      0.00%    100.00% |          32      0.00%    100.00% |          75      0.00%    100.00% |          63      0.00%    100.00% |         149      0.00%    100.00% |          70      0.00%    100.00% |          84      0.00%    100.00% |          69      0.00%    100.00% |          77      0.00%    100.00% |          73      0.00%    100.00% |         125      0.00%    100.00%
system.ruby.L1Cache_Controller.M_W.Load::total     31529591                      
system.ruby.L1Cache_Controller.M_W.Store |     8964022    100.00%    100.00% |           1      0.00%    100.00% |           1      0.00%    100.00% |           2      0.00%    100.00% |           2      0.00%    100.00% |           3      0.00%    100.00% |           3      0.00%    100.00% |           3      0.00%    100.00% |           2      0.00%    100.00% |           2      0.00%    100.00% |           2      0.00%    100.00% |           3      0.00%    100.00% |           3      0.00%    100.00% |           2      0.00%    100.00% |           3      0.00%    100.00% |           2      0.00%    100.00%
system.ruby.L1Cache_Controller.M_W.Store::total      8964056                      
system.ruby.L1Cache_Controller.M_W.Use_Timeout |     6868287    100.00%    100.00% |          34      0.00%    100.00% |          23      0.00%    100.00% |          15      0.00%    100.00% |          19      0.00%    100.00% |          24      0.00%    100.00% |          10      0.00%    100.00% |          16      0.00%    100.00% |          19      0.00%    100.00% |          23      0.00%    100.00% |          19      0.00%    100.00% |          17      0.00%    100.00% |          14      0.00%    100.00% |          25      0.00%    100.00% |          23      0.00%    100.00% |          32      0.00%    100.00%
system.ruby.L1Cache_Controller.M_W.Use_Timeout::total      6868600                      
system.ruby.L1Cache_Controller.O.Fwd_GETS |           0      0.00%      0.00% |          87     25.89%     25.89% |          37     11.01%     36.90% |          30      8.93%     45.83% |          28      8.33%     54.17% |          42     12.50%     66.67% |          10      2.98%     69.64% |          11      3.27%     72.92% |          39     11.61%     84.52% |          41     12.20%     96.73% |           0      0.00%     96.73% |           7      2.08%     98.81% |           1      0.30%     99.11% |           0      0.00%     99.11% |           0      0.00%     99.11% |           3      0.89%    100.00%
system.ruby.L1Cache_Controller.O.Fwd_GETS::total          336                      
system.ruby.L1Cache_Controller.O.Fwd_GETX |           1      1.23%      1.23% |           8      9.88%     11.11% |           5      6.17%     17.28% |           5      6.17%     23.46% |           6      7.41%     30.86% |           9     11.11%     41.98% |           3      3.70%     45.68% |           3      3.70%     49.38% |           4      4.94%     54.32% |           5      6.17%     60.49% |           2      2.47%     62.96% |           6      7.41%     70.37% |           2      2.47%     72.84% |           8      9.88%     82.72% |           7      8.64%     91.36% |           7      8.64%    100.00%
system.ruby.L1Cache_Controller.O.Fwd_GETX::total           81                      
system.ruby.L1Cache_Controller.O.L1_Replacement |           0      0.00%      0.00% |           6     27.27%     27.27% |           3     13.64%     40.91% |           2      9.09%     50.00% |           1      4.55%     54.55% |           1      4.55%     59.09% |           1      4.55%     63.64% |           1      4.55%     68.18% |           1      4.55%     72.73% |           2      9.09%     81.82% |           1      4.55%     86.36% |           1      4.55%     90.91% |           0      0.00%     90.91% |           1      4.55%     95.45% |           1      4.55%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.O.L1_Replacement::total           22                      
system.ruby.L1Cache_Controller.O.Load    |          48      0.01%      0.01% |       40488      4.28%      4.28% |         208      0.02%      4.31% |           4      0.00%      4.31% |      299678     31.67%     35.98% |      302055     31.93%     67.91% |           0      0.00%     67.91% |         928      0.10%     68.01% |      300001     31.71%     99.71% |        2536      0.27%     99.98% |           0      0.00%     99.98% |         165      0.02%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.O.Load::total       946111                      
system.ruby.L1Cache_Controller.O.Store   |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           1     25.00%     25.00% |           0      0.00%     25.00% |           1     25.00%     50.00% |           1     25.00%     75.00% |           0      0.00%     75.00% |           1     25.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.O.Store::total            4                      
system.ruby.L1Cache_Controller.OI.Writeback_Ack_Data |           0      0.00%      0.00% |           6     27.27%     27.27% |           3     13.64%     40.91% |           2      9.09%     50.00% |           1      4.55%     54.55% |           1      4.55%     59.09% |           1      4.55%     63.64% |           1      4.55%     68.18% |           1      4.55%     72.73% |           2      9.09%     81.82% |           1      4.55%     86.36% |           1      4.55%     90.91% |           0      0.00%     90.91% |           1      4.55%     95.45% |           1      4.55%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.OI.Writeback_Ack_Data::total           22                      
system.ruby.L1Cache_Controller.OM.Ack    |        2793     98.55%     98.55% |           3      0.11%     98.66% |           0      0.00%     98.66% |           0      0.00%     98.66% |           0      0.00%     98.66% |           0      0.00%     98.66% |           0      0.00%     98.66% |           0      0.00%     98.66% |           0      0.00%     98.66% |           6      0.21%     98.87% |           0      0.00%     98.87% |           8      0.28%     99.15% |           4      0.14%     99.29% |           7      0.25%     99.54% |          13      0.46%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.OM.Ack::total         2834                      
system.ruby.L1Cache_Controller.OM.All_acks |    17930663     99.95%     99.95% |         583      0.00%     99.95% |         577      0.00%     99.96% |         576      0.00%     99.96% |         584      0.00%     99.96% |         575      0.00%     99.97% |         576      0.00%     99.97% |         579      0.00%     99.97% |         579      0.00%     99.98% |         576      0.00%     99.98% |         582      0.00%     99.98% |         582      0.00%     99.99% |         575      0.00%     99.99% |         579      0.00%     99.99% |         571      0.00%    100.00% |         572      0.00%    100.00%
system.ruby.L1Cache_Controller.OM.All_acks::total     17939329                      
system.ruby.L1Cache_Controller.OM.Fwd_GETS |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           4     17.39%     17.39% |           0      0.00%     17.39% |           6     26.09%     43.48% |           2      8.70%     52.17% |           0      0.00%     52.17% |          11     47.83%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.OM.Fwd_GETS::total           23                      
system.ruby.L1Cache_Controller.OM.L1_Replacement |           3    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.OM.L1_Replacement::total            3                      
system.ruby.L1Cache_Controller.OM.Own_GETX |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           1     25.00%     25.00% |           0      0.00%     25.00% |           1     25.00%     50.00% |           1     25.00%     75.00% |           0      0.00%     75.00% |           1     25.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.OM.Own_GETX::total            4                      
system.ruby.L1Cache_Controller.Own_GETX  |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           1     25.00%     25.00% |           0      0.00%     25.00% |           1     25.00%     50.00% |           1     25.00%     75.00% |           0      0.00%     75.00% |           1     25.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.Own_GETX::total            4                      
system.ruby.L1Cache_Controller.S.Fwd_GETS |        1313      7.78%      7.78% |        3909     23.17%     30.96% |        2352     13.94%     44.90% |        1514      8.98%     53.88% |        1236      7.33%     61.20% |         982      5.82%     67.03% |         816      4.84%     71.86% |         630      3.73%     75.60% |         607      3.60%     79.20% |         563      3.34%     82.53% |         542      3.21%     85.75% |         523      3.10%     88.85% |         501      2.97%     91.82% |         474      2.81%     94.63% |         444      2.63%     97.26% |         462      2.74%    100.00%
system.ruby.L1Cache_Controller.S.Fwd_GETS::total        16868                      
system.ruby.L1Cache_Controller.S.Ifetch  |   116208340     81.61%     81.61% |     1731018      1.22%     82.83% |     1759582      1.24%     84.07% |     1733828      1.22%     85.28% |     1758336      1.23%     86.52% |     1736523      1.22%     87.74% |     1759752      1.24%     88.97% |     1731910      1.22%     90.19% |     1758301      1.23%     91.42% |     1731827      1.22%     92.64% |     1759886      1.24%     93.88% |     1732014      1.22%     95.09% |     1757720      1.23%     96.33% |     1734380      1.22%     97.55% |     1760560      1.24%     98.78% |     1733964      1.22%    100.00%
system.ruby.L1Cache_Controller.S.Ifetch::total    142387941                      
system.ruby.L1Cache_Controller.S.Inv     |          12      0.27%      0.27% |         284      6.40%      6.67% |         287      6.47%     13.14% |         318      7.17%     20.30% |         309      6.96%     27.26% |         290      6.53%     33.80% |         298      6.71%     40.51% |         290      6.53%     47.05% |         303      6.83%     53.88% |         270      6.08%     59.96% |         299      6.74%     66.70% |         303      6.83%     73.52% |         308      6.94%     80.46% |         283      6.38%     86.84% |         291      6.56%     93.40% |         293      6.60%    100.00%
system.ruby.L1Cache_Controller.S.Inv::total         4438                      
system.ruby.L1Cache_Controller.S.L1_Replacement |    13114347     92.97%     92.97% |       66101      0.47%     93.44% |       66101      0.47%     93.91% |       66091      0.47%     94.38% |       66112      0.47%     94.85% |       66100      0.47%     95.31% |       66105      0.47%     95.78% |       66109      0.47%     96.25% |       66106      0.47%     96.72% |       66111      0.47%     97.19% |       66111      0.47%     97.66% |       66113      0.47%     98.13% |       66092      0.47%     98.59% |       66100      0.47%     99.06% |       66098      0.47%     99.53% |       66083      0.47%    100.00%
system.ruby.L1Cache_Controller.S.L1_Replacement::total     14105880                      
system.ruby.L1Cache_Controller.S.Load    |   118060162     85.56%     85.56% |     1363671      0.99%     86.55% |     1417655      1.03%     87.58% |     1400681      1.02%     88.59% |     1110750      0.80%     89.40% |     1092858      0.79%     90.19% |     1404323      1.02%     91.21% |     1386823      1.01%     92.21% |     1098044      0.80%     93.01% |     1379365      1.00%     94.01% |     1392614      1.01%     95.02% |     1375555      1.00%     96.01% |     1385853      1.00%     97.02% |     1369633      0.99%     98.01% |     1380723      1.00%     99.01% |     1364658      0.99%    100.00%
system.ruby.L1Cache_Controller.S.Load::total    137983368                      
system.ruby.L1Cache_Controller.S.Store   |       39523     99.83%     99.83% |           8      0.02%     99.85% |           4      0.01%     99.86% |           3      0.01%     99.86% |           7      0.02%     99.88% |           4      0.01%     99.89% |           4      0.01%     99.90% |           4      0.01%     99.91% |           6      0.02%     99.93% |           6      0.02%     99.94% |           4      0.01%     99.95% |           3      0.01%     99.96% |           5      0.01%     99.97% |           6      0.02%     99.99% |           2      0.01%     99.99% |           3      0.01%    100.00%
system.ruby.L1Cache_Controller.S.Store::total        39592                      
system.ruby.L1Cache_Controller.SI.Ifetch |           2    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.SI.Ifetch::total            2                      
system.ruby.L1Cache_Controller.SI.Load   |        7361    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.SI.Load::total         7361                      
system.ruby.L1Cache_Controller.SI.Store  |           3    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.SI.Store::total            3                      
system.ruby.L1Cache_Controller.SI.Writeback_Ack |    10028258     99.96%     99.96% |         257      0.00%     99.96% |         275      0.00%     99.96% |         282      0.00%     99.97% |         283      0.00%     99.97% |         282      0.00%     99.97% |         276      0.00%     99.98% |         266      0.00%     99.98% |         279      0.00%     99.98% |         257      0.00%     99.98% |         285      0.00%     99.99% |         285      0.00%     99.99% |         272      0.00%     99.99% |         276      0.00%     99.99% |         272      0.00%    100.00% |         283      0.00%    100.00%
system.ruby.L1Cache_Controller.SI.Writeback_Ack::total     10032388                      
system.ruby.L1Cache_Controller.SI.Writeback_Ack_Data |     3086089     75.76%     75.76% |       65844      1.62%     77.38% |       65826      1.62%     78.99% |       65809      1.62%     80.61% |       65829      1.62%     82.22% |       65818      1.62%     83.84% |       65829      1.62%     85.46% |       65843      1.62%     87.07% |       65827      1.62%     88.69% |       65854      1.62%     90.31% |       65826      1.62%     91.92% |       65828      1.62%     93.54% |       65820      1.62%     95.15% |       65824      1.62%     96.77% |       65826      1.62%     98.38% |       65800      1.62%    100.00%
system.ruby.L1Cache_Controller.SI.Writeback_Ack_Data::total      4073492                      
system.ruby.L1Cache_Controller.SM.Ack    |        1583     97.84%     97.84% |           5      0.31%     98.15% |           0      0.00%     98.15% |           0      0.00%     98.15% |           0      0.00%     98.15% |           2      0.12%     98.27% |           0      0.00%     98.27% |           0      0.00%     98.27% |           0      0.00%     98.27% |           4      0.25%     98.52% |           3      0.19%     98.70% |           0      0.00%     98.70% |           0      0.00%     98.70% |          21      1.30%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.SM.Ack::total         1618                      
system.ruby.L1Cache_Controller.SM.Exclusive_Data |       39521     99.90%     99.90% |           5      0.01%     99.91% |           2      0.01%     99.92% |           2      0.01%     99.92% |           2      0.01%     99.93% |           3      0.01%     99.93% |           2      0.01%     99.94% |           2      0.01%     99.94% |           2      0.01%     99.95% |           3      0.01%     99.96% |           3      0.01%     99.96% |           2      0.01%     99.97% |           2      0.01%     99.97% |           6      0.02%     99.99% |           2      0.01%     99.99% |           2      0.01%    100.00%
system.ruby.L1Cache_Controller.SM.Exclusive_Data::total        39561                      
system.ruby.L1Cache_Controller.SM.Fwd_GETS |           0      0.00%      0.00% |           6    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.SM.Fwd_GETS::total            6                      
system.ruby.L1Cache_Controller.SM.Inv    |           2      6.45%      6.45% |           3      9.68%     16.13% |           2      6.45%     22.58% |           1      3.23%     25.81% |           5     16.13%     41.94% |           1      3.23%     45.16% |           2      6.45%     51.61% |           2      6.45%     58.06% |           4     12.90%     70.97% |           3      9.68%     80.65% |           1      3.23%     83.87% |           1      3.23%     87.10% |           3      9.68%     96.77% |           0      0.00%     96.77% |           0      0.00%     96.77% |           1      3.23%    100.00%
system.ruby.L1Cache_Controller.SM.Inv::total           31                      
system.ruby.L1Cache_Controller.SM.L1_Replacement |         108    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.SM.L1_Replacement::total          108                      
system.ruby.L1Cache_Controller.Store     |   160609665     99.97%     99.97% |        2934      0.00%     99.97% |        2912      0.00%     99.98% |        2884      0.00%     99.98% |        2921      0.00%     99.98% |        2909      0.00%     99.98% |        2877      0.00%     99.98% |        2910      0.00%     99.99% |        2904      0.00%     99.99% |        2887      0.00%     99.99% |        2935      0.00%     99.99% |        2917      0.00%     99.99% |        2864      0.00%     99.99% |        2920      0.00%    100.00% |        2888      0.00%    100.00% |        2905      0.00%    100.00%
system.ruby.L1Cache_Controller.Store::total    160653232                      
system.ruby.L1Cache_Controller.Use_Timeout |    33762972     99.97%     99.97% |         618      0.00%     99.98% |         601      0.00%     99.98% |         593      0.00%     99.98% |         605      0.00%     99.98% |         602      0.00%     99.98% |         589      0.00%     99.98% |         598      0.00%     99.99% |         600      0.00%     99.99% |         601      0.00%     99.99% |         603      0.00%     99.99% |         602      0.00%     99.99% |         592      0.00%     99.99% |         606      0.00%    100.00% |         597      0.00%    100.00% |         606      0.00%    100.00%
system.ruby.L1Cache_Controller.Use_Timeout::total     33771985                      
system.ruby.L1Cache_Controller.Writeback_Ack |    10028258     99.96%     99.96% |         257      0.00%     99.96% |         275      0.00%     99.96% |         282      0.00%     99.97% |         283      0.00%     99.97% |         282      0.00%     99.97% |         276      0.00%     99.98% |         266      0.00%     99.98% |         279      0.00%     99.98% |         257      0.00%     99.98% |         285      0.00%     99.99% |         285      0.00%     99.99% |         272      0.00%     99.99% |         276      0.00%     99.99% |         272      0.00%    100.00% |         283      0.00%    100.00%
system.ruby.L1Cache_Controller.Writeback_Ack::total     10032388                      
system.ruby.L1Cache_Controller.Writeback_Ack_Data |    36848559     97.39%     97.39% |       65882      0.17%     97.56% |       65855      0.17%     97.74% |       65832      0.17%     97.91% |       65854      0.17%     98.09% |       65845      0.17%     98.26% |       65849      0.17%     98.43% |       65870      0.17%     98.61% |       65854      0.17%     98.78% |       65884      0.17%     98.96% |       65854      0.17%     99.13% |       65852      0.17%     99.30% |       65842      0.17%     99.48% |       65855      0.17%     99.65% |       65853      0.17%     99.83% |       65839      0.17%    100.00%
system.ruby.L1Cache_Controller.Writeback_Ack_Data::total     37836379                      
system.ruby.L2Cache_Controller.All_Acks  |      198500      6.26%      6.26% |      198062      6.24%     12.50% |      198026      6.24%     18.74% |      198031      6.24%     24.99% |      198170      6.25%     31.24% |      198166      6.25%     37.48% |      198208      6.25%     43.73% |      198290      6.25%     49.98% |      198220      6.25%     56.23% |      198247      6.25%     62.48% |      198224      6.25%     68.73% |      198319      6.25%     74.98% |      198353      6.25%     81.24% |      198385      6.25%     87.49% |      198434      6.26%     93.75% |      198409      6.25%    100.00%
system.ruby.L2Cache_Controller.All_Acks::total      3172044                      
system.ruby.L2Cache_Controller.Data      |      454647      6.25%      6.25% |      454137      6.25%     12.50% |      454056      6.25%     18.75% |      454055      6.25%     24.99% |      454318      6.25%     31.24% |      454219      6.25%     37.49% |      454262      6.25%     43.74% |      454397      6.25%     49.99% |      454252      6.25%     56.24% |      454287      6.25%     62.49% |      454318      6.25%     68.74% |      454366      6.25%     74.99% |      454417      6.25%     81.24% |      454477      6.25%     87.49% |      454513      6.25%     93.75% |      454597      6.25%    100.00%
system.ruby.L2Cache_Controller.Data::total      7269318                      
system.ruby.L2Cache_Controller.Exclusive_Unblock |     2122355      6.28%      6.28% |     2111422      6.25%     12.54% |     2116976      6.27%     18.80% |     2105385      6.23%     25.04% |     2108392      6.24%     31.28% |     2108646      6.24%     37.53% |     2104608      6.23%     43.76% |     2105183      6.23%     49.99% |     2107213      6.24%     56.23% |     2106323      6.24%     62.47% |     2118231      6.27%     68.74% |     2119446      6.28%     75.02% |     2105346      6.23%     81.25% |     2111175      6.25%     87.50% |     2116994      6.27%     93.77% |     2104290      6.23%    100.00%
system.ruby.L2Cache_Controller.Exclusive_Unblock::total     33771985                      
system.ruby.L2Cache_Controller.IFLOSX.L1_GETS |         156     19.19%     19.19% |           5      0.62%     19.80% |           7      0.86%     20.66% |           8      0.98%     21.65% |           0      0.00%     21.65% |         322     39.61%     61.25% |           0      0.00%     61.25% |           0      0.00%     61.25% |          56      6.89%     68.14% |          12      1.48%     69.62% |           0      0.00%     69.62% |           0      0.00%     69.62% |           0      0.00%     69.62% |           0      0.00%     69.62% |         247     30.38%    100.00% |           0      0.00%    100.00%
system.ruby.L2Cache_Controller.IFLOSX.L1_GETS::total          813                      
system.ruby.L2Cache_Controller.IFLOSX.L1_GETX |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |         136    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.L2Cache_Controller.IFLOSX.L1_GETX::total          136                      
system.ruby.L2Cache_Controller.IFLOSX.Unblock |          40     11.14%     11.14% |          14      3.90%     15.04% |          23      6.41%     21.45% |          14      3.90%     25.35% |          13      3.62%     28.97% |         128     35.65%     64.62% |           0      0.00%     64.62% |          14      3.90%     68.52% |          12      3.34%     71.87% |          15      4.18%     76.04% |           0      0.00%     76.04% |           0      0.00%     76.04% |           0      0.00%     76.04% |           0      0.00%     76.04% |          73     20.33%     96.38% |          13      3.62%    100.00%
system.ruby.L2Cache_Controller.IFLOSX.Unblock::total          359                      
system.ruby.L2Cache_Controller.IFLOXX.Exclusive_Unblock |          12      0.14%      0.14% |          39      0.45%      0.58% |          12      0.14%      0.72% |          17      0.19%      0.91% |          28      0.32%      1.23% |          34      0.39%      1.62% |          70      0.80%      2.42% |          26      0.30%      2.72% |          69      0.79%      3.50% |          29      0.33%      3.84% |        8232     93.97%     97.81% |          27      0.31%     98.12% |          29      0.33%     98.45% |          24      0.27%     98.72% |          93      1.06%     99.78% |          19      0.22%    100.00%
system.ruby.L2Cache_Controller.IFLOXX.Exclusive_Unblock::total         8760                      
system.ruby.L2Cache_Controller.IFLOXX.L1_GETS |          54      9.84%      9.84% |           0      0.00%      9.84% |           1      0.18%     10.02% |           0      0.00%     10.02% |           0      0.00%     10.02% |         111     20.22%     30.24% |           0      0.00%     30.24% |           0      0.00%     30.24% |          43      7.83%     38.07% |           1      0.18%     38.25% |           0      0.00%     38.25% |           0      0.00%     38.25% |           0      0.00%     38.25% |           0      0.00%     38.25% |         339     61.75%    100.00% |           0      0.00%    100.00%
system.ruby.L2Cache_Controller.IFLOXX.L1_GETS::total          549                      
system.ruby.L2Cache_Controller.IFLOXX.L1_GETX |           0      0.00%      0.00% |          82      0.11%      0.11% |           0      0.00%      0.11% |           0      0.00%      0.11% |           0      0.00%      0.11% |           0      0.00%      0.11% |          70      0.10%      0.21% |           0      0.00%      0.21% |         111      0.16%      0.37% |           0      0.00%      0.37% |       71043     99.33%     99.70% |           0      0.00%     99.70% |           0      0.00%     99.70% |           0      0.00%     99.70% |         217      0.30%    100.00% |           0      0.00%    100.00%
system.ruby.L2Cache_Controller.IFLOXX.L1_GETX::total        71523                      
system.ruby.L2Cache_Controller.IFLOXX.Unblock |           5      4.46%      4.46% |           3      2.68%      7.14% |          10      8.93%     16.07% |           7      6.25%     22.32% |           8      7.14%     29.46% |          14     12.50%     41.96% |           3      2.68%     44.64% |           5      4.46%     49.11% |          10      8.93%     58.04% |           3      2.68%     60.71% |           6      5.36%     66.07% |           3      2.68%     68.75% |           5      4.46%     73.21% |           5      4.46%     77.68% |          18     16.07%     93.75% |           7      6.25%    100.00%
system.ruby.L2Cache_Controller.IFLOXX.Unblock::total          112                      
system.ruby.L2Cache_Controller.IFLS.L1_GETS |         611      6.70%      6.70% |         372      4.08%     10.78% |         506      5.55%     16.33% |         698      7.65%     23.98% |         666      7.30%     31.28% |         570      6.25%     37.53% |         690      7.57%     45.10% |         732      8.03%     53.12% |         634      6.95%     60.08% |         477      5.23%     65.31% |         525      5.76%     71.06% |         473      5.19%     76.25% |         598      6.56%     82.81% |         468      5.13%     87.94% |         548      6.01%     93.95% |         552      6.05%    100.00%
system.ruby.L2Cache_Controller.IFLS.L1_GETS::total         9120                      
system.ruby.L2Cache_Controller.IFLS.L1_GETX |           0      0.00%      0.00% |           0      0.00%      0.00% |           1      5.26%      5.26% |           0      0.00%      5.26% |           0      0.00%      5.26% |           0      0.00%      5.26% |           0      0.00%      5.26% |           0      0.00%      5.26% |          18     94.74%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L2Cache_Controller.IFLS.L1_GETX::total           19                      
system.ruby.L2Cache_Controller.IFLS.Unblock |        1040      6.16%      6.16% |        1068      6.33%     12.49% |        1088      6.45%     18.94% |        1094      6.48%     25.42% |        1079      6.39%     31.82% |        1111      6.58%     38.40% |        1114      6.60%     45.00% |        1044      6.19%     51.19% |        1075      6.37%     57.56% |        1011      5.99%     63.55% |        1013      6.00%     69.56% |        1040      6.16%     75.72% |        1001      5.93%     81.65% |        1007      5.97%     87.62% |        1040      6.16%     93.78% |        1049      6.22%    100.00%
system.ruby.L2Cache_Controller.IFLS.Unblock::total        16874                      
system.ruby.L2Cache_Controller.IFLXO.Exclusive_Unblock |           2      2.35%      2.35% |           2      2.35%      4.71% |           8      9.41%     14.12% |           5      5.88%     20.00% |           5      5.88%     25.88% |           9     10.59%     36.47% |           2      2.35%     38.82% |           4      4.71%     43.53% |           7      8.24%     51.76% |           2      2.35%     54.12% |           5      5.88%     60.00% |           2      2.35%     62.35% |           5      5.88%     68.24% |           4      4.71%     72.94% |          17     20.00%     92.94% |           6      7.06%    100.00%
system.ruby.L2Cache_Controller.IFLXO.Exclusive_Unblock::total           85                      
system.ruby.L2Cache_Controller.IFLXO.L1_GETS |          15     14.02%     14.02% |           0      0.00%     14.02% |           0      0.00%     14.02% |           0      0.00%     14.02% |           0      0.00%     14.02% |          15     14.02%     28.04% |           0      0.00%     28.04% |           0      0.00%     28.04% |           5      4.67%     32.71% |           0      0.00%     32.71% |           0      0.00%     32.71% |           0      0.00%     32.71% |           0      0.00%     32.71% |           0      0.00%     32.71% |          72     67.29%    100.00% |           0      0.00%    100.00%
system.ruby.L2Cache_Controller.IFLXO.L1_GETS::total          107                      
system.ruby.L2Cache_Controller.IFLXO.L1_GETX |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |          23    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.L2Cache_Controller.IFLXO.L1_GETX::total           23                      
system.ruby.L2Cache_Controller.IGM.Data  |      196049      6.26%      6.26% |      195657      6.25%     12.50% |      195611      6.24%     18.75% |      195559      6.24%     24.99% |      195645      6.25%     31.24% |      195640      6.25%     37.48% |      195701      6.25%     43.73% |      195692      6.25%     49.98% |      195744      6.25%     56.23% |      195703      6.25%     62.47% |      195751      6.25%     68.72% |      195875      6.25%     74.98% |      195893      6.25%     81.23% |      195944      6.26%     87.49% |      196034      6.26%     93.74% |      195980      6.26%    100.00%
system.ruby.L2Cache_Controller.IGM.Data::total      3132478                      
system.ruby.L2Cache_Controller.IGM.L1_GETX |           0      0.00%      0.00% |           6     40.00%     40.00% |           0      0.00%     40.00% |           0      0.00%     40.00% |           0      0.00%     40.00% |           0      0.00%     40.00% |           5     33.33%     73.33% |           0      0.00%     73.33% |           0      0.00%     73.33% |           0      0.00%     73.33% |           0      0.00%     73.33% |           0      0.00%     73.33% |           0      0.00%     73.33% |           0      0.00%     73.33% |           4     26.67%    100.00% |           0      0.00%    100.00%
system.ruby.L2Cache_Controller.IGM.L1_GETX::total           15                      
system.ruby.L2Cache_Controller.IGMLS.Data |        2451      6.19%      6.19% |        2405      6.08%     12.27% |        2415      6.10%     18.38% |        2472      6.25%     24.62% |        2525      6.38%     31.01% |        2526      6.38%     37.39% |        2507      6.34%     43.73% |        2598      6.57%     50.29% |        2476      6.26%     56.55% |        2544      6.43%     62.98% |        2473      6.25%     69.23% |        2444      6.18%     75.41% |        2460      6.22%     81.63% |        2441      6.17%     87.80% |        2400      6.07%     93.86% |        2429      6.14%    100.00%
system.ruby.L2Cache_Controller.IGMLS.Data::total        39566                      
system.ruby.L2Cache_Controller.IGMLS.L1_GETS |           0      0.00%      0.00% |           0      0.00%      0.00% |           2     22.22%     22.22% |           1     11.11%     33.33% |           0      0.00%     33.33% |           0      0.00%     33.33% |           0      0.00%     33.33% |           0      0.00%     33.33% |           6     66.67%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L2Cache_Controller.IGMLS.L1_GETS::total            9                      
system.ruby.L2Cache_Controller.IGMLS.L1_GETX |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           8    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L2Cache_Controller.IGMLS.L1_GETX::total            8                      
system.ruby.L2Cache_Controller.IGMO.All_Acks |      198500      6.26%      6.26% |      198062      6.24%     12.50% |      198026      6.24%     18.74% |      198031      6.24%     24.99% |      198170      6.25%     31.24% |      198166      6.25%     37.48% |      198208      6.25%     43.73% |      198290      6.25%     49.98% |      198220      6.25%     56.23% |      198247      6.25%     62.48% |      198224      6.25%     68.73% |      198319      6.25%     74.98% |      198353      6.25%     81.24% |      198385      6.25%     87.49% |      198434      6.26%     93.75% |      198409      6.25%    100.00%
system.ruby.L2Cache_Controller.IGMO.All_Acks::total      3172044                      
system.ruby.L2Cache_Controller.IGMO.Exclusive_Unblock |      198500      6.26%      6.26% |      198062      6.24%     12.50% |      198026      6.24%     18.74% |      198031      6.24%     24.99% |      198170      6.25%     31.24% |      198166      6.25%     37.48% |      198208      6.25%     43.73% |      198290      6.25%     49.98% |      198220      6.25%     56.23% |      198247      6.25%     62.48% |      198224      6.25%     68.73% |      198319      6.25%     74.98% |      198353      6.25%     81.24% |      198385      6.25%     87.49% |      198434      6.26%     93.75% |      198409      6.25%    100.00%
system.ruby.L2Cache_Controller.IGMO.Exclusive_Unblock::total      3172044                      
system.ruby.L2Cache_Controller.IGMO.L1_GETS |          15     50.00%     50.00% |           0      0.00%     50.00% |           0      0.00%     50.00% |           0      0.00%     50.00% |           0      0.00%     50.00% |          15     50.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L2Cache_Controller.IGMO.L1_GETS::total           30                      
system.ruby.L2Cache_Controller.IGMO.L1_GETX |           0      0.00%      0.00% |           1     50.00%     50.00% |           0      0.00%     50.00% |           0      0.00%     50.00% |           0      0.00%     50.00% |           0      0.00%     50.00% |           0      0.00%     50.00% |           0      0.00%     50.00% |           0      0.00%     50.00% |           0      0.00%     50.00% |           0      0.00%     50.00% |           0      0.00%     50.00% |           0      0.00%     50.00% |           0      0.00%     50.00% |           1     50.00%    100.00% |           0      0.00%    100.00%
system.ruby.L2Cache_Controller.IGMO.L1_GETX::total            2                      
system.ruby.L2Cache_Controller.IGS.Data  |      256147      6.25%      6.25% |      256075      6.25%     12.50% |      256030      6.25%     18.75% |      256024      6.25%     25.00% |      256148      6.25%     31.25% |      256053      6.25%     37.50% |      256054      6.25%     43.75% |      256107      6.25%     50.00% |      256032      6.25%     56.25% |      256040      6.25%     62.50% |      256094      6.25%     68.75% |      256047      6.25%     75.00% |      256064      6.25%     81.25% |      256092      6.25%     87.50% |      256079      6.25%     93.75% |      256188      6.25%    100.00%
system.ruby.L2Cache_Controller.IGS.Data::total      4097274                      
system.ruby.L2Cache_Controller.IGS.L1_GETS |         174      6.23%      6.23% |         147      5.26%     11.48% |         163      5.83%     17.32% |         195      6.98%     24.29% |         183      6.55%     30.84% |         190      6.80%     37.64% |         207      7.41%     45.04% |         184      6.58%     51.63% |         185      6.62%     58.25% |         171      6.12%     64.36% |         167      5.97%     70.34% |         155      5.55%     75.89% |         175      6.26%     82.15% |         163      5.83%     87.98% |         173      6.19%     94.17% |         163      5.83%    100.00%
system.ruby.L2Cache_Controller.IGS.L1_GETS::total         2795                      
system.ruby.L2Cache_Controller.IGS.Unblock |      256147      6.25%      6.25% |      256075      6.25%     12.50% |      256030      6.25%     18.75% |      256024      6.25%     25.00% |      256148      6.25%     31.25% |      256053      6.25%     37.50% |      256054      6.25%     43.75% |      256107      6.25%     50.00% |      256032      6.25%     56.25% |      256040      6.25%     62.50% |      256094      6.25%     68.75% |      256047      6.25%     75.00% |      256064      6.25%     81.25% |      256092      6.25%     87.50% |      256079      6.25%     93.75% |      256188      6.25%    100.00%
system.ruby.L2Cache_Controller.IGS.Unblock::total      4097274                      
system.ruby.L2Cache_Controller.ILOSX.L1_GETS |          40     11.14%     11.14% |          14      3.90%     15.04% |          23      6.41%     21.45% |          14      3.90%     25.35% |          13      3.62%     28.97% |         128     35.65%     64.62% |           0      0.00%     64.62% |          14      3.90%     68.52% |          12      3.34%     71.87% |          15      4.18%     76.04% |           0      0.00%     76.04% |           0      0.00%     76.04% |           0      0.00%     76.04% |           0      0.00%     76.04% |          73     20.33%     96.38% |          13      3.62%    100.00%
system.ruby.L2Cache_Controller.ILOSX.L1_GETS::total          359                      
system.ruby.L2Cache_Controller.ILOSX.L1_GETX |           2      2.35%      2.35% |           2      2.35%      4.71% |           8      9.41%     14.12% |           5      5.88%     20.00% |           5      5.88%     25.88% |           9     10.59%     36.47% |           2      2.35%     38.82% |           4      4.71%     43.53% |           7      8.24%     51.76% |           2      2.35%     54.12% |           5      5.88%     60.00% |           2      2.35%     62.35% |           5      5.88%     68.24% |           4      4.71%     72.94% |          17     20.00%     92.94% |           6      7.06%    100.00%
system.ruby.L2Cache_Controller.ILOSX.L1_GETX::total           85                      
system.ruby.L2Cache_Controller.ILOSX.L1_PUTO |           2     11.76%     11.76% |           1      5.88%     17.65% |           1      5.88%     23.53% |           2     11.76%     35.29% |           1      5.88%     41.18% |           1      5.88%     47.06% |           1      5.88%     52.94% |           1      5.88%     58.82% |           3     17.65%     76.47% |           0      0.00%     76.47% |           1      5.88%     82.35% |           1      5.88%     88.24% |           0      0.00%     88.24% |           1      5.88%     94.12% |           0      0.00%     94.12% |           1      5.88%    100.00%
system.ruby.L2Cache_Controller.ILOSX.L1_PUTO::total           17                      
system.ruby.L2Cache_Controller.ILOSX.L1_PUTS |           1      1.25%      1.25% |           2      2.50%      3.75% |          10     12.50%     16.25% |          11     13.75%     30.00% |          13     16.25%     46.25% |          11     13.75%     60.00% |           0      0.00%     60.00% |          14     17.50%     77.50% |           4      5.00%     82.50% |           2      2.50%     85.00% |           0      0.00%     85.00% |           0      0.00%     85.00% |           0      0.00%     85.00% |           0      0.00%     85.00% |           0      0.00%     85.00% |          12     15.00%    100.00%
system.ruby.L2Cache_Controller.ILOSX.L1_PUTS::total           80                      
system.ruby.L2Cache_Controller.ILOSX.L1_PUTS_only |           0      0.00%      0.00% |           0      0.00%      0.00% |           1     16.67%     16.67% |           0      0.00%     16.67% |           2     33.33%     50.00% |           2     33.33%     83.33% |           0      0.00%     83.33% |           0      0.00%     83.33% |           0      0.00%     83.33% |           0      0.00%     83.33% |           0      0.00%     83.33% |           0      0.00%     83.33% |           0      0.00%     83.33% |           0      0.00%     83.33% |           1     16.67%    100.00% |           0      0.00%    100.00%
system.ruby.L2Cache_Controller.ILOSX.L1_PUTS_only::total            6                      
system.ruby.L2Cache_Controller.ILOSXW.L1_PUTS |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           2    100.00%    100.00%
system.ruby.L2Cache_Controller.ILOSXW.L1_PUTS::total            2                      
system.ruby.L2Cache_Controller.ILOSXW.L1_WBDIRTYDATA |           2     11.76%     11.76% |           1      5.88%     17.65% |           1      5.88%     23.53% |           2     11.76%     35.29% |           1      5.88%     41.18% |           1      5.88%     47.06% |           1      5.88%     52.94% |           1      5.88%     58.82% |           3     17.65%     76.47% |           0      0.00%     76.47% |           1      5.88%     82.35% |           1      5.88%     88.24% |           0      0.00%     88.24% |           1      5.88%     94.12% |           0      0.00%     94.12% |           1      5.88%    100.00%
system.ruby.L2Cache_Controller.ILOSXW.L1_WBDIRTYDATA::total           17                      
system.ruby.L2Cache_Controller.ILOSXW.Unblock |           1      1.25%      1.25% |           2      2.50%      3.75% |          10     12.50%     16.25% |          11     13.75%     30.00% |          13     16.25%     46.25% |          11     13.75%     60.00% |           0      0.00%     60.00% |          14     17.50%     77.50% |           4      5.00%     82.50% |           2      2.50%     85.00% |           0      0.00%     85.00% |           0      0.00%     85.00% |           0      0.00%     85.00% |           0      0.00%     85.00% |           0      0.00%     85.00% |          12     15.00%    100.00%
system.ruby.L2Cache_Controller.ILOSXW.Unblock::total           80                      
system.ruby.L2Cache_Controller.ILOX.L1_PUTO |           0      0.00%      0.00% |           0      0.00%      0.00% |           1     20.00%     20.00% |           0      0.00%     20.00% |           1     20.00%     40.00% |           2     40.00%     80.00% |           0      0.00%     80.00% |           0      0.00%     80.00% |           0      0.00%     80.00% |           0      0.00%     80.00% |           0      0.00%     80.00% |           0      0.00%     80.00% |           0      0.00%     80.00% |           0      0.00%     80.00% |           1     20.00%    100.00% |           0      0.00%    100.00%
system.ruby.L2Cache_Controller.ILOX.L1_PUTO::total            5                      
system.ruby.L2Cache_Controller.ILOXW.L1_WBDIRTYDATA |           0      0.00%      0.00% |           0      0.00%      0.00% |           1     20.00%     20.00% |           0      0.00%     20.00% |           1     20.00%     40.00% |           2     40.00%     80.00% |           0      0.00%     80.00% |           0      0.00%     80.00% |           0      0.00%     80.00% |           0      0.00%     80.00% |           0      0.00%     80.00% |           0      0.00%     80.00% |           0      0.00%     80.00% |           0      0.00%     80.00% |           1     20.00%    100.00% |           0      0.00%    100.00%
system.ruby.L2Cache_Controller.ILOXW.L1_WBDIRTYDATA::total            5                      
system.ruby.L2Cache_Controller.ILOXW.Unblock |           0      0.00%      0.00% |           0      0.00%      0.00% |           1     16.67%     16.67% |           0      0.00%     16.67% |           2     33.33%     50.00% |           2     33.33%     83.33% |           0      0.00%     83.33% |           0      0.00%     83.33% |           0      0.00%     83.33% |           0      0.00%     83.33% |           0      0.00%     83.33% |           0      0.00%     83.33% |           0      0.00%     83.33% |           0      0.00%     83.33% |           1     16.67%    100.00% |           0      0.00%    100.00%
system.ruby.L2Cache_Controller.ILOXW.Unblock::total            6                      
system.ruby.L2Cache_Controller.ILS.L1_GETS |        1040      6.16%      6.16% |        1068      6.33%     12.49% |        1088      6.45%     18.94% |        1094      6.48%     25.42% |        1079      6.39%     31.82% |        1111      6.58%     38.40% |        1114      6.60%     45.00% |        1044      6.19%     51.19% |        1075      6.37%     57.56% |        1011      5.99%     63.55% |        1013      6.00%     69.56% |        1040      6.16%     75.72% |        1001      5.93%     81.65% |        1007      5.97%     87.62% |        1040      6.16%     93.78% |        1049      6.22%    100.00%
system.ruby.L2Cache_Controller.ILS.L1_GETS::total        16874                      
system.ruby.L2Cache_Controller.ILS.L1_GETX |        1702      6.10%      6.10% |        1684      6.03%     12.13% |        1687      6.04%     18.17% |        1731      6.20%     24.38% |        1813      6.50%     30.87% |        1792      6.42%     37.29% |        1766      6.33%     43.62% |        1873      6.71%     50.33% |        1751      6.27%     56.60% |        1803      6.46%     63.06% |        1739      6.23%     69.29% |        1741      6.24%     75.53% |        1733      6.21%     81.74% |        1711      6.13%     87.87% |        1682      6.03%     93.89% |        1705      6.11%    100.00%
system.ruby.L2Cache_Controller.ILS.L1_GETX::total        27913                      
system.ruby.L2Cache_Controller.ILS.L1_PUTS |         402      6.26%      6.26% |         421      6.55%     12.81% |         406      6.32%     19.13% |         405      6.31%     25.44% |         407      6.34%     31.78% |         407      6.34%     38.11% |         387      6.03%     44.14% |         396      6.17%     50.30% |         421      6.55%     56.86% |         413      6.43%     63.29% |         402      6.26%     69.55% |         400      6.23%     75.77% |         389      6.06%     81.83% |         405      6.31%     88.14% |         392      6.10%     94.24% |         370      5.76%    100.00%
system.ruby.L2Cache_Controller.ILS.L1_PUTS::total         6423                      
system.ruby.L2Cache_Controller.ILS.L1_PUTS_only |      254309      6.25%      6.25% |      254247      6.25%     12.50% |      254201      6.25%     18.75% |      254161      6.25%     25.00% |      254200      6.25%     31.25% |      254112      6.25%     37.50% |      254145      6.25%     43.75% |      254097      6.25%     50.00% |      254134      6.25%     56.25% |      254105      6.25%     62.49% |      254198      6.25%     68.75% |      254162      6.25%     74.99% |      254173      6.25%     81.24% |      254237      6.25%     87.49% |      254247      6.25%     93.75% |      254341      6.25%    100.00%
system.ruby.L2Cache_Controller.ILS.L1_PUTS_only::total      4067069                      
system.ruby.L2Cache_Controller.ILSW.L1_GETS |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           2    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L2Cache_Controller.ILSW.L1_GETS::total            2                      
system.ruby.L2Cache_Controller.ILSW.L1_PUTS |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           1    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L2Cache_Controller.ILSW.L1_PUTS::total            1                      
system.ruby.L2Cache_Controller.ILSW.L1_WBCLEANDATA |         402      6.26%      6.26% |         421      6.55%     12.81% |         406      6.32%     19.13% |         405      6.31%     25.44% |         407      6.34%     31.78% |         407      6.34%     38.11% |         387      6.03%     44.14% |         396      6.17%     50.30% |         421      6.55%     56.86% |         413      6.43%     63.29% |         402      6.26%     69.55% |         400      6.23%     75.77% |         389      6.06%     81.83% |         405      6.31%     88.14% |         392      6.10%     94.24% |         370      5.76%    100.00%
system.ruby.L2Cache_Controller.ILSW.L1_WBCLEANDATA::total         6423                      
system.ruby.L2Cache_Controller.ILX.L1_GETS |          15      3.82%      3.82% |          11      2.80%      6.62% |          22      5.60%     12.21% |          24      6.11%     18.32% |          21      5.34%     23.66% |          48     12.21%     35.88% |          12      3.05%     38.93% |          31      7.89%     46.82% |          27      6.87%     53.69% |          26      6.62%     60.31% |          15      3.82%     64.12% |          15      3.82%     67.94% |          27      6.87%     74.81% |          22      5.60%     80.41% |          58     14.76%     95.17% |          19      4.83%    100.00%
system.ruby.L2Cache_Controller.ILX.L1_GETS::total          393                      
system.ruby.L2Cache_Controller.ILX.L1_GETX |           2      0.02%      0.02% |          31      0.37%      0.39% |           0      0.00%      0.39% |           0      0.00%      0.39% |          15      0.18%      0.57% |           0      0.00%      0.57% |          61      0.72%      1.29% |           0      0.00%      1.29% |          52      0.61%      1.90% |           6      0.07%      1.97% |        8223     96.98%     98.95% |          15      0.18%     99.13% |           7      0.08%     99.21% |           7      0.08%     99.29% |          53      0.63%     99.92% |           7      0.08%    100.00%
system.ruby.L2Cache_Controller.ILX.L1_GETX::total         8479                      
system.ruby.L2Cache_Controller.ILX.L1_PUTX |     2122317      6.29%      6.29% |     2111352      6.25%     12.54% |     2116931      6.27%     18.81% |     2105333      6.24%     25.05% |     2108346      6.24%     31.29% |     2108586      6.25%     37.53% |     2104523      6.23%     43.77% |     2105140      6.24%     50.00% |     2107124      6.24%     56.24% |     2106263      6.24%     62.48% |     2109981      6.25%     68.73% |     2119404      6.28%     75.01% |     2105302      6.24%     81.24% |     2111134      6.25%     87.50% |     2116874      6.27%     93.77% |     2104255      6.23%    100.00%
system.ruby.L2Cache_Controller.ILX.L1_PUTX::total     33762865                      
system.ruby.L2Cache_Controller.ILXW.L1_GETS |          82      5.18%      5.18% |          66      4.17%      9.36% |         104      6.57%     15.93% |         102      6.45%     22.38% |          92      5.82%     28.19% |          94      5.94%     34.13% |          95      6.01%     40.14% |         125      7.90%     48.04% |         101      6.38%     54.42% |          90      5.69%     60.11% |         105      6.64%     66.75% |          85      5.37%     72.12% |         109      6.89%     79.01% |         115      7.27%     86.28% |         103      6.51%     92.79% |         114      7.21%    100.00%
system.ruby.L2Cache_Controller.ILXW.L1_GETS::total         1582                      
system.ruby.L2Cache_Controller.ILXW.L1_GETX |          32      5.40%      5.40% |          41      6.91%     12.31% |          63     10.62%     22.93% |          23      3.88%     26.81% |          36      6.07%     32.88% |          24      4.05%     36.93% |          28      4.72%     41.65% |          25      4.22%     45.87% |          33      5.56%     51.43% |          42      7.08%     58.52% |          33      5.56%     64.08% |          37      6.24%     70.32% |          41      6.91%     77.23% |          36      6.07%     83.31% |          55      9.27%     92.58% |          44      7.42%    100.00%
system.ruby.L2Cache_Controller.ILXW.L1_GETX::total          593                      
system.ruby.L2Cache_Controller.ILXW.L1_WBDIRTYDATA |     2122317      6.29%      6.29% |     2111352      6.25%     12.54% |     2116931      6.27%     18.81% |     2105333      6.24%     25.05% |     2108346      6.24%     31.29% |     2108586      6.25%     37.53% |     2104523      6.23%     43.77% |     2105140      6.24%     50.00% |     2107124      6.24%     56.24% |     2106263      6.24%     62.48% |     2109981      6.25%     68.73% |     2119404      6.28%     75.01% |     2105302      6.24%     81.24% |     2111134      6.25%     87.50% |     2116874      6.27%     93.77% |     2104255      6.23%    100.00%
system.ruby.L2Cache_Controller.ILXW.L1_WBDIRTYDATA::total     33762865                      
system.ruby.L2Cache_Controller.IW.L1_GETS |           7     18.92%     18.92% |           2      5.41%     24.32% |           1      2.70%     27.03% |           5     13.51%     40.54% |           1      2.70%     43.24% |           2      5.41%     48.65% |           1      2.70%     51.35% |           0      0.00%     51.35% |           0      0.00%     51.35% |           0      0.00%     51.35% |           4     10.81%     62.16% |           1      2.70%     64.86% |           1      2.70%     67.57% |           4     10.81%     78.38% |           7     18.92%     97.30% |           1      2.70%    100.00%
system.ruby.L2Cache_Controller.IW.L1_GETS::total           37                      
system.ruby.L2Cache_Controller.IW.L1_WBCLEANDATA |      254309      6.25%      6.25% |      254247      6.25%     12.50% |      254201      6.25%     18.75% |      254161      6.25%     25.00% |      254200      6.25%     31.25% |      254112      6.25%     37.50% |      254145      6.25%     43.75% |      254097      6.25%     50.00% |      254134      6.25%     56.25% |      254105      6.25%     62.49% |      254198      6.25%     68.75% |      254162      6.25%     74.99% |      254173      6.25%     81.24% |      254237      6.25%     87.49% |      254247      6.25%     93.75% |      254341      6.25%    100.00%
system.ruby.L2Cache_Controller.IW.L1_WBCLEANDATA::total      4067069                      
system.ruby.L2Cache_Controller.L1_GETS   |     1908607      6.36%      6.36% |     1888260      6.29%     12.65% |     1908455      6.36%     19.02% |     1882979      6.28%     25.29% |     1885263      6.28%     31.58% |     1877925      6.26%     37.83% |     1869956      6.23%     44.07% |     1867575      6.22%     50.29% |     1868559      6.23%     56.52% |     1861948      6.21%     62.73% |     1861956      6.21%     68.93% |     1874612      6.25%     75.18% |     1853206      6.18%     81.36% |     1862185      6.21%     87.56% |     1872004      6.24%     93.80% |     1859633      6.20%    100.00%
system.ruby.L2Cache_Controller.L1_GETS::total     30003123                      
system.ruby.L2Cache_Controller.L1_GETX   |     1120909      6.22%      6.22% |     1119869      6.22%     12.44% |     1121845      6.23%     18.67% |     1118379      6.21%     24.88% |     1118370      6.21%     31.09% |     1117637      6.21%     37.29% |     1118494      6.21%     43.50% |     1117841      6.21%     49.71% |     1118770      6.21%     55.92% |     1122023      6.23%     62.15% |     1201237      6.67%     68.82% |     1123418      6.24%     75.06% |     1123093      6.24%     81.29% |     1123400      6.24%     87.53% |     1123624      6.24%     93.77% |     1122739      6.23%    100.00%
system.ruby.L2Cache_Controller.L1_GETX::total     18011648                      
system.ruby.L2Cache_Controller.L1_PUTO   |           2      9.09%      9.09% |           1      4.55%     13.64% |           2      9.09%     22.73% |           2      9.09%     31.82% |           2      9.09%     40.91% |           3     13.64%     54.55% |           1      4.55%     59.09% |           1      4.55%     63.64% |           3     13.64%     77.27% |           0      0.00%     77.27% |           1      4.55%     81.82% |           1      4.55%     86.36% |           0      0.00%     86.36% |           1      4.55%     90.91% |           1      4.55%     95.45% |           1      4.55%    100.00%
system.ruby.L2Cache_Controller.L1_PUTO::total           22                      
system.ruby.L2Cache_Controller.L1_PUTS   |       77131      2.22%      2.22% |      287983      8.27%     10.49% |      191381      5.50%     15.99% |      212046      6.09%     22.08% |      304653      8.75%     30.83% |      199264      5.72%     36.56% |      250864      7.21%     43.76% |      280649      8.06%     51.83% |      310922      8.93%     60.76% |      172992      4.97%     65.73% |      187858      5.40%     71.12% |      217350      6.24%     77.37% |      248456      7.14%     84.51% |      161376      4.64%     89.14% |      215241      6.18%     95.33% |      162670      4.67%    100.00%
system.ruby.L2Cache_Controller.L1_PUTS::total      3480836                      
system.ruby.L2Cache_Controller.L1_PUTS_only |      825726      7.77%      7.77% |      605023      5.69%     13.47% |      718047      6.76%     20.22% |      679791      6.40%     26.62% |      586451      5.52%     32.14% |      682996      6.43%     38.57% |      628754      5.92%     44.49% |      595311      5.60%     50.09% |      564922      5.32%     55.41% |      700806      6.60%     62.00% |      682182      6.42%     68.42% |      657441      6.19%     74.61% |      618536      5.82%     80.43% |      709225      6.68%     87.11% |      658354      6.20%     93.30% |      711506      6.70%    100.00%
system.ruby.L2Cache_Controller.L1_PUTS_only::total     10625071                      
system.ruby.L2Cache_Controller.L1_PUTX   |     2122317      6.29%      6.29% |     2111352      6.25%     12.54% |     2116931      6.27%     18.81% |     2105333      6.24%     25.05% |     2108346      6.24%     31.29% |     2108586      6.25%     37.53% |     2104523      6.23%     43.77% |     2105140      6.24%     50.00% |     2107124      6.24%     56.24% |     2106263      6.24%     62.48% |     2109981      6.25%     68.73% |     2119404      6.28%     75.01% |     2105302      6.24%     81.24% |     2111134      6.25%     87.50% |     2116874      6.27%     93.77% |     2104255      6.23%    100.00%
system.ruby.L2Cache_Controller.L1_PUTX::total     33762865                      
system.ruby.L2Cache_Controller.L1_WBCLEANDATA |      254711      6.25%      6.25% |      254668      6.25%     12.50% |      254607      6.25%     18.76% |      254566      6.25%     25.00% |      254607      6.25%     31.25% |      254519      6.25%     37.50% |      254532      6.25%     43.75% |      254493      6.25%     50.00% |      254555      6.25%     56.25% |      254518      6.25%     62.50% |      254600      6.25%     68.75% |      254562      6.25%     75.00% |      254562      6.25%     81.24% |      254642      6.25%     87.50% |      254639      6.25%     93.75% |      254711      6.25%    100.00%
system.ruby.L2Cache_Controller.L1_WBCLEANDATA::total      4073492                      
system.ruby.L2Cache_Controller.L1_WBDIRTYDATA |     2122319      6.29%      6.29% |     2111353      6.25%     12.54% |     2116933      6.27%     18.81% |     2105335      6.24%     25.05% |     2108348      6.24%     31.29% |     2108589      6.25%     37.53% |     2104524      6.23%     43.77% |     2105141      6.24%     50.00% |     2107127      6.24%     56.24% |     2106263      6.24%     62.48% |     2109982      6.25%     68.73% |     2119405      6.28%     75.01% |     2105302      6.24%     81.24% |     2111135      6.25%     87.50% |     2116875      6.27%     93.77% |     2104256      6.23%    100.00%
system.ruby.L2Cache_Controller.L1_WBDIRTYDATA::total     33762887                      
system.ruby.L2Cache_Controller.L2_Replacement |      451216      6.25%      6.25% |      450774      6.25%     12.50% |      450650      6.25%     18.75% |      450605      6.25%     25.00% |      450821      6.25%     31.25% |      450726      6.25%     37.49% |      450750      6.25%     43.74% |      450806      6.25%     49.99% |      450811      6.25%     56.24% |      450760      6.25%     62.49% |      450849      6.25%     68.74% |      450906      6.25%     74.99% |      450955      6.25%     81.24% |      451058      6.25%     87.49% |      451120      6.25%     93.75% |      451202      6.25%    100.00%
system.ruby.L2Cache_Controller.L2_Replacement::total      7214009                      
system.ruby.L2Cache_Controller.M.L1_GETS |     1001468      6.33%      6.33% |      991675      6.26%     12.59% |      995183      6.29%     18.87% |      987012      6.23%     25.11% |      990045      6.25%     31.36% |      990999      6.26%     37.62% |      986208      6.23%     43.85% |      987341      6.24%     50.09% |      988596      6.24%     56.33% |      984319      6.22%     62.55% |      988061      6.24%     68.79% |      996053      6.29%     75.08% |      982272      6.20%     81.28% |      987794      6.24%     87.52% |      993766      6.28%     93.80% |      981583      6.20%    100.00%
system.ruby.L2Cache_Controller.M.L1_GETS::total     15832375                      
system.ruby.L2Cache_Controller.M.L1_GETX |      922373      6.25%      6.25% |      921644      6.24%     12.49% |      923747      6.26%     18.75% |      920320      6.24%     24.99% |      920144      6.23%     31.22% |      919438      6.23%     37.45% |      920120      6.23%     43.69% |      919522      6.23%     49.92% |      920321      6.24%     56.15% |      923726      6.26%     62.41% |      923709      6.26%     68.67% |      925045      6.27%     74.94% |      924687      6.27%     81.20% |      924968      6.27%     87.47% |      924684      6.27%     93.74% |      924273      6.26%    100.00%
system.ruby.L2Cache_Controller.M.L1_GETX::total     14758721                      
system.ruby.L2Cache_Controller.M.L2_Replacement |      202094      6.26%      6.26% |      201643      6.24%     12.50% |      201628      6.24%     18.74% |      201611      6.24%     24.99% |      201762      6.25%     31.23% |      201781      6.25%     37.48% |      201824      6.25%     43.73% |      201905      6.25%     49.98% |      201832      6.25%     56.23% |      201835      6.25%     62.48% |      201835      6.25%     68.73% |      201942      6.25%     74.98% |      201973      6.25%     81.23% |      201999      6.25%     87.49% |      202037      6.26%     93.74% |      202034      6.26%    100.00%
system.ruby.L2Cache_Controller.M.L2_Replacement::total      3229735                      
system.ruby.L2Cache_Controller.MI.Writeback_Ack |      202094      6.26%      6.26% |      201643      6.24%     12.50% |      201628      6.24%     18.74% |      201611      6.24%     24.99% |      201762      6.25%     31.23% |      201781      6.25%     37.48% |      201824      6.25%     43.73% |      201905      6.25%     49.98% |      201832      6.25%     56.23% |      201835      6.25%     62.48% |      201835      6.25%     68.73% |      201942      6.25%     74.98% |      201973      6.25%     81.23% |      201999      6.25%     87.49% |      202037      6.26%     93.74% |      202034      6.26%    100.00%
system.ruby.L2Cache_Controller.MI.Writeback_Ack::total      3229735                      
system.ruby.L2Cache_Controller.MM.Exclusive_Unblock |      922373      6.25%      6.25% |      921644      6.24%     12.49% |      923747      6.26%     18.75% |      920320      6.24%     24.99% |      920144      6.23%     31.22% |      919438      6.23%     37.45% |      920120      6.23%     43.69% |      919522      6.23%     49.92% |      920321      6.24%     56.15% |      923726      6.26%     62.41% |      923709      6.26%     68.67% |      925045      6.27%     74.94% |      924687      6.27%     81.20% |      924968      6.27%     87.47% |      924684      6.27%     93.74% |      924273      6.26%    100.00%
system.ruby.L2Cache_Controller.MM.Exclusive_Unblock::total     14758721                      
system.ruby.L2Cache_Controller.NP.L1_GETS |      256147      6.25%      6.25% |      256075      6.25%     12.50% |      256030      6.25%     18.75% |      256024      6.25%     25.00% |      256148      6.25%     31.25% |      256053      6.25%     37.50% |      256054      6.25%     43.75% |      256107      6.25%     50.00% |      256032      6.25%     56.25% |      256040      6.25%     62.50% |      256094      6.25%     68.75% |      256047      6.25%     75.00% |      256064      6.25%     81.25% |      256092      6.25%     87.50% |      256079      6.25%     93.75% |      256188      6.25%    100.00%
system.ruby.L2Cache_Controller.NP.L1_GETS::total      4097274                      
system.ruby.L2Cache_Controller.NP.L1_GETX |      194804      6.26%      6.26% |      194422      6.25%     12.51% |      194354      6.24%     18.75% |      194314      6.24%     24.99% |      194390      6.25%     31.24% |      194402      6.25%     37.48% |      194436      6.25%     43.73% |      194425      6.25%     49.98% |      194488      6.25%     56.23% |      194442      6.25%     62.47% |      194497      6.25%     68.72% |      194589      6.25%     74.97% |      194644      6.25%     81.23% |      194693      6.26%     87.48% |      194786      6.26%     93.74% |      194770      6.26%    100.00%
system.ruby.L2Cache_Controller.NP.L1_GETX::total      3112456                      
system.ruby.L2Cache_Controller.OLSX.L1_PUTS |          12     23.53%     23.53% |          12     23.53%     47.06% |           4      7.84%     54.90% |           3      5.88%     60.78% |           0      0.00%     60.78% |          11     21.57%     82.35% |           0      0.00%     82.35% |           0      0.00%     82.35% |           8     15.69%     98.04% |           0      0.00%     98.04% |           0      0.00%     98.04% |           0      0.00%     98.04% |           0      0.00%     98.04% |           0      0.00%     98.04% |           0      0.00%     98.04% |           1      1.96%    100.00%
system.ruby.L2Cache_Controller.OLSX.L1_PUTS::total           51                      
system.ruby.L2Cache_Controller.OLSX.L1_PUTS_only |           2     11.76%     11.76% |           1      5.88%     17.65% |           1      5.88%     23.53% |           2     11.76%     35.29% |           1      5.88%     41.18% |           1      5.88%     47.06% |           1      5.88%     52.94% |           1      5.88%     58.82% |           3     17.65%     76.47% |           0      0.00%     76.47% |           1      5.88%     82.35% |           1      5.88%     88.24% |           0      0.00%     88.24% |           1      5.88%     94.12% |           0      0.00%     94.12% |           1      5.88%    100.00%
system.ruby.L2Cache_Controller.OLSX.L1_PUTS_only::total           17                      
system.ruby.L2Cache_Controller.OLSXW.L1_PUTS |           2    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L2Cache_Controller.OLSXW.L1_PUTS::total            2                      
system.ruby.L2Cache_Controller.OLSXW.Unblock |          12     23.53%     23.53% |          12     23.53%     47.06% |           4      7.84%     54.90% |           3      5.88%     60.78% |           0      0.00%     60.78% |          11     21.57%     82.35% |           0      0.00%     82.35% |           0      0.00%     82.35% |           8     15.69%     98.04% |           0      0.00%     98.04% |           0      0.00%     98.04% |           0      0.00%     98.04% |           0      0.00%     98.04% |           0      0.00%     98.04% |           0      0.00%     98.04% |           1      1.96%    100.00%
system.ruby.L2Cache_Controller.OLSXW.Unblock::total           51                      
system.ruby.L2Cache_Controller.OO.Exclusive_Unblock |     1001468      6.33%      6.33% |      991675      6.26%     12.59% |      995183      6.29%     18.87% |      987012      6.23%     25.11% |      990045      6.25%     31.36% |      990999      6.26%     37.62% |      986208      6.23%     43.85% |      987341      6.24%     50.09% |      988596      6.24%     56.33% |      984319      6.22%     62.55% |      988061      6.24%     68.79% |      996053      6.29%     75.08% |      982272      6.20%     81.28% |      987794      6.24%     87.52% |      993766      6.28%     93.80% |      981583      6.20%    100.00%
system.ruby.L2Cache_Controller.OO.Exclusive_Unblock::total     15832375                      
system.ruby.L2Cache_Controller.OO.L1_GETS |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           1    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L2Cache_Controller.OO.L1_GETS::total            1                      
system.ruby.L2Cache_Controller.OXW.Unblock |           2     11.76%     11.76% |           1      5.88%     17.65% |           1      5.88%     23.53% |           2     11.76%     35.29% |           1      5.88%     41.18% |           1      5.88%     47.06% |           1      5.88%     52.94% |           1      5.88%     58.82% |           3     17.65%     76.47% |           0      0.00%     76.47% |           1      5.88%     82.35% |           1      5.88%     88.24% |           0      0.00%     88.24% |           1      5.88%     94.12% |           0      0.00%     94.12% |           1      5.88%    100.00%
system.ruby.L2Cache_Controller.OXW.Unblock::total           17                      
system.ruby.L2Cache_Controller.S.L1_GETS |      572067      8.71%      8.71% |      351397      5.35%     14.06% |      464479      7.07%     21.13% |      426279      6.49%     27.62% |      332884      5.07%     32.69% |      429516      6.54%     39.23% |      375255      5.71%     44.94% |      341846      5.20%     50.15% |      311413      4.74%     54.89% |      447352      6.81%     61.70% |      428612      6.53%     68.23% |      403878      6.15%     74.37% |      364990      5.56%     79.93% |      455611      6.94%     86.87% |      404720      6.16%     93.03% |      457791      6.97%    100.00%
system.ruby.L2Cache_Controller.S.L1_GETS::total      6568090                      
system.ruby.L2Cache_Controller.S.L1_GETX |        1245      6.22%      6.22% |        1235      6.17%     12.39% |        1257      6.28%     18.66% |        1245      6.22%     24.88% |        1255      6.27%     31.15% |        1238      6.18%     37.33% |        1265      6.32%     43.65% |        1267      6.33%     49.98% |        1256      6.27%     56.25% |        1261      6.30%     62.55% |        1254      6.26%     68.81% |        1286      6.42%     75.24% |        1249      6.24%     81.48% |        1251      6.25%     87.72% |        1248      6.23%     93.96% |        1210      6.04%    100.00%
system.ruby.L2Cache_Controller.S.L1_GETX::total        20022                      
system.ruby.L2Cache_Controller.S.L2_Replacement |      248859      6.25%      6.25% |      248863      6.25%     12.50% |      248755      6.25%     18.75% |      248732      6.25%     25.00% |      248778      6.25%     31.25% |      248685      6.25%     37.50% |      248688      6.25%     43.75% |      248651      6.25%     50.00% |      248711      6.25%     56.25% |      248650      6.25%     62.49% |      248760      6.25%     68.74% |      248718      6.25%     74.99% |      248741      6.25%     81.24% |      248811      6.25%     87.49% |      248846      6.25%     93.75% |      248944      6.25%    100.00%
system.ruby.L2Cache_Controller.S.L2_Replacement::total      3980192                      
system.ruby.L2Cache_Controller.SLS.L1_GETS |       76607      2.21%      2.21% |      287426      8.28%     10.48% |      190837      5.50%     15.98% |      211513      6.09%     22.07% |      304129      8.76%     30.83% |      198704      5.72%     36.55% |      250309      7.21%     43.76% |      280122      8.07%     51.83% |      310364      8.94%     60.77% |      172419      4.97%     65.73% |      187328      5.39%     71.13% |      216846      6.24%     77.37% |      247958      7.14%     84.51% |      160882      4.63%     89.15% |      214749      6.18%     95.33% |      162157      4.67%    100.00%
system.ruby.L2Cache_Controller.SLS.L1_GETS::total      3472350                      
system.ruby.L2Cache_Controller.SLS.L1_GETX |         749      6.43%      6.43% |         721      6.19%     12.61% |         728      6.25%     18.86% |         741      6.36%     25.22% |         712      6.11%     31.33% |         734      6.30%     37.63% |         741      6.36%     43.99% |         725      6.22%     50.21% |         725      6.22%     56.43% |         741      6.36%     62.79% |         734      6.30%     69.09% |         703      6.03%     75.12% |         727      6.24%     81.36% |         730      6.26%     87.63% |         718      6.16%     93.79% |         724      6.21%    100.00%
system.ruby.L2Cache_Controller.SLS.L1_GETX::total        11653                      
system.ruby.L2Cache_Controller.SLS.L1_PUTS |       76700      2.21%      2.21% |      287548      8.28%     10.48% |      190961      5.50%     15.98% |      211625      6.09%     22.07% |      304232      8.76%     30.83% |      198835      5.72%     36.55% |      250476      7.21%     43.76% |      280239      8.07%     51.83% |      310488      8.94%     60.76% |      172575      4.97%     65.73% |      187456      5.40%     71.13% |      216950      6.24%     77.37% |      248065      7.14%     84.51% |      160971      4.63%     89.14% |      214849      6.18%     95.33% |      162285      4.67%    100.00%
system.ruby.L2Cache_Controller.SLS.L1_PUTS::total      3474255                      
system.ruby.L2Cache_Controller.SLS.L1_PUTS_only |      571415      8.71%      8.71% |      350775      5.35%     14.06% |      463844      7.07%     21.14% |      425628      6.49%     27.63% |      332248      5.07%     32.69% |      428881      6.54%     39.23% |      374608      5.71%     44.94% |      341213      5.20%     50.15% |      310785      4.74%     54.89% |      446701      6.81%     61.70% |      427983      6.53%     68.22% |      403278      6.15%     74.37% |      364363      5.56%     79.93% |      454987      6.94%     86.87% |      404106      6.16%     93.03% |      457164      6.97%    100.00%
system.ruby.L2Cache_Controller.SLS.L1_PUTS_only::total      6557979                      
system.ruby.L2Cache_Controller.SLS.L2_Replacement |         263      6.44%      6.44% |         268      6.57%     13.01% |         267      6.54%     19.55% |         262      6.42%     25.97% |         281      6.88%     32.85% |         260      6.37%     39.22% |         238      5.83%     45.05% |         250      6.12%     51.18% |         268      6.57%     57.74% |         275      6.74%     64.48% |         254      6.22%     70.70% |         246      6.03%     76.73% |         241      5.90%     82.63% |         248      6.08%     88.71% |         237      5.81%     94.51% |         224      5.49%    100.00%
system.ruby.L2Cache_Controller.SLS.L2_Replacement::total         4082                      
system.ruby.L2Cache_Controller.SLSS.L1_GETS |         107     69.93%     69.93% |           0      0.00%     69.93% |           0      0.00%     69.93% |           0      0.00%     69.93% |           0      0.00%     69.93% |          36     23.53%     93.46% |           4      2.61%     96.08% |           5      3.27%     99.35% |           0      0.00%     99.35% |           1      0.65%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L2Cache_Controller.SLSS.L1_GETS::total          153                      
system.ruby.L2Cache_Controller.SLSS.Unblock |       76607      2.21%      2.21% |      287426      8.28%     10.48% |      190837      5.50%     15.98% |      211513      6.09%     22.07% |      304129      8.76%     30.83% |      198704      5.72%     36.55% |      250309      7.21%     43.76% |      280122      8.07%     51.83% |      310364      8.94%     60.77% |      172419      4.97%     65.73% |      187328      5.39%     71.13% |      216846      6.24%     77.37% |      247958      7.14%     84.51% |      160882      4.63%     89.15% |      214749      6.18%     95.33% |      162157      4.67%    100.00%
system.ruby.L2Cache_Controller.SLSS.Unblock::total      3472350                      
system.ruby.L2Cache_Controller.SLSW.L1_GETS |           0      0.00%      0.00% |           1      1.92%      1.92% |           2      3.85%      5.77% |           3      5.77%     11.54% |           1      1.92%     13.46% |           3      5.77%     19.23% |           1      1.92%     21.15% |          10     19.23%     40.38% |           5      9.62%     50.00% |           3      5.77%     55.77% |           4      7.69%     63.46% |           4      7.69%     71.15% |           2      3.85%     75.00% |           3      5.77%     80.77% |          10     19.23%    100.00% |           0      0.00%    100.00%
system.ruby.L2Cache_Controller.SLSW.L1_GETS::total           52                      
system.ruby.L2Cache_Controller.SLSW.L1_PUTS |          14     63.64%     63.64% |           0      0.00%     63.64% |           0      0.00%     63.64% |           2      9.09%     72.73% |           0      0.00%     72.73% |           0      0.00%     72.73% |           1      4.55%     77.27% |           0      0.00%     77.27% |           1      4.55%     81.82% |           2      9.09%     90.91% |           0      0.00%     90.91% |           0      0.00%     90.91% |           2      9.09%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L2Cache_Controller.SLSW.L1_PUTS::total           22                      
system.ruby.L2Cache_Controller.SLSW.Unblock |       76700      2.21%      2.21% |      287548      8.28%     10.48% |      190961      5.50%     15.98% |      211625      6.09%     22.07% |      304232      8.76%     30.83% |      198835      5.72%     36.55% |      250476      7.21%     43.76% |      280239      8.07%     51.83% |      310488      8.94%     60.76% |      172575      4.97%     65.73% |      187456      5.40%     71.13% |      216950      6.24%     77.37% |      248065      7.14%     84.51% |      160971      4.63%     89.14% |      214849      6.18%     95.33% |      162285      4.67%    100.00%
system.ruby.L2Cache_Controller.SLSW.Unblock::total      3474255                      
system.ruby.L2Cache_Controller.SS.L1_GETS |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           1     50.00%     50.00% |           0      0.00%     50.00% |           1     50.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L2Cache_Controller.SS.L1_GETS::total            2                      
system.ruby.L2Cache_Controller.SS.Unblock |      572067      8.71%      8.71% |      351397      5.35%     14.06% |      464479      7.07%     21.13% |      426279      6.49%     27.62% |      332884      5.07%     32.69% |      429516      6.54%     39.23% |      375255      5.71%     44.94% |      341846      5.20%     50.15% |      311413      4.74%     54.89% |      447352      6.81%     61.70% |      428612      6.53%     68.23% |      403878      6.15%     74.37% |      364990      5.56%     79.93% |      455611      6.94%     86.87% |      404720      6.16%     93.03% |      457791      6.97%    100.00%
system.ruby.L2Cache_Controller.SS.Unblock::total      6568090                      
system.ruby.L2Cache_Controller.SW.L1_GETS |           2      1.28%      1.28% |           1      0.64%      1.92% |           7      4.49%      6.41% |           7      4.49%     10.90% |           1      0.64%     11.54% |           4      2.56%     14.10% |           6      3.85%     17.95% |          13      8.33%     26.28% |           5      3.21%     29.49% |          11      7.05%     36.54% |          28     17.95%     54.49% |          15      9.62%     64.10% |           9      5.77%     69.87% |          24     15.38%     85.26% |          20     12.82%     98.08% |           3      1.92%    100.00%
system.ruby.L2Cache_Controller.SW.L1_GETS::total          156                      
system.ruby.L2Cache_Controller.SW.Unblock |      571415      8.71%      8.71% |      350775      5.35%     14.06% |      463844      7.07%     21.14% |      425628      6.49%     27.63% |      332248      5.07%     32.69% |      428881      6.54%     39.23% |      374608      5.71%     44.94% |      341213      5.20%     50.15% |      310785      4.74%     54.89% |      446701      6.81%     61.70% |      427983      6.53%     68.22% |      403278      6.15%     74.37% |      364363      5.56%     79.93% |      454987      6.94%     86.87% |      404106      6.16%     93.03% |      457164      6.97%    100.00%
system.ruby.L2Cache_Controller.SW.Unblock::total      6557979                      
system.ruby.L2Cache_Controller.Unblock   |     1554036      6.42%      6.42% |     1534321      6.34%     12.77% |     1567288      6.48%     19.25% |     1532200      6.33%     25.58% |     1530757      6.33%     31.91% |     1513267      6.26%     38.17% |     1507820      6.23%     44.40% |     1500605      6.20%     50.61% |     1500194      6.20%     56.81% |     1496118      6.19%     62.99% |     1488493      6.15%     69.15% |     1498043      6.19%     75.34% |     1482446      6.13%     81.47% |     1489556      6.16%     87.63% |     1495635      6.18%     93.81% |     1496668      6.19%    100.00%
system.ruby.L2Cache_Controller.Unblock::total     24187447                      
system.ruby.L2Cache_Controller.Writeback_Ack |      202094      6.26%      6.26% |      201643      6.24%     12.50% |      201628      6.24%     18.74% |      201611      6.24%     24.99% |      201762      6.25%     31.23% |      201781      6.25%     37.48% |      201824      6.25%     43.73% |      201905      6.25%     49.98% |      201832      6.25%     56.23% |      201835      6.25%     62.48% |      201835      6.25%     68.73% |      201942      6.25%     74.98% |      201973      6.25%     81.23% |      201999      6.25%     87.49% |      202037      6.26%     93.74% |      202034      6.26%    100.00%
system.ruby.L2Cache_Controller.Writeback_Ack::total      3229735                      
system.ruby.LD.hit_latency_hist_seqr::bucket_size            1                      
system.ruby.LD.hit_latency_hist_seqr::max_bucket            9                      
system.ruby.LD.hit_latency_hist_seqr::samples    437860698                      
system.ruby.LD.hit_latency_hist_seqr::mean     1.000535                      
system.ruby.LD.hit_latency_hist_seqr::gmean     1.000371                      
system.ruby.LD.hit_latency_hist_seqr::stdev     0.023130                      
system.ruby.LD.hit_latency_hist_seqr     |           0      0.00%      0.00% |   437626379     99.95%     99.95% |      234301      0.05%    100.00% |          18      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.LD.hit_latency_hist_seqr::total    437860698                      
system.ruby.LD.latency_hist_seqr::bucket_size          512                      
system.ruby.LD.latency_hist_seqr::max_bucket         5119                      
system.ruby.LD.latency_hist_seqr::samples    497829462                      
system.ruby.LD.latency_hist_seqr::mean      15.159237                      
system.ruby.LD.latency_hist_seqr::gmean      1.653881                      
system.ruby.LD.latency_hist_seqr::stdev    107.026806                      
system.ruby.LD.latency_hist_seqr         |   496073358     99.65%     99.65% |      180058      0.04%     99.68% |       40125      0.01%     99.69% |     1535623      0.31%    100.00% |         296      0.00%    100.00% |           2      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.LD.latency_hist_seqr::total     497829462                      
system.ruby.LD.miss_latency_hist_seqr::bucket_size          512                      
system.ruby.LD.miss_latency_hist_seqr::max_bucket         5119                      
system.ruby.LD.miss_latency_hist_seqr::samples     59968764                      
system.ruby.LD.miss_latency_hist_seqr::mean   118.538709                      
system.ruby.LD.miss_latency_hist_seqr::gmean    64.972879                      
system.ruby.LD.miss_latency_hist_seqr::stdev   287.993453                      
system.ruby.LD.miss_latency_hist_seqr    |    58212660     97.07%     97.07% |      180058      0.30%     97.37% |       40125      0.07%     97.44% |     1535623      2.56%    100.00% |         296      0.00%    100.00% |           2      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.LD.miss_latency_hist_seqr::total     59968764                      
system.ruby.Locked_RMW_Read.hit_latency_hist_seqr::bucket_size            1                      
system.ruby.Locked_RMW_Read.hit_latency_hist_seqr::max_bucket            9                      
system.ruby.Locked_RMW_Read.hit_latency_hist_seqr::samples       107050                      
system.ruby.Locked_RMW_Read.hit_latency_hist_seqr::mean            1                      
system.ruby.Locked_RMW_Read.hit_latency_hist_seqr::gmean            1                      
system.ruby.Locked_RMW_Read.hit_latency_hist_seqr |           0      0.00%      0.00% |      107050    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.Locked_RMW_Read.hit_latency_hist_seqr::total       107050                      
system.ruby.Locked_RMW_Read.latency_hist_seqr::bucket_size          256                      
system.ruby.Locked_RMW_Read.latency_hist_seqr::max_bucket         2559                      
system.ruby.Locked_RMW_Read.latency_hist_seqr::samples       123925                      
system.ruby.Locked_RMW_Read.latency_hist_seqr::mean    88.264491                      
system.ruby.Locked_RMW_Read.latency_hist_seqr::gmean     2.396165                      
system.ruby.Locked_RMW_Read.latency_hist_seqr::stdev   225.268989                      
system.ruby.Locked_RMW_Read.latency_hist_seqr |      107588     86.82%     86.82% |         932      0.75%     87.57% |       14030     11.32%     98.89% |        1362      1.10%     99.99% |          10      0.01%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           3      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.Locked_RMW_Read.latency_hist_seqr::total       123925                      
system.ruby.Locked_RMW_Read.miss_latency_hist_seqr::bucket_size          256                      
system.ruby.Locked_RMW_Read.miss_latency_hist_seqr::max_bucket         2559                      
system.ruby.Locked_RMW_Read.miss_latency_hist_seqr::samples        16875                      
system.ruby.Locked_RMW_Read.miss_latency_hist_seqr::mean   641.844563                      
system.ruby.Locked_RMW_Read.miss_latency_hist_seqr::gmean   612.432582                      
system.ruby.Locked_RMW_Read.miss_latency_hist_seqr::stdev   133.804804                      
system.ruby.Locked_RMW_Read.miss_latency_hist_seqr |         538      3.19%      3.19% |         932      5.52%      8.71% |       14030     83.14%     91.85% |        1362      8.07%     99.92% |          10      0.06%     99.98% |           0      0.00%     99.98% |           0      0.00%     99.98% |           3      0.02%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.Locked_RMW_Read.miss_latency_hist_seqr::total        16875                      
system.ruby.Locked_RMW_Write.hit_latency_hist_seqr::bucket_size            1                      
system.ruby.Locked_RMW_Write.hit_latency_hist_seqr::max_bucket            9                      
system.ruby.Locked_RMW_Write.hit_latency_hist_seqr::samples       123925                      
system.ruby.Locked_RMW_Write.hit_latency_hist_seqr::mean            1                      
system.ruby.Locked_RMW_Write.hit_latency_hist_seqr::gmean            1                      
system.ruby.Locked_RMW_Write.hit_latency_hist_seqr |           0      0.00%      0.00% |      123925    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.Locked_RMW_Write.hit_latency_hist_seqr::total       123925                      
system.ruby.Locked_RMW_Write.latency_hist_seqr::bucket_size            1                      
system.ruby.Locked_RMW_Write.latency_hist_seqr::max_bucket            9                      
system.ruby.Locked_RMW_Write.latency_hist_seqr::samples       123925                      
system.ruby.Locked_RMW_Write.latency_hist_seqr::mean            1                      
system.ruby.Locked_RMW_Write.latency_hist_seqr::gmean            1                      
system.ruby.Locked_RMW_Write.latency_hist_seqr |           0      0.00%      0.00% |      123925    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.Locked_RMW_Write.latency_hist_seqr::total       123925                      
system.ruby.RMW_Read.hit_latency_hist_seqr::bucket_size            1                      
system.ruby.RMW_Read.hit_latency_hist_seqr::max_bucket            9                      
system.ruby.RMW_Read.hit_latency_hist_seqr::samples        12523                      
system.ruby.RMW_Read.hit_latency_hist_seqr::mean     1.001916                      
system.ruby.RMW_Read.hit_latency_hist_seqr::gmean     1.001329                      
system.ruby.RMW_Read.hit_latency_hist_seqr::stdev     0.043737                      
system.ruby.RMW_Read.hit_latency_hist_seqr |           0      0.00%      0.00% |       12499     99.81%     99.81% |          24      0.19%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.RMW_Read.hit_latency_hist_seqr::total        12523                      
system.ruby.RMW_Read.latency_hist_seqr::bucket_size          256                      
system.ruby.RMW_Read.latency_hist_seqr::max_bucket         2559                      
system.ruby.RMW_Read.latency_hist_seqr::samples        16590                      
system.ruby.RMW_Read.latency_hist_seqr::mean    39.014949                      
system.ruby.RMW_Read.latency_hist_seqr::gmean     2.906466                      
system.ruby.RMW_Read.latency_hist_seqr::stdev   190.133458                      
system.ruby.RMW_Read.latency_hist_seqr   |       16370     98.67%     98.67% |          36      0.22%     98.89% |           4      0.02%     98.92% |           4      0.02%     98.94% |           4      0.02%     98.96% |           2      0.01%     98.98% |           0      0.00%     98.98% |         170      1.02%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.RMW_Read.latency_hist_seqr::total        16590                      
system.ruby.RMW_Read.miss_latency_hist_seqr::bucket_size          256                      
system.ruby.RMW_Read.miss_latency_hist_seqr::max_bucket         2559                      
system.ruby.RMW_Read.miss_latency_hist_seqr::samples         4067                      
system.ruby.RMW_Read.miss_latency_hist_seqr::mean   156.063683                      
system.ruby.RMW_Read.miss_latency_hist_seqr::gmean    77.334049                      
system.ruby.RMW_Read.miss_latency_hist_seqr::stdev   359.636265                      
system.ruby.RMW_Read.miss_latency_hist_seqr |        3847     94.59%     94.59% |          36      0.89%     95.48% |           4      0.10%     95.57% |           4      0.10%     95.67% |           4      0.10%     95.77% |           2      0.05%     95.82% |           0      0.00%     95.82% |         170      4.18%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.RMW_Read.miss_latency_hist_seqr::total         4067                      
system.ruby.ST.hit_latency_hist_seqr::bucket_size            1                      
system.ruby.ST.hit_latency_hist_seqr::max_bucket            9                      
system.ruby.ST.hit_latency_hist_seqr::samples    285182379                      
system.ruby.ST.hit_latency_hist_seqr::mean     1.000086                      
system.ruby.ST.hit_latency_hist_seqr::gmean     1.000060                      
system.ruby.ST.hit_latency_hist_seqr::stdev     0.009284                      
system.ruby.ST.hit_latency_hist_seqr     |           0      0.00%      0.00% |   285157867     99.99%     99.99% |       24488      0.01%    100.00% |          24      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.ST.hit_latency_hist_seqr::total    285182379                      
system.ruby.ST.latency_hist_seqr::bucket_size          512                      
system.ruby.ST.latency_hist_seqr::max_bucket         5119                      
system.ruby.ST.latency_hist_seqr::samples    321040061                      
system.ruby.ST.latency_hist_seqr::mean      14.563454                      
system.ruby.ST.latency_hist_seqr::gmean      1.606179                      
system.ruby.ST.latency_hist_seqr::stdev    101.357060                      
system.ruby.ST.latency_hist_seqr         |   320040107     99.69%     99.69% |      110566      0.03%     99.72% |       17122      0.01%     99.73% |      872144      0.27%    100.00% |         116      0.00%    100.00% |           4      0.00%    100.00% |           0      0.00%    100.00% |           2      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.ST.latency_hist_seqr::total     321040061                      
system.ruby.ST.miss_latency_hist_seqr::bucket_size          512                      
system.ruby.ST.miss_latency_hist_seqr::max_bucket         5119                      
system.ruby.ST.miss_latency_hist_seqr::samples     35857682                      
system.ruby.ST.miss_latency_hist_seqr::mean   122.435274                      
system.ruby.ST.miss_latency_hist_seqr::gmean    69.550768                      
system.ruby.ST.miss_latency_hist_seqr::stdev   280.853683                      
system.ruby.ST.miss_latency_hist_seqr    |    34857728     97.21%     97.21% |      110566      0.31%     97.52% |       17122      0.05%     97.57% |      872144      2.43%    100.00% |         116      0.00%    100.00% |           4      0.00%    100.00% |           0      0.00%    100.00% |           2      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.ST.miss_latency_hist_seqr::total     35857682                      
system.ruby.clk_domain.clock                      333                       # Clock period in ticks
system.ruby.dir_cntrl0.pwrStateResidencyTicks::UNDEFINED 2842160590737                       # Cumulative time (in ticks) in various power states
system.ruby.dir_cntrl0.requestToDir.avg_buf_msgs     0.000187                       # Average number of messages in buffer
system.ruby.dir_cntrl0.requestToDir.avg_stall_time  5680.009169                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl0.responseFromDir.avg_buf_msgs     0.000363                       # Average number of messages in buffer
system.ruby.dir_cntrl0.responseFromDir.avg_stall_time   769.262485                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl0.responseFromMemory.avg_buf_msgs     0.000239                       # Average number of messages in buffer
system.ruby.dir_cntrl0.responseFromMemory.avg_stall_time          333                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl0.responseToDir.avg_buf_msgs     0.000099                       # Average number of messages in buffer
system.ruby.dir_cntrl0.responseToDir.avg_stall_time  4003.766215                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl1.pwrStateResidencyTicks::UNDEFINED 2842160590737                       # Cumulative time (in ticks) in various power states
system.ruby.dir_cntrl1.requestToDir.avg_buf_msgs     0.000187                       # Average number of messages in buffer
system.ruby.dir_cntrl1.requestToDir.avg_stall_time  5320.154400                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl1.responseFromDir.avg_buf_msgs     0.000363                       # Average number of messages in buffer
system.ruby.dir_cntrl1.responseFromDir.avg_stall_time   764.909534                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl1.responseFromMemory.avg_buf_msgs     0.000238                       # Average number of messages in buffer
system.ruby.dir_cntrl1.responseFromMemory.avg_stall_time          333                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl1.responseToDir.avg_buf_msgs     0.000099                       # Average number of messages in buffer
system.ruby.dir_cntrl1.responseToDir.avg_stall_time  3666.662588                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl10.pwrStateResidencyTicks::UNDEFINED 2842160590737                       # Cumulative time (in ticks) in various power states
system.ruby.dir_cntrl10.requestToDir.avg_buf_msgs     0.000187                       # Average number of messages in buffer
system.ruby.dir_cntrl10.requestToDir.avg_stall_time  4994.358821                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl10.responseFromDir.avg_buf_msgs     0.000362                       # Average number of messages in buffer
system.ruby.dir_cntrl10.responseFromDir.avg_stall_time   764.851042                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl10.responseFromMemory.avg_buf_msgs     0.000238                       # Average number of messages in buffer
system.ruby.dir_cntrl10.responseFromMemory.avg_stall_time          333                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl10.responseToDir.avg_buf_msgs     0.000099                       # Average number of messages in buffer
system.ruby.dir_cntrl10.responseToDir.avg_stall_time  3336.685410                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl11.pwrStateResidencyTicks::UNDEFINED 2842160590737                       # Cumulative time (in ticks) in various power states
system.ruby.dir_cntrl11.requestToDir.avg_buf_msgs     0.000187                       # Average number of messages in buffer
system.ruby.dir_cntrl11.requestToDir.avg_stall_time  5326.657814                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl11.responseFromDir.avg_buf_msgs     0.000363                       # Average number of messages in buffer
system.ruby.dir_cntrl11.responseFromDir.avg_stall_time   764.889858                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl11.responseFromMemory.avg_buf_msgs     0.000239                       # Average number of messages in buffer
system.ruby.dir_cntrl11.responseFromMemory.avg_stall_time          333                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl11.responseToDir.avg_buf_msgs     0.000099                       # Average number of messages in buffer
system.ruby.dir_cntrl11.responseToDir.avg_stall_time  3669.267764                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl12.pwrStateResidencyTicks::UNDEFINED 2842160590737                       # Cumulative time (in ticks) in various power states
system.ruby.dir_cntrl12.requestToDir.avg_buf_msgs     0.000187                       # Average number of messages in buffer
system.ruby.dir_cntrl12.requestToDir.avg_stall_time  5689.509754                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl12.responseFromDir.avg_buf_msgs     0.000363                       # Average number of messages in buffer
system.ruby.dir_cntrl12.responseFromDir.avg_stall_time   774.655355                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl12.responseFromMemory.avg_buf_msgs     0.000238                       # Average number of messages in buffer
system.ruby.dir_cntrl12.responseFromMemory.avg_stall_time          333                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl12.responseToDir.avg_buf_msgs     0.000099                       # Average number of messages in buffer
system.ruby.dir_cntrl12.responseToDir.avg_stall_time  4003.131333                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl13.pwrStateResidencyTicks::UNDEFINED 2842160590737                       # Cumulative time (in ticks) in various power states
system.ruby.dir_cntrl13.requestToDir.avg_buf_msgs     0.000187                       # Average number of messages in buffer
system.ruby.dir_cntrl13.requestToDir.avg_stall_time  5349.829649                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl13.responseFromDir.avg_buf_msgs     0.000363                       # Average number of messages in buffer
system.ruby.dir_cntrl13.responseFromDir.avg_stall_time   772.269222                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl13.responseFromMemory.avg_buf_msgs     0.000238                       # Average number of messages in buffer
system.ruby.dir_cntrl13.responseFromMemory.avg_stall_time          333                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl13.responseToDir.avg_buf_msgs     0.000099                       # Average number of messages in buffer
system.ruby.dir_cntrl13.responseToDir.avg_stall_time  3668.303930                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl14.pwrStateResidencyTicks::UNDEFINED 2842160590737                       # Cumulative time (in ticks) in various power states
system.ruby.dir_cntrl14.requestToDir.avg_buf_msgs     0.000187                       # Average number of messages in buffer
system.ruby.dir_cntrl14.requestToDir.avg_stall_time  5368.091936                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl14.responseFromDir.avg_buf_msgs     0.000363                       # Average number of messages in buffer
system.ruby.dir_cntrl14.responseFromDir.avg_stall_time   776.574992                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl14.responseFromMemory.avg_buf_msgs     0.000239                       # Average number of messages in buffer
system.ruby.dir_cntrl14.responseFromMemory.avg_stall_time          333                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl14.responseToDir.avg_buf_msgs     0.000099                       # Average number of messages in buffer
system.ruby.dir_cntrl14.responseToDir.avg_stall_time  3670.689920                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl15.pwrStateResidencyTicks::UNDEFINED 2842160590737                       # Cumulative time (in ticks) in various power states
system.ruby.dir_cntrl15.requestToDir.avg_buf_msgs     0.000187                       # Average number of messages in buffer
system.ruby.dir_cntrl15.requestToDir.avg_stall_time  5698.954434                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl15.responseFromDir.avg_buf_msgs     0.000363                       # Average number of messages in buffer
system.ruby.dir_cntrl15.responseFromDir.avg_stall_time   775.357948                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl15.responseFromMemory.avg_buf_msgs     0.000239                       # Average number of messages in buffer
system.ruby.dir_cntrl15.responseFromMemory.avg_stall_time          333                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl15.responseToDir.avg_buf_msgs     0.000099                       # Average number of messages in buffer
system.ruby.dir_cntrl15.responseToDir.avg_stall_time  4006.703146                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl2.pwrStateResidencyTicks::UNDEFINED 2842160590737                       # Cumulative time (in ticks) in various power states
system.ruby.dir_cntrl2.requestToDir.avg_buf_msgs     0.000187                       # Average number of messages in buffer
system.ruby.dir_cntrl2.requestToDir.avg_stall_time  5331.344593                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl2.responseFromDir.avg_buf_msgs     0.000363                       # Average number of messages in buffer
system.ruby.dir_cntrl2.responseFromDir.avg_stall_time   766.553664                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl2.responseFromMemory.avg_buf_msgs     0.000239                       # Average number of messages in buffer
system.ruby.dir_cntrl2.responseFromMemory.avg_stall_time          333                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl2.responseToDir.avg_buf_msgs     0.000099                       # Average number of messages in buffer
system.ruby.dir_cntrl2.responseToDir.avg_stall_time  3670.570461                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl3.pwrStateResidencyTicks::UNDEFINED 2842160590737                       # Cumulative time (in ticks) in various power states
system.ruby.dir_cntrl3.requestToDir.avg_buf_msgs     0.000187                       # Average number of messages in buffer
system.ruby.dir_cntrl3.requestToDir.avg_stall_time  5657.606997                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl3.responseFromDir.avg_buf_msgs     0.000363                       # Average number of messages in buffer
system.ruby.dir_cntrl3.responseFromDir.avg_stall_time   764.568184                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl3.responseFromMemory.avg_buf_msgs     0.000239                       # Average number of messages in buffer
system.ruby.dir_cntrl3.responseFromMemory.avg_stall_time          333                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl3.responseToDir.avg_buf_msgs     0.000099                       # Average number of messages in buffer
system.ruby.dir_cntrl3.responseToDir.avg_stall_time  4003.223048                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl4.pwrStateResidencyTicks::UNDEFINED 2842160590737                       # Cumulative time (in ticks) in various power states
system.ruby.dir_cntrl4.requestToDir.avg_buf_msgs     0.000187                       # Average number of messages in buffer
system.ruby.dir_cntrl4.requestToDir.avg_stall_time  5365.533728                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl4.responseFromDir.avg_buf_msgs     0.000363                       # Average number of messages in buffer
system.ruby.dir_cntrl4.responseFromDir.avg_stall_time   774.979579                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl4.responseFromMemory.avg_buf_msgs     0.000239                       # Average number of messages in buffer
system.ruby.dir_cntrl4.responseFromMemory.avg_stall_time          333                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl4.responseToDir.avg_buf_msgs     0.000099                       # Average number of messages in buffer
system.ruby.dir_cntrl4.responseToDir.avg_stall_time  3672.228437                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl5.pwrStateResidencyTicks::UNDEFINED 2842160590737                       # Cumulative time (in ticks) in various power states
system.ruby.dir_cntrl5.requestToDir.avg_buf_msgs     0.000187                       # Average number of messages in buffer
system.ruby.dir_cntrl5.requestToDir.avg_stall_time  5029.281032                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl5.responseFromDir.avg_buf_msgs     0.000363                       # Average number of messages in buffer
system.ruby.dir_cntrl5.responseFromDir.avg_stall_time   774.017420                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl5.responseFromMemory.avg_buf_msgs     0.000239                       # Average number of messages in buffer
system.ruby.dir_cntrl5.responseFromMemory.avg_stall_time          333                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl5.responseToDir.avg_buf_msgs     0.000099                       # Average number of messages in buffer
system.ruby.dir_cntrl5.responseToDir.avg_stall_time  3335.588359                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl6.pwrStateResidencyTicks::UNDEFINED 2842160590737                       # Cumulative time (in ticks) in various power states
system.ruby.dir_cntrl6.requestToDir.avg_buf_msgs     0.000187                       # Average number of messages in buffer
system.ruby.dir_cntrl6.requestToDir.avg_stall_time  5033.393962                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl6.responseFromDir.avg_buf_msgs     0.000363                       # Average number of messages in buffer
system.ruby.dir_cntrl6.responseFromDir.avg_stall_time   774.933988                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl6.responseFromMemory.avg_buf_msgs     0.000238                       # Average number of messages in buffer
system.ruby.dir_cntrl6.responseFromMemory.avg_stall_time          333                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl6.responseToDir.avg_buf_msgs     0.000099                       # Average number of messages in buffer
system.ruby.dir_cntrl6.responseToDir.avg_stall_time  3336.814884                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl7.pwrStateResidencyTicks::UNDEFINED 2842160590737                       # Cumulative time (in ticks) in various power states
system.ruby.dir_cntrl7.requestToDir.avg_buf_msgs     0.000187                       # Average number of messages in buffer
system.ruby.dir_cntrl7.requestToDir.avg_stall_time  5365.506472                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl7.responseFromDir.avg_buf_msgs     0.000363                       # Average number of messages in buffer
system.ruby.dir_cntrl7.responseFromDir.avg_stall_time   773.646961                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl7.responseFromMemory.avg_buf_msgs     0.000238                       # Average number of messages in buffer
system.ruby.dir_cntrl7.responseFromMemory.avg_stall_time          333                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl7.responseToDir.avg_buf_msgs     0.000099                       # Average number of messages in buffer
system.ruby.dir_cntrl7.responseToDir.avg_stall_time  3672.359440                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl8.pwrStateResidencyTicks::UNDEFINED 2842160590737                       # Cumulative time (in ticks) in various power states
system.ruby.dir_cntrl8.requestToDir.avg_buf_msgs     0.000187                       # Average number of messages in buffer
system.ruby.dir_cntrl8.requestToDir.avg_stall_time  5332.440358                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl8.responseFromDir.avg_buf_msgs     0.000363                       # Average number of messages in buffer
system.ruby.dir_cntrl8.responseFromDir.avg_stall_time   765.606882                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl8.responseFromMemory.avg_buf_msgs     0.000238                       # Average number of messages in buffer
system.ruby.dir_cntrl8.responseFromMemory.avg_stall_time          333                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl8.responseToDir.avg_buf_msgs     0.000099                       # Average number of messages in buffer
system.ruby.dir_cntrl8.responseToDir.avg_stall_time  3672.057648                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl9.pwrStateResidencyTicks::UNDEFINED 2842160590737                       # Cumulative time (in ticks) in various power states
system.ruby.dir_cntrl9.requestToDir.avg_buf_msgs     0.000187                       # Average number of messages in buffer
system.ruby.dir_cntrl9.requestToDir.avg_stall_time  4988.977859                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl9.responseFromDir.avg_buf_msgs     0.000363                       # Average number of messages in buffer
system.ruby.dir_cntrl9.responseFromDir.avg_stall_time   764.452230                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl9.responseFromMemory.avg_buf_msgs     0.000239                       # Average number of messages in buffer
system.ruby.dir_cntrl9.responseFromMemory.avg_stall_time          333                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl9.responseToDir.avg_buf_msgs     0.000099                       # Average number of messages in buffer
system.ruby.dir_cntrl9.responseToDir.avg_stall_time  3336.784318                       # Average number of cycles messages are stalled in this MB
system.ruby.hit_latency_hist_seqr::bucket_size            1                      
system.ruby.hit_latency_hist_seqr::max_bucket            9                      
system.ruby.hit_latency_hist_seqr::samples   1008061556                      
system.ruby.hit_latency_hist_seqr::mean      1.000257                      
system.ruby.hit_latency_hist_seqr::gmean     1.000178                      
system.ruby.hit_latency_hist_seqr::stdev     0.016027                      
system.ruby.hit_latency_hist_seqr        |           0      0.00%      0.00% |  1007802667     99.97%     99.97% |      258847      0.03%    100.00% |          42      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.hit_latency_hist_seqr::total   1008061556                      
system.ruby.l1_cntrl0.L1Dcache.demand_accesses    387622511                       # Number of cache demand accesses
system.ruby.l1_cntrl0.L1Dcache.demand_hits    340707704                       # Number of cache demand hits
system.ruby.l1_cntrl0.L1Dcache.demand_misses     46914807                       # Number of cache demand misses
system.ruby.l1_cntrl0.L1Icache.demand_accesses    116210220                       # Number of cache demand accesses
system.ruby.l1_cntrl0.L1Icache.demand_hits    116208341                       # Number of cache demand hits
system.ruby.l1_cntrl0.L1Icache.demand_misses         1879                       # Number of cache demand misses
system.ruby.l1_cntrl0.fully_busy_cycles       1816809                       # cycles for which number of transistions == max transitions
system.ruby.l1_cntrl0.mandatoryQueue.avg_buf_msgs     0.109797                       # Average number of messages in buffer
system.ruby.l1_cntrl0.mandatoryQueue.avg_stall_time   333.572977                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl0.pwrStateResidencyTicks::UNDEFINED 2842160590737                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl0.requestFromL1Cache.avg_buf_msgs     0.039326                       # Average number of messages in buffer
system.ruby.l1_cntrl0.requestFromL1Cache.avg_stall_time   438.428364                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl0.requestToL1Cache.avg_buf_msgs     0.000000                       # Average number of messages in buffer
system.ruby.l1_cntrl0.requestToL1Cache.avg_stall_time  3657.933002                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl0.responseFromL1Cache.avg_buf_msgs     0.012492                       # Average number of messages in buffer
system.ruby.l1_cntrl0.responseFromL1Cache.avg_stall_time   334.797409                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl0.responseToL1Cache.avg_buf_msgs     0.020426                       # Average number of messages in buffer
system.ruby.l1_cntrl0.responseToL1Cache.avg_stall_time  8745.562807                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl0.sequencer.load_waiting_on_load     90202606                       # Number of times a load aliased with a pending load
system.ruby.l1_cntrl0.sequencer.load_waiting_on_store        49749                       # Number of times a load aliased with a pending store
system.ruby.l1_cntrl0.sequencer.pwrStateResidencyTicks::UNDEFINED 2842160590737                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl0.sequencer.store_waiting_on_load        21550                       # Number of times a store aliased with a pending load
system.ruby.l1_cntrl0.sequencer.store_waiting_on_store          252                       # Number of times a store aliased with a pending store
system.ruby.l1_cntrl0.triggerQueue.avg_buf_msgs     0.003905                       # Average number of messages in buffer
system.ruby.l1_cntrl0.triggerQueue.avg_stall_time          333                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl1.L1Dcache.demand_accesses      1477864                       # Number of cache demand accesses
system.ruby.l1_cntrl1.L1Dcache.demand_hits      1410586                       # Number of cache demand hits
system.ruby.l1_cntrl1.L1Dcache.demand_misses        67278                       # Number of cache demand misses
system.ruby.l1_cntrl1.L1Icache.demand_accesses      1731114                       # Number of cache demand accesses
system.ruby.l1_cntrl1.L1Icache.demand_hits      1731018                       # Number of cache demand hits
system.ruby.l1_cntrl1.L1Icache.demand_misses           96                       # Number of cache demand misses
system.ruby.l1_cntrl1.fully_busy_cycles             6                       # cycles for which number of transistions == max transitions
system.ruby.l1_cntrl1.mandatoryQueue.avg_buf_msgs     0.000699                       # Average number of messages in buffer
system.ruby.l1_cntrl1.mandatoryQueue.avg_stall_time   315.109105                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl1.pwrStateResidencyTicks::UNDEFINED 2842160590737                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl1.requestFromL1Cache.avg_buf_msgs     0.000058                       # Average number of messages in buffer
system.ruby.l1_cntrl1.requestFromL1Cache.avg_stall_time   315.213792                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl1.requestToL1Cache.avg_buf_msgs    13.183351                       # Average number of messages in buffer
system.ruby.l1_cntrl1.requestToL1Cache.avg_stall_time  3496.911864                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl1.responseFromL1Cache.avg_buf_msgs     0.000016                       # Average number of messages in buffer
system.ruby.l1_cntrl1.responseFromL1Cache.avg_stall_time   315.109117                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl1.responseToL1Cache.avg_buf_msgs     0.000029                       # Average number of messages in buffer
system.ruby.l1_cntrl1.responseToL1Cache.avg_stall_time  5346.499367                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl1.sequencer.load_waiting_on_load      1050801                       # Number of times a load aliased with a pending load
system.ruby.l1_cntrl1.sequencer.pwrStateResidencyTicks::UNDEFINED 2842160590737                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl1.triggerQueue.avg_buf_msgs     0.000000                       # Average number of messages in buffer
system.ruby.l1_cntrl1.triggerQueue.avg_stall_time   315.109054                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl10.L1Dcache.demand_accesses      1464241                       # Number of cache demand accesses
system.ruby.l1_cntrl10.L1Dcache.demand_hits      1396966                       # Number of cache demand hits
system.ruby.l1_cntrl10.L1Dcache.demand_misses        67275                       # Number of cache demand misses
system.ruby.l1_cntrl10.L1Icache.demand_accesses      1759980                       # Number of cache demand accesses
system.ruby.l1_cntrl10.L1Icache.demand_hits      1759886                       # Number of cache demand hits
system.ruby.l1_cntrl10.L1Icache.demand_misses           94                       # Number of cache demand misses
system.ruby.l1_cntrl10.fully_busy_cycles            4                       # cycles for which number of transistions == max transitions
system.ruby.l1_cntrl10.mandatoryQueue.avg_buf_msgs     0.000702                       # Average number of messages in buffer
system.ruby.l1_cntrl10.mandatoryQueue.avg_stall_time   315.104925                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl10.pwrStateResidencyTicks::UNDEFINED 2842160590737                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl10.requestFromL1Cache.avg_buf_msgs     0.000058                       # Average number of messages in buffer
system.ruby.l1_cntrl10.requestFromL1Cache.avg_stall_time   315.200219                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl10.requestToL1Cache.avg_buf_msgs    23.540680                       # Average number of messages in buffer
system.ruby.l1_cntrl10.requestToL1Cache.avg_stall_time  3037.427685                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl10.responseFromL1Cache.avg_buf_msgs     0.000015                       # Average number of messages in buffer
system.ruby.l1_cntrl10.responseFromL1Cache.avg_stall_time   315.105174                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl10.responseToL1Cache.avg_buf_msgs     0.000029                       # Average number of messages in buffer
system.ruby.l1_cntrl10.responseToL1Cache.avg_stall_time  5346.863193                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl10.sequencer.load_waiting_on_load       985096                       # Number of times a load aliased with a pending load
system.ruby.l1_cntrl10.sequencer.load_waiting_on_store            5                       # Number of times a load aliased with a pending store
system.ruby.l1_cntrl10.sequencer.pwrStateResidencyTicks::UNDEFINED 2842160590737                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl10.triggerQueue.avg_buf_msgs     0.000000                       # Average number of messages in buffer
system.ruby.l1_cntrl10.triggerQueue.avg_stall_time   315.104897                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl11.L1Dcache.demand_accesses      1447316                       # Number of cache demand accesses
system.ruby.l1_cntrl11.L1Dcache.demand_hits      1380038                       # Number of cache demand hits
system.ruby.l1_cntrl11.L1Dcache.demand_misses        67278                       # Number of cache demand misses
system.ruby.l1_cntrl11.L1Icache.demand_accesses      1732111                       # Number of cache demand accesses
system.ruby.l1_cntrl11.L1Icache.demand_hits      1732014                       # Number of cache demand hits
system.ruby.l1_cntrl11.L1Icache.demand_misses           97                       # Number of cache demand misses
system.ruby.l1_cntrl11.fully_busy_cycles            4                       # cycles for which number of transistions == max transitions
system.ruby.l1_cntrl11.mandatoryQueue.avg_buf_msgs     0.000692                       # Average number of messages in buffer
system.ruby.l1_cntrl11.mandatoryQueue.avg_stall_time   315.104462                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl11.pwrStateResidencyTicks::UNDEFINED 2842160590737                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl11.requestFromL1Cache.avg_buf_msgs     0.000058                       # Average number of messages in buffer
system.ruby.l1_cntrl11.requestFromL1Cache.avg_stall_time   315.209499                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl11.requestToL1Cache.avg_buf_msgs     3.766677                       # Average number of messages in buffer
system.ruby.l1_cntrl11.requestToL1Cache.avg_stall_time  3390.604872                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl11.responseFromL1Cache.avg_buf_msgs     0.000015                       # Average number of messages in buffer
system.ruby.l1_cntrl11.responseFromL1Cache.avg_stall_time   315.104677                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl11.responseToL1Cache.avg_buf_msgs     0.000029                       # Average number of messages in buffer
system.ruby.l1_cntrl11.responseToL1Cache.avg_stall_time  5817.980420                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl11.sequencer.load_waiting_on_load      1050635                       # Number of times a load aliased with a pending load
system.ruby.l1_cntrl11.sequencer.load_waiting_on_store            4                       # Number of times a load aliased with a pending store
system.ruby.l1_cntrl11.sequencer.pwrStateResidencyTicks::UNDEFINED 2842160590737                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl11.sequencer.store_waiting_on_load            8                       # Number of times a store aliased with a pending load
system.ruby.l1_cntrl11.triggerQueue.avg_buf_msgs     0.000000                       # Average number of messages in buffer
system.ruby.l1_cntrl11.triggerQueue.avg_stall_time   315.104433                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl12.L1Dcache.demand_accesses      1457306                       # Number of cache demand accesses
system.ruby.l1_cntrl12.L1Dcache.demand_hits      1390049                       # Number of cache demand hits
system.ruby.l1_cntrl12.L1Dcache.demand_misses        67257                       # Number of cache demand misses
system.ruby.l1_cntrl12.L1Icache.demand_accesses      1757816                       # Number of cache demand accesses
system.ruby.l1_cntrl12.L1Icache.demand_hits      1757720                       # Number of cache demand hits
system.ruby.l1_cntrl12.L1Icache.demand_misses           96                       # Number of cache demand misses
system.ruby.l1_cntrl12.fully_busy_cycles            3                       # cycles for which number of transistions == max transitions
system.ruby.l1_cntrl12.mandatoryQueue.avg_buf_msgs     0.000700                       # Average number of messages in buffer
system.ruby.l1_cntrl12.mandatoryQueue.avg_stall_time   315.104035                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl12.pwrStateResidencyTicks::UNDEFINED 2842160590737                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl12.requestFromL1Cache.avg_buf_msgs     0.000058                       # Average number of messages in buffer
system.ruby.l1_cntrl12.requestFromL1Cache.avg_stall_time   315.435944                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl12.requestToL1Cache.avg_buf_msgs     3.766675                       # Average number of messages in buffer
system.ruby.l1_cntrl12.requestToL1Cache.avg_stall_time  3893.237179                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl12.responseFromL1Cache.avg_buf_msgs     0.000015                       # Average number of messages in buffer
system.ruby.l1_cntrl12.responseFromL1Cache.avg_stall_time   315.104061                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl12.responseToL1Cache.avg_buf_msgs     0.000029                       # Average number of messages in buffer
system.ruby.l1_cntrl12.responseToL1Cache.avg_stall_time  6137.002083                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl12.sequencer.load_waiting_on_load       985125                       # Number of times a load aliased with a pending load
system.ruby.l1_cntrl12.sequencer.load_waiting_on_store            4                       # Number of times a load aliased with a pending store
system.ruby.l1_cntrl12.sequencer.pwrStateResidencyTicks::UNDEFINED 2842160590737                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl12.sequencer.store_waiting_on_load            3                       # Number of times a store aliased with a pending load
system.ruby.l1_cntrl12.triggerQueue.avg_buf_msgs     0.000000                       # Average number of messages in buffer
system.ruby.l1_cntrl12.triggerQueue.avg_stall_time   315.104006                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl13.L1Dcache.demand_accesses      1441321                       # Number of cache demand accesses
system.ruby.l1_cntrl13.L1Dcache.demand_hits      1374066                       # Number of cache demand hits
system.ruby.l1_cntrl13.L1Dcache.demand_misses        67255                       # Number of cache demand misses
system.ruby.l1_cntrl13.L1Icache.demand_accesses      1734471                       # Number of cache demand accesses
system.ruby.l1_cntrl13.L1Icache.demand_hits      1734380                       # Number of cache demand hits
system.ruby.l1_cntrl13.L1Icache.demand_misses           91                       # Number of cache demand misses
system.ruby.l1_cntrl13.fully_busy_cycles            4                       # cycles for which number of transistions == max transitions
system.ruby.l1_cntrl13.mandatoryQueue.avg_buf_msgs     0.000692                       # Average number of messages in buffer
system.ruby.l1_cntrl13.mandatoryQueue.avg_stall_time   315.103616                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl13.pwrStateResidencyTicks::UNDEFINED 2842160590737                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl13.requestFromL1Cache.avg_buf_msgs     0.000058                       # Average number of messages in buffer
system.ruby.l1_cntrl13.requestFromL1Cache.avg_stall_time   587.605528                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl13.requestToL1Cache.avg_buf_msgs     5.650006                       # Average number of messages in buffer
system.ruby.l1_cntrl13.requestToL1Cache.avg_stall_time  3498.056230                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl13.responseFromL1Cache.avg_buf_msgs     0.000015                       # Average number of messages in buffer
system.ruby.l1_cntrl13.responseFromL1Cache.avg_stall_time   315.103615                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl13.responseToL1Cache.avg_buf_msgs     0.000029                       # Average number of messages in buffer
system.ruby.l1_cntrl13.responseToL1Cache.avg_stall_time  5508.524774                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl13.sequencer.load_waiting_on_load      1050697                       # Number of times a load aliased with a pending load
system.ruby.l1_cntrl13.sequencer.load_waiting_on_store            3                       # Number of times a load aliased with a pending store
system.ruby.l1_cntrl13.sequencer.pwrStateResidencyTicks::UNDEFINED 2842160590737                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl13.sequencer.store_waiting_on_load           17                       # Number of times a store aliased with a pending load
system.ruby.l1_cntrl13.triggerQueue.avg_buf_msgs     0.000000                       # Average number of messages in buffer
system.ruby.l1_cntrl13.triggerQueue.avg_stall_time   315.103587                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl14.L1Dcache.demand_accesses      1452316                       # Number of cache demand accesses
system.ruby.l1_cntrl14.L1Dcache.demand_hits      1385071                       # Number of cache demand hits
system.ruby.l1_cntrl14.L1Dcache.demand_misses        67245                       # Number of cache demand misses
system.ruby.l1_cntrl14.L1Icache.demand_accesses      1760654                       # Number of cache demand accesses
system.ruby.l1_cntrl14.L1Icache.demand_hits      1760560                       # Number of cache demand hits
system.ruby.l1_cntrl14.L1Icache.demand_misses           94                       # Number of cache demand misses
system.ruby.l1_cntrl14.fully_busy_cycles            3                       # cycles for which number of transistions == max transitions
system.ruby.l1_cntrl14.mandatoryQueue.avg_buf_msgs     0.000700                       # Average number of messages in buffer
system.ruby.l1_cntrl14.mandatoryQueue.avg_stall_time   315.103207                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl14.pwrStateResidencyTicks::UNDEFINED 2842160590737                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl14.requestFromL1Cache.avg_buf_msgs     0.000058                       # Average number of messages in buffer
system.ruby.l1_cntrl14.requestFromL1Cache.avg_stall_time   587.605036                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl14.requestToL1Cache.avg_buf_msgs    12.241058                       # Average number of messages in buffer
system.ruby.l1_cntrl14.requestToL1Cache.avg_stall_time  3386.037127                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl14.responseFromL1Cache.avg_buf_msgs     0.000015                       # Average number of messages in buffer
system.ruby.l1_cntrl14.responseFromL1Cache.avg_stall_time   315.103621                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl14.responseToL1Cache.avg_buf_msgs     0.000029                       # Average number of messages in buffer
system.ruby.l1_cntrl14.responseToL1Cache.avg_stall_time  6055.637812                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl14.sequencer.load_waiting_on_load      1050622                       # Number of times a load aliased with a pending load
system.ruby.l1_cntrl14.sequencer.load_waiting_on_store            3                       # Number of times a load aliased with a pending store
system.ruby.l1_cntrl14.sequencer.pwrStateResidencyTicks::UNDEFINED 2842160590737                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl14.sequencer.store_waiting_on_load            2                       # Number of times a store aliased with a pending load
system.ruby.l1_cntrl14.triggerQueue.avg_buf_msgs     0.000000                       # Average number of messages in buffer
system.ruby.l1_cntrl14.triggerQueue.avg_stall_time   315.103178                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl15.L1Dcache.demand_accesses      1436361                       # Number of cache demand accesses
system.ruby.l1_cntrl15.L1Dcache.demand_hits      1369116                       # Number of cache demand hits
system.ruby.l1_cntrl15.L1Dcache.demand_misses        67245                       # Number of cache demand misses
system.ruby.l1_cntrl15.L1Icache.demand_accesses      1734059                       # Number of cache demand accesses
system.ruby.l1_cntrl15.L1Icache.demand_hits      1733964                       # Number of cache demand hits
system.ruby.l1_cntrl15.L1Icache.demand_misses           95                       # Number of cache demand misses
system.ruby.l1_cntrl15.fully_busy_cycles            6                       # cycles for which number of transistions == max transitions
system.ruby.l1_cntrl15.mandatoryQueue.avg_buf_msgs     0.000690                       # Average number of messages in buffer
system.ruby.l1_cntrl15.mandatoryQueue.avg_stall_time   315.102786                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl15.pwrStateResidencyTicks::UNDEFINED 2842160590737                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl15.requestFromL1Cache.avg_buf_msgs     0.000058                       # Average number of messages in buffer
system.ruby.l1_cntrl15.requestFromL1Cache.avg_stall_time   587.940439                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl15.requestToL1Cache.avg_buf_msgs    12.241702                       # Average number of messages in buffer
system.ruby.l1_cntrl15.requestToL1Cache.avg_stall_time  3597.057479                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl15.responseFromL1Cache.avg_buf_msgs     0.000015                       # Average number of messages in buffer
system.ruby.l1_cntrl15.responseFromL1Cache.avg_stall_time   315.102783                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl15.responseToL1Cache.avg_buf_msgs     0.000029                       # Average number of messages in buffer
system.ruby.l1_cntrl15.responseToL1Cache.avg_stall_time  6484.219720                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl15.sequencer.load_waiting_on_load      1050738                       # Number of times a load aliased with a pending load
system.ruby.l1_cntrl15.sequencer.load_waiting_on_store            3                       # Number of times a load aliased with a pending store
system.ruby.l1_cntrl15.sequencer.pwrStateResidencyTicks::UNDEFINED 2842160590737                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl15.sequencer.store_waiting_on_load           14                       # Number of times a store aliased with a pending load
system.ruby.l1_cntrl15.triggerQueue.avg_buf_msgs     0.000000                       # Average number of messages in buffer
system.ruby.l1_cntrl15.triggerQueue.avg_stall_time   315.102756                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl2.L1Dcache.demand_accesses      1489471                       # Number of cache demand accesses
system.ruby.l1_cntrl2.L1Dcache.demand_hits      1422209                       # Number of cache demand hits
system.ruby.l1_cntrl2.L1Dcache.demand_misses        67262                       # Number of cache demand misses
system.ruby.l1_cntrl2.L1Icache.demand_accesses      1759678                       # Number of cache demand accesses
system.ruby.l1_cntrl2.L1Icache.demand_hits      1759582                       # Number of cache demand hits
system.ruby.l1_cntrl2.L1Icache.demand_misses           96                       # Number of cache demand misses
system.ruby.l1_cntrl2.fully_busy_cycles             6                       # cycles for which number of transistions == max transitions
system.ruby.l1_cntrl2.mandatoryQueue.avg_buf_msgs     0.000708                       # Average number of messages in buffer
system.ruby.l1_cntrl2.mandatoryQueue.avg_stall_time   315.108570                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl2.pwrStateResidencyTicks::UNDEFINED 2842160590737                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl2.requestFromL1Cache.avg_buf_msgs     0.000058                       # Average number of messages in buffer
system.ruby.l1_cntrl2.requestFromL1Cache.avg_stall_time   587.827942                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl2.requestToL1Cache.avg_buf_msgs    10.604764                       # Average number of messages in buffer
system.ruby.l1_cntrl2.requestToL1Cache.avg_stall_time  3373.235092                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl2.responseFromL1Cache.avg_buf_msgs     0.000015                       # Average number of messages in buffer
system.ruby.l1_cntrl2.responseFromL1Cache.avg_stall_time   315.108613                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl2.responseToL1Cache.avg_buf_msgs     0.000029                       # Average number of messages in buffer
system.ruby.l1_cntrl2.responseToL1Cache.avg_stall_time  4098.299814                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl2.sequencer.load_waiting_on_load       985134                       # Number of times a load aliased with a pending load
system.ruby.l1_cntrl2.sequencer.pwrStateResidencyTicks::UNDEFINED 2842160590737                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl2.sequencer.store_waiting_on_load            1                       # Number of times a store aliased with a pending load
system.ruby.l1_cntrl2.triggerQueue.avg_buf_msgs     0.000000                       # Average number of messages in buffer
system.ruby.l1_cntrl2.triggerQueue.avg_stall_time   315.108544                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl3.L1Dcache.demand_accesses      1472138                       # Number of cache demand accesses
system.ruby.l1_cntrl3.L1Dcache.demand_hits      1404886                       # Number of cache demand hits
system.ruby.l1_cntrl3.L1Dcache.demand_misses        67252                       # Number of cache demand misses
system.ruby.l1_cntrl3.L1Icache.demand_accesses      1733923                       # Number of cache demand accesses
system.ruby.l1_cntrl3.L1Icache.demand_hits      1733828                       # Number of cache demand hits
system.ruby.l1_cntrl3.L1Icache.demand_misses           95                       # Number of cache demand misses
system.ruby.l1_cntrl3.fully_busy_cycles             4                       # cycles for which number of transistions == max transitions
system.ruby.l1_cntrl3.mandatoryQueue.avg_buf_msgs     0.000698                       # Average number of messages in buffer
system.ruby.l1_cntrl3.mandatoryQueue.avg_stall_time   315.108124                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl3.pwrStateResidencyTicks::UNDEFINED 2842160590737                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl3.requestFromL1Cache.avg_buf_msgs     0.000058                       # Average number of messages in buffer
system.ruby.l1_cntrl3.requestFromL1Cache.avg_stall_time   315.222458                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl3.requestToL1Cache.avg_buf_msgs     0.000004                       # Average number of messages in buffer
system.ruby.l1_cntrl3.requestToL1Cache.avg_stall_time  3830.527726                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl3.responseFromL1Cache.avg_buf_msgs     0.000015                       # Average number of messages in buffer
system.ruby.l1_cntrl3.responseFromL1Cache.avg_stall_time   315.108142                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl3.responseToL1Cache.avg_buf_msgs     0.000029                       # Average number of messages in buffer
system.ruby.l1_cntrl3.responseToL1Cache.avg_stall_time  4647.778803                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl3.sequencer.load_waiting_on_load      1050531                       # Number of times a load aliased with a pending load
system.ruby.l1_cntrl3.sequencer.load_waiting_on_store            2                       # Number of times a load aliased with a pending store
system.ruby.l1_cntrl3.sequencer.pwrStateResidencyTicks::UNDEFINED 2842160590737                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl3.triggerQueue.avg_buf_msgs     0.000000                       # Average number of messages in buffer
system.ruby.l1_cntrl3.triggerQueue.avg_stall_time   315.108096                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl4.L1Dcache.demand_accesses      1482164                       # Number of cache demand accesses
system.ruby.l1_cntrl4.L1Dcache.demand_hits      1414880                       # Number of cache demand hits
system.ruby.l1_cntrl4.L1Dcache.demand_misses        67284                       # Number of cache demand misses
system.ruby.l1_cntrl4.L1Icache.demand_accesses      1758432                       # Number of cache demand accesses
system.ruby.l1_cntrl4.L1Icache.demand_hits      1758336                       # Number of cache demand hits
system.ruby.l1_cntrl4.L1Icache.demand_misses           96                       # Number of cache demand misses
system.ruby.l1_cntrl4.fully_busy_cycles             5                       # cycles for which number of transistions == max transitions
system.ruby.l1_cntrl4.mandatoryQueue.avg_buf_msgs     0.000706                       # Average number of messages in buffer
system.ruby.l1_cntrl4.mandatoryQueue.avg_stall_time   315.107581                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl4.pwrStateResidencyTicks::UNDEFINED 2842160590737                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl4.requestFromL1Cache.avg_buf_msgs     0.000058                       # Average number of messages in buffer
system.ruby.l1_cntrl4.requestFromL1Cache.avg_stall_time   315.212521                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl4.requestToL1Cache.avg_buf_msgs    13.183352                       # Average number of messages in buffer
system.ruby.l1_cntrl4.requestToL1Cache.avg_stall_time  3553.387083                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl4.responseFromL1Cache.avg_buf_msgs     0.000015                       # Average number of messages in buffer
system.ruby.l1_cntrl4.responseFromL1Cache.avg_stall_time   315.107600                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl4.responseToL1Cache.avg_buf_msgs     0.000029                       # Average number of messages in buffer
system.ruby.l1_cntrl4.responseToL1Cache.avg_stall_time  4879.556484                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl4.sequencer.load_waiting_on_load      1050826                       # Number of times a load aliased with a pending load
system.ruby.l1_cntrl4.sequencer.load_waiting_on_store            3                       # Number of times a load aliased with a pending store
system.ruby.l1_cntrl4.sequencer.pwrStateResidencyTicks::UNDEFINED 2842160590737                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl4.sequencer.store_waiting_on_load           15                       # Number of times a store aliased with a pending load
system.ruby.l1_cntrl4.triggerQueue.avg_buf_msgs     0.000000                       # Average number of messages in buffer
system.ruby.l1_cntrl4.triggerQueue.avg_stall_time   315.107555                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl5.L1Dcache.demand_accesses      1466524                       # Number of cache demand accesses
system.ruby.l1_cntrl5.L1Dcache.demand_hits      1399271                       # Number of cache demand hits
system.ruby.l1_cntrl5.L1Dcache.demand_misses        67253                       # Number of cache demand misses
system.ruby.l1_cntrl5.L1Icache.demand_accesses      1736615                       # Number of cache demand accesses
system.ruby.l1_cntrl5.L1Icache.demand_hits      1736523                       # Number of cache demand hits
system.ruby.l1_cntrl5.L1Icache.demand_misses           92                       # Number of cache demand misses
system.ruby.l1_cntrl5.fully_busy_cycles             7                       # cycles for which number of transistions == max transitions
system.ruby.l1_cntrl5.mandatoryQueue.avg_buf_msgs     0.000698                       # Average number of messages in buffer
system.ruby.l1_cntrl5.mandatoryQueue.avg_stall_time   315.107102                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl5.pwrStateResidencyTicks::UNDEFINED 2842160590737                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl5.requestFromL1Cache.avg_buf_msgs     0.000058                       # Average number of messages in buffer
system.ruby.l1_cntrl5.requestFromL1Cache.avg_stall_time   587.599186                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl5.requestToL1Cache.avg_buf_msgs     0.000004                       # Average number of messages in buffer
system.ruby.l1_cntrl5.requestToL1Cache.avg_stall_time  3132.197691                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl5.responseFromL1Cache.avg_buf_msgs     0.000015                       # Average number of messages in buffer
system.ruby.l1_cntrl5.responseFromL1Cache.avg_stall_time   315.107101                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl5.responseToL1Cache.avg_buf_msgs     0.000029                       # Average number of messages in buffer
system.ruby.l1_cntrl5.responseToL1Cache.avg_stall_time  4092.835036                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl5.sequencer.load_waiting_on_load      1050631                       # Number of times a load aliased with a pending load
system.ruby.l1_cntrl5.sequencer.pwrStateResidencyTicks::UNDEFINED 2842160590737                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl5.triggerQueue.avg_buf_msgs     0.000000                       # Average number of messages in buffer
system.ruby.l1_cntrl5.triggerQueue.avg_stall_time   315.107075                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl6.L1Dcache.demand_accesses      1475740                       # Number of cache demand accesses
system.ruby.l1_cntrl6.L1Dcache.demand_hits      1408482                       # Number of cache demand hits
system.ruby.l1_cntrl6.L1Dcache.demand_misses        67258                       # Number of cache demand misses
system.ruby.l1_cntrl6.L1Icache.demand_accesses      1759847                       # Number of cache demand accesses
system.ruby.l1_cntrl6.L1Icache.demand_hits      1759752                       # Number of cache demand hits
system.ruby.l1_cntrl6.L1Icache.demand_misses           95                       # Number of cache demand misses
system.ruby.l1_cntrl6.fully_busy_cycles             4                       # cycles for which number of transistions == max transitions
system.ruby.l1_cntrl6.mandatoryQueue.avg_buf_msgs     0.000705                       # Average number of messages in buffer
system.ruby.l1_cntrl6.mandatoryQueue.avg_stall_time   315.106633                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl6.pwrStateResidencyTicks::UNDEFINED 2842160590737                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl6.requestFromL1Cache.avg_buf_msgs     0.000058                       # Average number of messages in buffer
system.ruby.l1_cntrl6.requestFromL1Cache.avg_stall_time   315.202043                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl6.requestToL1Cache.avg_buf_msgs    11.669123                       # Average number of messages in buffer
system.ruby.l1_cntrl6.requestToL1Cache.avg_stall_time  3154.806325                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl6.responseFromL1Cache.avg_buf_msgs     0.000015                       # Average number of messages in buffer
system.ruby.l1_cntrl6.responseFromL1Cache.avg_stall_time   315.106888                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl6.responseToL1Cache.avg_buf_msgs     0.000029                       # Average number of messages in buffer
system.ruby.l1_cntrl6.responseToL1Cache.avg_stall_time  4719.957792                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl6.sequencer.load_waiting_on_load       985055                       # Number of times a load aliased with a pending load
system.ruby.l1_cntrl6.sequencer.pwrStateResidencyTicks::UNDEFINED 2842160590737                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl6.triggerQueue.avg_buf_msgs     0.000000                       # Average number of messages in buffer
system.ruby.l1_cntrl6.triggerQueue.avg_stall_time   315.106607                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl7.L1Dcache.demand_accesses      1459327                       # Number of cache demand accesses
system.ruby.l1_cntrl7.L1Dcache.demand_hits      1392058                       # Number of cache demand hits
system.ruby.l1_cntrl7.L1Dcache.demand_misses        67269                       # Number of cache demand misses
system.ruby.l1_cntrl7.L1Icache.demand_accesses      1732006                       # Number of cache demand accesses
system.ruby.l1_cntrl7.L1Icache.demand_hits      1731910                       # Number of cache demand hits
system.ruby.l1_cntrl7.L1Icache.demand_misses           96                       # Number of cache demand misses
system.ruby.l1_cntrl7.fully_busy_cycles             5                       # cycles for which number of transistions == max transitions
system.ruby.l1_cntrl7.mandatoryQueue.avg_buf_msgs     0.000695                       # Average number of messages in buffer
system.ruby.l1_cntrl7.mandatoryQueue.avg_stall_time   315.106242                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl7.pwrStateResidencyTicks::UNDEFINED 2842160590737                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl7.requestFromL1Cache.avg_buf_msgs     0.000058                       # Average number of messages in buffer
system.ruby.l1_cntrl7.requestFromL1Cache.avg_stall_time   315.428667                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl7.requestToL1Cache.avg_buf_msgs     2.825009                       # Average number of messages in buffer
system.ruby.l1_cntrl7.requestToL1Cache.avg_stall_time  3463.436216                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl7.responseFromL1Cache.avg_buf_msgs     0.000015                       # Average number of messages in buffer
system.ruby.l1_cntrl7.responseFromL1Cache.avg_stall_time   315.106240                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl7.responseToL1Cache.avg_buf_msgs     0.000029                       # Average number of messages in buffer
system.ruby.l1_cntrl7.responseToL1Cache.avg_stall_time  5188.678256                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl7.sequencer.load_waiting_on_load      1050640                       # Number of times a load aliased with a pending load
system.ruby.l1_cntrl7.sequencer.load_waiting_on_store            4                       # Number of times a load aliased with a pending store
system.ruby.l1_cntrl7.sequencer.pwrStateResidencyTicks::UNDEFINED 2842160590737                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl7.triggerQueue.avg_buf_msgs     0.000000                       # Average number of messages in buffer
system.ruby.l1_cntrl7.triggerQueue.avg_stall_time   315.106211                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl8.L1Dcache.demand_accesses      1469599                       # Number of cache demand accesses
system.ruby.l1_cntrl8.L1Dcache.demand_hits      1402329                       # Number of cache demand hits
system.ruby.l1_cntrl8.L1Dcache.demand_misses        67270                       # Number of cache demand misses
system.ruby.l1_cntrl8.L1Icache.demand_accesses      1758396                       # Number of cache demand accesses
system.ruby.l1_cntrl8.L1Icache.demand_hits      1758301                       # Number of cache demand hits
system.ruby.l1_cntrl8.L1Icache.demand_misses           95                       # Number of cache demand misses
system.ruby.l1_cntrl8.fully_busy_cycles             4                       # cycles for which number of transistions == max transitions
system.ruby.l1_cntrl8.mandatoryQueue.avg_buf_msgs     0.000703                       # Average number of messages in buffer
system.ruby.l1_cntrl8.mandatoryQueue.avg_stall_time   315.105775                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl8.pwrStateResidencyTicks::UNDEFINED 2842160590737                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl8.requestFromL1Cache.avg_buf_msgs     0.000058                       # Average number of messages in buffer
system.ruby.l1_cntrl8.requestFromL1Cache.avg_stall_time   587.607605                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl8.requestToL1Cache.avg_buf_msgs    16.950026                       # Average number of messages in buffer
system.ruby.l1_cntrl8.requestToL1Cache.avg_stall_time  3594.143643                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl8.responseFromL1Cache.avg_buf_msgs     0.000015                       # Average number of messages in buffer
system.ruby.l1_cntrl8.responseFromL1Cache.avg_stall_time   315.105798                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl8.responseToL1Cache.avg_buf_msgs     0.000029                       # Average number of messages in buffer
system.ruby.l1_cntrl8.responseToL1Cache.avg_stall_time  5504.197696                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl8.sequencer.load_waiting_on_load       985136                       # Number of times a load aliased with a pending load
system.ruby.l1_cntrl8.sequencer.pwrStateResidencyTicks::UNDEFINED 2842160590737                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl8.sequencer.store_waiting_on_load            2                       # Number of times a store aliased with a pending load
system.ruby.l1_cntrl8.triggerQueue.avg_buf_msgs     0.000000                       # Average number of messages in buffer
system.ruby.l1_cntrl8.triggerQueue.avg_stall_time   315.105747                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl9.L1Dcache.demand_accesses      1453510                       # Number of cache demand accesses
system.ruby.l1_cntrl9.L1Dcache.demand_hits      1386257                       # Number of cache demand hits
system.ruby.l1_cntrl9.L1Dcache.demand_misses        67253                       # Number of cache demand misses
system.ruby.l1_cntrl9.L1Icache.demand_accesses      1731923                       # Number of cache demand accesses
system.ruby.l1_cntrl9.L1Icache.demand_hits      1731827                       # Number of cache demand hits
system.ruby.l1_cntrl9.L1Icache.demand_misses           96                       # Number of cache demand misses
system.ruby.l1_cntrl9.fully_busy_cycles             2                       # cycles for which number of transistions == max transitions
system.ruby.l1_cntrl9.mandatoryQueue.avg_buf_msgs     0.000694                       # Average number of messages in buffer
system.ruby.l1_cntrl9.mandatoryQueue.avg_stall_time   315.105347                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl9.pwrStateResidencyTicks::UNDEFINED 2842160590737                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl9.requestFromL1Cache.avg_buf_msgs     0.000058                       # Average number of messages in buffer
system.ruby.l1_cntrl9.requestFromL1Cache.avg_stall_time   315.200541                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl9.requestToL1Cache.avg_buf_msgs     3.766162                       # Average number of messages in buffer
system.ruby.l1_cntrl9.requestToL1Cache.avg_stall_time  2997.574245                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl9.responseFromL1Cache.avg_buf_msgs     0.000015                       # Average number of messages in buffer
system.ruby.l1_cntrl9.responseFromL1Cache.avg_stall_time   315.105640                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl9.responseToL1Cache.avg_buf_msgs     0.000029                       # Average number of messages in buffer
system.ruby.l1_cntrl9.responseToL1Cache.avg_stall_time  4719.632964                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl9.sequencer.load_waiting_on_load      1050650                       # Number of times a load aliased with a pending load
system.ruby.l1_cntrl9.sequencer.load_waiting_on_store            4                       # Number of times a load aliased with a pending store
system.ruby.l1_cntrl9.sequencer.pwrStateResidencyTicks::UNDEFINED 2842160590737                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl9.sequencer.store_waiting_on_load            2                       # Number of times a store aliased with a pending load
system.ruby.l1_cntrl9.triggerQueue.avg_buf_msgs     0.000000                       # Average number of messages in buffer
system.ruby.l1_cntrl9.triggerQueue.avg_stall_time   315.105319                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl0.GlobalRequestFromL2Cache.avg_buf_msgs     0.000187                       # Average number of messages in buffer
system.ruby.l2_cntrl0.GlobalRequestFromL2Cache.avg_stall_time          333                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl0.L1RequestFromL2Cache.avg_buf_msgs     0.000001                       # Average number of messages in buffer
system.ruby.l2_cntrl0.L1RequestFromL2Cache.avg_stall_time   333.496154                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl0.L1RequestToL2Cache.avg_buf_msgs     0.001849                       # Average number of messages in buffer
system.ruby.l2_cntrl0.L1RequestToL2Cache.avg_stall_time  7386.259301                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl0.L1RequestToL2Cache.num_msg_stalls         1271                       # Number of times messages were stalled
system.ruby.l2_cntrl0.L2cache.demand_accesses      3028261                       # Number of cache demand accesses
system.ruby.l2_cntrl0.L2cache.demand_hits      2572515                       # Number of cache demand hits
system.ruby.l2_cntrl0.L2cache.demand_misses       455746                       # Number of cache demand misses
system.ruby.l2_cntrl0.fully_busy_cycles           205                       # cycles for which number of transistions == max transitions
system.ruby.l2_cntrl0.pwrStateResidencyTicks::UNDEFINED 2842160590737                       # Cumulative time (in ticks) in various power states
system.ruby.l2_cntrl0.responseFromL2Cache.avg_buf_msgs     0.012062                       # Average number of messages in buffer
system.ruby.l2_cntrl0.responseFromL2Cache.avg_stall_time  4927.536452                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl0.responseToL2Cache.avg_buf_msgs     0.000944                       # Average number of messages in buffer
system.ruby.l2_cntrl0.responseToL2Cache.avg_stall_time  2108.453442                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl0.triggerQueue.avg_buf_msgs     0.000043                       # Average number of messages in buffer
system.ruby.l2_cntrl0.triggerQueue.avg_stall_time          333                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl1.GlobalRequestFromL2Cache.avg_buf_msgs     0.000187                       # Average number of messages in buffer
system.ruby.l2_cntrl1.GlobalRequestFromL2Cache.avg_stall_time          333                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl1.L1RequestFromL2Cache.avg_buf_msgs     0.000001                       # Average number of messages in buffer
system.ruby.l2_cntrl1.L1RequestFromL2Cache.avg_stall_time   315.110992                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl1.L1RequestToL2Cache.avg_buf_msgs     0.001833                       # Average number of messages in buffer
system.ruby.l2_cntrl1.L1RequestToL2Cache.avg_stall_time  8059.024874                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl1.L1RequestToL2Cache.num_msg_stalls          724                       # Number of times messages were stalled
system.ruby.l2_cntrl1.L2cache.demand_accesses      3007405                       # Number of cache demand accesses
system.ruby.l2_cntrl1.L2cache.demand_hits      2552142                       # Number of cache demand hits
system.ruby.l2_cntrl1.L2cache.demand_misses       455263                       # Number of cache demand misses
system.ruby.l2_cntrl1.fully_busy_cycles            83                       # cycles for which number of transistions == max transitions
system.ruby.l2_cntrl1.pwrStateResidencyTicks::UNDEFINED 2842160590737                       # Cumulative time (in ticks) in various power states
system.ruby.l2_cntrl1.responseFromL2Cache.avg_buf_msgs     0.011968                       # Average number of messages in buffer
system.ruby.l2_cntrl1.responseFromL2Cache.avg_stall_time  4934.377933                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl1.responseToL2Cache.avg_buf_msgs     0.000937                       # Average number of messages in buffer
system.ruby.l2_cntrl1.responseToL2Cache.avg_stall_time  2742.649191                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl1.triggerQueue.avg_buf_msgs     0.000043                       # Average number of messages in buffer
system.ruby.l2_cntrl1.triggerQueue.avg_stall_time          333                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl10.GlobalRequestFromL2Cache.avg_buf_msgs     0.000187                       # Average number of messages in buffer
system.ruby.l2_cntrl10.GlobalRequestFromL2Cache.avg_stall_time          333                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl10.L1RequestFromL2Cache.avg_buf_msgs     0.000003                       # Average number of messages in buffer
system.ruby.l2_cntrl10.L1RequestFromL2Cache.avg_stall_time   333.000423                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl10.L1RequestToL2Cache.avg_buf_msgs     0.002868                       # Average number of messages in buffer
system.ruby.l2_cntrl10.L1RequestToL2Cache.avg_stall_time 10042.856553                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl10.L1RequestToL2Cache.num_msg_stalls        71909                       # Number of times messages were stalled
system.ruby.l2_cntrl10.L2cache.demand_accesses      2991284                       # Number of cache demand accesses
system.ruby.l2_cntrl10.L2cache.demand_hits      2527710                       # Number of cache demand hits
system.ruby.l2_cntrl10.L2cache.demand_misses       463574                       # Number of cache demand misses
system.ruby.l2_cntrl10.fully_busy_cycles        16415                       # cycles for which number of transistions == max transitions
system.ruby.l2_cntrl10.pwrStateResidencyTicks::UNDEFINED 2842160590737                       # Cumulative time (in ticks) in various power states
system.ruby.l2_cntrl10.responseFromL2Cache.avg_buf_msgs     0.011858                       # Average number of messages in buffer
system.ruby.l2_cntrl10.responseFromL2Cache.avg_stall_time  4933.094400                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl10.responseToL2Cache.avg_buf_msgs     0.000928                       # Average number of messages in buffer
system.ruby.l2_cntrl10.responseToL2Cache.avg_stall_time  4668.555159                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl10.triggerQueue.avg_buf_msgs     0.000043                       # Average number of messages in buffer
system.ruby.l2_cntrl10.triggerQueue.avg_stall_time          333                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl11.GlobalRequestFromL2Cache.avg_buf_msgs     0.000187                       # Average number of messages in buffer
system.ruby.l2_cntrl11.GlobalRequestFromL2Cache.avg_stall_time          333                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl11.L1RequestFromL2Cache.avg_buf_msgs     0.000001                       # Average number of messages in buffer
system.ruby.l2_cntrl11.L1RequestFromL2Cache.avg_stall_time   333.002608                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl11.L1RequestToL2Cache.avg_buf_msgs     0.001830                       # Average number of messages in buffer
system.ruby.l2_cntrl11.L1RequestToL2Cache.avg_stall_time 10678.230704                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl11.L1RequestToL2Cache.num_msg_stalls          770                       # Number of times messages were stalled
system.ruby.l2_cntrl11.L2cache.demand_accesses      2997260                       # Number of cache demand accesses
system.ruby.l2_cntrl11.L2cache.demand_hits      2541822                       # Number of cache demand hits
system.ruby.l2_cntrl11.L2cache.demand_misses       455438                       # Number of cache demand misses
system.ruby.l2_cntrl11.fully_busy_cycles           87                       # cycles for which number of transistions == max transitions
system.ruby.l2_cntrl11.pwrStateResidencyTicks::UNDEFINED 2842160590737                       # Cumulative time (in ticks) in various power states
system.ruby.l2_cntrl11.responseFromL2Cache.avg_buf_msgs     0.011921                       # Average number of messages in buffer
system.ruby.l2_cntrl11.responseFromL2Cache.avg_stall_time  4933.093634                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl11.responseToL2Cache.avg_buf_msgs     0.000931                       # Average number of messages in buffer
system.ruby.l2_cntrl11.responseToL2Cache.avg_stall_time  5325.682438                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl11.triggerQueue.avg_buf_msgs     0.000043                       # Average number of messages in buffer
system.ruby.l2_cntrl11.triggerQueue.avg_stall_time          333                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl12.GlobalRequestFromL2Cache.avg_buf_msgs     0.000187                       # Average number of messages in buffer
system.ruby.l2_cntrl12.GlobalRequestFromL2Cache.avg_stall_time          333                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl12.L1RequestFromL2Cache.avg_buf_msgs     0.000001                       # Average number of messages in buffer
system.ruby.l2_cntrl12.L1RequestFromL2Cache.avg_stall_time   333.032073                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl12.L1RequestToL2Cache.avg_buf_msgs     0.001823                       # Average number of messages in buffer
system.ruby.l2_cntrl12.L1RequestToL2Cache.avg_stall_time  9383.753265                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl12.L1RequestToL2Cache.num_msg_stalls          937                       # Number of times messages were stalled
system.ruby.l2_cntrl12.L2cache.demand_accesses      2975364                       # Number of cache demand accesses
system.ruby.l2_cntrl12.L2cache.demand_hits      2519907                       # Number of cache demand hits
system.ruby.l2_cntrl12.L2cache.demand_misses       455457                       # Number of cache demand misses
system.ruby.l2_cntrl12.fully_busy_cycles          113                       # cycles for which number of transistions == max transitions
system.ruby.l2_cntrl12.pwrStateResidencyTicks::UNDEFINED 2842160590737                       # Cumulative time (in ticks) in various power states
system.ruby.l2_cntrl12.responseFromL2Cache.avg_buf_msgs     0.011821                       # Average number of messages in buffer
system.ruby.l2_cntrl12.responseFromL2Cache.avg_stall_time  4923.752138                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl12.responseToL2Cache.avg_buf_msgs     0.000924                       # Average number of messages in buffer
system.ruby.l2_cntrl12.responseToL2Cache.avg_stall_time  4041.981323                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl12.triggerQueue.avg_buf_msgs     0.000043                       # Average number of messages in buffer
system.ruby.l2_cntrl12.triggerQueue.avg_stall_time          333                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl13.GlobalRequestFromL2Cache.avg_buf_msgs     0.000187                       # Average number of messages in buffer
system.ruby.l2_cntrl13.GlobalRequestFromL2Cache.avg_stall_time          333                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl13.L1RequestFromL2Cache.avg_buf_msgs     0.000001                       # Average number of messages in buffer
system.ruby.l2_cntrl13.L1RequestFromL2Cache.avg_stall_time   333.003806                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl13.L1RequestToL2Cache.avg_buf_msgs     0.001826                       # Average number of messages in buffer
system.ruby.l2_cntrl13.L1RequestToL2Cache.avg_stall_time 10030.017760                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl13.L1RequestToL2Cache.num_msg_stalls          813                       # Number of times messages were stalled
system.ruby.l2_cntrl13.L2cache.demand_accesses      2984772                       # Number of cache demand accesses
system.ruby.l2_cntrl13.L2cache.demand_hits      2529255                       # Number of cache demand hits
system.ruby.l2_cntrl13.L2cache.demand_misses       455517                       # Number of cache demand misses
system.ruby.l2_cntrl13.fully_busy_cycles           83                       # cycles for which number of transistions == max transitions
system.ruby.l2_cntrl13.pwrStateResidencyTicks::UNDEFINED 2842160590737                       # Cumulative time (in ticks) in various power states
system.ruby.l2_cntrl13.responseFromL2Cache.avg_buf_msgs     0.011864                       # Average number of messages in buffer
system.ruby.l2_cntrl13.responseFromL2Cache.avg_stall_time  4924.489741                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl13.responseToL2Cache.avg_buf_msgs     0.000927                       # Average number of messages in buffer
system.ruby.l2_cntrl13.responseToL2Cache.avg_stall_time  4678.414879                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl13.triggerQueue.avg_buf_msgs     0.000043                       # Average number of messages in buffer
system.ruby.l2_cntrl13.triggerQueue.avg_stall_time          333                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl14.GlobalRequestFromL2Cache.avg_buf_msgs     0.000187                       # Average number of messages in buffer
system.ruby.l2_cntrl14.GlobalRequestFromL2Cache.avg_stall_time          333                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl14.L1RequestFromL2Cache.avg_buf_msgs     0.000001                       # Average number of messages in buffer
system.ruby.l2_cntrl14.L1RequestFromL2Cache.avg_stall_time   333.000675                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl14.L1RequestToL2Cache.avg_buf_msgs     0.001846                       # Average number of messages in buffer
system.ruby.l2_cntrl14.L1RequestToL2Cache.avg_stall_time 10683.592092                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl14.L1RequestToL2Cache.num_msg_stalls         1955                       # Number of times messages were stalled
system.ruby.l2_cntrl14.L2cache.demand_accesses      2993673                       # Number of cache demand accesses
system.ruby.l2_cntrl14.L2cache.demand_hits      2537919                       # Number of cache demand hits
system.ruby.l2_cntrl14.L2cache.demand_misses       455754                       # Number of cache demand misses
system.ruby.l2_cntrl14.fully_busy_cycles          347                       # cycles for which number of transistions == max transitions
system.ruby.l2_cntrl14.pwrStateResidencyTicks::UNDEFINED 2842160590737                       # Cumulative time (in ticks) in various power states
system.ruby.l2_cntrl14.responseFromL2Cache.avg_buf_msgs     0.011903                       # Average number of messages in buffer
system.ruby.l2_cntrl14.responseFromL2Cache.avg_stall_time  4930.931234                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl14.responseToL2Cache.avg_buf_msgs     0.000930                       # Average number of messages in buffer
system.ruby.l2_cntrl14.responseToL2Cache.avg_stall_time  5325.511103                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl14.triggerQueue.avg_buf_msgs     0.000043                       # Average number of messages in buffer
system.ruby.l2_cntrl14.triggerQueue.avg_stall_time          333                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl15.GlobalRequestFromL2Cache.avg_buf_msgs     0.000187                       # Average number of messages in buffer
system.ruby.l2_cntrl15.GlobalRequestFromL2Cache.avg_stall_time          333                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl15.L1RequestFromL2Cache.avg_buf_msgs     0.000001                       # Average number of messages in buffer
system.ruby.l2_cntrl15.L1RequestFromL2Cache.avg_stall_time   333.001618                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl15.L1RequestToL2Cache.avg_buf_msgs     0.001821                       # Average number of messages in buffer
system.ruby.l2_cntrl15.L1RequestToL2Cache.avg_stall_time 11315.527568                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl15.L1RequestToL2Cache.num_msg_stalls          879                       # Number of times messages were stalled
system.ruby.l2_cntrl15.L2cache.demand_accesses      2981495                       # Number of cache demand accesses
system.ruby.l2_cntrl15.L2cache.demand_hits      2525804                       # Number of cache demand hits
system.ruby.l2_cntrl15.L2cache.demand_misses       455691                       # Number of cache demand misses
system.ruby.l2_cntrl15.fully_busy_cycles          101                       # cycles for which number of transistions == max transitions
system.ruby.l2_cntrl15.pwrStateResidencyTicks::UNDEFINED 2842160590737                       # Cumulative time (in ticks) in various power states
system.ruby.l2_cntrl15.responseFromL2Cache.avg_buf_msgs     0.011848                       # Average number of messages in buffer
system.ruby.l2_cntrl15.responseFromL2Cache.avg_stall_time  4920.458205                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl15.responseToL2Cache.avg_buf_msgs     0.000927                       # Average number of messages in buffer
system.ruby.l2_cntrl15.responseToL2Cache.avg_stall_time  5982.367978                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl15.triggerQueue.avg_buf_msgs     0.000043                       # Average number of messages in buffer
system.ruby.l2_cntrl15.triggerQueue.avg_stall_time          333                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl2.GlobalRequestFromL2Cache.avg_buf_msgs     0.000187                       # Average number of messages in buffer
system.ruby.l2_cntrl2.GlobalRequestFromL2Cache.avg_stall_time          333                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl2.L1RequestFromL2Cache.avg_buf_msgs     0.000001                       # Average number of messages in buffer
system.ruby.l2_cntrl2.L1RequestFromL2Cache.avg_stall_time   333.001263                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl2.L1RequestToL2Cache.avg_buf_msgs     0.001847                       # Average number of messages in buffer
system.ruby.l2_cntrl2.L1RequestToL2Cache.avg_stall_time  8692.164706                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl2.L1RequestToL2Cache.num_msg_stalls          857                       # Number of times messages were stalled
system.ruby.l2_cntrl2.L2cache.demand_accesses      3029443                       # Number of cache demand accesses
system.ruby.l2_cntrl2.L2cache.demand_hits      2574246                       # Number of cache demand hits
system.ruby.l2_cntrl2.L2cache.demand_misses       455197                       # Number of cache demand misses
system.ruby.l2_cntrl2.fully_busy_cycles           100                       # cycles for which number of transistions == max transitions
system.ruby.l2_cntrl2.pwrStateResidencyTicks::UNDEFINED 2842160590737                       # Cumulative time (in ticks) in various power states
system.ruby.l2_cntrl2.responseFromL2Cache.avg_buf_msgs     0.012069                       # Average number of messages in buffer
system.ruby.l2_cntrl2.responseFromL2Cache.avg_stall_time  4934.809479                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl2.responseToL2Cache.avg_buf_msgs     0.000945                       # Average number of messages in buffer
system.ruby.l2_cntrl2.responseToL2Cache.avg_stall_time  3386.884495                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl2.triggerQueue.avg_buf_msgs     0.000043                       # Average number of messages in buffer
system.ruby.l2_cntrl2.triggerQueue.avg_stall_time          333                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl3.GlobalRequestFromL2Cache.avg_buf_msgs     0.000187                       # Average number of messages in buffer
system.ruby.l2_cntrl3.GlobalRequestFromL2Cache.avg_stall_time          333                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl3.L1RequestFromL2Cache.avg_buf_msgs     0.000001                       # Average number of messages in buffer
system.ruby.l2_cntrl3.L1RequestFromL2Cache.avg_stall_time   333.010890                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl3.L1RequestToL2Cache.avg_buf_msgs     0.001839                       # Average number of messages in buffer
system.ruby.l2_cntrl3.L1RequestToL2Cache.avg_stall_time  9349.098883                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl3.L1RequestToL2Cache.num_msg_stalls         1044                       # Number of times messages were stalled
system.ruby.l2_cntrl3.L2cache.demand_accesses      3000316                       # Number of cache demand accesses
system.ruby.l2_cntrl3.L2cache.demand_hits      2545124                       # Number of cache demand hits
system.ruby.l2_cntrl3.L2cache.demand_misses       455192                       # Number of cache demand misses
system.ruby.l2_cntrl3.fully_busy_cycles           135                       # cycles for which number of transistions == max transitions
system.ruby.l2_cntrl3.pwrStateResidencyTicks::UNDEFINED 2842160590737                       # Cumulative time (in ticks) in various power states
system.ruby.l2_cntrl3.responseFromL2Cache.avg_buf_msgs     0.011936                       # Average number of messages in buffer
system.ruby.l2_cntrl3.responseFromL2Cache.avg_stall_time  4924.158315                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl3.responseToL2Cache.avg_buf_msgs     0.000935                       # Average number of messages in buffer
system.ruby.l2_cntrl3.responseToL2Cache.avg_stall_time  4041.771449                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl3.triggerQueue.avg_buf_msgs     0.000043                       # Average number of messages in buffer
system.ruby.l2_cntrl3.triggerQueue.avg_stall_time          333                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl4.GlobalRequestFromL2Cache.avg_buf_msgs     0.000187                       # Average number of messages in buffer
system.ruby.l2_cntrl4.GlobalRequestFromL2Cache.avg_stall_time          333                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl4.L1RequestFromL2Cache.avg_buf_msgs     0.000001                       # Average number of messages in buffer
system.ruby.l2_cntrl4.L1RequestFromL2Cache.avg_stall_time   333.056982                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl4.L1RequestToL2Cache.avg_buf_msgs     0.001840                       # Average number of messages in buffer
system.ruby.l2_cntrl4.L1RequestToL2Cache.avg_stall_time  8057.474242                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl4.L1RequestToL2Cache.num_msg_stalls          981                       # Number of times messages were stalled
system.ruby.l2_cntrl4.L2cache.demand_accesses      3002653                       # Number of cache demand accesses
system.ruby.l2_cntrl4.L2cache.demand_hits      2547202                       # Number of cache demand hits
system.ruby.l2_cntrl4.L2cache.demand_misses       455451                       # Number of cache demand misses
system.ruby.l2_cntrl4.fully_busy_cycles           137                       # cycles for which number of transistions == max transitions
system.ruby.l2_cntrl4.pwrStateResidencyTicks::UNDEFINED 2842160590737                       # Cumulative time (in ticks) in various power states
system.ruby.l2_cntrl4.responseFromL2Cache.avg_buf_msgs     0.011946                       # Average number of messages in buffer
system.ruby.l2_cntrl4.responseFromL2Cache.avg_stall_time  4943.273270                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl4.responseToL2Cache.avg_buf_msgs     0.000935                       # Average number of messages in buffer
system.ruby.l2_cntrl4.responseToL2Cache.avg_stall_time  2742.867413                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl4.triggerQueue.avg_buf_msgs     0.000043                       # Average number of messages in buffer
system.ruby.l2_cntrl4.triggerQueue.avg_stall_time          333                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl5.GlobalRequestFromL2Cache.avg_buf_msgs     0.000187                       # Average number of messages in buffer
system.ruby.l2_cntrl5.GlobalRequestFromL2Cache.avg_stall_time          333                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl5.L1RequestFromL2Cache.avg_buf_msgs     0.000001                       # Average number of messages in buffer
system.ruby.l2_cntrl5.L1RequestFromL2Cache.avg_stall_time   315.118762                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl5.L1RequestToL2Cache.avg_buf_msgs     0.001838                       # Average number of messages in buffer
system.ruby.l2_cntrl5.L1RequestToL2Cache.avg_stall_time  8726.337648                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl5.L1RequestToL2Cache.num_msg_stalls         1390                       # Number of times messages were stalled
system.ruby.l2_cntrl5.L2cache.demand_accesses      2994172                       # Number of cache demand accesses
system.ruby.l2_cntrl5.L2cache.demand_hits      2538657                       # Number of cache demand hits
system.ruby.l2_cntrl5.L2cache.demand_misses       455515                       # Number of cache demand misses
system.ruby.l2_cntrl5.fully_busy_cycles           221                       # cycles for which number of transistions == max transitions
system.ruby.l2_cntrl5.pwrStateResidencyTicks::UNDEFINED 2842160590737                       # Cumulative time (in ticks) in various power states
system.ruby.l2_cntrl5.responseFromL2Cache.avg_buf_msgs     0.011906                       # Average number of messages in buffer
system.ruby.l2_cntrl5.responseFromL2Cache.avg_stall_time  4931.575583                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl5.responseToL2Cache.avg_buf_msgs     0.000932                       # Average number of messages in buffer
system.ruby.l2_cntrl5.responseToL2Cache.avg_stall_time  3377.427411                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl5.triggerQueue.avg_buf_msgs     0.000043                       # Average number of messages in buffer
system.ruby.l2_cntrl5.triggerQueue.avg_stall_time          333                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl6.GlobalRequestFromL2Cache.avg_buf_msgs     0.000187                       # Average number of messages in buffer
system.ruby.l2_cntrl6.GlobalRequestFromL2Cache.avg_stall_time          333                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl6.L1RequestFromL2Cache.avg_buf_msgs     0.000001                       # Average number of messages in buffer
system.ruby.l2_cntrl6.L1RequestFromL2Cache.avg_stall_time   333.000484                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl6.L1RequestToL2Cache.avg_buf_msgs     0.001838                       # Average number of messages in buffer
system.ruby.l2_cntrl6.L1RequestToL2Cache.avg_stall_time  9356.982174                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl6.L1RequestToL2Cache.num_msg_stalls         1108                       # Number of times messages were stalled
system.ruby.l2_cntrl6.L2cache.demand_accesses      2987343                       # Number of cache demand accesses
system.ruby.l2_cntrl6.L2cache.demand_hits      2531892                       # Number of cache demand hits
system.ruby.l2_cntrl6.L2cache.demand_misses       455451                       # Number of cache demand misses
system.ruby.l2_cntrl6.fully_busy_cycles           155                       # cycles for which number of transistions == max transitions
system.ruby.l2_cntrl6.pwrStateResidencyTicks::UNDEFINED 2842160590737                       # Cumulative time (in ticks) in various power states
system.ruby.l2_cntrl6.responseFromL2Cache.avg_buf_msgs     0.011876                       # Average number of messages in buffer
system.ruby.l2_cntrl6.responseFromL2Cache.avg_stall_time  4916.492782                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl6.responseToL2Cache.avg_buf_msgs     0.000930                       # Average number of messages in buffer
system.ruby.l2_cntrl6.responseToL2Cache.avg_stall_time  4022.412149                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl6.triggerQueue.avg_buf_msgs     0.000043                       # Average number of messages in buffer
system.ruby.l2_cntrl6.triggerQueue.avg_stall_time          333                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl7.GlobalRequestFromL2Cache.avg_buf_msgs     0.000187                       # Average number of messages in buffer
system.ruby.l2_cntrl7.GlobalRequestFromL2Cache.avg_stall_time          333                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl7.L1RequestFromL2Cache.avg_buf_msgs     0.000001                       # Average number of messages in buffer
system.ruby.l2_cntrl7.L1RequestFromL2Cache.avg_stall_time   333.044314                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl7.L1RequestToL2Cache.avg_buf_msgs     0.001831                       # Average number of messages in buffer
system.ruby.l2_cntrl7.L1RequestToL2Cache.avg_stall_time 10033.853277                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl7.L1RequestToL2Cache.num_msg_stalls         1095                       # Number of times messages were stalled
system.ruby.l2_cntrl7.L2cache.demand_accesses      2984321                       # Number of cache demand accesses
system.ruby.l2_cntrl7.L2cache.demand_hits      2528831                       # Number of cache demand hits
system.ruby.l2_cntrl7.L2cache.demand_misses       455490                       # Number of cache demand misses
system.ruby.l2_cntrl7.fully_busy_cycles           152                       # cycles for which number of transistions == max transitions
system.ruby.l2_cntrl7.pwrStateResidencyTicks::UNDEFINED 2842160590737                       # Cumulative time (in ticks) in various power states
system.ruby.l2_cntrl7.responseFromL2Cache.avg_buf_msgs     0.011862                       # Average number of messages in buffer
system.ruby.l2_cntrl7.responseFromL2Cache.avg_stall_time  4929.042886                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl7.responseToL2Cache.avg_buf_msgs     0.000928                       # Average number of messages in buffer
system.ruby.l2_cntrl7.responseToL2Cache.avg_stall_time  4678.609680                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl7.triggerQueue.avg_buf_msgs     0.000043                       # Average number of messages in buffer
system.ruby.l2_cntrl7.triggerQueue.avg_stall_time          333                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl8.GlobalRequestFromL2Cache.avg_buf_msgs     0.000187                       # Average number of messages in buffer
system.ruby.l2_cntrl8.GlobalRequestFromL2Cache.avg_stall_time          333                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl8.L1RequestFromL2Cache.avg_buf_msgs     0.000001                       # Average number of messages in buffer
system.ruby.l2_cntrl8.L1RequestFromL2Cache.avg_stall_time   333.043042                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl8.L1RequestToL2Cache.avg_buf_msgs     0.001832                       # Average number of messages in buffer
system.ruby.l2_cntrl8.L1RequestToL2Cache.avg_stall_time  8739.575881                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl8.L1RequestToL2Cache.num_msg_stalls         1211                       # Number of times messages were stalled
system.ruby.l2_cntrl8.L2cache.demand_accesses      2986119                       # Number of cache demand accesses
system.ruby.l2_cntrl8.L2cache.demand_hits      2530694                       # Number of cache demand hits
system.ruby.l2_cntrl8.L2cache.demand_misses       455425                       # Number of cache demand misses
system.ruby.l2_cntrl8.fully_busy_cycles           177                       # cycles for which number of transistions == max transitions
system.ruby.l2_cntrl8.pwrStateResidencyTicks::UNDEFINED 2842160590737                       # Cumulative time (in ticks) in various power states
system.ruby.l2_cntrl8.responseFromL2Cache.avg_buf_msgs     0.011870                       # Average number of messages in buffer
system.ruby.l2_cntrl8.responseFromL2Cache.avg_stall_time  4930.046077                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl8.responseToL2Cache.avg_buf_msgs     0.000928                       # Average number of messages in buffer
system.ruby.l2_cntrl8.responseToL2Cache.avg_stall_time  3387.486085                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl8.triggerQueue.avg_buf_msgs     0.000043                       # Average number of messages in buffer
system.ruby.l2_cntrl8.triggerQueue.avg_stall_time          333                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl9.GlobalRequestFromL2Cache.avg_buf_msgs     0.000187                       # Average number of messages in buffer
system.ruby.l2_cntrl9.GlobalRequestFromL2Cache.avg_stall_time          333                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl9.L1RequestFromL2Cache.avg_buf_msgs     0.000001                       # Average number of messages in buffer
system.ruby.l2_cntrl9.L1RequestFromL2Cache.avg_stall_time   333.000430                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl9.L1RequestToL2Cache.avg_buf_msgs     0.001824                       # Average number of messages in buffer
system.ruby.l2_cntrl9.L1RequestToL2Cache.avg_stall_time  9370.472900                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl9.L1RequestToL2Cache.num_msg_stalls          810                       # Number of times messages were stalled
system.ruby.l2_cntrl9.L2cache.demand_accesses      2983163                       # Number of cache demand accesses
system.ruby.l2_cntrl9.L2cache.demand_hits      2527816                       # Number of cache demand hits
system.ruby.l2_cntrl9.L2cache.demand_misses       455347                       # Number of cache demand misses
system.ruby.l2_cntrl9.fully_busy_cycles            89                       # cycles for which number of transistions == max transitions
system.ruby.l2_cntrl9.pwrStateResidencyTicks::UNDEFINED 2842160590737                       # Cumulative time (in ticks) in various power states
system.ruby.l2_cntrl9.responseFromL2Cache.avg_buf_msgs     0.011857                       # Average number of messages in buffer
system.ruby.l2_cntrl9.responseFromL2Cache.avg_stall_time  4923.138462                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl9.responseToL2Cache.avg_buf_msgs     0.000927                       # Average number of messages in buffer
system.ruby.l2_cntrl9.responseToL2Cache.avg_stall_time  4022.290058                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl9.triggerQueue.avg_buf_msgs     0.000043                       # Average number of messages in buffer
system.ruby.l2_cntrl9.triggerQueue.avg_stall_time          333                       # Average number of cycles messages are stalled in this MB
system.ruby.latency_hist_seqr::bucket_size          512                      
system.ruby.latency_hist_seqr::max_bucket         5119                      
system.ruby.latency_hist_seqr::samples     1103915284                      
system.ruby.latency_hist_seqr::mean         11.342068                      
system.ruby.latency_hist_seqr::gmean         1.440285                      
system.ruby.latency_hist_seqr::stdev        90.553049                      
system.ruby.latency_hist_seqr            |  1101142778     99.75%     99.75% |      306089      0.03%     99.78% |       57321      0.01%     99.78% |     2408676      0.22%    100.00% |         412      0.00%    100.00% |           6      0.00%    100.00% |           0      0.00%    100.00% |           2      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.latency_hist_seqr::total       1103915284                      
system.ruby.memctrl_clk_domain.clock              999                       # Clock period in ticks
system.ruby.miss_latency_hist_seqr::bucket_size          512                      
system.ruby.miss_latency_hist_seqr::max_bucket         5119                      
system.ruby.miss_latency_hist_seqr::samples     95853728                      
system.ruby.miss_latency_hist_seqr::mean   120.103435                      
system.ruby.miss_latency_hist_seqr::gmean    66.678367                      
system.ruby.miss_latency_hist_seqr::stdev   285.449039                      
system.ruby.miss_latency_hist_seqr       |    93081222     97.11%     97.11% |      306089      0.32%     97.43% |       57321      0.06%     97.49% |     2408676      2.51%    100.00% |         412      0.00%    100.00% |           6      0.00%    100.00% |           0      0.00%    100.00% |           2      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.miss_latency_hist_seqr::total     95853728                      
system.ruby.network.average_flit_latency    19.296984                      
system.ruby.network.average_flit_network_latency    12.715984                      
system.ruby.network.average_flit_queueing_latency     6.581000                      
system.ruby.network.average_flit_vnet_latency |   15.664891                       |   14.095383                       |   10.480012                      
system.ruby.network.average_flit_vqueue_latency |    1.183522                       |           1                       |   10.881160                      
system.ruby.network.average_hops             2.934457                      
system.ruby.network.average_packet_latency    15.995459                      
system.ruby.network.average_packet_network_latency    12.363106                      
system.ruby.network.average_packet_queueing_latency     3.632353                      
system.ruby.network.average_packet_vnet_latency |   14.679912                       |   12.736360                       |   10.527957                      
system.ruby.network.average_packet_vqueue_latency |    1.381084                       |           1                       |    5.597239                      
system.ruby.network.avg_link_utilization     1.512964                      
system.ruby.network.avg_vc_load          |    0.422190     27.90%     27.90% |    0.127863      8.45%     36.36% |    0.037361      2.47%     38.83% |    0.031363      2.07%     40.90% |    0.043424      2.87%     43.77% |    0.003133      0.21%     43.98% |    0.002907      0.19%     44.17% |    0.002901      0.19%     44.36% |    0.687348     45.43%     89.79% |    0.068781      4.55%     94.34% |    0.042976      2.84%     97.18% |    0.042717      2.82%    100.00%
system.ruby.network.avg_vc_load::total       1.512964                      
system.ruby.network.ext_in_link_utilization   1407948286                      
system.ruby.network.ext_links00.credit_links0.pwrStateResidencyTicks::UNDEFINED 2842160590737                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links00.credit_links1.pwrStateResidencyTicks::UNDEFINED 2842160590737                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links00.network_links0.pwrStateResidencyTicks::UNDEFINED 2842160590737                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links00.network_links1.pwrStateResidencyTicks::UNDEFINED 2842160590737                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links01.credit_links0.pwrStateResidencyTicks::UNDEFINED 2842160590737                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links01.credit_links1.pwrStateResidencyTicks::UNDEFINED 2842160590737                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links01.network_links0.pwrStateResidencyTicks::UNDEFINED 2842160590737                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links01.network_links1.pwrStateResidencyTicks::UNDEFINED 2842160590737                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links02.credit_links0.pwrStateResidencyTicks::UNDEFINED 2842160590737                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links02.credit_links1.pwrStateResidencyTicks::UNDEFINED 2842160590737                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links02.network_links0.pwrStateResidencyTicks::UNDEFINED 2842160590737                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links02.network_links1.pwrStateResidencyTicks::UNDEFINED 2842160590737                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links03.credit_links0.pwrStateResidencyTicks::UNDEFINED 2842160590737                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links03.credit_links1.pwrStateResidencyTicks::UNDEFINED 2842160590737                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links03.network_links0.pwrStateResidencyTicks::UNDEFINED 2842160590737                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links03.network_links1.pwrStateResidencyTicks::UNDEFINED 2842160590737                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links04.credit_links0.pwrStateResidencyTicks::UNDEFINED 2842160590737                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links04.credit_links1.pwrStateResidencyTicks::UNDEFINED 2842160590737                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links04.network_links0.pwrStateResidencyTicks::UNDEFINED 2842160590737                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links04.network_links1.pwrStateResidencyTicks::UNDEFINED 2842160590737                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links05.credit_links0.pwrStateResidencyTicks::UNDEFINED 2842160590737                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links05.credit_links1.pwrStateResidencyTicks::UNDEFINED 2842160590737                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links05.network_links0.pwrStateResidencyTicks::UNDEFINED 2842160590737                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links05.network_links1.pwrStateResidencyTicks::UNDEFINED 2842160590737                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links06.credit_links0.pwrStateResidencyTicks::UNDEFINED 2842160590737                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links06.credit_links1.pwrStateResidencyTicks::UNDEFINED 2842160590737                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links06.network_links0.pwrStateResidencyTicks::UNDEFINED 2842160590737                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links06.network_links1.pwrStateResidencyTicks::UNDEFINED 2842160590737                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links07.credit_links0.pwrStateResidencyTicks::UNDEFINED 2842160590737                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links07.credit_links1.pwrStateResidencyTicks::UNDEFINED 2842160590737                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links07.network_links0.pwrStateResidencyTicks::UNDEFINED 2842160590737                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links07.network_links1.pwrStateResidencyTicks::UNDEFINED 2842160590737                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links08.credit_links0.pwrStateResidencyTicks::UNDEFINED 2842160590737                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links08.credit_links1.pwrStateResidencyTicks::UNDEFINED 2842160590737                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links08.network_links0.pwrStateResidencyTicks::UNDEFINED 2842160590737                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links08.network_links1.pwrStateResidencyTicks::UNDEFINED 2842160590737                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links09.credit_links0.pwrStateResidencyTicks::UNDEFINED 2842160590737                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links09.credit_links1.pwrStateResidencyTicks::UNDEFINED 2842160590737                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links09.network_links0.pwrStateResidencyTicks::UNDEFINED 2842160590737                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links09.network_links1.pwrStateResidencyTicks::UNDEFINED 2842160590737                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links10.credit_links0.pwrStateResidencyTicks::UNDEFINED 2842160590737                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links10.credit_links1.pwrStateResidencyTicks::UNDEFINED 2842160590737                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links10.network_links0.pwrStateResidencyTicks::UNDEFINED 2842160590737                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links10.network_links1.pwrStateResidencyTicks::UNDEFINED 2842160590737                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links11.credit_links0.pwrStateResidencyTicks::UNDEFINED 2842160590737                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links11.credit_links1.pwrStateResidencyTicks::UNDEFINED 2842160590737                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links11.network_links0.pwrStateResidencyTicks::UNDEFINED 2842160590737                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links11.network_links1.pwrStateResidencyTicks::UNDEFINED 2842160590737                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links12.credit_links0.pwrStateResidencyTicks::UNDEFINED 2842160590737                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links12.credit_links1.pwrStateResidencyTicks::UNDEFINED 2842160590737                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links12.network_links0.pwrStateResidencyTicks::UNDEFINED 2842160590737                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links12.network_links1.pwrStateResidencyTicks::UNDEFINED 2842160590737                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links13.credit_links0.pwrStateResidencyTicks::UNDEFINED 2842160590737                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links13.credit_links1.pwrStateResidencyTicks::UNDEFINED 2842160590737                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links13.network_links0.pwrStateResidencyTicks::UNDEFINED 2842160590737                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links13.network_links1.pwrStateResidencyTicks::UNDEFINED 2842160590737                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links14.credit_links0.pwrStateResidencyTicks::UNDEFINED 2842160590737                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links14.credit_links1.pwrStateResidencyTicks::UNDEFINED 2842160590737                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links14.network_links0.pwrStateResidencyTicks::UNDEFINED 2842160590737                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links14.network_links1.pwrStateResidencyTicks::UNDEFINED 2842160590737                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links15.credit_links0.pwrStateResidencyTicks::UNDEFINED 2842160590737                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links15.credit_links1.pwrStateResidencyTicks::UNDEFINED 2842160590737                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links15.network_links0.pwrStateResidencyTicks::UNDEFINED 2842160590737                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links15.network_links1.pwrStateResidencyTicks::UNDEFINED 2842160590737                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links16.credit_links0.pwrStateResidencyTicks::UNDEFINED 2842160590737                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links16.credit_links1.pwrStateResidencyTicks::UNDEFINED 2842160590737                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links16.network_links0.pwrStateResidencyTicks::UNDEFINED 2842160590737                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links16.network_links1.pwrStateResidencyTicks::UNDEFINED 2842160590737                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links17.credit_links0.pwrStateResidencyTicks::UNDEFINED 2842160590737                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links17.credit_links1.pwrStateResidencyTicks::UNDEFINED 2842160590737                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links17.network_links0.pwrStateResidencyTicks::UNDEFINED 2842160590737                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links17.network_links1.pwrStateResidencyTicks::UNDEFINED 2842160590737                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links18.credit_links0.pwrStateResidencyTicks::UNDEFINED 2842160590737                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links18.credit_links1.pwrStateResidencyTicks::UNDEFINED 2842160590737                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links18.network_links0.pwrStateResidencyTicks::UNDEFINED 2842160590737                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links18.network_links1.pwrStateResidencyTicks::UNDEFINED 2842160590737                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links19.credit_links0.pwrStateResidencyTicks::UNDEFINED 2842160590737                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links19.credit_links1.pwrStateResidencyTicks::UNDEFINED 2842160590737                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links19.network_links0.pwrStateResidencyTicks::UNDEFINED 2842160590737                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links19.network_links1.pwrStateResidencyTicks::UNDEFINED 2842160590737                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links20.credit_links0.pwrStateResidencyTicks::UNDEFINED 2842160590737                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links20.credit_links1.pwrStateResidencyTicks::UNDEFINED 2842160590737                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links20.network_links0.pwrStateResidencyTicks::UNDEFINED 2842160590737                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links20.network_links1.pwrStateResidencyTicks::UNDEFINED 2842160590737                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links21.credit_links0.pwrStateResidencyTicks::UNDEFINED 2842160590737                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links21.credit_links1.pwrStateResidencyTicks::UNDEFINED 2842160590737                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links21.network_links0.pwrStateResidencyTicks::UNDEFINED 2842160590737                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links21.network_links1.pwrStateResidencyTicks::UNDEFINED 2842160590737                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links22.credit_links0.pwrStateResidencyTicks::UNDEFINED 2842160590737                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links22.credit_links1.pwrStateResidencyTicks::UNDEFINED 2842160590737                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links22.network_links0.pwrStateResidencyTicks::UNDEFINED 2842160590737                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links22.network_links1.pwrStateResidencyTicks::UNDEFINED 2842160590737                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links23.credit_links0.pwrStateResidencyTicks::UNDEFINED 2842160590737                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links23.credit_links1.pwrStateResidencyTicks::UNDEFINED 2842160590737                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links23.network_links0.pwrStateResidencyTicks::UNDEFINED 2842160590737                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links23.network_links1.pwrStateResidencyTicks::UNDEFINED 2842160590737                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links24.credit_links0.pwrStateResidencyTicks::UNDEFINED 2842160590737                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links24.credit_links1.pwrStateResidencyTicks::UNDEFINED 2842160590737                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links24.network_links0.pwrStateResidencyTicks::UNDEFINED 2842160590737                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links24.network_links1.pwrStateResidencyTicks::UNDEFINED 2842160590737                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links25.credit_links0.pwrStateResidencyTicks::UNDEFINED 2842160590737                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links25.credit_links1.pwrStateResidencyTicks::UNDEFINED 2842160590737                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links25.network_links0.pwrStateResidencyTicks::UNDEFINED 2842160590737                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links25.network_links1.pwrStateResidencyTicks::UNDEFINED 2842160590737                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links26.credit_links0.pwrStateResidencyTicks::UNDEFINED 2842160590737                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links26.credit_links1.pwrStateResidencyTicks::UNDEFINED 2842160590737                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links26.network_links0.pwrStateResidencyTicks::UNDEFINED 2842160590737                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links26.network_links1.pwrStateResidencyTicks::UNDEFINED 2842160590737                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links27.credit_links0.pwrStateResidencyTicks::UNDEFINED 2842160590737                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links27.credit_links1.pwrStateResidencyTicks::UNDEFINED 2842160590737                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links27.network_links0.pwrStateResidencyTicks::UNDEFINED 2842160590737                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links27.network_links1.pwrStateResidencyTicks::UNDEFINED 2842160590737                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links28.credit_links0.pwrStateResidencyTicks::UNDEFINED 2842160590737                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links28.credit_links1.pwrStateResidencyTicks::UNDEFINED 2842160590737                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links28.network_links0.pwrStateResidencyTicks::UNDEFINED 2842160590737                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links28.network_links1.pwrStateResidencyTicks::UNDEFINED 2842160590737                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links29.credit_links0.pwrStateResidencyTicks::UNDEFINED 2842160590737                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links29.credit_links1.pwrStateResidencyTicks::UNDEFINED 2842160590737                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links29.network_links0.pwrStateResidencyTicks::UNDEFINED 2842160590737                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links29.network_links1.pwrStateResidencyTicks::UNDEFINED 2842160590737                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links30.credit_links0.pwrStateResidencyTicks::UNDEFINED 2842160590737                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links30.credit_links1.pwrStateResidencyTicks::UNDEFINED 2842160590737                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links30.network_links0.pwrStateResidencyTicks::UNDEFINED 2842160590737                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links30.network_links1.pwrStateResidencyTicks::UNDEFINED 2842160590737                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links31.credit_links0.pwrStateResidencyTicks::UNDEFINED 2842160590737                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links31.credit_links1.pwrStateResidencyTicks::UNDEFINED 2842160590737                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links31.network_links0.pwrStateResidencyTicks::UNDEFINED 2842160590737                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links31.network_links1.pwrStateResidencyTicks::UNDEFINED 2842160590737                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links32.credit_links0.pwrStateResidencyTicks::UNDEFINED 2842160590737                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links32.credit_links1.pwrStateResidencyTicks::UNDEFINED 2842160590737                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links32.network_links0.pwrStateResidencyTicks::UNDEFINED 2842160590737                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links32.network_links1.pwrStateResidencyTicks::UNDEFINED 2842160590737                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links33.credit_links0.pwrStateResidencyTicks::UNDEFINED 2842160590737                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links33.credit_links1.pwrStateResidencyTicks::UNDEFINED 2842160590737                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links33.network_links0.pwrStateResidencyTicks::UNDEFINED 2842160590737                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links33.network_links1.pwrStateResidencyTicks::UNDEFINED 2842160590737                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links34.credit_links0.pwrStateResidencyTicks::UNDEFINED 2842160590737                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links34.credit_links1.pwrStateResidencyTicks::UNDEFINED 2842160590737                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links34.network_links0.pwrStateResidencyTicks::UNDEFINED 2842160590737                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links34.network_links1.pwrStateResidencyTicks::UNDEFINED 2842160590737                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links35.credit_links0.pwrStateResidencyTicks::UNDEFINED 2842160590737                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links35.credit_links1.pwrStateResidencyTicks::UNDEFINED 2842160590737                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links35.network_links0.pwrStateResidencyTicks::UNDEFINED 2842160590737                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links35.network_links1.pwrStateResidencyTicks::UNDEFINED 2842160590737                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links36.credit_links0.pwrStateResidencyTicks::UNDEFINED 2842160590737                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links36.credit_links1.pwrStateResidencyTicks::UNDEFINED 2842160590737                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links36.network_links0.pwrStateResidencyTicks::UNDEFINED 2842160590737                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links36.network_links1.pwrStateResidencyTicks::UNDEFINED 2842160590737                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links37.credit_links0.pwrStateResidencyTicks::UNDEFINED 2842160590737                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links37.credit_links1.pwrStateResidencyTicks::UNDEFINED 2842160590737                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links37.network_links0.pwrStateResidencyTicks::UNDEFINED 2842160590737                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links37.network_links1.pwrStateResidencyTicks::UNDEFINED 2842160590737                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links38.credit_links0.pwrStateResidencyTicks::UNDEFINED 2842160590737                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links38.credit_links1.pwrStateResidencyTicks::UNDEFINED 2842160590737                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links38.network_links0.pwrStateResidencyTicks::UNDEFINED 2842160590737                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links38.network_links1.pwrStateResidencyTicks::UNDEFINED 2842160590737                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links39.credit_links0.pwrStateResidencyTicks::UNDEFINED 2842160590737                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links39.credit_links1.pwrStateResidencyTicks::UNDEFINED 2842160590737                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links39.network_links0.pwrStateResidencyTicks::UNDEFINED 2842160590737                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links39.network_links1.pwrStateResidencyTicks::UNDEFINED 2842160590737                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links40.credit_links0.pwrStateResidencyTicks::UNDEFINED 2842160590737                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links40.credit_links1.pwrStateResidencyTicks::UNDEFINED 2842160590737                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links40.network_links0.pwrStateResidencyTicks::UNDEFINED 2842160590737                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links40.network_links1.pwrStateResidencyTicks::UNDEFINED 2842160590737                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links41.credit_links0.pwrStateResidencyTicks::UNDEFINED 2842160590737                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links41.credit_links1.pwrStateResidencyTicks::UNDEFINED 2842160590737                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links41.network_links0.pwrStateResidencyTicks::UNDEFINED 2842160590737                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links41.network_links1.pwrStateResidencyTicks::UNDEFINED 2842160590737                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links42.credit_links0.pwrStateResidencyTicks::UNDEFINED 2842160590737                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links42.credit_links1.pwrStateResidencyTicks::UNDEFINED 2842160590737                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links42.network_links0.pwrStateResidencyTicks::UNDEFINED 2842160590737                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links42.network_links1.pwrStateResidencyTicks::UNDEFINED 2842160590737                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links43.credit_links0.pwrStateResidencyTicks::UNDEFINED 2842160590737                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links43.credit_links1.pwrStateResidencyTicks::UNDEFINED 2842160590737                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links43.network_links0.pwrStateResidencyTicks::UNDEFINED 2842160590737                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links43.network_links1.pwrStateResidencyTicks::UNDEFINED 2842160590737                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links44.credit_links0.pwrStateResidencyTicks::UNDEFINED 2842160590737                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links44.credit_links1.pwrStateResidencyTicks::UNDEFINED 2842160590737                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links44.network_links0.pwrStateResidencyTicks::UNDEFINED 2842160590737                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links44.network_links1.pwrStateResidencyTicks::UNDEFINED 2842160590737                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links45.credit_links0.pwrStateResidencyTicks::UNDEFINED 2842160590737                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links45.credit_links1.pwrStateResidencyTicks::UNDEFINED 2842160590737                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links45.network_links0.pwrStateResidencyTicks::UNDEFINED 2842160590737                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links45.network_links1.pwrStateResidencyTicks::UNDEFINED 2842160590737                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links46.credit_links0.pwrStateResidencyTicks::UNDEFINED 2842160590737                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links46.credit_links1.pwrStateResidencyTicks::UNDEFINED 2842160590737                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links46.network_links0.pwrStateResidencyTicks::UNDEFINED 2842160590737                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links46.network_links1.pwrStateResidencyTicks::UNDEFINED 2842160590737                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links47.credit_links0.pwrStateResidencyTicks::UNDEFINED 2842160590737                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links47.credit_links1.pwrStateResidencyTicks::UNDEFINED 2842160590737                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links47.network_links0.pwrStateResidencyTicks::UNDEFINED 2842160590737                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links47.network_links1.pwrStateResidencyTicks::UNDEFINED 2842160590737                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_out_link_utilization   1407948285                      
system.ruby.network.flit_network_latency |  4464625067                       |   375609941                       |  4111539961                      
system.ruby.network.flit_queueing_latency |   337313566                       |    26647728                       |  4268919271                      
system.ruby.network.flits_injected       |   285008365     40.49%     40.49% |    26647728      3.79%     44.27% |   392322075     55.73%    100.00%
system.ruby.network.flits_injected::total    703978168                      
system.ruby.network.flits_received       |   285008365     40.49%     40.49% |    26647728      3.79%     44.27% |   392322075     55.73%    100.00%
system.ruby.network.flits_received::total    703978168                      
system.ruby.network.int_link_utilization   4131569129                      
system.ruby.network.int_links00.credit_link.pwrStateResidencyTicks::UNDEFINED 2842160590737                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links00.network_link.pwrStateResidencyTicks::UNDEFINED 2842160590737                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links01.credit_link.pwrStateResidencyTicks::UNDEFINED 2842160590737                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links01.network_link.pwrStateResidencyTicks::UNDEFINED 2842160590737                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links02.credit_link.pwrStateResidencyTicks::UNDEFINED 2842160590737                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links02.network_link.pwrStateResidencyTicks::UNDEFINED 2842160590737                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links03.credit_link.pwrStateResidencyTicks::UNDEFINED 2842160590737                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links03.network_link.pwrStateResidencyTicks::UNDEFINED 2842160590737                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links04.credit_link.pwrStateResidencyTicks::UNDEFINED 2842160590737                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links04.network_link.pwrStateResidencyTicks::UNDEFINED 2842160590737                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links05.credit_link.pwrStateResidencyTicks::UNDEFINED 2842160590737                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links05.network_link.pwrStateResidencyTicks::UNDEFINED 2842160590737                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links06.credit_link.pwrStateResidencyTicks::UNDEFINED 2842160590737                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links06.network_link.pwrStateResidencyTicks::UNDEFINED 2842160590737                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links07.credit_link.pwrStateResidencyTicks::UNDEFINED 2842160590737                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links07.network_link.pwrStateResidencyTicks::UNDEFINED 2842160590737                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links08.credit_link.pwrStateResidencyTicks::UNDEFINED 2842160590737                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links08.network_link.pwrStateResidencyTicks::UNDEFINED 2842160590737                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links09.credit_link.pwrStateResidencyTicks::UNDEFINED 2842160590737                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links09.network_link.pwrStateResidencyTicks::UNDEFINED 2842160590737                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links10.credit_link.pwrStateResidencyTicks::UNDEFINED 2842160590737                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links10.network_link.pwrStateResidencyTicks::UNDEFINED 2842160590737                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links11.credit_link.pwrStateResidencyTicks::UNDEFINED 2842160590737                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links11.network_link.pwrStateResidencyTicks::UNDEFINED 2842160590737                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links12.credit_link.pwrStateResidencyTicks::UNDEFINED 2842160590737                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links12.network_link.pwrStateResidencyTicks::UNDEFINED 2842160590737                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links13.credit_link.pwrStateResidencyTicks::UNDEFINED 2842160590737                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links13.network_link.pwrStateResidencyTicks::UNDEFINED 2842160590737                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links14.credit_link.pwrStateResidencyTicks::UNDEFINED 2842160590737                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links14.network_link.pwrStateResidencyTicks::UNDEFINED 2842160590737                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links15.credit_link.pwrStateResidencyTicks::UNDEFINED 2842160590737                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links15.network_link.pwrStateResidencyTicks::UNDEFINED 2842160590737                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links16.credit_link.pwrStateResidencyTicks::UNDEFINED 2842160590737                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links16.network_link.pwrStateResidencyTicks::UNDEFINED 2842160590737                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links17.credit_link.pwrStateResidencyTicks::UNDEFINED 2842160590737                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links17.network_link.pwrStateResidencyTicks::UNDEFINED 2842160590737                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links18.credit_link.pwrStateResidencyTicks::UNDEFINED 2842160590737                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links18.network_link.pwrStateResidencyTicks::UNDEFINED 2842160590737                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links19.credit_link.pwrStateResidencyTicks::UNDEFINED 2842160590737                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links19.network_link.pwrStateResidencyTicks::UNDEFINED 2842160590737                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links20.credit_link.pwrStateResidencyTicks::UNDEFINED 2842160590737                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links20.network_link.pwrStateResidencyTicks::UNDEFINED 2842160590737                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links21.credit_link.pwrStateResidencyTicks::UNDEFINED 2842160590737                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links21.network_link.pwrStateResidencyTicks::UNDEFINED 2842160590737                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links22.credit_link.pwrStateResidencyTicks::UNDEFINED 2842160590737                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links22.network_link.pwrStateResidencyTicks::UNDEFINED 2842160590737                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links23.credit_link.pwrStateResidencyTicks::UNDEFINED 2842160590737                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links23.network_link.pwrStateResidencyTicks::UNDEFINED 2842160590737                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links24.credit_link.pwrStateResidencyTicks::UNDEFINED 2842160590737                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links24.network_link.pwrStateResidencyTicks::UNDEFINED 2842160590737                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links25.credit_link.pwrStateResidencyTicks::UNDEFINED 2842160590737                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links25.network_link.pwrStateResidencyTicks::UNDEFINED 2842160590737                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links26.credit_link.pwrStateResidencyTicks::UNDEFINED 2842160590737                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links26.network_link.pwrStateResidencyTicks::UNDEFINED 2842160590737                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links27.credit_link.pwrStateResidencyTicks::UNDEFINED 2842160590737                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links27.network_link.pwrStateResidencyTicks::UNDEFINED 2842160590737                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links28.credit_link.pwrStateResidencyTicks::UNDEFINED 2842160590737                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links28.network_link.pwrStateResidencyTicks::UNDEFINED 2842160590737                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links29.credit_link.pwrStateResidencyTicks::UNDEFINED 2842160590737                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links29.network_link.pwrStateResidencyTicks::UNDEFINED 2842160590737                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links30.credit_link.pwrStateResidencyTicks::UNDEFINED 2842160590737                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links30.network_link.pwrStateResidencyTicks::UNDEFINED 2842160590737                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links31.credit_link.pwrStateResidencyTicks::UNDEFINED 2842160590737                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links31.network_link.pwrStateResidencyTicks::UNDEFINED 2842160590737                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links32.credit_link.pwrStateResidencyTicks::UNDEFINED 2842160590737                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links32.network_link.pwrStateResidencyTicks::UNDEFINED 2842160590737                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links33.credit_link.pwrStateResidencyTicks::UNDEFINED 2842160590737                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links33.network_link.pwrStateResidencyTicks::UNDEFINED 2842160590737                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links34.credit_link.pwrStateResidencyTicks::UNDEFINED 2842160590737                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links34.network_link.pwrStateResidencyTicks::UNDEFINED 2842160590737                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links35.credit_link.pwrStateResidencyTicks::UNDEFINED 2842160590737                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links35.network_link.pwrStateResidencyTicks::UNDEFINED 2842160590737                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links36.credit_link.pwrStateResidencyTicks::UNDEFINED 2842160590737                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links36.network_link.pwrStateResidencyTicks::UNDEFINED 2842160590737                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links37.credit_link.pwrStateResidencyTicks::UNDEFINED 2842160590737                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links37.network_link.pwrStateResidencyTicks::UNDEFINED 2842160590737                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links38.credit_link.pwrStateResidencyTicks::UNDEFINED 2842160590737                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links38.network_link.pwrStateResidencyTicks::UNDEFINED 2842160590737                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links39.credit_link.pwrStateResidencyTicks::UNDEFINED 2842160590737                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links39.network_link.pwrStateResidencyTicks::UNDEFINED 2842160590737                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links40.credit_link.pwrStateResidencyTicks::UNDEFINED 2842160590737                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links40.network_link.pwrStateResidencyTicks::UNDEFINED 2842160590737                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links41.credit_link.pwrStateResidencyTicks::UNDEFINED 2842160590737                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links41.network_link.pwrStateResidencyTicks::UNDEFINED 2842160590737                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links42.credit_link.pwrStateResidencyTicks::UNDEFINED 2842160590737                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links42.network_link.pwrStateResidencyTicks::UNDEFINED 2842160590737                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links43.credit_link.pwrStateResidencyTicks::UNDEFINED 2842160590737                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links43.network_link.pwrStateResidencyTicks::UNDEFINED 2842160590737                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links44.credit_link.pwrStateResidencyTicks::UNDEFINED 2842160590737                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links44.network_link.pwrStateResidencyTicks::UNDEFINED 2842160590737                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links45.credit_link.pwrStateResidencyTicks::UNDEFINED 2842160590737                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links45.network_link.pwrStateResidencyTicks::UNDEFINED 2842160590737                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links46.credit_link.pwrStateResidencyTicks::UNDEFINED 2842160590737                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links46.network_link.pwrStateResidencyTicks::UNDEFINED 2842160590737                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links47.credit_link.pwrStateResidencyTicks::UNDEFINED 2842160590737                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links47.network_link.pwrStateResidencyTicks::UNDEFINED 2842160590737                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs00.pwrStateResidencyTicks::UNDEFINED 2842160590737                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs01.pwrStateResidencyTicks::UNDEFINED 2842160590737                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs02.pwrStateResidencyTicks::UNDEFINED 2842160590737                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs03.pwrStateResidencyTicks::UNDEFINED 2842160590737                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs04.pwrStateResidencyTicks::UNDEFINED 2842160590737                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs05.pwrStateResidencyTicks::UNDEFINED 2842160590737                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs06.pwrStateResidencyTicks::UNDEFINED 2842160590737                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs07.pwrStateResidencyTicks::UNDEFINED 2842160590737                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs08.pwrStateResidencyTicks::UNDEFINED 2842160590737                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs09.pwrStateResidencyTicks::UNDEFINED 2842160590737                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs10.pwrStateResidencyTicks::UNDEFINED 2842160590737                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs11.pwrStateResidencyTicks::UNDEFINED 2842160590737                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs12.pwrStateResidencyTicks::UNDEFINED 2842160590737                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs13.pwrStateResidencyTicks::UNDEFINED 2842160590737                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs14.pwrStateResidencyTicks::UNDEFINED 2842160590737                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs15.pwrStateResidencyTicks::UNDEFINED 2842160590737                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs16.pwrStateResidencyTicks::UNDEFINED 2842160590737                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs17.pwrStateResidencyTicks::UNDEFINED 2842160590737                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs18.pwrStateResidencyTicks::UNDEFINED 2842160590737                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs19.pwrStateResidencyTicks::UNDEFINED 2842160590737                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs20.pwrStateResidencyTicks::UNDEFINED 2842160590737                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs21.pwrStateResidencyTicks::UNDEFINED 2842160590737                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs22.pwrStateResidencyTicks::UNDEFINED 2842160590737                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs23.pwrStateResidencyTicks::UNDEFINED 2842160590737                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs24.pwrStateResidencyTicks::UNDEFINED 2842160590737                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs25.pwrStateResidencyTicks::UNDEFINED 2842160590737                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs26.pwrStateResidencyTicks::UNDEFINED 2842160590737                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs27.pwrStateResidencyTicks::UNDEFINED 2842160590737                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs28.pwrStateResidencyTicks::UNDEFINED 2842160590737                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs29.pwrStateResidencyTicks::UNDEFINED 2842160590737                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs30.pwrStateResidencyTicks::UNDEFINED 2842160590737                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs31.pwrStateResidencyTicks::UNDEFINED 2842160590737                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs32.pwrStateResidencyTicks::UNDEFINED 2842160590737                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs33.pwrStateResidencyTicks::UNDEFINED 2842160590737                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs34.pwrStateResidencyTicks::UNDEFINED 2842160590737                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs35.pwrStateResidencyTicks::UNDEFINED 2842160590737                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs36.pwrStateResidencyTicks::UNDEFINED 2842160590737                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs37.pwrStateResidencyTicks::UNDEFINED 2842160590737                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs38.pwrStateResidencyTicks::UNDEFINED 2842160590737                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs39.pwrStateResidencyTicks::UNDEFINED 2842160590737                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs40.pwrStateResidencyTicks::UNDEFINED 2842160590737                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs41.pwrStateResidencyTicks::UNDEFINED 2842160590737                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs42.pwrStateResidencyTicks::UNDEFINED 2842160590737                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs43.pwrStateResidencyTicks::UNDEFINED 2842160590737                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs44.pwrStateResidencyTicks::UNDEFINED 2842160590737                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs45.pwrStateResidencyTicks::UNDEFINED 2842160590737                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs46.pwrStateResidencyTicks::UNDEFINED 2842160590737                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs47.pwrStateResidencyTicks::UNDEFINED 2842160590737                       # Cumulative time (in ticks) in various power states
system.ruby.network.packet_network_latency |  1962158875                       |   174854783                       |  1805930464                      
system.ruby.network.packet_queueing_latency |   184599682                       |    13728788                       |   960131611                      
system.ruby.network.packets_injected     |   133662849     41.91%     41.91% |    13728788      4.30%     46.21% |   171536643     53.79%    100.00%
system.ruby.network.packets_injected::total    318928280                      
system.ruby.network.packets_received     |   133662849     41.91%     41.91% |    13728788      4.30%     46.21% |   171536643     53.79%    100.00%
system.ruby.network.packets_received::total    318928280                      
system.ruby.network.pwrStateResidencyTicks::UNDEFINED 2842160590737                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers00.buffer_reads   1258679147                      
system.ruby.network.routers00.buffer_writes   1258679147                      
system.ruby.network.routers00.crossbar_activity    629342180                      
system.ruby.network.routers00.pwrStateResidencyTicks::UNDEFINED 2842160590737                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers00.sw_input_arbiter_activity    634448765                      
system.ruby.network.routers00.sw_output_arbiter_activity    629342180                      
system.ruby.network.routers01.buffer_reads    646375076                      
system.ruby.network.routers01.buffer_writes    646375076                      
system.ruby.network.routers01.crossbar_activity    323188981                      
system.ruby.network.routers01.pwrStateResidencyTicks::UNDEFINED 2842160590737                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers01.sw_input_arbiter_activity    323618183                      
system.ruby.network.routers01.sw_output_arbiter_activity    323188981                      
system.ruby.network.routers02.buffer_reads    443958314                      
system.ruby.network.routers02.buffer_writes    443958314                      
system.ruby.network.routers02.crossbar_activity    221980229                      
system.ruby.network.routers02.pwrStateResidencyTicks::UNDEFINED 2842160590737                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers02.sw_input_arbiter_activity    222294655                      
system.ruby.network.routers02.sw_output_arbiter_activity    221980229                      
system.ruby.network.routers03.buffer_reads    229887362                      
system.ruby.network.routers03.buffer_writes    229887362                      
system.ruby.network.routers03.crossbar_activity    114944265                      
system.ruby.network.routers03.pwrStateResidencyTicks::UNDEFINED 2842160590737                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers03.sw_input_arbiter_activity    115000880                      
system.ruby.network.routers03.sw_output_arbiter_activity    114944265                      
system.ruby.network.routers04.buffer_reads    584512946                      
system.ruby.network.routers04.buffer_writes    584512946                      
system.ruby.network.routers04.crossbar_activity    292257663                      
system.ruby.network.routers04.pwrStateResidencyTicks::UNDEFINED 2842160590737                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers04.sw_input_arbiter_activity    295291996                      
system.ruby.network.routers04.sw_output_arbiter_activity    292257663                      
system.ruby.network.routers05.buffer_reads    280260621                      
system.ruby.network.routers05.buffer_writes    280260621                      
system.ruby.network.routers05.crossbar_activity    140130992                      
system.ruby.network.routers05.pwrStateResidencyTicks::UNDEFINED 2842160590737                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers05.sw_input_arbiter_activity    140546099                      
system.ruby.network.routers05.sw_output_arbiter_activity    140130992                      
system.ruby.network.routers06.buffer_reads    245199234                      
system.ruby.network.routers06.buffer_writes    245199234                      
system.ruby.network.routers06.crossbar_activity    122600256                      
system.ruby.network.routers06.pwrStateResidencyTicks::UNDEFINED 2842160590737                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers06.sw_input_arbiter_activity    122944401                      
system.ruby.network.routers06.sw_output_arbiter_activity    122600256                      
system.ruby.network.routers07.buffer_reads    199015814                      
system.ruby.network.routers07.buffer_writes    199015814                      
system.ruby.network.routers07.crossbar_activity     99508411                      
system.ruby.network.routers07.pwrStateResidencyTicks::UNDEFINED 2842160590737                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers07.sw_input_arbiter_activity     99618654                      
system.ruby.network.routers07.sw_output_arbiter_activity     99508411                      
system.ruby.network.routers08.buffer_reads    402259926                      
system.ruby.network.routers08.buffer_writes    402259926                      
system.ruby.network.routers08.crossbar_activity    201130870                      
system.ruby.network.routers08.pwrStateResidencyTicks::UNDEFINED 2842160590737                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers08.sw_input_arbiter_activity    202799810                      
system.ruby.network.routers08.sw_output_arbiter_activity    201130870                      
system.ruby.network.routers09.buffer_reads    238446324                      
system.ruby.network.routers09.buffer_writes    238446324                      
system.ruby.network.routers09.crossbar_activity    119223776                      
system.ruby.network.routers09.pwrStateResidencyTicks::UNDEFINED 2842160590737                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers09.sw_input_arbiter_activity    119639054                      
system.ruby.network.routers09.sw_output_arbiter_activity    119223776                      
system.ruby.network.routers10.buffer_reads    203644662                      
system.ruby.network.routers10.buffer_writes    203644662                      
system.ruby.network.routers10.crossbar_activity    101822920                      
system.ruby.network.routers10.pwrStateResidencyTicks::UNDEFINED 2842160590737                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers10.sw_input_arbiter_activity    102159465                      
system.ruby.network.routers10.sw_output_arbiter_activity    101822920                      
system.ruby.network.routers11.buffer_reads    157495229                      
system.ruby.network.routers11.buffer_writes    157495229                      
system.ruby.network.routers11.crossbar_activity     78748106                      
system.ruby.network.routers11.pwrStateResidencyTicks::UNDEFINED 2842160590737                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers11.sw_input_arbiter_activity     78850172                      
system.ruby.network.routers11.sw_output_arbiter_activity     78748106                      
system.ruby.network.routers12.buffer_reads    209247593                      
system.ruby.network.routers12.buffer_writes    209247593                      
system.ruby.network.routers12.crossbar_activity    104624247                      
system.ruby.network.routers12.pwrStateResidencyTicks::UNDEFINED 2842160590737                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers12.sw_input_arbiter_activity    105039974                      
system.ruby.network.routers12.sw_output_arbiter_activity    104624247                      
system.ruby.network.routers13.buffer_reads    185578482                      
system.ruby.network.routers13.buffer_writes    185578482                      
system.ruby.network.routers13.crossbar_activity     92789679                      
system.ruby.network.routers13.pwrStateResidencyTicks::UNDEFINED 2842160590737                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers13.sw_input_arbiter_activity     93162487                      
system.ruby.network.routers13.sw_output_arbiter_activity     92789679                      
system.ruby.network.routers14.buffer_reads    150689012                      
system.ruby.network.routers14.buffer_writes    150689012                      
system.ruby.network.routers14.crossbar_activity     75344869                      
system.ruby.network.routers14.pwrStateResidencyTicks::UNDEFINED 2842160590737                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers14.sw_input_arbiter_activity     75642140                      
system.ruby.network.routers14.sw_output_arbiter_activity     75344869                      
system.ruby.network.routers15.buffer_reads    104267672                      
system.ruby.network.routers15.buffer_writes    104267672                      
system.ruby.network.routers15.crossbar_activity     52134136                      
system.ruby.network.routers15.pwrStateResidencyTicks::UNDEFINED 2842160590737                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers15.sw_input_arbiter_activity     52187200                      
system.ruby.network.routers15.sw_output_arbiter_activity     52134136                      
system.ruby.outstanding_req_hist_seqr::bucket_size            2                      
system.ruby.outstanding_req_hist_seqr::max_bucket           19                      
system.ruby.outstanding_req_hist_seqr::samples   1103915282                      
system.ruby.outstanding_req_hist_seqr::mean     1.666994                      
system.ruby.outstanding_req_hist_seqr::gmean     1.520806                      
system.ruby.outstanding_req_hist_seqr::stdev     0.739058                      
system.ruby.outstanding_req_hist_seqr    |   524273091     47.49%     47.49% |   561343015     50.85%     98.34% |    18113729      1.64%     99.98% |      169425      0.02%    100.00% |       13746      0.00%    100.00% |        2070      0.00%    100.00% |         202      0.00%    100.00% |           4      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.outstanding_req_hist_seqr::total   1103915282                      
system.ruby.pwrStateResidencyTicks::UNDEFINED 2842160590737                       # Cumulative time (in ticks) in various power states
system.sys_port_proxy.pwrStateResidencyTicks::UNDEFINED 2842160590737                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts

---------- End Simulation Statistics   ----------
