
 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.38+113 (git sha1 91fbd5898, clang++ 14.0.0-1ubuntu1.1 -fPIC -Os)

-- Executing script file `design_smt2.ys' --

1. Executing RTLIL frontend.
Input filename: design_prep.il

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Analyzing design hierarchy..
Top module:  \ecc_formal
Used module:     $paramod$c89b3e30977ed44f4fe3b88d31a222a3facdcbea\ecc_enc
Used module:     $paramod$96c49b895f8802e47242cbbcb7ca0896ace38163\ecc_dec

2.2. Analyzing design hierarchy..
Top module:  \ecc_formal
Used module:     $paramod$c89b3e30977ed44f4fe3b88d31a222a3facdcbea\ecc_enc
Used module:     $paramod$96c49b895f8802e47242cbbcb7ca0896ace38163\ecc_dec
Removed 0 unused modules.
Module ecc_formal directly or indirectly contains formal properties -> setting "keep" attribute.

3. Executing FORMALFF pass.

4. Executing DFFUNMAP pass (unmap clock enable and synchronous reset from FFs).

5. Printing statistics.

=== ecc_formal ===

   Number of wires:                112
   Number of wire bits:            700
   Number of public wires:          66
   Number of public wire bits:     505
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                131
     $add                            1
     $and                            2
     $anyinit                       55
     $anyseq                         4
     $assert                         8
     $assume                        14
     $eq                             5
     $ff                             1
     $le                             2
     $logic_not                      5
     $logic_or                       1
     $mux                            8
     $ne                            11
     $neg                            2
     $not                            2
     $or                             2
     $paramod$96c49b895f8802e47242cbbcb7ca0896ace38163\ecc_dec      1
     $paramod$c89b3e30977ed44f4fe3b88d31a222a3facdcbea\ecc_enc      1
     $shift                          4
     $shiftx                         2

=== $paramod$c89b3e30977ed44f4fe3b88d31a222a3facdcbea\ecc_enc ===

   Number of wires:                 16
   Number of wire bits:             60
   Number of public wires:           6
   Number of public wire bits:      50
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 15
     $reduce_xor                     1
     $xor                           14

=== $paramod$96c49b895f8802e47242cbbcb7ca0896ace38163\ecc_dec ===

   Number of wires:                 52
   Number of wire bits:            250
   Number of public wires:          22
   Number of public wire bits:     106
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 40
     $and                            7
     $logic_not                      3
     $logic_or                       1
     $neg                            1
     $not                            3
     $or                             1
     $reduce_or                      1
     $reduce_xor                     1
     $shift                          2
     $shiftx                         1
     $sub                            1
     $xor                           18

=== design hierarchy ===

   ecc_formal                        1
     $paramod$96c49b895f8802e47242cbbcb7ca0896ace38163\ecc_dec      1
     $paramod$c89b3e30977ed44f4fe3b88d31a222a3facdcbea\ecc_enc      1

   Number of wires:                180
   Number of wire bits:           1010
   Number of public wires:          94
   Number of public wire bits:     661
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                184
     $add                            1
     $and                            9
     $anyinit                       55
     $anyseq                         4
     $assert                         8
     $assume                        14
     $eq                             5
     $ff                             1
     $le                             2
     $logic_not                      8
     $logic_or                       2
     $mux                            8
     $ne                            11
     $neg                            3
     $not                            5
     $or                             3
     $reduce_or                      1
     $reduce_xor                     2
     $shift                          6
     $shiftx                         3
     $sub                            1
     $xor                           32

6. Executing SMT2 backend.

6.1. Executing BMUXMAP pass.

6.2. Executing DEMUXMAP pass.
Creating SMT-LIBv2 representation of module $paramod$96c49b895f8802e47242cbbcb7ca0896ace38163\ecc_dec.
Creating SMT-LIBv2 representation of module $paramod$c89b3e30977ed44f4fe3b88d31a222a3facdcbea\ecc_enc.
Creating SMT-LIBv2 representation of module ecc_formal.

End of script. Logfile hash: c2963778aa, CPU: user 0.02s system 0.00s, MEM: 10.73 MB peak
Yosys 0.38+113 (git sha1 91fbd5898, clang++ 14.0.0-1ubuntu1.1 -fPIC -Os)
Time spent: 48% 2x write_smt2 (0 sec), 43% 2x read_ilang (0 sec), ...
