(window.webpackJsonp=window.webpackJsonp||[]).push([[52],{333:function(t,i,l){"use strict";l.r(i);var s=l(14),v=Object(s.a)({},(function(){var t=this,i=t._self._c;return i("ContentSlotsDistributor",{attrs:{"slot-key":t.$parent.slotKey}},[i("h2",{attrs:{id:"语言高亮"}},[i("a",{staticClass:"header-anchor",attrs:{href:"#语言高亮"}},[t._v("#")]),t._v(" 语言高亮")]),t._v(" "),i("br"),t._v(" "),i("div",{attrs:{align:"center"}},[i("img",{staticStyle:{width:"90%"},attrs:{src:"https://picx.zhimg.com/80/v2-0b3740ecd3e9fd2d77e73595c20a7c5a_1440w.png"}})]),t._v(" "),i("br"),t._v(" "),i("p",[t._v("现支持以下语言的高亮")]),t._v(" "),i("ol",[i("li",[t._v("HDL\n"),i("ul",[i("li",[t._v("verilog")]),t._v(" "),i("li",[t._v("systemverilog")]),t._v(" "),i("li",[t._v("VHDL")])])]),t._v(" "),i("li",[t._v("TCL\n"),i("ul",[i("li",[t._v("xdc")]),t._v(" "),i("li",[t._v("sdc")]),t._v(" "),i("li",[t._v("fdc (包括xdc、sdc、fdc约束文件)")])])])])])}),[],!1,null,null,null);i.default=v.exports}}]);