

Implementation tool: Xilinx Vivado v.2014.2
Device target:       xc7z020clg484-1
Report date:         Thu Dec 08 22:31:22 CST 2016

#=== Resource usage ===
SLICE:          374
LUT:            742
FF:             806
DSP:              4
BRAM:             0
SRL:              0
#=== Final timing ===
CP required:    10.000
CP achieved:    8.306
Timing met
