{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1642798564808 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition " "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1642798564818 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Jan 21 15:56:04 2022 " "Processing started: Fri Jan 21 15:56:04 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1642798564818 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642798564818 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off cpu -c cpu " "Command: quartus_map --read_settings_files=on --write_settings_files=off cpu -c cpu" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642798564818 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1642798565667 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1642798565667 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/unicauca/vi semestre/digitales 2/quartus_proyects/primer parcial/control unit/control_unit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /unicauca/vi semestre/digitales 2/quartus_proyects/primer parcial/control unit/control_unit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 control_unit-control_unit_arch " "Found design unit 1: control_unit-control_unit_arch" {  } { { "../Control Unit/control_unit.vhd" "" { Text "E:/UNICAUCA/VI Semestre/Digitales 2/Quartus_Proyects/Primer Parcial/Control Unit/control_unit.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1642798586424 ""} { "Info" "ISGN_ENTITY_NAME" "1 control_unit " "Found entity 1: control_unit" {  } { { "../Control Unit/control_unit.vhd" "" { Text "E:/UNICAUCA/VI Semestre/Digitales 2/Quartus_Proyects/Primer Parcial/Control Unit/control_unit.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1642798586424 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642798586424 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/unicauca/vi semestre/digitales 2/quartus_proyects/primer parcial/data path/data_path.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /unicauca/vi semestre/digitales 2/quartus_proyects/primer parcial/data path/data_path.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 data_path-data_path_arch " "Found design unit 1: data_path-data_path_arch" {  } { { "../data path/data_path.vhd" "" { Text "E:/UNICAUCA/VI Semestre/Digitales 2/Quartus_Proyects/Primer Parcial/data path/data_path.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1642798586486 ""} { "Info" "ISGN_ENTITY_NAME" "1 data_path " "Found entity 1: data_path" {  } { { "../data path/data_path.vhd" "" { Text "E:/UNICAUCA/VI Semestre/Digitales 2/Quartus_Proyects/Primer Parcial/data path/data_path.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1642798586486 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642798586486 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu.vhd 2 1 " "Found 2 design units, including 1 entities, in source file cpu.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 cpu-cpu_arch " "Found design unit 1: cpu-cpu_arch" {  } { { "cpu.vhd" "" { Text "E:/UNICAUCA/VI Semestre/Digitales 2/Quartus_Proyects/Primer Parcial/CPU/cpu.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1642798586550 ""} { "Info" "ISGN_ENTITY_NAME" "1 cpu " "Found entity 1: cpu" {  } { { "cpu.vhd" "" { Text "E:/UNICAUCA/VI Semestre/Digitales 2/Quartus_Proyects/Primer Parcial/CPU/cpu.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1642798586550 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642798586550 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "cpu " "Elaborating entity \"cpu\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1642798586664 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "control_unit control_unit:control " "Elaborating entity \"control_unit\" for hierarchy \"control_unit:control\"" {  } { { "cpu.vhd" "control" { Text "E:/UNICAUCA/VI Semestre/Digitales 2/Quartus_Proyects/Primer Parcial/CPU/cpu.vhd" 53 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1642798586847 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "IR control_unit.vhd(183) " "VHDL Process Statement warning at control_unit.vhd(183): signal \"IR\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../Control Unit/control_unit.vhd" "" { Text "E:/UNICAUCA/VI Semestre/Digitales 2/Quartus_Proyects/Primer Parcial/Control Unit/control_unit.vhd" 183 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1642798586853 "|cpu|control_unit:control"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "IR control_unit.vhd(196) " "VHDL Process Statement warning at control_unit.vhd(196): signal \"IR\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../Control Unit/control_unit.vhd" "" { Text "E:/UNICAUCA/VI Semestre/Digitales 2/Quartus_Proyects/Primer Parcial/Control Unit/control_unit.vhd" 196 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1642798586854 "|cpu|control_unit:control"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "IR control_unit.vhd(209) " "VHDL Process Statement warning at control_unit.vhd(209): signal \"IR\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../Control Unit/control_unit.vhd" "" { Text "E:/UNICAUCA/VI Semestre/Digitales 2/Quartus_Proyects/Primer Parcial/Control Unit/control_unit.vhd" 209 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1642798586854 "|cpu|control_unit:control"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "IR control_unit.vhd(222) " "VHDL Process Statement warning at control_unit.vhd(222): signal \"IR\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../Control Unit/control_unit.vhd" "" { Text "E:/UNICAUCA/VI Semestre/Digitales 2/Quartus_Proyects/Primer Parcial/Control Unit/control_unit.vhd" 222 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1642798586854 "|cpu|control_unit:control"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "IR control_unit.vhd(235) " "VHDL Process Statement warning at control_unit.vhd(235): signal \"IR\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../Control Unit/control_unit.vhd" "" { Text "E:/UNICAUCA/VI Semestre/Digitales 2/Quartus_Proyects/Primer Parcial/Control Unit/control_unit.vhd" 235 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1642798586860 "|cpu|control_unit:control"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "IR control_unit.vhd(248) " "VHDL Process Statement warning at control_unit.vhd(248): signal \"IR\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../Control Unit/control_unit.vhd" "" { Text "E:/UNICAUCA/VI Semestre/Digitales 2/Quartus_Proyects/Primer Parcial/Control Unit/control_unit.vhd" 248 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1642798586860 "|cpu|control_unit:control"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "CCR_Result control_unit.vhd(248) " "VHDL Process Statement warning at control_unit.vhd(248): signal \"CCR_Result\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../Control Unit/control_unit.vhd" "" { Text "E:/UNICAUCA/VI Semestre/Digitales 2/Quartus_Proyects/Primer Parcial/Control Unit/control_unit.vhd" 248 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1642798586860 "|cpu|control_unit:control"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "IR control_unit.vhd(261) " "VHDL Process Statement warning at control_unit.vhd(261): signal \"IR\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../Control Unit/control_unit.vhd" "" { Text "E:/UNICAUCA/VI Semestre/Digitales 2/Quartus_Proyects/Primer Parcial/Control Unit/control_unit.vhd" 261 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1642798586860 "|cpu|control_unit:control"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "CCR_Result control_unit.vhd(261) " "VHDL Process Statement warning at control_unit.vhd(261): signal \"CCR_Result\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../Control Unit/control_unit.vhd" "" { Text "E:/UNICAUCA/VI Semestre/Digitales 2/Quartus_Proyects/Primer Parcial/Control Unit/control_unit.vhd" 261 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1642798586860 "|cpu|control_unit:control"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "IR_Load control_unit.vhd(140) " "VHDL Process Statement warning at control_unit.vhd(140): inferring latch(es) for signal or variable \"IR_Load\", which holds its previous value in one or more paths through the process" {  } { { "../Control Unit/control_unit.vhd" "" { Text "E:/UNICAUCA/VI Semestre/Digitales 2/Quartus_Proyects/Primer Parcial/Control Unit/control_unit.vhd" 140 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1642798586862 "|cpu|control_unit:control"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "MAR_Load control_unit.vhd(140) " "VHDL Process Statement warning at control_unit.vhd(140): inferring latch(es) for signal or variable \"MAR_Load\", which holds its previous value in one or more paths through the process" {  } { { "../Control Unit/control_unit.vhd" "" { Text "E:/UNICAUCA/VI Semestre/Digitales 2/Quartus_Proyects/Primer Parcial/Control Unit/control_unit.vhd" 140 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1642798586864 "|cpu|control_unit:control"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "PC_Load control_unit.vhd(140) " "VHDL Process Statement warning at control_unit.vhd(140): inferring latch(es) for signal or variable \"PC_Load\", which holds its previous value in one or more paths through the process" {  } { { "../Control Unit/control_unit.vhd" "" { Text "E:/UNICAUCA/VI Semestre/Digitales 2/Quartus_Proyects/Primer Parcial/Control Unit/control_unit.vhd" 140 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1642798586865 "|cpu|control_unit:control"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "PC_Inc control_unit.vhd(140) " "VHDL Process Statement warning at control_unit.vhd(140): inferring latch(es) for signal or variable \"PC_Inc\", which holds its previous value in one or more paths through the process" {  } { { "../Control Unit/control_unit.vhd" "" { Text "E:/UNICAUCA/VI Semestre/Digitales 2/Quartus_Proyects/Primer Parcial/Control Unit/control_unit.vhd" 140 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1642798586865 "|cpu|control_unit:control"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "A_Load control_unit.vhd(140) " "VHDL Process Statement warning at control_unit.vhd(140): inferring latch(es) for signal or variable \"A_Load\", which holds its previous value in one or more paths through the process" {  } { { "../Control Unit/control_unit.vhd" "" { Text "E:/UNICAUCA/VI Semestre/Digitales 2/Quartus_Proyects/Primer Parcial/Control Unit/control_unit.vhd" 140 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1642798586865 "|cpu|control_unit:control"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "B_Load control_unit.vhd(140) " "VHDL Process Statement warning at control_unit.vhd(140): inferring latch(es) for signal or variable \"B_Load\", which holds its previous value in one or more paths through the process" {  } { { "../Control Unit/control_unit.vhd" "" { Text "E:/UNICAUCA/VI Semestre/Digitales 2/Quartus_Proyects/Primer Parcial/Control Unit/control_unit.vhd" 140 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1642798586866 "|cpu|control_unit:control"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "ALU_Sel control_unit.vhd(140) " "VHDL Process Statement warning at control_unit.vhd(140): inferring latch(es) for signal or variable \"ALU_Sel\", which holds its previous value in one or more paths through the process" {  } { { "../Control Unit/control_unit.vhd" "" { Text "E:/UNICAUCA/VI Semestre/Digitales 2/Quartus_Proyects/Primer Parcial/Control Unit/control_unit.vhd" 140 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1642798586867 "|cpu|control_unit:control"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "CCR_Load control_unit.vhd(140) " "VHDL Process Statement warning at control_unit.vhd(140): inferring latch(es) for signal or variable \"CCR_Load\", which holds its previous value in one or more paths through the process" {  } { { "../Control Unit/control_unit.vhd" "" { Text "E:/UNICAUCA/VI Semestre/Digitales 2/Quartus_Proyects/Primer Parcial/Control Unit/control_unit.vhd" 140 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1642798586876 "|cpu|control_unit:control"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "Bus1_Sel control_unit.vhd(140) " "VHDL Process Statement warning at control_unit.vhd(140): inferring latch(es) for signal or variable \"Bus1_Sel\", which holds its previous value in one or more paths through the process" {  } { { "../Control Unit/control_unit.vhd" "" { Text "E:/UNICAUCA/VI Semestre/Digitales 2/Quartus_Proyects/Primer Parcial/Control Unit/control_unit.vhd" 140 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1642798586876 "|cpu|control_unit:control"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "Bus2_Sel control_unit.vhd(140) " "VHDL Process Statement warning at control_unit.vhd(140): inferring latch(es) for signal or variable \"Bus2_Sel\", which holds its previous value in one or more paths through the process" {  } { { "../Control Unit/control_unit.vhd" "" { Text "E:/UNICAUCA/VI Semestre/Digitales 2/Quartus_Proyects/Primer Parcial/Control Unit/control_unit.vhd" 140 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1642798586877 "|cpu|control_unit:control"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "writen control_unit.vhd(140) " "VHDL Process Statement warning at control_unit.vhd(140): inferring latch(es) for signal or variable \"writen\", which holds its previous value in one or more paths through the process" {  } { { "../Control Unit/control_unit.vhd" "" { Text "E:/UNICAUCA/VI Semestre/Digitales 2/Quartus_Proyects/Primer Parcial/Control Unit/control_unit.vhd" 140 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1642798586877 "|cpu|control_unit:control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "writen control_unit.vhd(140) " "Inferred latch for \"writen\" at control_unit.vhd(140)" {  } { { "../Control Unit/control_unit.vhd" "" { Text "E:/UNICAUCA/VI Semestre/Digitales 2/Quartus_Proyects/Primer Parcial/Control Unit/control_unit.vhd" 140 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1642798586879 "|cpu|control_unit:control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Bus2_Sel\[0\] control_unit.vhd(140) " "Inferred latch for \"Bus2_Sel\[0\]\" at control_unit.vhd(140)" {  } { { "../Control Unit/control_unit.vhd" "" { Text "E:/UNICAUCA/VI Semestre/Digitales 2/Quartus_Proyects/Primer Parcial/Control Unit/control_unit.vhd" 140 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1642798586880 "|cpu|control_unit:control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Bus2_Sel\[1\] control_unit.vhd(140) " "Inferred latch for \"Bus2_Sel\[1\]\" at control_unit.vhd(140)" {  } { { "../Control Unit/control_unit.vhd" "" { Text "E:/UNICAUCA/VI Semestre/Digitales 2/Quartus_Proyects/Primer Parcial/Control Unit/control_unit.vhd" 140 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1642798586880 "|cpu|control_unit:control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Bus1_Sel\[0\] control_unit.vhd(140) " "Inferred latch for \"Bus1_Sel\[0\]\" at control_unit.vhd(140)" {  } { { "../Control Unit/control_unit.vhd" "" { Text "E:/UNICAUCA/VI Semestre/Digitales 2/Quartus_Proyects/Primer Parcial/Control Unit/control_unit.vhd" 140 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1642798586888 "|cpu|control_unit:control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Bus1_Sel\[1\] control_unit.vhd(140) " "Inferred latch for \"Bus1_Sel\[1\]\" at control_unit.vhd(140)" {  } { { "../Control Unit/control_unit.vhd" "" { Text "E:/UNICAUCA/VI Semestre/Digitales 2/Quartus_Proyects/Primer Parcial/Control Unit/control_unit.vhd" 140 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1642798586888 "|cpu|control_unit:control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CCR_Load control_unit.vhd(140) " "Inferred latch for \"CCR_Load\" at control_unit.vhd(140)" {  } { { "../Control Unit/control_unit.vhd" "" { Text "E:/UNICAUCA/VI Semestre/Digitales 2/Quartus_Proyects/Primer Parcial/Control Unit/control_unit.vhd" 140 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1642798586889 "|cpu|control_unit:control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU_Sel\[0\] control_unit.vhd(140) " "Inferred latch for \"ALU_Sel\[0\]\" at control_unit.vhd(140)" {  } { { "../Control Unit/control_unit.vhd" "" { Text "E:/UNICAUCA/VI Semestre/Digitales 2/Quartus_Proyects/Primer Parcial/Control Unit/control_unit.vhd" 140 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1642798586889 "|cpu|control_unit:control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU_Sel\[1\] control_unit.vhd(140) " "Inferred latch for \"ALU_Sel\[1\]\" at control_unit.vhd(140)" {  } { { "../Control Unit/control_unit.vhd" "" { Text "E:/UNICAUCA/VI Semestre/Digitales 2/Quartus_Proyects/Primer Parcial/Control Unit/control_unit.vhd" 140 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1642798586889 "|cpu|control_unit:control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU_Sel\[2\] control_unit.vhd(140) " "Inferred latch for \"ALU_Sel\[2\]\" at control_unit.vhd(140)" {  } { { "../Control Unit/control_unit.vhd" "" { Text "E:/UNICAUCA/VI Semestre/Digitales 2/Quartus_Proyects/Primer Parcial/Control Unit/control_unit.vhd" 140 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1642798586890 "|cpu|control_unit:control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "B_Load control_unit.vhd(140) " "Inferred latch for \"B_Load\" at control_unit.vhd(140)" {  } { { "../Control Unit/control_unit.vhd" "" { Text "E:/UNICAUCA/VI Semestre/Digitales 2/Quartus_Proyects/Primer Parcial/Control Unit/control_unit.vhd" 140 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1642798586890 "|cpu|control_unit:control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "A_Load control_unit.vhd(140) " "Inferred latch for \"A_Load\" at control_unit.vhd(140)" {  } { { "../Control Unit/control_unit.vhd" "" { Text "E:/UNICAUCA/VI Semestre/Digitales 2/Quartus_Proyects/Primer Parcial/Control Unit/control_unit.vhd" 140 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1642798586890 "|cpu|control_unit:control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PC_Inc control_unit.vhd(140) " "Inferred latch for \"PC_Inc\" at control_unit.vhd(140)" {  } { { "../Control Unit/control_unit.vhd" "" { Text "E:/UNICAUCA/VI Semestre/Digitales 2/Quartus_Proyects/Primer Parcial/Control Unit/control_unit.vhd" 140 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1642798586890 "|cpu|control_unit:control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PC_Load control_unit.vhd(140) " "Inferred latch for \"PC_Load\" at control_unit.vhd(140)" {  } { { "../Control Unit/control_unit.vhd" "" { Text "E:/UNICAUCA/VI Semestre/Digitales 2/Quartus_Proyects/Primer Parcial/Control Unit/control_unit.vhd" 140 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1642798586891 "|cpu|control_unit:control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MAR_Load control_unit.vhd(140) " "Inferred latch for \"MAR_Load\" at control_unit.vhd(140)" {  } { { "../Control Unit/control_unit.vhd" "" { Text "E:/UNICAUCA/VI Semestre/Digitales 2/Quartus_Proyects/Primer Parcial/Control Unit/control_unit.vhd" 140 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1642798586896 "|cpu|control_unit:control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "IR_Load control_unit.vhd(140) " "Inferred latch for \"IR_Load\" at control_unit.vhd(140)" {  } { { "../Control Unit/control_unit.vhd" "" { Text "E:/UNICAUCA/VI Semestre/Digitales 2/Quartus_Proyects/Primer Parcial/Control Unit/control_unit.vhd" 140 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1642798586897 "|cpu|control_unit:control"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "data_path data_path:data " "Elaborating entity \"data_path\" for hierarchy \"data_path:data\"" {  } { { "cpu.vhd" "data" { Text "E:/UNICAUCA/VI Semestre/Digitales 2/Quartus_Proyects/Primer Parcial/CPU/cpu.vhd" 57 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1642798587043 ""}
{ "Error" "ESGN_ENTITY_IS_MISSING" "A0 alu " "Node instance \"A0\" instantiates undefined entity \"alu\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." {  } { { "../data path/data_path.vhd" "A0" { Text "E:/UNICAUCA/VI Semestre/Digitales 2/Quartus_Proyects/Primer Parcial/data path/data_path.vhd" 36 0 0 } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." 0 0 "Analysis & Synthesis" 0 -1 1642798587295 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 1  21 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 1 error, 21 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4833 " "Peak virtual memory: 4833 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1642798588258 ""} { "Error" "EQEXE_END_BANNER_TIME" "Fri Jan 21 15:56:28 2022 " "Processing ended: Fri Jan 21 15:56:28 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1642798588258 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:24 " "Elapsed time: 00:00:24" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1642798588258 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:46 " "Total CPU time (on all processors): 00:00:46" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1642798588258 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1642798588258 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 3 s 21 s " "Quartus Prime Full Compilation was unsuccessful. 3 errors, 21 warnings" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1642798589272 ""}
