# Compile of Adder.v was successful.
# Compile of fetch_tb.v was successful.
# Compile of MInstuctions.v was successful.
# Compile of PC.v was successful.
# Compile of RegisterFile.v was successful.
# Compile of ALU.v was successful.
# Compile of DataMemory.v was successful.
# Compile of ProjectTB.v was successful.
# Compile of ControlUnit.v was successful.
# Compile of Mux01_5Bits.v was successful.
# Compile of Mux01_31Bits.v was successful.
# Compile of ShiftLeft2.v was successful.
# Compile of SignExtend.v was successful.
# Compile of Mux01_31_33.v was successful.
# Compile of AluControl.v was successful.
# 15 compiles, 0 failed with no errors.
vsim work.ProjectTB
# vsim work.ProjectTB 
# Start time: 00:05:02 on May 03,2023
# Loading work.ProjectTB
# Loading work.PC
# Loading work.Adder
# Loading work.SignExtend
# Loading work.ShiftLeft2
# Loading work.Mux01_31Bits
# Loading work.MInstructions
# Loading work.ControlUnit
# Loading work.Mux01_5Bits
# Loading work.RegisterFile
# Loading work.AluControl
# Loading work.ALU
# Loading work.DataMemory
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (5) for port 'wd'. The port definition is at: C:/Users/Armando/Documents/Octavo semestre/Proyecto final arquitectura pc/Proyecto/Proyecto verilog/RegisterFile.v(4).
#    Time: 0 ns  Iteration: 0  Instance: /ProjectTB/regFile File: C:/Users/Armando/Documents/Octavo semestre/Proyecto final arquitectura pc/Proyecto/Proyecto verilog/ProjectTB.v Line: 139
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (5) for port 'dataOut'. The port definition is at: C:/Users/Armando/Documents/Octavo semestre/Proyecto final arquitectura pc/Proyecto/Proyecto verilog/Mux01_31Bits.v(6).
#    Time: 0 ns  Iteration: 0  Instance: /ProjectTB/muxAlu File: C:/Users/Armando/Documents/Octavo semestre/Proyecto final arquitectura pc/Proyecto/Proyecto verilog/ProjectTB.v Line: 151
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (5) for port 'op2'. The port definition is at: C:/Users/Armando/Documents/Octavo semestre/Proyecto final arquitectura pc/Proyecto/Proyecto verilog/ALU.v(4).
#    Time: 0 ns  Iteration: 0  Instance: /ProjectTB/alu File: C:/Users/Armando/Documents/Octavo semestre/Proyecto final arquitectura pc/Proyecto/Proyecto verilog/ProjectTB.v Line: 168
# ** Warning: (vsim-3015) [PCDPC] - Port size (6) does not match connection size (32) for port 'd'. The port definition is at: C:/Users/Armando/Documents/Octavo semestre/Proyecto final arquitectura pc/Proyecto/Proyecto verilog/DataMemory.v(4).
#    Time: 0 ns  Iteration: 0  Instance: /ProjectTB/dataMem File: C:/Users/Armando/Documents/Octavo semestre/Proyecto final arquitectura pc/Proyecto/Proyecto verilog/ProjectTB.v Line: 178
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (5) for port 'dataOut'. The port definition is at: C:/Users/Armando/Documents/Octavo semestre/Proyecto final arquitectura pc/Proyecto/Proyecto verilog/Mux01_31Bits.v(6).
#    Time: 0 ns  Iteration: 0  Instance: /ProjectTB/muxReturnToRegister File: C:/Users/Armando/Documents/Octavo semestre/Proyecto final arquitectura pc/Proyecto/Proyecto verilog/ProjectTB.v Line: 188
add wave -position insertpoint sim:/ProjectTB/regFile/*
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: Armando  Hostname: ARMANDO04  ProcessID: 16024
#           Attempting to use alternate WLF file "./wlftrzs5s8".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlftrzs5s8
add wave -position insertpoint sim:/ProjectTB/muxRegFile/*
add wave -position insertpoint sim:/ProjectTB/alu/*
add wave -position insertpoint sim:/ProjectTB/muxAlu/*
run -next
run -next
run -next
run -next
run -next
run -next
run -next
quit -sim
# End time: 23:03:46 on May 03,2023, Elapsed time: 22:58:44
# Errors: 0, Warnings: 10
# Compile of Adder.v was successful.
# Compile of fetch_tb.v was successful.
# Compile of MInstuctions.v was successful.
# Compile of PC.v was successful.
# Compile of RegisterFile.v was successful.
# Compile of ALU.v was successful.
# Compile of DataMemory.v was successful.
# Compile of ProjectTB.v was successful.
# Compile of ControlUnit.v was successful.
# Compile of Mux01_5Bits.v was successful.
# Compile of Mux01_31Bits.v was successful.
# Compile of ShiftLeft2.v was successful.
# Compile of SignExtend.v was successful.
# Compile of Mux01_31_33.v was successful.
# Compile of AluControl.v was successful.
# 15 compiles, 0 failed with no errors.
vsim work.ProjectTB
# vsim work.ProjectTB 
# Start time: 23:03:56 on May 03,2023
# Loading work.ProjectTB
# Loading work.PC
# Loading work.Adder
# Loading work.SignExtend
# Loading work.ShiftLeft2
# Loading work.Mux01_31Bits
# Loading work.MInstructions
# Loading work.ControlUnit
# Loading work.Mux01_5Bits
# Loading work.RegisterFile
# Loading work.AluControl
# Loading work.ALU
# Loading work.DataMemory
# ** Warning: (vsim-3015) [PCDPC] - Port size (6) does not match connection size (32) for port 'd'. The port definition is at: C:/Users/Armando/Documents/Octavo semestre/Proyecto final arquitectura pc/Proyecto/Proyecto verilog/DataMemory.v(4).
#    Time: 0 ns  Iteration: 0  Instance: /ProjectTB/dataMem File: C:/Users/Armando/Documents/Octavo semestre/Proyecto final arquitectura pc/Proyecto/Proyecto verilog/ProjectTB.v Line: 178
add wave -position insertpoint sim:/ProjectTB/muxAlu/*
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: Armando  Hostname: ARMANDO04  ProcessID: 16024
#           Attempting to use alternate WLF file "./wlftn5h8kk".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlftn5h8kk
add wave -position insertpoint sim:/ProjectTB/alu/*
add wave -position insertpoint sim:/ProjectTB/regFile/*
add wave -position insertpoint sim:/ProjectTB/muxRegFile/*
run -next
run -next
run -next
run -next
run -next
quit -sim
# End time: 23:12:10 on May 03,2023, Elapsed time: 0:08:14
# Errors: 0, Warnings: 5
vsim work.ProjectTB
# vsim work.ProjectTB 
# Start time: 23:12:11 on May 03,2023
# Loading work.ProjectTB
# Loading work.PC
# Loading work.Adder
# Loading work.SignExtend
# Loading work.ShiftLeft2
# Loading work.Mux01_31Bits
# Loading work.MInstructions
# Loading work.ControlUnit
# Loading work.Mux01_5Bits
# Loading work.RegisterFile
# Loading work.AluControl
# Loading work.ALU
# Loading work.DataMemory
# ** Warning: (vsim-3015) [PCDPC] - Port size (6) does not match connection size (32) for port 'd'. The port definition is at: C:/Users/Armando/Documents/Octavo semestre/Proyecto final arquitectura pc/Proyecto/Proyecto verilog/DataMemory.v(4).
#    Time: 0 ns  Iteration: 0  Instance: /ProjectTB/dataMem File: C:/Users/Armando/Documents/Octavo semestre/Proyecto final arquitectura pc/Proyecto/Proyecto verilog/ProjectTB.v Line: 178
add wave -position insertpoint sim:/ProjectTB/regFile/*
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: Armando  Hostname: ARMANDO04  ProcessID: 16024
#           Attempting to use alternate WLF file "./wlftieby9i".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlftieby9i
add wave -position insertpoint sim:/ProjectTB/alu/*
add wave -position insertpoint sim:/ProjectTB/muxAlu/*
run -next
# Load canceled
run -next
# Load canceled
run -next
run -next
run -next
run -next
run -next
run -next
add wave -position insertpoint sim:/ProjectTB/aluControl/*
quit -sim
# End time: 23:17:36 on May 03,2023, Elapsed time: 0:05:25
# Errors: 0, Warnings: 4
vsim work.ProjectTB
# vsim work.ProjectTB 
# Start time: 23:17:38 on May 03,2023
# Loading work.ProjectTB
# Loading work.PC
# Loading work.Adder
# Loading work.SignExtend
# Loading work.ShiftLeft2
# Loading work.Mux01_31Bits
# Loading work.MInstructions
# Loading work.ControlUnit
# Loading work.Mux01_5Bits
# Loading work.RegisterFile
# Loading work.AluControl
# Loading work.ALU
# Loading work.DataMemory
# ** Warning: (vsim-3015) [PCDPC] - Port size (6) does not match connection size (32) for port 'd'. The port definition is at: C:/Users/Armando/Documents/Octavo semestre/Proyecto final arquitectura pc/Proyecto/Proyecto verilog/DataMemory.v(4).
#    Time: 0 ns  Iteration: 0  Instance: /ProjectTB/dataMem File: C:/Users/Armando/Documents/Octavo semestre/Proyecto final arquitectura pc/Proyecto/Proyecto verilog/ProjectTB.v Line: 178
add wave -position insertpoint sim:/ProjectTB/alu/*
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: Armando  Hostname: ARMANDO04  ProcessID: 16024
#           Attempting to use alternate WLF file "./wlftwsfwtt".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlftwsfwtt
add wave -position insertpoint sim:/ProjectTB/aluControl/*
add wave -position insertpoint sim:/ProjectTB/muxAlu/*
add wave -position insertpoint sim:/ProjectTB/regFile/*
add wave -position insertpoint sim:/ProjectTB/muxRegFile/*
run -continue
run -next
run -next
run -next
run -next
run -next
run -next
run -next
run -next
quit -sim
# End time: 23:21:47 on May 03,2023, Elapsed time: 0:04:09
# Errors: 0, Warnings: 4
vsim work.ProjectTB
# vsim work.ProjectTB 
# Start time: 23:21:48 on May 03,2023
# Loading work.ProjectTB
# Loading work.PC
# Loading work.Adder
# Loading work.SignExtend
# Loading work.ShiftLeft2
# Loading work.Mux01_31Bits
# Loading work.MInstructions
# Loading work.ControlUnit
# Loading work.Mux01_5Bits
# Loading work.RegisterFile
# Loading work.AluControl
# Loading work.ALU
# Loading work.DataMemory
# ** Warning: (vsim-3015) [PCDPC] - Port size (6) does not match connection size (32) for port 'd'. The port definition is at: C:/Users/Armando/Documents/Octavo semestre/Proyecto final arquitectura pc/Proyecto/Proyecto verilog/DataMemory.v(4).
#    Time: 0 ns  Iteration: 0  Instance: /ProjectTB/dataMem File: C:/Users/Armando/Documents/Octavo semestre/Proyecto final arquitectura pc/Proyecto/Proyecto verilog/ProjectTB.v Line: 178
run
run -all
# Break key hit
# Simulation stop requested.
restart -f
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Warning: (vsim-3015) [PCDPC] - Port size (6) does not match connection size (32) for port 'd'. The port definition is at: C:/Users/Armando/Documents/Octavo semestre/Proyecto final arquitectura pc/Proyecto/Proyecto verilog/DataMemory.v(4).
#    Time: 0 ns  Iteration: 0  Instance: /ProjectTB/dataMem File: C:/Users/Armando/Documents/Octavo semestre/Proyecto final arquitectura pc/Proyecto/Proyecto verilog/ProjectTB.v Line: 178
add wave -position insertpoint sim:/ProjectTB/alu/*
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: Armando  Hostname: ARMANDO04  ProcessID: 16024
#           Attempting to use alternate WLF file "./wlftkjjrtz".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlftkjjrtz
add wave -position insertpoint sim:/ProjectTB/muxAlu/*
add wave -position insertpoint sim:/ProjectTB/regFile/*
add wave -position insertpoint sim:/ProjectTB/muxRegFile/*
run -all
# Break key hit
# Simulation stop requested.
# End time: 23:23:07 on May 03,2023, Elapsed time: 0:01:19
# Errors: 0, Warnings: 4
