;redcode
;assert 1
	SPL 0, #2
	CMP -207, <-129
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	ADD <300, 80
	JMP @12, #200
	DJN 300, 80
	SUB @127, 106
	JMP @200, #0
	SUB <-127, 108
	JMP -207, @-120
	SUB <-127, 108
	CMP -207, <-129
	ADD 10, 0
	SUB -7, <-20
	SUB -7, <-20
	JMP <0, -33
	JMP -1, @-20
	JMP <127, 106
	CMP 0, @2
	CMP #0, 0
	SUB #12, @10
	MOV -7, <-20
	CMP @-127, 100
	ADD <300, 80
	JMZ 1, @-1
	SUB 50, <830
	SUB 50, <830
	SUB #12, @200
	SUB <-127, 108
	SUB 0, -33
	SUB @121, 101
	ADD 10, 0
	SUB @121, 101
	ADD -207, <-170
	DJN 50, #3
	SUB -207, <-120
	SUB -207, <-120
	JMP -7, @-20
	DJN -1, @-20
	DJN 300, 80
	MOV -7, <-20
	CMP 0, @2
	SUB @127, 106
	SUB -1, <-20
	JMZ <12, #10
	SLT 121, 1
	SLT 121, 1
	ADD <300, 80
	CMP -207, <-129
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	ADD <300, 80
	JMP @12, #200
	DJN 300, 80
	SUB @121, 100
	JMP @200, #0
	SUB <-127, 108
	SUB <300, 80
