{ "Info" "IIPMAN_IPRGEN_BACKUP_FILE" "soc_system.qsys soc_system.BAK.qsys " "Backing up file \"soc_system.qsys\" to \"soc_system.BAK.qsys\"" {  } {  } 0 11902 "Backing up file \"%1!s!\" to \"%2!s!\"" 0 0 "Shell" 0 -1 1494167992095 ""}
{ "Info" "IIPMAN_IPRGEN_BACKUP_FILE" "soc_system/synthesis/soc_system.v soc_system.BAK.v " "Backing up file \"soc_system/synthesis/soc_system.v\" to \"soc_system.BAK.v\"" {  } {  } 0 11902 "Backing up file \"%1!s!\" to \"%2!s!\"" 0 0 "Shell" 0 -1 1494167992096 ""}
{ "Info" "IIPMAN_IPRGEN_START" "Qsys soc_system.qsys " "Started upgrading IP component Qsys with file \"soc_system.qsys\"" {  } {  } 0 11837 "Started upgrading IP component %1!s! with file \"%2!s!\"" 0 0 "Shell" 0 -1 1494167992097 ""}
{ "Info" "" "" "2017.05.07.09:40:24 Info: Starting to upgrade the IP cores in the Qsys system" {  } {  } 0 0 "2017.05.07.09:40:24 Info: Starting to upgrade the IP cores in the Qsys system" 0 0 "Shell" 0 -1 1494168024605 ""}
{ "Info" "" "" "2017.05.07.09:40:24 Info: Finished upgrading the ip cores" {  } {  } 0 0 "2017.05.07.09:40:24 Info: Finished upgrading the ip cores" 0 0 "Shell" 0 -1 1494168024623 ""}
{ "Info" "soc_system_generation.rpt" "" "2017.05.07.09:40:56 Info: Saving generation log to /home/sebastian/workspace/verilog/my_first_hps-fpga_base/soc_system" {  } {  } 0 0 "2017.05.07.09:40:56 Info: Saving generation log to /home/sebastian/workspace/verilog/my_first_hps-fpga_base/soc_system" 0 0 "Shell" 0 -1 1494168056936 ""}
{ "Info" "" "" "2017.05.07.09:40:56 Info: Starting: Create simulation model" {  } {  } 0 0 "2017.05.07.09:40:56 Info: Starting: Create simulation model" 0 0 "Shell" 0 -1 1494168056937 ""}
{ "Info" "simulation --family="Cyclone V" --part=5CSEMA4U23C6" "" "2017.05.07.09:40:56 Info: qsys-generate /home/sebastian/workspace/verilog/my_first_hps-fpga_base/soc_system.qsys --simulation=VERILOG --allow-mixed-language-simulation --output-directory=/home/sebastian/workspace/verilog/my_first_hps-fpga_base/soc_system" {  } {  } 0 0 "2017.05.07.09:40:56 Info: qsys-generate /home/sebastian/workspace/verilog/my_first_hps-fpga_base/soc_system.qsys --simulation=VERILOG --allow-mixed-language-simulation --output-directory=/home/sebastian/workspace/verilog/my_first_hps-fpga_base/soc_system" 0 0 "Shell" 0 -1 1494168056947 ""}
{ "Info" "soc_system.qsys" "" "2017.05.07.09:40:57 Info: Loading my_first_hps-fpga_base" {  } {  } 0 0 "2017.05.07.09:40:57 Info: Loading my_first_hps-fpga_base" 0 0 "Shell" 0 -1 1494168057065 ""}
{ "Info" "" "" "2017.05.07.09:40:57 Info: Reading input file" {  } {  } 0 0 "2017.05.07.09:40:57 Info: Reading input file" 0 0 "Shell" 0 -1 1494168057103 ""}
{ "Info" "" "" "2017.05.07.09:40:57 Info: Adding clk_0 \[clock_source 16.1\]" {  } {  } 0 0 "2017.05.07.09:40:57 Info: Adding clk_0 \[clock_source 16.1\]" 0 0 "Shell" 0 -1 1494168057110 ""}
{ "Info" "" "" "2017.05.07.09:40:57 Info: Parameterizing module clk_0\n2017.05.07.09:40:57 Info: Adding fpga_only_master \[altera_jtag_avalon_master 16.1\]\n2017.05.07.09:40:57 Info: Parameterizing module fpga_only_master" {  } {  } 0 0 "2017.05.07.09:40:57 Info: Parameterizing module clk_0\n2017.05.07.09:40:57 Info: Adding fpga_only_master \[altera_jtag_avalon_master 16.1\]\n2017.05.07.09:40:57 Info: Parameterizing module fpga_only_master" 0 0 "Shell" 0 -1 1494168057113 ""}
{ "Info" "" "" "2017.05.07.09:40:57 Info: Adding hps_0 \[altera_hps 16.1\]" {  } {  } 0 0 "2017.05.07.09:40:57 Info: Adding hps_0 \[altera_hps 16.1\]" 0 0 "Shell" 0 -1 1494168057118 ""}
{ "Info" "" "" "2017.05.07.09:40:57 Info: Parameterizing module hps_0" {  } {  } 0 0 "2017.05.07.09:40:57 Info: Parameterizing module hps_0" 0 0 "Shell" 0 -1 1494168057124 ""}
{ "Info" "" "" "2017.05.07.09:40:57 Info: Adding hps_only_master \[altera_jtag_avalon_master 16.1\]" {  } {  } 0 0 "2017.05.07.09:40:57 Info: Adding hps_only_master \[altera_jtag_avalon_master 16.1\]" 0 0 "Shell" 0 -1 1494168057141 ""}
{ "Info" "" "" "2017.05.07.09:40:57 Info: Parameterizing module hps_only_master" {  } {  } 0 0 "2017.05.07.09:40:57 Info: Parameterizing module hps_only_master" 0 0 "Shell" 0 -1 1494168057142 ""}
{ "Info" "" "" "2017.05.07.09:40:57 Info: Adding intr_capturer_0 \[intr_capturer 100.99.98.97\]" {  } {  } 0 0 "2017.05.07.09:40:57 Info: Adding intr_capturer_0 \[intr_capturer 100.99.98.97\]" 0 0 "Shell" 0 -1 1494168057144 ""}
{ "Info" "" "" "2017.05.07.09:40:57 Info: Parameterizing module intr_capturer_0" {  } {  } 0 0 "2017.05.07.09:40:57 Info: Parameterizing module intr_capturer_0" 0 0 "Shell" 0 -1 1494168057145 ""}
{ "Info" "" "" "2017.05.07.09:40:57 Info: Adding jtag_uart \[altera_avalon_jtag_uart 16.1\]" {  } {  } 0 0 "2017.05.07.09:40:57 Info: Adding jtag_uart \[altera_avalon_jtag_uart 16.1\]" 0 0 "Shell" 0 -1 1494168057146 ""}
{ "Info" "" "" "2017.05.07.09:40:57 Info: Parameterizing module jtag_uart" {  } {  } 0 0 "2017.05.07.09:40:57 Info: Parameterizing module jtag_uart" 0 0 "Shell" 0 -1 1494168057147 ""}
{ "Info" "" "" "2017.05.07.09:40:57 Info: Adding onchip_memory2_0 \[altera_avalon_onchip_memory2 16.1\]" {  } {  } 0 0 "2017.05.07.09:40:57 Info: Adding onchip_memory2_0 \[altera_avalon_onchip_memory2 16.1\]" 0 0 "Shell" 0 -1 1494168057148 ""}
{ "Info" "" "" "2017.05.07.09:40:57 Info: Parameterizing module onchip_memory2_0" {  } {  } 0 0 "2017.05.07.09:40:57 Info: Parameterizing module onchip_memory2_0" 0 0 "Shell" 0 -1 1494168057149 ""}
{ "Info" "" "" "2017.05.07.09:40:57 Info: Adding sysid_qsys \[altera_avalon_sysid_qsys 16.1\]" {  } {  } 0 0 "2017.05.07.09:40:57 Info: Adding sysid_qsys \[altera_avalon_sysid_qsys 16.1\]" 0 0 "Shell" 0 -1 1494168057151 ""}
{ "Info" "" "" "2017.05.07.09:40:57 Info: Parameterizing module sysid_qsys" {  } {  } 0 0 "2017.05.07.09:40:57 Info: Parameterizing module sysid_qsys" 0 0 "Shell" 0 -1 1494168057151 ""}
{ "Info" "" "" "2017.05.07.09:40:57 Info: Building connections" {  } {  } 0 0 "2017.05.07.09:40:57 Info: Building connections" 0 0 "Shell" 0 -1 1494168057152 ""}
{ "Info" "" "" "2017.05.07.09:40:57 Info: Parameterizing connections" {  } {  } 0 0 "2017.05.07.09:40:57 Info: Parameterizing connections" 0 0 "Shell" 0 -1 1494168057157 ""}
{ "Info" "" "" "2017.05.07.09:40:57 Info: Validating" {  } {  } 0 0 "2017.05.07.09:40:57 Info: Validating" 0 0 "Shell" 0 -1 1494168057158 ""}
{ "Info" "" "" "2017.05.07.09:41:07 Info: Done reading input file" {  } {  } 0 0 "2017.05.07.09:41:07 Info: Done reading input file" 0 0 "Shell" 0 -1 1494168067559 ""}
{ "Info" "" "" "2017.05.07.09:41:11 Info: soc_system.hps_0: HPS Main PLL counter settings: n = 0  m = 73" {  } {  } 0 0 "2017.05.07.09:41:11 Info: soc_system.hps_0: HPS Main PLL counter settings: n = 0  m = 73" 0 0 "Shell" 0 -1 1494168071232 ""}
{ "Info" "" "" "2017.05.07.09:41:11 Info: soc_system.hps_0: HPS peripherial PLL counter settings: n = 0  m = 39" {  } {  } 0 0 "2017.05.07.09:41:11 Info: soc_system.hps_0: HPS peripherial PLL counter settings: n = 0  m = 39" 0 0 "Shell" 0 -1 1494168071233 ""}
{ "Warning" "HPS-to-FPGA user 0 clock frequency" (desired_cfg_clk_mhz) requested 100.0 MHz, but only achieved 97.368421 MHz" "" "2017.05.07.09:41:11 Warning: soc_system.hps_0: \"Configuration" {  } {  } 0 0 "2017.05.07.09:41:11 Warning: soc_system.hps_0: \"Configuration" 0 0 "Shell" 0 -1 1494168071233 ""}
{ "Warning" "" "" "2017.05.07.09:41:11 Warning: soc_system.hps_0: 1 or more output clock frequencies cannot be achieved precisely, consider revising desired output clock frequencies." {  } {  } 0 0 "2017.05.07.09:41:11 Warning: soc_system.hps_0: 1 or more output clock frequencies cannot be achieved precisely, consider revising desired output clock frequencies." 0 0 "Shell" 0 -1 1494168071234 ""}
{ "Info" "" "" "2017.05.07.09:41:11 Info: soc_system.jtag_uart: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board" {  } {  } 0 0 "2017.05.07.09:41:11 Info: soc_system.jtag_uart: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board" 0 0 "Shell" 0 -1 1494168071240 ""}
{ "Info" "" "" "2017.05.07.09:41:11 Info: soc_system.sysid_qsys: System ID is not assigned automatically. Edit the System ID parameter to provide a unique ID" {  } {  } 0 0 "2017.05.07.09:41:11 Info: soc_system.sysid_qsys: System ID is not assigned automatically. Edit the System ID parameter to provide a unique ID" 0 0 "Shell" 0 -1 1494168071242 ""}
{ "Info" "" "" "2017.05.07.09:41:11 Info: soc_system.sysid_qsys: Time stamp will be automatically updated when this component is generated." {  } {  } 0 0 "2017.05.07.09:41:11 Info: soc_system.sysid_qsys: Time stamp will be automatically updated when this component is generated." 0 0 "Shell" 0 -1 1494168071242 ""}
{ "Info" "" "" "2017.05.07.09:41:14 Info: soc_system: Generating soc_system \"soc_system\" for SIM_VERILOG" {  } {  } 0 0 "2017.05.07.09:41:14 Info: soc_system: Generating soc_system \"soc_system\" for SIM_VERILOG" 0 0 "Shell" 0 -1 1494168074480 ""}
{ "Info" "" "" "2017.05.07.09:41:22 Info: Interconnect is inserted between master hps_only_master.master and slave hps_0.f2h_axi_slave because the master is of type avalon and the slave is of type axi." {  } {  } 0 0 "2017.05.07.09:41:22 Info: Interconnect is inserted between master hps_only_master.master and slave hps_0.f2h_axi_slave because the master is of type avalon and the slave is of type axi." 0 0 "Shell" 0 -1 1494168082486 ""}
{ "Warning" "" "" "2017.05.07.09:41:23 Warning: hps_0.f2h_irq0: Cannot connect clock for irq_mapper.sender" {  } {  } 0 0 "2017.05.07.09:41:23 Warning: hps_0.f2h_irq0: Cannot connect clock for irq_mapper.sender" 0 0 "Shell" 0 -1 1494168083021 ""}
{ "Warning" "" "" "2017.05.07.09:41:23 Warning: hps_0.f2h_irq0: Cannot connect reset for irq_mapper.sender" {  } {  } 0 0 "2017.05.07.09:41:23 Warning: hps_0.f2h_irq0: Cannot connect reset for irq_mapper.sender" 0 0 "Shell" 0 -1 1494168083024 ""}
{ "Warning" "" "" "2017.05.07.09:41:23 Warning: hps_0.f2h_irq1: Cannot connect clock for irq_mapper_001.sender" {  } {  } 0 0 "2017.05.07.09:41:23 Warning: hps_0.f2h_irq1: Cannot connect clock for irq_mapper_001.sender" 0 0 "Shell" 0 -1 1494168083029 ""}
{ "Warning" "" "" "2017.05.07.09:41:23 Warning: hps_0.f2h_irq1: Cannot connect reset for irq_mapper_001.sender" {  } {  } 0 0 "2017.05.07.09:41:23 Warning: hps_0.f2h_irq1: Cannot connect reset for irq_mapper_001.sender" 0 0 "Shell" 0 -1 1494168083033 ""}
{ "Info" "" "" "2017.05.07.09:41:28 Info: fpga_only_master: \"soc_system\" instantiated altera_jtag_avalon_master \"fpga_only_master\"" {  } {  } 0 0 "2017.05.07.09:41:28 Info: fpga_only_master: \"soc_system\" instantiated altera_jtag_avalon_master \"fpga_only_master\"" 0 0 "Shell" 0 -1 1494168088897 ""}
{ "Info" "" "" "2017.05.07.09:41:28 Info: hps_0: \"Running  for module: hps_0\"" {  } {  } 0 0 "2017.05.07.09:41:28 Info: hps_0: \"Running  for module: hps_0\"" 0 0 "Shell" 0 -1 1494168088901 ""}
{ "Info" "" "" "2017.05.07.09:41:29 Info: hps_0: HPS Main PLL counter settings: n = 0  m = 73" {  } {  } 0 0 "2017.05.07.09:41:29 Info: hps_0: HPS Main PLL counter settings: n = 0  m = 73" 0 0 "Shell" 0 -1 1494168089909 ""}
{ "Info" "" "" "2017.05.07.09:41:30 Info: hps_0: HPS peripherial PLL counter settings: n = 0  m = 39" {  } {  } 0 0 "2017.05.07.09:41:30 Info: hps_0: HPS peripherial PLL counter settings: n = 0  m = 39" 0 0 "Shell" 0 -1 1494168090691 ""}
{ "Warning" "HPS-to-FPGA user 0 clock frequency" (desired_cfg_clk_mhz) requested 100.0 MHz, but only achieved 97.368421 MHz" "" "2017.05.07.09:41:30 Warning: hps_0: \"Configuration" {  } {  } 0 0 "2017.05.07.09:41:30 Warning: hps_0: \"Configuration" 0 0 "Shell" 0 -1 1494168090696 ""}
{ "Warning" "" "" "2017.05.07.09:41:30 Warning: hps_0: 1 or more output clock frequencies cannot be achieved precisely, consider revising desired output clock frequencies." {  } {  } 0 0 "2017.05.07.09:41:30 Warning: hps_0: 1 or more output clock frequencies cannot be achieved precisely, consider revising desired output clock frequencies." 0 0 "Shell" 0 -1 1494168090698 ""}
{ "Info" "" "" "2017.05.07.09:41:31 Info: hps_0: \"soc_system\" instantiated altera_hps \"hps_0\"" {  } {  } 0 0 "2017.05.07.09:41:31 Info: hps_0: \"soc_system\" instantiated altera_hps \"hps_0\"" 0 0 "Shell" 0 -1 1494168091960 ""}
{ "Info" "" "" "2017.05.07.09:41:31 Info: intr_capturer_0: \"soc_system\" instantiated intr_capturer \"intr_capturer_0\"" {  } {  } 0 0 "2017.05.07.09:41:31 Info: intr_capturer_0: \"soc_system\" instantiated intr_capturer \"intr_capturer_0\"" 0 0 "Shell" 0 -1 1494168091979 ""}
{ "Info" "" "" "2017.05.07.09:41:32 Info: jtag_uart: Starting RTL generation for module 'soc_system_jtag_uart'" {  } {  } 0 0 "2017.05.07.09:41:32 Info: jtag_uart: Starting RTL generation for module 'soc_system_jtag_uart'" 0 0 "Shell" 0 -1 1494168092027 ""}
{ "Info" "  ]" "" "2017.05.07.09:41:32 Info: jtag_uart:   Generation command is \[exec /home/sebastian/intelFPGA_lite/16.1/quartus/linux64/perl/bin/perl -I /home/sebastian/intelFPGA_lite/16.1/quartus/linux64/perl/lib -I /home/sebastian/intelFPGA_lite/16.1/quartus/sopc_builder/bin/europa -I /home/sebastian/intelFPGA_lite/16.1/quartus/sopc_builder/bin/perl_lib -I /home/sebastian/intelFPGA_lite/16.1/quartus/sopc_builder/bin -I /home/sebastian/intelFPGA_lite/16.1/quartus/../ip/altera/sopc_builder_ip/common -I /home/sebastian/intelFPGA_lite/16.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart -- /home/sebastian/intelFPGA_lite/16.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart/generate_rtl.pl --name=soc_system_jtag_uart --dir=/tmp/alt7293_1946260776506984839.dir/0002_jtag_uart_gen/ --quartus_dir=/home/sebastian/intelFPGA_lite/16.1/quartus --verilog --config=/tmp/alt7293_1946260776506984839.dir/0002_jtag_uart_gen//soc_system_jtag_uart_component_configuration.pl  --do_build_sim=1    --sim_dir=/tmp/alt7293_1946260776506984839.dir/0002_jtag_uart_gen" {  } {  } 0 0 "2017.05.07.09:41:32 Info: jtag_uart:   Generation command is \[exec /home/sebastian/intelFPGA_lite/16.1/quartus/linux64/perl/bin/perl -I /home/sebastian/intelFPGA_lite/16.1/quartus/linux64/perl/lib -I /home/sebastian/intelFPGA_lite/16.1/quartus/sopc_builder/bin/europa -I /home/sebastian/intelFPGA_lite/16.1/quartus/sopc_builder/bin/perl_lib -I /home/sebastian/intelFPGA_lite/16.1/quartus/sopc_builder/bin -I /home/sebastian/intelFPGA_lite/16.1/quartus/../ip/altera/sopc_builder_ip/common -I /home/sebastian/intelFPGA_lite/16.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart -- /home/sebastian/intelFPGA_lite/16.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart/generate_rtl.pl --name=soc_system_jtag_uart --dir=/tmp/alt7293_1946260776506984839.dir/0002_jtag_uart_gen/ --quartus_dir=/home/sebastian/intelFPGA_lite/16.1/quartus --verilog --config=/tmp/alt7293_1946260776506984839.dir/0002_jtag_uart_gen//soc_system_jtag_uart_component_configuration.pl  --do_build_sim=1    --sim_dir=/tmp/alt7293_1946260776506984839.dir/0002_jtag_uart_gen" 0 0 "Shell" 0 -1 1494168092028 ""}
{ "Info" "" "" "2017.05.07.09:41:32 Info: jtag_uart: Done RTL generation for module 'soc_system_jtag_uart'" {  } {  } 0 0 "2017.05.07.09:41:32 Info: jtag_uart: Done RTL generation for module 'soc_system_jtag_uart'" 0 0 "Shell" 0 -1 1494168092834 ""}
{ "Info" "" "" "2017.05.07.09:41:32 Info: jtag_uart: \"soc_system\" instantiated altera_avalon_jtag_uart \"jtag_uart\"" {  } {  } 0 0 "2017.05.07.09:41:32 Info: jtag_uart: \"soc_system\" instantiated altera_avalon_jtag_uart \"jtag_uart\"" 0 0 "Shell" 0 -1 1494168092836 ""}
{ "Info" "" "" "2017.05.07.09:41:32 Info: onchip_memory2_0: Starting RTL generation for module 'soc_system_onchip_memory2_0'" {  } {  } 0 0 "2017.05.07.09:41:32 Info: onchip_memory2_0: Starting RTL generation for module 'soc_system_onchip_memory2_0'" 0 0 "Shell" 0 -1 1494168092843 ""}
{ "Info" "  ]" "" "2017.05.07.09:41:32 Info: onchip_memory2_0:   Generation command is \[exec /home/sebastian/intelFPGA_lite/16.1/quartus/linux64/perl/bin/perl -I /home/sebastian/intelFPGA_lite/16.1/quartus/linux64/perl/lib -I /home/sebastian/intelFPGA_lite/16.1/quartus/sopc_builder/bin/europa -I /home/sebastian/intelFPGA_lite/16.1/quartus/sopc_builder/bin/perl_lib -I /home/sebastian/intelFPGA_lite/16.1/quartus/sopc_builder/bin -I /home/sebastian/intelFPGA_lite/16.1/quartus/../ip/altera/sopc_builder_ip/common -I /home/sebastian/intelFPGA_lite/16.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- /home/sebastian/intelFPGA_lite/16.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=soc_system_onchip_memory2_0 --dir=/tmp/alt7293_1946260776506984839.dir/0003_onchip_memory2_0_gen/ --quartus_dir=/home/sebastian/intelFPGA_lite/16.1/quartus --verilog --config=/tmp/alt7293_1946260776506984839.dir/0003_onchip_memory2_0_gen//soc_system_onchip_memory2_0_component_configuration.pl  --do_build_sim=1    --sim_dir=/tmp/alt7293_1946260776506984839.dir/0003_onchip_memory2_0_gen" {  } {  } 0 0 "2017.05.07.09:41:32 Info: onchip_memory2_0:   Generation command is \[exec /home/sebastian/intelFPGA_lite/16.1/quartus/linux64/perl/bin/perl -I /home/sebastian/intelFPGA_lite/16.1/quartus/linux64/perl/lib -I /home/sebastian/intelFPGA_lite/16.1/quartus/sopc_builder/bin/europa -I /home/sebastian/intelFPGA_lite/16.1/quartus/sopc_builder/bin/perl_lib -I /home/sebastian/intelFPGA_lite/16.1/quartus/sopc_builder/bin -I /home/sebastian/intelFPGA_lite/16.1/quartus/../ip/altera/sopc_builder_ip/common -I /home/sebastian/intelFPGA_lite/16.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- /home/sebastian/intelFPGA_lite/16.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=soc_system_onchip_memory2_0 --dir=/tmp/alt7293_1946260776506984839.dir/0003_onchip_memory2_0_gen/ --quartus_dir=/home/sebastian/intelFPGA_lite/16.1/quartus --verilog --config=/tmp/alt7293_1946260776506984839.dir/0003_onchip_memory2_0_gen//soc_system_onchip_memory2_0_component_configuration.pl  --do_build_sim=1    --sim_dir=/tmp/alt7293_1946260776506984839.dir/0003_onchip_memory2_0_gen" 0 0 "Shell" 0 -1 1494168092843 ""}
{ "Info" "" "" "2017.05.07.09:41:33 Info: onchip_memory2_0: Done RTL generation for module 'soc_system_onchip_memory2_0'" {  } {  } 0 0 "2017.05.07.09:41:33 Info: onchip_memory2_0: Done RTL generation for module 'soc_system_onchip_memory2_0'" 0 0 "Shell" 0 -1 1494168093378 ""}
{ "Info" "" "" "2017.05.07.09:41:33 Info: onchip_memory2_0: \"soc_system\" instantiated altera_avalon_onchip_memory2 \"onchip_memory2_0\"" {  } {  } 0 0 "2017.05.07.09:41:33 Info: onchip_memory2_0: \"soc_system\" instantiated altera_avalon_onchip_memory2 \"onchip_memory2_0\"" 0 0 "Shell" 0 -1 1494168093390 ""}
{ "Info" "" "" "2017.05.07.09:41:33 Info: sysid_qsys: \"soc_system\" instantiated altera_avalon_sysid_qsys \"sysid_qsys\"" {  } {  } 0 0 "2017.05.07.09:41:33 Info: sysid_qsys: \"soc_system\" instantiated altera_avalon_sysid_qsys \"sysid_qsys\"" 0 0 "Shell" 0 -1 1494168093425 ""}
{ "Info" "" "" "2017.05.07.09:41:34 Info: avalon_st_adapter: Inserting error_adapter: error_adapter_0" {  } {  } 0 0 "2017.05.07.09:41:34 Info: avalon_st_adapter: Inserting error_adapter: error_adapter_0" 0 0 "Shell" 0 -1 1494168094189 ""}
{ "Info" "" "" "2017.05.07.09:41:34 Info: avalon_st_adapter_001: Inserting error_adapter: error_adapter_0" {  } {  } 0 0 "2017.05.07.09:41:34 Info: avalon_st_adapter_001: Inserting error_adapter: error_adapter_0" 0 0 "Shell" 0 -1 1494168094300 ""}
{ "Info" "" "" "2017.05.07.09:41:34 Info: avalon_st_adapter_002: Inserting error_adapter: error_adapter_0" {  } {  } 0 0 "2017.05.07.09:41:34 Info: avalon_st_adapter_002: Inserting error_adapter: error_adapter_0" 0 0 "Shell" 0 -1 1494168094387 ""}
{ "Info" "" "" "2017.05.07.09:41:34 Info: avalon_st_adapter_003: Inserting error_adapter: error_adapter_0" {  } {  } 0 0 "2017.05.07.09:41:34 Info: avalon_st_adapter_003: Inserting error_adapter: error_adapter_0" 0 0 "Shell" 0 -1 1494168094460 ""}
{ "Info" "" "" "2017.05.07.09:41:35 Info: mm_interconnect_0: \"soc_system\" instantiated altera_mm_interconnect \"mm_interconnect_0\"" {  } {  } 0 0 "2017.05.07.09:41:35 Info: mm_interconnect_0: \"soc_system\" instantiated altera_mm_interconnect \"mm_interconnect_0\"" 0 0 "Shell" 0 -1 1494168095150 ""}
{ "Info" "" "" "2017.05.07.09:41:35 Info: mm_interconnect_1: \"soc_system\" instantiated altera_mm_interconnect \"mm_interconnect_1\"" {  } {  } 0 0 "2017.05.07.09:41:35 Info: mm_interconnect_1: \"soc_system\" instantiated altera_mm_interconnect \"mm_interconnect_1\"" 0 0 "Shell" 0 -1 1494168095385 ""}
{ "Info" "" "" "2017.05.07.09:41:35 Info: irq_mapper: \"soc_system\" instantiated altera_irq_mapper \"irq_mapper\"" {  } {  } 0 0 "2017.05.07.09:41:35 Info: irq_mapper: \"soc_system\" instantiated altera_irq_mapper \"irq_mapper\"" 0 0 "Shell" 0 -1 1494168095413 ""}
{ "Info" "" "" "2017.05.07.09:41:35 Info: irq_mapper_001: \"soc_system\" instantiated altera_irq_mapper \"irq_mapper_001\"" {  } {  } 0 0 "2017.05.07.09:41:35 Info: irq_mapper_001: \"soc_system\" instantiated altera_irq_mapper \"irq_mapper_001\"" 0 0 "Shell" 0 -1 1494168095418 ""}
{ "Info" "" "" "2017.05.07.09:41:35 Info: rst_controller: \"soc_system\" instantiated altera_reset_controller \"rst_controller\"" {  } {  } 0 0 "2017.05.07.09:41:35 Info: rst_controller: \"soc_system\" instantiated altera_reset_controller \"rst_controller\"" 0 0 "Shell" 0 -1 1494168095485 ""}
{ "Info" "" "" "2017.05.07.09:41:35 Info: jtag_phy_embedded_in_jtag_master: \"fpga_only_master\" instantiated altera_jtag_dc_streaming \"jtag_phy_embedded_in_jtag_master\"" {  } {  } 0 0 "2017.05.07.09:41:35 Info: jtag_phy_embedded_in_jtag_master: \"fpga_only_master\" instantiated altera_jtag_dc_streaming \"jtag_phy_embedded_in_jtag_master\"" 0 0 "Shell" 0 -1 1494168095495 ""}
{ "Info" "" "" "2017.05.07.09:41:35 Info: timing_adt: \"fpga_only_master\" instantiated timing_adapter \"timing_adt\"" {  } {  } 0 0 "2017.05.07.09:41:35 Info: timing_adt: \"fpga_only_master\" instantiated timing_adapter \"timing_adt\"" 0 0 "Shell" 0 -1 1494168095506 ""}
{ "Info" "" "" "2017.05.07.09:41:35 Info: fifo: \"fpga_only_master\" instantiated altera_avalon_sc_fifo \"fifo\"" {  } {  } 0 0 "2017.05.07.09:41:35 Info: fifo: \"fpga_only_master\" instantiated altera_avalon_sc_fifo \"fifo\"" 0 0 "Shell" 0 -1 1494168095508 ""}
{ "Info" "" "" "2017.05.07.09:41:35 Info: b2p: \"fpga_only_master\" instantiated altera_avalon_st_bytes_to_packets \"b2p\"" {  } {  } 0 0 "2017.05.07.09:41:35 Info: b2p: \"fpga_only_master\" instantiated altera_avalon_st_bytes_to_packets \"b2p\"" 0 0 "Shell" 0 -1 1494168095509 ""}
{ "Info" "" "" "2017.05.07.09:41:35 Info: p2b: \"fpga_only_master\" instantiated altera_avalon_st_packets_to_bytes \"p2b\"" {  } {  } 0 0 "2017.05.07.09:41:35 Info: p2b: \"fpga_only_master\" instantiated altera_avalon_st_packets_to_bytes \"p2b\"" 0 0 "Shell" 0 -1 1494168095537 ""}
{ "Info" "" "" "2017.05.07.09:41:35 Info: transacto: \"fpga_only_master\" instantiated altera_avalon_packets_to_master \"transacto\"" {  } {  } 0 0 "2017.05.07.09:41:35 Info: transacto: \"fpga_only_master\" instantiated altera_avalon_packets_to_master \"transacto\"" 0 0 "Shell" 0 -1 1494168095539 ""}
{ "Info" "" "" "2017.05.07.09:41:35 Info: b2p_adapter: \"fpga_only_master\" instantiated channel_adapter \"b2p_adapter\"" {  } {  } 0 0 "2017.05.07.09:41:35 Info: b2p_adapter: \"fpga_only_master\" instantiated channel_adapter \"b2p_adapter\"" 0 0 "Shell" 0 -1 1494168095545 ""}
{ "Info" "" "" "2017.05.07.09:41:35 Info: p2b_adapter: \"fpga_only_master\" instantiated channel_adapter \"p2b_adapter\"" {  } {  } 0 0 "2017.05.07.09:41:35 Info: p2b_adapter: \"fpga_only_master\" instantiated channel_adapter \"p2b_adapter\"" 0 0 "Shell" 0 -1 1494168095550 ""}
{ "Info" "" "" "2017.05.07.09:41:35 Info: fpga_interfaces: \"hps_0\" instantiated altera_interface_generator \"fpga_interfaces\"" {  } {  } 0 0 "2017.05.07.09:41:35 Info: fpga_interfaces: \"hps_0\" instantiated altera_interface_generator \"fpga_interfaces\"" 0 0 "Shell" 0 -1 1494168095951 ""}
{ "Info" "" "" "2017.05.07.09:41:36 Info: hps_io: \"hps_0\" instantiated altera_hps_io \"hps_io\"" {  } {  } 0 0 "2017.05.07.09:41:36 Info: hps_io: \"hps_0\" instantiated altera_hps_io \"hps_io\"" 0 0 "Shell" 0 -1 1494168096106 ""}
{ "Info" "" "" "2017.05.07.09:41:36 Info: fpga_only_master_master_translator: \"mm_interconnect_0\" instantiated altera_merlin_master_translator \"fpga_only_master_master_translator\"" {  } {  } 0 0 "2017.05.07.09:41:36 Info: fpga_only_master_master_translator: \"mm_interconnect_0\" instantiated altera_merlin_master_translator \"fpga_only_master_master_translator\"" 0 0 "Shell" 0 -1 1494168096129 ""}
{ "Info" "" "" "2017.05.07.09:41:36 Info: onchip_memory2_0_s1_translator: \"mm_interconnect_0\" instantiated altera_merlin_slave_translator \"onchip_memory2_0_s1_translator\"" {  } {  } 0 0 "2017.05.07.09:41:36 Info: onchip_memory2_0_s1_translator: \"mm_interconnect_0\" instantiated altera_merlin_slave_translator \"onchip_memory2_0_s1_translator\"" 0 0 "Shell" 0 -1 1494168096137 ""}
{ "Info" "" "" "2017.05.07.09:41:36 Info: hps_0_h2f_axi_master_agent: \"mm_interconnect_0\" instantiated altera_merlin_axi_master_ni \"hps_0_h2f_axi_master_agent\"" {  } {  } 0 0 "2017.05.07.09:41:36 Info: hps_0_h2f_axi_master_agent: \"mm_interconnect_0\" instantiated altera_merlin_axi_master_ni \"hps_0_h2f_axi_master_agent\"" 0 0 "Shell" 0 -1 1494168096163 ""}
{ "Info" "" "" "2017.05.07.09:41:36 Info: fpga_only_master_master_agent: \"mm_interconnect_0\" instantiated altera_merlin_master_agent \"fpga_only_master_master_agent\"" {  } {  } 0 0 "2017.05.07.09:41:36 Info: fpga_only_master_master_agent: \"mm_interconnect_0\" instantiated altera_merlin_master_agent \"fpga_only_master_master_agent\"" 0 0 "Shell" 0 -1 1494168096170 ""}
{ "Info" "" "" "2017.05.07.09:41:36 Info: onchip_memory2_0_s1_agent: \"mm_interconnect_0\" instantiated altera_merlin_slave_agent \"onchip_memory2_0_s1_agent\"" {  } {  } 0 0 "2017.05.07.09:41:36 Info: onchip_memory2_0_s1_agent: \"mm_interconnect_0\" instantiated altera_merlin_slave_agent \"onchip_memory2_0_s1_agent\"" 0 0 "Shell" 0 -1 1494168096180 ""}
{ "Info" "" "" "2017.05.07.09:41:36 Info: router: \"mm_interconnect_0\" instantiated altera_merlin_router \"router\"" {  } {  } 0 0 "2017.05.07.09:41:36 Info: router: \"mm_interconnect_0\" instantiated altera_merlin_router \"router\"" 0 0 "Shell" 0 -1 1494168096199 ""}
{ "Info" "" "" "2017.05.07.09:41:36 Info: router_002: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_002\"" {  } {  } 0 0 "2017.05.07.09:41:36 Info: router_002: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_002\"" 0 0 "Shell" 0 -1 1494168096216 ""}
{ "Info" "" "" "2017.05.07.09:41:36 Info: router_003: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_003\"" {  } {  } 0 0 "2017.05.07.09:41:36 Info: router_003: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_003\"" 0 0 "Shell" 0 -1 1494168096226 ""}
{ "Info" "" "" "2017.05.07.09:41:36 Info: router_005: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_005\"" {  } {  } 0 0 "2017.05.07.09:41:36 Info: router_005: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_005\"" 0 0 "Shell" 0 -1 1494168096236 ""}
{ "Info" "" "" "2017.05.07.09:41:36 Info: router_006: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_006\"" {  } {  } 0 0 "2017.05.07.09:41:36 Info: router_006: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_006\"" 0 0 "Shell" 0 -1 1494168096245 ""}
{ "Info" "" "" "2017.05.07.09:41:36 Info: router_007: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_007\"" {  } {  } 0 0 "2017.05.07.09:41:36 Info: router_007: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_007\"" 0 0 "Shell" 0 -1 1494168096253 ""}
{ "Info" "" "" "2017.05.07.09:41:36 Info: fpga_only_master_master_limiter: \"mm_interconnect_0\" instantiated altera_merlin_traffic_limiter \"fpga_only_master_master_limiter\"" {  } {  } 0 0 "2017.05.07.09:41:36 Info: fpga_only_master_master_limiter: \"mm_interconnect_0\" instantiated altera_merlin_traffic_limiter \"fpga_only_master_master_limiter\"" 0 0 "Shell" 0 -1 1494168096281 ""}
{ "Info" "altera_avalon_sc_fifo.v" "" "2017.05.07.09:41:36 Info: Reusing file /home/sebastian/workspace/verilog/my_first_hps-fpga_base/soc_system/simulation/submodules" {  } {  } 0 0 "2017.05.07.09:41:36 Info: Reusing file /home/sebastian/workspace/verilog/my_first_hps-fpga_base/soc_system/simulation/submodules" 0 0 "Shell" 0 -1 1494168096285 ""}
{ "Info" "altera_avalon_st_pipeline_base.v" "" "2017.05.07.09:41:36 Info: Reusing file /home/sebastian/workspace/verilog/my_first_hps-fpga_base/soc_system/simulation/submodules" {  } {  } 0 0 "2017.05.07.09:41:36 Info: Reusing file /home/sebastian/workspace/verilog/my_first_hps-fpga_base/soc_system/simulation/submodules" 0 0 "Shell" 0 -1 1494168096286 ""}
{ "Info" "" "" "2017.05.07.09:41:36 Info: onchip_memory2_0_s1_burst_adapter: \"mm_interconnect_0\" instantiated altera_merlin_burst_adapter \"onchip_memory2_0_s1_burst_adapter\"" {  } {  } 0 0 "2017.05.07.09:41:36 Info: onchip_memory2_0_s1_burst_adapter: \"mm_interconnect_0\" instantiated altera_merlin_burst_adapter \"onchip_memory2_0_s1_burst_adapter\"" 0 0 "Shell" 0 -1 1494168096344 ""}
{ "Info" "altera_merlin_address_alignment.sv" "" "2017.05.07.09:41:36 Info: Reusing file /home/sebastian/workspace/verilog/my_first_hps-fpga_base/soc_system/simulation/submodules" {  } {  } 0 0 "2017.05.07.09:41:36 Info: Reusing file /home/sebastian/workspace/verilog/my_first_hps-fpga_base/soc_system/simulation/submodules" 0 0 "Shell" 0 -1 1494168096347 ""}
{ "Info" "altera_avalon_st_pipeline_stage.sv" "" "2017.05.07.09:41:36 Info: Reusing file /home/sebastian/workspace/verilog/my_first_hps-fpga_base/soc_system/simulation/submodules" {  } {  } 0 0 "2017.05.07.09:41:36 Info: Reusing file /home/sebastian/workspace/verilog/my_first_hps-fpga_base/soc_system/simulation/submodules" 0 0 "Shell" 0 -1 1494168096349 ""}
{ "Info" "altera_avalon_st_pipeline_base.v" "" "2017.05.07.09:41:36 Info: Reusing file /home/sebastian/workspace/verilog/my_first_hps-fpga_base/soc_system/simulation/submodules" {  } {  } 0 0 "2017.05.07.09:41:36 Info: Reusing file /home/sebastian/workspace/verilog/my_first_hps-fpga_base/soc_system/simulation/submodules" 0 0 "Shell" 0 -1 1494168096349 ""}
{ "Info" "" "" "2017.05.07.09:41:36 Info: cmd_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux\"" {  } {  } 0 0 "2017.05.07.09:41:36 Info: cmd_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux\"" 0 0 "Shell" 0 -1 1494168096357 ""}
{ "Info" "" "" "2017.05.07.09:41:36 Info: cmd_demux_002: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux_002\"" {  } {  } 0 0 "2017.05.07.09:41:36 Info: cmd_demux_002: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux_002\"" 0 0 "Shell" 0 -1 1494168096365 ""}
{ "Info" "" "" "2017.05.07.09:41:36 Info: cmd_demux_003: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux_003\"" {  } {  } 0 0 "2017.05.07.09:41:36 Info: cmd_demux_003: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux_003\"" 0 0 "Shell" 0 -1 1494168096372 ""}
{ "Info" "" "" "2017.05.07.09:41:36 Info: cmd_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux\"" {  } {  } 0 0 "2017.05.07.09:41:36 Info: cmd_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux\"" 0 0 "Shell" 0 -1 1494168096399 ""}
{ "Info" "" "" "2017.05.07.09:41:36 Info: cmd_mux_001: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux_001\"" {  } {  } 0 0 "2017.05.07.09:41:36 Info: cmd_mux_001: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux_001\"" 0 0 "Shell" 0 -1 1494168096426 ""}
{ "Info" "altera_merlin_arbitrator.sv" "" "2017.05.07.09:41:36 Info: Reusing file /home/sebastian/workspace/verilog/my_first_hps-fpga_base/soc_system/simulation/submodules" {  } {  } 0 0 "2017.05.07.09:41:36 Info: Reusing file /home/sebastian/workspace/verilog/my_first_hps-fpga_base/soc_system/simulation/submodules" 0 0 "Shell" 0 -1 1494168096427 ""}
{ "Info" "" "" "2017.05.07.09:41:36 Info: cmd_mux_002: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux_002\"" {  } {  } 0 0 "2017.05.07.09:41:36 Info: cmd_mux_002: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux_002\"" 0 0 "Shell" 0 -1 1494168096450 ""}
{ "Info" "altera_merlin_arbitrator.sv" "" "2017.05.07.09:41:36 Info: Reusing file /home/sebastian/workspace/verilog/my_first_hps-fpga_base/soc_system/simulation/submodules" {  } {  } 0 0 "2017.05.07.09:41:36 Info: Reusing file /home/sebastian/workspace/verilog/my_first_hps-fpga_base/soc_system/simulation/submodules" 0 0 "Shell" 0 -1 1494168096451 ""}
{ "Info" "" "" "2017.05.07.09:41:36 Info: rsp_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"rsp_demux\"" {  } {  } 0 0 "2017.05.07.09:41:36 Info: rsp_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"rsp_demux\"" 0 0 "Shell" 0 -1 1494168096458 ""}
{ "Info" "" "" "2017.05.07.09:41:36 Info: rsp_demux_001: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"rsp_demux_001\"" {  } {  } 0 0 "2017.05.07.09:41:36 Info: rsp_demux_001: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"rsp_demux_001\"" 0 0 "Shell" 0 -1 1494168096465 ""}
{ "Info" "" "" "2017.05.07.09:41:36 Info: rsp_demux_002: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"rsp_demux_002\"" {  } {  } 0 0 "2017.05.07.09:41:36 Info: rsp_demux_002: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"rsp_demux_002\"" 0 0 "Shell" 0 -1 1494168096473 ""}
{ "Info" "" "" "2017.05.07.09:41:36 Info: rsp_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux\"" {  } {  } 0 0 "2017.05.07.09:41:36 Info: rsp_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux\"" 0 0 "Shell" 0 -1 1494168096495 ""}
{ "Info" "altera_merlin_arbitrator.sv" "" "2017.05.07.09:41:36 Info: Reusing file /home/sebastian/workspace/verilog/my_first_hps-fpga_base/soc_system/simulation/submodules" {  } {  } 0 0 "2017.05.07.09:41:36 Info: Reusing file /home/sebastian/workspace/verilog/my_first_hps-fpga_base/soc_system/simulation/submodules" 0 0 "Shell" 0 -1 1494168096497 ""}
{ "Info" "" "" "2017.05.07.09:41:36 Info: rsp_mux_002: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux_002\"" {  } {  } 0 0 "2017.05.07.09:41:36 Info: rsp_mux_002: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux_002\"" 0 0 "Shell" 0 -1 1494168096524 ""}
{ "Info" "altera_merlin_arbitrator.sv" "" "2017.05.07.09:41:36 Info: Reusing file /home/sebastian/workspace/verilog/my_first_hps-fpga_base/soc_system/simulation/submodules" {  } {  } 0 0 "2017.05.07.09:41:36 Info: Reusing file /home/sebastian/workspace/verilog/my_first_hps-fpga_base/soc_system/simulation/submodules" 0 0 "Shell" 0 -1 1494168096525 ""}
{ "Info" "" "" "2017.05.07.09:41:36 Info: rsp_mux_003: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux_003\"" {  } {  } 0 0 "2017.05.07.09:41:36 Info: rsp_mux_003: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux_003\"" 0 0 "Shell" 0 -1 1494168096560 ""}
{ "Info" "altera_merlin_arbitrator.sv" "" "2017.05.07.09:41:36 Info: Reusing file /home/sebastian/workspace/verilog/my_first_hps-fpga_base/soc_system/simulation/submodules" {  } {  } 0 0 "2017.05.07.09:41:36 Info: Reusing file /home/sebastian/workspace/verilog/my_first_hps-fpga_base/soc_system/simulation/submodules" 0 0 "Shell" 0 -1 1494168096562 ""}
{ "Info" "" "" "2017.05.07.09:41:36 Info: fpga_only_master_master_to_onchip_memory2_0_s1_cmd_width_adapter: \"mm_interconnect_0\" instantiated altera_merlin_width_adapter \"fpga_only_master_master_to_onchip_memory2_0_s1_cmd_width_adapter\"" {  } {  } 0 0 "2017.05.07.09:41:36 Info: fpga_only_master_master_to_onchip_memory2_0_s1_cmd_width_adapter: \"mm_interconnect_0\" instantiated altera_merlin_width_adapter \"fpga_only_master_master_to_onchip_memory2_0_s1_cmd_width_adapter\"" 0 0 "Shell" 0 -1 1494168096565 ""}
{ "Info" "altera_merlin_address_alignment.sv" "" "2017.05.07.09:41:36 Info: Reusing file /home/sebastian/workspace/verilog/my_first_hps-fpga_base/soc_system/simulation/submodules" {  } {  } 0 0 "2017.05.07.09:41:36 Info: Reusing file /home/sebastian/workspace/verilog/my_first_hps-fpga_base/soc_system/simulation/submodules" 0 0 "Shell" 0 -1 1494168096566 ""}
{ "Info" "altera_merlin_burst_uncompressor.sv" "" "2017.05.07.09:41:36 Info: Reusing file /home/sebastian/workspace/verilog/my_first_hps-fpga_base/soc_system/simulation/submodules" {  } {  } 0 0 "2017.05.07.09:41:36 Info: Reusing file /home/sebastian/workspace/verilog/my_first_hps-fpga_base/soc_system/simulation/submodules" 0 0 "Shell" 0 -1 1494168096567 ""}
{ "Info" "" "" "2017.05.07.09:41:36 Info: avalon_st_adapter: \"mm_interconnect_0\" instantiated altera_avalon_st_adapter \"avalon_st_adapter\"" {  } {  } 0 0 "2017.05.07.09:41:36 Info: avalon_st_adapter: \"mm_interconnect_0\" instantiated altera_avalon_st_adapter \"avalon_st_adapter\"" 0 0 "Shell" 0 -1 1494168096606 ""}
{ "Info" "" "" "2017.05.07.09:41:36 Info: avalon_st_adapter_001: \"mm_interconnect_0\" instantiated altera_avalon_st_adapter \"avalon_st_adapter_001\"" {  } {  } 0 0 "2017.05.07.09:41:36 Info: avalon_st_adapter_001: \"mm_interconnect_0\" instantiated altera_avalon_st_adapter \"avalon_st_adapter_001\"" 0 0 "Shell" 0 -1 1494168096649 ""}
{ "Info" "" "" "2017.05.07.09:41:36 Info: hps_0_f2h_axi_slave_agent: \"mm_interconnect_1\" instantiated altera_merlin_axi_slave_ni \"hps_0_f2h_axi_slave_agent\"" {  } {  } 0 0 "2017.05.07.09:41:36 Info: hps_0_f2h_axi_slave_agent: \"mm_interconnect_1\" instantiated altera_merlin_axi_slave_ni \"hps_0_f2h_axi_slave_agent\"" 0 0 "Shell" 0 -1 1494168096653 ""}
{ "Info" "altera_merlin_burst_uncompressor.sv" "" "2017.05.07.09:41:36 Info: Reusing file /home/sebastian/workspace/verilog/my_first_hps-fpga_base/soc_system/simulation/submodules" {  } {  } 0 0 "2017.05.07.09:41:36 Info: Reusing file /home/sebastian/workspace/verilog/my_first_hps-fpga_base/soc_system/simulation/submodules" 0 0 "Shell" 0 -1 1494168096654 ""}
{ "Info" "altera_avalon_sc_fifo.v" "" "2017.05.07.09:41:36 Info: Reusing file /home/sebastian/workspace/verilog/my_first_hps-fpga_base/soc_system/simulation/submodules" {  } {  } 0 0 "2017.05.07.09:41:36 Info: Reusing file /home/sebastian/workspace/verilog/my_first_hps-fpga_base/soc_system/simulation/submodules" 0 0 "Shell" 0 -1 1494168096655 ""}
{ "Info" "altera_merlin_address_alignment.sv" "" "2017.05.07.09:41:36 Info: Reusing file /home/sebastian/workspace/verilog/my_first_hps-fpga_base/soc_system/simulation/submodules" {  } {  } 0 0 "2017.05.07.09:41:36 Info: Reusing file /home/sebastian/workspace/verilog/my_first_hps-fpga_base/soc_system/simulation/submodules" 0 0 "Shell" 0 -1 1494168096656 ""}
{ "Info" "" "" "2017.05.07.09:41:36 Info: router: \"mm_interconnect_1\" instantiated altera_merlin_router \"router\"" {  } {  } 0 0 "2017.05.07.09:41:36 Info: router: \"mm_interconnect_1\" instantiated altera_merlin_router \"router\"" 0 0 "Shell" 0 -1 1494168096670 ""}
{ "Info" "" "" "2017.05.07.09:41:36 Info: router_001: \"mm_interconnect_1\" instantiated altera_merlin_router \"router_001\"" {  } {  } 0 0 "2017.05.07.09:41:36 Info: router_001: \"mm_interconnect_1\" instantiated altera_merlin_router \"router_001\"" 0 0 "Shell" 0 -1 1494168096684 ""}
{ "Info" "" "" "2017.05.07.09:41:36 Info: cmd_demux: \"mm_interconnect_1\" instantiated altera_merlin_demultiplexer \"cmd_demux\"" {  } {  } 0 0 "2017.05.07.09:41:36 Info: cmd_demux: \"mm_interconnect_1\" instantiated altera_merlin_demultiplexer \"cmd_demux\"" 0 0 "Shell" 0 -1 1494168096692 ""}
{ "Info" "" "" "2017.05.07.09:41:36 Info: cmd_mux: \"mm_interconnect_1\" instantiated altera_merlin_multiplexer \"cmd_mux\"" {  } {  } 0 0 "2017.05.07.09:41:36 Info: cmd_mux: \"mm_interconnect_1\" instantiated altera_merlin_multiplexer \"cmd_mux\"" 0 0 "Shell" 0 -1 1494168096716 ""}
{ "Info" "altera_merlin_arbitrator.sv" "" "2017.05.07.09:41:36 Info: Reusing file /home/sebastian/workspace/verilog/my_first_hps-fpga_base/soc_system/simulation/submodules" {  } {  } 0 0 "2017.05.07.09:41:36 Info: Reusing file /home/sebastian/workspace/verilog/my_first_hps-fpga_base/soc_system/simulation/submodules" 0 0 "Shell" 0 -1 1494168096717 ""}
{ "Info" "" "" "2017.05.07.09:41:36 Info: rsp_demux: \"mm_interconnect_1\" instantiated altera_merlin_demultiplexer \"rsp_demux\"" {  } {  } 0 0 "2017.05.07.09:41:36 Info: rsp_demux: \"mm_interconnect_1\" instantiated altera_merlin_demultiplexer \"rsp_demux\"" 0 0 "Shell" 0 -1 1494168096724 ""}
{ "Info" "" "" "2017.05.07.09:41:36 Info: rsp_mux: \"mm_interconnect_1\" instantiated altera_merlin_multiplexer \"rsp_mux\"" {  } {  } 0 0 "2017.05.07.09:41:36 Info: rsp_mux: \"mm_interconnect_1\" instantiated altera_merlin_multiplexer \"rsp_mux\"" 0 0 "Shell" 0 -1 1494168096748 ""}
{ "Info" "altera_merlin_arbitrator.sv" "" "2017.05.07.09:41:36 Info: Reusing file /home/sebastian/workspace/verilog/my_first_hps-fpga_base/soc_system/simulation/submodules" {  } {  } 0 0 "2017.05.07.09:41:36 Info: Reusing file /home/sebastian/workspace/verilog/my_first_hps-fpga_base/soc_system/simulation/submodules" 0 0 "Shell" 0 -1 1494168096750 ""}
{ "Info" "" "" "2017.05.07.09:41:36 Info: border: \"hps_io\" instantiated altera_interface_generator \"border\"" {  } {  } 0 0 "2017.05.07.09:41:36 Info: border: \"hps_io\" instantiated altera_interface_generator \"border\"" 0 0 "Shell" 0 -1 1494168096914 ""}
{ "Info" "verbosity_pkg.sv" "" "2017.05.07.09:41:36 Info: Reusing file /home/sebastian/workspace/verilog/my_first_hps-fpga_base/soc_system/simulation/submodules" {  } {  } 0 0 "2017.05.07.09:41:36 Info: Reusing file /home/sebastian/workspace/verilog/my_first_hps-fpga_base/soc_system/simulation/submodules" 0 0 "Shell" 0 -1 1494168096915 ""}
{ "Info" "avalon_utilities_pkg.sv" "" "2017.05.07.09:41:36 Info: Reusing file /home/sebastian/workspace/verilog/my_first_hps-fpga_base/soc_system/simulation/submodules" {  } {  } 0 0 "2017.05.07.09:41:36 Info: Reusing file /home/sebastian/workspace/verilog/my_first_hps-fpga_base/soc_system/simulation/submodules" 0 0 "Shell" 0 -1 1494168096915 ""}
{ "Info" "avalon_mm_pkg.sv" "" "2017.05.07.09:41:36 Info: Reusing file /home/sebastian/workspace/verilog/my_first_hps-fpga_base/soc_system/simulation/submodules" {  } {  } 0 0 "2017.05.07.09:41:36 Info: Reusing file /home/sebastian/workspace/verilog/my_first_hps-fpga_base/soc_system/simulation/submodules" 0 0 "Shell" 0 -1 1494168096916 ""}
{ "Info" "altera_avalon_mm_slave_bfm.sv" "" "2017.05.07.09:41:36 Info: Reusing file /home/sebastian/workspace/verilog/my_first_hps-fpga_base/soc_system/simulation/submodules" {  } {  } 0 0 "2017.05.07.09:41:36 Info: Reusing file /home/sebastian/workspace/verilog/my_first_hps-fpga_base/soc_system/simulation/submodules" 0 0 "Shell" 0 -1 1494168096917 ""}
{ "Info" "altera_avalon_interrupt_sink.sv" "" "2017.05.07.09:41:36 Info: Reusing file /home/sebastian/workspace/verilog/my_first_hps-fpga_base/soc_system/simulation/submodules" {  } {  } 0 0 "2017.05.07.09:41:36 Info: Reusing file /home/sebastian/workspace/verilog/my_first_hps-fpga_base/soc_system/simulation/submodules" 0 0 "Shell" 0 -1 1494168096918 ""}
{ "Info" "altera_avalon_clock_source.sv" "" "2017.05.07.09:41:36 Info: Reusing file /home/sebastian/workspace/verilog/my_first_hps-fpga_base/soc_system/simulation/submodules" {  } {  } 0 0 "2017.05.07.09:41:36 Info: Reusing file /home/sebastian/workspace/verilog/my_first_hps-fpga_base/soc_system/simulation/submodules" 0 0 "Shell" 0 -1 1494168096919 ""}
{ "Info" "altera_avalon_reset_source.sv" "" "2017.05.07.09:41:36 Info: Reusing file /home/sebastian/workspace/verilog/my_first_hps-fpga_base/soc_system/simulation/submodules" {  } {  } 0 0 "2017.05.07.09:41:36 Info: Reusing file /home/sebastian/workspace/verilog/my_first_hps-fpga_base/soc_system/simulation/submodules" 0 0 "Shell" 0 -1 1494168096919 ""}
{ "Info" "" "" "2017.05.07.09:41:36 Info: error_adapter_0: \"avalon_st_adapter\" instantiated error_adapter \"error_adapter_0\"" {  } {  } 0 0 "2017.05.07.09:41:36 Info: error_adapter_0: \"avalon_st_adapter\" instantiated error_adapter \"error_adapter_0\"" 0 0 "Shell" 0 -1 1494168096926 ""}
{ "Info" "" "" "2017.05.07.09:41:36 Info: error_adapter_0: \"avalon_st_adapter_001\" instantiated error_adapter \"error_adapter_0\"" {  } {  } 0 0 "2017.05.07.09:41:36 Info: error_adapter_0: \"avalon_st_adapter_001\" instantiated error_adapter \"error_adapter_0\"" 0 0 "Shell" 0 -1 1494168096932 ""}
{ "Info" "" "" "2017.05.07.09:41:36 Info: soc_system: Done \"soc_system\" with 60 modules, 100 files" {  } {  } 0 0 "2017.05.07.09:41:36 Info: soc_system: Done \"soc_system\" with 60 modules, 100 files" 0 0 "Shell" 0 -1 1494168096933 ""}
{ "Info" "" "" "2017.05.07.09:41:37 Info: qsys-generate succeeded." {  } {  } 0 0 "2017.05.07.09:41:37 Info: qsys-generate succeeded." 0 0 "Shell" 0 -1 1494168097038 ""}
{ "Info" "" "" "2017.05.07.09:41:37 Info: Finished: Create simulation model" {  } {  } 0 0 "2017.05.07.09:41:37 Info: Finished: Create simulation model" 0 0 "Shell" 0 -1 1494168097038 ""}
{ "Info" "" "" "2017.05.07.09:41:37 Info: Starting: Create Modelsim Project." {  } {  } 0 0 "2017.05.07.09:41:37 Info: Starting: Create Modelsim Project." 0 0 "Shell" 0 -1 1494168097039 ""}
{ "Info" " --use-relative-paths=true" "" "2017.05.07.09:41:37 Info: sim-script-gen --spd=/home/sebastian/workspace/verilog/my_first_hps-fpga_base/soc_system/soc_system.spd --output-directory=/home/sebastian/workspace/verilog/my_first_hps-fpga_base/soc_system/simulation" {  } {  } 0 0 "2017.05.07.09:41:37 Info: sim-script-gen --spd=/home/sebastian/workspace/verilog/my_first_hps-fpga_base/soc_system/soc_system.spd --output-directory=/home/sebastian/workspace/verilog/my_first_hps-fpga_base/soc_system/simulation" 0 0 "Shell" 0 -1 1494168097039 ""}
{ "Info" " --use-relative-paths=true" "" "2017.05.07.09:41:37 Info: Doing: ip-make-simscript --spd=/home/sebastian/workspace/verilog/my_first_hps-fpga_base/soc_system/soc_system.spd --output-directory=/home/sebastian/workspace/verilog/my_first_hps-fpga_base/soc_system/simulation" {  } {  } 0 0 "2017.05.07.09:41:37 Info: Doing: ip-make-simscript --spd=/home/sebastian/workspace/verilog/my_first_hps-fpga_base/soc_system/soc_system.spd --output-directory=/home/sebastian/workspace/verilog/my_first_hps-fpga_base/soc_system/simulation" 0 0 "Shell" 0 -1 1494168097048 ""}
{ "Info" " directory:" "" "2017.05.07.09:41:38 Info: Generating the following file(s) for MODELSIM simulator in /home/sebastian/workspace/verilog/my_first_hps-fpga_base/soc_system/simulation" {  } {  } 0 0 "2017.05.07.09:41:38 Info: Generating the following file(s) for MODELSIM simulator in /home/sebastian/workspace/verilog/my_first_hps-fpga_base/soc_system/simulation" 0 0 "Shell" 0 -1 1494168098639 ""}
{ "Info" "msim_setup.tcl" "" "2017.05.07.09:41:38 Info:     mentor" {  } {  } 0 0 "2017.05.07.09:41:38 Info:     mentor" 0 0 "Shell" 0 -1 1494168098675 ""}
{ "Info" " directory:" "" "2017.05.07.09:41:38 Info: Generating the following file(s) for VCS simulator in /home/sebastian/workspace/verilog/my_first_hps-fpga_base/soc_system/simulation" {  } {  } 0 0 "2017.05.07.09:41:38 Info: Generating the following file(s) for VCS simulator in /home/sebastian/workspace/verilog/my_first_hps-fpga_base/soc_system/simulation" 0 0 "Shell" 0 -1 1494168098690 ""}
{ "Info" "vcs_setup.sh" "" "2017.05.07.09:41:38 Info:     synopsys/vcs" {  } {  } 0 0 "2017.05.07.09:41:38 Info:     synopsys/vcs" 0 0 "Shell" 0 -1 1494168098704 ""}
{ "Info" " directory:" "" "2017.05.07.09:41:38 Info: Generating the following file(s) for VCSMX simulator in /home/sebastian/workspace/verilog/my_first_hps-fpga_base/soc_system/simulation" {  } {  } 0 0 "2017.05.07.09:41:38 Info: Generating the following file(s) for VCSMX simulator in /home/sebastian/workspace/verilog/my_first_hps-fpga_base/soc_system/simulation" 0 0 "Shell" 0 -1 1494168098728 ""}
{ "Info" "synopsys_sim.setup" "" "2017.05.07.09:41:38 Info:     synopsys/vcsmx" {  } {  } 0 0 "2017.05.07.09:41:38 Info:     synopsys/vcsmx" 0 0 "Shell" 0 -1 1494168098729 ""}
{ "Info" "vcsmx_setup.sh" "" "2017.05.07.09:41:38 Info:     synopsys/vcsmx" {  } {  } 0 0 "2017.05.07.09:41:38 Info:     synopsys/vcsmx" 0 0 "Shell" 0 -1 1494168098730 ""}
{ "Info" " directory:" "" "2017.05.07.09:41:38 Info: Generating the following file(s) for NCSIM simulator in /home/sebastian/workspace/verilog/my_first_hps-fpga_base/soc_system/simulation" {  } {  } 0 0 "2017.05.07.09:41:38 Info: Generating the following file(s) for NCSIM simulator in /home/sebastian/workspace/verilog/my_first_hps-fpga_base/soc_system/simulation" 0 0 "Shell" 0 -1 1494168098756 ""}
{ "Info" "cds.lib" "" "2017.05.07.09:41:38 Info:     cadence" {  } {  } 0 0 "2017.05.07.09:41:38 Info:     cadence" 0 0 "Shell" 0 -1 1494168098757 ""}
{ "Info" "hdl.var" "" "2017.05.07.09:41:38 Info:     cadence" {  } {  } 0 0 "2017.05.07.09:41:38 Info:     cadence" 0 0 "Shell" 0 -1 1494168098801 ""}
{ "Info" "ncsim_setup.sh" "" "2017.05.07.09:41:38 Info:     cadence" {  } {  } 0 0 "2017.05.07.09:41:38 Info:     cadence" 0 0 "Shell" 0 -1 1494168098802 ""}
{ "Info" " directory" "" "2017.05.07.09:41:38 Info:     54 .cds.lib files in cadence/cds_libs" {  } {  } 0 0 "2017.05.07.09:41:38 Info:     54 .cds.lib files in cadence/cds_libs" 0 0 "Shell" 0 -1 1494168098802 ""}
{ "Info" " directory:" "" "2017.05.07.09:41:38 Info: Generating the following file(s) for RIVIERA simulator in /home/sebastian/workspace/verilog/my_first_hps-fpga_base/soc_system/simulation" {  } {  } 0 0 "2017.05.07.09:41:38 Info: Generating the following file(s) for RIVIERA simulator in /home/sebastian/workspace/verilog/my_first_hps-fpga_base/soc_system/simulation" 0 0 "Shell" 0 -1 1494168098811 ""}
{ "Info" "rivierapro_setup.tcl" "" "2017.05.07.09:41:38 Info:     aldec" {  } {  } 0 0 "2017.05.07.09:41:38 Info:     aldec" 0 0 "Shell" 0 -1 1494168098815 ""}
{ "Info" "." "" "2017.05.07.09:41:38 Info: For information on how to simulate your IP, see the explanatory comments in the simulator-specific subdirectories under /home/sebastian/workspace/verilog/my_first_hps-fpga_base/soc_system/simulation" {  } {  } 0 0 "2017.05.07.09:41:38 Info: For information on how to simulate your IP, see the explanatory comments in the simulator-specific subdirectories under /home/sebastian/workspace/verilog/my_first_hps-fpga_base/soc_system/simulation" 0 0 "Shell" 0 -1 1494168098816 ""}
{ "Info" "" "" "2017.05.07.09:41:38 Info: Regenerate these scripts whenever you make any change to any Quartus-generated IP in your project." {  } {  } 0 0 "2017.05.07.09:41:38 Info: Regenerate these scripts whenever you make any change to any Quartus-generated IP in your project." 0 0 "Shell" 0 -1 1494168098816 ""}
{ "Info" "" "" "2017.05.07.09:41:38 Info: Finished: Create Modelsim Project." {  } {  } 0 0 "2017.05.07.09:41:38 Info: Finished: Create Modelsim Project." 0 0 "Shell" 0 -1 1494168098816 ""}
{ "Info" "" "" "2017.05.07.09:41:38 Info: Starting: Create block symbol file (.bsf)" {  } {  } 0 0 "2017.05.07.09:41:38 Info: Starting: Create block symbol file (.bsf)" 0 0 "Shell" 0 -1 1494168098816 ""}
{ "Info" "soc_system --family="Cyclone V" --part=5CSEMA4U23C6" "" "2017.05.07.09:41:38 Info: qsys-generate /home/sebastian/workspace/verilog/my_first_hps-fpga_base/soc_system.qsys --block-symbol-file --output-directory=/home/sebastian/workspace/verilog/my_first_hps-fpga_base" {  } {  } 0 0 "2017.05.07.09:41:38 Info: qsys-generate /home/sebastian/workspace/verilog/my_first_hps-fpga_base/soc_system.qsys --block-symbol-file --output-directory=/home/sebastian/workspace/verilog/my_first_hps-fpga_base" 0 0 "Shell" 0 -1 1494168098817 ""}
{ "Info" "soc_system.qsys" "" "2017.05.07.09:41:38 Info: Loading my_first_hps-fpga_base" {  } {  } 0 0 "2017.05.07.09:41:38 Info: Loading my_first_hps-fpga_base" 0 0 "Shell" 0 -1 1494168098823 ""}
{ "Info" "" "" "2017.05.07.09:41:38 Info: Reading input file" {  } {  } 0 0 "2017.05.07.09:41:38 Info: Reading input file" 0 0 "Shell" 0 -1 1494168098854 ""}
{ "Info" "" "" "2017.05.07.09:41:38 Info: Adding clk_0 \[clock_source 16.1\]" {  } {  } 0 0 "2017.05.07.09:41:38 Info: Adding clk_0 \[clock_source 16.1\]" 0 0 "Shell" 0 -1 1494168098857 ""}
{ "Info" "" "" "2017.05.07.09:41:38 Info: Parameterizing module clk_0" {  } {  } 0 0 "2017.05.07.09:41:38 Info: Parameterizing module clk_0" 0 0 "Shell" 0 -1 1494168098858 ""}
{ "Info" "" "" "2017.05.07.09:41:38 Info: Adding fpga_only_master \[altera_jtag_avalon_master 16.1\]" {  } {  } 0 0 "2017.05.07.09:41:38 Info: Adding fpga_only_master \[altera_jtag_avalon_master 16.1\]" 0 0 "Shell" 0 -1 1494168098859 ""}
{ "Info" "" "" "2017.05.07.09:41:38 Info: Parameterizing module fpga_only_master" {  } {  } 0 0 "2017.05.07.09:41:38 Info: Parameterizing module fpga_only_master" 0 0 "Shell" 0 -1 1494168098860 ""}
{ "Info" "" "" "2017.05.07.09:41:38 Info: Adding hps_0 \[altera_hps 16.1\]" {  } {  } 0 0 "2017.05.07.09:41:38 Info: Adding hps_0 \[altera_hps 16.1\]" 0 0 "Shell" 0 -1 1494168098861 ""}
{ "Info" "" "" "2017.05.07.09:41:38 Info: Parameterizing module hps_0" {  } {  } 0 0 "2017.05.07.09:41:38 Info: Parameterizing module hps_0" 0 0 "Shell" 0 -1 1494168098867 ""}
{ "Info" "" "" "2017.05.07.09:41:38 Info: Adding hps_only_master \[altera_jtag_avalon_master 16.1\]" {  } {  } 0 0 "2017.05.07.09:41:38 Info: Adding hps_only_master \[altera_jtag_avalon_master 16.1\]" 0 0 "Shell" 0 -1 1494168098877 ""}
{ "Info" "" "" "2017.05.07.09:41:38 Info: Parameterizing module hps_only_master" {  } {  } 0 0 "2017.05.07.09:41:38 Info: Parameterizing module hps_only_master" 0 0 "Shell" 0 -1 1494168098877 ""}
{ "Info" "" "" "2017.05.07.09:41:38 Info: Adding intr_capturer_0 \[intr_capturer 100.99.98.97\]" {  } {  } 0 0 "2017.05.07.09:41:38 Info: Adding intr_capturer_0 \[intr_capturer 100.99.98.97\]" 0 0 "Shell" 0 -1 1494168098878 ""}
{ "Info" "" "" "2017.05.07.09:41:38 Info: Parameterizing module intr_capturer_0" {  } {  } 0 0 "2017.05.07.09:41:38 Info: Parameterizing module intr_capturer_0" 0 0 "Shell" 0 -1 1494168098879 ""}
{ "Info" "" "" "2017.05.07.09:41:38 Info: Adding jtag_uart \[altera_avalon_jtag_uart 16.1\]" {  } {  } 0 0 "2017.05.07.09:41:38 Info: Adding jtag_uart \[altera_avalon_jtag_uart 16.1\]" 0 0 "Shell" 0 -1 1494168098880 ""}
{ "Info" "" "" "2017.05.07.09:41:38 Info: Parameterizing module jtag_uart" {  } {  } 0 0 "2017.05.07.09:41:38 Info: Parameterizing module jtag_uart" 0 0 "Shell" 0 -1 1494168098880 ""}
{ "Info" "" "" "2017.05.07.09:41:38 Info: Adding onchip_memory2_0 \[altera_avalon_onchip_memory2 16.1\]" {  } {  } 0 0 "2017.05.07.09:41:38 Info: Adding onchip_memory2_0 \[altera_avalon_onchip_memory2 16.1\]" 0 0 "Shell" 0 -1 1494168098881 ""}
{ "Info" "" "" "2017.05.07.09:41:38 Info: Parameterizing module onchip_memory2_0" {  } {  } 0 0 "2017.05.07.09:41:38 Info: Parameterizing module onchip_memory2_0" 0 0 "Shell" 0 -1 1494168098882 ""}
{ "Info" "" "" "2017.05.07.09:41:38 Info: Adding sysid_qsys \[altera_avalon_sysid_qsys 16.1\]" {  } {  } 0 0 "2017.05.07.09:41:38 Info: Adding sysid_qsys \[altera_avalon_sysid_qsys 16.1\]" 0 0 "Shell" 0 -1 1494168098883 ""}
{ "Info" "" "" "2017.05.07.09:41:38 Info: Parameterizing module sysid_qsys" {  } {  } 0 0 "2017.05.07.09:41:38 Info: Parameterizing module sysid_qsys" 0 0 "Shell" 0 -1 1494168098883 ""}
{ "Info" "" "" "2017.05.07.09:41:38 Info: Building connections" {  } {  } 0 0 "2017.05.07.09:41:38 Info: Building connections" 0 0 "Shell" 0 -1 1494168098884 ""}
{ "Info" "" "" "2017.05.07.09:41:38 Info: Parameterizing connections" {  } {  } 0 0 "2017.05.07.09:41:38 Info: Parameterizing connections" 0 0 "Shell" 0 -1 1494168098888 ""}
{ "Info" "" "" "2017.05.07.09:41:38 Info: Validating" {  } {  } 0 0 "2017.05.07.09:41:38 Info: Validating" 0 0 "Shell" 0 -1 1494168098889 ""}
{ "Info" "" "" "2017.05.07.09:41:49 Info: Done reading input file" {  } {  } 0 0 "2017.05.07.09:41:49 Info: Done reading input file" 0 0 "Shell" 0 -1 1494168109965 ""}
{ "Info" "" "" "2017.05.07.09:41:52 Info: soc_system.hps_0: HPS Main PLL counter settings: n = 0  m = 73" {  } {  } 0 0 "2017.05.07.09:41:52 Info: soc_system.hps_0: HPS Main PLL counter settings: n = 0  m = 73" 0 0 "Shell" 0 -1 1494168112886 ""}
{ "Info" "" "" "2017.05.07.09:41:52 Info: soc_system.hps_0: HPS peripherial PLL counter settings: n = 0  m = 39" {  } {  } 0 0 "2017.05.07.09:41:52 Info: soc_system.hps_0: HPS peripherial PLL counter settings: n = 0  m = 39" 0 0 "Shell" 0 -1 1494168112886 ""}
{ "Warning" "HPS-to-FPGA user 0 clock frequency" (desired_cfg_clk_mhz) requested 100.0 MHz, but only achieved 97.368421 MHz\n2017.05.07.09:41:52 Warning: soc_system.hps_0: 1 or more output clock frequencies cannot be achieved precisely, consider revising desired output clock frequencies." "" "2017.05.07.09:41:52 Warning: soc_system.hps_0: \"Configuration" {  } {  } 0 0 "2017.05.07.09:41:52 Warning: soc_system.hps_0: \"Configuration" 0 0 "Shell" 0 -1 1494168112890 ""}
{ "Info" "" "" "2017.05.07.09:41:52 Info: soc_system.jtag_uart: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board" {  } {  } 0 0 "2017.05.07.09:41:52 Info: soc_system.jtag_uart: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board" 0 0 "Shell" 0 -1 1494168112905 ""}
{ "Info" "" "" "2017.05.07.09:41:52 Info: soc_system.sysid_qsys: System ID is not assigned automatically. Edit the System ID parameter to provide a unique ID" {  } {  } 0 0 "2017.05.07.09:41:52 Info: soc_system.sysid_qsys: System ID is not assigned automatically. Edit the System ID parameter to provide a unique ID" 0 0 "Shell" 0 -1 1494168112906 ""}
{ "Info" "" "" "2017.05.07.09:41:52 Info: soc_system.sysid_qsys: Time stamp will be automatically updated when this component is generated." {  } {  } 0 0 "2017.05.07.09:41:52 Info: soc_system.sysid_qsys: Time stamp will be automatically updated when this component is generated." 0 0 "Shell" 0 -1 1494168112906 ""}
{ "Info" "" "" "2017.05.07.09:41:53 Info: qsys-generate succeeded." {  } {  } 0 0 "2017.05.07.09:41:53 Info: qsys-generate succeeded." 0 0 "Shell" 0 -1 1494168113707 ""}
{ "Info" "" "" "2017.05.07.09:41:53 Info: Finished: Create block symbol file (.bsf)" {  } {  } 0 0 "2017.05.07.09:41:53 Info: Finished: Create block symbol file (.bsf)" 0 0 "Shell" 0 -1 1494168113707 ""}
{ "Info" "" "" "2017.05.07.09:41:53 Info:" {  } {  } 0 0 "2017.05.07.09:41:53 Info:" 0 0 "Shell" 0 -1 1494168113707 ""}
{ "Info" "" "" "2017.05.07.09:41:53 Info: Starting: Create HDL design files for synthesis" {  } {  } 0 0 "2017.05.07.09:41:53 Info: Starting: Create HDL design files for synthesis" 0 0 "Shell" 0 -1 1494168113708 ""}
{ "Info" "synthesis --family="Cyclone V" --part=5CSEMA4U23C6" "" "2017.05.07.09:41:53 Info: qsys-generate /home/sebastian/workspace/verilog/my_first_hps-fpga_base/soc_system.qsys --synthesis=VERILOG --output-directory=/home/sebastian/workspace/verilog/my_first_hps-fpga_base/soc_system" {  } {  } 0 0 "2017.05.07.09:41:53 Info: qsys-generate /home/sebastian/workspace/verilog/my_first_hps-fpga_base/soc_system.qsys --synthesis=VERILOG --output-directory=/home/sebastian/workspace/verilog/my_first_hps-fpga_base/soc_system" 0 0 "Shell" 0 -1 1494168113709 ""}
{ "Info" "soc_system.qsys" "" "2017.05.07.09:41:53 Info: Loading my_first_hps-fpga_base" {  } {  } 0 0 "2017.05.07.09:41:53 Info: Loading my_first_hps-fpga_base" 0 0 "Shell" 0 -1 1494168113715 ""}
{ "Info" "" "" "2017.05.07.09:41:53 Info: Reading input file" {  } {  } 0 0 "2017.05.07.09:41:53 Info: Reading input file" 0 0 "Shell" 0 -1 1494168113733 ""}
{ "Info" "" "" "2017.05.07.09:41:53 Info: Adding clk_0 \[clock_source 16.1\]" {  } {  } 0 0 "2017.05.07.09:41:53 Info: Adding clk_0 \[clock_source 16.1\]" 0 0 "Shell" 0 -1 1494168113737 ""}
{ "Info" "" "" "2017.05.07.09:41:53 Info: Parameterizing module clk_0" {  } {  } 0 0 "2017.05.07.09:41:53 Info: Parameterizing module clk_0" 0 0 "Shell" 0 -1 1494168113738 ""}
{ "Info" "" "" "2017.05.07.09:41:53 Info: Adding fpga_only_master \[altera_jtag_avalon_master 16.1\]" {  } {  } 0 0 "2017.05.07.09:41:53 Info: Adding fpga_only_master \[altera_jtag_avalon_master 16.1\]" 0 0 "Shell" 0 -1 1494168113739 ""}
{ "Info" "" "" "2017.05.07.09:41:53 Info: Parameterizing module fpga_only_master" {  } {  } 0 0 "2017.05.07.09:41:53 Info: Parameterizing module fpga_only_master" 0 0 "Shell" 0 -1 1494168113739 ""}
{ "Info" "" "" "2017.05.07.09:41:53 Info: Adding hps_0 \[altera_hps 16.1\]" {  } {  } 0 0 "2017.05.07.09:41:53 Info: Adding hps_0 \[altera_hps 16.1\]" 0 0 "Shell" 0 -1 1494168113740 ""}
{ "Info" "" "" "2017.05.07.09:41:53 Info: Parameterizing module hps_0" {  } {  } 0 0 "2017.05.07.09:41:53 Info: Parameterizing module hps_0" 0 0 "Shell" 0 -1 1494168113745 ""}
{ "Info" "" "" "2017.05.07.09:41:53 Info: Adding hps_only_master \[altera_jtag_avalon_master 16.1\]" {  } {  } 0 0 "2017.05.07.09:41:53 Info: Adding hps_only_master \[altera_jtag_avalon_master 16.1\]" 0 0 "Shell" 0 -1 1494168113753 ""}
{ "Info" "" "" "2017.05.07.09:41:53 Info: Parameterizing module hps_only_master" {  } {  } 0 0 "2017.05.07.09:41:53 Info: Parameterizing module hps_only_master" 0 0 "Shell" 0 -1 1494168113753 ""}
{ "Info" "" "" "2017.05.07.09:41:53 Info: Adding intr_capturer_0 \[intr_capturer 100.99.98.97\]" {  } {  } 0 0 "2017.05.07.09:41:53 Info: Adding intr_capturer_0 \[intr_capturer 100.99.98.97\]" 0 0 "Shell" 0 -1 1494168113754 ""}
{ "Info" "" "" "2017.05.07.09:41:53 Info: Parameterizing module intr_capturer_0" {  } {  } 0 0 "2017.05.07.09:41:53 Info: Parameterizing module intr_capturer_0" 0 0 "Shell" 0 -1 1494168113754 ""}
{ "Info" "" "" "2017.05.07.09:41:53 Info: Adding jtag_uart \[altera_avalon_jtag_uart 16.1\]" {  } {  } 0 0 "2017.05.07.09:41:53 Info: Adding jtag_uart \[altera_avalon_jtag_uart 16.1\]" 0 0 "Shell" 0 -1 1494168113755 ""}
{ "Info" "" "" "2017.05.07.09:41:53 Info: Parameterizing module jtag_uart" {  } {  } 0 0 "2017.05.07.09:41:53 Info: Parameterizing module jtag_uart" 0 0 "Shell" 0 -1 1494168113755 ""}
{ "Info" "" "" "2017.05.07.09:41:53 Info: Adding onchip_memory2_0 \[altera_avalon_onchip_memory2 16.1\]" {  } {  } 0 0 "2017.05.07.09:41:53 Info: Adding onchip_memory2_0 \[altera_avalon_onchip_memory2 16.1\]" 0 0 "Shell" 0 -1 1494168113756 ""}
{ "Info" "" "" "2017.05.07.09:41:53 Info: Parameterizing module onchip_memory2_0" {  } {  } 0 0 "2017.05.07.09:41:53 Info: Parameterizing module onchip_memory2_0" 0 0 "Shell" 0 -1 1494168113757 ""}
{ "Info" "" "" "2017.05.07.09:41:53 Info: Adding sysid_qsys \[altera_avalon_sysid_qsys 16.1\]" {  } {  } 0 0 "2017.05.07.09:41:53 Info: Adding sysid_qsys \[altera_avalon_sysid_qsys 16.1\]" 0 0 "Shell" 0 -1 1494168113757 ""}
{ "Info" "" "" "2017.05.07.09:41:53 Info: Parameterizing module sysid_qsys" {  } {  } 0 0 "2017.05.07.09:41:53 Info: Parameterizing module sysid_qsys" 0 0 "Shell" 0 -1 1494168113758 ""}
{ "Info" "" "" "2017.05.07.09:41:53 Info: Building connections" {  } {  } 0 0 "2017.05.07.09:41:53 Info: Building connections" 0 0 "Shell" 0 -1 1494168113758 ""}
{ "Info" "" "" "2017.05.07.09:41:53 Info: Parameterizing connections" {  } {  } 0 0 "2017.05.07.09:41:53 Info: Parameterizing connections" 0 0 "Shell" 0 -1 1494168113760 ""}
{ "Info" "" "" "2017.05.07.09:41:53 Info: Validating" {  } {  } 0 0 "2017.05.07.09:41:53 Info: Validating" 0 0 "Shell" 0 -1 1494168113761 ""}
{ "Info" "" "" "2017.05.07.09:42:03 Info: Done reading input file" {  } {  } 0 0 "2017.05.07.09:42:03 Info: Done reading input file" 0 0 "Shell" 0 -1 1494168123577 ""}
{ "Info" "" "" "2017.05.07.09:42:06 Info: soc_system.hps_0: HPS Main PLL counter settings: n = 0  m = 73" {  } {  } 0 0 "2017.05.07.09:42:06 Info: soc_system.hps_0: HPS Main PLL counter settings: n = 0  m = 73" 0 0 "Shell" 0 -1 1494168126375 ""}
{ "Info" "" "" "2017.05.07.09:42:06 Info: soc_system.hps_0: HPS peripherial PLL counter settings: n = 0  m = 39" {  } {  } 0 0 "2017.05.07.09:42:06 Info: soc_system.hps_0: HPS peripherial PLL counter settings: n = 0  m = 39" 0 0 "Shell" 0 -1 1494168126375 ""}
{ "Warning" "HPS-to-FPGA user 0 clock frequency" (desired_cfg_clk_mhz) requested 100.0 MHz, but only achieved 97.368421 MHz" "" "2017.05.07.09:42:06 Warning: soc_system.hps_0: \"Configuration" {  } {  } 0 0 "2017.05.07.09:42:06 Warning: soc_system.hps_0: \"Configuration" 0 0 "Shell" 0 -1 1494168126375 ""}
{ "Warning" "" "" "2017.05.07.09:42:06 Warning: soc_system.hps_0: 1 or more output clock frequencies cannot be achieved precisely, consider revising desired output clock frequencies." {  } {  } 0 0 "2017.05.07.09:42:06 Warning: soc_system.hps_0: 1 or more output clock frequencies cannot be achieved precisely, consider revising desired output clock frequencies." 0 0 "Shell" 0 -1 1494168126375 ""}
{ "Info" "" "" "2017.05.07.09:42:06 Info: soc_system.jtag_uart: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board" {  } {  } 0 0 "2017.05.07.09:42:06 Info: soc_system.jtag_uart: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board" 0 0 "Shell" 0 -1 1494168126380 ""}
{ "Info" "" "" "2017.05.07.09:42:06 Info: soc_system.sysid_qsys: System ID is not assigned automatically. Edit the System ID parameter to provide a unique ID" {  } {  } 0 0 "2017.05.07.09:42:06 Info: soc_system.sysid_qsys: System ID is not assigned automatically. Edit the System ID parameter to provide a unique ID" 0 0 "Shell" 0 -1 1494168126381 ""}
{ "Info" "" "" "2017.05.07.09:42:06 Info: soc_system.sysid_qsys: Time stamp will be automatically updated when this component is generated." {  } {  } 0 0 "2017.05.07.09:42:06 Info: soc_system.sysid_qsys: Time stamp will be automatically updated when this component is generated." 0 0 "Shell" 0 -1 1494168126388 ""}
{ "Info" "" "" "2017.05.07.09:42:36 Info: soc_system: Generating soc_system \"soc_system\" for QUARTUS_SYNTH" {  } {  } 0 0 "2017.05.07.09:42:36 Info: soc_system: Generating soc_system \"soc_system\" for QUARTUS_SYNTH" 0 0 "Shell" 0 -1 1494168156518 ""}
{ "Info" "" "" "2017.05.07.09:42:41 Info: Interconnect is inserted between master hps_only_master.master and slave hps_0.f2h_axi_slave because the master is of type avalon and the slave is of type axi." {  } {  } 0 0 "2017.05.07.09:42:41 Info: Interconnect is inserted between master hps_only_master.master and slave hps_0.f2h_axi_slave because the master is of type avalon and the slave is of type axi." 0 0 "Shell" 0 -1 1494168161034 ""}
{ "Warning" "" "" "2017.05.07.09:42:41 Warning: hps_0.f2h_irq0: Cannot connect clock for irq_mapper.sender" {  } {  } 0 0 "2017.05.07.09:42:41 Warning: hps_0.f2h_irq0: Cannot connect clock for irq_mapper.sender" 0 0 "Shell" 0 -1 1494168161367 ""}
{ "Warning" "" "" "2017.05.07.09:42:41 Warning: hps_0.f2h_irq0: Cannot connect reset for irq_mapper.sender" {  } {  } 0 0 "2017.05.07.09:42:41 Warning: hps_0.f2h_irq0: Cannot connect reset for irq_mapper.sender" 0 0 "Shell" 0 -1 1494168161368 ""}
{ "Warning" "" "" "2017.05.07.09:42:41 Warning: hps_0.f2h_irq1: Cannot connect clock for irq_mapper_001.sender" {  } {  } 0 0 "2017.05.07.09:42:41 Warning: hps_0.f2h_irq1: Cannot connect clock for irq_mapper_001.sender" 0 0 "Shell" 0 -1 1494168161369 ""}
{ "Warning" "" "" "2017.05.07.09:42:41 Warning: hps_0.f2h_irq1: Cannot connect reset for irq_mapper_001.sender" {  } {  } 0 0 "2017.05.07.09:42:41 Warning: hps_0.f2h_irq1: Cannot connect reset for irq_mapper_001.sender" 0 0 "Shell" 0 -1 1494168161369 ""}
{ "Info" "" "" "2017.05.07.09:42:45 Info: fpga_only_master: \"soc_system\" instantiated altera_jtag_avalon_master \"fpga_only_master\"" {  } {  } 0 0 "2017.05.07.09:42:45 Info: fpga_only_master: \"soc_system\" instantiated altera_jtag_avalon_master \"fpga_only_master\"" 0 0 "Shell" 0 -1 1494168165811 ""}
{ "Info" "" "" "2017.05.07.09:42:45 Info: hps_0: \"Running  for module: hps_0\"" {  } {  } 0 0 "2017.05.07.09:42:45 Info: hps_0: \"Running  for module: hps_0\"" 0 0 "Shell" 0 -1 1494168165812 ""}
{ "Info" "" "" "2017.05.07.09:42:46 Info: hps_0: HPS Main PLL counter settings: n = 0  m = 73" {  } {  } 0 0 "2017.05.07.09:42:46 Info: hps_0: HPS Main PLL counter settings: n = 0  m = 73" 0 0 "Shell" 0 -1 1494168166788 ""}
{ "Info" "" "" "2017.05.07.09:42:47 Info: hps_0: HPS peripherial PLL counter settings: n = 0  m = 39" {  } {  } 0 0 "2017.05.07.09:42:47 Info: hps_0: HPS peripherial PLL counter settings: n = 0  m = 39" 0 0 "Shell" 0 -1 1494168167552 ""}
{ "Warning" "HPS-to-FPGA user 0 clock frequency" (desired_cfg_clk_mhz) requested 100.0 MHz, but only achieved 97.368421 MHz" "" "2017.05.07.09:42:47 Warning: hps_0: \"Configuration" {  } {  } 0 0 "2017.05.07.09:42:47 Warning: hps_0: \"Configuration" 0 0 "Shell" 0 -1 1494168167557 ""}
{ "Warning" "" "" "2017.05.07.09:42:47 Warning: hps_0: 1 or more output clock frequencies cannot be achieved precisely, consider revising desired output clock frequencies." {  } {  } 0 0 "2017.05.07.09:42:47 Warning: hps_0: 1 or more output clock frequencies cannot be achieved precisely, consider revising desired output clock frequencies." 0 0 "Shell" 0 -1 1494168167558 ""}
{ "Info" "" "" "2017.05.07.09:42:48 Info: hps_0: \"soc_system\" instantiated altera_hps \"hps_0\"" {  } {  } 0 0 "2017.05.07.09:42:48 Info: hps_0: \"soc_system\" instantiated altera_hps \"hps_0\"" 0 0 "Shell" 0 -1 1494168168268 ""}
{ "Info" "" "" "2017.05.07.09:42:48 Info: intr_capturer_0: \"soc_system\" instantiated intr_capturer \"intr_capturer_0\"" {  } {  } 0 0 "2017.05.07.09:42:48 Info: intr_capturer_0: \"soc_system\" instantiated intr_capturer \"intr_capturer_0\"" 0 0 "Shell" 0 -1 1494168168269 ""}
{ "Info" "" "" "2017.05.07.09:42:48 Info: jtag_uart: Starting RTL generation for module 'soc_system_jtag_uart'" {  } {  } 0 0 "2017.05.07.09:42:48 Info: jtag_uart: Starting RTL generation for module 'soc_system_jtag_uart'" 0 0 "Shell" 0 -1 1494168168271 ""}
{ "Info" "soc_system_jtag_uart_component_configuration.pl  --do_build_sim=0  ]" "" "2017.05.07.09:42:48 Info: jtag_uart:   Generation command is \[exec /home/sebastian/intelFPGA_lite/16.1/quartus/linux64/perl/bin/perl -I /home/sebastian/intelFPGA_lite/16.1/quartus/linux64/perl/lib -I /home/sebastian/intelFPGA_lite/16.1/quartus/sopc_builder/bin/europa -I /home/sebastian/intelFPGA_lite/16.1/quartus/sopc_builder/bin/perl_lib -I /home/sebastian/intelFPGA_lite/16.1/quartus/sopc_builder/bin -I /home/sebastian/intelFPGA_lite/16.1/quartus/../ip/altera/sopc_builder_ip/common -I /home/sebastian/intelFPGA_lite/16.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart -- /home/sebastian/intelFPGA_lite/16.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart/generate_rtl.pl --name=soc_system_jtag_uart --dir=/tmp/alt7293_1946260776506984839.dir/0055_jtag_uart_gen/ --quartus_dir=/home/sebastian/intelFPGA_lite/16.1/quartus --verilog --config=/tmp/alt7293_1946260776506984839.dir/0055_jtag_uart_gen/" {  } {  } 0 0 "2017.05.07.09:42:48 Info: jtag_uart:   Generation command is \[exec /home/sebastian/intelFPGA_lite/16.1/quartus/linux64/perl/bin/perl -I /home/sebastian/intelFPGA_lite/16.1/quartus/linux64/perl/lib -I /home/sebastian/intelFPGA_lite/16.1/quartus/sopc_builder/bin/europa -I /home/sebastian/intelFPGA_lite/16.1/quartus/sopc_builder/bin/perl_lib -I /home/sebastian/intelFPGA_lite/16.1/quartus/sopc_builder/bin -I /home/sebastian/intelFPGA_lite/16.1/quartus/../ip/altera/sopc_builder_ip/common -I /home/sebastian/intelFPGA_lite/16.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart -- /home/sebastian/intelFPGA_lite/16.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart/generate_rtl.pl --name=soc_system_jtag_uart --dir=/tmp/alt7293_1946260776506984839.dir/0055_jtag_uart_gen/ --quartus_dir=/home/sebastian/intelFPGA_lite/16.1/quartus --verilog --config=/tmp/alt7293_1946260776506984839.dir/0055_jtag_uart_gen/" 0 0 "Shell" 0 -1 1494168168272 ""}
{ "Info" "" "" "2017.05.07.09:42:48 Info: jtag_uart: Done RTL generation for module 'soc_system_jtag_uart'" {  } {  } 0 0 "2017.05.07.09:42:48 Info: jtag_uart: Done RTL generation for module 'soc_system_jtag_uart'" 0 0 "Shell" 0 -1 1494168168534 ""}
{ "Info" "" "" "2017.05.07.09:42:48 Info: jtag_uart: \"soc_system\" instantiated altera_avalon_jtag_uart \"jtag_uart\"" {  } {  } 0 0 "2017.05.07.09:42:48 Info: jtag_uart: \"soc_system\" instantiated altera_avalon_jtag_uart \"jtag_uart\"" 0 0 "Shell" 0 -1 1494168168535 ""}
{ "Info" "" "" "2017.05.07.09:42:48 Info: onchip_memory2_0: Starting RTL generation for module 'soc_system_onchip_memory2_0'" {  } {  } 0 0 "2017.05.07.09:42:48 Info: onchip_memory2_0: Starting RTL generation for module 'soc_system_onchip_memory2_0'" 0 0 "Shell" 0 -1 1494168168537 ""}
{ "Info" "soc_system_onchip_memory2_0_component_configuration.pl  --do_build_sim=0  ]" "" "2017.05.07.09:42:48 Info: onchip_memory2_0:   Generation command is \[exec /home/sebastian/intelFPGA_lite/16.1/quartus/linux64/perl/bin/perl -I /home/sebastian/intelFPGA_lite/16.1/quartus/linux64/perl/lib -I /home/sebastian/intelFPGA_lite/16.1/quartus/sopc_builder/bin/europa -I /home/sebastian/intelFPGA_lite/16.1/quartus/sopc_builder/bin/perl_lib -I /home/sebastian/intelFPGA_lite/16.1/quartus/sopc_builder/bin -I /home/sebastian/intelFPGA_lite/16.1/quartus/../ip/altera/sopc_builder_ip/common -I /home/sebastian/intelFPGA_lite/16.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- /home/sebastian/intelFPGA_lite/16.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=soc_system_onchip_memory2_0 --dir=/tmp/alt7293_1946260776506984839.dir/0056_onchip_memory2_0_gen/ --quartus_dir=/home/sebastian/intelFPGA_lite/16.1/quartus --verilog --config=/tmp/alt7293_1946260776506984839.dir/0056_onchip_memory2_0_gen/" {  } {  } 0 0 "2017.05.07.09:42:48 Info: onchip_memory2_0:   Generation command is \[exec /home/sebastian/intelFPGA_lite/16.1/quartus/linux64/perl/bin/perl -I /home/sebastian/intelFPGA_lite/16.1/quartus/linux64/perl/lib -I /home/sebastian/intelFPGA_lite/16.1/quartus/sopc_builder/bin/europa -I /home/sebastian/intelFPGA_lite/16.1/quartus/sopc_builder/bin/perl_lib -I /home/sebastian/intelFPGA_lite/16.1/quartus/sopc_builder/bin -I /home/sebastian/intelFPGA_lite/16.1/quartus/../ip/altera/sopc_builder_ip/common -I /home/sebastian/intelFPGA_lite/16.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- /home/sebastian/intelFPGA_lite/16.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=soc_system_onchip_memory2_0 --dir=/tmp/alt7293_1946260776506984839.dir/0056_onchip_memory2_0_gen/ --quartus_dir=/home/sebastian/intelFPGA_lite/16.1/quartus --verilog --config=/tmp/alt7293_1946260776506984839.dir/0056_onchip_memory2_0_gen/" 0 0 "Shell" 0 -1 1494168168538 ""}
{ "Info" "" "" "2017.05.07.09:42:48 Info: onchip_memory2_0: Done RTL generation for module 'soc_system_onchip_memory2_0'" {  } {  } 0 0 "2017.05.07.09:42:48 Info: onchip_memory2_0: Done RTL generation for module 'soc_system_onchip_memory2_0'" 0 0 "Shell" 0 -1 1494168168895 ""}
{ "Info" "" "" "2017.05.07.09:42:48 Info: onchip_memory2_0: \"soc_system\" instantiated altera_avalon_onchip_memory2 \"onchip_memory2_0\"" {  } {  } 0 0 "2017.05.07.09:42:48 Info: onchip_memory2_0: \"soc_system\" instantiated altera_avalon_onchip_memory2 \"onchip_memory2_0\"" 0 0 "Shell" 0 -1 1494168168897 ""}
{ "Info" "" "" "2017.05.07.09:42:48 Info: sysid_qsys: \"soc_system\" instantiated altera_avalon_sysid_qsys \"sysid_qsys\"" {  } {  } 0 0 "2017.05.07.09:42:48 Info: sysid_qsys: \"soc_system\" instantiated altera_avalon_sysid_qsys \"sysid_qsys\"" 0 0 "Shell" 0 -1 1494168168900 ""}
{ "Info" "" "" "2017.05.07.09:42:49 Info: avalon_st_adapter: Inserting error_adapter: error_adapter_0" {  } {  } 0 0 "2017.05.07.09:42:49 Info: avalon_st_adapter: Inserting error_adapter: error_adapter_0" 0 0 "Shell" 0 -1 1494168169326 ""}
{ "Info" "" "" "2017.05.07.09:42:49 Info: avalon_st_adapter_001: Inserting error_adapter: error_adapter_0" {  } {  } 0 0 "2017.05.07.09:42:49 Info: avalon_st_adapter_001: Inserting error_adapter: error_adapter_0" 0 0 "Shell" 0 -1 1494168169386 ""}
{ "Info" "" "" "2017.05.07.09:42:49 Info: avalon_st_adapter_002: Inserting error_adapter: error_adapter_0" {  } {  } 0 0 "2017.05.07.09:42:49 Info: avalon_st_adapter_002: Inserting error_adapter: error_adapter_0" 0 0 "Shell" 0 -1 1494168169458 ""}
{ "Info" "" "" "2017.05.07.09:42:49 Info: avalon_st_adapter_003: Inserting error_adapter: error_adapter_0" {  } {  } 0 0 "2017.05.07.09:42:49 Info: avalon_st_adapter_003: Inserting error_adapter: error_adapter_0" 0 0 "Shell" 0 -1 1494168169554 ""}
{ "Info" "" "" "2017.05.07.09:42:50 Info: mm_interconnect_0: \"soc_system\" instantiated altera_mm_interconnect \"mm_interconnect_0\"" {  } {  } 0 0 "2017.05.07.09:42:50 Info: mm_interconnect_0: \"soc_system\" instantiated altera_mm_interconnect \"mm_interconnect_0\"" 0 0 "Shell" 0 -1 1494168170013 ""}
{ "Info" "" "" "2017.05.07.09:42:50 Info: mm_interconnect_1: \"soc_system\" instantiated altera_mm_interconnect \"mm_interconnect_1\"" {  } {  } 0 0 "2017.05.07.09:42:50 Info: mm_interconnect_1: \"soc_system\" instantiated altera_mm_interconnect \"mm_interconnect_1\"" 0 0 "Shell" 0 -1 1494168170188 ""}
{ "Info" "" "" "2017.05.07.09:42:50 Info: irq_mapper: \"soc_system\" instantiated altera_irq_mapper \"irq_mapper\"" {  } {  } 0 0 "2017.05.07.09:42:50 Info: irq_mapper: \"soc_system\" instantiated altera_irq_mapper \"irq_mapper\"" 0 0 "Shell" 0 -1 1494168170194 ""}
{ "Info" "" "" "2017.05.07.09:42:50 Info: irq_mapper_001: \"soc_system\" instantiated altera_irq_mapper \"irq_mapper_001\"" {  } {  } 0 0 "2017.05.07.09:42:50 Info: irq_mapper_001: \"soc_system\" instantiated altera_irq_mapper \"irq_mapper_001\"" 0 0 "Shell" 0 -1 1494168170199 ""}
{ "Info" "" "" "2017.05.07.09:42:50 Info: rst_controller: \"soc_system\" instantiated altera_reset_controller \"rst_controller\"" {  } {  } 0 0 "2017.05.07.09:42:50 Info: rst_controller: \"soc_system\" instantiated altera_reset_controller \"rst_controller\"" 0 0 "Shell" 0 -1 1494168170201 ""}
{ "Info" "" "" "2017.05.07.09:42:50 Info: jtag_phy_embedded_in_jtag_master: \"fpga_only_master\" instantiated altera_jtag_dc_streaming \"jtag_phy_embedded_in_jtag_master\"" {  } {  } 0 0 "2017.05.07.09:42:50 Info: jtag_phy_embedded_in_jtag_master: \"fpga_only_master\" instantiated altera_jtag_dc_streaming \"jtag_phy_embedded_in_jtag_master\"" 0 0 "Shell" 0 -1 1494168170207 ""}
{ "Info" "" "" "2017.05.07.09:42:50 Info: timing_adt: \"fpga_only_master\" instantiated timing_adapter \"timing_adt\"" {  } {  } 0 0 "2017.05.07.09:42:50 Info: timing_adt: \"fpga_only_master\" instantiated timing_adapter \"timing_adt\"" 0 0 "Shell" 0 -1 1494168170213 ""}
{ "Info" "" "" "2017.05.07.09:42:50 Info: fifo: \"fpga_only_master\" instantiated altera_avalon_sc_fifo \"fifo\"" {  } {  } 0 0 "2017.05.07.09:42:50 Info: fifo: \"fpga_only_master\" instantiated altera_avalon_sc_fifo \"fifo\"" 0 0 "Shell" 0 -1 1494168170215 ""}
{ "Info" "" "" "2017.05.07.09:42:50 Info: b2p: \"fpga_only_master\" instantiated altera_avalon_st_bytes_to_packets \"b2p\"" {  } {  } 0 0 "2017.05.07.09:42:50 Info: b2p: \"fpga_only_master\" instantiated altera_avalon_st_bytes_to_packets \"b2p\"" 0 0 "Shell" 0 -1 1494168170216 ""}
{ "Info" "" "" "2017.05.07.09:42:50 Info: p2b: \"fpga_only_master\" instantiated altera_avalon_st_packets_to_bytes \"p2b\"" {  } {  } 0 0 "2017.05.07.09:42:50 Info: p2b: \"fpga_only_master\" instantiated altera_avalon_st_packets_to_bytes \"p2b\"" 0 0 "Shell" 0 -1 1494168170216 ""}
{ "Info" "" "" "2017.05.07.09:42:50 Info: transacto: \"fpga_only_master\" instantiated altera_avalon_packets_to_master \"transacto\"" {  } {  } 0 0 "2017.05.07.09:42:50 Info: transacto: \"fpga_only_master\" instantiated altera_avalon_packets_to_master \"transacto\"" 0 0 "Shell" 0 -1 1494168170217 ""}
{ "Info" "" "" "2017.05.07.09:42:50 Info: b2p_adapter: \"fpga_only_master\" instantiated channel_adapter \"b2p_adapter\"" {  } {  } 0 0 "2017.05.07.09:42:50 Info: b2p_adapter: \"fpga_only_master\" instantiated channel_adapter \"b2p_adapter\"" 0 0 "Shell" 0 -1 1494168170222 ""}
{ "Info" "" "" "2017.05.07.09:42:50 Info: p2b_adapter: \"fpga_only_master\" instantiated channel_adapter \"p2b_adapter\"" {  } {  } 0 0 "2017.05.07.09:42:50 Info: p2b_adapter: \"fpga_only_master\" instantiated channel_adapter \"p2b_adapter\"" 0 0 "Shell" 0 -1 1494168170226 ""}
{ "Info" "" "" "2017.05.07.09:42:50 Info: fpga_interfaces: \"hps_0\" instantiated altera_interface_generator \"fpga_interfaces\"" {  } {  } 0 0 "2017.05.07.09:42:50 Info: fpga_interfaces: \"hps_0\" instantiated altera_interface_generator \"fpga_interfaces\"" 0 0 "Shell" 0 -1 1494168170395 ""}
{ "Info" "" "" "2017.05.07.09:42:50 Info: hps_io: \"hps_0\" instantiated altera_hps_io \"hps_io\"" {  } {  } 0 0 "2017.05.07.09:42:50 Info: hps_io: \"hps_0\" instantiated altera_hps_io \"hps_io\"" 0 0 "Shell" 0 -1 1494168170515 ""}
{ "Info" "" "" "2017.05.07.09:42:50 Info: fpga_only_master_master_translator: \"mm_interconnect_0\" instantiated altera_merlin_master_translator \"fpga_only_master_master_translator\"" {  } {  } 0 0 "2017.05.07.09:42:50 Info: fpga_only_master_master_translator: \"mm_interconnect_0\" instantiated altera_merlin_master_translator \"fpga_only_master_master_translator\"" 0 0 "Shell" 0 -1 1494168170517 ""}
{ "Info" "" "" "2017.05.07.09:42:50 Info: onchip_memory2_0_s1_translator: \"mm_interconnect_0\" instantiated altera_merlin_slave_translator \"onchip_memory2_0_s1_translator\"" {  } {  } 0 0 "2017.05.07.09:42:50 Info: onchip_memory2_0_s1_translator: \"mm_interconnect_0\" instantiated altera_merlin_slave_translator \"onchip_memory2_0_s1_translator\"" 0 0 "Shell" 0 -1 1494168170519 ""}
{ "Info" "" "" "2017.05.07.09:42:50 Info: hps_0_h2f_axi_master_agent: \"mm_interconnect_0\" instantiated altera_merlin_axi_master_ni \"hps_0_h2f_axi_master_agent\"" {  } {  } 0 0 "2017.05.07.09:42:50 Info: hps_0_h2f_axi_master_agent: \"mm_interconnect_0\" instantiated altera_merlin_axi_master_ni \"hps_0_h2f_axi_master_agent\"" 0 0 "Shell" 0 -1 1494168170520 ""}
{ "Info" "" "" "2017.05.07.09:42:50 Info: fpga_only_master_master_agent: \"mm_interconnect_0\" instantiated altera_merlin_master_agent \"fpga_only_master_master_agent\"" {  } {  } 0 0 "2017.05.07.09:42:50 Info: fpga_only_master_master_agent: \"mm_interconnect_0\" instantiated altera_merlin_master_agent \"fpga_only_master_master_agent\"" 0 0 "Shell" 0 -1 1494168170522 ""}
{ "Info" "" "" "2017.05.07.09:42:50 Info: onchip_memory2_0_s1_agent: \"mm_interconnect_0\" instantiated altera_merlin_slave_agent \"onchip_memory2_0_s1_agent\"" {  } {  } 0 0 "2017.05.07.09:42:50 Info: onchip_memory2_0_s1_agent: \"mm_interconnect_0\" instantiated altera_merlin_slave_agent \"onchip_memory2_0_s1_agent\"" 0 0 "Shell" 0 -1 1494168170524 ""}
{ "Info" "" "" "2017.05.07.09:42:50 Info: router: \"mm_interconnect_0\" instantiated altera_merlin_router \"router\"" {  } {  } 0 0 "2017.05.07.09:42:50 Info: router: \"mm_interconnect_0\" instantiated altera_merlin_router \"router\"" 0 0 "Shell" 0 -1 1494168170534 ""}
{ "Info" "" "" "2017.05.07.09:42:50 Info: router_002: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_002\"" {  } {  } 0 0 "2017.05.07.09:42:50 Info: router_002: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_002\"" 0 0 "Shell" 0 -1 1494168170548 ""}
{ "Info" "" "" "2017.05.07.09:42:50 Info: router_003: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_003\"" {  } {  } 0 0 "2017.05.07.09:42:50 Info: router_003: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_003\"" 0 0 "Shell" 0 -1 1494168170559 ""}
{ "Info" "" "" "2017.05.07.09:42:50 Info: router_005: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_005\"" {  } {  } 0 0 "2017.05.07.09:42:50 Info: router_005: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_005\"" 0 0 "Shell" 0 -1 1494168170568 ""}
{ "Info" "" "" "2017.05.07.09:42:50 Info: router_006: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_006\"" {  } {  } 0 0 "2017.05.07.09:42:50 Info: router_006: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_006\"" 0 0 "Shell" 0 -1 1494168170576 ""}
{ "Info" "" "" "2017.05.07.09:42:50 Info: router_007: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_007\"" {  } {  } 0 0 "2017.05.07.09:42:50 Info: router_007: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_007\"" 0 0 "Shell" 0 -1 1494168170585 ""}
{ "Info" "" "" "2017.05.07.09:42:50 Info: fpga_only_master_master_limiter: \"mm_interconnect_0\" instantiated altera_merlin_traffic_limiter \"fpga_only_master_master_limiter\"" {  } {  } 0 0 "2017.05.07.09:42:50 Info: fpga_only_master_master_limiter: \"mm_interconnect_0\" instantiated altera_merlin_traffic_limiter \"fpga_only_master_master_limiter\"" 0 0 "Shell" 0 -1 1494168170586 ""}
{ "Info" "altera_avalon_sc_fifo.v" "" "2017.05.07.09:42:50 Info: Reusing file /home/sebastian/workspace/verilog/my_first_hps-fpga_base/soc_system/synthesis/submodules" {  } {  } 0 0 "2017.05.07.09:42:50 Info: Reusing file /home/sebastian/workspace/verilog/my_first_hps-fpga_base/soc_system/synthesis/submodules" 0 0 "Shell" 0 -1 1494168170588 ""}
{ "Info" "altera_avalon_st_pipeline_base.v" "" "2017.05.07.09:42:50 Info: Reusing file /home/sebastian/workspace/verilog/my_first_hps-fpga_base/soc_system/synthesis/submodules" {  } {  } 0 0 "2017.05.07.09:42:50 Info: Reusing file /home/sebastian/workspace/verilog/my_first_hps-fpga_base/soc_system/synthesis/submodules" 0 0 "Shell" 0 -1 1494168170588 ""}
{ "Info" "" "" "2017.05.07.09:42:50 Info: onchip_memory2_0_s1_burst_adapter: \"mm_interconnect_0\" instantiated altera_merlin_burst_adapter \"onchip_memory2_0_s1_burst_adapter\"" {  } {  } 0 0 "2017.05.07.09:42:50 Info: onchip_memory2_0_s1_burst_adapter: \"mm_interconnect_0\" instantiated altera_merlin_burst_adapter \"onchip_memory2_0_s1_burst_adapter\"" 0 0 "Shell" 0 -1 1494168170594 ""}
{ "Info" "altera_merlin_address_alignment.sv" "" "2017.05.07.09:42:50 Info: Reusing file /home/sebastian/workspace/verilog/my_first_hps-fpga_base/soc_system/synthesis/submodules" {  } {  } 0 0 "2017.05.07.09:42:50 Info: Reusing file /home/sebastian/workspace/verilog/my_first_hps-fpga_base/soc_system/synthesis/submodules" 0 0 "Shell" 0 -1 1494168170596 ""}
{ "Info" "altera_avalon_st_pipeline_stage.sv" "" "2017.05.07.09:42:50 Info: Reusing file /home/sebastian/workspace/verilog/my_first_hps-fpga_base/soc_system/synthesis/submodules" {  } {  } 0 0 "2017.05.07.09:42:50 Info: Reusing file /home/sebastian/workspace/verilog/my_first_hps-fpga_base/soc_system/synthesis/submodules" 0 0 "Shell" 0 -1 1494168170596 ""}
{ "Info" "altera_avalon_st_pipeline_base.v" "" "2017.05.07.09:42:50 Info: Reusing file /home/sebastian/workspace/verilog/my_first_hps-fpga_base/soc_system/synthesis/submodules" {  } {  } 0 0 "2017.05.07.09:42:50 Info: Reusing file /home/sebastian/workspace/verilog/my_first_hps-fpga_base/soc_system/synthesis/submodules" 0 0 "Shell" 0 -1 1494168170597 ""}
{ "Info" "" "" "2017.05.07.09:42:50 Info: cmd_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux\"" {  } {  } 0 0 "2017.05.07.09:42:50 Info: cmd_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux\"" 0 0 "Shell" 0 -1 1494168170601 ""}
{ "Info" "" "" "2017.05.07.09:42:50 Info: cmd_demux_002: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux_002\"" {  } {  } 0 0 "2017.05.07.09:42:50 Info: cmd_demux_002: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux_002\"" 0 0 "Shell" 0 -1 1494168170605 ""}
{ "Info" "" "" "2017.05.07.09:42:50 Info: cmd_demux_003: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux_003\"" {  } {  } 0 0 "2017.05.07.09:42:50 Info: cmd_demux_003: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux_003\"" 0 0 "Shell" 0 -1 1494168170609 ""}
{ "Info" "" "" "2017.05.07.09:42:50 Info: cmd_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux\"" {  } {  } 0 0 "2017.05.07.09:42:50 Info: cmd_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux\"" 0 0 "Shell" 0 -1 1494168170637 ""}
{ "Info" "" "" "2017.05.07.09:42:50 Info: cmd_mux_001: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux_001\"" {  } {  } 0 0 "2017.05.07.09:42:50 Info: cmd_mux_001: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux_001\"" 0 0 "Shell" 0 -1 1494168170652 ""}
{ "Info" "altera_merlin_arbitrator.sv" "" "2017.05.07.09:42:50 Info: Reusing file /home/sebastian/workspace/verilog/my_first_hps-fpga_base/soc_system/synthesis/submodules" {  } {  } 0 0 "2017.05.07.09:42:50 Info: Reusing file /home/sebastian/workspace/verilog/my_first_hps-fpga_base/soc_system/synthesis/submodules" 0 0 "Shell" 0 -1 1494168170653 ""}
{ "Info" "" "" "2017.05.07.09:42:50 Info: cmd_mux_002: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux_002\"" {  } {  } 0 0 "2017.05.07.09:42:50 Info: cmd_mux_002: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux_002\"" 0 0 "Shell" 0 -1 1494168170666 ""}
{ "Info" "altera_merlin_arbitrator.sv" "" "2017.05.07.09:42:50 Info: Reusing file /home/sebastian/workspace/verilog/my_first_hps-fpga_base/soc_system/synthesis/submodules" {  } {  } 0 0 "2017.05.07.09:42:50 Info: Reusing file /home/sebastian/workspace/verilog/my_first_hps-fpga_base/soc_system/synthesis/submodules" 0 0 "Shell" 0 -1 1494168170666 ""}
{ "Info" "" "" "2017.05.07.09:42:50 Info: rsp_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"rsp_demux\"" {  } {  } 0 0 "2017.05.07.09:42:50 Info: rsp_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"rsp_demux\"" 0 0 "Shell" 0 -1 1494168170670 ""}
{ "Info" "" "" "2017.05.07.09:42:50 Info: rsp_demux_001: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"rsp_demux_001\"" {  } {  } 0 0 "2017.05.07.09:42:50 Info: rsp_demux_001: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"rsp_demux_001\"" 0 0 "Shell" 0 -1 1494168170675 ""}
{ "Info" "" "" "2017.05.07.09:42:50 Info: rsp_demux_002: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"rsp_demux_002\"" {  } {  } 0 0 "2017.05.07.09:42:50 Info: rsp_demux_002: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"rsp_demux_002\"" 0 0 "Shell" 0 -1 1494168170679 ""}
{ "Info" "" "" "2017.05.07.09:42:50 Info: rsp_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux\"" {  } {  } 0 0 "2017.05.07.09:42:50 Info: rsp_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux\"" 0 0 "Shell" 0 -1 1494168170700 ""}
{ "Info" "altera_merlin_arbitrator.sv" "" "2017.05.07.09:42:50 Info: Reusing file /home/sebastian/workspace/verilog/my_first_hps-fpga_base/soc_system/synthesis/submodules" {  } {  } 0 0 "2017.05.07.09:42:50 Info: Reusing file /home/sebastian/workspace/verilog/my_first_hps-fpga_base/soc_system/synthesis/submodules" 0 0 "Shell" 0 -1 1494168170701 ""}
{ "Info" "" "" "2017.05.07.09:42:50 Info: rsp_mux_002: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux_002\"" {  } {  } 0 0 "2017.05.07.09:42:50 Info: rsp_mux_002: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux_002\"" 0 0 "Shell" 0 -1 1494168170718 ""}
{ "Info" "altera_merlin_arbitrator.sv" "" "2017.05.07.09:42:50 Info: Reusing file /home/sebastian/workspace/verilog/my_first_hps-fpga_base/soc_system/synthesis/submodules" {  } {  } 0 0 "2017.05.07.09:42:50 Info: Reusing file /home/sebastian/workspace/verilog/my_first_hps-fpga_base/soc_system/synthesis/submodules" 0 0 "Shell" 0 -1 1494168170718 ""}
{ "Info" "" "" "2017.05.07.09:42:50 Info: rsp_mux_003: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux_003\"" {  } {  } 0 0 "2017.05.07.09:42:50 Info: rsp_mux_003: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux_003\"" 0 0 "Shell" 0 -1 1494168170734 ""}
{ "Info" "altera_merlin_arbitrator.sv" "" "2017.05.07.09:42:50 Info: Reusing file /home/sebastian/workspace/verilog/my_first_hps-fpga_base/soc_system/synthesis/submodules" {  } {  } 0 0 "2017.05.07.09:42:50 Info: Reusing file /home/sebastian/workspace/verilog/my_first_hps-fpga_base/soc_system/synthesis/submodules" 0 0 "Shell" 0 -1 1494168170734 ""}
{ "Info" "" "" "2017.05.07.09:42:50 Info: fpga_only_master_master_to_onchip_memory2_0_s1_cmd_width_adapter: \"mm_interconnect_0\" instantiated altera_merlin_width_adapter \"fpga_only_master_master_to_onchip_memory2_0_s1_cmd_width_adapter\"" {  } {  } 0 0 "2017.05.07.09:42:50 Info: fpga_only_master_master_to_onchip_memory2_0_s1_cmd_width_adapter: \"mm_interconnect_0\" instantiated altera_merlin_width_adapter \"fpga_only_master_master_to_onchip_memory2_0_s1_cmd_width_adapter\"" 0 0 "Shell" 0 -1 1494168170736 ""}
{ "Info" "altera_merlin_address_alignment.sv" "" "2017.05.07.09:42:50 Info: Reusing file /home/sebastian/workspace/verilog/my_first_hps-fpga_base/soc_system/synthesis/submodules" {  } {  } 0 0 "2017.05.07.09:42:50 Info: Reusing file /home/sebastian/workspace/verilog/my_first_hps-fpga_base/soc_system/synthesis/submodules" 0 0 "Shell" 0 -1 1494168170737 ""}
{ "Info" "altera_merlin_burst_uncompressor.sv" "" "2017.05.07.09:42:50 Info: Reusing file /home/sebastian/workspace/verilog/my_first_hps-fpga_base/soc_system/synthesis/submodules" {  } {  } 0 0 "2017.05.07.09:42:50 Info: Reusing file /home/sebastian/workspace/verilog/my_first_hps-fpga_base/soc_system/synthesis/submodules" 0 0 "Shell" 0 -1 1494168170737 ""}
{ "Info" "" "" "2017.05.07.09:42:50 Info: avalon_st_adapter: \"mm_interconnect_0\" instantiated altera_avalon_st_adapter \"avalon_st_adapter\"" {  } {  } 0 0 "2017.05.07.09:42:50 Info: avalon_st_adapter: \"mm_interconnect_0\" instantiated altera_avalon_st_adapter \"avalon_st_adapter\"" 0 0 "Shell" 0 -1 1494168170762 ""}
{ "Info" "" "" "2017.05.07.09:42:50 Info: avalon_st_adapter_001: \"mm_interconnect_0\" instantiated altera_avalon_st_adapter \"avalon_st_adapter_001\"" {  } {  } 0 0 "2017.05.07.09:42:50 Info: avalon_st_adapter_001: \"mm_interconnect_0\" instantiated altera_avalon_st_adapter \"avalon_st_adapter_001\"" 0 0 "Shell" 0 -1 1494168170793 ""}
{ "Info" "" "" "2017.05.07.09:42:50 Info: hps_0_f2h_axi_slave_agent: \"mm_interconnect_1\" instantiated altera_merlin_axi_slave_ni \"hps_0_f2h_axi_slave_agent\"" {  } {  } 0 0 "2017.05.07.09:42:50 Info: hps_0_f2h_axi_slave_agent: \"mm_interconnect_1\" instantiated altera_merlin_axi_slave_ni \"hps_0_f2h_axi_slave_agent\"" 0 0 "Shell" 0 -1 1494168170796 ""}
{ "Info" "altera_merlin_burst_uncompressor.sv" "" "2017.05.07.09:42:50 Info: Reusing file /home/sebastian/workspace/verilog/my_first_hps-fpga_base/soc_system/synthesis/submodules" {  } {  } 0 0 "2017.05.07.09:42:50 Info: Reusing file /home/sebastian/workspace/verilog/my_first_hps-fpga_base/soc_system/synthesis/submodules" 0 0 "Shell" 0 -1 1494168170797 ""}
{ "Info" "altera_avalon_sc_fifo.v" "" "2017.05.07.09:42:50 Info: Reusing file /home/sebastian/workspace/verilog/my_first_hps-fpga_base/soc_system/synthesis/submodules" {  } {  } 0 0 "2017.05.07.09:42:50 Info: Reusing file /home/sebastian/workspace/verilog/my_first_hps-fpga_base/soc_system/synthesis/submodules" 0 0 "Shell" 0 -1 1494168170798 ""}
{ "Info" "altera_merlin_address_alignment.sv" "" "2017.05.07.09:42:50 Info: Reusing file /home/sebastian/workspace/verilog/my_first_hps-fpga_base/soc_system/synthesis/submodules" {  } {  } 0 0 "2017.05.07.09:42:50 Info: Reusing file /home/sebastian/workspace/verilog/my_first_hps-fpga_base/soc_system/synthesis/submodules" 0 0 "Shell" 0 -1 1494168170798 ""}
{ "Info" "" "" "2017.05.07.09:42:50 Info: router: \"mm_interconnect_1\" instantiated altera_merlin_router \"router\"" {  } {  } 0 0 "2017.05.07.09:42:50 Info: router: \"mm_interconnect_1\" instantiated altera_merlin_router \"router\"" 0 0 "Shell" 0 -1 1494168170810 ""}
{ "Info" "" "" "2017.05.07.09:42:50 Info: router_001: \"mm_interconnect_1\" instantiated altera_merlin_router \"router_001\"\n2017.05.07.09:42:50 Info: cmd_demux: \"mm_interconnect_1\" instantiated altera_merlin_demultiplexer \"cmd_demux\"" {  } {  } 0 0 "2017.05.07.09:42:50 Info: router_001: \"mm_interconnect_1\" instantiated altera_merlin_router \"router_001\"\n2017.05.07.09:42:50 Info: cmd_demux: \"mm_interconnect_1\" instantiated altera_merlin_demultiplexer \"cmd_demux\"" 0 0 "Shell" 0 -1 1494168170830 ""}
{ "Info" "" "" "2017.05.07.09:42:50 Info: cmd_mux: \"mm_interconnect_1\" instantiated altera_merlin_multiplexer \"cmd_mux\"" {  } {  } 0 0 "2017.05.07.09:42:50 Info: cmd_mux: \"mm_interconnect_1\" instantiated altera_merlin_multiplexer \"cmd_mux\"" 0 0 "Shell" 0 -1 1494168170843 ""}
{ "Info" "altera_merlin_arbitrator.sv" "" "2017.05.07.09:42:50 Info: Reusing file /home/sebastian/workspace/verilog/my_first_hps-fpga_base/soc_system/synthesis/submodules" {  } {  } 0 0 "2017.05.07.09:42:50 Info: Reusing file /home/sebastian/workspace/verilog/my_first_hps-fpga_base/soc_system/synthesis/submodules" 0 0 "Shell" 0 -1 1494168170844 ""}
{ "Info" "" "" "2017.05.07.09:42:50 Info: rsp_demux: \"mm_interconnect_1\" instantiated altera_merlin_demultiplexer \"rsp_demux\"" {  } {  } 0 0 "2017.05.07.09:42:50 Info: rsp_demux: \"mm_interconnect_1\" instantiated altera_merlin_demultiplexer \"rsp_demux\"" 0 0 "Shell" 0 -1 1494168170861 ""}
{ "Info" "" "" "2017.05.07.09:42:50 Info: rsp_mux: \"mm_interconnect_1\" instantiated altera_merlin_multiplexer \"rsp_mux\"" {  } {  } 0 0 "2017.05.07.09:42:50 Info: rsp_mux: \"mm_interconnect_1\" instantiated altera_merlin_multiplexer \"rsp_mux\"" 0 0 "Shell" 0 -1 1494168170876 ""}
{ "Info" "altera_merlin_arbitrator.sv" "" "2017.05.07.09:42:50 Info: Reusing file /home/sebastian/workspace/verilog/my_first_hps-fpga_base/soc_system/synthesis/submodules" {  } {  } 0 0 "2017.05.07.09:42:50 Info: Reusing file /home/sebastian/workspace/verilog/my_first_hps-fpga_base/soc_system/synthesis/submodules" 0 0 "Shell" 0 -1 1494168170877 ""}
{ "Info" "" "" "2017.05.07.09:43:30 Info: border: \"hps_io\" instantiated altera_interface_generator \"border\"" {  } {  } 0 0 "2017.05.07.09:43:30 Info: border: \"hps_io\" instantiated altera_interface_generator \"border\"" 0 0 "Shell" 0 -1 1494168210673 ""}
{ "Info" "" "" "2017.05.07.09:43:30 Info: error_adapter_0: \"avalon_st_adapter\" instantiated error_adapter \"error_adapter_0\"" {  } {  } 0 0 "2017.05.07.09:43:30 Info: error_adapter_0: \"avalon_st_adapter\" instantiated error_adapter \"error_adapter_0\"" 0 0 "Shell" 0 -1 1494168210684 ""}
{ "Info" "" "" "2017.05.07.09:43:30 Info: error_adapter_0: \"avalon_st_adapter_001\" instantiated error_adapter \"error_adapter_0\"" {  } {  } 0 0 "2017.05.07.09:43:30 Info: error_adapter_0: \"avalon_st_adapter_001\" instantiated error_adapter \"error_adapter_0\"" 0 0 "Shell" 0 -1 1494168210688 ""}
{ "Info" "" "" "2017.05.07.09:43:30 Info: soc_system: Done \"soc_system\" with 60 modules, 126 files" {  } {  } 0 0 "2017.05.07.09:43:30 Info: soc_system: Done \"soc_system\" with 60 modules, 126 files" 0 0 "Shell" 0 -1 1494168210688 ""}
{ "Info" "" "" "2017.05.07.09:43:32 Info: qsys-generate succeeded." {  } {  } 0 0 "2017.05.07.09:43:32 Info: qsys-generate succeeded." 0 0 "Shell" 0 -1 1494168212136 ""}
{ "Info" "" "" "2017.05.07.09:43:32 Info: Finished: Create HDL design files for synthesis" {  } {  } 0 0 "2017.05.07.09:43:32 Info: Finished: Create HDL design files for synthesis" 0 0 "Shell" 0 -1 1494168212136 ""}
{ "Info" "IIPMAN_IPRGEN_BACKUP_FILE" "ip/altsource_probe/hps_reset.v ip/altsource_probe/hps_reset.BAK.v " "Backing up file \"ip/altsource_probe/hps_reset.v\" to \"ip/altsource_probe/hps_reset.BAK.v\"" {  } {  } 0 11902 "Backing up file \"%1!s!\" to \"%2!s!\"" 0 0 "Shell" 0 -1 1494168224882 ""}
{ "Info" "IIPMAN_IPRGEN_START" "In-System Sources and Probes ip/altsource_probe/hps_reset.v " "Started upgrading IP component In-System Sources and Probes with file \"ip/altsource_probe/hps_reset.v\"" {  } {  } 0 11837 "Started upgrading IP component %1!s! with file \"%2!s!\"" 0 0 "Shell" 0 -1 1494168237133 ""}
{ "Info" "IIPMAN_IPRGEN_SUCCESSFUL" "Qsys soc_system.qsys " "Completed upgrading IP component Qsys with file \"soc_system.qsys\"" {  } {  } 0 11131 "Completed upgrading IP component %1!s! with file \"%2!s!\"" 0 0 "Shell" 0 -1 1494168239293 ""}
{ "Info" "IIPMAN_IPRGEN_SUCCESSFUL" "In-System Sources and Probes ip/altsource_probe/hps_reset.v " "Completed upgrading IP component In-System Sources and Probes with file \"ip/altsource_probe/hps_reset.v\"" {  } {  } 0 11131 "Completed upgrading IP component %1!s! with file \"%2!s!\"" 0 0 "Shell" 0 -1 1494168239302 ""}
{ "Info" "IQEXE_TCL_SCRIPT_STATUS" "/home/sebastian/intelFPGA_lite/16.1/quartus/common/tcl/internal/ip_regen/ip_regen.tcl " "Evaluation of Tcl script /home/sebastian/intelFPGA_lite/16.1/quartus/common/tcl/internal/ip_regen/ip_regen.tcl was successful" {  } {  } 0 23030 "Evaluation of Tcl script %1!s! was successful" 0 0 "Shell" 0 -1 1494168252456 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Shell 0 s 17 s Quartus Prime " "Quartus Prime Shell was successful. 0 errors, 17 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1143 " "Peak virtual memory: 1143 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1494168252457 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun May  7 09:44:12 2017 " "Processing ended: Sun May  7 09:44:12 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1494168252457 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:04:43 " "Elapsed time: 00:04:43" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1494168252457 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:08:56 " "Total CPU time (on all processors): 00:08:56" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1494168252457 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Shell" 0 -1 1494168252457 ""}
