((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 79) (Reg . 2) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 16) (Expr Num . -68) (Stat . OUTPUT) (Expr Num . -100))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . -31) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -42) (Reg . 2) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -99) (Reg . 2) (Stat . OUTPUT) (Expr . ADD) (Expr Num . -17) (Expr Num . -97))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . LOAD) (Reg . 0) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -84) (Expr Num . 16) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . LOAD) (Reg . 0) (Expr Num . -31) (Stat . LOAD) (Reg . 0) (Expr Num . -68) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -99) (Expr Num . 16))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -93) (Expr Num . -68) (Stat . OUTPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr Num . -79) (Expr Num . -41) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 29) (Expr Num . -58) (Stat . OUTPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . -100))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . -96) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -57) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 2) (Stat . LOAD) (Reg . 0) (Expr Num . -96) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -66) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 29) (Expr Num . -64) (Stat . OUTPUT) (Expr Num . -45) (Stat . OUTPUT) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 4) (Expr Num . -31) (Stat . LOAD) (Reg . 0) (Expr Num . -68) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . -49) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . -31) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 2) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -57) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . SUB) (Expr . SUB) (Expr Num . 79) (Reg . 2) (Reg . 2) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 79) (Reg . 2) (Stat . OUTPUT) (Reg . 0))
((Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr . ADD) (Expr Num . -25) (Expr . MUL) (Expr Num . 29) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Expr Num . 16) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 79) (Reg . 2) (Stat . INPUT) (Reg . 2))
((Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -99) (Reg . 2) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Expr Num . -100) (Expr . NOT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -57) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . OUTPUT) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . LOAD) (Reg . 0) (Expr Num . -71) (Stat . LOAD) (Reg . 0) (Expr Num . -98) (Stat . OUTPUT) (Reg . 0))
((Stat . OUTPUT) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Expr Num . -100) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Expr Num . 29) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 79) (Reg . 2) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 79) (Reg . 2) (Stat . OUTPUT) (Expr Num . -40))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -26) (Expr Num . 13) (Stat . OUTPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 79) (Reg . 2) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 79) (Reg . 2) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . -31) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . -96) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -57) (Expr Num . 16) (Stat . OUTPUT) (Reg . 2))
((Stat . LOAD) (Reg . 0) (Expr Num . -31) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Expr Num . -100) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 2) (Expr Num . -97) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -99) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr . MUL) (Reg . 0) (Expr Num . -29) (Expr Num . 16) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . -100) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -77) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . LOAD) (Reg . 0) (Expr Num . 16) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . SUB) (Expr . GT) (Reg . 4) (Reg . 0) (Reg . 2) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 4) (Expr Num . 13) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -57) (Expr Num . 16) (Stat . OUTPUT) (Reg . 2))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . -31) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 79) (Reg . 2) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr Num . -100) (Expr Num . -97) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . -100) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -100) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . LOAD) (Reg . 0) (Expr Num . -31) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . LOAD) (Reg . 4) (Expr Num . 50) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 3) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -100) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -100) (Expr Num . 13) (Stat . OUTPUT) (Expr Num . -100) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . -31) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . -31) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -45) (Expr Num . 16))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Expr Num . 59) (Stat . LOAD) (Reg . 0) (Expr Num . -51) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . -57) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr . MUL) (Expr Num . -57) (Expr Num . 16) (Expr Num . 16) (Stat . LOAD) (Reg . 3) (Reg . 3) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Expr Num . 79) (Reg . 2) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 2) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -57) (Expr Num . 16))
((Stat . OUTPUT) (Expr . MUL) (Expr Num . 29) (Expr Num . -64) (Stat . OUTPUT) (Expr . ADD) (Expr Num . -17) (Expr Num . -97) (Stat . OUTPUT) (Expr Num . -98) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 2) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 4) (Expr Num . 19) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . -31) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -57) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -92) (Reg . 2) (Stat . OUTPUT) (Reg . 3))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . -31) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -57) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . -96) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -57) (Expr Num . 16) (Stat . OUTPUT) (Reg . 2) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 79) (Reg . 2) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . ADD) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Expr Num . -97) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . -99))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -57) (Expr Num . 16) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 79) (Reg . 2) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -100) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . -100) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -58) (Reg . 2) (Stat . OUTPUT) (Reg . 3))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . -31) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . -100) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . -52) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -57) (Expr Num . 16))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -25) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . -100) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . 46) (Expr Num . -3) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -57) (Expr Num . 16))
((Stat . INPUT) (Reg . 2) (Stat . LOAD) (Reg . 0) (Expr Num . 13) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -98) (Expr Num . 13) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 2))
((Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 4) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr . GT) (Reg . 4) (Reg . 1) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . -31) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr . MUL) (Reg . 0) (Expr Num . 16) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 29) (Expr Num . -58) (Stat . LOAD) (Reg . 0) (Expr Num . -100) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr Num . -98) (Expr Num . 16) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 1) (Expr Num . 38) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 29) (Expr Num . -64) (Stat . OUTPUT) (Expr Num . -98))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . -31) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr . MUL) (Expr Num . -57) (Expr Num . 16) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -99) (Reg . 2) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 79) (Reg . 2) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 2) (Expr Num . -31) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -57) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . -49) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -100) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -100) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -99) (Expr Num . 88) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -57) (Expr . ADD) (Expr Num . -100) (Expr Num . -97) (Stat . LOAD) (Reg . 1) (Reg . 1) (Stat . OUTPUT) (Expr Num . -97) (Stat . OUTPUT) (Reg . 0))
((Stat . OUTPUT) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -99) (Reg . 2) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Reg . 0) (Expr Num . 7) (Stat . OUTPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . OUTPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -84) (Expr Num . 59) (Stat . LOAD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -52) (Reg . 2) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 79) (Reg . 2) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . -100) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . 16) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . LOAD) (Reg . 0) (Reg . 1) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr . SUB) (Expr Num . -99) (Reg . 2) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 4) (Expr Num . -31) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . LOAD) (Reg . 0) (Expr Num . -68) (Stat . LOAD) (Reg . 0) (Expr Num . -68) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -57) (Expr Num . 16))
((Stat . OUTPUT) (Expr . MUL) (Expr Num . 29) (Expr Num . -58) (Stat . OUTPUT) (Expr Num . 16) (Stat . LOAD) (Reg . 4) (Expr . LT) (Expr Num . 79) (Reg . 3))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . LOAD) (Reg . 2) (Expr . MUL) (Expr Num . -57) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . -49) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -57) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 4) (Expr Num . -31) (Stat . OUTPUT) (Expr . SUB) (Expr . GT) (Reg . 4) (Reg . 0) (Reg . 2) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 79) (Reg . 2) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 2) (Expr Num . -31) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -57) (Expr Num . 16))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . -49) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . 19) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . LOAD) (Reg . 1) (Expr Num . 38) (Stat . OUTPUT) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -92) (Reg . 2) (Stat . OUTPUT) (Reg . 3))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 79) (Reg . 2) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr Num . 79) (Expr . MUL) (Expr Num . -89) (Expr Num . 16) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . -49) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . OUTPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 79) (Reg . 2) (Stat . OUTPUT) (Reg . 3))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . -100) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -57) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . OUTPUT) (Expr . ADD) (Expr Num . -100) (Expr Num . -97) (Stat . LOAD) (Reg . 0) (Expr Num . -31) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -62) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 79) (Reg . 2) (Stat . LOAD) (Reg . 0) (Expr Num . -49))
((Stat . OUTPUT) (Expr . MUL) (Expr Num . 29) (Expr Num . -58) (Stat . OUTPUT) (Expr Num . -98) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . -99) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -57) (Expr Num . 29) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . DIV) (Reg . 2) (Reg . 0) (Stat . OUTPUT) (Expr Num . -4))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . MUL) (Expr . DIV) (Reg . 0) (Expr Num . 7) (Expr Num . -58) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 3) (Expr Num . 19) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . OUTPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 29) (Expr Num . -25) (Stat . OUTPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . -98))
((Stat . LOAD) (Reg . 0) (Expr Num . -31) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . SUB) (Expr Num . -100) (Expr . NOT) (Reg . 4) (Expr Num . -97) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . -49) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 4) (Expr Num . 19) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . LOAD) (Reg . 0) (Reg . 2) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -96) (Expr Num . 88) (Stat . OUTPUT) (Expr Num . -57))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -57) (Expr Num . -98) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . -31) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . LOAD) (Reg . 2) (Expr Num . -58) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -57) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -99) (Reg . 2) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 79) (Reg . 2) (Stat . OUTPUT) (Reg . 0))
((Stat . LOAD) (Reg . 4) (Expr Num . 59) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -26) (Expr Num . 13) (Stat . LOAD) (Reg . 0) (Expr Num . -40))
((Stat . INPUT) (Reg . 3) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -96) (Expr Num . 88) (Stat . INPUT) (Reg . 0))
((Stat . OUTPUT) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . INPUT) (Reg . 4) (Stat . INPUT) (Reg . 3) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 79) (Reg . 2) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -93) (Reg . 2) (Stat . OUTPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 2) (Expr Num . -31) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -81) (Expr Num . 16) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -63) (Expr Num . 16))
((Stat . INPUT) (Reg . 3) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -26) (Expr Num . 13) (Stat . LOAD) (Reg . 0) (Expr Num . -100))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 1) (Expr Num . -99) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -64) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . -68) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . -31) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -58) (Expr Num . 13))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -26) (Expr Num . 13) (Stat . OUTPUT) (Reg . 4) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . -31) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Reg . 0) (Expr Num . 7) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 79) (Reg . 2) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . -31) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . -57) (Stat . LOAD) (Reg . 4) (Expr Num . -97) (Stat . OUTPUT) (Reg . 0))
((Stat . OUTPUT) (Expr . MUL) (Expr Num . -57) (Expr Num . 16) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . OUTPUT) (Expr . SUB) (Expr Num . -96) (Expr Num . 88) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 2))
((Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . SUB) (Expr . ADD) (Expr Num . -17) (Expr Num . -97) (Expr Num . 59) (Stat . LOAD) (Reg . 2) (Reg . 3) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 3) (Stat . OUTPUT) (Expr . ADD) (Expr Num . -100) (Expr Num . -97) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Reg . 0))
((Stat . OUTPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -84) (Expr Num . 59) (Stat . LOAD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -99) (Reg . 2) (Stat . OUTPUT) (Reg . 0))
((Stat . OUTPUT) (Expr . MUL) (Expr Num . 29) (Expr Num . -58) (Stat . OUTPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -42) (Expr Num . 59) (Stat . INPUT) (Reg . 4))
((Stat . OUTPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . -97) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -57) (Expr Num . 16))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . -31) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -100) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . LOAD) (Reg . 0) (Expr Num . -96) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -57) (Expr . SUB) (Expr Num . -91) (Expr Num . 59) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Expr Num . -100) (Expr . NOT) (Reg . 0) (Stat . OUTPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . -99) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . -31) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . OUTPUT) (Expr . MUL) (Expr Num . -64) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . -100))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Reg . 0) (Expr Num . 7) (Stat . OUTPUT) (Expr . OR) (Expr Num . 79) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -89) (Expr Num . 88) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr Num . 79) (Stat . LOAD) (Reg . 0) (Expr Num . 50))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . -100) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . OUTPUT) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . LOAD) (Reg . 1) (Reg . 0) (Stat . OUTPUT) (Expr Num . -97) (Stat . OUTPUT) (Reg . 0))
((Stat . OUTPUT) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . LOAD) (Reg . 0) (Expr Num . -71) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . -96) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -57) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 79) (Reg . 2) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr Num . -68) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -98) (Expr Num . 13) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 16) (Reg . 2) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr Num . -4) (Expr Num . -97) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -57) (Expr Num . 16) (Stat . LOAD) (Reg . 0) (Expr Num . -31))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . -96) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -57) (Expr Num . 59))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . ADD) (Expr Num . -58) (Expr Num . -100) (Stat . OUTPUT) (Expr . EQ) (Expr Num . 29) (Expr Num . -58))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 79) (Reg . 2) (Stat . OUTPUT) (Reg . 3))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 79) (Reg . 2) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -89) (Expr Num . 16) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -57) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . -100) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 79) (Reg . 2) (Stat . OUTPUT) (Expr Num . -99) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Expr Num . 13) (Stat . OUTPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . -100))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . -10) (Stat . OUTPUT) (Expr . SUB) (Expr . MUL) (Expr Num . -100) (Expr Num . 16) (Expr Num . 88) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -96) (Expr Num . 88))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 29) (Expr Num . -35) (Stat . OUTPUT) (Expr Num . -57) (Stat . OUTPUT) (Reg . 0))
((Stat . OUTPUT) (Expr . MUL) (Expr Num . 60) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . -72) (Stat . OUTPUT) (Expr Num . -100))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . -31) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -57) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . -100) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -57) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -99) (Expr Num . 88) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . INPUT) (Reg . 0))
((Stat . LOAD) (Reg . 0) (Expr Num . -31) (Stat . LOAD) (Reg . 4) (Expr Num . -31) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . LOAD) (Reg . 0) (Expr Num . -31) (Stat . LOAD) (Reg . 0) (Expr Num . -68) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -57) (Expr Num . 16))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . -31) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . LOAD) (Reg . 4) (Expr Num . -99) (Stat . OUTPUT) (Expr Num . -100) (Stat . OUTPUT) (Reg . 0))
((Stat . OUTPUT) (Reg . 1) (Stat . LOAD) (Reg . 4) (Expr Num . -31) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Expr Num . 16))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 1) (Expr Num . -72) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Expr . DIV) (Reg . 0) (Reg . 0) (Reg . 2) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -98) (Expr Num . 13) (Stat . OUTPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . -99))
((Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr Num . -100) (Expr Num . -99) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Reg . 3) (Stat . OUTPUT) (Reg . 4) (Stat . LOAD) (Reg . 0) (Expr Num . -95))
((Stat . INPUT) (Reg . 2) (Stat . LOAD) (Reg . 0) (Expr Num . -68) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . -31) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -57) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . 16) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . -96) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Expr Num . 16) (Stat . LOAD) (Reg . 4) (Expr Num . -100) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . -96) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . -68) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 79) (Reg . 2) (Stat . OUTPUT) (Reg . 2))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . -49) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 79) (Reg . 2) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . DIV) (Expr Num . -57) (Expr Num . 16) (Stat . OUTPUT) (Expr Num . -80) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -29) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 3) (Expr Num . -10) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 79) (Reg . 2) (Stat . OUTPUT) (Reg . 2))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . -100) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -52) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Reg . 1) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . -31) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . SUB) (Expr . DIV) (Reg . 2) (Reg . 0) (Reg . 2) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr . DIV) (Reg . 2) (Reg . 4) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -57) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -57) (Expr Num . -57) (Stat . OUTPUT) (Reg . 0))
((Stat . OUTPUT) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Expr Num . -100) (Stat . OUTPUT) (Expr Num . -100))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Reg . 0) (Expr Num . 7) (Stat . OUTPUT) (Expr . MUL) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Expr Num . 13) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -89) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . -72) (Stat . OUTPUT) (Expr Num . -100))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -57) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 29) (Expr Num . -32) (Stat . OUTPUT) (Expr Num . -100) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Reg . 0) (Expr Num . 7) (Stat . OUTPUT) (Expr Num . -57))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -99) (Reg . 2))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . -49) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -57) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr Num . -79) (Expr . MUL) (Expr Num . -49) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Reg . 0) (Expr Num . 7) (Stat . OUTPUT) (Expr Num . 29) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Reg . 0) (Expr Num . 7) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 79) (Reg . 2) (Stat . INPUT) (Reg . 0))
((Stat . OUTPUT) (Expr . MUL) (Expr Num . -89) (Expr Num . -100) (Stat . LOAD) (Reg . 0) (Expr Num . -65) (Stat . OUTPUT) (Reg . 4))
((Stat . OUTPUT) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . LOAD) (Reg . 0) (Expr Num . -71) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Reg . 0) (Expr Num . 7) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -91) (Expr Num . 59) (Stat . LOAD) (Reg . 3) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 2) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 2) (Stat . LOAD) (Reg . 0) (Expr Num . -31) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 29) (Expr Num . -58) (Stat . OUTPUT) (Expr Num . -40) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . -98) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -93) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 79) (Reg . 2) (Stat . LOAD) (Reg . 0) (Expr Num . -97))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 79) (Reg . 2) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . -31) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . LOAD) (Reg . 0) (Expr Num . -31) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr Num . 7) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . -61) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr Num . 16) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr Num . -29) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -57) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 29) (Expr Num . -64) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -57) (Expr Num . 16))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -66) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . OUTPUT) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 79) (Reg . 2) (Stat . OUTPUT) (Reg . 3))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . -96) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 3) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -57) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 2) (Stat . LOAD) (Reg . 0) (Expr Num . -31) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -57) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 38) (Reg . 2) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . -96) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr . MUL) (Expr Num . -49) (Expr Num . 13) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -83) (Expr Num . -100) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 2) (Stat . OUTPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . ADD) (Expr Num . -97) (Expr Num . -93) (Stat . LOAD) (Reg . 0) (Expr Num . 79))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Reg . 3))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . -31) (Stat . LOAD) (Reg . 0) (Expr Num . -64) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . -99) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -100) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -26) (Expr Num . 13) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -99) (Expr Num . 59) (Stat . LOAD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . OUTPUT) (Expr . MUL) (Expr Num . 29) (Expr Num . -58) (Stat . OUTPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -42) (Expr Num . 59) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Expr Num . 59) (Stat . LOAD) (Reg . 2) (Reg . 2) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr Num . -91) (Expr Num . -99))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . -31) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -100) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 3) (Stat . LOAD) (Reg . 1) (Expr . MUL) (Expr Num . -57) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 79) (Reg . 2) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 2) (Expr Num . -31) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . LOAD) (Reg . 0) (Reg . 2) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -57) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . LOAD) (Reg . 0) (Reg . 1) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . OUTPUT) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . INPUT) (Reg . 4) (Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . -31) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 29) (Expr Num . -64) (Stat . OUTPUT) (Expr Num . 16))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -99) (Expr . MUL) (Expr Num . -98) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -51) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 3))
((Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -97) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr Num . 16) (Stat . OUTPUT) (Expr Num . -100) (Stat . INPUT) (Reg . 2))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 79) (Reg . 2) (Stat . OUTPUT) (Reg . 0))
((Stat . LOAD) (Reg . 0) (Expr Num . -96) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 79) (Reg . 2) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -26) (Expr Num . 13) (Stat . OUTPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Reg . 0) (Expr Num . 7) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -97) (Reg . 2) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . LOAD) (Reg . 0) (Expr Num . 67))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -98) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . OUTPUT) (Expr . MUL) (Expr Num . -68) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . LOAD) (Reg . 0) (Expr Num . -49) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -89) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . DIV) (Expr Num . -68) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . INPUT) (Reg . 2))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Expr Num . -80) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Reg . 0) (Expr Num . 7) (Stat . OUTPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . -100))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Expr Num . -100) (Expr . NOT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -57) (Expr Num . 16))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 2) (Expr . MUL) (Expr Num . -57) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . ADD) (Expr . MUL) (Expr Num . -82) (Expr Num . 16) (Expr Num . -41) (Stat . LOAD) (Reg . 2) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 2) (Stat . LOAD) (Reg . 0) (Expr Num . -96) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -100) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . 38) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 2) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 69) (Reg . 2) (Stat . LOAD) (Reg . 2) (Expr . ADD) (Expr Num . 79) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . -45) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -40) (Expr Num . -68) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -84) (Expr Num . 59))
((Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . -31) (Stat . OUTPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -99) (Expr Num . 88) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . SUB) (Expr . DIV) (Reg . 2) (Reg . 0) (Reg . 2) (Stat . OUTPUT) (Reg . 0))
((Stat . OUTPUT) (Expr . MUL) (Expr Num . -57) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . -72) (Stat . OUTPUT) (Expr Num . -100))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . -31) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -57) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 79) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -61) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . ADD) (Expr Num . -100) (Expr Num . -100) (Stat . OUTPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . -93))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -98) (Expr Num . 13) (Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 16) (Reg . 2) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Reg . 0) (Expr Num . 7) (Stat . OUTPUT) (Expr . OR) (Expr Num . 16) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . OUTPUT) (Expr Num . 16) (Stat . OUTPUT) (Expr . SUB) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Expr Num . -100) (Stat . INPUT) (Reg . 0))
((Stat . OUTPUT) (Expr . MUL) (Expr Num . -100) (Expr Num . -58) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 2) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr Num . -100) (Expr Num . -35) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 79) (Reg . 2) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Reg . 0) (Expr Num . 7) (Stat . INPUT) (Reg . 2))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . -88) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 29) (Expr Num . -58) (Stat . LOAD) (Reg . 0) (Expr Num . -100) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 2) (Stat . INPUT) (Reg . 0))
((Stat . OUTPUT) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 29) (Expr Num . -58) (Stat . OUTPUT) (Expr Num . -100) (Stat . INPUT) (Reg . 0))
((Stat . OUTPUT) (Expr . MUL) (Expr Num . -57) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . -100))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . -25) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -57) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . -98) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -57) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . -99) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . OUTPUT) (Expr . SUB) (Expr Num . 79) (Reg . 2) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Expr Num . -100) (Expr . NOT) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 29) (Expr Num . -32) (Stat . OUTPUT) (Expr Num . -57) (Stat . LOAD) (Reg . 0) (Reg . 3))
((Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . ADD) (Expr Num . -4) (Expr Num . -97) (Stat . OUTPUT) (Reg . 4) (Stat . LOAD) (Reg . 0) (Expr Num . -60))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -26) (Expr Num . 13) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Expr Num . 88) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . -21) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -68) (Expr Num . -61) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Expr Num . -100) (Expr Num . 88))
((Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -96) (Expr Num . 16) (Stat . OUTPUT) (Expr . ADD) (Expr Num . -25) (Expr Num . -98) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . ADD) (Expr Num . -99) (Expr Num . -97) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -57) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . -97) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -57) (Expr Num . 16))
((Stat . OUTPUT) (Expr . SUB) (Expr Num . -42) (Reg . 2) (Stat . OUTPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . -100))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . ADD) (Expr Num . -99) (Expr Num . -97) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -57) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 2) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -100) (Expr Num . -100) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -97) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Reg . 3) (Stat . LOAD) (Reg . 0) (Expr Num . -96) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . -100) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . OUTPUT) (Expr . MUL) (Expr Num . -57) (Expr Num . 16) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -96) (Reg . 2) (Stat . OUTPUT) (Reg . 4) (Stat . OUTPUT) (Reg . 2))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . -72) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -77) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 79) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 79) (Reg . 0) (Stat . OUTPUT) (Expr Num . -99))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . ADD) (Expr Num . -93) (Expr Num . -99) (Stat . LOAD) (Reg . 4) (Expr Num . -88) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -99) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr Num . -79) (Expr Num . -41) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 13) (Expr Num . 16))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 79) (Reg . 2) (Stat . OUTPUT) (Expr Num . -98))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . -88) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -66) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . -49) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -89) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . OUTPUT) (Expr . MUL) (Expr Num . -57) (Expr Num . 16) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . -99) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 29) (Expr Num . -58) (Stat . OUTPUT) (Expr Num . -80) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -66) (Expr . SUB) (Expr Num . 79) (Reg . 2) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . OUTPUT) (Expr . ADD) (Expr Num . -98) (Expr Num . -97) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 2) (Stat . LOAD) (Reg . 0) (Expr Num . -31) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . -97) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -57) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . -31) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -57) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 29) (Expr Num . -35) (Stat . OUTPUT) (Expr Num . 46) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . -49) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . -49) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Expr Num . 59) (Stat . LOAD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . -31) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . OUTPUT) (Expr . MUL) (Expr Num . -26) (Expr Num . 13) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -89) (Expr Num . 16) (Stat . OUTPUT) (Expr . ADD) (Expr Num . -100) (Expr Num . -100) (Stat . OUTPUT) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . 19) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . -68) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -96) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . -96) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . -31) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 79) (Reg . 2) (Stat . INPUT) (Reg . 3))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 79) (Reg . 2) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . SUB) (Expr . DIV) (Reg . 2) (Reg . 0) (Reg . 2) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . -100) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . SUB) (Expr . GT) (Reg . 4) (Reg . 1) (Reg . 2) (Stat . OUTPUT) (Reg . 0))
((Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -89) (Expr Num . 16) (Stat . LOAD) (Reg . 0) (Expr Num . -31) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . OUTPUT) (Expr . MUL) (Expr Num . -49) (Expr Num . 29) (Stat . OUTPUT) (Expr Num . -100) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -66) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 29) (Expr Num . -58) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -95) (Reg . 2) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . DIV) (Reg . 2) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . -97) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -57) (Expr Num . 16))
((Stat . INPUT) (Reg . 2) (Stat . LOAD) (Reg . 0) (Expr Num . -31) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -58) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr . DIV) (Reg . 2) (Reg . 4) (Reg . 2) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -57) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -93) (Reg . 2) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 2) (Stat . LOAD) (Reg . 1) (Expr Num . -58) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 3) (Stat . LOAD) (Reg . 0) (Expr Num . -31) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -57) (Expr Num . 16))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -68) (Expr Num . 16))
((Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Expr Num . -80) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . -31) (Stat . OUTPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . -100) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -57) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -99) (Reg . 2) (Stat . INPUT) (Reg . 0))
((Stat . OUTPUT) (Expr . MUL) (Expr Num . -26) (Expr Num . 13) (Stat . LOAD) (Reg . 0) (Expr Num . -31) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -99) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 79) (Reg . 2) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . SUB) (Expr . GT) (Reg . 4) (Reg . 1) (Reg . 2) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 2) (Expr Num . 79) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -57) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 2) (Stat . LOAD) (Reg . 0) (Expr Num . -31) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . -98) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr . SUB) (Expr Num . -100) (Expr . NOT) (Reg . 0) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 16) (Reg . 2) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -57) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 59) (Reg . 2) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . ADD) (Expr Num . -100) (Expr Num . -97) (Stat . OUTPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Expr Num . -100) (Stat . OUTPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . -68) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -68) (Expr Num . -68) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . -99) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr . MUL) (Expr Num . -96) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . ADD) (Expr Num . -98) (Expr Num . -97) (Stat . LOAD) (Reg . 0) (Expr Num . -72) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 3) (Expr Num . -49) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Reg . 0) (Expr Num . -100) (Stat . OUTPUT) (Expr Num . -93))
((Stat . INPUT) (Reg . 2) (Stat . LOAD) (Reg . 4) (Expr Num . -96) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -57) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . SUB) (Expr . GT) (Reg . 3) (Reg . 0) (Reg . 2) (Stat . OUTPUT) (Expr . DIV) (Reg . 0) (Expr Num . 7))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . -31) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . 7) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . OUTPUT) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 3) (Stat . LOAD) (Reg . 0) (Expr Num . -31) (Stat . OUTPUT) (Expr . ADD) (Expr Num . -100) (Expr Num . -97))
((Stat . LOAD) (Reg . 0) (Expr Num . -98) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 16) (Expr Num . -58) (Stat . LOAD) (Reg . 0) (Expr Num . -100) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . -31) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -39) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . LOAD) (Reg . 3) (Reg . 3) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -57) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . -31) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -57) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . -31) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -62) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . -31) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -100) (Expr Num . 13) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . -80) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -64) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -100) (Expr Num . 16) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -98) (Expr Num . 13) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 2) (Stat . OUTPUT) (Expr Num . -58))
((Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -57) (Expr Num . 16) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 2) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . SUB) (Expr . DIV) (Reg . 0) (Reg . 0) (Reg . 2) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -57) (Reg . 2) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . -49) (Stat . LOAD) (Reg . 0) (Expr Num . 29) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -98) (Expr Num . 13) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Reg . 0) (Expr Num . 7) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -89) (Expr Num . 16) (Stat . LOAD) (Reg . 3) (Expr Num . -47) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . -98) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr Num . 79) (Expr . MUL) (Expr Num . -89) (Expr Num . 16) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 29) (Expr Num . -32))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . -31) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -96) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 69) (Reg . 2) (Stat . LOAD) (Reg . 2) (Expr . ADD) (Expr Num . 79) (Reg . 2))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 79) (Reg . 2) (Stat . OUTPUT) (Expr . ADD) (Expr . ADD) (Expr Num . -52) (Expr Num . -99) (Expr Num . -97))
((Stat . OUTPUT) (Expr Num . -31) (Stat . OUTPUT) (Expr . NOT) (Reg . 0) (Stat . OUTPUT) (Expr Num . -100))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 79) (Reg . 2) (Stat . INPUT) (Reg . 2))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Reg . 0) (Expr Num . 7) (Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . -60) (Stat . OUTPUT) (Expr . ADD) (Expr Num . -79) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -42) (Reg . 2) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 79) (Reg . 2) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 79) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 4) (Expr Num . -96) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -84) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 79) (Reg . 2) (Stat . OUTPUT) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . OUTPUT) (Expr . ADD) (Expr Num . -100) (Expr Num . -97) (Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . OUTPUT) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . LOAD) (Reg . 0) (Expr Num . -31) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -57) (Expr Num . 16))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . OUTPUT) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . LOAD) (Reg . 1) (Reg . 1) (Stat . OUTPUT) (Expr Num . -97) (Stat . OUTPUT) (Expr . DIV) (Reg . 0) (Expr Num . 7))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr Num . -68) (Stat . OUTPUT) (Expr Num . -61))
((Stat . LOAD) (Reg . 3) (Reg . 2) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -57) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -100) (Expr Num . 16) (Stat . OUTPUT) (Expr Num . -80) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . -100) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -57) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . -100) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 29) (Expr Num . -29) (Stat . OUTPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Reg . 3))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -49) (Expr Num . 13) (Stat . INPUT) (Reg . 4) (Stat . INPUT) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . -31) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 79) (Reg . 2) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . LOAD) (Reg . 4) (Expr Num . -31) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Expr Num . 79) (Reg . 2) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 2) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr Num . -52) (Expr Num . -100) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Reg . 0) (Expr Num . 7) (Stat . OUTPUT) (Expr . OR) (Expr Num . 23) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -26) (Expr Num . 13) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -58) (Expr Num . -25) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Reg . 0) (Expr Num . 7) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 3) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -96) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr Num . -79) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -26) (Expr Num . 13) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr . DIV) (Reg . 0) (Expr Num . 7) (Expr Num . 59) (Stat . LOAD) (Reg . 0) (Reg . 3) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 2) (Expr Num . -31) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -100) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . INPUT) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 29) (Expr Num . -58) (Stat . OUTPUT) (Expr Num . 61) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Expr Num . -49) (Expr Num . -100) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -57) (Expr Num . 16) (Stat . OUTPUT) (Reg . 3))
((Stat . INPUT) (Reg . 2) (Stat . LOAD) (Reg . 0) (Expr Num . -100) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Expr Num . -100) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 79) (Reg . 2) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 79) (Reg . 2) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . -100) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -99) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . -31) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . -31) (Stat . LOAD) (Reg . 0) (Expr Num . -100) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . -99) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 79) (Reg . 2) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . -72) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 29) (Expr Num . -35) (Stat . OUTPUT) (Expr Num . -57) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . -31) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . ADD) (Expr Num . -57) (Expr Num . -100) (Stat . OUTPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . -93))
((Stat . OUTPUT) (Reg . 2) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -99) (Reg . 2) (Stat . INPUT) (Reg . 0))
((Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . 38) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . ADD) (Expr Num . -25) (Expr Num . -97) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 2) (Expr Num . 16))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -42) (Reg . 2) (Stat . OUTPUT) (Reg . 1))
((Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr Num . -52) (Expr Num . -97) (Stat . LOAD) (Reg . 0) (Expr Num . 59) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -40) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . -77) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 79) (Reg . 2) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 79) (Reg . 2) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -97) (Reg . 2) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 79) (Reg . 2) (Stat . OUTPUT) (Expr Num . -40))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 2) (Stat . LOAD) (Reg . 0) (Expr Num . -31))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . INPUT) (Reg . 2))
((Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -57) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -57) (Expr Num . 16) (Stat . INPUT) (Reg . 2))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 16) (Reg . 2) (Stat . LOAD) (Reg . 0) (Expr Num . -68))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . -88) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -66) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . 29) (Expr Num . -98) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . OUTPUT) (Expr . ADD) (Expr Num . -100) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Expr Num . -100) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -62) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -89) (Expr Num . 16) (Stat . OUTPUT) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . -25) (Stat . LOAD) (Reg . 0) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -57) (Expr Num . 16) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 69) (Reg . 2) (Stat . LOAD) (Reg . 4) (Expr . ADD) (Expr Num . 79) (Reg . 2))
((Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -57) (Expr Num . 16) (Stat . LOAD) (Reg . 0) (Expr Num . -31) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -57) (Expr Num . -66) (Stat . OUTPUT) (Reg . 0))
((Stat . OUTPUT) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Expr Num . -98) (Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 3) (Stat . LOAD) (Reg . 0) (Expr Num . -68) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -57) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -98) (Expr Num . 88) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 3) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -96) (Expr Num . 88) (Stat . OUTPUT) (Expr . MUL) (Expr . SUB) (Expr Num . -100) (Reg . 2) (Expr Num . -64))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -99) (Expr Num . 88) (Stat . OUTPUT) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . -100) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -99) (Expr Num . 88))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . -100) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . -31) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . -60) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -100) (Expr Num . 16) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . LOAD) (Reg . 0) (Expr Num . -31) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 79) (Reg . 2) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . SUB) (Expr . DIV) (Reg . 2) (Reg . 0) (Reg . 2) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . -31) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -62) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . -99) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr Num . 7) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -26) (Expr Num . 13) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 79) (Reg . 2) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Reg . 0) (Expr Num . 7) (Stat . OUTPUT) (Expr . OR) (Expr Num . 23) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 29) (Expr Num . -29) (Stat . OUTPUT) (Expr Num . -57) (Stat . LOAD) (Reg . 0) (Reg . 3))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . -31) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 2))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 79) (Reg . 2) (Stat . LOAD) (Reg . 0) (Expr Num . -97))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . -100) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . ADD) (Expr Num . -98) (Expr . SUB) (Expr . DIV) (Reg . 0) (Reg . 0) (Reg . 2) (Stat . OUTPUT) (Reg . 4) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 2) (Stat . LOAD) (Reg . 0) (Expr Num . -96) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 2))
((Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -100) (Expr Num . 13) (Stat . INPUT) (Reg . 4) (Stat . INPUT) (Reg . 2))
((Stat . INPUT) (Reg . 2) (Stat . LOAD) (Reg . 0) (Expr Num . -31) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . ADD) (Expr Num . -100) (Expr Num . -97) (Stat . OUTPUT) (Expr Num . -100) (Stat . LOAD) (Reg . 0) (Expr Num . -60))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Expr Num . -100) (Stat . OUTPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . DIV) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 2))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 79) (Reg . 0) (Stat . INPUT) (Reg . 2))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . ADD) (Expr . MUL) (Expr Num . -57) (Expr Num . 16) (Expr Num . 13) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -42) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . -100) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . -31) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . LOAD) (Reg . 0) (Expr Num . -96) (Stat . LOAD) (Reg . 0) (Expr Num . -68) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . LOAD) (Reg . 0) (Expr Num . -31) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -57) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . -31) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 79) (Reg . 2) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . -31) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . -31) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -57) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . OUTPUT) (Expr . MUL) (Expr Num . 29) (Expr Num . -58) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . 46) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 79) (Reg . 2) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 16) (Reg . 2) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -57) (Expr Num . 16))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 2) (Stat . LOAD) (Reg . 3) (Expr Num . -31) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -39) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . OUTPUT) (Expr . MUL) (Expr Num . -26) (Expr Num . 13) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -97) (Reg . 2) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 79) (Reg . 2) (Stat . INPUT) (Reg . 0))
((Stat . LOAD) (Reg . 0) (Expr Num . -65) (Stat . LOAD) (Reg . 0) (Expr Num . -72) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . OUTPUT) (Expr . ADD) (Expr Num . -100) (Expr Num . -97) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 29) (Expr Num . -64) (Stat . LOAD) (Reg . 0) (Expr Num . -51) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -42) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -99) (Expr Num . 59))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . -31) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 2))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -96) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . -31) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 29) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 3) (Stat . OUTPUT) (Expr . ADD) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . -57) (Stat . LOAD) (Reg . 0) (Reg . 3))
((Stat . INPUT) (Reg . 3) (Stat . OUTPUT) (Expr . ADD) (Expr . ADD) (Expr Num . -25) (Expr Num . -100) (Expr Num . -97) (Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . -31) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . -31) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -57) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . LOAD) (Reg . 3) (Reg . 2) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . OUTPUT) (Expr . OR) (Expr Num . -25) (Expr Num . -93) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 58) (Expr Num . 13) (Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 29) (Expr Num . -57) (Stat . OUTPUT) (Expr Num . -80) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . EQ) (Expr Num . 16) (Expr Num . -41) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Reg . 0) (Expr Num . 7) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr Num . 79) (Expr . MUL) (Expr Num . -89) (Expr Num . 16) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -57) (Expr Num . 16) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 1) (Expr Num . 38) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Expr . ADD) (Expr Num . -100) (Expr Num . -97))
((Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr Num . -96) (Expr Num . -99) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . LOAD) (Reg . 0) (Expr Num . -98) (Stat . OUTPUT) (Expr Num . -84))
((Stat . INPUT) (Reg . 1) (Stat . LOAD) (Reg . 0) (Expr Num . -96) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -57) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -26) (Expr Num . 13) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . SUB) (Expr . DIV) (Reg . 0) (Reg . 0) (Reg . 2) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . ADD) (Expr . MUL) (Expr . MUL) (Expr Num . -57) (Expr Num . 16) (Expr Num . 16) (Expr Num . -97) (Stat . OUTPUT) (Expr Num . -54) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 79) (Reg . 2) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . EQ) (Expr Num . 79) (Reg . 2) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 3) (Expr Num . -31) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -57) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . -100) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -57) (Expr Num . 16))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 29) (Expr Num . -58) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 29) (Expr Num . -64) (Stat . OUTPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr Num . -96) (Expr Num . -99) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . OUTPUT) (Expr . MUL) (Expr Num . -49) (Expr Num . 13) (Stat . OUTPUT) (Expr Num . -100) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -66) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -39) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -99) (Expr Num . 16) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -57) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -68) (Expr Num . 13) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . -49) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Reg . 0) (Expr Num . 7) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . -88) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -66) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 79) (Reg . 2) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 29) (Expr Num . -68) (Stat . OUTPUT) (Expr Num . -80) (Stat . OUTPUT) (Expr Num . -98))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 4) (Expr Num . -31) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . OUTPUT) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -100) (Expr Num . 13) (Stat . LOAD) (Reg . 0) (Reg . 3) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . -96) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -57) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . ADD) (Expr Num . -97) (Expr Num . -93) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 1) (Expr Num . 38) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 29) (Expr Num . -29) (Stat . OUTPUT) (Expr Num . -57) (Stat . LOAD) (Reg . 0) (Reg . 3))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -100) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . -68) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . LOAD) (Reg . 0) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 2) (Stat . LOAD) (Reg . 0) (Expr Num . -31) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . -31) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . LOAD) (Reg . 0) (Expr Num . -31) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -42) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 79) (Reg . 2) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -100) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . ADD) (Expr Num . -52) (Expr Num . -99) (Stat . LOAD) (Reg . 0) (Expr Num . -88) (Stat . OUTPUT) (Expr Num . -99))
((Stat . OUTPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . -31) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -98) (Expr Num . 13) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 3) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -96) (Expr Num . 88) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 29) (Expr . DIV) (Reg . 0) (Expr Num . 7))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 79) (Reg . 2) (Stat . OUTPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . -31) (Stat . OUTPUT) (Expr . ADD) (Expr Num . -100) (Expr Num . -97) (Stat . OUTPUT) (Expr . ADD) (Reg . 2) (Expr Num . -94))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . -100) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -100) (Expr Num . 13) (Stat . OUTPUT) (Reg . 3) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 79) (Reg . 2))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . -99) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 29) (Expr Num . 79) (Stat . OUTPUT) (Expr Num . -80) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . -31) (Stat . LOAD) (Reg . 2) (Expr . SUB) (Expr Num . 79) (Reg . 2) (Stat . OUTPUT) (Reg . 0))
((Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr Num . -100) (Expr Num . -99) (Stat . OUTPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . OUTPUT) (Expr . ADD) (Expr Num . -25) (Expr Num . -96) (Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -66) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 2) (Stat . LOAD) (Reg . 0) (Expr Num . -31) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -57) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . -49) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . ADD) (Expr Num . -100) (Expr Num . -35) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr Num . -52) (Expr Num . -99) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . -31) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . OUTPUT) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . INPUT) (Reg . 4) (Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -26) (Expr Num . 13) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . -96) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . SUB) (Expr . DIV) (Reg . 2) (Reg . 0) (Reg . 2) (Stat . OUTPUT) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . SUB) (Expr . DIV) (Reg . 0) (Reg . 0) (Reg . 2) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -49) (Expr Num . 13) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . LOAD) (Reg . 4) (Expr Num . 50) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . OUTPUT) (Expr . ADD) (Expr Num . -98) (Expr Num . -97) (Stat . OUTPUT) (Expr Num . -100) (Stat . OUTPUT) (Expr Num . -80) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -26) (Expr Num . 13) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -26) (Expr Num . 13) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . LOAD) (Reg . 4) (Expr Num . 13) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 79) (Reg . 2) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 29) (Expr Num . -58) (Stat . OUTPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . -92))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -57) (Expr Num . 16) (Stat . OUTPUT) (Expr Num . 13) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . OUTPUT) (Reg . 2) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -31) (Reg . 2) (Stat . INPUT) (Reg . 2))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . -100) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 79) (Reg . 2) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr Num . -79) (Expr Num . -100) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -77) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 3) (Expr Num . -10) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -49) (Expr Num . 13) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -68) (Expr Num . 16))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . ADD) (Expr Num . -98) (Expr Num . -99) (Stat . LOAD) (Reg . 3) (Reg . 1) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . 16) (Expr Num . 16))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -68) (Reg . 2) (Stat . OUTPUT) (Expr Num . -96))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . ADD) (Expr Num . -97) (Expr Num . -97) (Stat . OUTPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . -100))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . -31) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . -31) (Stat . LOAD) (Reg . 0) (Expr Num . 13) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 2) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr Num . 88) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Reg . 0) (Stat . LOAD) (Reg . 4) (Expr . OR) (Expr Num . -100) (Expr Num . 88) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . -100) (Stat . OUTPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr . SUB) (Expr Num . -99) (Reg . 2) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . -31) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -96) (Expr Num . 88) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . -100) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr Num . -99) (Stat . OUTPUT) (Expr Num . -99))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr . ADD) (Expr Num . -68) (Expr Num . -97) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Reg . 0) (Expr Num . 7) (Stat . OUTPUT) (Expr Num . 69) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . -88) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . LOAD) (Reg . 4) (Expr . ADD) (Expr Num . 23) (Expr Num . -99) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Reg . 0) (Expr Num . 7) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . 46) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . -21) (Stat . OUTPUT) (Expr Num . -52) (Stat . LOAD) (Reg . 0) (Expr Num . -31))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -57) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -93) (Expr Num . -100) (Stat . OUTPUT) (Reg . 0))
((Stat . OUTPUT) (Expr . MUL) (Expr Num . 60) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . -72) (Stat . OUTPUT) (Expr Num . -100))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -26) (Expr Num . 13) (Stat . OUTPUT) (Reg . 2) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . -100) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . -100) (Stat . LOAD) (Reg . 4) (Expr . AND) (Expr Num . 0) (Reg . 2))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . -98) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . 79) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -57) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . OUTPUT) (Expr . SUB) (Expr Num . 79) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . -98) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . -100) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -68) (Expr Num . 13) (Stat . INPUT) (Reg . 3))
((Stat . OUTPUT) (Expr . DIV) (Reg . 3) (Expr Num . 7) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . OUTPUT) (Expr . ADD) (Expr Num . -100) (Expr Num . -97) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Expr Num . -100) (Expr . NOT) (Reg . 4) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -26) (Expr Num . 13) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . 16) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Expr Num . 88) (Stat . OUTPUT) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . -31) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . -100) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . OUTPUT) (Expr . MUL) (Expr Num . 29) (Expr Num . -32) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr Num . -98) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 79) (Reg . 2) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr . MUL) (Expr Num . -89) (Expr Num . 16) (Expr Num . 16) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 29) (Expr Num . -58) (Stat . INPUT) (Reg . 0))
((Stat . OUTPUT) (Expr Num . -100) (Stat . LOAD) (Reg . 0) (Expr Num . -96) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . OUTPUT) (Expr . ADD) (Expr Num . -100) (Expr . MUL) (Expr Num . -49) (Expr Num . 13) (Stat . OUTPUT) (Expr Num . -100) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . -72) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -77) (Expr . MUL) (Expr Num . -100) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Reg . 0) (Expr Num . 7) (Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 2) (Expr Num . -31) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Expr Num . 79) (Reg . 2) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 79) (Reg . 2) (Stat . LOAD) (Reg . 0) (Expr Num . -96))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . -31) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . -98) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -57) (Expr Num . -97) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -100) (Expr Num . 16) (Stat . OUTPUT) (Expr Num . -80) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . -68) (Stat . OUTPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . -32) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . -88) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -66) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -68) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Expr Num . -28) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr . SUB) (Expr Num . -68) (Reg . 2) (Stat . LOAD) (Reg . 4) (Expr . ADD) (Expr Num . 23) (Expr Num . -99) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr Num . -29) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 3) (Stat . OUTPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -26) (Expr Num . 13) (Stat . OUTPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -89) (Expr Num . 88) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . MUL) (Expr Num . -57) (Expr Num . 16) (Expr Num . -99) (Stat . OUTPUT) (Reg . 0))
((Stat . LOAD) (Reg . 0) (Expr . SUB) (Expr . DIV) (Reg . 0) (Expr Num . 7) (Expr . NOT) (Reg . 4) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 29) (Expr Num . -58) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -57) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . ADD) (Expr Num . -100) (Expr Num . -100) (Stat . OUTPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . -96) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -57) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -49) (Expr Num . 13) (Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 4) (Expr . SUB) (Expr Num . 79) (Reg . 2) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Reg . 0) (Expr Num . 7) (Stat . OUTPUT) (Expr . ADD) (Expr Num . -100) (Expr Num . -89) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -57) (Expr Num . 16) (Stat . OUTPUT) (Expr . OR) (Expr Num . 16) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . -98) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -26) (Expr Num . 13) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -50) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . OUTPUT) (Expr . SUB) (Expr . MUL) (Expr Num . 29) (Expr Num . -29) (Expr Num . 88) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . -100) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 79) (Reg . 2) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 79) (Reg . 2) (Stat . INPUT) (Reg . 2))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . -31) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . -31) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -62) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . LOAD) (Reg . 3) (Reg . 2) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -57) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . SUB) (Expr . DIV) (Reg . 0) (Reg . 0) (Reg . 2) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 2) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . -49) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . SUB) (Expr Num . -42) (Expr Num . 59) (Expr . MUL) (Expr Num . -89) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . LOAD) (Reg . 0) (Expr Num . 59) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -26) (Expr Num . 13) (Stat . LOAD) (Reg . 0) (Expr Num . -40))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 29) (Expr Num . -58) (Stat . LOAD) (Reg . 0) (Expr Num . -51) (Stat . OUTPUT) (Expr . ADD) (Expr Num . -100) (Expr Num . -93))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . -96) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . OUTPUT) (Expr . SUB) (Expr Num . -96) (Expr Num . 88) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -39) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 29) (Expr Num . -29) (Stat . OUTPUT) (Expr Num . -57) (Stat . LOAD) (Reg . 4) (Reg . 2))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . LOAD) (Reg . 4) (Expr . AND) (Expr Num . 0) (Reg . 2))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -26) (Expr Num . 13) (Stat . OUTPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . -49))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . -68) (Stat . OUTPUT) (Expr . OR) (Expr Num . -98) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 79) (Reg . 2) (Stat . OUTPUT) (Expr Num . -61))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . -31) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -57) (Expr Num . 16) (Stat . LOAD) (Reg . 0) (Expr Num . -18))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 29) (Expr Num . -33) (Stat . OUTPUT) (Expr Num . -68) (Stat . LOAD) (Reg . 0) (Reg . 3))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . -85) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 56) (Reg . 2) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Expr Num . 88) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . ADD) (Expr Num . -98) (Expr Num . -97) (Stat . OUTPUT) (Expr Num . -100) (Stat . LOAD) (Reg . 0) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . LOAD) (Reg . 0) (Expr Num . -31) (Stat . LOAD) (Reg . 0) (Expr Num . -68) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -57) (Expr Num . 29))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr Num . -96) (Expr Num . -99) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . OUTPUT) (Expr . MUL) (Expr Num . -57) (Expr Num . 16) (Stat . LOAD) (Reg . 0) (Expr Num . -31) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -99) (Reg . 2) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 2) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -100) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . -100) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 2))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . ADD) (Expr . MUL) (Expr Num . 46) (Expr Num . -3) (Expr Num . -97) (Stat . OUTPUT) (Reg . 4) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . LOAD) (Reg . 0) (Expr Num . -31) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . -98) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -57) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Reg . 0) (Expr Num . 7) (Stat . OUTPUT) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . -49) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -89) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -93) (Expr Num . 16) (Stat . LOAD) (Reg . 3) (Reg . 1) (Stat . OUTPUT) (Reg . 0))
((Stat . LOAD) (Reg . 0) (Expr Num . 46) (Stat . OUTPUT) (Expr . ADD) (Expr Num . -98) (Expr Num . -100) (Stat . LOAD) (Reg . 3) (Reg . 1) (Stat . OUTPUT) (Reg . 2))
((Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 79) (Reg . 2) (Stat . INPUT) (Reg . 0))
((Stat . LOAD) (Reg . 0) (Expr . SUB) (Expr Num . -100) (Expr . NOT) (Reg . 2) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 29) (Expr Num . -58) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -57) (Expr Num . 16))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -68) (Expr Num . -68) (Stat . OUTPUT) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . 16) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -57) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Reg . 0) (Expr Num . 7) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . -99) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Expr Num . -97) (Reg . 2) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -91) (Expr Num . 59) (Stat . OUTPUT) (Expr Num . -92))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . -72) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Reg . 0))
((Stat . OUTPUT) (Expr . MUL) (Expr Num . -57) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . -100))
((Stat . INPUT) (Reg . 2) (Stat . LOAD) (Reg . 0) (Expr Num . -49) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 79) (Reg . 2) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . -49) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -89) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr Num . -100) (Stat . OUTPUT) (Reg . 1) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . ADD) (Expr . MUL) (Expr Num . -82) (Expr Num . 16) (Expr Num . -17) (Stat . LOAD) (Reg . 2) (Reg . 0) (Stat . OUTPUT) (Expr Num . -100))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -75) (Reg . 2) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr . MUL) (Expr . AND) (Expr Num . -62) (Expr Num . 85) (Expr Num . -100) (Expr Num . 88) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Reg . 0) (Expr Num . 7) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 2) (Stat . LOAD) (Reg . 0) (Expr Num . -31) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -39) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . OUTPUT) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Reg . 0))
((Stat . OUTPUT) (Expr . MUL) (Expr Num . 29) (Expr Num . -58) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . -100) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -75) (Reg . 2) (Stat . LOAD) (Reg . 0) (Expr Num . -60))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -61) (Reg . 2) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -58) (Reg . 2) (Stat . OUTPUT) (Reg . 3))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 79) (Reg . 2) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . LOAD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . -92) (Stat . LOAD) (Reg . 0) (Expr Num . 29) (Stat . INPUT) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . 40) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -49) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 3) (Stat . LOAD) (Reg . 0) (Expr Num . -96) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -57) (Expr Num . 16) (Stat . INPUT) (Reg . 2))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . SUB) (Expr . SUB) (Expr . GT) (Reg . 4) (Reg . 1) (Reg . 2) (Reg . 2) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 4) (Expr Num . 19) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . LOAD) (Reg . 0) (Expr Num . -100) (Stat . LOAD) (Reg . 0) (Expr Num . -100) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 2))
((Stat . INPUT) (Reg . 2) (Stat . LOAD) (Reg . 2) (Expr Num . -31) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -57) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . -98) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 79) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 2) (Reg . 2) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -97) (Expr Num . 16) (Stat . LOAD) (Reg . 0) (Expr Num . -49) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -89) (Expr Num . 16) (Stat . LOAD) (Reg . 0) (Expr Num . -100))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . -31) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 29) (Expr Num . -64) (Stat . OUTPUT) (Reg . 0) (Stat . LOAD) (Reg . 4) (Expr Num . -31))
((Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . -31) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr Num . -79) (Expr Num . -41) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -98) (Expr Num . 13) (Stat . OUTPUT) (Expr Num . -100) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . 16) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -26) (Expr Num . 13) (Stat . OUTPUT) (Reg . 4) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -97) (Reg . 2) (Stat . OUTPUT) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . -31) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -57) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 2) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . -31) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 79) (Reg . 2) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -57) (Expr Num . 16))
((Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 2) (Stat . LOAD) (Reg . 0) (Expr Num . -100) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -64) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . LOAD) (Reg . 0) (Reg . 2) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -99) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 2) (Stat . LOAD) (Reg . 0) (Expr Num . -100) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr . GT) (Reg . 2) (Reg . 1) (Reg . 2) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . -31) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . -31) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 79) (Reg . 2) (Stat . OUTPUT) (Reg . 3))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . 88) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -89) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0) (Stat . LOAD) (Reg . 3) (Reg . 1) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -95) (Reg . 2) (Stat . OUTPUT) (Expr Num . -100) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . LOAD) (Reg . 0) (Expr Num . -31) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr . ADD) (Expr Num . -25) (Reg . 1) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr Num . -98) (Expr Num . -100) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -57) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 4) (Expr Num . 19) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr . SUB) (Expr Num . -42) (Reg . 2) (Expr Num . 16) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 29) (Expr Num . -31) (Stat . OUTPUT) (Expr Num . -57) (Stat . LOAD) (Reg . 1) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 29) (Expr Num . -58) (Stat . OUTPUT) (Expr Num . -40) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 79) (Reg . 2) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Reg . 2) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -100) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . -20) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 2) (Expr Num . -32) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 3) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . LOAD) (Reg . 0) (Expr Num . -31) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . SUB) (Expr Num . -100) (Expr . NOT) (Reg . 0) (Expr Num . -97) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr Num . -68) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . LOAD) (Reg . 0) (Expr Num . -68) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -57) (Expr Num . 16))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 29) (Expr Num . -58) (Stat . LOAD) (Reg . 0) (Expr Num . -97) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 79) (Reg . 0) (Stat . OUTPUT) (Reg . 3))
((Stat . OUTPUT) (Expr . ADD) (Expr Num . -98) (Expr Num . -97) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 79) (Reg . 2) (Stat . OUTPUT) (Reg . 0))
((Stat . OUTPUT) (Expr . MUL) (Expr Num . 29) (Expr Num . -58) (Stat . OUTPUT) (Expr Num . -98) (Stat . LOAD) (Reg . 4) (Expr . LT) (Expr Num . 79) (Reg . 3))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 69) (Reg . 2) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . LOAD) (Reg . 1) (Expr Num . 38) (Stat . OUTPUT) (Expr . SUB) (Expr . DIV) (Reg . 2) (Reg . 0) (Reg . 2) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . -100) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -57) (Expr Num . 16))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . -96) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -96) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 3) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 79) (Reg . 2) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -66) (Expr Num . 16))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . -100) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . LOAD) (Reg . 3) (Reg . 1) (Stat . LOAD) (Reg . 0) (Expr Num . -66) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -57) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . -31) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Expr Num . 88) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 29) (Expr Num . -58) (Stat . OUTPUT) (Expr Num . -98) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . LOAD) (Reg . 1) (Expr Num . 38) (Stat . OUTPUT) (Expr . ADD) (Expr Num . -98) (Expr Num . -97) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr Num . -99) (Expr Num . -99) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 79) (Reg . 2) (Stat . INPUT) (Reg . 3))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . -53) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Expr Num . -28) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . SUB) (Expr . DIV) (Reg . 2) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Reg . 4))
((Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 29) (Expr Num . -58) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 4) (Expr Num . -31) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . 16) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr . MUL) (Expr Num . -49) (Expr Num . 13) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -93) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . -99) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . 79) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -64) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . -49) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -100) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 79) (Reg . 2) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -100) (Expr Num . 13) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . -99) (Stat . LOAD) (Reg . 0) (Expr Num . -95) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 2) (Expr Num . -10) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 79) (Stat . OUTPUT) (Expr Num . -57) (Stat . LOAD) (Reg . 0) (Reg . 3))
((Stat . INPUT) (Reg . 1) (Stat . LOAD) (Reg . 0) (Expr Num . -64) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 2) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . OUTPUT) (Expr Num . -100) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -31) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . -84) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . OUTPUT) (Expr . SUB) (Expr . SUB) (Expr Num . 79) (Reg . 2) (Reg . 2) (Stat . LOAD) (Reg . 0) (Expr Num . -96) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -57) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr . MUL) (Expr Num . -57) (Expr Num . 16) (Expr Num . 88) (Stat . OUTPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . ADD) (Expr . MUL) (Expr Num . -57) (Expr Num . 16) (Expr Num . -41) (Stat . OUTPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -42) (Expr Num . 59))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Expr Num . -100) (Expr Num . -100) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -57) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . -31) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -62) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -96) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . -96) (Stat . LOAD) (Reg . 0) (Expr Num . -49) (Stat . INPUT) (Reg . 0))
((Stat . OUTPUT) (Expr . SUB) (Expr . MUL) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Expr Num . -29) (Expr Num . 88) (Stat . LOAD) (Reg . 0) (Expr Num . 40) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -49) (Expr Num . 13) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 16) (Reg . 2) (Stat . INPUT) (Reg . 0))
((Stat . LOAD) (Reg . 0) (Expr Num . -97) (Stat . LOAD) (Reg . 2) (Expr Num . -49) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -99) (Expr Num . 16) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 79) (Reg . 2) (Stat . LOAD) (Reg . 0) (Expr Num . -92))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -99) (Reg . 2) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . -31) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -100) (Expr Num . 13) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -62) (Expr Num . 16) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -68) (Expr Num . -68) (Stat . OUTPUT) (Expr Num . -99))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . DIV) (Expr Num . -68) (Expr Num . 16) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Expr . ADD) (Expr . MUL) (Expr Num . 29) (Expr Num . -29) (Expr Num . -100))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . ADD) (Expr Num . -98) (Expr Num . -97) (Stat . OUTPUT) (Expr Num . -100) (Stat . LOAD) (Reg . 0) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -100) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -57) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -57) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 3) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 29) (Expr Num . -58) (Stat . LOAD) (Reg . 0) (Expr Num . -31) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . -98) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . LOAD) (Reg . 0) (Expr Num . -31) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . LOAD) (Reg . 4) (Expr Num . 50) (Stat . OUTPUT) (Reg . 0))
((Stat . OUTPUT) (Expr . MUL) (Expr Num . 29) (Expr Num . -58) (Stat . OUTPUT) (Expr Num . -100) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -57) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -66) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . 13) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . -31) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -97) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . LOAD) (Reg . 0) (Expr Num . -31) (Stat . LOAD) (Reg . 0) (Expr Num . -100) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . LOAD) (Reg . 0) (Expr Num . -96))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . SUB) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Reg . 2) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -96) (Expr Num . 88) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -57) (Expr Num . 13) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 79) (Reg . 2) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -57) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 29) (Expr Num . -58) (Stat . LOAD) (Reg . 2) (Expr Num . -51) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . -31) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 79) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . ADD) (Expr Num . 16) (Expr Num . -100) (Stat . OUTPUT) (Expr Num . -100) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . -68) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . -100))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -99) (Reg . 2) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 2) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . ADD) (Expr . SUB) (Expr Num . -42) (Expr Num . 59) (Expr Num . 79) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -68) (Expr . SUB) (Expr Num . 79) (Reg . 2) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -75) (Reg . 2) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . -31) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . -96) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -57) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -57) (Expr Num . 16) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . -97) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Expr Num . -100) (Stat . OUTPUT) (Expr Num . -40))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 2) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 29) (Expr Num . -58) (Stat . OUTPUT) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 69) (Reg . 2) (Stat . LOAD) (Reg . 2) (Expr . MUL) (Expr Num . -68) (Expr Num . 16))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Expr Num . -42) (Expr Num . 59) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -98) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . OUTPUT) (Expr . MUL) (Expr Num . -26) (Expr Num . 13) (Stat . OUTPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . OUTPUT) (Expr . MUL) (Expr Num . -100) (Expr Num . 13) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -96) (Expr Num . 88) (Stat . OUTPUT) (Reg . 3))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 79) (Reg . 2) (Stat . OUTPUT) (Expr Num . -4))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -42) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr . DIV) (Reg . 0) (Reg . 0) (Reg . 2) (Stat . OUTPUT) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . -96) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . 19) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . SUB) (Expr . GT) (Reg . 4) (Reg . 0) (Reg . 2) (Stat . INPUT) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . SUB) (Expr . DIV) (Reg . 0) (Reg . 0) (Reg . 2) (Stat . OUTPUT) (Expr Num . -98))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . -31) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -57) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . LOAD) (Reg . 3) (Reg . 1) (Stat . LOAD) (Reg . 0) (Expr . DIV) (Reg . 0) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -57) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . ADD) (Expr Num . -100) (Expr Num . -100) (Stat . OUTPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . -93))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 79) (Expr Num . 13) (Stat . OUTPUT) (Expr Num . -100) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . -31) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -57) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -57) (Expr Num . 16) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . 16) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . -100) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -57) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . -31) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . -49) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -89) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Reg . 0) (Expr Num . 7) (Stat . OUTPUT) (Expr Num . 69) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 79) (Reg . 2) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -61) (Expr Num . -75) (Stat . INPUT) (Reg . 2))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 79) (Reg . 2) (Stat . OUTPUT) (Expr Num . -61))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -57) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Expr Num . -100) (Expr . NOT) (Reg . 4) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . -31) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -57) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 79) (Reg . 2) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 29) (Expr Num . -29))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Reg . 0) (Expr Num . 7) (Stat . OUTPUT) (Expr . OR) (Expr Num . 23) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . -68) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -100) (Expr Num . 13) (Stat . OUTPUT) (Expr Num . -100) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . ADD) (Expr Num . -100) (Expr Num . -93) (Stat . OUTPUT) (Expr Num . 66) (Stat . OUTPUT) (Reg . 3))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 2) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 3) (Expr Num . -31) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . -97) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -99) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . ADD) (Expr Num . -97) (Expr Num . -97) (Stat . OUTPUT) (Reg . 4) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -17) (Reg . 2) (Stat . OUTPUT) (Reg . 0))
((Stat . OUTPUT) (Expr . ADD) (Expr Num . -99) (Expr Num . -98) (Stat . OUTPUT) (Expr . ADD) (Expr Num . -17) (Expr Num . -100) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . -100) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -100) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 3) (Expr Num . 38) (Stat . OUTPUT) (Expr . ADD) (Expr Num . -98) (Expr Num . -97) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . -31) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . -99) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -57) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . -65) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 79) (Reg . 2) (Stat . INPUT) (Reg . 0))
((Stat . OUTPUT) (Expr . MUL) (Expr Num . -49) (Expr Num . 13) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . -72) (Stat . OUTPUT) (Expr Num . -100))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 79) (Reg . 2) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . -31) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -62) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 2) (Expr . MUL) (Expr Num . -77) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Reg . 0) (Expr Num . 59) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr . SUB) (Expr Num . -100) (Expr . NOT) (Reg . 0) (Expr Num . 88) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 2) (Expr Num . -49) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . -31) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -57) (Expr Num . 16) (Stat . OUTPUT) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . -49) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . OUTPUT) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -57) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 79) (Reg . 2) (Stat . INPUT) (Reg . 0))
((Stat . OUTPUT) (Expr . MUL) (Expr Num . 29) (Expr Num . -58) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 2) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . LOAD) (Reg . 0) (Expr Num . -68) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -57) (Expr Num . 16))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Reg . 0) (Expr Num . 7) (Stat . OUTPUT) (Expr Num . -57) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . -31) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -57) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -100) (Expr Num . 13) (Stat . OUTPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . -100) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr . SUB) (Expr Num . 79) (Reg . 2))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr Num . 7) (Stat . LOAD) (Reg . 3) (Expr . MUL) (Expr Num . -98) (Expr Num . 16) (Stat . OUTPUT) (Reg . 3))
((Stat . OUTPUT) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 3) (Stat . OUTPUT) (Reg . 2))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 2) (Stat . OUTPUT) (Reg . 0))
((Stat . OUTPUT) (Expr Num . -100) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -62) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -42) (Reg . 2) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . ADD) (Expr Num . -25) (Expr Num . -98) (Stat . OUTPUT) (Reg . 1) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 79) (Reg . 2) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 2) (Expr Num . -96) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . -100) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . LOAD) (Reg . 0) (Expr Num . -31) (Stat . LOAD) (Reg . 0) (Expr Num . -31) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -57) (Expr Num . 16))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . -31) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Reg . 0) (Expr Num . 7) (Stat . OUTPUT) (Expr Num . -99) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -57) (Expr Num . 16) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -84) (Expr Num . 59) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -98) (Reg . 2) (Stat . OUTPUT) (Expr Num . -100))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 2) (Expr Num . -100) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . ADD) (Expr Num . 16) (Expr Num . -97) (Stat . LOAD) (Reg . 0) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 2) (Expr Num . -77) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . LOAD) (Reg . 0) (Reg . 3) (Stat . LOAD) (Reg . 0) (Expr Num . -98) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . OUTPUT) (Expr Num . 16) (Stat . OUTPUT) (Expr Num . -100) (Stat . OUTPUT) (Reg . 0))
((Stat . LOAD) (Reg . 0) (Expr Num . -31) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . SUB) (Expr . DIV) (Reg . 0) (Reg . 0) (Reg . 2) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . -31) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -49) (Expr Num . 13) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 79) (Reg . 2) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -68) (Expr Num . 16))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -57) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 2) (Stat . LOAD) (Reg . 0) (Expr Num . -31) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -57) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 29) (Expr Num . -58) (Stat . OUTPUT) (Expr Num . -40) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -97) (Reg . 2) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -57) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . -31) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -68) (Expr Num . 16))
((Stat . LOAD) (Reg . 3) (Expr Num . -31) (Stat . LOAD) (Reg . 0) (Expr Num . -68) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -57) (Expr Num . 16))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 29) (Expr Num . -54) (Stat . OUTPUT) (Expr Num . 96) (Stat . LOAD) (Reg . 0) (Expr Num . 13))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . SUB) (Expr . DIV) (Reg . 0) (Reg . 0) (Reg . 2) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . -31) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . -31) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -57) (Expr Num . 16))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 79) (Reg . 2) (Stat . OUTPUT) (Reg . 3))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . 67) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -57) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 4) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -57) (Reg . 1) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr Num . 79) (Expr . MUL) (Expr Num . -89) (Expr Num . 16) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -96) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . -31) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -57) (Expr Num . 38) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -26) (Expr Num . 13))
((Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 29) (Expr Num . -58) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -57) (Expr Num . 16))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . -96) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . -100) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Expr Num . 88) (Stat . OUTPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr . MUL) (Expr Num . -57) (Expr Num . 16) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -68) (Expr Num . 59) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr Num . 29) (Expr Num . -99) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -100) (Expr Num . -26) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 69) (Reg . 2) (Stat . OUTPUT) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . SUB) (Expr . GT) (Reg . 3) (Reg . 0) (Reg . 2) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 2) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . -57) (Stat . LOAD) (Reg . 0) (Expr Num . -100) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . -72) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -77) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -98) (Expr Num . 16) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Reg . 0) (Expr Num . 7) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 1) (Expr Num . -31) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 79) (Reg . 2) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 2))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Expr Num . -100))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 16) (Stat . INPUT) (Reg . 4) (Stat . LOAD) (Reg . 2) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . ADD) (Expr Num . -52) (Expr Num . -99) (Stat . OUTPUT) (Reg . 3) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -26) (Expr Num . 13) (Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . -31) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -57) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . ADD) (Expr Num . -17) (Expr Num . -97) (Stat . OUTPUT) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . -96) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 79) (Reg . 2) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 3) (Expr . SUB) (Expr Num . -20) (Expr Num . 88) (Stat . LOAD) (Reg . 0) (Expr Num . -68) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -100) (Expr Num . 13) (Stat . OUTPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . -100))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -26) (Expr Num . 13) (Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 3) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 29) (Expr Num . -64) (Stat . OUTPUT) (Expr Num . -73) (Stat . LOAD) (Reg . 2) (Reg . 2))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr Num . 59) (Expr Num . -41) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Expr . SUB) (Expr . DIV) (Reg . 2) (Reg . 2) (Reg . 2) (Stat . OUTPUT) (Reg . 3))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -26) (Expr Num . 13) (Stat . OUTPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . ADD) (Expr Num . -99) (Expr Num . -97) (Stat . OUTPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . -100) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . -72) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Reg . 0))
((Stat . OUTPUT) (Expr Num . -100) (Stat . OUTPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr . DIV) (Reg . 2) (Reg . 0) (Reg . 2) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . 46) (Expr Num . -3) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -57) (Expr Num . 16) (Stat . OUTPUT) (Expr Num . 16) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -26) (Expr Num . 13))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 4) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . -99) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -100) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 79) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr . ADD) (Expr Num . -79) (Expr . MUL) (Expr Num . -92) (Expr Num . 16) (Expr Num . 59) (Stat . LOAD) (Reg . 3) (Reg . 3) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -26) (Expr Num . 13) (Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . LOAD) (Reg . 0) (Reg . 2) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -42) (Reg . 2) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . -100) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . SUB) (Expr . GT) (Reg . 3) (Reg . 0) (Reg . 2) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . LOAD) (Reg . 0) (Expr Num . -100) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . -96) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -57) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -57) (Expr Num . 16) (Stat . OUTPUT) (Reg . 2))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . -68) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Reg . 0) (Expr Num . 7) (Stat . OUTPUT) (Expr . OR) (Expr Num . -17) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . SUB) (Expr . DIV) (Reg . 2) (Reg . 0) (Reg . 2) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 2) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . 40) (Stat . OUTPUT) (Expr Num . -100) (Stat . OUTPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . SUB) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Reg . 2) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . 45) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -39) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -26) (Expr Num . 13) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . ADD) (Expr Num . -25) (Expr Num . -100) (Stat . OUTPUT) (Reg . 1) (Stat . INPUT) (Reg . 4))
((Stat . INPUT) (Reg . 2) (Stat . LOAD) (Reg . 3) (Expr Num . -100) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -39) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -97) (Reg . 2) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . ADD) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Expr Num . -97) (Stat . OUTPUT) (Expr Num . -100) (Stat . LOAD) (Reg . 4) (Expr Num . -31))
((Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -68) (Expr . SUB) (Expr Num . 79) (Reg . 2) (Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 1) (Expr Num . -31) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -98) (Expr Num . -68) (Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 3) (Expr Num . -53) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . OUTPUT) (Expr . SUB) (Expr Num . -96) (Expr Num . 88) (Stat . OUTPUT) (Expr Num . 88) (Stat . OUTPUT) (Reg . 4) (Stat . OUTPUT) (Reg . 0))
((Stat . OUTPUT) (Reg . 2) (Stat . LOAD) (Reg . 2) (Expr . ADD) (Expr Num . 79) (Reg . 2) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -57) (Expr Num . 16))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -57) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 79) (Reg . 2) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 4) (Expr Num . -49) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -57) (Expr Num . 16) (Stat . OUTPUT) (Expr Num . -100))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -57) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 3))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . -96) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -57) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 29) (Expr Num . -56) (Stat . OUTPUT) (Expr Num . -100) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 69) (Reg . 2) (Stat . LOAD) (Reg . 2) (Expr . ADD) (Expr Num . 79) (Reg . 2))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -100) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 2) (Stat . OUTPUT) (Expr . ADD) (Expr Num . -17) (Expr Num . -97))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . LOAD) (Reg . 3) (Expr Num . -10) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . SUB) (Expr . DIV) (Reg . 2) (Reg . 0) (Reg . 2) (Stat . OUTPUT) (Expr Num . -98))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 50) (Reg . 2) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . ADD) (Expr Num . -100) (Expr Num . -35) (Stat . OUTPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . -93))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 79) (Reg . 2) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 1) (Expr Num . -68) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . OUTPUT) (Expr . ADD) (Expr Num . -25) (Expr Num . -100) (Stat . LOAD) (Reg . 0) (Expr Num . -65) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 2) (Expr Num . -31) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Reg . 3) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr Num . -52) (Expr Num . -68) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . -95))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . -31) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -97) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -100) (Expr Num . 13) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -49) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -26) (Expr Num . 13) (Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . -95) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -57) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -98) (Expr Num . 13) (Stat . OUTPUT) (Expr . ADD) (Reg . 2) (Expr Num . -68) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . -72) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . 46) (Expr Num . -29) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 79) (Reg . 2) (Stat . OUTPUT) (Reg . 0))
((Stat . OUTPUT) (Expr . GT) (Expr Num . -98) (Expr Num . -97) (Stat . OUTPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -77) (Expr Num . 16) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -99) (Expr Num . 88))
((Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -26) (Expr Num . 13) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -99) (Expr Num . 59) (Stat . OUTPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . EQ) (Expr Num . -79) (Expr Num . -41) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr Num . -79) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -96) (Expr Num . 88))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . 46) (Expr Num . -3) (Stat . OUTPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 2) (Expr Num . -77) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . 59) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -72) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -98) (Expr Num . 13) (Stat . OUTPUT) (Expr Num . -100) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . -97) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . OUTPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . -88) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . INPUT) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . -31) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 79) (Reg . 2) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . -100) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . LOAD) (Reg . 0) (Expr Num . 50) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -26) (Expr Num . 13) (Stat . OUTPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -61) (Expr Num . 16))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 79) (Reg . 2) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 29) (Expr Num . -58) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . -77))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 29) (Expr Num . -56) (Stat . OUTPUT) (Expr Num . -40) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . -31) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 79) (Reg . 2) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -99) (Expr Num . 59))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Expr . DIV) (Reg . 0) (Expr Num . 7))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 4) (Expr Num . -96) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -57) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . LOAD) (Reg . 0) (Expr . SUB) (Expr Num . -100) (Expr Num . -100) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr Num . -79) (Expr Num . -41) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -57) (Expr Num . 16))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -96) (Expr Num . 88) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -96) (Expr Num . 88) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . -99) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 79) (Reg . 2) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -26) (Expr Num . 13) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . LOAD) (Reg . 0) (Expr Num . -100) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -57) (Expr Num . 16))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . -49) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 79) (Reg . 2) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 79) (Reg . 2) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . LOAD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . OUTPUT) (Expr . SUB) (Expr Num . -96) (Expr Num . 88) (Stat . LOAD) (Reg . 0) (Reg . 3) (Stat . OUTPUT) (Expr Num . -99))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . -31) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . LOAD) (Reg . 0) (Expr Num . -98) (Stat . OUTPUT) (Reg . 0) (Stat . LOAD) (Reg . 3) (Expr Num . -47) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Reg . 3) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -42) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 2) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -57) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . ADD) (Expr Num . -98) (Expr Num . -100) (Stat . LOAD) (Reg . 3) (Reg . 1) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . SUB) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Reg . 2) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 79) (Reg . 2))
((Stat . INPUT) (Reg . 3) (Stat . OUTPUT) (Expr Num . -100) (Stat . OUTPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . SUB) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Reg . 2) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . -68) (Stat . OUTPUT) (Reg . 4) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 2) (Expr Num . -21) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -68) (Expr Num . 13) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -98) (Reg . 2) (Stat . OUTPUT) (Expr Num . -100))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -57) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -57) (Expr Num . -31) (Stat . OUTPUT) (Reg . 0))
((Stat . OUTPUT) (Expr . SUB) (Expr Num . -96) (Expr Num . 88) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . -98) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr . GT) (Reg . 4) (Reg . 1) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . OUTPUT) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . -100))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . -31) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . 16) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -57) (Expr Num . 16))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . -49) (Stat . LOAD) (Reg . 0) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . -96) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . LOAD) (Reg . 0) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Expr Num . 16) (Stat . OUTPUT) (Reg . 2) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . -68) (Stat . OUTPUT) (Expr Num . -88))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . -88) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -66) (Expr Num . 16) (Stat . INPUT) (Reg . 0))
((Stat . OUTPUT) (Expr . ADD) (Expr Num . -100) (Expr Num . -26) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . -31) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 29) (Expr Num . -64) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 2) (Stat . OUTPUT) (Reg . 0))
((Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . 38) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -99) (Expr Num . 13) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -96) (Expr Num . 88) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . -96) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . OUTPUT) (Expr . MUL) (Expr Num . -100) (Expr Num . 16) (Stat . LOAD) (Reg . 0) (Expr Num . -49) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -89) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . LOAD) (Reg . 0) (Expr Num . -31) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 79) (Reg . 2) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . ADD) (Expr Num . -17) (Expr Num . -97) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -26) (Expr Num . 13) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -97) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr Num . 59) (Expr Num . -41) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -26) (Expr Num . 13) (Stat . OUTPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . -100) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -98) (Expr Num . 13) (Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Expr Num . 88) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Reg . 0) (Expr Num . 7) (Stat . OUTPUT) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . LOAD) (Reg . 0) (Expr Num . -97) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -57) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . -96) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . ADD) (Expr Num . -52) (Expr Num . -95) (Stat . LOAD) (Reg . 3) (Reg . 1) (Stat . LOAD) (Reg . 0) (Reg . 2))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 1) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Reg . 0) (Expr . SUB) (Expr Num . -100) (Expr Num . 88) (Stat . OUTPUT) (Expr Num . -93))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 1) (Reg . 1) (Stat . OUTPUT) (Expr Num . -100) (Stat . OUTPUT) (Reg . 0))
((Stat . LOAD) (Reg . 0) (Expr . SUB) (Expr Num . -100) (Expr . NOT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -84) (Expr Num . 59) (Stat . LOAD) (Reg . 0) (Reg . 1) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . LOAD) (Reg . 0) (Expr Num . -49) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -26) (Expr Num . 13) (Stat . OUTPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -57) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 79) (Reg . 2) (Stat . INPUT) (Reg . 2))
((Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Expr Num . -100) (Expr . NOT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 2) (Expr Num . -10) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . -31) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -58) (Expr Num . 16))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 16) (Expr Num . -58) (Stat . LOAD) (Reg . 0) (Expr Num . 29) (Stat . OUTPUT) (Reg . 0))
((Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . LOAD) (Reg . 0) (Expr Num . -31) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -57) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . -97) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . -31) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -57) (Expr Num . 16) (Stat . OUTPUT) (Reg . 2))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . OUTPUT) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Expr Num . -100) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -64) (Expr Num . 13) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . SUB) (Expr . GT) (Reg . 4) (Reg . 0) (Reg . 2) (Stat . OUTPUT) (Reg . 0))
((Stat . LOAD) (Reg . 0) (Reg . 3) (Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -96) (Expr Num . 88) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Reg . 0) (Expr Num . 7) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -26) (Expr Num . 13))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . -31) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . ADD) (Expr Num . -98) (Expr Num . -35) (Stat . LOAD) (Reg . 0) (Reg . 1) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -26) (Expr Num . 13) (Stat . OUTPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 3))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 79) (Reg . 2) (Stat . INPUT) (Reg . 0))
((Stat . LOAD) (Reg . 0) (Expr Num . -51) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Expr Num . 59) (Stat . LOAD) (Reg . 2) (Reg . 3) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 79) (Reg . 2) (Stat . OUTPUT) (Reg . 3))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . SUB) (Expr . GT) (Reg . 4) (Reg . 0) (Reg . 2) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 4) (Expr Num . -96) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -57) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0) (Stat . LOAD) (Reg . 2) (Expr Num . -95))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 29) (Expr Num . -32) (Stat . OUTPUT) (Expr Num . -57) (Stat . INPUT) (Reg . 0))
((Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -77) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . -100))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . -97) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -57) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . -31) (Stat . OUTPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . -31) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -57) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . LOAD) (Reg . 0) (Expr Num . 29) (Stat . LOAD) (Reg . 0) (Expr Num . -100) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -89) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Reg . 0) (Expr Num . 7) (Stat . OUTPUT) (Expr Num . -31) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -84) (Expr Num . 59) (Stat . LOAD) (Reg . 0) (Reg . 3) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . -49) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . -57) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr Num . -68) (Stat . LOAD) (Reg . 0) (Expr Num . -97))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . -31) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 79) (Reg . 2) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . -64) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . -100) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -57) (Expr Num . 16))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -63) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -68) (Expr Num . -64) (Stat . OUTPUT) (Expr Num . -29))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 4) (Expr Num . -31) (Stat . LOAD) (Reg . 0) (Expr Num . -68) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 2) (Stat . OUTPUT) (Expr . ADD) (Expr Num . -25) (Expr Num . -93))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 79) (Stat . OUTPUT) (Expr Num . -96) (Stat . OUTPUT) (Reg . 0))
((Stat . LOAD) (Reg . 0) (Expr Num . -31) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . LOAD) (Reg . 4) (Expr Num . 50) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -63) (Expr Num . 16) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . OUTPUT) (Expr . MUL) (Expr Num . 29) (Expr Num . -29) (Stat . OUTPUT) (Expr Num . -100) (Stat . OUTPUT) (Expr Num . -97))
((Stat . INPUT) (Reg . 2) (Stat . LOAD) (Reg . 0) (Expr Num . -31) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -98) (Expr Num . 13) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -97) (Reg . 2) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . -72) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -77) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 79) (Reg . 2) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . ADD) (Expr Num . -68) (Expr . MUL) (Expr Num . -100) (Expr Num . 16) (Stat . OUTPUT) (Reg . 3) (Stat . INPUT) (Reg . 1))
((Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . 38) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -68) (Reg . 2) (Stat . OUTPUT) (Expr Num . -61))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -49) (Expr Num . 13) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . -31) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -57) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . ADD) (Expr Num . -97) (Expr Num . -93) (Stat . LOAD) (Reg . 0) (Expr Num . -31))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 2) (Expr Num . -88) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -66) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -49) (Expr Num . 13))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . -61) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . -98) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -100) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . -31) (Stat . OUTPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . LOAD) (Reg . 0) (Expr . SUB) (Expr Num . -99) (Expr . MUL) (Expr Num . 29) (Expr Num . -58) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 29) (Expr Num . -58) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . OUTPUT) (Expr . MUL) (Expr Num . 29) (Expr Num . -58) (Stat . OUTPUT) (Expr Num . -98) (Stat . OUTPUT) (Expr Num . -10))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -96) (Expr Num . 16) (Stat . OUTPUT) (Expr Num . -73) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . ADD) (Expr . MUL) (Expr Num . -57) (Expr Num . 16) (Expr Num . -41) (Stat . OUTPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -42) (Expr Num . 59))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . ADD) (Expr Num . 16) (Expr Num . -93) (Stat . OUTPUT) (Reg . 1) (Stat . INPUT) (Reg . 4))
((Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -100) (Expr Num . 16) (Stat . LOAD) (Reg . 0) (Expr Num . -98) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr . SUB) (Expr Num . -100) (Expr . NOT) (Reg . 0) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . OUTPUT) (Expr Num . -100) (Stat . LOAD) (Reg . 0) (Expr Num . -36) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 79) (Reg . 2) (Stat . OUTPUT) (Reg . 0))
((Stat . LOAD) (Reg . 0) (Expr . SUB) (Expr Num . -100) (Expr Num . 16) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr Num . -79) (Expr Num . -41) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -57) (Expr Num . 16))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 2) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -57) (Reg . 2) (Stat . OUTPUT) (Reg . 0))
((Stat . LOAD) (Reg . 0) (Expr Num . -97) (Stat . LOAD) (Reg . 0) (Expr Num . -49) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -89) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 16) (Reg . 2) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . ADD) (Expr . MUL) (Expr Num . -57) (Expr Num . 16) (Expr Num . 13) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -42) (Expr Num . 59))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . -100) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr . ADD) (Expr Num . -52) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . LOAD) (Reg . 4) (Expr . ADD) (Expr Num . -17) (Expr Num . -99) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . -77) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . OUTPUT) (Expr . MUL) (Expr Num . 29) (Expr Num . -58) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . LOAD) (Reg . 0) (Expr Num . -98) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -57) (Expr Num . 16) (Stat . LOAD) (Reg . 3) (Expr Num . -47) (Stat . OUTPUT) (Reg . 0))
((Stat . LOAD) (Reg . 0) (Expr Num . -100) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . -31) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr . SUB) (Expr Num . -99) (Reg . 2) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . -100) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . -31) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -57) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 1) (Expr Num . 38) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . LOAD) (Reg . 0) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -26) (Expr Num . 13) (Stat . OUTPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . -96) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . LOAD) (Reg . 0) (Reg . 1) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Expr Num . -100) (Expr . NOT) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Reg . 0) (Expr Num . 7) (Stat . OUTPUT) (Expr Num . -20) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 3) (Expr Num . -100) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 1) (Reg . 1) (Stat . OUTPUT) (Expr Num . -100) (Stat . OUTPUT) (Reg . 0))
((Stat . LOAD) (Reg . 4) (Expr . DIV) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -57) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -26) (Expr Num . 13) (Stat . OUTPUT) (Expr Num . -100) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -56) (Expr Num . 16) (Stat . OUTPUT) (Reg . 2) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -57) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . 46) (Expr Num . -29) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 2) (Expr Num . -10) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . INPUT) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . -31) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 29) (Expr Num . -58) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr Num . -98) (Expr Num . -100) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . MUL) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Expr Num . -3) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Reg . 0) (Expr Num . 7) (Stat . OUTPUT) (Reg . 0))
((Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -57) (Expr Num . 16) (Stat . LOAD) (Reg . 1) (Reg . 1) (Stat . OUTPUT) (Expr Num . -97) (Stat . OUTPUT) (Reg . 2))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr Num . -79) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . ADD) (Expr Num . -17) (Expr . ADD) (Expr Num . -17) (Expr Num . -97) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . -99) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -97) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 79) (Reg . 2) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -57) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . LOAD) (Reg . 0) (Expr Num . -64) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . 38) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr Num . -100) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . 19) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . -31) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -57) (Expr Num . 16) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -26) (Expr Num . 13) (Stat . OUTPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . -97) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -57) (Expr Num . -68) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 79) (Reg . 2) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 79) (Reg . 2) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr Num . -98) (Stat . OUTPUT) (Reg . 0))
((Stat . LOAD) (Reg . 0) (Reg . 2) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . -31) (Stat . LOAD) (Reg . 0) (Expr Num . -57) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . 16) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Expr Num . -64))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . SUB) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Reg . 0) (Stat . OUTPUT) (Reg . 2))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . SUB) (Expr . DIV) (Reg . 2) (Reg . 0) (Reg . 2) (Stat . OUTPUT) (Expr Num . -98))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr . ADD) (Expr Num . -100) (Expr Num . -35) (Expr Num . 88) (Stat . OUTPUT) (Reg . 0))
((Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -57) (Expr Num . 16) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . -31) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 79) (Reg . 2) (Stat . INPUT) (Reg . 4) (Stat . INPUT) (Reg . 0))
((Stat . OUTPUT) (Expr Num . -73) (Stat . LOAD) (Reg . 0) (Expr Num . -65) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 79) (Reg . 2) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -99) (Expr Num . 16))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 4) (Expr Num . 29) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -100) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -68) (Expr Num . -100) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 79) (Reg . 2) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -57) (Expr Num . 16) (Stat . LOAD) (Reg . 0) (Expr Num . -68) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 79) (Reg . 2) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . -100) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . LOAD) (Reg . 0) (Expr Num . -49) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Expr Num . 79) (Reg . 2) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 29) (Expr Num . -64) (Stat . OUTPUT) (Expr Num . 16))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . DIV) (Reg . 2) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . LOAD) (Reg . 0) (Expr Num . -100) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . SUB) (Expr . DIV) (Reg . 0) (Reg . 0) (Reg . 2) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . -49) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -98) (Expr Num . 13))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . INPUT) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 79) (Reg . 2) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr Num . -96) (Expr Num . -99))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . SUB) (Expr . DIV) (Reg . 2) (Reg . 0) (Reg . 2) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -57) (Reg . 2) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . -21) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . INPUT) (Reg . 4))
((Stat . OUTPUT) (Expr . ADD) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Expr . SUB) (Expr Num . -96) (Expr Num . 88) (Stat . OUTPUT) (Expr Num . -100) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -96) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -96) (Expr Num . 16) (Stat . OUTPUT) (Expr Num . -99))
((Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 29) (Expr Num . -58) (Stat . OUTPUT) (Reg . 2) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 79) (Reg . 2) (Stat . LOAD) (Reg . 0) (Expr Num . -72))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -75) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 79) (Reg . 2) (Stat . OUTPUT) (Reg . 0))
((Stat . OUTPUT) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . -100) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 2) (Expr Num . -10) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Expr Num . 88) (Stat . OUTPUT) (Reg . 0))
((Stat . OUTPUT) (Expr . ADD) (Expr Num . -17) (Expr Num . -97) (Stat . OUTPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . ADD) (Expr Num . -100) (Expr . MUL) (Expr Num . 29) (Expr Num . -58) (Stat . LOAD) (Reg . 0) (Reg . 1) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -57) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0) (Stat . INPUT) (Reg . 3))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . -53) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 3) (Expr Num . 19) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 2))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . -31) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr . ADD) (Expr Num . -99) (Expr Num . -31) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 79) (Reg . 2) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . ADD) (Expr Num . -99) (Expr Num . -31) (Stat . OUTPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0) (Stat . OUTPUT) (Expr . ADD) (Expr Num . -100) (Expr Num . -100) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -26) (Expr Num . 13) (Stat . INPUT) (Reg . 4) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . 46) (Expr . MUL) (Reg . 2) (Expr Num . -100))
((Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . OUTPUT) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 29) (Expr Num . -58) (Stat . LOAD) (Reg . 1) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -26) (Expr Num . 13) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . -25) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr . ADD) (Expr Num . -17) (Expr Num . -97) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -57) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -97) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . LOAD) (Reg . 3) (Expr . SUB) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Expr Num . 88) (Stat . LOAD) (Reg . 0) (Expr Num . -31) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -57) (Expr Num . 16))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -15) (Expr Num . 16) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 79) (Reg . 2) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 79) (Reg . 2) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . SUB) (Expr . SUB) (Expr Num . -42) (Reg . 2) (Reg . 2) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -26) (Expr Num . 13) (Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . -96) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -57) (Expr Num . -56) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -77) (Expr Num . 79) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr . DIV) (Reg . 0) (Reg . 0) (Reg . 2) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 79) (Reg . 2) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . OUTPUT) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Expr . ADD) (Expr Num . -17) (Expr Num . -97) (Stat . LOAD) (Reg . 3) (Reg . 2))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . -68) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . OUTPUT) (Expr . SUB) (Expr Num . -89) (Expr Num . -64) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -96) (Expr Num . 88) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 2) (Expr Num . -100))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Reg . 0) (Expr Num . 7) (Stat . OUTPUT) (Expr . OR) (Expr Num . 23) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 79) (Reg . 2) (Stat . OUTPUT) (Expr Num . -61))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . -31) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -57) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . -58) (Stat . OUTPUT) (Expr Num . -88))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . -100))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -57) (Expr Num . 16) (Stat . OUTPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 1) (Expr Num . 38) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 1) (Expr Num . 38) (Stat . LOAD) (Reg . 0) (Expr Num . -54) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 3) (Stat . OUTPUT) (Expr . DIV) (Reg . 3) (Expr Num . 7) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . -97) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -57) (Expr Num . 16))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . -31) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr . SUB) (Expr Num . -92) (Reg . 2) (Expr Num . 16) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . LOAD) (Reg . 0) (Expr Num . -31) (Stat . OUTPUT) (Expr Num . -100))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -17) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 2) (Stat . LOAD) (Reg . 0) (Expr Num . -31) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . INPUT) (Reg . 0))
((Stat . OUTPUT) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -49) (Expr Num . 13) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . -31) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -57) (Expr Num . 16) (Stat . INPUT) (Reg . 4))
((Stat . INPUT) (Reg . 1) (Stat . LOAD) (Reg . 1) (Expr Num . -58) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . -31) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -57) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . -96) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . 59) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -40) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 2) (Stat . LOAD) (Reg . 0) (Expr Num . -96) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . OUTPUT) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . SUB) (Expr . ADD) (Expr Num . -17) (Expr Num . -97) (Reg . 2) (Stat . OUTPUT) (Reg . 0))
((Stat . OUTPUT) (Expr . MUL) (Expr Num . 29) (Expr Num . -32) (Stat . LOAD) (Reg . 0) (Expr Num . -72) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . -96) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -57) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Expr Num . 88) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr Num . -97) (Stat . OUTPUT) (Reg . 0))
((Stat . LOAD) (Reg . 3) (Expr Num . -31) (Stat . LOAD) (Reg . 0) (Expr Num . -68) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -99) (Expr Num . 16))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Expr Num . -98) (Reg . 2) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -57) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -93) (Expr Num . 13) (Stat . OUTPUT) (Reg . 1) (Stat . OUTPUT) (Reg . 0))
((Stat . OUTPUT) (Expr . SUB) (Expr Num . -96) (Expr Num . 88) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr Num . -98) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 29) (Expr Num . -58) (Stat . OUTPUT) (Reg . 2))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 4) (Expr Num . -31) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -98) (Expr Num . 13))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . SUB) (Expr . DIV) (Reg . 2) (Reg . 0) (Reg . 2) (Stat . OUTPUT) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -98) (Expr . SUB) (Expr . DIV) (Reg . 2) (Reg . 0) (Reg . 2) (Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 3) (Expr Num . -10) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . OUTPUT) (Expr . MUL) (Expr Num . 29) (Expr Num . -100) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Expr Num . -80) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . -53) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -64) (Expr Num . 16) (Stat . LOAD) (Reg . 0) (Expr Num . -31))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . -49) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . LOAD) (Reg . 0) (Expr Num . -31) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 29) (Expr Num . -58) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . 88) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -89) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -99) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . -31) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr . DIV) (Reg . 0) (Expr Num . 7) (Expr Num . 59) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . -31) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr Num . -79) (Expr Num . -41) (Expr Num . -99) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr Num . -29) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -57) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . -31) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -57) (Expr . SUB) (Expr . DIV) (Reg . 2) (Reg . 0) (Reg . 2) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -26) (Expr Num . 13) (Stat . OUTPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -57) (Expr Num . 16))
((Stat . OUTPUT) (Expr . MUL) (Expr Num . 29) (Expr Num . -40) (Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 91) (Stat . OUTPUT) (Reg . 0))
((Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 1) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 2) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Expr Num . 16))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -66) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . 16) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 2) (Expr Num . -31) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -81) (Expr Num . 16) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -63) (Expr Num . 16))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -26) (Expr Num . 13) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . OUTPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . -100) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 79) (Reg . 2) (Stat . OUTPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 2) (Stat . OUTPUT) (Reg . 3))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -95) (Reg . 2) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr Num . 88) (Expr . MUL) (Expr Num . -68) (Expr Num . 79))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 29) (Expr Num . 79) (Stat . OUTPUT) (Expr Num . -40) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Reg . 0) (Expr Num . 7) (Stat . OUTPUT) (Expr . OR) (Expr Num . 23) (Reg . 0) (Stat . INPUT) (Reg . 2))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . -98) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -100) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . OUTPUT) (Expr . MUL) (Expr Num . -57) (Expr Num . 16) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . -21) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16))
((Stat . INPUT) (Reg . 4) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . SUB) (Expr . DIV) (Reg . 2) (Reg . 0) (Reg . 2) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . 19) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . -49) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . OUTPUT) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . OUTPUT) (Expr . ADD) (Expr Num . -98) (Expr Num . -99) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 3))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 3) (Expr Num . -49) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -68) (Expr . SUB) (Reg . 0) (Reg . 2) (Stat . INPUT) (Reg . 0))
((Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . ADD) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Expr Num . -97) (Stat . LOAD) (Reg . 0) (Reg . 3) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 2) (Stat . LOAD) (Reg . 0) (Expr Num . -31) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . ADD) (Expr . MUL) (Expr Num . 29) (Expr Num . -29) (Expr Num . -100) (Stat . LOAD) (Reg . 3) (Reg . 1) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 1) (Expr . ADD) (Expr Num . -4) (Expr Num . -97) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -57) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . OUTPUT) (Expr . ADD) (Expr Num . -100) (Expr Num . -99) (Stat . LOAD) (Reg . 0) (Expr Num . -18) (Stat . OUTPUT) (Expr Num . -100) (Stat . OUTPUT) (Expr Num . -100))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 29) (Expr Num . -56) (Stat . OUTPUT) (Expr Num . -40) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Reg . 0) (Expr Num . 7) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . -96) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . -31) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 3) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 2) (Expr . SUB) (Expr Num . 79) (Reg . 2) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . 19) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -100) (Expr Num . 13) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . -31) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -99) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 3))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Expr Num . -100) (Expr . NOT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -57) (Expr Num . 16))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0) (Stat . LOAD) (Reg . 2) (Expr Num . -95))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . -68) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -100) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . OUTPUT) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 79) (Reg . 2) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 3) (Expr Num . -10) (Stat . OUTPUT) (Expr . DIV) (Reg . 3) (Expr Num . 7) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . -31) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -57) (Expr Num . 16) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . 29) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -100) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . -49) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . OUTPUT) (Expr . MUL) (Expr Num . 29) (Expr Num . -58) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -57) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -57) (Expr Num . 16) (Stat . OUTPUT) (Reg . 3))
((Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Expr Num . 79))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . -95) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Expr Num . -97) (Reg . 2) (Stat . OUTPUT) (Reg . 0))
((Stat . LOAD) (Reg . 4) (Expr Num . -83) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -100) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . LOAD) (Reg . 0) (Expr . SUB) (Expr Num . -99) (Expr . NOT) (Reg . 4) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 29) (Expr Num . -58) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 1))
((Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . LOAD) (Reg . 0) (Expr Num . -98) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 79) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -98) (Expr Num . 13) (Stat . LOAD) (Reg . 3) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . -100))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 79) (Reg . 2) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . ADD) (Expr Num . -100) (Expr Num . -97) (Stat . OUTPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -26) (Reg . 2) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . 29) (Expr Num . -64) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . -72) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr Num . 23) (Expr Num . -99) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . -99) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -100) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 7) (Stat . LOAD) (Reg . 0) (Expr Num . -98) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . LOAD) (Reg . 0) (Expr Num . -31) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . 16) (Expr Num . 16) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -26) (Expr Num . 13) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 1))
((Stat . LOAD) (Reg . 3) (Expr Num . -31) (Stat . LOAD) (Reg . 0) (Expr Num . -68) (Stat . OUTPUT) (Expr Num . -96))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . -31) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . OUTPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . ADD) (Expr Num . -98) (Expr . MUL) (Reg . 0) (Expr Num . -29) (Stat . LOAD) (Reg . 3) (Reg . 1) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . -96) (Stat . OUTPUT) (Expr . OR) (Expr Num . 23) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . LOAD) (Reg . 3) (Reg . 2) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -57) (Expr Num . 16) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . -31) (Stat . OUTPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Reg . 0) (Expr Num . 7) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 29) (Expr Num . -58) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . -31) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -62) (Expr Num . 16) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . -68))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -57) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . -100) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . LOAD) (Reg . 4) (Expr Num . -96) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 3) (Stat . LOAD) (Reg . 0) (Expr Num . -31) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -57) (Expr Num . 16))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . -96) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -100) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . -100) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . ADD) (Expr Num . -100) (Expr Num . -35) (Stat . OUTPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . -93))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Reg . 1) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -97) (Reg . 2) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . -49) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr Num . -17) (Expr Num . -99))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 16) (Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr Num . 16) (Stat . OUTPUT) (Reg . 3))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr . SUB) (Expr Num . 79) (Reg . 2) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . -31) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . -21) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Expr Num . -100) (Expr Num . 88))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -100) (Expr Num . 13) (Stat . OUTPUT) (Reg . 2) (Stat . OUTPUT) (Expr Num . -100))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . -31) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -57) (Expr Num . 16))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -57) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 79) (Reg . 2) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -42) (Reg . 2) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0) (Stat . OUTPUT) (Expr . NOT) (Reg . 4) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 79) (Reg . 2) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . ADD) (Expr Num . -98) (Expr . SUB) (Expr Num . -100) (Reg . 2) (Stat . OUTPUT) (Reg . 1) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . AND) (Expr Num . 29) (Reg . 2) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . -49) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . SUB) (Expr Num . -42) (Expr Num . 59) (Expr . MUL) (Expr Num . -89) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -96) (Expr Num . 88) (Stat . LOAD) (Reg . 4) (Expr Num . -43))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 79) (Reg . 2) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 29) (Expr Num . -64) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Expr Num . 79))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 4) (Expr Num . -31) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . -68) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 79) (Reg . 2) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 79) (Reg . 2) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . -98) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -26) (Expr Num . 13) (Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Reg . 0))
((Stat . LOAD) (Reg . 2) (Expr Num . -31) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -57) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . -100) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 79) (Reg . 2) (Stat . LOAD) (Reg . 0) (Expr Num . -31))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Expr Num . -80) (Stat . OUTPUT) (Reg . 0))
((Stat . OUTPUT) (Expr Num . -100) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . SUB) (Expr . DIV) (Reg . 2) (Reg . 0) (Reg . 2) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -57) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . -96) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 79) (Reg . 2) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . SUB) (Expr . DIV) (Reg . 0) (Reg . 0) (Reg . 2) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 16) (Reg . 2) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -57) (Expr Num . 16) (Stat . OUTPUT) (Expr . ADD) (Expr Num . -100) (Expr . ADD) (Expr Num . -17) (Expr Num . -97))
((Stat . OUTPUT) (Expr . MUL) (Expr Num . 29) (Expr Num . -58) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 29) (Expr Num . -32) (Stat . OUTPUT) (Expr Num . -57) (Stat . LOAD) (Reg . 1) (Reg . 3))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . -97) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 16) (Expr Num . 16))
((Stat . INPUT) (Reg . 1) (Stat . LOAD) (Reg . 0) (Expr Num . -31) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Reg . 0) (Expr Num . 7) (Stat . OUTPUT) (Expr Num . -93))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr Num . -99) (Expr Num . -97) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 2) (Stat . LOAD) (Reg . 0) (Expr Num . -100) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 59) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . -100) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . LOAD) (Reg . 0) (Expr Num . -31) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 79) (Reg . 2) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr Num . -79) (Expr Num . -41) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . -68) (Stat . OUTPUT) (Expr . DIV) (Reg . 0) (Expr Num . 7) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Reg . 0) (Expr Num . 7) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 2) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Expr Num . -93) (Reg . 2) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . -31) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -68) (Expr Num . 16))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . 16) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -57) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . OUTPUT) (Expr Num . 79) (Stat . OUTPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -96) (Reg . 2) (Stat . INPUT) (Reg . 2))
((Stat . OUTPUT) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . -100) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -49) (Expr Num . 13) (Stat . LOAD) (Reg . 0) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 3) (Expr Num . -100) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . ADD) (Expr Num . -100) (Expr Num . -97) (Stat . OUTPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . -49) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -89) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . OUTPUT) (Expr . MUL) (Expr Num . -57) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . -100))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . -10) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 79) (Reg . 2) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . 79) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -83) (Expr Num . -100) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . LOAD) (Reg . 0) (Expr Num . -31) (Stat . LOAD) (Reg . 0) (Expr Num . -49) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -89) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -57) (Expr Num . 79) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 3) (Expr Num . -10) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -49) (Expr Num . 13) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -68) (Expr Num . 16))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . -31) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -39) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . 29) (Expr Num . -32) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 2) (Stat . LOAD) (Reg . 0) (Expr Num . -99) (Stat . LOAD) (Reg . 2) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -97) (Reg . 2) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -57) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . ADD) (Expr Num . -100) (Expr Num . -100) (Stat . OUTPUT) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -68) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . -99) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -64) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 29) (Expr Num . -58) (Stat . OUTPUT) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . 79) (Stat . OUTPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -100) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . -68) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 2) (Expr Num . -31) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . LOAD) (Reg . 0) (Expr Num . -89) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . SUB) (Expr . DIV) (Reg . 2) (Reg . 0) (Reg . 2) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . -79) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . OUTPUT) (Reg . 2) (Stat . LOAD) (Reg . 0) (Expr Num . -31) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -57) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . 16) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 4) (Expr Num . -31) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . 16) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . -31) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -100) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . OUTPUT) (Expr . MUL) (Expr Num . -57) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . -100))
((Stat . OUTPUT) (Expr . MUL) (Expr Num . 29) (Expr Num . -58) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr Num . -98) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Expr Num . -28) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 79) (Reg . 2) (Stat . OUTPUT) (Expr Num . -99))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 2) (Expr Num . -32) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 29) (Expr Num . -29))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . -100) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 79) (Reg . 2) (Stat . INPUT) (Reg . 3))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 79) (Reg . 2) (Stat . OUTPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . -49) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -100) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . -100) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -57) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -99) (Expr Num . 88) (Stat . LOAD) (Reg . 0) (Expr Num . -91))
((Stat . LOAD) (Reg . 0) (Expr Num . -97) (Stat . LOAD) (Reg . 0) (Expr Num . -49) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -99) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -57) (Expr Num . 16) (Stat . OUTPUT) (Expr Num . -73) (Stat . OUTPUT) (Reg . 2))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 79) (Reg . 2) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -96) (Expr Num . 88) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -99) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 16) (Expr Num . 88) (Stat . OUTPUT) (Reg . 2))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Reg . 0) (Expr Num . 7) (Stat . OUTPUT) (Expr Num . -100) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . 29) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . ADD) (Expr Num . -17) (Expr Num . -97) (Stat . OUTPUT) (Expr Num . -93))
((Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . LOAD) (Reg . 0) (Expr Num . -100) (Stat . LOAD) (Reg . 0) (Expr Num . -31) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 4) (Expr Num . -72) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . ADD) (Expr Num . -98) (Expr Num . -100) (Stat . LOAD) (Reg . 0) (Reg . 1) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr Num . -68) (Stat . OUTPUT) (Expr . ADD) (Expr Num . -100) (Expr Num . -98) (Stat . LOAD) (Reg . 0) (Expr Num . -60))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . -31) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . LOAD) (Reg . 3) (Expr . SUB) (Expr Num . -100) (Expr Num . 88) (Stat . LOAD) (Reg . 0) (Expr Num . -31) (Stat . OUTPUT) (Expr Num . 79))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . -57) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 2) (Expr Num . -94) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . -96) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . -4) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Expr . SUB) (Expr . DIV) (Reg . 2) (Reg . 0) (Reg . 2) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Reg . 0) (Expr Num . 7) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -26) (Expr Num . 13) (Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Reg . 0))
((Stat . OUTPUT) (Expr . MUL) (Expr Num . -26) (Expr Num . 13) (Stat . OUTPUT) (Expr Num . -99) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . SUB) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Reg . 2) (Stat . OUTPUT) (Expr . ADD) (Expr Num . -52) (Expr Num . -99))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 4) (Expr Num . -49) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . -31) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . -98) (Stat . OUTPUT) (Expr Num . 79))
((Stat . INPUT) (Reg . 4) (Stat . LOAD) (Reg . 0) (Reg . 1) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -58) (Reg . 2) (Stat . OUTPUT) (Reg . 3))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -57) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . -93))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . -96) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . -45) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -40) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . LOAD) (Reg . 0) (Expr Num . -64) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 79) (Reg . 2) (Stat . OUTPUT) (Reg . 3))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . 13) (Stat . LOAD) (Reg . 0) (Expr Num . -97) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -97) (Expr Num . 16) (Stat . LOAD) (Reg . 4) (Expr Num . -100) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -26) (Expr Num . 13) (Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 1) (Expr Num . 38) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 79) (Reg . 2) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 29) (Expr Num . -32) (Stat . OUTPUT) (Expr Num . -57) (Stat . LOAD) (Reg . 1) (Reg . 3))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . -68) (Stat . OUTPUT) (Expr Num . -100) (Stat . OUTPUT) (Reg . 0))
((Stat . OUTPUT) (Expr . MUL) (Expr Num . 29) (Expr Num . -58) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -42) (Expr Num . -78) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 79) (Reg . 2) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -98) (Expr Num . 16) (Stat . OUTPUT) (Expr . DIV) (Reg . 0) (Expr Num . 7) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 2) (Stat . LOAD) (Reg . 0) (Expr Num . -31) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -57) (Expr Num . 16) (Stat . OUTPUT) (Reg . 2))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 79) (Reg . 2) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . -31) (Stat . LOAD) (Reg . 0) (Expr . LT) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . 46) (Expr Num . -3) (Stat . OUTPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr . MUL) (Expr . AND) (Expr Num . -62) (Expr Num . 85) (Expr Num . -91) (Expr Num . 88) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 1) (Expr Num . -49) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . OUTPUT) (Expr . MUL) (Expr Num . -57) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 29) (Expr Num . -64) (Stat . OUTPUT) (Expr . ADD) (Expr Num . -98) (Expr Num . -97))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 2) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -97) (Expr Num . 16) (Stat . LOAD) (Reg . 0) (Expr Num . -49) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -89) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . 16) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -26) (Expr Num . 13) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . -96) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . 38) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Expr Num . -93))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -57) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 45) (Reg . 2) (Stat . OUTPUT) (Expr Num . -98))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . ADD) (Expr Num . -100) (Expr Num . -35) (Stat . OUTPUT) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr Num . 16) (Stat . OUTPUT) (Expr Num . -99))
((Stat . OUTPUT) (Expr . ADD) (Expr Num . -17) (Expr . SUB) (Expr Num . -100) (Expr Num . 88) (Stat . OUTPUT) (Expr . ADD) (Expr Num . -97) (Expr Num . -97) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 2) (Expr Num . -99) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . OUTPUT) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 79) (Reg . 2) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . -31) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . -96) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -49) (Expr Num . 13) (Stat . OUTPUT) (Reg . 3))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -42) (Reg . 2) (Stat . OUTPUT) (Reg . 0))
((Stat . OUTPUT) (Expr Num . -100) (Stat . LOAD) (Reg . 0) (Expr Num . -36) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 29) (Expr Num . -58) (Stat . LOAD) (Reg . 0) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . OUTPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -57) (Expr Num . 16))
((Stat . OUTPUT) (Expr . MUL) (Expr Num . -97) (Expr Num . 16) (Stat . LOAD) (Reg . 0) (Expr Num . -49) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . 16) (Expr Num . 16) (Stat . OUTPUT) (Expr . ADD) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Expr Num . -97))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr Num . -29) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -57) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 79) (Reg . 2) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . -99) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . -100))
((Stat . INPUT) (Reg . 3) (Stat . LOAD) (Reg . 0) (Expr Num . -64) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -57) (Expr Num . 16))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 79) (Reg . 2) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 79) (Reg . 2) (Stat . OUTPUT) (Expr Num . -98))
((Stat . OUTPUT) (Expr . MUL) (Expr Num . -26) (Expr Num . 13) (Stat . LOAD) (Reg . 0) (Expr Num . -88) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 29) (Expr Num . -64) (Stat . OUTPUT) (Expr Num . -98))
((Stat . OUTPUT) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0) (Stat . INPUT) (Reg . 3) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 2) (Expr . ADD) (Expr . MUL) (Expr Num . -57) (Expr Num . 16) (Expr Num . -99) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -42) (Reg . 2) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . -72) (Stat . OUTPUT) (Expr Num . -100) (Stat . OUTPUT) (Reg . 2))
((Stat . OUTPUT) (Expr . MUL) (Expr Num . -100) (Expr Num . 13) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -99) (Reg . 2) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 29) (Expr Num . -58) (Stat . OUTPUT) (Expr . NOT) (Reg . 0) (Stat . OUTPUT) (Expr Num . -100))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 2) (Expr Num . 29) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -100) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -68) (Expr Num . 16))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . ADD) (Expr Num . -99) (Expr Num . -93) (Stat . OUTPUT) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 79) (Reg . 2) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . -68) (Stat . OUTPUT) (Expr Num . -99))
((Stat . INPUT) (Reg . 1) (Stat . LOAD) (Reg . 0) (Expr Num . -31) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -97) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -57) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Expr Num . -42) (Expr Num . 59) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -57) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . LOAD) (Reg . 0) (Expr Num . -88) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -77) (Expr Num . 16))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr Num . -29) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 2) (Stat . OUTPUT) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 2))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -57) (Expr Num . 16) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . 46) (Expr Num . -29) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 4) (Expr Num . -100) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -57) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . ADD) (Expr Num . -97) (Expr Num . -97) (Stat . LOAD) (Reg . 0) (Expr Num . 19) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -96) (Reg . 2) (Stat . OUTPUT) (Expr Num . -100))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . -31) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Expr Num . -80))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr Num . 79) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 3) (Expr Num . 19) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . -49) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -89) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 79) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . LOAD) (Reg . 0) (Expr Num . -100) (Stat . OUTPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . -100) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -57) (Expr Num . -4) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Expr Num . -100) (Expr . NOT) (Reg . 4) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 79) (Reg . 2) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -66) (Expr Num . 16))
((Stat . LOAD) (Reg . 3) (Reg . 1) (Stat . OUTPUT) (Expr . ADD) (Expr Num . -99) (Expr Num . -93) (Stat . OUTPUT) (Reg . 1) (Stat . INPUT) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Expr Num . -100) (Expr . NOT) (Reg . 4) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . LOAD) (Reg . 0) (Expr Num . -31) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . ADD) (Expr Num . -97) (Expr Num . -97) (Stat . OUTPUT) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . -10) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . ADD) (Expr Num . -25) (Expr Num . -97) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 2) (Expr Num . -92))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -26) (Expr Num . 13) (Stat . OUTPUT) (Reg . 0))
((Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -89) (Expr Num . -31) (Stat . LOAD) (Reg . 0) (Expr Num . -97) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -57) (Expr Num . 16))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr Num . 7) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 79) (Reg . 2) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . -100) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 79) (Reg . 2))
((Stat . OUTPUT) (Expr . MUL) (Expr Num . 29) (Expr Num . -58) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . -4) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -98) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 2) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Reg . 0) (Expr Num . 7) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . SUB) (Expr . DIV) (Reg . 2) (Reg . 0) (Reg . 2) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . -31) (Stat . LOAD) (Reg . 2) (Expr . MUL) (Expr Num . -57) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . SUB) (Expr . MUL) (Expr Num . -100) (Expr Num . 16) (Expr Num . 40) (Stat . OUTPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . ADD) (Expr Num . -42) (Expr Num . -97) (Stat . OUTPUT) (Reg . 1) (Stat . INPUT) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Reg . 0) (Expr Num . -93) (Stat . OUTPUT) (Expr . OR) (Expr Num . 23) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . -96) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 2) (Stat . OUTPUT) (Reg . 3))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . -96) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -57) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -98) (Expr Num . 13) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . -98) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . OUTPUT) (Expr . MUL) (Expr Num . 29) (Expr Num . -58) (Stat . OUTPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -42) (Expr Num . 59) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 2) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . -68) (Stat . LOAD) (Reg . 2) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 2) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr Num . 88) (Expr . MUL) (Expr Num . -68) (Expr Num . -68) (Stat . OUTPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . 16) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . INPUT) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . -88) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -66) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . OUTPUT) (Expr . ADD) (Expr Num . -100) (Expr . MUL) (Expr Num . -90) (Expr Num . 13) (Stat . OUTPUT) (Expr Num . -100) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . ADD) (Expr Num . -100) (Expr Num . -97) (Stat . OUTPUT) (Reg . 4) (Stat . OUTPUT) (Reg . 0))
((Stat . OUTPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr . DIV) (Reg . 0) (Expr Num . 7) (Expr Num . 59) (Stat . LOAD) (Reg . 0) (Reg . 3) (Stat . OUTPUT) (Reg . 0))
((Stat . OUTPUT) (Expr . SUB) (Expr Num . 79) (Reg . 2) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 79) (Reg . 2) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . -96) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . -100) (Stat . LOAD) (Reg . 0) (Expr Num . -100) (Stat . LOAD) (Reg . 1) (Expr . LT) (Expr Num . 59) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . -57) (Stat . OUTPUT) (Expr Num . -97))
((Stat . INPUT) (Reg . 2) (Stat . LOAD) (Reg . 0) (Expr Num . -100) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . LOAD) (Reg . 0) (Expr Num . -31))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 79) (Reg . 2) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -84) (Expr Num . 59) (Stat . LOAD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 7) (Reg . 2) (Stat . OUTPUT) (Reg . 0))
((Stat . LOAD) (Reg . 0) (Expr Num . -31) (Stat . LOAD) (Reg . 0) (Expr Num . -68) (Stat . OUTPUT) (Expr . MUL) (Expr . MUL) (Expr Num . -100) (Expr Num . 16) (Expr Num . 16))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -96) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 2) (Expr Num . -68))
((Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr . SUB) (Expr Num . -100) (Expr . NOT) (Reg . 0) (Expr Num . 16) (Stat . OUTPUT) (Expr Num . -98) (Stat . OUTPUT) (Expr Num . -100))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 79) (Reg . 2) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 79) (Reg . 2) (Stat . OUTPUT) (Reg . 2))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . -97) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -57) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Reg . 0) (Expr Num . 7) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . SUB) (Expr . DIV) (Reg . 2) (Reg . 0) (Reg . 2) (Stat . OUTPUT) (Reg . 0))
((Stat . OUTPUT) (Expr Num . 79) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 4) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . -98) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -57) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 79) (Reg . 2) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16))
((Stat . INPUT) (Reg . 4) (Stat . INPUT) (Reg . 2) (Stat . LOAD) (Reg . 0) (Expr . DIV) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . -21) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . LOAD) (Reg . 0) (Expr Num . -31))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr Num . -99) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 2))
((Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . -52) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Reg . 0) (Expr Num . 7) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 79) (Reg . 2) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 2) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . -97) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr . DIV) (Reg . 2) (Reg . 0) (Reg . 2) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . -96) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -89) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -98) (Expr Num . 13) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . SUB) (Expr . DIV) (Reg . 0) (Reg . 0) (Reg . 2) (Stat . OUTPUT) (Reg . 0))
((Stat . OUTPUT) (Expr . SUB) (Expr Num . -96) (Expr Num . 88) (Stat . OUTPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . -4) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -57) (Expr Num . 16) (Stat . OUTPUT) (Expr Num . -73) (Stat . INPUT) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -57) (Expr Num . 16) (Stat . LOAD) (Reg . 0) (Reg . 1) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -100) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -68) (Reg . 2) (Stat . OUTPUT) (Expr Num . -100) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . SUB) (Expr . SUB) (Expr Num . 29) (Reg . 2) (Reg . 2) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . -31) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr . DIV) (Reg . 0) (Expr Num . 7) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Reg . 0) (Expr Num . 7) (Stat . OUTPUT) (Expr Num . -99) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -58) (Reg . 2) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . -100) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 4) (Expr Num . -31) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 29) (Expr . SUB) (Expr Num . 79) (Reg . 2))
((Stat . OUTPUT) (Expr . SUB) (Expr Num . -96) (Expr Num . 88) (Stat . OUTPUT) (Expr Num . -100) (Stat . OUTPUT) (Expr . ADD) (Expr . SUB) (Expr Num . -99) (Reg . 2) (Expr Num . -97) (Stat . LOAD) (Reg . 0) (Expr Num . -31))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . LOAD) (Reg . 4) (Expr . AND) (Expr Num . 0) (Reg . 2))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 79) (Reg . 2) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . -31) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -57) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr . ADD) (Expr Num . -68) (Expr Num . -97) (Reg . 2) (Stat . OUTPUT) (Reg . 0))
((Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Expr . ADD) (Expr . MUL) (Expr Num . -57) (Expr Num . 16) (Expr Num . -97) (Stat . OUTPUT) (Reg . 0))
((Stat . OUTPUT) (Expr . MUL) (Expr Num . -57) (Expr Num . 16) (Stat . OUTPUT) (Expr Num . -100) (Stat . OUTPUT) (Expr Num . -72) (Stat . OUTPUT) (Expr Num . -100))
((Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 16) (Reg . 2) (Stat . OUTPUT) (Reg . 0))
((Stat . OUTPUT) (Reg . 0) (Stat . OUTPUT) (Expr . ADD) (Expr Num . -100) (Expr Num . -97) (Stat . OUTPUT) (Expr Num . -54) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Reg . 0) (Expr Num . 7) (Stat . OUTPUT) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 79) (Reg . 2) (Stat . INPUT) (Reg . 2))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 79) (Reg . 2) (Stat . OUTPUT) (Reg . 0))
((Stat . LOAD) (Reg . 3) (Reg . 3) (Stat . LOAD) (Reg . 0) (Expr Num . 16) (Stat . OUTPUT) (Expr . MUL) (Expr . DIV) (Reg . 0) (Expr Num . 7) (Expr Num . -58) (Stat . INPUT) (Reg . 0))
((Stat . OUTPUT) (Reg . 0) (Stat . LOAD) (Reg . 4) (Expr . ADD) (Expr Num . -98) (Expr Num . -28) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Reg . 0) (Expr Num . 7) (Stat . OUTPUT) (Expr . OR) (Expr Num . 23) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . ADD) (Expr Num . -100) (Expr Num . -100) (Stat . OUTPUT) (Reg . 0) (Stat . OUTPUT) (Expr . ADD) (Expr Num . -99) (Expr Num . -93))
((Stat . INPUT) (Reg . 3) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -93) (Expr Num . 16) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr Num . -29) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . -31) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -92) (Reg . 2) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -68) (Expr Num . -64) (Stat . OUTPUT) (Expr Num . -98))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 3) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 79) (Reg . 2) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -26) (Expr Num . -31) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . -99) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -57) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . LOAD) (Reg . 1) (Expr Num . 38) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 79) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . -98) (Stat . OUTPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . 38) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . ADD) (Expr Num . -100) (Expr . MUL) (Expr Num . -49) (Expr Num . 13) (Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . SUB) (Expr . GT) (Reg . 4) (Reg . 0) (Reg . 2) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . -31) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr . SUB) (Expr Num . 79) (Reg . 2) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . -31) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -57) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . -98) (Stat . LOAD) (Reg . 0) (Expr Num . -26) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . -100) (Stat . OUTPUT) (Expr Num . 16))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -57) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 79) (Reg . 2) (Stat . OUTPUT) (Expr . ADD) (Expr Num . -25) (Expr Num . -93))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 1))
((Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr Num . -100) (Expr Num . -100) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -93) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 4) (Expr Num . -31) (Stat . LOAD) (Reg . 0) (Expr Num . -58) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Reg . 0) (Expr Num . 7) (Stat . OUTPUT) (Reg . 0))
((Stat . OUTPUT) (Expr . MUL) (Expr Num . -26) (Expr Num . 13) (Stat . LOAD) (Reg . 1) (Reg . 1) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -98) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Reg . 0) (Expr Num . 7) (Stat . OUTPUT) (Expr Num . -99) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -93) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . SUB) (Expr . DIV) (Reg . 2) (Reg . 4) (Reg . 2) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . ADD) (Expr Num . -17) (Expr Num . -97) (Stat . OUTPUT) (Reg . 1) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 2) (Expr Num . -31) (Stat . OUTPUT) (Expr . ADD) (Expr Num . -100) (Expr Num . -97) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 79) (Reg . 2))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . -100))
((Stat . OUTPUT) (Expr . ADD) (Expr . SUB) (Expr Num . -100) (Expr . NOT) (Reg . 0) (Expr Num . -97) (Stat . OUTPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 29) (Expr Num . -64) (Stat . LOAD) (Reg . 0) (Expr Num . -31) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . -100) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -57) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -98) (Expr Num . 13) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -26) (Expr Num . 13) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 2) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr Num . -52) (Expr Num . -99) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . -100) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . -100) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . LOAD) (Reg . 0) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -57) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . SUB) (Expr . DIV) (Reg . 0) (Reg . 0) (Reg . 2) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -57) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . -99) (Stat . INPUT) (Reg . 3) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . LOAD) (Reg . 1) (Expr Num . 38) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . 46) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 79) (Reg . 2) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 29) (Expr Num . -32) (Stat . OUTPUT) (Expr Num . -57) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Reg . 0) (Expr Num . 7) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -57) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 79) (Reg . 2) (Stat . OUTPUT) (Reg . 0))
((Stat . OUTPUT) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Expr Num . -98) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . ADD) (Expr . MUL) (Expr Num . -57) (Expr Num . 16) (Expr Num . -41) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -42) (Expr Num . 59))
((Stat . OUTPUT) (Expr . SUB) (Expr Num . -96) (Expr Num . 88) (Stat . OUTPUT) (Expr Num . -99) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Reg . 0) (Expr Num . 7) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr . MUL) (Expr . AND) (Expr Num . -99) (Expr Num . 85) (Expr Num . -91) (Expr Num . 88) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 4) (Expr Num . -96) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . 13) (Stat . LOAD) (Reg . 0) (Expr Num . -97) (Stat . OUTPUT) (Reg . 0))
((Stat . OUTPUT) (Expr . ADD) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Expr Num . -97) (Stat . OUTPUT) (Reg . 4) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . -31) (Stat . OUTPUT) (Expr Num . -100) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . -97) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -57) (Expr Num . 16))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -26) (Expr Num . 13) (Stat . OUTPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . SUB) (Expr . ADD) (Expr Num . -17) (Expr Num . -97) (Reg . 2) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . SUB) (Expr . DIV) (Reg . 0) (Reg . 0) (Reg . 2) (Stat . OUTPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . -31) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Expr Num . -80) (Stat . LOAD) (Reg . 0) (Expr Num . -71))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 79) (Reg . 2) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -98) (Reg . 2) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . -88) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Reg . 0) (Expr Num . 7) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 2) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Expr Num . -68) (Expr Num . 59) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -26) (Expr Num . 13) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Expr Num . 88) (Stat . OUTPUT) (Reg . 0))
((Stat . LOAD) (Reg . 0) (Expr Num . -49) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 3) (Stat . LOAD) (Reg . 0) (Reg . 3) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 79) (Reg . 2) (Stat . OUTPUT) (Expr Num . -61))
((Stat . INPUT) (Reg . 1) (Stat . LOAD) (Reg . 4) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Reg . 0) (Expr Num . 7) (Stat . OUTPUT) (Expr . OR) (Expr Num . 16) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . -49) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -89) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 2) (Expr Num . -31) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . 16) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr Num . -100) (Stat . OUTPUT) (Expr Num . -100) (Stat . INPUT) (Reg . 2))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . -31) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -57) (Expr Num . 79) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . 19) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 2))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 29) (Expr Num . -58) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 3))
((Stat . INPUT) (Reg . 4) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -89) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -97) (Expr Num . 16) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -63) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -100) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -99) (Expr Num . 88) (Stat . INPUT) (Reg . 0))
((Stat . OUTPUT) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . ADD) (Expr Num . -98) (Expr . MUL) (Expr Num . -49) (Expr Num . 13) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -58) (Reg . 2) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 7) (Reg . 2))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 79) (Reg . 2) (Stat . OUTPUT) (Expr Num . -61))
((Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 29) (Expr Num . -58) (Stat . OUTPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -57) (Expr Num . 16) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . OUTPUT) (Expr . ADD) (Expr Num . -25) (Expr Num . -97) (Stat . LOAD) (Reg . 0) (Expr Num . -49) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -57) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . OUTPUT) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . INPUT) (Reg . 4) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr . MUL) (Expr Num . -89) (Expr Num . 16) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 29) (Expr Num . -58) (Stat . LOAD) (Reg . 2) (Expr Num . -51) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . -31) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . 79) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . -31) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . -31) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr Num . -17) (Expr Num . -97) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr Num . 7) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 2) (Expr Num . -49) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -89) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 3) (Expr . SUB) (Expr Num . -20) (Expr Num . 88) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -77) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . -98) (Stat . LOAD) (Reg . 4) (Expr . LT) (Expr Num . 79) (Reg . 3))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Expr Num . -100) (Expr . NOT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -57) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . -99) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . -31) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -100) (Expr Num . 16) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . -99) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -49) (Expr Num . 13) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 3) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 79) (Reg . 2) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 29) (Expr Num . -25) (Stat . OUTPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . -98))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -57) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 2) (Stat . LOAD) (Reg . 0) (Expr Num . -31) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -57) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 29) (Expr Num . -58) (Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 79) (Reg . 2) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -97) (Reg . 2) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr Num . 79) (Stat . OUTPUT) (Reg . 3))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -57) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -57) (Expr Num . 16) (Stat . OUTPUT) (Expr Num . 13) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -99) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . OUTPUT) (Expr . SUB) (Expr Num . -99) (Expr Num . 16) (Stat . OUTPUT) (Expr Num . -100) (Stat . INPUT) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr . SUB) (Expr Num . 79) (Reg . 2) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . OUTPUT) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . LOAD) (Reg . 1) (Reg . 1) (Stat . OUTPUT) (Expr Num . -97) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 29) (Expr Num . -29))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -96) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 79) (Reg . 2) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . -98) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -57) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . -31) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -99) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -57) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . -100) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . LOAD) (Reg . 0) (Expr Num . -31) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -66) (Expr Num . 16) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -89) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 4) (Expr Num . -49) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 2) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . -31) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . OUTPUT) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . -100) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 46) (Reg . 2) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -89) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . -31) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -57) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -97) (Reg . 2) (Stat . OUTPUT) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 79) (Reg . 2) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 69) (Reg . 2) (Stat . LOAD) (Reg . 4) (Expr . ADD) (Expr Num . -79) (Expr . MUL) (Expr Num . -68) (Expr Num . 16))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . -96) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -57) (Expr Num . 16) (Stat . LOAD) (Reg . 0) (Expr Num . -31))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -100) (Expr Num . -100) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 29) (Expr Num . -58) (Stat . OUTPUT) (Expr Num . -40) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr Num . -97) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -68) (Expr Num . 13) (Stat . OUTPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . -49))
((Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -57) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr Num . -68) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . ADD) (Expr Num . -100) (Expr Num . -100) (Stat . OUTPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . -93))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . ADD) (Expr Num . -100) (Expr Num . -97) (Stat . LOAD) (Reg . 0) (Expr Num . 88) (Stat . OUTPUT) (Reg . 0))
((Stat . OUTPUT) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . LOAD) (Reg . 0) (Expr Num . -49) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -89) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -68) (Expr . SUB) (Expr Num . -100) (Reg . 2) (Stat . OUTPUT) (Expr Num . -80) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . -31) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -100) (Expr Num . 16) (Stat . OUTPUT) (Reg . 2))
((Stat . OUTPUT) (Expr . MUL) (Expr Num . 29) (Expr Num . -58) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . -99) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . -100) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -77) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 29) (Expr Num . -54) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -98) (Expr Num . 13) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . LOAD) (Reg . 0) (Reg . 1) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Expr Num . -100) (Expr . NOT) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 79) (Reg . 2) (Stat . OUTPUT) (Expr Num . -61))
((Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 16) (Expr Num . -58) (Stat . LOAD) (Reg . 0) (Expr Num . -100) (Stat . LOAD) (Reg . 0) (Expr Num . -31))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -64) (Expr Num . 13) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -49) (Expr Num . 13) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . INPUT) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Expr Num . -100) (Expr . NOT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -57) (Expr Num . 16))
((Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 29) (Expr Num . 23) (Stat . OUTPUT) (Expr Num . -80) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 79) (Reg . 2) (Stat . INPUT) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . ADD) (Expr Num . -17) (Expr . ADD) (Expr . ADD) (Expr Num . -97) (Expr Num . -97) (Expr Num . -97) (Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 79) (Reg . 2) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . ADD) (Expr Num . -100) (Expr Num . -97) (Stat . OUTPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -58) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Expr Num . 88) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . -100) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -93) (Expr Num . -68) (Stat . OUTPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 79) (Reg . 2) (Stat . OUTPUT) (Reg . 0))
((Stat . OUTPUT) (Expr . SUB) (Expr Num . 79) (Reg . 2) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -98) (Reg . 2) (Stat . OUTPUT) (Expr Num . -100))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . -31) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 4))
((Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 79) (Reg . 2) (Stat . OUTPUT) (Reg . 0))
((Stat . OUTPUT) (Expr . ADD) (Expr Num . -17) (Expr Num . -97) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -92) (Reg . 2) (Stat . OUTPUT) (Reg . 3))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -96) (Reg . 2) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 2) (Reg . 4) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr Num . -52) (Expr Num . -99) (Stat . OUTPUT) (Reg . 0))
((Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr Num . -100) (Expr Num . -100) (Stat . OUTPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -98) (Expr Num . 13) (Stat . OUTPUT) (Expr Num . -64) (Stat . OUTPUT) (Reg . 2))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . -96) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . SUB) (Expr . MUL) (Expr Num . -89) (Expr Num . 16) (Expr Num . 91) (Stat . OUTPUT) (Expr Num . -100) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 29) (Expr Num . -58))
((Stat . LOAD) (Reg . 0) (Expr Num . -31) (Stat . LOAD) (Reg . 0) (Expr Num . -100) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -89) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 1) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 16) (Reg . 2) (Stat . OUTPUT) (Reg . 0))
((Stat . OUTPUT) (Expr . MUL) (Expr Num . -57) (Expr Num . 16) (Stat . OUTPUT) (Reg . 2) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -58) (Reg . 2))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 1) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -99) (Expr Num . 16) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -57) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . OUTPUT) (Expr . ADD) (Expr Num . -98) (Expr Num . -97) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . MUL) (Expr Num . -26) (Expr Num . 16) (Expr . LT) (Reg . 0) (Expr Num . 7) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 79) (Reg . 2) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . -2) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Expr Num . -80) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Expr Num . 59) (Stat . LOAD) (Reg . 2) (Reg . 2) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -99) (Reg . 2) (Stat . OUTPUT) (Expr . ADD) (Expr Num . -17) (Expr Num . -97))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . -97) (Stat . OUTPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Reg . 0) (Expr Num . 7) (Stat . OUTPUT) (Expr . OR) (Expr Num . -98) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . 79) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -57) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . LOAD) (Reg . 2) (Expr Num . -49) (Stat . OUTPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . -72) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 79) (Reg . 2) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 79) (Reg . 2) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -98) (Reg . 2) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Reg . 0) (Expr Num . 7) (Stat . OUTPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 79) (Reg . 2) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 79) (Reg . 2) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -57) (Expr Num . 16))
((Stat . OUTPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . -31) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr . MUL) (Expr Num . -26) (Expr Num . 13) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . -31) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . LOAD) (Reg . 1) (Expr Num . 38) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 79) (Reg . 2) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . -31) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . 45) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Expr Num . 79) (Reg . 2) (Stat . OUTPUT) (Reg . 0))
((Stat . OUTPUT) (Expr . SUB) (Expr Num . -96) (Expr Num . 88) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 2))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . -31) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . OUTPUT) (Expr . ADD) (Expr Num . -100) (Expr . MUL) (Expr Num . -49) (Expr Num . 13) (Stat . OUTPUT) (Expr Num . -100) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . -53) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -64) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr . DIV) (Reg . 0) (Expr Num . 7) (Expr Num . 59) (Stat . LOAD) (Reg . 0) (Reg . 3) (Stat . OUTPUT) (Reg . 0))
((Stat . OUTPUT) (Expr . SUB) (Expr Num . -96) (Expr Num . 88) (Stat . OUTPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . -4) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . DIV) (Expr Num . -68) (Expr Num . 16) (Stat . INPUT) (Reg . 2))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . LOAD) (Reg . 4) (Expr . ADD) (Expr Num . -17) (Expr Num . -100) (Stat . OUTPUT) (Reg . 0))
((Stat . OUTPUT) (Expr . MUL) (Expr Num . 29) (Expr Num . -58) (Stat . OUTPUT) (Expr Num . -98) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . 46) (Expr . SUB) (Expr Num . 16) (Reg . 2))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 2) (Expr Num . -57) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -57) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . -31) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . LOAD) (Reg . 1) (Expr Num . 38) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -58) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . -31) (Stat . LOAD) (Reg . 0) (Expr Num . -31) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 79) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . SUB) (Expr . DIV) (Reg . 2) (Reg . 0) (Reg . 2) (Stat . OUTPUT) (Expr Num . -100))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 2) (Expr Num . -31) (Stat . OUTPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 4))
((Stat . LOAD) (Reg . 0) (Expr Num . -68) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 29) (Expr Num . -29) (Stat . OUTPUT) (Expr Num . -57) (Stat . LOAD) (Reg . 0) (Reg . 3))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . -49) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -89) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -99) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -99) (Reg . 2) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Reg . 0) (Expr Num . 7) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -99) (Expr Num . 59) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 16) (Reg . 2) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr Num . 16) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 29) (Expr Num . -58) (Stat . LOAD) (Reg . 2) (Expr Num . -51) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 79) (Reg . 2) (Stat . OUTPUT) (Expr Num . -100) (Stat . OUTPUT) (Reg . 0))
((Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . 38) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 79) (Reg . 2) (Stat . OUTPUT) (Expr Num . -4))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -99) (Expr Num . 88) (Stat . LOAD) (Reg . 3) (Expr . GT) (Reg . 0) (Expr Num . 16) (Stat . OUTPUT) (Reg . 2))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -62) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -83) (Expr Num . -100) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . ADD) (Expr Num . -97) (Expr Num . -97) (Stat . OUTPUT) (Expr . ADD) (Expr Num . -98) (Expr Num . -97) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . -58) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 1) (Expr . MUL) (Expr Num . 46) (Expr Num . -3) (Stat . LOAD) (Reg . 0) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . SUB) (Expr . DIV) (Reg . 2) (Reg . 0) (Reg . 2) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . ADD) (Expr Num . -68) (Expr Num . -99) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 3) (Expr Num . 19) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -25) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 2) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr Num . -79) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . -100) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 79) (Reg . 2) (Stat . LOAD) (Reg . 0) (Expr Num . -72))
((Stat . INPUT) (Reg . 1) (Stat . LOAD) (Reg . 0) (Expr Num . -31) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -97) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 29) (Expr Num . -58) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Reg . 0) (Expr Num . 7) (Stat . OUTPUT) (Expr Num . -31) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -98) (Reg . 2) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . -18))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr Num . 79) (Expr . MUL) (Expr Num . -99) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Expr Num . -100) (Expr . NOT) (Reg . 4) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 79) (Reg . 2) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Expr Num . -100) (Expr . NOT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -57) (Expr Num . 16))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 16) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . LOAD) (Reg . 2) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -96) (Expr Num . 88) (Stat . OUTPUT) (Expr Num . 79))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0) (Stat . LOAD) (Reg . 4) (Expr Num . 50) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Expr Num . 88) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . -95) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -57) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 3) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -57) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . -60) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . OUTPUT) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 2) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 79) (Reg . 2) (Stat . OUTPUT) (Expr . ADD) (Expr Num . -68) (Expr Num . -93))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -57) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 79) (Reg . 2) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 79) (Reg . 2) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . ADD) (Expr Num . -98) (Expr Num . -97) (Stat . OUTPUT) (Reg . 4) (Stat . OUTPUT) (Expr Num . -100))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Expr Num . 59))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -57) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . -31) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 29) (Expr Num . -58) (Stat . INPUT) (Reg . 4) (Stat . INPUT) (Reg . 2))
((Stat . OUTPUT) (Expr . SUB) (Expr Num . -96) (Expr Num . 88) (Stat . OUTPUT) (Expr Num . -100) (Stat . INPUT) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . LOAD) (Reg . 2) (Expr . MUL) (Expr Num . -57) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 2) (Reg . 2) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -100) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 29) (Expr Num . -64) (Stat . OUTPUT) (Expr Num . -81) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . -31) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 79) (Reg . 2) (Stat . OUTPUT) (Reg . 0))
((Stat . LOAD) (Reg . 0) (Reg . 3) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . -31) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . 16) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 29) (Expr Num . -58) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Expr Num . -92))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . -21) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 16) (Expr Num . 16) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 79) (Reg . 2) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 79) (Reg . 2) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -61) (Expr Num . 16) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -57) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . LOAD) (Reg . 0) (Expr Num . -65) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 29) (Expr Num . -58) (Stat . OUTPUT) (Expr Num . -95) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 3) (Expr Num . -10) (Stat . OUTPUT) (Expr . MUL) (Expr . ADD) (Expr Num . -17) (Expr Num . -97) (Expr Num . 13) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . -98) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 16) (Reg . 2) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 3) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr . MUL) (Expr Num . -57) (Expr Num . 16) (Expr Num . 88) (Stat . OUTPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr Num . -52) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 3) (Expr Num . -49) (Stat . LOAD) (Reg . 0) (Expr Num . -79) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 79) (Reg . 2) (Stat . LOAD) (Reg . 0) (Expr Num . -92))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 79) (Reg . 2) (Stat . OUTPUT) (Reg . 3))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 29) (Expr Num . -58) (Stat . OUTPUT) (Expr . NOT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -96) (Expr Num . 88))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . 40) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -49) (Expr Num . 13) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . -96) (Stat . LOAD) (Reg . 0) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . -100) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -57) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . -96) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -99) (Expr Num . 16) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . INPUT) (Reg . 0))
((Stat . OUTPUT) (Expr . MUL) (Expr Num . -57) (Expr Num . 16) (Stat . LOAD) (Reg . 0) (Expr Num . -100) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -57) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . SUB) (Expr . DIV) (Reg . 2) (Reg . 0) (Reg . 2) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 79) (Reg . 2))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 79) (Reg . 2) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 3) (Stat . LOAD) (Reg . 0) (Expr Num . -94) (Stat . OUTPUT) (Expr Num . -100) (Stat . OUTPUT) (Expr . ADD) (Expr Num . -17) (Expr Num . -97))
((Stat . INPUT) (Reg . 4) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -100) (Expr . MUL) (Expr Num . -97) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . -96) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -57) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 2) (Expr Num . -31) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -57) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . OUTPUT) (Expr . MUL) (Expr Num . 29) (Expr Num . -29) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -26) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -57) (Expr Num . -97) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 1) (Expr Num . -98) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 29) (Expr Num . -58))
((Stat . INPUT) (Reg . 1) (Stat . LOAD) (Reg . 1) (Expr Num . -58) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . LOAD) (Reg . 0) (Expr Num . -88) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 79) (Reg . 2) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 3) (Stat . OUTPUT) (Expr . ADD) (Expr . ADD) (Expr Num . -17) (Expr . MUL) (Expr Num . -49) (Expr Num . 13) (Expr Num . -97) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -26) (Expr Num . 13) (Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . LOAD) (Reg . 0) (Expr Num . -31) (Stat . OUTPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -57) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 2) (Expr Num . -31) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -98) (Expr Num . 16) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -99) (Expr Num . 13) (Stat . INPUT) (Reg . 2))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 29) (Expr Num . -58) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -99) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . -98) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr . SUB) (Expr Num . -68) (Expr . NOT) (Reg . 0) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 2) (Expr Num . -31) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -57) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . -57) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . -31) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -57) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . -100) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr Num . 7) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 2) (Stat . LOAD) (Reg . 0) (Expr Num . -31) (Stat . LOAD) (Reg . 3) (Expr . MUL) (Expr Num . -57) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . 16) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -26) (Expr Num . 13) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 29) (Expr Num . -64) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 4) (Expr Num . -31))
((Stat . LOAD) (Reg . 0) (Expr Num . -96) (Stat . OUTPUT) (Expr . ADD) (Expr Num . -100) (Expr Num . -97) (Stat . OUTPUT) (Reg . 4) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . SUB) (Expr . GT) (Reg . 0) (Reg . 0) (Reg . 2) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . -31) (Stat . LOAD) (Reg . 0) (Expr Num . -100) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . LOAD) (Reg . 4) (Expr Num . -100) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 29) (Reg . 2))
((Stat . LOAD) (Reg . 0) (Reg . 3) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . OUTPUT) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . LOAD) (Reg . 4) (Expr Num . -71) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . -31) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . -96) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -57) (Expr Num . 16))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . -31) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Expr Num . -100) (Expr . NOT) (Reg . 4) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 2))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 16) (Reg . 2) (Stat . LOAD) (Reg . 0) (Expr Num . -49))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 3) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . -49) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 2) (Expr . MUL) (Expr Num . -57) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . 16) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . 13) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . SUB) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Reg . 2) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -29) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 79) (Reg . 2) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr Num . -100) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -26) (Expr Num . 13) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . LOAD) (Reg . 3) (Reg . 2) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -57) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . -100) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . LT) (Reg . 0) (Expr Num . 7) (Stat . OUTPUT) (Reg . 3))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr Num . -52) (Expr Num . -99) (Stat . OUTPUT) (Reg . 0))
((Stat . OUTPUT) (Expr . MUL) (Expr Num . -26) (Expr Num . 13) (Stat . LOAD) (Reg . 1) (Reg . 1) (Stat . OUTPUT) (Expr Num . -91) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . ADD) (Expr . SUB) (Expr Num . 79) (Reg . 2) (Expr . MUL) (Expr Num . -100) (Expr Num . 16) (Stat . OUTPUT) (Reg . 3) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr . MUL) (Expr Num . -96) (Expr Num . 16) (Expr Num . -58) (Stat . OUTPUT) (Expr Num . -100) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . -31) (Stat . OUTPUT) (Expr . ADD) (Expr . ADD) (Expr Num . -52) (Expr Num . -99) (Expr Num . -97) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -68) (Expr Num . 16))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . ADD) (Expr Num . -100) (Expr Num . -35) (Stat . OUTPUT) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Reg . 0) (Expr Num . -6))
((Stat . OUTPUT) (Expr . LT) (Reg . 0) (Expr Num . 7) (Stat . LOAD) (Reg . 0) (Expr Num . -99) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . OUTPUT) (Expr Num . -100) (Stat . OUTPUT) (Expr Num . -100) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 29) (Expr Num . -58) (Stat . OUTPUT) (Expr Num . -10) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . -95) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -57) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . -100) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -99) (Expr Num . -33) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . -31) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . LOAD) (Reg . 3) (Expr Num . -31) (Stat . LOAD) (Reg . 0) (Expr Num . -68) (Stat . OUTPUT) (Expr Num . 79))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . INPUT) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr Num . -98) (Expr Num . -97) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -40) (Expr Num . 16) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . -31) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -100) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . ADD) (Expr Num . -31) (Expr Num . -41) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -42) (Expr Num . -31))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . -31) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -57) (Expr Num . 16) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Reg . 0) (Expr Num . 7) (Stat . OUTPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 29) (Expr Num . -58) (Stat . OUTPUT) (Expr Num . -42) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr Num . -79) (Expr Num . -100) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr . DIV) (Reg . 0) (Reg . 0) (Reg . 2) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . 16) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . -31) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -62) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . OUTPUT) (Expr . MUL) (Expr Num . -68) (Expr Num . 79) (Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 79) (Reg . 2) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . -31) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . LOAD) (Reg . 4) (Expr Num . 50) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 79) (Reg . 2) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -77) (Expr Num . 16))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -57) (Expr Num . 16) (Stat . LOAD) (Reg . 0) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . -98) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -57) (Expr Num . 16))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . -31) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -57) (Expr Num . 16) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -100) (Expr Num . 13))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . -100) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . ADD) (Expr Num . -97) (Expr Num . -68) (Stat . OUTPUT) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . 46) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Expr Num . -20) (Expr Num . 88) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -77) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . ADD) (Expr Num . -17) (Expr . MUL) (Expr . ADD) (Expr Num . -99) (Expr Num . -17) (Expr Num . -64) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -49) (Expr Num . 13) (Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Reg . 1))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 79) (Reg . 2) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . LOAD) (Reg . 0) (Expr Num . -31) (Stat . INPUT) (Reg . 2))
((Stat . OUTPUT) (Expr . MUL) (Expr Num . 16) (Expr Num . 16) (Stat . OUTPUT) (Expr Num . -100) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr Num . -100) (Stat . LOAD) (Reg . 0) (Expr Num . -72))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 29) (Expr Num . -58) (Stat . OUTPUT) (Reg . 4) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -49) (Expr Num . 13) (Stat . OUTPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 2) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . LOAD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Expr Num . 88) (Stat . OUTPUT) (Expr Num . -99) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . 40) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -49) (Expr Num . 13) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16))
((Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . ADD) (Expr Num . -100) (Expr Num . -97) (Stat . OUTPUT) (Expr Num . -54) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . -31) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -57) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 3) (Stat . LOAD) (Reg . 0) (Expr Num . -31) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 1) (Expr Num . 38) (Stat . OUTPUT) (Expr . ADD) (Expr Num . -98) (Expr Num . -97) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . -100) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -57) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 79) (Reg . 2) (Stat . OUTPUT) (Expr Num . -61))
((Stat . INPUT) (Reg . 4) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr Num . 59) (Stat . INPUT) (Reg . 4))
((Stat . OUTPUT) (Expr . SUB) (Expr Num . -17) (Expr Num . 88) (Stat . OUTPUT) (Expr Num . -100) (Stat . OUTPUT) (Expr Num . -100))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . OUTPUT) (Reg . 4) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -95) (Reg . 2) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr . SUB) (Expr Num . -95) (Reg . 2) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -57) (Expr Num . 16) (Stat . LOAD) (Reg . 3) (Reg . 3) (Stat . OUTPUT) (Expr . ADD) (Expr Num . -98) (Expr Num . -97))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 16) (Stat . LOAD) (Reg . 0) (Reg . 3) (Stat . OUTPUT) (Reg . 0))
((Stat . OUTPUT) (Expr . MUL) (Expr Num . 29) (Expr Num . -58) (Stat . OUTPUT) (Expr Num . -98) (Stat . LOAD) (Reg . 0) (Expr Num . -68))
((Stat . INPUT) (Reg . 2) (Stat . LOAD) (Reg . 2) (Expr Num . -31) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -57) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . LOAD) (Reg . 0) (Expr Num . -31) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 79) (Reg . 2) (Stat . OUTPUT) (Expr . MUL) (Reg . 0) (Expr Num . -29))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . -52) (Stat . OUTPUT) (Expr Num . -99) (Stat . INPUT) (Reg . 0))
((Stat . OUTPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -95) (Reg . 2) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr Num . -52) (Expr Num . -99) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . -31) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -57) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -89) (Expr Num . 16) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Expr . NOT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 4) (Expr Num . -96) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -57) (Expr . MUL) (Expr Num . -68) (Expr Num . 13) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Reg . 3) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Expr . MUL) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Expr Num . -29))
((Stat . OUTPUT) (Expr . MUL) (Expr Num . 29) (Expr Num . -29) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 29) (Expr Num . -32) (Stat . OUTPUT) (Expr Num . -57) (Stat . LOAD) (Reg . 1) (Reg . 3))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 13) (Stat . OUTPUT) (Reg . 0))
((Stat . LOAD) (Reg . 0) (Expr Num . -49) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . -96) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . OUTPUT) (Expr . MUL) (Expr Num . 29) (Expr Num . -64) (Stat . OUTPUT) (Expr . SUB) (Expr . DIV) (Reg . 2) (Reg . 0) (Reg . 2) (Stat . OUTPUT) (Reg . 2))
((Stat . OUTPUT) (Expr Num . -61) (Stat . INPUT) (Reg . 2) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . 16) (Expr Num . 16) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . -49) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -89) (Expr Num . 16) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -96) (Expr Num . 88))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr Num . 88) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 2))
((Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Reg . 0) (Expr Num . 7) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . -99) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 79) (Reg . 2) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Reg . 0) (Expr Num . 7) (Stat . OUTPUT) (Expr Num . 69) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 2) (Expr . ADD) (Expr Num . -25) (Expr Num . -97) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 16) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . -97) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -57) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 4) (Expr Num . -57) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -57) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 79) (Reg . 2) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . 66) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -91) (Expr Num . -26) (Stat . LOAD) (Reg . 4) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 13) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Reg . 0) (Expr Num . 7) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 1) (Expr Num . 38) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -57) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . -31) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . ADD) (Expr Num . -100) (Expr Num . -97) (Stat . OUTPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . -100) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -57) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -96) (Reg . 2) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . -100) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . SUB) (Expr . DIV) (Reg . 2) (Reg . 0) (Reg . 2) (Stat . OUTPUT) (Reg . 0))
((Stat . OUTPUT) (Expr . ADD) (Expr Num . -100) (Expr . SUB) (Expr Num . -96) (Expr Num . 88) (Stat . LOAD) (Reg . 0) (Expr Num . -65) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Expr Num . -100) (Expr . NOT) (Reg . 4) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . -31) (Stat . LOAD) (Reg . 4) (Expr Num . 50) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . -31) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 4) (Expr Num . -31) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . ADD) (Expr Num . -68) (Expr Num . -97) (Stat . OUTPUT) (Expr Num . -95) (Stat . INPUT) (Reg . 2))
((Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -57) (Expr Num . -68) (Stat . OUTPUT) (Expr Num . -80) (Stat . INPUT) (Reg . 0))
((Stat . OUTPUT) (Expr . SUB) (Expr Num . 79) (Reg . 2) (Stat . OUTPUT) (Expr . DIV) (Reg . 0) (Expr Num . 7) (Stat . OUTPUT) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . -98) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 2) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Expr Num . -68) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . LOAD) (Reg . 0) (Reg . 0) (Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . SUB) (Expr . MUL) (Expr Num . -31) (Expr Num . 16) (Expr Num . 88) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -63) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . -96) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -57) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -89) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . -99) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . -31) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -57) (Expr Num . 16) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -26) (Expr Num . 13))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Reg . 0) (Stat . INPUT) (Reg . 2))
((Stat . OUTPUT) (Expr . MUL) (Expr Num . -35) (Expr Num . 13) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . SUB) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Reg . 2) (Stat . OUTPUT) (Expr . ADD) (Expr Num . -52) (Expr Num . -99))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 79) (Reg . 2) (Stat . INPUT) (Reg . 0))
((Stat . OUTPUT) (Expr Num . -100) (Stat . OUTPUT) (Expr Num . 95) (Stat . OUTPUT) (Reg . 0))
((Stat . LOAD) (Reg . 0) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . SUB) (Expr . MUL) (Expr Num . -31) (Expr Num . 16) (Expr Num . 88) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 29) (Expr Num . -58) (Stat . OUTPUT) (Expr . ADD) (Expr Num . -25) (Expr . SUB) (Expr Num . -68) (Expr Num . -100) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . -100) (Stat . OUTPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . OUTPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . 38) (Stat . OUTPUT) (Reg . 0))
((Stat . OUTPUT) (Expr . MUL) (Expr Num . 29) (Expr Num . -40) (Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . LOAD) (Reg . 0) (Expr Num . -17) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . ADD) (Expr . MUL) (Expr Num . -57) (Expr Num . 16) (Expr Num . -100) (Stat . OUTPUT) (Expr Num . -100) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -49) (Expr Num . 13) (Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . -31) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -57) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Reg . 0) (Reg . 2) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . LOAD) (Reg . 4) (Expr Num . 50) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -26) (Expr Num . 13) (Stat . OUTPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . -100))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -93) (Expr Num . 16) (Stat . OUTPUT) (Expr Num . -100))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 2) (Expr Num . -31) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . -31) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -57) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Expr Num . 88) (Stat . OUTPUT) (Expr Num . -100) (Stat . OUTPUT) (Expr Num . -100) (Stat . OUTPUT) (Reg . 2))
((Stat . INPUT) (Reg . 1) (Stat . LOAD) (Reg . 1) (Expr Num . 38) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr Num . 79) (Reg . 2) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -57) (Expr Num . 16))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . -31) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . -31) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -31) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -95) (Reg . 2) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 2) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 2) (Expr Num . -31) (Stat . LOAD) (Reg . 2) (Expr . MUL) (Expr Num . -57) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 79) (Reg . 2) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Expr Num . -100) (Stat . OUTPUT) (Expr Num . -40))
((Stat . LOAD) (Reg . 0) (Reg . 2) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 29) (Expr Num . -64))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . MUL) (Expr Num . -57) (Expr Num . 16) (Expr Num . -99) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . -49) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -96) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 79) (Reg . 2) (Stat . OUTPUT) (Expr Num . 7))
((Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -100) (Expr Num . 16))
((Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -57) (Expr Num . 79) (Stat . OUTPUT) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . LOAD) (Reg . 0) (Expr Num . -31) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . -31) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . -31) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -100) (Expr Num . 16) (Stat . OUTPUT) (Expr Num . -98))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . -49) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -89) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . LOAD) (Reg . 3) (Expr Num . -31) (Stat . LOAD) (Reg . 0) (Expr Num . -100) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . SUB) (Expr . GT) (Reg . 4) (Reg . 0) (Reg . 2) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . -53) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . LOAD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -100) (Expr Num . 16) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -96) (Expr . SUB) (Expr Num . 79) (Reg . 2))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -68) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . OUTPUT) (Expr . MUL) (Expr Num . 29) (Expr Num . -58) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . -97) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . 19) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . -96) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -57) (Expr Num . -28) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -98) (Expr Num . 88) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . SUB) (Expr . DIV) (Reg . 2) (Reg . 4) (Reg . 2) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . -96) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -98) (Expr Num . 16) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -99) (Expr Num . -99) (Stat . INPUT) (Reg . 2))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Expr Num . -68) (Reg . 2) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . -57) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . -31) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -57) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 4) (Stat . LOAD) (Reg . 2) (Expr Num . -95))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . INPUT) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -57) (Expr Num . 16) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr . SUB) (Expr Num . -100) (Reg . 2) (Stat . INPUT) (Reg . 4))
((Stat . LOAD) (Reg . 0) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -26) (Expr Num . 13) (Stat . OUTPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -57) (Expr Num . 16))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 69) (Reg . 2) (Stat . LOAD) (Reg . 2) (Expr . ADD) (Expr Num . 79) (Reg . 2))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . -96) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -57) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 3) (Expr Num . 38) (Stat . LOAD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr Num . -100) (Expr . SUB) (Expr Num . -100) (Reg . 2) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 79) (Reg . 2) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 79) (Reg . 2) (Stat . OUTPUT) (Expr Num . -61))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 79) (Reg . 2) (Stat . OUTPUT) (Expr Num . 79))
((Stat . INPUT) (Reg . 4) (Stat . LOAD) (Reg . 0) (Expr Num . -99) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 2) (Reg . 2) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr Num . -52) (Expr Num . -99) (Stat . OUTPUT) (Reg . 0))
((Stat . LOAD) (Reg . 3) (Expr Num . -31) (Stat . LOAD) (Reg . 0) (Expr Num . -31) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -57) (Expr Num . 16))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . SUB) (Expr . DIV) (Reg . 0) (Expr Num . 7) (Reg . 2) (Stat . OUTPUT) (Reg . 0))
((Stat . OUTPUT) (Expr . ADD) (Expr Num . -100) (Expr . MUL) (Expr Num . -42) (Expr Num . 16) (Stat . OUTPUT) (Expr Num . -100) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . -100) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . 40) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -57) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . OUTPUT) (Expr . MUL) (Expr Num . -57) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . -100))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 2) (Expr Num . -31) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . -31) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -68) (Expr Num . 16))
((Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 2) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -57) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -98) (Expr Num . 13) (Stat . OUTPUT) (Expr . ADD) (Reg . 2) (Expr Num . -94) (Stat . OUTPUT) (Expr Num . -99))
((Stat . OUTPUT) (Expr . MUL) (Expr Num . -57) (Expr Num . 16) (Stat . OUTPUT) (Expr Num . -68) (Stat . OUTPUT) (Reg . 4) (Stat . OUTPUT) (Reg . 2))
((Stat . LOAD) (Reg . 0) (Expr Num . -31) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . LOAD) (Reg . 0) (Expr Num . 50) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . -31) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 79) (Reg . 2) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -57) (Expr Num . -100) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 29) (Expr Num . 79) (Stat . OUTPUT) (Expr Num . -57) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 4) (Expr Num . -71) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Reg . 0) (Expr Num . 7) (Stat . OUTPUT) (Expr Num . -93))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 3) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -57) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 3) (Expr Num . -31) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -100) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -57) (Expr Num . 16))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . SUB) (Expr . SUB) (Expr Num . 79) (Reg . 2) (Reg . 2) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr Num . -96) (Expr Num . -97))
((Stat . OUTPUT) (Expr . MUL) (Expr Num . -26) (Expr Num . 13) (Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Reg . 0))
((Stat . OUTPUT) (Expr . MUL) (Expr . MUL) (Expr Num . 29) (Expr Num . -58) (Expr Num . 13) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . ADD) (Expr Num . -98) (Expr Num . -100) (Stat . LOAD) (Reg . 0) (Reg . 1) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 79) (Reg . 2) (Stat . INPUT) (Reg . 2))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . -98) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 79) (Reg . 2) (Stat . INPUT) (Reg . 0))
((Stat . LOAD) (Reg . 0) (Reg . 2) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 79) (Stat . OUTPUT) (Expr Num . -100) (Stat . OUTPUT) (Reg . 0))
((Stat . OUTPUT) (Expr Num . -31) (Stat . OUTPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . LOAD) (Reg . 1) (Expr Num . 38) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . ADD) (Expr Num . -25) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -100) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr Num . -79) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -57) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . -88) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 29) (Expr Num . -29) (Stat . OUTPUT) (Expr Num . -57) (Stat . LOAD) (Reg . 0) (Reg . 1))
((Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 2) (Stat . OUTPUT) (Reg . 0))
((Stat . OUTPUT) (Expr . SUB) (Expr Num . -84) (Expr Num . 59) (Stat . OUTPUT) (Expr Num . -100) (Stat . OUTPUT) (Expr Num . -72) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -89) (Expr Num . 16))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 29) (Expr Num . -32) (Stat . OUTPUT) (Expr Num . -100) (Stat . INPUT) (Reg . 0))
((Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . LOAD) (Reg . 0) (Expr Num . -100) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . OR) (Expr Num . 16) (Reg . 0) (Stat . OUTPUT) (Expr . ADD) (Expr Num . -100) (Expr Num . -100))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 2))
((Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . -57) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . OUTPUT) (Expr . ADD) (Expr Num . -100) (Expr . MUL) (Expr Num . -49) (Expr Num . 13) (Stat . OUTPUT) (Expr Num . -100) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . -100) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -57) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 29) (Expr Num . -58))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . LOAD) (Reg . 4) (Expr . SUB) (Expr Num . -99) (Reg . 2) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 2) (Expr Num . -32) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . -100) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 79) (Reg . 2) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . SUB) (Expr . DIV) (Reg . 2) (Reg . 4) (Reg . 2) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -100) (Expr Num . 16) (Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Reg . 0) (Expr Num . 7) (Stat . OUTPUT) (Expr Num . -58) (Stat . OUTPUT) (Reg . 0))
((Stat . OUTPUT) (Expr . ADD) (Expr Num . -100) (Expr . MUL) (Expr Num . -100) (Expr Num . 13) (Stat . OUTPUT) (Expr Num . -100) (Stat . OUTPUT) (Reg . 0))
((Stat . OUTPUT) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 79) (Reg . 2) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . SUB) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Reg . 2) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 79) (Reg . 2) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Expr . SUB) (Expr . DIV) (Reg . 0) (Reg . 0) (Reg . 2) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr Num . -52) (Expr Num . 79) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -68) (Expr . SUB) (Expr Num . 79) (Reg . 2) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . -31) (Stat . LOAD) (Reg . 0) (Expr Num . -57) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 1))
((Stat . INPUT) (Reg . 2) (Stat . LOAD) (Reg . 0) (Expr Num . -31) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -68) (Reg . 2) (Stat . INPUT) (Reg . 0))
((Stat . OUTPUT) (Expr . MUL) (Expr Num . -100) (Expr Num . 13) (Stat . LOAD) (Reg . 0) (Expr Num . -92) (Stat . OUTPUT) (Expr Num . 16) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Reg . 0) (Expr Num . 7) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . -95) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 46) (Expr Num . -3) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -57) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . 16) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . LOAD) (Reg . 4) (Expr Num . 79) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -42) (Reg . 2) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . -99) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 79) (Reg . 2) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . OUTPUT) (Expr . MUL) (Expr Num . -77) (Expr Num . 16) (Stat . OUTPUT) (Expr Num . -100) (Stat . OUTPUT) (Reg . 2))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . 40) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -49) (Expr Num . 13) (Stat . OUTPUT) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . GT) (Expr Num . -96) (Reg . 2) (Stat . OUTPUT) (Expr Num . -100))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -100) (Expr Num . 16) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -57) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 79) (Reg . 2) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 79) (Reg . 2) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -57) (Expr Num . 16))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . -88) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -66) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . -31) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -57) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . -31) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 29) (Reg . 2) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 16) (Expr Num . -64) (Stat . OUTPUT) (Expr Num . -29))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -100) (Expr Num . 16) (Stat . INPUT) (Reg . 1))
((Stat . OUTPUT) (Expr . ADD) (Expr Num . -99) (Expr Num . -97) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Expr Num . -100))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . ADD) (Expr Num . -100) (Expr . SUB) (Expr Num . -100) (Expr Num . 88) (Stat . OUTPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . -93))
((Stat . LOAD) (Reg . 0) (Expr Num . -100) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . SUB) (Expr . MUL) (Expr Num . -68) (Expr Num . 82) (Reg . 2) (Stat . OUTPUT) (Reg . 0))
((Stat . LOAD) (Reg . 3) (Expr . SUB) (Expr Num . -100) (Expr Num . 88) (Stat . LOAD) (Reg . 0) (Expr Num . -31) (Stat . OUTPUT) (Expr Num . 16))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . 13) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -57) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . -98) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . -96) (Stat . OUTPUT) (Reg . 0))
((Stat . OUTPUT) (Expr . ADD) (Expr . MUL) (Expr Num . -57) (Expr Num . 16) (Expr Num . -97) (Stat . OUTPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . -31) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . 16) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . LOAD) (Reg . 1) (Expr Num . -99) (Stat . OUTPUT) (Expr . ADD) (Expr Num . -98) (Expr Num . -97) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . -96) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -57) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . -88) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -66) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . LOAD) (Reg . 0) (Expr . SUB) (Expr Num . -100) (Expr . NOT) (Reg . 2) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 29) (Expr Num . -58) (Stat . OUTPUT) (Expr Num . -40) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -96) (Expr Num . 88))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . -31) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . -98) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . -31) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -57) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . -31) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 79) (Reg . 2) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . -49) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -100) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . -100) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 16) (Reg . 2) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -57) (Expr Num . 16))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . -31) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -62) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 79) (Reg . 2) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 2) (Stat . LOAD) (Reg . 0) (Expr Num . -31) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -57) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . -100) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . -31) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . -96) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -99) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . -31) (Stat . LOAD) (Reg . 1) (Expr . MUL) (Expr Num . -57) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . -96) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . -68) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 79) (Reg . 2) (Stat . OUTPUT) (Reg . 3))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -99) (Reg . 2) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr . GT) (Reg . 0) (Reg . 1) (Reg . 2) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . -99) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . ADD) (Expr Num . -98) (Expr Num . -97) (Stat . OUTPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 79) (Reg . 2) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . -31) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 2) (Expr Num . -31) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -57) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . 16) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr Num . 16) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 1) (Reg . 3) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Reg . 0))
((Stat . OUTPUT) (Expr . MUL) (Expr Num . -35) (Expr Num . 13) (Stat . OUTPUT) (Expr Num . -99) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 69) (Reg . 2) (Stat . LOAD) (Reg . 2) (Expr . ADD) (Expr Num . 79) (Reg . 2))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . -64) (Stat . LOAD) (Reg . 0) (Expr Num . -98) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 29) (Expr Num . -58) (Stat . LOAD) (Reg . 0) (Expr Num . -51) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . -95) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -57) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . -49) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -89) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -98) (Expr Num . 88) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 4) (Expr Num . -31) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 79) (Reg . 2) (Stat . INPUT) (Reg . 2))
((Stat . OUTPUT) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . LOAD) (Reg . 0) (Expr Num . -66) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . -57) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . -31) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -100) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 79) (Reg . 2) (Stat . OUTPUT) (Expr . MUL) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Expr Num . 16))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -63) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 1) (Expr . MUL) (Expr Num . -57) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -93) (Expr Num . 13) (Stat . OUTPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . SUB) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Reg . 2) (Stat . OUTPUT) (Expr Num . -61))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -57) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . OUTPUT) (Expr . MUL) (Expr Num . 29) (Expr Num . -58) (Stat . OUTPUT) (Expr Num . -98) (Stat . LOAD) (Reg . 4) (Expr . LT) (Expr . MUL) (Reg . 0) (Expr Num . -91) (Reg . 3))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . -57) (Stat . OUTPUT) (Reg . 0))
((Stat . LOAD) (Reg . 0) (Expr . SUB) (Expr Num . -100) (Expr . NOT) (Reg . 0) (Stat . OUTPUT) (Expr . ADD) (Expr Num . -97) (Expr Num . -97) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -100) (Expr Num . 16) (Stat . OUTPUT) (Expr Num . -68) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr Num . -52) (Expr Num . -99) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 2) (Stat . LOAD) (Reg . 0) (Expr Num . -49) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . -63) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -91) (Expr Num . 59))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 79) (Reg . 2) (Stat . OUTPUT) (Expr Num . -100))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Reg . 0) (Expr Num . 7) (Stat . OUTPUT) (Expr . ADD) (Expr Num . -100) (Expr Num . -35))
((Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -77) (Expr Num . 16) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . -73) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . LOAD) (Reg . 0) (Reg . 1) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . -31) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr Num . -29) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 79) (Reg . 2) (Stat . OUTPUT) (Expr Num . -61))
((Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 29) (Expr Num . -58) (Stat . OUTPUT) (Expr Num . -98) (Stat . OUTPUT) (Reg . 0))
((Stat . OUTPUT) (Expr . MUL) (Expr Num . 29) (Expr . MUL) (Expr Num . -26) (Expr Num . 13) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -42) (Expr Num . 59) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 79) (Reg . 2))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 79) (Reg . 1) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr Num . -4) (Expr Num . -97) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -57) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . -31) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . LOAD) (Reg . 4) (Expr . MUL) (Expr Num . -68) (Expr . MUL) (Expr Num . -57) (Expr Num . 16) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 2) (Expr Num . -18))
((Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . 59) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 29) (Expr Num . -58))
((Stat . LOAD) (Reg . 3) (Reg . 1) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 79) (Reg . 2) (Stat . OUTPUT) (Reg . 1))
((Stat . OUTPUT) (Expr . SUB) (Expr . SUB) (Expr Num . -100) (Expr . NOT) (Reg . 0) (Expr Num . 88) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -42) (Expr Num . 59) (Stat . LOAD) (Reg . 0) (Reg . 2) (Stat . INPUT) (Reg . 4))
((Stat . LOAD) (Reg . 0) (Expr Num . -68) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . OUTPUT) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 29) (Expr Num . -64) (Stat . OUTPUT) (Expr Num . -57) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . -98) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 79) (Reg . 2) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . -31) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -26) (Expr Num . 13) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . -31) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -100) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 29) (Expr Num . -58) (Stat . LOAD) (Reg . 0) (Expr Num . -51) (Stat . OUTPUT) (Expr Num . -92))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 79) (Reg . 2) (Stat . OUTPUT) (Expr Num . -4))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -96) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . ADD) (Expr Num . -100) (Expr Num . -97) (Stat . OUTPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -100) (Expr Num . 13) (Stat . OUTPUT) (Reg . 3) (Stat . OUTPUT) (Expr Num . -100))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -84) (Expr Num . 59) (Stat . LOAD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . MUL) (Expr Num . -57) (Expr Num . 16) (Expr Num . -99) (Stat . INPUT) (Reg . 2))
((Stat . OUTPUT) (Expr . MUL) (Expr Num . -57) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . OUTPUT) (Expr Num . 29) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Expr Num . -100) (Expr . NOT) (Reg . 4) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . ADD) (Expr Num . -100) (Expr . MUL) (Expr Num . -49) (Expr Num . 13) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -57) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Expr Num . -100) (Expr . NOT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . 16) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . -68) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -61) (Expr Num . 16) (Stat . LOAD) (Reg . 0) (Reg . 0))
((Stat . LOAD) (Reg . 0) (Expr Num . -68) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . LOAD) (Reg . 2) (Expr . ADD) (Expr Num . 79) (Reg . 2))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . -93) (Stat . LOAD) (Reg . 0) (Expr Num . -64) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . LOAD) (Reg . 0) (Expr Num . -99))
((Stat . OUTPUT) (Expr . MUL) (Expr Num . -57) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . -100))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -57) (Expr Num . 16) (Stat . OUTPUT) (Expr Num . -73) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 29) (Expr Num . -58) (Stat . OUTPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . -58))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . SUB) (Expr . SUB) (Expr Num . 79) (Reg . 2) (Reg . 2) (Stat . LOAD) (Reg . 2) (Expr Num . 7))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -57) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 3) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Expr Num . -28) (Stat . INPUT) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . -96) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -100) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -52) (Reg . 2) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 29) (Expr Num . -54) (Stat . OUTPUT) (Expr Num . 96) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Expr Num . 79) (Reg . 2))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Expr Num . -61))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -57) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . -99) (Stat . OUTPUT) (Expr Num . -95) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . OUTPUT) (Expr . MUL) (Expr Num . -57) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . -96) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -57) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -96) (Expr Num . 16) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 79) (Reg . 2))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -26) (Expr Num . 13) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 79) (Reg . 2) (Stat . OUTPUT) (Expr . MUL) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Expr Num . 13))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . -31) (Stat . LOAD) (Reg . 0) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 69) (Reg . 2) (Stat . LOAD) (Reg . 2) (Expr . ADD) (Expr Num . 79) (Reg . 2))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -98) (Expr Num . 13) (Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . SUB) (Expr . DIV) (Reg . 2) (Reg . 0) (Reg . 2))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -57) (Expr Num . 16) (Stat . LOAD) (Reg . 3) (Reg . 3) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr . DIV) (Reg . 2) (Reg . 0) (Reg . 2) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -57) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 79) (Reg . 2) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -26) (Expr Num . 13) (Stat . OUTPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 4) (Expr Num . -49) (Stat . LOAD) (Reg . 0) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . -100) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -26) (Expr Num . 13) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -26) (Expr Num . 13) (Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . -99) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . 16) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Reg . 0) (Expr Num . 7) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . LOAD) (Reg . 4) (Expr . ADD) (Expr Num . -17) (Expr Num . -100) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . -31) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -99) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . -100) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -49) (Expr Num . 13) (Stat . OUTPUT) (Reg . 0))
((Stat . LOAD) (Reg . 0) (Expr Num . 67) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -26) (Expr Num . 13) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 79) (Reg . 2) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -57) (Expr Num . 16))
((Stat . OUTPUT) (Expr . MUL) (Expr Num . 29) (Expr Num . -58) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -42) (Expr Num . 59) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -57) (Expr Num . 16) (Stat . OUTPUT) (Expr Num . 13) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -26) (Expr Num . 13))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . -31) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -57) (Expr Num . 16))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . LOAD) (Reg . 4) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 79) (Reg . 2) (Stat . OUTPUT) (Expr Num . -99))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 2) (Expr Num . -32) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -97) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . -96) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -57) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Expr Num . -100) (Stat . LOAD) (Reg . 0) (Expr Num . -100))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . SUB) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Reg . 2) (Stat . LOAD) (Reg . 0) (Expr Num . -92))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . SUB) (Expr . DIV) (Reg . 2) (Reg . 0) (Reg . 2) (Stat . OUTPUT) (Reg . 2))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . -68) (Stat . LOAD) (Reg . 0) (Reg . 1) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . LOAD) (Reg . 0) (Expr Num . -31) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . LOAD) (Reg . 0) (Expr Num . -25))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 79) (Reg . 2) (Stat . LOAD) (Reg . 0) (Expr Num . 50))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 2) (Expr Num . -100) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -97) (Reg . 2) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -99) (Expr Num . 59) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . -96) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -100) (Expr Num . 13) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 29) (Expr Num . -32) (Stat . OUTPUT) (Expr Num . -57) (Stat . LOAD) (Reg . 0) (Reg . 3))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 79) (Reg . 2) (Stat . LOAD) (Reg . 0) (Expr Num . 50))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . -31) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . OUTPUT) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . LOAD) (Reg . 0) (Expr Num . -31) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . OUTPUT) (Expr . MUL) (Expr Num . -49) (Expr Num . 13) (Stat . OUTPUT) (Expr Num . -100) (Stat . OUTPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . -100))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -57) (Reg . 2) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . ADD) (Expr Num . -97) (Expr Num . -97) (Stat . OUTPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 79) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . LOAD) (Reg . 0) (Expr Num . -100) (Stat . LOAD) (Reg . 0) (Expr Num . -49) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -89) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . -25) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -57) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . LOAD) (Reg . 0) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . -97) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -57) (Expr Num . 16))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . 19) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -28) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 2) (Expr Num . 16) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 3) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 69) (Reg . 0) (Stat . OUTPUT) (Reg . 4))
((Stat . OUTPUT) (Expr . ADD) (Expr Num . -100) (Expr Num . -97) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 79) (Reg . 2) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . -31) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 29) (Expr Num . -64) (Stat . OUTPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -84) (Expr Num . 59) (Stat . LOAD) (Reg . 0) (Reg . 3) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -26) (Expr Num . 13) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -57) (Expr Num . 16) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . OUTPUT) (Expr . MUL) (Expr Num . 29) (Expr Num . -58) (Stat . LOAD) (Reg . 4) (Expr Num . -31) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Reg . 3) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -64) (Expr Num . 13) (Stat . OUTPUT) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 3) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 69) (Reg . 2) (Stat . OUTPUT) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 79) (Reg . 2) (Stat . INPUT) (Reg . 0))
((Stat . LOAD) (Reg . 3) (Reg . 3) (Stat . OUTPUT) (Expr Num . -100) (Stat . OUTPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . -100) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -57) (Expr Num . -31))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -83) (Expr Num . -100) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -58) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr Num . 16) (Stat . OUTPUT) (Expr Num . -98))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 1) (Expr Num . -99) (Stat . LOAD) (Reg . 2) (Expr . MUL) (Expr Num . -64) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . -72) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -49) (Expr Num . 13) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -26) (Expr Num . 13) (Stat . OUTPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . -96) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . OUTPUT) (Expr . ADD) (Expr Num . 79) (Expr Num . -97) (Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -92) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -96) (Expr Num . 29) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . SUB) (Expr . DIV) (Reg . 2) (Reg . 0) (Reg . 2) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 2) (Stat . LOAD) (Reg . 0) (Expr Num . -31) (Stat . OUTPUT) (Expr Num . -80) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . -88) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 79) (Reg . 2) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . -31) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 4) (Expr Num . -31) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 2) (Expr Num . -31) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . -57) (Stat . LOAD) (Reg . 0) (Expr Num . -100) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr Num . -98) (Expr Num . -100) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -57) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 4) (Expr Num . -31) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . OUTPUT) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Expr Num . -98) (Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 16) (Expr Num . -64) (Stat . OUTPUT) (Expr Num . -29))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . LOAD) (Reg . 4) (Expr Num . -100) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . LOAD) (Reg . 0) (Expr Num . -31) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . -96) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . -100) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -68) (Expr Num . -68) (Stat . INPUT) (Reg . 0))
((Stat . LOAD) (Reg . 1) (Expr Num . -10) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 29) (Expr Num . -58) (Stat . OUTPUT) (Expr Num . -80) (Stat . OUTPUT) (Expr Num . -80))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . OUTPUT) (Expr . SUB) (Expr Num . -96) (Expr Num . 88) (Stat . OUTPUT) (Expr . ADD) (Expr Num . -17) (Expr . SUB) (Expr Num . -96) (Expr Num . 88) (Stat . OUTPUT) (Reg . 4) (Stat . INPUT) (Reg . 2))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . -31) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -57) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . SUB) (Expr . SUB) (Expr Num . -89) (Expr Num . 88) (Reg . 2) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 2) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . -53) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -64) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -26) (Expr Num . 13) (Stat . OUTPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 29) (Expr Num . -25) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . -98))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -98) (Expr Num . 7) (Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -49) (Expr Num . 13) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 4) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . -100) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -52) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . ADD) (Expr Num . -17) (Expr Num . -100) (Stat . LOAD) (Reg . 0) (Expr Num . -68))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 29) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -42) (Expr Num . -31))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 79) (Reg . 2) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . LOAD) (Reg . 0) (Expr Num . -49) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -89) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -68) (Reg . 2) (Stat . OUTPUT) (Expr Num . -61))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 79) (Reg . 2) (Stat . OUTPUT) (Reg . 2))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 79) (Reg . 2) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . 57) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -57) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . -96) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . ADD) (Expr . MUL) (Expr . SUB) (Expr Num . 79) (Reg . 2) (Expr Num . 16) (Expr Num . -36) (Stat . LOAD) (Reg . 2) (Reg . 3) (Stat . OUTPUT) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 29) (Expr Num . -32) (Stat . OUTPUT) (Expr Num . -57) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . -100) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -57) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . -96) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -57) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . -41) (Stat . LOAD) (Reg . 0) (Expr Num . -51) (Stat . OUTPUT) (Expr Num . -92))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . ADD) (Expr Num . -25) (Expr Num . -93) (Stat . OUTPUT) (Expr Num . -100) (Stat . INPUT) (Reg . 3))
((Stat . OUTPUT) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Expr Num . 16) (Stat . OUTPUT) (Expr Num . 64) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . -100) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -84) (Expr Num . 59) (Stat . OUTPUT) (Reg . 0))
((Stat . OUTPUT) (Expr . SUB) (Expr Num . 79) (Reg . 2) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -49) (Expr Num . 13) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr Num . -79) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 3) (Stat . OUTPUT) (Expr Num . 7) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . 79) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -57) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . -31) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 3))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . -72) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -77) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . -91) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -57) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 29) (Expr Num . -56) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -96) (Expr Num . 88) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 79) (Reg . 2) (Stat . LOAD) (Reg . 0) (Expr Num . -92))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Reg . 0) (Expr Num . 7) (Stat . OUTPUT) (Expr Num . -100) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 2) (Expr Num . -52) (Stat . OUTPUT) (Expr . ADD) (Expr Num . -100) (Expr Num . -97) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . ADD) (Expr Num . -100) (Expr Num . -97) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -57) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 79) (Reg . 2) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 29) (Expr Num . -58) (Stat . LOAD) (Reg . 0) (Expr Num . -51) (Stat . INPUT) (Reg . 0))
((Stat . OUTPUT) (Reg . 2) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -49) (Expr Num . 13) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -66) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 79) (Reg . 2) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr . MUL) (Expr Num . -100) (Expr Num . 16) (Expr Num . 16) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -57) (Expr Num . 79) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 1) (Expr Num . 38) (Stat . OUTPUT) (Expr . ADD) (Expr Num . -100) (Expr Num . -97) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . OUTPUT) (Expr . MUL) (Expr Num . 29) (Expr Num . -29) (Stat . OUTPUT) (Expr . SUB) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Expr Num . -100) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . -61) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -98) (Reg . 2) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 79) (Reg . 2) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . SUB) (Expr . DIV) (Reg . 2) (Reg . 0) (Reg . 2) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 79) (Reg . 2) (Stat . INPUT) (Reg . 0))
((Stat . LOAD) (Reg . 0) (Expr Num . -31) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -96) (Expr Num . 16) (Stat . LOAD) (Reg . 4) (Expr Num . 50) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . -31) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -57) (Expr Num . 16) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -52) (Expr Num . 59) (Stat . OUTPUT) (Reg . 0))
((Stat . OUTPUT) (Expr . MUL) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Expr Num . 16) (Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . MUL) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Expr Num . 13) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . -31) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . SUB) (Expr . SUB) (Expr Num . 79) (Reg . 2) (Reg . 2) (Stat . OUTPUT) (Expr Num . -61))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . ADD) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Expr Num . -97) (Stat . OUTPUT) (Expr Num . -54) (Stat . OUTPUT) (Reg . 0))
((Stat . OUTPUT) (Expr . SUB) (Expr Num . -42) (Reg . 2) (Stat . LOAD) (Reg . 1) (Expr Num . -58) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 3) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -96) (Expr Num . 88) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Reg . 0) (Expr Num . 7) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 4) (Expr Num . -96) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -100) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 29) (Expr Num . -64) (Stat . OUTPUT) (Expr Num . -94))
((Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . ADD) (Expr Num . -98) (Expr Num . -100) (Stat . LOAD) (Reg . 0) (Reg . 1) (Stat . OUTPUT) (Reg . 2))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Reg . 0) (Expr Num . 7) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . SUB) (Expr . DIV) (Reg . 0) (Reg . 0) (Reg . 2) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr Num . -79) (Expr Num . -41) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . 38) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -96) (Expr Num . 88) (Stat . INPUT) (Reg . 1))
((Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Expr . ADD) (Expr Num . -17) (Expr . SUB) (Expr Num . -96) (Expr Num . 88) (Stat . INPUT) (Reg . 0))
((Stat . OUTPUT) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr Num . -25) (Stat . OUTPUT) (Reg . 2))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 79) (Reg . 2) (Stat . LOAD) (Reg . 0) (Expr Num . -68))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . -21) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 16) (Expr Num . 16) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 29) (Expr Num . -58) (Stat . LOAD) (Reg . 0) (Expr Num . -97) (Stat . LOAD) (Reg . 4) (Expr Num . -100))
((Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -68) (Expr Num . -32) (Stat . OUTPUT) (Expr Num . -57) (Stat . LOAD) (Reg . 0) (Reg . 3))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr Num . -100) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -57) (Expr Num . 16) (Stat . OUTPUT) (Reg . 2))
((Stat . OUTPUT) (Expr . SUB) (Expr Num . -96) (Expr Num . 88) (Stat . OUTPUT) (Expr Num . -100) (Stat . OUTPUT) (Expr . ADD) (Expr . SUB) (Expr Num . -99) (Reg . 2) (Expr Num . -97) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 2) (Stat . LOAD) (Reg . 3) (Reg . 2) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 79) (Reg . 2) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . -68) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -89) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -57) (Expr Num . 16) (Stat . OUTPUT) (Expr Num . -100))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 4) (Expr Num . -100) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -57) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . -31) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . OUTPUT) (Reg . 0) (Stat . INPUT) (Reg . 4) (Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -57) (Expr Num . 16))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -68) (Reg . 2) (Stat . OUTPUT) (Reg . 0))
((Stat . LOAD) (Reg . 0) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -99) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 16) (Expr Num . -64) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr . SUB) (Expr Num . 79) (Reg . 2) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -49) (Expr Num . 13) (Stat . LOAD) (Reg . 3) (Reg . 2))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 79) (Reg . 2) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -57) (Expr Num . 16) (Stat . OUTPUT) (Reg . 2))
((Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr Num . -4) (Expr Num . -97) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . OUTPUT) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 3) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . -53) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . -31) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr . SUB) (Expr Num . -42) (Reg . 2) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -49) (Expr Num . 13) (Stat . OUTPUT) (Expr . SUB) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Expr Num . 59) (Stat . INPUT) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 1) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -68) (Expr Num . 79) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . LOAD) (Reg . 1) (Expr Num . -58) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 79) (Reg . 2) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . -72) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -77) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . LOAD) (Reg . 0) (Reg . 1) (Stat . OUTPUT) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -57) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . -31) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . -100) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -68) (Expr Num . -68) (Stat . OUTPUT) (Reg . 2))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . -72) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -77) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 79) (Reg . 2) (Stat . INPUT) (Reg . 0))
((Stat . OUTPUT) (Expr . MUL) (Expr Num . 29) (Expr Num . -29) (Stat . OUTPUT) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 16) (Reg . 2) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . SUB) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Reg . 0) (Stat . OUTPUT) (Expr Num . -61))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . 59) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 79) (Reg . 2) (Stat . OUTPUT) (Expr Num . -40))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr Num . -96) (Expr Num . -99) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 13) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 29) (Expr Num . -58) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . OUTPUT) (Expr . ADD) (Expr . MUL) (Expr Num . 29) (Expr Num . -58) (Expr Num . -97) (Stat . OUTPUT) (Reg . 0) (Stat . LOAD) (Reg . 1) (Reg . 3))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 2) (Expr Num . 46) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -84) (Expr Num . 59) (Stat . LOAD) (Reg . 2) (Reg . 3) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 29) (Expr Num . -58) (Stat . LOAD) (Reg . 0) (Expr Num . -92))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . LOAD) (Reg . 2) (Reg . 0))
((Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 7) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -64) (Expr Num . 16) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 79) (Reg . 2) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -57) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . -10) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -93) (Expr Num . 79) (Stat . OUTPUT) (Expr Num . -100))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr Num . -96) (Expr Num . -99) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 2) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 29) (Expr Num . -29) (Stat . OUTPUT) (Expr Num . -57) (Stat . LOAD) (Reg . 2) (Reg . 3))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr Num . -98) (Expr Num . -97) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -40) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . SUB) (Expr . DIV) (Reg . 2) (Reg . 0) (Reg . 2) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr Num . -68) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr Num . -98) (Expr Num . -41) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -57) (Expr Num . 16))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -57) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . ADD) (Expr Num . -25) (Expr Num . -98) (Stat . OUTPUT) (Reg . 0))
((Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . 38) (Stat . LOAD) (Reg . 0) (Expr Num . -60))
((Stat . LOAD) (Reg . 0) (Expr Num . -31) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -96) (Expr Num . 16) (Stat . LOAD) (Reg . 4) (Expr Num . 50) (Stat . OUTPUT) (Expr . ADD) (Expr Num . -99) (Expr Num . -97))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -68) (Expr Num . -57) (Stat . OUTPUT) (Reg . 2))
((Stat . INPUT) (Reg . 1) (Stat . LOAD) (Reg . 0) (Expr Num . -31) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . 29) (Expr Num . -58) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 1) (Expr . ADD) (Expr Num . -25) (Expr Num . -93) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . -100) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -98) (Reg . 2) (Stat . OUTPUT) (Expr Num . -100))
((Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -99) (Expr Num . 16) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 13) (Expr Num . 13) (Stat . OUTPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 2) (Stat . LOAD) (Reg . 0) (Expr Num . -31) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -99) (Reg . 2) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . 79) (Expr Num . 16) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -57) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -42) (Reg . 2) (Stat . OUTPUT) (Reg . 0))
((Stat . OUTPUT) (Expr . MUL) (Expr Num . -77) (Expr Num . 13) (Stat . OUTPUT) (Expr Num . -100) (Stat . OUTPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . OUTPUT) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . 40) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -100) (Expr Num . 13) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 79) (Reg . 2) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 69) (Reg . 2) (Stat . LOAD) (Reg . 0) (Expr Num . -31))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 79) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . ADD) (Expr Num . -98) (Expr Num . -100) (Stat . LOAD) (Reg . 0) (Reg . 1) (Stat . OUTPUT) (Reg . 2))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . -49) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 79) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . ADD) (Expr Num . -17) (Expr Num . -97) (Stat . OUTPUT) (Expr Num . -100) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -96) (Expr Num . 88) (Stat . OUTPUT) (Expr Num . -100) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -57) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . -31) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -57) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 79) (Reg . 2) (Stat . OUTPUT) (Reg . 2))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -99) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . 38) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . -31) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 2))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . -95) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -57) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . LOAD) (Reg . 0) (Expr Num . -99) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . -49) (Stat . OUTPUT) (Reg . 0))
((Stat . OUTPUT) (Expr . MUL) (Expr Num . 16) (Expr Num . -64) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -99) (Reg . 2) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr Num . 16) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 79) (Reg . 2) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 79) (Reg . 2) (Stat . INPUT) (Reg . 0))
((Stat . OUTPUT) (Expr . SUB) (Expr Num . -96) (Expr Num . 88) (Stat . OUTPUT) (Expr Num . -100) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 2) (Stat . OUTPUT) (Reg . 0))
((Stat . OUTPUT) (Reg . 2) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -31) (Reg . 2) (Stat . INPUT) (Reg . 0))
((Stat . OUTPUT) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . ADD) (Expr Num . -98) (Expr Num . -97) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr . GT) (Reg . 4) (Reg . 1) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . SUB) (Expr . GT) (Reg . 2) (Reg . 1) (Reg . 2) (Stat . INPUT) (Reg . 0))
((Stat . OUTPUT) (Expr . MUL) (Expr Num . -68) (Expr . ADD) (Expr Num . -25) (Expr Num . -95) (Stat . LOAD) (Reg . 0) (Expr Num . -49) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . 16) (Expr Num . 16) (Stat . OUTPUT) (Expr . ADD) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Expr Num . -97))
((Stat . INPUT) (Reg . 4) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr Num . 79) (Stat . INPUT) (Reg . 0))
((Stat . OUTPUT) (Expr . ADD) (Expr . ADD) (Expr Num . -100) (Expr Num . -93) (Expr Num . -97) (Stat . OUTPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . OUTPUT) (Expr . SUB) (Expr Num . -93) (Expr Num . 88) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 29) (Expr Num . -58) (Stat . OUTPUT) (Reg . 4) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 59) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr . SUB) (Expr Num . -97) (Reg . 2) (Expr Num . -58) (Stat . LOAD) (Reg . 0) (Expr Num . -51) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -57) (Expr Num . 16))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . SUB) (Expr . GT) (Reg . 4) (Reg . 1) (Reg . 2) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -26) (Expr Num . 13) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 79) (Reg . 2) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . ADD) (Expr Num . -97) (Expr Num . -97) (Stat . OUTPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 3) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . ADD) (Expr Num . -100) (Expr Num . -97) (Stat . OUTPUT) (Reg . 4) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . ADD) (Expr Num . -100) (Expr . ADD) (Expr Num . -91) (Expr Num . -99) (Stat . OUTPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -26) (Expr Num . 29) (Stat . LOAD) (Reg . 4) (Expr . MUL) (Expr Num . -26) (Expr Num . 13) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 79) (Reg . 2) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 79) (Reg . 2) (Stat . INPUT) (Reg . 2))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 79) (Reg . 2) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -96) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . -31) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 4) (Expr Num . -96) (Stat . LOAD) (Reg . 0) (Expr Num . -96) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . -98) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . OUTPUT) (Expr . SUB) (Expr Num . 79) (Reg . 2) (Stat . OUTPUT) (Expr . DIV) (Reg . 0) (Expr Num . 7) (Stat . OUTPUT) (Reg . 0))
((Stat . OUTPUT) (Expr . MUL) (Expr Num . 29) (Expr Num . -64) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -57) (Expr Num . 16) (Stat . OUTPUT) (Expr Num . -100))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . -96) (Stat . LOAD) (Reg . 0) (Expr Num . -66) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 1) (Expr Num . -72) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . OUTPUT) (Expr . SUB) (Expr Num . -42) (Expr Num . 59) (Stat . OUTPUT) (Expr Num . -100) (Stat . OUTPUT) (Expr Num . -68))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . -31) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . OUTPUT) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . INPUT) (Reg . 4) (Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 29) (Expr Num . -32) (Stat . OUTPUT) (Expr Num . -57) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . -31) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -57) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -26) (Expr Num . 13) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr Num . -96) (Expr Num . -99) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . -98) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 29) (Expr Num . -58) (Stat . LOAD) (Reg . 0) (Expr Num . -68) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . -100) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -57) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Reg . 2) (Stat . OUTPUT) (Expr . ADD) (Expr Num . -100) (Expr Num . -35) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 79) (Reg . 2))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . -96) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -57) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -99) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . OUTPUT) (Expr . MUL) (Expr Num . 29) (Expr Num . -58) (Stat . OUTPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . -10))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 79) (Reg . 2) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . SUB) (Expr Num . 79) (Reg . 2) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 29) (Expr Num . -58) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . -100) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -96) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -89) (Expr Num . 16) (Stat . LOAD) (Reg . 4) (Expr Num . -68) (Stat . OUTPUT) (Reg . 4))
((Stat . LOAD) (Reg . 0) (Expr Num . 79) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -97) (Reg . 2) (Stat . OUTPUT) (Reg . 3))
((Stat . INPUT) (Reg . 4) (Stat . LOAD) (Reg . 0) (Reg . 1) (Stat . LOAD) (Reg . 0) (Expr Num . -68) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -49) (Expr Num . 13) (Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr . MUL) (Expr Num . -99) (Expr Num . 16) (Expr Num . 88) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 2) (Expr . MUL) (Expr Num . -57) (Expr Num . 16) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -49) (Expr Num . 13) (Stat . INPUT) (Reg . 1) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . -68))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . -52) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -57) (Expr Num . 16))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . -31) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 2))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . -98) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr . DIV) (Reg . 0) (Expr Num . 7) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -57) (Expr Num . 16))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -99) (Expr Num . 16) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Expr Num . -92) (Reg . 2) (Stat . OUTPUT) (Expr Num . -92))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . AND) (Expr Num . 79) (Reg . 2) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 79) (Reg . 2) (Stat . OUTPUT) (Reg . 3))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Reg . 0) (Expr Num . -57) (Stat . OUTPUT) (Expr . OR) (Expr Num . -98) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr Num . -31) (Stat . OUTPUT) (Reg . 0))
((Stat . OUTPUT) (Expr Num . -100) (Stat . LOAD) (Reg . 0) (Expr Num . -96) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . OUTPUT) (Expr . ADD) (Expr Num . -100) (Expr Num . -97) (Stat . OUTPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 2) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . -96) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -57) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 79) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -99) (Expr Num . 59))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . LOAD) (Reg . 0) (Expr Num . -100) (Stat . OUTPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . -100))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 79) (Reg . 2) (Stat . OUTPUT) (Reg . 3))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -42) (Expr Num . 59) (Stat . OUTPUT) (Reg . 0) (Stat . LOAD) (Reg . 2) (Reg . 3))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 45) (Reg . 2) (Stat . OUTPUT) (Expr Num . -98))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -97) (Expr Num . 16) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 79) (Reg . 2) (Stat . OUTPUT) (Expr Num . -99))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . -96) (Stat . LOAD) (Reg . 1) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -68) (Expr Num . 13) (Stat . OUTPUT) (Reg . 0))
((Stat . OUTPUT) (Expr . SUB) (Expr Num . -96) (Expr Num . 88) (Stat . OUTPUT) (Expr Num . -1) (Stat . OUTPUT) (Reg . 2))
((Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 79) (Reg . 2) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . -57) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . -31) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr . MUL) (Expr Num . -89) (Expr Num . 16) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr Num . -52) (Expr Num . -99) (Stat . OUTPUT) (Reg . 0))
((Stat . LOAD) (Reg . 0) (Expr Num . -68) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 79) (Expr Num . 16))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . ADD) (Expr Num . -100) (Expr Num . 16) (Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 79) (Reg . 2) (Stat . INPUT) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Reg . 0) (Expr . SUB) (Expr Num . 79) (Reg . 2) (Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 29) (Expr Num . -58))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . 16) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -57) (Expr Num . 16) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . -100) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Expr Num . -100) (Expr . NOT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . LOAD) (Reg . 4) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . -57) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 1) (Expr . ADD) (Expr Num . -25) (Expr Num . -93) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . SUB) (Expr . DIV) (Reg . 2) (Reg . 0) (Reg . 2) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . -31) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -57) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 2) (Stat . LOAD) (Reg . 0) (Expr Num . -31) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -57) (Expr . MUL) (Expr Num . 29) (Expr Num . -58) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 2) (Stat . LOAD) (Reg . 0) (Expr Num . -31) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . LOAD) (Reg . 0) (Expr Num . -65) (Stat . LOAD) (Reg . 0) (Expr Num . -72) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . -31) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . OUTPUT) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -49) (Expr Num . 13) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 79) (Reg . 2) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -26) (Expr Num . 13) (Stat . OUTPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . OUTPUT) (Expr . MUL) (Expr Num . -57) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . -31) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -57) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . ADD) (Expr Num . -98) (Expr Num . -99) (Stat . LOAD) (Reg . 3) (Reg . 1) (Stat . OUTPUT) (Expr Num . -100))
((Stat . INPUT) (Reg . 3) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 79) (Reg . 2))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 79) (Reg . 2) (Stat . OUTPUT) (Reg . 3))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 79) (Reg . 2) (Stat . OUTPUT) (Reg . 3))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . -68) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -57) (Expr Num . 16))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . 19) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -57) (Expr Num . 13) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 2) (Reg . 2) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Expr Num . -100))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . -99) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -57) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . OUTPUT) (Expr . MUL) (Expr Num . -49) (Expr Num . 13) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . -72) (Stat . OUTPUT) (Expr Num . -100))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . SUB) (Expr . DIV) (Reg . 2) (Reg . 0) (Reg . 2) (Stat . OUTPUT) (Expr Num . -98))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -63) (Expr Num . 16) (Stat . INPUT) (Reg . 2))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . SUB) (Expr . GT) (Reg . 4) (Reg . 0) (Reg . 2) (Stat . OUTPUT) (Reg . 0))
((Stat . OUTPUT) (Expr . ADD) (Expr . EQ) (Expr Num . -42) (Expr Num . 59) (Expr Num . -97) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 29) (Expr Num . -64))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 29) (Expr Num . -58) (Stat . OUTPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 1))
((Stat . INPUT) (Reg . 1) (Stat . LOAD) (Reg . 3) (Expr . MUL) (Expr Num . -62) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . -49) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 16) (Expr Num . 16) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -57) (Expr Num . 16) (Stat . LOAD) (Reg . 0) (Expr Num . -18))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Reg . 0) (Expr Num . 7) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 2))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . -99) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 4) (Expr Num . -31) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -89) (Expr Num . 16) (Stat . LOAD) (Reg . 3) (Expr Num . -47) (Stat . LOAD) (Reg . 0) (Expr Num . -88))
((Stat . INPUT) (Reg . 3) (Stat . LOAD) (Reg . 0) (Expr Num . -96) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -57) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 79) (Reg . 2) (Stat . OUTPUT) (Reg . 0))
((Stat . OUTPUT) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Expr Num . -97) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 79) (Reg . 2) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr Num . -29) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr . MUL) (Expr Num . -68) (Expr . MUL) (Expr Num . -57) (Expr Num . 16) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . LOAD) (Reg . 0) (Expr Num . -63) (Stat . OUTPUT) (Expr . ADD) (Expr . OR) (Expr Num . 16) (Reg . 0) (Expr Num . -97) (Stat . OUTPUT) (Expr Num . -99) (Stat . LOAD) (Reg . 0) (Expr Num . -100))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . DIV) (Reg . 0) (Expr Num . 7) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . -49) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -49) (Expr Num . 13) (Stat . OUTPUT) (Reg . 2))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . -100) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -68) (Expr Num . 16))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . ADD) (Expr . MUL) (Expr Num . -57) (Expr Num . 16) (Expr Num . 13) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 3))
((Stat . LOAD) (Reg . 0) (Expr Num . -49) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -26) (Expr Num . 13) (Stat . OUTPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . SUB) (Reg . 1) (Reg . 2) (Stat . INPUT) (Reg . 2))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . ADD) (Expr Num . -99) (Expr Num . -100) (Stat . OUTPUT) (Expr Num . -100) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -89) (Expr Num . 16))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -49) (Expr Num . 13) (Stat . LOAD) (Reg . 0) (Reg . 2))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . -68) (Stat . OUTPUT) (Expr Num . -69) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 79) (Reg . 2))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -99) (Reg . 2) (Stat . OUTPUT) (Reg . 0))
((Stat . LOAD) (Reg . 0) (Expr Num . -65) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 29) (Expr Num . -58) (Stat . OUTPUT) (Expr Num . -100) (Stat . OUTPUT) (Expr Num . 66))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Expr Num . 59) (Stat . LOAD) (Reg . 3) (Reg . 0) (Stat . OUTPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -99) (Expr Num . 91) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 29) (Expr Num . -29) (Stat . OUTPUT) (Expr Num . -81))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . ADD) (Expr Num . -97) (Expr Num . -97) (Stat . OUTPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . LOAD) (Reg . 0) (Expr Num . -31) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 79) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . OUTPUT) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 79) (Reg . 2) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . -31) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -97) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -42) (Expr Num . 59) (Stat . LOAD) (Reg . 2) (Reg . 3) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . -31) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 79) (Reg . 2) (Stat . OUTPUT) (Reg . 0))
((Stat . OUTPUT) (Expr . MUL) (Expr Num . 29) (Expr Num . -58) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -96) (Expr Num . 88) (Stat . OUTPUT) (Expr . GT) (Reg . 0) (Reg . 2))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -57) (Expr Num . -98) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -57) (Expr Num . 16) (Stat . OUTPUT) (Expr Num . -57) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr Num . -100) (Expr Num . -99) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . -95) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -57) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . ADD) (Expr Num . -17) (Expr Num . -97) (Stat . OUTPUT) (Reg . 4) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -57) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . ADD) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Expr Num . -97) (Stat . OUTPUT) (Expr . ADD) (Expr Num . -4) (Expr Num . -97) (Stat . OUTPUT) (Reg . 0))
((Stat . OUTPUT) (Expr . MUL) (Expr Num . 29) (Expr Num . -58) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -97) (Expr Num . -100) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 2) (Expr Num . -32) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -99) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . OUTPUT) (Expr . SUB) (Expr . MUL) (Expr Num . 29) (Expr Num . -29) (Expr Num . 88) (Stat . LOAD) (Reg . 0) (Expr Num . 40) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Expr Num . -100) (Expr . NOT) (Reg . 2) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -26) (Expr Num . 13) (Stat . OUTPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . 38) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 4) (Reg . 2) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . -96) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -57) (Expr Num . -28) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 79) (Reg . 2) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 79) (Reg . 2) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -96) (Expr Num . 88) (Stat . OUTPUT) (Reg . 3))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -57) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . -100) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 3) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -96) (Reg . 2) (Stat . INPUT) (Reg . 2))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . MUL) (Expr Num . 42) (Expr Num . -3) (Expr Num . -97) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 79) (Reg . 2) (Stat . INPUT) (Reg . 2))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 79) (Reg . 2) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . -96) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -57) (Expr Num . 29) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . -97) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -57) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -57) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . LOAD) (Reg . 3) (Reg . 1) (Stat . OUTPUT) (Expr Num . -100))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . OUTPUT) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . LOAD) (Reg . 0) (Expr Num . -49) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . 16) (Expr Num . 16) (Stat . OUTPUT) (Expr . ADD) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Expr Num . -97))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -57) (Expr Num . 16) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 2) (Stat . OUTPUT) (Reg . 0))
((Stat . OUTPUT) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Expr Num . -100) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr . GT) (Reg . 4) (Reg . 1) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . LOAD) (Reg . 3) (Expr Num . -99) (Stat . LOAD) (Reg . 0) (Expr Num . -100) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . -99) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 29) (Expr Num . -58) (Stat . LOAD) (Reg . 0) (Expr Num . -51) (Stat . OUTPUT) (Reg . 0))
((Stat . OUTPUT) (Reg . 0) (Stat . LOAD) (Reg . 1) (Expr Num . 38) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -57) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -98) (Expr Num . 88) (Stat . OUTPUT) (Reg . 2))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 1) (Expr Num . -31) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr . ADD) (Expr Num . -17) (Expr Num . -97) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . OUTPUT) (Expr . SUB) (Expr . MUL) (Expr Num . 29) (Expr Num . -29) (Expr Num . 88) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . -100) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . SUB) (Expr . ADD) (Expr Num . -17) (Expr Num . -97) (Reg . 2) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . SUB) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Reg . 0) (Stat . OUTPUT) (Reg . 3))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -57) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . SUB) (Expr . DIV) (Reg . 0) (Reg . 0) (Reg . 2) (Stat . OUTPUT) (Expr Num . -99))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 29) (Expr Num . -29) (Stat . OUTPUT) (Expr Num . -57) (Stat . LOAD) (Reg . 0) (Reg . 3))
((Stat . LOAD) (Reg . 0) (Expr Num . -98) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -89) (Expr Num . 16) (Stat . LOAD) (Reg . 3) (Expr Num . -47) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Expr Num . -57))
((Stat . INPUT) (Reg . 2) (Stat . LOAD) (Reg . 0) (Expr Num . -31) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . LOAD) (Reg . 0) (Reg . 1) (Stat . OUTPUT) (Reg . 0))
((Stat . OUTPUT) (Expr . ADD) (Expr Num . -100) (Expr Num . -97) (Stat . OUTPUT) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr Num . -4) (Expr Num . -97) (Stat . OUTPUT) (Expr . ADD) (Expr Num . -17) (Expr . MUL) (Expr Num . 29) (Expr Num . -58) (Stat . LOAD) (Reg . 0) (Expr Num . -98) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . ADD) (Expr Num . -79) (Expr Num . -97) (Stat . OUTPUT) (Reg . 4) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 29) (Expr Num . -58) (Stat . OUTPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . -100))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . -31) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -99) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr . ADD) (Expr Num . -4) (Expr Num . -100) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . -31) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -100) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr Num . -26) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . SUB) (Expr . SUB) (Expr Num . -99) (Reg . 2) (Reg . 2) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -57) (Expr Num . 16) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -57) (Expr Num . 16))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 79) (Reg . 2) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr Num . -62) (Stat . OUTPUT) (Reg . 0))
((Stat . LOAD) (Reg . 1) (Expr Num . -45) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Expr Num . -41) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 79) (Reg . 2) (Stat . LOAD) (Reg . 0) (Expr Num . -49))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 79) (Reg . 2) (Stat . OUTPUT) (Reg . 2))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . -97) (Stat . INPUT) (Reg . 0))
((Stat . OUTPUT) (Expr . MUL) (Expr Num . -49) (Expr Num . 13) (Stat . INPUT) (Reg . 3) (Stat . OUTPUT) (Expr Num . -72) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -89) (Expr Num . 16))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -96) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -26) (Expr Num . 13) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . -49))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . -98) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . -31) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -57) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . OUTPUT) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . LOAD) (Reg . 0) (Expr Num . -98) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 2) (Stat . LOAD) (Reg . 0) (Expr Num . -98) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . -96) (Stat . LOAD) (Reg . 4) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -57) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr Num . -98) (Expr Num . 16) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -92) (Reg . 2) (Stat . OUTPUT) (Reg . 3))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . ADD) (Expr Num . -100) (Expr Num . -100) (Stat . OUTPUT) (Reg . 0) (Stat . OUTPUT) (Expr . ADD) (Expr Num . -99) (Expr Num . -93))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 2) (Reg . 2) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -26) (Expr Num . 19) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr Num . -52) (Expr Num . -99) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . LOAD) (Reg . 0) (Expr Num . -31) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 16) (Reg . 2) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -100) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . SUB) (Expr . GT) (Reg . 3) (Reg . 0) (Reg . 2) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 79) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -96) (Expr Num . 16) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 2) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . -100) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -99) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . -49))
((Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -98) (Expr Num . 13) (Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -57) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . -100) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 79) (Reg . 2) (Stat . OUTPUT) (Reg . 3))
((Stat . OUTPUT) (Expr . MUL) (Expr Num . 29) (Expr Num . -58) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 29) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -49) (Expr Num . 13) (Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 3))
((Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 79) (Reg . 2) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Reg . 0) (Stat . OUTPUT) (Expr . ADD) (Expr . MUL) (Expr Num . 29) (Expr Num . -29) (Expr Num . -100))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Expr Num . -42) (Expr Num . 59) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -57) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . LOAD) (Reg . 4) (Expr . DIV) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -26) (Expr Num . 13) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . -31) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 3) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 29) (Expr Num . -32) (Stat . OUTPUT) (Expr Num . -57) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 2) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 16) (Stat . OUTPUT) (Expr Num . 13) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr . MUL) (Expr . AND) (Expr Num . -62) (Expr Num . -49) (Expr Num . -91) (Expr Num . 88) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . -96) (Stat . LOAD) (Reg . 0) (Expr Num . -3) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . -100) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 2) (Stat . LOAD) (Reg . 0) (Expr Num . -31) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . -31) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 2))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . -100))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . -31) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -57) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 2) (Stat . LOAD) (Reg . 4) (Expr Num . -31) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 79) (Reg . 2) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -99) (Reg . 2) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . -49) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -89) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . -31) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 79) (Reg . 2) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . MUL) (Expr Num . -96) (Expr Num . 16) (Expr Num . -99))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 79) (Reg . 2) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 29) (Expr Num . -58) (Stat . LOAD) (Reg . 0) (Expr Num . -51) (Stat . OUTPUT) (Expr . OR) (Expr Num . 23) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . -31) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -99) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Reg . 0))
((Stat . OUTPUT) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . LOAD) (Reg . 3) (Expr Num . 40) (Stat . INPUT) (Reg . 3) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -98) (Expr Num . 13) (Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 79) (Reg . 2) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 79) (Reg . 2) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . -31) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . -96) (Stat . OUTPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -66) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . -31) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -57) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . -96) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -97) (Reg . 2) (Stat . OUTPUT) (Reg . 3))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . SUB) (Expr . DIV) (Reg . 2) (Reg . 0) (Reg . 2) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . 79) (Stat . LOAD) (Reg . 4) (Expr Num . 50) (Stat . OUTPUT) (Reg . 0))
((Stat . OUTPUT) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . ADD) (Expr Num . -98) (Expr Num . -97) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr Num . -17) (Expr . SUB) (Expr Num . -100) (Expr Num . 88) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -57) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -99) (Reg . 2) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -89) (Expr Num . 16) (Stat . LOAD) (Reg . 3) (Expr Num . -47) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . -57) (Stat . OUTPUT) (Reg . 4) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . LOAD) (Reg . 2) (Expr . ADD) (Expr Num . 79) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . LOAD) (Reg . 2) (Expr Num . -68) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Reg . 4) (Stat . OUTPUT) (Reg . 2) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 79) (Reg . 2) (Stat . INPUT) (Reg . 2))
((Stat . OUTPUT) (Expr . ADD) (Expr Num . -98) (Expr Num . -97) (Stat . OUTPUT) (Expr . ADD) (Expr Num . -52) (Expr Num . -99) (Stat . OUTPUT) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . -100) (Stat . OUTPUT) (Reg . 4) (Stat . LOAD) (Reg . 0) (Expr . NOT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -57) (Expr Num . 16) (Stat . OUTPUT) (Expr Num . 29) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 2) (Stat . LOAD) (Reg . 0) (Expr Num . -31) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -57) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . LOAD) (Reg . 1) (Reg . 3) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr . SUB) (Expr Num . -100) (Expr Num . 88) (Expr Num . -32) (Stat . OUTPUT) (Expr Num . -57) (Stat . LOAD) (Reg . 1) (Reg . 3))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . LOAD) (Reg . 0) (Expr Num . -31) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Expr Num . -57) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 16) (Stat . LOAD) (Reg . 3) (Reg . 1) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -64) (Expr . MUL) (Expr Num . -92) (Expr Num . 16) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . LOAD) (Reg . 0) (Expr Num . -31) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -57) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 2) (Stat . LOAD) (Reg . 3) (Expr Num . -31) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -39) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 2) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -49) (Expr Num . 13) (Stat . OUTPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . -100))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Reg . 0) (Expr Num . 7) (Stat . OUTPUT) (Expr Num . -100) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -89) (Expr Num . 16) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 4) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 2) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 79) (Reg . 2) (Stat . LOAD) (Reg . 0) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -49) (Expr Num . 13) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Reg . 0) (Expr Num . 7) (Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 79) (Reg . 2) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 29) (Expr Num . -58) (Stat . LOAD) (Reg . 0) (Expr Num . -31) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 79) (Reg . 2))
((Stat . INPUT) (Reg . 2) (Stat . LOAD) (Reg . 0) (Expr Num . -31) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0) (Stat . LOAD) (Reg . 3) (Reg . 3) (Stat . OUTPUT) (Reg . 0))
((Stat . OUTPUT) (Expr . MUL) (Expr Num . 29) (Expr Num . -64) (Stat . LOAD) (Reg . 0) (Expr Num . -36) (Stat . LOAD) (Reg . 2) (Expr Num . -28) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -97) (Expr Num . 13) (Stat . OUTPUT) (Expr . ADD) (Reg . 2) (Expr Num . -94) (Stat . OUTPUT) (Expr Num . -99))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -96) (Expr Num . 88) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Expr Num . -28) (Stat . INPUT) (Reg . 0))
((Stat . OUTPUT) (Expr . MUL) (Expr Num . 29) (Expr Num . -64) (Stat . OUTPUT) (Expr Num . -99))
((Stat . INPUT) (Reg . 2) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -83) (Expr Num . -100) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . -88) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -66) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . LT) (Expr . MUL) (Reg . 3) (Expr Num . -91) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -96) (Expr Num . 88) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr . DIV) (Reg . 0) (Reg . 0) (Reg . 2) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . -31) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -57) (Expr Num . 16) (Stat . OUTPUT) (Reg . 2))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 79) (Reg . 2) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 16) (Expr Num . -58) (Stat . LOAD) (Reg . 0) (Expr Num . -100) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . INPUT) (Reg . 4) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -84) (Expr Num . 59) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -96) (Expr Num . -3) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . -31) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -39) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . OUTPUT) (Expr . SUB) (Expr . MUL) (Expr Num . 29) (Expr Num . -29) (Expr Num . 88) (Stat . LOAD) (Reg . 0) (Expr Num . 40) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -49) (Expr Num . 13) (Stat . OUTPUT) (Expr Num . -58))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 79) (Reg . 2) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 4) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . 16) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -57) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Reg . 0) (Expr Num . 7) (Stat . OUTPUT) (Expr . OR) (Expr Num . 23) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . -88) (Stat . LOAD) (Reg . 0) (Expr Num . -49) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . -88) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -66) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . -100) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr Num . -100) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -97) (Reg . 2) (Stat . OUTPUT) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -100) (Expr Num . 16) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -57) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . ADD) (Expr Num . -98) (Expr Num . -35) (Stat . LOAD) (Reg . 3) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 2) (Expr . MUL) (Expr Num . 7) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . OUTPUT) (Reg . 2) (Stat . LOAD) (Reg . 2) (Expr . ADD) (Expr Num . 79) (Reg . 2) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -57) (Expr Num . 16))
((Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . -31) (Stat . OUTPUT) (Reg . 0))
((Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -57) (Expr Num . 16) (Stat . OUTPUT) (Expr Num . -98) (Stat . OUTPUT) (Expr Num . -31))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -57) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . LOAD) (Reg . 0) (Expr Num . 38) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -93) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . -97) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -57) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 1) (Expr Num . 38) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 79) (Reg . 2) (Stat . OUTPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . -31) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -57) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -97) (Reg . 2) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 79) (Reg . 2) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -100) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -68) (Reg . 2) (Stat . LOAD) (Reg . 0) (Reg . 3))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . -100) (Stat . LOAD) (Reg . 0) (Expr Num . -68) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Expr Num . -100))
((Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . MUL) (Expr . MUL) (Expr Num . -49) (Expr Num . 13) (Expr Num . -58) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -96) (Expr Num . -3) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . ADD) (Expr Num . -100) (Expr Num . -97) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Reg . 2))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 79) (Reg . 2) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 29) (Expr Num . -32) (Stat . OUTPUT) (Expr Num . -57) (Stat . LOAD) (Reg . 1) (Reg . 3))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . -96) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -100) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . OUTPUT) (Expr . MUL) (Expr Num . -100) (Expr Num . 16) (Stat . OUTPUT) (Expr Num . -99) (Stat . OUTPUT) (Expr Num . -4) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . -31) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -18) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 3) (Stat . OUTPUT) (Expr . SUB) (Expr . DIV) (Reg . 2) (Reg . 0) (Reg . 2) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -57) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . -31) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -57) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr Num . 16) (Stat . OUTPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . -99) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Expr Num . 88) (Stat . OUTPUT) (Expr Num . -99) (Stat . INPUT) (Reg . 0))
((Stat . LOAD) (Reg . 0) (Expr Num . -51) (Stat . OUTPUT) (Expr . ADD) (Expr Num . -4) (Expr Num . -97) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . -31) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -57) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . -31) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Expr Num . -64))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . -68) (Stat . OUTPUT) (Expr Num . -29))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 1) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . SUB) (Expr . MUL) (Expr Num . 29) (Expr Num . -64) (Reg . 2) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 79) (Reg . 2) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . 59) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 29) (Expr Num . -58))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . SUB) (Expr . EQ) (Expr Num . 29) (Expr Num . -58) (Reg . 2) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . SUB) (Expr . DIV) (Reg . 0) (Reg . 0) (Reg . 2) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . -99) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Reg . 0) (Expr Num . 7) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . ADD) (Expr Num . 7) (Expr Num . -99) (Stat . LOAD) (Reg . 4) (Expr Num . -88) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . 79) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -57) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . -31) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -57) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . -31) (Stat . LOAD) (Reg . 0) (Expr Num . -57) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -26) (Reg . 2) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -93) (Reg . 2) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 79) (Reg . 2) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 79) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -57) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . -96) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . -99) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . -51) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -49) (Expr Num . 13) (Stat . LOAD) (Reg . 0) (Expr Num . -68) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -57) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -31) (Reg . 2) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . -100) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -57) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -57) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -57) (Expr Num . -68) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -42) (Reg . 2) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . -32) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -39) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . OUTPUT) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . INPUT) (Reg . 2) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -89) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . -31) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . OUTPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -68) (Expr . SUB) (Expr Num . -100) (Reg . 2) (Stat . OUTPUT) (Expr Num . -80) (Stat . OUTPUT) (Reg . 0))
((Stat . OUTPUT) (Expr . ADD) (Expr Num . -100) (Expr Num . -97) (Stat . OUTPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -26) (Expr Num . 13) (Stat . OUTPUT) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -99) (Expr Num . 16) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -57) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -98) (Expr Num . 13) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 3) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 79) (Reg . 2) (Stat . OUTPUT) (Expr Num . -100))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -84) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 79) (Reg . 2) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . -49) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Expr Num . -100) (Expr . NOT) (Reg . 4) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr Num . -17) (Stat . LOAD) (Reg . 2) (Reg . 2) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 2) (Stat . LOAD) (Reg . 0) (Expr Num . -31) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -98) (Reg . 2) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . -96) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr . MUL) (Expr Num . -100) (Expr Num . 13) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -96) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 2) (Expr . MUL) (Expr Num . -100) (Expr Num . 13) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -68) (Expr Num . -68) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 29) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . LOAD) (Reg . 0) (Expr Num . -68) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 29) (Expr . DIV) (Reg . 0) (Expr Num . 7) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -96) (Expr Num . 88))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Reg . 0) (Expr Num . 7) (Stat . OUTPUT) (Expr . OR) (Expr Num . 23) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . -100))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 1) (Expr Num . -49) (Stat . LOAD) (Reg . 0) (Expr Num . -100) (Stat . OUTPUT) (Reg . 0))
((Stat . OUTPUT) (Expr . MUL) (Expr Num . -49) (Expr Num . 13) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -42) (Expr Num . 59) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr Num . -98) (Expr Num . -41) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 79) (Reg . 2) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 29) (Expr Num . -58) (Stat . OUTPUT) (Expr Num . -100) (Stat . OUTPUT) (Expr Num . 66))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr . MUL) (Expr . AND) (Expr Num . -62) (Expr Num . -49) (Expr Num . -91) (Expr Num . -57) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -42) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 2) (Stat . LOAD) (Reg . 0) (Expr Num . -49) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -89) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -57) (Expr Num . 16) (Stat . LOAD) (Reg . 0) (Expr Num . -21) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 79) (Reg . 2) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . -96) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -57) (Expr Num . 16) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 79) (Reg . 2) (Stat . OUTPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . -31) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 2) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr Num . 88) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . -96) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -57) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -57) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . LOAD) (Reg . 4) (Expr Num . -100) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . LOAD) (Reg . 0) (Expr Num . -96))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -100) (Expr Num . 13) (Stat . OUTPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . OUTPUT) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Expr Num . -61))
((Stat . OUTPUT) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . LOAD) (Reg . 0) (Expr Num . 39) (Stat . LOAD) (Reg . 0) (Expr Num . -68) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 79) (Reg . 2) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 79) (Reg . 2) (Stat . INPUT) (Reg . 2))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0) (Stat . LOAD) (Reg . 4) (Expr Num . 50) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 29) (Stat . OUTPUT) (Reg . 2) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 16) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Expr Num . -57) (Stat . LOAD) (Reg . 0) (Reg . 3))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . -31) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . -68) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -57) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . -49) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 2) (Expr Num . -31) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -57) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -99) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr . ADD) (Expr Num . -17) (Expr Num . -97) (Reg . 2))
((Stat . OUTPUT) (Expr . ADD) (Expr Num . -17) (Expr Num . -100) (Stat . OUTPUT) (Reg . 2) (Stat . OUTPUT) (Reg . 0))
((Stat . OUTPUT) (Reg . 1) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 79) (Reg . 2) (Stat . INPUT) (Reg . 0))
((Stat . OUTPUT) (Expr . SUB) (Expr Num . -97) (Reg . 2) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -57) (Expr Num . 16) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . 46) (Expr Num . -29) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 4) (Expr Num . -31) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 79) (Reg . 2))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . -31) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -100) (Expr Num . 16) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -63) (Expr Num . 16))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr Num . -29) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -49) (Expr Num . 13) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 7) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 79) (Reg . 2) (Stat . OUTPUT) (Expr Num . -61))
((Stat . INPUT) (Reg . 2) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr Num . -79) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . LOAD) (Reg . 0) (Expr . SUB) (Expr . DIV) (Reg . 2) (Reg . 0) (Reg . 2) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Expr Num . -28) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 29) (Expr Num . -58) (Stat . LOAD) (Reg . 0) (Expr Num . 59) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 2) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Reg . 1) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 79) (Reg . 2) (Stat . INPUT) (Reg . 2))
((Stat . INPUT) (Reg . 4) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 3) (Expr . MUL) (Expr Num . -57) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . -31) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -42) (Expr Num . 59) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 29) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -57) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . -98) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 79) (Reg . 2) (Stat . INPUT) (Reg . 0))
((Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -99) (Expr Num . 16) (Stat . LOAD) (Reg . 0) (Expr Num . -68) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -99) (Expr Num . 16))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . -100) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -100) (Expr Num . 13) (Stat . INPUT) (Reg . 4) (Stat . INPUT) (Reg . 2))
((Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . DIV) (Reg . 0) (Expr Num . 7) (Stat . OUTPUT) (Expr . OR) (Expr Num . 23) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . -100) (Stat . LOAD) (Reg . 0) (Expr Num . -72) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . LOAD) (Reg . 0) (Expr Num . -45) (Stat . LOAD) (Reg . 3) (Expr . MUL) (Expr Num . -40) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -72) (Expr Num . 13) (Stat . OUTPUT) (Expr . ADD) (Reg . 2) (Expr Num . -94) (Stat . OUTPUT) (Expr Num . 38))
((Stat . INPUT) (Reg . 2) (Stat . LOAD) (Reg . 0) (Expr Num . -31) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . -96) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -57) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . -68) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -57) (Expr Num . 16))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -100) (Expr Num . 13) (Stat . OUTPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -100) (Expr Num . 13) (Stat . INPUT) (Reg . 4) (Stat . INPUT) (Reg . 2))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 2) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . 16) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 79) (Reg . 2) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 79) (Reg . 2))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 2) (Expr . MUL) (Expr Num . -100) (Expr Num . 13) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -84) (Expr Num . 59) (Stat . LOAD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0) (Stat . INPUT) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -26) (Expr Num . 13) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Expr Num . 13))
((Stat . INPUT) (Reg . 1) (Stat . LOAD) (Reg . 0) (Expr Num . -31) (Stat . OUTPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -96) (Expr Num . 16) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 2) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . ADD) (Expr Num . -99) (Expr Num . -97) (Stat . OUTPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . OUTPUT) (Expr . MUL) (Expr Num . -49) (Expr Num . 13) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -49) (Expr Num . 13) (Stat . OUTPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . -100))
((Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 79) (Reg . 2) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -100) (Expr Num . 13) (Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Reg . 0))
((Stat . OUTPUT) (Expr . SUB) (Expr Num . -43) (Expr Num . -97) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 64) (Reg . 2) (Stat . LOAD) (Reg . 2) (Expr Num . -92))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 4) (Expr Num . 19) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr . DIV) (Reg . 2) (Reg . 4) (Reg . 2) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -49) (Expr Num . 13) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . LOAD) (Reg . 1) (Expr Num . -58) (Stat . OUTPUT) (Expr . ADD) (Expr Num . -98) (Expr Num . -97) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . DIV) (Reg . 0) (Expr Num . 7) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 29) (Expr Num . -58) (Stat . LOAD) (Reg . 0) (Expr Num . -100) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Reg . 0) (Expr Num . 7) (Stat . OUTPUT) (Expr Num . 29) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . ADD) (Expr Num . -17) (Expr Num . -97) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -57) (Expr Num . 16) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr . ADD) (Expr Num . -4) (Expr Num . -97) (Expr Num . 16))
((Stat . OUTPUT) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . INPUT) (Reg . 4) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . -99) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 2) (Stat . OUTPUT) (Expr . ADD) (Expr Num . -17) (Expr Num . -97))
((Stat . OUTPUT) (Expr . MUL) (Expr Num . -26) (Expr Num . 13) (Stat . LOAD) (Reg . 0) (Expr Num . -57) (Stat . OUTPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 79) (Reg . 2) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr . GT) (Reg . 2) (Reg . 2) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . OUTPUT) (Reg . 4) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr Num . -79) (Expr Num . -41) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . INPUT) (Reg . 2))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . 40) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -49) (Expr Num . 13) (Stat . OUTPUT) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . -31) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -62) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -57) (Expr Num . 16) (Stat . OUTPUT) (Expr Num . -61))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 1) (Expr Num . 38) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -57) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . LOAD) (Reg . 4) (Expr . DIV) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -26) (Expr Num . 13) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . LOAD) (Reg . 0) (Expr Num . -31) (Stat . LOAD) (Reg . 0) (Expr Num . -68) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -68) (Expr Num . 16))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -26) (Expr Num . 13) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . 46) (Expr . MUL) (Reg . 2) (Expr Num . -100))
((Stat . LOAD) (Reg . 0) (Expr Num . -31) (Stat . LOAD) (Reg . 0) (Expr Num . -31) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -58) (Expr Num . 16))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -99) (Reg . 2) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . LOAD) (Reg . 2) (Expr . MUL) (Expr . SUB) (Expr Num . 79) (Reg . 2) (Expr Num . 13) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . -72) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -77) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -89) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Reg . 0) (Expr Num . 7) (Stat . OUTPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . -100))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 79) (Reg . 2) (Stat . OUTPUT) (Expr Num . -57))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Reg . 0) (Expr Num . 7) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . -100) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -77) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . 68) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -79) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 29) (Expr Num . -54) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -99) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 29) (Expr Num . -58) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -100) (Expr . MUL) (Expr Num . -98) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Reg . 0) (Expr Num . 7) (Stat . OUTPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -61) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . -31) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr Num . -100) (Expr Num . -99) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -26) (Expr Num . 13))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . -25) (Stat . LOAD) (Reg . 1) (Expr . MUL) (Expr Num . -57) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . DIV) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . -31) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -57) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . SUB) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Reg . 2) (Stat . OUTPUT) (Expr Num . -61))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . ADD) (Expr Num . -100) (Expr Num . -99) (Stat . LOAD) (Reg . 0) (Reg . 3) (Stat . OUTPUT) (Reg . 0))
((Stat . LOAD) (Reg . 0) (Expr Num . -49) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 79) (Reg . 2) (Stat . INPUT) (Reg . 2))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr . SUB) (Expr Num . 79) (Reg . 2) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Reg . 0))
((Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -61) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . SUB) (Expr . DIV) (Reg . 2) (Reg . 0) (Reg . 2) (Stat . OUTPUT) (Reg . 4))
((Stat . INPUT) (Reg . 1) (Stat . LOAD) (Reg . 0) (Expr Num . -31) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -100) (Expr Num . 16) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . -100) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -57) (Expr Num . 16))
((Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -96) (Expr Num . 88) (Stat . OUTPUT) (Reg . 2) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . 46) (Expr Num . -3) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . LOAD) (Reg . 0) (Expr Num . -31) (Stat . LOAD) (Reg . 0) (Expr Num . -31) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -57) (Expr Num . 16))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . ADD) (Expr Num . -25) (Expr Num . -97) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 2) (Expr Num . -92))
((Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 79) (Reg . 2) (Stat . LOAD) (Reg . 0) (Expr Num . 50))
((Stat . OUTPUT) (Expr . MUL) (Expr Num . 29) (Expr Num . -58) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -42) (Expr Num . 59) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 79) (Reg . 2))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . -72) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . -100) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . -31) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -57) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . SUB) (Expr . DIV) (Reg . 2) (Reg . 0) (Reg . 2) (Stat . OUTPUT) (Reg . 0))
((Stat . OUTPUT) (Expr . MUL) (Expr Num . 29) (Expr Num . -64) (Stat . LOAD) (Reg . 0) (Expr Num . -100) (Stat . OUTPUT) (Expr Num . -100) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -100) (Expr Num . 13) (Stat . OUTPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . -100))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . MUL) (Expr . ADD) (Expr Num . -17) (Expr Num . -96) (Expr Num . -58) (Stat . LOAD) (Reg . 0) (Expr Num . -51) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr Num . -68) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . -31) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr Num . -100) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 4) (Expr Num . -31) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 79) (Reg . 2) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 79) (Reg . 2) (Stat . OUTPUT) (Reg . 0))
((Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -57) (Expr Num . 16) (Stat . LOAD) (Reg . 0) (Expr Num . -10) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -98) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Expr Num . -100) (Expr . NOT) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . -31) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -89) (Expr Num . 16) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr . ADD) (Expr Num . -100) (Expr Num . -35) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -89) (Expr Num . 16) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 79) (Reg . 2) (Stat . INPUT) (Reg . 0))
((Stat . OUTPUT) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Expr Num . -35) (Stat . OUTPUT) (Expr Num . -10))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -100) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . SUB) (Expr . MUL) (Expr Num . -100) (Expr Num . 16) (Expr Num . 40) (Stat . OUTPUT) (Reg . 4) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -57) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . LOAD) (Reg . 4) (Expr . ADD) (Expr Num . -17) (Expr Num . -100) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . 88) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -89) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 79) (Reg . 2) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -89) (Expr Num . 88) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 29) (Expr Num . -58) (Stat . OUTPUT) (Expr Num . -100) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . -31) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -57) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 29) (Reg . 2) (Stat . INPUT) (Reg . 0))
((Stat . OUTPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr Num . -96) (Expr Num . -99) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 29) (Expr Num . -58) (Stat . LOAD) (Reg . 0) (Expr Num . -51) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -68) (Expr Num . 16))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . ADD) (Expr Num . -100) (Expr Num . -100) (Stat . OUTPUT) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -100) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . OUTPUT) (Expr . MUL) (Expr Num . -49) (Expr Num . 13) (Stat . OUTPUT) (Expr Num . -100) (Stat . OUTPUT) (Expr Num . -72) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -89) (Expr Num . 16))
((Stat . LOAD) (Reg . 0) (Expr . LT) (Expr . MUL) (Reg . 0) (Expr Num . -91) (Reg . 3) (Stat . OUTPUT) (Expr . ADD) (Expr . ADD) (Expr Num . -98) (Expr Num . -35) (Expr Num . -97) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 79) (Reg . 0) (Stat . OUTPUT) (Expr Num . -61))
((Stat . INPUT) (Reg . 1) (Stat . LOAD) (Reg . 1) (Expr Num . -58) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . OUTPUT) (Expr . MUL) (Expr Num . 29) (Expr Num . -58) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -42) (Expr Num . 59) (Stat . INPUT) (Reg . 0))
((Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr Num . -91) (Expr Num . -99) (Stat . LOAD) (Reg . 0) (Expr Num . -31) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . LOAD) (Reg . 0) (Expr Num . -100))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 2) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . -98) (Stat . LOAD) (Reg . 0) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . -96) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -96) (Reg . 2) (Stat . OUTPUT) (Expr Num . -100))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -99) (Reg . 2) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 29) (Reg . 2) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . SUB) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Reg . 2) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . AND) (Expr Num . -68) (Expr Num . 16) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 29) (Expr Num . -58) (Stat . LOAD) (Reg . 0) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Reg . 0) (Expr Num . 7) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -99) (Reg . 2) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . -61))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . ADD) (Expr Num . -25) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -100) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -57) (Expr Num . 16) (Stat . OUTPUT) (Reg . 2))
((Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . MUL) (Expr Num . -57) (Expr Num . 16) (Expr Num . -99) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 29) (Expr Num . -56) (Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 3) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . -31) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -84) (Expr Num . 59))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . -99) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . SUB) (Expr . DIV) (Reg . 0) (Reg . 0) (Reg . 2) (Stat . OUTPUT) (Reg . 0))
((Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . LOAD) (Reg . 2) (Expr Num . -95) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -57) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -92) (Reg . 2) (Stat . OUTPUT) (Reg . 3))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . 46) (Expr Num . -29) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 29) (Expr Num . -25) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . -98))
((Stat . INPUT) (Reg . 3) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr Num . -79) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . OUTPUT) (Expr . MUL) (Expr Num . 29) (Expr Num . -58) (Stat . OUTPUT) (Expr Num . -100) (Stat . OUTPUT) (Reg . 4) (Stat . OUTPUT) (Reg . 0))
((Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -57) (Expr Num . 16) (Stat . LOAD) (Reg . 0) (Expr Num . -96) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 79) (Reg . 2) (Stat . OUTPUT) (Expr Num . -40))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . LOAD) (Reg . 0) (Expr Num . -99) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . SUB) (Expr . GT) (Reg . 4) (Reg . 3) (Reg . 2) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . -49) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . INPUT) (Reg . 2))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -99) (Reg . 2) (Stat . OUTPUT) (Reg . 0))
((Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 29) (Expr Num . -58) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -57) (Expr Num . 16) (Stat . INPUT) (Reg . 0))
((Stat . OUTPUT) (Reg . 0) (Stat . LOAD) (Reg . 4) (Expr Num . -31) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . OUTPUT) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . LOAD) (Reg . 0) (Expr Num . -71) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . LOAD) (Reg . 0) (Expr . SUB) (Expr Num . -100) (Expr Num . 16) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr Num . -79) (Expr Num . -41) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -57) (Expr Num . -26))
((Stat . LOAD) (Reg . 0) (Expr Num . -100) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . SUB) (Expr . GT) (Reg . 4) (Reg . 0) (Reg . 2) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 29) (Expr Num . -64) (Stat . OUTPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . -60))
((Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr Num . -41) (Expr Num . -100) (Stat . INPUT) (Reg . 3) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . -88) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -66) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Expr Num . -100) (Expr . NOT) (Reg . 4) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . 16) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -98) (Reg . 2) (Stat . OUTPUT) (Expr Num . -68))
((Stat . INPUT) (Reg . 4) (Stat . LOAD) (Reg . 0) (Expr Num . -96) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 69) (Reg . 2) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 3) (Expr . SUB) (Expr Num . -20) (Expr Num . 88) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -77) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . OUTPUT) (Expr . MUL) (Expr Num . 29) (Expr Num . 79) (Stat . OUTPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -68) (Expr Num . 59) (Stat . INPUT) (Reg . 0))
((Stat . OUTPUT) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 79) (Reg . 2) (Stat . OUTPUT) (Expr . ADD) (Expr Num . -68) (Expr Num . -93))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 4) (Expr Num . 19) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -100) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . LOAD) (Reg . 4) (Expr Num . 13) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 3) (Expr Num . -100) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 1) (Expr Num . -72) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 13) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 2) (Stat . LOAD) (Reg . 0) (Expr Num . -96) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -57) (Expr Num . 88) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . -53) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 2) (Stat . LOAD) (Reg . 0) (Expr Num . 39) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . LOAD) (Reg . 0) (Expr Num . -96) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -57) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . ADD) (Expr Num . -17) (Expr Num . -97) (Stat . OUTPUT) (Expr Num . -84) (Stat . LOAD) (Reg . 4) (Expr Num . 19))
((Stat . LOAD) (Reg . 0) (Expr Num . -99) (Stat . OUTPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . 38) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . -31) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 2) (Stat . LOAD) (Reg . 0) (Expr Num . -100) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . -31) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 16) (Expr Num . 16))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . LOAD) (Reg . 4) (Expr . MUL) (Reg . 0) (Expr Num . -29) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . ADD) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Expr Num . -93) (Stat . OUTPUT) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 1) (Expr Num . 38) (Stat . LOAD) (Reg . 0) (Expr Num . -100) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -57) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . LOAD) (Reg . 0) (Reg . 1) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 2))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . -49) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 79) (Reg . 2) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 29) (Expr Num . -54) (Stat . OUTPUT) (Expr Num . 96) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -98) (Expr Num . 13))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 79) (Reg . 2) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16))
((Stat . LOAD) (Reg . 0) (Expr Num . -72) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 79) (Reg . 2) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . 40) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -99) (Expr Num . 59) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -97) (Reg . 2) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 79) (Reg . 0) (Stat . OUTPUT) (Expr Num . -61))
((Stat . OUTPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . GT) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . -31) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Reg . 2) (Stat . OUTPUT) (Reg . 0))
((Stat . OUTPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . -98) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -57) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -90) (Expr Num . 91) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . -98))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . -96) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . -96) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -57) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . SUB) (Expr . DIV) (Reg . 2) (Reg . 0) (Reg . 2) (Stat . OUTPUT) (Reg . 0))
((Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . -88) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . -100) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 29) (Expr Num . -32) (Stat . OUTPUT) (Expr Num . -57) (Stat . INPUT) (Reg . 0))
((Stat . LOAD) (Reg . 2) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -96) (Expr Num . 88) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . -99) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . -68) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . ADD) (Expr Num . -100) (Expr Num . -97) (Stat . LOAD) (Reg . 0) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 79) (Reg . 2) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 3) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -26) (Expr Num . 13) (Stat . OUTPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . -68))
((Stat . INPUT) (Reg . 1) (Stat . LOAD) (Reg . 4) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . -31) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 79) (Reg . 2) (Stat . INPUT) (Reg . 0))
((Stat . OUTPUT) (Expr . SUB) (Expr Num . -96) (Expr Num . 88) (Stat . OUTPUT) (Expr Num . -100) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . SUB) (Expr . DIV) (Reg . 2) (Reg . 0) (Reg . 2) (Stat . OUTPUT) (Reg . 3))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -83) (Expr Num . -100) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -99) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 16) (Expr Num . -58) (Stat . LOAD) (Reg . 0) (Expr Num . -100) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . -68) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -57) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . OUTPUT) (Expr . ADD) (Expr Num . -17) (Expr Num . -97) (Stat . OUTPUT) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Reg . 0) (Expr Num . 7) (Stat . OUTPUT) (Expr Num . -68) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr . SUB) (Expr Num . 59) (Reg . 2) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -98) (Expr Num . 13) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . -96) (Stat . LOAD) (Reg . 0) (Expr Num . -99) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . -57) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -77) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . LOAD) (Reg . 0) (Expr Num . 67) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -26) (Expr Num . 13) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 79) (Reg . 2) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . SUB) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Reg . 2) (Stat . OUTPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . -31) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -100) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 3) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . -100) (Stat . OUTPUT) (Reg . 0))
((Stat . OUTPUT) (Expr . ADD) (Expr Num . -98) (Expr Num . -97) (Stat . OUTPUT) (Expr Num . -99) (Stat . OUTPUT) (Expr Num . -17) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 2) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 29) (Expr Num . -29) (Stat . OUTPUT) (Expr Num . -57) (Stat . LOAD) (Reg . 0) (Reg . 3))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . SUB) (Expr . GT) (Reg . 0) (Reg . 0) (Reg . 2) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 79) (Reg . 2) (Stat . OUTPUT) (Expr Num . -61))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -98) (Reg . 2) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . -31) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -99) (Reg . 2) (Stat . OUTPUT) (Expr . SUB) (Expr . ADD) (Expr Num . -17) (Expr Num . -97) (Reg . 2))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 38) (Reg . 2) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 3) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . -98) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr . SUB) (Expr Num . -100) (Expr . NOT) (Reg . 0) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . SUB) (Expr . DIV) (Reg . 2) (Reg . 0) (Reg . 2) (Stat . OUTPUT) (Expr Num . -98))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 16) (Expr Num . -64) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -68) (Expr Num . 16))
((Stat . INPUT) (Reg . 1) (Stat . LOAD) (Reg . 0) (Expr Num . -88) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -66) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . -31) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -57) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . -97) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 79) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . -99) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . ADD) (Expr Num . -25) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -100) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Reg . 3) (Expr Num . 7) (Stat . OUTPUT) (Expr . OR) (Expr Num . 23) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -57) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . -31) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Reg . 3) (Expr Num . 13) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 1) (Expr Num . -63) (Stat . OUTPUT) (Expr Num . -100) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 79) (Reg . 2) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -63) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . -100) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . OUTPUT) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . LOAD) (Reg . 0) (Expr Num . 39) (Stat . LOAD) (Reg . 0) (Expr Num . -68) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 79) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . -96) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . -31) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 2) (Expr Num . 16) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -57) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr Num . -98) (Expr Num . -35) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . -31) (Stat . OUTPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 2) (Expr Num . -31) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . LOAD) (Reg . 0) (Expr Num . 79) (Stat . OUTPUT) (Expr . ADD) (Expr . MUL) (Expr Num . -82) (Expr Num . 16) (Expr . SUB) (Expr Num . 79) (Reg . 2) (Stat . LOAD) (Reg . 2) (Reg . 0) (Stat . OUTPUT) (Expr Num . -100))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 79) (Reg . 2) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Reg . 0) (Expr Num . 7) (Stat . OUTPUT) (Expr . OR) (Expr Num . 23) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 2) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . SUB) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Reg . 2) (Stat . LOAD) (Reg . 3) (Expr Num . 40))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Reg . 3) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -57) (Expr Num . 16))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 1) (Expr Num . -31) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -26) (Expr Num . 13) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . 16) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -97) (Reg . 2) (Stat . OUTPUT) (Reg . 3))
((Stat . INPUT) (Reg . 4) (Stat . LOAD) (Reg . 0) (Expr Num . -17) (Stat . LOAD) (Reg . 2) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 16) (Expr Num . -58) (Stat . LOAD) (Reg . 0) (Expr Num . -100) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 29) (Expr Num . -10) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 29) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Reg . 0) (Expr Num . 7) (Stat . OUTPUT) (Expr Num . -100) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . -66) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 29) (Expr Num . -64) (Stat . OUTPUT) (Expr Num . -57) (Stat . LOAD) (Reg . 2) (Reg . 2))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -26) (Expr Num . 13) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 79) (Reg . 2) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr Num . -98) (Expr Num . -35) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -99) (Reg . 2) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 29) (Expr Num . -58))
((Stat . LOAD) (Reg . 0) (Expr . SUB) (Expr Num . -100) (Expr . NOT) (Reg . 2) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -92) (Reg . 2) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -57) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 2) (Stat . LOAD) (Reg . 0) (Expr Num . -100) (Stat . LOAD) (Reg . 0) (Reg . 1) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Expr Num . -100) (Expr . NOT) (Reg . 4))
((Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -57) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 16) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 29) (Expr Num . -58) (Stat . LOAD) (Reg . 2) (Expr Num . -51) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . -68) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -57) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 29) (Expr Num . -32) (Stat . OUTPUT) (Expr Num . -57) (Stat . LOAD) (Reg . 0) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -26) (Expr Num . 13) (Stat . OUTPUT) (Expr Num . 59) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . MUL) (Expr Num . -57) (Expr Num . 16) (Expr Num . -99) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 3))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -26) (Expr Num . 13) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 7) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . OUTPUT) (Expr . SUB) (Expr Num . -98) (Reg . 2) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -26) (Expr Num . 13) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . ADD) (Expr Num . -17) (Expr Num . -97) (Stat . OUTPUT) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -42) (Reg . 2) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -57) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Reg . 0))
((Stat . OUTPUT) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . LOAD) (Reg . 4) (Expr Num . -71) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 79) (Reg . 2) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . 19) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . -98) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 2) (Stat . OUTPUT) (Expr . ADD) (Expr Num . -17) (Expr Num . -97))
((Stat . INPUT) (Reg . 4) (Stat . LOAD) (Reg . 0) (Expr Num . -96) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -77) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Expr Num . -100) (Expr . NOT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -49) (Expr Num . 13))
((Stat . INPUT) (Reg . 1) (Stat . LOAD) (Reg . 4) (Expr . MUL) (Expr Num . 29) (Expr Num . -29) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr Num . -41) (Expr Num . -99) (Stat . LOAD) (Reg . 0) (Expr Num . -96) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Reg . 0) (Expr Num . 7) (Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . OUTPUT) (Expr . ADD) (Expr Num . -17) (Expr Num . -100) (Stat . OUTPUT) (Reg . 2) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . -31) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 2) (Stat . OUTPUT) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . SUB) (Expr . DIV) (Reg . 0) (Reg . 0) (Reg . 2) (Stat . OUTPUT) (Expr Num . -99))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 4) (Expr Num . 19) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 4) (Expr Num . -31) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . 46) (Expr Num . -3) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . -96) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . 16) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -57) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -57) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 29) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . -99) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 2) (Stat . LOAD) (Reg . 4) (Expr Num . -96) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 2) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 4) (Expr Num . -96) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -57) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . OUTPUT) (Expr . MUL) (Expr Num . 29) (Expr Num . -58) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 2) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . -31) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 16) (Expr Num . -32) (Stat . OUTPUT) (Expr Num . -57) (Stat . LOAD) (Reg . 1) (Reg . 3))
((Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Expr . ADD) (Expr Num . -57) (Expr Num . -100) (Stat . OUTPUT) (Reg . 0) (Stat . INPUT) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 4))
((Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -61) (Expr Num . 16) (Stat . INPUT) (Reg . 2))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . -31) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -57) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . LOAD) (Reg . 4) (Expr Num . 19) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . -100) (Stat . OUTPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 29) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Expr Num . -96) (Expr Num . 88) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -77) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . -96) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr . ADD) (Expr Num . -4) (Expr Num . -100) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . -31) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -26) (Expr Num . 13) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . 38) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 7) (Reg . 2) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 79) (Reg . 2) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . -49) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . -96) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . 16) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . -68) (Stat . OUTPUT) (Expr Num . -99))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -89) (Expr Num . 16) (Stat . LOAD) (Reg . 4) (Expr . DIV) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 79) (Reg . 2) (Stat . INPUT) (Reg . 2))
((Stat . INPUT) (Reg . 4) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 79) (Reg . 2) (Stat . OUTPUT) (Expr . ADD) (Expr Num . 13) (Expr Num . -100))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . -100) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . SUB) (Expr . MUL) (Expr Num . -100) (Expr Num . 16) (Reg . 2) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . -25) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 79) (Reg . 2) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -100) (Expr Num . 16) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -68) (Expr Num . 16))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -96) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . -31) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . -99))
((Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . 38) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 69) (Reg . 2) (Stat . LOAD) (Reg . 2) (Expr Num . 7))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . SUB) (Expr . ADD) (Expr Num . 79) (Expr Num . -99) (Reg . 2) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Expr Num . -100) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 79) (Reg . 3) (Stat . OUTPUT) (Expr Num . -61))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -49) (Expr Num . 13) (Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Reg . 0))
((Stat . OUTPUT) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . LOAD) (Reg . 0) (Expr Num . -49) (Stat . OUTPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . -31) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -99) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . SUB) (Expr . DIV) (Reg . 2) (Reg . 0) (Reg . 2) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr Num . -79) (Expr Num . -41) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 79) (Reg . 2) (Stat . OUTPUT) (Reg . 0))
((Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Expr Num . -100) (Expr . NOT) (Reg . 4) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . -100) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -66) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . LOAD) (Reg . 0) (Expr Num . -31) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . OUTPUT) (Expr . MUL) (Expr Num . -57) (Expr Num . 16) (Stat . OUTPUT) (Expr . ADD) (Expr Num . -17) (Expr Num . -98) (Stat . OUTPUT) (Reg . 4) (Stat . OUTPUT) (Reg . 2))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . -100) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . 16) (Stat . LOAD) (Reg . 0) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 4) (Expr Num . 19) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . 16) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . -31) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . OUTPUT) (Expr . MUL) (Expr Num . 29) (Expr Num . -29) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -26) (Expr Num . 13) (Stat . OUTPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Reg . 0) (Expr Num . 7) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -26) (Expr Num . 13) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . OR) (Expr Num . -100) (Reg . 2) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 29) (Expr Num . -58) (Stat . LOAD) (Reg . 0) (Expr Num . -51) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 1) (Expr Num . -68) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . LOAD) (Reg . 0) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . SUB) (Expr . MUL) (Expr Num . -31) (Expr Num . 16) (Expr Num . -49) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . 16) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . -97) (Stat . OUTPUT) (Expr . SUB) (Expr . DIV) (Reg . 2) (Reg . 0) (Reg . 2) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . -31) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . -31) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr . MUL) (Expr Num . -49) (Expr Num . 13) (Expr Num . 16) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -100) (Expr Num . 13))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -49) (Expr Num . 13) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr Num . -98) (Expr Num . -41) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -57) (Expr Num . 16))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 4) (Expr Num . -96) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -100) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -57) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . OUTPUT) (Expr . MUL) (Expr Num . -35) (Expr Num . 13) (Stat . OUTPUT) (Expr Num . -99) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Reg . 0) (Expr Num . 7) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 79) (Reg . 2) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -26) (Expr Num . 13) (Stat . OUTPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 3) (Expr Num . -10) (Stat . OUTPUT) (Expr . DIV) (Reg . 0) (Expr Num . 7) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . 88) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -89) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . LOAD) (Reg . 1) (Expr Num . -58) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 2) (Stat . LOAD) (Reg . 0) (Expr Num . -96) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -98) (Expr Num . 13) (Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Reg . 3) (Expr Num . -3) (Stat . OUTPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -88) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . LOAD) (Reg . 0) (Expr Num . -64) (Stat . LOAD) (Reg . 0) (Expr Num . -31) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . -57) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . -96) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -49) (Expr Num . 13) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . -49) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -61) (Reg . 2) (Stat . OUTPUT) (Reg . 0))
((Stat . LOAD) (Reg . 0) (Expr Num . -31) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -26) (Expr Num . 13) (Stat . OUTPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . OUTPUT) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . LOAD) (Reg . 0) (Expr Num . -98) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . -100) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Expr Num . -45) (Stat . OUTPUT) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . ADD) (Expr Num . -100) (Expr Num . -100) (Stat . OUTPUT) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -57) (Expr Num . 16) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . 46) (Expr Num . -29) (Stat . OUTPUT) (Reg . 2))
((Stat . INPUT) (Reg . 3) (Stat . OUTPUT) (Expr Num . 29) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -61) (Expr Num . 29) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . -49) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 4) (Expr Num . 19) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . 38) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . -100) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . -31) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -57) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 3) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 29) (Expr Num . -64) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 16) (Expr Num . -58) (Stat . LOAD) (Reg . 0) (Expr Num . -100) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 29) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Expr Num . -57) (Stat . LOAD) (Reg . 1) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Expr Num . -100) (Expr . NOT) (Reg . 4) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Reg . 0) (Expr Num . 7) (Stat . OUTPUT) (Expr Num . 69) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 2) (Stat . LOAD) (Reg . 0) (Expr Num . -99) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . 38) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . SUB) (Expr . DIV) (Reg . 0) (Reg . 0) (Reg . 2) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . -96) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -57) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -63) (Reg . 2) (Stat . LOAD) (Reg . 3) (Expr Num . 40))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . SUB) (Expr . DIV) (Reg . 2) (Reg . 0) (Reg . 2) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 69) (Reg . 2) (Stat . INPUT) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -26) (Expr Num . 29) (Stat . LOAD) (Reg . 4) (Expr . MUL) (Expr Num . -26) (Expr Num . 13) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 3) (Stat . LOAD) (Reg . 0) (Expr Num . -45) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -40) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -57) (Expr Num . 16) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . 46) (Expr Num . -72) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 2) (Stat . LOAD) (Reg . 2) (Expr Num . -31))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr . DIV) (Reg . 0) (Reg . 0) (Reg . 2) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Reg . 0) (Expr Num . 7) (Stat . OUTPUT) (Expr . OR) (Expr Num . 23) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 2) (Expr Num . -96) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr . SUB) (Expr Num . 79) (Reg . 2) (Expr Num . 13) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 2) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . -31) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 59) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 29) (Expr Num . -58))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . LOAD) (Reg . 0) (Reg . 1) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr . GT) (Reg . 4) (Reg . 1) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Reg . 0) (Expr Num . 7) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 79) (Reg . 2) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . -68) (Stat . OUTPUT) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 3) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . LOAD) (Reg . 0) (Expr Num . -31) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . OUTPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . 19) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -89) (Expr Num . 16) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -100) (Expr Num . 13) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -57) (Expr Num . 16))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr Num . 29) (Expr Num . -97) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -26) (Expr Num . 13) (Stat . OUTPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -26) (Expr Num . 13) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 79) (Reg . 0) (Stat . OUTPUT) (Reg . 3))
((Stat . INPUT) (Reg . 1) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr Num . -100) (Expr . MUL) (Expr Num . -89) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . SUB) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Reg . 2) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . -31) (Stat . OUTPUT) (Expr Num . -100) (Stat . OUTPUT) (Expr Num . -40))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . -80) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . -31) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . -21) (Stat . OUTPUT) (Expr . GT) (Reg . 4) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . -31))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 2) (Stat . OUTPUT) (Reg . 2))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 79) (Reg . 0) (Stat . OUTPUT) (Reg . 3))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . LOAD) (Reg . 0) (Expr Num . -57) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . -64) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 29) (Expr Num . -58) (Stat . OUTPUT) (Expr . ADD) (Expr Num . -25) (Expr Num . -93) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . 19) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 13))
((Stat . OUTPUT) (Expr . MUL) (Expr Num . 29) (Expr Num . -58) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 29) (Expr Num . -64) (Stat . OUTPUT) (Expr Num . -82))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -100) (Expr Num . 13) (Stat . OUTPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . -57))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . -31) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -100) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 2) (Stat . LOAD) (Reg . 3) (Expr Num . -31) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -39) (Expr Num . 16) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . -100) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Reg . 0) (Expr Num . 7) (Stat . OUTPUT) (Expr . OR) (Expr Num . 23) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . -100) (Stat . OUTPUT) (Expr . MUL) (Expr . SUB) (Expr Num . 79) (Reg . 2) (Expr Num . 16))
((Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -57) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -92) (Reg . 2) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr . MUL) (Expr Num . -57) (Expr Num . 16) (Expr Num . 16) (Stat . LOAD) (Reg . 4) (Expr . AND) (Expr Num . 0) (Reg . 2))
((Stat . OUTPUT) (Expr . ADD) (Expr Num . -98) (Expr Num . -91) (Stat . OUTPUT) (Expr Num . 16) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -26) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Reg . 0) (Expr Num . 7) (Stat . LOAD) (Reg . 2) (Expr Num . -49) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . OUTPUT) (Expr . ADD) (Expr Num . -17) (Expr Num . -99) (Stat . LOAD) (Reg . 0) (Expr Num . -18) (Stat . OUTPUT) (Expr Num . -100) (Stat . OUTPUT) (Expr Num . -49))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -49) (Expr Num . 16) (Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . SUB) (Expr . DIV) (Reg . 2) (Reg . 0) (Reg . 2) (Stat . OUTPUT) (Reg . 0))
((Stat . LOAD) (Reg . 0) (Expr . SUB) (Expr Num . -100) (Expr . NOT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 29) (Expr Num . -58) (Stat . OUTPUT) (Expr Num . 7) (Stat . INPUT) (Reg . 0))
((Stat . LOAD) (Reg . 1) (Expr Num . -31) (Stat . LOAD) (Reg . 0) (Expr Num . -49) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -89) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . SUB) (Expr . GT) (Reg . 0) (Reg . 1) (Reg . 2) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr Num . 13) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 79) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . -60) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 2) (Stat . OUTPUT) (Reg . 4))
((Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 79) (Reg . 2) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . -96) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -57) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -97) (Reg . 2) (Stat . OUTPUT) (Reg . 3))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . -31) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 79) (Reg . 2))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . -31) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -100) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . -31) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -57) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 29) (Expr Num . -58) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . 16) (Expr Num . -3) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -42) (Reg . 2) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . -31) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -57) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -100) (Expr Num . -10) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -57) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 79) (Reg . 2) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 79) (Reg . 2) (Stat . OUTPUT) (Reg . 0))
((Stat . LOAD) (Reg . 0) (Expr Num . -99) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -96) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . -31) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -100) (Expr Num . 16) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 2) (Expr Num . -100))
((Stat . LOAD) (Reg . 0) (Expr Num . -57) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 4) (Stat . OUTPUT) (Reg . 0))
((Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Expr Num . 29) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr Num . -98) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . -98) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 79) (Reg . 2) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Expr . ADD) (Expr . MUL) (Expr Num . 29) (Expr Num . -29) (Expr Num . -100))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . -31) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr . MUL) (Expr Num . -26) (Expr Num . 13) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . -96) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . LOAD) (Reg . 1) (Expr . MUL) (Expr Num . 29) (Expr Num . -58) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -57) (Expr Num . -57) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 79) (Reg . 2) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -49) (Expr Num . 13) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -57) (Expr Num . 16) (Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 1) (Expr Num . -31) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -57) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 29) (Expr Num . -58) (Stat . INPUT) (Reg . 4) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -93) (Expr Num . 16) (Stat . INPUT) (Reg . 2))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . -31) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -57) (Expr Num . 16))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr . GT) (Reg . 4) (Reg . 0) (Reg . 2) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 3) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -57) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . -68) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -57) (Expr Num . 16))
((Stat . LOAD) (Reg . 0) (Expr Num . -31) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -89) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 2))
((Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . -99) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 29) (Expr Num . -32) (Stat . OUTPUT) (Expr Num . -100) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . -100) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -99) (Reg . 2) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 79) (Reg . 2) (Stat . INPUT) (Reg . 2))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 79) (Reg . 2) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . LOAD) (Reg . 0) (Expr Num . -31) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -57) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 2) (Stat . LOAD) (Reg . 0) (Expr Num . 16) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . OUTPUT) (Expr Num . -49) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 29) (Expr Num . -58) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . ADD) (Expr Num . -17) (Expr . MUL) (Expr Num . 29) (Expr Num . -64) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 69) (Reg . 2) (Stat . LOAD) (Reg . 2) (Expr . ADD) (Expr Num . 79) (Reg . 2))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Reg . 2) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -98) (Expr Num . 16))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -68) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 29) (Expr Num . -32) (Stat . OUTPUT) (Expr Num . -57) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 29) (Expr Num . -56))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -57) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Expr Num . -42) (Expr Num . 59) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -57) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . LOAD) (Reg . 0) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . -31) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 2) (Stat . LOAD) (Reg . 0) (Expr Num . -63) (Stat . LOAD) (Reg . 0) (Expr Num . -68) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . -57) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -57) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . LOAD) (Reg . 0) (Expr . DIV) (Expr Num . -57) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . ADD) (Expr Num . -97) (Expr Num . -97) (Stat . OUTPUT) (Expr Num . -100) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . -49) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -49) (Expr Num . 13) (Stat . INPUT) (Reg . 4) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16))
((Stat . INPUT) (Reg . 1) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . LOAD) (Reg . 4) (Expr Num . 7) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 2) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 1) (Expr Num . -68) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -49) (Expr Num . 13) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Expr . GT) (Reg . 4) (Reg . 1) (Expr . NOT) (Reg . 0) (Stat . OUTPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr Num . -100) (Stat . OUTPUT) (Expr . SUB) (Expr . MUL) (Expr Num . -100) (Expr Num . 16) (Expr . OR) (Expr Num . 23) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -99) (Reg . 2) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -68) (Expr Num . 13) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . -31) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -57) (Expr Num . 16) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . SUB) (Expr . DIV) (Reg . 2) (Reg . 0) (Reg . 2) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . -95) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -31) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -57) (Expr Num . 16) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . -31) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -100) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 2) (Reg . 2) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -99) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 3) (Stat . LOAD) (Reg . 0) (Expr Num . -45) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . -31) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -68) (Expr Num . 16))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -26) (Expr Num . 13) (Stat . OUTPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 3) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . LOAD) (Reg . 0) (Expr Num . -98) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 79) (Expr Num . 16) (Stat . INPUT) (Reg . 0))
((Stat . OUTPUT) (Expr . MUL) (Expr Num . -100) (Reg . 0) (Stat . LOAD) (Reg . 0) (Reg . 2) (Stat . OUTPUT) (Reg . 3))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -96) (Expr Num . 88) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . 79) (Expr Num . 16))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr Num . -79) (Expr Num . -41) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -57) (Expr Num . 16))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -99) (Reg . 2) (Stat . OUTPUT) (Expr Num . -99))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 29) (Expr Num . -58) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -92) (Reg . 2) (Stat . INPUT) (Reg . 0))
((Stat . OUTPUT) (Expr . SUB) (Expr . MUL) (Expr Num . 29) (Expr Num . -29) (Expr Num . 88) (Stat . LOAD) (Reg . 0) (Expr Num . 40) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -49) (Expr Num . 13) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 79) (Reg . 2) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Reg . 0) (Expr Num . 7) (Stat . LOAD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . -98) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 3) (Expr Num . -98) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . LOAD) (Reg . 0) (Expr Num . 79) (Stat . OUTPUT) (Expr . ADD) (Expr . MUL) (Expr Num . -82) (Expr Num . 16) (Expr . SUB) (Expr Num . 79) (Reg . 2) (Stat . LOAD) (Reg . 2) (Reg . 0) (Stat . OUTPUT) (Expr Num . -100))
((Stat . OUTPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . -100) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 79) (Reg . 2) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 16) (Expr Num . -64) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . -98))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -96) (Expr Num . 88) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . -96) (Stat . OUTPUT) (Expr . OR) (Expr Num . -17) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 4) (Stat . LOAD) (Reg . 2) (Expr Num . -95))
((Stat . OUTPUT) (Expr . ADD) (Expr Num . -58) (Expr . MUL) (Expr Num . -49) (Expr Num . 13) (Stat . OUTPUT) (Expr Num . -100) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . LOAD) (Reg . 0) (Expr Num . -88) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 29) (Expr Num . -58) (Stat . LOAD) (Reg . 0) (Expr Num . -31) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . LOAD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . -49) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -97) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -99) (Reg . 2) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -57) (Expr Num . 16))
((Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -63) (Expr Num . 16) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 79) (Reg . 2) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -99) (Expr Num . 59))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . ADD) (Expr Num . -98) (Expr . SUB) (Expr Num . 79) (Reg . 2) (Stat . LOAD) (Reg . 3) (Reg . 1) (Stat . OUTPUT) (Reg . 0))
((Stat . LOAD) (Reg . 4) (Expr Num . -99) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . -100))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . ADD) (Expr Num . -17) (Expr Num . -97) (Stat . OUTPUT) (Reg . 4) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 29) (Expr Num . -58))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -57) (Expr Num . 16) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -99) (Expr Num . 88))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . ADD) (Expr . MUL) (Expr Num . -77) (Expr Num . 16) (Expr Num . -99) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Expr Num . -100) (Expr . NOT) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -89) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . -49) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -89) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . ADD) (Expr Num . -52) (Expr Num . -99) (Stat . OUTPUT) (Reg . 2) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr Num . -77) (Expr Num . -99) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . -96) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . OUTPUT) (Expr . MUL) (Expr Num . -100) (Expr Num . 13) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . OUTPUT) (Expr . SUB) (Expr Num . -89) (Expr Num . 88) (Stat . OUTPUT) (Expr Num . -100) (Stat . OUTPUT) (Reg . 4) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . -42) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -77) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -31) (Reg . 2) (Stat . OUTPUT) (Reg . 3))
((Stat . OUTPUT) (Expr . MUL) (Expr Num . 29) (Expr Num . -64) (Stat . OUTPUT) (Expr Num . -100) (Stat . OUTPUT) (Reg . 2))
((Stat . OUTPUT) (Expr . MUL) (Expr Num . 29) (Expr Num . -58) (Stat . OUTPUT) (Expr Num . -98) (Stat . LOAD) (Reg . 4) (Expr . LT) (Expr Num . -7) (Reg . 3))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Reg . 0) (Expr Num . 7) (Stat . OUTPUT) (Expr Num . -99) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 1) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -96) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . SUB) (Expr . ADD) (Expr Num . -52) (Reg . 1) (Reg . 2) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 79) (Reg . 2) (Stat . OUTPUT) (Expr Num . -61))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -57) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 2) (Stat . LOAD) (Reg . 0) (Expr Num . -31) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 2) (Expr Num . -32) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 29) (Expr Num . -29))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . LOAD) (Reg . 1) (Expr . SUB) (Expr Num . 13) (Reg . 2) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . ADD) (Expr Num . -100) (Expr Num . -97) (Stat . LOAD) (Reg . 0) (Reg . 3) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . INPUT) (Reg . 0))
((Stat . OUTPUT) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . LOAD) (Reg . 4) (Expr Num . -71) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -100) (Expr Num . 16))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -99) (Reg . 2) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -97) (Expr . SUB) (Expr . GT) (Reg . 4) (Reg . 0) (Reg . 2) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . -100) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -57) (Expr Num . 16))
((Stat . INPUT) (Reg . 4) (Stat . LOAD) (Reg . 0) (Expr Num . -49) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -89) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -97) (Reg . 2) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 3) (Stat . LOAD) (Reg . 0) (Expr Num . 67) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -93) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Expr Num . -100) (Expr . NOT) (Reg . 4) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 29) (Expr Num . -58) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 29) (Expr Num . -58) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr . ADD) (Expr Num . -25) (Expr . MUL) (Expr Num . 29) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 79) (Reg . 1) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 2) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . -31) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -52) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . -31) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -100) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . -49) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . SUB) (Expr . DIV) (Reg . 2) (Reg . 0) (Reg . 2) (Stat . OUTPUT) (Reg . 0))
((Stat . OUTPUT) (Expr . SUB) (Expr Num . 16) (Expr Num . 88) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 2))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . LOAD) (Reg . 0) (Expr Num . -97) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -57) (Expr Num . 16))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . LOAD) (Reg . 4) (Expr . ADD) (Expr Num . 23) (Expr Num . -99) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 79) (Reg . 2) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . -96) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -57) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . -26) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -39) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Reg . 0) (Expr Num . 7) (Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0) (Stat . LOAD) (Reg . 1) (Reg . 3))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr . MUL) (Expr . AND) (Expr Num . -62) (Expr Num . -49) (Expr Num . -91) (Expr Num . 88) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 29) (Expr Num . -64) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . DIV) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Reg . 3))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 13) (Reg . 2) (Stat . OUTPUT) (Reg . 3))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . -31) (Stat . OUTPUT) (Expr Num . -54) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . -96) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . ADD) (Expr Num . -98) (Expr Num . -97) (Stat . OUTPUT) (Expr . SUB) (Expr . GT) (Reg . 4) (Reg . 2) (Reg . 2) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . -96) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -57) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -84) (Expr Num . 59) (Stat . OUTPUT) (Expr . SUB) (Expr . DIV) (Reg . 2) (Reg . 0) (Reg . 2) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . -100) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . ADD) (Expr Num . -100) (Expr Num . -97) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Reg . 2))
((Stat . INPUT) (Reg . 1) (Stat . LOAD) (Reg . 1) (Expr Num . 38) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . -31) (Stat . LOAD) (Reg . 0) (Expr Num . -57) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . LOAD) (Reg . 0) (Expr Num . -96) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -49) (Expr Num . 13) (Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 3))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . -31) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . -49) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . -21) (Stat . OUTPUT) (Expr . EQ) (Expr Num . -68) (Expr Num . 16) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -57) (Expr Num . 88))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 79) (Reg . 2) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 29) (Expr Num . -58))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . -96) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . -31) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -57) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . -88) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . INPUT) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -89) (Expr Num . 16) (Stat . OUTPUT) (Expr Num . -97) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . ADD) (Expr Num . -17) (Expr Num . -97) (Stat . LOAD) (Reg . 2) (Expr . MUL) (Expr Num . 59) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . ADD) (Expr Num . -4) (Expr Num . -97) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 29) (Expr Num . -58) (Stat . OUTPUT) (Expr Num . -100))
((Stat . OUTPUT) (Expr . MUL) (Expr Num . 29) (Expr Num . -32) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 2))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -42) (Reg . 2) (Stat . OUTPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . SUB) (Expr . ADD) (Expr Num . -52) (Expr Num . -99) (Reg . 2) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . -97) (Stat . OUTPUT) (Expr Num . -100))
((Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr . MUL) (Expr Num . -57) (Expr Num . 16) (Expr Num . 16) (Stat . LOAD) (Reg . 0) (Expr Num . -97) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -57) (Expr Num . 16))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 79) (Reg . 2) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -92) (Reg . 2) (Stat . OUTPUT) (Reg . 3))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Expr Num . -100) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . -100) (Stat . LOAD) (Reg . 4) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . -97) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . ADD) (Expr Num . -98) (Expr Num . -35) (Stat . LOAD) (Reg . 3) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . -31) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 69) (Reg . 2) (Stat . LOAD) (Reg . 2) (Expr . ADD) (Expr Num . 79) (Reg . 2))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 79) (Reg . 2) (Stat . OUTPUT) (Reg . 2))
((Stat . OUTPUT) (Expr . MUL) (Expr Num . -49) (Expr Num . 13) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -42) (Expr Num . 59) (Stat . LOAD) (Reg . 3) (Reg . 3) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 29) (Expr Num . -32) (Stat . OUTPUT) (Expr Num . -57) (Stat . LOAD) (Reg . 0) (Reg . 3))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . -53) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Reg . 3) (Stat . OUTPUT) (Expr . ADD) (Expr Num . -17) (Expr Num . -100))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 79) (Reg . 2) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -83) (Expr Num . -100) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr Num . -100) (Expr Num . -99) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . -31) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -99) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -99) (Reg . 2) (Stat . OUTPUT) (Expr Num . 79))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . -96) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -57) (Expr . SUB) (Expr Num . -84) (Expr Num . 59) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . -100) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -58) (Reg . 2) (Stat . INPUT) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . -98) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -89) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . -31) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -57) (Expr . MUL) (Expr Num . -57) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr Num . -52) (Expr Num . -100) (Stat . OUTPUT) (Expr Num . -98) (Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . LOAD) (Reg . 4) (Expr . MUL) (Reg . 0) (Expr Num . -29) (Stat . OUTPUT) (Reg . 0))
((Stat . OUTPUT) (Expr . MUL) (Expr Num . -49) (Expr Num . 16) (Stat . OUTPUT) (Reg . 2) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . -95) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -57) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Reg . 0) (Expr Num . 7) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 2) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -57) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . -31) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 3) (Expr Num . -52) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 4) (Expr Num . -31) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 29) (Expr Num . -58) (Stat . LOAD) (Reg . 0) (Expr Num . -99) (Stat . OUTPUT) (Expr Num . -92))
((Stat . OUTPUT) (Expr . MUL) (Expr Num . -63) (Expr Num . 16) (Stat . OUTPUT) (Expr Num . -100) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . -31) (Stat . LOAD) (Reg . 0) (Expr Num . -68) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 79) (Reg . 2) (Stat . OUTPUT) (Reg . 0))
((Stat . OUTPUT) (Expr . ADD) (Expr Num . -17) (Expr Num . -97) (Stat . LOAD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 69) (Reg . 2) (Stat . OUTPUT) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . -31) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr . DIV) (Reg . 0) (Reg . 0) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . -31) (Stat . LOAD) (Reg . 0) (Expr Num . 79) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . -31) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -57) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . ADD) (Expr Num . -17) (Expr Num . -97) (Stat . OUTPUT) (Reg . 0) (Stat . INPUT) (Reg . 2))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . OUTPUT) (Expr . ADD) (Expr . MUL) (Expr Num . -57) (Expr Num . -58) (Expr Num . -91) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 29) (Expr Num . -64) (Stat . OUTPUT) (Expr Num . 64) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 79) (Reg . 2) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 29) (Expr Num . -58) (Stat . LOAD) (Reg . 0) (Expr Num . -97) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 79) (Reg . 2) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -49) (Expr Num . 13))
((Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . SUB) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Reg . 2) (Stat . OUTPUT) (Expr Num . -64) (Stat . OUTPUT) (Reg . 2))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . -31) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -31) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 79) (Reg . 2) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -57) (Expr Num . 16))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 4) (Stat . LOAD) (Reg . 0) (Expr . DIV) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 4) (Expr Num . 19) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . OUTPUT) (Expr . SUB) (Expr Num . 79) (Reg . 2) (Stat . LOAD) (Reg . 0) (Expr Num . -96) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -98) (Expr Num . 13) (Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -49) (Expr Num . 13) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . OUTPUT) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . INPUT) (Reg . 4) (Stat . INPUT) (Reg . 3) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . -31) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . ADD) (Expr Num . -100) (Expr Num . -97) (Stat . LOAD) (Reg . 0) (Expr Num . -51) (Stat . INPUT) (Reg . 0))
((Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -77) (Expr Num . 16) (Stat . OUTPUT) (Expr Num . -68) (Stat . OUTPUT) (Expr Num . -73) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . LOAD) (Reg . 4) (Expr . SUB) (Expr Num . -100) (Expr Num . 88) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . LOAD) (Reg . 0) (Reg . 2) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 2) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr Num . -79) (Expr . ADD) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . ADD) (Expr Num . -97) (Expr Num . -97) (Stat . OUTPUT) (Reg . 4) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -57) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 2) (Stat . LOAD) (Reg . 0) (Expr Num . -100) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . OUTPUT) (Expr . SUB) (Expr Num . -96) (Expr Num . 88) (Stat . OUTPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 2))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 79) (Reg . 2) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 2) (Stat . LOAD) (Reg . 0) (Expr Num . -31) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . OUTPUT) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . LOAD) (Reg . 0) (Expr Num . -49) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -89) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 3) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -100) (Expr Num . 16) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -84) (Expr Num . 59))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . -31) (Stat . LOAD) (Reg . 2) (Expr . MUL) (Expr Num . -57) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . OUTPUT) (Expr . SUB) (Expr Num . -96) (Expr Num . 88) (Stat . OUTPUT) (Expr Num . -100) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 79) (Reg . 2) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . -99) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 79) (Reg . 2) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . LOAD) (Reg . 4) (Expr Num . -31) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 79) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . LOAD) (Reg . 3) (Expr Num . -31) (Stat . LOAD) (Reg . 0) (Expr Num . -31) (Stat . OUTPUT) (Expr Num . -31))
((Stat . OUTPUT) (Expr . ADD) (Expr Num . -17) (Expr Num . -97) (Stat . OUTPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . ADD) (Expr Num . -98) (Expr Num . -99) (Stat . OUTPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . -100))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . SUB) (Expr . GT) (Reg . 4) (Reg . 0) (Reg . 2) (Stat . OUTPUT) (Reg . 2))
((Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -75) (Reg . 2) (Stat . LOAD) (Reg . 0) (Expr Num . -60))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -100) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Reg . 0) (Expr Num . 7) (Stat . OUTPUT) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 7) (Reg . 2) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -84) (Expr Num . 59) (Stat . LOAD) (Reg . 0) (Reg . 3) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -57) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . -31) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -98) (Expr Num . 16))
((Stat . OUTPUT) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 29) (Expr Num . -58) (Stat . OUTPUT) (Expr Num . -95) (Stat . OUTPUT) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . -100) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr Num . -25) (Expr . ADD) (Expr . SUB) (Expr Num . -100) (Expr . NOT) (Reg . 4) (Expr Num . -58) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . -68) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . 46) (Expr Num . -29) (Stat . INPUT) (Reg . 0))
((Stat . LOAD) (Reg . 0) (Expr Num . -31) (Stat . LOAD) (Reg . 0) (Expr Num . -100) (Stat . LOAD) (Reg . 0) (Expr Num . -58) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Reg . 0) (Expr Num . 7) (Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . SUB) (Expr . DIV) (Reg . 0) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Reg . 0) (Expr Num . 7) (Stat . OUTPUT) (Expr . OR) (Expr Num . 23) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 29) (Expr Num . -58) (Stat . OUTPUT) (Expr Num . -100) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 3) (Expr Num . -31) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . SUB) (Expr . DIV) (Reg . 0) (Reg . 0) (Reg . 2) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -98) (Expr Num . 13) (Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . -96) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Reg . 0) (Expr Num . 7) (Stat . OUTPUT) (Expr . ADD) (Expr Num . -100) (Expr Num . -35))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 4) (Expr Num . -96) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -57) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . ADD) (Expr Num . -100) (Expr Num . -99) (Stat . LOAD) (Reg . 0) (Reg . 3) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . -96) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -57) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 79) (Reg . 2) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -57) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . 40) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -100) (Expr Num . 13) (Stat . OUTPUT) (Reg . 2))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . 59) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . -96) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -49) (Expr Num . 13))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . LOAD) (Reg . 4) (Expr . ADD) (Expr Num . -17) (Expr Num . -100) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . 46) (Expr Num . -3) (Stat . OUTPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . -2) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 29) (Expr Num . -58) (Stat . OUTPUT) (Expr Num . -80) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . -31) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 79) (Reg . 2) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . ADD) (Expr Num . -100) (Expr Num . -97) (Stat . OUTPUT) (Reg . 4) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 79) (Reg . 2) (Stat . LOAD) (Reg . 0) (Expr Num . -72))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 29) (Expr Num . -32) (Stat . OUTPUT) (Expr Num . -57) (Stat . LOAD) (Reg . 0) (Reg . 3))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . -31) (Stat . OUTPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -89) (Expr Num . 16) (Stat . LOAD) (Reg . 4) (Expr . DIV) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -26) (Expr Num . 13) (Stat . OUTPUT) (Expr Num . -100) (Stat . OUTPUT) (Reg . 2))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -57) (Expr Num . 16) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . LOAD) (Reg . 4) (Expr . ADD) (Expr Num . 23) (Expr Num . -99) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . SUB) (Expr . DIV) (Reg . 2) (Reg . 0) (Reg . 2) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Reg . 0) (Expr Num . 7) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . DIV) (Reg . 2) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -62) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . OUTPUT) (Expr . ADD) (Expr Num . -98) (Expr Num . -97) (Stat . OUTPUT) (Expr Num . -100) (Stat . LOAD) (Reg . 2) (Reg . 1) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . ADD) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Expr Num . -97) (Stat . LOAD) (Reg . 2) (Reg . 3) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . -100) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -89) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . -100) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr . DIV) (Reg . 0) (Reg . 0) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 79) (Reg . 2) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . -100) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . -100) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -89) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . SUB) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Reg . 2) (Stat . OUTPUT) (Expr Num . -61))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . -31) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . SUB) (Expr . MUL) (Expr Num . -57) (Expr Num . 16) (Reg . 2) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 3) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr Num . -79) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 79) (Reg . 2) (Stat . INPUT) (Reg . 2))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 29) (Expr Num . -35) (Stat . LOAD) (Reg . 2) (Expr Num . -88) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . -31) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -57) (Expr Num . 16))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -57) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Reg . 0) (Expr Num . 7) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Reg . 3) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -57) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 79) (Reg . 2) (Stat . OUTPUT) (Reg . 0))
((Stat . OUTPUT) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 16) (Expr Num . -58) (Stat . LOAD) (Reg . 0) (Expr Num . -100) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Expr . ADD) (Expr Num . -99) (Expr Num . -93))
((Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Expr Num . 88) (Stat . OUTPUT) (Expr Num . 16) (Stat . OUTPUT) (Expr Num . -100))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -57) (Expr Num . -4) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -49) (Expr Num . 13) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -96) (Reg . 2) (Stat . LOAD) (Reg . 4) (Expr Num . -49))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 3))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . OUTPUT) (Expr . MUL) (Expr Num . -49) (Expr Num . 13) (Stat . OUTPUT) (Expr Num . -100) (Stat . OUTPUT) (Expr Num . -72) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . -31) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . ADD) (Expr Num . -99) (Expr Num . -57) (Stat . OUTPUT) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . -31) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -62) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . OUTPUT) (Expr . MUL) (Expr Num . -100) (Expr Num . 13) (Stat . LOAD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Reg . 3))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . -99) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -64) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . ADD) (Expr Num . -100) (Expr Num . -35) (Stat . OUTPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . -93))
((Stat . OUTPUT) (Expr . MUL) (Expr Num . -68) (Expr . SUB) (Expr Num . -100) (Expr Num . 88) (Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -96) (Expr Num . 88))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -68) (Expr . SUB) (Expr Num . 79) (Reg . 2) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -89) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . ADD) (Expr Num . -17) (Expr . MUL) (Expr Num . -49) (Expr Num . 13) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -57) (Expr . MUL) (Expr Num . -26) (Expr Num . 13) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr . SUB) (Expr Num . 79) (Reg . 2) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -57) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . LOAD) (Reg . 0) (Reg . 2) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -68) (Reg . 2) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 29) (Expr Num . -58))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -100) (Expr Num . 16) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . 79) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -57) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -57) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . -96) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -57) (Expr Num . -68) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . SUB) (Expr . DIV) (Reg . 2) (Reg . 0) (Reg . 2) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . -100) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -57) (Expr Num . 16))
((Stat . OUTPUT) (Expr . SUB) (Expr Num . -96) (Expr Num . 88) (Stat . OUTPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 2))
((Stat . INPUT) (Reg . 1) (Stat . LOAD) (Reg . 0) (Expr Num . -88) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . -21) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Reg . 0) (Expr Num . 7) (Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -100) (Expr Num . 16) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -57) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 79) (Reg . 2) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . ADD) (Expr Num . -100) (Expr Num . -97) (Stat . OUTPUT) (Reg . 3) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 79) (Reg . 2) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 2))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 29) (Expr Num . -32) (Stat . OUTPUT) (Expr Num . -100) (Stat . INPUT) (Reg . 0))
((Stat . OUTPUT) (Expr . ADD) (Expr Num . -100) (Expr Num . -97) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -31) (Expr Num . -64) (Stat . LOAD) (Reg . 0) (Expr Num . -81) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -57) (Expr Num . 16))
((Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -98) (Expr Num . 13) (Stat . LOAD) (Reg . 3) (Reg . 3) (Stat . LOAD) (Reg . 0) (Expr Num . -100))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . 40) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -49) (Expr Num . 13) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -57) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -96) (Expr Num . 16) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -26) (Expr Num . 13) (Stat . OUTPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -89) (Expr Num . 16))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Expr Num . -100) (Stat . OUTPUT) (Expr Num . -40))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . -93))
((Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 29) (Expr Num . -64))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . -98) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . OUTPUT) (Expr . MUL) (Expr Num . -49) (Reg . 4) (Stat . OUTPUT) (Expr Num . -100) (Stat . OUTPUT) (Expr Num . -72) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . ADD) (Expr Num . -100) (Expr Num . -100) (Stat . OUTPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . -93))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -26) (Expr Num . 13) (Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . ADD) (Expr Num . -100) (Expr Num . -93) (Stat . OUTPUT) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . OUTPUT) (Expr . ADD) (Expr Num . -17) (Expr . SUB) (Expr Num . -96) (Expr Num . 88) (Stat . OUTPUT) (Expr Num . -100) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -99) (Expr Num . 88) (Stat . OUTPUT) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr Num . -52) (Expr Num . -99) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -57) (Reg . 2) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -98) (Expr Num . 13) (Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Reg . 0))
((Stat . OUTPUT) (Expr . MUL) (Expr Num . 29) (Expr Num . -58) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 79) (Reg . 2) (Stat . INPUT) (Reg . 2))
((Stat . INPUT) (Reg . 2) (Stat . LOAD) (Reg . 4) (Expr Num . -31) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . -100) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -57) (Expr Num . 16))
((Stat . OUTPUT) (Expr . SUB) (Expr . SUB) (Expr Num . -100) (Expr . NOT) (Reg . 0) (Expr Num . 88) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 16) (Expr Num . 59) (Stat . LOAD) (Reg . 2) (Reg . 2) (Stat . INPUT) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Expr Num . -100) (Expr Num . -100) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -57) (Expr Num . 16) (Stat . OUTPUT) (Reg . 3))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . ADD) (Expr Num . -98) (Expr Num . -97) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -96) (Expr Num . 16) (Stat . OUTPUT) (Expr Num . -100))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . LOAD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -96) (Expr Num . 88) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Expr Num . -100) (Expr . OR) (Expr . OR) (Expr Num . -89) (Expr Num . -31) (Expr Num . -100) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 79) (Reg . 2) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . -96) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -49) (Expr Num . 13) (Stat . INPUT) (Reg . 2))
((Stat . OUTPUT) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . ADD) (Expr Num . -98) (Expr Num . -97) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Expr Num . -42) (Reg . 2) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . LOAD) (Reg . 0) (Expr Num . -96) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -98) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -26) (Expr Num . 13) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -100) (Expr Num . 13) (Stat . OUTPUT) (Expr . DIV) (Reg . 0) (Expr Num . 7) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -98) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -89) (Expr Num . 88) (Stat . OUTPUT) (Reg . 2))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Reg . 0) (Expr Num . 7) (Stat . OUTPUT) (Expr Num . 29) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 2) (Expr Num . -31) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -57) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 2) (Stat . LOAD) (Reg . 0) (Expr Num . -31) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . OUTPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 29) (Expr Num . -32) (Stat . OUTPUT) (Expr Num . -57) (Stat . LOAD) (Reg . 0) (Reg . 3))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -26) (Expr Num . 13) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -57) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . OUTPUT) (Expr . SUB) (Expr Num . -96) (Expr Num . 88) (Stat . OUTPUT) (Expr Num . -98) (Stat . OUTPUT) (Expr Num . -31))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . LOAD) (Reg . 4) (Expr . ADD) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Expr Num . -99) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -61) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . -31) (Stat . OUTPUT) (Expr . ADD) (Expr Num . -100) (Expr Num . -98) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . LOAD) (Reg . 0) (Expr Num . 50) (Stat . INPUT) (Reg . 0))
((Stat . LOAD) (Reg . 0) (Expr Num . -88) (Stat . LOAD) (Reg . 0) (Expr Num . -31) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr . ADD) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Expr Num . -97) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 79) (Reg . 2) (Stat . OUTPUT) (Expr . ADD) (Expr . ADD) (Expr Num . -52) (Expr Num . -99) (Expr Num . -97))
((Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr Num . -68) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 1) (Expr . ADD) (Expr Num . -25) (Expr Num . -93) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 2) (Expr Num . -99) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 4) (Expr Num . 29) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -100) (Expr . SUB) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . SUB) (Expr . DIV) (Reg . 0) (Reg . 0) (Reg . 2) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 2) (Stat . LOAD) (Reg . 1) (Expr Num . 38) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 79) (Reg . 2) (Stat . OUTPUT) (Reg . 3))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . ADD) (Expr . MUL) (Expr Num . 29) (Expr Num . 16) (Expr Num . -100) (Stat . LOAD) (Reg . 3) (Reg . 1) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 2) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Reg . 0) (Expr Num . 7) (Stat . OUTPUT) (Expr . ADD) (Expr Num . -100) (Expr Num . -35))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Reg . 0) (Expr Num . 7) (Stat . OUTPUT) (Expr . OR) (Expr Num . 23) (Reg . 0) (Stat . INPUT) (Reg . 2))
((Stat . OUTPUT) (Expr . ADD) (Expr . SUB) (Expr Num . -100) (Expr . NOT) (Reg . 4) (Expr Num . -58) (Stat . OUTPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . -98) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -57) (Expr Num . -4) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -49) (Expr Num . 13) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 79) (Reg . 2) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 29) (Expr Num . -58) (Stat . LOAD) (Reg . 0) (Expr Num . -51) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 79) (Reg . 2) (Stat . OUTPUT) (Expr Num . -61))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . -25) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . 13) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . -31) (Stat . OUTPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Expr Num . 79) (Reg . 2) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -57) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . -10) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 79) (Reg . 2) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . ADD) (Expr Num . -100) (Expr Num . -98) (Stat . OUTPUT) (Reg . 1) (Stat . OUTPUT) (Expr Num . -100))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -57) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 1))
((Stat . OUTPUT) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . LOAD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Expr Num . -97) (Stat . OUTPUT) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -93) (Expr Num . 13) (Stat . OUTPUT) (Reg . 1) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -96) (Expr Num . 16) (Stat . INPUT) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . ADD) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Expr Num . -36) (Stat . LOAD) (Reg . 2) (Reg . 3) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . -96) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Reg . 2))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . -97) (Stat . OUTPUT) (Expr Num . -100))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . -31) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . LOAD) (Reg . 0) (Expr Num . -31) (Stat . LOAD) (Reg . 0) (Expr Num . -68) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -57) (Expr Num . 16))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . SUB) (Expr . GT) (Reg . 0) (Reg . 0) (Reg . 2) (Stat . OUTPUT) (Reg . 0))
((Stat . OUTPUT) (Expr . GT) (Reg . 0) (Reg . 1) (Stat . OUTPUT) (Expr . ADD) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Expr Num . -93) (Stat . OUTPUT) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . -31) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . ADD) (Expr Num . -99) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . -96) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Expr Num . 79) (Reg . 2) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 79) (Reg . 2) (Stat . INPUT) (Reg . 2))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Expr Num . -68) (Expr Num . 59) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . LOAD) (Reg . 3) (Expr . SUB) (Expr Num . -100) (Expr Num . 88) (Stat . LOAD) (Reg . 0) (Expr Num . -31) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -57) (Expr Num . 16))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 2) (Reg . 2) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 2) (Stat . LOAD) (Reg . 4) (Expr Num . -31) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 2) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -49) (Expr Num . 13) (Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 3) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . INPUT) (Reg . 0))
((Stat . OUTPUT) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -95) (Reg . 2) (Stat . OUTPUT) (Reg . 0))
((Stat . LOAD) (Reg . 0) (Expr . SUB) (Expr Num . -99) (Expr . NOT) (Reg . 4) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 16) (Expr Num . -58) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . SUB) (Expr . DIV) (Reg . 2) (Reg . 0) (Reg . 2) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 7) (Reg . 2) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 3) (Expr Num . -10) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Expr . SUB) (Expr . DIV) (Reg . 0) (Reg . 0) (Reg . 2))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . 46) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -68) (Expr Num . 16))
((Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr Num . -100) (Stat . OUTPUT) (Expr Num . -98) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 4) (Expr Num . -31) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 3) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 0) (Reg . 4) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -57) (Expr Num . 59) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . -21) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . LOAD) (Reg . 0) (Expr Num . -31))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -57) (Expr Num . 16))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -49) (Expr Num . 13) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -57) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . LOAD) (Reg . 0) (Expr Num . -31) (Stat . LOAD) (Reg . 0) (Expr Num . -100) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . -31) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 79) (Reg . 2) (Stat . INPUT) (Reg . 2))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . ADD) (Expr Num . -52) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 3) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 4) (Expr Num . -49) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr . SUB) (Expr Num . -100) (Reg . 2) (Stat . OUTPUT) (Reg . 0))
((Stat . LOAD) (Reg . 4) (Expr Num . 50) (Stat . OUTPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -99) (Expr Num . 88) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 2) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Expr Num . -100) (Expr . NOT) (Reg . 4) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . OUTPUT) (Expr . ADD) (Expr Num . -100) (Expr Num . -100) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 29) (Expr Num . -64) (Stat . OUTPUT) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 2) (Stat . LOAD) (Reg . 0) (Expr Num . 19) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . ADD) (Expr Num . -17) (Expr Num . -100) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16))
((Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Expr Num . -100))
((Stat . OUTPUT) (Expr . ADD) (Expr Num . -100) (Expr . MUL) (Expr Num . -49) (Expr Num . 13) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . OUTPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . ADD) (Expr Num . -97) (Expr Num . -93) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 79) (Reg . 2) (Stat . INPUT) (Reg . 2))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 79) (Reg . 2) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Expr Num . -80) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . -31) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . -100) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr Num . -29) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . -49) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . -99) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -17) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 79) (Reg . 2) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . SUB) (Expr . DIV) (Reg . 2) (Reg . 0) (Reg . 2) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -98) (Expr Num . 13) (Stat . INPUT) (Reg . 4) (Stat . INPUT) (Reg . 0))
((Stat . OUTPUT) (Expr . MUL) (Expr Num . 29) (Expr Num . -58) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -98) (Reg . 0) (Stat . OUTPUT) (Expr Num . 16) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Reg . 0) (Expr Num . 7) (Stat . OUTPUT) (Expr Num . -93))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -17) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 3) (Expr Num . 19) (Stat . LOAD) (Reg . 2) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr Num . -61) (Stat . LOAD) (Reg . 3) (Expr Num . -47) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . -72) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . ADD) (Expr Num . -98) (Expr Num . -100) (Stat . OUTPUT) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -57) (Expr Num . 16) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . 46) (Expr Num . -29) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 3) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . LOAD) (Reg . 0) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr . MUL) (Expr Num . 16) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 29) (Expr Num . -58) (Stat . LOAD) (Reg . 0) (Expr Num . -31) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . -100))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -57) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -57) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . OUTPUT) (Expr Num . -100) (Stat . OUTPUT) (Expr Num . -98) (Stat . LOAD) (Reg . 4) (Expr . LT) (Expr Num . 79) (Reg . 3))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 2))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -93) (Expr Num . 13) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . MUL) (Expr . SUB) (Expr Num . 79) (Reg . 2) (Expr Num . -58) (Stat . OUTPUT) (Reg . 4) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Reg . 0) (Expr Num . 7) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Reg . 0) (Expr Num . 7) (Stat . OUTPUT) (Expr Num . -58) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 79) (Reg . 2) (Stat . OUTPUT) (Expr Num . -57))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . -99) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr . SUB) (Expr Num . 79) (Reg . 2) (Expr Num . 13) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . 13) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -57) (Expr Num . 16) (Stat . OUTPUT) (Reg . 2))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -49) (Expr Num . 59) (Stat . LOAD) (Reg . 1) (Reg . 2) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Reg . 0) (Expr Num . 7) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr . SUB) (Expr Num . -100) (Reg . 2) (Stat . INPUT) (Reg . 4))
((Stat . OUTPUT) (Expr . MUL) (Expr Num . 29) (Expr Num . -58) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -42) (Expr Num . 59) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -63) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . SUB) (Expr . ADD) (Expr Num . -100) (Expr Num . -35) (Reg . 2) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . -31) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . -31) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -57) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . LOAD) (Reg . 4) (Expr . MUL) (Reg . 0) (Expr Num . -29) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . -45) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -40) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 2) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr Num . -79) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -57) (Expr Num . 16) (Stat . OUTPUT) (Expr Num . -73) (Stat . OUTPUT) (Reg . 2))
((Stat . LOAD) (Reg . 0) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . -95) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -57) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 3) (Stat . LOAD) (Reg . 0) (Expr Num . -98) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 2) (Expr Num . -32) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -97) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 79) (Reg . 2) (Stat . OUTPUT) (Reg . 1))
((Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 7) (Reg . 2) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -57) (Expr Num . -17) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 3) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -96) (Expr Num . 88) (Stat . LOAD) (Reg . 0) (Expr Num . -31))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . -31) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 69) (Reg . 2) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . -96) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -57) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 79) (Reg . 2) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr Num . -97) (Stat . OUTPUT) (Reg . 3))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . -31) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 79) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 69) (Reg . 2) (Stat . LOAD) (Reg . 2) (Expr . ADD) (Expr Num . 79) (Reg . 2))
((Stat . INPUT) (Reg . 2) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 69) (Reg . 0) (Stat . OUTPUT) (Reg . 3))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr Num . 13) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . -88) (Stat . OUTPUT) (Expr . DIV) (Reg . 0) (Expr Num . 7) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -89) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . OUTPUT) (Expr . SUB) (Expr Num . -99) (Expr Num . 16) (Stat . OUTPUT) (Expr Num . -100) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . LOAD) (Reg . 0) (Expr Num . -96) (Stat . LOAD) (Reg . 0) (Expr Num . -96) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -57) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Expr Num . -97) (Reg . 2) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 29) (Expr Num . -58) (Stat . OUTPUT) (Expr Num . -95) (Stat . OUTPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 79) (Reg . 2) (Stat . OUTPUT) (Expr Num . -100))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -57) (Expr Num . 16) (Stat . LOAD) (Reg . 0) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . LOAD) (Reg . 3) (Reg . 3) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -57) (Expr Num . 16) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 29) (Expr Num . -58) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -57) (Expr Num . 16) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -89) (Expr Num . 16))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr Num . -100) (Expr Num . -99) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 79) (Reg . 2) (Stat . OUTPUT) (Expr Num . -100))
((Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -98) (Expr Num . 13) (Stat . LOAD) (Reg . 3) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -57) (Expr Num . 16))
((Stat . OUTPUT) (Expr Num . -100) (Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . -100))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 1) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 64) (Reg . 2) (Stat . LOAD) (Reg . 2) (Expr Num . -92))
((Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . 13) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . 38) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . ADD) (Expr Num . -100) (Expr Num . -100) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 79) (Reg . 2) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -98) (Expr Num . 13))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . 79) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -57) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 29) (Expr Num . -58) (Stat . OUTPUT) (Expr . NOT) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr Num . -98) (Expr Num . 16) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 79) (Reg . 2) (Stat . INPUT) (Reg . 2))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . -100) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Reg . 2) (Expr Num . -100) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 79) (Reg . 2) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . ADD) (Expr Num . -97) (Expr Num . -97) (Stat . OUTPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr Num . -68) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 79) (Reg . 2) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . LOAD) (Reg . 4) (Expr . ADD) (Expr Num . -17) (Expr Num . -99) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . -31) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -77) (Expr Num . 16))
((Stat . OUTPUT) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . LOAD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 4))
((Stat . INPUT) (Reg . 3) (Stat . LOAD) (Reg . 4) (Expr Num . -31) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -57) (Expr Num . 16))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 79) (Reg . 2) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -26) (Expr Num . 13) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . -31) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . 16) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . SUB) (Expr . DIV) (Reg . 2) (Reg . 0) (Reg . 2) (Stat . OUTPUT) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . -96) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 79) (Reg . 2) (Stat . INPUT) (Reg . 2))
((Stat . OUTPUT) (Expr . ADD) (Expr Num . -100) (Expr Num . -99) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . AND) (Expr Num . 29) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -97) (Expr Num . 16) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 2) (Expr Num . -100))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 79) (Reg . 2) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Expr Num . -100) (Expr . NOT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -35) (Expr Num . 13) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . -98) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr . SUB) (Expr Num . -100) (Expr . NOT) (Reg . 0) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -97) (Reg . 2) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 79) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 69) (Reg . 2) (Stat . OUTPUT) (Reg . 0))
((Stat . OUTPUT) (Expr . ADD) (Expr Num . -98) (Expr Num . -88) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 29) (Expr Num . -58) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . -96) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 29) (Expr Num . -29) (Stat . OUTPUT) (Expr Num . -57) (Stat . LOAD) (Reg . 0) (Reg . 3))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . -49) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . -100) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr . MUL) (Expr Num . -62) (Expr Num . 16) (Expr Num . 13) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . LOAD) (Reg . 3) (Expr Num . -31) (Stat . LOAD) (Reg . 0) (Expr Num . -31) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -57) (Expr Num . 16))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . SUB) (Expr . GT) (Reg . 4) (Reg . 0) (Reg . 2) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . -31))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 79) (Reg . 2) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -57) (Expr Num . 16))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -49) (Expr Num . 13) (Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . LOAD) (Reg . 2) (Expr . ADD) (Expr Num . 79) (Reg . 2))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -99) (Reg . 2) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . -31) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -49) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 29) (Expr Num . -58) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . -31) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -57) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -98) (Reg . 2) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . 46) (Expr Num . -3) (Stat . OUTPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 29) (Expr Num . -58) (Stat . OUTPUT) (Reg . 0))
((Stat . OUTPUT) (Expr . MUL) (Expr Num . 29) (Expr Num . -58) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -42) (Expr Num . 59) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . -31) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -63) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . -49) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 2) (Expr Num . -49) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -89) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -100) (Expr Num . 13) (Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Reg . 0))
((Stat . OUTPUT) (Expr . ADD) (Expr Num . -42) (Expr Num . -97) (Stat . OUTPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 3) (Expr Num . -10) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -49) (Expr Num . 13) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -31) (Reg . 2) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -77) (Expr Num . 16) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 2) (Stat . LOAD) (Reg . 0) (Expr Num . -98) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -100) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 4) (Expr Num . -31) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . -88) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -66) (Expr . MUL) (Expr Num . 29) (Expr Num . -32) (Stat . OUTPUT) (Reg . 0))
((Stat . LOAD) (Reg . 0) (Expr Num . -96) (Stat . LOAD) (Reg . 0) (Expr Num . -31) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -66) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 16) (Expr Num . -58) (Stat . LOAD) (Reg . 0) (Expr Num . -100) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . LOAD) (Reg . 0) (Expr Num . -100) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . 38) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . SUB) (Expr . SUB) (Expr Num . -96) (Expr Num . 88) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . -100) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -58) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . OUTPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -57) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 1) (Expr Num . 38) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 2) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -58) (Reg . 2) (Stat . INPUT) (Reg . 4))
((Stat . OUTPUT) (Expr . MUL) (Expr Num . -57) (Expr Num . 16) (Stat . OUTPUT) (Reg . 3) (Stat . OUTPUT) (Expr Num . -100))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 16) (Expr Num . -58) (Stat . LOAD) (Reg . 0) (Expr Num . -100) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 2) (Stat . OUTPUT) (Reg . 3))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 4) (Expr Num . -31) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 7) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 16) (Reg . 2) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -64) (Expr Num . 13) (Stat . OUTPUT) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . ADD) (Expr Num . -100) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 69) (Reg . 2) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . -18))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 13) (Stat . OUTPUT) (Expr Num . -100) (Stat . OUTPUT) (Expr Num . -63))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . -49) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -89) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . OUTPUT) (Expr . MUL) (Expr Num . 29) (Expr Num . -29) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -98) (Expr . SUB) (Expr Num . 79) (Reg . 2) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 2) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -49) (Reg . 2) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Expr . SUB) (Expr . MUL) (Expr Num . 29) (Expr Num . -29) (Expr Num . 88))
((Stat . OUTPUT) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 79) (Reg . 2) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 2) (Stat . LOAD) (Reg . 0) (Expr Num . -31) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -57) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . OUTPUT) (Expr . MUL) (Expr Num . -57) (Expr Num . 16) (Stat . OUTPUT) (Expr Num . -100) (Stat . OUTPUT) (Expr Num . -100))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 79) (Reg . 2) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . LOAD) (Reg . 0) (Expr Num . -31) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -57) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . -96) (Stat . OUTPUT) (Expr Num . 13) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -26) (Expr Num . 13))
((Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . 38) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . -100) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -100) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -57) (Expr Num . 16) (Stat . OUTPUT) (Reg . 2))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -57) (Expr Num . 16) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 2) (Stat . INPUT) (Reg . 0))
((Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -58) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . -31) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -57) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . ADD) (Expr Num . -98) (Expr . MUL) (Expr Num . -26) (Expr Num . 13) (Stat . OUTPUT) (Reg . 4) (Stat . OUTPUT) (Expr Num . -100))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr . MUL) (Expr Num . -57) (Expr Num . 16) (Expr Num . 16) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -98) (Expr Num . 13) (Stat . LOAD) (Reg . 3) (Reg . 3) (Stat . LOAD) (Reg . 0) (Expr Num . -100))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 79) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 1) (Expr Num . 38) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 2) (Stat . INPUT) (Reg . 2))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0) (Stat . INPUT) (Reg . 4))
((Stat . OUTPUT) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 79) (Reg . 2) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 3) (Stat . OUTPUT) (Expr . ADD) (Expr . ADD) (Reg . 0) (Expr . MUL) (Expr Num . -49) (Expr Num . 13) (Expr Num . -97) (Stat . OUTPUT) (Reg . 4) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -57) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -68) (Reg . 2) (Stat . OUTPUT) (Reg . 3))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 2))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . ADD) (Expr Num . -100) (Expr . MUL) (Expr Num . -49) (Expr Num . 13) (Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . ADD) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Expr Num . -93) (Stat . OUTPUT) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 79) (Reg . 2) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . -49) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -89) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . -31) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -57) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . OUTPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -57) (Expr Num . 16) (Stat . LOAD) (Reg . 0) (Expr Num . -68) (Stat . OUTPUT) (Reg . 2))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . -96) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -57) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . -31) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -57) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -57) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 79) (Reg . 2) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 2) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr Num . 88) (Expr . MUL) (Expr Num . -68) (Expr Num . -68) (Stat . OUTPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . -100) (Stat . OUTPUT) (Expr . ADD) (Expr Num . -17) (Expr . ADD) (Expr Num . -100) (Expr Num . -100))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 4) (Expr Num . -100) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -57) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . -31) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -57) (Expr Num . -68) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . -72) (Stat . LOAD) (Reg . 0) (Expr Num . -61) (Stat . OUTPUT) (Reg . 0))
((Stat . LOAD) (Reg . 0) (Expr Num . -31) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 29) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 79) (Reg . 2) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 29) (Expr Num . -32) (Stat . OUTPUT) (Expr Num . -57) (Stat . LOAD) (Reg . 1) (Reg . 3))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 4) (Expr Num . -31) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . ADD) (Expr . MUL) (Expr Num . -77) (Expr Num . 16) (Expr Num . -97) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Expr Num . -100) (Expr . NOT) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -57) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -96) (Expr Num . 88) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . -100) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -49) (Expr Num . 13) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0) (Stat . LOAD) (Reg . 4) (Expr . MUL) (Reg . 0) (Expr Num . -29) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -26) (Expr Num . 13) (Stat . OUTPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 79) (Reg . 2) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 69) (Reg . 2) (Stat . OUTPUT) (Reg . 4))
((Stat . LOAD) (Reg . 3) (Reg . 2) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr . MUL) (Expr Num . -64) (Expr Num . 16) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 79) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 29) (Expr Num . -64) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . -31) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -57) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . OUTPUT) (Expr . MUL) (Expr Num . -49) (Expr Num . 13) (Stat . OUTPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . -72) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -63) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . LOAD) (Reg . 0) (Expr Num . -68) (Stat . LOAD) (Reg . 0) (Expr Num . 29) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -80) (Reg . 2) (Stat . INPUT) (Reg . 0))
((Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 79) (Reg . 2) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Reg . 3) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -57) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -99) (Reg . 2) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Reg . 2))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr Num . 7) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . -96) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -100) (Expr Num . 13) (Stat . OUTPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . OUTPUT) (Expr . MUL) (Expr Num . 29) (Expr Num . -58) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -42) (Expr Num . -100) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 4) (Expr Num . -96) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -57) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . -97) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Reg . 4) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . 46) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -57) (Expr Num . 16) (Stat . OUTPUT) (Expr Num . -73) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 4) (Expr Num . -31) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -100) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . OUTPUT) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr Num . -98) (Stat . INPUT) (Reg . 0))
((Stat . LOAD) (Reg . 0) (Expr Num . -49) (Stat . OUTPUT) (Expr . ADD) (Expr Num . -98) (Expr Num . -97) (Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 1) (Expr Num . -31) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -57) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . -99) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr . DIV) (Reg . 2) (Reg . 0) (Reg . 2) (Stat . OUTPUT) (Reg . 4))
((Stat . OUTPUT) (Expr . SUB) (Expr . MUL) (Expr Num . 29) (Expr Num . -29) (Expr Num . 88) (Stat . LOAD) (Reg . 0) (Expr Num . 40) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -49) (Expr Num . 13) (Stat . OUTPUT) (Expr . DIV) (Reg . 0) (Expr Num . 7))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . SUB) (Expr . DIV) (Reg . 2) (Reg . 0) (Reg . 2) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 79) (Reg . 2) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 16) (Expr Num . -58) (Stat . LOAD) (Reg . 0) (Expr Num . -100) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Reg . 2) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -57) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . -49) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 2) (Stat . LOAD) (Reg . 0) (Expr Num . -31) (Stat . LOAD) (Reg . 2) (Expr . MUL) (Expr Num . -57) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 3) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -100) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . LOAD) (Reg . 0) (Expr Num . 46) (Stat . OUTPUT) (Expr . ADD) (Expr Num . -98) (Expr Num . -100) (Stat . LOAD) (Reg . 3) (Reg . 1) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . -31) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 79) (Reg . 2) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . -31) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -57) (Expr Num . 16) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16))
((Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . OUTPUT) (Expr . MUL) (Expr Num . -100) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . -100))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . SUB) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . -92))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 79) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 2) (Stat . LOAD) (Reg . 0) (Expr Num . -68))
((Stat . OUTPUT) (Expr . SUB) (Expr . MUL) (Expr Num . 29) (Expr Num . -29) (Expr Num . 88) (Stat . LOAD) (Reg . 0) (Expr Num . -68) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -49) (Expr Num . 13) (Stat . OUTPUT) (Expr . DIV) (Reg . 0) (Expr Num . 7))
((Stat . OUTPUT) (Expr Num . -100) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -42) (Reg . 2) (Stat . OUTPUT) (Expr . ADD) (Expr . MUL) (Expr Num . -68) (Expr . ADD) (Expr Num . -25) (Expr . ADD) (Expr . SUB) (Expr Num . -100) (Expr . NOT) (Reg . 4) (Expr Num . -58) (Expr Num . -97))
((Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -57) (Expr Num . 16) (Stat . LOAD) (Reg . 1) (Reg . 1) (Stat . OUTPUT) (Expr Num . -97) (Stat . LOAD) (Reg . 0) (Expr Num . -31))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 79) (Reg . 2) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -57) (Expr Num . 16))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 29) (Expr Num . -64) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -68) (Expr Num . 13) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -100) (Expr Num . 16) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -84) (Expr Num . 59))
((Stat . OUTPUT) (Expr . ADD) (Expr Num . -29) (Expr Num . -97) (Stat . LOAD) (Reg . 3) (Expr Num . -31) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -100) (Expr Num . 16) (Stat . OUTPUT) (Reg . 2))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . SUB) (Expr . DIV) (Reg . 0) (Reg . 0) (Reg . 2) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 79) (Reg . 2) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . -31) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -97) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 79) (Reg . 2) (Stat . OUTPUT) (Reg . 2))
((Stat . LOAD) (Reg . 0) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . SUB) (Expr . MUL) (Expr Num . -100) (Expr Num . 16) (Expr Num . 88) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 16) (Expr Num . -58) (Stat . OUTPUT) (Expr Num . -100))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -98) (Reg . 4) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -42) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -49) (Expr Num . 13) (Stat . INPUT) (Reg . 4) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -98) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -26) (Expr Num . 13) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . 29) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . -99) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -57) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 2) (Stat . LOAD) (Reg . 0) (Expr Num . -31) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . OUTPUT) (Expr . SUB) (Expr Num . -96) (Expr Num . 88) (Stat . LOAD) (Reg . 3) (Expr Num . -100) (Stat . OUTPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . -98) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . OUTPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 29) (Expr Num . -58) (Stat . LOAD) (Reg . 0) (Expr Num . -51) (Stat . OUTPUT) (Expr Num . -92))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 79) (Reg . 2) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 79) (Reg . 2) (Stat . OUTPUT) (Expr Num . -61))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -57) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . SUB) (Expr . DIV) (Reg . 0) (Reg . 0) (Reg . 2) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -49) (Expr Num . 13) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -89) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . -96) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -100) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -99) (Expr Num . 59) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . -49) (Stat . LOAD) (Reg . 0) (Expr Num . -98) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . -53) (Stat . LOAD) (Reg . 1) (Expr . MUL) (Expr Num . -64) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -57) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . -99) (Stat . LOAD) (Reg . 0) (Expr Num . -68) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 16) (Expr Num . -32) (Stat . OUTPUT) (Expr Num . -57) (Stat . LOAD) (Reg . 0) (Reg . 3))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 4) (Expr Num . -83) (Stat . OUTPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 29) (Expr Num . -64))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 4) (Expr Num . -31) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 29) (Expr Num . -64))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 2) (Expr Num . -31) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr . SUB) (Expr Num . -42) (Expr Num . 59) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -75) (Reg . 2) (Stat . LOAD) (Reg . 0) (Expr Num . -60))
((Stat . INPUT) (Reg . 3) (Stat . LOAD) (Reg . 0) (Expr Num . -96) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -57) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . ADD) (Expr Num . -57) (Expr Num . -100) (Stat . OUTPUT) (Reg . 0) (Stat . INPUT) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Reg . 0) (Expr Num . 7) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . -96) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 7) (Reg . 2) (Stat . OUTPUT) (Expr . SUB) (Expr . DIV) (Reg . 2) (Reg . 0) (Reg . 2) (Stat . OUTPUT) (Reg . 4))
((Stat . INPUT) (Reg . 2) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr Num . -79) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -89) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 2) (Expr Num . -31) (Stat . OUTPUT) (Expr . ADD) (Expr Num . -100) (Expr Num . -97) (Stat . OUTPUT) (Expr . ADD) (Reg . 2) (Expr Num . -94))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . -31) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -100) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -53) (Expr Num . 13) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -97) (Reg . 2) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 79) (Reg . 2) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 69) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -96) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 79) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . ADD) (Expr Num . -17) (Expr Num . -97) (Stat . OUTPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . -99))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . -31) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -57) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . -31) (Stat . OUTPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 79) (Reg . 0) (Stat . OUTPUT) (Expr Num . -98))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -57) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 2) (Stat . LOAD) (Reg . 0) (Expr Num . -100) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . OUTPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Expr Num . -100) (Expr . NOT) (Reg . 4) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . LOAD) (Reg . 4) (Expr . DIV) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -26) (Expr Num . 13) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -100) (Expr Num . 13) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -96) (Expr Num . 88) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 29) (Expr Num . -32) (Stat . OUTPUT) (Expr Num . -57) (Stat . LOAD) (Reg . 1) (Reg . 3))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . -88) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 2) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 3) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -57) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 79) (Reg . 2) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -42) (Expr Num . 13) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -42) (Reg . 2) (Stat . OUTPUT) (Expr . ADD) (Expr . MUL) (Expr Num . -68) (Expr . ADD) (Expr Num . -25) (Expr Num . -100) (Expr Num . -97))
((Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . ADD) (Expr Num . -100) (Expr Num . -93) (Stat . OUTPUT) (Reg . 1) (Stat . INPUT) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -49) (Expr Num . 13) (Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -26) (Expr Num . 13) (Stat . OUTPUT) (Expr Num . -40) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . -21) (Stat . OUTPUT) (Expr . GT) (Reg . 4) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . -31))
((Stat . INPUT) (Reg . 1) (Stat . LOAD) (Reg . 1) (Expr Num . 38) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -49) (Expr Num . 13) (Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . OUTPUT) (Expr . MUL) (Expr Num . -49) (Expr Num . 13) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 79) (Reg . 2) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . -49) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . OUTPUT) (Expr . MUL) (Expr Num . 29) (Expr Num . -49) (Stat . LOAD) (Reg . 0) (Expr Num . -64) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . -31) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -57) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . LOAD) (Reg . 0) (Expr Num . -31) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . LOAD) (Reg . 2) (Expr . ADD) (Expr Num . 79) (Reg . 2))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -98) (Expr Num . 13) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 4) (Expr . DIV) (Reg . 0) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 2) (Expr Num . -95) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -57) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 2) (Expr Num . -31) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . -31) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -39) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . ADD) (Expr Num . -100) (Expr . MUL) (Expr Num . -68) (Expr Num . -100) (Stat . OUTPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . 40) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -100) (Expr Num . 13) (Stat . OUTPUT) (Reg . 0))
((Stat . OUTPUT) (Expr . MUL) (Expr Num . -49) (Expr Num . 13) (Stat . OUTPUT) (Expr Num . -77) (Stat . OUTPUT) (Expr Num . -100) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 3) (Stat . OUTPUT) (Expr . ADD) (Expr . ADD) (Expr Num . -25) (Expr Num . -100) (Expr Num . -97) (Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -99) (Reg . 2) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 29) (Expr Num . -58) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr . SUB) (Expr Num . 79) (Reg . 2) (Reg . 2) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . -31) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -57) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 79) (Reg . 2) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . -88) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -66) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 2) (Stat . LOAD) (Reg . 0) (Expr Num . -31) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . OUTPUT) (Expr . ADD) (Expr Num . -100) (Expr Num . -97) (Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 16) (Expr Num . -64) (Stat . OUTPUT) (Expr Num . -29))
((Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 29) (Expr Num . -58) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . -35) (Stat . OUTPUT) (Reg . 0))
((Stat . OUTPUT) (Expr . MUL) (Expr Num . -49) (Expr Num . 13) (Stat . OUTPUT) (Expr Num . -77) (Stat . OUTPUT) (Expr Num . -100) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 2) (Stat . LOAD) (Reg . 0) (Expr Num . -31) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -57) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . LOAD) (Reg . 4) (Expr . MUL) (Reg . 0) (Expr Num . -29) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 29) (Expr Num . -58) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Reg . 0) (Expr . NOT) (Reg . 0) (Stat . LOAD) (Reg . 1) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 2) (Stat . LOAD) (Reg . 0) (Expr Num . -31) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr . SUB) (Expr Num . 79) (Reg . 2) (Stat . OUTPUT) (Reg . 0))
((Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . LOAD) (Reg . 0) (Expr Num . -49) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 4) (Expr Num . -31) (Stat . LOAD) (Reg . 0) (Expr Num . -31) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 79) (Reg . 2) (Stat . LOAD) (Reg . 0) (Expr Num . -97))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr Num . 16) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -99) (Reg . 2) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -100) (Expr Num . 69) (Stat . OUTPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . -100))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . -57) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -68) (Expr Num . -58) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . 16) (Expr Num . -3) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 29) (Expr Num . -58) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . -31) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Expr Num . -99))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . OR) (Expr Num . 23) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Reg . 0) (Expr Num . 7) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . -96) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -57) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -57) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -57) (Expr Num . 16) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . 46) (Expr Num . -29) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . -96) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . 7) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . 16) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -57) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -100) (Expr Num . 13) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -97) (Reg . 2) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . OUTPUT) (Expr . ADD) (Expr Num . -97) (Expr Num . -97) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Expr Num . 16) (Expr . NOT) (Reg . 4) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Expr Num . 59) (Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 79) (Reg . 2) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . SUB) (Expr . DIV) (Reg . 0) (Reg . 0) (Reg . 2) (Stat . OUTPUT) (Expr Num . -99))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -84) (Expr Num . 59) (Stat . OUTPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr Num . -89) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -99) (Expr Num . 59) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 79) (Reg . 2) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Expr Num . -100) (Expr . NOT) (Reg . 4) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . -99) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -57) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . 29) (Expr Num . -58) (Stat . OUTPUT) (Reg . 0))
((Stat . OUTPUT) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . LOAD) (Reg . 0) (Expr Num . -31) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr Num . -96) (Expr Num . -97) (Stat . OUTPUT) (Reg . 0))
((Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Expr Num . 29) (Stat . LOAD) (Reg . 1) (Reg . 3) (Stat . OUTPUT) (Expr Num . -98) (Stat . LOAD) (Reg . 0) (Expr Num . -42))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . -31) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . -31) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 2) (Stat . OUTPUT) (Reg . 4))
((Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . 38) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 2) (Stat . LOAD) (Reg . 1) (Expr Num . -31) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 79) (Reg . 2) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . -31) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -39) (Expr . SUB) (Expr Num . 79) (Reg . 2) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Reg . 0) (Expr Num . 7) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . LOAD) (Reg . 0) (Expr Num . -49) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -89) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -100) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Expr Num . -42) (Expr Num . 59) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . -100) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -49) (Expr Num . 13) (Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 3))
((Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . LOAD) (Reg . 0) (Expr Num . -96) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -57) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -89) (Expr Num . 88) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -57) (Expr Num . 16))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . -31) (Stat . OUTPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . OUTPUT) (Expr . MUL) (Expr Num . 29) (Expr Num . -64) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -68) (Expr . MUL) (Expr Num . -100) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -68) (Reg . 2) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 16) (Stat . LOAD) (Reg . 0) (Expr Num . -98) (Stat . OUTPUT) (Expr Num . -84))
((Stat . LOAD) (Reg . 0) (Expr Num . -89) (Stat . OUTPUT) (Expr Num . -100) (Stat . OUTPUT) (Reg . 4) (Stat . INPUT) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 29) (Expr Num . -56) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -100) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Expr Num . 59) (Stat . LOAD) (Reg . 2) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . 79) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . OUTPUT) (Expr . MUL) (Expr Num . -98) (Expr Num . 16) (Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . ADD) (Expr Num . -98) (Expr Num . -62) (Stat . LOAD) (Reg . 0) (Reg . 1) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Expr Num . -97) (Reg . 2) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . -58) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr Num . -100) (Expr Num . -99) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . -31) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -62) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Expr Num . 88) (Stat . OUTPUT) (Expr Num . 16) (Stat . OUTPUT) (Expr Num . -100))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . ADD) (Expr Num . -100) (Expr . ADD) (Expr Num . -17) (Expr Num . -97) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -57) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . LOAD) (Reg . 0) (Reg . 3) (Stat . LOAD) (Reg . 1) (Expr Num . -31) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . LOAD) (Reg . 0) (Expr Num . -98) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . -57) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . -31) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -57) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . -80) (Stat . LOAD) (Reg . 0) (Expr Num . -68) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -42) (Reg . 2) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -100) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . -99) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -57) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Reg . 0) (Expr Num . 7) (Stat . OUTPUT) (Expr . OR) (Expr Num . 23) (Reg . 0) (Stat . INPUT) (Reg . 4))
((Stat . OUTPUT) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . INPUT) (Reg . 4) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -57) (Expr Num . -31) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . -25) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . -88) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -52) (Reg . 2) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 4) (Expr Num . -31) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . -96) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 79) (Reg . 2) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 29) (Expr Num . -64))
((Stat . OUTPUT) (Expr . MUL) (Expr Num . -26) (Expr Num . 13) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 29) (Expr Num . -64) (Stat . OUTPUT) (Expr Num . -98))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Reg . 0) (Expr Num . 7) (Stat . OUTPUT) (Expr . ADD) (Expr Num . -100) (Expr Num . -89) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 79) (Reg . 2) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 2) (Stat . LOAD) (Reg . 0) (Expr Num . -100) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -62) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . SUB) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Reg . 2) (Stat . OUTPUT) (Expr . ADD) (Expr Num . -52) (Expr Num . -99))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . -31) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -57) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 79) (Reg . 2) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 4) (Expr Num . 19) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Expr Num . 79) (Reg . 2) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 29) (Expr Num . -64) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -57) (Expr Num . 16))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . -49) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 2) (Expr Num . -31) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . -57) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 16) (Expr Num . -58) (Stat . LOAD) (Reg . 0) (Expr Num . -100) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . -98) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . OUTPUT) (Expr . MUL) (Expr Num . -100) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16))
((Stat . OUTPUT) (Expr Num . -100) (Stat . OUTPUT) (Expr Num . -100) (Stat . INPUT) (Reg . 1))
((Stat . OUTPUT) (Expr . ADD) (Expr . MUL) (Expr Num . 46) (Expr Num . -3) (Expr . SUB) (Expr Num . -96) (Expr Num . 88) (Stat . LOAD) (Reg . 0) (Expr Num . -65) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -57) (Reg . 2) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Reg . 0) (Expr Num . 7) (Stat . OUTPUT) (Expr Num . -93))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 2) (Stat . LOAD) (Reg . 0) (Expr Num . -98) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . -68) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 29) (Expr Num . -58) (Stat . OUTPUT) (Expr Num . -97) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -26) (Expr Num . 13) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . -62) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr Num . -98) (Expr Num . 16) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . 29) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 29) (Expr Num . -32) (Stat . OUTPUT) (Expr Num . -57) (Stat . LOAD) (Reg . 1) (Reg . 3))
((Stat . OUTPUT) (Expr . MUL) (Expr Num . -96) (Expr Num . 16) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -98) (Reg . 2) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16))
((Stat . INPUT) (Reg . 4) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . LOAD) (Reg . 2) (Expr . ADD) (Expr Num . 79) (Reg . 2))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . -100) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -97) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -93) (Reg . 2) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . -49) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -97) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . -100) (Stat . LOAD) (Reg . 4) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Reg . 2) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -57) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 4) (Expr Num . -57) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -57) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -57) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . LOAD) (Reg . 0) (Expr Num . -49) (Stat . OUTPUT) (Expr . MUL) (Expr . MUL) (Expr Num . -57) (Expr Num . 7) (Expr Num . -58) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . OUTPUT) (Expr . MUL) (Expr Num . 29) (Expr Num . -58) (Stat . OUTPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -68) (Expr Num . 59) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 1) (Expr Num . -49) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . LOAD) (Reg . 0) (Expr Num . -64) (Stat . LOAD) (Reg . 0) (Expr Num . -68) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . -31) (Stat . LOAD) (Reg . 0) (Expr Num . -98) (Stat . OUTPUT) (Reg . 0))
((Stat . OUTPUT) (Expr . ADD) (Expr Num . -100) (Expr Num . -97) (Stat . OUTPUT) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . ADD) (Expr Num . -100) (Expr Num . -35) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . -31) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -57) (Expr Num . 16) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -100) (Expr Num . 13))
((Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . ADD) (Expr Num . -100) (Expr Num . -97) (Stat . OUTPUT) (Reg . 4) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -96) (Expr Num . 88))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . -100) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr Num . 16) (Stat . OUTPUT) (Reg . 3))
((Stat . OUTPUT) (Expr . ADD) (Expr Num . -98) (Expr Num . -97) (Stat . OUTPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -49) (Expr Num . 13) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 16) (Expr Num . -58) (Stat . OUTPUT) (Expr Num . -100))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -100) (Expr Num . 13) (Stat . OUTPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . -100))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . -31) (Stat . OUTPUT) (Expr . ADD) (Expr . MUL) (Expr Num . -49) (Expr Num . 13) (Expr Num . -97))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . -31) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -57) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . 59) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -40) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . -100) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 79) (Reg . 2) (Stat . OUTPUT) (Reg . 0))
((Stat . OUTPUT) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . INPUT) (Reg . 4) (Stat . INPUT) (Reg . 2) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . -93))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . -88) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -66) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 79) (Reg . 2) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 16) (Expr Num . -64) (Stat . OUTPUT) (Expr Num . -29))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . SUB) (Expr . ADD) (Expr Num . -52) (Reg . 1) (Reg . 2) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . -31) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -57) (Expr . SUB) (Expr Num . -100) (Reg . 2) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 29) (Expr Num . -32) (Stat . OUTPUT) (Expr Num . -57) (Stat . LOAD) (Reg . 1) (Reg . 3))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 29) (Expr Num . -32) (Stat . OUTPUT) (Expr Num . -57) (Stat . LOAD) (Reg . 1) (Reg . 0))
((Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 29) (Expr Num . -64) (Stat . OUTPUT) (Expr Num . -100))
((Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . ADD) (Expr Num . -100) (Expr Num . -97) (Stat . OUTPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . -99))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . -100) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -62) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . OUTPUT) (Expr . SUB) (Expr Num . 16) (Reg . 2) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 29) (Expr Num . -58) (Stat . LOAD) (Reg . 0) (Expr Num . -51) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . -96) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -57) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . -31) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -100) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 29) (Expr Num . -32) (Stat . OUTPUT) (Expr Num . -57) (Stat . LOAD) (Reg . 1) (Reg . 3))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . ADD) (Expr Num . -100) (Expr Num . -97) (Stat . OUTPUT) (Reg . 1) (Stat . OUTPUT) (Reg . 0))
((Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . LOAD) (Reg . 0) (Expr Num . -31) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -26) (Expr Num . 13) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 79) (Reg . 2) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . -88) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr Num . -79) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . -97) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -57) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . -96) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Reg . 3) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . OUTPUT) (Expr . MUL) (Expr Num . 29) (Expr Num . -64) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 79) (Reg . 2) (Stat . OUTPUT) (Expr Num . -100))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -26) (Expr Num . 13) (Stat . OUTPUT) (Expr Num . -100) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . -31) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -57) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -58) (Reg . 2) (Stat . OUTPUT) (Reg . 3))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . ADD) (Expr Num . 13) (Expr Num . -35) (Stat . LOAD) (Reg . 3) (Reg . 1) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . 46) (Expr Num . -26) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -93) (Expr Num . 13) (Stat . OUTPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . SUB) (Expr . DIV) (Reg . 2) (Reg . 0) (Reg . 2) (Stat . OUTPUT) (Reg . 2))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 16) (Reg . 2) (Stat . OUTPUT) (Expr Num . -68))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 69) (Reg . 2) (Stat . LOAD) (Reg . 2) (Expr . ADD) (Expr Num . 79) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr Num . -100) (Stat . OUTPUT) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 64) (Reg . 2) (Stat . LOAD) (Reg . 0) (Expr Num . -92))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . LOAD) (Reg . 0) (Expr Num . 29) (Stat . INPUT) (Reg . 4))
((Stat . OUTPUT) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 79) (Reg . 2) (Stat . OUTPUT) (Reg . 0))
((Stat . OUTPUT) (Expr . MUL) (Expr Num . 29) (Expr Num . -58) (Stat . OUTPUT) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 79) (Reg . 2) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr Num . -79) (Expr Num . -41) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Expr Num . -100))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 2) (Stat . OUTPUT) (Reg . 4))
((Stat . INPUT) (Reg . 2) (Stat . LOAD) (Reg . 0) (Expr Num . -31) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -61) (Expr Num . 13) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -26) (Expr Num . 13) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Reg . 0) (Expr Num . 7) (Stat . OUTPUT) (Expr . OR) (Expr Num . 23) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . -100))
((Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 79) (Reg . 2) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . LOAD) (Reg . 3) (Reg . 2) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 29) (Expr Num . -64))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . SUB) (Expr . DIV) (Reg . 2) (Reg . 0) (Reg . 2) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 29) (Expr Num . -58) (Stat . LOAD) (Reg . 0) (Expr Num . -26) (Stat . OUTPUT) (Expr Num . -92))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . LOAD) (Reg . 4) (Expr Num . 13) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr . SUB) (Expr Num . -42) (Reg . 2) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -26) (Expr Num . 13) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -77) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . -31) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -57) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . -100))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . SUB) (Expr . DIV) (Reg . 2) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . OUTPUT) (Expr . MUL) (Expr Num . 29) (Expr Num . 16) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -96) (Expr Num . 88) (Stat . OUTPUT) (Expr . GT) (Reg . 0) (Reg . 2))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr Num . -4) (Expr Num . -80) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . -68) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr Num . -4) (Expr Num . -97) (Expr . MUL) (Expr Num . -89) (Expr Num . 16) (Stat . LOAD) (Reg . 0) (Expr Num . -31) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -63) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . -66) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -57) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 79) (Reg . 2) (Stat . OUTPUT) (Expr Num . -98))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . -31) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -57) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . OUTPUT) (Reg . 3) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 79) (Reg . 2) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 29) (Expr Num . -29) (Stat . INPUT) (Reg . 2) (Stat . LOAD) (Reg . 0) (Reg . 3))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -95) (Reg . 2) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr Num . 88) (Expr . MUL) (Expr Num . -68) (Expr Num . 16))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -52) (Reg . 2) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -26) (Expr Num . 13) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -57) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 16) (Reg . 2) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -100) (Expr Num . 16) (Stat . OUTPUT) (Expr Num . -100) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . ADD) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Expr Num . -36) (Stat . LOAD) (Reg . 2) (Reg . 3) (Stat . OUTPUT) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Reg . 0) (Expr Num . 7) (Stat . OUTPUT) (Expr Num . -58) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . OUTPUT) (Expr . ADD) (Expr Num . -100) (Expr Num . -99) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . AND) (Expr Num . -20) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . LOAD) (Reg . 0) (Reg . 3) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . LOAD) (Reg . 0) (Expr Num . -31))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Reg . 0) (Expr Num . 7) (Stat . OUTPUT) (Expr . OR) (Expr Num . 23) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -96) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . LOAD) (Reg . 0) (Expr Num . -68))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -57) (Expr . ADD) (Expr Num . -52) (Expr Num . -99))
((Stat . OUTPUT) (Expr . ADD) (Expr . SUB) (Expr Num . -96) (Expr Num . 88) (Expr Num . -97) (Stat . OUTPUT) (Expr Num . -100) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . -49) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 2) (Expr Num . -31) (Stat . LOAD) (Reg . 0) (Expr Num . 13) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 2) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 29) (Expr Num . -92) (Stat . OUTPUT) (Expr Num . -32) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 2) (Stat . LOAD) (Reg . 0) (Expr Num . 16) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . 13) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 29) (Expr Num . -58) (Stat . LOAD) (Reg . 0) (Expr Num . -51) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 16) (Reg . 2) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . -100) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -57) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . OUTPUT) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 79) (Reg . 2) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 1) (Expr Num . -31) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -98) (Expr Num . 13) (Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr Num . -99))
((Stat . INPUT) (Reg . 2) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Expr Num . -100) (Expr . NOT) (Reg . 4) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -100) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . LOAD) (Reg . 0) (Expr Num . -49) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -63) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 79) (Reg . 2) (Stat . OUTPUT) (Reg . 0))
((Stat . OUTPUT) (Expr . ADD) (Expr Num . -97) (Expr Num . -100) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Expr Num . -100) (Expr . NOT) (Reg . 4) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Expr Num . 59) (Stat . LOAD) (Reg . 2) (Reg . 3) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -68) (Expr Num . 16))
((Stat . INPUT) (Reg . 3) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 29) (Expr Num . -58) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -100) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr Num . -79) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -57) (Expr Num . 16))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Reg . 0) (Expr Num . 7) (Stat . OUTPUT) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . SUB) (Expr . DIV) (Reg . 0) (Reg . 0) (Reg . 2) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . -31) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -57) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . LOAD) (Reg . 0) (Expr Num . -64) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . -93) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr Num . 16) (Stat . OUTPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -57) (Expr Num . 16) (Stat . LOAD) (Reg . 3) (Reg . 3) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -61) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr Num . -79) (Expr . DIV) (Reg . 0) (Expr Num . 7) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -49) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . -31) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -49) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . OUTPUT) (Expr . MUL) (Expr Num . 29) (Expr Num . -29) (Stat . LOAD) (Reg . 2) (Reg . 2) (Stat . OUTPUT) (Expr Num . -97))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -26) (Expr Num . 16) (Stat . INPUT) (Reg . 4) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 16) (Expr Num . -58) (Stat . LOAD) (Reg . 0) (Expr Num . -100) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . SUB) (Expr . GT) (Reg . 4) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . SUB) (Expr . DIV) (Reg . 2) (Reg . 0) (Reg . 2) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -57) (Expr Num . 16))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . -31) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . OUTPUT) (Expr . MUL) (Expr Num . -57) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . -31) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . -100) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . SUB) (Expr . GT) (Reg . 4) (Reg . 0) (Reg . 2) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -57) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 2) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Expr Num . -40))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -99) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 4) (Expr Num . -96) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -57) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . -31) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -39) (Expr Num . 16) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 2) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 16) (Expr Num . -58) (Stat . LOAD) (Reg . 0) (Expr Num . -100) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 29) (Expr Num . -56) (Stat . OUTPUT) (Expr Num . -96) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . 79) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -77) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . SUB) (Expr . GT) (Reg . 4) (Reg . 0) (Reg . 2) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -97) (Expr Num . 16))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 16) (Expr Num . -29) (Stat . OUTPUT) (Expr Num . -57) (Stat . LOAD) (Reg . 0) (Reg . 3))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Expr Num . -100) (Expr . NOT) (Reg . 4) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . LOAD) (Reg . 0) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -57) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 48) (Reg . 2) (Stat . OUTPUT) (Expr Num . -98))
((Stat . OUTPUT) (Expr . MUL) (Expr Num . -100) (Expr Num . 13) (Stat . OUTPUT) (Expr . SUB) (Expr . MUL) (Expr . ADD) (Expr Num . -17) (Expr Num . -97) (Expr Num . 13) (Expr Num . 88) (Stat . OUTPUT) (Reg . 3))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . -31) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . OUTPUT) (Expr . MUL) (Expr Num . -57) (Expr Num . 16) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -57) (Expr Num . 16) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . 16) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 79) (Reg . 2) (Stat . OUTPUT) (Reg . 4))
((Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr . DIV) (Reg . 2) (Reg . 0) (Reg . 2) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Expr Num . 7) (Expr Num . 88) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . SUB) (Expr . SUB) (Expr Num . -96) (Expr Num . 88) (Reg . 3) (Stat . LOAD) (Reg . 0) (Expr Num . -92))
((Stat . LOAD) (Reg . 0) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr . MUL) (Expr Num . -31) (Expr Num . 16) (Expr Num . -97) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 79) (Reg . 2) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 29) (Expr Num . -58) (Stat . LOAD) (Reg . 0) (Expr Num . -99) (Stat . OUTPUT) (Reg . 0))
((Stat . LOAD) (Reg . 0) (Expr Num . -64) (Stat . LOAD) (Reg . 0) (Expr Num . -31) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr . SUB) (Expr . MUL) (Expr . AND) (Expr Num . -62) (Expr Num . 85) (Expr Num . -91) (Expr Num . 88) (Expr Num . -57) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . SUB) (Expr . SUB) (Expr Num . 79) (Reg . 2) (Reg . 2) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . -49) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . -96) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . LOAD) (Reg . 4) (Expr Num . 59) (Stat . INPUT) (Reg . 2) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Reg . 3) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -57) (Expr Num . 16))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Expr Num . -100) (Expr . NOT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -57) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . -95) (Stat . OUTPUT) (Reg . 4))
((Stat . LOAD) (Reg . 0) (Expr Num . -31) (Stat . LOAD) (Reg . 0) (Expr Num . -96) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -57) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 3) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . ADD) (Expr Num . -98) (Expr Num . -97) (Stat . OUTPUT) (Reg . 4) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . -49) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -57) (Expr Num . 16) (Stat . LOAD) (Reg . 0) (Expr Num . -68) (Stat . OUTPUT) (Reg . 2))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -57) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . SUB) (Expr . GT) (Reg . 4) (Reg . 0) (Reg . 2) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16))
((Stat . OUTPUT) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . LOAD) (Reg . 0) (Expr Num . -49) (Stat . LOAD) (Reg . 0) (Expr Num . 29) (Stat . OUTPUT) (Expr . ADD) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Expr Num . -97))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 2) (Expr Num . -31) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . OUTPUT) (Expr . MUL) (Expr Num . 29) (Expr Num . -58) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -57) (Expr Num . 16) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr Num . -79) (Expr . MUL) (Expr Num . -57) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 16) (Expr Num . -58) (Stat . LOAD) (Reg . 0) (Expr Num . -100) (Stat . OUTPUT) (Reg . 0))
((Stat . OUTPUT) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . OUTPUT) (Expr . MUL) (Expr Num . 16) (Expr Num . -64) (Stat . OUTPUT) (Expr . MUL) (Expr . MUL) (Expr Num . 29) (Expr Num . -58) (Expr Num . 16) (Stat . LOAD) (Reg . 4) (Expr Num . 50) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . ADD) (Expr . MUL) (Expr Num . -57) (Expr Num . 16) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -42) (Expr Num . 59))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 79) (Reg . 2) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 79) (Reg . 2))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Reg . 0) (Expr Num . 7) (Stat . OUTPUT) (Expr Num . -100))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . ADD) (Expr . MUL) (Expr Num . -82) (Expr Num . 16) (Expr Num . -41) (Stat . LOAD) (Reg . 2) (Reg . 0) (Stat . OUTPUT) (Expr Num . -100))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . -100) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . -96) (Stat . LOAD) (Reg . 0) (Expr Num . -68) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -63) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . 79) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 79) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -68) (Expr Num . 16))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 79) (Reg . 2) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . -31) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . LOAD) (Reg . 0) (Expr Num . -31) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -57) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . ADD) (Expr Num . -52) (Expr Num . -99) (Stat . LOAD) (Reg . 0) (Reg . 4) (Stat . OUTPUT) (Reg . 2))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 4) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -99) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . 16) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -49) (Expr Num . 13) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . -49) (Stat . LOAD) (Reg . 0) (Expr Num . -31) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 4) (Expr Num . -31) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . -58) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -26) (Expr Num . 13) (Stat . OUTPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . OUTPUT) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . LOAD) (Reg . 0) (Expr Num . -31) (Stat . OUTPUT) (Expr . ADD) (Expr . MUL) (Expr Num . -49) (Expr Num . 13) (Expr Num . -97))
((Stat . INPUT) (Reg . 4) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -26) (Expr Num . 13) (Stat . OUTPUT) (Reg . 0))
((Stat . LOAD) (Reg . 4) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . OUTPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -68) (Expr . SUB) (Expr Num . -100) (Reg . 2) (Stat . OUTPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 2) (Expr Num . -31) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -98) (Reg . 2) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -57) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -57) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . -31) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -57) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -26) (Expr Num . 13) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -52) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Reg . 0) (Expr Num . 7) (Stat . OUTPUT) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -63) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -26) (Expr Num . 19) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Reg . 0))
((Stat . OUTPUT) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -26) (Expr Num . 13) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr Num . -4) (Expr Num . -97) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -57) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 79) (Reg . 2) (Stat . OUTPUT) (Reg . 3))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 4))
((Stat . OUTPUT) (Expr . SUB) (Expr Num . -96) (Expr Num . 88) (Stat . LOAD) (Reg . 0) (Expr Num . -99) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 79) (Reg . 2) (Stat . INPUT) (Reg . 0))
((Stat . OUTPUT) (Expr . ADD) (Expr Num . -17) (Expr Num . -97) (Stat . OUTPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . SUB) (Expr . DIV) (Reg . 2) (Reg . 0) (Reg . 2) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -42) (Expr Num . 95) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -93) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . ADD) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Expr Num . -99) (Stat . LOAD) (Reg . 3) (Reg . 1) (Stat . OUTPUT) (Expr Num . -100))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -26) (Expr Num . 13) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr . DIV) (Reg . 2) (Reg . 0) (Reg . 2))
((Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . LOAD) (Reg . 0) (Expr Num . -100) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . -100) (Stat . OUTPUT) (Reg . 0) (Stat . INPUT) (Reg . 3))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 7) (Reg . 2) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 16) (Expr Num . 13) (Stat . OUTPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . -100))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . -31) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -77) (Expr Num . 16) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -57) (Expr Num . 16) (Stat . OUTPUT) (Expr Num . -73) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . 46) (Expr Num . -3) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 4) (Expr Num . -96) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -57) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 3) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -57) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 79) (Reg . 2) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -49) (Expr Num . -58) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -57) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -98) (Expr Num . 13) (Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -98) (Expr Num . 13) (Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Reg . 2))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -98) (Expr Num . 13) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 29) (Expr Num . -58) (Stat . OUTPUT) (Expr Num . -80) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 79) (Reg . 2) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr . MUL) (Expr Num . -57) (Expr Num . 16) (Expr Num . -35) (Stat . OUTPUT) (Expr Num . -57) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -57) (Expr Num . 16) (Stat . OUTPUT) (Expr Num . 29) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr . SUB) (Expr Num . -99) (Reg . 2) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . OUTPUT) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Expr Num . -100) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . OUTPUT) (Expr . ADD) (Expr Num . -100) (Expr . MUL) (Expr Num . -42) (Expr Num . 13) (Stat . OUTPUT) (Expr Num . -100) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . SUB) (Expr . MUL) (Expr Num . 29) (Expr Num . -58) (Reg . 2) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -57) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . ADD) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Expr Num . -97) (Stat . LOAD) (Reg . 2) (Reg . 3) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . OUTPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr Num . -79) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . 79) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . -31) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -57) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 79) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . -96) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -29) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 4) (Expr Num . -31) (Stat . LOAD) (Reg . 4) (Expr . SUB) (Expr Num . -99) (Reg . 2) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . -99) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -26) (Expr Num . 13) (Stat . OUTPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . SUB) (Expr . DIV) (Reg . 2) (Reg . 0) (Reg . 2) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 29) (Expr Num . -58) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr . ADD) (Expr Num . -25) (Expr . MUL) (Expr Num . 29) (Expr Num . -58) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . SUB) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Reg . 2) (Stat . OUTPUT) (Expr . ADD) (Expr Num . -100) (Expr Num . -35))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 79) (Reg . 2) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -57) (Expr Num . 16) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 29) (Expr Num . -33) (Stat . OUTPUT) (Expr Num . -93) (Stat . LOAD) (Reg . 0) (Reg . 3))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . SUB) (Expr . ADD) (Expr Num . -17) (Expr . ADD) (Expr Num . -97) (Expr Num . 16) (Reg . 2) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -57) (Expr Num . 16) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 69) (Reg . 2) (Stat . LOAD) (Reg . 4) (Expr . ADD) (Expr Num . 79) (Reg . 2))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 79) (Reg . 2) (Stat . OUTPUT) (Reg . 0))
((Stat . OUTPUT) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Expr . ADD) (Expr Num . -17) (Expr Num . -97) (Stat . LOAD) (Reg . 3) (Reg . 2))
((Stat . INPUT) (Reg . 4) (Stat . LOAD) (Reg . 0) (Expr Num . -99) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . -100) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 16) (Expr Num . -64) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . -98))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 79) (Reg . 2) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . -31) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -99) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 3) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 79) (Reg . 2) (Stat . LOAD) (Reg . 0) (Expr Num . 50))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -26) (Expr Num . 13) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 79) (Reg . 2) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . SUB) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Reg . 2) (Stat . OUTPUT) (Reg . 3))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . -99) (Stat . LOAD) (Reg . 0) (Expr Num . 40) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -57) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . -53) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . SUB) (Expr . DIV) (Reg . 2) (Reg . 4) (Reg . 2) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . LOAD) (Reg . 0) (Expr Num . -100) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 29) (Expr Num . -58) (Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Reg . 0) (Expr Num . 7) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . -31) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -57) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 2) (Stat . LOAD) (Reg . 0) (Expr Num . -100) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -96) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 29) (Expr Num . -58) (Stat . OUTPUT) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr . SUB) (Expr Num . -99) (Reg . 2) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . OUTPUT) (Expr . ADD) (Expr Num . -98) (Expr Num . -97) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . MUL) (Expr . OR) (Expr Num . 16) (Reg . 0) (Expr Num . 16) (Expr . LT) (Reg . 0) (Expr Num . 7) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . -98) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr . SUB) (Expr Num . -100) (Expr . NOT) (Reg . 0) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . ADD) (Expr Num . -17) (Expr . MUL) (Expr Num . 29) (Expr Num . -58) (Stat . LOAD) (Reg . 0) (Expr Num . -100) (Stat . OUTPUT) (Reg . 0))
((Stat . LOAD) (Reg . 0) (Expr . SUB) (Expr Num . -68) (Expr Num . 59) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -100) (Expr Num . 16) (Stat . INPUT) (Reg . 1))
((Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . -68) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 29) (Expr Num . -58) (Stat . OUTPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . -92))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -89) (Expr Num . 16) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . LOAD) (Reg . 0) (Expr Num . -68) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -89) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 3) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -89) (Expr Num . 88) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -93) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 4) (Expr Num . 16) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . LOAD) (Reg . 1) (Expr Num . -31))
((Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 79) (Reg . 2) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 29) (Expr Num . -58) (Stat . OUTPUT) (Expr Num . -95) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 79) (Reg . 0) (Stat . OUTPUT) (Reg . 2))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . -31) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . SUB) (Expr . ADD) (Expr Num . -17) (Expr Num . -97) (Reg . 2) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . -88) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -66) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 79) (Reg . 2) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . -96) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -57) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . LOAD) (Reg . 4) (Expr Num . 59) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -98) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . -88) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -66) (Expr Num . 16) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -99) (Reg . 2))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . SUB) (Expr . DIV) (Reg . 2) (Reg . 0) (Reg . 2) (Stat . OUTPUT) (Expr Num . -98))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . ADD) (Expr Num . -99) (Expr Num . -97) (Stat . OUTPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 16) (Expr Num . 16) (Stat . OUTPUT) (Expr Num . -80) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 79) (Reg . 2) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 16) (Stat . OUTPUT) (Expr Num . -100) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . -49) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . OUTPUT) (Expr . MUL) (Expr Num . 29) (Expr Num . -58) (Stat . OUTPUT) (Expr Num . -98) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Expr Num . -100) (Expr . NOT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . ADD) (Expr Num . -52) (Expr Num . -99) (Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . OUTPUT) (Expr . ADD) (Expr Num . -100) (Expr . MUL) (Expr . SUB) (Expr Num . 79) (Reg . 2) (Expr Num . 13) (Stat . OUTPUT) (Expr Num . -100) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -57) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -26) (Expr Num . 13) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . ADD) (Expr Num . -100) (Expr Num . -93) (Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 4))
((Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 29) (Expr Num . -58) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . -31) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -57) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . OUTPUT) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr Num . -100) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 69) (Reg . 2) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 29) (Expr Num . -58) (Stat . OUTPUT) (Expr . ADD) (Expr Num . -25) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . -96) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -89) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Reg . 0) (Expr Num . 7) (Stat . OUTPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 79) (Reg . 2) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 29) (Expr Num . -54) (Stat . OUTPUT) (Expr Num . 96) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Expr Num . 79) (Reg . 2))
((Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -31) (Reg . 2) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . SUB) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Reg . 2) (Stat . OUTPUT) (Reg . 0))
((Stat . LOAD) (Reg . 2) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -96) (Expr Num . 88) (Stat . OUTPUT) (Expr Num . -57))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . -31) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 79) (Reg . 2) (Stat . INPUT) (Reg . 0))
((Stat . LOAD) (Reg . 3) (Expr . SUB) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Expr Num . 88) (Stat . LOAD) (Reg . 0) (Expr Num . -31) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -57) (Expr Num . 16))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 79) (Reg . 2) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 29) (Expr Num . -32) (Stat . OUTPUT) (Expr Num . -57) (Stat . LOAD) (Reg . 1) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . 46) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 79) (Reg . 2) (Stat . INPUT) (Reg . 2))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -26) (Expr Num . 13) (Stat . OUTPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 79) (Reg . 2) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16))
((Stat . LOAD) (Reg . 4) (Expr . DIV) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -26) (Expr Num . 13) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr Num . -26) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -98) (Expr Num . 13) (Stat . INPUT) (Reg . 4) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . -96) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -26) (Expr Num . 13) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -57) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 2) (Stat . OUTPUT) (Reg . 0))
((Stat . LOAD) (Reg . 0) (Expr Num . -99) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . OUTPUT) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Expr Num . -100) (Stat . OUTPUT) (Expr Num . -100))
((Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . 38) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . ADD) (Expr Num . -25) (Expr Num . -100) (Stat . OUTPUT) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . LOAD) (Reg . 4) (Expr Num . 50) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 29) (Expr Num . -58) (Stat . OUTPUT) (Reg . 0) (Stat . INPUT) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . SUB) (Expr . DIV) (Reg . 0) (Reg . 0) (Reg . 2) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -68) (Reg . 2) (Stat . OUTPUT) (Reg . 2))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . -31) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Reg . 0) (Expr Num . 7) (Stat . OUTPUT) (Expr . OR) (Expr Num . 23) (Reg . 0) (Stat . LOAD) (Reg . 2) (Expr . MUL) (Expr Num . -68) (Expr Num . 16))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . SUB) (Expr . GT) (Reg . 4) (Reg . 0) (Reg . 2) (Stat . OUTPUT) (Reg . 0))
((Stat . OUTPUT) (Expr . ADD) (Expr Num . -100) (Expr Num . -35) (Stat . OUTPUT) (Expr . ADD) (Expr Num . -98) (Expr Num . -100) (Stat . LOAD) (Reg . 3) (Reg . 1) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . OUTPUT) (Reg . 3))
((Stat . OUTPUT) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -49) (Expr Num . 13) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Expr Num . -28) (Stat . INPUT) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Reg . 0) (Expr Num . 7) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -96) (Expr Num . 88) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -97) (Reg . 2) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 79) (Reg . 2) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . -31) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -57) (Expr Num . -100) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -26) (Expr Num . 13))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -61) (Expr Num . 16) (Stat . OUTPUT) (Expr . SUB) (Expr . GT) (Reg . 4) (Reg . 1) (Reg . 2) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 79) (Reg . 2) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 2) (Stat . LOAD) (Reg . 0) (Expr Num . 40) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -100) (Expr Num . 13) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . -49) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -89) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . -72) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 2))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . -31) (Stat . OUTPUT) (Expr Num . -100))
((Stat . OUTPUT) (Expr . MUL) (Expr Num . -57) (Expr Num . 16) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -68) (Expr Num . 13) (Stat . OUTPUT) (Reg . 3))
((Stat . OUTPUT) (Expr . ADD) (Expr Num . -98) (Expr Num . -97) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -42) (Reg . 2) (Stat . OUTPUT) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr Num . -64) (Expr Num . -99) (Stat . OUTPUT) (Reg . 0))
((Stat . OUTPUT) (Expr . SUB) (Expr Num . -96) (Expr Num . 88) (Stat . LOAD) (Reg . 2) (Expr Num . -32) (Stat . OUTPUT) (Reg . 2))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -26) (Expr Num . 13) (Stat . OUTPUT) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . -93) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 4) (Expr Num . -31) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Expr Num . -99))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -96) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 29) (Expr Num . -58) (Stat . OUTPUT) (Expr Num . -80) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 79) (Reg . 2) (Stat . OUTPUT) (Expr Num . -61))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 79) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -57) (Expr Num . 16))
((Stat . INPUT) (Reg . 4) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -57) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -100) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . -96) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -57) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . ADD) (Expr Num . -17) (Expr . ADD) (Expr Num . -100) (Expr Num . -100) (Stat . OUTPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . -31) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -57) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 46) (Expr Num . -17) (Stat . OUTPUT) (Reg . 4) (Stat . INPUT) (Reg . 2))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . -31) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -57) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Expr Num . -100))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . -100) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -57) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . -31) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -64) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 79) (Reg . 2) (Stat . OUTPUT) (Expr Num . -98))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 2) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Expr Num . -100) (Expr . NOT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . -97) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -57) (Expr Num . 16))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -57) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . -31) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -84) (Expr Num . 59) (Stat . OUTPUT) (Reg . 0))
((Stat . LOAD) (Reg . 0) (Expr Num . -31) (Stat . LOAD) (Reg . 0) (Expr Num . -68) (Stat . LOAD) (Reg . 4) (Expr Num . 50) (Stat . OUTPUT) (Reg . 0))
((Stat . OUTPUT) (Expr . MUL) (Expr Num . 29) (Expr Num . -58) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 2) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -100) (Expr Num . 13) (Stat . LOAD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Expr Num . -68))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . LOAD) (Reg . 1) (Expr . SUB) (Expr Num . 79) (Reg . 2) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . -49) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr . DIV) (Reg . 0) (Expr Num . 7) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr Num . -79) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -100) (Expr Num . 16) (Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 3) (Stat . LOAD) (Reg . 0) (Expr Num . -72) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -57) (Expr Num . 16) (Stat . LOAD) (Reg . 0) (Expr Num . 38))
((Stat . LOAD) (Reg . 0) (Reg . 3) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . -100) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . -31) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -57) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 29) (Expr Num . -58) (Stat . LOAD) (Reg . 2) (Expr Num . -51) (Stat . OUTPUT) (Expr . OR) (Expr Num . 23) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 4) (Expr Num . 16) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . -68) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . MUL) (Expr Num . -26) (Expr Num . 13) (Expr Num . -99))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 79) (Reg . 2) (Stat . LOAD) (Reg . 0) (Expr Num . -49))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Reg . 0) (Expr Num . 7) (Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . OUTPUT) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . INPUT) (Reg . 4) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . -100) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -89) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -57) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Reg . 0) (Expr Num . 7) (Stat . OUTPUT) (Expr Num . -99) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 16) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -57) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 4) (Expr Num . -100) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -57) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -99) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 1) (Expr . ADD) (Expr Num . -25) (Expr Num . -93) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -57) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -49) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . -49) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . SUB) (Expr . GT) (Reg . 4) (Reg . 0) (Reg . 2) (Stat . OUTPUT) (Reg . 2))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . -31) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . -31) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . 19) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 4) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . -31) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -57) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Reg . 1) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -57) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 2) (Reg . 2) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr Num . -52) (Expr Num . -99) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr . DIV) (Reg . 2) (Reg . 0) (Reg . 2) (Stat . OUTPUT) (Expr Num . -100))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -26) (Expr Num . 13) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -99) (Reg . 2) (Stat . OUTPUT) (Expr . ADD) (Expr Num . -100) (Expr Num . -35))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . OUTPUT) (Expr . SUB) (Expr Num . -89) (Expr Num . 88) (Stat . LOAD) (Reg . 0) (Expr Num . -96) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -99) (Reg . 2) (Stat . LOAD) (Reg . 2) (Expr Num . 16))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . 79) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 2) (Expr Num . -77) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 16) (Expr Num . -58) (Stat . LOAD) (Reg . 0) (Expr Num . -100) (Stat . OUTPUT) (Reg . 0))
((Stat . OUTPUT) (Expr . ADD) (Expr Num . -100) (Expr . MUL) (Expr Num . -49) (Expr Num . 13) (Stat . OUTPUT) (Expr Num . -100) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 16) (Reg . 2))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Expr . ADD) (Expr Num . -100) (Expr Num . -35) (Expr Num . 88) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr . DIV) (Reg . 0) (Expr Num . 7) (Expr Num . 59) (Stat . LOAD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -57) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . SUB) (Expr . DIV) (Reg . 0) (Reg . 0) (Reg . 2) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . -31) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 79) (Reg . 2) (Stat . INPUT) (Reg . 2))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 79) (Reg . 2) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 29) (Expr Num . -58))
((Stat . INPUT) (Reg . 3) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -96) (Expr Num . 88) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . LOAD) (Reg . 0) (Expr Num . -100) (Stat . OUTPUT) (Expr Num . -100))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . -98) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -57) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 79) (Reg . 2))
((Stat . INPUT) (Reg . 1) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr Num . -17) (Expr Num . -97) (Expr Num . -100) (Stat . OUTPUT) (Reg . 0))
((Stat . OUTPUT) (Expr . MUL) (Expr Num . 29) (Expr . SUB) (Expr Num . 79) (Reg . 2) (Stat . OUTPUT) (Expr Num . -100) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Reg . 0) (Expr Num . -99) (Stat . OUTPUT) (Expr . OR) (Expr Num . 16) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -68) (Reg . 2) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 79) (Reg . 2) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 79) (Reg . 2))
((Stat . OUTPUT) (Expr . SUB) (Expr Num . -32) (Expr Num . 88) (Stat . LOAD) (Reg . 0) (Expr Num . 40) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -49) (Expr Num . 13) (Stat . OUTPUT) (Expr . DIV) (Reg . 0) (Expr Num . 7))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . -93) (Stat . OUTPUT) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . LOAD) (Reg . 0) (Expr Num . -68) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 29) (Expr . DIV) (Reg . 0) (Expr . DIV) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Expr Num . -49))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . -49) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 79) (Reg . 2) (Stat . OUTPUT) (Reg . 0))
((Stat . LOAD) (Reg . 4) (Expr Num . 50) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 29) (Expr Num . -58) (Stat . OUTPUT) (Expr Num . -100) (Stat . OUTPUT) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . -97) (Stat . OUTPUT) (Expr . ADD) (Expr Num . -25) (Expr Num . -98) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . -31) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -32) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . -77) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . -18) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -93) (Reg . 2) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . -97) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -57) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . -31) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -39) (Expr Num . 16) (Stat . OUTPUT) (Reg . 2))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 3) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr Num . -79) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -96) (Expr Num . 88) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 29) (Expr Num . -58) (Stat . LOAD) (Reg . 0) (Expr Num . 46) (Stat . OUTPUT) (Expr Num . -92))
((Stat . OUTPUT) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . LOAD) (Reg . 1) (Reg . 1) (Stat . OUTPUT) (Reg . 3) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 29) (Expr Num . -29))
((Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -99) (Expr Num . 16) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr Num . -79) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 79) (Reg . 2) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 79) (Reg . 2) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 79) (Reg . 2) (Stat . OUTPUT) (Reg . 0))
((Stat . OUTPUT) (Expr . MUL) (Expr Num . 29) (Expr Num . -58) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . -31) (Stat . LOAD) (Reg . 0) (Expr Num . -88))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -68) (Expr Num . 79) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -99) (Expr Num . 88))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Reg . 2) (Stat . LOAD) (Reg . 0) (Expr Num . -93) (Stat . OUTPUT) (Reg . 0))
((Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . 38) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -83) (Expr Num . -100) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . -31) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . OUTPUT) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . LOAD) (Reg . 4) (Expr Num . -71) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 16))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . -96) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . -96) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -100) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . LOAD) (Reg . 0) (Expr Num . -31) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . -100) (Stat . OUTPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . -96) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -57) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . OUTPUT) (Expr . ADD) (Expr Num . -17) (Expr . SUB) (Expr Num . -96) (Expr Num . 88) (Stat . LOAD) (Reg . 0) (Expr Num . -65) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . -100) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -100) (Expr Num . 79) (Stat . OUTPUT) (Reg . 2))
((Stat . INPUT) (Reg . 4) (Stat . LOAD) (Reg . 0) (Expr Num . -31) (Stat . LOAD) (Reg . 0) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 79) (Reg . 2) (Stat . INPUT) (Reg . 0))
((Stat . OUTPUT) (Expr . ADD) (Expr . MUL) (Expr Num . -57) (Expr Num . 16) (Expr Num . 13) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -97) (Reg . 2) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 1) (Expr Num . 38) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . ADD) (Expr Num . -25) (Expr Num . -100) (Stat . LOAD) (Reg . 4) (Expr Num . -100) (Stat . OUTPUT) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -98) (Expr Num . 13) (Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -57) (Expr Num . 16))
((Stat . INPUT) (Reg . 4) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . SUB) (Expr . DIV) (Reg . 2) (Reg . 0) (Reg . 2) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . LOAD) (Reg . 0) (Expr Num . 50) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . -31) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . -31) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 29) (Expr Num . -64) (Stat . OUTPUT) (Expr Num . -100))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr Num . -52) (Expr Num . -100) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 3) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 79) (Reg . 2) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 1) (Reg . 1) (Stat . OUTPUT) (Expr Num . -100) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -100) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -98) (Expr Num . 13) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Expr Num . -80) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . -99) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -64) (Expr Num . 16) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -57) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 79) (Reg . 2) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . -99) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . OUTPUT) (Expr Num . 16) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . -100) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 2) (Expr . SUB) (Expr Num . -42) (Expr Num . 59) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -57) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -66) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . -31) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . 16) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 79) (Reg . 2) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 4) (Expr Num . -68) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 29) (Expr Num . -58) (Stat . OUTPUT) (Expr Num . -99))
((Stat . INPUT) (Reg . 3) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr Num . -79) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr . MUL) (Expr . AND) (Expr Num . -62) (Expr Num . 85) (Expr Num . -91) (Expr Num . 88) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr Num . -17) (Expr Num . -97) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . -100) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -100) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -96) (Expr Num . 88) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . 46) (Expr Num . -3))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . LOAD) (Reg . 4) (Expr Num . 50) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . -51) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 16) (Expr Num . -58) (Stat . LOAD) (Reg . 0) (Expr Num . -100) (Stat . LOAD) (Reg . 0) (Expr Num . -31))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 16) (Reg . 2) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 16) (Expr Num . -96) (Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Reg . 2))
((Stat . OUTPUT) (Expr . MUL) (Expr Num . 29) (Expr Num . -58) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . -33) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -26) (Expr Num . 13) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -100) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16))
((Stat . OUTPUT) (Expr . MUL) (Expr Num . -99) (Expr Num . 16) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 79) (Reg . 2) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -98) (Expr Num . 13) (Stat . OUTPUT) (Expr . ADD) (Reg . 2) (Expr Num . -94) (Stat . OUTPUT) (Expr Num . 19))
((Stat . OUTPUT) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0) (Stat . INPUT) (Reg . 3) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 79) (Reg . 2) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 79) (Reg . 2) (Stat . OUTPUT) (Expr . ADD) (Expr Num . -25) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Expr Num . 59) (Stat . LOAD) (Reg . 2) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr Num . -91) (Expr Num . -99))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 29) (Expr Num . -29) (Stat . OUTPUT) (Expr Num . -57) (Stat . LOAD) (Reg . 0) (Reg . 3))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Expr . DIV) (Reg . 0) (Expr Num . 7))
((Stat . INPUT) (Reg . 1) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Expr Num . -97) (Expr Num . -100) (Stat . OUTPUT) (Reg . 0))
((Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Expr . ADD) (Expr Num . -98) (Expr Num . -97) (Stat . LOAD) (Reg . 0) (Expr Num . -72) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -57) (Expr Num . -31) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 79) (Reg . 2) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 2) (Stat . LOAD) (Reg . 0) (Expr Num . -31) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -61) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 79) (Reg . 2) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 4) (Expr Num . -31) (Stat . OUTPUT) (Expr Num . -28) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -98) (Expr Num . 13))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . ADD) (Expr Num . -100) (Expr Num . -98) (Stat . OUTPUT) (Reg . 1) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . LOAD) (Reg . 1) (Expr Num . 38) (Stat . OUTPUT) (Expr . ADD) (Expr Num . -98) (Expr Num . -97) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -57) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . OUTPUT) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 29) (Expr Num . -64) (Stat . OUTPUT) (Expr Num . -18) (Stat . OUTPUT) (Expr Num . -60))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 2) (Expr Num . -100))
((Stat . INPUT) (Reg . 3) (Stat . LOAD) (Reg . 0) (Expr Num . -96) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr . DIV) (Reg . 2) (Reg . 0) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 2) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Reg . 0) (Expr Num . 7) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -57) (Expr Num . 16) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -98) (Expr Num . 13))
((Stat . INPUT) (Reg . 3) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -96) (Expr Num . 88) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -98) (Reg . 2) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 2) (Expr Num . -31) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -57) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . OUTPUT) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . LOAD) (Reg . 4) (Expr Num . -71) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . OUTPUT) (Expr . MUL) (Expr Num . -89) (Expr Num . 16) (Stat . LOAD) (Reg . 0) (Expr Num . -65) (Stat . OUTPUT) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 3) (Stat . OUTPUT) (Expr . ADD) (Expr Num . -100) (Expr Num . -97) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr Num . -100))
((Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . LOAD) (Reg . 0) (Expr Num . 19) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -57) (Expr Num . 13) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . ADD) (Expr Num . -100) (Expr Num . -100) (Stat . OUTPUT) (Reg . 0) (Stat . OUTPUT) (Expr . ADD) (Expr Num . -99) (Expr Num . -93))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr . SUB) (Expr Num . 79) (Reg . 2) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . OUTPUT) (Expr . MUL) (Expr Num . 29) (Expr Num . -58) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . -68) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -98) (Expr Num . 13) (Stat . OUTPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 79) (Reg . 2) (Stat . LOAD) (Reg . 0) (Expr Num . 50))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . -31) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -57) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . -96) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -57) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . -72) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -26) (Expr Num . 13) (Stat . INPUT) (Reg . 0))
((Stat . LOAD) (Reg . 2) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr . SUB) (Expr Num . -84) (Expr Num . 59) (Reg . 2) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -57) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr Num . -68) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . -68) (Stat . OUTPUT) (Reg . 2))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 16) (Reg . 2) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -97) (Reg . 2) (Stat . LOAD) (Reg . 0) (Expr Num . -68))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . -31) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Reg . 0) (Expr Num . 7) (Stat . OUTPUT) (Expr Num . -100) (Stat . OUTPUT) (Expr . DIV) (Reg . 0) (Expr Num . 7))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . -93) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr Num . -68) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . -100) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . -99) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . SUB) (Expr . DIV) (Reg . 2) (Reg . 0) (Reg . 2) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . -100) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -57) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 29) (Expr Num . -58) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . 16) (Expr Num . -3) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 2) (Expr Num . -31) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -100) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Expr Num . 59) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 79) (Reg . 2) (Stat . OUTPUT) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . -53) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -64) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Reg . 0) (Expr Num . 7) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -89) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 79) (Reg . 2) (Stat . LOAD) (Reg . 0) (Expr Num . -97))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 79) (Reg . 2) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . SUB) (Expr . DIV) (Reg . 2) (Reg . 0) (Reg . 2) (Stat . OUTPUT) (Reg . 0))
((Stat . LOAD) (Reg . 0) (Expr Num . -42) (Stat . OUTPUT) (Expr . MUL) (Expr . DIV) (Reg . 0) (Expr Num . 7) (Expr Num . -58) (Stat . LOAD) (Reg . 0) (Expr Num . -51) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -58) (Reg . 2) (Stat . OUTPUT) (Reg . 3))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr Num . -52) (Expr Num . -99) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -57) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -57) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . -97) (Stat . LOAD) (Reg . 0) (Expr Num . -57) (Stat . OUTPUT) (Reg . 0))
((Stat . OUTPUT) (Expr . ADD) (Expr Num . -100) (Expr Num . -97) (Stat . OUTPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 79) (Reg . 2) (Stat . OUTPUT) (Reg . 0))
((Stat . LOAD) (Reg . 0) (Expr Num . -31) (Stat . LOAD) (Reg . 0) (Expr Num . -100) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -89) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . -31) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -17) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 2) (Stat . LOAD) (Reg . 2) (Expr Num . -31) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . OUTPUT) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . INPUT) (Reg . 4) (Stat . INPUT) (Reg . 3) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . ADD) (Expr Num . -52) (Expr Num . -99) (Stat . OUTPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . OUTPUT) (Expr . MUL) (Expr Num . 29) (Expr Num . -58) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -42) (Expr Num . -78) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . LOAD) (Reg . 4) (Expr Num . -97) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -100) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 4) (Expr Num . -31) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 3) (Stat . LOAD) (Reg . 0) (Expr Num . -31) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -57) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 2) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 2) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Expr Num . -100) (Expr . NOT) (Reg . 4) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . -31) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -100) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -84) (Expr Num . 59) (Stat . LOAD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 79) (Reg . 2) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . OUTPUT) (Expr Num . -28) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -26) (Expr Num . 13) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Reg . 2) (Expr Num . -29) (Stat . OUTPUT) (Reg . 0))
((Stat . LOAD) (Reg . 0) (Expr Num . -49) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 29) (Expr Num . -58) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -42) (Reg . 2) (Stat . OUTPUT) (Reg . 0))
((Stat . OUTPUT) (Expr . ADD) (Reg . 2) (Expr Num . -94) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -99) (Reg . 2) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . ADD) (Expr Num . -98) (Expr Num . -97) (Stat . OUTPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -57) (Expr Num . 16) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -84) (Expr Num . 59) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -66) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . ADD) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Expr Num . -93) (Stat . LOAD) (Reg . 4) (Expr . DIV) (Reg . 0) (Reg . 4) (Stat . OUTPUT) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -26) (Expr Num . 13) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . LOAD) (Reg . 0) (Expr Num . -68) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 79) (Expr Num . 13) (Stat . OUTPUT) (Reg . 4) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . ADD) (Expr Num . -52) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 3) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . -49) (Stat . LOAD) (Reg . 0) (Expr Num . -68) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Reg . 0) (Expr Num . 7) (Stat . OUTPUT) (Expr Num . -57))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . 19) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 29) (Expr Num . -10) (Stat . OUTPUT) (Expr Num . 64) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . -96) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -57) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -77) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 29) (Expr Num . -64) (Stat . OUTPUT) (Expr Num . -100))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -96) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -100) (Expr Num . 16) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . -72) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -77) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 79) (Reg . 2) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . -31) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -97) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 16) (Expr Num . -58) (Stat . LOAD) (Reg . 0) (Expr Num . -100) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 29) (Expr Num . -58) (Stat . OUTPUT) (Expr . ADD) (Expr Num . 23) (Expr Num . -93) (Stat . OUTPUT) (Reg . 0))
((Stat . LOAD) (Reg . 4) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Reg . 2) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 1) (Expr Num . 38) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 4) (Expr Num . -31) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Expr Num . 79) (Reg . 2) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -89) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 79) (Reg . 2) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -26) (Expr Num . 13))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 29) (Expr Num . 16) (Stat . OUTPUT) (Expr Num . -57) (Stat . LOAD) (Reg . 1) (Reg . 3))
((Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 29) (Expr Num . -58) (Stat . OUTPUT) (Expr Num . -95) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 29) (Expr Num . -58) (Stat . LOAD) (Reg . 0) (Expr Num . -51) (Stat . OUTPUT) (Expr Num . -92))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . -98) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -57) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . 46) (Expr Num . -3) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . -31) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -100) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . -31) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . LOAD) (Reg . 0) (Reg . 0) (Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 16) (Expr Num . -97) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . LOAD) (Reg . 0) (Expr Num . -31) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . SUB) (Expr . DIV) (Reg . 0) (Reg . 0) (Reg . 2) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -97) (Reg . 2) (Stat . OUTPUT) (Reg . 3))
((Stat . LOAD) (Reg . 0) (Expr . SUB) (Expr Num . 79) (Reg . 2) (Stat . OUTPUT) (Expr . ADD) (Expr Num . -98) (Expr Num . -100) (Stat . LOAD) (Reg . 3) (Reg . 1) (Stat . OUTPUT) (Reg . 2))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . SUB) (Expr . MUL) (Expr Num . -52) (Expr Num . 16) (Reg . 2) (Stat . INPUT) (Reg . 2))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . -31) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -57) (Expr Num . 16) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -100) (Expr Num . -100) (Stat . LOAD) (Reg . 1) (Expr Num . -58) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 79) (Reg . 2) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . -25) (Stat . LOAD) (Reg . 0) (Expr Num . -68) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Expr Num . 79) (Reg . 2) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 79) (Reg . 2) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . LOAD) (Reg . 1) (Expr Num . -45) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . SUB) (Expr . DIV) (Reg . 2) (Reg . 0) (Reg . 2) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . -98) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -57) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . ADD) (Expr Num . -100) (Expr Num . -97) (Stat . INPUT) (Reg . 4))
((Stat . OUTPUT) (Expr . MUL) (Expr Num . 16) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -91) (Expr Num . 59) (Stat . LOAD) (Reg . 0) (Reg . 3) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr . ADD) (Expr Num . -52) (Expr Num . -99) (Reg . 2) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . LOAD) (Reg . 4) (Expr Num . 13) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 29) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . 79) (Stat . OUTPUT) (Reg . 0))
((Stat . LOAD) (Reg . 4) (Expr Num . 59) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -26) (Expr Num . 13) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 2) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 3) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -57) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -89) (Expr Num . 16) (Stat . LOAD) (Reg . 0) (Expr Num . -97) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -57) (Expr Num . 16))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -26) (Expr Num . 13) (Stat . OUTPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -57) (Expr Num . 16) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . -53) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 29) (Expr Num . -32) (Stat . OUTPUT) (Expr Num . -57) (Stat . LOAD) (Reg . 0) (Reg . 3))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -42) (Expr Num . -31))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -92) (Reg . 2) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 69) (Reg . 2) (Stat . LOAD) (Reg . 2) (Expr Num . -58))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . 59) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . -100) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -100) (Expr Num . -100) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -97) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . 16) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . 13) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . -100) (Stat . OUTPUT) (Reg . 0) (Stat . OUTPUT) (Expr . ADD) (Expr Num . -100) (Expr Num . -97))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . LOAD) (Reg . 0) (Expr Num . -100) (Stat . INPUT) (Reg . 3))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Reg . 0) (Expr Num . 7) (Stat . OUTPUT) (Expr . OR) (Expr Num . 23) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . -88) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -66) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -57) (Expr Num . 16) (Stat . LOAD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -100) (Expr Num . 13) (Stat . LOAD) (Reg . 2) (Expr Num . -49) (Stat . OUTPUT) (Expr Num . -100))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . ADD) (Expr Num . 59) (Expr Num . -41) (Stat . OUTPUT) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 3) (Expr Num . -49) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -26) (Expr Num . 13) (Stat . OUTPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -98) (Expr Num . 13))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . 19) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 79) (Reg . 2) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . LOAD) (Reg . 0) (Expr Num . -31) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . OUTPUT) (Expr . SUB) (Expr Num . -31) (Expr Num . 88) (Stat . LOAD) (Reg . 0) (Expr Num . -99) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 4) (Expr Num . -31) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -100) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . -31) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -100) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . ADD) (Expr Num . -100) (Expr Num . -35) (Stat . OUTPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -58) (Reg . 2) (Stat . INPUT) (Reg . 0))
((Stat . LOAD) (Reg . 0) (Expr Num . -31) (Stat . LOAD) (Reg . 0) (Expr Num . -100) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . -98) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 16) (Stat . OUTPUT) (Expr Num . -29))
((Stat . LOAD) (Reg . 4) (Expr . DIV) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -26) (Expr Num . 13) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -100) (Expr Num . 16) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -68) (Expr Num . 16))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . -31) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -57) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . -25) (Stat . LOAD) (Reg . 0) (Expr . EQ) (Expr Num . -57) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . ADD) (Expr Num . -17) (Expr Num . -97) (Stat . LOAD) (Reg . 0) (Expr Num . -97) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 2) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 2) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -49) (Expr Num . -57) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . LOAD) (Reg . 3) (Reg . 2) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -68) (Expr . SUB) (Expr Num . 79) (Reg . 2) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Expr Num . 59) (Stat . OUTPUT) (Reg . 1) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . SUB) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Reg . 2) (Stat . OUTPUT) (Reg . 0))
((Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . LOAD) (Reg . 0) (Expr Num . -49) (Stat . LOAD) (Reg . 0) (Expr Num . -68) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . ADD) (Expr Num . -100) (Expr Num . -97) (Stat . LOAD) (Reg . 0) (Reg . 3) (Stat . INPUT) (Reg . 0))
((Stat . OUTPUT) (Expr . ADD) (Expr Num . -98) (Expr Num . -97) (Stat . OUTPUT) (Expr Num . -99) (Stat . LOAD) (Reg . 0) (Reg . 1) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -26) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . -100) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -98) (Expr Num . 16))
((Stat . OUTPUT) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . INPUT) (Reg . 4) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Reg . 0) (Expr Num . 7) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 2) (Expr Num . -31) (Stat . LOAD) (Reg . 0) (Expr Num . -68) (Stat . OUTPUT) (Reg . 0))
((Stat . OUTPUT) (Expr . ADD) (Expr Num . -100) (Expr . MUL) (Expr Num . -49) (Expr Num . 13) (Stat . OUTPUT) (Expr Num . -100) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . ADD) (Expr . MUL) (Expr Num . 29) (Expr Num . -29) (Expr Num . -100) (Stat . LOAD) (Reg . 3) (Reg . 1) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . -21) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Expr Num . -57) (Expr Num . 88))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 4) (Expr Num . -31) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 29) (Expr Num . -64))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . ADD) (Expr Num . -17) (Expr Num . -100) (Stat . OUTPUT) (Reg . 0))
((Stat . OUTPUT) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . LOAD) (Reg . 0) (Expr Num . 40) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -49) (Expr Num . 13) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr Num . 13) (Stat . OUTPUT) (Expr Num . -99))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr Num . -96) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . -21) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 16) (Expr Num . 16) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . LOAD) (Reg . 0) (Expr Num . -68) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -57) (Expr Num . 16) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Reg . 0))
((Stat . OUTPUT) (Expr . MUL) (Expr Num . 29) (Expr Num . -58) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 16) (Stat . INPUT) (Reg . 0))
((Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr Num . -64) (Expr Num . -99) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . -52) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -57) (Expr Num . 16))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 79) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Expr Num . 59) (Stat . OUTPUT) (Reg . 1) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . -99) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -68) (Expr Num . 16))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . OUTPUT) (Expr Num . 16) (Stat . OUTPUT) (Expr Num . -100) (Stat . OUTPUT) (Reg . 0))
((Stat . OUTPUT) (Expr . ADD) (Expr Num . -97) (Expr Num . -97) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Expr Num . -100) (Expr . NOT) (Reg . 4) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 3) (Stat . OUTPUT) (Expr . ADD) (Expr . ADD) (Expr Num . -17) (Expr . MUL) (Expr Num . -49) (Expr Num . 13) (Expr Num . -97) (Stat . OUTPUT) (Reg . 4) (Stat . OUTPUT) (Expr Num . -98))
((Stat . OUTPUT) (Expr . MUL) (Expr Num . 29) (Expr Num . -58) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -100) (Expr Num . 16) (Stat . OUTPUT) (Expr Num . -10))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 79) (Reg . 2) (Stat . OUTPUT) (Expr Num . -61))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Reg . 0) (Expr Num . 7) (Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Expr . ADD) (Expr Num . -17) (Expr . SUB) (Expr Num . -96) (Expr Num . 88) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . LOAD) (Reg . 1) (Expr Num . -58) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 2))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 79) (Reg . 2) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 2) (Stat . LOAD) (Reg . 0) (Expr Num . -31) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . -99) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 29) (Expr Num . -54) (Stat . OUTPUT) (Expr Num . 7) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -98) (Expr Num . 13))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 29) (Expr Num . -64) (Stat . INPUT) (Reg . 2))
((Stat . INPUT) (Reg . 3) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -26) (Expr Num . 13) (Stat . OUTPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . -49))
((Stat . INPUT) (Reg . 3) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -93) (Expr Num . 16) (Stat . LOAD) (Reg . 0) (Expr Num . -68) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 2) (Expr Num . -31) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -8) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . -31) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -98) (Expr Num . 13) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -100) (Expr Num . 13) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -49) (Expr Num . 13) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 29) (Expr Num . -58) (Stat . OUTPUT) (Expr Num . 23) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -62) (Expr Num . -57) (Stat . OUTPUT) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -57) (Expr Num . 16) (Stat . OUTPUT) (Expr . ADD) (Expr Num . -100) (Expr . ADD) (Expr Num . -17) (Expr Num . -97))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 79) (Reg . 2) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Expr Num . -100) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 29) (Expr Num . -35) (Stat . OUTPUT) (Expr Num . -57) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 79) (Expr Num . -58) (Stat . OUTPUT) (Expr Num . -80) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Expr Num . -28) (Stat . INPUT) (Reg . 0))
((Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -57) (Expr Num . 16) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 79) (Reg . 2) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -57) (Expr Num . 16))
((Stat . LOAD) (Reg . 0) (Expr Num . 67) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 79) (Reg . 2) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . -31) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -57) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . SUB) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Reg . 2) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . SUB) (Expr . DIV) (Reg . 0) (Reg . 0) (Reg . 2) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -57) (Expr Num . 16) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -31) (Reg . 2) (Stat . OUTPUT) (Reg . 3))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . -100) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -57) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr Num . -57) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Reg . 0) (Expr Num . 7) (Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . OUTPUT) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 79) (Reg . 2) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Expr Num . -98))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . -96) (Stat . LOAD) (Reg . 0) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr Num . -100) (Expr Num . -100) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . SUB) (Expr . GT) (Reg . 3) (Reg . 0) (Reg . 2) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -49) (Expr Num . 13) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -99) (Expr Num . 16))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . -68) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . LOAD) (Reg . 0) (Expr Num . -31) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -62) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -89) (Expr Num . 88) (Stat . OUTPUT) (Reg . 0))
((Stat . LOAD) (Reg . 0) (Expr Num . -96) (Stat . LOAD) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr Num . 7) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 2) (Expr Num . -4) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr Num . -52) (Expr Num . -99) (Stat . OUTPUT) (Reg . 0))
((Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 29) (Expr Num . -58) (Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Expr Num . -28) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . -100) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 29) (Expr Num . -58) (Stat . LOAD) (Reg . 0) (Expr Num . -51) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr Num . -68) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -100) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 29) (Expr Num . -58) (Stat . INPUT) (Reg . 0))
((Stat . OUTPUT) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . LOAD) (Reg . 0) (Expr Num . 40) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -49) (Expr Num . 13) (Stat . OUTPUT) (Reg . 2))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 79) (Reg . 2) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 3) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 2))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -99) (Reg . 2) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr Num . -52) (Expr Num . -99))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 79) (Reg . 2) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . -31) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 2))
((Stat . INPUT) (Reg . 2) (Stat . LOAD) (Reg . 0) (Expr Num . -31) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -68) (Expr Num . 13) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr Num . -100) (Expr Num . -99) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr Num . 29) (Expr Num . -97) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . LOAD) (Reg . 0) (Expr Num . -31))
((Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr Num . -52) (Expr Num . -99) (Stat . LOAD) (Reg . 0) (Expr Num . -31) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . OUTPUT) (Expr . ADD) (Expr Num . -98) (Expr Num . -91) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 29) (Expr Num . -64) (Stat . OUTPUT) (Expr Num . 64) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . 16) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . OUTPUT) (Expr . MUL) (Expr Num . 16) (Expr Num . -64) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 29) (Expr Num . -58) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . -31) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -93) (Expr Num . 16) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -100) (Expr Num . 13))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . -31) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . -96) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -57) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . SUB) (Expr . MUL) (Expr Num . -68) (Expr Num . 82) (Reg . 2) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 16) (Reg . 2) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . LOAD) (Reg . 0) (Expr Num . 38) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . LOAD) (Reg . 0) (Expr Num . -64) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . LOAD) (Reg . 0) (Expr Num . 79) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 79) (Reg . 2) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . ADD) (Expr Num . -68) (Expr . ADD) (Expr Num . -52) (Expr Num . -99) (Stat . OUTPUT) (Reg . 4) (Stat . OUTPUT) (Expr Num . -100))
((Stat . OUTPUT) (Expr . MUL) (Expr Num . -96) (Expr Num . 16) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -98) (Reg . 2) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr Num . -79) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . -84) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Expr Num . -80) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 4) (Expr Num . 19) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr . SUB) (Expr Num . -42) (Reg . 2) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . -31) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . OUTPUT) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . INPUT) (Reg . 4) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 29) (Expr Num . -58) (Stat . OUTPUT) (Expr Num . -100) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -57) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . INPUT) (Reg . 0))
((Stat . OUTPUT) (Expr . SUB) (Expr Num . -96) (Expr Num . 88) (Stat . OUTPUT) (Expr Num . -79) (Stat . OUTPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -57) (Expr Num . 16) (Stat . OUTPUT) (Expr Num . -80) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 2) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -96) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 4) (Expr Num . -31) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . -49) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr . MUL) (Expr Num . -97) (Expr Num . 16) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . -31) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -57) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 29) (Expr Num . -29) (Stat . INPUT) (Reg . 4) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . -68) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Reg . 0) (Expr Num . 7) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . -100) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr Num . 7) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . LOAD) (Reg . 0) (Reg . 2) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . -31) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -57) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . -49) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . -100) (Stat . OUTPUT) (Reg . 3))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . SUB) (Expr . SUB) (Expr Num . -99) (Reg . 2) (Reg . 2) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 79) (Reg . 2) (Stat . OUTPUT) (Expr Num . -96))
((Stat . OUTPUT) (Expr . MUL) (Expr Num . -26) (Expr Num . 13) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . LOAD) (Reg . 4) (Expr Num . 13) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -98) (Expr Num . 13) (Stat . OUTPUT) (Expr . ADD) (Reg . 2) (Expr Num . -94) (Stat . OUTPUT) (Expr Num . 38))
((Stat . LOAD) (Reg . 0) (Expr Num . -31) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -68) (Reg . 2) (Stat . LOAD) (Reg . 4) (Expr Num . 50) (Stat . OUTPUT) (Expr . ADD) (Expr Num . -99) (Expr Num . -97))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 79) (Reg . 2) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -99) (Expr Num . 59) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . LOAD) (Reg . 1) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr . ADD) (Expr Num . -17) (Expr Num . -97) (Reg . 2) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 79) (Reg . 2) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . -98) (Stat . LOAD) (Reg . 2) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -98) (Reg . 2) (Stat . INPUT) (Reg . 2))
((Stat . OUTPUT) (Expr . MUL) (Expr Num . -77) (Expr Num . 16) (Stat . OUTPUT) (Expr Num . -100) (Stat . OUTPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Reg . 0) (Expr Num . 7) (Stat . OUTPUT) (Expr Num . 69) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -57) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Reg . 0) (Expr Num . 7) (Stat . OUTPUT) (Expr . OR) (Expr Num . 23) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Reg . 0) (Expr Num . 7) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 79) (Reg . 2) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . LOAD) (Reg . 4) (Expr Num . 59) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -26) (Expr Num . 13) (Stat . OUTPUT) (Expr . SUB) (Expr . DIV) (Reg . 2) (Reg . 0) (Reg . 2))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 79) (Reg . 2) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -39) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -100) (Expr Num . 13) (Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Expr Num . -42) (Expr Num . 59) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -57) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 2) (Stat . LOAD) (Reg . 0) (Expr Num . -96) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Reg . 0) (Expr Num . 7) (Stat . OUTPUT) (Expr Num . -99))
((Stat . INPUT) (Reg . 4) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 2) (Expr Num . -31) (Stat . OUTPUT) (Expr . ADD) (Expr Num . -100) (Expr Num . -97) (Stat . OUTPUT) (Expr . ADD) (Expr Num . -25) (Expr Num . -98))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 79) (Reg . 2) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 79) (Reg . 2) (Stat . LOAD) (Reg . 0) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Reg . 0) (Expr Num . 7) (Stat . OUTPUT) (Expr Num . -93))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -96) (Expr Num . 29) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -96) (Expr Num . 88) (Stat . OUTPUT) (Expr Num . -100))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 79) (Reg . 2) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 29) (Expr Num . -58) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . -96) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -57) (Expr Num . 16) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . OUTPUT) (Reg . 2) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 29) (Expr Num . -58) (Stat . OUTPUT) (Expr Num . -40) (Stat . OUTPUT) (Reg . 4))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 1) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -96) (Expr . SUB) (Expr . DIV) (Reg . 2) (Reg . 0) (Reg . 2) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 2) (Expr Num . -31) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -57) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . SUB) (Expr . DIV) (Reg . 0) (Reg . 0) (Reg . 2) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr Num . -79) (Expr Num . -100) (Stat . OUTPUT) (Reg . 0))
((Stat . OUTPUT) (Expr . MUL) (Expr Num . 29) (Expr Num . -58) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . -33) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Reg . 2) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . -96) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 1) (Expr Num . -31) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Expr Num . -100) (Expr . NOT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -57) (Expr Num . 16) (Stat . INPUT) (Reg . 2))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -99) (Reg . 2) (Stat . OUTPUT) (Expr . ADD) (Expr Num . -100) (Expr Num . -35))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . LOAD) (Reg . 1) (Expr Num . 38) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 79) (Reg . 1) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . -68) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . -31) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Expr Num . -100) (Reg . 2) (Stat . OUTPUT) (Reg . 0))
((Stat . OUTPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -68) (Reg . 2) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 2) (Stat . LOAD) (Reg . 0) (Expr Num . -31) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . OUTPUT) (Expr Num . 29) (Stat . OUTPUT) (Expr Num . -77) (Stat . OUTPUT) (Expr Num . -100) (Stat . OUTPUT) (Reg . 0))
((Stat . LOAD) (Reg . 0) (Reg . 3) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . -100) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . -31) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -92) (Reg . 2) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Expr Num . -28) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . -100) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . -98) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -57) (Expr Num . 16))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -57) (Expr Num . 16))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . -31) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr Num . -100) (Expr . MUL) (Expr Num . -68) (Expr Num . 79) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 79) (Reg . 2) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . -100) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -93) (Expr Num . 16))
((Stat . OUTPUT) (Expr . MUL) (Expr Num . -49) (Expr Num . 13) (Stat . OUTPUT) (Expr Num . -100) (Stat . OUTPUT) (Expr Num . -72) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Expr Num . 79) (Reg . 2))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 79) (Reg . 2) (Stat . INPUT) (Reg . 0))
((Stat . OUTPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . 38) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 3) (Stat . LOAD) (Reg . 3) (Expr . ADD) (Reg . 0) (Reg . 4) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -57) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -99) (Expr Num . 16) (Stat . OUTPUT) (Expr Num . -57) (Stat . OUTPUT) (Reg . 0))
((Stat . OUTPUT) (Expr . MUL) (Expr Num . -89) (Expr Num . 16) (Stat . LOAD) (Reg . 0) (Expr Num . -65) (Stat . OUTPUT) (Reg . 0))
((Stat . LOAD) (Reg . 0) (Expr Num . -31) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 79) (Reg . 2) (Stat . OUTPUT) (Reg . 0))
((Stat . LOAD) (Reg . 0) (Expr Num . -31) (Stat . OUTPUT) (Expr . ADD) (Expr Num . -99) (Expr Num . -98) (Stat . OUTPUT) (Reg . 1) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 29) (Expr Num . -58) (Stat . OUTPUT) (Expr Num . -90))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . -98) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -100) (Expr Num . 13) (Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 2))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 4) (Expr Num . -100) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -57) (Expr . SUB) (Expr Num . 79) (Reg . 2) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . -31) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -57) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 16) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr . DIV) (Reg . 0) (Reg . 0) (Reg . 2) (Stat . OUTPUT) (Reg . 0))
((Stat . OUTPUT) (Expr . MUL) (Expr Num . -57) (Expr Num . 16) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . -99) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 29) (Expr Num . -64) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 79) (Reg . 2) (Stat . INPUT) (Reg . 2))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . -31) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -57) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . LOAD) (Reg . 0) (Expr Num . -64) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . SUB) (Expr . SUB) (Expr Num . -89) (Expr Num . 88) (Reg . 2) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . -72) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -77) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 29) (Expr Num . -56) (Stat . OUTPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 79) (Reg . 2) (Stat . INPUT) (Reg . 2))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -57) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . -72) (Stat . LOAD) (Reg . 2) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . OUTPUT) (Expr Num . -96) (Stat . OUTPUT) (Expr Num . -98) (Stat . OUTPUT) (Expr Num . -31))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 29) (Expr Num . -58) (Stat . LOAD) (Reg . 0) (Expr Num . -97) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 2) (Stat . LOAD) (Reg . 0) (Expr Num . 29) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 3) (Stat . OUTPUT) (Expr . ADD) (Expr . ADD) (Expr Num . -17) (Expr . MUL) (Expr Num . -49) (Expr Num . 13) (Expr Num . -97) (Stat . OUTPUT) (Reg . 4) (Stat . OUTPUT) (Reg . 0))
((Stat . OUTPUT) (Expr Num . -97) (Stat . LOAD) (Reg . 0) (Expr Num . -98) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr . MUL) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Expr Num . 16) (Expr Num . 59) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 79) (Reg . 2) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -57) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -57) (Expr Num . 16) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Expr Num . 79) (Reg . 2) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . -31) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -49) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . LOAD) (Reg . 4) (Expr Num . 13) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . -31) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -57) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . 79) (Expr Num . 16) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -39) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . OUTPUT) (Expr . MUL) (Expr Num . 29) (Expr Num . -58) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -42) (Expr Num . -100) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . 29) (Expr Num . -58) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . -95) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -57) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . SUB) (Expr . DIV) (Reg . 0) (Reg . 0) (Reg . 2) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . SUB) (Expr . MUL) (Expr Num . -57) (Expr Num . 16) (Reg . 2) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 79) (Reg . 0) (Stat . OUTPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 79) (Reg . 2) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 79) (Reg . 2) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 1) (Expr Num . -98) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . MUL) (Expr . SUB) (Expr . SUB) (Expr Num . -89) (Expr Num . 88) (Reg . 2) (Expr Num . -58))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . -100) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -100) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 4) (Expr Num . -31) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . LOAD) (Reg . 3) (Reg . 2) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . ADD) (Expr Num . -100) (Expr . SUB) (Expr Num . 79) (Reg . 2) (Stat . LOAD) (Reg . 0) (Expr Num . -51) (Stat . INPUT) (Reg . 0))
((Stat . LOAD) (Reg . 0) (Expr Num . -31) (Stat . OUTPUT) (Expr . DIV) (Reg . 0) (Expr Num . 7) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . -31) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -97) (Reg . 2) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -63) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . -100) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -57) (Expr Num . 16))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . -31) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -57) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . LOAD) (Reg . 0) (Expr Num . -96) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -57) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . -100) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -57) (Expr Num . 16))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 2) (Reg . 2) (Stat . LOAD) (Reg . 0) (Expr Num . -99) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . -31) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -62) (Expr Num . 16) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr Num . -52) (Expr Num . -99))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . ADD) (Expr Num . -25) (Expr Num . -93) (Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Reg . 0))
((Stat . OUTPUT) (Expr . MUL) (Expr Num . 29) (Expr Num . -58) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 69) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 0) (Expr Num . -94) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 2) (Expr Num . -31) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -57) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -68) (Reg . 2) (Stat . OUTPUT) (Reg . 2))
((Stat . OUTPUT) (Expr . MUL) (Expr Num . 29) (Expr Num . -64) (Stat . OUTPUT) (Expr Num . -93) (Stat . OUTPUT) (Reg . 2))
((Stat . INPUT) (Reg . 3) (Stat . LOAD) (Reg . 0) (Expr Num . -96) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -57) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . -31) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . -96) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . ADD) (Expr Num . -98) (Expr Num . -100) (Stat . LOAD) (Reg . 0) (Expr Num . -98) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -100) (Expr Num . 69) (Stat . OUTPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . -100))
((Stat . INPUT) (Reg . 1) (Stat . LOAD) (Reg . 4) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . -31) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -39) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . -100) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Reg . 3) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . -31) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -57) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Expr . MUL) (Expr . AND) (Expr Num . -62) (Expr Num . 85) (Expr Num . -91) (Expr Num . 88) (Stat . OUTPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -49) (Expr Num . 13) (Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr Num . -68) (Stat . LOAD) (Reg . 0) (Expr Num . -97))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Reg . 0) (Expr Num . 7) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . LOAD) (Reg . 0) (Expr Num . -100) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -100) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 79) (Reg . 2) (Stat . OUTPUT) (Expr Num . -61))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . -96) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -57) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . LOAD) (Reg . 0) (Expr Num . -97) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -57) (Expr Num . 16) (Stat . OUTPUT) (Reg . 2))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 79) (Reg . 2) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 29) (Expr Num . -54) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -98) (Expr Num . 13) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . -72) (Stat . LOAD) (Reg . 0) (Expr Num . -61) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . 16) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -57) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr Num . -100) (Expr Num . -99) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -100) (Expr Num . 16) (Stat . LOAD) (Reg . 0) (Expr Num . -97) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -57) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . ADD) (Expr Num . -100) (Expr Num . -97) (Stat . OUTPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -96) (Expr Num . 16))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . -96) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . LOAD) (Reg . 4) (Expr Num . 50) (Stat . OUTPUT) (Reg . 0))
((Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . 16) (Expr Num . 16) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -26) (Expr Num . 13) (Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . LOAD) (Reg . 0) (Expr Num . -49) (Stat . LOAD) (Reg . 0) (Expr Num . 29) (Stat . OUTPUT) (Reg . 0))
((Stat . LOAD) (Reg . 0) (Expr Num . -31) (Stat . LOAD) (Reg . 0) (Expr Num . -96) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -57) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . -49) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -89) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 29) (Expr Num . -29) (Stat . OUTPUT) (Expr Num . -57) (Stat . LOAD) (Reg . 0) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . -49) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -35) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . -100) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -77) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 4) (Expr Num . 16) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -57) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . DIV) (Reg . 0) (Expr Num . 7) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 29) (Expr Num . -58) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -99) (Reg . 2) (Stat . LOAD) (Reg . 2) (Expr . ADD) (Expr Num . 79) (Reg . 2))
((Stat . OUTPUT) (Expr . SUB) (Expr . SUB) (Expr Num . -100) (Expr . NOT) (Reg . 0) (Expr Num . 88) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 16) (Expr Num . 59) (Stat . LOAD) (Reg . 0) (Reg . 2) (Stat . INPUT) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Reg . 3) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 29) (Expr Num . -29))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -57) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . LOAD) (Reg . 0) (Expr Num . -58) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . LOAD) (Reg . 0) (Expr Num . -98))
((Stat . INPUT) (Reg . 2) (Stat . LOAD) (Reg . 0) (Expr Num . -31) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 29) (Expr Num . -58) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . 29) (Expr Num . -32))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -42) (Reg . 2) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -49) (Expr Num . 13) (Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Reg . 1))
((Stat . INPUT) (Reg . 1) (Stat . LOAD) (Reg . 1) (Expr Num . 38) (Stat . OUTPUT) (Expr . ADD) (Expr Num . -98) (Expr Num . -97) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 1) (Expr Num . -98) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr Num . -61))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . ADD) (Expr Num . -17) (Expr Num . -97) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -99) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -100) (Expr Num . 13) (Stat . INPUT) (Reg . 4) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 1) (Expr . ADD) (Expr Num . -4) (Expr Num . -97) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -57) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -57) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . -31) (Stat . OUTPUT) (Expr Num . -88))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . -31) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -57) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 79) (Reg . 2) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . 46) (Expr Num . -3) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . -96) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . -100) (Stat . OUTPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -57) (Expr Num . -31))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 2) (Expr Num . 89) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -17) (Expr Num . 16) (Stat . OUTPUT) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr . SUB) (Expr Num . -97) (Reg . 2) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 29) (Expr Num . 16) (Stat . OUTPUT) (Expr Num . -100) (Stat . OUTPUT) (Expr Num . 66))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -77) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Expr Num . 59) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . INPUT) (Reg . 2))
((Stat . INPUT) (Reg . 3) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -26) (Expr Num . 13) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . ADD) (Expr Num . -98) (Expr Num . -97) (Stat . LOAD) (Reg . 0) (Reg . 1) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . -98) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -49) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -98) (Expr Num . 13) (Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 79) (Reg . 2) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr Num . -98) (Expr Num . -97) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . SUB) (Expr . ADD) (Expr Num . -17) (Expr Num . -97) (Reg . 2) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -100) (Expr Num . 16) (Stat . OUTPUT) (Expr . MUL) (Expr . DIV) (Reg . 0) (Expr Num . 7) (Expr Num . 16))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -92) (Reg . 2) (Stat . OUTPUT) (Reg . 3))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -98) (Expr Num . 13) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 2) (Stat . LOAD) (Reg . 4) (Expr Num . 19) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . 79) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . SUB) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Reg . 0) (Stat . OUTPUT) (Reg . 3))
((Stat . INPUT) (Reg . 4) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr Num . -52) (Expr Num . -99) (Stat . OUTPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -26) (Expr Num . 13) (Stat . OUTPUT) (Expr Num . -100) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr Num . -79) (Expr . MUL) (Expr Num . -68) (Expr Num . -100) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -96) (Expr Num . 88))
((Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . SUB) (Expr . DIV) (Reg . 2) (Reg . 0) (Reg . 2) (Stat . OUTPUT) (Expr . ADD) (Expr Num . -17) (Expr Num . -97))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . -18))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 21) (Expr Num . 13) (Stat . LOAD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -66) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . -97) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -98) (Expr Num . 16))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -57) (Expr Num . 16) (Stat . OUTPUT) (Expr Num . -98))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Reg . 0) (Expr Num . 7) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Reg . 0) (Expr Num . 7) (Stat . OUTPUT) (Expr Num . -99) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Expr . ADD) (Expr Num . -25) (Expr Num . -93))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . 67) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -57) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 4) (Expr Num . -83) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 29) (Expr Num . -64))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . SUB) (Expr . DIV) (Reg . 0) (Reg . 0) (Reg . 2) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 2) (Stat . LOAD) (Reg . 0) (Expr Num . -57) (Stat . OUTPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . -31) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . OUTPUT) (Expr . MUL) (Expr Num . 29) (Expr Num . -58) (Stat . OUTPUT) (Expr Num . -98) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . 46) (Expr . ADD) (Expr Num . -99) (Expr Num . -93))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 79) (Reg . 2) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -96) (Expr Num . 88) (Stat . OUTPUT) (Expr . ADD) (Expr Num . -25) (Expr Num . -98) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Reg . 0) (Expr Num . 7) (Stat . OUTPUT) (Expr . OR) (Expr Num . 23) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Reg . 0) (Expr Num . 7) (Stat . OUTPUT) (Expr Num . -98))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 69) (Reg . 2) (Stat . LOAD) (Reg . 0) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . -31) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Reg . 0) (Expr Num . 7) (Stat . OUTPUT) (Expr Num . -93))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . -31) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -96) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -96) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . -100) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . -96) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -57) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -98) (Expr . SUB) (Expr Num . 79) (Reg . 2) (Stat . OUTPUT) (Expr Num . -98))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 1) (Expr Num . -31) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr . MUL) (Expr Num . -68) (Expr Num . 79) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . -99) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -64) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Reg . 0) (Expr Num . 7) (Stat . OUTPUT) (Expr Num . -99))
((Stat . LOAD) (Reg . 0) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 16) (Expr Num . 16) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -99) (Expr Num . 91) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . -81))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 79) (Reg . 2) (Stat . OUTPUT) (Expr Num . -61))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . -100) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -99) (Reg . 2) (Stat . OUTPUT) (Reg . 0))
((Stat . LOAD) (Reg . 2) (Expr Num . 7) (Stat . LOAD) (Reg . 0) (Expr Num . -99) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . -96) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -57) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . OUTPUT) (Expr Num . -100) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 29) (Expr Num . -58) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . SUB) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Reg . 2) (Stat . OUTPUT) (Expr Num . -64) (Stat . OUTPUT) (Reg . 2))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -26) (Expr Num . 13) (Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr Num . -99))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 79) (Reg . 2) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . -98) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -57) (Expr Num . 16) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -49) (Expr Num . 13) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . -31) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -98) (Expr . MUL) (Expr Num . -57) (Expr . SUB) (Expr Num . -96) (Expr Num . 88) (Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -62) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . -31) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -57) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Reg . 0) (Expr Num . 7) (Stat . OUTPUT) (Expr Num . 29) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . 79) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 2) (Expr . MUL) (Expr Num . -100) (Expr Num . 13) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . OUTPUT) (Expr . MUL) (Expr Num . -49) (Expr Num . 13) (Stat . OUTPUT) (Expr Num . -100) (Stat . OUTPUT) (Expr Num . -72) (Stat . OUTPUT) (Expr Num . -100))
((Stat . INPUT) (Reg . 3) (Stat . LOAD) (Reg . 0) (Expr Num . 67) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -57) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Expr Num . 59) (Stat . LOAD) (Reg . 2) (Reg . 3) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . LOAD) (Reg . 0) (Expr Num . -96) (Stat . OUTPUT) (Expr . ADD) (Expr Num . -100) (Expr Num . -97) (Stat . OUTPUT) (Reg . 4) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 79) (Reg . 2) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -96) (Expr Num . 88) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . ADD) (Expr Num . -58) (Expr Num . -100) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 29) (Expr Num . -58))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . SUB) (Expr . DIV) (Reg . 0) (Reg . 0) (Reg . 2) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . -99) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Reg . 1) (Expr Num . -10) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . -97) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -99) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Expr Num . -100) (Expr . NOT) (Reg . 4) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . -49) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -89) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 4) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -57) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . INPUT) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -93) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 2) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . LOAD) (Reg . 0) (Expr Num . -31) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -57) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 7) (Reg . 2) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . SUB) (Expr . MUL) (Expr Num . -57) (Expr Num . 16) (Reg . 2) (Stat . LOAD) (Reg . 0) (Expr Num . -92))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . -68) (Stat . OUTPUT) (Expr Num . -100) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . -99) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr . MUL) (Expr Num . -100) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . 46) (Expr Num . -3) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . -21) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . -91) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -57) (Expr Num . 16) (Stat . LOAD) (Reg . 0) (Expr Num . -96))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 79) (Reg . 2) (Stat . OUTPUT) (Expr . ADD) (Expr Num . -100) (Expr Num . -35))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . -31) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -99) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 79) (Reg . 0) (Stat . INPUT) (Reg . 2))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . LT) (Expr . MUL) (Reg . 0) (Expr Num . -91) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -96) (Expr Num . 88) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr Num . -57) (Stat . OUTPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 2) (Expr . ADD) (Expr Num . -98) (Expr Num . -41) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -57) (Expr Num . 16))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -99) (Expr Num . 59) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr . SUB) (Expr Num . -99) (Reg . 0) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Reg . 0) (Expr Num . 7) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . -100) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . NOT) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . SUB) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Reg . 2) (Stat . OUTPUT) (Reg . 2))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . -96) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -57) (Expr . MUL) (Expr Num . -57) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . -31) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -62) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . -100) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . SUB) (Expr . DIV) (Reg . 2) (Reg . 0) (Reg . 2) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 79) (Reg . 2) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . LOAD) (Reg . 0) (Expr Num . -49) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -89) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 9) (Expr Num . -100) (Stat . OUTPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . -100))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . -88) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -66) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr Num . 38) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -96) (Expr Num . 88) (Stat . OUTPUT) (Expr Num . -99))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 29) (Expr Num . -58) (Stat . LOAD) (Reg . 0) (Expr Num . -31) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . SUB) (Expr . DIV) (Reg . 2) (Reg . 0) (Reg . 2) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 79) (Reg . 2) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -26) (Expr Num . 13) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr Num . -29) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -57) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -57) (Expr Num . 16) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 16) (Expr Num . -58) (Stat . LOAD) (Reg . 0) (Expr Num . -100) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Reg . 0) (Expr Num . 7) (Stat . OUTPUT) (Expr Num . -57) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . ADD) (Expr Num . -17) (Expr . SUB) (Expr Num . -96) (Expr Num . 88) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr Num . -79) (Expr Num . -41) (Stat . INPUT) (Reg . 2))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr Num . -31) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . LOAD) (Reg . 4) (Expr Num . -43) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . -88) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -66) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . OUTPUT) (Expr . SUB) (Expr Num . -96) (Expr Num . 88) (Stat . OUTPUT) (Expr Num . -100) (Stat . OUTPUT) (Reg . 4) (Stat . OUTPUT) (Reg . 2))
((Stat . INPUT) (Reg . 2) (Stat . LOAD) (Reg . 0) (Expr Num . -63) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . LOAD) (Reg . 1) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 29) (Expr Num . -64) (Stat . OUTPUT) (Expr . OR) (Expr Num . 23) (Reg . 3))
((Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 29) (Expr Num . -58) (Stat . OUTPUT) (Expr Num . -80) (Stat . OUTPUT) (Reg . 0))
((Stat . LOAD) (Reg . 0) (Reg . 2) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -26) (Expr Num . 13) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . -31) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -62) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 2) (Expr Num . -77) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 79) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . LOAD) (Reg . 1) (Expr Num . 38) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 7) (Reg . 2) (Stat . OUTPUT) (Reg . 0))
((Stat . LOAD) (Reg . 0) (Expr Num . -31) (Stat . LOAD) (Reg . 2) (Expr Num . -100) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -89) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 29) (Expr Num . -58) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . -57) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . -72) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -77) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . OUTPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 2))
((Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . OUTPUT) (Reg . 0) (Stat . LOAD) (Reg . 2) (Expr . ADD) (Expr Num . 79) (Reg . 2) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -57) (Expr Num . 16))
((Stat . OUTPUT) (Expr Num . 29) (Stat . LOAD) (Reg . 0) (Expr Num . -25) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -57) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . -98) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . -100) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -58) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 4) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 79) (Reg . 2) (Stat . OUTPUT) (Reg . 2))
((Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . -88) (Stat . LOAD) (Reg . 0) (Expr . DIV) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . -98) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 29) (Expr Num . -58) (Stat . OUTPUT) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 1))
((Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . 16) (Expr Num . 16) (Stat . LOAD) (Reg . 0) (Expr Num . -49) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 3) (Stat . OUTPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -17) (Expr Num . 16) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -68) (Expr Num . 16))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 79) (Reg . 2) (Stat . OUTPUT) (Expr . DIV) (Reg . 2) (Reg . 0))
((Stat . OUTPUT) (Expr . MUL) (Expr Num . 29) (Expr Num . -58) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . -100) (Stat . INPUT) (Reg . 0))
((Stat . OUTPUT) (Expr . ADD) (Expr . SUB) (Expr Num . -100) (Expr . NOT) (Reg . 4) (Expr Num . -58) (Stat . OUTPUT) (Reg . 0) (Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -57) (Expr Num . 16) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . 46) (Expr Num . -3) (Stat . OUTPUT) (Reg . 0))
((Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -72) (Expr Num . 16) (Stat . LOAD) (Reg . 0) (Expr Num . -100) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 79) (Reg . 2) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . -72) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . OUTPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . -31) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . -100) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -68) (Expr Num . 16))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 29) (Expr Num . -32) (Stat . OUTPUT) (Expr Num . -57) (Stat . LOAD) (Reg . 0) (Reg . 3))
((Stat . INPUT) (Reg . 1) (Stat . LOAD) (Reg . 0) (Expr Num . -96) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -57) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 3) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -57) (Expr Num . 16) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -57) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 3) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr . MUL) (Expr Num . -89) (Expr Num . 16) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 4) (Expr Num . -96) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -57) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 29) (Expr Num . -58) (Stat . OUTPUT) (Expr Num . -80) (Stat . OUTPUT) (Reg . 0))
((Stat . OUTPUT) (Expr . MUL) (Expr Num . 29) (Expr Num . -32) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . -98) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 2) (Stat . LOAD) (Reg . 0) (Expr Num . -49) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . -49) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -89) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . OUTPUT) (Expr . DIV) (Reg . 0) (Expr Num . 7) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . -31) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -62) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -42) (Reg . 2) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . -31) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Expr Num . 79) (Reg . 2) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 2) (Stat . LOAD) (Reg . 4) (Expr Num . -96) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -57) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -89) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 79) (Reg . 2) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr Num . -79) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -25) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Reg . 0) (Expr Num . 7) (Stat . OUTPUT) (Reg . 1))
((Stat . INPUT) (Reg . 2) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr . SUB) (Expr Num . -99) (Reg . 2) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 4) (Expr Num . -31) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 3) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -57) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . OUTPUT) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 29) (Expr Num . -64) (Stat . OUTPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . -97))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -26) (Expr Num . 13) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 1) (Expr Num . -49) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . -31) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -57) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . -97) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -57) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr Num . 7) (Stat . LOAD) (Reg . 0) (Expr Num . -100) (Stat . OUTPUT) (Reg . 0))
((Stat . LOAD) (Reg . 0) (Expr Num . -31) (Stat . LOAD) (Reg . 0) (Expr Num . -49) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -89) (Expr Num . -100) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 2) (Stat . INPUT) (Reg . 0))
((Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr Num . -100) (Expr Num . -68) (Stat . OUTPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . ADD) (Expr Num . -17) (Expr . MUL) (Expr Num . 29) (Expr Num . -58) (Stat . LOAD) (Reg . 0) (Expr Num . 42) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 79) (Reg . 2) (Stat . LOAD) (Reg . 0) (Expr Num . 46))
((Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -89) (Expr Num . 88) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . -31) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr . MUL) (Expr Num . -89) (Expr Num . 16) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 79) (Reg . 2) (Stat . OUTPUT) (Reg . 3))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 79) (Reg . 2) (Stat . OUTPUT) (Expr Num . -4))
((Stat . OUTPUT) (Expr . MUL) (Expr . SUB) (Expr Num . 79) (Reg . 0) (Expr Num . -72) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . LOAD) (Reg . 0) (Expr Num . -49) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -26) (Expr Num . 13) (Stat . OUTPUT) (Reg . 2) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . -31) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -57) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Reg . 0) (Expr Num . 7) (Stat . OUTPUT) (Expr . OR) (Expr Num . 23) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 79) (Reg . 2) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . -31) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -97) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 3) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 3) (Expr Num . -89) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . -31) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 2) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . -99) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -57) (Reg . 4) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 79) (Reg . 2) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . -31) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -57) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . OUTPUT) (Expr . MUL) (Expr Num . -57) (Expr Num . 16) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0) (Stat . LOAD) (Reg . 3) (Expr Num . 19))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -57) (Expr Num . 16) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Reg . 2) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Expr Num . -57) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -57) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 4))
((Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . LOAD) (Reg . 0) (Expr Num . -31) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr . GT) (Reg . 0) (Reg . 1) (Reg . 2) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 79) (Reg . 2) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -57) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . ADD) (Expr Num . -17) (Expr Num . -99) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -49) (Expr Num . 13) (Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -100) (Expr Num . 13) (Stat . OUTPUT) (Expr . DIV) (Reg . 0) (Expr Num . 7) (Stat . OUTPUT) (Expr Num . -100))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . -31) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -57) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 79) (Reg . 2) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . ADD) (Expr Num . -64) (Expr Num . -99) (Stat . LOAD) (Reg . 0) (Expr Num . -88) (Stat . OUTPUT) (Expr Num . -99))
((Stat . OUTPUT) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -89) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr . GT) (Reg . 4) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr . SUB) (Expr Num . 79) (Reg . 2) (Expr Num . 16) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 3))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 79) (Reg . 2) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . 13) (Expr Num . 16) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -58) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -57) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . 46) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -97) (Reg . 2) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . -100) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -57) (Expr Num . 16))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Expr Num . 59) (Stat . LOAD) (Reg . 2) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . ADD) (Expr Num . -100) (Expr Num . -97) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Expr Num . -20) (Expr Num . -100) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -77) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . LOAD) (Reg . 1) (Reg . 1) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 79) (Reg . 2) (Stat . OUTPUT) (Reg . 3))
((Stat . LOAD) (Reg . 0) (Expr Num . -68) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . -31) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -100) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 29) (Expr Num . -32) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 29) (Expr Num . -56))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 79) (Reg . 2) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -57) (Expr Num . 16))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . -100) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -49) (Expr Num . 13) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . -88) (Stat . LOAD) (Reg . 0) (Expr Num . -100) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . -31) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -57) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 79) (Reg . 2) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -57) (Expr Num . 16))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 79) (Reg . 2) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . -99) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 9) (Expr Num . -58) (Stat . OUTPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . -100))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Reg . 0) (Expr Num . 7) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 16))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -97) (Reg . 2) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . ADD) (Expr Num . -100) (Expr Num . -97) (Stat . INPUT) (Reg . 2))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . -99) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -99) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -99) (Expr Num . 59))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Expr Num . 88) (Stat . OUTPUT) (Expr . GT) (Reg . 4) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . 46) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . LOAD) (Reg . 0) (Expr Num . -68) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 29) (Expr . DIV) (Reg . 0) (Expr Num . 7) (Stat . OUTPUT) (Expr Num . -49))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . 16) (Expr Num . 16) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . -100) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . -31) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . 79) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Reg . 0) (Expr Num . 7) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Reg . 0) (Expr Num . 7) (Stat . OUTPUT) (Reg . 0))
((Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . -97) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . ADD) (Expr Num . -100) (Expr . MUL) (Expr Num . -49) (Expr Num . 13) (Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . -100) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . OUTPUT) (Expr . ADD) (Expr Num . -100) (Expr Num . -97) (Stat . OUTPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . -96) (Stat . LOAD) (Reg . 0) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . -96) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -90) (Expr Num . 91) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . -68) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . ADD) (Expr Num . -100) (Expr Num . -97) (Stat . LOAD) (Reg . 0) (Expr Num . -49) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . -31) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -57) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . LOAD) (Reg . 4) (Expr . MUL) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Expr Num . -100) (Stat . OUTPUT) (Expr Num . -100) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 79) (Reg . 2) (Stat . INPUT) (Reg . 0))
((Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 2) (Stat . OUTPUT) (Reg . 0))
((Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Expr . MUL) (Expr . MUL) (Expr Num . 46) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Expr Num . -96) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . OUTPUT) (Reg . 0) (Stat . LOAD) (Reg . 2) (Expr Num . -99) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . 7) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -100) (Expr Num . 13) (Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Reg . 0))
((Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -89) (Expr Num . 16) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -100) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . OUTPUT) (Expr . ADD) (Expr Num . -73) (Expr Num . -97) (Stat . OUTPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . LOAD) (Reg . 2) (Expr . ADD) (Expr Num . 79) (Reg . 2))
((Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -89) (Expr Num . 16) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -57) (Expr Num . 16))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 2) (Reg . 2) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . LOAD) (Reg . 0) (Reg . 0) (Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . SUB) (Expr . MUL) (Expr Num . -31) (Expr Num . 16) (Expr Num . -97) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 40) (Reg . 2) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . -31) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -100) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . -31) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . SUB) (Expr . DIV) (Reg . 2) (Reg . 0) (Reg . 2) (Stat . OUTPUT) (Expr Num . -98))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 79) (Reg . 2) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 2) (Reg . 2) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -26) (Expr Num . 19) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Reg . 0))
((Stat . OUTPUT) (Expr . ADD) (Expr Num . -100) (Expr . MUL) (Expr Num . -49) (Expr Num . 13) (Stat . OUTPUT) (Expr Num . -100) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 79) (Reg . 2))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 79) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 79) (Reg . 2) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -89) (Expr Num . 88) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . LOAD) (Reg . 0) (Expr Num . -31) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -57) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . SUB) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Reg . 2) (Stat . LOAD) (Reg . 4) (Expr Num . -71))
((Stat . OUTPUT) (Expr . MUL) (Expr Num . -100) (Expr Num . 13) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . -58) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 69) (Reg . 2) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -92) (Reg . 2) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . LOAD) (Reg . 4) (Expr Num . 50) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Reg . 0) (Expr Num . 7) (Stat . OUTPUT) (Expr Num . -96) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -93) (Expr Num . -68) (Stat . OUTPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . -31) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 3))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -26) (Expr Num . 13) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . OUTPUT) (Expr . ADD) (Expr Num . -98) (Expr Num . -91) (Stat . OUTPUT) (Expr Num . 16) (Stat . OUTPUT) (Expr Num . 64) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . -57) (Stat . OUTPUT) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -26) (Expr Num . 13) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . -100))
((Stat . OUTPUT) (Expr . MUL) (Expr Num . 29) (Expr Num . -58) (Stat . OUTPUT) (Expr Num . -98) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -49) (Expr . SUB) (Expr Num . 79) (Reg . 2))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -84) (Expr Num . -96) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -96) (Expr Num . -3) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 4) (Expr Num . -100) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -57) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . OUTPUT) (Expr . ADD) (Expr Num . -97) (Expr Num . -97) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Expr Num . -100) (Expr . NOT) (Reg . 4) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . ADD) (Expr Num . -100) (Expr Num . -100) (Stat . OUTPUT) (Reg . 0) (Stat . OUTPUT) (Expr . ADD) (Expr Num . -99) (Expr Num . -57))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -57) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . LOAD) (Reg . 0) (Expr Num . -31) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr Num . 19) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . LOAD) (Reg . 1) (Expr Num . 38) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . SUB) (Expr . DIV) (Reg . 0) (Reg . 0) (Reg . 2) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -26) (Expr Num . 13) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -100) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . 46) (Expr Num . -3) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -98) (Expr Num . 13))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . -98) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 69) (Reg . 2) (Stat . LOAD) (Reg . 0) (Expr Num . -31))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 79) (Reg . 2) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr Num . -68) (Stat . OUTPUT) (Reg . 0))
((Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . MUL) (Expr Num . -26) (Expr Num . 16) (Expr . LT) (Reg . 0) (Expr Num . 7) (Stat . LOAD) (Reg . 3) (Expr Num . -10) (Stat . OUTPUT) (Expr . DIV) (Reg . 0) (Expr Num . 7) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Expr Num . -28) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . -96) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 3) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Expr Num . -100) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -42) (Reg . 2) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 29) (Expr Num . -58))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . LOAD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . -49) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . -88) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -66) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -93) (Expr Num . 16) (Stat . LOAD) (Reg . 3) (Reg . 1) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 3) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . OUTPUT) (Expr . SUB) (Expr Num . 79) (Reg . 2) (Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 3) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . ADD) (Expr Num . -57) (Expr Num . -100) (Stat . OUTPUT) (Reg . 0) (Stat . LOAD) (Reg . 3) (Reg . 2))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 79) (Reg . 2) (Stat . OUTPUT) (Reg . 3))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . ADD) (Expr Num . -100) (Expr Num . -97) (Stat . LOAD) (Reg . 0) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . LT) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 79) (Reg . 2) (Stat . OUTPUT) (Reg . 0))
((Stat . LOAD) (Reg . 0) (Expr Num . -97) (Stat . LOAD) (Reg . 4) (Expr Num . -49) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -99) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 4) (Expr . SUB) (Expr Num . 79) (Reg . 2) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr . MUL) (Expr Num . -57) (Expr Num . 16) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 2) (Expr Num . -10) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 79) (Reg . 2) (Stat . INPUT) (Reg . 2))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . -31) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 29) (Expr Num . -32) (Stat . OUTPUT) (Expr Num . -57) (Stat . LOAD) (Reg . 1) (Reg . 0))
((Stat . OUTPUT) (Expr Num . -57) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 29) (Expr Num . -64) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -31) (Expr Num . -58) (Stat . OUTPUT) (Expr Num . -95) (Stat . OUTPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 29) (Expr Num . -58) (Stat . OUTPUT) (Expr . ADD) (Expr Num . -25) (Expr Num . -3) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 79) (Reg . 2) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr . MUL) (Expr Num . 29) (Expr Num . -58) (Expr Num . 59) (Stat . OUTPUT) (Expr Num . -100) (Stat . OUTPUT) (Expr Num . -100))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr Num . 79) (Stat . INPUT) (Reg . 2))
((Stat . LOAD) (Reg . 0) (Expr . SUB) (Expr . DIV) (Reg . 0) (Reg . 0) (Reg . 2) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Expr Num . 59) (Stat . LOAD) (Reg . 2) (Reg . 3) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . -99) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . LOAD) (Reg . 2) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -96) (Expr Num . 88) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -26) (Expr Num . 13))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . ADD) (Expr Num . -99) (Expr Num . -57) (Stat . OUTPUT) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 79) (Reg . 2) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -66) (Reg . 2) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -98) (Expr Num . 13) (Stat . OUTPUT) (Expr Num . -100) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . LOAD) (Reg . 0) (Reg . 2) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 2) (Stat . LOAD) (Reg . 0) (Expr Num . -31) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . LOAD) (Reg . 0) (Expr Num . -31) (Stat . LOAD) (Reg . 0) (Expr Num . -98) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 79) (Reg . 2) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -26) (Expr Num . 13) (Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr Num . -100))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . OUTPUT) (Reg . 0) (Stat . LOAD) (Reg . 4) (Expr Num . -31) (Stat . LOAD) (Reg . 0) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -100) (Expr Num . 16) (Stat . OUTPUT) (Expr Num . -80) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . -100) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -99) (Expr Num . 59))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -26) (Expr Num . 13) (Stat . OUTPUT) (Expr Num . -100) (Stat . OUTPUT) (Reg . 0))
((Stat . OUTPUT) (Expr . MUL) (Expr Num . -100) (Expr Num . 13) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr . ADD) (Expr Num . -17) (Expr Num . -97) (Expr Num . -58) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -99) (Reg . 2) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 2) (Reg . 2) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . SUB) (Expr . SUB) (Expr Num . 79) (Reg . 2) (Reg . 2) (Stat . LOAD) (Reg . 0) (Expr Num . 7))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 79) (Reg . 2) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -100) (Expr Num . 13) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 2) (Stat . LOAD) (Reg . 0) (Expr Num . -63) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . LOAD) (Reg . 0) (Expr Num . -83) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . LOAD) (Reg . 0) (Expr Num . -96) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 79) (Reg . 2) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -57) (Expr Num . 16))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 2) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 79) (Reg . 2) (Stat . OUTPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -49) (Expr Num . 13) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . 79) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 1) (Expr Num . 38) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Expr . ADD) (Expr . MUL) (Expr Num . 29) (Expr Num . -29) (Expr Num . -100))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . -31) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -57) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 79) (Reg . 2) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . 79) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -49) (Expr Num . 13))
((Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 79) (Reg . 2) (Stat . OUTPUT) (Expr Num . -61))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Expr . ADD) (Expr Num . -25) (Expr Num . -98) (Stat . OUTPUT) (Reg . 4) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -99) (Expr Num . 59))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -98) (Reg . 2) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . -31) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -57) (Expr Num . -57) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . ADD) (Expr . LT) (Expr Num . 13) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . ADD) (Expr Num . -100) (Expr . MUL) (Expr Num . -57) (Expr Num . 16) (Stat . LOAD) (Reg . 0) (Expr Num . -68) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . SUB) (Expr . DIV) (Reg . 2) (Reg . 0) (Reg . 2) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 3) (Expr Num . -31) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Expr . MUL) (Reg . 3) (Expr Num . -72))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . ADD) (Expr Num . -100) (Expr Num . -97) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -57) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . -88) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -66) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . LOAD) (Reg . 0) (Expr Num . -31) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 29) (Expr Num . -64) (Stat . OUTPUT) (Expr Num . -98))
((Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -57) (Reg . 2) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . LOAD) (Reg . 0) (Expr Num . -31) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . OUTPUT) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 29) (Expr Num . -32) (Stat . OUTPUT) (Expr Num . -57) (Stat . LOAD) (Reg . 1) (Reg . 3))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -98) (Expr . SUB) (Expr Num . 79) (Reg . 2) (Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr Num . -100))
((Stat . OUTPUT) (Expr Num . -68) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . -72) (Stat . OUTPUT) (Expr Num . -100))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -98) (Expr Num . 13) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 79) (Reg . 2) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 79) (Reg . 2) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 3) (Expr Num . -100) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -62) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -57) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Reg . 0) (Expr Num . 7) (Stat . OUTPUT) (Expr . NOT) (Reg . 4) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 2) (Expr . ADD) (Expr Num . -25) (Expr Num . -57) (Stat . OUTPUT) (Expr Num . -68) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . LOAD) (Reg . 2) (Expr . MUL) (Expr Num . -100) (Expr Num . 13) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . -96) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -100) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . -49) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -89) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Reg . 0) (Expr Num . 7) (Stat . OUTPUT) (Expr Num . 69) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -96) (Expr Num . 88) (Stat . OUTPUT) (Expr . GT) (Reg . 0) (Reg . 1))
((Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr Num . -52) (Expr Num . -99) (Stat . LOAD) (Reg . 0) (Expr Num . -31) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . -31) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Expr Num . 79) (Reg . 2))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 79) (Reg . 2) (Stat . INPUT) (Reg . 0))
((Stat . OUTPUT) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 79) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 29) (Expr Num . -58) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -68) (Expr Num . 16))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 79) (Reg . 2) (Stat . LOAD) (Reg . 0) (Expr Num . 50))
((Stat . OUTPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . -100) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 2))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -66) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Expr Num . -100) (Expr Num . -100) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -57) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -99) (Expr Num . 59))
((Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 79) (Reg . 2) (Stat . INPUT) (Reg . 2))
((Stat . INPUT) (Reg . 2) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Expr Num . -100) (Expr Num . -68) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . -31) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 4) (Stat . LOAD) (Reg . 2) (Expr Num . -95))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . SUB) (Expr . ADD) (Expr Num . -100) (Expr Num . -35) (Reg . 2) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 79) (Reg . 2) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -42) (Reg . 2) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . 59) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -89) (Expr Num . 88))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 79) (Reg . 2) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -26) (Expr Num . 13) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Expr Num . -57))
((Stat . LOAD) (Reg . 0) (Expr Num . -49) (Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 29) (Expr Num . -58) (Stat . OUTPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Expr Num . 59) (Stat . LOAD) (Reg . 2) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . -98) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -97) (Reg . 2) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . ADD) (Expr Num . -17) (Expr Num . -97) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 79) (Reg . 2) (Stat . OUTPUT) (Expr Num . -4))
((Stat . INPUT) (Reg . 2) (Stat . LOAD) (Reg . 0) (Expr Num . -49) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 2) (Expr . MUL) (Expr Num . -100) (Expr Num . 13) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -96) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 79) (Reg . 0) (Stat . OUTPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 29) (Expr Num . -29) (Stat . OUTPUT) (Expr . ADD) (Expr Num . -31) (Expr Num . -97) (Stat . LOAD) (Reg . 0) (Reg . 3))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . 16) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . LOAD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . -72) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -77) (Expr Num . 16) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -68) (Expr Num . 16))
((Stat . INPUT) (Reg . 4) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 79) (Reg . 2) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -99) (Reg . 2) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . OUTPUT) (Expr . ADD) (Expr Num . -100) (Expr Num . -97) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 3))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 2) (Expr Num . -100))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 29) (Expr Num . -58) (Stat . OUTPUT) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . -31) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -57) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . OUTPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . ADD) (Expr Num . -17) (Expr . MUL) (Expr Num . -49) (Expr Num . 13) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -57) (Expr . MUL) (Expr Num . -26) (Expr Num . 13) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 79) (Reg . 2) (Stat . OUTPUT) (Expr Num . -100))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . -99) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -57) (Expr Num . 16) (Stat . OUTPUT) (Expr Num . -80) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Reg . 4) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 79) (Reg . 2) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -99) (Expr Num . 59))
((Stat . OUTPUT) (Expr . MUL) (Expr Num . 29) (Expr Num . -58) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -42) (Expr Num . 95) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . -49) (Stat . LOAD) (Reg . 0) (Expr Num . 79) (Stat . OUTPUT) (Reg . 0))
((Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Expr . ADD) (Expr Num . -98) (Expr Num . -97) (Stat . LOAD) (Reg . 0) (Expr Num . -72) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 3) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . -31) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . LOAD) (Reg . 0) (Expr Num . -31) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . LOAD) (Reg . 4) (Expr Num . 79) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 29) (Expr Num . -29) (Stat . OUTPUT) (Expr Num . -57) (Stat . LOAD) (Reg . 0) (Reg . 3))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -75) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -99) (Expr Num . 59) (Stat . LOAD) (Reg . 3) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Reg . 0) (Expr Num . 7) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . -100) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -57) (Expr Num . 16))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 79) (Reg . 0) (Stat . OUTPUT) (Reg . 3))
((Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -57) (Expr Num . 16) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 79) (Reg . 2) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . ADD) (Expr Num . -17) (Expr . ADD) (Expr Num . -100) (Expr Num . -100) (Stat . OUTPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -96) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . OUTPUT) (Expr . MUL) (Expr Num . -49) (Expr Num . 13) (Stat . OUTPUT) (Expr Num . 16) (Stat . OUTPUT) (Expr Num . -72) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -89) (Expr Num . 16))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -100) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . OUTPUT) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . SUB) (Expr . DIV) (Reg . 0) (Reg . 0) (Reg . 1) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -96) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 79) (Reg . 2) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . -31) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 3) (Expr Num . -100) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 4) (Expr Num . -100) (Stat . LOAD) (Reg . 0) (Expr . OR) (Expr Num . -57) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . -100) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . ADD) (Expr Num . -97) (Expr Num . -100) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . -99))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 79) (Reg . 2) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 79) (Reg . 2) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . LOAD) (Reg . 0) (Expr Num . -57) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . -31) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -25) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Reg . 0) (Expr Num . 7) (Stat . OUTPUT) (Expr . OR) (Expr Num . 23) (Reg . 0) (Stat . INPUT) (Reg . 2))
((Stat . OUTPUT) (Expr . ADD) (Expr Num . -98) (Expr Num . -97) (Stat . OUTPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . LT) (Expr . MUL) (Reg . 0) (Expr Num . -91) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -96) (Expr Num . 88) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -56) (Expr Num . 16))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 4) (Expr Num . -57) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr Num . -17) (Expr Num . -97) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 79) (Reg . 2) (Stat . OUTPUT) (Expr Num . -31))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -58) (Expr Num . 13) (Stat . OUTPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -57) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . SUB) (Expr . DIV) (Reg . 0) (Reg . 0) (Reg . 2) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -26) (Expr Num . 13) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . 46) (Expr . MUL) (Reg . 2) (Expr Num . -100))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 1) (Stat . INPUT) (Reg . 2))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -57) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 1) (Expr . ADD) (Expr Num . -79) (Expr Num . -41) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -57) (Expr Num . 16) (Stat . OUTPUT) (Expr Num . -80) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 2) (Expr Num . 79) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -57) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . OUTPUT) (Expr . MUL) (Expr Num . 29) (Expr Num . -64) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Expr Num . -80) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -100) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . SUB) (Expr . DIV) (Reg . 2) (Reg . 0) (Reg . 2) (Stat . OUTPUT) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 69) (Reg . 2) (Stat . INPUT) (Reg . 0))
((Stat . OUTPUT) (Expr . SUB) (Expr Num . 79) (Reg . 2) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -49) (Expr Num . 13) (Stat . OUTPUT) (Reg . 0))
((Stat . OUTPUT) (Expr . SUB) (Expr Num . -96) (Expr Num . 88) (Stat . OUTPUT) (Expr Num . -98) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -97) (Reg . 2))
((Stat . INPUT) (Reg . 4) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 79) (Reg . 2) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . -99) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 2) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr Num . -52) (Expr Num . -99) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -57) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 3) (Stat . LOAD) (Reg . 1) (Expr Num . 38) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 79) (Reg . 2) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 79) (Reg . 2) (Stat . OUTPUT) (Expr . ADD) (Expr . ADD) (Expr Num . -52) (Expr Num . -99) (Expr Num . -97))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 79) (Reg . 2) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr Num . 16) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 2) (Expr Num . -94) (Stat . OUTPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . LOAD) (Reg . 0) (Expr . SUB) (Expr Num . 79) (Reg . 2) (Stat . OUTPUT) (Expr . ADD) (Expr Num . -97) (Expr Num . -97) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 29) (Expr Num . -58) (Stat . OUTPUT) (Expr Num . 23) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . 16) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 1) (Expr Num . 38) (Stat . OUTPUT) (Expr . ADD) (Expr Num . -98) (Expr Num . -97) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . -100) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 2))
((Stat . OUTPUT) (Expr . MUL) (Expr Num . -35) (Expr Num . 13) (Stat . LOAD) (Reg . 0) (Expr Num . -96) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -49) (Expr Num . 13) (Stat . INPUT) (Reg . 4) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . -68))
((Stat . OUTPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . -100) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . OUTPUT) (Expr Num . 16) (Stat . OUTPUT) (Expr Num . -100) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 4) (Expr Num . -96) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr . MUL) (Expr Num . -57) (Expr Num . 16) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . -96) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 9) (Expr . SUB) (Expr Num . 79) (Reg . 2) (Stat . OUTPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . -100))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 79) (Reg . 2) (Stat . OUTPUT) (Reg . 3))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -100) (Expr Num . 16) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr Num . -29) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -57) (Reg . 2) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . ADD) (Expr Num . -25) (Expr Num . -93) (Stat . OUTPUT) (Expr Num . -60))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 1) (Expr Num . 38) (Stat . OUTPUT) (Expr . ADD) (Expr Num . -98) (Expr Num . -97) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 4) (Expr Num . 19) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . -31) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Reg . 0) (Expr Num . 7) (Stat . OUTPUT) (Expr Num . 79))
((Stat . OUTPUT) (Expr . MUL) (Expr Num . -49) (Expr Num . 13) (Stat . OUTPUT) (Expr Num . -68) (Stat . OUTPUT) (Expr Num . -100) (Stat . OUTPUT) (Reg . 0))
((Stat . OUTPUT) (Expr . MUL) (Expr Num . -49) (Expr Num . 13) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -42) (Expr Num . 59) (Stat . LOAD) (Reg . 3) (Reg . 3) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -57) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Expr . MUL) (Expr . MUL) (Expr Num . 46) (Expr Num . -3) (Expr Num . 13) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Expr . MUL) (Expr . AND) (Expr Num . -62) (Expr Num . 85) (Expr Num . -91) (Expr Num . 88) (Stat . OUTPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -57) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 3) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Expr Num . -96) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 2) (Stat . LOAD) (Reg . 0) (Expr Num . -31) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . -95) (Stat . OUTPUT) (Reg . 4))
((Stat . OUTPUT) (Expr Num . 88) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 79) (Reg . 2) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 79) (Reg . 2) (Stat . OUTPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . -49) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 3) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -57) (Expr Num . 16) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 2) (Reg . 2) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr Num . -64) (Expr Num . -99) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . SUB) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Reg . 2) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . -100) (Stat . OUTPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . OUTPUT) (Expr . MUL) (Expr Num . 29) (Expr Num . -58) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -42) (Expr Num . 59) (Stat . INPUT) (Reg . 0))
((Stat . OUTPUT) (Expr . MUL) (Expr Num . -49) (Expr Num . -49) (Stat . OUTPUT) (Expr Num . -100) (Stat . OUTPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . -100))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 69) (Reg . 2) (Stat . OUTPUT) (Reg . 3))
((Stat . INPUT) (Reg . 2) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Expr Num . -100) (Expr Num . -68) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 29) (Expr Num . -64) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . -100) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -57) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . 46) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . OUTPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -26) (Expr Num . 13) (Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 2) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -63) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -99) (Reg . 2) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr . ADD) (Expr Num . -4) (Expr Num . -97) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Expr Num . 59) (Stat . LOAD) (Reg . 4) (Expr . LT) (Expr . MUL) (Reg . 0) (Expr Num . -91) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 2) (Stat . LOAD) (Reg . 0) (Expr Num . -68))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 79) (Reg . 2) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -97) (Reg . 2) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Reg . 0) (Expr Num . 7) (Stat . OUTPUT) (Expr . OR) (Expr Num . 23) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr Num . -97) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -100) (Expr Num . 13) (Stat . LOAD) (Reg . 0) (Expr Num . -31) (Stat . INPUT) (Reg . 2))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -99) (Expr Num . 88) (Stat . INPUT) (Reg . 0))
((Stat . OUTPUT) (Expr . MUL) (Expr Num . -100) (Expr Num . 16) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . SUB) (Expr . DIV) (Reg . 2) (Reg . 0) (Reg . 2) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . 13) (Expr Num . -3) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -26) (Expr Num . 13) (Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . -100) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -99) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . ADD) (Expr Num . -100) (Expr Num . -99) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . -49) (Stat . OUTPUT) (Reg . 4) (Stat . LOAD) (Reg . 2) (Expr Num . -95))
((Stat . INPUT) (Reg . 4) (Stat . LOAD) (Reg . 0) (Expr Num . -96) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -57) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . -100) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -57) (Reg . 2) (Stat . OUTPUT) (Reg . 0))
((Stat . LOAD) (Reg . 0) (Reg . 0) (Stat . LOAD) (Reg . 4) (Expr . MUL) (Expr Num . -26) (Expr Num . 13) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -99) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Reg . 0) (Expr Num . 7) (Stat . OUTPUT) (Expr Num . -93))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 2) (Reg . 2) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . LOAD) (Reg . 0) (Expr Num . 79) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Expr Num . -100) (Expr . NOT) (Reg . 4) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . -98) (Stat . LOAD) (Reg . 1) (Expr . MUL) (Expr Num . -57) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 16) (Expr Num . -64) (Stat . OUTPUT) (Expr Num . -29))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . -88) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -66) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . SUB) (Expr . DIV) (Reg . 2) (Reg . 0) (Reg . 2) (Stat . OUTPUT) (Expr Num . -98))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -96) (Expr Num . 88) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . LOAD) (Reg . 3) (Expr Num . -10) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -57) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 79) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 79) (Reg . 2) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Reg . 0) (Expr Num . 7) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -42) (Reg . 2) (Stat . OUTPUT) (Expr . ADD) (Expr . MUL) (Expr Num . -68) (Expr . ADD) (Expr Num . -25) (Expr Num . -100) (Expr Num . -97))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 29) (Expr Num . -58) (Stat . OUTPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . -100))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . -49) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . -49) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . ADD) (Expr Num . -17) (Expr . MUL) (Expr Num . 29) (Expr Num . -58) (Stat . LOAD) (Reg . 0) (Expr Num . -98) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 79) (Reg . 2) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . -96) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -100) (Expr Num . 79) (Stat . OUTPUT) (Reg . 0))
((Stat . OUTPUT) (Expr . SUB) (Expr Num . -96) (Expr Num . 88) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 2))
((Stat . INPUT) (Reg . 1) (Stat . LOAD) (Reg . 0) (Expr Num . -88) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 4) (Stat . OUTPUT) (Expr Num . 59))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . -31) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . AND) (Expr Num . -68) (Expr . SUB) (Expr Num . -99) (Reg . 2) (Stat . OUTPUT) (Reg . 0))
((Stat . OUTPUT) (Expr . SUB) (Expr Num . -99) (Reg . 2) (Stat . LOAD) (Reg . 0) (Expr Num . -96) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -57) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . -71) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 3) (Stat . OUTPUT) (Expr . ADD) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Expr Num . -97) (Stat . OUTPUT) (Reg . 4) (Stat . OUTPUT) (Expr Num . -98))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -57) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -99) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -100) (Expr . MUL) (Expr Num . -100) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . LOAD) (Reg . 0) (Expr Num . -88) (Stat . LOAD) (Reg . 0) (Expr Num . -31) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . ADD) (Expr . MUL) (Expr Num . -57) (Expr Num . 16) (Expr Num . -41) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -42) (Expr Num . 59))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 16) (Expr Num . -58) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr . ADD) (Expr Num . -25) (Expr . MUL) (Expr Num . 29) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . LOAD) (Reg . 3) (Reg . 2) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . -21) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . LOAD) (Reg . 0) (Expr Num . -31))
((Stat . LOAD) (Reg . 0) (Expr Num . -100) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . OUTPUT) (Expr . ADD) (Expr Num . -17) (Expr . SUB) (Expr Num . -96) (Expr Num . 88) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . LOAD) (Reg . 4) (Expr . ADD) (Expr Num . -17) (Expr Num . -99) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 79) (Reg . 2) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . -97) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -57) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . ADD) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Expr Num . -93) (Stat . LOAD) (Reg . 4) (Expr . DIV) (Reg . 0) (Reg . 4) (Stat . OUTPUT) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . -31) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . OUTPUT) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . LOAD) (Reg . 0) (Expr Num . -49) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -89) (Expr Num . 16) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 29) (Expr Num . 13))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . -31) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . INPUT) (Reg . 2))
((Stat . INPUT) (Reg . 4) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 79) (Reg . 2) (Stat . OUTPUT) (Expr . ADD) (Expr Num . -100) (Expr Num . -100))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Expr Num . -100) (Expr . NOT) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -42) (Reg . 2) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 29) (Expr Num . -58) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 4) (Expr Num . -96) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -57) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 2) (Stat . LOAD) (Reg . 0) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . -96) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -57) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . -100) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 3) (Expr Num . 19) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 29) (Expr Num . -58) (Stat . OUTPUT) (Expr Num . -100) (Stat . OUTPUT) (Reg . 0))
((Stat . OUTPUT) (Expr . SUB) (Expr Num . -96) (Expr Num . 88) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -96) (Expr Num . 88) (Stat . LOAD) (Reg . 4) (Expr Num . -43))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Expr Num . -100) (Expr . NOT) (Reg . 4) (Stat . OUTPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -57) (Expr Num . 16) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -40) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -57) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 3) (Stat . OUTPUT) (Expr Num . 50) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -49) (Expr Num . 13) (Stat . OUTPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 3) (Stat . OUTPUT) (Expr . ADD) (Expr . ADD) (Expr Num . -25) (Expr Num . -100) (Expr Num . -97) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -99) (Reg . 2) (Stat . OUTPUT) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -99) (Expr Num . 16) (Stat . OUTPUT) (Reg . 2))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 79) (Reg . 2) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . -88) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr . AND) (Expr Num . -100) (Expr . NOT) (Reg . 0) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 79) (Reg . 2) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -100) (Expr Num . 16) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -96) (Expr Num . 16))
((Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -68) (Expr . MUL) (Expr Num . -57) (Expr Num . 16) (Stat . OUTPUT) (Expr Num . -80) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 2) (Expr Num . -57) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -57) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 2) (Stat . LOAD) (Reg . 0) (Expr Num . 38) (Stat . OUTPUT) (Expr . ADD) (Expr Num . -98) (Expr Num . -97) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . 16) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . -100) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . LOAD) (Reg . 3) (Reg . 2) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -57) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr . ADD) (Expr Num . -68) (Expr . MUL) (Expr Num . -57) (Expr Num . 16) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . -95) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr . SUB) (Expr . ADD) (Expr Num . -100) (Expr . MUL) (Expr Num . -49) (Expr Num . 13) (Expr Num . 59) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Reg . 0) (Expr Num . 7) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . -100) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -57) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -96) (Expr Num . 16) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -57) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr Num . 7) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . -31) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -57) (Expr Num . -68) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -100) (Expr Num . 13))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Expr Num . -80) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . -100) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -57) (Expr Num . 16))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . -96) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -57) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 69) (Reg . 2) (Stat . INPUT) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 29) (Expr Num . -54) (Stat . LOAD) (Reg . 0) (Expr Num . -96) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 3) (Stat . LOAD) (Reg . 0) (Expr Num . -96) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -57) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 3) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -57) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 79) (Reg . 2) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . -64) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . ADD) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Expr Num . -99) (Stat . LOAD) (Reg . 3) (Reg . 1) (Stat . OUTPUT) (Expr Num . -100))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . SUB) (Expr . DIV) (Reg . 2) (Reg . 0) (Reg . 2) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . -77) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -57) (Expr Num . 16) (Stat . OUTPUT) (Reg . 2) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -26) (Expr Num . 13) (Stat . OUTPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . ADD) (Expr Num . -17) (Expr Num . -97) (Stat . OUTPUT) (Reg . 4) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . -96) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -57) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Reg . 0) (Expr Num . 7) (Stat . OUTPUT) (Expr Num . -93))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Reg . 0) (Expr Num . 7) (Stat . OUTPUT) (Expr . OR) (Expr Num . 23) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 3) (Stat . LOAD) (Reg . 3) (Expr . MUL) (Expr Num . -98) (Expr Num . 16) (Stat . OUTPUT) (Reg . 3))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . -31) (Stat . LOAD) (Reg . 0) (Expr Num . -68) (Stat . INPUT) (Reg . 2))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . -88) (Stat . LOAD) (Reg . 0) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . -49) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . OUTPUT) (Expr . MUL) (Expr Num . -49) (Expr Num . 13) (Stat . OUTPUT) (Expr Num . -96) (Stat . OUTPUT) (Expr Num . -100) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . LOAD) (Reg . 0) (Expr Num . -100) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -100) (Expr Num . 16) (Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . -49) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Expr . DIV) (Reg . 2) (Reg . 0) (Reg . 2) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . -31) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -57) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -100) (Expr Num . 13) (Stat . OUTPUT) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 2) (Stat . LOAD) (Reg . 2) (Expr Num . -31) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -99) (Expr Num . 16) (Stat . OUTPUT) (Expr . DIV) (Reg . 0) (Expr Num . 7) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr . SUB) (Expr Num . -100) (Reg . 2) (Stat . INPUT) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . -25) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -57) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . LOAD) (Reg . 0) (Expr Num . -31) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -57) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -96) (Reg . 2) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . 40) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -49) (Expr Num . 13) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -52) (Reg . 2) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -98) (Expr Num . 13) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 4))
((Stat . LOAD) (Reg . 3) (Expr Num . -31) (Stat . LOAD) (Reg . 0) (Expr Num . -31) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -57) (Expr Num . 16))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . ADD) (Expr Num . -79) (Expr Num . -41) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 29) (Reg . 2) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 79) (Reg . 2) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr Num . -79) (Expr . MUL) (Expr Num . 29) (Expr Num . -58) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 79) (Reg . 2) (Stat . LOAD) (Reg . 0) (Expr Num . -97))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 2) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16))
((Stat . INPUT) (Reg . 4) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 79) (Reg . 2) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 4) (Stat . LOAD) (Reg . 0) (Expr Num . -95))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . SUB) (Expr . DIV) (Reg . 0) (Reg . 0) (Reg . 2) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 3) (Stat . OUTPUT) (Expr . ADD) (Expr . ADD) (Expr Num . -17) (Expr Num . 79) (Expr Num . -97) (Stat . OUTPUT) (Reg . 4) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 79) (Reg . 2) (Stat . OUTPUT) (Reg . 3))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 79) (Reg . 2) (Stat . OUTPUT) (Reg . 3))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr Num . -98) (Expr Num . -41) (Stat . OUTPUT) (Expr . SUB) (Expr . DIV) (Reg . 0) (Expr Num . 7) (Expr Num . 88))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . -97) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -57) (Expr Num . 16))
((Stat . OUTPUT) (Expr . SUB) (Expr Num . -99) (Expr Num . 88) (Stat . OUTPUT) (Expr Num . -100) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . -31) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -84) (Expr Num . 59) (Stat . LOAD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -100) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . -53) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 79) (Reg . 2) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . -31) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . OUTPUT) (Expr . MUL) (Expr Num . 29) (Expr Num . -58) (Stat . OUTPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . 46) (Expr Num . -3))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 79) (Reg . 2) (Stat . INPUT) (Reg . 2))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 2) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 1) (Reg . 4) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -89) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . LOAD) (Reg . 0) (Expr Num . -31) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -57) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . ADD) (Expr Num . -100) (Expr Num . -93) (Stat . OUTPUT) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -26) (Expr Num . 13) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . -49))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 2) (Expr Num . -99) (Stat . LOAD) (Reg . 2) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -99) (Expr Num . 16) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Reg . 2) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr Num . 7) (Stat . LOAD) (Reg . 3) (Expr Num . -100) (Stat . OUTPUT) (Reg . 3))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . ADD) (Expr Num . 16) (Expr . ADD) (Expr Num . -98) (Expr Num . -97) (Stat . LOAD) (Reg . 2) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -42) (Expr Num . 59))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr . MUL) (Expr Num . -99) (Expr Num . 16) (Expr Num . 88) (Stat . OUTPUT) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -92) (Reg . 2) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 29) (Expr Num . -54) (Stat . OUTPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . -98))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . -49) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . OUTPUT) (Expr . MUL) (Expr Num . -100) (Expr Num . 13) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -57) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 2) (Stat . LOAD) (Reg . 0) (Expr Num . -31) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -57) (Expr Num . 16))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -57) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 29) (Expr Num . -40) (Stat . LOAD) (Reg . 0) (Expr Num . -51) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . ADD) (Expr Num . -98) (Expr Num . -99) (Stat . LOAD) (Reg . 3) (Reg . 1) (Stat . OUTPUT) (Expr Num . -100))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . -31) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -57) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr Num . 79) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -57) (Expr Num . 16) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -84) (Expr Num . 59) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . 19) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 79) (Reg . 2) (Stat . OUTPUT) (Reg . 3))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 29) (Expr Num . -58) (Stat . OUTPUT) (Expr Num . -100) (Stat . OUTPUT) (Expr Num . 66))
((Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . DIV) (Reg . 0) (Expr Num . 7) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 4) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -49) (Expr Num . 13) (Stat . INPUT) (Reg . 4) (Stat . INPUT) (Reg . 0))
((Stat . OUTPUT) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 29) (Expr Num . -64) (Stat . OUTPUT) (Expr Num . -57) (Stat . OUTPUT) (Expr Num . -97))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . -31) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr . ADD) (Expr Num . -4) (Expr Num . 16) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . -99) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . OUTPUT) (Expr . MUL) (Expr Num . -49) (Expr Num . 13) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -49) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . -100))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . -31) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -62) (Expr Num . 16) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Expr Num . -99))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -96) (Expr Num . 16) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . -100) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -68) (Expr Num . 16))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 29) (Expr Num . -58) (Stat . OUTPUT) (Expr Num . -40) (Stat . OUTPUT) (Reg . 0))
((Stat . OUTPUT) (Expr . MUL) (Expr Num . -49) (Expr Num . 16) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -99) (Expr Num . 59) (Stat . OUTPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -95) (Reg . 2) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr Num . 88) (Expr . MUL) (Expr Num . -68) (Expr Num . 16))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -68) (Expr . SUB) (Expr Num . 79) (Reg . 2) (Stat . OUTPUT) (Reg . 4))
((Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr Num . -100) (Expr Num . -100) (Stat . OUTPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -68) (Reg . 0) (Stat . OUTPUT) (Expr Num . -61))
((Stat . INPUT) (Reg . 3) (Stat . LOAD) (Reg . 0) (Expr Num . -96) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -57) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . -96) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -96) (Expr Num . 88) (Stat . OUTPUT) (Reg . 0))
((Stat . OUTPUT) (Expr . MUL) (Expr Num . -68) (Expr . MUL) (Expr Num . 29) (Expr Num . -58) (Stat . LOAD) (Reg . 1) (Reg . 0) (Stat . OUTPUT) (Expr Num . -97) (Stat . OUTPUT) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr . SUB) (Expr Num . 79) (Reg . 2) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . 38) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . ADD) (Expr Num . -100) (Expr Num . -100) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -96) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 2) (Expr Num . -31) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -100) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . SUB) (Expr . DIV) (Reg . 2) (Reg . 0) (Reg . 2) (Stat . OUTPUT) (Reg . 0))
((Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr Num . -79) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr Num . 79) (Stat . OUTPUT) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . -98) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . INPUT) (Reg . 0))
((Stat . OUTPUT) (Expr . MUL) (Expr Num . -49) (Expr Num . 13) (Stat . OUTPUT) (Expr Num . -100) (Stat . OUTPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Reg . 0) (Expr Num . 7))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 2) (Expr Num . -31) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -57) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . -97) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -68) (Expr Num . 16))
((Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Reg . 0) (Expr Num . 7) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 2) (Stat . LOAD) (Reg . 0) (Expr Num . 16) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -61) (Expr Num . 16) (Stat . LOAD) (Reg . 0) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . -96) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . ADD) (Expr Num . -100) (Expr Num . -93) (Stat . OUTPUT) (Expr Num . 66) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 29) (Expr Num . -29) (Stat . INPUT) (Reg . 2) (Stat . LOAD) (Reg . 0) (Reg . 3))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 79) (Reg . 2) (Stat . INPUT) (Reg . 2))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . -100) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . -95) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -57) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . OUTPUT) (Expr Num . -100) (Stat . OUTPUT) (Expr Num . -100) (Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . ADD) (Expr Num . -100) (Expr Num . -97) (Stat . OUTPUT) (Expr Num . -100) (Stat . OUTPUT) (Expr Num . 66))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 4) (Expr Num . -31) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 3) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -96) (Expr Num . 88) (Stat . OUTPUT) (Reg . 3))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . -31) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Expr Num . -100) (Expr Num . 16) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -57) (Expr Num . 16))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -57) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . ADD) (Expr Num . -68) (Expr Num . -35) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . -31) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . -88) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr . SUB) (Expr Num . 79) (Reg . 2) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Expr Num . -28) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . -49) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -100) (Expr Num . 16))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . -99) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -64) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . OUTPUT) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 29) (Expr Num . -64) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -57) (Reg . 2) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . -100) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -96) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr Num . -61) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . -49) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 2) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -26) (Expr Num . 13))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . -21) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Expr Num . -57) (Expr Num . 88))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . -96) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -57) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . OUTPUT) (Expr . MUL) (Expr Num . -68) (Expr Num . -64) (Stat . OUTPUT) (Expr Num . -100) (Stat . OUTPUT) (Reg . 2))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 1) (Expr Num . 38) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 79) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . INPUT) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Expr Num . 13) (Stat . OUTPUT) (Expr Num . -100) (Stat . OUTPUT) (Reg . 0))
((Stat . LOAD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -26) (Expr Num . 13) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -57) (Expr Num . 16) (Stat . LOAD) (Reg . 0) (Expr Num . -31) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . LOAD) (Reg . 0) (Expr Num . 79) (Stat . OUTPUT) (Expr . ADD) (Expr . MUL) (Expr Num . -82) (Expr Num . 16) (Expr Num . -41) (Stat . LOAD) (Reg . 2) (Reg . 0) (Stat . OUTPUT) (Expr Num . -100))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 16) (Reg . 2) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 2) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -89) (Expr Num . 16) (Stat . LOAD) (Reg . 3) (Reg . 2) (Stat . OUTPUT) (Reg . 0))
((Stat . LOAD) (Reg . 0) (Expr Num . -64) (Stat . LOAD) (Reg . 0) (Expr Num . -31) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . INPUT) (Reg . 2))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . -31) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . SUB) (Expr . SUB) (Expr Num . -96) (Expr Num . 88) (Reg . 2) (Stat . LOAD) (Reg . 0) (Expr Num . -92))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . 59) (Stat . INPUT) (Reg . 2))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . SUB) (Expr . GT) (Reg . 0) (Reg . 1) (Reg . 2) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . -31) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -57) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . ADD) (Expr Num . -100) (Expr Num . -35) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -57) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -95) (Reg . 2) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -57) (Expr Num . 16))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 79) (Reg . 2) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 79) (Reg . 2) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 29) (Expr Num . 29) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . -97) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr . GT) (Reg . 0) (Reg . 0) (Reg . 2) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 3) (Stat . OUTPUT) (Expr . ADD) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . -31) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -57) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . -100) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -57) (Expr Num . 16) (Stat . OUTPUT) (Expr Num . -68) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -26) (Expr Num . 13))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . -96) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -57) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 79) (Reg . 2) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 3))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 29) (Stat . OUTPUT) (Reg . 0))
((Stat . OUTPUT) (Expr Num . -51) (Stat . LOAD) (Reg . 0) (Expr Num . -65) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . ADD) (Expr . MUL) (Expr Num . -57) (Expr . MUL) (Expr Num . -26) (Expr Num . 13) (Expr Num . -41) (Stat . OUTPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -42) (Expr Num . 59))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 79) (Reg . 2) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 29) (Expr Num . -58) (Stat . LOAD) (Reg . 0) (Expr Num . -100) (Stat . OUTPUT) (Expr Num . -92))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 2) (Expr . MUL) (Expr Num . -100) (Expr Num . 13) (Stat . OUTPUT) (Expr . ADD) (Reg . 0) (Expr Num . -68) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 2) (Expr . MUL) (Expr Num . -57) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -96) (Expr Num . 69) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . OUTPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . 38) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -42) (Expr Num . 59))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 29) (Expr Num . -58) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 79) (Reg . 2) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 2) (Stat . LOAD) (Reg . 0) (Expr Num . -96) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -26) (Expr Num . 13) (Stat . OUTPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . LOAD) (Reg . 3) (Reg . 2) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -57) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . -100) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 29) (Expr Num . -58) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -25) (Expr Num . -3) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Reg . 0) (Expr Num . 7) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . LOAD) (Reg . 0) (Expr Num . -97) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -57) (Expr Num . 16))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Reg . 0) (Expr Num . 7) (Stat . OUTPUT) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . AND) (Expr Num . -68) (Expr Num . 16) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 29) (Expr Num . -64))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr Num . -26) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . -31) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . OUTPUT) (Expr . ADD) (Expr Num . -100) (Expr . MUL) (Expr Num . -49) (Expr Num . 13) (Stat . OUTPUT) (Expr Num . -100) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -57) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . LOAD) (Reg . 0) (Expr . SUB) (Expr Num . -99) (Expr . NOT) (Reg . 4) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 16) (Expr Num . -58) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 79) (Reg . 2) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . -49) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -96) (Expr Num . 16) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . SUB) (Expr . DIV) (Reg . 2) (Reg . 0) (Reg . 2) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 2) (Expr Num . -32) (Stat . OUTPUT) (Reg . 0))
((Stat . LOAD) (Reg . 0) (Expr Num . -21) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -100) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . 38) (Stat . LOAD) (Reg . 0) (Expr Num . -60))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 79) (Reg . 2) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -96) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . ADD) (Expr Num . -100) (Expr Num . -97) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -97) (Reg . 2) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . -72) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . -49) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 1) (Expr Num . 38) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -57) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr Num . 79) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . 16) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . -31) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -57) (Expr Num . 16))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 79) (Reg . 2) (Stat . INPUT) (Reg . 2))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . OUTPUT) (Expr Num . -100) (Stat . LOAD) (Reg . 0) (Expr Num . -98) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -100) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -26) (Expr Num . 13) (Stat . OUTPUT) (Expr Num . -40) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -68) (Expr Num . -49) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . OUTPUT) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . LOAD) (Reg . 0) (Expr Num . -49) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . 16) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 79) (Reg . 2) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 79) (Reg . 2) (Stat . OUTPUT) (Reg . 3))
((Stat . INPUT) (Reg . 4) (Stat . LOAD) (Reg . 0) (Expr Num . -31) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 79) (Reg . 2) (Stat . LOAD) (Reg . 0) (Expr Num . 88))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 79) (Reg . 2) (Stat . INPUT) (Reg . 2))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 4) (Expr Num . -96) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -57) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . -53) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . -31) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -57) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 29) (Expr Num . -64) (Stat . OUTPUT) (Reg . 2) (Stat . OUTPUT) (Expr Num . 79))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . OUTPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . ADD) (Expr Num . -98) (Expr Num . -97) (Stat . OUTPUT) (Reg . 4) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -97) (Reg . 2) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 79) (Reg . 2) (Stat . OUTPUT) (Reg . 3))
((Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 79) (Reg . 2) (Stat . OUTPUT) (Reg . 0))
((Stat . OUTPUT) (Expr . MUL) (Expr Num . 29) (Expr Num . -58) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 2) (Stat . LOAD) (Reg . 0) (Expr Num . -68))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -63) (Expr Num . 16) (Stat . INPUT) (Reg . 2))
((Stat . OUTPUT) (Expr . MUL) (Expr Num . -49) (Expr Num . 13) (Stat . OUTPUT) (Expr Num . -100) (Stat . OUTPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . -100))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . -31) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -57) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 2) (Expr Num . -31) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Expr Num . 79) (Reg . 2) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . SUB) (Expr . GT) (Reg . 4) (Reg . 2) (Reg . 2) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr Num . 13) (Stat . OUTPUT) (Reg . 3))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr Num . -52) (Expr Num . -99) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 16) (Expr Num . 16) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -84) (Expr Num . 59) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 79) (Reg . 2) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . SUB) (Expr . DIV) (Reg . 2) (Reg . 0) (Reg . 2) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . ADD) (Expr Num . -52) (Expr . MUL) (Expr Num . -100) (Expr Num . 16) (Stat . OUTPUT) (Reg . 3) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 3))
((Stat . OUTPUT) (Expr . SUB) (Expr Num . -96) (Expr Num . 88) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -96) (Expr Num . 88) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 79) (Reg . 2) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . MUL) (Expr . MUL) (Expr Num . 29) (Expr Num . -58) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -63) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 2) (Expr Num . -10) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -99) (Reg . 2) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -57) (Expr Num . 16) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . 46) (Expr Num . -29) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 3) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -57) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 7) (Reg . 2) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 2) (Stat . LOAD) (Reg . 0) (Expr Num . -100) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 79) (Reg . 2) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -63) (Reg . 0) (Stat . LOAD) (Reg . 3) (Expr Num . 40))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . -31) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . 7) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -98) (Expr Num . 13) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . OUTPUT) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . INPUT) (Reg . 4) (Stat . LOAD) (Reg . 0) (Reg . 3) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 16) (Reg . 2) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . MUL) (Expr . SUB) (Expr Num . 79) (Reg . 2) (Expr Num . 16) (Stat . OUTPUT) (Expr Num . -80) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . SUB) (Expr . GT) (Reg . 0) (Reg . 1) (Reg . 2) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -68) (Expr . SUB) (Expr . DIV) (Reg . 2) (Reg . 0) (Reg . 2) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 79) (Reg . 2) (Stat . OUTPUT) (Reg . 0))
((Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . 38) (Stat . LOAD) (Reg . 0) (Expr Num . -60))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . -96) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -99) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . ADD) (Expr Num . -100) (Expr Num . -97) (Stat . OUTPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -42) (Reg . 2) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -62) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . -72) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 79) (Reg . 2) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr Num . -96) (Expr Num . -99))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . ADD) (Expr . MUL) (Expr Num . -57) (Expr Num . 16) (Expr Num . -100) (Stat . OUTPUT) (Expr Num . -100) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Expr Num . -28) (Stat . INPUT) (Reg . 0))
((Stat . OUTPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . -31) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Expr Num . -100) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -92) (Reg . 2) (Stat . OUTPUT) (Expr Num . -100))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 2) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -98) (Expr Num . 13) (Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Reg . 0))
((Stat . OUTPUT) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Expr Num . -68) (Stat . OUTPUT) (Expr Num . -100))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr Num . -79) (Expr . MUL) (Expr Num . -49) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -57) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . SUB) (Expr . DIV) (Reg . 2) (Reg . 0) (Reg . 2) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -99) (Reg . 2) (Stat . OUTPUT) (Expr . ADD) (Expr Num . -17) (Expr Num . -97))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 3) (Stat . LOAD) (Reg . 3) (Expr . MUL) (Expr Num . -57) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 79) (Reg . 2) (Stat . OUTPUT) (Reg . 0))
((Stat . OUTPUT) (Expr . SUB) (Expr Num . -96) (Expr Num . 88) (Stat . LOAD) (Reg . 0) (Expr Num . -100) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 16) (Expr . MUL) (Expr Num . -57) (Expr Num . 16) (Stat . LOAD) (Reg . 0) (Expr Num . 29) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr . DIV) (Reg . 0) (Reg . 0) (Reg . 2) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -68) (Expr Num . -93) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -99) (Expr Num . 88))
((Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr Num . -79) (Expr Num . 79) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Expr Num . -100) (Expr Num . 13) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . OUTPUT) (Expr . ADD) (Expr . SUB) (Expr Num . -100) (Expr . NOT) (Reg . 4) (Expr Num . -97) (Stat . OUTPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 2) (Expr Num . -32) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -96) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -100) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -93) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . DIV) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 2) (Expr Num . -99) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 3) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -96) (Expr Num . 88) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -97) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . LOAD) (Reg . 0) (Expr Num . -49) (Stat . OUTPUT) (Expr . ADD) (Expr Num . -98) (Expr Num . -97) (Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . LOAD) (Reg . 3) (Expr . MUL) (Expr Num . -98) (Expr Num . 16) (Stat . OUTPUT) (Reg . 3))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . ADD) (Expr Num . -98) (Expr Num . -97) (Stat . OUTPUT) (Expr . SUB) (Expr . GT) (Reg . 4) (Reg . 2) (Reg . 2) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Reg . 0) (Expr Num . 7) (Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 2) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 3) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr Num . -79) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . -31) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 4) (Expr Num . -31) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 2) (Stat . OUTPUT) (Reg . 0))
((Stat . OUTPUT) (Expr . SUB) (Expr . SUB) (Expr Num . -100) (Expr . NOT) (Reg . 0) (Expr Num . 88) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 16) (Expr Num . 59) (Stat . LOAD) (Reg . 0) (Reg . 2) (Stat . INPUT) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -96) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 79) (Reg . 2) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 16) (Expr Num . -32) (Stat . OUTPUT) (Expr Num . -57) (Stat . LOAD) (Reg . 0) (Reg . 3))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 79) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -57) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . 16) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 4))
((Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -98) (Expr Num . 13) (Stat . OUTPUT) (Expr Num . -64) (Stat . OUTPUT) (Reg . 0))
((Stat . LOAD) (Reg . 0) (Expr Num . -31) (Stat . LOAD) (Reg . 0) (Expr Num . -100) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -89) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . LOAD) (Reg . 0) (Reg . 1) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 2) (Stat . LOAD) (Reg . 0) (Expr Num . -31) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -97) (Reg . 2) (Stat . OUTPUT) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . -88) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -57) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . LOAD) (Reg . 0) (Expr Num . -96) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Expr . ADD) (Expr Num . -99) (Expr Num . -97) (Stat . OUTPUT) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -97) (Reg . 0) (Stat . OUTPUT) (Reg . 3))
((Stat . INPUT) (Reg . 2) (Stat . LOAD) (Reg . 4) (Expr Num . 19) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . -100) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -72) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -100) (Expr Num . 13) (Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 2))
((Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -99) (Reg . 2) (Stat . INPUT) (Reg . 0))
((Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr Num . -52) (Expr Num . -99) (Stat . LOAD) (Reg . 1) (Expr . SUB) (Expr Num . -100) (Expr Num . -100) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 29) (Expr Num . -56) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -96) (Expr Num . 88) (Stat . OUTPUT) (Reg . 0))
((Stat . OUTPUT) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -68) (Expr Num . -68) (Stat . OUTPUT) (Expr Num . -100) (Stat . OUTPUT) (Expr Num . -40))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . -21) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Expr Num . -100) (Expr Num . 88))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -97) (Reg . 2) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 1) (Expr Num . 38) (Stat . OUTPUT) (Expr . ADD) (Expr Num . -100) (Expr Num . -97) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr Num . -4) (Expr Num . -97) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 79) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -93) (Reg . 0) (Stat . OUTPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 16) (Expr Num . -58) (Stat . LOAD) (Reg . 0) (Expr Num . -100) (Stat . OUTPUT) (Reg . 0))
((Stat . OUTPUT) (Expr . SUB) (Expr Num . 79) (Reg . 2) (Stat . OUTPUT) (Expr . ADD) (Expr Num . -17) (Expr Num . -97) (Stat . LOAD) (Reg . 3) (Reg . 2))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr Num . -100) (Stat . OUTPUT) (Reg . 0))
((Stat . LOAD) (Reg . 0) (Expr Num . -68) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . 79) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . ADD) (Expr Num . -79) (Expr Num . -100) (Stat . OUTPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . -72) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -49) (Expr Num . 13) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 4) (Expr Num . -68) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -39) (Expr Num . 16) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 29) (Expr . SUB) (Expr Num . 79) (Reg . 2) (Stat . OUTPUT) (Reg . 2))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 79) (Reg . 2) (Stat . OUTPUT) (Reg . 3))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -57) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 79) (Reg . 2) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -98) (Expr Num . 13) (Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr . SUB) (Expr Num . -89) (Expr Num . 88) (Reg . 2) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . -31) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . -68) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr Num . 16) (Stat . INPUT) (Reg . 2))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . SUB) (Expr . GT) (Reg . 0) (Reg . 1) (Reg . 2) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -99) (Reg . 2) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -57) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -98) (Expr Num . 13) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 4))
((Stat . OUTPUT) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Expr Num . -100) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 16) (Expr Num . -64) (Stat . OUTPUT) (Expr Num . -29))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 2))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Reg . 0) (Expr Num . 7) (Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -57) (Expr Num . 16) (Stat . LOAD) (Reg . 1) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . OUTPUT) (Expr . SUB) (Expr . DIV) (Reg . 0) (Reg . 0) (Reg . 2) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Expr Num . 88) (Stat . OUTPUT) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 69) (Reg . 2) (Stat . OUTPUT) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . -88) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . ADD) (Expr Num . -100) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -57) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Expr Num . -68) (Reg . 2) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -93) (Expr Num . 13) (Stat . OUTPUT) (Reg . 1) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -26) (Expr Num . 13) (Stat . INPUT) (Reg . 4) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . 46) (Expr . MUL) (Reg . 0) (Expr Num . -100))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . -96) (Stat . LOAD) (Reg . 0) (Expr Num . -68) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Reg . 2) (Stat . OUTPUT) (Reg . 0))
((Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . LOAD) (Reg . 0) (Expr Num . -68) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -57) (Expr Num . 16))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -100) (Expr Num . 13) (Stat . OUTPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . -99))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 1) (Expr Num . 40) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -49) (Expr Num . 13) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 2) (Stat . LOAD) (Reg . 0) (Expr Num . -58) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . -31) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -57) (Expr Num . 16) (Stat . OUTPUT) (Reg . 4))
((Stat . OUTPUT) (Expr . SUB) (Expr Num . -96) (Expr Num . 88) (Stat . OUTPUT) (Expr Num . -100) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 79) (Reg . 2) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -26) (Expr Num . 13) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . -68) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . -31) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -57) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . OUTPUT) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 79) (Reg . 2) (Stat . OUTPUT) (Reg . 0))
((Stat . LOAD) (Reg . 0) (Reg . 0) (Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . SUB) (Expr . MUL) (Expr Num . -31) (Expr Num . 16) (Expr Num . 88) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 16) (Stat . OUTPUT) (Expr Num . -28) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 79) (Reg . 2) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . -95) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -57) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . -98) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -57) (Expr Num . 16))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . -25) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -57) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . 19) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . -31) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -57) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Reg . 0) (Expr Num . 7) (Stat . OUTPUT) (Expr . MUL) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Expr Num . 13) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . -97) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -57) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . LOAD) (Reg . 0) (Expr Num . -98) (Stat . OUTPUT) (Expr . ADD) (Expr Num . -100) (Expr Num . -97))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -96) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 79) (Reg . 2) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 4) (Expr Num . 50) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . -98) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -89) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . 50) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . -68) (Stat . LOAD) (Reg . 4) (Expr . MUL) (Expr Num . -57) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . OUTPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . -31) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -57) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 79) (Reg . 2) (Stat . OUTPUT) (Reg . 3))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 79) (Reg . 2) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Reg . 0) (Expr Num . 7) (Stat . OUTPUT) (Expr . OR) (Expr Num . -58) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . ADD) (Expr Num . -98) (Expr Num . -28) (Stat . LOAD) (Reg . 3) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . OUTPUT) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -99) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 79) (Reg . 2) (Stat . LOAD) (Reg . 0) (Expr Num . 69))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -92) (Reg . 2) (Stat . OUTPUT) (Reg . 3))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . SUB) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Reg . 2) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . 16) (Stat . LOAD) (Reg . 0) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . LOAD) (Reg . 0) (Expr . SUB) (Expr Num . -99) (Expr . NOT) (Reg . 4) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -57) (Expr Num . 16) (Stat . LOAD) (Reg . 4) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Expr Num . 79) (Reg . 2) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -62) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 79) (Reg . 2) (Stat . OUTPUT) (Reg . 2))
((Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -57) (Expr Num . -31) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -97) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . OUTPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . 38) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 1) (Expr Num . -96) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -84) (Expr Num . 59) (Stat . OUTPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . 19) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . -31) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -99) (Expr Num . 16) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Expr Num . -92) (Reg . 2) (Stat . OUTPUT) (Expr Num . -92))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . -100) (Stat . LOAD) (Reg . 0) (Expr Num . 45) (Stat . OUTPUT) (Expr Num . -95))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 29) (Expr Num . -58) (Stat . LOAD) (Reg . 0) (Expr Num . -51) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -96) (Expr Num . 88) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -57) (Expr Num . -57) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 79) (Reg . 2) (Stat . OUTPUT) (Reg . 3))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 29) (Expr Num . -58) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -57) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . -31) (Stat . LOAD) (Reg . 0) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . LOAD) (Reg . 0) (Expr Num . -31) (Stat . LOAD) (Reg . 0) (Expr Num . -49) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -89) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . -100) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -96) (Expr Num . 16) (Stat . OUTPUT) (Reg . 2))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -96) (Expr Num . 88) (Stat . INPUT) (Reg . 0))
((Stat . OUTPUT) (Expr . MUL) (Expr Num . -68) (Expr Num . -31) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . -100) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -96) (Expr Num . 88))
((Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr Num . -100) (Expr Num . -99) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . LOAD) (Reg . 0) (Expr Num . -97) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr Num . -99) (Expr Num . -99) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . LOAD) (Reg . 0) (Expr Num . -31) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 2) (Stat . LOAD) (Reg . 0) (Expr Num . -100) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -64) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -57) (Expr Num . 16))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 69) (Reg . 2) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -66) (Expr Num . 16) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 2) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 29) (Expr Num . -58) (Stat . LOAD) (Reg . 0) (Expr Num . -51) (Stat . OUTPUT) (Expr Num . -92))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . LOAD) (Reg . 1) (Expr . MUL) (Expr Num . -57) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 79) (Reg . 2) (Stat . INPUT) (Reg . 2))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . -31) (Stat . LOAD) (Reg . 0) (Expr . DIV) (Reg . 2) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . LOAD) (Reg . 0) (Expr Num . 45) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 29) (Expr Num . -58) (Stat . OUTPUT) (Expr Num . -100) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 2) (Expr Num . -31) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . -31) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -57) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 29) (Expr Num . -54) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -98) (Expr Num . 13) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -89) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . LOAD) (Reg . 0) (Expr Num . -100) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Expr Num . -28) (Stat . INPUT) (Reg . 2))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -100) (Expr Num . 13) (Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 2))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . LOAD) (Reg . 4) (Expr Num . -88) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr Num . 29) (Expr Num . -97) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -77) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 2) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr Num . -68) (Expr . MUL) (Expr Num . -68) (Expr Num . -68) (Stat . OUTPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -61) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -100) (Expr Num . 13) (Stat . OUTPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . -100))
((Stat . OUTPUT) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 79) (Reg . 2) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Expr Num . 59) (Stat . LOAD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . ADD) (Expr Num . -99) (Expr Num . -97) (Stat . OUTPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . -31) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -57) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr Num . 7) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 79) (Reg . 2) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . -31) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . -31) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . OUTPUT) (Expr . SUB) (Expr Num . -96) (Expr Num . 88) (Stat . OUTPUT) (Expr Num . 16) (Stat . OUTPUT) (Expr Num . -4) (Stat . OUTPUT) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . ADD) (Expr . MUL) (Expr Num . -57) (Expr Num . 16) (Expr Num . -41) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -42) (Expr Num . -31))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . 88) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -39) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 2) (Reg . 2) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -26) (Expr Num . 13))
((Stat . OUTPUT) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -97) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -57) (Reg . 2) (Stat . OUTPUT) (Reg . 0))
((Stat . OUTPUT) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 79) (Reg . 2) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . -31) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -57) (Expr Num . 16))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 3) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . 29) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -57) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . -31) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -57) (Expr Num . 16))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . -47) (Stat . OUTPUT) (Expr Num . -57) (Stat . LOAD) (Reg . 1) (Reg . 3))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 2) (Expr Num . -31) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 16) (Reg . 2) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . -96) (Stat . OUTPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 1))
((Stat . LOAD) (Reg . 0) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -17) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 2) (Stat . LOAD) (Reg . 0) (Expr Num . -100) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -91) (Expr Num . 13) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . -31) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -100) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -26) (Expr Num . 13) (Stat . OUTPUT) (Expr Num . -61) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . -95) (Stat . OUTPUT) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . -68) (Stat . OUTPUT) (Expr . OR) (Expr Num . 23) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . LOAD) (Reg . 4) (Expr Num . -99) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 29) (Expr Num . -58) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . -100) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Expr Num . 88) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 29) (Expr Num . -58) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 29) (Reg . 2) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 79) (Reg . 2) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -89) (Expr Num . 16) (Stat . LOAD) (Reg . 3) (Expr Num . -47) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . -31) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -57) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Expr Num . 88) (Stat . INPUT) (Reg . 2))
((Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 79) (Reg . 2) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 79) (Reg . 2) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr Num . -79) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -96) (Expr Num . 88) (Stat . OUTPUT) (Reg . 0))
((Stat . LOAD) (Reg . 0) (Expr Num . -31) (Stat . LOAD) (Reg . 0) (Expr Num . -49) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -89) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 29) (Expr Num . -58) (Stat . LOAD) (Reg . 0) (Expr Num . -51) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr . SUB) (Expr Num . -100) (Expr . NOT) (Reg . 0) (Expr Num . 16))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -26) (Expr Num . 13) (Stat . OUTPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . -100))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Reg . 0) (Expr Num . 7) (Stat . OUTPUT) (Expr . OR) (Expr Num . 23) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . LOAD) (Reg . 0) (Expr Num . -65) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . -99) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -32) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . -49) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . ADD) (Expr Num . -68) (Expr Num . -35) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . -25) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -98) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . -72) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -77) (Expr Num . 16) (Stat . OUTPUT) (Reg . 2))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . -97) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 2) (Stat . LOAD) (Reg . 0) (Expr Num . -31) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 29) (Expr Num . -58) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 4))
((Stat . INPUT) (Reg . 3) (Stat . LOAD) (Reg . 0) (Expr Num . -96) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -57) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 29) (Expr Num . -58) (Stat . LOAD) (Reg . 0) (Expr Num . -51) (Stat . OUTPUT) (Expr . MUL) (Expr . MUL) (Expr Num . -57) (Expr Num . 16) (Expr Num . 16))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . -72) (Stat . LOAD) (Reg . 0) (Expr Num . 16) (Stat . OUTPUT) (Expr . ADD) (Expr Num . -17) (Expr Num . -97))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . -100) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Reg . 3) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 69) (Reg . 2) (Stat . OUTPUT) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 79) (Reg . 2) (Stat . OUTPUT) (Expr Num . -4))
((Stat . OUTPUT) (Expr . MUL) (Expr Num . 16) (Expr Num . 13) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 79) (Reg . 2) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . ADD) (Expr Num . -17) (Expr . ADD) (Expr Num . -17) (Expr Num . -97) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -26) (Expr Num . 13) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -52) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 4) (Expr Num . -100) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -57) (Expr . MUL) (Expr Num . -100) (Expr Num . 13) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -26) (Expr Num . 13) (Stat . LOAD) (Reg . 4) (Expr . DIV) (Reg . 0) (Reg . 2) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 79) (Reg . 2) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 79) (Reg . 2) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . -97))
((Stat . OUTPUT) (Expr . ADD) (Expr Num . -100) (Expr Num . -97) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -31) (Expr Num . -64) (Stat . LOAD) (Reg . 0) (Expr Num . -81) (Stat . OUTPUT) (Reg . 0))
((Stat . OUTPUT) (Expr . MUL) (Expr Num . 29) (Expr Num . -58) (Stat . OUTPUT) (Expr Num . -100) (Stat . OUTPUT) (Reg . 4) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . LOAD) (Reg . 4) (Expr Num . 50) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Reg . 0) (Expr Num . 7) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr . SUB) (Expr Num . -100) (Reg . 2) (Stat . INPUT) (Reg . 4))
((Stat . INPUT) (Reg . 3) (Stat . OUTPUT) (Expr . ADD) (Expr Num . -100) (Expr Num . -97) (Stat . OUTPUT) (Reg . 4) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . -99) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -75) (Reg . 2) (Stat . LOAD) (Reg . 0) (Expr Num . -98))
((Stat . OUTPUT) (Expr . MUL) (Expr Num . 29) (Expr Num . -64) (Stat . OUTPUT) (Expr Num . -93) (Stat . INPUT) (Reg . 2))
((Stat . INPUT) (Reg . 2) (Stat . LOAD) (Reg . 0) (Expr Num . -98) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Reg . 0) (Expr Num . 7) (Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 2) (Stat . LOAD) (Reg . 0) (Expr Num . -96) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr Num . -68) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -57) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . ADD) (Expr Num . -100) (Expr Num . -98) (Stat . OUTPUT) (Reg . 1) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -57) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -31) (Reg . 2) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 4) (Expr Num . -31) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 79) (Reg . 2) (Stat . OUTPUT) (Expr Num . -61))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Reg . 0) (Expr Num . 7) (Stat . OUTPUT) (Expr . OR) (Expr Num . 23) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -97) (Reg . 2) (Stat . OUTPUT) (Reg . 3))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -91) (Expr Num . 13) (Stat . OUTPUT) (Expr Num . -100) (Stat . OUTPUT) (Expr Num . -63))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 29) (Expr Num . -32) (Stat . OUTPUT) (Expr Num . -57) (Stat . LOAD) (Reg . 1) (Reg . 3))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Expr Num . 88) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -93) (Expr Num . -72) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr Num . -79) (Expr Num . -31) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . OUTPUT) (Expr . MUL) (Expr Num . 29) (Expr Num . -32) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . -98) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . -97) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -57) (Expr Num . 16))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Reg . 0) (Expr Num . 7) (Stat . OUTPUT) (Expr . NOT) (Reg . 4) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Reg . 0) (Expr Num . 7) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 2) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . ADD) (Expr Num . -17) (Expr Num . -99) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -89) (Expr Num . 16) (Stat . INPUT) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -97) (Reg . 2) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . -31) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Expr Num . -100) (Expr . NOT) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 2) (Expr Num . -57) (Stat . LOAD) (Reg . 0) (Expr Num . -100) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . -49) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Expr Num . -100) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16))
((Stat . INPUT) (Reg . 2) (Stat . LOAD) (Reg . 0) (Expr Num . -98) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . LOAD) (Reg . 2) (Reg . 2) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -99) (Reg . 2) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 29) (Expr Num . -58))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . 38) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 1) (Expr Num . -31) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . -3) (Stat . LOAD) (Reg . 4) (Expr . MUL) (Reg . 0) (Expr Num . -29) (Stat . OUTPUT) (Reg . 0))
((Stat . OUTPUT) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Expr Num . -100) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . -31) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 16) (Reg . 2) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -57) (Expr Num . 16))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 2) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Reg . 0) (Expr Num . 7) (Stat . OUTPUT) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . ADD) (Expr Num . -100) (Expr Num . -97) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 29) (Expr Num . -56) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . SUB) (Expr . DIV) (Reg . 0) (Reg . 0) (Reg . 2) (Stat . OUTPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . LOAD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 79) (Reg . 0) (Stat . OUTPUT) (Reg . 3))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr Num . -52) (Expr Num . -100) (Stat . OUTPUT) (Reg . 0))
((Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr Num . -17) (Expr Num . -99) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -100) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . -72) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 3) (Stat . LOAD) (Reg . 0) (Expr Num . 67) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -57) (Expr . DIV) (Reg . 0) (Expr Num . 7) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . -99) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -57) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -84) (Expr Num . 59) (Stat . LOAD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -96) (Expr Num . 16) (Stat . OUTPUT) (Reg . 2))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . SUB) (Expr . DIV) (Reg . 2) (Reg . 0) (Reg . 2) (Stat . OUTPUT) (Expr . ADD) (Expr Num . -17) (Expr Num . -97))
((Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 79) (Reg . 2) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . LOAD) (Reg . 4) (Expr Num . -100) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . -100) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -57) (Expr Num . 16))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Reg . 0) (Expr Num . 7) (Stat . OUTPUT) (Expr Num . -93))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 79) (Reg . 2) (Stat . OUTPUT) (Expr Num . -98))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -57) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 3) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Expr Num . 88) (Stat . INPUT) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 79) (Reg . 2) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 2) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -26) (Expr Num . 13) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -57) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 2) (Stat . LOAD) (Reg . 0) (Expr Num . -31) (Stat . OUTPUT) (Expr Num . -83))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -29) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . OUTPUT) (Expr . MUL) (Expr Num . -49) (Expr Num . 13) (Stat . OUTPUT) (Expr Num . -100) (Stat . OUTPUT) (Expr Num . -100) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 79) (Reg . 2) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 2) (Stat . INPUT) (Reg . 4))
((Stat . LOAD) (Reg . 0) (Expr Num . -96) (Stat . OUTPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . OUTPUT) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . LOAD) (Reg . 0) (Expr Num . -49) (Stat . OUTPUT) (Expr . ADD) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Expr Num . -93) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 29) (Expr Num . -58))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . LOAD) (Reg . 0) (Expr Num . -98) (Stat . OUTPUT) (Expr Num . -84))
((Stat . LOAD) (Reg . 1) (Expr Num . -31) (Stat . LOAD) (Reg . 0) (Expr Num . -31) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 29) (Expr Num . -29) (Stat . OUTPUT) (Expr Num . -57) (Stat . LOAD) (Reg . 0) (Reg . 3))
((Stat . INPUT) (Reg . 1) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr Num . -98) (Expr Num . 16) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . 29) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 79) (Reg . 2) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 2) (Expr Num . -96) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Reg . 1) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . -49) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 79) (Reg . 2) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 1) (Stat . OUTPUT) (Expr . SUB) (Expr . DIV) (Reg . 2) (Reg . 0) (Reg . 2) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -96) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . -31) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -57) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . INPUT) (Reg . 2) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . ADD) (Expr Num . -99) (Expr Num . -97) (Stat . OUTPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 1) (Expr Num . 38) (Stat . OUTPUT) (Expr . ADD) (Expr Num . -100) (Expr Num . -97) (Stat . INPUT) (Reg . 2))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 29) (Expr Num . -58) (Stat . OUTPUT) (Expr Num . -80) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Expr Num . -100) (Expr Num . -100) (Stat . OUTPUT) (Expr Num . -100) (Stat . OUTPUT) (Reg . 0))
((Stat . LOAD) (Reg . 0) (Expr Num . -97) (Stat . LOAD) (Reg . 4) (Expr Num . -49) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -99) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -98) (Expr Num . 88) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr Num . -79) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . -98) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . LOAD) (Reg . 2) (Expr Num . -31) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -57) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . -31) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . LOAD) (Reg . 0) (Expr Num . -99) (Stat . INPUT) (Reg . 3) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -96) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -83) (Expr Num . 16) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . -96) (Stat . OUTPUT) (Expr . SUB) (Expr . GT) (Reg . 4) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . ADD) (Expr Num . -52) (Expr Num . -99) (Stat . OUTPUT) (Expr Num . -100) (Stat . OUTPUT) (Expr Num . -99))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -98) (Expr Num . 13) (Stat . OUTPUT) (Expr Num . -100) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . -31) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr Num . -100) (Expr . MUL) (Expr Num . -49) (Expr Num . 13) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . SUB) (Expr . DIV) (Reg . 2) (Reg . 0) (Reg . 2) (Stat . OUTPUT) (Reg . 3))
((Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -99) (Expr Num . 16) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 16) (Expr Num . 13) (Stat . OUTPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 2) (Expr Num . -52) (Stat . OUTPUT) (Expr . ADD) (Expr Num . -100) (Expr Num . -97) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr Num . 7) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -57) (Expr Num . 16))
((Stat . LOAD) (Reg . 0) (Expr Num . -49) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 29) (Expr Num . -58) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 66))
((Stat . INPUT) (Reg . 1) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr Num . -79) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . ADD) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Expr Num . -97) (Stat . OUTPUT) (Expr Num . -100) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr . SUB) (Expr Num . -84) (Expr Num . 59) (Expr Num . 13) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . -21) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . INPUT) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -57) (Expr Num . 16))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Reg . 0) (Expr Num . 7) (Stat . OUTPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . OUTPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 4) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -57) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . 19) (Stat . OUTPUT) (Reg . 3) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 3) (Stat . LOAD) (Reg . 0) (Expr Num . 67) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -57) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . -31) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 79) (Reg . 2) (Stat . OUTPUT) (Expr Num . -4))
((Stat . OUTPUT) (Expr . ADD) (Expr Num . -100) (Expr Num . -99) (Stat . LOAD) (Reg . 0) (Expr Num . -49) (Stat . LOAD) (Reg . 0) (Expr . AND) (Expr Num . -20) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Reg . 0) (Expr Num . 7) (Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . ADD) (Expr Num . -98) (Expr Num . -97) (Stat . OUTPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -99) (Reg . 2) (Stat . LOAD) (Reg . 2) (Expr Num . 16))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 16) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . ADD) (Expr Num . -99) (Expr Num . -31) (Stat . OUTPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 79) (Reg . 2) (Stat . OUTPUT) (Expr Num . -28) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -96) (Expr Num . 88) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . -31) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -96) (Expr Num . 16) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -100) (Expr Num . 13))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 29) (Expr Num . -32) (Stat . OUTPUT) (Expr Num . -57) (Stat . LOAD) (Reg . 1) (Reg . 3))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 4) (Expr Num . -96) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr . MUL) (Expr Num . -57) (Expr Num . 16) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . -96) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 2) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr Num . -96) (Expr Num . -97))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . -100) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 69) (Reg . 2) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . LOAD) (Reg . 0) (Expr Num . -31) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -99) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -68) (Expr Num . 13) (Stat . LOAD) (Reg . 0) (Expr Num . -98) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . -31) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . LOAD) (Reg . 0) (Reg . 2) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . -49) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -100) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . SUB) (Expr . MUL) (Expr Num . -68) (Expr . SUB) (Expr Num . -97) (Reg . 2) (Reg . 2) (Stat . OUTPUT) (Expr Num . -61))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 2) (Expr Num . -31) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -57) (Expr Num . 16) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -26) (Expr Num . 13))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 69) (Reg . 2) (Stat . LOAD) (Reg . 2) (Expr . ADD) (Expr Num . 79) (Reg . 2))
((Stat . OUTPUT) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . -100) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 2) (Stat . LOAD) (Reg . 0) (Expr Num . -98) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . 16) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . 40) (Stat . OUTPUT) (Expr Num . -100) (Stat . OUTPUT) (Reg . 0))
((Stat . OUTPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . -100) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . ADD) (Expr Num . -100) (Expr . MUL) (Expr Num . -49) (Expr Num . 13) (Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Reg . 0))
((Stat . OUTPUT) (Expr . MUL) (Expr Num . -26) (Expr Num . 13) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 29) (Expr . SUB) (Expr Num . -42) (Reg . 2) (Stat . OUTPUT) (Expr Num . -98))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . -31) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . MUL) (Reg . 0) (Expr Num . -58) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . ADD) (Expr . MUL) (Expr Num . 46) (Expr Num . -3) (Expr Num . -97) (Stat . OUTPUT) (Reg . 4) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . -100) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr . SUB) (Expr Num . 79) (Reg . 2) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 2) (Stat . OUTPUT) (Reg . 0))
((Stat . LOAD) (Reg . 0) (Expr Num . -31) (Stat . LOAD) (Reg . 0) (Expr Num . -68) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -57) (Expr Num . 16))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . -100) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 3) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -57) (Expr Num . 16) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . 46) (Expr Num . -3) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . -31) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 3) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Expr Num . 88) (Stat . INPUT) (Reg . 0))
((Stat . OUTPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -61) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . LOAD) (Reg . 0) (Expr Num . -97) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -57) (Expr Num . 13) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -99) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 2) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . LOAD) (Reg . 4) (Expr Num . -100) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . -21) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -96) (Expr Num . 88) (Stat . OUTPUT) (Expr . SUB) (Expr . GT) (Reg . 4) (Reg . 0) (Reg . 2))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Reg . 0) (Expr Num . 7) (Stat . OUTPUT) (Expr Num . -58))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -49) (Expr Num . 13) (Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . -42) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -77) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -57) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 3) (Stat . OUTPUT) (Expr Num . -100) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . 29) (Expr Num . -64) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 29) (Expr Num . -58) (Stat . OUTPUT) (Expr Num . -40) (Stat . INPUT) (Reg . 2))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -98) (Reg . 2) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 79) (Reg . 2) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 79) (Reg . 2) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 4) (Expr Num . -31) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -93) (Expr Num . 16) (Stat . LOAD) (Reg . 0) (Expr Num . -31) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . 79) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 79) (Reg . 2) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 4) (Expr Num . 19) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -57) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . -100) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Reg . 0))
((Stat . OUTPUT) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 79) (Reg . 2) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 79) (Reg . 2) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . -100) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -57) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -26) (Expr Num . 13) (Stat . OUTPUT) (Expr Num . -100) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -84) (Expr Num . 59) (Stat . LOAD) (Reg . 0) (Reg . 3) (Stat . OUTPUT) (Reg . 0))
((Stat . OUTPUT) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 79) (Reg . 2) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -57) (Expr Num . 16) (Stat . OUTPUT) (Expr Num . -80) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . LOAD) (Reg . 0) (Expr Num . -31) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -57) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 3))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . -100) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . -31) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . 42) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 79) (Reg . 2) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 29) (Expr Num . -58) (Stat . OUTPUT) (Expr Num . -90))
((Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -99) (Reg . 2) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 2) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -49) (Expr Num . 13) (Stat . INPUT) (Reg . 4) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . -99) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -66) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 4) (Expr Num . -31) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -57) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . -68) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -57) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -99) (Reg . 2) (Stat . OUTPUT) (Reg . 2))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -57) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . -31) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -57) (Expr Num . 16) (Stat . OUTPUT) (Expr Num . -73) (Stat . INPUT) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . ADD) (Expr Num . -100) (Expr . ADD) (Expr Num . -17) (Expr Num . -97) (Stat . INPUT) (Reg . 4) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 69) (Reg . 2) (Stat . LOAD) (Reg . 2) (Expr . ADD) (Expr Num . 79) (Reg . 2))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr Num . 50) (Stat . OUTPUT) (Reg . 3))
((Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . 38) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -98) (Expr Num . 13) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . OUTPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 1) (Expr Num . -72) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -51) (Reg . 2) (Stat . OUTPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . ADD) (Expr . MUL) (Expr Num . -57) (Expr Num . 16) (Expr Num . -80) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . -31) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 79) (Reg . 2) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -62) (Expr Num . 16))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . -49) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -93) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -57) (Expr Num . 16) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -96) (Expr Num . 88) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . LOAD) (Reg . 0) (Expr Num . -100) (Stat . OUTPUT) (Expr Num . -100))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . -31) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -57) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -66) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . OUTPUT) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . -100) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 79) (Reg . 2) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . -31) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 4) (Expr Num . 19) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr Num . -79) (Expr . DIV) (Reg . 0) (Expr Num . 7) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . -96) (Stat . LOAD) (Reg . 4) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -57) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 29) (Expr Num . -58) (Stat . LOAD) (Reg . 0) (Expr Num . -51) (Stat . OUTPUT) (Expr Num . -92))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . SUB) (Expr . DIV) (Reg . 2) (Reg . 0) (Reg . 2) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 7) (Reg . 2) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 3) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr . MUL) (Expr Num . -89) (Expr Num . 16) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . -31) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . OUTPUT) (Expr . MUL) (Expr Num . -49) (Expr Num . 13) (Stat . OUTPUT) (Expr Num . -100) (Stat . OUTPUT) (Expr Num . -100) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . SUB) (Expr . ADD) (Expr Num . -100) (Expr . MUL) (Expr Num . -49) (Expr Num . 13) (Expr Num . 59) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 4) (Expr Num . 19) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . 79) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr Num . -100) (Stat . OUTPUT) (Reg . 2))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -57) (Expr Num . 16) (Stat . OUTPUT) (Expr Num . -28) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 2) (Expr Num . -31) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -57) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . SUB) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Reg . 2) (Stat . LOAD) (Reg . 3) (Expr Num . 40))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . -31) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -57) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr Num . -98) (Expr Num . -41) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -57) (Expr Num . 16))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . -96) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -57) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . -98) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . OUTPUT) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 79) (Reg . 2) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -96) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . -49) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -89) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 16) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . ADD) (Expr Num . -68) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -98) (Expr Num . 13) (Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . -31) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -62) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . OUTPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . -31) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -97) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . SUB) (Expr . GT) (Reg . 4) (Reg . 1) (Reg . 2) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Reg . 0) (Expr Num . 7) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 79) (Reg . 2) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 79) (Reg . 2) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -68) (Expr Num . -99) (Stat . OUTPUT) (Reg . 2))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -99) (Reg . 2) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -57) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Reg . 0) (Expr Num . 7) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -100) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -57) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 29) (Expr Num . -32) (Stat . OUTPUT) (Expr Num . 29) (Stat . LOAD) (Reg . 0) (Reg . 3))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -57) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -57) (Expr Num . 59) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 79) (Reg . 2) (Stat . OUTPUT) (Reg . 3))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . -49) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -99) (Expr Num . 16))
((Stat . INPUT) (Reg . 2) (Stat . LOAD) (Reg . 0) (Expr Num . -100) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -26) (Expr Num . 13) (Stat . OUTPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr . SUB) (Expr Num . -84) (Expr Num . 59) (Reg . 2) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -57) (Expr Num . 16) (Stat . INPUT) (Reg . 2))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . -57) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 79) (Reg . 2) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -99) (Reg . 2) (Stat . OUTPUT) (Expr . SUB) (Expr . GT) (Reg . 4) (Reg . 1) (Reg . 2))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . LOAD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . OUTPUT) (Expr . MUL) (Expr Num . -26) (Expr Num . 13) (Stat . OUTPUT) (Expr Num . -99) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . -49) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . OUTPUT) (Expr . ADD) (Expr Num . -98) (Expr Num . -91) (Stat . OUTPUT) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . -31) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -100) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -66) (Expr Num . 16) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . 45) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -39) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . -53) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -64) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 79) (Reg . 2) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 79) (Reg . 2) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . ADD) (Expr Num . -25) (Expr Num . -95) (Stat . LOAD) (Reg . 3) (Reg . 1) (Stat . LOAD) (Reg . 0) (Reg . 2))
((Stat . INPUT) (Reg . 1) (Stat . LOAD) (Reg . 1) (Expr Num . 38) (Stat . OUTPUT) (Expr . ADD) (Expr Num . -98) (Expr Num . -100) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 2) (Stat . LOAD) (Reg . 1) (Reg . 0) (Stat . OUTPUT) (Expr Num . -97) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -68) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . LOAD) (Reg . 0) (Expr Num . 46) (Stat . OUTPUT) (Expr . ADD) (Expr Num . -98) (Expr Num . -100) (Stat . OUTPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr Num . -98) (Expr Num . -41) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -57) (Expr . MUL) (Expr Num . -68) (Expr Num . 16))
((Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 79) (Reg . 2))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . -100) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . -72) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -77) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 3) (Stat . LOAD) (Reg . 0) (Expr Num . -100) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -57) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -100) (Expr Num . 16) (Stat . LOAD) (Reg . 4) (Expr Num . 19) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . LOAD) (Reg . 0) (Expr Num . -31) (Stat . LOAD) (Reg . 0) (Expr Num . -100) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -89) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . -100))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . -31) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -57) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . OUTPUT) (Expr . SUB) (Expr Num . 79) (Reg . 2) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -57) (Expr Num . 16) (Stat . OUTPUT) (Reg . 2))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 79) (Reg . 2) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -57) (Expr Num . -68) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -26) (Expr Num . 13) (Stat . OUTPUT) (Reg . 1) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 3) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -57) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 29) (Expr Num . -58) (Stat . OUTPUT) (Reg . 0))
((Stat . OUTPUT) (Expr . ADD) (Expr Num . -17) (Expr Num . -97) (Stat . OUTPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -99) (Reg . 2) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Reg . 0) (Expr Num . 7) (Stat . OUTPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 16))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 79) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -100) (Expr Num . 16))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . -31) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr Num . -99) (Stat . LOAD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Reg . 0) (Expr . SUB) (Expr Num . 79) (Reg . 2) (Stat . OUTPUT) (Expr Num . -99) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 4) (Expr Num . -96) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -57) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 79) (Expr Num . 16) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 2) (Expr Num . -100))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 3) (Expr Num . 19) (Stat . LOAD) (Reg . 2) (Expr . MUL) (Expr Num . 16) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr Num . -96) (Expr Num . -99) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Reg . 0) (Expr Num . 7) (Stat . OUTPUT) (Expr Num . 29) (Stat . INPUT) (Reg . 0))
((Stat . OUTPUT) (Expr . ADD) (Expr Num . -100) (Expr Num . -100) (Stat . OUTPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 79) (Reg . 2) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 2) (Expr Num . -10) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -26) (Expr Num . 13) (Stat . OUTPUT) (Expr Num . -100))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr Num . -79) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -96) (Expr Num . 88))
((Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 79) (Reg . 2) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . -31) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -57) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . LOAD) (Reg . 0) (Expr Num . -64) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . -57) (Stat . OUTPUT) (Reg . 0))
((Stat . OUTPUT) (Expr . MUL) (Expr Num . 29) (Expr Num . -58) (Stat . OUTPUT) (Expr Num . -98) (Stat . LOAD) (Reg . 0) (Expr Num . -68))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 2) (Expr Num . -31) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . OUTPUT) (Expr . ADD) (Expr Num . -100) (Expr Num . -100) (Stat . OUTPUT) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 4) (Expr Num . -31) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -98) (Expr Num . -72))
((Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 29) (Expr Num . -58) (Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -26) (Expr Num . 13))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -42) (Reg . 2) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . -100) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -52) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -57) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Reg . 1) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . LOAD) (Reg . 0) (Expr Num . -31) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . -96) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -100) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . -31) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -99) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . LOAD) (Reg . 2) (Expr Num . -58) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -57) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . ADD) (Expr Num . -100) (Expr Num . -100) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -96) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . LOAD) (Reg . 1) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . SUB) (Expr . MUL) (Expr Num . 29) (Expr Num . -64) (Reg . 2) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 2) (Expr Num . -31) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -57) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -57) (Expr Num . -4) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -49) (Expr Num . 13) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . SUB) (Expr . ADD) (Expr Num . -17) (Expr . ADD) (Expr Num . -97) (Expr Num . -97) (Reg . 2) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -98) (Expr Num . 13) (Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr Num . -100))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . -100) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -98) (Expr Num . 13))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr . DIV) (Reg . 2) (Reg . 0) (Reg . 2) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 2) (Expr Num . -10) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . INPUT) (Reg . 2))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Reg . 0) (Expr Num . 7) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr Num . 16) (Stat . OUTPUT) (Reg . 3))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . ADD) (Expr . MUL) (Expr Num . -57) (Expr Num . 16) (Expr Num . 13) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 29) (Expr Num . 59))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 29) (Expr Num . -64) (Stat . OUTPUT) (Expr Num . -90))
((Stat . OUTPUT) (Expr . ADD) (Expr Num . -98) (Expr . ADD) (Expr Num . -4) (Expr Num . -97) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 4) (Expr Num . 19) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . ADD) (Expr Num . -100) (Expr Num . -100) (Stat . OUTPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . -99))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -57) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 2) (Stat . LOAD) (Reg . 3) (Expr Num . -100) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr . SUB) (Expr Num . 79) (Reg . 2) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -57) (Expr Num . 16))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 79) (Reg . 2) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . LOAD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Reg . 0) (Expr Num . 7) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . SUB) (Expr . DIV) (Reg . 2) (Reg . 2) (Reg . 2) (Stat . OUTPUT) (Reg . 3))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -57) (Reg . 2) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . -72) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -77) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . -31) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . -99) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 79) (Reg . 0) (Stat . OUTPUT) (Reg . 3))
((Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -98) (Expr Num . 16) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -49) (Expr Num . 13) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Expr Num . -100) (Stat . INPUT) (Reg . 0))
((Stat . OUTPUT) (Expr . MUL) (Expr Num . 29) (Expr Num . -32) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -100) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . OUTPUT) (Expr . MUL) (Expr Num . 29) (Expr Num . -58) (Stat . OUTPUT) (Expr Num . -98) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Expr Num . -100) (Expr . NOT) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -97) (Expr Num . 16) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 29) (Expr Num . -58) (Stat . LOAD) (Reg . 2) (Expr Num . -51) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . -31) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -57) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . ADD) (Expr Num . -99) (Expr Num . -97) (Stat . OUTPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 79) (Reg . 2) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -57) (Expr Num . 16) (Stat . OUTPUT) (Expr Num . -73) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . 59) (Stat . LOAD) (Reg . 0) (Expr Num . -100))
((Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -31) (Reg . 2) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . -49) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . OUTPUT) (Expr . MUL) (Expr Num . 29) (Expr Num . -58) (Stat . OUTPUT) (Expr Num . -98) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . 46) (Expr Num . -3))
((Stat . LOAD) (Reg . 0) (Expr Num . 29) (Stat . LOAD) (Reg . 0) (Expr Num . -100) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -89) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -57) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . OUTPUT) (Expr . ADD) (Expr . ADD) (Expr Num . -52) (Expr Num . -99) (Expr Num . -97) (Stat . OUTPUT) (Expr Num . -99) (Stat . OUTPUT) (Expr Num . -97))
((Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 2))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 2) (Expr . SUB) (Expr Num . -42) (Expr Num . 59) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -57) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . -31) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -57) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Expr Num . 59) (Stat . LOAD) (Reg . 2) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . LOAD) (Reg . 0) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr . MUL) (Expr Num . -31) (Expr Num . 16) (Expr Num . 88) (Stat . OUTPUT) (Reg . 0))
((Stat . OUTPUT) (Expr . MUL) (Expr Num . 29) (Expr Num . -58) (Stat . OUTPUT) (Expr Num . -98) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . 46) (Expr . MUL) (Expr Num . 46) (Expr Num . -3))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 29) (Expr Num . -58) (Stat . LOAD) (Reg . 0) (Expr Num . -97) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -57) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . SUB) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Reg . 2) (Stat . LOAD) (Reg . 0) (Expr Num . -92))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . -49) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -89) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -68) (Reg . 2) (Stat . INPUT) (Reg . 2))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . -31) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 29) (Expr Num . -64) (Stat . OUTPUT) (Expr . DIV) (Reg . 0) (Expr Num . 7))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 79) (Reg . 2) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -58) (Expr Num . 13) (Stat . OUTPUT) (Expr Num . -64) (Stat . OUTPUT) (Reg . 2))
((Stat . INPUT) (Reg . 4) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 79) (Reg . 2) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 4) (Expr . SUB) (Expr Num . 79) (Reg . 2) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr Num . -98) (Expr Num . -97) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . ADD) (Expr Num . -99) (Expr Num . -100) (Stat . LOAD) (Reg . 3) (Expr Num . -47) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . -100) (Stat . OUTPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 1))
((Stat . OUTPUT) (Expr . ADD) (Expr . MUL) (Expr Num . -57) (Expr Num . 16) (Expr Num . 13) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . OUTPUT) (Expr . MUL) (Expr Num . -100) (Expr Num . 13) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -84) (Expr Num . 59) (Stat . LOAD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . -99) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -57) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 79) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . LOAD) (Reg . 4) (Expr Num . 50) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 2) (Stat . LOAD) (Reg . 0) (Expr Num . 19) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -99) (Reg . 2) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 2) (Stat . LOAD) (Reg . 0) (Expr Num . -31) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 29) (Expr Num . -64) (Stat . OUTPUT) (Expr Num . -40) (Stat . OUTPUT) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . -96) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr Num . -100) (Expr Num . -97) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 79) (Reg . 2) (Stat . OUTPUT) (Expr Num . -98))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . -60) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -57) (Expr Num . 16) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . -31) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -57) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . -97) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . -31) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Expr . GT) (Reg . 4) (Reg . 1) (Reg . 2) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 79) (Reg . 2) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . -96) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . -49) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -89) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . ADD) (Expr Num . -100) (Expr Num . -97) (Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 79) (Reg . 2) (Stat . INPUT) (Reg . 2))
((Stat . LOAD) (Reg . 0) (Expr Num . -21) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . SUB) (Expr . MUL) (Expr Num . 29) (Expr Num . -32) (Reg . 2) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -89) (Expr . DIV) (Reg . 2) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . -31) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . 79) (Expr Num . 16) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -57) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 16) (Expr Num . -58) (Stat . LOAD) (Reg . 0) (Expr Num . -100) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 2) (Expr Num . -100) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -31) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . -96) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -57) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . -31) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . LOAD) (Reg . 0) (Expr Num . -31) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -26) (Expr Num . 13) (Stat . OUTPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -96) (Expr Num . 88))
((Stat . OUTPUT) (Expr . ADD) (Expr Num . -17) (Expr Num . -97) (Stat . LOAD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 1))
((Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . 38) (Stat . INPUT) (Reg . 0))
((Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . LOAD) (Reg . 0) (Expr Num . -96) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -29) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . ADD) (Expr Num . -97) (Expr Num . -97) (Stat . LOAD) (Reg . 0) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . -88) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -66) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . LOAD) (Reg . 3) (Expr . LT) (Reg . 0) (Expr Num . -100) (Stat . LOAD) (Reg . 0) (Expr Num . -100) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 3) (Stat . LOAD) (Reg . 0) (Expr Num . -49))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . -31) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -57) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 16) (Reg . 2) (Stat . INPUT) (Reg . 0))
((Stat . LOAD) (Reg . 4) (Expr Num . -31) (Stat . OUTPUT) (Expr . ADD) (Expr Num . -99) (Expr Num . -98) (Stat . OUTPUT) (Reg . 1) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Reg . 0) (Expr Num . 7) (Stat . OUTPUT) (Expr . OR) (Expr Num . 23) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . OUTPUT) (Expr . ADD) (Expr Num . -17) (Expr . SUB) (Expr Num . -96) (Expr Num . 88) (Stat . LOAD) (Reg . 0) (Expr Num . -65) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 79) (Reg . 2) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . ADD) (Expr Num . -98) (Expr Num . -100) (Stat . LOAD) (Reg . 3) (Reg . 1) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Reg . 0) (Expr Num . 7) (Stat . OUTPUT) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . LOAD) (Reg . 0) (Expr Num . -96) (Stat . OUTPUT) (Expr . ADD) (Expr Num . -100) (Expr Num . -97) (Stat . OUTPUT) (Reg . 4) (Stat . OUTPUT) (Reg . 0))
((Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . INPUT) (Reg . 0))
((Stat . LOAD) (Reg . 0) (Expr Num . -31) (Stat . LOAD) (Reg . 4) (Expr Num . -49) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . -96) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -57) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -64) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 3) (Expr Num . -10) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . -68) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 3) (Stat . LOAD) (Reg . 0) (Expr Num . 67) (Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Reg . 0))
((Stat . OUTPUT) (Expr . MUL) (Expr Num . 16) (Expr Num . -58) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr Num . -98) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 29) (Expr Num . -58) (Stat . LOAD) (Reg . 0) (Expr Num . -97) (Stat . LOAD) (Reg . 4) (Expr Num . -100))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . -97) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -57) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . OUTPUT) (Expr . MUL) (Expr Num . 29) (Expr Num . -58) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 2) (Stat . LOAD) (Reg . 0) (Expr Num . -68))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 16) (Expr Num . -58) (Stat . LOAD) (Reg . 0) (Expr Num . 29) (Stat . OUTPUT) (Reg . 0))
((Stat . OUTPUT) (Expr . SUB) (Expr Num . -42) (Expr Num . 59) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . ADD) (Expr Num . -100) (Expr . ADD) (Expr Num . -17) (Expr Num . -97) (Stat . LOAD) (Reg . 0) (Expr Num . -68) (Stat . OUTPUT) (Reg . 0))
((Stat . OUTPUT) (Expr . ADD) (Expr Num . -100) (Expr Num . -97) (Stat . OUTPUT) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . OUTPUT) (Expr . SUB) (Expr Num . 79) (Reg . 2) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -66) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 79) (Reg . 2) (Stat . LOAD) (Reg . 0) (Reg . 3))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . -21) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -68) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . INPUT) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -57) (Reg . 2) (Stat . OUTPUT) (Reg . 0))
((Stat . OUTPUT) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 79) (Reg . 2) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . -77) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . OUTPUT) (Reg . 0) (Stat . INPUT) (Reg . 3) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -57) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Reg . 0) (Expr Num . 7) (Stat . OUTPUT) (Expr . OR) (Expr Num . 23) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 79) (Reg . 2) (Stat . LOAD) (Reg . 0) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 79) (Reg . 2) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 7) (Reg . 2) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -63) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . -68) (Stat . OUTPUT) (Reg . 1))
((Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr Num . 29) (Stat . OUTPUT) (Expr Num . -58))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -57) (Expr Num . 16) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr . SUB) (Expr Num . -100) (Reg . 2) (Expr Num . -29) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -100) (Expr Num . 16) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -57) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . -49) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr . SUB) (Expr Num . 79) (Reg . 2) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -57) (Expr Num . 16) (Stat . LOAD) (Reg . 0) (Expr Num . -100) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . ADD) (Expr Num . -100) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . -25) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -100) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Reg . 0) (Expr Num . 7) (Stat . OUTPUT) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 49) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Expr Num . 88) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr . SUB) (Expr Num . 79) (Reg . 2) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . LOAD) (Reg . 0) (Expr Num . -31) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . MUL) (Expr Num . -57) (Expr Num . 16) (Expr Num . -97) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Expr Num . 79) (Reg . 2) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . ADD) (Expr Num . -17) (Expr . MUL) (Expr Num . 29) (Expr Num . -58) (Stat . LOAD) (Reg . 0) (Expr Num . -98) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -57) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 79) (Reg . 2) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 2) (Stat . LOAD) (Reg . 0) (Expr Num . -49) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . -57) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . -96) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -57) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . -100) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -100) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . OUTPUT) (Expr . MUL) (Expr Num . -68) (Expr . SUB) (Expr Num . -100) (Expr Num . 88) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . -100) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -96) (Expr Num . 88))
((Stat . OUTPUT) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 79) (Reg . 2) (Stat . OUTPUT) (Reg . 3))
((Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 29) (Expr Num . -10) (Stat . OUTPUT) (Expr Num . -98) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -57) (Expr Num . 16) (Stat . OUTPUT) (Expr Num . -73) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . -31) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -62) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 3) (Expr Num . 19) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . OUTPUT) (Expr . MUL) (Expr Num . 29) (Expr Num . 13) (Stat . OUTPUT) (Expr Num . -99) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 29) (Expr Num . -58) (Stat . OUTPUT) (Reg . 4) (Stat . LOAD) (Reg . 0) (Expr Num . -95))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 79) (Expr Num . 13) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . 16) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Expr Num . 59) (Reg . 2) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . OUTPUT) (Expr . ADD) (Expr Num . -58) (Expr Num . -100) (Stat . OUTPUT) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 16) (Stat . OUTPUT) (Expr Num . -99) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . 46) (Expr Num . -29) (Stat . OUTPUT) (Expr Num . -4))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -64) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . -97) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 2) (Expr Num . -100) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -68) (Expr Num . 13) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -26) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . -49) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 79) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . ADD) (Expr . MUL) (Expr Num . -57) (Expr Num . 16) (Expr Num . -41) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 16) (Expr Num . -31))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr Num . -96) (Expr Num . -99) (Stat . OUTPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . OUTPUT) (Expr . ADD) (Expr Num . -100) (Expr . MUL) (Expr Num . -49) (Expr Num . 13) (Stat . OUTPUT) (Expr Num . -100) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 79) (Reg . 2) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 4) (Expr Num . -31) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr Num . -79) (Expr . MUL) (Expr Num . -49) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . ADD) (Expr Num . -17) (Expr . ADD) (Expr Num . -17) (Expr Num . -97) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . OUTPUT) (Expr Num . -90) (Stat . OUTPUT) (Expr . ADD) (Expr Num . -100) (Expr Num . -97) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 29) (Expr . MUL) (Expr Num . -57) (Expr Num . 16) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . -98))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 29) (Expr Num . -58) (Stat . LOAD) (Reg . 0) (Expr Num . -51) (Stat . OUTPUT) (Expr Num . -92))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 29) (Expr Num . -58) (Stat . LOAD) (Reg . 0) (Expr Num . -97) (Stat . LOAD) (Reg . 0) (Expr Num . -31))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 4) (Expr Num . -31) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 2) (Expr Num . -100) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -57) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . -49) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr . SUB) (Expr Num . -99) (Expr Num . 59) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -57) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0) (Stat . INPUT) (Reg . 3))
((Stat . INPUT) (Reg . 2) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . 16) (Expr . SUB) (Expr Num . -99) (Reg . 2) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . -31) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 79) (Reg . 2) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . -49) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr . ADD) (Expr Num . -96) (Expr Num . -99) (Stat . OUTPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . 38) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . -31) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . LOAD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . OUTPUT) (Expr . SUB) (Expr Num . -93) (Expr Num . 88) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 29) (Expr Num . -58) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 29) (Reg . 2) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . -100) (Stat . LOAD) (Reg . 0) (Reg . 2) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . ADD) (Expr Num . -100) (Expr Num . -35) (Stat . OUTPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . -93))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 2) (Expr Num . 79) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr . MUL) (Expr Num . -64) (Expr Num . 16) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 79) (Reg . 2) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -100) (Expr Num . 13) (Stat . OUTPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . -31) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . OUTPUT) (Expr . ADD) (Expr Num . -17) (Expr Num . -97) (Stat . OUTPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 4) (Expr Num . 16) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -98) (Expr Num . 13))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 79) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 2) (Expr Num . -31) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -57) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . OUTPUT) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . LOAD) (Reg . 0) (Expr Num . -49) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -89) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 29) (Expr Num . -58) (Stat . LOAD) (Reg . 0) (Expr Num . 29) (Stat . LOAD) (Reg . 4) (Expr Num . -100))
((Stat . INPUT) (Reg . 1) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . 46) (Expr Num . -3) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Reg . 0) (Expr Num . 7) (Stat . OUTPUT) (Expr . ADD) (Expr Num . -98) (Expr Num . -62) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . 16) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -57) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . -31) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 4) (Expr Num . 19) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr . ADD) (Expr Num . -79) (Expr . MUL) (Expr Num . -92) (Expr Num . 16) (Expr Num . 59) (Stat . LOAD) (Reg . 3) (Reg . 3) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . OUTPUT) (Expr . MUL) (Expr Num . -57) (Expr Num . 16) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . -99) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -31) (Reg . 2) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . -96) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . -49) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -89) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . LOAD) (Reg . 0) (Expr Num . -31) (Stat . LOAD) (Reg . 0) (Expr Num . -31) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -57) (Expr Num . 16))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 79) (Reg . 2) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -26) (Expr Num . 13) (Stat . OUTPUT) (Expr . LT) (Reg . 0) (Expr Num . 7) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 2) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 79) (Reg . 2) (Stat . INPUT) (Reg . 3))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr Num . -58) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 79) (Reg . 2) (Stat . OUTPUT) (Reg . 0))
((Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Expr . ADD) (Expr Num . -69) (Expr Num . -35) (Stat . OUTPUT) (Reg . 3) (Stat . OUTPUT) (Expr Num . -93))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 2) (Expr Num . -10) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . INPUT) (Reg . 2))
((Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 3) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -57) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . 29) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -57) (Expr Num . 16))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 16) (Reg . 2) (Stat . OUTPUT) (Reg . 0))
((Stat . OUTPUT) (Expr . MUL) (Expr Num . 29) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . -33) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -58) (Expr Num . -57) (Stat . OUTPUT) (Expr Num . -64) (Stat . OUTPUT) (Reg . 2))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 79) (Reg . 2) (Stat . OUTPUT) (Expr . DIV) (Reg . 0) (Expr Num . 7))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -99) (Reg . 2) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -26) (Expr Num . 13))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . SUB) (Expr . SUB) (Expr Num . -96) (Expr Num . 88) (Reg . 2) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . LOAD) (Reg . 2) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . ADD) (Expr Num . -58) (Expr Num . -100) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 29) (Expr Num . -58))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -96) (Reg . 2) (Stat . OUTPUT) (Reg . 0))
((Stat . OUTPUT) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . LOAD) (Reg . 0) (Expr Num . -49) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . 16) (Expr Num . 16) (Stat . OUTPUT) (Expr . ADD) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Expr Num . -97))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 79) (Reg . 2) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Expr Num . -100) (Stat . INPUT) (Reg . 0))
((Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr . MUL) (Expr Num . -99) (Expr Num . 16) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -57) (Expr Num . 16) (Stat . LOAD) (Reg . 0) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 3) (Expr Num . -31) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . LOAD) (Reg . 1) (Expr . SUB) (Expr Num . -95) (Reg . 2) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr Num . -52) (Expr Num . -99) (Stat . OUTPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . -88) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -66) (Expr Num . 16) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . SUB) (Expr . DIV) (Reg . 2) (Reg . 0) (Reg . 2) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 79) (Reg . 2) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 46) (Expr Num . -3) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 2) (Expr Num . -32) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Reg . 0) (Expr Num . 7) (Stat . OUTPUT) (Reg . 0))
((Stat . OUTPUT) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . LOAD) (Reg . 0) (Expr Num . -49) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . 16) (Expr Num . 16) (Stat . OUTPUT) (Expr . ADD) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Expr Num . -97))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 69) (Reg . 2) (Stat . LOAD) (Reg . 2) (Expr . ADD) (Expr Num . 79) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . ADD) (Expr . LT) (Expr Num . 13) (Reg . 3) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . 19) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . ADD) (Expr Num . -100) (Expr Num . -35) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 3) (Stat . LOAD) (Reg . 0) (Expr Num . -96) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -57) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . OUTPUT) (Expr . MUL) (Expr Num . -100) (Expr Num . 16) (Stat . OUTPUT) (Expr Num . -99) (Stat . OUTPUT) (Expr Num . -4) (Stat . OUTPUT) (Reg . 2))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr . DIV) (Reg . 2) (Reg . 0) (Reg . 2) (Stat . OUTPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 4) (Expr Num . 16) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -84) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 2))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . -31) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -57) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -42) (Reg . 2) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 79) (Reg . 2) (Stat . INPUT) (Reg . 2))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr Num . -52) (Expr Num . 79) (Stat . OUTPUT) (Reg . 0))
((Stat . OUTPUT) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . INPUT) (Reg . 4) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . -98) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -58) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . LOAD) (Reg . 3) (Reg . 3) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 3))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 1) (Expr Num . 38) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 79) (Reg . 2) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . SUB) (Expr . DIV) (Reg . 2) (Reg . 4) (Reg . 2) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -49) (Expr Num . 13) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -57) (Expr . MUL) (Expr Num . -57) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . SUB) (Expr . MUL) (Expr . AND) (Expr Num . -62) (Expr Num . 85) (Expr Num . -91) (Expr Num . 88) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . -96) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -98) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . -100) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -58) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 3) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr Num . -79) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Expr Num . -98))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . ADD) (Expr Num . -17) (Expr Num . -97) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Expr Num . 16) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr Num . -79) (Expr Num . -41) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 2))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . 16) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -57) (Expr Num . 16) (Stat . LOAD) (Reg . 0) (Expr Num . -68))
((Stat . INPUT) (Reg . 2) (Stat . LOAD) (Reg . 1) (Expr Num . 38) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 1) (Expr Num . 38) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . OUTPUT) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . LOAD) (Reg . 1) (Reg . 0) (Stat . OUTPUT) (Expr Num . -97) (Stat . OUTPUT) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 29) (Expr Num . -32) (Stat . OUTPUT) (Expr Num . -57) (Stat . LOAD) (Reg . 0) (Reg . 3))
((Stat . OUTPUT) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 2) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 79) (Reg . 2) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -68) (Expr Num . -58) (Stat . OUTPUT) (Expr Num . -80) (Stat . OUTPUT) (Reg . 0))
((Stat . LOAD) (Reg . 0) (Expr Num . -100) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . -28) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . -31) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -68) (Reg . 2) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . 46) (Expr Num . -29) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 79) (Reg . 2) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . -31) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . SUB) (Expr . DIV) (Reg . 0) (Reg . 0) (Reg . 2) (Stat . OUTPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . -100) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . -31) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 29) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . LOAD) (Reg . 0) (Expr Num . 46) (Stat . OUTPUT) (Expr Num . -92))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 4) (Stat . LOAD) (Reg . 0) (Expr Num . -95))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . -49) (Stat . LOAD) (Reg . 0) (Expr Num . -80) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -62) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . -31) (Stat . LOAD) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr Num . 7) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . 13) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -61) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -84) (Expr Num . 59) (Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 1) (Expr . SUB) (Expr Num . -96) (Expr Num . 88) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 29) (Expr Num . -58))
((Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -62) (Expr Num . 16))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 1) (Expr Num . 38) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -92) (Expr Num . 16) (Stat . OUTPUT) (Expr . DIV) (Reg . 0) (Expr Num . 7))
((Stat . LOAD) (Reg . 0) (Expr Num . -99) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 29) (Expr Num . -58) (Stat . OUTPUT) (Expr Num . -100))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -26) (Expr Num . 13) (Stat . OUTPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . -58) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . -31) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 13) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . SUB) (Expr . DIV) (Reg . 2) (Reg . 0) (Reg . 2) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -61) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . EQ) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 79) (Reg . 2) (Stat . OUTPUT) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 79) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . OUTPUT) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 2) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . 38) (Stat . OUTPUT) (Expr . ADD) (Expr Num . -79) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . -100) (Stat . OUTPUT) (Expr Num . -72) (Stat . OUTPUT) (Expr Num . -100))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 79) (Reg . 2) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 79) (Reg . 2) (Stat . OUTPUT) (Expr Num . -61))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr Num . -29) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -57) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 29) (Expr Num . -58) (Stat . OUTPUT) (Expr Num . -95) (Stat . OUTPUT) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 79) (Reg . 2) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . SUB) (Expr . DIV) (Reg . 0) (Reg . 0) (Reg . 2) (Stat . LOAD) (Reg . 0) (Expr Num . 67))
((Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . LOAD) (Reg . 0) (Expr Num . -100) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . -93) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -97) (Reg . 2) (Stat . INPUT) (Reg . 4))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 67) (Expr Num . -3) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -57) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr Num . -52) (Expr Num . -99) (Stat . OUTPUT) (Reg . 0))
((Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -61) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Reg . 0) (Expr Num . 7) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -17) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . OUTPUT) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . -100) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . -31) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -57) (Expr Num . 16) (Stat . OUTPUT) (Expr Num . 13) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 79) (Reg . 2) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 3) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -93) (Expr Num . 16) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Reg . 0) (Expr Num . -29) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 2) (Expr Num . -77) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr Num . -97) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . LOAD) (Reg . 0) (Expr Num . 29) (Stat . LOAD) (Reg . 0) (Expr Num . -100) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -89) (Expr . MUL) (Expr Num . 16) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -97) (Reg . 2) (Stat . OUTPUT) (Reg . 3))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Reg . 0) (Expr Num . 7) (Stat . OUTPUT) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 79) (Reg . 2) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . SUB) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Reg . 2) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -49) (Expr Num . 13) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 29) (Expr Num . -58) (Stat . OUTPUT) (Expr . ADD) (Expr Num . -25) (Expr . SUB) (Expr Num . -68) (Expr Num . 59) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . -31) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -57) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Expr Num . -100) (Expr Num . -31) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 29) (Expr Num . -58) (Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . ADD) (Expr Num . 13) (Expr Num . -93) (Stat . OUTPUT) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 2) (Stat . LOAD) (Reg . 0) (Expr Num . -99) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . -96) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -57) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . -96) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -26) (Expr Num . 13) (Stat . OUTPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . -100) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . -31) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -57) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 29) (Expr Num . -56) (Stat . OUTPUT) (Expr . ADD) (Expr Num . -25) (Expr Num . -93) (Stat . OUTPUT) (Reg . 0))
((Stat . OUTPUT) (Expr . SUB) (Expr Num . 79) (Reg . 2) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 79) (Reg . 2) (Stat . INPUT) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . -93) (Stat . OUTPUT) (Expr . ADD) (Expr Num . -98) (Expr Num . -97))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . -98) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 2) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . OUTPUT) (Expr . MUL) (Expr Num . 16) (Expr Num . -64) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . LOAD) (Reg . 4) (Expr Num . 50) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . -31) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 2) (Stat . LOAD) (Reg . 0) (Expr Num . -88) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 2) (Stat . LOAD) (Reg . 0) (Expr Num . -31) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 79) (Reg . 2) (Stat . OUTPUT) (Reg . 0))
((Stat . OUTPUT) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 79) (Reg . 2) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . ADD) (Expr Num . -97) (Expr Num . -100) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Expr Num . -100) (Expr . NOT) (Reg . 4) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 79) (Reg . 2) (Stat . OUTPUT) (Expr Num . -96))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 29) (Expr Num . -35) (Stat . OUTPUT) (Expr Num . -32) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . DIV) (Reg . 0) (Expr Num . 7) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0) (Stat . LOAD) (Reg . 3) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 3) (Stat . LOAD) (Reg . 0) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . -100) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -57) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . ADD) (Expr Num . -100) (Expr Num . -93) (Stat . OUTPUT) (Reg . 1) (Stat . INPUT) (Reg . 4))
((Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -57) (Expr Num . 79) (Stat . OUTPUT) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . -31) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr Num . -79) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . -96) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -57) (Expr . SUB) (Expr Num . 79) (Reg . 2) (Stat . OUTPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 4))
((Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -57) (Expr Num . 16) (Stat . LOAD) (Reg . 1) (Reg . 1) (Stat . OUTPUT) (Expr Num . -97) (Stat . OUTPUT) (Reg . 0))
((Stat . OUTPUT) (Expr . ADD) (Expr Num . -100) (Expr Num . -99) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . LOAD) (Reg . 0) (Expr . AND) (Expr Num . -20) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . -97) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Expr Num . -100) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . ADD) (Expr Num . -100) (Expr Num . -97) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -96) (Expr Num . 88) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 3) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -57) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -49) (Expr Num . 13) (Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 79) (Reg . 2) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . -31) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -100) (Expr Num . 13) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 1) (Expr Num . 38) (Stat . OUTPUT) (Expr . ADD) (Expr Num . -100) (Expr . SUB) (Expr Num . 79) (Reg . 2) (Stat . INPUT) (Reg . 2))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . SUB) (Expr . DIV) (Reg . 2) (Reg . 0) (Reg . 2) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . LOAD) (Reg . 1) (Expr Num . 38) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 79) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 4) (Expr . DIV) (Reg . 0) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . -100) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -57) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . OUTPUT) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 79) (Reg . 2) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 2))
((Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . -88) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -66) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -100) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 2) (Stat . LOAD) (Reg . 0) (Expr Num . -31) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -57) (Expr Num . -68) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . -31) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -57) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 4) (Stat . LOAD) (Reg . 2) (Expr Num . -95))
((Stat . LOAD) (Reg . 1) (Expr Num . -97) (Stat . LOAD) (Reg . 0) (Expr Num . -49) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -89) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr . ADD) (Expr Num . -17) (Expr Num . -97) (Expr Num . 59) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . -98) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . -99) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -100) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -97) (Reg . 2) (Stat . LOAD) (Reg . 0) (Reg . 1) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -68) (Expr Num . -100) (Stat . OUTPUT) (Reg . 3))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . DIV) (Reg . 1) (Expr Num . 7) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -39) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . OUTPUT) (Expr . SUB) (Expr Num . -68) (Expr Num . 59) (Stat . OUTPUT) (Expr Num . -99) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Expr Num . 79) (Reg . 2) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . SUB) (Expr . GT) (Reg . 0) (Reg . 1) (Reg . 2) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -49) (Expr Num . 13) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -57) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . -31) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -57) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . OUTPUT) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Expr Num . -100) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 2) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -57) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . -72) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -84) (Expr Num . 59) (Stat . LOAD) (Reg . 0) (Reg . 3) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . -68) (Stat . LOAD) (Reg . 4) (Expr Num . -88) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr . DIV) (Reg . 0) (Reg . 0) (Reg . 2) (Stat . LOAD) (Reg . 0) (Expr Num . 67))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Reg . 0) (Expr Num . 7) (Stat . OUTPUT) (Expr . OR) (Expr Num . 23) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . OUTPUT) (Expr . SUB) (Expr Num . -99) (Reg . 2) (Stat . OUTPUT) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . SUB) (Expr . GT) (Reg . 4) (Reg . 0) (Reg . 2) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . -31) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -99) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . ADD) (Expr Num . -100) (Expr Num . -97) (Stat . OUTPUT) (Reg . 4) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 79) (Reg . 2) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . LOAD) (Reg . 0) (Expr Num . -31) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 29) (Expr Num . -64) (Stat . LOAD) (Reg . 0) (Expr Num . -81) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . -42) (Stat . LOAD) (Reg . 0) (Expr Num . -100) (Stat . OUTPUT) (Expr Num . -92))
((Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . -18))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Expr Num . -28) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 29) (Expr Num . -31))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -42) (Reg . 2) (Stat . OUTPUT) (Expr . ADD) (Expr . MUL) (Expr Num . -68) (Expr . ADD) (Expr Num . -25) (Expr . ADD) (Expr . SUB) (Expr Num . -100) (Expr . NOT) (Reg . 4) (Expr Num . -58) (Expr Num . -97))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . SUB) (Expr . ADD) (Expr Num . -17) (Expr Num . -97) (Reg . 2) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Expr Num . -20) (Expr Num . 88) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -77) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 2) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . -31) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -100) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 2) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . LOAD) (Reg . 4) (Expr Num . 36) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . -68) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . 46) (Expr Num . -3) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . OUTPUT) (Expr . MUL) (Expr Num . -35) (Expr Num . 13) (Stat . OUTPUT) (Expr Num . -99) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . ADD) (Expr Num . 16) (Expr . MUL) (Expr Num . -68) (Expr Num . -100) (Stat . OUTPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 2) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16))
((Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 79) (Reg . 2) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Reg . 0) (Expr Num . 7) (Stat . OUTPUT) (Expr . OR) (Expr Num . 23) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -100) (Expr Num . 16))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 79) (Reg . 2) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . -49) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -89) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -58) (Reg . 2) (Stat . OUTPUT) (Reg . 3))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Expr Num . 79) (Reg . 2) (Stat . LOAD) (Reg . 0) (Expr Num . -58) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . LOAD) (Reg . 1) (Expr Num . 38) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Expr Num . 88) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -77) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . -96) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -57) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -100) (Expr Num . 13) (Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 2))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . LOAD) (Reg . 0) (Expr Num . -31) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr Num . 16) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 29) (Expr . SUB) (Expr Num . 79) (Reg . 2) (Stat . OUTPUT) (Expr Num . -57) (Stat . LOAD) (Reg . 0) (Reg . 3))
((Stat . OUTPUT) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . INPUT) (Reg . 4) (Stat . INPUT) (Reg . 3) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 1) (Expr Num . -98) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 29) (Expr Num . -58))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . LOAD) (Reg . 1) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -99) (Reg . 2) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -57) (Expr Num . 16) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Expr . ADD) (Expr Num . -17) (Expr . SUB) (Expr Num . -96) (Expr Num . 16) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . -31) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . LOAD) (Reg . 0) (Expr . SUB) (Expr Num . 79) (Reg . 2) (Stat . LOAD) (Reg . 0) (Expr Num . -63) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -84) (Expr Num . 59) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . SUB) (Expr . GT) (Reg . 4) (Reg . 0) (Reg . 0) (Stat . INPUT) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . LOAD) (Reg . 0) (Expr Num . -89) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . LOAD) (Reg . 0) (Expr Num . -96) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 2) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . DIV) (Reg . 2) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . -96) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -57) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . OUTPUT) (Expr . MUL) (Expr Num . 29) (Expr Num . -58) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -96) (Expr Num . 88) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 4) (Expr Num . 19) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . 79) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . 16) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 79) (Reg . 2) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . DIV) (Reg . 0) (Expr Num . 7) (Stat . LOAD) (Reg . 2) (Expr . ADD) (Expr Num . 79) (Reg . 2))
((Stat . OUTPUT) (Expr Num . -100) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -63) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . OUTPUT) (Expr . SUB) (Expr Num . 79) (Reg . 2) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 79) (Reg . 2) (Stat . OUTPUT) (Expr Num . -61))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . -88) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -66) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -57) (Expr Num . 16) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . -49) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -57) (Expr Num . 16) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -68) (Expr Num . 13))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 79) (Reg . 2) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 2) (Expr Num . -100) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . OUTPUT) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . -31) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -57) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Reg . 2) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -57) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 29) (Expr Num . -58) (Stat . LOAD) (Reg . 0) (Expr Num . -51) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 79) (Reg . 2) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -99) (Reg . 2) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 2) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 79) (Reg . 2) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . ADD) (Expr . MUL) (Expr Num . -57) (Expr Num . 16) (Expr . SUB) (Expr . GT) (Reg . 4) (Reg . 1) (Reg . 0) (Stat . OUTPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -42) (Expr Num . 59))
((Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 29) (Expr Num . -58) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . 46) (Expr Num . -98) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . -100) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . -31) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -99) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Reg . 0) (Expr Num . 7) (Stat . OUTPUT) (Expr . ADD) (Expr Num . -100) (Expr Num . -35))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . -99) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr Num . -52) (Expr Num . -99) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -57) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . ADD) (Expr Num . -17) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -97) (Reg . 2) (Stat . INPUT) (Reg . 0))
((Stat . OUTPUT) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 3) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . -26) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 29) (Expr Num . -32) (Stat . OUTPUT) (Expr Num . -57) (Stat . OUTPUT) (Expr Num . -100))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr . DIV) (Reg . 2) (Reg . 0) (Reg . 2) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . SUB) (Expr . SUB) (Expr Num . 79) (Reg . 2) (Reg . 2) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . -72) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -77) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . 67) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -57) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 4) (Expr Num . -31) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 2) (Expr Num . -10) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -63) (Expr Num . 16) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -49) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 2) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 29) (Expr Num . -32) (Stat . OUTPUT) (Expr Num . -57) (Stat . LOAD) (Reg . 0) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . -45) (Stat . OUTPUT) (Expr . SUB) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Expr Num . 88) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 3) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . LOAD) (Reg . 0) (Expr Num . -31) (Stat . LOAD) (Reg . 0) (Expr Num . -31) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -57) (Expr Num . 16))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . -58) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . -31) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -31) (Expr Num . 16))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . LOAD) (Reg . 4) (Expr . MUL) (Reg . 0) (Expr Num . -29) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 2) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr Num . -79) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . LOAD) (Reg . 4) (Expr Num . 50) (Stat . INPUT) (Reg . 2))
((Stat . OUTPUT) (Expr . MUL) (Expr Num . 29) (Expr Num . -58) (Stat . OUTPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -42) (Expr Num . 59) (Stat . INPUT) (Reg . 0))
((Stat . OUTPUT) (Expr . SUB) (Expr Num . -96) (Expr Num . 88) (Stat . OUTPUT) (Expr Num . -100) (Stat . OUTPUT) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . ADD) (Expr Num . -17) (Expr Num . -97) (Stat . OUTPUT) (Reg . 4) (Stat . OUTPUT) (Reg . 0))
((Stat . OUTPUT) (Expr . MUL) (Expr Num . 29) (Expr Num . -58) (Stat . OUTPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -42) (Expr Num . 59) (Stat . INPUT) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . -96) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -57) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . -49) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -98) (Reg . 2) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Expr Num . -45) (Stat . OUTPUT) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr Num . 7) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -98) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 79) (Reg . 0) (Stat . OUTPUT) (Expr Num . -61))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 3))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . 46) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . OUTPUT) (Expr . SUB) (Expr Num . -96) (Expr Num . 88) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr Num . -79) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Expr Num . -4) (Stat . OUTPUT) (Reg . 0))
((Stat . OUTPUT) (Expr . MUL) (Expr Num . -57) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . -96) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -57) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . -31) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -96) (Expr Num . 88))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . -96) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -57) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . INPUT) (Reg . 2))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . LOAD) (Reg . 0) (Expr Num . -49) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -89) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 29) (Expr Num . -32) (Stat . OUTPUT) (Expr Num . -57) (Stat . LOAD) (Reg . 1) (Reg . 3))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . -31) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . 13) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . LOAD) (Reg . 0) (Expr Num . 29) (Stat . LOAD) (Reg . 0) (Expr Num . -100) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -89) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . -100) (Stat . OUTPUT) (Expr Num . 27) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . -98) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -26) (Expr Num . 13) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Reg . 2) (Expr Num . -29) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . SUB) (Expr . SUB) (Expr Num . 79) (Reg . 2) (Reg . 2) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -96) (Expr Num . 88) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -57) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 1) (Expr Num . 38) (Stat . OUTPUT) (Expr . ADD) (Expr Num . -98) (Expr Num . -97) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . -25) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . -31) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -39) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 79) (Reg . 2) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr . SUB) (Expr Num . -99) (Reg . 2) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -57) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . SUB) (Expr . DIV) (Reg . 2) (Reg . 0) (Reg . 2) (Stat . OUTPUT) (Expr Num . -100))
((Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -57) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 29) (Expr Num . -58) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Reg . 0))
((Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Expr Num . 88) (Stat . OUTPUT) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr Num . -100) (Stat . INPUT) (Reg . 0))
((Stat . OUTPUT) (Expr . MUL) (Expr Num . 29) (Expr Num . -64) (Stat . OUTPUT) (Expr . SUB) (Expr . DIV) (Reg . 2) (Reg . 0) (Reg . 2) (Stat . OUTPUT) (Expr Num . -98) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . -96) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . LOAD) (Reg . 0) (Expr Num . -31) (Stat . OUTPUT) (Expr . DIV) (Reg . 0) (Expr Num . 7) (Stat . OUTPUT) (Expr Num . -93))
((Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . LOAD) (Reg . 3) (Expr Num . -100) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 2) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr Num . 79) (Expr . MUL) (Expr Num . -89) (Expr Num . 16) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -26) (Expr Num . 13) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -97) (Reg . 2) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 79) (Reg . 2) (Stat . OUTPUT) (Expr . ADD) (Expr Num . -100) (Expr Num . -97))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -98) (Expr Num . 13) (Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . SUB) (Expr . DIV) (Reg . 2) (Reg . 0) (Reg . 2) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . -31) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 2) (Expr Num . -45) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -40) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 79) (Reg . 2) (Stat . OUTPUT) (Reg . 0))
((Stat . OUTPUT) (Expr . MUL) (Expr Num . -57) (Expr Num . 16) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -57) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . -93))
((Stat . LOAD) (Reg . 0) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . LOAD) (Reg . 3) (Reg . 3) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -57) (Expr Num . 16) (Stat . OUTPUT) (Expr . MUL) (Expr . DIV) (Reg . 0) (Expr Num . 7) (Expr Num . -58) (Stat . INPUT) (Reg . 0))
((Stat . OUTPUT) (Expr . MUL) (Expr Num . 29) (Expr Num . -58) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . -58) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 29) (Expr Num . -58) (Stat . LOAD) (Reg . 0) (Expr Num . -51) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -57) (Expr Num . 16))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 2) (Expr Num . -31) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -100) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr Num . -100) (Expr Num . -100) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 3) (Stat . OUTPUT) (Expr Num . -93) (Stat . LOAD) (Reg . 0) (Reg . 3))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . SUB) (Expr . GT) (Reg . 4) (Reg . 1) (Reg . 2) (Stat . OUTPUT) (Reg . 2))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . 16) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . LOAD) (Reg . 1) (Expr Num . 38) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -2) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . -100) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 13) (Expr Num . 16))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 46) (Expr Num . -3) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 79) (Stat . OUTPUT) (Reg . 0))
((Stat . OUTPUT) (Expr . MUL) (Expr Num . 29) (Expr Num . -58) (Stat . OUTPUT) (Expr Num . -98) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . 46) (Expr Num . 16))
((Stat . INPUT) (Reg . 2) (Stat . LOAD) (Reg . 0) (Expr Num . -98) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 79) (Reg . 2) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -98) (Reg . 2) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 79) (Reg . 2) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . OUTPUT) (Expr Num . -98) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr Num . -98) (Stat . OUTPUT) (Reg . 0))
((Stat . LOAD) (Reg . 0) (Expr Num . 79) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . OUTPUT) (Expr . MUL) (Expr Num . 29) (Expr Num . -58) (Stat . OUTPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -42) (Expr Num . 59) (Stat . INPUT) (Reg . 3))
((Stat . LOAD) (Reg . 0) (Expr Num . -97) (Stat . LOAD) (Reg . 0) (Expr Num . -49) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -89) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -96) (Expr Num . 88))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 2) (Expr Num . -18))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -26) (Expr Num . 13) (Stat . OUTPUT) (Expr Num . -28) (Stat . INPUT) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Expr . OR) (Expr Num . 16) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . -31) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . -97) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -57) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr Num . -79) (Expr Num . -41) (Expr Num . -99) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . -31) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . LOAD) (Reg . 4) (Expr Num . 59) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . SUB) (Expr . ADD) (Expr Num . -68) (Expr Num . -97) (Reg . 2) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -77) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -26) (Expr Num . 13) (Stat . LOAD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . LOAD) (Reg . 0) (Expr Num . -31) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . -57) (Stat . OUTPUT) (Expr Num . 88))
((Stat . INPUT) (Reg . 4) (Stat . LOAD) (Reg . 0) (Expr Num . -17) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . -31) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -100) (Expr Num . 16) (Stat . OUTPUT) (Expr Num . -80) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr Num . -100) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . -31) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 13) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 29) (Expr Num . -29) (Stat . OUTPUT) (Expr Num . -57) (Stat . LOAD) (Reg . 0) (Reg . 3))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . SUB) (Expr . DIV) (Reg . 2) (Reg . 0) (Reg . 2) (Stat . OUTPUT) (Reg . 4))
((Stat . LOAD) (Reg . 0) (Expr Num . -31) (Stat . LOAD) (Reg . 0) (Expr Num . 16) (Stat . LOAD) (Reg . 4) (Expr Num . 50) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -57) (Expr Num . 13) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . -31) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . -96) (Stat . LOAD) (Reg . 0) (Expr Num . -49) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . ADD) (Expr Num . -97) (Expr Num . -97) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . -100))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . LOAD) (Reg . 0) (Expr Num . 50) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Reg . 0) (Expr Num . -31) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 4) (Expr Num . -31) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 79) (Reg . 2) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -99) (Expr Num . 59))
((Stat . INPUT) (Reg . 1) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -89) (Expr Num . 16) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -63) (Reg . 2) (Stat . LOAD) (Reg . 3) (Expr Num . 40))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -99) (Expr Num . 59) (Stat . LOAD) (Reg . 0) (Expr Num . -68) (Stat . OUTPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr Num . -68) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr Num . 7) (Stat . INPUT) (Reg . 2))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr Num . -68) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr . SUB) (Expr Num . -96) (Expr Num . 88) (Reg . 2) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr Num . 88) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . -100) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 3) (Expr Num . -10) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -68) (Expr Num . -58) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Reg . 0) (Expr Num . 7) (Stat . OUTPUT) (Expr Num . -100))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -75) (Reg . 2) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . SUB) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Reg . 2) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 79) (Reg . 2) (Stat . OUTPUT) (Reg . 2))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . LOAD) (Reg . 0) (Expr Num . -31) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -100) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 3) (Stat . OUTPUT) (Expr Num . 79) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -57) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . -31) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -57) (Expr Num . 16))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 79) (Reg . 2) (Stat . INPUT) (Reg . 0))
((Stat . OUTPUT) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . LOAD) (Reg . 0) (Expr Num . -49) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . 16) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . LOAD) (Reg . 0) (Expr . SUB) (Expr Num . -99) (Expr . NOT) (Reg . 4) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 29) (Expr Num . -58) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . -96) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -57) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -57) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 2) (Stat . LOAD) (Reg . 0) (Expr Num . -99) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Reg . 0) (Expr Num . 7) (Stat . OUTPUT) (Expr . OR) (Expr Num . 23) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 16) (Reg . 2) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -39) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 79) (Reg . 2) (Stat . OUTPUT) (Expr Num . -100))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . -97) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . -31) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr Num . -79) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -100) (Expr Num . 79) (Stat . OUTPUT) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -57) (Expr Num . -97) (Stat . OUTPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -97) (Reg . 2) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr . SUB) (Expr Num . -84) (Expr Num . 59) (Expr Num . 13) (Stat . OUTPUT) (Expr Num . -100) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 79) (Reg . 2) (Stat . OUTPUT) (Reg . 2))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Expr . DIV) (Reg . 0) (Expr Num . 7))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . LOAD) (Reg . 0) (Expr . DIV) (Reg . 0) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 2) (Expr Num . -31) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -57) (Reg . 2) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Expr Num . -100) (Expr . NOT) (Reg . 4) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . LOAD) (Reg . 4) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . LOAD) (Reg . 0) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . LOAD) (Reg . 1) (Expr Num . 38) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 79) (Reg . 2) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . -31) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Reg . 3) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Reg . 0) (Expr Num . 7) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -57) (Expr Num . 16))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . -96) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -57) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 79) (Reg . 2) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 79) (Reg . 2) (Stat . INPUT) (Reg . 2))
((Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 79) (Reg . 2) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . SUB) (Expr . SUB) (Expr Num . 79) (Reg . 2) (Reg . 2) (Stat . LOAD) (Reg . 2) (Expr Num . 7))
((Stat . LOAD) (Reg . 3) (Reg . 3) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -57) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . OUTPUT) (Expr . MUL) (Expr Num . 29) (Expr Num . -58) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -42) (Expr Num . 59) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . SUB) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Reg . 2) (Stat . OUTPUT) (Reg . 0))
((Stat . OUTPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . -100) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . OUTPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr Num . -79) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -42) (Reg . 2) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . -97) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -99) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -31) (Reg . 2) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr Num . -79) (Expr Num . -41) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -57) (Expr Num . 16))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 79) (Reg . 2) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 79) (Reg . 2) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 29) (Expr Num . -58) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 79) (Reg . 2) (Stat . OUTPUT) (Expr Num . -61))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . -100) (Stat . OUTPUT) (Expr Num . -49))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -42) (Reg . 2) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 1) (Expr . ADD) (Expr Num . -25) (Expr Num . -93) (Stat . LOAD) (Reg . 0) (Expr . OR) (Expr Num . 23) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . LOAD) (Reg . 0) (Expr Num . -31) (Stat . LOAD) (Reg . 2) (Expr Num . -100) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -89) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . -96) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -100) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . -96) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -64) (Expr Num . 16) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 79) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Expr Num . 79) (Reg . 2) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Expr Num . -57) (Expr Num . -100) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -57) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 79) (Reg . 2) (Stat . OUTPUT) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 1) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -96) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 79) (Reg . 2) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -58) (Reg . 2) (Stat . OUTPUT) (Reg . 3))
((Stat . OUTPUT) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . LOAD) (Reg . 1) (Reg . 1) (Stat . OUTPUT) (Expr Num . -97) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -83) (Expr Num . -100) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 79) (Reg . 2) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Reg . 0) (Expr Num . 7) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -96) (Expr Num . 88) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 4) (Expr Num . -31) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -39) (Expr Num . 16) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 29) (Expr Num . -58) (Stat . OUTPUT) (Expr Num . -80) (Stat . OUTPUT) (Expr Num . -100))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 46) (Reg . 2) (Stat . OUTPUT) (Expr . ADD) (Expr Num . -100) (Expr Num . -35))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 1) (Expr Num . -31) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -57) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . -100) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . SUB) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Reg . 2) (Stat . OUTPUT) (Reg . 0))
((Stat . OUTPUT) (Expr . MUL) (Expr Num . -57) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -58) (Reg . 2))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . ADD) (Expr Num . -26) (Expr Num . -100) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -96) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 79) (Reg . 2) (Stat . OUTPUT) (Expr Num . -61))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . -72) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -77) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -97) (Reg . 2) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 2) (Stat . LOAD) (Reg . 0) (Expr Num . -31))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . -31) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 79) (Reg . 2) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 29) (Expr Num . -58) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -98) (Expr Num . 13) (Stat . OUTPUT) (Expr . ADD) (Reg . 2) (Expr Num . -98) (Stat . OUTPUT) (Expr Num . -99))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -57) (Expr Num . 16) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -84) (Expr Num . 59) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -63) (Expr Num . 16) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 29) (Expr Num . -58) (Stat . OUTPUT) (Expr . ADD) (Expr Num . -25) (Expr . SUB) (Expr Num . -68) (Expr Num . 59) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . ADD) (Expr Num . -17) (Expr Num . -97) (Stat . OUTPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . SUB) (Expr . DIV) (Reg . 2) (Reg . 0) (Reg . 2) (Stat . OUTPUT) (Reg . 4))
((Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr . MUL) (Reg . 0) (Expr Num . -29) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -57) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -98) (Reg . 2) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . -31) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -57) (Expr . SUB) (Expr Num . -100) (Reg . 2) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . LOAD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . 16) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -96) (Reg . 2) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 3) (Stat . LOAD) (Reg . 0) (Expr Num . -96) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -57) (Expr Num . 16) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -49) (Expr Num . 13) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 79) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 2) (Expr Num . -99) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -26) (Expr Num . 13) (Stat . OUTPUT) (Expr Num . -100))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 79) (Reg . 2) (Stat . OUTPUT) (Reg . 0))
((Stat . OUTPUT) (Expr . ADD) (Expr . MUL) (Expr Num . -57) (Expr Num . -3) (Expr Num . -97) (Stat . OUTPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 4) (Expr . SUB) (Expr Num . 79) (Reg . 2) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 29) (Expr Num . -64) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16))
((Stat . OUTPUT) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . LOAD) (Reg . 0) (Expr Num . -49) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -89) (Expr Num . 16) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 29) (Expr Num . -58))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Expr Num . 79) (Expr . NOT) (Reg . 4) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 16) (Reg . 2) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -68) (Expr Num . 7))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -26) (Expr Num . 13) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Expr Num . 13))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 3) (Expr Num . -100) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . LOAD) (Reg . 0) (Expr Num . -88) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 79) (Reg . 2) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 29) (Expr Num . -29))
((Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -57) (Expr Num . 16) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . ADD) (Expr Num . -97) (Expr Num . -97) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Expr Num . -100) (Expr . NOT) (Reg . 4) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 69) (Reg . 2) (Stat . LOAD) (Reg . 4) (Expr Num . -71))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 79) (Reg . 2) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -31) (Expr Num . 88) (Stat . OUTPUT) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 4) (Expr Num . -31) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 16) (Expr Num . -58) (Stat . LOAD) (Reg . 0) (Expr Num . -100) (Stat . LOAD) (Reg . 0) (Expr Num . -31))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . -49) (Stat . LOAD) (Reg . 2) (Expr Num . -31) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . -31) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 29) (Expr Num . -25) (Stat . OUTPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . -98))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . ADD) (Expr Num . -99) (Expr Num . -97) (Stat . OUTPUT) (Expr . ADD) (Expr Num . -25) (Expr Num . -98) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -99) (Reg . 2) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 3) (Expr Num . -31) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -57) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 7) (Reg . 2) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 79) (Reg . 2) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 29) (Expr Num . -64) (Stat . OUTPUT) (Expr Num . 16))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . -31) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -26) (Expr Num . 13))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . -98) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr . SUB) (Expr Num . -100) (Expr . NOT) (Reg . 0) (Expr Num . 88) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Reg . 0) (Expr Num . 7) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -57) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . SUB) (Expr . DIV) (Reg . 2) (Reg . 0) (Reg . 2) (Stat . OUTPUT) (Reg . 0))
((Stat . OUTPUT) (Expr . ADD) (Expr . SUB) (Expr Num . -100) (Expr . NOT) (Reg . 4) (Expr Num . -58) (Stat . OUTPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . -73) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 2) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -100) (Expr Num . -100) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -97) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . -100) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 79) (Reg . 2) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . 79) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -96) (Expr Num . 88))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 4) (Expr . ADD) (Expr Num . -98) (Expr Num . -28) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -26) (Expr Num . 13) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . 29) (Expr Num . -64) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . -68) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . -31) (Stat . LOAD) (Reg . 4) (Expr Num . -100) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 3) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -42) (Expr Num . 59) (Stat . LOAD) (Reg . 3) (Reg . 3) (Stat . OUTPUT) (Expr Num . -100))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 2) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -80) (Reg . 2) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -99) (Reg . 2) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 2) (Expr Num . -32) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -26) (Expr Num . 13) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . -31) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -96) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr Num . -79) (Expr . NOT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -57) (Expr Num . 16))
((Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -96) (Expr Num . 88) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 79) (Reg . 2) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . -99) (Stat . LOAD) (Reg . 2) (Expr . MUL) (Expr Num . -57) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . -88) (Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . -100) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -57) (Expr Num . 16))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . -57) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -57) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . 46) (Expr Num . -3) (Stat . OUTPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 79) (Reg . 2) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . -31) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr Num . -41) (Expr Num . -100) (Stat . INPUT) (Reg . 3) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . -100) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . -100) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr Num . -17) (Expr Num . -99) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -49) (Expr Num . 13) (Stat . OUTPUT) (Reg . 0))
((Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . 38) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . ADD) (Expr Num . -97) (Expr Num . 79) (Stat . LOAD) (Reg . 0) (Expr Num . 79))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . -96) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -64) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -98) (Expr Num . 13) (Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . -77) (Stat . LOAD) (Reg . 0) (Expr . DIV) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -31) (Reg . 2) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . -32) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -39) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . -96) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -49) (Expr Num . 13) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . SUB) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Reg . 2) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Reg . 0) (Expr Num . 7) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -95) (Reg . 2) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 29) (Expr Num . -42) (Stat . LOAD) (Reg . 0) (Expr Num . -51) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Reg . 0) (Expr Num . 7) (Stat . OUTPUT) (Expr Num . -100) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . 46) (Expr Num . -3) (Stat . OUTPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -42) (Reg . 2) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -61) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . OUTPUT) (Expr . MUL) (Expr Num . -57) (Expr Num . 16) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0) (Stat . LOAD) (Reg . 2) (Expr Num . -95))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . -31) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . ADD) (Expr Num . -100) (Expr Num . 13) (Stat . LOAD) (Reg . 0) (Expr Num . -31) (Stat . OUTPUT) (Expr Num . -93))
((Stat . INPUT) (Reg . 1) (Stat . LOAD) (Reg . 0) (Expr Num . -31) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 29) (Expr Num . -58) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -57) (Expr Num . 16) (Stat . LOAD) (Reg . 4) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 2) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 79) (Reg . 0) (Stat . LOAD) (Reg . 0) (Reg . 0))
((Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . OUTPUT) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . LOAD) (Reg . 0) (Expr Num . -49) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . 16) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 79) (Reg . 2) (Stat . INPUT) (Reg . 2))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 2) (Expr Num . -96) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . -31) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 4))
((Stat . INPUT) (Reg . 4) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -96) (Reg . 2) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -93) (Expr Num . 16) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . -72) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -77) (Expr Num . -68) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . -95) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -57) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . SUB) (Expr . DIV) (Reg . 2) (Reg . 0) (Reg . 2) (Stat . OUTPUT) (Reg . 0))
((Stat . LOAD) (Reg . 2) (Reg . 2) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -57) (Expr Num . 16) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 29) (Expr Num . -58))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 79) (Reg . 2) (Stat . OUTPUT) (Reg . 3))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . LOAD) (Reg . 4) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Expr . OR) (Expr Num . -58) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr Num . -68) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . SUB) (Expr . DIV) (Reg . 2) (Reg . 0) (Reg . 2) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -57) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 2) (Expr . ADD) (Expr Num . 79) (Reg . 2) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -57) (Expr Num . 16))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . 46) (Expr Num . -3) (Stat . OUTPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 29) (Expr Num . -58))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 1) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . -100) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . -99) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 79) (Reg . 2) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . -99) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -100) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Reg . 0) (Expr Num . 7) (Stat . OUTPUT) (Expr . OR) (Expr Num . 23) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . -96) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -57) (Expr Num . 91) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -61) (Expr Num . 16) (Stat . INPUT) (Reg . 2))
((Stat . INPUT) (Reg . 3) (Stat . LOAD) (Reg . 0) (Expr Num . -68) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -57) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . -31) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -89) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . ADD) (Expr Num . -100) (Expr Num . -97) (Stat . INPUT) (Reg . 2))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 2) (Expr Num . -31) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -26) (Expr Num . 13))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -26) (Expr Num . 13) (Stat . OUTPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . -100))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . -31) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . -93) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 79) (Reg . 2) (Stat . OUTPUT) (Expr Num . -61))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 79) (Reg . 2) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -96) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . NOT) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . OUTPUT) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 79) (Reg . 2) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . -100) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -77) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . -31) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 79) (Reg . 2) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 2) (Stat . OUTPUT) (Reg . 3))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . -66) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . -31) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . -96) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 29) (Expr Num . -58) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -96) (Expr Num . -3) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 79) (Reg . 2) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr . GT) (Reg . 4) (Reg . 0) (Reg . 2) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . -31) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . 79) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . -96) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 4) (Expr Num . -31) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -57) (Expr Num . 16) (Stat . OUTPUT) (Expr Num . -100))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . 27) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 2))
((Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 2) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -57) (Expr Num . -97) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -84) (Expr Num . 59) (Stat . LOAD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -49) (Expr Num . 13) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . -31) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 3) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -68) (Expr Num . 79) (Stat . OUTPUT) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . -97) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -57) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -57) (Expr Num . 16) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -57) (Expr Num . 16))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . -96) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -57) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 79) (Reg . 2) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -100) (Expr Num . 13))
((Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Expr Num . -100))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . -100) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . OUTPUT) (Expr . MUL) (Expr Num . -80) (Expr Num . 16) (Stat . LOAD) (Reg . 0) (Expr Num . -49) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -89) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -57) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . MUL) (Expr Num . 46) (Expr Num . -3) (Expr Num . -99) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 2) (Expr . MUL) (Expr Num . -100) (Expr Num . 13) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Expr Num . 88) (Stat . OUTPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . -100) (Stat . OUTPUT) (Reg . 2))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -57) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . LOAD) (Reg . 0) (Expr Num . -97) (Stat . LOAD) (Reg . 0) (Expr Num . -49) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -89) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . -100) (Stat . OUTPUT) (Expr Num . 16))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 79) (Reg . 2) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . -95) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 79) (Reg . 2) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 79) (Reg . 2) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 3) (Stat . LOAD) (Reg . 3) (Expr . ADD) (Reg . 0) (Reg . 4) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -57) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 29) (Expr Num . -64) (Stat . OUTPUT) (Expr Num . -57) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 79) (Reg . 2))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 79) (Reg . 2) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 4) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . -31) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . SUB) (Expr . DIV) (Reg . 1) (Reg . 2) (Reg . 2) (Stat . OUTPUT) (Reg . 3))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 79) (Reg . 2) (Stat . INPUT) (Reg . 0))
((Stat . OUTPUT) (Expr Num . -100) (Stat . OUTPUT) (Reg . 0))
((Stat . OUTPUT) (Expr . MUL) (Expr Num . -57) (Expr Num . 16) (Stat . OUTPUT) (Expr Num . -100) (Stat . OUTPUT) (Expr Num . -72) (Stat . OUTPUT) (Expr Num . -100))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . OUTPUT) (Expr . MUL) (Expr Num . -57) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -58) (Reg . 2))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . 59) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -57) (Expr Num . 16))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 79) (Reg . 2) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . -96) (Stat . LOAD) (Reg . 2) (Expr . MUL) (Expr Num . -57) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -96) (Expr Num . 88) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 79) (Reg . 2) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . -100) (Stat . OUTPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -57) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . 40) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 79) (Expr Num . 13) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . -98) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -57) (Expr Num . 16) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -100) (Expr Num . 13))
((Stat . OUTPUT) (Expr . ADD) (Expr Num . -98) (Expr Num . -97) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 29) (Expr Num . -64) (Stat . OUTPUT) (Expr Num . 64) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 2) (Stat . LOAD) (Reg . 1) (Expr Num . 38) (Stat . OUTPUT) (Expr . ADD) (Expr Num . -98) (Expr Num . -97) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . LOAD) (Reg . 0) (Expr Num . -98) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -89) (Expr Num . 16))
((Stat . OUTPUT) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 3) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 2) (Expr Num . -10) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 7) (Reg . 2) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . -31) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . -49) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . SUB) (Reg . 4) (Reg . 2) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . ADD) (Expr Num . -25) (Expr Num . -93) (Stat . OUTPUT) (Reg . 1) (Stat . OUTPUT) (Expr Num . -100))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . -21) (Stat . OUTPUT) (Expr . GT) (Reg . 4) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . -31))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 4) (Expr Num . -31) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -49) (Expr Num . 13) (Stat . INPUT) (Reg . 4) (Stat . INPUT) (Reg . 0))
((Stat . OUTPUT) (Expr . MUL) (Expr . SUB) (Expr Num . 79) (Reg . 0) (Expr Num . -72) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . LOAD) (Reg . 4) (Expr Num . 50) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 79) (Reg . 2) (Stat . LOAD) (Reg . 0) (Expr Num . -31))
((Stat . INPUT) (Reg . 2) (Stat . LOAD) (Reg . 0) (Expr Num . -31) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -99) (Expr Num . 88) (Stat . OUTPUT) (Reg . 4))
((Stat . OUTPUT) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 16) (Reg . 2) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . -31) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -100) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . DIV) (Reg . 0) (Expr Num . 7))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . ADD) (Expr Num . -99) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . 19) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -99) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . -88) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 2) (Expr Num . -31) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -100) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . -31) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr . SUB) (Expr . DIV) (Reg . 2) (Reg . 0) (Reg . 2) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 79) (Reg . 2) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -99) (Expr Num . 59))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . ADD) (Expr Num . -79) (Expr Num . -41) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -42) (Expr Num . 59))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -42) (Reg . 2) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -99) (Expr Num . 59))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . -31) (Stat . LOAD) (Reg . 0) (Expr Num . -68) (Stat . OUTPUT) (Reg . 0))
((Stat . OUTPUT) (Expr . SUB) (Expr Num . -96) (Expr Num . 88) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -52) (Reg . 2) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 79) (Reg . 2) (Stat . OUTPUT) (Reg . 3))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -57) (Expr Num . 16) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . 46) (Expr Num . -3) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr . SUB) (Expr Num . 79) (Reg . 2) (Expr Num . 13) (Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -98) (Expr Num . 13) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . -21) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -68) (Expr Num . 13) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -57) (Expr Num . 16) (Stat . LOAD) (Reg . 0) (Expr Num . -31))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -57) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . -31) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . -99) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -100) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Reg . 0) (Expr Num . 7) (Stat . OUTPUT) (Reg . 0))
((Stat . OUTPUT) (Expr . ADD) (Expr Num . -25) (Expr Num . -100) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . -100) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . -49) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . ADD) (Expr Num . -97) (Expr Num . -97) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . 16) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -57) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 29) (Expr Num . -61) (Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 29) (Expr Num . -58) (Stat . OUTPUT) (Expr . ADD) (Expr Num . -25) (Expr Num . -93) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -96) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . OUTPUT) (Expr . SUB) (Expr Num . 79) (Reg . 2) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . OUTPUT) (Expr . MUL) (Expr Num . 29) (Expr Num . -58) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -57) (Expr Num . 59) (Stat . OUTPUT) (Expr . ADD) (Expr Num . -100) (Expr Num . -97))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 2) (Expr Num . -49) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -89) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 3) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Expr Num . 59) (Stat . LOAD) (Reg . 2) (Reg . 0) (Stat . OUTPUT) (Reg . 2))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . -99) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -57) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr Num . -31) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -93) (Expr Num . -72) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . -49) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 79) (Reg . 2) (Stat . INPUT) (Reg . 2))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Expr Num . -56))
((Stat . OUTPUT) (Reg . 4) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -95) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -63) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . -31) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 79) (Reg . 2) (Stat . OUTPUT) (Expr Num . -98))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -68) (Reg . 2) (Stat . OUTPUT) (Reg . 0))
((Stat . LOAD) (Reg . 1) (Expr Num . -10) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 29) (Expr Num . -58) (Stat . OUTPUT) (Expr Num . 16) (Stat . OUTPUT) (Expr Num . -80))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr Num . -68) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -99) (Expr Num . 59))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . SUB) (Expr . GT) (Reg . 0) (Reg . 1) (Reg . 2) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Reg . 0) (Expr Num . 7) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Expr Num . -100) (Expr . NOT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -77) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -57) (Expr Num . 16) (Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Reg . 0))
((Stat . OUTPUT) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . -100) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -96) (Expr Num . 88))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . 7) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -57) (Expr Num . -68) (Stat . OUTPUT) (Reg . 0))
((Stat . OUTPUT) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -57) (Expr Num . 13) (Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -89) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . LOAD) (Reg . 0) (Expr . SUB) (Expr Num . -100) (Expr . NOT) (Reg . 4) (Stat . LOAD) (Reg . 0) (Expr Num . -31) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -57) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . -31) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -26) (Expr Num . 13) (Stat . OUTPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . SUB) (Expr . GT) (Reg . 4) (Reg . 0) (Reg . 2) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -49) (Expr Num . -57) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . OUTPUT) (Expr . ADD) (Expr Num . -98) (Expr Num . -97) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 29) (Expr Num . -58) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . -96) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -57) (Expr Num . 16) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . ADD) (Expr Num . -25) (Expr Num . -93) (Stat . OUTPUT) (Reg . 0))
((Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -57) (Expr Num . 16) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . -72) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -77) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . ADD) (Expr Num . -97) (Expr Num . -97) (Stat . OUTPUT) (Reg . 3) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 79) (Reg . 2) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . 67) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -57) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 16) (Expr Num . 16) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . 46) (Expr Num . -3) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . LOAD) (Reg . 4) (Expr . ADD) (Expr Num . -17) (Expr Num . -99) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 1) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -96) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Expr Num . 88) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 29) (Expr Num . -58) (Stat . OUTPUT) (Expr Num . -98) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 79) (Reg . 2) (Stat . OUTPUT) (Reg . 2))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 29) (Expr Num . -32) (Stat . OUTPUT) (Expr Num . -57) (Stat . LOAD) (Reg . 1) (Reg . 3))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 1) (Expr Num . -99) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr . MUL) (Expr Num . -57) (Expr Num . 16) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . LOAD) (Reg . 0) (Expr Num . -68) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . INPUT) (Reg . 2))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . LOAD) (Reg . 1) (Expr Num . -58) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . -99) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -100) (Expr Num . 16) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -57) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 79) (Reg . 2) (Stat . OUTPUT) (Reg . 0))
((Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -32) (Expr Num . 16) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -57) (Expr Num . 16) (Stat . OUTPUT) (Expr Num . -73) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . DIV) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . OUTPUT) (Expr . MUL) (Expr Num . -49) (Expr Num . 13) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -42) (Expr Num . 59) (Stat . LOAD) (Reg . 3) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Reg . 0) (Expr Num . 7) (Stat . OUTPUT) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . -31) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -97) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Reg . 0) (Expr Num . 7) (Stat . OUTPUT) (Expr Num . -99) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -68) (Reg . 2) (Stat . OUTPUT) (Expr Num . -61))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr Num . -52) (Expr Num . -99) (Stat . LOAD) (Reg . 1) (Expr Num . -31) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -97) (Reg . 2) (Stat . OUTPUT) (Reg . 0))
((Stat . OUTPUT) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Expr Num . -100) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . -99) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . -31) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -57) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . -21) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . LOAD) (Reg . 0) (Expr Num . -31))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 4) (Reg . 2) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . 46) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . 7) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . LOAD) (Reg . 0) (Expr Num . -42) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 29) (Expr Num . -58) (Stat . LOAD) (Reg . 0) (Expr Num . -51) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 29) (Expr Num . -25) (Stat . LOAD) (Reg . 0) (Expr Num . -51) (Stat . OUTPUT) (Expr . ADD) (Expr Num . -100) (Expr Num . -93))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 4) (Stat . OUTPUT) (Expr Num . -100))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Expr Num . -100))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 2) (Expr Num . -64) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 79) (Reg . 2) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -97) (Reg . 2) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . ADD) (Expr Num . -100) (Expr Num . -100) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr . SUB) (Expr Num . -96) (Expr Num . 88) (Expr Num . 16) (Stat . OUTPUT) (Expr Num . -93))
((Stat . LOAD) (Reg . 0) (Expr Num . -31) (Stat . LOAD) (Reg . 0) (Expr Num . -68) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -57) (Expr Num . 16))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 29) (Expr Num . -58) (Stat . LOAD) (Reg . 0) (Expr Num . -31) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -42) (Reg . 2) (Stat . OUTPUT) (Reg . 0))
((Stat . OUTPUT) (Expr . ADD) (Expr Num . -17) (Expr Num . -97) (Stat . OUTPUT) (Reg . 4) (Stat . INPUT) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 69) (Reg . 2) (Stat . OUTPUT) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 1) (Expr Num . 38) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 79) (Reg . 2) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Expr Num . -100))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -57) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . -96) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -57) (Expr Num . 16) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 2) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . -31) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -100) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -57) (Expr Num . 16) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 79) (Reg . 2) (Stat . OUTPUT) (Reg . 0))
((Stat . OUTPUT) (Expr . ADD) (Expr Num . -25) (Expr Num . -93) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -98) (Expr Num . 13) (Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Expr Num . -100) (Reg . 2) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . -96) (Stat . LOAD) (Reg . 0) (Expr Num . -97) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . 45) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -39) (Expr Num . -79) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . INPUT) (Reg . 3))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . LOAD) (Reg . 4) (Expr . ADD) (Expr Num . -17) (Expr Num . -99) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 42) (Reg . 2) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . -31) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -57) (Expr Num . 16))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . -96) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -99) (Reg . 2) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 79) (Reg . 2) (Stat . OUTPUT) (Reg . 0))
((Stat . OUTPUT) (Expr Num . -80) (Stat . OUTPUT) (Expr . DIV) (Reg . 0) (Expr Num . 7) (Stat . OUTPUT) (Expr Num . -93))
((Stat . OUTPUT) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 3) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . ADD) (Expr Num . -97) (Expr Num . -97) (Stat . OUTPUT) (Reg . 4) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 29) (Expr Num . -29))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 16) (Expr Num . -58) (Stat . LOAD) (Reg . 0) (Expr Num . -31) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 69) (Reg . 0) (Stat . LOAD) (Reg . 2) (Expr . ADD) (Expr Num . 79) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -42) (Reg . 2) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 79) (Reg . 2) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -99) (Expr Num . 59))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . -99) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 2) (Expr . MUL) (Expr Num . -100) (Expr Num . 13) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . OUTPUT) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -95) (Reg . 2) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 79) (Reg . 2) (Stat . INPUT) (Reg . 2))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -97) (Reg . 2) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 79) (Reg . 2) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . LOAD) (Reg . 0) (Expr Num . -31) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -100) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . MUL) (Expr Num . -57) (Expr Num . 16) (Expr Num . -99) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 29) (Expr Num . -58) (Stat . OUTPUT) (Expr Num . -100) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr . DIV) (Reg . 0) (Reg . 0) (Reg . 2) (Stat . OUTPUT) (Expr Num . -99))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -53) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 79) (Reg . 2) (Stat . INPUT) (Reg . 2))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Reg . 0) (Expr Num . 7) (Stat . INPUT) (Reg . 4) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -92) (Reg . 2) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . 16) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -57) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -97) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 79) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -61) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -100) (Expr Num . 13) (Stat . OUTPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 2) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 29) (Expr Num . -32) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Expr Num . -100) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 79) (Reg . 2) (Stat . OUTPUT) (Reg . 0))
((Stat . OUTPUT) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . -72) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -77) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -57) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Reg . 0) (Expr Num . 7) (Stat . OUTPUT) (Expr . OR) (Expr Num . 23) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . -68))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 3))
((Stat . OUTPUT) (Expr Num . -68) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . -98) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . -31) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . 16) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 3) (Expr Num . -49) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Reg . 0) (Expr Num . 7) (Stat . OUTPUT) (Expr . OR) (Expr Num . 23) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 3) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 29) (Expr Num . -49) (Stat . OUTPUT) (Expr Num . -57) (Stat . LOAD) (Reg . 1) (Reg . 3))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . SUB) (Expr . GT) (Reg . 4) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . OUTPUT) (Expr Num . 16) (Stat . OUTPUT) (Expr Num . -100) (Stat . OUTPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . -100))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 79) (Reg . 0) (Stat . INPUT) (Reg . 2))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . -98) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . 46) (Expr . MUL) (Expr Num . 46) (Expr Num . -3))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 29) (Expr Num . 59) (Stat . OUTPUT) (Expr Num . 38) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . ADD) (Expr Num . -68) (Expr Num . -100) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . -99))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 29) (Expr Num . -58) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . OUTPUT) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . LOAD) (Reg . 0) (Expr Num . -49) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 3) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -96) (Expr Num . 88) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -57) (Expr Num . 16))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -98) (Expr Num . 13) (Stat . OUTPUT) (Expr Num . -57) (Stat . LOAD) (Reg . 0) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Expr Num . -28) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . OUTPUT) (Expr . SUB) (Expr Num . -96) (Expr Num . 88) (Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 2) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -57) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 79) (Reg . 2))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -98) (Expr Num . 13) (Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . -88) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -66) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . -97) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 29) (Expr Num . -58))
((Stat . OUTPUT) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Expr Num . -100) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 96) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -57) (Reg . 2) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -63) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 4) (Expr Num . 19) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . 16) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . -100) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . -49) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -57) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . MUL) (Expr Num . 42) (Expr Num . -3) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . -31) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 79) (Reg . 2) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -99) (Reg . 2) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . -100) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -57) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -68) (Expr Num . 13) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 16) (Stat . OUTPUT) (Expr Num . -57) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . LOAD) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr Num . 7) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . LOAD) (Reg . 4) (Expr Num . -99) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . SUB) (Expr . DIV) (Reg . 0) (Reg . 0) (Reg . 2) (Stat . OUTPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -95) (Reg . 2) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Expr Num . -28) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 3) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -96) (Expr Num . 88) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr Num . -4) (Expr Num . -97) (Expr . MUL) (Expr Num . -89) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -42) (Reg . 2) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 29) (Reg . 2))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 46) (Expr Num . -3) (Stat . OUTPUT) (Reg . 1) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Expr Num . -100) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . -31) (Stat . LOAD) (Reg . 0) (Expr Num . -100) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -26) (Expr Num . 13))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . LOAD) (Reg . 4) (Expr Num . 50) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -96) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . OUTPUT) (Expr . MUL) (Expr Num . 29) (Expr Num . -58) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . -98) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 79) (Reg . 2) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . -100) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . -100) (Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . -96) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 79) (Reg . 2) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Reg . 4) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -84) (Expr Num . 16))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . ADD) (Expr Num . -99) (Expr Num . -100) (Stat . OUTPUT) (Expr Num . -31) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . -31) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -57) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 79) (Reg . 2) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . AND) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . DIV) (Reg . 0) (Expr Num . 7) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . OR) (Expr Num . 23) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . -31) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -62) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -98) (Reg . 2) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 29) (Expr Num . -40) (Stat . LOAD) (Reg . 0) (Expr Num . -51) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -57) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Reg . 0) (Expr Num . 7) (Stat . OUTPUT) (Expr . OR) (Expr . ADD) (Expr Num . -100) (Expr Num . -97) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr Num . 79) (Expr . MUL) (Expr Num . -96) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . -100) (Stat . LOAD) (Reg . 0) (Expr Num . -51) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 79) (Reg . 2) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 2) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . 46) (Expr Num . -3) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . -31) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . INPUT) (Reg . 2))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . -72) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -57) (Expr Num . 16) (Stat . LOAD) (Reg . 0) (Expr Num . -18))
((Stat . INPUT) (Reg . 2) (Stat . LOAD) (Reg . 0) (Expr Num . -31) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 29) (Expr Num . -58) (Stat . LOAD) (Reg . 0) (Expr Num . -51) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 79) (Reg . 2) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 3) (Stat . OUTPUT) (Expr Num . -100) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -57) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . -31) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -79) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -96) (Expr Num . 29) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . ADD) (Expr Num . -17) (Expr Num . -97) (Stat . OUTPUT) (Reg . 4) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . -18) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 2) (Stat . LOAD) (Reg . 0) (Expr Num . -31) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -100) (Expr Num . 13) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -57) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 16) (Expr Num . -64) (Stat . OUTPUT) (Expr Num . -29))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 29) (Expr Num . -56) (Stat . OUTPUT) (Expr Num . -40) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -96) (Expr Num . 88) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 4) (Expr Num . 19) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -18) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 79) (Reg . 2) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . SUB) (Expr . DIV) (Reg . 2) (Reg . 0) (Reg . 2) (Stat . OUTPUT) (Expr . ADD) (Expr Num . -17) (Expr . DIV) (Reg . 0) (Expr Num . 7))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Reg . 0) (Expr Num . 7) (Stat . OUTPUT) (Expr . OR) (Expr Num . -58) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . OUTPUT) (Expr . MUL) (Expr Num . -77) (Expr Num . 16) (Stat . OUTPUT) (Expr Num . -100) (Stat . OUTPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -49) (Expr Num . 13) (Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . -31) (Stat . LOAD) (Reg . 0) (Expr Num . -31) (Stat . OUTPUT) (Reg . 0))
((Stat . OUTPUT) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 2) (Stat . LOAD) (Reg . 0) (Expr Num . -96) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 2))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Reg . 2) (Stat . OUTPUT) (Reg . 3))
((Stat . LOAD) (Reg . 3) (Reg . 2) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 79) (Reg . 2) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 4) (Expr Num . -31) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 29) (Expr Num . -58) (Stat . OUTPUT) (Expr Num . -99))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -96) (Expr Num . 88) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -77) (Expr Num . 16) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 2) (Expr Num . -31) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . 29) (Expr Num . 16) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -26) (Expr Num . 13))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -57) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -95) (Reg . 2) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . 46) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . 79) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 79) (Reg . 2) (Stat . INPUT) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -26) (Expr Num . 13) (Stat . OUTPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . -31) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -49) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . OUTPUT) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 79) (Reg . 2) (Stat . LOAD) (Reg . 0) (Expr Num . -92))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -89) (Expr Num . 16) (Stat . LOAD) (Reg . 3) (Expr Num . -47) (Stat . OUTPUT) (Reg . 0))
((Stat . OUTPUT) (Expr . MUL) (Expr Num . 29) (Expr Num . -58) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 13) (Expr Num . -100) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 3) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 29) (Expr Num . -58) (Stat . LOAD) (Reg . 0) (Expr Num . -100) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -57) (Expr Num . 16) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . 46) (Expr Num . -3) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr Num . 79) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . LOAD) (Reg . 0) (Expr Num . -64) (Stat . LOAD) (Reg . 0) (Expr Num . -68) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . -100) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -96) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -96) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 29) (Expr Num . -58) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . SUB) (Expr . SUB) (Expr Num . -89) (Expr Num . 16) (Reg . 2) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . -31) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -26) (Expr Num . 13) (Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr Num . -98) (Stat . LOAD) (Reg . 4) (Expr . LT) (Expr Num . 79) (Reg . 3))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Expr Num . -42) (Expr Num . 59) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -57) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -93) (Expr Num . 13) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -99) (Expr Num . 59) (Stat . LOAD) (Reg . 3) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . -31) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . LOAD) (Reg . 0) (Expr Num . -98) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . LOAD) (Reg . 3) (Expr . SUB) (Expr Num . -100) (Expr Num . 88) (Stat . LOAD) (Reg . 0) (Expr Num . -31) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -57) (Expr . DIV) (Reg . 2) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr Num . -57) (Stat . OUTPUT) (Expr Num . -31))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . OUTPUT) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 2) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . LOAD) (Reg . 0) (Expr Num . -100) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . 29) (Expr Num . -58) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 3) (Stat . LOAD) (Reg . 0) (Expr Num . -31) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 2))
((Stat . OUTPUT) (Expr . MUL) (Expr Num . -98) (Expr Num . 16) (Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . -31) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 3) (Stat . LOAD) (Reg . 0) (Expr Num . -96) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . -68) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . -100) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -57) (Expr Num . 16))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . -31) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -57) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . LOAD) (Reg . 0) (Expr Num . -31) (Stat . LOAD) (Reg . 0) (Expr Num . -49) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -89) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . OUTPUT) (Expr . ADD) (Expr . SUB) (Expr Num . -42) (Expr Num . 59) (Expr Num . -97) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 29) (Expr Num . -64))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . -21) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . LOAD) (Reg . 3) (Expr Num . -31) (Stat . LOAD) (Reg . 0) (Expr Num . -31) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -57) (Expr Num . 16))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Expr Num . -100) (Expr . NOT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . -99) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -26) (Expr Num . 13) (Stat . OUTPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . -49))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . -31) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -62) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 29) (Expr Num . -56) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . OUTPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . 29) (Expr Num . -32) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Reg . 0) (Expr Num . 7) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . LOAD) (Reg . 0) (Reg . 3) (Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -96) (Expr Num . 88) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . ADD) (Expr Num . -99) (Expr Num . -17) (Stat . OUTPUT) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 29) (Expr Num . -56) (Stat . OUTPUT) (Expr Num . -96) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 79) (Reg . 2) (Stat . OUTPUT) (Expr Num . -100))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 2) (Stat . OUTPUT) (Expr . ADD) (Expr Num . -17) (Expr Num . -97))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . OUTPUT) (Expr . MUL) (Expr Num . -57) (Expr Num . 16) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr . GT) (Reg . 4) (Reg . 1) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . -72) (Stat . LOAD) (Reg . 2) (Expr . MUL) (Expr Num . -77) (Expr . MUL) (Expr Num . -100) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Reg . 0) (Expr Num . 7) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . ADD) (Expr Num . -52) (Expr Num . -95) (Stat . LOAD) (Reg . 3) (Reg . 1) (Stat . LOAD) (Reg . 0) (Reg . 2))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . -49) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 2) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 79) (Reg . 2) (Stat . OUTPUT) (Reg . 0))
((Stat . LOAD) (Reg . 0) (Expr Num . -31) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Expr Num . -100) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 1) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -96) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 2) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . -31) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 79) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . -92))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 79) (Reg . 2) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -57) (Expr Num . 16))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 79) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . OUTPUT) (Expr . MUL) (Expr Num . 29) (Expr Num . -58) (Stat . OUTPUT) (Expr Num . -98) (Stat . LOAD) (Reg . 0) (Expr Num . 16))
((Stat . INPUT) (Reg . 2) (Stat . LOAD) (Reg . 0) (Expr Num . -31) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -49) (Expr Num . 13) (Stat . OUTPUT) (Reg . 0))
((Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -62) (Expr Num . 16) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . OUTPUT) (Expr . SUB) (Expr Num . 79) (Reg . 2) (Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 79) (Reg . 2) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 69) (Reg . 2))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr Num . -98) (Stat . OUTPUT) (Reg . 0))
((Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -89) (Expr Num . 16) (Stat . LOAD) (Reg . 0) (Expr Num . -31) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 79) (Reg . 2) (Stat . OUTPUT) (Expr . ADD) (Expr Num . -100) (Expr . SUB) (Expr Num . 79) (Reg . 2))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . -31) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 29) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -96) (Expr Num . 88))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Expr Num . -100) (Expr Num . -68) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . -100) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . -100) (Stat . OUTPUT) (Expr . MUL) (Reg . 0) (Reg . 1) (Stat . LOAD) (Reg . 1) (Expr . LT) (Expr Num . -79) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . 16) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . -31) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -63) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -100) (Expr Num . 13) (Stat . LOAD) (Reg . 0) (Expr Num . -49) (Stat . OUTPUT) (Expr Num . -100))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Reg . 0) (Expr Num . 7) (Stat . OUTPUT) (Expr Num . 69) (Stat . OUTPUT) (Reg . 2))
((Stat . INPUT) (Reg . 1) (Stat . LOAD) (Reg . 0) (Expr Num . -89) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 3) (Stat . OUTPUT) (Expr . SUB) (Expr . DIV) (Reg . 2) (Reg . 0) (Reg . 2) (Stat . OUTPUT) (Expr Num . -98))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . 19) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Reg . 0) (Expr Num . 7) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 79) (Reg . 2) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 3) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 79) (Reg . 2) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -99) (Expr Num . 88) (Stat . LOAD) (Reg . 3) (Expr . MUL) (Expr Num . -89) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 79) (Reg . 2) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -49) (Expr Num . 13))
((Stat . INPUT) (Reg . 2) (Stat . LOAD) (Reg . 0) (Expr Num . -31) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -57) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . -96) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 69) (Reg . 2) (Stat . LOAD) (Reg . 2) (Expr . ADD) (Expr Num . 79) (Reg . 2))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . -96) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -57) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . -31) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . -97) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -57) (Expr Num . -29) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . -31) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -57) (Expr . SUB) (Expr Num . 79) (Reg . 2))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 29) (Expr Num . -58) (Stat . OUTPUT) (Expr Num . -80) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -49) (Expr Num . 13) (Stat . LOAD) (Reg . 2) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 2) (Stat . LOAD) (Reg . 0) (Expr Num . -98) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -98) (Expr Num . 13) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -61) (Expr Num . 16) (Stat . INPUT) (Reg . 2))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . -100) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -57) (Expr Num . 16))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . -68) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -77) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -100) (Expr Num . 13) (Stat . OUTPUT) (Reg . 0) (Stat . OUTPUT) (Expr . ADD) (Expr Num . -98) (Expr Num . -100))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -96) (Expr Num . 88) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -96) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -89) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Reg . 0) (Expr Num . 7) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -100) (Expr Num . 16) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 3) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -49) (Expr Num . 13) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . LOAD) (Reg . 4) (Expr . ADD) (Expr Num . 23) (Expr Num . -99) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . -57) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -57) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . OUTPUT) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 2) (Expr Num . -92) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . 46) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -68) (Expr Num . 16))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . 29) (Expr Num . -64) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 79) (Reg . 2) (Stat . LOAD) (Reg . 0) (Expr Num . -64))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 79) (Reg . 2) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -58) (Expr Num . 13) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr Num . -100) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . LOAD) (Reg . 0) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . -96) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -99) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . -31) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -57) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . -31) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -39) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 29) (Expr Num . -58) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Reg . 0) (Expr Num . 7) (Stat . INPUT) (Reg . 4))
((Stat . OUTPUT) (Expr . SUB) (Expr Num . -96) (Expr Num . 88) (Stat . OUTPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . -31) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -97) (Reg . 2) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -89) (Expr Num . 16) (Stat . LOAD) (Reg . 0) (Expr Num . -31) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -57) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 79) (Reg . 2) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 4) (Expr Num . -31) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . LOAD) (Reg . 0) (Expr Num . -49) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr Num . -4) (Expr Num . -97) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -68) (Reg . 2) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . -31) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 3) (Stat . OUTPUT) (Expr . ADD) (Expr Num . -52) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 3) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . -100) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -100) (Expr Num . 79) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . -31) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . LOAD) (Reg . 0) (Expr Num . -49) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 29) (Expr Num . -58) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Reg . 0) (Expr Num . 7) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -68) (Reg . 2) (Stat . OUTPUT) (Reg . 2))
((Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 79) (Reg . 2) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . OUTPUT) (Expr . MUL) (Expr Num . -100) (Expr Num . 13) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -96) (Expr Num . 88) (Stat . OUTPUT) (Reg . 3))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -96) (Expr Num . 16) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 7) (Reg . 2) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Expr Num . 59) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 29) (Expr Num . -58) (Stat . OUTPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr . ADD) (Expr Num . -79) (Expr . MUL) (Expr Num . -92) (Expr Num . 16) (Expr Num . 59) (Stat . LOAD) (Reg . 3) (Reg . 3) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . -96) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . -100) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -100) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 16) (Expr Num . -58) (Stat . OUTPUT) (Expr Num . -100) (Stat . OUTPUT) (Expr Num . 66))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 79) (Reg . 2) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Expr Num . -100) (Expr . NOT) (Reg . 2) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . LOAD) (Reg . 0) (Expr Num . -100) (Stat . LOAD) (Reg . 0) (Expr Num . -100) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . ADD) (Expr Num . -100) (Expr Num . -35) (Stat . OUTPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . -93))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 69) (Reg . 2) (Stat . LOAD) (Reg . 4) (Expr . ADD) (Expr Num . 79) (Reg . 2))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . -97) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -57) (Expr Num . 16))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -57) (Expr Num . 16))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -97) (Reg . 2) (Stat . OUTPUT) (Reg . 3))
((Stat . INPUT) (Reg . 2) (Stat . LOAD) (Reg . 0) (Expr Num . -42) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -49) (Expr Num . 13) (Stat . INPUT) (Reg . 4) (Stat . INPUT) (Reg . 0))
((Stat . LOAD) (Reg . 0) (Expr Num . -100) (Stat . OUTPUT) (Expr . DIV) (Reg . 0) (Expr Num . 7) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -26) (Expr Num . 13) (Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . -49) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . 16) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . 79) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 79) (Reg . 2) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 4) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr . SUB) (Expr Num . -96) (Expr Num . 88) (Reg . 2) (Stat . LOAD) (Reg . 0) (Expr Num . -92))
((Stat . INPUT) (Reg . 2) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -100) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . OUTPUT) (Expr . MUL) (Expr Num . -57) (Expr Num . 16) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . 46) (Expr Num . -3) (Stat . OUTPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . -31) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . -31) (Stat . OUTPUT) (Reg . 0))
((Stat . OUTPUT) (Expr Num . -57) (Stat . OUTPUT) (Expr . DIV) (Reg . 0) (Expr Num . 7) (Stat . OUTPUT) (Expr . OR) (Expr Num . 16) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 79) (Reg . 2) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . -25) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -57) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 2) (Stat . LOAD) (Reg . 1) (Expr Num . 38) (Stat . OUTPUT) (Expr . ADD) (Expr Num . -98) (Expr Num . -97) (Stat . OUTPUT) (Reg . 0))
((Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . LOAD) (Reg . 0) (Expr Num . -96) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -57) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . ADD) (Expr . ADD) (Expr Num . -4) (Expr Num . -97) (Expr Num . -97) (Stat . OUTPUT) (Expr Num . -80) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Expr Num . -100) (Expr . NOT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -57) (Expr Num . 16))
((Stat . LOAD) (Reg . 0) (Reg . 2) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 2) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -49) (Expr Num . 13) (Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Reg . 0) (Expr Num . 7))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 79) (Reg . 2))
((Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 2) (Stat . LOAD) (Reg . 0) (Expr Num . -96) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -57) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . ADD) (Expr Num . -100) (Expr Num . -100) (Stat . OUTPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . -93))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . ADD) (Expr Num . -100) (Expr Num . -35) (Stat . OUTPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . -93))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Reg . 0) (Expr Num . 7) (Stat . OUTPUT) (Expr Num . 50) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 79) (Reg . 2) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr Num . -100) (Expr . MUL) (Expr Num . -89) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 1) (Expr Num . -31) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . LOAD) (Reg . 3) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 3) (Stat . LOAD) (Reg . 0) (Expr Num . -10) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -91) (Expr Num . 59) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -57) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 2) (Stat . OUTPUT) (Reg . 0))
((Stat . LOAD) (Reg . 0) (Expr Num . -31) (Stat . LOAD) (Reg . 0) (Expr Num . -31) (Stat . OUTPUT) (Expr . MUL) (Expr . SUB) (Expr Num . -85) (Expr Num . -68) (Expr Num . 16))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . SUB) (Expr . SUB) (Expr Num . -89) (Expr Num . 16) (Reg . 2) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -98) (Expr Num . 13) (Stat . LOAD) (Reg . 3) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . OUTPUT) (Expr . SUB) (Expr Num . -42) (Expr Num . 59) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . LOAD) (Reg . 0) (Expr Num . -98) (Stat . OUTPUT) (Expr Num . -84))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr Num . -100) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 79) (Reg . 2) (Stat . OUTPUT) (Expr Num . -61))
((Stat . OUTPUT) (Expr . ADD) (Expr Num . -100) (Expr Num . -99) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -68) (Expr Num . 88) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . ADD) (Expr Num . -17) (Expr . MUL) (Expr Num . -49) (Expr Num . 13) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -57) (Expr . MUL) (Expr Num . -64) (Expr Num . 13) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -26) (Expr Num . 13) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Reg . 0))
((Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 29) (Expr Num . -58) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -64) (Expr Num . 13) (Stat . OUTPUT) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . ADD) (Expr Num . -98) (Expr Num . -97) (Stat . OUTPUT) (Expr Num . -100) (Stat . LOAD) (Reg . 2) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -68) (Reg . 2) (Stat . OUTPUT) (Expr Num . -61))
((Stat . INPUT) (Reg . 1) (Stat . LOAD) (Reg . 1) (Expr . MUL) (Expr Num . -68) (Expr Num . -17) (Stat . OUTPUT) (Expr . ADD) (Expr Num . -98) (Expr Num . -97) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 29) (Expr Num . -64))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 79) (Reg . 2) (Stat . OUTPUT) (Reg . 2))
((Stat . OUTPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -68) (Expr . SUB) (Expr Num . -100) (Reg . 2) (Stat . OUTPUT) (Expr Num . -80) (Stat . OUTPUT) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . ADD) (Expr Num . -98) (Expr Num . -100) (Stat . OUTPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 16) (Reg . 2) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 2) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Expr Num . -100) (Expr Num . -68) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -58) (Reg . 2) (Stat . OUTPUT) (Reg . 3))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr Num . -79) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -52) (Reg . 2) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . ADD) (Expr Num . -52) (Expr Num . -99) (Stat . OUTPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . 38) (Stat . OUTPUT) (Reg . 0))
((Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . 38) (Stat . LOAD) (Reg . 0) (Expr Num . -60))
((Stat . INPUT) (Reg . 3) (Stat . OUTPUT) (Expr . ADD) (Expr . ADD) (Expr Num . -25) (Expr Num . -100) (Expr Num . 16) (Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Reg . 0) (Expr Num . 7) (Stat . OUTPUT) (Reg . 0))
((Stat . LOAD) (Reg . 0) (Expr Num . -100) (Stat . LOAD) (Reg . 0) (Expr Num . 59) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . -31) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 9) (Expr Num . -58) (Stat . OUTPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . -100))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . ADD) (Expr Num . -68) (Expr Num . -100) (Stat . LOAD) (Reg . 3) (Reg . 1) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . -31) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -62) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . LOAD) (Reg . 0) (Expr Num . -31) (Stat . LOAD) (Reg . 0) (Expr Num . -68) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -57) (Expr Num . 16))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . ADD) (Expr Num . -98) (Expr Num . -100) (Stat . LOAD) (Reg . 0) (Reg . 1) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -57) (Expr Num . 79) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 1) (Expr Num . 38) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . LOAD) (Reg . 1) (Expr Num . -58) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -57) (Reg . 2) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . -31) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 2) (Expr Num . -31) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -100) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -68) (Expr . ADD) (Expr Num . 88) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Reg . 0) (Expr Num . 7) (Stat . OUTPUT) (Expr Num . 69) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . ADD) (Expr Num . -98) (Expr Num . -100) (Stat . LOAD) (Reg . 3) (Reg . 1) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -68) (Expr Num . -64) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . -98) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -100) (Expr Num . 13) (Stat . LOAD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Expr Num . -100))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . OUTPUT) (Expr . MUL) (Expr Num . 79) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -100) (Expr Num . 16) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -57) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr Num . -17) (Expr Num . -99) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -49) (Expr Num . 13) (Stat . INPUT) (Reg . 2))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -57) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . 46) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . OUTPUT) (Expr . ADD) (Expr Num . -98) (Expr Num . -97) (Stat . OUTPUT) (Expr Num . -21) (Stat . OUTPUT) (Expr Num . -80) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . -49) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . OUTPUT) (Expr . MUL) (Expr Num . -57) (Expr Num . 16) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr . SUB) (Expr Num . -58) (Reg . 2) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr Num . -100) (Expr . MUL) (Expr Num . -89) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . -100) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 29) (Expr Num . -58) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . -92))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 29) (Expr Num . -58) (Stat . LOAD) (Reg . 0) (Expr Num . -31) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -96) (Expr Num . 88) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -66) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . -31) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -80) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 29) (Expr Num . -64) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -58) (Reg . 2) (Stat . INPUT) (Reg . 4))
((Stat . OUTPUT) (Expr . MUL) (Expr Num . 29) (Expr Num . -29) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -26) (Expr Num . -57) (Stat . OUTPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . ADD) (Expr Num . -100) (Expr Num . -97) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 79) (Reg . 2) (Stat . INPUT) (Reg . 0))
((Stat . LOAD) (Reg . 0) (Expr Num . -31) (Stat . LOAD) (Reg . 0) (Expr Num . -31) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -57) (Expr Num . 16))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 79) (Reg . 2) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . LOAD) (Reg . 0) (Expr Num . 79) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -89) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -93) (Expr Num . 13) (Stat . OUTPUT) (Reg . 1) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . -31) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 79) (Reg . 2) (Stat . OUTPUT) (Expr . DIV) (Reg . 0) (Expr Num . 7))
((Stat . INPUT) (Reg . 1) (Stat . LOAD) (Reg . 0) (Expr Num . -96) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -57) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . OUTPUT) (Expr . ADD) (Expr Num . -100) (Expr Num . -99) (Stat . OUTPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . -100) (Stat . OUTPUT) (Expr Num . -100))
((Stat . OUTPUT) (Expr . MUL) (Expr Num . -98) (Expr Num . 13) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . ADD) (Expr . MUL) (Expr Num . -82) (Expr Num . 16) (Expr Num . -41) (Stat . LOAD) (Reg . 2) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . LOAD) (Reg . 0) (Expr Num . -17) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 79) (Reg . 2) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . -31) (Stat . OUTPUT) (Expr Num . -80) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 3) (Expr Num . 38) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . ADD) (Expr Num . -97) (Expr Num . -97) (Stat . LOAD) (Reg . 0) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . OUTPUT) (Expr Num . -100) (Stat . OUTPUT) (Expr Num . -100) (Stat . LOAD) (Reg . 3) (Expr . GT) (Reg . 0) (Expr Num . 16) (Stat . OUTPUT) (Expr Num . -100))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . -100) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -100) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . LOAD) (Reg . 0) (Expr Num . -31) (Stat . LOAD) (Reg . 2) (Expr Num . -100) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -89) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . -31) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -57) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . -31) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . 16) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . -100) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -68) (Expr Num . 16))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . -100) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -100) (Expr Num . 16))
((Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . 38) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 79) (Stat . OUTPUT) (Expr Num . -57) (Stat . INPUT) (Reg . 2))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -26) (Expr Num . 13) (Stat . OUTPUT) (Reg . 2) (Stat . OUTPUT) (Reg . 2))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . -10) (Stat . OUTPUT) (Expr Num . -100) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -57) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . -31) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . -100) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -100) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -57) (Expr Num . 16) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . 46) (Expr Num . -3) (Stat . OUTPUT) (Reg . 2))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -57) (Expr Num . -4) (Stat . OUTPUT) (Expr . MUL) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Expr Num . 13) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . -21) (Stat . OUTPUT) (Expr . GT) (Reg . 4) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . ADD) (Expr Num . -25) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 1) (Stat . INPUT) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -97) (Reg . 2) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . -31) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -57) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -93) (Expr Num . 16) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 1) (Expr Num . 38) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Expr Num . -80) (Stat . OUTPUT) (Expr Num . -98))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -57) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . -97) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -57) (Expr Num . 16))
((Stat . OUTPUT) (Expr . MUL) (Expr Num . 29) (Expr Num . -58) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 2) (Reg . 1) (Stat . LOAD) (Reg . 0) (Expr Num . -88))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . -92) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr Num . -25) (Expr Num . -97) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 79) (Reg . 2) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -98) (Expr Num . 13) (Stat . OUTPUT) (Expr Num . -100) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 79) (Reg . 2) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr Num . -79) (Expr Num . -41) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . SUB) (Expr . DIV) (Reg . 2) (Reg . 0) (Reg . 2) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -57) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . 38) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 3) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -96) (Expr Num . 88) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 79) (Reg . 2) (Stat . OUTPUT) (Reg . 2))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . -31) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -100) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . -31) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 79) (Reg . 2) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr . DIV) (Reg . 2) (Reg . 0) (Reg . 2) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -57) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . SUB) (Expr . DIV) (Reg . 2) (Reg . 0) (Reg . 2) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 2) (Expr Num . -99) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -57) (Expr Num . 16))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -68) (Reg . 2) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -99) (Reg . 2) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -58) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 79) (Reg . 2) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Reg . 0) (Expr Num . 7) (Stat . OUTPUT) (Expr . SUB) (Expr . GT) (Reg . 4) (Reg . 1) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . LOAD) (Reg . 0) (Expr Num . -31) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . LOAD) (Reg . 4) (Expr Num . 50) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . -100) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 2) (Expr Num . -100) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -68) (Expr Num . 13) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 29) (Expr Num . -32) (Stat . OUTPUT) (Expr Num . -57) (Stat . LOAD) (Reg . 1) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr Num . -79) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . -100) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -100) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . LOAD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . OUTPUT) (Expr . ADD) (Expr . MUL) (Expr Num . -57) (Expr Num . 16) (Expr Num . -91) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 29) (Expr Num . -64) (Stat . OUTPUT) (Expr Num . 64) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 79) (Reg . 2) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -56) (Expr Num . 16))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . -31) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -57) (Expr Num . 16))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . -31) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . -97) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -100) (Expr Num . 13) (Stat . OUTPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . -100))
((Stat . INPUT) (Reg . 4) (Stat . LOAD) (Reg . 0) (Expr Num . -31) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 3) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -57) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . ADD) (Expr Num . -25) (Expr Num . -98) (Stat . OUTPUT) (Reg . 4) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . LOAD) (Reg . 4) (Expr . ADD) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Expr Num . -17) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 69) (Expr Num . 13) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 2) (Reg . 2) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 69) (Reg . 2) (Stat . LOAD) (Reg . 2) (Expr . ADD) (Expr Num . 79) (Reg . 2))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . -49) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -89) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -49) (Expr Num . 13) (Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Reg . 0) (Expr Num . 7) (Stat . OUTPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 16))
((Stat . LOAD) (Reg . 0) (Expr Num . -100) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Expr Num . -100) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . -31) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 2) (Expr Num . -31) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -57) (Expr Num . 16))
((Stat . OUTPUT) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . -100) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . -99) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . -100) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 4) (Expr Num . -31) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Expr Num . 16))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . -31) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . 16) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . SUB) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Reg . 2) (Stat . OUTPUT) (Reg . 3))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . LOAD) (Reg . 4) (Expr . ADD) (Expr Num . -17) (Expr Num . -100) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . ADD) (Expr Num . -17) (Expr Num . -100) (Stat . OUTPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . SUB) (Expr . DIV) (Reg . 2) (Reg . 0) (Reg . 2) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr Num . 79) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . -95) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Expr Num . 59) (Stat . LOAD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -26) (Expr Num . 13) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 29) (Expr Num . -58) (Stat . OUTPUT) (Expr Num . -80) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 16) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -89) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 79) (Reg . 2) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 79) (Reg . 2) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -26) (Expr Num . 13))
((Stat . INPUT) (Reg . 2) (Stat . LOAD) (Reg . 0) (Expr Num . -99) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -100) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . -31) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -98) (Reg . 2) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . -31) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . OUTPUT) (Expr . MUL) (Expr Num . -49) (Expr Num . 16) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -97) (Expr Num . 13) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . -96) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Reg . 0) (Expr Num . 7) (Stat . OUTPUT) (Expr Num . -99) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Reg . 0) (Expr Num . 7) (Stat . LOAD) (Reg . 0) (Expr Num . -31))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . -97) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -57) (Expr . SUB) (Expr Num . 79) (Reg . 2))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -42) (Reg . 2) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . -31) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 16) (Expr Num . -64) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . -31) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr . MUL) (Expr Num . -49) (Expr Num . 13) (Stat . OUTPUT) (Reg . 0))
((Stat . OUTPUT) (Expr . ADD) (Expr Num . -100) (Expr . MUL) (Expr Num . -49) (Expr Num . 13) (Stat . OUTPUT) (Expr Num . -58) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 29) (Expr Num . -58) (Stat . OUTPUT) (Expr . NOT) (Reg . 0) (Stat . OUTPUT) (Expr Num . -100))
((Stat . OUTPUT) (Expr . ADD) (Expr . ADD) (Expr Num . -52) (Expr Num . -99) (Expr Num . -18) (Stat . OUTPUT) (Expr Num . -35) (Stat . OUTPUT) (Expr Num . -97))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . -31) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -57) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 79) (Reg . 2) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 79) (Reg . 2) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Reg . 2) (Reg . 0) (Stat . OUTPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 4) (Expr Num . -31) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . -58) (Stat . OUTPUT) (Reg . 0))
((Stat . OUTPUT) (Expr . SUB) (Expr Num . -96) (Expr Num . 88) (Stat . OUTPUT) (Expr Num . -79) (Stat . OUTPUT) (Expr Num . -4) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Reg . 0) (Expr Num . 7) (Stat . OUTPUT) (Expr . OR) (Expr Num . 23) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -26) (Expr Num . 13) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 2) (Expr Num . 79) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr . MUL) (Expr Num . 16) (Expr Num . 16) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 79) (Reg . 2) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . -31) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -100) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . ADD) (Expr Num . -17) (Expr Num . -100) (Stat . INPUT) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 3) (Expr Num . -31) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -57) (Expr . SUB) (Expr Num . 79) (Reg . 2) (Stat . OUTPUT) (Reg . 0))
((Stat . OUTPUT) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 79) (Reg . 2) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Reg . 0) (Expr Num . 7) (Stat . OUTPUT) (Expr . MUL) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Expr Num . 13) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . -31) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Expr . SUB) (Expr . GT) (Reg . 4) (Reg . 0) (Reg . 2))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . -92) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -49) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . -31) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -49) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Reg . 0) (Stat . OUTPUT) (Expr . ADD) (Expr Num . -100) (Expr Num . -97))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . -68) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -57) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -39) (Expr Num . 16) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . -31) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 79) (Reg . 2) (Stat . OUTPUT) (Reg . 0))
((Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -57) (Expr Num . 16) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 4) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . -96) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -57) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 79) (Reg . 2) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Reg . 0) (Expr Num . 7) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . LOAD) (Reg . 3) (Expr . SUB) (Expr Num . -100) (Expr Num . 88) (Stat . LOAD) (Reg . 0) (Expr Num . -31) (Stat . OUTPUT) (Expr Num . 79))
((Stat . INPUT) (Reg . 4) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr Num . -52) (Expr Num . -96) (Stat . OUTPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 69) (Reg . 2) (Stat . INPUT) (Reg . 0))
((Stat . OUTPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -57) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . SUB) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Expr Num . 59) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . -99) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -100) (Expr Num . 16) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . -97) (Stat . OUTPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -100) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . 79) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -99) (Reg . 2) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -57) (Expr Num . 16))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Reg . 0) (Expr Num . 7) (Stat . OUTPUT) (Expr . ADD) (Expr Num . -68) (Expr Num . -35))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . -32) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -96) (Expr Num . 88) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -96) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . OUTPUT) (Expr . MUL) (Expr Num . 29) (Expr Num . -64) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 79) (Reg . 2) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . ADD) (Expr . MUL) (Expr Num . -57) (Expr Num . 16) (Expr Num . 79) (Stat . OUTPUT) (Expr Num . -100) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . -31) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -100) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -89) (Expr Num . 16) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -100) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . 59) (Expr Num . -3) (Stat . OUTPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 79) (Reg . 2) (Stat . INPUT) (Reg . 2))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 69) (Reg . 2) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . -99) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -57) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 79) (Reg . 2) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . -31) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -57) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . SUB) (Expr . DIV) (Reg . 0) (Reg . 0) (Reg . 2) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . ADD) (Expr Num . -25) (Expr Num . -97) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -57) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -96) (Expr Num . 88) (Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . -31) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 2) (Expr Num . -97) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -99) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . LOAD) (Reg . 0) (Expr Num . -60) (Stat . INPUT) (Reg . 2) (Stat . LOAD) (Reg . 0) (Expr Num . -100) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . -88) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 4) (Expr Num . -96) (Stat . LOAD) (Reg . 0) (Expr . AND) (Expr Num . -57) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . ADD) (Expr Num . -100) (Expr . MUL) (Expr Num . -49) (Expr Num . 13) (Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . -100) (Stat . OUTPUT) (Reg . 0))
((Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 29) (Expr Num . -58) (Stat . OUTPUT) (Expr Num . -68) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . -96) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Reg . 0) (Expr Num . 7) (Stat . OUTPUT) (Expr Num . 79) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -17) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . LOAD) (Reg . 3) (Expr Num . 45) (Stat . LOAD) (Reg . 0) (Expr Num . -88) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -57) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr Num . -79) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 16) (Reg . 2) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . -31) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . LOAD) (Reg . 0) (Expr Num . -64) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . LOAD) (Reg . 0) (Expr Num . -100) (Stat . OUTPUT) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Expr Num . -28) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . 16) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Reg . 1))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 29) (Expr Num . -64) (Stat . OUTPUT) (Expr Num . -100) (Stat . OUTPUT) (Reg . 2))
((Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . SUB) (Expr . GT) (Reg . 4) (Reg . 0) (Reg . 2) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . -31) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 79) (Reg . 2))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Reg . 0) (Expr Num . 7) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 79) (Reg . 2))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 1) (Expr Num . -31) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -68) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr Num . -97) (Stat . OUTPUT) (Expr Num . -100) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -100) (Reg . 2) (Stat . OUTPUT) (Reg . 3))
((Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . -100) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr Num . -26) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 3) (Stat . LOAD) (Reg . 0) (Expr . MUL) (Expr . SUB) (Expr Num . 79) (Reg . 2) (Expr Num . 16) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . SUB) (Expr Num . -98) (Reg . 2) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . MUL) (Expr Num . 16) (Expr . SUB) (Expr Num . 79) (Reg . 2) (Stat . OUTPUT) (Expr Num . -29))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 79) (Reg . 2) (Stat . OUTPUT) (Reg . 0))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . SUB) (Expr Num . 79) (Reg . 2) (Stat . OUTPUT) (Reg . 0))
