{
	"cts__timing__setup__tns__pre_repair": -0.00153966,
	"cts__timing__setup__ws__pre_repair": -0.00153966,
	"cts__clock__skew__setup__pre_repair": 0.0303314,
	"cts__clock__skew__hold__pre_repair": 0.0303314,
	"cts__timing__drv__max_slew_limit__pre_repair": 0.301062,
	"cts__timing__drv__max_slew__pre_repair": 0,
	"cts__timing__drv__max_cap_limit__pre_repair": -0.149906,
	"cts__timing__drv__max_cap__pre_repair": 1,
	"cts__timing__drv__max_fanout_limit__pre_repair": 0,
	"cts__timing__drv__max_fanout__pre_repair": 0,
	"cts__timing__drv__setup_violation_count__pre_repair": 1,
	"cts__timing__drv__hold_violation_count__pre_repair": 64,
	"cts__power__internal__total__pre_repair": 0.325843,
	"cts__power__switching__total__pre_repair": 0.232312,
	"cts__power__leakage__total__pre_repair": 0.00217244,
	"cts__power__total__pre_repair": 0.560328,
	"cts__design__io__pre_repair": 47,
	"cts__design__die__area__pre_repair": 219820,
	"cts__design__core__area__pre_repair": 217548,
	"cts__design__instance__count__pre_repair": 56357,
	"cts__design__instance__area__pre_repair": 100837,
	"cts__design__instance__count__stdcell__pre_repair": 56357,
	"cts__design__instance__area__stdcell__pre_repair": 100837,
	"cts__design__instance__count__macros__pre_repair": 0,
	"cts__design__instance__area__macros__pre_repair": 0,
	"cts__design__instance__utilization__pre_repair": 0.463519,
	"cts__design__instance__utilization__stdcell__pre_repair": 0.463519,
	"cts__timing__setup__tns__post_repair": -0.00153966,
	"cts__timing__setup__ws__post_repair": -0.00153966,
	"cts__clock__skew__setup__post_repair": 0.0303314,
	"cts__clock__skew__hold__post_repair": 0.0303314,
	"cts__timing__drv__max_slew_limit__post_repair": 0.301062,
	"cts__timing__drv__max_slew__post_repair": 0,
	"cts__timing__drv__max_cap_limit__post_repair": -0.149906,
	"cts__timing__drv__max_cap__post_repair": 1,
	"cts__timing__drv__max_fanout_limit__post_repair": 0,
	"cts__timing__drv__max_fanout__post_repair": 0,
	"cts__timing__drv__setup_violation_count__post_repair": 1,
	"cts__timing__drv__hold_violation_count__post_repair": 64,
	"cts__power__internal__total__post_repair": 0.325843,
	"cts__power__switching__total__post_repair": 0.232312,
	"cts__power__leakage__total__post_repair": 0.00217244,
	"cts__power__total__post_repair": 0.560328,
	"cts__design__io__post_repair": 47,
	"cts__design__die__area__post_repair": 219820,
	"cts__design__core__area__post_repair": 217548,
	"cts__design__instance__count__post_repair": 56357,
	"cts__design__instance__area__post_repair": 100837,
	"cts__design__instance__count__stdcell__post_repair": 56357,
	"cts__design__instance__area__stdcell__post_repair": 100837,
	"cts__design__instance__count__macros__post_repair": 0,
	"cts__design__instance__area__macros__post_repair": 0,
	"cts__design__instance__utilization__post_repair": 0.463519,
	"cts__design__instance__utilization__stdcell__post_repair": 0.463519,
	"cts__design__instance__displacement__total": 379.33,
	"cts__design__instance__displacement__mean": 0.0065,
	"cts__design__instance__displacement__max": 3.61,
	"cts__route__wirelength__estimated": 480607,
	"cts__design__instance__count__setup_buffer": 8,
	"cts__design__instance__count__hold_buffer": 2,
	"cts__design__instance__displacement__total": 35.995,
	"cts__design__instance__displacement__mean": 0.0005,
	"cts__design__instance__displacement__max": 3.11,
	"cts__route__wirelength__estimated": 481004,
	"cts__design__violations": 0,
	"cts__timing__setup__tns": 0,
	"cts__timing__setup__ws": 0.0423837,
	"cts__clock__skew__setup": 0.0315921,
	"cts__clock__skew__hold": 0.0315921,
	"cts__timing__drv__max_slew_limit": 0.338425,
	"cts__timing__drv__max_slew": 0,
	"cts__timing__drv__max_cap_limit": 0.0080658,
	"cts__timing__drv__max_cap": 0,
	"cts__timing__drv__max_fanout_limit": 0,
	"cts__timing__drv__max_fanout": 0,
	"cts__timing__drv__setup_violation_count": 0,
	"cts__timing__drv__hold_violation_count": 0,
	"cts__power__internal__total": 0.325856,
	"cts__power__switching__total": 0.232778,
	"cts__power__leakage__total": 0.00217313,
	"cts__power__total": 0.560807,
	"cts__design__io": 47,
	"cts__design__die__area": 219820,
	"cts__design__core__area": 217548,
	"cts__design__instance__count": 56367,
	"cts__design__instance__area": 100855,
	"cts__design__instance__count__stdcell": 56367,
	"cts__design__instance__area__stdcell": 100855,
	"cts__design__instance__count__macros": 0,
	"cts__design__instance__area__macros": 0,
	"cts__design__instance__utilization": 0.4636,
	"cts__design__instance__utilization__stdcell": 0.4636
}