// Seed: 3626849025
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16,
    id_17
);
  output wire id_17;
  inout wire id_16;
  inout wire id_15;
  input wire id_14;
  output wire id_13;
  input wire id_12;
  input wire id_11;
  input wire id_10;
  inout wire id_9;
  inout wire id_8;
  output wire id_7;
  input wire id_6;
  input wire id_5;
  input wire id_4;
  inout wire id_3;
  inout wire id_2;
  inout wire id_1;
  id_18(
      1, {1, 1, id_11, {1}, id_4}
  );
  supply0 id_19, id_20, id_21, id_22, id_23, id_24;
  wire id_25;
  assign id_21 = id_16;
  assign id_16 = 1 - 1;
  assign id_2  = 1;
endmodule
module module_1 (
    input tri id_0,
    output uwire id_1,
    output wor id_2,
    inout supply1 id_3,
    input supply1 id_4#(
        .id_8 (1),
        .id_9 (id_8[1]),
        .id_10(1'd0)
    ),
    input wor id_5,
    input wor id_6
);
  assign id_10 = 1 & id_4;
  module_0(
      id_10,
      id_10,
      id_10,
      id_10,
      id_10,
      id_10,
      id_10,
      id_10,
      id_10,
      id_10,
      id_10,
      id_10,
      id_10,
      id_10,
      id_10,
      id_10,
      id_10
  );
endmodule
