<?xml version="1.0" encoding="UTF-8"?>
<deploy
 date="2017.09.13.14:10:31"
 outputDirectory="C:/Users/eric/Desktop/firmware-phased-array/rtl/altera_ip/fpga_temp/">
 <perimeter>
  <parameter
     name="AUTO_GENERATION_ID"
     type="Integer"
     defaultValue="0"
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_UNIQUE_ID"
     type="String"
     defaultValue=""
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_DEVICE_FAMILY"
     type="String"
     defaultValue="Arria V"
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_DEVICE"
     type="String"
     defaultValue="5AGXFB5H4F35C4"
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_DEVICE_SPEEDGRADE"
     type="String"
     defaultValue="4_H4"
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_CLK_CLOCK_RATE"
     type="Long"
     defaultValue="-1"
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_CLK_CLOCK_DOMAIN"
     type="Integer"
     defaultValue="-1"
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_CLK_RESET_DOMAIN"
     type="Integer"
     defaultValue="-1"
     onHdl="0"
     affectsHdl="1" />
  <interface name="ce" kind="conduit" start="0">
   <property name="associatedClock" value="" />
   <property name="associatedReset" value="" />
   <port name="ce" direction="input" role="ce" width="1" />
  </interface>
  <interface name="clk" kind="clock" start="0">
   <property name="clockRate" value="0" />
   <property name="externallyDriven" value="false" />
   <property name="ptfSchematicName" value="" />
   <port name="clk" direction="input" role="clk" width="1" />
  </interface>
  <interface name="clr" kind="reset" start="0">
   <property name="associatedClock" value="clk" />
   <property name="synchronousEdges" value="DEASSERT" />
   <port name="clr" direction="input" role="reset" width="1" />
  </interface>
  <interface name="tsdcaldone" kind="conduit" start="0">
   <property name="associatedClock" value="" />
   <property name="associatedReset" value="" />
   <port name="tsdcaldone" direction="output" role="tsdcaldone" width="1" />
  </interface>
  <interface name="tsdcalo" kind="conduit" start="0">
   <property name="associatedClock" value="" />
   <property name="associatedReset" value="" />
   <port name="tsdcalo" direction="output" role="tsdcalo" width="8" />
  </interface>
 </perimeter>
 <entity
   path=""
   parameterizationKey="fpga_temp:1.0:AUTO_CLK_CLOCK_DOMAIN=-1,AUTO_CLK_CLOCK_RATE=-1,AUTO_CLK_RESET_DOMAIN=-1,AUTO_DEVICE=5AGXFB5H4F35C4,AUTO_DEVICE_FAMILY=Arria V,AUTO_DEVICE_SPEEDGRADE=4_H4,AUTO_GENERATION_ID=1505329830,AUTO_UNIQUE_ID=(altera_temp_sense:15.1:CBX_AUTO_BLACKBOX=ALL,CE_CHECK=true,CLK_FREQUENCY=1.0,CLOCK_DIVIDER_ENABLE=off,CLOCK_DIVIDER_VALUE=40,CLR_CHECK=true,DEVICE_FAMILY=Arria V,NUMBER_OF_SAMPLES=128,POI_CAL_TEMPERATURE=85,SIM_TSDCALO=0,USER_OFFSET_ENABLE=off,USE_WYS=on)"
   instancePathKey="fpga_temp"
   kind="fpga_temp"
   version="1.0"
   name="fpga_temp">
  <parameter name="AUTO_CLK_CLOCK_RATE" value="-1" />
  <parameter name="AUTO_GENERATION_ID" value="1505329830" />
  <parameter name="AUTO_DEVICE" value="5AGXFB5H4F35C4" />
  <parameter name="AUTO_DEVICE_FAMILY" value="Arria V" />
  <parameter name="AUTO_CLK_RESET_DOMAIN" value="-1" />
  <parameter name="AUTO_CLK_CLOCK_DOMAIN" value="-1" />
  <parameter name="AUTO_UNIQUE_ID" value="" />
  <parameter name="AUTO_DEVICE_SPEEDGRADE" value="4_H4" />
  <generatedFiles>
   <file
       path="C:/Users/eric/Desktop/firmware-phased-array/rtl/altera_ip/fpga_temp/synthesis/fpga_temp.vhd"
       type="VHDL" />
  </generatedFiles>
  <childGeneratedFiles>
   <file
       path="C:/Users/eric/Desktop/firmware-phased-array/rtl/altera_ip/fpga_temp/synthesis/submodules/fpga_temp_temp_sense_0.v"
       type="VERILOG"
       attributes="" />
  </childGeneratedFiles>
  <sourceFiles>
   <file
       path="C:/Users/eric/Desktop/firmware-phased-array/rtl/altera_ip/fpga_temp.qsys" />
  </sourceFiles>
  <childSourceFiles>
   <file
       path="C:/altera/15.1/ip/altera/altera_temp_sense/altera_temp_sense_hw.tcl" />
  </childSourceFiles>
  <messages>
   <message level="Debug" culprit="fpga_temp">queue size: 0 starting:fpga_temp "fpga_temp"</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug">Transform: CustomInstructionTransform</message>
   <message level="Debug">No custom instruction connections, skipping transform </message>
   <message level="Debug" culprit="merlin_custom_instruction_transform"><![CDATA[After transform: <b>1</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: MMTransform</message>
   <message level="Debug">Transform: InterruptMapperTransform</message>
   <message level="Debug">Transform: InterruptSyncTransform</message>
   <message level="Debug">Transform: InterruptFanoutTransform</message>
   <message level="Debug">Transform: AvalonStreamingTransform</message>
   <message level="Debug">Transform: ResetAdaptation</message>
   <message level="Debug" culprit="fpga_temp"><![CDATA["<b>fpga_temp</b>" reuses <b>altera_temp_sense</b> "<b>submodules/fpga_temp_temp_sense_0</b>"]]></message>
   <message level="Debug" culprit="fpga_temp">queue size: 0 starting:altera_temp_sense "submodules/fpga_temp_temp_sense_0"</message>
   <message level="Info" culprit="temp_sense_0">Generating top-level entity fpga_temp_temp_sense_0.</message>
   <message level="Info" culprit="temp_sense_0"><![CDATA["<b>fpga_temp</b>" instantiated <b>altera_temp_sense</b> "<b>temp_sense_0</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_temp_sense:15.1:CBX_AUTO_BLACKBOX=ALL,CE_CHECK=true,CLK_FREQUENCY=1.0,CLOCK_DIVIDER_ENABLE=off,CLOCK_DIVIDER_VALUE=40,CLR_CHECK=true,DEVICE_FAMILY=Arria V,NUMBER_OF_SAMPLES=128,POI_CAL_TEMPERATURE=85,SIM_TSDCALO=0,USER_OFFSET_ENABLE=off,USE_WYS=on"
   instancePathKey="fpga_temp:.:temp_sense_0"
   kind="altera_temp_sense"
   version="15.1"
   name="fpga_temp_temp_sense_0">
  <parameter name="CE_CHECK" value="true" />
  <parameter name="NUMBER_OF_SAMPLES" value="128" />
  <parameter name="CLOCK_DIVIDER_ENABLE" value="off" />
  <parameter name="USE_WYS" value="on" />
  <parameter name="DEVICE_FAMILY" value="Arria V" />
  <parameter name="SIM_TSDCALO" value="0" />
  <parameter name="POI_CAL_TEMPERATURE" value="85" />
  <parameter name="USER_OFFSET_ENABLE" value="off" />
  <parameter name="CLK_FREQUENCY" value="1.0" />
  <parameter name="CBX_AUTO_BLACKBOX" value="ALL" />
  <parameter name="CLR_CHECK" value="true" />
  <parameter name="CLOCK_DIVIDER_VALUE" value="40" />
  <generatedFiles>
   <file
       path="C:/Users/eric/Desktop/firmware-phased-array/rtl/altera_ip/fpga_temp/synthesis/submodules/fpga_temp_temp_sense_0.v"
       type="VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="C:/altera/15.1/ip/altera/altera_temp_sense/altera_temp_sense_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="fpga_temp" as="temp_sense_0" />
  <messages>
   <message level="Debug" culprit="fpga_temp">queue size: 0 starting:altera_temp_sense "submodules/fpga_temp_temp_sense_0"</message>
   <message level="Info" culprit="temp_sense_0">Generating top-level entity fpga_temp_temp_sense_0.</message>
   <message level="Info" culprit="temp_sense_0"><![CDATA["<b>fpga_temp</b>" instantiated <b>altera_temp_sense</b> "<b>temp_sense_0</b>"]]></message>
  </messages>
 </entity>
</deploy>
