<?xml version="1.0"?>
<Runs Version="1" Minor="9">
	<Run Id="synth_1" Type="Ft3:Synth" SrcSet="sources_1" Part="xc7z010clg400-1" ConstrsSet="constrs_1" Description="Vivado Synthesis Defaults" State="current"/>
	<Run Id="fifo64_synth_1" Type="Ft3:Synth" SrcSet="fifo64" Part="xc7z010clg400-1" LaunchPart="xc7z010clg400-1" ConstrsSet="fifo64" Description="Vivado Synthesis Defaults" Dir="$PRUNDIR/fifo64_synth_1" LaunchTime="1418381491">
		<File Type="RDS-UTIL" Name="fifo64_utilization_synth.rpt"/>
		<File Type="RUN-STRAT" Name="$PDATADIR/runs/fifo64_synth_1/fifo64_synth_1.psg"/>
		<File Type="RDS-UTIL-PB" Name="fifo64_utilization_synth.pb"/>
		<File Type="RDS-DCP" Name="fifo64.dcp"/>
		<File Type="VDS-TIMINGSUMMARY" Name="fifo64_timing_summary_synth.rpt"/>
		<File Type="VDS-TIMING-PB" Name="fifo64_timing_summary_synth.pb"/>
		<File Type="PA-TCL" Name="fifo64.tcl"/>
		<File Type="RUN-SRCS" Name="$PDATADIR/runs/fifo64_synth_1/sources.xml"/>
		<File Type="RUN-CONSTRS" Name="$PDATADIR/runs/fifo64_synth_1/constrs_in.xml"/>
		<File Type="RDS-RDS" Name="fifo64.rds"/>
	</Run>
	<Run Id="clk_wiz_0_synth_1" Type="Ft3:Synth" SrcSet="clk_wiz_0" Part="xc7z010clg400-1" LaunchPart="xc7z010clg400-1" ConstrsSet="clk_wiz_0" Description="Vivado Synthesis Defaults" Dir="$PRUNDIR/clk_wiz_0_synth_1" LaunchTime="1418128750">
		<File Type="RDS-UTIL" Name="clk_wiz_0_utilization_synth.rpt"/>
		<File Type="RUN-STRAT" Name="$PDATADIR/runs/clk_wiz_0_synth_1/clk_wiz_0_synth_1.psg"/>
		<File Type="RDS-UTIL-PB" Name="clk_wiz_0_utilization_synth.pb"/>
		<File Type="RDS-DCP" Name="clk_wiz_0.dcp"/>
		<File Type="VDS-TIMINGSUMMARY" Name="clk_wiz_0_timing_summary_synth.rpt"/>
		<File Type="VDS-TIMING-PB" Name="clk_wiz_0_timing_summary_synth.pb"/>
		<File Type="PA-TCL" Name="clk_wiz_0.tcl"/>
		<File Type="RUN-SRCS" Name="$PDATADIR/runs/clk_wiz_0_synth_1/sources.xml"/>
		<File Type="RUN-CONSTRS" Name="$PDATADIR/runs/clk_wiz_0_synth_1/constrs_in.xml"/>
		<File Type="RDS-RDS" Name="clk_wiz_0.rds"/>
	</Run>
	<Run Id="impl_1" Type="Ft2:EntireDesign" SynthRun="synth_1" Part="xc7z010clg400-1" ConstrsSet="constrs_1" Description="Spread logic throughout the device to avoid creating congested regions. (high setting: highest degree of spreading)" State="current"/>
	<Run Id="fifo64_impl_1" Type="Ft2:EntireDesign" SynthRun="fifo64_synth_1" Part="xc7z010clg400-1" ConstrsSet="fifo64" Description="Vivado Implementation Defaults"/>
	<Run Id="clk_wiz_0_impl_1" Type="Ft2:EntireDesign" SynthRun="clk_wiz_0_synth_1" Part="xc7z010clg400-1" ConstrsSet="clk_wiz_0" Description="Vivado Implementation Defaults"/>
</Runs>

