// Seed: 1394811872
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8
);
  input wire id_8;
  input wire id_7;
  output wire id_6;
  inout wire id_5;
  output wire id_4;
  input wire id_3;
  input wire id_2;
  inout wire id_1;
  assign id_5 = id_8;
  `define pp_9 0
  tri1 id_10;
  wor  id_11 = `pp_9 == id_10;
  wire id_12;
endmodule
module module_1 (
    output wor id_0,
    input tri0 id_1,
    output uwire id_2,
    output uwire id_3,
    output wor id_4,
    output uwire id_5,
    input tri1 id_6,
    input wor id_7,
    input supply0 id_8,
    output wand id_9
);
  assign id_4 = 1 == 1;
  assign id_3 = id_6;
  tri0 id_11;
  module_0(
      id_11, id_11, id_11, id_11, id_11, id_11, id_11, id_11
  );
  wire id_12;
  id_13(
      .id_0(1),
      .id_1(1),
      .id_2(1),
      .id_3(id_6 ==? id_4),
      .id_4(1),
      .id_5(1'b0),
      .id_6(),
      .id_7(id_9 ^ 1'b0),
      .id_8(id_5)
  );
  wire id_14;
  assign id_11 = 1;
endmodule
