#-----------------------------------------------------------
# Vivado v2014.4 (64-bit)
# SW Build 1071353 on Tue Nov 18 16:47:07 MST 2014
# IP Build 1070531 on Tue Nov 18 01:10:18 MST 2014
# Start of session at: Fri Aug 14 18:23:44 2015
# Process ID: 21448
# Log file: /home/vitor.ferreira/Clones/dsp-cores/hdl/syn/artix/wbs_cordic_iter/wbs_cordic_iter_top.runs/synth_1/wbs_cordic_iter_top.vds
# Journal file: /home/vitor.ferreira/Clones/dsp-cores/hdl/syn/artix/wbs_cordic_iter/wbs_cordic_iter_top.runs/synth_1/vivado.jou
#-----------------------------------------------------------
source wbs_cordic_iter_top.tcl
# set_msg_config -id {HDL 9-1061} -limit 100000
# set_msg_config -id {HDL 9-1654} -limit 100000
# create_project -in_memory -part xc7a200tffg1156-1
# set_param project.compositeFile.enableAutoGeneration 0
# set_param synth.vivado.isSynthRun true
# set_property webtalk.parent_dir /home/vitor.ferreira/Clones/dsp-cores/hdl/syn/artix/wbs_cordic_iter/wbs_cordic_iter_top.cache/wt [current_project]
# set_property parent.project_path /home/vitor.ferreira/Clones/dsp-cores/hdl/syn/artix/wbs_cordic_iter/wbs_cordic_iter_top.xpr [current_project]
# set_property default_lib xil_defaultlib [current_project]
# set_property target_language VHDL [current_project]
# read_vhdl -library xil_defaultlib {
#   /home/vitor.ferreira/Clones/dsp-cores/hdl/modules/wbstream/wb_stream_pkg.vhd
#   /home/vitor.ferreira/Clones/dsp-cores/hdl/modules/rp_math_pack/rp_math_pack.vhd
#   /home/vitor.ferreira/Clones/dsp-cores/hdl/ip_cores/general-cores/modules/genrams/genram_pkg.vhd
#   /home/vitor.ferreira/Clones/dsp-cores/hdl/modules/cordic_iter/cordic_iter.vhd
#   /home/vitor.ferreira/Clones/dsp-cores/hdl/modules/wbstream/wb_stream_source.vhd
#   /home/vitor.ferreira/Clones/dsp-cores/hdl/modules/wbstream/wb_stream_sink.vhd
#   /home/vitor.ferreira/Clones/dsp-cores/hdl/ip_cores/general-cores/modules/wishbone/wishbone_pkg.vhd
#   /home/vitor.ferreira/Clones/dsp-cores/hdl/modules/cordic_iter/cordic.vhd
#   /home/vitor.ferreira/Clones/dsp-cores/hdl/modules/wbstream/wb_stream_wrapper.vhd
#   /home/vitor.ferreira/Clones/dsp-cores/hdl/modules/dsp_cores_pkg.vhd
#   /home/vitor.ferreira/Clones/dsp-cores/hdl/modules/wbs_cordic_iter/wbs_cordic_iter.vhd
#   /home/vitor.ferreira/Clones/dsp-cores/hdl/modules/ce_gen/ce_gen.vhd
#   /home/vitor.ferreira/Clones/dsp-cores/hdl/top/artix/wbs_cordic_iter/wbs_cordic_iter_top.vhd
# }
# read_xdc /home/vitor.ferreira/Clones/dsp-cores/hdl/syn/artix/wbs_cordic_iter/top.xdc
# set_property used_in_implementation false [get_files /home/vitor.ferreira/Clones/dsp-cores/hdl/syn/artix/wbs_cordic_iter/top.xdc]
# catch { write_hwdef -file wbs_cordic_iter_top.hwdef }
INFO: [Vivado_Tcl 4-279] hardware handoff file cannot be generated as there is no block diagram instance in the design
# synth_design -top wbs_cordic_iter_top -part xc7a200tffg1156-1
Command: synth_design -top wbs_cordic_iter_top -part xc7a200tffg1156-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a200t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a200t'
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 887.055 ; gain = 142.734 ; free physical = 4756 ; free virtual = 13792
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'wbs_cordic_iter_top' [/home/vitor.ferreira/Clones/dsp-cores/hdl/top/artix/wbs_cordic_iter/wbs_cordic_iter_top.vhd:71]
	Parameter g_input_width bound to: 4 - type: integer 
	Parameter g_output_width bound to: 4 - type: integer 
	Parameter g_tgd_width bound to: 4 - type: integer 
	Parameter g_adr_width bound to: 4 - type: integer 
	Parameter g_input_buffer bound to: 4 - type: integer 
	Parameter g_output_buffer bound to: 2 - type: integer 
	Parameter g_ce_core bound to: 5 - type: integer 
	Parameter g_num_iter bound to: 16 - type: integer 
	Parameter g_iter_per_clk bound to: 2 - type: integer 
	Parameter g_clk_num bound to: 20 - type: integer 
INFO: [Synth 8-3491] module 'ce_gen' declared at '/home/vitor.ferreira/Clones/dsp-cores/hdl/modules/ce_gen/ce_gen.vhd:46' bound to instance 'cmp_ce_gen' of component 'ce_gen' [/home/vitor.ferreira/Clones/dsp-cores/hdl/top/artix/wbs_cordic_iter/wbs_cordic_iter_top.vhd:150]
INFO: [Synth 8-638] synthesizing module 'ce_gen__parameterized0' [/home/vitor.ferreira/Clones/dsp-cores/hdl/modules/ce_gen/ce_gen.vhd:58]
	Parameter g_clk_num bound to: 20 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'ce_gen__parameterized0' (1#1) [/home/vitor.ferreira/Clones/dsp-cores/hdl/modules/ce_gen/ce_gen.vhd:58]
	Parameter g_input_width bound to: 4 - type: integer 
	Parameter g_output_width bound to: 4 - type: integer 
	Parameter g_tgd_width bound to: 4 - type: integer 
	Parameter g_adr_width bound to: 4 - type: integer 
	Parameter g_input_buffer bound to: 4 - type: integer 
	Parameter g_output_buffer bound to: 2 - type: integer 
	Parameter g_ce_core bound to: 5 - type: integer 
	Parameter g_num_iter bound to: 16 - type: integer 
	Parameter g_iter_per_clk bound to: 2 - type: integer 
INFO: [Synth 8-3491] module 'wbs_cordic_iter' declared at '/home/vitor.ferreira/Clones/dsp-cores/hdl/modules/wbs_cordic_iter/wbs_cordic_iter.vhd:47' bound to instance 'cmp_wbs_cordic_iter' of component 'wbs_cordic_iter' [/home/vitor.ferreira/Clones/dsp-cores/hdl/top/artix/wbs_cordic_iter/wbs_cordic_iter_top.vhd:158]
INFO: [Synth 8-638] synthesizing module 'wbs_cordic_iter__parameterized0' [/home/vitor.ferreira/Clones/dsp-cores/hdl/modules/wbs_cordic_iter/wbs_cordic_iter.vhd:72]
	Parameter g_input_width bound to: 4 - type: integer 
	Parameter g_output_width bound to: 4 - type: integer 
	Parameter g_tgd_width bound to: 4 - type: integer 
	Parameter g_adr_width bound to: 4 - type: integer 
	Parameter g_input_buffer bound to: 4 - type: integer 
	Parameter g_output_buffer bound to: 2 - type: integer 
	Parameter g_ce_core bound to: 5 - type: integer 
	Parameter g_num_iter bound to: 16 - type: integer 
	Parameter g_iter_per_clk bound to: 2 - type: integer 
	Parameter g_input_width bound to: 4 - type: integer 
	Parameter g_output_width bound to: 4 - type: integer 
	Parameter g_tgd_width bound to: 4 - type: integer 
	Parameter g_adr_width bound to: 4 - type: integer 
	Parameter g_input_buffer bound to: 4 - type: integer 
	Parameter g_output_buffer bound to: 2 - type: integer 
	Parameter g_ce_core bound to: 5 - type: integer 
INFO: [Synth 8-3491] module 'wb_stream_wrapper' declared at '/home/vitor.ferreira/Clones/dsp-cores/hdl/modules/wbstream/wb_stream_wrapper.vhd:45' bound to instance 'wrapper' of component 'wb_stream_wrapper' [/home/vitor.ferreira/Clones/dsp-cores/hdl/modules/wbs_cordic_iter/wbs_cordic_iter.vhd:207]
INFO: [Synth 8-638] synthesizing module 'wb_stream_wrapper__parameterized0' [/home/vitor.ferreira/Clones/dsp-cores/hdl/modules/wbstream/wb_stream_wrapper.vhd:83]
	Parameter g_input_width bound to: 4 - type: integer 
	Parameter g_output_width bound to: 4 - type: integer 
	Parameter g_tgd_width bound to: 4 - type: integer 
	Parameter g_adr_width bound to: 4 - type: integer 
	Parameter g_input_buffer bound to: 4 - type: integer 
	Parameter g_output_buffer bound to: 2 - type: integer 
	Parameter g_ce_core bound to: 5 - type: integer 
	Parameter g_dat_width bound to: 4 - type: integer 
	Parameter g_adr_width bound to: 4 - type: integer 
	Parameter g_tgd_width bound to: 4 - type: integer 
INFO: [Synth 8-3491] module 'wb_stream_sink' declared at '/home/vitor.ferreira/Clones/dsp-cores/hdl/modules/wbstream/wb_stream_sink.vhd:44' bound to instance 'sink' of component 'wb_stream_sink' [/home/vitor.ferreira/Clones/dsp-cores/hdl/modules/wbstream/wb_stream_wrapper.vhd:241]
INFO: [Synth 8-638] synthesizing module 'wb_stream_sink__parameterized0' [/home/vitor.ferreira/Clones/dsp-cores/hdl/modules/wbstream/wb_stream_sink.vhd:71]
	Parameter g_dat_width bound to: 4 - type: integer 
	Parameter g_adr_width bound to: 4 - type: integer 
	Parameter g_tgd_width bound to: 4 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'wb_stream_sink__parameterized0' (2#1) [/home/vitor.ferreira/Clones/dsp-cores/hdl/modules/wbstream/wb_stream_sink.vhd:71]
	Parameter g_dat_width bound to: 4 - type: integer 
	Parameter g_adr_width bound to: 4 - type: integer 
	Parameter g_tgd_width bound to: 4 - type: integer 
INFO: [Synth 8-3491] module 'wb_stream_source' declared at '/home/vitor.ferreira/Clones/dsp-cores/hdl/modules/wbstream/wb_stream_source.vhd:43' bound to instance 'source' of component 'wb_stream_source' [/home/vitor.ferreira/Clones/dsp-cores/hdl/modules/wbstream/wb_stream_wrapper.vhd:260]
INFO: [Synth 8-638] synthesizing module 'wb_stream_source__parameterized0' [/home/vitor.ferreira/Clones/dsp-cores/hdl/modules/wbstream/wb_stream_source.vhd:70]
	Parameter g_dat_width bound to: 4 - type: integer 
	Parameter g_adr_width bound to: 4 - type: integer 
	Parameter g_tgd_width bound to: 4 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'wb_stream_source__parameterized0' (3#1) [/home/vitor.ferreira/Clones/dsp-cores/hdl/modules/wbstream/wb_stream_source.vhd:70]
INFO: [Synth 8-256] done synthesizing module 'wb_stream_wrapper__parameterized0' (4#1) [/home/vitor.ferreira/Clones/dsp-cores/hdl/modules/wbstream/wb_stream_wrapper.vhd:83]
	Parameter XY_CALC_WID bound to: 8 - type: integer 
	Parameter XY_IN_WID bound to: 2 - type: integer 
	Parameter X_OUT_WID bound to: 2 - type: integer 
	Parameter PH_CALC_WID bound to: 4 - type: integer 
	Parameter PH_OUT_WID bound to: 2 - type: integer 
	Parameter NUM_ITER bound to: 16 - type: integer 
	Parameter ITER_PER_CLK bound to: 2 - type: integer 
	Parameter USE_INREG bound to: 1 - type: bool 
	Parameter USE_CE bound to: 1 - type: bool 
	Parameter ROUNDING bound to: 1 - type: bool 
INFO: [Synth 8-3491] module 'cordic' declared at '/home/vitor.ferreira/Clones/dsp-cores/hdl/modules/cordic_iter/cordic.vhd:92' bound to instance 'cord' of component 'cordic' [/home/vitor.ferreira/Clones/dsp-cores/hdl/modules/wbs_cordic_iter/wbs_cordic_iter.vhd:232]
INFO: [Synth 8-638] synthesizing module 'cordic__parameterized0' [/home/vitor.ferreira/Clones/dsp-cores/hdl/modules/cordic_iter/cordic.vhd:116]
	Parameter XY_CALC_WID bound to: 8 - type: integer 
	Parameter XY_IN_WID bound to: 2 - type: integer 
	Parameter X_OUT_WID bound to: 2 - type: integer 
	Parameter PH_CALC_WID bound to: 4 - type: integer 
	Parameter PH_OUT_WID bound to: 2 - type: integer 
	Parameter NUM_ITER bound to: 16 - type: integer 
	Parameter ITER_PER_CLK bound to: 2 - type: integer 
	Parameter USE_INREG bound to: 1 - type: bool 
	Parameter USE_CE bound to: 1 - type: bool 
	Parameter ROUNDING bound to: 1 - type: bool 
INFO: [Synth 8-638] synthesizing module 'cordic_iter' [/home/vitor.ferreira/Clones/dsp-cores/hdl/modules/cordic_iter/cordic_iter.vhd:55]
	Parameter XY_WID bound to: 8 - type: integer 
	Parameter PH_WID bound to: 4 - type: integer 
	Parameter NUM_LOOPS bound to: 8 - type: integer 
	Parameter TAB_AD_WID bound to: 3 - type: integer 
	Parameter ITER_PER_CLK bound to: 2 - type: integer 
	Parameter TAB_OFFS bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'cordic_iter' (5#1) [/home/vitor.ferreira/Clones/dsp-cores/hdl/modules/cordic_iter/cordic_iter.vhd:55]
INFO: [Synth 8-638] synthesizing module 'cordic_iter__parameterized0' [/home/vitor.ferreira/Clones/dsp-cores/hdl/modules/cordic_iter/cordic_iter.vhd:55]
	Parameter XY_WID bound to: 8 - type: integer 
	Parameter PH_WID bound to: 4 - type: integer 
	Parameter NUM_LOOPS bound to: 8 - type: integer 
	Parameter TAB_AD_WID bound to: 3 - type: integer 
	Parameter ITER_PER_CLK bound to: 2 - type: integer 
	Parameter TAB_OFFS bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'cordic_iter__parameterized0' (5#1) [/home/vitor.ferreira/Clones/dsp-cores/hdl/modules/cordic_iter/cordic_iter.vhd:55]
INFO: [Synth 8-256] done synthesizing module 'cordic__parameterized0' (6#1) [/home/vitor.ferreira/Clones/dsp-cores/hdl/modules/cordic_iter/cordic.vhd:116]
INFO: [Synth 8-256] done synthesizing module 'wbs_cordic_iter__parameterized0' (7#1) [/home/vitor.ferreira/Clones/dsp-cores/hdl/modules/wbs_cordic_iter/wbs_cordic_iter.vhd:72]
INFO: [Synth 8-256] done synthesizing module 'wbs_cordic_iter_top' (8#1) [/home/vitor.ferreira/Clones/dsp-cores/hdl/top/artix/wbs_cordic_iter/wbs_cordic_iter_top.vhd:71]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 925.297 ; gain = 180.977 ; free physical = 4716 ; free virtual = 13752
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 925.297 ; gain = 180.977 ; free physical = 4716 ; free virtual = 13752
---------------------------------------------------------------------------------
Loading clock regions from /opt/Xilinx/Vivado/2014.4/data/parts/xilinx/artix7/artix7/xc7a200t/ClockRegion.xml
Loading clock buffers from /opt/Xilinx/Vivado/2014.4/data/parts/xilinx/artix7/artix7/xc7a200t/ClockBuffers.xml
Loading clock placement rules from /opt/Xilinx/Vivado/2014.4/data/parts/xilinx/artix7/ClockPlacerRules.xml
Loading package pin functions from /opt/Xilinx/Vivado/2014.4/data/parts/xilinx/artix7/PinFunctions.xml...
Loading package from /opt/Xilinx/Vivado/2014.4/data/parts/xilinx/artix7/artix7/xc7a200t/ffg1156/Package.xml
Loading io standards from /opt/Xilinx/Vivado/2014.4/data/./parts/xilinx/artix7/IOStandards.xml
Loading device configuration modes from /opt/Xilinx/Vivado/2014.4/data/parts/xilinx/artix7/ConfigModes.xml
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/vitor.ferreira/Clones/dsp-cores/hdl/syn/artix/wbs_cordic_iter/top.xdc]
Finished Parsing XDC File [/home/vitor.ferreira/Clones/dsp-cores/hdl/syn/artix/wbs_cordic_iter/top.xdc]
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 1254.387 ; gain = 0.000 ; free physical = 4407 ; free virtual = 13443
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 1254.387 ; gain = 510.066 ; free physical = 4407 ; free virtual = 13443
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a200tffg1156-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 1254.387 ; gain = 510.066 ; free physical = 4407 ; free virtual = 13443
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 1254.387 ; gain = 510.066 ; free physical = 4407 ; free virtual = 13443
---------------------------------------------------------------------------------
ROM "ce_counter" won't be mapped to RAM because it is too sparse.
INFO: [Synth 8-4471] merging register 'r_src_stb_o_reg' into 'r_src_cyc_o_reg' [/home/vitor.ferreira/Clones/dsp-cores/hdl/modules/wbstream/wb_stream_source.vhd:107]
ROM "wrapper_to_core_ce_core" won't be mapped to Block RAM because address size (3) smaller than threshold (5) 
INFO: [Synth 8-3537] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the inputs of the operator [/home/vitor.ferreira/Clones/dsp-cores/hdl/modules/cordic_iter/cordic_iter.vhd:131]
INFO: [Synth 8-3537] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the inputs of the operator [/home/vitor.ferreira/Clones/dsp-cores/hdl/modules/cordic_iter/cordic_iter.vhd:135]
INFO: [Synth 8-3537] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the inputs of the operator [/home/vitor.ferreira/Clones/dsp-cores/hdl/modules/cordic_iter/cordic_iter.vhd:139]
INFO: [Synth 8-3537] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the inputs of the operator [/home/vitor.ferreira/Clones/dsp-cores/hdl/modules/cordic_iter/cordic_iter.vhd:131]
INFO: [Synth 8-3537] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the inputs of the operator [/home/vitor.ferreira/Clones/dsp-cores/hdl/modules/cordic_iter/cordic_iter.vhd:135]
INFO: [Synth 8-3537] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the inputs of the operator [/home/vitor.ferreira/Clones/dsp-cores/hdl/modules/cordic_iter/cordic_iter.vhd:139]
INFO: [Synth 8-4471] merging register 'b_busy_o_reg' into 'v_busy_reg' [/home/vitor.ferreira/Clones/dsp-cores/hdl/modules/cordic_iter/cordic.vhd:308]
WARNING: [Synth 8-327] inferring latch for variable 'r_to_source_valid_reg' [/home/vitor.ferreira/Clones/dsp-cores/hdl/modules/wbstream/wb_stream_wrapper.vhd:229]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 1254.387 ; gain = 510.066 ; free physical = 4405 ; free virtual = 13441
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      8 Bit       Adders := 4     
	   2 Input      5 Bit       Adders := 3     
	   3 Input      4 Bit       Adders := 2     
	   2 Input      3 Bit       Adders := 1     
	   2 Input      2 Bit       Adders := 2     
+---Registers : 
	                8 Bit    Registers := 3     
	                5 Bit    Registers := 2     
	                4 Bit    Registers := 16    
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 12    
+---Muxes : 
	   2 Input      8 Bit        Muxes := 6     
	   2 Input      4 Bit        Muxes := 11    
	   2 Input      3 Bit        Muxes := 1     
	   8 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 7     
	   8 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module wbs_cordic_iter_top 
Detailed RTL Component Info : 
Module ce_gen__parameterized0 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 2     
+---Registers : 
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module wb_stream_sink__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 6     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 3     
Module wb_stream_source__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 6     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 5     
Module wb_stream_wrapper__parameterized0 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 2     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module cordic_iter 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      8 Bit       Adders := 2     
	   3 Input      4 Bit       Adders := 1     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 1     
	   8 Input      2 Bit        Muxes := 1     
Module cordic_iter__parameterized0 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      8 Bit       Adders := 2     
	   3 Input      4 Bit       Adders := 1     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 1     
	   8 Input      1 Bit        Muxes := 1     
Module cordic__parameterized0 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
	   2 Input      2 Bit       Adders := 2     
+---Registers : 
	                8 Bit    Registers := 3     
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 2     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 1     
Module wbs_cordic_iter__parameterized0 
Detailed RTL Component Info : 
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 740 (col length:100)
BRAMs: 730 (col length: RAMB18 100 RAMB36 50)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
Start Parallel Synthesis Optimization  : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 1254.387 ; gain = 510.066 ; free physical = 4405 ; free virtual = 13441
---------------------------------------------------------------------------------
Start Cross Boundary Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-3331] design wbs_cordic_iter_top has unconnected port \src_i[ack] 
---------------------------------------------------------------------------------
Finished Cross Boundary Optimization : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 1254.387 ; gain = 510.066 ; free physical = 4405 ; free virtual = 13441
---------------------------------------------------------------------------------
Finished Parallel Reinference  : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 1254.387 ; gain = 510.066 ; free physical = 4405 ; free virtual = 13441

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
WARNING: [Synth 8-3332] Sequential element (\cmp_wbs_cordic_iter/cord/s_x_unrounded_reg[4] ) is unused and will be removed from module wbs_cordic_iter_top.
WARNING: [Synth 8-3332] Sequential element (\cmp_wbs_cordic_iter/cord/s_x_unrounded_reg[3] ) is unused and will be removed from module wbs_cordic_iter_top.
WARNING: [Synth 8-3332] Sequential element (\cmp_wbs_cordic_iter/cord/s_x_unrounded_reg[2] ) is unused and will be removed from module wbs_cordic_iter_top.
WARNING: [Synth 8-3332] Sequential element (\cmp_wbs_cordic_iter/cord/s_x_unrounded_reg[1] ) is unused and will be removed from module wbs_cordic_iter_top.
WARNING: [Synth 8-3332] Sequential element (\cmp_wbs_cordic_iter/cord/s_x_unrounded_reg[0] ) is unused and will be removed from module wbs_cordic_iter_top.
WARNING: [Synth 8-3332] Sequential element (\cmp_wbs_cordic_iter/cord/s_ph_unrounded_reg[0] ) is unused and will be removed from module wbs_cordic_iter_top.
---------------------------------------------------------------------------------
Start Area Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Area Optimization : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 1254.391 ; gain = 510.070 ; free physical = 4405 ; free virtual = 13441
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Area Optimization : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 1254.391 ; gain = 510.070 ; free physical = 4405 ; free virtual = 13441
---------------------------------------------------------------------------------
Finished Parallel Area Optimization  : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 1254.391 ; gain = 510.070 ; free physical = 4405 ; free virtual = 13441

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
Finished Parallel Synthesis Optimization  : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 1254.391 ; gain = 510.070 ; free physical = 4405 ; free virtual = 13441
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:18 ; elapsed = 00:00:18 . Memory (MB): peak = 1254.391 ; gain = 510.070 ; free physical = 4405 ; free virtual = 13440
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:18 ; elapsed = 00:00:18 . Memory (MB): peak = 1254.391 ; gain = 510.070 ; free physical = 4405 ; free virtual = 13440
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:18 ; elapsed = 00:00:18 . Memory (MB): peak = 1254.391 ; gain = 510.070 ; free physical = 4405 ; free virtual = 13440
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:18 ; elapsed = 00:00:18 . Memory (MB): peak = 1254.391 ; gain = 510.070 ; free physical = 4405 ; free virtual = 13440
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:18 ; elapsed = 00:00:18 . Memory (MB): peak = 1254.391 ; gain = 510.070 ; free physical = 4405 ; free virtual = 13440
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:18 ; elapsed = 00:00:18 . Memory (MB): peak = 1254.391 ; gain = 510.070 ; free physical = 4405 ; free virtual = 13440
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     1|
|2     |CARRY4 |     8|
|3     |LUT1   |    10|
|4     |LUT2   |    10|
|5     |LUT3   |    37|
|6     |LUT4   |    16|
|7     |LUT5   |    28|
|8     |LUT6   |    40|
|9     |FDRE   |   111|
|10    |LDCP   |     1|
|11    |IBUF   |    17|
|12    |OBUF   |    16|
+------+-------+------+

Report Instance Areas: 
+------+----------------------+----------------------------------+------+
|      |Instance              |Module                            |Cells |
+------+----------------------+----------------------------------+------+
|1     |top                   |                                  |   295|
|2     |  cmp_ce_gen          |ce_gen__parameterized0            |    15|
|3     |  cmp_wbs_cordic_iter |wbs_cordic_iter__parameterized0   |   244|
|4     |    cord              |cordic__parameterized0            |   139|
|5     |    wrapper           |wb_stream_wrapper__parameterized0 |   105|
|6     |      sink            |wb_stream_sink__parameterized0    |    46|
|7     |      source          |wb_stream_source__parameterized0  |    41|
+------+----------------------+----------------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:18 ; elapsed = 00:00:18 . Memory (MB): peak = 1254.391 ; gain = 510.070 ; free physical = 4405 ; free virtual = 13440
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 8 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:13 ; elapsed = 00:00:13 . Memory (MB): peak = 1254.391 ; gain = 90.242 ; free physical = 4405 ; free virtual = 13440
Synthesis Optimization Complete : Time (s): cpu = 00:00:18 ; elapsed = 00:00:19 . Memory (MB): peak = 1254.391 ; gain = 510.070 ; free physical = 4405 ; free virtual = 13440
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 26 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-140] Inserted 0 IBUFs to IO ports without IO buffers.
INFO: [Opt 31-141] Inserted 0 OBUFs to IO ports without IO buffers.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 1 instances were transformed.
  LDCP => LDCP (GND, LUT3, LUT3, LDCE, VCC): 1 instances

INFO: [Common 17-83] Releasing license: Synthesis
44 Infos, 8 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:18 ; elapsed = 00:00:18 . Memory (MB): peak = 1254.391 ; gain = 419.332 ; free physical = 4405 ; free virtual = 13440
# write_checkpoint -noxdef wbs_cordic_iter_top.dcp
# catch { report_utilization -file wbs_cordic_iter_top_utilization_synth.rpt -pb wbs_cordic_iter_top_utilization_synth.pb }
report_utilization: Time (s): cpu = 00:00:00.10 ; elapsed = 00:00:00.11 . Memory (MB): peak = 1254.391 ; gain = 0.000 ; free physical = 4403 ; free virtual = 13439
INFO: [Common 17-206] Exiting Vivado at Fri Aug 14 18:24:06 2015...
