Jasper Apps 2024.03 FCS 64 bits 2024.03.27 15:42:27 UTC

Any disclosure about the Cadence Design Systems software or its use
model to any third party violates the written Non-Disclosure Agreement
between Cadence Design Systems, Inc. and the customer.

THIS SOFTWARE CONTAINS CONFIDENTIAL INFORMATION AND TRADE SECRETS OF
CADENCE DESIGN SYSTEMS, INC. USE, DISCLOSURE, OR REPRODUCTION IS
PROHIBITED WITHOUT THE PRIOR EXPRESS WRITTEN PERMISSION OF CADENCE
DESIGN SYSTEMS, INC.

Copyright (C) 2000-2024 Cadence Design Systems, Inc. All Rights
Reserved.  Unpublished -- rights reserved under the copyright laws of
the United States.

This product includes software developed by others and redistributed
according to license agreement. See doc/third_party_readme.txt for
further details.

RESTRICTED RIGHTS LEGEND

Use, duplication, or disclosure by the Government is subject to
restrictions as set forth in subparagraph (c) (1) (ii) of the Rights in
Technical Data and Computer Software clause at DFARS 252.227-7013 or
subparagraphs (c) (1) and (2) of Commercial Computer Software -- Restricted
Rights at 48 CFR 52.227-19, as applicable.


                          Cadence Design Systems, Inc.
                          2655 Seely Avenue
                          San Jose, CA 95134
                          Phone: 408.943.1234

For technical assistance visit http://support.cadence.com.

Jasper Apps Analysis Session - /data/vpulav2/Work/Jasper_corrected/communication_controller_100_mb-s_ethernet_mac_layer_switch/eth_receivecontrol/eth_receivecontrol_gpt_3.5_5shot/sessionLogs/session_0

INFO: successfully checked out licenses "jasper_interactive" and "jasper_fao".
INFO: reading configuration file "/home/vpulav2/.config/cadence/jasper.conf".
% 
% 
% # Analyze design under verification files
% set ROOT_PATH ./
./
% set RTL_PATH ${ROOT_PATH}
./
% set PROP_PATH ${ROOT_PATH}
./
% 
% analyze -v2k \
  ${RTL_PATH}/eth_receivecontrol.v
[-- (VERI-1482)] Analyzing Verilog file './/eth_receivecontrol.v'
% 
% # Analyze property files
% analyze -sva \
  ${RTL_PATH}/bindings.sva \
  ${RTL_PATH}/property_gpt_3.5_5shot.sva
[-- (VERI-1482)] Analyzing Verilog file '/tools/Cadence/Jasper/jasper_2024.03/lib/verilog/packages/std/std.sv' into library 'std'
[-- (VERI-1482)] Analyzing Verilog file './/bindings.sva'
[-- (VERI-1482)] Analyzing Verilog file './/property_gpt_3.5_5shot.sva'
% 
% # Elaborate design and properties
% elaborate -top eth_receivecontrol
INFO (ISW003): Top module name is "eth_receivecontrol".
[INFO (HIER-8002)] .//eth_receivecontrol.v(437): Disabling old hierarchical reference handler
[INFO (VERI-1018)] .//property_gpt_3.5_5shot.sva(1): compiling module 'i_eth_receivecontrol'
[INFO (VERI-1018)] .//eth_receivecontrol.v(80): compiling module 'eth_receivecontrol'
INFO (INL208): Elaboration synthesis summary:
  Number of synthesized netlists          3 (1 packages)
  Single run mode                         On
  Pipeline                                On (2 pipelined netlists)
  Late hierarchical reference connection  On
  Number of analyzed Verilog modules      3 (3 synthesized)
  Number of analyzed VHDL entities        0 (0 synthesized)
INFO (INL003): Clearing all state information (assumes, stopats, and so forth).
eth_receivecontrol
[<embedded>] % 
[<embedded>] % # Set up Clocks and Resets
[<embedded>] % clock MRxClk
[<embedded>] % reset RxReset
INFO (IPM031): Clearing proof results of all properties.
INFO (IRS006): Current reset condition is "RxReset".
[<embedded>] % 
[<embedded>] % # Get design information to check general complexity
[<embedded>] % get_design_info
Statistics [for instance "eth_receivecontrol"]
---------------------------
# Flops:         16 (72) (0 property flop bits)
# Latches:       0 (0)
# Gates:         532 (1214)
# Nets:          630
# Ports:         24
# RTL Lines:     422
# RTL Instances: 2
# Embedded Assumptions: 0
# Embedded Assertions:  31
# Embedded Covers:      31
72
[<embedded>] % 
[<embedded>] % # Prove properties
[<embedded>] % prove -all
Ncustom1: Custom engine code is hT3Ng7hPPfiYQOTDZ3qhYOwGAM51eA+J/FjkM5shLioAsqhgLR4Ft+O1BuKG6ilQ83B9tLXSl+CwjiTMAQA
Bcustom2: Custom engine code is hT3Nm7hPr1Vp3Di1Ra2USNIGL4JypRnLKLAdF6JAyuavO2JfGCiY9OZJhcAcOUnLx5xwNdhILGrAWX9s+z2WDkKwNR7tAfClBEjRFVQeq6DU54boFgEA
AMcustom3: Custom engine code is hT3Ng7hP/feYQOTDZ3qhYOwGAM51eA+J/FjkM5shLioAsqhgLR4Ft+O1BuKG6ilQ83B9tLXSmmqwm7g9AQA
Mpcustom4: Custom engine code is hT3NZbhP9fmY2AbBQnsjfOxn6c+6e6yL+/e8fZFmaQrnlgEA
INFO (IPF036): Starting proof on task: "<embedded>", 62 properties to prove with 0 already proven/unreachable
INFO (IRS029): Starting reset analysis: phase 1 of 4.
INFO (IRS030): Running reset analysis: phase 2 of 4.
INFO (IRS031): Running reset analysis: phase 3 of 4.
INFO (IRS020): Starting the reset analysis simulation with a limit of 100 iterations (phase 4 of 4).
INFO (IRS024): Reset iterations 0 to 3 analyzed.
INFO (IRS018): Reset analysis simulation executed for 2 iterations. Assigned values for 69 of 72 design flops, 0 of 0 design latches, 62 of 62 internal elements.
WARNING (WRS031): 3 of 72 design flop(s) with asynchronous reset condition, but not reset. Run "get_reset_info -x_value -with_reset_pin" to get a list of such flops.
INFO (IRS039): Reset analysis complete.
INFO (IPF031): Settings used for proof thread 0:
    orchestration                 = on
    time_limit                    = 86400s
    per_property_time_limit       = 1s * 10 ^ scan
    engine_mode                   = auto
    proofgrid_per_engine_max_jobs = 1
    max engine jobs               = auto
    proofgrid_mode                = local
    proofgrid_restarts            = 10
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.PRE: The property "eth_receivecontrol.v_eth_receivecontrol._assert_1" was proven in 0.00 s.
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.PRE: The property "eth_receivecontrol.v_eth_receivecontrol._assert_2" was proven in 0.00 s.
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.PRE: The property "eth_receivecontrol.v_eth_receivecontrol._assert_3" was proven in 0.00 s.
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.PRE: The property "eth_receivecontrol.v_eth_receivecontrol._assert_4" was proven in 0.00 s.
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.PRE: The property "eth_receivecontrol.v_eth_receivecontrol._assert_5" was proven in 0.00 s.
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.PRE: The property "eth_receivecontrol.v_eth_receivecontrol._assert_6" was proven in 0.00 s.
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.PRE: The property "eth_receivecontrol.v_eth_receivecontrol._assert_8" was proven in 0.00 s.
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.PRE: The property "eth_receivecontrol.v_eth_receivecontrol._assert_10" was proven in 0.00 s.
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.PRE: The property "eth_receivecontrol.v_eth_receivecontrol._assert_14" was proven in 0.00 s.
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.PRE: The property "eth_receivecontrol.v_eth_receivecontrol._assert_16" was proven in 0.00 s.
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.PRE: The property "eth_receivecontrol.v_eth_receivecontrol._assert_20" was proven in 0.00 s.
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.PRE: The property "eth_receivecontrol.v_eth_receivecontrol._assert_22" was proven in 0.00 s.
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.PRE: The property "eth_receivecontrol.v_eth_receivecontrol._assert_23" was proven in 0.00 s.
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.PRE: The property "eth_receivecontrol.v_eth_receivecontrol._assert_26" was proven in 0.00 s.
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.PRE: The property "eth_receivecontrol.v_eth_receivecontrol._assert_27" was proven in 0.00 s.
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF051): 0.0.PRE: The cover property "eth_receivecontrol.v_eth_receivecontrol._assert_27:precondition1" was proven unreachable in 0.00 s.
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.PRE: The property "eth_receivecontrol.v_eth_receivecontrol._assert_29" was proven in 0.00 s.
0: Found proofs for 17 properties in preprocessing
0: Using multistage preprocessing
0: Starting reduce
AMcustom5: Custom engine code is hT3N1rhP11/52HrFRS21ROp2LOjVTgPvT8L8BGXHgLhaIuqtT4nARFjUqrBL+7pLmaTOzBepZW/Jm8SSrHDybSQtoNiO3y43wk+dEoWlsZizu97Fih6O6lPVG/LpWP5SsUPwlGagLNa1FKEFvwVXyX7//8prySbvSxIHXr5er+z4RAEA
Ncustom6: Custom engine code is hT3OXrhPByJp3TrFSTLhUmMH4KVtJgmTCnNDF46yMXOKY48m4LS5nE7yBzFjA7kDuwO/GhGUpEPiky3p3wmPn3dJZHxFMsafSoObRzSC+tn7sEY0WbTdZ/FV4hL3MYH/b1CIUvXSWR4wqEoVLsmMOD4xIPT4lI1LO6ZCO7PnnWQuLwetnvKlrXx6wCW/A+x+enqslg1YPobi4wEF/EvbzOvcTYdJvl2s4H2yZg2b2ofAVN5WvhWk1HoBAA
ADcustom7: Custom engine code is hT3Nv7hPv1752HrFRa2kROx2f/ECJeZB2AZsLdlO8VwmIuqtT4nIDFXclhg+O+o+DMmQCekbheGk0kK28laA9gaOFDXsQp29J3X615HY1IPHJWd6FUFvCHjO+p1k652b5JJvZlShNpGlGSXAiQe/mEAj6tEBAA
Tricustom8: Custom engine code is hT3Nu7hPt1752DvFRa0kNDiyIV97VyejwM9C/jCLJjdPvusZONHY42VYUy0Q1ZotnhcVtNc56tJ5wbxv6V2+XpdsaSlHck5vfnbYjdwj1OECy9U+7oSQ0SZE3g5ayD+Phuh4odCJTjeKa2k4elM9ldQfkAEA
Gcustom9: Custom engine code is hT3NibhPDfeYQADBZnYcglOvK9Pfd7EOeniIqP8jNsyIqInncipMGcUXqAadachREE9F2PwhBUZUNw5kHnd4JdXkamORRgEA
C2custom10: Custom engine code is hT3NirhPjfWYQADBZnYcglOvK9Pfd7EOeniIqP8jNsyIqInncgkrYMMXCYbdK0dUjZIF9d4cJ0rHoBDjwVLBKuG86XYVV00BAA
AGcustom11: Custom engine code is hT3NirhP/fmYQADBZnYcglOvK9Pfd7EOeniIqP8jNsyIqInnckcwYMMXCYbdK0dUjZIF9d4cJ0rHoBDjwVLBKuHEZnZByh0BAA
Bcustom12: Custom engine code is hT3NjrhPDfiYQADBZnYcglOvK9PfWxFtenjIyBqfrgr7if/jL/yPOuK1BAflEcW0DxNH2eDIoezN2gxlQFg81RZtiWXh7aiTAidvAQA
Ncustom13: Custom engine code is hT3NR7hPByFp3TrFSTLhUmMH4KWtJglTyV/c51BHEeZWamnJv767nE6PCak26bd3gf3XGN3rIRheufhDieCJQVISo+gNYUKhiUedBKGtsP/a18svAnlMJZudHxDFwK5ufsyoxsIyiAeSY2oi3tEuoDHr5gw42DFKAG3PqO3CEsl8Azzdt3pl5nGA1Ifv2H02eYsFzWb/nfp8PMb3F0krE/EgBcm8TD9Div8BAA
Tricustom14: Custom engine code is hT3Nu7hP3fiYQADBZnYcglNHp9bfd7EOeniIqP/ji8sGLQu8yhsFO+wxJ+O+R0bU8g/IewXFomyos+viQnWc2xYNYmMqpo3i40O7DaZR7qfp4YqNx26KRvQ/qx0BAA
0: Finished reduce in 0s
0.0.PRE: Performing Proof Simplification...
0.0.N: clocks: 2, declared: 1, looping: 0, posedge: 1, negedge: 0, noedge: 1, bothedge: 0
0.0.N: Clocks that will never have a posedge: MTxClk [v136], 
0.0.N: Proof Simplification Iteration 1	[0.00 s]
0.0.PRE: A trace with 1 cycles was found. [0.00 s]
INFO (IPF055): 0.0.PRE: A counterexample (cex) with 1 cycles was found for the property "eth_receivecontrol.v_eth_receivecontrol._assert_17" in 0.00 s.
INFO (IPF047): 0.0.PRE: The cover property "eth_receivecontrol.v_eth_receivecontrol._assert_17:precondition1" was covered in 1 cycles in 0.00 s.
INFO (IPF047): 0.0.PRE: The cover property "eth_receivecontrol.v_eth_receivecontrol._assert_23:precondition1" was covered in 1 cycles in 0.00 s.
INFO (IPF055): 0.0.PRE: A counterexample (cex) with 1 cycles was found for the property "eth_receivecontrol.v_eth_receivecontrol._assert_30" in 0.00 s.
INFO (IPF047): 0.0.PRE: The cover property "eth_receivecontrol.v_eth_receivecontrol._assert_30:precondition1" was covered in 1 cycles in 0.00 s.
0.0.N: Proof Simplification Iteration 2	[0.01 s]
0.0.N: Proof Simplification Iteration 3	[0.02 s]
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.PRE: The property ":noDeadEnd" was proven in 0.00 s.
    Use check_assumptions -show -dead_end to show this property in the property table.
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.PRE: The property ":noConflict" was proven in 0.00 s.
    Use check_assumptions -show to show this property in the property table.
INFO (IPF047): 0.0.PRE: The cover property ":live" was covered in 1 cycles in 0.00 s.
    Use check_assumptions -show -live to show this property in the property table.
0.0.PRE: Proof Simplification completed in 0.02 s
0.0.N: Identified and disabled 7 duplicated targets.
0: About to start ProofGrid in its own thread with a limit of 10000 pending notifications and a limit of 10 traces.
0: =============================== ProofGrid start ===============================
0: ProofGrid usable level: 37
0: Initial ProofGrid level: 1
0: ProofGrid is starting event handling
0.0.N: pal-achieve-06: "AlmaLinux 8.9 (Midnight Oncilla)" is an unsupported operating system.
0.0.Hp: pal-achieve-06: "AlmaLinux 8.9 (Midnight Oncilla)" is an unsupported operating system.
0.0.N: Proofgrid shell started at 938958@pal-achieve-06(local) jg_938725_pal-achieve-06_1
0.0.Hp: Proofgrid shell started at 938959@pal-achieve-06(local) jg_938725_pal-achieve-06_1
0.0.N: clocks: 1, declared: 1, looping: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.0.N: Next scan (0) will use per property time limit: 1s * 10 ^ 0 = 1s
0.0.N: Starting proof for property "eth_receivecontrol.v_eth_receivecontrol._assert_1:precondition1"	[0.00 s].
0.0.N: Trace Attempt  1	[0.00 s]
0.0.N: A max_length bound was found. The shortest trace is no longer than 1024 cycles. [0.00 s]
INFO (IPF008): 0.0.N: A max_length bound of 1024 was found for the property "eth_receivecontrol.v_eth_receivecontrol._assert_1:precondition1" in 0.00 s.
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: A trace with 2 cycles was found. [0.00 s]
INFO (IPF047): 0.0.N: The cover property "eth_receivecontrol.v_eth_receivecontrol._assert_1:precondition1" was covered in 2 cycles in 0.00 s.
INFO (IPF047): 0.0.N: The cover property "eth_receivecontrol.v_eth_receivecontrol._assert_2:precondition1" was covered in 2 cycles in 0.00 s by the incidental trace "eth_receivecontrol.v_eth_receivecontrol._assert_1:precondition1".
INFO (IPF047): 0.0.N: The cover property "eth_receivecontrol.v_eth_receivecontrol._assert_3:precondition1" was covered in 2 cycles in 0.00 s by the incidental trace "eth_receivecontrol.v_eth_receivecontrol._assert_1:precondition1".
INFO (IPF047): 0.0.N: The cover property "eth_receivecontrol.v_eth_receivecontrol._assert_4:precondition1" was covered in 2 cycles in 0.00 s by the incidental trace "eth_receivecontrol.v_eth_receivecontrol._assert_1:precondition1".
INFO (IPF047): 0.0.N: The cover property "eth_receivecontrol.v_eth_receivecontrol._assert_5:precondition1" was covered in 2 cycles in 0.00 s by the incidental trace "eth_receivecontrol.v_eth_receivecontrol._assert_1:precondition1".
INFO (IPF047): 0.0.N: The cover property "eth_receivecontrol.v_eth_receivecontrol._assert_6:precondition1" was covered in 2 cycles in 0.00 s by the incidental trace "eth_receivecontrol.v_eth_receivecontrol._assert_1:precondition1".
INFO (IPF047): 0.0.N: The cover property "eth_receivecontrol.v_eth_receivecontrol._assert_16:precondition1" was covered in 1 cycles in 0.00 s by the incidental trace "eth_receivecontrol.v_eth_receivecontrol._assert_1:precondition1".
INFO (IPF055): 0.0.N: A counterexample (cex) with 1 cycles was found for the property "eth_receivecontrol.v_eth_receivecontrol._assert_18" in 0.00 s by the incidental trace "eth_receivecontrol.v_eth_receivecontrol._assert_1:precondition1".
INFO (IPF055): 0.0.N: A counterexample (cex) with 1 cycles was found for the property "eth_receivecontrol.v_eth_receivecontrol._assert_24" in 0.00 s by the incidental trace "eth_receivecontrol.v_eth_receivecontrol._assert_1:precondition1".
INFO (IPF047): 0.0.N: The cover property "eth_receivecontrol.v_eth_receivecontrol._assert_24:precondition1" was covered in 1 cycles in 0.00 s by the incidental trace "eth_receivecontrol.v_eth_receivecontrol._assert_1:precondition1".
INFO (IPF047): 0.0.N: The cover property "eth_receivecontrol.v_eth_receivecontrol._assert_18:precondition1" was covered in 1 cycles in 0.00 s by the incidental trace "eth_receivecontrol.v_eth_receivecontrol._assert_1:precondition1".
0.0.N: Stopped processing property "eth_receivecontrol.v_eth_receivecontrol._assert_1:precondition1"	[0.00 s].
0.0.Hp: clocks: 1, declared: 1, looping: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.0.Hp: Trace Attempt  1	[0.00 s]
0.0.N: Starting proof for property "eth_receivecontrol.v_eth_receivecontrol._assert_7"	[0.00 s].
0: ProofGrid usable level: 27
0.0.N: Trace Attempt  1	[0.00 s]
0.0.N: A max_length bound was found. The shortest trace is no longer than 1024 cycles. [0.00 s]
INFO (IPF008): 0.0.N: A max_length bound of 1024 was found for the property "eth_receivecontrol.v_eth_receivecontrol._assert_7" in 0.02 s.
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  4	[0.00 s]
0.0.N: Trace Attempt  5	[0.00 s]
0.0.N: Trace Attempt  5	[0.00 s]
0.0.N: Trace Attempt 13	[0.00 s]
0.0.N: A trace with 13 cycles was found. [0.00 s]
INFO (IPF055): 0.0.N: A counterexample (cex) with 13 cycles was found for the property "eth_receivecontrol.v_eth_receivecontrol._assert_7" in 0.02 s.
INFO (IPF047): 0.0.N: The cover property "eth_receivecontrol.v_eth_receivecontrol._assert_7:precondition1" was covered in 13 cycles in 0.02 s by the incidental trace "eth_receivecontrol.v_eth_receivecontrol._assert_7".
0.0.N: Stopped processing property "eth_receivecontrol.v_eth_receivecontrol._assert_7"	[0.02 s].
0.0.N: Starting proof for property "eth_receivecontrol.v_eth_receivecontrol._assert_8:precondition1"	[0.00 s].
0: ProofGrid usable level: 25
0.0.N: Trace Attempt  1	[0.00 s]
0.0.N: A max_length bound was found. The shortest trace is no longer than 1024 cycles. [0.00 s]
INFO (IPF008): 0.0.N: A max_length bound of 1024 was found for the property "eth_receivecontrol.v_eth_receivecontrol._assert_8:precondition1" in 0.03 s.
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  4	[0.00 s]
0.0.N: Trace Attempt  5	[0.00 s]
0.0.N: Trace Attempt 14	[0.00 s]
0.0.N: A trace with 14 cycles was found. [0.00 s]
INFO (IPF047): 0.0.N: The cover property "eth_receivecontrol.v_eth_receivecontrol._assert_8:precondition1" was covered in 14 cycles in 0.03 s.
0.0.N: Stopped processing property "eth_receivecontrol.v_eth_receivecontrol._assert_8:precondition1"	[0.03 s].
0.0.Hp: Trace Attempt  2	[0.05 s]
0.0.N: Starting proof for property "eth_receivecontrol.v_eth_receivecontrol._assert_9"	[0.00 s].
0.0.N: Trace Attempt  1	[0.00 s]
0.0.N: A max_length bound was found. The shortest trace is no longer than 1024 cycles. [0.00 s]
INFO (IPF008): 0.0.N: A max_length bound of 1024 was found for the property "eth_receivecontrol.v_eth_receivecontrol._assert_9" in 0.00 s.
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  4	[0.00 s]
0.0.N: Trace Attempt  5	[0.00 s]
0.0.N: Trace Attempt  5	[0.00 s]
0.0.N: Trace Attempt 15	[0.00 s]
0.0.N: A trace with 15 cycles was found. [0.00 s]
INFO (IPF055): 0.0.N: A counterexample (cex) with 15 cycles was found for the property "eth_receivecontrol.v_eth_receivecontrol._assert_9" in 0.00 s.
INFO (IPF047): 0.0.N: The cover property "eth_receivecontrol.v_eth_receivecontrol._assert_9:precondition1" was covered in 15 cycles in 0.00 s by the incidental trace "eth_receivecontrol.v_eth_receivecontrol._assert_9".
0.0.N: Stopped processing property "eth_receivecontrol.v_eth_receivecontrol._assert_9"	[0.00 s].
0.0.Bm: pal-achieve-06: "AlmaLinux 8.9 (Midnight Oncilla)" is an unsupported operating system.
0.0.N: Starting proof for property "eth_receivecontrol.v_eth_receivecontrol._assert_10:precondition1"	[0.00 s].
0.0.N: Trace Attempt  1	[0.00 s]
0.0.N: A max_length bound was found. The shortest trace is no longer than 1024 cycles. [0.00 s]
INFO (IPF008): 0.0.N: A max_length bound of 1024 was found for the property "eth_receivecontrol.v_eth_receivecontrol._assert_10:precondition1" in 0.00 s.
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  4	[0.00 s]
0.0.N: Trace Attempt  5	[0.00 s]
0.0.N: Trace Attempt 16	[0.00 s]
0.0.N: A trace with 16 cycles was found. [0.00 s]
INFO (IPF047): 0.0.N: The cover property "eth_receivecontrol.v_eth_receivecontrol._assert_10:precondition1" was covered in 16 cycles in 0.00 s.
0.0.N: Stopped processing property "eth_receivecontrol.v_eth_receivecontrol._assert_10:precondition1"	[0.00 s].
0.0.N: Starting proof for property "eth_receivecontrol.v_eth_receivecontrol._assert_11"	[0.00 s].
0.0.N: Trace Attempt  1	[0.00 s]
0.0.N: A max_length bound was found. The shortest trace is no longer than 8192 cycles. [0.00 s]
INFO (IPF008): 0.0.N: A max_length bound of 8192 was found for the property "eth_receivecontrol.v_eth_receivecontrol._assert_11" in 0.00 s.
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  4	[0.00 s]
0.0.N: Trace Attempt  5	[0.00 s]
0.0.N: Trace Attempt  5	[0.00 s]
0.0.N: Trace Attempt  1	[0.00 s]
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  5	[0.00 s]
0.0.Bm: Proofgrid shell started at 938986@pal-achieve-06(local) jg_938725_pal-achieve-06_1
0.0.N: Trace Attempt 17	[0.03 s]
0.0.N: A trace with 17 cycles was found. [0.03 s]
INFO (IPF055): 0.0.N: A counterexample (cex) with 17 cycles was found for the property "eth_receivecontrol.v_eth_receivecontrol._assert_11" in 0.03 s.
INFO (IPF047): 0.0.N: The cover property "eth_receivecontrol.v_eth_receivecontrol._assert_11:precondition1" was covered in 17 cycles in 0.03 s by the incidental trace "eth_receivecontrol.v_eth_receivecontrol._assert_11".
INFO (IPF055): 0.0.N: A counterexample (cex) with 17 cycles was found for the property "eth_receivecontrol.v_eth_receivecontrol._assert_12" in 0.03 s by the incidental trace "eth_receivecontrol.v_eth_receivecontrol._assert_11".
INFO (IPF047): 0.0.N: The cover property "eth_receivecontrol.v_eth_receivecontrol._assert_12:precondition1" was covered in 17 cycles in 0.03 s by the incidental trace "eth_receivecontrol.v_eth_receivecontrol._assert_11".
INFO (IPF055): 0.0.N: A counterexample (cex) with 17 cycles was found for the property "eth_receivecontrol.v_eth_receivecontrol._assert_31" in 0.03 s by the incidental trace "eth_receivecontrol.v_eth_receivecontrol._assert_11".
INFO (IPF047): 0.0.N: The cover property "eth_receivecontrol.v_eth_receivecontrol._assert_31:precondition1" was covered in 17 cycles in 0.03 s by the incidental trace "eth_receivecontrol.v_eth_receivecontrol._assert_11".
0.0.N: Stopped processing property "eth_receivecontrol.v_eth_receivecontrol._assert_11"	[0.03 s].
0.0.Bm: clocks: 1, declared: 1, looping: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.0.Bm: Trace Attempt  1	[0.00 s]
0.0.Bm: Trace Attempt  2	[0.00 s]
0.0.Bm: Trace Attempt  3	[0.00 s]
0.0.Bm: Trace Attempt  4	[0.00 s]
0.0.Bm: Trace Attempt  5	[0.00 s]
0.0.N: Starting proof for property "eth_receivecontrol.v_eth_receivecontrol._assert_13"	[0.00 s].
0.0.N: Trace Attempt  1	[0.00 s]
0.0.N: A max_length bound was found. The shortest trace is no longer than 131072 cycles. [0.00 s]
INFO (IPF008): 0.0.N: A max_length bound of 131072 was found for the property "eth_receivecontrol.v_eth_receivecontrol._assert_13" in 0.00 s.
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  4	[0.00 s]
0.0.N: Trace Attempt  5	[0.00 s]
0.0.N: Trace Attempt  1	[0.00 s]
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  4	[0.00 s]
0.0.N: Trace Attempt 18	[0.01 s]
0.0.N: A trace with 18 cycles was found. [0.02 s]
INFO (IPF055): 0.0.N: A counterexample (cex) with 18 cycles was found for the property "eth_receivecontrol.v_eth_receivecontrol._assert_13" in 0.00 s.
INFO (IPF047): 0.0.N: The cover property "eth_receivecontrol.v_eth_receivecontrol._assert_13:precondition1" was covered in 18 cycles in 0.00 s by the incidental trace "eth_receivecontrol.v_eth_receivecontrol._assert_13".
0.0.N: Stopped processing property "eth_receivecontrol.v_eth_receivecontrol._assert_13"	[0.00 s].
0.0.Bm: Trace Attempt 18	[0.02 s]
0.0.Bm: A trace with 18 cycles was found. [0.04 s]
INFO (IPF055): 0.0.Bm: A counterexample (cex) with 18 cycles was found for the property "eth_receivecontrol.v_eth_receivecontrol._assert_19" in 0.01 s.
INFO (IPF047): 0.0.Bm: The cover property "eth_receivecontrol.v_eth_receivecontrol._assert_19:precondition1" was covered in 18 cycles in 0.01 s.
0.0.Bm: A trace with 18 cycles was found. [0.04 s]
INFO (IPF055): 0.0.Bm: A counterexample (cex) with 18 cycles was found for the property "eth_receivecontrol.v_eth_receivecontrol._assert_21" in 0.01 s.
INFO (IPF047): 0.0.Bm: The cover property "eth_receivecontrol.v_eth_receivecontrol._assert_21:precondition1" was covered in 18 cycles in 0.01 s.
0.0.N: Starting proof for property "eth_receivecontrol.v_eth_receivecontrol._assert_14:precondition1"	[0.00 s].
0.0.N: Trace Attempt  1	[0.00 s]
0.0.N: A max_length bound was found. The shortest trace is no longer than 512 cycles. [0.00 s]
INFO (IPF008): 0.0.N: A max_length bound of 512 was found for the property "eth_receivecontrol.v_eth_receivecontrol._assert_14:precondition1" in 0.00 s.
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  4	[0.00 s]
0.0.N: Trace Attempt  5	[0.00 s]
0.0.N: Trace Attempt 19	[0.00 s]
0.0.N: A trace with 19 cycles was found. [0.01 s]
INFO (IPF047): 0.0.N: The cover property "eth_receivecontrol.v_eth_receivecontrol._assert_14:precondition1" was covered in 19 cycles in 0.00 s.
0.0.N: Stopped processing property "eth_receivecontrol.v_eth_receivecontrol._assert_14:precondition1"	[0.00 s].
0.0.Bm: Trace Attempt 19	[0.04 s]
0.0.Bm: A trace with 19 cycles was found. [0.04 s]
INFO (IPF055): 0.0.Bm: A counterexample (cex) with 19 cycles was found for the property "eth_receivecontrol.v_eth_receivecontrol._assert_15" in 0.02 s.
INFO (IPF047): 0.0.Bm: The cover property "eth_receivecontrol.v_eth_receivecontrol._assert_15:precondition1" was covered in 19 cycles in 0.02 s.
0.0.N: Starting proof for property "eth_receivecontrol.v_eth_receivecontrol._assert_20:precondition1"	[0.00 s].
0.0.N: Starting proof for property "eth_receivecontrol.v_eth_receivecontrol._assert_22:precondition1"	[0.00 s].
0.0.N: Trace Attempt  1	[0.00 s]
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  4	[0.00 s]
0.0.N: Trace Attempt  5	[0.00 s]
0.0.N: Trace Attempt  5	[0.00 s]
0.0.Bm: Trace Attempt 21	[0.04 s]
0.0.Bm: A trace with 21 cycles was found. [0.04 s]
INFO (IPF055): 0.0.Bm: A counterexample (cex) with 21 cycles was found for the property "eth_receivecontrol.v_eth_receivecontrol._assert_25" in 0.03 s.
INFO (IPF047): 0.0.Bm: The cover property "eth_receivecontrol.v_eth_receivecontrol._assert_25:precondition1" was covered in 21 cycles in 0.03 s.
0.0.Bm: Trace Attempt 22	[0.04 s]
0.0.Bm: A trace with 22 cycles was found. [0.04 s]
INFO (IPF047): 0.0.Bm: The cover property "eth_receivecontrol.v_eth_receivecontrol._assert_26:precondition1" was covered in 22 cycles in 0.03 s.
INFO (IPF055): 0.0.Bm: A counterexample (cex) with 22 cycles was found for the property "eth_receivecontrol.v_eth_receivecontrol._assert_28" in 0.03 s.
INFO (IPF047): 0.0.Bm: The cover property "eth_receivecontrol.v_eth_receivecontrol._assert_28:precondition1" was covered in 22 cycles in 0.03 s.
0.0.N: Trace Attempt  1	[0.01 s]
0.0.N: Trace Attempt  2	[0.01 s]
0.0.N: Trace Attempt  3	[0.02 s]
0.0.Mpcustom4: pal-achieve-06: "AlmaLinux 8.9 (Midnight Oncilla)" is an unsupported operating system.
0.0.N: Trace Attempt  1	[0.12 s]
0.0.N: Trace Attempt  2	[0.12 s]
0.0.N: Trace Attempt  3	[0.13 s]
0.0.Ht: pal-achieve-06: "AlmaLinux 8.9 (Midnight Oncilla)" is an unsupported operating system.
0.0.Mpcustom4: Proofgrid shell started at 938990@pal-achieve-06(local) jg_938725_pal-achieve-06_1
0.0.Mpcustom4: clocks: 1, declared: 1, looping: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.0.Mpcustom4: Trace Attempt  1	[0.01 s]
0.0.Mpcustom4: Trace Attempt  2	[0.01 s]
0.0.Mpcustom4: Trace Attempt  3	[0.02 s]
0.0.Mpcustom4: Trace Attempt  3	[0.02 s]
0.0.Mpcustom4: Trace Attempt  3	[0.03 s]
0.0.Mpcustom4: Trace Attempt  3	[0.03 s]
0.0.Mpcustom4: Trace Attempt  4	[0.03 s]
0.0.Mpcustom4: Trace Attempt  5	[0.03 s]
0.0.Ht: Proofgrid shell started at 938977@pal-achieve-06(local) jg_938725_pal-achieve-06_1
0.0.Oh: pal-achieve-06: "AlmaLinux 8.9 (Midnight Oncilla)" is an unsupported operating system.
0: Running jobs with 5 threads on "pal-achieve-06" with 4 cores.
0: Running jobs with 5 threads on "pal-achieve-06" with 4 cores.
0.0.Ht: clocks: 1, declared: 1, looping: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.0.Ht: Trace Attempt  1	[0.02 s]
0.0.Ht: Trace Attempt  2	[0.02 s]
0.0.Ht: Trace Attempt  3	[0.02 s]
0.0.Ht: Trace Attempt  4	[0.02 s]
0.0.Ht: Trace Attempt  5	[0.02 s]
0.0.L: pal-achieve-06: "AlmaLinux 8.9 (Midnight Oncilla)" is an unsupported operating system.
0.0.B: pal-achieve-06: "AlmaLinux 8.9 (Midnight Oncilla)" is an unsupported operating system.
0.0.Oh: Proofgrid shell started at 938991@pal-achieve-06(local) jg_938725_pal-achieve-06_1
0: Running jobs with 6 threads on "pal-achieve-06" with 4 cores.
0: Running jobs with 6 threads on "pal-achieve-06" with 4 cores.
0.0.Oh: clocks: 1, declared: 1, looping: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.0.Oh: bwd trail(1): 1 0.00266987s
0.0.Oh: All properties either determined or skipped. [0.00 s]
0: ProofGrid usable level: 2
0.0.Oh: Exited with Success (@ 0.55 s)
0: ProofGrid usable level: 2
0.0.AM: pal-achieve-06: "AlmaLinux 8.9 (Midnight Oncilla)" is an unsupported operating system.
0.0.B: Proofgrid shell started at 938993@pal-achieve-06(local) jg_938725_pal-achieve-06_1
0: Running jobs with 6 threads on "pal-achieve-06" with 4 cores.
0: Running jobs with 6 threads on "pal-achieve-06" with 4 cores.
0.0.B: clocks: 1, declared: 1, looping: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.0.B: Next scan (0) will use per property time limit: 1s * 10 ^ 0 = 1s
0.0.B: Starting proof for property "eth_receivecontrol.v_eth_receivecontrol._assert_20:precondition1"	[0.00 s].
0.0.B: Starting proof for property "eth_receivecontrol.v_eth_receivecontrol._assert_22:precondition1"	[0.00 s].
0.0.B: Trace Attempt  1	[0.00 s]
0.0.B: Trace Attempt  2	[0.00 s]
0.0.B: Trace Attempt  3	[0.00 s]
0.0.B: Trace Attempt  4	[0.00 s]
0.0.B: Trace Attempt  5	[0.00 s]
0.0.L: Proofgrid shell started at 938992@pal-achieve-06(local) jg_938725_pal-achieve-06_1
0: Running jobs with 7 threads on "pal-achieve-06" with 4 cores.
0: Running jobs with 7 threads on "pal-achieve-06" with 4 cores.
0.0.AM: Proofgrid shell started at 938994@pal-achieve-06(local) jg_938725_pal-achieve-06_1
0.0.L: clocks: 1, declared: 1, looping: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.0.L: Using trace diversification with seed 1 (0.05)
0.0.L: Using LRU state removal heuristic
0: Running jobs with 8 threads on "pal-achieve-06" with 4 cores.
0: Running jobs with 8 threads on "pal-achieve-06" with 4 cores.
0.0.L: Using states from traces to { (reset) }
0.0.L: Trace Attempt  3	[0.01 s]
0.0.L: Using states from traces to { eth_receivecontrol.v_eth_receivecontrol._assert_1:precondition1 (2) }
0.0.L: Trace Attempt  3	[0.01 s]
0.0.L: Using states from traces to { eth_receivecontrol.v_eth_receivecontrol._assert_4:precondition1 (3) }
0.0.L: Trace Attempt  3	[0.02 s]
0.0.L: Using states from traces to { eth_receivecontrol.v_eth_receivecontrol._assert_5:precondition1 (4) }
0.0.L: Trace Attempt  3	[0.02 s]
0.0.L: Using states from traces to { eth_receivecontrol.v_eth_receivecontrol._assert_6:precondition1 (5) }
0.0.L: Trace Attempt  3	[0.02 s]
0.0.L: Using states from traces to { eth_receivecontrol.v_eth_receivecontrol._assert_3:precondition1 (6) }
0.0.L: Trace Attempt  3	[0.02 s]
0.0.AM: clocks: 1, declared: 1, looping: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.0.AM: Next scan (0) will use per property time limit: 1s * 10 ^ 0 = 1s
0.0.AM: Starting proof for property "eth_receivecontrol.v_eth_receivecontrol._assert_20:precondition1"	[0.00 s].
0.0.AM: Starting proof for property "eth_receivecontrol.v_eth_receivecontrol._assert_22:precondition1"	[0.00 s].
0.0.AM: Trace Attempt  1	[0.00 s]
0.0.AM: Trace Attempt  2	[0.00 s]
0.0.AM: Trace Attempt  3	[0.00 s]
0.0.AM: Trace Attempt  4	[0.00 s]
0.0.AM: Trace Attempt  5	[0.00 s]
0.0.AM: Trace Attempt  1	[0.00 s]
0.0.AM: Trace Attempt  2	[0.00 s]
0.0.AM: Trace Attempt  3	[0.00 s]
0.0.AM: Trace Attempt  5	[0.00 s]
0.0.AM: Trace Attempt  1	[0.00 s]
0.0.AM: Trace Attempt  2	[0.00 s]
0.0.AM: Trace Attempt  3	[0.00 s]
0.0.AM: Trace Attempt  5	[0.00 s]
0.0.L: Trace Attempt  4	[0.04 s]
0.0.L: Trace Attempt  5	[0.04 s]
0.0.AM: Trace Attempt  1	[0.01 s]
0.0.AM: Trace Attempt  2	[0.01 s]
0.0.AM: Trace Attempt  3	[0.01 s]
0.0.AM: Trace Attempt  5	[0.01 s]
0.0.L: Using states from traces to { eth_receivecontrol.v_eth_receivecontrol._assert_7 <18> }
0.0.L: Trace Attempt  3	[0.05 s]
0.0.L: Using states from traces to { eth_receivecontrol.v_eth_receivecontrol._assert_8:precondition1 (19) }
0.0.L: Trace Attempt  3	[0.05 s]
0.0.L: Using states from traces to { eth_receivecontrol.v_eth_receivecontrol._assert_9 <20> }
0.0.L: Trace Attempt  3	[0.05 s]
0.0.L: Using states from traces to { eth_receivecontrol.v_eth_receivecontrol._assert_10:precondition1 (21) }
0.0.L: Trace Attempt  3	[0.05 s]
0.0.L: Using states from traces to { eth_receivecontrol.v_eth_receivecontrol._assert_12 <22> }
0.0.L: Trace Attempt  3	[0.06 s]
0.0.L: Using states from traces to { eth_receivecontrol.v_eth_receivecontrol._assert_13 <23> }
0.0.L: Trace Attempt  3	[0.06 s]
0.0.L: Using states from traces to { eth_receivecontrol.v_eth_receivecontrol._assert_14:precondition1 (24) }
0.0.L: Trace Attempt  3	[0.06 s]
0.0.L: Trace Attempt  4	[0.06 s]
0.0.L: Trace Attempt  5	[0.06 s]
0.0.L: Using states from traces to { eth_receivecontrol.v_eth_receivecontrol._assert_11 <41> }
0.0.L: Trace Attempt  3	[0.11 s]
0.0.L: Using states from traces to { eth_receivecontrol.v_eth_receivecontrol._assert_19:precondition1 (42) }
0.0.L: Trace Attempt  3	[0.12 s]
0.0.L: Using states from traces to { eth_receivecontrol.v_eth_receivecontrol._assert_19 <43> }
0.0.L: Trace Attempt  3	[0.12 s]
0.0.L: Trace Attempt  4	[0.12 s]
0.0.L: Trace Attempt  5	[0.14 s]
0.0.L: Using states from traces to { eth_receivecontrol.v_eth_receivecontrol._assert_15 <61> }
0.0.L: Trace Attempt  3	[0.19 s]
0.0.L: Trace Attempt  4	[0.19 s]
0.0.L: Trace Attempt  5	[0.19 s]
0.0.L: Using states from traces to { eth_receivecontrol.v_eth_receivecontrol._assert_25 <82> }
0.0.L: Trace Attempt  3	[0.30 s]
0.0.L: Trace Attempt  4	[0.30 s]
0.0.L: Trace Attempt  5	[0.30 s]
0.0.L: Using states from traces to { eth_receivecontrol.v_eth_receivecontrol._assert_26:precondition1 (88) }
0.0.L: Trace Attempt  3	[0.32 s]
0.0.L: Trace Attempt  4	[0.32 s]
0.0.L: Trace Attempt  5	[0.32 s]
0.0.B: Trace Attempt 98	[0.53 s]
0.0.B: Per property time limit expired (0.53 s) [0.54 s]
0.0.B: Per property time limit expired (0.53 s) [0.54 s]
0.0.B: Stopped processing property "eth_receivecontrol.v_eth_receivecontrol._assert_20:precondition1"	[0.53 s].
0.0.B: Stopped processing property "eth_receivecontrol.v_eth_receivecontrol._assert_22:precondition1"	[0.53 s].
0.0.N: Trace Attempt 126	[0.84 s]
0.0.N: Per property time limit expired (1.00 s) [1.02 s]
0.0.N: Per property time limit expired (1.00 s) [1.02 s]
0.0.N: Stopped processing property "eth_receivecontrol.v_eth_receivecontrol._assert_20:precondition1"	[1.02 s].
0.0.N: Stopped processing property "eth_receivecontrol.v_eth_receivecontrol._assert_22:precondition1"	[1.02 s].
0.0.N: Starting proof for property "eth_receivecontrol.v_eth_receivecontrol._assert_29:precondition1"	[0.00 s].
0.0.N: Trace Attempt  1	[0.00 s]
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.B: Starting proof for property "eth_receivecontrol.v_eth_receivecontrol._assert_29:precondition1"	[0.00 s].
0.0.B: Trace Attempt  1	[0.00 s]
0.0.B: Trace Attempt  2	[0.00 s]
0.0.B: Trace Attempt  3	[0.00 s]
0.0.B: Trace Attempt  4	[0.00 s]
0.0.B: Trace Attempt  5	[0.00 s]
0.0.AM: Trace Attempt 71	[0.46 s]
0.0.AM: Stopped processing property "eth_receivecontrol.v_eth_receivecontrol._assert_20:precondition1"	[0.45 s].
0.0.AM: Stopped processing property "eth_receivecontrol.v_eth_receivecontrol._assert_22:precondition1"	[0.45 s].
0.0.AM: Starting proof for property "eth_receivecontrol.v_eth_receivecontrol._assert_29:precondition1"	[0.00 s].
0.0.AM: Trace Attempt  1	[0.00 s]
0.0.AM: Trace Attempt  2	[0.00 s]
0.0.AM: Trace Attempt  3	[0.00 s]
0.0.AM: Trace Attempt  4	[0.00 s]
0.0.AM: Trace Attempt  5	[0.00 s]
0.0.AM: Trace Attempt  1	[0.00 s]
0.0.AM: Trace Attempt  2	[0.00 s]
0.0.AM: Trace Attempt  3	[0.00 s]
0.0.AM: Trace Attempt  5	[0.00 s]
0.0.AM: Trace Attempt  1	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  4	[0.00 s]
0.0.N: Trace Attempt  5	[0.00 s]
0.0.AM: Trace Attempt  2	[0.01 s]
0.0.AM: Trace Attempt  3	[0.01 s]
0.0.AM: Trace Attempt  5	[0.01 s]
0.0.AM: Trace Attempt  1	[0.01 s]
0.0.AM: Trace Attempt  2	[0.01 s]
0.0.AM: Trace Attempt  3	[0.01 s]
0.0.AM: Trace Attempt  5	[0.01 s]
0.0.N: Trace Attempt  5	[0.04 s]
0.0.N: Trace Attempt  1	[0.05 s]
0.0.N: Trace Attempt  2	[0.05 s]
0.0.N: Trace Attempt  3	[0.05 s]
0.0.N: Trace Attempt  1	[0.31 s]
0.0.N: Trace Attempt  2	[0.31 s]
0.0.N: Trace Attempt  3	[0.31 s]
0.0.N: Requesting engine job to stop
0.0.B: Requesting engine job to stop
0.0.AM: Requesting engine job to stop
0.0.Hp: Requesting engine job to terminate
0.0.Ht: Requesting engine job to terminate
0.0.Bm: Requesting engine job to terminate
0.0.Mpcustom4: Requesting engine job to terminate
0.0.L: Requesting engine job to terminate
INFO (IPF144): 0: Initiating shutdown of proof [1.54 s]
0.0.Bm: Trace Attempt 148	[0.87 s]
0.0.Bm: A trace with 148 cycles was found. [1.39 s]
INFO (IPF047): 0.0.Bm: The cover property "eth_receivecontrol.v_eth_receivecontrol._assert_20:precondition1" was covered in 148 cycles in 1.38 s.
INFO (IPF047): 0.0.Bm: The cover property "eth_receivecontrol.v_eth_receivecontrol._assert_29:precondition1" was covered in 148 cycles in 1.38 s.
INFO (IPF047): 0.0.Bm: The cover property "eth_receivecontrol.v_eth_receivecontrol._assert_22:precondition1" was covered in 148 cycles in 1.38 s.
0.0.N: Trace Attempt 17	[0.32 s]
0.0.N: Stopped processing property "eth_receivecontrol.v_eth_receivecontrol._assert_29:precondition1"	[0.33 s].
0.0.N: Interrupted. [0.33 s]
0.0.N: Exited with Success (@ 1.55 s)
0: ProofGrid usable level: 0
0.0.AM: Trace Attempt 56	[0.33 s]
0.0.AM: Stopped processing property "eth_receivecontrol.v_eth_receivecontrol._assert_29:precondition1"	[0.33 s].
0.0.AM: Interrupted. [0.33 s]
0.0.AM: Exited with Success (@ 1.55 s)
0.0.Mpcustom4: Trace Attempt 66	[1.13 s]
0.0.Mpcustom4: Interrupted. [1.21 s]
0.0.B: Trace Attempt 72	[0.33 s]
0.0.B: Stopped processing property "eth_receivecontrol.v_eth_receivecontrol._assert_29:precondition1"	[0.34 s].
0.0.B: Interrupted. [0.35 s]
0.0.Ht: Interrupted (multi)
0.0.Ht: Trace Attempt 89	[0.12 s]
0.0.Ht: Interrupted. [1.14 s]
0.0.Bm: Interrupted. [1.42 s]
0.0.Mpcustom4: Exited with Success (@ 1.56 s)
0.0.L: Trace Attempt 79	[0.81 s]
0.0.L: Interrupted. [0.83 s]
0.0.B: Exited with Success (@ 1.56 s)
0.0.L: Exited with Success (@ 1.56 s)
0.0.Hp: Interrupted (multi)
0.0.Hp: Interrupted. [1.57 s]
0.0.Bm: Exited with Success (@ 1.57 s)
0.0.Hp: Exited with Success (@ 1.58 s)
0.0.Ht: Exited with Success (@ 1.58 s)
0: --------------------------------------------------------------
ProofGrid Summary (utilization 70.70 %)
--------------------------------------------------------------
     engines started                               :     9
     engine jobs started                           :     9

    Average time in state (seconds)
    ------------------------------------------------------
    Engine  Pending     Running        Dead    Utilization
    ------------------------------------------------------
      N        0.17        1.54        0.00       90.20 %
     Hp        0.17        1.54        0.00       90.14 %
     Ht        0.46        1.12        0.00       70.81 %
     Bm        0.19        1.40        0.00       87.92 %
    Mpcustom4        0.35        1.19        0.00       77.39 %
     Oh        0.53        0.00        0.00        0.85 %
      L        0.70        0.80        0.00       53.38 %
      B        0.60        0.88        0.00       59.72 %
     AM        0.68        0.80        0.00       53.84 %
    all        0.43        1.03        0.00       70.70 %

    Total time in state (seconds)
    -----------------------------------------
            Pending     Running        Dead  
    -----------------------------------------
               3.84        9.26        0.00

    Data read    : 176.22 kiB
    Data written : 22.10 kiB

0: All pending notifications were processed.
INFO (IPF059): 0: Completed proof on task: "<embedded>"

==============================================================
SUMMARY
==============================================================
           Properties Considered              : 62
                 assertions                   : 31
                  - proven                    : 16 (51.6129%)
                  - bounded_proven (user)     : 0 (0%)
                  - bounded_proven (auto)     : 0 (0%)
                  - marked_proven             : 0 (0%)
                  - cex                       : 15 (48.3871%)
                  - ar_cex                    : 0 (0%)
                  - undetermined              : 0 (0%)
                  - unknown                   : 0 (0%)
                  - error                     : 0 (0%)
                 covers                       : 31
                  - unreachable               : 1 (3.22581%)
                  - bounded_unreachable (user): 0 (0%)
                  - covered                   : 30 (96.7742%)
                  - ar_covered                : 0 (0%)
                  - undetermined              : 0 (0%)
                  - unknown                   : 0 (0%)
                  - error                     : 0 (0%)
determined
[<embedded>] % 
[<embedded>] % # Report proof results
[<embedded>] % report

==============================================================
    Jasper Verification Results
==============================================================
    2024.03 FCS 64 bits for Linux64 3.10.0-1160.21.1.el7.x86_64
    Host Name: pal-achieve-06.uic.edu
    User Name: vpulav2
    Printed on: Monday, Jun 3, 2024 08:05:56 PM CDT
    Working Directory: /data/vpulav2/Work/Jasper_corrected/communication_controller_100_mb-s_ethernet_mac_layer_switch/eth_receivecontrol


==============================================================
RESULTS
==============================================================

-----------------------------------------------------------------------------------------------------------------------------
       Name                                                                 |    Result    |  Engine  |  Bound  |  Time    
-----------------------------------------------------------------------------------------------------------------------------

---[ <embedded> ]------------------------------------------------------------------------------------------------------------
[1]   eth_receivecontrol.v_eth_receivecontrol._assert_1                          proven          PRE    Infinite    0.000 s      
[2]   eth_receivecontrol.v_eth_receivecontrol._assert_1:precondition1            covered         N             2    0.001 s      
[3]   eth_receivecontrol.v_eth_receivecontrol._assert_2                          proven          PRE    Infinite    0.000 s      
[4]   eth_receivecontrol.v_eth_receivecontrol._assert_2:precondition1            covered         N             2    0.001 s      
[5]   eth_receivecontrol.v_eth_receivecontrol._assert_3                          proven          PRE    Infinite    0.000 s      
[6]   eth_receivecontrol.v_eth_receivecontrol._assert_3:precondition1            covered         N             2    0.001 s      
[7]   eth_receivecontrol.v_eth_receivecontrol._assert_4                          proven          PRE    Infinite    0.000 s      
[8]   eth_receivecontrol.v_eth_receivecontrol._assert_4:precondition1            covered         N             2    0.001 s      
[9]   eth_receivecontrol.v_eth_receivecontrol._assert_5                          proven          PRE    Infinite    0.000 s      
[10]  eth_receivecontrol.v_eth_receivecontrol._assert_5:precondition1            covered         N             2    0.001 s      
[11]  eth_receivecontrol.v_eth_receivecontrol._assert_6                          proven          PRE    Infinite    0.000 s      
[12]  eth_receivecontrol.v_eth_receivecontrol._assert_6:precondition1            covered         N             2    0.001 s      
[13]  eth_receivecontrol.v_eth_receivecontrol._assert_7                          cex             N            13    0.016 s      
[14]  eth_receivecontrol.v_eth_receivecontrol._assert_7:precondition1            covered         N        2 - 13    0.016 s      
[15]  eth_receivecontrol.v_eth_receivecontrol._assert_8                          proven          PRE    Infinite    0.000 s      
[16]  eth_receivecontrol.v_eth_receivecontrol._assert_8:precondition1            covered         N            14    0.031 s      
[17]  eth_receivecontrol.v_eth_receivecontrol._assert_9                          cex             N            15    0.001 s      
[18]  eth_receivecontrol.v_eth_receivecontrol._assert_9:precondition1            covered         N        3 - 15    0.001 s      
[19]  eth_receivecontrol.v_eth_receivecontrol._assert_10                         proven          PRE    Infinite    0.000 s      
[20]  eth_receivecontrol.v_eth_receivecontrol._assert_10:precondition1           covered         N            16    0.001 s      
[21]  eth_receivecontrol.v_eth_receivecontrol._assert_11                         cex             N            17    0.031 s      
[22]  eth_receivecontrol.v_eth_receivecontrol._assert_11:precondition1           covered         N       13 - 17    0.031 s      
[23]  eth_receivecontrol.v_eth_receivecontrol._assert_12                         cex             N       12 - 17    0.031 s      
[24]  eth_receivecontrol.v_eth_receivecontrol._assert_12:precondition1           covered         N       12 - 17    0.031 s      
[25]  eth_receivecontrol.v_eth_receivecontrol._assert_13                         cex             N            18    0.002 s      
[26]  eth_receivecontrol.v_eth_receivecontrol._assert_13:precondition1           covered         N            18    0.002 s      
[27]  eth_receivecontrol.v_eth_receivecontrol._assert_14                         proven          PRE    Infinite    0.000 s      
[28]  eth_receivecontrol.v_eth_receivecontrol._assert_14:precondition1           covered         N            19    0.001 s      
[29]  eth_receivecontrol.v_eth_receivecontrol._assert_15                         cex             Bm           19    0.016 s      
[30]  eth_receivecontrol.v_eth_receivecontrol._assert_15:precondition1           covered         Bm           19    0.016 s      
[31]  eth_receivecontrol.v_eth_receivecontrol._assert_16                         proven          PRE    Infinite    0.000 s      
[32]  eth_receivecontrol.v_eth_receivecontrol._assert_16:precondition1           covered         N             1    0.001 s      
[33]  eth_receivecontrol.v_eth_receivecontrol._assert_17                         cex             PRE           1    0.000 s      
[34]  eth_receivecontrol.v_eth_receivecontrol._assert_17:precondition1           covered         PRE           1    0.000 s      
[35]  eth_receivecontrol.v_eth_receivecontrol._assert_18                         cex             N             1    0.001 s      
[36]  eth_receivecontrol.v_eth_receivecontrol._assert_18:precondition1           covered         N             1    0.001 s      
[37]  eth_receivecontrol.v_eth_receivecontrol._assert_19                         cex             Bm           18    0.012 s      
[38]  eth_receivecontrol.v_eth_receivecontrol._assert_19:precondition1           covered         Bm           18    0.012 s      
[39]  eth_receivecontrol.v_eth_receivecontrol._assert_20                         proven          PRE    Infinite    0.000 s      
[40]  eth_receivecontrol.v_eth_receivecontrol._assert_20:precondition1           covered         Bm          148    1.378 s      
[41]  eth_receivecontrol.v_eth_receivecontrol._assert_21                         cex             Bm           18    0.013 s      
[42]  eth_receivecontrol.v_eth_receivecontrol._assert_21:precondition1           covered         Bm           18    0.013 s      
[43]  eth_receivecontrol.v_eth_receivecontrol._assert_22                         proven          PRE    Infinite    0.000 s      
[44]  eth_receivecontrol.v_eth_receivecontrol._assert_22:precondition1           covered         Bm          148    1.378 s      
[45]  eth_receivecontrol.v_eth_receivecontrol._assert_23                         proven          PRE    Infinite    0.000 s      
[46]  eth_receivecontrol.v_eth_receivecontrol._assert_23:precondition1           covered         PRE           1    0.000 s      
[47]  eth_receivecontrol.v_eth_receivecontrol._assert_24                         cex             N             1    0.001 s      
[48]  eth_receivecontrol.v_eth_receivecontrol._assert_24:precondition1           covered         N             1    0.001 s      
[49]  eth_receivecontrol.v_eth_receivecontrol._assert_25                         cex             Bm           21    0.027 s      
[50]  eth_receivecontrol.v_eth_receivecontrol._assert_25:precondition1           covered         Bm           21    0.027 s      
[51]  eth_receivecontrol.v_eth_receivecontrol._assert_26                         proven          PRE    Infinite    0.000 s      
[52]  eth_receivecontrol.v_eth_receivecontrol._assert_26:precondition1           covered         Bm           22    0.028 s      
[53]  eth_receivecontrol.v_eth_receivecontrol._assert_27                         proven          PRE    Infinite    0.000 s      
[54]  eth_receivecontrol.v_eth_receivecontrol._assert_27:precondition1           unreachable     PRE    Infinite    0.000 s      
[55]  eth_receivecontrol.v_eth_receivecontrol._assert_28                         cex             Bm           22    0.028 s      
[56]  eth_receivecontrol.v_eth_receivecontrol._assert_28:precondition1           covered         Bm           22    0.028 s      
[57]  eth_receivecontrol.v_eth_receivecontrol._assert_29                         proven          PRE    Infinite    0.000 s      
[58]  eth_receivecontrol.v_eth_receivecontrol._assert_29:precondition1           covered         Bm          148    1.378 s      
[59]  eth_receivecontrol.v_eth_receivecontrol._assert_30                         cex             PRE           1    0.000 s      
[60]  eth_receivecontrol.v_eth_receivecontrol._assert_30:precondition1           covered         PRE           1    0.000 s      
[61]  eth_receivecontrol.v_eth_receivecontrol._assert_31                         cex             N       12 - 17    0.031 s      
[62]  eth_receivecontrol.v_eth_receivecontrol._assert_31:precondition1           covered         N       12 - 17    0.031 s      

==============================================================
ASSUMPTIONS
==============================================================

-------------------------------------------------------------------------------
       Name    |  Expression  |  Location     |  Status      |  Dependencies                  
-------------------------------------------------------------------------------
[<embedded>] % 
[<embedded>] % 
[<embedded>] % 
[<embedded>] % exit
[<embedded>] % INFO (IPL005): Received request to exit from the console.
INFO (IPL014): Waiting for the Tcl-thread to exit.
INFO: Waiting for proof threads to stop...
INFO: Proof threads stopped.
INFO (IPL018): The peak resident set memory use for this session was 0.361 GB.
INFO (IPL015): The Tcl-thread exited with status 0.
INFO (IPL016): Exiting the analysis session with status 0.
