
Controller.elf:     file format elf32-avr

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .text         000007aa  00000000  00000000  00000074  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .data         00000000  00800060  00800060  0000081e  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  2 .bss          0000003a  00800060  00800060  0000081e  2**0
                  ALLOC
  3 .comment      00000030  00000000  00000000  0000081e  2**0
                  CONTENTS, READONLY
  4 .note.gnu.avr.deviceinfo 00000040  00000000  00000000  00000850  2**2
                  CONTENTS, READONLY
  5 .debug_aranges 00000178  00000000  00000000  00000890  2**0
                  CONTENTS, READONLY, DEBUGGING
  6 .debug_info   000014a1  00000000  00000000  00000a08  2**0
                  CONTENTS, READONLY, DEBUGGING
  7 .debug_abbrev 000009a6  00000000  00000000  00001ea9  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_line   00000cb5  00000000  00000000  0000284f  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_frame  00000400  00000000  00000000  00003504  2**2
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_str    00000585  00000000  00000000  00003904  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_loc    00000b04  00000000  00000000  00003e89  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_ranges 00000118  00000000  00000000  0000498d  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00000000 <__vectors>:
   0:	14 c0       	rjmp	.+40     	; 0x2a <__ctors_end>
   2:	69 c0       	rjmp	.+210    	; 0xd6 <__vector_1>
   4:	8b c1       	rjmp	.+790    	; 0x31c <__vector_2>
   6:	1f c0       	rjmp	.+62     	; 0x46 <__bad_interrupt>
   8:	3c c3       	rjmp	.+1656   	; 0x682 <__vector_4>
   a:	1d c0       	rjmp	.+58     	; 0x46 <__bad_interrupt>
   c:	ce c1       	rjmp	.+924    	; 0x3aa <__vector_6>
   e:	1b c0       	rjmp	.+54     	; 0x46 <__bad_interrupt>
  10:	6f c3       	rjmp	.+1758   	; 0x6f0 <__vector_8>
  12:	19 c0       	rjmp	.+50     	; 0x46 <__bad_interrupt>
  14:	18 c0       	rjmp	.+48     	; 0x46 <__bad_interrupt>
  16:	f4 c1       	rjmp	.+1000   	; 0x400 <__vector_11>
  18:	16 c0       	rjmp	.+44     	; 0x46 <__bad_interrupt>
  1a:	15 c0       	rjmp	.+42     	; 0x46 <__bad_interrupt>
  1c:	14 c0       	rjmp	.+40     	; 0x46 <__bad_interrupt>
  1e:	13 c0       	rjmp	.+38     	; 0x46 <__bad_interrupt>
  20:	12 c0       	rjmp	.+36     	; 0x46 <__bad_interrupt>
  22:	11 c0       	rjmp	.+34     	; 0x46 <__bad_interrupt>
  24:	10 c0       	rjmp	.+32     	; 0x46 <__bad_interrupt>
  26:	0f c0       	rjmp	.+30     	; 0x46 <__bad_interrupt>
  28:	0e c0       	rjmp	.+28     	; 0x46 <__bad_interrupt>

0000002a <__ctors_end>:
  2a:	11 24       	eor	r1, r1
  2c:	1f be       	out	0x3f, r1	; 63
  2e:	cf ed       	ldi	r28, 0xDF	; 223
  30:	cd bf       	out	0x3d, r28	; 61

00000032 <__do_clear_bss>:
  32:	20 e0       	ldi	r18, 0x00	; 0
  34:	a0 e6       	ldi	r26, 0x60	; 96
  36:	b0 e0       	ldi	r27, 0x00	; 0
  38:	01 c0       	rjmp	.+2      	; 0x3c <.do_clear_bss_start>

0000003a <.do_clear_bss_loop>:
  3a:	1d 92       	st	X+, r1

0000003c <.do_clear_bss_start>:
  3c:	aa 39       	cpi	r26, 0x9A	; 154
  3e:	b2 07       	cpc	r27, r18
  40:	e1 f7       	brne	.-8      	; 0x3a <.do_clear_bss_loop>
  42:	d9 d2       	rcall	.+1458   	; 0x5f6 <main>
  44:	b0 c3       	rjmp	.+1888   	; 0x7a6 <_exit>

00000046 <__bad_interrupt>:
  46:	dc cf       	rjmp	.-72     	; 0x0 <__vectors>

00000048 <acc_calibrate>:
	
	SREG |= (1<<SREG_I);							//enable interrupts I in global status register
}

void acc_calibrate(){
	x_acc[0] = x_acc[1] = y_acc[0] = y_acc[1] = x_vel[0] = x_vel[1] = y_vel[0] = y_vel[1] =	x_pos[0] = x_pos[1] = y_pos[0] = y_pos[1] = 0;	
  48:	e5 e6       	ldi	r30, 0x65	; 101
  4a:	f0 e0       	ldi	r31, 0x00	; 0
  4c:	13 82       	std	Z+3, r1	; 0x03
  4e:	12 82       	std	Z+2, r1	; 0x02
  50:	11 82       	std	Z+1, r1	; 0x01
  52:	10 82       	st	Z, r1
  54:	e9 e6       	ldi	r30, 0x69	; 105
  56:	f0 e0       	ldi	r31, 0x00	; 0
  58:	13 82       	std	Z+3, r1	; 0x03
  5a:	12 82       	std	Z+2, r1	; 0x02
  5c:	11 82       	std	Z+1, r1	; 0x01
  5e:	10 82       	st	Z, r1
  60:	ed e6       	ldi	r30, 0x6D	; 109
  62:	f0 e0       	ldi	r31, 0x00	; 0
  64:	13 82       	std	Z+3, r1	; 0x03
  66:	12 82       	std	Z+2, r1	; 0x02
  68:	11 82       	std	Z+1, r1	; 0x01
  6a:	10 82       	st	Z, r1
  6c:	e1 e7       	ldi	r30, 0x71	; 113
  6e:	f0 e0       	ldi	r31, 0x00	; 0
  70:	13 82       	std	Z+3, r1	; 0x03
  72:	12 82       	std	Z+2, r1	; 0x02
  74:	11 82       	std	Z+1, r1	; 0x01
  76:	10 82       	st	Z, r1
  78:	e5 e7       	ldi	r30, 0x75	; 117
  7a:	f0 e0       	ldi	r31, 0x00	; 0
  7c:	13 82       	std	Z+3, r1	; 0x03
  7e:	12 82       	std	Z+2, r1	; 0x02
  80:	11 82       	std	Z+1, r1	; 0x01
  82:	10 82       	st	Z, r1
  84:	e9 e7       	ldi	r30, 0x79	; 121
  86:	f0 e0       	ldi	r31, 0x00	; 0
  88:	13 82       	std	Z+3, r1	; 0x03
  8a:	12 82       	std	Z+2, r1	; 0x02
  8c:	11 82       	std	Z+1, r1	; 0x01
  8e:	10 82       	st	Z, r1
  90:	08 95       	ret

00000092 <acc_init>:
volatile static int16_t x_pos[2], y_pos[2];
volatile static int16_t x_noise = 0, y_noise = 0;
volatile static uint8_t drift_cnt = 0;

void acc_init(){
	i2c_single_write(ACC_ADD, PWR_MAN, 0x00);		//turn off sleep mode
  92:	40 e0       	ldi	r20, 0x00	; 0
  94:	6b e6       	ldi	r22, 0x6B	; 107
  96:	88 e6       	ldi	r24, 0x68	; 104
  98:	69 d2       	rcall	.+1234   	; 0x56c <i2c_single_write>
	i2c_single_write(ACC_ADD, ACC_CON, 0x00);		//set range on +/- 2g
  9a:	40 e0       	ldi	r20, 0x00	; 0
  9c:	6c e1       	ldi	r22, 0x1C	; 28
  9e:	88 e6       	ldi	r24, 0x68	; 104
  a0:	65 d2       	rcall	.+1226   	; 0x56c <i2c_single_write>
	i2c_single_write(ACC_ADD, SMPRT_DIV, 0x08);		//1kHz sample rate and interrupt rate
  a2:	48 e0       	ldi	r20, 0x08	; 8
  a4:	69 e1       	ldi	r22, 0x19	; 25
  a6:	88 e6       	ldi	r24, 0x68	; 104
  a8:	61 d2       	rcall	.+1218   	; 0x56c <i2c_single_write>
	i2c_single_write(ACC_ADD, INT_CON, 0x10);		//clear interrupt on any read
  aa:	40 e1       	ldi	r20, 0x10	; 16
  ac:	67 e3       	ldi	r22, 0x37	; 55
  ae:	88 e6       	ldi	r24, 0x68	; 104
  b0:	5d d2       	rcall	.+1210   	; 0x56c <i2c_single_write>
	i2c_single_write(ACC_ADD, INT_EN, 0x01);		//enable interrupt on data ready
  b2:	41 e0       	ldi	r20, 0x01	; 1
  b4:	68 e3       	ldi	r22, 0x38	; 56
  b6:	88 e6       	ldi	r24, 0x68	; 104
  b8:	59 d2       	rcall	.+1202   	; 0x56c <i2c_single_write>
	
	acc_calibrate();
  ba:	c6 df       	rcall	.-116    	; 0x48 <acc_calibrate>

	MCUCR |= (1 << ISC00);
  bc:	85 b7       	in	r24, 0x35	; 53
  be:	81 60       	ori	r24, 0x01	; 1
  c0:	85 bf       	out	0x35, r24	; 53
	MCUCR |= (1 << ISC01);							//The rising edge of INT0 generates an interrupt request
  c2:	85 b7       	in	r24, 0x35	; 53
  c4:	82 60       	ori	r24, 0x02	; 2
  c6:	85 bf       	out	0x35, r24	; 53
	GIMSK |= (1 << INT0);							//enable external interrupt 0 in general interrupt mask register
  c8:	8b b7       	in	r24, 0x3b	; 59
  ca:	80 64       	ori	r24, 0x40	; 64
  cc:	8b bf       	out	0x3b, r24	; 59
	
	SREG |= (1<<SREG_I);							//enable interrupts I in global status register
  ce:	8f b7       	in	r24, 0x3f	; 63
  d0:	80 68       	ori	r24, 0x80	; 128
  d2:	8f bf       	out	0x3f, r24	; 63
  d4:	08 95       	ret

000000d6 <__vector_1>:
	x_noise = (x_noise>>10);
	y_noise = (y_noise>>10);
*/
}

ISR(INT0_vect){
  d6:	1f 92       	push	r1
  d8:	0f 92       	push	r0
  da:	0f b6       	in	r0, 0x3f	; 63
  dc:	0f 92       	push	r0
  de:	11 24       	eor	r1, r1
  e0:	2f 93       	push	r18
  e2:	3f 93       	push	r19
  e4:	4f 93       	push	r20
  e6:	5f 93       	push	r21
  e8:	6f 93       	push	r22
  ea:	7f 93       	push	r23
  ec:	8f 93       	push	r24
  ee:	9f 93       	push	r25
  f0:	af 93       	push	r26
  f2:	bf 93       	push	r27
  f4:	cf 93       	push	r28
  f6:	df 93       	push	r29
  f8:	ef 93       	push	r30
  fa:	ff 93       	push	r31
	x_pos[1] = 0xFFFF;
  fc:	8f ef       	ldi	r24, 0xFF	; 255
  fe:	9f ef       	ldi	r25, 0xFF	; 255
 100:	90 93 6c 00 	sts	0x006C, r25	; 0x80006c <x_pos+0x3>
 104:	80 93 6b 00 	sts	0x006B, r24	; 0x80006b <x_pos+0x2>
	y_pos[1] = 0xFFFF;
 108:	90 93 68 00 	sts	0x0068, r25	; 0x800068 <y_pos+0x3>
 10c:	80 93 67 00 	sts	0x0067, r24	; 0x800067 <y_pos+0x2>
		
	x_acc[1] = i2c_burst_read(ACC_ADD, X_MSB) + x_noise;
 110:	6b e3       	ldi	r22, 0x3B	; 59
 112:	88 e6       	ldi	r24, 0x68	; 104
 114:	58 d2       	rcall	.+1200   	; 0x5c6 <i2c_burst_read>
 116:	20 91 63 00 	lds	r18, 0x0063	; 0x800063 <x_noise>
 11a:	30 91 64 00 	lds	r19, 0x0064	; 0x800064 <x_noise+0x1>
 11e:	82 0f       	add	r24, r18
 120:	93 1f       	adc	r25, r19
 122:	c9 e7       	ldi	r28, 0x79	; 121
 124:	d0 e0       	ldi	r29, 0x00	; 0
 126:	9b 83       	std	Y+3, r25	; 0x03
 128:	8a 83       	std	Y+2, r24	; 0x02
	y_acc[1] = i2c_burst_read(ACC_ADD, Y_MSB) + y_noise;
 12a:	6d e3       	ldi	r22, 0x3D	; 61
 12c:	88 e6       	ldi	r24, 0x68	; 104
 12e:	4b d2       	rcall	.+1174   	; 0x5c6 <i2c_burst_read>
 130:	20 91 61 00 	lds	r18, 0x0061	; 0x800061 <y_noise>
 134:	30 91 62 00 	lds	r19, 0x0062	; 0x800062 <y_noise+0x1>
 138:	82 0f       	add	r24, r18
 13a:	93 1f       	adc	r25, r19
 13c:	90 93 78 00 	sts	0x0078, r25	; 0x800078 <y_acc+0x3>
 140:	80 93 77 00 	sts	0x0077, r24	; 0x800077 <y_acc+0x2>

	if((x_acc[1] <= 50 && x_acc[1] >= -50) && (y_acc[1] <= 50 && y_acc[1] >= -50)){
 144:	8a 81       	ldd	r24, Y+2	; 0x02
 146:	9b 81       	ldd	r25, Y+3	; 0x03
 148:	c3 97       	sbiw	r24, 0x33	; 51
 14a:	d4 f4       	brge	.+52     	; 0x180 <__stack+0xa1>
 14c:	80 91 7b 00 	lds	r24, 0x007B	; 0x80007b <x_acc+0x2>
 150:	90 91 7c 00 	lds	r25, 0x007C	; 0x80007c <x_acc+0x3>
 154:	8e 3c       	cpi	r24, 0xCE	; 206
 156:	9f 4f       	sbci	r25, 0xFF	; 255
 158:	9c f0       	brlt	.+38     	; 0x180 <__stack+0xa1>
 15a:	80 91 77 00 	lds	r24, 0x0077	; 0x800077 <y_acc+0x2>
 15e:	90 91 78 00 	lds	r25, 0x0078	; 0x800078 <y_acc+0x3>
 162:	c3 97       	sbiw	r24, 0x33	; 51
 164:	6c f4       	brge	.+26     	; 0x180 <__stack+0xa1>
 166:	80 91 77 00 	lds	r24, 0x0077	; 0x800077 <y_acc+0x2>
 16a:	90 91 78 00 	lds	r25, 0x0078	; 0x800078 <y_acc+0x3>
 16e:	8e 3c       	cpi	r24, 0xCE	; 206
 170:	9f 4f       	sbci	r25, 0xFF	; 255
 172:	34 f0       	brlt	.+12     	; 0x180 <__stack+0xa1>
		drift_cnt++;
 174:	80 91 60 00 	lds	r24, 0x0060	; 0x800060 <_edata>
 178:	8f 5f       	subi	r24, 0xFF	; 255
 17a:	80 93 60 00 	sts	0x0060, r24	; 0x800060 <_edata>
 17e:	66 c0       	rjmp	.+204    	; 0x24c <__stack+0x16d>
	}
	else{
		drift_cnt = 0;
 180:	10 92 60 00 	sts	0x0060, r1	; 0x800060 <_edata>
		x_vel[1] = x_vel[0] + (x_acc[0] + ((x_acc[1] - x_acc[0])>>1));
 184:	a1 e7       	ldi	r26, 0x71	; 113
 186:	b0 e0       	ldi	r27, 0x00	; 0
 188:	2d 91       	ld	r18, X+
 18a:	3c 91       	ld	r19, X
 18c:	11 97       	sbiw	r26, 0x01	; 1
 18e:	e9 e7       	ldi	r30, 0x79	; 121
 190:	f0 e0       	ldi	r31, 0x00	; 0
 192:	40 81       	ld	r20, Z
 194:	51 81       	ldd	r21, Z+1	; 0x01
 196:	82 81       	ldd	r24, Z+2	; 0x02
 198:	93 81       	ldd	r25, Z+3	; 0x03
 19a:	60 81       	ld	r22, Z
 19c:	71 81       	ldd	r23, Z+1	; 0x01
 19e:	86 1b       	sub	r24, r22
 1a0:	97 0b       	sbc	r25, r23
 1a2:	95 95       	asr	r25
 1a4:	87 95       	ror	r24
 1a6:	84 0f       	add	r24, r20
 1a8:	95 1f       	adc	r25, r21
 1aa:	82 0f       	add	r24, r18
 1ac:	93 1f       	adc	r25, r19
 1ae:	13 96       	adiw	r26, 0x03	; 3
 1b0:	9c 93       	st	X, r25
 1b2:	8e 93       	st	-X, r24
 1b4:	12 97       	sbiw	r26, 0x02	; 2
		y_vel[1] = y_vel[0] + (y_acc[0] + ((y_acc[1] - y_acc[0])>>1));
 1b6:	ed e6       	ldi	r30, 0x6D	; 109
 1b8:	f0 e0       	ldi	r31, 0x00	; 0
 1ba:	20 81       	ld	r18, Z
 1bc:	31 81       	ldd	r19, Z+1	; 0x01
 1be:	c5 e7       	ldi	r28, 0x75	; 117
 1c0:	d0 e0       	ldi	r29, 0x00	; 0
 1c2:	48 81       	ld	r20, Y
 1c4:	59 81       	ldd	r21, Y+1	; 0x01
 1c6:	8a 81       	ldd	r24, Y+2	; 0x02
 1c8:	9b 81       	ldd	r25, Y+3	; 0x03
 1ca:	68 81       	ld	r22, Y
 1cc:	79 81       	ldd	r23, Y+1	; 0x01
 1ce:	86 1b       	sub	r24, r22
 1d0:	97 0b       	sbc	r25, r23
 1d2:	95 95       	asr	r25
 1d4:	87 95       	ror	r24
 1d6:	84 0f       	add	r24, r20
 1d8:	95 1f       	adc	r25, r21
 1da:	82 0f       	add	r24, r18
 1dc:	93 1f       	adc	r25, r19
 1de:	93 83       	std	Z+3, r25	; 0x03
 1e0:	82 83       	std	Z+2, r24	; 0x02
		
		x_pos[1] = x_pos[0] + (x_vel[0] + ((x_vel[1] - x_vel[0])>>1));
 1e2:	c9 e6       	ldi	r28, 0x69	; 105
 1e4:	d0 e0       	ldi	r29, 0x00	; 0
 1e6:	28 81       	ld	r18, Y
 1e8:	39 81       	ldd	r19, Y+1	; 0x01
 1ea:	4d 91       	ld	r20, X+
 1ec:	5c 91       	ld	r21, X
 1ee:	11 97       	sbiw	r26, 0x01	; 1
 1f0:	12 96       	adiw	r26, 0x02	; 2
 1f2:	8d 91       	ld	r24, X+
 1f4:	9c 91       	ld	r25, X
 1f6:	13 97       	sbiw	r26, 0x03	; 3
 1f8:	6d 91       	ld	r22, X+
 1fa:	7c 91       	ld	r23, X
 1fc:	86 1b       	sub	r24, r22
 1fe:	97 0b       	sbc	r25, r23
 200:	95 95       	asr	r25
 202:	87 95       	ror	r24
 204:	84 0f       	add	r24, r20
 206:	95 1f       	adc	r25, r21
 208:	82 0f       	add	r24, r18
 20a:	93 1f       	adc	r25, r19
 20c:	9b 83       	std	Y+3, r25	; 0x03
 20e:	8a 83       	std	Y+2, r24	; 0x02
		y_pos[1] = y_pos[0] + (y_vel[0] + ((y_vel[1] - y_vel[0])>>1));
 210:	a5 e6       	ldi	r26, 0x65	; 101
 212:	b0 e0       	ldi	r27, 0x00	; 0
 214:	2d 91       	ld	r18, X+
 216:	3c 91       	ld	r19, X
 218:	11 97       	sbiw	r26, 0x01	; 1
 21a:	40 81       	ld	r20, Z
 21c:	51 81       	ldd	r21, Z+1	; 0x01
 21e:	82 81       	ldd	r24, Z+2	; 0x02
 220:	93 81       	ldd	r25, Z+3	; 0x03
 222:	60 81       	ld	r22, Z
 224:	71 81       	ldd	r23, Z+1	; 0x01
 226:	86 1b       	sub	r24, r22
 228:	97 0b       	sbc	r25, r23
 22a:	95 95       	asr	r25
 22c:	87 95       	ror	r24
 22e:	84 0f       	add	r24, r20
 230:	95 1f       	adc	r25, r21
 232:	82 0f       	add	r24, r18
 234:	93 1f       	adc	r25, r19
 236:	13 96       	adiw	r26, 0x03	; 3
 238:	9c 93       	st	X, r25
 23a:	8e 93       	st	-X, r24
 23c:	12 97       	sbiw	r26, 0x02	; 2
		
		uart_set_pos(x_pos[1], y_pos[1]);
 23e:	12 96       	adiw	r26, 0x02	; 2
 240:	6d 91       	ld	r22, X+
 242:	7c 91       	ld	r23, X
 244:	13 97       	sbiw	r26, 0x03	; 3
 246:	8a 81       	ldd	r24, Y+2	; 0x02
 248:	9b 81       	ldd	r25, Y+3	; 0x03
 24a:	f3 d1       	rcall	.+998    	; 0x632 <uart_set_pos>
	}

	if(drift_cnt == 8){
 24c:	80 91 60 00 	lds	r24, 0x0060	; 0x800060 <_edata>
 250:	88 30       	cpi	r24, 0x08	; 8
 252:	41 f4       	brne	.+16     	; 0x264 <__stack+0x185>
		x_vel[1] = 0;
 254:	10 92 74 00 	sts	0x0074, r1	; 0x800074 <x_vel+0x3>
 258:	10 92 73 00 	sts	0x0073, r1	; 0x800073 <x_vel+0x2>
		y_vel[1] = 0;
 25c:	10 92 70 00 	sts	0x0070, r1	; 0x800070 <y_vel+0x3>
 260:	10 92 6f 00 	sts	0x006F, r1	; 0x80006f <y_vel+0x2>
	}
	x_acc[0] = x_acc[1];
 264:	e9 e7       	ldi	r30, 0x79	; 121
 266:	f0 e0       	ldi	r31, 0x00	; 0
 268:	82 81       	ldd	r24, Z+2	; 0x02
 26a:	93 81       	ldd	r25, Z+3	; 0x03
 26c:	91 83       	std	Z+1, r25	; 0x01
 26e:	80 83       	st	Z, r24
	y_acc[0] = y_acc[1];
 270:	e5 e7       	ldi	r30, 0x75	; 117
 272:	f0 e0       	ldi	r31, 0x00	; 0
 274:	82 81       	ldd	r24, Z+2	; 0x02
 276:	93 81       	ldd	r25, Z+3	; 0x03
 278:	91 83       	std	Z+1, r25	; 0x01
 27a:	80 83       	st	Z, r24

	x_vel[0] = x_vel[1];
 27c:	e1 e7       	ldi	r30, 0x71	; 113
 27e:	f0 e0       	ldi	r31, 0x00	; 0
 280:	82 81       	ldd	r24, Z+2	; 0x02
 282:	93 81       	ldd	r25, Z+3	; 0x03
 284:	91 83       	std	Z+1, r25	; 0x01
 286:	80 83       	st	Z, r24
	y_vel[0] = y_vel[1];
 288:	ed e6       	ldi	r30, 0x6D	; 109
 28a:	f0 e0       	ldi	r31, 0x00	; 0
 28c:	82 81       	ldd	r24, Z+2	; 0x02
 28e:	93 81       	ldd	r25, Z+3	; 0x03
 290:	91 83       	std	Z+1, r25	; 0x01
 292:	80 83       	st	Z, r24

	x_pos[0] = x_pos[1];
 294:	e9 e6       	ldi	r30, 0x69	; 105
 296:	f0 e0       	ldi	r31, 0x00	; 0
 298:	82 81       	ldd	r24, Z+2	; 0x02
 29a:	93 81       	ldd	r25, Z+3	; 0x03
 29c:	91 83       	std	Z+1, r25	; 0x01
 29e:	80 83       	st	Z, r24
	y_pos[0] = y_pos[1];
 2a0:	e5 e6       	ldi	r30, 0x65	; 101
 2a2:	f0 e0       	ldi	r31, 0x00	; 0
 2a4:	82 81       	ldd	r24, Z+2	; 0x02
 2a6:	93 81       	ldd	r25, Z+3	; 0x03
 2a8:	91 83       	std	Z+1, r25	; 0x01
 2aa:	80 83       	st	Z, r24
}
 2ac:	ff 91       	pop	r31
 2ae:	ef 91       	pop	r30
 2b0:	df 91       	pop	r29
 2b2:	cf 91       	pop	r28
 2b4:	bf 91       	pop	r27
 2b6:	af 91       	pop	r26
 2b8:	9f 91       	pop	r25
 2ba:	8f 91       	pop	r24
 2bc:	7f 91       	pop	r23
 2be:	6f 91       	pop	r22
 2c0:	5f 91       	pop	r21
 2c2:	4f 91       	pop	r20
 2c4:	3f 91       	pop	r19
 2c6:	2f 91       	pop	r18
 2c8:	0f 90       	pop	r0
 2ca:	0f be       	out	0x3f, r0	; 63
 2cc:	0f 90       	pop	r0
 2ce:	1f 90       	pop	r1
 2d0:	18 95       	reti

000002d2 <gauge_init>:
#include "i2c.h"

volatile static uint8_t count = 0;

void gauge_init(void){
	i2c_burst_write(GAUGE_ADD, CHARGE_MSB, 0xFF, 0xFF);
 2d2:	2f ef       	ldi	r18, 0xFF	; 255
 2d4:	4f ef       	ldi	r20, 0xFF	; 255
 2d6:	62 e0       	ldi	r22, 0x02	; 2
 2d8:	84 e6       	ldi	r24, 0x64	; 100
 2da:	51 d1       	rcall	.+674    	; 0x57e <i2c_burst_write>
	i2c_burst_write(GAUGE_ADD, LOW_TRE_MSB, 0x7C, 0x1C);
 2dc:	2c e1       	ldi	r18, 0x1C	; 28
 2de:	4c e7       	ldi	r20, 0x7C	; 124
 2e0:	66 e0       	ldi	r22, 0x06	; 6
 2e2:	84 e6       	ldi	r24, 0x64	; 100
 2e4:	4c d1       	rcall	.+664    	; 0x57e <i2c_burst_write>
	
	PORTB &= ~(1<<PINB4);		//turn led on
 2e6:	c4 98       	cbi	0x18, 4	; 24
	DDRB |= (1<<PINB4);			//set led as output
 2e8:	bc 9a       	sbi	0x17, 4	; 23
	
	TCCR0A = (0<<COM0A1)|(0<<COM0A0)|(0<<COM0B1)|(0<<COM0B0)|(0<<WGM01)|(0<<WGM00);
 2ea:	10 be       	out	0x30, r1	; 48
	TCCR0B = (0<<FOC0A)|(0<<FOC0B)|(0<<WGM02)|(0<<CS02)|(0<<CS01)|(0<<CS00);
 2ec:	13 be       	out	0x33, r1	; 51
	//8MHz / 1024 = 7812,5Hz een overflow is 30ms, 17 * 30 = 500ms
	TIMSK |= (1<<TOIE0);	//enable interrupt on overflow 8-bit
 2ee:	89 b7       	in	r24, 0x39	; 57
 2f0:	82 60       	ori	r24, 0x02	; 2
 2f2:	89 bf       	out	0x39, r24	; 57
	
	MCUCR |= (0<<ISC10);	//The falling edge of INT1 generates an interrupt request
 2f4:	85 b7       	in	r24, 0x35	; 53
 2f6:	85 bf       	out	0x35, r24	; 53
	MCUCR |= (1<<ISC11);
 2f8:	85 b7       	in	r24, 0x35	; 53
 2fa:	88 60       	ori	r24, 0x08	; 8
 2fc:	85 bf       	out	0x35, r24	; 53
	GIMSK |= (1<<INT1);		//enable external interrupt 1 in general interrupt mask register
 2fe:	8b b7       	in	r24, 0x3b	; 59
 300:	80 68       	ori	r24, 0x80	; 128
 302:	8b bf       	out	0x3b, r24	; 59
	
	SREG |= (1<<SREG_I);	//enable interrupts I in global status register	
 304:	8f b7       	in	r24, 0x3f	; 63
 306:	80 68       	ori	r24, 0x80	; 128
 308:	8f bf       	out	0x3f, r24	; 63
 30a:	08 95       	ret

0000030c <gauge_send_arp>:
}

void gauge_send_arp(){
	uint8_t temp;
	i2c_send_start();
 30c:	ce d0       	rcall	.+412    	; 0x4aa <i2c_send_start>
	i2c_send_data(ARA<<1);
 30e:	88 e1       	ldi	r24, 0x18	; 24
 310:	0a d1       	rcall	.+532    	; 0x526 <i2c_send_data>
	i2c_get_ack();						
 312:	f8 d0       	rcall	.+496    	; 0x504 <i2c_get_ack>
	temp = i2c_get_data();	//fuel gauge zou reageren met zijn adress
 314:	43 d1       	rcall	.+646    	; 0x59c <i2c_get_data>
	if (temp != GAUGE_ADD){
		// Eventueel warning naar console sturen als temp niet gelijk is aan GAUGE_ADD of nogmaals proberen
	}
	i2c_send_nack();
 316:	ee d0       	rcall	.+476    	; 0x4f4 <i2c_send_nack>
	i2c_send_stop();
 318:	dc d0       	rcall	.+440    	; 0x4d2 <i2c_send_stop>
 31a:	08 95       	ret

0000031c <__vector_2>:
}

ISR(INT1_vect){	//External interrupt1 service routine
 31c:	1f 92       	push	r1
 31e:	0f 92       	push	r0
 320:	0f b6       	in	r0, 0x3f	; 63
 322:	0f 92       	push	r0
 324:	11 24       	eor	r1, r1
 326:	2f 93       	push	r18
 328:	3f 93       	push	r19
 32a:	4f 93       	push	r20
 32c:	5f 93       	push	r21
 32e:	6f 93       	push	r22
 330:	7f 93       	push	r23
 332:	8f 93       	push	r24
 334:	9f 93       	push	r25
 336:	af 93       	push	r26
 338:	bf 93       	push	r27
 33a:	ef 93       	push	r30
 33c:	ff 93       	push	r31
	if((TCCR0B & (1<<CS02)) && (TCCR0B & (1<<CS00))){
 33e:	03 b6       	in	r0, 0x33	; 51
 340:	02 fe       	sbrs	r0, 2
 342:	13 c0       	rjmp	.+38     	; 0x36a <__vector_2+0x4e>
 344:	03 b6       	in	r0, 0x33	; 51
 346:	00 fe       	sbrs	r0, 0
 348:	10 c0       	rjmp	.+32     	; 0x36a <__vector_2+0x4e>
		TCCR0B &= ~((1<<CS02)|(1<<CS00));		//disconnect clock
 34a:	83 b7       	in	r24, 0x33	; 51
 34c:	8a 7f       	andi	r24, 0xFA	; 250
 34e:	83 bf       	out	0x33, r24	; 51
		PORTB &= ~(1<<PINB4);
 350:	c4 98       	cbi	0x18, 4	; 24
		i2c_burst_write(GAUGE_ADD, HIGH_TRE_MSB, 0x00, 0x00);
 352:	20 e0       	ldi	r18, 0x00	; 0
 354:	40 e0       	ldi	r20, 0x00	; 0
 356:	64 e0       	ldi	r22, 0x04	; 4
 358:	84 e6       	ldi	r24, 0x64	; 100
 35a:	11 d1       	rcall	.+546    	; 0x57e <i2c_burst_write>
		i2c_burst_write(GAUGE_ADD, LOW_TRE_MSB, 0x7C, 0x1C); // 30%
 35c:	2c e1       	ldi	r18, 0x1C	; 28
 35e:	4c e7       	ldi	r20, 0x7C	; 124
 360:	66 e0       	ldi	r22, 0x06	; 6
 362:	84 e6       	ldi	r24, 0x64	; 100
 364:	0c d1       	rcall	.+536    	; 0x57e <i2c_burst_write>
		gauge_send_arp();	
 366:	d2 df       	rcall	.-92     	; 0x30c <gauge_send_arp>
 368:	0f c0       	rjmp	.+30     	; 0x388 <__vector_2+0x6c>
	}else{
		TCNT0 = 0x00;							//reset timer
 36a:	12 be       	out	0x32, r1	; 50
		TCCR0B |= (1<<CS02)|(1<<CS00);			//connect clock with 1024 prescaler
 36c:	83 b7       	in	r24, 0x33	; 51
 36e:	85 60       	ori	r24, 0x05	; 5
 370:	83 bf       	out	0x33, r24	; 51
		i2c_burst_write(GAUGE_ADD, LOW_TRE_MSB, 0x00, 0x00);
 372:	20 e0       	ldi	r18, 0x00	; 0
 374:	40 e0       	ldi	r20, 0x00	; 0
 376:	66 e0       	ldi	r22, 0x06	; 6
 378:	84 e6       	ldi	r24, 0x64	; 100
 37a:	01 d1       	rcall	.+514    	; 0x57e <i2c_burst_write>
		i2c_burst_write(GAUGE_ADD, HIGH_TRE_MSB, 0x7D, 0xFD); // 31%
 37c:	2d ef       	ldi	r18, 0xFD	; 253
 37e:	4d e7       	ldi	r20, 0x7D	; 125
 380:	64 e0       	ldi	r22, 0x04	; 4
 382:	84 e6       	ldi	r24, 0x64	; 100
 384:	fc d0       	rcall	.+504    	; 0x57e <i2c_burst_write>
		gauge_send_arp();
 386:	c2 df       	rcall	.-124    	; 0x30c <gauge_send_arp>
	}
}
 388:	ff 91       	pop	r31
 38a:	ef 91       	pop	r30
 38c:	bf 91       	pop	r27
 38e:	af 91       	pop	r26
 390:	9f 91       	pop	r25
 392:	8f 91       	pop	r24
 394:	7f 91       	pop	r23
 396:	6f 91       	pop	r22
 398:	5f 91       	pop	r21
 39a:	4f 91       	pop	r20
 39c:	3f 91       	pop	r19
 39e:	2f 91       	pop	r18
 3a0:	0f 90       	pop	r0
 3a2:	0f be       	out	0x3f, r0	; 63
 3a4:	0f 90       	pop	r0
 3a6:	1f 90       	pop	r1
 3a8:	18 95       	reti

000003aa <__vector_6>:

ISR(TIMER0_OVF_vect){
 3aa:	1f 92       	push	r1
 3ac:	0f 92       	push	r0
 3ae:	0f b6       	in	r0, 0x3f	; 63
 3b0:	0f 92       	push	r0
 3b2:	11 24       	eor	r1, r1
 3b4:	8f 93       	push	r24
 3b6:	9f 93       	push	r25
	if(count == 17){
 3b8:	80 91 7d 00 	lds	r24, 0x007D	; 0x80007d <count>
 3bc:	81 31       	cpi	r24, 0x11	; 17
 3be:	39 f4       	brne	.+14     	; 0x3ce <__vector_6+0x24>
		PORTB ^= (1<<PINB4);
 3c0:	98 b3       	in	r25, 0x18	; 24
 3c2:	80 e1       	ldi	r24, 0x10	; 16
 3c4:	89 27       	eor	r24, r25
 3c6:	88 bb       	out	0x18, r24	; 24
		count = 0;
 3c8:	10 92 7d 00 	sts	0x007D, r1	; 0x80007d <count>
 3cc:	05 c0       	rjmp	.+10     	; 0x3d8 <__vector_6+0x2e>
	}else{
		count++;
 3ce:	80 91 7d 00 	lds	r24, 0x007D	; 0x80007d <count>
 3d2:	8f 5f       	subi	r24, 0xFF	; 255
 3d4:	80 93 7d 00 	sts	0x007D, r24	; 0x80007d <count>
	}
}
 3d8:	9f 91       	pop	r25
 3da:	8f 91       	pop	r24
 3dc:	0f 90       	pop	r0
 3de:	0f be       	out	0x3f, r0	; 63
 3e0:	0f 90       	pop	r0
 3e2:	1f 90       	pop	r1
 3e4:	18 95       	reti

000003e6 <buttons_init>:
#include "uart.h"

volatile static uint8_t old_buttons = 0x0;

void buttons_init(){
	DDRB &= ~((1<<PINB3)|(1<<PINB2)|(1<<PINB1)|(1<<PINB0));				//set buttons as input
 3e6:	87 b3       	in	r24, 0x17	; 23
 3e8:	80 7f       	andi	r24, 0xF0	; 240
 3ea:	87 bb       	out	0x17, r24	; 23
	PCMSK0 |= ((1<<PINB3)|(1<<PINB2)|(1<<PINB1)|(1<<PINB0));			//set buttons as source for pin change interrupt 0
 3ec:	80 b5       	in	r24, 0x20	; 32
 3ee:	8f 60       	ori	r24, 0x0F	; 15
 3f0:	80 bd       	out	0x20, r24	; 32
	GIMSK |= (1<<PCIE0);												//enable pin change interrupt 0
 3f2:	8b b7       	in	r24, 0x3b	; 59
 3f4:	80 62       	ori	r24, 0x20	; 32
 3f6:	8b bf       	out	0x3b, r24	; 59
	SREG |= (1<<SREG_I);												//enable interrupts I in global status register
 3f8:	8f b7       	in	r24, 0x3f	; 63
 3fa:	80 68       	ori	r24, 0x80	; 128
 3fc:	8f bf       	out	0x3f, r24	; 63
 3fe:	08 95       	ret

00000400 <__vector_11>:
}

ISR(PCINT0_vect){		
 400:	1f 92       	push	r1
 402:	0f 92       	push	r0
 404:	0f b6       	in	r0, 0x3f	; 63
 406:	0f 92       	push	r0
 408:	11 24       	eor	r1, r1
 40a:	2f 93       	push	r18
 40c:	3f 93       	push	r19
 40e:	4f 93       	push	r20
 410:	5f 93       	push	r21
 412:	6f 93       	push	r22
 414:	7f 93       	push	r23
 416:	8f 93       	push	r24
 418:	9f 93       	push	r25
 41a:	af 93       	push	r26
 41c:	bf 93       	push	r27
 41e:	cf 93       	push	r28
 420:	df 93       	push	r29
 422:	ef 93       	push	r30
 424:	ff 93       	push	r31
	uint8_t new_buttons = (PINB & 0xF);
 426:	d6 b3       	in	r29, 0x16	; 22
 428:	df 70       	andi	r29, 0x0F	; 15
	uint8_t temp = (new_buttons ^ old_buttons);
 42a:	c0 91 7e 00 	lds	r28, 0x007E	; 0x80007e <old_buttons>
 42e:	cd 27       	eor	r28, r29
	if((temp & (1<<PINB0)) && (old_buttons & (1<<PINB0))){
 430:	c0 ff       	sbrs	r28, 0
 432:	06 c0       	rjmp	.+12     	; 0x440 <__vector_11+0x40>
 434:	80 91 7e 00 	lds	r24, 0x007E	; 0x80007e <old_buttons>
 438:	80 ff       	sbrs	r24, 0
 43a:	02 c0       	rjmp	.+4      	; 0x440 <__vector_11+0x40>
		uart_set_button(0);
 43c:	80 e0       	ldi	r24, 0x00	; 0
 43e:	00 d1       	rcall	.+512    	; 0x640 <uart_set_button>
	}
	if((temp & (1<<PINB1)) && (old_buttons & (1<<PINB1))){
 440:	c1 ff       	sbrs	r28, 1
 442:	06 c0       	rjmp	.+12     	; 0x450 <__vector_11+0x50>
 444:	80 91 7e 00 	lds	r24, 0x007E	; 0x80007e <old_buttons>
 448:	81 ff       	sbrs	r24, 1
 44a:	02 c0       	rjmp	.+4      	; 0x450 <__vector_11+0x50>
		uart_set_button(1);
 44c:	81 e0       	ldi	r24, 0x01	; 1
 44e:	f8 d0       	rcall	.+496    	; 0x640 <uart_set_button>
	}
	if((temp & (1<<PINB2)) && (old_buttons & (1<<PINB2))){
 450:	c2 ff       	sbrs	r28, 2
 452:	06 c0       	rjmp	.+12     	; 0x460 <__vector_11+0x60>
 454:	80 91 7e 00 	lds	r24, 0x007E	; 0x80007e <old_buttons>
 458:	82 ff       	sbrs	r24, 2
 45a:	02 c0       	rjmp	.+4      	; 0x460 <__vector_11+0x60>
		uart_set_button(2);
 45c:	82 e0       	ldi	r24, 0x02	; 2
 45e:	f0 d0       	rcall	.+480    	; 0x640 <uart_set_button>
	}
	if((temp & (1<<PINB3)) && (old_buttons & (1<<PINB3))){
 460:	c3 fd       	sbrc	r28, 3
 462:	80 91 7e 00 	lds	r24, 0x007E	; 0x80007e <old_buttons>
		
	}
	old_buttons = new_buttons;
 466:	d0 93 7e 00 	sts	0x007E, r29	; 0x80007e <old_buttons>
}
 46a:	ff 91       	pop	r31
 46c:	ef 91       	pop	r30
 46e:	df 91       	pop	r29
 470:	cf 91       	pop	r28
 472:	bf 91       	pop	r27
 474:	af 91       	pop	r26
 476:	9f 91       	pop	r25
 478:	8f 91       	pop	r24
 47a:	7f 91       	pop	r23
 47c:	6f 91       	pop	r22
 47e:	5f 91       	pop	r21
 480:	4f 91       	pop	r20
 482:	3f 91       	pop	r19
 484:	2f 91       	pop	r18
 486:	0f 90       	pop	r0
 488:	0f be       	out	0x3f, r0	; 63
 48a:	0f 90       	pop	r0
 48c:	1f 90       	pop	r1
 48e:	18 95       	reti

00000490 <i2c_init>:
	i2c_get_ack();
	ret = i2c_get_data();
	i2c_send_nack();
	i2c_send_stop();
	return(ret);
}
 490:	8f ef       	ldi	r24, 0xFF	; 255
 492:	8f b9       	out	0x0f, r24	; 15
 494:	88 b3       	in	r24, 0x18	; 24
 496:	80 6a       	ori	r24, 0xA0	; 160
 498:	88 bb       	out	0x18, r24	; 24
 49a:	87 b3       	in	r24, 0x17	; 23
 49c:	80 6a       	ori	r24, 0xA0	; 160
 49e:	87 bb       	out	0x17, r24	; 23
 4a0:	8a e2       	ldi	r24, 0x2A	; 42
 4a2:	8d b9       	out	0x0d, r24	; 13
 4a4:	80 ef       	ldi	r24, 0xF0	; 240
 4a6:	8e b9       	out	0x0e, r24	; 14
 4a8:	08 95       	ret

000004aa <i2c_send_start>:
 4aa:	88 b3       	in	r24, 0x18	; 24
 4ac:	80 6a       	ori	r24, 0xA0	; 160
 4ae:	88 bb       	out	0x18, r24	; 24
 4b0:	21 e0       	ldi	r18, 0x01	; 1
 4b2:	98 b3       	in	r25, 0x18	; 24
 4b4:	88 b3       	in	r24, 0x18	; 24
 4b6:	85 fb       	bst	r24, 5
 4b8:	88 27       	eor	r24, r24
 4ba:	80 f9       	bld	r24, 0
 4bc:	82 13       	cpse	r24, r18
 4be:	f9 cf       	rjmp	.-14     	; 0x4b2 <i2c_send_start+0x8>
 4c0:	99 23       	and	r25, r25
 4c2:	bc f7       	brge	.-18     	; 0x4b2 <i2c_send_start+0x8>
 4c4:	c5 98       	cbi	0x18, 5	; 24
 4c6:	82 e0       	ldi	r24, 0x02	; 2
 4c8:	8a 95       	dec	r24
 4ca:	f1 f7       	brne	.-4      	; 0x4c8 <i2c_send_start+0x1e>
 4cc:	00 00       	nop
 4ce:	c7 98       	cbi	0x18, 7	; 24
 4d0:	08 95       	ret

000004d2 <i2c_send_stop>:
 4d2:	c5 98       	cbi	0x18, 5	; 24
 4d4:	c7 9a       	sbi	0x18, 7	; 24
 4d6:	82 e0       	ldi	r24, 0x02	; 2
 4d8:	8a 95       	dec	r24
 4da:	f1 f7       	brne	.-4      	; 0x4d8 <i2c_send_stop+0x6>
 4dc:	00 00       	nop
 4de:	c5 9a       	sbi	0x18, 5	; 24
 4e0:	08 95       	ret

000004e2 <i2c_send_ack>:
 4e2:	c5 98       	cbi	0x18, 5	; 24
 4e4:	c7 9a       	sbi	0x18, 7	; 24
 4e6:	82 e0       	ldi	r24, 0x02	; 2
 4e8:	8a 95       	dec	r24
 4ea:	f1 f7       	brne	.-4      	; 0x4e8 <i2c_send_ack+0x6>
 4ec:	00 00       	nop
 4ee:	c7 98       	cbi	0x18, 7	; 24
 4f0:	c5 9a       	sbi	0x18, 5	; 24
 4f2:	08 95       	ret

000004f4 <i2c_send_nack>:
 4f4:	c5 9a       	sbi	0x18, 5	; 24
 4f6:	c7 9a       	sbi	0x18, 7	; 24
 4f8:	82 e0       	ldi	r24, 0x02	; 2
 4fa:	8a 95       	dec	r24
 4fc:	f1 f7       	brne	.-4      	; 0x4fa <i2c_send_nack+0x6>
 4fe:	00 00       	nop
 500:	c7 98       	cbi	0x18, 7	; 24
 502:	08 95       	ret

00000504 <i2c_get_ack>:
 504:	bd 98       	cbi	0x17, 5	; 23
 506:	68 9a       	sbi	0x0d, 0	; 13
 508:	82 e0       	ldi	r24, 0x02	; 2
 50a:	8a 95       	dec	r24
 50c:	f1 f7       	brne	.-4      	; 0x50a <i2c_get_ack+0x6>
 50e:	00 00       	nop
 510:	68 9a       	sbi	0x0d, 0	; 13
 512:	82 e0       	ldi	r24, 0x02	; 2
 514:	8a 95       	dec	r24
 516:	f1 f7       	brne	.-4      	; 0x514 <i2c_get_ack+0x10>
 518:	00 00       	nop
 51a:	8f b1       	in	r24, 0x0f	; 15
 51c:	9f ef       	ldi	r25, 0xFF	; 255
 51e:	9f b9       	out	0x0f, r25	; 15
 520:	bd 9a       	sbi	0x17, 5	; 23
 522:	81 70       	andi	r24, 0x01	; 1
 524:	08 95       	ret

00000526 <i2c_send_data>:
 526:	8f b9       	out	0x0f, r24	; 15
 528:	c5 9a       	sbi	0x18, 5	; 24
 52a:	8e b1       	in	r24, 0x0e	; 14
 52c:	80 7f       	andi	r24, 0xF0	; 240
 52e:	8e b9       	out	0x0e, r24	; 14
 530:	68 9a       	sbi	0x0d, 0	; 13
 532:	82 e0       	ldi	r24, 0x02	; 2
 534:	8a 95       	dec	r24
 536:	f1 f7       	brne	.-4      	; 0x534 <i2c_send_data+0xe>
 538:	00 00       	nop
 53a:	68 9a       	sbi	0x0d, 0	; 13
 53c:	82 e0       	ldi	r24, 0x02	; 2
 53e:	8a 95       	dec	r24
 540:	f1 f7       	brne	.-4      	; 0x53e <i2c_send_data+0x18>
 542:	00 00       	nop
 544:	76 9b       	sbis	0x0e, 6	; 14
 546:	f4 cf       	rjmp	.-24     	; 0x530 <i2c_send_data+0xa>
 548:	8f ef       	ldi	r24, 0xFF	; 255
 54a:	8f b9       	out	0x0f, r24	; 15
 54c:	08 95       	ret

0000054e <i2c_send_reg_add>:
 54e:	cf 93       	push	r28
 550:	df 93       	push	r29
 552:	d8 2f       	mov	r29, r24
 554:	c6 2f       	mov	r28, r22
 556:	a9 df       	rcall	.-174    	; 0x4aa <i2c_send_start>
 558:	8d 2f       	mov	r24, r29
 55a:	88 0f       	add	r24, r24
 55c:	e4 df       	rcall	.-56     	; 0x526 <i2c_send_data>
 55e:	d2 df       	rcall	.-92     	; 0x504 <i2c_get_ack>
 560:	8c 2f       	mov	r24, r28
 562:	e1 df       	rcall	.-62     	; 0x526 <i2c_send_data>
 564:	cf df       	rcall	.-98     	; 0x504 <i2c_get_ack>
 566:	df 91       	pop	r29
 568:	cf 91       	pop	r28
 56a:	08 95       	ret

0000056c <i2c_single_write>:
 56c:	cf 93       	push	r28
 56e:	c4 2f       	mov	r28, r20
 570:	ee df       	rcall	.-36     	; 0x54e <i2c_send_reg_add>
 572:	8c 2f       	mov	r24, r28
 574:	d8 df       	rcall	.-80     	; 0x526 <i2c_send_data>
 576:	c6 df       	rcall	.-116    	; 0x504 <i2c_get_ack>
 578:	ac df       	rcall	.-168    	; 0x4d2 <i2c_send_stop>
 57a:	cf 91       	pop	r28
 57c:	08 95       	ret

0000057e <i2c_burst_write>:
 57e:	cf 93       	push	r28
 580:	df 93       	push	r29
 582:	d4 2f       	mov	r29, r20
 584:	c2 2f       	mov	r28, r18
 586:	e3 df       	rcall	.-58     	; 0x54e <i2c_send_reg_add>
 588:	8d 2f       	mov	r24, r29
 58a:	cd df       	rcall	.-102    	; 0x526 <i2c_send_data>
 58c:	bb df       	rcall	.-138    	; 0x504 <i2c_get_ack>
 58e:	8c 2f       	mov	r24, r28
 590:	ca df       	rcall	.-108    	; 0x526 <i2c_send_data>
 592:	b8 df       	rcall	.-144    	; 0x504 <i2c_get_ack>
 594:	9e df       	rcall	.-196    	; 0x4d2 <i2c_send_stop>
 596:	df 91       	pop	r29
 598:	cf 91       	pop	r28
 59a:	08 95       	ret

0000059c <i2c_get_data>:
 59c:	bd 98       	cbi	0x17, 5	; 23
 59e:	8e b1       	in	r24, 0x0e	; 14
 5a0:	80 7f       	andi	r24, 0xF0	; 240
 5a2:	8e b9       	out	0x0e, r24	; 14
 5a4:	68 9a       	sbi	0x0d, 0	; 13
 5a6:	82 e0       	ldi	r24, 0x02	; 2
 5a8:	8a 95       	dec	r24
 5aa:	f1 f7       	brne	.-4      	; 0x5a8 <i2c_get_data+0xc>
 5ac:	00 00       	nop
 5ae:	68 9a       	sbi	0x0d, 0	; 13
 5b0:	82 e0       	ldi	r24, 0x02	; 2
 5b2:	8a 95       	dec	r24
 5b4:	f1 f7       	brne	.-4      	; 0x5b2 <i2c_get_data+0x16>
 5b6:	00 00       	nop
 5b8:	76 9b       	sbis	0x0e, 6	; 14
 5ba:	f4 cf       	rjmp	.-24     	; 0x5a4 <i2c_get_data+0x8>
 5bc:	8f b1       	in	r24, 0x0f	; 15
 5be:	9f ef       	ldi	r25, 0xFF	; 255
 5c0:	9f b9       	out	0x0f, r25	; 15
 5c2:	bd 9a       	sbi	0x17, 5	; 23
 5c4:	08 95       	ret

000005c6 <i2c_burst_read>:

uint16_t i2c_burst_read(uint8_t dev_address, uint8_t reg_address){
 5c6:	cf 93       	push	r28
 5c8:	df 93       	push	r29
 5ca:	c8 2f       	mov	r28, r24
	uint16_t ret;
	i2c_send_reg_add(dev_address, reg_address);
 5cc:	c0 df       	rcall	.-128    	; 0x54e <i2c_send_reg_add>
	i2c_send_start();
 5ce:	6d df       	rcall	.-294    	; 0x4aa <i2c_send_start>
	i2c_send_data((dev_address<<1)|1);			//device address and read is 1
 5d0:	8c 2f       	mov	r24, r28
 5d2:	88 0f       	add	r24, r24
 5d4:	81 60       	ori	r24, 0x01	; 1
 5d6:	a7 df       	rcall	.-178    	; 0x526 <i2c_send_data>
	i2c_get_ack();
 5d8:	95 df       	rcall	.-214    	; 0x504 <i2c_get_ack>
	ret = (i2c_get_data()<<8);
 5da:	e0 df       	rcall	.-64     	; 0x59c <i2c_get_data>
 5dc:	c8 2f       	mov	r28, r24
 5de:	d0 e0       	ldi	r29, 0x00	; 0
 5e0:	dc 2f       	mov	r29, r28
 5e2:	cc 27       	eor	r28, r28
	i2c_send_ack();
 5e4:	7e df       	rcall	.-260    	; 0x4e2 <i2c_send_ack>
	ret |= i2c_get_data();
 5e6:	da df       	rcall	.-76     	; 0x59c <i2c_get_data>
 5e8:	c8 2b       	or	r28, r24
	i2c_send_nack();
 5ea:	84 df       	rcall	.-248    	; 0x4f4 <i2c_send_nack>
	i2c_send_stop();
 5ec:	72 df       	rcall	.-284    	; 0x4d2 <i2c_send_stop>
	return(ret);
}
 5ee:	ce 01       	movw	r24, r28
 5f0:	df 91       	pop	r29
 5f2:	cf 91       	pop	r28
 5f4:	08 95       	ret

000005f6 <main>:
#include "acc.h"
#include "gauge.h"

int main(void)
{
	CLKPR = (1<<CLKPCE);		//enable clock divider changes
 5f6:	80 e8       	ldi	r24, 0x80	; 128
 5f8:	86 bd       	out	0x26, r24	; 38
	CLKPR = (0<<CLKPCE)|(0<<CLKPS3)|(0<<CLKPS2)|(0<<CLKPS1)|(0<<CLKPS0);	//set clock divider to 1, 8MHz system clock
 5fa:	16 bc       	out	0x26, r1	; 38
	
	i2c_init();
 5fc:	49 df       	rcall	.-366    	; 0x490 <i2c_init>
	uart_init();
 5fe:	04 d0       	rcall	.+8      	; 0x608 <uart_init>
	gauge_init();
 600:	68 de       	rcall	.-816    	; 0x2d2 <gauge_init>
	buttons_init();
 602:	f1 de       	rcall	.-542    	; 0x3e6 <buttons_init>
	acc_init();
 604:	46 dd       	rcall	.-1396   	; 0x92 <acc_init>
 606:	ff cf       	rjmp	.-2      	; 0x606 <main+0x10>

00000608 <uart_init>:
volatile static uint8_t tx_tail = 0;
volatile static uint8_t tx_tele[TELE_SIZE] = {0x00, 0x00, 0x00, 0x00, 0x00};
volatile static uint8_t tx_buffer[BUFFER_SIZE];

void uart_init(void) {
	UBRRH = (uint8_t)(MYUBBR>>8);								//set baud rate
 608:	12 b8       	out	0x02, r1	; 2
	UBRRL = (uint8_t)(MYUBBR);
 60a:	83 e3       	ldi	r24, 0x33	; 51
 60c:	89 b9       	out	0x09, r24	; 9
	UCSRB = (1<<TXEN);											//enable transmit
 60e:	88 e0       	ldi	r24, 0x08	; 8
 610:	8a b9       	out	0x0a, r24	; 10
	UCSRC = (0<<USBS)|(1<<UCSZ1)|(1<<UCSZ0);					//set 8-bit character, set 1 stop bit
 612:	86 e0       	ldi	r24, 0x06	; 6
 614:	83 b9       	out	0x03, r24	; 3
	
	TCCR1A = (0<<COM1A1)|(0<<COM1A0)|(0<<COM1B1)|(0<<COM1B0)|(0<<WGM11)|(0<<WGM10);
 616:	1f bc       	out	0x2f, r1	; 47
	TCCR1B = (0<<ICNC1)|(0<<ICES1)|(0<<WGM13)|(1<<WGM12)|(0<<CS12)|(1<<CS11)|(0<<CS10);		//8MHz with 8 prescaler, clear timer on compare results in 1MHz counter
 618:	8a e0       	ldi	r24, 0x0A	; 10
 61a:	8e bd       	out	0x2e, r24	; 46
	TIMSK |= (1<<OCIE1A);										//enable output compare A match interrupt
 61c:	89 b7       	in	r24, 0x39	; 57
 61e:	80 64       	ori	r24, 0x40	; 64
 620:	89 bf       	out	0x39, r24	; 57
	OCR1AH = 0x27;												//compare on 10000 clock cycles resulting in 10 milliseconds
 622:	87 e2       	ldi	r24, 0x27	; 39
 624:	8b bd       	out	0x2b, r24	; 43
	OCR1AL = 0x10;							
 626:	80 e1       	ldi	r24, 0x10	; 16
 628:	8a bd       	out	0x2a, r24	; 42

	SREG |= (1<<SREG_I);										//enable interrupts I in global status register
 62a:	8f b7       	in	r24, 0x3f	; 63
 62c:	80 68       	ori	r24, 0x80	; 128
 62e:	8f bf       	out	0x3f, r24	; 63
 630:	08 95       	ret

00000632 <uart_set_pos>:
}

void uart_set_pos(int16_t xpos, int16_t ypos){
	tx_tele[X_L] = (xpos&0xFF);			//x_pos_LSB
 632:	e3 e9       	ldi	r30, 0x93	; 147
 634:	f0 e0       	ldi	r31, 0x00	; 0
 636:	80 83       	st	Z, r24
	tx_tele[X_H] = (xpos>>8);			//x_pos_MSB
 638:	91 83       	std	Z+1, r25	; 0x01
	tx_tele[Y_L] = (ypos&0xFF);			//y_pos_LSB
 63a:	62 83       	std	Z+2, r22	; 0x02
	tx_tele[Y_H] = (ypos>>8);			//y_pos_MSB
 63c:	73 83       	std	Z+3, r23	; 0x03
 63e:	08 95       	ret

00000640 <uart_set_button>:
}

void uart_set_button(uint8_t button){
	tx_tele[BUTTONS] = (1<<button);		//set one button as pressed
 640:	21 e0       	ldi	r18, 0x01	; 1
 642:	30 e0       	ldi	r19, 0x00	; 0
 644:	02 c0       	rjmp	.+4      	; 0x64a <uart_set_button+0xa>
 646:	22 0f       	add	r18, r18
 648:	33 1f       	adc	r19, r19
 64a:	8a 95       	dec	r24
 64c:	e2 f7       	brpl	.-8      	; 0x646 <uart_set_button+0x6>
 64e:	20 93 97 00 	sts	0x0097, r18	; 0x800097 <tx_tele+0x4>
 652:	08 95       	ret

00000654 <uart_putc>:
}

void uart_putc(uint8_t c) {
 654:	38 2f       	mov	r19, r24
	uint8_t tmp_head = (tx_head + 1) % BUFFER_SIZE;
 656:	80 91 99 00 	lds	r24, 0x0099	; 0x800099 <tx_head>
 65a:	90 e0       	ldi	r25, 0x00	; 0
 65c:	01 96       	adiw	r24, 0x01	; 1
 65e:	64 e1       	ldi	r22, 0x14	; 20
 660:	70 e0       	ldi	r23, 0x00	; 0
 662:	7a d0       	rcall	.+244    	; 0x758 <__divmodhi4>
 664:	28 2f       	mov	r18, r24
	while (tmp_head == tx_tail);
 666:	90 91 98 00 	lds	r25, 0x0098	; 0x800098 <tx_tail>
 66a:	29 17       	cp	r18, r25
 66c:	e1 f3       	breq	.-8      	; 0x666 <uart_putc+0x12>
	tx_buffer[tx_head] = c;
 66e:	e0 91 99 00 	lds	r30, 0x0099	; 0x800099 <tx_head>
 672:	f0 e0       	ldi	r31, 0x00	; 0
 674:	e1 58       	subi	r30, 0x81	; 129
 676:	ff 4f       	sbci	r31, 0xFF	; 255
 678:	30 83       	st	Z, r19
	tx_head = tmp_head;
 67a:	80 93 99 00 	sts	0x0099, r24	; 0x800099 <tx_head>
	UCSRB |= (1<<UDRIE);
 67e:	55 9a       	sbi	0x0a, 5	; 10
 680:	08 95       	ret

00000682 <__vector_4>:
}

ISR(TIMER1_COMPA_vect){
 682:	1f 92       	push	r1
 684:	0f 92       	push	r0
 686:	0f b6       	in	r0, 0x3f	; 63
 688:	0f 92       	push	r0
 68a:	11 24       	eor	r1, r1
 68c:	2f 93       	push	r18
 68e:	3f 93       	push	r19
 690:	4f 93       	push	r20
 692:	5f 93       	push	r21
 694:	6f 93       	push	r22
 696:	7f 93       	push	r23
 698:	8f 93       	push	r24
 69a:	9f 93       	push	r25
 69c:	af 93       	push	r26
 69e:	bf 93       	push	r27
 6a0:	cf 93       	push	r28
 6a2:	df 93       	push	r29
 6a4:	ef 93       	push	r30
 6a6:	ff 93       	push	r31
	uart_putc(tx_tele[X_L]);
 6a8:	c3 e9       	ldi	r28, 0x93	; 147
 6aa:	d0 e0       	ldi	r29, 0x00	; 0
 6ac:	88 81       	ld	r24, Y
 6ae:	d2 df       	rcall	.-92     	; 0x654 <uart_putc>
	uart_putc(tx_tele[X_H]);
 6b0:	89 81       	ldd	r24, Y+1	; 0x01
 6b2:	d0 df       	rcall	.-96     	; 0x654 <uart_putc>
	uart_putc(tx_tele[Y_L]);
 6b4:	8a 81       	ldd	r24, Y+2	; 0x02
 6b6:	ce df       	rcall	.-100    	; 0x654 <uart_putc>
	uart_putc(tx_tele[Y_H]);
 6b8:	8b 81       	ldd	r24, Y+3	; 0x03
 6ba:	cc df       	rcall	.-104    	; 0x654 <uart_putc>
	uart_putc(tx_tele[BUTTONS]);
 6bc:	8c 81       	ldd	r24, Y+4	; 0x04
 6be:	ca df       	rcall	.-108    	; 0x654 <uart_putc>
	
	tx_tele[0] = 0x00;				//reset telegram
 6c0:	18 82       	st	Y, r1
	tx_tele[1] = 0x00;
 6c2:	19 82       	std	Y+1, r1	; 0x01
	tx_tele[2] = 0x00;
 6c4:	1a 82       	std	Y+2, r1	; 0x02
	tx_tele[3] = 0x00;
 6c6:	1b 82       	std	Y+3, r1	; 0x03
	tx_tele[4] = 0x00;
 6c8:	1c 82       	std	Y+4, r1	; 0x04
}
 6ca:	ff 91       	pop	r31
 6cc:	ef 91       	pop	r30
 6ce:	df 91       	pop	r29
 6d0:	cf 91       	pop	r28
 6d2:	bf 91       	pop	r27
 6d4:	af 91       	pop	r26
 6d6:	9f 91       	pop	r25
 6d8:	8f 91       	pop	r24
 6da:	7f 91       	pop	r23
 6dc:	6f 91       	pop	r22
 6de:	5f 91       	pop	r21
 6e0:	4f 91       	pop	r20
 6e2:	3f 91       	pop	r19
 6e4:	2f 91       	pop	r18
 6e6:	0f 90       	pop	r0
 6e8:	0f be       	out	0x3f, r0	; 63
 6ea:	0f 90       	pop	r0
 6ec:	1f 90       	pop	r1
 6ee:	18 95       	reti

000006f0 <__vector_8>:

ISR(USART_UDRE_vect){
 6f0:	1f 92       	push	r1
 6f2:	0f 92       	push	r0
 6f4:	0f b6       	in	r0, 0x3f	; 63
 6f6:	0f 92       	push	r0
 6f8:	11 24       	eor	r1, r1
 6fa:	5f 93       	push	r21
 6fc:	6f 93       	push	r22
 6fe:	7f 93       	push	r23
 700:	8f 93       	push	r24
 702:	9f 93       	push	r25
 704:	af 93       	push	r26
 706:	bf 93       	push	r27
 708:	ef 93       	push	r30
 70a:	ff 93       	push	r31
	uint8_t tmp_tail = 0;
	if(tx_tail != tx_head){
 70c:	90 91 98 00 	lds	r25, 0x0098	; 0x800098 <tx_tail>
 710:	80 91 99 00 	lds	r24, 0x0099	; 0x800099 <tx_head>
 714:	98 17       	cp	r25, r24
 716:	89 f0       	breq	.+34     	; 0x73a <__vector_8+0x4a>
		tmp_tail = (tx_tail + 1) % BUFFER_SIZE;
 718:	80 91 98 00 	lds	r24, 0x0098	; 0x800098 <tx_tail>
 71c:	90 e0       	ldi	r25, 0x00	; 0
 71e:	01 96       	adiw	r24, 0x01	; 1
 720:	64 e1       	ldi	r22, 0x14	; 20
 722:	70 e0       	ldi	r23, 0x00	; 0
 724:	19 d0       	rcall	.+50     	; 0x758 <__divmodhi4>
		UDR = tx_buffer[tx_tail];
 726:	e0 91 98 00 	lds	r30, 0x0098	; 0x800098 <tx_tail>
 72a:	f0 e0       	ldi	r31, 0x00	; 0
 72c:	e1 58       	subi	r30, 0x81	; 129
 72e:	ff 4f       	sbci	r31, 0xFF	; 255
 730:	90 81       	ld	r25, Z
 732:	9c b9       	out	0x0c, r25	; 12
		tx_tail = tmp_tail;
 734:	80 93 98 00 	sts	0x0098, r24	; 0x800098 <tx_tail>
 738:	01 c0       	rjmp	.+2      	; 0x73c <__vector_8+0x4c>
	}else{
		UCSRB &= ~(1<<UDRIE);
 73a:	55 98       	cbi	0x0a, 5	; 10
	}
 73c:	ff 91       	pop	r31
 73e:	ef 91       	pop	r30
 740:	bf 91       	pop	r27
 742:	af 91       	pop	r26
 744:	9f 91       	pop	r25
 746:	8f 91       	pop	r24
 748:	7f 91       	pop	r23
 74a:	6f 91       	pop	r22
 74c:	5f 91       	pop	r21
 74e:	0f 90       	pop	r0
 750:	0f be       	out	0x3f, r0	; 63
 752:	0f 90       	pop	r0
 754:	1f 90       	pop	r1
 756:	18 95       	reti

00000758 <__divmodhi4>:
 758:	97 fb       	bst	r25, 7
 75a:	07 2e       	mov	r0, r23
 75c:	16 f4       	brtc	.+4      	; 0x762 <__divmodhi4+0xa>
 75e:	00 94       	com	r0
 760:	06 d0       	rcall	.+12     	; 0x76e <__divmodhi4_neg1>
 762:	77 fd       	sbrc	r23, 7
 764:	08 d0       	rcall	.+16     	; 0x776 <__divmodhi4_neg2>
 766:	0b d0       	rcall	.+22     	; 0x77e <__udivmodhi4>
 768:	07 fc       	sbrc	r0, 7
 76a:	05 d0       	rcall	.+10     	; 0x776 <__divmodhi4_neg2>
 76c:	3e f4       	brtc	.+14     	; 0x77c <__divmodhi4_exit>

0000076e <__divmodhi4_neg1>:
 76e:	90 95       	com	r25
 770:	81 95       	neg	r24
 772:	9f 4f       	sbci	r25, 0xFF	; 255
 774:	08 95       	ret

00000776 <__divmodhi4_neg2>:
 776:	70 95       	com	r23
 778:	61 95       	neg	r22
 77a:	7f 4f       	sbci	r23, 0xFF	; 255

0000077c <__divmodhi4_exit>:
 77c:	08 95       	ret

0000077e <__udivmodhi4>:
 77e:	aa 1b       	sub	r26, r26
 780:	bb 1b       	sub	r27, r27
 782:	51 e1       	ldi	r21, 0x11	; 17
 784:	07 c0       	rjmp	.+14     	; 0x794 <__udivmodhi4_ep>

00000786 <__udivmodhi4_loop>:
 786:	aa 1f       	adc	r26, r26
 788:	bb 1f       	adc	r27, r27
 78a:	a6 17       	cp	r26, r22
 78c:	b7 07       	cpc	r27, r23
 78e:	10 f0       	brcs	.+4      	; 0x794 <__udivmodhi4_ep>
 790:	a6 1b       	sub	r26, r22
 792:	b7 0b       	sbc	r27, r23

00000794 <__udivmodhi4_ep>:
 794:	88 1f       	adc	r24, r24
 796:	99 1f       	adc	r25, r25
 798:	5a 95       	dec	r21
 79a:	a9 f7       	brne	.-22     	; 0x786 <__udivmodhi4_loop>
 79c:	80 95       	com	r24
 79e:	90 95       	com	r25
 7a0:	bc 01       	movw	r22, r24
 7a2:	cd 01       	movw	r24, r26
 7a4:	08 95       	ret

000007a6 <_exit>:
 7a6:	f8 94       	cli

000007a8 <__stop_program>:
 7a8:	ff cf       	rjmp	.-2      	; 0x7a8 <__stop_program>
