// Seed: 3960477445
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    module_0,
    id_6
);
  output wire id_6;
  inout supply0 id_5;
  output wire id_4;
  input wire id_3;
  output wire id_2;
  input wire id_1;
  parameter id_7 = 1;
  wire id_8;
  assign module_1.id_2 = 0;
  assign id_5 = id_7 == id_7;
endmodule
module module_1 #(
    parameter id_4 = 32'd46
) (
    output wire  id_0,
    input  uwire id_1,
    input  tri1  id_2
);
  logic _id_4;
  wire [1 : id_4] id_5;
  module_0 modCall_1 (
      id_5,
      id_5,
      id_5,
      id_5,
      id_5,
      id_5
  );
endmodule
