INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado/PongProject/PongProject.srcs/sources_1/new/baudrate_gen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module baudrate_gen
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado/PongProject/PongProject.srcs/sources_1/new/clockDiv.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clockDiv
WARNING: [VRFC 10-9336] redeclaration of ANSI port 'clkDiv' is not allowed [D:/Vivado/PongProject/PongProject.srcs/sources_1/new/clockDiv.v:28]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado/PongProject/PongProject.srcs/sources_1/new/graphic.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module graphic
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado/PongProject/PongProject.srcs/sources_1/new/hexTo7Segment.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hexTo7Segment
WARNING: [VRFC 10-9336] redeclaration of ANSI port 'segments' is not allowed [D:/Vivado/PongProject/PongProject.srcs/sources_1/new/hexTo7Segment.v:28]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado/PongProject/PongProject.srcs/sources_1/new/left_counter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module left_counter
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado/PongProject/PongProject.srcs/sources_1/new/quadSevenSeg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module quadSevenSeg
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado/PongProject/PongProject.srcs/sources_1/new/right_counter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module right_counter
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado/PongProject/PongProject.srcs/sources_1/new/rom.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rom
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado/PongProject/PongProject.srcs/sources_1/new/text.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module text
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado/PongProject/PongProject.srcs/sources_1/new/timer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module timer
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado/PongProject/PongProject.srcs/sources_1/new/uart.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uart
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado/PongProject/PongProject.srcs/sources_1/new/uart_rx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uart_rx
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado/PongProject/PongProject.srcs/sources_1/new/uart_tx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uart_tx
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado/PongProject/PongProject.srcs/sources_1/new/vga.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module vga
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado/PongProject/PongProject.srcs/sources_1/new/system.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module system
