Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2025.1 (win64) Build 6140274 Thu May 22 00:12:29 MDT 2025
| Date         : Wed Nov  5 17:13:55 2025
| Host         : katnlot running 64-bit major release  (build 9200)
| Command      : report_design_analysis -file ./report/maxmul2x2_design_analysis_routed.rpt
| Design       : bd_0_wrapper
| Device       : xc7a35t
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------

Report Design Analysis

Table of Contents
-----------------
1. Setup Path Characteristics 1-1
2. Logic Level Distribution
3. Placer Final Level Congestion Reporting
4. Initial Estimated Router Congestion Reporting
5. SLR Net Crossing Reporting

1. Setup Path Characteristics 1-1
---------------------------------

+---------------------------+-------------------------------------------------------+
|      Characteristics      |                        Path #1                        |
+---------------------------+-------------------------------------------------------+
| Requirement               | 10.000                                                |
| Path Delay                | 4.827                                                 |
| Logic Delay               | 1.113(24%)                                            |
| Net Delay                 | 3.714(76%)                                            |
| Clock Skew                | -0.049                                                |
| Slack                     | 4.408                                                 |
| Clock Uncertainty         | 0.035                                                 |
| Clock Pair Classification | Timed                                                 |
| Clock Delay Group         | Same Clock                                            |
| Logic Levels              | 3                                                     |
| Routes                    | 4                                                     |
| Logical Path              | FDRE/C-(16)-LUT2-(3)-LUT6-(17)-LUT3-(1)-DSP48E1/B[11] |
| Start Point Clock         | ap_clk                                                |
| End Point Clock           | ap_clk                                                |
| DSP Block                 | Seq                                                   |
| RAM Registers             | None-None                                             |
| IO Crossings              | 0                                                     |
| Config Crossings          | 0                                                     |
| SLR Crossings             | 0                                                     |
| PBlocks                   | 0                                                     |
| High Fanout               | 17                                                    |
| ASYNC REG                 | 0                                                     |
| Dont Touch                | 0                                                     |
| Mark Debug                | 0                                                     |
| Start Point Pin Primitive | FDRE/C                                                |
| End Point Pin Primitive   | DSP48E1/B[11]                                         |
| Start Point Pin           | ap_loop_init_reg/C                                    |
| End Point Pin             | m_reg_reg/B[11]                                       |
+---------------------------+-------------------------------------------------------+
* Bounding box calculated as % of dimensions for the target device (188, 300)


2. Logic Level Distribution
---------------------------

+-----------------+-------------+-----+-----+---+----+
| End Point Clock | Requirement |  0  |  1  | 2 |  3 |
+-----------------+-------------+-----+-----+---+----+
| ap_clk          | 10.000ns    | 180 | 186 | 9 | 48 |
+-----------------+-------------+-----+-----+---+----+
* Columns represent the logic levels per end point clock
** Distribution is for top worst 423 paths


3. Placer Final Level Congestion Reporting
------------------------------------------

+-----------+------+-------+------------+--------+---------------+----------------+-----+--------+------+------+------+-----+-------+-----+------------+
| Direction | Type | Level | Congestion | Window | Combined LUTs | Avg LUT Inputs | LUT | LUTRAM | Flop | MUXF | RAMB | DSP | CARRY | SRL | Cell Names |
+-----------+------+-------+------------+--------+---------------+----------------+-----+--------+------+------+------+-----+-------+-----+------------+
* No congestion windows are found above level 5


4. Initial Estimated Router Congestion Reporting
------------------------------------------------

+-----------+------+-------+------------------+--------+---------------+----------------+-----+--------+------+------+------+-----+-------+-----+------------+
| Direction | Type | Level | Percentage Tiles | Window | Combined LUTs | Avg LUT Inputs | LUT | LUTRAM | Flop | MUXF | RAMB | DSP | CARRY | SRL | Cell Names |
+-----------+------+-------+------------------+--------+---------------+----------------+-----+--------+------+------+------+-----+-------+-----+------------+
* No router congested regions found.
** No initial estimated congestion windows are found above level 5


5. SLR Net Crossing Reporting
-----------------------------

+------------+-----------------------------+
| Cell Names | Number of Nets crossing SLR |
+------------+-----------------------------+
* The current part is not an SSI device


