Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.1 (win64) Build 2902540 Wed May 27 19:54:49 MDT 2020
| Date         : Tue Nov  3 14:30:28 2020
| Host         : DESKTOP-N4G9URI running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file wrapper_timing_summary_routed.rpt -pb wrapper_timing_summary_routed.pb -rpx wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : wrapper
| Device       : 7z007s-clg400
| Speed File   : -2  PRODUCTION 1.12 2019-11-22
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (4)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (8)
5. checking no_input_delay (1)
6. checking no_output_delay (4)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (4)
------------------------
 There are 4 register/latch pins with no clock driven by root clock pin: count_main/counterout_reg[20]/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (8)
------------------------------------------------
 There are 8 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (1)
------------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (4)
-------------------------------
 There are 4 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      8.064        0.000                      0                   21        0.251        0.000                      0                   21        3.500        0.000                       0                    22  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 4.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         8.064        0.000                      0                   21        0.251        0.000                      0                   21        3.500        0.000                       0                    22  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        8.064ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.251ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             8.064ns  (required time - arrival time)
  Source:                 count_main/counterout_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            count_main/counterout_reg[20]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.900ns  (logic 1.497ns (78.769%)  route 0.403ns (21.231%))
  Logic Levels:           7  (CARRY4=6 LUT1=1)
  Clock Path Skew:        -0.059ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.303ns = ( 14.303 - 10.000 ) 
    Source Clock Delay      (SCD):    4.700ns
    Clock Pessimism Removal (CPR):    0.338ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.759     3.147    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     3.232 r  clk_IBUF_BUFG_inst/O
                         net (fo=21, routed)          1.468     4.700    count_main/clk
    SLICE_X43Y22         FDCE                                         r  count_main/counterout_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y22         FDCE (Prop_fdce_C_Q)         0.379     5.079 f  count_main/counterout_reg[0]/Q
                         net (fo=1, routed)           0.395     5.475    count_main/counterout_reg_n_0_[0]
    SLICE_X43Y22         LUT1 (Prop_lut1_I0_O)        0.105     5.580 r  count_main/counterout[0]_i_2/O
                         net (fo=1, routed)           0.000     5.580    count_main/counterout[0]_i_2_n_0
    SLICE_X43Y22         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440     6.020 r  count_main/counterout_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.020    count_main/counterout_reg[0]_i_1_n_0
    SLICE_X43Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.118 r  count_main/counterout_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.118    count_main/counterout_reg[4]_i_1_n_0
    SLICE_X43Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.216 r  count_main/counterout_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.008     6.224    count_main/counterout_reg[8]_i_1_n_0
    SLICE_X43Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.322 r  count_main/counterout_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.322    count_main/counterout_reg[12]_i_1_n_0
    SLICE_X43Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.420 r  count_main/counterout_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.420    count_main/counterout_reg[16]_i_1_n_0
    SLICE_X43Y27         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.181     6.601 r  count_main/counterout_reg[20]_i_1/O[0]
                         net (fo=1, routed)           0.000     6.601    count_main/counterout_reg[20]_i_1_n_7
    SLICE_X43Y27         FDCE                                         r  count_main/counterout_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.323    11.323 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.591    12.914    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    12.991 r  clk_IBUF_BUFG_inst/O
                         net (fo=21, routed)          1.313    14.303    count_main/clk
    SLICE_X43Y27         FDCE                                         r  count_main/counterout_reg[20]/C
                         clock pessimism              0.338    14.641    
                         clock uncertainty           -0.035    14.606    
    SLICE_X43Y27         FDCE (Setup_fdce_C_D)        0.059    14.665    count_main/counterout_reg[20]
  -------------------------------------------------------------------
                         required time                         14.665    
                         arrival time                          -6.601    
  -------------------------------------------------------------------
                         slack                                  8.064    

Slack (MET) :             8.076ns  (required time - arrival time)
  Source:                 count_main/counterout_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            count_main/counterout_reg[17]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.886ns  (logic 1.483ns (78.611%)  route 0.403ns (21.389%))
  Logic Levels:           6  (CARRY4=5 LUT1=1)
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.301ns = ( 14.301 - 10.000 ) 
    Source Clock Delay      (SCD):    4.700ns
    Clock Pessimism Removal (CPR):    0.338ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.759     3.147    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     3.232 r  clk_IBUF_BUFG_inst/O
                         net (fo=21, routed)          1.468     4.700    count_main/clk
    SLICE_X43Y22         FDCE                                         r  count_main/counterout_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y22         FDCE (Prop_fdce_C_Q)         0.379     5.079 f  count_main/counterout_reg[0]/Q
                         net (fo=1, routed)           0.395     5.475    count_main/counterout_reg_n_0_[0]
    SLICE_X43Y22         LUT1 (Prop_lut1_I0_O)        0.105     5.580 r  count_main/counterout[0]_i_2/O
                         net (fo=1, routed)           0.000     5.580    count_main/counterout[0]_i_2_n_0
    SLICE_X43Y22         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440     6.020 r  count_main/counterout_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.020    count_main/counterout_reg[0]_i_1_n_0
    SLICE_X43Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.118 r  count_main/counterout_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.118    count_main/counterout_reg[4]_i_1_n_0
    SLICE_X43Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.216 r  count_main/counterout_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.008     6.224    count_main/counterout_reg[8]_i_1_n_0
    SLICE_X43Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.322 r  count_main/counterout_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.322    count_main/counterout_reg[12]_i_1_n_0
    SLICE_X43Y26         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.265     6.587 r  count_main/counterout_reg[16]_i_1/O[1]
                         net (fo=1, routed)           0.000     6.587    count_main/counterout_reg[16]_i_1_n_6
    SLICE_X43Y26         FDCE                                         r  count_main/counterout_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.323    11.323 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.591    12.914    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    12.991 r  clk_IBUF_BUFG_inst/O
                         net (fo=21, routed)          1.311    14.301    count_main/clk
    SLICE_X43Y26         FDCE                                         r  count_main/counterout_reg[17]/C
                         clock pessimism              0.338    14.639    
                         clock uncertainty           -0.035    14.604    
    SLICE_X43Y26         FDCE (Setup_fdce_C_D)        0.059    14.663    count_main/counterout_reg[17]
  -------------------------------------------------------------------
                         required time                         14.663    
                         arrival time                          -6.587    
  -------------------------------------------------------------------
                         slack                                  8.076    

Slack (MET) :             8.081ns  (required time - arrival time)
  Source:                 count_main/counterout_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            count_main/counterout_reg[19]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.881ns  (logic 1.478ns (78.555%)  route 0.403ns (21.445%))
  Logic Levels:           6  (CARRY4=5 LUT1=1)
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.301ns = ( 14.301 - 10.000 ) 
    Source Clock Delay      (SCD):    4.700ns
    Clock Pessimism Removal (CPR):    0.338ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.759     3.147    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     3.232 r  clk_IBUF_BUFG_inst/O
                         net (fo=21, routed)          1.468     4.700    count_main/clk
    SLICE_X43Y22         FDCE                                         r  count_main/counterout_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y22         FDCE (Prop_fdce_C_Q)         0.379     5.079 f  count_main/counterout_reg[0]/Q
                         net (fo=1, routed)           0.395     5.475    count_main/counterout_reg_n_0_[0]
    SLICE_X43Y22         LUT1 (Prop_lut1_I0_O)        0.105     5.580 r  count_main/counterout[0]_i_2/O
                         net (fo=1, routed)           0.000     5.580    count_main/counterout[0]_i_2_n_0
    SLICE_X43Y22         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440     6.020 r  count_main/counterout_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.020    count_main/counterout_reg[0]_i_1_n_0
    SLICE_X43Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.118 r  count_main/counterout_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.118    count_main/counterout_reg[4]_i_1_n_0
    SLICE_X43Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.216 r  count_main/counterout_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.008     6.224    count_main/counterout_reg[8]_i_1_n_0
    SLICE_X43Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.322 r  count_main/counterout_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.322    count_main/counterout_reg[12]_i_1_n_0
    SLICE_X43Y26         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.260     6.582 r  count_main/counterout_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000     6.582    count_main/counterout_reg[16]_i_1_n_4
    SLICE_X43Y26         FDCE                                         r  count_main/counterout_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.323    11.323 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.591    12.914    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    12.991 r  clk_IBUF_BUFG_inst/O
                         net (fo=21, routed)          1.311    14.301    count_main/clk
    SLICE_X43Y26         FDCE                                         r  count_main/counterout_reg[19]/C
                         clock pessimism              0.338    14.639    
                         clock uncertainty           -0.035    14.604    
    SLICE_X43Y26         FDCE (Setup_fdce_C_D)        0.059    14.663    count_main/counterout_reg[19]
  -------------------------------------------------------------------
                         required time                         14.663    
                         arrival time                          -6.582    
  -------------------------------------------------------------------
                         slack                                  8.081    

Slack (MET) :             8.141ns  (required time - arrival time)
  Source:                 count_main/counterout_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            count_main/counterout_reg[18]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.821ns  (logic 1.418ns (77.848%)  route 0.403ns (22.152%))
  Logic Levels:           6  (CARRY4=5 LUT1=1)
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.301ns = ( 14.301 - 10.000 ) 
    Source Clock Delay      (SCD):    4.700ns
    Clock Pessimism Removal (CPR):    0.338ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.759     3.147    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     3.232 r  clk_IBUF_BUFG_inst/O
                         net (fo=21, routed)          1.468     4.700    count_main/clk
    SLICE_X43Y22         FDCE                                         r  count_main/counterout_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y22         FDCE (Prop_fdce_C_Q)         0.379     5.079 f  count_main/counterout_reg[0]/Q
                         net (fo=1, routed)           0.395     5.475    count_main/counterout_reg_n_0_[0]
    SLICE_X43Y22         LUT1 (Prop_lut1_I0_O)        0.105     5.580 r  count_main/counterout[0]_i_2/O
                         net (fo=1, routed)           0.000     5.580    count_main/counterout[0]_i_2_n_0
    SLICE_X43Y22         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440     6.020 r  count_main/counterout_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.020    count_main/counterout_reg[0]_i_1_n_0
    SLICE_X43Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.118 r  count_main/counterout_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.118    count_main/counterout_reg[4]_i_1_n_0
    SLICE_X43Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.216 r  count_main/counterout_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.008     6.224    count_main/counterout_reg[8]_i_1_n_0
    SLICE_X43Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.322 r  count_main/counterout_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.322    count_main/counterout_reg[12]_i_1_n_0
    SLICE_X43Y26         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.200     6.522 r  count_main/counterout_reg[16]_i_1/O[2]
                         net (fo=1, routed)           0.000     6.522    count_main/counterout_reg[16]_i_1_n_5
    SLICE_X43Y26         FDCE                                         r  count_main/counterout_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.323    11.323 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.591    12.914    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    12.991 r  clk_IBUF_BUFG_inst/O
                         net (fo=21, routed)          1.311    14.301    count_main/clk
    SLICE_X43Y26         FDCE                                         r  count_main/counterout_reg[18]/C
                         clock pessimism              0.338    14.639    
                         clock uncertainty           -0.035    14.604    
    SLICE_X43Y26         FDCE (Setup_fdce_C_D)        0.059    14.663    count_main/counterout_reg[18]
  -------------------------------------------------------------------
                         required time                         14.663    
                         arrival time                          -6.522    
  -------------------------------------------------------------------
                         slack                                  8.141    

Slack (MET) :             8.160ns  (required time - arrival time)
  Source:                 count_main/counterout_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            count_main/counterout_reg[16]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.802ns  (logic 1.399ns (77.615%)  route 0.403ns (22.385%))
  Logic Levels:           6  (CARRY4=5 LUT1=1)
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.301ns = ( 14.301 - 10.000 ) 
    Source Clock Delay      (SCD):    4.700ns
    Clock Pessimism Removal (CPR):    0.338ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.759     3.147    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     3.232 r  clk_IBUF_BUFG_inst/O
                         net (fo=21, routed)          1.468     4.700    count_main/clk
    SLICE_X43Y22         FDCE                                         r  count_main/counterout_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y22         FDCE (Prop_fdce_C_Q)         0.379     5.079 f  count_main/counterout_reg[0]/Q
                         net (fo=1, routed)           0.395     5.475    count_main/counterout_reg_n_0_[0]
    SLICE_X43Y22         LUT1 (Prop_lut1_I0_O)        0.105     5.580 r  count_main/counterout[0]_i_2/O
                         net (fo=1, routed)           0.000     5.580    count_main/counterout[0]_i_2_n_0
    SLICE_X43Y22         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440     6.020 r  count_main/counterout_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.020    count_main/counterout_reg[0]_i_1_n_0
    SLICE_X43Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.118 r  count_main/counterout_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.118    count_main/counterout_reg[4]_i_1_n_0
    SLICE_X43Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.216 r  count_main/counterout_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.008     6.224    count_main/counterout_reg[8]_i_1_n_0
    SLICE_X43Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.322 r  count_main/counterout_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.322    count_main/counterout_reg[12]_i_1_n_0
    SLICE_X43Y26         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.181     6.503 r  count_main/counterout_reg[16]_i_1/O[0]
                         net (fo=1, routed)           0.000     6.503    count_main/counterout_reg[16]_i_1_n_7
    SLICE_X43Y26         FDCE                                         r  count_main/counterout_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.323    11.323 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.591    12.914    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    12.991 r  clk_IBUF_BUFG_inst/O
                         net (fo=21, routed)          1.311    14.301    count_main/clk
    SLICE_X43Y26         FDCE                                         r  count_main/counterout_reg[16]/C
                         clock pessimism              0.338    14.639    
                         clock uncertainty           -0.035    14.604    
    SLICE_X43Y26         FDCE (Setup_fdce_C_D)        0.059    14.663    count_main/counterout_reg[16]
  -------------------------------------------------------------------
                         required time                         14.663    
                         arrival time                          -6.503    
  -------------------------------------------------------------------
                         slack                                  8.160    

Slack (MET) :             8.173ns  (required time - arrival time)
  Source:                 count_main/counterout_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            count_main/counterout_reg[13]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.788ns  (logic 1.385ns (77.439%)  route 0.403ns (22.561%))
  Logic Levels:           5  (CARRY4=4 LUT1=1)
  Clock Path Skew:        -0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.300ns = ( 14.300 - 10.000 ) 
    Source Clock Delay      (SCD):    4.700ns
    Clock Pessimism Removal (CPR):    0.338ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.759     3.147    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     3.232 r  clk_IBUF_BUFG_inst/O
                         net (fo=21, routed)          1.468     4.700    count_main/clk
    SLICE_X43Y22         FDCE                                         r  count_main/counterout_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y22         FDCE (Prop_fdce_C_Q)         0.379     5.079 f  count_main/counterout_reg[0]/Q
                         net (fo=1, routed)           0.395     5.475    count_main/counterout_reg_n_0_[0]
    SLICE_X43Y22         LUT1 (Prop_lut1_I0_O)        0.105     5.580 r  count_main/counterout[0]_i_2/O
                         net (fo=1, routed)           0.000     5.580    count_main/counterout[0]_i_2_n_0
    SLICE_X43Y22         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440     6.020 r  count_main/counterout_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.020    count_main/counterout_reg[0]_i_1_n_0
    SLICE_X43Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.118 r  count_main/counterout_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.118    count_main/counterout_reg[4]_i_1_n_0
    SLICE_X43Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.216 r  count_main/counterout_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.008     6.224    count_main/counterout_reg[8]_i_1_n_0
    SLICE_X43Y25         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.265     6.489 r  count_main/counterout_reg[12]_i_1/O[1]
                         net (fo=1, routed)           0.000     6.489    count_main/counterout_reg[12]_i_1_n_6
    SLICE_X43Y25         FDCE                                         r  count_main/counterout_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.323    11.323 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.591    12.914    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    12.991 r  clk_IBUF_BUFG_inst/O
                         net (fo=21, routed)          1.310    14.300    count_main/clk
    SLICE_X43Y25         FDCE                                         r  count_main/counterout_reg[13]/C
                         clock pessimism              0.338    14.638    
                         clock uncertainty           -0.035    14.603    
    SLICE_X43Y25         FDCE (Setup_fdce_C_D)        0.059    14.662    count_main/counterout_reg[13]
  -------------------------------------------------------------------
                         required time                         14.662    
                         arrival time                          -6.489    
  -------------------------------------------------------------------
                         slack                                  8.173    

Slack (MET) :             8.178ns  (required time - arrival time)
  Source:                 count_main/counterout_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            count_main/counterout_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.783ns  (logic 1.380ns (77.376%)  route 0.403ns (22.624%))
  Logic Levels:           5  (CARRY4=4 LUT1=1)
  Clock Path Skew:        -0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.300ns = ( 14.300 - 10.000 ) 
    Source Clock Delay      (SCD):    4.700ns
    Clock Pessimism Removal (CPR):    0.338ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.759     3.147    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     3.232 r  clk_IBUF_BUFG_inst/O
                         net (fo=21, routed)          1.468     4.700    count_main/clk
    SLICE_X43Y22         FDCE                                         r  count_main/counterout_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y22         FDCE (Prop_fdce_C_Q)         0.379     5.079 f  count_main/counterout_reg[0]/Q
                         net (fo=1, routed)           0.395     5.475    count_main/counterout_reg_n_0_[0]
    SLICE_X43Y22         LUT1 (Prop_lut1_I0_O)        0.105     5.580 r  count_main/counterout[0]_i_2/O
                         net (fo=1, routed)           0.000     5.580    count_main/counterout[0]_i_2_n_0
    SLICE_X43Y22         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440     6.020 r  count_main/counterout_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.020    count_main/counterout_reg[0]_i_1_n_0
    SLICE_X43Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.118 r  count_main/counterout_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.118    count_main/counterout_reg[4]_i_1_n_0
    SLICE_X43Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.216 r  count_main/counterout_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.008     6.224    count_main/counterout_reg[8]_i_1_n_0
    SLICE_X43Y25         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.260     6.484 r  count_main/counterout_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     6.484    count_main/counterout_reg[12]_i_1_n_4
    SLICE_X43Y25         FDCE                                         r  count_main/counterout_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.323    11.323 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.591    12.914    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    12.991 r  clk_IBUF_BUFG_inst/O
                         net (fo=21, routed)          1.310    14.300    count_main/clk
    SLICE_X43Y25         FDCE                                         r  count_main/counterout_reg[15]/C
                         clock pessimism              0.338    14.638    
                         clock uncertainty           -0.035    14.603    
    SLICE_X43Y25         FDCE (Setup_fdce_C_D)        0.059    14.662    count_main/counterout_reg[15]
  -------------------------------------------------------------------
                         required time                         14.662    
                         arrival time                          -6.484    
  -------------------------------------------------------------------
                         slack                                  8.178    

Slack (MET) :             8.238ns  (required time - arrival time)
  Source:                 count_main/counterout_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            count_main/counterout_reg[14]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.723ns  (logic 1.320ns (76.589%)  route 0.403ns (23.411%))
  Logic Levels:           5  (CARRY4=4 LUT1=1)
  Clock Path Skew:        -0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.300ns = ( 14.300 - 10.000 ) 
    Source Clock Delay      (SCD):    4.700ns
    Clock Pessimism Removal (CPR):    0.338ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.759     3.147    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     3.232 r  clk_IBUF_BUFG_inst/O
                         net (fo=21, routed)          1.468     4.700    count_main/clk
    SLICE_X43Y22         FDCE                                         r  count_main/counterout_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y22         FDCE (Prop_fdce_C_Q)         0.379     5.079 f  count_main/counterout_reg[0]/Q
                         net (fo=1, routed)           0.395     5.475    count_main/counterout_reg_n_0_[0]
    SLICE_X43Y22         LUT1 (Prop_lut1_I0_O)        0.105     5.580 r  count_main/counterout[0]_i_2/O
                         net (fo=1, routed)           0.000     5.580    count_main/counterout[0]_i_2_n_0
    SLICE_X43Y22         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440     6.020 r  count_main/counterout_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.020    count_main/counterout_reg[0]_i_1_n_0
    SLICE_X43Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.118 r  count_main/counterout_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.118    count_main/counterout_reg[4]_i_1_n_0
    SLICE_X43Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.216 r  count_main/counterout_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.008     6.224    count_main/counterout_reg[8]_i_1_n_0
    SLICE_X43Y25         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.200     6.424 r  count_main/counterout_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000     6.424    count_main/counterout_reg[12]_i_1_n_5
    SLICE_X43Y25         FDCE                                         r  count_main/counterout_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.323    11.323 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.591    12.914    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    12.991 r  clk_IBUF_BUFG_inst/O
                         net (fo=21, routed)          1.310    14.300    count_main/clk
    SLICE_X43Y25         FDCE                                         r  count_main/counterout_reg[14]/C
                         clock pessimism              0.338    14.638    
                         clock uncertainty           -0.035    14.603    
    SLICE_X43Y25         FDCE (Setup_fdce_C_D)        0.059    14.662    count_main/counterout_reg[14]
  -------------------------------------------------------------------
                         required time                         14.662    
                         arrival time                          -6.424    
  -------------------------------------------------------------------
                         slack                                  8.238    

Slack (MET) :             8.257ns  (required time - arrival time)
  Source:                 count_main/counterout_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            count_main/counterout_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.704ns  (logic 1.301ns (76.328%)  route 0.403ns (23.672%))
  Logic Levels:           5  (CARRY4=4 LUT1=1)
  Clock Path Skew:        -0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.300ns = ( 14.300 - 10.000 ) 
    Source Clock Delay      (SCD):    4.700ns
    Clock Pessimism Removal (CPR):    0.338ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.759     3.147    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     3.232 r  clk_IBUF_BUFG_inst/O
                         net (fo=21, routed)          1.468     4.700    count_main/clk
    SLICE_X43Y22         FDCE                                         r  count_main/counterout_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y22         FDCE (Prop_fdce_C_Q)         0.379     5.079 f  count_main/counterout_reg[0]/Q
                         net (fo=1, routed)           0.395     5.475    count_main/counterout_reg_n_0_[0]
    SLICE_X43Y22         LUT1 (Prop_lut1_I0_O)        0.105     5.580 r  count_main/counterout[0]_i_2/O
                         net (fo=1, routed)           0.000     5.580    count_main/counterout[0]_i_2_n_0
    SLICE_X43Y22         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440     6.020 r  count_main/counterout_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.020    count_main/counterout_reg[0]_i_1_n_0
    SLICE_X43Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.118 r  count_main/counterout_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.118    count_main/counterout_reg[4]_i_1_n_0
    SLICE_X43Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.216 r  count_main/counterout_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.008     6.224    count_main/counterout_reg[8]_i_1_n_0
    SLICE_X43Y25         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.181     6.405 r  count_main/counterout_reg[12]_i_1/O[0]
                         net (fo=1, routed)           0.000     6.405    count_main/counterout_reg[12]_i_1_n_7
    SLICE_X43Y25         FDCE                                         r  count_main/counterout_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.323    11.323 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.591    12.914    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    12.991 r  clk_IBUF_BUFG_inst/O
                         net (fo=21, routed)          1.310    14.300    count_main/clk
    SLICE_X43Y25         FDCE                                         r  count_main/counterout_reg[12]/C
                         clock pessimism              0.338    14.638    
                         clock uncertainty           -0.035    14.603    
    SLICE_X43Y25         FDCE (Setup_fdce_C_D)        0.059    14.662    count_main/counterout_reg[12]
  -------------------------------------------------------------------
                         required time                         14.662    
                         arrival time                          -6.405    
  -------------------------------------------------------------------
                         slack                                  8.257    

Slack (MET) :             8.314ns  (required time - arrival time)
  Source:                 count_main/counterout_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            count_main/counterout_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.682ns  (logic 1.287ns (76.496%)  route 0.395ns (23.504%))
  Logic Levels:           4  (CARRY4=3 LUT1=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.300ns = ( 14.300 - 10.000 ) 
    Source Clock Delay      (SCD):    4.700ns
    Clock Pessimism Removal (CPR):    0.373ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.759     3.147    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     3.232 r  clk_IBUF_BUFG_inst/O
                         net (fo=21, routed)          1.468     4.700    count_main/clk
    SLICE_X43Y22         FDCE                                         r  count_main/counterout_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y22         FDCE (Prop_fdce_C_Q)         0.379     5.079 f  count_main/counterout_reg[0]/Q
                         net (fo=1, routed)           0.395     5.475    count_main/counterout_reg_n_0_[0]
    SLICE_X43Y22         LUT1 (Prop_lut1_I0_O)        0.105     5.580 r  count_main/counterout[0]_i_2/O
                         net (fo=1, routed)           0.000     5.580    count_main/counterout[0]_i_2_n_0
    SLICE_X43Y22         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440     6.020 r  count_main/counterout_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.020    count_main/counterout_reg[0]_i_1_n_0
    SLICE_X43Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.118 r  count_main/counterout_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.118    count_main/counterout_reg[4]_i_1_n_0
    SLICE_X43Y24         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.265     6.383 r  count_main/counterout_reg[8]_i_1/O[1]
                         net (fo=1, routed)           0.000     6.383    count_main/counterout_reg[8]_i_1_n_6
    SLICE_X43Y24         FDCE                                         r  count_main/counterout_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.323    11.323 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.591    12.914    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    12.991 r  clk_IBUF_BUFG_inst/O
                         net (fo=21, routed)          1.310    14.300    count_main/clk
    SLICE_X43Y24         FDCE                                         r  count_main/counterout_reg[9]/C
                         clock pessimism              0.373    14.673    
                         clock uncertainty           -0.035    14.638    
    SLICE_X43Y24         FDCE (Setup_fdce_C_D)        0.059    14.697    count_main/counterout_reg[9]
  -------------------------------------------------------------------
                         required time                         14.697    
                         arrival time                          -6.383    
  -------------------------------------------------------------------
                         slack                                  8.314    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.251ns  (arrival time - required time)
  Source:                 count_main/counterout_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            count_main/counterout_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.356ns  (logic 0.249ns (70.029%)  route 0.107ns (29.971%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.972ns
    Source Clock Delay      (SCD):    1.459ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  clk_IBUF_BUFG_inst/O
                         net (fo=21, routed)          0.581     1.459    count_main/clk
    SLICE_X43Y24         FDCE                                         r  count_main/counterout_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y24         FDCE (Prop_fdce_C_Q)         0.141     1.600 r  count_main/counterout_reg[11]/Q
                         net (fo=1, routed)           0.107     1.707    count_main/counterout_reg_n_0_[11]
    SLICE_X43Y24         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.815 r  count_main/counterout_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.815    count_main/counterout_reg[8]_i_1_n_4
    SLICE_X43Y24         FDCE                                         r  count_main/counterout_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  clk_IBUF_BUFG_inst/O
                         net (fo=21, routed)          0.847     1.972    count_main/clk
    SLICE_X43Y24         FDCE                                         r  count_main/counterout_reg[11]/C
                         clock pessimism             -0.513     1.459    
    SLICE_X43Y24         FDCE (Hold_fdce_C_D)         0.105     1.564    count_main/counterout_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.564    
                         arrival time                           1.815    
  -------------------------------------------------------------------
                         slack                                  0.251    

Slack (MET) :             0.251ns  (arrival time - required time)
  Source:                 count_main/counterout_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            count_main/counterout_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.356ns  (logic 0.249ns (70.029%)  route 0.107ns (29.971%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.972ns
    Source Clock Delay      (SCD):    1.459ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  clk_IBUF_BUFG_inst/O
                         net (fo=21, routed)          0.581     1.459    count_main/clk
    SLICE_X43Y25         FDCE                                         r  count_main/counterout_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y25         FDCE (Prop_fdce_C_Q)         0.141     1.600 r  count_main/counterout_reg[15]/Q
                         net (fo=1, routed)           0.107     1.707    count_main/counterout_reg_n_0_[15]
    SLICE_X43Y25         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.815 r  count_main/counterout_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.815    count_main/counterout_reg[12]_i_1_n_4
    SLICE_X43Y25         FDCE                                         r  count_main/counterout_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  clk_IBUF_BUFG_inst/O
                         net (fo=21, routed)          0.847     1.972    count_main/clk
    SLICE_X43Y25         FDCE                                         r  count_main/counterout_reg[15]/C
                         clock pessimism             -0.513     1.459    
    SLICE_X43Y25         FDCE (Hold_fdce_C_D)         0.105     1.564    count_main/counterout_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.564    
                         arrival time                           1.815    
  -------------------------------------------------------------------
                         slack                                  0.251    

Slack (MET) :             0.251ns  (arrival time - required time)
  Source:                 count_main/counterout_reg[19]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            count_main/counterout_reg[19]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.356ns  (logic 0.249ns (70.029%)  route 0.107ns (29.971%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.973ns
    Source Clock Delay      (SCD):    1.460ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  clk_IBUF_BUFG_inst/O
                         net (fo=21, routed)          0.582     1.460    count_main/clk
    SLICE_X43Y26         FDCE                                         r  count_main/counterout_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y26         FDCE (Prop_fdce_C_Q)         0.141     1.601 r  count_main/counterout_reg[19]/Q
                         net (fo=1, routed)           0.107     1.708    count_main/counterout_reg_n_0_[19]
    SLICE_X43Y26         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.816 r  count_main/counterout_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.816    count_main/counterout_reg[16]_i_1_n_4
    SLICE_X43Y26         FDCE                                         r  count_main/counterout_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  clk_IBUF_BUFG_inst/O
                         net (fo=21, routed)          0.848     1.973    count_main/clk
    SLICE_X43Y26         FDCE                                         r  count_main/counterout_reg[19]/C
                         clock pessimism             -0.513     1.460    
    SLICE_X43Y26         FDCE (Hold_fdce_C_D)         0.105     1.565    count_main/counterout_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.565    
                         arrival time                           1.816    
  -------------------------------------------------------------------
                         slack                                  0.251    

Slack (MET) :             0.251ns  (arrival time - required time)
  Source:                 count_main/counterout_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            count_main/counterout_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.356ns  (logic 0.249ns (70.029%)  route 0.107ns (29.971%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.975ns
    Source Clock Delay      (SCD):    1.462ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  clk_IBUF_BUFG_inst/O
                         net (fo=21, routed)          0.584     1.462    count_main/clk
    SLICE_X43Y22         FDCE                                         r  count_main/counterout_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y22         FDCE (Prop_fdce_C_Q)         0.141     1.603 r  count_main/counterout_reg[3]/Q
                         net (fo=1, routed)           0.107     1.710    count_main/counterout_reg_n_0_[3]
    SLICE_X43Y22         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.818 r  count_main/counterout_reg[0]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.818    count_main/counterout_reg[0]_i_1_n_4
    SLICE_X43Y22         FDCE                                         r  count_main/counterout_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  clk_IBUF_BUFG_inst/O
                         net (fo=21, routed)          0.850     1.975    count_main/clk
    SLICE_X43Y22         FDCE                                         r  count_main/counterout_reg[3]/C
                         clock pessimism             -0.513     1.462    
    SLICE_X43Y22         FDCE (Hold_fdce_C_D)         0.105     1.567    count_main/counterout_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.567    
                         arrival time                           1.818    
  -------------------------------------------------------------------
                         slack                                  0.251    

Slack (MET) :             0.251ns  (arrival time - required time)
  Source:                 count_main/counterout_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            count_main/counterout_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.356ns  (logic 0.249ns (70.029%)  route 0.107ns (29.971%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.973ns
    Source Clock Delay      (SCD):    1.460ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  clk_IBUF_BUFG_inst/O
                         net (fo=21, routed)          0.582     1.460    count_main/clk
    SLICE_X43Y23         FDCE                                         r  count_main/counterout_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y23         FDCE (Prop_fdce_C_Q)         0.141     1.601 r  count_main/counterout_reg[7]/Q
                         net (fo=1, routed)           0.107     1.708    count_main/counterout_reg_n_0_[7]
    SLICE_X43Y23         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.816 r  count_main/counterout_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.816    count_main/counterout_reg[4]_i_1_n_4
    SLICE_X43Y23         FDCE                                         r  count_main/counterout_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  clk_IBUF_BUFG_inst/O
                         net (fo=21, routed)          0.848     1.973    count_main/clk
    SLICE_X43Y23         FDCE                                         r  count_main/counterout_reg[7]/C
                         clock pessimism             -0.513     1.460    
    SLICE_X43Y23         FDCE (Hold_fdce_C_D)         0.105     1.565    count_main/counterout_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.565    
                         arrival time                           1.816    
  -------------------------------------------------------------------
                         slack                                  0.251    

Slack (MET) :             0.254ns  (arrival time - required time)
  Source:                 count_main/counterout_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            count_main/counterout_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.359ns  (logic 0.252ns (70.177%)  route 0.107ns (29.823%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.972ns
    Source Clock Delay      (SCD):    1.459ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  clk_IBUF_BUFG_inst/O
                         net (fo=21, routed)          0.581     1.459    count_main/clk
    SLICE_X43Y24         FDCE                                         r  count_main/counterout_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y24         FDCE (Prop_fdce_C_Q)         0.141     1.600 r  count_main/counterout_reg[10]/Q
                         net (fo=1, routed)           0.107     1.707    count_main/counterout_reg_n_0_[10]
    SLICE_X43Y24         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.818 r  count_main/counterout_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.818    count_main/counterout_reg[8]_i_1_n_5
    SLICE_X43Y24         FDCE                                         r  count_main/counterout_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  clk_IBUF_BUFG_inst/O
                         net (fo=21, routed)          0.847     1.972    count_main/clk
    SLICE_X43Y24         FDCE                                         r  count_main/counterout_reg[10]/C
                         clock pessimism             -0.513     1.459    
    SLICE_X43Y24         FDCE (Hold_fdce_C_D)         0.105     1.564    count_main/counterout_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.564    
                         arrival time                           1.818    
  -------------------------------------------------------------------
                         slack                                  0.254    

Slack (MET) :             0.254ns  (arrival time - required time)
  Source:                 count_main/counterout_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            count_main/counterout_reg[14]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.359ns  (logic 0.252ns (70.177%)  route 0.107ns (29.823%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.972ns
    Source Clock Delay      (SCD):    1.459ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  clk_IBUF_BUFG_inst/O
                         net (fo=21, routed)          0.581     1.459    count_main/clk
    SLICE_X43Y25         FDCE                                         r  count_main/counterout_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y25         FDCE (Prop_fdce_C_Q)         0.141     1.600 r  count_main/counterout_reg[14]/Q
                         net (fo=1, routed)           0.107     1.707    count_main/counterout_reg_n_0_[14]
    SLICE_X43Y25         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.818 r  count_main/counterout_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.818    count_main/counterout_reg[12]_i_1_n_5
    SLICE_X43Y25         FDCE                                         r  count_main/counterout_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  clk_IBUF_BUFG_inst/O
                         net (fo=21, routed)          0.847     1.972    count_main/clk
    SLICE_X43Y25         FDCE                                         r  count_main/counterout_reg[14]/C
                         clock pessimism             -0.513     1.459    
    SLICE_X43Y25         FDCE (Hold_fdce_C_D)         0.105     1.564    count_main/counterout_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.564    
                         arrival time                           1.818    
  -------------------------------------------------------------------
                         slack                                  0.254    

Slack (MET) :             0.254ns  (arrival time - required time)
  Source:                 count_main/counterout_reg[18]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            count_main/counterout_reg[18]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.359ns  (logic 0.252ns (70.177%)  route 0.107ns (29.823%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.973ns
    Source Clock Delay      (SCD):    1.460ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  clk_IBUF_BUFG_inst/O
                         net (fo=21, routed)          0.582     1.460    count_main/clk
    SLICE_X43Y26         FDCE                                         r  count_main/counterout_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y26         FDCE (Prop_fdce_C_Q)         0.141     1.601 r  count_main/counterout_reg[18]/Q
                         net (fo=1, routed)           0.107     1.708    count_main/counterout_reg_n_0_[18]
    SLICE_X43Y26         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.819 r  count_main/counterout_reg[16]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.819    count_main/counterout_reg[16]_i_1_n_5
    SLICE_X43Y26         FDCE                                         r  count_main/counterout_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  clk_IBUF_BUFG_inst/O
                         net (fo=21, routed)          0.848     1.973    count_main/clk
    SLICE_X43Y26         FDCE                                         r  count_main/counterout_reg[18]/C
                         clock pessimism             -0.513     1.460    
    SLICE_X43Y26         FDCE (Hold_fdce_C_D)         0.105     1.565    count_main/counterout_reg[18]
  -------------------------------------------------------------------
                         required time                         -1.565    
                         arrival time                           1.819    
  -------------------------------------------------------------------
                         slack                                  0.254    

Slack (MET) :             0.254ns  (arrival time - required time)
  Source:                 count_main/counterout_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            count_main/counterout_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.359ns  (logic 0.252ns (70.177%)  route 0.107ns (29.823%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.973ns
    Source Clock Delay      (SCD):    1.460ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  clk_IBUF_BUFG_inst/O
                         net (fo=21, routed)          0.582     1.460    count_main/clk
    SLICE_X43Y23         FDCE                                         r  count_main/counterout_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y23         FDCE (Prop_fdce_C_Q)         0.141     1.601 r  count_main/counterout_reg[6]/Q
                         net (fo=1, routed)           0.107     1.708    count_main/counterout_reg_n_0_[6]
    SLICE_X43Y23         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.819 r  count_main/counterout_reg[4]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.819    count_main/counterout_reg[4]_i_1_n_5
    SLICE_X43Y23         FDCE                                         r  count_main/counterout_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  clk_IBUF_BUFG_inst/O
                         net (fo=21, routed)          0.848     1.973    count_main/clk
    SLICE_X43Y23         FDCE                                         r  count_main/counterout_reg[6]/C
                         clock pessimism             -0.513     1.460    
    SLICE_X43Y23         FDCE (Hold_fdce_C_D)         0.105     1.565    count_main/counterout_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.565    
                         arrival time                           1.819    
  -------------------------------------------------------------------
                         slack                                  0.254    

Slack (MET) :             0.255ns  (arrival time - required time)
  Source:                 count_main/counterout_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            count_main/counterout_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.360ns  (logic 0.256ns (71.197%)  route 0.104ns (28.803%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.972ns
    Source Clock Delay      (SCD):    1.459ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  clk_IBUF_BUFG_inst/O
                         net (fo=21, routed)          0.581     1.459    count_main/clk
    SLICE_X43Y25         FDCE                                         r  count_main/counterout_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y25         FDCE (Prop_fdce_C_Q)         0.141     1.600 r  count_main/counterout_reg[12]/Q
                         net (fo=1, routed)           0.104     1.704    count_main/counterout_reg_n_0_[12]
    SLICE_X43Y25         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.819 r  count_main/counterout_reg[12]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.819    count_main/counterout_reg[12]_i_1_n_7
    SLICE_X43Y25         FDCE                                         r  count_main/counterout_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  clk_IBUF_BUFG_inst/O
                         net (fo=21, routed)          0.847     1.972    count_main/clk
    SLICE_X43Y25         FDCE                                         r  count_main/counterout_reg[12]/C
                         clock pessimism             -0.513     1.459    
    SLICE_X43Y25         FDCE (Hold_fdce_C_D)         0.105     1.564    count_main/counterout_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.564    
                         arrival time                           1.819    
  -------------------------------------------------------------------
                         slack                                  0.255    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 4.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            1.592         10.000      8.408      BUFGCTRL_X0Y16  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X43Y22    count_main/counterout_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X43Y24    count_main/counterout_reg[10]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X43Y24    count_main/counterout_reg[11]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X43Y25    count_main/counterout_reg[12]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X43Y25    count_main/counterout_reg[13]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X43Y25    count_main/counterout_reg[14]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X43Y25    count_main/counterout_reg[15]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X43Y26    count_main/counterout_reg[16]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X43Y26    count_main/counterout_reg[17]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         6.000       5.500      SLICE_X43Y22    count_main/counterout_reg[0]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         6.000       5.500      SLICE_X43Y24    count_main/counterout_reg[10]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         6.000       5.500      SLICE_X43Y24    count_main/counterout_reg[11]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         6.000       5.500      SLICE_X43Y25    count_main/counterout_reg[12]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         6.000       5.500      SLICE_X43Y25    count_main/counterout_reg[13]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         6.000       5.500      SLICE_X43Y25    count_main/counterout_reg[14]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         6.000       5.500      SLICE_X43Y25    count_main/counterout_reg[15]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         6.000       5.500      SLICE_X43Y26    count_main/counterout_reg[16]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         6.000       5.500      SLICE_X43Y26    count_main/counterout_reg[17]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         6.000       5.500      SLICE_X43Y26    count_main/counterout_reg[18]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X43Y26    count_main/counterout_reg[16]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X43Y26    count_main/counterout_reg[17]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X43Y26    count_main/counterout_reg[18]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X43Y26    count_main/counterout_reg[19]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X43Y23    count_main/counterout_reg[4]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X43Y23    count_main/counterout_reg[5]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X43Y23    count_main/counterout_reg[6]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X43Y23    count_main/counterout_reg[7]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X43Y22    count_main/counterout_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X43Y24    count_main/counterout_reg[10]/C



