{"sha": "74eb5c5227eb3101d4e2b732e8b26ebeb1291f86", "node_id": "MDY6Q29tbWl0MTM2NTMxMDA6NzRlYjVjNTIyN2ViMzEwMWQ0ZTJiNzMyZThiMjZlYmViMTI5MWY4Ng==", "commit": {"author": {"name": "Doug Evans", "email": "dje@gnu.org", "date": "1994-04-20T03:37:45Z"}, "committer": {"name": "Doug Evans", "email": "dje@gnu.org", "date": "1994-04-20T03:37:45Z"}, "message": "(emit_reload_insns): Record additional spill registers in their intrinsic mode.\n\nFrom-SVN: r7088", "tree": {"sha": "ec7644e61e08f5a0cc74fb57ae17c448b28d99cb", "url": "https://api.github.com/repos/Rust-GCC/gccrs/git/trees/ec7644e61e08f5a0cc74fb57ae17c448b28d99cb"}, "url": "https://api.github.com/repos/Rust-GCC/gccrs/git/commits/74eb5c5227eb3101d4e2b732e8b26ebeb1291f86", "comment_count": 0, "verification": {"verified": false, "reason": "unsigned", "signature": null, "payload": null}}, "url": "https://api.github.com/repos/Rust-GCC/gccrs/commits/74eb5c5227eb3101d4e2b732e8b26ebeb1291f86", "html_url": "https://github.com/Rust-GCC/gccrs/commit/74eb5c5227eb3101d4e2b732e8b26ebeb1291f86", "comments_url": "https://api.github.com/repos/Rust-GCC/gccrs/commits/74eb5c5227eb3101d4e2b732e8b26ebeb1291f86/comments", "author": null, "committer": null, "parents": [{"sha": "ca4aac003dd77456362b1adfca46345e3840bc72", "url": "https://api.github.com/repos/Rust-GCC/gccrs/commits/ca4aac003dd77456362b1adfca46345e3840bc72", "html_url": "https://github.com/Rust-GCC/gccrs/commit/ca4aac003dd77456362b1adfca46345e3840bc72"}], "stats": {"total": 6, "additions": 4, "deletions": 2}, "files": [{"sha": "db1cd4895db04ab4e5484910fde83278bbf5f417", "filename": "gcc/reload1.c", "status": "modified", "additions": 4, "deletions": 2, "changes": 6, "blob_url": "https://github.com/Rust-GCC/gccrs/blob/74eb5c5227eb3101d4e2b732e8b26ebeb1291f86/gcc%2Freload1.c", "raw_url": "https://github.com/Rust-GCC/gccrs/raw/74eb5c5227eb3101d4e2b732e8b26ebeb1291f86/gcc%2Freload1.c", "contents_url": "https://api.github.com/repos/Rust-GCC/gccrs/contents/gcc%2Freload1.c?ref=74eb5c5227eb3101d4e2b732e8b26ebeb1291f86", "patch": "@@ -6372,7 +6372,8 @@ emit_reload_insns (insn)\n \t      if (nregno < FIRST_PSEUDO_REGISTER)\n \t\tfor (k = 1; k < nnr; k++)\n \t\t  reg_last_reload_reg[nregno + k]\n-\t\t    = (nr == nnr ? gen_rtx (REG, word_mode,\n+\t\t    = (nr == nnr ? gen_rtx (REG,\n+\t\t\t\t\t    reg_raw_mode[REGNO (reload_reg_rtx[r]) + k],\n \t\t\t\t\t    REGNO (reload_reg_rtx[r]) + k)\n \t\t       : 0);\n \n@@ -6413,7 +6414,8 @@ emit_reload_insns (insn)\n \t      if (nregno < FIRST_PSEUDO_REGISTER)\n \t\tfor (k = 1; k < nnr; k++)\n \t\t  reg_last_reload_reg[nregno + k]\n-\t\t    = (nr == nnr ? gen_rtx (REG, word_mode,\n+\t\t    = (nr == nnr ? gen_rtx (REG,\n+\t\t\t\t\t    reg_raw_mode[REGNO (reload_reg_rtx[r]) + k],\n \t\t\t\t\t    REGNO (reload_reg_rtx[r]) + k)\n \t\t       : 0);\n "}]}