<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "https://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=11"/>
<meta name="generator" content="Doxygen 1.9.4"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>libopencm3: nvic.c Source File</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="navtree.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="resize.js"></script>
<script type="text/javascript" src="navtreedata.js"></script>
<script type="text/javascript" src="navtree.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr id="projectrow">
  <td id="projectalign">
   <div id="projectname">libopencm3
   </div>
   <div id="projectbrief">A free/libre/open-source firmware library for various ARM Cortex-M3 microcontrollers.</div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.9.4 -->
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
var searchBox = new SearchBox("searchBox", "search",'Search','.html');
/* @license-end */
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
$(function() {
  initMenu('',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
/* @license-end */
</script>
<div id="main-nav"></div>
</div><!-- top -->
<div id="side-nav" class="ui-resizable side-nav-resizable">
  <div id="nav-tree">
    <div id="nav-tree-contents">
      <div id="nav-sync" class="sync"></div>
    </div>
  </div>
  <div id="splitbar" style="-moz-user-select:none;" 
       class="ui-resizable-handle">
  </div>
</div>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
$(document).ready(function(){initNavTree('nvic_8c_source.html',''); initResizable(); });
/* @license-end */
</script>
<div id="doc-content">
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div class="header">
  <div class="headertitle"><div class="title">nvic.c</div></div>
</div><!--header-->
<div class="contents">
<a href="nvic_8c.html">Go to the documentation of this file.</a><div class="fragment"><div class="line"><a id="l00001" name="l00001"></a><span class="lineno">    1</span><span class="comment">/*</span></div>
<div class="line"><a id="l00002" name="l00002"></a><span class="lineno">    2</span><span class="comment"> * This file is part of the libopencm3 project.</span></div>
<div class="line"><a id="l00003" name="l00003"></a><span class="lineno">    3</span><span class="comment"> *</span></div>
<div class="line"><a id="l00004" name="l00004"></a><span class="lineno">    4</span><span class="comment"> * Copyright (C) 2010 Thomas Otto &lt;tommi@viadmin.org&gt;</span></div>
<div class="line"><a id="l00005" name="l00005"></a><span class="lineno">    5</span><span class="comment"> * Copyright (C) 2012 Fergus Noble &lt;fergusnoble@gmail.com&gt;</span></div>
<div class="line"><a id="l00006" name="l00006"></a><span class="lineno">    6</span><span class="comment"> * Copyright (C) 2012 Benjamin Vernoux &lt;titanmkd@gmail.com&gt;</span></div>
<div class="line"><a id="l00007" name="l00007"></a><span class="lineno">    7</span><span class="comment"> *</span></div>
<div class="line"><a id="l00008" name="l00008"></a><span class="lineno">    8</span><span class="comment"> * This library is free software: you can redistribute it and/or modify</span></div>
<div class="line"><a id="l00009" name="l00009"></a><span class="lineno">    9</span><span class="comment"> * it under the terms of the GNU Lesser General Public License as published by</span></div>
<div class="line"><a id="l00010" name="l00010"></a><span class="lineno">   10</span><span class="comment"> * the Free Software Foundation, either version 3 of the License, or</span></div>
<div class="line"><a id="l00011" name="l00011"></a><span class="lineno">   11</span><span class="comment"> * (at your option) any later version.</span></div>
<div class="line"><a id="l00012" name="l00012"></a><span class="lineno">   12</span><span class="comment"> *</span></div>
<div class="line"><a id="l00013" name="l00013"></a><span class="lineno">   13</span><span class="comment"> * This library is distributed in the hope that it will be useful,</span></div>
<div class="line"><a id="l00014" name="l00014"></a><span class="lineno">   14</span><span class="comment"> * but WITHOUT ANY WARRANTY; without even the implied warranty of</span></div>
<div class="line"><a id="l00015" name="l00015"></a><span class="lineno">   15</span><span class="comment"> * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the</span></div>
<div class="line"><a id="l00016" name="l00016"></a><span class="lineno">   16</span><span class="comment"> * GNU Lesser General Public License for more details.</span></div>
<div class="line"><a id="l00017" name="l00017"></a><span class="lineno">   17</span><span class="comment"> *</span></div>
<div class="line"><a id="l00018" name="l00018"></a><span class="lineno">   18</span><span class="comment"> * You should have received a copy of the GNU Lesser General Public License</span></div>
<div class="line"><a id="l00019" name="l00019"></a><span class="lineno">   19</span><span class="comment"> * along with this library.  If not, see &lt;http://www.gnu.org/licenses/&gt;.</span></div>
<div class="line"><a id="l00020" name="l00020"></a><span class="lineno">   20</span><span class="comment"> */</span><span class="comment"></span></div>
<div class="line"><a id="l00021" name="l00021"></a><span class="lineno">   21</span><span class="comment">/** @defgroup CM3_nvic_file NVIC</span></div>
<div class="line"><a id="l00022" name="l00022"></a><span class="lineno">   22</span><span class="comment"> *</span></div>
<div class="line"><a id="l00023" name="l00023"></a><span class="lineno">   23</span><span class="comment"> * @ingroup CM3_files</span></div>
<div class="line"><a id="l00024" name="l00024"></a><span class="lineno">   24</span><span class="comment"> *</span></div>
<div class="line"><a id="l00025" name="l00025"></a><span class="lineno">   25</span><span class="comment"> * @brief &lt;b&gt;libopencm3 Cortex Nested Vectored Interrupt Controller&lt;/b&gt;</span></div>
<div class="line"><a id="l00026" name="l00026"></a><span class="lineno">   26</span><span class="comment"> *</span></div>
<div class="line"><a id="l00027" name="l00027"></a><span class="lineno">   27</span><span class="comment"> * @version 1.0.0</span></div>
<div class="line"><a id="l00028" name="l00028"></a><span class="lineno">   28</span><span class="comment"> *</span></div>
<div class="line"><a id="l00029" name="l00029"></a><span class="lineno">   29</span><span class="comment"> * @author @htmlonly &amp;copy; @endhtmlonly 2010 Thomas Otto &lt;tommi@viadmin.org&gt;</span></div>
<div class="line"><a id="l00030" name="l00030"></a><span class="lineno">   30</span><span class="comment"> * @author @htmlonly &amp;copy; @endhtmlonly 2012 Fergus Noble</span></div>
<div class="line"><a id="l00031" name="l00031"></a><span class="lineno">   31</span><span class="comment"> * &lt;fergusnoble@gmail.com&gt;</span></div>
<div class="line"><a id="l00032" name="l00032"></a><span class="lineno">   32</span><span class="comment"> *</span></div>
<div class="line"><a id="l00033" name="l00033"></a><span class="lineno">   33</span><span class="comment"> * @date 18 August 2012</span></div>
<div class="line"><a id="l00034" name="l00034"></a><span class="lineno">   34</span><span class="comment"> *</span></div>
<div class="line"><a id="l00035" name="l00035"></a><span class="lineno">   35</span><span class="comment"> * Cortex processors provide 14 cortex-defined interrupts (NMI, usage faults,</span></div>
<div class="line"><a id="l00036" name="l00036"></a><span class="lineno">   36</span><span class="comment"> * systicks etc.) and varying numbers of implementation defined interrupts</span></div>
<div class="line"><a id="l00037" name="l00037"></a><span class="lineno">   37</span><span class="comment"> * (typically peripherial interrupts and DMA).</span></div>
<div class="line"><a id="l00038" name="l00038"></a><span class="lineno">   38</span><span class="comment"> *</span></div>
<div class="line"><a id="l00039" name="l00039"></a><span class="lineno">   39</span><span class="comment"> * @see Cortex-M3 Devices Generic User Guide</span></div>
<div class="line"><a id="l00040" name="l00040"></a><span class="lineno">   40</span><span class="comment"> * @see STM32F10xxx Cortex-M3 programming manual</span></div>
<div class="line"><a id="l00041" name="l00041"></a><span class="lineno">   41</span><span class="comment"> *</span></div>
<div class="line"><a id="l00042" name="l00042"></a><span class="lineno">   42</span><span class="comment"> * LGPL License Terms @ref lgpl_license</span></div>
<div class="line"><a id="l00043" name="l00043"></a><span class="lineno">   43</span><span class="comment">*/</span><span class="comment"></span></div>
<div class="line"><a id="l00044" name="l00044"></a><span class="lineno">   44</span><span class="comment">/**@{*/</span></div>
<div class="line"><a id="l00045" name="l00045"></a><span class="lineno">   45</span> </div>
<div class="line"><a id="l00046" name="l00046"></a><span class="lineno">   46</span><span class="preprocessor">#include &lt;<a class="code" href="cm3_2nvic_8h.html">libopencm3/cm3/nvic.h</a>&gt;</span></div>
<div class="line"><a id="l00047" name="l00047"></a><span class="lineno">   47</span><span class="preprocessor">#include &lt;<a class="code" href="scb_8h.html">libopencm3/cm3/scb.h</a>&gt;</span></div>
<div class="line"><a id="l00048" name="l00048"></a><span class="lineno">   48</span> </div>
<div class="line"><a id="l00049" name="l00049"></a><span class="lineno">   49</span><span class="comment">/*---------------------------------------------------------------------------*/</span><span class="comment"></span></div>
<div class="line"><a id="l00050" name="l00050"></a><span class="lineno">   50</span><span class="comment">/** @brief NVIC Enable Interrupt</span></div>
<div class="line"><a id="l00051" name="l00051"></a><span class="lineno">   51</span><span class="comment"> *</span></div>
<div class="line"><a id="l00052" name="l00052"></a><span class="lineno">   52</span><span class="comment"> * Enables a user interrupt.</span></div>
<div class="line"><a id="l00053" name="l00053"></a><span class="lineno">   53</span><span class="comment"> *</span></div>
<div class="line"><a id="l00054" name="l00054"></a><span class="lineno">   54</span><span class="comment"> * @param[in] irqn Unsigned int8. Interrupt number @ref CM3_nvic_defines_irqs</span></div>
<div class="line"><a id="l00055" name="l00055"></a><span class="lineno">   55</span><span class="comment"> */</span></div>
<div class="line"><a id="l00056" name="l00056"></a><span class="lineno">   56</span> </div>
<div class="line"><a id="l00057" name="l00057"></a><span class="lineno"><a class="line" href="group__CM3__nvic__defines.html#gae5fdef5fd0dc9db35df8e84715fe8179">   57</a></span><span class="keywordtype">void</span> <a class="code hl_function" href="group__CM3__nvic__file.html#gae5fdef5fd0dc9db35df8e84715fe8179">nvic_enable_irq</a>(uint8_t irqn)</div>
<div class="line"><a id="l00058" name="l00058"></a><span class="lineno">   58</span>{</div>
<div class="line"><a id="l00059" name="l00059"></a><span class="lineno">   59</span>        <a class="code hl_define" href="group__nvic__registers.html#ga56d60698b9aa6c8bc051d3c81e1a1ee3">NVIC_ISER</a>(irqn / 32) = (1 &lt;&lt; (irqn % 32));</div>
<div class="line"><a id="l00060" name="l00060"></a><span class="lineno">   60</span>}</div>
<div class="line"><a id="l00061" name="l00061"></a><span class="lineno">   61</span> </div>
<div class="line"><a id="l00062" name="l00062"></a><span class="lineno">   62</span><span class="comment">/*---------------------------------------------------------------------------*/</span><span class="comment"></span></div>
<div class="line"><a id="l00063" name="l00063"></a><span class="lineno">   63</span><span class="comment">/** @brief NVIC Disable Interrupt</span></div>
<div class="line"><a id="l00064" name="l00064"></a><span class="lineno">   64</span><span class="comment"> *</span></div>
<div class="line"><a id="l00065" name="l00065"></a><span class="lineno">   65</span><span class="comment"> * Disables a user interrupt.</span></div>
<div class="line"><a id="l00066" name="l00066"></a><span class="lineno">   66</span><span class="comment"> *</span></div>
<div class="line"><a id="l00067" name="l00067"></a><span class="lineno">   67</span><span class="comment"> * @param[in] irqn Unsigned int8. Interrupt number @ref CM3_nvic_defines_irqs</span></div>
<div class="line"><a id="l00068" name="l00068"></a><span class="lineno">   68</span><span class="comment"> */</span></div>
<div class="line"><a id="l00069" name="l00069"></a><span class="lineno">   69</span> </div>
<div class="line"><a id="l00070" name="l00070"></a><span class="lineno"><a class="line" href="group__CM3__nvic__defines.html#gaf95cc3827a6e48d82c6046c639c80dc9">   70</a></span><span class="keywordtype">void</span> <a class="code hl_function" href="group__CM3__nvic__file.html#gaf95cc3827a6e48d82c6046c639c80dc9">nvic_disable_irq</a>(uint8_t irqn)</div>
<div class="line"><a id="l00071" name="l00071"></a><span class="lineno">   71</span>{</div>
<div class="line"><a id="l00072" name="l00072"></a><span class="lineno">   72</span>        <a class="code hl_define" href="group__nvic__registers.html#ga3fa79c5ca67b7a9037cf9ddc28e43c00">NVIC_ICER</a>(irqn / 32) = (1 &lt;&lt; (irqn % 32));</div>
<div class="line"><a id="l00073" name="l00073"></a><span class="lineno">   73</span>}</div>
<div class="line"><a id="l00074" name="l00074"></a><span class="lineno">   74</span> </div>
<div class="line"><a id="l00075" name="l00075"></a><span class="lineno">   75</span><span class="comment">/*---------------------------------------------------------------------------*/</span><span class="comment"></span></div>
<div class="line"><a id="l00076" name="l00076"></a><span class="lineno">   76</span><span class="comment">/** @brief NVIC Return Pending Interrupt</span></div>
<div class="line"><a id="l00077" name="l00077"></a><span class="lineno">   77</span><span class="comment"> *</span></div>
<div class="line"><a id="l00078" name="l00078"></a><span class="lineno">   78</span><span class="comment"> * True if the interrupt has occurred and is waiting for service.</span></div>
<div class="line"><a id="l00079" name="l00079"></a><span class="lineno">   79</span><span class="comment"> *</span></div>
<div class="line"><a id="l00080" name="l00080"></a><span class="lineno">   80</span><span class="comment"> * @param[in] irqn Unsigned int8. Interrupt number @ref CM3_nvic_defines_irqs</span></div>
<div class="line"><a id="l00081" name="l00081"></a><span class="lineno">   81</span><span class="comment"> * @return Boolean. Interrupt pending.</span></div>
<div class="line"><a id="l00082" name="l00082"></a><span class="lineno">   82</span><span class="comment"> */</span></div>
<div class="line"><a id="l00083" name="l00083"></a><span class="lineno">   83</span> </div>
<div class="line"><a id="l00084" name="l00084"></a><span class="lineno"><a class="line" href="group__CM3__nvic__defines.html#ga0af0d73b09caec78a330d202829391bf">   84</a></span>uint8_t <a class="code hl_function" href="group__CM3__nvic__file.html#ga0af0d73b09caec78a330d202829391bf">nvic_get_pending_irq</a>(uint8_t irqn)</div>
<div class="line"><a id="l00085" name="l00085"></a><span class="lineno">   85</span>{</div>
<div class="line"><a id="l00086" name="l00086"></a><span class="lineno">   86</span>        <span class="keywordflow">return</span> <a class="code hl_define" href="group__nvic__registers.html#ga6be3b05499bafab037e23f25d63d621c">NVIC_ISPR</a>(irqn / 32) &amp; (1 &lt;&lt; (irqn % 32)) ? 1 : 0;</div>
<div class="line"><a id="l00087" name="l00087"></a><span class="lineno">   87</span>}</div>
<div class="line"><a id="l00088" name="l00088"></a><span class="lineno">   88</span> </div>
<div class="line"><a id="l00089" name="l00089"></a><span class="lineno">   89</span><span class="comment">/*---------------------------------------------------------------------------*/</span><span class="comment"></span></div>
<div class="line"><a id="l00090" name="l00090"></a><span class="lineno">   90</span><span class="comment">/** @brief NVIC Set Pending Interrupt</span></div>
<div class="line"><a id="l00091" name="l00091"></a><span class="lineno">   91</span><span class="comment"> *</span></div>
<div class="line"><a id="l00092" name="l00092"></a><span class="lineno">   92</span><span class="comment"> * Force a user interrupt to a pending state. This has no effect if the</span></div>
<div class="line"><a id="l00093" name="l00093"></a><span class="lineno">   93</span><span class="comment"> * interrupt is already pending.</span></div>
<div class="line"><a id="l00094" name="l00094"></a><span class="lineno">   94</span><span class="comment"> *</span></div>
<div class="line"><a id="l00095" name="l00095"></a><span class="lineno">   95</span><span class="comment"> * @param[in] irqn Unsigned int8. Interrupt number @ref CM3_nvic_defines_irqs</span></div>
<div class="line"><a id="l00096" name="l00096"></a><span class="lineno">   96</span><span class="comment"> */</span></div>
<div class="line"><a id="l00097" name="l00097"></a><span class="lineno">   97</span> </div>
<div class="line"><a id="l00098" name="l00098"></a><span class="lineno"><a class="line" href="group__CM3__nvic__defines.html#ga3de46ef1bb9421e41fad4f407d0c8242">   98</a></span><span class="keywordtype">void</span> <a class="code hl_function" href="group__CM3__nvic__file.html#ga3de46ef1bb9421e41fad4f407d0c8242">nvic_set_pending_irq</a>(uint8_t irqn)</div>
<div class="line"><a id="l00099" name="l00099"></a><span class="lineno">   99</span>{</div>
<div class="line"><a id="l00100" name="l00100"></a><span class="lineno">  100</span>        <a class="code hl_define" href="group__nvic__registers.html#ga6be3b05499bafab037e23f25d63d621c">NVIC_ISPR</a>(irqn / 32) = (1 &lt;&lt; (irqn % 32));</div>
<div class="line"><a id="l00101" name="l00101"></a><span class="lineno">  101</span>}</div>
<div class="line"><a id="l00102" name="l00102"></a><span class="lineno">  102</span> </div>
<div class="line"><a id="l00103" name="l00103"></a><span class="lineno">  103</span><span class="comment">/*---------------------------------------------------------------------------*/</span><span class="comment"></span></div>
<div class="line"><a id="l00104" name="l00104"></a><span class="lineno">  104</span><span class="comment">/** @brief NVIC Clear Pending Interrupt</span></div>
<div class="line"><a id="l00105" name="l00105"></a><span class="lineno">  105</span><span class="comment"> *</span></div>
<div class="line"><a id="l00106" name="l00106"></a><span class="lineno">  106</span><span class="comment"> * Force remove a user interrupt from a pending state. This has no effect if</span></div>
<div class="line"><a id="l00107" name="l00107"></a><span class="lineno">  107</span><span class="comment"> * the interrupt is actively being serviced.</span></div>
<div class="line"><a id="l00108" name="l00108"></a><span class="lineno">  108</span><span class="comment"> *</span></div>
<div class="line"><a id="l00109" name="l00109"></a><span class="lineno">  109</span><span class="comment"> * @param[in] irqn Unsigned int8. Interrupt number @ref CM3_nvic_defines_irqs</span></div>
<div class="line"><a id="l00110" name="l00110"></a><span class="lineno">  110</span><span class="comment"> */</span></div>
<div class="line"><a id="l00111" name="l00111"></a><span class="lineno">  111</span> </div>
<div class="line"><a id="l00112" name="l00112"></a><span class="lineno"><a class="line" href="group__CM3__nvic__defines.html#ga55916a6ef4b3380692dc46bb0135386e">  112</a></span><span class="keywordtype">void</span> <a class="code hl_function" href="group__CM3__nvic__file.html#ga55916a6ef4b3380692dc46bb0135386e">nvic_clear_pending_irq</a>(uint8_t irqn)</div>
<div class="line"><a id="l00113" name="l00113"></a><span class="lineno">  113</span>{</div>
<div class="line"><a id="l00114" name="l00114"></a><span class="lineno">  114</span>        <a class="code hl_define" href="group__nvic__registers.html#gabbdb5811b29c0b99ebd769b35fc6b77d">NVIC_ICPR</a>(irqn / 32) = (1 &lt;&lt; (irqn % 32));</div>
<div class="line"><a id="l00115" name="l00115"></a><span class="lineno">  115</span>}</div>
<div class="line"><a id="l00116" name="l00116"></a><span class="lineno">  116</span> </div>
<div class="line"><a id="l00117" name="l00117"></a><span class="lineno">  117</span> </div>
<div class="line"><a id="l00118" name="l00118"></a><span class="lineno">  118</span> </div>
<div class="line"><a id="l00119" name="l00119"></a><span class="lineno">  119</span><span class="comment">/*---------------------------------------------------------------------------*/</span><span class="comment"></span></div>
<div class="line"><a id="l00120" name="l00120"></a><span class="lineno">  120</span><span class="comment">/** @brief NVIC Return Enabled Interrupt</span></div>
<div class="line"><a id="l00121" name="l00121"></a><span class="lineno">  121</span><span class="comment"> *</span></div>
<div class="line"><a id="l00122" name="l00122"></a><span class="lineno">  122</span><span class="comment"> * @param[in] irqn Unsigned int8. Interrupt number @ref CM3_nvic_defines_irqs</span></div>
<div class="line"><a id="l00123" name="l00123"></a><span class="lineno">  123</span><span class="comment"> * @return Boolean. Interrupt enabled.</span></div>
<div class="line"><a id="l00124" name="l00124"></a><span class="lineno">  124</span><span class="comment"> */</span></div>
<div class="line"><a id="l00125" name="l00125"></a><span class="lineno">  125</span> </div>
<div class="line"><a id="l00126" name="l00126"></a><span class="lineno"><a class="line" href="group__CM3__nvic__defines.html#gaa2244a9f5f8c94a82bc8cf41d6ef254d">  126</a></span>uint8_t <a class="code hl_function" href="group__CM3__nvic__file.html#gaa2244a9f5f8c94a82bc8cf41d6ef254d">nvic_get_irq_enabled</a>(uint8_t irqn)</div>
<div class="line"><a id="l00127" name="l00127"></a><span class="lineno">  127</span>{</div>
<div class="line"><a id="l00128" name="l00128"></a><span class="lineno">  128</span>        <span class="keywordflow">return</span> <a class="code hl_define" href="group__nvic__registers.html#ga56d60698b9aa6c8bc051d3c81e1a1ee3">NVIC_ISER</a>(irqn / 32) &amp; (1 &lt;&lt; (irqn % 32)) ? 1 : 0;</div>
<div class="line"><a id="l00129" name="l00129"></a><span class="lineno">  129</span>}</div>
<div class="line"><a id="l00130" name="l00130"></a><span class="lineno">  130</span> </div>
<div class="line"><a id="l00131" name="l00131"></a><span class="lineno">  131</span><span class="preprocessor">#if defined(__ARM_ARCH_7M__) || defined(__ARM_ARCH_7EM__)</span><span class="comment"></span></div>
<div class="line"><a id="l00132" name="l00132"></a><span class="lineno">  132</span><span class="comment">/** @brief NVIC Set Interrupt Priority</span></div>
<div class="line"><a id="l00133" name="l00133"></a><span class="lineno">  133</span><span class="comment"> *</span></div>
<div class="line"><a id="l00134" name="l00134"></a><span class="lineno">  134</span><span class="comment"> * There are 16 priority levels only, given by the upper four bits of the</span></div>
<div class="line"><a id="l00135" name="l00135"></a><span class="lineno">  135</span><span class="comment"> * priority byte, as required by ARM standards. The priority levels are</span></div>
<div class="line"><a id="l00136" name="l00136"></a><span class="lineno">  136</span><span class="comment"> * interpreted according to the pre-emptive priority grouping set in the</span></div>
<div class="line"><a id="l00137" name="l00137"></a><span class="lineno">  137</span><span class="comment"> * SCB Application Interrupt and Reset Control Register (SCB_AIRCR), as done</span></div>
<div class="line"><a id="l00138" name="l00138"></a><span class="lineno">  138</span><span class="comment"> * in @ref scb_set_priority_grouping,</span></div>
<div class="line"><a id="l00139" name="l00139"></a><span class="lineno">  139</span><span class="comment"> * @param[in] irqn Interrupt number @ref CM3_nvic_defines_irqs</span></div>
<div class="line"><a id="l00140" name="l00140"></a><span class="lineno">  140</span><span class="comment"> * @param[in] priority Interrupt priority (0 ... 255 in steps of 16)</span></div>
<div class="line"><a id="l00141" name="l00141"></a><span class="lineno">  141</span><span class="comment"> */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00142" name="l00142"></a><span class="lineno">  142</span><span class="preprocessor">#else</span><span class="comment"></span></div>
<div class="line"><a id="l00143" name="l00143"></a><span class="lineno">  143</span><span class="comment">/** NVIC Set Interrupt Priority.</span></div>
<div class="line"><a id="l00144" name="l00144"></a><span class="lineno">  144</span><span class="comment"> *</span></div>
<div class="line"><a id="l00145" name="l00145"></a><span class="lineno">  145</span><span class="comment"> * There are 4 priority levels only, given by the upper two bits of the</span></div>
<div class="line"><a id="l00146" name="l00146"></a><span class="lineno">  146</span><span class="comment"> * priority byte, as required by ARM standards. No grouping available.</span></div>
<div class="line"><a id="l00147" name="l00147"></a><span class="lineno">  147</span><span class="comment"> *</span></div>
<div class="line"><a id="l00148" name="l00148"></a><span class="lineno">  148</span><span class="comment"> * @param[in] irqn Interrupt number @ref CM3_nvic_defines_irqs</span></div>
<div class="line"><a id="l00149" name="l00149"></a><span class="lineno">  149</span><span class="comment"> * @param[in] priority Interrupt priority (0 ... 255 in steps of 16)</span></div>
<div class="line"><a id="l00150" name="l00150"></a><span class="lineno">  150</span><span class="comment"> */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00151" name="l00151"></a><span class="lineno">  151</span><span class="preprocessor">#endif</span></div>
<div class="line"><a id="l00152" name="l00152"></a><span class="lineno"><a class="line" href="group__CM3__nvic__defines.html#ga404123c81365250fe09e0545b4c6bf66">  152</a></span><span class="keywordtype">void</span> <a class="code hl_function" href="group__CM3__nvic__file.html#ga404123c81365250fe09e0545b4c6bf66">nvic_set_priority</a>(uint8_t irqn, uint8_t priority)</div>
<div class="line"><a id="l00153" name="l00153"></a><span class="lineno">  153</span>{</div>
<div class="line"><a id="l00154" name="l00154"></a><span class="lineno">  154</span>        <span class="comment">/* code from lpc43xx/nvic.c -- this is quite a hack and alludes to the</span></div>
<div class="line"><a id="l00155" name="l00155"></a><span class="lineno">  155</span><span class="comment">         * negative interrupt numbers assigned to the system interrupts. better</span></div>
<div class="line"><a id="l00156" name="l00156"></a><span class="lineno">  156</span><span class="comment">         * handling would mean signed integers. */</span></div>
<div class="line"><a id="l00157" name="l00157"></a><span class="lineno">  157</span>        <span class="keywordflow">if</span> (irqn &gt;= <a class="code hl_define" href="group__CM3__nvic__defines__irqs.html#gab5735bab073d7a2c893b4c0b85fc5357">NVIC_IRQ_COUNT</a>) {</div>
<div class="line"><a id="l00158" name="l00158"></a><span class="lineno">  158</span>                <span class="comment">/* Cortex-M  system interrupts */</span></div>
<div class="line"><a id="l00159" name="l00159"></a><span class="lineno">  159</span><span class="preprocessor">#if defined(__ARM_ARCH_6M__)</span></div>
<div class="line"><a id="l00160" name="l00160"></a><span class="lineno">  160</span>                <span class="comment">/* ARM6M supports only 32bit word access to SHPR registers */</span></div>
<div class="line"><a id="l00161" name="l00161"></a><span class="lineno">  161</span>                irqn = (irqn &amp; 0xF) - 4;</div>
<div class="line"><a id="l00162" name="l00162"></a><span class="lineno">  162</span>                uint8_t shift = (irqn &amp; 0x3) &lt;&lt; 3;</div>
<div class="line"><a id="l00163" name="l00163"></a><span class="lineno">  163</span>                uint8_t reg = irqn &gt;&gt; 2;</div>
<div class="line"><a id="l00164" name="l00164"></a><span class="lineno">  164</span>                SCB_SHPR32(reg) = ((SCB_SHPR32(reg) &amp; ~(0xFFUL &lt;&lt; shift)) |</div>
<div class="line"><a id="l00165" name="l00165"></a><span class="lineno">  165</span>                                ((uint32_t) priority) &lt;&lt; shift);</div>
<div class="line"><a id="l00166" name="l00166"></a><span class="lineno">  166</span><span class="preprocessor">#else</span></div>
<div class="line"><a id="l00167" name="l00167"></a><span class="lineno">  167</span>                <a class="code hl_define" href="group__cm__scb__registers.html#ga39aec065bae38bee84f8d4a5c8a78eb9">SCB_SHPR</a>((irqn &amp; 0xF) - 4) = priority;</div>
<div class="line"><a id="l00168" name="l00168"></a><span class="lineno">  168</span><span class="preprocessor">#endif</span></div>
<div class="line"><a id="l00169" name="l00169"></a><span class="lineno">  169</span>        } <span class="keywordflow">else</span> {</div>
<div class="line"><a id="l00170" name="l00170"></a><span class="lineno">  170</span>                <span class="comment">/* Device specific interrupts */</span></div>
<div class="line"><a id="l00171" name="l00171"></a><span class="lineno">  171</span><span class="preprocessor">#if defined(__ARM_ARCH_6M__)</span></div>
<div class="line"><a id="l00172" name="l00172"></a><span class="lineno">  172</span>                <span class="comment">/* ARM6M supports only 32bit word access to IPR registers */</span></div>
<div class="line"><a id="l00173" name="l00173"></a><span class="lineno">  173</span>                uint8_t shift = (irqn &amp; 0x3) &lt;&lt; 3;</div>
<div class="line"><a id="l00174" name="l00174"></a><span class="lineno">  174</span>                uint8_t reg = irqn &gt;&gt; 2;</div>
<div class="line"><a id="l00175" name="l00175"></a><span class="lineno">  175</span>                NVIC_IPR32(reg) = ((NVIC_IPR32(reg) &amp; ~(0xFFUL &lt;&lt; shift)) |</div>
<div class="line"><a id="l00176" name="l00176"></a><span class="lineno">  176</span>                                ((uint32_t) priority) &lt;&lt; shift);</div>
<div class="line"><a id="l00177" name="l00177"></a><span class="lineno">  177</span><span class="preprocessor">#else</span></div>
<div class="line"><a id="l00178" name="l00178"></a><span class="lineno">  178</span>                <a class="code hl_define" href="group__nvic__registers.html#gac70cd532c336bcab3735403a1e0a8c48">NVIC_IPR</a>(irqn) = priority;</div>
<div class="line"><a id="l00179" name="l00179"></a><span class="lineno">  179</span><span class="preprocessor">#endif</span></div>
<div class="line"><a id="l00180" name="l00180"></a><span class="lineno">  180</span>        }</div>
<div class="line"><a id="l00181" name="l00181"></a><span class="lineno">  181</span>}</div>
<div class="line"><a id="l00182" name="l00182"></a><span class="lineno">  182</span> </div>
<div class="line"><a id="l00183" name="l00183"></a><span class="lineno">  183</span><span class="comment">/* Those are defined only on CM3 or CM4 */</span></div>
<div class="line"><a id="l00184" name="l00184"></a><span class="lineno">  184</span><span class="preprocessor">#if defined(__ARM_ARCH_7M__) || defined(__ARM_ARCH_7EM__)</span></div>
<div class="line"><a id="l00185" name="l00185"></a><span class="lineno">  185</span><span class="comment">/*---------------------------------------------------------------------------*/</span><span class="comment"></span></div>
<div class="line"><a id="l00186" name="l00186"></a><span class="lineno">  186</span><span class="comment">/** @brief NVIC Return Active Interrupt</span></div>
<div class="line"><a id="l00187" name="l00187"></a><span class="lineno">  187</span><span class="comment"> *</span></div>
<div class="line"><a id="l00188" name="l00188"></a><span class="lineno">  188</span><span class="comment"> * Interrupt has occurred and is currently being serviced.</span></div>
<div class="line"><a id="l00189" name="l00189"></a><span class="lineno">  189</span><span class="comment"> *</span></div>
<div class="line"><a id="l00190" name="l00190"></a><span class="lineno">  190</span><span class="comment"> * @param[in] irqn Unsigned int8. Interrupt number @ref CM3_nvic_defines_irqs</span></div>
<div class="line"><a id="l00191" name="l00191"></a><span class="lineno">  191</span><span class="comment"> * @return Boolean. Interrupt active.</span></div>
<div class="line"><a id="l00192" name="l00192"></a><span class="lineno">  192</span><span class="comment"> */</span></div>
<div class="line"><a id="l00193" name="l00193"></a><span class="lineno">  193</span> </div>
<div class="line"><a id="l00194" name="l00194"></a><span class="lineno"><a class="line" href="group__CM3__nvic__defines.html#gaa5ef6143fd0b814310e5475473f80b43">  194</a></span>uint8_t <a class="code hl_function" href="group__CM3__nvic__file.html#gaa5ef6143fd0b814310e5475473f80b43">nvic_get_active_irq</a>(uint8_t irqn)</div>
<div class="line"><a id="l00195" name="l00195"></a><span class="lineno">  195</span>{</div>
<div class="line"><a id="l00196" name="l00196"></a><span class="lineno">  196</span>        <span class="keywordflow">return</span> <a class="code hl_define" href="group__nvic__registers.html#gaaf27ae37bd9f107e4773bae6d3405931">NVIC_IABR</a>(irqn / 32) &amp; (1 &lt;&lt; (irqn % 32)) ? 1 : 0;</div>
<div class="line"><a id="l00197" name="l00197"></a><span class="lineno">  197</span>}</div>
<div class="line"><a id="l00198" name="l00198"></a><span class="lineno">  198</span> </div>
<div class="line"><a id="l00199" name="l00199"></a><span class="lineno">  199</span><span class="comment">/*---------------------------------------------------------------------------*/</span><span class="comment"></span></div>
<div class="line"><a id="l00200" name="l00200"></a><span class="lineno">  200</span><span class="comment">/** @brief NVIC Software Trigger Interrupt</span></div>
<div class="line"><a id="l00201" name="l00201"></a><span class="lineno">  201</span><span class="comment"> *</span></div>
<div class="line"><a id="l00202" name="l00202"></a><span class="lineno">  202</span><span class="comment"> * Generate an interrupt from software. This has no effect for unprivileged</span></div>
<div class="line"><a id="l00203" name="l00203"></a><span class="lineno">  203</span><span class="comment"> * access unless the privilege level has been elevated through the System</span></div>
<div class="line"><a id="l00204" name="l00204"></a><span class="lineno">  204</span><span class="comment"> * Control Registers.</span></div>
<div class="line"><a id="l00205" name="l00205"></a><span class="lineno">  205</span><span class="comment"> *</span></div>
<div class="line"><a id="l00206" name="l00206"></a><span class="lineno">  206</span><span class="comment"> * @param[in] irqn Unsigned int16. Interrupt number (0 ... 239)</span></div>
<div class="line"><a id="l00207" name="l00207"></a><span class="lineno">  207</span><span class="comment"> */</span></div>
<div class="line"><a id="l00208" name="l00208"></a><span class="lineno">  208</span> </div>
<div class="line"><a id="l00209" name="l00209"></a><span class="lineno"><a class="line" href="group__CM3__nvic__defines.html#ga236a68110c418bc6b100eb6756ec4ea9">  209</a></span><span class="keywordtype">void</span> <a class="code hl_function" href="group__CM3__nvic__file.html#ga236a68110c418bc6b100eb6756ec4ea9">nvic_generate_software_interrupt</a>(uint16_t irqn)</div>
<div class="line"><a id="l00210" name="l00210"></a><span class="lineno">  210</span>{</div>
<div class="line"><a id="l00211" name="l00211"></a><span class="lineno">  211</span>        <span class="keywordflow">if</span> (irqn &lt;= 239) {</div>
<div class="line"><a id="l00212" name="l00212"></a><span class="lineno">  212</span>                <a class="code hl_define" href="group__nvic__registers.html#gaaa80bc30d455351b9231f252632d481b">NVIC_STIR</a> |= irqn;</div>
<div class="line"><a id="l00213" name="l00213"></a><span class="lineno">  213</span>        }</div>
<div class="line"><a id="l00214" name="l00214"></a><span class="lineno">  214</span>}</div>
<div class="line"><a id="l00215" name="l00215"></a><span class="lineno">  215</span><span class="preprocessor">#endif</span><span class="comment"></span></div>
<div class="line"><a id="l00216" name="l00216"></a><span class="lineno">  216</span><span class="comment">/**@}*/</span><span class="preprocessor"></span></div>
<div class="ttc" id="acm3_2nvic_8h_html"><div class="ttname"><a href="cm3_2nvic_8h.html">nvic.h</a></div></div>
<div class="ttc" id="agroup__CM3__nvic__defines__irqs_html_gab5735bab073d7a2c893b4c0b85fc5357"><div class="ttname"><a href="group__CM3__nvic__defines__irqs.html#gab5735bab073d7a2c893b4c0b85fc5357">NVIC_IRQ_COUNT</a></div><div class="ttdeci">#define NVIC_IRQ_COUNT</div><div class="ttdef"><b>Definition:</b> <a href="nrf_252_2nvic_8h_source.html#l00045">nrf/52/nvic.h:45</a></div></div>
<div class="ttc" id="agroup__CM3__nvic__file_html_ga0af0d73b09caec78a330d202829391bf"><div class="ttname"><a href="group__CM3__nvic__file.html#ga0af0d73b09caec78a330d202829391bf">nvic_get_pending_irq</a></div><div class="ttdeci">uint8_t nvic_get_pending_irq(uint8_t irqn)</div><div class="ttdoc">NVIC Return Pending Interrupt.</div><div class="ttdef"><b>Definition:</b> <a href="nvic_8c_source.html#l00084">nvic.c:84</a></div></div>
<div class="ttc" id="agroup__CM3__nvic__file_html_ga236a68110c418bc6b100eb6756ec4ea9"><div class="ttname"><a href="group__CM3__nvic__file.html#ga236a68110c418bc6b100eb6756ec4ea9">nvic_generate_software_interrupt</a></div><div class="ttdeci">void nvic_generate_software_interrupt(uint16_t irqn)</div><div class="ttdoc">NVIC Software Trigger Interrupt.</div><div class="ttdef"><b>Definition:</b> <a href="nvic_8c_source.html#l00209">nvic.c:209</a></div></div>
<div class="ttc" id="agroup__CM3__nvic__file_html_ga3de46ef1bb9421e41fad4f407d0c8242"><div class="ttname"><a href="group__CM3__nvic__file.html#ga3de46ef1bb9421e41fad4f407d0c8242">nvic_set_pending_irq</a></div><div class="ttdeci">void nvic_set_pending_irq(uint8_t irqn)</div><div class="ttdoc">NVIC Set Pending Interrupt.</div><div class="ttdef"><b>Definition:</b> <a href="nvic_8c_source.html#l00098">nvic.c:98</a></div></div>
<div class="ttc" id="agroup__CM3__nvic__file_html_ga404123c81365250fe09e0545b4c6bf66"><div class="ttname"><a href="group__CM3__nvic__file.html#ga404123c81365250fe09e0545b4c6bf66">nvic_set_priority</a></div><div class="ttdeci">void nvic_set_priority(uint8_t irqn, uint8_t priority)</div><div class="ttdoc">NVIC Set Interrupt Priority.</div><div class="ttdef"><b>Definition:</b> <a href="nvic_8c_source.html#l00152">nvic.c:152</a></div></div>
<div class="ttc" id="agroup__CM3__nvic__file_html_ga55916a6ef4b3380692dc46bb0135386e"><div class="ttname"><a href="group__CM3__nvic__file.html#ga55916a6ef4b3380692dc46bb0135386e">nvic_clear_pending_irq</a></div><div class="ttdeci">void nvic_clear_pending_irq(uint8_t irqn)</div><div class="ttdoc">NVIC Clear Pending Interrupt.</div><div class="ttdef"><b>Definition:</b> <a href="nvic_8c_source.html#l00112">nvic.c:112</a></div></div>
<div class="ttc" id="agroup__CM3__nvic__file_html_gaa2244a9f5f8c94a82bc8cf41d6ef254d"><div class="ttname"><a href="group__CM3__nvic__file.html#gaa2244a9f5f8c94a82bc8cf41d6ef254d">nvic_get_irq_enabled</a></div><div class="ttdeci">uint8_t nvic_get_irq_enabled(uint8_t irqn)</div><div class="ttdoc">NVIC Return Enabled Interrupt.</div><div class="ttdef"><b>Definition:</b> <a href="nvic_8c_source.html#l00126">nvic.c:126</a></div></div>
<div class="ttc" id="agroup__CM3__nvic__file_html_gaa5ef6143fd0b814310e5475473f80b43"><div class="ttname"><a href="group__CM3__nvic__file.html#gaa5ef6143fd0b814310e5475473f80b43">nvic_get_active_irq</a></div><div class="ttdeci">uint8_t nvic_get_active_irq(uint8_t irqn)</div><div class="ttdoc">NVIC Return Active Interrupt.</div><div class="ttdef"><b>Definition:</b> <a href="nvic_8c_source.html#l00194">nvic.c:194</a></div></div>
<div class="ttc" id="agroup__CM3__nvic__file_html_gae5fdef5fd0dc9db35df8e84715fe8179"><div class="ttname"><a href="group__CM3__nvic__file.html#gae5fdef5fd0dc9db35df8e84715fe8179">nvic_enable_irq</a></div><div class="ttdeci">void nvic_enable_irq(uint8_t irqn)</div><div class="ttdoc">NVIC Enable Interrupt.</div><div class="ttdef"><b>Definition:</b> <a href="nvic_8c_source.html#l00057">nvic.c:57</a></div></div>
<div class="ttc" id="agroup__CM3__nvic__file_html_gaf95cc3827a6e48d82c6046c639c80dc9"><div class="ttname"><a href="group__CM3__nvic__file.html#gaf95cc3827a6e48d82c6046c639c80dc9">nvic_disable_irq</a></div><div class="ttdeci">void nvic_disable_irq(uint8_t irqn)</div><div class="ttdoc">NVIC Disable Interrupt.</div><div class="ttdef"><b>Definition:</b> <a href="nvic_8c_source.html#l00070">nvic.c:70</a></div></div>
<div class="ttc" id="agroup__cm__scb__registers_html_ga39aec065bae38bee84f8d4a5c8a78eb9"><div class="ttname"><a href="group__cm__scb__registers.html#ga39aec065bae38bee84f8d4a5c8a78eb9">SCB_SHPR</a></div><div class="ttdeci">#define SCB_SHPR(ipr_id)</div><div class="ttdoc">System Handler Priority 8 bits Registers, SHPR1/2/3.</div><div class="ttdef"><b>Definition:</b> <a href="scb_8h_source.html#l00068">scb.h:68</a></div></div>
<div class="ttc" id="agroup__nvic__registers_html_ga3fa79c5ca67b7a9037cf9ddc28e43c00"><div class="ttname"><a href="group__nvic__registers.html#ga3fa79c5ca67b7a9037cf9ddc28e43c00">NVIC_ICER</a></div><div class="ttdeci">#define NVIC_ICER(icer_id)</div><div class="ttdoc">ICER: Interrupt Clear Enable Registers.</div><div class="ttdef"><b>Definition:</b> <a href="cm3_2nvic_8h_source.html#l00060">cm3/nvic.h:60</a></div></div>
<div class="ttc" id="agroup__nvic__registers_html_ga56d60698b9aa6c8bc051d3c81e1a1ee3"><div class="ttname"><a href="group__nvic__registers.html#ga56d60698b9aa6c8bc051d3c81e1a1ee3">NVIC_ISER</a></div><div class="ttdeci">#define NVIC_ISER(iser_id)</div><div class="ttdoc">ISER: Interrupt Set Enable Registers.</div><div class="ttdef"><b>Definition:</b> <a href="cm3_2nvic_8h_source.html#l00051">cm3/nvic.h:51</a></div></div>
<div class="ttc" id="agroup__nvic__registers_html_ga6be3b05499bafab037e23f25d63d621c"><div class="ttname"><a href="group__nvic__registers.html#ga6be3b05499bafab037e23f25d63d621c">NVIC_ISPR</a></div><div class="ttdeci">#define NVIC_ISPR(ispr_id)</div><div class="ttdoc">ISPR: Interrupt Set Pending Registers.</div><div class="ttdef"><b>Definition:</b> <a href="cm3_2nvic_8h_source.html#l00069">cm3/nvic.h:69</a></div></div>
<div class="ttc" id="agroup__nvic__registers_html_gaaa80bc30d455351b9231f252632d481b"><div class="ttname"><a href="group__nvic__registers.html#gaaa80bc30d455351b9231f252632d481b">NVIC_STIR</a></div><div class="ttdeci">#define NVIC_STIR</div><div class="ttdoc">STIR: Software Trigger Interrupt Register.</div><div class="ttdef"><b>Definition:</b> <a href="cm3_2nvic_8h_source.html#l00107">cm3/nvic.h:107</a></div></div>
<div class="ttc" id="agroup__nvic__registers_html_gaaf27ae37bd9f107e4773bae6d3405931"><div class="ttname"><a href="group__nvic__registers.html#gaaf27ae37bd9f107e4773bae6d3405931">NVIC_IABR</a></div><div class="ttdeci">#define NVIC_IABR(iabr_id)</div><div class="ttdoc">IABR: Interrupt Active Bit Register.</div><div class="ttdef"><b>Definition:</b> <a href="cm3_2nvic_8h_source.html#l00087">cm3/nvic.h:87</a></div></div>
<div class="ttc" id="agroup__nvic__registers_html_gabbdb5811b29c0b99ebd769b35fc6b77d"><div class="ttname"><a href="group__nvic__registers.html#gabbdb5811b29c0b99ebd769b35fc6b77d">NVIC_ICPR</a></div><div class="ttdeci">#define NVIC_ICPR(icpr_id)</div><div class="ttdoc">ICPR: Interrupt Clear Pending Registers.</div><div class="ttdef"><b>Definition:</b> <a href="cm3_2nvic_8h_source.html#l00078">cm3/nvic.h:78</a></div></div>
<div class="ttc" id="agroup__nvic__registers_html_gac70cd532c336bcab3735403a1e0a8c48"><div class="ttname"><a href="group__nvic__registers.html#gac70cd532c336bcab3735403a1e0a8c48">NVIC_IPR</a></div><div class="ttdeci">#define NVIC_IPR(ipr_id)</div><div class="ttdoc">IPR: Interrupt Priority Registers.</div><div class="ttdef"><b>Definition:</b> <a href="cm3_2nvic_8h_source.html#l00101">cm3/nvic.h:101</a></div></div>
<div class="ttc" id="ascb_8h_html"><div class="ttname"><a href="scb_8h.html">scb.h</a></div></div>
</div><!-- fragment --></div><!-- contents -->
</div><!-- doc-content -->
<!-- start footer part -->
<div id="nav-path" class="navpath"><!-- id is needed for treeview function! -->
  <ul>
    <li class="navelem"><a class="el" href="dir_97aefd0d527b934f1d99a682da8fe6a9.html">lib</a></li><li class="navelem"><a class="el" href="dir_8db1932855de726de95173f7c8eb4d48.html">cm3</a></li><li class="navelem"><a class="el" href="nvic_8c.html">nvic.c</a></li>
    <li class="footer">Generated on Tue Mar 7 2023 16:12:57 for libopencm3 by <a href="https://www.doxygen.org/index.html"><img class="footer" src="doxygen.svg" width="104" height="31" alt="doxygen"/></a> 1.9.4 </li>
  </ul>
</div>
</body>
</html>
