{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1418052809660 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1418052809662 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Dec  8 12:33:29 2014 " "Processing started: Mon Dec  8 12:33:29 2014" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1418052809662 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1418052809662 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off core-musa -c musa " "Command: quartus_map --read_settings_files=on --write_settings_files=off core-musa -c musa" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1418052809663 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1418052809892 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "control_unit_microprogramed.v(277) " "Verilog HDL information at control_unit_microprogramed.v(277): always construct contains both blocking and non-blocking assignments" {  } { { "control_unit_microprogramed.v" "" { Text "/home/di3go/workspace/t02-core-musa/rtl/control_unit_microprogramed.v" 277 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1418052809984 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "control_unit_microprogramed.v 1 1 " "Found 1 design units, including 1 entities, in source file control_unit_microprogramed.v" { { "Info" "ISGN_ENTITY_NAME" "1 control_unit_microprogramed " "Found entity 1: control_unit_microprogramed" {  } { { "control_unit_microprogramed.v" "" { Text "/home/di3go/workspace/t02-core-musa/rtl/control_unit_microprogramed.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1418052809988 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1418052809988 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\";\";  expecting an identifier musa.v(8) " "Verilog HDL syntax error at musa.v(8) near text \";\";  expecting an identifier" {  } { { "musa.v" "" { Text "/home/di3go/workspace/t02-core-musa/rtl/musa.v" 8 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text %1!s!" 0 0 "Quartus II" 0 -1 1418052809989 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\",\";  expecting an identifier musa.v(10) " "Verilog HDL syntax error at musa.v(10) near text \",\";  expecting an identifier" {  } { { "musa.v" "" { Text "/home/di3go/workspace/t02-core-musa/rtl/musa.v" 10 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text %1!s!" 0 0 "Quartus II" 0 -1 1418052809989 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"\[\";  expecting \"(\" musa.v(18) " "Verilog HDL syntax error at musa.v(18) near text \"\[\";  expecting \"(\"" {  } { { "musa.v" "" { Text "/home/di3go/workspace/t02-core-musa/rtl/musa.v" 18 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text %1!s!" 0 0 "Quartus II" 0 -1 1418052809989 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"\]\";  expecting \")\" musa.v(97) " "Verilog HDL syntax error at musa.v(97) near text \"\]\";  expecting \")\"" {  } { { "musa.v" "" { Text "/home/di3go/workspace/t02-core-musa/rtl/musa.v" 97 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text %1!s!" 0 0 "Quartus II" 0 -1 1418052809990 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "musa.v(119) " "Verilog HDL Module Instantiation warning at musa.v(119): ignored dangling comma in List of Port Connections" {  } { { "musa.v" "" { Text "/home/di3go/workspace/t02-core-musa/rtl/musa.v" 119 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Quartus II" 0 -1 1418052809990 ""}
{ "Error" "EVRFX_VERI_DESIGN_UNIT_IGNORED" "musa musa.v(1) " "Ignored design unit \"musa\" at musa.v(1) due to previous errors" {  } { { "musa.v" "" { Text "/home/di3go/workspace/t02-core-musa/rtl/musa.v" 1 0 0 } }  } 0 10112 "Ignored design unit \"%1!s!\" at %2!s! due to previous errors" 0 0 "Quartus II" 0 -1 1418052809990 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "musa.v 0 0 " "Found 0 design units, including 0 entities, in source file musa.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1418052809990 ""}
{ "Warning" "WVRFX_L2_VERI_ID_IS_SV_KEYWORD" "return control_unit.v(8) " "Verilog HDL Declaration warning at control_unit.v(8): \"return\" is SystemVerilog-2005 keyword" {  } { { "control_unit.v" "" { Text "/home/di3go/workspace/t02-core-musa/rtl/control_unit.v" 8 0 0 } }  } 0 10463 "Verilog HDL Declaration warning at %2!s!: \"%1!s!\" is SystemVerilog-2005 keyword" 0 0 "Quartus II" 0 -1 1418052809991 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "control_unit.v(21) " "Verilog HDL information at control_unit.v(21): always construct contains both blocking and non-blocking assignments" {  } { { "control_unit.v" "" { Text "/home/di3go/workspace/t02-core-musa/rtl/control_unit.v" 21 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1418052809992 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "control_unit.v 1 1 " "Found 1 design units, including 1 entities, in source file control_unit.v" { { "Info" "ISGN_ENTITY_NAME" "1 control_unit " "Found entity 1: control_unit" {  } { { "control_unit.v" "" { Text "/home/di3go/workspace/t02-core-musa/rtl/control_unit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1418052809992 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1418052809992 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "data_memory.v 1 1 " "Found 1 design units, including 1 entities, in source file data_memory.v" { { "Info" "ISGN_ENTITY_NAME" "1 data_memory " "Found entity 1: data_memory" {  } { { "data_memory.v" "" { Text "/home/di3go/workspace/t02-core-musa/rtl/data_memory.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1418052809994 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1418052809994 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "instruction_memory.v 1 1 " "Found 1 design units, including 1 entities, in source file instruction_memory.v" { { "Info" "ISGN_ENTITY_NAME" "1 instruction_memory " "Found entity 1: instruction_memory" {  } { { "instruction_memory.v" "" { Text "/home/di3go/workspace/t02-core-musa/rtl/instruction_memory.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1418052809995 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1418052809995 ""}
{ "Warning" "WVRFX_VERI_IGNORED_ANONYMOUS_PORT" "stack stack.v(11) " "Verilog Module Declaration warning at stack.v(11): ignored anonymous port(s) indicated by duplicate or dangling comma(s) in the port list for module \"stack\"" {  } { { "stack.v" "" { Text "/home/di3go/workspace/t02-core-musa/rtl/stack.v" 11 0 0 } }  } 0 10238 "Verilog Module Declaration warning at %2!s!: ignored anonymous port(s) indicated by duplicate or dangling comma(s) in the port list for module \"%1!s!\"" 0 0 "Quartus II" 0 -1 1418052809996 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "stack.v 1 1 " "Found 1 design units, including 1 entities, in source file stack.v" { { "Info" "ISGN_ENTITY_NAME" "1 stack " "Found entity 1: stack" {  } { { "stack.v" "" { Text "/home/di3go/workspace/t02-core-musa/rtl/stack.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1418052809996 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1418052809996 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.v 1 1 " "Found 1 design units, including 1 entities, in source file alu.v" { { "Info" "ISGN_ENTITY_NAME" "1 alu " "Found entity 1: alu" {  } { { "alu.v" "" { Text "/home/di3go/workspace/t02-core-musa/rtl/alu.v" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1418052809997 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1418052809997 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "registers_bank.v(36) " "Verilog HDL warning at registers_bank.v(36): extended using \"x\" or \"z\"" {  } { { "registers_bank.v" "" { Text "/home/di3go/workspace/t02-core-musa/rtl/registers_bank.v" 36 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1418052809997 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "registers_bank.v(37) " "Verilog HDL warning at registers_bank.v(37): extended using \"x\" or \"z\"" {  } { { "registers_bank.v" "" { Text "/home/di3go/workspace/t02-core-musa/rtl/registers_bank.v" 37 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1418052809997 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "registers_bank.v 1 1 " "Found 1 design units, including 1 entities, in source file registers_bank.v" { { "Info" "ISGN_ENTITY_NAME" "1 registers_bank " "Found entity 1: registers_bank" {  } { { "registers_bank.v" "" { Text "/home/di3go/workspace/t02-core-musa/rtl/registers_bank.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1418052809998 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1418052809998 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "/home/di3go/workspace/t02-core-musa/rtl/output_files/musa.map.smsg " "Generated suppressed messages file /home/di3go/workspace/t02-core-musa/rtl/output_files/musa.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Quartus II" 0 -1 1418052810017 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 5 s 4 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was unsuccessful. 5 errors, 4 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "610 " "Peak virtual memory: 610 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1418052810064 ""} { "Error" "EQEXE_END_BANNER_TIME" "Mon Dec  8 12:33:30 2014 " "Processing ended: Mon Dec  8 12:33:30 2014" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1418052810064 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1418052810064 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1418052810064 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1418052810064 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 7 s 4 s " "Quartus II Full Compilation was unsuccessful. 7 errors, 4 warnings" {  } {  } 0 293001 "Quartus II %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1418052810661 ""}
