{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1499151994479 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Create Symbol File Quartus II 64-Bit " "Running Quartus II 64-Bit Create Symbol File" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.0 Build 156 04/24/2013 SJ Full Version " "Version 13.0.0 Build 156 04/24/2013 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1499151994479 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Jul 04 15:06:34 2017 " "Processing started: Tue Jul 04 15:06:34 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1499151994479 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1499151994479 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off mission3 -c mission3 --generate_symbol=C:/altera/13.0/EX_mission3/master_interface.v " "Command: quartus_map --read_settings_files=on --write_settings_files=off mission3 -c mission3 --generate_symbol=C:/altera/13.0/EX_mission3/master_interface.v" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1499151994479 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "master_interface.v(128) " "Verilog HDL information at master_interface.v(128): always construct contains both blocking and non-blocking assignments" {  } { { "master_interface.v" "" { Text "C:/altera/13.0/EX_mission3/master_interface.v" 128 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1499151994730 ""}
{ "Info" "IVRFX_L3_VERI_UNSIZED_LITERAL_TRUNCATED_TO_FIT_WITH_NO_LOSS" "32 3 master_interface.v(84) " "Verilog HDL Assignment information at master_interface.v(84): truncated unsized constant literal with size 32 to size 3 with no loss of information" {  } { { "master_interface.v" "" { Text "C:/altera/13.0/EX_mission3/master_interface.v" 84 0 0 } }  } 0 10662 "Verilog HDL Assignment information at %3!s!: truncated unsized constant literal with size %1!d! to size %2!d! with no loss of information" 1 0 "Quartus II" 0 -1 1499151994733 ""}
{ "Info" "IVRFX_L3_VERI_UNSIZED_LITERAL_TRUNCATED_TO_FIT_WITH_NO_LOSS" "32 3 master_interface.v(85) " "Verilog HDL Assignment information at master_interface.v(85): truncated unsized constant literal with size 32 to size 3 with no loss of information" {  } { { "master_interface.v" "" { Text "C:/altera/13.0/EX_mission3/master_interface.v" 85 0 0 } }  } 0 10662 "Verilog HDL Assignment information at %3!s!: truncated unsized constant literal with size %1!d! to size %2!d! with no loss of information" 1 0 "Quartus II" 0 -1 1499151994733 ""}
{ "Info" "IVRFX_L3_VERI_UNSIZED_LITERAL_TRUNCATED_TO_FIT_WITH_NO_LOSS" "32 3 master_interface.v(87) " "Verilog HDL Assignment information at master_interface.v(87): truncated unsized constant literal with size 32 to size 3 with no loss of information" {  } { { "master_interface.v" "" { Text "C:/altera/13.0/EX_mission3/master_interface.v" 87 0 0 } }  } 0 10662 "Verilog HDL Assignment information at %3!s!: truncated unsized constant literal with size %1!d! to size %2!d! with no loss of information" 1 0 "Quartus II" 0 -1 1499151994733 ""}
{ "Info" "IVRFX_L3_VERI_UNSIZED_LITERAL_TRUNCATED_TO_FIT_WITH_NO_LOSS" "32 3 master_interface.v(88) " "Verilog HDL Assignment information at master_interface.v(88): truncated unsized constant literal with size 32 to size 3 with no loss of information" {  } { { "master_interface.v" "" { Text "C:/altera/13.0/EX_mission3/master_interface.v" 88 0 0 } }  } 0 10662 "Verilog HDL Assignment information at %3!s!: truncated unsized constant literal with size %1!d! to size %2!d! with no loss of information" 1 0 "Quartus II" 0 -1 1499151994733 ""}
{ "Info" "IVRFX_L3_VERI_UNSIZED_LITERAL_TRUNCATED_TO_FIT_WITH_NO_LOSS" "32 3 master_interface.v(89) " "Verilog HDL Assignment information at master_interface.v(89): truncated unsized constant literal with size 32 to size 3 with no loss of information" {  } { { "master_interface.v" "" { Text "C:/altera/13.0/EX_mission3/master_interface.v" 89 0 0 } }  } 0 10662 "Verilog HDL Assignment information at %3!s!: truncated unsized constant literal with size %1!d! to size %2!d! with no loss of information" 1 0 "Quartus II" 0 -1 1499151994733 ""}
{ "Info" "IVRFX_L3_VERI_UNSIZED_LITERAL_TRUNCATED_TO_FIT_WITH_NO_LOSS" "32 3 master_interface.v(90) " "Verilog HDL Assignment information at master_interface.v(90): truncated unsized constant literal with size 32 to size 3 with no loss of information" {  } { { "master_interface.v" "" { Text "C:/altera/13.0/EX_mission3/master_interface.v" 90 0 0 } }  } 0 10662 "Verilog HDL Assignment information at %3!s!: truncated unsized constant literal with size %1!d! to size %2!d! with no loss of information" 1 0 "Quartus II" 0 -1 1499151994733 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Create Symbol File 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit Create Symbol File was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "401 " "Peak virtual memory: 401 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1499151994737 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Jul 04 15:06:34 2017 " "Processing ended: Tue Jul 04 15:06:34 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1499151994737 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1499151994737 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1499151994737 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1499151994737 ""}
