---
layout: post
title: "VHDL Guidelines and Standards"
tags:
    - VHDL
    - HDL
    - FPGA
---

Quality and code reviews may suffer if coding guidelines are not clear, here is an overview of existing VHDL guidelines.

- [https://www.esa.int/Enabling_Support/Space_Engineering_Technology/Microelectronics/VHDL](https://www.esa.int/Enabling_Support/Space_Engineering_Technology/Microelectronics/VHDL)
- [https://www.nandland.com/articles/coding-style-recommendations-vhdl-verilog.html](https://www.nandland.com/articles/coding-style-recommendations-vhdl-verilog.html)
- [https://filebox.ece.vt.edu/~athanas/4514/ledadoc/html/pol_stylgd_vhdl_eng.html](https://filebox.ece.vt.edu/~athanas/4514/ledadoc/html/pol_stylgd_vhdl_eng.html)
- [https://digital.lib.usf.edu/SFS0025217/00001](https://digital.lib.usf.edu/SFS0025217/00001)
- [https://www.angelfire.com/in/rajesh52/verilogvhdl.html](https://www.angelfire.com/in/rajesh52/verilogvhdl.html)
- [https://www.alse-fr.com/VHDL-Coding-Guide.html](https://www.alse-fr.com/VHDL-Coding-Guide.html)
- [https://ohwr.org/project/ed/wikis/VHDL-coding](https://ohwr.org/project/ed/wikis/VHDL-coding) better link to c7t: [https://www.c7technology.com/app_notes.html](https://www.c7technology.com/app_notes.html)
- Reset issues: [https://forums.xilinx.com/t5/Design-Entry/VHDL-Coding-Guidelines/td-p/977100](https://forums.xilinx.com/t5/Design-Entry/VHDL-Coding-Guidelines/td-p/977100)
