/*
 * LoongArch translate functions
 *
 * Copyright (c) 2021 Loongson Technology Corporation Limited
 *
 * SPDX-License-Identifier: LGPL-2.1+
 */

static bool gen_load(DisasContext *ctx, arg_fmt_rdrjsi12 *a,
                     DisasExtend dst_ext, MemOp mop)
{
    ctx->dst_ext = dst_ext;
    TCGv dest = gpr_dst(ctx, a->rd);
    TCGv addr = gpr_src(ctx, a->rj, EXT_NONE);
    TCGv temp = NULL;

    if (a->si12) {
        temp = tcg_temp_new();
        tcg_gen_addi_tl(temp, addr, a->si12);
        addr = temp;
    }

    tcg_gen_qemu_ld_tl(dest, addr, ctx->mem_idx, mop);

    if (ctx->dst_ext) {
        gen_set_gpr(ctx, a->rd, dest);
    }

    if (temp) {
        tcg_temp_free(temp);
    }
    return true;
}

static bool gen_store(DisasContext *ctx, arg_fmt_rdrjsi12 *a, MemOp mop)
{
    TCGv data = gpr_src(ctx, a->rd, EXT_NONE);
    TCGv addr = gpr_src(ctx, a->rj, EXT_NONE);
    TCGv temp = NULL;

    if (a->si12) {
        temp = tcg_temp_new();
        tcg_gen_addi_tl(temp, addr, a->si12);
        addr = temp;
    }

    tcg_gen_qemu_st_tl(data, addr, ctx->mem_idx, mop);

    if (temp) {
        tcg_temp_free(temp);
    }
    return true;
}

static bool gen_loadx(DisasContext *ctx, arg_fmt_rdrjrk *a,
                      DisasExtend dst_ext, MemOp mop)
{
    ctx->dst_ext = dst_ext;
    TCGv dest = gpr_dst(ctx, a->rd);
    TCGv src1 = gpr_src(ctx, a->rj, EXT_NONE);
    TCGv src2 = gpr_src(ctx, a->rk, EXT_NONE);
    TCGv addr = tcg_temp_new();

    tcg_gen_add_tl(addr, src1, src2);
    tcg_gen_qemu_ld_tl(dest, addr, ctx->mem_idx, mop);

    if (ctx->dst_ext) {
        gen_set_gpr(ctx, a->rd, dest);
    }

    tcg_temp_free(addr);
    return true;
}

static bool gen_storex(DisasContext *ctx, arg_fmt_rdrjrk *a, MemOp mop)
{
    TCGv data = gpr_src(ctx, a->rd, EXT_NONE);
    TCGv src1 = gpr_src(ctx, a->rj, EXT_NONE);
    TCGv src2 = gpr_src(ctx, a->rk, EXT_NONE);
    TCGv addr = tcg_temp_new();

    tcg_gen_add_tl(addr, src1, src2);
    tcg_gen_qemu_st_tl(data, addr, ctx->mem_idx, mop);

    tcg_temp_free(addr);
    return true;
}

static bool gen_load_gt(DisasContext *ctx, arg_fmt_rdrjrk *a,
                        DisasExtend dst_ext, MemOp mop)
{
    ctx->dst_ext = dst_ext;
    TCGv dest = gpr_dst(ctx, a->rd);
    TCGv src1 = gpr_src(ctx, a->rj, EXT_NONE);
    TCGv src2 = gpr_src(ctx, a->rk, EXT_NONE);
    TCGv addr = tcg_temp_new();

    gen_helper_asrtgt_d(cpu_env, src1, src2);
    tcg_gen_add_tl(addr, src1, src2);
    tcg_gen_qemu_ld_tl(dest, addr, ctx->mem_idx, mop);

    if (ctx->dst_ext) {
        gen_set_gpr(ctx, a->rd, dest);
    }
    tcg_temp_free(addr);
    return true;
}

static bool gen_load_le(DisasContext *ctx, arg_fmt_rdrjrk *a,
                        DisasExtend dst_ext, MemOp mop)
{
    ctx->dst_ext = dst_ext;
    TCGv dest = gpr_dst(ctx, a->rd);
    TCGv src1 = gpr_src(ctx, a->rj, EXT_NONE);
    TCGv src2 = gpr_src(ctx, a->rk, EXT_NONE);
    TCGv addr = tcg_temp_new();

    gen_helper_asrtle_d(cpu_env, src1, src2);
    tcg_gen_add_tl(addr, src1, src2);
    tcg_gen_qemu_ld_tl(dest, addr, ctx->mem_idx, mop);

    if (ctx->dst_ext) {
        gen_set_gpr(ctx, a->rd, dest);
    }
    tcg_temp_free(addr);
    return true;
}

static bool gen_store_gt(DisasContext *ctx, arg_fmt_rdrjrk *a, MemOp mop)
{
    TCGv data = gpr_src(ctx, a->rd, EXT_NONE);
    TCGv src1 = gpr_src(ctx, a->rj, EXT_NONE);
    TCGv src2 = gpr_src(ctx, a->rk, EXT_NONE);
    TCGv addr = tcg_temp_new();

    gen_helper_asrtgt_d(cpu_env, src1, src2);
    tcg_gen_add_tl(addr, src1, src2);
    tcg_gen_qemu_st_tl(data, addr, ctx->mem_idx, mop);

    tcg_temp_free(addr);
    return true;
}

static bool gen_store_le(DisasContext *ctx, arg_fmt_rdrjrk *a, MemOp mop)
{
    TCGv data = gpr_src(ctx, a->rd, EXT_NONE);
    TCGv src1 = gpr_src(ctx, a->rj, EXT_NONE);
    TCGv src2 = gpr_src(ctx, a->rk, EXT_NONE);
    TCGv addr = tcg_temp_new();

    gen_helper_asrtle_d(cpu_env, src1, src2);
    tcg_gen_add_tl(addr, src1, src2);
    tcg_gen_qemu_st_tl(data, addr, ctx->mem_idx, mop);

    tcg_temp_free(addr);
    return true;
}

static bool trans_preld(DisasContext *ctx, arg_preld *a)
{
    return true;
}

static bool trans_dbar(DisasContext *ctx, arg_dbar * a)
{
    gen_loongarch_sync(a->whint);
    return true;
}

static bool trans_ibar(DisasContext *ctx, arg_ibar *a)
{
    ctx->base.is_jmp = DISAS_STOP;
    return true;
}

static bool gen_ldptr(DisasContext *ctx, arg_fmt_rdrjsi14 *a,
                      DisasExtend dst_ext, MemOp mop)
{
    ctx->dst_ext = dst_ext;
    TCGv dest = gpr_dst(ctx, a->rd);
    TCGv addr = gpr_src(ctx, a->rj, EXT_NONE);
    TCGv temp = NULL;

    if (a->si14) {
        temp = tcg_temp_new();
        tcg_gen_addi_tl(temp, addr, a->si14 << 2);
        addr = temp;
    }

    tcg_gen_qemu_ld_tl(dest, addr, ctx->mem_idx, mop);

    if (ctx->dst_ext) {
        gen_set_gpr(ctx, a->rd, dest);
    }

    if (temp) {
        tcg_temp_free(temp);
    }
    return true;
}

static bool gen_stptr(DisasContext *ctx, arg_fmt_rdrjsi14 *a, MemOp mop)
{
    TCGv data = gpr_src(ctx, a->rd, EXT_NONE);
    TCGv addr = gpr_src(ctx, a->rj, EXT_NONE);
    TCGv temp = NULL;

    if (a->si14) {
        temp = tcg_temp_new();
        tcg_gen_addi_tl(temp, addr, a->si14 << 2);
        addr = temp;
    }

    tcg_gen_qemu_st_tl(data, addr, ctx->mem_idx, mop);

    if (temp) {
        tcg_temp_free(temp);
    }
    return true;
}

TRANS(ld_b, gen_load, EXT_SIGN, MO_SB)
TRANS(ld_h, gen_load, EXT_SIGN, MO_TESW)
TRANS(ld_w, gen_load, EXT_SIGN, MO_TESL)
TRANS(ld_d, gen_load, EXT_NONE, MO_TEQ)
TRANS(st_b, gen_store, MO_SB)
TRANS(st_h, gen_store, MO_TESW)
TRANS(st_w, gen_store, MO_TESL)
TRANS(st_d, gen_store, MO_TEQ)
TRANS(ld_bu, gen_load, EXT_ZERO, MO_UB)
TRANS(ld_hu, gen_load, EXT_ZERO, MO_TEUW)
TRANS(ld_wu, gen_load, EXT_ZERO, MO_TEUL)
TRANS(ldx_b, gen_loadx, EXT_SIGN, MO_SB)
TRANS(ldx_h, gen_loadx, EXT_SIGN, MO_TESW)
TRANS(ldx_w, gen_loadx, EXT_SIGN, MO_TESL)
TRANS(ldx_d, gen_loadx, EXT_NONE, MO_TEQ)
TRANS(stx_b, gen_storex, MO_SB)
TRANS(stx_h, gen_storex, MO_TESW)
TRANS(stx_w, gen_storex, MO_TESL)
TRANS(stx_d, gen_storex, MO_TEQ)
TRANS(ldx_bu, gen_loadx, EXT_ZERO, MO_UB)
TRANS(ldx_hu, gen_loadx, EXT_ZERO, MO_TEUW)
TRANS(ldx_wu, gen_loadx, EXT_ZERO, MO_TEUL)
TRANS(ldptr_w, gen_ldptr, EXT_SIGN, MO_TESL)
TRANS(stptr_w, gen_stptr, MO_TESL)
TRANS(ldptr_d, gen_ldptr, EXT_NONE, MO_TEQ)
TRANS(stptr_d, gen_stptr, MO_TEQ)
TRANS(ldgt_b, gen_load_gt, EXT_SIGN, MO_SB)
TRANS(ldgt_h, gen_load_gt, EXT_SIGN, MO_TESW)
TRANS(ldgt_w, gen_load_gt, EXT_SIGN, MO_TESL)
TRANS(ldgt_d, gen_load_gt, EXT_NONE, MO_TEQ)
TRANS(ldle_b, gen_load_le, EXT_SIGN, MO_SB)
TRANS(ldle_h, gen_load_le, EXT_SIGN, MO_TESW)
TRANS(ldle_w, gen_load_le, EXT_SIGN, MO_TESL)
TRANS(ldle_d, gen_load_le, EXT_NONE, MO_TEQ)
TRANS(stgt_b, gen_store_gt, MO_SB)
TRANS(stgt_h, gen_store_gt, MO_TESW)
TRANS(stgt_w, gen_store_gt, MO_TESL)
TRANS(stgt_d, gen_store_gt, MO_TEQ)
TRANS(stle_b, gen_store_le, MO_SB)
TRANS(stle_h, gen_store_le, MO_TESW)
TRANS(stle_w, gen_store_le, MO_TESL)
TRANS(stle_d, gen_store_le, MO_TEQ)
