/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire celloutsig_0_0z;
  wire celloutsig_0_11z;
  wire celloutsig_0_13z;
  wire [4:0] celloutsig_0_16z;
  wire [10:0] celloutsig_0_17z;
  wire celloutsig_0_18z;
  wire [6:0] celloutsig_0_1z;
  wire celloutsig_0_22z;
  wire celloutsig_0_23z;
  wire [20:0] celloutsig_0_2z;
  wire celloutsig_0_3z;
  wire celloutsig_0_4z;
  wire [11:0] celloutsig_0_5z;
  wire [4:0] celloutsig_0_6z;
  wire celloutsig_0_7z;
  reg [14:0] celloutsig_0_8z;
  reg [7:0] celloutsig_1_0z;
  wire celloutsig_1_10z;
  wire celloutsig_1_11z;
  wire celloutsig_1_13z;
  wire celloutsig_1_15z;
  wire celloutsig_1_16z;
  reg [4:0] celloutsig_1_17z;
  wire celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire [13:0] celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire celloutsig_1_6z;
  wire [2:0] celloutsig_1_7z;
  wire celloutsig_1_8z;
  wire [2:0] celloutsig_1_9z;
  input [127:0] clkin_data;
  wire [127:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_1_6z = !(celloutsig_1_1z ? in_data[103] : celloutsig_1_1z);
  assign celloutsig_0_3z = ~celloutsig_0_0z;
  assign celloutsig_0_13z = ~celloutsig_0_7z;
  assign celloutsig_0_18z = ~((celloutsig_0_4z | celloutsig_0_0z) & celloutsig_0_17z[1]);
  assign celloutsig_1_13z = celloutsig_1_8z | celloutsig_1_11z;
  assign celloutsig_1_19z = celloutsig_1_16z ^ celloutsig_1_0z[4];
  assign celloutsig_1_8z = ~(celloutsig_1_2z ^ celloutsig_1_3z);
  assign celloutsig_0_1z = { in_data[64:61], celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_0z } / { 1'h1, in_data[78:73] };
  assign celloutsig_0_5z = { in_data[67:63], celloutsig_0_1z } / { 1'h1, in_data[40:39], celloutsig_0_0z, celloutsig_0_4z, celloutsig_0_1z[6:1], in_data[0] };
  assign celloutsig_0_4z = celloutsig_0_1z[4:1] == celloutsig_0_2z[4:1];
  assign celloutsig_1_2z = celloutsig_1_0z >= in_data[149:142];
  assign celloutsig_0_22z = celloutsig_0_1z[6:3] != celloutsig_0_17z[3:0];
  assign celloutsig_1_10z = { celloutsig_1_4z[6:1], celloutsig_1_8z } !== in_data[115:109];
  assign celloutsig_1_16z = { celloutsig_1_10z, celloutsig_1_15z, celloutsig_1_1z, celloutsig_1_7z } !== { in_data[138], celloutsig_1_5z, celloutsig_1_13z, celloutsig_1_9z };
  assign celloutsig_1_18z = { celloutsig_1_17z, celloutsig_1_10z } !== { celloutsig_1_9z, celloutsig_1_8z, celloutsig_1_6z, celloutsig_1_1z };
  assign celloutsig_1_3z = { in_data[148:137], celloutsig_1_1z, celloutsig_1_1z, celloutsig_1_1z, celloutsig_1_1z, celloutsig_1_2z, celloutsig_1_1z, celloutsig_1_2z } !== { in_data[143:133], celloutsig_1_0z };
  assign celloutsig_1_5z = { celloutsig_1_4z[13:10], celloutsig_1_3z } !== { celloutsig_1_4z[5:4], celloutsig_1_2z, celloutsig_1_2z, celloutsig_1_1z };
  assign celloutsig_1_4z = { in_data[165:153], celloutsig_1_3z } | in_data[120:107];
  assign celloutsig_0_11z = | { celloutsig_0_8z[9:8], celloutsig_0_6z };
  assign celloutsig_1_1z = | in_data[165:159];
  assign celloutsig_1_15z = ~^ { celloutsig_1_13z, celloutsig_1_3z, celloutsig_1_6z, celloutsig_1_5z, celloutsig_1_2z };
  assign celloutsig_0_23z = ~^ { celloutsig_0_18z, celloutsig_0_3z, celloutsig_0_16z, celloutsig_0_3z, celloutsig_0_11z };
  assign celloutsig_1_11z = ^ { in_data[148:146], celloutsig_1_10z, celloutsig_1_10z, celloutsig_1_8z };
  assign celloutsig_0_17z = in_data[24:14] >> { celloutsig_0_6z, celloutsig_0_6z, celloutsig_0_13z };
  assign celloutsig_0_2z = in_data[30:10] >> { celloutsig_0_1z[4:0], celloutsig_0_1z, celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_1z };
  assign celloutsig_1_7z = celloutsig_1_0z[2:0] >> { celloutsig_1_4z[8:7], celloutsig_1_5z };
  assign celloutsig_0_6z = celloutsig_0_2z[14:10] >>> { celloutsig_0_1z[2:1], celloutsig_0_3z, celloutsig_0_0z, celloutsig_0_4z };
  assign celloutsig_1_9z = celloutsig_1_7z - in_data[172:170];
  assign celloutsig_0_16z = celloutsig_0_1z[4:0] - celloutsig_0_8z[10:6];
  always_latch
    if (clkin_data[96]) celloutsig_1_17z = 5'h00;
    else if (clkin_data[32]) celloutsig_1_17z = { celloutsig_1_9z, celloutsig_1_15z, celloutsig_1_16z };
  always_latch
    if (!celloutsig_1_19z) celloutsig_0_8z = 15'h0000;
    else if (!clkin_data[0]) celloutsig_0_8z = { in_data[58:54], celloutsig_0_0z, celloutsig_0_3z, celloutsig_0_1z, celloutsig_0_4z };
  always_latch
    if (!clkin_data[96]) celloutsig_1_0z = 8'h00;
    else if (!clkin_data[64]) celloutsig_1_0z = in_data[117:110];
  assign celloutsig_0_0z = ~((in_data[22] & in_data[64]) | (in_data[76] & in_data[92]));
  assign celloutsig_0_7z = ~((celloutsig_0_0z & celloutsig_0_0z) | (celloutsig_0_6z[1] & celloutsig_0_5z[4]));
  assign { out_data[128], out_data[96], out_data[32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_22z, celloutsig_0_23z };
endmodule
