// Seed: 3144746152
module module_0 (
    input tri id_0,
    input tri1 id_1,
    output supply1 id_2,
    output supply0 id_3,
    input wand id_4,
    output wor id_5,
    input wire id_6,
    input wire id_7,
    output wand id_8,
    output tri1 id_9,
    output wire id_10,
    input wire id_11,
    input supply1 id_12
);
  wire id_14;
endmodule
module module_0 (
    input tri id_0,
    output tri1 id_1,
    output logic id_2,
    output wire id_3,
    input wor id_4,
    input uwire id_5,
    input wand id_6
    , id_13,
    input supply0 id_7,
    output tri0 module_1,
    output tri0 id_9,
    input wand id_10,
    input tri1 id_11
);
  always @(posedge !id_5)
    if (id_0) begin : LABEL_0
      id_8 = 1 < id_7;
    end else id_2 <= 1;
  module_0 modCall_1 (
      id_11,
      id_5,
      id_8,
      id_3,
      id_11,
      id_9,
      id_7,
      id_10,
      id_3,
      id_8,
      id_1,
      id_0,
      id_6
  );
  assign modCall_1.id_1 = 0;
  assign id_8 = 1;
endmodule
