Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 7e3f2b2ceecc44c59ad765b5b61e915e --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot top_behav xil_defaultlib.top xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 6 for port 'ra' [D:/vivado_projects/RISCV_Proc/RISCV_Proc.srcs/sources_1/new/top.v:28]
WARNING: [VRFC 10-3091] actual bit length 12 differs from formal bit length 16 for port 'a' [D:/vivado_projects/RISCV_Proc/RISCV_Proc.srcs/sources_1/new/Datapath.v:75]
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 32 for port 'd' [D:/vivado_projects/RISCV_Proc/RISCV_Proc.srcs/sources_1/new/Datapath.v:91]
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 32 for port 'd' [D:/vivado_projects/RISCV_Proc/RISCV_Proc.srcs/sources_1/new/Datapath.v:92]
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 32 for port 'd' [D:/vivado_projects/RISCV_Proc/RISCV_Proc.srcs/sources_1/new/Datapath.v:93]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 5 for port 'd0' [D:/vivado_projects/RISCV_Proc/RISCV_Proc.srcs/sources_1/new/Datapath.v:100]
WARNING: [VRFC 10-3091] actual bit length 12 differs from formal bit length 16 for port 'a' [D:/vivado_projects/RISCV_Proc/RISCV_Proc.srcs/sources_1/new/Datapath.v:76]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.instr_mem
Compiling module xil_defaultlib.main_dec
Compiling module xil_defaultlib.alu_dec
Compiling module xil_defaultlib.floprc
Compiling module xil_defaultlib.flopr(width=3)
Compiling module xil_defaultlib.flopr(width=2)
Compiling module xil_defaultlib.Controller
Compiling module xil_defaultlib.hazard
Compiling module xil_defaultlib.mux2(width=32)
Compiling module xil_defaultlib.flopenr(width=32)
Compiling module xil_defaultlib.adder
Compiling module xil_defaultlib.flopenrc(width=32)
Compiling module xil_defaultlib.register_file
Compiling module xil_defaultlib.signext
Compiling module xil_defaultlib.mux3(width=32)
Compiling module xil_defaultlib.eqcmp
Compiling module xil_defaultlib.shiftleft2
Compiling module xil_defaultlib.floprc(width=32)
Compiling module xil_defaultlib.mux2(width=5)
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.flopr(width=32)
Compiling module xil_defaultlib.flopr(width=5)
Compiling module xil_defaultlib.Datapath
Compiling module xil_defaultlib.mips_proc
Compiling module xil_defaultlib.data_mem
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.glbl
Built simulation snapshot top_behav
