Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------
| Tool Version     : Vivado v.2016.3 (win64) Build 1682563 Mon Oct 10 19:07:27 MDT 2016
| Date             : Fri May 05 11:18:06 2017
| Host             : Shinsekai running 64-bit major release  (build 9200)
| Command          : report_power -file top_power_routed.rpt -pb top_power_summary_routed.pb -rpx top_power_routed.rpx
| Design           : top
| Device           : xc7k325tffg900-2
| Design State     : routed
| Grade            : commercial
| Process          : typical
| Characterization : Production
-------------------------------------------------------------------------------------------------------------------------------

Power Report

Table of Contents
-----------------
1. Summary
1.1 On-Chip Components
1.2 Power Supply Summary
1.3 Confidence Level
2. Settings
2.1 Environment
2.2 Clock Constraints
3. Detailed Reports
3.1 By Hierarchy

1. Summary
----------

+--------------------------+-------+
| Total On-Chip Power (W)  | 0.519 |
| Dynamic (W)              | 0.355 |
| Device Static (W)        | 0.164 |
| Total Off-Chip Power (W) | 0.001 |
| Effective TJA (C/W)      | 1.8   |
| Max Ambient (C)          | 84.1  |
| Junction Temperature (C) | 25.9  |
| Confidence Level         | Low   |
| Setting File             | ---   |
| Simulation Activity File | ---   |
| Design Nets Matched      | NA    |
+--------------------------+-------+


1.1 On-Chip Components
----------------------

+--------------------------+-----------+----------+-----------+-----------------+
| On-Chip                  | Power (W) | Used     | Available | Utilization (%) |
+--------------------------+-----------+----------+-----------+-----------------+
| Clocks                   |     0.036 |       12 |       --- |             --- |
| Slice Logic              |     0.007 |    14192 |       --- |             --- |
|   LUT as Logic           |     0.006 |     4669 |    203800 |            2.29 |
|   Register               |    <0.001 |     7183 |    407600 |            1.76 |
|   CARRY4                 |    <0.001 |      268 |     50950 |            0.53 |
|   LUT as Shift Register  |    <0.001 |      347 |     64000 |            0.54 |
|   LUT as Distributed RAM |    <0.001 |       32 |     64000 |            0.05 |
|   F7/F8 Muxes            |    <0.001 |       80 |    203800 |            0.04 |
|   Others                 |     0.000 |      630 |       --- |             --- |
| Signals                  |     0.009 |    10333 |       --- |             --- |
| Block RAM                |     0.020 |       26 |       445 |            5.84 |
| MMCM                     |     0.211 |        2 |        10 |           20.00 |
| I/O                      |     0.071 |       41 |       500 |            8.20 |
| Static Power             |     0.164 |          |           |                 |
| Total                    |     0.519 |          |           |                 |
+--------------------------+-----------+----------+-----------+-----------------+


1.2 Power Supply Summary
------------------------

+-----------+-------------+-----------+-------------+------------+
| Source    | Voltage (V) | Total (A) | Dynamic (A) | Static (A) |
+-----------+-------------+-----------+-------------+------------+
| Vccint    |       1.000 |     0.145 |       0.074 |      0.071 |
| Vccaux    |       1.800 |     0.154 |       0.125 |      0.028 |
| Vcco33    |       3.300 |     0.000 |       0.000 |      0.000 |
| Vcco25    |       2.500 |     0.023 |       0.022 |      0.001 |
| Vcco18    |       1.800 |     0.001 |       0.000 |      0.001 |
| Vcco15    |       1.500 |     0.000 |       0.000 |      0.000 |
| Vcco135   |       1.350 |     0.000 |       0.000 |      0.000 |
| Vcco12    |       1.200 |     0.000 |       0.000 |      0.000 |
| Vccaux_io |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccbram   |       1.000 |     0.004 |       0.002 |      0.002 |
| MGTAVcc   |       1.000 |     0.000 |       0.000 |      0.000 |
| MGTAVtt   |       1.200 |     0.000 |       0.000 |      0.000 |
| MGTVccaux |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccadc    |       1.800 |     0.020 |       0.000 |      0.020 |
+-----------+-------------+-----------+-------------+------------+


1.3 Confidence Level
--------------------

+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| User Input Data             | Confidence | Details                                                | Action                                                                                                     |
+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| Design implementation state | High       | Design is routed                                       |                                                                                                            |
| Clock nodes activity        | High       | User specified more than 95% of clocks                 |                                                                                                            |
| I/O nodes activity          | Low        | More than 75% of inputs are missing user specification | Provide missing input activity with simulation results or by editing the "By Resource Type -> I/Os" view   |
| Internal nodes activity     | Medium     | User specified less than 25% of internal nodes         | Provide missing internal nodes activity with simulation results or by editing the "By Resource Type" views |
| Device models               | High       | Device models are Production                           |                                                                                                            |
|                             |            |                                                        |                                                                                                            |
| Overall confidence level    | Low        |                                                        |                                                                                                            |
+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+


2. Settings
-----------

2.1 Environment
---------------

+-----------------------+--------------------------+
| Ambient Temp (C)      | 25.0                     |
| ThetaJA (C/W)         | 1.8                      |
| Airflow (LFM)         | 250                      |
| Heat Sink             | medium (Medium Profile)  |
| ThetaSA (C/W)         | 3.3                      |
| Board Selection       | medium (10"x10")         |
| # of Board Layers     | 12to15 (12 to 15 Layers) |
| Board Temperature (C) | 25.0                     |
+-----------------------+--------------------------+


2.2 Clock Constraints
---------------------

+-------------------------------------------------------------------------+---------------------------------------------------+-----------------+
| Clock                                                                   | Domain                                            | Constraint (ns) |
+-------------------------------------------------------------------------+---------------------------------------------------+-----------------+
| CLKFBIN                                                                 | clocks/CLKFBIN                                    |             5.0 |
| I                                                                       | clocks/I                                          |             8.0 |
| clk_ipb_i                                                               | clocks/clk_ipb_i                                  |            32.0 |
| clk_out1_clk_wiz_0                                                      | clocks/clk_wiz/inst/clk_out1_clk_wiz_0            |            25.0 |
| clk_out2_clk_wiz_0                                                      | clocks/clk_wiz/inst/clk_out2_clk_wiz_0            |             3.1 |
| clkfbout_clk_wiz_0                                                      | clocks/clk_wiz/inst/clkfbout_clk_wiz_0            |            25.0 |
| dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK | dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/tck_bs |            33.0 |
| gmii_rx_clk                                                             | gmii_rx_clk                                       |             8.0 |
| sysclk_p                                                                | clk200_BUFG                                       |             5.0 |
| sysclk_p                                                                | sysclk_p                                          |             5.0 |
+-------------------------------------------------------------------------+---------------------------------------------------+-----------------+


3. Detailed Reports
-------------------

3.1 By Hierarchy
----------------

+----------------------------------------------------------------------------------------------------+-----------+
| Name                                                                                               | Power (W) |
+----------------------------------------------------------------------------------------------------+-----------+
| top                                                                                                |     0.355 |
|   clocks                                                                                           |     0.220 |
|     clk_wiz                                                                                        |     0.105 |
|       inst                                                                                         |     0.105 |
|     clkdiv                                                                                         |     0.003 |
|   dbg_hub                                                                                          |     0.002 |
|     inst                                                                                           |     0.002 |
|       CORE_XSDB.UUT_MASTER                                                                         |     0.001 |
|         U_ICON_INTERFACE                                                                           |     0.001 |
|           U_CMD1                                                                                   |    <0.001 |
|           U_CMD2                                                                                   |    <0.001 |
|           U_CMD3                                                                                   |    <0.001 |
|           U_CMD4                                                                                   |    <0.001 |
|           U_CMD5                                                                                   |    <0.001 |
|           U_CMD6_RD                                                                                |    <0.001 |
|             U_RD_FIFO                                                                              |    <0.001 |
|               SUBCORE_FIFO.xsdbm_v2_0_1_rdfifo_inst                                                |    <0.001 |
|                 inst_fifo_gen                                                                      |    <0.001 |
|                   gconvfifo.rf                                                                     |    <0.001 |
|                     grf.rf                                                                         |    <0.001 |
|                       gntv_or_sync_fifo.gcx.clkx                                                   |    <0.001 |
|                         gnxpm_cdc.gsync_stage[1].rd_stg_inst                                       |    <0.001 |
|                         gnxpm_cdc.gsync_stage[1].wr_stg_inst                                       |    <0.001 |
|                         gnxpm_cdc.gsync_stage[2].rd_stg_inst                                       |    <0.001 |
|                         gnxpm_cdc.gsync_stage[2].wr_stg_inst                                       |    <0.001 |
|                       gntv_or_sync_fifo.gl0.rd                                                     |    <0.001 |
|                         gr1.gr1_int.rfwft                                                          |    <0.001 |
|                         gras.rsts                                                                  |    <0.001 |
|                         rpntr                                                                      |    <0.001 |
|                       gntv_or_sync_fifo.gl0.wr                                                     |    <0.001 |
|                         gwas.wsts                                                                  |    <0.001 |
|                         wpntr                                                                      |    <0.001 |
|                       gntv_or_sync_fifo.mem                                                        |    <0.001 |
|                         gdm.dm_gen.dm                                                              |    <0.001 |
|                           RAM_reg_0_15_0_5                                                         |    <0.001 |
|                           RAM_reg_0_15_12_15                                                       |    <0.001 |
|                           RAM_reg_0_15_6_11                                                        |    <0.001 |
|                       rstblk                                                                       |    <0.001 |
|                         ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[1].rrst_inst                   |    <0.001 |
|                         ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[1].wrst_inst                   |    <0.001 |
|                         ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst                   |    <0.001 |
|                         ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst                   |    <0.001 |
|           U_CMD6_WR                                                                                |    <0.001 |
|             U_WR_FIFO                                                                              |    <0.001 |
|               SUBCORE_FIFO.xsdbm_v2_0_1_wrfifo_inst                                                |    <0.001 |
|                 inst_fifo_gen                                                                      |    <0.001 |
|                   gconvfifo.rf                                                                     |    <0.001 |
|                     grf.rf                                                                         |    <0.001 |
|                       gntv_or_sync_fifo.gcx.clkx                                                   |    <0.001 |
|                         gnxpm_cdc.gsync_stage[1].rd_stg_inst                                       |    <0.001 |
|                         gnxpm_cdc.gsync_stage[1].wr_stg_inst                                       |    <0.001 |
|                         gnxpm_cdc.gsync_stage[2].rd_stg_inst                                       |    <0.001 |
|                         gnxpm_cdc.gsync_stage[2].wr_stg_inst                                       |    <0.001 |
|                       gntv_or_sync_fifo.gl0.rd                                                     |    <0.001 |
|                         gras.rsts                                                                  |    <0.001 |
|                         rpntr                                                                      |    <0.001 |
|                       gntv_or_sync_fifo.gl0.wr                                                     |    <0.001 |
|                         gwas.wsts                                                                  |    <0.001 |
|                         wpntr                                                                      |    <0.001 |
|                       gntv_or_sync_fifo.mem                                                        |    <0.001 |
|                         gdm.dm_gen.dm                                                              |    <0.001 |
|                           RAM_reg_0_15_0_5                                                         |    <0.001 |
|                           RAM_reg_0_15_12_15                                                       |    <0.001 |
|                           RAM_reg_0_15_6_11                                                        |    <0.001 |
|                       rstblk                                                                       |    <0.001 |
|                         ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[1].rrst_inst                   |    <0.001 |
|                         ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[1].wrst_inst                   |    <0.001 |
|                         ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst                   |    <0.001 |
|                         ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst                   |    <0.001 |
|           U_CMD7_CTL                                                                               |    <0.001 |
|           U_CMD7_STAT                                                                              |    <0.001 |
|           U_STATIC_STATUS                                                                          |    <0.001 |
|         U_XSDB_ADDRESS_CONTROLLER                                                                  |    <0.001 |
|         U_XSDB_BURST_WD_LEN_CONTROLLER                                                             |    <0.001 |
|         U_XSDB_BUS_CONTROLLER                                                                      |    <0.001 |
|           U_RD_ABORT_FLAG                                                                          |    <0.001 |
|           U_RD_REQ_FLAG                                                                            |    <0.001 |
|           U_TIMER                                                                                  |    <0.001 |
|         U_XSDB_BUS_MSTR2SL_PORT_IFACE                                                              |    <0.001 |
|       CORE_XSDB.U_ICON                                                                             |    <0.001 |
|         U_CMD                                                                                      |    <0.001 |
|         U_STAT                                                                                     |    <0.001 |
|         U_SYNC                                                                                     |    <0.001 |
|       SWITCH_N_EXT_BSCAN.bscan_inst                                                                |    <0.001 |
|       SWITCH_N_EXT_BSCAN.bscan_switch                                                              |    <0.001 |
|   eth                                                                                              |     0.017 |
|     emac0                                                                                          |     0.005 |
|       U0/trimac_top/TRI_SPEED.TRIMAC_INST                                                          |     0.005 |
|     fifo                                                                                           |     0.002 |
|       U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM1  |    <0.001 |
|       U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM21 |    <0.001 |
|       U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM22 |    <0.001 |
|       U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM23 |    <0.001 |
|       U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM24 |    <0.001 |
|   ipbus                                                                                            |     0.044 |
|     trans                                                                                          |     0.003 |
|       iface                                                                                        |     0.002 |
|       sm                                                                                           |     0.001 |
|     udp_if                                                                                         |     0.041 |
|       ARP                                                                                          |    <0.001 |
|       IPADDR                                                                                       |    <0.001 |
|       RARP_block                                                                                   |    <0.001 |
|       clock_crossing_if                                                                            |    <0.001 |
|       internal_ram                                                                                 |     0.003 |
|       internal_ram_selector                                                                        |    <0.001 |
|       internal_ram_shim                                                                            |    <0.001 |
|       ipbus_rx_ram                                                                                 |     0.008 |
|       ipbus_tx_ram                                                                                 |     0.007 |
|       payload                                                                                      |     0.002 |
|       ping                                                                                         |     0.001 |
|       resend                                                                                       |    <0.001 |
|       rx_byte_sum                                                                                  |    <0.001 |
|       rx_packet_parser                                                                             |     0.004 |
|       rx_ram_mux                                                                                   |    <0.001 |
|       rx_ram_selector                                                                              |    <0.001 |
|       rx_reset_block                                                                               |    <0.001 |
|       rx_transactor                                                                                |    <0.001 |
|       status                                                                                       |     0.002 |
|       status_buffer                                                                                |     0.004 |
|       tx_byte_sum                                                                                  |    <0.001 |
|       tx_main                                                                                      |     0.002 |
|       tx_ram_selector                                                                              |    <0.001 |
|       tx_transactor                                                                                |     0.002 |
|   slaves                                                                                           |     0.014 |
|     fabric                                                                                         |    <0.001 |
|     slave0                                                                                         |    <0.001 |
|     slave1                                                                                         |    <0.001 |
|     slave2                                                                                         |    <0.001 |
|     slave3                                                                                         |    <0.001 |
|     slave4                                                                                         |    <0.001 |
|     slave5                                                                                         |    <0.001 |
|     slave_por                                                                                      |    <0.001 |
|       control_por                                                                                  |    <0.001 |
|     slave_vfat3                                                                                    |     0.013 |
|       chipscope                                                                                    |     0.007 |
|         U0                                                                                         |     0.007 |
|           ila_core_inst                                                                            |     0.007 |
|             ila_trace_memory_inst                                                                  |     0.001 |
|               SUBCORE_RAM_BLK_MEM_1.trace_block_memory                                             |     0.001 |
|                 inst_blk_mem_gen                                                                   |     0.001 |
|                   gnbram.gnativebmg.native_blk_mem_gen                                             |     0.001 |
|                     valid.cstr                                                                     |     0.001 |
|                       ramloop[0].ram.r                                                             |    <0.001 |
|                         prim_noinit.ram                                                            |    <0.001 |
|                       ramloop[1].ram.r                                                             |    <0.001 |
|                         prim_noinit.ram                                                            |    <0.001 |
|                       ramloop[2].ram.r                                                             |    <0.001 |
|                         prim_noinit.ram                                                            |    <0.001 |
|                       ramloop[3].ram.r                                                             |    <0.001 |
|                         prim_noinit.ram                                                            |    <0.001 |
|                       ramloop[4].ram.r                                                             |    <0.001 |
|                         prim_noinit.ram                                                            |    <0.001 |
|             u_ila_cap_ctrl                                                                         |    <0.001 |
|               U_CDONE                                                                              |    <0.001 |
|               U_NS0                                                                                |    <0.001 |
|               U_NS1                                                                                |    <0.001 |
|               u_cap_addrgen                                                                        |    <0.001 |
|                 U_CMPRESET                                                                         |    <0.001 |
|                 u_cap_sample_counter                                                               |    <0.001 |
|                   U_SCE                                                                            |    <0.001 |
|                   U_SCMPCE                                                                         |    <0.001 |
|                   U_SCRST                                                                          |    <0.001 |
|                   u_scnt_cmp                                                                       |    <0.001 |
|                     allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                        |    <0.001 |
|                       DUT                                                                          |    <0.001 |
|                         I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                               |    <0.001 |
|                           u_srlA                                                                   |    <0.001 |
|                           u_srlB                                                                   |    <0.001 |
|                           u_srlC                                                                   |    <0.001 |
|                           u_srlD                                                                   |    <0.001 |
|                         I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                               |    <0.001 |
|                           u_srlA                                                                   |    <0.001 |
|                           u_srlB                                                                   |    <0.001 |
|                           u_srlC                                                                   |    <0.001 |
|                           u_srlD                                                                   |    <0.001 |
|                 u_cap_window_counter                                                               |    <0.001 |
|                   U_WCE                                                                            |    <0.001 |
|                   U_WHCMPCE                                                                        |    <0.001 |
|                   U_WLCMPCE                                                                        |    <0.001 |
|                   u_wcnt_hcmp                                                                      |    <0.001 |
|                     allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                        |    <0.001 |
|                       DUT                                                                          |    <0.001 |
|                         I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                               |    <0.001 |
|                           u_srlA                                                                   |    <0.001 |
|                           u_srlB                                                                   |    <0.001 |
|                           u_srlC                                                                   |    <0.001 |
|                           u_srlD                                                                   |    <0.001 |
|                         I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                               |    <0.001 |
|                           u_srlA                                                                   |    <0.001 |
|                           u_srlB                                                                   |    <0.001 |
|                           u_srlC                                                                   |    <0.001 |
|                           u_srlD                                                                   |    <0.001 |
|                   u_wcnt_lcmp                                                                      |    <0.001 |
|                     allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                        |    <0.001 |
|                       DUT                                                                          |    <0.001 |
|                         I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                               |    <0.001 |
|                           u_srlA                                                                   |    <0.001 |
|                           u_srlB                                                                   |    <0.001 |
|                           u_srlC                                                                   |    <0.001 |
|                           u_srlD                                                                   |    <0.001 |
|                         I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                               |    <0.001 |
|                           u_srlA                                                                   |    <0.001 |
|                           u_srlB                                                                   |    <0.001 |
|                           u_srlC                                                                   |    <0.001 |
|                           u_srlD                                                                   |    <0.001 |
|             u_ila_regs                                                                             |     0.003 |
|               MU_SRL[0].mu_srl_reg                                                                 |    <0.001 |
|               MU_SRL[10].mu_srl_reg                                                                |    <0.001 |
|               MU_SRL[11].mu_srl_reg                                                                |    <0.001 |
|               MU_SRL[12].mu_srl_reg                                                                |    <0.001 |
|               MU_SRL[13].mu_srl_reg                                                                |    <0.001 |
|               MU_SRL[14].mu_srl_reg                                                                |    <0.001 |
|               MU_SRL[15].mu_srl_reg                                                                |    <0.001 |
|               MU_SRL[16].mu_srl_reg                                                                |    <0.001 |
|               MU_SRL[17].mu_srl_reg                                                                |    <0.001 |
|               MU_SRL[18].mu_srl_reg                                                                |    <0.001 |
|               MU_SRL[19].mu_srl_reg                                                                |    <0.001 |
|               MU_SRL[1].mu_srl_reg                                                                 |    <0.001 |
|               MU_SRL[2].mu_srl_reg                                                                 |    <0.001 |
|               MU_SRL[3].mu_srl_reg                                                                 |    <0.001 |
|               MU_SRL[4].mu_srl_reg                                                                 |    <0.001 |
|               MU_SRL[5].mu_srl_reg                                                                 |    <0.001 |
|               MU_SRL[6].mu_srl_reg                                                                 |    <0.001 |
|               MU_SRL[7].mu_srl_reg                                                                 |    <0.001 |
|               MU_SRL[8].mu_srl_reg                                                                 |    <0.001 |
|               MU_SRL[9].mu_srl_reg                                                                 |    <0.001 |
|               TC_SRL[0].tc_srl_reg                                                                 |    <0.001 |
|               U_XSDB_SLAVE                                                                         |    <0.001 |
|               reg_15                                                                               |    <0.001 |
|                 I_EN_CTL_EQ1.U_CTL                                                                 |    <0.001 |
|               reg_16                                                                               |    <0.001 |
|                 I_EN_CTL_EQ1.U_CTL                                                                 |    <0.001 |
|               reg_17                                                                               |    <0.001 |
|                 I_EN_CTL_EQ1.U_CTL                                                                 |    <0.001 |
|               reg_18                                                                               |    <0.001 |
|                 I_EN_CTL_EQ1.U_CTL                                                                 |    <0.001 |
|               reg_19                                                                               |    <0.001 |
|                 I_EN_CTL_EQ1.U_CTL                                                                 |    <0.001 |
|               reg_1a                                                                               |    <0.001 |
|                 I_EN_CTL_EQ1.U_CTL                                                                 |    <0.001 |
|               reg_6                                                                                |    <0.001 |
|                 I_EN_CTL_EQ1.U_CTL                                                                 |    <0.001 |
|               reg_7                                                                                |    <0.001 |
|                 I_EN_CTL_EQ1.U_CTL                                                                 |    <0.001 |
|               reg_8                                                                                |    <0.001 |
|                 I_EN_STAT_EQ1.U_STAT                                                               |    <0.001 |
|               reg_80                                                                               |    <0.001 |
|                 I_EN_CTL_EQ1.U_CTL                                                                 |    <0.001 |
|               reg_81                                                                               |    <0.001 |
|                 I_EN_CTL_EQ1.U_CTL                                                                 |    <0.001 |
|               reg_82                                                                               |    <0.001 |
|                 I_EN_CTL_EQ1.U_CTL                                                                 |    <0.001 |
|               reg_83                                                                               |    <0.001 |
|                 I_EN_CTL_EQ1.U_CTL                                                                 |    <0.001 |
|               reg_84                                                                               |    <0.001 |
|                 I_EN_CTL_EQ1.U_CTL                                                                 |    <0.001 |
|               reg_85                                                                               |    <0.001 |
|                 I_EN_CTL_EQ1.U_CTL                                                                 |    <0.001 |
|               reg_887                                                                              |    <0.001 |
|                 I_EN_STAT_EQ1.U_STAT                                                               |    <0.001 |
|               reg_88d                                                                              |    <0.001 |
|                 I_EN_STAT_EQ1.U_STAT                                                               |    <0.001 |
|               reg_890                                                                              |    <0.001 |
|                 I_EN_STAT_EQ1.U_STAT                                                               |    <0.001 |
|               reg_9                                                                                |    <0.001 |
|                 I_EN_STAT_EQ1.U_STAT                                                               |    <0.001 |
|               reg_srl_fff                                                                          |    <0.001 |
|               reg_stream_ffd                                                                       |    <0.001 |
|                 I_EN_CTL_EQ1.U_CTL                                                                 |    <0.001 |
|               reg_stream_ffe                                                                       |    <0.001 |
|                 I_EN_STAT_EQ1.U_STAT                                                               |    <0.001 |
|             u_ila_reset_ctrl                                                                       |    <0.001 |
|               arm_detection_inst                                                                   |    <0.001 |
|               asyncrounous_transfer.arm_in_transfer_inst                                           |    <0.001 |
|               asyncrounous_transfer.arm_out_transfer_inst                                          |    <0.001 |
|               asyncrounous_transfer.halt_in_transfer_inst                                          |    <0.001 |
|               asyncrounous_transfer.halt_out_transfer_inst                                         |    <0.001 |
|               halt_detection_inst                                                                  |    <0.001 |
|             u_trig                                                                                 |     0.001 |
|               N_DDR_TC.N_DDR_TC_INST[0].U_TC                                                       |    <0.001 |
|                 allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                            |    <0.001 |
|                   DUT                                                                              |    <0.001 |
|                     I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                   |    <0.001 |
|                       u_srlA                                                                       |    <0.001 |
|                       u_srlB                                                                       |    <0.001 |
|                       u_srlC                                                                       |    <0.001 |
|                       u_srlD                                                                       |    <0.001 |
|                     I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                                   |    <0.001 |
|                       u_srlA                                                                       |    <0.001 |
|                       u_srlB                                                                       |    <0.001 |
|                       u_srlC                                                                       |    <0.001 |
|                       u_srlD                                                                       |    <0.001 |
|                     I_WHOLE_SLICE.G_SLICE_IDX[2].U_ALL_SRL_SLICE                                   |    <0.001 |
|                       u_srlA                                                                       |    <0.001 |
|                       u_srlB                                                                       |    <0.001 |
|                       u_srlC                                                                       |    <0.001 |
|                       u_srlD                                                                       |    <0.001 |
|               U_TM                                                                                 |     0.001 |
|                 N_DDR_MODE.G_NMU[0].U_M                                                            |    <0.001 |
|                   allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                          |    <0.001 |
|                     DUT                                                                            |    <0.001 |
|                       I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                 |    <0.001 |
|                         u_srlA                                                                     |    <0.001 |
|                         u_srlB                                                                     |    <0.001 |
|                         u_srlC                                                                     |    <0.001 |
|                         u_srlD                                                                     |    <0.001 |
|                 N_DDR_MODE.G_NMU[10].U_M                                                           |    <0.001 |
|                   allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                          |    <0.001 |
|                     DUT                                                                            |    <0.001 |
|                       I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                 |    <0.001 |
|                         u_srlA                                                                     |    <0.001 |
|                         u_srlB                                                                     |    <0.001 |
|                         u_srlC                                                                     |    <0.001 |
|                         u_srlD                                                                     |    <0.001 |
|                 N_DDR_MODE.G_NMU[11].U_M                                                           |    <0.001 |
|                   allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                          |    <0.001 |
|                     DUT                                                                            |    <0.001 |
|                       I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                 |    <0.001 |
|                         u_srlA                                                                     |    <0.001 |
|                         u_srlB                                                                     |    <0.001 |
|                         u_srlC                                                                     |    <0.001 |
|                         u_srlD                                                                     |    <0.001 |
|                 N_DDR_MODE.G_NMU[12].U_M                                                           |    <0.001 |
|                   allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                          |    <0.001 |
|                     DUT                                                                            |    <0.001 |
|                       I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                 |    <0.001 |
|                         u_srlA                                                                     |    <0.001 |
|                         u_srlB                                                                     |    <0.001 |
|                         u_srlC                                                                     |    <0.001 |
|                         u_srlD                                                                     |    <0.001 |
|                 N_DDR_MODE.G_NMU[13].U_M                                                           |    <0.001 |
|                   allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                          |    <0.001 |
|                     DUT                                                                            |    <0.001 |
|                       I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                 |    <0.001 |
|                         u_srlA                                                                     |    <0.001 |
|                         u_srlB                                                                     |    <0.001 |
|                         u_srlC                                                                     |    <0.001 |
|                         u_srlD                                                                     |    <0.001 |
|                 N_DDR_MODE.G_NMU[14].U_M                                                           |    <0.001 |
|                   allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                          |    <0.001 |
|                     DUT                                                                            |    <0.001 |
|                       I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                 |    <0.001 |
|                         u_srlA                                                                     |    <0.001 |
|                         u_srlB                                                                     |    <0.001 |
|                         u_srlC                                                                     |    <0.001 |
|                         u_srlD                                                                     |    <0.001 |
|                 N_DDR_MODE.G_NMU[15].U_M                                                           |    <0.001 |
|                   allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                          |    <0.001 |
|                     DUT                                                                            |    <0.001 |
|                       I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                 |    <0.001 |
|                         u_srlA                                                                     |    <0.001 |
|                         u_srlB                                                                     |    <0.001 |
|                         u_srlC                                                                     |    <0.001 |
|                         u_srlD                                                                     |    <0.001 |
|                 N_DDR_MODE.G_NMU[16].U_M                                                           |    <0.001 |
|                   allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                          |    <0.001 |
|                     DUT                                                                            |    <0.001 |
|                       I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                 |    <0.001 |
|                         u_srlA                                                                     |    <0.001 |
|                         u_srlB                                                                     |    <0.001 |
|                         u_srlC                                                                     |    <0.001 |
|                         u_srlD                                                                     |    <0.001 |
|                 N_DDR_MODE.G_NMU[17].U_M                                                           |    <0.001 |
|                   allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                          |    <0.001 |
|                     DUT                                                                            |    <0.001 |
|                       I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                 |    <0.001 |
|                         u_srlA                                                                     |    <0.001 |
|                         u_srlB                                                                     |    <0.001 |
|                         u_srlC                                                                     |    <0.001 |
|                         u_srlD                                                                     |    <0.001 |
|                 N_DDR_MODE.G_NMU[18].U_M                                                           |    <0.001 |
|                   allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                          |    <0.001 |
|                     DUT                                                                            |    <0.001 |
|                       I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                 |    <0.001 |
|                         u_srlA                                                                     |    <0.001 |
|                         u_srlB                                                                     |    <0.001 |
|                         u_srlC                                                                     |    <0.001 |
|                         u_srlD                                                                     |    <0.001 |
|                 N_DDR_MODE.G_NMU[19].U_M                                                           |    <0.001 |
|                   allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                          |    <0.001 |
|                     DUT                                                                            |    <0.001 |
|                       I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                 |    <0.001 |
|                         u_srlA                                                                     |    <0.001 |
|                         u_srlB                                                                     |    <0.001 |
|                         u_srlC                                                                     |    <0.001 |
|                         u_srlD                                                                     |    <0.001 |
|                 N_DDR_MODE.G_NMU[1].U_M                                                            |    <0.001 |
|                   allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                          |    <0.001 |
|                     DUT                                                                            |    <0.001 |
|                       I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                 |    <0.001 |
|                         u_srlA                                                                     |    <0.001 |
|                         u_srlB                                                                     |    <0.001 |
|                         u_srlC                                                                     |    <0.001 |
|                         u_srlD                                                                     |    <0.001 |
|                 N_DDR_MODE.G_NMU[2].U_M                                                            |    <0.001 |
|                   allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                          |    <0.001 |
|                     DUT                                                                            |    <0.001 |
|                       I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                 |    <0.001 |
|                         u_srlA                                                                     |    <0.001 |
|                         u_srlB                                                                     |    <0.001 |
|                         u_srlC                                                                     |    <0.001 |
|                         u_srlD                                                                     |    <0.001 |
|                 N_DDR_MODE.G_NMU[3].U_M                                                            |    <0.001 |
|                   allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                          |    <0.001 |
|                     DUT                                                                            |    <0.001 |
|                       I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                 |    <0.001 |
|                         u_srlA                                                                     |    <0.001 |
|                         u_srlB                                                                     |    <0.001 |
|                         u_srlC                                                                     |    <0.001 |
|                         u_srlD                                                                     |    <0.001 |
|                 N_DDR_MODE.G_NMU[4].U_M                                                            |    <0.001 |
|                   allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                          |    <0.001 |
|                     DUT                                                                            |    <0.001 |
|                       I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                 |    <0.001 |
|                         u_srlA                                                                     |    <0.001 |
|                         u_srlB                                                                     |    <0.001 |
|                         u_srlC                                                                     |    <0.001 |
|                         u_srlD                                                                     |    <0.001 |
|                 N_DDR_MODE.G_NMU[5].U_M                                                            |    <0.001 |
|                   allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                          |    <0.001 |
|                     DUT                                                                            |    <0.001 |
|                       I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                 |    <0.001 |
|                         u_srlA                                                                     |    <0.001 |
|                         u_srlB                                                                     |    <0.001 |
|                         u_srlC                                                                     |    <0.001 |
|                         u_srlD                                                                     |    <0.001 |
|                 N_DDR_MODE.G_NMU[6].U_M                                                            |    <0.001 |
|                   allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                          |    <0.001 |
|                     DUT                                                                            |    <0.001 |
|                       I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                 |    <0.001 |
|                         u_srlA                                                                     |    <0.001 |
|                         u_srlB                                                                     |    <0.001 |
|                         u_srlC                                                                     |    <0.001 |
|                         u_srlD                                                                     |    <0.001 |
|                       I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                                 |    <0.001 |
|                         u_srlA                                                                     |    <0.001 |
|                         u_srlB                                                                     |    <0.001 |
|                         u_srlC                                                                     |    <0.001 |
|                         u_srlD                                                                     |    <0.001 |
|                       I_WHOLE_SLICE.G_SLICE_IDX[2].U_ALL_SRL_SLICE                                 |    <0.001 |
|                         u_srlA                                                                     |    <0.001 |
|                         u_srlB                                                                     |    <0.001 |
|                         u_srlC                                                                     |    <0.001 |
|                         u_srlD                                                                     |    <0.001 |
|                       I_WHOLE_SLICE.G_SLICE_IDX[3].U_ALL_SRL_SLICE                                 |    <0.001 |
|                         u_srlA                                                                     |    <0.001 |
|                         u_srlB                                                                     |    <0.001 |
|                         u_srlC                                                                     |    <0.001 |
|                         u_srlD                                                                     |    <0.001 |
|                 N_DDR_MODE.G_NMU[7].U_M                                                            |    <0.001 |
|                   allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                          |    <0.001 |
|                     DUT                                                                            |    <0.001 |
|                       I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                 |    <0.001 |
|                         u_srlA                                                                     |    <0.001 |
|                         u_srlB                                                                     |    <0.001 |
|                         u_srlC                                                                     |    <0.001 |
|                         u_srlD                                                                     |    <0.001 |
|                       I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                                 |    <0.001 |
|                         u_srlA                                                                     |    <0.001 |
|                         u_srlB                                                                     |    <0.001 |
|                         u_srlC                                                                     |    <0.001 |
|                         u_srlD                                                                     |    <0.001 |
|                       I_WHOLE_SLICE.G_SLICE_IDX[2].U_ALL_SRL_SLICE                                 |    <0.001 |
|                         u_srlA                                                                     |    <0.001 |
|                         u_srlB                                                                     |    <0.001 |
|                         u_srlC                                                                     |    <0.001 |
|                         u_srlD                                                                     |    <0.001 |
|                       I_WHOLE_SLICE.G_SLICE_IDX[3].U_ALL_SRL_SLICE                                 |    <0.001 |
|                         u_srlA                                                                     |    <0.001 |
|                         u_srlB                                                                     |    <0.001 |
|                         u_srlC                                                                     |    <0.001 |
|                         u_srlD                                                                     |    <0.001 |
|                 N_DDR_MODE.G_NMU[8].U_M                                                            |    <0.001 |
|                   allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                          |    <0.001 |
|                     DUT                                                                            |    <0.001 |
|                       I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                 |    <0.001 |
|                         u_srlA                                                                     |    <0.001 |
|                         u_srlB                                                                     |    <0.001 |
|                         u_srlC                                                                     |    <0.001 |
|                         u_srlD                                                                     |    <0.001 |
|                       I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                                 |    <0.001 |
|                         u_srlA                                                                     |    <0.001 |
|                         u_srlB                                                                     |    <0.001 |
|                         u_srlC                                                                     |    <0.001 |
|                         u_srlD                                                                     |    <0.001 |
|                       I_WHOLE_SLICE.G_SLICE_IDX[2].U_ALL_SRL_SLICE                                 |    <0.001 |
|                         u_srlA                                                                     |    <0.001 |
|                         u_srlB                                                                     |    <0.001 |
|                         u_srlC                                                                     |    <0.001 |
|                         u_srlD                                                                     |    <0.001 |
|                       I_WHOLE_SLICE.G_SLICE_IDX[3].U_ALL_SRL_SLICE                                 |    <0.001 |
|                         u_srlA                                                                     |    <0.001 |
|                         u_srlB                                                                     |    <0.001 |
|                         u_srlC                                                                     |    <0.001 |
|                         u_srlD                                                                     |    <0.001 |
|                 N_DDR_MODE.G_NMU[9].U_M                                                            |    <0.001 |
|                   allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                          |    <0.001 |
|                     DUT                                                                            |    <0.001 |
|                       I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                 |    <0.001 |
|                         u_srlA                                                                     |    <0.001 |
|                         u_srlB                                                                     |    <0.001 |
|                         u_srlC                                                                     |    <0.001 |
|                         u_srlD                                                                     |    <0.001 |
|                       I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                                 |    <0.001 |
|                         u_srlA                                                                     |    <0.001 |
|                         u_srlB                                                                     |    <0.001 |
|                         u_srlC                                                                     |    <0.001 |
|                         u_srlD                                                                     |    <0.001 |
|                       I_WHOLE_SLICE.G_SLICE_IDX[2].U_ALL_SRL_SLICE                                 |    <0.001 |
|                         u_srlA                                                                     |    <0.001 |
|                         u_srlB                                                                     |    <0.001 |
|                         u_srlC                                                                     |    <0.001 |
|                         u_srlD                                                                     |    <0.001 |
|                       I_WHOLE_SLICE.G_SLICE_IDX[3].U_ALL_SRL_SLICE                                 |    <0.001 |
|                         u_srlA                                                                     |    <0.001 |
|                         u_srlB                                                                     |    <0.001 |
|                         u_srlC                                                                     |    <0.001 |
|                         u_srlD                                                                     |    <0.001 |
|             xsdb_memory_read_inst                                                                  |    <0.001 |
|       control_block                                                                                |    <0.001 |
|       des                                                                                          |     0.001 |
|         inst                                                                                       |     0.001 |
|       dsersync                                                                                     |    <0.001 |
|       fifo_in                                                                                      |    <0.001 |
|         U0                                                                                         |    <0.001 |
|           inst_fifo_gen                                                                            |    <0.001 |
|             gconvfifo.rf                                                                           |    <0.001 |
|               grf.rf                                                                               |    <0.001 |
|                 gntv_or_sync_fifo.gcx.clkx                                                         |    <0.001 |
|                   gnxpm_cdc.gsync_stage[1].rd_stg_inst                                             |    <0.001 |
|                   gnxpm_cdc.gsync_stage[1].wr_stg_inst                                             |    <0.001 |
|                   gnxpm_cdc.gsync_stage[2].rd_stg_inst                                             |    <0.001 |
|                   gnxpm_cdc.gsync_stage[2].wr_stg_inst                                             |    <0.001 |
|                 gntv_or_sync_fifo.gl0.rd                                                           |    <0.001 |
|                   gras.rsts                                                                        |    <0.001 |
|                     c0                                                                             |    <0.001 |
|                     c1                                                                             |    <0.001 |
|                   grhf.rhf                                                                         |    <0.001 |
|                   rpntr                                                                            |    <0.001 |
|                 gntv_or_sync_fifo.gl0.wr                                                           |    <0.001 |
|                   gwas.wsts                                                                        |    <0.001 |
|                     c1                                                                             |    <0.001 |
|                     c2                                                                             |    <0.001 |
|                   wpntr                                                                            |    <0.001 |
|                 gntv_or_sync_fifo.mem                                                              |    <0.001 |
|                   gbm.gbmg.gbmga.ngecc.bmg                                                         |    <0.001 |
|                     inst_blk_mem_gen                                                               |    <0.001 |
|                       gnbram.gnativebmg.native_blk_mem_gen                                         |    <0.001 |
|                         valid.cstr                                                                 |    <0.001 |
|                           ramloop[0].ram.r                                                         |    <0.001 |
|                             prim_noinit.ram                                                        |    <0.001 |
|                 rstblk                                                                             |    <0.001 |
|                   ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[1].rrst_inst                         |    <0.001 |
|                   ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[1].wrst_inst                         |    <0.001 |
|                   ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst                         |    <0.001 |
|                   ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst                         |    <0.001 |
|       fifo_out                                                                                     |     0.001 |
|         U0                                                                                         |     0.001 |
|           inst_fifo_gen                                                                            |     0.001 |
|             gconvfifo.rf                                                                           |     0.001 |
|               grf.rf                                                                               |     0.001 |
|                 gntv_or_sync_fifo.gcx.clkx                                                         |    <0.001 |
|                   gnxpm_cdc.gsync_stage[1].rd_stg_inst                                             |    <0.001 |
|                   gnxpm_cdc.gsync_stage[1].wr_stg_inst                                             |    <0.001 |
|                   gnxpm_cdc.gsync_stage[2].rd_stg_inst                                             |    <0.001 |
|                   gnxpm_cdc.gsync_stage[2].wr_stg_inst                                             |    <0.001 |
|                 gntv_or_sync_fifo.gl0.rd                                                           |    <0.001 |
|                   gras.rsts                                                                        |    <0.001 |
|                     c0                                                                             |    <0.001 |
|                     c1                                                                             |    <0.001 |
|                   grhf.rhf                                                                         |    <0.001 |
|                   rpntr                                                                            |    <0.001 |
|                 gntv_or_sync_fifo.gl0.wr                                                           |    <0.001 |
|                   gwas.wsts                                                                        |    <0.001 |
|                     c1                                                                             |    <0.001 |
|                     c2                                                                             |    <0.001 |
|                   wpntr                                                                            |    <0.001 |
|                 gntv_or_sync_fifo.mem                                                              |    <0.001 |
|                   gbm.gbmg.gbmga.ngecc.bmg                                                         |    <0.001 |
|                     inst_blk_mem_gen                                                               |    <0.001 |
|                       gnbram.gnativebmg.native_blk_mem_gen                                         |    <0.001 |
|                         valid.cstr                                                                 |    <0.001 |
|                           ramloop[0].ram.r                                                         |    <0.001 |
|                             prim_noinit.ram                                                        |    <0.001 |
|                 rstblk                                                                             |    <0.001 |
|                   ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[1].rrst_inst                         |    <0.001 |
|                   ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[1].wrst_inst                         |    <0.001 |
|                   ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst                         |    <0.001 |
|                   ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst                         |    <0.001 |
|       filter                                                                                       |    <0.001 |
|       ftx                                                                                          |    <0.001 |
|       ser                                                                                          |     0.002 |
|         inst                                                                                       |     0.002 |
+----------------------------------------------------------------------------------------------------+-----------+


