TimeQuest Timing Analyzer report for g47_enigma
Thu Apr 07 13:18:30 2016
Quartus II 64-Bit Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. TimeQuest Timing Analyzer Summary
  3. Parallel Compilation
  4. SDC File List
  5. Clocks
  6. Slow Model Fmax Summary
  7. Slow Model Setup Summary
  8. Slow Model Hold Summary
  9. Slow Model Recovery Summary
 10. Slow Model Removal Summary
 11. Slow Model Minimum Pulse Width Summary
 12. Slow Model Setup: 'clock'
 13. Slow Model Hold: 'clock'
 14. Slow Model Recovery: 'clock'
 15. Slow Model Removal: 'clock'
 16. Slow Model Minimum Pulse Width: 'clock'
 17. Slow Model Minimum Pulse Width: 'altera_reserved_tck'
 18. Setup Times
 19. Hold Times
 20. Clock to Output Times
 21. Minimum Clock to Output Times
 22. Propagation Delay
 23. Minimum Propagation Delay
 24. Fast Model Setup Summary
 25. Fast Model Hold Summary
 26. Fast Model Recovery Summary
 27. Fast Model Removal Summary
 28. Fast Model Minimum Pulse Width Summary
 29. Fast Model Setup: 'clock'
 30. Fast Model Hold: 'clock'
 31. Fast Model Recovery: 'clock'
 32. Fast Model Removal: 'clock'
 33. Fast Model Minimum Pulse Width: 'clock'
 34. Fast Model Minimum Pulse Width: 'altera_reserved_tck'
 35. Setup Times
 36. Hold Times
 37. Clock to Output Times
 38. Minimum Clock to Output Times
 39. Propagation Delay
 40. Minimum Propagation Delay
 41. Multicorner Timing Analysis Summary
 42. Setup Times
 43. Hold Times
 44. Clock to Output Times
 45. Minimum Clock to Output Times
 46. Progagation Delay
 47. Minimum Progagation Delay
 48. Setup Transfers
 49. Hold Transfers
 50. Recovery Transfers
 51. Removal Transfers
 52. Report TCCS
 53. Report RSKM
 54. Unconstrained Paths
 55. TimeQuest Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+----------------------------------------------------------------------------------------+
; TimeQuest Timing Analyzer Summary                                                      ;
+--------------------+-------------------------------------------------------------------+
; Quartus II Version ; Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition ;
; Revision Name      ; g47_enigma                                                        ;
; Device Family      ; Cyclone II                                                        ;
; Device Name        ; EP2C20F484C7                                                      ;
; Timing Models      ; Final                                                             ;
; Delay Model        ; Combined                                                          ;
; Rise/Fall Delays   ; Unavailable                                                       ;
+--------------------+-------------------------------------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 2           ;
; Maximum allowed            ; 2           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 1           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   0.0%      ;
+----------------------------+-------------+


+-----------------------------------------------------+
; SDC File List                                       ;
+-----------------+--------+--------------------------+
; SDC File Path   ; Status ; Read at                  ;
+-----------------+--------+--------------------------+
; g47_testbed.sdc ; OK     ; Thu Apr 07 13:18:29 2016 ;
+-----------------+--------+--------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                                    ;
+---------------------+------+---------+-----------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+-------------------------+
; Clock Name          ; Type ; Period  ; Frequency ; Rise  ; Fall   ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master ; Source ; Targets                 ;
+---------------------+------+---------+-----------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+-------------------------+
; altera_reserved_tck ; Base ; 100.000 ; 10.0 MHz  ; 0.000 ; 50.000 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { altera_reserved_tck } ;
; clock               ; Base ; 20.000  ; 50.0 MHz  ; 0.000 ; 10.000 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { clock }               ;
+---------------------+------+---------+-----------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+-------------------------+


+-------------------------------------------------+
; Slow Model Fmax Summary                         ;
+-----------+-----------------+------------+------+
; Fmax      ; Restricted Fmax ; Clock Name ; Note ;
+-----------+-----------------+------------+------+
; 37.05 MHz ; 37.05 MHz       ; clock      ;      ;
+-----------+-----------------+------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+--------------------------------+
; Slow Model Setup Summary       ;
+-------+--------+---------------+
; Clock ; Slack  ; End Point TNS ;
+-------+--------+---------------+
; clock ; -3.496 ; -49.150       ;
+-------+--------+---------------+


+-------------------------------+
; Slow Model Hold Summary       ;
+-------+-------+---------------+
; Clock ; Slack ; End Point TNS ;
+-------+-------+---------------+
; clock ; 0.445 ; 0.000         ;
+-------+-------+---------------+


+--------------------------------+
; Slow Model Recovery Summary    ;
+-------+--------+---------------+
; Clock ; Slack  ; End Point TNS ;
+-------+--------+---------------+
; clock ; -4.490 ; -4.490        ;
+-------+--------+---------------+


+-------------------------------+
; Slow Model Removal Summary    ;
+-------+-------+---------------+
; Clock ; Slack ; End Point TNS ;
+-------+-------+---------------+
; clock ; 2.646 ; 0.000         ;
+-------+-------+---------------+


+----------------------------------------------+
; Slow Model Minimum Pulse Width Summary       ;
+---------------------+--------+---------------+
; Clock               ; Slack  ; End Point TNS ;
+---------------------+--------+---------------+
; clock               ; 7.436  ; 0.000         ;
; altera_reserved_tck ; 97.531 ; 0.000         ;
+---------------------+--------+---------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Setup: 'clock'                                                                                                                                                                                                         ;
+--------+--------------------------------------------------+-------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                        ; To Node                                                                                         ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------+-------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -3.496 ; g47_enigma:ENIGMA|g47_fsm:FSM|state[1]~_emulated ; g47_enigma:ENIGMA|g47_rotor:ROTOR_RIGHT|g47_0_25_counter:ROTOR_SHIFT_COUNTER|count_previous[1]  ; clock        ; clock       ; 10.000       ; 0.465      ; 13.999     ;
; -3.496 ; g47_enigma:ENIGMA|g47_fsm:FSM|state[1]~_emulated ; g47_enigma:ENIGMA|g47_rotor:ROTOR_RIGHT|g47_0_25_counter:ROTOR_SHIFT_COUNTER|count_previous[2]  ; clock        ; clock       ; 10.000       ; 0.465      ; 13.999     ;
; -3.496 ; g47_enigma:ENIGMA|g47_fsm:FSM|state[1]~_emulated ; g47_enigma:ENIGMA|g47_rotor:ROTOR_RIGHT|g47_0_25_counter:ROTOR_SHIFT_COUNTER|count_previous[3]  ; clock        ; clock       ; 10.000       ; 0.465      ; 13.999     ;
; -3.496 ; g47_enigma:ENIGMA|g47_fsm:FSM|state[1]~_emulated ; g47_enigma:ENIGMA|g47_rotor:ROTOR_RIGHT|g47_0_25_counter:ROTOR_SHIFT_COUNTER|count_previous[4]  ; clock        ; clock       ; 10.000       ; 0.465      ; 13.999     ;
; -3.496 ; g47_enigma:ENIGMA|g47_fsm:FSM|state[1]~_emulated ; g47_enigma:ENIGMA|g47_rotor:ROTOR_RIGHT|g47_0_25_counter:ROTOR_SHIFT_COUNTER|count_previous[0]  ; clock        ; clock       ; 10.000       ; 0.465      ; 13.999     ;
; -3.171 ; g47_enigma:ENIGMA|g47_fsm:FSM|state[1]~_emulated ; g47_enigma:ENIGMA|g47_rotor:ROTOR_LEFT|g47_0_25_counter:ROTOR_SHIFT_COUNTER|count_previous[1]   ; clock        ; clock       ; 10.000       ; 0.466      ; 13.675     ;
; -3.171 ; g47_enigma:ENIGMA|g47_fsm:FSM|state[1]~_emulated ; g47_enigma:ENIGMA|g47_rotor:ROTOR_LEFT|g47_0_25_counter:ROTOR_SHIFT_COUNTER|count_previous[2]   ; clock        ; clock       ; 10.000       ; 0.466      ; 13.675     ;
; -3.171 ; g47_enigma:ENIGMA|g47_fsm:FSM|state[1]~_emulated ; g47_enigma:ENIGMA|g47_rotor:ROTOR_LEFT|g47_0_25_counter:ROTOR_SHIFT_COUNTER|count_previous[3]   ; clock        ; clock       ; 10.000       ; 0.466      ; 13.675     ;
; -3.171 ; g47_enigma:ENIGMA|g47_fsm:FSM|state[1]~_emulated ; g47_enigma:ENIGMA|g47_rotor:ROTOR_LEFT|g47_0_25_counter:ROTOR_SHIFT_COUNTER|count_previous[4]   ; clock        ; clock       ; 10.000       ; 0.466      ; 13.675     ;
; -3.171 ; g47_enigma:ENIGMA|g47_fsm:FSM|state[1]~_emulated ; g47_enigma:ENIGMA|g47_rotor:ROTOR_LEFT|g47_0_25_counter:ROTOR_SHIFT_COUNTER|count_previous[0]   ; clock        ; clock       ; 10.000       ; 0.466      ; 13.675     ;
; -3.163 ; g47_enigma:ENIGMA|g47_fsm:FSM|state[1]~_emulated ; g47_enigma:ENIGMA|g47_rotor:ROTOR_MIDDLE|g47_0_25_counter:ROTOR_SHIFT_COUNTER|count_previous[1] ; clock        ; clock       ; 10.000       ; 0.466      ; 13.667     ;
; -3.163 ; g47_enigma:ENIGMA|g47_fsm:FSM|state[1]~_emulated ; g47_enigma:ENIGMA|g47_rotor:ROTOR_MIDDLE|g47_0_25_counter:ROTOR_SHIFT_COUNTER|count_previous[2] ; clock        ; clock       ; 10.000       ; 0.466      ; 13.667     ;
; -3.163 ; g47_enigma:ENIGMA|g47_fsm:FSM|state[1]~_emulated ; g47_enigma:ENIGMA|g47_rotor:ROTOR_MIDDLE|g47_0_25_counter:ROTOR_SHIFT_COUNTER|count_previous[4] ; clock        ; clock       ; 10.000       ; 0.466      ; 13.667     ;
; -3.163 ; g47_enigma:ENIGMA|g47_fsm:FSM|state[1]~_emulated ; g47_enigma:ENIGMA|g47_rotor:ROTOR_MIDDLE|g47_0_25_counter:ROTOR_SHIFT_COUNTER|count_previous[3] ; clock        ; clock       ; 10.000       ; 0.466      ; 13.667     ;
; -3.163 ; g47_enigma:ENIGMA|g47_fsm:FSM|state[1]~_emulated ; g47_enigma:ENIGMA|g47_rotor:ROTOR_MIDDLE|g47_0_25_counter:ROTOR_SHIFT_COUNTER|count_previous[0] ; clock        ; clock       ; 10.000       ; 0.466      ; 13.667     ;
; -1.893 ; g47_enigma:ENIGMA|g47_fsm:FSM|state[0]~_emulated ; g47_enigma:ENIGMA|g47_rotor:ROTOR_LEFT|g47_0_25_counter:ROTOR_SHIFT_COUNTER|count_previous[1]   ; clock        ; clock       ; 10.000       ; 0.466      ; 12.397     ;
; -1.893 ; g47_enigma:ENIGMA|g47_fsm:FSM|state[0]~_emulated ; g47_enigma:ENIGMA|g47_rotor:ROTOR_LEFT|g47_0_25_counter:ROTOR_SHIFT_COUNTER|count_previous[2]   ; clock        ; clock       ; 10.000       ; 0.466      ; 12.397     ;
; -1.893 ; g47_enigma:ENIGMA|g47_fsm:FSM|state[0]~_emulated ; g47_enigma:ENIGMA|g47_rotor:ROTOR_LEFT|g47_0_25_counter:ROTOR_SHIFT_COUNTER|count_previous[3]   ; clock        ; clock       ; 10.000       ; 0.466      ; 12.397     ;
; -1.893 ; g47_enigma:ENIGMA|g47_fsm:FSM|state[0]~_emulated ; g47_enigma:ENIGMA|g47_rotor:ROTOR_LEFT|g47_0_25_counter:ROTOR_SHIFT_COUNTER|count_previous[4]   ; clock        ; clock       ; 10.000       ; 0.466      ; 12.397     ;
; -1.893 ; g47_enigma:ENIGMA|g47_fsm:FSM|state[0]~_emulated ; g47_enigma:ENIGMA|g47_rotor:ROTOR_LEFT|g47_0_25_counter:ROTOR_SHIFT_COUNTER|count_previous[0]   ; clock        ; clock       ; 10.000       ; 0.466      ; 12.397     ;
; -1.836 ; g47_enigma:ENIGMA|g47_fsm:FSM|state[0]~_emulated ; g47_enigma:ENIGMA|g47_rotor:ROTOR_RIGHT|g47_0_25_counter:ROTOR_SHIFT_COUNTER|count_previous[1]  ; clock        ; clock       ; 10.000       ; 0.465      ; 12.339     ;
; -1.836 ; g47_enigma:ENIGMA|g47_fsm:FSM|state[0]~_emulated ; g47_enigma:ENIGMA|g47_rotor:ROTOR_RIGHT|g47_0_25_counter:ROTOR_SHIFT_COUNTER|count_previous[2]  ; clock        ; clock       ; 10.000       ; 0.465      ; 12.339     ;
; -1.836 ; g47_enigma:ENIGMA|g47_fsm:FSM|state[0]~_emulated ; g47_enigma:ENIGMA|g47_rotor:ROTOR_RIGHT|g47_0_25_counter:ROTOR_SHIFT_COUNTER|count_previous[3]  ; clock        ; clock       ; 10.000       ; 0.465      ; 12.339     ;
; -1.836 ; g47_enigma:ENIGMA|g47_fsm:FSM|state[0]~_emulated ; g47_enigma:ENIGMA|g47_rotor:ROTOR_RIGHT|g47_0_25_counter:ROTOR_SHIFT_COUNTER|count_previous[4]  ; clock        ; clock       ; 10.000       ; 0.465      ; 12.339     ;
; -1.836 ; g47_enigma:ENIGMA|g47_fsm:FSM|state[0]~_emulated ; g47_enigma:ENIGMA|g47_rotor:ROTOR_RIGHT|g47_0_25_counter:ROTOR_SHIFT_COUNTER|count_previous[0]  ; clock        ; clock       ; 10.000       ; 0.465      ; 12.339     ;
; -1.832 ; g47_enigma:ENIGMA|g47_fsm:FSM|state[0]~_emulated ; g47_enigma:ENIGMA|g47_rotor:ROTOR_MIDDLE|g47_0_25_counter:ROTOR_SHIFT_COUNTER|count_previous[1] ; clock        ; clock       ; 10.000       ; 0.466      ; 12.336     ;
; -1.832 ; g47_enigma:ENIGMA|g47_fsm:FSM|state[0]~_emulated ; g47_enigma:ENIGMA|g47_rotor:ROTOR_MIDDLE|g47_0_25_counter:ROTOR_SHIFT_COUNTER|count_previous[2] ; clock        ; clock       ; 10.000       ; 0.466      ; 12.336     ;
; -1.832 ; g47_enigma:ENIGMA|g47_fsm:FSM|state[0]~_emulated ; g47_enigma:ENIGMA|g47_rotor:ROTOR_MIDDLE|g47_0_25_counter:ROTOR_SHIFT_COUNTER|count_previous[4] ; clock        ; clock       ; 10.000       ; 0.466      ; 12.336     ;
; -1.832 ; g47_enigma:ENIGMA|g47_fsm:FSM|state[0]~_emulated ; g47_enigma:ENIGMA|g47_rotor:ROTOR_MIDDLE|g47_0_25_counter:ROTOR_SHIFT_COUNTER|count_previous[3] ; clock        ; clock       ; 10.000       ; 0.466      ; 12.336     ;
; -1.832 ; g47_enigma:ENIGMA|g47_fsm:FSM|state[0]~_emulated ; g47_enigma:ENIGMA|g47_rotor:ROTOR_MIDDLE|g47_0_25_counter:ROTOR_SHIFT_COUNTER|count_previous[0] ; clock        ; clock       ; 10.000       ; 0.466      ; 12.336     ;
; 0.064  ; g47_enigma:ENIGMA|g47_fsm:FSM|state[0]~_emulated ; g47_enigma:ENIGMA|g47_fsm:FSM|hold                                                              ; clock        ; clock       ; 10.000       ; 0.465      ; 10.439     ;
; 1.625  ; state[0]~_emulated                               ; left_ring_shift[2]                                                                              ; clock        ; clock       ; 10.000       ; 0.823      ; 9.236      ;
; 1.666  ; state[0]~_emulated                               ; left_ring_shift[4]                                                                              ; clock        ; clock       ; 10.000       ; 0.824      ; 9.196      ;
; 1.666  ; state[0]~_emulated                               ; left_ring_shift[1]                                                                              ; clock        ; clock       ; 10.000       ; 0.824      ; 9.196      ;
; 1.666  ; state[0]~_emulated                               ; left_ring_shift[3]                                                                              ; clock        ; clock       ; 10.000       ; 0.824      ; 9.196      ;
; 1.666  ; state[0]~_emulated                               ; left_ring_shift[0]                                                                              ; clock        ; clock       ; 10.000       ; 0.824      ; 9.196      ;
; 1.699  ; state[0]~_emulated                               ; left_data[2]                                                                                    ; clock        ; clock       ; 10.000       ; 0.823      ; 9.162      ;
; 1.725  ; state[0]~_emulated                               ; left_data[1]                                                                                    ; clock        ; clock       ; 10.000       ; 0.824      ; 9.137      ;
; 1.725  ; state[0]~_emulated                               ; left_data[3]                                                                                    ; clock        ; clock       ; 10.000       ; 0.824      ; 9.137      ;
; 1.725  ; state[0]~_emulated                               ; left_data[4]                                                                                    ; clock        ; clock       ; 10.000       ; 0.824      ; 9.137      ;
; 1.725  ; state[0]~_emulated                               ; left_data[0]                                                                                    ; clock        ; clock       ; 10.000       ; 0.824      ; 9.137      ;
; 1.879  ; state[0]~_emulated                               ; right_data[1]                                                                                   ; clock        ; clock       ; 10.000       ; 0.821      ; 8.980      ;
; 1.879  ; state[0]~_emulated                               ; right_data[2]                                                                                   ; clock        ; clock       ; 10.000       ; 0.821      ; 8.980      ;
; 1.879  ; state[0]~_emulated                               ; right_data[3]                                                                                   ; clock        ; clock       ; 10.000       ; 0.821      ; 8.980      ;
; 1.879  ; state[0]~_emulated                               ; right_data[4]                                                                                   ; clock        ; clock       ; 10.000       ; 0.821      ; 8.980      ;
; 1.879  ; state[0]~_emulated                               ; right_data[0]                                                                                   ; clock        ; clock       ; 10.000       ; 0.821      ; 8.980      ;
; 1.884  ; state[0]~_emulated                               ; right_ring_shift[3]                                                                             ; clock        ; clock       ; 10.000       ; 0.821      ; 8.975      ;
; 1.884  ; state[0]~_emulated                               ; right_ring_shift[2]                                                                             ; clock        ; clock       ; 10.000       ; 0.821      ; 8.975      ;
; 1.884  ; state[0]~_emulated                               ; right_ring_shift[1]                                                                             ; clock        ; clock       ; 10.000       ; 0.821      ; 8.975      ;
; 1.884  ; state[0]~_emulated                               ; right_ring_shift[4]                                                                             ; clock        ; clock       ; 10.000       ; 0.821      ; 8.975      ;
; 1.884  ; state[0]~_emulated                               ; right_ring_shift[0]                                                                             ; clock        ; clock       ; 10.000       ; 0.821      ; 8.975      ;
; 2.247  ; state[0]~_emulated                               ; middle_ring_shift[4]                                                                            ; clock        ; clock       ; 10.000       ; 0.816      ; 8.607      ;
; 2.247  ; state[0]~_emulated                               ; middle_ring_shift[1]                                                                            ; clock        ; clock       ; 10.000       ; 0.816      ; 8.607      ;
; 2.247  ; state[0]~_emulated                               ; middle_ring_shift[2]                                                                            ; clock        ; clock       ; 10.000       ; 0.816      ; 8.607      ;
; 2.247  ; state[0]~_emulated                               ; middle_ring_shift[3]                                                                            ; clock        ; clock       ; 10.000       ; 0.816      ; 8.607      ;
; 2.247  ; state[0]~_emulated                               ; middle_ring_shift[0]                                                                            ; clock        ; clock       ; 10.000       ; 0.816      ; 8.607      ;
; 2.354  ; state[0]~_emulated                               ; left_rotor_type[1]                                                                              ; clock        ; clock       ; 10.000       ; 0.824      ; 8.508      ;
; 2.354  ; state[0]~_emulated                               ; left_rotor_type[0]                                                                              ; clock        ; clock       ; 10.000       ; 0.824      ; 8.508      ;
; 2.368  ; state[0]~_emulated                               ; right_rotor_type[1]                                                                             ; clock        ; clock       ; 10.000       ; 0.824      ; 8.494      ;
; 2.368  ; state[0]~_emulated                               ; right_rotor_type[0]                                                                             ; clock        ; clock       ; 10.000       ; 0.824      ; 8.494      ;
; 2.409  ; state[0]~_emulated                               ; middle_data[3]                                                                                  ; clock        ; clock       ; 10.000       ; 0.816      ; 8.445      ;
; 2.409  ; state[0]~_emulated                               ; middle_data[0]                                                                                  ; clock        ; clock       ; 10.000       ; 0.816      ; 8.445      ;
; 2.828  ; state[1]~_emulated                               ; left_ring_shift[2]                                                                              ; clock        ; clock       ; 10.000       ; 0.823      ; 8.033      ;
; 2.869  ; state[1]~_emulated                               ; left_ring_shift[4]                                                                              ; clock        ; clock       ; 10.000       ; 0.824      ; 7.993      ;
; 2.869  ; state[1]~_emulated                               ; left_ring_shift[1]                                                                              ; clock        ; clock       ; 10.000       ; 0.824      ; 7.993      ;
; 2.869  ; state[1]~_emulated                               ; left_ring_shift[3]                                                                              ; clock        ; clock       ; 10.000       ; 0.824      ; 7.993      ;
; 2.869  ; state[1]~_emulated                               ; left_ring_shift[0]                                                                              ; clock        ; clock       ; 10.000       ; 0.824      ; 7.993      ;
; 2.902  ; state[1]~_emulated                               ; left_data[2]                                                                                    ; clock        ; clock       ; 10.000       ; 0.823      ; 7.959      ;
; 2.928  ; state[1]~_emulated                               ; left_data[1]                                                                                    ; clock        ; clock       ; 10.000       ; 0.824      ; 7.934      ;
; 2.928  ; state[1]~_emulated                               ; left_data[3]                                                                                    ; clock        ; clock       ; 10.000       ; 0.824      ; 7.934      ;
; 2.928  ; state[1]~_emulated                               ; left_data[4]                                                                                    ; clock        ; clock       ; 10.000       ; 0.824      ; 7.934      ;
; 2.928  ; state[1]~_emulated                               ; left_data[0]                                                                                    ; clock        ; clock       ; 10.000       ; 0.824      ; 7.934      ;
; 2.956  ; state[0]~_emulated                               ; reflector_type                                                                                  ; clock        ; clock       ; 10.000       ; 0.824      ; 7.906      ;
; 3.018  ; state[0]~_emulated                               ; middle_data[1]                                                                                  ; clock        ; clock       ; 10.000       ; 0.825      ; 7.845      ;
; 3.018  ; state[0]~_emulated                               ; middle_data[2]                                                                                  ; clock        ; clock       ; 10.000       ; 0.825      ; 7.845      ;
; 3.018  ; state[0]~_emulated                               ; middle_data[4]                                                                                  ; clock        ; clock       ; 10.000       ; 0.825      ; 7.845      ;
; 3.030  ; state[0]~_emulated                               ; middle_rotor_type[1]                                                                            ; clock        ; clock       ; 10.000       ; 0.825      ; 7.833      ;
; 3.030  ; state[0]~_emulated                               ; middle_rotor_type[0]                                                                            ; clock        ; clock       ; 10.000       ; 0.825      ; 7.833      ;
; 3.082  ; state[1]~_emulated                               ; right_data[1]                                                                                   ; clock        ; clock       ; 10.000       ; 0.821      ; 7.777      ;
; 3.082  ; state[1]~_emulated                               ; right_data[2]                                                                                   ; clock        ; clock       ; 10.000       ; 0.821      ; 7.777      ;
; 3.082  ; state[1]~_emulated                               ; right_data[3]                                                                                   ; clock        ; clock       ; 10.000       ; 0.821      ; 7.777      ;
; 3.082  ; state[1]~_emulated                               ; right_data[4]                                                                                   ; clock        ; clock       ; 10.000       ; 0.821      ; 7.777      ;
; 3.082  ; state[1]~_emulated                               ; right_data[0]                                                                                   ; clock        ; clock       ; 10.000       ; 0.821      ; 7.777      ;
; 3.087  ; state[1]~_emulated                               ; right_ring_shift[3]                                                                             ; clock        ; clock       ; 10.000       ; 0.821      ; 7.772      ;
; 3.087  ; state[1]~_emulated                               ; right_ring_shift[2]                                                                             ; clock        ; clock       ; 10.000       ; 0.821      ; 7.772      ;
; 3.087  ; state[1]~_emulated                               ; right_ring_shift[1]                                                                             ; clock        ; clock       ; 10.000       ; 0.821      ; 7.772      ;
; 3.087  ; state[1]~_emulated                               ; right_ring_shift[4]                                                                             ; clock        ; clock       ; 10.000       ; 0.821      ; 7.772      ;
; 3.087  ; state[1]~_emulated                               ; right_ring_shift[0]                                                                             ; clock        ; clock       ; 10.000       ; 0.821      ; 7.772      ;
; 3.450  ; state[1]~_emulated                               ; middle_ring_shift[4]                                                                            ; clock        ; clock       ; 10.000       ; 0.816      ; 7.404      ;
; 3.450  ; state[1]~_emulated                               ; middle_ring_shift[1]                                                                            ; clock        ; clock       ; 10.000       ; 0.816      ; 7.404      ;
; 3.450  ; state[1]~_emulated                               ; middle_ring_shift[2]                                                                            ; clock        ; clock       ; 10.000       ; 0.816      ; 7.404      ;
; 3.450  ; state[1]~_emulated                               ; middle_ring_shift[3]                                                                            ; clock        ; clock       ; 10.000       ; 0.816      ; 7.404      ;
; 3.450  ; state[1]~_emulated                               ; middle_ring_shift[0]                                                                            ; clock        ; clock       ; 10.000       ; 0.816      ; 7.404      ;
; 3.557  ; state[1]~_emulated                               ; left_rotor_type[1]                                                                              ; clock        ; clock       ; 10.000       ; 0.824      ; 7.305      ;
; 3.557  ; state[1]~_emulated                               ; left_rotor_type[0]                                                                              ; clock        ; clock       ; 10.000       ; 0.824      ; 7.305      ;
; 3.571  ; state[1]~_emulated                               ; right_rotor_type[1]                                                                             ; clock        ; clock       ; 10.000       ; 0.824      ; 7.291      ;
; 3.571  ; state[1]~_emulated                               ; right_rotor_type[0]                                                                             ; clock        ; clock       ; 10.000       ; 0.824      ; 7.291      ;
; 3.612  ; state[1]~_emulated                               ; middle_data[3]                                                                                  ; clock        ; clock       ; 10.000       ; 0.816      ; 7.242      ;
; 3.612  ; state[1]~_emulated                               ; middle_data[0]                                                                                  ; clock        ; clock       ; 10.000       ; 0.816      ; 7.242      ;
; 4.159  ; state[1]~_emulated                               ; reflector_type                                                                                  ; clock        ; clock       ; 10.000       ; 0.824      ; 6.703      ;
+--------+--------------------------------------------------+-------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Hold: 'clock'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                                                                                                                                  ; To Node                                                                                                                                                                                                                                                                                                                                    ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.445 ; g47_enigma:ENIGMA|g47_fsm:FSM|hold                                                                                                                                                                                                                                                                                                         ; g47_enigma:ENIGMA|g47_fsm:FSM|hold                                                                                                                                                                                                                                                                                                         ; clock        ; clock       ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; hold                                                                                                                                                                                                                                                                                                                                       ; hold                                                                                                                                                                                                                                                                                                                                       ; clock        ; clock       ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; reflector_type                                                                                                                                                                                                                                                                                                                             ; reflector_type                                                                                                                                                                                                                                                                                                                             ; clock        ; clock       ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:is_buffer_wrapped                                                                                                                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:is_buffer_wrapped                                                                                                                                                   ; clock        ; clock       ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_sel:\generated:ela_trigger_flow_mgr_entity|sld_ela_trigger_flow_sel_1q31:auto_generated|sld_reserved_g47_enigma_auto_signaltap_0_flow_mgr_c90c:mgl_prim1|state_reg[0]         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_sel:\generated:ela_trigger_flow_mgr_entity|sld_ela_trigger_flow_sel_1q31:auto_generated|sld_reserved_g47_enigma_auto_signaltap_0_flow_mgr_c90c:mgl_prim1|state_reg[0]         ; clock        ; clock       ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_sel:\generated:ela_trigger_flow_mgr_entity|sld_ela_trigger_flow_sel_1q31:auto_generated|sld_reserved_g47_enigma_auto_signaltap_0_flow_mgr_c90c:mgl_prim1|state_reg[1]         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_sel:\generated:ela_trigger_flow_mgr_entity|sld_ela_trigger_flow_sel_1q31:auto_generated|sld_reserved_g47_enigma_auto_signaltap_0_flow_mgr_c90c:mgl_prim1|state_reg[1]         ; clock        ; clock       ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_sel:\generated:ela_trigger_flow_mgr_entity|sld_ela_trigger_flow_sel_1q31:auto_generated|sld_reserved_g47_enigma_auto_signaltap_0_flow_mgr_c90c:mgl_prim1|final_trigger_reg[0] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_sel:\generated:ela_trigger_flow_mgr_entity|sld_ela_trigger_flow_sel_1q31:auto_generated|sld_reserved_g47_enigma_auto_signaltap_0_flow_mgr_c90c:mgl_prim1|final_trigger_reg[0] ; clock        ; clock       ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|final_trigger_set                                                                                                                                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|final_trigger_set                                                                                                                                                                   ; clock        ; clock       ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:base_address[0]                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:base_address[0]                                                                                                                                                     ; clock        ; clock       ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:done                                                                                                                                                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:done                                                                                                                                                                ; clock        ; clock       ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|is_buffer_wrapped_once_sig                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|is_buffer_wrapped_once_sig                                                                                                                                                          ; clock        ; clock       ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|trigger_out_mode_ff                                                                                                                                                                                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|trigger_out_mode_ff                                                                                                                                                                                                            ; clock        ; clock       ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|trigger_out_ff                                                                                                                                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|trigger_out_ff                                                                                                                                                                                                                 ; clock        ; clock       ; 0.000        ; 0.000      ; 0.731      ;
; 0.613 ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[1]                                                                                                                                                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][1]                                                                                                                                                                                                     ; clock        ; clock       ; 0.000        ; 0.000      ; 0.899      ;
; 0.613 ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[0]                                                                                                                                                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][0]                                                                                                                                                                                                     ; clock        ; clock       ; 0.000        ; 0.000      ; 0.899      ;
; 0.614 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][2]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][2]                                                                                                                                                                                                     ; clock        ; clock       ; 0.000        ; 0.000      ; 0.900      ;
; 0.615 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][2]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][2]                                                                                                                                                                                                     ; clock        ; clock       ; 0.000        ; 0.000      ; 0.901      ;
; 0.616 ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[4]                                                                                                                                                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][4]                                                                                                                                                                                                     ; clock        ; clock       ; 0.000        ; 0.000      ; 0.902      ;
; 0.617 ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[6]                                                                                                                                                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][6]                                                                                                                                                                                                     ; clock        ; clock       ; 0.000        ; 0.000      ; 0.903      ;
; 0.617 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][6]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][6]                                                                                                                                                                                                     ; clock        ; clock       ; 0.000        ; 0.000      ; 0.903      ;
; 0.617 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][3]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][3]                                                                                                                                                                                                     ; clock        ; clock       ; 0.000        ; 0.000      ; 0.903      ;
; 0.617 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][1]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][1]                                                                                                                                                                                                     ; clock        ; clock       ; 0.000        ; 0.000      ; 0.903      ;
; 0.618 ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[2]                                                                                                                                                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][2]                                                                                                                                                                                                     ; clock        ; clock       ; 0.000        ; 0.000      ; 0.904      ;
; 0.618 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][1]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][1]                                                                                                                                                                                                     ; clock        ; clock       ; 0.000        ; 0.000      ; 0.904      ;
; 0.619 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][2]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][2]                                                                                                                                                                                                     ; clock        ; clock       ; 0.000        ; 0.000      ; 0.905      ;
; 0.619 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][0]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][0]                                                                                                                                                                                                     ; clock        ; clock       ; 0.000        ; 0.000      ; 0.905      ;
; 0.619 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:last_trigger_address_var[3]                                                                                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|last_trigger_address_delayed[3]                                                                                                                                                                                                ; clock        ; clock       ; 0.000        ; 0.000      ; 0.905      ;
; 0.622 ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[5]                                                                                                                                                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][5]                                                                                                                                                                                                     ; clock        ; clock       ; 0.000        ; 0.000      ; 0.908      ;
; 0.622 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][0]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][0]                                                                                                                                                                                                     ; clock        ; clock       ; 0.000        ; 0.000      ; 0.908      ;
; 0.624 ; input_error                                                                                                                                                                                                                                                                                                                                ; led_error[4]~reg0                                                                                                                                                                                                                                                                                                                          ; clock        ; clock       ; 0.000        ; 0.000      ; 0.910      ;
; 0.624 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][5]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][5]                                                                                                                                                                                                     ; clock        ; clock       ; 0.000        ; 0.000      ; 0.910      ;
; 0.624 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][4]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][4]                                                                                                                                                                                                     ; clock        ; clock       ; 0.000        ; 0.000      ; 0.910      ;
; 0.624 ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[3]                                                                                                                                                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][3]                                                                                                                                                                                                     ; clock        ; clock       ; 0.000        ; 0.000      ; 0.910      ;
; 0.625 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][4]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][4]                                                                                                                                                                                                     ; clock        ; clock       ; 0.000        ; 0.000      ; 0.911      ;
; 0.626 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:last_trigger_address_var[1]                                                                                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|last_trigger_address_delayed[1]                                                                                                                                                                                                ; clock        ; clock       ; 0.000        ; 0.000      ; 0.912      ;
; 0.627 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:last_trigger_address_var[5]                                                                                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|last_trigger_address_delayed[5]                                                                                                                                                                                                ; clock        ; clock       ; 0.000        ; 0.000      ; 0.913      ;
; 0.629 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_sel:\generated:ela_trigger_flow_mgr_entity|sld_ela_trigger_flow_sel_1q31:auto_generated|sld_reserved_g47_enigma_auto_signaltap_0_flow_mgr_c90c:mgl_prim1|state_reg[1]         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_sel:\generated:ela_trigger_flow_mgr_entity|sld_ela_trigger_flow_sel_1q31:auto_generated|sld_reserved_g47_enigma_auto_signaltap_0_flow_mgr_c90c:mgl_prim1|state_reg[0]         ; clock        ; clock       ; 0.000        ; 0.000      ; 0.915      ;
; 0.630 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_sel:\generated:ela_trigger_flow_mgr_entity|sld_ela_trigger_flow_sel_1q31:auto_generated|sld_reserved_g47_enigma_auto_signaltap_0_flow_mgr_c90c:mgl_prim1|state_reg[1]         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_sel:\generated:ela_trigger_flow_mgr_entity|sld_ela_trigger_flow_sel_1q31:auto_generated|sld_reserved_g47_enigma_auto_signaltap_0_flow_mgr_c90c:mgl_prim1|final_trigger_reg[0] ; clock        ; clock       ; 0.000        ; 0.000      ; 0.916      ;
; 0.656 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|condition_delay_reg[3]                                                                                                                                                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|final_trigger_set                                                                                                                                                                   ; clock        ; clock       ; 0.000        ; 0.000      ; 0.942      ;
; 0.681 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|final_trigger_set                                                                                                                                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:done                                                                                                                                                                ; clock        ; clock       ; 0.000        ; 0.000      ; 0.967      ;
; 0.685 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|final_trigger_set                                                                                                                                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:segment_shift_var                                                                                                                                                   ; clock        ; clock       ; 0.000        ; 0.000      ; 0.971      ;
; 0.690 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|final_trigger_set                                                                                                                                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:is_buffer_wrapped                                                                                                                                                   ; clock        ; clock       ; 0.000        ; 0.000      ; 0.976      ;
; 0.760 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|condition_delay_reg[2]                                                                                                                                                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|condition_delay_reg[3]                                                                                                                                                                                                         ; clock        ; clock       ; 0.000        ; 0.000      ; 1.046      ;
; 0.761 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][5]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][5]                                                                                                                                                                                                     ; clock        ; clock       ; 0.000        ; 0.000      ; 1.047      ;
; 0.762 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][3]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][3]                                                                                                                                                                                                     ; clock        ; clock       ; 0.000        ; 0.000      ; 1.048      ;
; 0.763 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][6]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][6]                                                                                                                                                                                                     ; clock        ; clock       ; 0.000        ; 0.000      ; 1.049      ;
; 0.770 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:last_trigger_address_var[0]                                                                                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|last_trigger_address_delayed[0]                                                                                                                                                                                                ; clock        ; clock       ; 0.000        ; 0.000      ; 1.056      ;
; 0.771 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:last_trigger_address_var[4]                                                                                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|last_trigger_address_delayed[4]                                                                                                                                                                                                ; clock        ; clock       ; 0.000        ; 0.000      ; 1.057      ;
; 0.772 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:last_trigger_address_var[6]                                                                                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|last_trigger_address_delayed[6]                                                                                                                                                                                                ; clock        ; clock       ; 0.000        ; 0.000      ; 1.058      ;
; 0.797 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][0]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][0]                                                                                                                                                                                                     ; clock        ; clock       ; 0.000        ; -0.001     ; 1.082      ;
; 0.808 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:base_address[0]                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|is_buffer_wrapped_once_sig                                                                                                                                                          ; clock        ; clock       ; 0.000        ; 0.000      ; 1.094      ;
; 0.809 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:base_address[0]                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|current_segment_delayed[0]                                                                                                                                                                                                     ; clock        ; clock       ; 0.000        ; 0.000      ; 1.095      ;
; 0.844 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][3]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][3]                                                                                                                                                                                                     ; clock        ; clock       ; 0.000        ; -0.001     ; 1.129      ;
; 0.844 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][1]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][1]                                                                                                                                                                                                     ; clock        ; clock       ; 0.000        ; 0.004      ; 1.134      ;
; 0.849 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][5]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][5]                                                                                                                                                                                                     ; clock        ; clock       ; 0.000        ; -0.001     ; 1.134      ;
; 0.862 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[6]                                                                                                                                                                                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][14]                                                                                                                                                    ; clock        ; clock       ; 0.000        ; -0.001     ; 1.147      ;
; 0.863 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[4]                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[4]                                                                                                                                                                                                ; clock        ; clock       ; 0.000        ; 0.000      ; 1.149      ;
; 0.863 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[6]                                                                                                                                                                                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][14]                                                                                                                                                    ; clock        ; clock       ; 0.000        ; -0.001     ; 1.148      ;
; 0.865 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:is_buffer_wrapped                                                                                                                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|segment_wrapped_delayed                                                                                                                                                                                                        ; clock        ; clock       ; 0.000        ; 0.000      ; 1.151      ;
; 0.897 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[1]                                                                                                                                                                                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][9]                                                                                                                                                     ; clock        ; clock       ; 0.000        ; -0.018     ; 1.165      ;
; 0.898 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[1]                                                                                                                                                                                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][9]                                                                                                                                                     ; clock        ; clock       ; 0.000        ; -0.018     ; 1.166      ;
; 0.902 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[2]                                                                                                                                                                                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][10]                                                                                                                                                    ; clock        ; clock       ; 0.000        ; -0.018     ; 1.170      ;
; 0.903 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[2]                                                                                                                                                                                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][10]                                                                                                                                                    ; clock        ; clock       ; 0.000        ; -0.018     ; 1.171      ;
; 0.904 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[3]                                                                                                                                                                                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][11]                                                                                                                                                    ; clock        ; clock       ; 0.000        ; -0.018     ; 1.172      ;
; 0.904 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[3]                                                                                                                                                                                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][11]                                                                                                                                                    ; clock        ; clock       ; 0.000        ; -0.018     ; 1.172      ;
; 0.935 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:done                                                                                                                                                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:collecting_post_data_var                                                                                                                                            ; clock        ; clock       ; 0.000        ; 0.000      ; 1.221      ;
; 0.969 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_sel:\generated:ela_trigger_flow_mgr_entity|sld_ela_trigger_flow_sel_1q31:auto_generated|sld_reserved_g47_enigma_auto_signaltap_0_flow_mgr_c90c:mgl_prim1|state_reg[0]         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_sel:\generated:ela_trigger_flow_mgr_entity|sld_ela_trigger_flow_sel_1q31:auto_generated|sld_reserved_g47_enigma_auto_signaltap_0_flow_mgr_c90c:mgl_prim1|state_reg[1]         ; clock        ; clock       ; 0.000        ; 0.000      ; 1.255      ;
; 0.987 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][4]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][4]                                                                                                                                                                                                     ; clock        ; clock       ; 0.000        ; -0.001     ; 1.272      ;
; 0.989 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|condition_delay_reg[0]                                                                                                                                                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|condition_delay_reg[1]                                                                                                                                                                                                         ; clock        ; clock       ; 0.000        ; 0.000      ; 1.275      ;
; 0.991 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|condition_delay_reg[1]                                                                                                                                                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|condition_delay_reg[2]                                                                                                                                                                                                         ; clock        ; clock       ; 0.000        ; 0.000      ; 1.277      ;
; 1.006 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[5]                                                                                                                                                                                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][13]                                                                                                                                                    ; clock        ; clock       ; 0.000        ; -0.001     ; 1.291      ;
; 1.008 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:last_trigger_address_var[2]                                                                                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|last_trigger_address_delayed[2]                                                                                                                                                                                                ; clock        ; clock       ; 0.000        ; -0.001     ; 1.293      ;
; 1.011 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[5]                                                                                                                                                                                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][13]                                                                                                                                                    ; clock        ; clock       ; 0.000        ; -0.001     ; 1.296      ;
; 1.020 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|final_trigger_set                                                                                                                                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:collecting_post_data_var                                                                                                                                            ; clock        ; clock       ; 0.000        ; 0.000      ; 1.306      ;
; 1.028 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:done                                                                                                                                                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_enable_delayed                                                                                                                                                                                                    ; clock        ; clock       ; 0.000        ; 0.000      ; 1.314      ;
; 1.054 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][5]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_sm14:auto_generated|ram_block1a0~porta_datain_reg5                                                                                                                  ; clock        ; clock       ; 0.000        ; 0.078      ; 1.382      ;
; 1.055 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][0]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_sm14:auto_generated|ram_block1a0~porta_datain_reg0                                                                                                                  ; clock        ; clock       ; 0.000        ; 0.078      ; 1.383      ;
; 1.060 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][6]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_sm14:auto_generated|ram_block1a0~porta_datain_reg6                                                                                                                  ; clock        ; clock       ; 0.000        ; 0.078      ; 1.388      ;
; 1.068 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][4]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_sm14:auto_generated|ram_block1a0~porta_datain_reg4                                                                                                                  ; clock        ; clock       ; 0.000        ; 0.078      ; 1.396      ;
; 1.068 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][1]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_sm14:auto_generated|ram_block1a0~porta_datain_reg1                                                                                                                  ; clock        ; clock       ; 0.000        ; 0.078      ; 1.396      ;
; 1.076 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][2]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_sm14:auto_generated|ram_block1a0~porta_datain_reg2                                                                                                                  ; clock        ; clock       ; 0.000        ; 0.078      ; 1.404      ;
; 1.080 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][3]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_sm14:auto_generated|ram_block1a0~porta_datain_reg3                                                                                                                  ; clock        ; clock       ; 0.000        ; 0.078      ; 1.408      ;
; 1.110 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[5]                                                                                                                                                                                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_sm14:auto_generated|ram_block1a0~porta_address_reg5                                                                                                                 ; clock        ; clock       ; 0.000        ; 0.081      ; 1.441      ;
; 1.119 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[3]                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[3]                                                                                                                                                                                                ; clock        ; clock       ; 0.000        ; 0.002      ; 1.407      ;
; 1.122 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|last_trigger_address_delayed[2]                                                                                                                                                                                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][3]                                                                                                                                                     ; clock        ; clock       ; 0.000        ; 0.002      ; 1.410      ;
; 1.122 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|last_trigger_address_delayed[2]                                                                                                                                                                                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][3]                                                                                                                                                     ; clock        ; clock       ; 0.000        ; 0.002      ; 1.410      ;
; 1.128 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_sel:\generated:ela_trigger_flow_mgr_entity|sld_ela_trigger_flow_sel_1q31:auto_generated|sld_reserved_g47_enigma_auto_signaltap_0_flow_mgr_c90c:mgl_prim1|final_trigger_reg[0] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_sel:\generated:ela_trigger_flow_mgr_entity|sld_ela_trigger_flow_sel_1q31:auto_generated|sld_reserved_g47_enigma_auto_signaltap_0_flow_mgr_c90c:mgl_prim1|state_reg[1]         ; clock        ; clock       ; 0.000        ; 0.000      ; 1.414      ;
; 1.129 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|last_trigger_address_delayed[6]                                                                                                                                                                                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][7]                                                                                                                                                     ; clock        ; clock       ; 0.000        ; 0.001      ; 1.416      ;
; 1.130 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|last_trigger_address_delayed[6]                                                                                                                                                                                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][7]                                                                                                                                                     ; clock        ; clock       ; 0.000        ; 0.001      ; 1.417      ;
; 1.132 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|last_trigger_address_delayed[4]                                                                                                                                                                                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][5]                                                                                                                                                     ; clock        ; clock       ; 0.000        ; 0.001      ; 1.419      ;
; 1.132 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|last_trigger_address_delayed[4]                                                                                                                                                                                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][5]                                                                                                                                                     ; clock        ; clock       ; 0.000        ; 0.001      ; 1.419      ;
; 1.133 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[0]                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[0]                                                                                                                                                                                                ; clock        ; clock       ; 0.000        ; 0.002      ; 1.421      ;
; 1.136 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|last_trigger_address_delayed[1]                                                                                                                                                                                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][2]                                                                                                                                                     ; clock        ; clock       ; 0.000        ; 0.001      ; 1.423      ;
; 1.137 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|last_trigger_address_delayed[3]                                                                                                                                                                                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][4]                                                                                                                                                     ; clock        ; clock       ; 0.000        ; 0.001      ; 1.424      ;
; 1.137 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|last_trigger_address_delayed[1]                                                                                                                                                                                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][2]                                                                                                                                                     ; clock        ; clock       ; 0.000        ; 0.001      ; 1.424      ;
; 1.138 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|last_trigger_address_delayed[3]                                                                                                                                                                                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][4]                                                                                                                                                     ; clock        ; clock       ; 0.000        ; 0.001      ; 1.425      ;
; 1.138 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|last_trigger_address_delayed[5]                                                                                                                                                                                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][6]                                                                                                                                                     ; clock        ; clock       ; 0.000        ; 0.001      ; 1.425      ;
; 1.140 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|last_trigger_address_delayed[5]                                                                                                                                                                                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][6]                                                                                                                                                     ; clock        ; clock       ; 0.000        ; 0.001      ; 1.427      ;
; 1.142 ; g47_enigma:ENIGMA|g47_rotor:ROTOR_RIGHT|g47_0_25_counter:ROTOR_SHIFT_COUNTER|count_previous[2]                                                                                                                                                                                                                                             ; g47_enigma:ENIGMA|g47_rotor:ROTOR_RIGHT|g47_0_25_counter:ROTOR_SHIFT_COUNTER|count_previous[0]                                                                                                                                                                                                                                             ; clock        ; clock       ; 0.000        ; 0.000      ; 1.428      ;
; 1.176 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][6]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][6]                                                                                                                                                                                                     ; clock        ; clock       ; 0.000        ; 0.004      ; 1.466      ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Recovery: 'clock'                                                                                                                                                       ;
+--------+--------------------------------------------------+--------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                        ; To Node                                          ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------+--------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -4.490 ; g47_enigma:ENIGMA|g47_fsm:FSM|state[1]~_emulated ; g47_enigma:ENIGMA|g47_fsm:FSM|hold               ; clock        ; clock       ; 10.000       ; 0.465      ; 14.993     ;
; -3.231 ; g47_enigma:ENIGMA|g47_fsm:FSM|state[0]~_emulated ; g47_enigma:ENIGMA|g47_fsm:FSM|hold               ; clock        ; clock       ; 10.000       ; 0.465      ; 13.734     ;
; 5.193  ; state[0]~_emulated                               ; hold                                             ; clock        ; clock       ; 10.000       ; 0.824      ; 5.669      ;
; 5.544  ; g47_enigma:ENIGMA|g47_fsm:FSM|state[1]~_emulated ; g47_enigma:ENIGMA|g47_fsm:FSM|state[1]~_emulated ; clock        ; clock       ; 20.000       ; 0.000      ; 14.494     ;
; 5.544  ; g47_enigma:ENIGMA|g47_fsm:FSM|state[1]~_emulated ; g47_enigma:ENIGMA|g47_fsm:FSM|state[0]~_emulated ; clock        ; clock       ; 20.000       ; 0.000      ; 14.494     ;
; 5.745  ; state[1]~_emulated                               ; hold                                             ; clock        ; clock       ; 10.000       ; 0.824      ; 5.117      ;
; 6.152  ; g47_enigma:ENIGMA|g47_fsm:FSM|state[1]~_emulated ; g47_enigma:ENIGMA|g47_fsm:FSM|en_r~_emulated     ; clock        ; clock       ; 20.000       ; 0.466      ; 14.352     ;
; 6.152  ; g47_enigma:ENIGMA|g47_fsm:FSM|state[1]~_emulated ; g47_enigma:ENIGMA|g47_fsm:FSM|en_m~_emulated     ; clock        ; clock       ; 20.000       ; 0.466      ; 14.352     ;
; 6.152  ; g47_enigma:ENIGMA|g47_fsm:FSM|state[1]~_emulated ; g47_enigma:ENIGMA|g47_fsm:FSM|en_l~_emulated     ; clock        ; clock       ; 20.000       ; 0.466      ; 14.352     ;
; 6.803  ; g47_enigma:ENIGMA|g47_fsm:FSM|state[0]~_emulated ; g47_enigma:ENIGMA|g47_fsm:FSM|state[1]~_emulated ; clock        ; clock       ; 20.000       ; 0.000      ; 13.235     ;
; 6.803  ; g47_enigma:ENIGMA|g47_fsm:FSM|state[0]~_emulated ; g47_enigma:ENIGMA|g47_fsm:FSM|state[0]~_emulated ; clock        ; clock       ; 20.000       ; 0.000      ; 13.235     ;
; 7.411  ; g47_enigma:ENIGMA|g47_fsm:FSM|state[0]~_emulated ; g47_enigma:ENIGMA|g47_fsm:FSM|en_r~_emulated     ; clock        ; clock       ; 20.000       ; 0.466      ; 13.093     ;
; 7.411  ; g47_enigma:ENIGMA|g47_fsm:FSM|state[0]~_emulated ; g47_enigma:ENIGMA|g47_fsm:FSM|en_m~_emulated     ; clock        ; clock       ; 20.000       ; 0.466      ; 13.093     ;
; 7.411  ; g47_enigma:ENIGMA|g47_fsm:FSM|state[0]~_emulated ; g47_enigma:ENIGMA|g47_fsm:FSM|en_l~_emulated     ; clock        ; clock       ; 20.000       ; 0.466      ; 13.093     ;
; 7.523  ; g47_enigma:ENIGMA|g47_fsm:FSM|state[1]~_emulated ; g47_enigma:ENIGMA|g47_fsm:FSM|load~_emulated     ; clock        ; clock       ; 20.000       ; 0.466      ; 12.981     ;
; 9.554  ; g47_enigma:ENIGMA|g47_fsm:FSM|state[0]~_emulated ; g47_enigma:ENIGMA|g47_fsm:FSM|load~_emulated     ; clock        ; clock       ; 20.000       ; 0.466      ; 10.950     ;
; 13.093 ; state[0]~_emulated                               ; state[1]~_emulated                               ; clock        ; clock       ; 20.000       ; 0.000      ; 6.945      ;
; 13.093 ; state[0]~_emulated                               ; state[0]~_emulated                               ; clock        ; clock       ; 20.000       ; 0.000      ; 6.945      ;
; 13.645 ; state[1]~_emulated                               ; state[1]~_emulated                               ; clock        ; clock       ; 20.000       ; 0.000      ; 6.393      ;
; 13.645 ; state[1]~_emulated                               ; state[0]~_emulated                               ; clock        ; clock       ; 20.000       ; 0.000      ; 6.393      ;
; 14.136 ; state[0]~_emulated                               ; input_enable~_emulated                           ; clock        ; clock       ; 20.000       ; 0.824      ; 6.726      ;
; 14.136 ; state[0]~_emulated                               ; keypress_enable~_emulated                        ; clock        ; clock       ; 20.000       ; 0.824      ; 6.726      ;
; 15.280 ; state[1]~_emulated                               ; input_enable~_emulated                           ; clock        ; clock       ; 20.000       ; 0.824      ; 5.582      ;
; 15.280 ; state[1]~_emulated                               ; keypress_enable~_emulated                        ; clock        ; clock       ; 20.000       ; 0.824      ; 5.582      ;
+--------+--------------------------------------------------+--------------------------------------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Removal: 'clock'                                                                                                                                                        ;
+--------+--------------------------------------------------+--------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                        ; To Node                                          ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------+--------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 2.646  ; state[1]~_emulated                               ; state[1]~_emulated                               ; clock        ; clock       ; 0.000        ; 0.000      ; 2.932      ;
; 2.646  ; state[1]~_emulated                               ; state[0]~_emulated                               ; clock        ; clock       ; 0.000        ; 0.000      ; 2.932      ;
; 2.721  ; state[1]~_emulated                               ; input_enable~_emulated                           ; clock        ; clock       ; 0.000        ; 0.824      ; 3.831      ;
; 2.721  ; state[1]~_emulated                               ; keypress_enable~_emulated                        ; clock        ; clock       ; 0.000        ; 0.824      ; 3.831      ;
; 2.864  ; state[0]~_emulated                               ; input_enable~_emulated                           ; clock        ; clock       ; 0.000        ; 0.824      ; 3.974      ;
; 2.864  ; state[0]~_emulated                               ; keypress_enable~_emulated                        ; clock        ; clock       ; 0.000        ; 0.824      ; 3.974      ;
; 3.866  ; g47_enigma:ENIGMA|g47_fsm:FSM|state[0]~_emulated ; g47_enigma:ENIGMA|g47_fsm:FSM|load~_emulated     ; clock        ; clock       ; 0.000        ; 0.466      ; 4.618      ;
; 4.002  ; g47_enigma:ENIGMA|g47_fsm:FSM|state[1]~_emulated ; g47_enigma:ENIGMA|g47_fsm:FSM|load~_emulated     ; clock        ; clock       ; 0.000        ; 0.466      ; 4.754      ;
; 4.402  ; state[0]~_emulated                               ; state[1]~_emulated                               ; clock        ; clock       ; 0.000        ; 0.000      ; 4.688      ;
; 4.402  ; state[0]~_emulated                               ; state[0]~_emulated                               ; clock        ; clock       ; 0.000        ; 0.000      ; 4.688      ;
; 4.541  ; g47_enigma:ENIGMA|g47_fsm:FSM|state[1]~_emulated ; g47_enigma:ENIGMA|g47_fsm:FSM|en_r~_emulated     ; clock        ; clock       ; 0.000        ; 0.466      ; 5.293      ;
; 4.541  ; g47_enigma:ENIGMA|g47_fsm:FSM|state[1]~_emulated ; g47_enigma:ENIGMA|g47_fsm:FSM|en_m~_emulated     ; clock        ; clock       ; 0.000        ; 0.466      ; 5.293      ;
; 4.541  ; g47_enigma:ENIGMA|g47_fsm:FSM|state[1]~_emulated ; g47_enigma:ENIGMA|g47_fsm:FSM|en_l~_emulated     ; clock        ; clock       ; 0.000        ; 0.466      ; 5.293      ;
; 5.237  ; g47_enigma:ENIGMA|g47_fsm:FSM|state[0]~_emulated ; g47_enigma:ENIGMA|g47_fsm:FSM|en_r~_emulated     ; clock        ; clock       ; 0.000        ; 0.466      ; 5.989      ;
; 5.237  ; g47_enigma:ENIGMA|g47_fsm:FSM|state[0]~_emulated ; g47_enigma:ENIGMA|g47_fsm:FSM|en_m~_emulated     ; clock        ; clock       ; 0.000        ; 0.466      ; 5.989      ;
; 5.237  ; g47_enigma:ENIGMA|g47_fsm:FSM|state[0]~_emulated ; g47_enigma:ENIGMA|g47_fsm:FSM|en_l~_emulated     ; clock        ; clock       ; 0.000        ; 0.466      ; 5.989      ;
; 5.699  ; g47_enigma:ENIGMA|g47_fsm:FSM|state[1]~_emulated ; g47_enigma:ENIGMA|g47_fsm:FSM|state[1]~_emulated ; clock        ; clock       ; 0.000        ; 0.000      ; 5.985      ;
; 5.699  ; g47_enigma:ENIGMA|g47_fsm:FSM|state[1]~_emulated ; g47_enigma:ENIGMA|g47_fsm:FSM|state[0]~_emulated ; clock        ; clock       ; 0.000        ; 0.000      ; 5.985      ;
; 5.845  ; g47_enigma:ENIGMA|g47_fsm:FSM|state[0]~_emulated ; g47_enigma:ENIGMA|g47_fsm:FSM|state[1]~_emulated ; clock        ; clock       ; 0.000        ; 0.000      ; 6.131      ;
; 5.845  ; g47_enigma:ENIGMA|g47_fsm:FSM|state[0]~_emulated ; g47_enigma:ENIGMA|g47_fsm:FSM|state[0]~_emulated ; clock        ; clock       ; 0.000        ; 0.000      ; 6.131      ;
; 12.399 ; state[0]~_emulated                               ; hold                                             ; clock        ; clock       ; -10.000      ; 0.824      ; 3.509      ;
; 12.803 ; state[1]~_emulated                               ; hold                                             ; clock        ; clock       ; -10.000      ; 0.824      ; 3.913      ;
; 15.879 ; g47_enigma:ENIGMA|g47_fsm:FSM|state[0]~_emulated ; g47_enigma:ENIGMA|g47_fsm:FSM|hold               ; clock        ; clock       ; -10.000      ; 0.465      ; 6.630      ;
; 16.787 ; g47_enigma:ENIGMA|g47_fsm:FSM|state[1]~_emulated ; g47_enigma:ENIGMA|g47_fsm:FSM|hold               ; clock        ; clock       ; -10.000      ; 0.465      ; 7.538      ;
+--------+--------------------------------------------------+--------------------------------------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'clock'                                                                                                                                                                                                                                                                    ;
+-------+--------------+----------------+------------------+-------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock ; Clock Edge ; Target                                                                                                                                                                                                                     ;
+-------+--------------+----------------+------------------+-------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 7.436 ; 10.000       ; 2.564          ; High Pulse Width ; clock ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_sm14:auto_generated|ram_block1a0~porta_address_reg0 ;
; 7.436 ; 10.000       ; 2.564          ; Low Pulse Width  ; clock ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_sm14:auto_generated|ram_block1a0~porta_address_reg0 ;
; 7.436 ; 10.000       ; 2.564          ; High Pulse Width ; clock ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_sm14:auto_generated|ram_block1a0~porta_address_reg1 ;
; 7.436 ; 10.000       ; 2.564          ; Low Pulse Width  ; clock ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_sm14:auto_generated|ram_block1a0~porta_address_reg1 ;
; 7.436 ; 10.000       ; 2.564          ; High Pulse Width ; clock ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_sm14:auto_generated|ram_block1a0~porta_address_reg2 ;
; 7.436 ; 10.000       ; 2.564          ; Low Pulse Width  ; clock ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_sm14:auto_generated|ram_block1a0~porta_address_reg2 ;
; 7.436 ; 10.000       ; 2.564          ; High Pulse Width ; clock ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_sm14:auto_generated|ram_block1a0~porta_address_reg3 ;
; 7.436 ; 10.000       ; 2.564          ; Low Pulse Width  ; clock ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_sm14:auto_generated|ram_block1a0~porta_address_reg3 ;
; 7.436 ; 10.000       ; 2.564          ; High Pulse Width ; clock ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_sm14:auto_generated|ram_block1a0~porta_address_reg4 ;
; 7.436 ; 10.000       ; 2.564          ; Low Pulse Width  ; clock ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_sm14:auto_generated|ram_block1a0~porta_address_reg4 ;
; 7.436 ; 10.000       ; 2.564          ; High Pulse Width ; clock ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_sm14:auto_generated|ram_block1a0~porta_address_reg5 ;
; 7.436 ; 10.000       ; 2.564          ; Low Pulse Width  ; clock ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_sm14:auto_generated|ram_block1a0~porta_address_reg5 ;
; 7.436 ; 10.000       ; 2.564          ; High Pulse Width ; clock ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_sm14:auto_generated|ram_block1a0~porta_address_reg6 ;
; 7.436 ; 10.000       ; 2.564          ; Low Pulse Width  ; clock ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_sm14:auto_generated|ram_block1a0~porta_address_reg6 ;
; 7.436 ; 10.000       ; 2.564          ; High Pulse Width ; clock ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_sm14:auto_generated|ram_block1a0~porta_datain_reg0  ;
; 7.436 ; 10.000       ; 2.564          ; Low Pulse Width  ; clock ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_sm14:auto_generated|ram_block1a0~porta_datain_reg0  ;
; 7.436 ; 10.000       ; 2.564          ; High Pulse Width ; clock ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_sm14:auto_generated|ram_block1a0~porta_datain_reg1  ;
; 7.436 ; 10.000       ; 2.564          ; Low Pulse Width  ; clock ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_sm14:auto_generated|ram_block1a0~porta_datain_reg1  ;
; 7.436 ; 10.000       ; 2.564          ; High Pulse Width ; clock ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_sm14:auto_generated|ram_block1a0~porta_datain_reg2  ;
; 7.436 ; 10.000       ; 2.564          ; Low Pulse Width  ; clock ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_sm14:auto_generated|ram_block1a0~porta_datain_reg2  ;
; 7.436 ; 10.000       ; 2.564          ; High Pulse Width ; clock ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_sm14:auto_generated|ram_block1a0~porta_datain_reg3  ;
; 7.436 ; 10.000       ; 2.564          ; Low Pulse Width  ; clock ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_sm14:auto_generated|ram_block1a0~porta_datain_reg3  ;
; 7.436 ; 10.000       ; 2.564          ; High Pulse Width ; clock ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_sm14:auto_generated|ram_block1a0~porta_datain_reg4  ;
; 7.436 ; 10.000       ; 2.564          ; Low Pulse Width  ; clock ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_sm14:auto_generated|ram_block1a0~porta_datain_reg4  ;
; 7.436 ; 10.000       ; 2.564          ; High Pulse Width ; clock ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_sm14:auto_generated|ram_block1a0~porta_datain_reg5  ;
; 7.436 ; 10.000       ; 2.564          ; Low Pulse Width  ; clock ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_sm14:auto_generated|ram_block1a0~porta_datain_reg5  ;
; 7.436 ; 10.000       ; 2.564          ; High Pulse Width ; clock ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_sm14:auto_generated|ram_block1a0~porta_datain_reg6  ;
; 7.436 ; 10.000       ; 2.564          ; Low Pulse Width  ; clock ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_sm14:auto_generated|ram_block1a0~porta_datain_reg6  ;
; 7.436 ; 10.000       ; 2.564          ; High Pulse Width ; clock ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_sm14:auto_generated|ram_block1a0~porta_memory_reg0  ;
; 7.436 ; 10.000       ; 2.564          ; Low Pulse Width  ; clock ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_sm14:auto_generated|ram_block1a0~porta_memory_reg0  ;
; 7.436 ; 10.000       ; 2.564          ; High Pulse Width ; clock ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_sm14:auto_generated|ram_block1a0~porta_we_reg       ;
; 7.436 ; 10.000       ; 2.564          ; Low Pulse Width  ; clock ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_sm14:auto_generated|ram_block1a0~porta_we_reg       ;
; 7.436 ; 10.000       ; 2.564          ; High Pulse Width ; clock ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_sm14:auto_generated|ram_block1a1~porta_memory_reg0  ;
; 7.436 ; 10.000       ; 2.564          ; Low Pulse Width  ; clock ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_sm14:auto_generated|ram_block1a1~porta_memory_reg0  ;
; 7.436 ; 10.000       ; 2.564          ; High Pulse Width ; clock ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_sm14:auto_generated|ram_block1a2~porta_memory_reg0  ;
; 7.436 ; 10.000       ; 2.564          ; Low Pulse Width  ; clock ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_sm14:auto_generated|ram_block1a2~porta_memory_reg0  ;
; 7.436 ; 10.000       ; 2.564          ; High Pulse Width ; clock ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_sm14:auto_generated|ram_block1a3~porta_memory_reg0  ;
; 7.436 ; 10.000       ; 2.564          ; Low Pulse Width  ; clock ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_sm14:auto_generated|ram_block1a3~porta_memory_reg0  ;
; 7.436 ; 10.000       ; 2.564          ; High Pulse Width ; clock ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_sm14:auto_generated|ram_block1a4~porta_memory_reg0  ;
; 7.436 ; 10.000       ; 2.564          ; Low Pulse Width  ; clock ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_sm14:auto_generated|ram_block1a4~porta_memory_reg0  ;
; 7.436 ; 10.000       ; 2.564          ; High Pulse Width ; clock ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_sm14:auto_generated|ram_block1a5~porta_memory_reg0  ;
; 7.436 ; 10.000       ; 2.564          ; Low Pulse Width  ; clock ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_sm14:auto_generated|ram_block1a5~porta_memory_reg0  ;
; 7.436 ; 10.000       ; 2.564          ; High Pulse Width ; clock ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_sm14:auto_generated|ram_block1a6~porta_memory_reg0  ;
; 7.436 ; 10.000       ; 2.564          ; Low Pulse Width  ; clock ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_sm14:auto_generated|ram_block1a6~porta_memory_reg0  ;
; 8.889 ; 10.000       ; 1.111          ; High Pulse Width ; clock ; Rise       ; display_i_in[0]                                                                                                                                                                                                            ;
; 8.889 ; 10.000       ; 1.111          ; Low Pulse Width  ; clock ; Rise       ; display_i_in[0]                                                                                                                                                                                                            ;
; 8.889 ; 10.000       ; 1.111          ; High Pulse Width ; clock ; Rise       ; display_i_in[1]                                                                                                                                                                                                            ;
; 8.889 ; 10.000       ; 1.111          ; Low Pulse Width  ; clock ; Rise       ; display_i_in[1]                                                                                                                                                                                                            ;
; 8.889 ; 10.000       ; 1.111          ; High Pulse Width ; clock ; Rise       ; display_i_in[2]                                                                                                                                                                                                            ;
; 8.889 ; 10.000       ; 1.111          ; Low Pulse Width  ; clock ; Rise       ; display_i_in[2]                                                                                                                                                                                                            ;
; 8.889 ; 10.000       ; 1.111          ; High Pulse Width ; clock ; Rise       ; display_l_in[0]                                                                                                                                                                                                            ;
; 8.889 ; 10.000       ; 1.111          ; Low Pulse Width  ; clock ; Rise       ; display_l_in[0]                                                                                                                                                                                                            ;
; 8.889 ; 10.000       ; 1.111          ; High Pulse Width ; clock ; Rise       ; display_l_in[1]                                                                                                                                                                                                            ;
; 8.889 ; 10.000       ; 1.111          ; Low Pulse Width  ; clock ; Rise       ; display_l_in[1]                                                                                                                                                                                                            ;
; 8.889 ; 10.000       ; 1.111          ; High Pulse Width ; clock ; Rise       ; display_l_in[2]                                                                                                                                                                                                            ;
; 8.889 ; 10.000       ; 1.111          ; Low Pulse Width  ; clock ; Rise       ; display_l_in[2]                                                                                                                                                                                                            ;
; 8.889 ; 10.000       ; 1.111          ; High Pulse Width ; clock ; Rise       ; display_l_in[3]                                                                                                                                                                                                            ;
; 8.889 ; 10.000       ; 1.111          ; Low Pulse Width  ; clock ; Rise       ; display_l_in[3]                                                                                                                                                                                                            ;
; 8.889 ; 10.000       ; 1.111          ; High Pulse Width ; clock ; Rise       ; display_l_in[4]                                                                                                                                                                                                            ;
; 8.889 ; 10.000       ; 1.111          ; Low Pulse Width  ; clock ; Rise       ; display_l_in[4]                                                                                                                                                                                                            ;
; 8.889 ; 10.000       ; 1.111          ; High Pulse Width ; clock ; Rise       ; display_l_type                                                                                                                                                                                                             ;
; 8.889 ; 10.000       ; 1.111          ; Low Pulse Width  ; clock ; Rise       ; display_l_type                                                                                                                                                                                                             ;
; 8.889 ; 10.000       ; 1.111          ; High Pulse Width ; clock ; Rise       ; display_m_in[0]                                                                                                                                                                                                            ;
; 8.889 ; 10.000       ; 1.111          ; Low Pulse Width  ; clock ; Rise       ; display_m_in[0]                                                                                                                                                                                                            ;
; 8.889 ; 10.000       ; 1.111          ; High Pulse Width ; clock ; Rise       ; display_m_in[1]                                                                                                                                                                                                            ;
; 8.889 ; 10.000       ; 1.111          ; Low Pulse Width  ; clock ; Rise       ; display_m_in[1]                                                                                                                                                                                                            ;
; 8.889 ; 10.000       ; 1.111          ; High Pulse Width ; clock ; Rise       ; display_m_in[2]                                                                                                                                                                                                            ;
; 8.889 ; 10.000       ; 1.111          ; Low Pulse Width  ; clock ; Rise       ; display_m_in[2]                                                                                                                                                                                                            ;
; 8.889 ; 10.000       ; 1.111          ; High Pulse Width ; clock ; Rise       ; display_r_in[0]                                                                                                                                                                                                            ;
; 8.889 ; 10.000       ; 1.111          ; Low Pulse Width  ; clock ; Rise       ; display_r_in[0]                                                                                                                                                                                                            ;
; 8.889 ; 10.000       ; 1.111          ; High Pulse Width ; clock ; Rise       ; display_r_in[1]                                                                                                                                                                                                            ;
; 8.889 ; 10.000       ; 1.111          ; Low Pulse Width  ; clock ; Rise       ; display_r_in[1]                                                                                                                                                                                                            ;
; 8.889 ; 10.000       ; 1.111          ; High Pulse Width ; clock ; Rise       ; display_r_in[2]                                                                                                                                                                                                            ;
; 8.889 ; 10.000       ; 1.111          ; Low Pulse Width  ; clock ; Rise       ; display_r_in[2]                                                                                                                                                                                                            ;
; 8.889 ; 10.000       ; 1.111          ; High Pulse Width ; clock ; Rise       ; display_r_in[3]                                                                                                                                                                                                            ;
; 8.889 ; 10.000       ; 1.111          ; Low Pulse Width  ; clock ; Rise       ; display_r_in[3]                                                                                                                                                                                                            ;
; 8.889 ; 10.000       ; 1.111          ; High Pulse Width ; clock ; Rise       ; display_r_in[4]                                                                                                                                                                                                            ;
; 8.889 ; 10.000       ; 1.111          ; Low Pulse Width  ; clock ; Rise       ; display_r_in[4]                                                                                                                                                                                                            ;
; 8.889 ; 10.000       ; 1.111          ; High Pulse Width ; clock ; Rise       ; display_r_type                                                                                                                                                                                                             ;
; 8.889 ; 10.000       ; 1.111          ; Low Pulse Width  ; clock ; Rise       ; display_r_type                                                                                                                                                                                                             ;
; 8.889 ; 10.000       ; 1.111          ; High Pulse Width ; clock ; Fall       ; g47_enigma:ENIGMA|g47_fsm:FSM|en_l~_emulated                                                                                                                                                                               ;
; 8.889 ; 10.000       ; 1.111          ; Low Pulse Width  ; clock ; Fall       ; g47_enigma:ENIGMA|g47_fsm:FSM|en_l~_emulated                                                                                                                                                                               ;
; 8.889 ; 10.000       ; 1.111          ; High Pulse Width ; clock ; Fall       ; g47_enigma:ENIGMA|g47_fsm:FSM|en_m~_emulated                                                                                                                                                                               ;
; 8.889 ; 10.000       ; 1.111          ; Low Pulse Width  ; clock ; Fall       ; g47_enigma:ENIGMA|g47_fsm:FSM|en_m~_emulated                                                                                                                                                                               ;
; 8.889 ; 10.000       ; 1.111          ; High Pulse Width ; clock ; Fall       ; g47_enigma:ENIGMA|g47_fsm:FSM|en_r~_emulated                                                                                                                                                                               ;
; 8.889 ; 10.000       ; 1.111          ; Low Pulse Width  ; clock ; Fall       ; g47_enigma:ENIGMA|g47_fsm:FSM|en_r~_emulated                                                                                                                                                                               ;
; 8.889 ; 10.000       ; 1.111          ; High Pulse Width ; clock ; Rise       ; g47_enigma:ENIGMA|g47_fsm:FSM|hold                                                                                                                                                                                         ;
; 8.889 ; 10.000       ; 1.111          ; Low Pulse Width  ; clock ; Rise       ; g47_enigma:ENIGMA|g47_fsm:FSM|hold                                                                                                                                                                                         ;
; 8.889 ; 10.000       ; 1.111          ; High Pulse Width ; clock ; Fall       ; g47_enigma:ENIGMA|g47_fsm:FSM|load~_emulated                                                                                                                                                                               ;
; 8.889 ; 10.000       ; 1.111          ; Low Pulse Width  ; clock ; Fall       ; g47_enigma:ENIGMA|g47_fsm:FSM|load~_emulated                                                                                                                                                                               ;
; 8.889 ; 10.000       ; 1.111          ; High Pulse Width ; clock ; Fall       ; g47_enigma:ENIGMA|g47_fsm:FSM|state[0]~_emulated                                                                                                                                                                           ;
; 8.889 ; 10.000       ; 1.111          ; Low Pulse Width  ; clock ; Fall       ; g47_enigma:ENIGMA|g47_fsm:FSM|state[0]~_emulated                                                                                                                                                                           ;
; 8.889 ; 10.000       ; 1.111          ; High Pulse Width ; clock ; Fall       ; g47_enigma:ENIGMA|g47_fsm:FSM|state[1]~_emulated                                                                                                                                                                           ;
; 8.889 ; 10.000       ; 1.111          ; Low Pulse Width  ; clock ; Fall       ; g47_enigma:ENIGMA|g47_fsm:FSM|state[1]~_emulated                                                                                                                                                                           ;
; 8.889 ; 10.000       ; 1.111          ; High Pulse Width ; clock ; Rise       ; g47_enigma:ENIGMA|g47_rotor:ROTOR_LEFT|g47_0_25_counter:ROTOR_SHIFT_COUNTER|count_previous[0]                                                                                                                              ;
; 8.889 ; 10.000       ; 1.111          ; Low Pulse Width  ; clock ; Rise       ; g47_enigma:ENIGMA|g47_rotor:ROTOR_LEFT|g47_0_25_counter:ROTOR_SHIFT_COUNTER|count_previous[0]                                                                                                                              ;
; 8.889 ; 10.000       ; 1.111          ; High Pulse Width ; clock ; Rise       ; g47_enigma:ENIGMA|g47_rotor:ROTOR_LEFT|g47_0_25_counter:ROTOR_SHIFT_COUNTER|count_previous[1]                                                                                                                              ;
; 8.889 ; 10.000       ; 1.111          ; Low Pulse Width  ; clock ; Rise       ; g47_enigma:ENIGMA|g47_rotor:ROTOR_LEFT|g47_0_25_counter:ROTOR_SHIFT_COUNTER|count_previous[1]                                                                                                                              ;
; 8.889 ; 10.000       ; 1.111          ; High Pulse Width ; clock ; Rise       ; g47_enigma:ENIGMA|g47_rotor:ROTOR_LEFT|g47_0_25_counter:ROTOR_SHIFT_COUNTER|count_previous[2]                                                                                                                              ;
; 8.889 ; 10.000       ; 1.111          ; Low Pulse Width  ; clock ; Rise       ; g47_enigma:ENIGMA|g47_rotor:ROTOR_LEFT|g47_0_25_counter:ROTOR_SHIFT_COUNTER|count_previous[2]                                                                                                                              ;
+-------+--------------+----------------+------------------+-------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'altera_reserved_tck'                                                       ;
+--------+--------------+----------------+-----------+---------------------+------------+---------------------+
; Slack  ; Actual Width ; Required Width ; Type      ; Clock               ; Clock Edge ; Target              ;
+--------+--------------+----------------+-----------+---------------------+------------+---------------------+
; 97.531 ; 100.000      ; 2.469          ; Port Rate ; altera_reserved_tck ; Rise       ; altera_reserved_tck ;
+--------+--------------+----------------+-----------+---------------------+------------+---------------------+


+---------------------------------------------------------------------------------+
; Setup Times                                                                     ;
+-------------------+------------+--------+--------+------------+-----------------+
; Data Port         ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+-------------------+------------+--------+--------+------------+-----------------+
; input_code[*]     ; clock      ; 5.390  ; 5.390  ; Rise       ; clock           ;
;  input_code[0]    ; clock      ; 4.339  ; 4.339  ; Rise       ; clock           ;
;  input_code[1]    ; clock      ; 5.390  ; 5.390  ; Rise       ; clock           ;
;  input_code[2]    ; clock      ; 5.044  ; 5.044  ; Rise       ; clock           ;
;  input_code[3]    ; clock      ; 5.307  ; 5.307  ; Rise       ; clock           ;
;  input_code[4]    ; clock      ; 4.456  ; 4.456  ; Rise       ; clock           ;
; keypress          ; clock      ; 20.342 ; 20.342 ; Rise       ; clock           ;
; setting_init      ; clock      ; 16.714 ; 16.714 ; Rise       ; clock           ;
; setting_mode[*]   ; clock      ; 8.305  ; 8.305  ; Rise       ; clock           ;
;  setting_mode[0]  ; clock      ; 8.305  ; 8.305  ; Rise       ; clock           ;
;  setting_mode[1]  ; clock      ; 7.642  ; 7.642  ; Rise       ; clock           ;
; setting_rotor[*]  ; clock      ; 4.725  ; 4.725  ; Rise       ; clock           ;
;  setting_rotor[0] ; clock      ; 4.532  ; 4.532  ; Rise       ; clock           ;
;  setting_rotor[1] ; clock      ; 4.725  ; 4.725  ; Rise       ; clock           ;
; keypress          ; clock      ; 20.705 ; 20.705 ; Fall       ; clock           ;
; setting_init      ; clock      ; 15.886 ; 15.886 ; Fall       ; clock           ;
+-------------------+------------+--------+--------+------------+-----------------+


+---------------------------------------------------------------------------------+
; Hold Times                                                                      ;
+-------------------+------------+--------+--------+------------+-----------------+
; Data Port         ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+-------------------+------------+--------+--------+------------+-----------------+
; input_code[*]     ; clock      ; 0.025  ; 0.025  ; Rise       ; clock           ;
;  input_code[0]    ; clock      ; 0.025  ; 0.025  ; Rise       ; clock           ;
;  input_code[1]    ; clock      ; 0.005  ; 0.005  ; Rise       ; clock           ;
;  input_code[2]    ; clock      ; -0.007 ; -0.007 ; Rise       ; clock           ;
;  input_code[3]    ; clock      ; -0.207 ; -0.207 ; Rise       ; clock           ;
;  input_code[4]    ; clock      ; -0.418 ; -0.418 ; Rise       ; clock           ;
; keypress          ; clock      ; -6.832 ; -6.832 ; Rise       ; clock           ;
; setting_init      ; clock      ; 0.387  ; 0.387  ; Rise       ; clock           ;
; setting_mode[*]   ; clock      ; -0.148 ; -0.148 ; Rise       ; clock           ;
;  setting_mode[0]  ; clock      ; -0.715 ; -0.715 ; Rise       ; clock           ;
;  setting_mode[1]  ; clock      ; -0.148 ; -0.148 ; Rise       ; clock           ;
; setting_rotor[*]  ; clock      ; 0.594  ; 0.594  ; Rise       ; clock           ;
;  setting_rotor[0] ; clock      ; 0.291  ; 0.291  ; Rise       ; clock           ;
;  setting_rotor[1] ; clock      ; 0.594  ; 0.594  ; Rise       ; clock           ;
; keypress          ; clock      ; -7.090 ; -7.090 ; Fall       ; clock           ;
; setting_init      ; clock      ; -0.086 ; -0.086 ; Fall       ; clock           ;
+-------------------+------------+--------+--------+------------+-----------------+


+------------------------------------------------------------------------------+
; Clock to Output Times                                                        ;
+----------------+------------+--------+--------+------------+-----------------+
; Data Port      ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+----------------+------------+--------+--------+------------+-----------------+
; led_error[*]   ; clock      ; 10.358 ; 10.358 ; Rise       ; clock           ;
;  led_error[4]  ; clock      ; 10.358 ; 10.358 ; Rise       ; clock           ;
; segments_i[*]  ; clock      ; 9.256  ; 9.256  ; Rise       ; clock           ;
;  segments_i[0] ; clock      ; 8.823  ; 8.823  ; Rise       ; clock           ;
;  segments_i[1] ; clock      ; 8.441  ; 8.441  ; Rise       ; clock           ;
;  segments_i[2] ; clock      ; 9.256  ; 9.256  ; Rise       ; clock           ;
;  segments_i[3] ; clock      ; 8.796  ; 8.796  ; Rise       ; clock           ;
;  segments_i[4] ; clock      ; 8.683  ; 8.683  ; Rise       ; clock           ;
;  segments_i[5] ; clock      ; 8.961  ; 8.961  ; Rise       ; clock           ;
;  segments_i[6] ; clock      ; 9.234  ; 9.234  ; Rise       ; clock           ;
; segments_l[*]  ; clock      ; 11.746 ; 11.746 ; Rise       ; clock           ;
;  segments_l[0] ; clock      ; 11.046 ; 11.046 ; Rise       ; clock           ;
;  segments_l[1] ; clock      ; 11.267 ; 11.267 ; Rise       ; clock           ;
;  segments_l[2] ; clock      ; 11.746 ; 11.746 ; Rise       ; clock           ;
;  segments_l[3] ; clock      ; 11.040 ; 11.040 ; Rise       ; clock           ;
;  segments_l[4] ; clock      ; 10.195 ; 10.195 ; Rise       ; clock           ;
;  segments_l[5] ; clock      ; 10.989 ; 10.989 ; Rise       ; clock           ;
;  segments_l[6] ; clock      ; 11.363 ; 11.363 ; Rise       ; clock           ;
; segments_m[*]  ; clock      ; 9.217  ; 9.217  ; Rise       ; clock           ;
;  segments_m[0] ; clock      ; 8.848  ; 8.848  ; Rise       ; clock           ;
;  segments_m[1] ; clock      ; 8.370  ; 8.370  ; Rise       ; clock           ;
;  segments_m[2] ; clock      ; 9.217  ; 9.217  ; Rise       ; clock           ;
;  segments_m[3] ; clock      ; 8.823  ; 8.823  ; Rise       ; clock           ;
;  segments_m[4] ; clock      ; 8.829  ; 8.829  ; Rise       ; clock           ;
;  segments_m[5] ; clock      ; 8.781  ; 8.781  ; Rise       ; clock           ;
;  segments_m[6] ; clock      ; 9.085  ; 9.085  ; Rise       ; clock           ;
; segments_r[*]  ; clock      ; 10.938 ; 10.938 ; Rise       ; clock           ;
;  segments_r[0] ; clock      ; 10.640 ; 10.640 ; Rise       ; clock           ;
;  segments_r[1] ; clock      ; 10.403 ; 10.403 ; Rise       ; clock           ;
;  segments_r[2] ; clock      ; 10.674 ; 10.674 ; Rise       ; clock           ;
;  segments_r[3] ; clock      ; 10.329 ; 10.329 ; Rise       ; clock           ;
;  segments_r[4] ; clock      ; 10.190 ; 10.190 ; Rise       ; clock           ;
;  segments_r[5] ; clock      ; 10.455 ; 10.455 ; Rise       ; clock           ;
;  segments_r[6] ; clock      ; 10.938 ; 10.938 ; Rise       ; clock           ;
; led_error[*]   ; clock      ; 15.614 ; 15.614 ; Fall       ; clock           ;
;  led_error[0]  ; clock      ; 15.614 ; 15.614 ; Fall       ; clock           ;
+----------------+------------+--------+--------+------------+-----------------+


+------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                ;
+----------------+------------+--------+--------+------------+-----------------+
; Data Port      ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+----------------+------------+--------+--------+------------+-----------------+
; led_error[*]   ; clock      ; 10.358 ; 10.358 ; Rise       ; clock           ;
;  led_error[4]  ; clock      ; 10.358 ; 10.358 ; Rise       ; clock           ;
; segments_i[*]  ; clock      ; 8.441  ; 8.441  ; Rise       ; clock           ;
;  segments_i[0] ; clock      ; 8.675  ; 8.675  ; Rise       ; clock           ;
;  segments_i[1] ; clock      ; 8.441  ; 8.441  ; Rise       ; clock           ;
;  segments_i[2] ; clock      ; 9.104  ; 9.104  ; Rise       ; clock           ;
;  segments_i[3] ; clock      ; 8.648  ; 8.648  ; Rise       ; clock           ;
;  segments_i[4] ; clock      ; 8.643  ; 8.643  ; Rise       ; clock           ;
;  segments_i[5] ; clock      ; 8.812  ; 8.812  ; Rise       ; clock           ;
;  segments_i[6] ; clock      ; 9.125  ; 9.125  ; Rise       ; clock           ;
; segments_l[*]  ; clock      ; 9.103  ; 9.103  ; Rise       ; clock           ;
;  segments_l[0] ; clock      ; 9.103  ; 9.103  ; Rise       ; clock           ;
;  segments_l[1] ; clock      ; 9.142  ; 9.142  ; Rise       ; clock           ;
;  segments_l[2] ; clock      ; 9.667  ; 9.667  ; Rise       ; clock           ;
;  segments_l[3] ; clock      ; 9.124  ; 9.124  ; Rise       ; clock           ;
;  segments_l[4] ; clock      ; 9.132  ; 9.132  ; Rise       ; clock           ;
;  segments_l[5] ; clock      ; 9.112  ; 9.112  ; Rise       ; clock           ;
;  segments_l[6] ; clock      ; 9.444  ; 9.444  ; Rise       ; clock           ;
; segments_m[*]  ; clock      ; 8.370  ; 8.370  ; Rise       ; clock           ;
;  segments_m[0] ; clock      ; 8.476  ; 8.476  ; Rise       ; clock           ;
;  segments_m[1] ; clock      ; 8.370  ; 8.370  ; Rise       ; clock           ;
;  segments_m[2] ; clock      ; 8.844  ; 8.844  ; Rise       ; clock           ;
;  segments_m[3] ; clock      ; 8.451  ; 8.451  ; Rise       ; clock           ;
;  segments_m[4] ; clock      ; 8.616  ; 8.616  ; Rise       ; clock           ;
;  segments_m[5] ; clock      ; 8.444  ; 8.444  ; Rise       ; clock           ;
;  segments_m[6] ; clock      ; 8.977  ; 8.977  ; Rise       ; clock           ;
; segments_r[*]  ; clock      ; 8.492  ; 8.492  ; Rise       ; clock           ;
;  segments_r[0] ; clock      ; 8.579  ; 8.579  ; Rise       ; clock           ;
;  segments_r[1] ; clock      ; 8.852  ; 8.852  ; Rise       ; clock           ;
;  segments_r[2] ; clock      ; 8.492  ; 8.492  ; Rise       ; clock           ;
;  segments_r[3] ; clock      ; 8.711  ; 8.711  ; Rise       ; clock           ;
;  segments_r[4] ; clock      ; 8.936  ; 8.936  ; Rise       ; clock           ;
;  segments_r[5] ; clock      ; 9.219  ; 9.219  ; Rise       ; clock           ;
;  segments_r[6] ; clock      ; 8.911  ; 8.911  ; Rise       ; clock           ;
; led_error[*]   ; clock      ; 11.426 ; 11.426 ; Fall       ; clock           ;
;  led_error[0]  ; clock      ; 11.426 ; 11.426 ; Fall       ; clock           ;
+----------------+------------+--------+--------+------------+-----------------+


+---------------------------------------------------------------+
; Propagation Delay                                             ;
+------------+--------------+--------+--------+--------+--------+
; Input Port ; Output Port  ; RR     ; RF     ; FR     ; FF     ;
+------------+--------------+--------+--------+--------+--------+
; keypress   ; led_error[0] ; 21.081 ; 20.462 ; 20.462 ; 21.081 ;
+------------+--------------+--------+--------+--------+--------+


+---------------------------------------------------------------+
; Minimum Propagation Delay                                     ;
+------------+--------------+--------+--------+--------+--------+
; Input Port ; Output Port  ; RR     ; RF     ; FR     ; FF     ;
+------------+--------------+--------+--------+--------+--------+
; keypress   ; led_error[0] ; 18.160 ; 18.981 ; 18.981 ; 18.160 ;
+------------+--------------+--------+--------+--------+--------+


+-------------------------------+
; Fast Model Setup Summary      ;
+-------+-------+---------------+
; Clock ; Slack ; End Point TNS ;
+-------+-------+---------------+
; clock ; 4.746 ; 0.000         ;
+-------+-------+---------------+


+-------------------------------+
; Fast Model Hold Summary       ;
+-------+-------+---------------+
; Clock ; Slack ; End Point TNS ;
+-------+-------+---------------+
; clock ; 0.215 ; 0.000         ;
+-------+-------+---------------+


+-------------------------------+
; Fast Model Recovery Summary   ;
+-------+-------+---------------+
; Clock ; Slack ; End Point TNS ;
+-------+-------+---------------+
; clock ; 3.770 ; 0.000         ;
+-------+-------+---------------+


+-------------------------------+
; Fast Model Removal Summary    ;
+-------+-------+---------------+
; Clock ; Slack ; End Point TNS ;
+-------+-------+---------------+
; clock ; 0.713 ; 0.000         ;
+-------+-------+---------------+


+----------------------------------------------+
; Fast Model Minimum Pulse Width Summary       ;
+---------------------+--------+---------------+
; Clock               ; Slack  ; End Point TNS ;
+---------------------+--------+---------------+
; clock               ; 7.620  ; 0.000         ;
; altera_reserved_tck ; 97.778 ; 0.000         ;
+---------------------+--------+---------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Setup: 'clock'                                                                                                                                                                                                        ;
+-------+--------------------------------------------------+-------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                        ; To Node                                                                                         ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------+-------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 4.746 ; g47_enigma:ENIGMA|g47_fsm:FSM|state[1]~_emulated ; g47_enigma:ENIGMA|g47_rotor:ROTOR_RIGHT|g47_0_25_counter:ROTOR_SHIFT_COUNTER|count_previous[1]  ; clock        ; clock       ; 10.000       ; 0.606      ; 5.892      ;
; 4.746 ; g47_enigma:ENIGMA|g47_fsm:FSM|state[1]~_emulated ; g47_enigma:ENIGMA|g47_rotor:ROTOR_RIGHT|g47_0_25_counter:ROTOR_SHIFT_COUNTER|count_previous[2]  ; clock        ; clock       ; 10.000       ; 0.606      ; 5.892      ;
; 4.746 ; g47_enigma:ENIGMA|g47_fsm:FSM|state[1]~_emulated ; g47_enigma:ENIGMA|g47_rotor:ROTOR_RIGHT|g47_0_25_counter:ROTOR_SHIFT_COUNTER|count_previous[3]  ; clock        ; clock       ; 10.000       ; 0.606      ; 5.892      ;
; 4.746 ; g47_enigma:ENIGMA|g47_fsm:FSM|state[1]~_emulated ; g47_enigma:ENIGMA|g47_rotor:ROTOR_RIGHT|g47_0_25_counter:ROTOR_SHIFT_COUNTER|count_previous[4]  ; clock        ; clock       ; 10.000       ; 0.606      ; 5.892      ;
; 4.746 ; g47_enigma:ENIGMA|g47_fsm:FSM|state[1]~_emulated ; g47_enigma:ENIGMA|g47_rotor:ROTOR_RIGHT|g47_0_25_counter:ROTOR_SHIFT_COUNTER|count_previous[0]  ; clock        ; clock       ; 10.000       ; 0.606      ; 5.892      ;
; 4.857 ; g47_enigma:ENIGMA|g47_fsm:FSM|state[1]~_emulated ; g47_enigma:ENIGMA|g47_rotor:ROTOR_LEFT|g47_0_25_counter:ROTOR_SHIFT_COUNTER|count_previous[1]   ; clock        ; clock       ; 10.000       ; 0.607      ; 5.782      ;
; 4.857 ; g47_enigma:ENIGMA|g47_fsm:FSM|state[1]~_emulated ; g47_enigma:ENIGMA|g47_rotor:ROTOR_LEFT|g47_0_25_counter:ROTOR_SHIFT_COUNTER|count_previous[2]   ; clock        ; clock       ; 10.000       ; 0.607      ; 5.782      ;
; 4.857 ; g47_enigma:ENIGMA|g47_fsm:FSM|state[1]~_emulated ; g47_enigma:ENIGMA|g47_rotor:ROTOR_LEFT|g47_0_25_counter:ROTOR_SHIFT_COUNTER|count_previous[3]   ; clock        ; clock       ; 10.000       ; 0.607      ; 5.782      ;
; 4.857 ; g47_enigma:ENIGMA|g47_fsm:FSM|state[1]~_emulated ; g47_enigma:ENIGMA|g47_rotor:ROTOR_LEFT|g47_0_25_counter:ROTOR_SHIFT_COUNTER|count_previous[4]   ; clock        ; clock       ; 10.000       ; 0.607      ; 5.782      ;
; 4.857 ; g47_enigma:ENIGMA|g47_fsm:FSM|state[1]~_emulated ; g47_enigma:ENIGMA|g47_rotor:ROTOR_LEFT|g47_0_25_counter:ROTOR_SHIFT_COUNTER|count_previous[0]   ; clock        ; clock       ; 10.000       ; 0.607      ; 5.782      ;
; 4.862 ; g47_enigma:ENIGMA|g47_fsm:FSM|state[1]~_emulated ; g47_enigma:ENIGMA|g47_rotor:ROTOR_MIDDLE|g47_0_25_counter:ROTOR_SHIFT_COUNTER|count_previous[1] ; clock        ; clock       ; 10.000       ; 0.607      ; 5.777      ;
; 4.862 ; g47_enigma:ENIGMA|g47_fsm:FSM|state[1]~_emulated ; g47_enigma:ENIGMA|g47_rotor:ROTOR_MIDDLE|g47_0_25_counter:ROTOR_SHIFT_COUNTER|count_previous[2] ; clock        ; clock       ; 10.000       ; 0.607      ; 5.777      ;
; 4.862 ; g47_enigma:ENIGMA|g47_fsm:FSM|state[1]~_emulated ; g47_enigma:ENIGMA|g47_rotor:ROTOR_MIDDLE|g47_0_25_counter:ROTOR_SHIFT_COUNTER|count_previous[4] ; clock        ; clock       ; 10.000       ; 0.607      ; 5.777      ;
; 4.862 ; g47_enigma:ENIGMA|g47_fsm:FSM|state[1]~_emulated ; g47_enigma:ENIGMA|g47_rotor:ROTOR_MIDDLE|g47_0_25_counter:ROTOR_SHIFT_COUNTER|count_previous[3] ; clock        ; clock       ; 10.000       ; 0.607      ; 5.777      ;
; 4.862 ; g47_enigma:ENIGMA|g47_fsm:FSM|state[1]~_emulated ; g47_enigma:ENIGMA|g47_rotor:ROTOR_MIDDLE|g47_0_25_counter:ROTOR_SHIFT_COUNTER|count_previous[0] ; clock        ; clock       ; 10.000       ; 0.607      ; 5.777      ;
; 5.915 ; g47_enigma:ENIGMA|g47_fsm:FSM|state[0]~_emulated ; g47_enigma:ENIGMA|g47_rotor:ROTOR_LEFT|g47_0_25_counter:ROTOR_SHIFT_COUNTER|count_previous[1]   ; clock        ; clock       ; 10.000       ; 0.607      ; 4.724      ;
; 5.915 ; g47_enigma:ENIGMA|g47_fsm:FSM|state[0]~_emulated ; g47_enigma:ENIGMA|g47_rotor:ROTOR_LEFT|g47_0_25_counter:ROTOR_SHIFT_COUNTER|count_previous[2]   ; clock        ; clock       ; 10.000       ; 0.607      ; 4.724      ;
; 5.915 ; g47_enigma:ENIGMA|g47_fsm:FSM|state[0]~_emulated ; g47_enigma:ENIGMA|g47_rotor:ROTOR_LEFT|g47_0_25_counter:ROTOR_SHIFT_COUNTER|count_previous[3]   ; clock        ; clock       ; 10.000       ; 0.607      ; 4.724      ;
; 5.915 ; g47_enigma:ENIGMA|g47_fsm:FSM|state[0]~_emulated ; g47_enigma:ENIGMA|g47_rotor:ROTOR_LEFT|g47_0_25_counter:ROTOR_SHIFT_COUNTER|count_previous[4]   ; clock        ; clock       ; 10.000       ; 0.607      ; 4.724      ;
; 5.915 ; g47_enigma:ENIGMA|g47_fsm:FSM|state[0]~_emulated ; g47_enigma:ENIGMA|g47_rotor:ROTOR_LEFT|g47_0_25_counter:ROTOR_SHIFT_COUNTER|count_previous[0]   ; clock        ; clock       ; 10.000       ; 0.607      ; 4.724      ;
; 5.941 ; g47_enigma:ENIGMA|g47_fsm:FSM|state[0]~_emulated ; g47_enigma:ENIGMA|g47_rotor:ROTOR_RIGHT|g47_0_25_counter:ROTOR_SHIFT_COUNTER|count_previous[1]  ; clock        ; clock       ; 10.000       ; 0.606      ; 4.697      ;
; 5.941 ; g47_enigma:ENIGMA|g47_fsm:FSM|state[0]~_emulated ; g47_enigma:ENIGMA|g47_rotor:ROTOR_RIGHT|g47_0_25_counter:ROTOR_SHIFT_COUNTER|count_previous[2]  ; clock        ; clock       ; 10.000       ; 0.606      ; 4.697      ;
; 5.941 ; g47_enigma:ENIGMA|g47_fsm:FSM|state[0]~_emulated ; g47_enigma:ENIGMA|g47_rotor:ROTOR_RIGHT|g47_0_25_counter:ROTOR_SHIFT_COUNTER|count_previous[3]  ; clock        ; clock       ; 10.000       ; 0.606      ; 4.697      ;
; 5.941 ; g47_enigma:ENIGMA|g47_fsm:FSM|state[0]~_emulated ; g47_enigma:ENIGMA|g47_rotor:ROTOR_RIGHT|g47_0_25_counter:ROTOR_SHIFT_COUNTER|count_previous[4]  ; clock        ; clock       ; 10.000       ; 0.606      ; 4.697      ;
; 5.941 ; g47_enigma:ENIGMA|g47_fsm:FSM|state[0]~_emulated ; g47_enigma:ENIGMA|g47_rotor:ROTOR_RIGHT|g47_0_25_counter:ROTOR_SHIFT_COUNTER|count_previous[0]  ; clock        ; clock       ; 10.000       ; 0.606      ; 4.697      ;
; 5.949 ; g47_enigma:ENIGMA|g47_fsm:FSM|state[0]~_emulated ; g47_enigma:ENIGMA|g47_rotor:ROTOR_MIDDLE|g47_0_25_counter:ROTOR_SHIFT_COUNTER|count_previous[1] ; clock        ; clock       ; 10.000       ; 0.607      ; 4.690      ;
; 5.949 ; g47_enigma:ENIGMA|g47_fsm:FSM|state[0]~_emulated ; g47_enigma:ENIGMA|g47_rotor:ROTOR_MIDDLE|g47_0_25_counter:ROTOR_SHIFT_COUNTER|count_previous[2] ; clock        ; clock       ; 10.000       ; 0.607      ; 4.690      ;
; 5.949 ; g47_enigma:ENIGMA|g47_fsm:FSM|state[0]~_emulated ; g47_enigma:ENIGMA|g47_rotor:ROTOR_MIDDLE|g47_0_25_counter:ROTOR_SHIFT_COUNTER|count_previous[4] ; clock        ; clock       ; 10.000       ; 0.607      ; 4.690      ;
; 5.949 ; g47_enigma:ENIGMA|g47_fsm:FSM|state[0]~_emulated ; g47_enigma:ENIGMA|g47_rotor:ROTOR_MIDDLE|g47_0_25_counter:ROTOR_SHIFT_COUNTER|count_previous[3] ; clock        ; clock       ; 10.000       ; 0.607      ; 4.690      ;
; 5.949 ; g47_enigma:ENIGMA|g47_fsm:FSM|state[0]~_emulated ; g47_enigma:ENIGMA|g47_rotor:ROTOR_MIDDLE|g47_0_25_counter:ROTOR_SHIFT_COUNTER|count_previous[0] ; clock        ; clock       ; 10.000       ; 0.607      ; 4.690      ;
; 6.689 ; g47_enigma:ENIGMA|g47_fsm:FSM|state[0]~_emulated ; g47_enigma:ENIGMA|g47_fsm:FSM|hold                                                              ; clock        ; clock       ; 10.000       ; 0.606      ; 3.949      ;
; 7.272 ; state[0]~_emulated                               ; left_ring_shift[2]                                                                              ; clock        ; clock       ; 10.000       ; 0.757      ; 3.517      ;
; 7.292 ; state[0]~_emulated                               ; left_data[2]                                                                                    ; clock        ; clock       ; 10.000       ; 0.757      ; 3.497      ;
; 7.298 ; state[0]~_emulated                               ; left_ring_shift[4]                                                                              ; clock        ; clock       ; 10.000       ; 0.758      ; 3.492      ;
; 7.298 ; state[0]~_emulated                               ; left_ring_shift[1]                                                                              ; clock        ; clock       ; 10.000       ; 0.758      ; 3.492      ;
; 7.298 ; state[0]~_emulated                               ; left_ring_shift[3]                                                                              ; clock        ; clock       ; 10.000       ; 0.758      ; 3.492      ;
; 7.298 ; state[0]~_emulated                               ; left_ring_shift[0]                                                                              ; clock        ; clock       ; 10.000       ; 0.758      ; 3.492      ;
; 7.309 ; state[0]~_emulated                               ; left_data[1]                                                                                    ; clock        ; clock       ; 10.000       ; 0.758      ; 3.481      ;
; 7.309 ; state[0]~_emulated                               ; left_data[3]                                                                                    ; clock        ; clock       ; 10.000       ; 0.758      ; 3.481      ;
; 7.309 ; state[0]~_emulated                               ; left_data[4]                                                                                    ; clock        ; clock       ; 10.000       ; 0.758      ; 3.481      ;
; 7.309 ; state[0]~_emulated                               ; left_data[0]                                                                                    ; clock        ; clock       ; 10.000       ; 0.758      ; 3.481      ;
; 7.360 ; state[0]~_emulated                               ; right_data[1]                                                                                   ; clock        ; clock       ; 10.000       ; 0.755      ; 3.427      ;
; 7.360 ; state[0]~_emulated                               ; right_data[2]                                                                                   ; clock        ; clock       ; 10.000       ; 0.755      ; 3.427      ;
; 7.360 ; state[0]~_emulated                               ; right_data[3]                                                                                   ; clock        ; clock       ; 10.000       ; 0.755      ; 3.427      ;
; 7.360 ; state[0]~_emulated                               ; right_data[4]                                                                                   ; clock        ; clock       ; 10.000       ; 0.755      ; 3.427      ;
; 7.360 ; state[0]~_emulated                               ; right_data[0]                                                                                   ; clock        ; clock       ; 10.000       ; 0.755      ; 3.427      ;
; 7.364 ; state[0]~_emulated                               ; right_ring_shift[3]                                                                             ; clock        ; clock       ; 10.000       ; 0.755      ; 3.423      ;
; 7.364 ; state[0]~_emulated                               ; right_ring_shift[2]                                                                             ; clock        ; clock       ; 10.000       ; 0.755      ; 3.423      ;
; 7.364 ; state[0]~_emulated                               ; right_ring_shift[1]                                                                             ; clock        ; clock       ; 10.000       ; 0.755      ; 3.423      ;
; 7.364 ; state[0]~_emulated                               ; right_ring_shift[4]                                                                             ; clock        ; clock       ; 10.000       ; 0.755      ; 3.423      ;
; 7.364 ; state[0]~_emulated                               ; right_ring_shift[0]                                                                             ; clock        ; clock       ; 10.000       ; 0.755      ; 3.423      ;
; 7.489 ; state[0]~_emulated                               ; middle_ring_shift[4]                                                                            ; clock        ; clock       ; 10.000       ; 0.752      ; 3.295      ;
; 7.489 ; state[0]~_emulated                               ; middle_ring_shift[1]                                                                            ; clock        ; clock       ; 10.000       ; 0.752      ; 3.295      ;
; 7.489 ; state[0]~_emulated                               ; middle_ring_shift[2]                                                                            ; clock        ; clock       ; 10.000       ; 0.752      ; 3.295      ;
; 7.489 ; state[0]~_emulated                               ; middle_ring_shift[3]                                                                            ; clock        ; clock       ; 10.000       ; 0.752      ; 3.295      ;
; 7.489 ; state[0]~_emulated                               ; middle_ring_shift[0]                                                                            ; clock        ; clock       ; 10.000       ; 0.752      ; 3.295      ;
; 7.534 ; state[0]~_emulated                               ; left_rotor_type[1]                                                                              ; clock        ; clock       ; 10.000       ; 0.757      ; 3.255      ;
; 7.534 ; state[0]~_emulated                               ; left_rotor_type[0]                                                                              ; clock        ; clock       ; 10.000       ; 0.757      ; 3.255      ;
; 7.540 ; state[0]~_emulated                               ; middle_data[3]                                                                                  ; clock        ; clock       ; 10.000       ; 0.752      ; 3.244      ;
; 7.540 ; state[0]~_emulated                               ; middle_data[0]                                                                                  ; clock        ; clock       ; 10.000       ; 0.752      ; 3.244      ;
; 7.542 ; state[0]~_emulated                               ; right_rotor_type[1]                                                                             ; clock        ; clock       ; 10.000       ; 0.757      ; 3.247      ;
; 7.542 ; state[0]~_emulated                               ; right_rotor_type[0]                                                                             ; clock        ; clock       ; 10.000       ; 0.757      ; 3.247      ;
; 7.699 ; state[1]~_emulated                               ; left_ring_shift[2]                                                                              ; clock        ; clock       ; 10.000       ; 0.757      ; 3.090      ;
; 7.719 ; state[1]~_emulated                               ; left_data[2]                                                                                    ; clock        ; clock       ; 10.000       ; 0.757      ; 3.070      ;
; 7.725 ; state[1]~_emulated                               ; left_ring_shift[4]                                                                              ; clock        ; clock       ; 10.000       ; 0.758      ; 3.065      ;
; 7.725 ; state[1]~_emulated                               ; left_ring_shift[1]                                                                              ; clock        ; clock       ; 10.000       ; 0.758      ; 3.065      ;
; 7.725 ; state[1]~_emulated                               ; left_ring_shift[3]                                                                              ; clock        ; clock       ; 10.000       ; 0.758      ; 3.065      ;
; 7.725 ; state[1]~_emulated                               ; left_ring_shift[0]                                                                              ; clock        ; clock       ; 10.000       ; 0.758      ; 3.065      ;
; 7.736 ; state[1]~_emulated                               ; left_data[1]                                                                                    ; clock        ; clock       ; 10.000       ; 0.758      ; 3.054      ;
; 7.736 ; state[1]~_emulated                               ; left_data[3]                                                                                    ; clock        ; clock       ; 10.000       ; 0.758      ; 3.054      ;
; 7.736 ; state[1]~_emulated                               ; left_data[4]                                                                                    ; clock        ; clock       ; 10.000       ; 0.758      ; 3.054      ;
; 7.736 ; state[1]~_emulated                               ; left_data[0]                                                                                    ; clock        ; clock       ; 10.000       ; 0.758      ; 3.054      ;
; 7.776 ; state[0]~_emulated                               ; middle_data[1]                                                                                  ; clock        ; clock       ; 10.000       ; 0.759      ; 3.015      ;
; 7.776 ; state[0]~_emulated                               ; middle_data[2]                                                                                  ; clock        ; clock       ; 10.000       ; 0.759      ; 3.015      ;
; 7.776 ; state[0]~_emulated                               ; middle_data[4]                                                                                  ; clock        ; clock       ; 10.000       ; 0.759      ; 3.015      ;
; 7.780 ; state[0]~_emulated                               ; middle_rotor_type[1]                                                                            ; clock        ; clock       ; 10.000       ; 0.759      ; 3.011      ;
; 7.780 ; state[0]~_emulated                               ; middle_rotor_type[0]                                                                            ; clock        ; clock       ; 10.000       ; 0.759      ; 3.011      ;
; 7.787 ; state[1]~_emulated                               ; right_data[1]                                                                                   ; clock        ; clock       ; 10.000       ; 0.755      ; 3.000      ;
; 7.787 ; state[1]~_emulated                               ; right_data[2]                                                                                   ; clock        ; clock       ; 10.000       ; 0.755      ; 3.000      ;
; 7.787 ; state[1]~_emulated                               ; right_data[3]                                                                                   ; clock        ; clock       ; 10.000       ; 0.755      ; 3.000      ;
; 7.787 ; state[1]~_emulated                               ; right_data[4]                                                                                   ; clock        ; clock       ; 10.000       ; 0.755      ; 3.000      ;
; 7.787 ; state[1]~_emulated                               ; right_data[0]                                                                                   ; clock        ; clock       ; 10.000       ; 0.755      ; 3.000      ;
; 7.791 ; state[1]~_emulated                               ; right_ring_shift[3]                                                                             ; clock        ; clock       ; 10.000       ; 0.755      ; 2.996      ;
; 7.791 ; state[1]~_emulated                               ; right_ring_shift[2]                                                                             ; clock        ; clock       ; 10.000       ; 0.755      ; 2.996      ;
; 7.791 ; state[1]~_emulated                               ; right_ring_shift[1]                                                                             ; clock        ; clock       ; 10.000       ; 0.755      ; 2.996      ;
; 7.791 ; state[1]~_emulated                               ; right_ring_shift[4]                                                                             ; clock        ; clock       ; 10.000       ; 0.755      ; 2.996      ;
; 7.791 ; state[1]~_emulated                               ; right_ring_shift[0]                                                                             ; clock        ; clock       ; 10.000       ; 0.755      ; 2.996      ;
; 7.862 ; state[0]~_emulated                               ; reflector_type                                                                                  ; clock        ; clock       ; 10.000       ; 0.757      ; 2.927      ;
; 7.916 ; state[1]~_emulated                               ; middle_ring_shift[4]                                                                            ; clock        ; clock       ; 10.000       ; 0.752      ; 2.868      ;
; 7.916 ; state[1]~_emulated                               ; middle_ring_shift[1]                                                                            ; clock        ; clock       ; 10.000       ; 0.752      ; 2.868      ;
; 7.916 ; state[1]~_emulated                               ; middle_ring_shift[2]                                                                            ; clock        ; clock       ; 10.000       ; 0.752      ; 2.868      ;
; 7.916 ; state[1]~_emulated                               ; middle_ring_shift[3]                                                                            ; clock        ; clock       ; 10.000       ; 0.752      ; 2.868      ;
; 7.916 ; state[1]~_emulated                               ; middle_ring_shift[0]                                                                            ; clock        ; clock       ; 10.000       ; 0.752      ; 2.868      ;
; 7.961 ; state[1]~_emulated                               ; left_rotor_type[1]                                                                              ; clock        ; clock       ; 10.000       ; 0.757      ; 2.828      ;
; 7.961 ; state[1]~_emulated                               ; left_rotor_type[0]                                                                              ; clock        ; clock       ; 10.000       ; 0.757      ; 2.828      ;
; 7.967 ; state[1]~_emulated                               ; middle_data[3]                                                                                  ; clock        ; clock       ; 10.000       ; 0.752      ; 2.817      ;
; 7.967 ; state[1]~_emulated                               ; middle_data[0]                                                                                  ; clock        ; clock       ; 10.000       ; 0.752      ; 2.817      ;
; 7.969 ; state[1]~_emulated                               ; right_rotor_type[1]                                                                             ; clock        ; clock       ; 10.000       ; 0.757      ; 2.820      ;
; 7.969 ; state[1]~_emulated                               ; right_rotor_type[0]                                                                             ; clock        ; clock       ; 10.000       ; 0.757      ; 2.820      ;
; 8.203 ; state[1]~_emulated                               ; middle_data[1]                                                                                  ; clock        ; clock       ; 10.000       ; 0.759      ; 2.588      ;
+-------+--------------------------------------------------+-------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Hold: 'clock'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                                                                                                                                  ; To Node                                                                                                                                                                                                                                                                                                                                    ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.215 ; g47_enigma:ENIGMA|g47_fsm:FSM|hold                                                                                                                                                                                                                                                                                                         ; g47_enigma:ENIGMA|g47_fsm:FSM|hold                                                                                                                                                                                                                                                                                                         ; clock        ; clock       ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; hold                                                                                                                                                                                                                                                                                                                                       ; hold                                                                                                                                                                                                                                                                                                                                       ; clock        ; clock       ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; reflector_type                                                                                                                                                                                                                                                                                                                             ; reflector_type                                                                                                                                                                                                                                                                                                                             ; clock        ; clock       ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:is_buffer_wrapped                                                                                                                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:is_buffer_wrapped                                                                                                                                                   ; clock        ; clock       ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_sel:\generated:ela_trigger_flow_mgr_entity|sld_ela_trigger_flow_sel_1q31:auto_generated|sld_reserved_g47_enigma_auto_signaltap_0_flow_mgr_c90c:mgl_prim1|state_reg[0]         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_sel:\generated:ela_trigger_flow_mgr_entity|sld_ela_trigger_flow_sel_1q31:auto_generated|sld_reserved_g47_enigma_auto_signaltap_0_flow_mgr_c90c:mgl_prim1|state_reg[0]         ; clock        ; clock       ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_sel:\generated:ela_trigger_flow_mgr_entity|sld_ela_trigger_flow_sel_1q31:auto_generated|sld_reserved_g47_enigma_auto_signaltap_0_flow_mgr_c90c:mgl_prim1|state_reg[1]         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_sel:\generated:ela_trigger_flow_mgr_entity|sld_ela_trigger_flow_sel_1q31:auto_generated|sld_reserved_g47_enigma_auto_signaltap_0_flow_mgr_c90c:mgl_prim1|state_reg[1]         ; clock        ; clock       ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_sel:\generated:ela_trigger_flow_mgr_entity|sld_ela_trigger_flow_sel_1q31:auto_generated|sld_reserved_g47_enigma_auto_signaltap_0_flow_mgr_c90c:mgl_prim1|final_trigger_reg[0] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_sel:\generated:ela_trigger_flow_mgr_entity|sld_ela_trigger_flow_sel_1q31:auto_generated|sld_reserved_g47_enigma_auto_signaltap_0_flow_mgr_c90c:mgl_prim1|final_trigger_reg[0] ; clock        ; clock       ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|final_trigger_set                                                                                                                                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|final_trigger_set                                                                                                                                                                   ; clock        ; clock       ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:base_address[0]                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:base_address[0]                                                                                                                                                     ; clock        ; clock       ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:done                                                                                                                                                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:done                                                                                                                                                                ; clock        ; clock       ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|is_buffer_wrapped_once_sig                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|is_buffer_wrapped_once_sig                                                                                                                                                          ; clock        ; clock       ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|trigger_out_mode_ff                                                                                                                                                                                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|trigger_out_mode_ff                                                                                                                                                                                                            ; clock        ; clock       ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|trigger_out_ff                                                                                                                                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|trigger_out_ff                                                                                                                                                                                                                 ; clock        ; clock       ; 0.000        ; 0.000      ; 0.367      ;
; 0.237 ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[1]                                                                                                                                                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][1]                                                                                                                                                                                                     ; clock        ; clock       ; 0.000        ; 0.000      ; 0.389      ;
; 0.237 ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[0]                                                                                                                                                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][0]                                                                                                                                                                                                     ; clock        ; clock       ; 0.000        ; 0.000      ; 0.389      ;
; 0.237 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:last_trigger_address_var[3]                                                                                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|last_trigger_address_delayed[3]                                                                                                                                                                                                ; clock        ; clock       ; 0.000        ; 0.000      ; 0.389      ;
; 0.238 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][2]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][2]                                                                                                                                                                                                     ; clock        ; clock       ; 0.000        ; 0.000      ; 0.390      ;
; 0.238 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][1]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][1]                                                                                                                                                                                                     ; clock        ; clock       ; 0.000        ; 0.000      ; 0.390      ;
; 0.239 ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[6]                                                                                                                                                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][6]                                                                                                                                                                                                     ; clock        ; clock       ; 0.000        ; 0.000      ; 0.391      ;
; 0.239 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][6]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][6]                                                                                                                                                                                                     ; clock        ; clock       ; 0.000        ; 0.000      ; 0.391      ;
; 0.239 ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[4]                                                                                                                                                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][4]                                                                                                                                                                                                     ; clock        ; clock       ; 0.000        ; 0.000      ; 0.391      ;
; 0.239 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][3]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][3]                                                                                                                                                                                                     ; clock        ; clock       ; 0.000        ; 0.000      ; 0.391      ;
; 0.239 ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[2]                                                                                                                                                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][2]                                                                                                                                                                                                     ; clock        ; clock       ; 0.000        ; 0.000      ; 0.391      ;
; 0.239 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][2]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][2]                                                                                                                                                                                                     ; clock        ; clock       ; 0.000        ; 0.000      ; 0.391      ;
; 0.239 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][1]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][1]                                                                                                                                                                                                     ; clock        ; clock       ; 0.000        ; 0.000      ; 0.391      ;
; 0.240 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][2]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][2]                                                                                                                                                                                                     ; clock        ; clock       ; 0.000        ; 0.000      ; 0.392      ;
; 0.241 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][0]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][0]                                                                                                                                                                                                     ; clock        ; clock       ; 0.000        ; 0.000      ; 0.393      ;
; 0.241 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][0]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][0]                                                                                                                                                                                                     ; clock        ; clock       ; 0.000        ; 0.000      ; 0.393      ;
; 0.242 ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[5]                                                                                                                                                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][5]                                                                                                                                                                                                     ; clock        ; clock       ; 0.000        ; 0.000      ; 0.394      ;
; 0.242 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:last_trigger_address_var[5]                                                                                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|last_trigger_address_delayed[5]                                                                                                                                                                                                ; clock        ; clock       ; 0.000        ; 0.000      ; 0.394      ;
; 0.242 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:last_trigger_address_var[1]                                                                                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|last_trigger_address_delayed[1]                                                                                                                                                                                                ; clock        ; clock       ; 0.000        ; 0.000      ; 0.394      ;
; 0.243 ; input_error                                                                                                                                                                                                                                                                                                                                ; led_error[4]~reg0                                                                                                                                                                                                                                                                                                                          ; clock        ; clock       ; 0.000        ; 0.000      ; 0.395      ;
; 0.243 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][4]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][4]                                                                                                                                                                                                     ; clock        ; clock       ; 0.000        ; 0.000      ; 0.395      ;
; 0.243 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_sel:\generated:ela_trigger_flow_mgr_entity|sld_ela_trigger_flow_sel_1q31:auto_generated|sld_reserved_g47_enigma_auto_signaltap_0_flow_mgr_c90c:mgl_prim1|state_reg[1]         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_sel:\generated:ela_trigger_flow_mgr_entity|sld_ela_trigger_flow_sel_1q31:auto_generated|sld_reserved_g47_enigma_auto_signaltap_0_flow_mgr_c90c:mgl_prim1|state_reg[0]         ; clock        ; clock       ; 0.000        ; 0.000      ; 0.395      ;
; 0.244 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][5]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][5]                                                                                                                                                                                                     ; clock        ; clock       ; 0.000        ; 0.000      ; 0.396      ;
; 0.244 ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[3]                                                                                                                                                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][3]                                                                                                                                                                                                     ; clock        ; clock       ; 0.000        ; 0.000      ; 0.396      ;
; 0.244 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_sel:\generated:ela_trigger_flow_mgr_entity|sld_ela_trigger_flow_sel_1q31:auto_generated|sld_reserved_g47_enigma_auto_signaltap_0_flow_mgr_c90c:mgl_prim1|state_reg[1]         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_sel:\generated:ela_trigger_flow_mgr_entity|sld_ela_trigger_flow_sel_1q31:auto_generated|sld_reserved_g47_enigma_auto_signaltap_0_flow_mgr_c90c:mgl_prim1|final_trigger_reg[0] ; clock        ; clock       ; 0.000        ; 0.000      ; 0.396      ;
; 0.245 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][4]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][4]                                                                                                                                                                                                     ; clock        ; clock       ; 0.000        ; 0.000      ; 0.397      ;
; 0.258 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|condition_delay_reg[3]                                                                                                                                                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|final_trigger_set                                                                                                                                                                   ; clock        ; clock       ; 0.000        ; 0.000      ; 0.410      ;
; 0.270 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|final_trigger_set                                                                                                                                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:done                                                                                                                                                                ; clock        ; clock       ; 0.000        ; 0.000      ; 0.422      ;
; 0.274 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|final_trigger_set                                                                                                                                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:segment_shift_var                                                                                                                                                   ; clock        ; clock       ; 0.000        ; 0.000      ; 0.426      ;
; 0.279 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|final_trigger_set                                                                                                                                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:is_buffer_wrapped                                                                                                                                                   ; clock        ; clock       ; 0.000        ; 0.000      ; 0.431      ;
; 0.314 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][0]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][0]                                                                                                                                                                                                     ; clock        ; clock       ; 0.000        ; -0.001     ; 0.465      ;
; 0.316 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][1]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][1]                                                                                                                                                                                                     ; clock        ; clock       ; 0.000        ; 0.004      ; 0.472      ;
; 0.319 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][3]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][3]                                                                                                                                                                                                     ; clock        ; clock       ; 0.000        ; -0.001     ; 0.470      ;
; 0.319 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:base_address[0]                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|is_buffer_wrapped_once_sig                                                                                                                                                          ; clock        ; clock       ; 0.000        ; 0.000      ; 0.471      ;
; 0.320 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:base_address[0]                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|current_segment_delayed[0]                                                                                                                                                                                                     ; clock        ; clock       ; 0.000        ; 0.000      ; 0.472      ;
; 0.321 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][5]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][5]                                                                                                                                                                                                     ; clock        ; clock       ; 0.000        ; -0.001     ; 0.472      ;
; 0.323 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|condition_delay_reg[2]                                                                                                                                                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|condition_delay_reg[3]                                                                                                                                                                                                         ; clock        ; clock       ; 0.000        ; 0.000      ; 0.475      ;
; 0.323 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][5]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][5]                                                                                                                                                                                                     ; clock        ; clock       ; 0.000        ; 0.000      ; 0.475      ;
; 0.325 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][3]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][3]                                                                                                                                                                                                     ; clock        ; clock       ; 0.000        ; 0.000      ; 0.477      ;
; 0.326 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:last_trigger_address_var[4]                                                                                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|last_trigger_address_delayed[4]                                                                                                                                                                                                ; clock        ; clock       ; 0.000        ; 0.000      ; 0.478      ;
; 0.326 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:last_trigger_address_var[0]                                                                                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|last_trigger_address_delayed[0]                                                                                                                                                                                                ; clock        ; clock       ; 0.000        ; 0.000      ; 0.478      ;
; 0.327 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][6]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][6]                                                                                                                                                                                                     ; clock        ; clock       ; 0.000        ; 0.000      ; 0.479      ;
; 0.327 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:last_trigger_address_var[6]                                                                                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|last_trigger_address_delayed[6]                                                                                                                                                                                                ; clock        ; clock       ; 0.000        ; 0.000      ; 0.479      ;
; 0.328 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[4]                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[4]                                                                                                                                                                                                ; clock        ; clock       ; 0.000        ; 0.000      ; 0.480      ;
; 0.328 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:is_buffer_wrapped                                                                                                                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|segment_wrapped_delayed                                                                                                                                                                                                        ; clock        ; clock       ; 0.000        ; 0.001      ; 0.481      ;
; 0.329 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[6]                                                                                                                                                                                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][14]                                                                                                                                                    ; clock        ; clock       ; 0.000        ; -0.002     ; 0.479      ;
; 0.330 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[6]                                                                                                                                                                                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][14]                                                                                                                                                    ; clock        ; clock       ; 0.000        ; -0.002     ; 0.480      ;
; 0.348 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[1]                                                                                                                                                                                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][9]                                                                                                                                                     ; clock        ; clock       ; 0.000        ; -0.013     ; 0.487      ;
; 0.349 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[1]                                                                                                                                                                                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][9]                                                                                                                                                     ; clock        ; clock       ; 0.000        ; -0.013     ; 0.488      ;
; 0.349 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[2]                                                                                                                                                                                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][10]                                                                                                                                                    ; clock        ; clock       ; 0.000        ; -0.013     ; 0.488      ;
; 0.351 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[2]                                                                                                                                                                                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][10]                                                                                                                                                    ; clock        ; clock       ; 0.000        ; -0.013     ; 0.490      ;
; 0.352 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[3]                                                                                                                                                                                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][11]                                                                                                                                                    ; clock        ; clock       ; 0.000        ; -0.013     ; 0.491      ;
; 0.352 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[3]                                                                                                                                                                                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][11]                                                                                                                                                    ; clock        ; clock       ; 0.000        ; -0.013     ; 0.491      ;
; 0.357 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_sel:\generated:ela_trigger_flow_mgr_entity|sld_ela_trigger_flow_sel_1q31:auto_generated|sld_reserved_g47_enigma_auto_signaltap_0_flow_mgr_c90c:mgl_prim1|state_reg[0]         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_sel:\generated:ela_trigger_flow_mgr_entity|sld_ela_trigger_flow_sel_1q31:auto_generated|sld_reserved_g47_enigma_auto_signaltap_0_flow_mgr_c90c:mgl_prim1|state_reg[1]         ; clock        ; clock       ; 0.000        ; 0.000      ; 0.509      ;
; 0.367 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][5]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_sm14:auto_generated|ram_block1a0~porta_datain_reg5                                                                                                                  ; clock        ; clock       ; 0.000        ; 0.066      ; 0.571      ;
; 0.368 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][0]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_sm14:auto_generated|ram_block1a0~porta_datain_reg0                                                                                                                  ; clock        ; clock       ; 0.000        ; 0.066      ; 0.572      ;
; 0.370 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][6]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_sm14:auto_generated|ram_block1a0~porta_datain_reg6                                                                                                                  ; clock        ; clock       ; 0.000        ; 0.066      ; 0.574      ;
; 0.374 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][4]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_sm14:auto_generated|ram_block1a0~porta_datain_reg4                                                                                                                  ; clock        ; clock       ; 0.000        ; 0.066      ; 0.578      ;
; 0.374 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][1]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_sm14:auto_generated|ram_block1a0~porta_datain_reg1                                                                                                                  ; clock        ; clock       ; 0.000        ; 0.066      ; 0.578      ;
; 0.376 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][2]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_sm14:auto_generated|ram_block1a0~porta_datain_reg2                                                                                                                  ; clock        ; clock       ; 0.000        ; 0.066      ; 0.580      ;
; 0.380 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][3]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_sm14:auto_generated|ram_block1a0~porta_datain_reg3                                                                                                                  ; clock        ; clock       ; 0.000        ; 0.066      ; 0.584      ;
; 0.382 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:done                                                                                                                                                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:collecting_post_data_var                                                                                                                                            ; clock        ; clock       ; 0.000        ; 0.000      ; 0.534      ;
; 0.387 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:done                                                                                                                                                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_enable_delayed                                                                                                                                                                                                    ; clock        ; clock       ; 0.000        ; 0.001      ; 0.540      ;
; 0.389 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|final_trigger_set                                                                                                                                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:collecting_post_data_var                                                                                                                                            ; clock        ; clock       ; 0.000        ; 0.000      ; 0.541      ;
; 0.398 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[5]                                                                                                                                                                                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_sm14:auto_generated|ram_block1a0~porta_address_reg5                                                                                                                 ; clock        ; clock       ; 0.000        ; 0.068      ; 0.604      ;
; 0.404 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][4]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][4]                                                                                                                                                                                                     ; clock        ; clock       ; 0.000        ; -0.001     ; 0.555      ;
; 0.406 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|condition_delay_reg[0]                                                                                                                                                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|condition_delay_reg[1]                                                                                                                                                                                                         ; clock        ; clock       ; 0.000        ; 0.000      ; 0.558      ;
; 0.407 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|condition_delay_reg[1]                                                                                                                                                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|condition_delay_reg[2]                                                                                                                                                                                                         ; clock        ; clock       ; 0.000        ; 0.000      ; 0.559      ;
; 0.412 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[5]                                                                                                                                                                                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][13]                                                                                                                                                    ; clock        ; clock       ; 0.000        ; -0.002     ; 0.562      ;
; 0.417 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:last_trigger_address_var[2]                                                                                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|last_trigger_address_delayed[2]                                                                                                                                                                                                ; clock        ; clock       ; 0.000        ; -0.001     ; 0.568      ;
; 0.418 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[3]                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[3]                                                                                                                                                                                                ; clock        ; clock       ; 0.000        ; 0.001      ; 0.571      ;
; 0.418 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[5]                                                                                                                                                                                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][13]                                                                                                                                                    ; clock        ; clock       ; 0.000        ; -0.002     ; 0.568      ;
; 0.422 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|last_trigger_address_delayed[2]                                                                                                                                                                                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][3]                                                                                                                                                     ; clock        ; clock       ; 0.000        ; 0.002      ; 0.576      ;
; 0.422 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|last_trigger_address_delayed[2]                                                                                                                                                                                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][3]                                                                                                                                                     ; clock        ; clock       ; 0.000        ; 0.002      ; 0.576      ;
; 0.423 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_sel:\generated:ela_trigger_flow_mgr_entity|sld_ela_trigger_flow_sel_1q31:auto_generated|sld_reserved_g47_enigma_auto_signaltap_0_flow_mgr_c90c:mgl_prim1|final_trigger_reg[0] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_sel:\generated:ela_trigger_flow_mgr_entity|sld_ela_trigger_flow_sel_1q31:auto_generated|sld_reserved_g47_enigma_auto_signaltap_0_flow_mgr_c90c:mgl_prim1|state_reg[1]         ; clock        ; clock       ; 0.000        ; 0.000      ; 0.575      ;
; 0.424 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|last_trigger_address_delayed[6]                                                                                                                                                                                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][7]                                                                                                                                                     ; clock        ; clock       ; 0.000        ; 0.001      ; 0.577      ;
; 0.425 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|last_trigger_address_delayed[4]                                                                                                                                                                                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][5]                                                                                                                                                     ; clock        ; clock       ; 0.000        ; 0.001      ; 0.578      ;
; 0.426 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|last_trigger_address_delayed[6]                                                                                                                                                                                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][7]                                                                                                                                                     ; clock        ; clock       ; 0.000        ; 0.001      ; 0.579      ;
; 0.426 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|last_trigger_address_delayed[4]                                                                                                                                                                                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][5]                                                                                                                                                     ; clock        ; clock       ; 0.000        ; 0.001      ; 0.579      ;
; 0.427 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[0]                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[0]                                                                                                                                                                                                ; clock        ; clock       ; 0.000        ; 0.001      ; 0.580      ;
; 0.429 ; g47_enigma:ENIGMA|g47_rotor:ROTOR_RIGHT|g47_0_25_counter:ROTOR_SHIFT_COUNTER|count_previous[2]                                                                                                                                                                                                                                             ; g47_enigma:ENIGMA|g47_rotor:ROTOR_RIGHT|g47_0_25_counter:ROTOR_SHIFT_COUNTER|count_previous[0]                                                                                                                                                                                                                                             ; clock        ; clock       ; 0.000        ; 0.000      ; 0.581      ;
; 0.429 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|last_trigger_address_delayed[5]                                                                                                                                                                                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][6]                                                                                                                                                     ; clock        ; clock       ; 0.000        ; 0.001      ; 0.582      ;
; 0.429 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|last_trigger_address_delayed[1]                                                                                                                                                                                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][2]                                                                                                                                                     ; clock        ; clock       ; 0.000        ; 0.001      ; 0.582      ;
; 0.429 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|last_trigger_address_delayed[1]                                                                                                                                                                                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][2]                                                                                                                                                     ; clock        ; clock       ; 0.000        ; 0.001      ; 0.582      ;
; 0.430 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|last_trigger_address_delayed[3]                                                                                                                                                                                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][4]                                                                                                                                                     ; clock        ; clock       ; 0.000        ; 0.001      ; 0.583      ;
; 0.430 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|last_trigger_address_delayed[3]                                                                                                                                                                                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][4]                                                                                                                                                     ; clock        ; clock       ; 0.000        ; 0.001      ; 0.583      ;
; 0.431 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|last_trigger_address_delayed[5]                                                                                                                                                                                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][6]                                                                                                                                                     ; clock        ; clock       ; 0.000        ; 0.001      ; 0.584      ;
; 0.441 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][6]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][6]                                                                                                                                                                                                     ; clock        ; clock       ; 0.000        ; 0.004      ; 0.597      ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Recovery: 'clock'                                                                                                                                                       ;
+--------+--------------------------------------------------+--------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                        ; To Node                                          ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------+--------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 3.770  ; g47_enigma:ENIGMA|g47_fsm:FSM|state[1]~_emulated ; g47_enigma:ENIGMA|g47_fsm:FSM|hold               ; clock        ; clock       ; 10.000       ; 0.606      ; 6.868      ;
; 4.804  ; g47_enigma:ENIGMA|g47_fsm:FSM|state[0]~_emulated ; g47_enigma:ENIGMA|g47_fsm:FSM|hold               ; clock        ; clock       ; 10.000       ; 0.606      ; 5.834      ;
; 8.511  ; state[0]~_emulated                               ; hold                                             ; clock        ; clock       ; 10.000       ; 0.758      ; 2.279      ;
; 8.707  ; state[1]~_emulated                               ; hold                                             ; clock        ; clock       ; 10.000       ; 0.758      ; 2.083      ;
; 13.898 ; g47_enigma:ENIGMA|g47_fsm:FSM|state[1]~_emulated ; g47_enigma:ENIGMA|g47_fsm:FSM|state[1]~_emulated ; clock        ; clock       ; 20.000       ; 0.000      ; 6.134      ;
; 13.898 ; g47_enigma:ENIGMA|g47_fsm:FSM|state[1]~_emulated ; g47_enigma:ENIGMA|g47_fsm:FSM|state[0]~_emulated ; clock        ; clock       ; 20.000       ; 0.000      ; 6.134      ;
; 14.534 ; g47_enigma:ENIGMA|g47_fsm:FSM|state[1]~_emulated ; g47_enigma:ENIGMA|g47_fsm:FSM|en_r~_emulated     ; clock        ; clock       ; 20.000       ; 0.607      ; 6.105      ;
; 14.534 ; g47_enigma:ENIGMA|g47_fsm:FSM|state[1]~_emulated ; g47_enigma:ENIGMA|g47_fsm:FSM|en_m~_emulated     ; clock        ; clock       ; 20.000       ; 0.607      ; 6.105      ;
; 14.534 ; g47_enigma:ENIGMA|g47_fsm:FSM|state[1]~_emulated ; g47_enigma:ENIGMA|g47_fsm:FSM|en_l~_emulated     ; clock        ; clock       ; 20.000       ; 0.607      ; 6.105      ;
; 14.932 ; g47_enigma:ENIGMA|g47_fsm:FSM|state[0]~_emulated ; g47_enigma:ENIGMA|g47_fsm:FSM|state[1]~_emulated ; clock        ; clock       ; 20.000       ; 0.000      ; 5.100      ;
; 14.932 ; g47_enigma:ENIGMA|g47_fsm:FSM|state[0]~_emulated ; g47_enigma:ENIGMA|g47_fsm:FSM|state[0]~_emulated ; clock        ; clock       ; 20.000       ; 0.000      ; 5.100      ;
; 15.085 ; g47_enigma:ENIGMA|g47_fsm:FSM|state[1]~_emulated ; g47_enigma:ENIGMA|g47_fsm:FSM|load~_emulated     ; clock        ; clock       ; 20.000       ; 0.607      ; 5.554      ;
; 15.568 ; g47_enigma:ENIGMA|g47_fsm:FSM|state[0]~_emulated ; g47_enigma:ENIGMA|g47_fsm:FSM|en_r~_emulated     ; clock        ; clock       ; 20.000       ; 0.607      ; 5.071      ;
; 15.568 ; g47_enigma:ENIGMA|g47_fsm:FSM|state[0]~_emulated ; g47_enigma:ENIGMA|g47_fsm:FSM|en_m~_emulated     ; clock        ; clock       ; 20.000       ; 0.607      ; 5.071      ;
; 15.568 ; g47_enigma:ENIGMA|g47_fsm:FSM|state[0]~_emulated ; g47_enigma:ENIGMA|g47_fsm:FSM|en_l~_emulated     ; clock        ; clock       ; 20.000       ; 0.607      ; 5.071      ;
; 16.406 ; g47_enigma:ENIGMA|g47_fsm:FSM|state[0]~_emulated ; g47_enigma:ENIGMA|g47_fsm:FSM|load~_emulated     ; clock        ; clock       ; 20.000       ; 0.607      ; 4.233      ;
; 17.282 ; state[0]~_emulated                               ; state[1]~_emulated                               ; clock        ; clock       ; 20.000       ; 0.000      ; 2.750      ;
; 17.282 ; state[0]~_emulated                               ; state[0]~_emulated                               ; clock        ; clock       ; 20.000       ; 0.000      ; 2.750      ;
; 17.478 ; state[1]~_emulated                               ; state[1]~_emulated                               ; clock        ; clock       ; 20.000       ; 0.000      ; 2.554      ;
; 17.478 ; state[1]~_emulated                               ; state[0]~_emulated                               ; clock        ; clock       ; 20.000       ; 0.000      ; 2.554      ;
; 18.130 ; state[0]~_emulated                               ; input_enable~_emulated                           ; clock        ; clock       ; 20.000       ; 0.758      ; 2.660      ;
; 18.130 ; state[0]~_emulated                               ; keypress_enable~_emulated                        ; clock        ; clock       ; 20.000       ; 0.758      ; 2.660      ;
; 18.544 ; state[1]~_emulated                               ; input_enable~_emulated                           ; clock        ; clock       ; 20.000       ; 0.758      ; 2.246      ;
; 18.544 ; state[1]~_emulated                               ; keypress_enable~_emulated                        ; clock        ; clock       ; 20.000       ; 0.758      ; 2.246      ;
+--------+--------------------------------------------------+--------------------------------------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Removal: 'clock'                                                                                                                                                        ;
+--------+--------------------------------------------------+--------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                        ; To Node                                          ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------+--------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.713  ; state[1]~_emulated                               ; input_enable~_emulated                           ; clock        ; clock       ; 0.000        ; 0.758      ; 1.623      ;
; 0.713  ; state[1]~_emulated                               ; keypress_enable~_emulated                        ; clock        ; clock       ; 0.000        ; 0.758      ; 1.623      ;
; 0.753  ; state[0]~_emulated                               ; input_enable~_emulated                           ; clock        ; clock       ; 0.000        ; 0.758      ; 1.663      ;
; 0.753  ; state[0]~_emulated                               ; keypress_enable~_emulated                        ; clock        ; clock       ; 0.000        ; 0.758      ; 1.663      ;
; 1.155  ; state[1]~_emulated                               ; state[1]~_emulated                               ; clock        ; clock       ; 0.000        ; 0.000      ; 1.307      ;
; 1.155  ; state[1]~_emulated                               ; state[0]~_emulated                               ; clock        ; clock       ; 0.000        ; 0.000      ; 1.307      ;
; 1.163  ; g47_enigma:ENIGMA|g47_fsm:FSM|state[0]~_emulated ; g47_enigma:ENIGMA|g47_fsm:FSM|load~_emulated     ; clock        ; clock       ; 0.000        ; 0.607      ; 1.922      ;
; 1.204  ; g47_enigma:ENIGMA|g47_fsm:FSM|state[1]~_emulated ; g47_enigma:ENIGMA|g47_fsm:FSM|load~_emulated     ; clock        ; clock       ; 0.000        ; 0.607      ; 1.963      ;
; 1.403  ; g47_enigma:ENIGMA|g47_fsm:FSM|state[1]~_emulated ; g47_enigma:ENIGMA|g47_fsm:FSM|en_r~_emulated     ; clock        ; clock       ; 0.000        ; 0.607      ; 2.162      ;
; 1.403  ; g47_enigma:ENIGMA|g47_fsm:FSM|state[1]~_emulated ; g47_enigma:ENIGMA|g47_fsm:FSM|en_m~_emulated     ; clock        ; clock       ; 0.000        ; 0.607      ; 2.162      ;
; 1.403  ; g47_enigma:ENIGMA|g47_fsm:FSM|state[1]~_emulated ; g47_enigma:ENIGMA|g47_fsm:FSM|en_l~_emulated     ; clock        ; clock       ; 0.000        ; 0.607      ; 2.162      ;
; 1.714  ; g47_enigma:ENIGMA|g47_fsm:FSM|state[0]~_emulated ; g47_enigma:ENIGMA|g47_fsm:FSM|en_r~_emulated     ; clock        ; clock       ; 0.000        ; 0.607      ; 2.473      ;
; 1.714  ; g47_enigma:ENIGMA|g47_fsm:FSM|state[0]~_emulated ; g47_enigma:ENIGMA|g47_fsm:FSM|en_m~_emulated     ; clock        ; clock       ; 0.000        ; 0.607      ; 2.473      ;
; 1.714  ; g47_enigma:ENIGMA|g47_fsm:FSM|state[0]~_emulated ; g47_enigma:ENIGMA|g47_fsm:FSM|en_l~_emulated     ; clock        ; clock       ; 0.000        ; 0.607      ; 2.473      ;
; 1.783  ; state[0]~_emulated                               ; state[1]~_emulated                               ; clock        ; clock       ; 0.000        ; 0.000      ; 1.935      ;
; 1.783  ; state[0]~_emulated                               ; state[0]~_emulated                               ; clock        ; clock       ; 0.000        ; 0.000      ; 1.935      ;
; 2.330  ; g47_enigma:ENIGMA|g47_fsm:FSM|state[1]~_emulated ; g47_enigma:ENIGMA|g47_fsm:FSM|state[1]~_emulated ; clock        ; clock       ; 0.000        ; 0.000      ; 2.482      ;
; 2.330  ; g47_enigma:ENIGMA|g47_fsm:FSM|state[1]~_emulated ; g47_enigma:ENIGMA|g47_fsm:FSM|state[0]~_emulated ; clock        ; clock       ; 0.000        ; 0.000      ; 2.482      ;
; 2.350  ; g47_enigma:ENIGMA|g47_fsm:FSM|state[0]~_emulated ; g47_enigma:ENIGMA|g47_fsm:FSM|state[1]~_emulated ; clock        ; clock       ; 0.000        ; 0.000      ; 2.502      ;
; 2.350  ; g47_enigma:ENIGMA|g47_fsm:FSM|state[0]~_emulated ; g47_enigma:ENIGMA|g47_fsm:FSM|state[0]~_emulated ; clock        ; clock       ; 0.000        ; 0.000      ; 2.502      ;
; 10.590 ; state[0]~_emulated                               ; hold                                             ; clock        ; clock       ; -10.000      ; 0.758      ; 1.500      ;
; 10.741 ; state[1]~_emulated                               ; hold                                             ; clock        ; clock       ; -10.000      ; 0.758      ; 1.651      ;
; 12.478 ; g47_enigma:ENIGMA|g47_fsm:FSM|state[0]~_emulated ; g47_enigma:ENIGMA|g47_fsm:FSM|hold               ; clock        ; clock       ; -10.000      ; 0.606      ; 3.236      ;
; 12.806 ; g47_enigma:ENIGMA|g47_fsm:FSM|state[1]~_emulated ; g47_enigma:ENIGMA|g47_fsm:FSM|hold               ; clock        ; clock       ; -10.000      ; 0.606      ; 3.564      ;
+--------+--------------------------------------------------+--------------------------------------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'clock'                                                                                                                                                                                                                                                                    ;
+-------+--------------+----------------+------------------+-------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock ; Clock Edge ; Target                                                                                                                                                                                                                     ;
+-------+--------------+----------------+------------------+-------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; clock ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_sm14:auto_generated|ram_block1a0~porta_address_reg0 ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; clock ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_sm14:auto_generated|ram_block1a0~porta_address_reg0 ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; clock ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_sm14:auto_generated|ram_block1a0~porta_address_reg1 ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; clock ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_sm14:auto_generated|ram_block1a0~porta_address_reg1 ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; clock ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_sm14:auto_generated|ram_block1a0~porta_address_reg2 ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; clock ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_sm14:auto_generated|ram_block1a0~porta_address_reg2 ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; clock ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_sm14:auto_generated|ram_block1a0~porta_address_reg3 ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; clock ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_sm14:auto_generated|ram_block1a0~porta_address_reg3 ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; clock ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_sm14:auto_generated|ram_block1a0~porta_address_reg4 ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; clock ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_sm14:auto_generated|ram_block1a0~porta_address_reg4 ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; clock ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_sm14:auto_generated|ram_block1a0~porta_address_reg5 ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; clock ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_sm14:auto_generated|ram_block1a0~porta_address_reg5 ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; clock ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_sm14:auto_generated|ram_block1a0~porta_address_reg6 ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; clock ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_sm14:auto_generated|ram_block1a0~porta_address_reg6 ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; clock ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_sm14:auto_generated|ram_block1a0~porta_datain_reg0  ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; clock ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_sm14:auto_generated|ram_block1a0~porta_datain_reg0  ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; clock ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_sm14:auto_generated|ram_block1a0~porta_datain_reg1  ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; clock ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_sm14:auto_generated|ram_block1a0~porta_datain_reg1  ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; clock ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_sm14:auto_generated|ram_block1a0~porta_datain_reg2  ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; clock ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_sm14:auto_generated|ram_block1a0~porta_datain_reg2  ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; clock ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_sm14:auto_generated|ram_block1a0~porta_datain_reg3  ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; clock ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_sm14:auto_generated|ram_block1a0~porta_datain_reg3  ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; clock ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_sm14:auto_generated|ram_block1a0~porta_datain_reg4  ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; clock ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_sm14:auto_generated|ram_block1a0~porta_datain_reg4  ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; clock ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_sm14:auto_generated|ram_block1a0~porta_datain_reg5  ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; clock ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_sm14:auto_generated|ram_block1a0~porta_datain_reg5  ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; clock ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_sm14:auto_generated|ram_block1a0~porta_datain_reg6  ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; clock ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_sm14:auto_generated|ram_block1a0~porta_datain_reg6  ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; clock ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_sm14:auto_generated|ram_block1a0~porta_memory_reg0  ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; clock ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_sm14:auto_generated|ram_block1a0~porta_memory_reg0  ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; clock ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_sm14:auto_generated|ram_block1a0~porta_we_reg       ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; clock ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_sm14:auto_generated|ram_block1a0~porta_we_reg       ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; clock ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_sm14:auto_generated|ram_block1a1~porta_memory_reg0  ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; clock ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_sm14:auto_generated|ram_block1a1~porta_memory_reg0  ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; clock ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_sm14:auto_generated|ram_block1a2~porta_memory_reg0  ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; clock ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_sm14:auto_generated|ram_block1a2~porta_memory_reg0  ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; clock ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_sm14:auto_generated|ram_block1a3~porta_memory_reg0  ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; clock ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_sm14:auto_generated|ram_block1a3~porta_memory_reg0  ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; clock ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_sm14:auto_generated|ram_block1a4~porta_memory_reg0  ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; clock ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_sm14:auto_generated|ram_block1a4~porta_memory_reg0  ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; clock ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_sm14:auto_generated|ram_block1a5~porta_memory_reg0  ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; clock ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_sm14:auto_generated|ram_block1a5~porta_memory_reg0  ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; clock ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_sm14:auto_generated|ram_block1a6~porta_memory_reg0  ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; clock ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_sm14:auto_generated|ram_block1a6~porta_memory_reg0  ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; clock ; Rise       ; display_i_in[0]                                                                                                                                                                                                            ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; clock ; Rise       ; display_i_in[0]                                                                                                                                                                                                            ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; clock ; Rise       ; display_i_in[1]                                                                                                                                                                                                            ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; clock ; Rise       ; display_i_in[1]                                                                                                                                                                                                            ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; clock ; Rise       ; display_i_in[2]                                                                                                                                                                                                            ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; clock ; Rise       ; display_i_in[2]                                                                                                                                                                                                            ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; clock ; Rise       ; display_l_in[0]                                                                                                                                                                                                            ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; clock ; Rise       ; display_l_in[0]                                                                                                                                                                                                            ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; clock ; Rise       ; display_l_in[1]                                                                                                                                                                                                            ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; clock ; Rise       ; display_l_in[1]                                                                                                                                                                                                            ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; clock ; Rise       ; display_l_in[2]                                                                                                                                                                                                            ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; clock ; Rise       ; display_l_in[2]                                                                                                                                                                                                            ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; clock ; Rise       ; display_l_in[3]                                                                                                                                                                                                            ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; clock ; Rise       ; display_l_in[3]                                                                                                                                                                                                            ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; clock ; Rise       ; display_l_in[4]                                                                                                                                                                                                            ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; clock ; Rise       ; display_l_in[4]                                                                                                                                                                                                            ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; clock ; Rise       ; display_l_type                                                                                                                                                                                                             ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; clock ; Rise       ; display_l_type                                                                                                                                                                                                             ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; clock ; Rise       ; display_m_in[0]                                                                                                                                                                                                            ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; clock ; Rise       ; display_m_in[0]                                                                                                                                                                                                            ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; clock ; Rise       ; display_m_in[1]                                                                                                                                                                                                            ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; clock ; Rise       ; display_m_in[1]                                                                                                                                                                                                            ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; clock ; Rise       ; display_m_in[2]                                                                                                                                                                                                            ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; clock ; Rise       ; display_m_in[2]                                                                                                                                                                                                            ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; clock ; Rise       ; display_r_in[0]                                                                                                                                                                                                            ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; clock ; Rise       ; display_r_in[0]                                                                                                                                                                                                            ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; clock ; Rise       ; display_r_in[1]                                                                                                                                                                                                            ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; clock ; Rise       ; display_r_in[1]                                                                                                                                                                                                            ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; clock ; Rise       ; display_r_in[2]                                                                                                                                                                                                            ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; clock ; Rise       ; display_r_in[2]                                                                                                                                                                                                            ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; clock ; Rise       ; display_r_in[3]                                                                                                                                                                                                            ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; clock ; Rise       ; display_r_in[3]                                                                                                                                                                                                            ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; clock ; Rise       ; display_r_in[4]                                                                                                                                                                                                            ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; clock ; Rise       ; display_r_in[4]                                                                                                                                                                                                            ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; clock ; Rise       ; display_r_type                                                                                                                                                                                                             ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; clock ; Rise       ; display_r_type                                                                                                                                                                                                             ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; clock ; Fall       ; g47_enigma:ENIGMA|g47_fsm:FSM|en_l~_emulated                                                                                                                                                                               ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; clock ; Fall       ; g47_enigma:ENIGMA|g47_fsm:FSM|en_l~_emulated                                                                                                                                                                               ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; clock ; Fall       ; g47_enigma:ENIGMA|g47_fsm:FSM|en_m~_emulated                                                                                                                                                                               ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; clock ; Fall       ; g47_enigma:ENIGMA|g47_fsm:FSM|en_m~_emulated                                                                                                                                                                               ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; clock ; Fall       ; g47_enigma:ENIGMA|g47_fsm:FSM|en_r~_emulated                                                                                                                                                                               ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; clock ; Fall       ; g47_enigma:ENIGMA|g47_fsm:FSM|en_r~_emulated                                                                                                                                                                               ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; clock ; Rise       ; g47_enigma:ENIGMA|g47_fsm:FSM|hold                                                                                                                                                                                         ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; clock ; Rise       ; g47_enigma:ENIGMA|g47_fsm:FSM|hold                                                                                                                                                                                         ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; clock ; Fall       ; g47_enigma:ENIGMA|g47_fsm:FSM|load~_emulated                                                                                                                                                                               ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; clock ; Fall       ; g47_enigma:ENIGMA|g47_fsm:FSM|load~_emulated                                                                                                                                                                               ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; clock ; Fall       ; g47_enigma:ENIGMA|g47_fsm:FSM|state[0]~_emulated                                                                                                                                                                           ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; clock ; Fall       ; g47_enigma:ENIGMA|g47_fsm:FSM|state[0]~_emulated                                                                                                                                                                           ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; clock ; Fall       ; g47_enigma:ENIGMA|g47_fsm:FSM|state[1]~_emulated                                                                                                                                                                           ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; clock ; Fall       ; g47_enigma:ENIGMA|g47_fsm:FSM|state[1]~_emulated                                                                                                                                                                           ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; clock ; Rise       ; g47_enigma:ENIGMA|g47_rotor:ROTOR_LEFT|g47_0_25_counter:ROTOR_SHIFT_COUNTER|count_previous[0]                                                                                                                              ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; clock ; Rise       ; g47_enigma:ENIGMA|g47_rotor:ROTOR_LEFT|g47_0_25_counter:ROTOR_SHIFT_COUNTER|count_previous[0]                                                                                                                              ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; clock ; Rise       ; g47_enigma:ENIGMA|g47_rotor:ROTOR_LEFT|g47_0_25_counter:ROTOR_SHIFT_COUNTER|count_previous[1]                                                                                                                              ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; clock ; Rise       ; g47_enigma:ENIGMA|g47_rotor:ROTOR_LEFT|g47_0_25_counter:ROTOR_SHIFT_COUNTER|count_previous[1]                                                                                                                              ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; clock ; Rise       ; g47_enigma:ENIGMA|g47_rotor:ROTOR_LEFT|g47_0_25_counter:ROTOR_SHIFT_COUNTER|count_previous[2]                                                                                                                              ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; clock ; Rise       ; g47_enigma:ENIGMA|g47_rotor:ROTOR_LEFT|g47_0_25_counter:ROTOR_SHIFT_COUNTER|count_previous[2]                                                                                                                              ;
+-------+--------------+----------------+------------------+-------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'altera_reserved_tck'                                                       ;
+--------+--------------+----------------+-----------+---------------------+------------+---------------------+
; Slack  ; Actual Width ; Required Width ; Type      ; Clock               ; Clock Edge ; Target              ;
+--------+--------------+----------------+-----------+---------------------+------------+---------------------+
; 97.778 ; 100.000      ; 2.222          ; Port Rate ; altera_reserved_tck ; Rise       ; altera_reserved_tck ;
+--------+--------------+----------------+-----------+---------------------+------------+---------------------+


+-------------------------------------------------------------------------------+
; Setup Times                                                                   ;
+-------------------+------------+-------+-------+------------+-----------------+
; Data Port         ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-------------------+------------+-------+-------+------------+-----------------+
; input_code[*]     ; clock      ; 1.455 ; 1.455 ; Rise       ; clock           ;
;  input_code[0]    ; clock      ; 1.048 ; 1.048 ; Rise       ; clock           ;
;  input_code[1]    ; clock      ; 1.455 ; 1.455 ; Rise       ; clock           ;
;  input_code[2]    ; clock      ; 1.329 ; 1.329 ; Rise       ; clock           ;
;  input_code[3]    ; clock      ; 1.450 ; 1.450 ; Rise       ; clock           ;
;  input_code[4]    ; clock      ; 1.165 ; 1.165 ; Rise       ; clock           ;
; keypress          ; clock      ; 8.520 ; 8.520 ; Rise       ; clock           ;
; setting_init      ; clock      ; 6.330 ; 6.330 ; Rise       ; clock           ;
; setting_mode[*]   ; clock      ; 2.545 ; 2.545 ; Rise       ; clock           ;
;  setting_mode[0]  ; clock      ; 2.545 ; 2.545 ; Rise       ; clock           ;
;  setting_mode[1]  ; clock      ; 2.268 ; 2.268 ; Rise       ; clock           ;
; setting_rotor[*]  ; clock      ; 1.171 ; 1.171 ; Rise       ; clock           ;
;  setting_rotor[0] ; clock      ; 1.051 ; 1.051 ; Rise       ; clock           ;
;  setting_rotor[1] ; clock      ; 1.171 ; 1.171 ; Rise       ; clock           ;
; keypress          ; clock      ; 9.081 ; 9.081 ; Fall       ; clock           ;
; setting_init      ; clock      ; 6.447 ; 6.447 ; Fall       ; clock           ;
+-------------------+------------+-------+-------+------------+-----------------+


+---------------------------------------------------------------------------------+
; Hold Times                                                                      ;
+-------------------+------------+--------+--------+------------+-----------------+
; Data Port         ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+-------------------+------------+--------+--------+------------+-----------------+
; input_code[*]     ; clock      ; 0.505  ; 0.505  ; Rise       ; clock           ;
;  input_code[0]    ; clock      ; 0.505  ; 0.505  ; Rise       ; clock           ;
;  input_code[1]    ; clock      ; 0.497  ; 0.497  ; Rise       ; clock           ;
;  input_code[2]    ; clock      ; 0.477  ; 0.477  ; Rise       ; clock           ;
;  input_code[3]    ; clock      ; 0.394  ; 0.394  ; Rise       ; clock           ;
;  input_code[4]    ; clock      ; 0.283  ; 0.283  ; Rise       ; clock           ;
; keypress          ; clock      ; -2.904 ; -2.904 ; Rise       ; clock           ;
; setting_init      ; clock      ; 0.643  ; 0.643  ; Rise       ; clock           ;
; setting_mode[*]   ; clock      ; 0.431  ; 0.431  ; Rise       ; clock           ;
;  setting_mode[0]  ; clock      ; 0.216  ; 0.216  ; Rise       ; clock           ;
;  setting_mode[1]  ; clock      ; 0.431  ; 0.431  ; Rise       ; clock           ;
; setting_rotor[*]  ; clock      ; 0.817  ; 0.817  ; Rise       ; clock           ;
;  setting_rotor[0] ; clock      ; 0.697  ; 0.697  ; Rise       ; clock           ;
;  setting_rotor[1] ; clock      ; 0.817  ; 0.817  ; Rise       ; clock           ;
; keypress          ; clock      ; -3.448 ; -3.448 ; Fall       ; clock           ;
; setting_init      ; clock      ; 0.084  ; 0.084  ; Fall       ; clock           ;
+-------------------+------------+--------+--------+------------+-----------------+


+----------------------------------------------------------------------------+
; Clock to Output Times                                                      ;
+----------------+------------+-------+-------+------------+-----------------+
; Data Port      ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+----------------+------------+-------+-------+------------+-----------------+
; led_error[*]   ; clock      ; 5.185 ; 5.185 ; Rise       ; clock           ;
;  led_error[4]  ; clock      ; 5.185 ; 5.185 ; Rise       ; clock           ;
; segments_i[*]  ; clock      ; 4.706 ; 4.706 ; Rise       ; clock           ;
;  segments_i[0] ; clock      ; 4.493 ; 4.493 ; Rise       ; clock           ;
;  segments_i[1] ; clock      ; 4.428 ; 4.428 ; Rise       ; clock           ;
;  segments_i[2] ; clock      ; 4.706 ; 4.706 ; Rise       ; clock           ;
;  segments_i[3] ; clock      ; 4.465 ; 4.465 ; Rise       ; clock           ;
;  segments_i[4] ; clock      ; 4.428 ; 4.428 ; Rise       ; clock           ;
;  segments_i[5] ; clock      ; 4.594 ; 4.594 ; Rise       ; clock           ;
;  segments_i[6] ; clock      ; 4.665 ; 4.665 ; Rise       ; clock           ;
; segments_l[*]  ; clock      ; 5.581 ; 5.581 ; Rise       ; clock           ;
;  segments_l[0] ; clock      ; 5.238 ; 5.238 ; Rise       ; clock           ;
;  segments_l[1] ; clock      ; 5.333 ; 5.333 ; Rise       ; clock           ;
;  segments_l[2] ; clock      ; 5.581 ; 5.581 ; Rise       ; clock           ;
;  segments_l[3] ; clock      ; 5.311 ; 5.311 ; Rise       ; clock           ;
;  segments_l[4] ; clock      ; 4.974 ; 4.974 ; Rise       ; clock           ;
;  segments_l[5] ; clock      ; 5.244 ; 5.244 ; Rise       ; clock           ;
;  segments_l[6] ; clock      ; 5.388 ; 5.388 ; Rise       ; clock           ;
; segments_m[*]  ; clock      ; 4.639 ; 4.639 ; Rise       ; clock           ;
;  segments_m[0] ; clock      ; 4.519 ; 4.519 ; Rise       ; clock           ;
;  segments_m[1] ; clock      ; 4.342 ; 4.342 ; Rise       ; clock           ;
;  segments_m[2] ; clock      ; 4.639 ; 4.639 ; Rise       ; clock           ;
;  segments_m[3] ; clock      ; 4.493 ; 4.493 ; Rise       ; clock           ;
;  segments_m[4] ; clock      ; 4.504 ; 4.504 ; Rise       ; clock           ;
;  segments_m[5] ; clock      ; 4.504 ; 4.504 ; Rise       ; clock           ;
;  segments_m[6] ; clock      ; 4.621 ; 4.621 ; Rise       ; clock           ;
; segments_r[*]  ; clock      ; 5.228 ; 5.228 ; Rise       ; clock           ;
;  segments_r[0] ; clock      ; 5.100 ; 5.100 ; Rise       ; clock           ;
;  segments_r[1] ; clock      ; 5.016 ; 5.016 ; Rise       ; clock           ;
;  segments_r[2] ; clock      ; 5.115 ; 5.115 ; Rise       ; clock           ;
;  segments_r[3] ; clock      ; 4.989 ; 4.989 ; Rise       ; clock           ;
;  segments_r[4] ; clock      ; 4.954 ; 4.954 ; Rise       ; clock           ;
;  segments_r[5] ; clock      ; 5.053 ; 5.053 ; Rise       ; clock           ;
;  segments_r[6] ; clock      ; 5.228 ; 5.228 ; Rise       ; clock           ;
; led_error[*]   ; clock      ; 6.670 ; 6.670 ; Fall       ; clock           ;
;  led_error[0]  ; clock      ; 6.670 ; 6.670 ; Fall       ; clock           ;
+----------------+------------+-------+-------+------------+-----------------+


+----------------------------------------------------------------------------+
; Minimum Clock to Output Times                                              ;
+----------------+------------+-------+-------+------------+-----------------+
; Data Port      ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+----------------+------------+-------+-------+------------+-----------------+
; led_error[*]   ; clock      ; 5.185 ; 5.185 ; Rise       ; clock           ;
;  led_error[4]  ; clock      ; 5.185 ; 5.185 ; Rise       ; clock           ;
; segments_i[*]  ; clock      ; 4.381 ; 4.381 ; Rise       ; clock           ;
;  segments_i[0] ; clock      ; 4.442 ; 4.442 ; Rise       ; clock           ;
;  segments_i[1] ; clock      ; 4.428 ; 4.428 ; Rise       ; clock           ;
;  segments_i[2] ; clock      ; 4.652 ; 4.652 ; Rise       ; clock           ;
;  segments_i[3] ; clock      ; 4.414 ; 4.414 ; Rise       ; clock           ;
;  segments_i[4] ; clock      ; 4.381 ; 4.381 ; Rise       ; clock           ;
;  segments_i[5] ; clock      ; 4.516 ; 4.516 ; Rise       ; clock           ;
;  segments_i[6] ; clock      ; 4.634 ; 4.634 ; Rise       ; clock           ;
; segments_l[*]  ; clock      ; 4.581 ; 4.581 ; Rise       ; clock           ;
;  segments_l[0] ; clock      ; 4.581 ; 4.581 ; Rise       ; clock           ;
;  segments_l[1] ; clock      ; 4.606 ; 4.606 ; Rise       ; clock           ;
;  segments_l[2] ; clock      ; 4.797 ; 4.797 ; Rise       ; clock           ;
;  segments_l[3] ; clock      ; 4.610 ; 4.610 ; Rise       ; clock           ;
;  segments_l[4] ; clock      ; 4.642 ; 4.642 ; Rise       ; clock           ;
;  segments_l[5] ; clock      ; 4.625 ; 4.625 ; Rise       ; clock           ;
;  segments_l[6] ; clock      ; 4.753 ; 4.753 ; Rise       ; clock           ;
; segments_m[*]  ; clock      ; 4.342 ; 4.342 ; Rise       ; clock           ;
;  segments_m[0] ; clock      ; 4.386 ; 4.386 ; Rise       ; clock           ;
;  segments_m[1] ; clock      ; 4.342 ; 4.342 ; Rise       ; clock           ;
;  segments_m[2] ; clock      ; 4.506 ; 4.506 ; Rise       ; clock           ;
;  segments_m[3] ; clock      ; 4.360 ; 4.360 ; Rise       ; clock           ;
;  segments_m[4] ; clock      ; 4.448 ; 4.448 ; Rise       ; clock           ;
;  segments_m[5] ; clock      ; 4.371 ; 4.371 ; Rise       ; clock           ;
;  segments_m[6] ; clock      ; 4.590 ; 4.590 ; Rise       ; clock           ;
; segments_r[*]  ; clock      ; 4.337 ; 4.337 ; Rise       ; clock           ;
;  segments_r[0] ; clock      ; 4.337 ; 4.337 ; Rise       ; clock           ;
;  segments_r[1] ; clock      ; 4.447 ; 4.447 ; Rise       ; clock           ;
;  segments_r[2] ; clock      ; 4.344 ; 4.344 ; Rise       ; clock           ;
;  segments_r[3] ; clock      ; 4.406 ; 4.406 ; Rise       ; clock           ;
;  segments_r[4] ; clock      ; 4.520 ; 4.520 ; Rise       ; clock           ;
;  segments_r[5] ; clock      ; 4.621 ; 4.621 ; Rise       ; clock           ;
;  segments_r[6] ; clock      ; 4.511 ; 4.511 ; Rise       ; clock           ;
; led_error[*]   ; clock      ; 5.632 ; 5.632 ; Fall       ; clock           ;
;  led_error[0]  ; clock      ; 5.632 ; 5.632 ; Fall       ; clock           ;
+----------------+------------+-------+-------+------------+-----------------+


+-----------------------------------------------------------+
; Propagation Delay                                         ;
+------------+--------------+-------+-------+-------+-------+
; Input Port ; Output Port  ; RR    ; RF    ; FR    ; FF    ;
+------------+--------------+-------+-------+-------+-------+
; keypress   ; led_error[0] ; 9.500 ; 9.279 ; 9.279 ; 9.500 ;
+------------+--------------+-------+-------+-------+-------+


+-----------------------------------------------------------+
; Minimum Propagation Delay                                 ;
+------------+--------------+-------+-------+-------+-------+
; Input Port ; Output Port  ; RR    ; RF    ; FR    ; FF    ;
+------------+--------------+-------+-------+-------+-------+
; keypress   ; led_error[0] ; 8.445 ; 8.746 ; 8.746 ; 8.445 ;
+------------+--------------+-------+-------+-------+-------+


+-----------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                               ;
+----------------------+---------+-------+----------+---------+---------------------+
; Clock                ; Setup   ; Hold  ; Recovery ; Removal ; Minimum Pulse Width ;
+----------------------+---------+-------+----------+---------+---------------------+
; Worst-case Slack     ; -3.496  ; 0.215 ; -4.490   ; 0.713   ; 7.436               ;
;  altera_reserved_tck ; N/A     ; N/A   ; N/A      ; N/A     ; 97.531              ;
;  clock               ; -3.496  ; 0.215 ; -4.490   ; 0.713   ; 7.436               ;
; Design-wide TNS      ; -49.15  ; 0.0   ; -4.49    ; 0.0     ; 0.0                 ;
;  altera_reserved_tck ; N/A     ; N/A   ; N/A      ; N/A     ; 0.000               ;
;  clock               ; -49.150 ; 0.000 ; -4.490   ; 0.000   ; 0.000               ;
+----------------------+---------+-------+----------+---------+---------------------+


+---------------------------------------------------------------------------------+
; Setup Times                                                                     ;
+-------------------+------------+--------+--------+------------+-----------------+
; Data Port         ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+-------------------+------------+--------+--------+------------+-----------------+
; input_code[*]     ; clock      ; 5.390  ; 5.390  ; Rise       ; clock           ;
;  input_code[0]    ; clock      ; 4.339  ; 4.339  ; Rise       ; clock           ;
;  input_code[1]    ; clock      ; 5.390  ; 5.390  ; Rise       ; clock           ;
;  input_code[2]    ; clock      ; 5.044  ; 5.044  ; Rise       ; clock           ;
;  input_code[3]    ; clock      ; 5.307  ; 5.307  ; Rise       ; clock           ;
;  input_code[4]    ; clock      ; 4.456  ; 4.456  ; Rise       ; clock           ;
; keypress          ; clock      ; 20.342 ; 20.342 ; Rise       ; clock           ;
; setting_init      ; clock      ; 16.714 ; 16.714 ; Rise       ; clock           ;
; setting_mode[*]   ; clock      ; 8.305  ; 8.305  ; Rise       ; clock           ;
;  setting_mode[0]  ; clock      ; 8.305  ; 8.305  ; Rise       ; clock           ;
;  setting_mode[1]  ; clock      ; 7.642  ; 7.642  ; Rise       ; clock           ;
; setting_rotor[*]  ; clock      ; 4.725  ; 4.725  ; Rise       ; clock           ;
;  setting_rotor[0] ; clock      ; 4.532  ; 4.532  ; Rise       ; clock           ;
;  setting_rotor[1] ; clock      ; 4.725  ; 4.725  ; Rise       ; clock           ;
; keypress          ; clock      ; 20.705 ; 20.705 ; Fall       ; clock           ;
; setting_init      ; clock      ; 15.886 ; 15.886 ; Fall       ; clock           ;
+-------------------+------------+--------+--------+------------+-----------------+


+---------------------------------------------------------------------------------+
; Hold Times                                                                      ;
+-------------------+------------+--------+--------+------------+-----------------+
; Data Port         ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+-------------------+------------+--------+--------+------------+-----------------+
; input_code[*]     ; clock      ; 0.505  ; 0.505  ; Rise       ; clock           ;
;  input_code[0]    ; clock      ; 0.505  ; 0.505  ; Rise       ; clock           ;
;  input_code[1]    ; clock      ; 0.497  ; 0.497  ; Rise       ; clock           ;
;  input_code[2]    ; clock      ; 0.477  ; 0.477  ; Rise       ; clock           ;
;  input_code[3]    ; clock      ; 0.394  ; 0.394  ; Rise       ; clock           ;
;  input_code[4]    ; clock      ; 0.283  ; 0.283  ; Rise       ; clock           ;
; keypress          ; clock      ; -2.904 ; -2.904 ; Rise       ; clock           ;
; setting_init      ; clock      ; 0.643  ; 0.643  ; Rise       ; clock           ;
; setting_mode[*]   ; clock      ; 0.431  ; 0.431  ; Rise       ; clock           ;
;  setting_mode[0]  ; clock      ; 0.216  ; 0.216  ; Rise       ; clock           ;
;  setting_mode[1]  ; clock      ; 0.431  ; 0.431  ; Rise       ; clock           ;
; setting_rotor[*]  ; clock      ; 0.817  ; 0.817  ; Rise       ; clock           ;
;  setting_rotor[0] ; clock      ; 0.697  ; 0.697  ; Rise       ; clock           ;
;  setting_rotor[1] ; clock      ; 0.817  ; 0.817  ; Rise       ; clock           ;
; keypress          ; clock      ; -3.448 ; -3.448 ; Fall       ; clock           ;
; setting_init      ; clock      ; 0.084  ; 0.084  ; Fall       ; clock           ;
+-------------------+------------+--------+--------+------------+-----------------+


+------------------------------------------------------------------------------+
; Clock to Output Times                                                        ;
+----------------+------------+--------+--------+------------+-----------------+
; Data Port      ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+----------------+------------+--------+--------+------------+-----------------+
; led_error[*]   ; clock      ; 10.358 ; 10.358 ; Rise       ; clock           ;
;  led_error[4]  ; clock      ; 10.358 ; 10.358 ; Rise       ; clock           ;
; segments_i[*]  ; clock      ; 9.256  ; 9.256  ; Rise       ; clock           ;
;  segments_i[0] ; clock      ; 8.823  ; 8.823  ; Rise       ; clock           ;
;  segments_i[1] ; clock      ; 8.441  ; 8.441  ; Rise       ; clock           ;
;  segments_i[2] ; clock      ; 9.256  ; 9.256  ; Rise       ; clock           ;
;  segments_i[3] ; clock      ; 8.796  ; 8.796  ; Rise       ; clock           ;
;  segments_i[4] ; clock      ; 8.683  ; 8.683  ; Rise       ; clock           ;
;  segments_i[5] ; clock      ; 8.961  ; 8.961  ; Rise       ; clock           ;
;  segments_i[6] ; clock      ; 9.234  ; 9.234  ; Rise       ; clock           ;
; segments_l[*]  ; clock      ; 11.746 ; 11.746 ; Rise       ; clock           ;
;  segments_l[0] ; clock      ; 11.046 ; 11.046 ; Rise       ; clock           ;
;  segments_l[1] ; clock      ; 11.267 ; 11.267 ; Rise       ; clock           ;
;  segments_l[2] ; clock      ; 11.746 ; 11.746 ; Rise       ; clock           ;
;  segments_l[3] ; clock      ; 11.040 ; 11.040 ; Rise       ; clock           ;
;  segments_l[4] ; clock      ; 10.195 ; 10.195 ; Rise       ; clock           ;
;  segments_l[5] ; clock      ; 10.989 ; 10.989 ; Rise       ; clock           ;
;  segments_l[6] ; clock      ; 11.363 ; 11.363 ; Rise       ; clock           ;
; segments_m[*]  ; clock      ; 9.217  ; 9.217  ; Rise       ; clock           ;
;  segments_m[0] ; clock      ; 8.848  ; 8.848  ; Rise       ; clock           ;
;  segments_m[1] ; clock      ; 8.370  ; 8.370  ; Rise       ; clock           ;
;  segments_m[2] ; clock      ; 9.217  ; 9.217  ; Rise       ; clock           ;
;  segments_m[3] ; clock      ; 8.823  ; 8.823  ; Rise       ; clock           ;
;  segments_m[4] ; clock      ; 8.829  ; 8.829  ; Rise       ; clock           ;
;  segments_m[5] ; clock      ; 8.781  ; 8.781  ; Rise       ; clock           ;
;  segments_m[6] ; clock      ; 9.085  ; 9.085  ; Rise       ; clock           ;
; segments_r[*]  ; clock      ; 10.938 ; 10.938 ; Rise       ; clock           ;
;  segments_r[0] ; clock      ; 10.640 ; 10.640 ; Rise       ; clock           ;
;  segments_r[1] ; clock      ; 10.403 ; 10.403 ; Rise       ; clock           ;
;  segments_r[2] ; clock      ; 10.674 ; 10.674 ; Rise       ; clock           ;
;  segments_r[3] ; clock      ; 10.329 ; 10.329 ; Rise       ; clock           ;
;  segments_r[4] ; clock      ; 10.190 ; 10.190 ; Rise       ; clock           ;
;  segments_r[5] ; clock      ; 10.455 ; 10.455 ; Rise       ; clock           ;
;  segments_r[6] ; clock      ; 10.938 ; 10.938 ; Rise       ; clock           ;
; led_error[*]   ; clock      ; 15.614 ; 15.614 ; Fall       ; clock           ;
;  led_error[0]  ; clock      ; 15.614 ; 15.614 ; Fall       ; clock           ;
+----------------+------------+--------+--------+------------+-----------------+


+----------------------------------------------------------------------------+
; Minimum Clock to Output Times                                              ;
+----------------+------------+-------+-------+------------+-----------------+
; Data Port      ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+----------------+------------+-------+-------+------------+-----------------+
; led_error[*]   ; clock      ; 5.185 ; 5.185 ; Rise       ; clock           ;
;  led_error[4]  ; clock      ; 5.185 ; 5.185 ; Rise       ; clock           ;
; segments_i[*]  ; clock      ; 4.381 ; 4.381 ; Rise       ; clock           ;
;  segments_i[0] ; clock      ; 4.442 ; 4.442 ; Rise       ; clock           ;
;  segments_i[1] ; clock      ; 4.428 ; 4.428 ; Rise       ; clock           ;
;  segments_i[2] ; clock      ; 4.652 ; 4.652 ; Rise       ; clock           ;
;  segments_i[3] ; clock      ; 4.414 ; 4.414 ; Rise       ; clock           ;
;  segments_i[4] ; clock      ; 4.381 ; 4.381 ; Rise       ; clock           ;
;  segments_i[5] ; clock      ; 4.516 ; 4.516 ; Rise       ; clock           ;
;  segments_i[6] ; clock      ; 4.634 ; 4.634 ; Rise       ; clock           ;
; segments_l[*]  ; clock      ; 4.581 ; 4.581 ; Rise       ; clock           ;
;  segments_l[0] ; clock      ; 4.581 ; 4.581 ; Rise       ; clock           ;
;  segments_l[1] ; clock      ; 4.606 ; 4.606 ; Rise       ; clock           ;
;  segments_l[2] ; clock      ; 4.797 ; 4.797 ; Rise       ; clock           ;
;  segments_l[3] ; clock      ; 4.610 ; 4.610 ; Rise       ; clock           ;
;  segments_l[4] ; clock      ; 4.642 ; 4.642 ; Rise       ; clock           ;
;  segments_l[5] ; clock      ; 4.625 ; 4.625 ; Rise       ; clock           ;
;  segments_l[6] ; clock      ; 4.753 ; 4.753 ; Rise       ; clock           ;
; segments_m[*]  ; clock      ; 4.342 ; 4.342 ; Rise       ; clock           ;
;  segments_m[0] ; clock      ; 4.386 ; 4.386 ; Rise       ; clock           ;
;  segments_m[1] ; clock      ; 4.342 ; 4.342 ; Rise       ; clock           ;
;  segments_m[2] ; clock      ; 4.506 ; 4.506 ; Rise       ; clock           ;
;  segments_m[3] ; clock      ; 4.360 ; 4.360 ; Rise       ; clock           ;
;  segments_m[4] ; clock      ; 4.448 ; 4.448 ; Rise       ; clock           ;
;  segments_m[5] ; clock      ; 4.371 ; 4.371 ; Rise       ; clock           ;
;  segments_m[6] ; clock      ; 4.590 ; 4.590 ; Rise       ; clock           ;
; segments_r[*]  ; clock      ; 4.337 ; 4.337 ; Rise       ; clock           ;
;  segments_r[0] ; clock      ; 4.337 ; 4.337 ; Rise       ; clock           ;
;  segments_r[1] ; clock      ; 4.447 ; 4.447 ; Rise       ; clock           ;
;  segments_r[2] ; clock      ; 4.344 ; 4.344 ; Rise       ; clock           ;
;  segments_r[3] ; clock      ; 4.406 ; 4.406 ; Rise       ; clock           ;
;  segments_r[4] ; clock      ; 4.520 ; 4.520 ; Rise       ; clock           ;
;  segments_r[5] ; clock      ; 4.621 ; 4.621 ; Rise       ; clock           ;
;  segments_r[6] ; clock      ; 4.511 ; 4.511 ; Rise       ; clock           ;
; led_error[*]   ; clock      ; 5.632 ; 5.632 ; Fall       ; clock           ;
;  led_error[0]  ; clock      ; 5.632 ; 5.632 ; Fall       ; clock           ;
+----------------+------------+-------+-------+------------+-----------------+


+---------------------------------------------------------------+
; Progagation Delay                                             ;
+------------+--------------+--------+--------+--------+--------+
; Input Port ; Output Port  ; RR     ; RF     ; FR     ; FF     ;
+------------+--------------+--------+--------+--------+--------+
; keypress   ; led_error[0] ; 21.081 ; 20.462 ; 20.462 ; 21.081 ;
+------------+--------------+--------+--------+--------+--------+


+-----------------------------------------------------------+
; Minimum Progagation Delay                                 ;
+------------+--------------+-------+-------+-------+-------+
; Input Port ; Output Port  ; RR    ; RF    ; FR    ; FF    ;
+------------+--------------+-------+-------+-------+-------+
; keypress   ; led_error[0] ; 8.445 ; 8.746 ; 8.746 ; 8.445 ;
+------------+--------------+-------+-------+-------+-------+


+-------------------------------------------------------------------+
; Setup Transfers                                                   ;
+------------+----------+----------+----------+----------+----------+
; From Clock ; To Clock ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------+----------+----------+----------+----------+----------+
; clock      ; clock    ; 2043     ; 414      ; 10       ; 4        ;
+------------+----------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-------------------------------------------------------------------+
; Hold Transfers                                                    ;
+------------+----------+----------+----------+----------+----------+
; From Clock ; To Clock ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------+----------+----------+----------+----------+----------+
; clock      ; clock    ; 2043     ; 414      ; 10       ; 4        ;
+------------+----------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-------------------------------------------------------------------+
; Recovery Transfers                                                ;
+------------+----------+----------+----------+----------+----------+
; From Clock ; To Clock ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------+----------+----------+----------+----------+----------+
; clock      ; clock    ; 0        ; 4        ; 0        ; 40       ;
+------------+----------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-------------------------------------------------------------------+
; Removal Transfers                                                 ;
+------------+----------+----------+----------+----------+----------+
; From Clock ; To Clock ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------+----------+----------+----------+----------+----------+
; clock      ; clock    ; 0        ; 4        ; 0        ; 40       ;
+------------+----------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths                            ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 1     ; 1    ;
; Unconstrained Input Ports       ; 12    ; 12   ;
; Unconstrained Input Port Paths  ; 622   ; 622  ;
; Unconstrained Output Ports      ; 32    ; 32   ;
; Unconstrained Output Port Paths ; 128   ; 128  ;
+---------------------------------+-------+------+


+------------------------------------+
; TimeQuest Timing Analyzer Messages ;
+------------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit TimeQuest Timing Analyzer
    Info: Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition
    Info: Processing started: Thu Apr 07 13:18:27 2016
Info: Command: quartus_sta g47_enigma -c g47_enigma
Info: qsta_default_script.tcl version: #1
Info (20030): Parallel compilation is enabled and will use 2 of the 2 processors detected
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Warning (335093): TimeQuest Timing Analyzer is analyzing 16 combinational loops as latches.
Info (332164): Evaluating HDL-embedded SDC commands
    Info (332165): Entity sld_jtag_hub
        Info (332166): create_clock -name altera_reserved_tck [get_ports {altera_reserved_tck}] -period 10MHz   
        Info (332166): set_clock_groups -asynchronous -group {altera_reserved_tck}
Info (332104): Reading SDC File: 'g47_testbed.sdc'
Warning (332125): Found combinational loop of 2 nodes
    Warning (332126): Node "ENIGMA|state[0]~2|combout"
    Warning (332126): Node "ENIGMA|state[0]~2|dataa"
Warning (332125): Found combinational loop of 16 nodes
    Warning (332126): Node "Equal2~0|combout"
    Warning (332126): Node "state[0]~7|datab"
    Warning (332126): Node "state[0]~7|combout"
    Warning (332126): Node "state[0]~17|dataa"
    Warning (332126): Node "state[0]~17|combout"
    Warning (332126): Node "state[0]~7|dataa"
    Warning (332126): Node "state[1]~16|dataa"
    Warning (332126): Node "state[1]~16|combout"
    Warning (332126): Node "state[1]~2|dataa"
    Warning (332126): Node "state[1]~2|combout"
    Warning (332126): Node "Equal2~0|datab"
    Warning (332126): Node "state[0]~7|datac"
    Warning (332126): Node "state[0]~17|datac"
    Warning (332126): Node "state[1]~2|datac"
    Warning (332126): Node "Equal2~0|datad"
    Warning (332126): Node "state[1]~2|datab"
Warning (332125): Found combinational loop of 40 nodes
    Warning (332126): Node "ENIGMA|FSM|en_l~7|combout"
    Warning (332126): Node "ENIGMA|FSM|state[0]~7|datac"
    Warning (332126): Node "ENIGMA|FSM|state[0]~7|combout"
    Warning (332126): Node "ENIGMA|FSM|state[0]~17|datab"
    Warning (332126): Node "ENIGMA|FSM|state[0]~17|combout"
    Warning (332126): Node "ENIGMA|FSM|state[0]~8|datab"
    Warning (332126): Node "ENIGMA|FSM|state[0]~8|combout"
    Warning (332126): Node "ENIGMA|FSM|state[0]~7|datad"
    Warning (332126): Node "ENIGMA|FSM|state[0]~19|datab"
    Warning (332126): Node "ENIGMA|FSM|state[0]~19|combout"
    Warning (332126): Node "ENIGMA|FSM|state[0]~6|datab"
    Warning (332126): Node "ENIGMA|FSM|state[0]~6|combout"
    Warning (332126): Node "ENIGMA|FSM|state[0]~8|dataa"
    Warning (332126): Node "ENIGMA|FSM|state[0]~19|datad"
    Warning (332126): Node "ENIGMA|FSM|state[1]~16|datac"
    Warning (332126): Node "ENIGMA|FSM|state[1]~16|combout"
    Warning (332126): Node "ENIGMA|FSM|state[1]~18|datab"
    Warning (332126): Node "ENIGMA|FSM|state[1]~18|combout"
    Warning (332126): Node "ENIGMA|FSM|state[1]~1|datac"
    Warning (332126): Node "ENIGMA|FSM|state[1]~1|combout"
    Warning (332126): Node "ENIGMA|FSM|state[1]~3|datab"
    Warning (332126): Node "ENIGMA|FSM|state[1]~3|combout"
    Warning (332126): Node "ENIGMA|FSM|state[1]~2|datad"
    Warning (332126): Node "ENIGMA|FSM|state[1]~2|combout"
    Warning (332126): Node "ENIGMA|FSM|en_l~7|dataa"
    Warning (332126): Node "ENIGMA|FSM|state[0]~17|datac"
    Warning (332126): Node "ENIGMA|FSM|state[1]~15|datac"
    Warning (332126): Node "ENIGMA|FSM|state[1]~15|combout"
    Warning (332126): Node "ENIGMA|FSM|state[1]~3|dataa"
    Warning (332126): Node "ENIGMA|FSM|state[1]~15clkctrl|inclk[0]"
    Warning (332126): Node "ENIGMA|FSM|state[1]~15clkctrl|outclk"
    Warning (332126): Node "ENIGMA|FSM|state[0]~19|datac"
    Warning (332126): Node "ENIGMA|FSM|state[1]~18|datad"
    Warning (332126): Node "ENIGMA|FSM|state[0]~8|datad"
    Warning (332126): Node "ENIGMA|FSM|state[1]~18|datac"
    Warning (332126): Node "ENIGMA|FSM|state[1]~3|datad"
    Warning (332126): Node "ENIGMA|FSM|en_l~7|datad"
    Warning (332126): Node "ENIGMA|FSM|state[0]~6|datac"
    Warning (332126): Node "ENIGMA|FSM|state[1]~2|datac"
    Warning (332126): Node "ENIGMA|FSM|state[1]~1|dataa"
Warning (332060): Node: keypress was determined to be a clock but was found without an associated clock assignment.
Info: Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow Model
Critical Warning (332148): Timing requirements not met
Info (332146): Worst-case setup slack is -3.496
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -3.496       -49.150 clock 
Info (332146): Worst-case hold slack is 0.445
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     0.445         0.000 clock 
Info (332146): Worst-case recovery slack is -4.490
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -4.490        -4.490 clock 
Info (332146): Worst-case removal slack is 2.646
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     2.646         0.000 clock 
Info (332146): Worst-case minimum pulse width slack is 7.436
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     7.436         0.000 clock 
    Info (332119):    97.531         0.000 altera_reserved_tck 
Info (332001): The selected device family is not supported by the report_metastability command.
Info: Analyzing Fast Model
Warning (332060): Node: keypress was determined to be a clock but was found without an associated clock assignment.
Info (332146): Worst-case setup slack is 4.746
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     4.746         0.000 clock 
Info (332146): Worst-case hold slack is 0.215
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     0.215         0.000 clock 
Info (332146): Worst-case recovery slack is 3.770
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     3.770         0.000 clock 
Info (332146): Worst-case removal slack is 0.713
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     0.713         0.000 clock 
Info (332146): Worst-case minimum pulse width slack is 7.620
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     7.620         0.000 clock 
    Info (332119):    97.778         0.000 altera_reserved_tck 
Info (332001): The selected device family is not supported by the report_metastability command.
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 65 warnings
    Info: Peak virtual memory: 527 megabytes
    Info: Processing ended: Thu Apr 07 13:18:30 2016
    Info: Elapsed time: 00:00:03
    Info: Total CPU time (on all processors): 00:00:03


