{
    "operators/asr_16_7/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "operators/asr_16_7/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "verilog": "asr_16_7.v",
        "exit": 134,
        "errors": [
            "asr_16_7.v:15:1 [NETLIST] TODO: test that ASR works with signed number"
        ],
        "max_rss(MiB)": 25.7,
        "exec_time(ms)": 51.5,
        "synthesis_time(ms)": 2.7
    },
    "operators/asr_16_7/k6_N10_40nm": {
        "test_name": "operators/asr_16_7/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "verilog": "asr_16_7.v",
        "exit": 134,
        "errors": [
            "asr_16_7.v:15:1 [NETLIST] TODO: test that ASR works with signed number"
        ],
        "max_rss(MiB)": 15.4,
        "exec_time(ms)": 11.7,
        "synthesis_time(ms)": 3.5
    },
    "operators/asr_16_7/k6_N10_mem32K_40nm": {
        "test_name": "operators/asr_16_7/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "verilog": "asr_16_7.v",
        "exit": 134,
        "errors": [
            "asr_16_7.v:15:1 [NETLIST] TODO: test that ASR works with signed number"
        ],
        "max_rss(MiB)": 24.7,
        "exec_time(ms)": 44.3,
        "synthesis_time(ms)": 2.5
    },
    "operators/asr_16_7/no_arch": {
        "test_name": "operators/asr_16_7/no_arch",
        "verilog": "asr_16_7.v",
        "exit": 134,
        "errors": [
            "asr_16_7.v:15:1 [NETLIST] TODO: test that ASR works with signed number"
        ],
        "max_rss(MiB)": 12.2,
        "exec_time(ms)": 4.4,
        "synthesis_time(ms)": 2.9
    },
    "operators/asr_8_1/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "operators/asr_8_1/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "verilog": "asr_8_1.v",
        "exit": 134,
        "errors": [
            "asr_8_1.v:15:1 [NETLIST] TODO: test that ASR works with signed number"
        ],
        "max_rss(MiB)": 25.4,
        "exec_time(ms)": 48,
        "synthesis_time(ms)": 2.1
    },
    "operators/asr_8_1/k6_N10_40nm": {
        "test_name": "operators/asr_8_1/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "verilog": "asr_8_1.v",
        "exit": 134,
        "errors": [
            "asr_8_1.v:15:1 [NETLIST] TODO: test that ASR works with signed number"
        ],
        "max_rss(MiB)": 15,
        "exec_time(ms)": 10.5,
        "synthesis_time(ms)": 2.5
    },
    "operators/asr_8_1/k6_N10_mem32K_40nm": {
        "test_name": "operators/asr_8_1/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "verilog": "asr_8_1.v",
        "exit": 134,
        "errors": [
            "asr_8_1.v:15:1 [NETLIST] TODO: test that ASR works with signed number"
        ],
        "max_rss(MiB)": 24.6,
        "exec_time(ms)": 46.4,
        "synthesis_time(ms)": 2.1
    },
    "operators/asr_8_1/no_arch": {
        "test_name": "operators/asr_8_1/no_arch",
        "verilog": "asr_8_1.v",
        "exit": 134,
        "errors": [
            "asr_8_1.v:15:1 [NETLIST] TODO: test that ASR works with signed number"
        ],
        "max_rss(MiB)": 12.3,
        "exec_time(ms)": 4.8,
        "synthesis_time(ms)": 3.3
    },
    "operators/asr_8_2/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "operators/asr_8_2/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "verilog": "asr_8_2.v",
        "exit": 134,
        "errors": [
            "asr_8_2.v:15:1 [NETLIST] TODO: test that ASR works with signed number"
        ],
        "max_rss(MiB)": 25.4,
        "exec_time(ms)": 50.4,
        "synthesis_time(ms)": 2.3
    },
    "operators/asr_8_2/k6_N10_40nm": {
        "test_name": "operators/asr_8_2/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "verilog": "asr_8_2.v",
        "exit": 134,
        "errors": [
            "asr_8_2.v:15:1 [NETLIST] TODO: test that ASR works with signed number"
        ],
        "max_rss(MiB)": 15.1,
        "exec_time(ms)": 7.2,
        "synthesis_time(ms)": 1.9
    },
    "operators/asr_8_2/k6_N10_mem32K_40nm": {
        "test_name": "operators/asr_8_2/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "verilog": "asr_8_2.v",
        "exit": 134,
        "errors": [
            "asr_8_2.v:15:1 [NETLIST] TODO: test that ASR works with signed number"
        ],
        "max_rss(MiB)": 24.8,
        "exec_time(ms)": 44.2,
        "synthesis_time(ms)": 2.1
    },
    "operators/asr_8_2/no_arch": {
        "test_name": "operators/asr_8_2/no_arch",
        "verilog": "asr_8_2.v",
        "exit": 134,
        "errors": [
            "asr_8_2.v:15:1 [NETLIST] TODO: test that ASR works with signed number"
        ],
        "max_rss(MiB)": 12.4,
        "exec_time(ms)": 6,
        "synthesis_time(ms)": 3.7
    },
    "operators/asr_8_3/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "operators/asr_8_3/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "verilog": "asr_8_3.v",
        "exit": 134,
        "errors": [
            "asr_8_3.v:15:1 [NETLIST] TODO: test that ASR works with signed number"
        ],
        "max_rss(MiB)": 25.5,
        "exec_time(ms)": 44.5,
        "synthesis_time(ms)": 2.2
    },
    "operators/asr_8_3/k6_N10_40nm": {
        "test_name": "operators/asr_8_3/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "verilog": "asr_8_3.v",
        "exit": 134,
        "errors": [
            "asr_8_3.v:15:1 [NETLIST] TODO: test that ASR works with signed number"
        ],
        "max_rss(MiB)": 15,
        "exec_time(ms)": 8.1,
        "synthesis_time(ms)": 2.3
    },
    "operators/asr_8_3/k6_N10_mem32K_40nm": {
        "test_name": "operators/asr_8_3/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "verilog": "asr_8_3.v",
        "exit": 134,
        "errors": [
            "asr_8_3.v:15:1 [NETLIST] TODO: test that ASR works with signed number"
        ],
        "max_rss(MiB)": 24.7,
        "exec_time(ms)": 41.8,
        "synthesis_time(ms)": 2.1
    },
    "operators/asr_8_3/no_arch": {
        "test_name": "operators/asr_8_3/no_arch",
        "verilog": "asr_8_3.v",
        "exit": 134,
        "errors": [
            "asr_8_3.v:15:1 [NETLIST] TODO: test that ASR works with signed number"
        ],
        "max_rss(MiB)": 12.2,
        "exec_time(ms)": 3.7,
        "synthesis_time(ms)": 2.4
    },
    "operators/asr_8_4/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "operators/asr_8_4/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "verilog": "asr_8_4.v",
        "exit": 134,
        "errors": [
            "asr_8_4.v:15:1 [NETLIST] TODO: test that ASR works with signed number"
        ],
        "max_rss(MiB)": 25.5,
        "exec_time(ms)": 45.7,
        "synthesis_time(ms)": 2.2
    },
    "operators/asr_8_4/k6_N10_40nm": {
        "test_name": "operators/asr_8_4/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "verilog": "asr_8_4.v",
        "exit": 134,
        "errors": [
            "asr_8_4.v:15:1 [NETLIST] TODO: test that ASR works with signed number"
        ],
        "max_rss(MiB)": 15.2,
        "exec_time(ms)": 8,
        "synthesis_time(ms)": 2.2
    },
    "operators/asr_8_4/k6_N10_mem32K_40nm": {
        "test_name": "operators/asr_8_4/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "verilog": "asr_8_4.v",
        "exit": 134,
        "errors": [
            "asr_8_4.v:15:1 [NETLIST] TODO: test that ASR works with signed number"
        ],
        "max_rss(MiB)": 24.9,
        "exec_time(ms)": 43.1,
        "synthesis_time(ms)": 2.2
    },
    "operators/asr_8_4/no_arch": {
        "test_name": "operators/asr_8_4/no_arch",
        "verilog": "asr_8_4.v",
        "exit": 134,
        "errors": [
            "asr_8_4.v:15:1 [NETLIST] TODO: test that ASR works with signed number"
        ],
        "max_rss(MiB)": 12.3,
        "exec_time(ms)": 4,
        "synthesis_time(ms)": 2.7
    },
    "operators/asr_8_5/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "operators/asr_8_5/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "verilog": "asr_8_5.v",
        "exit": 134,
        "errors": [
            "asr_8_5.v:15:1 [NETLIST] TODO: test that ASR works with signed number"
        ],
        "max_rss(MiB)": 25.2,
        "exec_time(ms)": 44.2,
        "synthesis_time(ms)": 2.1
    },
    "operators/asr_8_5/k6_N10_40nm": {
        "test_name": "operators/asr_8_5/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "verilog": "asr_8_5.v",
        "exit": 134,
        "errors": [
            "asr_8_5.v:15:1 [NETLIST] TODO: test that ASR works with signed number"
        ],
        "max_rss(MiB)": 15.3,
        "exec_time(ms)": 8.2,
        "synthesis_time(ms)": 2.2
    },
    "operators/asr_8_5/k6_N10_mem32K_40nm": {
        "test_name": "operators/asr_8_5/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "verilog": "asr_8_5.v",
        "exit": 134,
        "errors": [
            "asr_8_5.v:15:1 [NETLIST] TODO: test that ASR works with signed number"
        ],
        "max_rss(MiB)": 24.6,
        "exec_time(ms)": 41.1,
        "synthesis_time(ms)": 2.2
    },
    "operators/asr_8_5/no_arch": {
        "test_name": "operators/asr_8_5/no_arch",
        "verilog": "asr_8_5.v",
        "exit": 134,
        "errors": [
            "asr_8_5.v:15:1 [NETLIST] TODO: test that ASR works with signed number"
        ],
        "max_rss(MiB)": 12.3,
        "exec_time(ms)": 3.8,
        "synthesis_time(ms)": 2.4
    },
    "operators/asr_8_6/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "operators/asr_8_6/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "verilog": "asr_8_6.v",
        "exit": 134,
        "errors": [
            "asr_8_6.v:15:1 [NETLIST] TODO: test that ASR works with signed number"
        ],
        "max_rss(MiB)": 25.6,
        "exec_time(ms)": 39.3,
        "synthesis_time(ms)": 1.9
    },
    "operators/asr_8_6/k6_N10_40nm": {
        "test_name": "operators/asr_8_6/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "verilog": "asr_8_6.v",
        "exit": 134,
        "errors": [
            "asr_8_6.v:15:1 [NETLIST] TODO: test that ASR works with signed number"
        ],
        "max_rss(MiB)": 15.1,
        "exec_time(ms)": 8,
        "synthesis_time(ms)": 2.2
    },
    "operators/asr_8_6/k6_N10_mem32K_40nm": {
        "test_name": "operators/asr_8_6/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "verilog": "asr_8_6.v",
        "exit": 134,
        "errors": [
            "asr_8_6.v:15:1 [NETLIST] TODO: test that ASR works with signed number"
        ],
        "max_rss(MiB)": 24.6,
        "exec_time(ms)": 42.7,
        "synthesis_time(ms)": 1.9
    },
    "operators/asr_8_6/no_arch": {
        "test_name": "operators/asr_8_6/no_arch",
        "verilog": "asr_8_6.v",
        "exit": 134,
        "errors": [
            "asr_8_6.v:15:1 [NETLIST] TODO: test that ASR works with signed number"
        ],
        "max_rss(MiB)": 12.1,
        "exec_time(ms)": 3.5,
        "synthesis_time(ms)": 2
    },
    "operators/asr_8_7/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "operators/asr_8_7/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "verilog": "asr_8_7.v",
        "exit": 134,
        "errors": [
            "asr_8_7.v:15:1 [NETLIST] TODO: test that ASR works with signed number"
        ],
        "max_rss(MiB)": 25.5,
        "exec_time(ms)": 46.8,
        "synthesis_time(ms)": 2.2
    },
    "operators/asr_8_7/k6_N10_40nm": {
        "test_name": "operators/asr_8_7/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "verilog": "asr_8_7.v",
        "exit": 134,
        "errors": [
            "asr_8_7.v:15:1 [NETLIST] TODO: test that ASR works with signed number"
        ],
        "max_rss(MiB)": 15.1,
        "exec_time(ms)": 8.2,
        "synthesis_time(ms)": 2.3
    },
    "operators/asr_8_7/k6_N10_mem32K_40nm": {
        "test_name": "operators/asr_8_7/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "verilog": "asr_8_7.v",
        "exit": 134,
        "errors": [
            "asr_8_7.v:15:1 [NETLIST] TODO: test that ASR works with signed number"
        ],
        "max_rss(MiB)": 24.6,
        "exec_time(ms)": 43.4,
        "synthesis_time(ms)": 2.1
    },
    "operators/asr_8_7/no_arch": {
        "test_name": "operators/asr_8_7/no_arch",
        "verilog": "asr_8_7.v",
        "exit": 134,
        "errors": [
            "asr_8_7.v:15:1 [NETLIST] TODO: test that ASR works with signed number"
        ],
        "max_rss(MiB)": 12.1,
        "exec_time(ms)": 2.6,
        "synthesis_time(ms)": 1.6
    },
    "operators/binary_and/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "operators/binary_and/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "verilog": "binary_and.v",
        "max_rss(MiB)": 25.3,
        "exec_time(ms)": 45.1,
        "synthesis_time(ms)": 1.5,
        "Latch Drivers": 1,
        "Pi": 3,
        "Po": 2,
        "logic element": 5,
        "latch": 1,
        "Adder": 0,
        "Multiplier": 0,
        "Memory": 0,
        "generic logic size": 4,
        "Longest Path": 7,
        "Average Path": 3,
        "Estimated LUTs": 5,
        "Total Node": 7
    },
    "operators/binary_and/k6_N10_40nm": {
        "test_name": "operators/binary_and/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "verilog": "binary_and.v",
        "max_rss(MiB)": 15,
        "exec_time(ms)": 6.2,
        "synthesis_time(ms)": 1.1,
        "Latch Drivers": 1,
        "Pi": 3,
        "Po": 2,
        "logic element": 5,
        "latch": 1,
        "generic logic size": 6,
        "Longest Path": 7,
        "Average Path": 3,
        "Estimated LUTs": 5,
        "Total Node": 7
    },
    "operators/binary_and/k6_N10_mem32K_40nm": {
        "test_name": "operators/binary_and/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "verilog": "binary_and.v",
        "max_rss(MiB)": 24.7,
        "exec_time(ms)": 42.3,
        "synthesis_time(ms)": 1.3,
        "Latch Drivers": 1,
        "Pi": 3,
        "Po": 2,
        "logic element": 5,
        "latch": 1,
        "Multiplier": 0,
        "Memory": 0,
        "generic logic size": 6,
        "Longest Path": 7,
        "Average Path": 3,
        "Estimated LUTs": 5,
        "Total Node": 7
    },
    "operators/binary_and/no_arch": {
        "test_name": "operators/binary_and/no_arch",
        "verilog": "binary_and.v",
        "max_rss(MiB)": 12,
        "exec_time(ms)": 3.1,
        "synthesis_time(ms)": 1.8,
        "Latch Drivers": 1,
        "Pi": 3,
        "Po": 2,
        "logic element": 5,
        "latch": 1,
        "Longest Path": 7,
        "Average Path": 3,
        "Estimated LUTs": 5,
        "Total Node": 7
    },
    "operators/binary_equal/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "operators/binary_equal/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "verilog": "binary_equal.v",
        "exit": 134,
        "errors": [
            "binary_equal.v:21:1 [NETLIST] Operation not supported by Odin"
        ]
    },
    "operators/binary_equal/k6_N10_40nm": {
        "test_name": "operators/binary_equal/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "verilog": "binary_equal.v",
        "exit": 134,
        "errors": [
            "binary_equal.v:21:1 [NETLIST] Operation not supported by Odin"
        ]
    },
    "operators/binary_equal/k6_N10_mem32K_40nm": {
        "test_name": "operators/binary_equal/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "verilog": "binary_equal.v",
        "exit": 134,
        "errors": [
            "binary_equal.v:21:1 [NETLIST] Operation not supported by Odin"
        ]
    },
    "operators/binary_equal/no_arch": {
        "test_name": "operators/binary_equal/no_arch",
        "verilog": "binary_equal.v",
        "exit": 134,
        "errors": [
            "binary_equal.v:21:1 [NETLIST] Operation not supported by Odin"
        ]
    },
    "operators/binary_logical_and/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "operators/binary_logical_and/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "verilog": "binary_logical_and.v",
        "max_rss(MiB)": 25.2,
        "exec_time(ms)": 43.9,
        "synthesis_time(ms)": 1.6,
        "Latch Drivers": 1,
        "Pi": 3,
        "Po": 2,
        "logic element": 7,
        "latch": 1,
        "Adder": 0,
        "Multiplier": 0,
        "Memory": 0,
        "generic logic size": 4,
        "Longest Path": 7,
        "Average Path": 3,
        "Estimated LUTs": 7,
        "Total Node": 9
    },
    "operators/binary_logical_and/k6_N10_40nm": {
        "test_name": "operators/binary_logical_and/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "verilog": "binary_logical_and.v",
        "max_rss(MiB)": 14.9,
        "exec_time(ms)": 7.4,
        "synthesis_time(ms)": 1.6,
        "Latch Drivers": 1,
        "Pi": 3,
        "Po": 2,
        "logic element": 7,
        "latch": 1,
        "generic logic size": 6,
        "Longest Path": 7,
        "Average Path": 3,
        "Estimated LUTs": 7,
        "Total Node": 9
    },
    "operators/binary_logical_and/k6_N10_mem32K_40nm": {
        "test_name": "operators/binary_logical_and/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "verilog": "binary_logical_and.v",
        "max_rss(MiB)": 24.4,
        "exec_time(ms)": 44.8,
        "synthesis_time(ms)": 1.6,
        "Latch Drivers": 1,
        "Pi": 3,
        "Po": 2,
        "logic element": 7,
        "latch": 1,
        "Multiplier": 0,
        "Memory": 0,
        "generic logic size": 6,
        "Longest Path": 7,
        "Average Path": 3,
        "Estimated LUTs": 7,
        "Total Node": 9
    },
    "operators/binary_logical_and/no_arch": {
        "test_name": "operators/binary_logical_and/no_arch",
        "verilog": "binary_logical_and.v",
        "max_rss(MiB)": 12.1,
        "exec_time(ms)": 3.3,
        "synthesis_time(ms)": 1.9,
        "Latch Drivers": 1,
        "Pi": 3,
        "Po": 2,
        "logic element": 7,
        "latch": 1,
        "Longest Path": 7,
        "Average Path": 3,
        "Estimated LUTs": 7,
        "Total Node": 9
    },
    "operators/binary_logical_equal/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "operators/binary_logical_equal/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "verilog": "binary_logical_equal.v",
        "max_rss(MiB)": 25.4,
        "exec_time(ms)": 44.9,
        "synthesis_time(ms)": 1.1,
        "Latch Drivers": 1,
        "Pi": 3,
        "Po": 2,
        "logic element": 6,
        "latch": 1,
        "Adder": 0,
        "Multiplier": 0,
        "Memory": 0,
        "generic logic size": 4,
        "Longest Path": 7,
        "Average Path": 3,
        "Estimated LUTs": 6,
        "Total Node": 8
    },
    "operators/binary_logical_equal/k6_N10_40nm": {
        "test_name": "operators/binary_logical_equal/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "verilog": "binary_logical_equal.v",
        "max_rss(MiB)": 15,
        "exec_time(ms)": 7.3,
        "synthesis_time(ms)": 1.7,
        "Latch Drivers": 1,
        "Pi": 3,
        "Po": 2,
        "logic element": 6,
        "latch": 1,
        "generic logic size": 6,
        "Longest Path": 7,
        "Average Path": 3,
        "Estimated LUTs": 6,
        "Total Node": 8
    },
    "operators/binary_logical_equal/k6_N10_mem32K_40nm": {
        "test_name": "operators/binary_logical_equal/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "verilog": "binary_logical_equal.v",
        "max_rss(MiB)": 24.5,
        "exec_time(ms)": 40,
        "synthesis_time(ms)": 1.4,
        "Latch Drivers": 1,
        "Pi": 3,
        "Po": 2,
        "logic element": 6,
        "latch": 1,
        "Multiplier": 0,
        "Memory": 0,
        "generic logic size": 6,
        "Longest Path": 7,
        "Average Path": 3,
        "Estimated LUTs": 6,
        "Total Node": 8
    },
    "operators/binary_logical_equal/no_arch": {
        "test_name": "operators/binary_logical_equal/no_arch",
        "verilog": "binary_logical_equal.v",
        "max_rss(MiB)": 11.7,
        "exec_time(ms)": 3.2,
        "synthesis_time(ms)": 1.8,
        "Latch Drivers": 1,
        "Pi": 3,
        "Po": 2,
        "logic element": 6,
        "latch": 1,
        "Longest Path": 7,
        "Average Path": 3,
        "Estimated LUTs": 6,
        "Total Node": 8
    },
    "operators/binary_logical_greater_equal_than/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "operators/binary_logical_greater_equal_than/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "verilog": "binary_logical_greater_equal_than.v",
        "max_rss(MiB)": 25.3,
        "exec_time(ms)": 47.7,
        "synthesis_time(ms)": 1.6,
        "Latch Drivers": 1,
        "Pi": 3,
        "Po": 2,
        "logic element": 9,
        "latch": 1,
        "Adder": 0,
        "Multiplier": 0,
        "Memory": 0,
        "generic logic size": 4,
        "Longest Path": 7,
        "Average Path": 3,
        "Estimated LUTs": 9,
        "Total Node": 11
    },
    "operators/binary_logical_greater_equal_than/k6_N10_40nm": {
        "test_name": "operators/binary_logical_greater_equal_than/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "verilog": "binary_logical_greater_equal_than.v",
        "max_rss(MiB)": 15,
        "exec_time(ms)": 7.2,
        "synthesis_time(ms)": 1.6,
        "Latch Drivers": 1,
        "Pi": 3,
        "Po": 2,
        "logic element": 9,
        "latch": 1,
        "generic logic size": 6,
        "Longest Path": 7,
        "Average Path": 3,
        "Estimated LUTs": 9,
        "Total Node": 11
    },
    "operators/binary_logical_greater_equal_than/k6_N10_mem32K_40nm": {
        "test_name": "operators/binary_logical_greater_equal_than/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "verilog": "binary_logical_greater_equal_than.v",
        "max_rss(MiB)": 24.7,
        "exec_time(ms)": 38.6,
        "synthesis_time(ms)": 1.2,
        "Latch Drivers": 1,
        "Pi": 3,
        "Po": 2,
        "logic element": 9,
        "latch": 1,
        "Multiplier": 0,
        "Memory": 0,
        "generic logic size": 6,
        "Longest Path": 7,
        "Average Path": 3,
        "Estimated LUTs": 9,
        "Total Node": 11
    },
    "operators/binary_logical_greater_equal_than/no_arch": {
        "test_name": "operators/binary_logical_greater_equal_than/no_arch",
        "verilog": "binary_logical_greater_equal_than.v",
        "max_rss(MiB)": 11.8,
        "exec_time(ms)": 3.2,
        "synthesis_time(ms)": 1.9,
        "Latch Drivers": 1,
        "Pi": 3,
        "Po": 2,
        "logic element": 9,
        "latch": 1,
        "Longest Path": 7,
        "Average Path": 3,
        "Estimated LUTs": 9,
        "Total Node": 11
    },
    "operators/binary_logical_greater_than/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "operators/binary_logical_greater_than/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "verilog": "binary_logical_greater_than.v",
        "max_rss(MiB)": 25.3,
        "exec_time(ms)": 45.8,
        "synthesis_time(ms)": 1.5,
        "Latch Drivers": 1,
        "Pi": 3,
        "Po": 2,
        "logic element": 6,
        "latch": 1,
        "Adder": 0,
        "Multiplier": 0,
        "Memory": 0,
        "generic logic size": 4,
        "Longest Path": 7,
        "Average Path": 3,
        "Estimated LUTs": 6,
        "Total Node": 8
    },
    "operators/binary_logical_greater_than/k6_N10_40nm": {
        "test_name": "operators/binary_logical_greater_than/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "verilog": "binary_logical_greater_than.v",
        "max_rss(MiB)": 15,
        "exec_time(ms)": 7.1,
        "synthesis_time(ms)": 1.6,
        "Latch Drivers": 1,
        "Pi": 3,
        "Po": 2,
        "logic element": 6,
        "latch": 1,
        "generic logic size": 6,
        "Longest Path": 7,
        "Average Path": 3,
        "Estimated LUTs": 6,
        "Total Node": 8
    },
    "operators/binary_logical_greater_than/k6_N10_mem32K_40nm": {
        "test_name": "operators/binary_logical_greater_than/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "verilog": "binary_logical_greater_than.v",
        "max_rss(MiB)": 24.5,
        "exec_time(ms)": 43.8,
        "synthesis_time(ms)": 1.6,
        "Latch Drivers": 1,
        "Pi": 3,
        "Po": 2,
        "logic element": 6,
        "latch": 1,
        "Multiplier": 0,
        "Memory": 0,
        "generic logic size": 6,
        "Longest Path": 7,
        "Average Path": 3,
        "Estimated LUTs": 6,
        "Total Node": 8
    },
    "operators/binary_logical_greater_than/no_arch": {
        "test_name": "operators/binary_logical_greater_than/no_arch",
        "verilog": "binary_logical_greater_than.v",
        "max_rss(MiB)": 11.7,
        "exec_time(ms)": 3.1,
        "synthesis_time(ms)": 1.8,
        "Latch Drivers": 1,
        "Pi": 3,
        "Po": 2,
        "logic element": 6,
        "latch": 1,
        "Longest Path": 7,
        "Average Path": 3,
        "Estimated LUTs": 6,
        "Total Node": 8
    },
    "operators/binary_logical_less_equal_than/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "operators/binary_logical_less_equal_than/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "verilog": "binary_logical_less_equal_than.v",
        "max_rss(MiB)": 25.3,
        "exec_time(ms)": 38.7,
        "synthesis_time(ms)": 1.5,
        "Latch Drivers": 1,
        "Pi": 3,
        "Po": 2,
        "logic element": 9,
        "latch": 1,
        "Adder": 0,
        "Multiplier": 0,
        "Memory": 0,
        "generic logic size": 4,
        "Longest Path": 7,
        "Average Path": 3,
        "Estimated LUTs": 9,
        "Total Node": 11
    },
    "operators/binary_logical_less_equal_than/k6_N10_40nm": {
        "test_name": "operators/binary_logical_less_equal_than/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "verilog": "binary_logical_less_equal_than.v",
        "max_rss(MiB)": 15,
        "exec_time(ms)": 6.4,
        "synthesis_time(ms)": 1.7,
        "Latch Drivers": 1,
        "Pi": 3,
        "Po": 2,
        "logic element": 9,
        "latch": 1,
        "generic logic size": 6,
        "Longest Path": 7,
        "Average Path": 3,
        "Estimated LUTs": 9,
        "Total Node": 11
    },
    "operators/binary_logical_less_equal_than/k6_N10_mem32K_40nm": {
        "test_name": "operators/binary_logical_less_equal_than/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "verilog": "binary_logical_less_equal_than.v",
        "max_rss(MiB)": 24.6,
        "exec_time(ms)": 42.7,
        "synthesis_time(ms)": 1.6,
        "Latch Drivers": 1,
        "Pi": 3,
        "Po": 2,
        "logic element": 9,
        "latch": 1,
        "Multiplier": 0,
        "Memory": 0,
        "generic logic size": 6,
        "Longest Path": 7,
        "Average Path": 3,
        "Estimated LUTs": 9,
        "Total Node": 11
    },
    "operators/binary_logical_less_equal_than/no_arch": {
        "test_name": "operators/binary_logical_less_equal_than/no_arch",
        "verilog": "binary_logical_less_equal_than.v",
        "max_rss(MiB)": 11.9,
        "exec_time(ms)": 2.9,
        "synthesis_time(ms)": 1.6,
        "Latch Drivers": 1,
        "Pi": 3,
        "Po": 2,
        "logic element": 9,
        "latch": 1,
        "Longest Path": 7,
        "Average Path": 3,
        "Estimated LUTs": 9,
        "Total Node": 11
    },
    "operators/binary_logical_less_than/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "operators/binary_logical_less_than/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "verilog": "binary_logical_less_than.v",
        "max_rss(MiB)": 25.4,
        "exec_time(ms)": 46,
        "synthesis_time(ms)": 1.5,
        "Latch Drivers": 1,
        "Pi": 3,
        "Po": 2,
        "logic element": 6,
        "latch": 1,
        "Adder": 0,
        "Multiplier": 0,
        "Memory": 0,
        "generic logic size": 4,
        "Longest Path": 7,
        "Average Path": 3,
        "Estimated LUTs": 6,
        "Total Node": 8
    },
    "operators/binary_logical_less_than/k6_N10_40nm": {
        "test_name": "operators/binary_logical_less_than/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "verilog": "binary_logical_less_than.v",
        "max_rss(MiB)": 15.1,
        "exec_time(ms)": 7.4,
        "synthesis_time(ms)": 1.7,
        "Latch Drivers": 1,
        "Pi": 3,
        "Po": 2,
        "logic element": 6,
        "latch": 1,
        "generic logic size": 6,
        "Longest Path": 7,
        "Average Path": 3,
        "Estimated LUTs": 6,
        "Total Node": 8
    },
    "operators/binary_logical_less_than/k6_N10_mem32K_40nm": {
        "test_name": "operators/binary_logical_less_than/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "verilog": "binary_logical_less_than.v",
        "max_rss(MiB)": 24.6,
        "exec_time(ms)": 42.5,
        "synthesis_time(ms)": 1.5,
        "Latch Drivers": 1,
        "Pi": 3,
        "Po": 2,
        "logic element": 6,
        "latch": 1,
        "Multiplier": 0,
        "Memory": 0,
        "generic logic size": 6,
        "Longest Path": 7,
        "Average Path": 3,
        "Estimated LUTs": 6,
        "Total Node": 8
    },
    "operators/binary_logical_less_than/no_arch": {
        "test_name": "operators/binary_logical_less_than/no_arch",
        "verilog": "binary_logical_less_than.v",
        "max_rss(MiB)": 12,
        "exec_time(ms)": 3.2,
        "synthesis_time(ms)": 1.8,
        "Latch Drivers": 1,
        "Pi": 3,
        "Po": 2,
        "logic element": 6,
        "latch": 1,
        "Longest Path": 7,
        "Average Path": 3,
        "Estimated LUTs": 6,
        "Total Node": 8
    },
    "operators/binary_logical_not_equal/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "operators/binary_logical_not_equal/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "verilog": "binary_logical_not_equal.v",
        "max_rss(MiB)": 25.1,
        "exec_time(ms)": 45.4,
        "synthesis_time(ms)": 1.6,
        "Latch Drivers": 1,
        "Pi": 3,
        "Po": 2,
        "logic element": 6,
        "latch": 1,
        "Adder": 0,
        "Multiplier": 0,
        "Memory": 0,
        "generic logic size": 4,
        "Longest Path": 7,
        "Average Path": 3,
        "Estimated LUTs": 6,
        "Total Node": 8
    },
    "operators/binary_logical_not_equal/k6_N10_40nm": {
        "test_name": "operators/binary_logical_not_equal/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "verilog": "binary_logical_not_equal.v",
        "max_rss(MiB)": 14.8,
        "exec_time(ms)": 7.5,
        "synthesis_time(ms)": 1.7,
        "Latch Drivers": 1,
        "Pi": 3,
        "Po": 2,
        "logic element": 6,
        "latch": 1,
        "generic logic size": 6,
        "Longest Path": 7,
        "Average Path": 3,
        "Estimated LUTs": 6,
        "Total Node": 8
    },
    "operators/binary_logical_not_equal/k6_N10_mem32K_40nm": {
        "test_name": "operators/binary_logical_not_equal/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "verilog": "binary_logical_not_equal.v",
        "max_rss(MiB)": 24.6,
        "exec_time(ms)": 43.8,
        "synthesis_time(ms)": 1.6,
        "Latch Drivers": 1,
        "Pi": 3,
        "Po": 2,
        "logic element": 6,
        "latch": 1,
        "Multiplier": 0,
        "Memory": 0,
        "generic logic size": 6,
        "Longest Path": 7,
        "Average Path": 3,
        "Estimated LUTs": 6,
        "Total Node": 8
    },
    "operators/binary_logical_not_equal/no_arch": {
        "test_name": "operators/binary_logical_not_equal/no_arch",
        "verilog": "binary_logical_not_equal.v",
        "max_rss(MiB)": 11.7,
        "exec_time(ms)": 3.3,
        "synthesis_time(ms)": 1.9,
        "Latch Drivers": 1,
        "Pi": 3,
        "Po": 2,
        "logic element": 6,
        "latch": 1,
        "Longest Path": 7,
        "Average Path": 3,
        "Estimated LUTs": 6,
        "Total Node": 8
    },
    "operators/binary_logical_or/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "operators/binary_logical_or/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "verilog": "binary_logical_or.v",
        "max_rss(MiB)": 25.1,
        "exec_time(ms)": 40.2,
        "synthesis_time(ms)": 1.6,
        "Latch Drivers": 1,
        "Pi": 3,
        "Po": 2,
        "logic element": 7,
        "latch": 1,
        "Adder": 0,
        "Multiplier": 0,
        "Memory": 0,
        "generic logic size": 4,
        "Longest Path": 7,
        "Average Path": 3,
        "Estimated LUTs": 7,
        "Total Node": 9
    },
    "operators/binary_logical_or/k6_N10_40nm": {
        "test_name": "operators/binary_logical_or/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "verilog": "binary_logical_or.v",
        "max_rss(MiB)": 15.1,
        "exec_time(ms)": 7.4,
        "synthesis_time(ms)": 1.6,
        "Latch Drivers": 1,
        "Pi": 3,
        "Po": 2,
        "logic element": 7,
        "latch": 1,
        "generic logic size": 6,
        "Longest Path": 7,
        "Average Path": 3,
        "Estimated LUTs": 7,
        "Total Node": 9
    },
    "operators/binary_logical_or/k6_N10_mem32K_40nm": {
        "test_name": "operators/binary_logical_or/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "verilog": "binary_logical_or.v",
        "max_rss(MiB)": 24.7,
        "exec_time(ms)": 42.6,
        "synthesis_time(ms)": 1.5,
        "Latch Drivers": 1,
        "Pi": 3,
        "Po": 2,
        "logic element": 7,
        "latch": 1,
        "Multiplier": 0,
        "Memory": 0,
        "generic logic size": 6,
        "Longest Path": 7,
        "Average Path": 3,
        "Estimated LUTs": 7,
        "Total Node": 9
    },
    "operators/binary_logical_or/no_arch": {
        "test_name": "operators/binary_logical_or/no_arch",
        "verilog": "binary_logical_or.v",
        "max_rss(MiB)": 11.9,
        "exec_time(ms)": 3.2,
        "synthesis_time(ms)": 1.8,
        "Latch Drivers": 1,
        "Pi": 3,
        "Po": 2,
        "logic element": 7,
        "latch": 1,
        "Longest Path": 7,
        "Average Path": 3,
        "Estimated LUTs": 7,
        "Total Node": 9
    },
    "operators/binary_nand/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "operators/binary_nand/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "verilog": "binary_nand.v",
        "max_rss(MiB)": 25.3,
        "exec_time(ms)": 44.5,
        "synthesis_time(ms)": 1.5,
        "Latch Drivers": 1,
        "Pi": 3,
        "Po": 2,
        "logic element": 5,
        "latch": 1,
        "Adder": 0,
        "Multiplier": 0,
        "Memory": 0,
        "generic logic size": 4,
        "Longest Path": 7,
        "Average Path": 3,
        "Estimated LUTs": 5,
        "Total Node": 7
    },
    "operators/binary_nand/k6_N10_40nm": {
        "test_name": "operators/binary_nand/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "verilog": "binary_nand.v",
        "max_rss(MiB)": 15.1,
        "exec_time(ms)": 7.4,
        "synthesis_time(ms)": 1.6,
        "Latch Drivers": 1,
        "Pi": 3,
        "Po": 2,
        "logic element": 5,
        "latch": 1,
        "generic logic size": 6,
        "Longest Path": 7,
        "Average Path": 3,
        "Estimated LUTs": 5,
        "Total Node": 7
    },
    "operators/binary_nand/k6_N10_mem32K_40nm": {
        "test_name": "operators/binary_nand/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "verilog": "binary_nand.v",
        "max_rss(MiB)": 24.5,
        "exec_time(ms)": 31.8,
        "synthesis_time(ms)": 1,
        "Latch Drivers": 1,
        "Pi": 3,
        "Po": 2,
        "logic element": 5,
        "latch": 1,
        "Multiplier": 0,
        "Memory": 0,
        "generic logic size": 6,
        "Longest Path": 7,
        "Average Path": 3,
        "Estimated LUTs": 5,
        "Total Node": 7
    },
    "operators/binary_nand/no_arch": {
        "test_name": "operators/binary_nand/no_arch",
        "verilog": "binary_nand.v",
        "max_rss(MiB)": 12,
        "exec_time(ms)": 2.4,
        "synthesis_time(ms)": 1.2,
        "Latch Drivers": 1,
        "Pi": 3,
        "Po": 2,
        "logic element": 5,
        "latch": 1,
        "Longest Path": 7,
        "Average Path": 3,
        "Estimated LUTs": 5,
        "Total Node": 7
    },
    "operators/binary_nor/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "operators/binary_nor/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "verilog": "binary_nor.v",
        "max_rss(MiB)": 25.2,
        "exec_time(ms)": 43.8,
        "synthesis_time(ms)": 1.6,
        "Latch Drivers": 1,
        "Pi": 3,
        "Po": 2,
        "logic element": 5,
        "latch": 1,
        "Adder": 0,
        "Multiplier": 0,
        "Memory": 0,
        "generic logic size": 4,
        "Longest Path": 7,
        "Average Path": 3,
        "Estimated LUTs": 5,
        "Total Node": 7
    },
    "operators/binary_nor/k6_N10_40nm": {
        "test_name": "operators/binary_nor/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "verilog": "binary_nor.v",
        "max_rss(MiB)": 14.8,
        "exec_time(ms)": 7.4,
        "synthesis_time(ms)": 1.7,
        "Latch Drivers": 1,
        "Pi": 3,
        "Po": 2,
        "logic element": 5,
        "latch": 1,
        "generic logic size": 6,
        "Longest Path": 7,
        "Average Path": 3,
        "Estimated LUTs": 5,
        "Total Node": 7
    },
    "operators/binary_nor/k6_N10_mem32K_40nm": {
        "test_name": "operators/binary_nor/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "verilog": "binary_nor.v",
        "max_rss(MiB)": 24.6,
        "exec_time(ms)": 38.4,
        "synthesis_time(ms)": 1,
        "Latch Drivers": 1,
        "Pi": 3,
        "Po": 2,
        "logic element": 5,
        "latch": 1,
        "Multiplier": 0,
        "Memory": 0,
        "generic logic size": 6,
        "Longest Path": 7,
        "Average Path": 3,
        "Estimated LUTs": 5,
        "Total Node": 7
    },
    "operators/binary_nor/no_arch": {
        "test_name": "operators/binary_nor/no_arch",
        "verilog": "binary_nor.v",
        "max_rss(MiB)": 11.8,
        "exec_time(ms)": 3.2,
        "synthesis_time(ms)": 1.8,
        "Latch Drivers": 1,
        "Pi": 3,
        "Po": 2,
        "logic element": 5,
        "latch": 1,
        "Longest Path": 7,
        "Average Path": 3,
        "Estimated LUTs": 5,
        "Total Node": 7
    },
    "operators/binary_not_equal/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "operators/binary_not_equal/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "verilog": "binary_not_equal.v",
        "exit": 134,
        "errors": [
            "binary_not_equal.v:21:1 [NETLIST] Operation not supported by Odin"
        ]
    },
    "operators/binary_not_equal/k6_N10_40nm": {
        "test_name": "operators/binary_not_equal/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "verilog": "binary_not_equal.v",
        "exit": 134,
        "errors": [
            "binary_not_equal.v:21:1 [NETLIST] Operation not supported by Odin"
        ]
    },
    "operators/binary_not_equal/k6_N10_mem32K_40nm": {
        "test_name": "operators/binary_not_equal/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "verilog": "binary_not_equal.v",
        "exit": 134,
        "errors": [
            "binary_not_equal.v:21:1 [NETLIST] Operation not supported by Odin"
        ]
    },
    "operators/binary_not_equal/no_arch": {
        "test_name": "operators/binary_not_equal/no_arch",
        "verilog": "binary_not_equal.v",
        "exit": 134,
        "errors": [
            "binary_not_equal.v:21:1 [NETLIST] Operation not supported by Odin"
        ]
    },
    "operators/binary_or/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "operators/binary_or/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "verilog": "binary_or.v",
        "max_rss(MiB)": 25.3,
        "exec_time(ms)": 45.9,
        "synthesis_time(ms)": 1.6,
        "Latch Drivers": 1,
        "Pi": 3,
        "Po": 2,
        "logic element": 5,
        "latch": 1,
        "Adder": 0,
        "Multiplier": 0,
        "Memory": 0,
        "generic logic size": 4,
        "Longest Path": 7,
        "Average Path": 3,
        "Estimated LUTs": 5,
        "Total Node": 7
    },
    "operators/binary_or/k6_N10_40nm": {
        "test_name": "operators/binary_or/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "verilog": "binary_or.v",
        "max_rss(MiB)": 15.1,
        "exec_time(ms)": 7,
        "synthesis_time(ms)": 1.3,
        "Latch Drivers": 1,
        "Pi": 3,
        "Po": 2,
        "logic element": 5,
        "latch": 1,
        "generic logic size": 6,
        "Longest Path": 7,
        "Average Path": 3,
        "Estimated LUTs": 5,
        "Total Node": 7
    },
    "operators/binary_or/k6_N10_mem32K_40nm": {
        "test_name": "operators/binary_or/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "verilog": "binary_or.v",
        "max_rss(MiB)": 24.7,
        "exec_time(ms)": 43,
        "synthesis_time(ms)": 1.5,
        "Latch Drivers": 1,
        "Pi": 3,
        "Po": 2,
        "logic element": 5,
        "latch": 1,
        "Multiplier": 0,
        "Memory": 0,
        "generic logic size": 6,
        "Longest Path": 7,
        "Average Path": 3,
        "Estimated LUTs": 5,
        "Total Node": 7
    },
    "operators/binary_or/no_arch": {
        "test_name": "operators/binary_or/no_arch",
        "verilog": "binary_or.v",
        "max_rss(MiB)": 12.1,
        "exec_time(ms)": 3.1,
        "synthesis_time(ms)": 1.7,
        "Latch Drivers": 1,
        "Pi": 3,
        "Po": 2,
        "logic element": 5,
        "latch": 1,
        "Longest Path": 7,
        "Average Path": 3,
        "Estimated LUTs": 5,
        "Total Node": 7
    },
    "operators/binary_shift_left/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "operators/binary_shift_left/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "verilog": "binary_shift_left.v",
        "max_rss(MiB)": 25,
        "exec_time(ms)": 46.3,
        "synthesis_time(ms)": 1.6,
        "Latch Drivers": 1,
        "Pi": 3,
        "Po": 4,
        "logic element": 6,
        "latch": 3,
        "Adder": 0,
        "Multiplier": 0,
        "Memory": 0,
        "generic logic size": 4,
        "Longest Path": 7,
        "Average Path": 4,
        "Estimated LUTs": 6,
        "Total Node": 10
    },
    "operators/binary_shift_left/k6_N10_40nm": {
        "test_name": "operators/binary_shift_left/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "verilog": "binary_shift_left.v",
        "max_rss(MiB)": 15.1,
        "exec_time(ms)": 7.6,
        "synthesis_time(ms)": 1.7,
        "Latch Drivers": 1,
        "Pi": 3,
        "Po": 4,
        "logic element": 6,
        "latch": 3,
        "generic logic size": 6,
        "Longest Path": 7,
        "Average Path": 4,
        "Estimated LUTs": 6,
        "Total Node": 10
    },
    "operators/binary_shift_left/k6_N10_mem32K_40nm": {
        "test_name": "operators/binary_shift_left/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "verilog": "binary_shift_left.v",
        "max_rss(MiB)": 24.4,
        "exec_time(ms)": 44.5,
        "synthesis_time(ms)": 1.6,
        "Latch Drivers": 1,
        "Pi": 3,
        "Po": 4,
        "logic element": 6,
        "latch": 3,
        "Multiplier": 0,
        "Memory": 0,
        "generic logic size": 6,
        "Longest Path": 7,
        "Average Path": 4,
        "Estimated LUTs": 6,
        "Total Node": 10
    },
    "operators/binary_shift_left/no_arch": {
        "test_name": "operators/binary_shift_left/no_arch",
        "verilog": "binary_shift_left.v",
        "max_rss(MiB)": 11.8,
        "exec_time(ms)": 3.3,
        "synthesis_time(ms)": 1.9,
        "Latch Drivers": 1,
        "Pi": 3,
        "Po": 4,
        "logic element": 6,
        "latch": 3,
        "Longest Path": 7,
        "Average Path": 4,
        "Estimated LUTs": 6,
        "Total Node": 10
    },
    "operators/binary_shift_right/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "operators/binary_shift_right/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "verilog": "binary_shift_right.v",
        "max_rss(MiB)": 25.4,
        "exec_time(ms)": 45.1,
        "synthesis_time(ms)": 1.7,
        "Latch Drivers": 1,
        "Pi": 3,
        "Po": 4,
        "logic element": 6,
        "latch": 3,
        "Adder": 0,
        "Multiplier": 0,
        "Memory": 0,
        "generic logic size": 4,
        "Longest Path": 7,
        "Average Path": 4,
        "Estimated LUTs": 6,
        "Total Node": 10
    },
    "operators/binary_shift_right/k6_N10_40nm": {
        "test_name": "operators/binary_shift_right/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "verilog": "binary_shift_right.v",
        "max_rss(MiB)": 15,
        "exec_time(ms)": 7.7,
        "synthesis_time(ms)": 1.8,
        "Latch Drivers": 1,
        "Pi": 3,
        "Po": 4,
        "logic element": 6,
        "latch": 3,
        "generic logic size": 6,
        "Longest Path": 7,
        "Average Path": 4,
        "Estimated LUTs": 6,
        "Total Node": 10
    },
    "operators/binary_shift_right/k6_N10_mem32K_40nm": {
        "test_name": "operators/binary_shift_right/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "verilog": "binary_shift_right.v",
        "max_rss(MiB)": 24.6,
        "exec_time(ms)": 41.7,
        "synthesis_time(ms)": 1.6,
        "Latch Drivers": 1,
        "Pi": 3,
        "Po": 4,
        "logic element": 6,
        "latch": 3,
        "Multiplier": 0,
        "Memory": 0,
        "generic logic size": 6,
        "Longest Path": 7,
        "Average Path": 4,
        "Estimated LUTs": 6,
        "Total Node": 10
    },
    "operators/binary_shift_right/no_arch": {
        "test_name": "operators/binary_shift_right/no_arch",
        "verilog": "binary_shift_right.v",
        "max_rss(MiB)": 12.2,
        "exec_time(ms)": 2.8,
        "synthesis_time(ms)": 1.5,
        "Latch Drivers": 1,
        "Pi": 3,
        "Po": 4,
        "logic element": 6,
        "latch": 3,
        "Longest Path": 7,
        "Average Path": 4,
        "Estimated LUTs": 6,
        "Total Node": 10
    },
    "operators/binary_signed_shift_left/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "operators/binary_signed_shift_left/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "verilog": "binary_signed_shift_left.v",
        "warnings": [
            "binary_signed_shift_left.v:11:1 [AST] Odin does not handle signed INPUT (a)",
            "binary_signed_shift_left.v:11:1 [AST] Odin does not handle signed ports (a)"
        ],
        "max_rss(MiB)": 25.3,
        "exec_time(ms)": 43.2,
        "synthesis_time(ms)": 1.6,
        "Latch Drivers": 1,
        "Pi": 3,
        "Po": 4,
        "logic element": 6,
        "latch": 3,
        "Adder": 0,
        "Multiplier": 0,
        "Memory": 0,
        "generic logic size": 4,
        "Longest Path": 7,
        "Average Path": 4,
        "Estimated LUTs": 6,
        "Total Node": 10
    },
    "operators/binary_signed_shift_left/k6_N10_40nm": {
        "test_name": "operators/binary_signed_shift_left/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "verilog": "binary_signed_shift_left.v",
        "warnings": [
            "binary_signed_shift_left.v:11:1 [AST] Odin does not handle signed INPUT (a)",
            "binary_signed_shift_left.v:11:1 [AST] Odin does not handle signed ports (a)"
        ],
        "max_rss(MiB)": 15,
        "exec_time(ms)": 5.7,
        "synthesis_time(ms)": 1.2,
        "Latch Drivers": 1,
        "Pi": 3,
        "Po": 4,
        "logic element": 6,
        "latch": 3,
        "generic logic size": 6,
        "Longest Path": 7,
        "Average Path": 4,
        "Estimated LUTs": 6,
        "Total Node": 10
    },
    "operators/binary_signed_shift_left/k6_N10_mem32K_40nm": {
        "test_name": "operators/binary_signed_shift_left/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "verilog": "binary_signed_shift_left.v",
        "warnings": [
            "binary_signed_shift_left.v:11:1 [AST] Odin does not handle signed INPUT (a)",
            "binary_signed_shift_left.v:11:1 [AST] Odin does not handle signed ports (a)"
        ],
        "max_rss(MiB)": 24.8,
        "exec_time(ms)": 41,
        "synthesis_time(ms)": 1.2,
        "Latch Drivers": 1,
        "Pi": 3,
        "Po": 4,
        "logic element": 6,
        "latch": 3,
        "Multiplier": 0,
        "Memory": 0,
        "generic logic size": 6,
        "Longest Path": 7,
        "Average Path": 4,
        "Estimated LUTs": 6,
        "Total Node": 10
    },
    "operators/binary_signed_shift_left/no_arch": {
        "test_name": "operators/binary_signed_shift_left/no_arch",
        "verilog": "binary_signed_shift_left.v",
        "warnings": [
            "binary_signed_shift_left.v:11:1 [AST] Odin does not handle signed INPUT (a)",
            "binary_signed_shift_left.v:11:1 [AST] Odin does not handle signed ports (a)"
        ],
        "max_rss(MiB)": 12,
        "exec_time(ms)": 3.4,
        "synthesis_time(ms)": 2,
        "Latch Drivers": 1,
        "Pi": 3,
        "Po": 4,
        "logic element": 6,
        "latch": 3,
        "Longest Path": 7,
        "Average Path": 4,
        "Estimated LUTs": 6,
        "Total Node": 10
    },
    "operators/binary_signed_shift_right/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "operators/binary_signed_shift_right/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "verilog": "binary_signed_shift_right.v",
        "exit": 134,
        "errors": [
            "binary_signed_shift_right.v:21:1 [NETLIST] TODO: test that ASR works with signed number"
        ],
        "warnings": [
            "binary_signed_shift_right.v:11:1 [AST] Odin does not handle signed INPUT (a)",
            "binary_signed_shift_right.v:11:1 [AST] Odin does not handle signed ports (a)"
        ],
        "max_rss(MiB)": 25.3,
        "exec_time(ms)": 37.9,
        "synthesis_time(ms)": 1.2
    },
    "operators/binary_signed_shift_right/k6_N10_40nm": {
        "test_name": "operators/binary_signed_shift_right/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "verilog": "binary_signed_shift_right.v",
        "exit": 134,
        "errors": [
            "binary_signed_shift_right.v:21:1 [NETLIST] TODO: test that ASR works with signed number"
        ],
        "warnings": [
            "binary_signed_shift_right.v:11:1 [AST] Odin does not handle signed INPUT (a)",
            "binary_signed_shift_right.v:11:1 [AST] Odin does not handle signed ports (a)"
        ],
        "max_rss(MiB)": 14.9,
        "exec_time(ms)": 7.4,
        "synthesis_time(ms)": 1.7
    },
    "operators/binary_signed_shift_right/k6_N10_mem32K_40nm": {
        "test_name": "operators/binary_signed_shift_right/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "verilog": "binary_signed_shift_right.v",
        "exit": 134,
        "errors": [
            "binary_signed_shift_right.v:21:1 [NETLIST] TODO: test that ASR works with signed number"
        ],
        "warnings": [
            "binary_signed_shift_right.v:11:1 [AST] Odin does not handle signed INPUT (a)",
            "binary_signed_shift_right.v:11:1 [AST] Odin does not handle signed ports (a)"
        ],
        "max_rss(MiB)": 24.5,
        "exec_time(ms)": 42.6,
        "synthesis_time(ms)": 1.6
    },
    "operators/binary_signed_shift_right/no_arch": {
        "test_name": "operators/binary_signed_shift_right/no_arch",
        "verilog": "binary_signed_shift_right.v",
        "exit": 134,
        "errors": [
            "binary_signed_shift_right.v:21:1 [NETLIST] TODO: test that ASR works with signed number"
        ],
        "warnings": [
            "binary_signed_shift_right.v:11:1 [AST] Odin does not handle signed INPUT (a)",
            "binary_signed_shift_right.v:11:1 [AST] Odin does not handle signed ports (a)"
        ],
        "max_rss(MiB)": 12,
        "exec_time(ms)": 3.4,
        "synthesis_time(ms)": 1.9
    },
    "operators/binary_xnor/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "operators/binary_xnor/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "verilog": "binary_xnor.v",
        "max_rss(MiB)": 25.4,
        "exec_time(ms)": 45.1,
        "synthesis_time(ms)": 1.6,
        "Latch Drivers": 1,
        "Pi": 3,
        "Po": 2,
        "logic element": 5,
        "latch": 1,
        "Adder": 0,
        "Multiplier": 0,
        "Memory": 0,
        "generic logic size": 4,
        "Longest Path": 7,
        "Average Path": 3,
        "Estimated LUTs": 5,
        "Total Node": 7
    },
    "operators/binary_xnor/k6_N10_40nm": {
        "test_name": "operators/binary_xnor/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "verilog": "binary_xnor.v",
        "max_rss(MiB)": 14.9,
        "exec_time(ms)": 7.2,
        "synthesis_time(ms)": 1.5,
        "Latch Drivers": 1,
        "Pi": 3,
        "Po": 2,
        "logic element": 5,
        "latch": 1,
        "generic logic size": 6,
        "Longest Path": 7,
        "Average Path": 3,
        "Estimated LUTs": 5,
        "Total Node": 7
    },
    "operators/binary_xnor/k6_N10_mem32K_40nm": {
        "test_name": "operators/binary_xnor/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "verilog": "binary_xnor.v",
        "max_rss(MiB)": 24.4,
        "exec_time(ms)": 39,
        "synthesis_time(ms)": 1.5,
        "Latch Drivers": 1,
        "Pi": 3,
        "Po": 2,
        "logic element": 5,
        "latch": 1,
        "Multiplier": 0,
        "Memory": 0,
        "generic logic size": 6,
        "Longest Path": 7,
        "Average Path": 3,
        "Estimated LUTs": 5,
        "Total Node": 7
    },
    "operators/binary_xnor/no_arch": {
        "test_name": "operators/binary_xnor/no_arch",
        "verilog": "binary_xnor.v",
        "max_rss(MiB)": 11.8,
        "exec_time(ms)": 3.2,
        "synthesis_time(ms)": 1.8,
        "Latch Drivers": 1,
        "Pi": 3,
        "Po": 2,
        "logic element": 5,
        "latch": 1,
        "Longest Path": 7,
        "Average Path": 3,
        "Estimated LUTs": 5,
        "Total Node": 7
    },
    "operators/binary_xor/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "operators/binary_xor/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "verilog": "binary_xor.v",
        "max_rss(MiB)": 25.1,
        "exec_time(ms)": 47,
        "synthesis_time(ms)": 1.6,
        "Latch Drivers": 1,
        "Pi": 3,
        "Po": 2,
        "logic element": 5,
        "latch": 1,
        "Adder": 0,
        "Multiplier": 0,
        "Memory": 0,
        "generic logic size": 4,
        "Longest Path": 7,
        "Average Path": 3,
        "Estimated LUTs": 5,
        "Total Node": 7
    },
    "operators/binary_xor/k6_N10_40nm": {
        "test_name": "operators/binary_xor/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "verilog": "binary_xor.v",
        "max_rss(MiB)": 15,
        "exec_time(ms)": 6.8,
        "synthesis_time(ms)": 1.1,
        "Latch Drivers": 1,
        "Pi": 3,
        "Po": 2,
        "logic element": 5,
        "latch": 1,
        "generic logic size": 6,
        "Longest Path": 7,
        "Average Path": 3,
        "Estimated LUTs": 5,
        "Total Node": 7
    },
    "operators/binary_xor/k6_N10_mem32K_40nm": {
        "test_name": "operators/binary_xor/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "verilog": "binary_xor.v",
        "max_rss(MiB)": 24.6,
        "exec_time(ms)": 44.2,
        "synthesis_time(ms)": 1.1,
        "Latch Drivers": 1,
        "Pi": 3,
        "Po": 2,
        "logic element": 5,
        "latch": 1,
        "Multiplier": 0,
        "Memory": 0,
        "generic logic size": 6,
        "Longest Path": 7,
        "Average Path": 3,
        "Estimated LUTs": 5,
        "Total Node": 7
    },
    "operators/binary_xor/no_arch": {
        "test_name": "operators/binary_xor/no_arch",
        "verilog": "binary_xor.v",
        "max_rss(MiB)": 12.2,
        "exec_time(ms)": 2.2,
        "synthesis_time(ms)": 1.2,
        "Latch Drivers": 1,
        "Pi": 3,
        "Po": 2,
        "logic element": 5,
        "latch": 1,
        "Longest Path": 7,
        "Average Path": 3,
        "Estimated LUTs": 5,
        "Total Node": 7
    },
    "operators/clog2/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "operators/clog2/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "verilog": "clog2.v",
        "max_rss(MiB)": 25.2,
        "exec_time(ms)": 44.8,
        "synthesis_time(ms)": 1.3,
        "Latch Drivers": 1,
        "Pi": 2,
        "Po": 2,
        "logic element": 5,
        "latch": 1,
        "Adder": 0,
        "Multiplier": 0,
        "Memory": 0,
        "generic logic size": 4,
        "Longest Path": 7,
        "Average Path": 3,
        "Estimated LUTs": 5,
        "Total Node": 7
    },
    "operators/clog2/k6_N10_40nm": {
        "test_name": "operators/clog2/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "verilog": "clog2.v",
        "max_rss(MiB)": 15.1,
        "exec_time(ms)": 6.7,
        "synthesis_time(ms)": 1.5,
        "Latch Drivers": 1,
        "Pi": 2,
        "Po": 2,
        "logic element": 5,
        "latch": 1,
        "generic logic size": 6,
        "Longest Path": 7,
        "Average Path": 3,
        "Estimated LUTs": 5,
        "Total Node": 7
    },
    "operators/clog2/k6_N10_mem32K_40nm": {
        "test_name": "operators/clog2/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "verilog": "clog2.v",
        "max_rss(MiB)": 24.7,
        "exec_time(ms)": 39.8,
        "synthesis_time(ms)": 1.3,
        "Latch Drivers": 1,
        "Pi": 2,
        "Po": 2,
        "logic element": 5,
        "latch": 1,
        "Multiplier": 0,
        "Memory": 0,
        "generic logic size": 6,
        "Longest Path": 7,
        "Average Path": 3,
        "Estimated LUTs": 5,
        "Total Node": 7
    },
    "operators/clog2/no_arch": {
        "test_name": "operators/clog2/no_arch",
        "verilog": "clog2.v",
        "max_rss(MiB)": 12,
        "exec_time(ms)": 3,
        "synthesis_time(ms)": 1.6,
        "Latch Drivers": 1,
        "Pi": 2,
        "Po": 2,
        "logic element": 5,
        "latch": 1,
        "Longest Path": 7,
        "Average Path": 3,
        "Estimated LUTs": 5,
        "Total Node": 7
    },
    "operators/concat/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "operators/concat/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "verilog": "concat.v",
        "max_rss(MiB)": 27.1,
        "exec_time(ms)": 53.2,
        "synthesis_time(ms)": 8.3,
        "Latch Drivers": 1,
        "Pi": 24,
        "Po": 72,
        "logic element": 129,
        "latch": 24,
        "Adder": 0,
        "Multiplier": 0,
        "Memory": 0,
        "generic logic size": 4,
        "Longest Path": 9,
        "Average Path": 4,
        "Estimated LUTs": 149,
        "Total Node": 154
    },
    "operators/concat/k6_N10_40nm": {
        "test_name": "operators/concat/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "verilog": "concat.v",
        "max_rss(MiB)": 16.9,
        "exec_time(ms)": 14.3,
        "synthesis_time(ms)": 8.4,
        "Latch Drivers": 1,
        "Pi": 24,
        "Po": 72,
        "logic element": 129,
        "latch": 24,
        "generic logic size": 6,
        "Longest Path": 9,
        "Average Path": 4,
        "Estimated LUTs": 143,
        "Total Node": 154
    },
    "operators/concat/k6_N10_mem32K_40nm": {
        "test_name": "operators/concat/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "verilog": "concat.v",
        "max_rss(MiB)": 26.5,
        "exec_time(ms)": 48.5,
        "synthesis_time(ms)": 8.1,
        "Latch Drivers": 1,
        "Pi": 24,
        "Po": 72,
        "logic element": 129,
        "latch": 24,
        "Multiplier": 0,
        "Memory": 0,
        "generic logic size": 6,
        "Longest Path": 9,
        "Average Path": 4,
        "Estimated LUTs": 143,
        "Total Node": 154
    },
    "operators/concat/no_arch": {
        "test_name": "operators/concat/no_arch",
        "verilog": "concat.v",
        "max_rss(MiB)": 14.3,
        "exec_time(ms)": 10,
        "synthesis_time(ms)": 8.7,
        "Latch Drivers": 1,
        "Pi": 24,
        "Po": 72,
        "logic element": 129,
        "latch": 24,
        "Longest Path": 9,
        "Average Path": 4,
        "Estimated LUTs": 129,
        "Total Node": 154
    },
    "operators/eightbit_arithmetic_power/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "operators/eightbit_arithmetic_power/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "verilog": "eightbit_arithmetic_power.v",
        "max_rss(MiB)": 25.6,
        "exec_time(ms)": 43.8,
        "synthesis_time(ms)": 2.3,
        "Latch Drivers": 1,
        "Pi": 9,
        "Po": 8,
        "logic element": 11,
        "latch": 8,
        "Adder": 0,
        "Multiplier": 1,
        "Memory": 0,
        "generic logic size": 4,
        "Longest Path": 7,
        "Average Path": 4,
        "Estimated LUTs": 11,
        "Total Node": 21
    },
    "operators/eightbit_arithmetic_power/k6_N10_40nm": {
        "test_name": "operators/eightbit_arithmetic_power/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "verilog": "eightbit_arithmetic_power.v",
        "max_rss(MiB)": 15.9,
        "exec_time(ms)": 7.7,
        "synthesis_time(ms)": 3.5,
        "Latch Drivers": 1,
        "Pi": 9,
        "Po": 8,
        "logic element": 96,
        "latch": 8,
        "generic logic size": 6,
        "Longest Path": 18,
        "Average Path": 4,
        "Estimated LUTs": 96,
        "Total Node": 105
    },
    "operators/eightbit_arithmetic_power/k6_N10_mem32K_40nm": {
        "test_name": "operators/eightbit_arithmetic_power/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "verilog": "eightbit_arithmetic_power.v",
        "max_rss(MiB)": 24.8,
        "exec_time(ms)": 38.3,
        "synthesis_time(ms)": 2.5,
        "Latch Drivers": 1,
        "Pi": 9,
        "Po": 8,
        "logic element": 11,
        "latch": 8,
        "Multiplier": 1,
        "Memory": 0,
        "generic logic size": 6,
        "Longest Path": 7,
        "Average Path": 4,
        "Estimated LUTs": 11,
        "Total Node": 21
    },
    "operators/eightbit_arithmetic_power/no_arch": {
        "test_name": "operators/eightbit_arithmetic_power/no_arch",
        "verilog": "eightbit_arithmetic_power.v",
        "max_rss(MiB)": 12.8,
        "exec_time(ms)": 5.7,
        "synthesis_time(ms)": 4.4,
        "Latch Drivers": 1,
        "Pi": 9,
        "Po": 8,
        "logic element": 96,
        "latch": 8,
        "Longest Path": 18,
        "Average Path": 4,
        "Estimated LUTs": 96,
        "Total Node": 105
    },
    "operators/macromudule_test/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "operators/macromudule_test/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "verilog": "macromudule_test.v",
        "max_rss(MiB)": 25.1,
        "exec_time(ms)": 45.2,
        "synthesis_time(ms)": 1.2,
        "Pi": 8,
        "Po": 5,
        "Adder": 6,
        "Multiplier": 0,
        "Memory": 0,
        "generic logic size": 4,
        "Longest Path": 8,
        "Average Path": 3,
        "Total Node": 6
    },
    "operators/macromudule_test/k6_N10_40nm": {
        "test_name": "operators/macromudule_test/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "verilog": "macromudule_test.v",
        "max_rss(MiB)": 14.7,
        "exec_time(ms)": 7.2,
        "synthesis_time(ms)": 1.2,
        "Pi": 8,
        "Po": 5,
        "logic element": 9,
        "generic logic size": 6,
        "Longest Path": 7,
        "Average Path": 3,
        "Estimated LUTs": 9,
        "Total Node": 9
    },
    "operators/macromudule_test/k6_N10_mem32K_40nm": {
        "test_name": "operators/macromudule_test/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "verilog": "macromudule_test.v",
        "max_rss(MiB)": 24.2,
        "exec_time(ms)": 32.1,
        "synthesis_time(ms)": 1,
        "Pi": 8,
        "Po": 5,
        "logic element": 9,
        "Multiplier": 0,
        "Memory": 0,
        "generic logic size": 6,
        "Longest Path": 7,
        "Average Path": 3,
        "Estimated LUTs": 9,
        "Total Node": 9
    },
    "operators/macromudule_test/no_arch": {
        "test_name": "operators/macromudule_test/no_arch",
        "verilog": "macromudule_test.v",
        "max_rss(MiB)": 11.7,
        "exec_time(ms)": 2.8,
        "synthesis_time(ms)": 1.4,
        "Pi": 8,
        "Po": 5,
        "logic element": 9,
        "Longest Path": 7,
        "Average Path": 3,
        "Estimated LUTs": 9,
        "Total Node": 9
    },
    "operators/minuscolon_6_bit/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "operators/minuscolon_6_bit/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "verilog": "minuscolon_6_bit.v",
        "max_rss(MiB)": 26.3,
        "exec_time(ms)": 46.6,
        "synthesis_time(ms)": 3.5,
        "Pi": 12,
        "Po": 6,
        "logic element": 6,
        "Adder": 0,
        "Multiplier": 0,
        "Memory": 0,
        "generic logic size": 4,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 6,
        "Total Node": 6
    },
    "operators/minuscolon_6_bit/k6_N10_40nm": {
        "test_name": "operators/minuscolon_6_bit/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "verilog": "minuscolon_6_bit.v",
        "max_rss(MiB)": 16.3,
        "exec_time(ms)": 9.8,
        "synthesis_time(ms)": 3.9,
        "Pi": 12,
        "Po": 6,
        "logic element": 6,
        "generic logic size": 6,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 6,
        "Total Node": 6
    },
    "operators/minuscolon_6_bit/k6_N10_mem32K_40nm": {
        "test_name": "operators/minuscolon_6_bit/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "verilog": "minuscolon_6_bit.v",
        "max_rss(MiB)": 25.6,
        "exec_time(ms)": 47.4,
        "synthesis_time(ms)": 3.4,
        "Pi": 12,
        "Po": 6,
        "logic element": 6,
        "Multiplier": 0,
        "Memory": 0,
        "generic logic size": 6,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 6,
        "Total Node": 6
    },
    "operators/minuscolon_6_bit/no_arch": {
        "test_name": "operators/minuscolon_6_bit/no_arch",
        "verilog": "minuscolon_6_bit.v",
        "max_rss(MiB)": 13.7,
        "exec_time(ms)": 5.4,
        "synthesis_time(ms)": 4.1,
        "Pi": 12,
        "Po": 6,
        "logic element": 6,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 6,
        "Total Node": 6
    },
    "operators/pluscolon_6_bit/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "operators/pluscolon_6_bit/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "verilog": "pluscolon_6_bit.v",
        "max_rss(MiB)": 26.1,
        "exec_time(ms)": 45.1,
        "synthesis_time(ms)": 2.4,
        "Pi": 12,
        "Po": 6,
        "logic element": 6,
        "Adder": 0,
        "Multiplier": 0,
        "Memory": 0,
        "generic logic size": 4,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 6,
        "Total Node": 6
    },
    "operators/pluscolon_6_bit/k6_N10_40nm": {
        "test_name": "operators/pluscolon_6_bit/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "verilog": "pluscolon_6_bit.v",
        "max_rss(MiB)": 16.1,
        "exec_time(ms)": 9.1,
        "synthesis_time(ms)": 3.6,
        "Pi": 12,
        "Po": 6,
        "logic element": 6,
        "generic logic size": 6,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 6,
        "Total Node": 6
    },
    "operators/pluscolon_6_bit/k6_N10_mem32K_40nm": {
        "test_name": "operators/pluscolon_6_bit/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "verilog": "pluscolon_6_bit.v",
        "max_rss(MiB)": 25.3,
        "exec_time(ms)": 45.4,
        "synthesis_time(ms)": 3.3,
        "Pi": 12,
        "Po": 6,
        "logic element": 6,
        "Multiplier": 0,
        "Memory": 0,
        "generic logic size": 6,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 6,
        "Total Node": 6
    },
    "operators/pluscolon_6_bit/no_arch": {
        "test_name": "operators/pluscolon_6_bit/no_arch",
        "verilog": "pluscolon_6_bit.v",
        "max_rss(MiB)": 13,
        "exec_time(ms)": 5.2,
        "synthesis_time(ms)": 3.9,
        "Pi": 12,
        "Po": 6,
        "logic element": 6,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 6,
        "Total Node": 6
    },
    "operators/pluscolon_8_bit/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "operators/pluscolon_8_bit/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "verilog": "pluscolon_8_bit.v",
        "max_rss(MiB)": 26.1,
        "exec_time(ms)": 49,
        "synthesis_time(ms)": 3.5,
        "Pi": 14,
        "Po": 8,
        "logic element": 8,
        "Adder": 0,
        "Multiplier": 0,
        "Memory": 0,
        "generic logic size": 4,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 8,
        "Total Node": 8
    },
    "operators/pluscolon_8_bit/k6_N10_40nm": {
        "test_name": "operators/pluscolon_8_bit/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "verilog": "pluscolon_8_bit.v",
        "max_rss(MiB)": 16.1,
        "exec_time(ms)": 7.8,
        "synthesis_time(ms)": 2.7,
        "Pi": 14,
        "Po": 8,
        "logic element": 8,
        "generic logic size": 6,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 8,
        "Total Node": 8
    },
    "operators/pluscolon_8_bit/k6_N10_mem32K_40nm": {
        "test_name": "operators/pluscolon_8_bit/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "verilog": "pluscolon_8_bit.v",
        "max_rss(MiB)": 25.4,
        "exec_time(ms)": 45.4,
        "synthesis_time(ms)": 3.5,
        "Pi": 14,
        "Po": 8,
        "logic element": 8,
        "Multiplier": 0,
        "Memory": 0,
        "generic logic size": 6,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 8,
        "Total Node": 8
    },
    "operators/pluscolon_8_bit/no_arch": {
        "test_name": "operators/pluscolon_8_bit/no_arch",
        "verilog": "pluscolon_8_bit.v",
        "max_rss(MiB)": 13.2,
        "exec_time(ms)": 4.2,
        "synthesis_time(ms)": 3.1,
        "Pi": 14,
        "Po": 8,
        "logic element": 8,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 8,
        "Total Node": 8
    },
    "operators/signed_to_unsigned/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "operators/signed_to_unsigned/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "verilog": "signed_to_unsigned.v",
        "max_rss(MiB)": 27.4,
        "exec_time(ms)": 52.6,
        "synthesis_time(ms)": 8.5,
        "Latch Drivers": 1,
        "Po": 128,
        "latch": 128,
        "Adder": 0,
        "Multiplier": 0,
        "Memory": 0,
        "generic logic size": 4,
        "Longest Path": 3,
        "Average Path": 3,
        "Total Node": 129
    },
    "operators/signed_to_unsigned/k6_N10_40nm": {
        "test_name": "operators/signed_to_unsigned/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "verilog": "signed_to_unsigned.v",
        "max_rss(MiB)": 17.6,
        "exec_time(ms)": 15.5,
        "synthesis_time(ms)": 9.6,
        "Latch Drivers": 1,
        "Po": 128,
        "latch": 128,
        "generic logic size": 6,
        "Longest Path": 3,
        "Average Path": 3,
        "Total Node": 129
    },
    "operators/signed_to_unsigned/k6_N10_mem32K_40nm": {
        "test_name": "operators/signed_to_unsigned/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "verilog": "signed_to_unsigned.v",
        "max_rss(MiB)": 26.9,
        "exec_time(ms)": 46.9,
        "synthesis_time(ms)": 7.3,
        "Latch Drivers": 1,
        "Po": 128,
        "latch": 128,
        "Multiplier": 0,
        "Memory": 0,
        "generic logic size": 6,
        "Longest Path": 3,
        "Average Path": 3,
        "Total Node": 129
    },
    "operators/signed_to_unsigned/no_arch": {
        "test_name": "operators/signed_to_unsigned/no_arch",
        "verilog": "signed_to_unsigned.v",
        "max_rss(MiB)": 15.2,
        "exec_time(ms)": 10.5,
        "synthesis_time(ms)": 9.1,
        "Latch Drivers": 1,
        "Po": 128,
        "latch": 128,
        "Longest Path": 3,
        "Average Path": 3,
        "Total Node": 129
    },
    "operators/specifyBlock/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "operators/specifyBlock/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "verilog": "specifyBlock.v",
        "max_rss(MiB)": 25,
        "exec_time(ms)": 43.1,
        "synthesis_time(ms)": 0.9,
        "Pi": 2,
        "Po": 2,
        "logic element": 2,
        "Adder": 0,
        "Multiplier": 0,
        "Memory": 0,
        "generic logic size": 4,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 2,
        "Total Node": 2
    },
    "operators/specifyBlock/k6_N10_40nm": {
        "test_name": "operators/specifyBlock/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "verilog": "specifyBlock.v",
        "max_rss(MiB)": 14.6,
        "exec_time(ms)": 6.7,
        "synthesis_time(ms)": 1,
        "Pi": 2,
        "Po": 2,
        "logic element": 2,
        "generic logic size": 6,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 2,
        "Total Node": 2
    },
    "operators/specifyBlock/k6_N10_mem32K_40nm": {
        "test_name": "operators/specifyBlock/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "verilog": "specifyBlock.v",
        "max_rss(MiB)": 24.1,
        "exec_time(ms)": 79.7,
        "synthesis_time(ms)": 0.8,
        "Pi": 2,
        "Po": 2,
        "logic element": 2,
        "Multiplier": 0,
        "Memory": 0,
        "generic logic size": 6,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 2,
        "Total Node": 2
    },
    "operators/specifyBlock/no_arch": {
        "test_name": "operators/specifyBlock/no_arch",
        "verilog": "specifyBlock.v",
        "max_rss(MiB)": 11.2,
        "exec_time(ms)": 2.4,
        "synthesis_time(ms)": 1,
        "Pi": 2,
        "Po": 2,
        "logic element": 2,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 2,
        "Total Node": 2
    },
    "operators/specparam/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "operators/specparam/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "verilog": "specparam.v",
        "max_rss(MiB)": 24.8,
        "exec_time(ms)": 76.8,
        "synthesis_time(ms)": 1.7,
        "Pi": 2,
        "Po": 1,
        "logic element": 1,
        "Adder": 0,
        "Multiplier": 0,
        "Memory": 0,
        "generic logic size": 4,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 1,
        "Total Node": 1
    },
    "operators/specparam/k6_N10_40nm": {
        "test_name": "operators/specparam/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "verilog": "specparam.v",
        "max_rss(MiB)": 14.3,
        "exec_time(ms)": 6.7,
        "synthesis_time(ms)": 0.8,
        "Pi": 2,
        "Po": 1,
        "logic element": 1,
        "generic logic size": 6,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 1,
        "Total Node": 1
    },
    "operators/specparam/k6_N10_mem32K_40nm": {
        "test_name": "operators/specparam/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "verilog": "specparam.v",
        "max_rss(MiB)": 24.3,
        "exec_time(ms)": 52.3,
        "synthesis_time(ms)": 0.8,
        "Pi": 2,
        "Po": 1,
        "logic element": 1,
        "Multiplier": 0,
        "Memory": 0,
        "generic logic size": 6,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 1,
        "Total Node": 1
    },
    "operators/specparam/no_arch": {
        "test_name": "operators/specparam/no_arch",
        "verilog": "specparam.v",
        "max_rss(MiB)": 11.5,
        "exec_time(ms)": 2.4,
        "synthesis_time(ms)": 1,
        "Pi": 2,
        "Po": 1,
        "logic element": 1,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 1,
        "Total Node": 1
    },
    "operators/string_test_concat/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "operators/string_test_concat/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "verilog": "string_test_concat.v",
        "max_rss(MiB)": 29.1,
        "exec_time(ms)": 56.4,
        "synthesis_time(ms)": 11,
        "Latch Drivers": 1,
        "Po": 241,
        "latch": 241,
        "Adder": 0,
        "Multiplier": 0,
        "Memory": 0,
        "generic logic size": 4,
        "Longest Path": 3,
        "Average Path": 3,
        "Total Node": 242
    },
    "operators/string_test_concat/k6_N10_40nm": {
        "test_name": "operators/string_test_concat/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "verilog": "string_test_concat.v",
        "max_rss(MiB)": 19.3,
        "exec_time(ms)": 12.3,
        "synthesis_time(ms)": 7.8,
        "Latch Drivers": 1,
        "Po": 241,
        "latch": 241,
        "generic logic size": 6,
        "Longest Path": 3,
        "Average Path": 3,
        "Total Node": 242
    },
    "operators/string_test_concat/k6_N10_mem32K_40nm": {
        "test_name": "operators/string_test_concat/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "verilog": "string_test_concat.v",
        "max_rss(MiB)": 28.5,
        "exec_time(ms)": 54.7,
        "synthesis_time(ms)": 11.8,
        "Latch Drivers": 1,
        "Po": 241,
        "latch": 241,
        "Multiplier": 0,
        "Memory": 0,
        "generic logic size": 6,
        "Longest Path": 3,
        "Average Path": 3,
        "Total Node": 242
    },
    "operators/string_test_concat/no_arch": {
        "test_name": "operators/string_test_concat/no_arch",
        "verilog": "string_test_concat.v",
        "max_rss(MiB)": 16.8,
        "exec_time(ms)": 13.1,
        "synthesis_time(ms)": 11.7,
        "Latch Drivers": 1,
        "Po": 241,
        "latch": 241,
        "Longest Path": 3,
        "Average Path": 3,
        "Total Node": 242
    },
    "operators/string_test_concat_replicate/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "operators/string_test_concat_replicate/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "verilog": "string_test_concat_replicate.v",
        "max_rss(MiB)": 29.3,
        "exec_time(ms)": 53.8,
        "synthesis_time(ms)": 10.8,
        "Latch Drivers": 1,
        "Po": 241,
        "latch": 241,
        "Adder": 0,
        "Multiplier": 0,
        "Memory": 0,
        "generic logic size": 4,
        "Longest Path": 3,
        "Average Path": 3,
        "Total Node": 242
    },
    "operators/string_test_concat_replicate/k6_N10_40nm": {
        "test_name": "operators/string_test_concat_replicate/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "verilog": "string_test_concat_replicate.v",
        "max_rss(MiB)": 19.2,
        "exec_time(ms)": 14.8,
        "synthesis_time(ms)": 9.4,
        "Latch Drivers": 1,
        "Po": 241,
        "latch": 241,
        "generic logic size": 6,
        "Longest Path": 3,
        "Average Path": 3,
        "Total Node": 242
    },
    "operators/string_test_concat_replicate/k6_N10_mem32K_40nm": {
        "test_name": "operators/string_test_concat_replicate/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "verilog": "string_test_concat_replicate.v",
        "max_rss(MiB)": 28.5,
        "exec_time(ms)": 50.1,
        "synthesis_time(ms)": 10.8,
        "Latch Drivers": 1,
        "Po": 241,
        "latch": 241,
        "Multiplier": 0,
        "Memory": 0,
        "generic logic size": 6,
        "Longest Path": 3,
        "Average Path": 3,
        "Total Node": 242
    },
    "operators/string_test_concat_replicate/no_arch": {
        "test_name": "operators/string_test_concat_replicate/no_arch",
        "verilog": "string_test_concat_replicate.v",
        "max_rss(MiB)": 17,
        "exec_time(ms)": 13.3,
        "synthesis_time(ms)": 11.9,
        "Latch Drivers": 1,
        "Po": 241,
        "latch": 241,
        "Longest Path": 3,
        "Average Path": 3,
        "Total Node": 242
    },
    "operators/string_test/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "operators/string_test/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "verilog": "string_test.v",
        "max_rss(MiB)": 29.3,
        "exec_time(ms)": 45.8,
        "synthesis_time(ms)": 7.8,
        "Latch Drivers": 1,
        "Po": 241,
        "latch": 241,
        "Adder": 0,
        "Multiplier": 0,
        "Memory": 0,
        "generic logic size": 4,
        "Longest Path": 3,
        "Average Path": 3,
        "Total Node": 242
    },
    "operators/string_test/k6_N10_40nm": {
        "test_name": "operators/string_test/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "verilog": "string_test.v",
        "max_rss(MiB)": 19.2,
        "exec_time(ms)": 16.5,
        "synthesis_time(ms)": 10.9,
        "Latch Drivers": 1,
        "Po": 241,
        "latch": 241,
        "generic logic size": 6,
        "Longest Path": 3,
        "Average Path": 3,
        "Total Node": 242
    },
    "operators/string_test/k6_N10_mem32K_40nm": {
        "test_name": "operators/string_test/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "verilog": "string_test.v",
        "max_rss(MiB)": 28.6,
        "exec_time(ms)": 45,
        "synthesis_time(ms)": 11,
        "Latch Drivers": 1,
        "Po": 241,
        "latch": 241,
        "Multiplier": 0,
        "Memory": 0,
        "generic logic size": 6,
        "Longest Path": 3,
        "Average Path": 3,
        "Total Node": 242
    },
    "operators/string_test/no_arch": {
        "test_name": "operators/string_test/no_arch",
        "verilog": "string_test.v",
        "max_rss(MiB)": 16.7,
        "exec_time(ms)": 13.1,
        "synthesis_time(ms)": 11.7,
        "Latch Drivers": 1,
        "Po": 241,
        "latch": 241,
        "Longest Path": 3,
        "Average Path": 3,
        "Total Node": 242
    },
    "operators/twobits_arithmetic_div/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "operators/twobits_arithmetic_div/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "verilog": "twobits_arithmetic_div.v",
        "exit": 134,
        "errors": [
            "twobits_arithmetic_div.v:22:1 [AST] Odin only supports constant expressions as divisors"
        ]
    },
    "operators/twobits_arithmetic_div/k6_N10_40nm": {
        "test_name": "operators/twobits_arithmetic_div/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "verilog": "twobits_arithmetic_div.v",
        "exit": 134,
        "errors": [
            "twobits_arithmetic_div.v:22:1 [AST] Odin only supports constant expressions as divisors"
        ]
    },
    "operators/twobits_arithmetic_div/k6_N10_mem32K_40nm": {
        "test_name": "operators/twobits_arithmetic_div/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "verilog": "twobits_arithmetic_div.v",
        "exit": 134,
        "errors": [
            "twobits_arithmetic_div.v:22:1 [AST] Odin only supports constant expressions as divisors"
        ]
    },
    "operators/twobits_arithmetic_div/no_arch": {
        "test_name": "operators/twobits_arithmetic_div/no_arch",
        "verilog": "twobits_arithmetic_div.v",
        "exit": 134,
        "errors": [
            "twobits_arithmetic_div.v:22:1 [AST] Odin only supports constant expressions as divisors"
        ]
    },
    "operators/twobits_arithmetic_minus/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "operators/twobits_arithmetic_minus/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "verilog": "twobits_arithmetic_minus.v",
        "max_rss(MiB)": 25.4,
        "exec_time(ms)": 45.2,
        "synthesis_time(ms)": 1.6,
        "Latch Drivers": 1,
        "Pi": 5,
        "Po": 4,
        "logic element": 8,
        "latch": 3,
        "Adder": 3,
        "Multiplier": 0,
        "Memory": 0,
        "generic logic size": 4,
        "Longest Path": 7,
        "Average Path": 4,
        "Estimated LUTs": 8,
        "Total Node": 15
    },
    "operators/twobits_arithmetic_minus/k6_N10_40nm": {
        "test_name": "operators/twobits_arithmetic_minus/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "verilog": "twobits_arithmetic_minus.v",
        "max_rss(MiB)": 14.9,
        "exec_time(ms)": 6,
        "synthesis_time(ms)": 1.2,
        "Latch Drivers": 1,
        "Pi": 5,
        "Po": 4,
        "logic element": 11,
        "latch": 3,
        "generic logic size": 6,
        "Longest Path": 7,
        "Average Path": 4,
        "Estimated LUTs": 11,
        "Total Node": 15
    },
    "operators/twobits_arithmetic_minus/k6_N10_mem32K_40nm": {
        "test_name": "operators/twobits_arithmetic_minus/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "verilog": "twobits_arithmetic_minus.v",
        "max_rss(MiB)": 24.5,
        "exec_time(ms)": 42.9,
        "synthesis_time(ms)": 1.6,
        "Latch Drivers": 1,
        "Pi": 5,
        "Po": 4,
        "logic element": 11,
        "latch": 3,
        "Multiplier": 0,
        "Memory": 0,
        "generic logic size": 6,
        "Longest Path": 7,
        "Average Path": 4,
        "Estimated LUTs": 11,
        "Total Node": 15
    },
    "operators/twobits_arithmetic_minus/no_arch": {
        "test_name": "operators/twobits_arithmetic_minus/no_arch",
        "verilog": "twobits_arithmetic_minus.v",
        "max_rss(MiB)": 11.8,
        "exec_time(ms)": 3.2,
        "synthesis_time(ms)": 1.8,
        "Latch Drivers": 1,
        "Pi": 5,
        "Po": 4,
        "logic element": 11,
        "latch": 3,
        "Longest Path": 7,
        "Average Path": 4,
        "Estimated LUTs": 11,
        "Total Node": 15
    },
    "operators/twobits_arithmetic_mod/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "operators/twobits_arithmetic_mod/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "verilog": "twobits_arithmetic_mod.v",
        "exit": 134,
        "errors": [
            "twobits_arithmetic_mod.v:22:1 [NETLIST] Modulo operation not supported by Odin"
        ]
    },
    "operators/twobits_arithmetic_mod/k6_N10_40nm": {
        "test_name": "operators/twobits_arithmetic_mod/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "verilog": "twobits_arithmetic_mod.v",
        "exit": 134,
        "errors": [
            "twobits_arithmetic_mod.v:22:1 [NETLIST] Modulo operation not supported by Odin"
        ]
    },
    "operators/twobits_arithmetic_mod/k6_N10_mem32K_40nm": {
        "test_name": "operators/twobits_arithmetic_mod/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "verilog": "twobits_arithmetic_mod.v",
        "exit": 134,
        "errors": [
            "twobits_arithmetic_mod.v:22:1 [NETLIST] Modulo operation not supported by Odin"
        ]
    },
    "operators/twobits_arithmetic_mod/no_arch": {
        "test_name": "operators/twobits_arithmetic_mod/no_arch",
        "verilog": "twobits_arithmetic_mod.v",
        "exit": 134,
        "errors": [
            "twobits_arithmetic_mod.v:22:1 [NETLIST] Modulo operation not supported by Odin"
        ]
    },
    "operators/twobits_arithmetic_multiply/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "operators/twobits_arithmetic_multiply/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "verilog": "twobits_arithmetic_multiply.v",
        "max_rss(MiB)": 25.3,
        "exec_time(ms)": 44.7,
        "synthesis_time(ms)": 1.1,
        "Latch Drivers": 1,
        "Pi": 5,
        "Po": 5,
        "logic element": 7,
        "latch": 4,
        "Adder": 0,
        "Multiplier": 1,
        "Memory": 0,
        "generic logic size": 4,
        "Longest Path": 7,
        "Average Path": 4,
        "Estimated LUTs": 7,
        "Total Node": 13
    },
    "operators/twobits_arithmetic_multiply/k6_N10_40nm": {
        "test_name": "operators/twobits_arithmetic_multiply/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "verilog": "twobits_arithmetic_multiply.v",
        "max_rss(MiB)": 15,
        "exec_time(ms)": 7.7,
        "synthesis_time(ms)": 1.8,
        "Latch Drivers": 1,
        "Pi": 5,
        "Po": 5,
        "logic element": 16,
        "latch": 4,
        "generic logic size": 6,
        "Longest Path": 8,
        "Average Path": 4,
        "Estimated LUTs": 16,
        "Total Node": 21
    },
    "operators/twobits_arithmetic_multiply/k6_N10_mem32K_40nm": {
        "test_name": "operators/twobits_arithmetic_multiply/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "verilog": "twobits_arithmetic_multiply.v",
        "max_rss(MiB)": 24.6,
        "exec_time(ms)": 39.2,
        "synthesis_time(ms)": 1.6,
        "Latch Drivers": 1,
        "Pi": 5,
        "Po": 5,
        "logic element": 7,
        "latch": 4,
        "Multiplier": 1,
        "Memory": 0,
        "generic logic size": 6,
        "Longest Path": 7,
        "Average Path": 4,
        "Estimated LUTs": 7,
        "Total Node": 13
    },
    "operators/twobits_arithmetic_multiply/no_arch": {
        "test_name": "operators/twobits_arithmetic_multiply/no_arch",
        "verilog": "twobits_arithmetic_multiply.v",
        "max_rss(MiB)": 12.1,
        "exec_time(ms)": 3.3,
        "synthesis_time(ms)": 1.9,
        "Latch Drivers": 1,
        "Pi": 5,
        "Po": 5,
        "logic element": 16,
        "latch": 4,
        "Longest Path": 8,
        "Average Path": 4,
        "Estimated LUTs": 16,
        "Total Node": 21
    },
    "operators/twobits_arithmetic_plus/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "operators/twobits_arithmetic_plus/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "verilog": "twobits_arithmetic_plus.v",
        "max_rss(MiB)": 25.3,
        "exec_time(ms)": 42.5,
        "synthesis_time(ms)": 1.7,
        "Latch Drivers": 1,
        "Pi": 5,
        "Po": 4,
        "logic element": 6,
        "latch": 3,
        "Adder": 4,
        "Multiplier": 0,
        "Memory": 0,
        "generic logic size": 4,
        "Longest Path": 8,
        "Average Path": 4,
        "Estimated LUTs": 6,
        "Total Node": 14
    },
    "operators/twobits_arithmetic_plus/k6_N10_40nm": {
        "test_name": "operators/twobits_arithmetic_plus/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "verilog": "twobits_arithmetic_plus.v",
        "max_rss(MiB)": 14.8,
        "exec_time(ms)": 7.7,
        "synthesis_time(ms)": 1.7,
        "Latch Drivers": 1,
        "Pi": 5,
        "Po": 4,
        "logic element": 11,
        "latch": 3,
        "generic logic size": 6,
        "Longest Path": 7,
        "Average Path": 4,
        "Estimated LUTs": 11,
        "Total Node": 15
    },
    "operators/twobits_arithmetic_plus/k6_N10_mem32K_40nm": {
        "test_name": "operators/twobits_arithmetic_plus/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "verilog": "twobits_arithmetic_plus.v",
        "max_rss(MiB)": 24.4,
        "exec_time(ms)": 42.5,
        "synthesis_time(ms)": 1.5,
        "Latch Drivers": 1,
        "Pi": 5,
        "Po": 4,
        "logic element": 11,
        "latch": 3,
        "Multiplier": 0,
        "Memory": 0,
        "generic logic size": 6,
        "Longest Path": 7,
        "Average Path": 4,
        "Estimated LUTs": 11,
        "Total Node": 15
    },
    "operators/twobits_arithmetic_plus/no_arch": {
        "test_name": "operators/twobits_arithmetic_plus/no_arch",
        "verilog": "twobits_arithmetic_plus.v",
        "max_rss(MiB)": 11.6,
        "exec_time(ms)": 3.2,
        "synthesis_time(ms)": 1.8,
        "Latch Drivers": 1,
        "Pi": 5,
        "Po": 4,
        "logic element": 11,
        "latch": 3,
        "Longest Path": 7,
        "Average Path": 4,
        "Estimated LUTs": 11,
        "Total Node": 15
    },
    "operators/twobits_arithmetic_power/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "operators/twobits_arithmetic_power/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "verilog": "twobits_arithmetic_power.v",
        "exit": 134,
        "errors": [
            "twobits_arithmetic_power.v:22:1 [AST] Odin only supports constant expressions as exponents"
        ]
    },
    "operators/twobits_arithmetic_power/k6_N10_40nm": {
        "test_name": "operators/twobits_arithmetic_power/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "verilog": "twobits_arithmetic_power.v",
        "exit": 134,
        "errors": [
            "twobits_arithmetic_power.v:22:1 [AST] Odin only supports constant expressions as exponents"
        ]
    },
    "operators/twobits_arithmetic_power/k6_N10_mem32K_40nm": {
        "test_name": "operators/twobits_arithmetic_power/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "verilog": "twobits_arithmetic_power.v",
        "exit": 134,
        "errors": [
            "twobits_arithmetic_power.v:22:1 [AST] Odin only supports constant expressions as exponents"
        ]
    },
    "operators/twobits_arithmetic_power/no_arch": {
        "test_name": "operators/twobits_arithmetic_power/no_arch",
        "verilog": "twobits_arithmetic_power.v",
        "exit": 134,
        "errors": [
            "twobits_arithmetic_power.v:22:1 [AST] Odin only supports constant expressions as exponents"
        ]
    },
    "operators/twobits_logical_greater_equal_than/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "operators/twobits_logical_greater_equal_than/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "verilog": "twobits_logical_greater_equal_than.v",
        "max_rss(MiB)": 25.2,
        "exec_time(ms)": 44.5,
        "synthesis_time(ms)": 1.5,
        "Latch Drivers": 1,
        "Pi": 5,
        "Po": 2,
        "logic element": 13,
        "latch": 1,
        "Adder": 0,
        "Multiplier": 0,
        "Memory": 0,
        "generic logic size": 4,
        "Longest Path": 9,
        "Average Path": 3,
        "Estimated LUTs": 13,
        "Total Node": 15
    },
    "operators/twobits_logical_greater_equal_than/k6_N10_40nm": {
        "test_name": "operators/twobits_logical_greater_equal_than/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "verilog": "twobits_logical_greater_equal_than.v",
        "max_rss(MiB)": 15,
        "exec_time(ms)": 7.3,
        "synthesis_time(ms)": 1.4,
        "Latch Drivers": 1,
        "Pi": 5,
        "Po": 2,
        "logic element": 13,
        "latch": 1,
        "generic logic size": 6,
        "Longest Path": 9,
        "Average Path": 3,
        "Estimated LUTs": 13,
        "Total Node": 15
    },
    "operators/twobits_logical_greater_equal_than/k6_N10_mem32K_40nm": {
        "test_name": "operators/twobits_logical_greater_equal_than/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "verilog": "twobits_logical_greater_equal_than.v",
        "max_rss(MiB)": 24.6,
        "exec_time(ms)": 43.1,
        "synthesis_time(ms)": 1.4,
        "Latch Drivers": 1,
        "Pi": 5,
        "Po": 2,
        "logic element": 13,
        "latch": 1,
        "Multiplier": 0,
        "Memory": 0,
        "generic logic size": 6,
        "Longest Path": 9,
        "Average Path": 3,
        "Estimated LUTs": 13,
        "Total Node": 15
    },
    "operators/twobits_logical_greater_equal_than/no_arch": {
        "test_name": "operators/twobits_logical_greater_equal_than/no_arch",
        "verilog": "twobits_logical_greater_equal_than.v",
        "max_rss(MiB)": 11.8,
        "exec_time(ms)": 3.2,
        "synthesis_time(ms)": 1.8,
        "Latch Drivers": 1,
        "Pi": 5,
        "Po": 2,
        "logic element": 13,
        "latch": 1,
        "Longest Path": 9,
        "Average Path": 3,
        "Estimated LUTs": 13,
        "Total Node": 15
    },
    "operators/twobits_logical_greater_than/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "operators/twobits_logical_greater_than/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "verilog": "twobits_logical_greater_than.v",
        "max_rss(MiB)": 25.1,
        "exec_time(ms)": 40,
        "synthesis_time(ms)": 1.3,
        "Latch Drivers": 1,
        "Pi": 5,
        "Po": 2,
        "logic element": 9,
        "latch": 1,
        "Adder": 0,
        "Multiplier": 0,
        "Memory": 0,
        "generic logic size": 4,
        "Longest Path": 8,
        "Average Path": 3,
        "Estimated LUTs": 9,
        "Total Node": 11
    },
    "operators/twobits_logical_greater_than/k6_N10_40nm": {
        "test_name": "operators/twobits_logical_greater_than/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "verilog": "twobits_logical_greater_than.v",
        "max_rss(MiB)": 14.9,
        "exec_time(ms)": 7.2,
        "synthesis_time(ms)": 1.4,
        "Latch Drivers": 1,
        "Pi": 5,
        "Po": 2,
        "logic element": 9,
        "latch": 1,
        "generic logic size": 6,
        "Longest Path": 8,
        "Average Path": 3,
        "Estimated LUTs": 9,
        "Total Node": 11
    },
    "operators/twobits_logical_greater_than/k6_N10_mem32K_40nm": {
        "test_name": "operators/twobits_logical_greater_than/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "verilog": "twobits_logical_greater_than.v",
        "max_rss(MiB)": 24.5,
        "exec_time(ms)": 42.6,
        "synthesis_time(ms)": 1.5,
        "Latch Drivers": 1,
        "Pi": 5,
        "Po": 2,
        "logic element": 9,
        "latch": 1,
        "Multiplier": 0,
        "Memory": 0,
        "generic logic size": 6,
        "Longest Path": 8,
        "Average Path": 3,
        "Estimated LUTs": 9,
        "Total Node": 11
    },
    "operators/twobits_logical_greater_than/no_arch": {
        "test_name": "operators/twobits_logical_greater_than/no_arch",
        "verilog": "twobits_logical_greater_than.v",
        "max_rss(MiB)": 11.7,
        "exec_time(ms)": 3.2,
        "synthesis_time(ms)": 1.7,
        "Latch Drivers": 1,
        "Pi": 5,
        "Po": 2,
        "logic element": 9,
        "latch": 1,
        "Longest Path": 8,
        "Average Path": 3,
        "Estimated LUTs": 9,
        "Total Node": 11
    },
    "operators/twobits_logical_less_equal_than/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "operators/twobits_logical_less_equal_than/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "verilog": "twobits_logical_less_equal_than.v",
        "max_rss(MiB)": 25.1,
        "exec_time(ms)": 45.3,
        "synthesis_time(ms)": 1.4,
        "Latch Drivers": 1,
        "Pi": 5,
        "Po": 2,
        "logic element": 13,
        "latch": 1,
        "Adder": 0,
        "Multiplier": 0,
        "Memory": 0,
        "generic logic size": 4,
        "Longest Path": 9,
        "Average Path": 3,
        "Estimated LUTs": 13,
        "Total Node": 15
    },
    "operators/twobits_logical_less_equal_than/k6_N10_40nm": {
        "test_name": "operators/twobits_logical_less_equal_than/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "verilog": "twobits_logical_less_equal_than.v",
        "max_rss(MiB)": 14.7,
        "exec_time(ms)": 6.9,
        "synthesis_time(ms)": 1.5,
        "Latch Drivers": 1,
        "Pi": 5,
        "Po": 2,
        "logic element": 13,
        "latch": 1,
        "generic logic size": 6,
        "Longest Path": 9,
        "Average Path": 3,
        "Estimated LUTs": 13,
        "Total Node": 15
    },
    "operators/twobits_logical_less_equal_than/k6_N10_mem32K_40nm": {
        "test_name": "operators/twobits_logical_less_equal_than/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "verilog": "twobits_logical_less_equal_than.v",
        "max_rss(MiB)": 24.4,
        "exec_time(ms)": 42.6,
        "synthesis_time(ms)": 1.5,
        "Latch Drivers": 1,
        "Pi": 5,
        "Po": 2,
        "logic element": 13,
        "latch": 1,
        "Multiplier": 0,
        "Memory": 0,
        "generic logic size": 6,
        "Longest Path": 9,
        "Average Path": 3,
        "Estimated LUTs": 13,
        "Total Node": 15
    },
    "operators/twobits_logical_less_equal_than/no_arch": {
        "test_name": "operators/twobits_logical_less_equal_than/no_arch",
        "verilog": "twobits_logical_less_equal_than.v",
        "max_rss(MiB)": 11.7,
        "exec_time(ms)": 2.3,
        "synthesis_time(ms)": 1.2,
        "Latch Drivers": 1,
        "Pi": 5,
        "Po": 2,
        "logic element": 13,
        "latch": 1,
        "Longest Path": 9,
        "Average Path": 3,
        "Estimated LUTs": 13,
        "Total Node": 15
    },
    "operators/twobits_logical_less_than/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "operators/twobits_logical_less_than/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "verilog": "twobits_logical_less_than.v",
        "max_rss(MiB)": 25.1,
        "exec_time(ms)": 46.7,
        "synthesis_time(ms)": 1.3,
        "Latch Drivers": 1,
        "Pi": 5,
        "Po": 2,
        "logic element": 9,
        "latch": 1,
        "Adder": 0,
        "Multiplier": 0,
        "Memory": 0,
        "generic logic size": 4,
        "Longest Path": 8,
        "Average Path": 3,
        "Estimated LUTs": 9,
        "Total Node": 11
    },
    "operators/twobits_logical_less_than/k6_N10_40nm": {
        "test_name": "operators/twobits_logical_less_than/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "verilog": "twobits_logical_less_than.v",
        "max_rss(MiB)": 14.9,
        "exec_time(ms)": 7.1,
        "synthesis_time(ms)": 1.4,
        "Latch Drivers": 1,
        "Pi": 5,
        "Po": 2,
        "logic element": 9,
        "latch": 1,
        "generic logic size": 6,
        "Longest Path": 8,
        "Average Path": 3,
        "Estimated LUTs": 9,
        "Total Node": 11
    },
    "operators/twobits_logical_less_than/k6_N10_mem32K_40nm": {
        "test_name": "operators/twobits_logical_less_than/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "verilog": "twobits_logical_less_than.v",
        "max_rss(MiB)": 24.5,
        "exec_time(ms)": 44.2,
        "synthesis_time(ms)": 1.4,
        "Latch Drivers": 1,
        "Pi": 5,
        "Po": 2,
        "logic element": 9,
        "latch": 1,
        "Multiplier": 0,
        "Memory": 0,
        "generic logic size": 6,
        "Longest Path": 8,
        "Average Path": 3,
        "Estimated LUTs": 9,
        "Total Node": 11
    },
    "operators/twobits_logical_less_than/no_arch": {
        "test_name": "operators/twobits_logical_less_than/no_arch",
        "verilog": "twobits_logical_less_than.v",
        "max_rss(MiB)": 11.7,
        "exec_time(ms)": 3.7,
        "synthesis_time(ms)": 1.5,
        "Latch Drivers": 1,
        "Pi": 5,
        "Po": 2,
        "logic element": 9,
        "latch": 1,
        "Longest Path": 8,
        "Average Path": 3,
        "Estimated LUTs": 9,
        "Total Node": 11
    },
    "operators/unary_bitwise_bufnode/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "operators/unary_bitwise_bufnode/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "verilog": "unary_bitwise_bufnode.v",
        "max_rss(MiB)": 24.8,
        "exec_time(ms)": 38.2,
        "synthesis_time(ms)": 0.7,
        "Pi": 1,
        "Po": 1,
        "Adder": 0,
        "Multiplier": 0,
        "Memory": 0,
        "generic logic size": 4,
        "Longest Path": 2,
        "Average Path": 2
    },
    "operators/unary_bitwise_bufnode/k6_N10_40nm": {
        "test_name": "operators/unary_bitwise_bufnode/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "verilog": "unary_bitwise_bufnode.v",
        "max_rss(MiB)": 14.3,
        "exec_time(ms)": 6.5,
        "synthesis_time(ms)": 0.7,
        "Pi": 1,
        "Po": 1,
        "generic logic size": 6,
        "Longest Path": 2,
        "Average Path": 2
    },
    "operators/unary_bitwise_bufnode/k6_N10_mem32K_40nm": {
        "test_name": "operators/unary_bitwise_bufnode/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "verilog": "unary_bitwise_bufnode.v",
        "max_rss(MiB)": 24,
        "exec_time(ms)": 41.6,
        "synthesis_time(ms)": 0.7,
        "Pi": 1,
        "Po": 1,
        "Multiplier": 0,
        "Memory": 0,
        "generic logic size": 6,
        "Longest Path": 2,
        "Average Path": 2
    },
    "operators/unary_bitwise_bufnode/no_arch": {
        "test_name": "operators/unary_bitwise_bufnode/no_arch",
        "verilog": "unary_bitwise_bufnode.v",
        "max_rss(MiB)": 11,
        "exec_time(ms)": 2.1,
        "synthesis_time(ms)": 0.8,
        "Pi": 1,
        "Po": 1,
        "Longest Path": 2,
        "Average Path": 2
    },
    "operators/unary_bitwise_not/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "operators/unary_bitwise_not/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "verilog": "unary_bitwise_not.v",
        "max_rss(MiB)": 25,
        "exec_time(ms)": 45.1,
        "synthesis_time(ms)": 1.1,
        "Latch Drivers": 1,
        "Pi": 2,
        "Po": 2,
        "logic element": 5,
        "latch": 1,
        "Adder": 0,
        "Multiplier": 0,
        "Memory": 0,
        "generic logic size": 4,
        "Longest Path": 7,
        "Average Path": 3,
        "Estimated LUTs": 5,
        "Total Node": 7
    },
    "operators/unary_bitwise_not/k6_N10_40nm": {
        "test_name": "operators/unary_bitwise_not/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "verilog": "unary_bitwise_not.v",
        "max_rss(MiB)": 14.6,
        "exec_time(ms)": 6.9,
        "synthesis_time(ms)": 1.2,
        "Latch Drivers": 1,
        "Pi": 2,
        "Po": 2,
        "logic element": 5,
        "latch": 1,
        "generic logic size": 6,
        "Longest Path": 7,
        "Average Path": 3,
        "Estimated LUTs": 5,
        "Total Node": 7
    },
    "operators/unary_bitwise_not/k6_N10_mem32K_40nm": {
        "test_name": "operators/unary_bitwise_not/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "verilog": "unary_bitwise_not.v",
        "max_rss(MiB)": 24.2,
        "exec_time(ms)": 37.3,
        "synthesis_time(ms)": 1.1,
        "Latch Drivers": 1,
        "Pi": 2,
        "Po": 2,
        "logic element": 5,
        "latch": 1,
        "Multiplier": 0,
        "Memory": 0,
        "generic logic size": 6,
        "Longest Path": 7,
        "Average Path": 3,
        "Estimated LUTs": 5,
        "Total Node": 7
    },
    "operators/unary_bitwise_not/no_arch": {
        "test_name": "operators/unary_bitwise_not/no_arch",
        "verilog": "unary_bitwise_not.v",
        "max_rss(MiB)": 11.5,
        "exec_time(ms)": 2.1,
        "synthesis_time(ms)": 1.1,
        "Latch Drivers": 1,
        "Pi": 2,
        "Po": 2,
        "logic element": 5,
        "latch": 1,
        "Longest Path": 7,
        "Average Path": 3,
        "Estimated LUTs": 5,
        "Total Node": 7
    },
    "operators/twobits_arithmetic_uminus/k6_N10_40nm": {
        "test_name": "operators/twobits_arithmetic_uminus/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "verilog": "twobits_arithmetic_uminus.v",
        "max_rss(MiB)": 35.1,
        "exec_time(ms)": 13.7,
        "synthesis_time(ms)": 3.9,
        "Latch Drivers": 1,
        "Pi": 3,
        "Po": 4,
        "logic element": 11,
        "latch": 3,
        "generic logic size": 6,
        "Longest Path": 7,
        "Average Path": 4,
        "Estimated LUTs": 11,
        "Total Node": 15
    },
    "operators/twobits_arithmetic_uminus/k6_N10_mem32K_40nm": {
        "test_name": "operators/twobits_arithmetic_uminus/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "verilog": "twobits_arithmetic_uminus.v",
        "max_rss(MiB)": 51.5,
        "exec_time(ms)": 96,
        "synthesis_time(ms)": 3.1,
        "Latch Drivers": 1,
        "Pi": 3,
        "Po": 4,
        "logic element": 11,
        "latch": 3,
        "Multiplier": 0,
        "Memory": 0,
        "generic logic size": 6,
        "Longest Path": 7,
        "Average Path": 4,
        "Estimated LUTs": 11,
        "Total Node": 15
    },
    "operators/twobits_arithmetic_uminus/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "operators/twobits_arithmetic_uminus/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "verilog": "twobits_arithmetic_uminus.v",
        "max_rss(MiB)": 52.2,
        "exec_time(ms)": 105.4,
        "synthesis_time(ms)": 3.2,
        "Latch Drivers": 1,
        "Pi": 3,
        "Po": 4,
        "logic element": 8,
        "latch": 3,
        "Adder": 3,
        "Multiplier": 0,
        "Memory": 0,
        "generic logic size": 4,
        "Longest Path": 7,
        "Average Path": 4,
        "Estimated LUTs": 8,
        "Total Node": 15
    },
    "operators/twobits_arithmetic_uminus/no_arch": {
        "test_name": "operators/twobits_arithmetic_uminus/no_arch",
        "verilog": "twobits_arithmetic_uminus.v",
        "max_rss(MiB)": 32.5,
        "exec_time(ms)": 6.5,
        "synthesis_time(ms)": 3.7,
        "Latch Drivers": 1,
        "Pi": 3,
        "Po": 4,
        "logic element": 11,
        "latch": 3,
        "Longest Path": 7,
        "Average Path": 4,
        "Estimated LUTs": 11,
        "Total Node": 15
    },
    "operators/LLSC_2_4_8/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "operators/LLSC_2_4_8/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "verilog": "LLSC_2_4_8.v",
        "max_rss(MiB)": 54.7,
        "exec_time(ms)": 83.4,
        "synthesis_time(ms)": 1.9,
        "Pi": 4,
        "Po": 8,
        "Adder": 0,
        "Multiplier": 0,
        "Memory": 0,
        "generic logic size": 4,
        "Longest Path": 2,
        "Average Path": 2
    },
    "operators/LLSC_2_4_8/k6_N10_40nm": {
        "test_name": "operators/LLSC_2_4_8/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "verilog": "LLSC_2_4_8.v",
        "max_rss(MiB)": 37.4,
        "exec_time(ms)": 11.9,
        "synthesis_time(ms)": 2.4,
        "Pi": 4,
        "Po": 8,
        "generic logic size": 6,
        "Longest Path": 2,
        "Average Path": 2
    },
    "operators/LLSC_2_4_8/k6_N10_mem32K_40nm": {
        "test_name": "operators/LLSC_2_4_8/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "verilog": "LLSC_2_4_8.v",
        "max_rss(MiB)": 53.9,
        "exec_time(ms)": 84.4,
        "synthesis_time(ms)": 2.2,
        "Pi": 4,
        "Po": 8,
        "Multiplier": 0,
        "Memory": 0,
        "generic logic size": 6,
        "Longest Path": 2,
        "Average Path": 2
    },
    "operators/LLSC_2_4_8/no_arch": {
        "test_name": "operators/LLSC_2_4_8/no_arch",
        "verilog": "LLSC_2_4_8.v",
        "max_rss(MiB)": 34.2,
        "exec_time(ms)": 4.8,
        "synthesis_time(ms)": 2.6,
        "Pi": 4,
        "Po": 8,
        "Longest Path": 2,
        "Average Path": 2
    },
    "operators/LLSC_2_8_4/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "operators/LLSC_2_8_4/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "verilog": "LLSC_2_8_4.v",
        "max_rss(MiB)": 54.7,
        "exec_time(ms)": 89.7,
        "synthesis_time(ms)": 2.1,
        "Pi": 2,
        "Po": 4,
        "Adder": 0,
        "Multiplier": 0,
        "Memory": 0,
        "generic logic size": 4,
        "Longest Path": 2,
        "Average Path": 2
    },
    "operators/LLSC_2_8_4/k6_N10_40nm": {
        "test_name": "operators/LLSC_2_8_4/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "verilog": "LLSC_2_8_4.v",
        "max_rss(MiB)": 37.4,
        "exec_time(ms)": 11.3,
        "synthesis_time(ms)": 2.2,
        "Pi": 2,
        "Po": 4,
        "generic logic size": 6,
        "Longest Path": 2,
        "Average Path": 2
    },
    "operators/LLSC_2_8_4/k6_N10_mem32K_40nm": {
        "test_name": "operators/LLSC_2_8_4/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "verilog": "LLSC_2_8_4.v",
        "max_rss(MiB)": 53.9,
        "exec_time(ms)": 83.9,
        "synthesis_time(ms)": 2.1,
        "Pi": 2,
        "Po": 4,
        "Multiplier": 0,
        "Memory": 0,
        "generic logic size": 6,
        "Longest Path": 2,
        "Average Path": 2
    },
    "operators/LLSC_2_8_4/no_arch": {
        "test_name": "operators/LLSC_2_8_4/no_arch",
        "verilog": "LLSC_2_8_4.v",
        "max_rss(MiB)": 34.3,
        "exec_time(ms)": 3.6,
        "synthesis_time(ms)": 1.8,
        "Pi": 2,
        "Po": 4,
        "Longest Path": 2,
        "Average Path": 2
    },
    "operators/LLSC_2_8_8/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "operators/LLSC_2_8_8/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "verilog": "LLSC_2_8_8.v",
        "max_rss(MiB)": 54.7,
        "exec_time(ms)": 84.5,
        "synthesis_time(ms)": 2.4,
        "Pi": 6,
        "Po": 8,
        "Adder": 0,
        "Multiplier": 0,
        "Memory": 0,
        "generic logic size": 4,
        "Longest Path": 2,
        "Average Path": 2
    },
    "operators/LLSC_2_8_8/k6_N10_40nm": {
        "test_name": "operators/LLSC_2_8_8/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "verilog": "LLSC_2_8_8.v",
        "max_rss(MiB)": 37.5,
        "exec_time(ms)": 10.7,
        "synthesis_time(ms)": 2.4,
        "Pi": 6,
        "Po": 8,
        "generic logic size": 6,
        "Longest Path": 2,
        "Average Path": 2
    },
    "operators/LLSC_2_8_8/k6_N10_mem32K_40nm": {
        "test_name": "operators/LLSC_2_8_8/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "verilog": "LLSC_2_8_8.v",
        "max_rss(MiB)": 53.8,
        "exec_time(ms)": 86.2,
        "synthesis_time(ms)": 2.4,
        "Pi": 6,
        "Po": 8,
        "Multiplier": 0,
        "Memory": 0,
        "generic logic size": 6,
        "Longest Path": 2,
        "Average Path": 2
    },
    "operators/LLSC_2_8_8/no_arch": {
        "test_name": "operators/LLSC_2_8_8/no_arch",
        "verilog": "LLSC_2_8_8.v",
        "max_rss(MiB)": 34.2,
        "exec_time(ms)": 4.7,
        "synthesis_time(ms)": 2.8,
        "Pi": 6,
        "Po": 8,
        "Longest Path": 2,
        "Average Path": 2
    },
    "operators/LLSC_32_32_64/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "operators/LLSC_32_32_64/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "verilog": "LLSC_32_32_64.v",
        "max_rss(MiB)": 55.3,
        "exec_time(ms)": 89.8,
        "synthesis_time(ms)": 5,
        "Pi": 32,
        "Po": 64,
        "Adder": 0,
        "Multiplier": 0,
        "Memory": 0,
        "generic logic size": 4,
        "Longest Path": 2,
        "Average Path": 2
    },
    "operators/LLSC_32_32_64/k6_N10_40nm": {
        "test_name": "operators/LLSC_32_32_64/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "verilog": "LLSC_32_32_64.v",
        "max_rss(MiB)": 38.1,
        "exec_time(ms)": 14.9,
        "synthesis_time(ms)": 5.5,
        "Pi": 32,
        "Po": 64,
        "generic logic size": 6,
        "Longest Path": 2,
        "Average Path": 2
    },
    "operators/LLSC_32_32_64/k6_N10_mem32K_40nm": {
        "test_name": "operators/LLSC_32_32_64/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "verilog": "LLSC_32_32_64.v",
        "max_rss(MiB)": 54.6,
        "exec_time(ms)": 64.2,
        "synthesis_time(ms)": 4.2,
        "Pi": 32,
        "Po": 64,
        "Multiplier": 0,
        "Memory": 0,
        "generic logic size": 6,
        "Longest Path": 2,
        "Average Path": 2
    },
    "operators/LLSC_32_32_64/no_arch": {
        "test_name": "operators/LLSC_32_32_64/no_arch",
        "verilog": "LLSC_32_32_64.v",
        "max_rss(MiB)": 35.1,
        "exec_time(ms)": 8.1,
        "synthesis_time(ms)": 5.7,
        "Pi": 32,
        "Po": 64,
        "Longest Path": 2,
        "Average Path": 2
    },
    "operators/LLSC_32_64_32/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "operators/LLSC_32_64_32/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "verilog": "LLSC_32_64_32.v",
        "max_rss(MiB)": 55.2,
        "exec_time(ms)": 91.4,
        "synthesis_time(ms)": 4.8,
        "Po": 32,
        "Adder": 0,
        "Multiplier": 0,
        "Memory": 0,
        "generic logic size": 4,
        "Longest Path": 2,
        "Average Path": 2
    },
    "operators/LLSC_32_64_32/k6_N10_40nm": {
        "test_name": "operators/LLSC_32_64_32/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "verilog": "LLSC_32_64_32.v",
        "max_rss(MiB)": 38,
        "exec_time(ms)": 13.5,
        "synthesis_time(ms)": 4.2,
        "Po": 32,
        "generic logic size": 6,
        "Longest Path": 2,
        "Average Path": 2
    },
    "operators/LLSC_32_64_32/k6_N10_mem32K_40nm": {
        "test_name": "operators/LLSC_32_64_32/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "verilog": "LLSC_32_64_32.v",
        "max_rss(MiB)": 54.2,
        "exec_time(ms)": 76.6,
        "synthesis_time(ms)": 5,
        "Po": 32,
        "Multiplier": 0,
        "Memory": 0,
        "generic logic size": 6,
        "Longest Path": 2,
        "Average Path": 2
    },
    "operators/LLSC_32_64_32/no_arch": {
        "test_name": "operators/LLSC_32_64_32/no_arch",
        "verilog": "LLSC_32_64_32.v",
        "max_rss(MiB)": 35.2,
        "exec_time(ms)": 7.6,
        "synthesis_time(ms)": 5.3,
        "Po": 32,
        "Longest Path": 2,
        "Average Path": 2
    },
    "operators/LLSC_32_64_64/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "operators/LLSC_32_64_64/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "verilog": "LLSC_32_64_64.v",
        "max_rss(MiB)": 55.4,
        "exec_time(ms)": 95.2,
        "synthesis_time(ms)": 6.2,
        "Pi": 32,
        "Po": 64,
        "Adder": 0,
        "Multiplier": 0,
        "Memory": 0,
        "generic logic size": 4,
        "Longest Path": 2,
        "Average Path": 2
    },
    "operators/LLSC_32_64_64/k6_N10_40nm": {
        "test_name": "operators/LLSC_32_64_64/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "verilog": "LLSC_32_64_64.v",
        "max_rss(MiB)": 38.4,
        "exec_time(ms)": 16.4,
        "synthesis_time(ms)": 6.3,
        "Pi": 32,
        "Po": 64,
        "generic logic size": 6,
        "Longest Path": 2,
        "Average Path": 2
    },
    "operators/LLSC_32_64_64/k6_N10_mem32K_40nm": {
        "test_name": "operators/LLSC_32_64_64/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "verilog": "LLSC_32_64_64.v",
        "max_rss(MiB)": 54.9,
        "exec_time(ms)": 78,
        "synthesis_time(ms)": 4.2,
        "Pi": 32,
        "Po": 64,
        "Multiplier": 0,
        "Memory": 0,
        "generic logic size": 6,
        "Longest Path": 2,
        "Average Path": 2
    },
    "operators/LLSC_32_64_64/no_arch": {
        "test_name": "operators/LLSC_32_64_64/no_arch",
        "verilog": "LLSC_32_64_64.v",
        "max_rss(MiB)": 35.1,
        "exec_time(ms)": 9,
        "synthesis_time(ms)": 6.6,
        "Pi": 32,
        "Po": 64,
        "Longest Path": 2,
        "Average Path": 2
    },
    "operators/LLSC_3_4_8/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "operators/LLSC_3_4_8/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "verilog": "LLSC_3_4_8.v",
        "max_rss(MiB)": 54.8,
        "exec_time(ms)": 87.6,
        "synthesis_time(ms)": 2.3,
        "Pi": 4,
        "Po": 8,
        "Adder": 0,
        "Multiplier": 0,
        "Memory": 0,
        "generic logic size": 4,
        "Longest Path": 2,
        "Average Path": 2
    },
    "operators/LLSC_3_4_8/k6_N10_40nm": {
        "test_name": "operators/LLSC_3_4_8/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "verilog": "LLSC_3_4_8.v",
        "max_rss(MiB)": 37.5,
        "exec_time(ms)": 9,
        "synthesis_time(ms)": 2.2,
        "Pi": 4,
        "Po": 8,
        "generic logic size": 6,
        "Longest Path": 2,
        "Average Path": 2
    },
    "operators/LLSC_3_4_8/k6_N10_mem32K_40nm": {
        "test_name": "operators/LLSC_3_4_8/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "verilog": "LLSC_3_4_8.v",
        "max_rss(MiB)": 53.9,
        "exec_time(ms)": 85,
        "synthesis_time(ms)": 2.1,
        "Pi": 4,
        "Po": 8,
        "Multiplier": 0,
        "Memory": 0,
        "generic logic size": 6,
        "Longest Path": 2,
        "Average Path": 2
    },
    "operators/LLSC_3_4_8/no_arch": {
        "test_name": "operators/LLSC_3_4_8/no_arch",
        "verilog": "LLSC_3_4_8.v",
        "max_rss(MiB)": 34.1,
        "exec_time(ms)": 4.7,
        "synthesis_time(ms)": 2.4,
        "Pi": 4,
        "Po": 8,
        "Longest Path": 2,
        "Average Path": 2
    },
    "operators/LLSC_3_8_4/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "operators/LLSC_3_8_4/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "verilog": "LLSC_3_8_4.v",
        "max_rss(MiB)": 54.7,
        "exec_time(ms)": 85.5,
        "synthesis_time(ms)": 2.2,
        "Pi": 1,
        "Po": 4,
        "Adder": 0,
        "Multiplier": 0,
        "Memory": 0,
        "generic logic size": 4,
        "Longest Path": 2,
        "Average Path": 2
    },
    "operators/LLSC_3_8_4/k6_N10_40nm": {
        "test_name": "operators/LLSC_3_8_4/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "verilog": "LLSC_3_8_4.v",
        "max_rss(MiB)": 37.7,
        "exec_time(ms)": 11.6,
        "synthesis_time(ms)": 2.4,
        "Pi": 1,
        "Po": 4,
        "generic logic size": 6,
        "Longest Path": 2,
        "Average Path": 2
    },
    "operators/LLSC_3_8_4/k6_N10_mem32K_40nm": {
        "test_name": "operators/LLSC_3_8_4/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "verilog": "LLSC_3_8_4.v",
        "max_rss(MiB)": 53.8,
        "exec_time(ms)": 75.7,
        "synthesis_time(ms)": 1.7,
        "Pi": 1,
        "Po": 4,
        "Multiplier": 0,
        "Memory": 0,
        "generic logic size": 6,
        "Longest Path": 2,
        "Average Path": 2
    },
    "operators/LLSC_3_8_4/no_arch": {
        "test_name": "operators/LLSC_3_8_4/no_arch",
        "verilog": "LLSC_3_8_4.v",
        "max_rss(MiB)": 34.3,
        "exec_time(ms)": 4.9,
        "synthesis_time(ms)": 2.5,
        "Pi": 1,
        "Po": 4,
        "Longest Path": 2,
        "Average Path": 2
    },
    "operators/LLSC_3_8_8/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "operators/LLSC_3_8_8/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "verilog": "LLSC_3_8_8.v",
        "max_rss(MiB)": 54.7,
        "exec_time(ms)": 88.8,
        "synthesis_time(ms)": 2.4,
        "Pi": 5,
        "Po": 8,
        "Adder": 0,
        "Multiplier": 0,
        "Memory": 0,
        "generic logic size": 4,
        "Longest Path": 2,
        "Average Path": 2
    },
    "operators/LLSC_3_8_8/k6_N10_40nm": {
        "test_name": "operators/LLSC_3_8_8/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "verilog": "LLSC_3_8_8.v",
        "max_rss(MiB)": 37.5,
        "exec_time(ms)": 11.6,
        "synthesis_time(ms)": 2.5,
        "Pi": 5,
        "Po": 8,
        "generic logic size": 6,
        "Longest Path": 2,
        "Average Path": 2
    },
    "operators/LLSC_3_8_8/k6_N10_mem32K_40nm": {
        "test_name": "operators/LLSC_3_8_8/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "verilog": "LLSC_3_8_8.v",
        "max_rss(MiB)": 53.9,
        "exec_time(ms)": 85.7,
        "synthesis_time(ms)": 2.2,
        "Pi": 5,
        "Po": 8,
        "Multiplier": 0,
        "Memory": 0,
        "generic logic size": 6,
        "Longest Path": 2,
        "Average Path": 2
    },
    "operators/LLSC_3_8_8/no_arch": {
        "test_name": "operators/LLSC_3_8_8/no_arch",
        "verilog": "LLSC_3_8_8.v",
        "max_rss(MiB)": 34.5,
        "exec_time(ms)": 5.7,
        "synthesis_time(ms)": 3,
        "Pi": 5,
        "Po": 8,
        "Longest Path": 2,
        "Average Path": 2
    },
    "operators/LLSC_65_72_64/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "operators/LLSC_65_72_64/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "verilog": "LLSC_65_72_64.v",
        "max_rss(MiB)": 55.6,
        "exec_time(ms)": 87.8,
        "synthesis_time(ms)": 7.2,
        "Po": 64,
        "Adder": 0,
        "Multiplier": 0,
        "Memory": 0,
        "generic logic size": 4,
        "Longest Path": 2,
        "Average Path": 2
    },
    "operators/LLSC_65_72_64/k6_N10_40nm": {
        "test_name": "operators/LLSC_65_72_64/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "verilog": "LLSC_65_72_64.v",
        "max_rss(MiB)": 38.6,
        "exec_time(ms)": 16.1,
        "synthesis_time(ms)": 7.1,
        "Po": 64,
        "generic logic size": 6,
        "Longest Path": 2,
        "Average Path": 2
    },
    "operators/LLSC_65_72_64/k6_N10_mem32K_40nm": {
        "test_name": "operators/LLSC_65_72_64/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "verilog": "LLSC_65_72_64.v",
        "max_rss(MiB)": 54.8,
        "exec_time(ms)": 72.2,
        "synthesis_time(ms)": 4.6,
        "Po": 64,
        "Multiplier": 0,
        "Memory": 0,
        "generic logic size": 6,
        "Longest Path": 2,
        "Average Path": 2
    },
    "operators/LLSC_65_72_64/no_arch": {
        "test_name": "operators/LLSC_65_72_64/no_arch",
        "verilog": "LLSC_65_72_64.v",
        "max_rss(MiB)": 35.6,
        "exec_time(ms)": 9.7,
        "synthesis_time(ms)": 7.1,
        "Po": 64,
        "Longest Path": 2,
        "Average Path": 2
    },
    "operators/LLSV_2_4_8/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "operators/LLSV_2_4_8/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "verilog": "LLSV_2_4_8.v",
        "max_rss(MiB)": 55.4,
        "exec_time(ms)": 91.6,
        "synthesis_time(ms)": 5.6,
        "Pi": 6,
        "Po": 8,
        "logic element": 192,
        "Adder": 0,
        "Multiplier": 0,
        "Memory": 0,
        "generic logic size": 4,
        "Longest Path": 12,
        "Average Path": 4,
        "Estimated LUTs": 192,
        "Total Node": 192
    },
    "operators/LLSV_2_4_8/k6_N10_40nm": {
        "test_name": "operators/LLSV_2_4_8/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "verilog": "LLSV_2_4_8.v",
        "max_rss(MiB)": 38.4,
        "exec_time(ms)": 15.3,
        "synthesis_time(ms)": 6.3,
        "Pi": 6,
        "Po": 8,
        "logic element": 192,
        "generic logic size": 6,
        "Longest Path": 12,
        "Average Path": 4,
        "Estimated LUTs": 192,
        "Total Node": 192
    },
    "operators/LLSV_2_4_8/k6_N10_mem32K_40nm": {
        "test_name": "operators/LLSV_2_4_8/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "verilog": "LLSV_2_4_8.v",
        "max_rss(MiB)": 54.9,
        "exec_time(ms)": 86,
        "synthesis_time(ms)": 5.8,
        "Pi": 6,
        "Po": 8,
        "logic element": 192,
        "Multiplier": 0,
        "Memory": 0,
        "generic logic size": 6,
        "Longest Path": 12,
        "Average Path": 4,
        "Estimated LUTs": 192,
        "Total Node": 192
    },
    "operators/LLSV_2_4_8/no_arch": {
        "test_name": "operators/LLSV_2_4_8/no_arch",
        "verilog": "LLSV_2_4_8.v",
        "max_rss(MiB)": 35.4,
        "exec_time(ms)": 8.3,
        "synthesis_time(ms)": 6,
        "Pi": 6,
        "Po": 8,
        "logic element": 192,
        "Longest Path": 12,
        "Average Path": 4,
        "Estimated LUTs": 192,
        "Total Node": 192
    },
    "operators/LLSV_2_8_4/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "operators/LLSV_2_8_4/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "verilog": "LLSV_2_8_4.v",
        "max_rss(MiB)": 55.6,
        "exec_time(ms)": 93.8,
        "synthesis_time(ms)": 4.8,
        "Pi": 6,
        "Po": 4,
        "logic element": 96,
        "Adder": 0,
        "Multiplier": 0,
        "Memory": 0,
        "generic logic size": 4,
        "Longest Path": 12,
        "Average Path": 4,
        "Estimated LUTs": 96,
        "Total Node": 96
    },
    "operators/LLSV_2_8_4/k6_N10_40nm": {
        "test_name": "operators/LLSV_2_8_4/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "verilog": "LLSV_2_8_4.v",
        "max_rss(MiB)": 38.6,
        "exec_time(ms)": 14.6,
        "synthesis_time(ms)": 5.5,
        "Pi": 6,
        "Po": 4,
        "logic element": 96,
        "generic logic size": 6,
        "Longest Path": 12,
        "Average Path": 4,
        "Estimated LUTs": 96,
        "Total Node": 96
    },
    "operators/LLSV_2_8_4/k6_N10_mem32K_40nm": {
        "test_name": "operators/LLSV_2_8_4/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "verilog": "LLSV_2_8_4.v",
        "max_rss(MiB)": 54.9,
        "exec_time(ms)": 88,
        "synthesis_time(ms)": 5.1,
        "Pi": 6,
        "Po": 4,
        "logic element": 96,
        "Multiplier": 0,
        "Memory": 0,
        "generic logic size": 6,
        "Longest Path": 12,
        "Average Path": 4,
        "Estimated LUTs": 96,
        "Total Node": 96
    },
    "operators/LLSV_2_8_4/no_arch": {
        "test_name": "operators/LLSV_2_8_4/no_arch",
        "verilog": "LLSV_2_8_4.v",
        "max_rss(MiB)": 35.3,
        "exec_time(ms)": 7,
        "synthesis_time(ms)": 5,
        "Pi": 6,
        "Po": 4,
        "logic element": 96,
        "Longest Path": 12,
        "Average Path": 4,
        "Estimated LUTs": 96,
        "Total Node": 96
    },
    "operators/LLSV_2_8_8/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "operators/LLSV_2_8_8/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "verilog": "LLSV_2_8_8.v",
        "max_rss(MiB)": 55.7,
        "exec_time(ms)": 82,
        "synthesis_time(ms)": 5.4,
        "Pi": 10,
        "Po": 8,
        "logic element": 192,
        "Adder": 0,
        "Multiplier": 0,
        "Memory": 0,
        "generic logic size": 4,
        "Longest Path": 12,
        "Average Path": 4,
        "Estimated LUTs": 192,
        "Total Node": 192
    },
    "operators/LLSV_2_8_8/k6_N10_40nm": {
        "test_name": "operators/LLSV_2_8_8/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "verilog": "LLSV_2_8_8.v",
        "max_rss(MiB)": 38.5,
        "exec_time(ms)": 11.5,
        "synthesis_time(ms)": 4.1,
        "Pi": 10,
        "Po": 8,
        "logic element": 192,
        "generic logic size": 6,
        "Longest Path": 12,
        "Average Path": 4,
        "Estimated LUTs": 192,
        "Total Node": 192
    },
    "operators/LLSV_2_8_8/k6_N10_mem32K_40nm": {
        "test_name": "operators/LLSV_2_8_8/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "verilog": "LLSV_2_8_8.v",
        "max_rss(MiB)": 54.8,
        "exec_time(ms)": 87.7,
        "synthesis_time(ms)": 5.7,
        "Pi": 10,
        "Po": 8,
        "logic element": 192,
        "Multiplier": 0,
        "Memory": 0,
        "generic logic size": 6,
        "Longest Path": 12,
        "Average Path": 4,
        "Estimated LUTs": 192,
        "Total Node": 192
    },
    "operators/LLSV_2_8_8/no_arch": {
        "test_name": "operators/LLSV_2_8_8/no_arch",
        "verilog": "LLSV_2_8_8.v",
        "max_rss(MiB)": 35.6,
        "exec_time(ms)": 9,
        "synthesis_time(ms)": 6.4,
        "Pi": 10,
        "Po": 8,
        "logic element": 192,
        "Longest Path": 12,
        "Average Path": 4,
        "Estimated LUTs": 192,
        "Total Node": 192
    },
    "operators/LLSV_32_32_64/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "operators/LLSV_32_32_64/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "verilog": "LLSV_32_32_64.v",
        "warnings": [
            "LLSV_32_32_64.v:8:1 [NETLIST] requesting a shift left that will overflow the maximum size of 63 [63]"
        ],
        "max_rss(MiB)": 240.2,
        "exec_time(ms)": 364.1,
        "synthesis_time(ms)": 277.5,
        "Pi": 38,
        "Po": 64,
        "logic element": 12288,
        "Adder": 0,
        "Multiplier": 0,
        "Memory": 0,
        "generic logic size": 4,
        "Longest Path": 68,
        "Average Path": 5,
        "Estimated LUTs": 12288,
        "Total Node": 12288
    },
    "operators/LLSV_32_32_64/k6_N10_40nm": {
        "test_name": "operators/LLSV_32_32_64/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "verilog": "LLSV_32_32_64.v",
        "warnings": [
            "LLSV_32_32_64.v:8:1 [NETLIST] requesting a shift left that will overflow the maximum size of 63 [63]"
        ],
        "max_rss(MiB)": 223.4,
        "exec_time(ms)": 294.4,
        "synthesis_time(ms)": 285.2,
        "Pi": 38,
        "Po": 64,
        "logic element": 12288,
        "generic logic size": 6,
        "Longest Path": 68,
        "Average Path": 5,
        "Estimated LUTs": 12288,
        "Total Node": 12288
    },
    "operators/LLSV_32_32_64/k6_N10_mem32K_40nm": {
        "test_name": "operators/LLSV_32_32_64/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "verilog": "LLSV_32_32_64.v",
        "warnings": [
            "LLSV_32_32_64.v:8:1 [NETLIST] requesting a shift left that will overflow the maximum size of 63 [63]"
        ],
        "max_rss(MiB)": 239.5,
        "exec_time(ms)": 367.3,
        "synthesis_time(ms)": 285.3,
        "Pi": 38,
        "Po": 64,
        "logic element": 12288,
        "Multiplier": 0,
        "Memory": 0,
        "generic logic size": 6,
        "Longest Path": 68,
        "Average Path": 5,
        "Estimated LUTs": 12288,
        "Total Node": 12288
    },
    "operators/LLSV_32_32_64/no_arch": {
        "test_name": "operators/LLSV_32_32_64/no_arch",
        "verilog": "LLSV_32_32_64.v",
        "warnings": [
            "LLSV_32_32_64.v:8:1 [NETLIST] requesting a shift left that will overflow the maximum size of 63 [63]"
        ],
        "max_rss(MiB)": 220.6,
        "exec_time(ms)": 268.7,
        "synthesis_time(ms)": 266.1,
        "Pi": 38,
        "Po": 64,
        "logic element": 12288,
        "Longest Path": 68,
        "Average Path": 5,
        "Estimated LUTs": 12288,
        "Total Node": 12288
    },
    "operators/LLSV_32_64_32/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "operators/LLSV_32_64_32/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "verilog": "LLSV_32_64_32.v",
        "warnings": [
            "LLSV_32_64_32.v:8:1 [NETLIST] requesting a shift left that will overflow the maximum size of 63 [63]"
        ],
        "max_rss(MiB)": 236,
        "exec_time(ms)": 339.2,
        "synthesis_time(ms)": 249.2,
        "Pi": 38,
        "Po": 32,
        "logic element": 6144,
        "Adder": 0,
        "Multiplier": 0,
        "Memory": 0,
        "generic logic size": 4,
        "Longest Path": 68,
        "Average Path": 5,
        "Estimated LUTs": 6144,
        "Total Node": 6144
    },
    "operators/LLSV_32_64_32/k6_N10_40nm": {
        "test_name": "operators/LLSV_32_64_32/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "verilog": "LLSV_32_64_32.v",
        "warnings": [
            "LLSV_32_64_32.v:8:1 [NETLIST] requesting a shift left that will overflow the maximum size of 63 [63]"
        ],
        "max_rss(MiB)": 219.4,
        "exec_time(ms)": 264.2,
        "synthesis_time(ms)": 254.8,
        "Pi": 38,
        "Po": 32,
        "logic element": 6144,
        "generic logic size": 6,
        "Longest Path": 68,
        "Average Path": 5,
        "Estimated LUTs": 6144,
        "Total Node": 6144
    },
    "operators/LLSV_32_64_32/k6_N10_mem32K_40nm": {
        "test_name": "operators/LLSV_32_64_32/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "verilog": "LLSV_32_64_32.v",
        "warnings": [
            "LLSV_32_64_32.v:8:1 [NETLIST] requesting a shift left that will overflow the maximum size of 63 [63]"
        ],
        "max_rss(MiB)": 235.5,
        "exec_time(ms)": 333,
        "synthesis_time(ms)": 244.6,
        "Pi": 38,
        "Po": 32,
        "logic element": 6144,
        "Multiplier": 0,
        "Memory": 0,
        "generic logic size": 6,
        "Longest Path": 68,
        "Average Path": 5,
        "Estimated LUTs": 6144,
        "Total Node": 6144
    },
    "operators/LLSV_32_64_32/no_arch": {
        "test_name": "operators/LLSV_32_64_32/no_arch",
        "verilog": "LLSV_32_64_32.v",
        "warnings": [
            "LLSV_32_64_32.v:8:1 [NETLIST] requesting a shift left that will overflow the maximum size of 63 [63]"
        ],
        "max_rss(MiB)": 216.3,
        "exec_time(ms)": 245.4,
        "synthesis_time(ms)": 242.9,
        "Pi": 38,
        "Po": 32,
        "logic element": 6144,
        "Longest Path": 68,
        "Average Path": 5,
        "Estimated LUTs": 6144,
        "Total Node": 6144
    },
    "operators/LLSV_32_64_64/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "operators/LLSV_32_64_64/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "verilog": "LLSV_32_64_64.v",
        "warnings": [
            "LLSV_32_64_64.v:8:1 [NETLIST] requesting a shift left that will overflow the maximum size of 63 [63]"
        ],
        "max_rss(MiB)": 237,
        "exec_time(ms)": 359.1,
        "synthesis_time(ms)": 279.1,
        "Pi": 70,
        "Po": 64,
        "logic element": 12288,
        "Adder": 0,
        "Multiplier": 0,
        "Memory": 0,
        "generic logic size": 4,
        "Longest Path": 68,
        "Average Path": 5,
        "Estimated LUTs": 12288,
        "Total Node": 12288
    },
    "operators/LLSV_32_64_64/k6_N10_40nm": {
        "test_name": "operators/LLSV_32_64_64/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "verilog": "LLSV_32_64_64.v",
        "warnings": [
            "LLSV_32_64_64.v:8:1 [NETLIST] requesting a shift left that will overflow the maximum size of 63 [63]"
        ],
        "max_rss(MiB)": 220.2,
        "exec_time(ms)": 299,
        "synthesis_time(ms)": 287.8,
        "Pi": 70,
        "Po": 64,
        "logic element": 12288,
        "generic logic size": 6,
        "Longest Path": 68,
        "Average Path": 5,
        "Estimated LUTs": 12288,
        "Total Node": 12288
    },
    "operators/LLSV_32_64_64/k6_N10_mem32K_40nm": {
        "test_name": "operators/LLSV_32_64_64/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "verilog": "LLSV_32_64_64.v",
        "warnings": [
            "LLSV_32_64_64.v:8:1 [NETLIST] requesting a shift left that will overflow the maximum size of 63 [63]"
        ],
        "max_rss(MiB)": 236.3,
        "exec_time(ms)": 350.5,
        "synthesis_time(ms)": 260.5,
        "Pi": 70,
        "Po": 64,
        "logic element": 12288,
        "Multiplier": 0,
        "Memory": 0,
        "generic logic size": 6,
        "Longest Path": 68,
        "Average Path": 5,
        "Estimated LUTs": 12288,
        "Total Node": 12288
    },
    "operators/LLSV_32_64_64/no_arch": {
        "test_name": "operators/LLSV_32_64_64/no_arch",
        "verilog": "LLSV_32_64_64.v",
        "warnings": [
            "LLSV_32_64_64.v:8:1 [NETLIST] requesting a shift left that will overflow the maximum size of 63 [63]"
        ],
        "max_rss(MiB)": 217.4,
        "exec_time(ms)": 283.8,
        "synthesis_time(ms)": 281.4,
        "Pi": 70,
        "Po": 64,
        "logic element": 12288,
        "Longest Path": 68,
        "Average Path": 5,
        "Estimated LUTs": 12288,
        "Total Node": 12288
    },
    "operators/LLSV_3_4_8/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "operators/LLSV_3_4_8/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "verilog": "LLSV_3_4_8.v",
        "max_rss(MiB)": 55.6,
        "exec_time(ms)": 90.3,
        "synthesis_time(ms)": 5.5,
        "Pi": 6,
        "Po": 8,
        "logic element": 192,
        "Adder": 0,
        "Multiplier": 0,
        "Memory": 0,
        "generic logic size": 4,
        "Longest Path": 12,
        "Average Path": 4,
        "Estimated LUTs": 192,
        "Total Node": 192
    },
    "operators/LLSV_3_4_8/k6_N10_40nm": {
        "test_name": "operators/LLSV_3_4_8/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "verilog": "LLSV_3_4_8.v",
        "max_rss(MiB)": 38.5,
        "exec_time(ms)": 14.8,
        "synthesis_time(ms)": 5.3,
        "Pi": 6,
        "Po": 8,
        "logic element": 192,
        "generic logic size": 6,
        "Longest Path": 12,
        "Average Path": 4,
        "Estimated LUTs": 192,
        "Total Node": 192
    },
    "operators/LLSV_3_4_8/k6_N10_mem32K_40nm": {
        "test_name": "operators/LLSV_3_4_8/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "verilog": "LLSV_3_4_8.v",
        "max_rss(MiB)": 54.9,
        "exec_time(ms)": 71.8,
        "synthesis_time(ms)": 5.6,
        "Pi": 6,
        "Po": 8,
        "logic element": 192,
        "Multiplier": 0,
        "Memory": 0,
        "generic logic size": 6,
        "Longest Path": 12,
        "Average Path": 4,
        "Estimated LUTs": 192,
        "Total Node": 192
    },
    "operators/LLSV_3_4_8/no_arch": {
        "test_name": "operators/LLSV_3_4_8/no_arch",
        "verilog": "LLSV_3_4_8.v",
        "max_rss(MiB)": 35.4,
        "exec_time(ms)": 8,
        "synthesis_time(ms)": 5.7,
        "Pi": 6,
        "Po": 8,
        "logic element": 192,
        "Longest Path": 12,
        "Average Path": 4,
        "Estimated LUTs": 192,
        "Total Node": 192
    },
    "operators/LLSV_3_8_4/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "operators/LLSV_3_8_4/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "verilog": "LLSV_3_8_4.v",
        "max_rss(MiB)": 55.6,
        "exec_time(ms)": 80.4,
        "synthesis_time(ms)": 5.3,
        "Pi": 6,
        "Po": 4,
        "logic element": 96,
        "Adder": 0,
        "Multiplier": 0,
        "Memory": 0,
        "generic logic size": 4,
        "Longest Path": 12,
        "Average Path": 4,
        "Estimated LUTs": 96,
        "Total Node": 96
    },
    "operators/LLSV_3_8_4/k6_N10_40nm": {
        "test_name": "operators/LLSV_3_8_4/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "verilog": "LLSV_3_8_4.v",
        "max_rss(MiB)": 38.4,
        "exec_time(ms)": 15.8,
        "synthesis_time(ms)": 6.3,
        "Pi": 6,
        "Po": 4,
        "logic element": 96,
        "generic logic size": 6,
        "Longest Path": 12,
        "Average Path": 4,
        "Estimated LUTs": 96,
        "Total Node": 96
    },
    "operators/LLSV_3_8_4/k6_N10_mem32K_40nm": {
        "test_name": "operators/LLSV_3_8_4/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "verilog": "LLSV_3_8_4.v",
        "max_rss(MiB)": 54.6,
        "exec_time(ms)": 63.2,
        "synthesis_time(ms)": 3.5,
        "Pi": 6,
        "Po": 4,
        "logic element": 96,
        "Multiplier": 0,
        "Memory": 0,
        "generic logic size": 6,
        "Longest Path": 12,
        "Average Path": 4,
        "Estimated LUTs": 96,
        "Total Node": 96
    },
    "operators/LLSV_3_8_4/no_arch": {
        "test_name": "operators/LLSV_3_8_4/no_arch",
        "verilog": "LLSV_3_8_4.v",
        "max_rss(MiB)": 35.4,
        "exec_time(ms)": 7.9,
        "synthesis_time(ms)": 5.5,
        "Pi": 6,
        "Po": 4,
        "logic element": 96,
        "Longest Path": 12,
        "Average Path": 4,
        "Estimated LUTs": 96,
        "Total Node": 96
    },
    "operators/LLSV_3_8_8/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "operators/LLSV_3_8_8/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "verilog": "LLSV_3_8_8.v",
        "max_rss(MiB)": 55.6,
        "exec_time(ms)": 69.3,
        "synthesis_time(ms)": 5.5,
        "Pi": 10,
        "Po": 8,
        "logic element": 192,
        "Adder": 0,
        "Multiplier": 0,
        "Memory": 0,
        "generic logic size": 4,
        "Longest Path": 12,
        "Average Path": 4,
        "Estimated LUTs": 192,
        "Total Node": 192
    },
    "operators/LLSV_3_8_8/k6_N10_40nm": {
        "test_name": "operators/LLSV_3_8_8/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "verilog": "LLSV_3_8_8.v",
        "max_rss(MiB)": 38.5,
        "exec_time(ms)": 14.6,
        "synthesis_time(ms)": 5.4,
        "Pi": 10,
        "Po": 8,
        "logic element": 192,
        "generic logic size": 6,
        "Longest Path": 12,
        "Average Path": 4,
        "Estimated LUTs": 192,
        "Total Node": 192
    },
    "operators/LLSV_3_8_8/k6_N10_mem32K_40nm": {
        "test_name": "operators/LLSV_3_8_8/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "verilog": "LLSV_3_8_8.v",
        "max_rss(MiB)": 54.9,
        "exec_time(ms)": 86.2,
        "synthesis_time(ms)": 5.4,
        "Pi": 10,
        "Po": 8,
        "logic element": 192,
        "Multiplier": 0,
        "Memory": 0,
        "generic logic size": 6,
        "Longest Path": 12,
        "Average Path": 4,
        "Estimated LUTs": 192,
        "Total Node": 192
    },
    "operators/LLSV_3_8_8/no_arch": {
        "test_name": "operators/LLSV_3_8_8/no_arch",
        "verilog": "LLSV_3_8_8.v",
        "max_rss(MiB)": 35.3,
        "exec_time(ms)": 8.3,
        "synthesis_time(ms)": 5.9,
        "Pi": 10,
        "Po": 8,
        "logic element": 192,
        "Longest Path": 12,
        "Average Path": 4,
        "Estimated LUTs": 192,
        "Total Node": 192
    },
    "operators/LLSV_65_72_64/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "operators/LLSV_65_72_64/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "verilog": "LLSV_65_72_64.v",
        "warnings": [
            "LLSV_65_72_64.v:8:1 [NETLIST] requesting a shift left that will overflow the maximum size of 63 [63]",
            "LLSV_65_72_64.v:8:1 [NETLIST] requesting a shift left that will overflow the maximum size of 64 [63]",
            "LLSV_65_72_64.v:8:1 [NETLIST] requesting a shift left that will overflow the maximum size of 65 [63]",
            "LLSV_65_72_64.v:8:1 [NETLIST] requesting a shift left that will overflow the maximum size of 66 [63]",
            "LLSV_65_72_64.v:8:1 [NETLIST] requesting a shift left that will overflow the maximum size of 67 [63]",
            "LLSV_65_72_64.v:8:1 [NETLIST] requesting a shift left that will overflow the maximum size of 68 [63]",
            "LLSV_65_72_64.v:8:1 [NETLIST] requesting a shift left that will overflow the maximum size of 69 [63]",
            "LLSV_65_72_64.v:8:1 [NETLIST] requesting a shift left that will overflow the maximum size of 70 [63]",
            "LLSV_65_72_64.v:8:1 [NETLIST] requesting a shift left that will overflow the maximum size of 71 [63]"
        ],
        "max_rss(MiB)": 317.6,
        "exec_time(ms)": 449.1,
        "synthesis_time(ms)": 359.4,
        "Pi": 73,
        "Po": 64,
        "logic element": 13824,
        "Adder": 0,
        "Multiplier": 0,
        "Memory": 0,
        "generic logic size": 4,
        "Longest Path": 76,
        "Average Path": 4,
        "Estimated LUTs": 13824,
        "Total Node": 13824
    },
    "operators/LLSV_65_72_64/k6_N10_40nm": {
        "test_name": "operators/LLSV_65_72_64/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "verilog": "LLSV_65_72_64.v",
        "warnings": [
            "LLSV_65_72_64.v:8:1 [NETLIST] requesting a shift left that will overflow the maximum size of 63 [63]",
            "LLSV_65_72_64.v:8:1 [NETLIST] requesting a shift left that will overflow the maximum size of 64 [63]",
            "LLSV_65_72_64.v:8:1 [NETLIST] requesting a shift left that will overflow the maximum size of 65 [63]",
            "LLSV_65_72_64.v:8:1 [NETLIST] requesting a shift left that will overflow the maximum size of 66 [63]",
            "LLSV_65_72_64.v:8:1 [NETLIST] requesting a shift left that will overflow the maximum size of 67 [63]",
            "LLSV_65_72_64.v:8:1 [NETLIST] requesting a shift left that will overflow the maximum size of 68 [63]",
            "LLSV_65_72_64.v:8:1 [NETLIST] requesting a shift left that will overflow the maximum size of 69 [63]",
            "LLSV_65_72_64.v:8:1 [NETLIST] requesting a shift left that will overflow the maximum size of 70 [63]",
            "LLSV_65_72_64.v:8:1 [NETLIST] requesting a shift left that will overflow the maximum size of 71 [63]"
        ],
        "max_rss(MiB)": 300.3,
        "exec_time(ms)": 380.6,
        "synthesis_time(ms)": 371.2,
        "Pi": 73,
        "Po": 64,
        "logic element": 13824,
        "generic logic size": 6,
        "Longest Path": 76,
        "Average Path": 4,
        "Estimated LUTs": 13824,
        "Total Node": 13824
    },
    "operators/LLSV_65_72_64/k6_N10_mem32K_40nm": {
        "test_name": "operators/LLSV_65_72_64/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "verilog": "LLSV_65_72_64.v",
        "warnings": [
            "LLSV_65_72_64.v:8:1 [NETLIST] requesting a shift left that will overflow the maximum size of 63 [63]",
            "LLSV_65_72_64.v:8:1 [NETLIST] requesting a shift left that will overflow the maximum size of 64 [63]",
            "LLSV_65_72_64.v:8:1 [NETLIST] requesting a shift left that will overflow the maximum size of 65 [63]",
            "LLSV_65_72_64.v:8:1 [NETLIST] requesting a shift left that will overflow the maximum size of 66 [63]",
            "LLSV_65_72_64.v:8:1 [NETLIST] requesting a shift left that will overflow the maximum size of 67 [63]",
            "LLSV_65_72_64.v:8:1 [NETLIST] requesting a shift left that will overflow the maximum size of 68 [63]",
            "LLSV_65_72_64.v:8:1 [NETLIST] requesting a shift left that will overflow the maximum size of 69 [63]",
            "LLSV_65_72_64.v:8:1 [NETLIST] requesting a shift left that will overflow the maximum size of 70 [63]",
            "LLSV_65_72_64.v:8:1 [NETLIST] requesting a shift left that will overflow the maximum size of 71 [63]"
        ],
        "max_rss(MiB)": 316.5,
        "exec_time(ms)": 420.1,
        "synthesis_time(ms)": 339,
        "Pi": 73,
        "Po": 64,
        "logic element": 13824,
        "Multiplier": 0,
        "Memory": 0,
        "generic logic size": 6,
        "Longest Path": 76,
        "Average Path": 4,
        "Estimated LUTs": 13824,
        "Total Node": 13824
    },
    "operators/LLSV_65_72_64/no_arch": {
        "test_name": "operators/LLSV_65_72_64/no_arch",
        "verilog": "LLSV_65_72_64.v",
        "warnings": [
            "LLSV_65_72_64.v:8:1 [NETLIST] requesting a shift left that will overflow the maximum size of 63 [63]",
            "LLSV_65_72_64.v:8:1 [NETLIST] requesting a shift left that will overflow the maximum size of 64 [63]",
            "LLSV_65_72_64.v:8:1 [NETLIST] requesting a shift left that will overflow the maximum size of 65 [63]",
            "LLSV_65_72_64.v:8:1 [NETLIST] requesting a shift left that will overflow the maximum size of 66 [63]",
            "LLSV_65_72_64.v:8:1 [NETLIST] requesting a shift left that will overflow the maximum size of 67 [63]",
            "LLSV_65_72_64.v:8:1 [NETLIST] requesting a shift left that will overflow the maximum size of 68 [63]",
            "LLSV_65_72_64.v:8:1 [NETLIST] requesting a shift left that will overflow the maximum size of 69 [63]",
            "LLSV_65_72_64.v:8:1 [NETLIST] requesting a shift left that will overflow the maximum size of 70 [63]",
            "LLSV_65_72_64.v:8:1 [NETLIST] requesting a shift left that will overflow the maximum size of 71 [63]"
        ],
        "max_rss(MiB)": 297.4,
        "exec_time(ms)": 344.5,
        "synthesis_time(ms)": 342,
        "Pi": 73,
        "Po": 64,
        "logic element": 13824,
        "Longest Path": 76,
        "Average Path": 4,
        "Estimated LUTs": 13824,
        "Total Node": 13824
    },
    "operators/LRSC_2_4_8/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "operators/LRSC_2_4_8/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "verilog": "LRSC_2_4_8.v",
        "max_rss(MiB)": 54.7,
        "exec_time(ms)": 92.9,
        "synthesis_time(ms)": 2.5,
        "Pi": 2,
        "Po": 8,
        "Adder": 0,
        "Multiplier": 0,
        "Memory": 0,
        "generic logic size": 4,
        "Longest Path": 2,
        "Average Path": 2
    },
    "operators/LRSC_2_4_8/k6_N10_40nm": {
        "test_name": "operators/LRSC_2_4_8/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "verilog": "LRSC_2_4_8.v",
        "max_rss(MiB)": 37.5,
        "exec_time(ms)": 10.3,
        "synthesis_time(ms)": 2.5,
        "Pi": 2,
        "Po": 8,
        "generic logic size": 6,
        "Longest Path": 2,
        "Average Path": 2
    },
    "operators/LRSC_2_4_8/k6_N10_mem32K_40nm": {
        "test_name": "operators/LRSC_2_4_8/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "verilog": "LRSC_2_4_8.v",
        "max_rss(MiB)": 54,
        "exec_time(ms)": 66,
        "synthesis_time(ms)": 2.1,
        "Pi": 2,
        "Po": 8,
        "Multiplier": 0,
        "Memory": 0,
        "generic logic size": 6,
        "Longest Path": 2,
        "Average Path": 2
    },
    "operators/LRSC_2_4_8/no_arch": {
        "test_name": "operators/LRSC_2_4_8/no_arch",
        "verilog": "LRSC_2_4_8.v",
        "max_rss(MiB)": 34.4,
        "exec_time(ms)": 5.2,
        "synthesis_time(ms)": 2.7,
        "Pi": 2,
        "Po": 8,
        "Longest Path": 2,
        "Average Path": 2
    },
    "operators/LRSC_2_8_4/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "operators/LRSC_2_8_4/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "verilog": "LRSC_2_8_4.v",
        "max_rss(MiB)": 54.6,
        "exec_time(ms)": 91,
        "synthesis_time(ms)": 2.2,
        "Pi": 4,
        "Po": 4,
        "Adder": 0,
        "Multiplier": 0,
        "Memory": 0,
        "generic logic size": 4,
        "Longest Path": 2,
        "Average Path": 2
    },
    "operators/LRSC_2_8_4/k6_N10_40nm": {
        "test_name": "operators/LRSC_2_8_4/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "verilog": "LRSC_2_8_4.v",
        "max_rss(MiB)": 37.4,
        "exec_time(ms)": 11.4,
        "synthesis_time(ms)": 2.1,
        "Pi": 4,
        "Po": 4,
        "generic logic size": 6,
        "Longest Path": 2,
        "Average Path": 2
    },
    "operators/LRSC_2_8_4/k6_N10_mem32K_40nm": {
        "test_name": "operators/LRSC_2_8_4/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "verilog": "LRSC_2_8_4.v",
        "max_rss(MiB)": 53.7,
        "exec_time(ms)": 78.8,
        "synthesis_time(ms)": 1.5,
        "Pi": 4,
        "Po": 4,
        "Multiplier": 0,
        "Memory": 0,
        "generic logic size": 6,
        "Longest Path": 2,
        "Average Path": 2
    },
    "operators/LRSC_2_8_4/no_arch": {
        "test_name": "operators/LRSC_2_8_4/no_arch",
        "verilog": "LRSC_2_8_4.v",
        "max_rss(MiB)": 34.1,
        "exec_time(ms)": 4.1,
        "synthesis_time(ms)": 2.2,
        "Pi": 4,
        "Po": 4,
        "Longest Path": 2,
        "Average Path": 2
    },
    "operators/LRSC_2_8_8/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "operators/LRSC_2_8_8/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "verilog": "LRSC_2_8_8.v",
        "max_rss(MiB)": 54.7,
        "exec_time(ms)": 89.5,
        "synthesis_time(ms)": 2.4,
        "Pi": 6,
        "Po": 8,
        "Adder": 0,
        "Multiplier": 0,
        "Memory": 0,
        "generic logic size": 4,
        "Longest Path": 2,
        "Average Path": 2
    },
    "operators/LRSC_2_8_8/k6_N10_40nm": {
        "test_name": "operators/LRSC_2_8_8/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "verilog": "LRSC_2_8_8.v",
        "max_rss(MiB)": 37.6,
        "exec_time(ms)": 11.8,
        "synthesis_time(ms)": 2.1,
        "Pi": 6,
        "Po": 8,
        "generic logic size": 6,
        "Longest Path": 2,
        "Average Path": 2
    },
    "operators/LRSC_2_8_8/k6_N10_mem32K_40nm": {
        "test_name": "operators/LRSC_2_8_8/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "verilog": "LRSC_2_8_8.v",
        "max_rss(MiB)": 53.9,
        "exec_time(ms)": 83.4,
        "synthesis_time(ms)": 2.3,
        "Pi": 6,
        "Po": 8,
        "Multiplier": 0,
        "Memory": 0,
        "generic logic size": 6,
        "Longest Path": 2,
        "Average Path": 2
    },
    "operators/LRSC_2_8_8/no_arch": {
        "test_name": "operators/LRSC_2_8_8/no_arch",
        "verilog": "LRSC_2_8_8.v",
        "max_rss(MiB)": 34.6,
        "exec_time(ms)": 5,
        "synthesis_time(ms)": 2.7,
        "Pi": 6,
        "Po": 8,
        "Longest Path": 2,
        "Average Path": 2
    },
    "operators/LRSC_32_32_64/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "operators/LRSC_32_32_64/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "verilog": "LRSC_32_32_64.v",
        "max_rss(MiB)": 55.4,
        "exec_time(ms)": 83.5,
        "synthesis_time(ms)": 5.6,
        "Po": 64,
        "Adder": 0,
        "Multiplier": 0,
        "Memory": 0,
        "generic logic size": 4,
        "Longest Path": 2,
        "Average Path": 2
    },
    "operators/LRSC_32_32_64/k6_N10_40nm": {
        "test_name": "operators/LRSC_32_32_64/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "verilog": "LRSC_32_32_64.v",
        "max_rss(MiB)": 38,
        "exec_time(ms)": 14,
        "synthesis_time(ms)": 5.5,
        "Po": 64,
        "generic logic size": 6,
        "Longest Path": 2,
        "Average Path": 2
    },
    "operators/LRSC_32_32_64/k6_N10_mem32K_40nm": {
        "test_name": "operators/LRSC_32_32_64/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "verilog": "LRSC_32_32_64.v",
        "max_rss(MiB)": 54.7,
        "exec_time(ms)": 88.7,
        "synthesis_time(ms)": 5.8,
        "Po": 64,
        "Multiplier": 0,
        "Memory": 0,
        "generic logic size": 6,
        "Longest Path": 2,
        "Average Path": 2
    },
    "operators/LRSC_32_32_64/no_arch": {
        "test_name": "operators/LRSC_32_32_64/no_arch",
        "verilog": "LRSC_32_32_64.v",
        "max_rss(MiB)": 35.2,
        "exec_time(ms)": 10.3,
        "synthesis_time(ms)": 5.9,
        "Po": 64,
        "Longest Path": 2,
        "Average Path": 2
    },
    "operators/LRSC_32_64_32/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "operators/LRSC_32_64_32/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "verilog": "LRSC_32_64_32.v",
        "max_rss(MiB)": 55.2,
        "exec_time(ms)": 87.3,
        "synthesis_time(ms)": 4.9,
        "Pi": 32,
        "Po": 32,
        "Adder": 0,
        "Multiplier": 0,
        "Memory": 0,
        "generic logic size": 4,
        "Longest Path": 2,
        "Average Path": 2
    },
    "operators/LRSC_32_64_32/k6_N10_40nm": {
        "test_name": "operators/LRSC_32_64_32/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "verilog": "LRSC_32_64_32.v",
        "max_rss(MiB)": 38.2,
        "exec_time(ms)": 13,
        "synthesis_time(ms)": 4.4,
        "Pi": 32,
        "Po": 32,
        "generic logic size": 6,
        "Longest Path": 2,
        "Average Path": 2
    },
    "operators/LRSC_32_64_32/k6_N10_mem32K_40nm": {
        "test_name": "operators/LRSC_32_64_32/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "verilog": "LRSC_32_64_32.v",
        "max_rss(MiB)": 54.4,
        "exec_time(ms)": 87.5,
        "synthesis_time(ms)": 4.7,
        "Pi": 32,
        "Po": 32,
        "Multiplier": 0,
        "Memory": 0,
        "generic logic size": 6,
        "Longest Path": 2,
        "Average Path": 2
    },
    "operators/LRSC_32_64_32/no_arch": {
        "test_name": "operators/LRSC_32_64_32/no_arch",
        "verilog": "LRSC_32_64_32.v",
        "max_rss(MiB)": 34.6,
        "exec_time(ms)": 7.2,
        "synthesis_time(ms)": 4.6,
        "Pi": 32,
        "Po": 32,
        "Longest Path": 2,
        "Average Path": 2
    },
    "operators/LRSC_32_64_64/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "operators/LRSC_32_64_64/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "verilog": "LRSC_32_64_64.v",
        "max_rss(MiB)": 55.5,
        "exec_time(ms)": 93.5,
        "synthesis_time(ms)": 6.5,
        "Pi": 32,
        "Po": 64,
        "Adder": 0,
        "Multiplier": 0,
        "Memory": 0,
        "generic logic size": 4,
        "Longest Path": 2,
        "Average Path": 2
    },
    "operators/LRSC_32_64_64/k6_N10_40nm": {
        "test_name": "operators/LRSC_32_64_64/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "verilog": "LRSC_32_64_64.v",
        "max_rss(MiB)": 38.3,
        "exec_time(ms)": 15.6,
        "synthesis_time(ms)": 6.2,
        "Pi": 32,
        "Po": 64,
        "generic logic size": 6,
        "Longest Path": 2,
        "Average Path": 2
    },
    "operators/LRSC_32_64_64/k6_N10_mem32K_40nm": {
        "test_name": "operators/LRSC_32_64_64/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "verilog": "LRSC_32_64_64.v",
        "max_rss(MiB)": 54.6,
        "exec_time(ms)": 85.4,
        "synthesis_time(ms)": 6.2,
        "Pi": 32,
        "Po": 64,
        "Multiplier": 0,
        "Memory": 0,
        "generic logic size": 6,
        "Longest Path": 2,
        "Average Path": 2
    },
    "operators/LRSC_32_64_64/no_arch": {
        "test_name": "operators/LRSC_32_64_64/no_arch",
        "verilog": "LRSC_32_64_64.v",
        "max_rss(MiB)": 35,
        "exec_time(ms)": 10.8,
        "synthesis_time(ms)": 7.4,
        "Pi": 32,
        "Po": 64,
        "Longest Path": 2,
        "Average Path": 2
    },
    "operators/LRSC_3_4_8/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "operators/LRSC_3_4_8/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "verilog": "LRSC_3_4_8.v",
        "max_rss(MiB)": 54.7,
        "exec_time(ms)": 92.7,
        "synthesis_time(ms)": 2.3,
        "Pi": 1,
        "Po": 8,
        "Adder": 0,
        "Multiplier": 0,
        "Memory": 0,
        "generic logic size": 4,
        "Longest Path": 2,
        "Average Path": 2
    },
    "operators/LRSC_3_4_8/k6_N10_40nm": {
        "test_name": "operators/LRSC_3_4_8/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "verilog": "LRSC_3_4_8.v",
        "max_rss(MiB)": 37.3,
        "exec_time(ms)": 11.8,
        "synthesis_time(ms)": 2.2,
        "Pi": 1,
        "Po": 8,
        "generic logic size": 6,
        "Longest Path": 2,
        "Average Path": 2
    },
    "operators/LRSC_3_4_8/k6_N10_mem32K_40nm": {
        "test_name": "operators/LRSC_3_4_8/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "verilog": "LRSC_3_4_8.v",
        "max_rss(MiB)": 53.8,
        "exec_time(ms)": 71.9,
        "synthesis_time(ms)": 2.3,
        "Pi": 1,
        "Po": 8,
        "Multiplier": 0,
        "Memory": 0,
        "generic logic size": 6,
        "Longest Path": 2,
        "Average Path": 2
    },
    "operators/LRSC_3_4_8/no_arch": {
        "test_name": "operators/LRSC_3_4_8/no_arch",
        "verilog": "LRSC_3_4_8.v",
        "max_rss(MiB)": 34.4,
        "exec_time(ms)": 4.2,
        "synthesis_time(ms)": 2.4,
        "Pi": 1,
        "Po": 8,
        "Longest Path": 2,
        "Average Path": 2
    },
    "operators/LRSC_3_8_4/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "operators/LRSC_3_8_4/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "verilog": "LRSC_3_8_4.v",
        "max_rss(MiB)": 54.6,
        "exec_time(ms)": 82.3,
        "synthesis_time(ms)": 2.1,
        "Pi": 4,
        "Po": 4,
        "Adder": 0,
        "Multiplier": 0,
        "Memory": 0,
        "generic logic size": 4,
        "Longest Path": 2,
        "Average Path": 2
    },
    "operators/LRSC_3_8_4/k6_N10_40nm": {
        "test_name": "operators/LRSC_3_8_4/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "verilog": "LRSC_3_8_4.v",
        "max_rss(MiB)": 37.3,
        "exec_time(ms)": 14.6,
        "synthesis_time(ms)": 2.1,
        "Pi": 4,
        "Po": 4,
        "generic logic size": 6,
        "Longest Path": 2,
        "Average Path": 2
    },
    "operators/LRSC_3_8_4/k6_N10_mem32K_40nm": {
        "test_name": "operators/LRSC_3_8_4/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "verilog": "LRSC_3_8_4.v",
        "max_rss(MiB)": 53.8,
        "exec_time(ms)": 90.4,
        "synthesis_time(ms)": 2.2,
        "Pi": 4,
        "Po": 4,
        "Multiplier": 0,
        "Memory": 0,
        "generic logic size": 6,
        "Longest Path": 2,
        "Average Path": 2
    },
    "operators/LRSC_3_8_4/no_arch": {
        "test_name": "operators/LRSC_3_8_4/no_arch",
        "verilog": "LRSC_3_8_4.v",
        "max_rss(MiB)": 34.3,
        "exec_time(ms)": 4.9,
        "synthesis_time(ms)": 2.5,
        "Pi": 4,
        "Po": 4,
        "Longest Path": 2,
        "Average Path": 2
    },
    "operators/LRSC_3_8_8/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "operators/LRSC_3_8_8/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "verilog": "LRSC_3_8_8.v",
        "max_rss(MiB)": 54.6,
        "exec_time(ms)": 89.8,
        "synthesis_time(ms)": 2.4,
        "Pi": 5,
        "Po": 8,
        "Adder": 0,
        "Multiplier": 0,
        "Memory": 0,
        "generic logic size": 4,
        "Longest Path": 2,
        "Average Path": 2
    },
    "operators/LRSC_3_8_8/k6_N10_40nm": {
        "test_name": "operators/LRSC_3_8_8/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "verilog": "LRSC_3_8_8.v",
        "max_rss(MiB)": 37.6,
        "exec_time(ms)": 10.2,
        "synthesis_time(ms)": 2,
        "Pi": 5,
        "Po": 8,
        "generic logic size": 6,
        "Longest Path": 2,
        "Average Path": 2
    },
    "operators/LRSC_3_8_8/k6_N10_mem32K_40nm": {
        "test_name": "operators/LRSC_3_8_8/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "verilog": "LRSC_3_8_8.v",
        "max_rss(MiB)": 54.1,
        "exec_time(ms)": 83.9,
        "synthesis_time(ms)": 2.3,
        "Pi": 5,
        "Po": 8,
        "Multiplier": 0,
        "Memory": 0,
        "generic logic size": 6,
        "Longest Path": 2,
        "Average Path": 2
    },
    "operators/LRSC_3_8_8/no_arch": {
        "test_name": "operators/LRSC_3_8_8/no_arch",
        "verilog": "LRSC_3_8_8.v",
        "max_rss(MiB)": 34.2,
        "exec_time(ms)": 5.1,
        "synthesis_time(ms)": 2.6,
        "Pi": 5,
        "Po": 8,
        "Longest Path": 2,
        "Average Path": 2
    },
    "operators/LRSC_65_72_64/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "operators/LRSC_65_72_64/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "verilog": "LRSC_65_72_64.v",
        "max_rss(MiB)": 55.8,
        "exec_time(ms)": 94.3,
        "synthesis_time(ms)": 6.9,
        "Pi": 7,
        "Po": 64,
        "Adder": 0,
        "Multiplier": 0,
        "Memory": 0,
        "generic logic size": 4,
        "Longest Path": 2,
        "Average Path": 2
    },
    "operators/LRSC_65_72_64/k6_N10_40nm": {
        "test_name": "operators/LRSC_65_72_64/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "verilog": "LRSC_65_72_64.v",
        "max_rss(MiB)": 38.6,
        "exec_time(ms)": 13.2,
        "synthesis_time(ms)": 5.6,
        "Pi": 7,
        "Po": 64,
        "generic logic size": 6,
        "Longest Path": 2,
        "Average Path": 2
    },
    "operators/LRSC_65_72_64/k6_N10_mem32K_40nm": {
        "test_name": "operators/LRSC_65_72_64/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "verilog": "LRSC_65_72_64.v",
        "max_rss(MiB)": 55,
        "exec_time(ms)": 81.9,
        "synthesis_time(ms)": 5.3,
        "Pi": 7,
        "Po": 64,
        "Multiplier": 0,
        "Memory": 0,
        "generic logic size": 6,
        "Longest Path": 2,
        "Average Path": 2
    },
    "operators/LRSC_65_72_64/no_arch": {
        "test_name": "operators/LRSC_65_72_64/no_arch",
        "verilog": "LRSC_65_72_64.v",
        "max_rss(MiB)": 35.4,
        "exec_time(ms)": 9.5,
        "synthesis_time(ms)": 7.2,
        "Pi": 7,
        "Po": 64,
        "Longest Path": 2,
        "Average Path": 2
    },
    "operators/LRSV_2_4_8/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "operators/LRSV_2_4_8/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "verilog": "LRSV_2_4_8.v",
        "max_rss(MiB)": 55.6,
        "exec_time(ms)": 83.5,
        "synthesis_time(ms)": 4,
        "Pi": 6,
        "Po": 8,
        "logic element": 48,
        "Adder": 0,
        "Multiplier": 0,
        "Memory": 0,
        "generic logic size": 4,
        "Longest Path": 8,
        "Average Path": 3,
        "Estimated LUTs": 48,
        "Total Node": 48
    },
    "operators/LRSV_2_4_8/k6_N10_40nm": {
        "test_name": "operators/LRSV_2_4_8/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "verilog": "LRSV_2_4_8.v",
        "max_rss(MiB)": 38.2,
        "exec_time(ms)": 15.1,
        "synthesis_time(ms)": 5.7,
        "Pi": 6,
        "Po": 8,
        "logic element": 48,
        "generic logic size": 6,
        "Longest Path": 8,
        "Average Path": 3,
        "Estimated LUTs": 48,
        "Total Node": 48
    },
    "operators/LRSV_2_4_8/k6_N10_mem32K_40nm": {
        "test_name": "operators/LRSV_2_4_8/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "verilog": "LRSV_2_4_8.v",
        "max_rss(MiB)": 54.7,
        "exec_time(ms)": 82,
        "synthesis_time(ms)": 4.6,
        "Pi": 6,
        "Po": 8,
        "logic element": 48,
        "Multiplier": 0,
        "Memory": 0,
        "generic logic size": 6,
        "Longest Path": 8,
        "Average Path": 3,
        "Estimated LUTs": 48,
        "Total Node": 48
    },
    "operators/LRSV_2_4_8/no_arch": {
        "test_name": "operators/LRSV_2_4_8/no_arch",
        "verilog": "LRSV_2_4_8.v",
        "max_rss(MiB)": 35.5,
        "exec_time(ms)": 7,
        "synthesis_time(ms)": 4.7,
        "Pi": 6,
        "Po": 8,
        "logic element": 48,
        "Longest Path": 8,
        "Average Path": 3,
        "Estimated LUTs": 48,
        "Total Node": 48
    },
    "operators/LRSV_2_8_4/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "operators/LRSV_2_8_4/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "verilog": "LRSV_2_8_4.v",
        "max_rss(MiB)": 55.6,
        "exec_time(ms)": 87.5,
        "synthesis_time(ms)": 5.1,
        "Pi": 10,
        "Po": 4,
        "logic element": 120,
        "Adder": 0,
        "Multiplier": 0,
        "Memory": 0,
        "generic logic size": 4,
        "Longest Path": 12,
        "Average Path": 4,
        "Estimated LUTs": 120,
        "Total Node": 120
    },
    "operators/LRSV_2_8_4/k6_N10_40nm": {
        "test_name": "operators/LRSV_2_8_4/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "verilog": "LRSV_2_8_4.v",
        "max_rss(MiB)": 38.5,
        "exec_time(ms)": 14.7,
        "synthesis_time(ms)": 5.3,
        "Pi": 10,
        "Po": 4,
        "logic element": 120,
        "generic logic size": 6,
        "Longest Path": 12,
        "Average Path": 4,
        "Estimated LUTs": 120,
        "Total Node": 120
    },
    "operators/LRSV_2_8_4/k6_N10_mem32K_40nm": {
        "test_name": "operators/LRSV_2_8_4/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "verilog": "LRSV_2_8_4.v",
        "max_rss(MiB)": 54.6,
        "exec_time(ms)": 79.3,
        "synthesis_time(ms)": 4.3,
        "Pi": 10,
        "Po": 4,
        "logic element": 120,
        "Multiplier": 0,
        "Memory": 0,
        "generic logic size": 6,
        "Longest Path": 12,
        "Average Path": 4,
        "Estimated LUTs": 120,
        "Total Node": 120
    },
    "operators/LRSV_2_8_4/no_arch": {
        "test_name": "operators/LRSV_2_8_4/no_arch",
        "verilog": "LRSV_2_8_4.v",
        "max_rss(MiB)": 35.4,
        "exec_time(ms)": 6.2,
        "synthesis_time(ms)": 3.9,
        "Pi": 10,
        "Po": 4,
        "logic element": 120,
        "Longest Path": 12,
        "Average Path": 4,
        "Estimated LUTs": 120,
        "Total Node": 120
    },
    "operators/LRSV_2_8_8/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "operators/LRSV_2_8_8/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "verilog": "LRSV_2_8_8.v",
        "max_rss(MiB)": 55.6,
        "exec_time(ms)": 87.3,
        "synthesis_time(ms)": 4.9,
        "Pi": 10,
        "Po": 8,
        "logic element": 192,
        "Adder": 0,
        "Multiplier": 0,
        "Memory": 0,
        "generic logic size": 4,
        "Longest Path": 12,
        "Average Path": 4,
        "Estimated LUTs": 192,
        "Total Node": 192
    },
    "operators/LRSV_2_8_8/k6_N10_40nm": {
        "test_name": "operators/LRSV_2_8_8/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "verilog": "LRSV_2_8_8.v",
        "max_rss(MiB)": 38.6,
        "exec_time(ms)": 13.7,
        "synthesis_time(ms)": 4.2,
        "Pi": 10,
        "Po": 8,
        "logic element": 192,
        "generic logic size": 6,
        "Longest Path": 12,
        "Average Path": 4,
        "Estimated LUTs": 192,
        "Total Node": 192
    },
    "operators/LRSV_2_8_8/k6_N10_mem32K_40nm": {
        "test_name": "operators/LRSV_2_8_8/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "verilog": "LRSV_2_8_8.v",
        "max_rss(MiB)": 54.8,
        "exec_time(ms)": 81.2,
        "synthesis_time(ms)": 5.6,
        "Pi": 10,
        "Po": 8,
        "logic element": 192,
        "Multiplier": 0,
        "Memory": 0,
        "generic logic size": 6,
        "Longest Path": 12,
        "Average Path": 4,
        "Estimated LUTs": 192,
        "Total Node": 192
    },
    "operators/LRSV_2_8_8/no_arch": {
        "test_name": "operators/LRSV_2_8_8/no_arch",
        "verilog": "LRSV_2_8_8.v",
        "max_rss(MiB)": 35.5,
        "exec_time(ms)": 8.7,
        "synthesis_time(ms)": 6,
        "Pi": 10,
        "Po": 8,
        "logic element": 192,
        "Longest Path": 12,
        "Average Path": 4,
        "Estimated LUTs": 192,
        "Total Node": 192
    },
    "operators/LRSV_32_32_64/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "operators/LRSV_32_32_64/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "verilog": "LRSV_32_32_64.v",
        "max_rss(MiB)": 240.4,
        "exec_time(ms)": 331.5,
        "synthesis_time(ms)": 260.4,
        "Pi": 38,
        "Po": 64,
        "logic element": 3072,
        "Adder": 0,
        "Multiplier": 0,
        "Memory": 0,
        "generic logic size": 4,
        "Longest Path": 36,
        "Average Path": 3,
        "Estimated LUTs": 3072,
        "Total Node": 3072
    },
    "operators/LRSV_32_32_64/k6_N10_40nm": {
        "test_name": "operators/LRSV_32_32_64/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "verilog": "LRSV_32_32_64.v",
        "max_rss(MiB)": 223.6,
        "exec_time(ms)": 292.7,
        "synthesis_time(ms)": 283.4,
        "Pi": 38,
        "Po": 64,
        "logic element": 3072,
        "generic logic size": 6,
        "Longest Path": 36,
        "Average Path": 3,
        "Estimated LUTs": 3072,
        "Total Node": 3072
    },
    "operators/LRSV_32_32_64/k6_N10_mem32K_40nm": {
        "test_name": "operators/LRSV_32_32_64/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "verilog": "LRSV_32_32_64.v",
        "max_rss(MiB)": 239.8,
        "exec_time(ms)": 339.6,
        "synthesis_time(ms)": 275.6,
        "Pi": 38,
        "Po": 64,
        "logic element": 3072,
        "Multiplier": 0,
        "Memory": 0,
        "generic logic size": 6,
        "Longest Path": 36,
        "Average Path": 3,
        "Estimated LUTs": 3072,
        "Total Node": 3072
    },
    "operators/LRSV_32_32_64/no_arch": {
        "test_name": "operators/LRSV_32_32_64/no_arch",
        "verilog": "LRSV_32_32_64.v",
        "max_rss(MiB)": 220.7,
        "exec_time(ms)": 284.1,
        "synthesis_time(ms)": 281.9,
        "Pi": 38,
        "Po": 64,
        "logic element": 3072,
        "Longest Path": 36,
        "Average Path": 3,
        "Estimated LUTs": 3072,
        "Total Node": 3072
    },
    "operators/LRSV_32_64_32/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "operators/LRSV_32_64_32/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "verilog": "LRSV_32_64_32.v",
        "warnings": [
            "LRSV_32_64_32.v:7:1 [NETLIST] requesting a shift left that will overflow the maximum size of 63 [63]"
        ],
        "max_rss(MiB)": 236.6,
        "exec_time(ms)": 341.3,
        "synthesis_time(ms)": 251.9,
        "Pi": 70,
        "Po": 32,
        "logic element": 6624,
        "Adder": 0,
        "Multiplier": 0,
        "Memory": 0,
        "generic logic size": 4,
        "Longest Path": 68,
        "Average Path": 5,
        "Estimated LUTs": 6624,
        "Total Node": 6624
    },
    "operators/LRSV_32_64_32/k6_N10_40nm": {
        "test_name": "operators/LRSV_32_64_32/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "verilog": "LRSV_32_64_32.v",
        "warnings": [
            "LRSV_32_64_32.v:7:1 [NETLIST] requesting a shift left that will overflow the maximum size of 63 [63]"
        ],
        "max_rss(MiB)": 219.4,
        "exec_time(ms)": 263,
        "synthesis_time(ms)": 253.4,
        "Pi": 70,
        "Po": 32,
        "logic element": 6624,
        "generic logic size": 6,
        "Longest Path": 68,
        "Average Path": 5,
        "Estimated LUTs": 6624,
        "Total Node": 6624
    },
    "operators/LRSV_32_64_32/k6_N10_mem32K_40nm": {
        "test_name": "operators/LRSV_32_64_32/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "verilog": "LRSV_32_64_32.v",
        "warnings": [
            "LRSV_32_64_32.v:7:1 [NETLIST] requesting a shift left that will overflow the maximum size of 63 [63]"
        ],
        "max_rss(MiB)": 235.6,
        "exec_time(ms)": 344.2,
        "synthesis_time(ms)": 256.2,
        "Pi": 70,
        "Po": 32,
        "logic element": 6624,
        "Multiplier": 0,
        "Memory": 0,
        "generic logic size": 6,
        "Longest Path": 68,
        "Average Path": 5,
        "Estimated LUTs": 6624,
        "Total Node": 6624
    },
    "operators/LRSV_32_64_32/no_arch": {
        "test_name": "operators/LRSV_32_64_32/no_arch",
        "verilog": "LRSV_32_64_32.v",
        "warnings": [
            "LRSV_32_64_32.v:7:1 [NETLIST] requesting a shift left that will overflow the maximum size of 63 [63]"
        ],
        "max_rss(MiB)": 216.8,
        "exec_time(ms)": 253.5,
        "synthesis_time(ms)": 251.2,
        "Pi": 70,
        "Po": 32,
        "logic element": 6624,
        "Longest Path": 68,
        "Average Path": 5,
        "Estimated LUTs": 6624,
        "Total Node": 6624
    },
    "operators/LRSV_32_64_64/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "operators/LRSV_32_64_64/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "verilog": "LRSV_32_64_64.v",
        "warnings": [
            "LRSV_32_64_64.v:7:1 [NETLIST] requesting a shift left that will overflow the maximum size of 63 [63]"
        ],
        "max_rss(MiB)": 237.2,
        "exec_time(ms)": 353.1,
        "synthesis_time(ms)": 259.3,
        "Pi": 70,
        "Po": 64,
        "logic element": 12288,
        "Adder": 0,
        "Multiplier": 0,
        "Memory": 0,
        "generic logic size": 4,
        "Longest Path": 68,
        "Average Path": 5,
        "Estimated LUTs": 12288,
        "Total Node": 12288
    },
    "operators/LRSV_32_64_64/k6_N10_40nm": {
        "test_name": "operators/LRSV_32_64_64/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "verilog": "LRSV_32_64_64.v",
        "warnings": [
            "LRSV_32_64_64.v:7:1 [NETLIST] requesting a shift left that will overflow the maximum size of 63 [63]"
        ],
        "max_rss(MiB)": 220.3,
        "exec_time(ms)": 287.9,
        "synthesis_time(ms)": 278,
        "Pi": 70,
        "Po": 64,
        "logic element": 12288,
        "generic logic size": 6,
        "Longest Path": 68,
        "Average Path": 5,
        "Estimated LUTs": 12288,
        "Total Node": 12288
    },
    "operators/LRSV_32_64_64/k6_N10_mem32K_40nm": {
        "test_name": "operators/LRSV_32_64_64/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "verilog": "LRSV_32_64_64.v",
        "warnings": [
            "LRSV_32_64_64.v:7:1 [NETLIST] requesting a shift left that will overflow the maximum size of 63 [63]"
        ],
        "max_rss(MiB)": 236.6,
        "exec_time(ms)": 356.2,
        "synthesis_time(ms)": 267,
        "Pi": 70,
        "Po": 64,
        "logic element": 12288,
        "Multiplier": 0,
        "Memory": 0,
        "generic logic size": 6,
        "Longest Path": 68,
        "Average Path": 5,
        "Estimated LUTs": 12288,
        "Total Node": 12288
    },
    "operators/LRSV_32_64_64/no_arch": {
        "test_name": "operators/LRSV_32_64_64/no_arch",
        "verilog": "LRSV_32_64_64.v",
        "warnings": [
            "LRSV_32_64_64.v:7:1 [NETLIST] requesting a shift left that will overflow the maximum size of 63 [63]"
        ],
        "max_rss(MiB)": 217.6,
        "exec_time(ms)": 285,
        "synthesis_time(ms)": 282.5,
        "Pi": 70,
        "Po": 64,
        "logic element": 12288,
        "Longest Path": 68,
        "Average Path": 5,
        "Estimated LUTs": 12288,
        "Total Node": 12288
    },
    "operators/LRSV_3_4_8/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "operators/LRSV_3_4_8/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "verilog": "LRSV_3_4_8.v",
        "max_rss(MiB)": 55.6,
        "exec_time(ms)": 80.6,
        "synthesis_time(ms)": 3.5,
        "Pi": 6,
        "Po": 8,
        "logic element": 48,
        "Adder": 0,
        "Multiplier": 0,
        "Memory": 0,
        "generic logic size": 4,
        "Longest Path": 8,
        "Average Path": 3,
        "Estimated LUTs": 48,
        "Total Node": 48
    },
    "operators/LRSV_3_4_8/k6_N10_40nm": {
        "test_name": "operators/LRSV_3_4_8/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "verilog": "LRSV_3_4_8.v",
        "max_rss(MiB)": 38.6,
        "exec_time(ms)": 14,
        "synthesis_time(ms)": 5.2,
        "Pi": 6,
        "Po": 8,
        "logic element": 48,
        "generic logic size": 6,
        "Longest Path": 8,
        "Average Path": 3,
        "Estimated LUTs": 48,
        "Total Node": 48
    },
    "operators/LRSV_3_4_8/k6_N10_mem32K_40nm": {
        "test_name": "operators/LRSV_3_4_8/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "verilog": "LRSV_3_4_8.v",
        "max_rss(MiB)": 54.7,
        "exec_time(ms)": 82.9,
        "synthesis_time(ms)": 5.5,
        "Pi": 6,
        "Po": 8,
        "logic element": 48,
        "Multiplier": 0,
        "Memory": 0,
        "generic logic size": 6,
        "Longest Path": 8,
        "Average Path": 3,
        "Estimated LUTs": 48,
        "Total Node": 48
    },
    "operators/LRSV_3_4_8/no_arch": {
        "test_name": "operators/LRSV_3_4_8/no_arch",
        "verilog": "LRSV_3_4_8.v",
        "max_rss(MiB)": 35.6,
        "exec_time(ms)": 8.4,
        "synthesis_time(ms)": 6.1,
        "Pi": 6,
        "Po": 8,
        "logic element": 48,
        "Longest Path": 8,
        "Average Path": 3,
        "Estimated LUTs": 48,
        "Total Node": 48
    },
    "operators/LRSV_3_8_4/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "operators/LRSV_3_8_4/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "verilog": "LRSV_3_8_4.v",
        "max_rss(MiB)": 55.6,
        "exec_time(ms)": 89.4,
        "synthesis_time(ms)": 5.4,
        "Pi": 10,
        "Po": 4,
        "logic element": 120,
        "Adder": 0,
        "Multiplier": 0,
        "Memory": 0,
        "generic logic size": 4,
        "Longest Path": 12,
        "Average Path": 4,
        "Estimated LUTs": 120,
        "Total Node": 120
    },
    "operators/LRSV_3_8_4/k6_N10_40nm": {
        "test_name": "operators/LRSV_3_8_4/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "verilog": "LRSV_3_8_4.v",
        "max_rss(MiB)": 38.5,
        "exec_time(ms)": 15,
        "synthesis_time(ms)": 5.3,
        "Pi": 10,
        "Po": 4,
        "logic element": 120,
        "generic logic size": 6,
        "Longest Path": 12,
        "Average Path": 4,
        "Estimated LUTs": 120,
        "Total Node": 120
    },
    "operators/LRSV_3_8_4/k6_N10_mem32K_40nm": {
        "test_name": "operators/LRSV_3_8_4/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "verilog": "LRSV_3_8_4.v",
        "max_rss(MiB)": 54.9,
        "exec_time(ms)": 89.2,
        "synthesis_time(ms)": 5.1,
        "Pi": 10,
        "Po": 4,
        "logic element": 120,
        "Multiplier": 0,
        "Memory": 0,
        "generic logic size": 6,
        "Longest Path": 12,
        "Average Path": 4,
        "Estimated LUTs": 120,
        "Total Node": 120
    },
    "operators/LRSV_3_8_4/no_arch": {
        "test_name": "operators/LRSV_3_8_4/no_arch",
        "verilog": "LRSV_3_8_4.v",
        "max_rss(MiB)": 35.5,
        "exec_time(ms)": 8.2,
        "synthesis_time(ms)": 5.8,
        "Pi": 10,
        "Po": 4,
        "logic element": 120,
        "Longest Path": 12,
        "Average Path": 4,
        "Estimated LUTs": 120,
        "Total Node": 120
    },
    "operators/LRSV_3_8_8/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "operators/LRSV_3_8_8/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "verilog": "LRSV_3_8_8.v",
        "max_rss(MiB)": 55.5,
        "exec_time(ms)": 87.8,
        "synthesis_time(ms)": 3.9,
        "Pi": 10,
        "Po": 8,
        "logic element": 192,
        "Adder": 0,
        "Multiplier": 0,
        "Memory": 0,
        "generic logic size": 4,
        "Longest Path": 12,
        "Average Path": 4,
        "Estimated LUTs": 192,
        "Total Node": 192
    },
    "operators/LRSV_3_8_8/k6_N10_40nm": {
        "test_name": "operators/LRSV_3_8_8/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "verilog": "LRSV_3_8_8.v",
        "max_rss(MiB)": 38.6,
        "exec_time(ms)": 15,
        "synthesis_time(ms)": 5.7,
        "Pi": 10,
        "Po": 8,
        "logic element": 192,
        "generic logic size": 6,
        "Longest Path": 12,
        "Average Path": 4,
        "Estimated LUTs": 192,
        "Total Node": 192
    },
    "operators/LRSV_3_8_8/k6_N10_mem32K_40nm": {
        "test_name": "operators/LRSV_3_8_8/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "verilog": "LRSV_3_8_8.v",
        "max_rss(MiB)": 54.8,
        "exec_time(ms)": 92.6,
        "synthesis_time(ms)": 5.6,
        "Pi": 10,
        "Po": 8,
        "logic element": 192,
        "Multiplier": 0,
        "Memory": 0,
        "generic logic size": 6,
        "Longest Path": 12,
        "Average Path": 4,
        "Estimated LUTs": 192,
        "Total Node": 192
    },
    "operators/LRSV_3_8_8/no_arch": {
        "test_name": "operators/LRSV_3_8_8/no_arch",
        "verilog": "LRSV_3_8_8.v",
        "max_rss(MiB)": 35.7,
        "exec_time(ms)": 8.3,
        "synthesis_time(ms)": 5.9,
        "Pi": 10,
        "Po": 8,
        "logic element": 192,
        "Longest Path": 12,
        "Average Path": 4,
        "Estimated LUTs": 192,
        "Total Node": 192
    },
    "operators/LRSV_65_72_64/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "operators/LRSV_65_72_64/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "verilog": "LRSV_65_72_64.v",
        "warnings": [
            "LRSV_65_72_64.v:7:1 [NETLIST] requesting a shift left that will overflow the maximum size of 63 [63]",
            "LRSV_65_72_64.v:7:1 [NETLIST] requesting a shift left that will overflow the maximum size of 64 [63]",
            "LRSV_65_72_64.v:7:1 [NETLIST] requesting a shift left that will overflow the maximum size of 65 [63]",
            "LRSV_65_72_64.v:7:1 [NETLIST] requesting a shift left that will overflow the maximum size of 66 [63]",
            "LRSV_65_72_64.v:7:1 [NETLIST] requesting a shift left that will overflow the maximum size of 67 [63]",
            "LRSV_65_72_64.v:7:1 [NETLIST] requesting a shift left that will overflow the maximum size of 68 [63]",
            "LRSV_65_72_64.v:7:1 [NETLIST] requesting a shift left that will overflow the maximum size of 69 [63]",
            "LRSV_65_72_64.v:7:1 [NETLIST] requesting a shift left that will overflow the maximum size of 70 [63]",
            "LRSV_65_72_64.v:7:1 [NETLIST] requesting a shift left that will overflow the maximum size of 71 [63]"
        ],
        "max_rss(MiB)": 317.4,
        "exec_time(ms)": 464.8,
        "synthesis_time(ms)": 374.9,
        "Pi": 81,
        "Po": 64,
        "logic element": 15504,
        "Adder": 0,
        "Multiplier": 0,
        "Memory": 0,
        "generic logic size": 4,
        "Longest Path": 76,
        "Average Path": 4,
        "Estimated LUTs": 15504,
        "Total Node": 15504
    },
    "operators/LRSV_65_72_64/k6_N10_40nm": {
        "test_name": "operators/LRSV_65_72_64/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "verilog": "LRSV_65_72_64.v",
        "warnings": [
            "LRSV_65_72_64.v:7:1 [NETLIST] requesting a shift left that will overflow the maximum size of 63 [63]",
            "LRSV_65_72_64.v:7:1 [NETLIST] requesting a shift left that will overflow the maximum size of 64 [63]",
            "LRSV_65_72_64.v:7:1 [NETLIST] requesting a shift left that will overflow the maximum size of 65 [63]",
            "LRSV_65_72_64.v:7:1 [NETLIST] requesting a shift left that will overflow the maximum size of 66 [63]",
            "LRSV_65_72_64.v:7:1 [NETLIST] requesting a shift left that will overflow the maximum size of 67 [63]",
            "LRSV_65_72_64.v:7:1 [NETLIST] requesting a shift left that will overflow the maximum size of 68 [63]",
            "LRSV_65_72_64.v:7:1 [NETLIST] requesting a shift left that will overflow the maximum size of 69 [63]",
            "LRSV_65_72_64.v:7:1 [NETLIST] requesting a shift left that will overflow the maximum size of 70 [63]",
            "LRSV_65_72_64.v:7:1 [NETLIST] requesting a shift left that will overflow the maximum size of 71 [63]"
        ],
        "max_rss(MiB)": 300.4,
        "exec_time(ms)": 391,
        "synthesis_time(ms)": 381.5,
        "Pi": 81,
        "Po": 64,
        "logic element": 15504,
        "generic logic size": 6,
        "Longest Path": 76,
        "Average Path": 4,
        "Estimated LUTs": 15504,
        "Total Node": 15504
    },
    "operators/LRSV_65_72_64/k6_N10_mem32K_40nm": {
        "test_name": "operators/LRSV_65_72_64/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "verilog": "LRSV_65_72_64.v",
        "warnings": [
            "LRSV_65_72_64.v:7:1 [NETLIST] requesting a shift left that will overflow the maximum size of 63 [63]",
            "LRSV_65_72_64.v:7:1 [NETLIST] requesting a shift left that will overflow the maximum size of 64 [63]",
            "LRSV_65_72_64.v:7:1 [NETLIST] requesting a shift left that will overflow the maximum size of 65 [63]",
            "LRSV_65_72_64.v:7:1 [NETLIST] requesting a shift left that will overflow the maximum size of 66 [63]",
            "LRSV_65_72_64.v:7:1 [NETLIST] requesting a shift left that will overflow the maximum size of 67 [63]",
            "LRSV_65_72_64.v:7:1 [NETLIST] requesting a shift left that will overflow the maximum size of 68 [63]",
            "LRSV_65_72_64.v:7:1 [NETLIST] requesting a shift left that will overflow the maximum size of 69 [63]",
            "LRSV_65_72_64.v:7:1 [NETLIST] requesting a shift left that will overflow the maximum size of 70 [63]",
            "LRSV_65_72_64.v:7:1 [NETLIST] requesting a shift left that will overflow the maximum size of 71 [63]"
        ],
        "max_rss(MiB)": 316.8,
        "exec_time(ms)": 432.2,
        "synthesis_time(ms)": 351.8,
        "Pi": 81,
        "Po": 64,
        "logic element": 15504,
        "Multiplier": 0,
        "Memory": 0,
        "generic logic size": 6,
        "Longest Path": 76,
        "Average Path": 4,
        "Estimated LUTs": 15504,
        "Total Node": 15504
    },
    "operators/LRSV_65_72_64/no_arch": {
        "test_name": "operators/LRSV_65_72_64/no_arch",
        "verilog": "LRSV_65_72_64.v",
        "warnings": [
            "LRSV_65_72_64.v:7:1 [NETLIST] requesting a shift left that will overflow the maximum size of 63 [63]",
            "LRSV_65_72_64.v:7:1 [NETLIST] requesting a shift left that will overflow the maximum size of 64 [63]",
            "LRSV_65_72_64.v:7:1 [NETLIST] requesting a shift left that will overflow the maximum size of 65 [63]",
            "LRSV_65_72_64.v:7:1 [NETLIST] requesting a shift left that will overflow the maximum size of 66 [63]",
            "LRSV_65_72_64.v:7:1 [NETLIST] requesting a shift left that will overflow the maximum size of 67 [63]",
            "LRSV_65_72_64.v:7:1 [NETLIST] requesting a shift left that will overflow the maximum size of 68 [63]",
            "LRSV_65_72_64.v:7:1 [NETLIST] requesting a shift left that will overflow the maximum size of 69 [63]",
            "LRSV_65_72_64.v:7:1 [NETLIST] requesting a shift left that will overflow the maximum size of 70 [63]",
            "LRSV_65_72_64.v:7:1 [NETLIST] requesting a shift left that will overflow the maximum size of 71 [63]"
        ],
        "max_rss(MiB)": 297.6,
        "exec_time(ms)": 350,
        "synthesis_time(ms)": 347.6,
        "Pi": 81,
        "Po": 64,
        "logic element": 15504,
        "Longest Path": 76,
        "Average Path": 4,
        "Estimated LUTs": 15504,
        "Total Node": 15504
    },
    "operators/Signed_ALSC_2_4_8/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "operators/Signed_ALSC_2_4_8/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "verilog": "Signed_ALSC_2_4_8.v",
        "warnings": [
            "Signed_ALSC_2_4_8.v:2:8 [AST] Odin does not handle signed ports (signed_a)"
        ],
        "max_rss(MiB)": 54.7,
        "exec_time(ms)": 67.1,
        "synthesis_time(ms)": 2.6,
        "Pi": 4,
        "Po": 8,
        "Adder": 0,
        "Multiplier": 0,
        "Memory": 0,
        "generic logic size": 4,
        "Longest Path": 2,
        "Average Path": 2
    },
    "operators/Signed_ALSC_2_4_8/k6_N10_40nm": {
        "test_name": "operators/Signed_ALSC_2_4_8/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "verilog": "Signed_ALSC_2_4_8.v",
        "warnings": [
            "Signed_ALSC_2_4_8.v:2:8 [AST] Odin does not handle signed ports (signed_a)"
        ],
        "max_rss(MiB)": 37.7,
        "exec_time(ms)": 10.9,
        "synthesis_time(ms)": 2.3,
        "Pi": 4,
        "Po": 8,
        "generic logic size": 6,
        "Longest Path": 2,
        "Average Path": 2
    },
    "operators/Signed_ALSC_2_4_8/k6_N10_mem32K_40nm": {
        "test_name": "operators/Signed_ALSC_2_4_8/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "verilog": "Signed_ALSC_2_4_8.v",
        "warnings": [
            "Signed_ALSC_2_4_8.v:2:8 [AST] Odin does not handle signed ports (signed_a)"
        ],
        "max_rss(MiB)": 54.2,
        "exec_time(ms)": 85.6,
        "synthesis_time(ms)": 2.9,
        "Pi": 4,
        "Po": 8,
        "Multiplier": 0,
        "Memory": 0,
        "generic logic size": 6,
        "Longest Path": 2,
        "Average Path": 2
    },
    "operators/Signed_ALSC_2_4_8/no_arch": {
        "test_name": "operators/Signed_ALSC_2_4_8/no_arch",
        "verilog": "Signed_ALSC_2_4_8.v",
        "warnings": [
            "Signed_ALSC_2_4_8.v:2:8 [AST] Odin does not handle signed ports (signed_a)"
        ],
        "max_rss(MiB)": 34.3,
        "exec_time(ms)": 5.5,
        "synthesis_time(ms)": 3.1,
        "Pi": 4,
        "Po": 8,
        "Longest Path": 2,
        "Average Path": 2
    },
    "operators/Signed_ALSC_2_8_4/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "operators/Signed_ALSC_2_8_4/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "verilog": "Signed_ALSC_2_8_4.v",
        "warnings": [
            "Signed_ALSC_2_8_4.v:2:8 [AST] Odin does not handle signed ports (signed_a)"
        ],
        "max_rss(MiB)": 54.8,
        "exec_time(ms)": 90.6,
        "synthesis_time(ms)": 2.5,
        "Pi": 2,
        "Po": 4,
        "Adder": 0,
        "Multiplier": 0,
        "Memory": 0,
        "generic logic size": 4,
        "Longest Path": 2,
        "Average Path": 2
    },
    "operators/Signed_ALSC_2_8_4/k6_N10_40nm": {
        "test_name": "operators/Signed_ALSC_2_8_4/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "verilog": "Signed_ALSC_2_8_4.v",
        "warnings": [
            "Signed_ALSC_2_8_4.v:2:8 [AST] Odin does not handle signed ports (signed_a)"
        ],
        "max_rss(MiB)": 37.5,
        "exec_time(ms)": 11.8,
        "synthesis_time(ms)": 2.5,
        "Pi": 2,
        "Po": 4,
        "generic logic size": 6,
        "Longest Path": 2,
        "Average Path": 2
    },
    "operators/Signed_ALSC_2_8_4/k6_N10_mem32K_40nm": {
        "test_name": "operators/Signed_ALSC_2_8_4/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "verilog": "Signed_ALSC_2_8_4.v",
        "warnings": [
            "Signed_ALSC_2_8_4.v:2:8 [AST] Odin does not handle signed ports (signed_a)"
        ],
        "max_rss(MiB)": 53.9,
        "exec_time(ms)": 82.6,
        "synthesis_time(ms)": 2.4,
        "Pi": 2,
        "Po": 4,
        "Multiplier": 0,
        "Memory": 0,
        "generic logic size": 6,
        "Longest Path": 2,
        "Average Path": 2
    },
    "operators/Signed_ALSC_2_8_4/no_arch": {
        "test_name": "operators/Signed_ALSC_2_8_4/no_arch",
        "verilog": "Signed_ALSC_2_8_4.v",
        "warnings": [
            "Signed_ALSC_2_8_4.v:2:8 [AST] Odin does not handle signed ports (signed_a)"
        ],
        "max_rss(MiB)": 34.3,
        "exec_time(ms)": 4.5,
        "synthesis_time(ms)": 2.7,
        "Pi": 2,
        "Po": 4,
        "Longest Path": 2,
        "Average Path": 2
    },
    "operators/Signed_ALSC_2_8_8/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "operators/Signed_ALSC_2_8_8/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "verilog": "Signed_ALSC_2_8_8.v",
        "warnings": [
            "Signed_ALSC_2_8_8.v:2:8 [AST] Odin does not handle signed ports (signed_a)"
        ],
        "max_rss(MiB)": 54.7,
        "exec_time(ms)": 89.3,
        "synthesis_time(ms)": 2.6,
        "Pi": 6,
        "Po": 8,
        "Adder": 0,
        "Multiplier": 0,
        "Memory": 0,
        "generic logic size": 4,
        "Longest Path": 2,
        "Average Path": 2
    },
    "operators/Signed_ALSC_2_8_8/k6_N10_40nm": {
        "test_name": "operators/Signed_ALSC_2_8_8/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "verilog": "Signed_ALSC_2_8_8.v",
        "warnings": [
            "Signed_ALSC_2_8_8.v:2:8 [AST] Odin does not handle signed ports (signed_a)"
        ],
        "max_rss(MiB)": 37.7,
        "exec_time(ms)": 11.9,
        "synthesis_time(ms)": 2.7,
        "Pi": 6,
        "Po": 8,
        "generic logic size": 6,
        "Longest Path": 2,
        "Average Path": 2
    },
    "operators/Signed_ALSC_2_8_8/k6_N10_mem32K_40nm": {
        "test_name": "operators/Signed_ALSC_2_8_8/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "verilog": "Signed_ALSC_2_8_8.v",
        "warnings": [
            "Signed_ALSC_2_8_8.v:2:8 [AST] Odin does not handle signed ports (signed_a)"
        ],
        "max_rss(MiB)": 54,
        "exec_time(ms)": 68.3,
        "synthesis_time(ms)": 2.8,
        "Pi": 6,
        "Po": 8,
        "Multiplier": 0,
        "Memory": 0,
        "generic logic size": 6,
        "Longest Path": 2,
        "Average Path": 2
    },
    "operators/Signed_ALSC_2_8_8/no_arch": {
        "test_name": "operators/Signed_ALSC_2_8_8/no_arch",
        "verilog": "Signed_ALSC_2_8_8.v",
        "warnings": [
            "Signed_ALSC_2_8_8.v:2:8 [AST] Odin does not handle signed ports (signed_a)"
        ],
        "max_rss(MiB)": 34.4,
        "exec_time(ms)": 5.2,
        "synthesis_time(ms)": 2.9,
        "Pi": 6,
        "Po": 8,
        "Longest Path": 2,
        "Average Path": 2
    },
    "operators/Signed_ALSC_32_32_64/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "operators/Signed_ALSC_32_32_64/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "verilog": "Signed_ALSC_32_32_64.v",
        "warnings": [
            "Signed_ALSC_32_32_64.v:2:8 [AST] Odin does not handle signed ports (signed_a)"
        ],
        "max_rss(MiB)": 55.5,
        "exec_time(ms)": 95.1,
        "synthesis_time(ms)": 6.2,
        "Pi": 32,
        "Po": 64,
        "Adder": 0,
        "Multiplier": 0,
        "Memory": 0,
        "generic logic size": 4,
        "Longest Path": 2,
        "Average Path": 2
    },
    "operators/Signed_ALSC_32_32_64/k6_N10_40nm": {
        "test_name": "operators/Signed_ALSC_32_32_64/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "verilog": "Signed_ALSC_32_32_64.v",
        "warnings": [
            "Signed_ALSC_32_32_64.v:2:8 [AST] Odin does not handle signed ports (signed_a)"
        ],
        "max_rss(MiB)": 38.4,
        "exec_time(ms)": 15.3,
        "synthesis_time(ms)": 5.5,
        "Pi": 32,
        "Po": 64,
        "generic logic size": 6,
        "Longest Path": 2,
        "Average Path": 2
    },
    "operators/Signed_ALSC_32_32_64/k6_N10_mem32K_40nm": {
        "test_name": "operators/Signed_ALSC_32_32_64/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "verilog": "Signed_ALSC_32_32_64.v",
        "warnings": [
            "Signed_ALSC_32_32_64.v:2:8 [AST] Odin does not handle signed ports (signed_a)"
        ],
        "max_rss(MiB)": 54.8,
        "exec_time(ms)": 76.3,
        "synthesis_time(ms)": 5.7,
        "Pi": 32,
        "Po": 64,
        "Multiplier": 0,
        "Memory": 0,
        "generic logic size": 6,
        "Longest Path": 2,
        "Average Path": 2
    },
    "operators/Signed_ALSC_32_32_64/no_arch": {
        "test_name": "operators/Signed_ALSC_32_32_64/no_arch",
        "verilog": "Signed_ALSC_32_32_64.v",
        "warnings": [
            "Signed_ALSC_32_32_64.v:2:8 [AST] Odin does not handle signed ports (signed_a)"
        ],
        "max_rss(MiB)": 35.3,
        "exec_time(ms)": 9.1,
        "synthesis_time(ms)": 6.4,
        "Pi": 32,
        "Po": 64,
        "Longest Path": 2,
        "Average Path": 2
    },
    "operators/Signed_ALSC_32_64_32/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "operators/Signed_ALSC_32_64_32/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "verilog": "Signed_ALSC_32_64_32.v",
        "warnings": [
            "Signed_ALSC_32_64_32.v:2:8 [AST] Odin does not handle signed ports (signed_a)"
        ],
        "max_rss(MiB)": 55.3,
        "exec_time(ms)": 83.6,
        "synthesis_time(ms)": 4.2,
        "Pi": 1,
        "Po": 33,
        "Adder": 0,
        "Multiplier": 0,
        "Memory": 0,
        "generic logic size": 4,
        "Longest Path": 2,
        "Average Path": 2
    },
    "operators/Signed_ALSC_32_64_32/k6_N10_40nm": {
        "test_name": "operators/Signed_ALSC_32_64_32/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "verilog": "Signed_ALSC_32_64_32.v",
        "warnings": [
            "Signed_ALSC_32_64_32.v:2:8 [AST] Odin does not handle signed ports (signed_a)"
        ],
        "max_rss(MiB)": 38,
        "exec_time(ms)": 14.1,
        "synthesis_time(ms)": 5.3,
        "Pi": 1,
        "Po": 33,
        "generic logic size": 6,
        "Longest Path": 2,
        "Average Path": 2
    },
    "operators/Signed_ALSC_32_64_32/k6_N10_mem32K_40nm": {
        "test_name": "operators/Signed_ALSC_32_64_32/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "verilog": "Signed_ALSC_32_64_32.v",
        "warnings": [
            "Signed_ALSC_32_64_32.v:2:8 [AST] Odin does not handle signed ports (signed_a)"
        ],
        "max_rss(MiB)": 54.6,
        "exec_time(ms)": 92.1,
        "synthesis_time(ms)": 5.3,
        "Pi": 1,
        "Po": 33,
        "Multiplier": 0,
        "Memory": 0,
        "generic logic size": 6,
        "Longest Path": 2,
        "Average Path": 2
    },
    "operators/Signed_ALSC_32_64_32/no_arch": {
        "test_name": "operators/Signed_ALSC_32_64_32/no_arch",
        "verilog": "Signed_ALSC_32_64_32.v",
        "warnings": [
            "Signed_ALSC_32_64_32.v:2:8 [AST] Odin does not handle signed ports (signed_a)"
        ],
        "max_rss(MiB)": 35.2,
        "exec_time(ms)": 6.8,
        "synthesis_time(ms)": 4.6,
        "Pi": 1,
        "Po": 33,
        "Longest Path": 2,
        "Average Path": 2
    },
    "operators/Signed_ALSC_32_64_64/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "operators/Signed_ALSC_32_64_64/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "verilog": "Signed_ALSC_32_64_64.v",
        "warnings": [
            "Signed_ALSC_32_64_64.v:2:8 [AST] Odin does not handle signed ports (signed_a)"
        ],
        "max_rss(MiB)": 55.7,
        "exec_time(ms)": 97.9,
        "synthesis_time(ms)": 7.5,
        "Pi": 32,
        "Po": 64,
        "Adder": 0,
        "Multiplier": 0,
        "Memory": 0,
        "generic logic size": 4,
        "Longest Path": 2,
        "Average Path": 2
    },
    "operators/Signed_ALSC_32_64_64/k6_N10_40nm": {
        "test_name": "operators/Signed_ALSC_32_64_64/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "verilog": "Signed_ALSC_32_64_64.v",
        "warnings": [
            "Signed_ALSC_32_64_64.v:2:8 [AST] Odin does not handle signed ports (signed_a)"
        ],
        "max_rss(MiB)": 38.5,
        "exec_time(ms)": 13.5,
        "synthesis_time(ms)": 5.6,
        "Pi": 32,
        "Po": 64,
        "generic logic size": 6,
        "Longest Path": 2,
        "Average Path": 2
    },
    "operators/Signed_ALSC_32_64_64/k6_N10_mem32K_40nm": {
        "test_name": "operators/Signed_ALSC_32_64_64/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "verilog": "Signed_ALSC_32_64_64.v",
        "warnings": [
            "Signed_ALSC_32_64_64.v:2:8 [AST] Odin does not handle signed ports (signed_a)"
        ],
        "max_rss(MiB)": 55,
        "exec_time(ms)": 89.5,
        "synthesis_time(ms)": 6.8,
        "Pi": 32,
        "Po": 64,
        "Multiplier": 0,
        "Memory": 0,
        "generic logic size": 6,
        "Longest Path": 2,
        "Average Path": 2
    },
    "operators/Signed_ALSC_32_64_64/no_arch": {
        "test_name": "operators/Signed_ALSC_32_64_64/no_arch",
        "verilog": "Signed_ALSC_32_64_64.v",
        "warnings": [
            "Signed_ALSC_32_64_64.v:2:8 [AST] Odin does not handle signed ports (signed_a)"
        ],
        "max_rss(MiB)": 35.3,
        "exec_time(ms)": 8.1,
        "synthesis_time(ms)": 5.8,
        "Pi": 32,
        "Po": 64,
        "Longest Path": 2,
        "Average Path": 2
    },
    "operators/Signed_ALSC_3_4_8/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "operators/Signed_ALSC_3_4_8/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "verilog": "Signed_ALSC_3_4_8.v",
        "warnings": [
            "Signed_ALSC_3_4_8.v:2:8 [AST] Odin does not handle signed ports (signed_a)"
        ],
        "max_rss(MiB)": 54.8,
        "exec_time(ms)": 76.3,
        "synthesis_time(ms)": 2.1,
        "Pi": 4,
        "Po": 8,
        "Adder": 0,
        "Multiplier": 0,
        "Memory": 0,
        "generic logic size": 4,
        "Longest Path": 2,
        "Average Path": 2
    },
    "operators/Signed_ALSC_3_4_8/k6_N10_40nm": {
        "test_name": "operators/Signed_ALSC_3_4_8/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "verilog": "Signed_ALSC_3_4_8.v",
        "warnings": [
            "Signed_ALSC_3_4_8.v:2:8 [AST] Odin does not handle signed ports (signed_a)"
        ],
        "max_rss(MiB)": 37.6,
        "exec_time(ms)": 12.2,
        "synthesis_time(ms)": 2.7,
        "Pi": 4,
        "Po": 8,
        "generic logic size": 6,
        "Longest Path": 2,
        "Average Path": 2
    },
    "operators/Signed_ALSC_3_4_8/k6_N10_mem32K_40nm": {
        "test_name": "operators/Signed_ALSC_3_4_8/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "verilog": "Signed_ALSC_3_4_8.v",
        "warnings": [
            "Signed_ALSC_3_4_8.v:2:8 [AST] Odin does not handle signed ports (signed_a)"
        ],
        "max_rss(MiB)": 54.1,
        "exec_time(ms)": 79.9,
        "synthesis_time(ms)": 2.5,
        "Pi": 4,
        "Po": 8,
        "Multiplier": 0,
        "Memory": 0,
        "generic logic size": 6,
        "Longest Path": 2,
        "Average Path": 2
    },
    "operators/Signed_ALSC_3_4_8/no_arch": {
        "test_name": "operators/Signed_ALSC_3_4_8/no_arch",
        "verilog": "Signed_ALSC_3_4_8.v",
        "warnings": [
            "Signed_ALSC_3_4_8.v:2:8 [AST] Odin does not handle signed ports (signed_a)"
        ],
        "max_rss(MiB)": 34.4,
        "exec_time(ms)": 6.2,
        "synthesis_time(ms)": 3,
        "Pi": 4,
        "Po": 8,
        "Longest Path": 2,
        "Average Path": 2
    },
    "operators/Signed_ALSC_3_8_4/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "operators/Signed_ALSC_3_8_4/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "verilog": "Signed_ALSC_3_8_4.v",
        "warnings": [
            "Signed_ALSC_3_8_4.v:2:8 [AST] Odin does not handle signed ports (signed_a)"
        ],
        "max_rss(MiB)": 54.9,
        "exec_time(ms)": 79.2,
        "synthesis_time(ms)": 2.5,
        "Pi": 1,
        "Po": 4,
        "Adder": 0,
        "Multiplier": 0,
        "Memory": 0,
        "generic logic size": 4,
        "Longest Path": 2,
        "Average Path": 2
    },
    "operators/Signed_ALSC_3_8_4/k6_N10_40nm": {
        "test_name": "operators/Signed_ALSC_3_8_4/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "verilog": "Signed_ALSC_3_8_4.v",
        "warnings": [
            "Signed_ALSC_3_8_4.v:2:8 [AST] Odin does not handle signed ports (signed_a)"
        ],
        "max_rss(MiB)": 37.6,
        "exec_time(ms)": 11.3,
        "synthesis_time(ms)": 2.2,
        "Pi": 1,
        "Po": 4,
        "generic logic size": 6,
        "Longest Path": 2,
        "Average Path": 2
    },
    "operators/Signed_ALSC_3_8_4/k6_N10_mem32K_40nm": {
        "test_name": "operators/Signed_ALSC_3_8_4/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "verilog": "Signed_ALSC_3_8_4.v",
        "warnings": [
            "Signed_ALSC_3_8_4.v:2:8 [AST] Odin does not handle signed ports (signed_a)"
        ],
        "max_rss(MiB)": 54,
        "exec_time(ms)": 77.6,
        "synthesis_time(ms)": 2.2,
        "Pi": 1,
        "Po": 4,
        "Multiplier": 0,
        "Memory": 0,
        "generic logic size": 6,
        "Longest Path": 2,
        "Average Path": 2
    },
    "operators/Signed_ALSC_3_8_4/no_arch": {
        "test_name": "operators/Signed_ALSC_3_8_4/no_arch",
        "verilog": "Signed_ALSC_3_8_4.v",
        "warnings": [
            "Signed_ALSC_3_8_4.v:2:8 [AST] Odin does not handle signed ports (signed_a)"
        ],
        "max_rss(MiB)": 34.7,
        "exec_time(ms)": 5.1,
        "synthesis_time(ms)": 2.8,
        "Pi": 1,
        "Po": 4,
        "Longest Path": 2,
        "Average Path": 2
    },
    "operators/Signed_ALSC_3_8_8/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "operators/Signed_ALSC_3_8_8/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "verilog": "Signed_ALSC_3_8_8.v",
        "warnings": [
            "Signed_ALSC_3_8_8.v:2:8 [AST] Odin does not handle signed ports (signed_a)"
        ],
        "max_rss(MiB)": 54.7,
        "exec_time(ms)": 93.7,
        "synthesis_time(ms)": 2.7,
        "Pi": 5,
        "Po": 8,
        "Adder": 0,
        "Multiplier": 0,
        "Memory": 0,
        "generic logic size": 4,
        "Longest Path": 2,
        "Average Path": 2
    },
    "operators/Signed_ALSC_3_8_8/k6_N10_40nm": {
        "test_name": "operators/Signed_ALSC_3_8_8/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "verilog": "Signed_ALSC_3_8_8.v",
        "warnings": [
            "Signed_ALSC_3_8_8.v:2:8 [AST] Odin does not handle signed ports (signed_a)"
        ],
        "max_rss(MiB)": 37.5,
        "exec_time(ms)": 11.5,
        "synthesis_time(ms)": 2.5,
        "Pi": 5,
        "Po": 8,
        "generic logic size": 6,
        "Longest Path": 2,
        "Average Path": 2
    },
    "operators/Signed_ALSC_3_8_8/k6_N10_mem32K_40nm": {
        "test_name": "operators/Signed_ALSC_3_8_8/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "verilog": "Signed_ALSC_3_8_8.v",
        "warnings": [
            "Signed_ALSC_3_8_8.v:2:8 [AST] Odin does not handle signed ports (signed_a)"
        ],
        "max_rss(MiB)": 54.1,
        "exec_time(ms)": 85.2,
        "synthesis_time(ms)": 2.7,
        "Pi": 5,
        "Po": 8,
        "Multiplier": 0,
        "Memory": 0,
        "generic logic size": 6,
        "Longest Path": 2,
        "Average Path": 2
    },
    "operators/Signed_ALSC_3_8_8/no_arch": {
        "test_name": "operators/Signed_ALSC_3_8_8/no_arch",
        "verilog": "Signed_ALSC_3_8_8.v",
        "warnings": [
            "Signed_ALSC_3_8_8.v:2:8 [AST] Odin does not handle signed ports (signed_a)"
        ],
        "max_rss(MiB)": 34.3,
        "exec_time(ms)": 5.1,
        "synthesis_time(ms)": 2.8,
        "Pi": 5,
        "Po": 8,
        "Longest Path": 2,
        "Average Path": 2
    },
    "operators/Signed_ALSC_65_72_64/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "operators/Signed_ALSC_65_72_64/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "verilog": "Signed_ALSC_65_72_64.v",
        "warnings": [
            "Signed_ALSC_65_72_64.v:2:8 [AST] Odin does not handle signed ports (signed_a)"
        ],
        "max_rss(MiB)": 55.9,
        "exec_time(ms)": 93.6,
        "synthesis_time(ms)": 7.2,
        "Po": 64,
        "Adder": 0,
        "Multiplier": 0,
        "Memory": 0,
        "generic logic size": 4,
        "Longest Path": 2,
        "Average Path": 2
    },
    "operators/Signed_ALSC_65_72_64/k6_N10_40nm": {
        "test_name": "operators/Signed_ALSC_65_72_64/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "verilog": "Signed_ALSC_65_72_64.v",
        "warnings": [
            "Signed_ALSC_65_72_64.v:2:8 [AST] Odin does not handle signed ports (signed_a)"
        ],
        "max_rss(MiB)": 38.8,
        "exec_time(ms)": 17.1,
        "synthesis_time(ms)": 7.8,
        "Po": 64,
        "generic logic size": 6,
        "Longest Path": 2,
        "Average Path": 2
    },
    "operators/Signed_ALSC_65_72_64/k6_N10_mem32K_40nm": {
        "test_name": "operators/Signed_ALSC_65_72_64/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "verilog": "Signed_ALSC_65_72_64.v",
        "warnings": [
            "Signed_ALSC_65_72_64.v:2:8 [AST] Odin does not handle signed ports (signed_a)"
        ],
        "max_rss(MiB)": 55.1,
        "exec_time(ms)": 93.7,
        "synthesis_time(ms)": 5.5,
        "Po": 64,
        "Multiplier": 0,
        "Memory": 0,
        "generic logic size": 6,
        "Longest Path": 2,
        "Average Path": 2
    },
    "operators/Signed_ALSC_65_72_64/no_arch": {
        "test_name": "operators/Signed_ALSC_65_72_64/no_arch",
        "verilog": "Signed_ALSC_65_72_64.v",
        "warnings": [
            "Signed_ALSC_65_72_64.v:2:8 [AST] Odin does not handle signed ports (signed_a)"
        ],
        "max_rss(MiB)": 35.7,
        "exec_time(ms)": 9.7,
        "synthesis_time(ms)": 7.4,
        "Po": 64,
        "Longest Path": 2,
        "Average Path": 2
    },
    "operators/signed_ALSV_2_4_8/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "operators/signed_ALSV_2_4_8/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "verilog": "signed_ALSV_2_4_8.v",
        "warnings": [
            "signed_ALSV_2_4_8.v:3:8 [AST] Odin does not handle signed ports (signed_a)",
            "signed_ALSV_2_4_8.v:5:27 [AST] Odin does not handle signed ports (signed_left_shift)"
        ],
        "max_rss(MiB)": 55.8,
        "exec_time(ms)": 90,
        "synthesis_time(ms)": 6.3,
        "Pi": 6,
        "Po": 8,
        "logic element": 192,
        "Adder": 0,
        "Multiplier": 0,
        "Memory": 0,
        "generic logic size": 4,
        "Longest Path": 12,
        "Average Path": 4,
        "Estimated LUTs": 192,
        "Total Node": 192
    },
    "operators/signed_ALSV_2_4_8/k6_N10_40nm": {
        "test_name": "operators/signed_ALSV_2_4_8/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "verilog": "signed_ALSV_2_4_8.v",
        "warnings": [
            "signed_ALSV_2_4_8.v:3:8 [AST] Odin does not handle signed ports (signed_a)",
            "signed_ALSV_2_4_8.v:5:27 [AST] Odin does not handle signed ports (signed_left_shift)"
        ],
        "max_rss(MiB)": 38.6,
        "exec_time(ms)": 16.3,
        "synthesis_time(ms)": 6.4,
        "Pi": 6,
        "Po": 8,
        "logic element": 192,
        "generic logic size": 6,
        "Longest Path": 12,
        "Average Path": 4,
        "Estimated LUTs": 192,
        "Total Node": 192
    },
    "operators/signed_ALSV_2_4_8/k6_N10_mem32K_40nm": {
        "test_name": "operators/signed_ALSV_2_4_8/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "verilog": "signed_ALSV_2_4_8.v",
        "warnings": [
            "signed_ALSV_2_4_8.v:3:8 [AST] Odin does not handle signed ports (signed_a)",
            "signed_ALSV_2_4_8.v:5:27 [AST] Odin does not handle signed ports (signed_left_shift)"
        ],
        "max_rss(MiB)": 55,
        "exec_time(ms)": 87.2,
        "synthesis_time(ms)": 6.2,
        "Pi": 6,
        "Po": 8,
        "logic element": 192,
        "Multiplier": 0,
        "Memory": 0,
        "generic logic size": 6,
        "Longest Path": 12,
        "Average Path": 4,
        "Estimated LUTs": 192,
        "Total Node": 192
    },
    "operators/signed_ALSV_2_4_8/no_arch": {
        "test_name": "operators/signed_ALSV_2_4_8/no_arch",
        "verilog": "signed_ALSV_2_4_8.v",
        "warnings": [
            "signed_ALSV_2_4_8.v:3:8 [AST] Odin does not handle signed ports (signed_a)",
            "signed_ALSV_2_4_8.v:5:27 [AST] Odin does not handle signed ports (signed_left_shift)"
        ],
        "max_rss(MiB)": 35.8,
        "exec_time(ms)": 8.9,
        "synthesis_time(ms)": 6.6,
        "Pi": 6,
        "Po": 8,
        "logic element": 192,
        "Longest Path": 12,
        "Average Path": 4,
        "Estimated LUTs": 192,
        "Total Node": 192
    },
    "operators/signed_ALSV_2_8_4/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "operators/signed_ALSV_2_8_4/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "verilog": "signed_ALSV_2_8_4.v",
        "warnings": [
            "signed_ALSV_2_8_4.v:3:8 [AST] Odin does not handle signed ports (signed_a)",
            "signed_ALSV_2_8_4.v:5:27 [AST] Odin does not handle signed ports (signed_left_shift)"
        ],
        "max_rss(MiB)": 55.9,
        "exec_time(ms)": 79.5,
        "synthesis_time(ms)": 4,
        "Pi": 6,
        "Po": 4,
        "logic element": 96,
        "Adder": 0,
        "Multiplier": 0,
        "Memory": 0,
        "generic logic size": 4,
        "Longest Path": 12,
        "Average Path": 4,
        "Estimated LUTs": 96,
        "Total Node": 96
    },
    "operators/signed_ALSV_2_8_4/k6_N10_40nm": {
        "test_name": "operators/signed_ALSV_2_8_4/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "verilog": "signed_ALSV_2_8_4.v",
        "warnings": [
            "signed_ALSV_2_8_4.v:3:8 [AST] Odin does not handle signed ports (signed_a)",
            "signed_ALSV_2_8_4.v:5:27 [AST] Odin does not handle signed ports (signed_left_shift)"
        ],
        "max_rss(MiB)": 38.7,
        "exec_time(ms)": 15.3,
        "synthesis_time(ms)": 5.9,
        "Pi": 6,
        "Po": 4,
        "logic element": 96,
        "generic logic size": 6,
        "Longest Path": 12,
        "Average Path": 4,
        "Estimated LUTs": 96,
        "Total Node": 96
    },
    "operators/signed_ALSV_2_8_4/k6_N10_mem32K_40nm": {
        "test_name": "operators/signed_ALSV_2_8_4/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "verilog": "signed_ALSV_2_8_4.v",
        "warnings": [
            "signed_ALSV_2_8_4.v:3:8 [AST] Odin does not handle signed ports (signed_a)",
            "signed_ALSV_2_8_4.v:5:27 [AST] Odin does not handle signed ports (signed_left_shift)"
        ],
        "max_rss(MiB)": 55,
        "exec_time(ms)": 96.4,
        "synthesis_time(ms)": 5.6,
        "Pi": 6,
        "Po": 4,
        "logic element": 96,
        "Multiplier": 0,
        "Memory": 0,
        "generic logic size": 6,
        "Longest Path": 12,
        "Average Path": 4,
        "Estimated LUTs": 96,
        "Total Node": 96
    },
    "operators/signed_ALSV_2_8_4/no_arch": {
        "test_name": "operators/signed_ALSV_2_8_4/no_arch",
        "verilog": "signed_ALSV_2_8_4.v",
        "warnings": [
            "signed_ALSV_2_8_4.v:3:8 [AST] Odin does not handle signed ports (signed_a)",
            "signed_ALSV_2_8_4.v:5:27 [AST] Odin does not handle signed ports (signed_left_shift)"
        ],
        "max_rss(MiB)": 35.5,
        "exec_time(ms)": 8.4,
        "synthesis_time(ms)": 6.1,
        "Pi": 6,
        "Po": 4,
        "logic element": 96,
        "Longest Path": 12,
        "Average Path": 4,
        "Estimated LUTs": 96,
        "Total Node": 96
    },
    "operators/signed_ALSV_2_8_8/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "operators/signed_ALSV_2_8_8/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "verilog": "signed_ALSV_2_8_8.v",
        "warnings": [
            "signed_ALSV_2_8_8.v:3:8 [AST] Odin does not handle signed ports (signed_a)",
            "signed_ALSV_2_8_8.v:5:27 [AST] Odin does not handle signed ports (signed_left_shift)"
        ],
        "max_rss(MiB)": 56,
        "exec_time(ms)": 96.2,
        "synthesis_time(ms)": 6.7,
        "Pi": 10,
        "Po": 8,
        "logic element": 192,
        "Adder": 0,
        "Multiplier": 0,
        "Memory": 0,
        "generic logic size": 4,
        "Longest Path": 12,
        "Average Path": 4,
        "Estimated LUTs": 192,
        "Total Node": 192
    },
    "operators/signed_ALSV_2_8_8/k6_N10_40nm": {
        "test_name": "operators/signed_ALSV_2_8_8/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "verilog": "signed_ALSV_2_8_8.v",
        "warnings": [
            "signed_ALSV_2_8_8.v:3:8 [AST] Odin does not handle signed ports (signed_a)",
            "signed_ALSV_2_8_8.v:5:27 [AST] Odin does not handle signed ports (signed_left_shift)"
        ],
        "max_rss(MiB)": 38.7,
        "exec_time(ms)": 15.4,
        "synthesis_time(ms)": 6.2,
        "Pi": 10,
        "Po": 8,
        "logic element": 192,
        "generic logic size": 6,
        "Longest Path": 12,
        "Average Path": 4,
        "Estimated LUTs": 192,
        "Total Node": 192
    },
    "operators/signed_ALSV_2_8_8/k6_N10_mem32K_40nm": {
        "test_name": "operators/signed_ALSV_2_8_8/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "verilog": "signed_ALSV_2_8_8.v",
        "warnings": [
            "signed_ALSV_2_8_8.v:3:8 [AST] Odin does not handle signed ports (signed_a)",
            "signed_ALSV_2_8_8.v:5:27 [AST] Odin does not handle signed ports (signed_left_shift)"
        ],
        "max_rss(MiB)": 55,
        "exec_time(ms)": 89.8,
        "synthesis_time(ms)": 4.8,
        "Pi": 10,
        "Po": 8,
        "logic element": 192,
        "Multiplier": 0,
        "Memory": 0,
        "generic logic size": 6,
        "Longest Path": 12,
        "Average Path": 4,
        "Estimated LUTs": 192,
        "Total Node": 192
    },
    "operators/signed_ALSV_2_8_8/no_arch": {
        "test_name": "operators/signed_ALSV_2_8_8/no_arch",
        "verilog": "signed_ALSV_2_8_8.v",
        "warnings": [
            "signed_ALSV_2_8_8.v:3:8 [AST] Odin does not handle signed ports (signed_a)",
            "signed_ALSV_2_8_8.v:5:27 [AST] Odin does not handle signed ports (signed_left_shift)"
        ],
        "max_rss(MiB)": 35.7,
        "exec_time(ms)": 6.7,
        "synthesis_time(ms)": 4.6,
        "Pi": 10,
        "Po": 8,
        "logic element": 192,
        "Longest Path": 12,
        "Average Path": 4,
        "Estimated LUTs": 192,
        "Total Node": 192
    },
    "operators/signed_ALSV_32_32_64/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "operators/signed_ALSV_32_32_64/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "verilog": "signed_ALSV_32_32_64.v",
        "warnings": [
            "signed_ALSV_32_32_64.v:3:8 [AST] Odin does not handle signed ports (signed_a)",
            "signed_ALSV_32_32_64.v:5:27 [AST] Odin does not handle signed ports (signed_left_shift)",
            "signed_ALSV_32_32_64.v:7:1 [NETLIST] requesting a shift left that will overflow the maximum size of 63 [63]"
        ],
        "max_rss(MiB)": 241.6,
        "exec_time(ms)": 340.2,
        "synthesis_time(ms)": 258.8,
        "Pi": 38,
        "Po": 64,
        "logic element": 12288,
        "Adder": 0,
        "Multiplier": 0,
        "Memory": 0,
        "generic logic size": 4,
        "Longest Path": 68,
        "Average Path": 5,
        "Estimated LUTs": 12288,
        "Total Node": 12288
    },
    "operators/signed_ALSV_32_32_64/k6_N10_40nm": {
        "test_name": "operators/signed_ALSV_32_32_64/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "verilog": "signed_ALSV_32_32_64.v",
        "warnings": [
            "signed_ALSV_32_32_64.v:3:8 [AST] Odin does not handle signed ports (signed_a)",
            "signed_ALSV_32_32_64.v:5:27 [AST] Odin does not handle signed ports (signed_left_shift)",
            "signed_ALSV_32_32_64.v:7:1 [NETLIST] requesting a shift left that will overflow the maximum size of 63 [63]"
        ],
        "max_rss(MiB)": 224.8,
        "exec_time(ms)": 294.9,
        "synthesis_time(ms)": 286.2,
        "Pi": 38,
        "Po": 64,
        "logic element": 12288,
        "generic logic size": 6,
        "Longest Path": 68,
        "Average Path": 5,
        "Estimated LUTs": 12288,
        "Total Node": 12288
    },
    "operators/signed_ALSV_32_32_64/k6_N10_mem32K_40nm": {
        "test_name": "operators/signed_ALSV_32_32_64/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "verilog": "signed_ALSV_32_32_64.v",
        "warnings": [
            "signed_ALSV_32_32_64.v:3:8 [AST] Odin does not handle signed ports (signed_a)",
            "signed_ALSV_32_32_64.v:5:27 [AST] Odin does not handle signed ports (signed_left_shift)",
            "signed_ALSV_32_32_64.v:7:1 [NETLIST] requesting a shift left that will overflow the maximum size of 63 [63]"
        ],
        "max_rss(MiB)": 240.7,
        "exec_time(ms)": 360,
        "synthesis_time(ms)": 281,
        "Pi": 38,
        "Po": 64,
        "logic element": 12288,
        "Multiplier": 0,
        "Memory": 0,
        "generic logic size": 6,
        "Longest Path": 68,
        "Average Path": 5,
        "Estimated LUTs": 12288,
        "Total Node": 12288
    },
    "operators/signed_ALSV_32_32_64/no_arch": {
        "test_name": "operators/signed_ALSV_32_32_64/no_arch",
        "verilog": "signed_ALSV_32_32_64.v",
        "warnings": [
            "signed_ALSV_32_32_64.v:3:8 [AST] Odin does not handle signed ports (signed_a)",
            "signed_ALSV_32_32_64.v:5:27 [AST] Odin does not handle signed ports (signed_left_shift)",
            "signed_ALSV_32_32_64.v:7:1 [NETLIST] requesting a shift left that will overflow the maximum size of 63 [63]"
        ],
        "max_rss(MiB)": 221.8,
        "exec_time(ms)": 289.9,
        "synthesis_time(ms)": 287.6,
        "Pi": 38,
        "Po": 64,
        "logic element": 12288,
        "Longest Path": 68,
        "Average Path": 5,
        "Estimated LUTs": 12288,
        "Total Node": 12288
    },
    "operators/signed_ALSV_32_64_32/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "operators/signed_ALSV_32_64_32/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "verilog": "signed_ALSV_32_64_32.v",
        "warnings": [
            "signed_ALSV_32_64_32.v:3:8 [AST] Odin does not handle signed ports (signed_a)",
            "signed_ALSV_32_64_32.v:4:17 [AST] Odin does not handle signed ports (signed_left_shift)",
            "signed_ALSV_32_64_32.v:7:1 [NETLIST] requesting a shift left that will overflow the maximum size of 63 [63]"
        ],
        "max_rss(MiB)": 237.5,
        "exec_time(ms)": 353.1,
        "synthesis_time(ms)": 261.7,
        "Pi": 38,
        "Po": 32,
        "logic element": 6144,
        "Adder": 0,
        "Multiplier": 0,
        "Memory": 0,
        "generic logic size": 4,
        "Longest Path": 68,
        "Average Path": 5,
        "Estimated LUTs": 6144,
        "Total Node": 6144
    },
    "operators/signed_ALSV_32_64_32/k6_N10_40nm": {
        "test_name": "operators/signed_ALSV_32_64_32/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "verilog": "signed_ALSV_32_64_32.v",
        "warnings": [
            "signed_ALSV_32_64_32.v:3:8 [AST] Odin does not handle signed ports (signed_a)",
            "signed_ALSV_32_64_32.v:4:17 [AST] Odin does not handle signed ports (signed_left_shift)",
            "signed_ALSV_32_64_32.v:7:1 [NETLIST] requesting a shift left that will overflow the maximum size of 63 [63]"
        ],
        "max_rss(MiB)": 220.1,
        "exec_time(ms)": 262.3,
        "synthesis_time(ms)": 253.1,
        "Pi": 38,
        "Po": 32,
        "logic element": 6144,
        "generic logic size": 6,
        "Longest Path": 68,
        "Average Path": 5,
        "Estimated LUTs": 6144,
        "Total Node": 6144
    },
    "operators/signed_ALSV_32_64_32/k6_N10_mem32K_40nm": {
        "test_name": "operators/signed_ALSV_32_64_32/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "verilog": "signed_ALSV_32_64_32.v",
        "warnings": [
            "signed_ALSV_32_64_32.v:3:8 [AST] Odin does not handle signed ports (signed_a)",
            "signed_ALSV_32_64_32.v:4:17 [AST] Odin does not handle signed ports (signed_left_shift)",
            "signed_ALSV_32_64_32.v:7:1 [NETLIST] requesting a shift left that will overflow the maximum size of 63 [63]"
        ],
        "max_rss(MiB)": 236.9,
        "exec_time(ms)": 342.7,
        "synthesis_time(ms)": 254.3,
        "Pi": 38,
        "Po": 32,
        "logic element": 6144,
        "Multiplier": 0,
        "Memory": 0,
        "generic logic size": 6,
        "Longest Path": 68,
        "Average Path": 5,
        "Estimated LUTs": 6144,
        "Total Node": 6144
    },
    "operators/signed_ALSV_32_64_32/no_arch": {
        "test_name": "operators/signed_ALSV_32_64_32/no_arch",
        "verilog": "signed_ALSV_32_64_32.v",
        "warnings": [
            "signed_ALSV_32_64_32.v:3:8 [AST] Odin does not handle signed ports (signed_a)",
            "signed_ALSV_32_64_32.v:4:17 [AST] Odin does not handle signed ports (signed_left_shift)",
            "signed_ALSV_32_64_32.v:7:1 [NETLIST] requesting a shift left that will overflow the maximum size of 63 [63]"
        ],
        "max_rss(MiB)": 217.8,
        "exec_time(ms)": 259.4,
        "synthesis_time(ms)": 257.1,
        "Pi": 38,
        "Po": 32,
        "logic element": 6144,
        "Longest Path": 68,
        "Average Path": 5,
        "Estimated LUTs": 6144,
        "Total Node": 6144
    },
    "operators/signed_ALSV_32_64_64/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "operators/signed_ALSV_32_64_64/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "verilog": "signed_ALSV_32_64_64.v",
        "warnings": [
            "signed_ALSV_32_64_64.v:3:8 [AST] Odin does not handle signed ports (signed_a)",
            "signed_ALSV_32_64_64.v:5:27 [AST] Odin does not handle signed ports (signed_left_shift)",
            "signed_ALSV_32_64_64.v:7:1 [NETLIST] requesting a shift left that will overflow the maximum size of 63 [63]"
        ],
        "max_rss(MiB)": 238.4,
        "exec_time(ms)": 356.5,
        "synthesis_time(ms)": 264.7,
        "Pi": 70,
        "Po": 64,
        "logic element": 12288,
        "Adder": 0,
        "Multiplier": 0,
        "Memory": 0,
        "generic logic size": 4,
        "Longest Path": 68,
        "Average Path": 5,
        "Estimated LUTs": 12288,
        "Total Node": 12288
    },
    "operators/signed_ALSV_32_64_64/k6_N10_40nm": {
        "test_name": "operators/signed_ALSV_32_64_64/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "verilog": "signed_ALSV_32_64_64.v",
        "warnings": [
            "signed_ALSV_32_64_64.v:3:8 [AST] Odin does not handle signed ports (signed_a)",
            "signed_ALSV_32_64_64.v:5:27 [AST] Odin does not handle signed ports (signed_left_shift)",
            "signed_ALSV_32_64_64.v:7:1 [NETLIST] requesting a shift left that will overflow the maximum size of 63 [63]"
        ],
        "max_rss(MiB)": 221.5,
        "exec_time(ms)": 290.1,
        "synthesis_time(ms)": 280.5,
        "Pi": 70,
        "Po": 64,
        "logic element": 12288,
        "generic logic size": 6,
        "Longest Path": 68,
        "Average Path": 5,
        "Estimated LUTs": 12288,
        "Total Node": 12288
    },
    "operators/signed_ALSV_32_64_64/k6_N10_mem32K_40nm": {
        "test_name": "operators/signed_ALSV_32_64_64/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "verilog": "signed_ALSV_32_64_64.v",
        "warnings": [
            "signed_ALSV_32_64_64.v:3:8 [AST] Odin does not handle signed ports (signed_a)",
            "signed_ALSV_32_64_64.v:5:27 [AST] Odin does not handle signed ports (signed_left_shift)",
            "signed_ALSV_32_64_64.v:7:1 [NETLIST] requesting a shift left that will overflow the maximum size of 63 [63]"
        ],
        "max_rss(MiB)": 237.6,
        "exec_time(ms)": 350.6,
        "synthesis_time(ms)": 265.2,
        "Pi": 70,
        "Po": 64,
        "logic element": 12288,
        "Multiplier": 0,
        "Memory": 0,
        "generic logic size": 6,
        "Longest Path": 68,
        "Average Path": 5,
        "Estimated LUTs": 12288,
        "Total Node": 12288
    },
    "operators/signed_ALSV_32_64_64/no_arch": {
        "test_name": "operators/signed_ALSV_32_64_64/no_arch",
        "verilog": "signed_ALSV_32_64_64.v",
        "warnings": [
            "signed_ALSV_32_64_64.v:3:8 [AST] Odin does not handle signed ports (signed_a)",
            "signed_ALSV_32_64_64.v:5:27 [AST] Odin does not handle signed ports (signed_left_shift)",
            "signed_ALSV_32_64_64.v:7:1 [NETLIST] requesting a shift left that will overflow the maximum size of 63 [63]"
        ],
        "max_rss(MiB)": 218.5,
        "exec_time(ms)": 278.1,
        "synthesis_time(ms)": 275.3,
        "Pi": 70,
        "Po": 64,
        "logic element": 12288,
        "Longest Path": 68,
        "Average Path": 5,
        "Estimated LUTs": 12288,
        "Total Node": 12288
    },
    "operators/signed_ALSV_3_4_8/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "operators/signed_ALSV_3_4_8/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "verilog": "signed_ALSV_3_4_8.v",
        "warnings": [
            "signed_ALSV_3_4_8.v:3:8 [AST] Odin does not handle signed ports (signed_a)",
            "signed_ALSV_3_4_8.v:5:27 [AST] Odin does not handle signed ports (signed_left_shift)"
        ],
        "max_rss(MiB)": 55.6,
        "exec_time(ms)": 92.4,
        "synthesis_time(ms)": 6.4,
        "Pi": 6,
        "Po": 8,
        "logic element": 192,
        "Adder": 0,
        "Multiplier": 0,
        "Memory": 0,
        "generic logic size": 4,
        "Longest Path": 12,
        "Average Path": 4,
        "Estimated LUTs": 192,
        "Total Node": 192
    },
    "operators/signed_ALSV_3_4_8/k6_N10_40nm": {
        "test_name": "operators/signed_ALSV_3_4_8/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "verilog": "signed_ALSV_3_4_8.v",
        "warnings": [
            "signed_ALSV_3_4_8.v:3:8 [AST] Odin does not handle signed ports (signed_a)",
            "signed_ALSV_3_4_8.v:5:27 [AST] Odin does not handle signed ports (signed_left_shift)"
        ],
        "max_rss(MiB)": 38.6,
        "exec_time(ms)": 11.2,
        "synthesis_time(ms)": 4.4,
        "Pi": 6,
        "Po": 8,
        "logic element": 192,
        "generic logic size": 6,
        "Longest Path": 12,
        "Average Path": 4,
        "Estimated LUTs": 192,
        "Total Node": 192
    },
    "operators/signed_ALSV_3_4_8/k6_N10_mem32K_40nm": {
        "test_name": "operators/signed_ALSV_3_4_8/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "verilog": "signed_ALSV_3_4_8.v",
        "warnings": [
            "signed_ALSV_3_4_8.v:3:8 [AST] Odin does not handle signed ports (signed_a)",
            "signed_ALSV_3_4_8.v:5:27 [AST] Odin does not handle signed ports (signed_left_shift)"
        ],
        "max_rss(MiB)": 55.1,
        "exec_time(ms)": 81.7,
        "synthesis_time(ms)": 5.4,
        "Pi": 6,
        "Po": 8,
        "logic element": 192,
        "Multiplier": 0,
        "Memory": 0,
        "generic logic size": 6,
        "Longest Path": 12,
        "Average Path": 4,
        "Estimated LUTs": 192,
        "Total Node": 192
    },
    "operators/signed_ALSV_3_4_8/no_arch": {
        "test_name": "operators/signed_ALSV_3_4_8/no_arch",
        "verilog": "signed_ALSV_3_4_8.v",
        "warnings": [
            "signed_ALSV_3_4_8.v:3:8 [AST] Odin does not handle signed ports (signed_a)",
            "signed_ALSV_3_4_8.v:5:27 [AST] Odin does not handle signed ports (signed_left_shift)"
        ],
        "max_rss(MiB)": 35.9,
        "exec_time(ms)": 8.7,
        "synthesis_time(ms)": 6.3,
        "Pi": 6,
        "Po": 8,
        "logic element": 192,
        "Longest Path": 12,
        "Average Path": 4,
        "Estimated LUTs": 192,
        "Total Node": 192
    },
    "operators/signed_ALSV_3_8_4/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "operators/signed_ALSV_3_8_4/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "verilog": "signed_ALSV_3_8_4.v",
        "warnings": [
            "signed_ALSV_3_8_4.v:3:8 [AST] Odin does not handle signed ports (signed_a)",
            "signed_ALSV_3_8_4.v:5:27 [AST] Odin does not handle signed ports (signed_left_shift)"
        ],
        "max_rss(MiB)": 55.7,
        "exec_time(ms)": 76.9,
        "synthesis_time(ms)": 4.3,
        "Pi": 6,
        "Po": 4,
        "logic element": 96,
        "Adder": 0,
        "Multiplier": 0,
        "Memory": 0,
        "generic logic size": 4,
        "Longest Path": 12,
        "Average Path": 4,
        "Estimated LUTs": 96,
        "Total Node": 96
    },
    "operators/signed_ALSV_3_8_4/k6_N10_40nm": {
        "test_name": "operators/signed_ALSV_3_8_4/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "verilog": "signed_ALSV_3_8_4.v",
        "warnings": [
            "signed_ALSV_3_8_4.v:3:8 [AST] Odin does not handle signed ports (signed_a)",
            "signed_ALSV_3_8_4.v:5:27 [AST] Odin does not handle signed ports (signed_left_shift)"
        ],
        "max_rss(MiB)": 38.9,
        "exec_time(ms)": 15.2,
        "synthesis_time(ms)": 5.8,
        "Pi": 6,
        "Po": 4,
        "logic element": 96,
        "generic logic size": 6,
        "Longest Path": 12,
        "Average Path": 4,
        "Estimated LUTs": 96,
        "Total Node": 96
    },
    "operators/signed_ALSV_3_8_4/k6_N10_mem32K_40nm": {
        "test_name": "operators/signed_ALSV_3_8_4/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "verilog": "signed_ALSV_3_8_4.v",
        "warnings": [
            "signed_ALSV_3_8_4.v:3:8 [AST] Odin does not handle signed ports (signed_a)",
            "signed_ALSV_3_8_4.v:5:27 [AST] Odin does not handle signed ports (signed_left_shift)"
        ],
        "max_rss(MiB)": 55.1,
        "exec_time(ms)": 87.2,
        "synthesis_time(ms)": 5.7,
        "Pi": 6,
        "Po": 4,
        "logic element": 96,
        "Multiplier": 0,
        "Memory": 0,
        "generic logic size": 6,
        "Longest Path": 12,
        "Average Path": 4,
        "Estimated LUTs": 96,
        "Total Node": 96
    },
    "operators/signed_ALSV_3_8_4/no_arch": {
        "test_name": "operators/signed_ALSV_3_8_4/no_arch",
        "verilog": "signed_ALSV_3_8_4.v",
        "warnings": [
            "signed_ALSV_3_8_4.v:3:8 [AST] Odin does not handle signed ports (signed_a)",
            "signed_ALSV_3_8_4.v:5:27 [AST] Odin does not handle signed ports (signed_left_shift)"
        ],
        "max_rss(MiB)": 35.9,
        "exec_time(ms)": 8.4,
        "synthesis_time(ms)": 6.1,
        "Pi": 6,
        "Po": 4,
        "logic element": 96,
        "Longest Path": 12,
        "Average Path": 4,
        "Estimated LUTs": 96,
        "Total Node": 96
    },
    "operators/signed_ALSV_3_8_8/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "operators/signed_ALSV_3_8_8/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "verilog": "signed_ALSV_3_8_8.v",
        "warnings": [
            "signed_ALSV_3_8_8.v:3:8 [AST] Odin does not handle signed ports (signed_a)",
            "signed_ALSV_3_8_8.v:4:17 [AST] Odin does not handle signed ports (signed_left_shift)"
        ],
        "max_rss(MiB)": 55.8,
        "exec_time(ms)": 79.9,
        "synthesis_time(ms)": 6.2,
        "Pi": 6,
        "Po": 8,
        "logic element": 192,
        "Adder": 0,
        "Multiplier": 0,
        "Memory": 0,
        "generic logic size": 4,
        "Longest Path": 12,
        "Average Path": 4,
        "Estimated LUTs": 192,
        "Total Node": 192
    },
    "operators/signed_ALSV_3_8_8/k6_N10_40nm": {
        "test_name": "operators/signed_ALSV_3_8_8/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "verilog": "signed_ALSV_3_8_8.v",
        "warnings": [
            "signed_ALSV_3_8_8.v:3:8 [AST] Odin does not handle signed ports (signed_a)",
            "signed_ALSV_3_8_8.v:4:17 [AST] Odin does not handle signed ports (signed_left_shift)"
        ],
        "max_rss(MiB)": 38.6,
        "exec_time(ms)": 16.2,
        "synthesis_time(ms)": 6.1,
        "Pi": 6,
        "Po": 8,
        "logic element": 192,
        "generic logic size": 6,
        "Longest Path": 12,
        "Average Path": 4,
        "Estimated LUTs": 192,
        "Total Node": 192
    },
    "operators/signed_ALSV_3_8_8/k6_N10_mem32K_40nm": {
        "test_name": "operators/signed_ALSV_3_8_8/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "verilog": "signed_ALSV_3_8_8.v",
        "warnings": [
            "signed_ALSV_3_8_8.v:3:8 [AST] Odin does not handle signed ports (signed_a)",
            "signed_ALSV_3_8_8.v:4:17 [AST] Odin does not handle signed ports (signed_left_shift)"
        ],
        "max_rss(MiB)": 55,
        "exec_time(ms)": 64.6,
        "synthesis_time(ms)": 4.4,
        "Pi": 6,
        "Po": 8,
        "logic element": 192,
        "Multiplier": 0,
        "Memory": 0,
        "generic logic size": 6,
        "Longest Path": 12,
        "Average Path": 4,
        "Estimated LUTs": 192,
        "Total Node": 192
    },
    "operators/signed_ALSV_3_8_8/no_arch": {
        "test_name": "operators/signed_ALSV_3_8_8/no_arch",
        "verilog": "signed_ALSV_3_8_8.v",
        "warnings": [
            "signed_ALSV_3_8_8.v:3:8 [AST] Odin does not handle signed ports (signed_a)",
            "signed_ALSV_3_8_8.v:4:17 [AST] Odin does not handle signed ports (signed_left_shift)"
        ],
        "max_rss(MiB)": 35.8,
        "exec_time(ms)": 9,
        "synthesis_time(ms)": 6.6,
        "Pi": 6,
        "Po": 8,
        "logic element": 192,
        "Longest Path": 12,
        "Average Path": 4,
        "Estimated LUTs": 192,
        "Total Node": 192
    },
    "operators/signed_ALSV_65_72_64/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "operators/signed_ALSV_65_72_64/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "verilog": "signed_ALSV_65_72_64.v",
        "warnings": [
            "signed_ALSV_65_72_64.v:3:8 [AST] Odin does not handle signed ports (signed_a)",
            "signed_ALSV_65_72_64.v:5:27 [AST] Odin does not handle signed ports (signed_left_shift)",
            "signed_ALSV_65_72_64.v:7:1 [NETLIST] requesting a shift left that will overflow the maximum size of 63 [63]",
            "signed_ALSV_65_72_64.v:7:1 [NETLIST] requesting a shift left that will overflow the maximum size of 64 [63]",
            "signed_ALSV_65_72_64.v:7:1 [NETLIST] requesting a shift left that will overflow the maximum size of 65 [63]",
            "signed_ALSV_65_72_64.v:7:1 [NETLIST] requesting a shift left that will overflow the maximum size of 66 [63]",
            "signed_ALSV_65_72_64.v:7:1 [NETLIST] requesting a shift left that will overflow the maximum size of 67 [63]",
            "signed_ALSV_65_72_64.v:7:1 [NETLIST] requesting a shift left that will overflow the maximum size of 68 [63]",
            "signed_ALSV_65_72_64.v:7:1 [NETLIST] requesting a shift left that will overflow the maximum size of 69 [63]",
            "signed_ALSV_65_72_64.v:7:1 [NETLIST] requesting a shift left that will overflow the maximum size of 70 [63]",
            "signed_ALSV_65_72_64.v:7:1 [NETLIST] requesting a shift left that will overflow the maximum size of 71 [63]"
        ],
        "max_rss(MiB)": 318.6,
        "exec_time(ms)": 431.9,
        "synthesis_time(ms)": 345.9,
        "Pi": 73,
        "Po": 64,
        "logic element": 13824,
        "Adder": 0,
        "Multiplier": 0,
        "Memory": 0,
        "generic logic size": 4,
        "Longest Path": 76,
        "Average Path": 4,
        "Estimated LUTs": 13824,
        "Total Node": 13824
    },
    "operators/signed_ALSV_65_72_64/k6_N10_40nm": {
        "test_name": "operators/signed_ALSV_65_72_64/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "verilog": "signed_ALSV_65_72_64.v",
        "warnings": [
            "signed_ALSV_65_72_64.v:3:8 [AST] Odin does not handle signed ports (signed_a)",
            "signed_ALSV_65_72_64.v:5:27 [AST] Odin does not handle signed ports (signed_left_shift)",
            "signed_ALSV_65_72_64.v:7:1 [NETLIST] requesting a shift left that will overflow the maximum size of 63 [63]",
            "signed_ALSV_65_72_64.v:7:1 [NETLIST] requesting a shift left that will overflow the maximum size of 64 [63]",
            "signed_ALSV_65_72_64.v:7:1 [NETLIST] requesting a shift left that will overflow the maximum size of 65 [63]",
            "signed_ALSV_65_72_64.v:7:1 [NETLIST] requesting a shift left that will overflow the maximum size of 66 [63]",
            "signed_ALSV_65_72_64.v:7:1 [NETLIST] requesting a shift left that will overflow the maximum size of 67 [63]",
            "signed_ALSV_65_72_64.v:7:1 [NETLIST] requesting a shift left that will overflow the maximum size of 68 [63]",
            "signed_ALSV_65_72_64.v:7:1 [NETLIST] requesting a shift left that will overflow the maximum size of 69 [63]",
            "signed_ALSV_65_72_64.v:7:1 [NETLIST] requesting a shift left that will overflow the maximum size of 70 [63]",
            "signed_ALSV_65_72_64.v:7:1 [NETLIST] requesting a shift left that will overflow the maximum size of 71 [63]"
        ],
        "max_rss(MiB)": 301.7,
        "exec_time(ms)": 370.7,
        "synthesis_time(ms)": 360.9,
        "Pi": 73,
        "Po": 64,
        "logic element": 13824,
        "generic logic size": 6,
        "Longest Path": 76,
        "Average Path": 4,
        "Estimated LUTs": 13824,
        "Total Node": 13824
    },
    "operators/signed_ALSV_65_72_64/k6_N10_mem32K_40nm": {
        "test_name": "operators/signed_ALSV_65_72_64/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "verilog": "signed_ALSV_65_72_64.v",
        "warnings": [
            "signed_ALSV_65_72_64.v:3:8 [AST] Odin does not handle signed ports (signed_a)",
            "signed_ALSV_65_72_64.v:5:27 [AST] Odin does not handle signed ports (signed_left_shift)",
            "signed_ALSV_65_72_64.v:7:1 [NETLIST] requesting a shift left that will overflow the maximum size of 63 [63]",
            "signed_ALSV_65_72_64.v:7:1 [NETLIST] requesting a shift left that will overflow the maximum size of 64 [63]",
            "signed_ALSV_65_72_64.v:7:1 [NETLIST] requesting a shift left that will overflow the maximum size of 65 [63]",
            "signed_ALSV_65_72_64.v:7:1 [NETLIST] requesting a shift left that will overflow the maximum size of 66 [63]",
            "signed_ALSV_65_72_64.v:7:1 [NETLIST] requesting a shift left that will overflow the maximum size of 67 [63]",
            "signed_ALSV_65_72_64.v:7:1 [NETLIST] requesting a shift left that will overflow the maximum size of 68 [63]",
            "signed_ALSV_65_72_64.v:7:1 [NETLIST] requesting a shift left that will overflow the maximum size of 69 [63]",
            "signed_ALSV_65_72_64.v:7:1 [NETLIST] requesting a shift left that will overflow the maximum size of 70 [63]",
            "signed_ALSV_65_72_64.v:7:1 [NETLIST] requesting a shift left that will overflow the maximum size of 71 [63]"
        ],
        "max_rss(MiB)": 318.1,
        "exec_time(ms)": 451.9,
        "synthesis_time(ms)": 365.6,
        "Pi": 73,
        "Po": 64,
        "logic element": 13824,
        "Multiplier": 0,
        "Memory": 0,
        "generic logic size": 6,
        "Longest Path": 76,
        "Average Path": 4,
        "Estimated LUTs": 13824,
        "Total Node": 13824
    },
    "operators/signed_ALSV_65_72_64/no_arch": {
        "test_name": "operators/signed_ALSV_65_72_64/no_arch",
        "verilog": "signed_ALSV_65_72_64.v",
        "warnings": [
            "signed_ALSV_65_72_64.v:3:8 [AST] Odin does not handle signed ports (signed_a)",
            "signed_ALSV_65_72_64.v:5:27 [AST] Odin does not handle signed ports (signed_left_shift)",
            "signed_ALSV_65_72_64.v:7:1 [NETLIST] requesting a shift left that will overflow the maximum size of 63 [63]",
            "signed_ALSV_65_72_64.v:7:1 [NETLIST] requesting a shift left that will overflow the maximum size of 64 [63]",
            "signed_ALSV_65_72_64.v:7:1 [NETLIST] requesting a shift left that will overflow the maximum size of 65 [63]",
            "signed_ALSV_65_72_64.v:7:1 [NETLIST] requesting a shift left that will overflow the maximum size of 66 [63]",
            "signed_ALSV_65_72_64.v:7:1 [NETLIST] requesting a shift left that will overflow the maximum size of 67 [63]",
            "signed_ALSV_65_72_64.v:7:1 [NETLIST] requesting a shift left that will overflow the maximum size of 68 [63]",
            "signed_ALSV_65_72_64.v:7:1 [NETLIST] requesting a shift left that will overflow the maximum size of 69 [63]",
            "signed_ALSV_65_72_64.v:7:1 [NETLIST] requesting a shift left that will overflow the maximum size of 70 [63]",
            "signed_ALSV_65_72_64.v:7:1 [NETLIST] requesting a shift left that will overflow the maximum size of 71 [63]"
        ],
        "max_rss(MiB)": 299.1,
        "exec_time(ms)": 381.1,
        "synthesis_time(ms)": 378.8,
        "Pi": 73,
        "Po": 64,
        "logic element": 13824,
        "Longest Path": 76,
        "Average Path": 4,
        "Estimated LUTs": 13824,
        "Total Node": 13824
    },
    "operators/signed_ARSC_2_4_8/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "operators/signed_ARSC_2_4_8/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "verilog": "signed_ARSC_2_4_8.v",
        "exit": 134,
        "errors": [
            "signed_ARSC_2_4_8.v:6:1 [NETLIST] TODO: test that ASR works with signed number"
        ],
        "warnings": [
            "signed_ARSC_2_4_8.v:2:8 [AST] Odin does not handle signed ports (signed_a)"
        ]
    },
    "operators/signed_ARSC_2_4_8/k6_N10_40nm": {
        "test_name": "operators/signed_ARSC_2_4_8/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "verilog": "signed_ARSC_2_4_8.v",
        "exit": 134,
        "errors": [
            "signed_ARSC_2_4_8.v:6:1 [NETLIST] TODO: test that ASR works with signed number"
        ],
        "warnings": [
            "signed_ARSC_2_4_8.v:2:8 [AST] Odin does not handle signed ports (signed_a)"
        ]
    },
    "operators/signed_ARSC_2_4_8/k6_N10_mem32K_40nm": {
        "test_name": "operators/signed_ARSC_2_4_8/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "verilog": "signed_ARSC_2_4_8.v",
        "exit": 134,
        "errors": [
            "signed_ARSC_2_4_8.v:6:1 [NETLIST] TODO: test that ASR works with signed number"
        ],
        "warnings": [
            "signed_ARSC_2_4_8.v:2:8 [AST] Odin does not handle signed ports (signed_a)"
        ]
    },
    "operators/signed_ARSC_2_4_8/no_arch": {
        "test_name": "operators/signed_ARSC_2_4_8/no_arch",
        "verilog": "signed_ARSC_2_4_8.v",
        "exit": 134,
        "errors": [
            "signed_ARSC_2_4_8.v:6:1 [NETLIST] TODO: test that ASR works with signed number"
        ],
        "warnings": [
            "signed_ARSC_2_4_8.v:2:8 [AST] Odin does not handle signed ports (signed_a)"
        ]
    },
    "operators/signed_ARSC_2_8_4/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "operators/signed_ARSC_2_8_4/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "verilog": "signed_ARSC_2_8_4.v",
        "exit": 134,
        "errors": [
            "signed_ARSC_2_8_4.v:6:1 [NETLIST] TODO: test that ASR works with signed number"
        ],
        "warnings": [
            "signed_ARSC_2_8_4.v:2:8 [AST] Odin does not handle signed ports (signed_a)"
        ]
    },
    "operators/signed_ARSC_2_8_4/k6_N10_40nm": {
        "test_name": "operators/signed_ARSC_2_8_4/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "verilog": "signed_ARSC_2_8_4.v",
        "exit": 134,
        "errors": [
            "signed_ARSC_2_8_4.v:6:1 [NETLIST] TODO: test that ASR works with signed number"
        ],
        "warnings": [
            "signed_ARSC_2_8_4.v:2:8 [AST] Odin does not handle signed ports (signed_a)"
        ]
    },
    "operators/signed_ARSC_2_8_4/k6_N10_mem32K_40nm": {
        "test_name": "operators/signed_ARSC_2_8_4/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "verilog": "signed_ARSC_2_8_4.v",
        "exit": 134,
        "errors": [
            "signed_ARSC_2_8_4.v:6:1 [NETLIST] TODO: test that ASR works with signed number"
        ],
        "warnings": [
            "signed_ARSC_2_8_4.v:2:8 [AST] Odin does not handle signed ports (signed_a)"
        ]
    },
    "operators/signed_ARSC_2_8_4/no_arch": {
        "test_name": "operators/signed_ARSC_2_8_4/no_arch",
        "verilog": "signed_ARSC_2_8_4.v",
        "exit": 134,
        "errors": [
            "signed_ARSC_2_8_4.v:6:1 [NETLIST] TODO: test that ASR works with signed number"
        ],
        "warnings": [
            "signed_ARSC_2_8_4.v:2:8 [AST] Odin does not handle signed ports (signed_a)"
        ]
    },
    "operators/signed_ARSC_2_8_8/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "operators/signed_ARSC_2_8_8/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "verilog": "signed_ARSC_2_8_8.v",
        "exit": 134,
        "errors": [
            "signed_ARSC_2_8_8.v:6:1 [NETLIST] TODO: test that ASR works with signed number"
        ],
        "warnings": [
            "signed_ARSC_2_8_8.v:2:8 [AST] Odin does not handle signed ports (signed_a)"
        ]
    },
    "operators/signed_ARSC_2_8_8/k6_N10_40nm": {
        "test_name": "operators/signed_ARSC_2_8_8/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "verilog": "signed_ARSC_2_8_8.v",
        "exit": 134,
        "errors": [
            "signed_ARSC_2_8_8.v:6:1 [NETLIST] TODO: test that ASR works with signed number"
        ],
        "warnings": [
            "signed_ARSC_2_8_8.v:2:8 [AST] Odin does not handle signed ports (signed_a)"
        ]
    },
    "operators/signed_ARSC_2_8_8/k6_N10_mem32K_40nm": {
        "test_name": "operators/signed_ARSC_2_8_8/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "verilog": "signed_ARSC_2_8_8.v",
        "exit": 134,
        "errors": [
            "signed_ARSC_2_8_8.v:6:1 [NETLIST] TODO: test that ASR works with signed number"
        ],
        "warnings": [
            "signed_ARSC_2_8_8.v:2:8 [AST] Odin does not handle signed ports (signed_a)"
        ]
    },
    "operators/signed_ARSC_2_8_8/no_arch": {
        "test_name": "operators/signed_ARSC_2_8_8/no_arch",
        "verilog": "signed_ARSC_2_8_8.v",
        "exit": 134,
        "errors": [
            "signed_ARSC_2_8_8.v:6:1 [NETLIST] TODO: test that ASR works with signed number"
        ],
        "warnings": [
            "signed_ARSC_2_8_8.v:2:8 [AST] Odin does not handle signed ports (signed_a)"
        ]
    },
    "operators/signed_ARSC_32_32_64/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "operators/signed_ARSC_32_32_64/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "verilog": "signed_ARSC_32_32_64.v",
        "exit": 134,
        "errors": [
            "signed_ARSC_32_32_64.v:6:2 [NETLIST] TODO: test that ASR works with signed number"
        ],
        "warnings": [
            "signed_ARSC_32_32_64.v:2:8 [AST] Odin does not handle signed ports (signed_a)"
        ]
    },
    "operators/signed_ARSC_32_32_64/k6_N10_40nm": {
        "test_name": "operators/signed_ARSC_32_32_64/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "verilog": "signed_ARSC_32_32_64.v",
        "exit": 134,
        "errors": [
            "signed_ARSC_32_32_64.v:6:2 [NETLIST] TODO: test that ASR works with signed number"
        ],
        "warnings": [
            "signed_ARSC_32_32_64.v:2:8 [AST] Odin does not handle signed ports (signed_a)"
        ]
    },
    "operators/signed_ARSC_32_32_64/k6_N10_mem32K_40nm": {
        "test_name": "operators/signed_ARSC_32_32_64/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "verilog": "signed_ARSC_32_32_64.v",
        "exit": 134,
        "errors": [
            "signed_ARSC_32_32_64.v:6:2 [NETLIST] TODO: test that ASR works with signed number"
        ],
        "warnings": [
            "signed_ARSC_32_32_64.v:2:8 [AST] Odin does not handle signed ports (signed_a)"
        ]
    },
    "operators/signed_ARSC_32_32_64/no_arch": {
        "test_name": "operators/signed_ARSC_32_32_64/no_arch",
        "verilog": "signed_ARSC_32_32_64.v",
        "exit": 134,
        "errors": [
            "signed_ARSC_32_32_64.v:6:2 [NETLIST] TODO: test that ASR works with signed number"
        ],
        "warnings": [
            "signed_ARSC_32_32_64.v:2:8 [AST] Odin does not handle signed ports (signed_a)"
        ]
    },
    "operators/signed_ARSC_32_64_32/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "operators/signed_ARSC_32_64_32/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "verilog": "signed_ARSC_32_64_32.v",
        "exit": 134,
        "errors": [
            "signed_ARSC_32_64_32.v:6:2 [NETLIST] TODO: test that ASR works with signed number"
        ],
        "warnings": [
            "signed_ARSC_32_64_32.v:2:8 [AST] Odin does not handle signed ports (signed_a)"
        ]
    },
    "operators/signed_ARSC_32_64_32/k6_N10_40nm": {
        "test_name": "operators/signed_ARSC_32_64_32/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "verilog": "signed_ARSC_32_64_32.v",
        "exit": 134,
        "errors": [
            "signed_ARSC_32_64_32.v:6:2 [NETLIST] TODO: test that ASR works with signed number"
        ],
        "warnings": [
            "signed_ARSC_32_64_32.v:2:8 [AST] Odin does not handle signed ports (signed_a)"
        ]
    },
    "operators/signed_ARSC_32_64_32/k6_N10_mem32K_40nm": {
        "test_name": "operators/signed_ARSC_32_64_32/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "verilog": "signed_ARSC_32_64_32.v",
        "exit": 134,
        "errors": [
            "signed_ARSC_32_64_32.v:6:2 [NETLIST] TODO: test that ASR works with signed number"
        ],
        "warnings": [
            "signed_ARSC_32_64_32.v:2:8 [AST] Odin does not handle signed ports (signed_a)"
        ]
    },
    "operators/signed_ARSC_32_64_32/no_arch": {
        "test_name": "operators/signed_ARSC_32_64_32/no_arch",
        "verilog": "signed_ARSC_32_64_32.v",
        "exit": 134,
        "errors": [
            "signed_ARSC_32_64_32.v:6:2 [NETLIST] TODO: test that ASR works with signed number"
        ],
        "warnings": [
            "signed_ARSC_32_64_32.v:2:8 [AST] Odin does not handle signed ports (signed_a)"
        ]
    },
    "operators/signed_ARSC_32_64_64/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "operators/signed_ARSC_32_64_64/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "verilog": "signed_ARSC_32_64_64.v",
        "exit": 134,
        "errors": [
            "signed_ARSC_32_64_64.v:6:2 [NETLIST] TODO: test that ASR works with signed number"
        ],
        "warnings": [
            "signed_ARSC_32_64_64.v:2:8 [AST] Odin does not handle signed ports (signed_a)"
        ]
    },
    "operators/signed_ARSC_32_64_64/k6_N10_40nm": {
        "test_name": "operators/signed_ARSC_32_64_64/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "verilog": "signed_ARSC_32_64_64.v",
        "exit": 134,
        "errors": [
            "signed_ARSC_32_64_64.v:6:2 [NETLIST] TODO: test that ASR works with signed number"
        ],
        "warnings": [
            "signed_ARSC_32_64_64.v:2:8 [AST] Odin does not handle signed ports (signed_a)"
        ]
    },
    "operators/signed_ARSC_32_64_64/k6_N10_mem32K_40nm": {
        "test_name": "operators/signed_ARSC_32_64_64/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "verilog": "signed_ARSC_32_64_64.v",
        "exit": 134,
        "errors": [
            "signed_ARSC_32_64_64.v:6:2 [NETLIST] TODO: test that ASR works with signed number"
        ],
        "warnings": [
            "signed_ARSC_32_64_64.v:2:8 [AST] Odin does not handle signed ports (signed_a)"
        ]
    },
    "operators/signed_ARSC_32_64_64/no_arch": {
        "test_name": "operators/signed_ARSC_32_64_64/no_arch",
        "verilog": "signed_ARSC_32_64_64.v",
        "exit": 134,
        "errors": [
            "signed_ARSC_32_64_64.v:6:2 [NETLIST] TODO: test that ASR works with signed number"
        ],
        "warnings": [
            "signed_ARSC_32_64_64.v:2:8 [AST] Odin does not handle signed ports (signed_a)"
        ]
    },
    "operators/signed_ARSC_3_4_8/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "operators/signed_ARSC_3_4_8/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "verilog": "signed_ARSC_3_4_8.v",
        "exit": 134,
        "errors": [
            "signed_ARSC_3_4_8.v:6:1 [NETLIST] TODO: test that ASR works with signed number"
        ],
        "warnings": [
            "signed_ARSC_3_4_8.v:2:8 [AST] Odin does not handle signed ports (signed_a)"
        ]
    },
    "operators/signed_ARSC_3_4_8/k6_N10_40nm": {
        "test_name": "operators/signed_ARSC_3_4_8/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "verilog": "signed_ARSC_3_4_8.v",
        "exit": 134,
        "errors": [
            "signed_ARSC_3_4_8.v:6:1 [NETLIST] TODO: test that ASR works with signed number"
        ],
        "warnings": [
            "signed_ARSC_3_4_8.v:2:8 [AST] Odin does not handle signed ports (signed_a)"
        ]
    },
    "operators/signed_ARSC_3_4_8/k6_N10_mem32K_40nm": {
        "test_name": "operators/signed_ARSC_3_4_8/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "verilog": "signed_ARSC_3_4_8.v",
        "exit": 134,
        "errors": [
            "signed_ARSC_3_4_8.v:6:1 [NETLIST] TODO: test that ASR works with signed number"
        ],
        "warnings": [
            "signed_ARSC_3_4_8.v:2:8 [AST] Odin does not handle signed ports (signed_a)"
        ]
    },
    "operators/signed_ARSC_3_4_8/no_arch": {
        "test_name": "operators/signed_ARSC_3_4_8/no_arch",
        "verilog": "signed_ARSC_3_4_8.v",
        "exit": 134,
        "errors": [
            "signed_ARSC_3_4_8.v:6:1 [NETLIST] TODO: test that ASR works with signed number"
        ],
        "warnings": [
            "signed_ARSC_3_4_8.v:2:8 [AST] Odin does not handle signed ports (signed_a)"
        ]
    },
    "operators/signed_ARSC_3_8_4/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "operators/signed_ARSC_3_8_4/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "verilog": "signed_ARSC_3_8_4.v",
        "exit": 134,
        "errors": [
            "signed_ARSC_3_8_4.v:6:1 [NETLIST] TODO: test that ASR works with signed number"
        ],
        "warnings": [
            "signed_ARSC_3_8_4.v:2:8 [AST] Odin does not handle signed ports (signed_a)"
        ]
    },
    "operators/signed_ARSC_3_8_4/k6_N10_40nm": {
        "test_name": "operators/signed_ARSC_3_8_4/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "verilog": "signed_ARSC_3_8_4.v",
        "exit": 134,
        "errors": [
            "signed_ARSC_3_8_4.v:6:1 [NETLIST] TODO: test that ASR works with signed number"
        ],
        "warnings": [
            "signed_ARSC_3_8_4.v:2:8 [AST] Odin does not handle signed ports (signed_a)"
        ]
    },
    "operators/signed_ARSC_3_8_4/k6_N10_mem32K_40nm": {
        "test_name": "operators/signed_ARSC_3_8_4/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "verilog": "signed_ARSC_3_8_4.v",
        "exit": 134,
        "errors": [
            "signed_ARSC_3_8_4.v:6:1 [NETLIST] TODO: test that ASR works with signed number"
        ],
        "warnings": [
            "signed_ARSC_3_8_4.v:2:8 [AST] Odin does not handle signed ports (signed_a)"
        ]
    },
    "operators/signed_ARSC_3_8_4/no_arch": {
        "test_name": "operators/signed_ARSC_3_8_4/no_arch",
        "verilog": "signed_ARSC_3_8_4.v",
        "exit": 134,
        "errors": [
            "signed_ARSC_3_8_4.v:6:1 [NETLIST] TODO: test that ASR works with signed number"
        ],
        "warnings": [
            "signed_ARSC_3_8_4.v:2:8 [AST] Odin does not handle signed ports (signed_a)"
        ]
    },
    "operators/signed_ARSC_3_8_8/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "operators/signed_ARSC_3_8_8/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "verilog": "signed_ARSC_3_8_8.v",
        "exit": 134,
        "errors": [
            "signed_ARSC_3_8_8.v:6:1 [NETLIST] TODO: test that ASR works with signed number"
        ],
        "warnings": [
            "signed_ARSC_3_8_8.v:2:8 [AST] Odin does not handle signed ports (signed_a)"
        ]
    },
    "operators/signed_ARSC_3_8_8/k6_N10_40nm": {
        "test_name": "operators/signed_ARSC_3_8_8/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "verilog": "signed_ARSC_3_8_8.v",
        "exit": 134,
        "errors": [
            "signed_ARSC_3_8_8.v:6:1 [NETLIST] TODO: test that ASR works with signed number"
        ],
        "warnings": [
            "signed_ARSC_3_8_8.v:2:8 [AST] Odin does not handle signed ports (signed_a)"
        ]
    },
    "operators/signed_ARSC_3_8_8/k6_N10_mem32K_40nm": {
        "test_name": "operators/signed_ARSC_3_8_8/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "verilog": "signed_ARSC_3_8_8.v",
        "exit": 134,
        "errors": [
            "signed_ARSC_3_8_8.v:6:1 [NETLIST] TODO: test that ASR works with signed number"
        ],
        "warnings": [
            "signed_ARSC_3_8_8.v:2:8 [AST] Odin does not handle signed ports (signed_a)"
        ]
    },
    "operators/signed_ARSC_3_8_8/no_arch": {
        "test_name": "operators/signed_ARSC_3_8_8/no_arch",
        "verilog": "signed_ARSC_3_8_8.v",
        "exit": 134,
        "errors": [
            "signed_ARSC_3_8_8.v:6:1 [NETLIST] TODO: test that ASR works with signed number"
        ],
        "warnings": [
            "signed_ARSC_3_8_8.v:2:8 [AST] Odin does not handle signed ports (signed_a)"
        ]
    },
    "operators/signed_ARSC_65_72_64/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "operators/signed_ARSC_65_72_64/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "verilog": "signed_ARSC_65_72_64.v",
        "exit": 134,
        "errors": [
            "signed_ARSC_65_72_64.v:6:2 [NETLIST] TODO: test that ASR works with signed number"
        ],
        "warnings": [
            "signed_ARSC_65_72_64.v:2:8 [AST] Odin does not handle signed ports (signed_a)"
        ]
    },
    "operators/signed_ARSC_65_72_64/k6_N10_40nm": {
        "test_name": "operators/signed_ARSC_65_72_64/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "verilog": "signed_ARSC_65_72_64.v",
        "exit": 134,
        "errors": [
            "signed_ARSC_65_72_64.v:6:2 [NETLIST] TODO: test that ASR works with signed number"
        ],
        "warnings": [
            "signed_ARSC_65_72_64.v:2:8 [AST] Odin does not handle signed ports (signed_a)"
        ]
    },
    "operators/signed_ARSC_65_72_64/k6_N10_mem32K_40nm": {
        "test_name": "operators/signed_ARSC_65_72_64/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "verilog": "signed_ARSC_65_72_64.v",
        "exit": 134,
        "errors": [
            "signed_ARSC_65_72_64.v:6:2 [NETLIST] TODO: test that ASR works with signed number"
        ],
        "warnings": [
            "signed_ARSC_65_72_64.v:2:8 [AST] Odin does not handle signed ports (signed_a)"
        ]
    },
    "operators/signed_ARSC_65_72_64/no_arch": {
        "test_name": "operators/signed_ARSC_65_72_64/no_arch",
        "verilog": "signed_ARSC_65_72_64.v",
        "exit": 134,
        "errors": [
            "signed_ARSC_65_72_64.v:6:2 [NETLIST] TODO: test that ASR works with signed number"
        ],
        "warnings": [
            "signed_ARSC_65_72_64.v:2:8 [AST] Odin does not handle signed ports (signed_a)"
        ]
    },
    "operators/signed_ARSV_2_4_8/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "operators/signed_ARSV_2_4_8/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "verilog": "signed_ARSV_2_4_8.v",
        "warnings": [
            "signed_ARSV_2_4_8.v:3:8 [AST] Odin does not handle signed ports (signed_a)",
            "signed_ARSV_2_4_8.v:5:27 [AST] Odin does not handle signed ports (signed_right_shift)"
        ],
        "max_rss(MiB)": 55.9,
        "exec_time(ms)": 92.9,
        "synthesis_time(ms)": 6.5,
        "Pi": 6,
        "Po": 8,
        "logic element": 48,
        "Adder": 0,
        "Multiplier": 0,
        "Memory": 0,
        "generic logic size": 4,
        "Longest Path": 8,
        "Average Path": 3,
        "Estimated LUTs": 48,
        "Total Node": 48
    },
    "operators/signed_ARSV_2_4_8/k6_N10_40nm": {
        "test_name": "operators/signed_ARSV_2_4_8/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "verilog": "signed_ARSV_2_4_8.v",
        "warnings": [
            "signed_ARSV_2_4_8.v:3:8 [AST] Odin does not handle signed ports (signed_a)",
            "signed_ARSV_2_4_8.v:5:27 [AST] Odin does not handle signed ports (signed_right_shift)"
        ],
        "max_rss(MiB)": 38.7,
        "exec_time(ms)": 17.6,
        "synthesis_time(ms)": 6.4,
        "Pi": 6,
        "Po": 8,
        "logic element": 48,
        "generic logic size": 6,
        "Longest Path": 8,
        "Average Path": 3,
        "Estimated LUTs": 48,
        "Total Node": 48
    },
    "operators/signed_ARSV_2_4_8/k6_N10_mem32K_40nm": {
        "test_name": "operators/signed_ARSV_2_4_8/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "verilog": "signed_ARSV_2_4_8.v",
        "warnings": [
            "signed_ARSV_2_4_8.v:3:8 [AST] Odin does not handle signed ports (signed_a)",
            "signed_ARSV_2_4_8.v:5:27 [AST] Odin does not handle signed ports (signed_right_shift)"
        ],
        "max_rss(MiB)": 55,
        "exec_time(ms)": 90,
        "synthesis_time(ms)": 6.3,
        "Pi": 6,
        "Po": 8,
        "logic element": 48,
        "Multiplier": 0,
        "Memory": 0,
        "generic logic size": 6,
        "Longest Path": 8,
        "Average Path": 3,
        "Estimated LUTs": 48,
        "Total Node": 48
    },
    "operators/signed_ARSV_2_4_8/no_arch": {
        "test_name": "operators/signed_ARSV_2_4_8/no_arch",
        "verilog": "signed_ARSV_2_4_8.v",
        "warnings": [
            "signed_ARSV_2_4_8.v:3:8 [AST] Odin does not handle signed ports (signed_a)",
            "signed_ARSV_2_4_8.v:5:27 [AST] Odin does not handle signed ports (signed_right_shift)"
        ],
        "max_rss(MiB)": 35.8,
        "exec_time(ms)": 9.7,
        "synthesis_time(ms)": 7.2,
        "Pi": 6,
        "Po": 8,
        "logic element": 48,
        "Longest Path": 8,
        "Average Path": 3,
        "Estimated LUTs": 48,
        "Total Node": 48
    },
    "operators/signed_ARSV_2_8_4/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "operators/signed_ARSV_2_8_4/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "verilog": "signed_ARSV_2_8_4.v",
        "warnings": [
            "signed_ARSV_2_8_4.v:3:8 [AST] Odin does not handle signed ports (signed_a)",
            "signed_ARSV_2_8_4.v:5:27 [AST] Odin does not handle signed ports (signed_right_shift)"
        ],
        "max_rss(MiB)": 55.6,
        "exec_time(ms)": 93,
        "synthesis_time(ms)": 5.9,
        "Pi": 10,
        "Po": 4,
        "logic element": 120,
        "Adder": 0,
        "Multiplier": 0,
        "Memory": 0,
        "generic logic size": 4,
        "Longest Path": 12,
        "Average Path": 4,
        "Estimated LUTs": 120,
        "Total Node": 120
    },
    "operators/signed_ARSV_2_8_4/k6_N10_40nm": {
        "test_name": "operators/signed_ARSV_2_8_4/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "verilog": "signed_ARSV_2_8_4.v",
        "warnings": [
            "signed_ARSV_2_8_4.v:3:8 [AST] Odin does not handle signed ports (signed_a)",
            "signed_ARSV_2_8_4.v:5:27 [AST] Odin does not handle signed ports (signed_right_shift)"
        ],
        "max_rss(MiB)": 38.8,
        "exec_time(ms)": 15.5,
        "synthesis_time(ms)": 6,
        "Pi": 10,
        "Po": 4,
        "logic element": 120,
        "generic logic size": 6,
        "Longest Path": 12,
        "Average Path": 4,
        "Estimated LUTs": 120,
        "Total Node": 120
    },
    "operators/signed_ARSV_2_8_4/k6_N10_mem32K_40nm": {
        "test_name": "operators/signed_ARSV_2_8_4/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "verilog": "signed_ARSV_2_8_4.v",
        "warnings": [
            "signed_ARSV_2_8_4.v:3:8 [AST] Odin does not handle signed ports (signed_a)",
            "signed_ARSV_2_8_4.v:5:27 [AST] Odin does not handle signed ports (signed_right_shift)"
        ],
        "max_rss(MiB)": 55,
        "exec_time(ms)": 87.6,
        "synthesis_time(ms)": 5.7,
        "Pi": 10,
        "Po": 4,
        "logic element": 120,
        "Multiplier": 0,
        "Memory": 0,
        "generic logic size": 6,
        "Longest Path": 12,
        "Average Path": 4,
        "Estimated LUTs": 120,
        "Total Node": 120
    },
    "operators/signed_ARSV_2_8_4/no_arch": {
        "test_name": "operators/signed_ARSV_2_8_4/no_arch",
        "verilog": "signed_ARSV_2_8_4.v",
        "warnings": [
            "signed_ARSV_2_8_4.v:3:8 [AST] Odin does not handle signed ports (signed_a)",
            "signed_ARSV_2_8_4.v:5:27 [AST] Odin does not handle signed ports (signed_right_shift)"
        ],
        "max_rss(MiB)": 35.7,
        "exec_time(ms)": 9.3,
        "synthesis_time(ms)": 6.8,
        "Pi": 10,
        "Po": 4,
        "logic element": 120,
        "Longest Path": 12,
        "Average Path": 4,
        "Estimated LUTs": 120,
        "Total Node": 120
    },
    "operators/signed_ARSV_2_8_8/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "operators/signed_ARSV_2_8_8/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "verilog": "signed_ARSV_2_8_8.v",
        "warnings": [
            "signed_ARSV_2_8_8.v:3:8 [AST] Odin does not handle signed ports (signed_a)",
            "signed_ARSV_2_8_8.v:5:27 [AST] Odin does not handle signed ports (signed_right_shift)"
        ],
        "max_rss(MiB)": 55.8,
        "exec_time(ms)": 92.2,
        "synthesis_time(ms)": 6.1,
        "Pi": 10,
        "Po": 8,
        "logic element": 192,
        "Adder": 0,
        "Multiplier": 0,
        "Memory": 0,
        "generic logic size": 4,
        "Longest Path": 12,
        "Average Path": 4,
        "Estimated LUTs": 192,
        "Total Node": 192
    },
    "operators/signed_ARSV_2_8_8/k6_N10_40nm": {
        "test_name": "operators/signed_ARSV_2_8_8/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "verilog": "signed_ARSV_2_8_8.v",
        "warnings": [
            "signed_ARSV_2_8_8.v:3:8 [AST] Odin does not handle signed ports (signed_a)",
            "signed_ARSV_2_8_8.v:5:27 [AST] Odin does not handle signed ports (signed_right_shift)"
        ],
        "max_rss(MiB)": 38.8,
        "exec_time(ms)": 15.6,
        "synthesis_time(ms)": 6.4,
        "Pi": 10,
        "Po": 8,
        "logic element": 192,
        "generic logic size": 6,
        "Longest Path": 12,
        "Average Path": 4,
        "Estimated LUTs": 192,
        "Total Node": 192
    },
    "operators/signed_ARSV_2_8_8/k6_N10_mem32K_40nm": {
        "test_name": "operators/signed_ARSV_2_8_8/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "verilog": "signed_ARSV_2_8_8.v",
        "warnings": [
            "signed_ARSV_2_8_8.v:3:8 [AST] Odin does not handle signed ports (signed_a)",
            "signed_ARSV_2_8_8.v:5:27 [AST] Odin does not handle signed ports (signed_right_shift)"
        ],
        "max_rss(MiB)": 55,
        "exec_time(ms)": 92.5,
        "synthesis_time(ms)": 6.3,
        "Pi": 10,
        "Po": 8,
        "logic element": 192,
        "Multiplier": 0,
        "Memory": 0,
        "generic logic size": 6,
        "Longest Path": 12,
        "Average Path": 4,
        "Estimated LUTs": 192,
        "Total Node": 192
    },
    "operators/signed_ARSV_2_8_8/no_arch": {
        "test_name": "operators/signed_ARSV_2_8_8/no_arch",
        "verilog": "signed_ARSV_2_8_8.v",
        "warnings": [
            "signed_ARSV_2_8_8.v:3:8 [AST] Odin does not handle signed ports (signed_a)",
            "signed_ARSV_2_8_8.v:5:27 [AST] Odin does not handle signed ports (signed_right_shift)"
        ],
        "max_rss(MiB)": 35.8,
        "exec_time(ms)": 10.1,
        "synthesis_time(ms)": 7.7,
        "Pi": 10,
        "Po": 8,
        "logic element": 192,
        "Longest Path": 12,
        "Average Path": 4,
        "Estimated LUTs": 192,
        "Total Node": 192
    },
    "operators/signed_ARSV_32_32_64/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "operators/signed_ARSV_32_32_64/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "verilog": "signed_ARSV_32_32_64.v",
        "warnings": [
            "signed_ARSV_32_32_64.v:3:8 [AST] Odin does not handle signed ports (signed_a)",
            "signed_ARSV_32_32_64.v:5:27 [AST] Odin does not handle signed ports (signed_right_shift)"
        ],
        "max_rss(MiB)": 241.7,
        "exec_time(ms)": 369,
        "synthesis_time(ms)": 279.1,
        "Pi": 38,
        "Po": 64,
        "logic element": 3072,
        "Adder": 0,
        "Multiplier": 0,
        "Memory": 0,
        "generic logic size": 4,
        "Longest Path": 36,
        "Average Path": 3,
        "Estimated LUTs": 3072,
        "Total Node": 3072
    },
    "operators/signed_ARSV_32_32_64/k6_N10_40nm": {
        "test_name": "operators/signed_ARSV_32_32_64/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "verilog": "signed_ARSV_32_32_64.v",
        "warnings": [
            "signed_ARSV_32_32_64.v:3:8 [AST] Odin does not handle signed ports (signed_a)",
            "signed_ARSV_32_32_64.v:5:27 [AST] Odin does not handle signed ports (signed_right_shift)"
        ],
        "max_rss(MiB)": 224.7,
        "exec_time(ms)": 292,
        "synthesis_time(ms)": 282.8,
        "Pi": 38,
        "Po": 64,
        "logic element": 3072,
        "generic logic size": 6,
        "Longest Path": 36,
        "Average Path": 3,
        "Estimated LUTs": 3072,
        "Total Node": 3072
    },
    "operators/signed_ARSV_32_32_64/k6_N10_mem32K_40nm": {
        "test_name": "operators/signed_ARSV_32_32_64/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "verilog": "signed_ARSV_32_32_64.v",
        "warnings": [
            "signed_ARSV_32_32_64.v:3:8 [AST] Odin does not handle signed ports (signed_a)",
            "signed_ARSV_32_32_64.v:5:27 [AST] Odin does not handle signed ports (signed_right_shift)"
        ],
        "max_rss(MiB)": 240.8,
        "exec_time(ms)": 356.9,
        "synthesis_time(ms)": 284.1,
        "Pi": 38,
        "Po": 64,
        "logic element": 3072,
        "Multiplier": 0,
        "Memory": 0,
        "generic logic size": 6,
        "Longest Path": 36,
        "Average Path": 3,
        "Estimated LUTs": 3072,
        "Total Node": 3072
    },
    "operators/signed_ARSV_32_32_64/no_arch": {
        "test_name": "operators/signed_ARSV_32_32_64/no_arch",
        "verilog": "signed_ARSV_32_32_64.v",
        "warnings": [
            "signed_ARSV_32_32_64.v:3:8 [AST] Odin does not handle signed ports (signed_a)",
            "signed_ARSV_32_32_64.v:5:27 [AST] Odin does not handle signed ports (signed_right_shift)"
        ],
        "max_rss(MiB)": 221.7,
        "exec_time(ms)": 287.8,
        "synthesis_time(ms)": 285.6,
        "Pi": 38,
        "Po": 64,
        "logic element": 3072,
        "Longest Path": 36,
        "Average Path": 3,
        "Estimated LUTs": 3072,
        "Total Node": 3072
    },
    "operators/signed_ARSV_32_64_32/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "operators/signed_ARSV_32_64_32/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "verilog": "signed_ARSV_32_64_32.v",
        "warnings": [
            "signed_ARSV_32_64_32.v:3:8 [AST] Odin does not handle signed ports (signed_a)",
            "signed_ARSV_32_64_32.v:5:27 [AST] Odin does not handle signed ports (signed_right_shift)",
            "signed_ARSV_32_64_32.v:7:1 [NETLIST] requesting a shift left that will overflow the maximum size of 63 [63]"
        ],
        "max_rss(MiB)": 237.5,
        "exec_time(ms)": 343.7,
        "synthesis_time(ms)": 252.4,
        "Pi": 70,
        "Po": 32,
        "logic element": 6624,
        "Adder": 0,
        "Multiplier": 0,
        "Memory": 0,
        "generic logic size": 4,
        "Longest Path": 68,
        "Average Path": 5,
        "Estimated LUTs": 6624,
        "Total Node": 6624
    },
    "operators/signed_ARSV_32_64_32/k6_N10_40nm": {
        "test_name": "operators/signed_ARSV_32_64_32/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "verilog": "signed_ARSV_32_64_32.v",
        "warnings": [
            "signed_ARSV_32_64_32.v:3:8 [AST] Odin does not handle signed ports (signed_a)",
            "signed_ARSV_32_64_32.v:5:27 [AST] Odin does not handle signed ports (signed_right_shift)",
            "signed_ARSV_32_64_32.v:7:1 [NETLIST] requesting a shift left that will overflow the maximum size of 63 [63]"
        ],
        "max_rss(MiB)": 220.3,
        "exec_time(ms)": 269.1,
        "synthesis_time(ms)": 259.8,
        "Pi": 70,
        "Po": 32,
        "logic element": 6624,
        "generic logic size": 6,
        "Longest Path": 68,
        "Average Path": 5,
        "Estimated LUTs": 6624,
        "Total Node": 6624
    },
    "operators/signed_ARSV_32_64_32/k6_N10_mem32K_40nm": {
        "test_name": "operators/signed_ARSV_32_64_32/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "verilog": "signed_ARSV_32_64_32.v",
        "warnings": [
            "signed_ARSV_32_64_32.v:3:8 [AST] Odin does not handle signed ports (signed_a)",
            "signed_ARSV_32_64_32.v:5:27 [AST] Odin does not handle signed ports (signed_right_shift)",
            "signed_ARSV_32_64_32.v:7:1 [NETLIST] requesting a shift left that will overflow the maximum size of 63 [63]"
        ],
        "max_rss(MiB)": 236.8,
        "exec_time(ms)": 324.4,
        "synthesis_time(ms)": 236.4,
        "Pi": 70,
        "Po": 32,
        "logic element": 6624,
        "Multiplier": 0,
        "Memory": 0,
        "generic logic size": 6,
        "Longest Path": 68,
        "Average Path": 5,
        "Estimated LUTs": 6624,
        "Total Node": 6624
    },
    "operators/signed_ARSV_32_64_32/no_arch": {
        "test_name": "operators/signed_ARSV_32_64_32/no_arch",
        "verilog": "signed_ARSV_32_64_32.v",
        "warnings": [
            "signed_ARSV_32_64_32.v:3:8 [AST] Odin does not handle signed ports (signed_a)",
            "signed_ARSV_32_64_32.v:5:27 [AST] Odin does not handle signed ports (signed_right_shift)",
            "signed_ARSV_32_64_32.v:7:1 [NETLIST] requesting a shift left that will overflow the maximum size of 63 [63]"
        ],
        "max_rss(MiB)": 217.6,
        "exec_time(ms)": 258.6,
        "synthesis_time(ms)": 256.2,
        "Pi": 70,
        "Po": 32,
        "logic element": 6624,
        "Longest Path": 68,
        "Average Path": 5,
        "Estimated LUTs": 6624,
        "Total Node": 6624
    },
    "operators/signed_ARSV_32_64_64/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "operators/signed_ARSV_32_64_64/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "verilog": "signed_ARSV_32_64_64.v",
        "warnings": [
            "signed_ARSV_32_64_64.v:3:8 [AST] Odin does not handle signed ports (signed_a)",
            "signed_ARSV_32_64_64.v:5:27 [AST] Odin does not handle signed ports (signed_right_shift)",
            "signed_ARSV_32_64_64.v:7:1 [NETLIST] requesting a shift left that will overflow the maximum size of 63 [63]"
        ],
        "max_rss(MiB)": 238.6,
        "exec_time(ms)": 360.3,
        "synthesis_time(ms)": 267.4,
        "Pi": 70,
        "Po": 64,
        "logic element": 12288,
        "Adder": 0,
        "Multiplier": 0,
        "Memory": 0,
        "generic logic size": 4,
        "Longest Path": 68,
        "Average Path": 5,
        "Estimated LUTs": 12288,
        "Total Node": 12288
    },
    "operators/signed_ARSV_32_64_64/k6_N10_40nm": {
        "test_name": "operators/signed_ARSV_32_64_64/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "verilog": "signed_ARSV_32_64_64.v",
        "warnings": [
            "signed_ARSV_32_64_64.v:3:8 [AST] Odin does not handle signed ports (signed_a)",
            "signed_ARSV_32_64_64.v:5:27 [AST] Odin does not handle signed ports (signed_right_shift)",
            "signed_ARSV_32_64_64.v:7:1 [NETLIST] requesting a shift left that will overflow the maximum size of 63 [63]"
        ],
        "max_rss(MiB)": 221.3,
        "exec_time(ms)": 280.5,
        "synthesis_time(ms)": 270.3,
        "Pi": 70,
        "Po": 64,
        "logic element": 12288,
        "generic logic size": 6,
        "Longest Path": 68,
        "Average Path": 5,
        "Estimated LUTs": 12288,
        "Total Node": 12288
    },
    "operators/signed_ARSV_32_64_64/k6_N10_mem32K_40nm": {
        "test_name": "operators/signed_ARSV_32_64_64/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "verilog": "signed_ARSV_32_64_64.v",
        "warnings": [
            "signed_ARSV_32_64_64.v:3:8 [AST] Odin does not handle signed ports (signed_a)",
            "signed_ARSV_32_64_64.v:5:27 [AST] Odin does not handle signed ports (signed_right_shift)",
            "signed_ARSV_32_64_64.v:7:1 [NETLIST] requesting a shift left that will overflow the maximum size of 63 [63]"
        ],
        "max_rss(MiB)": 237.7,
        "exec_time(ms)": 368.7,
        "synthesis_time(ms)": 282,
        "Pi": 70,
        "Po": 64,
        "logic element": 12288,
        "Multiplier": 0,
        "Memory": 0,
        "generic logic size": 6,
        "Longest Path": 68,
        "Average Path": 5,
        "Estimated LUTs": 12288,
        "Total Node": 12288
    },
    "operators/signed_ARSV_32_64_64/no_arch": {
        "test_name": "operators/signed_ARSV_32_64_64/no_arch",
        "verilog": "signed_ARSV_32_64_64.v",
        "warnings": [
            "signed_ARSV_32_64_64.v:3:8 [AST] Odin does not handle signed ports (signed_a)",
            "signed_ARSV_32_64_64.v:5:27 [AST] Odin does not handle signed ports (signed_right_shift)",
            "signed_ARSV_32_64_64.v:7:1 [NETLIST] requesting a shift left that will overflow the maximum size of 63 [63]"
        ],
        "max_rss(MiB)": 218.4,
        "exec_time(ms)": 298.7,
        "synthesis_time(ms)": 293.9,
        "Pi": 70,
        "Po": 64,
        "logic element": 12288,
        "Longest Path": 68,
        "Average Path": 5,
        "Estimated LUTs": 12288,
        "Total Node": 12288
    },
    "operators/signed_ARSV_3_4_8/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "operators/signed_ARSV_3_4_8/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "verilog": "signed_ARSV_3_4_8.v",
        "warnings": [
            "signed_ARSV_3_4_8.v:3:8 [AST] Odin does not handle signed ports (signed_a)",
            "signed_ARSV_3_4_8.v:5:27 [AST] Odin does not handle signed ports (signed_right_shift)"
        ],
        "max_rss(MiB)": 55.9,
        "exec_time(ms)": 90.9,
        "synthesis_time(ms)": 6.3,
        "Pi": 6,
        "Po": 8,
        "logic element": 48,
        "Adder": 0,
        "Multiplier": 0,
        "Memory": 0,
        "generic logic size": 4,
        "Longest Path": 8,
        "Average Path": 3,
        "Estimated LUTs": 48,
        "Total Node": 48
    },
    "operators/signed_ARSV_3_4_8/k6_N10_40nm": {
        "test_name": "operators/signed_ARSV_3_4_8/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "verilog": "signed_ARSV_3_4_8.v",
        "warnings": [
            "signed_ARSV_3_4_8.v:3:8 [AST] Odin does not handle signed ports (signed_a)",
            "signed_ARSV_3_4_8.v:5:27 [AST] Odin does not handle signed ports (signed_right_shift)"
        ],
        "max_rss(MiB)": 38.7,
        "exec_time(ms)": 16.1,
        "synthesis_time(ms)": 6.9,
        "Pi": 6,
        "Po": 8,
        "logic element": 48,
        "generic logic size": 6,
        "Longest Path": 8,
        "Average Path": 3,
        "Estimated LUTs": 48,
        "Total Node": 48
    },
    "operators/signed_ARSV_3_4_8/k6_N10_mem32K_40nm": {
        "test_name": "operators/signed_ARSV_3_4_8/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "verilog": "signed_ARSV_3_4_8.v",
        "warnings": [
            "signed_ARSV_3_4_8.v:3:8 [AST] Odin does not handle signed ports (signed_a)",
            "signed_ARSV_3_4_8.v:5:27 [AST] Odin does not handle signed ports (signed_right_shift)"
        ],
        "max_rss(MiB)": 55,
        "exec_time(ms)": 78.9,
        "synthesis_time(ms)": 4.5,
        "Pi": 6,
        "Po": 8,
        "logic element": 48,
        "Multiplier": 0,
        "Memory": 0,
        "generic logic size": 6,
        "Longest Path": 8,
        "Average Path": 3,
        "Estimated LUTs": 48,
        "Total Node": 48
    },
    "operators/signed_ARSV_3_4_8/no_arch": {
        "test_name": "operators/signed_ARSV_3_4_8/no_arch",
        "verilog": "signed_ARSV_3_4_8.v",
        "warnings": [
            "signed_ARSV_3_4_8.v:3:8 [AST] Odin does not handle signed ports (signed_a)",
            "signed_ARSV_3_4_8.v:5:27 [AST] Odin does not handle signed ports (signed_right_shift)"
        ],
        "max_rss(MiB)": 36,
        "exec_time(ms)": 9,
        "synthesis_time(ms)": 6.6,
        "Pi": 6,
        "Po": 8,
        "logic element": 48,
        "Longest Path": 8,
        "Average Path": 3,
        "Estimated LUTs": 48,
        "Total Node": 48
    },
    "operators/signed_ARSV_3_8_4/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "operators/signed_ARSV_3_8_4/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "verilog": "signed_ARSV_3_8_4.v",
        "warnings": [
            "signed_ARSV_3_8_4.v:3:8 [AST] Odin does not handle signed ports (signed_a)",
            "signed_ARSV_3_8_4.v:5:27 [AST] Odin does not handle signed ports (signed_right_shift)"
        ],
        "max_rss(MiB)": 55.9,
        "exec_time(ms)": 85.5,
        "synthesis_time(ms)": 5.9,
        "Pi": 10,
        "Po": 4,
        "logic element": 120,
        "Adder": 0,
        "Multiplier": 0,
        "Memory": 0,
        "generic logic size": 4,
        "Longest Path": 12,
        "Average Path": 4,
        "Estimated LUTs": 120,
        "Total Node": 120
    },
    "operators/signed_ARSV_3_8_4/k6_N10_40nm": {
        "test_name": "operators/signed_ARSV_3_8_4/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "verilog": "signed_ARSV_3_8_4.v",
        "warnings": [
            "signed_ARSV_3_8_4.v:3:8 [AST] Odin does not handle signed ports (signed_a)",
            "signed_ARSV_3_8_4.v:5:27 [AST] Odin does not handle signed ports (signed_right_shift)"
        ],
        "max_rss(MiB)": 38.7,
        "exec_time(ms)": 15.3,
        "synthesis_time(ms)": 5.8,
        "Pi": 10,
        "Po": 4,
        "logic element": 120,
        "generic logic size": 6,
        "Longest Path": 12,
        "Average Path": 4,
        "Estimated LUTs": 120,
        "Total Node": 120
    },
    "operators/signed_ARSV_3_8_4/k6_N10_mem32K_40nm": {
        "test_name": "operators/signed_ARSV_3_8_4/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "verilog": "signed_ARSV_3_8_4.v",
        "warnings": [
            "signed_ARSV_3_8_4.v:3:8 [AST] Odin does not handle signed ports (signed_a)",
            "signed_ARSV_3_8_4.v:5:27 [AST] Odin does not handle signed ports (signed_right_shift)"
        ],
        "max_rss(MiB)": 55.2,
        "exec_time(ms)": 94,
        "synthesis_time(ms)": 5.8,
        "Pi": 10,
        "Po": 4,
        "logic element": 120,
        "Multiplier": 0,
        "Memory": 0,
        "generic logic size": 6,
        "Longest Path": 12,
        "Average Path": 4,
        "Estimated LUTs": 120,
        "Total Node": 120
    },
    "operators/signed_ARSV_3_8_4/no_arch": {
        "test_name": "operators/signed_ARSV_3_8_4/no_arch",
        "verilog": "signed_ARSV_3_8_4.v",
        "warnings": [
            "signed_ARSV_3_8_4.v:3:8 [AST] Odin does not handle signed ports (signed_a)",
            "signed_ARSV_3_8_4.v:5:27 [AST] Odin does not handle signed ports (signed_right_shift)"
        ],
        "max_rss(MiB)": 35.9,
        "exec_time(ms)": 8.7,
        "synthesis_time(ms)": 6.3,
        "Pi": 10,
        "Po": 4,
        "logic element": 120,
        "Longest Path": 12,
        "Average Path": 4,
        "Estimated LUTs": 120,
        "Total Node": 120
    },
    "operators/signed_ARSV_3_8_8/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "operators/signed_ARSV_3_8_8/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "verilog": "signed_ARSV_3_8_8.v",
        "warnings": [
            "signed_ARSV_3_8_8.v:3:8 [AST] Odin does not handle signed ports (signed_a)",
            "signed_ARSV_3_8_8.v:5:27 [AST] Odin does not handle signed ports (signed_right_shift)"
        ],
        "max_rss(MiB)": 55.9,
        "exec_time(ms)": 97.7,
        "synthesis_time(ms)": 6,
        "Pi": 6,
        "Po": 8,
        "logic element": 48,
        "Adder": 0,
        "Multiplier": 0,
        "Memory": 0,
        "generic logic size": 4,
        "Longest Path": 8,
        "Average Path": 3,
        "Estimated LUTs": 48,
        "Total Node": 48
    },
    "operators/signed_ARSV_3_8_8/k6_N10_40nm": {
        "test_name": "operators/signed_ARSV_3_8_8/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "verilog": "signed_ARSV_3_8_8.v",
        "warnings": [
            "signed_ARSV_3_8_8.v:3:8 [AST] Odin does not handle signed ports (signed_a)",
            "signed_ARSV_3_8_8.v:5:27 [AST] Odin does not handle signed ports (signed_right_shift)"
        ],
        "max_rss(MiB)": 38.8,
        "exec_time(ms)": 16.6,
        "synthesis_time(ms)": 6.7,
        "Pi": 6,
        "Po": 8,
        "logic element": 48,
        "generic logic size": 6,
        "Longest Path": 8,
        "Average Path": 3,
        "Estimated LUTs": 48,
        "Total Node": 48
    },
    "operators/signed_ARSV_3_8_8/k6_N10_mem32K_40nm": {
        "test_name": "operators/signed_ARSV_3_8_8/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "verilog": "signed_ARSV_3_8_8.v",
        "warnings": [
            "signed_ARSV_3_8_8.v:3:8 [AST] Odin does not handle signed ports (signed_a)",
            "signed_ARSV_3_8_8.v:5:27 [AST] Odin does not handle signed ports (signed_right_shift)"
        ],
        "max_rss(MiB)": 55.1,
        "exec_time(ms)": 91.4,
        "synthesis_time(ms)": 6.1,
        "Pi": 6,
        "Po": 8,
        "logic element": 48,
        "Multiplier": 0,
        "Memory": 0,
        "generic logic size": 6,
        "Longest Path": 8,
        "Average Path": 3,
        "Estimated LUTs": 48,
        "Total Node": 48
    },
    "operators/signed_ARSV_3_8_8/no_arch": {
        "test_name": "operators/signed_ARSV_3_8_8/no_arch",
        "verilog": "signed_ARSV_3_8_8.v",
        "warnings": [
            "signed_ARSV_3_8_8.v:3:8 [AST] Odin does not handle signed ports (signed_a)",
            "signed_ARSV_3_8_8.v:5:27 [AST] Odin does not handle signed ports (signed_right_shift)"
        ],
        "max_rss(MiB)": 35.8,
        "exec_time(ms)": 8.9,
        "synthesis_time(ms)": 6.6,
        "Pi": 6,
        "Po": 8,
        "logic element": 48,
        "Longest Path": 8,
        "Average Path": 3,
        "Estimated LUTs": 48,
        "Total Node": 48
    },
    "operators/signed_ARSV_65_72_64/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "operators/signed_ARSV_65_72_64/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "verilog": "signed_ARSV_65_72_64.v",
        "warnings": [
            "signed_ARSV_65_72_64.v:3:8 [AST] Odin does not handle signed ports (signed_a)",
            "signed_ARSV_65_72_64.v:5:27 [AST] Odin does not handle signed ports (signed_right_shift)",
            "signed_ARSV_65_72_64.v:7:1 [NETLIST] requesting a shift left that will overflow the maximum size of 63 [63]",
            "signed_ARSV_65_72_64.v:7:1 [NETLIST] requesting a shift left that will overflow the maximum size of 64 [63]",
            "signed_ARSV_65_72_64.v:7:1 [NETLIST] requesting a shift left that will overflow the maximum size of 65 [63]",
            "signed_ARSV_65_72_64.v:7:1 [NETLIST] requesting a shift left that will overflow the maximum size of 66 [63]",
            "signed_ARSV_65_72_64.v:7:1 [NETLIST] requesting a shift left that will overflow the maximum size of 67 [63]",
            "signed_ARSV_65_72_64.v:7:1 [NETLIST] requesting a shift left that will overflow the maximum size of 68 [63]",
            "signed_ARSV_65_72_64.v:7:1 [NETLIST] requesting a shift left that will overflow the maximum size of 69 [63]",
            "signed_ARSV_65_72_64.v:7:1 [NETLIST] requesting a shift left that will overflow the maximum size of 70 [63]",
            "signed_ARSV_65_72_64.v:7:1 [NETLIST] requesting a shift left that will overflow the maximum size of 71 [63]"
        ],
        "max_rss(MiB)": 318.9,
        "exec_time(ms)": 436.1,
        "synthesis_time(ms)": 360.1,
        "Pi": 81,
        "Po": 64,
        "logic element": 15504,
        "Adder": 0,
        "Multiplier": 0,
        "Memory": 0,
        "generic logic size": 4,
        "Longest Path": 76,
        "Average Path": 4,
        "Estimated LUTs": 15504,
        "Total Node": 15504
    },
    "operators/signed_ARSV_65_72_64/k6_N10_40nm": {
        "test_name": "operators/signed_ARSV_65_72_64/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "verilog": "signed_ARSV_65_72_64.v",
        "warnings": [
            "signed_ARSV_65_72_64.v:3:8 [AST] Odin does not handle signed ports (signed_a)",
            "signed_ARSV_65_72_64.v:5:27 [AST] Odin does not handle signed ports (signed_right_shift)",
            "signed_ARSV_65_72_64.v:7:1 [NETLIST] requesting a shift left that will overflow the maximum size of 63 [63]",
            "signed_ARSV_65_72_64.v:7:1 [NETLIST] requesting a shift left that will overflow the maximum size of 64 [63]",
            "signed_ARSV_65_72_64.v:7:1 [NETLIST] requesting a shift left that will overflow the maximum size of 65 [63]",
            "signed_ARSV_65_72_64.v:7:1 [NETLIST] requesting a shift left that will overflow the maximum size of 66 [63]",
            "signed_ARSV_65_72_64.v:7:1 [NETLIST] requesting a shift left that will overflow the maximum size of 67 [63]",
            "signed_ARSV_65_72_64.v:7:1 [NETLIST] requesting a shift left that will overflow the maximum size of 68 [63]",
            "signed_ARSV_65_72_64.v:7:1 [NETLIST] requesting a shift left that will overflow the maximum size of 69 [63]",
            "signed_ARSV_65_72_64.v:7:1 [NETLIST] requesting a shift left that will overflow the maximum size of 70 [63]",
            "signed_ARSV_65_72_64.v:7:1 [NETLIST] requesting a shift left that will overflow the maximum size of 71 [63]"
        ],
        "max_rss(MiB)": 301.7,
        "exec_time(ms)": 389.2,
        "synthesis_time(ms)": 380,
        "Pi": 81,
        "Po": 64,
        "logic element": 15504,
        "generic logic size": 6,
        "Longest Path": 76,
        "Average Path": 4,
        "Estimated LUTs": 15504,
        "Total Node": 15504
    },
    "operators/signed_ARSV_65_72_64/k6_N10_mem32K_40nm": {
        "test_name": "operators/signed_ARSV_65_72_64/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "verilog": "signed_ARSV_65_72_64.v",
        "warnings": [
            "signed_ARSV_65_72_64.v:3:8 [AST] Odin does not handle signed ports (signed_a)",
            "signed_ARSV_65_72_64.v:5:27 [AST] Odin does not handle signed ports (signed_right_shift)",
            "signed_ARSV_65_72_64.v:7:1 [NETLIST] requesting a shift left that will overflow the maximum size of 63 [63]",
            "signed_ARSV_65_72_64.v:7:1 [NETLIST] requesting a shift left that will overflow the maximum size of 64 [63]",
            "signed_ARSV_65_72_64.v:7:1 [NETLIST] requesting a shift left that will overflow the maximum size of 65 [63]",
            "signed_ARSV_65_72_64.v:7:1 [NETLIST] requesting a shift left that will overflow the maximum size of 66 [63]",
            "signed_ARSV_65_72_64.v:7:1 [NETLIST] requesting a shift left that will overflow the maximum size of 67 [63]",
            "signed_ARSV_65_72_64.v:7:1 [NETLIST] requesting a shift left that will overflow the maximum size of 68 [63]",
            "signed_ARSV_65_72_64.v:7:1 [NETLIST] requesting a shift left that will overflow the maximum size of 69 [63]",
            "signed_ARSV_65_72_64.v:7:1 [NETLIST] requesting a shift left that will overflow the maximum size of 70 [63]",
            "signed_ARSV_65_72_64.v:7:1 [NETLIST] requesting a shift left that will overflow the maximum size of 71 [63]"
        ],
        "max_rss(MiB)": 318,
        "exec_time(ms)": 444.2,
        "synthesis_time(ms)": 371.2,
        "Pi": 81,
        "Po": 64,
        "logic element": 15504,
        "Multiplier": 0,
        "Memory": 0,
        "generic logic size": 6,
        "Longest Path": 76,
        "Average Path": 4,
        "Estimated LUTs": 15504,
        "Total Node": 15504
    },
    "operators/signed_ARSV_65_72_64/no_arch": {
        "test_name": "operators/signed_ARSV_65_72_64/no_arch",
        "verilog": "signed_ARSV_65_72_64.v",
        "warnings": [
            "signed_ARSV_65_72_64.v:3:8 [AST] Odin does not handle signed ports (signed_a)",
            "signed_ARSV_65_72_64.v:5:27 [AST] Odin does not handle signed ports (signed_right_shift)",
            "signed_ARSV_65_72_64.v:7:1 [NETLIST] requesting a shift left that will overflow the maximum size of 63 [63]",
            "signed_ARSV_65_72_64.v:7:1 [NETLIST] requesting a shift left that will overflow the maximum size of 64 [63]",
            "signed_ARSV_65_72_64.v:7:1 [NETLIST] requesting a shift left that will overflow the maximum size of 65 [63]",
            "signed_ARSV_65_72_64.v:7:1 [NETLIST] requesting a shift left that will overflow the maximum size of 66 [63]",
            "signed_ARSV_65_72_64.v:7:1 [NETLIST] requesting a shift left that will overflow the maximum size of 67 [63]",
            "signed_ARSV_65_72_64.v:7:1 [NETLIST] requesting a shift left that will overflow the maximum size of 68 [63]",
            "signed_ARSV_65_72_64.v:7:1 [NETLIST] requesting a shift left that will overflow the maximum size of 69 [63]",
            "signed_ARSV_65_72_64.v:7:1 [NETLIST] requesting a shift left that will overflow the maximum size of 70 [63]",
            "signed_ARSV_65_72_64.v:7:1 [NETLIST] requesting a shift left that will overflow the maximum size of 71 [63]"
        ],
        "max_rss(MiB)": 298.9,
        "exec_time(ms)": 382.5,
        "synthesis_time(ms)": 380.2,
        "Pi": 81,
        "Po": 64,
        "logic element": 15504,
        "Longest Path": 76,
        "Average Path": 4,
        "Estimated LUTs": 15504,
        "Total Node": 15504
    },
    "operators/unsigned_ALSC_2_4_8/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "operators/unsigned_ALSC_2_4_8/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "verilog": "unsigned_ALSC_2_4_8.v",
        "max_rss(MiB)": 54.9,
        "exec_time(ms)": 81.7,
        "synthesis_time(ms)": 1.6,
        "Pi": 4,
        "Po": 8,
        "Adder": 0,
        "Multiplier": 0,
        "Memory": 0,
        "generic logic size": 4,
        "Longest Path": 2,
        "Average Path": 2
    },
    "operators/unsigned_ALSC_2_4_8/k6_N10_40nm": {
        "test_name": "operators/unsigned_ALSC_2_4_8/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "verilog": "unsigned_ALSC_2_4_8.v",
        "max_rss(MiB)": 37.6,
        "exec_time(ms)": 11.4,
        "synthesis_time(ms)": 2.3,
        "Pi": 4,
        "Po": 8,
        "generic logic size": 6,
        "Longest Path": 2,
        "Average Path": 2
    },
    "operators/unsigned_ALSC_2_4_8/k6_N10_mem32K_40nm": {
        "test_name": "operators/unsigned_ALSC_2_4_8/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "verilog": "unsigned_ALSC_2_4_8.v",
        "max_rss(MiB)": 54,
        "exec_time(ms)": 86.7,
        "synthesis_time(ms)": 2.3,
        "Pi": 4,
        "Po": 8,
        "Multiplier": 0,
        "Memory": 0,
        "generic logic size": 6,
        "Longest Path": 2,
        "Average Path": 2
    },
    "operators/unsigned_ALSC_2_4_8/no_arch": {
        "test_name": "operators/unsigned_ALSC_2_4_8/no_arch",
        "verilog": "unsigned_ALSC_2_4_8.v",
        "max_rss(MiB)": 34.2,
        "exec_time(ms)": 4.9,
        "synthesis_time(ms)": 2.6,
        "Pi": 4,
        "Po": 8,
        "Longest Path": 2,
        "Average Path": 2
    },
    "operators/unsigned_ALSC_2_8_4/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "operators/unsigned_ALSC_2_8_4/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "verilog": "unsigned_ALSC_2_8_4.v",
        "max_rss(MiB)": 54.6,
        "exec_time(ms)": 71.9,
        "synthesis_time(ms)": 1.6,
        "Pi": 2,
        "Po": 4,
        "Adder": 0,
        "Multiplier": 0,
        "Memory": 0,
        "generic logic size": 4,
        "Longest Path": 2,
        "Average Path": 2
    },
    "operators/unsigned_ALSC_2_8_4/k6_N10_40nm": {
        "test_name": "operators/unsigned_ALSC_2_8_4/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "verilog": "unsigned_ALSC_2_8_4.v",
        "max_rss(MiB)": 37.4,
        "exec_time(ms)": 14.4,
        "synthesis_time(ms)": 2.4,
        "Pi": 2,
        "Po": 4,
        "generic logic size": 6,
        "Longest Path": 2,
        "Average Path": 2
    },
    "operators/unsigned_ALSC_2_8_4/k6_N10_mem32K_40nm": {
        "test_name": "operators/unsigned_ALSC_2_8_4/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "verilog": "unsigned_ALSC_2_8_4.v",
        "max_rss(MiB)": 54.1,
        "exec_time(ms)": 84.2,
        "synthesis_time(ms)": 2.2,
        "Pi": 2,
        "Po": 4,
        "Multiplier": 0,
        "Memory": 0,
        "generic logic size": 6,
        "Longest Path": 2,
        "Average Path": 2
    },
    "operators/unsigned_ALSC_2_8_4/no_arch": {
        "test_name": "operators/unsigned_ALSC_2_8_4/no_arch",
        "verilog": "unsigned_ALSC_2_8_4.v",
        "max_rss(MiB)": 34.4,
        "exec_time(ms)": 6.5,
        "synthesis_time(ms)": 2.8,
        "Pi": 2,
        "Po": 4,
        "Longest Path": 2,
        "Average Path": 2
    },
    "operators/unsigned_ALSC_2_8_8/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "operators/unsigned_ALSC_2_8_8/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "verilog": "unsigned_ALSC_2_8_8.v",
        "max_rss(MiB)": 54.7,
        "exec_time(ms)": 67.8,
        "synthesis_time(ms)": 2.1,
        "Pi": 6,
        "Po": 8,
        "Adder": 0,
        "Multiplier": 0,
        "Memory": 0,
        "generic logic size": 4,
        "Longest Path": 2,
        "Average Path": 2
    },
    "operators/unsigned_ALSC_2_8_8/k6_N10_40nm": {
        "test_name": "operators/unsigned_ALSC_2_8_8/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "verilog": "unsigned_ALSC_2_8_8.v",
        "max_rss(MiB)": 37.4,
        "exec_time(ms)": 9.9,
        "synthesis_time(ms)": 2,
        "Pi": 6,
        "Po": 8,
        "generic logic size": 6,
        "Longest Path": 2,
        "Average Path": 2
    },
    "operators/unsigned_ALSC_2_8_8/k6_N10_mem32K_40nm": {
        "test_name": "operators/unsigned_ALSC_2_8_8/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "verilog": "unsigned_ALSC_2_8_8.v",
        "max_rss(MiB)": 54,
        "exec_time(ms)": 86,
        "synthesis_time(ms)": 2.7,
        "Pi": 6,
        "Po": 8,
        "Multiplier": 0,
        "Memory": 0,
        "generic logic size": 6,
        "Longest Path": 2,
        "Average Path": 2
    },
    "operators/unsigned_ALSC_2_8_8/no_arch": {
        "test_name": "operators/unsigned_ALSC_2_8_8/no_arch",
        "verilog": "unsigned_ALSC_2_8_8.v",
        "max_rss(MiB)": 34.6,
        "exec_time(ms)": 5.3,
        "synthesis_time(ms)": 2.9,
        "Pi": 6,
        "Po": 8,
        "Longest Path": 2,
        "Average Path": 2
    },
    "operators/unsigned_ALSC_32_32_64/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "operators/unsigned_ALSC_32_32_64/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "verilog": "unsigned_ALSC_32_32_64.v",
        "max_rss(MiB)": 55.5,
        "exec_time(ms)": 92.2,
        "synthesis_time(ms)": 5.5,
        "Pi": 32,
        "Po": 64,
        "Adder": 0,
        "Multiplier": 0,
        "Memory": 0,
        "generic logic size": 4,
        "Longest Path": 2,
        "Average Path": 2
    },
    "operators/unsigned_ALSC_32_32_64/k6_N10_40nm": {
        "test_name": "operators/unsigned_ALSC_32_32_64/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "verilog": "unsigned_ALSC_32_32_64.v",
        "max_rss(MiB)": 38.2,
        "exec_time(ms)": 15.4,
        "synthesis_time(ms)": 5.9,
        "Pi": 32,
        "Po": 64,
        "generic logic size": 6,
        "Longest Path": 2,
        "Average Path": 2
    },
    "operators/unsigned_ALSC_32_32_64/k6_N10_mem32K_40nm": {
        "test_name": "operators/unsigned_ALSC_32_32_64/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "verilog": "unsigned_ALSC_32_32_64.v",
        "max_rss(MiB)": 54.7,
        "exec_time(ms)": 83.5,
        "synthesis_time(ms)": 4.5,
        "Pi": 32,
        "Po": 64,
        "Multiplier": 0,
        "Memory": 0,
        "generic logic size": 6,
        "Longest Path": 2,
        "Average Path": 2
    },
    "operators/unsigned_ALSC_32_32_64/no_arch": {
        "test_name": "operators/unsigned_ALSC_32_32_64/no_arch",
        "verilog": "unsigned_ALSC_32_32_64.v",
        "max_rss(MiB)": 35,
        "exec_time(ms)": 8.5,
        "synthesis_time(ms)": 6.1,
        "Pi": 32,
        "Po": 64,
        "Longest Path": 2,
        "Average Path": 2
    },
    "operators/unsigned_ALSC_32_64_32/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "operators/unsigned_ALSC_32_64_32/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "verilog": "unsigned_ALSC_32_64_32.v",
        "max_rss(MiB)": 55.1,
        "exec_time(ms)": 92,
        "synthesis_time(ms)": 5.1,
        "Pi": 1,
        "Po": 33,
        "Adder": 0,
        "Multiplier": 0,
        "Memory": 0,
        "generic logic size": 4,
        "Longest Path": 2,
        "Average Path": 2
    },
    "operators/unsigned_ALSC_32_64_32/k6_N10_40nm": {
        "test_name": "operators/unsigned_ALSC_32_64_32/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "verilog": "unsigned_ALSC_32_64_32.v",
        "max_rss(MiB)": 38,
        "exec_time(ms)": 11.2,
        "synthesis_time(ms)": 4.6,
        "Pi": 1,
        "Po": 33,
        "generic logic size": 6,
        "Longest Path": 2,
        "Average Path": 2
    },
    "operators/unsigned_ALSC_32_64_32/k6_N10_mem32K_40nm": {
        "test_name": "operators/unsigned_ALSC_32_64_32/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "verilog": "unsigned_ALSC_32_64_32.v",
        "max_rss(MiB)": 54.5,
        "exec_time(ms)": 90.8,
        "synthesis_time(ms)": 5.3,
        "Pi": 1,
        "Po": 33,
        "Multiplier": 0,
        "Memory": 0,
        "generic logic size": 6,
        "Longest Path": 2,
        "Average Path": 2
    },
    "operators/unsigned_ALSC_32_64_32/no_arch": {
        "test_name": "operators/unsigned_ALSC_32_64_32/no_arch",
        "verilog": "unsigned_ALSC_32_64_32.v",
        "max_rss(MiB)": 35,
        "exec_time(ms)": 7.8,
        "synthesis_time(ms)": 5.5,
        "Pi": 1,
        "Po": 33,
        "Longest Path": 2,
        "Average Path": 2
    },
    "operators/unsigned_ALSC_32_64_64/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "operators/unsigned_ALSC_32_64_64/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "verilog": "unsigned_ALSC_32_64_64.v",
        "max_rss(MiB)": 55.7,
        "exec_time(ms)": 91,
        "synthesis_time(ms)": 6.7,
        "Pi": 32,
        "Po": 64,
        "Adder": 0,
        "Multiplier": 0,
        "Memory": 0,
        "generic logic size": 4,
        "Longest Path": 2,
        "Average Path": 2
    },
    "operators/unsigned_ALSC_32_64_64/k6_N10_40nm": {
        "test_name": "operators/unsigned_ALSC_32_64_64/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "verilog": "unsigned_ALSC_32_64_64.v",
        "max_rss(MiB)": 38.3,
        "exec_time(ms)": 16.2,
        "synthesis_time(ms)": 7,
        "Pi": 32,
        "Po": 64,
        "generic logic size": 6,
        "Longest Path": 2,
        "Average Path": 2
    },
    "operators/unsigned_ALSC_32_64_64/k6_N10_mem32K_40nm": {
        "test_name": "operators/unsigned_ALSC_32_64_64/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "verilog": "unsigned_ALSC_32_64_64.v",
        "max_rss(MiB)": 54.9,
        "exec_time(ms)": 90.9,
        "synthesis_time(ms)": 6.9,
        "Pi": 32,
        "Po": 64,
        "Multiplier": 0,
        "Memory": 0,
        "generic logic size": 6,
        "Longest Path": 2,
        "Average Path": 2
    },
    "operators/unsigned_ALSC_32_64_64/no_arch": {
        "test_name": "operators/unsigned_ALSC_32_64_64/no_arch",
        "verilog": "unsigned_ALSC_32_64_64.v",
        "max_rss(MiB)": 35.5,
        "exec_time(ms)": 10.1,
        "synthesis_time(ms)": 7.7,
        "Pi": 32,
        "Po": 64,
        "Longest Path": 2,
        "Average Path": 2
    },
    "operators/unsigned_ALSC_3_4_8/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "operators/unsigned_ALSC_3_4_8/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "verilog": "unsigned_ALSC_3_4_8.v",
        "max_rss(MiB)": 54.5,
        "exec_time(ms)": 92.3,
        "synthesis_time(ms)": 2.3,
        "Pi": 4,
        "Po": 8,
        "Adder": 0,
        "Multiplier": 0,
        "Memory": 0,
        "generic logic size": 4,
        "Longest Path": 2,
        "Average Path": 2
    },
    "operators/unsigned_ALSC_3_4_8/k6_N10_40nm": {
        "test_name": "operators/unsigned_ALSC_3_4_8/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "verilog": "unsigned_ALSC_3_4_8.v",
        "max_rss(MiB)": 37.6,
        "exec_time(ms)": 11.8,
        "synthesis_time(ms)": 2.4,
        "Pi": 4,
        "Po": 8,
        "generic logic size": 6,
        "Longest Path": 2,
        "Average Path": 2
    },
    "operators/unsigned_ALSC_3_4_8/k6_N10_mem32K_40nm": {
        "test_name": "operators/unsigned_ALSC_3_4_8/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "verilog": "unsigned_ALSC_3_4_8.v",
        "max_rss(MiB)": 53.9,
        "exec_time(ms)": 81.4,
        "synthesis_time(ms)": 2.3,
        "Pi": 4,
        "Po": 8,
        "Multiplier": 0,
        "Memory": 0,
        "generic logic size": 6,
        "Longest Path": 2,
        "Average Path": 2
    },
    "operators/unsigned_ALSC_3_4_8/no_arch": {
        "test_name": "operators/unsigned_ALSC_3_4_8/no_arch",
        "verilog": "unsigned_ALSC_3_4_8.v",
        "max_rss(MiB)": 34.4,
        "exec_time(ms)": 4.1,
        "synthesis_time(ms)": 2.1,
        "Pi": 4,
        "Po": 8,
        "Longest Path": 2,
        "Average Path": 2
    },
    "operators/unsigned_ALSC_3_8_4/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "operators/unsigned_ALSC_3_8_4/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "verilog": "unsigned_ALSC_3_8_4.v",
        "max_rss(MiB)": 54.8,
        "exec_time(ms)": 81.4,
        "synthesis_time(ms)": 2.4,
        "Pi": 1,
        "Po": 4,
        "Adder": 0,
        "Multiplier": 0,
        "Memory": 0,
        "generic logic size": 4,
        "Longest Path": 2,
        "Average Path": 2
    },
    "operators/unsigned_ALSC_3_8_4/k6_N10_40nm": {
        "test_name": "operators/unsigned_ALSC_3_8_4/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "verilog": "unsigned_ALSC_3_8_4.v",
        "max_rss(MiB)": 37.4,
        "exec_time(ms)": 10.4,
        "synthesis_time(ms)": 2.4,
        "Pi": 1,
        "Po": 4,
        "generic logic size": 6,
        "Longest Path": 2,
        "Average Path": 2
    },
    "operators/unsigned_ALSC_3_8_4/k6_N10_mem32K_40nm": {
        "test_name": "operators/unsigned_ALSC_3_8_4/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "verilog": "unsigned_ALSC_3_8_4.v",
        "max_rss(MiB)": 54.1,
        "exec_time(ms)": 87.8,
        "synthesis_time(ms)": 2.3,
        "Pi": 1,
        "Po": 4,
        "Multiplier": 0,
        "Memory": 0,
        "generic logic size": 6,
        "Longest Path": 2,
        "Average Path": 2
    },
    "operators/unsigned_ALSC_3_8_4/no_arch": {
        "test_name": "operators/unsigned_ALSC_3_8_4/no_arch",
        "verilog": "unsigned_ALSC_3_8_4.v",
        "max_rss(MiB)": 34.4,
        "exec_time(ms)": 5.4,
        "synthesis_time(ms)": 2.9,
        "Pi": 1,
        "Po": 4,
        "Longest Path": 2,
        "Average Path": 2
    },
    "operators/unsigned_ALSC_3_8_8/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "operators/unsigned_ALSC_3_8_8/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "verilog": "unsigned_ALSC_3_8_8.v",
        "max_rss(MiB)": 54.8,
        "exec_time(ms)": 80.9,
        "synthesis_time(ms)": 2,
        "Pi": 5,
        "Po": 8,
        "Adder": 0,
        "Multiplier": 0,
        "Memory": 0,
        "generic logic size": 4,
        "Longest Path": 2,
        "Average Path": 2
    },
    "operators/unsigned_ALSC_3_8_8/k6_N10_40nm": {
        "test_name": "operators/unsigned_ALSC_3_8_8/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "verilog": "unsigned_ALSC_3_8_8.v",
        "max_rss(MiB)": 37.3,
        "exec_time(ms)": 10.1,
        "synthesis_time(ms)": 2.4,
        "Pi": 5,
        "Po": 8,
        "generic logic size": 6,
        "Longest Path": 2,
        "Average Path": 2
    },
    "operators/unsigned_ALSC_3_8_8/k6_N10_mem32K_40nm": {
        "test_name": "operators/unsigned_ALSC_3_8_8/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "verilog": "unsigned_ALSC_3_8_8.v",
        "max_rss(MiB)": 53.9,
        "exec_time(ms)": 89.5,
        "synthesis_time(ms)": 2.3,
        "Pi": 5,
        "Po": 8,
        "Multiplier": 0,
        "Memory": 0,
        "generic logic size": 6,
        "Longest Path": 2,
        "Average Path": 2
    },
    "operators/unsigned_ALSC_3_8_8/no_arch": {
        "test_name": "operators/unsigned_ALSC_3_8_8/no_arch",
        "verilog": "unsigned_ALSC_3_8_8.v",
        "max_rss(MiB)": 34.5,
        "exec_time(ms)": 5,
        "synthesis_time(ms)": 2.7,
        "Pi": 5,
        "Po": 8,
        "Longest Path": 2,
        "Average Path": 2
    },
    "operators/unsigned_ALSC_65_72_64/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "operators/unsigned_ALSC_65_72_64/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "verilog": "unsigned_ALSC_65_72_64.v",
        "max_rss(MiB)": 55.8,
        "exec_time(ms)": 88.1,
        "synthesis_time(ms)": 7,
        "Po": 64,
        "Adder": 0,
        "Multiplier": 0,
        "Memory": 0,
        "generic logic size": 4,
        "Longest Path": 2,
        "Average Path": 2
    },
    "operators/unsigned_ALSC_65_72_64/k6_N10_40nm": {
        "test_name": "operators/unsigned_ALSC_65_72_64/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "verilog": "unsigned_ALSC_65_72_64.v",
        "max_rss(MiB)": 38.6,
        "exec_time(ms)": 16.7,
        "synthesis_time(ms)": 7.1,
        "Po": 64,
        "generic logic size": 6,
        "Longest Path": 2,
        "Average Path": 2
    },
    "operators/unsigned_ALSC_65_72_64/k6_N10_mem32K_40nm": {
        "test_name": "operators/unsigned_ALSC_65_72_64/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "verilog": "unsigned_ALSC_65_72_64.v",
        "max_rss(MiB)": 55.2,
        "exec_time(ms)": 87.9,
        "synthesis_time(ms)": 7.1,
        "Po": 64,
        "Multiplier": 0,
        "Memory": 0,
        "generic logic size": 6,
        "Longest Path": 2,
        "Average Path": 2
    },
    "operators/unsigned_ALSC_65_72_64/no_arch": {
        "test_name": "operators/unsigned_ALSC_65_72_64/no_arch",
        "verilog": "unsigned_ALSC_65_72_64.v",
        "max_rss(MiB)": 35.7,
        "exec_time(ms)": 9.7,
        "synthesis_time(ms)": 7.3,
        "Po": 64,
        "Longest Path": 2,
        "Average Path": 2
    },
    "operators/unsigned_ALSV_2_4_8/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "operators/unsigned_ALSV_2_4_8/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "verilog": "unsigned_ALSV_2_4_8.v",
        "max_rss(MiB)": 55.7,
        "exec_time(ms)": 82.8,
        "synthesis_time(ms)": 5.6,
        "Pi": 6,
        "Po": 8,
        "logic element": 192,
        "Adder": 0,
        "Multiplier": 0,
        "Memory": 0,
        "generic logic size": 4,
        "Longest Path": 12,
        "Average Path": 4,
        "Estimated LUTs": 192,
        "Total Node": 192
    },
    "operators/unsigned_ALSV_2_4_8/k6_N10_40nm": {
        "test_name": "operators/unsigned_ALSV_2_4_8/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "verilog": "unsigned_ALSV_2_4_8.v",
        "max_rss(MiB)": 38.3,
        "exec_time(ms)": 14.7,
        "synthesis_time(ms)": 5.7,
        "Pi": 6,
        "Po": 8,
        "logic element": 192,
        "generic logic size": 6,
        "Longest Path": 12,
        "Average Path": 4,
        "Estimated LUTs": 192,
        "Total Node": 192
    },
    "operators/unsigned_ALSV_2_4_8/k6_N10_mem32K_40nm": {
        "test_name": "operators/unsigned_ALSV_2_4_8/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "verilog": "unsigned_ALSV_2_4_8.v",
        "max_rss(MiB)": 54.8,
        "exec_time(ms)": 81.8,
        "synthesis_time(ms)": 4.6,
        "Pi": 6,
        "Po": 8,
        "logic element": 192,
        "Multiplier": 0,
        "Memory": 0,
        "generic logic size": 6,
        "Longest Path": 12,
        "Average Path": 4,
        "Estimated LUTs": 192,
        "Total Node": 192
    },
    "operators/unsigned_ALSV_2_4_8/no_arch": {
        "test_name": "operators/unsigned_ALSV_2_4_8/no_arch",
        "verilog": "unsigned_ALSV_2_4_8.v",
        "max_rss(MiB)": 35.8,
        "exec_time(ms)": 9,
        "synthesis_time(ms)": 6.4,
        "Pi": 6,
        "Po": 8,
        "logic element": 192,
        "Longest Path": 12,
        "Average Path": 4,
        "Estimated LUTs": 192,
        "Total Node": 192
    },
    "operators/unsigned_ALSV_2_8_4/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "operators/unsigned_ALSV_2_8_4/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "verilog": "unsigned_ALSV_2_8_4.v",
        "max_rss(MiB)": 55.8,
        "exec_time(ms)": 75.3,
        "synthesis_time(ms)": 4.6,
        "Pi": 6,
        "Po": 4,
        "logic element": 96,
        "Adder": 0,
        "Multiplier": 0,
        "Memory": 0,
        "generic logic size": 4,
        "Longest Path": 12,
        "Average Path": 4,
        "Estimated LUTs": 96,
        "Total Node": 96
    },
    "operators/unsigned_ALSV_2_8_4/k6_N10_40nm": {
        "test_name": "operators/unsigned_ALSV_2_8_4/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "verilog": "unsigned_ALSV_2_8_4.v",
        "max_rss(MiB)": 38.5,
        "exec_time(ms)": 14.3,
        "synthesis_time(ms)": 5.2,
        "Pi": 6,
        "Po": 4,
        "logic element": 96,
        "generic logic size": 6,
        "Longest Path": 12,
        "Average Path": 4,
        "Estimated LUTs": 96,
        "Total Node": 96
    },
    "operators/unsigned_ALSV_2_8_4/k6_N10_mem32K_40nm": {
        "test_name": "operators/unsigned_ALSV_2_8_4/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "verilog": "unsigned_ALSV_2_8_4.v",
        "max_rss(MiB)": 54.9,
        "exec_time(ms)": 89.1,
        "synthesis_time(ms)": 5.2,
        "Pi": 6,
        "Po": 4,
        "logic element": 96,
        "Multiplier": 0,
        "Memory": 0,
        "generic logic size": 6,
        "Longest Path": 12,
        "Average Path": 4,
        "Estimated LUTs": 96,
        "Total Node": 96
    },
    "operators/unsigned_ALSV_2_8_4/no_arch": {
        "test_name": "operators/unsigned_ALSV_2_8_4/no_arch",
        "verilog": "unsigned_ALSV_2_8_4.v",
        "max_rss(MiB)": 35.5,
        "exec_time(ms)": 7.8,
        "synthesis_time(ms)": 5.6,
        "Pi": 6,
        "Po": 4,
        "logic element": 96,
        "Longest Path": 12,
        "Average Path": 4,
        "Estimated LUTs": 96,
        "Total Node": 96
    },
    "operators/unsigned_ALSV_2_8_8/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "operators/unsigned_ALSV_2_8_8/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "verilog": "unsigned_ALSV_2_8_8.v",
        "max_rss(MiB)": 55.8,
        "exec_time(ms)": 94.6,
        "synthesis_time(ms)": 5.7,
        "Pi": 10,
        "Po": 8,
        "logic element": 192,
        "Adder": 0,
        "Multiplier": 0,
        "Memory": 0,
        "generic logic size": 4,
        "Longest Path": 12,
        "Average Path": 4,
        "Estimated LUTs": 192,
        "Total Node": 192
    },
    "operators/unsigned_ALSV_2_8_8/k6_N10_40nm": {
        "test_name": "operators/unsigned_ALSV_2_8_8/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "verilog": "unsigned_ALSV_2_8_8.v",
        "max_rss(MiB)": 38.7,
        "exec_time(ms)": 15.6,
        "synthesis_time(ms)": 5.9,
        "Pi": 10,
        "Po": 8,
        "logic element": 192,
        "generic logic size": 6,
        "Longest Path": 12,
        "Average Path": 4,
        "Estimated LUTs": 192,
        "Total Node": 192
    },
    "operators/unsigned_ALSV_2_8_8/k6_N10_mem32K_40nm": {
        "test_name": "operators/unsigned_ALSV_2_8_8/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "verilog": "unsigned_ALSV_2_8_8.v",
        "max_rss(MiB)": 54.8,
        "exec_time(ms)": 87.7,
        "synthesis_time(ms)": 6.1,
        "Pi": 10,
        "Po": 8,
        "logic element": 192,
        "Multiplier": 0,
        "Memory": 0,
        "generic logic size": 6,
        "Longest Path": 12,
        "Average Path": 4,
        "Estimated LUTs": 192,
        "Total Node": 192
    },
    "operators/unsigned_ALSV_2_8_8/no_arch": {
        "test_name": "operators/unsigned_ALSV_2_8_8/no_arch",
        "verilog": "unsigned_ALSV_2_8_8.v",
        "max_rss(MiB)": 35.7,
        "exec_time(ms)": 8.5,
        "synthesis_time(ms)": 6.1,
        "Pi": 10,
        "Po": 8,
        "logic element": 192,
        "Longest Path": 12,
        "Average Path": 4,
        "Estimated LUTs": 192,
        "Total Node": 192
    },
    "operators/unsigned_ALSV_32_32_64/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "operators/unsigned_ALSV_32_32_64/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "verilog": "unsigned_ALSV_32_32_64.v",
        "warnings": [
            "unsigned_ALSV_32_32_64.v:7:1 [NETLIST] requesting a shift left that will overflow the maximum size of 63 [63]"
        ],
        "max_rss(MiB)": 241.5,
        "exec_time(ms)": 381.3,
        "synthesis_time(ms)": 295.3,
        "Pi": 38,
        "Po": 64,
        "logic element": 12288,
        "Adder": 0,
        "Multiplier": 0,
        "Memory": 0,
        "generic logic size": 4,
        "Longest Path": 68,
        "Average Path": 5,
        "Estimated LUTs": 12288,
        "Total Node": 12288
    },
    "operators/unsigned_ALSV_32_32_64/k6_N10_40nm": {
        "test_name": "operators/unsigned_ALSV_32_32_64/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "verilog": "unsigned_ALSV_32_32_64.v",
        "warnings": [
            "unsigned_ALSV_32_32_64.v:7:1 [NETLIST] requesting a shift left that will overflow the maximum size of 63 [63]"
        ],
        "max_rss(MiB)": 224.4,
        "exec_time(ms)": 289.7,
        "synthesis_time(ms)": 281.3,
        "Pi": 38,
        "Po": 64,
        "logic element": 12288,
        "generic logic size": 6,
        "Longest Path": 68,
        "Average Path": 5,
        "Estimated LUTs": 12288,
        "Total Node": 12288
    },
    "operators/unsigned_ALSV_32_32_64/k6_N10_mem32K_40nm": {
        "test_name": "operators/unsigned_ALSV_32_32_64/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "verilog": "unsigned_ALSV_32_32_64.v",
        "warnings": [
            "unsigned_ALSV_32_32_64.v:7:1 [NETLIST] requesting a shift left that will overflow the maximum size of 63 [63]"
        ],
        "max_rss(MiB)": 240.9,
        "exec_time(ms)": 353.9,
        "synthesis_time(ms)": 280.3,
        "Pi": 38,
        "Po": 64,
        "logic element": 12288,
        "Multiplier": 0,
        "Memory": 0,
        "generic logic size": 6,
        "Longest Path": 68,
        "Average Path": 5,
        "Estimated LUTs": 12288,
        "Total Node": 12288
    },
    "operators/unsigned_ALSV_32_32_64/no_arch": {
        "test_name": "operators/unsigned_ALSV_32_32_64/no_arch",
        "verilog": "unsigned_ALSV_32_32_64.v",
        "warnings": [
            "unsigned_ALSV_32_32_64.v:7:1 [NETLIST] requesting a shift left that will overflow the maximum size of 63 [63]"
        ],
        "max_rss(MiB)": 221.5,
        "exec_time(ms)": 277.4,
        "synthesis_time(ms)": 275.1,
        "Pi": 38,
        "Po": 64,
        "logic element": 12288,
        "Longest Path": 68,
        "Average Path": 5,
        "Estimated LUTs": 12288,
        "Total Node": 12288
    },
    "operators/unsigned_ALSV_32_64_32/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "operators/unsigned_ALSV_32_64_32/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "verilog": "unsigned_ALSV_32_64_32.v",
        "warnings": [
            "unsigned_ALSV_32_64_32.v:7:1 [NETLIST] requesting a shift left that will overflow the maximum size of 63 [63]"
        ],
        "max_rss(MiB)": 237.4,
        "exec_time(ms)": 319,
        "synthesis_time(ms)": 249.2,
        "Pi": 38,
        "Po": 32,
        "logic element": 6144,
        "Adder": 0,
        "Multiplier": 0,
        "Memory": 0,
        "generic logic size": 4,
        "Longest Path": 68,
        "Average Path": 5,
        "Estimated LUTs": 6144,
        "Total Node": 6144
    },
    "operators/unsigned_ALSV_32_64_32/k6_N10_40nm": {
        "test_name": "operators/unsigned_ALSV_32_64_32/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "verilog": "unsigned_ALSV_32_64_32.v",
        "warnings": [
            "unsigned_ALSV_32_64_32.v:7:1 [NETLIST] requesting a shift left that will overflow the maximum size of 63 [63]"
        ],
        "max_rss(MiB)": 220.6,
        "exec_time(ms)": 264.2,
        "synthesis_time(ms)": 254.7,
        "Pi": 38,
        "Po": 32,
        "logic element": 6144,
        "generic logic size": 6,
        "Longest Path": 68,
        "Average Path": 5,
        "Estimated LUTs": 6144,
        "Total Node": 6144
    },
    "operators/unsigned_ALSV_32_64_32/k6_N10_mem32K_40nm": {
        "test_name": "operators/unsigned_ALSV_32_64_32/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "verilog": "unsigned_ALSV_32_64_32.v",
        "warnings": [
            "unsigned_ALSV_32_64_32.v:7:1 [NETLIST] requesting a shift left that will overflow the maximum size of 63 [63]"
        ],
        "max_rss(MiB)": 236.8,
        "exec_time(ms)": 332.6,
        "synthesis_time(ms)": 245.4,
        "Pi": 38,
        "Po": 32,
        "logic element": 6144,
        "Multiplier": 0,
        "Memory": 0,
        "generic logic size": 6,
        "Longest Path": 68,
        "Average Path": 5,
        "Estimated LUTs": 6144,
        "Total Node": 6144
    },
    "operators/unsigned_ALSV_32_64_32/no_arch": {
        "test_name": "operators/unsigned_ALSV_32_64_32/no_arch",
        "verilog": "unsigned_ALSV_32_64_32.v",
        "warnings": [
            "unsigned_ALSV_32_64_32.v:7:1 [NETLIST] requesting a shift left that will overflow the maximum size of 63 [63]"
        ],
        "max_rss(MiB)": 217.6,
        "exec_time(ms)": 255.4,
        "synthesis_time(ms)": 253,
        "Pi": 38,
        "Po": 32,
        "logic element": 6144,
        "Longest Path": 68,
        "Average Path": 5,
        "Estimated LUTs": 6144,
        "Total Node": 6144
    },
    "operators/unsigned_ALSV_32_64_64/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "operators/unsigned_ALSV_32_64_64/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "verilog": "unsigned_ALSV_32_64_64.v",
        "warnings": [
            "unsigned_ALSV_32_64_64.v:7:1 [NETLIST] requesting a shift left that will overflow the maximum size of 63 [63]"
        ],
        "max_rss(MiB)": 238.3,
        "exec_time(ms)": 369.3,
        "synthesis_time(ms)": 276.3,
        "Pi": 70,
        "Po": 64,
        "logic element": 12288,
        "Adder": 0,
        "Multiplier": 0,
        "Memory": 0,
        "generic logic size": 4,
        "Longest Path": 68,
        "Average Path": 5,
        "Estimated LUTs": 12288,
        "Total Node": 12288
    },
    "operators/unsigned_ALSV_32_64_64/k6_N10_40nm": {
        "test_name": "operators/unsigned_ALSV_32_64_64/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "verilog": "unsigned_ALSV_32_64_64.v",
        "warnings": [
            "unsigned_ALSV_32_64_64.v:7:1 [NETLIST] requesting a shift left that will overflow the maximum size of 63 [63]"
        ],
        "max_rss(MiB)": 221.3,
        "exec_time(ms)": 282.1,
        "synthesis_time(ms)": 272.4,
        "Pi": 70,
        "Po": 64,
        "logic element": 12288,
        "generic logic size": 6,
        "Longest Path": 68,
        "Average Path": 5,
        "Estimated LUTs": 12288,
        "Total Node": 12288
    },
    "operators/unsigned_ALSV_32_64_64/k6_N10_mem32K_40nm": {
        "test_name": "operators/unsigned_ALSV_32_64_64/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "verilog": "unsigned_ALSV_32_64_64.v",
        "warnings": [
            "unsigned_ALSV_32_64_64.v:7:1 [NETLIST] requesting a shift left that will overflow the maximum size of 63 [63]"
        ],
        "max_rss(MiB)": 237.7,
        "exec_time(ms)": 364.6,
        "synthesis_time(ms)": 277.2,
        "Pi": 70,
        "Po": 64,
        "logic element": 12288,
        "Multiplier": 0,
        "Memory": 0,
        "generic logic size": 6,
        "Longest Path": 68,
        "Average Path": 5,
        "Estimated LUTs": 12288,
        "Total Node": 12288
    },
    "operators/unsigned_ALSV_32_64_64/no_arch": {
        "test_name": "operators/unsigned_ALSV_32_64_64/no_arch",
        "verilog": "unsigned_ALSV_32_64_64.v",
        "warnings": [
            "unsigned_ALSV_32_64_64.v:7:1 [NETLIST] requesting a shift left that will overflow the maximum size of 63 [63]"
        ],
        "max_rss(MiB)": 218.6,
        "exec_time(ms)": 272.6,
        "synthesis_time(ms)": 270.4,
        "Pi": 70,
        "Po": 64,
        "logic element": 12288,
        "Longest Path": 68,
        "Average Path": 5,
        "Estimated LUTs": 12288,
        "Total Node": 12288
    },
    "operators/unsigned_ALSV_3_4_8/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "operators/unsigned_ALSV_3_4_8/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "verilog": "unsigned_ALSV_3_4_8.v",
        "max_rss(MiB)": 55.7,
        "exec_time(ms)": 97.7,
        "synthesis_time(ms)": 6.3,
        "Pi": 6,
        "Po": 8,
        "logic element": 192,
        "Adder": 0,
        "Multiplier": 0,
        "Memory": 0,
        "generic logic size": 4,
        "Longest Path": 12,
        "Average Path": 4,
        "Estimated LUTs": 192,
        "Total Node": 192
    },
    "operators/unsigned_ALSV_3_4_8/k6_N10_40nm": {
        "test_name": "operators/unsigned_ALSV_3_4_8/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "verilog": "unsigned_ALSV_3_4_8.v",
        "max_rss(MiB)": 38.4,
        "exec_time(ms)": 12.7,
        "synthesis_time(ms)": 5.5,
        "Pi": 6,
        "Po": 8,
        "logic element": 192,
        "generic logic size": 6,
        "Longest Path": 12,
        "Average Path": 4,
        "Estimated LUTs": 192,
        "Total Node": 192
    },
    "operators/unsigned_ALSV_3_4_8/k6_N10_mem32K_40nm": {
        "test_name": "operators/unsigned_ALSV_3_4_8/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "verilog": "unsigned_ALSV_3_4_8.v",
        "max_rss(MiB)": 55,
        "exec_time(ms)": 92.8,
        "synthesis_time(ms)": 5.9,
        "Pi": 6,
        "Po": 8,
        "logic element": 192,
        "Multiplier": 0,
        "Memory": 0,
        "generic logic size": 6,
        "Longest Path": 12,
        "Average Path": 4,
        "Estimated LUTs": 192,
        "Total Node": 192
    },
    "operators/unsigned_ALSV_3_4_8/no_arch": {
        "test_name": "operators/unsigned_ALSV_3_4_8/no_arch",
        "verilog": "unsigned_ALSV_3_4_8.v",
        "max_rss(MiB)": 35.5,
        "exec_time(ms)": 9.2,
        "synthesis_time(ms)": 6.8,
        "Pi": 6,
        "Po": 8,
        "logic element": 192,
        "Longest Path": 12,
        "Average Path": 4,
        "Estimated LUTs": 192,
        "Total Node": 192
    },
    "operators/unsigned_ALSV_3_8_4/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "operators/unsigned_ALSV_3_8_4/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "verilog": "unsigned_ALSV_3_8_4.v",
        "max_rss(MiB)": 55.5,
        "exec_time(ms)": 83.3,
        "synthesis_time(ms)": 5.4,
        "Pi": 6,
        "Po": 4,
        "logic element": 96,
        "Adder": 0,
        "Multiplier": 0,
        "Memory": 0,
        "generic logic size": 4,
        "Longest Path": 12,
        "Average Path": 4,
        "Estimated LUTs": 96,
        "Total Node": 96
    },
    "operators/unsigned_ALSV_3_8_4/k6_N10_40nm": {
        "test_name": "operators/unsigned_ALSV_3_8_4/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "verilog": "unsigned_ALSV_3_8_4.v",
        "max_rss(MiB)": 38.4,
        "exec_time(ms)": 15.3,
        "synthesis_time(ms)": 5.2,
        "Pi": 6,
        "Po": 4,
        "logic element": 96,
        "generic logic size": 6,
        "Longest Path": 12,
        "Average Path": 4,
        "Estimated LUTs": 96,
        "Total Node": 96
    },
    "operators/unsigned_ALSV_3_8_4/k6_N10_mem32K_40nm": {
        "test_name": "operators/unsigned_ALSV_3_8_4/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "verilog": "unsigned_ALSV_3_8_4.v",
        "max_rss(MiB)": 54.8,
        "exec_time(ms)": 74.3,
        "synthesis_time(ms)": 4.5,
        "Pi": 6,
        "Po": 4,
        "logic element": 96,
        "Multiplier": 0,
        "Memory": 0,
        "generic logic size": 6,
        "Longest Path": 12,
        "Average Path": 4,
        "Estimated LUTs": 96,
        "Total Node": 96
    },
    "operators/unsigned_ALSV_3_8_4/no_arch": {
        "test_name": "operators/unsigned_ALSV_3_8_4/no_arch",
        "verilog": "unsigned_ALSV_3_8_4.v",
        "max_rss(MiB)": 35.6,
        "exec_time(ms)": 8.1,
        "synthesis_time(ms)": 5.7,
        "Pi": 6,
        "Po": 4,
        "logic element": 96,
        "Longest Path": 12,
        "Average Path": 4,
        "Estimated LUTs": 96,
        "Total Node": 96
    },
    "operators/unsigned_ALSV_3_8_8/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "operators/unsigned_ALSV_3_8_8/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "verilog": "unsigned_ALSV_3_8_8.v",
        "max_rss(MiB)": 55.6,
        "exec_time(ms)": 87.4,
        "synthesis_time(ms)": 6,
        "Pi": 10,
        "Po": 8,
        "logic element": 192,
        "Adder": 0,
        "Multiplier": 0,
        "Memory": 0,
        "generic logic size": 4,
        "Longest Path": 12,
        "Average Path": 4,
        "Estimated LUTs": 192,
        "Total Node": 192
    },
    "operators/unsigned_ALSV_3_8_8/k6_N10_40nm": {
        "test_name": "operators/unsigned_ALSV_3_8_8/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "verilog": "unsigned_ALSV_3_8_8.v",
        "max_rss(MiB)": 38.5,
        "exec_time(ms)": 15,
        "synthesis_time(ms)": 5.7,
        "Pi": 10,
        "Po": 8,
        "logic element": 192,
        "generic logic size": 6,
        "Longest Path": 12,
        "Average Path": 4,
        "Estimated LUTs": 192,
        "Total Node": 192
    },
    "operators/unsigned_ALSV_3_8_8/k6_N10_mem32K_40nm": {
        "test_name": "operators/unsigned_ALSV_3_8_8/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "verilog": "unsigned_ALSV_3_8_8.v",
        "max_rss(MiB)": 54.8,
        "exec_time(ms)": 91.3,
        "synthesis_time(ms)": 5.4,
        "Pi": 10,
        "Po": 8,
        "logic element": 192,
        "Multiplier": 0,
        "Memory": 0,
        "generic logic size": 6,
        "Longest Path": 12,
        "Average Path": 4,
        "Estimated LUTs": 192,
        "Total Node": 192
    },
    "operators/unsigned_ALSV_3_8_8/no_arch": {
        "test_name": "operators/unsigned_ALSV_3_8_8/no_arch",
        "verilog": "unsigned_ALSV_3_8_8.v",
        "max_rss(MiB)": 35.5,
        "exec_time(ms)": 8.9,
        "synthesis_time(ms)": 6.6,
        "Pi": 10,
        "Po": 8,
        "logic element": 192,
        "Longest Path": 12,
        "Average Path": 4,
        "Estimated LUTs": 192,
        "Total Node": 192
    },
    "operators/unsigned_ALSV_65_72_64/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "operators/unsigned_ALSV_65_72_64/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "verilog": "unsigned_ALSV_65_72_64.v",
        "warnings": [
            "unsigned_ALSV_65_72_64.v:7:1 [NETLIST] requesting a shift left that will overflow the maximum size of 63 [63]",
            "unsigned_ALSV_65_72_64.v:7:1 [NETLIST] requesting a shift left that will overflow the maximum size of 64 [63]",
            "unsigned_ALSV_65_72_64.v:7:1 [NETLIST] requesting a shift left that will overflow the maximum size of 65 [63]",
            "unsigned_ALSV_65_72_64.v:7:1 [NETLIST] requesting a shift left that will overflow the maximum size of 66 [63]",
            "unsigned_ALSV_65_72_64.v:7:1 [NETLIST] requesting a shift left that will overflow the maximum size of 67 [63]",
            "unsigned_ALSV_65_72_64.v:7:1 [NETLIST] requesting a shift left that will overflow the maximum size of 68 [63]",
            "unsigned_ALSV_65_72_64.v:7:1 [NETLIST] requesting a shift left that will overflow the maximum size of 69 [63]",
            "unsigned_ALSV_65_72_64.v:7:1 [NETLIST] requesting a shift left that will overflow the maximum size of 70 [63]",
            "unsigned_ALSV_65_72_64.v:7:1 [NETLIST] requesting a shift left that will overflow the maximum size of 71 [63]"
        ],
        "max_rss(MiB)": 318.8,
        "exec_time(ms)": 458.8,
        "synthesis_time(ms)": 376,
        "Pi": 73,
        "Po": 64,
        "logic element": 13824,
        "Adder": 0,
        "Multiplier": 0,
        "Memory": 0,
        "generic logic size": 4,
        "Longest Path": 76,
        "Average Path": 4,
        "Estimated LUTs": 13824,
        "Total Node": 13824
    },
    "operators/unsigned_ALSV_65_72_64/k6_N10_40nm": {
        "test_name": "operators/unsigned_ALSV_65_72_64/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "verilog": "unsigned_ALSV_65_72_64.v",
        "warnings": [
            "unsigned_ALSV_65_72_64.v:7:1 [NETLIST] requesting a shift left that will overflow the maximum size of 63 [63]",
            "unsigned_ALSV_65_72_64.v:7:1 [NETLIST] requesting a shift left that will overflow the maximum size of 64 [63]",
            "unsigned_ALSV_65_72_64.v:7:1 [NETLIST] requesting a shift left that will overflow the maximum size of 65 [63]",
            "unsigned_ALSV_65_72_64.v:7:1 [NETLIST] requesting a shift left that will overflow the maximum size of 66 [63]",
            "unsigned_ALSV_65_72_64.v:7:1 [NETLIST] requesting a shift left that will overflow the maximum size of 67 [63]",
            "unsigned_ALSV_65_72_64.v:7:1 [NETLIST] requesting a shift left that will overflow the maximum size of 68 [63]",
            "unsigned_ALSV_65_72_64.v:7:1 [NETLIST] requesting a shift left that will overflow the maximum size of 69 [63]",
            "unsigned_ALSV_65_72_64.v:7:1 [NETLIST] requesting a shift left that will overflow the maximum size of 70 [63]",
            "unsigned_ALSV_65_72_64.v:7:1 [NETLIST] requesting a shift left that will overflow the maximum size of 71 [63]"
        ],
        "max_rss(MiB)": 301.6,
        "exec_time(ms)": 366.4,
        "synthesis_time(ms)": 357.2,
        "Pi": 73,
        "Po": 64,
        "logic element": 13824,
        "generic logic size": 6,
        "Longest Path": 76,
        "Average Path": 4,
        "Estimated LUTs": 13824,
        "Total Node": 13824
    },
    "operators/unsigned_ALSV_65_72_64/k6_N10_mem32K_40nm": {
        "test_name": "operators/unsigned_ALSV_65_72_64/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "verilog": "unsigned_ALSV_65_72_64.v",
        "warnings": [
            "unsigned_ALSV_65_72_64.v:7:1 [NETLIST] requesting a shift left that will overflow the maximum size of 63 [63]",
            "unsigned_ALSV_65_72_64.v:7:1 [NETLIST] requesting a shift left that will overflow the maximum size of 64 [63]",
            "unsigned_ALSV_65_72_64.v:7:1 [NETLIST] requesting a shift left that will overflow the maximum size of 65 [63]",
            "unsigned_ALSV_65_72_64.v:7:1 [NETLIST] requesting a shift left that will overflow the maximum size of 66 [63]",
            "unsigned_ALSV_65_72_64.v:7:1 [NETLIST] requesting a shift left that will overflow the maximum size of 67 [63]",
            "unsigned_ALSV_65_72_64.v:7:1 [NETLIST] requesting a shift left that will overflow the maximum size of 68 [63]",
            "unsigned_ALSV_65_72_64.v:7:1 [NETLIST] requesting a shift left that will overflow the maximum size of 69 [63]",
            "unsigned_ALSV_65_72_64.v:7:1 [NETLIST] requesting a shift left that will overflow the maximum size of 70 [63]",
            "unsigned_ALSV_65_72_64.v:7:1 [NETLIST] requesting a shift left that will overflow the maximum size of 71 [63]"
        ],
        "max_rss(MiB)": 318.2,
        "exec_time(ms)": 462.1,
        "synthesis_time(ms)": 376,
        "Pi": 73,
        "Po": 64,
        "logic element": 13824,
        "Multiplier": 0,
        "Memory": 0,
        "generic logic size": 6,
        "Longest Path": 76,
        "Average Path": 4,
        "Estimated LUTs": 13824,
        "Total Node": 13824
    },
    "operators/unsigned_ALSV_65_72_64/no_arch": {
        "test_name": "operators/unsigned_ALSV_65_72_64/no_arch",
        "verilog": "unsigned_ALSV_65_72_64.v",
        "warnings": [
            "unsigned_ALSV_65_72_64.v:7:1 [NETLIST] requesting a shift left that will overflow the maximum size of 63 [63]",
            "unsigned_ALSV_65_72_64.v:7:1 [NETLIST] requesting a shift left that will overflow the maximum size of 64 [63]",
            "unsigned_ALSV_65_72_64.v:7:1 [NETLIST] requesting a shift left that will overflow the maximum size of 65 [63]",
            "unsigned_ALSV_65_72_64.v:7:1 [NETLIST] requesting a shift left that will overflow the maximum size of 66 [63]",
            "unsigned_ALSV_65_72_64.v:7:1 [NETLIST] requesting a shift left that will overflow the maximum size of 67 [63]",
            "unsigned_ALSV_65_72_64.v:7:1 [NETLIST] requesting a shift left that will overflow the maximum size of 68 [63]",
            "unsigned_ALSV_65_72_64.v:7:1 [NETLIST] requesting a shift left that will overflow the maximum size of 69 [63]",
            "unsigned_ALSV_65_72_64.v:7:1 [NETLIST] requesting a shift left that will overflow the maximum size of 70 [63]",
            "unsigned_ALSV_65_72_64.v:7:1 [NETLIST] requesting a shift left that will overflow the maximum size of 71 [63]"
        ],
        "max_rss(MiB)": 299.2,
        "exec_time(ms)": 366.4,
        "synthesis_time(ms)": 364,
        "Pi": 73,
        "Po": 64,
        "logic element": 13824,
        "Longest Path": 76,
        "Average Path": 4,
        "Estimated LUTs": 13824,
        "Total Node": 13824
    },
    "operators/unsigned_ARSC_2_4_8/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "operators/unsigned_ARSC_2_4_8/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "verilog": "unsigned_ARSC_2_4_8.v",
        "exit": 134,
        "errors": [
            "unsigned_ARSC_2_4_8.v:6:1 [NETLIST] TODO: test that ASR works with signed number"
        ]
    },
    "operators/unsigned_ARSC_2_4_8/k6_N10_40nm": {
        "test_name": "operators/unsigned_ARSC_2_4_8/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "verilog": "unsigned_ARSC_2_4_8.v",
        "exit": 134,
        "errors": [
            "unsigned_ARSC_2_4_8.v:6:1 [NETLIST] TODO: test that ASR works with signed number"
        ]
    },
    "operators/unsigned_ARSC_2_4_8/k6_N10_mem32K_40nm": {
        "test_name": "operators/unsigned_ARSC_2_4_8/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "verilog": "unsigned_ARSC_2_4_8.v",
        "exit": 134,
        "errors": [
            "unsigned_ARSC_2_4_8.v:6:1 [NETLIST] TODO: test that ASR works with signed number"
        ]
    },
    "operators/unsigned_ARSC_2_4_8/no_arch": {
        "test_name": "operators/unsigned_ARSC_2_4_8/no_arch",
        "verilog": "unsigned_ARSC_2_4_8.v",
        "exit": 134,
        "errors": [
            "unsigned_ARSC_2_4_8.v:6:1 [NETLIST] TODO: test that ASR works with signed number"
        ]
    },
    "operators/unsigned_ARSC_2_8_4/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "operators/unsigned_ARSC_2_8_4/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "verilog": "unsigned_ARSC_2_8_4.v",
        "exit": 134,
        "errors": [
            "unsigned_ARSC_2_8_4.v:7:1 [NETLIST] TODO: test that ASR works with signed number"
        ]
    },
    "operators/unsigned_ARSC_2_8_4/k6_N10_40nm": {
        "test_name": "operators/unsigned_ARSC_2_8_4/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "verilog": "unsigned_ARSC_2_8_4.v",
        "exit": 134,
        "errors": [
            "unsigned_ARSC_2_8_4.v:7:1 [NETLIST] TODO: test that ASR works with signed number"
        ]
    },
    "operators/unsigned_ARSC_2_8_4/k6_N10_mem32K_40nm": {
        "test_name": "operators/unsigned_ARSC_2_8_4/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "verilog": "unsigned_ARSC_2_8_4.v",
        "exit": 134,
        "errors": [
            "unsigned_ARSC_2_8_4.v:7:1 [NETLIST] TODO: test that ASR works with signed number"
        ]
    },
    "operators/unsigned_ARSC_2_8_4/no_arch": {
        "test_name": "operators/unsigned_ARSC_2_8_4/no_arch",
        "verilog": "unsigned_ARSC_2_8_4.v",
        "exit": 134,
        "errors": [
            "unsigned_ARSC_2_8_4.v:7:1 [NETLIST] TODO: test that ASR works with signed number"
        ]
    },
    "operators/unsigned_ARSC_2_8_8/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "operators/unsigned_ARSC_2_8_8/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "verilog": "unsigned_ARSC_2_8_8.v",
        "exit": 134,
        "errors": [
            "unsigned_ARSC_2_8_8.v:6:1 [NETLIST] TODO: test that ASR works with signed number"
        ]
    },
    "operators/unsigned_ARSC_2_8_8/k6_N10_40nm": {
        "test_name": "operators/unsigned_ARSC_2_8_8/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "verilog": "unsigned_ARSC_2_8_8.v",
        "exit": 134,
        "errors": [
            "unsigned_ARSC_2_8_8.v:6:1 [NETLIST] TODO: test that ASR works with signed number"
        ]
    },
    "operators/unsigned_ARSC_2_8_8/k6_N10_mem32K_40nm": {
        "test_name": "operators/unsigned_ARSC_2_8_8/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "verilog": "unsigned_ARSC_2_8_8.v",
        "exit": 134,
        "errors": [
            "unsigned_ARSC_2_8_8.v:6:1 [NETLIST] TODO: test that ASR works with signed number"
        ]
    },
    "operators/unsigned_ARSC_2_8_8/no_arch": {
        "test_name": "operators/unsigned_ARSC_2_8_8/no_arch",
        "verilog": "unsigned_ARSC_2_8_8.v",
        "exit": 134,
        "errors": [
            "unsigned_ARSC_2_8_8.v:6:1 [NETLIST] TODO: test that ASR works with signed number"
        ]
    },
    "operators/unsigned_ARSC_32_32_64/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "operators/unsigned_ARSC_32_32_64/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "verilog": "unsigned_ARSC_32_32_64.v",
        "exit": 134,
        "errors": [
            "unsigned_ARSC_32_32_64.v:6:2 [NETLIST] TODO: test that ASR works with signed number"
        ]
    },
    "operators/unsigned_ARSC_32_32_64/k6_N10_40nm": {
        "test_name": "operators/unsigned_ARSC_32_32_64/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "verilog": "unsigned_ARSC_32_32_64.v",
        "exit": 134,
        "errors": [
            "unsigned_ARSC_32_32_64.v:6:2 [NETLIST] TODO: test that ASR works with signed number"
        ]
    },
    "operators/unsigned_ARSC_32_32_64/k6_N10_mem32K_40nm": {
        "test_name": "operators/unsigned_ARSC_32_32_64/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "verilog": "unsigned_ARSC_32_32_64.v",
        "exit": 134,
        "errors": [
            "unsigned_ARSC_32_32_64.v:6:2 [NETLIST] TODO: test that ASR works with signed number"
        ]
    },
    "operators/unsigned_ARSC_32_32_64/no_arch": {
        "test_name": "operators/unsigned_ARSC_32_32_64/no_arch",
        "verilog": "unsigned_ARSC_32_32_64.v",
        "exit": 134,
        "errors": [
            "unsigned_ARSC_32_32_64.v:6:2 [NETLIST] TODO: test that ASR works with signed number"
        ]
    },
    "operators/unsigned_ARSC_32_64_32/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "operators/unsigned_ARSC_32_64_32/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "verilog": "unsigned_ARSC_32_64_32.v",
        "exit": 134,
        "errors": [
            "unsigned_ARSC_32_64_32.v:6:2 [NETLIST] TODO: test that ASR works with signed number"
        ]
    },
    "operators/unsigned_ARSC_32_64_32/k6_N10_40nm": {
        "test_name": "operators/unsigned_ARSC_32_64_32/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "verilog": "unsigned_ARSC_32_64_32.v",
        "exit": 134,
        "errors": [
            "unsigned_ARSC_32_64_32.v:6:2 [NETLIST] TODO: test that ASR works with signed number"
        ]
    },
    "operators/unsigned_ARSC_32_64_32/k6_N10_mem32K_40nm": {
        "test_name": "operators/unsigned_ARSC_32_64_32/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "verilog": "unsigned_ARSC_32_64_32.v",
        "exit": 134,
        "errors": [
            "unsigned_ARSC_32_64_32.v:6:2 [NETLIST] TODO: test that ASR works with signed number"
        ]
    },
    "operators/unsigned_ARSC_32_64_32/no_arch": {
        "test_name": "operators/unsigned_ARSC_32_64_32/no_arch",
        "verilog": "unsigned_ARSC_32_64_32.v",
        "exit": 134,
        "errors": [
            "unsigned_ARSC_32_64_32.v:6:2 [NETLIST] TODO: test that ASR works with signed number"
        ]
    },
    "operators/unsigned_ARSC_32_64_64/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "operators/unsigned_ARSC_32_64_64/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "verilog": "unsigned_ARSC_32_64_64.v",
        "exit": 134,
        "errors": [
            "unsigned_ARSC_32_64_64.v:6:2 [NETLIST] TODO: test that ASR works with signed number"
        ]
    },
    "operators/unsigned_ARSC_32_64_64/k6_N10_40nm": {
        "test_name": "operators/unsigned_ARSC_32_64_64/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "verilog": "unsigned_ARSC_32_64_64.v",
        "exit": 134,
        "errors": [
            "unsigned_ARSC_32_64_64.v:6:2 [NETLIST] TODO: test that ASR works with signed number"
        ]
    },
    "operators/unsigned_ARSC_32_64_64/k6_N10_mem32K_40nm": {
        "test_name": "operators/unsigned_ARSC_32_64_64/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "verilog": "unsigned_ARSC_32_64_64.v",
        "exit": 134,
        "errors": [
            "unsigned_ARSC_32_64_64.v:6:2 [NETLIST] TODO: test that ASR works with signed number"
        ]
    },
    "operators/unsigned_ARSC_32_64_64/no_arch": {
        "test_name": "operators/unsigned_ARSC_32_64_64/no_arch",
        "verilog": "unsigned_ARSC_32_64_64.v",
        "exit": 134,
        "errors": [
            "unsigned_ARSC_32_64_64.v:6:2 [NETLIST] TODO: test that ASR works with signed number"
        ]
    },
    "operators/unsigned_ARSC_3_4_8/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "operators/unsigned_ARSC_3_4_8/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "verilog": "unsigned_ARSC_3_4_8.v",
        "exit": 134,
        "errors": [
            "unsigned_ARSC_3_4_8.v:6:1 [NETLIST] TODO: test that ASR works with signed number"
        ]
    },
    "operators/unsigned_ARSC_3_4_8/k6_N10_40nm": {
        "test_name": "operators/unsigned_ARSC_3_4_8/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "verilog": "unsigned_ARSC_3_4_8.v",
        "exit": 134,
        "errors": [
            "unsigned_ARSC_3_4_8.v:6:1 [NETLIST] TODO: test that ASR works with signed number"
        ]
    },
    "operators/unsigned_ARSC_3_4_8/k6_N10_mem32K_40nm": {
        "test_name": "operators/unsigned_ARSC_3_4_8/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "verilog": "unsigned_ARSC_3_4_8.v",
        "exit": 134,
        "errors": [
            "unsigned_ARSC_3_4_8.v:6:1 [NETLIST] TODO: test that ASR works with signed number"
        ]
    },
    "operators/unsigned_ARSC_3_4_8/no_arch": {
        "test_name": "operators/unsigned_ARSC_3_4_8/no_arch",
        "verilog": "unsigned_ARSC_3_4_8.v",
        "exit": 134,
        "errors": [
            "unsigned_ARSC_3_4_8.v:6:1 [NETLIST] TODO: test that ASR works with signed number"
        ]
    },
    "operators/unsigned_ARSC_3_8_4/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "operators/unsigned_ARSC_3_8_4/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "verilog": "unsigned_ARSC_3_8_4.v",
        "exit": 134,
        "errors": [
            "unsigned_ARSC_3_8_4.v:6:1 [NETLIST] TODO: test that ASR works with signed number"
        ]
    },
    "operators/unsigned_ARSC_3_8_4/k6_N10_40nm": {
        "test_name": "operators/unsigned_ARSC_3_8_4/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "verilog": "unsigned_ARSC_3_8_4.v",
        "exit": 134,
        "errors": [
            "unsigned_ARSC_3_8_4.v:6:1 [NETLIST] TODO: test that ASR works with signed number"
        ]
    },
    "operators/unsigned_ARSC_3_8_4/k6_N10_mem32K_40nm": {
        "test_name": "operators/unsigned_ARSC_3_8_4/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "verilog": "unsigned_ARSC_3_8_4.v",
        "exit": 134,
        "errors": [
            "unsigned_ARSC_3_8_4.v:6:1 [NETLIST] TODO: test that ASR works with signed number"
        ]
    },
    "operators/unsigned_ARSC_3_8_4/no_arch": {
        "test_name": "operators/unsigned_ARSC_3_8_4/no_arch",
        "verilog": "unsigned_ARSC_3_8_4.v",
        "exit": 134,
        "errors": [
            "unsigned_ARSC_3_8_4.v:6:1 [NETLIST] TODO: test that ASR works with signed number"
        ]
    },
    "operators/unsigned_ARSC_3_8_8/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "operators/unsigned_ARSC_3_8_8/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "verilog": "unsigned_ARSC_3_8_8.v",
        "exit": 134,
        "errors": [
            "unsigned_ARSC_3_8_8.v:6:1 [NETLIST] TODO: test that ASR works with signed number"
        ]
    },
    "operators/unsigned_ARSC_3_8_8/k6_N10_40nm": {
        "test_name": "operators/unsigned_ARSC_3_8_8/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "verilog": "unsigned_ARSC_3_8_8.v",
        "exit": 134,
        "errors": [
            "unsigned_ARSC_3_8_8.v:6:1 [NETLIST] TODO: test that ASR works with signed number"
        ]
    },
    "operators/unsigned_ARSC_3_8_8/k6_N10_mem32K_40nm": {
        "test_name": "operators/unsigned_ARSC_3_8_8/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "verilog": "unsigned_ARSC_3_8_8.v",
        "exit": 134,
        "errors": [
            "unsigned_ARSC_3_8_8.v:6:1 [NETLIST] TODO: test that ASR works with signed number"
        ]
    },
    "operators/unsigned_ARSC_3_8_8/no_arch": {
        "test_name": "operators/unsigned_ARSC_3_8_8/no_arch",
        "verilog": "unsigned_ARSC_3_8_8.v",
        "exit": 134,
        "errors": [
            "unsigned_ARSC_3_8_8.v:6:1 [NETLIST] TODO: test that ASR works with signed number"
        ]
    },
    "operators/unsigned_ARSC_65_72_64/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "operators/unsigned_ARSC_65_72_64/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "verilog": "unsigned_ARSC_65_72_64.v",
        "exit": 134,
        "errors": [
            "unsigned_ARSC_65_72_64.v:6:2 [NETLIST] TODO: test that ASR works with signed number"
        ]
    },
    "operators/unsigned_ARSC_65_72_64/k6_N10_40nm": {
        "test_name": "operators/unsigned_ARSC_65_72_64/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "verilog": "unsigned_ARSC_65_72_64.v",
        "exit": 134,
        "errors": [
            "unsigned_ARSC_65_72_64.v:6:2 [NETLIST] TODO: test that ASR works with signed number"
        ]
    },
    "operators/unsigned_ARSC_65_72_64/k6_N10_mem32K_40nm": {
        "test_name": "operators/unsigned_ARSC_65_72_64/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "verilog": "unsigned_ARSC_65_72_64.v",
        "exit": 134,
        "errors": [
            "unsigned_ARSC_65_72_64.v:6:2 [NETLIST] TODO: test that ASR works with signed number"
        ]
    },
    "operators/unsigned_ARSC_65_72_64/no_arch": {
        "test_name": "operators/unsigned_ARSC_65_72_64/no_arch",
        "verilog": "unsigned_ARSC_65_72_64.v",
        "exit": 134,
        "errors": [
            "unsigned_ARSC_65_72_64.v:6:2 [NETLIST] TODO: test that ASR works with signed number"
        ]
    },
    "operators/unsigned_ARSV_2_4_8/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "operators/unsigned_ARSV_2_4_8/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "verilog": "unsigned_ARSV_2_4_8.v",
        "max_rss(MiB)": 55.6,
        "exec_time(ms)": 94,
        "synthesis_time(ms)": 5.7,
        "Pi": 6,
        "Po": 8,
        "logic element": 48,
        "Adder": 0,
        "Multiplier": 0,
        "Memory": 0,
        "generic logic size": 4,
        "Longest Path": 8,
        "Average Path": 3,
        "Estimated LUTs": 48,
        "Total Node": 48
    },
    "operators/unsigned_ARSV_2_4_8/k6_N10_40nm": {
        "test_name": "operators/unsigned_ARSV_2_4_8/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "verilog": "unsigned_ARSV_2_4_8.v",
        "max_rss(MiB)": 38.4,
        "exec_time(ms)": 12.2,
        "synthesis_time(ms)": 5.3,
        "Pi": 6,
        "Po": 8,
        "logic element": 48,
        "generic logic size": 6,
        "Longest Path": 8,
        "Average Path": 3,
        "Estimated LUTs": 48,
        "Total Node": 48
    },
    "operators/unsigned_ARSV_2_4_8/k6_N10_mem32K_40nm": {
        "test_name": "operators/unsigned_ARSV_2_4_8/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "verilog": "unsigned_ARSV_2_4_8.v",
        "max_rss(MiB)": 55,
        "exec_time(ms)": 89.8,
        "synthesis_time(ms)": 6.2,
        "Pi": 6,
        "Po": 8,
        "logic element": 48,
        "Multiplier": 0,
        "Memory": 0,
        "generic logic size": 6,
        "Longest Path": 8,
        "Average Path": 3,
        "Estimated LUTs": 48,
        "Total Node": 48
    },
    "operators/unsigned_ARSV_2_4_8/no_arch": {
        "test_name": "operators/unsigned_ARSV_2_4_8/no_arch",
        "verilog": "unsigned_ARSV_2_4_8.v",
        "max_rss(MiB)": 35.5,
        "exec_time(ms)": 8.1,
        "synthesis_time(ms)": 5.8,
        "Pi": 6,
        "Po": 8,
        "logic element": 48,
        "Longest Path": 8,
        "Average Path": 3,
        "Estimated LUTs": 48,
        "Total Node": 48
    },
    "operators/unsigned_ARSV_2_8_4/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "operators/unsigned_ARSV_2_8_4/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "verilog": "unsigned_ARSV_2_8_4.v",
        "max_rss(MiB)": 55.6,
        "exec_time(ms)": 83.7,
        "synthesis_time(ms)": 5,
        "Pi": 10,
        "Po": 4,
        "logic element": 120,
        "Adder": 0,
        "Multiplier": 0,
        "Memory": 0,
        "generic logic size": 4,
        "Longest Path": 12,
        "Average Path": 4,
        "Estimated LUTs": 120,
        "Total Node": 120
    },
    "operators/unsigned_ARSV_2_8_4/k6_N10_40nm": {
        "test_name": "operators/unsigned_ARSV_2_8_4/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "verilog": "unsigned_ARSV_2_8_4.v",
        "max_rss(MiB)": 38.5,
        "exec_time(ms)": 14.8,
        "synthesis_time(ms)": 5.7,
        "Pi": 10,
        "Po": 4,
        "logic element": 120,
        "generic logic size": 6,
        "Longest Path": 12,
        "Average Path": 4,
        "Estimated LUTs": 120,
        "Total Node": 120
    },
    "operators/unsigned_ARSV_2_8_4/k6_N10_mem32K_40nm": {
        "test_name": "operators/unsigned_ARSV_2_8_4/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "verilog": "unsigned_ARSV_2_8_4.v",
        "max_rss(MiB)": 54.9,
        "exec_time(ms)": 76.8,
        "synthesis_time(ms)": 5.4,
        "Pi": 10,
        "Po": 4,
        "logic element": 120,
        "Multiplier": 0,
        "Memory": 0,
        "generic logic size": 6,
        "Longest Path": 12,
        "Average Path": 4,
        "Estimated LUTs": 120,
        "Total Node": 120
    },
    "operators/unsigned_ARSV_2_8_4/no_arch": {
        "test_name": "operators/unsigned_ARSV_2_8_4/no_arch",
        "verilog": "unsigned_ARSV_2_8_4.v",
        "max_rss(MiB)": 35.7,
        "exec_time(ms)": 6.9,
        "synthesis_time(ms)": 4.7,
        "Pi": 10,
        "Po": 4,
        "logic element": 120,
        "Longest Path": 12,
        "Average Path": 4,
        "Estimated LUTs": 120,
        "Total Node": 120
    },
    "operators/unsigned_ARSV_2_8_8/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "operators/unsigned_ARSV_2_8_8/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "verilog": "unsigned_ARSV_2_8_8.v",
        "max_rss(MiB)": 55.7,
        "exec_time(ms)": 96.6,
        "synthesis_time(ms)": 5.8,
        "Pi": 10,
        "Po": 8,
        "logic element": 192,
        "Adder": 0,
        "Multiplier": 0,
        "Memory": 0,
        "generic logic size": 4,
        "Longest Path": 12,
        "Average Path": 4,
        "Estimated LUTs": 192,
        "Total Node": 192
    },
    "operators/unsigned_ARSV_2_8_8/k6_N10_40nm": {
        "test_name": "operators/unsigned_ARSV_2_8_8/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "verilog": "unsigned_ARSV_2_8_8.v",
        "max_rss(MiB)": 38.5,
        "exec_time(ms)": 15.6,
        "synthesis_time(ms)": 5.7,
        "Pi": 10,
        "Po": 8,
        "logic element": 192,
        "generic logic size": 6,
        "Longest Path": 12,
        "Average Path": 4,
        "Estimated LUTs": 192,
        "Total Node": 192
    },
    "operators/unsigned_ARSV_2_8_8/k6_N10_mem32K_40nm": {
        "test_name": "operators/unsigned_ARSV_2_8_8/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "verilog": "unsigned_ARSV_2_8_8.v",
        "max_rss(MiB)": 54.8,
        "exec_time(ms)": 92.5,
        "synthesis_time(ms)": 5.8,
        "Pi": 10,
        "Po": 8,
        "logic element": 192,
        "Multiplier": 0,
        "Memory": 0,
        "generic logic size": 6,
        "Longest Path": 12,
        "Average Path": 4,
        "Estimated LUTs": 192,
        "Total Node": 192
    },
    "operators/unsigned_ARSV_2_8_8/no_arch": {
        "test_name": "operators/unsigned_ARSV_2_8_8/no_arch",
        "verilog": "unsigned_ARSV_2_8_8.v",
        "max_rss(MiB)": 35.8,
        "exec_time(ms)": 8.3,
        "synthesis_time(ms)": 6,
        "Pi": 10,
        "Po": 8,
        "logic element": 192,
        "Longest Path": 12,
        "Average Path": 4,
        "Estimated LUTs": 192,
        "Total Node": 192
    },
    "operators/unsigned_ARSV_32_32_64/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "operators/unsigned_ARSV_32_32_64/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "verilog": "unsigned_ARSV_32_32_64.v",
        "max_rss(MiB)": 241.6,
        "exec_time(ms)": 377.6,
        "synthesis_time(ms)": 287.4,
        "Pi": 38,
        "Po": 64,
        "logic element": 3072,
        "Adder": 0,
        "Multiplier": 0,
        "Memory": 0,
        "generic logic size": 4,
        "Longest Path": 36,
        "Average Path": 3,
        "Estimated LUTs": 3072,
        "Total Node": 3072
    },
    "operators/unsigned_ARSV_32_32_64/k6_N10_40nm": {
        "test_name": "operators/unsigned_ARSV_32_32_64/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "verilog": "unsigned_ARSV_32_32_64.v",
        "max_rss(MiB)": 224.6,
        "exec_time(ms)": 291.4,
        "synthesis_time(ms)": 282.2,
        "Pi": 38,
        "Po": 64,
        "logic element": 3072,
        "generic logic size": 6,
        "Longest Path": 36,
        "Average Path": 3,
        "Estimated LUTs": 3072,
        "Total Node": 3072
    },
    "operators/unsigned_ARSV_32_32_64/k6_N10_mem32K_40nm": {
        "test_name": "operators/unsigned_ARSV_32_32_64/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "verilog": "unsigned_ARSV_32_32_64.v",
        "max_rss(MiB)": 241,
        "exec_time(ms)": 359.7,
        "synthesis_time(ms)": 284.1,
        "Pi": 38,
        "Po": 64,
        "logic element": 3072,
        "Multiplier": 0,
        "Memory": 0,
        "generic logic size": 6,
        "Longest Path": 36,
        "Average Path": 3,
        "Estimated LUTs": 3072,
        "Total Node": 3072
    },
    "operators/unsigned_ARSV_32_32_64/no_arch": {
        "test_name": "operators/unsigned_ARSV_32_32_64/no_arch",
        "verilog": "unsigned_ARSV_32_32_64.v",
        "max_rss(MiB)": 221.5,
        "exec_time(ms)": 287.9,
        "synthesis_time(ms)": 285.6,
        "Pi": 38,
        "Po": 64,
        "logic element": 3072,
        "Longest Path": 36,
        "Average Path": 3,
        "Estimated LUTs": 3072,
        "Total Node": 3072
    },
    "operators/unsigned_ARSV_32_64_32/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "operators/unsigned_ARSV_32_64_32/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "verilog": "unsigned_ARSV_32_64_32.v",
        "warnings": [
            "unsigned_ARSV_32_64_32.v:7:1 [NETLIST] requesting a shift left that will overflow the maximum size of 63 [63]"
        ],
        "max_rss(MiB)": 237.6,
        "exec_time(ms)": 343.6,
        "synthesis_time(ms)": 251.3,
        "Pi": 70,
        "Po": 32,
        "logic element": 6624,
        "Adder": 0,
        "Multiplier": 0,
        "Memory": 0,
        "generic logic size": 4,
        "Longest Path": 68,
        "Average Path": 5,
        "Estimated LUTs": 6624,
        "Total Node": 6624
    },
    "operators/unsigned_ARSV_32_64_32/k6_N10_40nm": {
        "test_name": "operators/unsigned_ARSV_32_64_32/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "verilog": "unsigned_ARSV_32_64_32.v",
        "warnings": [
            "unsigned_ARSV_32_64_32.v:7:1 [NETLIST] requesting a shift left that will overflow the maximum size of 63 [63]"
        ],
        "max_rss(MiB)": 220.6,
        "exec_time(ms)": 265.8,
        "synthesis_time(ms)": 256.5,
        "Pi": 70,
        "Po": 32,
        "logic element": 6624,
        "generic logic size": 6,
        "Longest Path": 68,
        "Average Path": 5,
        "Estimated LUTs": 6624,
        "Total Node": 6624
    },
    "operators/unsigned_ARSV_32_64_32/k6_N10_mem32K_40nm": {
        "test_name": "operators/unsigned_ARSV_32_64_32/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "verilog": "unsigned_ARSV_32_64_32.v",
        "warnings": [
            "unsigned_ARSV_32_64_32.v:7:1 [NETLIST] requesting a shift left that will overflow the maximum size of 63 [63]"
        ],
        "max_rss(MiB)": 236.7,
        "exec_time(ms)": 327,
        "synthesis_time(ms)": 238.8,
        "Pi": 70,
        "Po": 32,
        "logic element": 6624,
        "Multiplier": 0,
        "Memory": 0,
        "generic logic size": 6,
        "Longest Path": 68,
        "Average Path": 5,
        "Estimated LUTs": 6624,
        "Total Node": 6624
    },
    "operators/unsigned_ARSV_32_64_32/no_arch": {
        "test_name": "operators/unsigned_ARSV_32_64_32/no_arch",
        "verilog": "unsigned_ARSV_32_64_32.v",
        "warnings": [
            "unsigned_ARSV_32_64_32.v:7:1 [NETLIST] requesting a shift left that will overflow the maximum size of 63 [63]"
        ],
        "max_rss(MiB)": 217.8,
        "exec_time(ms)": 247.3,
        "synthesis_time(ms)": 245.6,
        "Pi": 70,
        "Po": 32,
        "logic element": 6624,
        "Longest Path": 68,
        "Average Path": 5,
        "Estimated LUTs": 6624,
        "Total Node": 6624
    },
    "operators/unsigned_ARSV_32_64_64/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "operators/unsigned_ARSV_32_64_64/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "verilog": "unsigned_ARSV_32_64_64.v",
        "warnings": [
            "unsigned_ARSV_32_64_64.v:7:1 [NETLIST] requesting a shift left that will overflow the maximum size of 63 [63]"
        ],
        "max_rss(MiB)": 238.4,
        "exec_time(ms)": 364.9,
        "synthesis_time(ms)": 271.7,
        "Pi": 70,
        "Po": 64,
        "logic element": 12288,
        "Adder": 0,
        "Multiplier": 0,
        "Memory": 0,
        "generic logic size": 4,
        "Longest Path": 68,
        "Average Path": 5,
        "Estimated LUTs": 12288,
        "Total Node": 12288
    },
    "operators/unsigned_ARSV_32_64_64/k6_N10_40nm": {
        "test_name": "operators/unsigned_ARSV_32_64_64/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "verilog": "unsigned_ARSV_32_64_64.v",
        "warnings": [
            "unsigned_ARSV_32_64_64.v:7:1 [NETLIST] requesting a shift left that will overflow the maximum size of 63 [63]"
        ],
        "max_rss(MiB)": 221.3,
        "exec_time(ms)": 291.4,
        "synthesis_time(ms)": 281.5,
        "Pi": 70,
        "Po": 64,
        "logic element": 12288,
        "generic logic size": 6,
        "Longest Path": 68,
        "Average Path": 5,
        "Estimated LUTs": 12288,
        "Total Node": 12288
    },
    "operators/unsigned_ARSV_32_64_64/k6_N10_mem32K_40nm": {
        "test_name": "operators/unsigned_ARSV_32_64_64/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "verilog": "unsigned_ARSV_32_64_64.v",
        "warnings": [
            "unsigned_ARSV_32_64_64.v:7:1 [NETLIST] requesting a shift left that will overflow the maximum size of 63 [63]"
        ],
        "max_rss(MiB)": 237.5,
        "exec_time(ms)": 356.6,
        "synthesis_time(ms)": 263,
        "Pi": 70,
        "Po": 64,
        "logic element": 12288,
        "Multiplier": 0,
        "Memory": 0,
        "generic logic size": 6,
        "Longest Path": 68,
        "Average Path": 5,
        "Estimated LUTs": 12288,
        "Total Node": 12288
    },
    "operators/unsigned_ARSV_32_64_64/no_arch": {
        "test_name": "operators/unsigned_ARSV_32_64_64/no_arch",
        "verilog": "unsigned_ARSV_32_64_64.v",
        "warnings": [
            "unsigned_ARSV_32_64_64.v:7:1 [NETLIST] requesting a shift left that will overflow the maximum size of 63 [63]"
        ],
        "max_rss(MiB)": 218.8,
        "exec_time(ms)": 270.3,
        "synthesis_time(ms)": 267.4,
        "Pi": 70,
        "Po": 64,
        "logic element": 12288,
        "Longest Path": 68,
        "Average Path": 5,
        "Estimated LUTs": 12288,
        "Total Node": 12288
    },
    "operators/unsigned_ARSV_3_4_8/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "operators/unsigned_ARSV_3_4_8/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "verilog": "unsigned_ARSV_3_4_8.v",
        "max_rss(MiB)": 55.7,
        "exec_time(ms)": 86.5,
        "synthesis_time(ms)": 5.2,
        "Pi": 6,
        "Po": 8,
        "logic element": 48,
        "Adder": 0,
        "Multiplier": 0,
        "Memory": 0,
        "generic logic size": 4,
        "Longest Path": 8,
        "Average Path": 3,
        "Estimated LUTs": 48,
        "Total Node": 48
    },
    "operators/unsigned_ARSV_3_4_8/k6_N10_40nm": {
        "test_name": "operators/unsigned_ARSV_3_4_8/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "verilog": "unsigned_ARSV_3_4_8.v",
        "max_rss(MiB)": 38.5,
        "exec_time(ms)": 10.6,
        "synthesis_time(ms)": 4,
        "Pi": 6,
        "Po": 8,
        "logic element": 48,
        "generic logic size": 6,
        "Longest Path": 8,
        "Average Path": 3,
        "Estimated LUTs": 48,
        "Total Node": 48
    },
    "operators/unsigned_ARSV_3_4_8/k6_N10_mem32K_40nm": {
        "test_name": "operators/unsigned_ARSV_3_4_8/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "verilog": "unsigned_ARSV_3_4_8.v",
        "max_rss(MiB)": 54.9,
        "exec_time(ms)": 90,
        "synthesis_time(ms)": 6,
        "Pi": 6,
        "Po": 8,
        "logic element": 48,
        "Multiplier": 0,
        "Memory": 0,
        "generic logic size": 6,
        "Longest Path": 8,
        "Average Path": 3,
        "Estimated LUTs": 48,
        "Total Node": 48
    },
    "operators/unsigned_ARSV_3_4_8/no_arch": {
        "test_name": "operators/unsigned_ARSV_3_4_8/no_arch",
        "verilog": "unsigned_ARSV_3_4_8.v",
        "max_rss(MiB)": 35.7,
        "exec_time(ms)": 8.6,
        "synthesis_time(ms)": 6.6,
        "Pi": 6,
        "Po": 8,
        "logic element": 48,
        "Longest Path": 8,
        "Average Path": 3,
        "Estimated LUTs": 48,
        "Total Node": 48
    },
    "operators/unsigned_ARSV_3_8_4/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "operators/unsigned_ARSV_3_8_4/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "verilog": "unsigned_ARSV_3_8_4.v",
        "max_rss(MiB)": 55.5,
        "exec_time(ms)": 68.6,
        "synthesis_time(ms)": 4,
        "Pi": 10,
        "Po": 4,
        "logic element": 120,
        "Adder": 0,
        "Multiplier": 0,
        "Memory": 0,
        "generic logic size": 4,
        "Longest Path": 12,
        "Average Path": 4,
        "Estimated LUTs": 120,
        "Total Node": 120
    },
    "operators/unsigned_ARSV_3_8_4/k6_N10_40nm": {
        "test_name": "operators/unsigned_ARSV_3_8_4/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "verilog": "unsigned_ARSV_3_8_4.v",
        "max_rss(MiB)": 38.4,
        "exec_time(ms)": 14.1,
        "synthesis_time(ms)": 5,
        "Pi": 10,
        "Po": 4,
        "logic element": 120,
        "generic logic size": 6,
        "Longest Path": 12,
        "Average Path": 4,
        "Estimated LUTs": 120,
        "Total Node": 120
    },
    "operators/unsigned_ARSV_3_8_4/k6_N10_mem32K_40nm": {
        "test_name": "operators/unsigned_ARSV_3_8_4/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "verilog": "unsigned_ARSV_3_8_4.v",
        "max_rss(MiB)": 54.9,
        "exec_time(ms)": 92.9,
        "synthesis_time(ms)": 5.4,
        "Pi": 10,
        "Po": 4,
        "logic element": 120,
        "Multiplier": 0,
        "Memory": 0,
        "generic logic size": 6,
        "Longest Path": 12,
        "Average Path": 4,
        "Estimated LUTs": 120,
        "Total Node": 120
    },
    "operators/unsigned_ARSV_3_8_4/no_arch": {
        "test_name": "operators/unsigned_ARSV_3_8_4/no_arch",
        "verilog": "unsigned_ARSV_3_8_4.v",
        "max_rss(MiB)": 35.7,
        "exec_time(ms)": 7.9,
        "synthesis_time(ms)": 6,
        "Pi": 10,
        "Po": 4,
        "logic element": 120,
        "Longest Path": 12,
        "Average Path": 4,
        "Estimated LUTs": 120,
        "Total Node": 120
    },
    "operators/unsigned_ARSV_3_8_8/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "operators/unsigned_ARSV_3_8_8/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "verilog": "unsigned_ARSV_3_8_8.v",
        "max_rss(MiB)": 55.6,
        "exec_time(ms)": 96.9,
        "synthesis_time(ms)": 5.9,
        "Pi": 10,
        "Po": 8,
        "logic element": 192,
        "Adder": 0,
        "Multiplier": 0,
        "Memory": 0,
        "generic logic size": 4,
        "Longest Path": 12,
        "Average Path": 4,
        "Estimated LUTs": 192,
        "Total Node": 192
    },
    "operators/unsigned_ARSV_3_8_8/k6_N10_40nm": {
        "test_name": "operators/unsigned_ARSV_3_8_8/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "verilog": "unsigned_ARSV_3_8_8.v",
        "max_rss(MiB)": 38.7,
        "exec_time(ms)": 15.3,
        "synthesis_time(ms)": 5.7,
        "Pi": 10,
        "Po": 8,
        "logic element": 192,
        "generic logic size": 6,
        "Longest Path": 12,
        "Average Path": 4,
        "Estimated LUTs": 192,
        "Total Node": 192
    },
    "operators/unsigned_ARSV_3_8_8/k6_N10_mem32K_40nm": {
        "test_name": "operators/unsigned_ARSV_3_8_8/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "verilog": "unsigned_ARSV_3_8_8.v",
        "max_rss(MiB)": 54.8,
        "exec_time(ms)": 77.9,
        "synthesis_time(ms)": 5.7,
        "Pi": 10,
        "Po": 8,
        "logic element": 192,
        "Multiplier": 0,
        "Memory": 0,
        "generic logic size": 6,
        "Longest Path": 12,
        "Average Path": 4,
        "Estimated LUTs": 192,
        "Total Node": 192
    },
    "operators/unsigned_ARSV_3_8_8/no_arch": {
        "test_name": "operators/unsigned_ARSV_3_8_8/no_arch",
        "verilog": "unsigned_ARSV_3_8_8.v",
        "max_rss(MiB)": 35.7,
        "exec_time(ms)": 7.3,
        "synthesis_time(ms)": 5.5,
        "Pi": 10,
        "Po": 8,
        "logic element": 192,
        "Longest Path": 12,
        "Average Path": 4,
        "Estimated LUTs": 192,
        "Total Node": 192
    },
    "operators/unsigned_ARSV_65_72_64/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "operators/unsigned_ARSV_65_72_64/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "verilog": "unsigned_ARSV_65_72_64.v",
        "warnings": [
            "unsigned_ARSV_65_72_64.v:7:1 [NETLIST] requesting a shift left that will overflow the maximum size of 63 [63]",
            "unsigned_ARSV_65_72_64.v:7:1 [NETLIST] requesting a shift left that will overflow the maximum size of 64 [63]",
            "unsigned_ARSV_65_72_64.v:7:1 [NETLIST] requesting a shift left that will overflow the maximum size of 65 [63]",
            "unsigned_ARSV_65_72_64.v:7:1 [NETLIST] requesting a shift left that will overflow the maximum size of 66 [63]",
            "unsigned_ARSV_65_72_64.v:7:1 [NETLIST] requesting a shift left that will overflow the maximum size of 67 [63]",
            "unsigned_ARSV_65_72_64.v:7:1 [NETLIST] requesting a shift left that will overflow the maximum size of 68 [63]",
            "unsigned_ARSV_65_72_64.v:7:1 [NETLIST] requesting a shift left that will overflow the maximum size of 69 [63]",
            "unsigned_ARSV_65_72_64.v:7:1 [NETLIST] requesting a shift left that will overflow the maximum size of 70 [63]",
            "unsigned_ARSV_65_72_64.v:7:1 [NETLIST] requesting a shift left that will overflow the maximum size of 71 [63]"
        ],
        "max_rss(MiB)": 319,
        "exec_time(ms)": 318.9,
        "synthesis_time(ms)": 233.5,
        "Pi": 81,
        "Po": 64,
        "logic element": 15504,
        "Adder": 0,
        "Multiplier": 0,
        "Memory": 0,
        "generic logic size": 4,
        "Longest Path": 76,
        "Average Path": 4,
        "Estimated LUTs": 15504,
        "Total Node": 15504
    },
    "operators/unsigned_ARSV_65_72_64/k6_N10_40nm": {
        "test_name": "operators/unsigned_ARSV_65_72_64/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "verilog": "unsigned_ARSV_65_72_64.v",
        "warnings": [
            "unsigned_ARSV_65_72_64.v:7:1 [NETLIST] requesting a shift left that will overflow the maximum size of 63 [63]",
            "unsigned_ARSV_65_72_64.v:7:1 [NETLIST] requesting a shift left that will overflow the maximum size of 64 [63]",
            "unsigned_ARSV_65_72_64.v:7:1 [NETLIST] requesting a shift left that will overflow the maximum size of 65 [63]",
            "unsigned_ARSV_65_72_64.v:7:1 [NETLIST] requesting a shift left that will overflow the maximum size of 66 [63]",
            "unsigned_ARSV_65_72_64.v:7:1 [NETLIST] requesting a shift left that will overflow the maximum size of 67 [63]",
            "unsigned_ARSV_65_72_64.v:7:1 [NETLIST] requesting a shift left that will overflow the maximum size of 68 [63]",
            "unsigned_ARSV_65_72_64.v:7:1 [NETLIST] requesting a shift left that will overflow the maximum size of 69 [63]",
            "unsigned_ARSV_65_72_64.v:7:1 [NETLIST] requesting a shift left that will overflow the maximum size of 70 [63]",
            "unsigned_ARSV_65_72_64.v:7:1 [NETLIST] requesting a shift left that will overflow the maximum size of 71 [63]"
        ],
        "max_rss(MiB)": 302.1,
        "exec_time(ms)": 232.6,
        "synthesis_time(ms)": 223.3,
        "Pi": 81,
        "Po": 64,
        "logic element": 15504,
        "generic logic size": 6,
        "Longest Path": 76,
        "Average Path": 4,
        "Estimated LUTs": 15504,
        "Total Node": 15504
    },
    "operators/unsigned_ARSV_65_72_64/k6_N10_mem32K_40nm": {
        "test_name": "operators/unsigned_ARSV_65_72_64/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "verilog": "unsigned_ARSV_65_72_64.v",
        "warnings": [
            "unsigned_ARSV_65_72_64.v:7:1 [NETLIST] requesting a shift left that will overflow the maximum size of 63 [63]",
            "unsigned_ARSV_65_72_64.v:7:1 [NETLIST] requesting a shift left that will overflow the maximum size of 64 [63]",
            "unsigned_ARSV_65_72_64.v:7:1 [NETLIST] requesting a shift left that will overflow the maximum size of 65 [63]",
            "unsigned_ARSV_65_72_64.v:7:1 [NETLIST] requesting a shift left that will overflow the maximum size of 66 [63]",
            "unsigned_ARSV_65_72_64.v:7:1 [NETLIST] requesting a shift left that will overflow the maximum size of 67 [63]",
            "unsigned_ARSV_65_72_64.v:7:1 [NETLIST] requesting a shift left that will overflow the maximum size of 68 [63]",
            "unsigned_ARSV_65_72_64.v:7:1 [NETLIST] requesting a shift left that will overflow the maximum size of 69 [63]",
            "unsigned_ARSV_65_72_64.v:7:1 [NETLIST] requesting a shift left that will overflow the maximum size of 70 [63]",
            "unsigned_ARSV_65_72_64.v:7:1 [NETLIST] requesting a shift left that will overflow the maximum size of 71 [63]"
        ],
        "max_rss(MiB)": 318.2,
        "exec_time(ms)": 288.9,
        "synthesis_time(ms)": 208.6,
        "Pi": 81,
        "Po": 64,
        "logic element": 15504,
        "Multiplier": 0,
        "Memory": 0,
        "generic logic size": 6,
        "Longest Path": 76,
        "Average Path": 4,
        "Estimated LUTs": 15504,
        "Total Node": 15504
    },
    "operators/unsigned_ARSV_65_72_64/no_arch": {
        "test_name": "operators/unsigned_ARSV_65_72_64/no_arch",
        "verilog": "unsigned_ARSV_65_72_64.v",
        "warnings": [
            "unsigned_ARSV_65_72_64.v:7:1 [NETLIST] requesting a shift left that will overflow the maximum size of 63 [63]",
            "unsigned_ARSV_65_72_64.v:7:1 [NETLIST] requesting a shift left that will overflow the maximum size of 64 [63]",
            "unsigned_ARSV_65_72_64.v:7:1 [NETLIST] requesting a shift left that will overflow the maximum size of 65 [63]",
            "unsigned_ARSV_65_72_64.v:7:1 [NETLIST] requesting a shift left that will overflow the maximum size of 66 [63]",
            "unsigned_ARSV_65_72_64.v:7:1 [NETLIST] requesting a shift left that will overflow the maximum size of 67 [63]",
            "unsigned_ARSV_65_72_64.v:7:1 [NETLIST] requesting a shift left that will overflow the maximum size of 68 [63]",
            "unsigned_ARSV_65_72_64.v:7:1 [NETLIST] requesting a shift left that will overflow the maximum size of 69 [63]",
            "unsigned_ARSV_65_72_64.v:7:1 [NETLIST] requesting a shift left that will overflow the maximum size of 70 [63]",
            "unsigned_ARSV_65_72_64.v:7:1 [NETLIST] requesting a shift left that will overflow the maximum size of 71 [63]"
        ],
        "max_rss(MiB)": 299.1,
        "exec_time(ms)": 249,
        "synthesis_time(ms)": 246.7,
        "Pi": 81,
        "Po": 64,
        "logic element": 15504,
        "Longest Path": 76,
        "Average Path": 4,
        "Estimated LUTs": 15504,
        "Total Node": 15504
    },
    "DEFAULT": {
        "test_name": "n/a",
        "architecture": "n/a",
        "verilog": "n/a",
        "exit": 0,
        "leaks": 0,
        "errors": [],
        "warnings": [],
        "expectation": [],
        "max_rss(MiB)": -1,
        "exec_time(ms)": -1,
        "synthesis_time(ms)": -1,
        "Latch Drivers": 0,
        "Pi": 0,
        "Po": 0,
        "logic element": 0,
        "latch": 0,
        "Adder": -1,
        "Multiplier": -1,
        "Memory": -1,
        "Hard Ip": -1,
        "generic logic size": -1,
        "Longest Path": 0,
        "Average Path": 0,
        "Estimated LUTs": 0,
        "Total Node": 0
    }
}
