
---------- Begin Simulation Statistics ----------
final_tick                                 7968591000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                  35127                       # Simulator instruction rate (inst/s)
host_mem_usage                                 914932                       # Number of bytes of host memory used
host_op_rate                                    42028                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   284.68                       # Real time elapsed on the host
host_tick_rate                               27991424                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    10000001                       # Number of instructions simulated
sim_ops                                      11964616                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.007969                       # Number of seconds simulated
sim_ticks                                  7968591000                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             95.392822                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                 1429284                       # Number of BTB hits
system.cpu.branchPred.BTBLookups              1498314                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect               1146                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect            118174                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted           2177247                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits             103416                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups          133606                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses            30190                       # Number of indirect misses.
system.cpu.branchPred.lookups                 3043726                       # Number of BP lookups
system.cpu.branchPred.usedRAS                  330440                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted        10450                       # Number of mispredicted indirect branches.
system.cpu.cc_regfile_reads                   3226146                       # number of cc regfile reads
system.cpu.cc_regfile_writes                  3277294                       # number of cc regfile writes
system.cpu.commit.amos                              0                       # Number of atomic instructions committed
system.cpu.commit.branchMispredicts             96563                       # The number of times a branch was mispredicted
system.cpu.commit.branches                    2395517                       # Number of branches committed
system.cpu.commit.bw_lim_events                425649                       # number cycles where commit BW limit reached
system.cpu.commit.commitNonSpecStalls             575                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.commitSquashedInsts         1688233                       # The number of squashed insts skipped by commit
system.cpu.commit.committedInsts             10020916                       # Number of instructions committed
system.cpu.commit.committedOps               11985531                       # Number of ops (including micro ops) committed
system.cpu.commit.committed_per_cycle::samples     13771390                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     0.870321                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     1.854035                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0      9726062     70.63%     70.63% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1      1590997     11.55%     82.18% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2       757675      5.50%     87.68% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3       476638      3.46%     91.14% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4       351798      2.55%     93.70% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::5       148197      1.08%     94.77% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::6       164717      1.20%     95.97% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::7       129657      0.94%     96.91% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::8       425649      3.09%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total     13771390                       # Number of insts commited each cycle
system.cpu.commit.fp_insts                          0                       # Number of committed floating point instructions.
system.cpu.commit.function_calls               279796                       # Number of function calls committed.
system.cpu.commit.int_insts                  10982358                       # Number of committed integer instructions.
system.cpu.commit.loads                       2585308                       # Number of loads committed
system.cpu.commit.membars                         562                       # Number of memory barriers committed
system.cpu.commit.op_class_0::No_OpClass            6      0.00%      0.00% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu          7768284     64.81%     64.81% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult          109923      0.92%     65.73% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv             9901      0.08%     65.81% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd              0      0.00%     65.81% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp              1      0.00%     65.81% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt             74      0.00%     65.81% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult            37      0.00%     65.81% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMultAcc            0      0.00%     65.81% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv              0      0.00%     65.81% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMisc            38      0.00%     65.81% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             2      0.00%     65.81% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd              25      0.00%     65.82% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     65.82% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu              24      0.00%     65.82% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp              24      0.00%     65.82% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt               0      0.00%     65.82% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc             86      0.00%     65.82% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     65.82% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     65.82% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift             0      0.00%     65.82% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     65.82% # Class of committed instruction
system.cpu.commit.op_class_0::SimdDiv               0      0.00%     65.82% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     65.82% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd            0      0.00%     65.82% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     65.82% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     65.82% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt            0      0.00%     65.82% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            0      0.00%     65.82% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            0      0.00%     65.82% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult            0      0.00%     65.82% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     65.82% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     65.82% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAdd            0      0.00%     65.82% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAlu            0      0.00%     65.82% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceCmp            0      0.00%     65.82% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     65.82% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     65.82% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAes               0      0.00%     65.82% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAesMix            0      0.00%     65.82% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash            0      0.00%     65.82% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash2            0      0.00%     65.82% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash            0      0.00%     65.82% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash2            0      0.00%     65.82% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma2            0      0.00%     65.82% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma3            0      0.00%     65.82% # Class of committed instruction
system.cpu.commit.op_class_0::SimdPredAlu            0      0.00%     65.82% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead         2585308     21.57%     87.39% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite        1511798     12.61%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total          11985531                       # Class of committed instruction
system.cpu.commit.refs                        4097106                       # Number of memory references committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.vec_insts                      1907                       # Number of committed Vector instructions.
system.cpu.committedInsts                    10000001                       # Number of Instructions Simulated
system.cpu.committedOps                      11964616                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               1.593750                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         1.593750                       # CPI: Total CPI of All Threads
system.cpu.decode.BlockedCycles                994897                       # Number of cycles decode is blocked
system.cpu.decode.BranchMispred                 21850                       # Number of times decode detected a branch misprediction
system.cpu.decode.BranchResolved              1391630                       # Number of times decode resolved a branch
system.cpu.decode.DecodedInsts               14250272                       # Number of instructions handled by decode
system.cpu.decode.IdleCycles                 10032815                       # Number of cycles decode is idle
system.cpu.decode.RunCycles                   2810572                       # Number of cycles decode is running
system.cpu.decode.SquashCycles                  97381                       # Number of cycles decode is squashing
system.cpu.decode.SquashedInsts                 62744                       # Number of squashed instructions handled by decode
system.cpu.decode.UnblockCycles                105281                       # Number of cycles decode is unblocking
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.fetch.Branches                     3043726                       # Number of branches that fetch encountered
system.cpu.fetch.CacheLines                   1897901                       # Number of cache lines fetched
system.cpu.fetch.Cycles                       3596490                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.IcacheSquashes                 70476                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.IcacheWaitRetryStallCycles          557                       # Number of stall cycles due to full MSHR
system.cpu.fetch.Insts                       12483947                       # Number of instructions fetch has processed
system.cpu.fetch.MiscStallCycles                  310                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu.fetch.PendingTrapStallCycles           387                       # Number of stall cycles due to pending traps
system.cpu.fetch.SquashCycles                  238090                       # Number of cycles fetch has spent squashing
system.cpu.fetch.branchRate                  0.190979                       # Number of branch fetches per cycle
system.cpu.fetch.icacheStallCycles           10324157                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.predictedBranches            1863140                       # Number of branches that fetch has predicted taken
system.cpu.fetch.rate                        0.783306                       # Number of inst fetches per cycle
system.cpu.fetch.rateDist::samples           14040946                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              1.052333                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             2.306674                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                 10947268     77.97%     77.97% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                   393738      2.80%     80.77% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                   376707      2.68%     83.45% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                   409253      2.91%     86.37% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::4                   274557      1.96%     88.32% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::5                   327243      2.33%     90.65% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::6                   292791      2.09%     92.74% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::7                   245459      1.75%     94.49% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::8                   773930      5.51%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                8                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total             14040946                       # Number of instructions fetched each cycle (Total)
system.cpu.icache.prefetcher.num_hwpf_issued       968609                       # number of hwpf issued
system.cpu.icache.prefetcher.pfBufferHit        23367                       # number of redundant prefetches already in prefetch queue
system.cpu.icache.prefetcher.pfIdentified      1025140                       # number of prefetch candidates identified
system.cpu.icache.prefetcher.pfInCache              0                       # number of redundant prefetches already in cache/mshr dropped
system.cpu.icache.prefetcher.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size
system.cpu.icache.prefetcher.pfSpanPage       1557265                       # number of prefetches that crossed the page
system.cpu.idleCycles                         1896558                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.iew.branchMispredicts               127027                       # Number of branch mispredicts detected at execute
system.cpu.iew.exec_branches                  2573355                       # Number of branches executed
system.cpu.iew.exec_nop                         24895                       # number of nop insts executed
system.cpu.iew.exec_rate                     0.821650                       # Inst execution rate
system.cpu.iew.exec_refs                      4587986                       # number of memory reference insts executed
system.cpu.iew.exec_stores                    1573615                       # Number of stores executed
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.iewBlockCycles                  212057                       # Number of cycles IEW is blocking
system.cpu.iew.iewDispLoadInsts               3034110                       # Number of dispatched load instructions
system.cpu.iew.iewDispNonSpecInsts                650                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewDispSquashedInsts             18458                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispStoreInsts              1624940                       # Number of dispatched store instructions
system.cpu.iew.iewDispatchedInsts            13675969                       # Number of instructions dispatched to IQ
system.cpu.iew.iewExecLoadInsts               3014371                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts            125845                       # Number of squashed instructions skipped in execute
system.cpu.iew.iewExecutedInsts              13095057                       # Number of executed instructions
system.cpu.iew.iewIQFullEvents                   3699                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewLSQFullEvents                 67505                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.iewSquashCycles                  97381                       # Number of cycles IEW is squashing
system.cpu.iew.iewUnblockCycles                 71964                       # Number of cycles IEW is unblocking
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.cacheBlocked          1010                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.lsq.thread0.forwLoads            44445                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.ignoredResponses          647                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.memOrderViolation          714                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.rescheduledLoads       124982                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.squashedLoads       448799                       # Number of loads squashed
system.cpu.iew.lsq.thread0.squashedStores       113142                       # Number of stores squashed
system.cpu.iew.memOrderViolationEvents            714                       # Number of memory order violations
system.cpu.iew.predictedNotTakenIncorrect        71799                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.predictedTakenIncorrect          55228                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.wb_consumers                  12115071                       # num instructions consuming a value
system.cpu.iew.wb_count                      12837702                       # cumulative count of insts written-back
system.cpu.iew.wb_fanout                     0.554297                       # average fanout of values written-back
system.cpu.iew.wb_producers                   6715351                       # num instructions producing a value
system.cpu.iew.wb_rate                       0.805503                       # insts written-back per cycle
system.cpu.iew.wb_sent                       12885242                       # cumulative count of insts sent to commit
system.cpu.int_regfile_reads                 15809298                       # number of integer regfile reads
system.cpu.int_regfile_writes                 9420647                       # number of integer regfile writes
system.cpu.ipc                               0.627451                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         0.627451                       # IPC: Total IPC of All Threads
system.cpu.iq.FU_type_0::No_OpClass               195      0.00%      0.00% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu               8450314     63.92%     63.92% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult               110676      0.84%     64.75% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                 10066      0.08%     64.83% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd                   0      0.00%     64.83% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   1      0.00%     64.83% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                 271      0.00%     64.83% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                186      0.00%     64.83% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     64.83% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     64.83% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                234      0.00%     64.84% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  2      0.00%     64.84% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                   31      0.00%     64.84% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     64.84% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                   28      0.00%     64.84% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                   28      0.00%     64.84% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                    0      0.00%     64.84% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                  99      0.00%     64.84% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     64.84% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     64.84% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                  0      0.00%     64.84% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     64.84% # Type of FU issued
system.cpu.iq.FU_type_0::SimdDiv                    0      0.00%     64.84% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     64.84% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     64.84% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     64.84% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     64.84% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     64.84% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     64.84% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     64.84% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     64.84% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     64.84% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     64.84% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAdd              0      0.00%     64.84% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAlu              0      0.00%     64.84% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceCmp              0      0.00%     64.84% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     64.84% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     64.84% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     64.84% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     64.84% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     64.84% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     64.84% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     64.84% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     64.84% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     64.84% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     64.84% # Type of FU issued
system.cpu.iq.FU_type_0::SimdPredAlu                0      0.00%     64.84% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead              3064233     23.18%     88.01% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite             1584541     11.99%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite              0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total               13220905                       # Type of FU issued
system.cpu.iq.fp_alu_accesses                       0                       # Number of floating point alu accesses
system.cpu.iq.fp_inst_queue_reads                   0                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_writes                  0                       # Number of floating instruction queue writes
system.cpu.iq.fu_busy_cnt                      133746                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.010116                       # FU busy rate (busy events/executed inst)
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                   41327     30.90%     30.90% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                     20      0.01%     30.91% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0      0.00%     30.91% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0      0.00%     30.91% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%     30.91% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0      0.00%     30.91% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0      0.00%     30.91% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0      0.00%     30.91% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%     30.91% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0      0.00%     30.91% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%     30.91% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0      0.00%     30.91% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%     30.91% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                      1      0.00%     30.92% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      2      0.00%     30.92% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      0      0.00%     30.92% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     0      0.00%     30.92% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%     30.92% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%     30.92% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0      0.00%     30.92% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%     30.92% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdDiv                      0      0.00%     30.92% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%     30.92% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0      0.00%     30.92% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%     30.92% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%     30.92% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%     30.92% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%     30.92% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%     30.92% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0      0.00%     30.92% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%     30.92% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%     30.92% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAdd                0      0.00%     30.92% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAlu                0      0.00%     30.92% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceCmp                0      0.00%     30.92% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceAdd            0      0.00%     30.92% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceCmp            0      0.00%     30.92% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0      0.00%     30.92% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0      0.00%     30.92% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0      0.00%     30.92% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0      0.00%     30.92% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0      0.00%     30.92% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0      0.00%     30.92% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0      0.00%     30.92% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0      0.00%     30.92% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdPredAlu                  0      0.00%     30.92% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                  58513     43.75%     74.67% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                 33883     25.33%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite                0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.int_alu_accesses               13351212                       # Number of integer alu accesses
system.cpu.iq.int_inst_queue_reads           40623094                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_wakeup_accesses     12835084                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.int_inst_queue_writes          15332869                       # Number of integer instruction queue writes
system.cpu.iq.iqInstsAdded                   13650424                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqInstsIssued                  13220905                       # Number of instructions issued
system.cpu.iq.iqNonSpecInstsAdded                 650                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqSquashedInstsExamined         1686448                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedInstsIssued             13078                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedNonSpecRemoved             75                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.iqSquashedOperandsExamined      1241311                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.issued_per_cycle::samples      14040946                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         0.941596                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        1.662202                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0             9243468     65.83%     65.83% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1             1466861     10.45%     76.28% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2             1151962      8.20%     84.48% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3              837859      5.97%     90.45% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4              495204      3.53%     93.98% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5              351650      2.50%     96.48% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6              305661      2.18%     98.66% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::7              142737      1.02%     99.68% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::8               45544      0.32%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total        14040946                       # Number of insts issued each cycle
system.cpu.iq.rate                           0.829547                       # Inst issue rate
system.cpu.iq.vec_alu_accesses                   3244                       # Number of vector alu accesses
system.cpu.iq.vec_inst_queue_reads               6483                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_wakeup_accesses         2618                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_writes              5321                       # Number of vector instruction queue writes
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.memDep0.conflictingLoads             38994                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores            56024                       # Number of conflicting stores.
system.cpu.memDep0.insertedLoads              3034110                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores             1624940                       # Number of stores inserted to the mem dependence unit.
system.cpu.misc_regfile_reads                 9863078                       # number of misc regfile reads
system.cpu.misc_regfile_writes                   2315                       # number of misc regfile writes
system.cpu.numCycles                         15937504                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.rename.BlockCycles                  334342                       # Number of cycles rename is blocking
system.cpu.rename.CommittedMaps              11774593                       # Number of HB maps that are committed
system.cpu.rename.IQFullEvents                 124641                       # Number of times rename has blocked due to IQ full
system.cpu.rename.IdleCycles                 10108606                       # Number of cycles rename is idle
system.cpu.rename.LQFullEvents                  51537                       # Number of times rename has blocked due to LQ full
system.cpu.rename.ROBFullEvents                  1816                       # Number of times rename has blocked due to ROB full
system.cpu.rename.RenameLookups              20718189                       # Number of register rename lookups that rename has made
system.cpu.rename.RenamedInsts               14060413                       # Number of instructions processed by rename
system.cpu.rename.RenamedOperands            13865248                       # Number of destination operands rename has renamed
system.cpu.rename.RunCycles                   2826216                       # Number of cycles rename is running
system.cpu.rename.SQFullEvents                 176413                       # Number of times rename has blocked due to SQ full
system.cpu.rename.SquashCycles                  97381                       # Number of cycles rename is squashing
system.cpu.rename.UnblockCycles                382502                       # Number of cycles rename is unblocking
system.cpu.rename.UndoneMaps                  2090637                       # Number of HB maps that are undone due to squashing
system.cpu.rename.int_rename_lookups         17037662                       # Number of integer rename lookups
system.cpu.rename.serializeStallCycles         291899                       # count of cycles rename stalled for serializing inst
system.cpu.rename.serializingInsts              14829                       # count of serializing insts renamed
system.cpu.rename.skidInsts                    462232                       # count of insts added to the skid buffer
system.cpu.rename.tempSerializingInsts            664                       # count of temporary serializing insts renamed
system.cpu.rename.vec_rename_lookups             3466                       # Number of vector rename lookups
system.cpu.rob.rob_reads                     27016788                       # The number of ROB reads
system.cpu.rob.rob_writes                    27618598                       # The number of ROB writes
system.cpu.timesIdled                          286116                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.vec_regfile_reads                     2198                       # number of vector regfile reads
system.cpu.vec_regfile_writes                     722                       # number of vector regfile writes
system.cpu.workload.numSyscalls                    24                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests           15                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests         17714                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests          208                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests       745063                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests      1491211                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops              0                       # Total number of snoops made to the snoop filter.
system.membus.trans_dist::ReadResp               6781                       # Transaction distribution
system.membus.trans_dist::WritebackDirty            1                       # Transaction distribution
system.membus.trans_dist::CleanEvict               14                       # Transaction distribution
system.membus.trans_dist::ReadExReq             10628                       # Transaction distribution
system.membus.trans_dist::ReadExResp            10628                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq          6781                       # Transaction distribution
system.membus.trans_dist::InvalidateReq           290                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port        35123                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                  35123                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port      1114240                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                 1114240                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples             17699                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                   17699    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total               17699                       # Request fanout histogram
system.membus.reqLayer0.occupancy            22380000                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.3                       # Layer utilization (%)
system.membus.respLayer1.occupancy           92044500                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              1.2                       # Layer utilization (%)
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED   7968591000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp            732151                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty        29667                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean       711357                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict            4051                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq               2                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp              2                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq            13683                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp           13683                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq        711422                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq        20730                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateReq          314                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateResp          314                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side      2134176                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side       103161                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total               2237337                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side     91056256                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side      4101056                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total               95157312                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                              39                       # Total snoops (count)
system.tol2bus.snoopTraffic                      1600                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples           746166                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.000280                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.016734                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                 745957     99.97%     99.97% # Request fanout histogram
system.tol2bus.snoop_fanout::1                    209      0.03%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total             746166                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy         1592463371                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization             20.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy          52439673                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.7                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy        1067161942                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization            13.4                       # Layer utilization (%)
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED   7968591000                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.demand_hits::.cpu.inst               367599                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data                22384                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.icache.prefetcher       338418                       # number of demand (read+write) hits
system.l2.demand_hits::total                   728401                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst              367599                       # number of overall hits
system.l2.overall_hits::.cpu.data               22384                       # number of overall hits
system.l2.overall_hits::.cpu.icache.prefetcher       338418                       # number of overall hits
system.l2.overall_hits::total                  728401                       # number of overall hits
system.l2.demand_misses::.cpu.inst               5381                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data              12029                       # number of demand (read+write) misses
system.l2.demand_misses::total                  17410                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst              5381                       # number of overall misses
system.l2.overall_misses::.cpu.data             12029                       # number of overall misses
system.l2.overall_misses::total                 17410                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst    427630500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data    929457500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total       1357088000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst    427630500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data    929457500                       # number of overall miss cycles
system.l2.overall_miss_latency::total      1357088000                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst           372980                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data            34413                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.icache.prefetcher       338418                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               745811                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst          372980                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data           34413                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.icache.prefetcher       338418                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              745811                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.014427                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.349548                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.023344                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.014427                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.349548                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.023344                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 79470.451589                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 77268.060520                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 77948.765078                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 79470.451589                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 77268.060520                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 77948.765078                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks                   1                       # number of writebacks
system.l2.writebacks::total                         1                       # number of writebacks
system.l2.demand_mshr_hits::.cpu.inst               1                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                   1                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu.inst              1                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                  1                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu.inst          5380                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data         12029                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total             17409                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst         5380                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data        12029                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total            17409                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst    373734500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data    809167001                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total   1182901501                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst    373734500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data    809167001                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total   1182901501                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.014424                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.349548                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.023342                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.014424                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.349548                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.023342                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 69467.379182                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 67268.019037                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 67947.699523                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 69467.379182                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 67268.019037                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 67947.699523                       # average overall mshr miss latency
system.l2.replacements                             15                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks        29666                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total            29666                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks        29666                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total        29666                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks       711149                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total           711149                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks       711149                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total       711149                       # number of WritebackClean accesses(hits+misses)
system.l2.UpgradeReq_hits::.cpu.data                2                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                    2                       # number of UpgradeReq hits
system.l2.UpgradeReq_accesses::.cpu.data            2                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total                2                       # number of UpgradeReq accesses(hits+misses)
system.l2.ReadExReq_hits::.cpu.data              3055                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                  3055                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data           10628                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total               10628                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data    814799500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total     814799500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data         13683                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total             13683                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data     0.776730                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.776730                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 76665.365073                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 76665.365073                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data        10628                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total          10628                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data    708519001                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total    708519001                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.776730                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.776730                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 66665.318122                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 66665.318122                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst         367599                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu.icache.prefetcher       338418                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total             706017                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst         5381                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total             5381                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst    427630500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total    427630500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst       372980                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu.icache.prefetcher       338418                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total         711398                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.014427                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.007564                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 79470.451589                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 79470.451589                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_hits::.cpu.inst            1                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total             1                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_misses::.cpu.inst         5380                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total         5380                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst    373734500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total    373734500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.014424                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.007563                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 69467.379182                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 69467.379182                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data         19329                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total             19329                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data         1401                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total            1401                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data    114658000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total    114658000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data        20730                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total         20730                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.067583                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.067583                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 81840.114204                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 81840.114204                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.cpu.data         1401                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total         1401                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data    100648000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total    100648000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.067583                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.067583                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 71840.114204                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 71840.114204                       # average ReadSharedReq mshr miss latency
system.l2.InvalidateReq_hits::.cpu.data            24                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::total                24                       # number of InvalidateReq hits
system.l2.InvalidateReq_misses::.cpu.data          290                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::total             290                       # number of InvalidateReq misses
system.l2.InvalidateReq_accesses::.cpu.data          314                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::total           314                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_miss_rate::.cpu.data     0.923567                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::total     0.923567                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_misses::.cpu.data          290                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::total          290                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_miss_latency::.cpu.data      5523500                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::total      5523500                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_rate::.cpu.data     0.923567                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::total     0.923567                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu.data 19046.551724                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::total 19046.551724                       # average InvalidateReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED   7968591000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                 12023.526669                       # Cycle average of tags in use
system.l2.tags.total_refs                     1490688                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                     17701                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                     84.214903                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks     185.708062                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst      3867.505496                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data      7970.313112                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.005667                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.118027                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.243235                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.366929                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024         17662                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0            9                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          100                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         1076                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3        16477                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024     0.539001                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                  11945533                       # Number of tag accesses
system.l2.tags.data_accesses                 11945533                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED   7968591000                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.bytes_read::.cpu.inst         344320                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data         769856                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total            1114176                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst       344320                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total        344320                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks           64                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total              64                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst            5380                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data           12029                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total               17409                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks            1                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total                  1                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst          43209646                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data          96611308                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             139820955                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst     43209646                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total         43209646                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks           8032                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total                 8032                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks           8032                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst         43209646                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data         96611308                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            139828986                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples         1.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples      5380.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples     12029.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000000596250                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds            0                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds            0                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState               36669                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState                  0                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                       17409                       # Number of read requests accepted
system.mem_ctrls.writeReqs                          1                       # Number of write requests accepted
system.mem_ctrls.readBursts                     17409                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                        1                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                      0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0              1135                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1              1208                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2               988                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3              1276                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4              1176                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5              1035                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6               991                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7               969                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8               848                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9              1006                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10             1012                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11             1022                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12             1199                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13             1143                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14             1169                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15             1232                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15                0                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.22                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                       0.02                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                    140649000                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                   87045000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat               467067750                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                      8079.10                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                26829.10                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                    14274                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                       0                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 81.99                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                 0.00                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                 17409                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                    1                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                   13459                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                    3070                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     678                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                     177                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                      23                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples         3135                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    355.399043                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   231.925394                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   303.935574                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127          808     25.77%     25.77% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255          717     22.87%     48.64% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383          347     11.07%     59.71% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511          238      7.59%     67.30% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639          389     12.41%     79.71% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767          224      7.15%     86.86% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          116      3.70%     90.56% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023           42      1.34%     91.90% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151          254      8.10%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total         3135                       # Bytes accessed per row activation
system.mem_ctrls.bytesReadDRAM                1114176                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                       0                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                 1114176                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys                   64                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       139.82                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                         0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    139.82                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                      0.01                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         1.09                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     1.09                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                    7963925000                       # Total gap between requests
system.mem_ctrls.avgGap                     457433.95                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu.inst       344320                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data       769856                       # Per-master bytes read from memory
system.mem_ctrls.masterReadRate::.cpu.inst 43209646.473259821534                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 96611308.071903795004                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst         5380                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data        12029                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks            1                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst    152423500                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data    314644250                       # Per-master read total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     28331.51                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     26157.14                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks         0.00                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    81.99                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy             10153080                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy              5396490                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy            61625340                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy                  0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     628776720.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy       1521062670                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy       1779044160                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy         4006058460                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        502.731093                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE   4610570500                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF    265980000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT   3092040500                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy             12230820                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy              6500835                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy            62674920                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy                  0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     628776720.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy       1715746740                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy       1615099680                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy         4041029715                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        507.119730                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE   4181610000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF    265980000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT   3521001000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED   7968591000                       # Cumulative time (in ticks) in various power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.icache.demand_hits::.cpu.inst      1454183                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          1454183                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst      1454183                       # number of overall hits
system.cpu.icache.overall_hits::total         1454183                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst       443710                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total         443710                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst       443710                       # number of overall misses
system.cpu.icache.overall_misses::total        443710                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst   6343190963                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total   6343190963                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst   6343190963                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total   6343190963                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst      1897893                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      1897893                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst      1897893                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      1897893                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.233791                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.233791                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.233791                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.233791                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 14295.803482                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 14295.803482                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 14295.803482                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 14295.803482                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs        12591                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs              1236                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    10.186893                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.unused_prefetches            144535                       # number of HardPF blocks evicted w/o reference
system.cpu.icache.writebacks::.writebacks       711357                       # number of writebacks
system.cpu.icache.writebacks::total            711357                       # number of writebacks
system.cpu.icache.demand_mshr_hits::.cpu.inst        70710                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total        70710                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.cpu.inst        70710                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total        70710                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.cpu.inst       373000                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total       373000                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst       373000                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.icache.prefetcher       338422                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total       711422                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst   5244789469                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total   5244789469                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst   5244789469                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.icache.prefetcher   4076796271                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total   9321585740                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.196534                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.196534                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.196534                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.icache.prefetcher          inf                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.374848                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 14061.097772                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 14061.097772                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 14061.097772                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.icache.prefetcher 12046.487140                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 13102.751588                       # average overall mshr miss latency
system.cpu.icache.replacements                 711357                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst      1454183                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         1454183                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst       443710                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total        443710                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst   6343190963                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total   6343190963                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst      1897893                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      1897893                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.233791                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.233791                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 14295.803482                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 14295.803482                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst        70710                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total        70710                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst       373000                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total       373000                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst   5244789469                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total   5244789469                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.196534                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.196534                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 14061.097772                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 14061.097772                       # average ReadReq mshr miss latency
system.cpu.icache.HardPFReq_mshr_misses::.cpu.icache.prefetcher       338422                       # number of HardPFReq MSHR misses
system.cpu.icache.HardPFReq_mshr_misses::total       338422                       # number of HardPFReq MSHR misses
system.cpu.icache.HardPFReq_mshr_miss_latency::.cpu.icache.prefetcher   4076796271                       # number of HardPFReq MSHR miss cycles
system.cpu.icache.HardPFReq_mshr_miss_latency::total   4076796271                       # number of HardPFReq MSHR miss cycles
system.cpu.icache.HardPFReq_mshr_miss_rate::.cpu.icache.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.cpu.icache.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.cpu.icache.HardPFReq_avg_mshr_miss_latency::.cpu.icache.prefetcher 12046.487140                       # average HardPFReq mshr miss latency
system.cpu.icache.HardPFReq_avg_mshr_miss_latency::total 12046.487140                       # average HardPFReq mshr miss latency
system.cpu.icache.prefetcher.power_state.pwrStateResidencyTicks::UNDEFINED   7968591000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED   7968591000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse            63.977468                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             2165604                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs            711421                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs              3.044054                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             87500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst    33.084298                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_blocks::.cpu.icache.prefetcher    30.893170                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.516942                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::.cpu.icache.prefetcher     0.482706                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.999648                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1022           34                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_blocks::1024           30                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1022::0           34                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           30                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1022     0.531250                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.468750                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           4507207                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          4507207                       # Number of data accesses
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   7968591000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   7968591000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   7968591000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   7968591000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   7968591000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data      4202994                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total          4202994                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data      4208907                       # number of overall hits
system.cpu.dcache.overall_hits::total         4208907                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data       141943                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         141943                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data       141951                       # number of overall misses
system.cpu.dcache.overall_misses::total        141951                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data   6036970668                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total   6036970668                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data   6036970668                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total   6036970668                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data      4344937                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total      4344937                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data      4350858                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total      4350858                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.032669                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.032669                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.032626                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.032626                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 42530.950226                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 42530.950226                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 42528.553290                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 42528.553290                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs        38367                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets         6273                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs              1041                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets             114                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    36.855908                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets    55.026316                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks        29666                       # number of writebacks
system.cpu.dcache.writebacks::total             29666                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data       107223                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total       107223                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data       107223                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total       107223                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data        34720                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total        34720                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data        34727                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total        34727                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data   1230021861                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total   1230021861                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data   1230354361                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total   1230354361                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.007991                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.007991                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.007982                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.007982                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 35426.896918                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 35426.896918                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 35429.330521                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 35429.330521                       # average overall mshr miss latency
system.cpu.dcache.replacements                  33703                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data      2778001                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total         2778001                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data        55058                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         55058                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data   1421087000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total   1421087000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data      2833059                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total      2833059                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.019434                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.019434                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 25810.726870                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 25810.726870                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data        34336                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total        34336                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data        20722                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total        20722                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data    351992000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total    351992000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.007314                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.007314                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 16986.391275                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 16986.391275                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data      1424990                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total        1424990                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data        86680                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total        86680                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data   4609357785                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total   4609357785                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data      1511670                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total      1511670                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.057341                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.057341                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 53176.716486                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 53176.716486                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data        72887                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total        72887                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data        13793                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        13793                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data    871708978                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total    871708978                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.009124                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.009124                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 63199.374900                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 63199.374900                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.cpu.data         5913                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total          5913                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.cpu.data            8                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total            8                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.cpu.data         5921                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total         5921                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.cpu.data     0.001351                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.001351                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.cpu.data            7                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total            7                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.cpu.data       332500                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total       332500                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.cpu.data     0.001182                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.001182                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu.data        47500                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total        47500                       # average SoftPFReq mshr miss latency
system.cpu.dcache.WriteLineReq_hits::.cpu.data            3                       # number of WriteLineReq hits
system.cpu.dcache.WriteLineReq_hits::total            3                       # number of WriteLineReq hits
system.cpu.dcache.WriteLineReq_misses::.cpu.data          205                       # number of WriteLineReq misses
system.cpu.dcache.WriteLineReq_misses::total          205                       # number of WriteLineReq misses
system.cpu.dcache.WriteLineReq_miss_latency::.cpu.data      6525883                       # number of WriteLineReq miss cycles
system.cpu.dcache.WriteLineReq_miss_latency::total      6525883                       # number of WriteLineReq miss cycles
system.cpu.dcache.WriteLineReq_accesses::.cpu.data          208                       # number of WriteLineReq accesses(hits+misses)
system.cpu.dcache.WriteLineReq_accesses::total          208                       # number of WriteLineReq accesses(hits+misses)
system.cpu.dcache.WriteLineReq_miss_rate::.cpu.data     0.985577                       # miss rate for WriteLineReq accesses
system.cpu.dcache.WriteLineReq_miss_rate::total     0.985577                       # miss rate for WriteLineReq accesses
system.cpu.dcache.WriteLineReq_avg_miss_latency::.cpu.data 31833.575610                       # average WriteLineReq miss latency
system.cpu.dcache.WriteLineReq_avg_miss_latency::total 31833.575610                       # average WriteLineReq miss latency
system.cpu.dcache.WriteLineReq_mshr_misses::.cpu.data          205                       # number of WriteLineReq MSHR misses
system.cpu.dcache.WriteLineReq_mshr_misses::total          205                       # number of WriteLineReq MSHR misses
system.cpu.dcache.WriteLineReq_mshr_miss_latency::.cpu.data      6320883                       # number of WriteLineReq MSHR miss cycles
system.cpu.dcache.WriteLineReq_mshr_miss_latency::total      6320883                       # number of WriteLineReq MSHR miss cycles
system.cpu.dcache.WriteLineReq_mshr_miss_rate::.cpu.data     0.985577                       # mshr miss rate for WriteLineReq accesses
system.cpu.dcache.WriteLineReq_mshr_miss_rate::total     0.985577                       # mshr miss rate for WriteLineReq accesses
system.cpu.dcache.WriteLineReq_avg_mshr_miss_latency::.cpu.data 30833.575610                       # average WriteLineReq mshr miss latency
system.cpu.dcache.WriteLineReq_avg_mshr_miss_latency::total 30833.575610                       # average WriteLineReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data          588                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total          588                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_misses::.cpu.data            7                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total            7                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_miss_latency::.cpu.data       440000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total       440000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data          595                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total          595                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_miss_rate::.cpu.data     0.011765                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.011765                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_miss_latency::.cpu.data 62857.142857                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total 62857.142857                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_mshr_hits::.cpu.data            5                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_hits::total            5                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_misses::.cpu.data            2                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total            2                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::.cpu.data       203500                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total       203500                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::.cpu.data     0.003361                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.003361                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu.data       101750                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total       101750                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.StoreCondReq_hits::.cpu.data          550                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total          550                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data          550                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total          550                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED   7968591000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse          1005.484882                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs             4244774                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs             34727                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            122.232672                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            176500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data  1005.484882                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.981919                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.981919                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0          164                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          386                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          424                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3           50                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           8738733                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          8738733                       # Number of data accesses
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   7968591000                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.pwrStateResidencyTicks::ON   7968591000                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
