Fitter Retime Stage Report for ghrd_agfb014r24b2e2v
Mon Jan  8 15:50:48 2024
Quartus Prime Version 22.4.0 Build 94 12/07/2022 SC Pro Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Hyper-Retimer Settings
  3. Reset Sequence Requirement
  4. Retiming Limit Summary
  5. Critical Chain Summary for Transfer from altera_reserved_tck to Top-level Output ports
  6. Critical Chain Summary for Clock Domain Top-level Input ports
  7. Critical Chain Summary for Transfer from soc_inst|subsys_sgmii_emac1|eth_tse_0|altera_eth_tse_inst|iopll_loaden1 to soc_inst|subsys_sgmii_emac1|eth_tse_0|altera_eth_tse_inst|iopll_fclk1
  8. Transfer from soc_inst|subsys_sgmii_emac1|eth_tse_0|altera_eth_tse_inst|i_lvdsio_tx_0|core|cpa_clk to soc_inst|subsys_sgmii_emac1|eth_tse_0|altera_eth_tse_inst|iopll_loaden0 (Meets timing requirements: No further analysis performed.)
  9. Clock Domain soc_inst|emif_hps|altera_emif_fm_hps_inst_phy_clk_0 (Meets timing requirements: No further analysis performed.)
 10. Transfer from soc_inst|subsys_sgmii_emac1|eth_tse_0|altera_eth_tse_inst|i_lvdsio_rx_0|core_core_ck_name_0 to PCS_CLOCK (Meets timing requirements: No further analysis performed.)
 11. Clock Domain PCS_CLOCK (Meets timing requirements: No further analysis performed.)
 12. Transfer from soc_inst|subsys_sgmii_emac1|eth_tse_0|altera_eth_tse_inst|iopll_loaden0 to soc_inst|subsys_sgmii_emac1|eth_tse_0|altera_eth_tse_inst|iopll_fclk1 (Meets timing requirements: No further analysis performed.)
 13. Transfer from PCS_CLOCK to soc_inst|subsys_sgmii_emac1|eth_tse_0|altera_eth_tse_inst|i_lvdsio_tx_0|core|cpa_clk (Meets timing requirements: No further analysis performed.)
 14. Transfer from soc_inst|subsys_sgmii_emac1|eth_tse_0|altera_eth_tse_inst|i_lvdsio_rx_0|core_core_ck_name_0 to MAIN_CLOCK (Meets timing requirements: No further analysis performed.)
 15. Clock Domain soc_inst|subsys_sgmii_emac1|eth_tse_0|altera_eth_tse_inst|i_lvdsio_rx_0|core_core_ck_name_0 (Meets timing requirements: No further analysis performed.)
 16. Clock Domain altera_reserved_tck (Meets timing requirements: No further analysis performed.)
 17. Clock Domain soc_inst|subsys_sgmii_emac1|eth_tse_0|altera_eth_tse_inst|i_lvdsio_tx_0|core|cpa_clk (Meets timing requirements: No further analysis performed.)
 18. Transfer from soc_inst|subsys_sgmii_emac1|eth_tse_0|altera_eth_tse_inst|i_lvdsio_rx_0|core_dpa_data_out_0_6 to soc_inst|subsys_sgmii_emac1|eth_tse_0|altera_eth_tse_inst|i_lvdsio_rx_0|core_core_ck_name_0 (Meets timing requirements: No further analysis performed.)
 19. Transfer from soc_inst|subsys_sgmii_emac1|eth_tse_0|altera_eth_tse_inst|i_lvdsio_rx_0|core_dpa_data_out_0_1 to soc_inst|subsys_sgmii_emac1|eth_tse_0|altera_eth_tse_inst|i_lvdsio_rx_0|core_core_ck_name_0 (Meets timing requirements: No further analysis performed.)
 20. Transfer from soc_inst|subsys_sgmii_emac1|eth_tse_0|altera_eth_tse_inst|i_lvdsio_rx_0|core_dpa_data_out_0_3 to soc_inst|subsys_sgmii_emac1|eth_tse_0|altera_eth_tse_inst|i_lvdsio_rx_0|core_core_ck_name_0 (Meets timing requirements: No further analysis performed.)
 21. Transfer from soc_inst|subsys_sgmii_emac1|eth_tse_0|altera_eth_tse_inst|i_lvdsio_rx_0|core_dpa_data_out_0_7 to soc_inst|subsys_sgmii_emac1|eth_tse_0|altera_eth_tse_inst|i_lvdsio_rx_0|core_core_ck_name_0 (Meets timing requirements: No further analysis performed.)
 22. Transfer from soc_inst|subsys_sgmii_emac1|eth_tse_0|altera_eth_tse_inst|i_lvdsio_rx_0|core_dpa_data_out_0_2 to soc_inst|subsys_sgmii_emac1|eth_tse_0|altera_eth_tse_inst|i_lvdsio_rx_0|core_core_ck_name_0 (Meets timing requirements: No further analysis performed.)
 23. Transfer from soc_inst|subsys_sgmii_emac1|eth_tse_0|altera_eth_tse_inst|i_lvdsio_rx_0|core_dpa_data_out_0_0 to soc_inst|subsys_sgmii_emac1|eth_tse_0|altera_eth_tse_inst|i_lvdsio_rx_0|core_core_ck_name_0 (Meets timing requirements: No further analysis performed.)
 24. Transfer from soc_inst|subsys_sgmii_emac1|eth_tse_0|altera_eth_tse_inst|i_lvdsio_rx_0|core_dpa_data_out_0_4 to soc_inst|subsys_sgmii_emac1|eth_tse_0|altera_eth_tse_inst|i_lvdsio_rx_0|core_core_ck_name_0 (Meets timing requirements: No further analysis performed.)
 25. Transfer from soc_inst|subsys_sgmii_emac1|eth_tse_0|altera_eth_tse_inst|i_lvdsio_rx_0|core_dpa_data_out_0_9 to soc_inst|subsys_sgmii_emac1|eth_tse_0|altera_eth_tse_inst|i_lvdsio_rx_0|core_core_ck_name_0 (Meets timing requirements: No further analysis performed.)
 26. Transfer from soc_inst|subsys_sgmii_emac1|eth_tse_0|altera_eth_tse_inst|i_lvdsio_rx_0|core_dpa_data_out_0_8 to soc_inst|subsys_sgmii_emac1|eth_tse_0|altera_eth_tse_inst|i_lvdsio_rx_0|core_core_ck_name_0 (Meets timing requirements: No further analysis performed.)
 27. Transfer from soc_inst|subsys_sgmii_emac1|eth_tse_0|altera_eth_tse_inst|i_lvdsio_rx_0|core_dpa_data_out_0_5 to soc_inst|subsys_sgmii_emac1|eth_tse_0|altera_eth_tse_inst|i_lvdsio_rx_0|core_core_ck_name_0 (Meets timing requirements: No further analysis performed.)
 28. Clock Domain MAIN_CLOCK (Meets timing requirements: No further analysis performed.)
 29. Clock Domain hps_emac1_gtx_clk (Meets timing requirements: No further analysis performed.)
 30. Transfer from MAIN_CLOCK to PCS_CLOCK (Meets timing requirements: No further analysis performed.)
 31. Transfer from PCS_CLOCK to soc_inst|subsys_sgmii_emac1|eth_tse_0|altera_eth_tse_inst|i_lvdsio_rx_0|core_core_ck_name_0 (Meets timing requirements: No further analysis performed.)
 32. Transfer from MAIN_CLOCK to soc_inst|subsys_sgmii_emac1|eth_tse_0|altera_eth_tse_inst|i_lvdsio_rx_0|core_core_ck_name_0 (Meets timing requirements: No further analysis performed.)
 33. Transfer from soc_inst|subsys_sgmii_emac1|eth_tse_0|altera_eth_tse_inst|i_lvdsio_tx_0|core|cpa_clk to PCS_CLOCK (Meets timing requirements: No further analysis performed.)
 34. Retime Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2022  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.



+--------------------------------------------------+
; Hyper-Retimer Settings                           ;
+------------------------+---------+---------------+
; Option                 ; Setting ; Default Value ;
+------------------------+---------+---------------+
; Enable Auto-Pipelining ; On      ; On            ;
+------------------------+---------+---------------+


+-----------------------------------------------------------------------------------------------------------------------------+
; Reset Sequence Requirement                                                                                                  ;
+-----------------------------------------------------------------------------------------------+-----------------------------+
; Clock Name                                                                                    ; Number of additional cycles ;
+-----------------------------------------------------------------------------------------------+-----------------------------+
; MAIN_CLOCK                                                                                    ; 0                           ;
; EMIF_REF_CLOCK                                                                                ; 0                           ;
; PCS_CLOCK                                                                                     ; 0                           ;
; altera_reserved_tck                                                                           ; 0                           ;
; hps_emac1_gtx_clk                                                                             ; 0                           ;
; soc_inst|subsys_sgmii_emac1|eth_tse_0|altera_eth_tse_inst|iopll_n_cnt_clk                     ; 0                           ;
; soc_inst|subsys_sgmii_emac1|eth_tse_0|altera_eth_tse_inst|iopll_m_cnt_clk                     ; 0                           ;
; soc_inst|subsys_sgmii_emac1|eth_tse_0|altera_eth_tse_inst|iopll_vcoph                         ; 0                           ;
; soc_inst|subsys_sgmii_emac1|eth_tse_0|altera_eth_tse_inst|iopll_fclk0                         ; 0                           ;
; soc_inst|subsys_sgmii_emac1|eth_tse_0|altera_eth_tse_inst|iopll_loaden0                       ; 0                           ;
; soc_inst|subsys_sgmii_emac1|eth_tse_0|altera_eth_tse_inst|iopll_fclk1                         ; 0                           ;
; soc_inst|subsys_sgmii_emac1|eth_tse_0|altera_eth_tse_inst|iopll_loaden1                       ; 0                           ;
; soc_inst|subsys_sgmii_emac1|eth_tse_0|altera_eth_tse_inst|i_lvdsio_tx_0|core|cpa_clk          ; 0                           ;
; soc_inst|subsys_sgmii_emac1|eth_tse_0|altera_eth_tse_inst|i_lvdsio_rx_0|core_dpa_ck_name_0    ; 0                           ;
; soc_inst|subsys_sgmii_emac1|eth_tse_0|altera_eth_tse_inst|i_lvdsio_rx_0|core_core_ck_name_0   ; 0                           ;
; soc_inst|subsys_sgmii_emac1|eth_tse_0|altera_eth_tse_inst|i_lvdsio_rx_0|core_dpa_data_out_0_0 ; 0                           ;
; soc_inst|subsys_sgmii_emac1|eth_tse_0|altera_eth_tse_inst|i_lvdsio_rx_0|core_dpa_data_out_0_1 ; 0                           ;
; soc_inst|subsys_sgmii_emac1|eth_tse_0|altera_eth_tse_inst|i_lvdsio_rx_0|core_dpa_data_out_0_2 ; 0                           ;
; soc_inst|subsys_sgmii_emac1|eth_tse_0|altera_eth_tse_inst|i_lvdsio_rx_0|core_dpa_data_out_0_3 ; 0                           ;
; soc_inst|subsys_sgmii_emac1|eth_tse_0|altera_eth_tse_inst|i_lvdsio_rx_0|core_dpa_data_out_0_4 ; 0                           ;
; soc_inst|subsys_sgmii_emac1|eth_tse_0|altera_eth_tse_inst|i_lvdsio_rx_0|core_dpa_data_out_0_5 ; 0                           ;
; soc_inst|subsys_sgmii_emac1|eth_tse_0|altera_eth_tse_inst|i_lvdsio_rx_0|core_dpa_data_out_0_6 ; 0                           ;
; soc_inst|subsys_sgmii_emac1|eth_tse_0|altera_eth_tse_inst|i_lvdsio_rx_0|core_dpa_data_out_0_7 ; 0                           ;
; soc_inst|subsys_sgmii_emac1|eth_tse_0|altera_eth_tse_inst|i_lvdsio_rx_0|core_dpa_data_out_0_8 ; 0                           ;
; soc_inst|subsys_sgmii_emac1|eth_tse_0|altera_eth_tse_inst|i_lvdsio_rx_0|core_dpa_data_out_0_9 ; 0                           ;
; internal_clk                                                                                  ; 0                           ;
; hps_l4_mp_clk_src                                                                             ; 0                           ;
; hps_l4_mp_clk                                                                                 ; 0                           ;
; hps_emac1_gtx_clk_src                                                                         ; 0                           ;
; soc_inst|emif_hps|altera_emif_fm_hps_inst_vco_clk_0                                           ; 0                           ;
; soc_inst|emif_hps|altera_emif_fm_hps_inst_vco_clk_1                                           ; 0                           ;
; soc_inst|emif_hps|altera_emif_fm_hps_inst_vco_clk_2                                           ; 0                           ;
; soc_inst|emif_hps|altera_emif_fm_hps_inst_phy_clk_0                                           ; 0                           ;
; soc_inst|emif_hps|altera_emif_fm_hps_inst_phy_clk_1                                           ; 0                           ;
; soc_inst|emif_hps|altera_emif_fm_hps_inst_phy_clk_2                                           ; 0                           ;
; soc_inst|emif_hps|altera_emif_fm_hps_inst_phy_clk_l_0                                         ; 0                           ;
; soc_inst|emif_hps|altera_emif_fm_hps_inst_phy_clk_l_1                                         ; 0                           ;
; soc_inst|emif_hps|altera_emif_fm_hps_inst_phy_clk_l_2                                         ; 0                           ;
; soc_inst|emif_hps|altera_emif_fm_hps_inst_wf_clk_0                                            ; 0                           ;
; soc_inst|emif_hps|altera_emif_fm_hps_inst_wf_clk_1                                            ; 0                           ;
; soc_inst|emif_hps|altera_emif_fm_hps_inst_wf_clk_2                                            ; 0                           ;
; soc_inst|emif_hps|altera_emif_fm_hps_inst_wf_clk_3                                            ; 0                           ;
; soc_inst|emif_hps|altera_emif_fm_hps_inst_wf_clk_4                                            ; 0                           ;
; soc_inst|emif_hps|altera_emif_fm_hps_inst_wf_clk_5                                            ; 0                           ;
; soc_inst|emif_hps|altera_emif_fm_hps_inst_wf_clk_6                                            ; 0                           ;
; soc_inst|emif_hps|altera_emif_fm_hps_inst_wf_clk_7                                            ; 0                           ;
; soc_inst|emif_hps|altera_emif_fm_hps_inst_wf_clk_8                                            ; 0                           ;
; soc_inst|emif_hps|altera_emif_fm_hps_inst_wf_clk_9                                            ; 0                           ;
; soc_inst|emif_hps|altera_emif_fm_hps_inst_wf_clk_10                                           ; 0                           ;
; soc_inst|emif_hps|altera_emif_fm_hps_inst_wf_clk_11                                           ; 0                           ;
; emif_hps_mem_mem_dqs[0]_IN                                                                    ; 0                           ;
; emif_hps_mem_mem_dqs[1]_IN                                                                    ; 0                           ;
; emif_hps_mem_mem_dqs[2]_IN                                                                    ; 0                           ;
; emif_hps_mem_mem_dqs[3]_IN                                                                    ; 0                           ;
; emif_hps_mem_mem_dqs[4]_IN                                                                    ; 0                           ;
; emif_hps_mem_mem_dqs[5]_IN                                                                    ; 0                           ;
; emif_hps_mem_mem_dqs[6]_IN                                                                    ; 0                           ;
; emif_hps_mem_mem_dqs[7]_IN                                                                    ; 0                           ;
; emif_hps_mem_mem_dqs[8]_IN                                                                    ; 0                           ;
+-----------------------------------------------------------------------------------------------+-----------------------------+
Note: Due to retiming optimizations, a clock domain may require a longer reset sequence to ensure correct functionality.  The table above indicates the minimum number of additional reset sequence cycles needed for each clock domain.


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Retiming Limit Summary                                                                                                                                                                                                                                                                                                                                        ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------+--------------------------------------------------------------------------------------+
; Clock Transfer                                                                                                                                                                                             ; Limiting Reason                                           ; Recommendation                                                                       ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------+--------------------------------------------------------------------------------------+
; Transfer from altera_reserved_tck to Top-level Output ports                                                                                                                                                ; Path Limit                                                ; None. Retiming has used all available register locations in the critical chain path. ;
;                                                                                                                                                                                                            ;                                                           ;    Performance cannot be increased through retiming/Fast Forward analysis alone.     ;
;                                                                                                                                                                                                            ;                                                           ;    Increased clock speed may be possible through other optimization techniques.      ;
; Clock Domain Top-level Input ports                                                                                                                                                                         ; Path Limit                                                ; None. Retiming has used all available register locations in the critical chain path. ;
;                                                                                                                                                                                                            ;                                                           ;    Performance cannot be increased through retiming/Fast Forward analysis alone.     ;
;                                                                                                                                                                                                            ;                                                           ;    Increased clock speed may be possible through other optimization techniques.      ;
; Transfer from soc_inst|subsys_sgmii_emac1|eth_tse_0|altera_eth_tse_inst|iopll_loaden1 to soc_inst|subsys_sgmii_emac1|eth_tse_0|altera_eth_tse_inst|iopll_fclk1                                             ; Path Limit                                                ; None. Retiming has used all available register locations in the critical chain path. ;
;                                                                                                                                                                                                            ;                                                           ;    Performance cannot be increased through retiming/Fast Forward analysis alone.     ;
;                                                                                                                                                                                                            ;                                                           ;    Increased clock speed may be possible through other optimization techniques.      ;
; Transfer from soc_inst|subsys_sgmii_emac1|eth_tse_0|altera_eth_tse_inst|i_lvdsio_tx_0|core|cpa_clk to soc_inst|subsys_sgmii_emac1|eth_tse_0|altera_eth_tse_inst|iopll_loaden0                              ; Meets timing requirements: No further analysis performed. ; None                                                                                 ;
; Clock Domain soc_inst|emif_hps|altera_emif_fm_hps_inst_phy_clk_0                                                                                                                                           ; Meets timing requirements: No further analysis performed. ; None                                                                                 ;
; Transfer from soc_inst|subsys_sgmii_emac1|eth_tse_0|altera_eth_tse_inst|i_lvdsio_rx_0|core_core_ck_name_0 to PCS_CLOCK                                                                                     ; Meets timing requirements: No further analysis performed. ; None                                                                                 ;
; Clock Domain PCS_CLOCK                                                                                                                                                                                     ; Meets timing requirements: No further analysis performed. ; None                                                                                 ;
; Transfer from soc_inst|subsys_sgmii_emac1|eth_tse_0|altera_eth_tse_inst|iopll_loaden0 to soc_inst|subsys_sgmii_emac1|eth_tse_0|altera_eth_tse_inst|iopll_fclk1                                             ; Meets timing requirements: No further analysis performed. ; None                                                                                 ;
; Transfer from PCS_CLOCK to soc_inst|subsys_sgmii_emac1|eth_tse_0|altera_eth_tse_inst|i_lvdsio_tx_0|core|cpa_clk                                                                                            ; Meets timing requirements: No further analysis performed. ; None                                                                                 ;
; Transfer from soc_inst|subsys_sgmii_emac1|eth_tse_0|altera_eth_tse_inst|i_lvdsio_rx_0|core_core_ck_name_0 to MAIN_CLOCK                                                                                    ; Meets timing requirements: No further analysis performed. ; None                                                                                 ;
; Clock Domain soc_inst|subsys_sgmii_emac1|eth_tse_0|altera_eth_tse_inst|i_lvdsio_rx_0|core_core_ck_name_0                                                                                                   ; Meets timing requirements: No further analysis performed. ; None                                                                                 ;
; Clock Domain altera_reserved_tck                                                                                                                                                                           ; Meets timing requirements: No further analysis performed. ; None                                                                                 ;
; Clock Domain soc_inst|subsys_sgmii_emac1|eth_tse_0|altera_eth_tse_inst|i_lvdsio_tx_0|core|cpa_clk                                                                                                          ; Meets timing requirements: No further analysis performed. ; None                                                                                 ;
; Transfer from soc_inst|subsys_sgmii_emac1|eth_tse_0|altera_eth_tse_inst|i_lvdsio_rx_0|core_dpa_data_out_0_6 to soc_inst|subsys_sgmii_emac1|eth_tse_0|altera_eth_tse_inst|i_lvdsio_rx_0|core_core_ck_name_0 ; Meets timing requirements: No further analysis performed. ; None                                                                                 ;
; Transfer from soc_inst|subsys_sgmii_emac1|eth_tse_0|altera_eth_tse_inst|i_lvdsio_rx_0|core_dpa_data_out_0_1 to soc_inst|subsys_sgmii_emac1|eth_tse_0|altera_eth_tse_inst|i_lvdsio_rx_0|core_core_ck_name_0 ; Meets timing requirements: No further analysis performed. ; None                                                                                 ;
; Transfer from soc_inst|subsys_sgmii_emac1|eth_tse_0|altera_eth_tse_inst|i_lvdsio_rx_0|core_dpa_data_out_0_3 to soc_inst|subsys_sgmii_emac1|eth_tse_0|altera_eth_tse_inst|i_lvdsio_rx_0|core_core_ck_name_0 ; Meets timing requirements: No further analysis performed. ; None                                                                                 ;
; Transfer from soc_inst|subsys_sgmii_emac1|eth_tse_0|altera_eth_tse_inst|i_lvdsio_rx_0|core_dpa_data_out_0_7 to soc_inst|subsys_sgmii_emac1|eth_tse_0|altera_eth_tse_inst|i_lvdsio_rx_0|core_core_ck_name_0 ; Meets timing requirements: No further analysis performed. ; None                                                                                 ;
; Transfer from soc_inst|subsys_sgmii_emac1|eth_tse_0|altera_eth_tse_inst|i_lvdsio_rx_0|core_dpa_data_out_0_2 to soc_inst|subsys_sgmii_emac1|eth_tse_0|altera_eth_tse_inst|i_lvdsio_rx_0|core_core_ck_name_0 ; Meets timing requirements: No further analysis performed. ; None                                                                                 ;
; Transfer from soc_inst|subsys_sgmii_emac1|eth_tse_0|altera_eth_tse_inst|i_lvdsio_rx_0|core_dpa_data_out_0_0 to soc_inst|subsys_sgmii_emac1|eth_tse_0|altera_eth_tse_inst|i_lvdsio_rx_0|core_core_ck_name_0 ; Meets timing requirements: No further analysis performed. ; None                                                                                 ;
; Transfer from soc_inst|subsys_sgmii_emac1|eth_tse_0|altera_eth_tse_inst|i_lvdsio_rx_0|core_dpa_data_out_0_4 to soc_inst|subsys_sgmii_emac1|eth_tse_0|altera_eth_tse_inst|i_lvdsio_rx_0|core_core_ck_name_0 ; Meets timing requirements: No further analysis performed. ; None                                                                                 ;
; Transfer from soc_inst|subsys_sgmii_emac1|eth_tse_0|altera_eth_tse_inst|i_lvdsio_rx_0|core_dpa_data_out_0_9 to soc_inst|subsys_sgmii_emac1|eth_tse_0|altera_eth_tse_inst|i_lvdsio_rx_0|core_core_ck_name_0 ; Meets timing requirements: No further analysis performed. ; None                                                                                 ;
; Transfer from soc_inst|subsys_sgmii_emac1|eth_tse_0|altera_eth_tse_inst|i_lvdsio_rx_0|core_dpa_data_out_0_8 to soc_inst|subsys_sgmii_emac1|eth_tse_0|altera_eth_tse_inst|i_lvdsio_rx_0|core_core_ck_name_0 ; Meets timing requirements: No further analysis performed. ; None                                                                                 ;
; Transfer from soc_inst|subsys_sgmii_emac1|eth_tse_0|altera_eth_tse_inst|i_lvdsio_rx_0|core_dpa_data_out_0_5 to soc_inst|subsys_sgmii_emac1|eth_tse_0|altera_eth_tse_inst|i_lvdsio_rx_0|core_core_ck_name_0 ; Meets timing requirements: No further analysis performed. ; None                                                                                 ;
; Clock Domain MAIN_CLOCK                                                                                                                                                                                    ; Meets timing requirements: No further analysis performed. ; None                                                                                 ;
; Clock Domain hps_emac1_gtx_clk                                                                                                                                                                             ; Meets timing requirements: No further analysis performed. ; None                                                                                 ;
; Transfer from MAIN_CLOCK to PCS_CLOCK                                                                                                                                                                      ; Meets timing requirements: No further analysis performed. ; None                                                                                 ;
; Transfer from PCS_CLOCK to soc_inst|subsys_sgmii_emac1|eth_tse_0|altera_eth_tse_inst|i_lvdsio_rx_0|core_core_ck_name_0                                                                                     ; Meets timing requirements: No further analysis performed. ; None                                                                                 ;
; Transfer from MAIN_CLOCK to soc_inst|subsys_sgmii_emac1|eth_tse_0|altera_eth_tse_inst|i_lvdsio_rx_0|core_core_ck_name_0                                                                                    ; Meets timing requirements: No further analysis performed. ; None                                                                                 ;
; Transfer from soc_inst|subsys_sgmii_emac1|eth_tse_0|altera_eth_tse_inst|i_lvdsio_tx_0|core|cpa_clk to PCS_CLOCK                                                                                            ; Meets timing requirements: No further analysis performed. ; None                                                                                 ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------+--------------------------------------------------------------------------------------+


Critical Chain Summary for Transfer from altera_reserved_tck to Top-level Output ports
===============================================================================
+-------------------------------------------------------------------------------------+
; Recommendations for Critical Chain                                                  ;
+-------------------------------------------------------------------------------------+
; Recommendation                                                                      ;
+-------------------------------------------------------------------------------------+
; The critical chain is limited by: Path Limit                                        ;
;                                                                                     ;
; The source or destination register is involved in a cross-partition transfer        ;
;    and so Hyper-Registers on the routing path cannot be used and are not displayed  ;
;    on the critical chain. Consider duplicating the register to isolate the critical ;
;    path from the cross-partition transfer.                                          ;
;                                                                                     ;
; Retiming Restriction: Boundary Port Restriction                                     ;
;  Unable to retime across boundary ports:                                            ;
;    auto_fab_0|auto_export_alt_sld_fab_0_alt_sld_fab_0_jtagpins_ext_tdo              ;
;                                                                                     ;
; Retiming Restriction: Cross Partition Transfer Restriction                          ;
;  Unable to retime across nodes involved in cross-partition transfers:               ;
;    auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|jtagpins|atom_inst|atom                   ;
;    altera_reserved_tdo~output                                                       ;
+-------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------+
; Critical Chain Details                                                                                                                      ;
+----------------------+-----------+-------------+--------------------------------------------------------------------------------------------+
; Path Info            ; Register  ; Register ID ; Element                                                                                    ;
+----------------------+-----------+-------------+--------------------------------------------------------------------------------------------+
; Long Path (Critical) ; REG (SDM) ; #1          ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|jtagpins|atom_inst|atom~soc_sdm/padsig_io1.reg__nff ;
; Long Path (Critical) ;           ;             ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|jtagpins|atom_inst|atom|tdo                         ;
; Long Path (Critical) ;           ;             ; auto_fab_0|auto_export_alt_sld_fab_0_alt_sld_fab_0_jtagpins_ext_tdo|input                  ;
; Long Path (Critical) ;           ;             ; auto_fab_0|auto_export_alt_sld_fab_0_alt_sld_fab_0_jtagpins_ext_tdo                        ;
; Long Path (Critical) ;           ;             ; altera_reserved_tdo~output|i                                                               ;
; Long Path (Critical) ;           ;             ; altera_reserved_tdo~output|o                                                               ;
; Long Path (Critical) ; PIN       ;             ; altera_reserved_tdo                                                                        ;
+----------------------+-----------+-------------+--------------------------------------------------------------------------------------------+



Critical Chain Summary for Clock Domain Top-level Input ports
===============================================================================
+-------------------------------------------------------------------------------------+
; Recommendations for Critical Chain                                                  ;
+-------------------------------------------------------------------------------------+
; Recommendation                                                                      ;
+-------------------------------------------------------------------------------------+
; The critical chain is limited by: Path Limit                                        ;
;                                                                                     ;
; The source or destination register is involved in a cross-partition transfer        ;
;    and so Hyper-Registers on the routing path cannot be used and are not displayed  ;
;    on the critical chain. Consider duplicating the register to isolate the critical ;
;    path from the cross-partition transfer.                                          ;
;                                                                                     ;
; Retiming Restriction: Boundary Port Restriction                                     ;
;  Unable to retime across boundary ports:                                            ;
;    auto_fab_0|auto_export_alt_sld_fab_0_alt_sld_fab_0_jtagpins_ext_tdi              ;
;    auto_fab_0|auto_export_alt_sld_fab_0_alt_sld_fab_0_jtagpins_ext_tdo              ;
;                                                                                     ;
; Retiming Restriction: Cross Partition Transfer Restriction                          ;
;  Unable to retime across nodes involved in cross-partition transfers:               ;
;    altera_reserved_tdi~input                                                        ;
;    auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|jtagpins|atom_inst|atom                   ;
;    altera_reserved_tdo~output                                                       ;
+-------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------+
; Critical Chain Details                                                                                                    ;
+----------------------+----------+-------------+---------------------------------------------------------------------------+
; Path Info            ; Register ; Register ID ; Element                                                                   ;
+----------------------+----------+-------------+---------------------------------------------------------------------------+
; Long Path (Critical) ; PIN      ;             ; altera_reserved_tdi                                                       ;
; Long Path (Critical) ;          ;             ; altera_reserved_tdi~input|i                                               ;
; Long Path (Critical) ;          ;             ; altera_reserved_tdi~input|o                                               ;
; Long Path (Critical) ;          ;             ; auto_fab_0|auto_export_alt_sld_fab_0_alt_sld_fab_0_jtagpins_ext_tdi|input ;
; Long Path (Critical) ;          ;             ; auto_fab_0|auto_export_alt_sld_fab_0_alt_sld_fab_0_jtagpins_ext_tdi       ;
; Long Path (Critical) ;          ;             ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|jtagpins|atom_inst|atom|tdi        ;
; Long Path (Critical) ;          ;             ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|jtagpins|atom_inst|atom|tdo        ;
; Long Path (Critical) ;          ;             ; auto_fab_0|auto_export_alt_sld_fab_0_alt_sld_fab_0_jtagpins_ext_tdo|input ;
; Long Path (Critical) ;          ;             ; auto_fab_0|auto_export_alt_sld_fab_0_alt_sld_fab_0_jtagpins_ext_tdo       ;
; Long Path (Critical) ;          ;             ; altera_reserved_tdo~output|i                                              ;
; Long Path (Critical) ;          ;             ; altera_reserved_tdo~output|o                                              ;
; Long Path (Critical) ; PIN      ;             ; altera_reserved_tdo                                                       ;
+----------------------+----------+-------------+---------------------------------------------------------------------------+



Critical Chain Summary for Transfer from soc_inst|subsys_sgmii_emac1|eth_tse_0|altera_eth_tse_inst|iopll_loaden1 to soc_inst|subsys_sgmii_emac1|eth_tse_0|altera_eth_tse_inst|iopll_fclk1
===============================================================================
+--------------------------------------------------------------------------------------+
; Recommendations for Critical Chain                                                   ;
+--------------------------------------------------------------------------------------+
; Recommendation                                                                       ;
+--------------------------------------------------------------------------------------+
; The critical chain is limited by: Path Limit                                         ;
;                                                                                      ;
; None. Retiming has used all available register locations in the critical chain path. ;
;    Performance cannot be increased through retiming/Fast Forward analysis alone.     ;
;    Increased clock speed may be possible through other optimization techniques.      ;
+--------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Critical Chain Details                                                                                                                                                                           ;
+--------------------------+--------------+-------------+------------------------------------------------------------------------------------------------------------------------------------------+
; Path Info                ; Register     ; Register ID ; Element                                                                                                                                  ;
+--------------------------+--------------+-------------+------------------------------------------------------------------------------------------------------------------------------------------+
; Extend to locatable node ; REG (PLL)    ; #1          ; soc_inst|subsys_sgmii_emac1|eth_tse_0|altera_eth_tse_inst|iopll|tennm_pll~c3cntr_reg                                                     ;
; Long Path (Critical)     ;              ;             ; soc_inst|subsys_sgmii_emac1|eth_tse_0|altera_eth_tse_inst|iopll|tennm_pll|loaden[1]                                                      ;
; Long Path (Critical)     ;              ;             ; soc_inst|subsys_sgmii_emac1|eth_tse_0|altera_eth_tse_inst|i_lvdsio_tx_0|core|arch_inst|tx_channels[0].tx.lvds_clock_tree_inst|loaden_1   ;
; Long Path (Critical)     ;              ;             ; soc_inst|subsys_sgmii_emac1|eth_tse_0|altera_eth_tse_inst|i_lvdsio_tx_0|core|arch_inst|tx_channels[0].tx.serdes_dpa_inst|loaden_in[1]    ;
; Long Path (Critical)     ; REG (BURIED) ; #2          ; soc_inst|subsys_sgmii_emac1|eth_tse_0|altera_eth_tse_inst|i_lvdsio_tx_0|core|arch_inst|tx_channels[0].tx.serdes_dpa_inst~tx_internal_reg ;
+--------------------------+--------------+-------------+------------------------------------------------------------------------------------------------------------------------------------------+



Transfer from soc_inst|subsys_sgmii_emac1|eth_tse_0|altera_eth_tse_inst|i_lvdsio_tx_0|core|cpa_clk to soc_inst|subsys_sgmii_emac1|eth_tse_0|altera_eth_tse_inst|iopll_loaden0 (Meets timing requirements: No further analysis performed.)
===============================================================================


Clock Domain soc_inst|emif_hps|altera_emif_fm_hps_inst_phy_clk_0 (Meets timing requirements: No further analysis performed.)
===============================================================================


Transfer from soc_inst|subsys_sgmii_emac1|eth_tse_0|altera_eth_tse_inst|i_lvdsio_rx_0|core_core_ck_name_0 to PCS_CLOCK (Meets timing requirements: No further analysis performed.)
===============================================================================


Clock Domain PCS_CLOCK (Meets timing requirements: No further analysis performed.)
===============================================================================


Transfer from soc_inst|subsys_sgmii_emac1|eth_tse_0|altera_eth_tse_inst|iopll_loaden0 to soc_inst|subsys_sgmii_emac1|eth_tse_0|altera_eth_tse_inst|iopll_fclk1 (Meets timing requirements: No further analysis performed.)
===============================================================================


Transfer from PCS_CLOCK to soc_inst|subsys_sgmii_emac1|eth_tse_0|altera_eth_tse_inst|i_lvdsio_tx_0|core|cpa_clk (Meets timing requirements: No further analysis performed.)
===============================================================================


Transfer from soc_inst|subsys_sgmii_emac1|eth_tse_0|altera_eth_tse_inst|i_lvdsio_rx_0|core_core_ck_name_0 to MAIN_CLOCK (Meets timing requirements: No further analysis performed.)
===============================================================================


Clock Domain soc_inst|subsys_sgmii_emac1|eth_tse_0|altera_eth_tse_inst|i_lvdsio_rx_0|core_core_ck_name_0 (Meets timing requirements: No further analysis performed.)
===============================================================================


Clock Domain altera_reserved_tck (Meets timing requirements: No further analysis performed.)
===============================================================================


Clock Domain soc_inst|subsys_sgmii_emac1|eth_tse_0|altera_eth_tse_inst|i_lvdsio_tx_0|core|cpa_clk (Meets timing requirements: No further analysis performed.)
===============================================================================


Transfer from soc_inst|subsys_sgmii_emac1|eth_tse_0|altera_eth_tse_inst|i_lvdsio_rx_0|core_dpa_data_out_0_6 to soc_inst|subsys_sgmii_emac1|eth_tse_0|altera_eth_tse_inst|i_lvdsio_rx_0|core_core_ck_name_0 (Meets timing requirements: No further analysis performed.)
===============================================================================


Transfer from soc_inst|subsys_sgmii_emac1|eth_tse_0|altera_eth_tse_inst|i_lvdsio_rx_0|core_dpa_data_out_0_1 to soc_inst|subsys_sgmii_emac1|eth_tse_0|altera_eth_tse_inst|i_lvdsio_rx_0|core_core_ck_name_0 (Meets timing requirements: No further analysis performed.)
===============================================================================


Transfer from soc_inst|subsys_sgmii_emac1|eth_tse_0|altera_eth_tse_inst|i_lvdsio_rx_0|core_dpa_data_out_0_3 to soc_inst|subsys_sgmii_emac1|eth_tse_0|altera_eth_tse_inst|i_lvdsio_rx_0|core_core_ck_name_0 (Meets timing requirements: No further analysis performed.)
===============================================================================


Transfer from soc_inst|subsys_sgmii_emac1|eth_tse_0|altera_eth_tse_inst|i_lvdsio_rx_0|core_dpa_data_out_0_7 to soc_inst|subsys_sgmii_emac1|eth_tse_0|altera_eth_tse_inst|i_lvdsio_rx_0|core_core_ck_name_0 (Meets timing requirements: No further analysis performed.)
===============================================================================


Transfer from soc_inst|subsys_sgmii_emac1|eth_tse_0|altera_eth_tse_inst|i_lvdsio_rx_0|core_dpa_data_out_0_2 to soc_inst|subsys_sgmii_emac1|eth_tse_0|altera_eth_tse_inst|i_lvdsio_rx_0|core_core_ck_name_0 (Meets timing requirements: No further analysis performed.)
===============================================================================


Transfer from soc_inst|subsys_sgmii_emac1|eth_tse_0|altera_eth_tse_inst|i_lvdsio_rx_0|core_dpa_data_out_0_0 to soc_inst|subsys_sgmii_emac1|eth_tse_0|altera_eth_tse_inst|i_lvdsio_rx_0|core_core_ck_name_0 (Meets timing requirements: No further analysis performed.)
===============================================================================


Transfer from soc_inst|subsys_sgmii_emac1|eth_tse_0|altera_eth_tse_inst|i_lvdsio_rx_0|core_dpa_data_out_0_4 to soc_inst|subsys_sgmii_emac1|eth_tse_0|altera_eth_tse_inst|i_lvdsio_rx_0|core_core_ck_name_0 (Meets timing requirements: No further analysis performed.)
===============================================================================


Transfer from soc_inst|subsys_sgmii_emac1|eth_tse_0|altera_eth_tse_inst|i_lvdsio_rx_0|core_dpa_data_out_0_9 to soc_inst|subsys_sgmii_emac1|eth_tse_0|altera_eth_tse_inst|i_lvdsio_rx_0|core_core_ck_name_0 (Meets timing requirements: No further analysis performed.)
===============================================================================


Transfer from soc_inst|subsys_sgmii_emac1|eth_tse_0|altera_eth_tse_inst|i_lvdsio_rx_0|core_dpa_data_out_0_8 to soc_inst|subsys_sgmii_emac1|eth_tse_0|altera_eth_tse_inst|i_lvdsio_rx_0|core_core_ck_name_0 (Meets timing requirements: No further analysis performed.)
===============================================================================


Transfer from soc_inst|subsys_sgmii_emac1|eth_tse_0|altera_eth_tse_inst|i_lvdsio_rx_0|core_dpa_data_out_0_5 to soc_inst|subsys_sgmii_emac1|eth_tse_0|altera_eth_tse_inst|i_lvdsio_rx_0|core_core_ck_name_0 (Meets timing requirements: No further analysis performed.)
===============================================================================


Clock Domain MAIN_CLOCK (Meets timing requirements: No further analysis performed.)
===============================================================================


Clock Domain hps_emac1_gtx_clk (Meets timing requirements: No further analysis performed.)
===============================================================================


Transfer from MAIN_CLOCK to PCS_CLOCK (Meets timing requirements: No further analysis performed.)
===============================================================================


Transfer from PCS_CLOCK to soc_inst|subsys_sgmii_emac1|eth_tse_0|altera_eth_tse_inst|i_lvdsio_rx_0|core_core_ck_name_0 (Meets timing requirements: No further analysis performed.)
===============================================================================


Transfer from MAIN_CLOCK to soc_inst|subsys_sgmii_emac1|eth_tse_0|altera_eth_tse_inst|i_lvdsio_rx_0|core_core_ck_name_0 (Meets timing requirements: No further analysis performed.)
===============================================================================


Transfer from soc_inst|subsys_sgmii_emac1|eth_tse_0|altera_eth_tse_inst|i_lvdsio_tx_0|core|cpa_clk to PCS_CLOCK (Meets timing requirements: No further analysis performed.)
===============================================================================


+-----------------+
; Retime Messages ;
+-----------------+
Info (20030): Parallel compilation is enabled and will use 6 of the 6 processors detected
Info: *******************************************************************
Info: Running Quartus Prime Fitter
    Info: Version 22.4.0 Build 94 12/07/2022 SC Pro Edition
    Info: Processing started: Mon Jan  8 15:39:25 2024
    Info: System process ID: 4966
Info: Command: quartus_fit --read_settings_files=on --write_settings_files=off ghrd_agfb014r24b2e2v -c ghrd_agfb014r24b2e2v
Info: qfit2_default_script.tcl version: #1
Info: Project  = ghrd_agfb014r24b2e2v
Info: Revision = ghrd_agfb014r24b2e2v
Info: Temporarily removing clocks slower than 8.000  soc_inst|subsys_sgmii_emac1|eth_tse_0|altera_eth_tse_inst|i_lvdsio_rx_0|core_dpa_data_out_0_0
    Info: soc_inst|subsys_sgmii_emac1|eth_tse_0|altera_eth_tse_inst|i_lvdsio_rx_0|core_dpa_data_out_0_0_neg
Info: Temporarily removing clocks slower than 8.000  soc_inst|subsys_sgmii_emac1|eth_tse_0|altera_eth_tse_inst|i_lvdsio_rx_0|core_dpa_data_out_0_1
    Info: soc_inst|subsys_sgmii_emac1|eth_tse_0|altera_eth_tse_inst|i_lvdsio_rx_0|core_dpa_data_out_0_1_neg
Info: Temporarily removing clocks slower than 8.000  soc_inst|subsys_sgmii_emac1|eth_tse_0|altera_eth_tse_inst|i_lvdsio_rx_0|core_dpa_data_out_0_2
    Info: soc_inst|subsys_sgmii_emac1|eth_tse_0|altera_eth_tse_inst|i_lvdsio_rx_0|core_dpa_data_out_0_2_neg
Info: Temporarily removing clocks slower than 8.000  soc_inst|subsys_sgmii_emac1|eth_tse_0|altera_eth_tse_inst|i_lvdsio_rx_0|core_dpa_data_out_0_3
    Info: soc_inst|subsys_sgmii_emac1|eth_tse_0|altera_eth_tse_inst|i_lvdsio_rx_0|core_dpa_data_out_0_3_neg
Info: Temporarily removing clocks slower than 8.000  soc_inst|subsys_sgmii_emac1|eth_tse_0|altera_eth_tse_inst|i_lvdsio_rx_0|core_dpa_data_out_0_4
    Info: soc_inst|subsys_sgmii_emac1|eth_tse_0|altera_eth_tse_inst|i_lvdsio_rx_0|core_dpa_data_out_0_4_neg
Info: Temporarily removing clocks slower than 8.000  soc_inst|subsys_sgmii_emac1|eth_tse_0|altera_eth_tse_inst|i_lvdsio_rx_0|core_dpa_data_out_0_5
    Info: soc_inst|subsys_sgmii_emac1|eth_tse_0|altera_eth_tse_inst|i_lvdsio_rx_0|core_dpa_data_out_0_5_neg
Info: Temporarily removing clocks slower than 8.000  soc_inst|subsys_sgmii_emac1|eth_tse_0|altera_eth_tse_inst|i_lvdsio_rx_0|core_dpa_data_out_0_6
    Info: soc_inst|subsys_sgmii_emac1|eth_tse_0|altera_eth_tse_inst|i_lvdsio_rx_0|core_dpa_data_out_0_6_neg
Info: Temporarily removing clocks slower than 8.000  soc_inst|subsys_sgmii_emac1|eth_tse_0|altera_eth_tse_inst|i_lvdsio_rx_0|core_dpa_data_out_0_7
    Info: soc_inst|subsys_sgmii_emac1|eth_tse_0|altera_eth_tse_inst|i_lvdsio_rx_0|core_dpa_data_out_0_7_neg
Info: Temporarily removing clocks slower than 8.000  soc_inst|subsys_sgmii_emac1|eth_tse_0|altera_eth_tse_inst|i_lvdsio_rx_0|core_dpa_data_out_0_8
    Info: soc_inst|subsys_sgmii_emac1|eth_tse_0|altera_eth_tse_inst|i_lvdsio_rx_0|core_dpa_data_out_0_8_neg
Info: Temporarily removing clocks slower than 8.000  soc_inst|subsys_sgmii_emac1|eth_tse_0|altera_eth_tse_inst|i_lvdsio_rx_0|core_dpa_data_out_0_9
    Info: soc_inst|subsys_sgmii_emac1|eth_tse_0|altera_eth_tse_inst|i_lvdsio_rx_0|core_dpa_data_out_0_9_neg
Info (17966): Starting Hyper-Retimer operations.
Info (18914): The Hyper-Retimer was unable to optimize the design due to retiming restrictions. Run Fast Forward Timing Closure Recommendations to see step-by-step suggestions for design changes and show the estimated performance improvement from making these changes.
Info (17968): Completed Hyper-Retimer operations.
Info (18821): Fitter Hyper-Retimer operations ending: elapsed time is 00:00:05


