{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II " "Info: Running Quartus II Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 222 10/21/2009 SJ Web Edition " "Info: Version 9.1 Build 222 10/21/2009 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Tue May 14 06:28:58 2019 " "Info: Processing started: Tue May 14 06:28:58 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off CourseWork -c CourseWork " "Info: Command: quartus_fit --read_settings_files=off --write_settings_files=off CourseWork -c CourseWork" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IMPP_MPP_AUTO_ASSIGNED_DEVICE" "CourseWork EP2S15F484C3 " "Info: Automatically selected device EP2S15F484C3 for design CourseWork" {  } {  } 0 0 "Automatically selected device %2!s! for design %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Info: Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 0 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "" 0 -1}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Warning: Feature LogicLock is only available with a valid subscription license. Please purchase a software subscription to gain full access to this feature." {  } {  } 0 0 "Feature %1!s! is only available with a valid subscription license. Please purchase a software subscription to gain full access to this feature." 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Info: Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" {  } {  } 2 0 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "" 0 -1}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "1 " "Info: Fitter converted 1 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~DATA0~ E13 " "Info: Pin ~DATA0~ is reserved at location E13" {  } { { "c:/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/quartus/bin/pin_planner.ppl" { ~DATA0~ } } } { "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~DATA0~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/serge/SAFOECT-Project/CourseWork/" 0 { } { { 0 { 0 ""} 0 4935 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Info: Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 0 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "" 0 -1}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "64 64 " "Critical Warning: No exact pin location assignment(s) for 64 pins of 64 total pins" { { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "CPU\[8\] " "Info: Pin CPU\[8\] not assigned to an exact location on the device" {  } { { "c:/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/quartus/bin/pin_planner.ppl" { CPU[8] } } } { "MainScheme.bdf" "" { Schematic "C:/Users/serge/SAFOECT-Project/CourseWork/MainScheme.bdf" { { 176 720 896 192 "CPU\[8..0\]" "" } } } } { "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { CPU[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/serge/SAFOECT-Project/CourseWork/" 0 { } { { 0 { 0 ""} 0 1239 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "CPU\[7\] " "Info: Pin CPU\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/quartus/bin/pin_planner.ppl" { CPU[7] } } } { "MainScheme.bdf" "" { Schematic "C:/Users/serge/SAFOECT-Project/CourseWork/MainScheme.bdf" { { 176 720 896 192 "CPU\[8..0\]" "" } } } } { "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { CPU[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/serge/SAFOECT-Project/CourseWork/" 0 { } { { 0 { 0 ""} 0 1240 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "CPU\[6\] " "Info: Pin CPU\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/quartus/bin/pin_planner.ppl" { CPU[6] } } } { "MainScheme.bdf" "" { Schematic "C:/Users/serge/SAFOECT-Project/CourseWork/MainScheme.bdf" { { 176 720 896 192 "CPU\[8..0\]" "" } } } } { "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { CPU[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/serge/SAFOECT-Project/CourseWork/" 0 { } { { 0 { 0 ""} 0 1241 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "CPU\[5\] " "Info: Pin CPU\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/quartus/bin/pin_planner.ppl" { CPU[5] } } } { "MainScheme.bdf" "" { Schematic "C:/Users/serge/SAFOECT-Project/CourseWork/MainScheme.bdf" { { 176 720 896 192 "CPU\[8..0\]" "" } } } } { "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { CPU[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/serge/SAFOECT-Project/CourseWork/" 0 { } { { 0 { 0 ""} 0 1242 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "CPU\[4\] " "Info: Pin CPU\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/quartus/bin/pin_planner.ppl" { CPU[4] } } } { "MainScheme.bdf" "" { Schematic "C:/Users/serge/SAFOECT-Project/CourseWork/MainScheme.bdf" { { 176 720 896 192 "CPU\[8..0\]" "" } } } } { "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { CPU[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/serge/SAFOECT-Project/CourseWork/" 0 { } { { 0 { 0 ""} 0 1243 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "CPU\[3\] " "Info: Pin CPU\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/quartus/bin/pin_planner.ppl" { CPU[3] } } } { "MainScheme.bdf" "" { Schematic "C:/Users/serge/SAFOECT-Project/CourseWork/MainScheme.bdf" { { 176 720 896 192 "CPU\[8..0\]" "" } } } } { "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { CPU[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/serge/SAFOECT-Project/CourseWork/" 0 { } { { 0 { 0 ""} 0 1244 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "CPU\[2\] " "Info: Pin CPU\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/quartus/bin/pin_planner.ppl" { CPU[2] } } } { "MainScheme.bdf" "" { Schematic "C:/Users/serge/SAFOECT-Project/CourseWork/MainScheme.bdf" { { 176 720 896 192 "CPU\[8..0\]" "" } } } } { "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { CPU[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/serge/SAFOECT-Project/CourseWork/" 0 { } { { 0 { 0 ""} 0 1245 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "CPU\[1\] " "Info: Pin CPU\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/quartus/bin/pin_planner.ppl" { CPU[1] } } } { "MainScheme.bdf" "" { Schematic "C:/Users/serge/SAFOECT-Project/CourseWork/MainScheme.bdf" { { 176 720 896 192 "CPU\[8..0\]" "" } } } } { "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { CPU[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/serge/SAFOECT-Project/CourseWork/" 0 { } { { 0 { 0 ""} 0 1246 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "CPU\[0\] " "Info: Pin CPU\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/quartus/bin/pin_planner.ppl" { CPU[0] } } } { "MainScheme.bdf" "" { Schematic "C:/Users/serge/SAFOECT-Project/CourseWork/MainScheme.bdf" { { 176 720 896 192 "CPU\[8..0\]" "" } } } } { "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { CPU[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/serge/SAFOECT-Project/CourseWork/" 0 { } { { 0 { 0 ""} 0 1247 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Memory\[8\] " "Info: Pin Memory\[8\] not assigned to an exact location on the device" {  } { { "c:/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/quartus/bin/pin_planner.ppl" { Memory[8] } } } { "MainScheme.bdf" "" { Schematic "C:/Users/serge/SAFOECT-Project/CourseWork/MainScheme.bdf" { { 336 720 896 352 "Memory\[8..0\]" "" } } } } { "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { Memory[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/serge/SAFOECT-Project/CourseWork/" 0 { } { { 0 { 0 ""} 0 1248 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Memory\[7\] " "Info: Pin Memory\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/quartus/bin/pin_planner.ppl" { Memory[7] } } } { "MainScheme.bdf" "" { Schematic "C:/Users/serge/SAFOECT-Project/CourseWork/MainScheme.bdf" { { 336 720 896 352 "Memory\[8..0\]" "" } } } } { "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { Memory[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/serge/SAFOECT-Project/CourseWork/" 0 { } { { 0 { 0 ""} 0 1249 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Memory\[6\] " "Info: Pin Memory\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/quartus/bin/pin_planner.ppl" { Memory[6] } } } { "MainScheme.bdf" "" { Schematic "C:/Users/serge/SAFOECT-Project/CourseWork/MainScheme.bdf" { { 336 720 896 352 "Memory\[8..0\]" "" } } } } { "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { Memory[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/serge/SAFOECT-Project/CourseWork/" 0 { } { { 0 { 0 ""} 0 1250 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Memory\[5\] " "Info: Pin Memory\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/quartus/bin/pin_planner.ppl" { Memory[5] } } } { "MainScheme.bdf" "" { Schematic "C:/Users/serge/SAFOECT-Project/CourseWork/MainScheme.bdf" { { 336 720 896 352 "Memory\[8..0\]" "" } } } } { "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { Memory[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/serge/SAFOECT-Project/CourseWork/" 0 { } { { 0 { 0 ""} 0 1251 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Memory\[4\] " "Info: Pin Memory\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/quartus/bin/pin_planner.ppl" { Memory[4] } } } { "MainScheme.bdf" "" { Schematic "C:/Users/serge/SAFOECT-Project/CourseWork/MainScheme.bdf" { { 336 720 896 352 "Memory\[8..0\]" "" } } } } { "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { Memory[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/serge/SAFOECT-Project/CourseWork/" 0 { } { { 0 { 0 ""} 0 1252 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Memory\[3\] " "Info: Pin Memory\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/quartus/bin/pin_planner.ppl" { Memory[3] } } } { "MainScheme.bdf" "" { Schematic "C:/Users/serge/SAFOECT-Project/CourseWork/MainScheme.bdf" { { 336 720 896 352 "Memory\[8..0\]" "" } } } } { "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { Memory[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/serge/SAFOECT-Project/CourseWork/" 0 { } { { 0 { 0 ""} 0 1253 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Memory\[2\] " "Info: Pin Memory\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/quartus/bin/pin_planner.ppl" { Memory[2] } } } { "MainScheme.bdf" "" { Schematic "C:/Users/serge/SAFOECT-Project/CourseWork/MainScheme.bdf" { { 336 720 896 352 "Memory\[8..0\]" "" } } } } { "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { Memory[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/serge/SAFOECT-Project/CourseWork/" 0 { } { { 0 { 0 ""} 0 1254 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Memory\[1\] " "Info: Pin Memory\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/quartus/bin/pin_planner.ppl" { Memory[1] } } } { "MainScheme.bdf" "" { Schematic "C:/Users/serge/SAFOECT-Project/CourseWork/MainScheme.bdf" { { 336 720 896 352 "Memory\[8..0\]" "" } } } } { "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { Memory[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/serge/SAFOECT-Project/CourseWork/" 0 { } { { 0 { 0 ""} 0 1255 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Memory\[0\] " "Info: Pin Memory\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/quartus/bin/pin_planner.ppl" { Memory[0] } } } { "MainScheme.bdf" "" { Schematic "C:/Users/serge/SAFOECT-Project/CourseWork/MainScheme.bdf" { { 336 720 896 352 "Memory\[8..0\]" "" } } } } { "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { Memory[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/serge/SAFOECT-Project/CourseWork/" 0 { } { { 0 { 0 ""} 0 1256 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MemoryAddress\[13\] " "Info: Pin MemoryAddress\[13\] not assigned to an exact location on the device" {  } { { "c:/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/quartus/bin/pin_planner.ppl" { MemoryAddress[13] } } } { "MainScheme.bdf" "" { Schematic "C:/Users/serge/SAFOECT-Project/CourseWork/MainScheme.bdf" { { 432 448 655 448 "MemoryAddress\[13..0\]" "" } } } } { "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { MemoryAddress[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/serge/SAFOECT-Project/CourseWork/" 0 { } { { 0 { 0 ""} 0 1257 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MemoryAddress\[12\] " "Info: Pin MemoryAddress\[12\] not assigned to an exact location on the device" {  } { { "c:/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/quartus/bin/pin_planner.ppl" { MemoryAddress[12] } } } { "MainScheme.bdf" "" { Schematic "C:/Users/serge/SAFOECT-Project/CourseWork/MainScheme.bdf" { { 432 448 655 448 "MemoryAddress\[13..0\]" "" } } } } { "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { MemoryAddress[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/serge/SAFOECT-Project/CourseWork/" 0 { } { { 0 { 0 ""} 0 1258 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MemoryAddress\[11\] " "Info: Pin MemoryAddress\[11\] not assigned to an exact location on the device" {  } { { "c:/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/quartus/bin/pin_planner.ppl" { MemoryAddress[11] } } } { "MainScheme.bdf" "" { Schematic "C:/Users/serge/SAFOECT-Project/CourseWork/MainScheme.bdf" { { 432 448 655 448 "MemoryAddress\[13..0\]" "" } } } } { "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { MemoryAddress[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/serge/SAFOECT-Project/CourseWork/" 0 { } { { 0 { 0 ""} 0 1259 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MemoryAddress\[10\] " "Info: Pin MemoryAddress\[10\] not assigned to an exact location on the device" {  } { { "c:/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/quartus/bin/pin_planner.ppl" { MemoryAddress[10] } } } { "MainScheme.bdf" "" { Schematic "C:/Users/serge/SAFOECT-Project/CourseWork/MainScheme.bdf" { { 432 448 655 448 "MemoryAddress\[13..0\]" "" } } } } { "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { MemoryAddress[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/serge/SAFOECT-Project/CourseWork/" 0 { } { { 0 { 0 ""} 0 1260 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MemoryAddress\[9\] " "Info: Pin MemoryAddress\[9\] not assigned to an exact location on the device" {  } { { "c:/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/quartus/bin/pin_planner.ppl" { MemoryAddress[9] } } } { "MainScheme.bdf" "" { Schematic "C:/Users/serge/SAFOECT-Project/CourseWork/MainScheme.bdf" { { 432 448 655 448 "MemoryAddress\[13..0\]" "" } } } } { "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { MemoryAddress[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/serge/SAFOECT-Project/CourseWork/" 0 { } { { 0 { 0 ""} 0 1261 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MemoryAddress\[8\] " "Info: Pin MemoryAddress\[8\] not assigned to an exact location on the device" {  } { { "c:/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/quartus/bin/pin_planner.ppl" { MemoryAddress[8] } } } { "MainScheme.bdf" "" { Schematic "C:/Users/serge/SAFOECT-Project/CourseWork/MainScheme.bdf" { { 432 448 655 448 "MemoryAddress\[13..0\]" "" } } } } { "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { MemoryAddress[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/serge/SAFOECT-Project/CourseWork/" 0 { } { { 0 { 0 ""} 0 1262 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MemoryAddress\[7\] " "Info: Pin MemoryAddress\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/quartus/bin/pin_planner.ppl" { MemoryAddress[7] } } } { "MainScheme.bdf" "" { Schematic "C:/Users/serge/SAFOECT-Project/CourseWork/MainScheme.bdf" { { 432 448 655 448 "MemoryAddress\[13..0\]" "" } } } } { "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { MemoryAddress[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/serge/SAFOECT-Project/CourseWork/" 0 { } { { 0 { 0 ""} 0 1263 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MemoryAddress\[6\] " "Info: Pin MemoryAddress\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/quartus/bin/pin_planner.ppl" { MemoryAddress[6] } } } { "MainScheme.bdf" "" { Schematic "C:/Users/serge/SAFOECT-Project/CourseWork/MainScheme.bdf" { { 432 448 655 448 "MemoryAddress\[13..0\]" "" } } } } { "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { MemoryAddress[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/serge/SAFOECT-Project/CourseWork/" 0 { } { { 0 { 0 ""} 0 1264 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MemoryAddress\[5\] " "Info: Pin MemoryAddress\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/quartus/bin/pin_planner.ppl" { MemoryAddress[5] } } } { "MainScheme.bdf" "" { Schematic "C:/Users/serge/SAFOECT-Project/CourseWork/MainScheme.bdf" { { 432 448 655 448 "MemoryAddress\[13..0\]" "" } } } } { "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { MemoryAddress[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/serge/SAFOECT-Project/CourseWork/" 0 { } { { 0 { 0 ""} 0 1265 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MemoryAddress\[4\] " "Info: Pin MemoryAddress\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/quartus/bin/pin_planner.ppl" { MemoryAddress[4] } } } { "MainScheme.bdf" "" { Schematic "C:/Users/serge/SAFOECT-Project/CourseWork/MainScheme.bdf" { { 432 448 655 448 "MemoryAddress\[13..0\]" "" } } } } { "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { MemoryAddress[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/serge/SAFOECT-Project/CourseWork/" 0 { } { { 0 { 0 ""} 0 1266 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MemoryAddress\[3\] " "Info: Pin MemoryAddress\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/quartus/bin/pin_planner.ppl" { MemoryAddress[3] } } } { "MainScheme.bdf" "" { Schematic "C:/Users/serge/SAFOECT-Project/CourseWork/MainScheme.bdf" { { 432 448 655 448 "MemoryAddress\[13..0\]" "" } } } } { "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { MemoryAddress[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/serge/SAFOECT-Project/CourseWork/" 0 { } { { 0 { 0 ""} 0 1267 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MemoryAddress\[2\] " "Info: Pin MemoryAddress\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/quartus/bin/pin_planner.ppl" { MemoryAddress[2] } } } { "MainScheme.bdf" "" { Schematic "C:/Users/serge/SAFOECT-Project/CourseWork/MainScheme.bdf" { { 432 448 655 448 "MemoryAddress\[13..0\]" "" } } } } { "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { MemoryAddress[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/serge/SAFOECT-Project/CourseWork/" 0 { } { { 0 { 0 ""} 0 1268 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MemoryAddress\[1\] " "Info: Pin MemoryAddress\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/quartus/bin/pin_planner.ppl" { MemoryAddress[1] } } } { "MainScheme.bdf" "" { Schematic "C:/Users/serge/SAFOECT-Project/CourseWork/MainScheme.bdf" { { 432 448 655 448 "MemoryAddress\[13..0\]" "" } } } } { "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { MemoryAddress[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/serge/SAFOECT-Project/CourseWork/" 0 { } { { 0 { 0 ""} 0 1269 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MemoryAddress\[0\] " "Info: Pin MemoryAddress\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/quartus/bin/pin_planner.ppl" { MemoryAddress[0] } } } { "MainScheme.bdf" "" { Schematic "C:/Users/serge/SAFOECT-Project/CourseWork/MainScheme.bdf" { { 432 448 655 448 "MemoryAddress\[13..0\]" "" } } } } { "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { MemoryAddress[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/serge/SAFOECT-Project/CourseWork/" 0 { } { { 0 { 0 ""} 0 1270 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RegisteAddress\[2\] " "Info: Pin RegisteAddress\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/quartus/bin/pin_planner.ppl" { RegisteAddress[2] } } } { "MainScheme.bdf" "" { Schematic "C:/Users/serge/SAFOECT-Project/CourseWork/MainScheme.bdf" { { 160 720 918 176 "RegisteAddress\[2..0\]" "" } } } } { "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { RegisteAddress[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/serge/SAFOECT-Project/CourseWork/" 0 { } { { 0 { 0 ""} 0 1271 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RegisteAddress\[1\] " "Info: Pin RegisteAddress\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/quartus/bin/pin_planner.ppl" { RegisteAddress[1] } } } { "MainScheme.bdf" "" { Schematic "C:/Users/serge/SAFOECT-Project/CourseWork/MainScheme.bdf" { { 160 720 918 176 "RegisteAddress\[2..0\]" "" } } } } { "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { RegisteAddress[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/serge/SAFOECT-Project/CourseWork/" 0 { } { { 0 { 0 ""} 0 1272 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RegisteAddress\[0\] " "Info: Pin RegisteAddress\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/quartus/bin/pin_planner.ppl" { RegisteAddress[0] } } } { "MainScheme.bdf" "" { Schematic "C:/Users/serge/SAFOECT-Project/CourseWork/MainScheme.bdf" { { 160 720 918 176 "RegisteAddress\[2..0\]" "" } } } } { "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { RegisteAddress[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/serge/SAFOECT-Project/CourseWork/" 0 { } { { 0 { 0 ""} 0 1273 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ALU\[8\] " "Info: Pin ALU\[8\] not assigned to an exact location on the device" {  } { { "c:/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/quartus/bin/pin_planner.ppl" { ALU[8] } } } { "MainScheme.bdf" "" { Schematic "C:/Users/serge/SAFOECT-Project/CourseWork/MainScheme.bdf" { { 144 720 896 160 "ALU\[8..0\]" "" } } } } { "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { ALU[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/serge/SAFOECT-Project/CourseWork/" 0 { } { { 0 { 0 ""} 0 1211 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ALU\[7\] " "Info: Pin ALU\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/quartus/bin/pin_planner.ppl" { ALU[7] } } } { "MainScheme.bdf" "" { Schematic "C:/Users/serge/SAFOECT-Project/CourseWork/MainScheme.bdf" { { 144 720 896 160 "ALU\[8..0\]" "" } } } } { "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { ALU[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/serge/SAFOECT-Project/CourseWork/" 0 { } { { 0 { 0 ""} 0 1212 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ALU\[6\] " "Info: Pin ALU\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/quartus/bin/pin_planner.ppl" { ALU[6] } } } { "MainScheme.bdf" "" { Schematic "C:/Users/serge/SAFOECT-Project/CourseWork/MainScheme.bdf" { { 144 720 896 160 "ALU\[8..0\]" "" } } } } { "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { ALU[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/serge/SAFOECT-Project/CourseWork/" 0 { } { { 0 { 0 ""} 0 1213 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ALU\[5\] " "Info: Pin ALU\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/quartus/bin/pin_planner.ppl" { ALU[5] } } } { "MainScheme.bdf" "" { Schematic "C:/Users/serge/SAFOECT-Project/CourseWork/MainScheme.bdf" { { 144 720 896 160 "ALU\[8..0\]" "" } } } } { "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { ALU[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/serge/SAFOECT-Project/CourseWork/" 0 { } { { 0 { 0 ""} 0 1214 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ALU\[4\] " "Info: Pin ALU\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/quartus/bin/pin_planner.ppl" { ALU[4] } } } { "MainScheme.bdf" "" { Schematic "C:/Users/serge/SAFOECT-Project/CourseWork/MainScheme.bdf" { { 144 720 896 160 "ALU\[8..0\]" "" } } } } { "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { ALU[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/serge/SAFOECT-Project/CourseWork/" 0 { } { { 0 { 0 ""} 0 1215 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ALU\[3\] " "Info: Pin ALU\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/quartus/bin/pin_planner.ppl" { ALU[3] } } } { "MainScheme.bdf" "" { Schematic "C:/Users/serge/SAFOECT-Project/CourseWork/MainScheme.bdf" { { 144 720 896 160 "ALU\[8..0\]" "" } } } } { "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { ALU[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/serge/SAFOECT-Project/CourseWork/" 0 { } { { 0 { 0 ""} 0 1216 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ALU\[2\] " "Info: Pin ALU\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/quartus/bin/pin_planner.ppl" { ALU[2] } } } { "MainScheme.bdf" "" { Schematic "C:/Users/serge/SAFOECT-Project/CourseWork/MainScheme.bdf" { { 144 720 896 160 "ALU\[8..0\]" "" } } } } { "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { ALU[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/serge/SAFOECT-Project/CourseWork/" 0 { } { { 0 { 0 ""} 0 1217 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ALU\[1\] " "Info: Pin ALU\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/quartus/bin/pin_planner.ppl" { ALU[1] } } } { "MainScheme.bdf" "" { Schematic "C:/Users/serge/SAFOECT-Project/CourseWork/MainScheme.bdf" { { 144 720 896 160 "ALU\[8..0\]" "" } } } } { "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { ALU[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/serge/SAFOECT-Project/CourseWork/" 0 { } { { 0 { 0 ""} 0 1218 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ALU\[0\] " "Info: Pin ALU\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/quartus/bin/pin_planner.ppl" { ALU[0] } } } { "MainScheme.bdf" "" { Schematic "C:/Users/serge/SAFOECT-Project/CourseWork/MainScheme.bdf" { { 144 720 896 160 "ALU\[8..0\]" "" } } } } { "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { ALU[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/serge/SAFOECT-Project/CourseWork/" 0 { } { { 0 { 0 ""} 0 1219 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Command\[15\] " "Info: Pin Command\[15\] not assigned to an exact location on the device" {  } { { "c:/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/quartus/bin/pin_planner.ppl" { Command[15] } } } { "MainScheme.bdf" "" { Schematic "C:/Users/serge/SAFOECT-Project/CourseWork/MainScheme.bdf" { { 128 720 897 144 "Command\[15..0\]" "" } } } } { "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { Command[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/serge/SAFOECT-Project/CourseWork/" 0 { } { { 0 { 0 ""} 0 1220 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Command\[14\] " "Info: Pin Command\[14\] not assigned to an exact location on the device" {  } { { "c:/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/quartus/bin/pin_planner.ppl" { Command[14] } } } { "MainScheme.bdf" "" { Schematic "C:/Users/serge/SAFOECT-Project/CourseWork/MainScheme.bdf" { { 128 720 897 144 "Command\[15..0\]" "" } } } } { "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { Command[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/serge/SAFOECT-Project/CourseWork/" 0 { } { { 0 { 0 ""} 0 1221 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Command\[13\] " "Info: Pin Command\[13\] not assigned to an exact location on the device" {  } { { "c:/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/quartus/bin/pin_planner.ppl" { Command[13] } } } { "MainScheme.bdf" "" { Schematic "C:/Users/serge/SAFOECT-Project/CourseWork/MainScheme.bdf" { { 128 720 897 144 "Command\[15..0\]" "" } } } } { "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { Command[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/serge/SAFOECT-Project/CourseWork/" 0 { } { { 0 { 0 ""} 0 1222 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Command\[12\] " "Info: Pin Command\[12\] not assigned to an exact location on the device" {  } { { "c:/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/quartus/bin/pin_planner.ppl" { Command[12] } } } { "MainScheme.bdf" "" { Schematic "C:/Users/serge/SAFOECT-Project/CourseWork/MainScheme.bdf" { { 128 720 897 144 "Command\[15..0\]" "" } } } } { "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { Command[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/serge/SAFOECT-Project/CourseWork/" 0 { } { { 0 { 0 ""} 0 1223 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Command\[11\] " "Info: Pin Command\[11\] not assigned to an exact location on the device" {  } { { "c:/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/quartus/bin/pin_planner.ppl" { Command[11] } } } { "MainScheme.bdf" "" { Schematic "C:/Users/serge/SAFOECT-Project/CourseWork/MainScheme.bdf" { { 128 720 897 144 "Command\[15..0\]" "" } } } } { "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { Command[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/serge/SAFOECT-Project/CourseWork/" 0 { } { { 0 { 0 ""} 0 1224 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Command\[10\] " "Info: Pin Command\[10\] not assigned to an exact location on the device" {  } { { "c:/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/quartus/bin/pin_planner.ppl" { Command[10] } } } { "MainScheme.bdf" "" { Schematic "C:/Users/serge/SAFOECT-Project/CourseWork/MainScheme.bdf" { { 128 720 897 144 "Command\[15..0\]" "" } } } } { "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { Command[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/serge/SAFOECT-Project/CourseWork/" 0 { } { { 0 { 0 ""} 0 1225 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Command\[9\] " "Info: Pin Command\[9\] not assigned to an exact location on the device" {  } { { "c:/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/quartus/bin/pin_planner.ppl" { Command[9] } } } { "MainScheme.bdf" "" { Schematic "C:/Users/serge/SAFOECT-Project/CourseWork/MainScheme.bdf" { { 128 720 897 144 "Command\[15..0\]" "" } } } } { "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { Command[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/serge/SAFOECT-Project/CourseWork/" 0 { } { { 0 { 0 ""} 0 1226 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Command\[8\] " "Info: Pin Command\[8\] not assigned to an exact location on the device" {  } { { "c:/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/quartus/bin/pin_planner.ppl" { Command[8] } } } { "MainScheme.bdf" "" { Schematic "C:/Users/serge/SAFOECT-Project/CourseWork/MainScheme.bdf" { { 128 720 897 144 "Command\[15..0\]" "" } } } } { "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { Command[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/serge/SAFOECT-Project/CourseWork/" 0 { } { { 0 { 0 ""} 0 1227 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Command\[7\] " "Info: Pin Command\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/quartus/bin/pin_planner.ppl" { Command[7] } } } { "MainScheme.bdf" "" { Schematic "C:/Users/serge/SAFOECT-Project/CourseWork/MainScheme.bdf" { { 128 720 897 144 "Command\[15..0\]" "" } } } } { "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { Command[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/serge/SAFOECT-Project/CourseWork/" 0 { } { { 0 { 0 ""} 0 1228 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Command\[6\] " "Info: Pin Command\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/quartus/bin/pin_planner.ppl" { Command[6] } } } { "MainScheme.bdf" "" { Schematic "C:/Users/serge/SAFOECT-Project/CourseWork/MainScheme.bdf" { { 128 720 897 144 "Command\[15..0\]" "" } } } } { "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { Command[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/serge/SAFOECT-Project/CourseWork/" 0 { } { { 0 { 0 ""} 0 1229 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Command\[5\] " "Info: Pin Command\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/quartus/bin/pin_planner.ppl" { Command[5] } } } { "MainScheme.bdf" "" { Schematic "C:/Users/serge/SAFOECT-Project/CourseWork/MainScheme.bdf" { { 128 720 897 144 "Command\[15..0\]" "" } } } } { "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { Command[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/serge/SAFOECT-Project/CourseWork/" 0 { } { { 0 { 0 ""} 0 1230 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Command\[4\] " "Info: Pin Command\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/quartus/bin/pin_planner.ppl" { Command[4] } } } { "MainScheme.bdf" "" { Schematic "C:/Users/serge/SAFOECT-Project/CourseWork/MainScheme.bdf" { { 128 720 897 144 "Command\[15..0\]" "" } } } } { "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { Command[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/serge/SAFOECT-Project/CourseWork/" 0 { } { { 0 { 0 ""} 0 1231 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Command\[3\] " "Info: Pin Command\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/quartus/bin/pin_planner.ppl" { Command[3] } } } { "MainScheme.bdf" "" { Schematic "C:/Users/serge/SAFOECT-Project/CourseWork/MainScheme.bdf" { { 128 720 897 144 "Command\[15..0\]" "" } } } } { "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { Command[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/serge/SAFOECT-Project/CourseWork/" 0 { } { { 0 { 0 ""} 0 1232 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Command\[2\] " "Info: Pin Command\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/quartus/bin/pin_planner.ppl" { Command[2] } } } { "MainScheme.bdf" "" { Schematic "C:/Users/serge/SAFOECT-Project/CourseWork/MainScheme.bdf" { { 128 720 897 144 "Command\[15..0\]" "" } } } } { "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { Command[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/serge/SAFOECT-Project/CourseWork/" 0 { } { { 0 { 0 ""} 0 1233 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Command\[1\] " "Info: Pin Command\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/quartus/bin/pin_planner.ppl" { Command[1] } } } { "MainScheme.bdf" "" { Schematic "C:/Users/serge/SAFOECT-Project/CourseWork/MainScheme.bdf" { { 128 720 897 144 "Command\[15..0\]" "" } } } } { "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { Command[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/serge/SAFOECT-Project/CourseWork/" 0 { } { { 0 { 0 ""} 0 1234 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Command\[0\] " "Info: Pin Command\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/quartus/bin/pin_planner.ppl" { Command[0] } } } { "MainScheme.bdf" "" { Schematic "C:/Users/serge/SAFOECT-Project/CourseWork/MainScheme.bdf" { { 128 720 897 144 "Command\[15..0\]" "" } } } } { "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { Command[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/serge/SAFOECT-Project/CourseWork/" 0 { } { { 0 { 0 ""} 0 1235 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Control\[2\] " "Info: Pin Control\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/quartus/bin/pin_planner.ppl" { Control[2] } } } { "MainScheme.bdf" "" { Schematic "C:/Users/serge/SAFOECT-Project/CourseWork/MainScheme.bdf" { { 416 448 624 432 "Control\[2..0\]" "" } } } } { "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { Control[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/serge/SAFOECT-Project/CourseWork/" 0 { } { { 0 { 0 ""} 0 1236 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Control\[1\] " "Info: Pin Control\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/quartus/bin/pin_planner.ppl" { Control[1] } } } { "MainScheme.bdf" "" { Schematic "C:/Users/serge/SAFOECT-Project/CourseWork/MainScheme.bdf" { { 416 448 624 432 "Control\[2..0\]" "" } } } } { "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { Control[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/serge/SAFOECT-Project/CourseWork/" 0 { } { { 0 { 0 ""} 0 1237 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Control\[0\] " "Info: Pin Control\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/quartus/bin/pin_planner.ppl" { Control[0] } } } { "MainScheme.bdf" "" { Schematic "C:/Users/serge/SAFOECT-Project/CourseWork/MainScheme.bdf" { { 416 448 624 432 "Control\[2..0\]" "" } } } } { "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { Control[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/serge/SAFOECT-Project/CourseWork/" 0 { } { { 0 { 0 ""} 0 1238 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Clock " "Info: Pin Clock not assigned to an exact location on the device" {  } { { "c:/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/quartus/bin/pin_planner.ppl" { Clock } } } { "MainScheme.bdf" "" { Schematic "C:/Users/serge/SAFOECT-Project/CourseWork/MainScheme.bdf" { { 128 232 400 144 "Clock" "" } } } } { "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { Clock } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/serge/SAFOECT-Project/CourseWork/" 0 { } { { 0 { 0 ""} 0 1274 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1}  } {  } 1 0 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins" 0 0 "" 0 -1}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Warning: Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 0 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "" 0 -1}
{ "Info" "ITDC_FITTER_TIMING_ENGINE" "Classic " "Info: Timing-driven compilation is using the Classic Timing Analyzer" {  } {  } 0 0 "Timing-driven compilation is using the %1!s! Timing Analyzer" 0 0 "" 0 -1}
{ "Info" "ITAN_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Info: Timing requirements not specified -- quality metrics such as performance and power consumption may be sacrificed to reduce compilation time." {  } {  } 0 0 "Timing requirements not specified -- quality metrics such as performance and power consumption may be sacrificed to reduce compilation time." 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "Clock (placed in PIN N20 (CLK3p, Input)) " "Info: Automatically promoted node Clock (placed in PIN N20 (CLK3p, Input))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G3 " "Info: Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G3" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info: Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "CPU:inst\|ControlUnitBlock:inst\|lpm_dff0:inst23\|lpm_ff:lpm_ff_component\|dffs\[3\] " "Info: Destination node CPU:inst\|ControlUnitBlock:inst\|lpm_dff0:inst23\|lpm_ff:lpm_ff_component\|dffs\[3\]" {  } { { "lpm_ff.tdf" "" { Text "c:/altera/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } } { "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { CPU:inst|ControlUnitBlock:inst|lpm_dff0:inst23|lpm_ff:lpm_ff_component|dffs[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/serge/SAFOECT-Project/CourseWork/" 0 { } { { 0 { 0 ""} 0 3116 3016 4146 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "CPU:inst\|ControlUnitBlock:inst\|lpm_dff0:inst23\|lpm_ff:lpm_ff_component\|dffs\[2\] " "Info: Destination node CPU:inst\|ControlUnitBlock:inst\|lpm_dff0:inst23\|lpm_ff:lpm_ff_component\|dffs\[2\]" {  } { { "lpm_ff.tdf" "" { Text "c:/altera/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } } { "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { CPU:inst|ControlUnitBlock:inst|lpm_dff0:inst23|lpm_ff:lpm_ff_component|dffs[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/serge/SAFOECT-Project/CourseWork/" 0 { } { { 0 { 0 ""} 0 3117 3016 4146 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "CPU:inst\|ControlUnitBlock:inst\|lpm_dff0:inst23\|lpm_ff:lpm_ff_component\|dffs\[1\] " "Info: Destination node CPU:inst\|ControlUnitBlock:inst\|lpm_dff0:inst23\|lpm_ff:lpm_ff_component\|dffs\[1\]" {  } { { "lpm_ff.tdf" "" { Text "c:/altera/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } } { "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { CPU:inst|ControlUnitBlock:inst|lpm_dff0:inst23|lpm_ff:lpm_ff_component|dffs[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/serge/SAFOECT-Project/CourseWork/" 0 { } { { 0 { 0 ""} 0 3118 3016 4146 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "CPU:inst\|ControlUnitBlock:inst\|lpm_dff0:inst23\|lpm_ff:lpm_ff_component\|dffs\[0\] " "Info: Destination node CPU:inst\|ControlUnitBlock:inst\|lpm_dff0:inst23\|lpm_ff:lpm_ff_component\|dffs\[0\]" {  } { { "lpm_ff.tdf" "" { Text "c:/altera/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } } { "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { CPU:inst|ControlUnitBlock:inst|lpm_dff0:inst23|lpm_ff:lpm_ff_component|dffs[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/serge/SAFOECT-Project/CourseWork/" 0 { } { { 0 { 0 ""} 0 3119 3016 4146 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "CPU:inst\|ControlUnitBlock:inst\|inst143~2 " "Info: Destination node CPU:inst\|ControlUnitBlock:inst\|inst143~2" {  } { { "ControlUnitBlock.bdf" "" { Schematic "C:/Users/serge/SAFOECT-Project/CourseWork/ControlUnitBlock.bdf" { { 744 424 488 888 "inst143" "" } } } } { "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { CPU:inst|ControlUnitBlock:inst|inst143~2 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/serge/SAFOECT-Project/CourseWork/" 0 { } { { 0 { 0 ""} 0 3700 3016 4146 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "CPU:inst\|ControlUnitBlock:inst\|inst35 " "Info: Destination node CPU:inst\|ControlUnitBlock:inst\|inst35" {  } { { "ControlUnitBlock.bdf" "" { Schematic "C:/Users/serge/SAFOECT-Project/CourseWork/ControlUnitBlock.bdf" { { 376 -160 -96 424 "inst35" "" } } } } { "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { CPU:inst|ControlUnitBlock:inst|inst35 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/serge/SAFOECT-Project/CourseWork/" 0 { } { { 0 { 0 ""} 0 1191 3016 4146 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "CPU:inst\|ControlUnitBlock:inst\|inst36 " "Info: Destination node CPU:inst\|ControlUnitBlock:inst\|inst36" {  } { { "ControlUnitBlock.bdf" "" { Schematic "C:/Users/serge/SAFOECT-Project/CourseWork/ControlUnitBlock.bdf" { { 520 -160 -96 568 "inst36" "" } } } } { "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { CPU:inst|ControlUnitBlock:inst|inst36 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/serge/SAFOECT-Project/CourseWork/" 0 { } { { 0 { 0 ""} 0 1143 3016 4146 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "CPU:inst\|ControlUnitBlock:inst\|inst37 " "Info: Destination node CPU:inst\|ControlUnitBlock:inst\|inst37" {  } { { "ControlUnitBlock.bdf" "" { Schematic "C:/Users/serge/SAFOECT-Project/CourseWork/ControlUnitBlock.bdf" { { 664 -160 -96 712 "inst37" "" } } } } { "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { CPU:inst|ControlUnitBlock:inst|inst37 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/serge/SAFOECT-Project/CourseWork/" 0 { } { { 0 { 0 ""} 0 1189 3016 4146 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "CPU:inst\|ControlUnitBlock:inst\|inst50 " "Info: Destination node CPU:inst\|ControlUnitBlock:inst\|inst50" {  } { { "ControlUnitBlock.bdf" "" { Schematic "C:/Users/serge/SAFOECT-Project/CourseWork/ControlUnitBlock.bdf" { { -792 1888 1952 -744 "inst50" "" } } } } { "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { CPU:inst|ControlUnitBlock:inst|inst50 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/serge/SAFOECT-Project/CourseWork/" 0 { } { { 0 { 0 ""} 0 1183 3016 4146 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "CPU:inst\|ControlUnitBlock:inst\|inst137 " "Info: Destination node CPU:inst\|ControlUnitBlock:inst\|inst137" {  } { { "ControlUnitBlock.bdf" "" { Schematic "C:/Users/serge/SAFOECT-Project/CourseWork/ControlUnitBlock.bdf" { { -792 1376 1440 -744 "inst137" "" } } } } { "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { CPU:inst|ControlUnitBlock:inst|inst137 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/serge/SAFOECT-Project/CourseWork/" 0 { } { { 0 { 0 ""} 0 1186 3016 4146 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_LIMITED_TO_SUB" "10 " "Info: Non-global destination nodes limited to 10 nodes" {  } {  } 0 0 "Non-global destination nodes limited to %1!d! nodes" 0 0 "" 0 -1}  } {  } 0 0 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1}  } { { "c:/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/quartus/bin/pin_planner.ppl" { Clock } } } { "MainScheme.bdf" "" { Schematic "C:/Users/serge/SAFOECT-Project/CourseWork/MainScheme.bdf" { { 128 232 400 144 "Clock" "" } } } } { "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { Clock } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/serge/SAFOECT-Project/CourseWork/" 0 { } { { 0 { 0 ""} 0 1274 3016 4146 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "CPU:inst\|ControlUnitBlock:inst\|inst143  " "Info: Automatically promoted node CPU:inst\|ControlUnitBlock:inst\|inst143 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info: Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "CPU:inst\|CacheBlock:inst10\|lpm_counter1:inst2\|lpm_counter:lpm_counter_component\|cntr_s3i:auto_generated\|counter_reg_bit1a\[3\] " "Info: Destination node CPU:inst\|CacheBlock:inst10\|lpm_counter1:inst2\|lpm_counter:lpm_counter_component\|cntr_s3i:auto_generated\|counter_reg_bit1a\[3\]" {  } { { "db/cntr_s3i.tdf" "" { Text "C:/Users/serge/SAFOECT-Project/CourseWork/db/cntr_s3i.tdf" 59 19 0 } } { "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { CPU:inst|CacheBlock:inst10|lpm_counter1:inst2|lpm_counter:lpm_counter_component|cntr_s3i:auto_generated|safe_q[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/serge/SAFOECT-Project/CourseWork/" 0 { } { { 0 { 0 ""} 0 2407 3016 4146 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "CPU:inst\|CacheBlock:inst10\|lpm_counter1:inst2\|lpm_counter:lpm_counter_component\|cntr_s3i:auto_generated\|counter_reg_bit1a\[2\] " "Info: Destination node CPU:inst\|CacheBlock:inst10\|lpm_counter1:inst2\|lpm_counter:lpm_counter_component\|cntr_s3i:auto_generated\|counter_reg_bit1a\[2\]" {  } { { "db/cntr_s3i.tdf" "" { Text "C:/Users/serge/SAFOECT-Project/CourseWork/db/cntr_s3i.tdf" 59 19 0 } } { "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { CPU:inst|CacheBlock:inst10|lpm_counter1:inst2|lpm_counter:lpm_counter_component|cntr_s3i:auto_generated|safe_q[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/serge/SAFOECT-Project/CourseWork/" 0 { } { { 0 { 0 ""} 0 2408 3016 4146 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "CPU:inst\|CacheBlock:inst10\|lpm_counter1:inst2\|lpm_counter:lpm_counter_component\|cntr_s3i:auto_generated\|counter_reg_bit1a\[1\] " "Info: Destination node CPU:inst\|CacheBlock:inst10\|lpm_counter1:inst2\|lpm_counter:lpm_counter_component\|cntr_s3i:auto_generated\|counter_reg_bit1a\[1\]" {  } { { "db/cntr_s3i.tdf" "" { Text "C:/Users/serge/SAFOECT-Project/CourseWork/db/cntr_s3i.tdf" 59 19 0 } } { "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { CPU:inst|CacheBlock:inst10|lpm_counter1:inst2|lpm_counter:lpm_counter_component|cntr_s3i:auto_generated|safe_q[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/serge/SAFOECT-Project/CourseWork/" 0 { } { { 0 { 0 ""} 0 2409 3016 4146 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "CPU:inst\|CacheBlock:inst10\|lpm_counter1:inst2\|lpm_counter:lpm_counter_component\|cntr_s3i:auto_generated\|counter_reg_bit1a\[0\] " "Info: Destination node CPU:inst\|CacheBlock:inst10\|lpm_counter1:inst2\|lpm_counter:lpm_counter_component\|cntr_s3i:auto_generated\|counter_reg_bit1a\[0\]" {  } { { "db/cntr_s3i.tdf" "" { Text "C:/Users/serge/SAFOECT-Project/CourseWork/db/cntr_s3i.tdf" 59 19 0 } } { "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { CPU:inst|CacheBlock:inst10|lpm_counter1:inst2|lpm_counter:lpm_counter_component|cntr_s3i:auto_generated|safe_q[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/serge/SAFOECT-Project/CourseWork/" 0 { } { { 0 { 0 ""} 0 2410 3016 4146 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "CPU:inst\|CacheBlock:inst10\|BankBlock:inst\|RowBlock:inst\|inst16~0 " "Info: Destination node CPU:inst\|CacheBlock:inst10\|BankBlock:inst\|RowBlock:inst\|inst16~0" {  } { { "RowBlock.bdf" "" { Schematic "C:/Users/serge/SAFOECT-Project/CourseWork/RowBlock.bdf" { { 144 376 440 192 "inst16" "" } } } } { "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { CPU:inst|CacheBlock:inst10|BankBlock:inst|RowBlock:inst|inst16~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/serge/SAFOECT-Project/CourseWork/" 0 { } { { 0 { 0 ""} 0 3803 3016 4146 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "CPU:inst\|CacheBlock:inst10\|BankBlock:inst\|RowBlock:inst\|inst18 " "Info: Destination node CPU:inst\|CacheBlock:inst10\|BankBlock:inst\|RowBlock:inst\|inst18" {  } { { "RowBlock.bdf" "" { Schematic "C:/Users/serge/SAFOECT-Project/CourseWork/RowBlock.bdf" { { 488 376 440 536 "inst18" "" } } } } { "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { CPU:inst|CacheBlock:inst10|BankBlock:inst|RowBlock:inst|inst18 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/serge/SAFOECT-Project/CourseWork/" 0 { } { { 0 { 0 ""} 0 1864 3016 4146 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "CPU:inst\|CacheBlock:inst10\|BankBlock:inst\|RowBlock:inst\|inst17 " "Info: Destination node CPU:inst\|CacheBlock:inst10\|BankBlock:inst\|RowBlock:inst\|inst17" {  } { { "RowBlock.bdf" "" { Schematic "C:/Users/serge/SAFOECT-Project/CourseWork/RowBlock.bdf" { { 312 376 440 360 "inst17" "" } } } } { "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { CPU:inst|CacheBlock:inst10|BankBlock:inst|RowBlock:inst|inst17 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/serge/SAFOECT-Project/CourseWork/" 0 { } { { 0 { 0 ""} 0 1862 3016 4146 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "CPU:inst\|CacheBlock:inst10\|BankBlock:inst\|RowBlock:inst\|inst19 " "Info: Destination node CPU:inst\|CacheBlock:inst10\|BankBlock:inst\|RowBlock:inst\|inst19" {  } { { "RowBlock.bdf" "" { Schematic "C:/Users/serge/SAFOECT-Project/CourseWork/RowBlock.bdf" { { 656 376 440 704 "inst19" "" } } } } { "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { CPU:inst|CacheBlock:inst10|BankBlock:inst|RowBlock:inst|inst19 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/serge/SAFOECT-Project/CourseWork/" 0 { } { { 0 { 0 ""} 0 1866 3016 4146 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "CPU:inst\|CacheBlock:inst10\|BankBlock:inst18\|RowBlock:inst\|inst16~0 " "Info: Destination node CPU:inst\|CacheBlock:inst10\|BankBlock:inst18\|RowBlock:inst\|inst16~0" {  } { { "RowBlock.bdf" "" { Schematic "C:/Users/serge/SAFOECT-Project/CourseWork/RowBlock.bdf" { { 144 376 440 192 "inst16" "" } } } } { "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { CPU:inst|CacheBlock:inst10|BankBlock:inst18|RowBlock:inst|inst16~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/serge/SAFOECT-Project/CourseWork/" 0 { } { { 0 { 0 ""} 0 3810 3016 4146 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "CPU:inst\|CacheBlock:inst10\|BankBlock:inst18\|RowBlock:inst\|inst18 " "Info: Destination node CPU:inst\|CacheBlock:inst10\|BankBlock:inst18\|RowBlock:inst\|inst18" {  } { { "RowBlock.bdf" "" { Schematic "C:/Users/serge/SAFOECT-Project/CourseWork/RowBlock.bdf" { { 488 376 440 536 "inst18" "" } } } } { "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { CPU:inst|CacheBlock:inst10|BankBlock:inst18|RowBlock:inst|inst18 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/serge/SAFOECT-Project/CourseWork/" 0 { } { { 0 { 0 ""} 0 1626 3016 4146 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_LIMITED_TO_SUB" "10 " "Info: Non-global destination nodes limited to 10 nodes" {  } {  } 0 0 "Non-global destination nodes limited to %1!d! nodes" 0 0 "" 0 -1}  } {  } 0 0 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1}  } { { "ControlUnitBlock.bdf" "" { Schematic "C:/Users/serge/SAFOECT-Project/CourseWork/ControlUnitBlock.bdf" { { 744 424 488 888 "inst143" "" } } } } { "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { CPU:inst|ControlUnitBlock:inst|inst143 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/serge/SAFOECT-Project/CourseWork/" 0 { } { { 0 { 0 ""} 0 1192 3016 4146 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "CPU:inst\|StackBlock:inst12\|inst26  " "Info: Automatically promoted node CPU:inst\|StackBlock:inst12\|inst26 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "StackBlock.bdf" "" { Schematic "C:/Users/serge/SAFOECT-Project/CourseWork/StackBlock.bdf" { { 568 1448 1512 616 "inst26" "" } } } } { "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { CPU:inst|StackBlock:inst12|inst26 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/serge/SAFOECT-Project/CourseWork/" 0 { } { { 0 { 0 ""} 0 793 3016 4146 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "CPU:inst\|POHBlock:inst6\|inst39  " "Info: Automatically promoted node CPU:inst\|POHBlock:inst6\|inst39 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "POHBlock.bdf" "" { Schematic "C:/Users/serge/SAFOECT-Project/CourseWork/POHBlock.bdf" { { 24 288 352 72 "inst39" "" } } } } { "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { CPU:inst|POHBlock:inst6|inst39 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/serge/SAFOECT-Project/CourseWork/" 0 { } { { 0 { 0 ""} 0 831 3016 4146 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "CPU:inst\|ControlUnitBlock:inst\|inst128  " "Info: Automatically promoted node CPU:inst\|ControlUnitBlock:inst\|inst128 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info: Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "CPU:inst\|ControlUnitBlock:inst\|inst143~5 " "Info: Destination node CPU:inst\|ControlUnitBlock:inst\|inst143~5" {  } { { "ControlUnitBlock.bdf" "" { Schematic "C:/Users/serge/SAFOECT-Project/CourseWork/ControlUnitBlock.bdf" { { 744 424 488 888 "inst143" "" } } } } { "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { CPU:inst|ControlUnitBlock:inst|inst143~5 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/serge/SAFOECT-Project/CourseWork/" 0 { } { { 0 { 0 ""} 0 3704 3016 4146 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "CPU:inst\|ControlUnitBlock:inst\|SubRegisterBlock:inst129\|inst34 " "Info: Destination node CPU:inst\|ControlUnitBlock:inst\|SubRegisterBlock:inst129\|inst34" {  } { { "SubRegisterBlock.bdf" "" { Schematic "C:/Users/serge/SAFOECT-Project/CourseWork/SubRegisterBlock.bdf" { { 176 320 384 224 "inst34" "" } } } } { "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { CPU:inst|ControlUnitBlock:inst|SubRegisterBlock:inst129|inst34 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/serge/SAFOECT-Project/CourseWork/" 0 { } { { 0 { 0 ""} 0 1064 3016 4146 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1}  } { { "ControlUnitBlock.bdf" "" { Schematic "C:/Users/serge/SAFOECT-Project/CourseWork/ControlUnitBlock.bdf" { { -1048 1632 1696 -1000 "inst128" "" } } } } { "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { CPU:inst|ControlUnitBlock:inst|inst128 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/serge/SAFOECT-Project/CourseWork/" 0 { } { { 0 { 0 ""} 0 1158 3016 4146 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "CPU:inst\|ControlUnitBlock:inst\|inst133  " "Info: Automatically promoted node CPU:inst\|ControlUnitBlock:inst\|inst133 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info: Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "CPU:inst\|ControlUnitBlock:inst\|inst143~5 " "Info: Destination node CPU:inst\|ControlUnitBlock:inst\|inst143~5" {  } { { "ControlUnitBlock.bdf" "" { Schematic "C:/Users/serge/SAFOECT-Project/CourseWork/ControlUnitBlock.bdf" { { 744 424 488 888 "inst143" "" } } } } { "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { CPU:inst|ControlUnitBlock:inst|inst143~5 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/serge/SAFOECT-Project/CourseWork/" 0 { } { { 0 { 0 ""} 0 3704 3016 4146 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "CPU:inst\|ControlUnitBlock:inst\|NxorRegisterBlock:inst139\|inst34 " "Info: Destination node CPU:inst\|ControlUnitBlock:inst\|NxorRegisterBlock:inst139\|inst34" {  } { { "NxorRegisterBlock.bdf" "" { Schematic "C:/Users/serge/SAFOECT-Project/CourseWork/NxorRegisterBlock.bdf" { { 192 424 488 240 "inst34" "" } } } } { "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { CPU:inst|ControlUnitBlock:inst|NxorRegisterBlock:inst139|inst34 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/serge/SAFOECT-Project/CourseWork/" 0 { } { { 0 { 0 ""} 0 1067 3016 4146 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1}  } { { "ControlUnitBlock.bdf" "" { Schematic "C:/Users/serge/SAFOECT-Project/CourseWork/ControlUnitBlock.bdf" { { -1048 2144 2208 -1000 "inst133" "" } } } } { "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { CPU:inst|ControlUnitBlock:inst|inst133 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/serge/SAFOECT-Project/CourseWork/" 0 { } { { 0 { 0 ""} 0 1155 3016 4146 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "CPU:inst\|ControlUnitBlock:inst\|inst137  " "Info: Automatically promoted node CPU:inst\|ControlUnitBlock:inst\|inst137 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info: Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "CPU:inst\|ControlUnitBlock:inst\|inst143~0 " "Info: Destination node CPU:inst\|ControlUnitBlock:inst\|inst143~0" {  } { { "ControlUnitBlock.bdf" "" { Schematic "C:/Users/serge/SAFOECT-Project/CourseWork/ControlUnitBlock.bdf" { { 744 424 488 888 "inst143" "" } } } } { "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { CPU:inst|ControlUnitBlock:inst|inst143~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/serge/SAFOECT-Project/CourseWork/" 0 { } { { 0 { 0 ""} 0 3696 3016 4146 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "CPU:inst\|ControlUnitBlock:inst\|RorRegisterBlock:inst138\|inst34 " "Info: Destination node CPU:inst\|ControlUnitBlock:inst\|RorRegisterBlock:inst138\|inst34" {  } { { "RorRegisterBlock.bdf" "" { Schematic "C:/Users/serge/SAFOECT-Project/CourseWork/RorRegisterBlock.bdf" { { 200 432 496 248 "inst34" "" } } } } { "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { CPU:inst|ControlUnitBlock:inst|RorRegisterBlock:inst138|inst34 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/serge/SAFOECT-Project/CourseWork/" 0 { } { { 0 { 0 ""} 0 1056 3016 4146 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1}  } { { "ControlUnitBlock.bdf" "" { Schematic "C:/Users/serge/SAFOECT-Project/CourseWork/ControlUnitBlock.bdf" { { -792 1376 1440 -744 "inst137" "" } } } } { "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { CPU:inst|ControlUnitBlock:inst|inst137 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/serge/SAFOECT-Project/CourseWork/" 0 { } { { 0 { 0 ""} 0 1186 3016 4146 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "CPU:inst\|ControlUnitBlock:inst\|inst123  " "Info: Automatically promoted node CPU:inst\|ControlUnitBlock:inst\|inst123 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info: Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "CPU:inst\|ControlUnitBlock:inst\|inst143 " "Info: Destination node CPU:inst\|ControlUnitBlock:inst\|inst143" {  } { { "ControlUnitBlock.bdf" "" { Schematic "C:/Users/serge/SAFOECT-Project/CourseWork/ControlUnitBlock.bdf" { { 744 424 488 888 "inst143" "" } } } } { "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { CPU:inst|ControlUnitBlock:inst|inst143 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/serge/SAFOECT-Project/CourseWork/" 0 { } { { 0 { 0 ""} 0 1192 3016 4146 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "CPU:inst\|ControlUnitBlock:inst\|NotRegisterBlock:inst121\|inst34 " "Info: Destination node CPU:inst\|ControlUnitBlock:inst\|NotRegisterBlock:inst121\|inst34" {  } { { "NotRegisterBlock.bdf" "" { Schematic "C:/Users/serge/SAFOECT-Project/CourseWork/NotRegisterBlock.bdf" { { 40 168 232 88 "inst34" "" } } } } { "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { CPU:inst|ControlUnitBlock:inst|NotRegisterBlock:inst121|inst34 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/serge/SAFOECT-Project/CourseWork/" 0 { } { { 0 { 0 ""} 0 1070 3016 4146 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1}  } { { "ControlUnitBlock.bdf" "" { Schematic "C:/Users/serge/SAFOECT-Project/CourseWork/ControlUnitBlock.bdf" { { -1048 1888 1952 -1000 "inst123" "" } } } } { "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { CPU:inst|ControlUnitBlock:inst|inst123 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/serge/SAFOECT-Project/CourseWork/" 0 { } { { 0 { 0 ""} 0 1152 3016 4146 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "CPU:inst\|ControlUnitBlock:inst\|inst104  " "Info: Automatically promoted node CPU:inst\|ControlUnitBlock:inst\|inst104 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info: Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "CPU:inst\|ControlUnitBlock:inst\|NxorBlock:inst109\|lpm_counter5:inst20\|lpm_counter:lpm_counter_component\|cntr_s3i:auto_generated\|counter_reg_bit1a\[3\] " "Info: Destination node CPU:inst\|ControlUnitBlock:inst\|NxorBlock:inst109\|lpm_counter5:inst20\|lpm_counter:lpm_counter_component\|cntr_s3i:auto_generated\|counter_reg_bit1a\[3\]" {  } { { "db/cntr_s3i.tdf" "" { Text "C:/Users/serge/SAFOECT-Project/CourseWork/db/cntr_s3i.tdf" 59 19 0 } } { "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { CPU:inst|ControlUnitBlock:inst|NxorBlock:inst109|lpm_counter5:inst20|lpm_counter:lpm_counter_component|cntr_s3i:auto_generated|safe_q[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/serge/SAFOECT-Project/CourseWork/" 0 { } { { 0 { 0 ""} 0 2806 3016 4146 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "CPU:inst\|ControlUnitBlock:inst\|NxorBlock:inst109\|lpm_counter5:inst20\|lpm_counter:lpm_counter_component\|cntr_s3i:auto_generated\|counter_reg_bit1a\[2\] " "Info: Destination node CPU:inst\|ControlUnitBlock:inst\|NxorBlock:inst109\|lpm_counter5:inst20\|lpm_counter:lpm_counter_component\|cntr_s3i:auto_generated\|counter_reg_bit1a\[2\]" {  } { { "db/cntr_s3i.tdf" "" { Text "C:/Users/serge/SAFOECT-Project/CourseWork/db/cntr_s3i.tdf" 59 19 0 } } { "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { CPU:inst|ControlUnitBlock:inst|NxorBlock:inst109|lpm_counter5:inst20|lpm_counter:lpm_counter_component|cntr_s3i:auto_generated|safe_q[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/serge/SAFOECT-Project/CourseWork/" 0 { } { { 0 { 0 ""} 0 2807 3016 4146 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "CPU:inst\|ControlUnitBlock:inst\|NxorBlock:inst109\|lpm_counter5:inst20\|lpm_counter:lpm_counter_component\|cntr_s3i:auto_generated\|counter_reg_bit1a\[1\] " "Info: Destination node CPU:inst\|ControlUnitBlock:inst\|NxorBlock:inst109\|lpm_counter5:inst20\|lpm_counter:lpm_counter_component\|cntr_s3i:auto_generated\|counter_reg_bit1a\[1\]" {  } { { "db/cntr_s3i.tdf" "" { Text "C:/Users/serge/SAFOECT-Project/CourseWork/db/cntr_s3i.tdf" 59 19 0 } } { "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { CPU:inst|ControlUnitBlock:inst|NxorBlock:inst109|lpm_counter5:inst20|lpm_counter:lpm_counter_component|cntr_s3i:auto_generated|safe_q[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/serge/SAFOECT-Project/CourseWork/" 0 { } { { 0 { 0 ""} 0 2808 3016 4146 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "CPU:inst\|ControlUnitBlock:inst\|NxorBlock:inst109\|lpm_counter5:inst20\|lpm_counter:lpm_counter_component\|cntr_s3i:auto_generated\|counter_reg_bit1a\[0\] " "Info: Destination node CPU:inst\|ControlUnitBlock:inst\|NxorBlock:inst109\|lpm_counter5:inst20\|lpm_counter:lpm_counter_component\|cntr_s3i:auto_generated\|counter_reg_bit1a\[0\]" {  } { { "db/cntr_s3i.tdf" "" { Text "C:/Users/serge/SAFOECT-Project/CourseWork/db/cntr_s3i.tdf" 59 19 0 } } { "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { CPU:inst|ControlUnitBlock:inst|NxorBlock:inst109|lpm_counter5:inst20|lpm_counter:lpm_counter_component|cntr_s3i:auto_generated|safe_q[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/serge/SAFOECT-Project/CourseWork/" 0 { } { { 0 { 0 ""} 0 2809 3016 4146 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1}  } { { "ControlUnitBlock.bdf" "" { Schematic "C:/Users/serge/SAFOECT-Project/CourseWork/ControlUnitBlock.bdf" { { -536 1632 1696 -488 "inst104" "" } } } } { "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { CPU:inst|ControlUnitBlock:inst|inst104 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/serge/SAFOECT-Project/CourseWork/" 0 { } { { 0 { 0 ""} 0 1164 3016 4146 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "CPU:inst\|ControlUnitBlock:inst\|inst108  " "Info: Automatically promoted node CPU:inst\|ControlUnitBlock:inst\|inst108 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info: Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "CPU:inst\|ControlUnitBlock:inst\|RorBlock:inst112\|lpm_counter5:inst20\|lpm_counter:lpm_counter_component\|cntr_s3i:auto_generated\|counter_reg_bit1a\[3\] " "Info: Destination node CPU:inst\|ControlUnitBlock:inst\|RorBlock:inst112\|lpm_counter5:inst20\|lpm_counter:lpm_counter_component\|cntr_s3i:auto_generated\|counter_reg_bit1a\[3\]" {  } { { "db/cntr_s3i.tdf" "" { Text "C:/Users/serge/SAFOECT-Project/CourseWork/db/cntr_s3i.tdf" 59 19 0 } } { "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { CPU:inst|ControlUnitBlock:inst|RorBlock:inst112|lpm_counter5:inst20|lpm_counter:lpm_counter_component|cntr_s3i:auto_generated|safe_q[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/serge/SAFOECT-Project/CourseWork/" 0 { } { { 0 { 0 ""} 0 2739 3016 4146 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "CPU:inst\|ControlUnitBlock:inst\|RorBlock:inst112\|lpm_counter5:inst20\|lpm_counter:lpm_counter_component\|cntr_s3i:auto_generated\|counter_reg_bit1a\[2\] " "Info: Destination node CPU:inst\|ControlUnitBlock:inst\|RorBlock:inst112\|lpm_counter5:inst20\|lpm_counter:lpm_counter_component\|cntr_s3i:auto_generated\|counter_reg_bit1a\[2\]" {  } { { "db/cntr_s3i.tdf" "" { Text "C:/Users/serge/SAFOECT-Project/CourseWork/db/cntr_s3i.tdf" 59 19 0 } } { "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { CPU:inst|ControlUnitBlock:inst|RorBlock:inst112|lpm_counter5:inst20|lpm_counter:lpm_counter_component|cntr_s3i:auto_generated|safe_q[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/serge/SAFOECT-Project/CourseWork/" 0 { } { { 0 { 0 ""} 0 2740 3016 4146 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "CPU:inst\|ControlUnitBlock:inst\|RorBlock:inst112\|lpm_counter5:inst20\|lpm_counter:lpm_counter_component\|cntr_s3i:auto_generated\|counter_reg_bit1a\[1\] " "Info: Destination node CPU:inst\|ControlUnitBlock:inst\|RorBlock:inst112\|lpm_counter5:inst20\|lpm_counter:lpm_counter_component\|cntr_s3i:auto_generated\|counter_reg_bit1a\[1\]" {  } { { "db/cntr_s3i.tdf" "" { Text "C:/Users/serge/SAFOECT-Project/CourseWork/db/cntr_s3i.tdf" 59 19 0 } } { "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { CPU:inst|ControlUnitBlock:inst|RorBlock:inst112|lpm_counter5:inst20|lpm_counter:lpm_counter_component|cntr_s3i:auto_generated|safe_q[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/serge/SAFOECT-Project/CourseWork/" 0 { } { { 0 { 0 ""} 0 2741 3016 4146 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "CPU:inst\|ControlUnitBlock:inst\|RorBlock:inst112\|lpm_counter5:inst20\|lpm_counter:lpm_counter_component\|cntr_s3i:auto_generated\|counter_reg_bit1a\[0\] " "Info: Destination node CPU:inst\|ControlUnitBlock:inst\|RorBlock:inst112\|lpm_counter5:inst20\|lpm_counter:lpm_counter_component\|cntr_s3i:auto_generated\|counter_reg_bit1a\[0\]" {  } { { "db/cntr_s3i.tdf" "" { Text "C:/Users/serge/SAFOECT-Project/CourseWork/db/cntr_s3i.tdf" 59 19 0 } } { "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { CPU:inst|ControlUnitBlock:inst|RorBlock:inst112|lpm_counter5:inst20|lpm_counter:lpm_counter_component|cntr_s3i:auto_generated|safe_q[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/serge/SAFOECT-Project/CourseWork/" 0 { } { { 0 { 0 ""} 0 2742 3016 4146 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1}  } { { "ControlUnitBlock.bdf" "" { Schematic "C:/Users/serge/SAFOECT-Project/CourseWork/ControlUnitBlock.bdf" { { -536 1888 1952 -488 "inst108" "" } } } } { "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { CPU:inst|ControlUnitBlock:inst|inst108 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/serge/SAFOECT-Project/CourseWork/" 0 { } { { 0 { 0 ""} 0 1167 3016 4146 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "CPU:inst\|ControlUnitBlock:inst\|inst96  " "Info: Automatically promoted node CPU:inst\|ControlUnitBlock:inst\|inst96 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info: Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "CPU:inst\|ControlUnitBlock:inst\|SubBlock:inst113\|lpm_counter5:inst20\|lpm_counter:lpm_counter_component\|cntr_s3i:auto_generated\|counter_reg_bit1a\[3\] " "Info: Destination node CPU:inst\|ControlUnitBlock:inst\|SubBlock:inst113\|lpm_counter5:inst20\|lpm_counter:lpm_counter_component\|cntr_s3i:auto_generated\|counter_reg_bit1a\[3\]" {  } { { "db/cntr_s3i.tdf" "" { Text "C:/Users/serge/SAFOECT-Project/CourseWork/db/cntr_s3i.tdf" 59 19 0 } } { "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { CPU:inst|ControlUnitBlock:inst|SubBlock:inst113|lpm_counter5:inst20|lpm_counter:lpm_counter_component|cntr_s3i:auto_generated|safe_q[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/serge/SAFOECT-Project/CourseWork/" 0 { } { { 0 { 0 ""} 0 2863 3016 4146 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "CPU:inst\|ControlUnitBlock:inst\|SubBlock:inst113\|lpm_counter5:inst20\|lpm_counter:lpm_counter_component\|cntr_s3i:auto_generated\|counter_reg_bit1a\[2\] " "Info: Destination node CPU:inst\|ControlUnitBlock:inst\|SubBlock:inst113\|lpm_counter5:inst20\|lpm_counter:lpm_counter_component\|cntr_s3i:auto_generated\|counter_reg_bit1a\[2\]" {  } { { "db/cntr_s3i.tdf" "" { Text "C:/Users/serge/SAFOECT-Project/CourseWork/db/cntr_s3i.tdf" 59 19 0 } } { "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { CPU:inst|ControlUnitBlock:inst|SubBlock:inst113|lpm_counter5:inst20|lpm_counter:lpm_counter_component|cntr_s3i:auto_generated|safe_q[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/serge/SAFOECT-Project/CourseWork/" 0 { } { { 0 { 0 ""} 0 2864 3016 4146 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "CPU:inst\|ControlUnitBlock:inst\|SubBlock:inst113\|lpm_counter5:inst20\|lpm_counter:lpm_counter_component\|cntr_s3i:auto_generated\|counter_reg_bit1a\[1\] " "Info: Destination node CPU:inst\|ControlUnitBlock:inst\|SubBlock:inst113\|lpm_counter5:inst20\|lpm_counter:lpm_counter_component\|cntr_s3i:auto_generated\|counter_reg_bit1a\[1\]" {  } { { "db/cntr_s3i.tdf" "" { Text "C:/Users/serge/SAFOECT-Project/CourseWork/db/cntr_s3i.tdf" 59 19 0 } } { "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { CPU:inst|ControlUnitBlock:inst|SubBlock:inst113|lpm_counter5:inst20|lpm_counter:lpm_counter_component|cntr_s3i:auto_generated|safe_q[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/serge/SAFOECT-Project/CourseWork/" 0 { } { { 0 { 0 ""} 0 2865 3016 4146 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "CPU:inst\|ControlUnitBlock:inst\|SubBlock:inst113\|lpm_counter5:inst20\|lpm_counter:lpm_counter_component\|cntr_s3i:auto_generated\|counter_reg_bit1a\[0\] " "Info: Destination node CPU:inst\|ControlUnitBlock:inst\|SubBlock:inst113\|lpm_counter5:inst20\|lpm_counter:lpm_counter_component\|cntr_s3i:auto_generated\|counter_reg_bit1a\[0\]" {  } { { "db/cntr_s3i.tdf" "" { Text "C:/Users/serge/SAFOECT-Project/CourseWork/db/cntr_s3i.tdf" 59 19 0 } } { "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { CPU:inst|ControlUnitBlock:inst|SubBlock:inst113|lpm_counter5:inst20|lpm_counter:lpm_counter_component|cntr_s3i:auto_generated|safe_q[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/serge/SAFOECT-Project/CourseWork/" 0 { } { { 0 { 0 ""} 0 2866 3016 4146 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1}  } { { "ControlUnitBlock.bdf" "" { Schematic "C:/Users/serge/SAFOECT-Project/CourseWork/ControlUnitBlock.bdf" { { -792 2144 2208 -744 "inst96" "" } } } } { "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { CPU:inst|ControlUnitBlock:inst|inst96 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/serge/SAFOECT-Project/CourseWork/" 0 { } { { 0 { 0 ""} 0 1161 3016 4146 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "CPU:inst\|ControlUnitBlock:inst\|inst72  " "Info: Automatically promoted node CPU:inst\|ControlUnitBlock:inst\|inst72 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info: Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "CPU:inst\|ControlUnitBlock:inst\|inst143~4 " "Info: Destination node CPU:inst\|ControlUnitBlock:inst\|inst143~4" {  } { { "ControlUnitBlock.bdf" "" { Schematic "C:/Users/serge/SAFOECT-Project/CourseWork/ControlUnitBlock.bdf" { { 744 424 488 888 "inst143" "" } } } } { "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { CPU:inst|ControlUnitBlock:inst|inst143~4 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/serge/SAFOECT-Project/CourseWork/" 0 { } { { 0 { 0 ""} 0 3703 3016 4146 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "CPU:inst\|ControlUnitBlock:inst\|MoveRegisterRegister:inst73\|inst34 " "Info: Destination node CPU:inst\|ControlUnitBlock:inst\|MoveRegisterRegister:inst73\|inst34" {  } { { "MoveRegisterRegister.bdf" "" { Schematic "C:/Users/serge/SAFOECT-Project/CourseWork/MoveRegisterRegister.bdf" { { 48 368 432 96 "inst34" "" } } } } { "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { CPU:inst|ControlUnitBlock:inst|MoveRegisterRegister:inst73|inst34 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/serge/SAFOECT-Project/CourseWork/" 0 { } { { 0 { 0 ""} 0 1084 3016 4146 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1}  } { { "ControlUnitBlock.bdf" "" { Schematic "C:/Users/serge/SAFOECT-Project/CourseWork/ControlUnitBlock.bdf" { { -1048 1376 1440 -1000 "inst72" "" } } } } { "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { CPU:inst|ControlUnitBlock:inst|inst72 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/serge/SAFOECT-Project/CourseWork/" 0 { } { { 0 { 0 ""} 0 1147 3016 4146 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "CPU:inst\|ControlUnitBlock:inst\|inst100  " "Info: Automatically promoted node CPU:inst\|ControlUnitBlock:inst\|inst100 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info: Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "CPU:inst\|ControlUnitBlock:inst\|NotBlock:inst110\|lpm_counter5:inst20\|lpm_counter:lpm_counter_component\|cntr_s3i:auto_generated\|counter_reg_bit1a\[3\] " "Info: Destination node CPU:inst\|ControlUnitBlock:inst\|NotBlock:inst110\|lpm_counter5:inst20\|lpm_counter:lpm_counter_component\|cntr_s3i:auto_generated\|counter_reg_bit1a\[3\]" {  } { { "db/cntr_s3i.tdf" "" { Text "C:/Users/serge/SAFOECT-Project/CourseWork/db/cntr_s3i.tdf" 59 19 0 } } { "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { CPU:inst|ControlUnitBlock:inst|NotBlock:inst110|lpm_counter5:inst20|lpm_counter:lpm_counter_component|cntr_s3i:auto_generated|safe_q[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/serge/SAFOECT-Project/CourseWork/" 0 { } { { 0 { 0 ""} 0 2683 3016 4146 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "CPU:inst\|ControlUnitBlock:inst\|NotBlock:inst110\|lpm_counter5:inst20\|lpm_counter:lpm_counter_component\|cntr_s3i:auto_generated\|counter_reg_bit1a\[2\] " "Info: Destination node CPU:inst\|ControlUnitBlock:inst\|NotBlock:inst110\|lpm_counter5:inst20\|lpm_counter:lpm_counter_component\|cntr_s3i:auto_generated\|counter_reg_bit1a\[2\]" {  } { { "db/cntr_s3i.tdf" "" { Text "C:/Users/serge/SAFOECT-Project/CourseWork/db/cntr_s3i.tdf" 59 19 0 } } { "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { CPU:inst|ControlUnitBlock:inst|NotBlock:inst110|lpm_counter5:inst20|lpm_counter:lpm_counter_component|cntr_s3i:auto_generated|safe_q[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/serge/SAFOECT-Project/CourseWork/" 0 { } { { 0 { 0 ""} 0 2684 3016 4146 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "CPU:inst\|ControlUnitBlock:inst\|NotBlock:inst110\|lpm_counter5:inst20\|lpm_counter:lpm_counter_component\|cntr_s3i:auto_generated\|counter_reg_bit1a\[1\] " "Info: Destination node CPU:inst\|ControlUnitBlock:inst\|NotBlock:inst110\|lpm_counter5:inst20\|lpm_counter:lpm_counter_component\|cntr_s3i:auto_generated\|counter_reg_bit1a\[1\]" {  } { { "db/cntr_s3i.tdf" "" { Text "C:/Users/serge/SAFOECT-Project/CourseWork/db/cntr_s3i.tdf" 59 19 0 } } { "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { CPU:inst|ControlUnitBlock:inst|NotBlock:inst110|lpm_counter5:inst20|lpm_counter:lpm_counter_component|cntr_s3i:auto_generated|safe_q[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/serge/SAFOECT-Project/CourseWork/" 0 { } { { 0 { 0 ""} 0 2685 3016 4146 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "CPU:inst\|ControlUnitBlock:inst\|NotBlock:inst110\|lpm_counter5:inst20\|lpm_counter:lpm_counter_component\|cntr_s3i:auto_generated\|counter_reg_bit1a\[0\] " "Info: Destination node CPU:inst\|ControlUnitBlock:inst\|NotBlock:inst110\|lpm_counter5:inst20\|lpm_counter:lpm_counter_component\|cntr_s3i:auto_generated\|counter_reg_bit1a\[0\]" {  } { { "db/cntr_s3i.tdf" "" { Text "C:/Users/serge/SAFOECT-Project/CourseWork/db/cntr_s3i.tdf" 59 19 0 } } { "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { CPU:inst|ControlUnitBlock:inst|NotBlock:inst110|lpm_counter5:inst20|lpm_counter:lpm_counter_component|cntr_s3i:auto_generated|safe_q[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/serge/SAFOECT-Project/CourseWork/" 0 { } { { 0 { 0 ""} 0 2686 3016 4146 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1}  } { { "ControlUnitBlock.bdf" "" { Schematic "C:/Users/serge/SAFOECT-Project/CourseWork/ControlUnitBlock.bdf" { { -536 1376 1440 -488 "inst100" "" } } } } { "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { CPU:inst|ControlUnitBlock:inst|inst100 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/serge/SAFOECT-Project/CourseWork/" 0 { } { { 0 { 0 ""} 0 1170 3016 4146 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "CPU:inst\|ControlUnitBlock:inst\|inst83  " "Info: Automatically promoted node CPU:inst\|ControlUnitBlock:inst\|inst83 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info: Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "CPU:inst\|StackBlock:inst12\|inst26 " "Info: Destination node CPU:inst\|StackBlock:inst12\|inst26" {  } { { "StackBlock.bdf" "" { Schematic "C:/Users/serge/SAFOECT-Project/CourseWork/StackBlock.bdf" { { 568 1448 1512 616 "inst26" "" } } } } { "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { CPU:inst|StackBlock:inst12|inst26 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/serge/SAFOECT-Project/CourseWork/" 0 { } { { 0 { 0 ""} 0 793 3016 4146 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1}  } { { "ControlUnitBlock.bdf" "" { Schematic "C:/Users/serge/SAFOECT-Project/CourseWork/ControlUnitBlock.bdf" { { -536 2144 2208 -488 "inst83" "" } } } } { "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { CPU:inst|ControlUnitBlock:inst|inst83 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/serge/SAFOECT-Project/CourseWork/" 0 { } { { 0 { 0 ""} 0 1177 3016 4146 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "CPU:inst\|ControlUnitBlock:inst\|inst87  " "Info: Automatically promoted node CPU:inst\|ControlUnitBlock:inst\|inst87 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info: Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "CPU:inst\|StackBlock:inst12\|inst26 " "Info: Destination node CPU:inst\|StackBlock:inst12\|inst26" {  } { { "StackBlock.bdf" "" { Schematic "C:/Users/serge/SAFOECT-Project/CourseWork/StackBlock.bdf" { { 568 1448 1512 616 "inst26" "" } } } } { "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { CPU:inst|StackBlock:inst12|inst26 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/serge/SAFOECT-Project/CourseWork/" 0 { } { { 0 { 0 ""} 0 793 3016 4146 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1}  } { { "ControlUnitBlock.bdf" "" { Schematic "C:/Users/serge/SAFOECT-Project/CourseWork/ControlUnitBlock.bdf" { { -536 2400 2464 -488 "inst87" "" } } } } { "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { CPU:inst|ControlUnitBlock:inst|inst87 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/serge/SAFOECT-Project/CourseWork/" 0 { } { { 0 { 0 ""} 0 1174 3016 4146 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "CPU:inst\|ControlUnitBlock:inst\|inst53  " "Info: Automatically promoted node CPU:inst\|ControlUnitBlock:inst\|inst53 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info: Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "CPU:inst\|ControlUnitBlock:inst\|lpm_counter5:inst8\|lpm_counter:lpm_counter_component\|cntr_s3i:auto_generated\|counter_reg_bit1a\[0\] " "Info: Destination node CPU:inst\|ControlUnitBlock:inst\|lpm_counter5:inst8\|lpm_counter:lpm_counter_component\|cntr_s3i:auto_generated\|counter_reg_bit1a\[0\]" {  } { { "db/cntr_s3i.tdf" "" { Text "C:/Users/serge/SAFOECT-Project/CourseWork/db/cntr_s3i.tdf" 59 19 0 } } { "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { CPU:inst|ControlUnitBlock:inst|lpm_counter5:inst8|lpm_counter:lpm_counter_component|cntr_s3i:auto_generated|safe_q[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/serge/SAFOECT-Project/CourseWork/" 0 { } { { 0 { 0 ""} 0 1095 3016 4146 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1}  } { { "ControlUnitBlock.bdf" "" { Schematic "C:/Users/serge/SAFOECT-Project/CourseWork/ControlUnitBlock.bdf" { { 176 -320 -256 224 "inst53" "" } } } } { "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { CPU:inst|ControlUnitBlock:inst|inst53 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/serge/SAFOECT-Project/CourseWork/" 0 { } { { 0 { 0 ""} 0 1144 3016 4146 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Info: Starting register packing" {  } {  } 0 0 "Starting register packing" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Extra Info: Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Performing register packing on registers with non-logic cell location assignments" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Extra Info: Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Completed register packing on registers with non-logic cell location assignments" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Extra Info: Started Fast Input/Output/OE register processing" {  } {  } 1 0 "Started Fast Input/Output/OE register processing" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Extra Info: Finished Fast Input/Output/OE register processing" {  } {  } 1 0 "Finished Fast Input/Output/OE register processing" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_START_IO_MAC_RAM_PACKING" "" "Extra Info: Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" {  } {  } 1 0 "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MAC_RAM_PACKING" "" "Extra Info: Finished moving registers into I/O cells, DSP blocks, and RAM blocks" {  } {  } 1 0 "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Info: Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "Extra Info: No registers were packed into other blocks" {  } {  } 1 0 "No registers were packed into other blocks" 0 0 "" 0 -1}  } {  } 0 0 "Finished register packing" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Info: Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "63 unused 3.3V 0 63 0 " "Info: Number of I/O pins in group: 63 (unused VREF, 3.3V VCCIO, 0 input, 63 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "3.3-V LVTTL. " "Info: I/O standards used: 3.3-V LVTTL." {  } {  } 0 0 "I/O standards used: %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "" 0 -1}  } {  } 0 0 "Statistics of %1!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "Info: I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Info: Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use undetermined 1 39 " "Info: I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  39 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 0 44 " "Info: I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  44 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 1 49 " "Info: I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  49 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 0 35 " "Info: I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  35 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use undetermined 0 44 " "Info: I/O bank number 5 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  44 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use undetermined 0 40 " "Info: I/O bank number 6 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  40 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use undetermined 0 34 " "Info: I/O bank number 7 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  34 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use undetermined 0 43 " "Info: I/O bank number 8 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  43 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "9 does not use undetermined 0 6 " "Info: I/O bank number 9 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  6 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "10 does not use undetermined 0 6 " "Info: I/O bank number 10 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  6 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1}  } {  } 0 0 "Statistics of %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "I/O bank details %1!s! I/O pin placement" 0 0 "" 0 -1}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:01 " "Info: Fitter preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 0 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Info: Fitter placement preparation operations beginning" {  } {  } 0 0 "Fitter placement preparation operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Info: Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Info: Fitter placement operations beginning" {  } {  } 0 0 "Fitter placement operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Info: Fitter placement was successful" {  } {  } 0 0 "Fitter placement was successful" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:02 " "Info: Fitter placement operations ending: elapsed time is 00:00:02" {  } {  } 0 0 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_ESTIMATED_DATA_PATH_RESULT" "3.861 ns register register " "Info: Estimated most critical path is register to register delay of 3.861 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns CPU:inst\|POHBlock:inst6\|lpm_dff0:inst3\|lpm_ff:lpm_ff_component\|dffs\[5\] 1 REG LAB_X17_Y13 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LAB_X17_Y13; Fanout = 1; REG Node = 'CPU:inst\|POHBlock:inst6\|lpm_dff0:inst3\|lpm_ff:lpm_ff_component\|dffs\[5\]'" {  } { { "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { CPU:inst|POHBlock:inst6|lpm_dff0:inst3|lpm_ff:lpm_ff_component|dffs[5] } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "c:/altera/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.623 ns) + CELL(0.154 ns) 0.777 ns CPU:inst\|POHBlock:inst6\|lpm_bustri2:inst17\|lpm_bustri:lpm_bustri_component\|dout\[5\]~14 2 COMB LAB_X18_Y14 1 " "Info: 2: + IC(0.623 ns) + CELL(0.154 ns) = 0.777 ns; Loc. = LAB_X18_Y14; Fanout = 1; COMB Node = 'CPU:inst\|POHBlock:inst6\|lpm_bustri2:inst17\|lpm_bustri:lpm_bustri_component\|dout\[5\]~14'" {  } { { "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.777 ns" { CPU:inst|POHBlock:inst6|lpm_dff0:inst3|lpm_ff:lpm_ff_component|dffs[5] CPU:inst|POHBlock:inst6|lpm_bustri2:inst17|lpm_bustri:lpm_bustri_component|dout[5]~14 } "NODE_NAME" } } { "lpm_bustri.tdf" "" { Text "c:/altera/quartus/libraries/megafunctions/lpm_bustri.tdf" 43 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.701 ns) + CELL(0.272 ns) 1.750 ns CPU:inst\|POHBlock:inst6\|lpm_bustri1:inst1\|lpm_bustri:lpm_bustri_component\|dout\[5\]~30 3 COMB LAB_X15_Y15 8 " "Info: 3: + IC(0.701 ns) + CELL(0.272 ns) = 1.750 ns; Loc. = LAB_X15_Y15; Fanout = 8; COMB Node = 'CPU:inst\|POHBlock:inst6\|lpm_bustri1:inst1\|lpm_bustri:lpm_bustri_component\|dout\[5\]~30'" {  } { { "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.973 ns" { CPU:inst|POHBlock:inst6|lpm_bustri2:inst17|lpm_bustri:lpm_bustri_component|dout[5]~14 CPU:inst|POHBlock:inst6|lpm_bustri1:inst1|lpm_bustri:lpm_bustri_component|dout[5]~30 } "NODE_NAME" } } { "lpm_bustri.tdf" "" { Text "c:/altera/quartus/libraries/megafunctions/lpm_bustri.tdf" 43 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.701 ns) + CELL(0.272 ns) 2.723 ns CPU:inst\|POHBlock:inst6\|lpm_bustri1:inst1\|lpm_bustri:lpm_bustri_component\|dout\[5\]~31 4 COMB LAB_X18_Y14 22 " "Info: 4: + IC(0.701 ns) + CELL(0.272 ns) = 2.723 ns; Loc. = LAB_X18_Y14; Fanout = 22; COMB Node = 'CPU:inst\|POHBlock:inst6\|lpm_bustri1:inst1\|lpm_bustri:lpm_bustri_component\|dout\[5\]~31'" {  } { { "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.973 ns" { CPU:inst|POHBlock:inst6|lpm_bustri1:inst1|lpm_bustri:lpm_bustri_component|dout[5]~30 CPU:inst|POHBlock:inst6|lpm_bustri1:inst1|lpm_bustri:lpm_bustri_component|dout[5]~31 } "NODE_NAME" } } { "lpm_bustri.tdf" "" { Text "c:/altera/quartus/libraries/megafunctions/lpm_bustri.tdf" 43 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.983 ns) + CELL(0.155 ns) 3.861 ns CPU:inst\|ControlUnitBlock:inst\|lpm_dff0:inst24\|lpm_ff:lpm_ff_component\|dffs\[5\] 5 REG LAB_X14_Y16 2 " "Info: 5: + IC(0.983 ns) + CELL(0.155 ns) = 3.861 ns; Loc. = LAB_X14_Y16; Fanout = 2; REG Node = 'CPU:inst\|ControlUnitBlock:inst\|lpm_dff0:inst24\|lpm_ff:lpm_ff_component\|dffs\[5\]'" {  } { { "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "1.138 ns" { CPU:inst|POHBlock:inst6|lpm_bustri1:inst1|lpm_bustri:lpm_bustri_component|dout[5]~31 CPU:inst|ControlUnitBlock:inst|lpm_dff0:inst24|lpm_ff:lpm_ff_component|dffs[5] } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "c:/altera/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.853 ns ( 22.09 % ) " "Info: Total cell delay = 0.853 ns ( 22.09 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.008 ns ( 77.91 % ) " "Info: Total interconnect delay = 3.008 ns ( 77.91 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "3.861 ns" { CPU:inst|POHBlock:inst6|lpm_dff0:inst3|lpm_ff:lpm_ff_component|dffs[5] CPU:inst|POHBlock:inst6|lpm_bustri2:inst17|lpm_bustri:lpm_bustri_component|dout[5]~14 CPU:inst|POHBlock:inst6|lpm_bustri1:inst1|lpm_bustri:lpm_bustri_component|dout[5]~30 CPU:inst|POHBlock:inst6|lpm_bustri1:inst1|lpm_bustri:lpm_bustri_component|dout[5]~31 CPU:inst|ControlUnitBlock:inst|lpm_dff0:inst24|lpm_ff:lpm_ff_component|dffs[5] } "NODE_NAME" } }  } 0 0 "Estimated most critical path is %2!s! to %3!s! delay of %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Info: Fitter routing operations beginning" {  } {  } 0 0 "Fitter routing operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_STATUS_VERY_LARGE_HOLD_REQUIREMENTS_DETECTED" "1 6731 " "Info: 1 (of 6731) connections in the design require a large routing delay to satisfy hold requirements. Refer to the Fitter report for a summary of the relevant clock transfers. Also, check the circuit's timing constraints and clocking methodology, especially multicycles and gated clocks." {  } {  } 0 0 "%1!d! (of %2!d!) connections in the design require a large routing delay to satisfy hold requirements. Refer to the Fitter report for a summary of the relevant clock transfers. Also, check the circuit's timing constraints and clocking methodology, especially multicycles and gated clocks." 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "5 " "Info: Average interconnect usage is 5% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "17 X13_Y14 X26_Y27 " "Info: Peak interconnect usage is 17% of the available device resources in the region that extends from location X13_Y14 to location X26_Y27" {  } {  } 0 0 "Peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "Average interconnect usage is %1!d!%% of the available device resources" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:05 " "Info: Fitter routing operations ending: elapsed time is 00:00:05" {  } {  } 0 0 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "Info: The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Info: Optimizations that may affect the design's routability were skipped" {  } {  } 0 0 "Optimizations that may affect the design's routability were skipped" 0 0 "" 0 -1} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Info: Optimizations that may affect the design's timing were skipped" {  } {  } 0 0 "Optimizations that may affect the design's timing were skipped" 0 0 "" 0 -1}  } {  } 0 0 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0 0 "Started post-fitting delay annotation" 0 0 "" 0 -1}
{ "Warning" "WDAT_NO_LOADING_SPECIFIED_ONE_OR_MORE_PINS" "63 " "Warning: Found 63 output pins without output pin load capacitance assignment" { { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "CPU\[8\] 0 " "Info: Pin \"CPU\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "CPU\[7\] 0 " "Info: Pin \"CPU\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "CPU\[6\] 0 " "Info: Pin \"CPU\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "CPU\[5\] 0 " "Info: Pin \"CPU\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "CPU\[4\] 0 " "Info: Pin \"CPU\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "CPU\[3\] 0 " "Info: Pin \"CPU\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "CPU\[2\] 0 " "Info: Pin \"CPU\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "CPU\[1\] 0 " "Info: Pin \"CPU\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "CPU\[0\] 0 " "Info: Pin \"CPU\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Memory\[8\] 0 " "Info: Pin \"Memory\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Memory\[7\] 0 " "Info: Pin \"Memory\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Memory\[6\] 0 " "Info: Pin \"Memory\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Memory\[5\] 0 " "Info: Pin \"Memory\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Memory\[4\] 0 " "Info: Pin \"Memory\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Memory\[3\] 0 " "Info: Pin \"Memory\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Memory\[2\] 0 " "Info: Pin \"Memory\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Memory\[1\] 0 " "Info: Pin \"Memory\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Memory\[0\] 0 " "Info: Pin \"Memory\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MemoryAddress\[13\] 0 " "Info: Pin \"MemoryAddress\[13\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MemoryAddress\[12\] 0 " "Info: Pin \"MemoryAddress\[12\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MemoryAddress\[11\] 0 " "Info: Pin \"MemoryAddress\[11\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MemoryAddress\[10\] 0 " "Info: Pin \"MemoryAddress\[10\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MemoryAddress\[9\] 0 " "Info: Pin \"MemoryAddress\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MemoryAddress\[8\] 0 " "Info: Pin \"MemoryAddress\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MemoryAddress\[7\] 0 " "Info: Pin \"MemoryAddress\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MemoryAddress\[6\] 0 " "Info: Pin \"MemoryAddress\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MemoryAddress\[5\] 0 " "Info: Pin \"MemoryAddress\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MemoryAddress\[4\] 0 " "Info: Pin \"MemoryAddress\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MemoryAddress\[3\] 0 " "Info: Pin \"MemoryAddress\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MemoryAddress\[2\] 0 " "Info: Pin \"MemoryAddress\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MemoryAddress\[1\] 0 " "Info: Pin \"MemoryAddress\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MemoryAddress\[0\] 0 " "Info: Pin \"MemoryAddress\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "RegisteAddress\[2\] 0 " "Info: Pin \"RegisteAddress\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "RegisteAddress\[1\] 0 " "Info: Pin \"RegisteAddress\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "RegisteAddress\[0\] 0 " "Info: Pin \"RegisteAddress\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ALU\[8\] 0 " "Info: Pin \"ALU\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ALU\[7\] 0 " "Info: Pin \"ALU\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ALU\[6\] 0 " "Info: Pin \"ALU\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ALU\[5\] 0 " "Info: Pin \"ALU\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ALU\[4\] 0 " "Info: Pin \"ALU\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ALU\[3\] 0 " "Info: Pin \"ALU\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ALU\[2\] 0 " "Info: Pin \"ALU\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ALU\[1\] 0 " "Info: Pin \"ALU\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ALU\[0\] 0 " "Info: Pin \"ALU\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Command\[15\] 0 " "Info: Pin \"Command\[15\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Command\[14\] 0 " "Info: Pin \"Command\[14\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Command\[13\] 0 " "Info: Pin \"Command\[13\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Command\[12\] 0 " "Info: Pin \"Command\[12\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Command\[11\] 0 " "Info: Pin \"Command\[11\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Command\[10\] 0 " "Info: Pin \"Command\[10\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Command\[9\] 0 " "Info: Pin \"Command\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Command\[8\] 0 " "Info: Pin \"Command\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Command\[7\] 0 " "Info: Pin \"Command\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Command\[6\] 0 " "Info: Pin \"Command\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Command\[5\] 0 " "Info: Pin \"Command\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Command\[4\] 0 " "Info: Pin \"Command\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Command\[3\] 0 " "Info: Pin \"Command\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Command\[2\] 0 " "Info: Pin \"Command\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Command\[1\] 0 " "Info: Pin \"Command\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Command\[0\] 0 " "Info: Pin \"Command\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Control\[2\] 0 " "Info: Pin \"Control\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Control\[1\] 0 " "Info: Pin \"Control\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Control\[0\] 0 " "Info: Pin \"Control\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! output pins without output pin load capacitance assignment" 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0 0 "Delay annotation completed successfully" 0 0 "" 0 -1}
{ "Warning" "WFIOMGR_RESERVE_ASSIGNMENT_FOR_UNUSED_PINS_IS_DEFAULT" "As output driving ground " "Warning: The Reserve All Unused Pins setting has not been specified, and will default to 'As output driving ground'." {  } {  } 0 0 "The Reserve All Unused Pins setting has not been specified, and will default to '%1!s!'." 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 5 s Quartus II " "Info: Quartus II Fitter was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "288 " "Info: Peak virtual memory: 288 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Tue May 14 06:29:12 2019 " "Info: Processing ended: Tue May 14 06:29:12 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:14 " "Info: Elapsed time: 00:00:14" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:15 " "Info: Total CPU time (on all processors): 00:00:15" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
