
*** Running vivado
    with args -log top.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source top.tcl -notrace



****** Vivado v2025.1 (64-bit)
  **** SW Build 6140274 on Thu May 22 00:12:29 MDT 2025
  **** IP Build 6138677 on Thu May 22 03:10:11 MDT 2025
  **** SharedData Build 6139179 on Tue May 20 17:58:58 MDT 2025
  **** Start of session at: Sun Nov 30 17:01:34 2025
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.

source top.tcl -notrace
create_project: Time (s): cpu = 00:00:17 ; elapsed = 00:00:11 . Memory (MB): peak = 505.918 ; gain = 212.742
Command: link_design -top top -part xc7a35ticsg324-1L
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Device 21-403] Loading part xc7a35ticsg324-1L
INFO: [Project 1-5699] Read binary netlist with skipMacroContent - 1
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/thea/Documents/Vivado Projekte/Programmentwurf_PingPong/Programmentwurf_PingPong.gen/sources_1/ip/clk_wiz_0/clk_wiz_0.dcp' for cell 'clk_inst'
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.024 . Memory (MB): peak = 721.160 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 547 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2025.1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [c:/Users/thea/Documents/Vivado Projekte/Programmentwurf_PingPong/Programmentwurf_PingPong.gen/sources_1/ip/clk_wiz_0/clk_wiz_0_board.xdc] for cell 'clk_inst/inst'
Finished Parsing XDC File [c:/Users/thea/Documents/Vivado Projekte/Programmentwurf_PingPong/Programmentwurf_PingPong.gen/sources_1/ip/clk_wiz_0/clk_wiz_0_board.xdc] for cell 'clk_inst/inst'
Parsing XDC File [c:/Users/thea/Documents/Vivado Projekte/Programmentwurf_PingPong/Programmentwurf_PingPong.gen/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc] for cell 'clk_inst/inst'
INFO: [Timing 38-35] Done setting XDC timing constraints. [c:/Users/thea/Documents/Vivado Projekte/Programmentwurf_PingPong/Programmentwurf_PingPong.gen/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc:54]
INFO: [Timing 38-2] Deriving generated clocks [c:/Users/thea/Documents/Vivado Projekte/Programmentwurf_PingPong/Programmentwurf_PingPong.gen/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc:54]
get_clocks: Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 1413.840 ; gain = 570.203
Finished Parsing XDC File [c:/Users/thea/Documents/Vivado Projekte/Programmentwurf_PingPong/Programmentwurf_PingPong.gen/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc] for cell 'clk_inst/inst'
Parsing XDC File [C:/Users/thea/Documents/Vivado Projekte/Programmentwurf_PingPong/Programmentwurf_PingPong.srcs/constrs_1/imports/constraints/Arty_Master.xdc]
Finished Parsing XDC File [C:/Users/thea/Documents/Vivado Projekte/Programmentwurf_PingPong/Programmentwurf_PingPong.srcs/constrs_1/imports/constraints/Arty_Master.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1413.840 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

11 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:17 ; elapsed = 00:00:20 . Memory (MB): peak = 1413.840 ; gain = 893.875
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35ti'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35ti'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 1413.840 ; gain = 0.000

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-2] Deriving generated clocks
Ending Cache Timing Information Task | Checksum: 2708a8a00

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.203 . Memory (MB): peak = 1442.691 ; gain = 28.852

Starting Logic Optimization Task

Phase 1 Initialization

Phase 1.1 Core Generation And Design Setup
Phase 1.1 Core Generation And Design Setup | Checksum: 2708a8a00

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.004 . Memory (MB): peak = 1864.723 ; gain = 0.000

Phase 1.2 Setup Constraints And Sort Netlist
Phase 1.2 Setup Constraints And Sort Netlist | Checksum: 2708a8a00

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.023 . Memory (MB): peak = 1864.723 ; gain = 0.000
Phase 1 Initialization | Checksum: 2708a8a00

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.025 . Memory (MB): peak = 1864.723 ; gain = 0.000

Phase 2 Timer Update And Timing Data Collection

Phase 2.1 Timer Update
Phase 2.1 Timer Update | Checksum: 2708a8a00

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.223 . Memory (MB): peak = 1864.723 ; gain = 0.000

Phase 2.2 Timing Data Collection
Phase 2.2 Timing Data Collection | Checksum: 2708a8a00

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.239 . Memory (MB): peak = 1864.723 ; gain = 0.000
Phase 2 Timer Update And Timing Data Collection | Checksum: 2708a8a00

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.241 . Memory (MB): peak = 1864.723 ; gain = 0.000

Phase 3 Retarget
INFO: [Opt 31-1851] Number of loadless carry chains removed were: 0
INFO: [Opt 31-1834] Total Chains To Be Transformed Were: 0 AND Number of Transformed insts Created are: 0
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 3 Retarget | Checksum: 26f5a1b70

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.351 . Memory (MB): peak = 1864.723 ; gain = 0.000
Retarget | Checksum: 26f5a1b70
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 1 cells
INFO: [Opt 31-1021] In phase Retarget, 1 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 4 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 4 Constant propagation | Checksum: 257bf4571

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.390 . Memory (MB): peak = 1864.723 ; gain = 0.000
Constant propagation | Checksum: 257bf4571
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 0 cells

Phase 5 Sweep
INFO: [Constraints 18-11670] Building netlist checker database with flags, 0x8
Done building netlist checker database: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1864.723 ; gain = 0.000
Phase 5 Sweep | Checksum: 23775d100

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.467 . Memory (MB): peak = 1864.723 ; gain = 0.000
Sweep | Checksum: 23775d100
INFO: [Opt 31-389] Phase Sweep created 9 cells and removed 0 cells

Phase 6 BUFG optimization
Phase 6 BUFG optimization | Checksum: 23775d100

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.546 . Memory (MB): peak = 1864.723 ; gain = 0.000
BUFG optimization | Checksum: 23775d100
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 7 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 7 Shift Register Optimization | Checksum: 23775d100

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.559 . Memory (MB): peak = 1864.723 ; gain = 0.000
Shift Register Optimization | Checksum: 23775d100
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 8 Post Processing Netlist
Phase 8 Post Processing Netlist | Checksum: 1d18b348c

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.596 . Memory (MB): peak = 1864.723 ; gain = 0.000
Post Processing Netlist | Checksum: 1d18b348c
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells

Phase 9 Finalization

Phase 9.1 Finalizing Design Cores and Updating Shapes
Phase 9.1 Finalizing Design Cores and Updating Shapes | Checksum: 22aceb509

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.893 . Memory (MB): peak = 1864.723 ; gain = 0.000

Phase 9.2 Verifying Netlist Connectivity

Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.019 . Memory (MB): peak = 1864.723 ; gain = 0.000
Phase 9.2 Verifying Netlist Connectivity | Checksum: 22aceb509

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.914 . Memory (MB): peak = 1864.723 ; gain = 0.000
Phase 9 Finalization | Checksum: 22aceb509

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.917 . Memory (MB): peak = 1864.723 ; gain = 0.000
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |               0  |               1  |                                              1  |
|  Constant propagation         |               0  |               0  |                                              0  |
|  Sweep                        |               9  |               0  |                                              0  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              0  |
-------------------------------------------------------------------------------------------------------------------------


Ending Logic Optimization Task | Checksum: 22aceb509

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.922 . Memory (MB): peak = 1864.723 ; gain = 0.000

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: 22aceb509

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.029 . Memory (MB): peak = 1864.723 ; gain = 0.000

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 22aceb509

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 1864.723 ; gain = 0.000

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 1864.723 ; gain = 0.000
Ending Netlist Obfuscation Task | Checksum: 22aceb509

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 1864.723 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
33 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:10 ; elapsed = 00:00:09 . Memory (MB): peak = 1864.723 ; gain = 450.883
INFO: [Vivado 12-24828] Executing command : report_drc -file top_drc_opted.rpt -pb top_drc_opted.pb -rpx top_drc_opted.rpx
Command: report_drc -file top_drc_opted.rpt -pb top_drc_opted.pb -rpx top_drc_opted.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file C:/Users/thea/Documents/Vivado Projekte/Programmentwurf_PingPong/Programmentwurf_PingPong.runs/impl_1/top_drc_opted.rpt.
report_drc completed successfully
INFO: [Timing 38-480] Writing timing data to binary archive.
Wrote PlaceDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.035 . Memory (MB): peak = 1864.723 ; gain = 0.000
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1864.723 ; gain = 0.000
Writing XDEF routing.
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.079 . Memory (MB): peak = 1864.723 ; gain = 0.000
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.075 . Memory (MB): peak = 1864.723 ; gain = 0.000
Wrote Netlist Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1864.723 ; gain = 0.000
Wrote Device Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.029 . Memory (MB): peak = 1864.723 ; gain = 0.000
Write Physdb Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.217 . Memory (MB): peak = 1864.723 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/thea/Documents/Vivado Projekte/Programmentwurf_PingPong/Programmentwurf_PingPong.runs/impl_1/top_opt.dcp' has been generated.
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35ti'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35ti'
INFO: [Common 17-83] Releasing license: Implementation
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 2 CPUs

Starting Placer Task

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 1864.723 ; gain = 0.000
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 138cb9515

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.009 . Memory (MB): peak = 1864.723 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 1864.723 ; gain = 0.000

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 23566d414

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.563 . Memory (MB): peak = 1864.723 ; gain = 0.000

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 283113850

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 1864.723 ; gain = 0.000

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 283113850

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 1864.723 ; gain = 0.000
Phase 1 Placer Initialization | Checksum: 283113850

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 1864.723 ; gain = 0.000

Phase 2 Global Placement

Phase 2.1 Floorplanning

Phase 2.1.1 Partition Driven Placement

Phase 2.1.1.1 PBP: Partition Driven Placement
Phase 2.1.1.1 PBP: Partition Driven Placement | Checksum: 2bddc03a3

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 1864.723 ; gain = 0.000

Phase 2.1.1.2 PBP: Clock Region Placement
Phase 2.1.1.2 PBP: Clock Region Placement | Checksum: 289096f1c

Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 1864.723 ; gain = 0.000

Phase 2.1.1.3 PBP: Compute Congestion
Phase 2.1.1.3 PBP: Compute Congestion | Checksum: 289096f1c

Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 1864.723 ; gain = 0.000

Phase 2.1.1.4 PBP: UpdateTiming
Phase 2.1.1.4 PBP: UpdateTiming | Checksum: 333f9861e

Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 1864.723 ; gain = 0.000

Phase 2.1.1.5 PBP: Add part constraints
Phase 2.1.1.5 PBP: Add part constraints | Checksum: 333f9861e

Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 1864.723 ; gain = 0.000
Phase 2.1.1 Partition Driven Placement | Checksum: 333f9861e

Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 1864.723 ; gain = 0.000
Phase 2.1 Floorplanning | Checksum: 2ba016bfe

Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 1864.723 ; gain = 0.000

Phase 2.2 Update Timing before SLR Path Opt
Phase 2.2 Update Timing before SLR Path Opt | Checksum: 2ba016bfe

Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 1864.723 ; gain = 0.000

Phase 2.3 Post-Processing in Floorplanning
Phase 2.3 Post-Processing in Floorplanning | Checksum: 2af831402

Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 1864.723 ; gain = 0.000

Phase 2.4 Global Place Phase1
Phase 2.4 Global Place Phase1 | Checksum: 2e920f924

Time (s): cpu = 00:00:11 ; elapsed = 00:00:07 . Memory (MB): peak = 1864.723 ; gain = 0.000

Phase 2.5 Global Place Phase2

Phase 2.5.1 UpdateTiming Before Physical Synthesis
Phase 2.5.1 UpdateTiming Before Physical Synthesis | Checksum: 2aaf7d85b

Time (s): cpu = 00:00:12 ; elapsed = 00:00:07 . Memory (MB): peak = 1864.723 ; gain = 0.000

Phase 2.5.2 Physical Synthesis In Placer
INFO: [Physopt 32-1035] Found 63 LUTNM shape to break, 1 LUT instances to create LUTNM shape
INFO: [Physopt 32-1044] Break lutnm for timing: one critical 13, two critical 50, total 63, new lutff created 1
INFO: [Physopt 32-1138] End 1 Pass. Optimized 63 nets or LUTs. Breaked 63 LUTs, combined 0 existing LUT and moved 0 existing LUT
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-456] No candidate cells for DSP register optimization found in the design.
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-1123] No candidate cells found for Shift Register to Pipeline optimization
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-1401] No candidate cells found for Shift Register optimization.
INFO: [Physopt 32-677] No candidate cells for Shift Register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-526] No candidate cells for BRAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-846] No candidate cells for URAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-846] No candidate cells for URAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-949] No candidate nets found for dynamic/static region interface net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 1864.723 ; gain = 0.000

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                                     |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  LUT Combining                                    |           63  |              0  |                    63  |           0  |           1  |  00:00:00  |
|  Retime                                           |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Very High Fanout                                 |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                                     |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Shift Register to Pipeline                       |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Shift Register                                   |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  BRAM Register                                    |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  URAM Register                                    |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Dynamic/Static Region Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                                            |           63  |              0  |                    63  |           0  |           9  |  00:00:00  |
-----------------------------------------------------------------------------------------------------------------------------------------------------------


Phase 2.5.2 Physical Synthesis In Placer | Checksum: 2d2ce65e3

Time (s): cpu = 00:00:13 ; elapsed = 00:00:08 . Memory (MB): peak = 1864.723 ; gain = 0.000
Phase 2.5 Global Place Phase2 | Checksum: 356cf825e

Time (s): cpu = 00:00:13 ; elapsed = 00:00:08 . Memory (MB): peak = 1864.723 ; gain = 0.000
Phase 2 Global Placement | Checksum: 356cf825e

Time (s): cpu = 00:00:13 ; elapsed = 00:00:08 . Memory (MB): peak = 1864.723 ; gain = 0.000

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 346015478

Time (s): cpu = 00:00:14 ; elapsed = 00:00:09 . Memory (MB): peak = 1864.723 ; gain = 0.000

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 249cfe740

Time (s): cpu = 00:00:15 ; elapsed = 00:00:10 . Memory (MB): peak = 1864.723 ; gain = 0.000

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 21a834485

Time (s): cpu = 00:00:15 ; elapsed = 00:00:10 . Memory (MB): peak = 1864.723 ; gain = 0.000

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 22b0960c0

Time (s): cpu = 00:00:15 ; elapsed = 00:00:10 . Memory (MB): peak = 1864.723 ; gain = 0.000

Phase 3.5 Fast Optimization
Phase 3.5 Fast Optimization | Checksum: 2e867a9c6

Time (s): cpu = 00:00:21 ; elapsed = 00:00:16 . Memory (MB): peak = 1864.723 ; gain = 0.000

Phase 3.6 Small Shape Detail Placement
Phase 3.6 Small Shape Detail Placement | Checksum: 2f73317fd

Time (s): cpu = 00:00:23 ; elapsed = 00:00:18 . Memory (MB): peak = 1864.723 ; gain = 0.000

Phase 3.7 Re-assign LUT pins
Phase 3.7 Re-assign LUT pins | Checksum: 2ed9e31e1

Time (s): cpu = 00:00:23 ; elapsed = 00:00:18 . Memory (MB): peak = 1864.723 ; gain = 0.000

Phase 3.8 Pipeline Register Optimization
Phase 3.8 Pipeline Register Optimization | Checksum: 2fc144e1c

Time (s): cpu = 00:00:23 ; elapsed = 00:00:18 . Memory (MB): peak = 1864.723 ; gain = 0.000

Phase 3.9 Fast Optimization
Phase 3.9 Fast Optimization | Checksum: 3030c51c7

Time (s): cpu = 00:00:34 ; elapsed = 00:00:29 . Memory (MB): peak = 1864.723 ; gain = 0.000
Phase 3 Detail Placement | Checksum: 3030c51c7

Time (s): cpu = 00:00:34 ; elapsed = 00:00:29 . Memory (MB): peak = 1864.723 ; gain = 0.000

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 19f126330

Phase 4.1.1.1 BUFG Insertion

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 2 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-5.470 | TNS=-273.532 |
Phase 1 Physical Synthesis Initialization | Checksum: 1551b0ec3

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.271 . Memory (MB): peak = 1864.723 ; gain = 0.000
INFO: [Place 46-56] BUFG insertion identified 0 candidate nets. Inserted BUFG: 0, Replicated BUFG Driver: 0, Skipped due to Placement/Routing Conflicts: 0, Skipped due to Timing Degradation: 0, Skipped due to netlist editing failed: 0.
Ending Physical Synthesis Task | Checksum: 286257add

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.356 . Memory (MB): peak = 1864.723 ; gain = 0.000
Phase 4.1.1.1 BUFG Insertion | Checksum: 19f126330

Time (s): cpu = 00:00:37 ; elapsed = 00:00:31 . Memory (MB): peak = 1864.723 ; gain = 0.000

Phase 4.1.1.2 Post Placement Timing Optimization
INFO: [Place 30-746] Post Placement Timing Summary WNS=-4.601. For the most accurate timing information please run report_timing.
Phase 4.1.1.2 Post Placement Timing Optimization | Checksum: 1cdaa8eea

Time (s): cpu = 00:00:54 ; elapsed = 00:00:48 . Memory (MB): peak = 1864.723 ; gain = 0.000

Time (s): cpu = 00:00:54 ; elapsed = 00:00:48 . Memory (MB): peak = 1864.723 ; gain = 0.000
Phase 4.1 Post Commit Optimization | Checksum: 1cdaa8eea

Time (s): cpu = 00:00:54 ; elapsed = 00:00:48 . Memory (MB): peak = 1864.723 ; gain = 0.000

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 1cdaa8eea

Time (s): cpu = 00:00:54 ; elapsed = 00:00:48 . Memory (MB): peak = 1864.723 ; gain = 0.000

Phase 4.3 Placer Reporting

Phase 4.3.1 Print Estimated Congestion
INFO: [Place 30-612] Post-Placement Estimated Congestion 
 ____________________________________________________
|           | Global Congestion | Short Congestion  |
| Direction | Region Size       | Region Size       |
|___________|___________________|___________________|
|      North|                1x1|                2x2|
|___________|___________________|___________________|
|      South|                1x1|                1x1|
|___________|___________________|___________________|
|       East|                1x1|                1x1|
|___________|___________________|___________________|
|       West|                1x1|                1x1|
|___________|___________________|___________________|

Phase 4.3.1 Print Estimated Congestion | Checksum: 1cdaa8eea

Time (s): cpu = 00:00:54 ; elapsed = 00:00:48 . Memory (MB): peak = 1864.723 ; gain = 0.000
Phase 4.3 Placer Reporting | Checksum: 1cdaa8eea

Time (s): cpu = 00:00:54 ; elapsed = 00:00:48 . Memory (MB): peak = 1864.723 ; gain = 0.000

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 1864.723 ; gain = 0.000

Time (s): cpu = 00:00:54 ; elapsed = 00:00:48 . Memory (MB): peak = 1864.723 ; gain = 0.000
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 25958fa9c

Time (s): cpu = 00:00:54 ; elapsed = 00:00:48 . Memory (MB): peak = 1864.723 ; gain = 0.000
Ending Placer Task | Checksum: 24b8ea348

Time (s): cpu = 00:00:54 ; elapsed = 00:00:48 . Memory (MB): peak = 1864.723 ; gain = 0.000
76 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:00:58 ; elapsed = 00:00:50 . Memory (MB): peak = 1864.723 ; gain = 0.000
INFO: [Vivado 12-24838] Running report commands "report_control_sets, report_io, report_utilization" in parallel.
Running report generation with 2 threads.
INFO: [Vivado 12-24828] Executing command : report_utilization -file top_utilization_placed.rpt -pb top_utilization_placed.pb
INFO: [Vivado 12-24828] Executing command : report_io -file top_io_placed.rpt
report_io: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.110 . Memory (MB): peak = 1864.723 ; gain = 0.000
INFO: [Vivado 12-24828] Executing command : report_control_sets -verbose -file top_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.014 . Memory (MB): peak = 1864.723 ; gain = 0.000
INFO: [Timing 38-480] Writing timing data to binary archive.
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.047 . Memory (MB): peak = 1864.723 ; gain = 0.000
Wrote PlaceDB: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.861 . Memory (MB): peak = 1864.723 ; gain = 0.000
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1864.723 ; gain = 0.000
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.082 . Memory (MB): peak = 1864.723 ; gain = 0.000
Wrote Netlist Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.028 . Memory (MB): peak = 1864.723 ; gain = 0.000
Wrote Device Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.029 . Memory (MB): peak = 1864.723 ; gain = 0.000
Write Physdb Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 1864.723 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/thea/Documents/Vivado Projekte/Programmentwurf_PingPong/Programmentwurf_PingPong.runs/impl_1/top_placed.dcp' has been generated.
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35ti'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35ti'

Starting Initial Update Timing Task

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 1867.562 ; gain = 2.840
INFO: [Vivado_Tcl 4-1435] PhysOpt_Tcl_Interface Runtime Before Starting Physical Synthesis Task | CPU: 1.00s |  WALL: 1.04s
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 1867.562 ; gain = 0.000

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 2 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.601 | TNS=-273.473 |
Phase 1 Physical Synthesis Initialization | Checksum: 155c4ad72

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.970 . Memory (MB): peak = 1867.570 ; gain = 0.008
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.601 | TNS=-273.473 |

Phase 2 DSP Register Optimization
INFO: [Physopt 32-456] No candidate cells for DSP register optimization found in the design.
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Phase 2 DSP Register Optimization | Checksum: 155c4ad72

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 1867.570 ; gain = 0.008

Phase 3 Critical Path Optimization
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.601 | TNS=-273.473 |
INFO: [Physopt 32-702] Processed net renderer_inst/endscreen_inst/pixel_in_endtext. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net clk_inst/inst/clk_out1_clk_wiz_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 20 pins.
INFO: [Physopt 32-735] Processed net vga_inst/pixel_in_endtext_i_2_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.513 | TNS=-273.385 |
INFO: [Physopt 32-702] Processed net vga_inst/pixel_in_endtext_i_2_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net vga_inst/pixel_in_endtext_i_12_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net vga_inst/pixel_in_endtext_i_12_n_0. Critical path length was reduced through logic transformation on cell vga_inst/pixel_in_endtext_i_12_comp.
INFO: [Physopt 32-735] Processed net vga_inst/pixel_in_endtext_i_61_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.504 | TNS=-273.376 |
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 23 pins.
INFO: [Physopt 32-735] Processed net vga_inst/pixel_in_endtext_i_10_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.446 | TNS=-273.318 |
INFO: [Physopt 32-702] Processed net vga_inst/pixel_in_endtext_i_10_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net vga_inst/pixel_in_endtext_i_52_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net vga_inst/pixel_in_endtext_i_52_n_0. Critical path length was reduced through logic transformation on cell vga_inst/pixel_in_endtext_i_52_comp.
INFO: [Physopt 32-735] Processed net vga_inst/pixel_in_endtext_i_49_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.428 | TNS=-273.540 |
INFO: [Physopt 32-710] Processed net vga_inst/pixel_in_endtext_i_12_n_0. Critical path length was reduced through logic transformation on cell vga_inst/pixel_in_endtext_i_12_comp_1.
INFO: [Physopt 32-735] Processed net vga_inst/pixel_in_endtext_i_64_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.422 | TNS=-273.654 |
INFO: [Physopt 32-702] Processed net vga_inst/pixel_in_endtext_i_13_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net vga_inst/pixel_in_endtext_i_13_n_0. Critical path length was reduced through logic transformation on cell vga_inst/pixel_in_endtext_i_13_comp.
INFO: [Physopt 32-735] Processed net vga_inst/pixel_in_endtext_i_29_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.400 | TNS=-273.632 |
INFO: [Physopt 32-710] Processed net vga_inst/pixel_in_endtext_i_52_n_0. Critical path length was reduced through logic transformation on cell vga_inst/pixel_in_endtext_i_52_comp_1.
INFO: [Physopt 32-735] Processed net vga_inst/pixel_in_endtext_i_64_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.391 | TNS=-273.743 |
INFO: [Physopt 32-710] Processed net vga_inst/pixel_in_endtext_i_12_n_0. Critical path length was reduced through logic transformation on cell vga_inst/pixel_in_endtext_i_12_comp.
INFO: [Physopt 32-735] Processed net vga_inst/pixel_in_endtext_i_49_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.382 | TNS=-273.854 |
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 24 pins.
INFO: [Physopt 32-735] Processed net vga_inst/pixel_in_endtext_i_5_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.331 | TNS=-273.803 |
INFO: [Physopt 32-702] Processed net vga_inst/pixel_in_endtext_i_4_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net vga_inst/pixel_in_endtext_i_20_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net vga_inst/pixel_in_endtext_i_78_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net vga_inst/pixel_in_endtext_i_78_n_0. Critical path length was reduced through logic transformation on cell vga_inst/pixel_in_endtext_i_78_comp.
INFO: [Physopt 32-735] Processed net vga_inst/pixel_in_endtext_i_57_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.329 | TNS=-273.921 |
INFO: [Physopt 32-710] Processed net vga_inst/pixel_in_endtext_i_2_n_0. Critical path length was reduced through logic transformation on cell vga_inst/pixel_in_endtext_i_2_comp.
INFO: [Physopt 32-735] Processed net vga_inst/pixel_in_endtext_i_11_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.326 | TNS=-273.918 |
INFO: [Physopt 32-702] Processed net vga_inst/pixel_in_endtext_i_5_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net vga_inst/pixel_in_endtext_i_5_n_0. Critical path length was reduced through logic transformation on cell vga_inst/pixel_in_endtext_i_5_comp.
INFO: [Physopt 32-735] Processed net vga_inst/pixel_in_endtext_i_27_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.308 | TNS=-273.900 |
INFO: [Physopt 32-702] Processed net vga_inst/pixel_in_endtext_i_54_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-134] Processed net vga_inst/pixel_in_endtext_i_49_n_0. Rewiring did not optimize the net.
INFO: [Physopt 32-702] Processed net vga_inst/pixel_in_endtext_i_49_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net vga_inst/pixel_in_endtext_i_136_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net vga_inst/pixel_in_endtext_reg_i_196_n_1. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net vga_inst/pixel_in_endtext_reg_i_250_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net vga_inst/pixel_in_endtext_i_316_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net vga_inst/renderer_inst/endscreen_inst/pixel_in_endtext_next5[25]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net vga_inst/pixel_in_endtext_reg_i_210_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net vga_inst/pixel_in_endtext_reg_i_272_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net vga_inst/pixel_in_endtext_reg_i_336_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net vga_inst/pixel_in_endtext_reg_i_376_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net vga_inst/pixel_in_endtext_i_415_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net vga_inst/pixel_in_endtext_reg_i_277_n_3. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net vga_inst/pixel_in_endtext_reg_i_271_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net vga_inst/pixel_in_endtext_i_333_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net vga_inst/pixel_in_endtext_reg_i_151_n_6. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net vga_inst/pixel_in_endtext_reg_i_152_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net vga_inst/pixel_in_endtext_next. Optimizations did not improve timing on the net.
INFO: [Physopt 32-81] Processed net vga_inst/Q[7]. Replicated 2 times.
INFO: [Physopt 32-735] Processed net vga_inst/Q[7]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.289 | TNS=-273.881 |
INFO: [Physopt 32-81] Processed net vga_inst/Q[8]. Replicated 2 times.
INFO: [Physopt 32-735] Processed net vga_inst/Q[8]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.241 | TNS=-273.833 |
INFO: [Physopt 32-702] Processed net vga_inst/pixel_in_endtext_i_214_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-81] Processed net vga_inst/Q[6]. Replicated 2 times.
INFO: [Physopt 32-735] Processed net vga_inst/Q[6]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.222 | TNS=-273.814 |
INFO: [Physopt 32-702] Processed net vga_inst/pixel_in_endtext_reg_i_148_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net vga_inst/pixel_in_endtext_i_202_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net vga_inst/pixel_in_endtext_reg_i_152_n_6. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net vga_inst/pixel_in_endtext_reg_i_45_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-81] Processed net vga_inst/Q[2]. Replicated 2 times.
INFO: [Physopt 32-735] Processed net vga_inst/Q[2]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.217 | TNS=-273.809 |
INFO: [Physopt 32-81] Processed net vga_inst/Q[5]. Replicated 1 times.
INFO: [Physopt 32-735] Processed net vga_inst/Q[5]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.212 | TNS=-273.804 |
INFO: [Physopt 32-81] Processed net vga_inst/Q[4]. Replicated 2 times.
INFO: [Physopt 32-735] Processed net vga_inst/Q[4]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.194 | TNS=-272.718 |
INFO: [Physopt 32-81] Processed net vga_inst/Q[6]_repN. Replicated 5 times.
INFO: [Physopt 32-735] Processed net vga_inst/Q[6]_repN. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.182 | TNS=-272.706 |
INFO: [Physopt 32-81] Processed net vga_inst/Q[3]. Replicated 1 times.
INFO: [Physopt 32-735] Processed net vga_inst/Q[3]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.180 | TNS=-272.704 |
INFO: [Physopt 32-81] Processed net vga_inst/Q[3]. Replicated 1 times.
INFO: [Physopt 32-735] Processed net vga_inst/Q[3]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.180 | TNS=-272.704 |
INFO: [Physopt 32-702] Processed net vga_inst/Q[3]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net renderer_inst/countdown_inst/pixel_in_countdown. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net vga_inst/pixel_in_countdown_next. Critical path length was reduced through logic transformation on cell vga_inst/pixel_in_countdown_i_1_comp.
INFO: [Physopt 32-735] Processed net vga_inst/pixel_in_countdown_i_3_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.180 | TNS=-272.533 |
INFO: [Physopt 32-702] Processed net vga_inst/pixel_in_countdown_reg_i_11_n_1. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net vga_inst/pixel_in_countdown_i_36_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net vga_inst/renderer_inst/countdown_inst/pixel_in_countdown_next3[31]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net vga_inst/pixel_in_countdown_reg_i_28_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net vga_inst/pixel_in_countdown_i_72_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net vga_inst/renderer_inst/countdown_inst/pixel_in_countdown_next5[27]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net vga_inst/pixel_in_countdown_reg_i_123_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net vga_inst/pixel_in_countdown_reg_i_167_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net vga_inst/pixel_in_countdown_reg_i_215_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net vga_inst/pixel_in_countdown_reg_i_241_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net vga_inst/pixel_in_countdown_i_256_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net vga_inst/pixel_in_countdown_reg_i_172_n_3. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net vga_inst/pixel_in_countdown_reg_i_202_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net vga_inst/renderer_inst/countdown_inst/p_0_out[9]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net vga_inst/renderer_inst/countdown_inst/pixel_in_countdown_next7[9]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net vga_inst/pixel_in_countdown_reg_i_87_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net vga_inst/pixel_in_countdown_i_143_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 19 pins.
INFO: [Physopt 32-735] Processed net vga_inst/pixel_in_countdown_next. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.180 | TNS=-272.420 |
INFO: [Physopt 32-702] Processed net vga_inst/pixel_in_countdown_next. Optimizations did not improve timing on the net.
INFO: [Physopt 32-81] Processed net vga_inst/pixel_x[5]. Replicated 4 times.
INFO: [Physopt 32-735] Processed net vga_inst/pixel_x[5]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.180 | TNS=-272.409 |
INFO: [Physopt 32-81] Processed net vga_inst/pixel_x[4]. Replicated 3 times.
INFO: [Physopt 32-735] Processed net vga_inst/pixel_x[4]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.180 | TNS=-272.684 |
INFO: [Physopt 32-81] Processed net vga_inst/pixel_x[4]_repN. Replicated 1 times.
INFO: [Physopt 32-735] Processed net vga_inst/pixel_x[4]_repN. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.180 | TNS=-272.563 |
INFO: [Physopt 32-702] Processed net vga_inst/pixel_x[7]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net renderer_inst/endscreen_inst/pixel_in_endtext. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net clk_inst/inst/clk_out1_clk_wiz_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net vga_inst/pixel_in_endtext_i_2_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net vga_inst/pixel_in_endtext_i_10_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net vga_inst/pixel_in_endtext_i_54_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net vga_inst/pixel_in_endtext_i_49_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net vga_inst/pixel_in_endtext_i_136_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net vga_inst/pixel_in_endtext_reg_i_196_n_1. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net vga_inst/pixel_in_endtext_i_316_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net vga_inst/renderer_inst/endscreen_inst/pixel_in_endtext_next5[25]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net vga_inst/pixel_in_endtext_i_415_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net vga_inst/pixel_in_endtext_reg_i_277_n_3. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net vga_inst/pixel_in_endtext_i_202_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net vga_inst/pixel_in_endtext_reg_i_152_n_6. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net vga_inst/pixel_in_endtext_next. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net vga_inst/Q[3]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net renderer_inst/countdown_inst/pixel_in_countdown. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net vga_inst/pixel_in_countdown_reg_i_11_n_1. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net vga_inst/pixel_in_countdown_i_36_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net vga_inst/renderer_inst/countdown_inst/pixel_in_countdown_next3[31]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net vga_inst/pixel_in_countdown_i_72_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net vga_inst/renderer_inst/countdown_inst/pixel_in_countdown_next5[27]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net vga_inst/pixel_in_countdown_i_256_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net vga_inst/pixel_in_countdown_reg_i_172_n_3. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net vga_inst/renderer_inst/countdown_inst/p_0_out[9]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net vga_inst/renderer_inst/countdown_inst/pixel_in_countdown_next7[9]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net vga_inst/pixel_in_countdown_next. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net vga_inst/pixel_x[7]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.180 | TNS=-272.563 |
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.034 . Memory (MB): peak = 1876.621 ; gain = 0.000
Phase 3 Critical Path Optimization | Checksum: 155c4ad72

Time (s): cpu = 00:00:25 ; elapsed = 00:00:15 . Memory (MB): peak = 1876.621 ; gain = 9.059

Phase 4 Critical Path Optimization
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.180 | TNS=-272.563 |
INFO: [Physopt 32-702] Processed net renderer_inst/endscreen_inst/pixel_in_endtext. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net clk_inst/inst/clk_out1_clk_wiz_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net vga_inst/pixel_in_endtext_i_2_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net vga_inst/pixel_in_endtext_i_10_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net vga_inst/pixel_in_endtext_i_54_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-134] Processed net vga_inst/pixel_in_endtext_i_49_n_0. Rewiring did not optimize the net.
INFO: [Physopt 32-702] Processed net vga_inst/pixel_in_endtext_i_49_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net vga_inst/pixel_in_endtext_i_136_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net vga_inst/pixel_in_endtext_reg_i_196_n_1. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net vga_inst/pixel_in_endtext_reg_i_250_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net vga_inst/pixel_in_endtext_i_316_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net vga_inst/renderer_inst/endscreen_inst/pixel_in_endtext_next5[25]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net vga_inst/pixel_in_endtext_reg_i_210_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net vga_inst/pixel_in_endtext_reg_i_272_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net vga_inst/pixel_in_endtext_reg_i_336_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net vga_inst/pixel_in_endtext_reg_i_376_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net vga_inst/pixel_in_endtext_i_415_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net vga_inst/pixel_in_endtext_reg_i_277_n_3. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net vga_inst/pixel_in_endtext_reg_i_271_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net vga_inst/pixel_in_endtext_reg_i_148_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net vga_inst/pixel_in_endtext_i_202_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net vga_inst/pixel_in_endtext_reg_i_152_n_6. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net vga_inst/pixel_in_endtext_reg_i_45_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net vga_inst/pixel_in_endtext_next. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net vga_inst/Q[3]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net renderer_inst/countdown_inst/pixel_in_countdown. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net vga_inst/pixel_in_countdown_reg_i_11_n_1. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net vga_inst/pixel_in_countdown_i_36_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net vga_inst/renderer_inst/countdown_inst/pixel_in_countdown_next3[31]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net vga_inst/pixel_in_countdown_reg_i_28_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net vga_inst/pixel_in_countdown_i_72_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net vga_inst/renderer_inst/countdown_inst/pixel_in_countdown_next5[27]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net vga_inst/pixel_in_countdown_reg_i_123_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net vga_inst/pixel_in_countdown_reg_i_167_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net vga_inst/pixel_in_countdown_reg_i_215_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net vga_inst/pixel_in_countdown_reg_i_241_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net vga_inst/pixel_in_countdown_i_256_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net vga_inst/pixel_in_countdown_reg_i_172_n_3. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net vga_inst/pixel_in_countdown_reg_i_202_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net vga_inst/renderer_inst/countdown_inst/p_0_out[9]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net vga_inst/renderer_inst/countdown_inst/pixel_in_countdown_next7[9]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net vga_inst/pixel_in_countdown_reg_i_87_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net vga_inst/pixel_in_countdown_next. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net vga_inst/pixel_x[7]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net renderer_inst/endscreen_inst/pixel_in_endtext. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net clk_inst/inst/clk_out1_clk_wiz_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net vga_inst/pixel_in_endtext_i_2_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net vga_inst/pixel_in_endtext_i_10_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net vga_inst/pixel_in_endtext_i_54_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net vga_inst/pixel_in_endtext_i_49_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net vga_inst/pixel_in_endtext_i_136_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net vga_inst/pixel_in_endtext_reg_i_196_n_1. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net vga_inst/pixel_in_endtext_i_316_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net vga_inst/renderer_inst/endscreen_inst/pixel_in_endtext_next5[25]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net vga_inst/pixel_in_endtext_i_415_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net vga_inst/pixel_in_endtext_reg_i_277_n_3. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net vga_inst/pixel_in_endtext_i_202_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net vga_inst/pixel_in_endtext_reg_i_152_n_6. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net vga_inst/pixel_in_endtext_next. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net vga_inst/Q[3]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net renderer_inst/countdown_inst/pixel_in_countdown. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net vga_inst/pixel_in_countdown_reg_i_11_n_1. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net vga_inst/pixel_in_countdown_i_36_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net vga_inst/renderer_inst/countdown_inst/pixel_in_countdown_next3[31]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net vga_inst/pixel_in_countdown_i_72_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net vga_inst/renderer_inst/countdown_inst/pixel_in_countdown_next5[27]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net vga_inst/pixel_in_countdown_i_256_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net vga_inst/pixel_in_countdown_reg_i_172_n_3. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net vga_inst/renderer_inst/countdown_inst/p_0_out[9]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net vga_inst/renderer_inst/countdown_inst/pixel_in_countdown_next7[9]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net vga_inst/pixel_in_countdown_next. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net vga_inst/pixel_x[7]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.180 | TNS=-272.563 |
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.012 . Memory (MB): peak = 1876.621 ; gain = 0.000
Phase 4 Critical Path Optimization | Checksum: 155c4ad72

Time (s): cpu = 00:00:32 ; elapsed = 00:00:19 . Memory (MB): peak = 1876.621 ; gain = 9.059
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 1876.621 ; gain = 0.000
INFO: [Physopt 32-603] Post Physical Optimization Timing Summary | WNS=-4.180 | TNS=-272.563 |

Summary of Physical Synthesis Optimizations
============================================


-------------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization   |  WNS Gain (ns)  |  TNS Gain (ns)  |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-------------------------------------------------------------------------------------------------------------------------------------------------------------
|  DSP Register   |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Critical Path  |          0.421  |          0.910  |           26  |              0  |                    26  |           0  |           2  |  00:00:18  |
|  Total          |          0.421  |          0.910  |           26  |              0  |                    26  |           0  |           3  |  00:00:18  |
-------------------------------------------------------------------------------------------------------------------------------------------------------------


Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 1876.621 ; gain = 0.000
Ending Physical Synthesis Task | Checksum: 15291f0b9

Time (s): cpu = 00:00:32 ; elapsed = 00:00:19 . Memory (MB): peak = 1876.621 ; gain = 9.059
INFO: [Common 17-83] Releasing license: Implementation
329 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
phys_opt_design: Time (s): cpu = 00:00:33 ; elapsed = 00:00:20 . Memory (MB): peak = 1876.621 ; gain = 11.898
INFO: [Timing 38-480] Writing timing data to binary archive.
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.015 . Memory (MB): peak = 1885.445 ; gain = 0.000
Wrote PlaceDB: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.445 . Memory (MB): peak = 1885.445 ; gain = 0.000
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1885.445 ; gain = 0.000
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.036 . Memory (MB): peak = 1885.445 ; gain = 0.000
Wrote Netlist Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.010 . Memory (MB): peak = 1885.445 ; gain = 0.000
Wrote Device Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.011 . Memory (MB): peak = 1885.445 ; gain = 0.000
Write Physdb Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.552 . Memory (MB): peak = 1885.445 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/thea/Documents/Vivado Projekte/Programmentwurf_PingPong/Programmentwurf_PingPong.runs/impl_1/top_physopt.dcp' has been generated.
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35ti'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35ti'
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 2 CPUs

Phase 1 Build RT Design
Checksum: PlaceDB: 508c3ccc ConstDB: 0 ShapeSum: 45aed406 RouteDB: a0815c57
Post Restoration Checksum: NetGraph: 64b991f3 | NumContArr: 5dab0f08 | Constraints: c2a8fa9d | Timing: c2a8fa9d
Phase 1 Build RT Design | Checksum: 247b69635

Time (s): cpu = 00:00:40 ; elapsed = 00:00:38 . Memory (MB): peak = 1967.141 ; gain = 68.352

Phase 2 Router Initialization

Phase 2.1 Fix Topology Constraints
Phase 2.1 Fix Topology Constraints | Checksum: 247b69635

Time (s): cpu = 00:00:40 ; elapsed = 00:00:38 . Memory (MB): peak = 1967.141 ; gain = 68.352

Phase 2.2 Pre Route Cleanup
Phase 2.2 Pre Route Cleanup | Checksum: 247b69635

Time (s): cpu = 00:00:40 ; elapsed = 00:00:38 . Memory (MB): peak = 1967.141 ; gain = 68.352
 Number of Nodes with overlaps = 0

Phase 2.3 Update Timing
Phase 2.3 Update Timing | Checksum: 1d4d678a4

Time (s): cpu = 00:00:43 ; elapsed = 00:00:39 . Memory (MB): peak = 2000.215 ; gain = 101.426
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-4.056 | TNS=-216.611| WHS=-0.203 | THS=-29.838|


Phase 2.4 Soft Constraint Pins - Fast Budgeting
Phase 2.4 Soft Constraint Pins - Fast Budgeting | Checksum: 228fc02c1

Time (s): cpu = 00:00:43 ; elapsed = 00:00:40 . Memory (MB): peak = 2027.637 ; gain = 128.848

Router Utilization Summary
  Global Vertical Routing Utilization    = 0 %
  Global Horizontal Routing Utilization  = 0 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 2365
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 2365
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 2 Router Initialization | Checksum: 1ca33a5be

Time (s): cpu = 00:00:44 ; elapsed = 00:00:40 . Memory (MB): peak = 2027.637 ; gain = 128.848

Phase 3 Global Routing
Phase 3 Global Routing | Checksum: 1ca33a5be

Time (s): cpu = 00:00:44 ; elapsed = 00:00:40 . Memory (MB): peak = 2027.637 ; gain = 128.848

Phase 4 Initial Routing

Phase 4.1 Initial Net Routing Pass
Phase 4.1 Initial Net Routing Pass | Checksum: 28d6ad3c1

Time (s): cpu = 00:00:46 ; elapsed = 00:00:41 . Memory (MB): peak = 2027.637 ; gain = 128.848
Phase 4 Initial Routing | Checksum: 28d6ad3c1

Time (s): cpu = 00:00:46 ; elapsed = 00:00:41 . Memory (MB): peak = 2027.637 ; gain = 128.848
INFO: [Route 35-580] Design has 46 pins with tight setup and hold constraints.

The top 5 pins with tight setup and hold constraints:

+======================+======================+=======================================================+
| Launch Setup Clock   | Launch Hold Clock    | Pin                                                   |
+======================+======================+=======================================================+
| clk_out1_clk_wiz_0_1 | clk_out1_clk_wiz_0_1 | renderer_inst/countdown_inst/pixel_in_countdown_reg/D |
| clk_out1_clk_wiz_0_1 | clk_out1_clk_wiz_0_1 | game_inst/ball_vx_reg[2]/D                            |
| clk_out1_clk_wiz_0_1 | clk_out1_clk_wiz_0_1 | game_inst/ball_vx_reg[1]/D                            |
| clk_out1_clk_wiz_0_1 | clk_out1_clk_wiz_0_1 | game_inst/ball_vx_reg[31]/D                           |
| clk_out1_clk_wiz_0_1 | clk_out1_clk_wiz_0_1 | game_inst/ball_vx_reg[23]/D                           |
+----------------------+----------------------+-------------------------------------------------------+

File with complete list of pins: tight_setup_hold_pins.txt


Phase 5 Rip-up And Reroute

Phase 5.1 Global Iteration 0
 Number of Nodes with overlaps = 396
 Number of Nodes with overlaps = 102
 Number of Nodes with overlaps = 43
 Number of Nodes with overlaps = 16
 Number of Nodes with overlaps = 6
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-4.975 | TNS=-535.507| WHS=N/A    | THS=N/A    |

Phase 5.1 Global Iteration 0 | Checksum: 2c3dbfce2

Time (s): cpu = 00:00:52 ; elapsed = 00:00:46 . Memory (MB): peak = 2031.727 ; gain = 132.938

Phase 5.2 Global Iteration 1
 Number of Nodes with overlaps = 116
 Number of Nodes with overlaps = 60
 Number of Nodes with overlaps = 29
 Number of Nodes with overlaps = 17
 Number of Nodes with overlaps = 10
 Number of Nodes with overlaps = 4
 Number of Nodes with overlaps = 3
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-4.789 | TNS=-533.152| WHS=N/A    | THS=N/A    |

Phase 5.2 Global Iteration 1 | Checksum: 22e7ae49c

Time (s): cpu = 00:00:57 ; elapsed = 00:00:50 . Memory (MB): peak = 2031.727 ; gain = 132.938

Phase 5.3 Global Iteration 2
 Number of Nodes with overlaps = 109
 Number of Nodes with overlaps = 66
 Number of Nodes with overlaps = 34
 Number of Nodes with overlaps = 19
 Number of Nodes with overlaps = 8
 Number of Nodes with overlaps = 7
 Number of Nodes with overlaps = 5
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-4.500 | TNS=-524.896| WHS=N/A    | THS=N/A    |

Phase 5.3 Global Iteration 2 | Checksum: 2cca1ec80

Time (s): cpu = 00:01:02 ; elapsed = 00:00:53 . Memory (MB): peak = 2031.727 ; gain = 132.938

Phase 5.4 Global Iteration 3
 Number of Nodes with overlaps = 101
 Number of Nodes with overlaps = 28
 Number of Nodes with overlaps = 14
 Number of Nodes with overlaps = 9
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 3
 Number of Nodes with overlaps = 4
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-4.565 | TNS=-517.229| WHS=N/A    | THS=N/A    |

Phase 5.4 Global Iteration 3 | Checksum: 29298c655

Time (s): cpu = 00:01:05 ; elapsed = 00:00:56 . Memory (MB): peak = 2031.727 ; gain = 132.938
Phase 5 Rip-up And Reroute | Checksum: 29298c655

Time (s): cpu = 00:01:05 ; elapsed = 00:00:56 . Memory (MB): peak = 2031.727 ; gain = 132.938

Phase 6 Delay and Skew Optimization

Phase 6.1 Delay CleanUp

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 241338e83

Time (s): cpu = 00:01:05 ; elapsed = 00:00:56 . Memory (MB): peak = 2031.727 ; gain = 132.938
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-4.420 | TNS=-490.017| WHS=N/A    | THS=N/A    |

 Number of Nodes with overlaps = 0
Phase 6.1 Delay CleanUp | Checksum: 2e1b885b3

Time (s): cpu = 00:01:07 ; elapsed = 00:00:57 . Memory (MB): peak = 2031.727 ; gain = 132.938

Phase 6.2 Clock Skew Optimization
Phase 6.2 Clock Skew Optimization | Checksum: 2e1b885b3

Time (s): cpu = 00:01:07 ; elapsed = 00:00:57 . Memory (MB): peak = 2031.727 ; gain = 132.938
Phase 6 Delay and Skew Optimization | Checksum: 2e1b885b3

Time (s): cpu = 00:01:07 ; elapsed = 00:00:57 . Memory (MB): peak = 2031.727 ; gain = 132.938

Phase 7 Post Hold Fix

Phase 7.1 Hold Fix Iter
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-4.407 | TNS=-439.811| WHS=0.012  | THS=0.000  |

Phase 7.1 Hold Fix Iter | Checksum: 2c7cb4eaa

Time (s): cpu = 00:01:07 ; elapsed = 00:00:57 . Memory (MB): peak = 2031.727 ; gain = 132.938
Phase 7 Post Hold Fix | Checksum: 2c7cb4eaa

Time (s): cpu = 00:01:07 ; elapsed = 00:00:57 . Memory (MB): peak = 2031.727 ; gain = 132.938

Phase 8 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 1.2198 %
  Global Horizontal Routing Utilization  = 1.0462 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0


--GLOBAL Congestion:
Utilization threshold used for congestion level computation: 0.85
Congestion Report
North Dir 1x1 Area, Max Cong = 53.1532%, No Congested Regions.
South Dir 1x1 Area, Max Cong = 59.4595%, No Congested Regions.
East Dir 1x1 Area, Max Cong = 45.5882%, No Congested Regions.
West Dir 1x1 Area, Max Cong = 44.1176%, No Congested Regions.

------------------------------
Reporting congestion hotspots
------------------------------
Direction: North
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: South
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: East
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: West
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0

Phase 8 Route finalize | Checksum: 2c7cb4eaa

Time (s): cpu = 00:01:07 ; elapsed = 00:00:57 . Memory (MB): peak = 2031.727 ; gain = 132.938

Phase 9 Verifying routed nets

 Verification completed successfully
Phase 9 Verifying routed nets | Checksum: 2c7cb4eaa

Time (s): cpu = 00:01:07 ; elapsed = 00:00:57 . Memory (MB): peak = 2031.727 ; gain = 132.938

Phase 10 Depositing Routes
Phase 10 Depositing Routes | Checksum: 24b5b1da0

Time (s): cpu = 00:01:08 ; elapsed = 00:00:58 . Memory (MB): peak = 2031.727 ; gain = 132.938

Phase 11 Post Process Routing
Phase 11 Post Process Routing | Checksum: 24b5b1da0

Time (s): cpu = 00:01:08 ; elapsed = 00:00:58 . Memory (MB): peak = 2031.727 ; gain = 132.938

Phase 12 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=-4.407 | TNS=-439.811| WHS=0.012  | THS=0.000  |

WARNING: [Route 35-328] Router estimated timing not met.
Resolution: For a complete and accurate timing signoff, report_timing_summary must be run after route_design. Alternatively, route_design can be run with the -timing_summary option to enable a complete timing signoff at the end of route_design.
Phase 12 Post Router Timing | Checksum: 24b5b1da0

Time (s): cpu = 00:01:08 ; elapsed = 00:00:58 . Memory (MB): peak = 2031.727 ; gain = 132.938
Total Elapsed time in route_design: 57.827 secs

Phase 13 Post-Route Event Processing
Phase 13 Post-Route Event Processing | Checksum: 1a4000d0f

Time (s): cpu = 00:01:08 ; elapsed = 00:00:58 . Memory (MB): peak = 2031.727 ; gain = 132.938
INFO: [Route 35-16] Router Completed Successfully
Ending Routing Task | Checksum: 1a4000d0f

Time (s): cpu = 00:01:08 ; elapsed = 00:00:58 . Memory (MB): peak = 2031.727 ; gain = 132.938

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
347 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:01:10 ; elapsed = 00:00:59 . Memory (MB): peak = 2031.727 ; gain = 146.281
INFO: [Vivado 12-24828] Executing command : report_drc -file top_drc_routed.rpt -pb top_drc_routed.pb -rpx top_drc_routed.rpx
Command: report_drc -file top_drc_routed.rpt -pb top_drc_routed.pb -rpx top_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file C:/Users/thea/Documents/Vivado Projekte/Programmentwurf_PingPong/Programmentwurf_PingPong.runs/impl_1/top_drc_routed.rpt.
report_drc completed successfully
report_drc: Time (s): cpu = 00:00:11 ; elapsed = 00:00:06 . Memory (MB): peak = 2031.727 ; gain = 0.000
INFO: [Vivado 12-24828] Executing command : report_methodology -file top_methodology_drc_routed.rpt -pb top_methodology_drc_routed.pb -rpx top_methodology_drc_routed.rpx
Command: report_methodology -file top_methodology_drc_routed.rpt -pb top_methodology_drc_routed.pb -rpx top_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 2 threads
INFO: [Vivado_Tcl 2-1520] The results of Report Methodology are in file C:/Users/thea/Documents/Vivado Projekte/Programmentwurf_PingPong/Programmentwurf_PingPong.runs/impl_1/top_methodology_drc_routed.rpt.
report_methodology completed successfully
report_drc: Time (s): cpu = 00:00:14 ; elapsed = 00:00:08 . Memory (MB): peak = 2064.711 ; gain = 32.984
INFO: [Vivado 12-24828] Executing command : report_timing_summary -max_paths 10 -routable_nets -report_unconstrained -file top_timing_summary_routed.rpt -pb top_timing_summary_routed.pb -rpx top_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1L, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
CRITICAL WARNING: [Timing 38-282] The design failed to meet the timing requirements. Please see the timing summary report for details on the timing violations.
INFO: [Vivado 12-24838] Running report commands "report_incremental_reuse, report_route_status" in parallel.
Running report generation with 2 threads.
INFO: [Vivado 12-24828] Executing command : report_incremental_reuse -file top_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
INFO: [Vivado 12-24828] Executing command : report_route_status -file top_route_status.rpt -pb top_route_status.pb
INFO: [Vivado 12-24828] Executing command : report_power -file top_power_routed.rpt -pb top_power_summary_routed.pb -rpx top_power_routed.rpx
Command: report_power -file top_power_routed.rpt -pb top_power_summary_routed.pb -rpx top_power_routed.rpx
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
364 Infos, 1 Warnings, 1 Critical Warnings and 0 Errors encountered.
report_power completed successfully
INFO: [Vivado 12-24828] Executing command : report_clock_utilization -file top_clock_utilization_routed.rpt
INFO: [Vivado 12-24828] Executing command : report_bus_skew -warn_on_violation -file top_bus_skew_routed.rpt -pb top_bus_skew_routed.pb -rpx top_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1L, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
generate_parallel_reports: Time (s): cpu = 00:00:28 ; elapsed = 00:00:16 . Memory (MB): peak = 2071.629 ; gain = 39.902
INFO: [Timing 38-480] Writing timing data to binary archive.
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.016 . Memory (MB): peak = 2071.629 ; gain = 0.000
Wrote PlaceDB: Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.564 . Memory (MB): peak = 2071.629 ; gain = 0.000
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2071.629 ; gain = 0.000
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.067 . Memory (MB): peak = 2071.629 ; gain = 0.000
Wrote Netlist Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.011 . Memory (MB): peak = 2071.629 ; gain = 0.000
Wrote Device Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.013 . Memory (MB): peak = 2071.629 ; gain = 0.000
Write Physdb Complete: Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.697 . Memory (MB): peak = 2071.629 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/thea/Documents/Vivado Projekte/Programmentwurf_PingPong/Programmentwurf_PingPong.runs/impl_1/top_routed.dcp' has been generated.
Command: write_bitstream -force top.bit
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35ti'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35ti'
Running DRC as a precondition to command write_bitstream
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado 12-3199] DRC finished with 0 Errors
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
INFO: [Designutils 20-2272] Running write_bitstream with 2 threads.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Writing bitstream ./top.bit...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Project 1-1876] WebTalk data collection is mandatory when using a ULT device. To see the specific WebTalk data collected for your design, open the usage_statistics_webtalk.html or usage_statistics_webtalk.xml file in the implementation directory.
INFO: [Common 17-83] Releasing license: Implementation
379 Infos, 1 Warnings, 1 Critical Warnings and 0 Errors encountered.
write_bitstream completed successfully
write_bitstream: Time (s): cpu = 00:00:28 ; elapsed = 00:00:20 . Memory (MB): peak = 2558.684 ; gain = 487.055
INFO: [Common 17-206] Exiting Vivado at Sun Nov 30 17:05:13 2025...
