# Microsemi Physical design constraints file

# Version: v12.6 12.900.20.24

# Design Name:  

# Input Netlist Format: EDIF 

# Family: SmartFusion2 , Die: M2S010 , Package: 484 FBGA , Speed grade: STD 

# Date generated: Sat Oct 14 15:22:16 2023 


#
# IO banks setting
#


#
# Block constraints
#


#
# Local clock constraints
#


#
# Region constraints
#


#
# I/O constraints
#


#
# Core cell constraints
#

