#-----------------------------------------------------------
# Vivado v2018.3 (64-bit)
# SW Build 2405991 on Thu Dec  6 23:36:41 MST 2018
# IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
# Start of session at: Mon May 20 16:41:35 2019
# Process ID: 23341
# Current directory: /home/natchanon/Desktop/HWLab/basys3-pong/basys3-pong.runs/impl_1
# Command line: vivado -log vgakb7seg_test.vdi -applog -product Vivado -messageDb vivado.pb -mode batch -source vgakb7seg_test.tcl -notrace
# Log file: /home/natchanon/Desktop/HWLab/basys3-pong/basys3-pong.runs/impl_1/vgakb7seg_test.vdi
# Journal file: /home/natchanon/Desktop/HWLab/basys3-pong/basys3-pong.runs/impl_1/vivado.jou
#-----------------------------------------------------------
source vgakb7seg_test.tcl -notrace
Command: link_design -top vgakb7seg_test -part xc7a35tcpg236-1
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Netlist 29-17] Analyzing 258 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.3
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/natchanon/Desktop/HWLab/basys3-pong/Basys-3-Master.xdc]
Finished Parsing XDC File [/home/natchanon/Desktop/HWLab/basys3-pong/Basys-3-Master.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1562.426 ; gain = 0.000 ; free physical = 2560 ; free virtual = 6681
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

7 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
link_design completed successfully
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 1607.441 ; gain = 41.016 ; free physical = 2554 ; free virtual = 6675

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 19e5bb178

Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 2068.941 ; gain = 461.500 ; free physical = 2162 ; free virtual = 6300

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 19e5bb178

Time (s): cpu = 00:00:00.08 ; elapsed = 00:00:00.08 . Memory (MB): peak = 2146.941 ; gain = 0.000 ; free physical = 2093 ; free virtual = 6230
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 0 cells

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: 19e5bb178

Time (s): cpu = 00:00:00.11 ; elapsed = 00:00:00.10 . Memory (MB): peak = 2146.941 ; gain = 0.000 ; free physical = 2093 ; free virtual = 6230
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 0 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: 1ce8cc9a8

Time (s): cpu = 00:00:00.13 ; elapsed = 00:00:00.12 . Memory (MB): peak = 2146.941 ; gain = 0.000 ; free physical = 2093 ; free virtual = 6230
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 0 cells

Phase 4 BUFG optimization
Phase 4 BUFG optimization | Checksum: 1ce8cc9a8

Time (s): cpu = 00:00:00.15 ; elapsed = 00:00:00.14 . Memory (MB): peak = 2146.941 ; gain = 0.000 ; free physical = 2093 ; free virtual = 6230
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 5 Shift Register Optimization
Phase 5 Shift Register Optimization | Checksum: 1d3f9335a

Time (s): cpu = 00:00:00.20 ; elapsed = 00:00:00.22 . Memory (MB): peak = 2146.941 ; gain = 0.000 ; free physical = 2093 ; free virtual = 6230
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Post Processing Netlist
Phase 6 Post Processing Netlist | Checksum: 1d3f9335a

Time (s): cpu = 00:00:00.21 ; elapsed = 00:00:00.22 . Memory (MB): peak = 2146.941 ; gain = 0.000 ; free physical = 2093 ; free virtual = 6230
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |               0  |               0  |                                              0  |
|  Constant propagation         |               0  |               0  |                                              0  |
|  Sweep                        |               0  |               0  |                                              0  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              0  |
-------------------------------------------------------------------------------------------------------------------------



Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2146.941 ; gain = 0.000 ; free physical = 2092 ; free virtual = 6230
Ending Logic Optimization Task | Checksum: 1d3f9335a

Time (s): cpu = 00:00:00.22 ; elapsed = 00:00:00.23 . Memory (MB): peak = 2146.941 ; gain = 0.000 ; free physical = 2092 ; free virtual = 6230

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: 1d3f9335a

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2146.941 ; gain = 0.000 ; free physical = 2092 ; free virtual = 6230

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 1d3f9335a

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2146.941 ; gain = 0.000 ; free physical = 2092 ; free virtual = 6230

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2146.941 ; gain = 0.000 ; free physical = 2092 ; free virtual = 6230
Ending Netlist Obfuscation Task | Checksum: 1d3f9335a

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2146.941 ; gain = 0.000 ; free physical = 2092 ; free virtual = 6230
INFO: [Common 17-83] Releasing license: Implementation
23 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 2146.941 ; gain = 580.516 ; free physical = 2092 ; free virtual = 6230
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2146.941 ; gain = 0.000 ; free physical = 2092 ; free virtual = 6230
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2178.957 ; gain = 0.000 ; free physical = 2088 ; free virtual = 6226
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2178.957 ; gain = 0.000 ; free physical = 2087 ; free virtual = 6226
INFO: [Common 17-1381] The checkpoint '/home/natchanon/Desktop/HWLab/basys3-pong/basys3-pong.runs/impl_1/vgakb7seg_test_opt.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file vgakb7seg_test_drc_opted.rpt -pb vgakb7seg_test_drc_opted.pb -rpx vgakb7seg_test_drc_opted.rpx
Command: report_drc -file vgakb7seg_test_drc_opted.rpt -pb vgakb7seg_test_drc_opted.pb -rpx vgakb7seg_test_drc_opted.rpx
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/home/natchanon/VivadoXillinx/Vivado/2018.3/data/ip'.
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/natchanon/Desktop/HWLab/basys3-pong/basys3-pong.runs/impl_1/vgakb7seg_test_drc_opted.rpt.
report_drc completed successfully
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 4 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2234.984 ; gain = 0.000 ; free physical = 2057 ; free virtual = 6196
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 1a82e69e2

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2234.984 ; gain = 0.000 ; free physical = 2057 ; free virtual = 6196
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2234.984 ; gain = 0.000 ; free physical = 2057 ; free virtual = 6196

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
WARNING: [Place 30-568] A LUT 'VGA/VGA_SYNC/h_count_reg[9]_i_1' is driving clock pin of 1 registers. This could lead to large hold time violations. First few involved registers are:
	VGA/color_reg_reg[0] {FDRE}
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 141154e4a

Time (s): cpu = 00:00:00.75 ; elapsed = 00:00:00.44 . Memory (MB): peak = 2234.984 ; gain = 0.000 ; free physical = 2036 ; free virtual = 6178

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 18d6097cc

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.75 . Memory (MB): peak = 2234.984 ; gain = 0.000 ; free physical = 2044 ; free virtual = 6187

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 18d6097cc

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.76 . Memory (MB): peak = 2234.984 ; gain = 0.000 ; free physical = 2044 ; free virtual = 6187
Phase 1 Placer Initialization | Checksum: 18d6097cc

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.76 . Memory (MB): peak = 2234.984 ; gain = 0.000 ; free physical = 2044 ; free virtual = 6187

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 145149ca3

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.94 . Memory (MB): peak = 2234.984 ; gain = 0.000 ; free physical = 2037 ; free virtual = 6180

Phase 2.2 Physical Synthesis In Placer
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-670] No setup violation found.  DSP Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  BRAM Register Optimization was not performed.
INFO: [Physopt 32-949] No candidate nets found for HD net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2234.984 ; gain = 0.000 ; free physical = 2030 ; free virtual = 6176

Summary of Physical Synthesis Optimizations
============================================


----------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                  |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
----------------------------------------------------------------------------------------------------------------------------------------
|  Very High Fanout              |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                  |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register                |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  BRAM Register                 |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  HD Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                         |            0  |              0  |                     0  |           0  |           2  |  00:00:00  |
----------------------------------------------------------------------------------------------------------------------------------------


Phase 2.2 Physical Synthesis In Placer | Checksum: 1ba7bec01

Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 2234.984 ; gain = 0.000 ; free physical = 2030 ; free virtual = 6176
Phase 2 Global Placement | Checksum: 22745089e

Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 2234.984 ; gain = 0.000 ; free physical = 2031 ; free virtual = 6176

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 22745089e

Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 2234.984 ; gain = 0.000 ; free physical = 2031 ; free virtual = 6176

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 1e8a1535c

Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 2234.984 ; gain = 0.000 ; free physical = 2030 ; free virtual = 6176

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 1e097b156

Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 2234.984 ; gain = 0.000 ; free physical = 2030 ; free virtual = 6176

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 2788d0e7f

Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 2234.984 ; gain = 0.000 ; free physical = 2030 ; free virtual = 6176

Phase 3.5 Small Shape Detail Placement
Phase 3.5 Small Shape Detail Placement | Checksum: 1a6fc80d4

Time (s): cpu = 00:00:05 ; elapsed = 00:00:03 . Memory (MB): peak = 2234.984 ; gain = 0.000 ; free physical = 2026 ; free virtual = 6172

Phase 3.6 Re-assign LUT pins
Phase 3.6 Re-assign LUT pins | Checksum: 1bca275a3

Time (s): cpu = 00:00:05 ; elapsed = 00:00:03 . Memory (MB): peak = 2234.984 ; gain = 0.000 ; free physical = 2026 ; free virtual = 6172

Phase 3.7 Pipeline Register Optimization
Phase 3.7 Pipeline Register Optimization | Checksum: 294acaafa

Time (s): cpu = 00:00:05 ; elapsed = 00:00:03 . Memory (MB): peak = 2234.984 ; gain = 0.000 ; free physical = 2026 ; free virtual = 6172
Phase 3 Detail Placement | Checksum: 294acaafa

Time (s): cpu = 00:00:05 ; elapsed = 00:00:03 . Memory (MB): peak = 2234.984 ; gain = 0.000 ; free physical = 2026 ; free virtual = 6172

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 186e0055f

Phase 4.1.1.1 BUFG Insertion
INFO: [Place 46-46] BUFG insertion identified 0 candidate nets, 0 success, 0 bufg driver replicated, 0 skipped for placement/routing, 0 skipped for timing, 0 skipped for netlist change reason
Phase 4.1.1.1 BUFG Insertion | Checksum: 186e0055f

Time (s): cpu = 00:00:06 ; elapsed = 00:00:03 . Memory (MB): peak = 2234.984 ; gain = 0.000 ; free physical = 2027 ; free virtual = 6173
INFO: [Place 30-746] Post Placement Timing Summary WNS=5.809. For the most accurate timing information please run report_timing.
Phase 4.1.1 Post Placement Optimization | Checksum: 149df5804

Time (s): cpu = 00:00:06 ; elapsed = 00:00:03 . Memory (MB): peak = 2234.984 ; gain = 0.000 ; free physical = 2027 ; free virtual = 6173
Phase 4.1 Post Commit Optimization | Checksum: 149df5804

Time (s): cpu = 00:00:06 ; elapsed = 00:00:03 . Memory (MB): peak = 2234.984 ; gain = 0.000 ; free physical = 2027 ; free virtual = 6173

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 149df5804

Time (s): cpu = 00:00:06 ; elapsed = 00:00:03 . Memory (MB): peak = 2234.984 ; gain = 0.000 ; free physical = 2028 ; free virtual = 6174

Phase 4.3 Placer Reporting
Phase 4.3 Placer Reporting | Checksum: 149df5804

Time (s): cpu = 00:00:06 ; elapsed = 00:00:03 . Memory (MB): peak = 2234.984 ; gain = 0.000 ; free physical = 2028 ; free virtual = 6174

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2234.984 ; gain = 0.000 ; free physical = 2028 ; free virtual = 6174
Phase 4.4 Final Placement Cleanup | Checksum: ff924999

Time (s): cpu = 00:00:06 ; elapsed = 00:00:03 . Memory (MB): peak = 2234.984 ; gain = 0.000 ; free physical = 2028 ; free virtual = 6174
Phase 4 Post Placement Optimization and Clean-Up | Checksum: ff924999

Time (s): cpu = 00:00:06 ; elapsed = 00:00:03 . Memory (MB): peak = 2234.984 ; gain = 0.000 ; free physical = 2028 ; free virtual = 6174
Ending Placer Task | Checksum: d95e8c9b

Time (s): cpu = 00:00:06 ; elapsed = 00:00:03 . Memory (MB): peak = 2234.984 ; gain = 0.000 ; free physical = 2033 ; free virtual = 6179
INFO: [Common 17-83] Releasing license: Implementation
52 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2234.984 ; gain = 0.000 ; free physical = 2033 ; free virtual = 6179
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2234.984 ; gain = 0.000 ; free physical = 2030 ; free virtual = 6178
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.46 ; elapsed = 00:00:00.14 . Memory (MB): peak = 2234.984 ; gain = 0.000 ; free physical = 2028 ; free virtual = 6178
INFO: [Common 17-1381] The checkpoint '/home/natchanon/Desktop/HWLab/basys3-pong/basys3-pong.runs/impl_1/vgakb7seg_test_placed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_io -file vgakb7seg_test_io_placed.rpt
report_io: Time (s): cpu = 00:00:00.08 ; elapsed = 00:00:00.11 . Memory (MB): peak = 2234.984 ; gain = 0.000 ; free physical = 2025 ; free virtual = 6172
INFO: [runtcl-4] Executing : report_utilization -file vgakb7seg_test_utilization_placed.rpt -pb vgakb7seg_test_utilization_placed.pb
INFO: [runtcl-4] Executing : report_control_sets -verbose -file vgakb7seg_test_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.06 . Memory (MB): peak = 2234.984 ; gain = 0.000 ; free physical = 2031 ; free virtual = 6178
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 4 CPUs
Checksum: PlaceDB: c3dab467 ConstDB: 0 ShapeSum: 1583d834 RouteDB: 0

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: 82d640cf

Time (s): cpu = 00:00:13 ; elapsed = 00:00:11 . Memory (MB): peak = 2312.469 ; gain = 77.484 ; free physical = 1918 ; free virtual = 6066
Post Restoration Checksum: NetGraph: bc800df NumContArr: 770e3ff0 Constraints: 0 Timing: 0

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: 82d640cf

Time (s): cpu = 00:00:13 ; elapsed = 00:00:11 . Memory (MB): peak = 2336.465 ; gain = 101.480 ; free physical = 1886 ; free virtual = 6034

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: 82d640cf

Time (s): cpu = 00:00:13 ; elapsed = 00:00:11 . Memory (MB): peak = 2349.465 ; gain = 114.480 ; free physical = 1870 ; free virtual = 6019

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: 82d640cf

Time (s): cpu = 00:00:13 ; elapsed = 00:00:11 . Memory (MB): peak = 2349.465 ; gain = 114.480 ; free physical = 1870 ; free virtual = 6019
 Number of Nodes with overlaps = 0

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: 12583c613

Time (s): cpu = 00:00:14 ; elapsed = 00:00:11 . Memory (MB): peak = 2358.465 ; gain = 123.480 ; free physical = 1862 ; free virtual = 6011
INFO: [Route 35-416] Intermediate Timing Summary | WNS=5.843  | TNS=0.000  | WHS=-0.120 | THS=-2.264 |

Phase 2 Router Initialization | Checksum: 1d4c4915b

Time (s): cpu = 00:00:14 ; elapsed = 00:00:11 . Memory (MB): peak = 2358.465 ; gain = 123.480 ; free physical = 1862 ; free virtual = 6010

Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: 1812b57d7

Time (s): cpu = 00:00:15 ; elapsed = 00:00:12 . Memory (MB): peak = 2360.465 ; gain = 125.480 ; free physical = 1862 ; free virtual = 6011

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 311
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=5.365  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: fdaec5b4

Time (s): cpu = 00:00:16 ; elapsed = 00:00:12 . Memory (MB): peak = 2360.465 ; gain = 125.480 ; free physical = 1861 ; free virtual = 6010
Phase 4 Rip-up And Reroute | Checksum: fdaec5b4

Time (s): cpu = 00:00:16 ; elapsed = 00:00:12 . Memory (MB): peak = 2360.465 ; gain = 125.480 ; free physical = 1861 ; free virtual = 6010

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp

Phase 5.1.1 Update Timing
Phase 5.1.1 Update Timing | Checksum: d2aad865

Time (s): cpu = 00:00:16 ; elapsed = 00:00:12 . Memory (MB): peak = 2360.465 ; gain = 125.480 ; free physical = 1861 ; free virtual = 6010
INFO: [Route 35-416] Intermediate Timing Summary | WNS=5.444  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 5.1 Delay CleanUp | Checksum: d2aad865

Time (s): cpu = 00:00:16 ; elapsed = 00:00:12 . Memory (MB): peak = 2360.465 ; gain = 125.480 ; free physical = 1861 ; free virtual = 6010

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: d2aad865

Time (s): cpu = 00:00:16 ; elapsed = 00:00:12 . Memory (MB): peak = 2360.465 ; gain = 125.480 ; free physical = 1861 ; free virtual = 6010
Phase 5 Delay and Skew Optimization | Checksum: d2aad865

Time (s): cpu = 00:00:16 ; elapsed = 00:00:12 . Memory (MB): peak = 2360.465 ; gain = 125.480 ; free physical = 1861 ; free virtual = 6010

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: c4c8efd9

Time (s): cpu = 00:00:16 ; elapsed = 00:00:13 . Memory (MB): peak = 2360.465 ; gain = 125.480 ; free physical = 1861 ; free virtual = 6009
INFO: [Route 35-416] Intermediate Timing Summary | WNS=5.444  | TNS=0.000  | WHS=0.168  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 9719f453

Time (s): cpu = 00:00:16 ; elapsed = 00:00:13 . Memory (MB): peak = 2360.465 ; gain = 125.480 ; free physical = 1861 ; free virtual = 6009
Phase 6 Post Hold Fix | Checksum: 9719f453

Time (s): cpu = 00:00:16 ; elapsed = 00:00:13 . Memory (MB): peak = 2360.465 ; gain = 125.480 ; free physical = 1861 ; free virtual = 6009

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.481942 %
  Global Horizontal Routing Utilization  = 0.663066 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: 11189d36c

Time (s): cpu = 00:00:16 ; elapsed = 00:00:13 . Memory (MB): peak = 2360.465 ; gain = 125.480 ; free physical = 1861 ; free virtual = 6009

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 11189d36c

Time (s): cpu = 00:00:16 ; elapsed = 00:00:13 . Memory (MB): peak = 2362.465 ; gain = 127.480 ; free physical = 1860 ; free virtual = 6009

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 1d4c45c1b

Time (s): cpu = 00:00:17 ; elapsed = 00:00:13 . Memory (MB): peak = 2362.465 ; gain = 127.480 ; free physical = 1860 ; free virtual = 6009

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=5.444  | TNS=0.000  | WHS=0.168  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 10 Post Router Timing | Checksum: 1d4c45c1b

Time (s): cpu = 00:00:17 ; elapsed = 00:00:13 . Memory (MB): peak = 2362.465 ; gain = 127.480 ; free physical = 1860 ; free virtual = 6009
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:00:17 ; elapsed = 00:00:13 . Memory (MB): peak = 2362.465 ; gain = 127.480 ; free physical = 1876 ; free virtual = 6025

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
70 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:18 ; elapsed = 00:00:14 . Memory (MB): peak = 2362.465 ; gain = 127.480 ; free physical = 1876 ; free virtual = 6025
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2362.465 ; gain = 0.000 ; free physical = 1876 ; free virtual = 6025
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2362.465 ; gain = 0.000 ; free physical = 1873 ; free virtual = 6023
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.45 ; elapsed = 00:00:00.14 . Memory (MB): peak = 2362.465 ; gain = 0.000 ; free physical = 1870 ; free virtual = 6023
INFO: [Common 17-1381] The checkpoint '/home/natchanon/Desktop/HWLab/basys3-pong/basys3-pong.runs/impl_1/vgakb7seg_test_routed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file vgakb7seg_test_drc_routed.rpt -pb vgakb7seg_test_drc_routed.pb -rpx vgakb7seg_test_drc_routed.rpx
Command: report_drc -file vgakb7seg_test_drc_routed.rpt -pb vgakb7seg_test_drc_routed.pb -rpx vgakb7seg_test_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/natchanon/Desktop/HWLab/basys3-pong/basys3-pong.runs/impl_1/vgakb7seg_test_drc_routed.rpt.
report_drc completed successfully
INFO: [runtcl-4] Executing : report_methodology -file vgakb7seg_test_methodology_drc_routed.rpt -pb vgakb7seg_test_methodology_drc_routed.pb -rpx vgakb7seg_test_methodology_drc_routed.rpx
Command: report_methodology -file vgakb7seg_test_methodology_drc_routed.rpt -pb vgakb7seg_test_methodology_drc_routed.pb -rpx vgakb7seg_test_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 4 threads
INFO: [Coretcl 2-1520] The results of Report Methodology are in file /home/natchanon/Desktop/HWLab/basys3-pong/basys3-pong.runs/impl_1/vgakb7seg_test_methodology_drc_routed.rpt.
report_methodology completed successfully
INFO: [runtcl-4] Executing : report_power -file vgakb7seg_test_power_routed.rpt -pb vgakb7seg_test_power_summary_routed.pb -rpx vgakb7seg_test_power_routed.rpx
Command: report_power -file vgakb7seg_test_power_routed.rpt -pb vgakb7seg_test_power_summary_routed.pb -rpx vgakb7seg_test_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
82 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
INFO: [runtcl-4] Executing : report_route_status -file vgakb7seg_test_route_status.rpt -pb vgakb7seg_test_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -file vgakb7seg_test_timing_summary_routed.rpt -pb vgakb7seg_test_timing_summary_routed.pb -rpx vgakb7seg_test_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 4 CPUs
INFO: [runtcl-4] Executing : report_incremental_reuse -file vgakb7seg_test_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
INFO: [runtcl-4] Executing : report_clock_utilization -file vgakb7seg_test_clock_utilization_routed.rpt
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file vgakb7seg_test_bus_skew_routed.rpt -pb vgakb7seg_test_bus_skew_routed.pb -rpx vgakb7seg_test_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 4 CPUs
INFO: [Common 17-206] Exiting Vivado at Mon May 20 16:42:18 2019...
#-----------------------------------------------------------
# Vivado v2018.3 (64-bit)
# SW Build 2405991 on Thu Dec  6 23:36:41 MST 2018
# IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
# Start of session at: Mon May 20 16:42:25 2019
# Process ID: 24244
# Current directory: /home/natchanon/Desktop/HWLab/basys3-pong/basys3-pong.runs/impl_1
# Command line: vivado -log vgakb7seg_test.vdi -applog -product Vivado -messageDb vivado.pb -mode batch -source vgakb7seg_test.tcl -notrace
# Log file: /home/natchanon/Desktop/HWLab/basys3-pong/basys3-pong.runs/impl_1/vgakb7seg_test.vdi
# Journal file: /home/natchanon/Desktop/HWLab/basys3-pong/basys3-pong.runs/impl_1/vivado.jou
#-----------------------------------------------------------
source vgakb7seg_test.tcl -notrace
Command: open_checkpoint vgakb7seg_test_routed.dcp

Starting open_checkpoint Task

Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.07 . Memory (MB): peak = 1384.090 ; gain = 0.000 ; free physical = 2818 ; free virtual = 6967
INFO: [Netlist 29-17] Analyzing 258 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.3
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:00.19 ; elapsed = 00:00:00.24 . Memory (MB): peak = 2045.879 ; gain = 2.000 ; free physical = 2078 ; free virtual = 6227
Restored from archive | CPU: 0.250000 secs | Memory: 3.653839 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00.19 ; elapsed = 00:00:00.25 . Memory (MB): peak = 2045.879 ; gain = 2.000 ; free physical = 2078 ; free virtual = 6227
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2045.879 ; gain = 0.000 ; free physical = 2078 ; free virtual = 6227
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Project 1-604] Checkpoint was created with Vivado v2018.3 (64-bit) build 2405991
open_checkpoint: Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 2045.879 ; gain = 661.789 ; free physical = 2077 ; free virtual = 6226
Command: write_bitstream -force vgakb7seg_test.bit
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'
Running DRC as a precondition to command write_bitstream
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/home/natchanon/VivadoXillinx/Vivado/2018.3/data/ip'.
INFO: [DRC 23-27] Running DRC with 4 threads
WARNING: [DRC PDRC-153] Gated clock check: Net KEY_CONV/E[0] is a gated clock net sourced by a combinational pin KEY_CONV/paddle1_reg[1]_i_2/O, cell KEY_CONV/paddle1_reg[1]_i_2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net KEY_CONV/nreset[0] is a gated clock net sourced by a combinational pin KEY_CONV/paddle0_reg[1]_i_2/O, cell KEY_CONV/paddle0_reg[1]_i_2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net VGA/GAME_IMG/reset_game_reg_1 is a gated clock net sourced by a combinational pin VGA/GAME_IMG/game_state_reg[0]_i_2/O, cell VGA/GAME_IMG/game_state_reg[0]_i_2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net VGA/VGA_SYNC/E[0] is a gated clock net sourced by a combinational pin VGA/VGA_SYNC/h_count_reg[9]_i_1/O, cell VGA/VGA_SYNC/h_count_reg[9]_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net VGA/VGA_SYNC/v_count_reg_reg[6]_0 is a gated clock net sourced by a combinational pin VGA/VGA_SYNC/out_reg_i_2/O, cell VGA/VGA_SYNC/out_reg_i_2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PLHOLDVIO-2] Non-Optimal connections which could lead to hold violations: A LUT VGA/VGA_SYNC/h_count_reg[9]_i_1 is driving clock pin of 1 cells. This could lead to large hold time violations. Involved cells are:
VGA/color_reg_reg[0]
INFO: [Vivado 12-3199] DRC finished with 0 Errors, 6 Warnings
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
INFO: [Designutils 20-2272] Running write_bitstream with 4 threads.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Writing bitstream ./vgakb7seg_test.bit...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Project 1-120] WebTalk data collection is mandatory when using a WebPACK part without a full Vivado license. To see the specific WebTalk data collected for your design, open the usage_statistics_webtalk.html or usage_statistics_webtalk.xml file in the implementation directory.
INFO: [Common 17-186] '/home/natchanon/Desktop/HWLab/basys3-pong/basys3-pong.runs/impl_1/usage_statistics_webtalk.xml' has been successfully sent to Xilinx on Mon May 20 16:45:04 2019. For additional details about this file, please refer to the WebTalk help file at /home/natchanon/VivadoXillinx/Vivado/2018.3/doc/webtalk_introduction.html.
INFO: [Common 17-83] Releasing license: Implementation
23 Infos, 6 Warnings, 0 Critical Warnings and 0 Errors encountered.
write_bitstream completed successfully
write_bitstream: Time (s): cpu = 00:00:11 ; elapsed = 00:02:23 . Memory (MB): peak = 2477.535 ; gain = 431.656 ; free physical = 2011 ; free virtual = 6166
INFO: [Common 17-206] Exiting Vivado at Mon May 20 16:45:04 2019...
