--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 5
-n 3 -fastpaths -xml cpu_16bit_top.twx cpu_16bit_top.ncd -o cpu_16bit_top.twr
cpu_16bit_top.pcf -ucf cpu_16bit_top.ucf

Design file:              cpu_16bit_top.ncd
Physical constraint file: cpu_16bit_top.pcf
Device,package,speed:     xc3s1200e,fg320,-5 (PRODUCTION 1.27 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.
INFO:Timing:3390 - This architecture does not support a default System Jitter 
   value, please add SYSTEM_JITTER constraint to the UCF to modify the Clock 
   Uncertainty calculation.
INFO:Timing:3389 - This architecture does not support 'Discrete Jitter' and 
   'Phase Error' calculations, these terms will be zero in the Clock 
   Uncertainty calculation.  Please make appropriate modification to 
   SYSTEM_JITTER to account for the unsupported Discrete Jitter and Phase 
   Error.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock clk50
------------+------------+------------+------------------+--------+
            |Max Setup to|Max Hold to |                  | Clock  |
Source      | clk (edge) | clk (edge) |Internal Clock(s) | Phase  |
------------+------------+------------+------------------+--------+
data_1<0>   |    1.197(R)|    0.183(R)|clk50_IBUF        |   0.000|
data_1<1>   |    1.381(R)|    0.059(R)|clk50_IBUF        |   0.000|
data_1<2>   |    1.066(R)|    0.310(R)|clk50_IBUF        |   0.000|
data_1<3>   |    1.154(R)|    0.239(R)|clk50_IBUF        |   0.000|
data_1<4>   |    1.514(R)|   -0.071(R)|clk50_IBUF        |   0.000|
data_1<5>   |    1.172(R)|    0.216(R)|clk50_IBUF        |   0.000|
data_1<6>   |    0.793(R)|    0.530(R)|clk50_IBUF        |   0.000|
data_1<7>   |    1.688(R)|   -0.196(R)|clk50_IBUF        |   0.000|
data_1<8>   |    1.892(R)|   -0.373(R)|clk50_IBUF        |   0.000|
data_1<9>   |    1.820(R)|   -0.318(R)|clk50_IBUF        |   0.000|
data_1<10>  |    1.246(R)|    0.177(R)|clk50_IBUF        |   0.000|
data_1<11>  |    1.025(R)|    0.365(R)|clk50_IBUF        |   0.000|
data_1<12>  |    1.572(R)|   -0.086(R)|clk50_IBUF        |   0.000|
data_1<13>  |    1.543(R)|   -0.076(R)|clk50_IBUF        |   0.000|
data_1<14>  |    0.885(R)|    0.461(R)|clk50_IBUF        |   0.000|
data_1<15>  |    0.739(R)|    0.572(R)|clk50_IBUF        |   0.000|
data_2<0>   |    1.734(R)|    1.115(R)|clk50_IBUF        |   0.000|
data_2<1>   |    1.351(R)|    0.805(R)|clk50_IBUF        |   0.000|
data_2<2>   |    1.513(R)|    1.167(R)|clk50_IBUF        |   0.000|
data_2<3>   |    1.717(R)|    1.167(R)|clk50_IBUF        |   0.000|
data_2<4>   |    1.737(R)|    1.506(R)|clk50_IBUF        |   0.000|
data_2<5>   |    1.059(R)|    1.342(R)|clk50_IBUF        |   0.000|
data_2<6>   |    1.442(R)|    1.167(R)|clk50_IBUF        |   0.000|
data_2<7>   |    2.783(R)|    1.378(R)|clk50_IBUF        |   0.000|
data_2<8>   |    1.193(R)|    0.842(R)|clk50_IBUF        |   0.000|
data_2<9>   |    1.746(R)|   -0.140(R)|clk50_IBUF        |   0.000|
data_2<10>  |    1.052(R)|    1.007(R)|clk50_IBUF        |   0.000|
data_2<11>  |    2.024(R)|    1.099(R)|clk50_IBUF        |   0.000|
data_2<12>  |    2.007(R)|    1.068(R)|clk50_IBUF        |   0.000|
data_2<13>  |    1.470(R)|    0.655(R)|clk50_IBUF        |   0.000|
data_2<14>  |    0.959(R)|    1.415(R)|clk50_IBUF        |   0.000|
data_2<15>  |    1.898(R)|    0.907(R)|clk50_IBUF        |   0.000|
ps2_clk     |    0.736(R)|    0.855(R)|clk50_IBUF        |   0.000|
ps2_data    |    0.725(R)|    0.858(R)|clk50_IBUF        |   0.000|
------------+------------+------------+------------------+--------+

Clock clk50 to Pad
------------+------------+------------------+--------+
            | clk (edge) |                  | Clock  |
Destination |   to PAD   |Internal Clock(s) | Phase  |
------------+------------+------------------+--------+
addr_1<0>   |   13.406(R)|clk50_IBUF        |   0.000|
addr_1<1>   |   12.972(R)|clk50_IBUF        |   0.000|
addr_1<2>   |   12.733(R)|clk50_IBUF        |   0.000|
addr_1<3>   |   12.935(R)|clk50_IBUF        |   0.000|
addr_1<4>   |   12.697(R)|clk50_IBUF        |   0.000|
addr_1<5>   |   12.714(R)|clk50_IBUF        |   0.000|
addr_1<6>   |   12.046(R)|clk50_IBUF        |   0.000|
addr_1<7>   |   12.029(R)|clk50_IBUF        |   0.000|
addr_1<8>   |   11.461(R)|clk50_IBUF        |   0.000|
addr_1<9>   |   11.596(R)|clk50_IBUF        |   0.000|
addr_1<10>  |   11.702(R)|clk50_IBUF        |   0.000|
addr_1<11>  |   11.655(R)|clk50_IBUF        |   0.000|
addr_1<12>  |   11.040(R)|clk50_IBUF        |   0.000|
addr_1<13>  |   10.983(R)|clk50_IBUF        |   0.000|
addr_1<14>  |   10.957(R)|clk50_IBUF        |   0.000|
addr_1<15>  |   10.855(R)|clk50_IBUF        |   0.000|
addr_2<0>   |   12.041(R)|clk50_IBUF        |   0.000|
addr_2<1>   |   11.958(R)|clk50_IBUF        |   0.000|
addr_2<2>   |   13.147(R)|clk50_IBUF        |   0.000|
addr_2<3>   |   11.560(R)|clk50_IBUF        |   0.000|
addr_2<4>   |   12.876(R)|clk50_IBUF        |   0.000|
addr_2<5>   |   12.728(R)|clk50_IBUF        |   0.000|
addr_2<6>   |   11.999(R)|clk50_IBUF        |   0.000|
addr_2<7>   |   12.188(R)|clk50_IBUF        |   0.000|
addr_2<8>   |   12.458(R)|clk50_IBUF        |   0.000|
addr_2<9>   |   12.087(R)|clk50_IBUF        |   0.000|
addr_2<10>  |   12.197(R)|clk50_IBUF        |   0.000|
addr_2<11>  |   11.754(R)|clk50_IBUF        |   0.000|
addr_2<12>  |   13.571(R)|clk50_IBUF        |   0.000|
addr_2<13>  |   14.368(R)|clk50_IBUF        |   0.000|
addr_2<14>  |   14.089(R)|clk50_IBUF        |   0.000|
addr_2<15>  |   12.103(R)|clk50_IBUF        |   0.000|
data_2<0>   |   11.031(R)|clk50_IBUF        |   0.000|
data_2<1>   |   11.467(R)|clk50_IBUF        |   0.000|
data_2<2>   |   11.479(R)|clk50_IBUF        |   0.000|
data_2<3>   |   11.734(R)|clk50_IBUF        |   0.000|
data_2<4>   |   11.282(R)|clk50_IBUF        |   0.000|
data_2<5>   |   10.711(R)|clk50_IBUF        |   0.000|
data_2<6>   |   12.207(R)|clk50_IBUF        |   0.000|
data_2<7>   |   11.318(R)|clk50_IBUF        |   0.000|
data_2<8>   |   11.562(R)|clk50_IBUF        |   0.000|
data_2<9>   |   12.358(R)|clk50_IBUF        |   0.000|
data_2<10>  |   10.818(R)|clk50_IBUF        |   0.000|
data_2<11>  |   11.085(R)|clk50_IBUF        |   0.000|
data_2<12>  |   11.865(R)|clk50_IBUF        |   0.000|
data_2<13>  |   12.813(R)|clk50_IBUF        |   0.000|
data_2<14>  |   11.125(R)|clk50_IBUF        |   0.000|
data_2<15>  |   12.063(R)|clk50_IBUF        |   0.000|
en_1        |   14.947(R)|clk50_IBUF        |   0.000|
oe_1        |    8.603(R)|clk50_IBUF        |   0.000|
oe_2        |   10.990(R)|clk50_IBUF        |   0.000|
rdn         |   13.883(R)|clk50_IBUF        |   0.000|
we_1        |   10.408(R)|clk50_IBUF        |   0.000|
we_2        |   11.049(R)|clk50_IBUF        |   0.000|
wrn         |   14.523(R)|clk50_IBUF        |   0.000|
------------+------------+------------------+--------+

Clock to Setup on destination clock clk50
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk50          |   19.991|    9.994|    6.147|         |
---------------+---------+---------+---------+---------+

Pad to Pad
---------------+---------------+---------+
Source Pad     |Destination Pad|  Delay  |
---------------+---------------+---------+
clk50          |en_1           |   10.077|
clk50          |oe_1           |    8.807|
clk50          |oe_2           |    8.048|
clk50          |rdn            |    9.721|
clk50          |we_1           |    8.969|
clk50          |we_2           |    8.107|
clk50          |wrn            |   10.439|
---------------+---------------+---------+


Analysis completed Thu Dec 07 01:27:58 2017 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 236 MB



