$date
	Mon Jun  5 14:54:07 2023
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module siso_shift_register_tb $end
$var wire 1 ! serial_out $end
$var reg 1 " clk $end
$var reg 1 # reset $end
$var reg 1 $ serial_in $end
$scope module dut $end
$var wire 1 " clk $end
$var wire 1 # reset $end
$var wire 1 $ serial_in $end
$var wire 1 ! serial_out $end
$var reg 4 % shift_reg [3:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b0 %
0$
1#
0"
0!
$end
#5
1"
#10
0"
1$
0#
#15
b1 %
1"
#20
0"
0$
#25
b10 %
1"
#30
0"
1$
#35
b101 %
1"
#40
0"
0$
#45
1!
b1010 %
1"
#50
0"
#55
0!
b100 %
1"
#60
0"
#65
1!
b1000 %
1"
#70
0"
1$
#75
0!
b1 %
1"
#80
0"
#85
b11 %
1"
#90
0"
