// Seed: 288237801
module module_0 (
    input uwire id_0,
    input tri1 id_1
    , id_7,
    input wor id_2,
    input tri id_3
    , id_8,
    input supply1 id_4,
    input tri0 id_5
);
  always @(id_2 or id_3) id_8[-1] <= id_8 - id_8 & -1;
  assign module_1.id_0 = 0;
endmodule
module module_1 (
    output uwire id_0,
    input  uwire id_1,
    input  wire  id_2,
    output tri   id_3,
    input  tri   id_4,
    input  tri0  id_5
);
  logic id_7, id_8;
  module_0 modCall_1 (
      id_2,
      id_5,
      id_5,
      id_1,
      id_4,
      id_4
  );
endmodule
