<style type='text/css'>/*<![CDATA[*/
div.rbtoc1759725875583 {padding: 0px;}
div.rbtoc1759725875583 ul {list-style: none;margin-left: 0px;}
div.rbtoc1759725875583 li {margin-left: 0px;padding-left: 0px;}

/*]]>*/</style><div class='toc-macro rbtoc1759725875583'>
<ul class='toc-indentation'>
<li><a href='#AXIAtomics-Overview'>Overview</a></li>
<li><a href='#AXIAtomics-ReferenceDocuments'>Reference Documents</a></li>
<li><a href='#AXIAtomics-StimulusDescription'>Stimulus Description</a></li>
<li><a href='#AXIAtomics-FunctionalCoverage'>Functional Coverage</a>
<ul class='toc-indentation'>
<li><a href='#AXIAtomics-AtomicStore'>Atomic Store</a></li>
<li><a href='#AXIAtomics-AtomicLoad'>Atomic Load</a></li>
<li><a href='#AXIAtomics-AtomicSwap'>Atomic Swap</a></li>
<li><a href='#AXIAtomics-AtomicCompare'>Atomic Compare</a></li>
</ul>
</li>
<li><a href='#AXIAtomics-FunctionalChecks'>Functional Checks</a></li>
</ul>
</div><h1 id="AXIAtomics-Overview">Overview</h1><p>AMBA 5 introduces Atomic transactions, which perform more than just a single access and have an operation that is associated with the transaction. Atomic transactions enable sending the operation to the data, permitting the operation to be performed closer to where the data is located. Atomic transactions are suited to situations where the data is located a significant distance from the agent that must perform the operation.</p><h1 id="AXIAtomics-ReferenceDocuments">Reference Documents</h1><p /><p class="media-group"><a href="/wiki/spaces/ENGR/pages/941522952/AXI+Atomics?preview=%2F941522952%2F940900366%2FIHI0022H_c_amba_axi_protocol_spec.pdf"><span style="background: url('/wiki/s/-672721829/6452/d621ad2a33e27b90ca05c475b216bfab745e08a2/1000.0.0-d621ad2a33e2/_/download/resources/com.atlassian.confluence.plugins.confluence-view-file-macro:view-file-macro-resources/images/placeholder-medium-pdf.png'); width: 333px; height: 95px; display: inline-block; padding-top: 155px; margin: 2px; border: 1px solid #ddd; text-align: center; vertical-align: text-bottom; text-decoration: none; font-size: 12px; color: #000;">IHI0022H_c_amba_axi_prot…</span></a></p><p>E1.1 Atomic transactions</p><h1 id="AXIAtomics-StimulusDescription">Stimulus Description</h1><div class="table-wrap"><table data-table-width="1800" data-layout="full-width" data-local-id="32c9cd2c-8228-456c-91f6-fd11dbe62a4e" class="confluenceTable"><colgroup><col style="width: 126.0px;"/><col style="width: 327.0px;"/><col style="width: 284.0px;"/><col style="width: 202.0px;"/><col style="width: 116.0px;"/><col style="width: 94.0px;"/><col style="width: 85.0px;"/><col style="width: 115.0px;"/><col style="width: 49.0px;"/><col style="width: 103.0px;"/></colgroup><tbody><tr><td data-highlight-colour="#f4f5f7" class="confluenceTd"><p><strong>Name of the field</strong></p></td><td data-highlight-colour="#f4f5f7" class="confluenceTd"><p><strong>Description</strong></p></td><td data-highlight-colour="#f4f5f7" class="confluenceTd"><p><strong>Constraint</strong></p></td><td data-highlight-colour="#f4f5f7" class="confluenceTd"><p><strong>Reference </strong></p></td><td data-highlight-colour="#f4f5f7" class="confluenceTd"><p><strong>Hash-Tag</strong></p></td><td data-highlight-colour="#f4f5f7" class="confluenceTd"><p><strong>TB Location</strong></p></td><td data-highlight-colour="#f4f5f7" class="confluenceTd"><p><strong>Priority</strong></p></td><td data-highlight-colour="#f4f5f7" class="confluenceTd"><p><strong>Implemented</strong></p></td><td data-highlight-colour="#f4f5f7" class="confluenceTd"><p><strong>Status</strong></p></td><td data-highlight-colour="#f4f5f7" class="confluenceTd"><p><strong>Remarks</strong></p></td></tr><tr><td class="confluenceTd"><p>axaddr</p></td><td class="confluenceTd"><p>addr will be covered in the following distinct bins-</p><ol start="1"><li><p>cache-aligned (ex. for 64B cacheline-size, addr[5:0]=0)</p></li><li><p>cache-unaligned &amp;&amp; burst-size aligned</p></li></ol><p>(ex. for 64B cacheline and 16B bus-size, addr[5:4]!=0 &amp;&amp; addr[3:0]==0</p><ol start="1"><li><p>cache-unaligned &amp;&amp; burst-size unaligned</p></li></ol><p>(ex. for 64B cacheline and 16B bus-size, addr[5:4]!=0 and addr[3:0]!=0)</p><p> </p></td><td class="confluenceTd"><p>randomized in address_manager based on address regions:</p><p><u>coherent addr</u></p><p>addr_mgr.get_coh_addr</p><p> </p><p><u>non-coherent dmi addr</u></p><p>addr_mgr.get_noncoh_addr</p><p> address should be mapped to DMI target that supports an Atomic Engine.  </p><p>For WRAP burst: The start address must be aligned to the size of each transfer.</p><p>For INCR burst: Completely unaligned start address possible</p><p>For ATOMIC ops, ATMSTR, ATMLD, ATMSWP- address must be aligned to data-size, ie aligned to axsize.</p><p>ATMCMP - address must be aligned to axsize/2</p></td><td class="confluenceTd"><p>AMBA® AXI and ACE Protocol Specification ARM IHI 0022H.c</p><p>A3.4.1 Address structure</p><p /><p> </p><p> </p><p> </p></td><td class="confluenceTd"><p>#Stimulus.IOAIU.axaddr</p></td><td class="confluenceTd"><p>addr_mgr.svh</p><p>axi_txn.sv</p><p>axi_seq.sv</p></td><td class="confluenceTd"><p>High</p></td><td class="confluenceTd"><p>Done</p></td><td class="confluenceTd"><p>Pass</p></td><td class="confluenceTd"><p> Notes: Opemn Arch Jira stating enAtomics and useCache are mutually exclusive. </p></td></tr><tr><td class="confluenceTd"><p>axlen</p></td><td class="confluenceTd"><p>Burst-Length indicates number of data transfers or beats</p><p>Burst_Length = axlen + 1</p></td><td class="confluenceTd"><p>For INCR: 0-255</p><p>For WRAP: 1,3,7,15</p><p>For ATOMIC ops, ATMLD, ATMST, ATMSWP, Outbound data value size: 1, 2, 4, 8 byte</p><p>So, axlen == 0</p><p>For ATMCMP - Outbound data size: 2, 4, 8, 16, 32 byte</p><p>8B bus-width, axlen inside {0, 1, 3}</p><p>16B bus-width, axlen inside {0, 1}</p><p>32B bus-width, axlen inside {0}</p></td><td class="confluenceTd"><p>AMBA® AXI and ACE Protocol Specification ARM IHI 0022H.c</p><p>A3.4.1 Address structure- Burst length</p><p>A7.2 Exclusive accesses</p><p>A7.2.4 Exclusive access restrictions</p><p>E1.1.3 Atomic transactions attributes</p></td><td class="confluenceTd"><p>#Stimulus.IOAIU.axlen</p></td><td class="confluenceTd"><p>axi_txn.sv</p><p>axi_seq.sv</p></td><td class="confluenceTd"><p>High</p></td><td class="confluenceTd"><p>Done</p></td><td class="confluenceTd"><p>Pass</p></td><td class="confluenceTd"><p> </p></td></tr><tr><td class="confluenceTd"><p>axsize</p></td><td class="confluenceTd"><p>The maximum number of bytes to transfer in each data transfer, or beat</p></td><td class="confluenceTd"><p>The size of any transfer must not exceed the data bus width of either agent in the transaction</p><p>if axlen=0, narrow transfers are possible. arsize=0,1,2...log2(bus-wdth)</p><p>if axlen&gt;0, wide transfers, entire bus width should be utilized for the transfer</p><p>arsize=log2(bus-width)</p><p>Narrow bursts are limited to only a single beat</p><p>For ATOMIC ops, ATMLD, ATMST,</p><p>ATMSWP, Outbound data value size: 1, 2, 4, 8 byte</p><p>So, arsize == 0, 1, 2, 3</p><p>For ATMCMP - Outbound data size: 2, 4, 8, 16, 32 byte</p><p>So, arsize == 1, 2, 3, 4, 5</p></td><td class="confluenceTd"><p>AMBA® AXI and ACE Protocol Specification ARM IHI 0022H.c</p><p>E1.1 Atomic transactions attributes</p><p /></td><td class="confluenceTd"><p>#Stimulus.IOAIU.axsize</p></td><td class="confluenceTd"><p>axi_txn.sv</p><p>axi_seq.sv</p></td><td class="confluenceTd"><p>High</p></td><td class="confluenceTd"><p>Done</p></td><td class="confluenceTd"><p>Pass</p></td><td class="confluenceTd"><p> </p></td></tr><tr><td class="confluenceTd"><p>axburst</p></td><td class="confluenceTd"><p>burst_type defines how the address for each transfer in a burst changes with respect to previous transfer</p></td><td class="confluenceTd"><p>INCR, WRAP</p><p>FIXED burst_type is not supported</p><p>For ATOMIC ops, ATMLD, ATMST,</p><p>ATMSWP, burst_type must be INCR</p><p>For ATMCMP transactions where the address of the transaction is aligned to the total size of the outgoing data (indicating the Compare value is sent first, followed by the Swap value) the burst type must be INCR.<br/>For ATMCMP transactions where the address of the transaction is not aligned to the total size of the outgoing data (indicating the Swap value is sent first, followed by the Compare value) the burst type must be WRAP.</p></td><td class="confluenceTd"><p>AMBA® AXI and ACE Protocol Specification ARM IHI 0022H.c</p><p>E1.1 Atomic transactions attributes</p></td><td class="confluenceTd"><p>#Stimulus.IOAIU.axburst</p></td><td class="confluenceTd"><p>axi_txn.sv</p><p>axi_seq.sv</p></td><td class="confluenceTd"><p>High</p></td><td class="confluenceTd"><p>Done</p></td><td class="confluenceTd"><p>Pass</p></td><td class="confluenceTd"><p> </p></td></tr><tr><td class="confluenceTd"><p>atm compare</p></td><td class="confluenceTd"><p>Addtional constraints for Atomic compare</p></td><td class="confluenceTd"><p>For AtomicCompare:<br/>• The write data is 2, 4, 8, 16, or 32 bytes and read data is 1, 2, 4, 8, or 16 bytes.<br/>• AWADDR must be aligned to a single write data value, half the total write data size.<br/>• If AWADDR points to the lower half of the transaction:<br/>— The compare value is sent first. The compare value is in the lower bytes of a single-beat transaction,<br/>or in the first beats of a multi-beat transaction.<br/>— AWBURST must be INCR.<br/>• If AWADDR points to the upper half of the transaction:<br/>— The swap value is sent first. The swap value is in the lower bytes of a single-beat transaction, or in the<br/>first beats of a multi-beat transaction.<br/>— AWBURST must be WRAP.<br/>For AtomicCompare transactions, there are relaxations to the usual rules for transactions of type WRAP:<br/>• A burst of length 1 is permitted, AWLEN=0<br/>• AWADDR is not required to be aligned to the transfer size</p></td><td class="confluenceTd"><p /></td><td class="confluenceTd"><p /></td><td class="confluenceTd"><p /></td><td class="confluenceTd"><p /></td><td class="confluenceTd"><p /></td><td class="confluenceTd"><p /></td><td class="confluenceTd"><p /></td></tr><tr><td class="confluenceTd"><p>axsnoop</p></td><td class="confluenceTd"><p>Indicates the transaction type for sharable read/write transactions</p></td><td class="confluenceTd"><p>For ATM transactions, AWSNOOP is set to 0</p></td><td class="confluenceTd"><p>AMBA® AXI and ACE Protocol Specification ARM IHI 0022H.c</p><p /></td><td class="confluenceTd"><p>#Stimulus.IOAIU.axsnoop</p></td><td class="confluenceTd"><p>axi_txn.sv</p><p>axi_seq.sv</p></td><td class="confluenceTd"><p> High</p></td><td class="confluenceTd"><p>Done</p></td><td class="confluenceTd"><p>Pass</p></td><td class="confluenceTd"><p> </p></td></tr><tr><td class="confluenceTd"><p>awatop</p></td><td class="confluenceTd"><p>This signal is added to AXI5 interface to support atomic transactions</p></td><td class="confluenceTd"><p> </p><span class="confluence-embedded-file-wrapper image-center-wrapper confluence-embedded-manual-size"><img class="confluence-embedded-image image-center" width="204" src="https://arterisip.atlassian.net/wiki/download/attachments/941522952/image-20221228-151025.png?api=v2"></span></td><td class="confluenceTd"><p>E1.1 Atomic transactions</p></td><td class="confluenceTd"><p /></td><td class="confluenceTd"><p /></td><td class="confluenceTd"><p /></td><td class="confluenceTd"><p /></td><td class="confluenceTd"><p /></td><td class="confluenceTd"><p /></td></tr></tbody></table></div><p /><div class="table-wrap"><table data-table-width="1800" data-layout="full-width" data-local-id="d1647cb8-3c95-458d-89e5-2c056ae535af" class="confluenceTable"><colgroup><col style="width: 126.0px;"/><col style="width: 327.0px;"/><col style="width: 263.0px;"/><col style="width: 224.0px;"/><col style="width: 116.0px;"/><col style="width: 94.0px;"/><col style="width: 85.0px;"/><col style="width: 91.0px;"/><col style="width: 107.0px;"/><col style="width: 71.0px;"/></colgroup><tbody><tr><td class="confluenceTd"><span class="confluence-embedded-file-wrapper image-center-wrapper confluence-embedded-manual-size"><img class="confluence-embedded-image image-center" width="960" src="https://arterisip.atlassian.net/wiki/download/attachments/941522952/image-20221228-162613.png?api=v2"></span><p> </p></td><td class="confluenceTd"><p>AMBA® AXI and ACE Protocol Specification ARM IHI 0022H.c</p><p>E1.1.6 Atomic transaction signaling</p></td><td class="confluenceTd"><p>#Stimulus.IOAIU.awatop</p></td><td class="confluenceTd"><p>axi_txn.sv</p><p>axi_seq.sv</p></td><td class="confluenceTd"><p>High</p></td><td class="confluenceTd"><p>Done</p></td><td class="confluenceTd"><p>Pass</p></td><td class="confluenceTd"><p> </p></td><td class="confluenceTd"><p /></td><td class="confluenceTd"><p /></td></tr><tr><td class="confluenceTd"><p>axcache</p></td><td class="confluenceTd"><p>axcache values define the memory attribute signalling</p><p>0 - Bufferable</p><p>1 - Modifiable</p><p>2 - Read Allocate</p><p>3 - Write Allocate</p></td><td class="confluenceTd"><p>all values from Table A4-5 Memory type encoding</p><p> </p><p>For EXCLUSIVE ops-</p><ol start="1"><li><p>The value of the AxCACHE signals must guarantee that the slave that is monitoring the exclusive access sees the transaction. For example, an exclusive access must not have an AxCACHE value that indicates that the transaction is Cacheable, i.e AxCACHE[3:2] = 'b00</p></li><li><p>If there is a buffer or cache which might respond to an exclusive access before it reaches the monitor, then the exclusive access must be Non-bufferable  i.e AxCACHE[0]=0</p></li></ol><p>ATM transactions, permitted to use all legal combinations of AWCACHE and AWDOMAIN, as shown in Table C3-3, AxCACHE and AxDOMAIN signal combinations.</p><p>Ncore 3.x supports only cacheable coherent and non-coherent atomics to normal memory connected below a DMI. Ncore<br/>does not support atomic transactions to non-cacheable device memory or cacheable normal memory below a DII.</p></td><td class="confluenceTd"><p>AMBA® AXI and ACE Protocol Specification ARM IHI 0022H.c</p><p>Table A4-5 Memory type encoding</p><p>Table D3-3 AxCACHE and AxDOMAIN signal combinations</p><p><a href="https://arterisip.atlassian.net/wiki/download/attachments/16160456/Ncore%203.4%20Supplemental%20Architecture%20Specification.pdf?version=2&amp;modificationDate=1677813553692&amp;cacheVersion=1&amp;api=v2" rel="nofollow">Ncore 3.4 Supplemental Architecture Specification.pdf</a> Rev: 0.87, March 2, 2023</p><p>1.2 Burst limitations</p></td><td class="confluenceTd"><p>#Stimulus.IOAIU.axcache</p></td><td class="confluenceTd"><p>axi_txn.sv</p><p>axi_seq.sv</p></td><td class="confluenceTd"><p>High</p></td><td class="confluenceTd"><p>Done</p></td><td class="confluenceTd"><p>Pass</p></td><td class="confluenceTd"><p> </p></td></tr><tr><td class="confluenceTd"><p>axid</p></td><td class="confluenceTd"><p>transaction ID</p></td><td class="confluenceTd"><p>axid_collision: all transactions issued with same axid</p><p>Check that if axid_collision is set, all transactions are issued with same axid</p><p>Atomic transactions must not use AXI ID values that are used by non-atomic transactions which are outstanding at the same time. This applies to transactions on either the AR or AW channel. This ensures that there are no ordering constraints between atomic transactions and non-atomic transactions.<br/>Atomic transactions and non-atomic transactions can use the same AXI ID value, provided one transaction has fully completed before the other is issued.<br/>Multiple atomic transactions that are outstanding at the same time must not use the same AXI ID value.</p></td><td class="confluenceTd"><p>AMBA® AXI and ACE Protocol Specification ARM IHI 0022H.c</p><p>A4.8 Legacy considerations</p><p>In AXI4, all Device transactions using the same ID to the same Subordinate must be ordered with respect to each other.</p><p>E1.1.4 ID use for Atomic transactions</p></td><td class="confluenceTd"><p>#Stimulus.IOAIU.axid_collision</p><p>#Check.IOAIU.axid_collision</p></td><td class="confluenceTd"><p>axi_txn.sv</p><p>axi_seq.sv</p></td><td class="confluenceTd"><p>High</p></td><td class="confluenceTd"><p>Done</p></td><td class="confluenceTd"><p>Pass</p></td><td class="confluenceTd"><p> </p></td></tr></tbody></table></div><div class="table-wrap"><table data-table-width="1800" data-layout="full-width" data-local-id="6ce373f3-37f2-412e-84aa-8543b43cdc62" class="confluenceTable"><colgroup><col style="width: 126.0px;"/><col style="width: 327.0px;"/><col style="width: 263.0px;"/><col style="width: 224.0px;"/><col style="width: 116.0px;"/><col style="width: 94.0px;"/><col style="width: 85.0px;"/><col style="width: 91.0px;"/><col style="width: 107.0px;"/><col style="width: 71.0px;"/></colgroup><tbody><tr><td class="confluenceTd"><p>axprot</p></td><td class="confluenceTd"><span class="confluence-embedded-file-wrapper image-center-wrapper confluence-embedded-manual-size"><img class="confluence-embedded-image image-center" width="960" src="https://arterisip.atlassian.net/wiki/download/attachments/941522952/protection_encoding.JPG?api=v2"></span></td><td class="confluenceTd"><p>completely randomize axprot[2:0]</p></td><td class="confluenceTd"><p>AMBA® AXI and ACE Protocol Specification ARM IHI 0022H.c</p><p>A4.7 Access permissions</p><p>Table A4-6 Protection encoding</p></td><td class="confluenceTd"><p>#Stimulus.IOAIU.axprot</p></td><td class="confluenceTd"><p>axi_txn.sv</p><p>axi_seq.sv</p></td><td class="confluenceTd"><p>High</p></td><td class="confluenceTd"><p>Done</p></td><td class="confluenceTd"><p>Pass</p></td><td class="confluenceTd"><p> </p></td></tr></tbody></table></div><p> </p><h1 id="AXIAtomics-FunctionalCoverage">Functional Coverage</h1><h2 id="AXIAtomics-AtomicStore">Atomic Store</h2><div class="table-wrap"><table data-table-width="1800" data-layout="full-width" data-local-id="ad696f43-4c3e-427e-86b8-64b50056e211" class="confluenceTable"><colgroup><col style="width: 218.0px;"/><col style="width: 140.0px;"/><col style="width: 278.0px;"/><col style="width: 166.0px;"/><col style="width: 156.0px;"/><col style="width: 91.0px;"/><col style="width: 133.0px;"/><col style="width: 148.0px;"/><col style="width: 314.0px;"/></colgroup><tbody><tr><td data-highlight-colour="#f4f5f7" class="confluenceTd"><p><strong>Scenario</strong></p></td><td data-highlight-colour="#f4f5f7" class="confluenceTd"><p><strong>Reference Doc</strong></p></td><td data-highlight-colour="#f4f5f7" class="confluenceTd"><p><strong>Description</strong></p></td><td data-highlight-colour="#f4f5f7" class="confluenceTd"><p><strong>Hash Tag</strong></p></td><td data-highlight-colour="#f4f5f7" class="confluenceTd"><p><strong>TB Location</strong></p></td><td data-highlight-colour="#f4f5f7" class="confluenceTd"><p><strong>Priority </strong></p></td><td data-highlight-colour="#f4f5f7" class="confluenceTd"><p><strong>Implemented </strong></p></td><td data-highlight-colour="#f4f5f7" class="confluenceTd"><p><strong>Status</strong></p></td><td data-highlight-colour="#f4f5f7" class="confluenceTd"><p><strong>Remarks</strong></p></td></tr><tr><td class="confluenceTd"><p>Cover both coherent and noncoherent atomic store with normal, write through write allocate</p></td><td rowspan="5" class="confluenceTd"><p>AMBA® AXI and ACE Protocol Specification ARM IHI 0022H.c</p><p>E1.1.5 Request attributes for Atomic transactions</p></td><td class="confluenceTd"><p>cross cp_awaddr_type_align ,cp_coherent iff (awcache == 'b1010 &amp;&amp; awsnoop == 'b0000 &amp;&amp; awatop[5:4]=='b01 )</p></td><td class="confluenceTd"><p>#Cover.IOAIU.CohNormalTxnsAtomics.ww_wtwalloc</p></td><td class="confluenceTd"><p>ioaiu_coverage.svh</p></td><td class="confluenceTd"><p>High</p></td><td class="confluenceTd"><p>Done</p></td><td class="confluenceTd"><p>Pass</p></td><td class="confluenceTd"><p> </p></td></tr><tr><td class="confluenceTd"><p>Cover both coherent and noncoherent atomic store with  normal, Write through read &amp; write allocate</p></td><td class="confluenceTd"><p>cross cp_awaddr_type_align ,cp_coherent iff (awcache == 'b1110 &amp;&amp; awsnoop == 'b0000 &amp;&amp; awatop[5:4]=='b01 )</p></td><td class="confluenceTd"><p>#Cover.IOAIU.CohNormalTxnsAtomics.ww_wtrwalloc</p></td><td class="confluenceTd"><p>ioaiu_coverage.svh</p></td><td class="confluenceTd"><p>High</p></td><td class="confluenceTd"><p>Done</p></td><td class="confluenceTd"><p>Pass</p></td><td class="confluenceTd"><p> </p></td></tr><tr><td class="confluenceTd"><p>Cover both coherent and noncoherent atomic store with coherent normal, Write back no allocate / read allocate</p></td><td class="confluenceTd"><p>cross cp_awaddr_type_align ,cp_coherent iff (awcache == 'b0111 &amp;&amp; awsnoop == 'b0000 &amp;&amp; awatop[5:4]=='b01 )</p></td><td class="confluenceTd"><p>#Cover.IOAIU.CohNormalTxnsAtomics.ww_wbralloc</p></td><td class="confluenceTd"><p>ioaiu_coverage.svh</p></td><td class="confluenceTd"><p>High</p></td><td class="confluenceTd"><p>Done</p></td><td class="confluenceTd"><p>Pass</p></td><td class="confluenceTd"><p> </p></td></tr><tr><td class="confluenceTd"><p>Cover both coherent and noncoherent atomic store with coherent normal,Write back write allocate</p></td><td class="confluenceTd"><p>cross cp_awaddr_type_align ,cp_coherent iff (awcache == 'b1011 &amp;&amp; awsnoop == 'b0000 &amp;&amp; awatop[5:4]=='b01 )</p></td><td class="confluenceTd"><p>#Cover.IOAIU.CohNormalTxnsAtomics.ww_wbwalloc</p></td><td class="confluenceTd"><p>ioaiu_coverage.svh</p></td><td class="confluenceTd"><p>High</p></td><td class="confluenceTd"><p>Done</p></td><td class="confluenceTd"><p>Pass</p></td><td class="confluenceTd"><p> </p></td></tr><tr><td class="confluenceTd"><p>Cover both coherent and noncoherent atomic store with coherent normal, Write back read and write allocate</p></td><td class="confluenceTd"><p>cross cp_awaddr_type_align ,cp_coherent iff (awcache == 'b1111 &amp;&amp; awsnoop == 'b0000 &amp;&amp; awatop[5:4]=='b01 )</p></td><td class="confluenceTd"><p>#Cover.IOAIU.CohNormalTxnsAtomics.ww_wbrwalloc</p></td><td class="confluenceTd"><p>ioaiu_coverage.svh</p></td><td class="confluenceTd"><p>High</p></td><td class="confluenceTd"><p>Done</p></td><td class="confluenceTd"><p>Pass</p></td><td class="confluenceTd"><p> </p></td></tr></tbody></table></div><h2 id="AXIAtomics-AtomicLoad">Atomic Load</h2><p /><div class="table-wrap"><table data-table-width="1800" data-layout="full-width" data-local-id="656b0c5d-283a-4472-9239-68604c80ac0f" class="confluenceTable"><colgroup><col style="width: 218.0px;"/><col style="width: 140.0px;"/><col style="width: 278.0px;"/><col style="width: 209.0px;"/><col style="width: 141.0px;"/><col style="width: 88.0px;"/><col style="width: 120.0px;"/><col style="width: 131.0px;"/><col style="width: 314.0px;"/></colgroup><tbody><tr><td class="confluenceTd"><p><strong>Scenario</strong></p></td><td class="confluenceTd"><p><strong>Description</strong></p></td><td class="confluenceTd"><p><strong>Hash Tag</strong></p></td><td class="confluenceTd"><p><strong>Hash Tag</strong></p></td><td class="confluenceTd"><p><strong>TB Location</strong></p></td><td class="confluenceTd"><p><strong>Priority </strong></p></td><td class="confluenceTd"><p><strong>Implemented </strong></p></td><td class="confluenceTd"><p><strong>Status</strong></p></td><td class="confluenceTd"><p /></td></tr><tr><td class="confluenceTd"><p>Cover both coherent and noncoherent atomic load with normal,Write through write allocate</p></td><td rowspan="5" class="confluenceTd"><p>AMBA® AXI and ACE Protocol Specification ARM IHI 0022H.c</p><p>E1.1.5 Request attributes for Atomic transactions</p></td><td class="confluenceTd"><p>cross cp_awaddr_type_align ,cp_coherent iff (awcache == 'b1010 &amp;&amp; awsnoop == 'b0000 &amp;&amp; awatop[5:4]=='b10 )</p></td><td class="confluenceTd"><p>#Cover.IOAIU.CohNormalTxnsAtomics.ww_wtwalloc</p></td><td class="confluenceTd"><p>ioaiu_coverage.svh</p></td><td class="confluenceTd"><p>High</p></td><td class="confluenceTd"><p>Done</p></td><td class="confluenceTd"><p>Pass</p></td><td class="confluenceTd"><p> </p></td></tr><tr><td class="confluenceTd"><p>Cover both coherent and noncoherent atomic load with normal, Write through read &amp; write allocate</p></td><td class="confluenceTd"><p>cross cp_awaddr_type_align ,cp_coherent iff (awcache == 'b1110 &amp;&amp; awsnoop == 'b0000 &amp;&amp; awatop[5:4]=='b10 )</p></td><td class="confluenceTd"><p>#Cover.IOAIU.CohNormalTxnsAtomics.ww_wtrwalloc</p></td><td class="confluenceTd"><p>ioaiu_coverage.svh</p></td><td class="confluenceTd"><p>High</p></td><td class="confluenceTd"><p>Done</p></td><td class="confluenceTd"><p>Pass</p></td><td class="confluenceTd"><p> </p></td></tr><tr><td class="confluenceTd"><p>Cover both coherent and noncoherent atomic load with, Write back no allocate / read allocate</p></td><td class="confluenceTd"><p>cross cp_awaddr_type_align ,cp_coherent iff (awcache == 'b0111 &amp;&amp; awsnoop == 'b0000 &amp;&amp; awatop[5:4]=='b10 )</p></td><td class="confluenceTd"><p>#Cover.IOAIU.CohNormalTxnsAtomics.ww_wbralloc</p></td><td class="confluenceTd"><p>ioaiu_coverage.svh</p></td><td class="confluenceTd"><p>High</p></td><td class="confluenceTd"><p>Done</p></td><td class="confluenceTd"><p>Pass</p></td><td class="confluenceTd"><p> </p></td></tr><tr><td class="confluenceTd"><p>Cover both coherent and noncoherent atomic load with normal,Write back write allocate</p></td><td class="confluenceTd"><p>cross cp_awaddr_type_align ,cp_coherent iff (awcache == 'b1011  &amp;&amp; awsnoop == 'b0000 &amp;&amp; awatop[5:4]=='b10 )</p></td><td class="confluenceTd"><p>#Cover.IOAIU.CohNormalTxnsAtomics.ww_wbwalloc</p><p /></td><td class="confluenceTd"><p>ioaiu_coverage.svh</p></td><td class="confluenceTd"><p>High</p></td><td class="confluenceTd"><p>Done</p></td><td class="confluenceTd"><p>Pass</p></td><td class="confluenceTd"><p> </p></td></tr><tr><td class="confluenceTd"><p>Cover both coherent and noncoherent atomic load with normal, Write back read and write allocate</p></td><td class="confluenceTd"><p>cross cp_awaddr_type_align ,cp_coherent iff (awcache == 'b1111  &amp;&amp; awsnoop == 'b0000 &amp;&amp; awatop[5:4]=='b10 )</p></td><td class="confluenceTd"><p>#Cover.IOAIU.CohNormalTxnsAtomics.ww_wbrwalloc</p></td><td class="confluenceTd"><p>ioaiu_coverage.svh</p></td><td class="confluenceTd"><p>High</p></td><td class="confluenceTd"><p>Done</p></td><td class="confluenceTd"><p>Pass</p></td><td class="confluenceTd"><p> </p></td></tr></tbody></table></div><h2 id="AXIAtomics-AtomicSwap">Atomic Swap</h2><div class="table-wrap"><table data-table-width="1800" data-layout="full-width" data-local-id="a4396a97-0496-4c0d-8b12-87e03e1bfc80" class="confluenceTable"><colgroup><col style="width: 218.0px;"/><col style="width: 140.0px;"/><col style="width: 278.0px;"/><col style="width: 166.0px;"/><col style="width: 129.0px;"/><col style="width: 75.0px;"/><col style="width: 120.0px;"/><col style="width: 204.0px;"/><col style="width: 314.0px;"/></colgroup><tbody><tr><td class="confluenceTd"><p><strong>Scenario</strong></p></td><td class="confluenceTd"><p><strong>Reference Doc</strong></p></td><td class="confluenceTd"><p><strong>Description</strong></p></td><td class="confluenceTd"><p><strong>Hash Tag</strong></p></td><td class="confluenceTd"><p><strong>TB Location</strong></p></td><td class="confluenceTd"><p><strong>Priority </strong></p></td><td class="confluenceTd"><p><strong>Implemented </strong></p></td><td class="confluenceTd"><p><strong>Status</strong></p></td><td class="confluenceTd"><p><strong>Remarks</strong></p></td></tr><tr><td class="confluenceTd"><p>Cover both coherent and noncoherent atomic swap with non-coherent normal,Write through write allocate</p></td><td rowspan="5" class="confluenceTd"><p>AMBA® AXI and ACE Protocol Specification ARM IHI 0022H.c</p><p>E1.1.5 Request attributes for Atomic transactions</p></td><td class="confluenceTd"><p>cross cp_awaddr_type_align ,cp_coherent iff (awcache == 'b1010 &amp;&amp; awsnoop == 'b0000 &amp;&amp; awatop == 6’b110000 )</p></td><td class="confluenceTd"><p>#Cover.IOAIU.CohNormalTxnsAtomics.ww_wtwalloc</p></td><td class="confluenceTd"><p>ioaiu_coverage.svh</p></td><td class="confluenceTd"><p>High</p></td><td class="confluenceTd"><p>Done</p></td><td class="confluenceTd"><p>Pass</p></td><td class="confluenceTd"><p> </p></td></tr><tr><td class="confluenceTd"><p>Cover both coherent and noncoherent atomic swap with normal, Write through read &amp; write allocate</p></td><td class="confluenceTd"><p>cross cp_awaddr_type_align ,cp_coherent iff (awcache == 'b1110 &amp;&amp; awsnoop == 'b0000 &amp;&amp; awatop == 6’b110000 )</p></td><td class="confluenceTd"><p>#Cover.IOAIU.CohNormalTxnsAtomics.ww_wtrwalloc</p></td><td class="confluenceTd"><p>ioaiu_coverage.svh</p></td><td class="confluenceTd"><p>High</p></td><td class="confluenceTd"><p>Done</p></td><td class="confluenceTd"><p>Pass</p></td><td class="confluenceTd"><p> </p></td></tr><tr><td class="confluenceTd"><p>Cover both coherent and noncoherent atomic swap with  normal, Write back no allocate / read allocate</p></td><td class="confluenceTd"><p>cross cp_awaddr_type_align, cp_coherent iff (awcache == 'b0111 &amp;&amp; awsnoop == 'b0000 &amp;&amp; awatop == 6’b110000 )</p></td><td class="confluenceTd"><p>#Cover.IOAIU.CohNormalTxnsAtomics.ww_wbralloc</p></td><td class="confluenceTd"><p>ioaiu_coverage.svh</p></td><td class="confluenceTd"><p>High</p></td><td class="confluenceTd"><p>Done</p></td><td class="confluenceTd"><p>Pass</p></td><td class="confluenceTd"><p> </p></td></tr><tr><td class="confluenceTd"><p>Cover both coherent and noncoherent atomic swap with non-coherent normal,Write back write allocate</p></td><td class="confluenceTd"><p>cross cp_awaddr_type_align ,cp_coherent iff (awcache == 'b1011 &amp;&amp; awsnoop == 'b0000 &amp;&amp; awatop == 6’b110000 )</p></td><td class="confluenceTd"><p>#Cover.IOAIU.CohNormalTxnsAtomics.ww_wbwalloc</p></td><td class="confluenceTd"><p>ioaiu_coverage.svh</p></td><td class="confluenceTd"><p>High</p></td><td class="confluenceTd"><p>Done</p></td><td class="confluenceTd"><p>Pass</p></td><td class="confluenceTd"><p> </p></td></tr><tr><td class="confluenceTd"><p>Cover both coherent and noncoherent atomic swap with non-coherent normal, Write back read and write allocate</p></td><td class="confluenceTd"><p>cross cp_awaddr_type_align ,cp_coherent iff (awcache == 'b1111 &amp;&amp; awsnoop == 'b0000 &amp;&amp; awatop == 6’b110000 )</p></td><td class="confluenceTd"><p>#Cover.IOAIU.CohNormalTxnsAtomics.ww_wbrwalloc</p></td><td class="confluenceTd"><p>ioaiu_coverage.svh</p></td><td class="confluenceTd"><p>High</p></td><td class="confluenceTd"><p>Done</p></td><td class="confluenceTd"><p>Pass</p></td><td class="confluenceTd"><p> </p></td></tr></tbody></table></div><h2 id="AXIAtomics-AtomicCompare">Atomic Compare</h2><div class="table-wrap"><table data-table-width="1800" data-layout="full-width" data-local-id="d75d2620-4a96-4fef-8962-77492007d53b" class="confluenceTable"><colgroup><col style="width: 218.0px;"/><col style="width: 140.0px;"/><col style="width: 278.0px;"/><col style="width: 166.0px;"/><col style="width: 149.0px;"/><col style="width: 54.0px;"/><col style="width: 120.0px;"/><col style="width: 204.0px;"/><col style="width: 314.0px;"/></colgroup><tbody><tr><td class="confluenceTd"><p><strong>Scenario</strong></p></td><td class="confluenceTd"><p><strong>Reference Doc</strong></p></td><td class="confluenceTd"><p><strong>Description</strong></p></td><td class="confluenceTd"><p><strong>Hash Tag</strong></p></td><td class="confluenceTd"><p><strong>TB Location</strong></p></td><td class="confluenceTd"><p><strong>Priority </strong></p></td><td class="confluenceTd"><p><strong>Implemented </strong></p></td><td class="confluenceTd"><p><strong>Status</strong></p></td><td class="confluenceTd"><p><strong>Remarks</strong></p></td></tr><tr><td class="confluenceTd"><p>Cover both coherent and noncoherent atomic compare with normal,Write through write allocate</p></td><td rowspan="5" class="confluenceTd"><p>AMBA® AXI and ACE Protocol Specification ARM IHI 0022H.c</p><p>E1.1.5 Request attributes for Atomic transactions</p></td><td class="confluenceTd"><p>cross cp_awaddr_type_align ,cp_coherent iff (awcache == 'b1010 &amp;&amp; awatop== 6’b110001 )</p></td><td class="confluenceTd"><p>#Cover.IOAIU.CohNormalTxnsAtomics.ww_wtwalloc</p></td><td class="confluenceTd"><p>ioaiu_coverage.svh</p></td><td class="confluenceTd"><p>High</p></td><td class="confluenceTd"><p>Done</p></td><td class="confluenceTd"><p>Pass</p></td><td class="confluenceTd"><p> </p></td></tr><tr><td class="confluenceTd"><p>Cover both coherent and noncoherent atomic compare with normal, Write through read &amp; write allocate</p></td><td class="confluenceTd"><p>cross cp_awaddr_type_align ,cp_coherent iff (awcache == 'b1110 &amp;&amp; awatop== 6’b110001 )</p></td><td class="confluenceTd"><p>#Cover.IOAIU.CohNormalTxnsAtomics.ww_wtrwalloc</p></td><td class="confluenceTd"><p>ioaiu_coverage.svh</p></td><td class="confluenceTd"><p>High</p></td><td class="confluenceTd"><p>Done</p></td><td class="confluenceTd"><p>Pass</p></td><td class="confluenceTd"><p> </p></td></tr><tr><td class="confluenceTd"><p>Cover both coherent and noncoherent atomic compare withnormal, Write back no allocate / read allocate</p></td><td class="confluenceTd"><p>cross cp_awaddr_type_align ,cp_coherent iff (awcache == 'b0111 &amp;&amp;  awatop== 6’b110001 )</p></td><td class="confluenceTd"><p>#Cover.IOAIU.CohNormalTxnsAtomics.ww_wbralloc</p></td><td class="confluenceTd"><p>ioaiu_coverage.svh</p></td><td class="confluenceTd"><p>High</p></td><td class="confluenceTd"><p>Done</p></td><td class="confluenceTd"><p>Pass</p></td><td class="confluenceTd"><p> </p></td></tr><tr><td class="confluenceTd"><p>Cover both coherent and noncoherent atomic compare with normal,Write back write allocate</p></td><td class="confluenceTd"><p>cross cp_awaddr_type_align ,cp_coherent iff (awcache == 'b1011 &amp;&amp; awatop== 6’b110001 )</p></td><td class="confluenceTd"><p>#Cover.IOAIU.CohNormalTxnsAtomics.ww_wbwalloc</p></td><td class="confluenceTd"><p>ioaiu_coverage.svh</p></td><td class="confluenceTd"><p>High</p></td><td class="confluenceTd"><p>Done</p></td><td class="confluenceTd"><p>Pass</p></td><td class="confluenceTd"><p> </p></td></tr><tr><td class="confluenceTd"><p>Cover both coherent and noncoherent atomic compare with normal, Write back read and write allocate</p></td><td class="confluenceTd"><p>cross cp_awaddr_type_align ,cp_coherent iff (awcache == 'b1111 &amp;&amp; awatop== 6’b110001 )</p></td><td class="confluenceTd"><p>#Cover.IOAIU.CohNormalTxnsAtomics.ww_wbrwalloc</p></td><td class="confluenceTd"><p>ioaiu_coverage.svh</p></td><td class="confluenceTd"><p>High</p></td><td class="confluenceTd"><p>Done</p></td><td class="confluenceTd"><p>Pass</p></td><td class="confluenceTd"><p /></td></tr></tbody></table></div><h1 id="AXIAtomics-FunctionalChecks">Functional Checks</h1><div class="table-wrap"><table data-table-width="1800" data-layout="default" data-local-id="64ed8c7d-9d30-4eac-8aad-129a3be7f62c" class="confluenceTable"><tbody><tr><th class="confluenceTh"><p><strong>Scenario</strong></p></th><th class="confluenceTh"><p><strong>Reference Doc</strong></p></th><th class="confluenceTh"><p><strong>Description</strong></p></th><th class="confluenceTh"><p><strong>Hash Tag</strong></p></th><th class="confluenceTh"><p><strong>TB Location</strong></p></th><th class="confluenceTh"><p><strong>Priority</strong></p></th><th class="confluenceTh"><p><strong>Implemented</strong></p></th><th class="confluenceTh"><p><strong>Status</strong></p></th><th class="confluenceTh"><p><strong>Remarks</strong></p></th></tr><tr><td class="confluenceTd"><p>coherent atomic flow </p></td><td class="confluenceTd"><p>IOAIU uArch specification </p><p>8.5.1 Atomic Transactions</p></td><td class="confluenceTd"><p>Verify the coherent atomic flow in IOAIU matches CCMP spec</p></td><td class="confluenceTd"><p /></td><td class="confluenceTd"><p>ioaiu_scoreboard.svh</p></td><td class="confluenceTd"><p>High</p></td><td class="confluenceTd"><p>Done</p></td><td class="confluenceTd"><p>Pass</p></td><td class="confluenceTd"><p /></td></tr><tr><td class="confluenceTd"><p>non-coherent atomic flow </p></td><td class="confluenceTd"><p>IOAIU uArch specification </p><p>8.5.1 Atomic Transactions</p></td><td class="confluenceTd"><p>Verify the non-coherent atomic flow in IOAIU matches CCMP spec</p></td><td class="confluenceTd"><p /></td><td class="confluenceTd"><p>ioaiu_scoreboard.svh</p></td><td class="confluenceTd"><p>High</p></td><td class="confluenceTd"><p>Done</p></td><td class="confluenceTd"><p>Pass</p></td><td class="confluenceTd"><p /></td></tr></tbody></table></div>